A Low-power, CMOS Optical Communication Receiver System for 5Gbps Applications based on RGC Structure

Sima Honarmand1*, Soorena Zohoori1, Kavoos Abbasi2

1- Department of Electrical Engineering, Beyza Branch, Islamic Azad University, Beyza, Iran.
2- Department of Physics, College of Science, Yasouj University, Yasouj, Iran.

Received: November 2019 Revised: February 2020 Accepted: May 2020

ABSTRACT:
An optical communication receiver system is presented in this research using 65nm CMOS, which consists of three low-power active differential stages as Limiting Amplifier (LA) following an ultra-low-power RGC-Based Transimpedance Amplifier (RB-TIA). The presented active circuit of the RB-TIA is followed by a gain stage that extends the -3dB frequency of the circuit by creating a resonance for the load capacitance. Thus, needless of consuming extra power, a wide-bandwidth circuit has been designed. In addition, employing active-inductor loads within the LA stages enables obtaining a 5Gbps receiver system. The RB-TIA consumes 573µW and provides 3.52GHz frequency, while the complete optical receiver consumes only 4.76mW power to provide -3dB frequency of 3.5GHz at high gain of 80dB (10’000). The circuits have been mathematically presented and discussed, and simulations have justified the presented circuit design.

KEYWORDS: Optical Receiver, Low-Power, Transimpedance Amplifier, Limiting Amplifier, Regulated Cascode.

1. INTRODUCTION
Demands for high-speed systems for various communication applications are growing every year in 21st century. Optical fiber networks and cable communication networks possess a special place in modern Giga-bit-per-second communication systems. One of the important parts of an optical communication system is the optical receiver, while the most important part in an optical receiver system, whose performance affects the complete receiver system, is the Transimpedance Amplifier (TIA) stage [1-2].

Recently, different designs as the transimpedance amplifiers are introduced. Among them, the most popular topologies are as follows: inverter-based TIAs [3], [4], current mirror-based TIAs [5], [6] and above of all, RGC structures, which has attracted many researcher’s attention in the last decade [7-8]. One trend in designing TIAs, as in this paper, is to resolve the bottleneck of the -3dB frequency, in which different techniques are used, such as: passive inductive peaking technique [9], the zero pole cancellation [10], a three-dimensional inductor converter [11] and passive shunt peaking technique [12]. Of course, all the above mentioned approaches present some superiorities and some flaws, due to the intrinsic existence of trade-offs among different characteristics. Some of these techniques such as in [10-12] require to occupy a large area, which is known as a flaw in manufacturing process.

However, the RGC circuit is an interesting structure among researchers, which is commonly used in order to alleviate the effect of parasitic capacitance of the photodiode that massively limits the -3dB frequency [13]. The advantage of using RGC stage in comparison with passive inductive peaking technique is that the RGC stage would extend the frequency bandwidth without using a passive inductor. This obviously yields that the chip area can be saved in RGCs in comparison with passive inductive peaking techniques [14].

For example, in [26] a ladder matching network consisted of three inductors is introduced to eliminate the effect of the dominant pole in an RGC stage. The results exhibit an enhanced bandwidth in cost of larger area. Furthermore, in [27] a simple three stage amplifier is proposed with a proper characteristic of low power, but in cost of high levels of thermal noise.

Here, in the proposed Regulated cascode-Based TIA (RB-TIA) in this manuscript, smaller CMOS technology is utilized, which yields more complicated second order effects. Designing this RB-TIA circuit is done utilizing only one resistor as the feedback network (to save chip area), and two gain stages are used after
the RGC stage to provide extra bandwidth and gain. Moreover, less supply voltage is used to prevent quantum tunneling phenomenon. Furthermore, the conventional inductive peaking technique is now implemented with active elements. Hence, a zero is formed in the transfer function of the RB-TIA, which extends the -3dB frequency and occupies less area on chip in comparison with utilizing passive inductors. By using the trade-offs between the power consumption and this extra -3dB frequency, it is possible to reduce the bandwidth in exchange of reducing the power dissipation of the RB-TIA.

Hence, the organization of this paper is as follows: in section 2, the system structure is discussed. The proposed RB-TIA structure is presented and discussed in section 3. The receiver system is presented in section 4. Section 5, presents the simulation results for the RB-TIA and the optical receiver and finally, conclusion results are given in section 6.

2. THE SYSTEM STRUCTURE

The optical receiver is supposed to convert the produced current of the photodiode to an amplified voltage, which can be logically proper for digital circuits. The gain, bandwidth and input referred noise of a TIA stage mainly affect the performance of the optical receiver.

In Fig. 1, the block diagram of the optical communication receiver system stage is shown. The block diagram in Fig. 1 consists of a RGC stage as the first stage of the TIA with low input resistance followed by a closed loop amplifier to amplify the main signal, a replica TIA, and three stages of differential LAs to eliminate the thermal noise of the TIA stage beside providing extra gain. In next sections, the schematic level of each block in this figure is discussed and the whole front-end system is analyzed.

3. THE PROPOSED TIA CIRCUIT

Fig. 2 demonstrates the circuit structure of a conventional RGC stage. The transimpedance gain of this structure and its input resistance can be written as equations (1) and (2).

$$Z_{T,(0)} \approx R_1$$
$$R_{in(0)} = \frac{1}{\pi CS g_{m,MN1}(1+A_{CS})}$$

Where, $R_{CS}$ is the equivalent resistance of the current source and $A_{CS}$ is the voltage gain of the common-source stage (booster amplifier), which can be calculated as equation (3).

$$A_{CS} = g_{m,MN2} R_2$$

However, in the conventional RGC structures, the value of $A_{CS}$ is limited due to the use of low supply voltage. So, considering equation (4), decreasing the value of $R_2$, results in an increase in the value of current passing through MN2, which itself increases $A_{CS}$ at the cost of consuming higher power value.

$$I_{D,MN2} = \frac{v_{DD} - v_{gs,MN1} - v_{gs,MN2}}{R_2}$$

Moreover, Fig. 3 demonstrates the proposed modified RB-TIA circuit structure. It consists of an active type of RGC, to present small values of resistance at input node, plus an extra gain stage which itself consists of a common drain structure to compensate the -3dB frequency limitations of the RB-TIA and a common source structure to provide further amplification for the signal. However, the input resistance of the RGC stage can be calculated as equation (4).
\[ R_{\text{in}(0)} = \frac{1}{R_{CS} + g_{m,MN1}(1 + AV)} \]  

(5)

In which the \( A_v \) parameter is the gain of the active booster amplifier, calculated as in equation (6).

\[ A_v = (g_{m,MN2}) \left( r_{o,MP2} \parallel r_{o,MN2} \right) \]  

(6)

As it is obvious in equation (5), the input resistance of the RB-TIA is reduced by a factor of \( "A_v \gg A_{CS}" \), which results in an extension in the -3dB frequency of the RB-TIA circuit in addition to a higher transimpedance gain value in comparison with conventional RGC structures.

However, the main challenge in design of a high-performance TIA is dealing with the high parasitic capacitance value of the photodiode, which forms the dominant pole at the input node of the RB-TIA circuit. So, the capacitance seen at the input node of the proposed TIA circuit can be calculated as the summation of different parasitic capacitances, as in equation (7).

\[ C_{\text{in}} = C_{pd} + C_{gs,MN2} + C_{gd,MN2} + C_{gs,MN1} + C_{gd,MN1} \]  

(7)

So, the frequency of the input pole can be calculated as equation (8).

\[ W_p = \frac{g_{m,MN1} \cdot g_{m,MN2} \cdot g_{m,MN2} \cdot r_{o,MP2}}{C_{pd} + C_{gs,MN2} + C_{gd,MN2} + C_{gs,MN1} + C_{gd,MN1}} \]  

(8)

Hence, the -3dB frequency of the RB-TIA stage can be expressed as equation (9).

\[ f_{3dB,RGC} = \frac{1}{2\pi(g_{pd} + C_{gs,MN2} + C_{gd,MN2} + C_{gs,MN1} + C_{gd,MN1})} \]  

(9)

Moreover, the input referred thermal noise of the active RGC stage can be written as equation (10), as follows:

\[ \frac{4K T g_{m,MP1}}{g_{m,MN1} \cdot r_{o,MP2} \cdot C_{in}^2} \left( \omega^2 + \frac{1}{2g_{m,MN1} \cdot r_{o,MP2}} \right) \]  

(10)

Where, \( \gamma \) is the noise factor, \( T \) is temperature and \( K \) is the Boltzmann constant.

So, as it can be concluded from equation (10), decreasing \( g_{m,MP1} \) and increasing \( g_{m,MN1} \) makes it possible to reduce the thermal noise value of the RB-TIA circuit. Furthermore, the RGC structure is followed by a common drain and common source amplifiers, which are used to provide extra gain and proper -3dB frequency for the RB-TIA circuit.

Moreover, \( M_6 \) and \( M_7 \) form an active inductive load. This active load starts to resonate with the output capacitance load and as a consequence the -3dB frequency bandwidth can be extended without the requirement of dissipating higher values of power.

Giving the above facts, the open-loop gain value for these two stages can be calculated as equations (11) to (13).
The dominant pole is formed at the input of the stage building block and the structure of each cell gain. As it is shown in Fig. 4, each cell gain of the LA stage benefits from an active inductive peaking technique. The equivalent circuit model of each cell gain is presented in Fig. 5, in which by using half circuit technique, gain value of each cell gain can be calculated as in equation (19).

Moreover, adding \( R_f \) as a negative feedback network not only stabilizes the RB-TIA circuit but also reduces the thermal noise value of the gain stage [14]. So, by considering the feedback network, the closed-loop transimpedance gain of the gain stage can be approximated as in equation (16) as follows:

\[
A_{f, \text{Gain Stage}} \approx R_f
\]  

(16)

Furthermore, the feedback network affects the input impedance \( (Z_{\text{in}}) \) as well as the value of the input pole frequency \( (w_{\text{3dB}}) \) of the gain stage. So, it can be written as equations (17) and (18), as follows:

\[
Z_{\text{in, Gain Stage}} = \frac{R_f}{1 + A_{f, \text{Gain Stage}}}
\]

(17)

\[
W_{-3\text{dB, Gain stage}} = \frac{1 + A_{f, \text{Gain Stage}}}{C_{\text{in, Gain Stage}} R_f}
\]

(18)

However, due to the fact that the photodiode’s input parasitic capacitance has a high value \((C_{PD} \approx 250\text{fF})\), the dominant pole is formed at the input of the RB-TIA, and the input pole of the gain stage, which is expressed in equation (18), can be neglected.

4. RECEIVER SYSTEM

In order to provide a proper gain value, three stages of differential limiting amplifiers with active loads are used after the RB-TIA as in Fig. 4, which shows the LA stage building block and the structure of each cell gain.

As it is shown in Fig. 4, each cell gain of the LA stage benefits from an active inductive peaking technique. The equivalent circuit model of each cell gain is presented in Fig. 5, in which by using half circuit technique, gain value of each cell gain can be calculated as in equation (19).
\[ w_C = \left[ 1 - 2\xi^2 + \sqrt{(1 - 2\xi^2)^2 - (1 - 2\xi^3)} \right]^{\frac{1}{3}} \times \]

where \( w_n \) is given by Eq. (22).

In which, \( \xi \) must be equal to \( \sqrt{Z_0/2} \), so that a flat response can be achieved.

5. SIMULATION RESULTS

The performance of the RB-TIA circuit is simulated and analyzed in HSPICE using 65nm CMOS technology BSIM4 parameters. Fig. 6 depicts the simulated frequency response of the RB-TIA. The simulation presents 46.2dBΩ transimpedance gain for the RB-TIA. As in Fig. 6, a peaking occurs in the frequency response due to the implementation of the active inductor. The gain rises up to 46.55dBΩ. The -3dB frequency of the RB-TIA is equal to 3.5GHz. Also, simulations show 15pA/√Hz input referred noise for the RB-TIA, and 573μW power consumption using 1 volt supply.

Moreover, eye-diagram of the RB-TIA is simulated in HSPICE using NRZ pseudorandom bit sequence \( 2^{23}-1 \) for 150μA input signal, which is shown in Fig. 7. As in this figure, the eye is vertically opened clearly (100mV).

Furthermore, the sensitivity of the frequency response of the RB-TIA vs. temperature variations is investigated and the results are shown in Fig. 8. As it can be seen for 80°C variation in temperature, the transimpedance gain varies about 1.3dB and the frequency bandwidth varies from 3.1Giga Hz to 3.7Giga Hz.

Also, Fig. 9 demonstrates the effect of \( V_{DD} \) variations on frequency response. For 1.1\( V_{DD} \), the gain value (transimpedance gain) increases up to 48.5dBΩ, while the -3dB frequency decreases to 3GHz, and for 0.9\( V_{DD} \), the gain value decreases to 45.8dBΩ while the -3dB frequency increases up to 3.6GHz.

Fig. 6. RB-TIA Frequency Response.

Fig. 7. Simulated eye-diagram using NRZ pseudorandom bit sequence \( 2^{23}-1 \) for 150μA input signal.

Fig. 8. Effect of temperature variation on frequency response for 80°C variation.

Fig. 9. Demonstration of frequency response according to variations of \( V_{DD} \).
Also, in order to analyze the input impedance/resistance of the RB-TIA, the input impedance and resistance of the RB-TIA are simulated and shown in Fig. 10. As shown in Fig. 10, at -3dB frequency the input resistance is equal to 151Ω and at low frequencies is equal to 109.5Ω, which is a low value.

Furthermore, in Fig. 11 input referred noise and output noise are shown. As shown in Fig. 11, the noise value is equal to 11.6p at low frequencies, while, at -3dB frequency the input referred noise is equal to 19.9p.

Moreover, analyzing the mismatch in fabrication process of the proposed RB-TIA is of interest. So, MONTECARLO analysis is done on frequency response and is shown in Fig. 12a, while, Fig. 12b shows MONTECARLO analysis specifically on the value of transimpedance gain, which presents the mean value of 204.5Ω and standard deviation of 9.5Ω.

Moreover, the effect of width variations of MN1 and MN2 on input referred white noise of the RB-TIA circuit, according to equation (10), is summarized in Table 1 and Table 2 and shown in Fig. 13. As it is obvious in Fig. 13, increasing the width of MN1 and MN2 results in reduction in the value of input resistance of the proposed TIA circuit.

Furthermore, the effect of width variations of MP1 on the level of input referred white noise of the RB-TIA circuit, according to equation (10), is summarized in
Table 2 and shown in Fig. 14. As it is obvious in Fig. 14, increasing the width of MP1 results in an increase in the level of white noise (input referred) of the RB-TIA circuit.

Table 1: Relation of width of MN1 with input resistance of the RB-TIA.

| \( W_{MN1} \) | 200nm | 400nm | 600nm | 800nm | 1µm | 1.5µm | 2µm | 2.5µm |
|-------------|-------|-------|-------|-------|-----|-------|------|-------|
| \( R_{in} \) | 1640Ω | 590Ω  | 379Ω  | 294Ω  | 249Ω| 194Ω  | 169Ω | 154Ω  |

Table 2: Relation of width of MN2 with input resistance of the RB-TIA.

| \( W_{MN2} \) | 200nm | 400nm | 600nm | 800nm | 1µm | 1.5µm | 2µm | 2.5µm |
|-------------|-------|-------|-------|-------|-----|-------|------|-------|
| \( R_{in} \) | 487Ω  | 376Ω  | 308Ω  | 265Ω  | 236Ω| 194Ω  | 172Ω | 158Ω  |

Table 3: Relation of width of MP1 with level of input referred white noise of the RB-TIA.

| \( W_{MP1} \) | 200nm | 500nm | 750nm | 1µm | 1.5µm | 2µm | 2.5µm |
|-------------|-------|-------|-------|-----|-------|------|-------|
| Input referred white noise | 1.3p | 5p | 6.7p | 8p | 9.9p | 11.3p | 12.3p |

Moreover, the whole optical receiver system is simulated in HSPICE. Fig. 15 shows the simulated frequency response of the complete receiver system, which shows 80dB (10^8) gain value and 3.5Giga Hz frequency bandwidth. Also, power dissipation for two stages of the RB-TIA (including the main RB-TIA and the TIA replica) and three stages of LA cells is equal to 4.76mW using 1V supply.

Furthermore, Table 4 summarizes the properties of the proposed RB-TIA and the LA stage.

Table 4: Properties of the RB-TIA and the LA stages.

|              | TIA     | LA    |
|--------------|---------|-------|
| Gain         | 46.24dBΩ| 33.7dB|
| Bandwidth    | 3.52GHz | 3.9GHz|
| Power Consumption | 573µW   | 3.6mW |
| Supply Voltage | 1V      | 1V    |

Fig. 13. Relation of width of MN1 and MN2 on input resistance of the RB-TIA.

Fig. 14. Relation of width of MP1 on level of input referred white noise of the RB-TIA.

Fig. 15. Frequency response of the optical front-end.

63
Moreover, Table 6 compares the proposed optical receiver with other reported optical receivers. Figure of Merits (FOM) as a standard definition for a comprehensive comparison among the proposed regulated based circuit and other designs, used in Tables 5 and 6, are defined as follows:

\[ FOM_1 = \frac{\text{Gain} \times \text{BW}}{P_{DC}} \left( \frac{\Omega \cdot \text{GHz}}{mW} \right) \]  

\[ FOM_2 = \frac{\text{Gain} \times \text{BW} \times C_{pd}}{P_{DC} \times \text{InRef.Noise}} \left( \frac{\Omega \cdot \text{GHz} \cdot pF}{mW \cdot (pA/\sqrt{Hz})} \right) \]

Table 5. Comparison of the presented RB-TIA with some other designs.

| Year | Technology (CMOS) | Gain (dBΩ) | Bandwidth (GHz) | Cpd (fF) | Power Consumption (W) | Supply Voltage (V) | FoM1 |
|------|-------------------|------------|----------------|----------|-----------------------|-------------------|------|
| 2011 | 0.35µm            | 54.2       | 2.3            | 500      | 58m                   | 3.3               | 20   |
| 2016 | 0.18µm            | 55-69      | 1              | -        | 6m                    | 1.8               | -    |
| 2013 | 0.18µm            | 46         | 8              | 250      | 31.5m                 | 1.8               | -    |
| 2015 | 0.13µm SiGe BiCMOS| 50.1       | 7              | 250      | 7.5m                  | 1.8               | -    |
| 2016 | 0.13µm SiGe BiCMOS| 54         | 11.5           | -        | 45m                   | 1.8               | -    |
| 2017 | 0.13µm SiGe BiCMOS| 72         | 38.4           | 300      | 261m                  | 1.8               | -    |
| 2017 | 0.13µm SiGe BiCMOS| 58         | 8.1            | 300      | 34.8m                 | 1.8               | -    |
| 2017 | 0.13µm SiGe BiCMOS| 59         | 7.9            | 250      | 18m                   | 1.8               | -    |
| 2017 | 0.13µm SiGe BiCMOS| 83.7       | 32.1           | 250      | 150m                  | 1.8               | -    |

Table 6. A comparison among the proposed optical receiver and other optical receivers.

| Gain | Bandwidth / Data Rate | Cpd | Power Consumption | Supply Voltage | FoM1 |
|------|-----------------------|-----|------------------|----------------|------|
| [28] | 87dB                  | 1.4GHz | 2pF  | 50mW | 1.8V | 626 |
| [29] | 60.4dB                | 2.5GHz | 0.5pF | 35.3mW | 1.1V | 74 |
| [30] | 78dB                  | 1GHz  | 1.8pF | 12mW | 1V  | 662 |
| [31] | 110dB                 | 2.5Gb/s | -   | 138mW | 1.8V/3.3V | - |
| [32] | 92dB                  | 3.125Gb/s | -   | 46.3mW | 1.2V | - |
| [33] | 78.5dB                | 3.125Gb/s | -   | 50mW | 1.2V | - |
| This work | 80dB                | 3.5GHz | 0.25pF | 4.76mW | 1V  | 7352 |

6. CONCLUSIONS
A low-power optical receiver system operating at 5Gb/s is presented, which employs a low-input-resistance transimpedance amplifier and three stages of active differential limiting amplifiers. In order to extend the bandwidth, an active RGC stage, which benefits from a low input resistance, is used as the input stage of the TIA, and in order to obtain proper transimpedance gain, a gain stage is used after the RGC stage, which uses an active inductive peaking technique. Such a combination results in a low-power consumption circuit as the RB-TIA. Moreover, each cell gain of the differential LA stage benefits from active inductive peaking technique, which provides proper gain, while
consumes low power. Simulations in HSPICE using 65nm CMOS technology parameters for the TIA show 3.5GHz frequency bandwidth, 951.8nA rms input referred noise, 46.24dBΩ gain, and only 573µW power consumption, while, simulations for the optical receiver show 3.5GHz frequency bandwidth, 80dBΩ gain, and 4.76mW power consumption using 1V supply. Discussions and analysis indicate that the proposed receiver is suitable to work as a low-power, 5Gbps optical receiver.

REFERENCES

[1] R. Soltanisarvestani, S. Zohoori, A. Soltanisarvestani, “A RGC-Based, Low-Power, CMOS Transimpedance Amplifier for 10Gb/s Optical Receivers”, International Journal of Electronics, 2020.

[2] S. Zohoori, T. Shafieifi, M. Dolatshahi, “A 274µW, Inductor-less, Active RGC-Based Transimpedance Amplifier Operating at 5Gbps”, 27th Iranian Conference on Electrical Engineering (ICEE2019), 2019.

[3] S. Zohoori & M. Dolatshahi, “A CMOS Low-Power Optical Front-End for 5 Gbps Applications”, Fiber and Integrated Optics, Vol. 37, No. 1, pp. 37-56, 2018.

[4] S. Zohoori, M. Dolatshahi, M. Pourahmadi & M. Hajisafar, “An Inverter-Based, CMOS, Low-Power Optical Receiver Front-End”, Fiber and Integrated Optics, Vol. 38, No. 1, pp. 1-20, 2019.

[5] S. Zohoori, M. Dolatshahi, “An Inductor-less, 10Gbps Trans-impedance Amplifier Operating at Low Supply-Voltage”, 25th Iranian Conference on Electrical Engineering (ICEE2017), pp. 145-148, 2017.

[6] Soorena Zohoori, Mehdi Dolatshahi, Majid Pourahmadi & Mahmoud Hajisafar, “A CMOS, low power current mirror based transimpedance amplifier for 10 Gbps optical communications”, Microelectronics Journal, Vol. 80, pp. 18-27, 2018.

[7] M. Atef, H. Zimmermann, “Low power, 10Gbps inductor-less inverter based common drain active trans-impedance amplifier in 40nm CMOS”, Analog Integrated Circuits and Signal Processing, Vol. 76, No. 3, pp. 367-376, 2013.

[8] S. Zohoori, M. Dolatshahi, “A low-power CMOS transimpedance amplifier in 90-nm technology for 5-Gbps optical communication applications”, Int J Circ Theor Appl.:1–14. https://doi.org/10.1002/cta.2565, 2018.

[9] Y. Changliang, M. Luhong, X. Xingdong, “Standard CMOS Implementation of a novel, fully differential optoelectronic integrated receiver”, Chinese Journal of Optoelectronics Laser, Vol. 20, No.4, pp.432-436, 2009.

[10] H. Beiju, X. Zhang, C. Hongda, “1-Gb/s zero-pole cancellation CMOS trans-impedance amplifier for Gigabit Ethernet applications”, Journal of Semiconductors, Vol. 30, No.10, pp. 1-5, 2009.

[11] W. Chen, Y. Cheng, S. Lin, “A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end”, IEEE Journal Solid-State Circuits, Vol. 40, No.6, pp.1388-1395, 2005.

[12] J D. Jin, S. H. Hsu, “A 75-DB 10-Gbps trans-impedance amplifier in 0.18-µm CMOS technology”, IEEE Photonics Technol. Lett., Vol. 20, No.24, pp.2177-2182, 2008.

[13] W. Z. Chen, S. H. Huang. “A 2.5Gbps CMOS fully integrated optical receiver with lateral PIN detector”. IEEE Custom Integrated Circuits Conference, pp.293-299, 2007.

[14] B. Razavi, “Design of integrated circuits for optical communications”, Wiley series in lasers and applications, 1st edition, 2003.

[15] X. Hui, F. Jun, L. Quan and L. Wei, “A 3.125Gb/s Inductor-less Amplifier for Optical Communication in 0.35µm CMOS”, Journal of Semiconductors, Chinese Institute of electronics, Vol. 30, No.10, pp.105032, 2009.

[16] W. Chen, Y. Cheng and D. Lin, “A 1.8v 10Gbps Fully Integrated CMOS Optical Receiver Analog Front End”, IEEE Journal of Solid State Circuits, Vol. 40, No. 6, pp.3904-3907, 2007.

[17] Ch. Wu, Ch. Lee, W. Chen, and Sh. Liu, “CMOS Wideband amplifier using multiple inductive-series peaking technique”, IEEE journal of solid-state Circuits, Vol.40, No. 2, pp. 548-552, 2005.

[18] R.Y. Chen, Z.Y. Yang, “CMOS transimpedance amplifier for gigabit-per-second optical wireless communications”, IEEE Transactions on Circuits and Systems (II), Vol. 63, No. 5, pp. 418–422, 2016.

[19] D. Chen, S. Yeh, X. Shi, M.A. Do, C.C. Boon, W.M. Lim, “Cross-coupled current conveyor based CMOS transimpedance amplifier for broadband data transmission”, IEEE Transactions on Very Large Scale Integrated (VLSI) System, Vol. 21, pp. 1516–1525, 2013.

[20] M.H. Taghavi, L. Belostotski, J.W. Haslett, P. Ahmadi, “10-Gb/s 0.13-µm CMOS inductor less modified-RGC transimpedance amplifier”, IEEE Transactions on Circuits and Systems, Vol. 62, No. 8, pp. 1971–1980, 2015.

[21] P. Andre, S. Jacobus, “Design of a high gain and power efficient optical receiver front-end in 0.13µm RF CMOS technology for 10 Gbps applications”, Microw. Opt. Technol. Lett., Vol. 58, No. 6, pp. 1499–1504, 2016.

[22] K. Honda, H. Katsurai, M. Nada, “A 56-Gb/s transimpedance amplifier in 0.13-µm SiGe BiCMOS for an optical receiver with −18.8dBm input sensitivity”, in Proceeding of the IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), pp. 1-4, 2016.

[23] M. Rakideh, M. Seifouri, P. Amiri, “A folded cascode-based broadband transimpedance amplifier for optical communication”, Microelectronics Journal, Vol. 54, pp. 1–8, 2016.

[24] M. Seifouri, P. Amiri, I. Dadras, “A transimpedance Amplifier for optical communication network based on active voltage-current feedback” Microelectronics Journal, Vol. 67, pp. 25-31, 2017.

[25] Y. Chen, J. Li, Z. Zhang, H. Wang, Y. Zhang, “12-Channel, 480 Gbit/s optical receiver analogue
front-end in 0.13μm BiCMOS technology”, Electronics Letter, Vol. 53, No. 7, pp. 492–494, 2017.

[26] M. Seifouri, P. Amiri, M. Rakide, “Design of broadband transimpedance amplifier for optical communication systems”, Microelectronics Journal, Vol. 46, pp. 679-684, 2015.

[27] S. Zohoori, M. Dolatshahi, “A Low Power CMOS optical communication front-end using a three-stage TIA for 5Gb/s Applications”, Majlesi Journal of Electrical Engineering, Vol. 11, No. 4, pp. 11-19, 2017.

[28] J. Han, B. Choi, K. Park, W. S. Oh, S. M. Park, “A 2.5Gb/s ESD-protected dual-channel optical transceiver array”, IEEE Asian Solid-State Circuits Conference, pp. 156-159, 2007.

[29] D. J. A. Groeneveld, “Bandwidth Extension and Noise Cancelling for TIAs”, MSc. Thesis, University of Twente (The Netherlands), 2010.

[30] M. Atef, H. Zimmerman, “Optical Receiver Using Noise cancelling with an Integrated photodiode in 40nm CMOS Technology”, IEEE Transactions on Circuits and Systems-I, Vol. 60, No. 7, pp. 1929-1936, 2013.

[31] W. Z. Chen, S. H. Huang, “A 2.5Gbps CMOS fully integrated optical receiver with lateral PIN detector”, IEEE Custom Integrated Circuits Conference, pp. 293-296, 2007.

[32] A. Rousson and T. C. Carusone, “A multi-lane Optical Receiver with integrated photodiode in 90nm standard CMOS”, pp. 1-3, 2012.

[33] Y. Dong, K. Martin, “A Monolithic 3.125Gbps fiber optic receiver front-end for POF applications in 65nm CMOS”, IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, 2011.