Multi-channel Precision Bias Source for Experiments on Quantum dots

Yumei TANG ¹, Kefu LIU ¹, Haixing Sun²*

(1. School of Information Science and Technology, Fudan University, No.220 Handan Road, Shanghai, 200433, P.R. China
2. Hefei GoodTech Co., Ltd., Anhui, Hefei, 230088)

*Corresponding author: goodtek0551@163.com

Abstract:
To realize precise control of the quantum dots (Qdots) device, multi-channel precision bias source plays the key role. In this paper, the 16-channel high precision bias source with 18-bit resolution for Qdots device was designed. The prototype was made and its performance was tested. The short time fluctuations can reach 50μV. The step response time is less than 3μs. The resolution, stability, linearity and dynamic range of the bias source exhibits good performance. What's more, the bias source can be controlled locally and online. The results show that it is one effective and feasible topology for experiments in Qdots device application.

Keywords: quantum dots; bias source; multi-channel; high precision

Introduction:
Along with the rapid development of nanotechnology, quantum nano-electronics has been researched widely. Quantum dots (Qdots) is one of most significant basic structures of nano-electronics which is expected to replace traditional semiconductor technology[1, 2]. The Qdots device was widely investigated for quantum computing[3, 4], quantum detection[5, 6], quantum communication[7, 8] and quantum measurement[9-12].

Typically, a quantum dot is formed by using some surface gates to constrain electrons or holes within trapping regions in the hetero-structure samples (such as GaAs/AlGaAs) [13]. As is shown in Fig.1[14], changing the gate voltages moderately will vary the various parameters of the dot, and then the conductance of this dot is measured versus the gate voltages in order to show interested features of the quantum dot[15, 16]. The bias voltage should be changed very slowly and gently so as to shuttle individual electrons into or out of the dot.

Fig.1. bias source on Qdots device application (a) a lateral geometry and (b) in a vertical geometry
The resolution, stability, linearity and dynamic range of bias source are key factors to affect the Qdots device performance\[17-20\]. In order to realize precise control of single quantum dot and more complex quantum channels, it is meaningful to investigate on multi-channel bias source for Qdots device.

To our knowledge, the existing instruments are large volume with few channels or with limited accuracy\[21, 22\], meanwhile multi-channel and high precision bias voltage source is rarely reported in the literature. Recent years, semiconductor chip manufacturers recommend to use high resolution DAC chip to design the bias voltage source\[23, 24\]. Although precision DAC components are already on the market, building a multi-channel high-resolution system is not easy and cannot be treated hastily. The sources of system error must be fully considered, which occur at this level of accuracy. In high-resolution circuits, the main error sources are noise, temperature drift, thermoelectric voltage, and physical stress. The construction technology of precision circuits should be followed to minimize the coupling and propagation effects of such errors in the entire circuit and avoid external interference. To further complicate the issue, mixed-signal ICs have both analog and digital ports, and because of this, much confusion has resulted with respect to proper grounding techniques. In addition, some mixed-signal ICs have relatively low digital currents, while others have high digital currents. In many cases, these two types must be treated differently with respect to optimum grounding\[25\]. Finally, because the gate bias of the quantum dot is a capacitive load, which will change the phase of the system, it is necessary to design a compensation network to improve the stability of the bias voltage source.

**Design and analysis:**

1) **system design**

As shown in Fig.2, this system was consisted of digital circuit, analog circuit, LCD display & keys, linear AC-DC power and remote communication system. With the main controller (MCU, STM32F407VE) as the core, 18-bit DAC (AD5781, ADI) is used in the design of the bias source. The command of voltage value is transmitted to the MCU by ethernet or keys, and then the decoded data and synchronization signal are simultaneously input to the precision DACs after decoding and matching. With a buffer unit, the remote computer system gets the final voltage with a high-precision multi-meter (Agilent 3458A), and establishes a correction model to achieve the calibration of the offset voltage.

The bias source system is completely separated the digital circuit and the analog circuit, and uses independent power and ground processing. The signal transmission between the two is isolated from each other through the optocoupler, so as to ensure that the digital circuit noise does not enter the analog circuit.
The output voltage expression[26] of 18 bit DAC is:

$$V_{\text{out}} = \frac{(V_{\text{refp}} - V_{\text{refn}}) \cdot D}{2^{18} - 1} + V_{\text{refn}} \quad (1)$$

where:

- $V_{\text{refn}}$ provides a negative reference voltage for the DAC;
- $V_{\text{refp}}$ provides a positive reference voltage for the DAC;
- $D$ is an 18-bit binary programming value.

2) Output voltage accuracy and temperature drift analysis

![Fig.3.](image)

**Fig.3.** (a) positive polarity reference voltage ; (b) negative polarity reference voltage
As shown in Fig 3(a), $V_r$ is the reference voltage, we choose an ultralow noise, LDO XFET voltage references with current sink and source(ADR445B, ADI), temperature coefficient is 2ppm, the output voltage is $5\text{V} \pm 2\text{mV}$.

Regardless of the influence of the OPA bias current, assuming that the op amp offset voltage is $V_{os1}$, let $V_r' = V_r + V_{os1}$, according to the “virtual disconnection” principle, the following formula:

$$\frac{V_r'}{R_3} = \frac{V_{refp} - V_r'}{R_4} \quad (2)$$

So that,

$$V_{refp} = \left(1 + \frac{R_4}{R_3}\right) V_r' \quad (3)$$

As shown in Fig 3(b), assuming that the op amp offset voltage is $V_{os2}$, let $V_r'' = V_r + V_{os2}$, and the same can be obtained:

$$\frac{V_r''}{R_1} = \frac{-V_{refn}}{R_2} \quad (4)$$

$$V_{refn} = -V_r'' \ast \frac{R_2}{R_1} \quad (5)$$

Where:

$V_{refn}$ provides a negative reference voltage for the DAC;

$V_{refp}$ provides a positive reference voltage for the DAC.

Substituting formula (2), (3), (4), (5) into formula (1), we can get:

$$V_{out} = \left(\left(1 + \frac{R_4}{R_3}\right) \ast (V_r + V_{os1}) + \frac{R_2}{R_1} \ast (V_r + V_{os2})\right) \ast \frac{1}{2^{18}} \ast D - \frac{R_2}{R_1} \ast (V_r + V_{os2}) \quad (6)$$

Assuming that $R_2/R_1, R_4/R_3, V_r, V_{os1}, V_{os2}$ do not change with temperature and time, $V_{out}$ can be simplified to:

$$V_{out} = a \ast D + b \quad (7)$$

Here, $R_1, R_2, R_3, R_4$ use Vishay bulk metal thin film voltage divider resistor series 300144Z and 300145, its resistance tracking temperature coefficient is 0.1 ppm/°C.

It can be seen from the above formula that the bias output voltage will be affected by the drift of the DAC, resistance, reference voltage, and operational amplifier.

The reference voltage source adopts ADR445BRZ to output 5V, and the temperature drift is about 2ppm/°C, which is 10 μV/°C.

The temperature drift of the voltage divider resistance is about 2ppm, and the temperature drift of the voltage divider resistance is required to be consistent, and the tracking temperature coefficient is less than 5 μV/°C.

The offset drift of AD8676 is about 0.6 μV/°C. AD5781 has a very low temperature coefficient of about 0.05ppm/°C, which is much lower than the drift of the reference voltage source.
Ignoring the temperature drift of the op amp and DAC, it is mainly affected by the reference voltage source, and the drift is about 20 uV/°C.

Generally speaking, for a 20V voltage range, 18-bit system, the temperature drift is required to be controlled within 80uV, and the temperature cannot change more than 4 degrees.

3) Capacitive load analysis

![Diagram of capacitive load analysis](image)

**Fig.4.** (a) DAC output buffer (b) Gain and Phase vs. Frequency (AD8676, ADI)

As is shown in Fig.4(a), the ideal operation state of the amplifier is that the output voltage and the input voltage are in phase. However, the input and output phases of amplifiers with capacitive load are always different. When the phase difference between the output and the output is 180°, the negative input is exactly the same as the positive input, but the output that should be reduced is enhanced. It becomes a state of positive and negative collapse. If it falls into this state in a certain frequency band and remains the original amplitude, the output frequency and oscillation state will continue.

\[
A_C = \frac{U_o}{U_i} = \frac{Z_o}{R_o} = \frac{1}{2\pi f C L R_o}
\]

(7)

\[
f_p = \frac{1}{2\pi f C L R_o} > 10MHz, \text{ while } A_{180} > 10MHz
\]

(8)

where \( f_p > 10MHz, R_o > 40\Omega, C_L < 400pF \), there will be no shock in the circuit.

![Diagram of capacitive load analysis](image)

**Fig.5** (a) insert resistance; (b)Miller compensation; (c) two stage OPA
As is shown in Fig.5(a), insert series resistance $R$ to eliminate the phase lag of feedback loop due to $CL$. In high frequency region, $R$ is shown as the load of OPA. Although $R$ is added to the outside of the feedback loop, the series resistance $R$ can act on the transfer function of the feedback network by the additional zero frequency (FZ) generated by the load capacitance, thus reducing the phase shift of the high frequency loop. In order to ensure the stability of the circuit, the value of $R$ should make the additional zero frequency at least 10 times lower than the closed-loop bandwidth of the OPA circuit. This method is feasible, but increasing the output impedance will reduce the power efficiency.

As is shown in Fig.5(b), the phase lag caused by $CL$ is eliminated by pre-correction with $C1$ (Miller compensation). This method is generally easy to implement in the chip, but difficult to implement on the circuit board.

As is shown in Fig.5(c), the phase delay caused by $CL$ is compensated by the advanced correction, which is equivalent to adding a buffer at DAC output stage, and responding in time to the first stage OPA response. This method has obvious effect. If a small resistor is connected in series, the output stability is better.

Results and discussion:

The multi-channel precision bias source (MPBS-16) prototype was shown in Fig.6. The LCD screen and controller were distributed in the front panel layout. The input-power, power controller, multi-output, synchronous trigger port, RS232 interface and ethernet interface were distributed in the rear panel layout. The size of prototype is 437mm*420mm*133mm (3U chassis size).

![Prototype layout](image)

Fig. 6. (a) the front panel layout of prototype (b) the rear panel layout of prototype

1) Linearity

Set the output of the voltage source in the program, from the minimum value that can be set to the maximum value that can be set, in steps of 10 mV. Wait for 0.5s after setting the voltage value each time, and then use the 8.5-digit digital multi-meter (Agilent 3458A) to read the actual output voltage value. The whole
process is repeated 5 times. Save the data of the original set voltage value—the actual voltage value, and perform curve fitting as shown in Fig 7.

![Fig 7 Linear fitting of output voltage](image)

**Fig 7 Linear fitting of output voltage**

2) **Short time fluctuations**

Set different voltage output in the program, wait for 0.5s after setting the voltage value each time, and then read the actual output voltage value with an 8.5-digit digital multi-meter (Agilent 3458A), continuously measure 100 s, and count the peak-to-peak voltage jitter. The whole process is repeated 5 times.

| Vout/V | -10 | -7.5 | -5  | -2.5 | 0   | 2.5 | 5   | 7.5  | 10   |
|--------|-----|------|-----|------|-----|-----|-----|------|------|
| Fluctuations /μV | 45.8 | 36.8 | 26.6 | 13.3 | 1.4 | 11.3 | 32.7 | 28.1 | 39.2 |

The voltage output range of this system is -10V~10V. For 18-bit system, 1 LSB is 76μV, and the maximum voltage jitter does not exceed 50μV in the full voltage range.

3) **Uniformity between two channels**

As shown in Fig.8, the two channels have the same set voltage of -5.5V and -1.0V respectively, and read the actual output voltage value with an 8.5-digit digital multi-meter (Agilent 3458A), continuously measure for a long time.
4) Step response

As shown in Fig.9, the step is set from -5V to +5V. According to the test results of the oscilloscope, the 10V step has a settling time of about 2.4~2.7us.

**Fig 9** (a)-5V~+5V step response (b)+5V~−5V step response

5) Long-term stability

Turn on the output of 16 test channels at the same time and set their voltage output to 10 V at the same time, test the voltage value of random channels among them, read it every 10s, and the test duration is 24 hours.

**Fig. 10** the output voltage stability test

The output stability of the system was show in the Fig.10. After starting up and running for about 2 hours, the internal temperature of the instrument gradually rises, and the output voltage will drift by 160µV, and then the internal environment of the instrument gradually stabilizes. When multiple channels work at the same time, the system has excellent long-term stability of voltage output and maximum fluctuation. The range is less than 20 µV.
Conclusion:

Multi-channel bias voltage source is a typical technology with high resolution and low noise circuit design, involving resolution, noise, accuracy, linearity, temperature, channel consistency, long-term stability, low complexity and other aspects. This paper focuses on these problems closely, and achieves 4ppm conversion accuracy: Through scientific exploration, a series of low noise circuit design problems such as power supply, grounding processing and signal isolation are solved; Through closed-loop measurement and digital correction, accurate voltage output is obtained; The problem of capacitive load and linearity is solved by two-stage OPA output; Through careful heat dissipation, the whole machine controls the temperature change on the one hand; On the other hand, the temperature drift of components is very low, which minimizes the temperature drift coefficient of the system and improves the working temperature range through temperature compensation; Through careful structure design of the whole machine, the complexity of the system is reduced, and the humanized man-machine interface is realized. The results show that it is one effective and feasible topology for the high precision voltage bias source in Qdotes device application.

References

1. Chung, Y., Choi, J., and Sim, H.S., 'Electron Transport in a Multiple Quantum Dot: Recent Progress', Journal of the Korean Physical Society, 2018, 72, (12), pp. 1454-1466.
2. Iravani, S. and Varma, R.S., 'Green Synthesis, Biomedical and Biotechnological Applications of Carbon and Graphene Quantum Dots. A Review', Environmental Chemistry Letters, 2020, 18, (3), pp. 703-727.
3. Wilson and Mark, R., 'Silicon-Based Quantum Dots Have a Path to Scalable Quantum Computing', Physics Today, 2018, 71, (4), pp. 17-20.
4. Bonen, S., Alakus, U., Duan, Y., Gong, M.J., Dadash, M.S., Lucci, L., Daughton, D.R., Adam, G.C., Iordănescu, S., Pășeanu, M., Giangu, I., Jia, H., Gutierrez, L.E., Chen, W.T., Messaoudi, N., Harame, D., Müller, A., Mansour, R.R., Asbeck, P., and Voinigescu, S.P., 'Cryogenic Characterization of 22-Nm Fdsi Cmos Technology for Quantum Computing Ics', IEEE Electron Device Letters, 2019, 40, (1), pp. 127-130.
5. Kurzmann, A., Overweg, H., Eich, M., Pally, A., Rickhaus, P., Pisoni, R., Lee, Y., Watanabe, K., Taniguchi, K., Ihn, T., and Ensslin, K., 'Charge Detection in Gate-Defined Bilayer Graphene Quantum Dots', Nano Letters, 2019, 19, (8), pp. 5216-5221.
6. Ihn, T., Gustavsson, S., Gasser, U., Küng, B., Müller, T., Schleser, R., Sigrist, M., Shorubalko, I., Leturcq, R., and Ensslin, K., 'Quantum Dots Investigated with Charge Detection Techniques', Solid State Communications, 2009, 149, (35), pp. 1419-1426.
7. Simon, C., Niquet, Y.-M., Caillet, X., Eymery, J., Poizat, J.-P., and Gérard, J.-M., 'Quantum Communication with Quantum Dot Spins', Physical Review B, 2007, 75, (8), p. 081302.
8. Burkard, G., Engel, H.A., and Loss, D., 'Spintronics and Quantum Dots for Quantum Computing and Quantum Communication', Fortschrritte der Physik, 2000, 48.
9. Cui, W. and Dong, D., 'Modeling and Control of Quantum Measurement-Induced Backaction in Double Quantum Dots', IEEE Transactions on Control Systems Technology, 2019, 27, (6), pp. 2499-2509.
10. Yi, X.-F., Xu, P., Yao, Q., and Quan, X., 'Quantum Repeater without Bell Measurements in Double-Quantum-Dot Systems', Quantum Information Processing, 2019, 18, (3), p. 82.
11. Liu, J., Jiang, Z.-T., and Shao, B., 'Local Measurement of the Entanglement between Two Quantum-Dot Qubits', Physical Review B, 2009, 79, (11), p. 115323.
12. Xue, Z.-Y., 'Measurement Based Controlled Not Gate for Topological Qubits in a Majorana Fermion and Quantum-Dot Hybrid System', The European Physical Journal D, 2013, 67, (4).
13. Heinzel, T., Wharam, D.A., Aguilar, F.M.D., Kotthaus, J.P., Bohm, G., Klein, W., Trankle, G., and Weimann, G., 'Current-Voltage Characteristics of Quantum Point Contacts in the High-Bias Regime', Semiconductor Science & Technology, 1994, 9, (6), pp. 1220-1225.
14. Hanson, R., Kouwenhoven, L.P., Petta, J.R., Tarucha, S., and Vandersypen, L., 'Spins in Few-Electron Quantum Dots', Review of Modern Physics, 2006, 79, (6), pp. 1217-1265.
15. Coleman, P., Hooley, C., Avishai, Y., Goldin, Y., and Ho, A., 'Oscillatory Instabilities in D.C. Biased Quantum Dots', Journal of Physics Condensed Matter, 2001, 14, (8), p. 33013.
16. Mukaiyama, T., Takeuchi, N., Yamanashi, Y., and Yoshikawa, N., 'Design and Demonstration of an on-Chip Ac Power Source for Adiabatic Quantum-Flux-Parametron Logic', Superconductor Science and Technology, 2013, 26, (3), p. 035018.
17. Mukaiyama, T., Takeuchi, N., Ehara, K., Inoue, K., Yamanashi, Y., and Yoshikawa, N., 'Operation of an Adiabatic Quantum-Flux-Parametron Gate Using an on-Chip Ac Power Source', *IEEE Transactions on Applied Superconductivity*, 2013, 23, (4), pp. 1301605-1301605.

18. Wulf, M., Ohki, T.A., and Feldman, M.J., 'A Simple Circuit to Supply Constant Flux Biases for Superconducting Quantum Computing', *Journal of Physics: Conference Series*, 2006, 43, pp. 1397-1400.

19. Muller, C.R., Worschech, L., Schliemann, A., and Forchel, A., 'Bias Voltage Controlled Memory Effect in in-Plane Quantum-Wire Transistors with Embedded Quantum Dots', *IEEE Electron Device Letters*, 2006, 27, (12), pp. 955-958.

20. Taranko, R. and Parafiniuk, P., 'Influence of the Coulomb Interaction on the Spin-Polarized Current in the Quantum Dot System in the Presence of the Bias Voltagepulse', *Physica E: Low-dimensional Systems and Nanostructures*, 2013, 49, pp. 5-12.

21. Böhm, C., Sturm, S., Rischka, A., Dörr, A., Eliseev, S., Goncharov, M., Höcker, M., Ketter, J., Köhler, F., Marschall, D., Martin, J., Obieglo, D., Repp, J., Roux, C., Schüssler, R.X., Steigleder, M., Streibel, S., Wagner, T., Westermann, J., Wieder, V., Zirpel, R., Melcer, J., and Blaum, K., 'An Ultra-Stable Voltage Source for Precision Penning-Trap Experiments', *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, 2016, 828, pp. 125-131.

22. Saulnier, G.J., Ross, A.S., and Liu, N., 'A High-Precision Voltage Source for Eit', *Physiol Meas*, 2006, 27, (5), pp. S221-236.

23. Lynch, M., 'High Precision Voltage Source', *Analog Devices, Inc*, 2017.

24. Egan, M., 'The 20-Bit Dac Is the Easiest Part of a 1-Ppm-Accurate Precision Voltage Source', *Analog Dialogue*, 2010, 44, (4), p. 1.

25. Kester, W., Bryant, J., and Byrne, M., 'Grounding Data Converters and Solving the Mystery of" Agnd" and" Dgnd', *Analog Devices Tutorial*, 2009.

26. True, A. and Bit, V.O.D., '18-Bit, Linear, Low Noise, Precision Bipolar±10 V Dc Voltage Source'.