Performance of a Front End prototype ASIC for picosecond precision time measurements with LGAD sensors

Abstract:

For the High-Luminosity phase of LHC, the ATLAS experiment is proposing the addition of a High Granularity Timing Detector (HGTD) in the forward region to mitigate the effects of the increased pile-up. The chosen detection technology is Low Gain Avalanche Detector (LGAD) silicon sensors that can provide an excellent timing resolution below 50 ps. The front-end read-out ASIC must maintain the performance of the sensor, while keeping low power consumption. This paper presents the results on the first prototype of a front-end ASIC, named ALTIROC0, which contains the analog stages (preamplifier and discriminator) of the read-out chip. The ASIC was characterised both alone and as part of a module with a 2×2 LGAD array of 1.1×1.1 mm² pads bump-bonded to it. The various contributions of the electronics to the time resolution were investigated in test-bench measurements with a calibration setup. Both when the ASIC is alone or with a bump-bonded sensor, the jitter of the ASIC is better than 20 ps for an injected charge of 10 fC. The time walk effect that arises from the different response of the preamplifier for various injected charges can be corrected up to 10 ps using a Time Over Threshold measurement. The combined performance of the ASIC and the LGAD sensor, which was measured during a beam test campaign in October 2018 with pions of 120 GeV energy at the CERN SPS, is around 40 ps for all measured modules. All tested modules show good efficiency and time resolution uniformity.
Contents

1 Introduction 2

2 Time resolution consideration 3

3 ALTIROC0 design 4
   3.1 Preamplifier 4
   3.2 Discriminator 6
   3.3 Layout 6

4 ALTIROC0 devices 6
   4.1 Read-out boards 6
   4.2 ASIC-sensor interconnection 7
   4.3 Available devices 8

5 ASIC test bench performance 9
   5.1 Calibration test bench setup 9
   5.2 Measurements 9
      5.2.1 Pulse properties 9
      5.2.2 Parasitic capacitance 9
      5.2.3 Jitter 10
      5.2.4 Time walk correction 10

6 Test bench module performance with ALTIROC0 11
   6.1 Jitter 12
   6.2 Measurements at cold temperature 13
   6.3 Time walk correction 14
      6.3.1 Time-Over-Threshold problem 14
      6.3.2 Correction using the preamplifier probe 15

7 Test Beam module performance with ALTIROC0 16
   7.1 Testbeam Setup 16
   7.2 Results 17
      7.2.1 Pulse properties 17
      7.2.2 Time measurement performance 17
      7.2.3 Efficiency 19

8 Conclusion 21
1 Introduction

The High Luminosity (HL) phase of the Large Hadron Collider (LHC), to begin in 2027, is expected to deliver instantaneous luminosities more than three times higher than the ones reached during the Run II period. This implies an increase in the average number of collisions per bunch crossing, to around 200. In such conditions, pile-up mitigation will be an extremely important subject for the ATLAS experiment [1]. The foreseen new generation of pixel detectors, with a reduced pixel size with respect to the existing tracker, will manage to keep an excellent track reconstruction performance [2]. However, for tracks in the forward region of the detector, the resolution of the vertex longitudinal position will not be as good as in the central region, and tracks coming from different collisions will not always be correctly paired to their corresponding vertices. The effect of pile-up can be mitigated if an accurate time measurement is combined with the track longitudinal impact parameter, since these characteristics are orthogonal to each other. In this way pile-up tracks that come from vertices very close in distance to the primary vertex, but separated in time, can be removed.

In order to implement this concept, the ATLAS experiment is proposing a forward timing detector made of Low Gain Avalanche Detectors (LGADs) [3], called the High Granularity Timing Detector (HGTD). The goal is to provide a 50 ps time resolution per track at the level of a minimum ionising particle (MIP), with a layout that guarantees on average 2 or 3 hits per track [4]; this time resolution should be guaranteed up to a neutron equivalent fluence of about $2.5 \times 10^{15} \text{n}_{\text{eq}}/\text{cm}^2$. The LGAD sensors have been shown to have a good intrinsic resolution, and to be capable of providing a moderate gain [3]. Their development is ongoing to achieve an optimal performance and desired radiation hardness in the framework of the HGTD.

The time resolution is strongly linked to the Front End analog performance, which makes the read-out ASIC a very challenging circuit to design. The time jitter should be low enough to not deteriorate the sensor performance. The requirements have been set to a jitter smaller than 20 ps for the baseline input charge of 10 fC, together with a negligible impact from time-walk (after correction using the signal amplitude or a Time Over Threshold measurement). In addition, the envisioned circuit should be able to provide a time measurement for charges as low as 4 fC, in order to cope with the reduction of the sensor gain due to irradiation.

A first ASIC, called ALTIROC0 (ATLAS LGAD Time Read Out Chip) has been designed containing the amplifier and the discriminator stages of the final chip. A first version of this prototype has already been studied [5], and in this paper, results from an improved second iteration are discussed. Firstly, a chapter describing some considerations about time resolution is presented, after which the ASIC design is described. Details of the prototype devices used for the purposes of this paper can be found in section 4. Section 5 presents test bench measurements of the ASIC. Finally, combined sensor+ASIC results in laboratory and test-beam are discussed in sections 6 and 7, respectively.
2 Time resolution consideration

The jitter due to electronics noise is often modelled as

\[
\sigma_{\text{jitter}} = \frac{N}{dV/dt} \sim \frac{I_{\text{rise}}}{S/N} \quad (2.1)
\]

where \( N \) is the noise and \( dV/dt \) the slope of the signal pulse of amplitude \( S \) and rise time \( t_{\text{rise}} \). Due to the fact that the noise scales with the bandwidth (BW) as \( \sqrt{BW} \), while the rise-time grows with the amplitude as \( S/BW \), the most common timing optimisations rely on using the fastest preamplifier.

Many timing measurements in test beam have been carried out with broadband amplifiers, which are voltage sensitive amplifiers with a 50 \( \Omega \) input impedance. Some prefer to use a trans-impedance configuration and timing optimisation has been published for such configuration \([6, 7]\). However, the preamplifier speed becomes less crucial when dealing with Si or LGAD sensors, because of the duration of their current (not negligible with respect to the preamplifier rise-time) and the capacitive impedance of the sensor.

![Figure 1: Simple Voltage sensitive amplifier configuration.](image)

The schematics of a simplified voltage sensitive amplifier configuration are presented in Figure 1. In such configuration the jitter can be easily calculated assuming that the detector is a constant current source \( I_{\text{in}} \) with a duration time of \( t_{\text{dur}} \). The corresponding input charge \( Q_{\text{in}} \) is then equal to \( I_{\text{in}} \times t_{\text{dur}} \). \( I_{\text{in}} \) is converted into an input voltage \( (V_{\text{in}}) \) through the overall input impedance, which is given by the sensor input impedance \( Z_s = 1/j\omega C_d \) (\( C_d \) is the total detector capacitance) in parallel with the input impedance of the preamplifier \( R_{\text{in}} \). The input voltage is given by \( V_{\text{in}} = \int I_{\text{in}}(t)/C_d dt = Q_{\text{in}}/C_d \). The preamplifier output voltage is \( V_{\text{out}} = g_m Z_f V_{\text{in}} \), where \( g_m \) represents the trans-conductance of the transistor and \( Z_f \) the preamplifier load impedance. The output signal would reach its maximum in the input pulse drift duration time \( (t_{\text{dur}}) \) if the preamplifier was infinitely fast. With a real preamplifier, where the output signal is the convolution of the input current and the preamplifier response, a convenient approximation to take into account its speed is given by the quadratic sum of the \( t_{\text{dur}} \) and the preamplifier rise-time \( (t_{\text{rpa}}) \): \( \sqrt{t_{\text{dur}}^2 + t_{\text{rpa}}^2} \). If,
instead of a constant current, the LGAD’s triangular signal is considered, the result is quite similar, but the Full Width at Half Maximum (FWHM) of the detector current pulse, $t_{FWHM}$ is used instead of $t_{dur}$.

The voltage RMS ($V_n$) at the preamplifier output and the signal slope (dV/dt) are then given by:

$$V_n = G_{pa} \times e_n \sqrt{\pi \times BW / 2} \sim \frac{G_{pa} \times e_n}{\sqrt{2} t_{pa}}$$
and
$$\frac{dV}{dt} = \frac{G_{pa} Q_{in}}{C_d \sqrt{t_{pa}^2 + t_d^2}}$$

where $G_{pa}$ is the gain of the preamplifier, $e_n$ the noise spectral density and $t_d$ is either the $t_{dur}$ in the case of a constant current source or the $t_{FWHM}$ in the case of an LGAD pulse. Combining all the terms results in the following formula for the jitter:

$$\sigma_{jitter} = \frac{e_n C_d}{Q_{in}} \sqrt{\frac{t_{pa}^2 + t_d^2}{2 t_{pa}}}$$

It can be seen that the condition to minimize the jitter is to match the preamplifier rise time to the $t_d : t_{pa} = t_d$, thus reducing the jitter formula to:

$$\sigma_{jitter} = \frac{e_n C_d}{Q_{in}} \sqrt{t_d}.$$  

However, this dependence is not very strong. For instance, for a sensor drift-time of 600 ps, if the preamplifier rise time is reduced or increased by a factor of 2 with respect of the optimal matching value, the jitter would deteriorate by just about 12%. Given these considerations, in order to minimize the jitter, the sensor should have a small capacitance, a short pulse duration and be capable of providing a large charge. The ATLAS baseline choice are LGADs with a pixel size of $1.3 \times 1.3$ mm$^2$ and a 50 µm active thickness, to be operated with a starting (minimum) collected charge of at least 10 (4) fC, i.e a gain of 20 (8). The electronics noise $e_n$ is largely determined by the current ($I_d$) that can be flown in the input transistor of the preamplifier as explained in the next section.

3 ALTIROC0 design

3.1 Preamplifier

The ALTIROC0 preamplifier, shown in Figure 2, is a voltage preamplifier built around a cascoded common source configuration (M1) followed by a voltage follower (M2). The R$_2$ resistor ensures the biasing of the preamplifier input and can be used to adjust the fall time of the preamplifier output.

Given that the preamplifier is voltage sensitive, the detector capacitance is a key ingredient to calculate the input voltage for a given input charge. An input charge $Q_{in}$ gives an input voltage $V_{in}$ equal to $Q_{in}/C_d$. The voltage output of the preamplifier is given by the following expression:

$$V_{out} = G_{pa} \times V_{in} = G_{pa} \times Q_{in}/C_d$$

1For 50 µm thick LGADs the gain is roughly twice the injected charge.
The gain of the preamplifier $G_{pa}$ is, to first order, given by $g_{m1} \times R_f$ where $g_{m1}$ is the transconductance of the input transistor. In weak inversion, the transconductance is given by

$$g_{m1} = q \times I_{d1} / 2kT$$

(3.2)

where $q = 1.6 \times 10^{-19}$ C i.e. approximately $20 \times I_{d1}$ at room temperature. The spectral density of the input transistor is equal to $e_n = \sqrt{2kT/g_{m1}}$. As both gain and noise depend on the current that flows in the input transistor, the drain current $I_d$ is made of two current sources: $I_{d1}$ is a fixed current source of 150 µA while $I_{d2}$ can be tuned with an external resistor.\footnote{In the second iteration of this ASIC, the current source $I_{d2}$ can be tuned by slow control parameters from 0 to 850 µA with a DAC.} Simulations have shown that increasing this current beyond 600 µA adds little gain as the transistor is no more in weak inversion mode.

To compensate for the rise time of the LGAD sensor becoming smaller when irradiated, the rise time of the preamplifier is tunable. This is done through the pole capacitance $C_p$ that can be adjusted through slow control (from 0 to 175 fF) allowing to set a preamplifier rise time between 300 ps and 1 ns (bandwidth between 350 MHz to 1 GHz).

The fall time of the preamplifier depends on the input impedance $R_{in}$, that is given by the $R_2$ resistance divided by the open loop gain of the preamplifier. The value of the $R_{in}$ depends therefore also on the drain current $I_d$. For $I_d = 300$ µA and $R_2 = 25k\Omega$, the input impedance is around 1.6kΩ.

The fall time of the preamplifier is given by $R_{in}$ multiplied by the total capacitance seen on the input of the preamplifier (sum of the sensor capacitance ($C_d$) and any parasitic capacitance). With 3–4 pF capacitance, this fall time is slightly longer than the time between two consecutive bunch crossings at the HL-LHC, which could disturb the measurements, therefore the value of the $R_2$ resistance will be reduced in the next iteration of the ASIC. The resistance $R_2$ is also used to absorb the leakage current $I_{leak}$ of the sensor. This leakage current would induce a drift of the output DC voltage of the preamplifier by an amount of the order $R_2 \times I_{leak}$. The threshold of the discriminator needs to be corrected accordingly to this shift. After irradiation at the largest fluence expected at the end of the HGTD lifetime, $(2.5 \times 10^{15} n_{eq}/cm^2)$, the maximal leakage current of the LGAD sensor is estimated to be below 5 µA.

\textbf{Figure 2:} Architecture of the preamplifier
Finally, in order to inject an accurate calibration charge, a calibration capacitor \( C_{\text{test}} = 100 \text{ fF} \), which can be selected by slow control, is also integrated. With a fast voltage step of 100 mV, a dirac charge of 10 fC is delivered at the input of the preamplifier. Such an input signal allows the characterisation of the front end read-out but does not reproduce the jitter performance when having an LGAD signal as input, as the signal shape and time duration can not be neglected. For the same input charge, the simulation predicts a jitter larger by a factor 1.65 when using as input the LGAD signal instead of the calibration signal.

### 3.2 Discriminator

The measurement of the Time of Arrival (TOA) of the particles is performed by a discriminator that follows the preamplifier. The discriminator uses a constant threshold which induces a dependence of the time measurement on the signal’s peak height, an effect called time walk. The measurement of the time of the rising edge of the discriminator pulse provides the TOA while that of the falling edge, combined with the TOA, provides the Time Over Threshold (TOT). This TOT is an estimate of the pulse amplitude and can be used to correct for the time walk effect.\(^3\) To ensure a jitter smaller than 10 ps at large signals, the discriminator is built around a high speed leading edge architecture. Two differential stages with small input transistors are used to ensure a large gain and a large bandwidth (around 0.7 GHz). The discriminator threshold \( V_{\text{th}} \) is set by an external 10-bit DAC common to all channels.

### 3.3 Layout

A prototype with 8 channels has been designed in CMOS 130 nm by OMEGA microelectronics.\(^4\) It integrates four voltage sensitive preamplifier channels and 4 pseudo trans-impedance preamplifier channels which are not discussed in this paper. Each channel is made of a preamplifier followed by a discriminator. The design of the chip includes bump bonding pads on each input and also on ground pads. The size of the chip is 3.4 mm x 3.4 mm to accommodate the bump bonding to a 2 × 2 sensor array with 1.1 mm × 1.1 mm pad size.

### 4 ALTIROC0 devices

This section presents the devices that were used to characterise the performance of the ALTIROC0 ASIC. Dedicated read-out boards were produced on which the ASIC was wire-bonded, either alone, or bump-bonded to an LGAD sensor. In the latter case, the ASIC + sensor system is referred to as a bare module.

#### 4.1 Read-out boards

A picture of the custom board used to characterise the ASIC is shown in Figure 3a. The board is equipped with a standard Field Programmable Gate Array (FPGA) used to load the slow control parameters. The four discriminator outputs can be read-out on SubMiniature version A (SMA)

\(^3\)A constant fraction discriminator was also included in this circuit but the performance was worse than when applying a TOT-based time walk correction.

\(^4\)https://portail.polytechnique.edu/omega/en/presentation/omega-brief
connectors before or after the FPGA. A dedicated probe is available on an SMA connector to read the output of the preamplifier after a second stage amplifier/shaper. The channel(s) to be read-out is selected through slow control. Finally, an additional SMA connector is used to inject the calibration pulse.

External capacitors can be soldered on the board to mimic the LGAD $C_d$ at the preamplifier input when a sensor is not bump-bonded to the ASIC. In case the bare module is mounted, the preamplifier input is disconnected from the board, and therefore, the addition of an external capacitance does not affect the $C_d$.

Two versions of the custom read-out boards were produced to investigate the time-over-threshold issue observed when an LGAD sensor is connected to the input of the ASIC, that is discussed in section 6.3.1. The second version, as seen in Figure 3c, has an L-shaped High Voltage (HV) pad that allows for multiple HV wire bonds to be connected far from each other, minimising any possible inductance to the HV decoupling capacitor.

![Figure 3](image3.png)

**Figure 3:** (a) Photograph of a standard ALTIROC0 board (b) zoom of figure (a) on the flip-chip consisting of an ALTIROC0 ASIC bump bonded to a $2 \times 2$ LGAD sensor array (c) zoom on the flip-chip area of a modified L-shape HV pad board.

### 4.2 ASIC-sensor interconnection

The interconnection of the sensor to the front-end chip is a critical procedure of the device assembly process. Each sensor channel is DC-coupled to the corresponding read-out channel on the ASIC through a small electrically conductive bump ball, that is put in place through an hybridisation process called *bump-bonding*. Most of the devices presented here were assembled using SnAg solder bumps, which is the baseline HGTD assembly process. However, in one device, gold bumps were used.

Solder bump-bonding consists of three steps. First, under-bump metallization (UBM) is deposited on both sensor and ASIC pads. Then solder bumps are deposited on the ASIC, and finally, the sensor and ASIC channels are interconnected. The hybridisation process was done on single tiles, ie, both sensor and ASIC were already diced before UBM.
The 90µm wide aluminium pads of the sensor and read-out chip were covered with 4 to 6µm of NiAu through an auto-catalytic chemical technique. The substrates were inspected and excess of UBM on the edges, if present, was removed. SnAg solder bumps of 80µm diameter were then deposited on the ASICs with a bump deposition machine. The solder bumps were further reflowed in a dedicated machine in order to improve the placement and the shape uniformity of the bump balls. Flip-chip was performed with a bonder machine that allows to align, heat and press together the two substrates. After flip-chip, the assemblies were reflowed once again with formic acid. In total, eight assemblies were produced following this procedure.

Inspection of the devices was carried out using x-rays in order to verify the good connectivity of all the bump bonds. The topology of the bumps was found to be mostly cylindrical, with a diameter of about 90µm and a height of 50µm approximately.

An alternative process using Au bumps has also been developed to assemble one of the modules. With Au bumps, UBM is not needed since the ball bumps can be deposited directly on the aluminium of the front-end pads. An alignement and thermo-compression cycle is used to interconnect the channels of the sensor and ASIC. Studies determined that the bump topology resembled a conical frustum with a base of about 140µm and a height of 15µm.

4.3 Available devices

Table 1 lists the Devices Under Test (DUTs) that where available for the measurements performed in this paper. The DUT in this case consists of an ALTIROC0 ASIC, wire bonded to a custom readout board, while an LGAD sensor might also be bump-bonded to the ASIC. Tests of the performance of the ASIC without the presence of a sensor were performed with DUT A3. A board with a modified L-shaped HV pad was equipped with a 2×2 LGAD sensor array, using SnAg bumps with UBM for the bump-bonding, and characterised with the calibration setup (DUT A4). This device was not available for the October 2018 testbeam campaign.

For the October testbeam campaign, the results of which are presented in section 7, two ALTIROC0 standard boards were available. Both were equipped with a 2×2 unirradiated sensor array that was bump bonded (section 4.2) on the ASIC. Both sensor arrays were CNM LGAD with a 50µm active thickness and 1.1×1.1 mm pixel size. The two boards and ASICs were identical. The bump and wire bonding of the two boards were performed in different laboratories; One of them, labelled DUT A1, was assembled in IFAE using SnAg bumps with UBM for the bump-bonding. The second one, labelled DUT A2, was assembled in BNL, while Au bumps without UBM were used for the bump-bonding. In A2, channel 1 was discovered before the testbeam to be disconnected, probably due to a faulty contact of the bump.

Table 1: List of available DUTs, consisting of an ALTIROC0 ASIC wire bonded to a readout board.

| DUT name | active channels | with an LGAD sensor | HV pad shape | testbench/testbeam |
|----------|-----------------|---------------------|--------------|-------------------|
| A1       | 4               | yes (SnAg + UBM)   | standard     | both              |
| A2       | 3               | yes (Au)           | standard     | testbeam          |
| A3       | 4               | no                  | standard     | calibration       |
| A4       | 4               | yes (SnAg + UBM)   | L-shape      | calibration       |
5 ASIC test bench performance

As a first step, the performance of the ASIC alone was evaluated with a calibration injection setup in which the ASIC was wire-bonded directly on a dedicated read-out board.

5.1 Calibration test bench setup

A generator with a picosecond level precision (Picosecond Pulse Labs model 4600) is used to generate a step pulse of a well defined voltage with a 70 ps rise-time. This signal is injected through the internal 100 fF capacitor, thus producing a very precise injected dirac charge at the input of the preamplifier. A high frequency splitter is used to duplicate the injected signal to be also used as time reference for the time resolution measurement. The time resolution of the generator has been measured to be about 6 ps. The generator provides also the trigger of the acquisition, done with a Lecroy oscilloscope having a 20 GSamples/s sampling rate and 2.5 GHz bandwidth. The full waveforms are registered for each trigger and analysed off-line.

5.2 Measurements

Most of the measurements were done with an additional external soldered capacitor ($C_{sold}$) of 2 pF to emulate the sensor capacitance. This value was chosen to match the jitter from calibration measurements of boards with a mounted module (ASIC+sensor) that are presented in section 6.

Charge scans were performed from 5 to 50 fC as the typical charge deposited. As explained previously, the current $I_d$ can be modified by an external resistor and for most measurements, a value of $I_d=800$ µA was used.

5.2.1 Pulse properties

Figure 4a shows the average discriminator response for different injected charges from 5 to 50 fC: the larger the input charge, the larger is the pulse width and the earlier the pulse time. The average pulse shape of the preamplifier probe is shown in Figure 4b for various values of soldered capacitance. As expected, the amplitude of the pulse decreases with the capacitance, while the falling time also becomes longer.

5.2.2 Parasitic capacitance

Apart from the capacitance of the sensor (or the soldered capacitance in the case of an ASIC alone), there are two additional contributions to the total capacitance to be considered; the parasitic capacitance of the ASIC itself, and the parasitic capacitance of the custom board. Of the two, only the former is relevant to the performance of the module, since, when the ASIC is bump-bonded to the sensor, the input of the preamplifier gets disconnected from the board.

As shown in Eq. 3.1, the total detector capacitance is inversely proportional to the amplitude of the preamplifier output. Under the assumption that $C_d = C_{sensor} + C_{par}$, where $C_{par}$ is the parasitic capacitance, Eq. 3.1 can be modified as follows:

$$\frac{1}{V_{out_{pa}}} = \frac{C_{sensor}}{G_{pa} * Q_{in}} + \frac{C_{par}}{G_{pa} * Q_{in}}$$

(5.1)
The contribution of the ASIC to the $C_{par}$ was estimated from a channel whose input had been disconnected from the board, using the amplitude of the preamplifier probe as an estimate of $V_{out_{pa}}$. It was measured to be 0.8 pF, a value that is expected from simulation.

### 5.2.3 Jitter

The jitter was calculated from a gaussian fit to the difference between the discriminator output time and the trigger input signal. For both discriminator and trigger input, the time was measured at the 50% of the maximum amplitude. Figure 5a demonstrates that the time distribution for a 10 fC input charge is well modelled by a Gaussian with a 13 ps resolution. Figure 5b shows the jitter as a function of the injected charge for a 2 pF soldered capacitance and a discriminator threshold of 2.5 fC, after having subtracted quadratically the trigger time resolution, estimated to be 6 ps. The red line corresponds to a fit which follows the theoretical prediction of Eq. 2.3. The resolution reaches a plateau of 4 ps at high charges.

The variation of the jitter is also shown in Figure 6 for a 10 fC input charge as function of the soldered capacitance : as expected a linear dependence is observed, thus justifying the choice of small area pad sensors with an active thickness of 50 µm for the final detector.

### 5.2.4 Time walk correction

The TOT of the discriminator will be used as an estimate of the input charge to correct for the time walk effect. Figure 7a shows the TOT distribution for 12 fC input charge. As seen previously for the TOA, the distribution is well modelled by a gaussian fit of 120 ps width, shown with the red superimposed line. The correlation of the TOT and the probe amplitude with the input charge is shown in Figure 7b, where it can be seen that the behaviour of these two variables is similar.

The average time of arrival (TOA) as a function of the TOT or the probe amplitude is shown in Figures 7c and 7d respectively, for a soldered capacitance of 2 pF and an injected charge ranging from 5-40 fC. The red line in both figures corresponds to a polynomial fit used to apply the time walk correction. A time walk of about 500 ps is observed, corresponding to a total bandwidth of
Figure 5: (a) TOA distribution for $Q_{\text{inj}} = 10\text{fC}$. The r.m.s of the distribution, i.e. the jitter, is found to be 13 ps. The red line corresponds to a gaussian fit (b) jitter as a function of the injected charge. Both measurements have been done with a $C_{\text{soldered}} = 2\text{ pF}$ and a 2.5 fC discriminator threshold.

Figure 6: Jitter as a function of the soldered capacitance for an injected charge of 10fC. The solid line corresponds to a linear fit.

700 MHz for the preamplifier and discriminator. The bottom pad of 7c shows the residuals of the TOA after correcting for the time walk using the TOT. They are calculated to be in a peak-to-peak range of 40 ps, while a better performance of 20 ps is achieved using the amplitude of the probe, presented in the bottom pad of Figure 7d. In both cases, assuming a pessimistic uniform distribution of the peak-to-peak residual, the achieved residual RMS is $\lesssim 10$ ps. This value is consistent with requirements of the time-walk correction performance for the HGTD.

6 Test bench module performance with ALTIROC0

The sequence of measurements shown in chapter 5 have been repeated with the ASIC bump bonded to the sensor, seen as a capacitance $C_d$. The tested sensors were always operated at a bias voltage of $V_{\text{bias}} = -90$ V. This operating point was chosen to ensure their full depletion. The leakage current
of the modules at this bias voltage was measured to be of the order of $10^{-2}$ $\mu$A, a value that has a negligible impact on the overall performance of the devices.

6.1 Jitter

The TOA jitter as a function of the injected charge is shown in Figure 8 for two configurations; one with the preamplifier probe turned off and the other with the probe activated. In both cases, a constant threshold equivalent to 2.5 fC is used. When the probe is not activated, it is found that, for 5 fC, the measured jitter is 25 ps, while for 10 fC it is approximately 13 ps. These results are consistent with the ones presented in section 5.2.3 where the ASIC was without a sensor and with
a soldered capacitance of 2 pF. The activation of the probe naturally degrades the performance of the discriminator due to an increase of the preamplifier rise time. The probe contribution to the time resolution $\sigma_{\text{probe}}$, defined as the quadratic difference of the TOA jitter between having or not the probe active can be extracted from calibration, as seen in the bottom pad of Figure 8; this contribution shows a strong dependence on the injected charge. It is found to be 8 ps for $Q_{\text{inj}} = 10$ fC and reaches a negligible value of 4 ps for $Q_{\text{inj}} > 15$ fC.

![Figure 8](image.png)

**Figure 8:** (up) Discriminator jitter as a function of the injected charge, after subtraction of the generator time resolution. The two sets of measurements correspond to a configuration where the preamplifier probe is either active or inactive. (down) - Probe contribution to the time resolution, defined as the quadratic difference of the TOA jitter between having the probe active or inactive. The activation of the preamplifier probe naturally degrades the performance.

### 6.2 Measurements at cold temperature

Within the HGTD, the ASIC is expected to operate down to -30°C in order to mitigate the increase of the sensor leakage current with irradiation. For this reason, the performance of ALTIROC was studied using a climate chamber, constantly supplied with dry air to avoid condensation. The results are shown in Figure 9. The signal over noise ratio at the output of the preamplifier can be estimated from the probe output. As shown in Figure 9a, there is a 7% increase in the S/N ratio between 20 and -30°C. Similarly, the rise time of the probe, defined as the difference between the time when the pulse is at the 10% and 90% of its maximum amplitude, shows an anti-correlation to the temperature of the same order of magnitude as the S/N. Figure 9b, shows the jitter of the discriminator TOA, as a function of the injected charge. As expected, the jitter improves when moving to lower temperatures. This can be explained by the variation of the noise, proportional to the temperature and of the transimpedance, $g_m$, of the preamplifier which is inversely proportional to the absolute temperature. This effect is more prominent for low values of the injected charge while for values above 10 fC, it becomes less pronounced due to the saturation of the preamplifier. An overall reduction of the jitter of the order of 6% is observed for a $Q_{\text{inj}} = 10$ fC at the lowest temperature point. While this reduction follows the expected trend, it is less pronounced than the

---

*This behaviour could originate from the probe shaper and not the preamplifier itself.*
combined effect expected from the simultaneous increase (decrease) of the preamplifier signal over noise (rise time) with temperature for the same injected charge, that is of the order of 14%. This behaviour is not fully understood.

Figure 9: (a) Signal over noise ratio (in black) and rise time (in red) as a function of the temperature for an injected charge of 10 fC (b) Ratio of the TOA jitter at T = -30 °C to the jitter at room temperature as a function of the injected charge.

6.3 Time walk correction

For the modules which include an LGAD sensor, a different way to apply the time walk correction was developed. The problem that led to this new approach along with the performance of the modified method of the time walk correction are presented below.

6.3.1 Time-Over-Threshold problem

It was observed that the TOT of the discriminator output does not scale proportionally with the amplitude of the probe when a sensor is bump bonded to the ASIC. Moreover, retriggering was observed on the discriminator falling edge. Figure 10a shows how, when using a calibration pulse with a charge ranging from 5-20 fC, the time of end (TOE) of the pulse presents a discreet behaviour with respect to the probe amplitude, while the relation should be continuous. Two possible reasons for this problem have been theorised; an inductance caused by the length of the pad-sensor HV connection or a coupling of the direct discriminator output to the PCB.

In order to investigate the former, a new board with a larger L-shaped HV connection pad was manufactured. This particular shape of the HV pad allows for many wire bonds to be attached far from each other in order to reduce any possible inductance. It can be seen in Figure 10b, that the issue is still present in the modified board for $Q_{inj} < 10$ fC. However, it is clearly reduced for higher charges. Figure 11 shows the distribution of the TOA in the reduced charge range between 12 - 20 fC, before and after applying a time walk correction using the TOE. The time walk correction results in a 40% improvement of the TOA RMS, which is found to be 14 ps after subtracting the generator resolution. For the second version of the ALTIROC, ALTIROC1, an L-shaped pad has been implemented.
Figure 10: TOE as a function of the probe amplitude for various injected charges for (a) standard HV-connection board (b) L-shaped HV pad board. Both boards are equipped with an ASIC bump-bonded to an unirradiated 2x2 sensor array.

Figure 11: TOA distribution for a charge between 12 and 20 fC before and after time walk correction for an L-shaped HV pad board equipped with an ASIC bump-bonded to an unirradiated 2x2 sensor array. The time walk has been corrected using the discriminator TOE. A gaussian fit (red line) is applied to the corrected distribution.

6.3.2 Correction using the preamplifier probe

Due to the discreetness problem in the falling time mentioned previously, the time-over-threshold of the discriminator was not chosen as the default method for the time walk correction in ALTIROC0 boards with the standard HV pads. Instead, the time walk was corrected using the probe amplitude. As shown in Figure 12, the correction in a charge range of 5 to 20 fC results in a residual with a peak-to-peak variation of 12 ps, compatible with measurements of the ASIC alone and within the requirements of the HGTD. The time walk correction using the amplitude of the probe was used for the testbeam measurements, since only boards with the standard HV pads were available at that time.
Figure 12: (up) - average time of arrival as a function of the average probe amplitude. The fit used for the time walk correction is superimposed (red line). (down) - residual of the average after the time walk correction.

7 Test Beam module performance with ALTIROC0

Two modules were exposed to 120 GeV pions at the H6B beam line at the CERN-SPS North Area during one week in October 2018. This section presents the results collected during this data taking period.

7.1 Testbeam Setup

The pulses of $2 \times 2$ LGAD sensor arrays mounted on up to 2 ALTIROC0 boards were sampled by two Agilent Infinium DSA91204A oscilloscopes with a 40 GSample/s sampling rate and a bandwidth of 12 GHz. For an accurate timing reference, two fast Cherenkov trigger counters were used. Each one consists of a Cherenkov-light emitting Quartz bar of $3 \times 3$ mm$^2$ area transverse to the beam and 10 mm length along the beam, coupled to a Silicon Photomultiplier (SiPM). The time resolution of these devices was measured to be about 40ps.

A EUDET-type beam telescope [8] based on MIMOSA pixel planes with a track position precision of few micrometers was also included in the data taking, allowing for position-dependent measurements. The trigger was provided by the coincidence of signals on a scintillator and a special 3D FE-I4 plane [9]. More details on the tracking and trigger configuration can be found in [7], where a similar setup was used.

Custom-made support structures provided mechanical stability of the ALTIROC and SiPM boards. The ALTIROC DUTs were mounted on a base plate integrated in the EUDET telescope. A separate base plate was used for the positioning of the SiPM devices, while a styrofoam box ensured their light-tightness. Remotely controllable stage motors allowed for movement in the horizontal and vertical directions perpendicular to the beam direction with micrometer precision of both base plates. This allowed for a precise positioning of the sensors at the centre of the beam and alignment of the DUTs to the SiPMs.
7.2 Results

For all the results presented hereafter, both modules were operated at a voltage of $V_{bias} = -120$ V, to ensure the depletion of the sensor and a high gain. The leakage current was continuously monitored and was always found to be of the order of $10^{-2}$ µA for both sensors.

7.2.1 Pulse properties

The amplitude of the preamplifier probe for one channel of DUT A1 and A2 is shown in Figure 13. It can be seen that the two DUTs behave similarly with A2 showing slightly larger amplitude. The injected charge can be calculated from the integral of the preamplifier probe pulse. Calibration measurements were used to extract the relation of this observable to the injected charge. It was found that, for $V_{bias} = -120$ V, the most probable injected charge in testbeam was $Q_{inj} = 18$ fC.\(^6\) While this charge is higher than the planned benchmark point for the HGTD, it should be noted that the goal of the measurements presented here was the initial characterization of ALTIROC+LGAD un-irradiated modules. The study of the module performance at the lowest limit of the ALTIROC dynamic range is planned for future campaigns.

![Figure 13: Amplitude of the probe for the same ASIC channel of DUT A1 and A2 for a bias voltage of 120 V.](image)

7.2.2 Time measurement performance

The time resolution of the DUT is estimated from the time difference between the time of arrival (TOA) of the DUT and the SIPM. The TOA is defined as the time at half of the maximal amplitude of the considered signal. The DUT resolution is the convolution of the jitter of the electronics, the Landau fluctuations of the sensor and the time walk effect. This last contribution can be corrected. Due to the discreet behaviour of the discriminator falling edge that was discussed in section 6, the amplitude of the probe is used to correct for the time walk effect, of about 200 ps, as shown in Figure 14a. The probe contribution to the time resolution is negligible for $Q_{inj} = 18$ fC, as demonstrated in Figure 8.

After correction of the time walk effect, the time difference is also shown in Figure 14b where a Gaussian fit is applied. The expected time resolution of the SIPM (40 ps) is quadratically

\(^6\)This value corresponds to a sensor gain of 35.
subtracted. The overall time resolution is improved by a factor of 30% thanks to the time walk correction. The time resolution of each channel of the two DUTs after correction is summarised in Table 2. It should be noted that the DUT A2 provides systematically a better resolution. This can be explained by the larger amplitude of the signals in A2 as shown by the comparison of the probe pulse amplitudes in Figure 13. With calibration signals, this amplitude difference is not observed therefore it has been traced back to a different gain of the LGAD sensors. The performance is better than 40 ps for all channels of the A2 DUT, with a best achieved time resolution of 34.7 ps after time walk correction.

This value was compared to a calibration run reproducing as close as possible the testbeam conditions; a jitter of 9.2 ps was found in this case for the testbeam-equivalent injected charge of $Q_{\text{inj}} = 18$ fC. Taking into account the Landau contribution of the sensor, which is known to be around 25 ps for un-irradiated LGADs [6] [7], as well as the deterioration of the jitter (by a factor of 1.65) due to the longer duration of the LGAD signal compared to the dirac calibration pulse, results in a performance of ~ 29 ps. Finally, adding in quadrature the residual of the time walk correction, already extracted from Figure 12, results in a time resolution of ~ 32 ps, a value that is compatible with the best achieved testbeam performance.

**Figure 14:** (a) Time of arrival difference for a channel of an ALTIROC0-LGAD bare module as a function of the amplitude of the preamplifier probe. The profile of the 2D distribution (black points) and a polynomial fit (red line) are superimposed. The fit is used to correct for the time walk effect. (b) Distribution of the time of arrival difference for a channel of the ALTIROC0-LGAD bare module before and after time walk correction. A quartz+SiPM is used as a time reference.

The time resolution was also measured as a function of the discriminator threshold as shown in Figure 15. The threshold was varied in from 153 to 173 mV, corresponding to a $Q_{\text{inj}}$ ranging approximately from 2 to 7 fC; a small increase is observed for larger threshold. This behaviour is expected since the shape of the LGAD signal exhibits a larger derivative at the beginning of the pulse [3]. The deterioration of the performance with the threshold is reduced thanks to the time walk correction.

Finally, the time resolution after time walk correction was extracted as a function of the position in the pad as shown in Figure 16. The bin size was chosen to ensure sufficient statistics for the
computation of the time resolution. Within the statistical error, the time resolution is quite uniform.

Figure 15: Time resolution before and after time walk correction for a channel of ALTIROC0-LGAD bare module as a function of the discriminator threshold. A SiPM with a resolution of 40 ps is used as a time reference - it’s contribution has been subtracted quadratically. The amplitude of the preamplifier probe is used to correct for the time walk.

Table 2: Time resolution and the statistical error (in ps) for the 4 channels of A1 and A2.

|       | Ch0       | Ch1       | Ch2       | Ch3       |
|-------|-----------|-----------|-----------|-----------|
| A1    | 37.9 ± 1.1| 40.6 ± 0.9| 43.6 ± 1.1| 45.6 ± 1.1|
| A2    | 36.6 ± 1.1| -         | 34.7 ± 1.0| 38.0 ± 0.9|

7.2.3 Efficiency

The efficiency map of the bare module has also been measured. The efficiency is defined as the fraction of tracks that produce a discriminator response (above a given threshold) over the total number of tracks crossing the DUT at the same position. The track is required to have a signal in the SiPM to ensure synchronisity of the telescope and waveform data. The 2D distributions of the efficiency for the 4 channels of the A1 DUT are shown in Figure 17. The discriminator threshold applied for this measurement ranges between 1.5 and 3.2 fC for the different channels. Table 3 lists the average efficiency and it’s statistical error for the 4 channels of A1 and A2. For the computation of the average efficiency, only the central 0.7 × 0.7 mm² bulk of the pad has been used. The baesian approach with a beta function as a prior has been used for the calculation of the statistical error. All channels have an efficiency larger than 95% , quite similar to the performance of the testbeam measurements of LGAD sensors mounted to simpler readout boards [7]. Within a given channel, the efficiency is constant within 1% when varying the threshold from 1 to 9 fC.
Figure 16: Time resolution for a channel of a ALTIROC0-LGAD bare module as a function of the position in the pad. The time resolution has been corrected for the time walk effect using the amplitude of the preamplifier probe and the resolution of the SiPM has been subtracted. There is a minimum of 200 events in each bin (of the size of 160 μm) so that the statistical error is about 4-5 ps.

Figure 17: 2D distribution of the efficiency for the four channels of A1.
Table 3: Average efficiency (in %) and its statistical error in the bulk of the pad for the 4 channels of A1 and A2.

|       | Ch0 | Ch1 | Ch2 | Ch3 |
|-------|-----|-----|-----|-----|
| A1    | 97.7 ± 0.2 | 95.2 ± 0.4 | 97.6 ± 0.2 | 97.4 ± 0.2 |
| A2    | 97.8 ± 0.2 | -     | 97.7 ± 0.2 | 97.3 ± 0.2 |

8 Conclusion

A first prototype of the Front End electronics for picosecond precision time measurements with LGAD sensors, named ALTIROC0, that is planned to be used for the future ATLAS High Granularity Timing Detector of ATLAS, has been designed and tested with calibration signals and beam test particles.

In calibration measurements, the various contributions to the time resolution, as well as the behaviour of the ASIC under different conditions were studied. The jitter contribution to the time resolution, either with just the ASIC or with a module consisting of the ASIC and an LGAD sensor, was found to be better than 20 ps for a signal larger than 5 fC, while the time walk effect was corrected up to 10 ps. A 6% improvement of the ASIC jitter for $Q_{inj} = 10 fC$ was achieved during measurements at $T = -30^\circ C$, which will be the default operating temperature for the HGTD.

Test beam measurements with a pion beam at CERN were also undertaken to evaluate the performance of the module with LGAD pulses. The tested modules were operated at a bias voltage of -120 V, resulting in a most probable charge of 18 fC and a leakage current of $O(10^{-2}) \mu A$. A time resolution better than 40 ps was obtained for all channels after time walk correction, while the best achieved performance was $34.7 \pm 1$ ps. This value was found to be compatible with the quadratic sum of the estimated jitter, residual of the time-walk correction and sensor contributions to the time resolution. The time resolution was distributed uniformly in the bulk of the sensor pads and the efficiency was found to be above 95% for all tested channels.

The resulting performance of ALTIROC0 fulfills the challenging requirements for the front-end read-out of the HGTD at the HL-LHC. The next iteration of the ASIC, ALTIROC1, will introduce the digital part of the front-end readout. It will integrate 25 channels, including in each of them two Time-to-Digital converters followed by an SRAM. Along with the characterisation of the digital part of the Front End readout chain, the new iteration will be evaluated under various irradiation conditions and at the limits of its dynamic range.

Acknowledgments

We acknowledge CERN for the very successful operation of the SPS and thank the North Area test beam support team. We also thank the HGTD community for their valuable inputs and discussions.
References

[1] ATLAS collaboration, *The ATLAS Experiment at the CERN Large Hadron Collider*, JINST 3 (2008) S08003

[2] ATLAS collaboration, *Technical Design Report for the ATLAS Inner Tracker Pixel Detector*, CERN-LHCC-2017-021

[3] H. F. W. Sadrozinski et al., *Ultra-fast silicon detectors (UFSD)*, Nucl. Instrum. Meth. A831 (2016) 18

[4] ATLAS collaboration, *Technical Proposal: A High-Granularity Timing Detector for the ATLAS Phase-II upgrade*, CERN-LHCC-2018-023

[5] C. De La Taille et al., *ALTIROC0, a 20 pico-second time resolution ASIC for the ATLAS High Granularity Timing Detector (HGTD)* in *Proceedings of the Topical Workshop on Electronics for Particle Physics (TWEPP-17)*, Santa Cruz, California, U.S.A, September 2017, PoS TWEPP-17 (2018) 006

[6] Cartiglia et al, *Beam test results of 16 ps timing system based on ultra-fast silicon detectors*, Nucl. Instrum. Meth A850 (2017) [1608.08681]

[7] L. Masetti et al, *Beam test measurements of Low Gain Avalanche Detector single pads and arrays for the ATLAS High Granularity Timing Detector*, JINST 13 (2018) [1804.00622]

[8] H. Jansen et al., *Performance of the EUDET-type beam telescopes*, EPJ Techniques and Instrumentation 3 (2016) 7 [1603.09669]

[9] J. Albert et al., *Prototype ATLAS IBL Modules using the FE-I4A Front-End Readout Chip*, JINST 7 (2012) P11010 [1209.1906]