Translating Hierarchical Simulink Applications to Real-time multi-core Execution

Asma Rebaya¹, Karol Desnos²*, Salem Hasnaoui³

¹SYSCOM Research Laboratory National School of Engineering of Tunis University of Tunis El Manar, Tunisia
²IETR, INSA Rennes CNRS UMR 6164, UEB Rennes, France
³SYSCOM Research Laboratory, National School of Engineering of Bizerte Carthage University, Tunisia

Received May 26, 2020; Revised July 6, 2020; Accepted July 29, 2020

Copyright ©2020 by authors, all rights reserved. Authors agree that this article remains permanently open access under the terms of the Creative Commons Attribution License 4.0 International License

Abstract Matlab & Simulink is widely used as a de facto standard to design industrial applications, video coding & decoding, and signal processing applications. However, with the spectacular increase in the number of the cores available in hardware platforms over these last years, passing from Simulink to multi-core execution becomes more and more complex. In this context, several researches are done to take benefit from the high degree of parallelism and to perform multi-core programming of Simulink applications.

In this paper, we present an automated method for transforming hierarchical Simulink applications to embedded parallel software implementation. Our method consists of using IBSDF (Interfaced based Synchronous Dataflow) as an intermediate representation to extract parallelism. Moreover, our approach permits preserving synchronous semantics and hierarchical behavior of the Simulink model. The model-based approach makes it possible to verify the key properties of the system at compile-time, such as deadlock freeness and memory boundedness. The method has been implemented as an extension of the rapid prototyping tool named Preesm. Experiments show that our proposal gives, as a transformation result, a schedulable IBSDF graph equivalent in size to the Simulink model and allows better multi-core implementation performance than Matlab&Simulink sequential execution.

Keywords Matlab & Simulink models, Hierarchy, parallelism, multi-core architecture, rapid prototyping, Code generation.

1 Introduction

In recent years, the number of cores available in hardware platforms has increased dramatically, from tens of cores to hundreds of heterogeneous processing elements. Concurrently, the development in digital communications, telecommunications, digital signal processing and coding/decoding videos becomes increasingly complex, thus requiring more computational power. Then, there is a need for modeling software applications with a high-level and implementation independent model that can be translated efficiently into high performance implementation on modern parallel architectures. These reasons motivate the transition from imperative programming languages, which are intrinsically sequential, to parallel models of computation. This transition offers two main advantages for the software/hardware applications programming: parallelism and performance improvement.

To take benefit of this approach and exploit the data parallelism, SDF (Synchronous Dataflow) [14] models has proven to be a well suited representation for programming multi-core architectures. Indeed, thanks to its semantics, the SDF MoC (model of computation) provides a practical mean to decompose applications into coarse grain computational entities: the actors. Mapping and scheduling these actors on available processing elements makes it possible to optimize diverse performance criteria of the application, such as throughput, speedup and latency. Moreover, each SDF actor is described by a host program. In our work, host programs are written in C language which will contribute to the generation of compatible C codes targeting multi-core architectures.

Currently, Simulink, a software package from Mathworks, is widely used as de facto standard to design, simulate and validate industrial applications in many domains, such as digital communication, digital signal processing, and image processing. However, Simulink models are difficult to be implemented into multi-core platforms. This is due to the fact that passing from a Simulink application to multi-core platform must preserve model semantic and consistency, besides to the determinism in data exchanged between different Simulink blocks. Additionally, the implementation must meet parallel hardware constraints and ensure that the behavior of the generated code is conformed to the Simulink model behavior. Further, up to now, most references in this context do not gain advantages from the hierarchical behavior of Simulink model to extract parallelism and optimize code generation. These references focus only on the transformation of atomic blocks and flattened systems.

The question left is how to overcome lacks cited above, facilitate and perform multi-core programming of hierarchical Simulink applications. This question leads to an idea of extending rapid prototyping tool with code genera-
tion capabilities to support Simulink applications. In fact, rapid prototyping tools allow to model hardware/software applications and give early decisions that contribute to improve and perform applications deployment into multi-core platforms. We choose to extend an open source tool called Preesm (the Parallel and Real-time Embedded Executives Scheduling Method)[21] thanks to its ability to prototype efficient multi-core applications starting from SDF representation. Therefore, we allow designers to go from a Simulink model to an efficient hardware implementation. To concretize the idea above, we put forward an efficient solution to automate Simulink models transformation and deployment over multi-core architecture.

In this paper, we propose a translation approach and a rapid prototyping tool extension to support multi-core programming of Simulink applications. The method consists of automatically translating an application designed with Simulink into an extended version of the SDF MoC called IBSDF (Interfaced based Synchronous Dataflow) [15] while keeping models hierarchical behavior. The choice of IBSDF MoC as an intermediate representation is based on the fact that it is a specific class of SDF MoC characterized by a hierarchy mechanism. This mechanism enables the description of the internal behavior of nodes with SDF subgraphs and ensures deadlock freeness between levels thanks to interfaces mechanism. Moreover, using IBSDF MoC allows us to benefit from recent researches such as [16] which exploit hierarchical behavior of IBSDF MoC to optimize code generation process and enhance performance on multi-core architectures.

The aim of this work is to provide an efficient solution to automatize Simulink programs deployment over multi-core architectures. The two main contributions of this work are as follows: First, we translate hierarchical Simulink models into IBSDF graphs in such way we preserve hierarchy and synchronous semantics of both models. During the translation we respect deadlock-freeness and consistency constraints in order to obtain a schedulable IBSDF graph. Secondly, we implement our proposal as a plugin extension into Preesm work-flow to generate optimal C codes compatible for multi-cores platform.

To achieve this, we perform, as first step, a mathematical study to demonstrate that hierarchical Simulink systems can be translated into schedulable IBSDF graphs. To do this, we define, first, multi-levels precedence, consistency and deadlock-freeness constraints which must be taken into account in the translation process. Then, we differentiate three block communication cases: direct communication, delayed communication and hybrid communication. Considering these three cases, we propose our translation theorems. Each proposed theorem was followed with a proof. For each communication case, we illustrate the translation process with simple Simulink models. The objective of the mathematical study is to demonstrate that during the translation process, consistency and deadlock freeness were conserved and the resulting hierarchical graph is a schedulable graph. To the best of our knowledge, our paper is the first that gives a detailed study about conserving hierarchy during the translation process of hierarchical Simulink models. All previous works focus only on the synchronous behavior of Simulink models and do not consider the internal hierarchical behavior which is very important to extrat parallelism and allows better multi-core implementation performance.

Our proposed translation process was implemented into three main sub-tasks: Simulink parser, translator and IBSDF generator integrated in the extended Preesm workflow. To the best of our knowledge, this work is the first that proposes a whole work-flow starting from Hierarchical Simulink models to parallel C code generation for multi-cores architecture. Indeed, Previous works, such as [1], [2] [3] and [4], focused only on the translation process and did not integrate their results into code generation tools to show the effectiveness of their approaches.

In this work, we consider only multi-rate and discrete-time Simulink models with multiple sampling times blocks. Blocks can be hierarchical or atomic. This means that blocks with dynamic behavior, such as enabled-subsystem and triggered-subsystem, and continuous-time part of Simulink models are not considered in this work. Throughout the translation to IBSDF, we ensure that the resulted graph has the same Simulink model behavior and the same size. This means that semantics of both models were conserved during the execution of the whole extended work-flow starting from Simulink model to multi-core deployment.

The remainder of this paper is structured as follows: In Section 2, we give a background of models of computation used in the presented work. Section 3 gives a study of deadlock freeness and consistency constraints and details our solution to translate hierarchical Simulink models. In section 4, we present Preesm tool support and the overall extended work-flow. Experimental results which are based on the state-of-art telecommunication application “LTE QPSK transmitter” are presented in Section 5. Finally, the last section concludes the paper and underlines the future work.

2 Background

2.1 Synchronous Data-flow and Interface-Based Synchronous Data-flow

Synchronous data-flow SDF, introduced by Lee and Messerschmitt [9, 10], are MoC providing high level design and implementation of embedded programs, which are notably popular for specifying digital signal processing applications.

An SDF graph $G = (A, F, P)$ consists of a set of actors $A$ interconnected by a set of FiFo $F$ carrying data tokens and a set of port $P$ used as anchors for FiFo connection such that:

- $A = (a_1, a_2, a_3, ...)$ is the set of actors that consume and/or produce data tokens.
- $F = (F_1, F_2, F_3, ...)$ is the set of channels carrying data streams.
- $P = (inP, outP)$ is the port set of an actor $a_i$.
- $inP(a_i) = (inP_1(a_i), inP_2(a_i), inP_3(a_i), ...)$ is the set of input ports of an actor $a_i$.
- $outP(a_i) = (outP_1(a_i), outP_2(a_i), outP_3(a_i), ...)$ is the set of output ports of an actor $(a_i)$. 


• **IN**(*a*<sub>i</sub>) = (*in*<sub>1</sub>(*a*<sub>i</sub>), *in*<sub>2</sub>(*a*<sub>i</sub>), *in*<sub>3</sub>(*a*<sub>i</sub>), ...) is the data consumed by the different *a*<sub>i</sub> input ports firing.

• **OUT**(*a*<sub>i</sub>) = (*out*<sub>1</sub>(*a*<sub>i</sub>), *out*<sub>2</sub>(*a*<sub>i</sub>), *out*<sub>3</sub>(*a*<sub>i</sub>), ...) is the data produced by the different *a*<sub>i</sub> output ports.

• *d*(*a*<sub>i</sub>, *a*<sub>j</sub>) is the amount of initial tokens on a FIFO connecting the actors *a*<sub>i</sub> and *a*<sub>j</sub>, we refer to it as a delay. The delay allows to represent data dependencies between successive graph iterations [23] and perform analysis. A graph iteration is the minimal fixed sequence of actor firings that can be repeated indefinitely to execute the graph.

Further, to ease graph development and to allow optimization for the scheduling process, SDF graph may support hierarchical behavior. An extended version of SDF, called IBSDF, adds to the SDF semantics a hierarchy mechanism. This mechanism allows more expressiveness in SDF graph by enabling the specification of the internal behavior of an actor with an encapsulated subgraph. This hierarchy mechanism offers more flexibility to optimize application for the scheduling and generation code process. IBSDF semantics, in addition to SDF semantics, is based on interfaces mechanism allowing a hierarchical graph design. Interfaces mechanism obeys the “compositionality” principle. In fact, interfaces mechanism was proven in [15] to be able to ensure that if a graph is instantiated, its behavior might not also be modified by its parent graph. Further, its behavior might not also introduce deadlock in its parent graph.

In addition to the SDF semantics, an IBSDF graph **G** = (**A**, **F**, **P**, **D**, **I**) consists of a set of hierarchical actors **H** and a set of interfaces **I** separating the hierarchical levels where:

• **H** = (**H**<sub>1</sub>, **H**<sub>2</sub>, **H**<sub>3</sub>, ...) is the set of hierarchical actors that consume and/or produce data tokens.

• **I** = (**src**<sub>I</sub>, **snk**<sub>I</sub>) is the set of interfaces.

• **src**<sub>I</sub> is the vertex transmitting to the subgraph the amount of tokens received by its corresponding parent actor.

• **snk**<sub>I</sub> is the vertex transmitting to the parent actor the amount of tokens produced by its corresponding subgraph.

• **src**<sub>I</sub><sup>data</sup> is the amount of data available on its corresponding source interface.

• **snk**<sub>I</sub><sup>data</sup> is the amount of data available on its corresponding sink interface.

In the following sections, a hierarchical actor will refer to an actor which encapsulates a hierarchy level, an actor will refer to an atomic actor and a sub-graph will refer to the graph embedded into a hierarchical actor. Figure 1 and Figure 2 illustrates SDF and IBSDF graphs, respectively.

### 2.2 Description of Simulink

Simulink, developed by Math-works, is a wide-spread commercial tool for embedded system simulation and model based design. Thanks to its graphical user interface (GUI) and its rich library of blocks, Simulink users are able to build, simulate and verify a variety of embedded systems such as telecommunication, signal processing, image and video processing applications.

Simulink modeling consists of creating a block network connected by lines, representing signals. Blocks ports (inputs and outputs) represent connection endpoints for signals. There are two types of block ports, data ports, which gives the dataflow of the Simulink model and control ports which produce conditional (enabled, triggered) events for the execution of subsystems. In this work, we consider only the data ports type.

Further, Simulink is a synchronous model with synchronous language based on hierarchical behavior. Indeed, Simulink enables users to group basic blocks in a recursive manner to design more complex diagrams. We refer to the composite diagram as subsystem and the non-composite as atomic block. Each port on the subsystem corresponds to an InPort-Block or an OutPort-Block. A subsystem may contain blocks sampled at different rates; we called as multi-rate subsystem. We distinct two classifications of subsystems: virtual subsystems and non-virtual (functional) subsystems. A virtual subsystem is helpful to graphically organize the Simulink model and increases the design readability, but it does not influence the internal behavior of the hierarchy. While the non-virtual subsystem is provided to model functionalities and control the internal hierarchy.

Simulink supports simulation for discrete (sampled data) and continuous systems. For the discrete-time blocks, the sample time is defined as the time between two consecutive instants when a block executes. Networks can include discrete-time blocks operating at different rates (so-called multi-rate systems) where each block is associated with a different sample time period. Regarding to the continuous time blocks, the sample time is obtained by simulating ordinary differential equations.

We differentiate two simulation options: multi-tasking which assign priority to each block and single-tasking which does not assign priority to blocks and respect
the simulation time execution semantics. Both multitasking and single-tasking support different communication mechanisms: direct communication mechanism and delayed communication mechanism. In direct communication mechanism, a block uses the data produced by the block connected to its input at the same time step. Otherwise, in the delayed communication, a block does not use the data produced by the block connected to its input at the same time step. A combination of both mechanisms, so-called hybrid communication mechanism, is used when the data is transferred from low priority block to high priority block and block periods are different. Indeed, when blocks composing multi-rate system are not executed at the same time, direct data exchanging mechanism is adopted because the lower priority block driving the input is fired after the higher priority block. As well, when blocks composing multi-rate system are executed at the same time, delayed data exchanging mechanism is adopted because the lower priority block driving the input is fired after the higher priority block. These communication rules are applied for blocks from the same level of hierarchy and for blocks from different level of hierarchy. Then, additionally to the hierarchical behavior, relation precedence exists between levels and obeys the same communication rules.

Through the next sections we use the following terminology:

- \( B = \{b_1, b_2, b_3, \ldots \} \) is the set of atomic blocks or/and atomic subsystems.
- \( S = \{S_1, S_2, S_3, \ldots \} \) is the set of composed subsystems.
- \( \text{In}B = \{\text{in}b_1, \text{in}b_2, \text{in}b_3, \ldots \} \) is the set of the input ports of a composed subsystem \( S_i \).
- \( \text{Out}B = \{\text{out}b_1, \text{out}b_2, \text{out}b_3, \ldots \} \) is the set of the output ports of a composed subsystem \( S_i \).
- \( T_{S_i} \) and \( T_{b_i} \) denote the sample time period of a composed subsystem \( S_i \) and the sample time period of an atomic block \( b_i \), respectively.

### 3 Translation principle

In this section, we present our transformation technique of discrete-time Simulink model to its corresponding IBSDF representation. The main aim of this transformation methodology is to obtain a schedulable IBSDF where structural properties of the Simulink model are preserved. To reach this goal, the translation must be performed in a way that ensures the consistency and the deadlock freeness of the obtained IBSDF. For this, we have to determine data tokens consumed/produced by each actor and the delay available on each FiFo while respecting precedence, consistency and deadlock freeness constraints. In the following subsections we give an overview about these constraints before detailing the translation process.

#### 3.1 Deadlock freeness and consistency constraints

We consider a hierarchical actor \( H_{a_1} \) encapsulating \( n \) atomic actors \( a_1, a_2, \ldots, a_n \) where \( a_1 \) is the consumer actor (consumes tokens produced by the hierarchical actor) and \( a_n \) is the producer actor (produces tokens to the hierarchical actor). We note \( \text{srcI} \) the source interface of \( H_{a_1} \) that transfers tokens to its sub-graph and \( \text{in}P(a_1) \) is the target port of the first consumer sub-actor \( a_1 \). We also note \( \text{snkI} \) the sink interface of \( H_{a_1} \) which consumes tokens produced by the last producer sub-actor \( a_n \) and \( \text{out}P(a_n) \) is the source port of \( a_n \) as showed in figure 3.

![Figure 3. IBSDF example with a hierarchical actor and n atomic actors where \( a_1 \) is the consumer actor and \( a_n \) is the producer actor.](image)

As mentioned in section ??, IBSDF MoC introduces interface elements to model the hierarchy behavior of an SDF graph and insulate its level of hierarchy. This hierarchy semantic must obey some constraints, imposed by the IBSDF model, in order to ensure deadlock freeness and consistency at every level of graph hierarchy:

- Deadlock freeness constraints: during a subgraph iteration, source and sink interfaces must stay write-locked and read-locked, respectively. Meaning that the internal behavior is independent of any external actor during an iteration. Further, if a consumer sub-actor needs an amount of tokens greater than the amount available in the source interface, this latest will behave like a ring buffer. Regarding the sink interface, if the producer sub-actor produces an amount of tokens greater than required, it will behave like a circular buffer. Hence, it will forward only the number of tokens produced during the subgraph execution and required by the hierarchical actor.

- Consistency constraints: to ensure the consistency of the internal SDF subgraph, the subgraph must consume all the tokens made available by the source interface during an iteration. Symmetrically, all tokens required by the sink interface must be produced by the sub-graph during an iteration.

Lemma 1 highlights the conditions required to ensure deadlock freeness and consistency in every level of the hierarchy.

**Lemma 3.1** Let us consider a hierarchical actor \( H_{a} \) with source interface \( \text{srcI} \), sink interface \( \text{sinkI} \) and encapsulating \( n \) atomic actors \( a_1, a_2, \ldots, a_n \) where \( a_1 \) is the consumer actor and \( a_n \) is the producer actor. The internal SDF of the hierarchical actor \( H_{a} \) is consistent and deadlock free if source and sink interfaces obey these conditions at each iteration:

\[
\text{srcI}^{\text{data}} = \begin{cases} 
\frac{\text{in}(a_1)}{v} & \text{if } \text{srcI}^{\text{data}} \leq v \cdot \text{in}(a_1), \\
\frac{\text{in}(a_1)}{v} & \text{otherwise}.
\end{cases}
\]

(1)
Translating Hierarchical Simulink Applications to Real-time multi-core Execution

\[ \text{sink} I^{\text{data}} = \begin{cases} \frac{x}{3} \text{out}(a_n) & \text{if } \text{sink} I^{\text{data}} \leq u \cdot \text{out}(a_n) \leq x \cdot \text{sink} I^{\text{data}} \\ \frac{u}{3} \text{out}(a_n) & \text{otherwise.} \end{cases} \]  

(2)

Where:

- \( x \in \mathbb{R}^+ \) and \( \alpha \in [0.1] \) are positive constants representing duplication numbers of the rate of tokens available in the source interface within two different cases.
- \( \gamma > 1 \) and \( \beta \in [0.1] \) representing duplication numbers of the rate of tokens available in the sink interface within two different cases.
- \( v \in \mathbb{N} \) is the amount of data tokens required to be produced by the source interface and its execution repetition number \( a \) containing two atomic actors.
- \( u \in \mathbb{N} \) is the execution repetition number of the hierarchical actor \( Ha \).

Proof: Deadlock freeness constraints can be written as:

\[
\text{if } \text{src} I^{\text{data}} \leq v \cdot \text{in}(a_1) \text{ then } v \cdot \text{in}(a_1) = x \cdot \text{src} I^{\text{data}}. \]  

(3)

\[
\text{if } \text{sink} I^{\text{data}} \leq u \cdot \text{out}(a_n) \text{ then } \gamma \cdot \text{sink} I^{\text{data}} = u \cdot \text{out}(a_n). \]  

(4)

Consistency constraints can be written as:

\[
\text{if } \text{src} I^{\text{data}} > v \cdot \text{in}(a_1) \text{ then } \alpha \cdot \text{src} I^{\text{data}} = v \cdot \text{in}(a_1). \]  

(5)

\[
\text{if } \text{sink} I^{\text{data}} > u \cdot \text{out}(a_n) \text{ then } \beta \cdot \text{sink} I^{\text{data}} = u \cdot \text{out}(a_n). \]  

(6)

Equations (3) and (5) give the source interface conditions. Similarly, equations (4) and (6) give the sink interface conditions. Figure 4 helps to illustrate Lemma 1 by an example. In this case, \( \text{in}(Ha_1) = 2 \) is the amount of tokens produced to the source interface \( \text{src} I \), \( \text{in}(a_1) = 1 \) and its execution repetition number \( v \) is equal to 6. We have, consequently, \( \text{src} I^{\text{data}} = 2 \leq V \cdot \text{in}(a_1) = 6 \). According to Lemma 13.1, the number of data tokens available in the source interface must be duplicated \( x \) time. The duplication number is determined by applying equation (1). Then, \( x \) is equal to 3. Likewise, \( \text{out}(Ha_1) = 1 \) is the amount of data tokens required to be produced by the sink interface \( \text{sink} I \). Although, \( \text{out}(a_n) = 3 \) and its execution repetition number \( u \) is equal to 4. We have, consequently, \( \text{sink} I^{\text{data}} = 1 \leq u \cdot \text{out}(a_n) = 12 \). Based in Lemma 13.1, the amount of tokens available in the sink interface must be duplicated \( \gamma \) time in such way that \( \text{sink} I^{\text{data}} = \frac{u}{\gamma} \text{out}(a_n) \). Then, we have \( \gamma \) equal to 12.

\[ \text{3.2 Precedence constraints} \]

\[ \text{3.2.1 One-level precedence constraints} \]

In [18], Marchetti gives a detailed study about couples firings in SDF graphs, considering only flattened graphs (no hierarchy). Based on the fact that a schedule is feasible if the number of tokens is positive in every FiFo of the graph, author demonstrates the existence of precedence constraint between two executions of connected actors. Let us consider a couple of actors \( a_i \) and \( a_j \) linked by a FiFo \( F \), \( d(a_i, a_j) \) is the initial amount of tokens available in \( F \), \( [v] \) is the \( v \)-th execution of \( a_i \), \([u]\) is the \( u \)-th execution of \( a_j \), \( \text{out}(a_i) \) is the amount produced by \( a_i \) and \( \text{in}(a_j) \) is the amount consumed by \( a_j \).

A precedence relationship exists between \( a_i \) and \( a_j \) if firings obey the following two conditions:

- Condition (1): \([u]\) can start after \([v]\).
- Condition (2): \([u-1]\) can start before \([v]\) while \([u]\) cannot.

Lemma 2 characterizes the precedence constraint between the \( v \)-th execution of \( a_i \) and \( u \)-th execution of \( a_j \).

\[ \text{Lemma 3.2 A precedence constraint exists between the } v^\text{th} \text{ execution of } a_i \text{ and } u^\text{th} \text{ execution of } a_j \text{ iff:} \]

\[
\text{out}(a_i) > d(a_i, a_j) + \text{out}(a_i) \cdot v - \text{in}(a_j) \cdot u \]

\[
\geq \max(\text{out}(a_i) - \text{in}(a_j), 0). \]  

(7)

Proof: A precedence relation is modeled between the \( v \)-th execution of \( a_i \) and \( u \)-th execution of \( a_j \) if condition (1) and condition (2) are fulfilled:

Condition (1) \( \iff \) \( \text{out}(a_i) > d(a_i, a_j) + \text{out}(a_i) \cdot v - \text{in}(a_j) \cdot u \geq 0 \).

Condition (2) \( \iff \) \( \text{out}(a_i) > d(a_i, a_j) + \text{out}(a_i) \cdot (v - 1) - \text{in}(a_j) \cdot (u - 1) \geq 0 \).

Combining these resulting inequalities, we obtain inequality (7).

\[ \text{3.2.2 Multi-levels precedence constraints} \]

We consider a hierarchical actor \( Ha \) containing \( n \) atomic actors \( a_1, a_2, \ldots, a_n \). We denote the actor \( a_1 \) as the consumer sub-actor which consumes the amount of tokens \( \text{in}(a_1) \), the actor \( a_n \) as the sub-actor which produced the amount of tokens \( \text{out}(a_n) \), \( \text{src} I^{\text{data}} \) is the amount of data available on the source interface linking the hierarchical graph \( Ha \) and the consumer sub-actor \( a_1 \) and \( d(Ha, a_1) \) is the initial amount of tokens in the FiFo linking the source interface and the consumer sub-actor. We also denote \( \text{sink} I^{\text{data}} \) as the amount of data available on the sink interface linking the hierarchical actor \( Ha \) and the producer sub-actor \( d(a_n, Ha) \) as the initial amount of tokens in the FiFo linking the sink interface and the producer sub-actor.

Building on the precedence constraints between two firings of the same level and the hierarchy dependency, we define the precedence constraints between an hierarchical actor and its sub-graph.

A precedence relationship exists between an hierarchical actor and its sub-graph if firings obey the following conditions:

- Condition (1): \([w \cdot \#v + v]\) can start after \([w]\).
Condition (2): \([w \cdot \#v + v - 1]\) can start before \([w]\).

Condition (3): \([w]\) can start after \([w][w \cdot \#v + v]\).

Condition (4): \([w - 1]\) can start before \([w \cdot \#u + u]\).

Where:

- \([w]\) is the \(w\)th execution of \(H_a\).
- \([u]\) is the \(v\)th execution of \(a_1\).
- \(\#v\) is the execution number of \(a_1\) up to \([v]\).
- \([u]\) is the \(w\)th execution of \(a_n\).
- \(\#u\) is the execution number of \(a_n\) up to \([u]\).

We can now determine initial amounts of tokens modeling the precedence relation between firings of an hierarchical actor and its subgraph.

Lemma 3.3 A precedence relation between an hierarchical actor and its subgraph if:

\[
\begin{align*}
srcI_{data} &> d(H_a, a_1) + srcI_{data} \cdot w - \text{in}(a_1) \cdot (w \cdot \#v + v) \\
&\geq \max(srcI_{data} - \text{in}(a_1), 0).
\end{align*}
\]

\[
\begin{align*}
out(a_n) &> d(a_n, H_a) + out(a_n) \cdot (w \cdot \#u + u) - snkI_{data} \cdot w \\
&\geq \max(out(a_n) - snkI_{data}, 0).
\end{align*}
\]

Proof: A precedence relation is modeled between the \(w\)th execution of \(H_a\) and \(v\)th execution of \(a_1\) if condition (1) and condition (2) presented in Definition 1 are fulfilled: Condition (1) \(\iff d(H_a, a_1) + srcI_{data} \cdot w - \text{in}(a_1) \cdot (w \cdot \#v + v) \geq 0\).

Condition (2) \(\iff srcI_{data} > d(H_a, a_1) + srcI_{data} \cdot (w - 1) - \text{in}(a_1) \cdot (w \cdot \#v + v - 1) \geq 0\).

Then, when combining these two inequalities, we obtain inequality (8).

A precedence relation is modeled between the \(w\)th execution of \(H_a\) and \(u\)th execution of \(a_n\) if condition (3) and condition (4) presented in Definition 1 are fulfilled: Condition (3) \(\iff d(a_n, H_a) + out(a_n) \cdot (w \cdot \#u + u) - snkI_{data} \cdot w \geq 0\).

Condition (4) \(\iff out(a_n) > d(a_n, H_a) + out(a_n) \cdot (w \cdot \#u + u - 1) - snkI_{data} \cdot (w - 1) \geq 0\).

Then, when combining these two inequalities, we obtain inequality (9).

3.3 Translation Process

3.3.1 One level blocks translation

To illustrate one level blocks translation, we consider a Simulink system \(S\) containing three atomic Blocks \(B_{i-1}\), \(B_i\) and \(B_{i+1}\). Atomic subsystems and basic blocks (such sum blocks, constant blocks, ...) are translated into atomic actors in the IBSDF graph. Each resulting atomic actor \(a_i\) is named with the corresponding name of the Simulink block \(B_i\).

Simulink Blocks sample times \(T_{B_i}\) are recuperated when simulating the Simulink model.

Unit delays block is not taken into account during the translation process. It is only used to mark the delayed behavior of the communication between blocks. Further, blocks belonging to one level can be atomic or composed. During the translation of one level of an hierarchical Simulink model, composed blocks behave as atomic blocks.

The input and output blocks connecting blocks of the same level are respectively converted into input and output ports transferring data in the IBSDF graph. We refer to the rules proved in [1] to determine the amount of tokens available in these ports (consumed data rates and produced data rates). We differentiate three communication cases: direct communication case, delayed communication and hybrid communication. In the three cases, the consumed data available in the import of an actor \(a_i\), \(\text{in}(a_i)\), and the produced data available in \(a_i\) out-port, \(\text{out}(a_i)\), are similarly determined:

- \(\text{in}(a_i) = \frac{T_{n_i}}{\text{gcd}(n_{i-1}, n_i)}\).
- \(\text{out}(a_i) = \frac{T_{n_i}}{\text{gcd}(n_{i+1}, n_i)}\).

Input and output blocks are also used to transfer signals between levels of an hierarchical Simulink model. Input and output blocks respectively correspond to source interface \(srcI\) and sink interface \(snkI\) in the IBSDF graph. To translate rates available in these interfaces and ensure deadlock freeness and consistency between levels, we based on theorems detailed and proved in the following section.

Lines transferring signals in Simulink model are converted into FiFo channels connecting actors in the IBSDF graph. Each resulting FiFo is characterized with an initial amount of tokens obtained depending on the communication type:

- Direct communication: \(d(a_i, a_{i+1}) = \text{out}(a_i) - 1\).
- Delayed communication: \(d(a_i, a_{i+1}) = \text{in}(a_{i+1}) + \text{out}(a_i) - 1\).
- Hybrid communication: \(d(a_i, a_{i+1}) = \text{out}(a_i)\).

3.3.2 Hierarchical subsystems translation

We consider \(S_1\) a composed subsystem with sample time \(T_{S_1}\) containing a set of atomic blocks \(B_1, B_2, \cdots, B_n\). A sample time \(T_{B_i}\) is associated to each block \(B_i\). Two subsystems \(S_2\) and \(S_3\) are connected to \(S_1\) with sample times \(T_{S_2}\) and \(T_{S_3}\). The block \(B_1\) is the sub-consumer block and \(B_n\) is the sub-producer block as depicted in figure 5. We note that virtual subsystems are not taken into account during the translation process; they are only used to group blocks.

We pose:

\[g(S_1, B_1)\] the greatest common divisor of \(T_{S_1}\) and \(T_{B_1}\).
\(g(S_i, B_a)\) the greatest common divisor of \(T_{S_i}\) and \(T_{B_a}\).
\(g(S_i, S_j)\) the greatest common divisor of \(T_{S_i}\) and \(T_{S_j}\).
\(g(S_i, S_j)\) the greatest common divisor of \(T_{S_i}\) and \(T_{S_j}\).

Modeling levels direct communication

To model levels direct communication, we have to model source/sub-consumer actor communication and sink/sub-producer actor communication.

Source interface/sub-consumer actor direct communication: a direct communication between the source interface and the consumer sub-block is defined through the following hierarchical dependency conditions:

- \([w \cdot \#v + v]\) fires at the same time or after the beginning time of \([w]\).
- \([w \cdot \#v + v - 1]\) fires strictly before the beginning time of \([w]\).
- \([w \cdot \#v + v]\) fires strictly before the beginning time of \([w + 1]\).

Based on these conditions we deduce Lemma 4.

**Lemma 3.4** Let \(S_i\) be a composed subsystem with sample period \(T_{S_i}\) containing a set of atomic blocks \(B_1, B_2, ..., B_n\) firing in direct communication mode. \(B_1\) represents the sub-consumer atomic block with sample period \(T_{B_1}\). A hierarchical dependency exists between the \(w\)th execution of \(S_i\) and \(v\)th execution of \(B_1\) if:

\[T_{S_i} = b \cdot T_{B_1}.\]

Where \(b\) is a coefficient superior or equal to \(1\).

**Proof:** Hierarchical dependency conditions are translated into the following in-equations:

\[T_{S_i} \cdot (w - 1) \leq T_{B_1} \cdot (w \cdot \#v + v - 1).\]  \(11\)
\[T_{S_i} \cdot (w - 1) > T_{B_1} \cdot (w \cdot \#v + v - 2).\]  \(12\)
\[T_{S_i} \cdot w > T_{B_1} \cdot (w \cdot \#v + v - 1).\]  \(13\)

When we added inequality (12) and inequality (13) we obtain:

\[2T_{S_i} \cdot w - T_{S_i} > 2T_{B_1} \cdot (w \cdot \#v + v) - T_{B_1}.\]

We multiply inequality (11) by \(-1\) and add it with the result inequality. We obtain:

\[T_{S_i} > T_{B_1} \cdot \frac{w \cdot \#v + v - 2}{w}.\]

Since \(\frac{w \cdot \#v + v - 2}{w} > 1\), it exists a coefficient \(b \geq 1\) such that:

\[T_{S_i} = b \cdot T_{B_1}.\]

To ensure deadlock freeness between the hierarchical actor and the sub-consumer actor in direct communication case, we refer to Theorem 1.

**Theorem 3.5** To ensure deadlock freeness between an hierarchical actor and its sub-consumer actor, IBSDF introduces the source interface concept such that:

\[srf_{data} = \left\{ \begin{array}{ll} \frac{v}{\alpha} \cdot in(a_1) & \text{if } srf_{data} \leq v \cdot in(a_1) \\ \\ \frac{x}{\alpha} \cdot in(a_1) & \text{otherwise.} \end{array} \right.\]

where \(srf_{data} = \frac{T_{S_i}}{g(S_i, S_2)} \cdot in(a_1) = \frac{T_{S_i}^v}{g(S_i, S_2)} \cdot \frac{T_{S_i}^v}{T_{S_i}} \cdot v \geq 1\) and \(\alpha = \frac{g(S_i, S_2)}{g(S_i, S_1)}\).

\[T_{S_i} \cdot \alpha \cdot in(a_1) \leq x \cdot \frac{T_{S_i}^v}{g(S_i, S_2)} \cdot \frac{T_{S_i}^v}{T_{S_i}} \cdot v < 1.\]

**Proof:** We multiply equality (10) of Lemma 4 by \(\frac{g(S_i, S_2)}{g(S_i, S_1)} \cdot \frac{T_{S_i}^v}{T_{S_i}} \cdot v\). We obtain:

\[\frac{T_{S_i}^v}{g(S_i, S_2)} \cdot \frac{T_{S_i}^v}{T_{S_i}} \cdot v.\]

Equation (1) of Lemma 1 is obtained by replacing, in the resulting equation, \(\frac{T_{S_i}^v}{g(S_i, S_2)} \cdot \frac{T_{S_i}^v}{T_{S_i}} \cdot v\) by \(in(a_1)\), \(x\) and \(\alpha\) by \(\frac{g(S_i, S_2)}{g(S_i, S_1)} \cdot \frac{T_{S_i}^v}{T_{S_i}} \cdot v\). Where \(x\) and \(\alpha\) represent duplication numbers of the rate of tokens available in the source interface within two different cases. Hence, the source interface \(srf\) and the sub-consumer actor \(a_1\) obey the deadlock freeness and consistency condition already proved in Lemma 1.

Based on the precedence constraints between two levels we determine the initial token amount in the FiFo connecting the hierarchical actor and the sub-consumer actor.

**Theorem 3.6** In the direct communication case, the initial amount of tokens \(d(Ha, a_1)\) of FiFo connecting the hierarchical actor and the sub-consumer actor is given by \(in(a_1) - 1\).

**Proof:** Inequality (11) is equivalent to:

\[T_{S_i} \cdot w - T_{B_1} \cdot (w \cdot \#v + v) \leq T_{S_i} - T_{B_1}.\]

Inequality (12) is equivalent to:

\[T_{S_i} \cdot w - T_{B_1} \cdot (w \cdot \#v + v) > T_{S_i} - 2T_{B_1}.\]

Inequality (13) is equivalent to:

\[T_{S_i} \cdot w - T_{B_1} \cdot (w \cdot \#v + v) > -T_{B_1}.\]

We combine the three inequalities, add \(T_{B_1}\) and subtract \(g(S_i, B_1)\) from the middle, which results in:

\[T_{S_i} \geq T_{S_i} \cdot w - T_{B_1} \cdot (w \cdot \#v + v) + T_{B_1} - g(S_i, B_1) > max(T_{S_i} - T_{B_1}, 0).\]

We pose \(Y = g(S_i, B_1) \cdot g(S_i, S_2)\). When dividing (14) by \(Y\), we obtain:

\[\frac{T_{S_i}}{Y} \geq \frac{T_{S_i}}{Y} \cdot w - \frac{T_{B_1}}{Y} \cdot (w \cdot \#v + v) + \frac{T_{B_1}}{Y} - \frac{1}{g(S_i, S_2)} > max\left(\frac{T_{S_i}}{Y} - \frac{T_{B_1}}{Y}, 0\right).\]

We multiply the resulting equation by \(g(S_i, S_2)\) we obtain:

\[Z \cdot srf_{data} \geq Z \cdot srf_{data} \cdot w - in(a_1) \cdot (w \cdot \#v + v) + in(a_1) - 1 > max(Z \cdot srf_{data} - in(a_1), 0).\]

Where:

- \(srf_{data}\) and \(in(a_1)\) are deduced from Theorem 1.
- \(Z = \frac{g(S_i, S_2)}{g(S_i, S_1)}\).

Since \(Z \cdot srf\) and \(srf\) are both strictly superior than 0, then, even if we replace \(Z \cdot srf_{data}\) by \(srf_{data}\) this inequality remains true. Hence, referring to inequality (8) we obtain a precedence relation between an hierarchical actor and its sub-consumer actor when replacing \(in(a_1) - 1\) by \(d(Ha, a_1)\).
Sink interface/sub-producer actor direct communication: a direct communication between the sub-producer actor and the sink interface is defined through the following hierarchical dependency conditions:

- \([w]\) fires at the same time or after the beginning time of \([w \cdot \#u + u]\).
- \([w - 1]\) fires strictly before the beginning time of \([w \cdot \#u + u]\).
- \([w]\) fires strictly before the beginning time of \([w \cdot \#u + u + 1]\).

Based on these conditions we deduce the Lemma 5.

**Lemma 3.7** Let \(S_1\) be a composed subsystem with sample period \(T_{S_1}\) containing a set of atomic blocks \(B_1, B_2, \ldots, B_n\) firing in direct communication mode. \(B_n\) represents the sub-producer atomic block with sample period \(T_{B_n}\). A hierarchical dependency exists between the \(w\)th execution of \(S_1\) and \(u\)th execution of \(B_n\) if:

\[
T_{S_1} = c \cdot T_{B_n}. \tag{15}
\]

Where \(c\) is in \([0, 1]\)

**Proof:** Hierarchical dependency conditions are translated into the following in-equations:

\[
T_{B_n} \cdot (w \cdot \#u + u - 1) \leq T_{S_1} \cdot (w - 1). \tag{16}
\]

\[
T_{B_n} \cdot (w \cdot \#u + u + 1) > T_{S_1} \cdot (w - 2). \tag{17}
\]

\[
T_{B_n} \cdot (w \cdot \#u + u + 1) > T_{S_1} \cdot (w - 1). \tag{18}
\]

When combining inequalities (16), (17) and (18) we obtain:

\[
\min(\frac{w - 1}{w \cdot \#u + u - 1}, \frac{w - 2}{w \cdot \#u + u}) \cdot T_{S_1} < T_{B_n} \leq \frac{w - 1}{w \cdot \#u + u - 1} \cdot T_{S_1}.
\]

Since \(0 \leq w - 1 < w \cdot \#u + u - 1\), it exists a coefficient \(c\) in \([0, 1]\) such that:

\[
T_{S_1} = c \cdot T_{B_n}.
\]

To ensure deadlock freeness between the hierarchical actor and the sub-producer actor in direct communication case, we refer to Theorem 3.

**Theorem 3.8** To ensure deadlock freeness between an hierarchical actor and its sub-producer actor, IBSDF introduces the sink interface concept such that:

\[
\text{sink}^\text{data}_I = \begin{cases} \frac{\#\text{out}(a_n)}{\gamma} & \text{if } \text{sink}^\text{data}_I \leq \#\text{out}(a_n) \\ \frac{\#\text{out}(a_n)}{\beta} & \text{otherwise}. \end{cases}
\]

where \(\text{sink}^\text{data}_I = \frac{T_{B_n}}{\gamma g(S_1, B_n)} \cdot T_{S_1} \geq 1\) and \(\beta = \frac{g(S_1, a_n)}{g(S_1, B_n)} \cdot \frac{T_{B_n}}{T_{S_1}} v < 1\).

**Proof:** We multiply equality (15) of Lemma 5 by \(\frac{g(S_1, a_n)}{g(S_1, B_n)} \cdot \frac{T_{S_1}}{T_{B_n}}\).

We obtain:

\[
\frac{v}{g(S_1, B_n)} T_{S_1} = \frac{v}{g(S_1, S_3)} T_{B_n} = \frac{T_{B_n}}{T_{S_1} g(S_1, B_n)}.
\]

Equality (2) of Lemma 1 is obtained by replacing, in the resulting equation, \(\frac{T_{S_1}}{T_{B_n}}\) by \(t_{\text{sink}^\text{data}}^\text{data}, \gamma, \beta\) by \(\frac{g(S_1, a_n)}{g(S_1, B_n)} \cdot \frac{T_{B_n}}{T_{S_1}} v, \gamma\) and \(\beta\) represent duplication numbers of the rate tokens available in the sink interface within two different cases. Hence, the sink interface \(\text{sink}^\text{data}\) and the sub-producer actor \(a_n\) obey the deadlock freeness and consistency condition already proved in Lemma 1. Based on the precedence constraints between two levels we determine the initial token amount in the FiFo connecting the hierarchical actor and the sub-producer actor.

**Theorem 3.9** In the direct communication case, the initial amount of tokens \(d(a_n, Ha)\) of FiFo connecting the hierarchical actor and the sub-producer actor is given by \(\text{sink}^\text{data}_I - 1\).

**Proof:** Inequality (16) is equivalent to:

\[
T_{B_n} \cdot (w \cdot \#u + u) - T_{S_1} \cdot w \leq T_{B_n} - T_{S_1}.
\]

Inequality (17) is equivalent to:

\[
T_{B_n} \cdot (w \cdot \#u + u) - T_{S_1} \cdot w > T_{B_n} - 2T_{S_1}.
\]

Inequality (18) is equivalent to:

\[
T_{B_n} \cdot (w \cdot \#u + u) - T_{S_1} \cdot w > -T_{S_1}.
\]

We combine the three inequalities, add \(T_{S_1}\) and we subtract \(g(S_1, S_3)\) from the middle. This yields to:

\[
T_{B_n} \geq T_{B_n} \cdot (w \cdot \#u + u) - T_{S_1} \cdot w + T_{S_1} - g(S_1, S_3) > \max(T_{B_n} - T_{S_1}, 0).
\]

We pose \(Y' = g(S_1, B_n) \cdot g(S_1, S_3)\). When dividing (19) by \(Y'\), we obtain:

\[
\frac{T_{B_n}}{Y'} \geq \frac{T_{B_n} (w \cdot \#u + u) - T_{S_1}}{Y'} - \frac{T_{S_1}}{Y'} - \frac{1}{g(S_1, B_n)} > \max(T_{B_n} - T_{S_1}, 0).
\]

The multiplication of the obtained equation by \(g(S_1, B_n)\) yields to:

\[
Z' \cdot \text{out}(a_n) \geq Z' \cdot \text{out}(a_n) \cdot (w \cdot \#u + u) - \text{sink}^\text{data}_I \cdot w + \text{sink}^\text{data}_I - 1 > \max(Z' \cdot \text{sink}^\text{data}_I - \text{out}(a_n), 0).
\]

Where:

- \(\text{sink}^\text{data}_I\) and \(\text{out}(a_n)\) are deduced from Theorem 3.
- \(Z' = \frac{g(S_1, a_n)}{g(S_1, S_3)}\).

Since \(Z' \cdot \text{out}(a_n)\) and \(\text{out}(a_n)\) are both strictly superior than 0, then, even if we replace \(Z' \cdot \text{out}(a_n)\) by \(\text{out}(a_n)\),
this inequality remains true. Hence, referring to inequality (9), we obtain a precedence relation between an hierarchical actor and its sub-consumer actor when replacing \( snkI_{\text{data}} - 1 \) by \( d(a_n, Ha) \).

To transform a composed Simulink subsystem \( S_1 \), with direct communication between levels, into a deadlock free and consistent hierarchical actor, we rely on the two following Corollary 1 and Corollary 2.

**Corollary 3.9.1** To model direct communication between two levels of the hierarchy and ensure deadlock freeness and consistency, IBSDF introduces the source and sink interfaces concept such that:

\[
srcI_{\text{data}} = \begin{cases} \frac{1}{\alpha} \cdot \text{in}(a_1) & \text{if } srcI_{\text{data}} \leq v \cdot \text{in}(a_1), \\ \frac{1}{\alpha} \cdot \text{out}(a_n) & \text{otherwise.} \end{cases}
\]

where \( srcI_{\text{data}} = \frac{T_{S_1}}{\text{gcd}(T_{S_1}, T_{S_2})} \cdot \text{in}(a_1) = \frac{T_{S_1}}{\text{gcd}(T_{S_1}, T_{S_2})} \cdot v \cdot \text{in}(a_1) ; \\
x = \frac{g(s_1, s_2)}{g(s_1, a_2)} \cdot T_{S_1} \cdot v \geq 1 \text{ and } \alpha = \frac{s_1, s_2}{g(s_1, a_2)} \cdot T_{S_1} \cdot v < 1.
\]

\[
sinkI_{\text{data}} = \begin{cases} \frac{1}{\gamma} \cdot \text{out}(a_n) & \text{if } sinkI_{\text{data}} \leq u \cdot \text{out}(a_n), \\ \frac{1}{\gamma} \cdot \text{out}(a_n) & \text{otherwise.} \end{cases}
\]

where \( snkI_{\text{data}} = \frac{T_{S_1}}{\text{gcd}(T_{S_1}, T_{S_2})} \cdot \text{out}(a_n) = \frac{T_{S_1}}{\text{gcd}(T_{S_1}, T_{S_2})} \cdot v \cdot \text{out}(a_n) ; \\
\gamma = \frac{s_1, s_2}{g(s_1, a_2)} \cdot T_{S_1} \cdot v \geq 1 \text{ and } \beta = \frac{s_1, s_2}{g(s_1, a_2)} \cdot T_{S_1} \cdot v < 1.
\]

**Corollary 3.9.2** In the direct communication case, the initial amount of tokens \( d(Ha, a_1) \) of FiFo connecting the hierarchical actor and the sub-consumer actor is given by \( \text{in}(a_1) - 1 \) and the initial amount of tokens \( d(a_n, Ha) \) of FiFo connecting the hierarchical actor and the sub-producer actor is given by \( snkI_{\text{data}} - 1 \).

To illustrate Simulink to IBSDF transformation in the direct communication case, we consider a multi-rate Simulink system \( S \) shown in figure 6 containing five blocks \( S_1, S_2, S_3, B_1 \) and \( B_2 \). \( S_1 \), \( S_2 \) and \( S_3 \) are the blocks of the top level with sample times \( T_{S_1} = 100ms \), \( T_{S_2} = 50ms \) and \( T_{S_3} = 80ms \), respectively. \( S_1 \) is composed subsystem containing two atomic blocks \( B_1 \) and \( B_2 \) with sample times \( T_{B_1} = 20ms \) and \( T_{B_2} = 30ms \), respectively. (\( S_2 \) and \( S_3 \) can be atomic or composed blocks, in this example \( S_2 \) and \( S_3 \) are composed subsystems but we only focus on \( S_1 \) transformation to illustrate our results.)

Subsystems \( S_1, S_2 \) and \( S_3 \) are transformed into hierarchical actors \( Ha_1, Ha_2 \) and \( Ha_3 \), respectively. Atomic blocks \( B_1 \) and \( B_2 \) are transformed into atomic actors \( a_1 \) and \( a_2 \), respectively. Communications between \( S_1 \) and \( S_2 \), Communications between \( S_1 \) and \( S_3 \), Communications between \( B_1 \) and \( B_2 \) are obtained according to the rule of modeling one-level direct communication mentioned in section 3.3.1. We obtain as results:

- \( in(Ha_1) = srcI_{\text{data}} = \frac{T_{S_1}}{g(s_1, s_2)} = \frac{100}{\text{gcd}(100,50)} = 2 \).
- \( out(Ha_1) = snkI_{\text{data}} = \frac{T_{S_1}}{g(s_1, s_2)} = \frac{100}{\text{gcd}(100,50)} = 5 \).
- \( out(a_1) = \frac{T_{B_1}}{s_1, s_2} = \frac{20}{\text{gcd}(20,30)} = 2 \).
- \( in(a_2) = \frac{T_{B_2}}{s_1, s_2} = \frac{30}{\text{gcd}(20,30)} = 3 \).
- \( d(a_1, a_2) = out(a_1) - 1 = 2 \).

Communication between \( S_1 \) and \( B_1 \) and Communications between \( S_1 \) and \( B_2 \) are both direct multi-levels communications. To model these communications and ensure deadlock freeness and consistency during the transformation process, we apply Corollary 1. Note that the execution repetition numbers \( v \) and \( u \) are obtained basing on the “Compute Repetition Algorithm”:

- \( in(a_1) = \frac{T_{B_1}}{g(s_1, a_2)} = \frac{20}{\text{gcd}(20,100)} = 1 \).
- Since \( v = 3, srcI_{\text{data}} \leq v \cdot in(a_1) \) then \( x \) is equal to \( \frac{g(s_1, a_2)}{g(s_1, a_2)} \cdot T_{B_1} \cdot v = 2 \cdot 3 = 6 \).
- Since \( u = 2, snkI_{\text{data}} = 2 \leq u \cdot out(a_2) = 2 \times 3 \) then \( \gamma = \frac{g(s_1, a_2)}{g(s_1, a_2)} \cdot T_{B_2} \cdot u = 2 \cdot \frac{30}{10} \cdot 2 = \frac{6}{5} \geq 1 \).

Delays between levels are obtained according to Corollary 2:

- \( d(Ha_1, a_1) = in(a_1) - 1 = 0 \).
- \( d(Ha_1, a_2) = snkI_{\text{data}} - 1 = 1 \).

Figure 7 illustrates the resulting IBSDF graph.

**Modeling levels delayed communication**

To model levels delayed communication, we have to model source/sub-consumer actor delayed communication and sink/sub-producer actor delayed communication.

**Source/sub-consumer actor delayed communication:** a delayed communication between the source interface and the sub-consumer actor is defined through the following hierarchical dependency conditions:

- \( [w \cdot \#v + v] \) fires at the same time or after the end time of \([w]\).
- \( [w \cdot \#v + v - 1] \) fires strictly before the end time of \([w]\).
- \( [w \cdot \#v + v] \) fires strictly before the end time of \([w+1]\).

Based on these conditions we deduce the Lemma 6.
Lemma 3.10 Let \( S_1 \) be a composed subsystem with sample period \( T_{B_1} \) containing a set of atomic blocks \( B_1, B_2, \ldots, B_n \) firing in delayed communication mode. \( B_1 \) represents the sub-consumer atomic block with sample period \( T_{B_1} \). A hierarchical dependency exists between the \( w \)th execution of \( S_1 \) and \( v \)th execution of \( B_1 \) if:

\[
T_{S_1} = b \cdot T_{B_1}.
\]

Where \( b \) is a coefficient superior or equal to 1.

Proof: Hierarchical dependency conditions are translated into the following in-equations:

\[
T_{S_1} \cdot w \leq T_{B_1} \cdot (w \cdot \#v + v - 1).
\]

\[
T_{S_1} \cdot w > T_{B_1} \cdot (w \cdot \#v + v - 2).
\]

\[
T_{S_1} \cdot (w + 1) > T_{B_1} \cdot (w \cdot \#v + v - 1).
\]

Combining the three inequalities (21), (22) and (23) we obtain:

\[
\min\left(\frac{w \cdot \#v + v - 2}{w}, \frac{w \cdot \#v + v - 1}{w + 1}\right) \cdot T_{B_1} < T_{S_1}.
\]

Since \( w \cdot \#v + v - 1 \geq w \), it exists a coefficient \( b \geq 1 \) such that:

\[
T_{S_1} = b \cdot T_{B_1}.
\]

To ensure deadlock freeness between the hierarchical actor and the sub-consumer actor in direct communication case, we refer to Theorem 5.

Theorem 3.11 To ensure deadlock freeness between an hierarchical actor and its sub-consumer actor, IBSDF MoC introduces the source interface concept such that:

\[
srcI_{data} = \frac{\sum in(a_1)}{2} \quad \text{if} \quad srcI_{data} \leq v \cdot in(a_1).
\]

\[
srcI_{data} = \frac{\sum in(a_1)}{2} \quad \text{otherwise}.
\]

where \( srcI_{data} = \frac{T_{S_1}}{2} \cdot g_{S_1}; \alpha = x = \frac{g_{S_1, S_2}}{g_{S_1, S_1}} \cdot \frac{T_{S_1}}{T_{S_1}} \cdot v \geq 1 \).

Proof: We multiply equality (20) of Lemma 6 by \( \frac{g_{S_1, S_1}}{g_{S_1, S_2}} \). We obtain:

\[
\frac{v}{g_{S_1, S_1}} \cdot T_{S_1} = \frac{v}{g_{S_1, S_2}} \cdot T_{B_1} \cdot \frac{T_{S_1}}{T_{B_1}}.
\]

Equality (1) of Lemma 1 is obtained by replacing, in the resulting equation, \( \frac{T_{S_1}}{g_{S_1, S_2}} \) by \( srcI_{data} \cdot T_{B_1} \) by \( srcI_{data} \), and \( g_{S_1, S_1} \) by \( g_{S_1, S_1} \cdot \cdot v \). Where \( x \) and \( \alpha \) represent the number of tokens available in the source interface within two different cases. Hence, the source interface \( srcI \) and the sub-consumer actor \( a_1 \) obey the deadlock freeness and consistency condition already proved in Lemma 1.

Based on the precedence constraints between two levels we determine the initial token amount in the FiFo connecting the hierarchical actor and the sub-consumer actor.

Theorem 3.12 In the delayed communication case, the initial amount of tokens \( d(H_a, a_1) \) of FiFo connecting the hierarchical actor and the sub-consumer actor is given by \( in(a_1) + srcI_{data} - 1 \).

Proof: Inequality (21) is equivalent to:

\[
T_{S_1} \cdot w - T_{B_1} \cdot (w \cdot \#v + v) \leq -T_{B_1}.
\]

Inequality (22) is equivalent to:

\[
T_{S_1} \cdot w - T_{B_1} \cdot (w \cdot \#v + v) > -2T_{B_1}.
\]

Inequality (23) is equivalent to:

\[
T_{S_1} \cdot w - T_{B_1} \cdot (w \cdot \#v + v) > -T_{S_1} \cdot w - T_{B_1}.
\]

We combine the three inequalities, add \( T_{B_1} + T_{S_1} \) and subtract \( g_{S_1, B_1} \) from the middle, which results in:

\[
T_{S_1} \geq T_{S_1} \cdot w - T_{B_1} \cdot (w \cdot \#v + v) + T_{S_1} + T_{B_1} - g_{S_1, B_1} > max(T_{S_1} - T_{B_1}, 0).
\]

We pose \( Y = g_{S_1, B_1} \). When dividing (24) by \( Y \), we obtain:

\[
\frac{T_{S_1}}{Y} \geq \frac{T_{S_1}}{Y} \cdot \frac{w}{T_{B_1}} \cdot (w \cdot \#v + v) + \frac{T_{B_1}}{Y} + \frac{T_{S_1}}{Y} - \frac{1}{Y} g_{S_1, B_1} > max(\frac{T_{S_1}}{Y} - \frac{T_{B_1}}{Y}, 0).
\]

We multiply the resulting equation by \( g_{S_1, S_2} \) we obtain:

\[
Z \cdot srcI_{data} \geq Z \cdot srcI_{data} \cdot w - in(a_1) \cdot (w \cdot \#v + v) + in(a_1) + Z \cdot srcI_{data} - 1 > max(Z \cdot srcI_{data} - in(a_1), 0).
\]

Where:

- \( \cdot srcI_{data} \) and \( in(a_1) \) are deduced from Theorem 5.
- \( Z = \frac{g_{S_1, S_2}}{g_{S_1, S_1}} \).

Since \( Z \cdot srcI_{data} \) and \( srcI_{data} \) are both strictly superior than 0. Then, even if we replace \( Z \cdot srcI_{data} \) by \( srcI_{data} \) this inequality remains true. Hence, referring to inequality (8) , we obtain a precedence relation between an hierarchical actor and its sub-consumer actor when replacing \( in(a_1) + srcI_{data} - 1 \) by \( d(H_a, a_1) \).

Sink interface/sub-producer actor delayed communication: a delayed communication between the sub-producer actor and the sink interface is defined through the following hierarchical dependency conditions:

- \([w] \) fires at the same time or after the end time of \([w \cdot \#u + u]\).
- \([w - 1] \) fires strictly before the end time of \([w \cdot \#u + u]\).
- \([w] \) fires strictly before the end time of \([w \cdot \#u + u + 1]\).

Based on these conditions we deduce the Lemma 7.

Lemma 3.13 Let \( S_1 \) be a composed subsystem with sample period \( T_{S_1} \) containing a set of atomic blocks \( B_1, B_2, \ldots, B_n \) firing in delayed communication mode. \( B_n \) represents the sub-producer atomic block with sample period \( T_{B_n} \). A hierarchical dependency exists between the \( w \)th execution of \( S_1 \) and \( v \)th execution of \( B_1 \) if:

\[
T_{S_1} = c \cdot T_{B_n}.
\]

Where \( c \) is in [0,1]
Theorem 3.14 To ensure deadlock freeness between an hierarchical actor and its sub-producer actor, IBSDF introduces the sink interface concept such that:

\[
\text{sink}_{\text{data}} = \begin{cases} 
\frac{w}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n) & \text{if } \text{sink}_{\text{data}} \leq w \cdot \mathit{out}(a_n) \\
\frac{w}{g(\mathit{src}_I, \mathit{snk}_I)} & \text{otherwise.}
\end{cases}
\]

where \( g(\mathit{src}_I, \mathit{snk}_I) = \frac{T_{S_1}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n) = \frac{T_{B_n}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n) \).

\[
\mathit{sink}_{\text{data}} = \frac{\mathit{out}(a_n) \cdot T_{S_1}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \frac{T_{B_n}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n).
\]

Equality (2) of Lemma 1 is obtained by replacing, in the resulting equation, \( g(\mathit{src}_I, \mathit{snk}_I) \) by \( \frac{\mathit{sink}_{\text{data}}}{\mathit{out}(a_n)} \) and \( T_{B_n} \) by \( \frac{\mathit{out}(a_n)}{\mathit{sink}_{\text{data}}} \). Where \( \gamma \) and \( \beta \) represent duplication numbers of the rate of tokens available in the sink interface within two different cases. Hence, the sink interface \( \mathit{sink}_{\text{data}} \) and the sub-producer actor \( a_n \) obey the deadlock freeness and consistency condition already proved in Lemma 1. Based on the precedence constraints between two levels we determine the initial token amount in the FiFo connecting the hierarchical actor and the sub-producer actor.

Theorem 3.15 In the delayed communication case, the initial amount of tokens \( d(a_n, H_a) \) of FiFo connecting the hierarchical actor and the sub-producer actor is given by \( \mathit{sink}_{\text{data}} + \mathit{out}(a_n) - 1 \).

\[
\mathit{sink}_{\text{data}} = \begin{cases} 
\frac{w}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{in}(a_1) & \text{if } \mathit{sink}_{\text{data}} \leq v \cdot \mathit{in}(a_1) \\
\frac{w}{g(\mathit{src}_I, \mathit{snk}_I)} & \text{otherwise.}
\end{cases}
\]

where \( \mathit{sink}_{\text{data}} = \frac{T_{S_1}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{in}(a_1) = \frac{T_{B_n}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{in}(a_1) \).

\[
x = \frac{g(\mathit{src}_I, \mathit{snk}_I)}{T_{S_1}} \cdot \mathit{out}(a_n) \geq 1 \text{ and } \alpha = \frac{g(\mathit{src}_I, \mathit{snk}_I)}{T_{S_1}} \cdot \mathit{out}(a_n) \leq \frac{T_{B_n}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n).
\]

\[
\mathit{sink}_{\text{data}} = \begin{cases} 
\frac{\mathit{out}(a_n)}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{in}(a_1) & \text{if } \mathit{sink}_{\text{data}} \leq v \cdot \mathit{in}(a_1) \\
\frac{\mathit{out}(a_n)}{g(\mathit{src}_I, \mathit{snk}_I)} & \text{otherwise.}
\end{cases}
\]

where \( \mathit{sink}_{\text{data}} = \frac{T_{S_1}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n) = \frac{T_{B_n}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n) \).

Corollary 3.15.1 To model delayed communication between two levels of the hierarchy and ensure deadlock freeness and consistency, IBSDF MoC introduces the source and sink interfaces concept such that:

\[
\mathit{sink}_{\text{data}} = \begin{cases} 
\frac{w}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{in}(a_1) & \text{if } \mathit{sink}_{\text{data}} \leq v \cdot \mathit{in}(a_1) \\
\frac{w}{g(\mathit{src}_I, \mathit{snk}_I)} & \text{otherwise.}
\end{cases}
\]

where \( \mathit{sink}_{\text{data}} = \frac{T_{S_1}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{in}(a_1) = \frac{T_{B_n}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{in}(a_1) \).

\[
x = \frac{g(\mathit{src}_I, \mathit{snk}_I)}{T_{S_1}} \cdot \mathit{out}(a_n) \geq 1 \text{ and } \alpha = \frac{g(\mathit{src}_I, \mathit{snk}_I)}{T_{S_1}} \cdot \mathit{out}(a_n) \leq \frac{T_{B_n}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n).
\]

\[
\mathit{sink}_{\text{data}} = \begin{cases} 
\frac{\mathit{out}(a_n)}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{in}(a_1) & \text{if } \mathit{sink}_{\text{data}} \leq v \cdot \mathit{in}(a_1) \\
\frac{\mathit{out}(a_n)}{g(\mathit{src}_I, \mathit{snk}_I)} & \text{otherwise.}
\end{cases}
\]

where \( \mathit{sink}_{\text{data}} = \frac{T_{S_1}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n) = \frac{T_{B_n}}{g(\mathit{src}_I, \mathit{snk}_I)} \cdot \mathit{out}(a_n) \).

Corollary 3.15.2 In the delayed communication case, the initial amount of tokens \( d(H_a, a_1) \) of FiFo connecting the hierarchical actor and the sub-producer actor is given by \( \mathit{in}(a_1) + \mathit{sink}_{\text{data}} + 1 \) and the initial amount of tokens \( d(a_n, H_a) \) of FiFo connecting the hierarchical actor and the sub-producer actor is given by \( \mathit{sink}_{\text{data}} + \mathit{out}(a_n) - 1 \).
To illustrate Simulink to IBSDF transformation in the delayed communication case, we consider a multi-rate Simulink system $S$ shown in figure 8 containing five blocks $S_1$, $S_2$, $S_3$, $B_1$ and $B_2$. $S_1$, $S_2$ and $S_3$ are the blocks of the top level with sample times $T_{S_1} = 80ms$, $T_{S_2} = 100ms$ and $T_{S_3} = 100ms$, respectively. $S_1$ is composed subsystem containing two atomic blocks $B_1$ and $B_2$ with sample times $T_{B_1} = 60ms$ and $T_{B_2} = 20ms$, respectively. ($S_2$ and $S_3$ can be atomic or composed blocks, in this example $S_2$ and $S_3$ are composed subsystems but we only focus on $S_1$ transformation to illustrate our results.)

Subsystems $S_1$, $S_2$ and $S_3$ are transformed into hierarchical actors $H_{a1}$, $H_{a2}$ and $H_{a3}$, respectively. Atomic blocks $B_1$ and $B_2$ are transformed into atomic actors $a_1$ and $a_2$, respectively. Communication between $S_1$ and $S_2$, Communication between $S_1$ and $S_3$, Communications between $B_1$ and $B_2$ are obtained according to the rule of modeling one-level delayed communication mentioned in section 3.3.1. We obtain as results:

- $in(H_{a1}) = srcI_{data} = \frac{T_{S_1}}{g_d(100,80)} = 4$.  
- $out(H_{a1}) = snkI_{data} = \frac{T_{S_1}}{g_d(100,80)} = 4$.  
- $out(a_1) = \frac{T_{B_1}}{g_d(60,20)} = 3$.  
- $in(a_2) = \frac{T_{B_2}}{g_d(20,20)} = 1$.  
- $d(a_1,a_2) = out(a_1) - 1 = 0$.  

Communication between $S_1$ and $B_1$ and Communication between $S_1$ and $B_2$ are both delayed multi-levels communication. To model these communications and ensure deadlock freeness and consistency during the transformation process, we apply Corollary 3. Note that the execution repetition numbers $v$ and $u$ are obtained based on the “Compute Repetition Algorithm”:

- $in(a_1) = \frac{T_{B_1}}{g_d(60,100)} = 3$. Since $v = 1$, $srcI_{data} = 4 \geq v . in(a_1) = 3$ then $\alpha$ is equal to $\frac{g_d(100,80)}{g_d(60,100)} = 3$.  
- $out(a_2) = \frac{T_{B_2}}{g_d(20,20)} = 1$. Since $u = 3$, $snkI_{data} = 4 \geq u . out(a_2) = 3 + 1$ then $\beta$ is equal to $\frac{g_d(20,20)}{g_d(20,20)} = 3$.  

Delays between levels are obtained according to Corollary 4:

- $d(H_{a1},a_1) = in(a_1) + srcI_{data} - 1 = 6$.  
- $d(H_{a1},a_2) = out(a_2) + snkI_{data} - 1 = 4$.  

Figure 9 illustrates the resulting IBSDF graph.

![Figure 8. Multi-rate Simulink system in delayed communication case.](image)

![Figure 9. Resulting IBSDF in delayed communication case.](image)

**Modeling levels hybrid communication**

To model levels direct communication, we have to model source/sub-consumer actor communication and sink/sub-producer actor communication.

**Source/sub-consumer actor hybrid communication:** a hybrid communication between the source interface and the consumer sub-actor is defined through the following hierarchical dependency conditions:

- $[w \cdot \#v + v]$ fires strictly after the beginning time of $[w]$.  
- $[w \cdot \#v + v - 1]$ fires before or at the same beginning time of $[w]$.  
- $[w \cdot \#v + v]$ fires before or at the same beginning time of $[w+1]$.  

Based on these conditions we deduce the Lemma 8.

**Lemma 3.16** Let $S_i$ be a composed subsystem with sample period $T_{S_i}$ containing a set of atomic blocks $B_1, B_2, ..., B_n$ firing in hybrid communication mode. $B_1$ represents the sub-consumer atomic block with sample period $T_{B_1}$. A hierarchical dependency exists between the $w^{th}$ execution of $S_1$ and $v^{th}$ execution of $B_1$ if:

$$T_{S_i} = b \cdot T_{B_1}.$$  

Where $b$ is a coefficient superior or equal to 1.

**Proof:** Hierarchical dependency conditions are translated into the following in-equations:

$$T_{S_i} \cdot (w - 1) < T_{B_1} \cdot (w \cdot \#v + v - 1).$$  

$$T_{S_i} \cdot (w - 1) \geq T_{B_1} \cdot (w \cdot \#v + v - 2).$$  

$$T_{S_i} \cdot w \geq T_{B_1} \cdot (w \cdot \#v + v - 1).$$  

When we added inequality (32) and inequality (33) we obtain:

$$2T_{S_i} \cdot w - T_{S_i} \geq 2T_{B_1} \cdot (w \cdot \#v + v - 2).$$  

We multiply inequality (31) by -1 and added it with the resulted inequality. We obtain:

$$T_{S_i} > T_{B_1} \frac{w \cdot \#v + v - \frac{2}{w}}{w}.$$  

Since $\frac{w \cdot \#v + v - \frac{2}{w}}{w} > 1$, it exists a coefficient $b > 1$ such that:

$$T_{S_i} = b \cdot T_{B_1}.$$  

To ensure deadlock freeness between the hierarchical actor and the sub-consumer actor in direct communication case, we refer to Theorem 9.
Theorem 3.17 To ensure deadlock freeness between an hierarchical actor and its sub-consumer actor, IBSDF introduces the source interface concept such that:

\[
srcI_{\text{data}} = \begin{cases} \frac{v}{n}(a_1) & \text{if } srcI_{\text{data}} \leq v \cdot in(a_1), \\ 0 & \text{otherwise}. \end{cases}
\]

where \( srcI_{\text{data}} = T_a \frac{g(s_1,s_2)}{g(s_1,s_2)} \cdot in(a_1) = T_a \frac{g(s_1,s_2)}{g(s_1,s_1)} \cdot x = \frac{g(s_1,s_2)}{g(s_1,s_1)} \cdot \frac{T_a}{T_{s_1}} \cdot v \geq 1 \) and \( \alpha = \frac{g(s_1,s_2)}{g(s_1,s_1)} \cdot \frac{T_a}{T_{s_1}} < 1 \).

Proof: We multiply the resulting equation by \( \frac{v}{g(s_1,s_1)} \cdot g(s_1,s_2) \cdot g(s_1,s_1) \cdot \frac{T_a}{T_{s_1}} \cdot v \). Where \( x = g(s_1,s_2) \cdot g(s_1,s_1) \cdot \frac{T_a}{T_{s_1}} \cdot v \). Where \( x \) and \( \alpha \) represent duplication numbers of the rate of tokens available in the source interface within two different cases. Hence, the source interface \( srcI \) and the sub-consumer actor \( a_1 \) obey the deadlock freeness and consistency condition already proved in Lemma 1.

Based on the precedence constraints between two levels we determine the initial token amount in the FiFo connecting the hierarchical actor and the sub-consumer actor.

Theorem 3.18 In the hybrid communication case, the initial amount of tokens \( d(Ha,a_1) \) of FiFo connecting the hierarchical actor and the sub-consumer actor is given by \( in(a_1) \).

Proof: Inequality (31) is equivalent to:

\[
T_{s_1} \cdot w - T_{b_1} \cdot (w \cdot \#v + v) < T_{s_1} - T_{b_1}.
\]

Inequality (32) is equivalent to:

\[
T_{s_1} \cdot w - T_{b_1} \cdot (w \cdot \#v + v) \geq T_{s_1} - 2T_{b_1}.
\]

Inequality (33) is equivalent to:

\[
T_{s_1} \cdot w - T_{b_1} \cdot (w \cdot \#v + v) \geq -T_{b_1}.
\]

We combine the three inequalities and add \( T_{b_1} \), which results in the following quation:

\[
T_{s_1} > T_{s_1} \cdot w - T_{b_1} \cdot (w \cdot \#v + v) + T_{b_1} \geq \max(T_{s_1} - T_{b_1}, 0).
\]

We pose \( Y = g(s_1,b_1) \cdot g(s_1,s_1) \). When dividing (34) by \( Y \), we obtain:

\[
\frac{T_{s_1}}{Y} > \frac{T_{s_1}}{Y} \cdot w - \frac{T_{b_1}}{Y} \cdot (w \cdot \#v + v) + \frac{T_{b_1}}{Y} \geq \max(\frac{T_{s_1}}{Y} - \frac{T_{b_1}}{Y}, 0).
\]

We multiply the resulting equation by \( g(s_1,s_1) \) we obtain:

\[
Z \cdot srcI_{\text{data}} > Z \cdot srcI_{\text{data}} \cdot w - in(a_1) \cdot (w \cdot \#v + v) + in(a_1) \geq \max(Z \cdot srcI_{\text{data}} - in(a_1), 0).
\]

Where:

- \( srcI_{\text{data}} \) and \( in(a_1) \) are deduced from Theorem 9.
- \( Z = \frac{g(s_1,s_2)}{g(s_1,a_1)} \).

Since \( Z > 0 \), then, even if we replace \( Z \cdot srcI_{\text{data}} \) by \( srcI_{\text{data}} \) this inequality remains true. Hence, referring to inequality (8), we obtain a precedence relation between an hierarchical actor and its sub-consumer actor when replacing \( in(a_1) \) by \( d(Ha,a_1) \).

Sink interface/sub-producer actor hybrid communication: a hybrid communication between the sub-producer actor and the sink interface is defined through the following hierarchical dependency conditions:

- \([u] \) fires strictly after the beginning time of \([w \cdot \#u + u] \).
- \([w - 1] \) fires before or at the same beginning time of \([w \cdot \#u + u] \).
- \([u] \) fires before or at the same beginning time of \([w \cdot \#u + u + 1] \).

Based on these conditions we deduce the Lemma 9.

Lemma 3.19 Let \( S_{i} \) be a composed subsystem with sample period \( T_{s_{i}} \) containing a set of atomic blocks \( B_{1}, B_{2},..., B_{n} \) firing in hybrid communication mode. \( B_{n} \) represents the sub-producer atomic block with sample period \( T_{B_{n}} \). A hierarchical dependency exists between the \( w^{\text{th}} \) execution of \( S \) and \( u^{\text{th}} \) execution of \( B_{n} \):

\[
T_{s_{i}} = c \cdot T_{B_{n}}.
\]

Where \( c \) is in [0..1]

Proof: Hierarchical dependency conditions are translated into the following in-equations:

\[
T_{B_{n}} \cdot (w \cdot \#u + u - 1) < T_{s_{i}} \cdot (w - 1). \quad (36)
\]

\[
T_{B_{n}} \cdot (w \cdot \#u + u - 1) \geq T_{s_{i}} \cdot (w - 2). \quad (37)
\]

\[
T_{B_{n}} \cdot (w \cdot \#v + v) \geq T_{s_{i}} \cdot (w - 1). \quad (38)
\]

When combining inequalities (36), (37) and (38), we obtain:

\[
\min(\frac{w - 1}{w \cdot \#u + u - 1}, \frac{w - 2}{w \cdot \#u + u}) \cdot T_{s_{i}} \leq T_{B_{n}} < \frac{w - 1}{w \cdot \#u + u - 1} \cdot T_{s_{i}}.
\]

Since \( 0 \leq w - 1 < w \cdot \#u + u - 1 \), it exists a coefficient \( c \in [0..1] \) such that:

\[
T_{s_{i}} = c \cdot T_{B_{n}}.
\]

To ensure deadlock freeness between the hierarchical actor and the sub-producer actor in hybrid communication case, we refer to Theorem 11.

Theorem 3.20 To ensure deadlock freeness between an hierarchical actor and its sub-producer actor, in hybrid communication case, IBSDF MoC introduces the sink
interface concept such that:

\[
s_{\text{data}}(a_n) = \begin{cases} \frac{u \cdot \text{out}(a_n)}{\gamma} & \text{if } \gamma \text{ or } \beta \neq 0, \\
\frac{\beta \cdot \text{out}(a_n)}{\gamma} & \text{otherwise.}
\end{cases}
\]

where \(s_{\text{data}}\) is defined by the following equation:

\[
\gamma = \frac{\gamma(S_1, S_2) \cdot T_{\text{out}}(a_n)}{\gamma(S_1, S_3) \cdot T_{\text{in}}(a_n)} \cdot \frac{\gamma(S_1, S_4)}{\gamma(S_1, S_5)}.
\]

Proof: We multiply equality (35) of Lemma 9 by \(v\) to obtain:

\[
\frac{v}{\gamma(S_1, S_3)} \cdot T_{S_1} = \frac{v}{\gamma(S_1, S_5)} \cdot T_{S_5} = \frac{v}{\gamma(S_1, S_5)} \cdot T_{S_5}.
\]

Equality (2) of Lemma 1 is obtained by replacing, in the resulting equation, \(T_{S_5}\) by \(s_{\text{data}}\) and \(T_{S_5}\) by \(\gamma(S_1, S_4)\) by \(\text{out}(a_n)\), \(\gamma\) and \(\beta\) by \(\gamma(S_1, S_3)\) and \(T_{S_5}\) by \(v\). Where \(\gamma\) and \(\beta\) represent the numbers of rate of tokens available in the sink interface within two different cases. Hence, the sink interface \(s_{\text{data}}\) and the producer actor \(a_n\) obey the deadlock freeness and consistency condition already proved in Lemma 1.

Based on the precedence constraints between the two levels we obtain the initial token amount in the FiFo connecting the hierarchical actor and the sub-producer actor.

**Theorem 3.21** In the hybrid communication case, the initial amount of tokens \(d(a_n, H_a)\) of FiFo connecting the hierarchical actor and the sub-producer actor is given by \(s_{\text{data}}\).

Proof: Inequality (36) is equivalent to:

\[
T_{S_1} \cdot (w \cdot u + u) - T_{S_1} \cdot w < T_{S_1} - T_{S_1}.
\]

Inequality (37) is equivalent to:

\[
T_{S_1} \cdot (w \cdot u + u) - T_{S_1} \cdot w \geq T_{S_1} - T_{S_1}.
\]

Inequality (38) is equivalent to:

\[
T_{S_1} \cdot (w \cdot u + u) - T_{S_1} \cdot w \geq -T_{S_1}.
\]

We add \(T_{S_1}\) and we combine the three inequalities, which results in the following equation:

\[
T_{S_1} > T_{S_1} \cdot (w \cdot u + u) - T_{S_1} \cdot w + T_{S_1} \leq \max(T_{S_1} - T_{S_1}, 0).
\]

(39)

We pose \(Y = g(S_1, S_3) \cdot g(S_1, S_3)\). When dividing (39) by \(Y\), we obtain:

\[
T_{S_1} \geq \frac{T_{S_1} \cdot (w \cdot u + u) - T_{S_1} \cdot w + T_{S_1}}{Y}. \max((T_{S_1} T_{S_1} Y^{-1}), 0)
\]

The multiplication of the obtained equation by \(g(S_1, S_3)\) yields to:

\[
Z' \cdot \text{out}(a_n) \geq Z' \cdot \text{out}(a_n) \cdot (w \cdot u + u) - s_{\text{data}} \cdot w + s_{\text{data}} \geq \max(s_{\text{data}} - Z', \text{out}(a_n), 0).
\]

Where:

- \(s_{\text{data}}\) and \(\text{out}(a_n)\) are deduced from Theorem 11.
- \(Z' = \frac{g(S_1, S_3)}{g(S_1, S_3)}\).

Since \(Z' > 0\), then, even if we replace \(Z' \cdot \text{out}(a_n)\) by \(\text{out}(a_n)\), this inequality remains true. Hence, referring to inequality (9), we obtain a precedence relation between an hierarchical actor and a sub-consumer actor when replacing \(s_{\text{data}}\) by \(d(a_n, H_a)\).

To transform a composed Simulink subsystem, with hybrid communication between levels, into a deadlock free and consistent hierarchical actor, we rely on the following Corollary 5 and Corollary 6.

**Corollary 3.21.1** To model direct communication between two levels of the hierarchy and ensure deadlock freeness and consistency, IBSFD MoC introduces the source and sink interfaces concept such that:

\[
\text{src}_{\text{data}} = \begin{cases} \frac{v \cdot \text{in}(a_1)}{\gamma} & \text{if } \gamma \text{ or } \beta \neq 0, \\
\frac{\beta \cdot \text{in}(a_1)}{\gamma} & \text{otherwise.}
\end{cases}
\]

Where \(\text{src}_{\text{data}} = \frac{T_{S_1} \cdot (S_1, S_2)}{\gamma(S_1, S_3)} \cdot \text{in}(a_1) = \frac{T_{S_1} \cdot (S_1, S_2)}{\gamma(S_1, S_3)} \cdot \frac{T_{S_1} \cdot (S_1, S_2)}{\gamma(S_1, S_3)} \cdot v < 1.
\]

\[
\text{sink}_{\text{data}} = \begin{cases} \frac{v \cdot \text{out}(a_n)}{\gamma} & \text{if } \gamma \text{ or } \beta \neq 0, \\
\frac{\beta \cdot \text{out}(a_n)}{\gamma} & \text{otherwise.}
\end{cases}
\]

Where \(\text{sink}_{\text{data}} = \frac{T_{S_1} \cdot (S_1, S_2)}{\gamma(S_1, S_3)} \cdot \text{out}(a_n) = \frac{T_{S_1} \cdot (S_1, S_2)}{\gamma(S_1, S_3)} \cdot \frac{T_{S_1} \cdot (S_1, S_2)}{\gamma(S_1, S_3)} \cdot v < 1.
\]

**Corollary 3.21.2** In the hybrid communication case, the initial amount of tokens \(d(H_a, a_1)\) of FiFo connecting the hierarchical actor and the sub-consumer actor is given by \(\text{in}(a_1)\) and the initial amount of tokens \(d(a_n, H_a)\) of FiFo connecting the hierarchical actor and the sub-producer actor is given by \(\text{sink}_{\text{data}}\).

To illustrate Simulink to IBSFD transformation in the hybrid communication case, we consider a multi-rate Simulink system 5 shown in figure 10 containing five blocks \(S_1, S_2, S_3, B_1\) and \(B_2\). \(S_1, S_2\) and \(S_3\) are the blocks of the top level with sample times \(T_{S_1} = 100ms, T_{S_2} = 10ms\) and \(T_{S_3} = 100ms\), respectively. \(S_1\) is a composed subsystem containing two atomic blocks \(B_1\) and \(B_2\) with sample times \(T_{B_1} = 50ms\) and \(T_{B_2} = 30ms\), respectively. (\(S_2\) and \(S_3\) can be atomic or composed blocks, in this example \(S_2\) and \(S_3\) are composed subsystems but we only focus on \(S_1\) transformation to illustrate our results.)

Subsystems \(S_1, S_2\) and \(S_3\) are transformed into hierarchical actors \(H_a, H_a\) and \(H_a\), respectively. Atomic blocks \(B_1\) and \(B_2\) are transformed into atomic actors \(a_1\) and \(a_2\) respectively. Communications between \(S_1\) and \(S_2\), Communications between \(S_1\) and \(S_3\), Communications between \(B_1\) and \(B_2\) are obtained according to the rules of modeling one-level hybrid communication mentioned in section 3.3.1. we obtain as results:

- \(\text{in}(H_a) = \text{src}_{\text{data}} = T_{B_1} \frac{T_{B_1}}{g(S_1, S_3)} = \frac{100}{g(100,100)} = 10\).
- \(\text{out}(H_a) = \text{sink}_{\text{data}} = T_{B_1} \frac{T_{B_1}}{g(S_1, S_3)} = \frac{100}{g(100,100)} = 1\).
5 Results and Discussion

In this section, an embedded signal processing application is used to illustrate the efficiency of our approach in a realistic setting. Such LTE QPSK is a complex model adopting multi-core architecture on the transmitter and receiver sides, it is a well suitable example to demonstrate our approach capabilities. We have used S-Preesm tool to translate the Simulink model provided by [22] and generate a compatible C code to the parallel hardware platform.

5.1 Case study overview: LTE QPSK

The Long-Term Evolution LTE QPSK is a wireless communication of high speed data for mobile. The LTE system design, based on the MIMO OFDM technology and...
Turbo coding, is required to optimize mobile speeds ranging from 15 to 120km/h.

The LTE QPSK is a multi-rate Simulink model which has three levels of hierarchy. The top level contains three adjacent subsystems: the transmitter, the receiver and the channel. The channel is required only for simulation, consequently, we do not take it into account. Further the transmitter and receiver channels are alike and treated in the same way. Then, in the rest of our work we only illustrate the LTE QPSK transmitter side. The Simulink model of the transmitter is presented in Figure 13. The top level includes 8 subsystems and atomic blocks:

- The Bernoulli Binary Generator: it creates a Bernoulli random binary number. It generates 20 samples.
- The CRC encoder: it produces cyclic redundancy code bits for each input data frame.
- The Turbo encoder: it encodes continuous stream of data using a concatenated encoding structure and an iterative algorithm to decode the sequence. The turbo encoder was implemented as a composed subsystem. More details are found in [22].
- Modulation QPSK, 16QAM, 64QAM : the modulation is performed with a gray mapping.
- OFDM block: the orthogonal frequency division multiplexing (OFDM) is based on the fast reverse fourier transform (IFFT) of each data symbol corresponding to each transmitting antenna. OFDM is known as the best kind of modulation which is able to overcome multipath problems. OFDM block is implemented as a composed subsystem. OFDM block is implemented as a composed subsystem such as depicted in figure 14.
- The serial-to-parallel P/S block: it consists of converting multiple data stream, received simultaneously, from serial format to parallel format.

### 5.2 Transformation

The Simulink model of the LTE QPSK Transmitter chain had a hierarchy depth of two levels. We count 24 atomic blocks and 4 subsystems (we did not count output and input blocks).

As first step, we simulated the Simulink model to obtain sample times of each block (atomic and composed) composing the given model. We have, then, executed the transformation task of the work-flow. The transformation of the LTE QPSK transmitter Simulink model is successfully done by applying algorithms detailed and proved in section 3.

The resulting IBSDF graph is a consistent and deadlock free graph with the same hierarchy depth, the same numbers of actors (atomic and hierarchical) and the same number of FiFo channels as the input Simulink model. The output graph can be seen in figure 15.

Table 1. Translation statistic of LTE QPSK transmitter application.

| Model            | Subsystems number | Atomic blocks number | Lines number | Subgraphs number | Atomic actors number | FiFos number |
|------------------|-------------------|-----------------------|--------------|------------------|----------------------|--------------|
| Simulink model   | 4                 | 24                    | 35           | 4                | 24                   | 35           |
| IBSDF graph      | 4                 | 24                    | 35           | 4                | 24                   | 35           |
| DAG graph        |                   |                       |              |                  |                      | 233          |

The output graph is converted into a schedulable IBSDF graph through the preprocessing tool S-Preesm. Table 1. Translation statistic of LTE QPSK transmitter application.

After the transformation of the LTE QPSK transmitter side into a schedulable IBSDF graph through the preprocessing tool S-Preesm, the resulting graph is illustrated in figure 16.

Since the transformation task is realized, the resulting graph is converted into a DAG containing 203 actors and 305 FiFo channels. The information about generated LTE QPSK transmitter graph is shown in Tab.1. Starting from this result, we can provide solutions for scheduling and code generation. The execution of the whole work-flow using S-Preesm tool is achieved over the shortest feasible time intervals. It takes only few Milli-seconds.

### 5.3 Code generation results and performance evaluation

After the transformation of the LTE QPSK transmitter side into a schedulable IBSDF graph through the preprocessing tool S-Preesm, the resulting graph is illustrated in figure 16.
posed model transformation framework, The IBSDF undergoes several operations to be ready for the generation code process, as described in section 4. The LTE transmitter Simulink application is translated into C parallel code utilizing the AAM (Algorithm Architecture Matching) [28] method. This method is based on generating self-timed coordination code from data-flow graph schedule. The host code and communication libraries are obtained by generating the code of each Simulink block composing the model by means of Simulink coder tool. In the one-core architecture case, the generated code using S-Preesm counts 1084 lines in which the host code library is not considered.

The output result from the code generation using Simulink coder is a vector of size (1000*1). This output corresponds to the data stream transferred to the LTE QPSK receiver side via the AWGN channel. To prove the correctness and efficiency of our approach we generate the code using S-Preesm tool. The result file was fairly close to the Simulink coder result.

![Figure 13. The Simulink model representing the LTE QPSK transmitter side.](image)

5.3.1 Performance results using Simulink coder tool

In this section we present the result using Simulink coder tool. Since passing from Simulink applications to multi-core implementations is not trivial as detailed in previous sections, we generated, using Simulink coder, a C code compatible only for single-core architecture. Then, we deployed the generated code into the Raspberry pi3 platform. The resulted execution time is of 0.288 s. The achieved speedup and efficiency are equal to 1. This result is due to the fact that we use only a single core.

5.3.2 Performance results using S-Preesm tool

In this section, we generated C compatible codes of the LTE transmitter side application for several multi-core architecture using S-Preesm tool. First, generated code was deployed onto single-core. The resulted execution time is of 0.273 s. Since the target architecture is constructed with one core, speedup and efficiency are consequently equal to 1.

To analyze the impact of multi-core architecture on the "LTE transmitter side" execution time, speedup and efficiency, we generated C codes compatible for dual-cores, 3-cores and 4-cores using S-Preesm and starting from the application Simulink model.

| Cores number | Execution time | Speedup | Efficiency |
|--------------|----------------|---------|------------|
| 1            | 0.273 s        | 1       | 1          |
| 2            | 0.183 s        | 1.49    | 0.745      |
| 3            | 0.153 s        | 1.78    | 0.59       |
| 4            | 0.110 s        | 2.48    | 0.62       |

When dealing with dual core, the application execution time is of 0.185s. Speedup and efficiency values reach 1.49 and 0.745, respectively. We can observe in figure 17 that deploying into dual-cores noticeably improves the Simulink application performance compared to deploying into single-core.

Better performance results in terms of execution time and speedup when deploying into 3-cores are realized. Indeed, executing the Simulink application 3-cores architecture return an implementation with an execution time of 0.153s and improvement of 178% in speedup compared to the reached speedup when using single-core as depicted in figure 17.

The same application was deployed into 4-cores. Figure 17 showed That the minimum execution time of the
case study application is achieved on 4-cores compared to the single-core execution. Likewise, the best speedup value is reached with 2.48 on 4-cores architecture meaning that, compared to single-core execution, speedup is approved with 248%. Table 2 summarizes performance measurements for each target hardware implementation when using S-Preesm tool.

5.3.3 Results analysis

The obtained results in previous sections showed the efficiency of our proposal to improve Simulink applications performance. In fact, even deploying generated codes on single-core platform, the execution time of the code generated using our proposal is lower than the one generated using Simulink coder. This is due to the fact that Simulink Coder tool enforces the addition of memory buffers and latencies whenever there is a rate transition among non-virtual blocks. Hence, the time performance of the application is negatively influenced. However, these additions are not required when using our approach. Further, S-Preesm implements a scheduling module which splits the scheduling/mapping functionality and the evaluation cost of the generated solutions functionality into two sub-modules. This division produces an advanced scalability in terms of schedule quality and execution time.

In order to demonstrate the effectiveness of our approach in improving Hierarchical Simulink application performance, we investigate the execution time-efficiency profile. This profile represents an important cost-benefit trade-off in evaluating multi-core application performance. Efficiency indicates benefit and execution time indicates cost. Figure 18 illustrates the profile for “LTE Transmitter side” Simulink application when using S-Preesm. In the first instance, we compare only ratios of efficiency to execution time resulting from Simulink coder and S-Preesm when deploying generated codes on single-core platform. The ratio of efficiency to execution time resulting from Simulink coder is equal to 3.47 and the ratio of efficiency to execution time resulting from S-Preesm is equal to 3.66. We find that the use of S-Preesm yields better result. Furthermore, as depicted in Figure 18 the ratio of efficiency to execution time reaches the maximum when the execution is achieved onto 4-cores architecture. Hence, compared to single-core execution, our Simulink application archives the most efficiency utilization of each core when executing onto 4-cores with a ratio of efficiency to execution time equal to 5.63. Thus, surveying results above, we reveal the impact of transforming hierarchical Simulink models into multi-core execution using our proposal in improving performance in terms of execution time, speedup and execution time-efficiency.

Further, transforming the Simulink model of LTE
QPSK Transmitter chain into multi-core execution using S-Preesm ease its parallelizing and allows us to take advantages of this high degree of parallelism. Moreover, OFDM subsystem can be reused for other similar systems. The use of our open source proposal allows to eliminate many constraints and configurations imposed by the commercial toolbox “real-Time Workshop Embedded Coder” required before code generation. S-Preesm allows also a cost-free parallel C code generation.

6 Conclusion

In this article, we have described an efficient approach to automatically optimize and transform hierarchical Simulink to multi-core execution. The proposed methodology consists of converting hierarchical Simulink models into an intermediate model before generating parallel codes. In this work, we proposed IBSDF as an intermediate representation. Our translation approach is the first to preserve and exploit hierarchy behavior of Simulink applications.

To achieve this, we extended the existing tool Preesm to support Simulink applications which we named S-Preesm. S-Preesm has been successfully applied to the hierarchical Simulink application ”LTE transmitter side”. Thanks to our translation strategy, we succeed to transform the complex Simulink application into a deadlock free and consistent IBSDF graph; where we can determine initial amount of tokens for each FiFo channel, consumed and produced data according to communication type between blocks and level of the Simulink model. After transforming the Simulink application, the obtained graph is subject to scheduling/mapping algorithm to perform parallel code generation. In addition, a host C code library corresponding to each graph actor, is created to contribute to the code generation.

Based on the complex Signal processing application ”LTE transmitter side”, experiments show the effectiveness and the potential of our approach in embedded systems developments. The comparison of our approach results and Simulink coder results demonstrates the efficiency of our technique to perform and facilitate the transformation of hierarchical Simulink applications into multi-core execution.

For further developments, we may extend this work to support other block types such as conditional execution block which is characterized with variable periods. As well as future work, we may also adopt the hierarchical approach proposed in [16] to perform hierarchical Simulink applications mapping into multi-core architecture. We also aim to extend S-Preesm work-flow to support the optimal scheduler proposed by Rebaya et al. [24].

REFERENCES

[1] P. Boström and J. Wiik, Contract-based verification of discrete-time multi-rate Simulink models, Software and Systems Modeling, vol. 15, 1141–1161 (2016).
[2] E. C. Klikpo, J. Khatib, and A. M. Kordon. Modeling multi-periodic simulink systems by synchronous dataflow graphs, in IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2016.
[3] Rebaya, Asma, et al. ”Workflow for NoC/DSP multicores-based platform: From Matlab/Simulink models to hardware mapping and scheduling,” Control, Automation and Diagnosis (ICCAD), 2017 International Conference on. IEEE, 2017.
[4] S. Tripakis, C. Pinello, A. Benveniste, A. Sangiovanni-Vincent, P. Caspi, and M. D. Natale, “Implementing synchronous models on loosely time triggered architectures,” IEEE Transactions on Computers, vol. 57, no. 10, 2008.
[5] A. Benveniste and G. Berry, “The synchronous approach to reactive and real-time systems,” in Readings in Hardware/Software Co-design. Norwell, MA, USA: Kluwer Academic Publishers, 2002.
[6] E. Lee and D. Messerschmitt. Pipeline interleaved programmable dsp’s: Synchronous data flow programming. Proceedings of the IEEE, 35(9):1334–1345, Sept. 1987.
[7] Mathworks Inc., Simulink. http://www.mathworks.com (2015)
[8] Markus Herrmannsdoerfer and Stefano Merenda. Result of the Tool Questionnaire. Technical report, Technische Universitat Munchen, Nov 2009
[9] E. A. Lee and D. G. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processes. IEEE Transaction on Computers, 36(1):24–35, 1987.
[10] E. A. Lee and D. G. Messerschmitt. Synchronous data flow. Proceedings of the IEEE, 75(9):1235–1245, 1987.
[11] E. Lee and T. Parks, ”Dataflow process networks,” Proceedings of the IEEE, 1995.
[12] J. Piat, M. Raulut, M. Pelcat, P. Mu, and O. Deforges. An extensible framework for fast prototyping of multiprocessor dataflow applications. In IDT08: Proceedings of the 3rd International Design and Test Workshop, December 2008.
[13] W.Sung,M.Oh,C.Im,andS.Ha. DemonstrationOfCodesign Workflow In PeaCE. In in Proc. of International Conference of VLSI Circuit, 1997.
[14] E.A. Lee and D.G. Messerschmitt. Synchronous data flow. Proceedings of the IEEE, 75(9):1235–1245, 1987. 50, 51
[15] J. Piat, S. Bhattacharyya, and M. Raulet, “Interface-based hierarchy for synchronous data-flow graphs,” in SiPS Proceedings, 2009.

[16] J. Hascoët, K. Desnos, J-F. Nezan and B. Dupont de Binechin, “Hierarchical Dataflow Model for Efficient Programming of Clustered Manycore Processors” in IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP), 2017.

[17] H. Deroui, K. Desnos, J-F. Nezan, A. Munier-Kordon, “Throughput Evaluation of DSP Applications based on Hierarchical Dataflow Models ” in International Symposium on Circuits and Systems (ISCAS), May 2017.

[18] O. Marchetti and A. M. Kordon, “Cyclic scheduling for the synthesis of embedded systems,” Introduction to scheduling, 2009.

[19] HA, S., LEE, C., YI, Y., KWON, S., AND JOO, Y.-P. 2006. Hardwaresoftware codesign of multimedia embedded systems: the PeaCE approach. In Proceedings of the Conference on Embedded and Real Time Computing Systems and Applications (RTCSA), 207–214.

[20] Brunei, S.C., Mattavelli, M., Janneck, J.W.: TURNUS: a design exploration framework for dataflow system design. In: ISCAS 2013

[21] Pelcat, M., Aridhi, S., Piat, J., Nezan, J.F.: Physical Layer Multi-Core Prototyping: A Dataflow-Based Approach for LTE eNodeB. Springer (2012)

[22] https://behindthesciences.com/useful-links/ltesimulinkmodel

[23] Lee, E.A., Parks, T.M.: Dataflow process networks. Proceedings of the IEEE 83(5), 773801 (1995)

[24] A. Rebaya, I. Amari, K. Gasmi and S. Hasnaoui. Core Number Optimization Based Scheduler to Order/Map Hardware/Software Applications. In the 25th International Conference on Software, Telecommunications and Computer Networks (SoftCOM), 2017

[25] J. Piat, S. S. Bhattacharyya, and M. Raulet. Interface-based hierarchy for synchronous data-flow graphs. submitted SAMOS conference IX, july 2009. 57, 59

[26] Y.-K. Kwok, High-performance algorithms for compile-time scheduling of parallel processors, PhD. Thesis, 1997

[27] M. Pelcat, P. Menuet, S. Aridhi and J-F. Nezan, Scalable compile-time scheduler for multi-core architectures, DATE 2009, Nice.

[28] S. Moreau, S. Aridhi, M. Raulet, and J.-F. Nezan. On modeling the RapidIO communication link using the AAA methodology. In DASIP, 2007. 140.