A Novel Frequency Locked Loop with Current Harmonic Elimination Method for the Three-Phase Grid-Connected Inverter

Tawfique Uzzaman, Unghoe Kim and Woojin Choi, (Member, IEEE)
Department of Electrical Engineering, Soongsil University, Seoul 06978, Korea
Corresponding author: Woojin Choi (e-mail: cwj777@ssu.ac.kr).

ABSTRACT In order to eliminate the harmonics of the grid connected inverters accurate harmonic detection is essential. Though there are many kinds of different harmonic detection methods are available it can hardly be achieved without the help of grid frequency detection of the fundamental component. In this paper a novel Lock-In Amplifier based Frequency Locked Loop (LIA-FLL) is proposed for the improved harmonic elimination of the grid-connected three phase inverters. Due to the outstanding performance of the LIA-FLL, the harmonics can be detected and compensated accurately under the grid frequency variation. To demonstrate the superiority of the proposed method, it is applied to a 10 kW three phase grid connected inverters. The results obtained by the proposed method are compared with those obtained by the harmonic elimination method with no FLL. The principle of LIA-FLL is discussed and its performance for the harmonic elimination is proved by the simulation and experiments with a 10KW three phase grid connected inverter under the highly polluted grid condition.

INDEX TERMS Frequency Locked Loop, Lock-In Amplifier, Harmonic elimination, Three-phase grid-connected inverter.

I. INTRODUCTION

In recent years, a large quantity of renewable energy sources appeared in the distributed generations (DGs). Therefore, the use of Grid-Connected Inverters (GCIs) incorporated with the renewable energy sources are increasing at rapid rate to inject the power to the grid. Due to the conversion of power from DC to AC by using Pulse Width Modulation (PWM) technique, the output of the GCI can hardly be purely sinusoidal due to the switching operation of the converter. Hence, the harmonics are also injected to the grid as well as the fundamental component during the operation of GCIs. In particular, GCIs should have low current harmonic distortion to avoid the adverse effects on other equipment connected to the grid. Therefore, Total Harmonic Distortion (THD) of the output current of GCIs must be maintained below 5% at the rated inverter output by the standard such as IEEE P1547 [1].

THD contains the information of all of the harmonics in the GCI’s output. It is well known that the output of an inverter may be distorted due to the dead-time effects, the conduction voltage drops across the switches and the extensive use of non-linear loads. The conventional harmonic elimination strategies can be divided into two categories: one is to use the additional elimination circuit [2] and the other is to use the current-harmonic elimination algorithm in parallel with the fundamental current controller [3]. The Active Power Filter (APF) is one of the common solutions that functions as an active conductance to damp out the harmonics from GCI’s output [3-4]. However, the additional hardware increases the power loss as well as the cost of the overall system. Hence, the current harmonic elimination method without the additional hardware is preferred as presented in several researches [5-13].

The resonant controller is used to eliminate the harmonics in the DQ frame control [14]. Its performance in terms of harmonic elimination is satisfactory as it is capable of tracking sinusoidal references with zero steady state error [9]. However, this method is very complex to implement since it is required to implement the harmonic controller on D and Q axis, respectively. Typically, the PR based harmonic elimination method is used with a large gain to eliminate the harmonics more accurately [15]. However, the harmonic
elimination with PR controllers is very sensitive to frequency variation as its performance degrades significantly due to its narrow bandwidth characteristics. The PI controller can also be used to eliminate the harmonic components [16]. However, the method needs as many digital filters as the number of specific harmonics to be eliminated as well as the accurate phase information of the harmonics. The SOGI-based harmonic elimination technique is presented to eliminate the harmonics by the dead time in the grid connected inverters [17]. The performance of this method also gets deteriorated when the grid frequency varies due to the attenuation of the filters. Several kinds of low-order harmonic elimination methods are presented in [18]. Since those methods do not adopt any means for the grid frequency tracking in the grid integration mode, the performance of the harmonic elimination gets deteriorated when the grid frequency is not constant. The dual predictive current controller is suggested as the fundamental current controller in [19-20] and the constant power flow with harmonic rejection capability can be achieved. However, the performance of the control gets deteriorated if the accurate grid frequency information is not provided.

As described above all of the conventional harmonic elimination methods have a limitation that is their performances get deteriorated when the grid frequency varies and the best performance in the harmonic detection and elimination can be obtained only when the grid frequency is constant. To achieve the best performance in harmonic elimination the grid frequency should be measured and applied to the harmonic elimination. Therefore, the detection of the frequency variation is a highly important issue in the harmonic elimination of the GCI. In order to overcome the frequency variation related issue in the harmonic elimination of the GCI the frequency locked loop (FLL) needs to be introduced and used for the better performance of the harmonic elimination under the grid frequency variation.

A Frequency Adaptive Loop (FAL) was first introduced in [21], where FAL was associated with Synchronous Reference Frame (SRF) based Phase Locked Loop (PLL) to tune the dual SOGI. Researchers also addressed this FAL as a Frequency Locked Loop (FLL) due to its frequency tracking characteristics [21]. The advantage of FLL is that it helps improve the harmonic elimination performance by providing the accurate information of the grid frequency [22]. In addition, the FLL does not contain any Voltage-Controlled Oscillator (VCO) module which makes the system complex and increases the computational burden. The first introduced FLL consists of a notch filter and the adaptive loop [23]. In the previous studies, the notch filter can be divided into two types, Real Coefficient Filter (RCF) and Complex Coefficient Filter (CCF). The RCF-based notch filter [23-24] is employed for the Quadrature Signal Generation (QSG), while the CCF-based notch filter can be employed for the positive or negative sequence component extraction [25]. In [26], the author has analyzed several different FLLs and suggested a general theory behind it for the easier understanding of the FLL algorithm. Several CCF structures are mathematically derived in [27-28] to develop the FLL for the GCI. In [25], a Reduced Order Resonant controller FLL (ROR-FLL) is proposed, which can accurately and rapidly extract the harmonic components from the polluted grid. However, its quality factor is sensitive to the grid frequency variation. In order to cope with it a Reduced Order Generalized Integrator FLL (ROGI-FLL) is proposed in [28], which can rapidly and accurately extract the frequency and the positive/negative sequence components from the grid signal. However, it is disadvantageous in that its performance get deteriorated when the grid signal has a dc-offset. In [27], a Multiple Adaptive Vectorial Filter FLL (MAVF-FLL) is proposed, which can detect the different harmonic components from the unbalanced and distorted grid voltage. However, the performance of the filter gets deteriorated when the power network is highly distorted or has a dc offset.

It can be concluded from the above review that most of the FLL methods developed so far have major drawbacks such as complexity in implementation and the tuning of the filter. In addition, the low performance of the SOGI based FLL is mainly attributed to the inaccurate extraction of the frequency information and their performances get deteriorated when the grid signal has a dc offset.

A novel harmonic elimination method based on Lock-In Amplifier (LIA) in the stationary reference-frame current controller has been introduced in [29]. The method can detect the harmonics and then feed them into the controller to eliminate the harmonics. However, its performance of the harmonic elimination gets deteriorated when the grid frequency varies since the frequency of the reference signal used in LIA is assumed to be constant at 60Hz.

In this paper, a novel Lock-In Amplifier based FLL (LIA-FLL) is proposed to cope with the performance degradation issue in the harmonic elimination under the grid frequency variation. The working principle of the LIA and its effectiveness have been already presented in the reference [29]. The LIA can extract a certain frequency harmonic component buried under the noisy by using two reference signals as shown in Fig. 1. The Phase Sensitive Detector (PSD) generates the double frequency components of the reference signal superimposed on a DC component. The Low Pass Filter (LPF) is used to eliminate the double frequency components so that only the dc components, which contain the amplitude and phase information of the target frequency component, can be obtained. Then the extracted harmonics are reconstructed and fed into the current controller to eliminate it perfectly. Though the performance of the LIA based harmonic controller is outstanding its performance on the harmonic extraction depends on the quality of the reference signal used. When the frequency of the grid changes it is inevitable that its performance to extract the
harmonics gets deteriorated hence the performance of the harmonic compensation. It can be improved by changing the frequency of the reference signal by sensing the frequency variation of the grid in real-time and by varying the frequency of the reference signal. Here, the frequency variation of the grid is detected by the proposed LIA-FLL method and it is used to change the frequency of the reference signal. Therefore, the harmonic detection by the LIA can be improved and hence the performance on the harmonic compensation can be improved.

The proposed FLL method by using LIA has following advantages as compared to the conventional methods.

I. The proposed LIA-FLL does not require additional hardware.
II. It is immune to the DC offset in the feedback signals.
III. The performance of the frequency tracking by the proposed LIA-FLL is not affected by the harmonics present in the grid.
IV. The frequency variation can be detected fast enough to satisfy the standard such as IEEE P1547.

This paper is organized as follows. Section II describes the principle of the Lock-In Amplifier. The proposed LIA based FLL method is discussed in Section III. Section IV presents the Harmonic Elimination method based on LIA and LIA-FLL. The simulation and experimental results are presented in Section V. Finally, the conclusion is given in Section VI.

II. PROPOSED LOCK-IN-AMPLIFIER BASED FREQUENCY LOCKED LOOP

The block diagram of the Lock-In Amplifier (LIA) is shown in Fig. 1, where, the phase of the reference signal and the order of the harmonic is represented by \( \theta_i \) and \( k \), respectively. \( \theta_i \) stands for harmonics phase. The LIA is capable of extracting the amplitude and phase information of a certain component under extremely noisy environments. It employs a homodyne detection scheme and low-pass filtering to measure the amplitude and phase of a certain frequency signal relative to a periodic reference with the same frequency. The LIA extracts signals in a defined frequency band around the reference frequency by efficiently rejecting all other frequency components. The best instruments on the market today have a dynamic reserve of 120 dB [30], which means that they are capable of accurately measuring a signal in the presence of noise up to a million times higher in amplitude than the signal of interest [31].

The main function of the LIA is to get the magnitude and the phase information of a signal of interest by utilizing two reference signals. This information can be achieved by using dual modulation Lock-In strategy, where input signal is separately multiplied to the in-phase reference signal and the quadrature-phase reference signal, respectively. Basically, the Phase Sensitive Detection (PSD) of LIA locks a certain frequency component of the input signal. Each output of the PSD is composed of a DC and a double frequency component of the reference signal. In order to eliminate the double frequency component from the output of PSD Low Pass Filters (LPFs) are required to extract a DC component. The DC component has the information about the amplitude and phase of a signal to be extracted by the LIA, where the output of the PSD with in-phase signal contains the amplitude of the signal and that with quadrature-phase contains the phase of the signal.

A. PROPOSED LIA BASED FLL

In this paper, a novel Lock-In Amplifier based Frequency-Locked Loop (LIA-FLL) is proposed for the detection of the fundamental frequency of the grid under the frequency variation. Though the LIA detects a certain frequency harmonic component with high accuracy its performance depends on the frequency of the reference signal used as mentioned earlier. Therefore, its performance gets deteriorated when the frequency of the input signal varies. In order to maintain the high accuracy in the harmonic detection the frequency of the reference signal should be varied according to the frequency variation of the input signal. Here, the novel LIA based FLL is proposed to track the frequency variation of the fundamental component hence the harmonics, thereby achieving the high accuracy of the harmonic detection and elimination.

The block diagram of the proposed LIA based FLL is shown in Fig. 2. In the proposed LIA-FLL method, the Lock-In amplifier extracts the error in theta between the input signal and the reference signal (60Hz). It is converted into the frequency error by taking its derivative. Then, the frequency error is fed into the PI controller and the result is added to the reference frequency value (60Hz) to produce the new reference frequency value. The new reference theta can
be obtained by the integration and used to produce the new reference signal for the PSD in the LIA-FLL.

In the PSD the grid voltage signal is multiplied with the in-phase and quadrature-phase of the reference signal. Each of two outputs of the PSD is composed of a DC component and a double frequency component of the reference frequency as will be explained in this section later. In order to get the pure DC component, the double frequency component needs to be filtered out. Here, a 2nd order Notch filter combined with a 1st order low-pass filter is used. Though the magnitude and the phase of input signal (Grid-voltage) can be calculated with the extracted DC signals only the phase information is used to implement the FLL.

In order to describe the principle of the LIA-FLL in Fig. 2 following equations are used.

\[ V_{an}(t) = V_m \sin(2 \pi f_{an} t + \theta_{an}) \] (1)

\[ r_X(t) = \sin(2 \pi f_{PLL} t + \theta_{PLL}) \] (2)

\[ r_Y(t) = \cos(2 \pi f_{PLL} t + \theta_{PLL}) \] (3)

Where, \( V_{an} \) is the phase voltage with its amplitude \( V_m \), \( f_{an} \) is the frequency of the phase voltage and \( \theta_{an} \) is the phase of \( V_{an} \) with respect to the reference signal, respectively. \( \theta_{PLL} \) represents the angle of the grid fundamental and \( f_{PLL} \) represents the frequency of the reference signal. \( r_{X0} \) and \( r_{Y0} \) are the reference signals to be multiplied to the phase voltage which are displaced by 90 degrees each other. When two reference signals are multiplied to the phase voltage the resulting signals can be represented by Eq. (4) and Eq. (5) using simple trigonometric identity.

\[ V_X = \frac{V_m}{2} \left[ \cos(2 \pi (f_{an} - f_{PLL}) t + (\theta_{an} - \theta_{PLL})) - \cos(2 \pi (f_{an} + f_{PLL}) t + (\theta_{an} + \theta_{PLL})) \right] \] (4)

\[ V_Y = \frac{V_m}{2} \left[ \sin(2 \pi (f_{an} - f_{PLL}) t + (\theta_{an} - \theta_{PLL})) + \sin(2 \pi (f_{an} + f_{PLL}) t + (\theta_{an} + \theta_{PLL})) \right] \] (5)

As mentioned earlier the outputs of the PSD is composed of a DC component and a double frequency component of the reference signal. In order to eliminate the double frequency component from the output of the PSD, the combined filter shown in Fig. 3 is employed.

Since the grid frequency in this paper is 60Hz the double frequency component at the output of the PSD is 120Hz ripple. Fig. 4. shows the outputs of the PSD and their FFT results.

In order to get the magnitude of 60Hz component, a combined 2nd order notch-filter with a 1st order Low-pass filter is employed in the proposed method. Then main function of this filter is to eliminate the 120Hz ripple from the PSD output.

The transfer function of the combined 3rd order filter \( H_{CF}(s) \) can be expressed as follows.

\[ H_{CF}(s) = \frac{s^2 + 2 \zeta \omega_n s + \omega_n^2}{s^2 + 2 \zeta \omega_c s + \omega_c^2} \times \frac{w_c}{s + w_c} \] (6)

Where, \( \omega_n \) is the natural frequency of the notch-filter and the cut-off frequency for the low-pass filter is \( \omega_c \). In the notch filter tuning, the damping factor \( \zeta \) must be smaller than \( \zeta_i \) (\( \zeta_i < \zeta \)) and \( \omega_n \) is 120Hz. The cut-off frequency of the low-pass filter is selected at 20Hz to attenuate the high order frequency components.

Fig. 3 shows the bode plot of the combined 3rd order filter used to filter out the 120Hz and low frequency components. The filter shows -177dB gain at 120Hz, which is enough to
effectively attenuate the 120Hz ripple component when the grid frequency is 60Hz.

Then the outputs of the combined filter can be expressed as follows.

\[
X' = \frac{V_m}{2} \left[ \cos(2\pi(f_{an} - f_{FLL}) + (\theta_{an} - \theta_{FLL})) \right] \quad (7)
\]

\[
Y' = \frac{V_m}{2} \left[ \sin(2\pi(f_{an} - f_{FLL}) + (\theta_{an} - \theta_{FLL})) \right] \quad (8)
\]

Eq. (7) and Eq. (8) show the output of the combined filter, where the double frequency component is removed and only the DC component remains. Then the phase difference \( \Delta \theta_{FLL} \) in between the reference signal and the fundamental component of the input signal can be extracted by the following equation.

\[
\Delta \theta_{FLL} = \tan^{-1} \left( \frac{\frac{\sin[2\pi(f_{an} - f_{FLL}) + (\theta_{an} - \theta_{FLL})]}{V_m/2}}{\frac{\cos[2\pi(f_{an} - f_{FLL}) + (\theta_{an} - \theta_{FLL})]}{V_m/2}} \right) \quad (9)
\]

Further simplifications can be performed as expressed in Eq. (10).

\[
\Delta \theta_{FLL} = \frac{1}{2\pi} \left( 2\pi(f_{an} - f_{FLL}) + (\theta_{an} - \theta_{FLL}) \right) \quad (10)
\]

In order to get the frequency difference from the phase difference the derivative function is used as follows.

\[
\Delta f_{FLL} = \frac{1}{2\pi} \left( \frac{d}{dt} \left( 2\pi(f_{an} - f_{FLL}) + (\theta_{an} - \theta_{FLL}) \right) \right) \quad (11)
\]
Eq. (11) can be further simplified to get the frequency difference as shown in Eq. (12).

$$\Delta f_{\text{FLL}} = (f_{\text{un}} - f_{\text{FLL}})$$ (12)

Then, a PI controller is used to compensate for the error by the feedback loop. The gains of the PI controller such as kp and ki are chosen 0.001 and 4.44 by using SISOTOOL in MATLAB. The output of the PI controller is added to the reference frequency value (60Hz) to get the fundamental frequency ($f_{\text{FLL}}$) information. It is used to generate the reference signal for the LIA for the harmonic elimination.

Fig. 6 shows the simulation results of the proposed LIA-FLL method. In the simulation the grid frequency changes from 60Hz to 61.2Hz and from 60Hz to 58.8Hz. It can be observed that the frequency tracking can be achieved within 151ms. Hence, it can satisfy the standard such as IEEE P1547 [1].

Finally, the theta ($\theta_{\text{FLL}}$) needs to be generated from the fundamental frequency ($f_{\text{FLL}}$) by using a resettable integrator in Eq. (13) and it is used to reconstruct the harmonics.

$$\theta_{\text{FLL}} = \int \frac{2\pi}{f_{\text{FLL}}} t$$ (13)

### III. SIMULATION RESULTS BY THE PROPOSED HARMONIC ELIMINATION METHOD BY LIA-FLL

In this section, the PSIM simulation results of the proposed harmonic elimination method are presented. The proposed harmonic elimination method with LIA-FLL scheme is shown in Fig. 5.

In the proposed method harmonic is eliminated by detecting it using LIA and reconstructing it using the frequency and phase information provided by the LIA-FLL as expressed in,

$$V_{h,k} = A_k \cos (k\theta_{\text{FLL}} + \theta_k)$$ (14)

Where, $V_{h,k}$ represents the 'kth' order of reconstructed harmonics, and $A_k$ stands for the amplitude of the reconstructed harmonic. As mentioned earlier if the frequency of the reference signals used to detect the harmonic is fixed its accuracy gets deteriorated when the grid frequency varies. Therefore, the grid frequency and phase information are detected by the LIA-FLL and provide it for the LIA for the harmonic detection and elimination.

Since the harmonic elimination using LIA is already presented in [29, 32] it will not be covered in detail here. All the system parameters of the Three-phase 10kW grid connected inverter for the simulation and experiments are shown in Table I.

Fig. 7(a) shows FFT results of the output current of the inverter when the grid frequency is 61.2Hz. Fig. 7(b) shows the 5th harmonic detected by the proposed LIA-FLL and its amplitude is well matched with the real value. However, as shown in Fig. 7(c), the error in the amplitude of 5th harmonic is large when FLL is not applied since no frequency information of the fundamental component is provided for the reference signal used in the LIA to detect the harmonic. Though the grid frequency is 61.2Hz, the frequency of the reference signal used in the LIA is still 60Hz, thereby causing a large error in the detection of the harmonic.

Fig. 8 shows the comparison of the harmonic elimination methods under the different grid frequency conditions. Fig. 8(a) represents the three-phase inverter current waveforms at 100% load (10KW power) and the grid frequency is changed from 60Hz to 61.2Hz. Fig. 8(b) shows the simulation results with conventional harmonic elimination method with no FLL. It can be observed that the current harmonics as 3rd, 5th and 7th are eliminated when the grid frequency is 60Hz. However, the harmonics are not completely eliminated when
the grid frequency is changed to 61.2Hz. Fig. 8(c) shows the simulation results with the proposed LIA-FLL method. As observed in Fig. 8(c) the current harmonic can be perfectly eliminated regardless of the grid frequency.

IV. EXPERIMENTAL RESULTS

In order to prove the performance of the proposed method a 10KW three phase grid connected inverter has been built as shown in Fig. 9. The power stage is composed of three IGBT modules (SKM75GB12T4, Semikron) and the gate drivers (SKHI22BH4, Semikron) are used to operate each switching device. The inverter control is performed by a DSP (TMS320F28335, Texas Instrument). A DC power supply (Ainuo AN51015-1000(F)) is used to supply 400V DC to the inverter.

Fig. 10 shows the experimental results obtained by operating the three-phase grid connected inverter at 1kW and 10kW, respectively. Since the grid frequency cannot be changed by intention the experiments for the harmonic elimination are conducted under the normal grid condition, where the grid frequency is varying in between 58.8Hz and 61.2Hz. As shown in Fig. 10, the 3rd, 5th and 7th current harmonics are perfectly eliminated at light and heavy load conditions, thereby proving the validity and the effectiveness of the proposed method. As shown in Table II, the THD of the inverter output current is improved from 4.26% to 2.1% at 1kW with the proposed LIA-FLL based harmonic elimination method. It is improved from 2.62% to 1.31% at 10KW while 1.51% THD is achieved at 10kW with LIA only as shown in [29]. It should be noted that only 3rd, 5th and 7th harmonics are compensated in these experiments.

Table III shows a comparison among some of the state-of-art PLLs/FLLs and the proposed LIA-FLL method in terms of THD in the grid connected inverter.
of peak frequency error in response to phase angle jump, frequency overshoot at frequency step mode and the harmonic rejection capability. The peak frequency error in response to 40º phase-angle jump with the proposed FLL is 1.6Hz, which is the least among the results with other methods. The proposed method shows the 0Hz frequency overshoot in response to 10Hz frequency step change, which is also better result than those by other methods. In addition, the proposed method has better harmonic rejection capability due to the accurate harmonic detection by the outstanding frequency tracking performance.

| References | 1* | 2* | 3* |
|------------|----|----|----|
| [34]       | 16.4 Hz | 8.6Hz | Good |
| [27]       | 9.8 Hz | 2.2 Hz | Poor |
| [33]       | 5.1 Hz | 0.5 Hz | Good |
| [35]       | 6.1 Hz | 0 Hz  | Good |
| Proposed   | 1.6 Hz | 0 Hz  | Excellent |

1*: Peak frequency error in response to 40º phase-angle jump  
2*: Frequency overshoot in response to 10Hz frequency step change  
3*: Harmonic and DC offset rejection capability

V. CONCLUSION

In this paper a harmonic elimination method with novel LIA-FLL is proposed. The FLL is implemented by using a LIA and the frequency information obtained is used to adjust the frequency of the reference signal for the LIA to detect and eliminate the harmonics. Since the grid frequency varies all the time the grid frequency tracking is very important to eliminate the harmonics perfectly. Therefore, only the fundamental frequency power can be injected to the grid by the grid-connected inverter with the proposed method.

Due to the outstanding performance of LIA the proposed FLL is immune to the DC offset or other harmonics. In addition, the transient time for the frequency tracking by the proposed LIA-FLL is less than 160ms, which can satisfy the requirement specified in the IEEE standard P1547.

The feasibility and the effectiveness of the proposed LIA-FLL has been verified through the simulation and experiments with a 10kW three-phase grid-connected inverter. The proposed method can be utilized for the harmonic elimination of the grid-connected inverters and it can contribute to lower the grid pollution. The future work can be described as followings. Since the computational burden of the proposed LIA-FLL is relatively larger and the settling time is little bit longer, further research is required to improve the dynamics and to reduce the computational burden.

REFERENCES

[1] "IEEE Standard for Interconnection and Interoperability of Distributed Energy Resources with Associated Electric Power Systems Interfaces," in IEEE Std 1547-2018 (Revision of IEEE Std 1547-2003), vol., no., pp.1-138, 6 April 2018, doi: 10.1109/IEEESTD.2018.8332112.
[2] J. R. Espinoza, G. Joos, J. I. Guzman, L. A. Moran and R. P. Burgos, "Selective harmonic elimination and current/voltage control in current/voltage-source topologies: a unified approach," in IEEE Transactions on Industrial Electronics, vol. 48, no. 1, pp. 71-81, Feb. 2001.
[3] P. Dey and S. Mekhilef, "Synchronous reference frame-based control technique for shunt hybrid active power filter under non-ideal voltage," 2014 IEEE Innovative Smart Grid Technologies - Asia (ISGT ASIA), Kuala Lumpur, 2014, pp. 481-486.
[4] S. Rahmani, K. Al-Haddad and F. Fnaiech, "A series hybrid power filter to compensate harmonic currents and voltages," IEEE 2002 28th Annual Conference of the Industrial Electronics Society. IECON 02, Sevilla, 2002, pp. 644-649, vol.1.
[5] F. Gonzalez-Espin, E. Figueres and G. Garcera, "An Adaptive Synchronous-Reference-Frame Phase-Locked Loop for Power Quality Improvement in a Polluted Utility Grid," in IEEE Transactions on Industrial Electronics, vol. 59, no. 6, pp. 2718-2731, June 2012.
[6] D. De and V. Ramanarayanan, "A Proportional +Multiresonant Controller for Three-Phase Four-Wire High-Frequency Link Inverter," in IEEE Transactions on Power Electronics, vol. 25, no. 4, pp. 899-906, April 2010.
[7] Q. Trinh and H. Lee, "An Enhanced Grid Current Compensator for Grid-Connected Distributed Generation Under Nonlinear Loads and Grid Voltage Distortions," in IEEE Transactions on Industrial Electronics, vol. 61, no. 12, pp. 6528-6537, Dec. 2014.
[8] E. Kim, U. Seong, J. Lee and S. Hwang, "Compensation of dead time effects in grid-tied single-phase inverter using SOGI," 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, 2017, pp. 2633-2637.
[9] D. N. Zmood and D. G. Holmes, "Stationary frame current regulation of PWM inverters with zero steady-state error," in IEEE Transactions on Power Electronics, vol. 18, no. 3, pp. 814-822, May 2003.
[10] M. Castilla, J. Miret, A. Camacho, J. Matas and L. G. de Vicuna, "Reduction of Current Harmonic Distortion in Three-Phase Grid-Connected Photovoltaic Inverters via Resonant Current Control," in IEEE Transactions on Industrial Electronics, vol. 60, no. 4, pp. 1464-1472, April 2013
[11] M. Liserre, R. Teodorescu and F. Blaabjerg, "Multiple harmonics control for three-phase grid converter systems with the use of PI-RES current controller in a rotating frame," in IEEE Transactions on Power Electronics, vol. 21, no. 3, pp. 836-841, May 2006.
[12] G. Shen, X. Zhu, J. Zhang and D. Xu, "A New Feedback Method for PR Current Control of LCL-Filter-Based Grid-Connected Inverter," in IEEE Transactions on Industrial Electronics, vol. 57, no. 6, pp. 2033-2041, June 2010.
[13] T. Lee and S. Hu, "Resonant current compensator with enhancement of harmonic impedance for LCL-filter based Active rectifiers," 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Fort Worth, TX, 2011, pp. 1538-1543.
[14] C. Shin, K. Lim, S. D. Petrus and J. Choi, "Harmonics compensation for grid-connected inverter caused by local nonlinear load," 2017 19th International Conference on Electrical Drives and Power Electronics (EDPE), Dubrovnik, Croatia, 2017, pp. 46-52.
[15] K. Lim, D. P. Simatupang and J. Choi, "PR based output voltage regulation for harmonic compensation under islanded mode of microgrid with magnitude restoration," 2017 IEEE 3rd International
Future Energy Electronics Conference and ECCE Asia (IFEEC 2017 - ECCE Asia), Kaohsiung, Taiwan, 2017, pp. 1920-1925.

[16] Kyung-Hwan Kim, Nam-Joo Park and Dong-Seok Hyun, "Advanced Synchronous Reference Frame Controller for Three-phase UPS Powering Unbalanced and Nonlinear Loads," 2005 IEEE 36th Power Electronics Specialists Conference, Dresden, Germany, 2005, pp. 1699-1704.

[17] E. Kim, U. Seong, J. Lee and S. Hwang, "Compensation of dead time effects in grid-tied single-phase inverter using SOGI," 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, 2017, pp. 2633-2637.

[18] L. Zhang and X. Ruan, "Control Schemes for Reducing Second Harmonic Current in Two-Stage Single-Phase Converter: An Overview From DC-Bus Port-Impedance Characteristics," in IEEE Transactions on Power Electronics, vol. 34, no. 10, pp. 10341-10358, Oct. 2019, doi: 10.1109/TPEL.2019.2894647.

[19] D. Ma et al., "Dual-Predictive Control with Adaptive Error Correction Strategy for AC Microgrids," in IEEE Transactions on Power Delivery, doi: 10.1109/TPWRD.2021.3101198.

[20] R. Wang, Q. Sun, C. Sun, H. Zhang, Y. Gui and P. Wang, "Vehicle-Vehicle Energy Interaction Converter of Electric Vehicles: A Disturbance Observer Based Sliding Mode Control Algorithm," in IEEE Transactions on Vehicular Technology, vol. 68, no. 4, pp. 3423-3432, May 2019, doi: 10.1109/TVT.2019.2905738.

[21] P. Rodríguez, A. Luna, M. Ciobotaru, R. Teodorescu and F. Blaabjerg, "Advanced Grid Synchronization System for Power Converters under Unbalanced and Distorted Operating Conditions," IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics, Paris, 2006, pp. 5173-5178.

[22] P. Rodríguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu and F. Blaabjerg, "Multiresonant Frequency-Locked Loop for Grid Synchronization of Power Converters Under Distorted Grid Conditions," in IEEE Transactions on Industrial Electronics, vol. 58, no. 1, pp. 127-138, Jan. 2011.

[23] M. Mojiri and A. R. Bakhshai, "An adaptive notch filter for frequency estimation of a periodic signal," in IEEE Transactions on Automatic Control, vol. 49, no. 2, pp. 314-318, Feb. 2004.

[24] A. J. Wang, B. Y. Ma and C. X. Meng, "A frequency-locked loop technology of three-phase grid-connected inverter based on improved reduced order generalized integrator," 2015 IEEE 10th Conference on Industrial Electronics and Applications (ICIEA), Auckland, 2015, pp. 730-735, Jun. 2015.

[25] J. Wang, B. Y. Ma and C. X. Meng, "A frequency-locked loop technology of three-phase grid-connected inverter based on improved reduced order generalized integrator," 2015 IEEE 10th Conference on Industrial Electronics and Applications (ICIEA), Auckland, 2015, pp. 730-735, Jun. 2015.

[26] X. He, H. Geng and G. Yang, "A Generalized Design Framework of Notch Filter Based Frequency-Locked Loop for Three-Phase Grid Voltage," in IEEE Transactions on Industrial Electronics, vol. 65, no. 9, pp. 7072-7084, Sept. 2018.

[27] S. Vazquez, J. A. Sanchez, M. R. Reyes, J. I. Leon and J. M. Carrasco, "Adaptive Vectorial Filter for Grid Synchronization of Power Converters Under Unbalanced and/or Distorted Grid Conditions," in IEEE Transactions on Industrial Electronics, vol. 61, no. 3, pp. 1355-1367, March 2014.

[28] A. J. Wang, B. Y. Ma and C. X. Meng, "A frequency-locked loop technology of three-phase grid-connected inverter based on improved reduced order generalized integrator," 2015 IEEE 10th Conference on Industrial Electronics and Applications (ICIEA), Auckland, 2015, pp. 730-735.

[29] M. N. Ashraf, R. A. Khan and W. Choi, "A Novel Selective Harmonic Compensation Method for Single-Phase Grid-Connected Inverters," in IEEE Transactions on Industrial Electronics, doi: 10.1109/TIE.2020.2989723.

[30] B. Cho, S. Sul, H. Yoo and S. Lee, "LCL filter design and control for grid-connected PWM converter," 8th International Conference on Power Electronics - ECCE Asia, Jeju, 2011, pp. 756-763.

[31] M. L. Meade, Lock-In Amplifiers: Principles and Applications. London, U.K.: Peter Peregrinus, 1983.

[32] Khan, R.A.; Ashraf, M.N.; Choi, W. A Harmonic Compensation Method Using a Lock-In Amplifier under Non-Sinusoidal Grid Conditions for Single Phase Grid Connected Inverters. Energies 2021, 14, 597.

[33] M. Rashed, C. Klumpner and G. Asher, "Repetitive and Resonant Control for a Single-Phase Grid-Connected Hybrid Cascaded Multilevel Converter," in IEEE Transactions on Power Electronics, vol. 28, no. 5, pp. 2224-2234, May 2013, doi: 10.1109/TPEL.2012.2218833.

[34] S. Golestani, M. Ramezani, J. M. Guerrero, F. D. Freijedo and M. Monfared, "Moving Average Filter Based Phase-Locked Loops: Performance Analysis and Design Guidelines," in IEEE Transactions on Power Electronics, vol. 29, no. 6, pp. 2750-2763, June 2014, doi: 10.1109/TPEL.2013.2273461.

[35] H. Liu, Y. Xing and H. Hu, "Enhanced Frequency-Locked Loop With a Comb Filter Under Adverse Grid Conditions," in IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 8046-8051, Dec. 2016, doi: 10.1109/TPEL.2016.2564994.
TAWFIQUE UZZAMAN was born in Netrakona, Bangladesh, 1995. He received the B.S degree from Green University of Bangladesh, Dhaka, in 2017. He received the M.S degree from Soongsil University, Seoul, in 2021.

UNGHOE KIM was born in Incheon, South Korea, 1968. He received the B.S degree from Inha University, Incheon, South Korea in 1992. He received the M.S degree from Inha University, Incheon, South Korea in 1995.

WOOJIN CHOI (Member, IEEE) was born in Seoul, South Korea, in 1967. He received the B.S. and M.S. degrees from Soongsil University, Seoul, South Korea, in 1990 and 1995, respectively, and the Ph.D. degree from Texas A&M University, College Station, TX, USA, in 2004, all in electrical engineering. From 1995 to 1998, he was a Research Engineer with the Central Research and Development Division, Daewoo Heavy Industries, Seoul. In 2005, he joined the School of Electrical Engineering, Soongsil University, Seoul. His research interests include modeling and control of electrochemical energy sources, such as fuel cells, batteries, supercapacitors, power conditioning technologies in renewable energy systems, and dc–dc converters for electric vehicles and fuel cells.

Dr. Choi is an Associate Editor for the IEEE TRANSACTION ON INDUSTRY APPLICATIONS.