Relaxing state-access constraints in stateful programmable data planes

Carmelo Cascone†, Roberto Bifulco*, Salvatore Pontarelli‡, Antonio Capone‡
† Politecnico di Milano, ‡ NEC Laboratories Europe, + CNIT/Univ. Roma Tor Vergata
carmelo.cascone@polimi.it, roberto.bifulco@neclab.eu, salvatore.pontarelli@uniroma2.it, antonio.capone@polimi.it

ABSTRACT
Supporting the programming of stateful packet forwarding functions in hardware has recently attracted the interest of the research community. When designing such switching chips, the challenge is to guarantee the ability to program functions that can read and modify data plane's state, while keeping line rate performance and state consistency. Current state-of-the-art designs are based on a very conservative all-or-nothing model: programmability is limited only to those functions that are guaranteed to sustain line rate, with any traffic workload. In effect, this limits the maximum time to execute state update operations.

In this paper, we explore possible options to relax these constraints by using simulations on real traffic traces. We then propose a model in which functions can be executed in a larger but bounded time, while preventing data hazards with memory locking. We present results showing that such flexibility can be supported with little or no throughput degradation.

Keywords
Programmable switches; stateful data plane architectures

1. INTRODUCTION
Processing large network traffic loads requires the realization of complex algorithms in the network data plane, both to implement smart traffic forwarding policies at line rate or to offload processing that used to happen on general purpose CPUs. To meet the required performance levels while still providing the ability to quickly adapt the algorithms to new emerging needs, a new generation of programmable network switches and interfaces has been proposed [12, 14].

In contrast with previous work on active networks [21], network processors [6] and software network functions [15], this new generation of programmable data planes can provide programmability without paying the cost of a lower forwarding performance. RMT [12] is an example of a hardware design that can achieve high throughput while providing a programmable stateless Match-Action Table (MAT) abstraction, similar to the one provided by OpenFlow [16], but with programmer-defined protocol fields and forwarding actions. Recently, Sivaraman et al. [20] demonstrated that it is also possible to implement a programmable high performance stateful data plane in hardware, provided that strict constraints on the per-packet execution time are met. Here, the challenge is to guarantee the ability to program stateful algorithms that read and modify data plane's state, while keeping line rate performance and state consistency.

More specifically, the implementation of a high performance hardware data plane requires processing packets in parallel. Typically, this is achieved with a pipeline design. Each pipeline’s stage performs a few operations on a packet, and all the stages are executed in parallel. At each tick of the hardware’s clock, packets are moved to the next pipeline’s stage, the packet in the last stage exits the pipeline and a new packet enters in the first stage. The length of the pipeline finally defines the number of packets actually processed at the same time, in a given clock cycle.

When state read and write operations are quick enough to be executed in a single pipeline’s stage, i.e., in a clock cycle, the state consistency problem is inherently solved, while a data hazard arises when more complex computations are required. In fact, complex computations require longer time to be executed, therefore, they may not be completed within a single clock cycle and are instead split to be executed over multiple pipeline’s stages. Since state is typically read in the first stage and written back, after modification, in the last stage, there is a risk the first stage may read an inconsistent state when a new packet enters the pipeline. That is, the read state is going to be invalidated by a result written back in a later stage.

In [20], line rate performance are guaranteed by ensuring that state read and write operations happen within the same clock cycle, and that no state is shared between pipeline’s stages. The cost of this design is the inability to express complex operations that take longer to complete.

In this paper, we explore options to relax this constraint by making two observations. First, data planes are usually dimensioned for the worst case scenario, that is, processing minimum size packets at full line rate capacity. However, a data plane pipeline performs algorithms only acting on packets’ header. For a given line rate, larger packet sizes actually mean a lower rate of packet headers to process. Hence, more time per packet header can be used to execute the pipeline operations. Second, to process a given packet, many algorithms access only a subset of the overall data plane’s state. If the pipeline stages access different portions of the state, then the risk of a data hazard is limited to the risk of having in the pipeline two or more packets whose processing requires access to the same portion of the state.

To check the actual data hazard probability when taking into account our observations, we designed a trace-based simulator and run it using real traffic traces, from both carrier and data center networks. To model state accesses, we observe that a common practice in [20] is to use simulations on real traffic traces. We then propose a model in which functions can be executed in a larger but bounded time, while preventing data hazards with memory locking. We present results showing that such flexibility can be supported with little or no throughput degradation.

While the data plane emits one packet per clock cycle, it is in fact processing a number of packets in parallel.
and write operations happen in different clock cycles. Of course, such probability depends on the packet size and network flows distributions, as well as on the aggregation level of the network flow definition.

Given our findings, we provide as second contribution a sketch of a pipeline design that avoids such data hazards by stalling the pipeline, when needed. Our simulations show that such a design is able to provide line rate throughput, despite the stalls, even extending the time between state read and write to several clock cycles. Furthermore, our design introduces little overhead in terms of memory and circuitry complexity when compared to state-of-the-art solutions. On the flip side of the coin, we are unable to provide line rate throughput in all the cases, therefore the data plane performance is dependent on the actual traffic load properties. Moreover, stalling the pipeline requires the introduction of small queues at the entrance of the pipeline stages. Dimensioning such queues introduces a new variable in the design space: small queues may provide less overhead, while big ones may introduce significant latency to the packet forwarding.

2. BACKGROUND

This section presents the data plane architecture we use as our reference model throughout the paper.

Data plane solutions such as RMT [12], Intel’s FlexPipe [5], and Cavium’s XPliant Packet Architecture [9] implement a high level architecture similar to the one sketched in Figure 1. In such architectures, packets received from the input ports are stored (enqueued) in a per-port queue and served, with a round robin policy, by a mixer that feeds the packets to an ingress pipeline. After the ingress pipeline, the packets are stored in a common data memory. A scheduler selects which packets should be transmitted to the egress queues. A packet selected for forwarding is first processed by an egress pipeline, which is in principle similar to the ingress one, before being finally transmitted to the egress queues\(^2\).

Ingress and egress pipelines are composed by a programmable packet parser [12] and by a variable number of Match-Action Table (MAT) elements. For each new packet, the parser extracts the headers that are then processed by the MATs elements. A MAT element implements itself a pipeline, whose architecture may sensibly change from one implementation to the other [18, 20]. In this paper, we focus on the MAT element’s pipeline, since it is in here that stateful operations are executed.

For the sake of our discussion, we can ignore most of the details of the actual MAT element and model its internal pipeline using just a sequence of stages plus memory. Each stage performs a limited amount of operations, such as read and write from/to memory, or some sort of computation. Since a complex operation can be split in a number of simpler operations executed in multiple stages, the number of stages finally defines the complexity of the operations that can be implemented by the MAT element. Also, since each stage adds a clock cycle to the latency, the number of stages directly impacts the forwarding latency of a packet traversing the MAT element. Finally, and most importantly for the state consistency problem, the number of stages between a memory read and a memory write operations has important implications on the probability of incurring in a race condition. Intuitively, the longer is the time to process a value read from memory, before writing it back, the more probable is the reception of a new packet whose processing requires access to that same memory area. Without loss of generality and to simplify our exposition, in this paper we assume that the first MAT element’s pipeline’s stage reads from memory, while the last one writes back to it.

2.1 Rethinking design assumptions

Recently proposed programmable stateful data planes, such as Banzai [20], eliminate data hazards by executing memory read and write operations within the same stage, i.e., in one clock cycle. Such a design derives from the worst case assumption that all packets have minimum size, that they arrive back-to-back, i.e., with no inter-packet gaps, and that they all need to access the same memory area. More specifically, let’s consider a data plane with a throughput of 640 Gb/s, with a chip clocked at 1 GHz, as it is the case of RMT [12]. We can assume that packets are read in chunk of at least 80 bytes (i.e., 80 × 8 bit × 1 GHz = 640 Gb/s) when entering the data plane’s pipeline. Consequently, it will take 1 clock cycle to read packets with minimum size ≤ 80 bytes, while it will take more cycles to read longer packets, e.g., 19 for 1500 bytes.

As mentioned earlier, the data plane’s pipeline is dimensioned to accept a new packet’s headers at each clock cycle. However, even when all packets arrive back-to-back, the variability of the packet size will cause the pipeline to experience one or more idle cycles. For example, in the case of maximum size packets of 1500 bytes, the pipeline will receive a new packet’s headers at intervals of 19 clock cycles\(^3\).

We observe that packets produced by today’s application have very variable size distributions. E.g., spanning from 64 bytes to 1500 bytes, in a typical case. Which could leave some space for relaxing the constraint on the memory read and write operations, when dealing with non corner-case traffic loads.

2.2 Per-flow concurrency

The second observation is that data plane state can be categorized in two types: global state and flow state. The first type is state that is shared among all packets, with no distinction, while flow state is shared only by packets of the same flow. We do not put any restriction on the definition of a flow, for example it could be the TCP or UDP 5-tuple, the IP address source-destination pair, the destination IP address, a portion of the latter, e.g. the first 16 bits, or a switch-dependent metadata, such as the packet’s ingress or egress port.

Usually packet processing functions use a combination of the two, or only one. For example, a stateful firewall needs to maintain state for each TCP connection. A source NAT (SNAT) that dynamically translates the source IP address and port of outgoing connections, needs to maintain both flow state and global state: flow state

\(^3\)While in principle it is possible to widen the pipeline data-path to reduce the maximum number of clock cycles to process a packet, and to increase the throughput, the routing of such a big number of parallel wires prevents several technological challenges that actually limit the maximum data-path width. For example in RMT [12] it is explicitly mentioned that the data-path is limited due to these technology constraints. Furthermore, the maximum achievable throughput is finally limited by the network interfaces speed.
for each L4 connection in order to distinguish between packets of new or existing connections, and in the case of new ones, it needs to pick a source address and port from a pool of available ones. Maintaining a pool of addresses and ports, e.g. using a stack, is an example of global state. Advanced load balancing schemes such as CONGA [10] maintain state at different aggregation levels: i) the 5-tuple in order to distinguish between flowlets, i.e. burst of packets, of the same L4 connection, ii) tunnel ID to maintain real-time utilization levels of several paths and iii) global state to maintain the best path among all available ones, to assign new flowlets to.

The notion of flow state is at the base of existing abstractions such as OpenState [11] and FAST [17] which both extend the processing of a MAT with stateful capabilities. In both approaches, before the packet is processed by a MAT, a flow key is derived by looking solely at a subset of header fields decided by a programmer at configuration-time. Regardless of the specific operation to compute the flow key, in both approaches the operation on state that a programmer can define are limited to the portion of the memory associated to the packet’s flow key. Indeed, if we imagine the state as an array, where each cell contains the state of a specific flow, it follows that multiple packets accessing and modifying different cells can be processed in parallel, with no harm for consistency. If the flow key is used as an unique index to access the state array, then packets with different flow keys can be processed in parallel.

### 3. MOTIVATING EXPERIMENTS

We start by evaluating the actual probability of generating data hazards when processing packets with stateful functions spanning many clock cycles. To do so we implemented a simulator that we feed real traffic traces. The code of the simulator is available at [8].

#### 3.1 Traffic traces

We used 4 publicly available traffic traces (Table 1). Three traces (chi-15, sj-12, mawi-15) are taken from backbone carrier networks and one from a datacenter (fb-web). Each trace presents different characteristics, in terms of packet size (Figure 2) and number of flows when using different aggregation keys (Table 1). CAIDA publishes 1-hour long traces 4 times per year. We select chi-15 as one representative of usual conditions as the packet size and number of flows is close to the majority of the other traces published by CAIDA in the recent years [3]. The packet size presents a bi-modal distribution, 30% of packets have minimum size below 80 bytes, while 50% have larger size close to 1500 bytes. On the other hand, sj-12 and mawi-15 represent an abnormal situation. In both traces there is a prevalence of smaller packets and, in the case of sj-12, also an unusual large number of 5-tuples w.r.t. the number of distinct IP destination addresses.

Finally, fb-web includes packets collected from a Facebook’s datacenter’s cluster that serves web requests. As such it presents a predominance of small packets (80% have size < 200 bytes). It must be noted that this trace is the result of uniform sampling with rate 1:30k. As a consequence of the sampling, we were not able to count the number of distinct flows. The reason is that the probability that two consecutive packets belong to different flows is higher than the other traces, not because of the traffic characteristics but because packets are indeed distant in time (a distance potentially greater than the average flow life). Hence, we use fb-web only to measure the effects of the variable packet size, not the flow distribution.

#### 3.2 First results: fraction of data hazards

We simulate the case of a stateful processing block comprising \( N \) sequential (pipelined) stages, where each stage is executed in 1 clock cycle, and where the first stage reads from the memory while the last writes back. We call pipeline depth the length in clock cycles of the processing block, hence \( N \). A data hazard is the event in which the first stage of the action pipeline processes a header, while another one is currently traveling in the same pipeline. Clearly, when \( N = 1 \), there is no risk of data hazards.

We simulate the case when all packets are received at the switch back-to-back, hence line rate utilization is 100% with no inter-packet gaps. Packets are read in chunks of 80 bytes (as in RMT), hence taking 19 clock cycles to read 1 packet of 1500 bytes. For \( N \leq 18 \), there is no risk of data hazard. Conversely, with small packets the pipeline will experience shorter idle gaps. In the worst case, the headers of minimum size packets arriving back-to-back, will be also processed back-to-back in the pipeline, hence causing a data hazard for any \( N > 1 \). When considering per-flow concurrency, if two headers belonging to distinct flows are processed back-to-back, this does not generate a data hazard.

In doing simulations we process traffic in batches of 100k packets. For each batch we compute the fraction of data hazards (FDH) over the total number of clock cycles needed to process 100K packets (which depends on the packet size). To reduce simulation time, for each trace we select batches at a rate of 1:100, in other words we evaluate one batch of 100K consecutive packets every 10m packets. The observation here is that traffic characteristics vary slowly in a period of 10m packets, hence multiple batches close in time will produce similar results. For each trace, we extract the 99th percentile from all FDH samples. As an example, if for a given trace the 99th percentile of the FDH is 0.3, it means that in the 99% of batches evaluated, the FDH was below 30%.

Figure 3a shows the results for all traces when all packets are considered belonging to the same flow, i.e. accessing global state. Instead, in Figure 3b FDH values are plotted for each trace when aggregating packets with different flow keys. As expected, the FDH greatly depends on the packet size distribution and flow keys, with smaller probability of hazards for traces with higher prevalence of larger packets, and for longer, i.e. finer, flow aggregation keys. Such a chi-15. In the second case, per-flow concurrency affects the results. For example, with sj-12 when considering state associated to distinct 5-tuples, the risk on incurring in a data hazard is way below the case when state is associated to distinct destination IP.
addresses. This result follows the flow distribution showed in Table 1. For all traces, using 5-tuples performs better than other flow keys. For chi-15, in all cases the FDH is around 1%.

This result is important because it shows the probability of creating inconsistent state, and hence, if memory locking is a viable approach, the probability of incurring in such locking, thus affecting both throughput and latency.

4. APPROACH: MEMORY LOCKING

We propose here an approach to perform memory locking among packets competing to access the same memory portion. Locking is implemented by stalling the pipeline. That is, if two packets of the same flow arrive back-to-back, processing is paused for the second packet until the first one has left the pipeline. This already affects same flow arrival back-to-back, processing is paused for the second implemented by stalling the pipeline. That is, if two packets of the same flow keys. For chi-15, in all cases the FDH is around 1%.

This result is important because it shows the probability of creating inconsistent state, and hence, if memory locking is a viable approach, the probability of incurring in such locking, thus affecting both throughput and latency.

We assume a FK can have arbitrary length of $FK_{len}$ bits, depending on the number of state memory cells available, for example $FK_{len} = 32$ bits for $2^{32}$ memory cells. As $Q < 2^{FK_{len}}$, multiple flows will end up sharing the same queue. Such an event may generate head-of-line blocking, in which all packets in a queue are held by the first one. Clearly, such a problem can be reduced by adding more queues, which has a cost in terms of silicon needed to implement both the queues and the scheduler.

For the scheduler to be work-conserving, it needs to compare all queues at the same time, hence increasing the number of wires with i) the number of queues and ii) the number of bits to compare for each queue. For this reason, to simplify the implementation of the scheduler’s comparator, the FK is reduced to a smaller space of $W$ bits. This operation can be performed by the flow key extractor, which along the FK (needed later to access the state) extends the headers with a field $w$. In our experiments we compute $w = hash(FK) \bmod W$. For example with $W = 4$, the scheduler is able to distinguish among $2^4 = 16$ flows. If $W < FK_{len}$ there will be different flows colliding onto the same value $w$, impacting performance. Flow collision also depends on the hash function, in all our experiments $hash() = crc16()$, which is a common feature in packet processing architectures. However, we do not investigate the impact of other hash functions on the distribution of Fks among the different queues and values of $w$.

4.1 Silicon overhead

We evaluate now the requirements in terms of silicon area of the added hardware blocks. There are two types of blocks to consider: i) the logic needed to realize the proposed locking scheme and ii) the logic blocks that will realize the stateful processing function.

The combinatorial logic complexity of the locking scheme is basically that of $Q \times N$ comparators each one of $W$ bits, that corresponds to few thousands of logic gates. An ASIC chip nowadays has more than $10^9$ logic gates, hence we consider this header negligible for small values of $Q$, $N$ and $W$. The memory requirements to implement buffering of headers is $H_{len} \times Q \times Q_{len}$ bits, where $H_{len}$ is the length in bits of the data path. With $H_{len} = 88$ bytes (80 for the header and 8 for the metadata), $Q = 4$ and $Q_{len} = 100$ it requires 35,2 KB of memory overhead for the queues, that is approximately 3.5% of the memory overhead compared with the memory of a MAT stage in RMT [12].

For the second type of block, silicon overhead depends on the ac-
Table 2: Clock cycle budget (and latency) when using memory locking

Maximum number of clock cycles (up to 30) per processing function, to sustain a given throughput. In all cases $W = 4\ bits$. “Global” represents the case when packets need to access global state. Latency values are given for 1Ghz clock frequency, i.e. 1 clock cycle = 1 ns.

| Trace | $S_{bits}$ | 4-cycle indicator | S-tuple latency | S-tuple latency | S-tuple latency | S-tuple latency | S-tuple latency | S-tuple latency |
|-------|------------|--------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| sj-12 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| sj-12 | 10 | 30 (137ns) | 30 (144ns) | 30 (259ns) | 30 (122ns) | 30 (126ns) | 30 (221ns) | 1 | 1 |
| sj-12 | 15 | 15 (526ns) | 2 (79ns) | 2 (77ns) | 20 (174ns) | 20 (190ns) | 21 (230ns) | 8 (282ns) | 1 | 1 | 1 |
| sj-12 | 20 | 21 (80ns) | 21 (80ns) | 21 (89ns) | 7 (60ns) | 1 | 1 | 1 | 1 |
| sj-12 | 25 | 2 (13ns) | 2 (14ns) | 1 | 1 | 1 | 1 | 1 |
| sj-12 | 30 | 27 (568ns) | 27 (618ns) | 26 (605ns) | 8 (282ns) | 10 (45ns) | 1 | 1 |
| sj-12 | 35 | 4 (37ns) | 4 (49ns) | 4 (129ns) | 2 (10ns) | 1 | 1 |
| sj-12 | 40 | 30 (175ns) | 30 (192ns) | 30 (320ns) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 | 1 | 1 | 1 |
| sj-12 | 45 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 50 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 55 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 60 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 65 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 70 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 75 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 80 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 85 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 90 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 95 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |
| sj-12 | 100 | 30 (2.1us) | 2 (18ns) | 2 (20ns) | 2 (35ns) | 1 | 1 |

5. TRACE-BASED RESULTS

We evaluated the proposed architecture using the same traffic traces presented in Section 3.1. When collecting performance metrics, we used the same approach described in Section 3.2: traffic is processed in batches of 100k packets, with 10m packets distance between each batch; and 100% line rate utilization. For each batch of packets we compute the throughput as the fraction of packets served by the scheduler, over the total number of packets received; and the latency as the number of clock cycles from when the packet is completely received to when it is served by the scheduler, i.e. it enters the function pipeline. For simplicity we consider that when $N = 1$, i.e. no locking required, latency is 0. Latency is computed for each packet, for each batch we take the 99th percentile among all latency values, finally we take the maximum among all batches for a given trace. For example, a latency value of 5 means that in the worst case, 99% of the packets experienced a latency of no more than 5 clock cycles, e.g. 5ns at 1Ghz.

We evaluated these metrics when varying the different parameters described in Section 4 for the different traces. We present here a subset of the results, a more detailed collection of results can be found at [8].

Table 2 shows results in terms of clock cycle budget, which is the maximum number of clock cycles allowed for a stateful function to complete execution, while sustaining a given throughput. For example, to sustain 100% throughput using queues of size 10 (headers) does not provide any benefit, as the clock cycle budget is 1 for each trace and flow key. However, by adding more capacity to queues up to 100, budget improves even when using only 1 queue, allowing for functions spanning 20 clock cycles for all flow keys with chi-15, and 4 clock cycles with sj-12, but only when aggregating packets per 5-tuple. Clearly, long queues impact latency. Both clock cycle budget and latency improve if we can admit for a lower throughput of 99.9%, i.e. allowing for 0.1% drop probability. Clearly, reducing utilization (100% in our experiments) reduces further the risk of drop while maintaining the same cycle budget.

6. DISCUSSION

Issues with blocking architectures

While the proposed solution enables the execution of more complex operations directly in the data plane, it implements a blocking architecture. That is, for particular workloads, the data plane is unable to offer line rate forwarding throughput. As a consequence, the processing programmed in the data plane should be adapted to the expected network load characteristics, for the line rate to be achievable. Our work helps in defining the boundaries of the achievable performance, for a given workload and set of operations. An additional problem of the dependency on the workload is the possibility to exploit such dependency, e.g., to perform a denial of service attack on the data plane. However, the ability to program stateful algorithms in the data plane should help in detecting and mitigating such exploitations at little cost.

What can we do more with more clock cycles? We do not have yet a concrete example of application, however, if one can tolerate a blocking architecture, she can trade the complexity of investigating hardware circuit design for a specific function, e.g. to enforce atomic execution as in Banzai [20], with the possibility of using simpler but slower hardware blocks. To the far end, we envision the possibility of using a general purpose packet processor, carefully programmed to complete execution in a longer, but bounded, clock cycle budget, with predictable performance when the traffic characteristics are known. Finally, another option is that of supporting larger memories (e.g. DRAM) which have slower access times (> 1 clock tick at 1Ghz) to read and write values. The same multi-queue scheduling approach could be used to coordinate access to multiple parallel memory banks, where each bank is associated to a queue.

7. CONCLUSION

This paper presented a model for a packet processing pipeline which allows execution of complex functions that read and write data plane’s state at line rate, when read and write operations are...
performed at different stages. Prevention of data hazards is performed by stalling the pipeline. By using simulations on real traffic traces from both carrier and datacenter networks, we show that such model can be applied with little or no throughput degradation. The exact clock cycle budget and latency depends on the packet size distribution (more with larger packets) and on the granularity of the flow key used to access state (more with longer flow keys, e.g. the 5-tuple). The code used for the simulations and additional results are available at [8].

Acknowledgements

This work has been partly funded by the EU in the context of the H2020 “BEBA” project (Grant Agreement: 644122).

8. REFERENCES

[1] The CAIDA UCSD anonymized internet traces - Chicago 2015-02-19. http://www.caida.org/data/passive/passive_2015_dataset.xml.
[2] The CAIDA UCSD anonymized internet traces - San Jose 2012-11-15. http://www.caida.org/data/passive/passive_2012_dataset.xml.
[3] The CAIDA UCSD statistical information for the CAIDA anonymized internet traces. http://www.caida.org/data/passive/passive_trace_statistics.xml.
[4] Facebook FBFlow dataset - cluster B. https://www.facebook.com/network-analytics.
[5] Intel FlexPipe. http://www.intel.com/content/dam/www/public/us/en/documents/product-briefs/ethernet-switchfm6000-series-brief.pdf.
[6] IXP4XX product line of network processors. http://www.intel.com/content/www/us/en/intelligent-systems/previous-generation/intel-ixp4xx-intel-network-processor-product-line.html.
[7] MAWILab traffic trace - 2015-07-20. http://www.fukuda-lab.org/mawilab/v1.1/20150720.html.
[8] OPP-SIM source code and results repository. https://github.com/ccascone/opp-sim.
[9] XPliant ethernet switch product family. http://www.cavium.com/XPliant-Ethernet-Switch-ProductFamily.html.
[10] M. Alizadeh, T. Edsall, S. Dharmapurikar, R. Vaidyanathan, K. Chu, A. Fingerhut, V. T. Lam, F. Matus, R. Pan, N. Yadav, and G. Varghese. Conga: Distributed congestion-aware load balancing for datacenters. In ACM SIGCOMM ’14.
[11] G. Bianchi, M. Bonola, A. Capone, and C. Cascone. Openstate: Programming platform-independent stateful openflow applications inside the switch. ACM SIGCOMM CCR, April 2014.
[12] P. Bossart, G. Gibb, H.-S. Kim, G. Varghese, N. McKeown, M. Izzard, F. Mujica, and M. Horowitz. Forwarding metamorphosis: Fast programmable match-action processing in hardware for sdn. In ACM SIGCOMM ’13.
[13] R. Fontugne, P. Borgnat, P. Abry, and K. Fukuda. MAWILab: Combining diverse anomaly detectors for automated anomaly labeling and performance benchmarking. In ACM CoNEXT ’10.
[14] A. Kaufmann, S. Peter, T. Anderson, and A. Krishnamurthy. FlexNIC: rethinking network DMA. In USENIX HotOS ’15.
[15] J. Martins, M. Ahmed, C. Raiciu, V. Olteanu, M. Honda, R. Bifulco, and F. Huici. Clickos and the art of network function virtualization. In USENIX NSDI ’14.
[16] N. McKeown, T. Anderson, H. Balakrishnan, G. Parulkar, L. Peterson, J. Rexford, S. Shenker, and J. Turner. Openflow: Enabling innovation in campus networks. ACM SIGCOMM CCR, April 2008.
[17] M. Moshref, A. Bhargava, A. Gupta, M. Yu, and R. Govindan. Flow-level state transition as a new switch primitive for sdn. In ACM HotSDN ’14.
[18] S. Pontarelli, M. Bonola, G. Bianchi, A. Capone, and C. Cascone. Stateful Openflow: Hardware proof of concept. In IEEE HPSR ’15.
[19] A. Roy, H. Zeng, J. Bagga, G. Porter, and A. C. Snoeren. Inside the social network’s (datacenter) network. In ACM SIGCOMM ’15.
[20] A. Sivaraman, A. Cheung, M. Budiu, C. Kim, M. Alizadeh, H. Balakrishnan, G. Varghese, N. McKeown, and S. Licking. Packet transactions: High-level programming for line-rate switches. In ACM SIGCOMM ’16.
[21] D. L. Tennenhouse and D. J. Wetherall. Towards an active network architecture. In DARPA Active Networks Conference and Exposition, 2002.