LETTER

A 0.88-pJ/bit 28 Gb/s quad-rate 1-FIR 2-IIR decision feedback equalizer with 21 dB loss compensation in 65 nm CMOS process

Yunha Kang1 and Junyoung Song1, a)

Abstract This paper describes quad-rate 1-FIR 2-IIR decision feedback equalizer (DFE) with summer reduction technique for high-speed serial communication in a 65 nm CMOS technology. The proposed DFE halves the number of summers by using resettable slicer and summer with multiplexer. Therefore, the proposed DFE reduces power consumption significantly because summer dissipates a lot of power. The DFE that is verified by pre-layout simulations achieved 0.69 unit-interval (UI) eye-opening. The proposed DFE that is designed with a 65-nm technology operates at 28 Gb/s and occupies 0.023 mm². Finally, the power efficiency of the proposed DFE is 0.88-pJ/bit.

Keywords: receiver, high-speed wireline, decision feedback equalizer, infinite impulse response filter, low power

1. Introduction

As high-speed wireline communication is grown, the data-rate has increased incredibly [1, 2, 3, 4]. Thus, inter-symbol interference ( ISI) becomes more severe as the signal is distorted due to channel bandwidth limitation [5, 6]. Consequently, the demand for the performance of equalizers to remove the ISI caused by channel loss has also increased [7]. The continuous-time linear equalizer (CTLE) has been widely implemented to remove the ISI in high-speed serial links [8, 9, 10, 11, 12]. The CTLE compensates signal distortion without using a sampling clock. However, the CTLE amplifies both signal and noise, causing signal-to-noise ratio (SNR) degradation. Therefore, the DFE has been proposed to eliminate long-tail ISI without amplifying noise [13, 14, 15, 16, 17, 18, 19, 20, 21]. The non-linear equalizers are classified into two types: loop-unrolling DFE and n-tap direct finite impulse response (FIR) DFE. The conventional half-rate loop-unrolling DFE is shown in Fig. 1(a). The loop-unrolling DFE alleviates strict 1UI timing constraints caused by critical path in DFE [14, 15, 16]. However, loop-unrolling DFE requires more summers and d flip flops than n-tap direct FIR DFE, so loop-unrolling DFE consumes more power. The half-rate n-tap direct FIR DFE that is shown in Fig. 1(b) also consumes a lot of power as the number of taps increases to remove ISI [4, 17]. So, infinite impulse response (IIR) DFE has been reported to mitigate power penalty [18, 19, 20, 21, 22]. The IIR filter replaces the multiple discrete taps to reduce active area and power consumption.

In this paper, the quad-rate 1-FIR 2-IIR DFE with summer reduction technique is proposed. A typical quad-rate DFE has four summers that consume a lot of power. Therefore, we presented a low-power hybrid DFE that is implemented by resettable slicer and summer with multiplexer. The proposed DFE achieved a power reduction by 33% compared to a typical quad-rate DFE. The proposed low-power hybrid DFE that is verified by pre-layout simulations occupies 0.023 mm². Finally, the power efficiency of the proposed DFE is 0.88-pJ/bit.

The organization of the paper is as follows. Section 2 presents the architecture of the proposed DFE. The circuit implementations are shown in Section 3. The simulation results are presented in Section 4, conclusions follow in Section 5.

2. Proposed DFE architecture

The overall architecture of the receiver is shown in Fig. 2. The receiver consists of a CTLE to test the performance of the proposed DFE and the proposed DFE. The differential signals have been expressed as single-ended for simplicity. The proposed DFE is composed of the even path and odd path. Even path is sampled by CLK0 and CLK180, odd path is sampled by CLK90 and CLK270. A typical DFE has summers depending on the number of interleaves (shown as a gray line in Fig. 2) [4, 18, 19, 20, 23, 24, 25]. The proposed DFE halves the number of summers by using resettable slicer and summer with multiplexer. The resettable slicer operates when clock is high, so the resettable slicer has low power consumption. The multiplexer is implemented by stacking the transistor. So, the multiplexer operates without additional power consumption. Therefore,
the proposed DFE has a simple structure and reduces power consumption and active area. Fig. 3 illustrates the block diagram of the proposed 1-FIR 2-IIR hybrid DFE with summer reduction technique. The proposed DFE consists of two summers, slicers, latches, flip-flops, and two IIR filters. The $\alpha_1$ and $\alpha_2$ are muxed of S0 and S180, and S90 and S270, respectively. Consequently, the FIR tap of the two phases is eliminated with one summer by muxing output of the slicer. Because current-mode logic (CML) summer consumes a lot of power [3, 26, 27], the proposed DFE significantly reduces power consumption with the summer reduction technique. The timing diagram of the proposed DFE is shown in Fig. 4. S0 is sampled when CLK0 is high and reset when CLK0 is low. The rest of the phases are the same. Thus, the signals $\alpha_1$ and $\alpha_2$, which muxed the output of the slicer, are sufficiently settled within 1UI. As a result, the proposed DFE is implemented two summers in four interleaves.

3. Circuit implementation

3.1 Summer

Fig. 5 shows a summer with multiplexer implementation in even path. There are five input fairs as IN, S0, S180, IIR[1], and IIR[2], respectively. IN is the output of the CTLE as the input of the summer. The FIR tap is implemented with multiplexer and output of the slicer (S0 and S180 are utilized in even path summer, S90 and S270 are utilized in odd path summer). Finally, IIR[1:2] are the output of the IIR1/MUX and IIR2/MUX, respectively. The proposed summer with multiplexer is the CML circuit, and the coefficient of each tap is adjusted externally. In the proposed summer, the multiplexer is implemented by stacking the transistor at the first post-cursor tap. Therefore, the FIR tap of two phases is implemented in one summer.

3.2 Slicer

The slicer that operates at CLK0 out of 4-phase is shown in Fig. 6. The slicer has three major design points. First, the transmission gate is implemented to maintain the input of the slicer because the summer operates in full-rate. Second, connect cross-coupled capacitors to the input and output of the slicer to eliminate the kickback effect that occurs when the signal of a large swing is coupled to the input node through the gate-to-drain capacitor [28]. Finally, charge-steering logic (CSL) circuit is utilized instead of CML circuit to enhance the power efficiency [29]. The CSL slicer consumes power when CLK0 is high, and the slicer is reset when CLK0 is low. So, the CSL slicer achieves high power efficiency.
3.3 IIR filter

The FIR filter removes one discontinuous post-cursor. The multi-tap FIR DFE that requires more slicers or d flip-flops to remove the long-tail ISI. So, the multi-tap FIR DFE consumes a lot of power. The IIR filter that removes multiple post-cursors consumes less power compared to the FIR filter [30, 31]. Fig. 7 illustrates the adjustable IIR filter. The IIR filter operates in full-rate and adjusts long-tail depending on the time constant. The time constant is determined by R and C. The IIR filter effectively eliminates long-tail ISI by adjusting C value. Then, the IIR filter is controlled by multiplexer implemented by stacking the transistors. So, the IIR filter that replaces the multiple discrete taps reduces power consumption.

4. Simulation results

The proposed DFE is designed with 65-nm technology and tested in pre-layout simulations. The proposed DFE is verified by slow-slow (SS) corner 40°, the worst case, with 1.2 V supply voltage using a spectre. Fig. 8 shows the layout of the proposed DFE excluding the CTLE. The proposed DFE occupies 0.023 mm². The simulation result of channel frequency response is shown in Fig. 9(a). Fig. 9(b) depicts eye-diagram after channel with 21-dB loss at 14GHz. The eye is completely closed. Fig. 10(a) and Fig. 10(b) illustrate the eye-diagram after the CTLE with minimum boosting and maximum boosting, respectively. The eye-opening after the CTLE with minimum boosting is achieved 0.26 UI. In maximum boosting, eye-opening is achieved 0.58 UI.

The simulation results of a typical quad-rate DFE are shown in Fig. 11. A typical quad-rate DFE is simulated with maximum boosting of the CTLE. A typical quad-rate DFE has four summer. So, the output of each summer is sampled by CLK0, CLK90, CLK180 and CLK270, respectively. The eye-opening of a typical quad-rate DFE is achieved 0.69 UI. The power efficiency of a typical quad-rate DFE is 1.32-pJ/bit.
Fig. 12 depicts simulation results of the proposed 1-FIR 2-IIR DFE with summer reduction technique eye-diagram after CTLE (a) maximum boosting (b) minimum boosting.

Table I  Power comparison of a typical DFE and the proposed DFE.

|                      | Typical quad-rate DFE | Proposed DFE |
|----------------------|-----------------------|--------------|
| Supply voltage (V)   | 1.2                   | 1.2          |
| Data rate (Gbps)     | 28                    | 28           |
| Number of summers    | 4                     | 2            |
| Summer power consumption (mW) | 21.14               | 12.38        |
| Total power (mW)     | 37.12                 | 24.8         |
| Power efficiency (pJ/bit) | 1.32               | 0.88         |

5. Conclusions

The quad-rate 1-FIR 2-IIR DFE with summer reduction technique is proposed in 65 nm CMOS technology for high-speed wireline communication. The proposed DFE halves the number of summers by using resettable slicer and summer with multiplexer. Also, the proposed DFE further reduces power by using a quad-rate structure and IIR filters. The proposed DFE reduces power consumption by 33% compared to a typical quad-rate DFE. The maximum eye-opening of the proposed DFE is 0.69 UI, and power efficiency is 0.88-pJ/bit at 28 Gb/s.

Acknowledgments

This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (NRF-2018R1D1A1A02086062); fabrication was supported by the MPW of IDEC. This work was supported by Incheon National University (International Cooperative) Research Grant in 2021.

References

[1] K. Chang, et al.: “Evolution of wireline transceiver standards: various, most-used standards for the bandwidth demand,” IEEE Solid-State Circuits Mag. 7 (2015) 47 (DOI: 10.1109/MSSC.2015.2477015)
[2] R. Navid, et al.: “A 40 Gb/s serial link transceiver in 28 nm CMOS technology,” IEEE J. Solid-State Circuits 50 (2015) 814 (DOI: 10.1109/JSSC.2014.2374176)
[3] T. Beukema, et al.: “A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization,” IEEE J. Solid-State Circuits 40 (2005) 2633 (DOI: 10.1109/JSSC.2005.856584)
[4] A. Agrawal, et al.: “A 19-Gb/s serial link receiver with both 4-tap FFE and 5-tap DFE functions in 45 nm SOI CMOS,” IEEE J. Solid-State Circuits 47 (2012) 3220 (DOI: 10.1109/JSSC.2012.2216412)
[5] A. Cristofoli, et al.: “Efficient statistical simulation of intersymbol interference and jitter in high-speed serial interface,” IEEE Trans. Compon. Packag. Manuf. Technol. 4 (2014) 480 (DOI: 10.1109/TCMT.2013.2282530)
[6] G. Chen, et al.: “A high efficient CTLE for 12.5 Gbps receiver of JESD204B standard,” IEICE Electron. Express 15 (2018) 20180617 (DOI: 10.1587/exe.15.20180617)
[7] J.F. Bulzacchelli: “Equalization for electrical links: current design techniques and future directions,” IEEE Solid-State Circuits Mag. 7 (2015) 23 (DOI: 10.1109/MSSC.2015.2475996)
[8] W.-S. Kim, et al.: “A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms,” IEEE
W.-S. Kim and W.-Y. Choi: “A 10-Gb/s low-power adaptive equalizer using enhanced low-frequency gain control method,” IEEE J. Solid-State Circuits 39 (2004) 419 (DOI: 10.1109/JSSC.2003.822774)

[10] J. Lee: “A 20-Gb/s adaptive equalizer in 0.13/μm CMOS technology,” 2006 IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers (2006) (DOI: 10.1109/ISSCC.2006.1696057)

[11] H.-Y. Joo and L.-S. Kim: “A data-pattern-tolerant adaptive equalizer using the spectrum balancing method,” IEEE Trans. Circuits Syst. II, Exp. Briefs 57 (2010) 228 (DOI: 10.1109/TCSI.2010.2040309)

[12] W.-S. Kim and W.-Y. Choi: “A 10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram,” IEICE Electron. Express 10 (2013) 20130030 (DOI: 10.1587/elex.20130030)

[13] W.-H. Shin, et al.: “A DFE receiver with equalized VREF for multidrop single-ended signaling,” IEEE Trans. Circuits Syst. II, Exp. Briefs 60 (2013) 412 (DOI: 10.1109/TCSI.2013.2258271)

[14] J. Chen and R. Bashirullah: “A 12.4-mW 4.5-Gb/s receiver with majority-voting 1-tap speculative DFE in 0.13-μm CMOS,” IEEE Trans. Circuits Syst. II, Exp. Brief 60 (2013) 867 (DOI: 10.1109/TCSI.2013.2281946)

[15] Y. Zhang and X. Yang: “A 36Gb/s wireline receiver with adaptive CTLE and 1-tap speculative DFE in 0.13 um BiCMOS technology,” IEICE Electron. Express 17 (2020) 20200009 (DOI: 10.1587/elex.17.20200009)

[16] C.-H. Bae and C. Yoo: “Data and edge decision feedback equalizer with > 1.0-UI timing margin for both data and edge samples,” IEICE Electron. Express 11 (2014) 20140274 (DOI: 10.1587/elex.11.20140274)

[17] H. Wang and J. Lee: “A 21-Gb/s 87-mW transceiver with FFE/DFE/analog equalizer in 65-nm CMOS technology,” IEEE J. Solid-State Circuits 45 (2010) 909 (DOI: 10.1109/JSSC.2010.2040117)

[18] K.-Y. Chen, et al.: “A 0.31-PJ/bit 20-Gb/s DFE with 1 discrete tap and 2 IIR filters feedback in 40-nm LP CMOS,” IEEE Trans. Circuits Syst. II, Exp. Brief 64 (2017) 1282 (DOI: 10.1109/TCSI.2016.2645698)

[19] S. Shahramian and A.C. Carusone: “A 0.41 pJ/Bit 10-Gb/s hybrid 2 IIR and 1 discrete-time DFE tap in 28 nm-LP CMOS,” IEEE J. Solid-State Circuits 50 (2015) 1722 (DOI: 10.1109/JSSC.2015.2402218)

[20] B. Kim, et al.: “A 10-Gb/s compact low-power serial I/O with DFF-IIR equalization in 65-nm CMOS,” IEEE J. Solid-State Circuits 44 (2009) 3526 (DOI: 10.1109/JSSC.2009.2031015)

[21] S. Son, et al.: “A 2.3-mW, 5-Gb/s low-power decision-feedback equalizer receiver front-end and its two-step, minimum bit-error-rate adaptation algorithm,” IEEE J. Solid-State Circuits 48 (2013) 2693 (DOI: 10.1109/JSSC.2013.2274904)

[22] S. Shahramian, et al.: “Decision feedback equalizer architectures with multiple simultaneous infinite impulse response filters,” IEEE Trans. Circuits Syst. II, Exp. Brief 59 (2012) 326 (DOI: 10.1109/TCSI.2012.2195055)

[23] G. Jeon and Y.-B. Kim: “A 4Gb/s half-rate DFE with switched-cap and IIR summation for data correction,” IEEE International Symposium on Circuits and Systems (2017) (DOI: 10.1109/ISCAS.2017.8050891)

[24] G. Jeon and Y.-B. Kim: “A quarter-rate 3-tap DFE for 4Gbps data rate with switched-capacitors based 1st speculative tap,” International SoC Design Conference (2017) 244 (DOI: 10.1109/ISOCC.2017.8368875)

[25] A. Bandiziol, et al.: “Design of a half-rate receiver for a 10Gbps automotive serial interface with 1-tap-unrolled 4-taps DFE and custom CDR algorithm,” IEEE International Symposium on Circuits and Systems (2018) (DOI: 10.1109/ISCAS.2018.8351310)

[26] T.O. Dickson, et al.: “A 12-Gb/s 11-mW half-rate sampled 5-tap decision feedback equalizer with current-integrating summers in 45-nm SOI CMOS technology,” IEEE J. Solid-State Circuits 44 (2009) 1298 (DOI: 10.1109/JSSC.2009.204733)

[27] J.F. Bulzacchelli, et al.: “Power-efficient decision-feedback equalizers for multi-Gb/s CMOS serial links,” IEEE Radio Fre-