A Systematic Journal of Multipliers Accuracy and Performance
E. Jagadeeswara Rao, Durgesh Nandan, R.V. Vijaya Krishna, K. Jayaram Kumar

ABSTRACT---Low power and efficient architecture of computer arithmetic is demanded of real time Digital signal processing. Out of all arithmetic units, the multiplier is most important and frequently used arithmetic component in literature. As we know that there are many multipliers exist in the literature and everyone has his own pro-corns. But there is a gap in literature, no one gets compared all popular multiplier technique at same platform and discuss their advantages and limitations at one place. This research work outlines the most popular five multiplier techniques (like Wallace, modified, Vedic, Russian Peasant and Logarithm) and compares them, highlights merits, demerit for further improvements. This comprehensive study includes the systematic development, compares the latest design of every multiplier and justified that which one is better over other reported multiplier is also highlighted.

Keywords: Wallace multiplier, Modified both multiplier, Vedic multiplier, Russian peasant multiplier Logarithm multiplier.

I. INTRODUCTION

Multiplication is main component in arithmetic circuits. It is used frequently in Digital signal processing (DSP), Image processors and neural network. Every DSP and image processors consist of multiplication functions like multiply, accumulate, Multiplier-accumulator (MAC) convolution and filtering. In DSP algorithms multiplication takes around 80% of total execution time compared to other operations. So, Multiplier performance decides the overall performance of DSP algorithm performance.

In this research work, we only focus on the various types of the multiplier designs for performing comparative analysis about hardware performance and accuracy concerns. Not only that, we try to find the most suitable multiplier for the various type of DSP applications and Image Processing applications [1], [2], [3]. The comparative performance comparison was done among the most popular five multiplier techniques (like Wallace, Modified, Vedic, Russian Peasant and Logarithm). Rest of research paper is rearranged as follows: Reported literature has been explored further in Section 2, Section 3 explores the comparison of results. Finally, the finding of the multiplier design is concluded in Section 4.

II. SYSTEMATIC LITERATURE

As we discuss earlier, there is 1000 of multiplier in literature but no one is perfect. Everyone has is own pro-corns. For accuracy and performance analysis of multiplier, 5 most popular multiplier get chosen and discussed in this research paper. These are Wallace Multiplier (WM), Modified Both Multiplier (MBM), Vedic Multiplier (VM), Russian Peasant Multiplier (RPM) and Logarithm Multiplier (LM). One by one, we have discussed systematic development of each multiplier.

A. Wallace Multiplier

At 1964, C. S. Wallace has proposed the new fast multiplier scheme Known as WM based on the sequential adding stages reduction by reducing the Partial Product (PP) accumulation [4]. In 1998, M. E. Robinson and E. Swartzlander Junior has proposed WM by using 4:3 counters for optimizing the hardware performance and found up to 10% less delay [5]. In 2010, Ron S. Waters and E. Swartzlander Junior has modified the conventional WM with a nearly same delay [6]. In 2011, S. Rajaram and K. Vanithamani has proposed a WM which reduce the delays [7], [8], [9]. The modified WM reduces 80% of HAs [10].

Fast column compression techniques in multiplication have been acquired by using combination of two different designs. The results demonstrated that fast column compression multiplier is 41.1% faster than the 64-bit regular WM [11]. 8-Bit hybrid tree multiplier is developed by combining Wallace and Dadda methods and found 40% of power reduction [12]. The modifications of Wallace/Dadda multiplier use carry-look-ahead adders as a replacement of full adders [13], [14]. In 2018, E. Jagadeeswara Rao (2018) proposed high speed WM [15]. In this design a high-speed adder with 4-2 and 8-2 adder compressor was used at reduction stage and increases speed 25% in comparison of reported WMs [15].

B. Modified Booth Multiplier

In 1950, Booth Donald has proposed new algorithm for multiplying two unsigned (or signed) numbers which is known as Booth multiplier [16]. In 2000, Chang Yeh and Chein Wei Jen has proposed a new modified Booth Encoding Scheme (MES) [17]. It increases 25% speed in comparison of conventional MBM [17]. In same year 2000, Fayez Elguibaly has proposed MBM with parallel MAC unit [18]. It was three times faster than the standard MAC unit. In 2007, Zhou Shun et al. has proposed a radix-4 MBM with
multi precision reconfigurable scheme which can be cascaded to comply with the different input length [19]. In 2010, S. R. Kuang and J. P. Wang has proposed low power configurable MBM [20]. But it had extra overhead circuit, it has hardware overhead in comparisons of the regular multipliers but their power consumption is significantly reduced. In 2012, R. P. Rajput and M. N. S. Swamy has proposed a high speed MBM which uses CSA and CLA [21]. In 2014, Kostas Tsoumanis et. al. has proposed MBM with Fused Add Multiply (FAM) [22]. In 2016, K. Tsoumanis and N. Alexos has developed a new MBM hardware with pre-encoded scheme, in which reduce the area at encoding stage also reduce delay and power consumption [23]. In 2017, W. Liu and C. Wang has designed a new approximate radix-4 MBM in which reduce the power and delay [24]. Also designed new two approximate PP generation circuits and reduce the area at this level compare to existing PP generation circuit.

C. Vedic Multiplier

In 2009, P. Mehta and D. Gawali has first time to compare the traditional multiplier and VM based on Urdhva Tiryakham and give the same hardware expense [25]. In 2012, Kanchigi et. al. has designed a VM architecture with pipelined technique [26]. It performs with high speed and low power compare to traditional WM and MBM. In 2013, Pavan Kumar U.C.S et al. designed a VM based on Nikhilam sutra using barrel shifter with reduced 45% delay [27].

In 2014, R. Anjana. et. al. has designed a VM with kogge stone adder with 25% enhanced speed [28], [29]. In 2014, Hardic Sangani et. al. has proposed VM based on Differential Cascade Pre-resolve Adiabatic Logic (DCPAL) with reduced 57% power [30]. In 2016, K. D. Rao et. al. has proposed VM based on the URDHVA TIRYAKBHYAM sutra and an NxN Vedic real multiplier with minimum path delay architecture is developed [31]. In 2017, R. Katirepalli and T. Hamiotakis has (2017) proposed an efficient design of VM using Manchester Carry Chain (MCC) adder in a hierarchal approach [32]. In 2018, S. Sharma and Vangmayee has designed VM using Gate Diffusion Insulator (GDI) with reduced power and area [33].

D. Russian Peasiant Multiplier

In 2014, K. Gunasekaran and M. Manikandan has proposed a new multiplier architecture is called Russian peasant multiplier by using CSA [34]. It increases 25% speed in comparison of traditional VM. In same year with same author combination has designed the RPM with sklansky adder with reduced area and delay compare in comparison of RPM [35]. In 2016, C. Uthaya Kumar and B. Justus Rabi has proposed a RPM with Modified Square Root Carry Select Adder (MRSCSA) with improvement of 18.32 % power consumption compare to conventional RPM [36]. In 2017, N. C. Sendhikumar has designed the RPM by using RCA with improvement of 10.45 % delay compare to existing RPM [37]. In 2018, E. Jagadeeswara Rao and A. Rama Vasantha has designed approximate RPM with high speed adder compressor in which adder compressor designed with 8-2 adder compressor. It also reduces 25% delay compare to traditional RPM [38].

E. Logarithm Multiplier

In 1962, J.N. Mitchell was suggested an algorithm which is based on add-and-shift operation for the logarithm multiplication and logarithm division [39]. In 1975, Swartzlander et. al have suggested the sign logarithm number system [40]. It was fast algorithms for performing basic arithmetic operations. In 1999, SanGregory's has proposed correcting algorithm [41]. That was was simple and fast in operation because it uses only mantissa's four Most Significant Bit (MSB) for adjustment. In 2006, V. Mahalingam et.al has suggested the Operand Decomposition (OD) [42]. It is as an independent approach to minimize the error and has applied to all previous logarithmic multiplication approaches. During 2010 to 2013, the iterative logarithmic approximation was introduced which was based on the correction terms with the high-level of parallelism [43], [44]. In 2016-2018, Durgesh Nandan et. al. has suggested various changes in logarithm multiplier to make it best in comparisons of existing design [45], [46], [47], [48], [49], [50], [51], [52].

III. RESULTS

For proper understanding and performance analysis of existing most 5 popular multipliers, we study the all latest design of WM, MBM, VM, RPM and LM.

Table 1: Hardware performance comparison of various multipliers

| Design  | Area (Slices/LUTs) | Delay (ns) | Errors (%) |
|---------|-------------------|------------|------------|
| WM [4]  | 93 LUTs/182 Slices | 31.469     | --         |
| WM [7]  | 79 LUTs/142 Slices | 16.556     | --         |
| WM [11] | 77 LUTs/112 Slices | 23.587     | --         |
| WM [12] | 59 LUTs/113 Slices | 19.662     | --         |
| WM [13] | 52 LUTs/99 Slices  | 14.329     | --         |
| WM [14] | 45 LUTs/88 Slices  | 15.784     | --         |
| WM [15] | 41 LUTs/79 Slices  | 9.033      | --         |
| MBM [16]| 65 Slices/105      | 14.567     | --         |
| MBM [21]| 59 Slices/101      | 10.551     | --         |
| MBM [22]| 68 LUTs/110 Slices | 9.257      | --         |
| MBM [23]| 69 LUTs/106 Slices | 11.728     | --         |
| MBM [24]| 63 LUTs/102 Slices | 12.827     | --         |
| VM [25]| 101 LUTs/199 Slices| 31.869     | --         |
| VM [26]| 106 Slices/195 Slices/182 LUTs | 25.646 | --         |
All latest architecture design of multipliers has been simulated by using Xilinx 14.7. Analysis has been done in terms of accuracy as well as hardware complexity. Results are implemented and applied with the same 8-bit input patterns for fair error analysis, which is shown in Table 1.

### IV. CONCLUSION

Till now, many authors try to concluded various design of multiplier and which one is best multiplier till ever at literature but they were partial concluded. In this paper we discuss about the multipliers, systematic development in field of multiplier and which one is best in what condition. This comprehensive study includes the techniques used by researchers to improve the design of multiplication. Based on this analysis conclude that the logarithmic multiplier is the best choice for designers if accuracy is not main concern. But the Wallace multiplier is the most efficient design in terms of area, speed, latency, accuracy. However, if logarithm multiplier is implemented by logarithm converter and antilogarithm converter with advanced correction circuit, it must become the most efficient design with best performance. This enhancement is hoped to contribute significant improvements in digital signal processing systems and image processing area.

### REFERENCES

1. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, “IMPACT: Imprecise adders for Low-Power Approximate Computing”, Proc. of Int. Symp. On Low Power Electronics and Design (ISLPED), 1-3 Aug. 2011
2. S. Cheemalavagu, P. Korkmaz, K.V. Palem, B.E.S. Akgui, and L.N. Chakrapani, “A Probabilistic CMOS Switch and its Realization by Exploiting Noise,” in Proc. IFIP-VLSI Soc, Perth, Australia, Oct 2005
3. H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, C. Lucas, “Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications”, IEEE Trans. on Circuits and Systems I: Regular Papers, Vol. 57, No. 4, pp. 850-862, April 2010
4. Wallace, C.S., “A Suggestion for a Fast Multiplier”, IEEE Trans. Electron. Comput., vol. 13, no. 1, pp. 14-17, Feb., 1964.
5. Moises E. Robinson and Earl Swartzlander, Jr., “A Reduction Scheme to Optimize the Wallace Multiplier”, IEEE Proc. Int. Conf., Comput. Design: VLSI in Comput. and Processors, pp. 122-127, Oct. 1998.
6. Ron S. Waters and Earl E. Swartzlander, Jr., “A Reduced Complexity Wallace Multiplier Reduction”, IEEE Trans., pp. 1134-1137, Aug., 2010.
7. S. Rajaram and K. Vaniythamani, “Improvement of Wallace multipliers using Parallel prefix adders”, IEEE Int. Conf. on Signal Process., Comm., Computing and Networking Technologies, pp. 781-784, July, 2011.
8. D. Shin and S. Kunita, “Approximate logic synthesis for error tolerance applications”, Proc. of Design, Automatic and Test in Europe Conf. and Exhibition (DATE), pp. 957-960, 2010.
9. A.B. Kahng and S. Kang, “Accuracy-configurable adder for Approximate Arithmetic Design”, Proc. of Design Automatic Conf. (DAC), pp. 820-825, 2012.
10. S. Anju, and M. Saravanan, “High Performance Datta Multiplier Implementation Using High Speed Carry Select Adder”, Int. J. of Adv. Res. in Computer and Comm. Engg., 2(3), 2013.
11. Z. Wang, G. A. Jullien and W.C. Miller, “A New Design Technique for Column Compression Multipliers”, IEEE Trans. on Computers, 44(8), pp. 962-970, 1995.
12. P. Anitha and P. Ramanathan, “A New Hybrid Multiplier using Datta and Wallace Method”, Proc. of Int. Conf. on Electronics and Comm. Systems (ICECS), pp. 1-4, IEEE, 2014.
13. W. Chu, A. I. Unwala, P. Wu and E. Swartzlander, “Implementation of a High-Speed Multiplier using Carry Look-Ahead Adders”, Proc. of Asilomar Conf. on Signals, Systems and Computers (pp. 400-404). IEEE, 2013.
14. P. Samundiswary, K. Anitha, “Design and Analysis of CMOS Based DADDA Multiplier”, Int. J. of Comp. Engg. and Management ICJEM, 1(16), 12-17, 2013.
15. E. Jagadeeswara Rao, K. Jayram Kumar and T.V. Prasad, “Design of high-speed Wallace Tree Multiplier using 8-2 and 4-2 adder compressor”, Int. J. of Engg. And Tech., PP. 2386-2390, 2018.
16. A.D. Booth, “A Signed Binary Multiplication Technique”, Jour. Of Mech. Appl. Math., vol. 4, pp. 236-240, Oxford University Press,1951.
17. Wen-Chang Yeh and Chen-Wei Jen, “High-Speed Booth Encoder Parallel Multiplier Design”, IEEE Trans. on Compt., vol. 49, no. 7, pp.692-701, July, 2000.
18. Fayed Ebloubaly, “A Fast-Parallel Multiplier-Accumulator Using the Modified Booth Algorithm”, IEEE Trans. Circuits and Sys. II, Analog and Digital Signal Processing, vol. 57, no. 9, pp. 902-909, Sept., 2000.
19. Zhou Shun, Oliver A. Pf’ander, Hans Jorg Pfleiderer and Amine Bemak, “A VLSI architecture for a Run-time Multi-precision Reconfigurable Booth Multiplier”, 14th IEEE Int. Conf. on Electronics, Circuits and Systems, pp. 975-978, Dec., 2007.

| Design   | Area (Slices/LUTs) | Delay(ns) | Errors (%) |
|----------|--------------------|-----------|------------|
| VM [27]  | 104 Slices/189 LUTs| 23.355    | --         |
| VM [28]  | 99 Slices/178 LUTs | 22.556    | --         |
| VM [30]  | 102 Slices/185 LUTs| 34.674    | --         |
| VM [31]  | 93 Slices/175 LUTs | 22.551    | --         |
| VM [32]  | 85 Slices/165 LUTs | 21.257    | --         |
| VM [33]  | 87 Slices/159 LUTs | 33.877    | --         |
| RPM [34] | 95 Slices/186 LUTs | 31.469    | --         |
| RPM [35] | 89 Slices/165 LUTs | 19.646    | --         |
| RPM [36] | 91 Slices/160 LUTs | 21.355    | --         |
| RPM [37] | 79 Slices/142 LUTs | 16.556    | --         |
| RPM [38] | 64 Slices/114 LUTs | 12.674    | --         |
| LM [39]  | 217 Slices/20 LUTs | 8.384     | 3.77       |
| LM [42]  | 271 Slices         | 13.868    | 1.449      |
| LM [48]  | 65 Slices          | 10.025    | 1.678      |
20. Shiam-Rong Kuang and Jian-Ping Wang, “Design of Power-Efficient Configurable Booth Multiplier”, IEEE Trans., Circuits and Sys. II Regular Papers, vol. 57, no. 3, pp. 568-580, March, 2010.
21. Ravindra P Rajput and M.N Shanmukha Swamy, “High speed Modified Booth Encoder multiplier for signed and unsigned numbers”, 14th IEEE Int. Conf. on Modelling and Simulation, pp. 649-654, 2012.
22. Kostas Tsoumanis, Sotiris Ydids, Constantinios Efstathios, Nikos Moschopoulos and Kiamal Pekmestzi, “An Optimized Modified Booth Decoder for Efficient Design of the Add-Multiply Operator”, IEEE Trans., Circuits and Systems I, Regular Papers, vol. 61, no. 4, pp. 1133-1143, April, 2014.
23. K. Tsoumanis, N. Axelos, N. Moshopoulos, G. Zervakis and K. Pekmestzi,” Pre-Encoded Multipliers Based on Non-Redundant Radix-4 Signed-Digit Encoding”, IEEE Trans. On Computers, vol. 65, pp. 670-676, Feb. 2016.
24. Weiqiang Liu, Liangyu Qian, Chenghua Wang, Honglan Jiang, Jie Han and Fabrizio Lombardi,“Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing”, IEEE Trans. On Computers, vol. 66, pp. 1435-1441, Aug. 2017.
25. Parth Mehta, Dhanashri Gawali, “Conventional versus Vedic mathematical method for Hardware implementation of a multiplier”, IEEE Int. Conf. on Advances in Computing, Control, and Telecommunication, pp. 640-642, 2009.
26. V. Kunigchi, L. Kulkarni and S. Kulkarni, “High speed and area efficient vedic multiplier,” 2012 International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, 2012, pp. 360-364.
27. Pavan Kumar U.C.S, Saiprasad Proud A and A. Radhika, “FPGA Implementation of high speed 8-bit Vedic multiplier using barrel shifter”, IEEE Int. Conf. on Energy Efficient Technologies for Sustainability, pp. 14-17, April, 2013.
28. R. Anjana, B. Abishna, M. Harshitha, E. Abhishek, V. Ravichandrand Dr. Suma MS, “Implementation of Vedic multiplier using Kogge Stone adder”, IEEE Int. Conf. on Embedded Sys., pp. 28-31, July, 2014.
29. Peter M. Kogge and Harold S. Stone, “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations”, IEEE Trans., Comput., vol. 8, no. 8, pp. 786-793, Aug. 1973.
30. Hardik Sangani, Tanay M. Modi and V.S. Kanchana Bhaasakaran, “Low Power Vedic Multiplier Using Energy Recovery Logic”, IEEE Int. Conf. on Advances in Computing, Communications and Informatics, pp. 640-644, Sept., 2014.
31. K. Deergha Rao, Ch. Gangadhar and Praveen K Korrai, “FPGA implementation of complex multiplier sing minimum delay Vedic real multiplier architecture”, IEEE Int. Conf. on Computer and electronic Engg. In Uttar Pradesh, pp. 9-11, Apr. 2016.
32. Raghava K. Kattrepalli and Themistoklis Haniotakis,“Power-Delay-area of Vedic multiplier using adaptable Manchester array chain adder”, IEEE Conf. on Communication and signal processing in India, pp. 6-8, Apr. 2017.
33. Sandesh Sharma and Vangmayee, “Design and analysis of 8-bit Vedic Multiplier in 90 nm Technology using GDI Technique”, Int. Jr. of Engg. And Tech., pp. 759-763, July 2018.
34. K. Gunasekaran and M. Manikandan, “Area Efficient Design of Reconfigurable FIR filter using Russian Peasant Multiplier with Modified Carry Select Adder”, Int. Jr. of Innovative Research and Studies (IJIRS), 3(12), pp. 138-151, Feb. 2014.
35. K. Gunasekaran and M. Manikandan, “High Speed Reconfigurable FIR filter using Russian Peasant Multiplier with Sklansky Adder”, Research Jr. of Applied Sciences, Engineering and Technology (RIASET), 8(28), pp. 2451-2456, Aug. 2014.
36. UthayKumar and B. Justus Rabi, “Design and Implementation of Modified Russian Peasant Multiplier using MSQRTCSLA based Fir Filter”, Indian Jr. of Science and Tech., 9(7), pp. 1-6, Feb. 2016.
37. N.C. Sendhikumar, Design and Implementation of Power Efficient Modified Russian Peasant Multiplier using Ripple Carry Adder”, Int. JR. of MC Square Scientific Research (IJMSSR), 9(2), pp. 154-165, Nov. 2017.
38. E. Jagadeeswara Rao and A. Rama Vasantha, “Design and implementation of high speed modified Russian peasant multiplier using 8-2 adder compressors”, International Journal of Research in Electronics & Communication Engineering, vol. 6, pp. 379-383, Sep. 2018.
39. J.N. Mitchell, “Computer Multiplication and Division using Binary Logarithms,” IRE Trans. Electronic Computers, Vol. 11, No. 6, pp. 512517, Aug. 1962.
40. S.L. SanGregory, R.E. Siferd, C. Brother and D. Gallagher, “Low-Power Logarithm Approximation with Approximate Radix-2 Adder”, IEEE Trans. Computers, Vol. 11, No. 6, pp. 1435-1441, Aug. 2017.
41. Parth Mehta, Dhanashri Gawali, “Conventional versus Vedic mathematical method for Hardware implementation of a multiplier”, IEEE Int. Conf. on Advances in Computing, Control, and Telecommunication, pp. 640-642, 2009.
42. V. Kunigchi, L. Kulkarni and S. Kulkarni, “High speed and area efficient vedic multiplier,” 2012 International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, 2012, pp. 360-364.
43. Pavan Kumar U.C.S, Saiprasad Proud A and A. Radhika, “FPGA Implementation of high speed 8-bit Vedic multiplier using barrel shifter”, IEEE Int. Conf. on Energy Efficient Technologies for Sustainability, pp. 14-17, April, 2013.
44. R. Anjana, B. Abishna, M. Harshitha, E. Abhishek, V. Ravichandrand Dr. Suma MS, “Implementation of Vedic multiplier using Kogge Stone adder”, IEEE Int. Conf. on Embedded Sys., pp. 28-31, July, 2014.
45. Peter M. Kogge and Harold S. Stone, “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations”, IEEE Trans., Comput., vol. 8, no. 8, pp. 786-793, Aug. 1973.
46. Hardik Sangani, Tanay M. Modi and V.S. Kanchana Bhaasakaran, “Low Power Vedic Multiplier Using Energy Recovery Logic”, IEEE Int. Conf. on Advances in Computing, Communications and Informatics, pp. 640-644, Sept., 2014.
47. K. Deergha Rao, Ch. Gangadhar and Praveen K Korrai, “FPGA implementation of complex multiplier sing minimum delay Vedic real multiplier architecture”, IEEE Int. Conf. on Computer and electronic Engg. In Uttar Pradesh, pp. 9-11, Apr. 2016.
48. Raghava K. Kattrepalli and Themistoklis Haniotakis,“Power-Delay-area of Vedic multiplier using adaptable Manchester array chain adder”, IEEE Conf. on Communication and signal processing in India, pp. 6-8, Apr. 2017.
49. Sandesh Sharma and Vangmayee, “Design and analysis of 8-bit Vedic Multiplier in 90 nm Technology using GDI Technique”, Int. Jr. of Engg. And Tech., pp. 759-763, July 2018.
50. K. Gunasekaran and M. Manikandan, “Area Efficient Design of Reconfigurable FIR filter using Russian Peasant Multiplier with Modified Carry Select Adder”, Int. Jr. of Innovative Research and Studies (IJIRS), 3(12), pp. 138-151, Feb. 2014.
Mahajan, “65 years journey of logarithm multiplier,” International journal of pure and applied mathematics, Vol.118 (14), pp. 261-266, 2018 (Scopus).

51. Durgesh Nandan, Mahajan, A. and Kanungo, J. (2018), “An efficient architecture of Iterative Logarithmic Multiplier,” International journal of engineering & technology (UAE). Vol.7 (2.16), pp. 24-28, 2018

52. Durgesh Nandan, Jitendra Kanungo and Anurag Mahajan, “An errorless Gaussian filter for image processing by using expanded operand decomposition logarithm multiplication,” Springer, Journal of ambient intelligence and humanized computing, DOI:10.1007/s12652-018-0933-x, 2018.

AUTHORS PROFILE

E. Jagadeeswara Rao, Dept. of Electronics & Communication Engg. Aditya College of Engg. & Tech., Surampalem, AP, India
Email id: jagadeesh@gmail.com

Dr. Durgesh Nandan, CL Educate Ltd. New Delhi, India, CL Educate Ltd. New Delhi, India
Email id: durgeshndano51@gmail.com

R.V. Vijaya Krishna, Dept. of Electronics & Communication Engg. Aditya College of Engg. & Tech., Surampalem, AP, India
Email id: rvvkrishnaece@gmail.com

K. Jayaram Kumar Dept. of Electronics & Communication Engg. Godavari Institute of Engg. And Tech. (A), Rajahmundry, AP, India
Email Id: jramworld@gmail.com