Development of Gentle Slope Light Guide Structure in a 3.4 µm Pixel Pitch Global Shutter CMOS Image Sensor with Multiple Accumulation Shutter Technology

Hiroshi Sekine * , Masahiro Kobayashi , Yusuke Onuki, Kazunari Kawabata, Toshiki Tsuboi, Yasushi Matsuno, Hidekazu Takahashi, Shunsuke Inoue and Takeshi Ichikawa

Article

Abstract: CMOS image sensors (CISs) with global shutter (GS) function are strongly required in order to avoid image degradation. However, CISs with GS function have generally been inferior to the rolling shutter (RS) CIS in performance, because they have more components. This problem is remarkable in small pixel pitch. The newly developed 3.4 µm pitch GS CIS solves this problem by using multiple accumulation shutter technology and the gentle slope light guide structure. As a result, the developed GS pixel achieves 1.8 e− temporal noise and 16,200 e− full well capacity with charge domain memory in 120 fps operation. The sensitivity and parasitic light sensitivity are 28,000 e−/lx·s and −89 dB, respectively. Moreover, the incident light angle dependence of sensitivity and parasitic light sensitivity are improved by the gentle slope light guide structure.

Keywords: Global Shutter; Light Guide; Sensitivity; Parasitic Light Sensitivity

1. Introduction

CMOS image sensors (CISs) with global shutter (GS) function are strongly required for use in broadcasting, automobile, drones and surveillance applications, in order to avoid image degradation caused by rolling shutter (RS) distortion (Figure 1). On the other hand, high image quality is demanded in CISs for those applications. To realize GS CISs, a memory structure (MEM), additional MOS transistors (Overflow gate (OG), GS) and additional drivelines (OG, GS, Overflow drain (OFD)) are necessary in each pixel (Figure 2). Due to this increase in the number of components, photodiode (PD) area and aperture size are restricted. Therefore, sensor performance (e.g., noise, sensitivity and saturation) of GS CISs has generally remained inferior to that of RS sensors. To break down this problem, the GS sensors implementing various techniques have been recently proposed [1–4]. We have also developed GS sensors that adopt the multiple accumulation shutter technology [5] and light guide structure [6,7]. These sensors have been reported to have superior characteristics. In this paper, we describe further details of a multiple-accumulation shutter technology and a gentle slope light guide (LG) structure for small GS pixel and introduce the developed 3.4 µm pitch global shutter with these techniques.
2. Sensor Architecture

Figure 3 shows a block diagram of the GS CIS and pixel circuit schematic. The chip comprises a photodiode array, column slope 12 bit ADCs with dual-gain amplifiers (SSDG-ADC) [8], column memories, signal processors and low-voltage differential signaling (LVDS) interface. The pixel array consists of 2676 (H) × 2200 (V) pixels. A unit pixel is configured as a two floating diffusion (FD) shared pixel structure with charge domain memories (MEM) and overflow gates (OG). GS is used for global charge transfer, TX is used for rolling signal readout, and OG is used to discharge carriers that exceed a photodiode full charge capacity.

**Rolling Shutter (RS)**

- RS Distortion

**Global Shutter (GS)**

- No RS Distortion

- Flash Band Effect

- No Flash Band Effect

**Figure 1.** Rolling shutter problems.

**Figure 2.** Pixel schematic diagram of RS pixel and GS pixel.
3. Our Technology

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.

![Schematic drawing of GS CIS block diagram]

**Figure 3. GS CIS block diagram.**

**3. Our Technology**

Figure 4 shows the outline of our two key techniques to realize superior optical characteristics while suppressing the reduction of saturation more than the conventional GS pixels. The first technique is the multiple accumulation shutter technology. This technique improves pixel saturation. The second technique is the light guide structure. This technique improves optical performance. As a premise of adopting these two techniques, we first explain the idea of saturation allocation that is important in these techniques.
Additionally, as the MEM has a comparatively large area, so we can attain high well capacity without highly concentrated impurity doping. Thus, we have realized low-noise MEM configuration.

![Table: Allocation of saturation and the PD aperture ratio estimated from the layout according to the number of GS-transfer](image)

**Figure 5.** Allocation of saturation and the PD aperture ratio estimated from the layout according to the number of GS-transfer.

### 3.1. Multiple Accumulation Shutter Technology

Figure 6a shows the conventional signal readout procedure of the GS CISs. During the signal readout period \(T_{\text{READOUT}}\), signal charges generated in the photo conversion region corresponding to one frame exposure period are retained in the MEM. In this readout procedure, the time period for retaining the signal in the MEM \(T_{\text{RETAIN}}\) is as long as the \(T_{\text{READOUT}}\). Besides, the signal transfer from PD to MEM is usually once in a frame. Consequently, the saturation signal of the GS pixel is determined by the PD saturation, which is as much as that of the MEM. Figure 6b shows the proposed multiple accumulation readout procedure [5,6]. One of the features of this procedure is that \(T_{\text{READOUT}}\) can be configured at a fraction of the \(T_{\text{RETAIN}}\). For example, the ratio \(=T_{\text{READOUT}}/T_{\text{RETAIN}}\) can be set as 1/2. As a consequence of this contrivance, signal readout from the MEM of each pixel is completed much sooner than conventional procedures. Once the signal readout from the MEM is completed, the MEM is ready to receive signal charges of the next frame. Thus, we can transfer PD signal to the MEM at an earlier time. After this signal transfer, the MEM still can retain signal charge until the next frame readout starts. As a result, the number of transfers from the PD to the MEM can be multiplied. In consequence, we can attain several times as much saturation signal as that of PD as a pixel saturation. In this readout procedure, light exposure and signal readout are performed simultaneously, hence the seamless signal accumulation can be carried out. Figure 6c shows the timing diagram of non-seamless signal accumulation with multiple accumulation readout procedure. One of the feature of this procedure is that the frame rate is almost equal to \(T_{\text{READOUT}}\) time. Therefore, this procedure is able to achieve higher frame rate than seamless signal accumulation procedure without decreasing saturation signal.
3.2. Light Guide Structure Design

Figure 7a,b shows the top-view and the cross-section diagram of the pixel. The pixel pitch is 3.4 μm and the photodiode area is only about 25% of the pixel. Generally, in the GS pixel, there is a light shield (LS) structure to avoid parasitic light for the memory. The PD aperture size is limited by light shield placement. To guide the incident light for the photodiode, we adopted a high refractive index material based light guide structure. LG top diameter, LG bottom diameter and taper design greatly affect optical characteristics. In particular, the parasitic light sensitivity (PLS) must be taken into consideration. Additionally, the light guide structure has a problem that it becomes more difficult to manufacture the gentle slope structure. Therefore, this section is given a detailed description about the relation between light guide structure shape and optical characteristics.

Figure 8a,b shows simulation results of the sensitivity and the PLS in the case of the incident light angle at 0°. The simulation was carried out with single wavelength of 550 nm (green) based on the three-dimensional finite-difference time-domain (3D-FDTD) method. The horizontal axis is the top diameter and the vertical axis is the bottom diameter. These results indicate that the maximum value region is different between the sensitivity and the PLS. If we try to optimize the sensitivity, the LG top should be larger and the LG bottom should be around 1.0 μm. On the other hand, if we try to optimize the PLS, the LG top should be in the range of 2.3 μm to 2.5 μm and the LG bottom should be in the range of 0.8 μm to 0.9 μm and this range requires a gentle slope light guide structure. Therefore, we need to take account of these characteristics to design the light guide structure.

Figure 9a,b shows the simulated results of incident light angle dependence of sensitivity and PLS, respectively. Simulation condition (i) is the result of the pixel without LG, Simulation condition (ii) is the result of the pixel with LG (Top: 2.0 μm, Bottom: 0.8 μm; steep slope), and Simulation condition
(iii) is the result of the pixel with LG (Top: 2.4 μm, Bottom: 0.8 μm; gentle slope). The results of (i) show that both the sensitivity and PLS have very poor incident angle characteristics. On the other hand, in the case of result of (ii) and (iii), the incident angle characteristics are improved. However, in result of (ii), the characteristics of vertical incident light is inferior to that of (i). This is due to the influence of reflection and refraction that occurs when a part of the light not entering the aperture of the light guide structure enters from the light guide side face. Therefore, in order to realize high optical characteristics, a gentle slope light guide structure such as result (iii) is preferable. Table 1 summarizes these results.

![Diagram](image)

**Figure 7.** (a) Top-view and (b) the cross-section diagram of the pixel.

![Graphs](image)

**Figure 8.** Simulated (a) sensitivity and (b) PLS results of light guide top and bottom diameter dependence.
4. Experimental Results

Figure 10 shows the measured photoelectric conversion characteristics of the GS pixel. The results shown in red are measured by single charge accumulation from the PD to the MEM. The saturation signal is 8100 e\textsuperscript{−}. The results shown in green are measured by double charge accumulation from the PD to the MEM. In this experiment, the saturation signal of 16,200 e\textsuperscript{−} has been achieved. In addition, the sensitivity and the PLS are 28,000 e\textsuperscript{−}/lx·s in green pixel and −89 dB, respectively. The measurement was implemented using CIE light source A (2856 K).

![Figure 10. Measured output characteristics.](image-url)
Figure 11 shows monochrome chart captures for dynamic range measurement and linearity measurement. Signal outputs versus horizontal position are plotted in the upper part of the figure for the two accumulation modes. In the bright area, the output of the single accumulation is saturated. The multiple-accumulation shutter technique is very effective for higher saturation. The noise level of the dark part is same in the both readout procedures. In our multiple accumulation, the noise level is not increased by using charge domain summation.

![Figure 11. Measured output characteristics.](image)

Figure 12a shows the quantum efficiency (QE) spectrum of red, green, blue and white pixels. The sensitivity of the red color region is sufficient in spite of the small photodiode aperture. Figure 12b shows the incident light wavelength dependence of PLS. Although the PLS generally drops off at the longer wavelength region, the developed GS pixel keeps higher PLS even in the NIR region. This result is important for automotive, industrial and other emerging applications.

![Figure 12. (a) Spectral sensitivity and (b) Spectral parasitic light sensitivity.](image)

Figure 13a shows the measured and simulation results of the incident light angle dependence of sensitivity with and without light guide structure normalized to sensitivity of perpendicular light. These results indicate that the ratio of 15° incident light to the perpendicular light has been improved from 21% to 62% by the effect of the light guide structure. Figure 13b shows the measured and
simulation results of the incident light angle dependence of PLS with and without light guide structure normalized to PLS of perpendicular light. These results indicate that the ratio of 15° incident light to the perpendicular light has been improved from 16.7× to 3.1× by the effect of the light guide structure.

![Figure 13](image_url)

**Figure 13.** Measured and simulation results of the incident light angle dependence of (a) sensitivity and (b) PLS.

5. Conclusions

We have described our two key techniques, that is multiple accumulation shutter technology and gentle slope light guide structure. Furthermore, we have shown the importance of the light guide structure design in small GS pixel. The developed GS pixel attains 1.8 e− temporal noise and 16,200 e− full well capacity in 120 fps operation with multiple accumulation shutter technology. The sensitivity and PLS are 28,000 e−/lx·s and −89 dB. Moreover, the gentle slope light guide structure is effective for the incident light angle dependence of sensitivity and PLS. Figure 14 shows a chip microphotograph and pixel performance summary. The size of optical format is two to three inches.

![Figure 14](image_url)

**Figure 14.** Chip microphotograph and pixel performance summary.

Table 2 shows a performance comparison among recently published CISs. The measured chip power consumption is 450 mW at a frame rate of standard 120 fps mode and 60 fps with the multiple-accumulation shutter. In each mode, FOM1 of 1.27 e−·nJ and 2.54 e−·nJ are achieved, respectively, when FOM1 is defined as (power × noise × 109)/(number of effective pixels × fps). Furthermore, FOM2 of 0.28 e−·pJ and 0.29 e−·pJ are achieved, respectively, when FOM2 is defined...
as \((\text{power} \times \text{noise} \times 1012) / (\text{number of effective pixels} \times \text{fps}) / (\text{full well capacity} / \text{noise})\). Based on recent results in Table 2, the FOMs of the fabricated image sensor are comparable or better than those of others, in spite of the addition of the GS function and the pixel size shrinkage.

**Table 2. Summarized specifications and characteristics comparison.**

| Unit                        | This work | [5] IEDM 2016 | [9] VLSI 2016 | [10] IISW 2013 |
|-----------------------------|-----------|---------------|---------------|----------------|
| Shutter Function            | GS        | GS            | GS            | GS             |
| Pixel Pitch                 | 3.4 µm    | 6.4           | 5.86          | 5.0            |
| Number of Effective Pixels  | 2592 × 2054 | 4046 × 2496   | 3840 × 2164   | 1920 × 1080    |
| Maximum Frame Rate fps      | 120       | 30            | 60            | 90             |
| Full Well Capacity e−/µm²  | 1620      | 70,000        | 38,000        | 19,000         |
| Sensitivity                 | 28,000    | 80,000        | 17,500        | 54,250         |
| Dynamic Range dB            | 79.0      | 92.0          | 86.0          | 80.0           |
| Parasitic Light Sensitivity | −89       | −78           | −100          | −70            |
| Power Consumption W         | 0.45      | 1.5           | 5.23          | 1.1            |
| Figure of Merit 1 e−/nJ    | 1.27      | 8.91          | 6.08          | 8.84           |
| Figure of Merit 2 e−/nJ    | 0.14      | 0.23          | 0.21          | 0.21           |

\(\text{FoM1} = \text{Power[W]} \times \text{DRN[e}^{-}\text{]} \times 109 / (\text{FPS[s}^{-1}] \times \text{Num. of Ef. Pixels}); \text{FoM2} = \text{Power[W]} \times \text{DRN[e}^{-}\text{]} \times 1012 / (\text{FPS[s}^{-1}] \times \text{Num. of Ef. Pixels} \times \text{DRU}); \text{DRU} = \text{FWC[e}^{-}\text{]/DRN[e}^{-}\text{]}\).

**Acknowledgments:** The authors wish to acknowledge and thank gratefully the contributions of colleagues at Device Technology Development Headquarters and Image Communication Business Operations of Canon Incorporated.

**Author Contributions:** Hiroshi Sekine designed pixels, designed experiments, analyzed data, characterized pixels and wrote the manuscript. Masahiro Kobayashi and Yusuke Onuki designed pixels, designed experiments. Kazunari Kawabata designed Optical structure. Toshiki Tsuboi and Yasushi Matsuno designed circuits. Hidekazu Takahashi, Shunsuke Inoue and Takeshi Ichikawa revisited the paper and supervised the whole process.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Yasutomi, K.; Seo, M.W.; Kamoto, M.; Teranishi, N.; Kawahito, S. A 0.61 E-Noise Global Shutter CMOS Image Sensor with Two-Stage Charge Transfer Pixels. In Proceedings of the 2017 Symposium on VLSI Circuits, Kyoto, Japan, 5–8 June 2017. [CrossRef]

2. Sakano, Y.; Sakai, S.; Tashiro, Y.; Kato, Y.; Akiyama, K.; Honda, K.; Sato, M.; Sakakibara, M.; Taura, T.; Azami, K.; et al. 224-ke Saturation Signal Global Shutter CMOS Image Sensor with In-Pixel Pinned Storage and Lateral Overflow Integration Capacitor. In Proceedings of the 2017 Symposium on VLSI Circuits, Kyoto, Japan, 5–8 June 2017. [CrossRef]

3. Velichko, S.; Agranov, G.; Hynecek, J.; Johnson, S.; Komori, H.; Bai, J.; Karasev, I.; Mauritzson, R.; Yi, X.; Lenchkenov, V.; et al. Low Noise High Efficiency 3.75 µm and 2.8 µm Global Shutter CMOS Pixel Arrays. In Proceedings of the 2013 International Image Sensor Workshop (IISW), Sandy, UT, USA, 12–16 June 2013.

4. Yokoyama, T.; Suzuki, M.; Nishi1, Y.; Mizuno, I.; Lahav, A. Design of Double micro lens structure for 2.8 µm Global Shutter Pixel. In Proceedings of the 2017 International Image Sensor Workshop (IISW), Hiroshima, Japan, 30 May–2 June 2017; pp. 398–401.

5. Kawabata, K.; Kobayashi, M.; Onuki, Y.; Sekine, H.; Tsuboi, T.; Matsuno, Y.; Takahashi, H.; Inoue, S.; Ichikawa, T. A 1.8e− Temporal Noise Over 90 dB Dynamic Range 4k2k Super 35 mm format Seamless Global Shutter CMOS Image Sensor with Multiple Accumulation Shutter Technology. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2016; pp. 216–218.
6. Kobayashi, M.; Onuki, Y.; Kawabata, K.; Sekine, H.; Tsuboi, T.; Matsuno, Y.; Takahashi, H.; Koizumi, T.; Sakurai, K.; Yuzurihara, H.; et al. A 1.8ers− Temporal Noise Over 110dB Dynamic Range 3.4µm Pixel Pitch Global Shutter CMOS Image Sensor with Dual-Gain Amplifiers SS-ADC and Multiple Accumulation Shutter. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 5–9 February 2017; pp. 74–75.

7. Sekine, H.; Kobayashi, M.; Onuki, Y.; Kawabata, K.; Tsuboi, T.; Matsuno, Y.; Takahashi, H.; Inoue, S.; Ichikawa, T. A High Optical Performance 3.4 µm Pixel Pitch Global Shutter CMOS Image Sensor with Light Guide Structure. In Proceedings of the 2017 International Image Sensor Workshop (IISW), Hiroshima, Japan, 30 May–2 June 2017; pp. 394–397.

8. Totsuka, H.; Tsuboi, T.; Muto, T.; Yoshida, D.; Matsuno, Y.; Ohmura, M.; Takahashi, H.; Sakurai, K.; Ichikawa, T.; Yuzurihara, H.; et al. An APS-H size 250 Mpixel CMOS Image Sensor using Column Single Slope ADCs with Dual Gain Amplifiers. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 31 January–4 February 2016; pp. 116–117.

9. Oike, Y.; Akiyama, K.; Hung, L.D.; Niitsuma, W.; Kato, A.; Sato, M.; Kato, Y.; Nakamura, W.; Shiroshita, H.; Sakano, Y.; et al. An 8.3 M-pixel 480 fps Global-Shutter CMOS Image Sensor with Gain-Adaptive Column ADCs and 2-on-1 Stacked Device Structure. In Proceedings of the IEEE Symposium on VLSI Circuits (VLSI-Circuits), Honolulu, HI, USA, 15–17 June 2016; pp. 222–223.

10. Centen, P.; Lehr, S.; Roth, S.; Rotte, J.; Heizmann, F.; Momin, A.; Dohmen, R.; Schaaf, K.; Damstra, J.; Ree, R.; et al. A 4e-noise 2/3-inch Global Shutter 1920x1080P120 CMOS-Imager. In Proceedings of the 2013 International Image Sensor Workshop (IISW), Sandy, UT, USA, 12–16 June 2013.