Interpretation of the document as plain text:

**DD-\(\alpha\)AMG on QPACE 3**

*Peter Georg\(^1\), Daniel Richtmann\(^1\), and Tilo Wettig\(^1\)*

\(^1\)Department of Physics, University of Regensburg, 93040 Regensburg, Germany

**Abstract.** We describe our experience porting the Regensburg implementation of the DD-\(\alpha\)AMG solver from QPACE 2 to QPACE 3. We first review how the code was ported from the first generation Intel Xeon Phi processor (Knights Corner) to its successor (Knights Landing). We then describe the modifications in the communication library necessitated by the switch from InfiniBand to Omni-Path. Finally, we present the performance of the code on a single processor as well as the scaling on many nodes, where in both cases the speedup factor is close to the theoretical expectations.

1 Introduction

The lattice QCD (LQCD) community has traditionally been an early adopter of new computing and network architectures. This typically requires major efforts porting simulation code or even communication libraries. The Regensburg lattice group (RQCD) has been involved in such efforts, as well as supercomputer development, for more than a decade. While the first computer in the QPACE series [1, 2] was based on IBM’s Cell processor and an FPGA-based custom interconnect, the subsequent machines are using Intel’s Xeon Phi series with standard interconnects (see Sec. 2.1). To satisfy the increasing demands of the RQCD physics program we use a state-of-the-art method, DD-\(\alpha\)AMG [3], to solve the discretized form of the Dirac equation. The high-performance implementation of this solver on QPACE 2 is described in [4–7]. The present contribution focuses on the software efforts we made to efficiently run this implementation on QPACE 3.

This paper is structured as follows. In Sec. 2 we give an overview of QPACE 3 and highlight the differences to QPACE 2 in terms of processor and network. We discuss the network technology in some detail because it has changed rather drastically. In Sec. 3 we describe how our solver and our communication library were adapted to the new technologies. In Sec. 4 we present single-node and multi-node benchmarks of the solver on QPACE 3 and compare the results with numbers obtained on QPACE 2. In Sec. 5 we conclude and give an outlook on future work.

2 QPACE 3

2.1 Overview

While QPACE 2 [8] is based on the Knights Corner (KNC) version of the Intel Xeon Phi processor series and an FDR InfiniBand network, its successor QPACE 3 utilizes the current Xeon Phi processor,
Knights Landing (KNL), and Intel’s new Omni-Path fabric. QPACE 3 was installed in two phases. Phase 1 consists of 352 nodes, each equipped with a 64-core Xeon Phi 7210 running at a clock frequency of 1.3 GHz. Each core can run up to 4 hardware threads, giving a total of 256 threads per chip. The KNLs have 16 GB on-package high-bandwidth memory, denoted MCDRAM by Intel, as well as 48 GB of DDR4 memory. The Omni-Path network is arranged in a 2:1 blocking-tree topology, where we use edge switches exclusively. This system was ranked 5th in the November 2016 issue of the Green 500 list and 18th in June 2017, both times being the most energy-efficient KNL system on the list. Phase 2 consists of 320 nodes with almost the same configuration. The only differences to Phase 1 are the doubled amount of DDR4 memory (96 GB instead of 48) and the blocking factor of 5:1. Given a fixed budget, these choices were made to be able to efficiently run ensemble-generation jobs that require strong scaling to many nodes on phase 1 as well as weak-scaling analysis jobs that require more memory per node on phase 2. All data shown in these proceedings were obtained on QPACE 3 (or on QPACE 2 when comparisons are made).

2.2 KNC vs. KNL hardware comparison

While the KNL is quite similar to the KNC from the point of view of a software developer, with the exception that the KNL is now self-bootable, the hardware has been changed quite significantly. Starting at the innermost level, the first improvement is the addition of a second vector processing unit (VPU), which enables a KNL core to issue twice as many floating-point operations per clock. Another improvement is that these cores are now able to execute instructions out of order, which reduces stalling penalties when cache misses occur. Furthermore, a KNC core could issue instructions from a given thread only every other cycle, which led to the need to have at least two threads running on the same core to be able to issue instructions in each cycle. This restriction is no longer present on the KNL. Concerning the cache structure, the per-core size of the L1 and L2 caches stays constant at 32 kB and 512 kB, respectively. However, with the KNL, Intel introduces the concept of a tile, which bundles two cores together sharing 1 MB of L2 cache. In contrast to standard Xeon processors, there is no shared L3 cache. However, Intel makes up for that by adding an on-package high-bandwidth memory (MCDRAM) with a capacity of 16 GB and a bandwidth of about 420 GB/s, in addition to a standard DDR4 memory interface with 6 channels and a bandwidth of about 80 GB/s (both numbers are for the KNL 7210, to be compared with about 160 GB/s for the KNC 7120). The MCDRAM is probably the most significant new feature of the KNL. There are different usage models for it, called memory modes. It can either be used as a large L3 cache (Cache mode), as a directly mapped NUMA node yielding an extra 16 GB of memory in addition to the DDR4 memory (Flat mode), or a combination of both, called Hybrid mode. The tiles, the MCDRAM and DDR4 memory controllers, and the distributed tag directory are connected in a two-dimensional mesh, in contrast to the KNC’s ring bus. According to Intel, this yields higher bandwidth and lower latency between the cores. This feature is by now also incorporated in the Xeon server architecture. The 2D mesh increases the flexibility of configuration options of the KNL even further with so-called cluster modes. It enables the chip to be used either as is (All-to-All) or divided into two/four equal parts which are then either software transparent (Hemisphere/Quadrant) or exposed to the operating system as separate NUMA domains (SNC2/4). From first to last, these modes increase the affinity between tile, distributed tag directory, and memory, thus yielding lower latency and higher bandwidth.

1 A PCIe card was also planned but never reached the mass market.
2.3 InfiniBand vs. Omni-Path hardware comparison

QPACE 3 utilizes the Omni-Path interconnect, replacing the previously used InfiniBand, for communication in multi-node jobs and access to the shared network storage. As shown in previous work [7] optimization for a particular network may yield significant improvements compared to relying on plain MPI. Therefore our DD-\(\alpha\)AMG implementation uses a custom communication library, pMR. Previously, pMR only supported InfiniBand and local inter-process communication, leveraging Linux CMA. The idea now is to add support for Omni-Path to pMR. To do that properly, it is crucial to understand the hardware, especially the differences to the well-known InfiniBand hardware. Apart from many differences that do not affect us, there are two main differences of these competing technologies we need to take a closer look at: connection-oriented vs. connectionless communication and interconnect offloading vs. onloading.

2.3.1 Connection-oriented vs. connectionless communication

Omni-Path implements connectionless communication only, while InfiniBand mainly relies on connection-oriented communication for reliable data transfer. The InfiniBand specification also includes connectionless reliable and unreliable data transfers, but the former is not implemented in any well-known hardware. For simplicity, we ignore unreliable data transfer as it is not used in any communication pattern of interest to us.

Connection-oriented communication requires one connection for each pair of processes that communicate with each other. Each connection consumes a certain amount of host memory, and the total memory utilization scales linearly with the number of connections. The InfiniBand Host Channel Adapter (HCA) uses on-chip memory to cache connection-related data, but if the cache is full it has to exchange data with the host’s main memory via PCIe, resulting in a performance penalty. It is therefore sensible to minimize the number of connections.

In a connectionless approach it is only necessary to set up communication endpoints and exchange address information with all other peers once (with MPI, typically during the initialization phase). This allows for scaling of applications to an arbitrary number of processes without any noticeable increase in the resources required per process.

The preceding discussion implies that connectionless communication should be superior. For communication patterns that rely heavily on all-to-all communication, this indeed seems to be the case [9]. However, there are two reasons why connection-oriented communication can still obtain similar or better performance.

First, many stencil-type applications, including LQCD, only require a limited subset of communication patterns for performance-relevant parts, in particular nearest-neighbor halo exchanges and global reductions. The latter is often implemented using the recursive-doubling algorithm, which in turn consists of nearest-neighbor exchanges in a \(\log_2(p)\)-dimensional grid, where \(p\) is the number of processes. Hence, it only adds \(\log_2(p)\) connections, some of which might even be identical to the connections already set up for halo exchanges. Assuming a 256-node job with one process per node, no more than \(8 + \log_2(256) = 16\) connections are required to be set up for those two communication patterns. For other non performance-relevant parts, e.g., parallel input/output to the shared network storage, connections can be set up dynamically without any noticeable impact on wall-clock time.

Second, a number of hard- and software features have been developed to reduce the number of connections and thus alleviate the main drawback of connection-oriented communication. In software, many MPI implementations allow for changing from a static to a dynamic connection setup. In hardware, new connection modes have been added, such as the Extended Reliable Connected (XRC)
Transport Service that enables processes running on the same node to share certain connections [10] and the Dynamically Connected (DC) Transport service that hands over the connection management to the HCA, which then sets up or tears down connections dynamically as required [11]. However, if the number of connections is low, as in stencil-type applications, these new modes are not necessary and the traditional reliable connected (RC) mode still yields best performance.

2.3.2 Interconnect offloading vs. onloading

Interconnect offloading/onloading specifies whether network functions are offloaded to the network adapter (InfiniBand HCA), or onloaded onto the CPU (Omni-Path).

Onloading interconnect technology tends to be less complex and hence easier to build. However, while the CPU is managing and executing network operations it is not available for other tasks, most importantly computations. Whether this CPU overhead is significant depends on the particular application.

Offloading hardware does not block any compute resources and can be beneficial in two ways. First, if an application is able to overlap communication and computation, the CPU can continue to execute computation tasks while the network adapter performs communication. This is true for LQCD simulations, where many algorithms allow for overlap of computation and halo exchanges. Second, even if no overlap is possible, offloading enables several technologies that can improve performance. One example is RDMA, which reduces the latency involved in non-overlapping halo exchanges. Another example is relevant for the other important communication pattern in LQCD, i.e., global reductions. These can hardly be overlapped with computation, as the result is either required immediately or is used as a stopping criterion in iterative algorithms. Most InfiniBand adapters nowadays support offloading collective routines to the HCA, reducing the involvement of the host CPU in these operations [12]. For global reductions, this approach is taken even further with the most recent InfiniBand networks, which now support in-network computing and in-network memory to reduce data movement [13].

3 Porting of simulation code and communication library

3.1 DD-αAMG for Xeon Phi

The starting point of the present work is our implementation [5, 6] of the DD-αAMG algorithm for QPACE 2. This implementation contains a number of optimizations with respect to the original Wuppertal code (which was neither threaded nor vectorized). In the following we describe these optimizations, most of which are now part of the official DD-αAMG code base [14]. We adapted the data layout to be able to make efficient use of the hardware (i.e., the caches and the 512 bit vector registers), performed extensive vectorization using compiler intrinsics, and inserted many software prefetching directives to overcome the limitations of the KNC. Furthermore, we implemented an MPI-like threading model with fully persistent threads and further enhanced the use of mixed precision by adding support for storing some data structures in half precision, i.e., 16 bit floating-point numbers.

The subject of this contribution is the porting of our existing code base to QPACE 3. Reference [4], which was prepared in collaboration with Intel engineers and is part of our code base as the fine-grid smoother, states that the port from KNC to KNL will require only modest efforts since the instruction set architecture of these two processors is quite similar. Mainly, we need to replace the explicit IMCI intrinsics scattered all around the code by the corresponding AVX512 intrinsics. We realize this by introducing a lightweight abstraction layer consisting of small functions. This layer wraps the bare
inline void store(half *data, maskF mask, regF &reg) {
    #if defined(KNC)
        _mm512_mask_extstore_ps(data, mask, reg, _MM_DOWNCONV_PS_FLOAT16, 0);
    #elif defined(KNL)
        _mm256_store_si256((__m256i *)data,
            _mm512_cvtps_ph(_mm512_mask_blend_ps(mask,
                _mm512_cvtps_ph(_mm256_load_si256((__m256i const *)data)),
                reg),
                _MM_FROUND_TO_NEAREST_INT));
    #endif
}

Listing 1. Wrapper function for a masked store operation from a SIMD register to memory in half precision. The KNL code is inspired by the up/down conversion in the code generator of the QPhiX library [15].

intrinsics, which is mostly straightforward except for the permutation intrinsics. At the time of this writing, no further KNL-specific optimizations have been performed.

An issue of particular interest for our porting efforts is the support for half precision. The KNC does not support computations in half precision, but is able to do on-the-fly up/down conversions in hardware when loading/storing data from/to memory. We utilize this feature in our code to reduce the working set size, and as a consequence the requirements on cache capacity and memory bandwidth. However, on the KNL the up/down conversions are no longer part of the instruction set. We attempted to work around this problem by utilizing legacy Intel processor instructions, as depicted in Listing 1. Unfortunately, this attempt actually degrades the performance, see the benchmarks below.

In contrast to the KNC, where only the Intel compiler and its runtime libraries are usable, the KNL is supported by all three major compiler suites: GCC, Clang, and Intel. In Tables 1 and 2 we compare the single-core performance of two important code parts, the MR inversion within a domain and the entire Schwarz method, obtained with these compilers.\(^2\)

| Processor | Compiler | GFlop/s single | GFlop/s half |
|-----------|----------|----------------|--------------|
| KNC       | Intel 15.0.3 | 8.9            | 10.3         |
| KNL       | GCC 6.2.1      | 8.5            | X            |
| KNL       | Clang 4.0.0     | 13.8           | 11.3         |
| KNL       | Intel 17.0.2    | 16.6           | 11.4         |

Table 1. Single-core performance for the MR inversion within a domain.

| Processor | Compiler | GFlop/s single | GFlop/s half |
|-----------|----------|----------------|--------------|
| KNC       | Intel 15.0.3 | 7.4            | 9.0          |
| KNL       | GCC 6.2.1      | 5.6            | X            |
| KNL       | Clang 4.0.0     | 9.2            | 7.6          |
| KNL       | Intel 17.0.2    | 9.7            | 7.6          |

Table 2. Single-core performance for the Schwarz method.

\(^2\)Using GCC we were unable to compile the code with half-precision support turned on.
We see that the Intel compiler yields the best performance, closely followed by Clang. On KNL, half precision deteriorates the performance, rather than improving it, in contrast to KNC. This may be a problem with our implementation and will be investigated further in the future.

The KNC has no L1 hardware prefetcher, and the performance of the L2 prefetcher is not optimal. Therefore software prefetching of data to the caches is essential for achieving good performance on KNC. Although the KNL now features an L1 hardware prefetcher, we still use manual software prefetching since our code base already contains these directives.

3.2 pMR communication library

In Sec. 2.3 we have discussed the hardware differences of InfiniBand and Omni-Path. In this section we take a look at the Omni-Path software stack to identify necessary modifications of our own communication library.

There are currently two APIs available to work with Omni-Path. The first API, which MPI implementors have been encouraged to rely on, is defined by libfabric, which is a core component of OpenFabrics Interfaces (OFI), a common framework for various interconnects. This API is supposed to be hardware agnostic and yield good performance on any supported hardware. However, this is currently not the case. Although one can, in theory, use the same user code on top of this API on, e.g., InfiniBand and Omni-Path hardware, this leads to severe performance degradation. Therefore, in practice the user code needs to be adapted to the hardware to achieve good performance. The second API is Performance Scaled Messaging 2 (PSM2), which is used by libfabric under the hood for Omni-Path. Due to the current limitations of libfabric just described, it is sensible to use PSM2 directly to avoid performance degradation due to unsuitable abstraction. This is in fact what many MPI implementations still do, and we also follow this path for pMR.

The PSM2 API supports a tag-matched two-sided messaging model that is very similar to the MPI two-sided messaging API. In contrast to InfiniBand it is not necessary to register any memory region for use as send or receive buffers. Although PSM2 is the lowest-level Omni-Path API, it not only supports Omni-Path but also includes a self (for intra-process communication) and a shared-memory (for local inter-process communication) provider. Furthermore, PSM2 over Omni-Path supports two send methods, programmed input/output (PIO) and Direct Memory Access (DMA), and two receive methods, Token ID (TID, commonly known as rendezvous) and eager. These methods are mainly chosen by globally set thresholds and can hardly be influenced by the user code. The send method has an impact on the CPU utilization. As for the receive methods, the eager protocol might be able to reduce network latency by adding an additional memory copy on the receiving side.

In Fig. 1 we compare the performance of all available combinations of PSM2 send and receive methods as a function of the KNL memory modes. For all three combinations there are only marginal differences between MCDRAM and DDR4, which presumably are due to the slightly lower latency of DDR4. For PIO/eager and DMA/TID there is no significant dependence on the memory mode, while for DMA/eager the performance of the additional memory copy depends on the memory mode, with cache being worse than flat. Note that this synthetic benchmark is only useful to identify the best memory mode. It cannot identify the best combination of send/receive methods because it neglects the CPU utilization. The global thresholds at which PSM2 switches between different methods should be tuned using benchmarks of the actual application.

Since the PSM2 API is very similar to MPI it is easy to port existing MPI software to run directly on top of PSM2. However, there is a limitation in PSM2 which potentially impacts performance: PSM2 is limited to open only one endpoint per process, but one endpoint is not sufficient to achieve

---

3 After completion of the work presented here, which is based on Omni-Path Fabric Software 10.3, this limitation has been removed in version 10.5. See Sec. 5 for future opportunities utilizing the updated software.
full bandwidth utilization (see Fig. 2 below). For non-threaded MPI applications this is obviously not an issue since there are many processes, and therefore many endpoints, per node. However, all of our software is based on hybrid MPI + OpenMP [4, 5]. To obtain full bandwidth we need to open more than one endpoint, and thus we need more than one process per node. This in turn adds inter-process communication overhead within every node. This intra-node overhead is not negligible but can be reduced by utilizing fully threaded communication.

In Fig. 2 we show the effective Omni-Path bandwidth per KNL depending on the number of processes per KNL. The effective bandwidth increases with the number of processes (= endpoints), and we need at least 16 processes per KNL to get close to peak bandwidth.

Apart from the performance issues just discussed, implementation issues arise as well. We want to use PSM2 directly for data transfer in performance-critical parts but still rely on MPI for all other parts. Because of the limitation to one endpoint per process, either our communication library pMR or the MPI implementation can open the endpoint, but not both. The other party has to look up the existing endpoint, and access to the endpoint has to be managed. To circumvent this issue we have introduced a new library between PSM2 and the upper layers (i.e., pMR and MPI) which is responsible for opening the endpoint and managing access to it. This library is injected using the preloading feature of the dynamic linker.
Figure 2. Halo-exchange benchmark running on 16 KNL nodes. Inter-node message size per process was set to 512 KiB / (number of processes per node) to have a constant amount of data per node transferred via Omni-Path. For the 0 KiB intra-node message size, the processes were synchronized to ensure that all processes are communicating at the same time and not sequentially. The 16 KiB intra-node message size was chosen to simulate real-world applications.

4 Performance figures for DD-αAMG

4.1 On-chip strong scaling

We first investigate the on-chip scaling behavior of DD-αAMG, i.e., the scaling of the wall-clock time for a single solve with the number of cores utilized on a single Xeon Phi. Both on KNC and KNL we use the standard hybrid approach with one process per chip and threads on all cores (in our case, 4 threads per core). All results are for a $16^3 \times 32$ lattice, which fits in the 16 GB corresponding to the total memory of a KNC or the MCDRAM of a KNL. Before discussing the results we remind the reader of the relevant peak performance figures. The ratio of the peak floating-point performance of KNL and KNC is 2.2. The memory bandwidth is about 420 GB/s for KNL with MCDRAM, 80 GB/s for KNL with DDR4, and 160 GB/s for KNC, respectively, i.e., the ratio of KNL with MCDRAM to KNC is about 2.6.

Our results are depicted in Fig. 3, where all numbers are normalized to the value of a single KNC core. We first notice that on the KNL there is no significant difference between cache mode and flat mode from MCDRAM, and therefore we do not consider cache mode further. The remaining results should be interpreted with care. Note that we are benchmarking a complex code and not just a simple kernel. The DD-αAMG code contains many parts, some of which are memory-bandwidth bound, while others are compute bound. Microbenchmarks have shown that the total memory bandwidth of both KNC and KNL scales roughly with the number of cores utilized. (For KNL with DDR4 this statement only holds for low core count.) Therefore, for both memory-bandwidth and compute bound code, the ideal scaling would be linear in the number of cores. However, once more and more cores are utilized, the overhead for synchronization between threads leads to a flattening of the speedup curve. This is indeed what we observe qualitatively in all cases.

The case of KNL with DDR4 deserves special attention. For low core count the memory bandwidth per core is the same for MCDRAM and DDR4, and therefore the performance is the same in
Figure 3. On-chip strong scaling of the DD-$\alpha$AMG solver for a $16^3 \times 32$ lattice on KNC and on KNL in different memory modes.

this case. Since both the compute power and the memory bandwidth per core is higher than on the KNC, the performance is also higher than on the KNC. At $10 \sim 15$ cores we are starting to approach the sustainable DDR4 bandwidth of about $80$ GB/s (measured with the STREAM benchmark), which explains that the red curve flattens much earlier than the green curve. At maximum core count, KNL with DDR4 and KNC achieve about the same performance. We regard this as an interesting coincidence. For our particular code, it seems that the two competing effects of higher compute power and lower memory bandwidth, which affect different code parts in different ways, just compensate each other in terms of the total solve time.

Finally, the maximum performance on KNL with MCDRAM is a factor of 2.1 higher than on KNC, which is roughly consistent with the factors of 2.2 or 2.6 based on peak performance and memory bandwidth, respectively.

4.2 Multi-node benchmarks

Having evaluated Omni-Path using synthetic benchmarks, we now move to real-world benchmarks for our DD-$\alpha$AMG implementation. In Fig. 4 we study the dependence of the performance on the number of processes per KNL node. Depending on the number of processes per node different cluster modes are chosen: quadrant mode for a single process, SNC2 for two processes, and SNC4 for four or more processes. The results can be summarized as follows: single-node performance is best with a single process, while multi-node performance can benefit from using four or more processes per node. The former is as expected, and the latter is consistent with the synthetic benchmark in Fig. 2.

As explained in Sec. 3.2, there are two competing effects: using more processes per KNL makes more
Figure 4. DD-α-AMG solver with Omni-Path on various numbers of KNLs vs. number of processes per KNL. The lattices sizes are $16^3 \times 32$ for single node and $32^3 \times 96$ for multiple nodes.

endpoints available and thus increases bandwidth utilization, but the resulting intra-node overhead reduces this effect for a low number of KNLs.

In the second benchmark, see Fig. 5, we plot the off-chip strong scaling of our DD-α-AMG implementation, comparing KNL and Omni-Path to KNC and InfiniBand. The KNC benchmarks were run on QPACE 2, where each KNC shares its dual-port FDR InfiniBand adapter with three other KNCs. Thus, the network bandwidth per KNC is limited to 28 Gbit/s compared to 100 Gbit/s in case of KNL. We first observe that KNL with DDR4 gives almost the same performance as KNC, which is consistent with Fig. 3, where the single-node performance is also the same. This means that the network bandwidth is not the limiting factor for our particular application, since quadrupling the network bandwidth from InfiniBand to Omni-Path does not improve the scaling behavior. The real potential of the KNL can be unleashed by utilizing the MCDRAM either as cache or exclusively in flat mode. The Omni-Path performance is slightly worse using cache mode than running exclusively from MCDRAM, as already indicated by the benchmark in Fig. 1. Running in flat mode we indeed achieve the expected speedup of about 2.1 over KNC.

So far we have not discussed the performance drops at 6 and 12 KNLs with DDR4. These drops can be explained by a non-optimal mapping of the lattice to processes (i.e., MPI ranks) as done by QDP++ [16], which is hard to explain in words but easily shown in a picture, see Fig. 6. This can only happen if there is more than one process per node and if the number of nodes contains a prime factor (three in our case) that is not contained in the number of processes per node. The problem can easily be fixed by changing the order in which the lattice is distributed to processes, see Fig. 6 again. This would have to be done either in the QDP++ library or by instructing the process manager to do so.\footnote{Unfortunately, Intel MPI 2017, which was used to perform the benchmarks, contains a bug that prevents us from reversing the order in which MPI ranks are distributed to nodes.} An additional reason for the performance drop is that our communication is not yet fully threaded, e.g., it can happen that an inter-node data transfer is stalled by a blocking intra-node data transfer. This is only the case when using pMR, as the user is responsible for all threading. In case of MPI, even if communication is not threaded in an application, the MPI implementation may have some internal threading.
Figure 5. Off-chip strong scaling of DD-αAMG for a $32^3 \times 96$ lattice on KNL with Omni-Path and on KNC with InfiniBand. The following parameters have been tuned to achieve the best performance: number of processes per KNL, Omni-Path threshold values (see Sec. 3.2), and mapping of lattice to processes. The parameters of the solver algorithm are identical for all runs.

Figure 6. Depiction of mapping of lattice to processes with multiple processes per node. Each rectangle presents data on one process. Rectangles of the same color represent processes running on the same node. Left: non-optimal default distribution, right: optimal distribution.

5 Conclusions and future opportunities

The subject of this contribution was the port of our existing code base for QPACE 2 to our new machine QPACE 3. We performed a minimal-efforts port of the DD-αAMG solver by adapting the code base to the KNL instruction set architecture and retaining already existing optimizations, but not implementing any new KNL-specific optimizations. On KNC we could achieve a significant performance gain using half precision, but on KNL half precision deteriorates performance rather than improving it, at least with our current implementation. Trying out different compilers, which was not possible on KNC, we found that the Intel compiler yields best performance but has fair competition by Clang, which is thus a valuable open-source alternative. In terms of interconnect hardware, we found that for DD-αAMG the network bandwidth is not a bottleneck. The key performance factors are network latency and message rate. When running on a single or a small number of KNLs, we found that the standard hybrid parallelization approach with one MPI rank per processor and threads on each core still gives the best performance for our code. However, when running on many nodes, the best performance was obtained using multiple MPI ranks per processor, due to limitations of the Omni-Path software stack used in this work. The total speedup factor going from QPACE 2 to QPACE 3 is about 2.1, which we only reach when running from MCDRAM.
Our future strategy thus includes optimizing for flat mode, which means that the entire solver, which is an external library used by Chroma [16], is allocated in MCDRAM by default. The corresponding data copying is not an issue at all, since data layout transformations are required at solver entry anyway. The limitation on the number of endpoints per process imposed by the Omni-Path software stack has been removed in a recent major software update. Hence, we are no longer required to have more than one process per KNL to achieve full Omni-Path performance but can use threaded communication and have each communication thread open its own endpoint. Finally, we plan to improve our multi-node scaling behavior by applying domain decomposition to the coarsest grid of the multigrid method, a project that has already been started but is still work in progress.

References

[1] G. Goldrian et al., Comput. Sci. Eng. 10, 46 (2008), 10.1109/MCSE.2008.153
[2] H. Baier et al., PoS LATTICE2009, 001 (2009), 0911.2174
[3] A. Frommer et al., SIAM J. Sci. Comput. 36, A1581 (2014), 1303.1377
[4] S. Heybrock et al., Proc. of SC 2014 (2014), 1412.2629
[5] S. Heybrock et al., PoS LATTICE2015, 036 (2015), 1512.04506
[6] D. Richtmann et al., PoS LATTICE2015, 035 (2016), 1601.03184
[7] P. Georg et al., PoS LATTICE2016, 361 (2017), 1701.08521
[8] P. Arts et al., PoS LATTICE2014, 021 (2015), 1502.04025
[9] A.R. Mamidala et al., Proc. of PPoPP 2007, 46 (2007), 10.1145/1229428.1229437
[10] M.J. Koop et al., Proc. of CLUSTR 2008, 203 (2008), 10.1109/CLUSTR.2008.4663773
[11] H. Subramoni et al., Proc. of ISC 2014, 278 (2014), 10.1007/978-3-319-07518-1_18
[12] R.L. Graham et al., Proc. of CCGRID 2010, 53 (2010), 10.1109/CCGRID.2010.9
[13] R.L. Graham et al., Proc. of COM-HPC 2016, 1 (2016), 10.1109/COM-HPC.2016.6
[14] M. Rottmann et al., DDalphaAMG repository (2016), GitHub
[15] B. Joó et al., QPhiX repository (2014), GitHub
[16] R.G. Edwards et al., Nucl. Phys. Proc. Suppl. LATTICE2004, 832 (2005), hep-lat/0409003