Abstract—Domain-wall memory (DWM) has SRAM class access performance, low energy, high endurance, high density, and CMOS compatibility. Recently, shift reliability and processing-in-memory (PnM) proposals developed a need to count the number of parallel or anti-parallel domains in a portion of the DWM nanowire. In this article we propose a multi-domain magnetotunnel junction (MTJ) that can detect different resistance levels as a function of the number of parallel or anti-parallel domains. Using detailed micromagnetic simulation with LLG, we demonstrate the multi-domain MTJ, study the benefit of its macro-size on resilience to process variation and present a macro-model for scaling the size of the multi-domain MTJ. Our results indicate scalability to seven-domains while maintaining a 16.3 mV sense margin.

Index Terms—Spintronics, domain wall memory.

I. INTRODUCTION

DOMAIN-WALL memory (DWM), or “Racetrack” memory [1], is among the most promising new memory technologies. As a spintronic memory it inherits the SRAM class access performance and low energy of STT-MRAM with a dramatically higher density (as small as $2F^2$, where $F$ is the technology feature size). Moreover, DWM avoids endurance challenges by providing $\geq 10^{16}$ write cycles [1] compared to endurance limited phase-change and resistive memories at $10^8 - 10^9$ and $10^{11} - 10^{12}$ write cycles, respectively [1].

DWMs are ferromagnetic nanowires. DWM nanowires extend the free-layer to store multiple, e.g., 32–512, magnetically polarized domains that correspond to bits, separated by fabricated triangular notches. Between adjacent domains storing complimentary bits, a mobile domain wall (DW) that pins to these notches balances the exchange and anisotropic energies. Spin-polarized current can shift the magnetic domains with controlled DW motion. DWM’s improved density comes at the cost of this data shifting, which is necessary to align data with access points, which are magnetic tunnel junctions (MTJ). There has been significant effort on power reduction and speed improvement [1], [2] to optimize DWM shifting overhead and others to address shift reliability [3], [4].

Transverse read [5] has recently been proposed to count the number of parallel or anti-parallel (i.e., count of ‘1’s) between two access ports of the nanowire with applications to shifting fault tolerance [4] and processing-in-memory [6]. It applies a much smaller than a shifting current, $R_T << R_S$ across BLB and GND by opening $\text{MNL}$ in Fig. 1 to detect the tunneling magnetoresistance (TMR) of multiple domains against the fixed layer of an MTJ, e.g., the read-only access port shown in dark blue. However, proximity of the domain to the tunneling effect can create variation in the resistance for different permutations of data and limit the scalability of how many domains can be sensed. Furthermore, this structure is likely sensitive to process variation. Thus, we propose a multi-domain magnetotunnel junction device that can count the number of ‘1’s in a segment of the nanowire while having the potential for improved scalability and better resiliency to process variation.

II. MULTI-DOMAIN MAGNETO TUNNEL JUNCTION

Our proposed multi-domain MTJ is shown in Fig. 2. The multi-domain MTJ is similar to the read-only access port from Fig. 1 except visualized with the fixed layer and MgO below the free layer and covering multiple domains. The system behaves like $k$ parallel resistors where $k$ is the number of domains...
covered by the multi-domain MTJ. Each domain’s region forms a high or low resistance state depending on parallel (−Z) or anti-parallel (+Z) magnetic polarization. Thus, the multi-domain MTJ resistance is determined by the number of parallel (or anti-parallel) domains, representing how many, but not which domains store ‘1’s.

Prior work has used a spintronic nanowire with a flexible DW to store an analog weight for neural network processing [7]. This requires fine control over the DW motion and high precision sense-amplifiers to detect different analog values. While there are some smaller effects which do perturb the resistance levels based on the actual pattern of ‘1’s in the device, our multi-domain MTJ uses notches to ensure domain stability while shifting and functions as digital device. Z-direction current applied evenly across the multi-domain MTJ can induce flow in the +/-X direction to seek lower resistance paths inducing some Anisotropic Magnetoresistance (AMR). Additionally, DW regions have different resistance properties. Thus, domains containing “1010” will have slightly different resistance than than “1100” due to different numbers of DWs. Because the multi-domain MTJ is much larger than $F_z$, we expect variation to only impact the device at the extremities, creating a small amount of under- or over-hang of boundary domain notches, while the internal domains are covered in their entirety. Thus, the impact is less significant than when aligning a single MTJ to a single DWM domain or detecting the resistance with a freely moving DW.

III. EXPERIMENTAL SETUP AND RESULTS

We simulated the multi-layer structure from Fig. 2 in the LLG micromagnetic simulator [8] using CoFeB and MgO at temperature 300 K with the parameters shown in Table I. $K_u$ is the uniaxial anisotropy and $M_s$ is the saturation magnetization. Domains were 80 nm long, 40 nm wide, and 2 nm thick. Four domains were included in the MTJ with a 1 nm thick MgO layer and 2 nm thick CoFeB fixed layer. Triangular notches of size 12 nm × 10 nm × 2 nm create pinning sites for DWs. All results are an average of 10 simulations and are tightly convergent. The maximum standard deviation for 300 K is 0.14 Ω for the “0101” combination.

The fixed layer is magnetized in the −Z direction. Each free layer domains can be magnetized in either +/−Z. The MgO layer is a non-magnetic tunneling barrier. We assign +Z (anti-parallel, high resistance) as ‘1’ and −Z (parallel, low resistance) as ‘0’. Our read current ($I_{\text{read}}$) has a read current density $J_C = 3.21 \times 10^{12} \text{A/m}^2$ and remains an order of magnitude lower than the switching current density to minimize the potential of read disturbance [9]. For our 3 ns read access time, the read energy is 0.5 pJ. For more than four domains, $I_{\text{read}}$ can increase to keep $J_C$ invariant. We attempted to match experimental parameters with the prior work on transverse read [5].

The resistance is measured from the top of the free layer to the bottom of the fixed layer in the simulator which originates

\begin{table}[h]
\centering
\caption{Multi-Domain MTJ Properties and Dimensions}
\begin{tabular}{|l|c|}
\hline
Property & Value \\
\hline
Fixed and Free Layer Material & CoFeB \\
\hline
Fixed and Free Layer Size & 320 nm × 40 nm × 2 nm \\
\hline
Domain Size & 80 nm × 40 nm × 2 nm \\
\hline
Notch dimensions (triangular) & 12 nm × 10 nm × 2 nm \\
\hline
MgO Layer Size & 320 nm × 40 nm × 1 nm \\
\hline
\end{tabular}
\end{table}

\begin{align}
J_C = D_0 - \frac{2}{R_{80}} + \frac{1}{R_{74}^{\text{DW}}} + \frac{1}{R_{68}^{\text{DW}}} + \frac{1}{R_{71}^{\text{DW}}}
\end{align}

Fig. 3. Sense margin for all permutations of four domains in the free layer. Error bars and labels report 6σ error deviation.

TMR effects from the MTJ and AMR effects from DWs. The impact of domain contents on voltage is shown graphically in blue based on micromagnetic simulation in Fig. 3. We see good similarity of the voltages for all combinations with the same ‘1’s count while the margin between clusters grows as the number of ‘1’s increases. Variability in the cluster is primarily due to the number of DWs. The minimum margin is 33.5 mV between “0000” and “0001,” which well exceeds the minimum margins of practical sense amplifiers [10]. The margin grows between groups with more ‘1’s.

Thermal sensitivity: We conducted a sensitivity study of the 16 combinations for three different temperatures 250 K, 300 K, and 350 K. There was no magnetic change nor domain-wall movement when applying thermal fluctuations during simulation [10]. The average standard deviation for all combinations is 0.07Ω where the maximum standard deviation is 0.512Ω for “1101” (at 350 K), that reduces to 0.12 Ω for 1000 runs. The minimum resistance gap for this multi-domain read sense amplifier is 77.5 Ω, which requires a worst-case sense margin of 31.8 mV to be accurately sensed, which is only nominally (1.7 mV) different than the 300 K only results.

Process variation: We simulated with a 2 nm and 6 nm misalignment between the notch in the extended free layer and the MgO and CoFeB fixed layer (red arrows in Fig. 2), where we treated 5.5 nm as the 6σ in a standard distribution of variation [11]. The MgO and CoFeB fixed layer would be fabricated with trenches and etching followed by chemical vapor deposition of doped CoFeB and MgO. The alignment concern would come from the location of the notch with the trench wall. The sense margin deviation for 6 nm is shown with error bars to the blue series in Fig. 3. As the error bars are small we also report this deviation in mV as labels. From our read current density, the lowest voltage level that has to be recognized for this resistance gap is still a healthy 28.4 mV.

Notch variations: Another form of process variation is changes to the notch dimension. Using a variation up to 8.4%. the variability in the cluster is primarily due to the number of DWs. The minimum margin is 33.5 mV between “0000” and “0001,” which well exceeds the minimum margins of practical sense amplifiers [10]. The margin grows between groups with more ‘1’s.

Authorized licensed use limited to the terms of the applicable license agreement with IEEE. Restrictions apply.
IV. ANALYTICAL MODEL AND SCALING

Detailed magnetic modeling with LLG becomes impractical as number of domains scales. Like prior approaches for analog DW movement in a nanowire [12] and spintronic logic proposals [13], we have constructed a characterized analytical model of the multi-domain MTJ, which we describe in Fig. 4. This entire model is a parallel arrangement of some mini-resistive structures. The 4-domain example shown in the figure shows a “0001” but both bordering values are different. Thus, the leftmost domain has a low resistance configuration, denoted $R^-$ for 74 nm and half a DW. The next domain has $R^-$ for 80 nm, followed by $R^-$ for 74 nm, a full DW, and $R^+$ for 68 nm, with another half DW. From characterization these can be converted to particular resistance values shown in Table II. We can scale to a five-domain MTJ by adding the shaded fixed and barrier layers in Fig. 4 modeling “00010.” The expression replaces the rightmost half DW with a full DW and another $R^-$ for 74 nm. These divisions are segmented by red dotted lines with black lines indicating the borders of the 4-domain and 5-domain examples. “00010” can be calculated through the parallel equivalent resistance to be 431.5 Ω.

We demonstrate accuracy of matching this model to the micromagnetic simulation data for a four domain MTJ in the orange series of Fig. 3. In this article, we have proposed a process variation resilient novel technique to count the number of ‘1’s in a DWM nanowire segment with an analytical model that allows to explore around more domain configurations.

V. CONCLUSION

In this article, we have proposed a process variation resilient novel technique to count the number of ‘1’s in a DWM nanowire segment with an analytical model that allows to explore around more domain configurations.

REFERENCES

[1] R. Bläising et al., “Magnetic racetrack memory: From physics to the cusp of applications within a decade,” Proc. IEEE, vol. 108, no. 8, pp. 1303–1321, Aug. 2020.
[2] R. Venkatesan, V. Kozhiikkottu, C. Augustine, A. Raychowdhury, K. Roy, and A. Raghunathan, “TapeCache: A high density, energy efficient cache based on domain wall memory,” in Proc. IEEE ACM Int. Symp. Low Power Electron. Des., 2012, pp. 185–190.
[3] C. Zhang et al., “Hi-fi playback: Tolerating position errors in shift operations of racetrack memory,” in Proc. 42nd Annua. Int. Symp. Comput. Architecture, 2015, pp. 694–706.
[4] S. Ollivier, S. Longofono, P. Dutta, J. Hu, S. Bhanja, and A. K. Jones, “Toward comprehensive shifting fault tolerance for domain-wall memories with PIETT,” IEEE Trans. Comput., vol. 72, no. 4, pp. 1095–1109, Apr. 2023.
[5] K. Roxy, S. Ollivier, A. Hogue, S. Longofono, A. K. Jones, and S. Bhanja, “A novel transverse read technique for domain-wall ‘racetrack’ memories,” IEEE Trans. Nanotechnol., vol. 19, pp. 648–652, 2020.
[6] S. Ollivier, S. Longofono, P. Dutta, J. Hu, S. Bhanja, and A. K. Jones, “CORUSCANT: Fast efficient processing-in-racetrack memories,” in Proc. IEEE/ACM 55th Int. Symp. Microarchitecture, 2022, pp. 784–798.
[7] A. Sengupta, Y. Shim, and K. Roy, “Proposal for an all-spin artificial neural network: Emulating neural and synaptic functionalities through domain wall motion in ferromagnets,” IEEE Trans. Biomed. Circuits Syst., vol. 10, no. 6, pp. 1152–1160, Dec. 2016.
[8] A. Sengupta, Y. Shim, and K. Roy, “Proposal for an all-spin artificial neural network: Emulating neural and synaptic functionalities through domain wall motion in ferromagnets,” IEEE Trans. Biomed. Circuits Syst., vol. 10, no. 6, pp. 1152–1160, Dec. 2016.
[9] M. Scheinfein, “LLG micromagnets simulator,” 1997. Online. Available: http://llgmicro.home.mindspring.com
[10] D. H. Kang and M. Shin, “Critical switching current density of magnetic tunnel junction with shape perpendicular magnetic anisotropy through the combination of spin-transfer and spin-orbit torques,” Sci. Rep., vol. 11, no. 1, pp. 1–8, 2021.
[11] S. Salehi, D. Fan, and R. F. Demara, “Survey of STT-MRAM cell design strategies: Taxonomy and sense amplifier tradeoffs for resiliency,” ACM J. Emerg. Technol. Comput. Syst., vol. 13, no. 3, pp. 1–16, 2017.
[12] M. Komalan et al., “Cross-layer design and analysis of a low power, high density STT-MRAM for embedded systems,” in Proc. IEEE Int. Symp. Circuits Syst., 2017, pp. 1–4.
[13] C. Wang, Z. Wang, M. Wang, X. Zhang, Y. Zhang, and W. Zhao, “Compact model of Dzyaloshinsky domain wall motion-based MTJ for spin neural networks,” IEEE Trans. Electron Devices, vol. 67, no. 6, pp. 2621–2626, Jun. 2020.
[14] X. Hu, A. Timm, W. H. Brigner, J. A. C. Incorvia, and J. S. Friedman, “SPICE-only model for spin-transfer torque domain wall MTJ logic,” IEEE Trans. Electron Devices, vol. 66, no. 6, pp. 2817–2821, June 2019.