O-HAS: Optical Hardware Accelerator Search for Boosting Both Acceleration Performance and Development Speed

Mengquan Li, Zhongzhi Yu, Yongan Zhang, Yonggan Fu, Yingyan Lin*
Department of Electrical and Computer Engineering, Rice University, USA
{mengquan.li, zy42, yz87, yf22, yingyan.lin}@rice.edu.

Abstract—The recent breakthroughs and prohibitive complexities of Deep Neural Networks (DNNs) have excited extensive interest in domain specific DNN accelerators, among which optical DNN accelerators are particularly promising thanks to their unprecedented potential of achieving superior performance-per-watt. However, the development of optical DNN accelerators is much slower than that of electrical DNN accelerators. One key challenge is that while many techniques have been developed to facilitate the development of electrical DNN accelerators, techniques that support or expedite optical DNN accelerator design remain much less explored, limiting both the achievable performance and the innovation development of optical DNN accelerators. To this end, we develop the first-of-its-kind framework dubbed O-HAS, which for the first time demonstrates automated Optical Hardware Accelerator Search for boosting both the acceleration efficiency and development speed of optical DNN accelerators. Specifically, our O-HAS consists of two integrated enablers: (1) an O-Cost Predictor, which can accurately yet efficiently predict an optical accelerator’s energy and latency based on the DNN model parameters and the optical accelerator design; and (2) an O-Search Engine, which can automatically explore the large design space of optical DNN accelerators and identify the optimal accelerators (i.e., the micro-architectures and algorithm-to-accelerator mapping methods) in order to maximize the target acceleration efficiency. Extensive experiments and ablation studies consistently validate the effectiveness of both our O-Cost Predictor and O-Search Engine as well as the excellent efficiency of O-HAS generated optical accelerators.

I. INTRODUCTION

With state-of-the-art inference accuracy, Deep Neural Networks (DNNs) have been widely employed in a myriad of AI applications, including speech recognition (e.g., Apple Siri and Amazon Alexa), face identification (e.g., Google Picasa), autonomous vehicles, etc. In parallel, the recent breakthroughs and prohibitive complexity of DNNs have excited extensive interest in domain specific DNN accelerators [1], [2], [3]. Among them, optical accelerators (OAs) provide a brand-new yet remarkably promising kind of computing platforms for DNNs. They can potentially achieve unparalleled massive parallelism, ultra-low latency, and little to no power consumption by leveraging silicon photonic technologies. It is estimated that OAs can be potentially $1000 \times$ faster than electronics with $1000 \times$ less power for the same die area [4]. What’s more, commercially manufacturable photonic integrated circuits (PICs) now also achieve economies of scale that is previously enjoyed solely by microelectronics [5].

OA designs flourish since 2017, for which the capabilities of optics are widely explored to perform fast and efficient linear operations [6], [7], [8], [9], [10]. Based on their core computing optical components and principles, they fall into three categories: First, Mach-Zehnder Interferometer (MZI)-based OAs were first proposed and could easily mass-fabricated for matrix-vector products using coherent lights; Singular value decomposition (SVD) [11] and Fast Fourier transform (FFT) [12] implementations based on analog computing have been demonstrated, achieving high parallelism but suffering from a limited scalability to large-scale networks; Additionally, large-footprint MZIs also fail in on-chip integration. Second, to better tradeoff between the network scale and required footprint, an Electro-Optical Mach-Zehnder Modulator (EOM)-based OA [8] was presented by making full use of time, wavelength and spatial multiplexing with incoherent lights. Third, another alternative to MZI-based architectures, micro-resonator (MR)-based OAs [7], [9], [10] are capable of operating across different wavelengths, modes, or polarization and occupying a much smaller chip area within a tight package, greatly increasing the compute parallelism, not only because many independent channels coexist in a single waveguide but also more optical components can be integrated on-chip.

However, the development of optical DNN accelerators is much slower than that of electrical DNN accelerators. Unlike the latter that many techniques have been developed to facilitate their development, techniques that support or expedite optical DNN accelerator design remain much less explored, limiting both the achievable performance and the innovation development of OAs. Overall, there are three critical bottlenecks: 1) Numerous OA architectures have been designed but no existing works fairly compare their advantages and shortages. For implementing the same DNN functionality, different OA architecture designs can lead to dramatically different performance/energy trade-offs. This makes it hard to obtain effective guidance for OA designers. 2) OA designs are a cross-disciplinary field with a large design space, which often takes months to even years for manually designing effective OAs and requires cross-disciplinary knowledge, both limiting OAs’ fast development. 3) In addition to the large design space formed by the extensive micro-architecture and dataflow choices, OA design is also application-specific. There has been no one-for-all OA design yet, which could perfectly...
They are the first type of Accelerator Hardware Optical (X) (Y) (Z-OCUs): Throughput Efficiency (OPS/mm$^2$)

10

10

10

10

10

10

10

10

10

10

10

a

10

12

Throughput Efficiency (OPS/mm$^2$)

Energy Comsumption (J)

10

10

10

10

< 0.72%

Thro. Eff. > 100 GOPS/mm$^2$

Thro-per-Joule > 100 POPS/mm$^2$

LeNet-5 @ MNIST

Fig. 1: Three types of OCUs: a) a MZI-based optical SVD unit for matrix multiplication [6]; b) an EOM-based optical unit for vector convolution [8]; and c) a MR-based optical matrix-vector multiplier [7].

suit massive and rapidly developed DNN models that vary in network shapes and sizes. Thus, ideally a customized OA architecture is required for a given DNN model and application pairs for achieving the best performance. This can be a prohibitive challenge for OA designers, especially when the ecosystem of facilitating OA development is currently still at its infancy. Moreover, as shown in Fig. 2, satisfactory designs are extremely sparse (<0.72%) within this search space.

To tackle the aforementioned challenges, we develop the first-of-its-kind framework dubbed O-HAS that for the first time demonstrates automated Optical Hardware Accelerator Search for boosting both the acceleration performance and development speed of optical DNN accelerators. Our O-HAS consists of two integrated enablers: 1) an O-Cost Predictor, which can accurately yet efficiently predict an optical accelerator’s energy and latency based on the DNN model parameters and the optical accelerator design; and 2) an O-Search Engine, which can automatically explore the large design space of optical DNN accelerators and identify the optimal accelerators (i.e., the type, shape, size of micro-architectures for both data computation and data access, algorithm-to-accelerator mapping methods, and memory hierarchy) in order to maximize the target acceleration efficiency. Extensive experiments and ablation studies consistently validate that the proposed O-Cost Predictor achieves excellent efficiency in not only the prediction accuracy (with an average error of ~8.5%) but also exploration and search time, which enables our O-Search Engine to perform fast and effective design space exploration. The O-HAS generated optical accelerators outperform the state-of-the-art (SOTA) optical accelerators by up to 119.70×.

II. PRIOR ART AND OPPORTUNITIES

OAs and Optical Convolution Units (OCUs). Current DNN models require dense linear operations such as convolutions or matrix computations, which accounts for the major computing costs in DNNs (e.g., 55% to 90% of the total computing power and time [8]). Optical linear operations exhibit stark advantages in bandwidth density, latency, and energy over their electrical counterparts. To boost inference efficiency, many optical micro-architectures have been designed for convolution acceleration [6], [7], [8], [9], [10]. They are referred to as Optical Convolution Units (OCUs) in this paper. According to our comprehensive survey, we classify the SOTA OCUs into three categories as shown in Tab. I, based on their operation principles and foundational computing optical components, i.e., Z-, E- and R-OCUs.

MZI-based OCUs (Z-OCUs): They are the first type of OCUs proposed for matrix-vector multiplication acceleration using coherent light. SVD-based Z-OCU was designed and fabricated in [6]. It shows that every $N \times N$ weight matrix $W$ can be decomposed into three matrices using SVD, i.e., $W = U \Sigma V^*$, where $U$ and $V$ are $N \times N$ unitary matrices and $\Sigma$ is a diagonal matrix with singular values. MZIs are excellent candidates to optically implement unitary transformations as any arbitrary unitary matrix (e.g., $U$ and $V^*$) can be implemented with a triangular planar array of MZIs (shown in Fig. 1(a)). By modulating the phase of the input signal via phase shifters, this OCU realizes matrix multiplication operations in the analog domain. SVD-based micro-architectures can achieve high computing speed close to light speed but is limited by their required large amount of hardware resources and thus heavy chip area cost. To improve the area efficiency.
TABLE I: Hardware cost and performance comparison of SOTA OCUs when processing $[1, N] \times [N, N]$ matrix-vector multiplication, where $B$ is the operand precision and $n_b$ is the multi-bit capability of MRs. For a fair comparison, the device counts are converted to # MR based on real device footprints (the area and the energy ratio between one MZI/EOM and one MR are denoted as $\alpha$ and $\beta$, respectively) [13].

| E-OCU [8]   | SVD [6] | FFT [12] | HolyLight [7] | PIXEL [9] | CrossLight [10] |
|--------------|---------|----------|--------------|-----------|---------------|
| Power        | $N^2B$  | $1$      | $N^2B$       | $B$       | $N^2B$        |
| Latency Area | $\beta$ $BN(N-1)$ $\sim$ $\beta N(N-1)$ | $1$ | $2N^2B$ | $N^2B$ | $N^2B$ |
| (# MR)       | $\alpha$ $\alpha N(N-1)$ $\sim$ $\frac{\beta}{4}N(N-1)$ | $1$ | $2N^2B$ | $N^2B$ | $N^2B$ |
| Control Complexity | Low | High | Medium | High |

*For R-OCUs, there is a trade-off between latency and area cost as matrix multiplication can be performed by either spatial multiplexing with multiple R-OCUs or time multiplexing on the same R-OCU. In this table, we show the cases with the optimal latency via spatially-multiplexed architectures.

over the SVD-based designs, a new FFT-based Z-OCU was further proposed in [12]. By leveraging optical fast Fourier transform and its inverse, it improved the area efficiency over SVD by $\sim4 \times$ on average.

EOM-based OCUs (E-OCUs): EOM-based OCU is another recently proposed micro-architecture for improving OAs’ scalability and area efficiency [8]. As shown in Fig. 1 (b), the input vector $X$ is encoded as the intensity of temporal symbols in a serial electrical waveform. The convolutional kernel is represented by a flattened weight matrix $W$ that is encoded to the optical power of the MicroComb lines via spectral shaping. The temporal waveform $X$ is then multi-casted onto the kernel wavelength channels via electro-optical modulation, generating the replicas weighted by $W$. Next, the optical waveform is transmitted through a dispersive single-mode fibre (SMF) with a delay step. Finally, the delayed and weighted replicas are summed via photodetector (PD). Each time slot yields a convolution between $X$ and $W$ for a given receptive field of convolution. The convolution window slides at the modulation speed to get the output vector $Y$. E-OCUs have the least number of optical devices and realize convolutions via effective time and wavelength interleaving. However, their heavy energy consumption is the major bottleneck.

MR-based OCUs (R-OCUs): Compared with MZIs and EOMs, MRs (such as microrings and microdisks) have much smaller footprints and thus are excellent candidates for implementing photonic integrated circuits (PICs). R-OCUs have attracted the most attention for on-chip OA designs [7], [9], [10]. A typical MR-based OCU relies on an array of on-chip laser sources, MRs, PDs, a wavelength splitter, and a multiplexer to conduct parallel matrix multiplication operations, as shown in Fig. 1(c). To calculate the multiplication between matrix $W$ and vector $X$, elements in matrix $W$ are represented by the transmissivity of an $N \times N$ MR array, while elements in vector $X$ are denoted by the input optical power values produced by $N$ on-chip laser diodes (LDs) with different wavelengths $(\lambda_1, \ldots, \lambda_N)$. Vector $X$ is multiplexed, split, and transmitted to each row of the matrix equally. An MR with a specific resonance wavelength in a row of the matrix will react on the input signal in the same wavelength, and the output power is then the product between the input power and the MRs’ transmissivity. In a row, $N$ multiplications between the row vector of $W$ and the vector $X$ are realized and then aggregated together in the same waveguide. The multiply-accumulate (MAC) result is finally collected by the PD. The same operations occur in all rows, thus the R-OCU finishes all convolutions with high parallelism. We have listed three SOTA R-OCUs in Tab. I. They achieve different performances resulting from different manufacturing technologies and architecture parameters.

Opportunities. Although these OAs are promising with exciting performance, OA development is at its very early stage. All of them are manually designed with a great deal of design/time overhead. There lacks a mature ecosystem to support and assist OA designers and researchers, which largely limits the development of this new field. To resolve this problem, there are two necessities. One is a generic predictor that enables accurate yet efficient estimation of the performance and hardware cost of any arbitrary OAs. It is vital because this predictor makes it practical to fairly compare the pros and cons of distinct OAs, which allows OA designers to accurately analyze accelerators’ performance and hardware cost before the actual implementation, thus can largely reduce the design cycles and facilitates the development of OAs. The other essential is an automated search framework for effective optical DNN accelerators exploration. Considering the vast and increasing gap between the prohibitive complexity of powerful DNN models and OA development speed, this framework should perform automated exploration of OAs’ large design space and generate the optimized designs satisfying the target acceleration efficiency, without humans in the loop. To sum up, both factors are indispensable to boost both OAs’ achieved acceleration performance and development speed. In this paper, we present the first-of-its-kind framework dubbed O-HAS that for the first time demonstrates automated optical accelerator search.

III. THE PROPOSED O-HAS FRAMEWORK

To automatically search for the optimal hardware architecture for a given DNN model, we first unify the taxonomy of a generic optical accelerator architecture and specify the huge search space, in order to ensure a wide applicability. After that, we develop the O-HAS framework as illustrated in Fig.
3. O-HAS integrates two enablers: 1) an O-Cost Predictor, to accurately yet efficiently predict an optical accelerator’s energy, latency (as well as throughput), and area costs based on the DNN model parameters and the optical accelerator design; and 2) an O-Search Engine, to automatically explore the large design space of OAs and identify the optimal accelerators that maximize the target user-defined acceleration efficiency.

### A. Generic Optical DNN Accelerator

**Overview.** As shown in Fig. 4, a generic optical accelerator includes an off-chip DRAM and a chip node, the latter of which consists of multiple tiles connected via an on-chip network. Each tile communicates with the others through its router, and relies on a global buffer (GLB) and multiple register files (RFs) to store and load the operands and intermediate results generated by the computation units. As the main computation components, OCU, POOL, and ACTF units are used for the convolution, pooling, and activation operations, respectively. Convolutions during DNN inferences can be computed by multiple OCUs connected through a shared bus. For each OCU, one or multiple DAC(s) and ADC(s) (depending on their sampling frequency) and electrical shift-and-add (S+A) units are used for digital-analog conversion and aggregation, respectively. In addition to the OCUs, POOL, ACTV, S+A circuits, DACs and ADCs can also be potentially implemented with optics, which are far from mature yet [14]. As such, We focus on OCUs in this paper and leave the other components to future works.

**Computing flow and pipeline.** Different types of OAs have different dataflows. For accelerators using R- and Z-OCUs, after a DNN model is sufficiently trained, weight matrices of various layers of the DNN will be pre-programmed into OCUs by configuring the transmissivity of the resonators in each R-OCU and the transmission phase angle of the phase shifters in each Z-OCU. On the other hand, different from R- and Z-OCAs, the weight matrices of the DNN will not be stationed in E-OCUs, with no local reuse. As illustrated in Fig. 5, for an OA, inputs of a CONV layer are pre-fetched from off-chip DRAMs and routed to available tiles and stored in their global buffers. During inferences, the input pixels are tiled and feed to OCUs’ register files from the global buffer. They will be converted into optical signals via DAC(s) and electrical-optical (E/O) conversion in OCUs (e.g., using optical transmitters (TX) like LDs and MicroCombs). To collaboratively compute convolutions, the accelerator controller steers OCUs producing intermediate results in the form of electrical voltages via optical-electrical (O/E) conversion in OCUs (e.g., using optical receiver (RX) like PDs). The intermediate result voltages are sampled and converted to digital values by ADCs. Digital results are aggregated in register files and global buffers via S+A operations, and sent to pooling and activation units to generate layer outputs that will be buffered back to the global buffer for processing the next layer. The computation continues until the final result is produced. It is noteworthy that the processing among multiple layers in one OCU will be executed in a pipeline manner, while multiple OCUs are able to perform in parallel to boost the throughput. Here we simplify the pipeline and assume the number of cycles occupied by each stage to be the same in Fig. 5, which actually depends on the execution latency of each stage. A detailed latency analysis will be presented in Section III-B.

**Search space definition.** Similar to Network Architecture Search (NAS), an search space of optical hardware accelerators is a prerequisite for accelerator architecture exploration and optimization. However, it is challenging to specify such a space for DNN optical accelerators due to their huge design space. First, while the capabilities of optics to efficiently perform linear convolutions have been widely explored, there are numerous optical devices that can realize convolutions, such as MRs, EOMs, and MZIs. Different devices have their unique optical responses and characteristics, resulting in distinct performance and hardware costs when being used to build accelerators. Second, there are lots of ways to design the accelerators’ micro-architectures, which are characterized by the number of hierarchical memory (e.g., RF, GLB, and DRAM) and computation units (e.g., tile, OCU, POOL, and ACTF), the size of each memory level, the type and size of computation units (e.g., there are 3 types of OCUs for OAs), and the NoC design [1]. Third, there are a lot of choices for the algorithm-to-hardware mapping methods, i.e., how to

| TABLE II: Generic optical DNN accelerator search space. |
|-------------------------------------------------------|
| **Memory Hierarchy** | **Loop-order** | **Loop-tiling** |
| Register File (RF) | ✓ | ✓ |
| Global Buffer (GLB) | ✓ | ✓ |
| DRAM | ✓ | – |

| Computation Type | # of units | Size of units | Perip. # of Tile |
|------------------|------------|---------------|-----------------|
| OCU | ✓ | ✓ | ✓ | Tile | ✓ |
Energy: The data computation energy of input/output channel in the i-th layer filter height (= weight/stride in the i-th layer)

the unit energy of the global buffer read/write

the absolute hit latency of register file and global buffer access

the size of an OCU; the area of a R-OCU

Type of OCUs in one tile (Type R, E, Z in this paper)

# of MRs for mapping one weight; # of bits per weight

the unit energy of the register file read/write

the unit tuning energy of a MR

Energy: As kernel weights stay stationary in data computation in the used in our Predictor are listed in Tab. III.

which can be applied to modeling E- and Z-OCUs. Parameters of memory hierarchy, MAC tiling and scheduling) parameters. Given a DNN above, we then develop an O-Cost Predictor as shown in Fig. 6 to evaluate the latency (as well as throughput), the energy consumed by convolutions as it is the major contributor to the total energy consumption. Given a DNN model that contains J CONV/FC layers, the overall energy consumption can be modeled as:

\[ E = \sum_{i=1}^{J} E_{\text{mem}} + E_{\text{comp}} \]

where \( E_{\text{mem}} \) and \( E_{\text{comp}} \) are the energy costs of data access and data computation in the \( i \)-th CONV/FC layer, respectively. An FC layer’s energy cost can be similarly modeled.

Different types of OCUs will result in distinct hardware costs in energy, latency, and area. In this section, we take R-OCUs as an example due to the space limit, the principle of which can be applied to modeling E- and Z-OCUs. Parameters used in our Predictor are listed in Tab. III.

Data Access Energy: As kernel weights stay stationary in one or multiple R-OCU(s), the data access energy of one layer is composed of the data movement energy of the input pixels, intermediate results (Psums), and output pixels. Their access energy is proportional to the unit energy per data access and the total number of data accesses. Each input is pre-read from the GLB in the tile to the RF in the OCU, and then modulated into different wavelengths via DAC(s) and TX(s) for computation. If all the weights in one layer is mapped onto a \( N \times N \) OCU, Psums are only written to and read from its RF, of which the energy per Psum access can be denoted as \( (e_{\text{read}} + e_{\text{write}}) \). Otherwise, if one layer is large and needs to be mapped onto multiple OCUs, Psums will also be accessed from the GLB in addition to the RFs, for which the energy per Psum access can be denoted as \( (e_{\text{GLB}}^e + e_{\text{GLB}}^w) \). The output write energy of this layer is proportional to the number of outputs written into the GLB (i.e., \( E_{F/D_I} \)) and the energy per output write (i.e., \( e_{\text{GLB}}^w \)).

\[ E_{\text{mem}}^i = \left\{ \begin{array}{ll}
\left[ C_{\text{F}}Z_{\text{C}} \right] \left( N_{\text{D}} + N_{\text{C}} \right) / (K_i K_j^T_{\text{OCU}} - 1) + E_{\text{input}}^i_E \right. \\
\left[ C_{\text{F}}Z_{\text{C}} \right] \left( N_{\text{D}} + N_{\text{C}} \right) / (K_i K_j^T_{\text{OCU}} - 1) + E_{\text{input}}^i_E \\
\left[ C_{\text{F}}Z_{\text{C}} \right] \left( N_{\text{D}} + N_{\text{C}} \right) / (K_i K_j^T_{\text{OCU}} - 1) + E_{\text{input}}^i_E
\end{array} \right. \]

Data Computation Energy: The data computation energy of one layer consists of the energy consumed by the D/A and A/D conversions, E/O and O/E conversions using TXs and RXs, MAC, local tuning, and S+A operations, i.e.:

\[ E_{\text{comp}}^i = \left\{ \begin{array}{ll}
(e_{\text{D} / A} + e_{\text{TX}}) E_{F/D_I} C_{\text{F}} Z_{\text{C}} \left( N_{\text{D}} + N_{\text{C}} \right) + E_{\text{D} / A} \\
(e_{\text{R}} + e_{\text{tune}}) E_{F/D_I} N_{\text{D}} Z_{\text{C}} + E_{\text{MAC}} \\
(e_{\text{RX}} + e_{\text{A} / D} + e_{\text{S} / A}) E_{F/D_I} N_{\text{D}} Z_{\text{C}} \left( N_{\text{D}} + N_{\text{C}} \right) + E_{\text{A} / D}
\end{array} \right. \]
Latency and Throughput. Considering that the accelerators can operate in a layer-wise pipeline manner with fine-grained balanced pipeline as shown in Fig. 5, the OA throughput and the latency can be modeled as (4):

\[ T = \frac{\#MACs}{\max[L_1,\ldots,L_i]} \quad \text{and} \quad L_i = \max(L_{mem}, L_{comp}) \]  

(4)

where \( L_{mem} \) and \( L_{comp} \) denote the data access latency and data computation latency of the \( i \)-th layer, respectively.

Data Access Latency: The total access time for the RF, GLB and DRAM can be modeled as (5). Given the size of RF and GLB, each access is either a hit or a miss. Considering the three-level memory hierarchy in this paper, we can calculate the average data access time as the sum of the time spent in hits and that spend on misses. We calculate the absolute hit rate as the fraction of all accesses that hit in this level of memory. Therefore, assuming that the requirements for RF and GLB access to generate one 3D output pixel is respectively \( Q_{RF} \) and \( Q_{GLB} \), we can calculate the absolute hit rate for RF and GLB accesses as (5), and thus obtain the total data access time. Note that there are two contributors to GLB access. One is from RF access misses, and the other is from \( P_{sums} \) accesses due to inter-OCU data movement.

\[
L_{\text{mem}}^i = E_i/F_i \begin{cases} 
\rho_{RF} \cdot \min(\rho_{RF}, K_i, K_{OCU}) + 1 \\
+ \rho_{GLB} \cdot \min(\rho_{GLB}, Q_{GLB}^{OPT}, K_i, K_{OCU}) + \min(\rho_{GLB}, K_i, K_{OCU}), 1) \\
+ \rho_{DRAM} \cdot (\min(\rho_{DRAM}, Q_{DRAM}^{OPT}, K_i, K_{OCU}), 1) + \min(\rho_{DRAM}, K_i, K_{OCU}) + L_{\text{comp}}^i 
\end{cases}
\]

(5)

Data Computation Latency: Every MR in a R-OCU achieves a transmission rate of \( R_{RF} \). Assuming that there are \( K_i \) R-OCUs per tile and \( K_i \) tile(\( s \) on-chip in total, it takes \( \left( \left\lceil \frac{2C_i}{N} \right\rceil \cdot \left\lceil \frac{D_{\text{RF}}}{N} \right\rceil / (K_{OCU} \cdot K_i) \right) \) time cycles to generate one 3D output pixel. Thus, to generate \( E_iF_i \) 3D output pixels, the computation latency can be formulated as follows:

\[
L_{\text{comp}}^i = E_iF_i \left( \left\lceil \frac{2C_i}{N} \right\rceil \cdot \left\lceil \frac{D_{\text{RF}}}{N} \right\rceil / (K_{OCU} \cdot K_i) \right) / R_{RF}
\]

(6)

Area Cost. We model the area cost of OAs by taking into account the area for both the data access and convolution computation:

\[
A = a_{RF} Q_{RF} K_{OCU}^{Ty} + a_{GLB} Q_{GLB} K_{OCU}^{Ty} + a_{RF} K_{OCU}^{Ty}
\]

(7)

O-Cost Predictor Validation. We validate the accuracy of the proposed O-Cost Predictor in energy and latency prediction against two SOTA OAs (i.e., HolyLight [7] and PIXEL [9]). In particular, we evaluated the O-Cost Predictor on six DNNs (including LeNet-5, AlexNet, ZFNet, ResNet-18, GoogLeNet, and VGG-16), and compare the predicted results with the results obtained from HolyLight and PIXEL (which are set as the ground truth values). We use a deep learning accelerator simulator FODLAM [16] for HolyLight and an in-house simulator for PIXEL. As shown in Fig. 7(a), the energy prediction error between our Predictor and the ground truth values in HolyLight are between 2% and 17%, and the differences between our Predictor and PIXEL are between 5% and 7%. These errors are acceptable with an average of ~8.5% while supporting generic MR-based optical accelerators.

The latency prediction is much more complex than energy estimation, as it is hard to accurately emulate the dataflow and the pipeline control of accelerators. We adopt the same dataflow and the pipeline strategy in HolyLight and validate the latency model of the proposed O-Cost Predictor against HolyLight and PIXEL. Fig. 7(b) shows the results. The latency prediction error between our Predictor and the ground truth values in HolyLight are between 9% and 23%, and the differences between our Predictor and PIXEL are between 7% and 14%, with a satisfactory average error of ~12.5%.

C. The O-Search Engine

To realize a generic OA design search engine, our O-Search Engine aims to solve the OA design parameter \( \gamma \) that satisfies

\[
\gamma' = \arg\min \gamma L_{hw}(NET, HW(\gamma)), \quad \text{where} \quad NET \text{ is the given DNN architecture and } HW \text{ is the OA design search space parameterized by } \gamma, L_{hw} \text{ denotes the resulting hardware cost for the } NET \text{ and } HW(\gamma) \text{ pair.}
\]

To achieve the optimal trade-off between the exploration and exploitation during search, we reformulate Eq. (8) to the following format:

\[
\gamma' = \arg\min \gamma \sum_{i=1}^{S} L_{hw}(NET, HW(\gamma'), \cdots, GS(\gamma'))
\]
where $\gamma(i = 1, \cdots, S)$ is a normalized vector representing the $i$-th OA design parameter, the $j$-th value of $\gamma$ represents the probability of selecting the $j$-th choice to be the OA’s $i$-th parameter, $S$ is the total number of design parameters in the OA design search space, $GS(\gamma)$ is the Gumbel-Softmax [17], [18] sampling of the $i$-th parameter parameterized by $\gamma$ from the OA design search space. In each update, we apply Gumbel-Softmax to each searchable parameter in the OA design search space and sample one OA design, and then evaluate the hardware cost $L_{hw}(NET, HW(GS(\gamma_1), \cdots, GS(\gamma_S)))$ of the sampled OA design using our proposed O-Cost Predictor in Eq. III-B. After that, $L_{hw}(NET, HW(GS(\gamma_1), \cdots, GS(\gamma_S)))$ is multiplied with the sampled $GS(\gamma_i)$, for $i = 1, \cdots, S$ to relax $\gamma(i = 1, \cdots, S)$ during backpropagation. In this manner, the randomness of Gumbel-Softmax helps the exploration of the whole search space while the relaxation of $\gamma(i = 1, \cdots, S)$ helps the exploitation of the optimal OA design.

IV. PERFORMANCE EVALUATION

Benchmark DNNs and Datasets. We studied our O-HAS framework on six DNNs including LeNet-5, AlexNet, ZFNet, ResNet-18, GoogLeNet, and VGG-16. LeNet-5 was trained with MNIST to classify simple handwritten digits, while the rest were trained with ImageNet to recognize complex objects. More details of the network topology are shown in Tab. IV. For automated design space exploration, in which we use the Methodology. We build the O-Search Engine in PyTorch for automated design space exploration, in which we use the Adam [20] optimizer with a learning rate of $1 \times 10^{-7}$, $\beta_1 = 0.5$, and $\beta_2 = 0.999$. For each DNN benchmark, we obtained two optimized OA designs using our O-Search Engine, subjecting to the chip area constraint. These two designs, which are referred to as OHAS-EA and OHAS-TEA in this paper, prioritize high energy efficiency and throughput-per-Joule performance, respectively. We then studied their accelerator performance and inference performance for practical uses, by comparing them against six SOTA OAs, including EOM [8], SVD [6], FFT [12], HolyLight [7], PIXEL [9], and CrossLight [10].

Accelerator modeling. We use our O-Cost Predictor to study the energy consumption, throughput, and area cost of all the accelerators running different DNN models. For a fair comparison, we are consistent in the parameters for the core functional components used in all the accelerators. All the parameters of the optical devices are generated based on a 130 nm SOI CMOS process, and the parameters of hierarchical memories are obtained based on a commercial 28 nm process technology. We model and adopt On-chip LDs from [21], MR from [22], optical Splitter&MUX from [23], [24], PDs from [22], S+A circuits from [9], 1-bit DAC from [7], ADC (8b, 1.2GSps) from [25], Microcomb and optical spectral sharper from [21], [8], EOM and On-chip SMF from [8], MZIs from [6], [12], and other periphery circuits from [11], respectively.

Fig. 8: Average performance comparison of our O-HAS with the SOTA optical accelerators.

Accelerator performance. Fig. 8 illustrates the average performance of the generated OAs (OHAS-EA and OHAS-TEA) and the SOTA OAs. We adopt a figure-of-merit, Compute Density (CD), to describe OAs’ throughput efficiency in OPS/mm², similar to [4]. It shows that, among the six SOTA OAs, FFT achieves the highest compute density resulting from its excellent area efficiency, while HolyLight has the maximum throughput-per-energy. Compared with the SOTA OAs, OHAS-TEA improves the compute density by $1.86 \times$ and the throughput-per-energy by $27.68 \times$ with an area cost similar to HolyLight. Considering edge applications, which require OAs to have low energy and area costs, we also generate OHA-EA, which achieves minimized energy consumption and chip area cost with satisfying throughput: further improves the area efficiency by 69% and achieves a $2.32 \times$ improvement in throughput-per-energy over SOTAs.

Fig. 9 illustrates the performance of these hardware platforms on various DNN models, in terms of compute density, energy consumption, and throughput-per-energy. We can see that the performance of the OAs varies on different DNN modes and for the same DNN, different OA designs have distinct performance, from which we make three observations. First, our OHAS-TEA and OHAS-EA consistently outperform the SOTA optical accelerators. OHAS-EA, which achieves minimized energy consumption and chip area cost with satisfying throughput: further improves the area efficiency by 69% and achieves a $2.32 \times$ improvement in throughput-per-energy over SOTAs.

Table IV: DNN benchmarks [7], [19].

| Name       | Data Set | Topology          | Total # MACs |
|------------|----------|-------------------|--------------|
| LeNet-5    | MNIST    | 3C,3P,3F          | 2.86E+05     |
| AlexNet    | ImageNet | 3C,3P,3F          | 7.15E+08     |
| ZFNet      | ImageNet | 3C,3P,3F          | 7.78E+08     |
| ResNet-18  | ImageNet | 2C,2P,1F          | 1.82E+09     |
| GoogLeNet  | ImageNet | 5C,14P,1F         | 1.50E+09     |
| VGG-16     | ImageNet | 13C,6P,3F         | 1.55E+10     |
Fig. 9: Performance comparison of our O-HAS with the SOTA optical accelerators on various DNN models.

Fig. 10: The inference performance of our O-HAS and the SOTA optical accelerators.

Table V: Search efficiency of O-Search Engine.

V. CONCLUSION

In this paper, we have developed and evaluated O-HAS, the first framework for automated optical hardware accelerator search, aiming to boost both the acceleration performance and development speed of optical DNN accelerators. To realize fast and effective automated search, O-HAS consists of two integrated enablers. One is an accurate yet efficient O-Cost Predictor, which is able to predict an optical accelerator’s energy, latency, and area costs based on the given DNN model and optical accelerator design. The other is an O-Search Engine, which automatically explores the huge design space of optical DNN accelerators and generates the optimal accelerators for the target acceleration performance and efficiency. Extensive experiments and ablation studies consistently validate the effectiveness of our O-HAS framework, with an improvement of up to 119.7× over the state-of-the-art designs.

ACKNOWLEDGMENT

This work is partially supported by the National Science Foundation CAREER program (Award number: 2048183) and CCRI program (Award number: 2016727).
REFERENCES

[1] Y.-H. Chen, T. Krishna, J. S. Emer, and V. Sze, “Eyriiss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,” IEEE journal of solid-state circuits, vol. 52, no. 1, pp. 127–138, 2016.

[2] Y. Zhao, X. Chen, Y. Wang, C. Li, H. You, Y. Fu, Y. Xie, Z. Wang, and Y. Lin, “Smartexchange: Trading higher-cost memory storage/access for lower-cost computation,” in 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020, pp. 832–845.

[3] W. Li, P. Xu, Y. Zhao, H. Li, Y. Xie, and Y. Lin, “Timely: Pushing data movements and interfaces in pim accelerators towards local and in time domain,” in 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020, pp. 832–845.

[4] M. A. Nahmias, T. F. De Lima, A. N. Tait, H.-T. Peng, B. J. Shastri, and P. R. Prucnal, “Photonic multiply-accumulate operations for neural networks,” IEEE Journal of Selected Topics in Quantum Electronics, vol. 26, no. 1, pp. 1–18, 2019.

[5] B. J. Shastri, A. N. Tait, T. F. de Lima, W. H. Pernice, H. Bhaskaran, C. D. Wright, and P. R. Prucnal, “Photonics for artificial intelligence and neuromorphic computing,” Nature Photonics, vol. 15, no. 2, pp. 102–114, 2021.

[6] Y. Shen, N. C. Harris, S. Skirlo, M. Prabhu, T. Baehr-Jones, M. Hochberg, X. Sun, S. Zhao, H. Larochelle, D. Englund et al., “Deep learning with coherent nanophotonic circuits,” Nature Photonics, vol. 11, no. 7, p. 441, 2017.

[7] W. Liu, W. Liu, Y. Ye, Q. Lou, Y. Xie, and L. Jiang, “Holylight: A nanophotonic accelerator for deep learning in data centers,” in 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2019, pp. 1483–1488.

[8] X. Xu, M. Tan, B. Corcoran, J. Wu, A. Boes, T. G. Nguyen, S. T. Chu, B. E. Little, D. G. Hicks, R. Morandotti et al., “11 tops photonic convolutional accelerator for optical neural networks,” Nature, vol. 589, no. 7840, pp. 44–51, 2021.

[9] K. Shifflett, D. Wright, A. Karanth, and A. Louri, “Pixel: Photonic neural network accelerator,” in 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2020, pp. 474–487.

[10] F. Sunny, A. Mirza, M. Nikdast, and S. Pasricha, “Crosslight: A cross-layer optimized silicon photonic neural network accelerator,” 2021.

[11] A. Shaheer, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikan, “Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars,” ACM SIGARCH Computer Architecture News, vol. 44, no. 3, pp. 14–26, 2016.

[12] J. Gu, Z. Zhao, C. Feng, Z. Ying, M. Liu, R. T. Chen, and D. Z. Pan, “Towards hardware-efficient optical neural networks: Beyond fft architecture via joint learnability,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020.

[13] J. Gu, C. Feng, Z. Zhao, Z. Ying, M. Liu, R. T. Chen, and D. Z. Pan, “Squeezelight: Towards scalable optical neural networks with multioperand ring resonators.”

[14] G. Wetzstein, A. Ozcan, S. Gigan, S. Fan, D. Englund, M. Soljačić, C. Denz, D. A. Miller, and D. Psaltis, “Inference in artificial intelligence with deep optics and photonics,” Nature, vol. 588, no. 7836, pp. 39–47, 2020.

[15] A. Parashar, P. Raina, Y. S. Shao, Y.-H. Chen, V. A. Ying, A. Mukkara, R. Venkatesan, B. Khailany, S. W. Williams, J. Yao, K. Raj et al., “Ultralow power 80 gb/s arrayed cmos silicon photonic transceivers for wdm optical links,” Journal of Lightwave Technology, vol. 30, no. 4, pp. 641–650, 2012.

[16] H. Subbaraman, X. Xu, A. Hosseini, X. Zhang, Y. Zhang, D. Kwong, and R. T. Chen, “Recent advances in silicon-based passive and active optical interconnects,” Optics express, vol. 23, no. 3, pp. 2487–2511, 2015.

[17] A. Hosseini, D. K. Kwong, Y. Zhang, H. Subbaraman, X. Xu, and R. T. Chen, “1× n multimode interference beam splitter design techniques for on-chip optical interconnections,” IEEE Journal of Selected Topics in Quantum Electronics, vol. 17, no. 3, pp. 510–515, 2011.

[18] B. Murmann, “ADC performance survey 1997-2021,” http://web.stanford.edu/~murmann/adcsurvey.html.