ZNNi – Maximizing the Inference Throughput of 3D Convolutional Networks on Multi-Core CPUs and GPUs

Aleksandar Zlateski*, Kisuk Lee†
*Electrical Engineering and Computer Science Dept.
†Brain and Cognitive Sciences Dept.
Massachusetts Institute of Technology
Cambridge, MA 02139 USA
*zlateski@mit.edu, †kisuklee@mit.edu

H. Sebastian Seung
Neuroscience Institute
and Computer Science Dept.
Princeton University
Princeton, NJ 08540 USA
sseung@princeton.edu

Abstract—Sliding window convolutional networks (ConvNets) have become a popular approach to computer vision problems such as image segmentation, and object detection and localization. Here we consider the problem of inference, the application of a previously trained ConvNet, with emphasis on 3D images. Our goal is to maximize throughput, defined as average number of output voxels computed per unit time. Other things being equal, processing a larger image tends to increase throughput, because fractionally less computation is wasted on the borders of the image. It follows that an apparently slower algorithm may end up having higher throughput if it can process a larger image within the constraint of the available RAM. We introduce novel CPU and GPU primitives for convolutional and pooling layers, which are designed to minimize memory overhead. The primitives include convolution based on highly efficient pruned FFTs. Our theoretical analyses and empirical tests reveal a number of interesting findings. For some ConvNet architectures, cuDNN is outperformed by our FFT-based GPU primitives, and these in turn can be outperformed by our CPU primitives. The CPU manages to achieve higher throughput because of its fast access to more RAM. A novel primitive in which the GPU accesses host RAM can significantly increase GPU throughput. Finally, a CPU-GPU algorithm achieves the greatest throughput of all, \(10 \times\) or more than other publicly available implementations of sliding window 3D ConvNets. All of our code has been made available as open source project.

I. INTRODUCTION

Waving the banner of “deep learning,” researchers have revived the use of convolutional networks (ConvNets) for computer vision. The revival has been driven by increases in the speed of ConvNet training made possible by GPU implementations [1], [2], [3], [4]. Here we are concerned with the problem of inference, applying a previously trained ConvNet to a new image. Fast inference is critical for big data applications involving large numbers of images and/or very large images. Billions of photos and millions of videos are shared online every day [5], [6]. Scientists are also generating large amounts of image data. For example, high-speed electron microscopy can generate a petascale 3D image from a cubic millimeter of brain in a few weeks [7]. We will focus on 3D ConvNets, which are relevant for both videos and 3D images. 2D ConvNets are regarded as a special case that is less computationally costly.

In contemporary computer vision, researchers are most familiar with applying ConvNets to image-to-label transformations. For example, in object recognition the input is an image of an object and the desired output is the class of the object. However, ConvNets can also be used for image-to-image transformations. In this context, a ConvNet acts like a more complex version of a typical filtering operation in image processing. The ConvNet is applied to a window that slides over the input image. For each location of the window, the ConvNet outputs a set of numbers, effectively producing a set of output images, each with the same resolution as the input image.

For speeding up sliding window inference, a seemingly trivial detail about image borders turns out to be a bottleneck. Inference is less efficient near the borders, and this inefficiency is proportionally smaller for a larger input image. So efforts to maximize throughput tend to bump into the constraint of limited RAM. (This is not the case for ConvNet training, where there is typically some range of input sizes that is optimal for training speed.) An apparently slower algorithm may end up having higher throughput if it can process a larger image within the constraint of the available RAM.
We consider ConvNet architectures that contain both convolutional and pooling layers. GPU implementations such as cuDNN provide a number of primitives for both kinds of layers. A particular architecture is implemented by combining primitives. In line with this approach, we introduce a number of new layer primitives for the CPU and GPU (Fig. 1). These are designed to have low memory overhead, which should be important for high throughput as mentioned above.

Our new convolutional primitives are either direct or FFT-based. For the latter, we introduce new implementations of pruned FFTs that are faster (for kernels on average $5 \times$ for CPU and $10 \times$ for GPU) while using less memory. Our FFT-based convolutional primitive for the GPU is designed to use much less memory than the algorithm proposed by [8], [9] and implemented in fbbfft. We provide two new FFT-based convolutional primitives for the CPU. The task parallel version is more efficient if the number of input images and the number of output images are both large, but at the cost of more memory overhead than the data parallel version. The task parallel algorithm is designed to use less memory than the one previously proposed for ConvNet training [10]. To evaluate our novel primitives, we include comparisons with the direct convolutional primitives in cuDNN. We also provide a new direct convolutional primitive for the CPU, but this turns out to be less useful than our FFT-based primitives in most circumstances.

In empirical tests, we combine the primitives to maximize throughput for CPU-only and GPU-only algorithms. In some cases, our FFT-based GPU primitives outperform the cuDNN primitives by a large margin. The CPU-only algorithm may achieve higher throughput than the GPU-only algorithm because the CPU has fast access to more RAM, even if it is capable of fewer floating point operations (FLOPs) per second.

To work around the limited onboard RAM of the GPU, we introduce a novel GPU + host RAM primitive. We show that using this new primitive can lead to much higher throughput, in spite of the slower communication speed between GPU and host RAM.

Finally, we study a CPU-GPU algorithm, in which the first layers of the ConvNet are computed by the CPU and the later layers are computed by the GPU. The algorithm is pipelined to utilize the CPU and GPU efficiently. This yields the highest throughput of all the algorithms, sometimes even greater than the sum of throughputs of GPU + host RAM and CPU-only.

We also compare with other 3D sliding window max-pooling ConvNet implementations. To the best of our knowledge, the only publicly available ones are the Caffe implementation of [11], ZNN [10], and ELEKTRONN [12]. (The last is the only competitor that is specifically optimized for inference.) For comparison, we also include a baseline implementation that utilizes the simple pooling primitives of cuDNN to perform the naive algorithm of computing all subsamplings of the output. For four representative ConvNet architectures running on a Titan X and/or a 4-way Intel Xeon E7 8890v3 machine with 256 GB RAM, our CPU-only, GPU-only, GPU + host RAM, and CPU-GPU implementations outperform all competitors. In particular, our CPU-GPU implementation wins by a factor of roughly $10 \times$ or more in all cases.

We focus on throughput (number of output voxels per unit time) as the performance metric. A related metric is energy consumed per voxel. For a given CPU or GPU, maximizing throughput is equivalent to minimizing energy consumption, assuming that the power consumption is roughly constant in time. An interesting implication of our work is that in some situations the most economical way of increasing inference throughput may be to increase host RAM rather adding more GPUs or CPUs.

II. THROUGHPUT OF SLIDING WINDOW INFERENCE

Sliding window ConvNets were originally applied to detect and/or localize objects in a larger image [13], and this usage has been revived [14]. Here each output image represents the probability that an object of a certain class is located at a voxel. Sliding window ConvNets have also been applied to image segmentation, to produce an output image representing the probability that a voxel is a boundary between objects or not [15]. And they have been applied to semantic segmentation, the problem of labeling each voxel in an input image by the class of the object to which it belongs [16]. In general, sliding window ConvNets are increasing in popularity as they are applied to more and more problems in computer vision. However, transforming image-to-image is even more computationally costly than image-to-label, so the need for speeding up sliding window ConvNets is especially acute.

In large scale sliding window inference, the input image is divided into smaller input patches. These are transformed by the ConvNet into output patches, which are recombined to generate the output image. This divide-and-conquer approach is motivated by both time and space considerations. The computation can be sped up by assigning the patches to multiple workers. Also if the computation were not divided, it might not fit in the RAM available to a single worker.

Each output patch is smaller than the input patch, because the sliding window is restricted to be entirely contained within the input image. (This is analogous to a “valid” convolution in MATLAB.) Therefore the input patches are chosen to overlap so that the output patches exactly cover the output image without overlap. (This is analogous to the overlap-save or overlap-scrap method for computing a single convolution described in signal processing textbooks.)

We define the throughput of a single worker as the number of voxels in the output patch divided by the time required for the worker to process a single patch. In this paper, a worker will be a single shared-memory machine, either CPU or GPU or combination of the two. Our goal is to maximize worker throughput.

When computing ConvNet outputs for nearby locations of the sliding window, some of the arithmetic operations are identical. For efficiency it is important to reuse the results of these operations. For ConvNets with convolutional layers only, this happens naturally as the output patch is the same resolution as the input patch. If there are pooling layers,
However, the output patch produced by a ConvNet is a subsampling of the output of a sliding window ConvNet. To obtain the entire output image, one must compute all subsamplings with different offsets separately, and then combine them. This algorithm does not efficiently reuse computations for nearby output voxels.

Here we instead provide pooling primitives that compute max-pooling fragments (MPF), a more efficient strategy for sliding window computations [17], [18]. ELEKTRONN is the only other publicly available package with MPF support known to us (http://elektronn.org). The MPF algorithm computes the same results as the approach known as “dilated convolution” [19], “strided kernels” [11], “max filtering” [10], or “filter rarefaction” [20].

While MPF does efficiently reuse computation within a patch, the division into patches does itself incur a cost. Reuse cannot happen for nearby locations in different output patches, assuming the computations on the patches are done independently. For example, it is highly inefficient to make the input patch the same size as the sliding window, which results in no reuse at all across different locations of the sliding window. It is more efficient to increase the size of the input patch, to reduce the fraction of voxels near the border and thereby reduce inefficiency due to lack of reuse.

Consequently memory overhead becomes important, if the goal is to maximize throughput. An apparently faster algorithm may end up with inferior throughput if it cannot process a large input patch using the available RAM. Later on, we will introduce a set of novel primitives for computing the layers of a ConvNet, which are designed to have low memory overhead as well as to be fast. The primitives include convolutional and max-pooling layers. (Our approach also can be extended to other kinds of pooling layers.) As a prelude to the layer primitives, we first introduce lower-level FFT primitives which turn out to be important for efficient convolution.

III. PRUNED FFT

Improving the efficiency of convolution is crucial, because this computation is performed so many times in a ConvNet. The advantages of FFT convolution have been shown for 2D ConvNets running on GPUs [8], [9], and 3D ConvNets running on CPUs [10].

In FFT convolution the kernel and the image are zero-padded to a common size. Since the kernel is typically much smaller than the image, the padded kernel consists mostly of zeros. Ignoring the zeros is known as FFT pruning, and we can provide speedup. We propose and implement such an algorithm, for both the CPU and GPU. Our approach achieves an average of 5× speedup over the naive approach on the CPU and 10× speedup on the GPU.

The speedup is expected to be large for a ConvNet, which typically contains many more kernel FFTs than image FFTs. The speedup is more modest for a single convolution, which requires one padded kernel FFT, one image FFT, and one inverse FFT.

While our pruned FFT algorithms give a substantial speedup, understanding them is not necessary for understanding the rest of our contributions. The reader may prefer to skip to the next section on how pruned FFTs are used to compute the convolutional layers.

A. General algorithm

For 3D FFT-based convolution, the 3D images $x$ and $y$ are first zero-padded to the same size. The inverse FFT of the point-wise product contains the result of the convolution. The images $x$ and $y$ can be zero-padded to any size, as long as their size is equal.

A 3D FFT is obtained by computing 1D FFTs along the three dimensions. Some of these 1D FFTs are of an array with all elements equal to 0. These are unnecessary to compute as the FFT of an all zeros signal is all zeros.

We can reduce the amount of computation by computing only necessary 1D transforms. When computing the FFT of a trainable kernel of size $k^3$ zero padded to size of $n^3$, instead of naively computing $n^2$ 1D FFTs along each dimension, which takes $Cn^3 \log n^3$ we could first only do $k^2$ FFTs along one dimension, then $k \times x$ along then next, and finally $n^2$ along the last dimension, as shown on Fig. 2. This approach reduces the computational cost from $Cn^3 \log n^3$ to $Cn \log n [k^2 + k \times n + n^2]$. As most of the FFTs are performed on kernels, and as the kernel sizes are usually much smaller compared to the image sizes ($k \ll n$), we could reduce the computation cost by nearly two thirds.

B. CPU implementation

Suppose we would like to compute the FFT of an $x \times y \times z$ image zero-padded to an $x' \times y' \times z'$ image.

The $x \times y \times z$ image is zero-padded to $x' \times y \times z$. This is easily implemented by doing a linear copy of the memory, and zero-padding the rest. We then perform $y \cdot z$ 1D real to complex FFT transforms along the $x$ direction. The FFTs are performed out of place into a pre-allocated, and zero-initialized complex-value $\frac{z}{2} + 1 \times y' \times z'$ image. We then perform in-place 1D transforms along the $y$ direction, followed by the $z$ direction.

The inverse FFT is computed by following the above steps in reverse order. The 1D FFTs can either be done serially, or by $N$ workers in parallel (in a parallel for loop).
This method induces a memory overhead of $x' \times y \times z$, a space required for zero-padding the image along $x$ direction in the first step of the algorithm.

C. GPU implementation

On the GPU, we always perform FFTs on $b$ 3D images simultaneously, in order to achieve high utilization of the many GPU threads.

A set of $b$ 3D images can be represented as a 4D tensor. We need to perform 1D FFTs along the three least significant dimensions. Our algorithm computes the 3D FFTs as a series of tensor transforms and 1D FFTs along the least significant dimension of the tensor.

When computing the FFT transforms of $b$ 3D images each of size $x \times y \times z$ padded to $x' \times y' \times z'$, the size of the 4D input tensor $I$ is $b \times x \times y \times z$. First, 1D in-place real to complex 1D transforms along the $z$ direction are performed. We prepare the input by extending the 4D tensor along the $z$ direction to fit the result. The transform will need to contain $z'' = z'/2 + 1$ complex numbers, and we need twice as many reals. A 4D tensor $I_1$ of size $b \times x \times y \times 2z''$ is first initialized to zero, and appropriate elements from the input tensor $I$ are filled in (elements $I_{i,j,k,l}$ get mapped to $I_{1,i,j,k,l}$ while the rest of elements of $I_1$ are set to zero).

A batch of $b$ in-place real to complex 1D transforms are then performed. The result represents a 4D complex tensor $I_1$ of size $b \times x \times y \times z''$. Note that all the 1D transforms are done on contiguous memory chunks (along the least significant dimension).

In the next step we perform in-place complex to complex transforms along the $y$ direction. To do this the elements of $I_1$ are permuted into another 4D tensor $I_2$ of size $b \times x \times z'' \times y'$, such that the element $I_{1,i,j,k,l}$ gets mapped to $I_{2,i,j,k,l}$ and the rest of $I_2$ is zero-filled. We then perform in-place complex to complex transforms along the least significant dimension of $I_2$.

In the final step we perform the transform along the $x$ direction. We permute $I_2$ into a new 4D complex tensor $I_3$ of size $b \times x' \times y' \times x$. An element $I_{2,i,j,k,l}$ is mapped to $I_{3,i,j,k,l}$. Complex to complex in-place transforms are performed along the least significant dimension of $I_3$.

As we only perform point-wise multiplications of transformed images, or take the inverse transforms of them, we can just keep the result in this representation – not waste computation doing extra permuting.

The inverse transform can be performed taking the same steps in reverse order.

D. Implementation details

Our approach uses 3rd party libraries to perform each batch of 1D FFTs. Depending on the library implementation, the size to which we pad the 3D image can greatly influence the computational complexity.

On the CPU we use either fftw or Intel MKL, and pad the images (and kernels) to sizes that can be written in the form of $2^a 3^b 5^c 7^d 11^e 13^f$. When Intel MKL is used any such size is allowed, however, when fftw is used we only allow sizes for which $e + f$ is either 0 or 1 [21, 22]. On the GPU we use cuFFT [23], which has optimized algorithms only for sizes of the form $2^a 3^b 5^c 7^d$.

4D tensor permuting requires a lot of indexing calculation, which can involve a lot expensive division and modulus operations. Sometimes these operations are more expensive than the actual 1D FFT transforms performed. We improve the performances by only using multiplications by a pre-computed magic numbers and shift operations as described in [24]. Image reshaping is easily implemented using the Thrust CUDA library [25].

We limit the large cuFFT memory overhead for computing batches of 1D transforms by splitting the batch computation into sub-batches of 1D transforms. We make sure that the sub-batch size is still large enough to utilize all the computational power, but limit the size so that we limit the memory overhead.

The memory overhead of the algorithm is due to the fact that we do out-of-place permuting of the 4D tensor, and requires space for $b \cdot x' \cdot y' \cdot z''$ complex numbers. This, however, will not increase the memory overhead of our algorithm for convolutional layers on the GPU, as it already needs a temporary tensor of size $b \cdot x' \cdot y' \cdot z''$ for other purposes, which we can use as the scratch space for computing the FFT transforms.

Additional, relatively small, overhead comes from the memory required by cuFFT to perform a batch of 1D transforms. By dividing the batch into sub-batches we essentially limit this overhead to a pre-defined constant amount of memory.

IV. CONVOLUTIONAL LAYERS

We begin with the primitives for the convolutional layers, which are the most computationally intensive.

The input to a convolutional layer is a tuple of $f$ images, and the output a tuple of $f'$ images. We want to process a batch of $S$ inputs to yield a batch of $S$ outputs, via

$$O_{s,j} = \sum_{i=1}^{f} w_{ji} * I_{s,i}$$

for $1 \leq s \leq S$ and $1 \leq j \leq f'$. Here $I_{s,i}$ is the $i^{th}$ image of the $s^{th}$ input in the batch, and $O_{s,j}$ is the $j^{th}$ image of the $s^{th}$ output in the batch, and $w_{ji}$ is the kernel from the $i^{th}$ image in an input tuple to the $j^{th}$ image in an output tuple.

We will assume 3D images and kernels. If $I_{s,i}$ has size $n = \langle n_x, n_y, n_z \rangle$ and $w_{ji}$ has size $k = \langle k_x, k_y, k_z \rangle$, then we can regard $I$ as a 5D tensor of size $S \times f \times n_x \times n_y \times n_z$, $w$ as a 5D tensor of size $f' \times f \times k_x \times k_y \times k_z$, and $O$ as a 5D tensor of size $S \times f' \times n'_x \times n'_y \times n'_z$, where $n' = n - k + 1$.

We will refer to the sizes of the 5D tensors $I$ and $O$ as input and output shape, respectively. The relationship between input shape and output shape depends on kernel size as in Table I.

A. CPU algorithms

We propose three parallel algorithms for the convolutional layer that are suited for multi-core CPUs. The first algorithm

1This is known as a permute function in MATLAB
performs direct convolution, whereas the other two use FFT based implementations.

Algorithm 1 Multi-core algorithm for a convolutional layer using direct convolution.

\begin{algorithm}
\caption{Algorithm 1 Multi-core algorithm for a convolutional layer using direct convolution.}
\begin{algorithmic}[1]
\STATE $\vec{n'} = \vec{n} - \vec{k} + \vec{I}$
\STATE $O = 5D$-REAL-TENSOR($S, f', n'_x, n'_y$)
\FORALL{ $i = 0$ to $S - 1$ }
\STATE $O_{i,j} = O_{i,j} + \text{CONVOLVE}(I_{i,k}, w_{j,k})$
\ENDFOR
\RETURN $O$
\end{algorithmic}
\end{algorithm}

1) Direct convolution algorithm: The computation is parallelized by two parallel for loops such that each image of output in each of the batches is computed in parallel on a different working thread (see Algorithm I). The parallel for loops are implemented using Intel thread building blocks such that the work is evenly divided over the available cores.

We provide one implementation using naive convolution and the other using Intel MKL. The latter is 2× faster on average, but requires extra memory for a temporary image where a result of convolution is stored before accumulating it to the output image. The memory overhead of both implementations is given in Table II.

2) Data parallel FFT-based algorithm: The computationally intensive operations are individually parallelized (see Algorithm II). More specifically each FFT and inverse FFT transform is done in parallel as explained in the previous section. The PARALLEL-MAD function computes a series of multiply-accumulate operations of complex numbers in parallel by dividing the range into roughly equal sub-ranges, each of which is executed on a single core.

The memory requirement of the algorithm equals to the maximal amount of memory required by the algorithm at any single point of time during the execution, and is given in Table II.

3) Task parallel FFT-based algorithm: The main quantities of the task parallel algorithm are: (1) breaking up the computation required by the convolutional layer into tasks that operate on independent chunks of memory, (2) creating a task dependency graph, and (3) scheduling the tasks for execution.

There are five different task types:

- **Input image transform** task computes the forward FFT transform of a single input image.

| Layer | Input shape | Output shape | FLOPS |
|-------|-------------|--------------|-------|
| Convolutional – Direct | $S \times f \times n^3$ | $S \times f' \times [n - k]^3$ | $S' \times f' \times n^3 \times k^3$ |
| Convolutional – FFT-based | $S \times f \times n^3$ | $S \times f' \times [n - k]^3$ | $3Cn^3\log n[f' + f] + 4Sf' \times f \times n^3 + f' \times Cn\log n[k^2 + k \times n + n^2]$ |
| Max Pooling | $S \times f \times n^3$ | $S \times f \times [n/p]^3$ | $S \times f' \times n^3$ |
| Max Fragment Pooling | $S \times f \times n^3$ | $S \times f \times (n/p)^3$ | $S' \times f' \times n^3 \times p^3$ |

Table II: Relation between input and output shapes for convolutional and pooling layers, along with computational complexities. Input shape is for a batch of $S$ inputs, each of which is an $f$-tuple of 3D images with size $n^3$, and output shape is analogous. The 3D kernel has size $k^3$. The pooling window has size $p^3$, and the constant $C$ for the FFT complexity depends on the FFT implementation.

CPU algorithm | Memory required |
|---------------|----------------|
| Direct (naive) | $S \times f \times n + S \times f' \times n'$ |
| Direct (MKL) | $S \times f \times n + S \times f' \times n' + T \times n'$ |
| FFT algorithm 1 | $S' \times f' \times (n + \vec{n})$ |
| FFT algorithm 2 | $S \times (f + f') \times (n + \vec{n}) + T \times \vec{n}$ |

GPU algorithm | Memory required |
|---------------|----------------|
| cuDNN (default) | $S \times f \times n + S \times f' \times n'$ |
| cuDNN (precomp) | $2S \times f \times n + S \times f' \times n'$ |
| FFT | $K + \max \{S, f, f', n, n' + 2f \times \vec{n}, S \times (f + f') \times (n + \vec{n}) + f \times \vec{n}, S \times (f + f') \times (n' + \vec{n}) + f \times \vec{n} \}$ |

Table II: Memory required by different implementations. $S$ is the batch size, $f$ and $f'$ represent the number of input/output images of the layer. $n$ and $n'$ represent the number of elements in each input/output image, and $\vec{n}$ represents the number of elements in the transformed image. $K$ is pre-defined constant amount of memory allocated for cuFFT, and $T$ is the number of available cores for the CPU algorithms.

Algorithm 2 Multi-core algorithm for a convolutional layer

\begin{algorithm}
\caption{Algorithm 2 Multi-core algorithm for a convolutional layer}
\begin{algorithmic}[1]
\STATE $\vec{n'} = \vec{n} - \vec{k} + \vec{I}$
\STATE $\vec{\vec{n}} = \text{FFT-OPTIONAL-SIZE}(\vec{n})$
\STATE $\vec{I} = 5D$-COMPLEX-TENSOR($S, f, \lfloor \vec{n}_x/2 \rfloor + 1, \vec{n}_y, \vec{n}_z$)
\FORALL{$i = 0$ to $S - 1$ }
\STATE $\vec{x}_i = \text{PARALLEL-FFT}((I_{i,j})$
\ENDFOR
\STATE $\vec{\vec{\vec{x}}} = 3D$-COMPLEX-TENSOR($\lfloor \vec{n}_x/2 \rfloor + 1, \vec{n}_y, \vec{n}_z$)
\FORALL{$i = 0$ to $f' - 1$ }
\STATE $\vec{\vec{\vec{x}}} = \text{PARALLEL-MAD}((\vec{x}_i, \vec{\vec{\vec{x}}}, \vec{\vec{\vec{O}}} = \text{PARALLEL-INVERSE-FFT}(\vec{\vec{\vec{O}}})$
\ENDFOR
\RETURN $O$
\end{algorithmic}
\end{algorithm}
Fig. 3: Task dependency diagram of a task–based convolutional layer.

- **Kernel transform** task computes the forward FFT transform of a single kernel.
- **Multiply-add** task computes the point-wise product of an input image and a kernel FFT accumulating the result to an appropriate image transform.
- **Output image transform** task computes the inverse FFT of the appropriate accumulated image transform. This task is also responsible for adding the bias and applying the transfer function.
- **Synchronization** tasks, beside serving as synchronization points, are the only tasks responsible (and only ones allowed) to allocate and/or deallocate memory.

The task dependency graph of all the tasks required for computing the output images of a convolutional layer with four input and five output images for a batch size of four is shown on Fig. 3. The tasks are created and queued when all their dependencies have been satisfied. There are four synchronization tasks effectively dividing the computation into three stages. The layout of the kernel transform tasks forms a grid, with the number of columns equal to the number of output images, and the number of rows equal to the number of input images. The task of the \(i\)th column and \(j\)th row computes the transform of the kernel \(w_{i,j}\). Furthermore, each such task has \(S\) dependent multiply-add tasks, where \(S\) is the batch size of the input (equal to four in Fig. 3). The \(k\)th dependent multiply-add task of a kernel transform task in column \(i\) and row \(j\) accumulates the product of the transforms of the \(j\)th input image of the \(k\)th batch and the filter \(w_{i,j}\) to the transform of the \(i\)th output image of the \(k\)th batch.

The tasks are executed by \(N\) worker threads, where \(N\) equals the number of available cores (or virtual cores, when hyper–threading is enabled). Each worker thread is pinned to a single core. This means that there is 1–1 relation between the workers and the available cores – each worker is allowed to run only on a specific hardware core, as described in [20]. For this reason, we will use “worker thread” and “core” interchangeably.

The first synchronization task allocates memory for the FFT transforms of the input images. The number of dependent input image transform tasks equals the number of input images times the batch size \(S\). They are then executed by the \(N\) worker threads, such that each worker picks up an arbitrary task and executes it.

The last thread to complete the execution of an input image transform task immediately executes the second synchronization task. This tasks deallocates the memory holding the input images, as their values are no longer required. It then allocates memory for the transforms of the output images. At this point \(M\) threads are chosen as primary threads, where \(M\) is the maximum of \(N\) – total number of threads, and the number of output images. The primary threads are chosen so that they are evenly distributed over multiple physical chips. Each primary thread is given a temporary buffer equal to the size required to fit the transform of a padded kernel for that layer.

The kernel transform tasks and multiply-add tasks are then scheduled for execution based on their distance to the sink node of the task dependency graph, such that the more distant nodes get scheduled first. The scheduling has two additional constraints: (1) the kernel transform tasks can only be executed by a primary thread, and (2) its dependent multiply-add tasks can only be executed by worker threads that are pinned to the cores on the same physical chip.

This strategy is chosen over the popular alternative approach to task scheduling based on work stealing [27], [28] because it divides the work more evenly over multi–chip machines and further increase cache locality. On a 4–way machine it yields more deterministic results – very little variance in run-time and average of 20% speed improvement over the alternative.

The last multiply-add task to complete executes the third synchronization task. This task deallocates the memory buffers given to the primary threads as well as the memory used to store the transforms of the input images. It also allocates the memory to store the final result – the output images.

The number of output image transform tasks equals the number of output images times the batch size. The tasks are executed by all \(N\) workers, such that each worker picks up an arbitrary task and executes it. The last output image transform task to finish also executes the final synchronization task, which frees the memory required for the output image transforms.

The task parallel algorithm requires that both \(f \cdot S\) and \(f' \cdot S\) be large enough (at least the same size as the number of available cores) in order to efficiently utilize all the cores. In such cases they can be much more efficient than the data parallel algorithm, as the tasks operate on independent data (thus reducing false–sharing 3). It further improves the performances on multi–chip systems, by minimizing the data sharing between cores on different chips. On a 4–way Intel Xeon E7–8890 v3 machine the task parallel algorithm is \(10\times\) faster than the data parallel one (for large enough \(f' \cdot S\) and \(f \cdot S\)).

As shown later, this is the implementation that is optimal in most cases, even for very small kernel sizes; the only exception

\[A\] A case where one CPU’s cache is invalidated because multiple CPUs operate on adjacent memory
is the first layer of the network for which both \( f = 1 \) and \( S = 1 \).

The memory required by the task parallel algorithm can be higher than the one of the data parallel algorithm, when many cores are available. The exact memory required equals to the maximal memory required by each of the 3 stages, and is given in Table II.

B. GPU implementations

For the GPU, we propose three different algorithms. Two of them use cuDNN’s 3D primitives that are based on implicit matrix–matrix multiplication. The third FFT–based implementation is based on our, previously described, algorithm for pruned FFTs.

1) Direct convolution using cuDNN: The two algorithms using the direct convolution are implemented using cuDNN. CuDNN performs 3D convolution as an implicit matrix–matrix multiplication, meaning that the matrices are not actually created. The first algorithm improves the speed by pre–computing a set of indices, and thus require additional scratch space. The second algorithm, which we find 3–5\times slower does not require any extra memory.

2) FFT based algorithm: FFT–based convolutional layer is based on the GPU implementation of the pruned FFT algorithm described in Section III–C.

Algorithm 3 FFT based convolutional layer algorithm for the GPU.

\[
\text{CONVOLUTIONAL–FORWARD–FFT–GPU}(I, w, S, f', \tilde{n}, \tilde{k})
\]

1. \( \tilde{n'} = \tilde{n} - \tilde{k} + \tilde{I} \)
2. \( \tilde{I} = 5\text{D–COMPLEX–TENSOR}(S, f, [n_x/2] + 1, n_y, n_z) \)
3. \( \tilde{s} = 5\text{D–COMPLEX–TENSOR}(f, [n_x/2] + 1, n_y, n_z) \)
4. \( \text{for } i = 0 \text{ to } S - 1 \)
5. \( \tilde{I}_i = \text{GPU–PARALLEL–FFT}(I_i, \tilde{s}) \)
6. \( \text{FREE–MEMORY}(\tilde{I}) \)
7. \( \tilde{O} = 5\text{D–COMPLEX–TENSOR}(S, f', [n_x/2] + 1, n_y, n_z) \)
8. \( \text{for } i = 0 \text{ to } f' - 1 \)
9. \( \tilde{w}_i = \text{PARALLEL–FFT}(w_i, \tilde{s}) \)
10. \( \text{for } j = 0 \text{ to } S - 1 \)
11. \( \tilde{s} = \text{PARALLEL–MULT}(\tilde{w}_i, \tilde{I}_j) \)
12. \( \tilde{O}_{ij} = \text{PARALLEL–ACCUMULATE}(\tilde{s}) \)
13. \( \text{FREE–MEMORY}(\tilde{I}) \)
14. \( \text{FREE–MEMORY}(\tilde{s}) \)
15. \( O = 5\text{D–REAL–TENSOR}(S, f', n'_x, n'_y, n'_z) \)
16. \( \tilde{s} = 5\text{D–COMPLEX–TENSOR}(f', [n_x/2] + 1, n_y, n_z) \)
17. \( \text{for } i = 0 \text{ to } S - 1 \)
18. \( \tilde{O}_i = \text{GPU–PARALLEL–INVERSE–FFT}(\tilde{O}_{ij}) \)
19. \( \text{FREE–MEMORY}(\tilde{O}) \)
20. \( \text{FREE–MEMORY}(\tilde{s}) \)
21. \( \text{return } O \)

The algorithm, given in Algorithm 3 resembles the task based CPU algorithm in the sense that it consists of three stages with memory allocated/deallocated between the stages. The lines 2 and 3 allocate memory required for the input image transforms and the scratch space required by GPU–PARALLEL–FFT procedure (explained in Section III–C). The first stage (lines 4 and 5) computes the transforms of all the input images by performing \( f \) 3D FFTs in parallel.

The memory used by the input images is then released, and memory for storing the FFTs of the output images is allocated (lines 6 and 7).

In the second stage (lines 8–12) we loop over the \( f' \) output images. For each output image we compute the transform of the \( f \) relevant kernels (ones connecting each of the input images and the current output image). We then loop over the inputs in the batch, and for each batch we compute the point–wise product of the relevant input image transforms with the relevant kernel transforms, producing \( f \) complex valued images. The values of the \( f \) images are then accumulated to a single image, – the transform of the appropriate output image. Note how we can re–use the scratch space \( s \) (used for GPU–PARALLEL–FFT) to store the point–wise product of \( f \) transformed images.

The memory used by the input image transforms, and the scratch space is then released. We then allocate memory for the output images as well as new scratch space of different size, required for computing \( f' \) inverse FFT transforms at once (lines 13–16).

In the final stage (lines 17 and 18) we compute the output images by looping over the batches and computing \( f' \) inverse FFTs in parallel. Finally we free the memory of the output transforms and the scratch space.

The memory required by the algorithm is equal to the maximum of memory required in each of the three stages (Table II).

V. MAX–POOLING AND MAX–POOLING FRAGMENTS

\( \text{Max pooling} \) of an image of size \( \tilde{n} \) with the window size of \( \tilde{p} = (p_x, p_y, p_z) \) divides an image into blocks of size \( \tilde{p} \). The maximum value is computed for each block, yielding an image of size \( (n_x/p_x, n_y/p_y, n_z/p_z) \). The input image size \( \tilde{n} \) is restricted such that \( n_x, n_y \) and \( n_z \) are divisible by \( p_x, p_y \) and \( p_z \) respectively.

On the CPU, we implement the max-pooling layer so that the max-pooling of each image is performed in parallel (e.g. by using parallel for loop). For the GPU we use the cuDNN primitives for max-pooling.

When the input image has the same size as the ConvNet field of view, the output image consists of a single voxel.

\( \text{Max pooling fragmentation} \) of an image of size \( \tilde{n} \) with the window size of \( \tilde{p} \) produces \( p_x \times p_y \times p_z \) output images (fragments) by performing multiple max pooling operations on the image at offsets \( (x, y, z) \), where \( 0 \leq x < p_x, 0 \leq y < p_y, \) and \( 0 \leq z < p_z \). When the image has size such that \( \tilde{n} + 1 \) is divisible by \( \tilde{p} \), the sizes of all produced fragments will equal \((\lfloor n_x/p_x \rfloor, \lfloor n_y/p_y \rfloor, \lfloor n_z/p_z \rfloor)\).

It is important to note that max-pooling fragmentation increases the batch size for subsequent layers. For an MPF layer, the number of output images is equal to the number of input images times the number of fragments \( p_x \times p_y \times p_z \). The increase in the batch size has an impact on the parallelization of subsequent layers. Simple max-pooling does not change the batch size.
Our CPU implementation loops over all the \( f \) input images of each of \( S \) inputs in a parallel for loop, and performs the \textit{max–pooling} operation at each offset.

In the GPU implementation, for each valid offset \((x, y, z)\) we invoke the cuDNN \textit{max–pooling} primitive to compute the max–pooling of all input images at that offset.

VI. GPU-ONLY OR CPU-ONLY INFERENCE

By stringing together the CPU (or GPU) layer primitives defined above, we can now construct CPU-only (or GPU-only) algorithms for ConvNet inference. For each layer, we have a choice between several primitives. Each \textit{max–pooling} layer can be replaced by a \textit{MPF} layer. The size of the input patch and the number of inputs in the batch should be chosen. These parameters and the primitives should be chosen to maximize throughput. Below we describe some theoretical considerations and empirical data about the optimal choice.

**A. Maximizing throughput**

The result of a network applied to an input \( I \) is obtained by sequentially applying each primitive. The input to the first layer’s primitive is \( I \), and the input to every subsequent primitive will be the output of the previous layer’s primitive. The output of the last layer will be our desired result \( I' \). Note that if \textit{MPF} layers are used, the most significant dimension of the output can increase. For an input shape of \((S, f, x, y, z)\) the output shape will be of the form \((\alpha S, f', x', y', z')\). Where \( \alpha \) value is depends on the amount of \textit{MPF} layers used and their pooling window sizes. This output represents \( S \) sets, each having \( \alpha \) fragments which should be recombined to obtain the sliding–window result. [17], [18].

The throughput of the network is defined as:

\[
\text{Size}(I') \sum_{1 \leq i \leq L} \text{Time}(\text{Primitive}_i, I_i)
\]

Where \( I_i \) is the input of the \( i^{th} \) layer’s primitive. The output shape will depend on the shape of the input \( I \) and the primitives chosen for each \textit{max–pooling} layer. As the input shapes to each layer need to have integral sizes, not every combination of layer primitives and input shapes are allowed (see Table I). Additional constraint is that the memory required for \( i^{th} \) primitive to process input \( I_i \) has to be smaller than the memory available to the system (either the CPU or the GPU).

In general case, the highest throughput network implementation can be found using an exhaustive search:

1. Loop over all possibilities for the \textit{max–pooling} layers.
   This will introduce constraints on the allowable input shapes.
2. Loop over all allowed input shapes.
3. Determine the best implementation for each convolutional layer.

This is possible because for fixed choice of \textit{max–pooling} or \textit{MPF} of each pooling layer, and fixed input shape, the time and space required for each convolutional layer is uniquely determined. We pick the fastest one that satisfies the memory constrain.

In the empirical measurements below, it will turn out that for our networks, the highest throughput is obtained when all the \textit{max–pooling} layers are replaced with \textit{MPF} layers, and when the input batch size is one (\( S = 1 \)). Additionally, higher throughput is achieved for larger input sizes.

The fact that \textit{MPF} layers outperform \textit{max–pooling} layers is not surprising as it has been shown that using \textit{MPF} layers reduces amount of operations required for computing a single output pixel [17], [18].

The fact that \( S = 1 \) produces better results is more surprising, and we attempt to give some theoretical intuition here. Increasing the batch size can greatly reduce the computational cost of FFT–based ConvNets by reusing the transforms of the kernels [8], [9]. However, when the batch size is larger, the memory requirement for each layer increases, thus effectively limiting the maximal size of the input. Increasing the batch size, as well as the input image size increase the memory requirements of the algorithm and lower the computational complexity when FFT based convolutions are used. In our case, increasing the image size had a stronger effect, which is not always the case.

On Fig. 4 we show the theoretical speedup achievable by using different batch sizes for two networks, using the computational cost of an FFT–based layer shown in Table I. The theoretical speedup is defined as the ratio of operations required to compute a single output pixel of a naive approach (having input image equal to the field of view of the network) – output equal to \( 1 \times 1 \times 1 \), and a network using \textit{MPF} with different input sizes. Instead of having the input size on the \( x \) axis we display the memory required for such network.

| Layer | F–maps | n337 | n537 | n726 | n926 |
|-------|--------|------|------|------|------|
| 1     | 80     | Conv 2\(^3\) | Conv 4\(^3\) | Conv 6\(^3\) | Conv 8\(^3\) |
| 2     | 80     | Pool 2\(^3\) | Pool 2\(^3\) | Pool 2\(^3\) | Pool 2\(^3\) |
| 3     | 80     | Conv 3\(^3\) | Conv 5\(^3\) | Conv 7\(^3\) | Conv 9\(^3\) |
| 4     | 80     | Pool 2\(^3\) | Pool 2\(^3\) | Pool 2\(^3\) | Pool 2\(^3\) |
| 5     | 80     | Conv 3\(^3\) | Conv 5\(^3\) | Conv 7\(^3\) | Conv 9\(^3\) |
| 6     | 80     | Pool 2\(^3\) | Pool 2\(^3\) | Pool 2\(^3\) | Pool 2\(^3\) |
| 7     | 80     | Conv 3\(^3\) | Conv 5\(^3\) | Conv 7\(^3\) | Conv 9\(^3\) |
| 8     | 80     | Conv 3\(^3\) | Conv 5\(^3\) | Conv 7\(^3\) | Conv 9\(^3\) |
| 9     | 80     | Conv 3\(^3\) | Conv 5\(^3\) | Conv 7\(^3\) | Conv 9\(^3\) |
| 10    | 3      | Conv 3\(^3\) | Conv 5\(^3\) | Conv 7\(^3\) | Conv 9\(^3\) |

**TABLE III: ConvNet architectures of the benchmarked networks.**

Fig. 4: Theoretical speedup of pooling networks using FFT–based convolution for different sizes of the inputs and different batch sizes for a network with 1 pooling layer (a) and 2 pooling layers (b).
B. Empirical results

We expect that algorithm throughput will depend on ConvNet architecture. For benchmarking purposes, we chose to make the field of view fairly large. This was accomplished either by having more pooling layers or larger filters. Two architectures had seven convolutional and three pooling layers in the sequence CPCPCPCCCC. The networks had kernel sizes of $3 \times 3 \times 3$ and $5 \times 5 \times 5$. Two other architectures had 6 convolutional and 2 pooling layers (CPCPCCCC) with larger filter sizes of $7 \times 7 \times 7$ and $9 \times 9 \times 9$. The architectures of all four benchmarked networks are shown in Table III. A rectified linear transfer function is applied after each convolutional layer. The complexity of the transfer function has little influence on computation time as it represents only a small fraction of the overall computation.

The benchmarks are performed on two machines. The first machine is a 4-way Intel Xeon E7 8890v3 with total of 72 cores (144 hyper–threads), 256GB of RAM and a Titan X GPU (with 12GB on–board RAM). The second machine is an Amazon EC2 instance with 32 virtual cores and 244GB of RAM (r3.8xlarge). The second machine is included as it is more readily available.

Fig. 5 shows the throughput achieved on the four benchmarked networks (Table III) with the batch size $S = 1$, and different image sizes.

It turns out that the optimal choice for primitives for the CPU is always the same regardless of the network choice. In all cases the first (convolutional) layer was optimized to data–parallel FFT–based algorithm, and the rest of the convolutional layers used the task–based algorithm. This is expected because of the much higher cache locality of our FFT implementations compared to direct convolution, which plays an important role on the CPU with very fast cache access and relatively slow RAM access.

The optimal use of primitives for the GPU have higher dependence on the ConvNet’s architecture. The optimal choice of primitives for each network, as well as the optimal input image size is given in Table IV. Interestingly, the implementation for the first layer of all networks is the slower version of the cuDNN’s primitive. Even though the primitive is slower, it is able to process larger input image, as it has lower memory requirement. There is a trade–off between the layer speed, and the maximal size of the input that a layer can process. In this case it was more beneficial to be able to process larger inputs.

VII. GPU + HOST RAM AND CPU–GPU INFERENCE

We saw that the throughput can highly depend on the size of the input image we are able to process by the network. For kernels of size $5^3$ or more CPU seems to outperform GPU due to these limits. For that reason we introduce another layer primitive, a layer whose data is stored in host RAM, and is partially uploaded to the GPU where the computation is performed.

A. GPU + host RAM convolutional layer

Consider a convolutional layer whose input is shape is ($S, f, x, y, z$) and output shape ($S, f', x', y', z'$). The compu-
tation performed by the layer can be divided into \(N\) sub-layers with input shapes of \((S_i, f_i, x, y, z)\) and output shape \((S_i', f_i', x', y', z')\). Fig. 6 illustrates how the computation of a convolutional layer with \(S = 1\), \(f = 6\), and \(f' = 4\) can be divided into \(N = 4\) sub-layers, each having \(S_i = 1\), \(f_i = 3\) and \(f_i' = 2\). The blue color represents the input images that have to be transferred to the GPU, the red color represents the memory that has to be allocated on the GPU. The green color represents the results that have to be transferred back to the host. The computation of each sub-layer can be performed by any of the GPU-only primitives. The time required for processing the layer will equal to the sum of processing time of each sub-layer and the time required for memory transfers.

Due to the GPU’s memory limit, not all divisions are feasible.

First, for small kernel sizes (5\(^3\) or smaller), we consider only the cuDNN primitives based on direct-convolution; and for larger kernels we only consider our FFT-based primitive.

Second, when \(S > 1\), we prefer the division into sub-layers such that \(f_i = f, f_i' = f'\), and \(S_i \leq S\). This, essentially divides the batches of the input into sub-batches that are processed on the GPU. In this case, each input will have to be transferred to the GPU exactly once, and each output will be transferred back to the host exactly once.

If there is no feasible division into sub-batches, we prefer sub-layers with \(S_i = 1\), where most of the sub-layers have \(f_i = f_i' \leq f\) and \(f_i' = f_i' \leq f'\). Some sub-layers will have to have a different input/output shape if \(f\) or \(f'\) are not divisible by \(f_i\) and \(f_i'\), respectively. As most of the sub-layers have the same input and output shape, the time required for the layer can be estimated by running only sub-layers with distinctive input shapes.

The two heuristics render the search for the optimal sub-division, and optimal choice for each sub-layer very fast.

The host memory requirement for this layer equals to the amount of memory required to store the input and the output tensor, and GPU on-board memory has to be large enough to facilitate each sub-layer.

B. GPU + host RAM ConvNet execution

Implementing GPU + host RAM MPF layer turned out to be impractical. Originally we implemented similar GPU + host RAM MPF layers. However, it turned out that it is better to compute the MPF layers on the CPU, even when very few cores are available. This is because of the expensive transfer to and from device and relative low computational complexity of the MPF layers.

The simplest way to execute a network using the GPU for computation and host RAM for storage is to use individually optimized GPU + host RAM layer described above for each convolutional layer, and the CPU implementation of a MPF layer for each pooling layer.

Turns out that, when using MPF layers for evaluating a max-pooling ConvNet we can achieve better performances by minimizing the data transferred to and from the GPU. To understand how we can improve the performances, we need to understand the following property of a ConvNet.

A ConvNet with input shape \(I = (S, f, x, y, z)\) with \(S > 1\), will have the batch size \(S'\) of the output shape \(I' = (S', f', x', y', z')\) always divisible by \(S\). The values \(I'(\frac{S'}{S}i : \frac{S'}{S}(i + 1) : ; ; ; ; ;)\) will only depend on \(I(i, ; ; ; ; ;)\). This means that concatenating results of applying a layer on two inputs \(I_1(S_1, f, x, y, z)\) and \(I_2(S_2, f, x, y, z)\) will equal to the result of the concatenated input of size \((S_1 + S_2, f, x, y, z)\).

Consider the output shape of the first \(\theta\) layers of a ConvNet. The computation of the rest of the layers can be considered to be another ConvNet that takes the output of the \(\theta\)th layer as the input. If some of the first \(\theta\) layers were MPF layers, the batch size of the \(\theta\)th layer output \(S_\theta\) will be greater than \(1\). Instead processing one layer at the time for the rest of the layers, one might be able to process all remaining layers for a sub-batch \(S_\theta\) at the time using a GPU-only network. This will reduce the memory transfer overhead as no intermediate results have to be transferred back to the host. In Fig. 8 we illustrate the timeline of executing a network of the form CPCPCCCCC by having the first four layers executed one layer at the time, and the rest one batch at the time.

We illustrate the strategy through the following example. Assume we are given a ConvNet architecture in the form CPCPCCCCC, where each layer has 3 input and 3 output images, except for the first layer that has 1 input image and the last that has 1 output image. Let the sizes of the pooling window be \(2 \times 1 \times 1\), this means that when MPF layers is used, for each input tuple a MPF layer will produce 2 fragments of the same size. Mainly the most significant dimension of the input tensor to the layer will double. If the batch size \(S\) of the network input was \(1\), the output of the second MPF layer will have the batch size of \(4\). At this point we might be able to process the rest of the network for a single input tuple (or multiple) using the GPU-only approach, thus only having to upload the input to the GPU once, and fetch the final result once. Processing the first four layers of the network using the GPU + host RAM and MPF layers and the rest of the layers with the GPU-only approach for the rest of the ConvNet is illustrated in Fig. 8. Here we process the first four layers, one layer at the time, and the last four layers one batch at the time.

Finding the optimal network execution strategy for such ex-
execution becomes more complex. The first additional parameter we have is $\theta$, $(0 \leq \theta \leq L)$, where $L$ is the number of layers of the given ConvNet. This represents the number of layers that will be processed one at the time using the GPU + host RAM or CPU-MPF layer at the time. The rest of the network is then executed one (or more) batches at the time using the GPU-only primitives.

For a given value of $\theta$ and a given input size, this approach has two limitations. Firstly, $\theta$ layers have to fit on the host RAM. Secondly, there has to exist a GPU-only network that can process the latter layers on the GPU.

In order to find an optimal implementation we, consider any valid input shape and any valid $\theta$ that are convolutional to use GPU + host RAM primitive, and separately optimize the rest of the GPU-only network.

### C. CPU–GPU ConvNet execution

Finally, inference can be done by utilizing both CPU and GPU. As in the GPU + host RAM approach, the network layers are divided into two groups. For the first $\theta$ layers, we use the optimal CPU implementation as defined in Section VI, and for the rest of the layers we use the optimal GPU implementation as defined in the previous section.

The CPU and the GPU form a producer–consumer pipeline. The CPU produces by computing the first $\theta$ layers for a given input image, and queuing the result. The GPU consumes the data on the queue, taking as input the output of the $\theta^{th}$ layer, and yields the final output of the last layer.

This approach can generate huge memory overhead if the CPU produces data much faster than the GPU can consume. For that reason, the CPU is not allowed to start working on the next input until the queue is empty — until the GPU had picked up and started executing the rest of the network for all the data on the queue. This essentially limits the queue to a maximal size of one.

For a given value of $\theta$ and a given input size the GPU will operate on the output of the $\theta^{th}$ layer producing the final output. Hence the output of the $\theta^{th}$ layer has to be stored in the host RAM, along with memory allocated for the network output. As both the CPUs and GPUs can do work only when the queue is empty, the rest of the host RAM is available to the CPUs.

Finding the optimal implementation through an exhaustive search resembles the one in the previous section. For each valid input shape, we loop over all valid values of $\theta$, and for each such division of the ConvNet, we separately optimize the first $\theta$ CPU-only layers and the rest of the GPU-only layers, having the memory limitations in mind.

Fig. 7 shows the throughput achieved on the four benchmarked networks (Table III) with the batch size $S = 1$, and different image sizes obtained during the exhaustive search for the highest throughput. Instead of showing the input image size on the $x$ axis, we decide to show the memory required by the implementation, as it allows us to analyze how the memory available to the system influences the maximal possible throughput. The memory consumed is calculated as max{$M_{CPU}, M_{GPU}$}.

### VIII. Comparison to other algorithms

We compare our 4 approaches (GPU-only, CPU-only, GPU + host RAM and GPU–CPU) with other publicly available implementations and show the results in the Table V. All benchmarks are performed on the same hardware, the 4-way Intel Xeon E7-8890 v3 machine with 256GB of RAM and a Titan X GPU.

The results of our approaches are based on the optimizations described in the previous sections. For the other approaches, we varied the input sizes and measured the throughput, we reported the highest value of throughput obtained, which was
always correlated with the size of the input we were able to process.

The baseline (cuDNN) approach consists of calling the cuDNN [29] primitives for convolution and max-pooling. Unlike other approaches, this is not a general framework – it requires the user to write some code for calling into the cuDNN primitives, for calculating the input/output shapes and some minimal memory management. We expect that a user with minimal programming experience could implement the above. Our implementation was done in C++, however one could use cuDNN bindings for other languages.

Caffe [30] is another GPU ConvNet framework. We benchmarked a version that implements sliding window ConvNets using “strided kernels” [11]. The implementation is also optimized for training and seems to have a huge memory overhead as we were only able to run the smallest of the networks.

ELEKTRONN [12] was the only competitor that provides inference optimization for 3D sliding window ConvNets using MPF. The package also uses cuDNN convolutional primitives. However, it was able only to process two of our four networks.

ZNN [10] is a framework optimized for training sliding window 3D ConvNets on multi-core and many-core CPUs using “max-filtering” followed by FFT-based “sparse convolution”. ZNN was the best competitor for networks with filters of $5 \times 5 \times 5$ or larger.

Our CPU-only, GPU-only, GPU + host RAM, and CPU-GPU implementations outperform all competitors. For the smallest ConvNet architecture, $237$ with the kernel sizes of $3^5$, the next best competitor was ELEKTRONN with approximately a tenth of the speed of our CPU-GPU approach. For all the other ConvNets, the next best competitor was ZNN with approximately $15 \times$ smaller throughput.

ACKNOWLEDGMENTS

We thank Kai Li and Nir Shavit for helpful discussions. We are grateful to Intel Corporation for providing the 4-way Intel Xeon E7-8890 v3 machine, and for supporting the Intel Parallel Computing Center at Princeton University. We acknowledge support from IARPA (D16PC00005), the Mathers Foundation, NIH/NINDS, and the U.S. Army Research Office (W911NF-12-1-0594). Kisuk Lee was supported by a Samsung Scholarship.

REFERENCES

[1] K. Chellapilla, S. Puri, and P. Simard, “High performance convolutional neural networks for document processing,” in Tenth International Workshop on Frontiers in Handwriting Recognition. Suisofs, 2006.

[2] D. Scherer, H. Schulz, and S. Behnke, “Accelerating large-scale convolutional neural networks with parallel graphics multiprocessors,” in Artificial Neural Networks–ICANN 2010. Springer, 2010, pp. 82–91.

[3] D. Strigl, K. Koller, and S. Podlipnig, “Performance and scalability of gpu-based convolutional neural networks,” in 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, IEEE, 2010, pp. 317–324.

[4] D. C. Ciresan, U. Meier, J. Masci, L. Maria Gambardella, and J. Schmidhuber, “Flexible, high performance convolutional neural networks for image classification,” in IJCAI Proceedings-International Joint Conference on Artificial Intelligence, vol. 22, no. 1. 2011, p. 1237.

[5] M. Meeker, “Internet trends 2014,” http://www.kpcb.com/blog/2014-internet-trends, 2014 (accessed April 9, 2016).

[6] “Youtube changes at a rate of 33% a year.”

[7] J. W. Lichtman, H. Pfister, and N. Shavit, “The big data challenges of connectomics,” Nature neuroscience, vol. 17, no. 11, pp. 1448–1454, 2014.

[8] M. Mathieu, M. Henaff, and Y. LeCun, “Fast training of convolutional networks through ffts,” in International Conference on Learning Representations (ICLR2014). CBLS, April 2014.

[9] N. Vasilache, J. Johnson, M. Mathieu, S. Chintala, S. Piantino, and Y. LeCun, “Fast convolutional nets with fft: A gpu performance evaluation,” arXiv preprint arXiv:1412.7590, 2014.

[10] A. Zlateski, K. Lee, and H. S. Seung, “Znn-a fast and scalable algorithm for training 3d convolutional networks on multi-core and many-core shared memory machines,” arXiv preprint arXiv:1510.06706, 2015.

[11] F. Tshopp, “Efficient convolutional neural networks for pixelwise classification on heterogeneous hardware systems,” arXiv preprint arXiv:1509.03371, 2015.

[12] M. P. I. F. M. Research. (2015) ELEKTRONN a neural network toolkit. [Online]. Available: http://elettron.org

[13] O. Matan, C. J. Burges, Y. LeCun, and J. S. Denker, “Multi-digit recognition using a space displacement neural network,” in NIPS. Citeseer, 1991, pp. 488–495.

[14] P. Sermanet, D. Eigen, X. Zhang, M. Mathieu, R. Fergus, and Y. LeCun, “Overfeat: Integrated recognition, localization and detection using convolutional networks,” arXiv preprint arXiv:1312.6229, 2013.

[15] V. Jain, J. F. Murray, F. Roth, S. Turaga, V. Zhigalin, K. L. Briggman, M. N. Helmstaedter, W. Denk, and H. S. Seung, “Supervised learning of image restoration with convolutional networks,” in Computer Vision, 2007. ICCV 2007. IEEE 11th International Conference on. IEEE, 2007, pp. 1–8.

[16] F. Ning, D. Delhomme, Y. LeCun, F. Piana, L. Bottou, and P. E. Barban, “Toward automatic phenotyping of developing embryos from videos,” Image Processing, IEEE Transactions on, vol. 14, no. 9, pp. 1360–1371, 2005.

[17] A. Giusti, D. C. Ciresan, J. Masci, L. M. Gambardella, and J. Schmidhuber, “Fast image scanning with deep max-pooling convolutional neural networks,” arXiv preprint arXiv:1302.1700, 2013.

[18] J. Masci, A. Giusti, D. Ciresan, G. Fricout, and J. Schmidhuber, “A fast learning algorithm for image segmentation with max-pooling convolutional networks,” in Image Processing (ICIP), 2013 20th IEEE International Conference on. IEEE, 2013, pp. 2713–2717.

[19] F. Yu and V. Koltun, “Multi-scale context aggregation by dilated convolutions,” arXiv preprint arXiv:1511.07122, 2015.

[20] J. Long, E. Shelhamer, and T. Darrell, “Fully convolutional networks for semantic segmentation,” in The IEEE Conference on Computer Vision and Pattern Recognition (CVPR), June 2015.

[21] ——, “Ffwt: An adaptive software architecture for the fft,” in Acoustics, Speech and Signal Processing, 1998. Proceedings of the 1998 IEEE International Conference on, vol. 3. IEEE, 1998, pp. 1381–1384.

[22] C. Nvidia, “Cuff library,” 2010.

[23] H. S. Warren, Hacker’s delight. Pearson Education, 2013.

[24] N. Bell and J. Hoberock, “Thrust: A 2 6,” Hacker’s delight [24], p. 359, 2011.

[25] J. Jeffers and J. Reinders, High Performance Parallelism Pearls Volume Two: Multicore and Many-core Programming Approaches. Morgan Kaufmann, 2015.

[26] J. Reinders, Intel threading building blocks: outfitting C++ for multicore processors parallelism. “O’Reilly Media, Inc.,” 2007.

[27] ——, “Fortran: An adaptive software architecture for the fft,” in Acoustics, Speech and Signal Processing, 1998. Proceedings of the 1998 IEEE International Conference on, vol. 3. IEEE, 1998, pp. 1381–1384.

[28] S. Chetlur, C. Woolley, P. Vandermersch, J. Cohen, J. Tran, B. Catanzaro, Andrew R. Johnson, Chris J. Woolley, and B. Catanzaro, “Toward automatic phenotyping of developing embryos from videos,” Image Processing, IEEE Transactions on, vol. 14, no. 9, pp. 1360–1371, 2005.

[29] ——, “Ffwt: An adaptive software architecture for the fft,” in Acoustics, Speech and Signal Processing, 1998. Proceedings of the 1998 IEEE International Conference on, vol. 3. IEEE, 1998, pp. 1381–1384.

[30] ——, “Ffwt: An adaptive software architecture for the fft,” in Acoustics, Speech and Signal Processing, 1998. Proceedings of the 1998 IEEE International Conference on, vol. 3. IEEE, 1998, pp. 1381–1384.