Investigation of Tunneling Effect for a N-Type Feedback Field-Effect Transistor

Jong Hyeok Oh and Yun Seop Yu *

ICT & Robotics Engineering, Semiconductor Convergence Engineering, AISPC Laboratory and IITC, Hankyong National University, 327 Jungang-ro, Anseong-si 17579, Gyenggi-do, Korea
* Correspondence: ysyu@hknu.ac.kr

Abstract: In this paper, the tunneling effect for a N-type feedback field-effect transistor (NFBFET) was investigated. The NFBFET has highly doped N-P junction in the channel region. When drain-source voltage is applied at the NFBFET, the aligning between conduction band of N-region and valence band of P-region occur, and band-to-band tunneling (BTBT) current can be formed on surface region of N-P junction in the channel of the NFBFET. When the doping concentration of gated-channel region \( N_{gc} \) is \( 4 \times 10^{18} \) cm\(^{-3} \), the tunneling current makes off-currents increase approximately \( 10^4 \) times. As gate-source voltage is applied to NFBFET, the tunneling rate decreases owing to reducing of aligned region between bands by stronger gate-field. Eventually, the tunneling currents are vanished at the BTBT vanishing point before threshold voltage. When \( N_{gc} \) increase from \( 4 \times 10^{18} \) to \( 6 \times 10^{18} \), the tunneling current is generated not only at the surface region but also at the bulk region. Moreover, the tunneling length is shorter at the surface and bulk regions, and hence the leakage currents more increase. The BTBT vanishing point also increases due to increase of tunneling rates at surface and bulk region as \( N_{gc} \) increases.

Keywords: feedback field effect transistor; band-to-band tunneling; leakage current; tunneling length

1. Introduction

Recently, a metal oxide semiconductor field-effect transistor (MOSFET) has been challenged for limitation of switching speed and device scaling. Those challenges make hard to design next generation integrated circuits (ICs). In order to overcome these problem, novel devices, which have steep subthreshold slope (SS), were proposed, such as impact-ionization MOS (IMOS) [1–3], tunnel FET (TFET) [4–7], negative capacitance FET (NCFET) [8–10], and feedback FET (FBFET) [11,12].

Among them, the FBFET has been attracting attention as a next generation device, owing to complementary MOS (CMOS) based fabrication and high on/off ratio. The FBFET works on positive feedback, therefore, the FBFET has approximately zero subthreshold swing and hysteresis characteristics. Utilizing those characteristics, various circuits such as memory circuits, logic gates, bio-sensors, and neuromorphic circuits were presented [11–30]. Several structures of the FBFET have been proposed to meet the desired performance for each circuit. Most structures are based on S-shape energy band (or band-modulation) at the channel region. Mostly, the FBFET has P-N-P-N and P-N-i-N structure, and the family of \( Z^2 \)-FET, which is works on same mechanism, has P-i-N. The S-shape energy band consists of potential barrier and well. The potential barrier controls carrier injection at gated channel region. The carriers are injected by thermal emission to adjust the gate-source voltage. Then, the carriers are accumulated at ungated channel region. The accumulated carriers eliminate the potential well, and finally the carriers flow into the other side contact by diffusion. These mechanisms make the positive feedback between electron and hole in the channel region, and therefore the energy band of all regions is aligned. When the potential barrier and well are not high enough to make S-shape energy band, the FBFET works like a
were used. Those models include the transverse field dependent mobility model (CVT), field-dependent mobility (FLDMOB), Shockley-Read-Hall recombination model (SRH), Auger recombination model (AUGER), bandgap narrowing model (BGN), and Fermi-Dirac calculation model (FERMI). Additionally, for considering the tunneling effect, the non-local BTBT model (BBT.NONLOCAL) was used. The simulation was conducted by transient analysis, and the long term of time step (~1 s) was used to investigate DC characteristics of the FBFET.

In this paper, the tunneling effect in the N-type FBFET (NFBFET) is investigated with various channel doping profiles. First, the energy band diagram for describing the simulation condition and the mechanism of FBFET will be introduced in Section 2. Then, simulation results of the electrical characteristics considering tunneling effect of the FBFET will be discussed in Section 3. Finally, conclusion will be described.

2. Simulation Results

2.1. Simulation Structure and Parameter

Figure 1 shows a 2-dimensional (2D) schematic diagram of NFBFET. The P-N-P-N structure was used for simulation, and the NFBFET was simulated with commercial simulator ATLAS by Silvaco [31]. Table 1 shows the structure parameter of the NFBFET. The doping concentration of gated-channel regions was variable. The material of the gate-oxide is aluminum oxide (Al₂O₃), and the work-function of the gate is 5.0 eV. For investigating the electrical characteristics for the NFBFET, the physical models of MOSFET and bipolar junction transistor (BJT) were used. Those models include the transverse field dependent mobility model (CVT), field-dependent mobility (FLDMOB), Shockley-Read-Hall recombination model (SRH), Auger recombination model (AUGER), bandgap narrowing model (BGN), and Fermi-Dirac calculation model (FERMI). Additionally, for considering the tunneling effect, the non-local BTBT model (BBT.NONLOCAL) was used. The simulation was conducted by transient analysis, and the long term of time step (~1 s) was used to investigate DC characteristics of the NFBFET.

Figure 1. 2D schematic diagram of the NFBFET.

| Parameters          | Description                        | Value/Unit     |
|---------------------|------------------------------------|----------------|
| \(L_{\text{drain}}\) | Length of drain region             | 30 nm          |
| \(L_{\text{ugc}}\)  | Length of ungated channel region   | 40 nm          |
| \(L_{\text{gc}}\)   | Length of gated channel region     | 40 nm          |
| \(L_{\text{source}}\) | Length of source region           | 30 nm          |
| \(T_{\text{s}}\)    | Thickness of silicon body          | 15 nm          |
| \(T_{\text{ox}}\)   | Thickness of gate-oxide            | 3 nm           |
| \(N_{\text{gc}}\)   | Doping concentration of gated channel region | Var. |
| Doping concentration of \(P^+\) region | \(1 \times 10^{20}\) cm\(^{-3}\) |
| Doping concentration of \(N^+\) region | \(1 \times 10^{20}\) cm\(^{-3}\) |
2.2. Mechanism of the NFBFET

Figure 2 shows the energy band diagram for describing the mechanism of the NFBFET. In this section, tunneling effect was not considered. For this structure, \(N_{\text{gc}} = 4 \times 10^{18} \text{ cm}^{-3}\). The black and red lines denote valence band and conduction band, respectively. Figure 2a shows the initial state of energy band diagram for NFBFET. For this state, the potential barrier formed by drain-source junction blocks carrier injection. When drain-source voltage \(V_{\text{DS}}\) is applied to the NFBFET at 1 V, as shown in Figure 2b, carriers are injected into the channel region. When the gate-source voltage \(V_{\text{GS}}\) is applied to the NFBFET with the forward sweep, the potential barrier is lower. The electron from source region can inject into channel region by thermal emission. The injected electrons accumulate at the potential well. As the \(V_{\text{GS}}\) increases, the accumulated electrons increase, and then the potential well is eliminated. The hole from the drain region can inject into the channel region, as shown in Figure 2c. Finally, the conduction and valance bands of all regions are aligned, as shown in Figure 2d. The positive feedback occurs at threshold voltage accelerating the lowering barrier and well. Figure 3 shows the drain-source current-gate-source voltage \(I_{\text{DS}}-V_{\text{GS}}\) characteristics at \(V_{\text{DS}} = 1\) V. In the subthreshold region, off-current is made by minority carrier diffusion at drain-side junction. While the \(V_{\text{GS}}\) increases, the leakage current increases by lowered potential well. Finally, the current increases rapidly by accelerating positive feedback near the threshold voltage, as shown in Figure 3.

![Energy band diagrams of NFBFET of each state. (a) initial state \(V_{\text{DS}} = V_{\text{GS}} = 0\) V, (b) \(V_{\text{GS}} = 0\) V and \(V_{\text{DS}} = 1\) V, (c) forward sweep of gate–source voltage \(V_{\text{GS}}\) at \(V_{\text{DS}} = 1\) V, (d) on–state by \(V_{\text{GS}}\) at \(V_{\text{DS}} = 1\) V.](image-url)
3. Tunneling Effect for the NFBFET

The NFBFET has highly doped N-P junction in the channel region. When the \( V_{DS} \) is applied to NFBFET such that the conduction band of the N-region and the valence band of the P-region are aligned, the BTBT can occur at N-P junction in the channel region, as shown in Figure 2b. Then, the BTBT currents make the carrier concentration in channel region change. Therefore, it is necessary to investigate the tunneling effect in the channel region.

Figure 4 shows \( I_{DS}-V_{GS} \) characteristics of NFBFET at \( V_{DS} = 1 \text{ V} \) when the BTBT is considered and ignored. The solid and dash lines denote simulation results considering and ignoring the BTBT, respectively. The leakage current considering BTBT increases about \( 10^4 \) times compared to ignoring BTBT when \( V_{GS} = 0 \text{ V} \). As \( V_{GS} \) increases, the conduction and valance bands of the gated channel region decrease, and then the BTBT current decreases due to increase of tunneling length at N-P junction in the channel region.

![Figure 3](image3.png)

**Figure 3.** Drain–source current – gate–source voltage (\( I_{DS}-V_{GS} \)) characteristics of NFBFET at \( V_{DS} = 1 \text{ V} \).

![Figure 4](image4.png)

**Figure 4.** Comparison of \( I_{DS}-V_{GS} \) characteristics of NFBFET between considering and ignoring the BTBT at \( V_{DS} = 1 \text{ V} \).
3.1. $V_{DS}$ Dependence of Leakage Current

Figure 5a,b show the electron tunneling rate of the NFBFET at two cases of $V_{DS}$ and fixed $V_{GS} = 0$ V when the BTBT is considered. The black and red square-lines denote tunneling rates on bulk and surface regions, respectively. For the initial state ($V_{DS} = 0$ V), there is no BTBT, as shown in Figure 5a. When $V_{DS}$ is applied at 1 V, the tunneling rate increase to approximately $10^{24}$ cm$^{-3}$s$^{-1}$, as shown in Figure 5b. Moreover, the BTBT occurs on the surface near N-P junction in the channel region due to band-bending by gate work-function difference in metal-oxide-semiconductor structure.

![Figure 5](image-url)

**Figure 5.** Electron tunneling rates at two cases of $V_{DS}$ on bulk and surface regions. (a) $V_{DS} = 0$ V (initial state) and (b) $V_{DS} = 1$ V.

Figure 6a,b show the carrier concentrations on surface region of the NFBFET at two cases of $V_{DS}$ and fixed $V_{GS} = 0$ V when the BTBT is considered. The red and black lines denote electron and hole concentrations, respectively. The solid and dash lines denote concentrations with BTBT and non-BTBT, respectively. The carrier concentration of initial state is determined by doping concentration due to no BTBT currents, as shown in Figure 6a. The changed carrier concentrations at $V_{DS} = 1$ V are shown in Figure 6b. When $V_{DS}$ increases, BTBT occurs on the surface of channel region. Excess carriers, which are generated by BTBT, are hard to flow into the electrode, owing to high potential barriers of drain and source-side junctions. Then, generated carriers accumulate in the channel region. Subsequently, accumulated carriers make the potential barrier and well of the channel region lower. Because lowered potential barrier permit injection from the source by thermal emission, the leakage current occurs. This mechanism is similar to the positive feedback.

![Figure 6](image-url)

**Figure 6.** Comparison of carrier concentrations on surface region at two cases of $V_{DS}$. (a) $V_{DS} = 0$ V (initial state) and (b) $V_{DS} = 1.0$ V.
Figure 7 show the energy bands on surface region at $V_{GS} = 0$ and $V_{DS} = 1$ V when BTBT is considered and ignored. The red and black lines denote conduction and valence bands, respectively. As shown in Figure 7, the potential barrier and well is shifted by changing carrier concentrations in the channel region. The shallowed potential well produces more minority carrier diffusion current at $V_{GS} = 0$ V. Therefore, the leakage currents increase when the BTBT is considered, as shown in Figure 4.

![Energy Bands Comparison](image)

**Figure 7.** Comparison of energy bands on surface region at $V_{GS} = 1$ V and $V_{DS} = 1$ V when BTBT is considered and ignored.

### 3.2. $V_{GS}$ Dependence of Leakage Current

Figure 8a,b show the electron tunneling rates and energy band on surface region at $V_{GS} = 0.15$ to 0.45 V with bias step of 0.1 V and $V_{DS} = 1$ V. The black, red, green, and blue lines denote the electron tunneling rates and energy band at $V_{GS} = 0.15, 0.25, 0.35$, and 0.45 V, respectively. The non-local tunneling process can be calculated with local tunneling process by assuming that the electric field is uniform at tunneling path [32]. When tunneling current with local process, the tunneling rate is related to tunneling length. For the Kane model, which is representative local model, the tunneling rate $G_{tun}$ for BTBT is given by [33–35]

$$G_{tun} = \frac{A_k}{\sqrt{E_g}} \left(\frac{E_g}{qW_t}\right)^{2.5} \exp\left(-\frac{qB_k W_t \sqrt{E_g}}{E_g}\right),$$  \hspace{1cm} (1)$$

where $A_k$ and $B_k$ are nonlocal BTBT model parameter, and $E_g$ and $W_t$ are energy gap and tunneling length, respectively. The tunneling rate has an exponential relation with tunneling length. As $V_{GS}$ increases from 0.15 to 0.35 V, the tunneling rates decrease exponentially, owing to increase of tunneling length between conduction band of N-region and valence band of P-region by gate-field, as shown in Figure 8b. They reach zero approximately at $V_{GS} = 0.45$ V, as shown in Figure 8a. Moreover, as the tunneling rates decrease, the electrons injected into potential well by BTBT decrease. Eventually, the change of potential well by BTBT is vanished, as shown in Figure 8b. Accordingly, the BTBT currents reduce as shown in Figure 4.
Figure 8. (a) Electron tunneling rates and (b) energy bands on surface region at \( V_{GS} = 0.15 \) (black), \( 0.25 \) (red), \( 0.35 \) (green), and \( 0.45 \) V (blue) at \( V_{DS} = 1 \) V.

Figure 9a,b show the carrier concentrations on surface region at \( V_{GS} = 0.35 \) and \( 0.45 \) V when BTBT is considered and ignored. The red and black lines denote electron and hole concentrations, respectively, and the solid and dash lines denote electron and hole concentrations with BTBT and non-BTBT, respectively. As shown in Figure 9a, carrier concentrations considering BTBT at \( V_{GS} = 0.35 \) V are still some different from those ignoring BTBT, owing to remaining of BTBT at the surface. However, there is no longer a difference between carrier concentrations considering and ignoring BTBT when BTBT disappear at \( V_{GS} = 0.45 \) V, as shown in Figure 9b. Therefore, as \( V_{GS} \) increases, the current decreases, as shown in Figure 4. When \( V_{GS} > 0.45 \) V, the current considering and ignoring BTBT are the same since BTBT does not exist, as shown in Figure 4.

3.3. Tunneling Effect with Various Doping Profile

Figure 10a shows the \( I_{DS}-V_{GS} \) characteristics of the NFBFET considering BTBT with \( N_{GC} \) from \( 4 \times 10^{18} \) to \( 6 \times 10^{18} \) cm\(^{-3}\) at \( V_{DS} = 1 \) V. The filled and empty symbols denote the simulation results for considering and ignoring BTBT, respectively. As \( N_{GC} \) increases, the leakage current increases. When \( N_{GC} \) increase, the tunneling length is shorter, as shown in Figure 10b. Hence, the tunneling rates increase according to Equation (1). Moreover, higher \( N_{GC} \) make tunneling rates higher on surface as well as bulk region of the NFBFET, as
shown in Figure 10c. However, as \( V_{GS} \) increases, the BTBT currents decreases by lowering potential barrier on gated-channel region with stronger gate-field, and eventually they are vanished at BTBT vanishing points, as shown in Figure 10a, and then thermionic emission mechanism becomes dominant, such as the FBFET ignoring BTBT. The BTBT vanishing point increases due to increase of tunneling rates on surface and bulk region as \( N_{gc} \) increases.

4. Conclusions

The tunneling effect of the NFBFET was investigated in the case of \( N_{gc} \) of from \( 4 \times 10^{18} \) to \( 6 \times 10^{18} \) cm\(^{-3}\). First, when \( N_{gc} \) is \( 4 \times 10^{18} \), the BTBT currents is generated on the surface region of the NFBFET. This BTBT currents make off-current increase about \( 10^4 \) times. As \( V_{GS} \) increases, the BTBT currents decrease by lowering potential barriers on the gated-channel region with stronger gate-field, and eventually BTBT currents are vanished, and then thermionic emission currents become dominant such as the FBFET ignoring BTBT. As \( N_{gc} \) increase from \( 4 \times 10^{18} \) to \( 6 \times 10^{18} \) cm\(^{-3}\), the tunneling length is shorter. Following the tunneling probability equation, tunneling rate increases as \( N_{gc} \) increases. Accordingly, the leakage currents increase due to increase of tunneling rate. Moreover, the BTBT currents can be generated on surface region as well as bulk region. As \( V_{GS} \) increases, the BTBT
currents are also vanished before the threshold voltage, and the BTBT vanishing point increase as $N_{gc}$ increases. According to these results, it is necessary to further investigate the tunneling effect of NFBFET on a very high doping channel region.

**Author Contributions:** Conceptualization, J.H.O. and Y.S.Y.; methodology, J.H.O. and Y.S.Y.; investigation, J.H.O. and Y.S.Y.; data curation, J.H.O.; writing—original draft preparation, J.H.O.; writing—review and editing, J.H.O. and Y.S.Y.; supervision, Y.S.Y.; project administration, Y.S.Y.; funding acquisition, Y.S.Y. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was supported by the Basic Science Research Program through NRF of Korea funded by the Ministry of Education (NRF-2019R1A2C1085295).

**Acknowledgments:** This work was supported by IDEC (EDA tool).

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Ramaswamy, S.; Kumar, M.J. Junctionless Impact Ionization MOS: Proposal and Investigation. *IEEE Trans. Electron Devices* 2014, 61, 4295–4298. [CrossRef]
2. Sarkar, D.; Singh, N.; Banerjee, K. A Novel Enhanced Electric-Field Impact-Ionization MOS Transistor. *IEEE Electron Device Lett.* 2010, 31, 1175–1177. [CrossRef]
3. Lahgere, A.; Kumar, M.J. The charge plasma n-p-n impact ionization MOS on FDSOI technology. *IEEE Trans. Electron Devices* 2017, 64, 3–7. [CrossRef]
4. Ionescu, A.M.; Riel, H. Tunnel field-effect transistors as energy efficient electronic switches. *Nature* 2011, 479, 329–337. [CrossRef]
5. Krishnamohan, T.; Kim, D.; Raghunathan, S.; Saraswat, K. Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and $\leq 60$ mV/dec subthreshold slope. In Proceedings of the 2008 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2008; pp. 1–3.
6. Smith, J.T.; Das, S.; Appenzeller, J. Broken-gap tunnel MOSFET: A constant-slope sub-60-mV/decade transistor. *IEEE Electron Device Lett.* 2011, 32, 1367–1369. [CrossRef]
7. Wang, L.; Yu, E.; Taur, Y.; Asbeck, P. Design of tunneling field-effect transistors based on staggered heterojunctions for ultralow-power applications. *IEEE Electron Device Lett.* 2010, 31, 431–433. [CrossRef]
8. Rahi, S.B.; Tayal, S.; Upadhyay, A.K. A review on emerging negative capacitance field effect transistor for low power electronics. *Microelectron. J.* 2021, 116, 105242. [CrossRef]
9. Khan, A.I.; Yeung, C.W.; Hu, C.; Salahuddin, S. Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation. In Proceedings of the 2011 International Electron Devices Meeting (IEDM), Washington, DC, USA, 5–7 December 2011; pp. 11.3.1–11.3.4.
10. Lin, C.-I.; Khan, A.I.; Salahiddin, S.; Hu, C. Effects of the variation of ferroelectric properties on negative capacitance FET characteristics. *IEEE Trans. Electron Devices* 2016, 63, 2197–2199. [CrossRef]
11. Padilla, A.; Yeung, C.W.; Shin, C.; Hu, C.; King Liu, T.-J.K. Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages. In Proceedings of the 2008 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2008; pp. 1–4.
12. Yeung, C.W.; Padilla, A.; Liu, T.-J.K.; Hu, C. Programming characteristics of the steep turn-on/off feedback FET (FBFET). In Proceedings of the 2009 Symposium on VLSI Technology, Kyoto, Japan, 15–17 June 2009; pp. 176–177.
13. Cho, J.; Lim, D.; Woo, S.; Cho, K.; Kim, S. Static random access memory characteristics of single-gated feedback field-effect transistors. *IEEE Trans. Electron Devices* 2019, 66, 413–419. [CrossRef]
14. Woo, S.; Cho, J.; Lim, D.; Cho, K.; Kim, S. Transposable 3T-SRAM synaptic array using independent double-gate feedback field-effect transistor. *IEEE Trans. Electron Devices* 2019, 66, 4753–4758. [CrossRef]
15. Kang, H.; Cho, J.; Kim, Y.; Lim, D.; Woo, S.; Cho, K.; Kim, S. Nonvolatile and volatile memory characteristics of a silicon nanowire feedback field-effect transistor with a nitride charge-storage layer. *IEEE Trans. Electron Devices* 2019, 66, 3342–3348. [CrossRef]
16. Wan, J.; Le Royer, C.; Zaslavsky, A.; Cristoloveanu, S. Z$^2$-FET used as 1-transistor high-speed DRAM. In Proceedings of the 2012 European Solid-State Device Research Conference (ESSDERC), Bordeaux, France, 17–21 September 2012; pp. 197–200.
17. Martinie, S.; Lacord, J.; Rozeau, O.; Parihar, M.-S.; Lee, K.; Bawedin, M.; Cristoloveanu, S.; Taur, Y.; Barbe, J.-C. Z$^2$-FET SPICE model: DC and memory operation. In Proceedings of the 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Burlingame, CA, USA, 16–19 October 2017; pp. 1–3.
18. Wan, J.; Le Royer, C.; Zaslavsky, A.; Cristoloveanu, S. Progress in Z$^2$-FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage. *Solid State Electron.* 2013, 84, 147–154. [CrossRef]
19. Wan, J.; Le Royer, C.; Zaslavsky, A.; Cristoloveanu, S. Z$^2$-FET: A zero-slope switching device with gate-controlled hysteresis. In Proceedings of the Technical program of 2012 VLSI Technology, System and Application, Hsinchu, Taiwan, 23–25 April 2012; pp. 1–4.
20. El Dirani, H.; Solaro, Y.; Fonteneau, P.; Ferrari, P.; Cristoloveanu, S. Sharp-switching $Z^2$-FET device in 14 nm FDSOI technology. In Proceedings of the 2015 45th European Solid State Device Research Conference (ESSDERC), Graz, Austria, 14–18 September 2015; pp. 250–253.

21. Wan, J.; Le Royer, C.; Zaslavsky, A.; Cristoloveanu, S. A systematic study of the sharp-switching $Z^2$-FET device: From mechanism to modeling and compact memory applications. Solid State Electron 2013, 90, 2–11. [CrossRef]

22. Kim, M.; Kim, Y.; Lim, D.; Woo, S.; Cho, K.; Kim, S. Steep switching characteristics of single-gated feedback field-effect transistors. Nanotechnology 2016, 28, 055205. [CrossRef]

23. Lee, C.; Ko, E.; Shin, C. Steep slope silicon-on-insulator feedback field-effect transistor: Design and performance analysis. IEEE Trans. Electron Devices 2019, 66, 286–291. [CrossRef]

24. Oh, J.H.; Yu, Y.S. Investigation of monolithic 3D integrated circuit inverter with feedback field effect transistors using TCAD Simulation. Micromachines 2020, 11, 852. [CrossRef]

25. Kwon, M.-W.; Hwang, S.; Baek, M.-H.; Cho, S.; Park, B.-G. Dual gate positive feedback field-effect transistor for low power analog circuit. In Proceedings of the 2017 Silicon Nanoelectronics Workshop (SNW), Kyoto, Japan, 4–5 June 2017; pp. 115–116.

26. Lee, I.; Park, H.; Nguyen, Q.T.; Kim, G.; Cho, S.; Cho, I. Optimization of Feedback FET with Asymmetric Source Drain Doping profile. Micromachines 2020, 11, 508. [CrossRef]

27. Singh, D.; Patil, G.C. Performance analysis of feedback field-effect transistor-based biosensor. IEEE Sens. J. 2020, 20, 13269–13276. [CrossRef]

28. Kwon, M.-W.; Park, K.; Park, B.-G. Low-power adaptive integrate-and-fire neuron circuit using positive feedback FET Co-integrated with CMOS. IEEE J. Electron Devices Soc. 2019, 7, 1080–1084.

29. Kwon, M.-W.; Park, K.; Park, B.-G. Low-power adaptive integrate-and-fire neuron circuit using positive feedback FET Co-integrated with CMOS. IEEE Access 2021, 9, 159925–159932. [CrossRef]

30. Woo, S.; Cho, J.; Lim, D.; Park, Y-S.; Cho, K.; Kim, S. Optimization of Feedback FET with Asymmetric Source Drain Doping profile. Micromachines 2020, 11, 508. [CrossRef]

31. Silvaco Int. ATLAS, ver. 5.32.1. R Manual; Silvaco Int.: Santa Clara, CA, USA, 2021.

32. Biswas, A.; Dan, S.S.; Le Royer, C.; Grabinski, W.; Ionescu, A.M. TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model. Microelectron. Eng. 2012, 98, 334–337. [CrossRef]

33. Kane, O.E. Theory of tunneling. J. Appl. Phys. 1961, 32, 83–91. [CrossRef]

34. Najam, F.; Yu, Y.S. Compact model for L-shaped tunnel field-effect transistor including the 2D region. Appl. Sci. 2019, 9, 3716. [CrossRef]

35. Yu, Y.S.; Najam, F. Compact capacitance model of L-shape tunnel field-effect transistors for circuit simulation. J. Inf. Commun. Converg. Eng. 2021, 19, 263–268. [CrossRef]