Universal Parity Quantum Computing

Michael Fellner,1, 2 Anette Messinger, 2 Kilian Ender, 1, 2 and Wolfgang Lechner 1, 2

1 Institute for Theoretical Physics, University of Innsbruck, A-6020 Innsbruck, Austria
2 Parity Quantum Computing GmbH, A-6020 Innsbruck, Austria

(Dated: November 3, 2022)

We propose a universal gate set for quantum computing with all-to-all connectivity and intrinsic robustness to bit-flip errors based on the parity encoding. We show that logical controlled phase gates and \( R_x \) rotations can be implemented in the parity encoding with single-qubit operations. Together with logical \( R_y \) rotations, implemented via nearest-neighbor controlled-NOT gates and an \( R_z \) rotation, these form a universal gate set. As the controlled phase gate requires only single-qubit rotations, the proposed scheme has advantages for several cornerstone quantum algorithms, e.g. the quantum Fourier transform. We present a method to switch between different encoding variants via partial on-the-fly encoding and decoding.

Designing quantum computers [1–17] and quantum algorithms [18–26] is a current grand challenge in science and engineering, motivated by the prospect of solving certain problems exponentially faster than any known classical algorithms [21]. However, the fundamental rules of quantum mechanics that make this new paradigm possible also impose fundamental restrictions. In contrast to classical information, quantum information cannot be copied, which is known as the no-cloning theorem, but only propagated [27]. Thus, quantum computers will not be able to follow the von Neumann architecture [28] with separated memory and computational unit. As the quantum CPU serves as memory and computational unit at the same time, connectivity between any quantum bits on the chip is required. In current standard approaches to gate-based quantum computers, either these long-range interactions are implemented as physical interactions, which limits scalability, or quantum information is moved on the chip via SWAP sequences, which requires a large overhead in gates. Although there are recent approaches toward qubit routing that address this issue [29, 30], exchanging information between qubits remains a challenging problem.

In this Letter, we propose a novel universal quantum computing approach based on the Lechner-Hauke-Zoller (LHZ) architecture [31], which was originally designed for quantum annealing. In this parity-based paradigm, each physical qubit represents the parity of multiple logical qubits. We extend the LHZ architecture, up to now only used for solving combinatorial optimization problems, to a universal quantum computing approach by providing a universal gate set on parity-encoded states and with that, open up new possibilities for universal quantum computation. These extensions include an additional row of data qubits added to the original LHZ layout to enable control of single logical qubits. We introduce logical operations, in particular \( R_z \) rotations, to establish a universal gate set in the logical space. As the parity constraints no longer need to be enforced throughout the computation, they can be utilized for error correction.

As it only requires nearest-neighbor interactions between qubits on a square lattice chip, our proposal can be implemented on state-of-the-art quantum devices, independent of the qubit platform. Suitable platforms are for example superconducting qubits [15, 32–36], neutral atoms [37–39], or trapped ions [40–43]. We show that the parity transformation renders diagonal multiqubit operators between arbitrary logical qubits into single-qubit physical gates and, in turn, nondiagonal logical operators into sequences of physical gates. The transformation eliminates the need for long-range interactions and thus SWAP gates as illustrated in Fig. 1. Furthermore, redundant encoding offers the potential for intrinsic tolerance against bit-flip errors. We additionally present a possibility to choose and switch between different variants of the parity mapping, containing subsets of parity qubits tailored to the algorithmic requirements. This allows for further reduction of computational resources.

The gate set presented here contains operations that correspond to \( R_x \) and \( R_z \) rotations and controlled phase gates acting on logical qubits. Because of the absence of any connectivity limitations, we expect this approach to have an impact on the design of next generation quantum devices [44]. The scheme allows for an efficient implementation of controlled rotations around the \( z \) axis and is thus advantageous for the quantum Fourier transform [45] which is the basis of Shor’s factoring algorithm [21] as well as quantum addition [46]. Implementations of well-known quantum algorithms in the parity architecture are shown in detail in the associated publication Ref. [47].

**Parity mapping** The LHZ architecture [31] expands the Hilbert space of \( n \) logical qubits to a Hilbert space of \( K = n(n-1)/2 \) physical qubits (parity qubits, with operators \( \sigma \)), encoding the parity of pairs of logical qubits (with operators \( \tilde{\sigma} \)) such that for any state \( |\psi\rangle \) in the code space,

\[
\tilde{\sigma}_z^{(i)} \tilde{\sigma}_z^{(j)} |\psi\rangle = \sigma_z^{(ij)} |\psi\rangle ,
\]

where the superscripts correspond to qubit labels. The code space is restricted to configurations corresponding
to valid logical states $|\psi\rangle$ by $K - n + 1$ parity constraints of the form

$$C_l |\psi\rangle := \sigma_z^{(l_1)} \sigma_z^{(l_2)} \sigma_z^{(l_3)} [\sigma_z^{(l_1)}] |\psi\rangle = |\psi\rangle,$$

(2)

where the indices $l_i$ correspond to pairs of logical indices, such that in every constraint, each logical index appears an even number of times. The brackets around $\sigma_z^{(l_i)}$ indicate that a constraint can contain either 3 or 4 qubits. Here, we use a slightly modified layout compared with the original LHZ layout, shown in Fig. 2, with an additional row of physical qubits which have a direct correspondence to single logical qubits,

$$\tilde{\sigma}_z^{(i)} = \sigma_z^{(i)}.$$

(3)

In the following, these additional qubits are referred to as data qubits. As depicted in Fig. 2, $n$ all-to-all connected logical qubits are represented by $K = n(n+1)/2$ physical qubits and $K - n$ constraints. The parity constraints generate the stabilizer of the code space [48], additionally allowing for detection of bit-flip errors and thus an intrinsic fault tolerance of the encoding.

Logical qubits and operators Next, we introduce the concept of logical lines denoted as $Q_i$, which have been identified in a different context in Ref. [49]. A logical line $Q_i$ is defined as the set of all parity qubits containing the logical index $i$. In the LHZ architecture, qubits that contain a particular index are arranged along lines, which are indicated as solid lines in Fig. 2 to guide the eye. The red line for example extends from the data qubit (3) to all parity qubits that contain the index 3, and thus contain all relative parity information with respect to the logical qubit (3). For each logical line $Q_i$ we define an operator

$$\tilde{\sigma}_z^{(i)} = \sigma_x^{(i)} \prod_{j<i} \sigma_x^{(j)} \prod_{j>i} \sigma_x^{(j)}$$

(4)

acting on every qubit in the respective line. The operators $\tilde{\sigma}_z^{(i)}$ and $\tilde{\sigma}_z^{(j)}$ commute with all parity constraints and fulfill the (anti-) commutation relations for Pauli operators

$$\{\tilde{\sigma}_z^{(i)}, \tilde{\sigma}_z^{(j)}\} = [\tilde{\sigma}_z^{(i)}, \tilde{\sigma}_z^{(j)}] = 0$$

(5)

for $i \neq j$. We can therefore identify the operators with Pauli operators acting on logical qubits, and build arbitrary logical rotations as

$$\tilde{R}_x(\alpha) = \exp \left( -i \frac{\alpha}{2} \tilde{\sigma}_z^{(i)} \right)$$

(6)

and

$$\tilde{R}_z(\alpha) = \exp \left( -i \frac{\alpha}{2} \tilde{\sigma}_x^{(i)} \right).$$

(7)
Throughout this Letter, tildes are used to denote operators with the corresponding action on logical qubits. While a logical \( \tilde{R}_z \) rotation can be directly implemented using the respective physical operator on the data qubit, the \( \tilde{R}_x \) operator on logical qubit \( (i) \) given by expression (6) can be implemented via physical controlled-NOT (CNOT) gates along the logical line \( Q_i \) and a physical single-body \( R_z \) rotation, as depicted in Fig. 1 (also see Ref. [50] for details on efficient implementations of exponentials of multiqubit Pauli operators). The chosen layout further ensures that all operators associated with the logical lines can be implemented with local operations and nearest-neighbor CNOT gates on a square lattice.

**Encoding and decoding** In the following we discuss the encoding and decoding of arbitrary states from and to the data qubits. Let us first consider the trivial logical state \( |0\rangle^\otimes n \) which can be encoded in the LHZ scheme by preparing all physical qubits in the product state \( |0\rangle^\otimes K \). This state fulfills all constraints, and is the joint eigenstate of the logical \( \sigma_z \) operators with eigenvalue \( +1 \). Encoding an arbitrary, unknown quantum state into the LHZ scheme is less straightforward. Classically, the states of the data qubits are identical to the corresponding logical qubits (by definition, a measurement of these qubits in the \( z \) basis corresponds to a measurement of the logical state). However, they are typically highly entangled with the other qubits, and simply tracing out the parity qubits would cause a loss of coherence and therefore phase information.

We thus introduce an encoding and decoding strategy to add or remove an arbitrary number of parity qubits to or from the code. Suppose we start with the logical qubits, each of them encoded in a data qubit. We can now add a physical qubit \( (ij) \) corresponding to the parity of qubits \( (i) \) and \( (j) \), by initializing this qubit in the state \( |0\rangle \) and then imposing the parity on it with two CNOT gates controlled by qubits \( (i) \) and \( (j) \), as shown in Fig. 3(B). This procedure adds an additional parity qubit to the code and guarantees that the corresponding constraint \( C = \sigma_z^{(i)} \sigma_z^{(j)} \sigma_z^{(ij)} \) is satisfied.

Following this procedure, it is possible to add parity qubits and constraints by applying this strategy iteratively. Instead of directly obtaining the parity information from the data qubits, one can also use the parity qubits included in local constraints, as for example the plaquettes shown in Fig. 2: By definition, the parity of all but one qubit of a constraint is always encoded in the state of the remaining qubit, i.e.,

\[
\sigma_z^{(ij)} \sigma_z^{(jk)} \sigma_z^{(kl)} |\psi\rangle = |\psi\rangle \\
\Rightarrow \sigma_z^{(ij)} |\psi\rangle = \sigma_z^{(jk)} \sigma_z^{(kl)} |\psi\rangle 
\]

This transition and the encoding circuits are shown in Figs. 3(C)-3(D).

Conversely, applying the same gate sequence to a parity-encoded set of qubits removes the targeted qubit from the code and projects it to the state of the corresponding constraint. If the constraint was fulfilled, this is the state \( |0\rangle \). For a layout as depicted in Fig. 2 with \( n \) logical qubits, this procedure allows encoding and decoding circuits with an overall circuit depth of \( n + 1 \). The exact circuit is given in the Supplemental Material.

The described procedure does not only offer a way to build up or collapse the all-to-all connected LHZ scheme, but also holds the possibility to switch between different variants of the parity mapping and adapt the number of parity qubits to the algorithmic requirements during computation. For example, if some interactions are not needed for a certain algorithm, it is not always necessary to have the corresponding parity qubits in the code. A reduction in the number of parity qubits results in shorter logical lines and thus fewer physical gates. In addition to the two-body parities as introduced in Eq. (1), it is also possible to encode higher-order \( k \)-body parity qubits in the same manner, when using suitable layouts (see Ref. [47] for more details). As an example, a three-body parity qubit can be used to enable a nontrivial interaction between three logical qubits.

**Universal gate set** Single-qubit operations on logical qubits can be constructed from the operators introduced in Eqs. (6)-(7) using the decomposition

\[
U = R_z(\alpha)R_x(\beta)R_z(\gamma). \quad (8)
\]

To obtain a universal gate set, an additional two-qubit entangling gate is necessary. In the LHZ encoding, a native logical two-qubit operation is obtained by performing
a single $R_z$ rotation on a physical parity qubit,

$$R_z^{(ij)}(\alpha) = \exp\left(-i\frac{\alpha}{2}\sigma_z^{(ij)}\right), \quad (9)$$

which is stabilizer equivalent (i.e., the same up to the application of a constraint operator $C = \sigma_z^{(i)}\sigma_z^{(j)}\sigma_z^{(ij)}$) to the operator

$$\exp\left(-i\frac{\alpha}{2}\sigma_z^{(ij)}\sigma_z^{(j)}\right) \quad (10)$$

and thus effectively performs the two-body operation $\exp\left(-i\frac{\alpha}{2}\sigma_z^{(ij)}\sigma_z^{(j)}\right)$ on the logical qubits, as obvious from Eq. (1). This operation can be transformed to a logical controlled phase gate $CP_\phi$ with local $R_z$ rotations only, as shown in the following. For the sake of simplicity, qubit indices are omitted. We start from an operation

$$e^{-i\frac{\phi}{2}\sigma_z\otimes\sigma_z} = \text{diag}(e^{-i\frac{\phi}{2}}, e^{i\frac{\phi}{2}}, e^{i\frac{\phi}{2}}, e^{-i\frac{\phi}{2}}) \quad (11)$$

and the single-body $R_z$ rotation,

$$R_z(\theta) = e^{-i\frac{\theta}{2}\sigma_z} = \text{diag}(e^{-i\frac{\theta}{2}}, e^{i\frac{\theta}{2}}), \quad (12)$$

and define

$$U_R := [1 \otimes R_z(\beta)] e^{-i\frac{\phi}{2}\sigma_z\otimes\sigma_z} [R_z(\gamma) \otimes 1]. \quad (13)$$

Evaluating Eq. (13) for $-\alpha = \beta = \gamma = \frac{\phi}{2}$ yields

$$U_R = e^{-i\frac{\phi}{2}} \cdot \text{diag}(1,1,1, e^{i\phi}) = e^{-i\frac{\phi}{2}} \cdot CP_\phi,$$

which corresponds, up to a global phase, to the controlled phase gate $CP_\phi$. Using the identities defined above, this can be implemented in our scheme with local operations on the physical parity qubits and data qubits as

$$CP_\phi^{(i,j)} = R_z^{(i)} \left(\frac{\phi}{2}\right) R_z^{(j)} \left(-\frac{\phi}{2}\right) R_z^{(j)} \left(\frac{\phi}{2}\right). \quad (14)$$

Here, $i$ and $j$ are the indices of the involved logical qubits and $R_z$ indicates the rotation on the corresponding data or parity qubit. In particular, for $\phi = \pi$, we obtain the CZ gate (controlled Z gate). This can in turn be transformed to a CNOT gate, by applying logical Hadamard gates before and after the $CZ$ gate on the desired target qubit. The operations $R_z$, $R_z$ and $CP_\phi$ form a universal gate set in the LHZ scheme and we can not only build arbitrary quantum circuits by applying CNOT gates and controlling local fields (parameters only occur in single-qubit operations), but also exploit the comparably simple implementation of a controlled phase gate. The standard gate model requires two CNOT- and three single-qubit gates to implement a controlled phase gate, as depicted in Fig. 1. Platforms with limited connectivity typically need a large number of SWAP gates in addition. In contrast, a logical controlled phase gate in our approach only requires three parallel single-body rotations. The required resources for implementing common gates and gate sequences in our scheme are listed in Table I. The depth and the gate count for nondiagonal single-body operations result from the CNOT chains involved. The main advantage of the encoding clearly comes from the depth-1 implementation of diagonal gates. Note that while nondiagonal operations have a higher cost, their increased weight allows for intrinsic tolerance to bit-flip errors as an additional advantage.

Following Eq. (8), any local unitary operation $U$ on a logical qubit $(i)$ can be performed in the LHZ scheme by performing it on the data qubit $(i)$ and surrounding it by the CNOT chains as in the logical $R_z$ rotation,

$$\tilde{U} = R_z^{(i)}(\alpha) \cdots \text{CNOT}^{(i)}(\beta) \text{CNOT}^{(i)}(\gamma) \cdots R_z^{(i)}(\gamma) \cdots \text{CNOT}^{(i)}(\beta) \cdots \text{CNOT}^{(i)}(\alpha).$$

The circuit depth for this construction is given in Table I. Fixing the qubit on which the $R_z$ rotations are performed to the respective data qubit reduces hardware requirements such that $R_z$ rotations are only ever necessary on the data qubits, while for the parity qubits, local $R_z$ rotations and CNOT gates between them are sufficient.

Note that a circuit implementing a product of $m \leq n$ logical single-qubit operators can be realized by applying the decoding circuit, performing the single-body operations on the data qubits and encoding again with an

| Logic gate | Required gates in LHZ | Single qubit | 2 qubit | Depth |
|-----------|-----------------------|--------------|---------|-------|
| $R_x$     | $1$                   | $2(n - 1)$   | $2 \left\lceil \frac{n}{4} \right\rceil + 1$ |
| $\sigma_x$| $n$                   | $0$          | $1$     |       |
| $R_z$     | $1$                   | $0$          | $1$     |       |
| $U$       | $3$                   | $2(n - 1)$   | $2 \left\lceil \frac{n}{4} \right\rceil + 1$ |
| CP        | $3$                   | $0$          | $1$     |       |
| CNOT$(c,t)$ | $7$           | $2(n - 1 + [c - t]) \leq 4 \left\lceil \frac{n}{4} \right\rceil + 3$ |
| $\prod_{i=1}^{n-1} U_i^{(m_i)c}$ | $3m$ | $2n(n - 1)$ | $2n + 3$ |
overall circuit depth of $2n + 3$ and a CNOT-gate count of $2n(n - 1)$.

**Error correction** The redundancy of the parity encoding allows for correction or mitigation of bit-flip errors. Because all parity constraints commute with any logical operator, measuring their value does not disturb the logical state of the system. Constraint measurements can be performed either with the help of ancillary measurement qubits in the center of each plaquette [45, 51], or by applying the decoding circuit as in Figs. 3(B) and 3(D) to each constraint, measuring the decoded qubit, and encoding it again.

As the transition from one logical basis state to another flips $n$ physical qubits, it is in principle possible to correct for multiple errors at a time. For different encoding variants, for example with a reduced number of parity qubits, the number of simultaneously correctable errors depends on the number of qubits in the shortest logical line. F. Pastawski and J. Preskill successfully demonstrated error correction via belief propagation on a LHZ chip [52], and showed that the LHZ encoding is robust against weakly correlated bit-flip noise. An analysis of the bit-flip error-correction capability of the LHZ architecture is provided in the Supplemental Material.

To ideally complement the bit-flip tolerance of the LHZ encoding, it is advisable to use physical qubits which are intrinsically robust against phase errors [53–56].

**Conclusion and outlook** In conclusion, we have demonstrated a universal gate set implemented in the LHZ encoding, opening up a new strategy for universal quantum computation. All gates can be implemented on state-of-the-art quantum devices that fulfill the comparably low requirement of nearest-neighbor connectivity on a square lattice. Furthermore, the encoding can be dynamically adjusted by adding or removing parity qubits tailored to the requirements of different algorithms. The introduced decoding scheme can be used to decode the output of optimization algorithms run in the parity scheme as for example proposed in Refs. [57–59], in order to further work with the resulting quantum states. With its availability of nonlocal and multiqubit operations and the intrinsic error-correction capability, we expect our work to be a step towards the next generation of quantum computers.

**Acknowledgements** - Work at the University of Innsbruck is supported by the Austrian Science Fund (FWF) through a START grant under Project No. Y1067-N27 and the Special Research Programme (SFB) BeyondC Project No. F7108-N38. This work was supported by the Austrian Research Promotion Agency under Grant (FFG Project No. 892576, Basisprogramm).

[1] R. P. Feynman, Simulating physics with computers, International Journal of Theoretical Physics 21, 467 (1982).
[2] M. Reck, A. Zeilinger, H. J. Bernstein, and P. Bertani, Experimental realization of any discrete unitary operator, Phys. Rev. Lett. 73, 58 (1994).
[3] J. I. Cirac and P. Zoller, Quantumcomputations with cold trapped ions, Phys. Rev. Lett. 74, 4091 (1995).
[4] D. P. DiVincenzo, Two-bit gates are universal for quantum computation, Phys. Rev. A 51, 1015 (1995).
[5] A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter, Elementary gates for quantum computation, Phys. Rev. A 52, 3457–3467 (1995).
[6] S. Lloyd, Universal quantum simulators, Science 273, 1073 (1996).
[7] C. H. Bennett, E. Bernstein, G. Brassard, and U. Vazirani, Strengths and weaknesses of quantum computing, SIAM Journal on Computing 26, 1510 (1997).
[8] E. Knill, R. Laflamme, and W. H. Zurek, Resilient quantum computation: error models and thresholds, Proc. R. Soc. Lond. A 454, 365 (1998).
[9] D. Jaksch, J. I. Cirac, P. Zoller, S. L. Rolston, R. Côté, and M. D. Lukin, Fast quantum gates for neutral atoms, Phys. Rev. Lett. 85, 2208 (2000).
[10] R. Raussendorf and H. J. Briegel, A one-way quantum computer, Phys. Rev. Lett. 86, 5188 (2001).
[11] E. Knill, R. Laflamme, and G. J. Milburn, A scheme for efficient quantum computation with linear optics, Nature 409, 46 (2001).
[12] Y. Nakamura, Y. A. Pashkin, and J. S. Tsai, Coherent control of macroscopic quantum states in a single-cooper-pair box, Nature 398, 786 (1999).
[13] K. Mølmer and A. Sørensen, Multiparticle entanglement of hot trapped ions, Phys. Rev. Lett. 82, 1835 (1999).
[14] A. Kitaev, A. Shen, M. Vyalyi, and M. Vyalyi, Classical and Quantum Computation, Graduate studies in mathematics, Vol. 47 (American Mathematical Society, USA, 2002).
[15] J. Koch, T. M. Yu, J. Gambetta, A. A. Houck, D. I. Schuster, J. Majer, A. Blais, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf, Charge-insensitive qubit design derived from the cooper pair box, Phys. Rev. A 76, 042319 (2007).
[16] H. Häffner, C. F. Roos, and R. Blatt, Quantum computing with trapped ions, Physics Reports 469, 155 (2008).
[17] B. M. Terhal, Quantum error correction for quantum memories, Rev. Mod. Phys. 87, 307 (2015).
[18] D. Deutsch and R. Jozsa, Rapid solution of problems by quantum computation, Proc. R. Soc. Lond. 439, 553 (1992).
[19] A. Berthiaume and G. Brassard, Oracle quantum computing, Journal of Modern Optics 41, 2521 (1994).
[20] L. K. Grover, A fast quantum mechanical algorithm for database search, in Proceedings of the Twenty-Eighth Annual ACM Symposium on Theory of Computing, STOC ’96 (Association for Computing Machinery, New York, NY, USA, 1996) p. 212–219.
[21] P. W. Shor, Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer, SIAM Journal on Computing 26, 1484 (1997).
[22] E. Bernstein and U. Vazirani, Quantum complexity theory, SIAM Journal on Computing 26, 1411 (1997).
[23] M. Mosca, Quantum computer algorithms, Ph.D. thesis, University of Oxford (1999).
[24] G. Brassard, P. Hoyer, M. Mosca, and A. Tapp, Quantum amplitude amplification and estimation (2002).
[25] W. van Dam, Quantum algorithms for weighing matrices and quadratic residues, Algorithmica 34, 413 (2002).
[26] E. H. Lieb and D. W. Robinson, The finite group velocity of quantum spin systems, Communications in Mathematical Physics 28, 251 (1972).
[27] J. von Neumann, First draft of a report on the edvac, IEEE Annals of the History of Computing 15, 27 (1993).
[28] A. Bapat, A. M. Childs, A. V. Gorshkov, and E. Schoute, Advantages and limitations of quantum routing (2022).
[29] D. Devulapalli, E. Schoute, A. Bapat, A. M. Childs, and A. V. Gorshkov, Quantum routing with teleportation (2022).
[30] W. Lechner, P. Hauke, and P. Zoller, A quantum annealing architecture with all-to-all connectivity from local interactions, Science Advances 1 (2015).
[31] A. Wallraff, D. I. Schuster, A. Blais, L. Frunzio, R.-S. Huang, J. Majer, S. Kumar, S. M. Girvin, and R. J. Schoelkopf, Strong coupling of a single photon to a superconducting qubit using circuit quantum electrodynamics, Nature 431, 162 (2004).
[32] A. A. Houck, J. A. Schreier, B. R. Johnson, J. M. Chow, J. Koch, J. M. Gambetta, D. I. Schuster, L. Frunzio, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf, Controlling the spontaneous emission of a superconducting transmon qubit, Phys. Rev. Lett. 101, 080502 (2008).
[33] R. Barends, J. Kelly, A. Megrant, D. Sank, E. Jeffrey, Y. Chen, Y. Yin, B. Chiaro, J. Mutus, C. Neill, P. O’Malley, R. Roushan, J. Wenner, T. C. White, A. N. Cleland, and J. M. Martinis, Coherent josephson qubit suitable for scalable quantum integrated circuits, Phys. Rev. Lett. 111, 080502 (2013).
[34] F. Arute, K. Arya, R. Babbush, D. Bacon, J. C. Bardin, R. Barends, R. Biswas, S. Boixo, F. G. Brandao, D. A. Buell, et al., Quantum supremacy using a programmable superconducting processor, Nature 574, 505 (2019).
[35] Y. Wu, W.-S. Bao, S. Cao, F. Chen, M.-C. Chen, X. Chen, T.-H. Chung, H. Deng, Y. Du, D. Fan, M. Gong, C. Guo, C. Guo, S. Guo, L. Han, L. Hong, H.-L. Huang, Y.-H. Huo, L. Li, N. Li, S. Li, Y. Li, F. Liang, C. Lin, J. Lin, H. Qian, D. Qiao, H. Rong, H. Su, L. Sun, L. Wang, S. Wang, D. Wu, Y. Xu, K. Yan, W. Yang, Y. Yang, Y. Ye, J. Yin, C. Ying, J. Yu, C. Zha, C. Zhang, H. Zhang, K. Zhang, Y. Zhang, H. Zhao, Y. Zhao, L. Zhou, Q. Zhu, C.-Y. Lu, C.-Z. Peng, X. Zhu, and J.-W. Pan, Strong quantum computational advantage using a superconducting quantum processor, Phys. Rev. Lett. 127, 180501 (2021).
[36] M. Saffman, T. G. Walker, and K. Mølmer, Quantum information with rydberg atoms, Rev. Mod. Phys. 82, 2313 (2010).
[37] L. Henriet, L. Beguin, A. Signoles, T. Lahaye, A. Browaeys, G.-O. Reymond, and C. Jurczak, Quantum computing with neutral atoms, Quantum 4, 327 (2020).
[38] I. Cong, H. Levine, A. Keesling, D. Bluverstein, S.-T. Wang, and M. D. Lukin, Hardware-efficient, fault-tolerant quantum computation with rydberg atoms, Phys. Rev. X 12, 021049 (2022).
[39] R. Blatt and C. F. Roos, Quantum simulations with trapped ions, Nature Physics 8, 277 (2012).
[40] D. Kielpiński, C. Monroe, and D. J. Wineland, Architecture for a large-scale ion-trap quantum computer, Nature 417, 709 (2002).
[41] B. Lekitsch, S. Weidt, A. G. Fowler, K. Mølmer, S. J. Devitt, C. Wunderlich, and W. K. Hensinger, Blueprint for a microwave trapped ion quantum computer, Science Advances 3, e1601540 (2017).
[42] A. C. Hughes, V. M. Schäfer, K. Thirumalai, D. P. Nadlinger, S. R. Woodford, D. M. Lucas, and C. J. Ballance, Benchmarking a high-fidelity mixed-species entangling gate, Phys. Rev. Lett. 125, 080504 (2020).
[43] J. Preskill, Quantum computing in the NISQ era and beyond, Quantum 2, 79 (2018).
[44] M. A. Nielsen and I. L. Chuang, Quantum Computation and Quantum Information: 10th Anniversary Edition, 10th ed. (Cambridge University Press, USA, 2011).
[45] T. G. Draper, Addition on a quantum computer (2000).
[46] M. Félner, A. Messinger, K. Ender, and W. Lechner, Applications of universal parity quantum computation, Phys. Rev. A 100, 042442 (2022).
[47] D. Gottesman, Stabilizer codes and quantum error correction (California Institute of Technology, 1997).
[48] A. Rocchetto, S. C. Benjamin, and Y. Li, Stabilizers as a design tool for new forms of the lechner-hauke-zoller annealer, Science advances 2, e1601246 (2016).
[49] A. Cowtan, S. Dilkes, R. Duncan, W. Simmons, and S. Sivarajah, Phase gadget synthesis for shallow circuits, Electronic Proceedings in Theoretical Computer Science 318, 213–228 (2020).
[50] A. G. Fowler, M. Mariotoni, J. M. Martinis, and A. N. Cleland, Surface codes: Towards practical large-scale quantum computation, Phys. Rev. A 86, 032324 (2012).
[51] F. Pastawski and J. Preskill, Error correction for encoded quantum annealing, Phys. Rev. A 93, 052325 (2016).
[52] P. Aliferis, F. Brito, D. P. DiVincenzo, J. Preskill, M. Steffen, and B. M. Terhal, Fault-tolerant computing with biased-noise superconducting qubits: a case study, New Journal of Physics 11, 013061 (2009).
[53] S. Puri, L. St-Jean, J. A. Gross, A. Grimm, N. E. Fratini, P. S. Iyer, A. Krishna, S. Touzard, L. Jiang, A. Blais, S. T. Flammia, and S. M. Girvin, Bias-preserving gates with stabilized cat qubits, Science Advances 6, eaay5901 (2020).
[54] R. Lescanne, M. Villiers, T. Peronnin, A. Sarlette, M. Delbecq, B. Huard, T. Kontos, M. Mirrahimi, and Z. Leghtas, Exponential suppression of bit-flips in a qubit encoded in an oscillator, Nature Physics 16, 509 (2020).
[55] J. Lee, J. Park, and J. Heo, Rectangular surface code with biased-noise superconducting qubits: a design tool for new forms of the lechner-hauke-zoller annealer, Science advances 2, e1601476 (2016).
[56] A. Bapat, A. M. Childs, A. V. Gorshkov, and E. Schoute, Programmable superpositions of ising configurations, Phys. Rev. A 97, 052329 (2018).
Supplemental material for “Universal Parity Quantum Computing”

Michael Fellner,1, 2 Anette Messinger,2 Kilian Ender,1, 2 and Wolfgang Lechner1, 2

1Institute for Theoretical Physics, University of Innsbruck, A-6020 Innsbruck, Austria
2Parity Quantum Computing GmbH, A-6020 Innsbruck, Austria
(Dated: November 3, 2022)

In this supplemental material we present details on the circuit for the encoding and decoding of states for universal parity quantum computing with a depth of \( n + 1 \). Furthermore, we provide details on the robustness against bit-flip errors and respective correction capabilities of the encoding.

LOW-DEPTH CIRCUIT FOR ENCODING AND DECODING

A routine for encoding a state in the LHZ scheme starting from \( n \) physical data qubits (corresponding to the logical qubits) is obtained from iteratively applying the circuits to encode an additional parity qubit, as discussed in the main text. Commutation and cancellation of CNOT gates reduces the circuit depth to \( n + 1 \). This protocol with depth \( n + 1 \) for encoding is given by Algorithm 1, where data qubits and parity qubits are denoted \((i)\) and \((i, j)\), respectively, and visualized in Fig. 1. Arrows representing CNOT gates point from the control to the target qubit. All gates within a single step can be executed in parallel. Note that the reversed sequence can be used to decode all information onto the data qubits.

\[
\text{Algorithm 1 Encoding sequence with depth } n + 1
\]

\[
\begin{align*}
\text{for } 0 \leq i < n - 1 \text{ do} & \quad \{ \text{Step 1} \\
(i) & \xrightarrow{\text{CNOT}} (i, i + 1) \\
\text{for } 0 \leq i < n - 1 \text{ do} & \quad \{ \text{Step 2} \\
(i + 1) & \xrightarrow{\text{CNOT}} (i, i + 1) \\
\text{for } 1 \leq i < n - 1 \text{ do} & \quad \{ \text{Step 3} \\
(i, i + 1) & \xrightarrow{\text{CNOT}} (i - 1, i + 1) \\
(0, 1) & \xrightarrow{\text{CNOT}} (0, 2) \\
\text{for } 1 \leq i < n - 2 \text{ do} & \quad \{ \text{Step 4} \\
(i, i + 2) & \xrightarrow{\text{CNOT}} (i - 1, i + 2) \\
\text{for } 3 \leq j < n \text{ do} & \quad \{ \text{Step } j + 2 \\
(0, j - 1) & \xrightarrow{\text{CNOT}} (0, j) \\
(1, j - 1) & \xrightarrow{\text{CNOT}} (1, j) \\
\text{for } 1 \leq i < n - j \text{ do} & \\
(i + 1, i + j - 1) & \xrightarrow{\text{CNOT}} (i + 1, i + j) \\
(i, i + j) & \xrightarrow{\text{CNOT}} (i - 1, i + j)
\end{align*}
\]

SUPPRESSION OF BIT-FLIP ERRORS

In order to examine the capability of the encoding for correcting bit-flip errors, we conduct an analysis of the probability of non-correctable errors based on statistical arguments. In general, the code distance \( d \) is given by the number of qubits in the shortest logical line, and up to \((d - 1)/2\) simultaneous bit-flips can be corrected. If more details about the geometry and physical error rates are known, it is in principle possible to also correct higher numbers of errors on some occasions but we do not assume this in the following. For our analysis we consider the extended LHZ layout with \( n \) data qubits and \( n(n - 1)/2 \) parity qubits, yielding a code distance of \( d = n \). We measure each parity constraint \( n \) times using a separate measurement ancilla to suppress time-like logical errors as well. In order to estimate the error-robustness, we calculate the probability of a logical error caused by at least one of the following scenarios occurring during a cycle of \( n \) syndrome measurements:

(a) more than \((n - 1)/2\) bit-flips occur between two syndrome measurements or

(b) more than half of the syndrome measurement repetitions on a constraint yield a faulty result.

For the sake of simplicity we assume every constraint to contain 4 qubits and every qubit to be part of 4 constraints. This is the case in the limit of large \( n \) and otherwise leads to a valid upper bound for the logical error rates.

A syndrome measurement then consists of 4 CNOT gates from the parity qubits to the ancilla qubit, and one initialization and one measurement of the ancilla qubit. We assume every physical qubit to be subject to a bit-flip error (regardless of its source) with probability \( p_1 \) before the syndrome measurement. We further
assume that each qubit involved in a CNOT gate is subject to a bit-flip error with probability $p_2$. The probabilities for faulty qubit initialization and measurement are denoted by $p_1$ and $p_M$, respectively. Note that these error-rates are only relevant in the syndrome measurement process, all other error sources are covered by $p_1$. In our analysis, we set $p_2 = p_1 = p_M$ because they are usually on the same scale for most practical implementations. Fig. 2 shows the probability for the occurrence of at least one logical error, as described above, after a sequence of syndrome measurements for various combinations of physical error probabilities. The results of our calculations show a qualitative agreement with the performance of the belief propagation in the LHZ scheme presented in Ref. [1].

**Non-diagonal gates** Logical gates which are not diagonal in the $z$-basis are not fully protected. They require two CNOT chains along a logical line, meeting at a center qubit where a physical rotation is applied and propagating outwards again (see the $R_x$ gate in Fig. 1 in the main text). These gates can introduce highly correlated errors. Any bit-flip errors introduced before the application of the first CNOT chain commute through the whole logical gate as a single physical error. An error occurring during or between the CNOT chains creates a chain of bit-flips starting from the affected qubit outwards to the qubit at the origin of the CNOT chain. Given the knowledge of which logical line has been implemented before the syndrome measurement, one can thus correct such error chains as well. As these errors never affect the center qubit unless originating exactly at that qubit, all qubits along the chain can be corrected with respect to that qubit. Therefore the total logical error rate depends only on the error of the center qubit rotation and the adjacent CNOT gates, independent of the total length of the logical line.
[1] F. Pastawski and J. Preskill, Error correction for encoded quantum annealing, Phys. Rev. A 93, 052325 (2016).

[2] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland, Surface codes: Towards practical large-scale quantum computation, Phys. Rev. A 86, 032324 (2012).