Small-Signal Analysis of Common-Gate Amplifier for RF Applications

Frederick Ray I. Gomez 1*

1 Department of New Product Development and Introduction, STMicroelectronics, Inc., 4027, Calamba City, Laguna, Philippines.

ABSTRACT

The paper presents a study of common-gate amplifier focused in small-signal analysis. Small-signal or frequency response of the amplifier determines the maximum frequency of operation and the effective bandwidth of the circuit. With the analysis, the circuit could be modeled and designed to achieve gain at the desired frequency of operation. Design tradeoffs are inevitable and are carefully considered in the analysis and design, for radio frequency (RF) applications.

Keywords: Amplifier; common-gate; small-signal analysis; voltage gain.

1. INTRODUCTION

Small-signal analysis is essential to study and approximate the behavior of designed circuits containing non-linear devices (i.e. transistors) with linear equations. The analysis is also used to check if the designed amplifier circuit would normally produce gain or attenuation at the desired frequency of operation, through the small-signal analysis, the frequency range of operation of the circuit and the effective bandwidth could be determined.

For this paper, a common-gate amplifier is studied and analyzed using the small-signal analysis. Common-gate amplifier show in Fig. 1
is one of three basic topologies of single-stage transistor amplifier, typically used as current buffer or voltage amplifier [1-4] for radio frequency (RF) applications. The input signal is fed into the source (s) terminal of the transistor. The output is produced at the drain (d) terminal, while the gate (g) terminal is connected to a bias voltage which will maintain the proper operating conditions.

2. LITERATURE REVIEW

Metal-oxide semiconductor field-effect transistors or popularly known as MOSFETs are capable of offering useful amplification in three different basic topologies [2]. Single-stage transistor composed these three fundamental configurations namely the common-source, common-gate, and common-source configurations. Combinations of these basic circuits are used for particular functions or applications such as the common-gate with common-source active balun and common-source/drain active balun circuit [5-10]. An example an active balun circuit suitable for RF applications due to its high frequency capability is given in Fig. 2 with common-gate and common-source combination.

It is important to analyze the frequency response or small-signal response of the circuit to determine the effective frequency of operation and bandwidth of the designed circuit. The analysis of the active balun in example could be subdivided into the two analysis of single-transistor configurations. As earlier mentioned, the paper is focused on the analysis of the common-gate amplifier.

Fig. 1. Schematic diagram of common-gate amplifier

Fig. 2. Schematic diagram of common-gate with common-source active balun
3. CIRCUIT ANALYSIS AND DISCUSSION

To check if the designed common-gate amplifier circuit would normally produce gain or attenuation at the desired frequency of operation, it is necessary to analyze and study the small-signal response of the circuit. Moreover, the frequency range of operation of the circuit and the effective bandwidth could be determined with the analysis. Common-gate topology exhibits no Miller multiplication of capacitances, potentially achieving a wide band [1-4]. Fig. 3 shows the hybrid-π model of the amplifier, and Fig. 4 gives the conversion into the equivalent T-model.

The two dependent sources in the hybrid-π model can be combined into one current source assuming that the bulk or substrate connection operates at ac ground. And given that the gate also operates at ac ground, $v_{bs}$ will then be equal to $v_{gs}$. This combined current source $(g_m+g_{mb})v_{gs}$ can be replaced by two current sources which are actually equal: One from the source to the gate and one from the gate to the drain. Since the current source flowing from the source to the gate is controlled by $v_{sg}$ itself, applying Ohm’s law would result to resistor of value $1/(g_m+g_{mb})$ as depicted in the T-model. This expression is the input resistance ($R_{in}$) of the common-gate amplifier.

$$R_{in} = \frac{V_s}{I_s} = \frac{v_{sg}}{v_{gs}} = \frac{1}{g_m+g_{mb}}$$  (1)

Using the T-model and with drain-to-source resistance ($r_o$) assumed negligible, the small-signal equivalent circuit of the amplifier is shown in Fig. 5 with source resistance ($R_s$), parasitic capacitances and load resistance ($R_1$). Output capacitance $C_1$ is integrated with the effective capacitance at node $d$ ($C_d$).

![Fig. 3. Common-gate small-signal simplified low frequency hybrid-π model](image)

![Fig. 4. Equivalent common-gate small-signal T-model](image)

![Fig. 5. Common-gate high frequency small-signal model](image)
Fig. 6. Voltage gain response over a frequency range

The capacitances contributed by the transistor are connected from the input and output nodes to ground. At node s, effective capacitance $C_s = C_{sg} + C_{sb}$, yielding a pole frequency of

$$\omega_{in} = \frac{1}{r_{in,eff}C_{in,eff}} = \frac{1}{(r_{in}||R)C_s} = \frac{g_m+g_{mb}}{C_{sg}+C_{sb}}$$  \hspace{0.5cm} (2)

At node d, effective capacitance $C_d = C_{dg} + C_{db} + C_1$ would give a pole frequency of

$$\omega_{out} = \frac{1}{r_{out,eff}C_{out,eff}} = \frac{1}{R1C_d} = \frac{1}{r_{in}||R1(C_{dg}+C_{db}+C1)}$$  \hspace{0.5cm} (3)

With drain-to-source resistance ($r_o$) neglected, input and output impedances are isolated or independent from each other. With $g_m + g_{mb} = 17.283$ mS, $C_{dg} = 11.56$ fF, $C_{db} = 0.2122$ fF, load resistance $R1 = 58$ Ω, and load capacitance $C1 = 33.33$ fF, the output pole of RFout or the output side could be estimated as

$$f_p = \frac{\omega_{out}}{2\pi} = \frac{1}{2\pi} \cdot \frac{1}{(58 \Omega)(45.1022 \text{ fF})} = 60.84 \text{ GHz}$$  \hspace{0.5cm} (4)

The overall transfer function for the voltage ($A_v$) is thus given by the succeeding equation. The first fraction in $A_v$ represents the low-frequency gain of the common-gate amplifier. Resistance $r_o$ is again assumed to be negligible. Note that if $r_o$ is not omitted, the input and output nodes interact thus making it difficult to calculate for the poles [1-4].

$$A_v = \frac{v_{out}}{v_{in}} (s) = \frac{(g_m+g_{mb})R1}{1+(g_m+g_{mb})R} \cdot \frac{1}{1+\frac{2}{\omega_{in}}(1+\frac{\omega_{out}}{\omega_{in}})}$$  \hspace{0.5cm} (5)

$$A_v = \frac{(g_m+g_{mb})R1}{1+(g_m+g_{mb})R} \cdot \left[ 1+\frac{2}{\omega_{in}R1(C_{dg}+C_{db}+C1)} \right]$$

Input resistance of the common-gate amplifier is affected by the value of the load resistor ($R1$).

Increasing $R1$ would increase the voltage gain. But with the power consumption requirement, there will be a limit in the effectiveness of increasing $R1$. A voltage gain response of an active balun with common-gate amplifier stage is shown in Fig. 6.

It is necessary to analyze the frequency response or small-signal response of the circuit to determine maximum frequency of operation and the effective bandwidth of the application. This would guarantee that the designed circuit would normally produce gain or attenuation at the desired frequency of operation, as measured in Fig. 6 at 5.8 GHz which is a typical value for RF applications.

4. CONCLUSION

Discussion on the small-signal analysis is presented for the common-gate amplifier. It is essentially important to study and analyze the small-signal response or frequency of the amplifier to determine the frequency of operation, the desired gain or attenuation, and its effective bandwidth. Design tradeoffs are inevitable; hence, they are carefully considered in the design of the common-gate amplifier circuit. Through the analysis, it could be checked if the circuit is capable for RF applications by determining the effective frequency of operation and other required response such as the voltage gain.
DISCLAIMER

The products used for this research are commonly and predominantly use products in our area of research and country. There is absolutely no conflict of interest between the authors and producers of the products because we do not intend to use these products as an avenue for any litigation but for the advancement of knowledge. Also, the research was not funded by the producing company rather it was funded by personal efforts of the authors.

ACKNOWLEDGEMENT

The author would like to thank the New Product Development & Introduction (NPD-I) team and the Management Team (MT) for the continuous support. Also, the author is greatly thankful to Dr. JR Hizon and Dr. MT De Leon for the technical support.

COMPETING INTERESTS

Author has declared that no competing interests exist.

REFERENCES

1. Bowick C. RF circuit design. 2nd Ed. Newnes, USA; 2007.
2. Gray PR, Hurst PJ, Lewis SH, Meyer RJ. Analysis and design of analog integrated circuits. 5th Ed. John Wiley & Sons, Inc., USA; 2009.
3. Baker RJ. Cmos circuit design, layout and simulation. 4th Ed. Wiley-IEEE Press, USA; 2019.
4. Razavi B. Design of analog cmos integrated circuits. 1st Ed. McGraw-Hill Education, USA; 2000.
5. Hsu TT, Kuo CN. Low power 8-ghz ultra-wideband active balun. Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems; 2006.
6. Gomez FR, De Leon MT, Hizon JR. Common-gate with common-source active balun circuit small-signal analysis in cmos technology. International Journal of Scientific Engineering and Science. 2019;3(8):19-22.
7. Goldfarb ME, Cole JB, Platzker A. A novel MMIC biphase modulator with variable gain using enhancement-mode fets suitable for 3 v wireless applications. IEEE Microwave and Millimeter-Wave Monolithic Circuits Symposium. 1994;99-102.
8. Rajashekharaiah M, Upadhyaya P, Heo D, Chen E. A new gain controllable on-chip active balun for 5 ghz direct conversion receiver. IEEE International Symposium on Circuits and Systems. 2005;5:5115-5118.
9. Gomez FR, De Leon MT, Roque CR. Active balun circuits for wimax receiver front-end. TENCON 2010 – IEEE Region 10 Conference. 2010;1156-1161.
10. Hsu TT, Kuo CN. Low voltage 2-mw 6~10.6-ghz ultra-wideband cmos mixer with active balun. IEEE International Symposium on Circuits and Systems. 2006;5704-5707.

© 2020 Gomez; This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Peer-review history:
The peer review history for this paper can be accessed here:
http://www.sdiarticle4.com/review-history/56312