Abstract: It has been known that negative feedback loops (internal and external) in a SiGe heterojunction bipolar transistors (HBT) DC current mirrors improve single-event transient (SET) response; both the peak transient current and the settling time significantly decrease. In the present work, we demonstrate how radiation hardening by design (RHBD) techniques utilized in DC bias blocks only (current mirrors) can also improve the SET response in AC signal paths of switching circuits (e.g., current-mode logic, CML) without any additional hardening in those AC signal paths. Four CML circuits both with and without RHBD current mirrors were fabricated in 130 nm SiGe HBT technology. Two existing RHBD techniques were employed separately in the current mirrors of the CML circuits: (1) applying internal negative feedback and (2) adding a large capacitor in a sensitive node. In addition, these methods are also combined to analyze the overall SET performance. The single-event transients of the fabricated circuits were captured under the two-photon-absorption laser-induced single-event environment. The measurement data clearly show significant improvements in SET response in the AC signal paths of the CML circuits by using the two radiation hardening techniques applied only in DC current mirrors. The peak output transient current is notably reduced, and the settling time upon a laser strike is shortened significantly.

Keywords: current-mode logic (CML); heterojunction bipolar transistor (HBT); negative feedback; radiation hardening by design (RHBD); single-event effects (SEE); single-event transients (SET); silicon germanium (SiGe)
design, i.e., radiation hardening by design (RHBD), or both. Developing radiation-hardened platforms require significant effort to optimize and are very expensive. As a result, RHBD techniques are preferred for hardening solution [8]. For example, it has been demonstrated that the current-mode logic (CML) circuit is used as one of the core building blocks of high-speed integrated-circuit (IC) applications such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), voltage-controlled oscillators (VCOS), and frequency synthesizers [9,10]. Typical CML circuits consist of two main parts, the AC differential signal path and the DC current source, in which a current-mirror structure is commonly implemented [11,12]. The bias circuits have proven to be very sensitive to single-event effects (SEEs) in many different analog and mixed-signal applications, since they affect the overall operation conditions of circuits [13–15]. As a RHBD solution to mitigate SET, a negative feedback in DC SiGe HBT current mirrors was proposed and a significant reduction in the peak transient and settling time was also achieved [12].

The SEE on CML in metal-oxide-semiconductor (MOS) technologies has been studied in detail over the years. Regarding SiGe HBT-based CML, an extensive analysis regarding the physics of SEU is presented in [16–18]. As an RHBD approach, a technique that actively cancels charge in a sensitive node was proposed and demonstrated by Armstrong et al. [19]. Different RHBD techniques have been proposed to mitigate SEEs in CML circuits such as device level mitigation [20–22], demonstrating the use of p-n-p SiGe HBTs, transistor level layout modification, and shared dummy collector for SEU mitigation. Kirthivasan et al. proposed the dual-interleaving and gated-feedback techniques combined, also incorporating the triple modular redundancy (TMR) technique as circuit level SEU mitigation [23] at the cost of a very high-power and area penalty. Recently, it has been demonstrated that SiGe HBTs in inverse-mode operation have improved SET response in analog and high-frequency applications [24–26]. However, due to the large parasitics associated with the inverse-mode operation of SiGe HBTs, significant high-frequency performance degradation occurs.

In the present work, we investigate how RHBD techniques that are optimally utilized in ubiquitous DC-bias blocks can also improve the SET response in the AC path of CML circuits, i.e., no additional hardening is needed in the AC path for SET mitigation. In comparison with the findings in [4], where the mitigation of SETs was observed only at the output of the DC-bias block itself, here we propose that the radiation-hardening of the DC-bias circuitry only also results in better SET generated within AC CML circuits in terms of transient peak and duration. This is more attractive in terms of AC operation, since the direct application of hardening techniques to AC (or high-frequency) circuits is likely to lead to a tradeoff of performance degradation such as gain reduction, a noise increase, etc. Hence, the outcome of this investigation can be applicable to a broad range of circuits and systems without significant changes in high-frequency performance.

The rest of the paper is organized as follows. Section 2 describes the operation of CML circuits and the applied RHBD techniques in the DC current-mirror part of a CML block. Section 3 explains the experimental setup, and Section 4 presents the measurement and the simulation results. Finally, Section 5 remarks on the conclusions.

2. Current-Mode Logic Circuits

Current-mode logic (CML) circuits are a fundamental building block in numerous high-speed IC applications. They are composed of two main pieces: an AC differential pair and a DC bias current source (e.g., current mirror), as shown in Figure 1. Unlike standard low-power consumption logic circuits, CML circuits are always “on”—That is, either side of the differential transistor pair always remains on, thus constantly pulling current from the source. Thus, CML circuits can operate at very high frequencies, since the primary component of delay, caused by the turn-on and turn-off time or the requisite devices, is avoided in the circuit operation (the devices are always turned on). The drawback, of course, is that the power consumption of CML circuits is greater than that of the standard logic circuits. The load resistor $R_C$ is optimized for matching, voltage swing, or delay.
The AC signal path in CML circuits is minimally affected by the tail source at a specific DC bias condition at low frequencies where the impact of impedance variations is negligible (typically, < 10 GHz or higher in advanced technology nodes). However, as the operating frequency increases, the AC differential pairs and the DC current mirrors begin to interact with each other through parasitic components (both capacitive and inductive). It has been shown that the SET response can be significantly improved in DC current mirrors by applying SET reduction techniques such as internal and external negative feedback [4]. Since these SET reduction techniques in DC current mirrors are devised to regulate (or suppress) the abrupt AC transient due to single-event phenomena, it is expected that these design techniques within the current mirrors can also improve the SET response through the AC signal path in CML circuits by preventing or suppressing the crosstalk at higher frequencies. In order to validate these claims, four SiGe CML circuits were investigated, as shown in Figure 2.

As SET hardening, two hardening techniques utilized in the fabricated CML circuits include an internal negative feedback loop and the addition of a large capacitor. Negative feedback has been proven to lessen the impact of SETs in electronic systems, thereby helping their rapid recovery because it decreases the sensitivity of a system to abrupt changes. Capacitors can be used in forming a low-pass filter, which mitigate undesirable high-frequency transients. In fact, it is a common practice to add large capacitors on supply rails in order to filter out abrupt transients so that remaining electronics do not malfunction. Another way of looking at this from the time-domain perspective is that since the voltage across a capacitor cannot change instantaneously, it mitigates unwanted rapid transients; thus, low-pass filters are also referred to as smoothing filters.

The internal negative feedback is created by adding the degeneration resistor \( R_E \) (100 Ω) at the emitters of the current mirror (Figure 2b). The capacitor (12 pF) is connected between the base of the reference device \( Q_1 \) of the current mirror and ground (Figure 2c). Since the voltage across a capacitor cannot change instantaneously, as shown in Equation (1), the rapid transient of the base voltage of the reference device due to SEE can be effectively reduced. Here, \( i_{C_{app}}(t) \) is the current through the capacitor, \( v_{Cap}(t) \) is the voltage across the capacitor, and \( C \) is the capacitance.

\[
i_{C_{app}}(t) = C \frac{dv_{Cap}(t)}{dt} \tag{1}
\]
Figure 2. Four CML circuits are fabricated and investigated. Radiation hardening by design techniques using internal negative feedback created by the emitter degeneration resistor $R_E$ (100 $\Omega$) and the capacitor $C_B$ (12 pF) are applied to the DC current mirrors in the three of four CML circuits (b–d), with (a) served as a control.

3. Measurement Setup

The single-event transient (SET) measurements were conducted at the U.S. Naval Research Laboratory using a two-photon-absorption (TPA) pulsed-laser single-event effect through the wafer technique [3,4]. The configuration diagram is depicted in Figure 3, together with monitoring terminals. For the present investigation, four CML circuits with hardened and unhardened DC bias blocks (current mirrors) were fabricated using a commercial 130 nm SiGe HBT technology. The devices under test were packaged using a high-speed custom-designed printed circuit board, high-frequency connectors, low-loss cables, DC power supplies, and 67 GHz-capable bias tees. Resulting SETs were captured through a Tektronix high-speed DPO71254 12.5 GHz real-time oscilloscope. In addition, Figure 3 shows a photograph of the actual measurement setup.
4. Results and Discussion

The current mirror in the reference CML circuit, as shown in Figure 2a, does not utilize any radiation-hardening techniques. The internal negative feedback created by the emitter degeneration resistor $R_E$ is employed in the current mirror of the second CML circuit (Figure 2b). The mirror in the third CML circuit (Figure 2c) utilizes the capacitor between the base of the reference device $Q_1$ and ground. In the fourth CML circuit, both the internal feedback and the capacitor are used in order to improve the SET response of the circuit. In all cases, the supply voltage $V_{CC}$ was set to 2.2 V, the reference current $I_{ref}$ was set to 200 $\mu$A, and $R_C$ was chosen to be 50 $\Omega$.

First, the output transistor $Q_2$ of the DC current mirrors of all four CML circuits in Figure 2 was struck by the TPA laser (Figure 4a), and the transient response at the differential output terminals was measured. The internal negative feedback created by the emitter degeneration resistor $R_E$ (100 $\Omega$) in Figure 2b, as reported in Jung et al. [12], improves the SET response of the CML circuit. As a result, the peak transient of the output signal of the CML circuit (solid blue line in Figure 4b) is reduced by 50% compared to the control circuit (dotted black line). The capacitor (12 pF) connected between the base of the reference device of the current mirror ($Q_1$) and ground in Figure 2c reduces the peak transient of the output signal of the CML circuit when the output transistor $Q_2$ of the DC current mirror is struck by the TPA laser; the peak transient is decreased by about 50% (dotted magenta line in Figure 4) compared to that of the CML control circuit (dotted black line). This substantial reduction in SET occurs due to the fundamental nature of capacitors; that is, the voltage across a capacitor cannot change instantaneously. When device $Q_2$ is struck by the TPA laser, the voltage at the base node of $Q_1$ tends to undergo a strong current transient. However, the capacitor prevents this fast transient, endeavoring to maintain the original potential across itself. The best SET improvement is achieved by the CML circuit with the current mirror employing both the internal negative feedback and the capacitor, as shown by the solid red line of Figure 4b. The internal negative feedback together with the capacitor suppresses the peak transient of the output signal by 70% (red solid line in Figure 4).

In order to investigate the effects of these radiation hardening by design techniques implemented in the DC current mirrors on the AC signal path of the CML circuits, the differential input device of the CML circuits ($Q_4$) was also struck by the TPA laser (Figure 5a). Figure 5b shows the measured transient responses of the output signal of the CML circuits when the input device $Q_4$ is struck by the TPA laser. It is clearly shown that the internal negative feedback created by the emitter resistor $R_E$ reduces the peak output transient by 35% (solid blue line in Figure 5b) compared to the CML control circuit (dotted black line). The transient current induced by the laser strike in $Q_4$ flows through $Q_2$ and the degeneration resistor $R_E$. This transient current increases the emitter voltage of $Q_2$ ($V_{E2}$), resulting...
in a decrease in the base-emitter voltage of $Q_2$ ($v_{BE2}$). Thus, the collector current of $Q_2$ decrease, as does the collector current of $Q_4$ based on the collector current Equation (2); $I_S$ is the reverse saturation current, $V_T$ is the thermal voltage (which is about 26 mV at room temperature), and $V_A$ is early voltage. This negative feedback effect reduces the peak transient as well as the transient time.

$$i_C = I_S e^{\frac{v_{BE}}{V_T}} \left( 1 + \frac{v_{CE}}{V_A} \right)$$  \hspace{1cm} (2)

Interestingly, however, adding the capacitor alone in the current mirrors does not improve the SET response of the AC signal paths in the CML circuits (dotted magenta line in Figure 5b) compared to the CML control circuit (dotted black line). This is because the transient current induced by the laser current in $Q_4$ flows through $Q_2$ directly into the ground. In other words, the capacitor can only mitigate
the rapid transient in the base node of Q2. However, the induced current by the laser strike does not cause a significant transient (or fluctuation) at the base when it flows through the device Q2 (even if it increases the base current slightly). The capacitor does not form any negative feedback loop, either.

As in the four cases in which the output device Q2 of the DC current mirrors was struck by the laser, the best SET improvement in the AC signal paths was achieved also in the CML circuit with the current mirror that employed both the internal negative feedback and the capacitor, as shown in the solid red line of Figure 5b. The internal negative feedback, together with the capacitor, most effectively suppresses the SET in the AC path (by about 50%). The same negative feedback mechanism applies in the CML circuit with the degeneration resistor RE and the capacitor as in the CML circuit with only RE. The base voltage of Q2 (vB2) tends to increase as the emitter voltage (vE2) rapidly increases due to the base-emitter parasitic capacitance. This is, again, because the voltage across a capacitor cannot change instantaneously (the fundamental nature of a capacitor). However, this transient at the base of Q2 is suppressed by the much bigger capacitor connected between the base and the ground (CB in Figure 2d). This is possible because one end of the capacitor CB is connected to the ground (i.e., fixed DC voltage node); in other words, if the capacitor were floating, the further SET improvement shown in Figure 5 (solid red line) would be less effective.

The experimental results were also verified by the using double-exponential current-injection method [27,28]. The double-exponential current source was modeled following the SET response of 130 nm SiGe HBTs described in [29,30]. The simulated waveforms of the AC signal path due to a strike in the DC current-mirror transistor (Q2) and the differential-pair transistor (Q4) are shown in Figure 6. The simulation shows the similar trends observed from the experiment. When the excess current was injected at the Q2 transistor, it showed a reduction of 55% in transient peak when applying both RE and C. The other two RHBD techniques also reduced transient peaks of 25% (RE = 100 Ω, without C) and 35% (C = 12 pF, without RE), respectively. Similarly, when the current was injected in the Q4 transistor, the simulation results agree with the experimental data. The RHBD techniques of (1) using both RE and C and (2) using RE only without C exhibited 40% and 30% reductions in transient peaks, respectively. However, employing C only did not reduce transient peaks effectively, which was consistent with the experimental results. It should be noted that there are differences in the peaks and duration between the experimental results and simulation data due to limited accuracy in a double-exponential model and the current-injection method.

Figure 6. (a) Transient responses at the output terminal (Q4 collector) of the differential pair when an excess current was injected in the output transistor Q2 of the DC current mirrors of all four CML circuits in Figure 2; (b) Transient responses at the output terminal (Q4 collector) when an excess current was injected in transistor Q4 of the differential input pair of all four CML circuits in Figure 2.
The experiment and simulation results clearly demonstrate that employing RHBD such as applying negative feedback and adding a capacitor in the DC bias blocks can significantly improve SET response even in the AC signal paths. This is a very encouraging result for circuit designers because it is extremely challenging to apply RHBD techniques to AC signal paths in high-speed applications without degrading their overall AC performance, especially as their operating frequencies increase. On the contrary, applying these hardening techniques to a DC bias block has a minimal impact on high-frequency AC performance. Due to the use of relatively large capacitance (12 pF), an obvious penalty induced by the use of these RHBD techniques is increased chip area. The overall performance metrics of the CML with and without the RHBD techniques are summarized in Table 1.

### Table 1. Comparison of CML variants.

| Control | Normalized 3-dB Bandwidth | Normalized Chip Area * | SET Generation | Normalized Transient Peak |
|---------|---------------------------|------------------------|----------------|---------------------------|
| No \( R_E \) and \( C \) | 1* | 1 | CM \( ^+ \) (\( Q_2 \)) | 1 |
| \( R_E = 100 \, \Omega \), \( C = 0 \, pF \) | 1.02 | 2.4 | CM (\( Q_2 \)) | 0.50 |
| \( R_E = 0 \, \Omega \), \( C = 12 \, pF \) | 1 | 13.5 | CM (\( Q_2 \)) | 0.50 |
| \( R_E = 100 \, \Omega \), \( C = 12 \, pF \) | 1.02 | 14.8 | CM (\( Q_2 \)) | 0.30 |

* Current source structure only. * Optimized control circuit has a 3-dB bandwidth of about 21 GHz. * CM: current mirror.

5. Conclusions

This work demonstrates that the SET response in AC signal paths in SiGe HBT CML circuits can be significantly improved by applying RHBD techniques in DC bias blocks such as current mirrors. This is an important finding because it shows that designers can avoid AC performance degradation while simultaneously radiation hardening their circuits. The internal negative feedback created by the 100 \( \Omega \) emitter degeneration resistor in the current mirrors reduces the peak output transient of the CML circuit by 50% when the output device \( Q_2 \) of the current mirror is struck and by 35% when one of the differential input device \( Q_4 \) is struck by the TPA laser. The 12pF capacitor connected between the base of the reference device \( Q_1 \) of the current mirror and ground decreases the peak output transient of the CML circuit by 50% when the output device \( Q_2 \) of the current mirror is struck by the TPA laser. However, the capacitor alone does not improve the SET response of the output signal of the CML circuits when \( Q_4 \) is struck by the TPA laser. The best result in terms of SET response improvement in the CML circuits is achieved by the combination of the negative feedback and the capacitor together in the cases where the AC device \( Q_2 \) is struck and when the AC device \( Q_4 \) is struck by the TPA laser; the peak output transient of the CML circuits is reduced by 70% when \( Q_2 \) is struck and by 50% when \( Q_4 \) is struck by the TPA laser, in circuits with both internal negative feedback and the capacitor utilized in the DC current mirrors.

Author Contributions: Conceptualization, S.J. and I.S.; methodology, S.J. and I.S.; software, A.K., A.I.; validation, M.A.R.S., S.J., and I.S.; formal analysis, S.J. and I.S.; investigation, M.A.R.S., S.J., and I.S.; resources, A.K., S.P.B., and D.M.; data curation, J.D.C.; writing—original draft preparation, S.J., I.S., and J.D.C.; writing—review and editing, M.A.R.S., I.S.; visualization, M.A.R.S., S.J., and I.S.; supervision, J.D.C.; project administration, J.D.C.; funding acquisition, P.P. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the Defense Threat Reduction Agency under contract HDTRA1-13-C-0058.

Acknowledgments: The authors would like to graciously thank GlobalFoundries for access to their BHP SiGe BiCMOS technology, and the U.S. Naval Research Laboratory for access to their TPA laser system.

Conflicts of Interest: The authors declare no conflict of interest.
References

1. Cressler, J.D. On the potential of SiGe HBTs for extreme environment electronics. *Proc. IEEE 2005*, 93, 1559–1582. [CrossRef]

2. Sutton, A.K.; Gana Prakash, A.P.; Jun, B.; Zhao, E.; Bellini, M.; Pellish, J.; Diestelhorst, R.M.; Carts, M.A.; Phan, A.; Ladbury, R.; et al. An investigation of dose rate and source dependent effects in 200 GHz SiGe HBTs. *IEEE Trans. Nucl. Sci.* 2006, 53, 3166–3174. [CrossRef]

3. Cressler, J.D.; Hamilton, M.C.; Krithivasan, R.; Ainspan, H.; Groves, R.; Niu, G.; Zhang, S.; Jin, Z.; Marshall, C.J.; Marshall, P.W.; et al. Proton radiation response of SiGe HBT analog and RF circuits and passives. *IEEE Trans. Nucl. Sci.* 2001, 48, 2238–2243. [CrossRef]

4. Najafizadeh, L.; Bellini, M.; Prakash, A.P.G.; Espinel, G.A.; Cressler, J.D.; Marshall, P.W.; Marshall, C.J. Proton tolerance of SiGe precision voltage references for extreme temperature range electronics. *IEEE Trans. Nucl. Sci.* 2006, 53, 3210–3216. [CrossRef]

5. England, T.D.; Diestelhorst, R.M.; Kenyon, E.W.; Cressler, J.D.; Ramachandran, V.; Alles, M.; Reed, R.; Berger, R.; Garbos, R.; Blalock, B.; et al. A new approach to designing electronic systems for operation in extreme environments: Part II—The SiGe remote electronics unit. *IEEE Aerosp. Electron. Syst. Mag.* 2012, 27, 29–41. [CrossRef]

6. Howard, D.C.; Saha, P.K.; Shankar, S.; Diestelhorst, R.M.; England, T.D.; Lourenco, N.E.; Kenyon, E.; Cressler, J.D. An 8–16 GHz SiGe low noise amplifier with performance tuning capability for mitigation of radiation-induced performance loss. *IEEE Trans. Nucl. Sci.* 2012, 59, 2837–2846. [CrossRef]

7. Lourenco, N.E.; Schmid, R.L.; Moen, K.A.; Phillips, S.D.; England, T.D.; Cressler, J.D.; Pekarik, J.; Adkisson, J.; Camillo-Castillo, R.; Cheng, P.; et al. Total dose and transient response of SiGe HBTs from a new 4th-generation, 90 nm SiGe BiCMOS technology. In Proceedings of the 2012 IEEE Radiation Effects Data Workshop, Tucson, AZ, USA, 16–20 July 2012; pp. 1–5. [CrossRef]

8. Cressler, J.D.; Mantooth, H.A. *Extreme Environment Electronics*; CRC Press: Boca Raton, FL, USA, 2012.

9. Zhang, Z.; Chen, L.; Djahanshahi, H. A SEE Insensitive CML Voltage Controlled Oscillator in 65 nm CMOS. In Proceedings of the 2018 IEEE Canadian Conference on Electrical & Computer Engineering (CCECE), Quebec City, QC, Canada, 13–16 May 2018; pp. 1–4. [CrossRef]

10. Diez-Acereda, V.; Khemchandani, S.; del Pino, J.; Mateos-Angulo, S. RHBD Techniques to Mitigate SEU and SET in CMOS Frequency Synthesizers. *Electronics 2019*, 8, 690. [CrossRef]

11. Jung, S.; Lourenco, N.E.; Song, I.; Oakley, M.A.; England, T.D.; Arora, R.; Cardoso, A.S.; Roche, N.J.-H.; Khachatrian, A.; McMorrow, D.; et al. An investigation of single-event transients in C-SiGe HBT on SOI current mirror circuits. *IEEE Trans. Nucl. Sci.* 2014, 61, 3193–3200. [CrossRef]

12. Jung, S.; Song, I.; Fleetwood, Z.E.; Raghunathan, U.; Lourenco, N.E.; Oakley, M.A.; Wier, B.R.; Roche, N.J.-H.; Khachatrian, A.; McMorrow, D.; et al. The role of negative feedback effects on single-event transients in SiGe HBT analog circuits. *IEEE Trans. Nucl. Sci.* 2015, 62, 2599–2605. [CrossRef]

13. Loveless, T.D.; Massengill, L.W.; Holman, W.T.; Bhuva, B.L. Modeling and mitigating single-event transients in voltage-controlled oscillators. *IEEE Trans. Nucl. Sci.* 2007, 54, 2561–2567. [CrossRef]

14. Kruckmeyer, K.; Rennie, R.L.; Ramachandran, V. Use of code error and beat frequency test method to identify single event upset sensitive circuits in a 1 GHz analog to digital converter. *IEEE Trans. Nucl. Sci.* 2008, 55, 2013–2018. [CrossRef]

15. Sun, Y.; Fu, J.; Wang, Y.; Zhou, W.; Liu, Z.; Li, X.; Shi, Y. Experimental study of bias dependence of pulsed laser-induced single-event transient in SiGe HBT. *Microelectron. Reliab.* 2016, 65, 41–46. [CrossRef]

16. Zhang, T.; Wei, X.; Niu, G.; Cressler, J.D.; Marshall, P.W.; Reed, R.A. A mechanism versus SEU impact analysis of collector charge collection in SiGe HBT current mode logic. *IEEE Trans. Nucl. Sci.* 2009, 56, 3071–3077. [CrossRef]

17. Marshall, P.W.; Carts, M.A.; Campbell, A.; McMorrow, D.; Buchner, S.; Stewart, R.; Randall, B.; Gilbert, B.; Reed, R.A. Single event effects in circuit-hardened SiGe HBT logic at gigabit per second data rates. *IEEE Trans. Nucl. Sci.* 2000, 47, 2669–2674. [CrossRef]

18. Pellish, J.A.; Reed, R.A.; Schrimpf, R.D.; Alles, M.L.; Varadharajaperumal, M.; Niu, G.; Sutton, A.K.; Diestelhorst, R.M.; Espinel, G.; Krithivasan, R.; et al. Substrate engineering concepts to mitigate charge collection in deep trench isolation technologies. *IEEE Trans. Nucl. Sci.* 2006, 53, 3298–3305. [CrossRef]
19. Armstrong, S.E.; Blaine, R.W.; Holman, W.T.; Massengill, L.W. Single-event vulnerability of mixed-signal circuit interfaces. In Proceedings of the 2011 12th European Conference on Radiation and its Effects on Components and Systems, Sevilla, Spain, 19–23 September 2011; pp. 485–488. [CrossRef]

20. Lourenco, N.E.; Ildefonso, A.; Tzintzarov, G.N.; Fleetwood, Z.E.; Motoki, K.; Paki, P.; Kaynak, M.; Cressler, J.D. Single-event upset mitigation in a complementary SiGe HBT BiCMOS technology. *IEEE Trans. Nucl. Sci.* 2018, 65, 231–238. [CrossRef]

21. Sutton, A.K.; Bellini, M.; Cressler, J.D.; Pellish, J.A.; Reed, R.A.; Marshall, P.W.; Niu, G.; Vizkelethy, G.; Turowski, M.; Raman, A. An evaluation of transistor-layout RHBD techniques for SEE mitigation in SiGe HBTs. *IEEE Trans. Nucl. Sci.* 2007, 54, 2044–2052. [CrossRef]

22. Varadharajaperumal, M.; Niu, G.; Wei, X.; Zhang, T.; Cressler, J.D.; Reed, R.A.; Marshall, P.W. 3-D Simulation of SEU hardening of SiGe HBTs using shared dummy collector. *IEEE Trans. Nucl. Sci.* 2007, 54, 2330–2337. [CrossRef]

23. Krithivasan, R.; Marshall, P.W.; Nayeem, M.; Sutton, A.K.; Kuo, W.-M.; Haugerud, B.M.; Najafizadeh, L.; Cressler, J.D.; Carls, M.A.; Marshall, C.J.; et al. Application of RHBD techniques to SEU hardening of third-generation SiGe HBT logic circuits. *IEEE Trans. Nucl. Sci.* 2006, 53, 3400–3407. [CrossRef]

24. Phillips, S.D.; Moen, K.A.; Lourenco, N.E.; Cressler, J.D. Single-event response of the SiGe HBT operating in inverse-mode. *IEEE Trans. Nucl. Sci.* 2012, 59, 2682–2690. [CrossRef]

25. Thrivikraman, T.K.; Wilcox, E.; Phillips, S.D.; Cressler, J.D.; Marshall, C.; Vizkelethy, G.; Dodd, P.; Marshall, P. Design of digital circuits using inverse-mode cascode SiGe HBTs for single event upset mitigation. *IEEE Trans. Nucl. Sci.* 2010, 57, 3582–3587. [CrossRef]

26. Phillips, S.D.; Thrivikraman, T.; Appaswamy, A.; Sutton, A.K.; Cressler, J.D.; Vizkelethy, G.; Dodd, P.; Reed, R.A. A Novel Device Architecture for SEU Mitigation: The Inverse-mode cascode SiGe HBT. *IEEE Trans. Nucl. Sci.* 2009, 56, 3393–3401. [CrossRef]

27. Messenger, G.C. Collection of charge on junction nodes from ion tracks. *IEEE Trans. Nucl. Sci.* 1982, 29, 2024–2031. [CrossRef]

28. Black, D.A.; Robinson, W.H.; Wilcox, I.Z.; Limbrick, D.B.; Black, J.D. Modeling of single event transients with dual double-exponential current sources: Implications for logic cell characterization. *IEEE Trans. Nucl. Sci.* 2015, 62, 1540–1549. [CrossRef]

29. Song, I.; Jung, S.; Lourenco, N.E.; Raghunathan, U.S.; Fleetwood, Z.E.; ZeinolabediniZadeh, S.; Gebremariam, T.B.; Inanlou, F.; Roche, N.J.-H.; Khachatrian, A.; et al. Design of radiation-hardened RF low-noise amplifiers using inverse-mode SiGe HBTs. *IEEE Trans. Nucl. Sci.* 2014, 61, 3218–3225. [CrossRef]

30. Ildefonso, A.; Song, I.; Tzintzarov, G.N.; Fleetwood, Z.E.; Lourenco, N.E.; Wachter, M.T.; Cressler, J.D. Modeling single-event transient propagation in a SiGe BiCMOS direct-conversion receiver. *IEEE Trans. Nucl. Sci.* 2017, 64, 2079–2088. [CrossRef]