Constant-Depth and Subcubic-Size Threshold Circuits for Matrix Multiplication

Ojas Parekh  
Sandia National Laboratories  
Albuquerque, NM, USA  
odparek@sandia.gov

Conrad D. James  
Sandia National Laboratories  
Albuquerque, NM, USA  
cdjame@sandia.gov

Cynthia A. Phillips  
Sandia National Laboratories  
Albuquerque, NM, USA  
caphill@sandia.gov

James B. Aimone  
Sandia National Laboratories  
Albuquerque, NM, USA  
jbaimon@sandia.gov

ABSTRACT

Boolean circuits of McCulloch-Pitts threshold gates are a classic model of neural computation studied heavily in the late 20th century as a model of general computation. Recent advances in large-scale neural computing hardware have made their practical implementation a near-term possibility. We describe a theoretical approach for multiplying two $N$ by $N$ matrices that integrates threshold gate logic with conventional fast matrix multiplication algorithms, that perform $O(N^{\omega})$ arithmetic operations for a positive constant $\omega < 3$. Our approach converts such a fast matrix multiplication algorithm into a constant-depth threshold circuit with approximately $O(N^{\omega})$ gates. Prior to our work, it was not known whether the $\Theta(N^3)$-gate barrier for matrix multiplication was surmountable by constant-depth threshold circuits.

Dense matrix multiplication is a core operation in convolutional neural network training. Performing this work on a neural architecture instead of off-loading it to a GPU may be an appealing option.

KEYWORDS

threshold circuits; matrix multiplication; triangle counting; numerical algorithms; neural-inspired algorithms; neuromorphic computing; neural networks

1 INTRODUCTION

Neuromorphic computing devices (NCDs) are composed of massively parallel networks of artificial neurons that compute boolean functions, akin to conventional logic gates but with relatively larger fan-in. The simplicity of each neuron affords NCDs immense energy efficiency and scalability, circumventing some of the data movement and energy bottlenecks associated with traditional HPC [17]. Within the last few years, large-scale commercial NCD platforms, such as SpiNNaker, IBM’s True North, and Intel’s Loihi, have emerged and currently offer up to hundreds of millions of neurons, with systems with billions of neurons a near-term likelihood [5, 17, 23]. Such NCDs were envisioned, for example, to accelerate deep learning; however, a specific application for which NCDs offer a clear and rigorously established advantage over conventional parallel computing remains elusive. Developing theoretical models for NCDs and identifying potential advantages and tradeoffs over other parallel models of computation remain largely open problems. We consider a well-known theoretical model that captures some of the features offered by NCDs, and we demonstrate resource-efficient constant-time algorithms for a fundamental problem, matrix multiplication.

We study the computational power of boolean circuits where the fundamental gates have unbounded fan-in and compute a linear threshold function. Such circuits are rooted in the classical McCulloch-Pitts neuronal model [12], with linear threshold functions serving as plausible models of spiking neurons. A boolean threshold gate with $m$ binary inputs $y_1, y_2, \ldots, y_m$ computes a linear threshold function, outputting 1 if and only if $\sum_{i=1}^{m} w_i y_i \geq t$, where the integer weights $w_i$ and integer threshold $t$ are constants associated with the gate. Rational $w_i$ and $t$ may be represented, for example, by multiplying such $w_i$ and $t$ with a sufficiently large number. There are several natural measures of complexity associated with boolean circuits, including size: the total number of gates, depth: the length of the longest directed path from an input node to an output node, edges: the total number of connections between gates, and fan-in: the maximum number of inputs to any gate.

Threshold gates are the most basic model for an artificial neuron, and as such, all currently available neuromorphic computing architectures provide a hardware implementation of threshold circuits. We consider threshold circuits with constant depth and polynomial size with respect to the total number of inputs; this class of circuits is called TC^p. Such circuits represent a plausible model of constant-time parallel computing. This is a notion of perfect parallelizability, faster than the polylogarithmic time allowed in the complexity class

As we explain below, for convolutional neural networks, we can restrict the fan-in to a constant, or whatever practical fan-in the architecture supports.
NC. $TC^0$ circuits can compute a variety of functions including integer arithmetic, sorting, and matrix multiplication [19, 21]. There is also a $TC^0$ threshold-gate circuit of sublinear size to compute the parity of $n$ bits [20]. In contrast, any constant-depth circuit with NOT gates and unbounded-fan-in AND and OR gates requires a superpolynomial number of gates [7, 26].

Understanding the power and limitations of $TC^0$ circuits has been a major research challenge over the last couple of decades. The 1990’s saw a flurry of results showing what $TC^0$ circuits could do [19, 21], while more recent results have focused on lower bounds showing what $TC^0$ circuits cannot do [9]. $TC^0$ has been studied as a theoretical model. Its practicality is an open question. Currently, large-scale electronic circuits with high fan-in may be difficult to implement. However, neural-inspired architectures may offer hope.

The adult human brain contains about 100 billion neurons, with maximum fan-in 10,000 or larger some regions, operating at under 50 watts [1]. Though impressive, this figure represents a single class of instance size, so one might wonder how a synthetic system based on the physical limitations governing a brain might scale asymptotically. We are not aware of any generative brain models for which this has been analyzed. However, a fan-in that grows with the total system size seems plausible for a 3-dimensional circuit such as the brain. Although large fan-in is a critical resource in designing $TC^0$ algorithms, in practical neuromorphic devices resource requirements may grow as a function of fan-in. For example, the available numerical precision or dynamic range may decrease as fan-in increases, resulting in an overall increase in energy expenditure or execution time. Thus constant depth, in the $TC^0$ sense, may not practically equate to constant time. However, ideal theoretical algorithms may still guide the development of resource-efficient practical algorithms as neuromorphic architectures become more prevalent.

While neuromorphic computing has long focused on the use of analog computation to emulate neuronal dynamics [8], recent years have seen rapid development of novel digital CMOS neural hardware platforms which can scale to very large numbers of neurons [10, 13]. While initially designed for large biologically inspired circuits, these architectures are attracting attention as an alternative to conventional CMOS architectures for accelerating machine learning algorithms such as deep artificial neural networks [6]. Many of these neural architectures, such as TrueNorth and the SpiNNaker platform, achieve considerable benefits in energy and speed by using large numbers of simple digital spiking neurons instead of a relatively smaller number of powerful multi-purpose processors. These systems are almost configurable threshold gate circuits, except that they are capable of extended temporal dynamics. Scientific computing is an application domain for which neural architectures are often quickly dismissed. There is a perception that human cognition is better for data-centric functions, such as image recognition, and for abstract decision making than for precise numerical calculations, particularly at large scale. While biologically-inspired neural algorithms are often probabilistic or approximate, the neuronal-level computations in large scale neural architectures are sufficiently precise for numerical computation.

We consider a fundamental scientific-computing-inspired problem: can one produce constant-depth threshold circuits that compute the product of two $N \times N$ matrices using $O(N^{3−\epsilon})$ gates for constant $\epsilon > 0$? For matrices with relatively large entries (say $\Omega(N)$ bits), this goal seems out of reach as we would need to output $O(N^3)$ bits in the worst case. However, prior to our work, it was not known if this was possible even for binary matrices, those with entries that are all either 0 or 1.

We show how to multiply two $N \times N$ integer matrices with $O(\log N)$-bit entries using $O(N^{3−\epsilon})$ gates in constant depth. The naïve algorithm based on the definition of matrix multiplication requires $\Theta(N^3)$ arithmetic operations. Our results are based on classical breakthroughs for fast matrix multiplication [22]: multiplying two $N \times N$ matrices using $O(N^{\omega})$ arithmetic operations, for a positive constant $\omega < 3$, that depends on the particular fast matrix multiplication being employed. These techniques can be extended, in a relatively straightforward manner, to yield $O(\log N)$-time conventional parallel algorithms (for architectures such as PRAMs) with $O(N^{\omega})$ total work. In contrast, we give a constant-time algorithm, in the threshold circuit model, with approximately $O(N^{\omega})$ total gates, which is a reasonable measure of total work.

One of our motivations for neural-circuit-based matrix multiplication is convolutional neural networks for deep learning. See Section 5 for more details. Deep learning is a major driver for neural-inspired architectures. A current vision for using these architectures for deep learning requires the matrix multiplication to be moved off-system to a GPU. If circuit-based matrix multiplication can be made practical, perhaps this computation can be left on-chip, avoiding energy-intensive and slow I/O.

We also consider the somewhat simpler problem of determining whether the trace of $A^3$ is at least $\tau$, for an $N \times N$ integer matrix $A$ with entries of size $O(\log N)$ bits. This case illustrates the fundamental ideas of our approach and has applications in social network analysis, particularly to triangle counting. The problem we solve allows one to answer: “Does a graph $G$ have at least $\tau$ triangles?” The user may select a relevant value of $\tau$. See Section 5 for more details on triangles, social network analysis, and picking $\tau$.

There is a simple depth-2 threshold circuit to solve this problem for a graph $G = (V,E)$. The circuit has an input variable, $x_{ij}$ for $i, j \in V$ with $i < j$; the variable $x_{ij}$ is 1 if $ij \in E$ and 0 otherwise. The first layer of the circuit consists of a gate, $g_{ijk}$ for each triple $i,j,k \in V$ with $i < j < k$. The gate $g_{ijk}$ computes the value of the linear threshold function $x_{ij} + x_{jk} + x_{ik} \geq 3$ as an output $y_{ijk}$. That is, the gate fires ($y_{ijk} = 1$) if and only if all edges in the triangle on $i, j, k$ are in the graph. The second layer consists of a single output gate that computes the linear threshold function $\sum_{i,j,k \in V : i < j < k} y_{ijk} \geq \tau$; this gate fires if and only if the number of triangles in $G$ is at least $\tau$. The circuit has $O(N^2)$ + 1 = $O(N^3)$ gates.

We ask (and answer) whether it is possible to beat the size of this threshold circuit in constant depth. This is akin to asking if it is possible to beat the naïve matrix multiplication algorithm with an algorithm that performs $O(N^{\omega})$ operations for $\omega < 3$. In fact the above threshold circuit is a specialization of the naïve matrix multiplication algorithm.

The analysis of our new threshold circuits is more involved than analyzing conventional fast matrix multiplication methods. We must explicitly consider sparsity (see Definition 2.1), a measure of how many times a matrix element or intermediate result is part of a computation during the fast multiplication. Thus, while we
use existing fast matrix multiplication techniques to achieve our results, we use them in a new context. Our performance results exploit different features of fast matrix multiplication techniques than those traditionally used.

**Results and contributions**

Consider a fast recursive or divide-and-conquer matrix multiplication algorithm like Strassen’s, with run-time complexity $O(N^{\omega})$. We consistently use $\omega$ as the exponent in the runtime complexity of a base non-circuit fast matrix multiplication algorithm. Our results leverage such a fast matrix multiplication to construct a constant-depth threshold circuit with $O(N^{\omega+\epsilon})$-gates, where $\epsilon$ depends on the depth of the circuit.

Our main result is an $O(d)$-depth, $O(N^{\omega+O(d)})$-gate threshold circuit for multiplying two $N \times N$ integer matrices with $O(\log N)$-bit entries, for a positive integer $d$ and constant $\gamma < 1$. Specifically, for a given integer $d$, the depth is $4d+1$. The constant $d$ is a multiplicative factor hidden in the $O$ for the number of gates. Section 4.3 gives a more detailed discussion of the value of $\gamma$. For Strassen’s algorithm it is about 0.491. The constant multiplier of $\gamma^d$ is about 1.581 for Strassen’s algorithm. Thus for $d > 3$, this circuit will have $O(N^{3-\epsilon})$ gates for positive constant $\epsilon > 0$. We also give a $O(\log \log N)$-depth, $O(N^{\omega})$-gate circuit for this task.

We present a simplified circuit of the same gate complexity and slightly lower depth $(2d + 2)$ for computing the trace of $A^3$, for an $N \times N$ integer matrix $A$. This gives triangle counts for a graph $G$ with adjacency matrix $A$ (see Section 2.3). Our circuits implement limited-depth versions of fast divide-and-conquer matrix multiplication, and our techniques should extend to other types of algebraic divide-and-conquer algorithms.

**Our contributions are:**

- This work revives and redirects research on designing algorithms for a classical theoretical model of parallel computation to a data science problem on an emerging class of neural-inspired parallel architectures. We show that threshold circuits, comprised of threshold gates that model neurons, might be applicable to linear-algebra computations for deep learning on new neuromorphic hardware.
- We give $O(\log \log n)$-depth and $O(N^{\omega})$-gate threshold circuits for computing the product of two $N \times N$ matrices with $O(\log N)$-bit entries, where $N^{\omega}$ is the complexity of a fast conventional matrix multiplication algorithm like Strassen’s.
- We give constant-depth threshold circuits with $O(N^{\omega+\epsilon})$ gates, where $\epsilon$ is exponentially small in the depth of the circuit.
- Our circuits are elementary and are composed entirely of copies of a relatively simple depth-2 threshold circuit that performs addition. We hope this will facilitate implementation of our approach in neural-inspired hardware.

## 2 Preliminaries and Problem Statement

### 2.1 Fast matrix multiplication algorithms

Strassen developed the first matrix multiplication algorithm requiring $O(N^{3-\epsilon})$ multiplications [22]. Strassen observed that one can compute the matrix product, $C = AB$ for $2 \times 2$ matrices $A$ and $B$ using 7 multiplications rather than the 8 multiplications required by the naïve algorithm. The reduction in multiplications comes at the expense of additional additions and subtractions.

Figure 1 gives Strassen’s algorithm for multiplying two $2 \times 2$ matrices $A$ and $B$. The 7 multiplications computed in Strassen’s algorithm are represented by $M_1, \ldots, M_7$. Each $M_i$ is the product of weighted sums of entries of matrices $A$ and $B$. The entries of product matrix $C$ are then computed from the $M_i$ using only addition and subtraction. One can verify by substitution and expansion that the entries of $C$ are set to the proper expressions involving entries of $A$ and $B$.

\[
\begin{align*}
M_1 &= A_{11}(B_{12} - B_{22}) \\
M_2 &= (A_{21} + A_{22})B_{11} \\
M_3 &= (A_{11} + A_{22})(B_{11} + B_{22}) \\
M_4 &= A_{22}(B_{21} - B_{11}) \\
M_5 &= (A_{11} + A_{12})B_{22} \\
M_6 &= (A_{21} - A_{11})(B_{11} + B_{12}) \\
M_7 &= (A_{12} - A_{22})(B_{21} + B_{22}).
\end{align*}
\]

Figure 1: Strassen’s algorithm for multiplying two $2 \times 2$ matrices $A$ and $B$. The 7 multiplications computed in Strassen’s algorithm are represented by $M_1, \ldots, M_7$. Each $M_i$ is the product of weighted sums of entries of matrices $A$ and $B$. The entries of product matrix $C$ are then computed from the $M_i$ using only addition and subtraction. One can verify by substitution and expansion that the entries of $C$ are set to the proper expressions involving entries of $A$ and $B$.

### 2.2 Technical challenges

The divide-and-conquer Strassen’s algorithm has a natural $O(\log N)$-time parallel (PRAM) implementation with a total work of $O(N^{\log_2 7})$
We develop threshold circuits to compute the matrix product \( O \) and another of two \( \Omega \log \omega \) scalars representing linear combinations of entries of entries of \( B \). The main technical hurdle is that such linear combinations involve up to \( N \) entries of \( A \) or \( B \), and we seek to compute \( O(\log \log \omega \) of these sums with constant-depth threshold circuits. A naïve implementation would require \( \Omega(\omega^2) \) gates. We overcome this hurdle by selecting a constant or \( O(\log \log \omega \) number of levels of recursion out of the \( O(\log \omega \) levels suggested by the standard implementation of Strassen’s approach. We make the notion of selecting a level of recursion precise in Section 4. This allows us enough reuse of computed results within the confines of a constant-depth or \( O(\log \log \omega \) -depth circuit to achieve our results. We note that we must carefully select the levels of recursion employed, for instance, simply selecting every \( k \)th level does not achieve our best results.

2.3 Problem statement

We develop threshold circuits to compute the matrix product \( C = AB \) of two \( N \times N \) integer matrices \( A \) and \( B \). Our results assume the entries of \( A \) and \( B \) require at most \( O(\log \omega \) bits. We also consider a related problem: given an integer matrix \( A \) as above and an integer \( \tau \), determine whether the matrix trace of \( A^3 \) is at least \( \tau \). This problem is solved by a simpler threshold circuit than for computing matrix product and serves to illustrate our main ideas. It also has applications to triangle counting in graphs as we describe below.

Let \( G \) be the \( N \times N \) symmetric adjacency matrix of a simple graph \( \{V, E\} \) with \( N \) nodes: for \( i, j \in V \), \( A_{ij} = A_{ji} = 1 \) if \( ij \in E \), and \( A_{ij} = A_{ji} = 0 \) otherwise. Since there are no self-loops in the graph, we have \( A_{ii} = 0 \) for all \( i \). Consider the adjacency matrix, \( C = A^2 \). For \( i, j \in V \) with \( i \neq j \), \( C_{ij} = \sum_{k \in V} A_{ik} A_{kj} = |\{k \in V : ik \in E \text{ and } kj \in E \text{ and } k \neq i, j\}| \), which is the number of paths of length 2 between \( i \) and \( j \). If there is an edge between the nodes \( i \) and \( j \), then each path of length 2 between them, along with the edge \( ij \), forms a triangle in \( G \). Moreover, every triangle containing \( i \) and \( j \) arises in this way. Suppose \( G \) has \( \Delta \) triangles. Then,

\[
3\Delta = \sum_{i, j \in V : i < j} A_{ij} C_{ij}, \tag{1}
\]

since the sum counts each triangle once along with its two ends. Thus one can count the triangles in \( G \) by summing some of the entries of \( A^2 \). An equivalent computation is the trace of \( A^3 \), \( \text{trace}(A^3) \), which, from (1), is equal to \( 6\Delta \). This counts the loop from each vertex in each direction.

We employ a threshold circuit implementation of fast matrix multiplication algorithms to compute this sum in constant depth using \( O(N^{3-\epsilon}) \) gates. In fact the exponent of our gate count can be made arbitrarily close to the exponent of the arithmetic operation count for the best possible fast matrix multiplication algorithm.

We explain our notion of a fast matrix multiplication algorithm. We assume we are given an algorithm for multiplying two \( T \times T \) matrices using a total of \( r \) multiplications (for Strassen’s algorithm, \( T = 2 \) and \( r = 7 \)). We assume \( N = T^\tau \) for some positive integer \( \tau \). As outlined in Section 2.1, this yields a recursive algorithm for computing the product of two \( N \times N \) matrices, \( C = AB \), using a total of \( r^\tau = \omega^{7\tau} N = \omega^{\log \omega} \) scalar multiplications.

As with Strassen’s algorithm, we assume we are given a list of \( r \) expressions for each of the multiplications, \( M_1, \ldots, M_r \); we view each \( M_i \) as an expression involving the \( T^2 \) different \( N/T \times N/T \) blocks of \( A \) and \( B \). In particular each \( M_i \) is a product of a \( \{-1, 1\} \)-weighted sum of blocks of \( A \) with a \( \{-1, 1\} \)-weighted sum of blocks of \( B \). We also assume the fast matrix multiplication algorithm provides a list of \( T^2 \) expressions, each representing a \( N/T \times N/T \) block of \( C \) as a \( \{-1, 1\} \)-weighted sum of the \( M_i \). More general fast matrix multiplication algorithms may allow the \( M_i \) to be products of linear combinations with rational weights beyond \( \{-1, 1\} \) (likewise for the entries of \( C \)). Although we do not present details here, our techniques can be extended for such fast matrix multiplication algorithms (these weights correspond to the \( w_i \) in Lemma 3.2 in Section 3).

For \( 1 \leq i \leq r \), let \( a_i \) be the number of distinct blocks of \( A \) that appear in the expression \( M_i \), and let \( b_i \) be defined analogously with respect to \( B \). We let \( c_i \) be the number of expressions for blocks of \( C \) in which \( M_i \) appears.

Definition 2.1. We let

\[
s_A = \sum_{1 \leq i \leq r} a_i, \quad s_B = \sum_{1 \leq i \leq r} b_i, \quad \text{and } s_C = \sum_{1 \leq i \leq r} c_i.
\]

We define the sparsity of a fast matrix multiplication algorithm as

\[
s = \max\{s_A, s_B, s_C\}.
\]

Sparsity will be an essential ingredient of our analysis, and we better motivate it in Section 4.3. Others [2, 3] consider sparsity in analyzing and improving the numerical stability of fast matrix multiplication algorithms, though they do not refer to it by the same name.

We use the following notation in proofs of circuit quality. We define \( \text{bits}(m) \) as the minimum number of bits required to express the nonnegative integer \( m \) in binary, i.e. the least integer \( \ell \) such that \( m < 2^\ell \).

3 BASIC TC^0 ARITHMETIC CIRCUITS

We first develop the fundamental \( TC^0 \) arithmetic circuits on which our results rely. Our circuits are designed with neuromorphic implementation in mind, and we try to favor simple constructions over those that offer the least depth or gate count. The bulk of the computation performed by our circuits is computing the bits of integer-weighted sums of nonnegative integers, \( \sum_i w_i x_i \), where the nonnegative \( x_i \) depend upon the inputs to the circuit but the weights \( w_i \) are constants associated with the circuit.

Our first circuit follows from a classical technique to compute symmetric functions in \( TC^0 \) by Muroka from 1959 [14, 15]; it is also a special case of a more general result by Siu et al. [20]. We include a proof to demonstrate the simplicity of the construction.
Lemma 3.1. Let \( s = \sum_i w_i x_i \) be an integer-weighted sum of bits, \( x_i \in \{0, 1\} \). We assume \( s \geq 0 \) and fix an integer \( l \) such that \( s \in [0, 2^l] \). For \( 1 \leq k \leq l \), the \( k \)th most significant bit of \( s \) can be computed by a depth-2 threshold circuit using \( 2^k + 1 \) gates.

Proof. We define \( \text{bool}(P) \), for a predicate \( P \), to be 1 if predicate \( P \) is true and 0 otherwise.

The \( k \)th most significant bit of \( s \) is 1 precisely when \( s \) lies in one of the intervals \([i2^{l-k}, (i+1)2^{l-k})\) for some odd integer \( 1 \leq i < 2^k \). The interval enumerates over all combinations of bits less significant than the \( k \)th and the odd multipliers \( i \) enumerate over all combinations of bits more significant than \( k \). The first layer of our circuit computes the function \( y_i := \text{bool}(s \geq i2^{l-k}) \), for \( 1 \leq i \leq 2^k \). The output of the circuit is \( \text{bool}(\sum_i \text{odd}(y_i - y_{i+1}) \geq 1) \), since \( y_i - y_{i+1} = 1 \) if \( s \in [i2^{l-k}, (i+1)2^{l-k}) \) and is 0 otherwise.

The circuit construction for the above lemma requires an integer \( l \) such that the sum \( s \) is guaranteed to be in \([0, 2^l] \). Note that if \( s \notin [0, 2^l] \), the circuit for any \( k \) outputs 0. We build upon the above to obtain our primary addition circuit. The next lemma is a generalized and strengthened version of Siu et al’s Lemma 3.1 in [20] for the depth-2 case.

Lemma 3.2. Let \( s = \sum_i w_i z_i \) be an integer-weighted sum of \( n \) nonnegative numbers \( z_i \), each with at most \( b \) bits. We assume \( s \geq 0 \) and let \( w = \max_i |w_i| \). The sum \( s \) can be computed by a depth-2 threshold circuit with \( O(wbn) \) gates.

Proof. The sum \( s \) requires at most bits \((nw(2^b - 1)) \leq \text{bits}(n) + \text{bits}(w) + b \) bits. (Recall the definition of \( \text{bits}(\cdot) \) in Section 2.3.)

First we compute the \( j \)th (least significant) bit of \( s \), for \( 1 \leq j \leq b \). Let \( s_j = \sum_i w_i z_i, \) where \( z_i \) is obtained from \( z_i \) by ignoring all but the least significant \( j \) bits. Note that \( s_j \) requires at most \( \text{bits}(n) + \text{bits}(w) + j \) bits and that \( s_j \) has the same least significant \( j \) bits. Furthermore, since we are given the bits of each \( z_i \), we may treat \( s_j \) as an integer-weighted sum of bits, where each weight is a product of some \( w_i \) with a power of 2. Thus we may compute the \( j \)th bit of \( s_j \) by appealing to Lemma 3.1 on \( s_j \), with \( k = \text{bits}(n) + \text{bits}(w) + 1 \). To see this recall that \( k \) represents the \( k \)th most significant bit of \( s_j \). The \( j \)th least significant bit of \( s_j \) is the \((\text{bits}(s_j) - j - 1) = n + w + j - j - 1 \) most significant bit. This circuit requires \( 2^k + 1 = 2^\text{bits}(n) + 2^\text{bits}(w) + 1 = O(\text{wbn}) \) gates, hence \( O(\text{wbn}) \) gates suffice to compute the \( b \) least significant bits of \( s \).

Appealing to Lemma 3.1 to compute each of the remaining \( a = \text{bits}(n) + \text{bits}(w) \) most significant bits of \( s \) requires \( O(\sum_{k=1}^{a} 2^k) = O(2^a) = O(wn) \) gates. This is improved in practice by observing that the functions \( y_j \) computed for \( k = \text{bits}(n) + \text{bits}(w) \) in the proof of Lemma 3.1 include those required for all the most significant \( \text{bits}(n) + \text{bits}(w) \) bits of \( s \).

We need to compute products of numbers as well. However, the products we compute are only used as inputs to other threshold gates, and we do not need an explicit base-2 representation of the bits of these products. A more generic representation suffices: a representation of an integer \( x \) is an integer-weighted sum of binary variables, \( x = \sum_{1 \leq i \leq d} w_i x_i \) with \( x_i \in \{0, 1\} \) and \( d \) polynomial in \( \text{bits}(x) \).

Lemma 3.3. A representation of the product of three \( m \)-bit nonnegative integers can be computed by a depth-1 threshold circuit with \( m^3 \) gates.

Proof. We compute a representation of the product of \( x = \sum_{1 \leq i \leq m} 2^{i-1}x_i, \) \( y = \sum_{1 \leq j \leq m} 2^{j-1}y_j, \) and \( z = \sum_{1 \leq k \leq m} 2^{k-1}z_k, \) with \( x_i, y_j, z_k \in \{0, 1\} \). Thus \( xyz = \sum_{1 \leq i, j, k \leq m} 2^{i+j+k-3}x_iy_jz_k, \) which is a representation for \( xyz \). This representation differs from the standard binary representation in that \( 2^{i+j+k-3} \) can represent the same power of 2 for different values of \( i, j, \) and \( k \). We use \( m^3 \) gates in a single layer with predicates \( x_i + y_j + z_k \geq 3 \) to compute \( x_iy_jz_k \in \{0, 1\} \) for \( 1 \leq i, j, k \leq m \).

Our results require only the above relatively simple arithmetic circuits. This facilitates practical implementation.

Negative numbers. The above lemmas give circuits to compute products and weighted sums of nonnegative integers. However, they can be extended to handle negative integers. We represent each integer \( x \) as \( x = x^+ - x^- \), where \( x^+ \) and \( x^- \) are each nonnegative. Other more efficient representations are possible, but we select this one as it makes for a relatively simple presentation and implementation at the cost of a constant-factor overhead in gate and wire count.

The workhorse subroutine of our circuits, captured by Lemma 3.2, is computing the bits of integer-weighted sums of nonnegative integers, \( s = \sum_i w_i x_i \), where \( x_i = x_i^+ - x_i^- \) depend upon the inputs to the circuit but the \( w_i \) are constant with respect to the inputs. We \( W^+ \) to be the set of indices with \( w_i > 0 \), and let \( W^- \) be those indices with \( w_i < 0 \). We define \( s^+ = \sum_{i \in W^+} w_i x_i^+ + \sum_{i \in W^-} (-w_i) x_i^- \) to be the positive terms in sum \( s \), and we define \( s^- = \sum_{i \in W^-} w_i x_i^+ + \sum_{i \in W^-} (-w_i) x_i^- \) to be the negation of the negative terms in sum \( s \). We have \( s = s^+ - s^- \) and \( s^+ \), \( s^- \) \( \geq 0 \). Moreover, each of \( s^+ \) and \( s^- \) is an integer-weighted sum of nonnegative integers, hence the bits of each of \( s^+ \) and \( s^- \) may be computed using two separate instances of the circuit of Lemma 3.2. Each of these circuit instances only depends on the \( x_i^+ \) and \( x_i^- \) hence we may apply them in parallel without increasing the depth of the resulting overall circuit.

Computing products also incurs extra constant overhead. The representation of the product of three numbers, \( xyz \) described in the proof of Lemma 3.3 becomes \( xyz = \sum_{1 \leq i, j, k \leq m} 2^{i+j+k-3}(x_i^+ - x_i^-)(y_j^+ - y_j^-)(z_k^+ - z_k^-) \). Thus \( \sum_{1 \leq i, j, k \leq m} 2^{i+j+k-3}(x_i^+ y_j^+ z_k^+ + x_i^- y_j^- z_k^- + x_i^+ y_j^- z_k^+ + x_i^- y_j^+ z_k^- + x_i^+ y_j^- z_k^- + x_i^- y_j^+ z_k^- + x_i^+ y_j^- z_k^- + x_i^- y_j^+ z_k^-) \) is also a representation of \( xyz \) that requires eight times as many gates to compute, which is still \( O(m^3) \).

For ease of exposition, we proceed as if we were only computing positive quantities. From this point on, we assume that a number \( x \) requires at most \( b \) bits, by which we mean that each of \( x^+ \) and \( x^- \) requires at most \( b \) bits.

4 SUBCUBIC \( TC^0 \) CIRCUITS FOR TRACE AND MATRIX MULTIPLICATION

4.1 Overview

Our circuits for matrix trace and matrix multiplication implement a given conventional fast matrix multiplication algorithm in both a depth-efficient and gate-efficient manner. We assume we are given
N × N integer matrices A and B with entries of size O(log N). We consider two problems: (1) determining whether trace(A^3) ≥ τ, for an integer τ, and (2) computing the bits of the matrix product C = AB. We consider the first problem in this section, and the second problem in the next section.

We define trees T_A and T_B for the input matrices A and B, respectively, based on the recursive or divide-and-conquer structure of the fast matrix multiplication algorithm. The nodes in T_A represent weighted sums of blocks of A and likewise for T_B. The root of T_A represents the matrix A, while the leaves represent weighted sums of its entries. See Figure 2 for a detailed explanation.

In a conventional PRAM implementation of a fast matrix multiplication algorithm, all the matrices at each level of T_A and T_B are computed, and the results are reused. Since there are O(log N) levels, we cannot hope to compute all the matrices at each level in a constant-depth circuit. We give constant-depth threshold circuits that computes all nodes on only a constant number of levels of T_A and T_B while using a number of gates arbitrarily close to the total work performed by the fast matrix multiplication algorithm.

Our circuit computes the same O(N^ω) scalar products as the underlying fast matrix multiplication algorithm. These scalars correspond to the leaves of T_A and those of T_B respectively. Our algorithm processes these trees in a top-down fashion to compute the scalars, corresponding to the leaves. We then appeal to Lemma 3.3 to compute the product of each scalar corresponding to a leaf of T_A with the corresponding leaf of T_B. For both the problems we solve, we will need to consider another tree with similar structure to T_A and T_B; however, these trees will be used in different ways.

We assume, as in Section 2.3, that we have a fast matrix multiplication algorithm that multiplies two T × T matrices using r multiplications. We describe an improved TC^0 circuit for computing the values at the leaves of T_A. Our results extend naturally to computing the leaves of T_B. Level h of T_A contains r_h nodes, each corresponding to an N^h × N^h matrix. Moreover, each entry of each matrix at level h is the (−1, 1)-weighted sum of at most T_2^h entries of the root matrix A. Hence if each entry of the integer matrix A requires at most b bit entries, the number of bits required for each entry of a matrix at level h is at most

bits(2^h − 1)T_2^h) ≤ b + bits(T_2^h) = b + O(h log T).

For our results we assume b = O(log N) bits. Moreover, T is a constant associated with the fast matrix multiplication selected, and h ≤ log_T N, hence the scalar values at the leaves of T_A require O(log N) bits.

We give a subcubic TC^0 circuit for computing the matrix product C = AB in the next section, but first, we illustrate our main ideas by showing how to check trace(A^3) ≥ τ. As mentioned in Section 2.3, this allows us, for example, to count triangles in a graph. The bulk of our work lies in showing how to compute the N^log_r r scalar products prescribed by the fast matrix multiplication algorithm. Each such scalar product is between a weighted sum of entries of A and a weighted sum of entries of B. We next show how to compute these weighted sums for A with a circuit that computes a constant number of levels of T_A. An analogous construction works for B.

4.2 Approach

Our main goal in the following sections is to give O(log log N)-depth, O(N^ω)-gate and O(d)-depth, O(N^log(N^ω+O(d)))-gate threshold circuits for multiplying two N × N integer matrices with O(log N)-bit entries, for a positive integer d and constant γ < 1.

We first motivate our approach by attempting to construct a constant-depth and O(N^{3−γ})-gate threshold circuit for matrix multiplication using Strassen’s algorithm as a guide. As described in the previous section and Figure 2, our immediate goal is to compute the scalars associated with the leaves of T_A (and T_B) for Strassen’s algorithm by selecting a constant number of levels of T_A to compute. The most natural approach is perhaps to directly compute the leaves, at level log_2 N, without computing any other level. The leaves of T_A correspond to (−1, 1)-weighted sums of at most N entries of A. By recalling (2) and invoking Lemma 3.2, we can compute each such sum in depth 2 using O(N log N) gates. However, we must compute O(N^log(N^ω γ)) such sums, yielding a total of O(N^{1+log_2 N} γ) ≈ O(N^{3.81}) gates. This can be improved to = O(N^{3.58}) by observing that not all sums have the same number of summands; however, this still fails to achieve our goal.

We can improve the approach by employing addition circuits of depth greater than 2 due to Siu et al. [20] (Corollary 2). This allows computation of the desired sums in depth O(d) using O(dN^{1/d}) gates, yielding the following result.

Theorem 4.1. Suppose we are given N × N integer matrices A and B with entries of size O(log N) bits. There is a threshold circuit of depth O(d) that computes the matrix product AB using O(dN^{1/d}) gates.
We do not include a full proof of this theorem as our main results give superior results, both in terms of gate count and the simplicity of the resulting circuits. The results of the following sections show how to more carefully select a constant number of levels of $T_A$ and $T_B$ in order to improve the exponent in the gate count from $\omega + 1/d$ to $\omega + O(\gamma^d)$ for a constant $\gamma < 1$.

### 4.3 Matrix trace

We select $t$ levels, $0 = h_0 < h_1 < h_2 < \cdots < h_t$ of the tree $T_A$. Our $TC^0$ circuit computes all of the matrices at these $t$ levels of $T_A$. Our goal is to compute the scalars corresponding to the leaves of $T_A$, hence $h_t = \log_T N$. The benefit of computing level $h_l$ is that each entry of each matrix at level $h_{l+1}$ is then a $[-1, 1]$-weighted sum of at most $T^2(h_l+1-h_l)$ matrices at level $h_l$.

Our results rely on parameters associated with our fast matrix multiplication algorithm. Recall $s_A$ from Definition 2.1. We define $\alpha = r/s_A$ and $\beta = s_A/T^2$, and we have that $0 < \alpha \leq 1$ and $\beta \geq 1$ (for Strassen’s algorithm, $\alpha = 7/12$ and $\beta = 3$).

**Lemma 4.2.** For $1 \leq i \leq t$, if the matrices at level $h_{i-1}$ of $T_A$ have been computed, then the matrices at level $h_i$ can be computed in depth $2$ using $O((b + h_{i-1})_\alpha^h_{i-1} \beta^h_{i-1} N^2)$ gates.

**Proof.** The $r_i^h$ nodes at level $h_l$ of $T_A$ each correspond to an $N/T^h_l \times N/T^h_l$ matrix. We set $\delta_l = h_l - h_{l-1}$ for convenience. We can associate each node $u$ at level $h_l$ with the unique subtree rooted at level $h_{l-1}$ that contains it. The $N/T^h_l \times N/T^h_l$ matrix corresponding to $u$ is a sum of at most $T^2h_l$ blocks of the $N/T^h_{l-1} \times N/T^h_{l-1}$ matrix associated with the root of the subtree containing $u$.

We seek a better bound on the number of such blocks we must sum to obtain the matrix associated with $u$. Let $size(u)$ represent this quantity, and let $root(u)$ be the node at level $h_{l-1}$ on the path from $u$ to the root of $T_A$. Recall that each edge of $T_A$ corresponds to one of the fast matrix multiplication expressions $M_i$, and that $a_i$ is the number of distinct blocks of $A$ that appear in $M_i$ (defined in Section 2.3). The quantity $size(u)$ is the product of the $a_i$ associated with the edges on the path from $u$ to $root(u)$ (see Figure 2). Thus for each node $v$ at level $h_{l-1}$, we have:

$$\sum_{u: root(u) = v} size(u) = \sum_{m_1, \ldots, m_r} \left(\frac{\delta_l}{m_1, \ldots, m_r}\right) \prod_{1 \leq j \leq r} a_{j}^{m_{j}} = \delta_{A},$$

(3)

where the last equality follows from the multinomial theorem. We now bound the number of gates required to compute the matrices at level $h_l$. Since we assume the matrices at level $h_{l-1}$ have been computed, by Lemma 3.2, each entry of the matrix associated with node $u$ at level $h_l$ can be computed using $O((b + h_{l-1})size(u))$ gates in depth $2$. We charge the gate count for $u$ to $root(u)$, and by (3) and (2), we have that the number of gates charged to each node at level $h_{l-1}$ is

$$O((b + h_{l-1})_\alpha^h_{l-1} \beta^h_{l-1} N^2/T^{2h_l}),$$

hence the total number of gates required for level $h_l$ is

$$O((b + h_{l-1})_\alpha^h_{l-1} \beta^h_{l-1} N^2/T^{2h_l}) = O((b + h_{l-1})r/s_A)_\alpha^h_{l-1} (s_A/T^2)^{h_{l-1}} N^2),$$

as desired. \qed

Next we show how to set the $h_l$ so that the number of gates required at each level is approximately balanced. This yields a total gate count that is, at worst, within a factor of $t$ of the gate count for an optimal setting of the $h_l$. We must assume the number of multiplications our fast $T \times T$ matrix multiplication algorithm requires is greater than $T^2$. The results, as stated and proven below, do not hold if we have an optimal fast matrix multiplication algorithm where the number of multiplications, $r = T^2$. We set $\gamma = \log_T (1/\alpha)$. Note that $0 < \gamma < 1$ since $r > T^2$ is equivalent to $\alpha \beta > 1$ (for Strassen’s algorithm, $\gamma \approx 0.491$).

**Lemma 4.3.** Let $h_l = \lceil (1 - \gamma^l) \rho \rceil$, for some $\rho > 0$. Then all the matrices at levels $h_1, \ldots, h_t$ of $T_A$ can be computed in depth $2t$ using $O(t(\alpha \beta)^{O\left(b + \log N\right)} N^2)$ gates.

**Proof.** We have $h_l \leq \log_T N$ for all $0 \leq i \leq t$ since the latter is the height of $T_A$. By Lemma 4.2, level $h_l$ can be computed in depth $2$ using $O((b + \log N)^{a_{h_{l-1}} \beta^{h_{l-1}} N^2})$ gates. Let $h_l = (1 - \gamma^l) \rho$. Observe that

$$\sum_{1 \leq i \leq t} a_{h_{i-1}}^h_{i-1} \beta^{h_{i-1}} \leq \rho \sum_{1 \leq i \leq t} a_{h_{i-1}}^h_{i-1} \beta^{h_{i-1}},$$

hence it suffices to bound $\sum_{1 \leq i \leq t} a_{h_{i-1}}^h_{i-1} \beta^{h_{i-1}}$. The terms in this sum are all equal:

$$a_{h_{i-1}}^h_{i-1} \beta^{h_{i-1}} = \left(\frac{\alpha \beta}{\alpha^{1/h_{i-1}} \beta^{r_i}}\right)^h = \left(\frac{\alpha \beta}{\alpha^{1/h_{i-1}} (\beta r_i)}\right)^h = (\alpha \beta)^h,$$

so that $\sum_{1 \leq i \leq t} a_{h_{i-1}}^h_{i-1} \beta^{h_{i-1}} = O(t(\alpha \beta)^h)$, from which the claim follows. \qed

The above lemma establishes a tradeoff in the following sense. The value $\rho$ impacts the total number of gates. However, we require that $h_l = \log_T N$, which imposes constraints on $t$ and, consequently, the depth of the circuit. The larger $\rho$, the smaller $t$ needs to be in order for $h_l = \log_T N$.

The natural strategy of taking $h_l = \lceil \log_T N/t \rceil$ yields a weaker result, comparable to Theorem 4.1. We now establish our main theorems by better quantifying the tradeoff between $\rho$ and $t$. For these theorems we assume we are given a fast matrix multiplication algorithm and take $\omega = \log_T r$.

**Theorem 4.4.** Suppose we are given an integer $\tau$ and an $N \times N$ integer matrix $A$ with entries of size $O(\log N)$ bits. There is a threshold circuit of depth $O(\log \log N)$ that determines whether $\text{trace}(A^3) \geq \tau$ using $O(N^{\gamma_3})$ gates.

**Proof.** We appeal to Lemma 4.3, setting $\rho = \log_T N$. The gate bound follows from $(\alpha \beta)^h = (t/\gamma)^{h} \log_T N = N^{\omega-2}$. To bound the depth, we set $t = \lceil \log_T 1/\gamma \rceil + 1 > \log_T 1/\gamma$. This implies:

$$\log_T N - (1 - \gamma^t) \log_T N < \log_T N - (1 - 1/\log_T N) \log_T N = 1.$$  

Thus $h_l = \lceil (1 - \gamma^t) \rho \rceil = \log_T N$ as desired.

This shows that we can compute the values corresponding to the leaves of $T_A$ and $T_B$ in the stated gate and depth bounds. One may see that each entry $C_{ij}$ is a weighted sum of products, $\sum_{k} w_{ijk} p_k$, where each $p_k$ corresponds to a product between a leaf of $T_A$ and
the corresponding leaf of $T_B$ with each weight $w_{ijk} \in \{-1, 1\}$. We seek to compute

$$\frac{\text{trace}(A^3)}{2} = \sum_{i<j} A_{ij}C_{ij} = \sum_{i<j} \left( \sum_{k \in I_{ij}} w_{ijk}P_k \right) \tag{4}$$

$$= \sum_k P_k \left( \sum_{i<j,k \in I_{ij}} w_{ijk}A_{ij} \right).$$

Thus for each product, $P_k$, we want to multiply it with a $\{-1, 1\}$-weighted sum over entries of $A$. We may compute these weighted sums independently and in parallel with those for $A$ and $B$ using the same techniques. Thus we seek to compute $N^{\omega}$ products of $O(\log N)$-bit numbers, and we appeal to Lemma 3.3 to accomplish this in depth 1 using a total of $O(N^{\omega})$ gates. A final output gate sums the representations of the products computed by Lemma 3.3 and compares with the threshold $\tau$.

We now prove our main theorem by exhibiting a more refined tradeoff between $\rho$ and $t$.

**Theorem 4.5.** Suppose we are given an integer $\tau$, an $N \times N$ integer matrix $A$ with entries of size $O(\log N)$ bits, and a positive integer $d$. There is a threshold circuit of depth at most $2d + 5$ that determines whether \(\text{trace}(A^3) \geq \tau\) using $O(dN^{\omega + \epsilon_1}N^\epsilon)$ gates, where $c > 0$ and $\gamma < 1$ are constants with respect to $N$ and $d$ that depend on the parameters of the fast matrix multiplication algorithm employed.

**Proof.** As for the previous theorem, we appeal to Lemma 4.3, this time setting $\rho = \log_T N + \epsilon \log_{a\beta} N$, for a constant $\epsilon > 0$ whose value is given below. We have $(a\beta)^\rho = (r/T^2)^{\log_NT^N}$,\(N^{\omega-2+\epsilon}.

We set $c = \epsilon N^{\omega-2+\epsilon}/(1-\epsilon)$. This implies:

$$\log_T N - (1 - \epsilon)\log_T N + \epsilon \log_{a\beta} N$$

$$< \log_T N - (1 - \epsilon)\log_T N + \epsilon \log_T (\alpha\beta) \log_{a\beta} N$$

$$= \log_T N - (1 - \epsilon)\log_T N + \epsilon \log_T N$$

$$= 0,$$

hence we may take $\epsilon < d$ in Lemma 4.3 in order to have $h_1 = \log_T N$. The theorem follows from the argument used in the proof of Theorem 4.4 and taking $c = \log_T (\alpha\beta)/(1 - \gamma)$ (for Strassen’s algorithm, $c \approx 1.588$).

\(\square\)

### 4.4 Matrix product

Now we describe how to compute the entries of the matrix product $C = AB$, where we assume the entries of the $N \times N$ matrices $A$ and $B$ require $O(\log N)$ bits. We define a tree $T_{AB}$ with the same structure as $T_A$ and $T_B$. Each node of $T_{AB}$ represents the product of the matrices of the corresponding nodes of $T_A$ and $T_B$. Hence the root of $T_{AB}$ represents the matrix $C = AB$, and the leaves represent the $N^{\log_T r}$ scalar products computed by our fast matrix multiplication algorithm. We compute the root of $T_{AB}$ in a bottom-up manner assuming that we are only computing the nodes at levels $\log_T N = h_1 > h_{t-1} > \ldots > h_1 > h_0 = 0$.

We let $a_C = r/s_C$ and $b_C = s_C/t^2$ be parameters that are a function of the fast matrix multiplication algorithm employed. Recall that from (2) we have that the scalars at the leaves of $T_A$ and $T_B$ each require $O(\log N)$ bits. Therefore the products of these scalars represented by the leaves of $T_{AB}$ also require $O(\log N)$ bits.

We show that $T_{AB}$ can be computed in a bottom-up manner with depth and gate bounds comparable to those we obtained for computing the leaves of $T_A$ and $T_B$ in the previous section. We will need a lemma analogous to Lemma 4.2.

**Lemma 4.6.** For $1 \leq i \leq t$, if the matrices at level $h_i$ of $T_{AB}$ have been computed, then the matrices at level $h_{i-1}$ can be computed in depth $2t$ using $O(\alpha h_{i-1} A_{i-1} N^2)$ gates.

**Proof.** See the appendix.

Using the above lemma, the proof of Lemma 4.3 yields the following.

**Lemma 4.7.** Let $h_1 = \lfloor (1 - y^\rho) \rho \rfloor$, for some $\rho > 0$. Then all the matrices at levels $h_1, \ldots, h_t$ of $T_{AB}$ can be computed in depth $2t$ using $O(\alpha h_{i-1} A_{i-1} N^2)$ gates.

Armed with the above lemmas, we obtain our main results in similar fashion to those for the trace of $A^3$. The structure of our circuit is that we compute the scalars corresponding to the leaves of $T_A$ and $T_B$ as described in the previous section. We then use Lemma 3.3 to compute the scalar products between corresponding leaves of $T_A$ and $T_B$ in depth 1. We finally apply the procedure outlined above to compute the root of $T_{AB}$, representing the matrix product $AB$, in a bottom-up manner. This essentially doubles the depth of the circuits we obtain compared to the corresponding circuits for the trace of $A^3$.

**Theorem 4.8.** Suppose we are given $N \times N$ integer matrices $A$ and $B$ with entries of size $O(\log N)$ bits. There is a threshold circuit of depth $O(\log \log N)$ that computes the matrix product $AB$ using $O(N^{\omega})$ gates.

**Theorem 4.9.** Suppose we are given $N \times N$ integer matrices $A$ and $B$ with entries of size $O(\log N)$ bits, and a positive integer $d$. There is a threshold circuit of depth at most $4d + 1$ that computes the matrix product $AB$ using $O(dN^{\omega + \epsilon_1}N^\epsilon)$ gates, where $c > 0$ and $\gamma < 1$ are constants with respect to $N$ and $d$ that depend on the parameters of the fast matrix multiplication algorithm employed.

## 5 Matrix-Multiplication Application Background

In this section, we provide more background on the relevance of dense matrix multiplication to deep learning. We also discuss the relevance of matrix multiplication to triangle counting in graphs and triangle counting’s relevance to social network analysis.

**Deep Learning.** As mentioned in Section 1, our primary motivation for neural-circuit-based matrix multiplication is convolutional neural networks for deep learning. See Warden’s clear explanation of the role of matrix multiplication in convolution steps for neural networks [25], which we summarize here. For more details see the Stanford course notes at http://cs231n.github.io. These networks assume the input is a two-dimensional image, with an $n \times n$ grid of pixels, each with $\ell$ channels. The neural networks usually refer to the number of channels as depth, but in this paper, “depth” refers
to the number of layers in our circuit. Typically the number of channels $\ell$ is a constant, but not necessarily just the three classic color channels (red, green, blue). In a convolutional step, we apply a set of $K$ kernels to the image. Each kernel looks for a particular subpattern such as a horizontal edge or a splash of red. The kernel considers a small constant $q \times q$ submatrix of pixels (with $\ell$ channels) at a time and is applied across the whole image based on a stride. This recognizes the pattern no matter where it is in the image. For example, if the stride is four, then the kernel is applied to every fourth column and every fourth row. A place where the kernel is applied is called a patch. For each patch, for each kernel, a dot product scores the extent to which the patch matches the kernel. Computing all the kernels simultaneously is a matrix multiplication. The first matrix is $P \times Q$, where $P = O(n^2)$ is the number of patches and $Q = q \times q \times \ell$ is the number of elements in a kernel. The second matrix is $Q \times K$. This gives a $P \times K$ output matrix, giving the score for each patch for each kernel.

Let $N$ be the largest matrix dimension and suppose we use a fast matrix multiplication algorithm that can multiply two $N \times N$ matrices in time $O(N^{\omega})$. Our circuit requires fan-in as large as $O(N^{\omega})$. These are gates at the end that compute the final output matrix entries. Two of the relevant matrix dimensions for convolutional neural networks, $K$ and $Q$, are generally constants. The third dimension $P$ is not. However, if the particular architecture can only support fan in $x$, we can break the matrix multiplication into independent pieces, each with at most $\sqrt{P}$ rows in the first matrix. These can run in parallel, so they have the same depth, given a large enough architecture. Thus the unbounded fan-in in our algorithm is not necessarily a practical limitation for our motivating application.

**Social Network Analysis.** Social networks of current interest are too large for our circuit methods to be practical for neuromorphic architectures in the near future. Also social network adjacency matrices are sparse, unlike the dense small matrices for convolutional neural networks we described above. Nevertheless, we briefly review the motivation for matrix multiplication in this setting. One application is computing the clustering coefficient of an $N$-node graph (or subgraph). The global clustering coefficient is the ratio of the number of triangles in the graph to the number of wedges ($\ell$-paths) in the graph. A degree-$\delta$ node is at the center of $\binom{\delta}{2}$ wedges. The global clustering coefficient is the fraction of total wedges in the graph that close into triangles. These triangles are common in social networks, where the central node of a wedge may introduce two neighbors. Social-network-analysis researchers believe a high global clustering coefficient (also called transitivity) means the graph has community structure. For example, Seshadri, Kolda and Pinar [18] assumed constant global clustering coefficients when proving a structural property of social networks they used for their BTER (Block Two-Level Erdős-Rényi) generative model. Orman, Labatut and Cherifi [16] empirically studied the relationship between community structure and clustering coefficient. They found that high clustering coefficients did imply community structure, although low clustering coefficients did not preclude it.

This paper considered the question: “Does a graph $G$ have at least $\tau$ triangles?” The user can pick a value of $\tau$ that represents reasonable community structure for their particular kind of graph. Usually they compute the total number of wedges $D$ in $O(N)$ time and set $\tau$ to some function of $D$ (perhaps just scaling by a constant).

## 6 OPEN PROBLEMS

The main open problem is whether we can do matrix multiplication with $O(N^{\omega})$ gates in constant depth. Theorem 4.4 shows this can be done in $O(\log \log N)$ depth. Another open question is lower bounds: What is the minimum depth of a threshold circuit for computing matrix products using $O(N^{3-\varepsilon})$ gates? Can one show that a constant-depth threshold circuit using $O(N^{\omega})$ gates yields an $(\log N)$ PRAM algorithm with $O(N^{\omega})$ work?

One may show that our circuits are $L$-uniform. Can a stronger uniformity condition be imposed?

One advantage of neural networks is their low energy relative to CMOS-based electronics. One possible energy model for threshold gates is to charge a gate only if it fires [24]. That is, charge a gate one unit of energy for sending a signal if and only if the weighted sum of the inputs exceeds the threshold. What is the energy complexity of the kinds of matrix-multiplication circuits we consider?

**ACKNOWLEDGEMENTS**

This research was supported by the Laboratory Directed Research and Development program at Sandia National Laboratories, a mission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy’s National Nuclear Security Administration under contract DE-NA0003525.

**REFERENCES**

[1] Frederico A. C. Azevedo, Ludmila R. B. Carvalho, Lea T. Grinberg, José Marcelo Farfel, Renata E. L. Ferretti, Renata E. P. Leite, Wilson Jacob Filho, Roberto Lent, and Suzana Herculano-Houzel. 2009. Equal numbers of neuronal and nonneuronal cells make the human brain an isometrically scaled-up primate brain. *The Journal of Comparative Neurology* 513, 5 (April 2009), 532–541. https://doi.org/10.1002/cne.21974

[2] Grey Ballard, Austin R. Benson, Alex Druinsky, Benjamin Lipshitz, and Oded Schwartz. 2016. Improving the Numerical Stability of Fast Matrix Multiplication. *SIAM J. Matrix Anal. Appl.* 37, 4 (Jan. 2016), 1382–1418. https://doi.org/10.1137/15M1032168

[3] Dario Bini and Grazia Lotti. 1980. Stability of fast algorithms for matrix multiplication. *Numer. Math.* 36 (1980), 63–72.

[4] Markus Bläser. 2013. *Fast Matrix Multiplication*. Number 5 in Graduate Surveys. Theory of Computing Library. http://theoryofcomputing.org/articles/go005/

[5] M. Davies, N. Srinivasa, T. H. Lin, G. Chinya, Y. Cao, S. H. Choday, G. Dimou, P. Joshi, N. Imam, S. Jain, Y. Liao, C. K. Lin, A. Liner, R. Liu, D. Mathaiakkyt, S. McCoy, A. Paul, J. Tar, G Venkataramanan, Y. H. Weng, A. Wild, Y. Yang, and H. Wang. 2018. Love: A Neuromorphic Manycore Processor with On-Chip Learning. *IEEE Micro* 38, 1 (Jan. 2018), 82–99. https://doi.org/10.1109/MM.2018.112130539

[6] Steve K. Esser, Rathinakumar Appuswamy, Paul Merola, John V. Arthur, and Dhamendra S Modha. 2015. Backpropagation for energy-efficient neuromorphic computing. In *Advances in Neural Information Processing Systems*. 1117–1125.

[7] Merrick Furst, James B. Saxee, and Michael Sipser. 1984. Parity, circuits, and the polynomial-time hierarchy. *Mathematical systems theory* 17, 1 (Dec. 1984), 31–37. https://doi.org/10.1007/BF01144431

[8] Giacomo Indiveri, Bernabe Linares-Barranco, Tara Julia Hamilton, André van Schaik, Ralph Etienne-Cummings, Tohi Delbrueck, Shah-Chii Liu, Piotr Dudek, Philipp Hafüger, Sylvie Renaud, Johannes Schemmel, Gert Cauwenberghs, John Arthur, Kai Hynna, Foppefou Folosoweile, Sylvain Saighi, Teresa Serrano-Gotarredona, Jayawen Wijekoon, Yingxue Wang, and Kwaebena Boahen. 2011. Neuromorphic silicon neuron circuits. *Frontiers in Neuroscience* 5, 73 (2011). https://doi.org/10.3389/fnins.2011.00073

[9] Daniel M. Kane and Ryan Williams. 2015. Super-Linear Gate and Super-Quadratic Wire Lower Bounds for Depth-Two and Depth-Three Threshold Circuits. *arXiv:1511.07860* [cs] (Nov. 2015). http://arxiv.org/abs/1511.07860 arXiv: 1511.07860.
of this matrix consists of a \{-1, 1\}-weighted sum of the scalars at level \(h_t\).

More generally, the matrix corresponding to node \(u\) at level \(h_{t-1}\) is composed of \(T^{2\delta_i}\) blocks that are each \{-1, 1\}-weighted sums of matrices of size \(N/T^{h_i} \times N/T^{h_i}\) from level \(h_i\). We seek to bound the number of terms in each such sum. Let \(u_t\) for \(1 \leq t \leq T^{2\delta_i}\) correspond to the blocks of the matrix at node \(u\), and let \(\text{size}(u_t)\) be the number of terms in the weighted sum of matrices from level \(h_i\) that is equal to the block \(u_t\). Using an approach similar to that from the proof of Lemma 4.2, we have:

\[
\sum_{1 \leq t \leq T^{2\delta_i}} \text{size}(u_t) = \sum_{m_1 \ldots m_{T^2}} \delta_i \prod_{1 \leq j \leq T^2} (c_j')^{m_j} = \left(\sum_{1 \leq j \leq T^2} c_j\right)^{\delta_i} = s_{C_i}^{\delta_i},
\]

where, as in the proof of Lemma 4.2, the penultimate equality follows from the multinomial theorem.

Each block \(u_t\) is of size \(N/T^{h_i} \times N/T^{h_i}\), and by the discussion preceding this lemma and (2), we have that each entry of a block \(u_t\) requires \(O(\log N)\) bits. Thus, by Lemma 3.2, we may compute all of the blocks \(u_{1 \ldots t}\) of \(u\) in depth 2 with a gate count of:

\[
O(N^2/T^{2h_i} \log N \text{size}(u_t)) = O(N^2/T^{2h_i} \log N \sum_{1 \leq t \leq T^{2\delta_i}} \text{size}(u_t)) = O(N^2/T^{2h_i} \log N s_{C_i}^{\delta_i}),
\]

where the last equality follows from the above equation. Since there are \(p^{h_{i-1}}\) nodes in total on level \(h_{i-1}\), we may compute all the matrices on level \(h_{i-1}\) with a total gate count of:

\[
O(p^{h_{i-1}} s_{C_i}^{h_{i-1}} N^2/T^{2h_i} \log N) = O((r/s_C)^{h_{i-1}} (s_{C_i}/T^{h_i})^2 N^2 \log N) = \tilde{O}(s_{C_i}^{h_{i-1}} p^{h_{i-1}} N^2).
\]

\[\square\]

### APPENDIX

#### Proof of Lemma 4.6:

Our proof uses a similar analysis to that of Lemma 4.2. We need new parameters derived from our fast matrix multiplication algorithm. For \(1 \leq j \leq T^2\), we use \(j\) to index the \(T^2\) expressions for entries of \(C\). We define \(c_j'\) as the number of \(M_i\) terms that appear in the \(j\)th expression for an entry of \(C\). For Strassen’s algorithm (Figure 1), we have \(c_1' = 4\), \(c_2' = 2\), \(c_3' = 2\), and \(c_4' = 4\). Recall the sparsity parameter \(s_{C_i}\) from Definition 2.1, and observe that

\[s_{C_i} = \sum_{1 \leq j \leq T^2} c_j'.\]

We assume the matrix products at level \(h_i\) of \(TA_B\) have been computed and compute a node \(u\) at level \(h_{i-1}\). We again define \(\delta_i = h_i - h_{i-1}\) for convenience. As an example, suppose we were using the scalars corresponding to the leaves of \(TA_B\) at level \(h_i\), to construct a \(T \times T\) matrix at level \(h_{i-1}\). Each of the \(T^2\) entries