ROA: A Rapid Learning Scheme for In-Situ Memristor Networks

Wenli Zhang, Yaoyuan Wang, Xinglong Ji, Yujie Wu and Rong Zhao*

Department of Precision Instrument, Center for Brain Inspired Computing Research, Beijing Innovation Center for Future Chip, Tsinghua University, Beijing, China

Memristors show great promise in neuromorphic computing owing to their high-density integration, fast computing and low-energy consumption. However, the non-ideal update of synaptic weight in memristor devices, including nonlinearity, asymmetry and device variation, still poses challenges to the in-situ learning of memristors, thereby limiting their broad applications. Although the existing offline learning schemes can avoid this problem by transferring the weight optimization process into cloud, it is difficult to adapt to unseen tasks and uncertain environments. Here, we propose a bi-level meta-learning scheme that can alleviate the non-ideal update problem, and achieve fast adaptation and high accuracy, named Rapid One-step Adaption (ROA). By introducing a special regularization constraint and a dynamic learning rate strategy for in-situ learning, the ROA method effectively combines offline pre-training and online rapid one-step adaption. Furthermore, we implemented it on memristor-based neural networks to solve few-shot learning tasks, proving its superiority over the pure offline and online schemes under noisy conditions. This method can solve in-situ learning in non-ideal memristor networks, providing potential applications of on-chip neuromorphic learning and edge computing.

Keywords: memristor, meta-learning, fast adaptation, few-shot learning, neuromorphic

INTRODUCTION

Memristors are considered as leading device candidates for neural network accelerators (Yang et al., 2013; Chen et al., 2015; Tsai et al., 2018; Zidan et al., 2018) due to their ability to physically store synaptic weights in conductance state, which enable in-memory computing. Implementation of neural networks in memristor-based hardware exhibits high density integration, low power consumption and high efficiency (Cai et al., 2019; Yu, 2018). It can also greatly promote the development of brain-inspired computing systems to achieve human-like intelligence (Zhang et al., 2016). However, memristors possess some non-ideal properties that challenge the hardware implementations. The weight updates on memristors are asymmetric, nonlinear and low precision, significantly degrading the learning accuracy (Kataeva et al., 2015; Agarwal et al., 2016; Wang et al., 2020a). Additionally, the outputs of networks, determined by input currents and conductance of memristors, are also perturbed by the variability of circuits, including input currents, reference voltage, output resistance (Yang et al., 2013; Agarwal et al., 2016).

Currently, there are mainly two types of co-optimization learning schemes to overcome these challenges (Hu et al., 2016; Zidan et al., 2018; Agarwal et al., 2016; Chen et al., 2015). One type is online learning, which allows training models to be implemented on neuromorphic hardware by using backpropagation (Yu et al., 2016) or biological local learning, such as spike-timing-dependent plasticity (STDP) (Guo et al., 2017). For fast online learning, conductance tuning with less operations on hardware is preferred, which the weights of networks are directly written without verification by
reading. However, the nonlinearity and asymmetry of memristors cause the accuracy loss of the neural networks during learning (Yu et al., 2016; Kataeva et al., 2015). To mitigate the adverse effects of memristors, various approaches have been reported. Some work initialized the weights at each update step to achieve linear and symmetric weights (Li et al., 2019; Geminiani et al., 2018). Retraining of networks and developing highly robust algorithms, such as Neural State Machine, have also been proved to overcome the asymmetric properties of memristors to a certain degree (Liu et al., 2017; Tian et al., 2020; Tian et al., 2021). The other type is offline learning, which maps the pre-trained network to hardware, and only performs inference in neuromorphic chips (Hu et al., 2016; Shafiee et al., 2016; Chi et al., 2016). The non-ideality of weight updates can be concealed by iterative programming with a write-verify technique, reading the conductance and rewriting for accuracy. However, for a new task, the entire process must be restarted from scratch through offline learning. For most algorithms, all tunable parameters in the neural network must be re-trained for a new task, resulting in a large number of operations. Therefore, there is usually a trade-off between speed and performance for memristor networks from offline learning to online learning.

Different from the current on-chip learning schemes, humans can quickly adapt to the environment by drawing on prior experience or learning to learn. In machine learning, this learning approach is named meta-learning (Thrun and Pratt 1998), which has made significant progress in recent years (Wang et al., 2020b; Hospedales et al., 2020; Vanschoren, 2018). There are many meta-learning techniques, such as optimizee (Andrychowicz et al., 2016; Ravi and Larochelle 2017), metric based (Hu et al., 2020; Vinyals et al., 2016; Snell et al., 2017) and fine-tuning (Antoniou et al., 2018; Li et al., 2017; Finn et al., 2017; Nichol et al., 2018). Particularly, Model-Agnostic Meta-Learning (MAML) (Finn et al., 2017) is a general meta-learning framework that provides a good initial condition of network for fine-tuning on similar tasks, which can simplify the optimization to a few steps for new unseen tasks. MAML can also be applied to fields such as reinforcement learning (Gupta et al., 2018) and continual learning (Al-Shedivat et al., 2018). The studies on the silicon-based neuromorphic chips have proven that meta-learning schemes can significantly accelerate the learning of new tasks and improve their performance (Bohnstingl et al., 2019; Stewart et al., 2020). However, optimization methods for memristor-based networks with the meta-learning scheme have yet to be developed.

In this work, we propose a meta-learning scheme for memristor-based neural networks that can overcome the non-ideal synapse weights for training and provide improved performance. Our method consists of two phases, including pre-training and task adaptation, as shown in Figure 1. Firstly, a good initial network for a group of tasks is trained in software and then mapped to hardware by iterative programming with write-verify. Then, a rapid training in one-step adaption is performed for an unseen task with a few samples of the in-situ hardware network. This scheme can free the memristor networks from unnecessary operations, mitigating the problem of performance degradation in online learning. It also has the ability to accomplish new tasks through quick adaptations, which is more powerful than the offline trained networks. Since only one update step is needed, a new task requires significantly less training time, only a few samples and little computation consumption. These merits make our scheme very suitable for situations with limited computing power and limited data, such as edge computing. Our main contributions are as follows:

1. We propose a hybrid learning scheme of offline learning and online learning for meta-learning on memristor-based neural networks. It combines the advantages of offline learning and online learning for the hardware to achieve high accuracy and fast adaption for unseen tasks.
2. We report the Rapid One-step Adaption (ROA) algorithm, which enables memristor-based neural networks with meta-learning capability. It mitigates the effects of non-ideal characteristics of memristor-based neural networks, and achieves superior performance by introducing dynamic learning rate, regularization constraint and one-step adaption.
3. In order to evaluate our model on few-shot tasks, we built a simulator based on the experimental characteristics of memristor, which can better support the acceleration of large-scale network and the quantitative analysis of networks with noise. On this basis, we comprehensively evaluate the proposed model on two typical few-shot learning datasets. Our results reveal a good performance of memristor networks on few-shot learning task with significant improvement of accuracy than the baseline.

**EXPERIMENTAL SETUP**

In this section, we discuss the setup of memristors for the simulation experiment. In Memristor Model, we introduce the model of memristors for simulation based on our experimental data and discuss the properties of memristors in this work. In Simulator for Memristor Networks, we introduce the simulator for this work, including weight update, noise setting and mapping.

**Memristor Model**

In this work, we implemented a two-terminal TaOx/HfO2/Ta bi-layered resistive switching device (Kim et al., 2018) as a synaptic device. The electrical conductance of a memristor is generally determined by the conductive filaments, which are formed and ruptured due to the electromigration of oxygen vacancies under an electric field. We adopted the memristor model reported in Wang et al. (2020b), which uses a state parameter $\omega \in [0, 1]$ to describe the area covered by the filaments in memristors. The dynamic change of $\omega$ in response to the external voltage $V$ yields the following relationships (Choi et al., 2015):

$$\frac{d\omega}{dt} = \begin{cases} (1 - \omega^{\mu_1})k(e^{\mu_2V} - e^{\mu_1V}), & V < 0, \\ \omega^2k(e^{\mu_1V} - e^{\mu_2V}), & V > 0. \end{cases}$$  \hspace{1cm} (1)$$

where $k$, $\mu_1$, $\mu_2$ are positive parameters determined by the material properties, $k$ is the ion hopping distance, and $\mu_1$ and $\mu_2$ are the hopping barrier heights. In Eq. 1, the change of $\omega$,


\[ I = \alpha \sinh (\delta V) + (1 - \omega) \alpha (1 - e^{-\omega V}), \]

where \( \gamma \) is the effective tunneling distance, \( \delta \) is the tunneling barrier, \( \alpha \) is the depletion width of the Schottky barrier region, and \( \beta \) is the Schottky barrier height. They are all positive parameters determined by materials.

In the measurement of the device, we applied negative pulses in increasing amplitudes from \(-0.8\) to \(-3.8\) V (in 0.1 V increments) and 100 \( \mu \)s width for the potentiation process, and positive pulses in decreasing amplitudes from 3.5 to 0.8 V (in 0.1 V decrements) and 100 \( \mu \)s width for the depression process. A model of the memristor behavior was built based on the experimental data. As shown in Figure 2B, the simulation results of the memristor are in good agreement with the experimental data, indicating that the model can properly reproduce the behavior of the device.

Memristors have a strong non-linear conductance. Particularly, the conductance change is more subtle when the conductance state is approaching its maximum or minimum value. Memristors also have an asymmetric conductance change behavior. The potentiation and depression pulses cause the conductance to change with different magnitudes depending on the direction of change. On the other hand, the variation in memristor devices is inherently a stochastic process due to the movement of atoms or oxygen vacancies. This process is interfered by various noises, and usually modeled using normal distribution (Agarwal et al., 2016). In addition, the updated states of memristor synapses are discrete because of the limited conductance levels and discrete programming pulse width. All these features will be considered in our simulation.

**Simulator for Memristor Networks**

We built a simulator using Pytorch (Paszke et al., 2019) for the simulation of training and inference processes, and further quantitatively analyzed the effects of the non-ideal characteristics of the device. The simulator supports the GPU acceleration for large-scale network in Pytorch. The pulses of potentiation and depression were set with fixed amplitude and duration. The parameters of the memristor are shown in Table 1.

Normally, a crossbar structure is adopted in memristor networks, as shown in Figure 2A. The conductance state of a memristor represents the synaptic value in neural networks. The inputs are mapped to the input voltages and the outputs are represented by currents. In a crossbar structure, the transmitted signal is determined by the product of input signals and synaptic weights through Ohm’s law and Kirchhoff’s law. Thus, multiply-accumulations (MACs) can be physically performed at the weight locations, greatly reducing computing operations and energy consumption. For multilayer networks, the output currents of the previous layer can be converted to voltage for the input of the next layer. Each layer follows the configuration in the inference process until the final layer.

According to Eq. 2, the relation between voltage and current of a memristor is approximately linear when voltage is low (such as below 0.1 V). Then the conductance of a synapse in the crossbar can be read with read voltage \( V_r \) by:

\[ G_{ij} = \frac{\omega_{ij} \sinh (\delta V_r) + (1 - \omega_{ij}) \alpha (1 - e^{-\omega V_r})}{V_r}, \]

where \( \omega_{ij} \) is the conductance state.
The state \( \omega_{ij} \) of the memristor yields
\[
\omega_{ij} = \frac{G_{ij}V_r - \alpha (1 - e^{-\beta V_r})}{\psi \sinh(\delta V_r) - \alpha (1 - e^{-\beta V_r})}.
\] (4)

During the updating process, the expected changing state \( \Delta \omega_{ij} \) of the memristor yields
\[
\Delta \omega_{ij} = \frac{\Delta G_{ij}V_r}{\psi \sinh(\delta V_r) - \alpha (1 - e^{-\beta V_r})}.
\] (5)

The (potentiation/depression) update pulses are defined as identical with fixed amplitudes \( (V_p/V_d) \) and widths \( (T_p/T_d) \) in the programming process. Thus, the programming pulse number \( n_{ij} \) should be rounded to an integer. The time of the programming pulses, \( t_{ij} \), can be obtained as
\[
t_{ij} = n_{ij} \cdot T_{pd} = \left[ \frac{\Delta \omega_{ij}}{\lambda k (e^{-\mu_1 V_p} - e^{-\mu_2 V_d}) (\lambda - \Delta \omega_{ij})} \right] \cdot T_{pd},
\]
where
\[
\lambda = \begin{cases} 
1 - \omega_{ij}, & V = V_p, \\
-\omega_{ij}, & V = V_d.
\end{cases}
\] (6)

To simulate the variation in real devices, we introduce write noise at each step of weight change following the work of Agarwal et al. (2016):
\[
G = G_0 + \Delta G + N(\sigma)
\]
\[
\sigma = \sqrt{\Delta G \times (\tilde{G}_{\text{max}} - \tilde{G}_{\text{min}}) \times \sigma_{WN}},
\] (7)
standard variance σ. The variance of noise σ² is proportional to the range of conductance \((G_{\text{max}} - G_{\text{min}})\) and ΔG. \(σ_{WN}\) is a dimensionless standard deviation. The standard deviation of the simulated conductance for \(σ_{WN} = 0.8\) is shown in Figure 2C.

The input voltage \(V_{in}\) in Figure 2A is in the range [0, 0.1], which is low enough to stabilize the conductance states. The input vector \(x_{in}\) is normalized to [0, 1]. Thus, the \(x_{in}\) is mapped into voltage pulse \(V_{in}\) by

\[
V_{in} = 0.1 x_{in}.
\]

The synaptic weights, \(g_{ij}\), of the neural network are mapped into the conductance values, \(G_{ij}\), of the memristor by:

\[
\begin{align*}
g_{ij} &= a G_{ij} - b \\
a &= \frac{2}{\left(\bar{G}_{\text{max}} - \bar{G}_{\text{min}}\right)} \\
b &= \frac{\bar{G}_{\text{max}} - \bar{G}_{\text{min}}}{\bar{G}_{\text{max}} + \bar{G}_{\text{min}}} \\
\bar{G}_{\text{max}} &= \frac{y_j \sinh(\delta V_r)}{V_r} \\
\bar{G}_{\text{min}} &= \frac{a(1 - e^{-\beta V_r})}{V_r},
\end{align*}
\]

where \(\bar{G}_{\text{max}}\) and \(\bar{G}_{\text{min}}\) are mean values of maximum and minimum conductance, respectively. Obviously, the value of \(g_{ij}\) is limited in the range of [1, -1].

The current collected at the output of each column \(j\) in the network array under the input voltage \(V_i\) of each row \(i\) can be obtained as:

\[
I_j = \sum_i \left[ \omega_i y_j \sinh(\delta V_i) + \left(1 - \omega_i\right) a \left(1 - e^{-\beta V_i}\right) \right] = \sum_i V_i G_{ij},
\]

The output results \(y_j\) of MAC should be mapped by the current:

\[
y_j = \sum_i g_{ij} x_i = 10 \cdot a I_j - b \sum x_{in}.
\]

In the configuration of the simulation, the initial weights \(g_0\) are implemented to the memristor networks through iterative programming to ensure high precision. Then, the weight update values \(g_{ij}\) corresponding to \(g_{ij}\) are calculated for each memristor through the error backpropagation algorithm. The programming pulse time \(t_{ij}\) can be calculated by Eq. 6 and implemented to hardware after obtaining \(g_{ij}\). The variations are considered in these training steps and subsequent test processes.

**METHODS**

In this section, we introduce ROA, the proposed meta-learning algorithm for memristor neural networks, and MAML, a typical meta-learning algorithm, together with its derivatives that are the basis of our algorithm.

**Model-Agnostic Meta-Learning**

Considering a supervised learning task \(T\), it consists of training set \(D_{\text{train}} = \{(x_{1}^{\text{train}}, y_{1}^{\text{train}}), (x_{2}^{\text{train}}, y_{2}^{\text{train}}), \ldots, (x_{k}^{\text{train}}, y_{k}^{\text{train}})\}\) and testing set \(D_{\text{test}} = \{(x_{1}^{\text{test}}, y_{1}^{\text{test}}), (x_{2}^{\text{test}}, y_{2}^{\text{test}}), \ldots, (x_{n}^{\text{test}}, y_{n}^{\text{test}})\}\), in (input image, output label) pairs. One solution to task \(T\) is to train model \(f\) with parameter \(\theta\) by solving:

\[
\theta' = \arg\min_\theta \sum_i \mathcal{L}(y_i^*, f_\theta(x_i^*), \eta) = \arg\min_\theta \mathcal{L}(D_{\text{test}}; \theta, \eta),
\]

where \(\mathcal{L}\) is the loss function that measures the distance between the prediction of \(f_\theta\) and the true labels \(\{y_i^*\}\), \(\eta\) represents the choice of optimization of \(\theta\), which is usually stochastic gradient descent in neural networks. Consistently, we assume that \(\mathcal{L}_{\text{train}}\) and \(\mathcal{L}_{\text{test}}\) share the same distribution so that Eq. 12 can be approximately equivalent to:

\[
\theta' = \arg\min_\theta \mathcal{L}(D_{\text{train}}; \theta, \eta).
\]

Generalization power of the model is the key to the realization of this hypothesis.

In conventional deep learning, the optimization of each task \(T_i\) starts from scratch, which requires hundreds of data samples and iterations. After optimization, a well-trained network is only effective for task \(T_i\) corresponding to the distribution of the training data. In contrast, the goal of meta-learning is to train a model that can rapidly adapt to a new task \(T_i\) using a small number of samples and a few training epochs. More specifically, it optimizes the meta-optimization method \(\eta\) using previous tasks, which significantly reduces the sample requirements and computation cost for the subsequent new tasks. The generalization power of meta-learning has been shifted from data distribution to tasks. For a distribution of tasks \(\mathcal{P}(T)\), the target of meta-learning can be expressed as:

\[
\eta' = \arg\min_\eta \mathcal{L}(\mathcal{P}(T); \theta, \eta).
\]

MAML (Finn et al., 2017) is a typical meta-learning framework for few-shot learning tasks, which can be rapidly updated for a few-shot task by learning good initialization parameters \(\theta_i^0\) for a network. In other words, it optimizes the initial parameters \(\theta_i^0\) of neural network as meta-optimizer \(\eta\). In general, there are two phases of MAML: meta-testing and meta-training. In the meta-testing phase, it updates network weights \(\theta\) by stochastic gradient descent after \(i\)-step on training data from support task \(S_a = \{D_{\text{train}}^{(a)}, D_{\text{test}}^{(a)}\}\), which can be expressed as:

\[
\theta_i^{(a)} = \theta_{i-1}^{(a)} - \alpha V_\eta \mathcal{L}(D_{\text{train}}^{(a)}; \theta_{i-1}^{(a)}),
\]

where \(\alpha\) is the inner learning rate, and \(\theta_i^{(a)}\) is the network weight after \(i\)-step towards task \(a\). After \(n\)-step updating, the testing result can be displayed by testing dataset \(D_{\text{test}}^{(a)}\) with parameters \(\theta_{n}^{(a)}\).

In the meta-training phase, it updates the initial parameters \(\theta_0\) using the result in the meta-testing phase by gradient descent. The update for the meta-parameters \(\theta_0\) can be expressed as:

\[
\theta_0' = \theta_0 - \beta V_\theta \sum_a \mathcal{L}(D_{\text{test}}^{(a)}; \theta_{n}^{(a)}).
\]
where $\beta$ is the outer learning rate. The target of optimization is to learn the model parameters so that a new task can be effectively learned with a small number of gradient updates.

Compared to other meta-learning frameworks (Vinyals et al., 2016; Ravi and Larochelle 2017; Snell et al., 2017), the fine-tuning based framework, such as MAML, can be more easily applied to other optimization methods. It has been proved that fine-tuning can improve the performance of other few-shot learning methods, such as transfer learning (Sun et al., 2019). Besides the supervised learning for classification, MAML also has the potential for rapid adaptation in reinforcement learning (Gupta et al., 2018) and imitation learning for robots (Yu et al., 2018). Hence, fine-tuning based meta-learning is expected to be applied to more fields than other meta-learning approaches. There are many studies to improve the performance of MAML (Li et al., 2017; Nichol et al., 2018; Antoniou et al., 2018). Here, our work is essentially developed from MAML++(Antoniou et al., 2018), including batch normalization, layer-wise learning rate, etc.

ROA: Rapid One-Step Adaption
Our proposed ROA method is a hybrid approach that implements offline learning in software and online learning in memristor hardware by introducing a special regularization constraint and a dynamic learning rate strategy for in-situ learning. Like most meta-learning methods, the learning scheme has two phases. In the pre-training phase, the network is trained from scratch in software. By learning from a group of tasks, it builds a good initial network, which can be rapidly updated for a new task. Then we map the initial network to the hardware through iterative programming with a write-verify technique to achieve high precision. This is inspired by the initial structure formed through evolution to provide a good foundation for the rapid learning ability of human beings (Jeong and Hwang 2018). The learned initial network is expected to provide the hardware with a rapid learning ability. In the task-adaptation phase, in-situ learning is performed in the memristor arrays. The hardware system would solve a new task with fewer data points in one update. We map the input samples to the input voltage of the memristor network and make predictions based on the output currents. Then we calculate the gradient descent by backpropagation and convert them into the number of update pulses for the specific task in the program. Finally, the hardware network is updated by one step for testing.

In our learning scheme, the initial network would be prepared in advance for the targeted tasks. Pre-training of the network can be completed before applications, such as in cloud. Therefore, for on-chip task-adaptation, only a few training samples are needed due to the previous experience gained from the pre-training. This way, the computation costs and time consumption are greatly reduced as compared to the previously reported methods. It can also be easily deployed on local or edge servers. It is worth noting that our ROA approach can also be transferred to other rapid learning strategies with fine-tuning, such as transfer learning (Pan and Yang 2010), which uses a previously trained back-bone network to quickly adapt to unseen domain.

The proposed ROA method thereby combines the advantages of offline and online training of the memristor networks. As compared to the inference-only memristor network, it achieves a similar performance due to the write-verified initial network with high precision that is implemented on hardware, and a more powerful generalization due to adaptation for a new task. Meanwhile, the fast in-situ adaptation of ROA reduces the entanglement between the network and the hardware, thereby mitigating the accuracy loss caused by the nonlinearity and asymmetry of online learning of the memristor hardware. In the cases of limited resources, the performance of ROA is expected to exceed both online and offline methods.

To further mitigate the effects of discrete weight updates with asymmetric nonlinearity in hardware network, we develop the following two measurement methods for training:

Regularization Constraint
Because of the nonlinearity, the changes of memristor conductance are not proportional to the number of input pulses. As shown in Figure 2B, the conductance change close to the extreme value is more subtle than the change along the opposite direction. In other words, the precision of memristor weights depends on the state of the memristor and updating direction. In addition, compared with the simulation results, the range of weights in hardware is limited. A good initial state by limiting the weight update is expected to make the update of memristor synapses more stable. Hence, we propose a regularization constraint of the initial weights in the loss function of the meta-training as follows:

$$\theta' = \theta - \beta\nabla\theta \sum_a L(D_{test}^{(a)}, \theta^{(a)}) - \gamma \nabla\theta g(\theta_0),$$  \hspace{1cm} (17)

where $\gamma$ is the rate of constraint. An example of the regularization constraint $g(\theta_0)$ is

$$g(\theta_0) = |\theta_0 - \rho| + |\theta_0 + \rho| - 2\rho,$$  \hspace{1cm} (18)

which restricts the initial weights in the range of $[-\rho, \rho]$. The experimental results show best performance in different tasks is achieved when $\rho$ is around 0.5.

Learning Rate Adjustment
The duration and amplitudes of pulses are fixed in the simulation. So, there is a number rounding to convert weight updating to integer numbers. However, the weight updating in the fine-tuning is usually too small to be retained in the rounding pulse number. The good news is that we can increase the inner learning rate to neutralize the influence partially. On the other hand, when the variation of devices is too large, the excessive change of weights would cause larger noises, which will adversely affect the performance. Thus, we set the inner learning rate according to the device properties, which expends at low noise levels and shrinks at high noise levels. The learning rate of the inner loop follows the setup in Antoniou et al. (2018), which is learnable for each step and each layer. We multiply the inner learning rate by a factor, called the relative learning rate. The best relative learning rate is determined by the noise level and task complexity as shown in Figure 3, which was based on experience. The details are reported in the next section.
EXPERIMENT

In this section, we describe the implementation details of the experiments and the results of our ROA model on few-shot learning tasks. A supervised few-shot learning task can be defined as an \( N \)-way \( k \)-shot learning task. Each task provides \( k \) labeled samples in each of the \( N \) classes, which have never been trained before. There are \( k \cdot N \) labeled examples in total (called a support set) in a single task. The task is to classify the unlabeled samples (called a query set) into one of these \( N \) classes. Thus, the accuracy of the random classifier in this task is \( 1/N \). The main challenge of a few-shot learning task is that only a few samples are given. Usually, \( k \) is a small number, such as 1 or 5. This is common in applications. For example, we do not need hundreds of photos of dogs to recognize what a dog is. It requires the agent to have sufficient prior experience in performing tasks.

Experiment Details

We conducted experiments on the Omniglot dataset (Lake et al., 2011) and miniImageNet (Ravi and Larochelle 2017). The Omniglot dataset is composed of 1,623 handwritten character classes from different alphabets. In each class, there are 20 instances in the dataset. We shuffled all classes and randomly split them into three parts: 1,150 for the training set, 50 for the validation set and 423 for testing. 15 samples are randomly picked in each class as the query set, and the rest are used as the support set according to the setting of the task. The MiniImageNet dataset is composed of 64 training classes, 12 validation classes, and 24 test classes, which is a subset of ImageNet. We evaluated our method on 5way-1shot, 10way-1shot and 20way-1shot learning tasks on the Omniglot and 5way-1shot learning task on the MiniImageNet.

The base model follows the same architecture in Antoniou et al. (2018), which has a 4-layer convolutional neural network with a \( 3 \times 3 \) convolutions and 64 filters in each layer, followed by a batch normalization, a ReLU nonlinearity, and a \( 2 \times 2 \) max-pooling. The last layer is a fully connected layer, which has the number of output channels corresponding to the task classes. The softmax function is applied to convert them into probability distributions over the classes. The Omniglot images are downsampled to \( 28 \times 28 \). For the MiniImageNet, the images are down sampled to \( 84 \times 84 \). The loss function is the cross-entropy error between the predicted and true classes. The training consists of 100 epochs and 500 iterations in each epoch. At the end of each epoch, we evaluated the model on the validation set. The model with the best performance on the validation set in all epochs is chosen as the final model for testing. The pre-training is done by precise computations. We assume that the process of mapping the network to memristors has enough steps to reduce the deviation of the initial network to zero. The task adaptation is \textit{in-situ} learning on the memristor performed by simulation. In each step of the weight update, the write noises as described in Eq. 7 are added to the synapse. For comparison, the results with ideal weights are reported as the origin in the green dashed line. All experimental results were repeated four times, and then the average value was taken.

Result Analysis

In this section, we compare ROA with offline learning and online learning. The task of the traditional learning method for memristor networks is quite different from the few-shot learning, which is usually a supervised task with a large training dataset. For offline learning, we write a well-trained network on few-shot task by using MAML to the memristor array with limited write-verify steps. More inner update steps in meta-learning are believed to help to improve performance. Here, more update steps are added on memristors as an online learning scheme for comparison.

Comparison With Hardware Inference

In the comparison between offline learning and ROA, we used the same few-shot task but trained a network with ideal conditions in the simulator as the offline network. The parameters in the initial network for an offline learning follow a Gaussian distribution, while the initial network is the pre-trained network in ROA. Obviously, the offline inference can achieve results comparable to software, and there are enough of iterative writing steps to eliminate the variations in memristors. For comparison, they have the same number of update steps on hardware. Then, the trained network is mapped to the memristor array by one step writing. The ROA also updates its weights in the memristor array in one step. The tasks and training settings of the two networks are identical. The results are shown in Figure 4. We can see that due to the limitation of the iterative update steps, the offline schemes could not achieve similar performance when the write noise is zero. The accuracy rapidly drops when the noise increases. When the write noise is more than 0.3, its performance is close to random guessing. For a new unseen task, ROA only needs one update step, which is much more efficient than the offline scheme.

Comparison With -More Update Steps

Here, we compare the results of 1-step update and 5-step update. The weights are updated in one step with ROA while the weights are updated in five steps with online learning schemes. The initial networks are pre-trained for their schemes separately. The results are shown in Table 2, Figure 3. There is no significant discrimination between the two different conditions when the noise level is at low. The greater the noise, the lower the accuracy. Depending on the task, the accuracy of 5-step update will drop significantly when the noise reaches a certain level. The accuracy of 1-step update decreases more slowly. The more classes in the task, the smaller the decrease in the threshold of 5-step update. Their best learning rate under different write noises also has a similar declining trajectory. The intuitive explanation is that the accumulation of errors in multiple steps causes the rapid decline. Multi-step updates are not suitable for noisy hardware networks, especially in the case of complex tasks. In other words, it is not a good choice to train a network entirely on the memristor with hundreds of updates in accordance with the online learning methods.

Ablation Study

In this section, we further conduct several ablation experiments to demonstrate the functionality of our method. We compare ROA with ROA without constraint (ROA-WC), no adjustment on
learning rate (ROA-FLR) and MAML baseline (ROA-WC-FLR) in different write noise, respectively. The results are shown in Figure 5.

**Impact of Constraint**

We investigated the impact of constraints on the accuracy of one-shot tasks in different ways. The comparisons of accuracy are shown in Figure 5, Table 2. The constraint used is Eq. 18 with \( \rho = 0.5 \). When \( \rho = 1 \), the range of constraint is the same as the range of synaptic weights. We treat it as ROA without the constraint. As shown in Figures 5A,B,E, the constraint improves the accuracy by more than 3% when \( \sigma_{WN} \) increases to 4. But the accuracy of these two approaches is similar in the task of 20-way 1-shot in Figure 5C.

We further evaluated the wider network with 128 filters for this task.
in Figure 5D. It shows that the accuracy of ROA is improved by about 2% for wider networks, but the accuracy of ROA without constraint is even slightly reduced in a high-noise setting. The results suggest that the network capacity can help improve performance only when the network is constrained under noises. The constraint is only effective under noises, otherwise there is no obvious improvement under ideal conditions.

**Impact of Learning Rate Adjustment**

The best learning rate is determined by the validation set in the experiment. Figure 3 plots the learning rates against write noises. As the noise increases, the best learning rate increases slightly at the beginning, $\sigma_{WN} < 1$, and then decreases as the accuracy decreases. The best learning rate would drop below 1 (about 0.5). The unexpected effect is too noisy for the network. Furthermore, we also compared the results between the original learning rate (keep at 1) and the best learning rate in Figure 5, Table 2 to illustrate the superiority of our method. Similar to the previous item, their difference at low noise is very small, and increases with the increase in write noise, especially for more complex tasks. The accuracies of 5way-1shot, 10way-1shot and 20way-1shot tasks on Omniglot and 5way-1shot tasks on MiniImageNet are improved by about 4, 7, 15, and 5%, respectively, when the $\sigma_{WN}$ is greater than 2. The impact of learning rate and write noise in 5way-1shot Omniglot tasks is plotted in a heatmap as shown in Figure 6. The result suggests that the best learning rate is about 2 for Omniglot and 4 for MiniImageNet under acceptable noise.

**DISCUSSION AND CONCLUSION**

In this work, we developed a bi-level meta-learning scheme, ROA, for memristor neural networks. It is a hybrid approach that combines online learning and offline learning, which can effectively alleviate the impact of the non-ideal properties of memristors through one update step. A simulator was built based on the parameters extracted from our memristor devices and evaluated using the Omniglot dataset and MiniImageNet dataset. Our experimental results demonstrate that the ROA method can significantly improve data efficiency and training speed, thereby achieving better performance than multi-step adaption and offline learning under similar conditions. In addition, our method shows a strong robustness to noise, which facilitates the real-world applications of memristor networks. The results suggest that, with the proposed, the memristors are suitable as an accelerator for rapid learning hardware rather than just a hardware inference or in-situ learning with massive updates.

Moreover, memristor networks and the ROA method can benefit from each other. The rapid adaption of ROA requires that the weights in the neuromorphic hardware have on-chip plasticity, which can be easily achieved by memristor networks. On the other hand, the one-step adaption allows the hardware network to extricate the weight update from the non-ideal properties of memristors, thereby reducing the accuracy loss in the mapping process. Collectively,
memristors are very suitable for accelerators to achieve learning-to-learn capability. Our ROA scheme can improve the performance of memristors, and facilitate broad applications in neuromorphic architecture. The rapid adaptation process could be implemented in a local mode without the support of cloud servers, indicating a low adaptation latency. Hence, the users’ personal data do not need to be uploaded to server, ensuring privacy and security. Furthermore, the flexible learning scheme can benefit hardware neural networks to handle uncertain environments and individual demands.

DATA AVAILABILITY STATEMENT

The original contributions presented in the study are included in the article/Supplementary Material, further inquiries can be directed to the corresponding author.

REFERENCES

Agarwal, S., Plimpton, S. J., Hughart, D. R., Hsia, A. H., Richter, I., Cox, J. A., et al. (2016). "Resistive Memory Device Requirements for a Neural Algorithm Accelerator," in 2016 International Joint Conference on Neural Networks (IJCNN), IEEE, 2016, Vancouver, BC, Canada doi:10.1109/ijcnn.2016.7727298
Al-Shedivat, M., Bansal, T., Burda, Y., Sutskever, I., Mordatch, I., and Abbeel, P. (2018). "Continuous Adaptation via Meta-Learning in Nonstationary and Competitive Environments," in 6th International Conference on Learning Representations, 2018, Vancouver, BC, Canada, April 30-May 3, 2018.
Andrychowicz, M., Denil, M., Gomez, S., Hoffman, M. W., Pfau, D., Tom, S., et al. (2016). "Learning to Learn by Gradient Descent by Gradient Descent." Advances in Neural Information Processing Systems 29: Annual Conference on Neural Information Processing Systems 2016, Barcelona, Spain, December 5–10, 2016.
Antoniou, A., Edwards, H., and Amos, S. (2018). "How to Train Your MAML," in 7th International Conference on Learning Representations, 2019, New Orleans, LA, May 6–9, 2019.

AUTHOR CONTRIBUTIONS

WZ was in charge of the simulated experiment and performed the analysis. YaW was in charge of the simulator of devices. XJ contributed to experiment data of real memristor. WZ and YuW wrote the manuscript. RZ directed this work and revised it. All authors contributed to the article and approved the submitted version.

FUNDING

This work was partly supported by the National Nature Science Foundation of China (No. 61836004, No. 62088102), National Key R&D Program of China 2018YFE0200200, Brain-Science Special Program of Beijing under Grant Z181100001518006, Z191100007519009, and CETC Haikang Group-Brain Inspired Computing Joint Research Center.

Bohnstingl, T., Scherr, F., Pehle, C., Meier, K., and Maass, W. (2019). Neuromorphic Hardware Learns to Learn. Front. Neurosci. 13 (483). Available at: https://www.frontiersin.org/article/10.3389/fnins.2019.00483. doi:10.3389/fnins.2019.00483
Cai, F., Correll, J. M., Lee, S. H., Lin, Y., Bothra, V., Zhang, Z., et al. (2019). A Fully Integrated Reprogrammable Memristor-CMOS System for Efficient Multiply-Accumulate Operations. Nat. Electron. 2 (7), 290–299. doi:10.1038/s41928-019-0270-x
Chen, P.-Y., Kadetotad, D., Xu, Z., Mohanty, A., Lin, B., Ye, J., et al. 2015, Technology-design Co-optimization of Resistive Cross-point Array for Accelerating Learning Algorithms on Chip, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE,Grenoble, France doi:10.7873/date.2015.0620
Choi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., et al. (2016). Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), Seoul, Korea (South), 18-22 June 2016 (IEEE), 27–39. doi:10.1145/3007787.3001140
Choi, S., Sheridan, P., and Lu, W. D. (2015). Data Clustering Using Memristor Networks. Sci. Rep. 5, 10492. doi:10.1038/srep10492
