Characterizing WDT Subsystem of a Wi-Fi Controller in an Automobile Based on MIPS32 CPU Platform Across PVT

Sukrutha A. Jain1 · Avinash Bharadwaj2 · Chandrashekar Murthy Bisalavadi Nanjappa3

Received: 19 December 2020 / Accepted: 12 March 2021 / Published online: 27 May 2021
© The Author(s), under exclusive licence to Springer Nature Singapore Pte Ltd 2021

Abstract
Currently due to the increase in stress in the present lifestyle, there is a need for people to choose automated cars for transportation purpose. As a result, the controllers incorporated in the automobiles must be critically characterized to ensure the safety, security and comfort of the users. Initially, the chip is verified after the design level which is called verification. Then the design is fabricated into a Silicon which is referred as SoC. Post-Silicon validation is a critical characterization process in which the modules of the system are evaluated after the SoC is manufactured. The whole SoC consists of various Sub-modules among which WDT is one of the crucial and most common block found in all silicones. Yet validation of this module has to be done so as to guard the system from going into an hang-over due to some malfunction in hardware devices in the real-time environment or some software faults. This paper emphasizes the characterization of the watchdog timer in a Wi-Fi controller based on MIPS32 CPU platform across PVT. Hence the watchdog timer module is critically characterized across PVT to stress test the system and the obtained data logs are analyzed to form a comprehensive report.

Keywords SoC · Watchdog timer · MIPS32 · Validation · Characterization

Introduction
An automated car which when in auto mode after setting the destination will drive the user safely. This module ensure a fail-safe mode using WDT and various timer modules. It reduces the risk of accidents and delivers the passengers to their location safely. It not only takes care of the user but also the pedestrians but also the automobile. The controller acts as an ECU which controls the engine management system, headlights, locking system, infotainment systems etc., which is also used to communicate with the other automobiles on the road.

Post-Silicon validation is a process in which the fabricated SoC (System on Chip) is characterized for adherence to all specified functional and electrical features; or deviations in a lab setup. This is done by assembling the fabricated and packed SoC (referred to as DUT hereon) on a test-bench with associated other components which are required to characterize the system depending upon the purpose for which the SoC was designed for.

The main goal of this paper is to characterize all use cases of the device to ensure that the SoC functions as expected and meets the customer needs and specifications. System-level validation is done on the devise where the actual software program is fed into the DUT through an IDE and then run on the headwear. Validation is performed for each and every blocks of the sub-module and then the whole sub-module is evaluated to confirm the combined functionality of the sub-module. Then the related sub-modules are made to communicate and interact with each other. Therefore the
whole SoC is validated from internal pins to the peripherals for various types of input combinations.

Initially, the specifications-related limitation of the device is understood by referring to the Design, Objective, Specification, Programmers Guide, User Reference Manual and Data Sheets of the DUT. Familiarities with the schematics of the test board are also prerequisites. Then a validation plan is prepared keeping in view all the characteristics key features of the sub-module. It should cover all the logical and variable test cases of the module covering each and every feature as mentioned in the document. So that it provides assurance that the DUT meets the pre-determined specifications. A validation procedure is prepared to promise means of executing those test cases. The test suite is built to implement those listed cases as per the prepared procedure. These test suites are run on a few samples of DUT to check it’s adherence to specifications, reliability, accuracy and interoperability of the DUT in real-time systems. Collected data is analysed and summarized in the form of reports which are then used to update datasheets and other customer visible literature.

Major advantages of the validation process is to provide documented evidence that DUT adheres to it’s design specifications and thereby eliminate the probability of product recall from the market. It helps to consolidate the silicon parts usage depending on the specified range of operation.

The WDT can be a sub-module within the Chip or it can be a hardware timer out-side the module. It can be either internal or external WDT but the functionality of it to reset the CPU if the main program fails to reset the WDT does not change. The period register is fed with a value that is the maximum time delay or elapse time required for the long sub-program to be executed. If the time elapses the WDT gives out an interrupt which is given to the system as an NMI. During the execution of the main program watchdog timer is serviced periodically i.e. the WDT timer/counter is reset. If the CPU becomes busy or hangs up executing some erroneous software program then watchdog timer helps the system to get back to it’s normal routine by resetting the system.

Literature Survey

The paper “Design of Watchdog Timer for Real Time Applications” explains a part of the engineering and plan of a better-quality windowed guard dog clock and its execution in FPGA. The guard dog clock turns totally autonomous of the processor and licenses changing the clock limits as indicated by the application. A few blame recognition procedures are incorporated with the guard dog for the primary discovery of whimsical programming modes. It has the capacity to distinguish the disappointment type and then permits the product adequate time for storing required data, before starting a reset [1].

The paper “High-Voltage Watchdog Timers Enhance Automotive System Safety”, explains a vehicle-operating mode that allows a fail-safe mode to be entered and permits the vehicle to be driven home slowly. Limp-home mode can be implemented so that a faulty car can get its passengers home safely while limiting damage to the car’s engine and other components. Limp home includes both the engine-management system and the ancillary safety equipment, such as lights and windshield wipers, which are generally controlled by the body control unit (BCU) [2].

“TPS3813-Q1 Processor Supervisory Circuits With Window-Watchdog” explains the TPS3813-Q1 supervisory circuits provide circuit initialization and timing supervision, which are primarily for DSPs and processor-based systems. The paper also describes the pin configuration of the chip and functionality in detail [3].

The paper “A Design and Implementation of Watchdog Based on Observer Pattern and Finite State Machine”, proposes and explains a method with Observer Pattern and Finite State Machine for watchdog design. The simulation indicates that it will greatly improve the reliability and maintainability of the program because sophisticated protection strategies can be implemented easily without having too much unmanageable control logic [4].

Paper “Connectivity verification of Zynq UltraScale + MPSoC With TTC and WDT Interrupts”, presents the basic Connectivity verification of TTC and WDT blocks with performing write and read operations (connectivity checks) to the appropriate registers by using the advanced extensible interface (AXI) and Advanced Peripheral Bus (APB) in the whole architecture with different interrupts [5].

Article, “An Improved Watchdog Timer to Enhance Imaging System Reliability In The Presence Of Soft Errors” explains Satellite/Ariel imaging frameworks is situated at the highest elevations. It also examines the impact of transient blames on-chip basis imaging frameworks [6].

“FPGA Implementation of Multiple Hardware Watchdog Timers for Enhancing Real-Time Systems Security” paper manages to verify the ongoing frameworks by giving them extra external guard dog clocks. It proposes the fundamental idea of the numerous equipment guard dog clocks framework which depicts the proposed design of the framework giving 256 equipment guard dog clocks [7].

The paper “A Design and Implementation of Watchdog Based on Observer Pattern and Finite State Machine”, presents, a strategy with Viewer Pattern and Finite State Machine for guard dog execution is proposed [8].

“Application of Software Watchdog as a Dependability Software Service for Automotive Safety Relevant Systems”, confronts the difficulties coming about because of the
expanding thickness of the user programming segments and higher reliability prerequisites of things to come wellbeing frameworks in the car hardware, a constancy programming administration to screen singular application programming parts in run time is required so as to improve the general framework trustworthiness [9].

“Improved watchdog timer for control the IBM PC based autonomous computer systems” describes the watchdog timer as personal and embedded computers that utilizes the keyboard communication port. The device generates the special scan codes periodically which awaits corresponding answer (scan codes for toggling the LED indicators on the keyboard) from the monitored system. When it does not receive the answer, it resets the whole system [10].

In “FPGA-based concurrent watchdog for real-time control systems” it deals with the FPGA implementation of the customized watchdog processor for a particular embedded system. In this case, the circuit does not provide a timer for the several processes but provides more complex fully customized functionality. It provides a reasonableness check on some variables [11].

“Embedded Systems with Increased Reliability Using the Multiple Watchdog Timers Approach”, describes the prototype CPLD implementation of a system which includes only one watchdog timer and communication interface. It also explains the enhanced and optimized architecture of the multiple hardware watchdog timer system [12].

Methodology

A watchdog timer is a free-running timer which consists of a hardware timing device which is repeatedly serviced by a software program routine. It watches the device and acts as a fail safeguard. It safeguards the system by acting as a barrier against deadlock or lockup or execution of the endless loop.

The main program consists of a WDT reset routine which is executed periodically at regular intervals repeatedly, if not the CPU will be reset by the guard dog timer which is why it’s named as watchdog timer. Figure 1 explains the functionality of the watchdog timer. The WDT can be a sub-module within the Chip or it can be a hardware timer out-side the module. It can be either internal or external WDT but the functionality of it to reset the CPU if the main program fails to reset the WDT does not change.

Working of Timer Module

Generally watch dog timer will always be in enabled state, as a precautionary measure to avoid the device the device from going into a hang-over state or a software malfunction. The required time lapse can be configured in the period register. Various WDT time-out periods can be configured as per the user needs to delay the rate of incrementing of the counter. This in turn increases the WDT time-out or in other words more time can be allocated to critical sub-routines of CPU. WDT is one of the wake source to wake the device from either idle or sleep modes.

Key features of WDT module include the software and hardware controllability of the module. It has time-out period which can be configured by the user. WDT period registers can be configured by the user as per their needs. The counter counts at the rate of input clock and pre-scalar value. The comparator compares both the counter and period register values periodically, when they both match then the WDT reset event is enabled to reset the system. The WDT is a hardware free-running timer which uses the low-power RC oscillator as the base clock. As it’s a free-running clock it does not need any external components to maintain the module’s functionality. Therefore, the WDT will continue it’s operation even if the system’s primary clock source i.e., the crystal oscillator which remains non-functional under normal operation like in Sleep mode.

It has two separate counters, Run mode counter and Sleep mode counters. It has an added advantage as Run mode counter only works in run mode and retains the value till the system exits from sleep mode. The Sleep mode counter remains active only in sleep or idle modes (Fig. 2).

Clock Source

The WDT is a free-running timer with a configurable post-scaler. The counter is clocked with an external reference clock until the counter value exceeds the period register value. If enabled, the WDT will never stop it’s operation operate even if the main processor clock (e.g., the crystal oscillator) fails. The clocks are selected based on the select line of the MUX. The different clocks that can be provided are SOSC (Secondary Oscillator), LPRC or pb clock.

Window Mode

The WDT can have two modes of operation, Windowed and non-Windowed. In Windowed mode, software can clear the WDT counter only when the counter is in its final window
range before a period match occurs. There are four window size options (25%, 37.5%, 50% and 75% of the total WDT period). The window size is determined by the configuration fuses. If the software tries to reset out-side the window range then it causes device reset instead of counter reset. In non-Windowed configuration mode, software can clear the WDT counter any time before the period match occurs. This mode can only be activated in run-mode.

### WDT Period Selection

The internal LPRC Oscillator is used as the clock source, which nominally has a frequency of 32 kHz. Therefore a nominal time-out period of 1 ms is provided by it if post-scalars are not configured.

### WDT Post-Scalars

The WDT has a 5-bit post-scaler to create a wide variety of time-out periods. This post-scaler provides 1:1 through 1: 1,048,576 divider ratios. Time-out periods that range between 1 ms and 1048.576 s (nominal) can be achieved using the post-scaler. The time-out period of the WDT is calculated as the following formula:

\[
\text{WDT Period} = 1 \text{ ms} \times 2^{(\text{Pre-scaler})}
\]

The SoC is subjected to all possible electrical stress conditions that it may face in the real time environment. Initially the WDT is disabled and then check if software and hardware enable features work. A general purpose pin (GPIO) is used to check functionality in windowed and gate mode of operation. The time out period is read by using the asserted and deserted bits of GPIO using the oscilloscope and then comparing both the measured and the expected time out periods. Characterization of the period and Special Function Registers (SFR) by software write using CPU. Windowed functionality is validated by ensuring that an attempt to clear the WDT out-side the window range will cause a CPU and
the software can clear the WDT any time before the period match occurs. The checks can be summarized as in Fig. 3.

Special function registers (SFRs) act as an interface between the core and peripheral hardware functionality of the DUT. They are commonly mapped into the processor’s address space. So this test is done to validate whether all the bit fields in the WDT related registers are set to the default values as per the document [13].

Counter test is performed to ensure that the internal counter of WDT is ticking and working as expected. Software enable/disable provides flexibility to the user to choose when to have WDT functionality enabled or disabled. Hardware enable/disable ensures that the module can even be controlled by using fuse bits or Reset button. CPU Reset test ensures that WDT causes CPU reset in all the modes i.e. run mode, idle mode and sleep mode. Window mode tests validates the functionality of the module in different modes and the WDT reset event takes place only within the specified window range and if attempted to clear it outside the window range, then it leads to devise reset.

The test suit is run on several parts selected at random across process skews, a specified range of operating voltage and temperature (PVT) to check reliability, accuracy, compatibility of the chip with real-time operating systems. These collected data are analyzed and summarized as in Table 1. There was potential for inaccuracies in counter countdown due to low distribution part-specific fall out of on-chip low power RC oscillator with a predominantly low-temperature trend (Figs. 4, 5, 6, 7, 8).

The overall summarized graph with all test cases to analyze the whole module is as shown in Fig. 9.

### Table 1

| Test Description | Status | Explanation |
|------------------|--------|-------------|
| Special function register test | Pass | Therefore it Satisfies the documented default values of registers |
| Counter test | Fail | Some test cases have failed due to mismatch between measured and expected time periods |
| Software/hardware enable | Pass | Therefore it Satisfies the functionality of the block that it can be enabled by software switch and fuse bit, but cannot be disabled by software |
| WDT window mode | Fail | This test case is violating CPU reset functionality across VT at different window modes randomly |

### Conclusion

This paper presents the method to characterize the Watchdog timer subsystem of a Wi-Fi module based on a MIPS32 platform across VT. This module can be incorporated in an automobile to increase the safety and reliability of the system. It demonstrates the method of validating and characterizing the functionality a subsystem using the Test suit. The Watchdog timer is characterized to ensure the features and reliability of the devise in the real-time environment. Therefore WDT is critically characterized to make sure that it satisfies all its functional and electrical behaviors. The data logs are studied in detail and comprehend the test cases into a detailed encapsulated report.
Fig. 4 Analysis of counter reset test

Fig. 5 Analysis hardware enable test
**Fig. 6** Analysis of software enable test

**Fig. 7** Analysis of special function register test

**Fig. 8** Analysis of WDT window mode test
Acknowledgements

This work was supported by Microchip Technology Inc.

Reference

1. Shilpa S, Umashankar Ch, Prasad SVS. Design of watchdog timer for real time applications. IJITEE. 2019;8(92):695–7.
2. Robert Regensburger. High-voltage watchdog timers enhance automotive system safety. Automotive Product Definitions, Maxim Integrated Products, Germany Jan 05, 2012.
3. TPS3813-Q1 processor supervisory circuits with window-watchdog. Texas Instruments, October 2019.
4. Xinyun L, Shihang C, Wenqiang S. A design and implementation of watchdog based on observer pattern and finite state machine. In: IEEE international conference on reliability, maintainability and safety (ICRMS); 2014, pp. 407–411.
5. Rajani A, Vijitha JP. Connectivity verification of Zynq UltraScale+ MPSoC With TTC and WDT Intermits. In: International Conference on Electronics, Communication and Aerospace Technology, ICECA 2017.
6. El-Attar AM, Fahmy G. An improved watchdog timer to enhance imaging system reliability in the presence of soft errors. In: Signal Processing and Information Technology, 2007 IEEE International Symposium on. IEEE, 2007, pp. 1100–1104.
7. Pohronska M, Krajcovic T. FPGA implementation of multiple hardware watchdog timers for enhancing real-time systems security. In: EUROCON-international conference on computer as a tool (EUROCON), 2011 IEEE. IEEE, 2011, pp. 1–4.
8. Xinyun L, Wengiang S, Shihang C. A design and implementation of watchdog based on observer pattern and finite state machine. In: International conference on reliability, maintainability and safety (ICRMS), 2014.
9. Xi C, Juejing F et al. Application of software watchdog as a dependability software service for automotive safety relevant systems. In: 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2007.
10. Kochan, Kopylchak R, Korkishko. Improved watchdog timer for control the IBM PC based autonomous computer systems. In: Modern problems of radio engineering, telecommunications and computer science, 2002, pp. 181–182.
11. Giaconia G, Di Stefano A, et al. FPGA-based concurrent watchdog for real-time control systems. Electron Lett. 2003;39(10):769–70.
12. Pohronska M, Krajcovic. Embedded systems with increased reliability using the multiple watchdog timers approach. In: Pinker J, editor. 2010 International conference of applied electronics proceedings. University of West Bohemia in Pilsen; 2010. p. 273–6.
13. Microchip Technology Internal Documents.

Publisher’s Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.