Silicon Oxide is a Non-Innocent Surface for Molecular Electronics and Nanoelectronics Studies

Jun Yao,1 Lin Zhong,*2,3 Douglas Natelson,*3,4 and James M. Tour*2,5

1Applied Physics Program through the Department of Bioengineering; 2Department of Computer Science; 3Department of Electrical and Computer Engineering; 4Department of Physics and Astronomy; 5Department of Chemistry, Rice University, 6100 Main St., Houston, Texas 77005

*Email addresses: lzhong@rice.edu; natelson@rice.edu; tour@rice.edu

Abstract Silicon oxide (SiOₓ) has been widely used in many electronic systems as a supportive and insulating medium. Here we demonstrate various electrical phenomena such as negative differential resistance, resistive switching and current hysteresis intrinsic to a thin layer of SiOₓ. These behaviors can largely mimic numerous electrical phenomena observed in molecules and other nanomaterials, suggesting that substantial caution should be paid when studying conduction in electronic systems with SiOₓ as a component. The actual switching can be the result of SiOₓ and not the presumed molecular or nanomaterial component. These electrical properties and the underlying mechanisms are discussed in detail.

Introduction

Because of its good insulating properties and mature technologies in fabrication, SiOₓ has long been used as a passive and insulating material in electronics. In the construction of typical two-terminal electronic devices, it is frequently used as a supporting substrate for a pair of planar electrodes, or as an insulating spacer between a pair of vertical ones.
Topologically, this E-SiO\textsubscript{x}-E (E denotes electrode) system defines a gap structure across which material of interest can be bridged and electrically measured. Since SiO\textsubscript{x} ordinarily contributes negligibly to conduction, the measured electrical properties are solely attributed to the material of interest. Through this approach, electrical transport properties in various molecules and nanomaterials have been investigated.\textsuperscript{1-13}

Recently, however, it has been shown that this traditionally passive SiO\textsubscript{x} can be readily converted into an electrically active material for resistive switching memories.\textsuperscript{14} The conduction and switching occurs through voltage-driven formation and modification of a pathway of silicon (Si) nanocrystals (NCs) embedded in the SiO\textsubscript{x} matrix, with SiO\textsubscript{x} itself also serving as the source for the formation of Si NCs.\textsuperscript{14} This mechanistic picture reveals the intrinsic property of conduction in SiO\textsubscript{x} and therefore results in electrode-independent switching in SiO\textsubscript{x}.\textsuperscript{15} While efforts have been directed toward SiO\textsubscript{x} device fabrication, performance and switching mechanisms,\textsuperscript{14,16} little attention has yet been paid to the implications of this conduction upon other electronic systems that use SiO\textsubscript{x} as a device component. In particular, in molecular systems, the spacing between the electrodes tends to be close in order for the molecules, either monolayers or multilayers, to be bridged between the pair of electrodes. Consequently, at modest voltages, high local electrical fields are attained in the gap defined by the pair of electrodes. It is then of critical importance to determine whether the measured electrical phenomena are truly the result of molecular conduction or resulting from SiO\textsubscript{x} conduction induced by the high electrical field.
In this article, we demonstrate that negative differential resistance-like (NDR-like) current-voltage (IV) curves, resistive switching and current hysteresis are intrinsic to the thin layer of SiO$_x$. These behaviors can largely mimic electrical phenomena observed in molecular and nanoelectronic systems, suggesting substantial caution must be paid when studying conduction in nanoscale systems that use SiO$_x$ as an isolating layer. Starting with a plausible molecular NDR effect, we then show that this NDR-like behavior is actually from the SiO$_x$ itself. This is done by reproducing the same effect in a bare system without the molecules. Furthermore, by employing a carbon-nanotube network to mimic a nanoelectronics study, we show that the initial conduction assists and eventually evolves into SiO$_x$ conduction. The electrical behavior and properties of SiO$_x$ conduction are further discussed, providing potential guides to allow SiO$_x$ conduction to be distinguished from other nanoelectronic behaviors. It should be noted that previous studies$^{14,16}$ have mainly focused on the memory properties of SiO$_x$ with layer thicknesses $>$30 nm, whereas here electrical phenomena are discussed in SiO$_x$ at a thickness between 2 nm (surface native oxide) and 10 nm, closer to molecular dimensions.

Results and Discussion

1. Bistable NDR-like behaviors and resistive switching

To sandwich molecules between a pair of electrodes, vertical polySi-SiO$_x$-polySi (x $\sim$ 2) stacking structures with diameters of 100 µm were fabricated as illustrated in Fig. 1a. Highly doped polySi layers ($\rho < 0.005$ Ω·cm, thickness = 70 nm) are used here as both top and bottom electrodes to exclude any effects due to motion of metal from the electrodes.$^{17,18}$ The two electrodes were spaced by a SiO$_x$ layer with a thickness of 10 nm. By etching away some portion of the SiO$_x$ at the vertical edge in a 10:1 buffered oxide
etch (J. T. Baker), a vertical nanogap system was defined and molecules can be assembled in the nanogap. This structure is similar to other vertical molecular systems in which SiO$_x$ layers were used as insulating and supportive spacers between the top and bottom electrodes. 3-Aminopropyltriethoxysilane (APTES) molecular layers at an estimated thickness of 10 nm were then assembled onto the vertical SiO$_x$ surface in the nanogap, following a process described in the literature. All of the electrical characterizations were performed under vacuum (10$^{-5}$ Torr) at room temperature. The successful assembling of the molecules is indicated by the increased conduction compared to that of a pair of bare electrodes (inset in Fig. 1b). During a subsequent series of consecutive voltage sweeps from -12 V to +12 V, the current level gradually increased until it reached a certain value after several voltage sweeps; during this process, NDR-like $IV$ curves were persistently observed (Fig. 1b). The NDR-like behavior was approximately symmetric in the negative and positive voltage regions, and was very similar to that observed in OPE molecules assembled in metal nanogaps on a SiO$_x$ substrate.
Figure 1. (a) Left panel: Schematic of a vertical polySi-SiO$_x$-polySi structure (70 nm-10 nm-70 nm) and the electrical-characterization setup. The diameter of the structure is 100 µm. Right panel: an enlarged schematic of the nanogap defined at the vertical edge in which APTES molecular layers are assembled. (b) Consecutive voltage sweeps (-12 V $\rightarrow$ 12 V) in a device with APTES molecular layers as shown in (a). The numbers indicate the voltage-sweep orders. Inset shows the conduction before (black curves) and after
(color curves) APTES assembling in several devices, with each curve corresponding to one device. (c) $IV$ curves (-10 V $\rightarrow$ +10 V) in a bare polySi-SiO$_x$-polySi device without molecules. Note that the device was thermally annealed at 600 °C for 10 mins in a reducing environment (Ar/H$_2$ =450/150 sccm) prior to the electrical characterization. The top inset shows one of the $IV$ curves in the positive bias region in a $\log(I)-V^{1/2}$ format. The bottom inset shows a schematic of the vertical edge on which no molecules are assembled.

A control experiment in which no APTES molecules were assembled in the polySi-SiO$_x$-polySi nanogap shows almost the same NDR-like behavior (Fig. 1c). The absence of molecules here indicates that the NDR-like behavior in the previous system was not intrinsic to the molecules. Instead, it resulted from the soft breakdown of the SiO$_x$ layer at the vertical edge$^{14}$ region by the high electrical field built in the nanogap. The gradually increased current level upon continuous voltage sweeps (Fig. 1b), deviating from the initial conduction (inset in Fig. 1b), was a signature of the electroforming$^{20}$ process in SiO$_x$. In fact, similar NDR-like behaviors were first described in the 1960s in silicon-rich M/SiO$_1$/M (M denotes metal) sandwiched systems.$^{21}$ While different models were proposed for the mechanism,$^{22}$ the exclusive use of metal electrodes often led to a mechanistic picture of conduction by metal defects injected from the electrodes.$^{21}$ The defective silicon-rich SiO$_1$ system and the extrinsic metal-filamentary picture have likely contributed to the neglect of the potential conduction from SiO$_x$ in other electronic systems, where $x$ is usually close to 2 to ensure a good insulating property. Indeed, a recent study$^{14}$ revealed details of SiO$_x$-generated switching: the voltage-driven electrochemical processes can induce local reduction of SiO$_x$ to form Si nanocrystalline
pathways and lead to resistive switching and conduction intrinsic to SiO$_x$. Consequently, the switching is electrode-independent and can be realized in SiO$_x$ with an $x$ value close to 2.

**Figure 2.** (a) An illustration of the “extrapolation rule” in a log($I$)-$V^{1/2}$ format. (b) Consecutive IV curves in a bare vertical polySi-SiO$_x$-polySi device as illustrated in Fig. 1c (lower inset). The numbers indicate the voltage-sweep orders. The solid curves are
voltage sweeps from 0 to a value above $V_{\text{max}}$, with blue, red, and black curves correspond
to $0 \text{ V} \rightarrow +11 \text{ V}$, $0 \text{ V} \rightarrow +9 \text{ V}$, and $0 \text{ V} \rightarrow +7 \text{ V}$, respectively. The dashed curves are
voltage sweeps from 0 V to a value (+6 V) close to $V_{\text{max}}$. ‘Read’, ‘Set’, and ‘Reset’
regions are defined by $V_{\text{th}}$ and $V_{\text{max}}$ as shown in the figure. (c) Top panel: A series of
voltage-pulse sets of (+5 V, +7 V), (+5 V, +9 V), and (+5 V, +11 V) working as
programming voltages. Bottom panel: corresponding memory states read by a +1 V
pulses. Note the programming current is not shown here. The data indicates that a set
voltage of +5 V programs the device into the ON state (level 0), whereas reset voltages of
different magnitudes (+7 V, +9 V, +11 V) program it into different OFF states (Level 1,
Level 2 and Level 3).

In light of the Si-pathway conduction, the NDR-like behavior can be a result of voltage-
driven structural changes in the conducting pathways or filaments. For example, the
conductance increase and decrease correspond to the construction and destruction of the
conducting filaments, respectively. Therefore, the resistance of the SiO$_x$ depends on the
history of the voltage sweeps that modified the filaments. For example, if a voltage
sweeps above $V_{\text{max}}$ (the voltage at the NDR peak) and then drops fast to 0 V, the resultant
resistance of the SiO$_x$ corresponds to the value at this voltage and can be estimated
through an “extrapolation rule”. This is illustrated in Fig. 2a in which the $IV$
relationship is presented in a $\log(I)-V^{1/2}$ format, since generally the conduction in SiO$_x$ is
dominated by tunneling having the characteristic of $\log(I) \propto V^{1/2}$ (see upper inset in Fig.
1c). If a voltage sweeps to $V_f$ and then drops quickly to 0 V, it is expected that the
conductance of the SiO$_x$ has been changed to $G_f$ which can be estimated by drawing an
extrapolation line parallel to the initial NDR curve in the $V < V_{\text{max}}$ region (Fig. 2a). In a
similar way, lower conductance $G_2$ can be achieved by sweeping to a voltage $V_2 (V_2 > V_1)$. This rule is well-demonstrated in the actual $IV$ curves in Fig. 2b in which each starting conductance (dashed curves) depends on the previous voltage sweep (solid curves) through the “extrapolation rule”. The $IV$ curves in Fig. 2b also define the ‘read’, ‘set’, and ‘reset’ regions that are usually identified in resistive switching devices. The ‘reset’ region is at $V > V_{max}$ as voltages in this region reset the SiO$_x$ to lower-conductance states. And the ‘set’ region begins at a threshold voltage $V_{th}$, at which the lower conductance suddenly increases and deviates from the original $\log(I) \propto V^{1/2}$ curve in the ‘read’ region.

For the above reasons, multilevel nonvolatile resistive memories can be realized by applying voltage pulses of different magnitudes (see Fig. 2c). And since the behavior implies both nonvolatile high-conductance (ON) and low-conductance (OFF) states, it can have the appearance of NDR and has been referred to as bistable NDR.\textsuperscript{23}
**Figure 3.** *IV* curves in a vertical polySi-SiO$_x$-polySi (70 nm-10 nm-70 nm) device by different voltage-sweep modes: (a) single backward sweeps (+10 V $\rightarrow$ 0 V); (b) single forward sweeps (0 V $\rightarrow$ +10 V); (c) Double sweep (0 V $\rightarrow$ +10 V $\rightarrow$ 0 V) starting with an ON state; (d) double sweep (0 V $\rightarrow$ +10 V $\rightarrow$ 0 V) starting with an OFF state. The arrows indicate the sweep directions and the numbers indicate the sweep orders.

For the above discussion, depending on the voltage-sweep history and mode, different *IV* behaviors can be observed in SiO$_x$. For example, for a backward voltage sweep starting from the ‘reset’ region to 0 V, the *IV* curve is always in an ON state in the ‘read’ region as it eventually bypasses the ‘set’ region (Fig. 3a). However, for forward voltage sweeps starting from 0 V to a reset voltage, after the first sweep, the subsequent sweeps always have OFF states in the ‘read’ region since each previous sweep ends at the ‘reset’ region (Fig. 3b). Similarly, in double-sweep modes, if initially the device is in an ON state, no current hysteresis is produced (Fig. 3c). If initially the device is in an OFF state, hysteresis is produced (Fig. 3d). This last type of sweep has been frequently used$^{14-16,23,24}$ as characteristic resistive-switching *IV* curves since it indicates both the programming regions and ON/OFF ratio. Similarly, the electroforming process that converts the pristine SiO$_x$ into a switching state can also have different *IV* evolutions with respect to different voltage-sweep modes (see Supporting Information S1).
Figure 4. (a) Backward voltage sweeps (+12 V → 0 V) in a vertical polySi-SiOₓ-polySi (70 nm-40 nm-70 nm) device, showing steep NDR peaks. (b) Forward IV curves from the same device in (a), showing sharp set and reset threshold voltages. The numbers indicate the sweep order. (c) Illustrations depicting the SiOₓ-layer thickness effects on the development of conducting filaments and thus the OFF current. Left panel: An OFF state from a fully-developed filament in a comparatively thick SiOₓ layer. Right panel: An
OFF state from a less effectively developed filament in a thin SiO\textsubscript{x} layer. The development of the single filamentary strand in the thick SiO\textsubscript{x} layer ensures a low OFF tunneling current, while the lack of this single filamentary strand in the thin SiO\textsubscript{x} layer results in an increased cross-section area of tunneling, thus an increased OFF current.

The bistable NDR-like peak in SiO\textsubscript{x} can be very sharp (Fig. 4a). Consequently, the resistive switching \textit{IV} curves feature sharp set and reset threshold voltages (Fig. 4b). As the resistive switching in SiO\textsubscript{x} is through filamentary conduction, the differences in the \textit{IV} curves were considered a consequence of different numbers of filaments. For example, a sharp curve indicates few filaments, whereas a smoother curve is a collective of multitude breaking or reforming events at different voltages in various filaments. This change in the number of filaments can account for a higher ON/OFF ratio (> 10\textsuperscript{6} in Fig. 4b) in the sharp \textit{IV} curves compared to that in a smooth curve (~ 10\textsuperscript{3}, see Fig. 2b). It can also account for multilevel memory behaviors (Fig. 2c) as a higher reset voltage is expected to break more conducting filaments thus resulting in lower OFF conduction. The average ON/OFF ratios in the thin SiO\textsubscript{x} (10 nm) was typically within 10\textsuperscript{3}, compared to ratios exceeding 10\textsuperscript{4} in thicker SiO\textsubscript{x} (40 nm), mainly because of increased current in the OFF states. In the mechanistic picture of an electrochemical redox process of Si↔SiO\textsubscript{x} at the switching site,\textsuperscript{14} it can be understood that the effectiveness of this process, even in a single filament, can commensurately modulate the conductance. For example, a less effective oxidation process of Si→SiO\textsubscript{x} at the switching site is expected to cause an increased OFF conduction. The dynamics of the switching process, including the degree to which redox switching of Si/SiO\textsubscript{x} can be cooperative at multiple sites, may well be affected by internal stress distributions associated with the glassy SiO\textsubscript{x} structure.\textsuperscript{25} A
restricted film thickness is likely to hinder the formation of a single filamentary strand (as illustrated in Fig. 4c), resulting in an increased cross-sectional area of tunneling in the OFF state, thus the increased OFF current. It also raises the question: At what thickness does SiOₓ still demonstrate the switching behavior? Our experiments indicate that reproducible bistable NDR-like behavior and resistive switching can be induced in SiOₓ with thicknesses ranging from 7 nm to 200 nm, covering a majority of nanogaps defined on SiOₓ for molecular and nanoelectronic systems that have been studied.
Figure 5. NDR-like behavior and resistive switching in a MWCNT network on a Si substrate capped with 200 nm SiO₂. (a) A scanning electron microscopy (SEM) image of the random MWCNT network. (b) Initial voltage sweep (0 V → +14 V). The black arrows indicate sudden current drops, or electrical breakdowns in MWCNTs. (c) SEM image of the same MWCNT-network device after the voltage sweep in (b). The green arrows indicate broken regions in different MWCNTs. The inset on the left panel is a
zoomed-in picture of the MWCNT network. It shows the broken regions of MWCNTs, along with observable damage to the underlying SiO$_2$ substrate (indicated by the red arrow). (d). NDR-like curves in the same electroformed device. The multiple peaks are likely caused by multiple MWCNT-SiO$_x$-MWCNT switching sites. (e). Characteristic resistive switching $IV$ curves in the same device.

With the assistance from other conducting pathways, this SiO$_x$ thickness could extend far beyond 200 nm. We used a network of multiwalled carbon nanotubes (MWCNTs) to mimic a random molecular layer on a SiO$_x$ substrate, and patterned the network with two electrodes over 5 µm apart (Fig. 5a). By sweeping to +14 V, multiple sudden conductance decreases are observed (Fig. 5b) as a result of electrical breakdowns in the MWCNTs. This is also visible in the physical breaking of MWCNTs (Fig. 5c, indicated by green arrows). Upon further voltage sweeps, the SiO$_x$ between certain nanogap defined by two broken ends of MWCNT can be electroformed to a resistive switching state. This process is always accompanied by visible morphological change to the SiO$_x$ at the nanogap region (left panel in Fig. 5c), which is a signature of the electroforming process in various resistive switching materials.\textsuperscript{14,15,22} Hence, starting with a conduction initially coming from the MWCNT-network, the conduction eventually evolves into reproducible bistable NDR-like behavior and resistive switching coming from SiO$_x$ (Fig. 5d,e), with the broken MWCNT network merely serving as effective nano-spaced electrodes.

The above MWCNT network offers a vivid example of how conductive molecular layers or nanomaterials can assist the formation of SiO$_x$ switching; the disruption of molecular
layers or nanomaterials, either by local electrical breakdown or nonuniformity during assembly, helps to build up a high local electrical field that leads to a soft breakdown in the SiO$_x$ layer. As the bistable $I/V$ behavior and resistive switching are intrinsic properties of SiO$_x$, they can be induced in the SiO$_x$ by molecules or other exogenous materials atop the SiO$_x$ substrate.$^{15}$ This SiO$_x$ soft breakdown-induced resistive switching and NDR-like behavior might be the cause of various qualitatively similar electrical behaviors in molecule layers,$^{4,5}$ carbon materials,$^{8-11}$ nanowires,$^{12,13}$ and bare nanogaps,$^{26-28}$ in which little attention, if any, was formerly paid to the SiO$_x$ substrates. 

Besides building up high local fields, the initial conduction from molecules or nanomaterials also provides current local heating which could assist the electroforming in SiO$_x$ since thermal annealing was found to introduce more defects at the SiO$_x$ surface.$^{14,16}$ These introduced defects could serve as electron hopping centers so that electroforming is more easily induced at a voltage below the hard-breakdown threshold. This is also the case for the bare polySi-SiO$_x$-polySi structures (Fig. 1c) in which thermal annealing (600 °C, 10 min, Ar/H$_2$ = 150/50 sccm) prior to electrical characterizations was adopted to facilitate the electroforming process. With a layer of APTES molecules, which introduce both enhanced local electrical field and current local heating, the system can be readily electroformed as described in Fig. 1a without thermal annealing. Not surprisingly, coating the bare polySi-SiO$_x$-polySi structure with a thin layer (5 nm) of amorphous carbon can serve the same role and leads to the electroforming of SiO$_x$ and NDR-like behavior$^{8,9}$ (see Supporting Information S2). Note that while electrical breakdown in bulk SiO$_x$ usually needs an electrical field larger than 10 MV/cm, a SiO$_x$ surface in contact with other exogenous nanomaterials, or that is subjected to thermal annealing, has more
defects and is therefore an easier material in which to induce soft breakdown at a lower electrical field. Consequently, the conduction in the vertical polySi-SiO$_x$-polySi is found to be localized at the vertical SiO$_x$ edge.$^{14}$

**Figure 6.** (a) Top panel: a hysteretic $IV$ curve featuring a set operation in a vertical polySi-SiO$_x$-polySi device with 40 nm SiO$_x$. Bottom panel: multiple hysteretic $IV$ curves featuring a series of multi-stage set operations in a vertical polySi-SiO$_x$-polySi device with 10 nm SiO$_x$. The arrows indicate the sweep directions and the numbers indicate the sweep orders. (b). $IV$ sweeps in both polarities in a polySi-SiO$_x$-polySi device with 40 nm SiO$_x$. Curve 1 shows a set process (0 V $\rightarrow$ +6 V $\rightarrow$ 0 V) in the positive bias region. Curve 2 shows a subsequent voltage sweep (0 V $\rightarrow$ -6 V $\rightarrow$ 0 V) in the negative bias region, with no reset operation incurred. Curve 3 shows the next voltage sweep (0 V $\rightarrow$ -12 V) that triggers a reset operation at $\sim$ -9 V.

While the appearance of NDR-like behavior requires a voltage sweep above $V_{\text{max}}$, the bistability infers that current hysteresis can be readily produced in the 'set' region with $V$
> $V_{th}$ (see $V_{th}$ definition in Fig. 2b). For example, starting from an OFF state, any voltage sweep to a value above $V_{th}$ incurs the set process and thus current hysteresis. The conductance increase in the hysteretic loop can be abrupt (top panel in Fig. 6a) or gradual featuring multi-stage set processes (bottom panel in Fig. 6a). These behaviors cannot only mimic current hysteresis in molecular systems, but also in mechanical switches where similar vertical M-SiO$_x$-M stacking structures were adopted. As $V_{set}$ is smaller than $V_{reset}$, this type of hysteresis is always unidirectional (counter-clockwise) toward a higher-conductance state. The non-volatility also determines that the same hysteresis is not reproducible before a reset operation is performed. In particular, a reset operation cannot be performed by sweeping to the opposite polarity of $-|V_{set}|$ (Fig. 6b), but needs to sweep further to $-|V_{reset}|$. This features the typical unipolar switching that is only voltage-magnitude dependent but not polarity dependent. It should be noted that some resistive switching systems were presented similarly in both polarities, but these are essentially unipolar behaviors as described in Fig. 4b.

The underlying cause for all the above electrical phenomena is voltage-driven formation and modification of conduction filaments (Si-NC pathways) embedded in the SiO$_x$ matrix. A certain minimum voltage is required in order to electrochemically modify the conducting pathway. Generally, the bistable NDR-like peak appears at $|V_{max}| > 3$ V, which indicates that bistable NDR-like behavior and resistive switching below 3 V are unlikely from SiO$_x$. However, there is no clear maximum $V_{max}$, since interface resistance can reduce the actual voltage drop across the SiO$_x$, thus pushing $V_{max}$ above 10 V. The $IV$ curve in the ‘read’ region ($V < V_{th}$) is comparatively smooth and dominated by tunneling. Above $V_{th}$, as voltage-driven modifications of the conducting filaments begin,
current fluctuations begin. These fluctuations alone produce various local NDR-like peaks (e.g., see Fig. 6) which are not reproducible. They also persist in the electroforming process prior to the formation of bistable NDR-like behavior (Supporting Information S1). Therefore, careful attention should be paid in molecular and nanosystem characterizations, in which the reproducibility of the $IV$ curves are sometimes not described or are neglected. The resistive switching in SiO$_x$ needs to be in an oxygen-deficient environment, and cannot be performed in ambient environment.$^{14}$ This may be due to the Si-filamentary nature where current local heating induced oxidation prevents the switching. However, once “programmed” by electroforming, the resistance states are air-stable with a retention time projected to be above years.$^{14,22}$ This can be a good point of difference from some charge-based molecular switching system in which the states decay faster.$^{7,32,34}$

2. NDR and current hysteresis at low voltage (< 3 V)

Although the mechanisms for the bistable NDR-like behavior and resistive switching in various molecular and nanomaterial systems are largely unknown and debatable,$^{35}$ many have turned out to be through localized filamentary conduction.$^{35-37}$ In this form, the resistance change can be generally viewed as a result of electronic structural change by doping or electrochemical reactions$^{35}$ in the conducting pathways. Therefore, the conductance can be modulated in a nonvolatile manner. Meanwhile, the energy gaps between the highest molecular orbitals (HOMO) and lowest unoccupied molecular orbitals (LUMO) can produce another type of NDR behavior through resonant tunneling,$^{38-40}$ an effect similar to that in a resonant tunneling diode. Since resonant NDR
results from energy-level alignment between the electrodes and the molecular orbitals modulated by an external bias, the conductance change is volatile. Also, as tunneling current decays exponentially with molecular dimensions, resonant NDR is usually observed in monolayer or few-layer molecules at low voltage bias (< 3 V) with limited currents.41,42 These aspects differ from the behaviors in the SiOₓ bistable NDR-like behavior discussed above.
Figure 7. (a) NDR at low voltage in a polySi-SiO$_x$-polySi device (illustrated in the bottom inset) having the same structure and parameters as described in Fig. 1c. The numbers indicate the numbers of voltage sweeps, showing a gradual disappearance of the NDR on the 21$^{st}$ sweep. Top inset shows three different NDR curves obtained in a same device at different OFF states programmed by reset processes. (b) A schematic showing an isolated Si-NC island in the filamentary path. (c) Current hysteresis at low voltage (0
V \rightarrow 1.5 \text{ V} \rightarrow 0 \text{ V}) in a polySi-SiO_x-polySi device (illustrated in the top inset) having the same structure and parameters as described in Fig. 1c. The arrows indicate the voltage-sweep directions.

On the contrary, we find that at a soft-breakdown state, SiO_x can also show resonant-like NDR at a low voltage region (Fig. 7a), with the NDR-peak location and current level close to those observed in molecular systems.\textsuperscript{41,42} The appearance of this NDR can be understood based on a mechanistic picture of conduction through an aligned Si-NC pathway.\textsuperscript{14} During the process of electroforming, or at an OFF state, the discontinuity of the Si-NCs gives rise to the possibility of forming an isolated Si-NC island along the pathway (Fig. 7b). The confinement in the Si-NC island results in discrete energy levels, thus the resonant tunneling effect. This proposed mechanistic picture is indeed supported by the experimental observation of NDR in a Si quantum dot array.\textsuperscript{43} Since a read voltage (e.g., < 3 \text{ V}) is not expected to induce structural change in the filament, this NDR is reproducible (Fig. 7a). The gradual degradation of the NDR upon continuous voltage sweeps (Fig. 7a), which was also observed in molecules,\textsuperscript{44} may be due to charge-trap effects. As the morphology of the filament can be altered during electroforming or after different programming processes, variations in this resonant-like NDR are expected, even in the same device at different stages of the filament evolution. This is shown in the inset in Fig. 7a; three different NDR curves from the same SiO_x device can be obtained after different reset processes. The ability to re-obtain the precisely desired level of resonant-like NDR behavior in SiO_x is high (within 10\% between NDRs in different OFF states), while the rest are through typical tunneling as described before (Fig. 2b). It should be noted that, due to the semi-analog conductance modulation through multi-stage set (Fig.}
6a) or reset processes (Fig. 2c) described above, various resistance states ranging from 
kΩ to GΩ can be achieved in SiOx. These conduction, though perhaps without NDR, can 
still mimic non-ohmic conduction in molecules.2,3

SiOx can also produce other effects in the low voltage region. Fig. 7c shows an IV curve 
with an abrupt conductance jump at ~0.65 V and, when tracking back, a sudden 
conductance drop at ~0.5 V, producing a hysteresis window of ~0.15 V. Similar electrical 
behavior has also been observed in single molecules.4,5 The actual cause for this behavior 
in SiOx needs further investigation. It is likely that some sudden trapping and de-trapping 
events happen upon certain threshold voltages, thus rapidly modulating the conductance.
Figure 8. Electrical phenomena from surface native oxide. (a) Hysteretic $IV$ curves from a surface native-oxide layer (1.5-3 nm thick). The numbers indicate the voltage-sweep order, and the arrows indicate the voltage-sweep direction. The inset is a schematic of the electrical setup. (b) Another series of hysteretic $IV$ curves from a surface native-oxide layer, with the arrows indicating the voltage-sweep direction.

Finally, we tested a native-oxide layer (1.5-3 nm) atop a conducting polySi surface. Unlike previous systems where the SiO$_x$ layers are intentionally grown, here the SiO$_x$ layer is naturally formed on the Si surface in an ambient environment. This is relevant to
some Si-electrode based molecular systems\textsuperscript{46,47} in which, though SiO\textsubscript{x} may be not intentionally used, a native-oxide layer will inevitably be produced when the electrodes are fabricated.\textsuperscript{40,44,48} We tested the electrical property of this native-oxide layer by directly landing two probe tips (tip diameters are \( \sim 20 \) um) on the polySi surface (see illustration in inset in Fig. 8a). We first formed a good ohmic contact between one tip and the polySi surface by a voltage sweep to a high value (e.g. \( > 5 \) V) to induce a hard electrical breakdown in the native-oxide layer. We then landed the other tip to a new location. Hence the electrical phenomena come from one tip-SiO\textsubscript{x}-polySi interface. Fig. 8a shows a series of hysteretic \( IV \) loops from one of the interfaces we tested. Here the hysteresis differs from a set process in bistable NDR-like behavior (Fig. 6a) in that after each sweep loop, the subsequent sweep still starts with an OFF state, featuring the reproducibility and volatile property. The observed phenomena are very similar to those hysteretic behaviors observed in molecular systems at low voltage.\textsuperscript{49,50} In addition to clear conductance-increase steps in Fig. 8a, Fig. 8b shows another series of current hysteretic \( IV \) curves with large current fluctuations from a native-oxide interface. Note that in both electrical phenomena, the native-oxide layer has not yet experienced a hard electrical breakdown, which is indicated from the reproducibility of the hysteresis and low conductance. Hence, the phenomena are likely to be charge-trap related. Hard electrical breakdown in the native-oxide layer is induced at a voltage above 3 V, after which the interface is permanently in an ohmic-contact state with no hysteretic behavior. For this reason, resistive switching and reproducible bistable NDR-like behavior as described before (Fig. 2) are not observed in native-oxide layers.

\textbf{Conclusion}
We have demonstrated various electrical phenomena including NDR-like behavior, resistive switching and current hysteresis intrinsic to a thin layer of SiO$_x$. These behaviors can largely mimic various electrical phenomena observed in molecules and other nanomaterials. The underlying cause for these effects is voltage-driven and high-electrical-field induced soft breakdown in the SiO$_x$ layer. In particular, this soft breakdown can be readily induced by unintended factors, such as defects in a SiO$_x$ surface, material-assisted local electrical-field enhancement and current local heating. Therefore, these results call for care when studying conduction in electronic systems with SiO$_x$ as a nominally passive component. The forming processes, behaviors, and mechanisms have been discussed in detail, providing a potential guide to distinguish electrical phenomena in molecules and nanomaterials of interest from those in SiO$_x$.

Acknowledgement

We thank Dr. J. Phillips, Rutgers University, for helpful discussions regarding stress distributions in SiO$_x$. D.N. acknowledges the support of the David and Lucille Packard Foundation. L.Z. acknowledges support from the Texas Instruments Leadership University Fund and National Science Foundation Award No. 0720825. J.M.T. acknowledges support from the Army Research Office through the SBIR program administrated by PrivaTran, LLC.

References
1. He, J.; Chen, B.; Flatt, A. K.; Stephenson, J. J.; Doyle, C. D.; Tour, J. M. *Nat. Mater.* **2006**, 5, 63-68.

2. Majumdar, N.; Gergel, N.; Routenberg, D.; Bean, J. C.; Harriott, L. R.; Li, B.; Pu, L.; Yao, Y.; Tour, J. M. *J. Vac. Sci. Technol. B* **2005**, 23, 1417-1421.

3. Scott, A.; Janes, D. B.; Risko, C.; Ratner, M. A. *Appl. Phys. Lett.* **2007**, 91, 033508.

4. Tour, J. M.; Cheng, L.; Nackashi, D. P.; Yao, Y.; Flatt, A. K.; Angelo, S. K. St.; Mallouk, T. E.; Franzon, P. D. *J. Am. Chem. Soc.* **2003**, 125, 13279-13283.

5. Lee, H.-K.; Jin, M. H.-C. *Appl. Phys. Lett.* **2010**, 97, 013306.

6. Naitoh, Y.; Liang, T.-T.; Azehara, H.; Mizutani, W. *Jpn. J. Appl. Phys.* **2005**, 44, 472-474.

7. Corley, D. A.; He, T.; Tour, J. M. *ACS Nano* **2010**, 4, 1879-1888.

8. Li, Y.; Sinitskii, A.; Tour, J. M. *Nat. Mater.* **2008**, 7, 966-971.

9. Sinitskii, A.; Tour, J. M. *ACS Nano* **2009**, 3, 2760-2766.

10. Standley, B.; Bao, W.; Zhang, H.; Bruck, J.; Lau, C. N.; Bockrath, M. *Nano Lett.* **2008**, 8, 3345-3349.

11. Naitoh, Y.; Yanagi, K.; Suga, H.; Horikawa, M.; Tanaka, T.; Kataura, H.; Shimizu, T. *Appl. Phys. Express* **2009**, 2, 035008.

12. Liao, Z.-M.; Hou, C.; Zhang, H.-Z.; Wang, D.-S.; Yu, D.-P. *Appl. Phys. Lett.* **2010**, 96, 203109.

13. Meister, S.; Schoen, D. T.; Topinka, M. A.; Minor, A. M.; Cui, Y. *Nano Lett.* **2008**, 8, 4562-4567.
14. Yao, J.; Sun, Z.; Zhong, L.; Natelson, D.; Tour, J. M. *Nano Lett.* published online; DOI: 10.1021/nl102255r.
15. Yao, J.; Zhong, L.; Zhang, Z.; He, T.; Jin, Z.; Wheeler, P. J.; Natelson, D.; Tour, J. M. *Small* **2009**, 5, 2910-2915.
16. Yao, J.; Zhong, L.; Natelson, D.; Tour, J. M. *Appl. Phys. Lett.* **2008**, 93, 253101.
17. Stewart, D. R.; Ohlberg, D. A. A.; Beck, P. A.; Chen, Y.; Williams, R. S. *Nano Lett.* **2004**, 4, 133-136.
18. Karthauser, S.; Lussem, B.; Weides, M.; Alba, M.; Besmehn, A.; Oligschlaeger, R.; Waser, R. *J. Appl. Phys.* **2006**, 100, 094504.
19. Howarter, J. A.; Youngblood, J. P. *Langmuir* **2006**, 22, 11142-11147.
20. Waser, R.; Aono, M. *Nat. Mater.* **2007**, 6, 833-840.
21. Simmons, J. G.; Verderber, R. R. *Proc. R. Soc. Lond. A* **1967**, 301, 77-102.
22. Dearnaley, G.; Stoneham, A. M.; Morgan, D. V. *Rep. Prog. Phys.* **1970**, 33, 1129-1191.
23. Bozano, L. D.; Kean, B. W.; Deline, V. R.; Salem, J. R.; Scott. J. C. *Appl. Phys. Lett.* **2004**, 84, 607-609.
24. Pearson, C.; Ahn, J. H.; Mabrook, A. F.; Zeze, D. A.; Petty, M. C. *Appl. Phys. Lett.* **2007**, 91, 123506.
25. Boolchand, P.; Lucovsky, G.; Phillips, J. C.; Thorpe, M. F. *Phil. Mag.* **2005**, 85, 3823-3838.
26. Furuta, S.; Takahashi, T.; Naitoh, Y.; Horikawa, M.; Shimizu, T.; Ono, M. *Jpn. J. Appl. Phys.* **2008**, 47, 1806-1812.
27. Naitoh, Y.; Horikawa, M.; Abe, H.; Shimizu, T. *Nanotechnology* **2006**, 17, 5669-5674.

28. Naitoh, Y.; Morita, Y.; Horikawa, M.; Suga, H.; Shimizu T. *Appl. Phys. Express* **2008**, 1, 103001.

29. Bandyopadhyay, A.; Pal, A. J. *Appl. Phys. Lett.* **2004**, 84, 999-1001.

30. Milaninia, K. M.; Baldo, M. A.; Reina, A.; Kong, J. *Appl. Phys. Lett.* **2009**, 95, 183105.

31. Xiang, W.; Lee, C. *Appl. Phys. Lett.* **2010**, 96, 193113.

32. Cho, B.-O.; Yasue, T.; Yoon, H.; Lee, M.-S.; Yeo, In-S.; Chung, U-In; Moon, J.-T.; Ryu, B.-Il. *IEDM 2006*, 1-4.

33. Chu, C. W.; Ouyang, J.; Tseng, J.-H.; Yang, Y. *Adv. Mater.* **2005**, 17, 1440-1443.

34. Yao, J.; Jin, Z.; Zhong, L.; Natelson, D.; Tour, J. M. *ACS Nano* **2009**, 3, 4122-4126.

35. Scott, J. C.; Bozana, L. D. *Adv. Mater.* **2007**, 19, 1452-1463.

36. Colle, M.; Buchel, M.; de Leeuw, D. M. *Organic Electronics* **2006**, 7, 305-312.

37. Lau, C. N.; Stewart, D. R.; Williams, R. S.; Bockrath, M. *Nano Lett.* **2004**, 4, 569-572.

38. Tao, N. J. *Nat. Nanotechnol.* **2006**, 1, 173-181.

39. Joachim, C.; Gimzewski, J. K.; Aviram, A. *Nature* **2000**, 408, 541-548.

40. Salomon, A.; Arad-Yelin, R.; Shanzer, A.; Karton, A.; Cahen, D. *J. Am. Chem. Soc.* **2004**, 126, 11648-11657.

41. Chen, J.; Reed, M. A.; Rawlett, A. M.; Tour, J. M. *Science* **1999**, 286, 1550-1552.
42. Chen, J.; Wang, W.; Reed, M. A.; Rawlett, A. M.; Price, D. W.; Tour, J. M. *Appl. Phys. Lett.* **2000**, *77*, 1224-1226.

43. Yu, L. W.; Chen, K. J.; Song, J.; Wang, J. M.; Xu, J.; Li, W.; Huang, X. F. *Thin Solid Films* **2007**, *515*, 5466-5470.

44. Selzer, Y.; Salomon, A.; Ghabboun, J.; Cahen, D. *Angew. Chem. Int. Ed.* **2002**, *41*, 827-830.

45. Keane, Z. K.; Ciszek, J. W.; Tour, J. M.; Natelson, D. *Nano Lett.* **2006**, *6*, 1518-1521.

46. Guisinger, N. P.; Greene, M. E.; Basu, R.; Baluch, A. S.; Hersam, M. C. *Nano Lett.* **2004**, *4*, 55-59.

47. Rakshit, T.; Liang, G.-C.; Ghosh, A. W.; Datta, S. *Nano Lett.* **2004**, *4*, 1803-1807.

48. Chauhan, A. K.; Aswal, Koiry, S. P.; Padma, N.; Saxena, V.; Gupta, S. K.; Yakhmi, J. V. *Phys. Stat. Sol. (a)* **2008**, *205*, 373-377.

49. Blum, A. S.; Kushmerick, J. G.; Long, D. P.; Patterson, C. H.; Yang, J. C.; Henderson, J. C.; Yao, Y.; Tour, J. M.; Shashidhar, R.; Ratna, B. R. *Nat. Mater.* **2005**, *4*, 167-172.

50. Lortscher, E.; Ciszek, J. W.; Tour, J.; Riel, H. *Small* **2006**, *2*, 973-977.

**Table of Contents Graphic**
