LETTER

Analysis of Novel Phase-Shifted Full-Bridge Converters with Wide ZVS range Reduced Filter Requirement

Jiahui Cai¹, Lei Zhao¹, Chuliang Wei¹,o, and Jiawei Liang¹

Abstract In this paper, some novel converters are proposed to solve the drawbacks of traditional phase-shifted full-bridge (PSFB) converter. In the primary side of proposed converters, the FB inverter is divided into two half-bridge inverters and the large-sized transformer is replaced by two small-sized transformers. By employing this structure, the zero voltage-switching range can be extended and the primary circulating current existing in the additional PSFB converter is removed. In the secondary side, various rectifiers can be adopted to suit for different applications. Moreover, the primary power can be continuously transferred to secondary side in the proposed converters, which contributes to the reduction of output filter requirement. The circuit configuration, operational principle and relevant analysis of proposed converters are introduced in this paper. Experimental results on two typical prototype converters are built to validate the theoretical analysis.

key words: full-bridge converter, zero voltage switching (ZVS), circulating current, filter requirement
Classification: Power devices and circuits

1. Introduction

The phase-shifted full-bridge (PSFB) converter is the most widely adopted topology for high-power isolated DC-DC power conversion due to its simplicity and efficiency [1-6]. In the primary side of PSFB converter, four switches are controlled with phase-shifted modulation method, which makes it possible to achieve zero-voltage switching (ZVS) without the help of any auxiliary circuits [7-10]. The secondary structure consists of a rectifier and LC filter. Generally, the loss of rectifier is the main contributor to the total power loss of PSFB converter. Thus, different rectifier such as full-bridge rectifier (FBR) [11-13], center-tapped rectifier (CTR) [14-16] and current doubler rectifier (CDR) [17-20] can be applied to suit for various applications. In the FBR structure, there are only two secondary winding, which leads to lower transformer volt-ampere requirement and voltage stress but it takes high conduction loss. As for the CTR structure, during the transfer of power, only one diode conducts so it can take less conduction loss. However, the structure of transformer is complex and the voltage stress of diode is high. The winding structure of the CDR is simple and has few diodes at the same time, so it is preferred to be used in low-voltage high-current applications.

However, the traditional PSFB converter has some serious problems such as narrow ZVS range and primary circulating current. At light loads, the lagging switches lose ZVS and the conversion efficiency is severely degraded. In addition, the primary voltage is zero but the primary current is non-zero and this current just circulates in the primary side without transferring any power to the secondary side during the freewheeling interval. It causes excessive conduction loss and increased output filter requirement.

In order to solve the aforementioned problems and improve the performance of PSFB converter, many novel FB converters have been researched in the literature. The ZVS range can be extended by increasing the leakage inductance of main transformer. However, this method results in high duty-cycle loss and primary conduction loss. In [21-23], some novel PSFB converters with auxiliary circuits are proposed. The ZVS energy is independent of load current in these converters. Thus, primary switches can achieve ZVS under all operating conditions. But the primary circulating current still exists. It can be significantly reduced by utilizing the technology of zero-voltage and zero-current switching (ZVZCS) [24-26]. The primary current is reset by the introduced auxiliary circuits and it is maintained at zero during the freewheeling interval. The output power is maintained constant by the energy stored in the output filter, thus large filter requirement is required in these ZVZCS converters.

Recently, the PSFB converters with dual transformer are very attractive due to their outstanding performance [27-31]. Fig.1 shows two typical converters with FBR [28] and CTR [29]. As shown in Fig.1, the FB inverter is divided into a leading half-bridge (HB) and a lagging HB in the primary side. Compared to the traditional PSFB converters, these converters can achieve the following advantages: (1) All switches can achieve ZVS operation.

¹ Department of Electrical Engineering, Shantou University, Guangdong, PT China
a) clwei@stu.edu.cn

DOI: 10.1587/elex.18.20210391
Received September 16, 2021
Accepted September 22, 2021
Publicized October 12, 2021
under entire load conditions; (2) The conduction loss is greatly improved since the circulating current is fully eliminated in the proposed converter; (3) The primary power can be continually transferred to the secondary side, so the requirement of output filter is significantly reduced.

![Fig. 1 Typical converters with (a) FBR [28] and (b) CTR [29].](image)

In order to enrich the family of PSFB converters with dual transformer, this paper proposes some novel typologies, as shown in Fig.2. In these converters, the primary structure is fixed but various rectifiers can be adopted in the secondary side. Fig.2(a) and Fig.2(b) show the converters with different CDR. The hybrid rectifier (Hyb-R) is composed of a CTR section and a FBR section. It is adopted in Fig.2(c) and Fig.2(d). These typologies allow the proposed converters to have the advantages of wide ZVS range and reduced filter requirement. This paper is organized as follows. As an example, the operational principle of proposed converter with CDR is presented in Section II. The relevant analysis and experimental results are described in Section III and Section IV, respectively. Finally, Section V concludes this paper.

2. Operational Principle

One of the proposed converters, as shown in Fig.2(a) is taken as an example to verify the feasibility. In order to illustrate the operation principle, several assumptions are made as follows: (1) the blocking capacitor $C_b$ and the output inductors $L_1$ and $L_2$ are large enough to be considered as constant voltage source of $0.5V_{in}$ and current source of $0.5I_o$, respectively; (2) the primary switches are ideal MOSFETs with body diodes and parasitic capacitors; (3) the leakage inductances of $T_1$ and $T_2$ are $L_{k1}$ and $L_{k2}$, respectively; (4) the magnetizing inductance of the $T_2$ is $L_m$.

Fig.3 shows the simplified equivalent circuit with current and voltage notations. The phase-shifted control method is employed in the proposed converter. The key operational waveform can be obviously acquired by using PSIM software. Based on the simulation results, the key waveforms of Converter #1 can be shown in Fig.4 In the analysis, $T_a$ indicates the shifted time between the leading-leg and the lagging-leg. On account of the symmetric structure of the converter, only the first half cycle is detailed in this article and the corresponding equivalent circuits are shown in Fig.5. The operating states can be divided into the following parts.

![Fig. 2 Proposed converters with different rectifiers: (a) Converter #1; (b) Converter #2; (c) Converter #3; (d) Converter #4.](image)

![Fig. 3 Equivalent circuit with current and voltage notations.](image)

![Fig. 4 Key waveforms of Converter #1](image)
**State 1** \( t_0\rightarrow t_1 \): When switches Q1 and Q4 are in ON-state and diodes D2 and D3 are conducting, the primary voltages of T1 and T2 are 0.5\( V_{in} \). The rectified voltages \( v_{f1}(t) \) and \( v_{f2}(t) \) are 0.5\( nV_{in} \) and \( nV_{in} \), respectively.

**State 2** \( t_1\rightarrow t_2 \): When switch Q1 turns off at \( t_1 \), the leading-leg current starts to charge the capacitance of Q1 and to discharge the capacitance of Q2. In this state, the leading-leg voltage and the secondary voltage of T1 linearly decrease. The diode D2 conducts naturally when the secondary voltage of T1 falls to zero at \( t_2 \).

**State 3** \( t_2\rightarrow t_3 \): Since the secondary voltage of T1 is clamped to zero by D1 and D2 at \( t_2 \), the resonance of the leakage inductances of T1 and the junction capacitors of T1 and T2 occurs in the leading-leg, which results in the sinusoidal deduction of the leading-leg voltage.

**State 4** \( t_3\rightarrow t_4 \): When the leading-leg voltage falls to zero at \( t_3 \), the parasitic diode of Q3 begins to conduct and the ZVS turned-on of Q3 naturally. In this state, the current of the D1 increases and the current of the D2 decreases.

**State 5** \( t_4\rightarrow t_5 \): This state begins when the current of the D2 and the leading-leg current fall to zero at \( t_4 \). In this state, the primary power is transferred to the secondary side only through the lagging transformer. The primary and secondary voltages of T2 are 0.5\( V_{in} \) and 0.5\( nV_{in} \), respectively.

**State 6** \( t_5\rightarrow t_6 \): When Q4 turns OFF and \( i_{in}(t) \) reaches to the maximum value at \( t_5 \), D4 starts to conduct and the resonance of leakage inductances and junction capacitors occurs in the primary side. The communication between D3 and D4 is progressed, the current of D3 increases and the current of D2 decreases. This state ends when the lagging-leg voltage \( v_{lag}(t) \) reaches to \( V_{in} \).

---

**Fig. 5** Equivalent circuits: (a) State 1 \([t_0\rightarrow t_1]\); (b) State 2 \([t_1\rightarrow t_2]\); (c) State 3 \([t_2\rightarrow t_3]\); (d) State 4 \([t_3\rightarrow t_4]\); (e) State 5 \([t_4\rightarrow t_5]\); (f) State 6 \([t_5\rightarrow t_6]\); (g) State 7 \([t_6\rightarrow t_7]\).

**State 7** \( t_6\rightarrow t_7 \): In this state, \( v_{lag}(t) \) reaches to \( V_{in} \), and the voltage across Q2 falls to zero, which provides favorable conditions to the ZVS of the Q2. The currents of leading-leg and lagging-leg rise in the negative direction because of the existence of voltage across leakage inductances. Besides, the communication between D1 and D4 is continually progressed in the secondary side. When \( i_{DS}(t) \) falls to zero, this state ends up and D3 is naturally turned OFF. The input power transferred from the T1 and T2 simultaneously to the secondary side.

On account of the symmetric structure of the converter, the next half cycle (State 8 to State 14) are the same as previous states except for the direction of powering path.

### 3. Relevant Analysis

#### 3.1 Voltage Gain

Since the switches are controlled with phase-shifted modulation, the voltage gain depends on the shifted time in the proposed converter. The duration of ZVS transitions are so narrow that only the intervals of State 1, State 5 and State 8, State 12 should be considered and the other states can be ignored. Fig.6 shows the simplified waveforms of rectifier voltages. As shown in Fig.6, the rectified voltage in the proposed converter #1 is a three-level waveform, and the traditional PSFB with CDR is only a two-level waveform. During the duty-cycle interval, the rectified voltage is \( nV_{in} \) and the output voltage can be regarded numerically as the average of the rectifier voltage. According to calculation, the voltage gain of the proposed converter #1 is 0.5\( D+0.25 \), higher than the voltage gain of the traditional PSFB with CDR. The efficiency will be effectively improved because it is obviously that the high-voltage conversion ratio will not only cut down the secondary-turns number of transformer, but decrease voltage stress of rectified diodes.

**Fig. 6** Simplified waveforms of rectifier voltages (a) in the proposed converter, (b) in the traditional PSFB converter with CDR.

#### 3.2 ZVS conditions

From the operational principle of the proposed converter #1, the ZVS transition can be divided into the condition of the leading-leg switches and the lagging-leg switches. Firstly, in the leading-leg switches, the ZVS progress can be separated into two parts, State 2 and State 3. In the State 2, the leading-leg current can be regarded as a constant current source and its value is \( nI_o \).
As a result of the leading-leg, the voltage $v_{load}(t)$ decreases in a linear way firstly, and $v_{load}(t)$ decreases with a sinusoidal waveform to zero because of the resonance between leakage inductance and junction capacitors. Therefore, at $t_3$, $v_{load}(t)$ falls to zero, and the switches can achieve ZVS. Since the remaining energy in the junction capacitors accounts for a quarter of the total energy, the leading-leg switches can implement a wide ZVS range in an easier way. Besides, from the analysis of the lagging-leg switches, not only the leakage inductances react on the ZVS transition of lagging- leg, but also they play an important role in the process. When adopting a large magnetizing current, the ZVS range can be extended without sacrificing the primary conduction losses, which different from the obvious conduction loss of all primary components in the traditional converter. At the same time, the lagging-leg switches can use the low-current-rated MOSFETs with small junction capacitors, which is helpful to achieve wider ZVS range and the lower primary conduction losses.

3.3 Voltage stress of rectified diodes

For the voltage stress generation of rectified diodes, the secondary voltage oscillation generated by parasitic circuit elements is ignored to simplify the calculation. It is shown that the voltage stress of $D_1$, $D_2$, $D_3$, and $D_4$ in the proposed converter #1 are $0.5nV_{in}$ and $nV_{in}$, respectively. The above analysis indicates that the voltage stress of the proposed converter #1 is very low. Thus, the low-voltage-rated diodes can be employed in the topological structure to reduce the power loss and improve the system performance.

3.4 Performance Comparison

To help tradeoff design and topology selection in engineering applications, Table 1 shows the performance comparison among different converters. The proposed converter #1 and the proposed converter #3 have the least numbers of secondary components, thus they are more practical for applications. The proposed converters #1, #2, and #4 employ CDR in the secondary side, and they are well suited for the applications with high output current. For the converters with FBR, the voltage stress of rectified diodes is the smallest and they can be adopted in high output voltage applications. On the contrary, the voltage stress of diodes in the CTR converters is the highest and these converters are preferred to be used in low-voltage applications. As shown in Fig.2, the Hyb-R is composed of a FBR section and a CTR section. As a combined topology, the voltage stress of diodes in the Hyb-R converters is between that of FBR and CTR, which makes them well appropriate for the applications with medium output voltage.

![Table 1 Performance comparison among different converters.](image)

| Converter | #1 | #2 | #3 | #4 | FBR | CTR |
|-----------|----|----|----|----|-----|-----|
| $N*$      | 3  | 3  | 3  | 3  |     |     |
| Voltage gain | 0.5 | 0.5 | 0.5 | 0.5 |     |     |
| Stress of diode | $nV_{in}$ | $nV_{in}$ | $1.5nV_{in}$ | $1.5nV_{in}$ | $nV_{in}$ | $2nV_{in}$ |
| Output voltage | High | Low | Medium | Medium | High | Low |
| Output current | High | High | Medium | Low | High | High |

$N*$ means number of secondary components, $nW$ means number of secondary windings.

4. Experimental result

Two experimental prototypes based on Fig.2(a) converter #1 and Fig.2(c) converter #3 are built to verify the theory analysis since the circuit structures are simple and they are relatively easy to implement. These two prototypes have the same specifications, as follows: input voltage 320–400V; output voltage 120V; maximum output power 1200 W; switching frequency 100 kHz.

Fig.7 and Fig.8 show the key waveforms of transformers in the proposed converters #1 and #3, respectively. As shown in Fig.7(a) and Fig.8(a), the primary current of $T_1$, $i_{p1}$, falls to zero when the ZVS transition of leading switches finish. On the other hand, the primary voltage of $T_2$, $V_{p2}$ is in phase with the primary current $i_{p2}$. There is no circulating current in the proposed converters. The primary energy is continuously transferred to the secondary side through $T_2$ during the whole switching period. This feature contributes to reducing the output filter requirement. The experimental results demonstrate the theoretical analysis pretty well.

Fig.9 and Fig.10 show the ZVS waveforms of leading-leg and lagging-leg switches at light load. As seen, all the switches are successfully turned on with ZVS. Therefore, a wide ZVS range can be achieved in the proposed converters.
5. Conclusion

In this paper, some novel converters with two transformers are proposed to overcome the disadvantages of traditional PSFB converter such as narrow ZVS range and large output filter requirement. The distinctive characteristics of proposed converters are summarized as follows:

1. All switches achieve ZVS operation along wide load ranges.
2. The primary power can be continuously transferred to the secondary side, which contributes to the reduction of output filter requirement.
3. Various rectifiers can be adopted to suit for different applications.

The theory analysis and performance are fully validated on hardware prototypes.

Acknowledgments

This work is supported by State Grid Corporation of China (Key parameter design of a DC circuit breaker with adaptive current injected technology, No. 0109-300009297-00264).

References

[1] G. Ranipriya, et al.: “An integrated four port bidirectional dc-dc converter for photovoltaic energy harvesting systems,” IEICE Electron. Express, 16 (2019) 495 (DOI: 10.1587/ex.16.20190495).
[2] L. Zhao, et al.: “A dual half-bridge converter with hybrid rectifier for DC power supply in railways systems,” IEEE Trans. Power Electron., 35 (2020) 4579. (DOI: 10.1109/TPEL.2019.2946046)
[3] K. Itoh, et al.: “28 W/cm² high power density three-port DC/DC converter cell for dual-voltage 12-V/48-V HEV subsystem,” IEICE Electron. Express, 14 (2017) 1 (DOI: 10.1587/elex.14.20170781).
[4] G. Zhang, et al.: “Power electronics converters: past, present and future,” Renew. Sustain. Energy Rev., 81 (2018) 2028 (DOI: 10.1016/j.rser.2017.05.290).
[5] U. Badstuebner, et al.: “Optimization of a 5-kW telecom phase shift DC-DC converter with magnetically integrated current doubler,” IEEE Trans. Ind. Electron., 58 (2011) 4736 (DOI: 10.1109/TIE.2010.2103536).
[6] G. Zhang, et al.: “Controllability Analysis and Verification for High-Order DC-DC Converters Using Switched Linear Systems Theory,” IEEE Trans. on Power Electronics, 36 (2021) 9678 (DOI: 10.1109/TPEL.2021.3059259).
[7] C.M. Lin and M.C. Li: “Buck-current-fed zero current switching converter for high voltage coupled cavity,” IEICE Electron. Express, 9 (2012) 1362 (DOI: 10.1587/ELEX.9.1362).
[8] P. Viriya, et al.: “Analysis of Transition Mode from Phase-Shift to Zero Phase-Shift under ZVS and NON-ZVS Operation for Induction Heating Inverter,” IEEJ Trans. on Ind. Electron., 128 (2008) 1317 (DOI: 10.1541/ieejias.128.1317).
[9] Y. Hu, et al.: “Zero-voltage and zero-current switching phase-shifted full-bridge converter with reduced output filter requirement,” IEICE Electron. Express, 18 (2020) 440 (DOI: 10.1587/ELEX.18.20200440).
[10] G. Zhang, et al.: “Impedance strengthening and weakening...
networks for power converter analysis and design,” *IEEE Trans. on Power Electronics*. 36 (2021) 9717 (DOI: 10.1109/TPEL.2021.3063235).

[11] D.S. Gautam, F. Musavi, et al.: “A zero-voltage switching full-bridge DC-DC converter with capacitive output filter for plug-in hybrid electric vehicle battery charging,” *IEEE Trans. Power Electron.* 28 (2013) 5728 (DOI: 10.1109/TPEL.2013.2249671).

[12] A. Shahabi, and A.N. Lerman, “Modeling of ZVS transitions for efficiency optimization of the phase-Shifted full-Bridge topology,” *IEEE J. Emerg. Sel. Topics Power Electron.* 8 (2020) 529-544 (DOI: 10.1109/JESTPE.2019.2950843).

[13] B. Whitaker et al.: “A high-Density, high-efficiency, isolated on-board vehicle battery charger utilizing silicon carbide power devices” *IEEE Trans. Power Electron.* 29 (2014) 2606 (DOI:10.1109/TPEL.2013.2279950).

[14] K. Werner, Deboy, et al.: “A power supply achieving titanium level efficiency for a wide range of input voltages,” *IEEE Trans. Power Electron.* 32 (2017) 117 (DOI:10.1109/TPEL.2016.2532962).

[15] J. Baek, C. Kim, J. Lee, et al.: “A simple SR gate driving circuit with reduced gate driving loss for phase-shifted full-bridge converter,” *IEEE Trans. Power Electron.* 33 (2018) 9310 (DOI:10.1109/tpele.2018.2789340).

[16] C.E. Kim: “Optimal dead-time control scheme for extended ZVS range and burst-mode operation of phase-shift full-bridge (PSFB) converter at very light load,” *IEEE Trans. Power Electron.* 34 (2019) 10823. (DOI:10.1109/TPEL.2019.2896322).

[17] T.H. Kim, S.J. Lee, and W. Choi: “Design and control of the phase shift full bridge converter for the on-board battery charger of electric forklifts,” *Journal of Power Electronics*. 12 (2012) 113 (DOI:10.1109/ICPEL.2011.5944761).

[18] Y.S. Lai, Z.J. Su and W.S. Chen: “New hybrid control technique to improve light load efficiency while meeting the hold-up time requirement for two-stage server power,” *IEEE Trans. Power Electron.* 29 (2014) 4763 (DOI:10.1109/TPEL.2013.2283747).

[19] X. Wu, H. Chen, J. Zhang, F. Peng, and Z. Qian: “Interleaved phase-shift full-bridge converter with transformer winding series-parallel autoregulated (SPAR) current doubler rectifier,” *IEEE Trans. Power Electron.* 30 (2015) 4864 (DOI:10.1109/TPEL.2014.2362941).

[20] L.C. Shih, Y.H. Liu, and H.J. Chiu: “A novel hybrid mode control for a phase-shift full-bridge converter featuring high efficiency over a full-load range,” *IEEE Trans. Power Electron.* 34 (2019) 2794 (DOI:10.1109/TPEL.2018.2838572).

[21] M. Borage, et al.: “A full-bridge DC-DC converter with zero-voltage-switching over the entire conversion range,” *IEEE Trans. Power Electron.* 23 (2008) 1743 (DOI: 10.1109/TPEL.2008.925203).

[22] P.K. Jain, et al.: “Analysis and design considerations of a load and line independent zero voltage switching full bridge DC/DC converter topology,” *IEEE Trans. Power Electron.* 17 (2002) 649 (DOI: 10.1109/TPEL.2002.802181).