Reversible Logic Synthesis Using Binary Decision Diagrams With Exploiting Efficient Reordering Operators

BAKER K. ABDALHAQ, AHMED AWAD, (Member, IEEE), AND AMJAD HAWASH
Information and Computer Science Department, An-Najah National University, Nablus 44831, Palestine
Corresponding author: Ahmed Awad (ahmedawad@najah.edu)
This work was supported by the An-Najah National University under Grant ANN-1920-Sc006.

ABSTRACT With the continuous shrinkage of transistor sizes in very large scale integrated circuits, power consumption forms a serious concern to be tackled. With their ability to allow for zero energy dissipation, reversible circuits have been considered as promising solution to meet up with low power design requirements. Moreover, advances in their synthesis methodologies can be easily applied to quantum circuits due to the inherited reversibility of the latter. Although numerous algorithms have been proposed in the literature to synthesize reversible circuits and map them into their corresponding quantum circuits, the scalability and computational effort of such algorithms form a serious concern when synthesizing large size input functions. Binary Decision Diagram-based synthesis for reversible circuits has shown great evidence in realizing reversible circuits with low quantum cost through exploiting proper reduction rules for smaller graph size. However, the order of the variables in the decision diagram impacts its overall size, and thus, the cost of its corresponding reversible circuit. While several reordering algorithms have been proposed in this manner, their direct impact on the quantum cost has not been considered. In this article, a Binary Decision Diagram-based algorithm for reversible circuit synthesis is proposed to synthesize reversible circuits for a given Boolean function with low quantum cost through exploiting a linearized relationship between the decision diagram size and the corresponding quantum cost. Thereafter, different decision diagram reordering algorithms have been integrated with the proposed algorithm and compared in terms of their impact on the quantum cost. Experimental results show that Genetic Algorithm-based reordering for decision diagram, supported with, cycle crossover, inverse mutation, and tournament selection, results in the least quantum cost of the output circuit if compared with other algorithms due to its property in preserving the nodes of the decision diagram in their near-optimal locations during the optimization recipe.

INDEX TERMS Reversible logic, binary decision diagram, quantum cost, crossover, mutation, selection.

I. INTRODUCTION
While advanced technology nodes continue scaling down in terms of transistor sizes, power dissipation represents a major obstacle in the development process of high performance Integrated Circuits (ICs). In accordance with Laundauer’s principle, each bit loss results in energy dissipation in the form of heat. However, as reversible circuits preserve every bit value from being lost, zero energy dissipation is allowed. Therefore, reversible logic introduces a promising solution to overcome the challenges in the design of high performance computing devices [1], [2].

In reversible logic, the number of input bits should equal the number of output bits with a bijective mapping between each input-output vector. Consequently, from an output vector, the input can be obtained and vice-versa. Such a mapping is required in a wide range of applications including: cryptography, Digital Signal Processing (DSP), DNA applications, and others [3], [4]. Furthermore, the advances in reversible logic field can be well exploited in quantum computations since quantum circuits are inherently reversible. As a result, quantum computation eventually profits from the development of effective reversible circuit synthesis algorithms [5].

On the contrary of irreversible logic, fan-out and feedback paths are not allowed in reversible logic. To impose such constraints, the synthesis process of reversible circuits
significantly differs from the synthesis process of their corresponding irreversible circuits. With being cascaded together, reversible gates form a reversible circuit that realizes a required Boolean function. If the function to be realized is irreversible, it is embedded in a reversible circuit with adding some additional input bits (known as constant inputs) and additional output bits (known as garbage outputs) to preserve the required bijective mapping [6]. Fig. 1 illustrates a reversible circuit realizing the AND Boolean function using Toffoli gate. Notice that a constant input and two garbage outputs ($P$ and $Q$) have been added to make the circuit reversible.

The cost of a reversible circuit is characterized by several metrics including: the number of reversible gates cascaded together, the number of control lines, and the number of elementary quantum gates required to transform that circuit into a quantum circuit, known as the Quantum Cost (QC). While the choice of the appropriate cost metric is mainly driven by the type of the quantum circuit, the QC has been considered as a key metric to be tackled by optimization during the synthesis process [7].

A lot of effort is evident in the literature in developing effective algorithms for reversible circuit synthesis. From the specifications of the input Boolean function to be realized, exact and heuristic based synthesis algorithms have been employed to realize the input function with low cost such as: Transformation Based Synthesis (TBS), And-Inverter Graphs (AIGs), and Lookup Table (LUT) based synthesis [8]–[10]. However, the limited scalability of such algorithms is a major barrier when synthesizing an input function with a large number of variables. On the other hand, some algorithms have been proposed to reduce the number of constant inputs and garbage outputs through detecting and eliminating redundant lines during the synthesis process [11], [12]. However, such algorithms might increase the quantum cost as well as the number of reversible gates needed to realize the required functions. Although Exact algorithms outperform others in terms of the cost of the synthesized circuits, they slowly converge for large-scale input functions. Furthermore, their memory demands rise abruptly with the size of the input function [11], [13].

Binary Decision Diagram (BDDs) have been well exploited in the field of reversible circuits synthesis, due to their efficient data structure representation of large size Boolean functions which, in turn, overcomes the large memory demands problem induced by using traditional truth table representations. BDDs have been widely used in combinational applications as well [14], [15]. In BDD-based synthesis for reversible circuits, a one-to-one mapping is applied between each BDD node and a cascade of Toffoli gates. This mapping is guided by a predefined lookup table constructed in a pre-processing stage, as proposed in [16]. This utilization of BDD in reversible circuit synthesis is beneficial in twofold: (1) The size of the resultant circuit is bounded by the size of its corresponding BDD. (2) BDD reduction rules and BDD reordering algorithms can be effectively exploited in this area, so that smaller BDD is obtained, which is more likely, to result in less cost reversible circuit. Thus, reordering BDD variables with preserving its correctness in representing a Boolean function is critical stage during the synthesis process, as proper reordering accompanied with reduction rules is expected to reduce the size of the BDD, and thus, the cost of its corresponding reversible circuit [17]. Recently, one-pass design for reversible circuits has been introduced with exploiting BDDs as well [18].

Many algorithms have been proposed in the literature to find the order of the BDD nodes that results in low BDD size once reduction rules are applied [19]. However, for such an NP-Complete problem [20], meta-heuristic based algorithms (including both swarm and evolutionary based algorithms) have demonstrated great evidence in finding near-optimal solutions if compared with other deterministic algorithms [21]–[23]. Other proposed algorithms, such as sifting [24], and dynamic programming-based [25], are faster to converge, at the cost of resulting larger BDD sizes. However, the direct impact of the various BDD reordering algorithms on the quantum cost of the synthesized reversible circuits has not been considered in the literature. In addition, there is a need to integrate efficient evolutionary operators in this optimization process to achieve less quantum cost in the obtained reversible circuits.

In this article, a BDD-based reversible circuit synthesis algorithm is proposed whose objective is to synthesize a reversible circuit for a given Boolean function with low quantum cost and within a reasonable synthesis time. This algorithm is driven by a linearized relationship between the BDD size and the QC of its resultant reversible circuit. BDD reordering forms a crucial part of the proposed synthesis algorithm. Therefore, a comprehensive study for different BDD reordering algorithms in terms of their direct impact on the QC of the final synthesized reversible circuits is proposed. The compared reordering algorithms are: sifting, exact, window permutation, Simulated Annealing (SA) based, and Genetic Algorithm (GA) based reordering algorithms. Thereafter, as GA based BDD reordering algorithm outperforms others in terms of the quantum cost of the synthesized circuits, supplementary crossover and mutation operators have been integrated with this algorithm to achieve additional reduction on the BDD size, and thus, the quantum cost of the output reversible circuits. Three kinds of crossovers are compared in this context. These crossovers are: Partially Mapped Crossover (PMX), Ordered Crossover (OX), and
Cycle Crossover (CX). Then, the algorithm is supported with inverse mutation for further reduction of the cost. Finally, the impact of the selection operator in the proposed GA-based BDD reordering algorithm is verified through comparing the tournament selection with roulette wheel selection operators in terms of the QC of the output synthesized circuits.

The contributions of this work can be summarized as follows:

- A fast BDD-based reversible circuit synthesis algorithm is proposed through exploiting a linearized relationship between the BDD size and the QC of its corresponding reversible circuit.
- A comprehensive comparative study between different BDD reordering algorithms when integrated with the proposed synthesis algorithm, is conducted. This comparison includes: gate count, line number, and most importantly, the quantum cost of the synthesized reversible circuit.
- A GA based BDD reordering algorithm with supplementary crossover operators is proposed and evaluated in terms of the quantum cost and runtime.
- Supplementary simple inverse mutation is integrated with the algorithm for further enhancement.
- Tournament and roulette wheel selection operators have been integrated with the proposed algorithm and their impact on the quantum cost has been validated.

It is important to mention that in addition to the application of reversible circuit’s synthesis with low quantum cost, the proposed BDD reordering algorithms whose objective is to reduce the BDD size can be applied for other applications, wherein, the BDD size is directly related to the time and space complexity of the digital system represented by the BDD outputed from the algorithm mentioned in this work. For example, in fault simulation, the fault combinations are represented using BDDs, and thus, reducing their sizes is expected to reduce the space and time complexity of this simulation. Similarly, the verification of sequential circuits exploits BDD representations for state sets. Moreover, one-pass design for reversible circuits has been introduced using BDDs. In all those applications, exploiting the proposed BDD reordering algorithm is expected to reduce the overall space and time complexities, and thus, improve the overall performance of the system [18], [26].

The rest of the paper is organized as follows: In Section II, previous work is presented. Section III describes preliminaries, reversible logic terminology, and cost metrics. The general reversible circuit synthesis algorithm is presented in Section IV with brief description for each BDD reordering algorithm with the supplementary crossover, mutation, and selection operators used in this article. Section V shows experimental results and the work conclusion is presented in Section VI.

II. PREVIOUS WORK

Optimizing reversible circuits synthesis was and still a major topic for quantum computations related researchers. Several works and algorithms related to this topic have been proposed and conducted in literature.

Transformation Based Synthesis (TBS) is one of the most recognized algorithms for reversible circuit synthesis. In this algorithm, each line of a given truth table is traversed and reversible gates are added subsequently such that the output values match the input values, without altering already considered lines. However, this algorithm cannot find solutions for large input functions. Added to that, the increased number of input variables leads to abrupt increase in memory demands [10].

Exact combination and synthesis of reversible circuits has been introduced too in [13] with the cost of slow execution of the algorithm to find one of the correct solutions. Alternative algorithms have been proposed as well. One of these is based on Boolean Satisfiability Solver (SAT) discussed in [19]. The main aim of this algorithm is to reduce the gate count of a given Toffoli gates network by examining the satisfiability of all feasible solutions. However, with large scale and complex circuits, such algorithms slowly converge. Near-optimal synthesis of reversible circuits have been tested and exploited by heuristic algorithms that are designed to find the best available solution for such problems. Genetic algorithm and particle swarm optimization are examples of such algorithms that have been discussed in [27], [28] and used to synthesis reversible functions. However, studies found that these algorithms might slowly converge on small-scale circuits and an integration with local search algorithms is needed to produce low cost reversible circuits.

Authors of the work conducted in [29] and [30] presented a method that synthesizes a network with Toffoli and Fredkin gates in two steps. First, their synthesis algorithm finds a cascade of Toffoli and Fredkin gates with no backtracking and minimal look-ahead. Next, the authors apply transformations that reduce the number of gates in the network. Transformations are accomplished via template matching with basis representations with $m$ gates that realizes the identity function. The transformation that reduces the gate count can be applied depending on the result of template comparison with the sequence of gates to be reduced. However, this algorithm has been applied to small input functions since the entire truth table has to be stored, which abruptly increases space complexity.

The work of [31] presents a synthesis algorithm, Covering Set Partitions (CSP) without generating garbage bits. The algorithm utilizes the inherent mathematical specifications of binary numbers to construct input sequences which are ensured to lead to valid outputs. The proposed algorithm is able to generate functions of huge number of variables (up to 30 bits) in a acceptable amount of time. The authors tested the algorithm on a randomly selected subsets of all correct input sequences of binary numbers.

The work presented in [32] covers the application of Genetic algorithm to synthesize large reversible circuits by CSP. The work is concerned in discovering the set of optimal solutions taking into account minimizing circuit costs within
a huge space of solutions. The work investigates three searching algorithms: Genetic, Random and Tabu searches. The criterion used to compare the three algorithms depending on the quantum cost that is represented by the generated number of logical gates by each algorithm.

One of the major works related to synthesis process optimization is discussed in [5]. The mentioned work concentrates on generating correct permutations for a binary function symbolizing the reversible circuit to minimize the solutions search space. NCT (NOT, CNOT, Toffoli) gate based library has been counted for synthesis of reversible logic circuits. The proposed algorithm generates a cascade of Toffoli gates for some reversible description of a circuit. However, the impact on the quantum cost of the synthesized circuit has not been considered.

Investigating the influence of different graph-based intermediate representations including: And-Inverter Graph (AIG), Binary Decision Diagram (BDD), and Majority Inverter Graph (MIG), in terms of their contribution in producing efficient circuit realizations, is the work published in [33]. By this work, it has been found that it is preferable to use BDD for small functions to realize reversible circuits since it produces more compact circuits than the other two mentioned representations. However, with integrating BDD reduction rules, it is possible for BDD-based synthesis algorithms to scale well for complex input functions.

Introducing BDD to the process of synthesizing reversible circuits added a noticeable improvement that can be touched in reducing synthesized circuit size through exploiting BDD reduction rules and proper variable reordering [1], [34]. According to this, the algorithm discussed in [17] introduces an enhanced version of transformation based synthesis, wherein, BDD structure is used in the reversible circuit synthesis instead of the truth table. In the work presented in [16], the authors propose a synthesis approach that deals with huge circuits whose corresponding functions contain more than a hundred of different variables. The authors present in this work a methodology to extract reversible circuits for functions based on their corresponding BDDs. The circuit is obtained using an algorithm with linear worst case behavior regarding run-time and space requirements. Furthermore, the size of the resulting circuit is bounded by the BDD size. This allows to transfer theoretical results known from BDDs to reversible circuits. Experiments show better results (with respect to the circuit cost) and a significantly better scalability in comparison to previous synthesis approaches. Another work that exploits BDD in reversible logic synthesis through decomposing the BDD version of a Boolean function into reversible logic components has been recently published in [35].

The size of BDD is influenced by the order of the variables in its related binary function, and thus, this affects the cost of the corresponding constructed reversible circuit. Several greedy algorithms have been proposed to change the order of the binary function variables such as Sifting and Windowing algorithms. The change of variables order and rebuilding of the corresponding BDD leads to change the positions of nodes inside the BDD itself and thus, changes the size of BDD when further reduction rules are applied [24]. Another BDD reordering algorithm exploits dynamic programming through dividing the BDD into levels, and then reordering the nodes for each of those levels [25]. This algorithm is generally slower than sifting algorithm. Heuristic-based reordering algorithms have shown great evidence in reordering BDD variables with small BDD sizes. For example, Genetic Algorithm (GA) and Simulated Annealing (SA) algorithms have been well exploited in BDD reordering problem [21], [23]. Recent swarm optimization algorithms have been also exploited to solve BDD reordering problem as published in [22]. However, the direct impact of BDD reordering algorithms on the cost of the synthesized reversible circuits should be investigated.

In this work, a comparative study has been conducted for BDD reordering algorithms including: sifting, window, exact, genetic-based, and simulated annealing based reordering, in terms of the quantum cost of generated reversible circuit. The conducted experimental results of this work show that meta heuristic-based BDD reordering algorithms outperform other algorithms in terms of the overall synthesized circuit cost with slightly additional run time if compared with other greedy algorithms. Thereafter, further enhancement is achieved through integrating proper selection, mutation, and crossover operators with the genetic based reordering for BDD. This includes comparing several kinds of crossover operators including: Partially Mapped Crossover (PMX), Ordered Crossover (OX) and Cycle Crossover (CX). When integrated with inverse mutation, CX achieves additional quantum cost reduction. This leads to further analysis for the impact of selection operator through conducting a comparison between tournament and roulette wheel selection. Integrating all those operators have reduced the cost of the output circuits if compared with other BDD reordering algorithms.

**III. PRELIMINARIES**

The following subsections provide a compact specification for the basic terminology related to reversible circuit synthesis as well as to the formulation for its related cost metrics.

**A. REVERSIBLE LOGIC RELATED TERMINOLOGIES**

A reversible function $f: B^n \rightarrow B^n$ such that $B \in \{0, 1\}$ can be realized by $n \times n$ reversible gate, where a bijective mapping is applied on $f$ for every $n$-bit input into $n$-bit output vectors. A reversible circuit $G = (g_0, g_1, \ldots, g_{n-1})$ is considered a cascade of reversible gates that implement a reversible function.

The development of reversible gates and circuits considered after Toffoli proposed reversible logic gates in the work presented in [36]. In a reversible logic gate, a unique input always is associated with a unique output and vice versa (bijection). NOT, Feynman, Fredkin, Peres, and Clifford gates are all examples of reversible gates that have been proposed over the latest decades [6], [37].
TABLE 1. Truth table for Toffoli gate shown in Fig. 2.

| Input | Output |
|-------|--------|
| A     | B      | C | P | Q | R |
| 0     | 0      | 0 | 0 | 0 | 0 |
| 0     | 0      | 1 | 0 | 0 | 1 |
| 0     | 1      | 0 | 1 | 0 | 1 |
| 0     | 1      | 1 | 0 | 1 | 1 |
| 1     | 0      | 0 | 1 | 0 | 0 |
| 1     | 0      | 1 | 0 | 1 | 0 |
| 1     | 1      | 0 | 1 | 1 | 0 |
| 1     | 1      | 1 | 1 | 1 | 0 |

Toffoli gates are widely used reversible gates in the literature due to their simplicity in structure [38]. Most of related works depend on Toffoli gate in their tries of optimizing the reversible circuits synthesis. Therefore, in this work, Toffoli gates are considered in both the proposal and the experiments.

B. COST METRICS OF REVERSIBLE LOGIC

The reversible circuit Quantum Cost (QC) is defined as the number of basic quantum operations required to synthesize the corresponding reversible gate. A Toffoli gate $g$ with $C$ positive control lines, its QC is formulated as in eq.(1) [38]. Fig. 3 depicts the quantum circuit realization for a $3 \times 3$ Toffoli gate with QC equals to 5.

$$QC(g) = 2^{C+1} - 3$$  (1)

The Quantum Cost (QC) for a reversible circuit is computed by summing up the QC for each reversible gate composing it, as formulated in eq.(2) [1]. For example, the QC for the reversible circuit shown in Fig. 4 equals to $5 \ast (2^{1+1} - 3) + 2^{2+1} - 3 = 10$

$$QC(G) = \sum_{\forall g \in G} QC(g)$$  (2)

The cost for the synthesized reversible circuit might be driven by the type of the generated quantum circuit. For example, Near-term devices (NISQ quantum circuits) are evaluated in terms of the number of qubits. On the other hand, fault-tolerant quantum computers are evaluated in terms of the number and depth of T-gates. However, for generalization, the cost of a reversible circuit is characterized by its corresponding QC in this article, due to its impact on the effort needed to convert it into a quantum circuit.

C. BINARY DECISION DIAGRAM TERMINOLOGY

A Binary Decision Diagram (BDD) is an easily manipulated compact data structure to represent a Boolean function with less memory requirements than that of a truth table. Formally, it is a directed acyclic graph consisting of terminal and non-terminal nodes. A terminal node has a value of 0 or 1 while a non terminal node is augmented by one terminal node. As an example, consider the function $f$ when the variable $x_i$ represents an input variable, $f$ represents the Boolean function to be represented, $f_i$ represents the value of the Boolean function $f$ when $x_i = 1$ (known as positive cofactor), and $f_i$ represents the value of the function $f$ when the variable $x_i = 0$ (known as negative cofactor) [39].

$$f = \bar{x_i}f_i + x_i f_i$$  (3)

As an example, consider the function $f = x_1.x_2 + x_3$, Fig. 5 illustrates the BDD for this function when Shannon decomposition is recursively applied. Notice that each complete path in the BDD represents a row in the truth table of the function. For example, if the input $x_1.x_2.x_3 = 101$, then following this path in the BDD leads to terminal node 0, which is the output of this Boolean function.

The size of a BDD is defined as the number of its non-terminal nodes. As an example, the BDD shown in Fig. 5 has a size of 3. However, BDD reduction rules have been proposed to reduce the size of the BDD while preserving its correctness in representing a given Boolean function. Shared nodes and complemented edges are examples of such reduction rules [40].
The order in which the input variables of the Boolean function appear in the BDD impacts the BDD size when further reduction rules are applied. As an example, when the BDD of the Boolean function $f = x_1 \cdot x_2 + x_3 \cdot x_4 + \cdots + x_{n-1} \cdot x_n$ is represented in the order shown in Fig. 6-a, its size is given in a complexity of $O(n)$. Whereas, if the order of variables has been changed to be as in Fig. 6-b, the size of the BDD will be in a complexity of $O(2^n)$ [41].

**D. PROBLEM FORMULATION**

Given an input Boolean function $f$ to be realized with a reversible circuit, the objective is to find a reversible circuit $G$ that implements the function $f$ with low Quantum Cost (QC) within a synthesis time that does not exceed a predefined upper bound. This problem is formulated in eq.(4) where the input Boolean function to be realized is denoted by $f(X)$ such that $X = x_1, x_2, \cdots, x_n$ and $QC(G)$ represents the QC of the circuit solution $G$ whose synthesis time $\tau$ should not exceed a predefined upper bound $\tau_U$.

$$\begin{align*}
\text{minimize} & \quad QC(G) \\
\text{subject to} & \quad G \text{ realizes } f(X) \\
\quad & \quad \tau \leq \tau_U
\end{align*}$$

With such a one-to-one mapping, the QC of the synthesized reversible circuit is expected to increase with the size of its companion BDD.

To investigate the impact of the BDD size on the QC of the synthesized reversible circuit, QC has been recorded versus the BDD size for several benchmarks. Fig. 7 illustrates the plot which shows that the QC can be linearly correlated with the BDD size. The correlation coefficient has been found to be around 0.985. Hence, BDD size forms a reasonable evaluation criterion for this optimization problem.

$$\text{FIGURE 7. BDD size versus QC. The plot shows a roughly linear relation}$$

$$\text{with a correlation coefficient of 0.955. All results were obtained using}$$

$$\text{Revkit simulator [3].}$$

Therefore, the optimization problem given in eq.(4) can be roughly formulated as follows: Given an input Boolean function $f(X)$, the objective is to find the best order $\pi(X)$ of the variables in the BDD representation that results in the least BDD size upon applying reduction rules. This formulation is given in eq.(5) where $\pi$ represents the order of input variables in the BDD representation and $\psi(\pi)$ represents the size of the resultant BDD of that order when reduction rules are applied. The BDD size should not exceed maximum
value of $\alpha|X|$, where $\alpha$ is a predefined constant. This upper bound is important to avoid generating huge BDDs for the algorithms driven by random permutations. For example, the BDD shown in Fig. 6-a is a solution represented as $\pi(X) = (x_1, x_2, x_3, \ldots, x_n)$ and $\psi(\pi) = n$. It is important to mention that with this solution representation (variable order/permutation) the solution space size for this optimization problem equals to $n!$.

$$\begin{align*}
\text{minimize } & \psi(\pi(X)) \\
\text{subject to } & \psi(\pi(X)) \leq \alpha \ast |X| \\
& \tau \leq \tau_U
\end{align*}$$

(5)

IV. FLOW OF REVERSIBLE CIRCUIT SYNTHESIS & REORDERING ALGORITHMS OF BINARY DECISION DIAGRAM

Once a function is represented by a BDD, each BDD node is mapped to a cascape of Toffoli gates following its location in the BDD and the location of its neighbors. This mapping is conducted following a pre-defined lookup table. Fig. 8 illustrates some cases of such mapping [16].

![Mapping BDD nodes into a cascade of Toffoli gates](image)

FIGURE 8. Mapping BDD nodes into a cascade of Toffoli gates [16].

A. ALGORITHM OF REVERSIBLE LOGIC SYNTHESIS

Fig. 9 illustrates the general flowchart of the proposed synthesis algorithm for reversible circuits. It consists of the following phases:

1) Initialization phase: In this phase, the initial BDD of the input Boolean function to be realized, is constructed.

2) Optimization phase: This phase is the core of this work. It applies the following steps iteratively until the stop conditions of the algorithm are satisfied:
   - Apply a BDD reordering algorithm to effectively reduce the number of nodes in the BDD. This part will be explained in details subsequently.
   - Apply reduction rules on the ordered BDD. Those rules include shared nodes and complemented edges reduction.
   - Output a BDD with a satisfactory size to the mapping phase.

3) Mapping phase: This phase applies the algorithm published in [16] on the BDD resultant from the optimization phase. Each BDD node is substituted by a cascape of Toffoli gates following the mapping table published in [16].

B. BINARY DECISION DIAGRAM REORDERING ALGORITHMS

The following provides a brief description for the most widely used BDD reordering algorithms:

1) SIFTING ALGORITHM

This greedy algorithm is based on finding the optimum position for a variable, assuming all other variables to be fixed. The variable is exchanged with its successor until it becomes the next to the last variable in the Directed Acyclic Graph (DAG). Then it is moved up to the top of the DAG. The position for the best DAG size is remembered and the variable is moved down to the optimum position. If there are $n$ variables in the DAG, then there are $n$ potential positions for a variable, including its current position. Among those $n$ positions, the sub-goal employed by the shifting algorithm is to find the spot which minimizes the size of the DAG. The shift algorithm has the advantage that a variable can move a long distance in the ordering. However, the DAG size can increase significantly after the first few variables swap, and then eventually reduce below the starting point. The swaps are based on the best position seen regardless of any increase in the intermediate DAG size [24].

2) WINDOW PERMUTATION ALGORITHM

The idea behind this algorithm is to choose a level $I$ in the DAG and exhaustively searching all $k!$ permutations for the $k$ adjacent variable starting at level $I$. This costs $k! - 1$ pairwise exchanges followed by up to $k(k - 1)/2$ pairwise exchanges to restore the best permutation discovered. This mechanism is repeated for all levels in the DAG until no improvement
in the DAG size is acquired. Fig. 10 illustrates the variable permutations that are explored when the size of the window equals to 3 starting at variable $x_2$. Size permutations are explored with 5 adjacent variable swaps, and then 3 additional variable swaps are used to restore the best permutation (this is the worst case).

During the algorithm execution, the current optimal permutation level is marked. This mark is reset when a new more optimal permutation is found for any of the preceding $k − 1$ levels. When no more level are marked, the window permutation algorithm cannot improve the DAG size.

3) EXACT ALGORITHM BASED BINARY DECISION DIAGRAMS REORDERING

This dynamic programming algorithm takes into account that the cost of the variables on the initial levels of the BDD relies only on their ordering, without any attention to the order of the remaining variables. Because of this, the minimal cost ordering (in terms of the BDD size) is computed for the variables in the first $k$ levels. Later on, a truth table with folding is repeatedly applied to the remaining set of variables to determine the best order of the variables that results a small size BDD. The disadvantage of this approach is that it is computationally severe from runtime point of view [25].

4) GENETIC ALGORITHM BASED BINARY DECISION DIAGRAMS REORDERING

This algorithm can be categorised with the algorithms that deals with the local search ones. Each solution is symbolized by a sequence of variables with some order. The algorithm initiates by producing random alternations (permutations) of the included variables. Sifting algorithm -as a local minimization mechanism- is applied on each solution in which a solutions generation is kept. The number of produced solutions in each iteration is relative to the number variables used as input for a given function. The algorithm acts randomly in the process of selection of two solutions such that the probability of selecting a solution is relative to its related BDD size.

If a solution with relatively small size in an iteration, there is a probability to be chosen several times. After selecting two solutions, new ones are produced by mixing the parent ones [23]. Enhancing this algorithm by combining suitable selections, mutation process, and applying crossover operators suitable for BDD reordering issue, will be explained thereafter.

5) SIMULATED ANNEALING BASED BINARY DECISION DIAGRAMS REORDERING

Simulated annealing with an enhanced neighborhood determination is used to find the optimal ordered BDD. The variable neighborhood ordering is realized as the set of all variable orderings that can be generated with a single replacement or jump operation. The cooling schedule (annealing) is defined as: The initial transitions are always admitted which resulting in a random start alternation (permutation). Simultaneously, the size of the recognized ordered BDDs is used to compute an initial temperature. During the annealing process, a specific number of admitted switching are made at each temperature. The temperature is then decreased using a dynamic mechanism. The process ends when no more improvements can be applied [21].

C. IMPROVED GENETIC ALGORITHM BASED BINARY DECISION DIAGRAMS REORDERING

The solution space consists of all possible orders of variables in the BDD. The objective of GA optimization phase is to find the order of the variables that results in the least BDD size. It is important to mention that on the contrary of Traveling Salesman Problem (TSP), a solution $\pi_1 = (x_1, x_2, x_3)$ has a different cost of the solution rotated $\pi_2 = (x_3, x_2, x_1)$ because each solution results in a BDD whose size depends on the proceeding reduction rules. Every permutation is a different solution in BDD. Therefore, genetic crossover and mutation operators that preserve the optimal locations of some variables are expected to result in outputting BDDs with smaller sizes.

Algorithm 1 illustrates the GA for BDD reordering problem. First of all, the initial population is prepared as a random set of permutations for the variables of the BDD. For each permutation, the BDD is constructed and sifting algorithm [24] is applied on it as a local search to accelerate the convergence of the algorithm. As long as a predefined maximum number of iterations has not been reached, two parents are selected using selection operator. Those two parents are combined through applying a major crossover operator. Thereafter, either another type of crossover or mutation operator is applied. The decision whether to apply a secondary crossover or mutation is made randomly, following a probabilistic mixing factor, denoted by $\gamma$. BDD for each offspring is constructed followed by applying reduction rules. Each solution is then evaluated in terms of the BDD size. If a solution results in a BDD size that is less than the largest BDD size that has been found so far in the population, it will replace the permutation resulting...
in the largest BDD size in the population. Once the algorithm stops, a BDD with a small size is outputted.

The GA optimization might require several iterations to find an acceptable solution for input Boolean function with large number of variables. On the other hand, fewer iterations might be required for input functions with limited number of variables. Therefore, the stop condition for the algorithm states that the maximum number of iterations is a multiple of the number of input variables.

1) CROSSOVER OPERATORS
Crossover operator might result in a newborn chromosome (permutation of BDD variables) which is better than the parents during the evolution process. In this article, three crossover operators have been chosen to be applied in BDD reordering. This includes: Partially Mapped Crossover (PMX), Ordered Crossover (OX), and Cycle Crossover (CX).

It is important to mention that PMX has been in the literature for BDD-reordering problem. However, CX and OX have been chosen because they are expected to be less destructive for the solutions, and preserve the order of the variables that has been found to be near-optimal in the evolution process [42].

a: ORDERED CROSSOVER (OX)
Given two parent permutations for the order of variables in the BDD, two random crossover cutting points are selected in the two parents. Those points will partition each parent permutation into left, middle, and right portions. Now each child is constructed through preserving the middle portion of its corresponding parent, while the left and right portions are placed in the child in the order in which they appear in the other parent [42]. Fig. 11 illustrates an example of OX.

b: CYCLE CROSSOVER (CX)
This crossover identifies a cycle between the two parent permutations. The formed cycle starting from the first parent is used then to fill the portions of the first offspring while the remaining parts are filled from the second parent following their order in that permutation. Similarly, the cycle formed starting from the second parent will be copied to the second offspring while the first parent will be used to fill the missing parts [43]. Fig. 12 illustrates an example of CX. Notice that the cycle formed starting with the parent permutation \( \pi_i \) is as follows: \( 1 \rightarrow 5 \rightarrow 2 \rightarrow 4 \rightarrow 7 \rightarrow 1 \). All the parts of this cycle will be copied from permutation \( \pi_i \) to offspring \( o_i \) in their original positions in \( \pi_i \).

c: PARTIALLY-MAPPED CROSSOVER (PMX)
This crossover type defines two cut points in the two parents. The portion of variable positions between the two cut points will be exchanged between both parents to simultaneously generate portions of the two offsprings. The remaining parts of the offsprings will be determined using the mapping relation between both parents [43]. Fig. 13 illustrates PMX example with the following mapping relations resultant from the exchange process: \( 6 \leftrightarrow 3, 7 \leftrightarrow 4, 2 \leftrightarrow 5, 1 \leftrightarrow 6 \)

2) MUTATION OPERATOR
The purpose of mutation is to increase the exploration of the GA. This operator is applied to a single permutation to

---

**Algorithm 1** GA-Based BDD Reordering Algorithm

```plaintext
1: procedure BDD-Reordering
2:   initPop ← generateRandomPopulation()
3:   \( I_{max} \) ← \( c \times \#var \)
4:   iter ← 0
5:   \( \forall p \in \text{initPop} \)
6:   \( bdd \) ← constructBDD(p)
7:   \( bdd \) ← applySift(bdd)
8:   while iter < \( I_{max} \):
9:     \( p_{max} \) ← chooseBddWithLargestSize(initPop)
10:    \( p_i, p_j \) ← applySelection(initPop)
11:    \( r \) ← chooseRandomBetween(0.0, 1.0)
12:    if \( r \leq \gamma \) then
13:      \( o_i, o_j \) ← applyCrossOver(p_i, p_j)
14:    else
15:      \( o_i, o_j \) ← applyOtherCrossOver(p_i, p_j)
16:    end if
17:    \( bdd_i, bdd_j \) ← constructBDD(o_i, o_j)
18:    \( bdd_i, bdd_j \) ← applyReductionRules(bdd_i, bdd_j)
19:    \( o_{min} \) ← chooseOffSpringWithSmallerBDDSize(bdd_i, bdd_j)
20:    if \( \text{cost}(o_{min}) < \text{cost}(p_{max}) \) then
21:      \( p_{max} \) ← \( o_{min} \)
22:    end if
23:    updatePop(initPop, p_{max}).
24: end procedure
```
get a new permutation whose BDD can have a smaller size. In this article, inversion mutation is exploited, due to its simplicity during the optimization process. Inversion mutation chooses two random cut points. The portions of the permutation between those cut points are simply reversed. Fig. 14 illustrates inversion mutation.

In this work, an enhanced version of the tournament selection to preserve the elitism in the evolutionary process for each population without losing the diversity has been proposed. This version is called N-way tournament-p, wherein, the best p% of the population (in terms of their fitness) are included in the selection process. By this way, the selection pressure of the BDDs is controlled such that any BDD whose size worsens after crossover/mutation operators is moved to the (100-p)% of the population, and thus, excluded from the tournament in that iteration.

D. IMPROVED GENETIC ALGORITHM COMPLEXITY ANALYSIS
The problem of finding the minimum BDD size is NP-complete, therefore, no known algorithm finds the global minimum in polynomial time. The algorithm does not guarantee to find the global minimum. It tries to find a sub-optimal solution within a reasonable time frame. The size of the problem is defined by the number of variables. The number of variables affects the execution time in several ways. The first way is the effect on search space size. The algorithm is all about searching for the variables’ permutation that yields the smallest BDD size. As mentioned before, the algorithm is divided into two parts: global algorithm using GA and local search using sifting. Both parts search for the best permutation. The search space increases by order of n! where n represents the number of variables. Bigger search space means harder to find the desired solution. Therefore, it is natural to make more iterations when a harder problem is expected. So the stopping criterion used was the exhausting number of iterations that is c*n where c denotes a pre-defined constant. Inside the main loop, the process of building BDD and applying reduction (pruning) rules are repeated. This part is also affected by the number of variables but not as direct as the search space. Besides the number of variables, the number of product terms in the Boolean function also has an important influence on the size of the resulting BDD. For a small number of terms, the number of nodes is small and for a big number of terms also the number of nodes is small because there will be more chance to apply reduction rules. At some point in the middle, number of nodes is the biggest [26].

E. ALGORITHM LIMITATIONS
With the assumption of direct relationship between BDD size and the Quantum Cost (QC) of the resultant circuit (that is, the more nodes in a BDD, the more reversible gates in the output circuit, and thus a larger QC), a limitation is noticed in the proposed algorithm as there might be some cases wherein the QC is not proportional with the corresponding BDD size. To overcome such limitation, the BDD can be constructed and its companion reversible circuit is synthesized in each iteration. However, such an approach requires a complete BDD construction followed by synthesis in each iteration, which abruptly increases time and memory demands.
TABLE 2. Comparison between deterministic BDD reordering algorithms.

| Benchmark | Window Permutation | Sifting Algorithm | Exact Algorithm |
|-----------|--------------------|-------------------|-----------------|
|           | Line# | Gate# | QC | Runtime | Line# | Gate# | QC | Runtime | Line# | Gate# | QC | Runtime |
| 4mod5-4   | 8     | 24    | 0  | 0       | 8     | 24    | 0  | 0       | 8     | 24    | 0  | 0       |
| 9symnum-91| 27    | 206   | 0  | 0       | 27    | 206   | 0  | 0       | 27    | 206   | 0  | 0       |
| aes-9     | 9     | 48    | 0  | 0       | 9     | 48    | 0  | 0       | 9     | 48    | 0  | 0       |
| apex2-101 | 1560  | 3583  | 0.09 | 0.01 | 1922  | 592  | 0.1 | 0.01 | 392   | 1291  | 4363 | 0.13   |
| apex3-104 | 2131  | 6262  | 0.02 | 0.01 | 2210  | 592  | 0.1 | 0.01 | 1023  | 2876  | 10216| 0.05  |
| hw-116    | 84    | 926   | 0  | 0       | 87    | 943   | 0  | 0       | 84    | 926   | 0  | 0       |
| cordic-138| 52    | 356   | 0.01 | 0.01 | 52    | 325   | 0.01| 0.01 | 50    | 311   | 2.26 |        |
| codec24-10| 6     | 27    | 0  | 0       | 6     | 27    | 0  | 0       | 6     | 27    | 0  | 0       |
| es4-129   | 1590  | 3850  | 0.01 | 0.01 | 195   | 907  | 0.01| 0.01 | 192   | 378   | 886  | 0.02  |
| ex5p-134  | 205   | 1837  | 0.01 | 0.01 | 206   | 1843 | 0.02|        | 206   | 1843  | 0.02|        |
| ham7-29   | 18    | 94    | 0  | 0       | 21    | 141   | 0  | 0       | 21    | 141   | 0  | 0       |
| ham15-30  | 42    | 265   | 0  | 0       | 28    | 276   | 0  | 0       | 28    | 276   | 0  | 0       |
| hwb6-14   | 46    | 513   | 0  | 0       | 46    | 507   | 0  | 0       | 46    | 507   | 0  | 0       |
| hwb7-15   | 73    | 905   | 0  | 0       | 73    | 909   | 0  | 0       | 76    | 910   | 0  | 0       |
| hwb8-64   | 115   | 1468  | 0.01 | 0.01 | 112   | 1461 | 0.01| 0.01 | 114   | 1450  | 0.02| 0.01  |
| hw9-65    | 172   | 2300  | 0.01 | 0.01 | 170   | 2275 | 0.01| 0.01 | 169   | 2239  | 0.04|        |
| mini-alu-84| 10   | 60    | 0  | 0       | 10    | 60    | 0  | 0       | 10    | 60    | 0  | 0       |
| mod5adder-66| 29  | 314   | 0  | 0       | 32    | 292   | 0  | 0       | 29    | 302   | 0  | 0       |
| pdc-191   | 619   | 2087  | 0.04 | 0.04 | 619   | 2087 | 0.04| 0.04 | 619   | 2087  | 34.08|        |
| plus6mod4096-79| 23 | 89    | 0.03 | 0.03 | 23    | 89    | 0.03| 0.03 | 23    | 89    | 0.09|        |
| plus6mod8192-80| 25 | 97    | 0.07 | 0.07 | 25    | 97    | 0.08| 0.08 | 25    | 97    | 0.24|        |
| plus12mod8192-78| 25 | 98    | 0.07 | 0.07 | 25    | 98    | 0.08| 0.08 | 25    | 98    | 0.25|        |
| rd3-68    | 13    | 98    | 0  | 0       | 13    | 98    | 0  | 0       | 13    | 98    | 0  | 0       |
| rd73-69   | 25    | 217   | 0  | 0       | 25    | 217   | 0  | 0       | 25    | 217   | 0  | 0       |
| rd84-70   | 34    | 304   | 0  | 0       | 34    | 304   | 0  | 0       | 34    | 304   | 0  | 0       |
| spla-202  | 548   | 4831  | 0.03 | 0.03 | 489   | 5925 | 0.03| 0.03 | 483   | 5863  | 40.59|        |
| sym6-63   | 14    | 93    | 0  | 0       | 14    | 93    | 0  | 0       | 14    | 93    | 0  | 0       |
| sym9-71   | 27    | 206   | 0  | 0       | 27    | 206   | 0  | 0       | 27    | 206   | 0  | 0       |
| xor5-195  | 6     | 8     | 0  | 0       | 6     | 8     | 0  | 0       | 6     | 8     | 0  | 0       |
| Average   | 247.07| 797.80| 0.03 | 0.03 | 131.60| 415.10| 0.03| 0.03 | 127.43| 396.13| 1336.03| 2.80 |        |

V. EXPERIMENTAL TESTS & RESULTS

The previously described BDD reordering algorithms (sifting, window permutation, exact, genetic, and simulated annealing) have been evaluated in terms of the quantum cost of the synthesized reversible circuits. Furthermore, different variation and selection operators in the proposed genetic algorithm have been compared as well.

All experiments were conducted using Intel Xeon machine with 8 cores and a total RAM of 15.51 GB using Revkit simulator [3]. In this simulator, the published algorithm in [16] is implemented to map BDD nodes into a network of Toffoli gates. The CUDD library for decision diagram operations is integrated in this simulator.

For evaluation, the compared algorithms have been applied on a number of public benchmarks with different input sizes. Each benchmark is provided as a PLA file (including target circuit truth table). Several common logic circuits (such as adders, ALUs, mods, and others) are included in those benchmarks.

It is important to mention that for stochastic algorithms (genetic and simulated annealing based BDD reordering), each experiment has been executed 100 times and the results of those experiments have been averaged. The maximum number of iterations has been set to $3 \times n$ where $n$ represents the number of variables in the input Boolean function that has to be realized using reversible circuitry. Moreover, the mutation-crossover mixing factor $\gamma$ (used in Algorithm 1) has been set to 0.5. For tournament selection, 3-way tournament selection has been implemented with $p = 50\%$ of the worst individuals to be excluded from the tournament.

A. COMPARISON BETWEEN BINARY DECISION DIAGRAMS REORDERING ALGORITHMS

Table 2 shows the line# (number of input/output variables after synthesis), gate count (number of Toffoli gates in the synthesis), QC, and the synthesis time for the following deterministic algorithms: window-permutation (window size has been set to 4), sifting, and exact algorithms.

As shown in Table 2, sifting algorithm outperforms window permutation (window size has been set to 4), sifting, and exact algorithms.

Table 3 shows a comparison between two stochastic based reordering algorithms. This includes both genetic algorithm (with roulette-wheel selection and PMX crossover) and simulated annealing. Both algorithms outperform the...
TABLE 3. Comparison between genetic and simulated annealing based reordering algorithms.

| Benchmark | Line# | Gate# | QC | Runtime | Line# | Gate# | QC | Runtime |
|-----------|-------|-------|----|---------|-------|-------|----|---------|
| 4mod5-8   | 27    | 6     | 24 | 0.01    | 7     | 8     | 24 | 0.0005  |
| Symmul-91 | 6     | 2     | 206| 0.01    | 27    | 6     | 206| 0.0205  |
| alu-9     | 7     | 9     | 29 | 0.0092  | 7     | 9     | 29 | 0.0092  |
| apex2-101 | 267   | 810   | 2714| 0.86    | 282   | 885   | 2747.78 | 6.533 |
| apex5-104 | 878   | 2779  | 10221| 2.23    | 1015  | 2874  | 9839.09 | 5.3136 |
| bw-116    | 86    | 313   | 937 | 0.001   | 86    | 313   | 931.34 | 0.0010 |
| cordic-138| 52    | 1101  | 1325| 0.07    | 49    | 94    | 3114.44| 0.3375 |
| decod24-10| 6     | 11    | 27 | 0       | 6     | 11    | 27 | 0.0006  |
| e64-149   | 192   | 378   | 886| 0.99    | 192   | 378   | 886| 2.1666  |
| exsp-154  | 206   | 647   | 1843| 0.06    | 206   | 647   | 1970| 0.0328  |
| ham7-25   | 21    | 61    | 141| 0.01    | 21    | 61    | 141| 0.0103  |
| hamn15-30 | 45    | 153   | 309| 0.53    | 42    | 142   | 270| 0.4439  |
| lwh6-13   | 28    | 88    | 276| 0       | 27    | 84    | 268| 0.0101  |
| lwh6-14   | 46    | 159   | 507| 0.01    | 44    | 155   | 503| 0.0106  |
| lwh7-15   | 73    | 281   | 909| 0.02    | 76    | 278   | 910| 0.0207  |
| lwh8-64   | 112   | 449   | 1461| 0.04    | 114   | 440   | 1552| 0.0409 |
| lwh9-65   | 170   | 699   | 2275| 0.06    | 169   | 679   | 2239| 0.0714 |
| mini-alu-84| 10   | 20    | 60 | 0       | 10    | 20    | 60 | 0.0005  |
| mod5adder-66| 30   | 98    | 302| 0.01    | 29    | 96    | 301.52| 0.0101 |
| pde-191   | 619   | 2087  | 6599| 0.51    | 619   | 2087  | 6598.02| 0.7155 |
| plus6mod6096-79| 23 | 49   | 89 | 0.05    | 23    | 49    | 89 | 0.0483  |
| plus6mod8192-80| 25 | 53 | 97 | 0.1    | 25    | 53    | 97 | 0.0882 |
| plus127mod8192-78| 25 | 54 | 98 | 0.1    | 25    | 54    | 98 | 0.0921 |
| rd35-68   | 13    | 34    | 98 | 0       | 13    | 34    | 98 | 0.0045  |
| rd73-69   | 25    | 73    | 217| 0       | 25    | 73    | 217| 0.0105  |
| rd44-70   | 34    | 104   | 304| 0.01    | 34    | 104   | 304| 0.0201 |
| spla-202  | 482   | 1686  | 5858| 0.35    | 482   | 1686  | 5960.72| 0.5097 |
| sym6-63   | 14    | 29    | 93 | 0       | 14    | 29    | 93 | 0.0101  |
| sym7-71   | 27    | 62    | 206| 0       | 27    | 62    | 206| 0.0203 |
| xor5-195  | 6     | 6     | 8  | 0       | 6     | 6     | 8  | 0.0017 |

Average: 118.53 | 378.83 | 1237.30 | 0.20 | 123.40 | 382.50 | 1232.83 | 0.55

Runtime unit: second, zero means very small time, QC: Quantum Cost

deterministic algorithms in terms of QC and other evaluation metrics due to their random behavior in finding the near-optimal order of the BDD nodes. Simulated annealing has reduced the QC by around 7% if compared with the exact algorithm. In addition, it is 14× faster than the exact algorithm.

Genetic algorithm outperforms the exact algorithm by 8% in terms of the QC with being 5× faster. Genetic algorithm generally outperforms all the other algorithms for several reasons: (1) Sifting is exploited as a local search which increases the exploitation in this algorithm. (2) PMX is used as crossover operator which increases the exploration for finding near-optimal order of the BDD nodes. However, with integrating such operators, the genetic algorithm becomes slower if compared with simulated annealing and other algorithms.

B. COMPARISON BETWEEN SINGLE VARIATION OPERATORS

The genetic algorithm based reordering with integrating four variation operators including: PMX, CX, and OX, and inversion mutation have been implemented.

Table 4 shows the QC for the synthesized circuits when applying only one type of operators in the BDD reordering. As shown in the results, OX slightly outperforms PMX since it preserves the locations of some nodes in their optimal locations. Inversion mutation increases exploration in the search space which increases the opportunity of finding BDD with smaller size, and thus, less QC. CX outperforms all the other operators due to its property in preserving BDD nodes in their optimal locations in the offspring. CX results in around 4% reduction in QC if compared with the genetic algorithm published in [23].

The variations in runtime between different operators are small. However, it is observed that for large scale benchmarks (such as apex5-104 circuit), longer runtime is required for reversible synthesis. In this circuit, both PMX and OX have longer runtime. The larger QC (which indicates larger BDD), the more runtime is expected, since it takes longer time to map each node into a cascade of Toffoli gates.

C. COMPARISON BETWEEN MIXED OPERATORS

Table 5 shows the QC and the runtime for the synthesized reversible circuits with mixing crossover and mutation operators for BDD reordering. In each iteration in the GA optimization, either inversion mutation or other crossover (PMX, CX, and OX) is applied. The probability to choose the mutation is 50%.

Mixing operators has generally resulted in less QC. As shown in the results, mixing CX with inversion mutation outperforms all the other algorithms in terms of QC. This result is reasonable since CX preserves some portions of the permutations in their optimal locations during the optimization process while the inversion increases the exploration of finding better solutions in the search space. This creates a good balance between exploitation and exploration. Therefore, CX with inversion has outperformed the PMX (used in CUDD library) by around 5% in terms of the QC. In addition,
generating smaller BDD sizes reduces the runtime as well since less number of BDD nodes has to be mapped to Toffoli gates. Thus, it can be seen that mixing CX with inversion mutation results in shorter runtime if compared with other algorithms.

| TABLE 4. Comparison between single operators. |
|-----------------|-----------------|-----------------|-----------------|
| Benchmark       | Inversion Mutation | OX Runtime | PMX Runtime | CX Runtime |
| 4nn5d-5         | 24.29             | 24.29         | 0             | 24.29       |
| 9ynmml-91       | 208.06            | 208.06        | 0.02          | 206.002     |
| alu-9           | 29.29             | 29.29         | 0.01          | 29.002      |
| apex2-101       | 270.70            | 270.70        | 0.02          | 270.000     |
| apex5-104       | 989.15            | 989.15        | 0.03          | 989.095     |
| bw-116          | 941.02            | 941.02        | 0.01          | 931.340     |
| cordic-138      | 313.91            | 313.91        | 0.38          | 311.440     |
| deco2d4-10      | 27.20             | 27.20         | 0             | 27.002      |
| ed4-149         | 894.86            | 894.86        | 2.43          | 886.220     |
| ex5p-154        | 1861.43           | 1861.43       | 0.53          | 1970.033    |
| ham7-29         | 142.41            | 142.41        | 0.01          | 141.01      |
| ham15-30        | 272.70            | 272.70        | 0.46          | 270.042     |
| hbw5-13         | 270.68            | 270.68        | 0.01          | 268.001     |
| hbw6-17         | 919.01            | 919.01        | 0.03          | 910.092     |
| hbw6-64         | 1466.52           | 1466.52       | 0.05          | 1552.045    |
| hbw9-65         | 2261.39           | 2261.39       | 0.02          | 2239.007    |
| mini-alu-84     | 60.6              | 60.6          | 0             | 60.000      |
| mod4adder-66    | 304.18            | 304.36        | 0.02          | 301.520     |
| pdc-191         | 6664.99           | 6664.99       | 1.00          | 6598.092    |
| plus6mode8192-79 | 89.09            | 89.09         | 0.03          | 89.005      |
| plus127mode8192-78 | 97.97          | 97.97         | 0.11          | 97.009      |
| re53-68         | 98.98             | 98.98         | 0.12          | 98.098      |
| re73-69         | 219.17            | 219.17        | 0.01          | 217.01      |
| re83-70         | 307.04            | 307.04        | 0.02          | 304.002     |
| spla-202        | 5919.13           | 5919.13       | 0.66          | 5960.720    |
| sym6s-63        | 93.93             | 93.93         | 0.01          | 93.001      |
| sym3-71         | 208.06            | 208.06        | 0.02          | 206.002     |
| xor5-105        | 60.6              | 60.6          | 0             | 60.000      |
| Average         | 1212.73           | 0.026         | 1230.74       | 0.57        |
|                  |                   |              | 1232.83       | 0.55        |
|                  |                   |              |               | 1188.16     |

D. COMPARISON BETWEEN SELECTION OPERATORS

Selection operator plays an important role in the size of the obtained BDD after reordering. Table 6 shows a comparison between roulette wheel and 3-way tournament-50 selections when both integrated with CX and inversion mutation in the genetic algorithm for BDD reordering in the reversible circuit synthesis.

Tournament selection slightly outperforms roulette wheel selection in terms of QC. This clearly shows the impact of elitism induced by both the tournament per se and eliminating the worst 50% solutions from the tournament.

Fig. 15 illustrates the average BDD size (for 100 experiments) versus the iteration # during the GA optimization process for mixing CX with inversion mutation and 3-way tournament-50 selection. Notice that with more iterations, the BDD size decays which indicates that better solutions can be achieved with more optimization iterations.

Fig. 16-a depicts the obtained BDD when GA algorithm is applied on benchmark sym6s-63 while the obtained reversible
TABLE 6. Comparison with mixed operators.

| Benchmark  | Roulette Wheel | Tournament |
|------------|----------------|------------|
| 4mod5-8    | 24             | 0          | 24         | 0.02 |
| 9ymnl-91   | 206            | 0.02       | 206        | 0.17 |
| alu-9      | 29             | 0.01       | 29         | 0.02 |
| apex3-101  | 1220.12        | 5.63       | 2007.4     | 14.15 |
| apex3-104  | 9861.52        | 4.92       | 8961.83    | 11.07 |
| lcm-116    | 933.09         | 0.01       | 933.98     | 0.07 |
| cordic-138 | 311.83         | 0.32       | 309.65     | 1.78 |
| deccod24-10| 27             | 0          | 27         | 0.01 |
| e64-149    | 886            | 2.33       | 886        | 4.43 |
| exs1-154   | 1843           | 0.05       | 1843       | 0.39 |
| ham1-29    | 141            | 0.01       | 141        | 0.08 |
| ham1-30    | 270            | 0.43       | 270        | 1.04 |
| hwbs-12    | 268            | 0.01       | 268        | 0.04 |
| hwbs-14    | 503            | 0.01       | 503        | 0.09 |
| hwbs-15    | 910            | 0.02       | 910        | 0.19 |
| hwbs-64    | 1452           | 0.04       | 1232       | 0.38 |
| hwbs-65    | 2239           | 0.08       | 2239       | 0.7  |
| mini-alu-54| 60             | 0          | 60         | 0.02 |
| mod5adder-66| 300.73         | 0.01       | 301.55     | 0.07 |
| pdc-19     | 6599           | 0.88       | 6599       | 6.93 |
| plus6mod41096-79| 89         | 0.05     | 89        | 0.27 |
| plus6mod192-80 | 97          | 0.1      | 0.36      | 0.01 |
| plus12/mod8192-78 | 98         | 0.1      | 98        | 0.36 |
| rd5-58     | 98             | 0.01       | 98        | 0.02 |
| rd7-59     | 217            | 0.01       | 217        | 0.08 |
| rd8-70     | 304            | 0.02       | 304        | 0.14 |
| spal-202   | 5864.44        | 0.55       | 5860.38    | 4.26 |
| sym5-63    | 93             | 0.01       | 93        | 0.04 |
| sym7-71    | 206            | 0.02       | 206        | 0.16 |
| xcr5-195   | 8              | 0.02       | 8         | 0.02 |
| **Average**| **1171.19**    | **6.52**   | **1157.51**| **1.57**|

VI. CONCLUSION AND FUTURE WORKS

In this work, a comparative study between several BDD reordering approaches and their effect on reversible circuit synthesis is executed. An estimation for each circuit in terms of gate count, line number, transistor and quantum costs is conducted. The outcomes have emerged that exploiting metaheuristic optimization algorithms (specifically genetics and simulated annealing) in reordering of BDDs leads to smaller BDD size which turns out to a lower overall cost. Thereafter, the work proposed a Genetic Algorithm (GA)-based BDD reordering algorithm with supplementary crossover, mutation, and selection operators. The work analyzed the impact of different operators on the generated BDD, and the quantum cost of its corresponding reversible circuit. Experimental results have shown that mixing Cycle Crossover (CX) with inversion mutation and tournament selection outperforms other operators in terms of the quantum cost of the synthesized reversible circuits. Such mixing preserves the optimal locations of some variables in the BDD alongside with exploration of new solutions with preserving the elite ones due to the mutation and selection operators. The synthesis time has been found to be generally correlated with the BDD size, since the more nodes, the longer time required to map those nodes into cascades of Toffoli gates.

Although the smaller BDD size often the less quantum cost, this might not be always true. Because of this, one of the future planned works is to comprise the synthesis algorithm mapping phase into the GA optimization with fixing minimizing the control lines number as the main objective function.

REFERENCES

[1] R. Wille and R. Drechsler, *Towards a Design Flow for Reversible Logic*. Amsterdam, The Netherlands: Springer, 2010.
[2] N. K. Misra, B. Sen, S. Wairya, and B. Bhoi, “A novel parity preserving reversible binary-to-bcd code converter with testability of building blocks in quantum circuit,” in *Proc. 2nd Int. Conf. Comput. Intell. Inform.*, V. Bhatija, J. M. R. Tavares, B. P. Rani, V. K. Prasad, and K. S. Raju, Eds. Singapore: Springer, 2018, pp. 383–393.
[3] M. Soeken, S. Frehse, R. Wille, and R. Drechsler, “Revkit: An open source toolkit for the design of reversible circuits,” in *Reversible Computation*, A. De Vos and R. Wille, Eds. Berlin, Germany: Springer, 2018, pp. 383–393.
[4] D. M. Miller and M. A. Thornton, “QMDD: A decision diagram structure for reversible and quantum circuits,” in *Proc. 36th Int. Symp. Multiple-Valued Logic (ISMVL)*, May 2006, p. 30.
A. Zulehner and R. Wille, “One-pass design of reversible circuits: Combinatorial logic synthesis using binary decision diagrams,” Proc. 41st Annu. Conf. Design Autom. DAC, Jul. 2004, pp. 834–837.

M. Fujita, Logic Synthesis for Reversible Circuits. Singapore: Springer, 2020, pp. 65–91, doi: 10.1007/978-981-13-8821-7_5.

J. Hu, Y. Lin, and X. Zhang, “Reversible logic synthesis using Bröchner base,” in Proc. IEEE 2nd Int. Conf. Electron. Techn. (ICET), May 2019, pp. 229–232.

D. M. Miller, D. Maslov, and G. W. Dueck, “A transformation based algorithm for reversible logic synthesis,” in Proc. 40th Conf. Design Autom. DAC, Jun. 2003, pp. 318–323.

M. Saedi and I. L. Markov, “Synthesis and optimization of reversible circuit-a survey,” ACM Comput. Surv., vol. 45, no. 2, pp. 21:1–21:34, Mar. 2013, doi: 10.1145/2431211.2431220.

A. Zulehner and R. Wille, “Exploiting coding techniques for logic synthesis of reversible circuits,” in Proc. 23rd Asia South Pacific Design Autom. Conf. (ASP-DAC), Jan. 2018, pp. 670–675.

R. Ray, A. Deka, and K. Datta, “Exact synthesis of reversible logic circuits using model checking,” 2017, arXiv:1702.07470. [Online]. Available: http://arxiv.org/abs/1702.07470.

A. Chattopadhyay, A. Litturau, L. Aamaru, P.-E. Gaillardon, and G. D. Micheli, “Reversible logic synthesis via biconditional binary decision diagrams,” in Proc. IEEE Int. Symp. Multiple-Valued Log., May 2015, pp. 7–12.

M. Mohammadi and M. Eshghi, “Heuristic methods to use don’t cares in automated design of reversible and quantum logic circuits,” Quantum Inf. Process., vol. 7, no. 4, pp. 175–192, Aug. 2008, doi: 10.1007/s11128-008-0081-x.

B. K. Abdalhaq, A. Hawash, and R. Drechsler, “BDD-based synthesis of reversible logic for large functions,” in Proc. 40th Annu. Design Autom. Conf. ZZZ DAC, 2009, pp. 270–275, doi: 10.1145/1629911.1629984.

K. Podlaski, “Reversible circuit synthesis using binary decision diagrams,” in Proc. MIXDES 23rd Int. Conf. Mixed Design Integr. Circuits Syst., May 2005, pp. 270–275.

R. K. Naveenkumar, R. Karambir, “A comparative analysis of pmx, cx and ox crossover operators for solving travelling salesman problem,” 2012, arXiv:1203.0309. [Online]. Available: http://arxiv.org/abs/1203.0309.

R. Drechsler, A. Ray, and K. Datta, “Towards reverse engineering of reversible logic,” 2010, arXiv:1004.0837. [Online]. Available: http://arxiv.org/abs/1004.0837.

S. H. Gerez, Algorithms for VLSI Design Automation, 1st ed. New York, NY: Wiley, 1999.

K. S. Brace, R. L. Rudell, and R. E. Bryant, “Efficient implementation of a BDD package,” in Proc. Conf. Proc. 27th ACM/IEEE design Autom. Conf. DAC, 1990, pp. 40–45, doi: 10.1145/123186.123222.

R. Drechsler, N. Drechsler, and W. Günther, “Fast exact minimization of BDDs,” in Proc. 35th Annu. Conf. Design Autom. Conf. - DAC, 1998, pp. 200–205, doi: 10.1145/277044.277099.

O. Abdoun and J. Abouchabaka, “A comparative study of adaptive crossover operators for genetic algorithms to resolve the travelling salesman problem,” 2012, arXiv:1203.3097. [Online]. Available: http://arxiv.org/abs/1203.3097.

B. K. Abdalhaq, A. Awad, and A. Hawash, “A swab based binary decision diagram (BDD) reordering optimizer for reversible circuit synthesis,” in Proc. 15th Design Technol. Integr. Syst. Nanosc. Era (DTIS), Jan. 2017, pp. 289–294.

B. K. Abdalhaq, A. Hawash, and R. Drechsler, “Exact synthesis of elementary quantum gate circuits for reversible functions with don’t cares,” in Proc. 38th Int. Symp. Multiple Valued Log. (ismvl), May 2008, pp. 214–219.
Ahmed Awad (Member, IEEE) received the bachelor’s degree in computer systems engineering and the master’s degree (Hons.) in computing from Birzeit University, in 2009 and 2011, respectively, and the Ph.D. degree from the Department of Communications and Computer Engineering, Tokyo Institute of Technology, Japan, in 2016. His Ph.D. thesis focuses on developing novel algorithms for mask optimization problem in optical lithography for large scale integrated digital circuits. He published over 14 conference proceedings and journal articles. He worked as a Quality Assurance Engineer for CISCO Systems, from 2009 to 2013. He is currently an Assistant Professor with the Department of Computer Sciences, An-Najah National University. His research interests include network-related optimization problems, the Internet-of-Things (IoT) security, reversible logic synthesis and optimization, optical lithography and OPC, and advanced memory design problems. He is a member of IEICE, IPSJ, and the Jordanian Engineering Association.

Amjad Hawash received the bachelor’s degree in computer science from An-Najah National University, in 1996, the master’s degree in computer information systems from Yarmouk University, in 2006, and the Ph.D. degree from the Sapienza University of Rome, in 2015. His master’s thesis was related to automating the configuration of Cisco routers (set of features) by moving from the command prompt to GUI. His Ph.D. thesis was related to introducing groups to an annotation system. His Ph.D. thesis contained a study of involving ontologies to execute a matching between users (represented by their annotation tags) with the set of system groups (represented by ontologies) in the process of suggesting groups of annotators to users and vice versa. During his Ph.D. degree, he succeeded in publishing ten publications. His current research interest includes the set of computer science relate researches like Arabic ontologies, graph analysis, and reversible circuits synthesis in which a set of publications are done and ongoing research is going on.