Assessing the impact of the CPU power-saving modes on the task-parallel solution of sparse linear systems

José I. Aliaga · María Barreda · Manuel F. Dolz · Alberto F. Martín · Rafael Mayo · Enrique S. Quintana-Ortí

Received: 2 August 2013 / Revised: 2 July 2014 / Accepted: 12 August 2014 / Published online: 5 September 2014
© Springer Science+Business Media New York 2014

Abstract We investigate the benefits that an energy-aware implementation of the runtime in charge of the concurrent execution of ILUPACK—a sophisticated preconditioned iterative solver for sparse linear systems—produces on the time-power-energy balance of the application. Furthermore, to connect the experimental results with the theory, we propose several simple yet accurate power models that capture the variations of average power that result from the introduction of the energy-aware strategies as well as the impact of the P-states into ILUPACK’s runtime, at high accuracy, on two distinct platforms based on multicore technology from AMD and Intel.

Keywords Sparse linear systems · Iterative solvers · ILUPACK · Energy-aware methods · CPU power-saving modes · High performance computing

1 Introduction

Power consumption has been identified as a crucial challenge that will need to be tackled in order to deliver a sustained EXAFLOPS throughput, at an affordable cost, in high-performance computing (HPC) facilities deployed by the end of this decade [1–3]. In particular, although we have enjoyed considerable advances in the performance-power ratio of HPC systems during the last few years—around $5 \times$ in the MFLOPS/Watt ratio for the systems ranked in the first position of the Green500 list during the last five years [4]—the ambitious goal of building an Exascale system by 2020, which dissipates only 20 MW, demands even more favorable improvements rates.

A major part of the progress experienced in the energy efficiency of HPC systems in these past years has been due to the hardware, concretely, to the aggregation of low-power processors with an increasing number of cores and the adoption of hardware accelerators for HPC [5]. However, much remains to be done in order to leverage the power-saving mechanisms available in today’s hardware and a holistic investigation and multidisciplinary effort has to be conducted in energy-efficient HPC, comprising applications, system software as well as hardware [6].

ILUPACK [7] is a numerical package for the solution of sparse linear systems via Krylov-based iterative methods. The software implements multilevel ILU (incomplete LU)
preconditioners for general, symmetric indefinite and Hermitian positive definite systems, as those arising in numerous scientific and engineering applications, in combination with inverse-based ILUs and Krylov subspace solvers.

In [8] and [9] we presented two concurrent versions of ILUPACK, for multicore architectures and distributed-memory (message-passing) platforms respectively, that efficiently exploit the task-parallelism intrinsic to the iterative solution of the sparse linear systems (including the calculation of the preconditioner). In response to the increasing energy awareness in HPC, in [10] we analyzed the energy efficiency of the task-parallel calculation of the preconditioner on an AMD-based multicore platform, leveraging the CPU power-saving modes available in this architecture [11]. In this paper we extend our previous work, with the following new contributions:

- We introduce energy-aware strategies into ILUPACK runtime and we address the characterization (modeling) of power consumption in the preconditioned solution of symmetric positive definite (s.p.d.) sparse linear systems, thus expanding our previous work [10] on the computation of the preconditioner only, to cover the complete solver.
- We collect precise information on the CPU power-saving modes, identifying the sources of the power bottlenecks and the energy gains, and relating the power consumption and attained savings observed in our detailed experimental results to the power models.
- We target a server based on the AMD Opteron 6128 processor, already analyzed in [10], but we also model and evaluate an alternative platform equipped with two Intel Xeon E5504 processors. These servers are representative of current multicore technology and both abide to the CPU power-saving modes in the ACPI (advanced configuration and power interface) specification [11]. From the points of view of power consumption and performance, these platforms present two relevant differences, though. First, all cores of the Intel processor share the same power plane and the core frequency can be only adjusted at the processor (socket) level. Instead, on the AMD server the frequency can be varied per core. Second, as our experiments will show, on the Intel platform memory bandwidth is independent of the processor operation frequency while, on the AMD server, changes to frequency also affect memory throughput.
- Finally, we refine the experimental evaluation in [10], using a more accurate wattmeter with a much higher sampling rate than that utilized in our previous study.

As one of the goals of this paper is to analyze the effect that the exploitation of the CPU power-saving mechanisms exerts on the energy efficiency of a complex scientific application, we consider only the power dissipated by the components integrated in the system motherboard (e.g., CPU and RAM chips), discarding other power sinks due, e.g., to network interface, disk, inefficiencies of the power supply unit, etc. For applications such as ILUPACK, which mainly exercise the floating-point arithmetic units of the processors and the memory, we can expect that the contribution of the discarded components is a constant that can be simply added to our models.

There are a large number of software efforts to reduce energy consumption in HPC clusters. For brevity, we next reference only a few. The work in [12] presents a characterization of energy saving techniques for clusters with two large groups: static power management (SPM) and dynamic power management (DPM). Within DPM the authors further distinguish between component-based and power-scalable load balancing (LB) techniques. Our approach, based on the exploitation of C-states, can be considered analogous to that in [13,14], however we apply it at processor level rather than at the node level. From that perspective, our techniques can be classified as LB. The authors in [15] leverage DVFS (dynamic voltage-frequency scaling) to reduce the power-energy consumption of precedence-constrained tasks running on a cluster. The heuristic-based strategy used by the authors minimizes the slack of non-critical tasks by means of reducing its frequency operation while maintaining the time-to-solution. A similar approach is applied to the execution of dense linear algebra algorithms in multicore processors in [16]. In [17], the authors leverage hierarchical genetic strategy-based grid scheduling algorithms to exploit span via DVFS and reduce energy consumption in computational grids. The simulation results show that proposed scheduling methodologies fairly reduce the energy usage and can be easily adapted to the dynamically changing grid states and various scheduling scenarios. Our strategy considers a static VFS-based approach, in which the voltage/frequency pair is fixed at the beginning of the execution and does not vary thereafter. Our energy savings come instead from the exploitation of the C-states which, in general, lead to considerable energy savings by relying on a race-to-halt/race-to-idle strategy. DVFS strategies are part of future work.

The rest of the paper is structured as follows. In Sect. 2 we briefly review the numerical approach underlying ILUPACK and the task-parallel implementation oriented to multicore architectures from [8]. In Sect. 3 we introduce the setup for our experiments. The next three sections contain the main contribution of the paper: The power model in Sect. 4; the power-aware runtime together with a theoretical and experimental analysis of the impact of the C-states on the time-power-energy balance in Sect. 5; and an analogous study, from the point of view of the P-states, in Sect. 6. Finally, the paper is closed with a discussion of the results in Sect. 7.
2 Parallel ILUPACK for multicore processors

The approach to multilevel preconditioning in ILUPACK relies on the so-called inverse-based ILU factorizations. Unlike classical threshold-based ILUs, this approach directly bounds the size of the preconditioned error and results in increased robustness and scalability, especially for applications governed by PDEs, due to its close connection with algebraic multilevel methods [8]. Specifically, for efficient preconditioning, only a small amount of fill-in is allowed during the factorization, resulting in a modest number of floating-point arithmetic operations per non-zero entry of the sparse coefficient matrix.

Parallelism in the computation of ILUPACK preconditioners is exposed by means of nested dissection applied to the adjacency graph representing the non-zero connectivity of the sparse coefficient matrix. Nested dissection is a partitioning heuristic which relies on the recursive separation of graphs. The graph is first split by a vertex separator into a pair of independent subgraphs and the same process is next recursively applied to each independent subgraph. The resulting hierarchy of independent subgraphs is highly amenable to parallelization. In particular, the inverse-based preconditioning approach is applied in parallel to the blocks corresponding to the independent subgraphs while those corresponding to the separators are updated. When the bulk of the former blocks has been eliminated, the updates computed in parallel within each independent subgraph are merged together, and the algorithm enters the next level in the nested dissection hierarchy. The same process is recursively applied to the separators in the next level and the algorithm proceeds bottom-up in the hierarchy until the root finally completes the parallel computation of the preconditioner; see Fig. 1.

The type of parallelism described above can be expressed by a binary task dependency tree, where nodes represent concurrent tasks and arcs specify dependencies among them. The parallel execution of this tree on multi-core processors is orchestrated by a runtime which dynamically maps tasks to threads (cores) in order to improve load balance requirements during the computation of the ILU preconditioner. At execution time, thread migration is prevented using POSIX routine sched_set_affinity. The runtime keeps a shared queue of ready tasks (i.e., tasks with their dependencies fulfilled) which are executed by the threads in FIFO order. This queue is initialized with the tasks corresponding to the independent subgraphs. Idle threads have to wait for new ready tasks. When a given thread completes the execution of a task, its parent task is enqueued provided the sibling of the former task has been already completed as well.

The most expensive operation involved in the preconditioned iterative solution of the linear system is the application of the multilevel preconditioner, which is in turn decomposed into two steps: the multilevel forward (FS) and backward substitutions (BS). The aforementioned task dependency tree also describes the parallelism available within both computations. However, while the FS proceeds bottom-up towards the root of the tree, the BS proceeds in the opposite direction. In order to maximize data locality during the parallel multi-threaded execution of both operations, the mapping of threads to tasks resulting from the (dynamic load-balancing) computation of the preconditioner is re-used, so that each thread knows in advance which tasks it is in charge of (i.e., static mapping). The runtime uses a different task queue for each thread and substitution algorithm. For the FS, the queue of each thread is initialized with the leaves it is in charge of, and new (ready) tasks are enqueued on the corresponding queues as soon as their dependencies are fulfilled (i.e.,

Fig. 1 Nested dissection applied to the adjacency graph associated with a sparse matrix and the corresponding task dependency tree
as soon as their children tasks are completed). For the BS, only the root task is initially included in the corresponding queue. As soon as the root task is completed, its children are enqueued on the corresponding queues, and the parallel execution (orchestrated by the runtime) proceeds top-bottom while taking care of task dependencies until the computation of the leaves is completed. The other operations involved in the preconditioned iterative solution stage (i.e., sparse matrix-vector product and vector operations) are split and mapped conformally with the FS and BS steps in order to maximize data locality. Moreover, a careful management of shared data, by maintaining consistent or inconsistent copies of the matrix and the vectors, avoids synchronization steps, except those reductions required in order to compute inner products. Further details on the mathematical foundations of the parallel algorithms, their implementation, and the runtime operation can be found in [8].

### 3 Environment setup

In all our experiments, we employ a scalable symmetric positive definite sparse linear system of dimension \( n = N^3 \), resulting from a partial differential equation \(-\Delta u = f\) in a 3D unit cube \( \Omega = [0, 1]^3 \) with Dirichlet boundary conditions \( u = g \) on \( \delta \Omega \), discretized using a uniform mesh of size \( h = \frac{1}{N+1} \). We set \( N = 252 \), which yields the largest linear system that fitted into the main memory of the target machine, with about \( 16 \times 10^6 \) unknowns and \( 111 \times 10^6 \) nonzero entries in the coefficient matrix. All tests were performed using IEEE double-precision arithmetic. Execution time, power and energy are always reported in seconds (s), Watts (W) and Joules (J), respectively.

We employ two target servers in our experiments. The first platform, WT_AMD, is equipped with a single AMD Opteron 6128 processor (8 cores), 24 Gbytes of RAM, and runs the Linux Ubuntu operating system (kernel 2.6.32-220.4.1.el6.x86_64). The second server, WT_INT, contains two Intel Xeon E5504 processors (4 cores per socket), 32 Gbytes of RAM, and runs Linux Ubuntu (kernel 2.6.32-220.4.1.el6.x86_64) as well. These two types of processors are representative of current multicore technology, and adhere to the ACPI standard [11] for the CPU power-saving modes. Concretely, the AMD processor features 5 performance states (P-states P0–P4) and three operating or power states (C-states C0, C1 and C1E). The Intel processor has 4 P-states (P0–P3) and 4 C-states (C0, C1, C3 and C6). Information on the voltage–frequency pairs \((V_i - f_i)\) associated with each P-state \((P_i)\) is collected in Table 1. State C0 is the normal operating mode (i.e., the CPU is operative) while higher numbers correspond to deeper sleep modes, where more circuits and signals of the processor are turned off, saving more power, but requiring longer time to go back to C0 mode.

| Platform | P-state, \(P_i\) | \(V_i\) | \(f_i\) | \(BW_i\) |
|----------|-----------------|--------|--------|--------|
| WT_AMD   | P0              | 1.23   | 2.00   | 30.29  |
|          | P1              | 1.17   | 1.50   | 24.63  |
|          | P2              | 1.12   | 1.20   | 20.46  |
|          | P3              | 1.09   | 1.00   | 17.48  |
|          | P4              | 1.06   | 0.80   | 14.00  |
| WT_INT   | P0              | 1.04   | 2.00   | 12.72  |
|          | P1              | 1.01   | 1.87   | 12.58  |
|          | P2              | 0.98   | 1.73   | 12.61  |
|          | P3              | 0.95   | 1.60   | 12.55  |

From the practical point of view, the AMD and Intel servers differ in two important aspects:

- The frequency of the AMD cores can be adjusted independently while, on the Intel platform, all cores in the same processor run at the same frequency. In particular, if the cores of a processor from WT_INT operate at frequency \(f_i\), and we instruct one of these cores to run at \(f_j > f_i\) (using the Linux \texttt{cpufreq} utility), the remaining three cores in the same socket will also transition to operate at \(f_j\). On the other hand, if the cores of a processor from WT_INT run at frequency \(f_i\), and we instruct one core to run at frequency \(f_j < f_i\), there will be no change.
- On the AMD platform, the bandwidth between the cores and the main memory varies with the processor frequency while, on the Intel platform, this bandwidth is independent of the processor frequency. To illustrate this behavior, column \(BW_i\) of Table 1 reports the bandwidth to the main memory experienced by a single core running the \texttt{stream} microbenchmark [18] at different frequencies. We note that the bandwidth-frequency dependence is a design decision specific of each processor type: more recent processors as, e.g., the Intel Xeon E52670 “Sandy Bridge” seems to follow AMD 6128’s strategy and reduce the bandwidth with the processor frequency [19]; on the other hand, some other processors like the AMD 6274 “Interlagos” apparently abandon this approach [20].

In our experiments, power samples were obtained from the 12-Volt lines connecting the power supply unit to the motherboard of the target platform\(^2\), using an internal wattmeter.

\(^2\) On a separate experiment [21], it was determined that the aggregate power supplied by the 3-Volt and 5-Volt lines during the execution of ILUPACK on these two platforms remains practically constant and, furthermore, it is negligible compared with that measured from the 12-Volt lines.
Table 2 Parameters for the simple power model for the cpuburn, busy and gemm benchmarks (kernels) on WT_AMD and WT_INT

| Platform | P-state, P_i | P^Y_i | α_i | β_{burn,i} | β_{busy,i} | β_{gemm,i} | P^U_i |
|----------|--------------|-------|-----|------------|------------|------------|-------|
| WT_AMD   | P0           | 84.83 | 140.94 | 14.70       | 13.50       | 13.82       | 56.11 |
|          | P1           | 77.85 | 137.47 | 7.71        | 6.10        | 10.01       | 59.62 |
|          | P2           | 73.83 | 131.35 | 5.48        | 4.58        | 7.40        | 57.52 |
|          | P3           | 71.86 | 127.87 | 4.12        | 3.33        | 5.46        | 56.01 |
|          | P4           | 72.46 | 124.89 | 3.10        | 2.28        | 4.27        | 52.43 |
| WT_INT   | P0           | 33.43 | 64.44  | 9.48        | 7.10        | 11.12       | 31.01 |
|          | P1           | 63.38 | 81.19  | 6.16        | 9.84        | 29.95       |       |
|          | P2           | 64.10 | 7.33   | 5.43        | 9.03        | 30.67       |       |
|          | P3           | 64.72 | 6.34   | 4.64        | 7.81        | 31.29       |       |

Note that $P^U_i = α_i - P^Y$ and $p^C_{k,i}(c) = p^C_{k,i} · c = β_{k,i} · c$, with $i$, $k$ and $c$ denoting, respectively, the kernel type, P-state and number of cores.

composed of a National Instruments (NI) analog input module (9205) plugged into a NI chassis (cDAQ-9178) and a board of current transducers (LEM HXS 20-NP). The wattmeter is connected via an Ethernet link to a separate power tracing server that runs a daemon application to collect power samples form the internal wattmeter. The measurement application is built by calling routines from the pmlib library [22,23]. We set the sampling rate to 1 KSamples/s, which is high enough to obtain reliable measures for the power model and remaining experiments.

Our multithreaded implementation of ILUPACK is built on top of the OpenMP interface available with Intel icc (version 12.1.3) on both platforms. Performance (core activity) traces were captured using the Extrae+Paraver (versions 2.2.1+4.3.4) tracing environment [24]. Traces of CPU power modes were recorded using the Linux interface to read and write model-specific registers (MSRs) and dumped into Paraver-compatible files for interactive visualization and analysis.

4 The power model and the CPU power-saving modes

We open this section by revisiting the following simple model from [25] for the total (aggregate) power dissipated by an application at a given instant of time $t$:

$$P^T = P^Y + P^P = P^Y + P^U + P^C,$$  \hspace{1cm} (1)

where $P^P$ is the power dissipated by the CPU processor(s) and $P^Y$ is the power dissipated by the remaining components (system power corresponding, e.g., to DDR RAM chips, motherboard, etc.). Furthermore, $P^U$ is the power dissipated by the uncore [26] elements of the processor (e.g., last-level cache, memory controllers, core interconnect, etc.); and $P^C$ is the power for the cores (including the in-core cache levels, floating-point units, branch logic, etc.). While our power models refer to the power dissipated at a given instant of time $t$, in most experiments next, we will report instead the average power for the application, as this allows us to compile the information for the complete execution in a single figure. Furthermore, this easily connects the results with the total energy consumption.

Given a platform with all cores in state $P_i$, for simplicity we will assume that $P^Y_i$ and $P^U_i$ (i.e., the system and uncore powers in state $P_i$) remain constant during the execution of the application. In practice, starting from an idle (cold) platform, these two factors grow with the system temperature till their addition reaches a plateau [27]. To avoid this effect, we assume that there is a continuous workload running in the platform. In practice, this is not the case, but our results will show that the errors introduced by this simplification are small, and can be easily accommodated into the model.

To obtain practical values for the power model, we proceed as follows. For simplicity, let us assume that all $c$ active cores of the platform run the same type of task (kernel) $k$, in the same state $P_i$, during all the execution time. In this scenario, we can easily consider that the total power at instant $t$ equals the average power. For $P^Y_i$, we thus simply set all the cores of the platform to each P-state using cpufreq, and then measure the power with the platform idle for 30 seconds and average the results: between 71.86 and 84.83 W, depending on the state $P_i$, for WT_AMD; and 33.43 W for all P-states in WT_INT; see column $P^Y_i$ in Table 2.

The estimation of $P^U_i$ and $P^C_i$ is more elaborated, as it is difficult to separate these two components, and the second depends also on the application that is being run. In order to achieve this, let us start by refining (1), to capture the total power for the execution of $c$ copies of task $k$, with the active cores in state $P_i$:

$$P^Y_{k,i} + P^U_{k,i} + P^C_{k,i} = P^Y_i + P^U_i + P^C_i · c,$$  \hspace{1cm} (2)

where $P^C_i$ denotes the power dissipated by a single core in state $P_i$ running task $k$. 

---

This text is consistent with the guidelines provided, focusing on the content of the image and ensuring the natural representation is clear and complete. The table represents parameters for a simple power model applied to different benchmarks and platforms, detailing the power contributions from various components and execution states.
To estimate the missing parameters in (2), \( P_i^U \) and \( P_{k,i}^{CI} \), we will leverage three compute-intensive kernels: the `cpuburn` microbenchmark\(^3\), a simple busy-wait test consisting of a “while (1) ;” loop, and the general dense matrix-matrix product (`gemm`) routine implemented as part of Intel MKL operating with double-precision data. Specifically, we executed these tests for 60 s and averaged the power draw, for an increasing number of cores \( c \) (all in the same P-state) of the machines (8 cores of both `wt_amd` and `wt_int`), while the remaining cores remain in an inactive C-state.

Applying linear regression to the data obtained from this experimental evaluation, we obtained linear models for the total power of the form

\[
P_{k,i}^T(c) = a_{k,i} + \beta_{k,i} \cdot c,
\]

with the values for \( a_{k,i} \) and \( \beta_{k,i} \) in the corresponding columns of Table 2, and the relation between the models and the experimental data graphically captured in Fig. 2.

These regression models show quite a perfect fit with the experimental data, offering the same (rough) value \( a_{k,i} \) for all three kernel types (the largest variation between the three was 2.11 % and the average difference 0.61 %.)

Therefore, in the following we use \( a_i - P_i^T \) as an estimation for \( P_i^U \) (see Table 2), the uncore power dissipated by a socket in state \( P_i \) (which agrees with our assumption that the uncore power is independent of the kernel type); we set \( P_{k,i}^{CI}(c) = \beta_{k,i} \cdot c \) so that \( P_{k,i}^{CI} = \beta_{k,i} \).

5 Leveraging the C-states in ILUPACK

We next investigate the exploitation of the C-states made by two implementations of the runtime underlying ILUPACK, and relate their costs to the previous power model. In the experiments in this section, we employ all the cores of the target platforms; and we set the Linux governor to `ondemand` operating all the active cores in the same state P0 during all the execution (i.e., we do not allow voltage-frequency changes).

In Sect. 2 we exposed that the task-parallel calculation of the preconditioner in ILUPACK is organized as a directed task graph, with the structure of a binary tree and bottom-up dependencies, from the nodes (tasks) at each level to those in the level immediately above it. The subsequent iterative process basically requires the solution of (lower and upper) triangular linear systems per iteration, with tasks that are also organized as binary task-trees, with bottom-up (lower triangular system) or top-down (upper triangular system) dependencies. In any case, when the tasks of these trees are dynamically mapped to a multicore platform by the runtime, the execution should result in periods of time during which certain cores are idle, depending on the number of tasks of the tree, their computational complexity, the number of cores of the system, etc. It is basically these idle periods that we could expect that the operating system leverages, by promoting the corresponding cores into a power-saving C-state (sleep mode).

Figure 3 presents the execution trace, power consumption, and C-states observed during the computation of the ILUPACK preconditioner, using the original (power-oblivious) runtime, with all cores of `wt_int` in state P0. Surprisingly, the results are quite different from what we had expected: Idle periods do not show a transition of the corresponding core to a power-saving C-state and the associated reduction of the power rate. Figure 4 reports an analogous behavior for the (preconditioned) iterative solution stage on `wt_int` (and similar results were also obtained for both stages on `wt_amd`). A closer inspection of the runtime that leverages the task-parallelism in ILUPACK reveals the reason for these surprising results. Concretely, in the original implementation of ILUPACK runtime, upon encountering no tasks ready to be executed, “idle” threads simply perform a “busy-wait” (polling) on a condition variable, till a new task is available. This strategy thus prevents the operating system from promoting the associated cores into a power-saving C-state because the threads are not actually idle (but doing useless work). This performance-oriented decision is far from uncommon, being adopted in runtimes like OmpSs (SMPSs) [28] or libflame+SuperMatrix [29] as well. Furthermore, the same performance-oriented but power-oblivious behavior appears, for example, when a synchronous GPU kernel is invoked with the default operation mode of CUDA [30] (the CPU remains in an active polling, waiting for the GPU to finish), or with the polling mode of certain MPI implementations (e.g., MVAPICH [31]).

As an alternative to the previous power-hungry strategy, we developed a power-aware version of the runtime underlying ILUPACK, which applies an “idle-wait” (blocking) whenever a thread does not encounter a task ready for execution and, thus, becomes inactive. (Note that setting the necessary conditions for the operating system to promote the cores into a power-saving C-state is as much as we can do, since we cannot explicitly enforce the transition from the application code.) As in the original version of the runtime, upon completing the execution of a task, a thread updates the corresponding dependencies identifying those tasks, if any, that have become ready for execution. However, in the power-aware runtime, the thread also ensures that the number of active (non-blocked threads) is, at least, equal to the number of ready tasks, releasing blocked threads if needed.

The effect of idle-wait on the power trace and use of the C-states of `wt_int` is illustrated in Fig. 5, for the calculation

\(^3\) http://manpages.ubuntu.com/manpages/precise/man1/cpuburn.1.html
Fig. 2  Power dissipated as a function of the number of active cores for kernels cpuburn, busy and gemm (top, middle and bottom, respectively) on WT_AMD (left) and WT_INT (right).

of the preconditioner, and Fig. 6, for the iterative solution stage. Compared with the performance-oriented (but power-hungry) implementation of the runtime (see Figs. 3 and 4), the new runtime effectively allows inactive cores to enter a power-saving C-state, thus yielding the sought-after power reduction.

The pending question, however, is whether the adoption of the power-aware runtime comes with a performance penalty which may blur the energy benefits, as in most cases the key factor is energy instead of power. Table 3 compares the execution time, average power, and energy consumption of the two runtimes, showing that fortunately this is not the
Fig. 3 Traces of core activity, power and C-states (top, middle and bottom, respectively) during the computation of the ILU preconditioner using the performance-oriented, power-oblivious runtime, with all cores of \texttt{wt\_int} in state P0.

Fig. 4 Traces of core activity, power and C-states (top, middle and bottom, respectively) during (part of) the iterative solution stage using the performance-oriented, power-oblivious runtime, with all cores of \texttt{wt\_int} in state P0.

case for the computation of the preconditioner and iterative solution, on any of the two target platforms when operating in state P0. Consider for example platform \texttt{wt\_AMD}: For a minimal increase in the total execution time, from 286.28 to 287.91 s, we observe reductions in the (average) power from 240.17 to 227.16 W for the preconditioner; and from 269.27 to 230.80 W for the solver. The outcome is a decrease of the total energy from 75,163.74 to 67,758.84 J ($-10.88\%$). The power reductions attained by the power-aware implementation with respect to the power-oblivious case are given in percentage in the columns labeled as “Experimental” of Table 4 (averaged for 10 repeated executions). Combined
with the negligible impact of the runtime on the execution time, these power figures also justify similar energy savings.

Let us now relate the power-energy reductions attained by the reimplementation of the runtime that leverages the CPU C-states to the power model of the previous section. For this purpose, we need to (i) account the periods of “idle” time during the execution of ILUPACK, with both the original and energy-aware variants, as well as (ii) assess the impact of replacing a busy-wait (polling) for an idle-wait (blocking). In order to tackle (i), we follow a pragmatic approach, and simply execute the actual codes and measure the actual idle and computation times in our case, e.g., using the tracing framework Extrae+Paraver, while collecting power samples with the internal wattmeter and pmlib library. For
(ii), we use the data in Table 2 for $P^T_0$, $P^U_0$, and estimate $P^C_{ilu,0} = \beta_{ilu,0}$ using a procedure for ILUPACK analogous to that exposed for the three benchmark kernels combined with linear regression. Finally, we assume that a core promoted to a sleep state does not dissipate any core power.

Consider $P^T_{ilu,0}(c)$ and $P^T_{blu,0}(c)$ denote, respectively, the total power dissipated during the execution of ILUPACK, using the power-oblivious (polling pilu) and power-aware runtimes (blocking blu), with $c$ cores in state P0. Since now some cores may be inactive during a certain part of the execution, we need to adapt (2), which now becomes

$$P^T_{ilu,0}(c) = f_{ilu,0} \cdot (P^Y_i + P^U_i + P^C_{ilu,0} \cdot c) + (1 - f_{ilu,0}) \cdot (P^Y_i + P^U_i + P^C_{polling,0} \cdot c).$$

The first term of the addition captures the cost of the cores performing useful work during the computation of ILUPACK (like (2)), and appears multiplied by $f_{ilu,0}$, which corresponds to the ratio of the total time that this computation occupies. Thus, the second part of the addition represents the remaining fraction of the total time, $(1 - f_{ilu,0})$, and captures the power dissipation of the cores performing polling. In our evaluation, we set $P^C_{polling,0} = P^C_{busy,0}$, as the underlying procedures are similar.

On the other hand, for $P^T_{blu,0}(c)$, we have

$$P^T_{blu,0}(c) = f_{blu,0} \cdot (P^Y_i + P^U_i + P^C_{ilu,0} \cdot c) + (1 - f_{blu,0}) \cdot (P^Y_i + P^U_i),$$

as we assumed that a core in blocking mode wastes no power (i.e., $P^C_{blocking,0} = 0$).

6 Impact of the P-states on ILUPACK

In this section we evaluate the effect of the different P-states available for each processor on the performance-energy trade-off of ILUPACK. For that purpose, we set the Linux governor mode to userspace, and operate all the cores of the platforms in the same P-state. In the following, we always employ the power-aware version of the runtime. Therefore, we assume that, when idle, a core will remain in one of the deep power-saving C-states (C1 or higher), consuming a negligible amount of power.

The general consensus is that, for a memory-bound computation, some benefit may result from operating the system cores at low frequencies. The reason is that, although there exists a linear dependence between the core performance and the frequency, the effect on the execution time of a memory-bound algorithm should be minor because the key for this type of computation is not core performance but memory bandwidth. On the other hand, for current multicore technology, a reduction of frequency is associated with a decrease of voltage (see Table 1) and, because of the relation between static power to $V^2$ and dynamic power to $V^2 \cdot f$, in principle we can expect a significant reduction of the power draw. However, the balance between these two factors, time and power, on the energy efficiency is delicate, and other elements also play a role. Whether these variations of time and power yield a loss or a gain for ILUPACK from the point of view of energy efficiency is thus the question to investigate in this section.

Table 5 reports the impact of the P-states on the time, (average) power consumption and energy efficiency of the two stages of ILUPACK, calculation of the preconditioner and iterative solution, on both platforms. To help with the analysis of these results, Table 6 offers the variation ratios of

| Platform | Preconditioner | Iterative solver |
|----------|----------------|------------------|
|          | Theoretical    | Experimental     |
|          | Theoretical    | Experimental     |

Table 5 describes the impact of the P-states on the time, (average) power consumption and energy efficiency of the two stages of ILUPACK, calculation of the preconditioner and iterative solution, on both platforms. To help with the analysis of these results, Table 6 offers the variation ratios of

| Platform | Preconditioner | Iterative solver |
|----------|----------------|------------------|
|          | Theoretical    | Experimental     |
|          | Theoretical    | Experimental     |

Table 6 compares the values of the theoretical ratios $p^{T}_{P0}(c)/p^{T}_{P0}(c)$ with the experimental data (averaged for 10 different executions), showing a very close matching between the two, below 2 %, wt_INT and slightly larger, about 4 % for wt_AMD. These results confirm the benefits of the power-aware runtime, but also the accuracy of the power model. For all other frequencies, as we will see next, the model always predicted the power-ratio with an error below 2 %.

7 Conclusion

In this paper, we evaluate the effect of power management on ILUPACK, a sparse-matrix solver, running on a platform with heterogeneous architectures, including both AMD and Intel processors. We explicitly measure the performance and power of ILUPACK in terms of execution time, power consumption and energy efficiency, on three different P-states commonly available on modern systems. The proposed analytical model always predicted the power-ratio with an error below 2 %, confirming the benefits of the power-aware runtime, but also the accuracy of the power model.
bandwidth and the results that are experienced when moving from state P0 to state P1, calculated as 100 × (Mf − M0)/M0, where M0 and Mf denote, respectively, the values of the magnitudes (parameters or results) in states P0 and P1.

The first aspect to notice is that the presumed independence between execution time and core frequency does not hold on WT_AMD. This should not be a surprise as our experiment in Table 1 already revealed that there is a strong connection between the core frequency and the memory bandwidth on this platform (see also column ΔBWi in Table 6). The combined decreases of frequency and memory bandwidth when moving from P0 to a higher P-state (between −25 and −60% for the former and from −18.68 to −53.78% for the latter) explain the increases of execution time for both the preconditioning stage (22.60–106.88%) and the iterative solver (12.54–73.60%) in this platform. The behavior of WT_INT is quite different, which is partially explained because now the reduction of frequency does not bring a decrease of memory bandwidth. Still, for the preconditioner, the reduction of frequency when moving from P0 to a higher P-state (−6.50% for P1, −13.50% for P2 and −20.00% for P3), basically matches the increase of execution time for this stage (5.21, 11.35 and 19.86%, respectively). We can take this as an indicator that the computation of the preconditioner (or, at least, parts of it) is not such a memory-bound computation as one could, in principle, presume. The results are different for the iterative solver. In this case, there is no significant difference in the execution time when running the stage in states P0 or P1, but the time increase when moving from P0 to P2/P3 is 2.16/11.27%, which is still lower than what could be explained by the reduction of frequency alone.

From the performance point of view, the major conclusion of this analysis is that the best solution is to always run ILUPACK with all the cores operating at the highest frequency (i.e., in state P0), though in some cases—in particular, the iterative solver executed in frequencies P0, P1 and P2—the differences are small on WT_INT. Performance is crucial and, under some circumstances, energy efficiency is also vital. From that point of view, a reduction of power is beneficial only if it does not yield an increase of execution time that blurs the positive effects on energy consumption. For the particular case of ILUPACK, the results in Table 5 show that, on WT_AMD, the most energy efficient solution is to execute the preconditioner with all cores in state P0 but the iterative solver in state P1. For WT_INT, however, using states P1, P2 or P3 for the iterative solver results in small significant energy savings, from −1.93 to −4.25%.

### Table 5 Execution time, power and energy of the power-aware implementation of the runtime, with all cores in state P

| Platform | P-state, P0/Pi | Preconditioner | Iterative solver |
|----------|----------------|----------------|-----------------|
|          |                | Time | Power | Energy | Time | Power | Energy |
| WT_AMD   | P0             | 66.52 | 227.17 | 15,112.06 | 221.39 | 237.80 | 52,656.41 |
|          | P1             | 81.56 | 197.77 | 16,131.31 | 252.54 | 207.98 | 52,525.50 |
|          | P2             | 97.16 | 172.68 | 16,778.25 | 288.31 | 187.14 | 53,954.38 |
|          | P3             | 113.25 | 160.16 | 18,138.44 | 326.11 | 176.10 | 57,426.43 |
|          | P4             | 137.62 | 151.52 | 20,852.36 | 284.34 | 167.36 | 64,321.79 |

| Platform | P-state, P0/Pi | Preconditioner | Iterative solver |
|----------|----------------|----------------|-----------------|
|          |                | ΔTime | ΔPower | ΔEnergy | ΔTime | ΔPower | ΔEnergy |
| WT_AMD   | P1/P0          | −25.00 | −18.68 | 6.74 | 14.07 | −12.54 | −0.22 |
|          | P2/P0          | −40.00 | −32.45 | 11.02 | 30.23 | −21.30 | 2.48 |
|          | P3/P0          | −50.00 | −42.29 | 20.02 | 47.30 | −25.94 | 9.07 |
|          | P4/P0          | −60.00 | −53.78 | 37.98 | 73.60 | −29.62 | 22.17 |
| WT_INT   | P1/P0          | −6.50  | −1.10  | −0.20 | −0.67 | −3.20  | −3.84 |
|          | P2/P0          | −13.50 | −0.86  | 1.12  | 2.16  | −6.27  | −4.25 |
|          | P3/P0          | −20.00 | −1.33  | 3.89  | 11.27 | −11.86 | −1.93 |

### Table 6 Variations of frequency, bandwidth, execution time, power and energy ratios (%), of the power-aware implementation of the runtime, between state P_i and state P0

| Platform | P0/Pi | Δf_i | ΔBW_i | Preconditioner | Iterative solver |
|----------|-------|------|-------|----------------|-----------------|
|          |       |      |       | ΔTime | ΔPower | ΔEnergy | ΔTime | ΔPower | ΔEnergy |
| WT_AMD   | P1/P0 | −25.00 | −18.68 | 6.74 | 14.07 | −12.54 | −0.22 |
|          | P2/P0 | −40.00 | −32.45 | 11.02 | 30.23 | −21.30 | 2.48 |
|          | P3/P0 | −50.00 | −42.29 | 20.02 | 47.30 | −25.94 | 9.07 |
|          | P4/P0 | −60.00 | −53.78 | 37.98 | 73.60 | −29.62 | 22.17 |
| WT_INT   | P1/P0 | −6.50  | −1.10  | −0.20 | −0.67 | −3.20  | −3.84 |
|          | P2/P0 | −13.50 | −0.86  | 1.12  | 2.16  | −6.27  | −4.25 |
|          | P3/P0 | −20.00 | −1.33  | 3.89  | 11.27 | −11.86 | −1.93 |
Let us connect again the power variations attained with the different P-states and the models for total power. For this purpose, we relate $P_{bilu,i}^T(c)$ and $P_{bilu,0}^T(c)$, using

$$P_{bilu,i}^T(c) = f_{bilu,i} \cdot (P_i^Y + P_i^U + P_{cilu,i}^C \cdot c) + (1 - f_{bilu,i}) \cdot (P_i^Y + P_i^U),$$

and the experimental data. Table 7 reports the accuracy of our model to capture the experimental behavior due to the variations of the P-state on ILUPACK, with an error at most 3.08 % for WT_AMD and even smaller for WT_INT.

### Table 7 Expected and observed (theoretical and experimental, respectively) power ratios (%)

| Platform | $P_i/P_0$ | Preconditioner | Iterative solver |
|----------|-----------|----------------|------------------|
|          |           | Theoretical    | Experimental     | Theoretical | Experimental |
| WT_AMD   | P1/P0     | 88.05          | 85.48            | 84.17       | 87.64        |
|          | P2/P0     | 78.96          | 76.38            | 76.56       | 79.65        |
|          | P3/P0     | 73.50          | 70.78            | 71.60       | 74.85        |
|          | P4/P0     | 69.73          | 66.65            | 68.77       | 70.80        |
| WT_INT   | P1/P0     | 95.62          | 95.54            | 96.47       | 96.47        |
|          | P2/P0     | 90.84          | 90.80            | 91.25       | 91.84        |
|          | P3/P0     | 87.21          | 86.94            | 85.96       | 87.77        |

#### 7 Concluding remarks

We can list two main contributions for this work: (i) the implementation of an energy-aware runtime for the complete preconditioner+iterative solve process in ILUPACK; and (ii) the elaboration and experimental characterization of simple models for the (average) power that explain/justify the variations observed for the new energy-aware runtime and the effect of the different P-states for this particular application and two different multicore architectures.

The introduction of the energy-aware runtime results from the experimental observation that, in an energy-oblivious execution of the original runtime for ILUPACK, idle threads with no useful task to execute simply poll till new work is available. As a result, these threads dissipate a significant amount of power in current processors, for no practical performance benefit for the particular case of ILUPACK. Our energy-aware implementation replaces this behavior with a more power-friendly implementation, that blocks idle threads till new work is available. This requires a careful reorganization of the underlying runtime, to avoid deadlocks and ensure a rapid response that does not impair performance. In our experiments, we observed savings in the energy usage between 7 and 13 %, at practically no cost from the performance point of view, which are clearly connected to the impact of the C-states by our power model.

In summary, the approach adopted in this paper is based on the exploitation of idle periods during the concurrent execution of a task-parallel version of ILUPACK for multithreaded architectures. By replacing the busy-waits of the runtime in charge of execution with idle-waits, we favor the introduction of race-to-idle, which in turn allows the operating system to promote the hardware into a more energy-efficient C-state. We believe that the same technique can be applied to other task-parallel scientific codes and, as part of ongoing work, we are currently embedding this approach into a general runtime like OmpSs, modified to embrace idle-wait, so that we can evaluate the performance-power-energy trade-offs for other task-parallel applications.

Busy-wait and idle-wait are analogous to well-known concepts of operating systems like spinlock and mutex, respectively. The reason that idle-wait is beneficial for ILUPACK is that the number of changes between busy and idle periods is moderate and the duration of these periods is “long enough”. This depends on a number of factors including not only the number and duration of the periods but, e.g., also the costs in time and energy of blocking/releasing the threads, the costs in time and energy of the changes between different C-states, etc.

In theory, there exists a linear relation between performance and frequency, which could be expected to be even sublinear (at least on the Intel processor) for a presumably memory-bound computation like ILUPACK, and a quadratic/cubic relation between energy and voltage-frequency. However, the analysis of the time-power-energy trade-off when the cores operate in a certain P-states voltage-frequency pair, with the energy-aware version of the runtime, reveals the high impact of idle and, to a minor degree, uncore power which clearly favor shorter execution time over lower power dissipation rates. This is also contrasted to and accurately captured by our power model.

Acknowledgments The researchers from the Universidad Jaume I were supported by project CICYT TIN2011-23283 of the Ministerio de Ciencia e Innovación and FEDER and the FPU program of the Ministerio de Educación, Cultura y Deporte. A. F. Martín was funded by the Generalitat de Catalunya under the program “Ajuts per a la incorporació...
amb carácter temporal, de personal investigador júnior a les universitats públiques del sistema universitari català PDJ 2013”.

References

1. Duranton, M. et al.: The HiPEAC vision for advanced computing in horizon 2020. (2013).
2. Feng, W.C., Feng, X., Ge, R.: Green supercomputing comes of age. IT Professional, 10(1), 17–23 (2008).
3. Dongarra, J., et al.: The international ExaScale software project roadmap. Int. J. High Perform. Comput. Appl. 25(1), 3–60 (2011).
4. The Green500 list. http://www.green500.org. Accessed Aug 2014
5. The Top500 list (2010). http://www.top500.org. Accessed Aug 2014
6. Albers, Susanne: Energy-efficient algorithms. Commun. ACM 53, 86–96 (May 2010)
7. ILUPack. http://www.icm.tu-bs.de/bolle/ilupack/. Accessed Aug 2014
8. Aliaga, J.I., Bollhöfer, M., Martín, A.F., Quintana-Ortí, E.S.: Exploiting thread-level parallelism in the iterative solution of sparse linear systems. Parallel Comput. 37(3), 183–202 (2011)
9. Aliaga, J.I., Bollhöfer, M., Martín, A.F., Quintana-Ortí, E.S.: Parallelization of multilevel ILU preconditioners on distributed-memory multiprocessors. In: State of the Art in Scientific and Parallel Computing—PARA 2010. Lecture Notes in Computer Science, vol. 7133, pp. 162–172 (2012)
10. Aliaga, J.I., Dolz, M.F., Martín, A.F., Mayo, R., Quintana-Ortí, E.S.: Leveraging task-parallelism in energy-efficient ILU preconditioners. In: Proceedings of the Second International Conference on ICT as Key Technology Against Global Warming—ICT-GLOW. Lecture Notes in Computer Science, vol. 7453, pp. 55–63 (2012).
11. HP Corp., Intel Corp., Microsoft Corp., Phoenix Tech. Ltd., and Toshiba Corp. Advanced configuration and power interface specification, revision 5.0 (2011).
12. Valentini, G.L., Lassonde, W., Khan, S.U., Samee, U., Min-Allah, N., Madani, S.A., Li, J., Zhang, L., Wang, L., Ghanii, N., Kolodziej, J., Li, H., Zomaya, A.Y., Xu, C., Balaji, P., Vishnu, A., Pinel, F., Pecero, J.E., Kliazovich, D., Bouvry, P.: An overview of energy efficiency techniques in cluster computing systems. Cluster Comput. 16(1), 3–15 (2013)
13. Dolz, M.F., Fernández, J.C., Mayo, R., Quintana-Ortí, E.S.: Energy saving cluster roll: power saving system for clusters. In: Architecture of Computing Systems ARCS. Lecture Notes in Computer Science, vol. 5974, pp. 162–173 (2010).
14. Pinheiro, E., Bianchini, R., Carrera, E.V., Heath, T.: Dynamic cluster reconfiguration for power and performance. In: Proceedings of the Workshop on Compilers and Operating Systems for Low Power, pp. 75–93 (2003).
15. Wang, L., Khan, S.U., Chen, D., Kolodziej, J., Ranjan, R., Xu, C., Zomaya, A.Y.: Energy-aware parallel task scheduling in a cluster. Future Generation Comp. Syst. 29(7), 1661–1670 (2013)
16. Alonso, P., Dolz, M.F., Mayo, R., Quintana-Ortí, E.S.: Energy-efficient execution of dense linear algebra algorithms on multi-core processors. Cluster Comput. 16(3), 497–509 (2013)
17. Kolodziej, J., Khan, S.U., Wang, L., Byrski, A., Min-Allah, N., Madani, S.A.: Hierarchical genetic-based grid scheduling with energy optimization. Cluster Comput. 16(3), 591–609 (2013)
18. The STREAM benchmark: Computer memory bandwidth. http://www.streambench.org/. Accessed Aug 2014
19. Gunther, S., Deval, A., Burton, T.: Energy-efficient computing: power-management system on the Intel Nehalem family of processors. Intel Technol. J. 15(1), 211 (2010).
20. Schönle, R., Hackenberg, D., Molka, D.: Memory performance at reduced CPU clock speeds: an analysis of current x86_64 processors. In Proceedings of the 2012 USENIX Conference on Power-Aware Computing and Systems (2012).
21. Diouri, M.E.M., Dolz, M.F., Glück, O., Lefèvre, L., Alonso, P., Catalán, S., Mayo, R., Quintana-Ortí, E.S.: Solving some mysteries in power monitoring of servers: take care of your wattmeters!. In: Proceedings of the Energy Efficiency in Large Scale Distributed Systems Conference—EE-LSDS (2013).
22. Alonso, P., Badia, R.M., Labarta, J., Barreda, M., Dolz, M.F., Mayo, R., Quintana-Ortí, E.S., Reyes, R.: Tools for power-energy modelling and analysis of parallel scientific applications. In: Proceedings of the 2012 41st International Conference on Parallel Processing—ICPP, pp. 420–429 (2012).
23. Barrachina, S., Barreda, M., Catalán, S., Dolz, M.F., Fabregat, G., Mayo, R., Quintana-Ortí, E.S.: An integrated framework for power-performance analysis of parallel scientific workloads. In: Proceedings of the Third International Conference on Smart Grids, Green Communications and IT Energy-aware Technologies (2013).
24. Paraver: the flexible analysis tool. http://www.epc.epa.cs.es/paraver. Accessed Aug 2014
25. Alonso, P., Dolz, M.F., Mayo, R., Quintana-Ortí, E.S.: Modeling power and energy of the task-parallel Cholesky factorization on multicore processors. Comput. Sci. Res. Develop., 29(2), 105–112 (2014)
26. Hill, D.L., Huff, T., Kulick, S., Safranek, R.: The Uncore: a modular approach to feeding the high-performance cores. Intel Technol. J. 14(3), 30 (2010).
27. AnandTech Forums. Power-consumption scaling with clockspeed and Vcc for the i7–2600K. 2011. http://forums.anandtech.com/showthread.php?t=2195927. Accessed Aug 2014
28. SMP superscalar project home page. http://www.bsc.es/plantillaG.29. FLAME project home page. http://www.cs.utexas.edu/users/flame/. Accessed Aug 2014
30. NVIDIA Corporation. CUDA toolkit 4.0 readiness for CUDA applications, 4.0 edition, March (2011).
31. MVAPICH: MPI over InfiniBand, 10GigE/IWARP and RoCE. http://mvapich.cse.ohio-state.edu/. Accessed Aug 2014

José I. Aliaga received the B.S. degree in Computer Science from the Polytechnic University of Valencia in 1990 respectively. He obtained his Ph.D. in Computer Science in 1995 in the same university. He is currently Associate Professor in the department of Computer Science and Engineering in the University Jaime I. Castellón. From 2000 to 2005, he was the head of this department. His research interests include high-performance computing of both serial and parallel codes applied to sparse numerical linear algebra and Krylov subspace methods.
María Barreda received the B.Sc. degree in computer science from Jaume I University, Castellón (Spain) in 2011, and the M.Sc. degree in intelligent systems from the same university, in 2012. She is currently working towards the Ph.D. Degree in the Department of Computer Science Engineering at the Jaume I University. Her main research interests include energy-aware computing techniques and analysis of power consumption in high performance computing applications.

Manuel F. Dolz received his B.Sc. degree in computer science from the Universitat Jaume I de Castellón (Spain) in 2008, and the M.Sc. degree in parallel and distributed computing from the Polytechnical University of Valencia (Spain) in 2010. He obtained his Ph.D. degree at the Universitat Jaume I with the thesis “Energy-Aware Matrix Computations on Multithreaded Architectures”, in 2014. He currently works as a postdoctoral research assistant in the Scientific Computing Research Group at the Universitat Hamburg (Germany) responsible for the Exa2Green project. His main research interest is energy efficiency in the high performance computing field.

Alberto F. Martín received his B.Sc. and Ph.D. degrees in Computer Science from the Universitat Jaume I of Castellón (Spain) in 2005 and 2010, respectively. He is currently a postdoc researcher at the International Center for Numerical Methods in Engineering (CIMNE) at Barcelona (Spain) on the design and development of highly scalable parallel preconditioning codes for the iterative solution of sparse linear systems arising from the discretization of PDEs. His main research interests include parallel programming, sparse numerical linear algebra, and libraries and software for massively parallel multiprocessors.

Rafael Mayo received the B.S. degree from Polytechnic Valencia University in 1991. He obtained his Ph.D. in Computer Science in 2001 at the same University. Since October 2002 he has been an Associate Professor in the department of Computer Science and Engineering at the University Jaume I. His research interests include the optimization of numerical algorithms for general processors as well as for specific hardware (GPUs), and their parallelization on both message-passing.

Enrique S. Quintana-Ortí received his bachelor and Ph.D. degrees in Computer Sciences from the Universidad Politecnica de Valencia (Spain) in 1992 and 1996. Currently he is professor in Computer Architecture in the Universidad Jaume I of Castellón (Spain). He has published more than 100 papers in international conferences and journals, and has contributed to software libraries like SLICOT and libflame. His research interests include parallel programming, linear algebra, power consumption, as well as advanced architectures and hardware accelerators.