Ambipolar Current Suppression, Analog/RF and Linearity Performance Improvement of Dual Material Stacked Gate Oxide TFET with Dielectric Pocket

dhamender nishad
   Jaypee Institute of Information Technology

kaushal Nigam (kaushal.nigam@jiit.ac.in)
   Jaypee Institute of Information Technology

Research Article

Keywords: Dual material, Ambipolarity, Dielectric pocket, Auxiliary gate, Control gate, Linearity

Posted Date: September 28th, 2021

DOI: https://doi.org/10.21203/rs.3.rs-741109/v1

License: This work is licensed under a Creative Commons Attribution 4.0 International License.
Ambipolar current Suppression, Analog/RF and Linearity Performance Improvement of Dual Material Stacked Gate Oxide TFET with Dielectric Pocket

Dharmender · Kaushal Nigam

Received: date / Accepted: date

Abstract In this article, the impact of high-K and low-K dielectric pockets on DC, analog/RF, and linearity performance parameters of dual material stacked gate oxide-dielectric pocket-tunnel field-effect transistor (DMSGO-DP-TFET) is investigated. In this regard, a stacked gate oxide (SiO₂ + HfO₂) with workfunction engineering is taken into consideration to improve the ON-state current (I_{ON}), and suppress the ambipolar current (I_{amb}). To further improve the performance of the device, a high-K dielectric pocket (HfO₂) is used at the drain-channel interface to suppress the I_{amb}, and at the source-channel interface a low-K dielectric pocket is used to improve the I_{ON} and analog/RF performance. Moreover, length of stacked gate segments (L₁, L₂, L₃), pocket height, and thickness are optimized to attain better I_{ON}/I_{OFF} ratio, and suppress the I_{amb} which helps to achieve higher gain and design of analog/RF circuits. The DMSGO-DP-TFET outperforms the dual material control gate-dielectric pocket-TFET (DMCG-DP-TFET) with SiO₂ gate oxide and shows increment in I_{ON}/I_{OFF} (~ 4.32 times), 84 % increment in transconductance (gₘ), 136 % increment in cut-off frequency (fₜ), 126 % increment in gain-bandwidth-product (GBP), and better linearity performance parameters such as g₁, g₂, g₃, VIP₂, VIP₃ and IIP₃ making the proposed device useful for low power and radio frequency applications.

Keywords Dual material · Ambipolarity · Dielectric pocket · Auxiliary gate · Control gate · Linearity

1 Introduction

MOSFETs are widely used for low-power switching, analog/RF design, and wireless communication systems. To further improve the performance and increase the packing density, MOSFET dimensions are aggressively down-scaling [1, 2]. This inevitably results in some critical issues, such as high subthreshold leakage current, short channel effects (SCEs), and SS restriction of 60 mV/decade [3, 4]. These challenges make conventional MOSFETs unfavorable for future low power switching and analog/RF applications.

To address the above issues, an alternate device structure based on quantum tunneling-FET (TFET) is considered one of the possible replacements of MOSFETs for low-power switching circuits due to lower leakage current, steeper SS below 60 mV/decade and immunity to SCEs [5]-[7]. These features make TFETs more favourable for low-power, energy-efficient circuits. However, the major limitations of this device is inferior I_{ON} and ambipolar behavior [8]. TFETs can be used in digital complementary logic circuits and high-frequency applications only if the ambipolar current of the device is suppressed. Ambipolar current implies the flow of current for both positive and negative V_{GS} [9]. This happens as the tunneling junction is transferred from source to drain side by applying V_{GS} < 0 (in case of n-type TFET). Because of ambipolar current, SS degradation and efficiency of the device for the complimentary digital logic circuits and high-frequency applications is limited [10, 11].

The ON-current of the TFETs is inferior due to inadequate inter band tunneling rate at the source junction. In TFET, high lateral electric field across the source junction is needed to lower the tunneling width and improve the tunneling current. As per the Wentzel-
Kramers-Brillouin method, the BTBT probability depends exponentially on the width of the tunneling barrier, effective bandgap, the effective mass of charge carrier, and the energy band overlap [24].

In recent literature, researchers have made numerous efforts and proposed different methods to suppress the ambipolar current, improve the DC, analog/RF and linearity performance. Raad et al. [12] proposed a TFET based on hetero dielectric and workfunction engineering (HGD-DW TFET) and reported an $I_{ON}/I_{OFF}$ ratio of $(9.8 \times 10^{11})$, $g_m$ of 0.290 mS, $f_T$ as $(\sim 59.6 \text{ GHz})$. Kondekar et al. [13] proposed TFET based on electrically doping (ED-TFET) to enhance the analog and radio frequency performance and reported an $I_{ON}/I_{OFF}$ ratio of $(\sim 10^{12})$, $g_m$ as 1.02 mS, $f_T$ of $(190 \text{ GHz})$. Nigam et al. [14] proposed a charge plasma based TFET (DMCG-CPTFET) and obtained an $I_{ON}/I_{OFF}$ ratio of $(\sim 6 \times 10^{12})$, $I_{amb}$ as $1 \times 10^{-17}$ (A/µm), $f_T$ of $(\sim 28 \text{ GHz})$. Ashita et al. [15] investigated an inverted-C TFET with dual material (DMDODG-TFET) and obtained an $I_{ON}/I_{OFF}$ ratio of $(8.92 \times 10^{15})$, $g_m$ of 0.251 mS, GBP of $(3.9 \text{ GHz})$. Shaikh et al. [17] presented a quadruple-gate TFET with drain engineering (DQG-TFET) and achieved an $I_{ON}/I_{OFF}$ ratio of $(1.79 \times 10^{12})$, SS of (48 mV/decade), $f_T$ of (1.19 GHz).

Chandan et al. [16] proposed a metal strip based TFET (MS-ED-TFET) to overcome low switching ratio, SS and analog/RF performance and achieved an $I_{ON}/I_{OFF}$ ratio of $(8.92 \times 10^{8})$, SS of $(8.07 \text{ mV/decade})$, $g_m$ of 0.007 mS, $f_T$ as (0.17 GHz).

Shaikh et al. [17] presented a quadruple-gate TFET with drain engineering (DEQG-TFET) and achieved an $I_{ON}/I_{OFF}$ ratio of $(1.79 \times 10^{12})$, $f_T$ of $(\sim 34 \text{ GHz})$, $g_m$ of 0.261 mS, GBP of $(3.9 \text{ GHz})$. kumar et al. [18] proposed a stack-gate approach TFET with dual material (DMDO-DG-TFET) to and reported an $I_{ON}/I_{OFF}$ ratio of $(5 \times 10^{11})$, SS of (18.5 mV/decade), $f_T$ of $(\sim 8.8 \text{ GHz})$, $g_m$ of 0.09 mS. Joshi et al. [19] investigated an extended source TFET (ESD-G-TFET) and reported an $I_{ON}/I_{OFF}$ of $(2.57 \times 10^{12})$, SS of $(12.24 \text{ mV/decade})$, $g_m$ of 0.238 mS, $f_T$ of $(37.7 \text{ GHz})$.

In this work, we propose DMSGO-DP-TFET to address the ON-current, ambipolarity, and improve the analog/RF, and linearity performance. For this, the combination of ($\phi_0 < \phi_2$) workfunction and high-K dielectric pocket at the drain junction leads to an increased tunneling barrier width and reduced lateral electric field. As a result, ambipolar current reduces when negative $V_{GS}$ is applied. Similarly, ($\phi_0 < \phi_2$) workfunction and the low-K dielectric pocket at the source junction reduces the tunneling width (λ) and improves the lateral electric field, which results in an improved tunneling current.

This paper is organized as follows: Section 2 presents the structural, simulation details and process flow. Section 3 presents the structural optimization results. Section 4 describes the DC, analog/RF, and linearity performance. Lastly, Section 5 concludes the main findings of this work.

2 Device structure, parameters, simulation setup and process flow

![Fig. 1 Cross-sectional view of proposed DMSGO-DP-TFET](image)

The 2D structural view of the proposed DMSGO-DP-TFET for the parameters listed in Table 1 is illustrated in Fig. 1. The length of the stack gate ($\text{SiO}_2 + HfO_2$) is considered 50 nm with $\text{SiO}_2$ layer thickness of (0.8 nm) and $HfO_2$ oxide layer thickness of (1.2 nm) [18]. Further, the entire gate is split into three segments labelled as tunneling gate ($M_1$), control gate ($M_2$) and auxiliary gate ($M_3$) with lengths ($L_1$, $L_2$, $L_3$) and work functions ($\phi_1$, $\phi_2$, $\phi_3$) respectively. In the case of single-material stack gate oxide-dielectric pocket-TFET (SMSGO-DP-TFET) the gate work functions ($\phi_1=\phi_2=\phi_3$) is considered. The control gate workfunction ($\phi_2$) is considered 4.4 eV corresponding to the metal molybdenum (Mo) (4.36 eV - 4.95 eV). The work functions ($\phi_1$ and $\phi_3$) are considered 4.0 eV corresponding to metal aluminum (Al) (4.0 eV - 4.26 eV) [20]. In DMSGO-DP-TFET without dielectric pocket $I_{ON}/I_{OFF}$ is noted as $2.25 \times 10^{11}$. A low-K dielectric pocket is considered at the source-channel interface to increase the $I_{ON}$. Whereas, high-K dielectric pocket at the drain-channel interface to lower the $I_{OFF}$. Due to this, $I_{ON}/I_{OFF}$ is...
Table 1 Design parameters used in device simulation

| Parameters                          | DMCG-DP-TFET | DMSGO-DP-TFET |
|------------------------------------|--------------|---------------|
| Gate Length (L\textsubscript{G})    | 50 nm        | 50 nm         |
| SiO\textsubscript{2} thickness (T\textsubscript{SiO\textsubscript{2}}) | 2 nm         | 0.8 nm        |
| HfO\textsubscript{2} thickness (T\textsubscript{HfO\textsubscript{2}}) | -            | 1.2 nm        |
| Pocket thickness                   | 2 nm         | 2 nm          |
| Pocket height                      | 4 nm         | 4 nm          |
| Silicon film thickness (T\textsubscript{Si}) | 10 nm       | 10 nm         |
| Channel doping (N\textsubscript{ch}) | \(1 \times 10^{17}\) cm\textsuperscript{-3} | \(1 \times 10^{17}\) cm\textsuperscript{-3} |
| Source doping (p type) (N\textsubscript{S}) | \(1 \times 10^{20}\) cm\textsuperscript{-3} | \(1 \times 10^{20}\) cm\textsuperscript{-3} |
| Drain doping (n type) (N\textsubscript{D}) | \(5 \times 10^{18}\) cm\textsuperscript{-3} | \(5 \times 10^{18}\) cm\textsuperscript{-3} |
| HfO\textsubscript{2} dielectric constant (K) | 25           | 25            |
| Tunneling gate Length (L\textsubscript{1}) | 10 nm        | 10 nm         |
| Control gate Length (L\textsubscript{2}) | 30 nm        | 30 nm         |
| Auxiliary gate Length (L\textsubscript{3}) | 10 nm        | 10 nm         |
| Tunnel gate workfunction(\(\phi\textsubscript{1}\)) | 4.0 eV       | 4.0 eV        |
| Control gate workfunction(\(\phi\textsubscript{2}\)) | 4.4 eV       | 4.4 eV        |
| Auxiliary gate workfunction(\(\phi\textsubscript{3}\)) | 4.0 eV       | 4.0 eV        |

noted as 2.83 \times 10^{112} in the proposed device using Atlas Silvaco TCAD simulations.

In our simulation, nonlocal band-to-band tunneling (BTBT) model, which uses the Wentzel-Kramers-Brillouin method, is considered to measure the tunneling probability across the junction. For this, the quantum tunneling regions are defined at the source/channel interface to account for carrier tunneling in the ON state, whereas at the drain/channel interface to account for ambipolar behaviour of the device. Shockley–Read-Hall model is enabled to consider minority carrier recombination effects for numerical solutions. The bandgap narrowing method (BGN) is used due to heavily doped concentrations in source and drain regions. FLDMOB mobility model is used to consider the velocity saturation effects because of the lateral electrical field. The simulation study carried out in this work uses a nonlocal BTBT model calibrated with the data reported in [8], which was previously calibrated, with the experimental data obtained from the fabricated device [21]. Fig. 2 shows the comparison of results reported in [8] and the proposed device using TCAD.

The proposed device can be fabricated using the similar method reported in [19, 26]. The conceptual process flow of the proposed device is illustrated in Fig. 3(a)-(j). Firstly, a p-i-n structure can be formed using epitaxial growth process as shown in Fig. 3(a) and Fig. 3(b) shows the deposition of high-K and low-K dielectrics at the drain and source junctions. In the next step, etching is done to form the dielectric pockets as shown in Fig. 3(c). Then, SiO\textsubscript{2} can be grown on the p-i-n structure by the oxidation process as illustrated in Fig. 3(d). Atomic layer deposition (ALD) is used to deposit a thin HfO\textsubscript{2} film as illustrated in Fig. 3(e). In the next-step, as shown in Fig. 3(f), creation of the control gate can be done using masking and metallization of molybdenum (Mo) material. Moreover, auxiliary and tunnel gates can also metalized with aluminium (Al) material using the self-aligned symmetrical spacer method as illustrated in Fig. 3(g). Next, selective etching can be done for electrode formation as illustrated in Fig. 3(h). Similarly, the back gate formation can be done as illustrated in Fig. 3(i). Finally, Fig. 3(j) presents the metallization and patterning of source and drain contacts using Mo material as it provides the workfunction ranges from 4.36 eV to 4.95 eV.
3 Results and discussion

3.1 Workfunction optimization Results

To align the band structure at the source and drain junctions and to modulate the carriers through the channel, the entire gate length of DMSGO-DP-TFET is split into three segments known as tunneling gate ($M_1$), control gate ($M_2$), and auxiliary gate ($M_3$) with workfunctions $\phi_1$, $\phi_2$ and $\phi_3$, respectively as illustrated in Fig. 1. By fixing ($\phi_1$ and $\phi_3$) and varying ($\phi_2$), better switching ratio and minimum ambipolar current is observed for the combination ($\phi_1 = \phi_3 < \phi_2$) as illustrated in Fig. 4(a) and table 2. Fig. 4(b) and Fig. 4(c) shows ON-state and the OFF-state band diagrams for the proposed DMSGO-DP-TFET by varying ($\phi_2$) and fixing ($\phi_1 = \phi_3 = 4.0$ eV). From Fig. 4(c), it can be seen that tunneling width increases with an increase in ($\phi_2$). This results in band overlap reduction on the source side and decreases the tunneling current. Whereas, the band overlap has been noted at the drain junction for ($\phi_2 > 4.4$ eV) and tunneling is observed in the OFF state, also ($\phi_2$) work function variation in the ON-state does not show a significant change in the tunneling current until the workfunction ($\phi_2 = 4.4$ eV). Also, as shown in Fig. 4(c), a decrease in band overlap is seen for ($\phi_2 > 4.4$ eV), which results in a decrease in ON-state current ($I_{ON}$).

3.2 Dielectric pocket optimization results

To further improve $I_{ON}$ and minimize the ambipolar current, optimized low-K and high-K dielectric pockets are inserted at the source and drain junctions, respectively. Fig. 5(a) shows the comparative $I_{DS}$-$V_{GS}$ characteristics for different dielectric materials at the source and drain junctions in DMSGO-DP-TFET. Results demonstrate that combination of low-K dielectric pocket (air) at the source junction and high-K dielectric pocket ($HfO_2$) at the drain junction shows higher $I_{ON}$ and minimum ambipolar current because of tunneling width and band alignment at the source and drain junctions. Fig. 5(b) shows $I_{DS}$-$V_{GS}$ characteristics of DMSGO-DP-TFET for various dielectric pocket heights at the source junction by fixing the dielectric pocket height on the drain side. From the Results, it has been noted that, dielectric pocket of 4 nm height at the source junction shows better $I_{ON}$ because of increased electric field and decrease in tunneling width. Similarly, as shown in Fig. 5(c), fixing the height of the low-K dielectric pocket and varying the high-K dielectric pocket, it has observed that at the drain junction, dielectric pocket of 4 nm height shows minimum ambipolar current with better switching ratio ($I_{ON}$/$I_{OFF}$). Fig. 5(d) depicts the comparative $I_{DS}$-$V_{GS}$ characteristics of DMSGO-DP-TFET for different dielectric pocket thickness. From the same figure, it can be noted that pocket thickness of 2 nm at the tunneling junction shows better tunneling current $I_{ON}$ and minimum ambipolar current due to the band alignments at the source and drain junctions, respectively.

3.3 Gate length optimization

In this section, the gate segments of the proposed device is optimized. In this regard, Tables 3–5 shows the variations in $I_{ON}$, $I_{OFF}$, $I_{amb}$, $I_{ON}$/$I_{OFF}$ for various combinations of $L_1$, $L_2$ and $L_3$. The optimization of $L_3$ at constant $L_1 = 10$ nm is shown in Table 3. Further, the optimization of $L_1$ at constant $L_3 = 15$ nm is shown in Table 4. Table 5 shows the $L_1$ and $L_3$ variations at $L_1 = L_3$. From this analysis, it has been noted that $L_3 = 15$ nm performs better in terms of $I_{ON}$, $I_{OFF}$, $I_{amb}$. However, $L_1 = L_3 = 10$ nm shows better results in terms of $I_{ON}$/$I_{OFF}$ and is considered as optimized gate lengths in this work.

For the optimized dielectric pockets illustrated in Fig. 1, based on ($\phi_1$, $\phi_2$, $\phi_3$), various device structures
Fig. 4 Comparative results of (a) workfunction optimization (b) ON state band variation with (φ2) (c) OFF state band variation with (φ2) for the proposed device DMSGO-DP-TFET.

Table 2 Impact of φ2 on $I_{ON}/I_{OFF}$ with (φ1 = φ2)

| φ2  | $I_{ON}(A/µm)$ | $I_{OFF}(A/µm)$ | $I_{ON}/I_{OFF}$ | $I_{amb}(A/µm)$ |
|-----|----------------|-----------------|-----------------|-----------------|
| 4.0 eV | 1.36x10^{-5}  | 2.96x10^{-13}  | 4.58x10^{7}    | 3.58x10^{-16}  |
| 4.2 eV | 1.23x10^{-5}  | 1.26x10^{-15}  | 9.79x10^{9}    | 3.70x10^{-16}  |
| 4.4 eV | 1.02x10^{-5}  | 4.58x10^{-17}  | 2.33x10^{11}   | 3.76x10^{-16}  |
| 4.6 eV | 8.11x10^{-5}  | 6.18x10^{-17}  | 1.31x10^{11}   | 3.79x10^{-16}  |
| 4.8 eV | 5.36x10^{-6}  | 7.31x10^{-17}  | 7.33x10^{10}   | 3.80x10^{-16}  |

Table 3 $L_3$ Gate segment optimization at constant $L_1 = 10$ nm

| $L_3$ | $I_{ON}(A/µm)$ | $I_{OFF}(A/µm)$ | $I_{ON}/I_{OFF}$ | $I_{amb}(A/µm)$ |
|-------|----------------|-----------------|-----------------|-----------------|
| 5 nm  | 1.51x10^{-4}  | 3.16x10^{-14}  | 4.78x10^{9}    | 4.09x10^{-13}  |
| 10 nm | 1.48x10^{-4}  | 5.23x10^{-17}  | 2.83x10^{12}   | 5.21x10^{-16}  |
| 15 nm | 1.59x10^{-4}  | 4.36x10^{-14}  | 3.65x10^{9}    | 3.65x10^{-16}  |
| 20 nm | 1.62x10^{-4}  | 6.21x10^{-14}  | 2.61x10^{9}    | 3.64x10^{-16}  |

Table 4 $L_1$ Gate segment optimization at constant $L_3 = 15$ nm

| $L_1$ | $I_{ON}(A/µm)$ | $I_{OFF}(A/µm)$ | $I_{ON}/I_{OFF}$ | $I_{amb}(A/µm)$ |
|-------|----------------|-----------------|-----------------|-----------------|
| 5 nm  | 8.51x10^{-5}  | 3.24x10^{-17}  | 2.63x10^{12}   | 3.66x10^{-16}  |
| 10 nm | 1.59x10^{-4}  | 4.36x10^{-14}  | 3.65x10^{9}    | 3.66x10^{-16}  |
| 15 nm | 1.79x10^{-4}  | 1.86x10^{-11}  | 9.62x10^{6}    | 3.66x10^{-16}  |
| 20 nm | 1.88x10^{-4}  | 3.8x10^{-11}   | 4.96x10^{6}    | 3.66x10^{-16}  |
workfunctions (Table 5 can be formed as presented in Table 6. Further, a comparative analysis among these devices is done in terms of their carrier concentration, band diagrams, tunneling rate, surface potential, electric field variation, and $I_{DS}$-$V_{GS}$ characteristics. For SMSGO-TFET, all the three workfunctions ($\phi_1$, $\phi_2$, $\phi_3$) of the gate material have been considered equal (4.4 eV). Fig. 6(a) depicts the carrier concentration variation with distance for SMSGO-DP-TFET, DMSGO-DP-TFET, DMSGO-DP-TFET1, DMSGO-DP-TFET2 and DMSGO-DP-TFET. From the figure, higher electron concentration is observed for DMSGO-DP-TFET due to decrease in tunneling width as illustrated in Fig. 6(b). Therefore, better band-to-band tunneling rate is observed for DMSGO-DP-TFET as shown in Fig. 6(c). Further, large increase in surface potential and electric field is observed at the source junction for DMSGO-DP-

![Dielectric pocket materials](image1)

![Varying Source pocket Height](image2)

![Varying Drain pocket Height](image3)

![Dielectric pocket thickness](image4)

Fig. 5 Comparative optimization results for (a) Dielectric materials (b) Low-K dielectric pocket height (c) high-K dielectric pocket height (d) Dielectric pocket thickness by fixing heights in proposed DMSGO-DP-TFET.

Table 5 $L_1$ and $L_3$ Gate segments optimization with $L_1 = L_3$

| $L_1$ (nm) | $I_{ON}$(A/ $\mu$m) | $I_{OFF}$(A/ $\mu$m) | $I_{ON}/I_{OFF}$ | $I_{amb}$(A/ $\mu$m) |
|-----------|---------------------|-----------------------|------------------|-------------------|
| 5         | 8.45 x 10^{-5}      | 9.01 x 10^{-17}       | 9.38 x 10^{11}   | 4.09 x 10^{-13}   |
| 10        | 1.48 x 10^{-4}      | 5.23 x 10^{-17}       | 2.83 x 10^{12}   | 5.21 x 10^{-16}   |
| 15        | 1.79 x 10^{-4}      | 1.86 x 10^{-11}       | 9.62 x 10^{6}    | 3.66 x 10^{-16}   |
| 20        | 1.97 x 10^{-4}      | 4.0 x 10^{-11}        | 4.91 x 10^{6}    | 4.91 x 10^{-16}   |

Table 6 Possible devices with different work functions

| Possible device | $\phi_1$ | $\phi_2$ | $\phi_3$ |
|----------------|---------|---------|---------|
| SMSGO-DP-TFET  | 4.4 eV  | 4.4 eV | 4.4 eV |
| DMSGO-DP-TFET1 | 4.0 eV  | 4.4 eV | 4.4 eV |
| DMSGO-DP-TFET2 | 4.4 eV  | 4.4 eV | 4.0 eV |
| DMSGO-DP-TFET  | 4.0 eV  | 4.4 eV | 4.0 eV |
TFET as illustrated in Fig. 6(d) and Fig. 6(e), respectively. Thus, maximum tunneling occurs at the source junction, as the BTBT rate ($G_{BTBT}$) at the tunneling junction depends on the electric field ($\varepsilon$) leads to an increase in BTBT rate as per the expression [22].

$$G_{BTBT} = \sigma e \exp\left(-\frac{B}{\varepsilon}\right)$$  \hspace{1cm} (1)

Where $A, B$ are constants which are related to the electron's effective mass and the tunnelling probability, $\varepsilon$ is the electric field and $\sigma$ is the transition constant. Further, the probability of tunneling of the car-

Fig. 6 Comparative results of (a) Carrier concentration variation (b) Band variation (c) Tunneling rate (d) surface potential variation (e) Electric field variation (f) $I_{DS-VGS}$ characteristics for SMSGO-DP-TFET, DMSGO-DP-TFET1, DMSGO-DP-TFET2 and DMSGO-DP-TFET at ($V_{DS} = 1.0V, V_{GS} = 1.5V$)


approximation of Wentzel–Kramer–Brillouin (WKB) [23].

dielectric pockets at the source channel interface is noted for DMSGO-DP-TFET, as a result, minimum tunneling barrier width is noted for DMSGO-DP-TFET as illustrated in Fig. 7(b). Further, Fig. 7(c) illustrates the comparative $I_{DS}$-$V_{GS}$ characteristics variation of DMCG-TFET, DMCG-DP-TFET, DMSGO-TFET, DMSGO-DP-TFET and DMSGO-DP-TFET. From the figure, a significant increase in ON-state current is observed for DMSGO-DP-TFET because BTBT depends on the electric field and tunneling width at the source junction [22]. Fig. 7(d) depicts the comparative output characteristics for various device structures at $V_{GS} = 1$ V. From the figure, it can be noted that the tunneling current $I_{DS}$ rises at first as $V_{DS}$ increases from 0 to 0.8 V, then saturates because of velocity saturation as $V_{DS}$ increases beyond 0.8 V. The tunneling current does not change significantly from $V_{DS} = 0.8$ V onwards, so the current remains constant. Further, noted that due to employment of dielectric pockets at the source and drain junctions, reduced $V_{T}$, improved ON-state

4 DC, analog/RF and linearity performance

4.1 DC characteristics

In this section, comparative DC characteristics of DMCG-TFET, DMCG-DP-TFET, DMSGO-TFET and DMSGO-DP-TFET has been analyzed. In this regard, the electric field variation with distance for the above device structures are illustrated in Fig. 7(a). From the simulation results, a higher electric field at the source-channel interface is noted for DMSGO-DP-TFET, as a result, minimum tunneling barrier width is noted for DMSGO-DP-TFET as illustrated in Fig. 7(b). Further, Fig. 7(c) illustrates the comparative $I_{DS}$-$V_{GS}$ characteristics variation of DMCG-TFET, DMCG-DP-TFET, DMSGO-TFET, DMSGO-DP-TFET and DMSGO-DP-TFET. From the figure, a significant increase in ON-state current is observed for DMSGO-DP-TFET because BTBT depends on the electric field and tunneling width at the source junction [22]. Fig. 7(d) depicts the comparative output characteristics for various device structures at $V_{GS} = 1$ V. From the figure, it can be noted that the tunneling current $I_{DS}$ rises at first as $V_{DS}$ increases from 0 to 0.8 V, then saturates because of velocity saturation as $V_{DS}$ increases beyond 0.8 V. The tunneling current does not change significantly from $V_{DS} = 0.8$ V onwards, so the current remains constant. Further, noted that due to employment of dielectric pockets at the source and drain junctions, reduced $V_{T}$, improved ON-state

$rer (T_{WKB})$ at the tunneling barrier is analyzed by the approximation of Wentzel–Kramer–Brillouin (WKB) [23].

$$T_{WKB} \propto \exp \left[ - \frac{4\lambda \sqrt{2m^*E_g^3}}{3\hbar(E_g + \Delta \phi)} \right]$$

Where $m^*$ is the effective mass of an electron, $q$ represents the electron charge, $h$ represents Plank’s constant, $E_g$ is the effective bandgap, $\lambda$ is the width of tunneling barrier, and $\Delta \phi$ represents the energy overlap where the tunneling occurs. Therefore, as shown in Fig. 6(f), a significant increase in tunneling current is observed. Fig. 6 and Table 7 show that DMSGO-DP-TFET performs better than other device structures.
current, reduced ambipolar current, steep subthreshold slope (SS) and a higher switching ratio ($2.83 \times 10^{12}$) was observed for DMSGO-DP-TFET compared with other structures as illustrated in Fig. 7 and Table 8.

4.2 Analog/RF figure of merits

This section presents performance analysis of DMCG-TFET, DMCG-DP-TFET, DMSGO-TFET and DMSGO-DP-TFET in terms of various analog/RF figure of merits (FOMs) such as $g_m$, $g_{DS}$, $R_o$, $C_{gs}$, $C_{gd}$, $f_T$, TGF, $f_{max}$, TFP, GBP and transit time. Transconductance ($g_m$) is one of the critical parameters in the analog/RF
and linearity performance analysis of the device. Higher $g_m$ results in the higher gain of the device and plays a critical role in attaining higher values of $f_T$ and GBP in designing analog circuits [25]. In this regard, Fig. 8(a) depicts the comparative plots of $g_m$ variation with $V_{GS}$ at $V_{DS} = 1$ V. From the figure, it has been noted that in the subthreshold region $g_m$ of all the devices are very small, and it starts increasing due to increase in the ON-state current. Moreover, it starts decreasing after a particular value of $V_{GS}$ due to mobility degradation [24]. Results also show that DMSGO-DP-TFET exhibits higher $g_m$ as compared to other device structures.

The next analog/RF performance parameter considered for analysis is output conductance ($g_{os}$). A device with higher ($g_{ds}$) is preferred as it provides higher intrinsic gain. In this regard, Fig. 8(b) depicts the variation of $g_{ds}$ with drain voltage ($V_{DS}$). Results demonstrate higher output conductance for DMSGO-DP-TFET due to higher $\delta I_{DS}$ shown by DMSGO-DP-TFET for the similar changes in $\delta V_{DS}$. Fig. 8(c) shows the comparative $R_O$ variation with $V_{DS}$ for constant $V_{GS}$. From the results, lower $R_O$ is observed for DMSGO-DP-TFET as $g_{ds}$ is higher. The variation of $C_{gs}$ and $C_{gd}$ obtained from small-signal ac analysis at 1MHz frequency is illustrated in Fig. 8(d) and Fig. 8(e). From the results, it has been noted that DMCG-DP-TFET shows the minimum value of $C_{gs}$, and for DMSGO-DP-TFET, a significant increase of $C_{gd}$ is noted above $V_{GS} = 0.85$ V.

Another critical parameter for RF performance analysis of the device is cutoff frequency ($f_T$). It is the frequency at which the current gain becomes unity [24]. Fig. 8(f) depicts $f_T$ variation with $V_{GS}$ for DMCG-TFET, DMCG-DP-TFET, DMSGO-TFET and DMSGO-DP-TFET. Results demonstrate that, initially, $f_T$ increases with $V_{GS}$ due to an increase in $g_m$, then decreases with $V_{GS}$ after reaching the peak value due to an increase in $C_{gd}$ and decrease in $g_m$ due to mobility degradation. From the results, a higher $f_T$ is obtained for DMSGO-DP-TFET which indicates that the proposed device structure is more favourable for radio frequency applications. The $f_T$ of the device is formulated as per the expression [24].

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})}$$

GBP is another important parameter for the utility of device in wide range applications, for a specified dc voltage gain of 10, it is calculated using the expression [24].

$$GBP = \frac{g_m}{2\pi 10C_{gd}}$$

The GBP variations with $V_{GS}$ for DMCG-TFET, DMCG-DP-TFET, DMSGO-TFET and DMSGO-DP-TFET are illustrated in Fig. 9(a). Results demonstrate that, GBP initially increases as $V_{GS}$ increases, but it decreases for higher $V_{GS}$ due to the similar reasons as discussed earlier for $f_T$. Also, maximum GBP is noted for DMSGO-DP-TFET compared to other device structures. The TGF parameter indicates how efficiently the current reaches a certain transconductance value. In this regard, Fig. 9(b) shows the comparative TGF variation with $V_{GS}$. From the results, for DMSGO-DP-TFET, higher TGF is observed at lower $V_{GS}$ and with increase in $V_{GS}$ it starts decreasing as the variation in $I_{DS}$ is small. The TGF is obtained as follows

$$TGF = \left(\frac{g_m}{I_{DS}}\right)$$

Fig. 9(c) shows the comparative variation of TFP with $V_{GS}$ at $V_{DS} = 1$ V. From the results, it can be noted that DMSGO-DP-TFET shows higher TFP due to high $g_m$ and $f_T$. The TFP is obtained as follows

$$TFP = \left(\frac{g_m}{I_{DS}}\right)f_T$$

The transit time ($\tau$) is an important parameter to assess the time requirement for the charge carriers to move from source to drain region [20]. Therefore, it illustrates the speed of the device. Fig. 9(d) depicts the comparative transit time ($\tau$) variation with $V_{GS}$ at $V_{DS} = 1$ V. The results show that as $V_{GS}$ increases, transit time decreases due to increased $f_T$. Thus, better switching speed is observed in case of DMSGO-DP-TFET.

| Parameters | SMGSO-DP-TFET | DMGSO-DP-TFET1 | DMGSO-DP-TFET2 | DMGSO-DP-TFET |
|------------|---------------|----------------|----------------|----------------|
| $I_{ON} (A/\mu m)$ | $1.37 \times 10^{-5}$ | $1.41 \times 10^{-4}$ | $1.35 \times 10^{-5}$ | $1.48 \times 10^{-4}$ |
| $I_{OFF} (A/\mu m)$ | $1.78 \times 10^{-16}$ | $1.788 \times 10^{-16}$ | $5.18 \times 10^{-17}$ | $5.22 \times 10^{-17}$ |
| $I_{ON}/I_{OFF}$ | $7.68 \times 10^{10}$ | $7.91 \times 10^{11}$ | $2.61 \times 10^{11}$ | $2.83 \times 10^{12}$ |
| $V_{TH} (V)$ | 0.63 | 0.29 | 0.63 | 0.29 |
| $S_S(mV/dec.)$ | 32.7 | 17.3 | 28.7 | 15.8 |
| Electric field (MV/cm) | 5.15 | 5.55 | 5.16 | 5.56 |
| $g_m(\mu)$ | $8.19 \times 10^{-4}$ | $9.79 \times 10^{-4}$ | $8.27 \times 10^{-4}$ | $1.01 \times 10^{-3}$ |
The maximum oscillating frequency \( f_{\text{max}} \) is another crucial parameter for radio frequency performance analysis. It is calculated by using the equation

\[
f_{\text{max}} = \sqrt{\frac{f_T}{8\pi C_{\text{gd}} R_{\text{gd}}}}
\]

Here, \( R_{\text{gd}} \) represents the gate resistance. Fig. 9(e) shows the \( f_{\text{max}} \) variation with \( V_{\text{GS}} \) for DMCG-TFET, DMCG-DP-TFET, DMSGO-TFET and DMSGO-DP-TFET at \( V_{\text{DS}} = 1.0 \text{ V} \). From the figure, it has been noted that DMSGO-DP-TFET shows higher value of \( f_{\text{max}} \) due to higher value of \( f_T \).
4.3 Linearity figure of merits

This section presents the linearity and distortion FOMs, such as $g_{m3}$, VIP2, VIP3, IIP3, and IMD3 for DMCG-TFET, DMCG-DP-TFET, DMCG-OFL-TFET, DMSGO-TFET and DMSGO-DP-TFET which has been explained in [25]. These are defined as follows:

\[ VIP2 = 4 \times \left( \frac{g_{m1}}{g_{m2}} \right) \]  

\[ VIP3 = \sqrt{24 \times \left( \frac{g_{m1}}{g_{m3}} \right)} \]  

\[ IMD3 = \left[ \frac{9}{2} \times (VIP3)^2 \times (g_{m3})^2 \right] \times R_S \]  

\[ IIP3 = \frac{2}{3} \times \left( \frac{g_{m1}}{g_{m2} \times R_S} \right) \]

Fig. 10(a) and Fig. 10(b) shows the comparative $g_{m3}$ and $g_{m3}$ variations with $V_{GS}$ at $V_{DS} = 1.0$ V. From the
figure, peak values of $g_{m3}$ and $g_{m3}$ can be seen at lower $V_{GS}$ in DMSGO-DP-TFET as compared with other devices. A higher values of VIP2 and VIP3 is required for better linearity and minimal distortion. In this regard, Fig. 10(c) and Fig. 10(d) depicts the comparative VIP2 and VIP3 variations with $V_{GS}$ at $V_{DS} = 1.0$ V. Simulation results demonstrate that VIP2 and VIP3 of DMSGO-DP-TFET is more linear than other devices. The next linearity and distortion performance parameter for analysis is IMD3, it originates from the non-linearity characteristics of $I_{DS-SS}$ and seems to be a distorting signal in wireless systems. Devices with lower IMD3 values have the ability to withstand higher signal distortion. In this regard, Fig. 10(e) shows the comparative IMD3 variation with $V_{GS}$ at $V_{DS} = 1.0$ V. From the figure, IMD3 of DMCG-TFET is noted to be smallest, indicating that the DMCG-TFET intermodulation distortion performance is the best of the above devices. The next linearity performance parameter for analysis is IIP3, for better linearity of the device IIP3 value should be high. In this regard, Fig. 10(f) shows the comparative IIP3 variation with $V_{GS}$ at $V_{DS} = 1.0$ V. Results demonstrate that IIP3 for DMSGO-DP-TFET is much higher, which indicates that DMSGO-DP-TFET is more linear as compared to other structures.

### 5 Conclusion

In this work, a DMSGO-DP-TFET with dielectric pockets at the drain and source junctions is proposed. The structural parameters like gate lengths, work functions, pocket height and thickness are optimized to achieve better $I_{ON}/I_{OFF}$ ratio, reduce the ambipolar current, and improve the analog/RF performance of the device. The performance of the proposed device is analyzed using TCAD device simulator. Finally, a comparative performance analysis of the proposed device is done with other device structures and noted the combination of low-K and high-K dielectric pockets at the source and drain junctions and workfunction combination ($\phi_1 = \phi_3 < \phi_2$) on the stack gate oxide in the proposed device shows significant improvements in $I_{ON}/I_{OFF}$, SS, $g_m$, $f_T$, $R_O$, transit time ($\tau$), GBP, TGF, TFP, $f_{max}$, VIP2, VIP3, IMD3 and IIP3 given in Table 8. The performance of the proposed device is compared with the recent literature shown in Table 9 which shows that the proposed device (DMSGO-DP-TFET) is suitable for low power and radio frequency applications.

### Table 8 Performance comparison of $SiO_2$ gate and stack gate TFET with and without dielectric pockets

| Parameters | DMCG-TFET | DMCG-DP-TFET | DMSGO-TFET | DMSGO-DP-TFET |
|------------|-----------|--------------|------------|---------------|
| $I_{ON}$ (A/m)$^2$ | $5.02 \times 10^{-7}$ | $2.25 \times 10^{-5}$ | $1.03 \times 10^{-5}$ | $1.48 \times 10^{-4}$ |
| $I_{OFF}$ (A/m)$^2$ | $2.89 \times 10^{-17}$ | $3.36 \times 10^{-17}$ | $4.57 \times 10^{-17}$ | $5.22 \times 10^{-17}$ |
| $I_{ON}/I_{OFF}$ | $1.73 \times 10^{10}$ | $6.69 \times 10^{11}$ | $2.25 \times 10^{12}$ | $2.83 \times 10^{12}$ |
| $V_{TH}$ (V) | 0.84 | 0.51 | 0.53 | 0.29 |
| $SS$(mV/decade) | 29.4 | 17.9 | 31.4 | 15.8 |
| Electric field (MV/cm) | 3.77 | 5.01 | 4.51 | 5.56 |
| $g_m$(S) | $4.88 \times 10^{-5}$ | $5.49 \times 10^{-4}$ | $2.79 \times 10^{-4}$ | $1.01 \times 10^{-3}$ |
| $f_T$ (GH$z$) | 5.34 | 81.6 | 20.8 | 193 |
| $f_{max}$ (GH$z$) | 56.6 | 383 | 172 | 525 |
| GBP (GH$z$/V) | 0.579 | 10.4 | 2.69 | 23.6 |
| VIP2 (V) | 0.77 | 1.84 | 1.66 | 2.67 |
| VIP3 (V) | 1.35 | 3.71 | 3.38 | 11.57 |
| IIP3 (dBm) | 0.09 | 8.849 | 8.03 | 18.71 |
| IMD3 (dBm) | -7.19 | 20.81 | 12.42 | 27.75 |

### Table 9 Performance comparison of proposed DMSGO-DP-TFET with other devices

| Possible device | $I_{ON}/I_{OFF}$ | SS (mV/dec) | $g_m$(mS) | $f_T$ (GH$z$) |
|-----------------|------------------|-------------|-----------|--------------|
| HGD-DW TTFET [12] | $9.8 \times 10^{11}$ | 18.5 | 0.290 | 59.6 |
| ED-TFET [13] | $\sim 1 \times 10^{12}$ | - | 1.02 | 190 |
| DMCG-CPTTFET [14] | $\sim 6 \times 10^{12}$ | - | - | 28 |
| ICTFET [15] | $4.6 \times 10^{9}$ | - | - | 1.19 |
| MS-ED-TFET [16] | $8.92 \times 10^{8}$ | 8.07 | 0.007 | 0.17 |
| DE-QC-TFET [17] | $1.79 \times 10^{12}$ | - | 0.261 | 34 |
| DMDODG-TFET [18] | $5 \times 10^{11}$ | 18.5 | 0.09 | 8.8 |
| ESDG-TFET [19] | $2.57 \times 10^{12}$ | 12.24 | 0.238 | 37.7 |
| Proposed work | $2.83 \times 10^{12}$ | 15.8 | 1.01 | 193 |
Declarations
Funding: The authors did not receive any financial/funding support from any agency/organization for this work.
Conflict of Interests: No conflicts of interest.
Availability of data and material (data transparency): All the data taken from another resource has been given the corresponding reference. The data, for which reference is not provided, is the original data.
Code availability (software application or custom code): The code has been implemented on 2-D silvaco ATLAS device simulator.
Author contributions: Dharmender and Kaushal Nigam contributed equally on the design, analysis of the results and writing of the manuscript.
Compliance with ethical standards: The manuscript follows all the ethical standards, including plagiarism.
Consent to Participate: Yes.
Consent for publication: Yes.

References
1. Kilchytska, V., Neve, A., Vancaille, L., et al.: Influence of device engineering on the analog and RF performances of SOI MOSFETs. IEEE Transactions on Electron Devices 50(3):577-588 (2003)
2. Mohankumar, N., Syamal, B., Sarkar, C.K.: Influence of channel and gate engineering on the analog and RF performance of DG MOSFETs. IEEE Transactions on Electron Devices 57(4):820-826 (2010)
3. Young, K.K.: Short-channel effect in fully-depleted SOI MOSFETs. IEEE Transactions on Electron Devices 36(2):399-402 (1989)
4. Bangsaruntip, S., Cohen, G.M., Majumdar, A., Sleight, J.W.: Universality of short-channel effects in undoped-body silicon nanowire MOSFETs. IEEE Transactions on Electron Devices 31(9):903-905 (2010)
5. Pal, A., Sachid, A.B., Gossner, H., Rao, V.R.: Insights into the design and optimization of tunnel-FET devices and circuits. IEEE Transactions on Electron Devices 58(4):1045-1053 (2011)
6. Lee, M.J., Choi, W.Y.: Effects of device geometry on hetero-gate-dielectric tunneling field-effect transistors. IEEE Electron Device Letters 33(10):1459-1461 (2012)
7. Choi, W.Y., Park, B., Lee, J.D., Liu, T.K.: Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Letters 28(8):743-745 (2007)
8. Boucart, K., Ionescu, A.M.: Double gate tunnel FET with high k gate dielectric. IEEE Transactions on Electron Devices 54(7):1725-1733 (2007)
9. Akish, S., Sharma, D., Kumar, Y.B.N., Vasantha, M.H.: Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping. IEEE Transactions on Electron Devices 63(1):288-295 (2016)
10. Vijayvargiya, V., Vishvakarma, S.K.: Effect of drain doping profile on double-gate tunnel field-effect transistor and its influence on device RF performance. IEEE Transactions on Nanotechnology 13(5):974-981 (2014)
11. Sahay, S., Kumar, M.J.: Controlling the drain side tunneling width to reduce ambipolar current in tunnel FETs using heterodielectric BOX. IEEE Transactions on Electron Devices 62(11):3882-3886 (2015)
12. Raad, B.R., Nigam, K., Sharma, D., Kondekar, P.: Di-electric and work function engineered TFET for ambipolar suppression and RF performance enhancement. Electronics Letters 52(9):770-772 (2016)
13. Kondekar, P.N., Nigam, K., Pandey, S., Sharma, D.: Design and analysis of polarity controlled electrically doped tunnel FET with bandgap engineering for analog/RF applications. IEEE Transactions on Electron Devices 64(6):2751-2757 (2017)
14. Nigam, K., Pandey, S., Kondekar, P., Sharma, D., Parte, P.K.: A Barrier Controlled Charge Plasma-Based TFET With Gate Engineering for Ambipolar Suppression and RF/Linearity Performance Improvement. IEEE Transactions on Electron Devices 66(4):1628-1634 (2019)
15. Kumar, S., Singh, S., Nigam, K., Tikkiwal, V.A.: Dual material dual-oxide dual gate TFET for improvement in DC characteristics, analog/RF and linearity performance. Applied Physics A 125(5):3531-3538 (2019)
16. Joshi, T., Singh, Y., Singh, B.: Extended-Source Double-Gate Tunnel FET With Improved DC and Analog/RF Performance. IEEE Transactions on Electron Devices 67(4):1873-1879 (2020)
17. Solomon, P.M., et al.: Universal tunneling behavior in technologically relevant P/N junction diodes. Journal of Applied Physics 95(10):5800-5812 (2004)
18. Adell, P.C., Barnaby, H.J., Schrimpf, R.D., Vermeire, B.: Band-to-band tunneling (BBT) induced leakage current enhancement in irradiated fully depleted SOI devices. IEEE Trans. Nuclear Science 54(6):2174-2180 (2007)
19. Jain, P., Prabhat, V., Ghosh, B.: Dual metal-double gate tunnel field effect transistor with mono/hetero dielectric gate material. Journal of Computational Electronics, 14(2), 537-542 (2015)
20. Nigam, K., Kondekar, P.N., Sharma, D.: Approach for ambipolar behaviour suppression in tunnel FET by workfunction engineering. IET Micro and Nano Letters 11(8):460-464 (2016)