A Transient-Enhanced Voltage Regulator with Stability and Power-Supply-Rejection Boosting

Yue Shi, Anqi Wang, Jianwen Cao and Zekun Zhou

Abstract

A high-stability voltage regulator (VR) is proposed in this paper, which integrates transient enhancement and overcurrent protection (OCP). Taking into consideration the performance and area advantages of low-voltage devices, most control parts of proposed VR are supplied by the regulated output voltage, which forms self-power technique (SPT) with power supply rejection (PSR) boosting. Besides, the stability and transient response are enhanced by dynamic load technique (DLT). An embedded overcurrent feedback loop is also adopted to protect the presented VR from damage under overload situations. The proposed VR is implemented in a standard 350 nm BCD technology, whose results indicate the VR can steadily work with 5.5–30 V input voltage, 0–30 mA load range, and 0.1–3.3 μF output capacitor. A 2.98 μV/V line regulation and a 0.233 mV/mA load regulation are achieved with a 40 mA current limiting. The PSR is better than –64 dB up to 10 MHz with a 0.1 μF output capacitor.

Keywords: Voltage regulator, Overcurrent protection, High stability, Self-power, Dynamic load

Introduction

In modern nanometer-scale system on chip (SoC) designs, different sub-blocks usually require different supply rails to achieve some specific functions. Besides, the whole SoC system may need to operate under a wide range of input voltage and still provide high performance unaffected by the supply conditions changing [1]. Thus, wide input voltage range voltage regulator (VR) implemented in nanometer-scale technology can be one of the most suitable candidates for this kind of applications. Compared with its switching counterpart, such as switching regulator and charge pump, linear VR has the advantage of high precision, low output noise, and compact size. Most of linear VRs perform their voltage regulating function with a single voltage supply, but only a few can achieve the combination of wide power supply range, low noise, fast transient, high load capability, and extra protection features [2–4].

To realize a wide power supply range, the utilization of transistors that can stand high voltage pressure is necessary. However, this kind of transistors usually occupies more area and has worse performance in comparison with the standard transistors. Two of the existing solutions to reduce the use of high voltage transistors are the preregulator method [5, 6] and the stacked low voltage transistors method [7, 8]. The former uses an additional preregulator to provide an internal supply voltage for the core regulator. The latter implements well-designed stacked low voltage transistors to maintain the terminal voltages of transistors within technology limit [7]. However, these methods limit the voltage headroom. This paper adopts the self-power technique (SPT) to achieve a wide power supply range, which means most core modules in regulation loop are supplied by the regulated output voltage of proposed VR [9]. Without any additional circuit, the performance of VR can be improved by SPT and also reduce the number of high voltage devices.

By using SPT, the first gain stage of error amplifier (EA) is supplied by the regulated output voltage of proposed VR. By carefully design the second stage of EA, the high frequency noise of the input voltage has little
impact on the output voltage of the EA. Furthermore, the N-type power transistor architecture is adopted in this paper. Therefore, the proposed regulator has high power supply rejection (PSR) and good noise performance [10–15].

Fast transient response is also an important index to measure the performance of VRs [16–20], which is usually achieved by adding an extra speedup loop [21]. In this paper, the transient enhancement is realized by dynamic load technique (DLT). During transient response procedure, DLT introduces an additional current changed correspondingly with load conditions to act as a dynamic load, by which the overshoot and undershoot of regulated output voltage can be suppressed [9].

With the help of DLT, the loop stability within a wide load range is strengthened because the additional load current can reduce the variation of the non-dominant pole position. To make the loop stable, miller compensation with nulling resistor is also used for generating a low frequency pole and an extra zero to compensate the output pole. Besides, a resistor series with the output capacitor introduces another zero to compensate the pole generated by the parasitic gate capacitance of the power transistor [6, 9, 22, 23].

Finally, an embedded current limiting loop is designed to avoid overcurrent damage and improve reliability of the proposed VR [9, 24–27].

This paper is structured as follows. The principle and mechanism of proposed VR are illustrated in the “Method” section, including the overcurrent protection (OCP) circuit, the DLT and transient enhancement circuit, the stability boosting method, and the PSR analysis. The performance results and comparisons with other related published literatures are shown in the “Results and Discussion” Section. The “Conclusion” section draws the conclusion of proposed VR.

Method

The detailed circuit of the proposed VR is shown in Fig. 1. Standard low voltage MOS transistors, high voltage transistors, BJTs, N-type depletion LDMOS (laterally diffused MOS) transistors, and diodes are named $M_n$, $HV_n$, $Q_n$, $D_{N_n}$, and $D_n$, respectively in the figure, where $n$ is the sequence number of the relevant device.

The proposed VR mainly includes five sub-modules: current bias, OCP, DLT, EA, and output stage. The current bias circuit provides biasing current for the whole regulator system [12, 14]. The reference voltage can be generated in many different ways [1], and the detailed circuit is not shown here. An embedded current limiting loop functions as an OCP circuit to limit the load current to a preset value. The transient enhancement circuit, which is implemented by DLT, achieves the overshoot, and undershoots suppression through adaptively changing the load current during transient procedure. The negative feedback regulation loop is formed by EA and the output power stage to adjust the output voltage. Assuming that the output voltage $V_{\text{OUT}}$
and thus the feedback voltage \( V_{FB} \) was lower than the desired value, the gate voltage of power transistor DN1 would be pulled up with the help of the regulation loop to increase the output voltage, and vice versa. Finally, the output voltage can stabilize at

\[
V_{OUT} \approx V_1 = V_{REF}(R_{f1} + R_{f2})/R_{f2}
\]

(1)

In Fig. 1, it can be noticed that the output voltage of the proposed VR also powers the first gain stage of EA, which is named as SPT. With this power multiplexing technique, most of the devices in the regulation loop can be implemented by low-voltage devices. Comparing with its high-voltage counterparts, low-voltage devices have higher performance, lower cost, and smaller area, which make the proposed regulation loop achieve good regulation ability much easier. As for the second stage of EA, Q3, and Q4 are added to lift the ground supply rail, which is adopted to limit the drain-source voltage of M7, \( V_{DS,M7} \). In other words, Q3 and Q4 can prevent M7 from large voltage pressure.

For the sake of simplicity, the simplified circuit is used to illustrate the innovation ideas in the subsequent analysis.

**Proposed OCP Circuit**

Figure 2 shows the proposed OCP circuit. The proposed current limiting loop can automatically change operation mode according to different load conditions. The maximum current of proposed VR can be limited by reducing the gate voltage of the power transistor when overload occurs.

The mechanism of proposed OCP is as follows. Sampling transistor DN2 proportionally senses the current flowing through DN1 which is approximately equal to the load current \( I_{Load} \), which makes the voltage drop across \( R_{S1} \), \( V_{RS1} \), reflect the load current level. Once \( V_{RS1} \) reaches the turn-on voltage of QS1, HV8, and HV9 will form a current mirror to bypass a current from the second stage of EA. Then, the gate voltage of DN1 can be pulled down to limit the load current to a preset value, which can be expressed as

\[
I_{Load} \leq N \times (V_{EE(QS1)}/R_{S1})
\]

(2)

where \( N \) is the size factor ratio of DN1 to DN2. The purpose of Q5 and HV6 is to provide a proper bias voltage to HV7 and thus to protect QS1 from over-voltage condition.

There is an embedded negative feedback loop in the proposed OCP. The loop gain \( T \) and the dominant pole \( p_{dominant} \) of this current limit loop can be given by,

\[
T = g_{m,DN2}R_{S1}g_{m,QS1}R_{gate,OC}
\]

(3)

\[
p_{dominant} = 1/(R_{gate,OC}C_{gate})
\]

(4)

where \( g_{m,DN2} \) and \( g_{m,QS1} \) are the transconductance of DN2 and QS1, respectively. \( R_{gate,OC} \approx (g_{m,HV10}r_{o,HV10} - r_{o,M10}) || r_{o,M7} || r_{o,HV9} \) and \( C_{gate} \approx C_{gs,DN1} \) are the equivalent output resistance and capacitance at the gate node of power transistor DN1 when overcurrent occurs, respectively. When the proposed VR normally operates without overcurrent, HV9 is in the cutoff region, and thus, the equivalent output resistance at the gate node of
DN1 named \( R_{\text{gate}} \) can be expressed as \([((g_m \cdot r_{o,HV10} \cdot r_{o,M10}) || r_{o,M7})]\).

**Proposed DLT and Transient Enhancement Circuit**

Figure 3 shows the transient enhancement circuit using DLT. Since the load current is proportional to \( V_{gs,DN1} \) and inversely proportional to \( V_{sg,M9} \), the current flowing through \( M9 \) is larger at the light load condition and is close to zero under heavy load condition. Therefore, as the load current increases, a decreased current can be introduced into the total output load. By this method, this circuit can be equalized to a dynamic load, which can be helpful to both transient enhancement and stability boosting of regulation loop.

The detailed transient enhancement operating principle is as follows. If the load current experiences a sudden decrease, the current flowing through power transistor DN1 will not change immediately due to the limited loop adjustment
ability and slew rate. This current, shown in Fig. 4a as a yellow path, will cause an overshoot at the output voltage and thus increase the voltage drop across $R_{S2}$ and M9. Then an additional current flowing through $R_{S2}$ and M9, shown in Fig. 4a as a blue path, is generated at the regulated output to cancel out the unwanted yellow path current. Therefore, the output voltage spike is reduced effectively.

Figure 4b demonstrates the case of light-to-heavy load current change, where an undershoot occurs at the regulated output and then the current flowing through $R_{S2}$ and M9 decreases. This can be equivalent to providing a reduced current load, so the net current flowing through the power transistor DN1 is increased, and the undershoot voltage suppression can be achieved.

To protect M9 from overcurrent, QS2 and D1 are added. When the voltage across $R_{S2}$ is greater than the turn-on voltage of QS2, the extra current will flow into QS2 and D1. The maximum current in M9 is set at

$$I_{M9, \text{max}} \leq \frac{V_{BE, QS2}}{R_{S2}}$$

(5)

The purpose of D1 is to prevent QS2 from dropping into reversed amplifying region and flowing a reversed current in it, which is an abnormal state of the M9 current limit function.

Stability Boosting of Proposed VR

As shown in Fig. 5, there are three poles $\omega_{p1}$, $\omega_{p2}$, and $\omega_{p3}$, and two zeros $\omega_{z1}$ and $\omega_{z2}$ in the control loop, and the loop gain of the proposed VR is

$$A_{\text{Vloop}} = A_O \beta$$

(6)

where $A_O$ is the open loop gain of the VR, and $\beta$ is the feedback coefficient.
\[ A_O = A_{CD0}A_{E0} \frac{(1+s/\omega Z_1)(1+s/\omega Z_2)}{(1+s/\omega p_1)(1+s/\omega p_2)(1+s/\omega p_3)} \]

(7)

\[ \beta = \frac{R_{F2}}{R_{F1} + R_{F2}} \]

(8)

where \( A_{CD0} \approx 1 \) is the low frequency gain of the power stage that operates as a voltage follower and \( A_{E0} \) is the low frequency gain of the EA,

\[ A_{E0} = g_{m,Q1}(r_o, M_4, r_o, M_6)g_{m,M_7}R_{gate} \]

(9)

**Fig. 7** PSR analysis of the proposed VR

**Fig. 8** The simplified model of PSR

**Fig. 9** The chip photo of proposed VR

**Fig. 10** Loop frequency responses of proposed VR under different value of \( I_{\text{load}} \) and \( C_{\text{OUT}} \) conditions.

(a) \( C_{\text{OUT}} = 100 \text{nF} \)

(b) \( C_{\text{OUT}} = 3.3 \text{pF} \)

- Red and green line represents \( I_{\text{load}} \) of 0 A and 30 mA, respectively.
Considering the Miller effect and parasitic capacitance at the gate node of DN1, the poles and zeros are written as [13]

\[ \omega_{p1} = \frac{1}{\left[ g_{m_{DN1}} R_{\text{gate}} C_C \times (r_{\sigma M4} \parallel r_{\sigma M6}) \right]} \]  

(10)

\[ \omega_{p2} = \frac{g_{m_{M7}}}{C_{\text{gate}}} \]  

(11)

\[ \omega_{p3} = \frac{1}{\left\{ \left[ R_L \parallel (g_{m_{DN1}} \parallel R_{\text{DLT}} + R_0) \right] C_{\text{OUT}} \right\}} \]  

(12)

\[ \omega_{z1} = \frac{1}{\left[ C_C \left( R_C - 1/g_{m_{M7}} \right) \right]} \]  

(13)

\[ \omega_{z2} = \frac{1}{\left[ (R_0 \parallel R_L) C_{\text{OUT}} \right]} \]  

(14)

where \( R_{\text{DLT}} \) is the equivalent resistance of transient enhancement circuit; \( C_{\text{OUT}} \) is the output capacitor of the proposed VR.

Since the compensation capacitor \( C_C \) is enlarged by \( (g_{m_{M7}} R_{\text{gate}}) \) due to the Miller effect at node \( p1 \), the pole \( \omega_{p1} \) is the dominant pole. The second pole should be \( \omega_{p3} \), because \( C_{\text{OUT}} \) is usually in the range of several microfarads. Though the parasitic capacitor \( C_{\text{gate}} \) is relatively large, it is still smaller than both the equivalent capacitance at node \( p1 \) and the output capacitor. Besides, the resistance at node \( p2 \) is just \( 1/g_{m_{M7}} \). Hence, the pole \( \omega_{p2} \) is located at high frequency. The zero \( \omega_{z1} \) is to cancel mid-frequency pole \( \omega_{p3} \). The resistor \( R_0 \) generates a zero \( \omega_{z2} \) to compensate the internal parasitic pole \( \omega_{p2} \). The stability of the proposed VR can be improved as resistor \( R_0 \) increasing. However, resistor \( R_0 \) will increase the error of the output voltage due to the voltage drop caused by load current. Therefore, resistor \( R_0 \) should be set in a reasonable value to make a good
tradeoff between the precision of the output voltage and the loop stability.

In a conventional voltage regulator without DLT, the pole at output node will be at different frequency because of the load current changing induced power transistor transconductance variation. As the load current increasing, the transconductance of power transistor $g_{m_{DN1}}$ will increase, and thus the output pole will move towards high frequency while other zeros and poles maintaining at the same position, as shown in Fig. 6a. This may make frequency compensation of the system more difficult and slow the transient response in light load condition. More seriously, the system might be unstable.

With the help of the proposed DLT, the presented VR has better stability with different loads. As previously analyzed, the current through dynamic load circuit decreases as load current increases in steady state and vice versa. Since this current is provided by DN1, it can suppress the transconductance variations of DN1 within a wider load current range, which is helpful for the system stability and bandwidth constancy during a wider load range by using the proposed DLT. The frequency response of the proposed VR is in Fig. 6b, which can guarantee the stability with fast transient response.

The output capacitor sets the position of the zero $\omega_{z2}$. By placing the zero-pole reasonably, the system will have better stability with different $C_{OUT}$.

**PSR Analysis of the Proposed VR**

PSR is one of the critical parameters to measure the performance of voltage regulators, and it refers to the rejection ability against the high frequency ripples and noise arising from the supply voltage. The PSR analysis method proposed by Gupta 12 is adopted in this section, whose main idea is to simplify the whole regulator system into a voltage divider model. As shown in Fig. 7, there are two noise paths from $V_{dd}$ to $V_{out}$: path 1 directly transfers the noise from the drain of power transistor DN1 to $V_{out}$; path 2 is from the second stage of EA to the gate of power transistor DN1. The effect of path 2 can be expressed as

$$A_{path2} \approx \frac{r_{dM7}}{g_{mHV10}r_{aHV10}r_{dM10}}$$

As shown in (15), $A_{path2}$ is a quite small with the help of proposed SPT and cascode current mirror structure.

| Table 1 Performance comparison of the proposed LDO with previously published LDOs |
|-----------------------------------------------|
| Process (nm) | This work | [28] | [29] | [30] | [31] | [32] |
| $V_{IN}$ (V) | 5.5–30 | 350 | 180 | 65 | 65 | 180 |
| $V_{OUT}$ (V) | 5 | 1.8 | 1–1.4 | 1.2 | 1.4 (min) | 1.5 - 3.3 |
| $I_{LOAD}$ (mA) | 0–30 | 10 (max) | 0–25 | 0.1–25 | 0.5 | 150 (max) |
| $C_{OUT}$ (nF) | 100–3000 | 0.2–500 | 0–0.025 | 0.12–0.54 | 220 | 1000 - 4700 |
| Line regulation ($\mu$V/V) | 2.98 | N/A | 700 | 3800 | 6000 | N/A |
| Load regulation (mV/mA) | 0.233 | 4 | 0.28 | 0.042 | 0.08 | 0.16 |
| PSR (dB) | –110 dB @low freq. | –41 dB@1 MHz | –26 dB@1 MHz | –52 dB@1 MHz | –36 dB@1 MHz | >22 dB @ 0 - 20 kHz |
| | –86 dB@10 MHz with $0.1 \mu F$ | –41 dB@10 MHz | –11 dB@10 MHz | –37 dB@10 MHz | –36 dB@1 GHz | |
| Active Area ($mm^2$) | 0.261 | 0.079 | 0.0021 | 0.087 | 0.0337 | 0.108 |
This makes the influence of path 1 dominant in PSR analysis.

The simplified PSR model of the proposed VR is shown in Fig. 8, where $r_o_{DN1}$ is the output resistance of power transistor DN1 accounting for noise path 1, the controlled current source originates from noise path 2, $Z_B$ consists of $R_{F1}$, $R_{F2}$, $R_0$, and $C_{OUT}$ acting as a filter at high frequency, and $Z_{SH\_FB}$ is the equivalent impedance including the function of negative feedback loop. $Z_{SH\_FB}$ can be given by

$$Z_{SH\_FB} = \frac{1}{g_{m\_DN1}(1 + \beta_{AE})}$$

(16)

where $g_{m\_DN1}$ is the transconductance of power transistor DN1. Hence, the PSR transfer function can be expressed as

$$PSR = \frac{V_{out}}{V_{dd}} = \frac{\left(1 + g_{m\_DN1}r_o_{DN1}A_{path2}\right)\left(Z_B\|Z_{SH\_FB}\right)}{r_o_{DN1} + Z_B\|Z_{SH\_FB}}$$

(17)

By deliberately setting the intrinsic gain of HV10 far greater than the power transistor DN1, $g_{m\_DN1}r_o_{DN1}A_{path2} < < 1$ can be achieved, and thus the controlled current source can be neglected. The expression of PSR can be further simplified as

$$PSR = \frac{Z_B\|Z_{SH\_FB}}{r_o_{DN1} + Z_B\|Z_{SH\_FB}}$$

(18)

Since $Z_B$ and $Z_{SH\_FB}$ will change with frequency variation, it is necessary to analyze the frequency characteristic of the PSR.

**The Low Frequency**

At low frequency, the gain of EA is very high, and $C_{OUT}$ can be treated as open circuit. Thus, $Z_B \gg Z_{SH\_FB}$ and the PSR can be written as

$$PSR_{LF} = \frac{1}{g_{m\_DN1}r_o_{DN1}(1 + \beta_{AE})}$$

(19)

**The Medium Frequency**

The impedance of $Z_{SH\_FB}$ will increase because the loop gain decreases at the medium frequency. At this stage, the $Z_{SH\_FB}$ is still small, and the PSR is mainly affected by loop gain. With regard to (7), the PSR can be expressed as

$$PSR_{MF} = \frac{1}{g_{m\_DN1}r_o_{DN1}(1 + \beta_{AE}) \left(1 + s/\omega_p\right) + s/C_{OUT}/g_{m\_DN1}}$$

(20)

As shown in (20), the PSR is getting worse, and the noise of output voltage is more serious while frequency increasing within unity gain frequency.

**The High Frequency**

Due to the increasing of frequency, $Z_{SH\_FB}$ becomes large and will finally close to $1/g_{m\_DN1}$. The impedance of $C_{OUT}$ becomes smaller, but it is still much larger than $R_0$. So $R_0$ can be omitted as before. The high frequency PSR depends on the voltage division between $r_o_{DN1}$ and $1/g_{m\_DN1}$ paralleled with $C_{OUT}$, which can be represented by

$$PSR_{HF} = \frac{1}{g_{m\_DN1}r_o_{DN1} \left(1 + s/C_{OUT}/g_{m\_DN1}\right)}$$

(21)

At high frequency, the noise at output voltage can be suppressed greatly due to the effect of $C_{OUT}$.

As previously analyzed, the good anti-noise ability in the full frequency range of proposed VR is guaranteed by three aspects. Firstly, high loop gain is adopted; Secondly, SPT makes the power supply noise have little impact on the gate of power transistor; Thirdly, the output capacitor $C_{OUT}$ can improve the PSR at the high frequency with filtering property.

**Results and Discussion**

The proposed VR has been implemented in a standard 0.35-µm BCD technology. The chip photo of the fabricated regulator is shown in Fig. 9, whose active core area of the VR is 290 \( \mu \)m \( \times \) 900 \( \mu \)m.

The regulated output voltage of proposed VR is 5 V with the power supply voltage ranging from 5.5 to 30 V. The output capacitor is low-cost ceramic capacitor. The capacitance of output capacitor can be set from 100 nF to 3.3 \( \mu \)F.

Figure 10 demonstrates the frequency response of proposed VR at different load conditions with 100 nF and 3.3 \( \mu \)F output capacitor. The proposed LDO can maintain stable in a wide range of output capacitor value, and

---

**Table 2** Performance comparison of the proposed LDO with LDOs of wide power supply range

| Process (µm) | This work | [5] | [6] | [21] |
|-------------|-----------|-----|-----|-----|
| $V_{IN}$ (V) | 5.5–30 | 3.9–20 | 4.5–28 | 5.7–30 |
| $V_{OUT}$ (V) | 5 | 2.5 | 1.8 | 6 |
| I_LOAD (mA) | 0–30 | 20 (max) | 100 (max) |
| C_OUT (µF) | 0.1–3.3 | 2.2 | 2.1 | N/A |
| Load regulation (mV/mA) | 0.233 | 0.0013 | 0.0026 | 0.094 |
the waveform of loop frequency response has very small difference between 0 and 30 mA load current, which benefits from the proposed DLT analyzed before.

The PSR verification result with 0.1 µF output capacitor is shown in Fig. 11, where a ~ 110 dB at low frequency and better than ~ 64 dB up to 10 MHz is achieved. At the low frequency, the proposed VR has good PSR due to the high loop gain. The PSR become poor within unity-gain frequency because of the dominated pole \( \omega_p \). The output capacitor \( C_{\text{OUT}} \) improves the PSR characteristic at the high frequency. Those results show that it is consistent with the previous analysis, and the proposed VR obtains better PSR in full frequency range.

The line regulation result of proposed VR is shown in Fig. 12. In the input voltage range of 5.5 to 30 V, the output voltage only varies 73.53 µV, which results in a line regulation of only 2.98 µV/V. This confirms the effectiveness of the proposed SPT.

Figure 13 shows the transient response of output voltage due to different load current. The voltage spike and dip of the regulated output voltage is about 43 mV, 65 mV, 83 mV when the load current changes from 0 to 18 mA, 28 mA, and 32 mA, respectively. This results in a load regulation of 0.233 mV/mA, which is mainly caused by \( R_0 \) for the stability with a wide range of output capacitance.

The measured OCP is shown in Fig. 14. In order to verify the effectiveness of OCP, short-circuit is adopted in Fig. 14a. As shown in Fig. 14a, when the overcurrent occurs with the output voltage being pulled to ground, the output current of proposed VR is maintained at around 40 mA. Figure 14b illustrates a transient response between overcurrent and normal load, which indicates that the proposed VR has ability of self-recovery when overload exits.

Table 1 provides a performance comparison of the proposed LDO and some other previously published LDOs. In comparison, this LDO has the best line regulation and PSR, which benefits from the proposed SPT. The active area will be further reduced if fabricated in more advanced process.

Table 2 provides another performance comparison focusing on the LDOs which also have wide power supply range. With the help of the proposed DLT and SPT, this work has the best line regulation and the widest power supply range comparing with other LDOs. The additional OCP function makes this work more competitive and reliable.

**Conclusion**

A high stability SPT VR with DLT and OCP is implemented in a standard 0.35-μm BCD process. With the help of SPT, most of the regulation loop is supplied by a regulated output voltage, which is beneficial for stability and PSR improvement. The proposed DLT is helpful to transient response and stability. Besides, the embedded OCP circuit can prevent the presented VR from damage by overload or short circuit. The linear regulation of the proposed VR is 2.98 µV/V with VDD from 5.5 to 30 V while the regulated output voltage is 5 V, and the load regulation is 0.233 mV/mA with load current from 0 A to 30 mA. The overshoot and undershoot voltage during load current changing is also small by using the presented transient enhancement circuit. The PSR at low frequency is ~ 110 dB, and is better than ~ 64 dB up to 10 MHz. High loop stability can be achieved in a wide range of output capacitor and load current, and thus the proposed VR is suitable for applications that require high performance and reliability under variations of output capacitor and load current.

**Abbreviations**

VR: Voltage regulator; OCP: Overcurrent protection; SPT: Self-power technique; PSR: Power supply rejection; DLT: Dynamic load technique; EA: Error amplifier

**Acknowledgements**

Not applicable.

**Authors’ Contributions**

YS proposed the novel structure and directed the design procedure. AW was a major contributor in turning circuit and writing the manuscript. JC improved the design of the circuit. ZZ verified the theory with test. All authors read and approved the final manuscript.

**Funding**

This work was supported by the National Nature Science Foundation of China under Grant No. 61674025, and Open Projects of Sichuan Key Laboratory of Meteorological Information and Signal Processing under Grant No. QXXCSYS201603.

**Availability of Data and Materials**

All data generated or analysed during this study are included in this published article.

**Competing Interests**

The authors declare that they have no competing interests.

**Author details**

1College of Communication Engineering, Chengdu University of Information Technology, Chengdu 610225, China. 2State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China.
Conference on Industrial Electronics and Applications (ICIEA), Wuhan, 2018, pp. 2141-2144.
6. Y. Wang, M. Yu, X. Feng and F. Lai, Frequency compensation scheme for LDO regulator operated under wide power supply range in smart battery system, 2011 IEEE International Conference on Electron Devices and Solid-State Circuits, Tianjin, 2011, pp. 1-2.
7. S. Pashminine, S. Bramburger and D. Killat. Design of a high-voltage rail-to-rail error amplifier based on standard CMOS used in an LDO, 2016 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), Vancouver, BC, 2016, pp. 1-5.
8. S. Pashminine, S. Bramburger, H. Xu, M. Ortman and D. Killat. An LDO using stacked transistors on 65 nm CMOS, 2013 European Conference on Circuit Theory and Design (ECCTD), Dresden, 2013, pp. 1-4.
9. Z. Zhou, J. Cao, Y. Shi and B. Zhang, A high-precision voltage regulator with dynamic load technique and overcurrent protection, 2017 IEEE 12th International Conference on ASIC (ASICON), Guiyang, 2017, pp. 932-935.
10. Ly T, Wang Y, Pan Q, Ki W, Yue CP (2015) A fully-integrated low-dropout regulator with full-spectrum power supply rejection. IEEE Trans Circuits Syst I: Regular Papers 62(3):707–716.
11. Zarate-Roldan J, Wang M, Torres J, Sanchez-Sinencio E (2016) A capacitorless LDO with high-frequency PSR suitable for a wide range of on-chip capacitive loads. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24(9):2970–2982.
12. Gupta V, Rincon-Mora GA, Raha P (2004) Analysis and design of monolithic, high PSR, linear regulators for SoC applications. In: IEEE International SOC Conference, 2004. Proceedings, Santa Clara, CA, USA, pp. 311–315.
13. Fan S, Li H, Guo Z, Geng L (April 2017) A 5.2 μA quiescent current LDO regulator with high stability and wide load range for CZT detectors, in: IEEE Trans Nucl Sci 64(4):1087–1094.
14. S. K. Hoon, S. Chen, F. Maloberti, J. Chen and B. Aravind, A low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005., San Jose, CA, 2005, pp. 759-762.
15. El-Nozahi M, Amer A, Torres J, Entesari K, Sanchez-Sinencio E (2010) High PSR low-dropout regulator with feed-forward ripple cancellation technique. IEICE J Solid-State Circuits 45(3):565–577.
16. G. Ma, C. Zhan and Y. Zhang, A transient-improved dynamic- replica LDO regulator with bulk modulation, 2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC), Shenzhen, 2018, pp. 1-2.
17. Maity A, Patra A (Oct. 2016) Analysis, design, and performance evaluation of a dynamically slew enhanced adaptively biased capacitor-less low dropout regulator. IEEE Trans Power Electron 31(10):7016–7028.
18. Mak KH et al (2015) A 0.7 V 24 μA Hybrid OTA Driving 15 nF capacitive load with 1.46 MHz GBW. IEEE J Solid-State Circuits 50(11):2750–2757.
19. Duong Q et al (Oct. 2017) Multiple-loop design technique for high-performance low-dropout regulator. IEEE J Solid-State Circuits 52(10):2533–2549.
20. S. Heng, W. Tung and C. Pham, Low power LDO with fast load transient response based on quick response circuit, 2009 IEEE International Symposium on Circuits and Systems, Taipei, 2009, pp. 2529-2532.
21. L. Hu, X. Wu, J. Lou and Y. Zhou, Power supply module for system on chip with wide input range, 2010 Asia-Pacific Power and Energy Engineering Conference, Chengdu, 2010, pp. 1-4.
22. Ho M et al (Sept. 2016) A CMOS low-dropout regulator with dominant-pole substitution. IEEE Trans Power Electron 31(9):6362–6371.
23. Ho M et al (2016) A two-stage large-capacitive-load amplifier with multiple cross-coupled small-gain stages. IEEE Trans Very Large Scale Integration (VLSI) Systems 24(7):2580–2592.
24. Hsieh C, Yang C, Chen K (June 2010) A low-dropout regulator with smooth peak current control topology for overcurrent protection. IEEE Trans Power Electron 25(6):1386–1394.
25. J. A. De Lima and W. A. Pimenta, A current limiter for linear regulators based on power-dissipation threshold, 2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI), Salvador, 2015, pp. 1-5.
26. C. Pesa, C. Raducan, M. Neag and D. Dimintiu, Novel current limit circuitry for LDOs, IEEE EUROCON 2017 –17th International Conference on Smart Technologies, Ohrid, 2017, pp. 222-227.
27. Heng S, Tung W, Pham C (2009) New design method of low power over current protection circuit for low dropout regulator, 2009 International Symposium on VLSI Design, Automation and Test, Hsinchu, pp. 47–51.

Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.