Fast Low-Complexity Decoders for Low-Rate Polar Codes

Pascal Giard\textsuperscript{1} \textbullet\textbullet\textbullet\textbullet\cdot Alexios Balatsoukas-Stimming\textsuperscript{2} \textbullet\textbullet\textbullet\textbullet\cdot Gabi Sarkis\textsuperscript{1} \textbullet\textbullet\textbullet\textbullet\cdot Claude Thibeault\textsuperscript{3} \textbullet\textbullet\textbullet\textbullet\cdot Warren J. Gross\textsuperscript{1}

Received: 10 March 2016 / Accepted: 8 August 2016 / Published online: 23 August 2016
© Springer Science+Business Media New York 2016

Abstract Polar codes are capacity-achieving error-correcting codes with an explicit construction that can be decoded with low-complexity algorithms. In this work, we show how the state-of-the-art low-complexity decoding algorithm can be improved to better accommodate low-rate codes. More constituent codes are recognized in the updated algorithm and dedicated hardware is added to efficiently decode these new constituent codes. We also alter the polar code construction to further decrease the latency and increase the throughput with little to no noticeable effect on error-correction performance. Rate-flexible decoders for polar codes of length 1024 and 2048 are implemented on FPGA. Over the previous work, they are shown to have from 22\% to 28\% lower latency and 26\% to 34\% greater throughput when decoding low-rate codes. On 65 nm ASIC CMOS technology, the proposed decoder for a (1024, 512) polar code is shown to compare favorably against the state-of-the-art ASIC decoders. With a clock frequency of 400 MHz and a supply voltage of 0.8 V, it has a latency of 0.41 \(\mu\)s and an area efficiency of 1.8 Gbps/mm\(^2\) for an energy efficiency of 77 pJ/info. bit. At 600 MHz with a supply of 1 V, the latency is reduced to 0.27 \(\mu\)s and the area efficiency increased to 2.7 Gbps/mm\(^2\) at 115 pJ/info. bit.

Keywords Polar codes \cdot Successive-cancellation decoding

1 Introduction

Polar codes provably achieve the capacity of binary symmetric memoryless channels when decoded with the low-complexity successive-cancellation (SC) algorithm \cite{5}. The capacity-achieving property and the low-complexity SC decoding have spurred a significant interest in the field leading to the implementation of many hardware decoders based on the SC algorithm. However, the SC decoding algorithm is sequential in nature and leads to high-latency, low-throughput decoder implementations.

To increase decoding speed, two new decoding algorithms derived from SC were introduced \cite{1,12}. These two algorithms work by using dedicated, parallel decoding algorithms on parts of a polar code. They exploit the recursive construction of polar codes and the a priori knowledge of the code structure.

While the Fast-SSC \cite{12} algorithm represents a significant improvement over the previous decoding algorithms, the work in \cite{12} and the optimization presented therein targeted high-rate codes. Modifications of the Fast-SSC
algorithm and its hardware implementation targeting low-rate codes were presented in [6]. In this paper, we formalize and improve the code construction alteration process used in [6] and we present more results using the proposed methods, algorithms and implementation. These results show a 22% to 28% latency reduction and a 22% to 28% throughput improvement with little to negligible coding loss for low-rate moderate-length polar codes.

The rest of this paper is organized as follows. Section 2 provides the necessary background on polar coding. Section 3 then discusses polar code construction alteration along with our proposed method leading to improved latency and throughput of a hardware decoder. In Section 4, modifications to the original Fast-SSC algorithms are proposed in order to further reduce the latency and increase the decoding throughput. Sections 5 and 6 present the implementation details along with the detailed results on FPGA. Section 6 also provides ASIC results for our proposed decoder decoding a (1024, 512) polar code for a comparison against state-of-the-art ASIC decoders from the literature. Finally, Section 7 concludes this paper.

2 Background

2.1 Polar Codes

Polar codes are linear block codes with a recursively constructed generator matrix. In other words, a polar code of length $N$ is built from the concatenation of two constituent polar codes of length $N_c = N/2$. This recursive construction is carried out in a way that polarizes the probability of correctly estimating bits: some bit estimates become more reliable and others become less reliable. As the blocklength grows to infinity, some bit estimates become fully reliable and the rest become completely unreliable. In an $(N, k)$ polar code, the $k$ most reliable bit are chosen to store information bits. The remaining bits are called frozen bits and are set to predetermined values.

The encoding process can be described as follows. A vector containing the $k$ information bits is first expanded into a vector of length $N$ by inserting frozen bits at the appropriate frozen bit locations. The resulting vector is then multiplied by the generator matrix $F_N$ to yield the polar codeword, where $F_N = F_2 \otimes \log_2 N$, $F_2 = \begin{bmatrix} 1 & 0 \\ 1 & 1 \end{bmatrix}$ and $\otimes$ is the Kronecker power [2]. Frozen bits are usually set to zero and their optimal locations depend on the channel type and condition, as discussed in [13].

It was shown in [3] that polar codes can be encoded and decoded systematically. This leads to an improved bit-error rate (BER) without affecting the frame-error rate (FER). In this work, systematic polar codes are used.

2.2 Successive-Cancellation Decoding

A successive-cancellation decoder estimates the bits $u_0, \ldots, u_7$ sequentially using channel information and previously estimated bits. It utilizes three operations: $F$, $G$, and $Combine$. The $F$ operation, corresponding to a $\oplus$ in Fig. 1a, accepts two log-likelihood ratio (LLR) inputs and provides an LLR output. $G$, corresponding to a $\bullet$ in Fig. 1a, accepts two LLRs and a bit-estimate to generate one LLR. Finally $Combine$, which comprises both $\oplus$ and $\bullet$ in a left-to-right direction, takes two bit estimates and combines them to provide two bit estimates. These operations are discussed in detail in Section 2.4.

2.3 From Decoder Graph to Decoder Trees

As shown in [1, 12], polar codes can be represented as trees. Using only the three node types introduced in [1]—rate-0, rate-1 and rate-$R$—the graph of Fig. 1a can be represented as the decoder tree of Fig. 1b. The black and gray $u_i$ labels of Fig. 1a correspond to information and frozen bits, respectively.

In Fig. 1b, the rate-0 nodes are white and correspond to a constituent code that contains only frozen bits, while rate-1 nodes are black and correspond to a constituent code that contains only information bits. Finally, the gray nodes are of rate $R$, where $0 < R < 1$, and correspond to a constituent code that contains both frozen and information bits.

2.4 Fast-SSC Decoding

The Fast-SSC algorithm presented in [12] further trims the decoder tree by using different, more efficient algorithms to decode some constituent codes of rate $R$. The constituent codes directly decoded in the Fast-SSC algorithm have different maximum lengths $N_c$ depending on the complexity of the corresponding decoding algorithm. For example, for a repetition node, $N_c$ was set to 16 while it was set to 4 for an exhaustive search maximum-likelihood (ML) node.

![Figure 1](image_url)

Different representations of polar codes.
The decoder tree node types corresponding to the decoding algorithm of [12] are summarized in Table 1. Note that the “01” node was called “ML” in [12]. We briefly review the most important operations and leaf node types below.

### 2.4.1 F Operations

The $F$ operation generates the messages to be sent to a left child and is performed using the min-sum approximation as defined in [8]:

$$
\alpha_i = F(\alpha_v[i], \alpha_l[i + N_v/2]) = \text{sgn}(\alpha_v[i]) \text{sgn}(\alpha_l[i + N_v/2]) \times \min(|\alpha_v[i]|, |\alpha_l[i + N_v/2]|),
$$  

where $\alpha_v$ are soft reliability values from the parent node, represented as LLRs, and $N_v$ is the node input length.

### 2.4.2 G and G.0R Operations

The $G$ operation generates the messages to be sent to a right child node. It is performed as defined in [8]:

$$
\alpha_r(i) = G(\alpha_l[i], \alpha_r[i + N_r/2], \beta_l[i]) = \begin{cases} 
\alpha_l[i + N_r/2] + \alpha_r[i], & \text{when } \beta_l[i] = 0; \\
\alpha_l[i + N_r/2] - \alpha_r[i], & \text{otherwise,}
\end{cases}
$$

where $\beta_l$ is the bit estimate vector generated by the left sibling in the subtree.

The $G.0R$ operation is a special case of the $G$ operation, where the left-hand-side sibling in the subtree is a rate-0 node, i.e. $\beta_l$ is an all-zero vector.

### 2.4.3 Combine and Combine.0R Operations

The $Combine$ operation corresponds to the concatenation of two bit-estimate vectors generated from the left and right child nodes. As an example, going up the tree, the node circled in blue in Fig. 1b combines the bit-estimate vectors from its children to provide the root node of the decoder tree with a bit estimate vector for the right-hand-side subtree. In the graph representation illustrated in Fig. 1a, the same operation is also circled in blue and illustrates how the $Combine$ operation calculates the bit estimate vector $\beta_v$:

$$
\beta_v[i] = \begin{cases} 
\beta_l[i] \oplus \beta_r[i], & \text{when } i < N_v/2; \\
\beta_v[i - N_v/2], & \text{otherwise},
\end{cases}
$$

where $\beta_l$ and $\beta_r$ are bit estimates emanating from the left and right child nodes, respectively.

Similar to the $G.0R$ operation, the $Combine.0R$ operation is a special case where the left-hand-side sibling in the subtree is a rate-0 node i.e. $\beta_l$ is an all-zero vector.

### 2.4.4 Repetition Nodes

Repetition nodes provide the bit estimate vector for a repetition code. A repetition code contains a single information bit that is replicated over the length $N_v$ of the code. The maximum-likelihood decoding rule for these codes is to perform threshold detection on the sum of the input LLRs [12].

### 2.4.5 Single-parity-check Nodes

Single-parity-check (SPC) nodes provide bit estimates for SPC codes. The bits in an SPC codeword satisfy the even parity constraint, i.e. they sum to 0 under binary addition. The maximum likelihood algorithm to decode them consists of first verifying that hard decisions on the input reliability values satisfy the parity constraint. In case where they do not, the hard decision of the least reliable input bit is flipped.

### 2.4.6 Other Nodes

The remaining nodes are a concatenation of the operations and nodes described above, or an extension. For example, the RepSPC node is the concatenation of a repetition node with an SPC node with a constant length $N_v = 8$. Another example is the 0SPC node, which is the concatenation of a rate-0 node and an SPC node. Thus, it replaces the execution of three operations: a $G.0R$ operation, an SPC operation and a $Combine.0R$ operation.

With the specialized nodes and operations of Fast-SSC, the trimmed decoder tree for the $(8, 3)$ polar code illustrated in Fig. 1 is made of a single 0SPC node.

### Table 1 Decoder tree node types supported by the original Fast-SSC polar decoder.

| Name | Color          | Description                        |
|------|----------------|------------------------------------|
| 0R   | White and gray | Left-half side is frozen           |
| R1   | Gray and black | Right-half side is all information |
| RSPC | Gray and yellow| Right-half side is an SPC code     |
| 0SPC | White and yellow| Left-half side is frozen, right-half side is an SPC code |
| Rep  | Green          | Repetition code, maximum length $N_v$ of 16 |
| RepSPC | Green and yellow| Concatenation of a repetition code on the left and an SPC code on the right, $N_v = 8$ |
| 01   | Black and white| Fixed-length pattern $N_v = 4$ where the left-half side is frozen and the right-half side is all information |
| rate-R | Gray          | Mixed rate node                    |
3 Altering the Code Construction

3.1 Original Construction

As mentioned in Section 2.1, a good polar code is constructed by selecting which bits to freeze, according to the type of channel and its conditions [2, 9, 13, 14]. Figure 2 shows the decoder tree corresponding to the (1024, 512) polar code constructed using the technique of [13] where only the node types defined in Table 1 are used with the same constraints of [12]. The polar code was optimized for an $E_b/N_0$ of 2.5 dB. The $F$, $G$, $G_{0R}$, Combine and Combine_0R blocks are constrained to a maximum of $P = 512$ inputs meaning that, for nodes with a length $N_v > P$, $\lceil N_v/P \rceil$ cycles are required. The Rep, RepSPC and 01 blocks are all executed in one clock cycle. Finally, the SPC-based nodes—0SPC and RSPC—use pipelining and require $\lceil N_v/P \rceil + 4$ clock cycles. Thus the decoding latency to decode the tree of Fig. 2 using the algorithm and implementation of [12] is 220 clock cycles (CC) and the information throughput is 2.33 bits/CC.

Altering a polar code to further trim the decoder tree can result in a significant latency reduction, without affecting the code rate. By making these modifications however, the error-correction performance is degraded. Although, as will be shown in the next section, the impact can be small, especially if the number of changes is limited.

3.2 Altered Polar Code Construction

In all simplified SC decoders, the size of the decoder tree depends on the distribution of frozen and information bit locations in the code. Arikan’s original polar code construction only focuses on maximizing the reliability of the information bits. Several altered polar-like code constructions have been proposed in the literature [4, 7, 16] and their objective is to trade off error-correction performance for decoding complexity by slightly changing the set of information bits, while keeping the code rate fixed. The main idea behind all the altered code constructions is to exchange the locations of a few frozen bits and information bits in order to get more bit patterns that are favorable in terms of decoding latency. In all cases, care must be taken in order to avoid using bit locations that are highly unreliable to transmit information bits.

The method in [7] first defines a small set of bit locations which contains the $n_s - h$ least reliable information bit locations along with the $h$ most reliable frozen bit locations. Then, in order to keep the rate fixed, it performs an exhaustive search over all $\binom{n_s}{h}$ possible combinations of the $n_s$ elements containing exactly $h$ frozen bit locations and selects the combination that leads to the smallest decoding latency. In [4], the altered construction problem is formalized as a binary integer linear program. Consequently, it is shown that finding the polar code with the lowest decoding complexity under an error-correction performance constraint is an NP-hard problem. For this reason, a greedy approximation algorithm is presented which provides reasonable results at low complexity even for large code lengths. A similar greedy algorithm is presented in [16] for polar codes with more general code lengths of the form $N = l^n$, $l \geq 2$.

3.3 Proposed Altered Construction

The methods of [4, 16] only considered rate-0 and rate-1 nodes. As such, the results can not be directly applied to Fast-SSC decoding, where several additional types of special nodes exist. For this reason, in this work we follow the more general exhaustive search method of [7], augmented with a human-guided approach.

More specifically, bit-state alterations that would lead to smaller latency are identified by visual inspection of the decoder tree for the unaltered polar code. This list of bit locations is then passed to a program to be added to the bit locations considered by the technique described in [7]. Hence, two lists are composed: one that contains frozen bit locations proposed by the user as well as locations that were almost reliable enough to be used to carry information bits, and one that contains the information bit locations proposed by the user and the locations that barely made it into information bit locations.

The code alteration algorithm then proceeds by gradually calculating the decoding latency for all possible bit swap combinations. A constrained-size and ordered list of the combinations with the lowest decoding latency is kept. Once that list needs to be trimmed, only one entry per latency value is kept by simulating the error-correction performance of the altered code at an $E_b/N_0$ value of interest. The entry with the best frame-error rate is kept and the others with the same latency are removed from the list. That list containing the best candidates is further trimmed by removing

![Decoder tree for the (1024, 512) polar code built using [13] and decoded with the nodes and operations of [12].](image-url)
all candidates that feature both a greater latency and worse error-correction performance compared to those of their predecessor. Similarly to the technique of [7], our proposed technique does not alter the code rate as the total number of information and frozen bits remains the same.

3.3.1 Human-guided Criteria

The suggested bits to swap are selected to improve the latency and throughput. Thus, these bit swaps must eliminate constituent codes for which we do not have an efficient decoding algorithm and create ones for which we do. We classify the selection criteria under two categories: the bit swaps that transform frozen bit locations into information bit locations and bit swaps that do the opposite. The former increase the coding rate while the latter reduce it.

In addition to the node type definitions of Table 1, the below descriptions of criteria use the following types of subtrees or nodes:

- **R1-01**: subtree rooted in a R1 node with a 01 leaf node, may contain a chain of R1 nodes
- **Rep1**: subtree rooted in a R1 node with a leaf Rep node; in Section 4, that subtree is made into a node where the left-hand side is a repetition code and the right-hand side is all information
- **R1-RepSPC**: subtree rooted in a R1 node with a Rep-SPC leaf node, may contain a chain of R1 nodes
- **Rep-Rep1**: subtree where the rate-$R$ node has a left-hand-side and right-hand-side nodes are Rep and Rep1 nodes, respectively
- **0-RepSPC**: subtree rooted in a 0R node with a leaf Rep-SPC node; in Section 4, that subtree is made into a node where the left-hand side is frozen and the the right-hand side is a RepSPC node

Dedicated hardware to efficiently decode Rep1 and 0RepSPC nodes are presented in Section 4.

3.3.2 From frozen to information locations:

1. Unfreezing the second bit of a 01 node that is part of a R1-01 subtree creates an RSPC node.
2. Changing an RepSPC into an RSPC node by adding the second, third and fifth bit locations.
3. Changing a RSPC node into a R1 node by changing the SPC code into a rate-1 code.

Criterion 1 is especially beneficial where the R1-01 subtree contains a chain of R1 nodes, e.g., Pattern 5 in Fig. 3. Similarly, Criterion 2 has a significant impact on R1-RepSPC subtrees containing a chain of R1 nodes, e.g., Pattern 3 in Fig. 3.

3.3.3 From information to frozen locations:

4. Changing a 0R-01 subtree into a Repetition node.
5. Freezing the only information bit location of a Rep node to change it into a rate-0 code.
6. A specialization of the above, changing a Rep-RepSPC subtree into a 0-RepSPC subtree by changing the left-hand-side Rep node into a rate-0 node.
7. Transforming a Rep-Rep1 subtree into a 0-RepSPC subtree by changing the left-hand-side repetition code into a rate-0 code and by freezing the fifth bit location of the Rep1 subtree to change the rate-1 code into an SPC code.

Consider the decoder tree for a (512, 376) polar code as illustrated in Fig. 3a, where some frozen bit patterns are circled in blue and numbered for reference. Its implementation results in a decoding latency of 106 clock cycles. That latency can be significantly reduced by freezing information bit locations or by transforming previously frozen locations into information bits.

Notably, five of the bit-swapping criteria—leading to latency reduction—described above are illustrated in Fig. 3a. The patterns numbered 1 and 2 are repetition nodes meeting the fourth criterion. Changing both into rate-0 nodes introduces two new 0R nodes. The patterns 3 to 6
are illustrations of the fourth, second, sixth and first criteria, respectively.

Figure 3b shows the resulting decoder tree after the alterations were made. The latency has been reduced from 106 to 82 clock cycles.

3.3.4 Example Results

Applying our proposed altered construction method, we were able to decrease the decoding latency of the (1024, 512) polar code illustrated in Fig. 2 from 220 to 189 clock cycles, a 14 % improvement, with 5 bit swaps. That increases the information throughput to 2.71 bits/CC, up from 2.33 bits/CC. The corresponding decoder tree is shown in Fig. 4.

The error-correction performance of the (1024, 512) altered code is degraded as illustrated by the markerless black curves in Fig. 5. The loss amounts to less than 0.25 dB at a FER of $10^{-4}$. For wireless applications, which are usually the target for codes of such lengths and rates, this represents the FER range of interest.

Figure 5 also shows the error-correction performance of three other polar codes altered using our proposed method. In the case of these other codes, the alterations have a negligible effect on error-correction performance.

4 New Constituent Decoders

Looking at the decoder tree of Fig. 4, it can be seen that some frozen bit patterns occur often. Adding support for more constituent codes to the Fast-SSC algorithm will result in reduced latency and increased throughput under the constraint that the corresponding computation nodes do not significantly lengthen the critical path of a hardware implementation. As a result of an investigation, the constituent codes of Table 2 were added. Furthermore, post-place and route timing analysis showed that the maximum length $N_v$ of a repetition node could be increased from 16 to 32 without affecting the critical path.

The new decoder tree shown in Fig. 6 has a decoding latency of 165 clock cycles, which is a 13 % improvement over the decoder tree of Fig. 4 decoded with the original Fast-SSC algorithm. Thus, the information throughput of that polar code has been improved to 3.103 bits/CC.

To summarize, Table 3 lists the frozen bit patterns that can be decoded by leaf nodes. It can be seen that the smallest possible leaf node has length $N_v = 4$ while our proposed decoder tree shown in Fig. 6 has a minimum length $N_v = 8$. In other words, Fig. 6 is representative of the patterns listed in Table 3 but not comprehensive.

5 Implementation

5.1 Quantization

Let $Q_l$ be the total number of bits used to represent LLRs internally, $Q_c$ be the total number of bits to represent channel LLRs, and $Q_f$ be the number of bits among $Q_l$ or $Q_c$ used to represent the fractional part of any LLR. It was found through simulations that using $Q_l, Q_c, Q_f = 6.5.1$

| Name       | Color       | Description                                      |
|------------|-------------|--------------------------------------------------|
| Rep1       | Green and black | Repetition code on the left, rate-1 code on the right, maximum length $N_v$ of 8 |
| 0RepSPC    | White and lilac | Rate-0 code on the left, RepSPC code on the right, $N_v = 16$ |
| 001        | 3/4 white and 1/4 black | Rate-0 code on the left, 01 code on the right, $N_v = 8$ |

Figure 4 Decoder tree for the altered (1024, 512) polar code.
quantization led to an error-correction performance very close to that of the floating-point number representation for the codes of interest as can be seen in Fig. 7.

5.2 Rep1 Node

The Rep1 node decodes Rep1 codes—the concatenation of a repetition code and a rate-1 code—of length $N_v = 8$. Its bit-estimate vector $\beta^7_0$ is calculated using operations described in the previous sections. However, instead of performing the required operations sequentially, the dedicated hardware preemptively calculates intermediate soft values.

Figure 8 shows the architecture of the Rep1 node. It can be seen that there are two $G$ blocks. One preemptively calculates soft values assuming that the Rep block will output $\beta = 0$ and the other for $\beta = 1$. The Rep block provides a single bit estimate corresponding to the information bit the repetition code of length $N_v = 4$ it is decoding. The outputs of the $G$ blocks go through a Sign block to generate hard decisions. The correct hard decision vector is then selected using the output of the Rep block. Finally, the bit estimate vector $\beta^7_0$ is built. The highest part, $\beta^4_3$, is always comprised of the multiplexer output. The lowest part, $\beta^3_0$, is either a copy of same output or its binary negation. The negated version is selected when the output of the Rep block is 1.

Table 3  Frozen bit patterns decoded by leaf nodes.

| Name    | Pattern                          |
|---------|----------------------------------|
| Rep     | 0001                             |
|         | 0000 0000                        |
|         | 0000 0000 0000 0001              |
|         | 0000 0000 0000 0000 0000 0000 0001|
| Rep1    | 0001 1111                        |
| 0SPC    | 0000 0111                        |
| RepSPC  | 0001 0111                        |
| 0RepSPC | 0000 0000 0001 0111              |
| 01      | 0011                             |
| 001     | 0000 0011                        |

Calculations are carried out in one clock cycle. The output of the $F$, $G$ and Rep blocks are not stored in memory. Only the final result, the bit-estimate vector $\beta^7_0$, is stored in memory.

5.3 High-Level Architecture

The high-level architecture of the decoder is presented in Fig. 9. Instructions representing the polar decoding operations to be performed are loaded before decoding starts. When the decoder is started, the controller signals the channel loader to start storing channel LLRs, 32 LLRs (160 bits) per clock cycle, into the channel RAM. The controller then starts to execute functions on the processing unit. The processing unit reads LLRs from the Channel or $\alpha$-RAM and writes LLRs to the $\alpha$-RAM. It reads or writes hard decisions to the $\beta$-RAM. The last Combine operation writes the estimated codeword into the Codeword RAM, a memory accessible from outside the decoder.

The decoder is complete with all input and output buffers to accommodate loading a new frame and reading an estimated codeword while a frame is being decoded. The required memory could be made smaller if the nominal throughput required is lower. The loading or outputting of a full frame takes fewer clock cycles than the actual decoding,
we have a pipelined operation; under normal operation, the decoder should not be slowed down by the I/O operations.

5.4 Processing Unit or Processor

The core of the decoder is the processing unit illustrated in Fig. 10 and based on the Fast-SSC implementation of [12]. Thus, the processing unit features all the modules required to implement the nodes and operations described in Sections 2.4 and 4. Notably, the 01 and RepSPC blocks connected to the $G$ block implement the 001 and 0RepSPC nodes, respectively, where the all-zero vector input is selected at the multiplexer $m_0$. The critical path of the decoder corresponds to the 0RepSPC node i.e. goes through $G$, RepSPC, the multiplexer $m_3$, Combine and the multiplexer $m_2$. It is slightly longer than that of [12].

![Diagram](image)

**Figure 9** High-level architecture of the decoder.

![Diagram](image)

**Figure 10** Architecture of the processing unit.

### 6 Results

#### 6.1 Verification Methodology

A software model was used to generate random codewords for transmission using binary phase shift keying (BPSK) over an additive white Gaussian noise (AWGN) channel. The functionality of the designs was verified both at the RTL level and at the post-place and route level through simulations. Finally, the same frames were also decoded on an FPGA using an FPGA-in-the-loop setup. For all $E_b/N_0$ values, a minimum of 100 frames in errors were simulated.

#### 6.2 Comparison with State-of-the-art Decoders

In this section, post-fitting results are presented for the Altera Stratix IV EP4SGX530KH40C2 FPGA. All results are worst-case using the slow 900 mV 85 $^\circ$C timing model. Table 4 shows the results for two rate-flexible implementations for polar codes of length 1024 and 2048, respectively. The decoder of [10] is also included for comparison.

Looking at the results for our proposed decoders, it can be observed that the number of look-up tables (LUTs) and registers required are very similar for both code lengths. However, the RAM usage differs significantly where decoding a longer code requires more memory as expected. Timing reports show that the critical path corresponds to the 0RepSPC node.

Table 4 also compares the proposed decoders against the decoder of [10] as well as the original Fast-SSC implementation [12]. The latter was resynthesized so that the decoder only has to accommodate polar codes of length $N = 1024$ or $N = 2048$ and is marked with an asterisk (*) in Table 4.

Our work requires at most a 1.4 % increase in used LUTs compared to [12]. The difference in registers can be mostly attributed to register duplication, a measure taken by the fitter to shorten the critical path to meet the requested clock frequency. The SRAM usage was also increased by 2.3 %.

Table 5 shows the latency and information throughput of the decoders of Table 4 when decoding low-rate moderate-length polar codes. It also shows the effect of

| Implementation | N   | LUTs | Regs. | RAM (kbits) | f (MHz) |
|----------------|-----|------|-------|-------------|--------|
| [10]           | 1024| 1,940| 748   | 7.1         | 239    |
| [12]*          | 1024| 23,020|1,024  | 42.8        | 103    |
|                | 2048| 23,319| 5,923 | 60.9        | 103    |
| this work      | 1024| 23,353| 5,814 | 43.8        | 103    |
|                | 2048| 23,331| 5,923 | 61.2        | 103    |

![Table 4](image)
using a polar codes with altered constructions—as described in Section 3—with all Fast-SSC-based decoders. For both [12, a]nd our work, the results listed as ‘altered codes’ have the same resource usage and clock frequency as listed in Table 4 since these decoders can decode any polar code of length \(N = 1024\) or \(N = 2048\) by changing the code description in memory.

Applying the proposed altered construction alone, Table 5 shows that decoding these altered codes with the original decoders of [12] results in a 14% to 21% latency reduction and a 16% to 27% throughput improvement. From the same table, it can be seen that decoding the unaltered codes with the updated hardware decoder integrating the proposed new constituent decoders, the latency is reduced by 4% to 10% and the throughput is improved by 4% to 10%.

Combining the contribution of both the altered construction method and the new dedicated constituent decoders, the proposed work achieves the best latency among all compared decoders. For the polar codes of length \(N = 1024\), the throughput is 5.7 to 6.1 times greater than that of the two-phase decoder of [10]. Finally, the latency is reduced by 22% to 28% and the throughput is increased by 26% to 34% over the Fast-SSC decoders of [12].

Table 6 presents a comparison of this work against the state-of-the-art ASIC implementations. Our ASIC results are for the 65 nm CMOS GP technology from TSMC and are obtained with Cadence RTL Compiler. Only registers were used for memory due to the lack of access to an SRAM compiler. Normalized results for the decoders from the literature are also provided. For consistency, only results for a \((1024, 512)\) polar code are compared to match what was done in the other works. It should be noted that [11] provides measurement results.

From Table 6, it can be seen that both implementations of our proposed decoder—at different supply voltages—are 46% and 42% the size of the BP decoder [11] and the combinational decoder [5], respectively, when all areas are normalized to 65 nm technology. Our work has two orders of magnitude lower latency than the BP decoder of [11], and two to five times lower latency than [15]. The latency of the proposed design is 1.05 times and 0.7 times that of [5], when operating at 400 and 600 MHz, respectively. The BP decoder [11] employs early termination and its throughput at \(E_b/N_0 = 4 \text{ dB}\) is the fastest followed by our proposed design. Since the area reported in [11] excludes the memory necessary to buffer additional received vectors to sustain the variable decoding latency due to early termination, we also report the sustained throughput for that decoder. The sustained throughput is 1.0 Gbps as a maximum of 15 iterations is required for the BP decoder to match the error-correction performance of the SC-based decoders. Comparing the information throughput of all decoders—using the best-case values for BP— it can be seen that the area efficiency of our decoder is the greatest. Lastly, the power consumption estimations indicate that our decoders are more energy efficient than the BP decoder of [11]. Our proposed decoders are also more energy efficient than

### Table 5 Latency and information throughput comparison for low-rate moderate-length polar codes.

| Implementation | Code \((N, k)\) | Latency \((\text{CCs})\) | Info. T/P (Mbps) |
|----------------|----------------|-----------------|-----------------|
|                |                | \((\text{μs})\) | \((\text{MHz})\) |
| [10]           | \((1024, 342)\) | 2185            | 9.14            | 37              |
|                | \((1024, 512)\) | 2185            | 9.14            | 56              |
| [12]*          | \((1024, 342)\) | 201             | 1.95            | 175             |
|                | \((1024, 512)\) | 220             | 2.14            | 240             |
|                | \((2048, 683)\) | 366             | 3.55            | 192             |
|                | \((2048, 1024)\)| 389             | 3.78            | 271             |
| **altered codes** | **\((1024, 342)\)** | **173** | **1.68** | **204** |
|                | \((1024, 512)\) | 186             | 1.81            | 284             |
|                | \((2048, 683)\) | 289             | 2.81            | 243             |
|                | \((2048, 1024)\)| 336             | 3.26            | 314             |
| **this work**  | **\((1024, 342)\)** | **193** | **1.87** | **183** |
|                | \((1024, 512)\) | 204             | 1.98            | 259             |
|                | \((2048, 683)\) | 334             | 3.24            | 211             |
|                | \((2048, 1024)\)| 367             | 3.56            | 287             |
| **altered codes** | **\((1024, 342)\)** | **157** | **1.52** | **224** |
|                | \((1024, 512)\) | 165             | 1.60            | 320             |
|                | \((2048, 683)\) | 274             | 2.66            | 257             |
|                | \((2048, 1024)\)| 308             | 2.99            | 342             |

### Table 6 Comparison of state-of-the-art ASIC decoders decoding a \((1024, 512)\) polar code.

| Algorithm      | Fast-SSC | BP | SC | 2-bit SC |
|----------------|----------|----|----|----------|
| Technology     | 65 nm    | 65 nm | 90 nm | 45 nm   |
| Supply (V)     | 0.8      | 1.0 | 1.0 | N/A      |
| Oper. temp (°C)| 25       | 25  | 25 | N/A      |
| Area (mm²)     | 0.69     | 0.69 | 1.48 | 3.21 N/A|
| Area @65nm (mm²)| 0.69 | 0.69 | 1.48 | 1.68 N/A|
| Frequency (MHz)| 400      | 600 | 300 | 2.5 750 |
| Latency (μs)   | 0.41     | 0.27 | 50 | 0.39 1.02 |
| Info. T/P (Gbps)| 1.24 | 1.86 | 2.4 @ 4dB | 1.28 N/A|
| Sust. Info. T/P (Gbps)| 1.24 | 1.86 | 1.0 | 1.28 0.5 |
| Area Eff. (Gbps/mm²)| 1.8  | 2.7 | 1.6 @ 4dB | 0.4 N/A|
| Power (mW)     | 96       | 215 | 478 | 191 N/A |
| Energy (pJ/bit)| 77       | 115 | 203 @ 4dB | 149 N/A|

*Measurement results
that of [5]. However, due to the difference in implementation technology, the results of this latter comparison could change if [5] were to be implemented in 65 nm.

7 Conclusion

In this work, we showed how the original Fast-SSC algorithm implementation could be improved by adding dedicated decoders for three new types of constituent codes frequently appearing in low-rate codes. We also used polar code construction alterations to significantly reduce the latency and increase the throughput of a Fast-SSC decoder at the cost of a small error-correction performance loss.

Rate-flexible polar decoders for polar codes of lengths 1024 and 2048 were implemented on an FPGA. Four low-rate polar codes with competitive error-correction performance were proposed. Their resulting latency and throughput represent a 22% to 28% reduction and a 26% to 34% improvement over the previous work, respectively. The information throughput was shown to be 224, 320, 257, and 342 Mbps at approximately 100 MHz on the Altera Stratix IV FPGAs for the (1024, 342), (1024, 512), (2048, 683) and (2048, 1024) polar codes, respectively. On 65 nm ASIC CMOS technology, the proposed decoder for a (1024, 512) polar code was shown to compare favorably against the state-of-the-art ASIC decoders. With a clock frequency of 400 MHz and a supply voltage of 0.8 V, it has a latency of 0.41 μs and an area efficiency of 1.8 Gbps/mm² for an energy efficiency of 77 pJ/info. bit. At 600 MHz with a supply of 1 V, the latency is reduced to 0.27 μs and the area efficiency increased to 2.7 Gbps/mm² at 115 pJ/info. bit.

Acknowledgments This work was supported by the Natural Sciences and Engineering Research Council of Canada (NSERC). Claude Thibeault is a member of ReSMiQ. Warren J. Gross is a member of ReSMiQ and SYTACom.

References

1. Alamdar-Yazdi, A., & Kschischang, F.R. (2011). A simplified successive-cancellation decoder for polar codes. IEEE Communications Letters, 15(12), 1378–1380. doi:10.1109/LCOMM.2011.101811.111480.
2. Arikan, E. (2009). Channel polarization: a method for constructing capacity-achieving codes for symmetric binary-input memoryless channels. IEEE Transactions on Information Theory, 55(7), 3051–3073. doi:10.1109/TIT.2009.2021379.
3. Arikan, E. (2011). Systematic polar coding. IEEE Communications Letters, 15(8), 860–862. doi:10.1109/LCOMM.2011.061611.110862.
4. Balatsoukas-Stimming, A., Karakonstantis, G., & Burg, A. (2014). Enabling complexity-performance trade-offs for successive cancellation decoding of polar codes. In IEEE international symposium on information theory (ISIT) (pp. 2977–2981). doi:10.1109/ISIT.2014.6875380.
5. Dizdar, O., & Arikan, E. (2015). A high-throughput energy-efficient implementation of successive-cancellation decoder for polar codes using combinational logic. arXiv:1412.3829.
6. Giard, P., Sarkis, G., Thibeault, C., & Gross, W. (2015). A 638 Mbps low-complexity rate 1/2 polar decoder on FPGAs. In IEEE workshop on signal process. Syst. (SiPS) (pp. 1–6). doi:10.1109/SiPS.2015.7345007.
7. Huang, Z., Diao, C., & Chen, M. (2012). Latency reduced method for modified successive cancellation decoding of polar codes. Electronics Letters, 48(23), 1505–1506. doi:10.1049/el.2012.2795.
8. Leroux, C., Tal, I., Vardy, A., & Gross, W. (2011). Hardware architectures for successive cancellation decoding of polar codes. In IEEE international conference on acoustic, speech, and signal process. (ICASSP) (pp. 1665–1668), DOI doi:10.1109/ICASSP.2011.5946819. (to appear in print).
9. Mori, R., & Tanaka, T. (2009). Performance and construction of polar codes on symmetric binary-input memoryless channels. In IEEE international symposium on information theory (ISIT) (pp. 1496–1500), doi:10.1109/ISIT.2009.5205857.
10. Pamuk, A., & Arikan, E. (2013). A two phase successive cancellation decoder architecture for polar codes. In IEEE international symposium on information theory (ISIT) (pp. 1–5). doi:10.1109/ISIT.2013.6620368.
11. Park, Y.S., Tao, Y., Sun, S., & Zhang, Z. (2014). A 4.68Gb/s belief propagation polar decoder with bit-splitting register file. In Symposium on VLSI circuits dig. of tech. papers (pp. 1–2). doi:10.1109/VLSIC.2014.6865413.
12. Sarkis, G., Giard, P., Vardy, A., Thibeault, C., & Gross, W.J. (2014). Fast polar decoders: Algorithm and implementation. IEEE Journal on Selected Areas in Communications, 32(5), 946–957. doi:10.1109/JASC.2014.140514.
13. Tal, I., & Vardy, A. (2013). How to construct polar codes. IEEE Transactions on Information Theory, 59(10), 6562–6582. doi:10.1109/TIT.2013.2272694.
14. Trifonov, P. (2012). Efficient design and decoding of polar codes. IEEE Transactions on Communications, 60(11), 3221–3227. doi:10.1109/TCOMM.2012.081512.110872.
15. Yuan, B., & Parhi, K. (2014). Low-latency successive-cancellation polar decoder architectures using 2-bit decoding. IEEE Transactions on Circuits and Systems I, 61(4), 1241–1254. doi:10.1109/TCSI.2013.2283779.
16. Zhang, L., Zhang, Z., Wang, X., Zhong, C., & Ping, L. (2015). Simplified successive-cancellation decoding using information set reselection for polar codes with arbitrary blocklength. IET Communications, 9(11), 1380–1387. doi:10.1049/iet-com.2014.0988.

Pascal Giard received the B.Eng. and M.Eng. degrees in electrical engineering from École de technologie supérieure (ÉTS), Montreal, QC, Canada, in 2006 and 2009, respectively. From 2009 to 2010, he worked as a research professional in the NSERC-Ultra Electronics Chair on ‘Wireless Emergency and Tactical Communication’ at ÉTS. He is currently working toward the Ph.D. degree at McGill University. His research interests are in the design and implementation of signal processing systems with a focus on modern error-correcting codes.
Alexios Balatsoukas-Stimming received the Diploma and M.Sc. degrees in electronics and computer engineering from the Technical University of Crete, Greece, in 2010 and 2012, respectively. His M.Sc. studies were supported by a scholarship from the Alexander S. Onassis foundation. Since 2012, he has been with the Telecommunications Circuits Laboratory at EPFL, Switzerland, where he is pursuing a Ph.D. degree in computer and communications sciences. He serves as reviewer for several IEEE journals and conferences, and has been recognized as an Exemplary Reviewer by the IEEE WIRELESS COMMUNICATIONS LETTERS in 2013 and 2014. His current research interests include VLSI circuits for signal processing and communications, as well as error correction coding theory and practice.

Gabi Sarkis received the B.Sc. degree in electrical engineering (summa cum laude) from Purdue University, West Lafayette, Indiana, United States, in 2006 and the M.Eng. and Ph.D. degrees from McGill University, Montreal, Quebec, Canada, in 2009 and 2016, respectively. His research interests are in the design of efficient algorithms and implementations for decoding error-correcting codes, in particular non-binary LDPC and polar codes.

Claude Thibeault received his Ph.D. from Ecole Polytechnique de Montreal, Canada. He is now with the Electrical Engineering department of Ecole de technologie superieure, where he serves as full professor. His research interests include design and verification methodologies targeting ASICs and FPGAs, defect and fault tolerance, radiation effects, as well as IC and PCB test and diagnosis. He holds 13 US patents and has published more than 140 journal and conference papers, which were cited more than 850 times. He co-authored the best paper award at DVCON’05, verification category. He has been a member of different conference program committees, including the VLSI Test Symposium, for which he was program chair in 2010–2012, and general chair in 2014 and 2015.

Warren J. Gross received the B.A.Sc. degree in electrical engineering from the University of Waterloo, Waterloo, Ontario, Canada, in 1996, and the M.A.Sc. and Ph.D. degrees from the University of Toronto, Toronto, Ontario, Canada, in 1999 and 2003, respectively. Currently, he is a Professor with the Department of Electrical and Computer Engineering, McGill University, Montreal, Quebec, Canada. His research interests are in the design and implementation of signal processing systems and custom computer architectures.

Dr. Gross served as Chair of the IEEE Signal Processing Society Technical Committee on Design and Implementation of Signal Processing Systems. He has served as Technical Program Co-Chair of the IEEE Workshop on Signal Processing Systems (SiPS 2012) and as Chair of the IEEE ICC 2012 Workshop on Emerging Data Storage Technologies. Dr. Gross served as Associate Editor for the IEEE Transactions on Signal Processing and currently is a Senior Area Editor. He has served on the Program Committees of the IEEE Workshop on Signal Processing Systems, the IEEE Symposium on Field-Programmable Custom Computing Machines, the International Conference on Field-Programmable Logic and Applications and as the General Chair of the 6th Annual Analog Decoding Workshop. Dr. Gross is a Senior Member of the IEEE and a licensed Professional Engineer in the Province of Ontario.