DCSynth: Guided Reactive Synthesis with Soft Requirements

Amol Wakankar\textsuperscript{1}, Paritosh K. Pandya\textsuperscript{2}, and Raj Mohan Matteplackel\textsuperscript{2}

\textsuperscript{1} Homi Bhabha National Institute, Mumbai, India.
Bhabha Atomic Research Centre, Mumbai, India.
\textsuperscript{2} Tata Institute of Fundamental Research, Mumbai 400005, India.

Abstract. In reactive controller synthesis, a number of implementations (controllers) are possible for a given specification because of incomplete nature of specification. To choose the most desirable one from the various options, we need to specify additional properties which can guide the synthesis. In this paper, We propose a technique for guided controller synthesis from regular requirements which are specified using an interval temporal logic QDDC. We find that QDDC is well suited for guided synthesis due to its superiority in dealing with both qualitative and quantitative specifications. Our framework allows specification consisting of both hard and soft requirements as QDDC formulas.

We have also developed a method and a tool DCSynth, which computes a controller that invariently satisfies the hard requirement and it optimally meets the soft requirement. The proposed technique is also useful in dealing with conflicting i.e., unrealizable requirements, by making some of the them as soft requirements. Case studies are carried out to demonstrate the effectiveness of the soft requirement guided synthesis in obtaining high quality controllers. The quality of the synthesized controllers is compared using metrics measuring both the guaranteed and the expected case behaviour of the controlled system. Tool DCSynth facilitates such comparison.

1 Introduction

Reactive synthesis aims at constructing a controller (say a Mealy Machine) algorithmically from a given temporal logic specification of its desired behaviour. Considerable amount of research has gone into the area of reactive synthesis and several tools are available for experimenting with reactive synthesis \cite{13}. However, existing tools do not have the capability to guide the synthesis towards the most desirable controller. In practice, user specification may be incomplete and it may contain certain requirements, which are not mandatory, but desirable. We term the desirable properties as soft requirements.

In this work, we propose a specification consisting of hard requirement which are mandatory and needs to be satisfied invariently, and the soft requirement which are desirable and should be satisfied at as many points in the execution as possible. We choose to specify the hard and soft requirements as regular properties in logic Quantified Discrete Duration Calculus (QDDC) \cite{20,21}. QDDC is the discrete time variant of Duration Calculus proposed by Zhou et.al. \cite{8,53}. 

arXiv:1903.03991v3 [cs.LO] 27 May 2019
Regular properties can conceptually be specified by a deterministic finite state automaton (DFA). At any point in the execution, a regular property holds provided the past behaviour up to the point is accepted by its DFA. The study of synthesis of controllers for such properties was pioneered by Ramadge and Wonham [18,25,26]. QDDC is an interval temporal logic, which has the expressive power of regular languages. Section 2 presents the syntax and semantics of this logic. Prior work [17, 20, 21] shows that any formula in QDDC can be effectively translated into a language equivalent DFA over finite words. Logic QDDC’s bounded counting features, interval based modalities and regular expression like primitives allow complex qualitative and quantitative properties (such as latency, resource constraints) to be specified succinctly and modularly (see the example below). With illustrations, papers [19, 21, 22] show how quantitative and qualitative regular properties can be succinctly specified in QDDC. Paper [19] also gives a comparison with other logics such as LTL and PSL. It should be noted that QDDC does not allow specification of general liveness properties, however, time bounded liveness can be specified. The following example motivates need for soft requirement guided synthesis.

Example 1 (Arbiter for Mutually Exclusive Shared Resource). The arbiter has an input \( r_i \) (denoting request for access) and an output \( a_i \) (denoting acknowledgement for access) for each client \( 1 \leq i \leq n \). The specification consists of the following two properties, given as QDDC formulas together with their intuitive explanation. Section 2 gives the formal syntax and semantics of QDDC.

- Mutual Exclusion Requirement \( R_1 \): \[ \square [ \bigwedge_{i \neq j} \neg (a_i \land a_j) ] \], states that at every point, the access to the shared resource should be mutually exclusive.

- \( k \)-cycle Response Requirement \( R_2 \): \[ \square [ \bigwedge_i (\square (r_i) \land \square (\text{slen} \geq (k - 1))) \Rightarrow (\text{scount} a_i > 0) ] \], states that in any observation interval spanning \( k \) cycles if request from \( i \)th client \( (r_i) \) is continuously high during the interval, then that client should get at least one access \( (a_i) \) within the observation interval. Modality \( \square D \) states that sub-formula \( D \) should hold for all observation intervals. Term \( \text{slen} \) gives the length of the observation interval and the term \( (\text{scount} P) \) counts the number of occurrences of proposition \( P \) within the observation interval. The property \( R_2 \) is asserted for each client \( 1 \leq i \leq n \).

When \( k < n \) no controller can satisfy both requirements (their conjunction is unrealizable); consider the case where all clients request all the time. We may want to opt for an implementation, which mandatorily satisfies \( R_1 \) and it tries to meet the \( R_2 \) “as much as possible”. This can be specified in our framework, by making requirement \( R_2 \) as a soft requirement. One possible controller in such a case will make \( a_i \) true in a round-robin manner for all the requesting clients. Let \( r \) denote the number of clients requesting simultaneously. The round-robin policy will mandatorily satisfy \( R_2 \) under the assumption that invariantly \( r \leq k \). But when \( r > k \) (overload condition), this controller will be able to meet the response time requirement \( R_2 \) for only \( k \) out of \( n \) clients. Using the soft requirement, we can also give priority to the clients which meet response time requirements under overload condition. Thus, soft requirements allow us to choose the preferred one from several candidate controllers. \( \square \)
This paper introduces a tool \textit{DCSynth} which allows synthesis of controllers from \textit{regular properties} (QDDC formulas). The specification in \textit{DCSynth} is a tuple \((I, O, D^h, D^s)\), where \(D^h\) and \(D^s\) are QDDC formulas over a set of input and output propositions \((I, O)\). Here, \(D^h\) and \(D^s\) are the \textbf{hard} and the \textbf{soft} requirement, respectively.\(^1\) We use the term \textit{supervisor} for a non-blocking Mealy machine which may non-deterministically produce one or more outputs for each input. A supervisor may be refined to a sub-supervisor by resolving (pruning) the non-deterministic choice of outputs (the sub-supervisor may use additional memory for making the choice.) We define a determinism ordering on supervisors in the paper. A \textit{controller} is a deterministic supervisor. Ramadge and Wonham \[^{25, 26}\] investigated the synthesis of the \textit{maximally permissive} supervisor for a regular specification. The maximally permissive supervisor is a unique supervisor, which encompasses all the behaviors invariantly satisfying the specified regular property (See Definition \[^6\]. The well known safety synthesis algorithm applied to the DFA for \(D^h\) gives us the maximally permissive supervisor \(MPS(D^h)\) \[^{10}\]. If no such supervisor exists, the specification is reported as unrealizable.

Any controller obtained by arbitrarily resolving the nondeterministic choices for outputs in \(MPS(D^h)\) is correct-by-construction. This results in several controllers with distinct behaviours (as shown by previous example). Thus, only correct-by-construction synthesis is not sufficient \[^{3}\]. Some form of guidance must be provided to the synthesis method to choose among the possible controllers. We use the soft requirements to provide such guidance. Our synthesis method tries to choose a controller, which satisfies the soft requirements \((D^s)\) “as much as possible”. Soft requirement can also specify the desirable requirements, which cannot be met invariantly. For example, in a Mine-pump controller, as soft requirement “keep the pump off unless mandated by the hard requirement” specifies an energy efficient controller. Specification of scheduling, performance and quality constraints are often such desirable properties. Moreover, a specification may consist of a conjunction of conflicting requirements. In this case, all the requirements cannot be invariantly met simultaneously. User may resolve the conflict(s) by making some of these requirements as soft. Therefore, soft requirements give us a capability to synthesize meaningful and practical controllers.

In \textit{DCSynth}, we formalize the notion of a controller meeting the soft requirement \(D^s\) “as much as possible”, by synthesizing a sub-supervisor of \(MPS(D^h)\) (guaranteeing invariance of \(D^h\)), which maximizes the expected value of count of \(D^s\) in next \(H\) moves when averaged over all the inputs. The classical value iteration algorithm due to Bellman \[^2\] allows us to compute this \(H\)-optimal sub-supervisor. This can be further refined to a controller as desired. \textit{Thus, our synthesis method gives a controller which, (a) invariantly satisfies} \(D^h\) \textit{and (b) it is} \(H\)-\textit{optimal for} \(D^s\) \textit{amongst all controllers meeting condition (a)}.

The above synthesis method is implemented in tool \textit{DCSynth}. An efficient representation of DFA using BDDs, originally introduced by the tool MONA \[^{15}\].

\[^{1}\] The tool supports more general lexicographically ordered list of soft requirements. However, we omit the general case for brevity.
is used for representing both automata and supervisors. We adapt the safety synthesis algorithm and the value iteration algorithm so that they work symbolically over this MONA DFA representation.

We illustrate our specification method and synthesis tool with the help of two case studies. We define metrics to compare the controllers for their guaranteed and expected behaviour. The tool DCSynth facilitates measurement of both these metrics. The main contributions of this paper are as follows:

- We develop a technique for the synthesis of controllers from QDDC requirements. This extends the past work on model checking interval temporal logic QDDC \[7\,17\,20\,21\,29\] with synthesis abilities.
- We propose a method for guided synthesis of controllers based on soft requirements which are met in a $H$-optimal fashion. Conceptually, this enhances the Ramadge-Wonham framework for optimal controller synthesis.
- We present a tool DCSynth for guided synthesis, which
  - represents and manipulates automata/supervisors using BDD-based semi-symbolic DFA. It uses eager minimization for efficient synthesis, and
  - provides facility to compare both the guaranteed and expected case behaviours of the candidate controllers.
- We analyse the impact of soft requirements on the quality of the synthesized controllers experimentally using case studies.

The rest of the paper is arranged as follows. Section 2 describes the syntax and semantics of QDDC. Important definitions are presented in Section 3. Syntax of DCSynth specification and the controller synthesis method are presented in Section 4. Section 5 discusses case studies and experimental results. The paper is concluded with a discussion and related work in Sections 6 and 7.

2 Quantified Discrete Duration Calculus (QDDC) Logic

Let $PV$ be a finite non-empty set of propositional variables. Let $\sigma$ a non-empty finite word over the alphabet $2^{PV}$. It has the form $\sigma = P_0 \cdots P_n$ where $P_i \subseteq PV$ for each $i \in \{0, \ldots, n\}$. Let $\text{len}(\sigma) = n + 1$, $\text{dom}(\sigma) = \{0, \ldots, n\}$, $\sigma[i,j] = P_i \cdots P_j$ and $\sigma[i] = P_i$.

The syntax of a propositional formula over variables $PV$ is given by:

$$\varphi := \text{false} \mid \text{true} \mid p \in PV \mid !\varphi \mid \varphi \& \& \varphi \mid \varphi || \varphi$$

with $\&\&$, $||$, $!$ denoting conjunction, disjunction and negation, respectively. Operators such as $\Rightarrow$ and $\Leftrightarrow$ are defined as usual. Let $\Omega(PV)$ be the set of all propositional formulas over variables $PV$. Let $i \in \text{dom}(\sigma)$. Then the satisfaction of propositional formula $\varphi$ at point $i$, denoted $\sigma, i \models \varphi$ is defined as usual and omitted here for brevity.

The syntax of a QDDC formula over variables $PV$ is given by:

$$D := \langle \varphi \rangle \mid [\varphi] \mid [[\varphi]] \mid D \&\& D \mid !D \mid D \parallel D \mid D \&\& D \mid \text{exp} p. D \mid \text{all} p. D \mid \text{slen} \varphi \triangleright c \mid \text{scount} \varphi \triangleright c \mid \text{sdur} \varphi \triangleright c$$

$^2$ DCSynth can be downloaded at \[31\] along with the specification files for experiments.
where $\varphi \in \Omega(PV)$, $p \in PV$, $c \in \mathbb{N}$ and $\infty \in \{<,\leq,=,\geq,>\}$.

An interval over a word $\sigma$ is of the form $[b,e]$ where $b,e \in \text{dom}(\sigma)$ and $b \leq e$. Let $\text{Intv}(\sigma)$ be the set of all intervals over $\sigma$. Let $\sigma$ be a word over $2^{PV}$ and let $[b,e] \in \text{Intv}(\sigma)$ be an interval. Then the satisfaction relation of a QDDC formula $D$ over $\Sigma$ and interval $[b,e]$ written as $\sigma,[b,e] \models D$, is defined inductively as follows:

$$
\begin{align*}
\sigma,[b,e] \models \langle \varphi \rangle & \iff b = e \text{ and } \sigma,b \models \varphi, \\
\sigma,[b,e] \models [\varphi] & \iff b < e \text{ and } \forall b \leq i < e : \sigma,i \models \varphi, \\
\sigma,[b,e] \models [\{\varphi\}] & \iff \forall b \leq i \leq e : \sigma,i \models \varphi, \\
\sigma,[b,e] \models D_1 \otimes D_2 & \iff \exists b \leq i \leq e : \sigma,[b,i] \models D_1 \text{ and } \sigma,[i,e] \models D_2,
\end{align*}
$$

with Boolean combinations $\langle D \rangle, D_1 \parallel D_2$ and $D_1 \& D_2$ defined in the expected way. We call word $\sigma'$ a p-variant, $p \in PV$, of a word $\sigma$ if $\forall i \in \text{dom}(\sigma), \forall q \neq \sigma : q \in \sigma'[i] \Leftrightarrow q \in \sigma[i]$. Then $\sigma,[b,e] \models ex\ p. \ D \Leftrightarrow \sigma',[b,e] \models D$ for some p-variant $\sigma'$ of $\sigma$ and (all $p$. $D \Leftrightarrow \langle \text{lex} \ p. \ !D \rangle$.

Entities $\text{slen}$, $\text{scount}$ and $\text{sdur}$ are called terms. The term $\text{slen}$ gives the length of the interval in which it is measured, $\text{scount} \varphi$ where $\varphi \in \Omega(PV)$, counts the number of positions including the last point in the interval under consideration where $\varphi$ holds, and $\text{sdur} \varphi$ gives the number of positions excluding the last point in the interval where $\varphi$ holds. Formally, for $\varphi \in \Omega(PV)$ we have $\text{slen}(\sigma,[b,e]) = e - b$, $\text{scount}(\sigma,\varphi,[b,e]) = \sum_{i=b}^{e} \left\{ 1, \text{ if } \sigma,i \models \varphi, \right\}$ and $\text{sdur}(\sigma,\varphi,[b,e]) = \sum_{i=b}^{e-1} \begin{cases} 1, \text{ if } \sigma,i \models \varphi, \\ 0, \text{ otherwise.} \end{cases}$

We also define the following derived constructs: $\text{pt} = \langle \text{true} \rangle$, $\text{ext} = \langle !\text{pt} \rangle$, $\langle D \rangle = \text{true} \otimes D \otimes \text{true}$, $\langle D \rangle = (!(!\langle D \rangle) \otimes \text{true})$. Thus, $\sigma,[b,e] \models \langle D \rangle$ iff $\sigma,[b',e'] \models D$ for all sub-intervals $b \leq b' \leq e$ and $\sigma,[b,e] \models \text{pref}(D)$ iff $\sigma,[b,e'] \models D$ for all prefix intervals $b \leq e' \leq e$.

**Definition 1 (Language of a formula).** Let $\sigma,i \models D$ iff $\sigma,[0,i] \models D$, and $\sigma \models D$ iff $\sigma,\text{len}(\sigma) - 1 \models D$. We define $L(D) = \{ \sigma \mid \sigma \models D \}$, the set of behaviours accepted by $D$. Formula $D$ is called valid, denoted $\models_{\text{is}} D$, iff $L(D) = \langle 2^{PV} \rangle ^+$. □

Thus, a formula $D$ holds at a point $i$ in a behaviour provided the past of the point $i$ satisfies $D$.

**Theorem 1.** [21] For every formula $D$ over variables $PV$ we can construct a Deterministic Finite Automaton (DFA) $A(D)$ over alphabet $2^{PV}$ such that $L(A(D)) = L(D)$. We call $A(D)$ a formula automaton for $D$ or the monitor automaton for $D$. □

A tool DCVALID implements this formula automaton construction in an efficient manner by internally using the tool MONA [15]. It gives minimal, deterministic automaton (DFA) for the formula $D$. We omit the details here. The reader may refer to several papers on QDDC for detailed description and examples of QDDC specifications as well as its model checking tool DCVALID [7][19][21][29].
3 Supervisor and Controller

In this section we present QDDC formulas and automata where variables $PV = I \cup O$ are partitioned into disjoint sets of input variables $I$ and output variables $O$. It is known that supervisors and controllers can be expressed as Mealy machines with special properties. Here we show how Mealy machines can be represented as special form of Deterministic finite automata (DFA). This representation allows us to use the MONA DFA library \cite{15} to compute supervisors and controllers efficiently using our tool DCSynth.

Definition 2 (Output-nondeterministic Mealy Machine). A total and Deterministic Finite Automaton (DFA) over input-output alphabet $\Sigma = 2^I \times 2^O$ is a tuple $A = (Q, \Sigma, s, \delta, F)$ having conventional meaning, where $\delta : Q \times 2^I \times 2^O \rightarrow Q$. An output-nondeterministic Mealy machine is a DFA with a unique reject (or non-final) state $r$ which is a sink state i.e., $F = Q - \{r\}$ and $\delta(r, i, o) = r$ for all $i \in 2^I$, $o \in 2^O$.

The intuition behind this definition is that the transitions from $q \in F$ to $r$ are forbidden (and kept only for making the DFA total). The language of any such Mealy machine is prefix-closed. Recall that for a Mealy machine, $F = Q - \{r\}$.

A Mealy machine is deterministic if $\forall s \in F$, $\forall i \in 2^I$, $\exists$ at most one $o \in 2^O$ such that $\delta(s, i, o) \neq r$.

Definition 3 (Non-blocking Mealy Machine). An output-nondeterministic Mealy machine is called non-blocking if $\forall s \in F$, $\forall i \in 2^I$, $\exists$ at most one $o \in 2^O$ such that $\delta(s, i, o) \in F$. It follows that for all input sequences a non-blocking Mealy machine can produce one or more output sequence without ever getting into the reject state.

For a Mealy machine $M$ over variables $(I, O)$, its language $L(M) \subseteq (2^I \times 2^O)^*$. A word $\sigma \in L(M)$ can also be represented as pair $(ii, oo) \in (2^I)^* \times (2^O)^*$ such that $\sigma[k] = ii[k] \cup oo[k], \forall k \in \text{dom}(\sigma)$. Here $\sigma, ii, oo$ must have the same length. Note that in the rest of this paper, we do not distinguish between $\sigma$ and $(ii, oo)$. Also, for any input sequence $ii \in (2^I)^*$, we define $M[ii] = \{oo \mid (ii, oo) \in L(M)\}$.

Definition 4 (Controllers and Supervisors). An output-nondeterministic Mealy machine which is non-blocking is called a supervisor. An deterministic supervisor is called a controller.

The non-deterministic choice of outputs in a supervisor denotes unresolved decision. The determinism ordering defined below allows supervisors to be refined into controllers.

Definition 5 (Determinism Order and Sub-supervisor). Given two supervisors $S_1$ and $S_2$, we say $S_1 \leq_{det} S_2$ ($S_2$ is more deterministic than $S_1$), iff $L(S_2) \subseteq L(S_1)$. We call $S_2$ to be a sub-supervisor of $S_1$. 

\[ \Box \]
Note that being supervisors, they are both non-blocking and hence $\emptyset \subset S_2[i] \subseteq S_1[i]$ for any $i \in (2^n)^*$. The supervisor $S_2$ may make use of additional memory for resolving and pruning the non-determinism in $S_1$.

For technical convenience, we define a notion of indicator variable for a QDDC formula (regular property). The idea behind this is that the indicator variable $w$ witnesses the truth of a formula $D$ at any point in execution. Thus,

$$\text{Ind}(D, w) = \text{pref}(\text{EP}(w) \leftrightarrow D)$$

Here, $\text{EP}(w) = (\text{true}^w)$, i.e. $EP(w)$ holds at a point $i$, if variable $w$ is true at that point $i$. Hence, $w$ will be true exactly on those points where $D$ is true.

The formula automaton $A(\text{Ind}(D, w))$ gives us a controller with input-output alphabet $(I \cup O, w)$ such that it outputs $w = 1$ on a transition if the past satisfies $D$. Since our formula automata are minimal DFA, $A(\text{Ind}(D, w))$ characterizes the least memory needed to track the truth of formula $D$.

## 4 DCSynth Specification and Controller Synthesis

This section defines the DCSynth specification and presents the algorithm used in our tool DCSynth for soft requirement guided controller synthesis from a DCSynth specification. The process of synthesizing a controller as discussed in Section 4.4 uses three main algorithms given in Sections 4.1-4.3.

### 4.1 Invariance Properties and Maximally Permissive Supervisor

A QDDC formula $D$ specifies a regular property which may hold intermittently during a behaviour (see Definition 1). An important class of properties, denoted by $\text{inv } D$, states that $D$ must hold invariantly during the system behaviour.

**Definition 6.** Let $S$ realizes $\text{inv } D$ denote that a supervisor $S$ realizes invariance of QDDC formula $D$ over variables $(I, O)$. Define $S$ realizes $\text{inv } D$ provided $L(S) \subseteq L(D)$. Recall that, by the definition of supervisors, $S$ must be non-blocking. A supervisor $S$ for a formula $D$ is called maximally permissive iff $S \leq_{\text{det}} S'$ holds for any supervisor $S'$ such that $S'$ realizes $\text{inv } D$. This $S$ (when it exists) is unique up to language equivalence of automata, and the minimum state maximally permissive supervisor is denoted as $\text{MPS}(D)$. □

Now, we discuss how $\text{MPS}(D)$ for a given QDDC formula $D$ is computed.

1. Language equivalent DFA $A(D) = (S, 2^{I \cup O}, \delta, F)$ is constructed for formula $D$ (Theorem 1). The standard safety synthesis algorithm [12] over $A(D)$ gives us the desired $\text{MPS}(D)$ as outlined in the following steps.

2. We first compute the largest set of winning states $G \subseteq F$ with the following property: $s \in G$ iff $\forall i \exists o : \delta(s, (i, o)) \in G$. Let $C_{\text{pre}}(A(D), X) = \{ s \mid \forall i \exists o : \delta(s, (i, o)) \in X \}$. Then we iteratively compute $G$ as follows:

   G=F;
   do
   G1=G;
   G=C_{\text{pre}}(A(D),G1);
   while (G != G1);
3. If initial state $s \notin G$, then the specification is unrealizable. Otherwise, $MPS(D)$ is obtained by declaring $G$ as the set of final states and retaining all the transitions in $\mathcal{A}(D)$ between states in $G$ and redirecting the remaining transitions of $\mathcal{A}(D)$ to a unique reject state $r$ which is made a sink state.

**Proposition 1.** For a given QDDC formula $D$ the above algorithm computes the maximally permissive supervisor $MPS(D)$.

The proposition follows straightforwardly by combining Theorem 1 with the correctness of standard safety synthesis algorithm [12]. We omit a detailed proof.

### 4.2 Maximally Permissive $H$-Optimal Supervisor (MPHOS)

Given a supervisor $S$ and a desired QDDC formula $D$ which should hold “as much as possible” (both are over input-output variables $(I, O)$), we give a method for constructing an “optimal” sub-supervisor of $S$, which maximizes the expected value of count of $D$ holding in next $H$ moves when averaged over all the inputs.

First consider $\mathcal{A}^{Arena} = S \times \mathcal{A}(Ind(D, w))$ which is a supervisor over input-output variables $(I, O \cup \{w\})$. It augments $S$ by producing an additional output $w$ which witnesses the truth of $D$. It has the property: $L(\mathcal{A}^{Arena}) \downarrow (I \cup O) = L(S)$. Also for $\sigma \in L(\mathcal{A}^{Arena})$ and $i \in dom(\sigma)$ we have $w \in \sigma[i]$ iff $\sigma[0 : i] \models D$. Thus, every transition of $\mathcal{A}^{Arena}$ is labelled with $w$ iff $D$ holds on taking the transition.

Let the weight of transitions labelled with $w$ be 1 and 0 otherwise. Thus, for $o \in 2^{O \cup \{w\}}$ let $wt(o) = 1$ if $w \in o$ and 0 otherwise. Technically, this makes $\mathcal{A}^{Arena}$ a weighted automaton.

In the supervisor $\mathcal{A}^{Arena} = (Q, \Sigma, s, \delta, Q - \{r\})$, where $r$ is the unique reject state, we define for $(q \in Q) \neq r$ and $i \in 2^I$, set $LegalOutputs(q, i) = \{o \mid \delta(q, i) \neq r\}$. We also define a deterministic selection rule as function $f$ s.t. $f(q, i) \in LegalOutputs(q, i)$ and a non-deterministic selection rule $F$ as function $F$ s.t. $F(q, i) \in \{O \subseteq LegalOutputs(q, i) \mid O \neq \emptyset\}$. Let $H$ be a natural number.

Then $H$-horizon policy $\pi$ is a sequence $F_1, F_2, \ldots, F_H$ of non-deterministic selection rules. A deterministic policy will use only deterministic selection rules. A policy is stationary (memory-less) if each $F_i$ is the same independently of $i$.

Given a state $s$, a policy $\pi$ and an input sequence $i_1 \in (2^I)^H$ (of length $H$), we define $L(\mathcal{A}^{Arena}, i_1, s)$ as all runs of $\mathcal{A}^{Arena}$ over the input $i_1$ starting from state $s$ and $L^*(\mathcal{A}^{Arena}, i_1, s)$ as all runs over input $i_1$ starting from $s$ and following the selection rule $F_i$ at step $i$. Each run has the form $(i_1, oo)$. Let $Value(i_1, oo) = \Sigma_{1 \leq i \leq \#i_1} wt(oo[i_1])$. Thus, $Value(i_1, oo)$ gives the count of $D$ holding during behaviour fragment $(i_1, oo)$. Then, we define $V_{MIN}^\pi(s, i_1) = \min\{Value(i_1, oo) \mid (i_1, oo) \in L^*(\mathcal{A}^{Arena}, i_1, s)\}$, which gives the minimum possible count of $D$ among all the runs of $S$ under policy $\pi$ on input $i_1$, starting with state $s$. We also define $V_{MAX}^\pi(s, i_1) = \max\{Value(i_1, oo) \mid (i_1, oo) \in L(\mathcal{A}^{Arena}, i_1, s)\}$, which gives the maximum achievable count. Note that $V_{MAX}$ is independent of any policy.

Given a horizon value (natural number) $H$, $\mathcal{A}^{Arena}$ and a non-deterministic $H$-horizon policy $\pi$, we define utility values $ValAvgMin^\pi(s)$ and $ValAvgMax(s)$ for each state $s$ of $\mathcal{A}^{Arena}$ as follows.
Thus, intuitively, ValAvgMax(s) gives the maximal achievable count of D from state s, when averaged over all inputs of length H. Similarly, ValAvgMinπ(s) gives the minimal such count for D under policy π, when averaged over all inputs of length H. Our aim is to construct a horizon-H policy π∗ = argmaxπ ValAvgMinπ(s).

Having computed this, the optimal selection rule F∗ giving stationary policy π∗ is given as follows: For each state s ∈ A^Arena and each input i ∈ 2^I,

\[ F^*(s, i) = \arg\max_{o \in 2^O} \{wt(o) + Val(s, H) | \delta_{A^Arena}(s, (i, o)) = s' \land s' \neq r} \]

Note that F∗(s, i) is non-deterministic as more than one output o may satisfy the argmax condition. The following well-known lemma states that stationary policy π∗ using the selection rule F∗ is H-optimal.

Lemma 1. For all states s of A^Arena, ValAvgMinπ∗(s) = ValAvgMax(s) always holds. Therefore, for all states s of A^Arena and for any H-horizon policy π, ValAvgMinπ_H(s) ≤ ValAvgMinπ∗(s) also holds. □

We omit the proof of these well known properties from optimal control of Markov Decision Processes (see [24]).

Supervisor A^Arena is pruned to retain only the transitions with the outputs in set F∗(s, i) (as these are all equally optimal). This gives us Maximal permissive H-Optimal sub-supervisor of A^Arena w.r.t. D. This supervisor is denoted by MPHOS(A^Arena, H) or equivalently MPHOS(S, D, H). The following proposition follows immediately from the construction of MPHOS(S, D, H) and Lemma 1.

Proposition 2. 1. S ≤det MPHOS(S, D, H), for all H.
2. MPHOS(S, D, H) is maximally permissive H-optimal sub-supervisor of S.
3. If MPHOS(S, D, H) ≤det S′ then S′ is H-Optimal. □

4.3 From Supervisor to Controller

A controller Cnt can be obtained from a supervisor S by resolving output non-determinism in S. We give a rather straightforward mechanism for this. We
allow the user to specify an ordering $Ord$ on the set of output variables $2^O$. A given supervisor $S$ is determined by retaining only the highest ordered output among those permitted by $S$. This is denoted $Det_{Ord}(S)$. The output ordering is specified by giving a lexicographically ordered list of output variable literals. This facility is used to determinize MPHOS and MPS supervisors as required.

**Example 2.** For a supervisor $S$ over variables $(I, \{o_1, o_2\})$, an example output order can be given as lexicographically ordered list $(o_1 > o_2)$. Then, for any transition the determinization step will try to select the highest ordered output (which is allowed by $S$) from the list $\{(o_1 = true, o_2 = false), (o_1 = true, o_2 = true), (o_1 = false, o_2 = false), (o_1 = false, o_2 = true)\}$.

### 4.4 DCSynth Specification and Controller Synthesis

A **DCSynth specification** is a tuple $(I, O, D^h, D^s)$, where $I$ and $O$ are the set of input and output variables, respectively. Formula $D^h$ called the **hard requirement** and formula $D^s$ called the **soft requirement** are QDDC formulas over the set of propositions $PV = I \cup O$. Let $H$ be a natural number called Horizon. The objective in DCSynth is to synthesize a deterministic controller which (a) *invariantly* satisfies the hard requirement $D^h$, and (b) it is $H$ optimal w.r.t. $D^s$ amongst all the controllers satisfying (a).

Given a specification $(I, O, D^h, D^s)$, a horizon value $H$ (a natural number) and a total ordering $Ord$ on the set of outputs $2^O$, the controller synthesis in DCSynth can be given as Algorithm 1.

**Algorithm 1 ControllerSynthesis**

**Input:** $S = (I, O, D^h, D^s)$. Horizon $H$, Output ordering $Ord$

**Output:** Controller $Cnt$ for $S$.

1. $A^{mps} = MPS(D^h)$
2. $A^{mphos} = MPHOS(A^{mps}, D^s, H)$
3. $Cnt = Det_{ord}(A^{mphos})$
4. Encode the automaton $Cnt$ in an implementation language.

Step 1 uses the MPS construction given in Section 4.1. Step 2 uses the MPHOS construction given in Section 4.2 whereas Step 3 uses the determinization method of Section 4.3.

**Proposition 3.** The controller $Cnt$ output by Algorithm 1 invariably satisfies $D^h$, and it intermittently, but $H$-optimally, satisfies $D^s$.

**Proof.** By Proposition 1, $A^{mps}$ realizes $\text{inv } D^h$. Then, by Proposition 2, $A^{mphos}$ and $Cnt$ are sub-supervisors of $A^{mps}$ and hence they also realize $\text{inv } D^h$. Moreover, by Lemma 1 we get that $A^{mphos}$ is $H$-optimal w.r.t. $D^s$. Hence, by Proposition 2 we get that $Cnt$ which is a sub-supervisor of $A^{mphos}$ is also $H$-Optimal with respect to $D^s$.

At all stages of above synthesis, the automata/supervisors $A(D^h)$, $A(D^s)$, $A^{mps}$ and $A^{mphos}$ and $Cnt$ are all represented as semi-symbolic automata (SSDFA)
using the MONA [15] DFA data structure. In this representation, the transition function is represented as a multi-terminal BDD. MONA DFA library provides a rich set of automata operations including product, projection, determinization and minimization over the SSDFA. The algorithms discussed in Sections 4.1, 4.2 and 4.3 are implemented over SSDFA. Moreover, these algorithms are adapted to work without actually expanding the specification automata into game graph. At each stage of computation, the automata and supervisors are aggressively minimized, which leads to significant improvement in the scalability and computation time of the tool. Appendix D gives the details of SSDFA data structure and its use in symbolic computation of supervisors in efficient manner.

5 Case Studies and Experiments

For a DCSynth specification, \( D^h \) and \( D^s \) can be any QDDC formulas. While invariance of \( D^h \) is guaranteed by the synthesis algorithm, the quality of the controller is controlled by optimizing the outputs for which the soft requirement \( D^s \) holds. For example, \( D^s \) may specify outputs which save energy, giving an energy efficient controller. The soft requirement can also be used to improve the robustness \( \mathfrak{R} \) of the controller (see [30]). Below, we consider specifications structured as assumptions and commitments, and their optimized robustness using our soft requirement guided synthesis.

5.1 Types of Controller Specification

For many examples, the controller specification can be given as a pair \((A, C)\) of QDDC formulas over input-output variables \((I, O)\). Here, commitment \( C \) is a formula specifying the desired behaviour which must ideally hold invariantly. But this may be unrealizable, and a suitable assumption \( A \) on the behaviour of environment may have to be made for \( C \) to hold. In case the assumption \( A \) does not hold, it is still desirable that controller satisfies \( C \), intermittently but “as much as possible”. Given this assumption-commitment pair \((A, C)\), we specify four types of derived controller specifications \((I, O, D^h, D^s)\) as follows.

| Type | Hard Requirement \( D^h \) | Soft Requirement \( D^s \) |
|------|-------------------|---------------------|
| Type0 | \( C \) | true |
| Type1 | \( A \Rightarrow C \) | true |
| Type2 | true | \( C \) |
| Type3 | \( A \Rightarrow C \) | \( C \) |

Type0 controller gives the best guarantee but it may be unrealizable. Type1 controller provides a firm but conditional guarantee. Type2 controller tries to achieve \( C \) in \( H \)-optimal fashion irrespective of any assumption and Type3 Controller provides firm conditional guarantee and it also tries to satisfy \( C \) in \( H \)-optimal fashion even when the assumption does not hold.

5.2 Performance Metrics: Measuring quality of controllers

For the same assumption commitment pair \((A, C)\), we can synthesize diverse controllers using different specification types, horizon values and output orderings. In order to compare the performance of these different controllers, we define two metrics – i) Expected Case Performance measure to compare average case behaviour, and ii) Must Dominance to compare the guaranteed behaviour.
i) Expected Case Performance: Given a controller Cnt over input-output alphabet \((I, O)\) and a QDDC formula (regular property) \(C\) over variables \(I \cup O\), we can construct a Discrete Time Markov Chain (DTMC), denoted \(M_{\text{unif}}(\text{Cnt}, C)\), whose analysis allows us to measure the probability of \(C\) holding in long runs (steady state) of Cnt under random independent and identically distributed (iid) inputs. This value is designated as \(E_{\text{unif}}(\text{Cnt}, C)\). The construction of the desired DTMC is as follows. The product \(\text{Cnt} \times \mathcal{A}(C)\) gives a finite state automaton with the same behaviours as Cnt. Moreover, it is in accepting state exactly when \(C\) holds for the past behaviour. (Here \(\mathcal{A}(C)\) works as a total deterministic monitor automaton for \(C\) without restricting Cnt). By assigning uniform discrete probabilities to all the inputs from any state, we obtain the DTMC \(M_{\text{unif}}(\text{Cnt}, C)\) along with a designated set of accepting states, such that the DTMC is in accepting state precisely when \(C\) holds. Standard techniques from Markov chain analysis allow us to compute the probability (Expected value) of being in the set of accepting states on long runs (steady state) of the DTMC. This gives us the desired value \(E_{\text{unif}}(\text{Cnt}, C)\). A leading probabilistic model checking tool MRMC implements this computation \([14]\). In DCSynth, we provide a facility to compute \(M_{\text{unif}}(\text{Cnt}, C)\) in a format accepted by the tool MRMC. Hence, using DCSynth and MRMC, we are able to compute \(E_{\text{unif}}(\text{Cnt}, C)\).

ii) Guaranteed Performance as Must-Dominance: Consider two supervisors \(S_1, S_2\) and a regular property \(C\). Define that \(S_1\) guarantees \(C\) for an input sequence \(i_i\), provided for every output sequence \(oo \in S_i[ii]\) produced by \(S_i\) on \(ii\) we have that \((ii, oo)\) satisfies \(C\). We say that \(S_2\) must dominate \(S_1\) with respect to the property \(C\) provided for every input sequence \(i_i\), if \(S_1\) guarantees \(C\) then \(S_2\) also guarantees \(C\). Thus, \(S_2\) provides a superior must guarantee of \(C\) than \(S_1\).

**Definition 7 (Must Dominance).** Given two supervisors \(S_1, S_2\) and a property (formula) \(C\) over input-output alphabet \((I, O)\), the must dominance of \(S_2\) over \(S_1\) is defined as \(S_1 \preceq_{\text{dom}} S_2\) iff \(\text{MustInp}(S_1, C) \subseteq \text{MustInp}(S_2, C)\), where \(\text{MustInp}(S_i, C) = \{i_i \in (2^I)^+ | \forall oo \in (2^O)^+.((ii, oo) \in L(S_i) \Rightarrow (ii, oo) \models C)\}\).

We establish must dominance relations among MPHOS supervisors of various types of specifications discussed in Section 5.

**Lemma 2.** For any QDDC formulas \(A\) and \(C\), and any horizon \(H\), the following must dominance relations will hold (for any given \(H\))

1. \(\text{MPHOS}_1(A, C) \preceq_{\text{dom}} \text{MPHOS}_3(A, C) \preceq_{\text{dom}} \text{MPHOS}_0(A, C)\)
2. \(\text{MPHOS}_2(A, C) \preceq_{\text{dom}} \text{MPHOS}_0(A, C)\)

where, \(\text{MPHOS}_i(A, C)\) denote the maximally permissive \(H\)-optimal supervisor \(\mathcal{A}_{\text{MPHOS}}^i\) of Algorithm \([\text{PG}]\) for the specification Type(i, A, C).

**Proof.** By definition, \(\text{MPHOS}_0(A, C)\) invariantly satisfies \(C\) for all input sequences. Hence, \(\text{MustInp}(\text{MPHOS}_0(A, C), C) = (2^I)^+\), which immediately gives us that \(\preceq_{\text{dom}}\) \(\text{MPHOS}_0(A, C)\) for any supervisor \(S\).
Now we prove the remaining relation $\text{MPHOS}_1(A,C) \leq C_{\text{dom}} \text{MPHOS}_3(A,C)$. Let $S = \text{MPS}(A \Rightarrow C)$. Then, $\text{MPHOS}_1(A,C) = \text{MPHOS}(S, \text{true}, H) = S$. The second equality holds as soft requirement $\text{true}$ does not cause any pruning of outputs in $H$-optimal computation. By definition $\text{MPHOS}_3(A,C) = \text{MPHOS}(S,C,H)$. By Proposition 2, $S \leq_{\text{det}} \text{MPHOS}(S,C,H)$ which gives us the required result. \hfill \Box

Note that in general, $\text{MPHOS}_2(A,C)$ is theoretically incomparable with $\text{MPHOS}_1(A,C)$ and $\text{MPHOS}_3(A,C)$, as $\text{MPHOS}_2(A,C)$ is a supervisor that does not have to meet any hard requirement, but it optimally meets the soft requirements irrespective of the assumption. However, for specific $(A,C)$ instances, some additional must-domination relations may hold between $\text{MPHOS}_2(A,C)$ and the other supervisors.

5.3 Case Studies: Mine-pump and Arbiter Specifications

We have carried out experiments with i) the Mine-pump specification presented in this section, and ii) an Arbiter specification given in Appendix A.1.

**Mine-pump:** The Mine-pump controller (see [21]) has two input sensors: high water level sensor $\text{HH}_2\text{O}$ and methane leakage sensor $\text{HCH}_4$; and one output, $\text{PUMPON}$ to keep the pump on. The objective of the controller is to safely operate the pump in such a way that the water level never remains high continuously for more than $w$ cycles. Thus, Mine-pump controller specification has input and output variables $((\text{HH}_2\text{O},\text{HCH}_4),(\text{PUMPON}))$.

We have following assumptions on the mine and the pump. Their conjunction is denote $\text{MineAssume}(\epsilon, \zeta, \kappa)$ with integer parameters $\epsilon, \zeta, \kappa$. Being of the form $\Box D$ each formula states that the property $D$ (described in text) holds for all observation intervals in past.

- **Pump capacity:** $\Box ([\text{slen} = \epsilon \&\& ((\text{PUMPON} \&\& \text{HH}_2\text{O})^*\text{HH}_2\text{O})))$. If the pump is continuously on for $\epsilon$ cycles with water level also continuously high, then water level will not be high at the $\epsilon + 1$ cycle.

- **Methane release:** $\Box (\Box (\Box (\text{HCH}_4)^*\Box (\text{HCH}_4)) \Rightarrow (\text{slen} > \zeta))$ and $\Box (\Box (\text{HCH}_4) \Rightarrow \text{slen} < \kappa)$. The minimum separation between the two leaks of methane is $\zeta$ cycles and the methane leak cannot persist for more than $\kappa$ cycles.

The commitments are as follows. The conjunction of commitments is denoted by $\text{MineCommit}(w)$ and they hold intermittently in absence of assumption.

- **Safety conditions:** $\Box \text{true}^*(\Box (\Box (\text{HCH}_4)^* (\Box !\text{HH}_2\text{O} \Rightarrow !\text{PUMPON})))$ states that if there is a methane leak or absence of high water in current cycle, then pump should be off in the current cycle. Formula $\Box \text{true}^*(\Box (\Box (\text{HH}_2\text{O}) \&\& \text{slen} = w))$ states that the water level does not remain continuously high in last $w + 1$ cycles.

The Mine-Pump specification denoted by $\text{MinePump}(w,\epsilon,\zeta,\kappa)$ is given by the assumption-commitment pair $(\text{MineAssume}(\epsilon, \zeta, \kappa), \text{MineCommit}(w))$. The four types of DCSynth specifications of Section 5.1 can be derived from this. Figure 3 in Appendix gives the textual source of Type3($\text{MinePump}(8,2,6,2)$) specification used by the DCSynth tool.

**Arbiter:** Due to space limitations, the detailed specification of the arbiter, briefly discussed as Example 1 in Section 1, is given in Appendix A.1. The arbiter is denoted as $\text{Arb}(n,k,r)$, where $n$ denotes the number of clients, $k$ is the
Table 1. Synthesis from Mine-pump(8,2,6,2) and Arb(5,3,2) specifications in DCSynth. The last column gives the expected value of commitment in long run on random inputs.

| DCSynth Specification | Synthesis (States/Time) | Expected Value |
|------------------------|-------------------------|----------------|
| Mine − pump(8,2,6,2)   |                         |                |
| Sr No                  | Controller type | Output Ordering | MPS Stats | MPHOS Stats | Controller Stats |                |
| 1                      | Type0              | -              | Unrealizable |            |                |                |
| 2                      | Type1              | PUMPON         | 70/0.00045  | 70/0.00254 | 21/0.00220      | 0.0            |
| 3                      | Type2              | PUMPON         | 1/0.00004   | 10/0.00545 | 10/0.00033      | 0.99805        |
| 4                      | Type3              | PUMPON         | 70/0.00045  | 75/0.044216| 73/0.00081      | 0.99805        |
| 5                      | Type1              | (PUMPON)       | 70/0.00045  | 70/0.00254 | 47/0.00230      | 0.0            |
| 6                      | Type2              | (PUMPON)       | 1/0.00004   | 10/0.00545 | 10/0.00019      | 0.99805        |
| 7                      | Type3              | (PUMPON)       | 70/0.00045  | 75/0.044216| 73/0.00082      | 0.99805        |

| Arb(5,3,2)             |                         |                |
| Sr No                  | Controller type | Output Ordering | MPS Stats | MPHOS Stats | Controller Stats |                |
| 1                      | Type0              | -              | Unrealizable |            |                |                |
| 2                      | Type1              | ArbDef         | 13/0.000226 | 13/0.004794| 11/0.007048     | 0.0            |
| 3                      | Type2              | ArbDef         | 1/0.00001  | 207/1.864346| 201/0.05823     | 0.9930985      |
| 4                      | Type3              | ArbDef         | 13/0.000226| 207/1.897907| 201/0.05822     | 0.9930985      |

response time (time for which a client should keep the request high continuously to get the guaranteed access) and r is the maximum number of request that can be true simultaneously.

5.4 Experimental Evaluation

Given an assumption-commitment pair (A, C) the four types of DCSynth specifications can be derived as given in Section 5.1. Given any such specification, a horizon value H, and an ordering of outputs, a controller can be synthesized using our tool DCSynth as described in Section 4.4. For the Mine-pump instance MinePump(8,2,6,2), we synthesized controllers for all the four derived specification types with horizon value H = 50 and output ordering PUMPON. These controllers choose to get rid of water aggressively by keeping the pump on whenever possible. Similarly, controllers were also synthesized with the output ordering !(PUMPON). These controllers save energy by keeping the pump off whenever possible. Note that, in our synthesis method, hard and soft requirements are fulfilled before applying the output orderings.

For the Arbiter instance Arb(5,3,2) also, controllers were synthesized for all the four derived specification types with horizon value H = 50 and output ordering ArbDef = (a1 > a2 > a3 > a4 > a5). This ordering tries to give acknowledgment such that client i has priority higher than client j for all i < j.

In Table 1 we give the performance of the of tool DCSynth in synthesizing these controllers. The table gives the time taken at each stage of the synthesis algorithm, and the sizes of the computed supervisors/controllers. The experiments were conducted on Linux (Ubuntu 16.04) system with Intel i5 64 bit, 2.5 GHz processor and 4 GB memory.

Experimental Evaluation of Expected Case Performance: The last column of Table 1 gives the expected value of commitment holding in long run for the controllers of various types for both Mine-pump and Arbiter instances. This value is computed as outlined in Section 5.2. The results are quite encouraging.
It can be observed from Table 1 that in both the examples, the controllers for \textit{Type1} (i.e., when soft-requirements are not used) specifications have 0 expected value of commitment $C$. This is because of the strong assumptions used in guaranteeing $C$, which themselves have expected value 0. In such a case, whenever the assumption fails, the synthesis algorithm has no incentive to try to meet $C$.

On the other hand, with soft requirement $C$ in \textit{Type2} and \textit{Type3} specifications, the $H$-optimal controllers have the expected value of $C$ above 99%. This remarkable increase in the expected value of Commitment shows that $H$-optimal synthesis is very effective in figuring out controllers which meet the desirable property $C$ as much as possible, irrespective of the assumption.

**Experimental Evaluation of Must-Dominance:** Given supervisors $S_1, S_2$ for an assumption-commitment pair $(A,C)$, since both $S_1, S_2$ are finite state Mealy machines and $C$ is a regular property, an automata theoretic technique can automatically check whether $S_1 \preceq^C dom S_2$. We omit the details of this technique here, which is presented in Appendix C Proposition 4. This technique is implemented in our tool DCSynth. In case $S_1 \preceq^C dom S_2$ does not hold, the tool provides a counter example.

For our case studies, we experimentally compare must dominance of supervisors $MPHOS_i(A,C)$ as defined in Lemma 2. Recall that $MPHOS_i(A,C)$ denotes the maximally permissive $H$-optimal supervisor for the specification $Type_i(A,C)$. The results obtained (with $H = 50$) are as follows.

1. Mine-pump instance $Minepump(8,2,6,2)$ denoted by $MP(8,2,6,2)$: $MPHOS_1(MP(8,2,6,2)) \preceq^C dom MPHOS_3(MP(8,2,6,2)) =^C dom MPHOS_2(MP(8,2,6,2))$
2. Arbiter instance $Arb(5,3,2)$: $MPHOS_1(Arb(5,3,2)) \preceq^C dom MPHOS_2(Arb(5,3,2)) =^C dom MPHOS_3(Arb(5,3,2))$

$MPHOS_3$ must dominates $MPHOS_1$ as expected, as $MPHOS_3$ is a sub-supervisor of $MPHOS_1$. What is interesting and surprising is that in both the case studies Arbiter and Mine-pump, the $MPHOS_2$ and $MPHOS_3$ supervisors are found to be syntactically identical. This is not theoretically guaranteed, as $Type2$ and $Type3$ supervisors are must-incomparable in general. Thus, in these examples, the $H$-optimal $MPHOS_2$ already provides all the must-guarantees of the hand-crafted $MPHOS_3$ hard requirements. The $H$-optimization of $C$ seems to exhibit startling ability to guarantees $C$ without human intervention. It will be our attempt to validate this with more examples in future. So far we have considered commitment as soft requirement. In general, the soft requirement can be used to optimize MPS w.r.t. any regular property of interest, where as the hard requirements gives the necessary must guarantees. Such soft requirements may embody performance and quality goals. Hence, it is advisable to use the combination of hard and soft requirement based on the criticality of each requirement.

6 Discussion along with Related Work

Reactive synthesis from Linear Temporal Logic (LTL) specification is a widely studied area \cite{Baier2008} and a considerable number of tools \cite{Acacia+, DCSynth} supported by theoretical foundations are available. The leading tools such as Acacia+ \cite{Acacia+} and
BoSy [11] mainly focus on the future fragment of LTL. In contrast, this paper focuses on invariance of complex regular properties, denoted by inv $D^h$ where $D^h$ is a QDDC formula. For such a property, a maximally permissive supervisor (MPS) can be synthesized. Formally, logics LTL and QDDC have incomparable expressive power. There is increasing evidence that regular properties form an important class of requirements [9,18,19]. The IEEE standard PSL extends LTL with regular properties [1]. Wonham and Ramadge in their seminal work [25,26] first studied the synthesis of maximally permissive supervisors from regular properties. In their supervisory control theory, MPS can in fact be synthesized for a richer property class $AGEF D^h$ [10]. Tool DCSynth can be easily extended to support such properties too. Riedweg et al. [28] give some sub-classes of Quantified Mu-Calculus for which MPS can be computed. However, none of these works address soft requirement guided synthesis.

Most of the reactive synthesis tools focus on correct-by-construction synthesis from hard requirements. For example, none of the tools in recent competition on reactive synthesis, SYNTCOMP17 [13], address the issue of guided synthesis which is our main focus. In our approach, we refine the MPS (for hard requirements) to a sub-supervisor optimally satisfying the soft requirements too. Since LTL does not admit MPS, it is unclear how our approach can extend to it.

In quantitative synthesis, a weighted arena is assumed to be available, and algorithms for optimal controller synthesis for diverse objectives such as Mean-payoff [4] or energy [6] have been investigated. In our case, we first synthesize the weighted arena from given hard and soft requirements. Moreover, we use $H$-optimality as the synthesis criterion. This criterion has been widely used in reinforcement learning as well as optimal control of MDPs [2, 24]. In other related work, techniques for optimal controller synthesis are discussed by Ding et al. [9], Wongpiromsarn et al. [32] and Raman et al. [27], where they have explored the use of receding horizon model predictive control along with temporal logic properties.

Since our focus is on the quality of the controllers, we have also defined metrics and measurement techniques for comparing the controllers for their guaranteed (based on must dominance) and expected case performance. For the expected case measurement, we have assumed that inputs are iid. However, the method can easily accommodate a finite state Markov model governing the occurrences of inputs.

DCSynth uses an efficient BDD-based symbolic representation, inherited from tool MONA [15] for storing automata, supervisors and controllers. The use of eager minimization (see Appendix D for implementation details) allows us to handle much more complex properties (see Appendix E).

7 Conclusions
We have presented a technique for guided synthesis of controllers from hard and soft requirements specified in logic QDDC. This technique is also implemented in our tool DCSynth. Case studies show that combination of hard and soft requirements provides us with a capability to deal with unrealizable (but desirable), conflicting and default requirements. In context of assumption-commitment based
specification, we have shown with case studies that soft requirements improve the expected case performance, where as hard requirements provide certain (but typically conditional) guarantees on the synthesized controller. Hence, the combination of hard and soft requirements as formulated in Type3 specifications offers a superior choice of controller specification. This is confirmed by theoretical analysis as well as experimental results. In the paper, we have also explored the experimental ability to compare the controller performance using expected value and must dominance metrics. This helps us in designing better performing controllers.

References

1. IEC 62531:2012(e) (IEC Std 1850-2010): Standard for property specification language (psl). IEC 62531:2012(E) (IEEE Std 1850-2010), pages 1–184, June 2012.
2. R. E. Bellman. Dynamic Programming. Princeton Univ. Press, 1957.
3. R. Bloem, K. Chatterjee, K. Greimel, T. A. Henzinger, G. Hofferek, B. Jobstmann, B. Königshofer, and R. Königshofer. Synthesizing robust systems. Acta Inf., 51(3-4):193–220, 2014.
4. R. Bloem, K. Chatterjee, T. A. Henzinger, and B. Jobstmann. Better quality in synthesis through quantitative objectives. In CAV, pages 140–156, 2009.
5. A. Bohy, V. Bruyère, E. Filiot, N. Jin, and J. Raskin. Acacia+, a tool for LTL synthesis. In CAV, pages 652–657, 2012.
6. Patricia Bouyer, Nicolas Markey, Mickael Randour, Kim G. Larsen, and Simon Laursen. Average-energy games. Acta Informatica, 55(2):91–127, Mar 2018.
7. Gaurav Chakraborty and Paritosh K. Pandya. Digitizing interval duration logic. In Computer Aided Verification, 15th International Conference, CAV 2003, Boulder, CO, USA, July 8-12, 2003, Proceedings, pages 167–179, 2003.
8. Z. Chaochen, C. A. R. Hoare, and A. P. Ravn. A calculus of durations. Inf. Process. Lett., 40(5):269–276, 1991.
9. Xu Chu Ding, Mircea Lazar, and Calin Belta. LTL receding horizon control for finite deterministic systems. Automatica, 50(2):399–408, 2014.
10. R. Ehlers, S. Lafontaine, S. Tripakis, and M. Y. Vardi. Supervisory control and reactive synthesis: a comparative introduction. Discrete Event Dynamic Systems, 27(2):209–260, Jun 2017.
11. P. Faymonville, B. Finkbeiner, and L. Ten travu. Bosy: An experimentation framework for bounded synthesis. In CAV, pages 325–332, 2017.
12. Erich Grädel, Wolfgang Thomas, and Thomas Wilke, editors. Automata Logics, and Infinite Games: A Guide to Current Research. Springer-Verlag New York, Inc., New York, NY, USA, 2002.
13. S. Jacobs and et. al. The 4th reactive synthesis competition (SYNTCOMP 2017): Benchmarks, participants & results. CoRR, abs/1711.11439, 2017.
14. J. Katoen, I. S. Zaphreev, E. M. Hahn, H. Hermanns, and D. N. Jansen. The ins and outs of the probabilistic model checker mrmc. Performance Evaluation, 2011. Advances in Quantitative Evaluation of Systems.
15. N. Klarlund and A. Möller. MONA Version 1.4 User Manual, 2001. Notes Series NS-01-1. Available from http://www.brics.dk/mona. Revision of BRICS NS-98-3.
16. N. Klarlund, A. Möller, and M. I. Schwartzbach. MONA implementation secrets. International Journal of Foundations of Computer Science, 13(04):571–586, 2002.
17. Shankara Narayanan Krishna and Paritosh K. Pandya. Modal strength reduction in quantified discrete duration calculus. In FSTTCS 2005: Foundations of Software Technology and Theoretical Computer Science, 25th International Conference, Hyderabad, India, December 15-18, 2005, Proceedings, pages 444–456, 2005.

18. S. Laforraine, K. Rudie, and S. Tripakis. 30 years of the ramadge-wonham theory of supervisory control: A retrospective and future perspectives. DCD Workshop, 2017.

19. R. M. Matteplackel, P. K. Pandya, and A. Wakankar. Formalizing timing diagram requirements in discrete duration calculus. In SEFM, pages 253–268, 2017.

20. P. K. Pandya. Model checking CTL*[DC]. In TACAS, pages 559–573, 2001.

21. P. K. Pandya. Specifying and deciding quantified discrete-time duration calculus formulae using dcvalid. In RTTOOLS (affiliated with CONCUR 2001), 2001.

22. P. K. Pandya. The saga of synchronous bus arbiter: On model checking quantitative timing properties of synchronous programs. Electr. Notes Theor. Comput. Sci., 65(5):110–124, 2002.

23. P. K. Pandya. Finding extremal models of discrete duration calculus formulae using symbolic search. Elect. Notes Theor. Comp. Sc., 128(6):247–262, 2005.

24. Martin L. Puterman. Markov Decision Processes: Discrete Stochastic Dynamic Programming. John Wiley & Sons, Inc., New York, NY, USA, 1st edition, 1994.

25. P. Ramadge and W. Wonham. Supervisory control of a class of discrete event processes. SIAM Journal on Control and Optimization, 25(1):206–230, 1987.

26. Peter J. G. Ramadge and W. Murray Wonham. The Control of Discrete Event Systems. In In Proceedings of IEEE, volume 77, pages 81–98, 1989.

27. Vasumathi Raman, Alexandre Donzé, Dorsa Sadigh, Richard M. Murray, and Sanjit A. Seshia. Reactive synthesis from signal temporal logic specifications. In Proceedings of the 18th International Conference on Hybrid Systems: Computation and Control, HSCC '15, pages 239–248, New York, NY, USA, 2015. ACM.

28. Stéphane Riedweg and Sophie Pinchinat. Quantified mu-calculus for control synthesis. In Mathematical Foundations of Computer Science 2003, 28th International Symposium, MFCS 2003, Bratislava, Slovakia, August 25-29, 2003, Proceedings, pages 642–651, 2003.

29. Babita Sharma, Paritosh K. Pandya, and Supratik Chakraborty. Bounded validity checking of interval duration logic. In Tools and Algorithms for the Construction and Analysis of Systems, 11th International Conference, TACAS 2005, Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2005, Edinburgh, UK, April 4-8, 2005, Proceedings, pages 301–316, 2005.

30. A. Wakankar, P. K. Pandya, and R. M. Matteplackel. DCSYNTH: guided reactive synthesis with soft requirements for robust controller and shield synthesis. CoRR, abs/1711.01823, 2017.

31. A. Wakankar, P. K. Pandya, and R. M. Matteplackel. DCSynth 1.0. TIFR, Mumbai, 2018. http://www.tcs.tifr.res.in/~pandya/dcsynth/dcsynth.html.

32. Tichakorn Wongpiromsarn, Ufuk Topcu, and Richard M. Murray. Receding horizon temporal logic planning. IEEE Trans. Automat. Contr., 57(11):2817–2830, 2012.

33. Chaochen Zhou and Michael Hansen. Duration Calculus A Formal Approach to Real-Time Systems. Springer, 2004.
A Other Case Studies

In this section we present 3 more case studies:

1. n-client shared resource arbiter (several different specifications),
2. alarm annunciation system.

A.1 Arbiter

An n-client resource (e.g. bus) arbiter is a circuit with \( r_1, \ldots, r_n \) as inputs (\( r_i \) high indicates \( i \)th client request access to resource) and \( ack_1, \ldots, ack_n \) (\( a_i \) indicates arbiter has granted the \( i \)th client access to the resource) as the corresponding outputs. Arbiter arbitrates among a subset of requests at each cycle by setting one of the acknowledgments (\( a_i \)'s) true. Hard requirements on the arbiter include the following three invariant properties.

\[
\begin{align*}
\text{Mutex}(n) &= \text{true} \land \forall i \neq j \neg (a_i \land a_j), \quad 1 \leq i \leq n \\
\text{NoLoss}(n) &= \text{true} \land \forall i \leq n (\forall r_j \Rightarrow \forall a_j), \quad 1 \leq i \leq n \\
\text{NoSpurious}(n) &= \text{true} \land \forall i \leq n (a_i \Rightarrow r_i), \quad 1 \leq i \leq n \\
\text{ARBINV}(n) &= \text{Mutex}(n) \land \text{NoLoss}(n) \land \text{NoSpurious}(n).
\end{align*}
\] (1)

Thus, \text{Mutex} gives mutual exclusion of acknowledgments, \text{NoLoss} states that if there is at least one request then there must be an acknowledgment and \text{NoSpurious} states that acknowledgment is only given to a requesting cell.

In the literature various arbitration schemes for the arbiter have been proposed, here we consider the following schemes.

– k-cycle response time: let \( \text{Resp}(r,a,k) \) denote that if request has been high for last \( k \) cycles there must have been at least one acknowledgment in the last \( k \) cycles. Let \( \text{ArbResp}(n,k) \) state that for each cell \( i \) and for all observation intervals the formula \( \text{Resp}(r_i, a_i, k) \) holds.

\[
\text{Resp}(r, a, k) = \text{true} \land (slen = (k - 1)) \Rightarrow \text{true} \land (scount a > 0 \land (slen = (k - 1)))
\]

\[
\text{ArbResp}(n, k) = (\land_{1 \leq i \leq n} (\text{Resp}(r_i, a_i, k)))
\]

\[
\text{ArbCommit}(n, k) = \text{ARBINV}(n) \land \text{ArbResp}(n, k)
\] (2)

Based on k-cycle response we can define various arbiter specification with different properties as follows:

• Then specification \( \text{Arb}^{hard}(n, k) \) is the following k-cycle response time DCSynth specification.

\[
\text{Arb}^{hard}(n, k) = (\{r_1, \ldots, r_n\}, \{a_1, \ldots, a_n\}, \text{ArbCommit}(n, k), \langle \rangle)
\] (3)

• The specification \( \text{Arb}^{hard} \) above, invariantly satisfy \( \text{ArbCommit}(n, k) \) if \( n \leq k \). Tool DCSynth gives us a concrete controller for the instance \( (D = \text{ArbCommit}(6, 6), D^s = \text{true}) \). It is easy to see that there is
no controller which can invariantly satisfy \( ArbCommit(n, k) \) if \( k < n \).
Consider the case when all requests \( r_i \) are continuously true. Then, it is not possible to give response to every cell in less than \( n \) cycles due to mutual exclusion of acknowledgment \( a_i \).
To handle such desirable but unrealizable requirement we make an assumption. Let the proposition Atmost\((n, i)\) be defined as
\[
\forall S \subseteq \{1 \ldots n\}, |S| \leq i. \land_{j \notin S} \neg r_j.
\]
It states that at most \( i \) requests are true simultaneously. Then, the arbiter assumption is the formula \( ArbAssume(n, i) = [[ Atmost(n, i)]], \) which states that Atmost\((n, i)\) holds invariantly in past.
The synchronous arbiter specification \( Arb(n, k, i) \) is the assumption-commitment pair \((ArbAssume(n, i), ArbCommit(n, k))\). The four types of controller specifications can be derived from this pair. Figure 4 in Appendix C gives, in textual syntax of the specification for Type3\((Arb(5, 3, 2))\), in tool DCSynth. The DCSynth specification for Type3\((Arb(n, k, i))\) is denoted by \( Arb^{hardAssume}(n, k, i) \) given as follows:
\[
Arb^{hardAssume}(n, k, i) = (\{r_1, \ldots, r_n\}, \{a_1, \ldots, a_n\}, \text{ARBINV}(n), \langle\rangle, \langle\rangle).
\]

- \( k \)-cycle response time as soft requirement: we specify the requirement of response in \( k \) cycles as a soft requirement\(^3\) as below.
\[
Arb^{soft}(n, k) = (\{r_1, \ldots, r_n\}, \{a_1, \ldots, a_n\}, ARBINV(n),
\langle\text{Resp}(r_n, a_n, k) : 2^n, \ldots, \text{Resp}(r_1, a_1, k) : 2^1\rangle).
\]

Token ring arbitration: a token is circulated among the masters in a round robin fashion. The token is modeled using the variables \( tok_i \)'s (1 ≤ \( i \) ≤ \( n \)). Exactly one of \( tok_i \)'s will hold at any time and if \( tok_i \) is true then we mean that master \( i \) holds the token. The arbiter asserts acknowledgement \( a_i \) whenever request \( r_i \) and \( tok_i \) are true, i.e. priority is accorded to the request of the master which holds the token.

\[
\begin{align*}
TokInit(n) &= \prec tok_1 \& \& (\land_{2 \leq i \leq n} tok_i) > \text{true} \\
TokCirculate(n) &= \ll ((\land_{1 \leq i \leq n} (tok_i \land (slen = 1) <= \# tok_{i \% n + 1})) \\
TokResp(n) &= \land_{1 \leq i \leq n} (((r_i \& \& tok_i) => a_i)) \\
Token(n) &= TokInit(n) \land TokCirculate(n) \land TokResp(n).
\end{align*}
\]

Let \( ARBTOKEN(n) = ARBINV(n) \land Token(n) \). Then \( Arb^{tok}(n) \) is the following DCSynth specification.
\[
Arb^{tok}(n) = (\{r_1, \ldots, r_n\}, \{a_1, \ldots, a_n\}, ARBTOKEN(n), (), ()).
\]

\(^3\) Note that soft requirement in this example is a lexicographical list of several QDDC formulas. The tool DCSynth implements a MPHOS computation using weighted requirements (See D.2 for details).
A.2 Alarm Annunciation System

The next case study is Alarm Annunciation System (AAS) used in a process control system for annunciation for various alarms in the control room. The Alarm Annunciation involves the standard Automatic Ring-Back Sequence for all the digital inputs meant for alarm annunciation and provide the necessary outputs. The specification of Automatic Ring-Back Sequence is given in Table 2. All digital inputs representing alarm conditions are scanned periodically.

| Input                  | Lamp Output  | Audio Output                      |
|------------------------|--------------|-----------------------------------|
| Normal to Alarm        | Fast Flashing| Normal Alarm Hooter On            |
| Acknowledged           | Lamp On      | Normal Alarm Hooter Off           |
| Alarm to Normal        | Slow Flashing| Ringback Hooter On                |
| Reset                  | Lamp Off     | Ringback Hooter Off               |

As shown in the Table 2 that Automatic Ring-Back Sequence specification takes the alarm signal as input. The high value of signal represents the alarm state, otherwise the signal is said to be in normal state. Other inputs are Acknowledgment, Reset and Silence inputs, which are controller by the operator. There are three output elements: Lamp, Normal Hooter and Ringback Hooter. There is a Lamp corresponding to each alarm signal, whereas Hooters are common to all alarm signals. Lamp can either be Fast Flashing, Slow Flashing, Steady On or Off states. We have encoded the requirements in DCSynth to synthesize the controller. The Silence input can be used by the operator to switch off Hooters.

Result of Synthesis: As discussed in the previous case study soft requirements helped in specification of requirements concisely. The controller synthesized has 8 states. We could simulate the controller and verified the correctness.

A.3 Synthesis of 2 client arbiter

Fig. 1 gives the monitor automaton for 2-client arbiter (See section A.1) for n-cell arbiter specification. Each transition is labeled by 4 bit vector giving values of \( r_1, r_2, a_1, a_2 \).

Fig. 2 gives the MPS automaton for the 2-cell arbiter computed from the safety monitor automaton of Fig. 1 (There is an additional reject state. All missing transitions are directed to it. These are omitted from the diagram for simplicity.) Note that this is a DFA whose transitions are labelled by 4-bit vectors representing alphabet \( 2^{\{r_1, r_2, a_1, a_2\}} \). As defined in Definition 2, the DFA also denotes an output-nondeterministic Mealy machine with input variables \( (r_1, r_2) \)
and output variables \((a_1, a_2)\). The automaton is nondeterministic in output as from state 1, on input \((1, 1)\) it can move to state 2 with output \((1, 0)\), or to state 3 with output \((0, 1)\). The reader can verify that the automaton is non-blocking and hence a controller.

In 2-cell arbiter example, with soft requirements \((\text{ack}_1, \text{ack}_2)\) which give \text{ack}_1 priority over \text{ack}_2, we obtain the MPHOS controller automaton of Fig. 2(b) from the MPS of Fig. 2(a). Note that we minimize the automaton at each step.

### B Specification of Mine-pump and Arbiter example in DCSynth

The specification of Arbiter(5,3,2) and MinePump(8,2,6,2) is DCSynth syntax is given is Figure 3 and 4 respectively.
The tool DCSynth uses a specification for Arbiter Arbiter.qsf shown in Figure 4. This file contains the set of input and output alphabets in interface section. The definitions/macros required for specifying hard and soft requirements are contained in definitions section. This is followed by a section called in definitions, to specify the required indicating monitor for a given formula (or corresponding automaton). Finally the section called hardreq and softreq define the hard and soft requirements respectively using the definitions and indicating monitors. The steps to synthesize a controller from the specification file is as follows.

– First we generate the DFAs for $D^h$, $D^s$ and the required input/output partitioning file using qsf command, e.g. for Arbiter example, we use qsf Ar-

```plaintext
#qsf "minepump"
interface{
  input HH2Op, HCH4p;
  output PUMPONp monitor x, ga monitor x;
  constant w = 8, epsilon=2 , zeta=6, kappa=2;
}
definitions{
  //Methane release assumptions
  dc methane1(HCH4){
    [((HCH4) ^ (HCH4)^ < HCH4 >= > slen > zeta );
  }
  dc methane2(HCH4){
    [((HCH4)] => slen < kappa );
  }
  //Pump capacity assumption
  dc pumpcap1(HH2O, PUMPON){
    (slen = epsilon & (PUMPON && HH2O) ^ <HH2O >));
  }
  dc MineAssume_2_6_2(HH2O, HCH4, PUMPON){
    methane1(HH2O, HCH4, PUMPON) && methane2(HH2O, HCH4, PUMPON) &&
    pumpcap1(HH2O, HCH4, PUMPON);
  }
  //safety condition
  dc req1(HH2O, HCH4, PUMPON){
    true ^ ( (HCH4 || HH2O) => PUMPON ));
  }
  dc req2(HH2O, HCH4, PUMPON){
    (true ^ (HH2O) & (slen = w)));
  }
  dc MineCommit_8(HH2O, HCH4, PUMPON){
    req1(HH2O, HCH4, PUMPON) && req2(HH2O, HCH4, PUMPON);
  }
}
indefinitions{
  ga : MineCommit_8(HH2Op, HCH4p, PUMPONp);
}
hardreq{
  MineAssume_2_6_2(HH2Op, HCH4p, PUMPONp) =>
  MineCommit_8(HH2Op, HCH4p, PUMPONp);
}
softreq{
  useind ga;
  (ga);
}
```
biter.qsf to generate files named `Arbiter.hardreq.dfa`, `Arbiter.softreq.dfa` and `Arbiter.io` as per step 1 of synthesis method in section 4.

- We then use the command `synth2 Arbiter.hardreq.dfa Arbiter.softreq.dfa Arbiter.io synth.config` to synthesize the supervisors as per step 2 and 3.

**Fig. 4.** Arbiter specification in DCSynth

```qsf
#qsf "arbiter"
interface{
  input r1, r2, r3, r4, r5;
  output a1, a2, a3, a4, a5, ga3;
  constant n=3;
}
definitions{
  // Specification 1: The Acknowledgments shold be exclusive
  dc exclusion(){
    true <= ((a1 =>!((a2 || a3 || a4 || a5)) && (a2 =>!(a1 || a3 || a4 || a5)) &&
            (a3 =>!(a1||a2||a4||a5)) && (a4 =>!(a1||a2||a3||a5)) && (a5 =>!(a1||a2||a3||a4)));
  }
  dc noloss(){
    true <= (r1 || r2 || r3 || r4 || r5) => (a1 || a2 || a3 || a4 || a5);
  }
  // If bus access (ack) should be granted only if there is a request
  dc nospuriousack(a1, r1){
    true <= (a1) => (r1);
  }
  // n cycle response i.e. slen=n-1
  dc response(r1,a1){
    true <= (slen=n-1 && [[r1]]) => (slen=n-1 && (scount a1 >= 1));
  }
  dc ArbAssume_5_2(){
    [[(!r1 && !r2 && !r3 && !r4 && !r5) || (r1 && !r2 && !r3 && !r4 && !r5) ||
      (r1 && r2 && !r3 && !r4 && !r5) || (r1 && !r2 && r3 && !r4 && !r5) ||
      (r1 && !r2 && !r3 && r4 && !r5) || (r1 && r2 && !r3 && r4 && !r5) ||
      (r1 && !r2 && !r3 && !r4 && r5) || (r1 && r2 && !r3 && !r4 && r5) ||
      (r1 && r2 && r3 && !r4 && !r5) || (r1 && r2 && !r3 && r4 && !r5) ||
      (r1 && r2 && !r3 && !r4 && r5) || (r1 && r2 && r3 && !r4 && !r5) ||
      (r1 && r2 && !r3 && !r4 && !r5) || (r1 && r2 && r3 && !r4 && !r5)]];
  }
  dc guaranteeInv(){
    exclusion() && noloss(HH2O, HCH4, PUMPON) && nospuriousack(a1, r1) &&
    nospuriousack(a2, r2) && nospuriousack(a3, r3) && nospuriousack(a4, r4) &&
    nospuriousack(a5, r5);
  }
  dc guaranteeResp(){
    response(r1,a1) && response(r2,a2) && response(r3,a3) &&
    response(r4,a4) && response(r5,a5);
  }
  dc ArbCommit_5_3(){
    guaranteeInv() && guaranteeResp();
  }
}
indefinitions{
  ga3 : ArbCommit_5_3;
}
hardreq{
  ArbAssume_5_2() => ArbCommit_5_3;
}
softreq{
  useind ga3;
  (ga3);
}
```
of synthesis method in section 4. The file `synth.config` is used to provide the configuration parameters like the number of iterations for H-optimal supervisor. The command produces the supervisors `MPS.dfa` and `MPHOS.dfa`.

– We then determinize the `MPHOS.dfa` using default values with command `synth_deterministic MPHOS.dfa default.io` to get a controller called `Controller.dfa`. The file `default.io` contains the ordered list of output literals e.g. if we have two outputs o1 and o2, then the list `{o1,o2}` says that try to determinize the `MPHOS.dfa` with following priority for the output `{o1,o2} >> {o1,o2} >> {o1,o2} >> {o1,o2}.

– To measure the expected value of the soft requirement being satisfied, the command `aut2mrmc Controller.dfa default.io index` is used. The `index` parameter is the index of indicator variable (for the soft requirement) in the `Controller.dfa`. The command produces `Controller.tra` and `Controller.lab` files which can be imported in tool MRMC to compute the expected value.

– Apart from expected case performance, the tool also facilitates the method for checking must dominance between two given supervisors $S_1$ and $S_2$. As supervisors are finite state mealy machines and a commitment $C$ is a regular property, we can use validity checking of QDDC to check whether $S_1 \leq_{\text{dom}}^C S_2$ as formulated in the following proposition. In tool DCSynth, we provide a facility to decide must-dominance between two supervisors. The tool also gives a counter example if must-dominance fails.

**Proposition 4.** Let $D(S_i)$ denote QDDC formulas with same language as the supervisors $S_i$ and let $C$ be regular property over input-output alphabet $(I,O)$. Then, $S_1 \leq_{\text{dom}}^C S_2$ iff

\[
|qddc \forall I (\forall O. D(S_1) \land C) \Rightarrow (\forall O.(D(S_1) \land C))
\]

We use this facility to compare supervisors obtained from different types of specifications discussed in Section 5.1

### D Synthesis with Semi-Symbolic DFA

An interesting representation for total and deterministic finite state automata was introduced and implemented by Klarlund et al in the tool MONA [15]. It was used to efficiently compute formula automaton for MSO over finite words. We denote this representation as Semi-Symbolic DFA (SSDFA). In this representation, the transition function is encoded as multi-terminal BDD (MTBDD). The reader may refer to original papers [15, 16] for further details of MTBDD and the MONA DFA library.

Here, we briefly describe the SSDFA representation, and then consider controller synthesis on SSDFA. Figure 5(a) gives an explicit DFA. Its alphabet $\Sigma$ is 4-bit vectors giving value of propositions $(r_1, r_2, a_1, a_2)$ and set of states $S = \{1, 2, 3, 4\}$. This automaton has a unique reject state 4 and all the missing transitions are directed to it. (State 4 and transitions to it are omitted in Figure 5(a) for brevity.)
Figure 5(b) gives the SSDFA for the above automaton. Note that states are explicitly listed in the array at top and final states are marked as 1 and non-final states marked as $-1$. (For technical reasons there is an additional state 0 which may be ignored here and state 1 may be treated as the initial state). Each state $s$ points to shared MTBDD node encoding the transition function $\delta(s): \Sigma \rightarrow S$ with each path ending in the next state. Each circular node of MTBDD represents a decision node with indices 0, 1, 2, 3 denoting variables $r_1, r_2, a_1, a_2$. Solid edges lead to true co-factors and dotted edges to false co-factors.

MONA provides a DFA library implementing automata operations including product, complement, projection and minimization on SSDFA. Moreover, automata may be constructed from scratch by giving list of states and adding transitions one at a time. A default transition must be given to make the automaton total. Tools MONA and DCVALID use eager minimization while converting formula into SSDFA.

**Remark 1:** DFA in Figure 5 also denotes a Output-nondeterministic Mealy machine with input alphabet $(r_1, r_2)$ and output alphabet $(a_1, a_2)$. Automaton is nondeterministic in its output as $\delta(1, (1,1,0)) = 2$ and $\delta(1, (1,0,1)) = 3$.

We use SSDFA to efficiently synthesize the MPS and MPHOS for the DC-Synth specification $(I, O, D^h, D^s)$, without actually expanding the specification automata into game graph. The use of SSDFA leads to significant improvement in the scalability and computation time of the tool.

### D.1 Computing Maximally Permissive Supervisor (MPS)

Recall the synthesis method in Section 4. Let the hard requirement automaton be $A(D^h) = (S, 2^{I \cup O}, \delta, F)$. We construct the maximally permissive supervisor by iteratively applying $Cpre(A(D^h), X)$ to compute set of winning states $G$, as outlined section 4.1. This requires efficient implementation of $Cpre(A(D^h), X)$ over SSDFA $A(D^s)$. The symbolic algorithm for $Cpre$ marks, (a) each leaf node representing state $s$ by truth value of $s \in X$, (b) each decision node associated with an input variable with $AND$ of its children’s value, and (c) each decision node associated with output variable with $OR$ of its children’s value. The
computation is carried out bottom up on MTBDD and takes time $|MTBDD|$, where $|MTBDD|$ is the number of BDD nodes in it. In contrast the enumerative method for implementation of $C_{pre}$ would have taken time of the order of $2^{|I\cup O|}$.

Next we compute the automaton $MPS(D^h) = (G \cup \{r\}, 2^{|I\cup O|}, G, \delta')$ by only retaining transitions between the winning states $G$. Here $r$ is the unique reject state introduced to make the automaton total. We consider the following two methods.

- **Enumerative method**: $MPS(D^h)$ is constructed from $A(D^h)$ by adding a transition at a time as follows: for any $s \in G$ if $\delta(s, (i, o)) \in G$ then $(s, (i, o), \delta(s, (i, o))) \in \delta'$. Clearly, this algorithm has time complexity $|S| \times 2^{|I\cup O|}$. Finally, we make $A_{mps}$ total by adding all the unaccounted transitions from any state to the reject state $r$.

- **Symbolic method**: in this method, the MTBDD of $A(D^h)$ is modified so that each edge pointing to a state in $S - G$ is changed to go to the reject state $r$. Note that this makes states in $S - (G \cup \{r\})$ inaccessible. Now this modified SSDFA is minimized to get rid of inaccessible states and to get smaller MPS.

The time complexity of this computation is $O(|MTBDD|)$ for modifying the links and $N.t.log(N)$ for minimization where $N$ is number of states and $t$ is the size of alphabet in $A(D^h)$.

In Table 3 we give experimental results comparing the computation of $MPS(D^h)$ using the two algorithms. It can be seen that the symbolic algorithm can be faster by several orders of magnitude. This is because we do not construct the MPS from scratch; instead we only redirect some links in MTBDD of $A(D^h)$ which is already computed. The Mine-pump specification used in the Table 3 is given in Section 5.3.

**D.2 Computing $H$-Optimal Supervisor (MPHOS)**

In this step we compute the MPHOS from MPS. For a given maximally permissive supervisor MPS, a QDDC formula $D$ and an integer parameter $H$. We get the $H$-optimal sub-supervisor of MPS called MPHOS by iteratively computing $Val(s, p+1)$ from $Val(s, p)$ for $0 \leq p < H$ as outlined in Section 4.2. This step can be denoted by $VAL_{pre}(A_{Arena})$.

**Remark 2**: For $A_{Arena}$ a transition has the form $\delta(s, (i, o, v))$ with $i \in 2^I$, $o \in 2^O$, $v \in 2^w$. However, from the definition of $Ind(D^*, w)$, the value of $w$ is uniquely determined by $(s, (i, o))$ in the corresponding automaton $A(Ind(D^*, w))$. Hence we can abbreviate the transition as $\delta(s, (i, o))$.

\footnote{4 Note that the tool DCSynth in general allows a lexicographical list of soft requirement, it is basically a lexicographical list of several QDDC formulas. The tool DCSynth implements a MPHOS computation based on this lexicographical (or with explicit weight to each soft requirement) list by using the weight for each transition as the sum of weights of all the soft requirement being satisfied on that transition. The tool also allows the discounting factor $\gamma$ which is used to give higher weight to the requirements being satisfied in near future.}
Table 3. MPS Synthesis: Enumeration vs symbolic method (time in seconds). For $A(D^h)$ we give number of states and time to compute it from the QDDC hard requirement formula. For $MPS(D^h)$ we give its number of states and time to compute it using the two methods. $S_t$, $T_s$, $En$ and $Sy$ represent total no. of states, time in seconds, enumerative method and symbolic method respectively. The Example $Arb_{hard}(n,k)$ represents the specification Type0($Arb(n,k,n)$) and $Arb_{soft}(n,k)$ represents the example Type2($Arb(n,k,n)$).

| Example                  | Hard Requirement | $A(D^h)$ | MPS($D^h$) |
|--------------------------|------------------|----------|------------|
|                          |                  | $S_t$    | $T_s$      | $S_t$ | $T_s$ | $T_s$ |
| $Arb_{hard}(4,4)$        | ARBHARD(4,4)     | 177      | 0.04       | 126   | 0.025563 | 0.002033 |
| $Arb_{hard}(5,5)$        | ARBHARD(5,5)     | 2103     | 0.43       | 1297  | 0.59    | 0.04   |
| $Arb_{hard}(6,6)$        | ARBHARD(6,6)     | 31033    | 9.22       | 16808 | 42.75   | 0.91   |
| $Arb_{soft}(4,2)$        | ARBINV(4)        | 3        | 0.016      | 2     | 6.2E-4  | 7.6E-5 |
| $Arb_{soft}(5,3)$        | ARBINV(5)        | 3        | 0.020      | 2     | 1.9E-3  | 1.2E-4 |
| $Minepump(8,2,10,1)$     | MineAssume(2,10,1) | 271     | 0.08       | 211   | 1.4E-2  | 5.8E-3 |

Now to compute $MPHOS$ we again have two methods: one is enumerative and other is symbolic method. We give the algorithm and associated complexity results for one value iteration (i.e. for $VALpre$ followed by $O_{max}$ computation. Let $Q$ be the set of states of $A^{Arena}$.

- **Enumerative Method:** As given in Step (3) of synthesis method, for each state $s$ we need to enumerate all paths starting from $s$ to get $Val(s,p + 1)$ from $Val(s,p)$, which will take time of the order of $2^{|I\cup O|} \times k$, where $k$ is the number of soft requirements (In this paper $k$ is assumed to be 1). Similar complexity will be required to get the list of transitions with maximum values denoted as $o_{max}$ (Note that there can be multiple transitions with same $o_{max}$, all such transitions will be included in MPHOS). Hence, As the algorithm terminates after $H$ iterations the total time complexity of entire algorithm for $H$ iteration is $|Q| \times 2^{|I\cup O|} \times H$ (for $k = 1$).

- **Symbolic method:** For this optimization to be applicable we assume that in MTBDD representation of $A^{Arena}$, all the input variables occur before the output variables $O$ and the indicating variable $w$ (in general it can be a set if $k > 1$). A node in MTBDD is called a *frontier node* if it is labelled with an output or a witness variable, and all its ancestors are labelled with input variables. For example, in Figure 5(b), these are nodes labelled 2 (they happen to occur at same level in this example). For each frontier node enumerate each path $\pi$ within the MTBDD below the frontier node (this fixes values of $(o,w) \in 2^O \times 2^W$ occurring on $\pi$ as well as next state $s'$). Update the optimal $o_{max}$ as well as next state $s_n$ based on $wt(o,v)$ for paths seen so far. This takes time $O(d_f \times k)$ where $d_f$ is the number of paths in $MTBDD$ below the frontier node $f$. This optimal output $o_{max}(f)$ as well as next state
for each value iteration is stored in each frontier node \( f \). The total time taken is \( O(d_{\text{output}} \times H) \) where \( d_{\text{output}} = \sum_{f \in F} d_f \) and \( F \) is the set of all frontier nodes. \( H \) is the number of steps in value iterations.

In second step, for each state \( s \in Q \), enumerate each path from state \( s \) to a frontier node \( f \). This fixes the valuation of input \( x \). Insert a transition \( \delta_{\text{mphos}}(s, (x, o_{\text{max}})) = s_o \) to \( A^{\text{mphos}} \). Let the total number of paths up to frontier nodes be \( d_{\text{input}} \). Then the second step takes time \( O(d_{\text{input}} + |Q|) \) where time taken to insert a transition in \( A^{\text{mphos}} \) is assumed to be constant.

Hence total time for entire algorithm is \( A^{\text{mphos}} \) is \( O(d + |Q|) \times H \) where \( d \) is total number of paths in MTBDD of \( A^{\text{Arena}} \) (here \( k \) is assumed to be 1).

It may also be noted that in worst case, the total number of MTBDD paths \( d \) is of size \( O(2^{|I|+|O|}) \) and two algorithms have comparable complexity. But in most cases, the total number of MTBDD paths \( d \ll 2^{|I|+|O|} \) and the symbolic algorithm turns out to be more efficient.

### D.3 Computing a Controller using default value

The controller can be computed from MPHOS for a given default value order \( ord \), using the similar algorithm as given for MPHOS computation. Here we assume that the default values provided are the soft requirements and \( H \) is equal to 1. So the MPHOS computation algorithm will try to choose those transitions with outputs that locally satisfy the default values given in \( ord \). As the \( ord \) provides default values for every output variable, so there will always be a unique output that will maximally satisfy the default value. Hence, the output will always be a deterministic Mealy machine i.e., we will get a controller.

### E Comparison with Other tools

In Table 4 we have compared the performance of DCSynth with few leading tools for LTL synthesis. The examples in QDDC are manually translated into bounded LTL properties for giving them as input to Acacia+ [5] and BoSy [11]. We have only considered examples with hard requirements as these tools do not support soft requirements. The on-line version of BoSy tool was used which enforces a maximum timeout of 600 seconds. For other tools, a local installation on Linux (Ubuntu 16.04) system with Intel i5 64 bit, 2.5 GHz processor and 4 GB memory was used with a time out of 3600 seconds. In this comparison DCSynth was used with symbolic algorithm for both MPS and MPHOS computation. Note that for these examples the MPHOS algorithm will always terminate after 1 iteration only, as the examples do not have soft requirements, so DCSynth chooses one of the possible outputs from the MPS based on default output order. We have provided default output order for all types of arbiter example as \( a_1 > \ldots > a_i \) and for Mine-pump example it is \( \text{PumpOn} \).

As the comparison table above shows, the DCSynth approach seems to outperform the state-of-the-art tools in scalability and controller computation time.
Table 4. Comparison of Synthesis in Acacia+, BoSy and DCSynth, in terms of controller computation time and memory and number of states of the controller automaton. Minepump as well as Arb\textsuperscript{tok} (n) specifications can be found in Appendix A.1.

| Hard Requirement | Acacia+ | BoSy | DCSynth |
|------------------|---------|------|---------|
|                  | time(Sec) | Memory / States | time(Sec) | Memory / States | time(Sec) | Memory / States |
| Arb\textsuperscript{hard}(4, 4) | 0.4 | 29.8/ 55 | 0.75 | -/4 | 0.08 | 9.1/ 50 |
| Arb\textsuperscript{hard}(5, 5) | 11.4 | 71.9/ 293 | 14.5 | -/8 | 5.03 | 28.1/ 432 |
| Arb\textsuperscript{hard}(6, 6) | TO | - | TO | - | 80 | 1053.0/ 4802 |
| Arb\textsuperscript{tok}(7) | 9.65 | 39.1/ 57 | TO | - | 0.3 | 7.3/ 7 |
| Arb\textsuperscript{tok}(8) | 46.44 | 77.9/ 73 | - | - | 2.2 | 16.2/ 8 |
| Arb\textsuperscript{tok}(10) | NC | - | - | - | 152 | 82.0/ 10 |
| Mine-pump | NC | - | TO | - | 0.06 | 50/ 32 |

Experiments with BoSy are using online version.

\textsuperscript{a} TO=timeout(DCSynth and Acacia+ 3600secs, BoSy 600secs)
\textsuperscript{b} NC=synthesis inconclusive

This is largely due to the pragmatic design choices made in the logic QDDC and tool DCSynth.

It can also be seen that BoSy often results in controller with fewer states. BoSy is specifically optimized to resolve non-determinism to get fewer states. In our case, the tool is optimized to satisfy maximal number of soft requirements. It would be interesting to merge the two techniques for best results.

F Measuring latency using Model Checking

Plethora of synthesis algorithms and optimizations give rise to diverse controllers for the same requirement. In comparing the quality of these different controllers, an important measure is their worst case latency. Latency can be defined as time (number of steps) taken to achieve some desired behaviour. In our framework, for latency specification, user must give a QDDC formula $D^p$ characterizing execution fragments of interest. For example the QDDC formula $D^p = [\text{req && !ack}]$ specifies fragments of execution with request continuously true but with no acknowledgment. Given a DFA (controller) $M$, the latency goal $\text{MAXLEN}(D^p, M)$ computes $\sup\{e - b \mid \rho, [b,e] \models D^p, \rho \in \text{Exec}(M)\}$, i. e. it computes the length of the longest interval satisfying $D^p$ across all the executions of $M$. Thus, it computes worst case latency for achieving behaviour $D^p$ in $M$. For example, given a synchronous bus arbiter controller Arb, goal $\text{MAXLEN}([\text{req && !ack}], Arb)$ specifies the worst case response time of the arbiter Arb. Tool CTLDC, which like DCSynth and DCVALID is member of DCTOOLS suite of tools, provides efficient computation of $\text{MAXLEN}$ by symbolic search for longest paths as formulated in article [23]. This facility will be used subsequently in the paper to compare the worst case response times achieved by various controllers synthesized under different criteria.
Table 5. Worst Case Response Time Analysis using CTLDC using Response Formula MAXLEN([\texttt{req}_i && \neg \texttt{ack}_i]) computation. The value of $H$ is specified only for $Arb^{soft}$

| Sr.No | Arbiter Variant | Horizon (H) | Computed Response | Value (in cycles) |
|-------|-----------------|-------------|-------------------|-------------------|
| 1     | $Arb^{hard}(5,5)$ | -           | $1 \leq i \leq 5$ | 5                 |
| 2     | $Arb^{hardAssume}(5,3,2)$ | -           | $i = 1$           | 2                 |
|       |                  |             | $2 \leq i \leq 5$ | 3                 |
| 4     | $Arb^{soft}(5,3)$ | ($H = 1$)  | $1 \leq i \leq 4$ | $\infty$         |
| 5     |                  |             | $i = 5$           | 3                 |
| 6     | $Arb^{soft}(5,3)$ | ($H = 2$)  | $1 \leq i \leq 3$ | $\infty$         |
| 7     |                  |             | $4 \leq i \leq 5$ | 3                 |
| 8     | $Arb^{soft}(5,3)$ | ($H \geq 3$) | $1 \leq i \leq 2$ | $\infty$         |
| 9     |                  |             | $3 \leq i \leq 5$ | 3                 |

Table 5 gives worst case latency measurements carried out using tool CTLDC for various controllers synthesized using DCSynth. For Arbiter examples, worst case response time (maximum number of cycles a request remains true continuously, without an acknowledgment) is measured using a CTLDC formula MAXLEN([\texttt{req}_i && \neg \texttt{ack}_i]), for each cell $i$ of various arbiters discussed in section 5. We use arbiter variants with 5 cells (i.e. $1 \leq i \leq 5$) for our experiments.

- The specification $Arb^{hard}$ and $Arb^{hardAssume}$ do not have soft requirements, therefore guided synthesis will choose an arbitrary output from the constructed MPS, without any value iteration (i.e. $H = 1$). The results for these are described as follows
  - $Arb^{hard}(5,5)$ has worst case response time for each cell as 5 cycles, this would happen when all the request lines are continuously on and the controller gives acknowledgment to each cell in round robin fashion.
  - $Arb^{hardAssume}(5,3,2)$ has worst case response for first cell is 2 cycles, whereas for all the other cells it is 3 cycles, provided the assumptions are met. If assumptions are not met, then 3 cycle response cannot be guaranteed (If request from all 5 cells is on continuously). Assumption put a constraint that at most 2 requests can be on at any point of time.

- For the specification $Arb^{soft}(5,3)$ the response requirement is that all the cell should get an acknowledgment within 3 cycles if the request is continuously true (it would be unrealizable if we use only hard requirement). However, a controller which satisfies these requirements as much as possible was generated using DCSynth.
  - For example, $Arb^{soft}(5,3)$ "tries" to give acknowledgment within 3 cycles with higher priority assigned to higher numbered cell (see the description in Section 5). However, when all the requests are on simultaneously then $req_5$ gets the highest priority and hence can always have worst case response time of 3 cycles, but $req_1$ given the lowest priority may end
up with worst case response time of $\infty$ (when the request from higher number cell is always true).

- Another important observation is that DCSynth may generate different controllers for different horizons (value iterations) given for MPHOS computation. More intuitively, as the value of horizon tends to $\infty$, the controller produced reaches closer to the global optimality. This effect can be seen from row number 4–9, where the horizon moves from 1 to more than 2. For horizon 1, DCSynth produces a locally optimal controller and hence the controller produced only guarantees the response time for the highest priority cell (i.e. cell no. 5, see row number 5). For all other cells, the worst case response is $\infty$. When the horizon bound is increased to 2, the controller produced meets the response requirements for 2 cells (i.e. cell no. 4 and 5, see row number 7). Finally, when the bound is increased to 3 or more, the controller produces guarantees the worst case response for 3 cells (i.e. cell no. 3, 4 and 5 see row number 9). It can be seen that the maximum number of cells that can meet the 3 cycle response will be 3, in worst case. Therefore, increasing horizon beyond 3 does not change the result.