A novel approach to model Threshold Voltage and Subthreshold Current of Graded-Doped Junctionless-Gate-All-Around (GD-JL-GAA) MOSFETs

1Vidyadhar Gupta, 1Himanshi Awasthi, 1Nitish Kumar, 2Amit Kumar Pandey, and 3Abhinav Gupta

1Department of Electronics and Communication Engineering, Dr. A P J Abdul Kalam Technical University, Lucknow, Uttar Pradesh, 226031, India
2Department of Applied Science and Humanities, Rajkiya Engineering College, Ambedkar Nagar, Uttar Pradesh, 224122, India
3Department of Electronics Engineering, Rajkiya Engineering College, Sonbhadra, Uttar Pradesh, 231206, India

Email: abhinavkit87@gmail.com

Abstract- This present article interprets the analytical models of central channel potential, the threshold voltage, and subthreshold current for Graded-Doped Junctionless-Gate-All-Around (GD-JL-GAA) MOSFETs. The parabolic approximation equation with appropriate boundary conditions has been adopted to solve the 2D Poisson’s equation for determining the central channel potential. The minimum channel potential is obtained by potential channel expression, and it is utilized to determine the threshold voltage and subthreshold current by using the Drift-Diffusion method. The behaviour of GD-JL-GAA MOSFETs has been examined by varying physical device parameters such as doping concentration ($N_{Dn}$), channel thickness ($t_{si}$), oxide thickness ($t_{ox}$), and channel length ratio ($L_1:L_2$). The mathematical analysis shows that the nominal gate leakage current in GD-JL-GAA MOSFETs due to high graded abrupt junction inside the channel region. The analytical model results have been verified with simulation data extracted from a TCAD simulator.

Keywords- Junctionless MOSFETs, Gate-all-around (GAA), Graded Doping (GD), Threshold Voltage ($V_{TH}$), and Subthreshold Current.

1. Introduction
The junctionless (JL) field-effect transistor (FET) has been studied as a most promising alternative device for MOSFETs in nanometre regime [1-2]. Junctionless MOSFET is a device that has no junctions between source/drain and channel. By the merit of their junction free nature, JL devices mitigate process demurs such as abrupt junctions and low thermal budget. The working principle of JL MOSFET is based on the bulk conduction mechanism instead of surface conduction as in conventional MOSFETs. The junctionless transistor has several advantages such as reducing short channel effects (SCEs), high $I_{ON}/I_{OFF}$ ratio, nearly ideal subthreshold slope (60mv/decade), and offer low series resistance between the source and drain [3]. The multigate structure has been proposed to improve gate control over channels and diminished SCEs, such as double gate, triple gate, surrounding gate, and π gate [4].

Multigate JLFETs acquire enhanced mobility, better scalability, higher driving current, good switching characteristics, and better trans-conductance than the conventional MOSFETs. Consequently, many researchers [5-14] have proposed junctionless Double-gate (JL-DG) FETs. Chiang et al. [5] investigated the bulk conduction-based analytical threshold voltage model for double-gate short channel (JL-DG) FETs. It was illustrated that JL-DG FETs exhibit better performance than junction based DG-MOSFETs in terms of DIBL, threshold voltage roll-off, and subthreshold slope. Jin et al. [6] proposed a subthreshold current model for symmetric and asymmetric short channel DG-JL-MOSFETs. They demonstrated the variation of subthreshold characteristics caused by structure asymmetry. The enhancement of carrier transport efficiency is found in the dual-material gate-engineering device [7]. Dual material gate (DMG)-based devices are constructed using different metals with different work functions as gate electrodes. DMG structures have been proposed in DG-JL and surrounding gate all around JL FETs to optimized electrical characteristics [8-9]. Wang et al. [10] proposed the subthreshold current model for DM-DG-JLFETs. Agarwal et al. [11] derived a 2D analytical model for the surface potential of DM-DG-JLFETs. Furthermore, they have derived the expression of threshold voltage for the device. Kumari et al. [12] investigated a 2D analytical model for the subthreshold current of asymmetric DM-DG-JLFETs. Further, they have illustrated the analog and digital performance of DM-DG-JLFETs. Singh et al. [13] reported DG – JLFETs that incorporate dielectric pockets at the source and drain side. They have demonstrated that DP-DG-JLFETs exhibit improved $I_{ON}/I_{OFF}$ drain current ratio, subthreshold swing characteristics, and DIBL over conventional DG-JLFETs. Gola et al.
[14] investigated the effect of substrate bias voltage and induced surface potential on the threshold-voltage of Tri-gate junctionless FETs (TG-JLFETs). In specific, gate-all-around junctionless FETs (GAA-JLFETs) have been reported as promising structures for high-performance devices that considered their gate voltage controllability, exciting scalability, and improved carrier transport mechanism [15-16]. Trivedi et al. [17] investigated reliability issues of dual gate material (DMG) and single gate metal (SGM) junctionless accumulation mode surrounding gate (JAM-SG) FETs. They have reported an effect of interface charges on the device performance of SGM and DGM-JAM-FETs for different temperature variations by simulation results. Abhinav et al. [18] investigated surface potential for junctionless cylindrical surrounding gate (JL-SCG) FETs.

The kinds of literature discussed above are based on uniform doping concentration. Various channel engineering has been reported in JLFETs to deal with SCEs, mobility, and hot carrier degradation effects [5-14]. Kumari et al. [19] analyzed an empirical model for non-uniform doped symmetrical JL-DG MOSFETs. They explored different parameters such as threshold voltage, drain current, subthreshold slope, and DIBL for different peak doping concentrations. Kumari et al. [20] proposed the subthreshold model of Gaussian doped channel double gate JLFETs, including source/drain depletion length. All discussed channel engineering is based on the vertical channel doping profile. Few researchers have reported lateral channel engineering structures to deal with SCEs, mobility, and hot carrier effects [21-22]. Duksh et al. [23] formulated an analytical model of Graded Channel Double gate JLFETs (GC-DG-JLFETs). They derived the expression of subthreshold current, subthreshold swing, and threshold voltage. Based on a literature survey, till now, the analytical modeling of central channel potential, the Threshold voltage ($V_{TH}$), and Subthreshold current of Graded-Doped Junctionless-Gate-all-around (GD-JL-GAA) MOSFETs have not been derived.

This article has proposed the analytical modeling of Centre channel-potential of Graded-Doped Junctionless-Gate-all-around (GD-JL-GAA) MOSFETs using the Poisson Equation with suitable novel boundary conditions. There is the minimum centre channel potential found in the $L_1$ channel region due to low doping concentration. The Threshold voltage ($V_{TH}$) and Subthreshold current are obtained using the minimum centre channel potential. The analytical modeling results have been verified through the TCAD simulation results, where they found excellent agreement between mathematical and simulation results. In
section II, our proposed device structure is defined with physical parameters. The analytical modeling of Centre channel Potential, Threshold Voltage ($V_{TH}$), and Subthreshold Current are derived in Section III. The model variation is written in Section IV and, in the end, concluded our proposed structure in Section V.

2. Device Structure

The schematic view of the GD-JL-GAA MOSFET structure is shown in Fig. 1. The channel region is wrapped by a thin oxide layer and over deposited the gate metal. The channel region is divided into two equal parts of length $L_1$ and $L_2$, as shown in Fig. 1(b). The channel length $L_1$ and $L_2$ are doped with two different doping concentrations, $N_{D1}$ and $N_{D2}$, respectively. The drain side $L_2$ region doping concentration is higher than the source side $L_1$ region doping concentration in this device. The physical parameters of the proposed GD-JL-GAA MOSFET are listed in table 1.

3. Modeling details

3.1 Channel potential modeling:

The channel potential shows no variations with the angular ($\theta$) axis. The channel potential $\psi(r, z)$ of the GD-JL-GAA MOSFET can be obtained by solving the 2D Poisson’s equation in the cylindrical coordinate as [24]:

$$\frac{\partial^2 \phi_n(r, z)}{\partial r^2} + \frac{1}{r} \frac{\partial \phi_n(r, z)}{\partial r} + \frac{\partial^2 \phi_n(r, z)}{\partial z^2} = - \frac{q N_{Dn}}{\epsilon_{si}}$$  \hspace{1cm} (1)

Where, $n = 1 \text{ and } 2$ are used for channel regions 1 and 2, respectively. The potential distribution in all the two-channel regions are written as a parabolic approximation:

$$\phi_n(r, z) = C_{0n}(z) + C_{1n}(z)r + C_{2n}(z)r^2$$  \hspace{1cm} (2)

The coefficients $C_{0n}(z), C_{1n}(z)$, and $C_{2n}(z)$ are obtained by using following the boundary conditions.

$$\left. \frac{\partial \phi_n(r, z)}{\partial r} \right|_{r = \frac{t_{si}}{2}} = \frac{\epsilon_{ox} V_{Gn} - \psi_n(z)}{\epsilon_{si} t_{eff}}$$  \hspace{1cm} (3)
\[
\frac{\partial \phi_n(r, z)}{\partial r} \bigg|_{r = \frac{t_{si}}{2}} = 0
\]

(5)

Where,

\[
t_{eff} = \frac{t_{si}}{2} \ln \left(1 + \frac{2t_{ox}}{t_{si}}\right)
\]

(6)

\[
V_{Gn} = V_{gs} - V_{fbn}
\]

(7)

\[
V_{f_{bn}} = \phi_M - \left(\chi_{Si} + \frac{\epsilon_{g(si)}}{4} - q\ln \left(\frac{N_{Dn}}{n_i}\right)\right)
\]

(8)

Now, the parabolic approximation equation coefficients are obtained by using the Eq. (2) and above boundary conditions for n\textsuperscript{th} channel potential as:

\[
C_{0n}(z) = \phi_n(z)
\]

(9)

\[
C_{1n}(z) = 0
\]

(10)

\[
C_{2n}(z) = \frac{\epsilon_{ox}}{\epsilon_{si}t_{si}t_{eff}} \left(V_{Gn} - \frac{(\phi_n(z) + \frac{\epsilon_{ox}t_{si}}{4t_{si}t_{eff}}V_{Gn})}{1 + \frac{\epsilon_{ox}t_{si}}{4t_{si}t_{eff}}}\right)
\]

(11)

By utilizing the above Eqs. (9) – (11) in Eq. (2), and solving the Eq. (1) using the obtained condition from Eq. (2) as \(\phi_{Gn}(z)\):

\[
\frac{\partial^2 \phi_{Cn}(z)}{\partial z^2} - \frac{({\phi_{Cn}(z) - \alpha_n})}{\lambda^2} = 0
\]

(12)

Where,

\[
\lambda = \sqrt{\frac{\epsilon_{si}t_{si} + \epsilon_{ox}}{4\epsilon_{ox}}}
\]

(13)

\[
\alpha_n = \frac{qN_{Dn}\lambda^2}{\epsilon_{si}} + V_{Gn}
\]

(14)

By solving the Eq. (12), the channel potential of the channel regions L\textsubscript{1} and L\textsubscript{2} can be obtained as:
\[ \phi_{C_1}(z) = A_1 e^{\frac{z}{\lambda}} + B_1 e^{-\frac{z}{\lambda}} + \alpha_1 \]  
\[ \phi_{C_2}(z) = A_2 e^{\frac{(z-L_1)}{\lambda}} + B_2 e^{-\frac{(z-L_1)}{\lambda}} + \alpha_2 \]  
\[ \phi_{C_1}(0,0) = Vb_i_1 \]  
\[ \phi_{C_2}(0,L) = Vb_i_2 + V_{ds} \]  
\[ \phi_{C_1}(0,L_1) = \phi_{C_2}(0,L_1) \]  
\[ \frac{\partial \phi_{C_1}(z)}{\partial z} \bigg|_{z=L_1} = \frac{\partial \phi_{C_2}(z)}{\partial z} \bigg|_{z=L_1} \]  

Where,

\[ Vb_i_1 = V_t \ln \left( \frac{N_{D_1}}{n_i} \right) \]  
\[ Vb_i_2 = V_t \ln \left( \frac{N_{D_2}}{n_i} \right) \]  

\[ A_1 = \frac{(Vb_i_2+V_{ds}-\alpha_2)-(\alpha_1-\alpha_2)cosh \left( \frac{L_1}{\lambda} \right) -(Vb_i_1-\alpha_1)e^{-\frac{L}{\lambda}}}{2sinh \left( \frac{L}{\lambda} \right)} \]  
\[ B_1 = \frac{(Vb_i_2-\alpha_1)e^{\frac{L}{\lambda}}-(Vb_i_2+V_{ds}-\alpha_2)+(\alpha_1-\alpha_2)cosh \left( \frac{L_1}{\lambda} \right)}{2sinh \left( \frac{L}{\lambda} \right)} \]  

\[ A_2 = A_1 e^{\frac{L_1}{\lambda}} + \frac{(\alpha_1-\alpha_2)}{2} \]  
\[ B_2 = B_1 e^{-\frac{L}{\lambda}} + \frac{(\alpha_1-\alpha_2)}{2} \]  

The minimum channel potential location \((z_{min})\) in the \(z\) direction can be obtained as:

\[ \frac{\partial \phi_{C_n}(z)}{\partial z} = 0; \]
\[ Z_{\text{min}} = \frac{\lambda}{2} \ln \left( \frac{B_2}{B_n} \right) \] (28)

Using the Eq. (28) into Eqs. (15) and (16), the minimum channel potential \( \psi_{C_n(Z_{\text{min}})} \) can be found as:

\[ \psi_{C_n(Z_{\text{min}})} = 2\sqrt{A_nB_n} + \alpha_n \] (29)

### 3.2 Threshold Voltage (\( V_{\text{TH}} \)) formulation:

The minimum gate voltage is required to apply in the device to become in ON-state is known as the threshold voltage. The threshold voltage (\( V_{\text{TH}} \)) for the GD-JL-GAA MOSFETs has been formulated when the minimum channel potential equals the Fermi potential value (\( V_{\text{bi}} \)) [23, 25]. According to equation (29), the minimum channel potential occurred in region 1. Thus, the threshold voltage (\( V_{\text{TH}} \)) expression can be written as:

\[ \phi_{C1(z_{\text{min}})|V_{gs}=V_{\text{TH}}=V_{\text{bi}}} \] (30)

\[ V_{\text{TH}} = \left\lfloor \frac{-q + \sqrt{q^2 - 4pr}}{2p} \right\rfloor \] (31)

Where,

\[ p = \frac{2-2\cosh \left( \frac{L}{\lambda} \right)}{\sin^2 h \left( \frac{L}{\lambda} \right)} \] (32)

\[ q = \frac{(a_1-a_2)(e^L-1)+(a_1-a_2+a_3-1)(1-e^{-L})}{\sin^2 h \left( \frac{L}{\lambda} \right)} - (2a_3) \] (33)

\[ r = \frac{(a_1-a_2)^2+2(a_1-a_2)a_3\cosh \left( \frac{L}{\lambda} \right)+a_3^2}{\sin^2 h \left( \frac{L}{\lambda} \right)} + (a_3)^2 \] (34)

\[ a_1 = Vbi_2 + V_{ds} - \frac{qN_Dz_2}{\epsilon_{si}} + V_{fb2} \] (35)

\[ a_2 = \left( \frac{qN_Dz_3}{\epsilon_{si}} - \frac{qN_Dz_2^2}{\epsilon_{si}} + V_{fb2} - V_{fb1} \right) \cosh \left( \frac{L_2}{\lambda} \right) \] (36)

\[ a_3 = \frac{qN_Dz_1}{\epsilon_{si}} - Vbi_1 - V_{fb1} \] (37)
3.3 Subthreshold Current:

The calculation of subthreshold current based on minimum channel potential (similar from [26]) can be evaluated by using the drift-diffusion equation as:

\[
I_{ds} = \frac{2\pi q \mu t_{si} N_i'}{Z} \left( 1 - e^{-\frac{V_{ds}}{V_{t}}} \right) \int_{0}^{L_2} \int_{0}^{L_1} e^{-\frac{q\phi C_1(z_{min})}{kT}} dz \int_{0}^{L_1} e^{-\frac{q\phi C_2(z_{min})}{kT}} \right) dr
\]


(38)

4. Model validation and Discussion:

In this section, the proposed analytical modeling of GD-JL-GAA MOSFETs have been presented and validated with TCAD device simulator results. The following models are incorporated in the proposed GD-JL-GAA MOSFETs structure during the simulation at room temperature. Such as Concentration-dependent mobility model, High field-saturation mobility model, Lombardi (CVT) mobility, Fermi-Dirac, and Shockley-Real-Hall (SRH) recombination with auger models [27]. The quantum effects have been ignored in this work, as the results are unnecessary for more comprehensive than 5nm channel thickness and 10nm channel length [28]. The constant current method is used for the threshold voltage extraction. Fig. 2 demonstrates the electrostatic channel potential along the channel length for graded-doped and uniformly doped JL-GAA MOSFETs. As we observe from the figure, central channel potential is found to pull down in graded channel devices, suggesting that the source side barrier height increased. It is also expressed that the minimum potential transfers towards the source side in the graded-doped (GD) device. As a result, the GD-JL-GAA MOSFETs should have better immunity for short channel effects (SCE’s) than uniformly doped JL-GAA MOSFETs. Fig. 3 illustrates the variations of central channel potential along the channel length for various ratios of L_{1}:L_{2}. It is executed from the figure that the source channel’s barrier height increases with the change in the ratio of L_{1}:L_{2}. It occurred due to an increase in the length of L_{1}. The minimum central potential moves towards the drain side because of increased doping concentrations on the drain side. Thus, the L_{1}:L_{2} ratio may be useful as an extra parameter for optimizing the device’s threshold voltage. Fig. 4 shows the variation of central channel potential against the channel length. It is seen that the barrier height increases at the source end as channel length increases because the gate control over the channel charges increased. Thus, the long channel length
shows better immunity towards SCE's. Fig. 5 displays the channel potential variation against the channel length for distinct values of channel thickness. It has been observed from the figure, when the channel thickness increases, the minimum channel potential is pulled up, which indicates that the gate control over the channel losses gradually. It happened because a smaller thickness of the channel would be more efficient in achieving volume depletion at zero gate voltage. Thus, GD-JL-GAA MOSFETs have better immunity towards SCE's for a channel having a low thickness. Fig. 6 demonstrates the channel potential with the channel length for different values of oxide thickness. It is noticed that the source channel barrier height lowers as the oxide thickness increments, which indicates that the gate control over the channel charges losses gradually with the thickness of the oxide. Thus, the minimum oxide thickness is better for immunity towards SCE's. Fig. 7 present the variation in threshold voltage along the channel length for unlike value of doping concentration in region 1 of the channel, N_{D1}. It has been observed from figure 7 that the threshold voltage is higher at a lower doping concentration of region 1. Higher threshold voltage indicates a more considerable barrier height between the source and channel for low doping concentration of region 1 than high doping concentration. As a result, GD-JL-GAA MOSFETs are more towards the SCE's mitigation. Fig. 8 illustrates the threshold voltage against the channel length for various values of channel thickness (t_{si}).

As we have discussed in figure 5, as the t_{si} increases, the gate gradually loses its control over the channel charge. This effect attributes to a reduced threshold voltage for a higher t_{si}, as demonstrated in figure 8 that degrades subthreshold characteristics. Thus, a thinner channel is required to diminish leakage current. Fig. 9 shows the variation of threshold voltage with oxide thickness along the channel length. This figure reflects that the gate control over the channel charges decreases as oxide thickness increases, leading to the reduced threshold voltage. Fig. 10 displays the subthreshold current with gate voltage for the uniformly doped and graded-doped (GD) JL-GAA MOSFETs. It is observed from figure 10 that the OFF-state current (I_{OFF}) reductions with a drop in the doping concentration of region 1 of the channel, N_{D1}. It happened because of the higher source to channel barrier height for the channel-modulated device, as seen in figure 2. Hence, the leakage current is insignificant in GD-JL-GAA MOSFETs. Fig. 11 demonstrates the variation of subthreshold current against gate voltage for distinct channel length values. This plot reflects that the I_{OFF} significantly decreased when the channel length is increased from 20nm to 40nm. It occurred due to the barrier height being raised between the source and channel. Hence, the SCE is immune at a longer channel length. Fig. 12 illustrates the
variation of subthreshold current against gate voltage, unlike channel thickness values for graded channels. It is noticed that the gate loses its control over the channel for the thicker channel, and it is leading to a higher gate leakage current. Further, it is also observed from Fig. 13 that more increased oxide thickness leads to a significant gate leakage current due to loss of gate controllability.

5. Conclusion

In this article, the channel potential, the Threshold voltage, and Subthreshold current of Graded-Doped Junctionless-Gate-all-around (GD-JL-GAA) MOSFETs have been presented. The impact of different device physical parameters such as L1 region doping concentration, channel length, channel thickness, oxide thickness, and channel length ratio L1:L2 have been examined. The L1 region doping concentration and channel length ratio L1:L2 have been found as essential physical parameters that can be changed for optimizing device performance. Simulation results have validated the model results.

Funding Statement

This work did not receive a financial support.

Conflict of Interest

The authors declare that there is no conflict of interest regarding the publication of this paper.

Author Contribution

All authors have made substantial contributions to the conception and design, or acquisition of data, or analysis and interpretation of data; have been involved in drafting the manuscript or revising it critically for important intellectual content; and have given final approval of the version to be published. Each author has participated sufficiently in the work to take public responsibility for appropriate portions of the content. All authors read and approved the final manuscript.

Availability of data and material

The data and material are available within the manuscript.

Compliance with ethical standards

The authors declare that all procedures followed were in accordance with the ethical standards.

Consent to participate
All the authors declare their consent to participate in this research article.

**Consent for Publication**

All the authors declare their consent for publication of the article on acceptance.

**References**

1. Lee CW, Borne A, Ferain I, Afzalian A, Ran R, Akhavan ND, Razavi P, and Colinge JP (2010) High-temperature performance of silicon functionless MOSFETs. IEEE Trans. Electron Devices 57 (3):620–625

2. Su CJ, Tsai TI, Lin ZM, Lin HC, and Chao TS (2011) Gate-all-around junctionless transistors with heavily doped polysilicon nanowire channel. IEEE Electron Device 32 (4):521–523

3. Chen Z, Xiao Y, Tang M, Xiong Y, Huang J, Li J, Gu X, Zhou Y (2012) Surface-potential-based drain current model for long channel junctionless double gate MOSFETs. IEEE Trans. Electron Devices 59(12):3292–3298

4. Colinge JP (2004) Multiple-gate SOI MOSFETs. Solid-State Electron. 48:897

5. Chiang T-K (2012) A quasi-two-dimensional threshold voltage model for Short-Channel Junctionless. IEEE Trans Electron Devices 59:2284–2289.

6. Jin X, Liu X, Kwon HI, Lee JH, Lee JH (2013) A subthreshold current model for nanoscale short channel junctionless MOSFETs applicable to symmetric and asymmetric double-gate structure. Solid State Electron 82:77–81.

7. Lou H, Zhang L, Zhu Y, Lin X, Yang S, He J, and Chan M (2012) A junctionless nanowire transistor with a dual-material gate IEEE Trans. Electron Devices 59:1829

8 Chiang T-K (2012) A New Quasi-2-D Threshold Voltage Model for Short-Channel Junctionless Cylindrical Surrounding Gate (J-LCSG) MOSFETs IEEE Trans. Electron Devices 59:3127

9. Saurabh S and Kumar M (2011) Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field Effect Transistor. IEEE Trans. Electron Devices 58:404-410

10. Wang P, Zhuang Y, Li C, Li Y, Jiang Z (2014) Subthreshold behavior models for nanoscale junctionless double-gate MOSFETs with dual-material gate stack. Jpn J Appl Phys 53:084201

11. Agrawal AK, Koutilya PNVR, Jagadesh Kumar M (2015) A pseudo 2-D surface potential model of a dual material double gate junctionless field effect transistor. J Comput Electron 14:686–693.
12. Kumari V, Modi N, Saxena M, Member S (2015) Theoretical investigation of dual material Junctionless double gate transistor for analog and digital performance. IEEE Trans Electron Devices 62: 2098–2105

13. Balraj S, Deepti G, Ekta G, Sanjay K, Kunal S, Satyabrata J (2016) Dielectric pocket double gate junctionless FET: a new MOS structure with improved subthreshold characteristics for low power VLSI applications. J Comput Electron. DOI 10.1007/s10825-016-0808-3

14. Deepti G, Balraj S, Pramod K (2017) A threshold voltage model of tri- gate junctionless field Effect transistor including Substrate Bias Effects. IEEE transactions on Electron Devices. 3534 - 3540

15. Liu TY, Pan FM, Sheu JT. (2015) Characteristics of gate-all-around junction less polysilicon nanowire transistors with twin 20-nm gates. IEEE J Electron Dev (3) :405-9

16. Djeffal F, ghoggali Z Dibi Z, Lakhdar N (2009) Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot carrier induced interface charges. Micro electron Reliab (49) :377-81

17. Nitin T, Halder S, Deswal SS, Gupta M, and Gupta RS (2019) Interface trap- depended linearity assessment in single and dual metal gate junctionless accumulation mode (surrounding gate) nanowire MOSFET. Applied Physics A 125:352

18. Abhinav, Manish S, Amrish K, Sanjeev R (2017) Analytical Model and Performance Investigation of Electric Potential for Junctionless Cylindrical Surrounding Gate (JLCSG) MOSFET. 4th International Conference on Signal Processing and Integrated Networks (SPIN). DOI: 10.1109/SPIN.2017.8049955

19. Kumari V, Kumar A, Saxena M, Member S (2018) Empirical model for nonuniformly doped symmetric double-gate Junctionless transistor. IEEE Trans Electron Devices 65:314–321

20. Kumari V, Kumar A, Saxena M, Gupta M (2018) Super lattices and microstructures study of Gaussian doped double gate Junction Less (GD-DG- JL) transistor including source drain depletion length: model for sub-threshold behavior. Superlattice Microst 113:57–70.

21. Goel E, Kumar S, Singh K, Singh B, Kumar M, Jit S (2016) 2-D analytical modeling of threshold voltage for Graded-Channel dual material double-gate MOSFETs. IEEE Trans Electron Devices 63 (3): 966-973

22. Goel E, Kumar S, Singh B, Singh K, Jit S (2017) Two-dimensional model for subthreshold current and subthreshold swing of graded channel dual-material double-gate (GCDMDG) MOSFETs. Superlattice Microst 106:147–155

23. Duksh YS, Singh B, Gola D, Tiwari PK, and Jit S (2020) subthreshold Modeling of Graded Channel Double Gate Junction less FETs. Silicon. http://doi.org/10.1007/s12633-020-00514-1
24 Dubey S, Santra A, Saramekala G, Kumar M, and Tiwari PK (2013) An analytical threshold voltage model for triple-material cylindrical gate-all-around (TM-CGAA) MOSFETs,” IEEE Trans. on Nanotech. 12 (5)

25 Gupta SK (2015) Threshold voltage model of junctionless cylindrical surrounding gate MOSFETs including fringing field effects,” Superlattices and Microstructures (88) : 188-197

26. Kumari V, Modi N, Saxena M, and Gupta M (2015) Theoretical investigation of dual material Junctionless double gate transistor for analog and digital performance. IEEE Trans Electron Devices 62(7):2098–2105

27. ATLAS User’s Manual, Silvaco Inc. (2016)

28. Querlioz, D., Martin, JS. Huet, K., Bournet, A., Aubry-Fortuna, V., Chassat, C. (2007) on the ability of the particle Monte Carlo technique quantum effects in nano-MOSFET simulation. IEEE Trans. Electron Device. https://doi.org/10.1109/TED.2007.902713
Fig 1: Schematic structure of (a) 3D-view and (b) 2D-view of GD-JL-GAA MOSFETs
Table- I: The physical parameters of GD-JL-GAA MOSFET device used for the simulations and analytical models.

| Symbol | Parameter                                | Value                              |
|--------|------------------------------------------|------------------------------------|
| $L_{ch}$ | Channel Length                           | 20-40nm                            |
| $t_{si}$ | Channel Thickness                        | 8-12nm                             |
| $t_{ox}$ | Oxide Thickness                         | 1-3nm                              |
| $N_{D1}$ | Source side doping concentration         | $6 \times 10^{18}$ cm$^{-3}$-$1 \times 10^{19}$ cm$^{-3}$ |
| $N_{D2}$ | Drain side doping concentration          | $1 \times 10^{19}$ cm$^{-3}$      |
| $n_i$   | Intrinsic carrier concentration          | $1.45 \times 10^{10}$ cm$^{-3}$   |
| $\phi_M$ | Gate Metal-work function                | 5.1eV                              |

Fig. 2: Channel potential variation along the channel length for different doping concentrations.
Fig. 3: Channel potential variation along the channel length for different channel length ratio L1:L2.

Fig. 4: Channel potential variation along the channel length for various channel length.
Fig. 5: Channel potential variation along the channel length for different channel thickness.

Fig. 6: Channel potential variation along the channel length for different oxide thickness.
Fig. 7: Threshold voltage variation along the increasing channel length for different doping concentrations.

Fig. 8: Threshold voltage variation along the increasing channel length for different channel thickness.
**Fig. 9:** Threshold voltage variation along the increasing channel length for different oxide thickness

**Fig. 10:** Variation of Subthreshold current ($I_{DS}$) with gate voltage ($V_{GS}$) for different doping concentrations
Fig. 11: Variation of Subthreshold current ($I_{DS}$) with gate voltage ($V_{GS}$) for different channel length

Fig. 12: Variation of Subthreshold current ($I_{DS}$) with gate voltage ($V_{GS}$) for different channel thickness
Fig. 13: Variation of Subthreshold current ($I_{DS}$) with gate voltage ($V_{GS}$) for different oxide thickness