Article

Pseudo-Static Gain Cell of Embedded DRAM for Processing-in-Memory in Intelligent IoT Sensor Nodes

Subin Kim and Jun-Eun Park

Department of Electronics Engineering, Chungnam National University, Daejeon 34134, Korea; tnqls3409@cnu.ac.kr
* Correspondence: juneun@cnu.ac.kr

Abstract: This paper presents a pseudo-static gain cell (PS-GC) with extended retention time for an embedded dynamic random-access memory (eDRAM) macro for analog processing-in-memory (PIM). The proposed eDRAM cell consists of a two-transistor (2T) gain cell with a pseudo-static leakage compensation that maintains stored data without charge loss issue. Hence, the PS-GC can offer unlimited retention time in the same manner as static RAM (SRAM). Due to the extended retention time, bulky capacitors in conventional eDRAM are no longer needed, thereby, improving the area efficiency of eDRAM-based analog PIMs. The active leakage compensation of the PS-GC can effectively hold stored data even in a deep-submicron process that show significant leakage current. Therefore, the PS-GC can accelerate write-access time and read-access time without concern of increased leakage current. The proposed gain cell and its 64 × 64 eDRAM macro were implemented in a 28 nm CMOS process. The bitcell of the proposed gain cell has 0.79- and 0.58-times the area of those of 6T SRAM and 8T STAM, respectively. The post-layout simulation results demonstrate that the eDRAM maintains the pseudo-static operation with unlimited retention time successfully under wide range variations of process, voltage and temperature. At the operating frequency of 667 MHz, the eDRAM macro achieved an operating voltage range from 0.9 to 1.2 V and operating temperature range from −25 to 85 °C regardless of the process variation. The post-layout simulated write-access time and read-access time were below 0.3 ns at an operating temperature of 85 °C. The PS-GC consumes a static power of 2.2 nW/bit at an operating temperature of 25 °C.

Keywords: processing-in-memory (PIM); gain-cell embedded DRAM (eDRAM); pseudo-static leakage compensation (PSLC)

1. Introduction

In recent years, studies have extensively investigated energy-efficient hardware for deep neural network (DNN) applications. One such approach is the processing-in-memory (PIM) or computing-in-memory architecture that realizes efficient data processing to overcome the memory-processor bottleneck. A low-power and compact implementation of a DNN with PIM can be used to realize intelligent Internet-of-Things (IoT) sensor nodes, as illustrated in Figure 1.

Many studies have implemented PIM based on static random-access memory (SRAM) due to its logic compatibility and high operation speed [1–7]. However, SRAM-based PIMs have the limitations of low bit density and large silicon area [1,2]. As an alternative, some studies have adopted next-generation nonvolatile memories, such as resistive RAM [8,9] or phase-change RAM [10]; however, these cannot easily be employed in general CMOS processes, and they require additional process steps that increase the manufacturing cost.

To overcome these limitations, PIMs with embedded dynamic random-access memory (eDRAM) have been proposed [11–13]. Logic-compatible eDRAMs [14–17] can offer a higher bit density and smaller area than those of the SRAMs. Hence, the eDRAM-based PIM can realize more area-efficient implementation than that of the SRAM-based PIM.
In addition, eDRAM can be implemented in any CMOS process without the use of an additional layer.

![Figure 1. Conceptual block diagram of eDRAM-based PIM used for intelligent IoT sensor nodes.](image)

Unfortunately, eDRAM has a finite data retention time, and it requires a periodic refresh to maintain the stored data [18,19]. Previous eDRAM structures extended the retention time by employing an additional capacitor in the gain cell. However, the multiply-accumulate (MAC) operation in an analog PIM usually requires metal–oxide–metal (MOM) coupling capacitors [3–5], and a sufficiently large capacitor cannot be employed in the gain cell because of the area constraint. In addition, for the same gain cell architecture, process scaling to the ultra-deep submicron scale further reduces the retention time.

As shown in Figure 2, for the same two-transistor (2T) gain cell structure [20,21], the simulated retention time decreases by approximately 300 times as the channel length decreases from 180 to 28 nm owing to an increased leakage current and a reduced parasitic capacitance. Therefore, process-independent retention time extension is required without the use of an additional capacitor in the eDRAM gain cell.

![Figure 2. Retention time of 2T gain cell implemented in 28, 65 and 180 nm processes.](image)

To overcome the retention time issue, 2T [21], 3T [22] and 4T [23] gain cell structures have been investigated. For comparison, they were implemented in the same 28 nm process, as shown in Table 1. The 2T and 3T gain cells have the advantage of a small area. However, their retention times are shorter than 100 ns, making them unsuitable for PIM applications. The retention time of the 4T gain cell was of the order of hundreds of microseconds [23] but was nonetheless insufficient to perform energy-efficient MAC operation in PIM applications without frequent refresh operations.
Table 1. Comparison of the retention times of eDRAM gain cells implemented in a 28 nm process.

| Structure | 2T [21] | 3T [22] | 4T [23] |
|-----------|---------|---------|---------|
| Cell size (µm²) | 0.14 | 0.209 | 0.25 |
| Retention time | 22.4 ns | 50 ns | 154 µs |
| Storage MOS gate | (<1 fF) | (<1 fF) | (<1 fF) |
| Supply voltage | 1.1 V | 1.2 V | 0.7 V |
| Process | 28 nm | 28 nm | 28 nm FD-SOI |

To solve these problems, this paper proposes a PS-GC eDRAM macro implemented in a 28 nm process. The PS-GC comprises a 2T gain cell and 3T pseudo-static leakage compensation (PSLC) that offers static charge storage by compensating the leakage current. The capacitors needed for retention time of data in a conventional eDRAM gain cell can be eliminated, improving the area efficiency and bit density of the eDRAM. The capacitor-free realization of the eDRAM allows analog PIMs to implement a charge-domain operation based on MOM capacitors. The proposed gain cell achieves area reductions of 21% and 42% compared to a 6T SRAM and 8T SRAM with the same process, respectively.

The rest of this paper is organized as follows. Section 2 describes the model and charge-loss mechanism of a conventional 2T1C gain cell. Section 3 presents a methodology to address retention time issue. Section 4 explains the proposed gain cell with PSLC. Section 5 presents the overall architecture of the eDRAM macro and simulation results. Finally, Section 6 presents the conclusions of this paper.

2. Conventional 2T1C Gain Cell and Charge Loss Mechanism

A conventional 2T1C gain cell [21] consists of two transistors and one capacitor, as shown in Figure 3. The transistors M1 and M2 control the write and read operations, respectively. For the data write operation, M1 is activated, and the voltage of the write bitline (WBL) is transferred to the internal storage node (SN). For the data read operation, M2 is activated, and the read bitline (RBL) is maintained at a precharged voltage or discharged depending on the stored data.

During the data hold operation, the WBL and write wordline (WWL) are kept high (“1”). In case of the write operation, the WBL changes to “0” or “1” according to the data to be written, and the WWL is pulled down to “0”. During the read operation, the RBL is precharged to “1” before bit evaluation. The read wordline (RWL) is pulled down to “0” when WWL is kept high. If the value stored in the cell is data “1”, the RBL is discharged, and if it is data “0”, the RBL is maintained.

![Figure 3. Schematic of conventional 2T1C gain cell.](image-url)

During the data hold operation, the retention time of data stored in SN is mainly determined by the capacitance C and leakage current via M1 and M2. The retention time can be extended by increasing the capacitance; however, a larger capacitor requires a larger area, and this reduces the bit density of the eDRAM. An overlaid MOM capacitor can be used to reduce the area overhead [11]; however, it cannot be applied to the eDRAM for...
PIM applications because many analog PIMs use the MOM capacitor for charge-domain computation.

Therefore, the leakage current must be reduced to extend the data retention time. Charge leakage that results in data loss is caused by two reasons. First, assuming that the WBL and WWL are maintained high ("1") during hold operation, the subthreshold current of M1 induces a current into the SN, and the voltage of SN can be increased by the leakage current of M1. If SN stores data “0”, the leakage current of M1 increases its voltage and the stored data flips to “1”, as shown in Figure 3.

Second, the leakage current of M2 from RWL and RBL causes charge injection. If SN stores data “0”, the leakage current of M2 increases its voltage and the stored data flips to “1”. When storing data “1”, the charge stored at SN can be reduced owing to the leakage current during the read operation; however, the charge loss can be compensated by the leakage current of M1 during the standby period. As a result, stored data “1” has a longer retention time than that of stored data “0”, and the retention time of the gain cell is mainly determined by the case of storing “0”.

Figure 4 shows the simulated leakage current waveforms after the write operation. In case of storing data “0”, a large amount of leakage current was injected after the write operation via M1, increasing voltage of SN. Compared with stored data “0”, the leakage current for stored data “1” was negligible, and the data was maintained without significant charge loss.

**Figure 4.** Simulated leakage current after write operation of 2T1C gain cell.

Figure 5 shows the Monte Carlo simulation results of SN voltage during the data hold mode. The leakage current via M1 increases the SN voltage, resulting in the bit flipping from “0” to “1”. On the other hand, when the SN stores data “1”, the voltage was maintained without significant change because the leakage current via M1 maintains SN voltage. Thus, in order to improve the gain-cell usage in PIM applications, the retention time for storing data “0” must be extended by compensating the leakage current of M1.

**Figure 5.** Monte Carlo simulation results of storage node (SN) voltage during the data hold mode of the 2T1C gain cell.
3. Methodology

As discussed in the previous Section 2, bit cells in conventional eDRAMs may cause data flipping instantly after the write operation due to a sub-threshold leakage current, which can be more severe in deep submicron technology [24–28]. Various methods have been suggested to address those issues; however, those approaches resulted in significant area overhead or needed additional voltage boosting circuits. For example, additional bit line or word line were used to reduce the leakage current during data hold mode [29,30]. A boosted word line control voltage was used to reduce the sub-threshold current [23,31]. A large capacitor was used to be robust against the leakage current. The retention time could be extended by the previously suggested methods; however, a refresh operation was still required due to the finite retention time [32,33].

Instead of the previous approaches, this work focused on actively compensating the leakage current in the gain cell to prevent the stored data loss. The pseudo-static operation of the active leakage compensation offers much extended retention time compared with those of the previous eDRAM structures. The active leakage compensation can be less dependent to the process scaling using a feedback configuration. The proposed method can be implemented without uses of additional capacitors or boosted bit line or word line voltages. Hence, it is possible to realize both retention time extension and compact implementation by minimizing area overhead for the active leakage compensation.

To demonstrate the effectiveness of this work, the proposed gain cell and its 64 × 64 eDRAM macro were implemented with 28 nm CMOS process. They were verified based on post-layout Monte Carlo simulations considering process, voltage and temperature (PVT) variations. Simulation results of bit cell voltage after the write operation will be discussed to verify the pseudo-static operation. Simulated write-access time and read-access time of the eDRAM macro will be explained to demonstrate fast operation of the proposed gain cell. To verify robust operation of the eDRAM without data loss across the PVT variations and operating frequency conditions, Monte Carlo simulations with 1000 trials at each operating condition were conducted, being represented in Shmoo plots.

4. Operating Principle and Circuit Implementation of Proposed PS-GC

The proposed PS-GC can address the leakage issues in the conventional 2T1C gain cell by actively compensating the leakage current and can extend the retention time without requiring capacitors. Figure 6 shows its schematic. The PS-GC comprises a 2T gain cell and the PSLC. As with the above-described 2T1C gain cell, M1 and M2 are for write and read access control devices, respectively. The PSLC is activated when SN stores data “0”. By pulling down the leakage current through the PSLC, SN can hold data “0” without increasing the voltage.

The PSLC is turned off when SN stores data “1”. As the PSLC performs active leakage compensation, the PS-GC can maintain the stored data without requiring the use of a large capacitance. Further, M1 can be implemented with low-$V_{TH}$ (LVT) devices for fast write-access time without concerns over the leakage current. Therefore, the write-access time of the eDRAM can be improved without use of a voltage-boosted WWL control as in [23,31].

The PSLC is implemented with an auxiliary inverter with M3 and M4 and pull-down NMOS M5 for compensating the leakage current via M1. When SN stores data “0”, the auxiliary inverter turns on M5 to eliminate the leakage current injected into SN. As M5 forces SN to be zero, the PS-GC can maintain data “0” without the voltage increase. To minimize the subthreshold leakage current during the storage of data “1”, M5 is configured with the high-$V_{TH}$ (HVT) device.

The NMOSs in the PS-GC are implemented with the minimum width and length available in 28 nm CMOS process to minimize the bit cell area. In case of the PMOSs (M1, M3), larger width of 200 nm was used for accelerating write operation and charge leakage compensation because the PS-GC should quickly turn on M5 when the leakage current via M1 increases the SN node voltage when data “0” is stored in SN.
Figure 6. Schematic and conceptual timing diagram of proposed PS-GC.

Figure 7 shows the details of the PSLC operation in the PS-GC. If SN stores data “0”, M3 turns on and M4 turns off, thereby making M5 compensate the leakage current. Then, M5 forces the SN node to be zero by pulling down the residual charge injected through M1 and M2. This compensates the leakage current and prevents bit flipping. Accordingly, the PSLC effectively extends the retention time for storing data “0”, realizing pseudo-static operation of the gain cell. If SN stores data “1”, only M4 turns on, and the feedback path (FP) node is forced to be zero.

Therefore, M5 turns off, and SN can maintain its voltage without significant charge loss. As M5 is implemented with a high-$V_{TH}$ device, the leakage current during deactivation is negligible, to compared with the charge injection via M1 and M2. In the case of a pull-down leakage current during the storage of data “1”, the charge loss in SN after the read or write operation is compensated automatically during the data hold operation because the WWL, WBL, RBL and RWL are maintained at “1” at this time, thus supplementing the charge loss via M1 and M2. As a result, the gain cell with PSLC exhibits unlimited retention time as with that of SRAM without requiring the use of a capacitor.

Figure 7. Leakage compensation of PS-GC when storing data (a) “0” and (b) “1”.

Schematic and conceptual timing diagram of proposed PS-GC.
Figure 8 shows the simulated SN voltage based on Monte Carlo mismatch simulations to verify that the stored data in SN can be maintained well without the charge loss or bit flipping. After writing data “0” or “1”, the PSLC successfully enabled the gain cell to maintain the stored voltage. Hence, the SN voltage after 1ms from the write operation does not show any disturbance or variation. Figure 9 shows the post-layout simulated current consumption of the PS-GC during hold operation with data “0”. Owing to the positive feedback configuration of the PSLC, the leakage compensation maintains the SN node voltage regardless of the process and temperature variations. As the dominant leakage source is PMOS M1, the process corners of SF and FF show the largest static current consumption at temperature of 85 °C.

Figure 8. Monte Carlo mismatch simulation of data retention after storing data “0” and “1”.

Figure 9. Post-layout simulated static current of PS-GC.

Figure 10a shows one of the analog PIM examples based on the PS-GC eDRAM. A column-wise MAC operation can be realized by the PIM using analog-to-digital converters (ADCs). The stored weights in the eDRAM are multiplied with RWL-encoded input data and accumulated in the RBL. For example, the RBL will be discharged when both weight and input data are “1”. Depending on the number of RBL discharging cells, the voltage at the RBL will be determined as shown in Figure 10b. Then, the column-wise ADC converts the RBL voltage, corresponding to the MAC result.
Figure 10. (a) PIM configuration example of PS-GC eDRAM. (b) RBL discharge plot of all accumulation results.

5. Simulation Results and Discussion

To demonstrate the pseudo-static operation of the proposed gain cell, a 4 kb eDRAM macro was implemented as shown in Figure 11. This macro comprises a $64 \times 64$ gain cell array, WWL decoders, RWL decoders, sense amplifiers, WBL drivers and pre-charge drivers. Figure 12 shows layout area of the proposed 4 kb eDRAM macro and comparison of bit cell layouts of 2T GC, 3T GC, PS-GC, single-ported 6T SRAM and dual-ported 8T SRAM, all of which were implemented in a 28 nm CMOS technology. The proposed gain cell has a size of $0.434 \text{ µm} \times 0.66 \text{ µm}$ ($0.286 \text{ µm}^2$). This area was 0.79- and 0.58-times that of the 6T SRAM [34] and 8T SRAM [35], respectively. Therefore, eDRAM with the proposed gain cell can exhibit improved area efficiency and bit density, making it more suitable for use in IoT sensor nodes.

Figure 11. Overall architecture of the 4 kb eDRAM macro.
Figure 12. (a) Proposed 4 kb macro layout. (b) Layout comparison of bit cells of eDRAMs and SRAMs.

Figure 13 shows the post-layout simulated write-access time at five process corners and four temperature conditions. For writing data “1”, the eDRAM achieved write-access time below 0.5 ns for all process corners and temperature conditions. For writing data “0”, the eDRAM showed worst write-access time of 0.92 ns at the FS process corner and temperature of −25 °C. As the write operation is performed by the PMOS transistor (M1), writing time is faster when storing data “1” than that of storing data “0”.

Figure 14 shows the post-layout simulated write access delay for supply voltages of 0.9–1.2 V. For the typical case (TT 25 °C), best case (SF 85 °C) and worst case (FS − 25 °C), the eDRAM achieved a write-access time below 1 ns across the entire supply voltage range. As the PSLC allows the write access transistor (M1) to be implemented with a low-$V_{TH}$ PMOS without concern of increased leakage current, the PS-GC can achieve a fast write-access time.
With operating frequencies of 100–667 MHz and TT, SF and FS process corners, the eDRAM performances for the read and write access operations. Under each condition, the eDRAM performed using NMOS transistor (M2), the worst read-access time was observed at the SS voltage range from 0.9 to 1.2 V. At a supply voltage of 1.2 V, the eDRAM can provide fast process corners.

To demonstrate the eDRAM operation under various operating conditions, post-layout Monte Carlo mismatch simulations with 1000 trials were conducted, as shown in Figure 16. With operating frequencies of 100–667 MHz and TT, SF and FS process corners, the eDRAM operation was evaluated under supply voltages of 0.5–1.2 V and temperatures of −25 to 85 °C. At this time, the SF and FS process corners were used in consideration of the worst performances for the read and write access operations. Under each condition, the eDRAM operation was marked as “Fail” if one or more Monte Carlo trials, including bit flipping, failed to operate normally.

At an operating frequency of 100 MHz, the eDRAM can operate with supply voltages higher than 0.7 V regardless of the process corners and temperatures. At an operating frequency of 250 MHz, the eDRAM maintains normal operation down to a supply voltage of 0.8 V. The maximal operating frequency of the eDRAM was 667 MHz. At this frequency, the eDRAM achieved an operating voltage range of 0.9–1.2 V across the entire temperature range and the three process corners. Shmoo plots demonstrated that the proposed gain cell

Figure 14. Post-layout simulated access time versus supply voltage with typical (TT 25 °C), best (SF 85 °C) and worst (FS −25 °C) process corners and temperature conditions.

Figure 15a shows the post-layout simulated read-access times with the five process corners and four temperature conditions. The read-access time included the evaluation delay at the sense amplifier. The eDRAM achieved read-access time below 0.5 ns for all process corners and temperature conditions. As the read operation in the gain cell is performed using NMOS transistor (M2), the worst read-access time was observed at the SS and SF process corners. Figure 15b shows the post-layout simulated read-access time with voltage range from 0.9 to 1.2 V. At a supply voltage of 1.2 V, the eDRAM can provide fast read-access time below 0.2 ns for the typical, best and worst process corners.

Figure 15. Post-layout simulated read-access times (a) depending on process corners and temperatures and (b) across the supply voltage range with typical (TT), best (FF) and worst (SS) process corners.
and its 4 kb macro provide a wide operating range and high reliability while overcoming the retention time issues faced in the conventional eDRAM macro.

Table 2 summarizes the performance of the proposed gain cell and provides a comparison with previous gain cells [20–23,29,30]. The proposed gain cell had a compact area owing to the use of process scaling; further, it had unlimited retention time owing to the use of the PSLC. It does not require an additional bitline or wordline and boosted control voltage. The proposed gain cell and its eDRAM macro can be used effectively in PIM applications. Table 3 shows a fair performance comparison with 6T SRAM [34], 8T SRAM [35] and other eDRAM gain cells [21,22] implemented in a 28 nm process under the same process conditions.

Compared with the 6T SRAM and 8T SRAM, the proposed gain cell offers a compact implementation with a more than 20% area reduction. Further, the static power of each bitcell in the proposed eDRAM is lower than those in 6T SRAM and 8T SRAM. Compared with the 2T and 3T gain cells, the proposed PS-GC dissipates a little bit more static current due to the pseudo-static operation.

However, considering the unlimited retention time advantage of the PS-GC, the static current increase can be tolerable to many applications including the PIMs. As a result, the proposed gain cell and its eDRAM macro can offer both a compact realization and pseudo-static bit storage without a significant increase in the power consumption. Therefore, PIM using the proposed gain cell can be leveraged to realize improved area and power efficiency compared with SRAM-based PIM.

Figure 16. Shmoo plots of post-layout Monte Carlo 1000-trial simulations of the eDRAM with various operating frequencies (100–667 MHz), process corners (SF, TT and FS), temperatures (−25 °C to 85 °C) and supply voltages (0.5–1.2 V).

Table 2 summarizes the performance of the proposed gain cell and provides a comparison with previous gain cells [20–23,29,30]. The proposed gain cell had a compact area owing to the use of process scaling; further, it had unlimited retention time owing to the use of the PSLC. It does not require an additional bitline or wordline and boosted control voltage. The proposed gain cell and its eDRAM macro can be used effectively in PIM applications. Table 3 shows a fair performance comparison with 6T SRAM [34], 8T SRAM [35] and other eDRAM gain cells [21,22] implemented in a 28 nm process under the same process conditions.

Compared with the 6T SRAM and 8T SRAM, the proposed gain cell offers a compact implementation with a more than 20% area reduction. Further, the static power of each bitcell in the proposed eDRAM is lower than those in 6T SRAM and 8T SRAM. Compared with the 2T and 3T gain cells, the proposed PS-GC dissipates a little bit more static current due to the pseudo-static operation.

However, considering the unlimited retention time advantage of the PS-GC, the static current increase can be tolerable to many applications including the PIMs. As a result, the proposed gain cell and its eDRAM macro can offer both a compact realization and pseudo-static bit storage without a significant increase in the power consumption. Therefore, PIM using the proposed gain cell can be leveraged to realize improved area and power efficiency compared with SRAM-based PIM.
Table 2. Performance summary and comparison with previous works.

| Process     | Bitcell Size | Retention Time | Max. Freq. | VDD Range | Temp. Range | Write Access Time | Read Access Time | Need Boosted Voltage? | Need Refresh? | Retention Power |
|-------------|--------------|----------------|------------|-----------|-------------|------------------|-------------------|----------------------|---------------|-----------------|
| 65 nm       | 0.275 µm²    | 10 µs          | 276.5 µs   | 0.7–1.1 V | 25–85 °C    | NA               | NA                | Yes                  | No            | NA              |
| 65 nm LP    | 0.478 µm²    | @ 85 °C        | @ 85 °C    | 0.8–1.3 V | 25–85 °C    | 0.21 ns          | 0.61 ns           | No                   | No            | NA              |
| 65 nm LP    | 0.627 µm²    | @ 85 °C        | @ 85 °C    | 0.8–1.3 V | 25–85 °C    | 0.27 ns          | 1 ns              | Yes                  | Yes           | NA              |
| 65 nm LP    | 0.674 µm²    | @ 85 °C        | @ 85 °C    | 0.8–1.3 V | 25–85 °C    | 1.5 ns           | @ 85 °C           | Yes                  | Yes           | NA              |
| 65 nm LP    | 6.97 µm²     | @ 27 °C        | @ 27 °C    | 0–85 °C   | 25–85 °C    | 1.3 ns           | @ 27 °C           | No                   | No            | NA              |
| 180 nm      | 0.23 µm²     | @ 27 °C        | @ 27 °C    | 0–85 °C   | 25–85 °C    | 0.46–0.67 ns     | @ 27 °C           | No                   | No            | NA              |
| 28 nm FD-SOI| 0.286 µm²    | Static         | Static     | @ 85 °C   | −25–85 °C   | <0.3 ns          | @ 27 °C           | No                   | No            | NA              |
| 28 nm       |              |                |            |           |             |                  |                   |                      |               |                 |

Table 3. Comparison of memory cells implemented in the 28 nm process.

| Bitcell Schematic | 6T SRAM [34] | 8T SRAM [35] | 2T eDRAM [21] | 3T eDRAM [22] | This Work |
|-------------------|--------------|--------------|----------------|----------------|-----------|
| Process            | 28 nm        | 28 nm        | 28 nm          | 28 nm          | 28 nm    |
| Normalized Area    | 1 X          | 1.36 X       | 0.39 X         | 0.58 X         | 0.79 X   |
| Bitcell Size       | 0.36 µm²     | 0.491 µm²    | 0.14 µm²       | 0.209 µm²      | 0.286 µm²|
| Retention Time     | Static       | Static       | Static         | Static         | Static   |
| Bitcell Access     | Shared R/W   | Decoupled R/W| Decoupled R/W  | Decoupled R/W  | Decoupled R/W|
| Storage            | Latch        | Latch        | MOS gate (<1 fF)| MOS gate (<1 fF)| MOS gate (<1 fF)|
| Supply Voltage     | 0.9 V        | 0.9 V        | 0.9 V          | 0.9 V          | 0.9 V    |
| Static Power/bit   | 50 nW        | 69 nW        | 0.16 nW        | 1.51 nW        | 0.07 nW  |

Translated to other processes:

276.5 µs @ 85 °C
27.3 µs @ 27 °C
1.37 ms @ 27 °C
1.3 ms @ 27 °C
0.46–0.67 ns @ 27 °C
<0.3 ns @ 27 °C, TT
0.22 µs @ 85 °C
0.26 µs @ 85 °C
0.29 µs @ 85 °C
0.46–0.67 ns @ 85 °C, TT
0.21 µs @ 85 °C
0.25 µs @ 85 °C
0.31 µs @ 85 °C
0.46–0.67 ns @ 85 °C, TT
0.21 µs @ 85 °C
0.25 µs @ 85 °C
0.31 µs @ 85 °C
0.46–0.67 ns @ 85 °C, TT
6. Conclusions

This paper presented a PS-GC for eDRAM to overcome the retention time issue faced in conventional eDRAMs. The PS-GC employs a PSLC in addition to a 2T gain cell without the use of a capacitor. The PSLC compensates for a leakage current injected into the PS-GC, preventing charge loss or bit flipping in the gain cell. The active leakage compensation of the PSLC successfully extends the retention time even in deep-submicron processes showing large leakage currents.

The PS-GC achieves fast write-access time and read-access time without the concern of an increased leakage current. Thus, the PS-GC realizes not only compact and fast readout operations but also unlimited retention time as in SRAM operations. The elimination of the capacitor in the PS-GC improved the utility for analog PIMs by making room for overlaying capacitors on the memory cell for charge-domain computations. The PS-GC and its $64 \times 64$ eDRAM macro were implemented in a 28 nm process.

The post-layout simulation results demonstrate that the eDRAM can operate under severe operating conditions with varying process corners, voltages of 0.9–1.2 V, temperatures of $-25$ to 85 °C and operating frequencies up to 667 MHz. Compared with previous eDRAM gain cells, the proposed gain cell exhibited a greatly extended retention time without increase in area, additional bitline or wordline, boosted control voltage. The PS-GC has lower static power consumption and a compact implementation compared with those of SRAMs.

The implication of the PS-GC and its eDRAM macro can be discussed in terms of memory macro and analog PIM applications. The eDRAM with the PS-GC offers compact implementation of pseudo-static memory that can be applied to various system-on-chips (SoCs). If the SoCs require high bit density of embedded memory without refresh operation, the PS-GC and its eDRAM macro will be a good candidate instead of the SRAM. In case of the analog PIM applications, the PS-GC can leverage the processing efficiency of the PIM because of its capacitor-less compact design and decoupled fast read/write operation. Therefore, the implementation of the analog PIM using the PS-GC eDRAM will be in promising future work.

Author Contributions: Conceptualization, methodology, circuit design, validation and writing—original draft preparation, S.K. and J.-E.P.; supervision, project administration and funding acquisition, J.-E.P. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by research fund of Chungnam National University.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Zhang, J.; Wang, Z.; Verma, N. A Machine-learning Classifier Implemented in a Standard 6T SRAM Array. In Proceedings of the IEEE Symposium on VLSI Circuits (VLSI-Circuits), Honolulu, HI, USA, 15–17 June 2016; pp. 1–2. [CrossRef]
2. Yu, C.; Yoo, T.; Kim, T.T.; Tshun Chuan, K.C.; Kim, B. A 16K Current-Based 8T SRAM Compute-In-Memory Macro with Decoupled Read/Write and 1-5bit Column ADC. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), Boston, MA, USA, 22–25 March 2020; pp. 1–4. [CrossRef]
3. Chae, C.; Kim, S.; Choi, J.; Park, J.-E. A Multi-Bit In-Memory-Computing SRAM Macro Using Column-Wise Charge Redistribution for DNN Inference in Edge Computing Devices. In Proceedings of the 18th International SoC Design Conference (ISOCC), Jeju Island, Korea, 6–9 October 2021; pp. 421–422. [CrossRef]
4. Jiang, Z.; Yin, S.; Seo, J.; Seok, M. C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. IEEE J. Solid-State Circuits 2020, 55, 1888–1897. [CrossRef]
5. Chen, Z.; Yu, Z.; Jin, Q.; Wang, J.; Lin, S.; Li, D.; Wang, Y. CAP-RAM: A Charge-Domain In-Memory Computing 6T-SRAM for Accurate and Precision-Programmable CNN Inference. IEEE J. Solid-State Circuits 2021, 56, 1924–1935. [CrossRef]
6. Biswas, A.; Chandrakasan, A.P. Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications. In Proceedings of the IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA, 11–15 February 2018; pp. 488–490. [CrossRef]

7. Su, J.-W.; Chou, Y.-C.; Liu, R.; Liu, T.-W.; Lu, P.-J.; Wu, P.-C.; Chung, Y.-L.; Hung, L.-Y.; Ren, J.-S.; Pan, T.; et al. 16.3 A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b Precision for AI Edge Chips. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; pp. 250–252. [CrossRef]

8. Chen, W.-H.; Li, K.-X.; Lin, W.-Y.; Hsu, K.-H.; Li, P.-Y.; Yang, C.-H.; Xue, C.-X.; Yang, E.-Y.; Chen, Y.-K.; Chang, Y.-S.; et al. A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors. In Proceedings of the IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA, 11–15 February 2018; pp. 494–496. [CrossRef]

9. Xue, C.-X.; Chen, W.-H.; Liu, J.-S.; Li, J.-F.; Lin, W.-Y.; Lin, W.-E.; Wang, J.-H.; Wei, W.-C.; Huang, T.-Y.; Chang, T.-W.; et al. Embedded 1-Mb ReRAM-Based Computing-in-Memory Macro with Multibit Input and Weight for CNN-Based AI Edge Processors. IEEE J. Solid-State Circuits 2020, 55, 203–215. [CrossRef]

10. Khwa, W.-S.; Chiu, Y.-C.; Jiang, C.-J.; Huang, S.-P.; Lee, C.-Y.; Wen, T.-H.; Chang, F.-C.; Yu, S.-M.; Lee, T.-Y.; Chang, M.-F. A 40-nm, 2M-Cell, 8b-Precision, Hybrid SLC-MLC PCM Computing-in-Memory Macro with 20.5-65.0TOPS/W for Tiny-AI Edge Devices. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 20–26 February 2022; pp. 1–3. [CrossRef]

11. Yu, C.; Yoo, T.; Kim, H.; Kim, T.T.-H.; Chuan, K.C.T.; Kim, B. A Logic-Compatible eDRAM Compute-In-Memory with Embedded ADCs for Processing Neural Networks. IEEE Trans. Circuits Syst. I Regul. Pap. 2021, 68, 667–679. [CrossRef]

12. Xie, S.; Ni, C.; Sayal, A.; Jain, P.; Hamzaoglu, F.; Kulkarni, J.P. 16.2 eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded-Dynamic-Memory Array Realizing Adaptive Data Converters and Charge-Domain Computing. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; pp. 248–250. [CrossRef]

13. Raman, S.R.S.; Xie, S.; Kulkarni, J.P. Compute-in-eDRAM with Backend Integrated Indium Gallium Zinc Oxide Transistors. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 22–28 May 2021; pp. 1–5. [CrossRef]

14. Hwang, M.-E.; Kwon, S. A 0.94 µW 611 kHz In-Situ Logic Operation in Embedded DRAM Memory Arrays in 90 nm CMOS. Electronics 2019, 8, 865. [CrossRef]

15. Schuster, S.E.; Matick, R.E. Fast Low Power eDRAM Hierarchical Differential Sense Amplifier. IEEE J. Solid-State Circuits 2009, 44, 631–641. [CrossRef]

16. Sudarshana, C.; Steiner, L.; Jung, M.; Lappas, J.; Weis, C.; Wehn, N. A Novel DRAM Architecture for Improved Bandwidth Utilization and Latency Reduction Using Dual-Page Operation. IEEE Trans. Circuits Syst. II Express Briefs 2021, 68, 1615–1619. [CrossRef]

17. Edri, N.; Meinerzhagen, P.; Teman, A.; Burg, A.; Fish, A. Silicon-Proven, Per-Cell Retention Time Distribution Model for Gain-Cell Based eDRAMs. IEEE Trans. Circuits Syst. I Regul. Pap. 2016, 63, 222–232. [CrossRef]

18. Golman, R.; Giterman, R.; Teman, A. Configurable Multi-Port Dynamic Bitcell with Internal Refresh Mechanism. In Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS), Bordeaux, France, 9–12 December 2018; pp. 589–592. [CrossRef]

19. Maltabashi, O.; Marinberg, H.; Giterman, R.; Teman, A. A 5-Transistor Ternary Gain-Cell eDRAM with Parallel Sensing. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Macau, China, 4–6 November 2019; pp. 219–222. [CrossRef]

20. Somasekhar, D.; Ye, Y.; Aseron, P.; Lu, S.-L.; Khellah, M.M.; Howard, J.; Ruhl, G.; Karnik, T.; Borkar, S.; De, Y.K.; et al. 2 GHz 2Mb 2T Gain Cell Memory Macro With 128 GBytes/sec Bandwidth in a 65 nm Logic Process Technology. IEEE J. Solid-State Circuits 2009, 44, 174–185. [CrossRef]

21. Chun, K.C.; Jain, P.; Kim, T.; Kim, C.H. A 667 MHz Logic-Compatible Embedded DRAM Featuring an Asymmetric 2T Gain Cell for High Speed On-Die Caches. IEEE J. Solid-State Circuits 2012, 47, 547–559. [CrossRef]

22. Chun, K.C.; Jain, P.; Lee, J.H.; Kim, C.H. A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches. IEEE J. Solid-State Circuits 2011, 46, 1495–1505. [CrossRef]

23. Giterman, R.; Fish, A.; Burg, A.; Teman, A. A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6 ms Retention Time at 700 mV in 28-nm FD-SOI. IEEE Trans. Circuits Syst. I Regul. Pap. 2018, 65, 1245–1256. [CrossRef]

24. Narinx, J.; Giterman, R.; Bonetti, A.; Frigerio, N.; Apriole, C.; Burg, A.; Leblebici, Y. A 24 kb Single-Well Mixed 3T Gain-Cell eDRAM with Body-Bias in 28 nm FD-SOI for Refresh-Free DSP Applications. In Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Macau, China, 4–6 November 2019; pp. 219–222. [CrossRef]

25. Saligram, R.; Datta, S.; Raychowdhury, A. CryoMem: A 4K-300K 1.3 GHz eDRAM Macro with Hybrid 2T-Gain-Cell in a 28 nm Logic Process for Cryogenic Applications. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, USA, 25–30 April 2021; pp. 1–2. [CrossRef]

26. Giterman, R.; Bonetti, A.; Burg, A.; Teman, A. GC-eDRAM With Body-Bias Compensated Readout and Error Detection in 28-nm FD-SOI. IEEE Trans. Circuits Syst. II Express Briefs 2019, 66, 2042–2046. [CrossRef]
27. Giterman, R.; Bonetti, A.; Bravo, E.V.; Noy, T.; Teman, A.; Burg, A. Current-Based Data-Retention-Time Characterization of Gain-Cell Embedded DRAMs Across the Design and Variations Space. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2020, 67, 1207–1217. [CrossRef]

28. Giterman, R.; Golman, R.; Teman, A. Improving Energy-Efficiency in Dynamic Memories Through Retention Failure Detection. *IEEE Access* 2019, 7, 27641–27649. [CrossRef]

29. Zhang, W.; Chun, K.C.; Kim, C.H. A Write-Back-Free 2T1D Embedded DRAM With Local Voltage Sensing and a Dual-Row-Access Low Power Mode. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2013, 60, 2030–2038. [CrossRef]

30. Giterman, R.; Teman, A.; Meinerzhagen, P.; Atias, L.; Burg, A.; Fish, A. Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2016, 24, 358–362. [CrossRef]

31. Giterman, R.; Fish, A.; Geuli, N.; Mentovich, E.; Burg, A.; Teman, A. An 800-MHz Mixed-V $T$ 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications. *IEEE J. Solid-State Circuits* 2018, 53, 2136–2148. [CrossRef]

32. Teman, A.; Meinerzhagen, P.; Burg, A.; Fish, A. Review and Classification of Gain Cell eDRAM Implementations. In Proceedings of the IEEE 27th Convention of Electrical and Electronics Engineers in Israel, Eilat, Israel, 14–17 November 2012; pp. 1–5. [CrossRef]

33. Garzón, E.; Greenblatt, Y.; Harel, O.; Lanuzza, M.; Teman, A. Gain-Cell Embedded DRAM Under Cryogenic Operation—A First Study. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2021, 29, 1319–1324. [CrossRef]

34. Zhang, K.; Bhattacharya, U.; Chen, Z.; Hanzaoglu, F.; Murray, D.; Vallepalli, N.; Wang, Y.; Bohr, B.Z.M. SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction. *IEEE J. Solid-State Circuits* 2005, 40, 895–901. [CrossRef]

35. Chang, L.; Montoye, R.K.; Nakamura, Y.; Baston, K.A.; Eickemeyer, R.J.; Dennard, R.H.; Haensch, W.; Jamesek, D. An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches. *IEEE J. Solid-State Circuits* 2008, 43, 956–963. [CrossRef]