Via Size-Dependent Properties of TiAl Ohmic Contacts on 4H-SiC

A. May1,a*, M. Rommel1,b, S. Beuer1,c and T. Erlbacher1,2,d

1Fraunhofer IISB, Schottkystrasse 10, Erlangen 91058, Germany
2Chair of Electron Devices, University of Erlangen-Nuremberg, Cauerstrasse 6, Erlangen 91058, Germany

aAlexander.May@iisb.fraunhofer.de, bMathias.Rommel@iisb.fraunhofer.de, cSusanne.Beuer@iisb.fraunhofer.de, dTobias.Erlbacher@iisb.fraunhofer.de

Keywords: 4H-SiC; silicon carbide; SiC CMOS; PMOS; ohmic contacts; Ti/Al; Ti3SiC2

Abstract. P-type Ti/Al-based contact vias of different sizes but identical processing were electrically characterized using linear transfer length method (TLM) patterns and metal-oxide-semiconductor (MOS) transistors. While the TLM patterns and MOS transistors with large vias follow ohmic contact behavior, Schottky contact properties were observed for smaller contact via dimensions. Focused ion beam (FIB) analysis of the contact vias verified the presence of Ti3SiC2 on large 66 µm x 25 µm contact vias and its absence on smaller 16 µm x 3 µm ones, correlating its absence with the electrical Schottky properties.

Introduction

Limitations for Silicon, e.g. high power or high frequency application and operation in harsh environment such as high temperature, open up the market for high-bandgap materials like silicon carbide (SiC). The 4H polytype is the technologically most mature one, featuring among others high electric field breakdown strength and high thermal conductivity [1].

To optimize SiC technology, it is essential to minimize power loss, e.g. by ensuring a low resistive ohmic contact. Due to its band gap, no natural chemical element allowing a p-type ohmic metal semiconductor interface by reducing the Schottky barrier height to nearly zero exists for SiC. Therefore, metal stacks are traditionally employed in combination with a sintering process, also referred to as silicidation process, to partially overcome this issue [1, 2].

Ti/Al emerged as one of the most prominent p-type stack choices with the ability to form contacts with low contact resistivity due to the formation of the max phase Ti3SiC2 at around 1000 °C [1–3]. The presence of Al enhances the Ti3SiC2 formation on the 4H-SiC surface, which correlates to a reduction of Schottky barrier height and lower specific contact resistance [1–3].

However, the impact of the contact dimensions has not been researched in detail. Therefore, this work investigates the influence of contact via dimensions of TLM patterns and MOS transistors on Ti/Al-based p-type ohmic contact formation on 4H-SiC.

Sample Fabrication

Samples on 100 mm wafers were fabricated with a 4H-SiC 1 µm double-well CMOS process using 13 different lithography masks [4]. Wells and contact implantations (nplus and pplus) have been realized using room temperature ion implantation and subsequent 1700 °C annealing for 30 min in Ar ambient with a carbon capping layer. A total dose of 5 · 1014 cm−2 was implanted in the pplus region, resulting in a plateau within the first 100 nm with a nominal Al surface concentration of around 6 · 1019 cm−3. The gate stack consists of 50 nm thermally grown gate oxide that was NO densified at 1300 °C for 30 min and 500 nm polycrystalline silicon (PolySi). Employed contact materials were 50 nm NiAl for n-type and Ti/Al for p-type with 80 nm Ti and 300 nm Al. This nearly 80 at% Al is supposed to be sufficient for successful ohmic contact formation [1, 5].

It has been previously observed, that Al has a strong tendency to diffuse into SiO2 during contact annealing [3, 6], damaging or even destroying circuits. Hence, spacing between oxide and contact area is essential. An additional design rule was implemented, extending all edges of contact areas by
2 µm, forming the new spacing area structured via dry etching. The original contact vias were patterned inside the spacing area with separate lithography and lift-off steps afterwards. A 2 min annealing step in Ar atmosphere at 980 °C activated the silicidation. Finally, Ti/Al/Ti (50/700/20 nm) was deposited as metallization. The resulting MOS structures are depicted schematically in Fig. 1a).

![Schematic of NMOS and PMOS cross view](image)

**Fig. 1:** a) schematic of NMOS and PMOS cross view and b) electron beam image of a PMOS fabricated by IISB with labeled channel and contact via dimensions.

**Results and Discussion**

In the following, channel length and width of transistors are abbreviated to width in µm - length in µm (e.g. 80-500). Contact via dimensions share the same nomenclature with the first number as the width in µm and the second as the length in µm via (e.g. 66-25), as labeled in Fig. 1b).

TLM patterns and transistors were characterized at room temperature using an Agilent 4156C Precision Semiconductor Parameter Analyzer and a Cascade PA200 prober with a Keithley SCS-4200 measuring unit.

TLM structures were designed and evaluated as described in detail by Schroder [7], consisting of five different evaluation distances, namely 15, 30, 60, 120 and 240 µm, with two metal pads per 100 µm x 100 µm contact via. Measurements were performed with four probes to prevent contact and line resistances of the measuring probes influencing electrical measurements. Table 1 presents the results, namely sheet resistance R_sh, contact resistance R_C, transfer length L_T, contact resistivity $\rho_C$, all including standard deviation (StdDev), and coefficient of determination R².

**Table 1:** Averaged results of 14 TLM measurements for Ti/Al-based p-type contacts with pplus implantation including wafer level deviation.

| R_sh [Ω/sq] | StdDev [%] | R_C [Ω] | StdDev [%] | L_T [µm] | StdDev [%] | $\rho_C$ [mΩcm²] | StdDev [%] | R² [-] |
|------------|-----------|--------|-----------|---------|-----------|----------------|------------|-------|
| 23700      | 2         | 1370   | 9         | 5.8     | 10        | 8.0            | 18         | 0.999 |

Contact resistivities between $10^{-5}$ and $10^{-4}$ Ωcm² have been observed in literature [1, 2, 5, 8, 9], leaving the results one to two orders of magnitude higher, but still showing ohmic contact behavior for all structures evaluated.
Fig. 2: Output characteristics of a) PMOS 20-6 and b) PMOS 80-500 from a center die. The inset shows a higher resolution of the first 2 V of VD for VGs of 19 V and 20 V from the PMOS 20-6.

Similarly to the TLM results, a PMOS 80-500 with a contact via of 66-25 exhibits ohmic output results, depicted in Fig. 2b). However, a PMOS 20-6 with a 16-3 contact via shows Schottky properties, displayed in Fig. 2a), indicated by the nonlinear slope between 0 V and 1.5 V, see inset in Fig. 2. This phenomenon was also observed for PMOS with higher widths having 96-3 and 396-3 contact vias and on devices from other dies and wafers. Due to not having any process variation, it is assumed that the geometries of the contact via contribute to this effect. Therefore, the width can be excluded as a sole cause.

To get behind this effect, contact vias of the electrically characterized transistors were investigated via FIB, presented in Fig. 3, using a Helios G4 PFIB CXe from ThermoFisher Scientific to visualize possible differences in their contact regions. On the 66-25 contact via, a formed Ti₃SiC₂ layer can be identified, indicated by its terrace like 4° off-axis epitaxial growth, as depicted in Fig. 3c) [2, 3]. However, it is not present on the 16-3 via shown in Fig. 3e), which, due to identical processing, correlates the missing Ti₃SiC₂ formation to the different dimensions of the contact via. This also matches the observed electrical properties at the beginning of the output characteristics with the presence or absence of the Ti₃SiC₂ layer.
Interestingly, the Ti$_3$SiC$_2$ layer is not observed to continuously span across the whole contact area, as seen in Fig. 3d), and is additionally not completely connected with the metallization above, resulting in some sort of cavities on the interface. Both effects lead to a smaller than expected effective contact area, also explaining the discrepancies between the TLM results and literature values of the contact resistivity. As verified by FIB, complete coverage and connectivity, which is assumed for the evaluation, is not given. This negatively affects the accuracy of the TLM results.

These cavities are present over the whole 66-25 contact via, while the smaller one has only a few, displayed in Fig. 3a) and 3b). The connections between Ti$_3$SiC$_2$ and the metallization appear to be grains with some crystalline character. While not forming Ti$_3$SiC$_2$, other material combinations from the Al-Ti-Si-C quaternary system are present at the 16-3 contact via. Possible materials could be AlTi$_3$, Al-12%Si, Al$_4$C$_3$ or Ti$_5$Si$_3$ [2, 9, 10]. The small grains on the SiC surface of the 16-3 via are assumed to be Al-rich [8]. The reason for the change in morphology indicates differences in the reaction kinetics. This might occur due to varying surface conditions and activation energies or a temperature distribution deviation during the RTP process.

Further investigation using X-ray diffraction and transmission electron microscopy is required to understand the materials at the small contact via. Also, the cavities formed above the Ti$_3$SiC$_2$ layer and the critical contact via dimensions remain undetermined and open possibilities for future research.

**Summary**

The anomaly of Schottky properties on transistors related to small Ti/Al-based contact via dimensions was observed, in contrast to ohmic contact behavior of larger ones. Here, two transistors were investigated via FIB, revealing a formed Ti$_3$SiC$_2$ layer at the SiC surface for the larger via and a lack of Ti$_3$SiC$_2$ for the smaller via. With identical processing and the design being the only variation, this correlates the missing formation of Ti$_3$SiC$_2$ with the electrically observed Schottky properties. Further investigation is required to determine the reactions taking place at the smaller contact via, explain the absence of Ti$_3$SiC$_2$ and comprehend the formed cavities above the Ti$_3$SiC$_2$ layer.

**Acknowledgement**

iRel40 is a European co-funded innovation project that has been granted by the ECSEL Joint Undertaking (JU) under grant agreement No 876659. The funding of the project comes from the Horizon 2020 research programme and participating countries. National funding is provided by Germany, including the Free States of Saxony and Thuringia, Austria, Belgium, Finland, France, Italy, the Netherlands, Slovakia, Spain, Sweden, and Turkey.

The document reflects only the author’s view and the JU is not responsible for any use that may be made of the information it contains.

**References**

[1] T. Kimoto, J.A. Cooper, Fundamentals of Silicon Carbide Technology, John Wiley & Sons Singapore Pte. Ltd, Singapore, 2014.

[2] S. Tsukimoto, K. Ito, Z. Wang, M. Saito, Y. Ikuhara, M. Murakami, Growth and Microstructure of Epitaxial Ti$_3$SiC$_2$ Contact Layers on SiC, Mater. Trans. 50 (2009) 1071–1075.

[3] M. Kocher, Charakterisierung und Modellierung von Ti/Al-basierten ohmschen Kontaktgebieten auf p-dotiertem 4H-Siliciumcarbid, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Erlangen, 2021.

[4] A. Abbasi, S. Roy, R. Murphree, A.-U. Rashid, M.M. Hossain, P. Lai, J. Fraley, T. Erlbacher, Z. Chen, A. Mantooth, Characterization of a Silicon Carbide BCD Process for 300°C Circuits, in: WiPDA 2019: 7th Annual IEEE Workshop, Wide Bandgap Power Devices & Applications Raleigh, NC, Oct. 29-31, IEEE, Piscataway, NJ, 2019, pp. 231–236.
[5] T. Abi-Tannous, M. Soueidan, G. Ferro, M. Lazar, C. Raynaud, B. Toury, M.-F. Beaufort, J.-F. Barbot, O. Dezellus, D. Planson, A Study on the Temperature of Ohmic Contact to p-Type SiC Based on Ti 3 SiC 2 Phase, IEEE Trans. Electron Devices 63 (2016) 2462–2468.

[6] Prabriputaloong K., Piggott M. R., Reduction of SiO2 by Molten Al, Journal of the American Ceramic Society 56 (1973) 184–185.

[7] D.K. Schroder, Semiconductor material and device characterization, Third edition, IEEE Press Wiley-Interscience; IEEE Xplore, Hoboken, New Jersey, Piscataway, New Jersey, 2006.

[8] F. Roccaforte, A. Frazzetto, G. Greco, F. Giannazzo, P. Fiorenza, R. Lo Nigro, M. Saggio, M. Leszczyński, P. Pristawko, V. Raineri, Critical issues for interfaces to p-type SiC and GaN in power devices, Applied Surface Science 258 (2012) 8324–8333.

[9] F.A. Mohammad, Y. Cao, K.-C. Chang, L.M. Porter, Comparison of Pt-Based Ohmic Contacts with Ti–Al Ohmic Contacts for p-Type SiC, Jpn. J. Appl. Phys. 44 (2005) 5933–5938.

[10] O. Nakatsuka, T. Takei, Y. Koide, M. Murakami, Low Resistance TiAl Ohmic Contacts with Multi-Layered Structure for p-Type 4H-SiC, Mater. Trans. 43 (2002) 1684–1688.