Impact of Iterative Deuterium Annealing in Long-Channel MOSFET Performance

Dong-Hyun Wang¹⁺, Ja-Yun Ku¹⁺, Dae-Han Jung¹, Khwang-Sun Lee¹, Woo Cheol Shin², Byung-Do Yang¹ and Jun-Young Park¹⁺

¹ School of Electronics Engineering, Chungbuk National University, Cheongju 28644, Korea; dh.wang@chungbuk.ac.kr (D.-H.W.); kujayun0@chungbuk.ac.kr (J.-Y.K.); jungdh@chungbuk.ac.kr (D.-H.J.); ksunlee@chungbuk.ac.kr (K.-S.L.); bdyang@cbnu.ac.kr (B.-D.Y.)
² School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon 34141, Korea; 8wave8@kakao.com
* Correspondence: junyoung@cbnu.ac.kr
† These authors contributed equally to this work.

Abstract: In contrast to conventional forming gas annealing (FGA), high-pressure deuterium annealing (HPD) shows a superior passivation of dangling bonds on the Si/SiO₂ interface. However, research detailing the process optimization for HPD has been modest. In this context, this paper demonstrates the iterative impact of HPD for the better fabrication of semiconductor devices. Long-channel gate-enclosed FETs are fabricated as a test vehicle. After each cycle of the annealing, device parameters are extracted and compared depending on the number of the HPD. Based on the results, an HPD condition that maximizes on-state current (I_{ON}) but minimizes off-state current (I_{OFF}) can be provided.

Keywords: annealing; forming gas annealing; gate-enclosed MOSFET; high pressure deuterium annealing; post metal annealing

1. Introduction

As semiconductor devices are scaled down to improve the packing density and device performance, device reliability, associated with the gate dielectric, has been degraded. Since the equivalent oxide thickness (EOT) is extremely scaled for a better gate controllability, devices are more vulnerable to damage stemming from hot-carrier injection (HCI), bias-temperature instability (BTI), Fowler–Nordheim Tunneling (F–N) tunneling, and even total ionizing dose (TID) [1]. As a consequence, increased gate leakage (I_G) as well as threshold voltage (V_{TH}) mismatching are inevitable.

Various fabrication processes to improve the gate dielectric reliability such as lightly doped draining [2], fluorine ion implantation [3], forming gas annealing [4], and electro-thermal annealing [3] have been proposed. In particular, high pressure deuterium annealing (HPD), which is performed under deuterium ambient diluted by nitrogen, is promising for modern device fabrication. HPD enables dangling bond passivation at the Si/SiO₂ interface [6–8]. The passivated Si-D bonding is difficult to break compared to Si-H, and hence the device lifetime can be further improved.

In the past, the HPD process has been preferred to improve the reliability of the NAND flash memory [9]. However, nowadays, HPD has been applied to the mass production of state-of-the-art logic transistors [10] as well as cell DRAM [11].

In contrast to conventional forming gas annealing (FGA), which is performed under atmospheric pressure, HPD requires a higher pressure. Hence, additional processing equipment such as a reaction chamber is required to perform HPD. Moreover, the deuterium gas mixture is difficult to supply compared to diluted hydrogen. In this context, even though the impacts of HPD on the reliability of semiconductor devices are noticeable,
research on the process optimization for HPD, e.g., considering the annealing time, number of annealing cycles, annealing temperature, diluted deuterium concentration, etc., has been very modest. For example, the annealing time and temperature for HPD were fixed at 60 min and 400 °C, respectively [6–8]. In other words, it is difficult to figure out how long and at what temperature HPD should be applied to maximize the device reliability.

In this article, the impact of iterative HPD is demonstrated for the first time. After the MOSFET fabrication on a silicon wafer, HPD is performed for several cycles. Then, based on the measured DC characteristics, the extracted device parameters are compared according to the number of HPD cycles. Based on the results, an optimized HPD cycle is proposed to maximize device reliability.

2. Experimental Details

In order to solely investigate the impact of deuterium annealing, the materials as well as device structure and fabrication processing for a test vehicle (TV) were extremely minimized. Gate-enclosed n-MOSFETs were fabricated on a p-type (100) bulk-Si wafer, as shown in Figure 1. The gate dielectric was thermally oxidized with a 30 nm thickness, and a 170 nm thickness of n⁺ poly-Si for the gate electrode was deposited by low-pressure chemical vapor deposition (LPCVD). After the gate patterning, arsenic was implanted by a self-aligned process, and rapid thermal annealing (RTA) was performed at 1000 °C for 10 s. Finally, the wafer was fab-out without mettallization and post metal annealing such as FGA. The gate length (L) was varied from 5 µm to 50 µm, and the channel width (W) was fixed at 280 µm. Then, 79 gate-enclosed n-MOSFETs were annealed several times under diluted deuterium at 450 °C for 60 min. The annealing-to-annaeling time difference for each cycle was less than 12 h.

![Figure 1](image)

**Figure 1.** (a) Schematic and (b) optical microscope image of test vehicle on which silicon substrate is fabricated.

After the end of each annealing cycle, the 79 samples were measured using a parameter analyzer (B1500A) under ambient air at room temperature. The \( V_{TH} \) was extracted using a constant current method at \( I_D \) of \( W/L \times 10^{-7} \) A [12], and the subthreshold swing (SS) was extracted between the \( I_D \) at \( V_{TH} \) and at two orders below. The detailed annealing conditions for the overall experiments are summarized in Table 1. Figure 2 shows the measured \( I_D-V_G \) and \( I_D-V_D \) characteristics of a fabricated TV device before HPD.
Table 1. Summary of device sizes and annealing conditions.

| Parameters                     | Value    |
|--------------------------------|----------|
| Gate length (µm)               | 5 to 50  |
| Channel width (µm)             | 280      |
| Equivalent oxide thickness (nm)| 30       |
| Gas mixture for annealing (%)  | N₂:D₂ = 96:4 |
| Annealing temperature and pressure | 450 °C, 5 bar |
| Annealing time for a cycle (min)| 60       |
| Number of samples (#)          | 79       |

![Figure 2](image)

Figure 2. Measured (a) I_D-V_G and (b) I_D-V_D characteristics of fabricated TV device before deuterium annealing.

3. Results and Discussion

Figure 3a shows the measured I_D-V_G characteristic of the fabricated device after iterative deuterium annealing. The SS improved as the number of deuterium annealing processes increased.

![Figure 3](image)

Figure 3. Measured (a) I_D-V_G and (b) I_D-V_D characteristics of the fabricated device after iterative deuterium annealing.

V_TH shifted negatively because of the reduced SS as deuterium annealing was performed. Moreover, the drain output performance dramatically improved, as shown in Figure 3b. To elaborate, Figure 4 shows the extracted device parameters after deuterium annealing.
The extracted average SS of the initial TV devices without HPD was 326 mV/dec, but changed to 288, 113, 141, and 95 mV/dec as the HPD cycle increased, as shown in Figure 4a. The reduced SS characteristic indicates that is possible to supply sufficient deuterium for the Si-D passivation of the Si/SiO₂ interface, as the HPD cycle increases. In other words, the reduced interface trap density (D_I) induced by the HPD leads to the reduction in SS. The V_{TH} shifted linearly with the HPD cycles because of the reduced SS, as shown in Figure 4b. The fitted V_{TH} sensitivity was $-161 \text{ mV/annealing}$. In this context, excessive deuterium annealing should be considered in advance to avoid unwanted V_{TH} mismatching. The on-state current (I_{ON}) as well as the off-state current (I_{OFF}) are the most representative parameters determining the device performance. I_{ON} improved further as the number of annealing cycles increased. Iterative HPD annealing increases carrier mobility by eliminating traps at the Si/SiO₂ interface. Hence, by boosting mobility, I_{ON} is improved. Considering that most research papers have focused only on 60 min of annealing time, the impact of iterative HPD in terms of I_{ON} improvement is noticeable [7–9]. However, applying excessive HPD for more than four cycles leads to an increasing I_{OFF}, as shown in Figure 4d. It can be inferred that the increment in I_{OFF} after four cycles of HPD annealing is related to deuterium dissociation, etc., but this is difficult to conclude without analyzing the results of secondary ion mass spectrometry (SIMS). Based on the measured results, performing HPD is recommended for up to three cycles (180 min), allowing us to maximize I_{ON} without increasing I_{OFF}.

Figure 5 shows the extracted I_{G} of fabricated TV devices to investigate the device reliability. From the viewpoint of device reliability, HPD annealing prolongs the device lifespan and improves immunity against various electrical stresses during operation (e.g., hot-carrier injection, bias-temperature instability, and Fowler–Nordheim stress) [13–17]. In the same vein, the |I_{G}| gradually decreased until three cycles of HPD. However, when HPD
was performed for more than four cycles, the $|I_G|$ increased again. This result coincides with the results shown in Figure 4. Even though one cannot determine whether three cycles of annealing is universal for short-channel devices as well, one can at least conclude that there is an optimal number of HPD cycles for the fabrication of long-channel FETs.

![Figure 5. Extracted gate leakage ($I_G$) after iterative HPD. The $I_G$ was extracted at $V_G = -3$ V.](image)

### 4. Conclusions

High pressure deuterium annealing (HPD) has been favorably utilized for better device performance and reliability. The impact of iterative HPD was demonstrated in long-channel MOSFETs fabricated on silicon. The device output performance such as the on-state current ($I_{ON}$) further improved as the number of HPD cycles increased. However, an excessive HPD of more than four cycles (longer than 180 min) is expected to cause an unwanted threshold voltage ($V_{TH}$) mismatch as well as an increased off-state current ($I_{OFF}$). It was revealed that deuterium annealing, when unconditionally performed for a long time, is not effective; hence, this paper can provide a guideline for better device fabrication.

**Author Contributions:** J.-Y.P. conceived this project and designed all the experiments. D.-H.W. and J.-Y.K. conducted all the experiments and wrote this paper. D.-H.J. and K.-S.L. fabricated the devices. B.-D.Y. and W.C.S. designed the experiments and analyzed the measured data. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MIST) (No. 2020M3H2A1076786 and 2021R1F1A1049456). The EDA tool was supported by the IDEC.

**Institutional Review Board Statement:** Not applicable.

**Data Availability Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Roy, K.; Mukhopadhyay, S.; Mahmoodi-Meimand, H. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. *IEEE Electron Device Lett.* 2003, 91, 305–327. [CrossRef]
2. Ogura, S.; Tsang, P.J.; Walker, W.W.; Critchlow, D.L.; Shepard, J.F. Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulated Gate Field-Effect Transistor. *IEEE J. Solid-State Circuits* 1980, 15, 424–432. [CrossRef]
3. Hook, T.B.; Adler, E.; Guarin, F.; Lukaitis, J.; Rovedo, N.; Schruefer, K. The effects of fluorine on parametrics and reliability in a 0.18-µm 3.5/6.8 nm dual gate oxide CMOS technology. *IEEE Trans Electron Devices* 2001, 48, 1346–1353. [CrossRef]
4. Razouk, R.R.; Deal, B.E. Dependence of interface state density on silicon thermal oxidation process variables. *J. Electrochem. Soc.* 1979, 126, 1573. [CrossRef]
5. Park, J.-Y.; Moon, D.-I.; Lee, G.-B.; Choi, Y.-K. Curing of Aged Gate Dielectric by the Self-Heating Effect in MOSFETs. *IEEE Trans. Electron Devices* 2020, 67, 777–788. [CrossRef]
6. Kizilyalli, I.C.; Lyding, J.W.; Hess, K. Deuterium post-metal annealing of MOSFET’s for improved hot carrier reliability. *IEEE Electron Device Lett.* 1997, 18, 81–83. [CrossRef]
7. Clark, W.F.; Ference, T.G.; Hook, T.B.; Watson, K.M.; Mittl, S.W.; Burnham, J.S. Process stability of deuterium-annealed MOSFET’s. *IEEE Electron Device Lett.* 1999, 1, 48–50. [CrossRef]
8. Lyding, J.W.; Hess, K.; Kizilyalli, I.C. Reduction of hot electron degradation in metal oxide semiconductor transistors by deuterium processing. *Appl. Phys. Lett.* 1996, 10, 2526–2528. [CrossRef]
9. Bu, J.; White, M.H. Effects of two-step high temperature deuterium anneals on SONOS nonvolatile memory devices. *IEEE Electron Device Lett.* 2001, 1, 17–19.
10. Mertens, H.; Ritzenthaler, R.; Arimura, H.; Franco, J.; Sebaai, F.; Hikavyy, A.; Pawlak, B.J.; Machkaoutsan, V.; Devriendt, K.; Tsvetanova, D.; et al. Si-cap-free SiGe p-channel FinFETs and gate-all-around transistors in a replacement metal gate process: Interface trap density reduction and performance improvement by highpressure deuterium anneal. In Proceedings of the Symposium on VLSI Technology, Kyoto, Japan, 16–18 June 2015; pp. T142–T143.
11. Chang, H.S.; Hwang, H. Enhancement of Data Retention Time for 512-Mb DRAMs Using High-Pressure Deuterium Annealing. *IEEE Trans. Electron Devices* 2008, 12, 3599–3601. [CrossRef]
12. Arora, N. MOSFET Models for VLSI Circuit Simulation, 1st ed.; Springer: New York, NY, USA, 1993; p. 167.
13. Lee, J.; Cheng, K.; Chen, Z.; Hess, K.; Lyding, J.W.; Kim, Y.-K.; Lee, H.-S.; Kim, Y.-W.; Suh, K.-P. Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors. *IEEE Electron Device Lett.* 2000, 21, 221–223.
14. Chasin, A.; Franco, J.; Bury, E.; Ritzenthaler, R.; Litta, E.; Spessot, A.; Horiguchi, N.; Linten, D.; Kaczer, B. Relevance of fin dimensions and high-pressure anneals on hot-carrier degradation. In Proceedings of the 2020 IEEE International Reliability Physics Symposium (IRPS), Dallas, TX, USA, 28 April–30 May 2020.
15. Park, J.-Y.; Yoo, T.J.; Yu, J.-M.; Lee, B.-H.; Choi, Y.-K. Impact of Post-Metal Annealing with Deuterium or Nitrogen for Curing a Gate Dielectric Using Joule Heat Driven by Punch-Through Current. *IEEE Electron Device Lett.* 2020, 42, 276–279. [CrossRef]
16. Yu, J.M.; Park, J.Y.; Yoo, T.J.; Han, J.K.; Yun, D.H.; Lee, G.B.; Hur, J.; Lee, B.H.; Kim, S.Y.; Lee, B.H.; et al. Quantitative analysis of high-pressure Deuterium annealing effects on vertically stacked Gate-All-Around SONOS memory. *IEEE Trans. Electron. Devices* 2020, 67, 3903–3907. [CrossRef]
17. Sung, J.-Y.; Jeong, J.-K.; Ko, W.-S.; Byun, J.-H.; Lee, H.-D.; Lee, G.-W. High Pressure Deuterium Passivation of Charge Trapping Layer for Nonvolatile Memory Applications. *Micromachines* 2021, 12, 1316. [CrossRef] [PubMed]