Gate Length Variation Effect on Performance of Gate-First Self-Aligned In_{0.53}Ga_{0.47}As MOSFET

Mohd F. Mohd Razip Wee1,2, Arash Dehzangi2*, Sylvain Bollaert1, Nicolas Wichmann1, Burhanuddin Y. Majlis2

1 Institute of Electronics, Microelectronics and Nanotechnology (IEMN), University Lille 1, Villeneuve d’Ascq, France. 2 Institute of Microengineering and Nanoelectronics (IMEN), Universiti Kebangsaan Malaysia, Bangi, Selangor, Malaysia

Abstract

A multi-gate n-type In_{0.53}Ga_{0.47}As MOSFET is fabricated using gate-first self-aligned method and air-bridge technology. The devices with different gate lengths were fabricated with the Al_2O_3 oxide layer with the thickness of 8 nm. In this letter, impact of gate length variation on device parameter such as threshold voltage, high and low voltage transconductance, subthreshold swing and off current are investigated at room temperature. Scaling the gate length revealed good enhancement in all investigated parameters but the negative shift in threshold voltage was observed for shorter gate lengths. The high drain current of 1.13 A/mm and maximum extrinsic transconductance of 678 mS/mm with the field effect mobility of 364 cm^2/Vs are achieved for the gate length and width of 0.2 μm and 30μm, respectively. The source/drain overlap length for the device is approximately extracted about 51 nm with the leakage current in order of 10^{-8} A. The results of RF measurement for cut-off and maximum oscillation frequency for devices with different gate lengths are compared.

Introduction

The continuous scaling of MOS devices leads to some fundamental limits such as short channel effects (SCEs) and high leakage current related to having lower gate controllability on the channel. This can make a crucial challenge against the performance improvements of the scaled devices mentioned by the International Technology Roadmap of Semiconductors (ITRS). To conquer this limitations, several new technologies such as high-k dielectrics [1], metal gate electrodes [2], stressors [3], and new transistor architectures based on silicon-on-insulator (SOI), such as Fin FETs [4], Junctionless transistors [5] or gate-all-around FETs [6], have been proposed. Another important option, in order to overcome the scaling limitation, is to seek any possible alternative of “beyond Si” channel materials, such as Germanium and III–V compound semiconductors. In this matter, ternary III–V compound InGarAs is considered as a reliable material for future CMOS devices, regarding to its high electron mobility, saturation velocity, achievable band gap engineering and narrow band gap in comparison with the Si or GaAs base device counterparts.

In fact, reduction of gate dimension requires decrease of the oxide thickness, which may lead to unwanted gate leakage current. In order to reduce gate current, high permittivity (high-k) dielectrics has been considered with the ability of being ultra-thin insulator beyond the SiO_2 probable limitations. The proper high-k dielectric material must be thermally stable up to 1000 °C since it is subjected to annealing at high temperature during the fabrication process of the transistor. Recently, the development of atomic-layer-deposited (ALD) technology has provided a promising result for depositing ultra-small thickness of the oxide layers. As a proper candidate for dielectrics on III-V semiconductors, several dielectrics has been recently proposed, such as ALD Al_2O_3 [7,8], HIO_2 [9] or HfAlO [10]. Some high performance devices have been reported for self-aligned InGaAs MOSFETs with high-k gate dielectrics formed by ALD [11,12,13]. A gate-first self-aligned process is required to reach high speed logic devices by reducing overlap capacitance and series resistance [14]. Lower series resistance can suppress loss of the drain current by decreasing the gate and source/drain misalignment. Moreover, a gate-first method has less complication at fabrication process in comparison with the gate-last process. However, the gate-first process imposes more thermal budget over the device and introduces larger interface trap density between the high-k/InGaAs interface.

Due to the higher resilience against the drain induced-barrier-lowering effects or leakage problems, the inversion type MOSFETs are more preferred than depletion type MOSFETs with buried-channel [7]. In previous work [15], the fabrication of inversion type In_{0.53}Ga_{0.47}As MOSFET with 8 nm Al_2O_3 gate oxide thickness, using ALD, was briefly reported. It is found that the devices with Al_2O_3 oxide layer has less interface trap density (D_it) compared to the ones with HIO_2 [7]. Moreover, Al_2O_3 has a high band gap (~9 eV), a high-breakdown electric field (~30 MV/cm), and a satisfactory result in terms of equivalent oxide thickness.
(EOT) with high thermal stability (up to at least 1000°C) [8]. In most of the reported cases for self-aligned InGaAs MOSFETs, it was used refractory metals as the gate metal in fabrication process. The gate material used in this work is Tantalum (Ta) whose high resistivity value (1.8×10^6 Ωm) can interrupt extraction of accurate small signal equivalent circuit. To avoid this problem a multi-gate technology is implemented to define multi fingers for present work. In multi finger structure the gate resistence is decreased by the factor of 1/n^2, where n in the number of fingers. The devices have 8 fingers with the air bridge to connect all the sources in coplanar topology.

In this work, the fabrication process of inversion mode n-type In0.53Ga0.47As MOSFET is elaborately addressed and the electrical characterization of the device is developed. The impact of length variation on threshold voltage, high and low drain voltage transconductance, output characteristics, gate leakage current and field effect mobility are demonstrated. Threshold voltages, subthreshold swing, off drain current and gate to source/drain overlap length are extracted and compared for all devices with different lengths down to 200 nm. Finally, the RF results for cut-off and maximum oscillation frequency of devices with different gate lengths are shown and compared.

**Methodology**

The schematic flow of fabrication for self-aligned n-type In0.53Ga0.47As MOSFET is illustrated in Fig 1. The device’s fabrication began with a molecular beam epitaxy (MBE model RIBER 32P) growth of 2 layers of In0.53Ga0.47As on InP substrate. The top layer is C-doped with the concentration of 1×10^{17}/cm^3 and the thickness of 300 nm. The second layer as a buffer has thickness of 500 nm with C-doped concentration of 1×10^{19}/cm^3. Once completed, a wet passivation treatment using ammonia took place prior to the oxide deposition. Ammonia solution was diluted to obtain 5% of concentration and the wafer was dipped for 5 minutes. Then, 8 nm of Al2O3 was deposited by ALD (BENEQ-TFS200) technique.

During the process, substitution pulsing of the liquid precursor of Trimethylaluminium (TMA) and H2O were executed at 300°C. Argon purging was introduced between each pulse to remove the excess of materials. This was followed by post deposition annealing (PDA) at 600 °C with nitrogen flux. PDA at high temperature is recommended after the oxide deposition by ALD to activate the dopants and improve the interface between the oxide and InGaAs to minimize fixed costs of the flash annealing. To define the gate contacts, a metallic layer of Tantalum (Ta) was deposited with sputtering technique and the thickness was fixed at 200 nm. Argon was flown in the chamber to create a plasma condition. To achieve sub-micron dimension in our transistor, electron beam lithography (EBL) is needed for patterning the gate. Hydrogen silsesquioxane (HSQ) photoresist was deposited with a standard spin coater. Before HSQ deposition, hexamethyldisilazane (HDMS) was coated to improve the adhesion of HSQ on the substrate. Next step is e-beam exposure with appropriate dose for different gate lengths. The gate width of 30 μm was fixed for all gate lengths.

Deep Reactive Ion Etching (DRIE) technique was performed to remove the undesired Ta on the structure using Oxford Plasma Lab System 100. The most critical step in fabrication process is the ion implantation, where Silicon was doped in In0.53Ga0.47As layer with the energy of 15 KeV. The dose of implantation (≈ 5×10^{13}at/cm^2) was chosen based on the calculation from a software called TRIM. During the source and drain doping, the gate can protect the channel from ion implantation. To finish with implantation, activation annealing at 750 °C during one minute was performed, which was vital for dopants redistribution.

E-beam lithography process was repeated in order to define source –drain contacts before Al2O3 layer was etched using buffered oxide etch (BOE). The revelation of the structure was done using methyl isobutyl ketone (MIBK) and isopropyl alcohol (IPA). Later, a metallization of Ti/Pt/Au: 250/250/3000Å stack as the ohmic contacts were performed by evaporation, and accompanied by the post metallization annealing at 400°C using forming gas. To finish this step, the structure was lifted-off using acetone and alcohol.

![Figure 1. Schematic flow of fabrication for self-aligned n-type In0.53Ga0.47As with the air bridge.](http://example.com/example.png)
metallization of Ti/Au (1000/7000 Å). Like previously mentioned, copolymer MAA-MMA. Finally, the process was completed with a drain definition, which used the combination of PMMA and The second lithography was similar to the previous one for source-bridge, we used PMGI SF11 and the developer was NANO 101. At the first lithography for the pier of the gate resistance. In this matter, an air bridge technology using the impact of high resistivity value of Ta, as the gate material, on MOSFET with two fingers is shown.

Figure 3. SEM image of In0.53Ga0.47As MOSFETs with air bridge and 8 fingers.

doi:10.1371/journal.pone.0082731.g003

Results and Discussion

All DC measurements were carried out at room temperature. The Transmission Line Measurement (TLM) can enable us to measure the resistance value and quality of the ohmic contacts. By TLM method at room temperature, the parameters for sheet resistance of implanted region and contact resistance were calculated as 112 Ω/square and 0.2 Ω.mm respectively.

Typical transfer characteristics (I_d-V_g) curve leads to measuring of several device parameters, e.g. threshold voltage (V_{th}), sub-threshold slope (SS) or off-state leakage current (I_{off}). These parameters reveal the device performance in accordance to the device scaling. The transfer characteristics and transconductance (g_m, as a function of the gate voltage), of the self-aligned In0.53Ga0.47As devices with different gate lengths (L_g) down to 0.2 μm, are shown in Fig 4a,b. Devices were biased in linear regime of operation with low drain voltage (V_d = 50 mV). The results reveal significant increasing in drain current (I_d) by scaling the L_g down to 200 nm (Fig 4a). Moreover, g_m measurement (Fig 4b) shows the same trend but the peaks of the g_m shift to negative gate voltage by reduction of the L_g. This behaviour can imply the negative shift in threshold voltage (V_{th}) due to the scaling of the gate length, which is in agreement with the results shown in Id-V_g graph (Fig 4a). By linear extrapolation of the transfer characteristics V_{th} can be extracted which confirm the negative shift in V_{th}.

Several methods have been used for V_{th} extraction, which may show slight difference in magnitude of V_{th} in accordance to these specific methods [16]. To investigate the impact of gate length variation on V_{th} value, threshold voltages were extracted by different methods. For the devices with different gate lengths, comparison of the threshold voltage values extracted by different methods, i.e. Y-function method (V_{thy}), maximum of transconductance derivative (V_{thdg}) and linear extrapolation of transfer characteristics (V_{thex}) are demonstrated in Fig 5. It must be mentioned that it can be hard to find the precise values of the threshold voltage for V_{thex} and V_{thy} cases. For example, the linear extrapolation method is based on the linear change in the surface free charges and is under the influence of series resistance. Moreover, threshold voltage and flatband voltage can be hard to be identified from each other in linear extrapolation method as well as Y-function method [17,18]. This can explain the different values of the threshold voltage for V_{thex} and V_{thy} in comparison with V_{thdg} for larger gate length (Fig 5). Indeed, the V_{thdg} can offer more relevant information about threshold voltage, since it is extracted by the peak positions of the derivative of g_m and there is less effect of series resistance compared to the other methods.

To extract V_{thy}, the correspondence Y-function is used,, which is defined as [19]:

$$Y(V_g) = \frac{I_d}{\sqrt{g_m(V_g)}} = \sqrt{g_m} \frac{V_d}{V_g} = V_{th}$$

(1)

where V_g and V_g are the drain and gate voltage respectively. For different L_g with low drain voltage (V_d = 50 mV), V_{thex} and V_{thdg} values are extracted by using the maximum value of g_m and the position of first peak in the dgm/dV_g plots respectively [16].

The overall comparison between all these different definitions of the V_{th} shows that roll-off of the threshold voltages due to the L_g scaling, which relates to SCE, regardless of what methods has been
used. This comparison also demonstrates that the $V_{th}$ shifts to the negative values for all extraction methods. The possible reason of this negative shift is the diffusion of dopant layer, at the interface of the InGaAs with the oxide layer. Recent works on X-ray photoelectron spectroscopy for doped InGaAs revealed that the monolayer of the dopant is present at the InGaAs interface even after the ALD oxide growth [20,21]. The existence of border traps and defect states in ALD-Al₂O₃ dielectric interface with semiconductor is another source of diffusion [22].

The activation or annealing of III-V semiconductors at high temperature leads to more bulk defects, since it is involved with volatile V group. Therefore, the diffusion process is activated by high temperature PDA process and charges start to diffuse into the high-$K$/III-V interface. In our case, the PDA method was performed at 600°C which is considered as a high temperature PDA. Latest research [14] revealed that for PDA temperature more than certain value ($T > 400°C$) the charge diffusion effect is increased. These charges can act as donor dopants in channel area and provide a depletion of the p-type channel [14] even at zero $V_g$.

The large magnitude of the interface trap density ($D_{it}$), is another cause for degradation of the charge control for the static and dynamic performance of the transistors. The interface trap density ($D_{it}$) of $\sim 5.8 \times 10^{12}$ eV$^{-1}$cm$^{-2}$ using CV measurements with HF-LF method and equation (2) [23,24] has been calculated for the devices.

$$D_{it} = \frac{C_{ox}}{q} \left[ \frac{C_{lf}/C_{ox}}{1 - C_{lf}/C_{ox}} - \frac{C_{hf}/C_{ox}}{1 - C_{lf}/C_{ox}} \right]$$

Here, $C_{ox}$ is the fixed capacitance of the oxide layer and $q$ is the fundamental charge, where $C_{lf}$ and $C_{hf}$ are the measured low and high frequency capacitance, respectively.

These causes can explain the negative shift in $V_{th}$ observed for the gate first self-aligned In$_{0.53}$Ga$_{0.47}$As device (present work or for previous works [12,25]). Moreover, extra negative charge can be imposed into the channel during the ion implantation process. The negative shift in $V_{th}$ is not favourable for device performance, since it increases the off-state current, and it needs to be controlled by lower thermal budget [14]. Similar results have been reported for related works in In$_{0.53}$Ga$_{0.47}$As devices [7,25].

By using the Y-function method [19], transconductance parameter ($G_m$) for the low field effect mobility (or $\mu_{ef}$ as an independent parameter with the gate length or width variation) can be extracted. For a fixed gate width, the plot of $1/G_m$ as a function of the $L_g$ provides a straight line (Fig 6a), whose intercept with the gate length axis gives the gate to source/drain overlap length ($\Delta L$).

The extracted value of $\Delta L$ from the plot shown in Fig 6a is 51 nm. There is a critical value for $\Delta L$ length above which the device performance and characteristics are suffered due to the scaling of transistors. On the other hand, there is an interaction of the overlap length with lateral doping abruptness which can affect the device performance, especially for scaled transistors [26]. Accordingly, knowing the value of $\Delta L$ is important for the device optimization, e.g. to find proper size of the overlap spacer for a device [27]. Conventionally, there is a minimum value for $\Delta L$ ($\sim 20$ nm) for 0.25 μm process, to avoid $I_d$ degradation [28].

![Figure 4. $I_d$-$V_g$ characteristics (a) and Transconductance vs gate voltage (b) for In$_{0.53}$Ga$_{0.47}$As MOSFETs with different $L_g$ for low drain voltage ($V_d = 50$ mV, $T = 300$ K).](http://www.jr.ietejournals.org/article.asp?issn = 0377-2063;year = 2013;volume = 8;issue = 12;spage = 4;epage = 4;artid = e82731;doi = 10.1371/journal.pone.0082731.g004)

![Figure 5. Threshold voltages ($V_{th}$) vs $L_g$ comparison extracted by different methods.](http://www.jr.ietejournals.org/article.asp?issn = 0377-2063;year = 2013;volume = 8;issue = 12;spage = 4;epage = 4;artid = e82731;doi = 10.1371/journal.pone.0082731.g005)
2012;volume = 58;issue = 2;spage = 130;epage = 137;aulast = Harish - ref12 but in recent works for the sub-100 nm regime, the smallest overlap length is strongly recommended.

The subthreshold swing (SS) and drain off state current ($I_{\text{off}}$ at $V_g = 0$) variation for different gate lengths of the self-aligned In$_{0.53}$Ga$_{0.47}$As MOSFET device are shown in Fig 6b. Both results were derived from the transfer characteristics. The degradation in SS by decreasing the channel length can be seen. It probably is originated from the SCE, which also indicates that a higher rate of lateral diffusion has been introduced into the channel. As it can be seen in Fig 6b, variation of SS and $I_{\text{off}}$ with the gate length has the same trend. In fact, higher SS value gives rise to a higher off-state current. This probably is more related to the large leakage current from drain junction than the intrinsic restriction regarding to the narrow band gap in InGaAs channel, which can be suppressed by more precise junction engineering. As it is shown in Fig 6b, the value of $I_{\text{off}}$ is increased by reducing the gate length down to 200 nm, which reveals degradation in off-state performances of the device.

The DC output characteristic comparison of the self-aligned In$_{0.53}$Ga$_{0.47}$As MOSFET for different gate lengths (1μm, 0.5 μm, 0.3 μm, 0.2 μm), at strong inversion layer ($V_g = 1.5V$), are shown in Fig 7a. The drain current shows remarkable improvement due to the length reduction and highest current value extracted for shortest channel in the range of measurement, as 1.13 A/mm. This value is higher compared to the latest reported cases for drain current in self-aligned In$_{0.53}$Ga$_{0.47}$As with the same gate size [29,30]. Similar enhancement in intrinsic $g_m$ is also observed in the devices with smaller $L_g$. For $g_m$, the highest value of 678 mS/mm was extracted for the device with $L_g = 200$ nm. Shorter $L_g$ provides less resistance and lower surface-roughness scattering which leads to a higher transconductance and mobility for shorter $L_g$. However, reducing the $L_g$ resulted in presence of the SCE for the $L_g$ smaller than 0.3μm, demonstrated in the form of increased $I_d$ (not saturated) for the higher drain voltage. This behaviour including with degradation in off-state performances of device can be a sign of poor scalability of the device. For more improvement of the device performance, the optimization in fabrication process and development of low temperature activation technique are necessary, e.g using spacing wall between the gate and contacts.

**Figure 6.** Variation of $1/g_m$ with gate length for $\Delta L$ extraction (a), Subthreshold swing and $I_{\text{off}}$ (b) for self-aligned In$_{0.53}$Ga$_{0.47}$As MOSFETs.
doi:10.1371/journal.pone.0082731.g006

**Figure 7.** $I_d$-$V_d$ characteristics (a) and Transconductance vs $V_g$ variation (b) of the devices for different $L_g$.
doi:10.1371/journal.pone.0082731.g007
equivalent-oxide-thickness (EOT) reduction or spike rapid thermal annealing (RTA).

The effect of scaling the $L_g$ on sub-threshold leakage current is shown in Fig 8a, where the $I_g$-$V_g$ graph is shown for different $L_g$ ($V_d = 0.05\, \text{V}$). Due to the gate voltage variation, the depletion (for negative gate voltage) and accumulation (for positive gate voltage) are recognisable in $I_g$-$V_g$ behaviour. As it can be seen, the level of sub-threshold leakage current ($I_g$) for all devices with the different channel lengths are in order of $10^{-8}\, \text{A}$ which is acceptable range compare to the drain current. The value of $I_g$ is low and has no change with the gate length variation showing a reliable performance of the high-$k$ oxide layer.

Field-effect mobility ($\mu_{\text{FE}}$) behaviour versus gate voltage for devices with different gate lengths, extracted from the $g_m$ analysis and equation (3) [31], is shown in Fig 8b.

$$\mu_{\text{FE}} = \frac{Lg_m}{WC_{\text{ox}}V_d}$$

Here, $L$ is the gate length, $W$ is the channel width and $C_{\text{ox}}$ is the oxide capacitance. Mobility of the devices were increased by scaling the $L_g$ and the $\mu_{\text{FE}}$ peak of 364 cm$^2$/Vs was achieved for the length of $L_g = 200\, \text{nm}$ at $V_d = 2\, \text{V}$ and $V_g = 1.5\, \text{V}$. The observed $\mu_{\text{FE}}$ enhancement for the device is related to the reduction of surface-roughness scattering by decreasing the $L_g$. It also could be related to existence of less defects for shorter channel lengths, which also has important role for measured $I_g$ enhancement (Fig 7a) [32]. As it is expected, due to the higher intrinsic carrier mobility, the $\mu_{\text{FE}}$ value of the In$_{0.53}$Ga$_{0.47}$As MOSFET at a strong inversion region is higher than the GaAs MOSFET [33]. It is worth noting that the value of $\mu_{\text{FE}}$ is generally less than the effective mobility which is normally extracted by split-CV method.

The RF measurements and the S-parameters of the self-aligned n-type In$_{0.53}$Ga$_{0.47}$As MOSFET for different gate lengths were measured using a vector network analyser at room temperature. Fig 9a shows the extrinsic current gain ($H_{21}$) versus frequency for devices. By extrapolation of the extrinsic current gain (Fig 9a) and unilateral Mason’s gain ($U_g$) from S-parameter measurements, the cut-off frequency ($f_T$) and maximum oscillation frequency ($f_{\text{max}}$) were extracted, respectively. The gate length

![Figure 8. Gate current (a) and field effect mobility (b) versus $V_g$ for different $L_g$ for self-aligned In$_{0.53}$Ga$_{0.47}$As MOSFETs.](doi:10.1371/journal.pone.0082731.g008)

![Figure 9. Extrinsic current gain $H_{21}$ versus frequency (a), $f_T$ and $f_{\text{max}}$ values (b) for different $L_g$ of In$_{0.53}$Ga$_{0.47}$As MOSFETs.](doi:10.1371/journal.pone.0082731.g009)
variation of the extracted \(f_f\) and \(f_{Max}\) for the devices are illustrated in Fig 9b. The results confirm the trend of increasing \(f_f\) when the gate length decreases and the same trend were observed for \(f_{Max}\). The highest magnitude of 125 GHz was extracted for the device with \(L_g = 200\) nm. The value of the \(f_f\) is comparable with similar devices with 100 nm gate length [34]. In fact, the cut-off frequency \(f_f\) increases by scaling MOSFETs [35], but the maximum oscillation frequency \(f_{Max}\) is strongly depends on parasitic components of MOSFETs (like gate-drain and drain-source capacitances or gate resistance) [36]. The value of \(f_{Max}\) can be approximately expressed as follows [37]:

\[
f_{Max} = \frac{f_T}{\sqrt{4R_g(g_{ds} + 2\pi f_fC_{gd})}}
\]

where \(C_{gd}\) is the drain-to-gate capacitance, \(R_g\) is the effective gate resistance. It is noticeable from (4) that the terms appeared in the denominator, indicating the importance of these parameters.

However, as it can be seen in Fig 9b, the value of \(f_{Max}\) is low in comparison to the reported similar devices. It is probably related to the high value of the source/drain conductance \(g_{ds}\) in our work, since the value of \(f_{Max}\) has inverse proportionality with \(g_{ds}\). Another reason for having low value for \(f_{Max}\) can be related to the chosen gate material, since the Ta metal gate provides high gate resistance, which lowers the value of \(f_{Max}\).

### Comparison with previous works

Research in the III-V industry began in the 60s specifically in 1967 with the oxides such as SiO\(_2\) and alumina, but the lack of knowledge on deposition techniques made unsuitable oxides. The development of ALD technology for depositing oxide layers is the key point for providing proper oxide thickness with proper materials. In order to give an overall comparison, the results presented here are compared with some of the previously published works as summarized in Table 1, in terms of \(I_{th}\), \(g_{m}\), gate length and gate dielectric thickness. Notice that only some of the enhancement-mode devices with inversion-channel are mentioned here, whose ALD preparation procedures were almost similar compared to the present work. There are other kinds of enhancement-mode III-V MOSFETs whose results are not mentioned here due to the limitation of space or different principles of device operation. Recently, InGaAs inversion-channel devices with even better performance and shorter gate length have been demonstrated, using InGaAs channels with higher In content (e.g. In\(_{0.75}\)Ga\(_{0.25}\)As).

### Conclusions

Self-aligned n-type In\(_{0.53}\)Ga\(_{0.47}\)As with different gate length down to 200 nm were fabricated and characterized. The impact of gate length variation on device parameters such as threshold voltage, high and low voltage transconductance, subthreshold swing and off current are investigated at room temperature. Scaling the gate length revealed good enhancement in all investigated parameters but the negative shift in threshold voltage was observed for shorter gate lengths. The electron mobility value is lower and SS is higher as compared to silicon. The lower mobility is probably related to the higher \(D_h\) \((10^{12})\) compared to silicon’s \(D_h\) \((10^{11})\), which is due to gate first process and probably passivation method. The presence of the sidewall to control the lateral diffusion could be the solution for a lower SS and reducing the short channel effect. However, the device still manages to deliver a high drain current and transconductance compare to silicon. The results of RF measurement for cut-off and maximum oscillation frequency for devices with different gate lengths are compared. The results shows that a possibility is wide open for low power performance; however the high frequency performance needs to be improved. Thermal budget need to be adjusted for lowering the diffusion effect.

### Acknowledgments

Authors would like to thank prof. Dr. Pr Lionel Buchaillot the director of IEMN, Ramdzan Buyong and Dr. Farhad Larki from IMEN for their great support and assistance.
Author Contributions
Conceived and designed the experiments: MFM SB NW. Performed the experiments: MFM. Analyzed the data: AD BYM. Contributed reagents/materials/analysis tools: SB NW AD. Wrote the paper: AD MFM.

References
1. Souza JPD, Kiewra E, Sun Y, Callegari A, Sadana DK, et al. (2008) Inversion mode n-channel GaAs field effect transistor with high-k/metal gate. Applied Physics Letters 92: 135308.
2. Chau R, Datta S, Doczy M, Doyle B, Kavalieros J, et al. (2008) High-/metal-gate stack and its MOSFET characteristics. Electronic Device Letters, IEEE 25: 408–410.
3. Song Y, Zhou H, Xu Q, Luo J, Yin H, et al. (2011) Mobility Enhancement Technology for Scaling of CMOS Devices: Overview and Status. Journal of Electronic Materials 1: 29.
4. Lamsberg G, Rahman R, Wallard C, Woo I, Caro J, et al. (2008) Gate-induced quantum-confinement transition of a single dopant atom in a silicon FinFET. Nature Physics 4: 656–661.
5. Dezhangi A, Abdullah AM, Larki F, Hutagalung SD, Saison EB, et al. (2012) Electrical property comparison and charge transmission in p-type double gate and single gate junctionless accumulation transistor fabricated by AFM nanolithography. Nanoscale research letters 7: 301.
6. Yang B, Buddharaju K, Teo S, Singh N, Lo G, et al. (2008) Vertical silicon-nanowire formation and gate-all-around MOSFET. Electronic Device Letters, IEEE 29: 791–794.
7. Zhao H, Huang J, Chen Y-T, Yu M-J, Wang Y, et al. (2009) Effects of gate-first and-gate-last process on interface quality of In0.53Ga0.47 As as metal-oxide-semiconductor capacitors using atomic-layer-deposited AIO3 and HIO2 oxides. Applied Physics Letters 95: 253501.
8. Xuan Y, Wu Y, Ye P (2008) High-performance inversion-type enhancement-mode InGaAs MOSFET with maximum drain current exceeding 1 A/mm. Electronic Device Letters, IEEE 29: 294–296.
9. Chang Y, Huang M, Lee K, Lee Y, Lin T, et al. (2008) Atomic-layer-deposited HfO on InGaAs: Passivation and energy-band parameters. Applied Physics Letters 92: 072901.
10. Kovesihknov S, Tsai W, Ok I, Lee JC, Torkamov V, et al. (2006) Metal-oxide-semiconductor capacitors on GaAs with high-k gate oxide and amorphous silicon interface passivation layer. Applied Physics Letters 88: 022106.
11. Shahjerdii D, Rottet J, Balakrishnan G, Hufvander D, Tustec E, et al. (2008) Fabrication of Self-Aligned Enhancement-Mode In0.53Ga0.47 As MOSFETs With TaN/HfO2/AIN Gate Stack. Electronic Device Letters, IEEE 29: 557–560.
12. Lin T, Chiu H, Chang P, Tung L, Chen C, et al. (2008) High-performance self-aligned inversion-channel In0.53Ga0.47 As metal-oxide-semiconductor field-effect-transistor with AIO3/Ga2O3/Gd2O3 as gate dielectrics. Applied Physics Letters 93: 033516-033516-033513.
13. Lin TD, Chiu HC, Chang P, Chang YH, Wu YD, et al. (2010) Self-aligned inversion-channel In0.53Ga0.47 As metal-oxide-semiconductor field-effect-transistor using UHV-AIO3/Ga2O3/Gd2O3 and ALD-AIO3 as gate dielectrics. Solid-State Electronics 54: 919–924.
14. Gu JJ, Wu H, Lin Y, Neal AT, Gordon RG, et al. (2012) Size-Dependent-Transport Study of In0.53Ga0.47 As Gate-All-Around Nanowire MOSFETs: Impact of Quantum Confinement and Volume Inversion. Electronic Device Letters, IEEE 33: 967–969.
15. Sze SM, Ng KK (2007) Physics of semiconductor devices: Wiley-Blackwell.
16. Xuan Y, Shen T, Xu M, Wu Y, Ye P (2008) High-performance surface channel In-rich In0.75Ga0.25As MOSFETs with ALD high-k as gate dielectric. IEEE. pp. 1–4.
17. Shinoura H (2011) A Study on High-Frequency Performance in MOSFETs Scaling. Tsukuba, Japan: McAndrew C (1999) Operation and Modeling of the MOS Transistor: Oxford University Press New York.
18. Wang Y, Hong M, Kuo J, Manneerts J, Koo J, et al. (1999) Advances in GaAs MOSFET's Using Ga2O3 (Gd2O3) as Gate Oxide. Cambridge Univ Press. pp. 219.
19. Sun Y, Kiewra EW, De Souza JP, Bucchignano JJ, Fogel KE, et al. (2008) Scaling of In0.53Ga0.47As buried-channel MOSFETs. 2008 IEEE 15-17 Dec. pp. 1–4.
20. Chiu HC, Chang P, Huang ML, Lin TD, Chang YH, et al. (2009) High performance self-aligned inversion-channel MOSFETs with In0.53Ga0.47As channel and ALD-AIO3 as gate dielectric; 22–24 June 2009. pp. 83–84.
21. Egedal M, Ohlsson L, Arvidsson L, Persson K-M, Borg BM, et al. (2012) High-Frequency Performance of Self-Aligned Gate-Last Surface Channel In0.53-Ga0.47 As MOSFETs. Electronic Device Letters, IEEE 33: 369–371.
22. Wu Y, Xue M, Wang R, Koybasi O, Ye P (2009) High Performance Deep-Submicron Inversion-Mode InGaAs MOSFETs with maximum Gm exceeding 1.1 mS/mm. IEEE. pp. 1–4.
23. Yonai Y, Nakanawa T, Ikeda S, Miyamoto Y (2011) High drain current (> 2A/ mm) InGaAs channel MOSFET at VD = 0.5 V with shrinkage of channel length by InP anistropic etching. IEEE. pp. 113.11–113.14.