Complete Test Graph Synthesis For Symbolic Real-time Systems

Ahmed Khoumsi 1,2

Department of Electrical and Computer Engineering
University of Sherbrooke
Sherbrooke J1K2R1, CANADA

Abstract

We study the synthesis of test cases for symbolic real-time systems. By symbolic, we mean that the specification of the implementation under test (IUT) contains variables and parameters. And by real-time, we mean that the specification of the IUT contains timing constraints. Our method combines and generalizes two test methods presented in previous work, namely: 1) a method for synthesizing test cases for (non-symbolic) real-time systems, and 2) a method for synthesizing test cases for (non-real-time) symbolic systems.

Keywords: Test cases synthesis, real-time test, symbolic test, timed input output symbolic automata, test architecture.

1 Introduction

Conformance testing (or more briefly, testing) aims at checking whether an implementation under test (IUT) conforms to a formal specification of the desired behavior of the IUT. Test activity consists of: synthesizing (or generating) test cases from the specification, and executing them on the IUT. We study the synthesis phase, but we also propose a test architecture for the execution phase. Among existing work on testing, we are interested by the following two complementary works:

1 Work started when I was visiting at IRISA, Rennes, France, in Sept. 2002-Aug. 2003.
2 Email: Ahmed.Khoumsi@USherbrooke.ca
Test of real-time systems (or real-time test): the specification of the IUT contains order as well as timing constraints of the interactions between the IUT and its environment. Several real-time test methods have been developed in the last years [7,24,4,21,9,20,5,6,16,19].

Test of symbolic systems (or symbolic test): the specification of the IUT contains variables and parameters. A few symbolic test methods have been developed [23,22,8]. These methods aim at avoiding the generation of test cases where all variables are instantiated. Note that symbolic techniques have also been developed in other areas than testing, e.g., model-checking [3] and diagnosis [26].

We propose a test synthesis method which combines, and thus extends, real-time testing and symbolic testing. We are motivated by the desire to synthesize test cases for real-time systems that do not require instantiation of variables (i.e., do not necessitate enumeration of their possible values). We first define the model of timed input output symbolic automata (T_{iosa}), that adds time to the IOSTS model of [23] and is used to model the specification of the IUT. We use a two-step approach:

Step 1: we express the test problem into a non-real-time form, by using a transformation of a T_{iosa} into an automaton called Set-Exp-IOSA (SE_{iosa}). SetExp denotes such a transformation, and SetExp(A) denotes the SE_{iosa} obtained by transformation of a T_{iosa} A. SetExp basically adds to the structure of a T_{iosa} two additional types of actions: Set and Exp that model the setting and expiring of clocks, respectively.

Step 1: we adapt the non-real-time symbolic test method of [23].

As we will see, an advantage of our method is its simplicity because the main treatment of the real-time aspect is concentrated into one step.

The remainder of the paper is structured as follows. Sect. 2 describes the T_{iosa} model used to describe the specification of the IUT. In Sect. 3, we define formally the test problem to be solved. Sect. 4 introduces the SE_{iosa} model and the transformation “SetExp : T_{iosa} \rightarrow SE_{iosa}”. In Sect. 5, we propose a test architecture and present a theorem related to SetExp. Sect. 6 presents a method based on SetExp that solves the test problem. And in Sect. 7, we conclude the paper.

2 Timed IOSA (T_{iosa})

In this section, we present timed input output symbolic automata (T_{iosa}) used to describe the IUT and its specification. T_{iosa} is a combination of timed automata of [16] and input output symbolic transition systems (IOSTS) of [23].
2.1 Clocks and related concepts

A clock $c_i$ is a real variable whose value can be reset (to 0) with the occurrence of an action and such that, between two resets, its derivative (w.r.t. time) is equal to 1. Let $\mathcal{H} = \{c_1, \ldots, c_N\}$ be a set of clocks.

A Clock Guard (CG) is a conjunction of formula(s) in the form “$c_i \sim k$”, where $c_i \in \mathcal{H}$, $\sim \in \{<, >, \leq, \geq, =\}$, and $k$ is a nonnegative integer. A CG can be the constant $\text{True}$ (empty conjunction). Let $\Phi_{\mathcal{H}}$ be the set of CGs using clocks of $\mathcal{H}$.

A clock reset is a subset of $\mathcal{H}$, and $2^\mathcal{H}$ denotes the set of clock resets.

2.2 Data and related concepts

A variable is a data whose value can be set with the occurrence of an action. Let $\mathcal{V}$ be a set of variables.

A constant is a data whose value is set once at initial time. Let $\mathcal{C}$ be a set of constants.

A (communication) parameter is a data which is transmitted as a parameter of an action. Let $\mathcal{P}$ be a set of parameters.

A Data Guard (DG) is a boolean expression using data of $\mathcal{D} = \mathcal{V} \cup \mathcal{C} \cup \mathcal{P}$. Let $\Gamma_\mathcal{D}$ denote the set of data guards (we consider that $\text{True} \in \Gamma_\mathcal{D}$).

A Variable Assignment (VA) is a set of assignments $v := E$, where $v \in \mathcal{V}$ and $E$ is an expression depending on $\mathcal{D}$. Let $\Lambda_\mathcal{D}$ be the set of VAs.

The domain of definition of every $x \in \mathcal{D}$ is noted $\text{Type}(x)$.

2.3 Syntax of $T_{\text{iosa}}$

A $T_{\text{iosa}}$ is defined by $(\mathcal{L}, l_0, \mathcal{H}, \mathcal{D}, \mathcal{I}, \Sigma, \mathcal{T})$, where: $\mathcal{L}$ is a finite set of locations, $l_0$ is the initial location, $\mathcal{H}$ is a finite set of clocks, $\mathcal{D} = \mathcal{V} \cup \mathcal{C} \cup \mathcal{P}$ is a finite set of data, $\mathcal{I}$ is a boolean expression depending of $\mathcal{V} \cup \mathcal{C}$ called initial condition, $\Sigma$ is a finite set of actions, and $\mathcal{T}$ is a transition relation. To each $a \in \Sigma$ is associated a tuple $(p_1, \ldots, p_k)$ of parameters (possibly empty) denoted $\theta_a$.

Signature of $a$ is denoted $\text{Sig}(a)$ and defined as follows:

$$\text{Sig}(a) = \begin{cases} \langle \text{Type}(p_1) \cdots \text{Type}(p_k) \rangle & \text{if } a \text{ is an input or output} \\ \text{empty tuple} & \text{if } a \text{ is an internal action} \end{cases}$$

There are three kinds of actions: the reception of an input $i$ containing the tuple $\theta_i$, written $?i(\theta_i)$; the sending of an output $o$ containing the tuple $\theta_o$, written $!o(\theta_o)$; and the occurrence of an internal action $a$, written $\epsilon_a$. $\theta_i$ and
\( \theta_o \) are omitted when empty. Receptions of inputs and sending of outputs are observable actions, and occurrences of internal actions are unobservable actions. A transition of \( T_{\text{iosa}} \) is defined by \( \text{Tr} = \langle q; r; \sigma; \theta; CG; Z; DG; VA \rangle \), where: \( q \) and \( r \) are origin and destination locations; \( \sigma \) is an action in the form ?i, !o or \( \epsilon \); \( \theta \) is the (possibly empty) tuple of parameters associated to \( \sigma \); \( CG \) and \( Z \) are a clock guard and a clock reset; and \( DG \) and \( VA \) are a data guard and a variable assignment defined in \( V \cup C \cup \theta \). \(^3\)

The index \( \sigma \) in \( Z \) means that the clock reset of a transition depends only on its action. This restriction guarantees determinizability of \( T_{\text{iosa}} \)\(^{16}\).

Fig. 1 illustrates the definition of \( T_{\text{iosa}} \) through an example. Locations are represented by nodes, and a transition \( \text{Tr} = \langle q; r; \sigma; \theta; CG; Z; DG; VA \rangle \) is represented by an arrow linking \( q \) to \( r \) and labeled in 3 lines by: \( \sigma(\theta) \), \((CG; Z)\) and \((DG; VA)\). The \( CG \) and \( DG \) True and the absence of \( Z \) or \( VA \) are indicated by “-”. \( \Sigma = \{ \phi, \alpha, \beta, \rho \}, H = \{ c_1 \}, V = \{ x \}, C = \{ p \}, P = \{ m \}, \) and \( x, p, m \) are integers. \( \phi \) cannot be an internal action because it contains parameter \( m \), and the other actions can be of any type.

2.4 Semantics of \( T_{\text{iosa}} \)

At time \( \tau_0 = 0 \), the \( T_{\text{iosa}} \) \( A = (\mathcal{L}, l_0, H, D, I, \Sigma, T) \) is at location \( l_0 \) with all clocks equal to 0, and variables and constants taking values such that \( I \) evaluates to \( \text{True} \). A transition \( \text{Tr} = \langle q; r; \sigma; \theta; CG; Z; DG; VA \rangle \) of \( A \) is enabled when \( q \) is the current location and both \( CG \) and \( DG \) evaluate to \( \text{True} \); otherwise, \( \text{Tr} \) is disabled. From this location \( q \), the action \( \sigma \) (containing parameters of \( \theta \)) can be executed only when \( \text{Tr} \) is enabled\(^4\); and after the execution of \( \sigma \): location \( r \) is reached, the clocks in \( Z \) (if any) are reset, and the assignments in \( VA \) (if any) are applied.

\(^3\) Note that \( DG \) and \( VA \) of a transition \( \text{Tr} = \langle q; r; \sigma; \theta; CG; Z; DG; VA \rangle \) are defined in \( V \cup C \cup \theta \) and not in the whole \( D = V \cup C \cup P \)

\(^4\) But when \( \text{Tr} \) is enabled, \( \sigma \) is not necessarily executed.
For the example of Fig. 1, let $\delta_{u,v}$ be the delay between actions $u$ and $v$:

- The $T_{iosa}$ is initially in location $l_0$. At the occurrence of $\phi(m)$, location $l_1$ is reached and variable $x$ is assigned with the value of $m$.
- From $l_1$, the $T_{iosa}$ reaches $l_2$ at the occurrence of $\alpha$.
- From $l_2$, the $T_{iosa}$ reaches $l_3$ or $l_4$ at the occurrence of $\beta$. $l_3$ is reached only if $\delta_{\alpha,\beta} < 3$ and $x \geq p$, and $l_4$ is reached only if $\delta_{\alpha,\beta} > 2$ and $x \leq p$.
  We see that there is a nondeterminism when $2 < \delta_{\alpha,\beta} < 3$ and $x = p$.
  $x$ is incremented when $l_4$ is reached.
- From $l_3$, the $T_{iosa}$ executes nothing.
- From $l_4$, the $T_{iosa}$ reaches $l_1$ at the occurrence of $\rho$. We have $\delta_{\alpha,\rho} > 3$.

The semantics of a $T_{iosa}$ $A$ can also be defined by the set of timed traces accepted by $A$. Here are a few necessary definitions:

A timed action is a pair $(e, \tau)$ where $e$ is an action and $\tau$ is the instant of time when $e$ occurs. When $e$ is an input (resp. output, internal) action, then $(e, \tau)$ is called timed input (resp. timed output, timed internal) action.

A timed sequence is a (finite or infinite) sequence of timed actions "$(e_1, \tau_1) \cdots (e_i, \tau_i) \cdots $", where $0 < \tau_1 < \cdots < \tau_i < \cdots$.

A timed trace is obtained from a timed sequence by removing all its timed internal actions.

Acceptance of a timed sequence $\lambda^t = (e_1, \tau_1)(e_2, \tau_2) \cdots$, for $e_1, e_2, \cdots \in \Sigma$. Let $n$ be the length of $\lambda^t$ ($n$ can be infinite), and $\lambda^t_i = (e_1, \tau_1) \cdots (e_i, \tau_i)$ be the prefix of $\lambda^t$ of length $i$, for $0 \leq i \leq n$ ($i$ is finite). $\lambda^t$ is accepted by $A$ iff $\lambda^t$ is the empty sequence $\lambda^t_0$ or $A$ has a sequence of length $n$ of consecutive transitions $Tr_1 Tr_2 \cdots$ starting at $l_0$ and such that $\forall i = 1, 2, \cdots, n$: the action of $Tr_i$ is $e_i$ and, after the execution of $\lambda^t_{i-1}$, $Tr_i$ is enabled at time $\tau_i$. Intuitively, $\lambda^t$ corresponds to an execution of $A$.

Acceptance of a timed trace: Let $\mu^t = (e_1, \tau_1)(e_2, \tau_2) \cdots$ be a timed trace. $\mu^t$ is accepted by $A$ iff $\mu^t$ is obtained by removing all the timed internal actions of a timed sequence accepted by $A$. Intuitively, $\mu^t$ corresponds to the observation of an execution of $A$.

Definition 2.1 The Timed observable language of a $T_{iosa}$ $A$ ($TOL^T_{T_{iosa}}$) is the set of timed traces accepted by $A$. That is, $TOL^T_{T_{iosa}}$ models the observable behavior of $A$.

The class of $T_{iosa}$ that we will consider satisfies the following hypothesis:

Hypothesis 2.1 Infinite timed sequences accepted by a $T_{iosa}$ $A$ are non-zeno, i.e., an infinite number of actions cannot be executed into a finite time interval.
Remark 2.2 Unlike [1], with our model consecutive actions cannot occur at the same time. Actually this is not a restriction, because we consider that if an action $e$ is followed an action $f$, then $e$ and $f$ are not simultaneous.

3 Test problem to be solved

In order to define rigorously the test problem to be solved, it is necessary to define formally a conformance relation between $T_{iosa}$ and the notion of test purpose. A test hypothesis is also necessary.

3.1 Conformance relation between $T_{iosa}$, and some related lemmas

In the following: $I$ and $S$ denote two $T_{iosa}$s over the same alphabet $\Sigma$, and $o$ is an output action of $\Sigma$. We define the following conformance relation:

Definition 3.1 $I_{conf} T_{iosa} S$ means, $\forall \lambda \in TOL^T_{iosa}$:
\[
(\lambda \cdot (o, \tau) \in TOL^T_{iosa}) \Rightarrow (\lambda \cdot (o, \tau) \in TOL^S_{iosa}).
\]

If the IUT is modeled by $I$, “$I_{conf} T_{iosa} S$” means that after an execution of the IUT accepted by $S$, the IUT can generate an output $o$ at time $\tau$ only if $S$ accepts $o$ at time $\tau$.

In order to give a simpler definition of $conf_{T_{iosa}}$, let us first define the input-completion of $T_{iosa}$. Let $\Sigma^?$ be the set of inputs of the alphabet $\Sigma$, and $Univ$ be a “universal” $T_{iosa}$ accepting all the timed traces over $\Sigma$. That is, $TOL^T_{iosa}$ contains every timed trace over $\Sigma$. The following definition is inspired from [11,12].

Definition 3.2 The input-completion of a $T_{iosa} A = (L, l_0, H, D, I, \Sigma, T)$ is a $T_{iosa}$ $InpComp(A)$ that contains all the timed traces of $A$, as well as all the timed traces that diverge from the timed traces of $A$ by executing inputs not accepted by $A$. Formally, $InpComp(A)$ is a $T_{iosa}$ such that:
\[
TOL^T_{InpComp(A)} = TOL^T_{A} \cup \bigcup_{w \in TOL^T_{\Sigma^?}, \omega \in TOL^T_{Univ}, x \in TOL^T_{iosa}} w \cdot \omega \cdot x.
\]

$A$ is said input-complete iff $A = InpComp(A)$. Intuitively, an input-complete $T_{iosa}$ accepts every input at any time.

Lemma 3.3 $(I_{conf} T_{iosa} S) \iff (I_{conf} T_{iosa} InpComp(S))$.

Lemma 3.3 implies that we can replace a $T_{iosa} S$ by its input-completion before checking whether a $T_{iosa} I$ conforms to it, w.r.t. $conf_{T_{iosa}}$. However, Def. 3.2 is not constructive and we do not know how to compute $InpComp(S)$ from a $T_{iosa} S$ in the general case. Hence, we will use the following hypothesis:
Hypothesis 3.1 In “$I \text{ conf}_{T_{\text{iosa}}} S$”, we assume $S$ input-complete.

Note that Lemma 3.3 and Hyp. 3.1 are inspired from their non-real-time and non-symbolic (i.e., without clocks and data) version in [11].

Lemma 3.4 With Hypothesis 3.1: $I \text{ conf}_{T_{\text{iosa}}} S \iff TOL^T_{T_{\text{iosa}}} \subseteq TOL^S_{T_{\text{iosa}}}$. 

Lemma 3.4 means that with Hypothesis 3.1, $\text{conf}_{T_{\text{iosa}}}$ is simplified into an inclusion of timed observable languages of $T_{\text{iosa}}$.

3.2 Test purpose, and test hypothesis

In order to define test purpose, let us first define the notions of completion and trap:

Definition 3.5 A $T_{\text{iosa}} A = (\mathcal{L}, l_0, \mathcal{H}, D, I, \Sigma, T)$ is said to be complete iff: $\forall l \in \mathcal{L}$ and $\forall e \in \Sigma$, $e$ is enabled in $l$ for every possible clock value and data value. Intuitively, a complete $T_{\text{iosa}}$ accepts every (input, output or internal) action at any time.

Definition 3.6 A trap location $q$ is a location in which, for each event $\sigma \in \Sigma$, there is a selfloop transition $\text{Tr} = (q; q; \sigma; \theta_\sigma; \text{True}; \emptyset; \text{True}; \emptyset)$. That is, when a trap is reached then it is never left and every action is executable from it at any time

Definition 3.7 A test purpose is a $T_{\text{iosa}} TP$ used to select the behaviors to be tested. By analogy with [10,23,16], $TP$ is complete, deterministic, and equipped with two sets of trap locations $A$ and $R$ (for Accept and Refuse). Timed Sequences to be considered in testing activity are those terminating in and not traversing a location $A$, while timed sequences to be ignored are those traversing or terminating in a location $R$.

A test purpose is used to select a part of the specification (and thus, to ignore the remaining part) before applying a test generation method.

The following test hypothesis is inspired from [25]:

Hypothesis 3.2 IUT can be described by a (possibly unknown) input-complete $T_{\text{iosa}} \text{ IUT}$. 

3.3 Formalization of the test problem

Given two $T_{\text{iosa}}$s $Spec$ and $TP$ over the same alphabet, describing the specification and the test purpose, respectively, the objective is to synthesize an automaton $CTG$ (Complete Test Graph), from which test cases can be extracted and executed in order to determine whether: $\text{IUT} \text{ conf}_{T_{\text{iosa}}} Spec$. 
We assume $Spec$ input-complete (see Hyp. 3.1). $CTG$ is an interesting automaton because it contains all test cases of $Spec$ corresponding to $TP$.

The test system takes into account $TP$ by ignoring every execution $\lambda$ of the IUT accepted by $Spec$ (i.e., $\lambda \in TOL^{T_{\text{IUT}}} \cap TOL^{T_{\text{Tios}}}_{\text{SpecTP}}$) and such that: a location $R$ of $TP$ may be reached by $\lambda$, or no location $A$ of $TP$ is reachable after $\lambda$ by $Spec$.

4 Transformation of $T_{\text{Tios}}$ into $SE_{\text{Tios}}$

A transformation, called $SetExp$, is presented in [18] and applied in [13,16,17,14,15]. $SetExp$ basically transforms a timed automaton (TA) into a finite state automaton by adding to the structure of the TA two additional types of actions: $Set$ and $Exp$, that capture the temporal aspect of the TA. In the present article, we apply $SetExp$ to $T_{\text{Tios}}$ instead of TA. When applying $SetExp$ to $T_{\text{Tios}}$, the semantics of data and their DG and VA is ignored, that is, they are processed just like action labels. The latter is taken into account when using (interpreting, processing, ...) the automaton called $SE_{\text{Tios}}$ that results from $SetExp$. Our test problem will be solved in Sect. 6 by using $SetExp$.

In this Section, we present the $SE_{\text{Tios}}$ model and illustrate $SetExp$ by an example (a detailed description of $SetExp$ can be found in [18]). Let $A$ be a $T_{\text{Tios}}$ over an alphabet $\Sigma$ and $SetExp(A)$ be the $SE_{\text{Tios}}$ obtained by transformation.

4.1 Actions $Set$ and $Exp$

$Set(c_i, k)$ means: clock $c_i$ is reset (to 0) and will expire when its value is equal to $k$. More generally, $Set(c_i, k_1, k_2, \cdots, k_p)$ means that $c_i$ is reset and will expire several times, when its value is equal to $k_1, k_2, \cdots, k_p$, resp. We assume without loss of generality that $k_1 < k_2 < \cdots < k_p$.

$Exp(c_i, k)$ means: clock $c_i$ expires and its current value is $k$.

Therefore, $Set(c_i, k)$ is followed (after a delay $k$) by $Exp(c_i, k)$, and $Set(c_i, k_1, k_2, \cdots, k_p)$ is followed (after delays $k_1, \cdots, k_p$) by $Exp(c_i, k_1)$, $Exp(c_i, k_2)$, $\cdots$, $Exp(c_i, k_p)$. When a $Set(c_i, m)$ occurs, then all $Exp(c_i, *)$ which were expected before this $Set(c_i, m)$ are canceled.

4.2 Basic principle of $SetExp$

In a $T_{\text{Tios}}$ $A$, a clock $c$ is reset with the objective to compare later its value to (at least) one constant, say $k$. The action $Set(c, k)$ is very convenient for that purpose, because it resets $c$ and programs $Exp(c, k)$ which is a notification.
when \( c = k \). The principle of \( \text{SetExp} \) when applied to a \( \text{T}_{\text{iosa}} A \) is:

(i) To replace each clock reset in \( A \) by the appropriate \( \text{Set} \) action; and then

(ii) To construct a finite state automaton, denoted \( \text{SetExp}(A) \), that accepts sequences containing actions of \( A \) and \( \text{Set} \) actions obtained in (1) and the corresponding \( \text{Exp} \) actions, and such that the order of actions in each accepted sequence respects order and timing constraints of \( A \).

In order to give a trivial example that illustrates \( \text{SetExp} \), let us consider the following two specifications. Specification 1: a task must be realized in less than two units of time. Specification 2: at the beginning of the task an alarm is programmed for occurring after two time units, and the task must be terminated before the alarm. It is clear that these two specifications define the same timing constraint. In this example, \( \text{SetExp} \) can be used to obtain the second specification from the first one. The programming of the alarm corresponds to a \( \text{Set} \) action, and the occurrence of the alarm corresponds to an \( \text{Exp} \) action.

4.3 Transitions of \( \text{SE}_{\text{iosa}} \)

Recall that a transition of \( \text{T}_{\text{iosa}} \) is defined by \( \langle q; r; \sigma; \theta_\sigma; CG; Z_\sigma; DG; VA \rangle \) and represented in a figure by an arrow linking \( q \) to \( r \) and labeled by: \( \sigma(\theta_\sigma) \), \( (CG; Z_\sigma) \) and \( (DG; VA) \). Let: \( \eta \) denote an action of the alphabet \( \Sigma \) of the \( \text{T}_{\text{iosa}} A \) with its parameters, \( S \) (resp. \( E \)) denote a set of \( \text{Set} \) (resp. \( \text{Exp} \)) actions, and \( \text{occurrence of } S \) (resp. \( E \)) mean the simultaneous occurrences of all the actions in \( S \) (resp. \( E \)). We categorize transitions of \( \text{SE}_{\text{iosa}} \) \( \text{SetExp}(A) \) into three types:

**Type 1** : transition labeled by (\( E \)) represents the occurrence of \( E \).

**Type 2** : transition labeled by (\( \eta \)) or (\( \eta, S \)), and by a \( DG \) and a \( VA \). (\( \eta \)) represents the occurrence of \( \eta \), (\( \eta, S \)) represents the simultaneous occurrences of \( \eta \) and \( S \), and \( DG \) and \( VA \) have the same semantics as in \( \text{T}_{\text{iosa}} \). A transition TR of Type 2 in \( \text{SetExp}(A) \), corresponds to a transition Tr of \( A \) such that: Tr and TR have the same \( \eta \) and \( DG \) and \( VA \), and Tr resets the clocks in the \( S \) (if any) of TR.

**Type 3** : transition labeled by (\( E, \eta \)) or (\( E, \eta, S \)), and by a \( DG \) and a \( VA \). (\( E, \eta \)) represents the simultaneous occurrences of \( E \) and \( \eta \), and (\( E, \eta, S \)) represents the simultaneous occurrences of \( E \), \( \eta \) and \( S \). A transition TR of Type 3 in \( \text{SetExp}(A) \) corresponds to simultaneous executions of \( E \) and a transition Tr of \( A \) such that: Tr and TR have the same \( \eta \) and \( DG \) and \( VA \), and Tr resets the clocks in the \( S \) (if any) of TR.

**Remark 4.1** A transition of type 3 corresponds to the simultaneity of two
transitions of type 1 and 2, respectively.

**Definition 4.2** An *Exp-Trans* of $\text{SetExp}(A)$ is a transition of type 1 or 3, i.e., whose label contains one or several $\text{Exp}$ actions.

### 4.4 Example of transformation $\text{SetExp} : T_{\text{iosa}} \mapsto \text{SE}_{\text{iosa}}$

For the $T_{\text{iosa}}$ $A$ of Fig. 1, we obtain the $\text{SE}_{\text{iosa}}$ $\text{SetExp}(A)$ of Fig. 2, where $\text{Set}_{2,3}$ is an abbreviation of $?\text{Set}(c_1, 2, 3)$, $\text{Exp}_i$ is an abbreviation of $!\text{Exp}(c_i, i)$ for $i = 2, 3$, $x++$ means “$x$ is incremented by 1”, and the constant $\text{DG} \text{ True}$ and the absence of $\text{VA}$ are indicated by “-”. Transitions of Type 1 are those labeled $\text{Exp}_i$. Transitions of Types 2 and 3 are labeled in two lines, where Line 2 consists of $(\text{DG}; \text{VA})$. Transitions of Type 2 are those labeled $\phi(m)$, $(\alpha, \text{Set}_{2,3})$, $\beta$ or $\rho$ in Line 1. Transitions of Type 3 are those labeled $(\text{Exp}_i, \beta)$ in Line 1, and correspond to the simultaneous executions of $\text{Exp}_i$ and $\beta$. We do not indicate whether each action $\phi(m)$, $\alpha$, $\beta$ or $\rho$ is an input, an output or an internal action, because this is irrelevant for the comprehension of $\text{SetExp}$.

Note that this example does not respect Hyp. 3.1 (input-completeness), because the aim here is to illustrate $\text{SetExp}$ while input-completeness is required by the test method and not by $\text{SetExp}$. Note that clocks are real variables although they are compared to integers (2, 3), the latter being considered just as particular reals. For example, before the occurrence of $!\text{Exp}(c_1, 2)$, $c_1$ takes all the nonnull real values smaller than 2.

![Fig. 2. $\text{SE}_{\text{iosa}} \text{SetExp}(A)$ obtained from the $T_{\text{iosa}}$ $A$ of Fig. 1](image-url)
4.5 Syntax of SE$_{\text{iosa}}$

Let $A = (\mathcal{L}, l_0, \mathcal{H}, \mathcal{D}, \mathcal{I}, \Sigma, \mathcal{T})$ be a T$_{\text{iosa}}$ and $B = \text{SetExp}(A)$ be the corresponding SE$_{\text{iosa}}$. The syntax of $B$ can be defined by $B = (Q, q_0, \mathcal{D}, \mathcal{I}, \Lambda, \Psi)$, where: $Q$ is a finite set of states, $q_0$ is the initial state, $\Lambda$ is a finite alphabet that labels the transitions of $B$, $\Psi$ is a transition relation, and $\mathcal{D}$ and $\mathcal{I}$ are the same as those used in the definition of $A$. A transition of $B$ is syntactically defined by $\mathbf{TR} = \langle q; r; \mu; DG; VA \rangle$, where: $q$ and $r$ are origin and destination states; $\mu$ is the action(s) of $\mathbf{TR}$; and $DG$ and $VA$ are a data guard and a variable assignment. $DG$ and $VA$ are always empty for transitions of Type 1 (see Sects. 4.3 and 4.4). $\Lambda$ is an alphabet consisting of labels of transitions of types 1, 2 and 3 (see Sect. 4.3).

4.6 Semantics of SE$_{\text{iosa}}$

Let us define the semantics of a SE$_{\text{iosa}}$ $B = (Q, q_0, \mathcal{D}, \mathcal{I}, \Lambda, \Psi)$. Initially, $B$ is at state $q_0$ with all clocks of $\mathcal{H}$ equal to 0, and variables and constants taking values such that $\mathcal{I}$ evaluates to $\text{true}$. The transition $\mathbf{TR} = \langle q; r; \mu; DG; VA \rangle$ is enabled when $q$ is the current state and $DG$ (if any) evaluates to $\text{true}$; otherwise, $\mathbf{TR}$ is disabled. From this state $q$, $\mu$ (consisting of one or more actions) is executed only when $\mathbf{TR}$ is enabled; and after the execution of $\mu$: State $r$ is reached, and the assignments in $VA$ (if any) are applied.

Let a sequence of SE$_{\text{iosa}}$ denote a sequence “$E_1E_2\cdots$”, where $E_1, E_2, \cdots \in \Lambda$; and let a trace of SE$_{\text{iosa}}$ be obtained from a sequence of SE$_{\text{iosa}}$ by removing all its internal actions. Let us define the semantics of a SE$_{\text{iosa}}$ $B = (Q, q_0, \mathcal{D}, \mathcal{I}, \Lambda, \Psi)$ by the set of sequences and traces accepted by $B$:

Acceptance of a (finite or infinite) sequence $\lambda = E_1E_2\cdots$, for $E_1, E_2, \cdots \in \Lambda$. Let $n$ be the length of $\lambda$ ($n$ can be infinite), and $\lambda_i = E_1E_2\cdots E_i$ be the prefix of $\lambda$ of length $i$, for $0 \leq i \leq n$ ($i$ is finite). $\lambda$ is accepted by $B$ iff $\lambda$ is the empty sequence $\lambda_0$ or:

there exists a sequence of transitions $Tr_1Tr_2\cdots$ of $B$ of length $n$ such that $\forall i = 1, 2, \cdots, n$: $Tr_i$ is labeled by $E_i$ and, after the execution of $\lambda_{i-1}$, $Tr_i$ is enabled. Intuitively, $\lambda$ corresponds to an execution of $B$.

Acceptance of a trace $\mu$ : $\mu$ is accepted by $B$ iff $\mu$ is obtained by removing the internal actions of a sequence accepted by $B$. Intuitively, $\mu$ corresponds to the observation of an execution of $B$.

We can now introduce the notion of Observable Language of a SE$_{\text{iosa}}$:

**Definition 4.3** The observable language of a SE$_{\text{iosa}}$ $B$ ($OL^{SE_{\text{iosa}}}_B$) is the set of traces accepted by $B$. That is, $OL^{SE_{\text{iosa}}}_B$ models the observable behavior of $B$. 
Given a SE$_{\text{iosa}}$ $B$, one can remark that $OL^B_{\text{SE}_{\text{iosa}}}$ implicitly respects the following condition, called the Consistency condition: every $\text{Set}(c, k)$ and its corresponding $\text{Exp}(c, k)$ are effectively separated by time $k$.

We terminate this section by presenting a fundamental property of $\text{SetExp}$. Let $TL = \text{AddTime}(L)$ be a timed language obtained from a language $L$ by associating a time to each action such that the consistency condition is respected. Let $\text{RmvSetExp}(TL)$ be obtained from a timed language $TL$ by removing all the $\text{Set}$ and $\text{Exp}$ actions, if any. We have the following theorem of equivalence:

**Theorem 4.4** $\text{RmvSetExp}(\text{AddTime}(OL^A_{\text{SetExp}})) = TOL^T_{\text{iosa}}$.

Intuitively, Theorem 4.4 states that from a behavioral point of view, there is no difference between $A$ and $\text{SetExp}(A)$ for an observer who does not see (or ignores) $\text{Set}$ and $\text{Exp}$ actions. In a sense, $\text{SetExp}(A)$ does nothing but add some new actions ($\text{Set}$ and $\text{Exp}$) to $A$ that capture the relevant temporal aspect of $A$. As we will see in the next section, in our test method, these $\text{Set}$ and $\text{Exp}$ are physical actions that are produced by the test system.

## 5 Test architecture, and a theorem

Given two $T_{\text{iosa}}$s $\text{Spec}$ and $TP$ over the same alphabet, recall that the objective is to synthesize an automaton $CTG$, from which test cases can be extracted and executed in order to determine whether the IUT conforms to the part of $\text{Spec}$ corresponding to $TP$. $CTG$ will not be directly computed on the $T_{\text{iosa}}$s $\text{Spec}$ and $TP$, but rather on a SE$_{\text{iosa}}$ computed from the two $T_{\text{iosa}}$s. In order to make the link between $CTG$ and the IUT, we use a particular test architecture [16] that we now present. It is represented in Fig. 3:

**Clock-Handler** receives $\text{Set}$ events and sends $\text{Exp}$ actions. (It respects the consistency condition.)

**Test-Controller** sends inputs to the IUT, receives outputs from the IUT, sends $\text{Set}$ actions to Clock-Handler, and receives $\text{Exp}$ actions from Clock-Handler.

We define the following conformance relation $\text{conf}_{\text{SE}_{\text{iosa}}}$ which is simply an inclusion of observable languages of SE$_{\text{iosa}}$:

**Definition 5.1** Let $I'$ and $S'$ be two SE$_{\text{iosa}}$s over the same alphabet: $(I' \text{ conf}_{\text{SE}_{\text{iosa}}}(S')) \iff (OL^I_{SE_{\text{iosa}}} \subseteq OL^S_{SE_{\text{iosa}}})$.

We have the following theorem, where SUT (System Under Test) consists of the IUT and Clock-Handler:
Theorem 5.2 Let $S$ be an input-complete $T_{io}$sa. If Test-Controller generates Set actions only when they are accepted by $SetExp(S)$, then:

$$(IUT \; conf_{T_{io}} \; S) \iff (\exists SE_{io} \; SUT \; accepting \; behavior \; of \; SUT \; such \; that \; SUT \; conf_{SE_{io}} \; SetExp(S)).$$

The above theorem implies that we can check “$SUT \; conf_{SE_{io}} \; SetExp(S)$” instead of “$IUT \; conf_{T_{io}} \; S$”. We have transformed the test of a real-time symbolic system into a non-real-time form, and thus, we can (and will) use and adapt a non-real-time method of Symbolic Test Generation (STG) [23].

![Test architecture](image)

This architecture is applicable only if transitions executing internal (i.e., unobservable) actions do not reset clocks. In fact, in order to generate Set actions, Test-Controller needs to observe every action to which is associated a clock reset. Hence the following hypothesis:

Hypothesis 5.1 Transitions executing internal actions do not reset clocks.

Hyp. 5.1 means that there is no timing constraint relatively to internal actions.

6 Method of test generation

Our test method combines, and thus extends, two complementary test methods presented in [23] and [16], respectively. It consists of four steps outlined in Fig. 4 and described in subsections 6.1 to 6.4. Its inputs are $Spec$ (input-complete, from Lemma 3.3 and Hyp. 3.1) and $TP$ (complete, from Def. 3.7). In a first step, we compute a $T_{io}$sa $SpecTP$ which accepts (all and only) the timed sequences of $Spec$ and indicates the locations corresponding to the locations $A$ and $R$ of $TP$. Then, we synthesize in three steps (2 to 4) a complete test graph ($CTG$), from which a set of test cases can be extracted and executed on the $IUT$ in order to determine whether: $IUT \; conf_{T_{io}} \; SpecTP$. The indication $A$ and $R$ is used to ignore every execution of the $IUT$ that leads to a location $R$ or from which no location $A$ is reachable. (See Sects. 3.2 and
3.3 for more detail.) The fact that $TP$ is deterministic and complete implies that $Spec$ is input-complete iff $SpecTP$ is input-complete.

An advantage of our method is its simplicity because the main treatment of the real-time aspect is concentrated in Step 2. Steps 1, 3 and 4 constitute a slight adaptation of the (non-real-time) symbolic test generator (STG) [23].

Figure 5 represents $Spec$ and $TP$ over the alphabet $\Sigma = \{?, ?\phi, ?\sigma, !\rho, \epsilon_a, \epsilon_b\}$ used to illustrate the steps of the test method. Data of $Spec$ are $H^1 = \{c_1\}, V^1 = \{x\}, C^1 = \{p\}, P^1 = \{m\}$, where $x, p, m$ are integers. Data of $TP$ are $H^2 = V^2 = C^2 = \emptyset, P^2 = \{n\}$, where $n$ is integer. $\neq x$ means any action of $\Sigma$ different from $x$, and $?*$ means any input $\in \Sigma$ (i.e., $?\phi$ or $?\sigma$). $Spec$ was not initially input-complete and we represent by dotted arrows the part that has been added to make $Spec$ input-complete (see Hyp. 3.1). Transitions labeled only by an action mean that: their (clock and data) guards are equal to the constant $True$, and they do not reset clocks and do not have variable assignments. The $TP$ of this example means that: we are interested to test executions of $Spec$ terminating by the first occurrence of $!\rho$ without traversing Location $TL$.

This example of $TP$ is taken very simple (with no timing constraint) in order to clarify the operations of the different steps. Even in a concrete case, $TP$ should be relatively simple because the objective of its use is to select a relatively small part of the specification in order to concentrate only in certain aspects of the specification.

---

5 Actually, STG is a software tool. But here, STG denotes the theoretical method that underlies the tool.
6.1 Step 1 : Synchronous product of Spec and TP

The aim is to compute a \( T_\text{iosa} \) SpecTP equivalent to Spec such that locations of SpecTP that correspond to locations \( A \) (resp. \( R \)) of TP are also denoted \( A \) (resp. \( R \)). For that purpose, we need to define the synchronized product of two \( T_\text{iosa} \)s.

Let \( A^i = (\mathcal{L}^i, l^i_0, \mathcal{H}^i, \mathcal{D}^i, \mathcal{I}^i, \Sigma^i, \mathcal{T}^i) \) where \( \mathcal{D}^i = \mathcal{V}^i \cup \mathcal{C}^i \cup \mathcal{P}^i \), for \( i = 1,2 \), be two \( T_\text{iosa} \)s. The synchronized product of \( A^1 \) and \( A^2 \), written \( A^1 \otimes A^2 \), is inspired (but different) from the synchronized product of TA [2] and the synchronized product of IOSTS [23]. \( A^1 \otimes A^2 \) is defined iff the following four conditions are satisfied:

(i) \( \Sigma^1 = \Sigma^2 \). The common alphabet will then be denoted \( \Sigma \). This condition can be easily relaxed [23], but we will keep it for simplicity.
(ii) \( \mathcal{H}^1 \cap \mathcal{H}^2 = \emptyset \) [2].
(iii) \( (\mathcal{V}^1 \cup \mathcal{P}^1) \cap (\mathcal{V}^2 \cup \mathcal{P}^2) = \emptyset \), \( (\mathcal{C}^1 \cup \mathcal{P}^1) \cap \mathcal{P}^2 = \emptyset \), and \( (\mathcal{C}^2 \cup \mathcal{P}^2) \cap \mathcal{P}^1 = \emptyset \) [23].
(iv) Each action \( a \in \Sigma \) has the same signature in \( A^1 \) and \( A^2 \) [23].

Assuming the above four conditions satisfied, \( A^1 \otimes A^2 \) is defined by \((\mathcal{L}, l_0, \mathcal{H}, \mathcal{D}, \mathcal{I}, \Sigma, \mathcal{T})\) such that: \( \mathcal{L} = \mathcal{L}^1 \times \mathcal{L}^2 \), \( l_0 = (l^1_0, l^2_0) \), \( \mathcal{H} = \mathcal{H}^1 \cup \mathcal{H}^2 \), \( \mathcal{D} = \mathcal{V} \cup \mathcal{C} \cup \mathcal{P} \), \( \mathcal{V} = \mathcal{V}^1 \cup \mathcal{V}^2 \), \( \mathcal{C} = (\mathcal{C}^1 \cup \mathcal{C}^2) \setminus \mathcal{V} \), \( \mathcal{P} = \mathcal{P}^1 \cup \mathcal{P}^2 \), \( \mathcal{I} = (\mathcal{I}^1 \land \mathcal{I}^2) \), and the set of transitions \( \mathcal{T} \) is defined as follows:

For each pair of transitions \((q^1; r^1; \sigma; \theta^1; CG^1; Z^1_\sigma; DG^1; VA^1) \in \mathcal{T}^i, i = 1,2:\n
If \( \theta^1_\sigma \) and \( \theta^2_\sigma \) are the empty tuple \( \epsilon \) : then there is a transition
\((q^1; q^2); (r^1; r^2); \sigma; \epsilon; CG^1 \land CG^2; Z^1_\sigma \cup Z^2_\sigma; DG^1 \land DG^2; VA^1 \cup VA^2) \in \mathcal{T} \).

If \( \theta^1_\sigma \) and \( \theta^2_\sigma \) are not empty : let \( DG^{1,2} \) (resp. \( VA^{1,2} \)) denote the expression obtained by replacing in \( DG^2 \) (resp. \( VA^2 \)) each parameter from \( \theta^2_\sigma \).
by the corresponding, same-position parameter from $\theta_1$; then there is a transition \(< (q^1; q^2); (r^1; r^2); \sigma; \theta_1; CG^1 \land CG^2; Z_1 \cup Z_2; DG^1 \land DG^{1,2}; VA^1 \cup VA^{1,2}) \in T\). This procedure is inspired from [23].

In Step 1, we compute $\text{SpecTP} = \text{Spec} \otimes \text{TP}$, whose locations that correspond to locations $A$ (resp. $R$) of $\text{TP}$ are indicated by $A$ (resp. $R$).

Completeness of $\text{TP}$ implies that $\text{Spec}$ and $\text{SpecTP}$ are observationally equivalent (i.e., $\text{TOL}^{\text{SpecTP}} = \text{TOL}^{\text{SpecTP}}$). Completeness of $\text{TP}$ and input-completeness of $\text{Spec}$ imply that $\text{SpecTP}$ is input-complete. The effect of $\text{Spec} \otimes \text{TP}$ is to determine in $\text{Spec}$ all the executions that correspond to locations $A$ and $R$, respectively.

For $\text{Spec}$ and $\text{TP}$ of Fig. 5, we obtain the $\text{SpecTP}$ of Fig. 6. Locations $L_1$ and $A_1$ are equivalent in the sense that the same behavior can be produced from them. The difference between these two locations is that only $A_1$ corresponds to Location $A$ of $\text{TP}$. Note that, in accordance with the definition of synchronized product, parameter $n$ of $\text{TP}$ has been removed by replacing it by parameter $m$ of $\text{Spec}$.

![Diagram](image)

Fig. 6. Step 1: $\text{SpecTP}$ obtained from $\text{Spec}$ and $\text{TP}$ of Fig. 5

6.2 Step 2 : Transforming the $\text{T}_{\text{SpecTP}}$ into $\text{SE}_{\text{SpecTP}}$

We transform the problem into a non-real-time form by computing $\text{SpecTP}^{\text{SE}} = \text{SetExp}(\text{SpecTP})$. For the $\text{SpecTP}$ of Fig. 6, we obtain the $\text{SpecTP}^{\text{SE}}$ of Fig. 7. $\text{Set}_{1,2,3}$ denotes $\text{Set}(c_1, 2, 3)$, and $\text{Exp}_{i}$ denotes $\text{!Exp}(c_1, i)$. States of $\text{SpecTP}^{\text{SE}}$ that correspond to location $A$ (resp. $R$) of $\text{SpecTP}$ are indicated by $A$ (resp. $R$), $(\text{Exp}_{i}, \Sigma)$ means the simultaneous occurrences of $\text{Exp}_{i}$ and any $x \in \Sigma$, and nodes linked by a broken line indicate the same state\(^6\). State $A_1$ of Fig. 7 is equivalent to State $S_1$ with the difference that $S_1$ does not correspond to a location $A$ of $\text{TP}$.

\(^6\) They are duplicated for the sake of clarity.
In Fig. 7 and subsequent figures, if $DG$ evaluates to true and $VA$ is empty in a transition, then $(DG; VA)$ is not represented.

![Diagram](image)

Fig. 7. Step 2: $SpecTP^{SE_{iosa}}$ obtained from $SpecTP$ of Fig. 6

6.3 Step 3 : Extracting the visible behavior of $SpecTP^{SE_{iosa}}$

We construct the visible behavior of $SpecTP^{SE_{iosa}}$ in three substeps:

Substep 3a : Internal actions are eliminated by projection into the observable alphabet. For that purpose, we can adapt a procedure proposed in [23]. The result is denoted $Vis(SpecTP^{SE_{iosa}})$. The adaptation consists of a preliminary step where internal actions in transitions of Type 3 are simply erased. After that, we can use the procedure of [23] because the remaining internal actions are “alone” in their transitions. (Recall that we consider only the case where internal actions do not reset clocks.)

Substep 3b : $Vis(SpecTP^{SE_{iosa}})$ is determinized by using a heuristic proposed in [23]. The result is denoted $Det(Vis(SpecTP^{SE_{iosa}}))$.

Substep 3c : Note that every state of $Det(Vis(SpecTP^{SE_{iosa}}))$ corresponds to one or several states of $SpecTP^{SE_{iosa}}$. States $R$ and $A$ of $Det(Vis(SpecTP^{SE_{iosa}}))$ are selected as follows:

• We call $R$ every state corresponding to at least one state $R$ of $SpecTP^{SE_{iosa}}$. Intuitively, we ignore every execution which can correspond to a sequence not to be tested.

• We can call $A$ every state corresponding to no state $R$ and at least one state $A$ of $SpecTP^{SE_{iosa}}$. Intuitively, we accept every execution which: 1) cannot correspond to a sequence not to be tested, and 2) can correspond to a sequence to be tested. Another way, which seems more realistic,
is to call $A$ every state corresponding only to states $A$ of $\text{SpecTP}^{\text{SE}_{\text{iosa}}}$. Intuitively, we accept an execution only when we are sure that it corresponds to a sequence to be tested. The result is denoted $\text{SpecTP}^{\text{VIS}}_{\text{visa}}$.

For the $\text{SpecTP}^{\text{SE}_{\text{iosa}}}$ of Fig. 7, we obtain $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$ of Fig. 8.

6.4 Step 4 : Computing a Complete Test Graph (CTG)

Recall that a transition of $\text{SE}_{\text{iosa}}$ is labeled in the form $(E)$ or in one of the following four forms: $(\sigma)$, $(\sigma, S)$, $(E, \sigma)$, $(E, \sigma, S)$, in addition to $(DG; VA)$. Let “output transition of $\text{SE}_{\text{iosa}}$” denote any transition labeled in one of the four forms such that $\sigma$ is an output of the IUT. By analogy with [10,16,23], we construct a Complete Test Graph (CTG) as follows:

- Let $L2A$ be the set of states of $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$ from which a $A$ is accessible.
- Let $\text{Pass}$ denote the set of states $A$ of $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$.
- Let $\text{Fail} = \{\text{fail}\}$ consist of a new state that is reached by every non-specified output transition of $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$ executable from $L2A$.
- Let $\text{Inconc}$ be the set of states of $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$ that are not in $L2A \cup \text{Pass}$ and are accessible from $L2A$ by a single output transition of $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$.
- We then obtain $\text{CTG}$ from $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$ by:
  - adding (implicitly) state $\text{Fail}$ and its incoming transitions,
  - removing every state $\notin L2A \cup \text{Pass} \cup \text{Inconc} \cup \text{Fail}$, and
  - removing outgoing transitions of every state $\in \text{Pass} \cup \text{Inconc}$.

To synthesize test sequences executable in acceptable time (that is, to avoid that Test-Controller waits for an input during a very long time), we select a delay $T$ and define a fictitious event $!\delta$ whose occurrence means: no observable action occurs during a period equal to $T$. We then proceed as follows:

- we define a new state $\text{inconc}_\delta \in \text{Inconc}$, and
- to every state $\notin \text{Pass} \cup \text{Inconc} \cup \text{Fail}$ without outgoing Exp-Trans (of type 1 or 3), we add a transition labeled $!\delta$ and leading to $\text{inconc}_\delta$. 

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig8}
\caption{Step 3: $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$ obtained from $\text{SpecTP}^{\text{SE}_{\text{iosa}}}_{\text{VIS}}$ of Fig. 7}
\end{figure}
The use of !δ and inconcδ can be intuitively explained as follows: in a test execution if nothing happens during time T, then the verdict Inconclusive is generated. For the SpecTPSEusahaan of Fig. 8, we obtain the CTG of Fig. 9. In CTG, every input (resp. output) action must be interpreted as an output (resp. input) action of the tester (i.e., Test-Controller). Transition !δ in State 0 (resp. 1) is irrelevant, because it can be preempted by the only possible other transition labeled (?φ(m); −; x := m) (resp. (?σ, Set2,3)) which is under the control of Test-Controller. Transition !δ in State 4 indicates that nothing has happened during time T, which implies the verdict Inconclusive. For simplicity, Fail and its incoming transitions are not represented; Fail is implicitly reached by every non-specified transition. Note that !δ can be easily implemented by using ?Set(c0, T) and !Exp(c0, T), where c0 is a clock not used for describing timing constraints of Spec and TP.

Fig. 9. Step 4: CTG obtained from SpecTPSEusahaan of Fig. 8

Let SpecTP_A denote the part of SpecTP (obtained in Step 1) that leads to a location A, and SpecTPSEusahaan_A denote the part of SpecTPSEusahaan (obtained in Step 2) that leads to a state A. A verdict Pass, Inconclusive or Fail, generated after the execution by SUT of a trace λ, is interpreted as follows:

Pass means that λ conforms (w.r.t. confSEusahaan) to SpecTPSEusahaan_A. From Theor. 5.2, the IUT has executed a timed trace μ that conforms (w.r.t. confTusahaan) to SpecTP_A, and thus, to SpecTP. Therefore, μ conforms (w.r.t. confTusahaan) to Spec (because Spec and SpecTP are observationally equivalent).

Fail means that λ does not conform (w.r.t. confSEusahaan) to SpecTPSEusahaan_A. From Theor. 5.2, the IUT has executed a timed trace μ that does not conform (w.r.t. confTusahaan) to SpecTP, and thus, nor to Spec (because Spec and SpecTP are observationally equivalent).

Inconclusive means that we cannot determine whether λ conforms (w.r.t. confSEusahaan) to SpecTPSEusahaan_A. From Theor. 5.2, we cannot determine whether the IUT has executed a timed trace μ that conforms (w.r.t. confTusahaan) to SpecTP_A.
7 Contribution and future Work

Real-time test consists of testing systems which must guarantee timing constraints. Symbolic test consists of testing systems without enumerating values of their data. The contribution of this work is the combination of those two types of testing. An advantage of our method is its simplicity because the main treatment of the real-time aspect is concentrated into one step. Our method combines in a rigorous way the method STG of symbolic testing of [23] and the method of real-time testing of [16]. Since the test method in [16] is a rigorous generalization of TGV [10] to the real-time case, we can say that our method is a rigorous generalization of STG and TGV \(^7\) to the real-time case. We are optimistic for the applicability of our method because both TGV and STG have led to interesting software tools. But we recognize that such applicability remains to be demonstrated with real world examples.

Theoretically, the method may suffer from state explosion essentially during the synchronized product (Step 1) and the transformation \(\text{SetExp}\) (Step 2). But in practice, the state explosion is attenuated by the following facts:

For Step 1: \(TP\) is relatively simple (see comment before Fig. 5).

For Step 2: the following two numbers, that influence state explosion, are relatively small:
- the number of clocks,
- the number of values to which each clock is compared in timing constraints.

Here are some future work directions:

- Our method (as well as STG in [23]) does not support the quiescence aspect, that is used for specifying when the IUT is permitted to stop its execution. We intend to investigate the possibility to fill this gap.

- Our method (as well as other methods of real-time testing) does not support unobservable clock resets (Hyp. 5.1). We intend to determine conditions under which our method is applicable in the presence of unobservable clock reset.

- We intend to add the notion of invariants to \(T_{\text{iosa}}\), in order to model actions that must occur (instead of being only permitted to occur) when they are enabled.

- Def. 3.2 is not constructive and we do not know how to compute \(\text{InpComp}(S)\) from a \(T_{\text{iosa}}\) \(A\) in the general case. We intend to determine a class of (nondeterministic) \(T_{\text{iosa}}\)'s for which we can obtain a constructive

\(^7\) Actually, STG and TGV are software tools for testing. But here, STG and TGV denote the theoretical test methods that underly the tools, respectively.
• We intend to implement a prototype of the test method in order to apply it and evaluate its complexity with non-trivial examples.

Acknowledgements

The author thanks Thierry Jéron and Vlad Rusu, from IRISA in France, for their valuable comments towards the improvement of a previous version of this manuscript.

References

[1] Alur, R., *Timed automata*, in: *Proc. 11th Intern. Conf. on Comp. Aided Verif. (CAV)* (1999), pp. 8–22.

[2] Alur, R. and D. Dill, *A theory of timed automata*, Theoretical Computer Science **126** (1994), pp. 183–235.

[3] Behrmann, G., J. Bengtsson, A. David, K. G., Larsen, P. Pettersson and W. Yi, *Uppaal implementation secrets*, in: *Proc. Form. Technique in Real-Time and Fault-Toler. Syst. (FTRTFT)* (2002), pp. 3–22.

[4] Braberman, V., M. Felder and M. Massé, *Testing timing behaviors of real time software*, in: *Proc. Quality Week 1997*, San Francisco, USA, 1997, pp. 143–155.

[5] Cardell-Oliver, R., *Conformance testing of real-time systems with timed automata*, Formal Aspects of Computing **12** (2000), pp. 350–371.

[6] Cardell-Oliver, R., *Conformance testing of real-time systems with timed automata*, in: *Nordic Workshop on Programming Theory*, 2000.

[7] Clarke, D., “Testing real-time constraints,” Ph.D. thesis, Department of Computer and Information Science, University of Pennsylvania, USA (1996).

[8] Clarke, D., T. Jéron, V. Rusu and E. Zinovieva, *STG: a symbolic test generation tool*, in: *Tools and Algbr. for the Const. and Anal. of Syst. (TACAS)* (2002), pp. 470–475.

[9] En-Nouaary, A., R. Dssouli, F. Khendek and A. Elqortobi, *Timed test generation based on state characterization technique*, in: *Proc. 19th IEEE Real-Time Systems Sympos. (RTSS)*, Madrid, Spain, 1998.

[10] Jard, C. and T. Jéron, *TGV : theory, principles and algorithms*, in: *Proc. 6th World Conf. on Integ. Design and Process Technol. (IDPT)*, Pasadena, California, USA, 2002.

[11] Jard, C., T. Jéron, L. Tanguy and C. Viho, *Remote testing can be as powerful as local testing*, in: *Proc. PSTV/FORTE*, Beijing, China, 1999.

[12] Jéron, T., H. Marchand, V. Rusu and V. Tschäen, *Ensuring the conformance of reactive discrete-event systems using supervisory control*, in: *42nd CDC*, Hawaii, USA, 2003.

[13] Khoumsi, A., *A method for testing the conformance of real time systems*, in: *Proc. 7th Intern. Sympos. on Formal Techn. in Real-Time and Fault Toler. Systems (FTRTFT)*, Oldenburg, Germany, 2002, http://www.gel.usherb.ca/khoumsi/Research/Public/FTRTFT02.ps.

[14] Khoumsi, A., *Supervisory control of dense real-time discrete-event systems with partial observation*, in: *Proc. 6th Intern. Workshop on Discrete Event Systems (WODES)*, Zaragoza, Spain, 2002, http://www.gel.usherb.ca/khoumsi/Research/Public/WODES02.ps.
[15] Khoumsi, A., *Supervisory control for the conformance of real-time discrete-event systems*, in: Proc. 7th Intern. Workshop on Discrete Event Systems (WODES), Reims, France, 2004, http://www.gel.usherb.ca/khoumsi/Research/Public/WODES04.ps.

[16] Khoumsi, A., T. Jéron and H. Marchand, *Test cases generation for nondeterministic real-time systems*, in: Proc. Formal Approaches to TEsting of Software (FATES), LNCS 2931 (2003), http://www.gel.usherb.ca/khoumsi/Research/Public/FATES03.ps.

[17] Khoumsi, A. and M. Nourelfath, *An efficient method for the supervisory control of dense real-time discrete event systems*, in: Proc. 8th Intern. Conf. on Real-Time Computing Systems (RTCSA), Tokyo, Japan, 2002, http://www.gel.usherb.ca/khoumsi/Research/Public/RTCSA02-Cont.ps.

[18] Khoumsi, A. and L. Ouedraogo, *A new method for transforming timed automata*, in: Proc. Brazilian Symposium of Formal Methods (SBMF), Recife, Brazil, 2004, http://www.gel.usherb.ca/khoumsi/Research/Public/SBMF04-SetExp.pdf.

[19] Krichen, M. and S. Tripakis, *Black-box conformance testing for real-time systems*, in: Proc. Model Checking Software: 11th Int. SPIN Workshop, LNCS 2989 (2004).

[20] Nielsen, B., “Specification and test of real-time systems,” Ph.D. thesis, Dept. of Comput. Science, Faculty of Engin. and Sc., Aalborg University, Aalborg, Denmark (2000).

[21] Peleska, J., P. Amthor, S. Dick, O. Meyer, M. Siegel and C. Zahlten, *Testing reactive real-time systems*, in: Proc. Mater. for the School-5th Intern. School and Sympos. on Form. Technique in Real-Time and Fault-Toler. Syst. (FTRTFT), Lyngby, Denmark, 1998.

[22] Rusu, V., *Verification using test generation techniques*, in: Formal Methods Europe (FME) (2002), pp. 252–271.

[23] Rusu, V., L. du Bousquet and T. Jéron, *An approach to symbolic test generation*, in: Int. Conf. on Integrating Formal Methods (IFM) (2000), pp. 338–357.

[24] Springintveld, J., F. Vaandrager and P. D’Argenio, *Testing timed automata*, Technical Report CTIT97-17, University of Twente, Amsterdam, The Netherlands (1997).

[25] Tretmans, J., “A Formal Approach to Conformance Testing,” Ph.D. thesis, University of Twente, The Netherlands (1992).

[26] Tripakis, S., *Fault diagnosis for timed automata*, in: Proc. Form. Technique in Real-Time and Fault-Toler. Syst. (FTRTFT), LNCS 2469 (2002).