Improving ESD Protection Robustness Using SiGe Source/Drain Regions in Tunnel FET

Zhaonian Yang *, Yuan Yang, Ningmei Yu and Juin J. Liou

Shaanxi Key Laboratory of Complex System Control and Intelligent Information Processing, Xi’an University of Technology, Xi’an 710048, China; yangyuan@xaut.edu.cn (Y.Y.); yunm@xaut.edu.cn (N.Y.); eenian2@126.com (J.J.L.)
* Correspondence: yzn@xaut.edu.cn; Tel.: +86-029-823-12431

Received: 14 November 2018; Accepted: 9 December 2018; Published: 12 December 2018

Abstract: Currently, a tunnel field-effect transistor (TFET) is being considered as a suitable electrostatic discharge (ESD) protection device in advanced technology. In addition, silicon-germanium (SiGe) engineering is shown to improve the performance of TFET-based ESD protection devices. In this paper, a new TFET with SiGe source/drain (S/D) regions is proposed, and its ESD characteristics are evaluated using technology computer aided design (TCAD) simulations. Under a transmission line pulsing (TLP) stressing condition, the triggering voltage of the SiGe S/D TFET is reduced by 35% and the failure current is increased by 17% in comparison with the conventional Si S/D TFET. Physical insights relevant to the ESD enhancement of the SiGe S/D TFET are provided and discussed.

Keywords: band-to-band tunneling (BTBT); electrostatic discharge (ESD); tunnel field-effect transistor (TFET); Silicon-Germanium source/drain (SiGe S/D); technology computer aided design (TCAD)

1. Introduction

A traditional metal-oxide-semiconductor field-effect transistor (MOSFET) has a 60 mV/dec subthreshold swing at room temperature, which limits the application of this device in ultra-low power integrated circuits (ICs) [1,2]. The tunnel field-effect transistor (TFET) is a promising candidate for replacing the conventional MOSFET in low power ICs [3–5]. The TFET employs a band-to-band tunneling (BTBT) mechanism and is able to theoretically achieve a subthreshold swing smaller than 60 mV/dec. However, the TFET has a very low driving current compared with the MOSFET, which means it is difficult to realize a high-speed circuit using pure TFETs. Recently, the mixed TFET–MOSFET circuit design methodology was reported, by skillfully designing the circuits such as static random access memory (SRAM), level shifter, and even electrostatic discharge (ESD) protection circuits with two kinds of devices, where both high performance and low standby current can be achieved [6–9]. ESD protection is a very challenging reliability issue of modern integrated circuits (ICs), especially in advanced nanoscale technologies [9–14]. As mentioned in reference [9], TFET can be used to replace the traditional diodes in an ESD protection network to enhance the ESD robustness in nanoscale technology ICs. The ESD behavior of the TFET has been studied using experiments and technology computer aided design (TCAD) simulations [15–18]. However, these results show that the ESD robustness of TFET under positive ESD stress is low.

It has been verified that using a silicon-germanium (SiGe) source in the TFET can increase the driving current compared with the silicon TFET [19–22]. This is because Ge has a narrower band-gap and lower carrier effective mass than Si, and these features increase the tunneling probability. The SiGe engineering has also been introduced in the ESD protection devices to enhance the ESD performance [12,13]. However, as for ESD protection applications, the physical processes mainly
occur on the drain side of the TFET. As such, using a SiGe source does not benefit TFET’s ESD characteristics [16].

In this paper, we propose a new TFET with SiGe both in the source and drain (S/D) regions for ESD protection. The performance of the proposed device will be investigated using TCAD simulations. The simulation results will show that both the triggering voltage and the failure current of the SiGe S/D TFET are improved over those of the conventional Si TFET. The impact of various technology parameters on the ESD behavior of the SiGe S/D TFET will also be given.

2. Basic Concept of Electrostatic Discharge (ESD) Protection Tunnel Field-Effect Transistor (TFET) and the Protection Network

TFET is essentially a reverse biased gated p-i-n diode. As for ESD protection, TFET, the gate terminal is connected to the source by default. Under the negative ESD stress, namely, ESD current is injected into the source terminal of TFET with drain terminal grounded. TFET will operate in a positive diode conduction mode and has a high current discharge capability as illustrated in Figure 1a. Whereas under positive ESD stress, the ESD current is injected into the drain terminal with the source terminal grounded. TFET will operate in avalanche breakdown mode to discharge the ESD current as illustrated in Figure 1b. Since avalanche breakdown requires a relatively high electric field, the conduction voltage of TFET under positive ESD stress is high, making it unacceptable in advanced nanoscale technologies. Thus, the research on TFET under ESD stress mainly focuses on the positive discharge mode.

![Figure 1. Schematics of tunnel field-effect transistor (TFET) under (a) negative and (b) positive electrostatic discharge (ESD) stresses.](image-url)

It should be mentioned that, since TFET has a relatively low positive mode ESD robustness, it cannot be used as a single protection device in an IC, but can be used to implement a protection network as shown in Figure 2, in which TFET is used to replace the traditional diode to enhance the whole chip ESD robustness. As for the pin-to-pin ESD event, their discharge paths exist in the TFET based protection network as shown in Figure 2, whereas in the traditional diode-based protection network only Path2 exists. In Path1 and Path3, TFET1 and TFET4 operate in avalanche breakdown mode with low ESD robustness. Thus, it is necessary to improve the robustness of TFET under positive ESD stress.
Abstract


ead and source and the drain side silicide blocking lengths SOP = DOP = 100 nm. Silicide blocking is used in ESD protection devices to reduce the current crowding effect [12,16]. The doping concentrations of the source, drain, and substrate are \(N_S = 1 \times 10^{20} \text{ cm}^{-3}\), \(N_D = 5 \times 10^{19} \text{ cm}^{-3}\), and \(N_{Sub} = 1 \times 10^{16} \text{ cm}^{-3}\), respectively. Abrupt doping profile is used in the simulation. In order to avoid possible high defect density at the SiGe/Si interface, the default Ge mole fraction is set at 0.4 [22].

Figure 3. Schematic of the proposed SiGe source/drain (S/D) TFET.

The SiGe S/D TFET can be fabricated using the following process flow. First, the source region is recessed into the p-Si substrate by an etching process. Then the p+ SiGe source region is grown by epitaxy. Similarly, the drain region is recessed into the p-Si substrate by the etching process and the n+ SiGe drain region is grown by epitaxy. Afterward, the gate dielectric and the gate stack are deposited and patterned. Finally, the spacers are formed.

Simulations are carried out in the Sentaurus simulator. The dynamic nonlocal BTBT model is used instead of the local BTBT model. This is because the dynamic model takes into account the spatial variation of the energy bands and therefore can model the BTBT probability more accurately. The fitted coefficients of the SiGe BTBT probability are calculated by linear interpolation between the parameters of pure Si and pure Ge [23]. The lattice temperature is calculated using the thermodynamic model. Van Overstraeten-de Man avalanche generation model, high field saturation, and Philips
unified mobility models, band-gap narrowing model and doping dependent Shockley-Read-Hall recombination model are also used.

Transmission line pulsing (TLP) pulses, which mimic the stressing of the human body model (HBM), are used to simulate the quasi-static current-voltage (I-V) behavior of the devices during the ESD conditions. The drain terminal of the TFET was stressed with TLP pulses while keeping the gate and the source terminals grounded. The rise time and the pulsewidth are set at 10 ns and 100 ns, respectively. The voltage samples are obtained by averaging the transient data in the range of 60 ns to 90 ns [16].

4. Simulation Results and Discussion

The TLP I-V curves of both the SiGe S/D and Si TFETs are shown in Figure 4. The triggering voltage and failure current of the SiGe S/D TFET are 4.1 V and 0.7 mA/μm, respectively, which are 35% lower and 17% higher than those of the Si counterpart. These improved key parameters will make the new TFET easier to fit into the modern ESD design window and offer higher ESD protection capability. It should be noted that the SiGe source has nearly no influence on the ESD characteristics [15], and the improvement is achieved by introducing the SiGe drain in the TFET.

The reduction of the triggering voltage of the TFET is achieved by introducing the SiGe material in the drain region. The Ge material has the following three advantages in triggering the TFET at a lower voltage. First, Ge has a higher BTBT probability than Si due to its narrower bandgap and lower carrier effective mass. The TFET has a BTBT-assisted avalanche generation mechanism, hence a higher BTBT probability gives rise to a more significant avalanche breakdown [16,17]. Second, Ge has a higher impact ionization coefficient than Si under the same electric field [24]. This means that the critical electric field required for avalanche breakdown in the SiGe S/DTFET is lower than that in the Si TFET. Third, the drain/substrate heterojunction offers an enhanced electric field, which helps to reduce the triggering voltage [25]. SiGe and Si have similar electron affinities, thus the bandgap difference approximately equals the valence band offset. Figure 5a shows the energy bands of the SiGe S/D TFET stressed under a TLP current density of 0.5 mA/μm. It can be seen that there is a valence band offset at the drain/substrate interface. This obstructs the holes from moving to the source, causing some holes to accumulate on the drain side, as evidenced by the hole concentration plot shown in Figure 5b, with a significant hole density peak at a distance of 5 nm below the Si/SiO2 interface on the drain side. This leads to an enhancement in the electric field at the drain/substrate interface and consequently a reduction in the trigger voltage.

![Figure 4. Transmission line pulsing (TLP) I-V curves of the SiGe S/D TFET and Si TFET.](image-url)
As shown in Figure 2, the failure current of the new TFET is also improved. Under an ESD event, the Joule heat is the main heat component in the device, and it can be expressed as in reference [26],

$$H_{\text{Joule}} = H_p + H_n = \frac{|J_p|^2}{pq\mu_p} + \frac{|J_n|^2}{nq\mu_n}$$  \hspace{1cm} (1)

where $H$ is the heat, $J$ is the current density, $\mu$ is the mobility, and subscripts $n$ and $p$ denote electrons and holes, respectively. The hole Joule heat is higher than the electron Joule heat because the impact generated holes move from the drain interface to the source through the channel region, whereas the electrons are collected by the drain terminal without traveling. Furthermore, the high electric field and carrier scattering significantly degrade the mobility, especially near the drain and the source interfaces. These, in turn, cause a large amount of hole Joule heat generated at the interface regions as shown in Figure 6. The hole mobility in the SiGe S/D TFET is higher than that in the conventional Si TFET as shown in Figure 7. Thus, the SiGe S/D TFET has an elevated robustness due to the fact that the hole Joule heat is the dominate heat source and hole mobility in SiGe is higher than that in Si.

The thermal conductivity is another important factor influencing the ESD thermal breakdown. SiGe has a lower thermal conductivity compared with Si, which hinders the heat dissipation [27,28]. However, the volume of the SiGe regions are relatively small and the reduction in the triggering voltage implies that less Joule heat is generated.

![Figure 5](image-url)  
**Figure 5.** (a) Energy bands and (b) hole concentration simulated at 90 ns under a TLP current density of 0.5 mA/μm, at a distance of 5 nm below the Si/SiO₂ interface.

![Figure 6](image-url)  
**Figure 6.** Contour plot of hole Joule heat simulated at 90 ns under a TLP current density of 0.5 mA/μm.
In the SiGe S/D TFET, the increase in the Ge mole fraction ($x$) can cause a reduction in the triggering voltage, and a slight increase in the failure current as shown in Figure 8. This trend can be easily understood from the preceding discussions. However, when the Ge mole fraction is higher than 0.4, the defect density at the SiGe/Si interface may degrade the device performance.

Dimensions have significant influences on the characteristics of ESD protection devices. From Figure 9, it can be seen that with a large DOP and SOP value (see Figure 1), although the triggering voltage is slightly increased, the failure current is significantly increased. This can be attributed to two reasons. The increase in device volume offers a better heat dissipation and thus a reduced temperature in the device. In addition, when DOP and SOP are increased, the series resistance in the discharge path is increased, hence the ballasting effect suppresses the current crowding along the lateral direction [16]. The contour plots of lattice temperature with two DOP and SOP values are shown in Figure 10.

The gate length can also affect the ESD performance. As listed in Table 1, the scaling in the gate length reduces the triggering voltage and the failure current of the TFET. The former can be attributed to the increase in the lateral electric field, which enhances the reverse biased p-n junction tunneling and impact ionization [29]. In addition, the increase in spreading resistance may also play a role [30,31]. However, since the gate is grounded, the electric field near the drain/substrate junction is strongly affected by the gate, and the impact of gate length on the triggering voltage is not very significant [18]. The failure current increases with increasing gate length owing to the larger size and improved conduction uniformity.
The impact of drain doping level on SiGe S/D TFET’s ESD I-V characteristic is shown in Figure 11. It can be observed that with the increase in drain doping level, the triggering voltage is reduced. This can be attributed to the enhanced BTBT, and reduction in the critical electric field required for avalanche breakdown. The failure current is slightly increased with the increase in drain doping level, and this is because the reduction in drain voltage results in less Joule heat. It should be mentioned that, since the BTBT and avalanche generations mainly occur on the drain side, the source doping level nearly does not influence the TFET’s ESD characteristics [16].
5. Conclusions

In this paper, a new grounded-gate TFET with SiGe source and drain regions was proposed and its ESD characteristics were investigated using TCAD simulations. Compared to the conventional Si TFET, the triggering voltage of the SiGe S/D TFET is reduced because the SiGe regions offer a high BTBT probability, a higher impact ionization coefficient, and a higher electric field due to the SiGe/Si heterostructure. The failure current of the SiGe S/D TFET is also increased due to the combination of a lower triggering voltage and a smaller Joule heat resulting from a higher hole mobility in SiGe. This enhanced ESD performance will be beneficial for constructing robust TFET-based ESD protection networks in the future.

Author Contributions: Z.Y. provided the concept, designed the structures, performed the simulations, and wrote the manuscript. All authors discussed the results, read, and approved the final manuscript.

Funding: This work was funded by the project of National Natural Science Foundation of China (grant number 61804123), and in part by the projects of the China Postdoctoral Science Foundation (grant number 2017M623211), Postdoctoral Science Foundation of Shaanxi Province, China (grant number 2017BSHEDZZ31), and Key Project Foundation of the Education Department of Shaanxi Province, China (grant number 18J5082).

Conflicts of Interest: The authors declare no conflicts of interest.

References

1. Cristoloveanu, S.; Wan, J.; Zaslavsky, A. A review of sharp switching devices for ultra-low power applications. *IEEE J. Electron Devices Soc.* 2016, 4, 215–226. [CrossRef]
2. Hueting, R.J.E. The Balancing Act in Ferroelectric Transistors: How Hard Can It Be? *Micromachines* 2018, 9, 582. [CrossRef]
3. Seabaugh, A.; Zhang, Q. Low-voltage tunnel transistor for beyond CMOS logic. *Proc. IEEE* 2010, 98, 2095–2110. [CrossRef]
4. Ionescu, A.M.; Riel, H. Tunnel field-effect transistors as energy efficient electronic switches. *Nature* 2011, 479, 329–337. [CrossRef]
5. Chen, S.; Wang, S.; Liu, H.; Li, W.; Wang, Q.; Wang, X. Symmetric U-Shaped Gate Tunnel Field-Effect Transistor. *IEEE Trans. Electron Devices* 2017, 64, 1343–1349. [CrossRef]
6. Chen, Y.-N.; Fan, M.-L.; Hu, P.-H.; Su, P.; Chuang, C.-T. Evaluation of stability, performance of ultra-low voltage MOSFET, TFET, and mixed TFET-MOSFET SRAM cell with write-assist circuits. *IEEE J. Emerg. Sel. Topic Circuits Syst.* 2014, 4, 389–399. [CrossRef]
7. Strangio, S.; Palestri, P.; Esseni, D.; Selmi, L.; Crupi, F.; Richter, S.; Zhao, Q.T.; Mantl, S. Impact of TFET unidirectionality and ambipolarity on the performance of 6T SRAM cells. *IEEE J. Electron Devices Soc.* 2015, 3, 223–232. [CrossRef]
8. Lanuzza, M.; Strangio, S.; Crupi, F.; Palestri, P.; Esseni, D. Mixed tunnel-FET/MOSFET level shifters: A new proposal to extend the tunnel-FET application domain. *IEEE Trans. Electron Devices* **2015**, *62*, 3973–3979. [CrossRef]

9. Sithanandam, R.; Kumar, M.J. A new on-chip ESD strategy using TFETs-TCAD based device and network simulations. *IEEE J. Electron Devices Soc.* **2018**, *6*, 298–308. [CrossRef]

10. Liou, J.J. Challenges of designing electrostatic discharge (ESD) protection in modern and emerging CMOS technologies. *Proc. ISNE 2014*, 4, 1–3.

11. Galy, P. ElectroStatic Discharge (ESD) one real life event: Physical impact and protection challenges in advanced CMOS technologies. In Proceedings of the 2014 International Semiconductor Conference (CAS), Sinaia, Romania, 13–15 October 2014; pp. 31–34.

12. Boschke, R.; Linten, D.; Hellings, G.; Chen, S.-H.; Scholz, M.; Mitard, J.; Witters, L.; Collaert, N.; Thean, A.; Groeseneken, G. ESD characterization of diodes and ggMOS in Germanium FinFET technologies. In Proceedings of the 2015 37th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), Reno, NV, USA, 27 September–2 October 2015; pp. 1–9.

13. Boschke, R.; Chen, S.-H.; Scholz, M.; Hellings, G.; Linten, D.; Witters, L.; Collaert, N.; Groeseneken, G. ESD Ballasting of SiGe FinFET ggNMOS devices. In Proceedings of the 2017 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2–6 April 2017.

14. Lin, C.-Y.; Wu, Y.-H.; Ker, M.-D. Low-leakage and low-trigger-voltage SCR device for ESD protection in 28-nm high-k metal gate CMOS process. *IEEE Electron Device Lett.* **2016**, *37*, 1387–1389. [CrossRef]

15. Galy, P.; Athanasiou, S. Preliminary results on TFET-gated diode in thin silicon film for IO design & ESD protection in 28 nm UTBB FD-SOI CMOS technology. In Proceedings of the 2016 International Conference on IC Design and Technology (iCICDT), Ho Chi Minh City, Vietnam, 27–29 June 2016; pp. 1–4.

16. Kranthi, N.K.; Shrivastava, M. ESD behavior of tunnel FET devices. *IEEE Trans. Electron Devices* **2017**, *64*, 28–36. [CrossRef]

17. Yang, Z.; Zhang, Y.; Yang, Y.; Yu, N. Investigation of the double current path phenomenon in gate-grounded tunnel FET. *IEEE Electron Device Lett.* **2018**, *39*, 103–106. [CrossRef]

18. Yang, Z.; Yu, N.; Liou, J.J. Impact of the gate structure on ESD characteristic of tunnel field-effect transistors. In Proceedings of the 2018 7th International Symposium on Next Generation Electronics (ISNE), Taipei, Taiwan, 7–9 May 2018; pp. 1–4.

19. Mayer, F.; Le Royer, C.; Damlencourt, J.-F.; Romanjek, K.; Andrieu, F.; Tabone, C.; Previtali, B.; Deleonibus, S. Impact of SOI, Si$_{1-x}$Ge$_x$OI and GeOI substrates on CMOS compatible tunnel FET performance. In Proceedings of the 2008 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2008; pp. 1–5.

20. Kim, S.H.; Agarwal, S.; Jacobson, Z.A.; Matheu, P.; Hu, C.; Liu, T.-J.K. Tunnel field effect transistor with raised germanium source. *IEEE Electron Device Lett.* **2010**, *31*, 1107–1109. [CrossRef]

21. Schmidt, M.; Schafer, A.; Minamisawa, R.A.; Buca, D.; Trenkamp, S.; Hartmann, J.-M.; Zhao, Q.-T.; Mantl, S. Line and point tunneling in scaled Si/SiGe heterostructure TFETs. *IEEE Electron Device Lett.* **2014**, *35*, 699–701. [CrossRef]

22. Wang, W.; Wang, P.F.; Zhang, C.M.; Lin, X.; Liu, X.Y.; Sun, Q.Q.; Zhou, P.; Zhang, D.W. Design of U-shape channel tunnel FETs with SiGe source regions. *IEEE Trans. Electron Devices* **2014**, *61*, 193–197. [CrossRef]

23. Sithanandam, R.; Kumar, M.J. A novel cascade-free 5-V ESD clamp using I-MOS: Proposal and analysis. *IEEE Trans. Device Mater. Reliab.* **2016**, *16*, 200–207. [CrossRef]

24. Sze, S.M. *Physics of Semiconductor Devices*, 3rd ed.; Wiley: New York, NY, USA, 2006; pp. 39–41.

25. Sarkar, D.; Singh, N.; Banerjee, K. A novel enhanced electric-field impact-ionization MOS transistor. *IEEE Electron Device Lett.* **2010**, *31*, 1175–1177. [CrossRef]

26. Synopsys. *User Manual, Ver. I-2013.03, Synopsys TCAD Sentaurus*; Synopsys: San Jose, CA, USA, 2013.

27. Shrivastava, M.; Agrawal, M.; Mahajan, S.; Gossner, H.; Schulz, T.; Kumar Sharma, D.; Rao, V.P. Physical insight toward heat transport and an improved electrothermal modeling framework for FinFET architectures. *IEEE Trans. Electron Devices* **2012**, *59*, 1353–1363. [CrossRef]

28. Aksamija, Z.; Knezevic, I. Reduced thermal conductivity in SiGe alloy-based superlattices for thermoelectric applications. In Proceedings of the International Silicon-Germanium Technology and Device Meeting, Berkeley, CA, USA, 4–6 June 2012; pp. 1–2.
29. Thijs, S.; Griffoni, A.; Linten, D.; Chen, S.-H.; Hoffmann, T.; Groeseneken, G. On gated diodes for ESD protection in bulk FinFET CMOS technology. In Proceedings of the EOS/ESD Symposium Proceedings, Anaheim, CA, USA, 11–16 September 2011; pp. 1–8.

30. Zhang, X.Y.; Banerjee, K.; Amerasekera, A.; Gupta, V.; Yu, Z.; Dutton, R.W. Process and layout dependent substrate resistance modeling for deep sub-micron ESD protection devices. In Proceedings of the 2000 IEEE International Reliability Physics Symposium Proceedings, San Jose, CA, USA, 10–13 April 2000; pp. 295–303.

31. Griffoni, A.; Thijs, S.; Russ, C.; Trémouilles, D.; Linten, D.; Scholz, M.; Collaert, N.; Witters, L.; Meneghesso, G.; Groeseneken, G. Next generation bulk FinFET devices and their benefits for ESD robustness. In Proceedings of the 2009 31st EOS/ESD Symposium, Anaheim, CA, USA, 30 August–4 September 2009; pp. 1–10.

© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).