ABSTRACT: van der Waals (vdW) tunnel junctions are attractive because of their atomically sharp interface, gate tunability, and robustness against lattice mismatch between the successive layers. However, the negative differential resistance (NDR) demonstrated in this class of tunnel diodes often exhibits noisy behavior with low peak current density and lacks robustness and repeatability, limiting their practical circuit applications. Here, we propose a strategy of using a 1L-WS₂ as an optimum tunnel barrier sandwiched in a broken gap tunnel junction of highly doped black phosphorus (BP) and SnSe₂. We achieve high yield tunnel diodes exhibiting highly repeatable, ultraclean, and gate-tunable NDR characteristics with a signature of intrinsic oscillation, and a large peak-to-valley current ratio (PVCR) of 3.6 at 300 K (4.6 at 7 K), making them suitable for practical applications. We show that the thermodynamic stability of the vdW tunnel diode circuit can be tuned from astability to bistability by altering the constraint through choosing a voltage or a current bias, respectively. In the astable mode under voltage bias, we demonstrate a compact, voltage-controlled oscillator without the need for an external tank circuit. In the bistable mode under current bias, we demonstrate a highly scalable, single-element, one-bit memory cell that is promising for dense random access memory applications in memory intensive computation architectures.

KEYWORDS: tunnel diode, van der Waals heterostructure, negative differential resistance, voltage controlled oscillator, random access memory

Nonlinear electronic devices play a pivotal role in wide ranging applications including oscillators, amplifiers, switching elements, and more recently in neural networks. Devices exhibiting negative differential resistance (NDR) characteristics, where a negative correlation exists between device current and voltage, are excellent candidates for these interesting applications. Following the landmark discovery by Esaki, tunnel diodes employing band-to-band tunneling (BTBT) have been an active area of research because of their NDR behavior and ultrafast response due to the tunnelling nature of the carrier transport. Maintaining a sharp junction with a steep doping gradient is a key factor in achieving high tunneling efficiency in a tunnel diode. In this context, two-dimensional layered materials and their van der Waals (vdW) heterojunctions are highly promising because of their atomically sharp junctions, which can substantially reduce the process complexity and cost as opposed to bulk semiconductors. The wide collection of layered materials allows us to choose the desirable band offset in a vdW heterojunction without worrying about the lattice mismatch between two successive layers, providing a tremendous advantage over bulk semiconductors. In addition, tunnel diodes with the ultrathin layers provide strong gate tunability, a trait that is usually unavailable in conventional tunnel diodes.

However, in a vdW heterojunction, the absence of a conventional depletion region due to the ultrathin nature of the layers and an atomic sharpness of the interface prevents a voltage drop at the tunnel junction, which degrades the NDR characteristics. This is because, for NDR to be observable, the tunneling current through the p–n junction must be tunable, which requires a voltage modulation of the spectral overlap between the filled states at the conduction band of the n-side and the empty states at the valence band of the p-side. One thus requires the presence of a spatial gap between the n and p regions created during the transfer process or unintentional oxidation or a tunnel barrier that acts like an artificial depletion region to accommodate the required voltage drop at the tunnel junction.
junction. Relying on these processes takes a toll on the device yield, and the achieved NDR characteristics are inferior compared to state of the art Si and III–V semiconductor-based tunnel diodes, in terms of limited peak current density, poor repeatability, and large noise present in the tunneling current. This has led to limited efforts to use vdW heterojunction-based tunnel diodes, and thus non-Esaki vdW devices are being explored to achieve NDR.

In this work, by optimizing the tunnel barrier layer and using a clean device fabrication technique that maintains the high quality of the interfaces, we demonstrate a SnSe₂/1L-WS₂/BP vdW heterostructure-based broken gap tunnel diode that exhibits ultraclean, highly repeatable, and gate-tunable NDR characteristics with a large peak-to-valley current ratio (PVCR). We also show that the thermodynamic stability of the tunnel diode circuit in the NDR regime can be switched by changing the external constraint from voltage bias to a current bias. This allows us to further demonstrate a reactive-element-free persistent oscillation in an astable mode and a highly scalable memory cell in a bistable mode of operation of the vdW heterojunction tunnel diode.

RESULTS AND DISCUSSIONS

Architecture of the SnSe₂/1L-WS₂/BP tunnel diode is schematically illustrated in Figure 1a. Mechanically exfoliated multilayer SnSe₂ flakes are identified by optical contrast and are dry transferred on to prepatterned Au electrodes. 1L-WS₂...
and multilayer BP flakes are stacked over the SnSe₂ flake with precise alignment following the same method. The other end of the BP layer is in contact with another Au electrode. The entire stack is immediately capped with a few-layer-thick hBN flake. The hBN flake serves the dual role of a protective capping for the BP flake²³,²⁴ and that of a gate dielectric. The top gate contact is defined using a few-layer graphene flake that is connected to a third Au electrode. The flakes are characterized using Raman spectroscopy as shown in Figure S1. The fabrication approach we employ here utilizing prepatterned contacts does not require any chemical processing step after the flake transfer, and thus preserves the pristine nature of the BP interface. More details of the fabrication process are given in Methods and illustrated stepwise in Figure S2. A representative optical image of the stack is shown in Figure 1b. The Au electrode contacting the SnSe₂ (BP) flake is referred to as the source (drain) contact throughout the text. We measure the drain current \(I_D\) by applying an external voltage \(V_D\) at the drain contact, keeping the source terminal grounded. Seven such tunnel diodes (D1–D7) are fabricated, and all the devices exhibit repeatable NDR characteristics (summarized in Table S1), pointing to the high yield of the fabrication process.

Band extrema of interest occur at the \(Z\) valley for the BP²⁵ valence band and at the \(L\) valley for SnSe₂²⁶ conduction band as shown in Figure 1c. The presence of vacancies and impurities induce a large \(p\)-type doping in BP²⁷,²⁸ and a large \(n\)-type doping in SnSe₂.¹⁷ The degenerate doping and large band offsets between BP and SnSe₂²⁹–³¹ result in a type-III (broken gap) band alignment at the heterojunction¹⁷ (Figure 1d). Under forward bias, the electrons experience inelastic band-to-band tunneling (BTBT) from the filled states of SnSe₂ conduction band to the empty states of BP valence band through the monolayer-thick WS₂ tunnel barrier. The current-voltage \((I_V–V_D)\) characteristics of the tunnel junction D1 at 300 K is shown in Figure 1e, indicating a large current under reverse bias (Zener mode) and conspicuous NDR characteristics under forward bias (Esaki mode)—a direct evidence of BTBT dominated carrier transport.³ The band alignment in the heterojunction under different regions of operation is
Figure 3. Gate modulation of tunnel diode characteristics for thin and thick BP layers: (a) $I_D$ vs $V_D$ curves from sample D4 employing a thin BP layer at 300 K as a function of gate bias ranging from 2 to −5 V. Inset: An equivalent circuit of the heterostructure showing the series resistance of the lateral channel $R_s$ and the tunnel junction. (b) Left axis: Modulation of peak (empty teal circle markers) and valley (empty orange triangle markers) currents with gate bias. Increase in $I_D$ is consistent with an increasing p-doping in BP at negative $V_G$. $I_D$ originating from excess current exhibits a weaker dependence on $V_G$. Right axis: Peak (solid teal circle markers) and valley (solid orange triangle markers) positions occurring at larger voltages with an increasing drop across $R_s$ toward increasing $V_G$. (c) Band alignment corresponding to $I_D$ at negative $V_G$ (I), near-zero $V_G$ (II), and positive $V_G$ (III). (d) $I_D$ vs $V_D$ curves from sample D1 employing a thick BP layer at 7 K as a function of gate bias ranging from 5 to −5 V. (e) Extracted peak and valley currents (left axis) and positions (right axis) from D1. Invariance of $I_D$ with $V_G$ suggests a fixed p-doping at the tunneling interface. $V_D$ and $V_G$ get modulated according to the variation of $R_s$ with $V_G$. (f) Band alignment at peak configuration corresponding to (I) increased doping at the top interface of the BP channel at negative $V_G$ (II) maximum channel resistance at slightly positive gate bias due to the depletion region formed near top of BP layer and (III) e−h bilayer formation at the BP layer at further positive $V_G$ and a subsequent reduction of $R_s$.

depicted in Figure 1f. Under forward bias, $I_D$ increases linearly with $V_D$ at low bias (region I) to a “peak current” $I_D$ (point II, at $V_D = V_P$), which is attributed to an increasing overlap between filled states in the SnSe2 conduction band and empty states in the BP valence band. With the further increase in $V_D$, $I_D$ drops abruptly, followed by a gradual reduction (region III) and another abrupt drop and then a slow decrease to a minimum “valley current” $I_V$ (region IV, at $V_D = V_V$). Such a decrease in $I_D$ with an increase in $V_D$ in between the peak and the valley points indicates the presence of NDR in the DC characteristics. This decrease in $I_D$ is due to a reduction in the overlapping states beyond $V_D = V_P$. Beyond the valley point, $I_D$ again increases with a further increase in $V_D$ because of an enhancement in the thermionic current over the BP/SnSe2 barrier. The diode achieves a high PVCR ($V_D$) of 3.6 at 300 K.

The abrupt drops in the $I_D$ characteristics has not been observed to date in vdW tunnel diodes\(^6\)−\(^{17}\) and indicate the presence of oscillations in the diode\(^{32}\) which will be explained later.

As explained earlier, BP and SnSe2 form a broken gap vdW heterojunction, which is ideally suited for high BTBT current. However, in the absence of the 1L-WS2 tunnel barrier, because of the high conductivity of such a junction along with its atomic sharpness, there is very little voltage drop across the junction. This forces the quasi-Fermi levels of the BP and the SnSe2 sides to be almost aligned at the tunneling interface in spite of a change in the applied external bias. This degrades the PVCR, with a possibility of complete suppression of NDR characteristics, although the total tunneling current remains high. When we introduce the WS2 sandwich layer, it acts like an atomically sharp depletion layer, allowing a larger voltage to drop across it. This effectively depins the BP and SnSe2 bands at the tunneling interface, allowing their relative movement, which is crucial in observing the NDR characteristics.\(^{17,20}\)

Clearly, it is critical to optimize the thickness of the barrier layer to achieve the optimum device performance. The results of tunnel diodes fabricated with different barrier layers (no barrier layer (D8), 1L-WS2 (D1), 2L-WS2 (D9), and 1L-MoS2 (D10)) are summarized in Table S2. We observe that the device with no barrier exhibits an order of magnitude higher tunneling current, however, with no NDR signature (Figure S3c). The device with no 2L-WS2 as a barrier layer (Figure S3c) exhibits a PVCR of ~2, but with significantly suppressed tunneling current due to increased barrier width. An annealing step in the fabrication also helps in reducing the interlayer spacing. As can be seen from samples D2 and D3 (Table S1), the current density increases drastically with an annealing step after WS2 transfer with no degradation of PVCR. The tunneling current for 1L-MoS2 (Figure S3d) and 1L-WS2 barrier devices are comparable; however, the NDR characteristics are far superior and cleaner in the latter case, likely due to a higher defect density in MoS2.\(^{33,34}\)
To investigate the current transport mechanisms at different regions of operation, we measure the $I_P-V_G$ characteristics of the device D1 at various temperatures ranging from 7 to 300 K, as shown in Figure 2a. A magnified view of the NDR region in linear scale is given in Figure 2b. The NDR characteristics and the low-noise nature is maintained in the entire temperature range pointing to the stability of the processes and the high quality of the interfaces. The strong temperature dependence of the peak current points to a phonon-assisted inelastic tunneling process. This is in agreement with the fact that conduction band minimum at SnSe$_2$ being at the $L$ point, whereas the valence band maximum of BP is at the $Z$ point (see Figure 1d), requiring the assistance of phonon for in-plane momentum conservation during the tunnelling process.

Extracted temperature dependence of the peak and the valley currents and the corresponding voltages are given respectively in Figure 2c, d. Figure 2c shows that with a reduction in temperature, $I_V$ reduces at a slightly faster rate than $I_P$, improving the PVCR to $\sim 4.6$ at low temperature. However, $I_V$ appears to be a much weaker function of temperature than the thermionic process, suggesting a nonthermionic origin of the valley current. To establish the point quantitatively, using the Richardson equation, we plot $\ln\left(\frac{I_{V}}{T^2}\right)$ as a function of $\frac{1}{T}$ in Figure 2e. The positive slope observed clearly suggests that the valley current is not dominated by the thermionic current over the BP conduction band barrier. Such nonthermionic current at the valley is common in the tunnel diode literature and is usually attributed to the excess current. The excess current originates from carrier transport through the sub-bandgap states created by structural disorders and impurities, and several possible transport mechanisms are schematically illustrated in inset of Figure 2e. The carriers from either of the degenerate regions of BP or SnSe$_2$ can lose energy and drop to states in the otherwise forbidden band gap (paths A and B). These carriers then tunnel to the other side resulting in a nonzero valley current. The nonzero defect density present in the WS$_2$ barrier layer also acts as an intermediate state for the excess current (path C). Considering the bandgap ($E_G$) of 1L-$\text{WS}_2$ as the effective energy gap the carriers need to overcome to generate the excess current, we first map the bandgap of 1L-$\text{WS}_2$ at different measurement temperatures, and then plot $\ln(I_V)$ as a function of the corresponding $E_G$ in Figure 2f. The linear trend with negative slope provides further evidence of the defect induced excess current as the primary source of valley current.

The nonthermionic origin of $I_V$ sets a lower bound on the valley current and hence causes the PVCR to saturate at low temperature, as shown in right axis of Figure 2c. The suppression of the excess current by reducing the defect density through the usage of higher-quality flakes is thus of paramount importance to further reduce $I_V$ and achieve a PVCR limit determined by the thermionic current.

In the presence of nonzero series resistance, the external bias required to achieve peak or valley configurations is given by

$$V_{P,V}(T) = V^0_{P,V} + I_{P,V}(T)R_s(T)$$

(1)

where $V^0_{P,V}$ is the drop at the junction at peak or valley, and $R_s(T)$ is the temperature dependent series resistance. The measured $V_P$ and $V_V$ are shown in Figure 2d as a function of the temperature. The increase in $V_P$ and $V_V$ with a decrease in temperature results from an increase in $R_s$ due to a lower injection efficiency at the contact.

We next measure the characteristics of the tunnel diode by varying $V_G$ at a fixed temperature. $V_G$ modulates the device response through two different ways: (1) it changes the extent of the p-doping of the BP layer at the junction and hence modulates the tunneling rate, (2) it tunes the lateral resistance $R_s$ of the BP channel. For a thin BP layer, both these effects are significant. The response of one such device (sample D4, less than 10 nm thick BP) at 300 K is shown in Figure 3a. Modulation of $I_P$ and $I_V$ with $V_G$ is given in the left axis of Figure 3b. $I_P$ increases with more negative $V_G$ due to an enhancement in the p-doping of the BP layer, as illustrated using the band diagram I in Figure 3c. An increased p-doping at the tunneling interface results in a larger overlap between the filled states in the conduction band of SnSe$_2$ and the empty states of BP valence band and thus a larger $I_P$. Similarly, an increasingly positive $V_G$ results in a reduced p-doping in BP as shown in Figure 3c (II and III), and hence lowers $I_P$. $I_V$ being dominated by the excess current remains largely independent of $V_G$ as expected. The modulation of the doping also affects the lateral resistance $R_s$ of the device and causes the peak and valley to occur at a larger voltage with an increase in positive $V_G$ (right axis of Figure 3b). A similar observation is made for the device response at 4.7 K given in Figure S4.

To decouple the effects of tunneling rate and series resistance, we measure the response from a device employing a thick (~20 nm) BP layer (sample D1) at 7 K, and the results are summarized in Figure 3d-f. $I_P$ and $I_V$ and hence the PVCR remain independent of $V_G$, as shown in the left axis of Figure 3e. $I_V$ being limited by the overlap of the available states for tunneling, its invariance with $V_G$ suggests that the local hole density near the tunneling interface in the BP layer remains independent of $V_G$ because of the screening. The shift of $V_P$ and $V_V$ with varying $V_G$ (right axis of Figure 3e) without any change in $I_P$ and $I_V$ indicates a change in the series resistance with $V_G$. As $V_G$ becomes more negative, the BP channel becomes more p-doped (region I). This reduces $R_s$ and hence the external bias required to align the junction for peak current drops, as seen in Figure 3e. On the other hand, a small positive $V_G$ (region II) reduces the p-type doping in the BP channel and hence increases the lateral resistance, leading to an increase in $V_P$. This trend follows until $V_G \approx 1.5$ V. For larger positive $V_G$ (region III), the trend turns around and $V_P$ starts decreasing. Because of the ambipolar nature of BP, at large positive $V_G$, the top gate interface of the BP channel turns electron rich, whereas a hole-rich channel near the bottom tunneling interface is retained. This leads to the formation of an electron–hole (e–h) bilayer along the vertical direction, as schematically shown in Figure 3f. In the e–h bilayer, both the layers act as parallel channels of transport, but employing different types of carriers. The carrier can switch its nature by tunnelling across the barriers formed between n$^+$ and p$^+$ regions of BP. This process occurs efficiently because of the small and direct nature of the BP bandgap. This effect reduces the lateral resistance at higher positive $V_G$ and reduces $V_P$. Because of the smaller magnitude of $I_V$, the relative change in the potential drop across the series resistance is less at the valley position, resulting in a weaker gate modulation of $V_V$.

The different rates of modulation for peak and valley positions lead to a gate-dependent NDR window, the importance of which will be explained later in a memory device. This also tunes the slope of the current in the NDR region and hence results in a gate-controllable ac resistance. Such a modulation of the ac resistance is imperative in NDR-
based amplifier circuits$^{45}$ where the gain of the amplifier can be controlled by a gate bias.

NDR devices find widespread application in oscillator circuits, where the negative differential resistance of the device is used to compensate the stray resistance in the tank circuit, resulting in an undamped oscillation.\textsuperscript{46,47} However, the dependency on an external tank circuit to create oscillation is the limiting factor for large output power at high
frequency. In the quest for intrinsic oscillator without external reactive elements, the astable nature of the NDR region is explored by measuring the output characteristics with different measurement speeds. The results of a slow (10 samples/s) $I_D$ measurement as a function of the bias $V_D$ for D1 is given in the top panel of Figure 4a as the blue trace. On reducing the integration time for each sample point (200 samples/s), we observe an $I_D$ oscillating between $I_p$ and $I_n$ as shown by the green trace in Figure 4a. During the slow measurement, the obtained current is a time average of the fluctuating current. Outside this unstable region, the current measured with both configurations overlap each other perfectly.

The measured average power delivered to the entire system (illustrated in bottom panel of Figure 4a) also shows N-shape characteristics, pointing to the thermodynamic instability in the NDR regime. This results in the multivalued nature of the voltage output for a given power delivered. The interplay between the positive feedback in the unstable regime and the restoring force by the fixed external voltage bias leads to the observed oscillation. Note that the absence of such thermodynamic instability in a device with 2L-WS2 as the barrier rules out the possibility of sustained oscillation even though it exhibits a comparable PVCN (see Figure S5).

We now bias the tunnel diode at a fixed $V_D$ in the NDR region and measure the oscillating voltage across the diode using a digital storage oscilloscope as shown in Figure 4b. The nonzero cabling and setup resistance $R_s$ from the tunnel diode to the SMU allows the voltage across the diode to fluctuate and show up across the oscilloscope probe. The measured temporal response at three different $V_D$ values is shown in Figure 4c, indicating stable and persistent oscillation. Such an astable operation helps in realizing single element oscillator where the need for integrating reactive elements on chip can be avoided. Proximity of the biasing point to either of peak or valley modulates the duration for which the circuit latches near that particular state, modulating the duty cycle and frequency of oscillation, as shown in Figure 4d. This can be seen as slower initial rise for a bias of $V_D = 0.110$ V and a slow initial fall for $V_D = 0.255$ V (bottom and top panels in Figure 4c). The system reaches a maximum frequency when biased in the middle of the NDR region as the restoring forces are maximum. The tuning of the oscillation frequency by the applied bias is shown in Video S1. Note that the large stray capacitance of the cable and the probe station (∼75 pF) limits the observed frequency of oscillation, whereas the intrinsic frequency is much higher. A reduction in the stray capacitance in the circuit coupled with an enhancement in the peak current density would help to attain a higher frequency. These oscillations are stable over long duration as observed from different measurements (different panels in Figure S6) and survive at low temperature as well, as shown in Figure S7.

We now investigate the possibility of obtaining a bistable operation from the tunnel diode for random access memory (RAM) applications. This is achieved by forcing $I_D$ across the tunnel diode terminals and measuring the voltage drop across it, as shown in the left axis of Figure 5a (in blue trace). The forward and reverse sweeps are indicated by the black arrows. The result from a voltage sweep is also shown as dashed orange trace for reference. When the forcing current is increased beyond $I_n$, the voltage across the diode jumps to the positive differential resistance branch beyond the valley point. After this jump, when the current bias is reduced, the voltage does not trace back in the same path, rather remains in the positive resistance branch until a current bias value of $I_n$. When current bias is reduced below $I_n$, the voltage abruptly drops to the other positive differential resistance branch below the peak point. Hence the output voltage is multivalued for a given range of current bias, and its value depends on the history of the device. This gives the device the ability to store information equivalent of one bit encoded in the voltage across it. The stored value of the junction can be altered by forcing positive or negative current spikes that ride on the biasing current. To retrieve the stored bit value, just monitoring the voltage across the device is sufficient, cutting down the extra elements required in conventional memories. A voltage value above $V_D$ and below $V_p$ corresponds to a stored value of logic ‘1’ and logic ‘0’, respectively (Figure 5a).

The thermodynamic origin of the bistable states can be understood from extracting the power delivered to the circuit at each current bias, as shown by the red circles in the right axis of Figure 5a. In between $I_n$ and $I_n$, at a given current bias, there are two metastable states of the system separated by an energy barrier. This is in stark contrast with the previously discussed astable oscillation at a given voltage bias. It is striking that by changing the constraint (voltage or current bias), the thermodynamic stability of the system can be effectively tuned between astability to bistability.

The logic state stored in the memory cell should be less susceptible to external noise sources and the read operation should be able to distinguish the state of the system with confidence. Thus, the threshold for switching between logics ‘0’ and ‘1’ is an important metric. The separation $I_p - I_n$ corresponds to the maximum allowed peak to peak fluctuation, and determines the stored bit retention. For device D4 with thin BP, $I_p$ being strongly dependent on $V_G$, results in a gate tunable $I_p - I_n$ as shown in Figure 5b. A negative gate bias is able to enhance the range by ∼180% making the memory cell more immune to external noise. On the other hand, the separation $V_D - V_p$ indicates the stability against noise during the read operation. Our ability to modulate the series resistance using $V_G$ allows this separation to be effectively tuned, as shown in Figure 5c, d for device D5 with a thick BP channel. The tunable noise margins thus obtained has a trade off with the operating frequency as well as both the standby and dynamic power consumption. This can be used in designing an intelligent memory architecture that dynamically decides the noise margin providing optimum speed and power consumption.

The proposed memory cell with a junction area of 400 nm² is expected to exhibit a standby power of 0.33 pW (3.13 pW) when retaining logic 0 (logic 1), which is significantly less compared with the state of the art Intel 22 nm HDC Tri-gate LP SRAM cell (∼40 pW). On the other hand, the single element and vertical design of the heterojunction memory allows us to reduce the footprint per cell dramatically, providing about 100 times higher packing density. The additional possibility of stacking multiple heterojunctions vertically using 3D integration brings about a great density advantage compared to the state of the art SRAM. This is promising for next-generation architectures like memory-intensive computing and bioinspired computing.

**CONCLUSION**

In conclusion, we report a broken gap van der Waals heterojunction-based tunnel diode exhibiting clean, repeatable,
and gate-tunable negative differential resistance characteristics with a high peak-to-valley current ratio over a large temperature range. By altering the constraint from constant voltage to constant current bias, the thermodynamic stability of the tunnel diode circuit is tuned from astability to bistability. This allows us to demonstrate multifunctional operations like a reactive-element-less on chip, compact voltage-controlled oscillator, and a highly scalable, single-element random access memory cell for ultradense memory applications. The operations are sustained at very low temperature, making them attractive for cryogenic electronics as well.

METHODS

Fabrication. Au lines are defined by optical lithography using a 360 nm UV source and AZ5214E resist spin-coated on an Si/SiO2 substrate with 285 nm thick oxide formed by dry chlorinated thermal oxidation and forming gas annealing. A 20 nm thick Ni film followed by a 40 nm thick Au film is deposited via DC magnetron sputtering and lifted off by acetone/isopropyl alcohol rinse to form the bottom contact. The SnSe2 flakes are exfoliated from bulk crystals using Scotch tape and are subsequently transferred to a poly dimethyl-siloxane (PDMS) sheet. Flakes of thickness ∼50 nm are identified by optical contrast and transferred onto the Au line forming source contact using a dry transfer technique. This process is performed underneath a microscope using controlled translation and rotation for desired positioning of the flakes with respect to the prepatterned substrate. This process is repeated for monolayer WSe2. The SnSe2/WSe2 stack is annealed at 70 °C for 2 min in ambient for devices D1, D2, D4, and D6. BP of thickness ∼20 nm is transferred next, contacting another Au line forming drain contact. The stack is immediately encapsulated with hBN following the BP transfer. For devices D3 and D5, the stack is annealed after hBN transfer. Few-layer graphene is transferred to form the gate contact. The layers in the whole device fabrication process do not undergo any chemical treatment and hence maintain their pristine quality and clean interfaces.

Characterization. The devices are loaded into a closed cycle He probe station Lakeshore CRX-6.5K or are wire bonded to a closed cycle He cryostat and characterized using a Keithley 4200A SCS paramenter analyzer for DC measurements and a Tektronix MDO3000 digital storage oscilloscope for frequency measurements. All the measurements were done in vacuum with a pressure <1 × 10−4 Torr.

ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsnano.0c06630. Raman characterization of flakes; fabrication steps; summary of results from multiple devices and different barrier layers; gate dependence of output characteristics of sample D4 at 4.7 K; absence of oscillation for heterostructure with thick barrier layer; persistence and stability of oscillations; astable operation at 7 K (PDF) Video S1 showing modulation of oscillation frequency as a function of bias voltage (oscillations are observed when the bias VD enters the NDR region for both sweep directions and gets modulated with magnitude of VD signal observed on the oscilloscope is the inverted version of the original signal) (MP4)

AUTHOR INFORMATION

Corresponding Author

Kausik Majumdar — Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore 560012, India; orcid.org/0000-0002-6544-7829; Email: kausikm@iisc.ac.in

Authors

Nithin Abraham — Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore 560012, India; orcid.org/0000-0002-8768-8579
Krishna Murali — Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore 560012, India; orcid.org/0000-0003-2663-7133
Kenji Watanabe — Research Center for Functional Materials, National Institute for Materials Science, Tsukuba 305-0044, Japan; orcid.org/0000-0003-3701-8119
Takashi Taniguchi — International Center for Materials Nanoarchitectonics, National Institute for Materials Science, Tsukuba 305-0044, Japan; orcid.org/0000-0002-1467-3105

Complete contact information is available at: https://pubs.acs.org/10.1021/acsnano.0c06630

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

K.M. acknowledges the support a grant from Indian Space Research Organization (ISRO), a grant from MHRD under STARS, grants under Ramanujan Fellowship and Nano Mission from the Department of Science and Technology (DST), Government of India, and support from MHRD, MeitY, and DST Nano Mission through NNetRA. K.W. and T.T. acknowledge support from the Elemental Strategy Initiative conducted by the MEXT, Japan, Grant JPMPX112101001, JSPS KAKENHI Grant JP20H00354, and the CREST (JPMJCR15FS3), JST.

REFERENCES

(1) Feiginov, M.; Sydlo, C.; Cojcari, O.; Meissner, P. Resonant-Tunneling-Diode Oscillators Operating at Frequencies above 1.1 THz. Appl. Phys. Lett. 2011, 99, 233506.
(2) Peng, H. Y.; Li, Y. F.; Lin, W. N.; Wang, Y. Z.; Gao, X. Y.; Wu, T. Deterministic Conversion between Memory and Threshold Resitive Switching via Tuning the Strong Electron Correlation. Sci. Rep. 2012, 2, 442.
(3) Tanaka, H.; Akai-Kasaya, M.; TermehyYousefi, A.; Hong, L.; Fu, L.; Tamukoh, H.; Tanaka, D.; Asai, T.; Ogawa, T. A Molecular Neuromorphic Network Device Consisting of Single-Walled Carbon Nanotubes Complexed with Polyoxometalate. Nat. Commun. 2018, 9, 2693.
(4) Pickett, M. D.; Medeiros-Ribeiro, G.; Williams, R. S. A Scalable Neuristor Built with Mott Memristors. Nat. Mater. 2013, 12, 114–117.
(5) Esaki, L. New Phenomenon in Narrow Germanium p − n Junctions. Phys. Rev. 1958, 109, 603–604.
(6) Shim, J.; Oh, S.; Kang, D.-H.; Jo, S.-H.; Ali, M. H.; Choi, W.-Y.; Heo, K.; Jeon, J.; Lee, S.; Kim, M.; Song, Y. J.; Park, J.-H. Phosphorene/Rhenium Disulﬁde Heterojunction-Based Negative Differential Resistance Device for Multi-Valued Logic. Nat. Commun. 2016, 7, 13413.
(7) Fan, S.; Yu, Q. A.; Lee, S.; Phan, T. L.; Han, G.; Kim, Y.-M.; Yu, W. J.; Lee, Y. H. Tunable Negative Differential Resistance in van der Waals Heterostructures at Room Temperature by Tailoring the Interface. ACS Nano 2019, 13, 8193–8201.
(8) Noorbalahsan, A.; Zabair, A.; Dresselhaus, M. S.; Palacios, T. Transport Properties of a MoS2/WSe2 Heterojunction Transistor and Its Potential for Application. Nano Lett. 2016, 16, 1359–1366.
(9) Movva, H. C. P.; Kang, S.; Rai, A.; Kim, K.; Fallahazad, B.; Taniguchi, T.; Watanabe, K.; Tutuc, E.; Banerjee, S. K. Room Temperature Gate-Tunable Negative Differential Resistance in MoS2/
(47) Van Degrift, C. T.; Love, D. P. Modeling of Tunnel Diode Oscillators. *Rev. Sci. Instrum.* **1981**, *52*, 712−723.
(48) Jonasson, O.; Knezevic, I. Coulomb-Driven Terahertz-Frequency Intrinsic Current Oscillations in a Double-Barrier Tunneling Structure. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2014**, *90*, 165415.
(49) Woolard, D. L.; Buot, F. A.; Rhodes, D. L.; Lu, X. J.; Lux, R. A.; Perlman, B. S. On the Different Physical Roles of Hysteresis and Intrinsic Oscillations in Resonant Tunneling Structures. *J. Appl. Phys.* **1996**, *79*, 1515−1525.
(50) Zhao, P.; Woolard, D. L.; Cui, H. L.; Horing, N. J. M. Origin of Intrinsic Oscillations in Double-Barrier Quantum-Well Systems. *Phys. Lett. A* **2003**, *311*, 432−437.
(51) Jan, C. H.; Bhattacharya, U.; Brain, R.; Choi, S. J.; Curello, G.; Gupta, G.; Hafez, W.; Jang, M.; Kang, M.; Jomeyli, K.; et al. A 22 nm SoC Platform Technology Featuring 3-D Tri-Gate and High-K/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications. *IEEE Int. Electron Devices Meet.*, 2012 **2012**, *3.1.1−3.1.4*.