A Concurrent Dual-band CMOS low noise amplifier at 2.4/5.2 GHz for WLAN applications

S.A.Z. Murad¹, A. F. Hasan², A. Azizan³, A. Harun⁴, J. Karim⁵
¹,⁴School of Microelectronic Engineering, Universiti Malaysia Perlis, Malaysia
²,³Department of Electronic Engineering, Faculty of Engineering Technology, Universiti Malaysia Perlis, Malaysia
⁵Electrical Engineering Faculty, University Teknologi MARA, Malaysia

Article Info

ABSTRACT

This paper presents a concurrent dual-band CMOS low noise amplifier (LNA) at operating frequency of 2.4 GHz and 5.2 GHz for WLAN applications. The proposed LNA employed cascode common source to obtain high gain using 0.13-µm CMOS technology. The concurrent dual-band frequencies are matched using LC network band-pass and band-stop notch filter at the input and output stages. The filters help to shape the frequency response of the proposed LNA. The simulation results indicate that the LNA achieves a forward gain of 21.8 dB and 14.22 dB, input return loss of -18 dB and -14 dB at 2.4 GHz and 5.2 GHz, respectively. The noise figure of 4.1 dB and 3.5 dB with the input third-order intercept points 7 dBm and 10 dBm are obtained at 2.4 GHz and 5.2 GHz, respectively. The LNA dissipates 2.4 mW power at 1.2 V supply voltage with a chip size of 1.69 mm².

Keywords:
Cascode
CMOS
Dual-frequencies
Low noise amplifier
WLAN

1. INTRODUCTION

Wireless Local Access Network or WLAN has been used tremendously nowadays with various technologies that mounted rapidly. In order to transmit and receive data, wireless LAN uses radio frequency signal, infrared or microwave as medium of transmission without using cables [1]. Whenever a transmitter or an antenna transmit RF signal to the receiver, the signal becomes weak and have high possibility to contaminate with noise from surrounding. Thus, a successful amplifier is needed to amplify the signal and decreasing the noise significantly. This leads to the design of LNA or Low Noise Amplifier. The LNA amplifiers which indeed a low noise and it is appropriate compared to other receiver due to its high selectivity and contain more sensitivity via a narrow-band at just one input frequency [2]. In previous proposed LNA project, the implementation on single-band frequencies is reported to reach gain and matching at single band frequencies of interest. However, the needs to have an effective dual-band receiver in RF communication system are crucial because it increase the usability of the LNA for those WLAN applications. Furthermore, the concurrent dual-band topology will utilize the characteristic of wideband in CMOS [3].

The key to achieve dual-band characteristics is by dual-band concurrent technique which allows the matching simultaneously without any switching operation [4]. The switching technique will leads to unnecessary increase in area and cost [3]. In the case of LNA, noise figure are a vital consideration as the LNA receives a very weak input signal [5]. While the LNA is an active block in receiving chain, the noise figure sets at the LNA stages are the minimum value of noise at the entire system. This is due to the noise in each stage will decrease as the gain is increased. Another circumstances involved in designing the low noise amplifier which are the gain that can be produced in entire LNA design. For the number of MOS transistor

Journal homepage: http://iaescore.com/journals/index.php/ijeecs
used in this design, the internal gain that can possibly be produced by each stages must be enough to contribute a strong signal with adequate gain at the output [6]. Thus, a cascode stages are implemented to improve the entire LNA gain.

2. DESIGN IMPLEMENTATION

Figure 1 shows the proposed dual band LNA using CMOS 0.13-µm technology. The LNA is implemented using a cascode CMOS stages with a combination of a common-source (CS) and a common-gate (CG) transistor. One of the main advantages of cascode topology is high gain and better reverse isolation. Each gate of the transistor is biased with a 5 kΩ resistor for R1 and R2. The function of resistor is to control the current flow from the DC voltage of Vg1 and Vg2. The current flowing through each of the transistor is the minimum value of current and hence the transistor can be protected from high current. A bypass capacitor is added at the input and output terminal to block dc sources and bypass ac sources [4]. Capacitor C3 is added to the gate of transistor M2 in order to provide an ac ground. This simply means that an ac signal which passes through the capacitor C3 is to be grounded. Therefore, no current will flow via an AC ground. In order to enhance the gain of LNA, inductor L3 is added at the gate of common gate transistor. A small signal equivalent circuit of CG transistor and L3 is illustrated in Figure 2.

Based on the equivalent circuit in Figure 2, the gate to drain capacitance C_{gd2} are neglected. Thus, V_{gs2} can be expressed as follows:
A Concurrent Dual-band CMOS low noise amplifier at 2.4/5.2 GHz for WLAN applications (S.A.Z. Murad)

\[ V_{gs2} = \frac{-\left(\frac{1}{j\omega C_{gs2}}\right)V_m}{\frac{1}{j\omega C_{gs2}} + j\omega L_3} = \frac{-V_m}{1 - \omega^2 L_3 C_{gs2}} \] (1)

The \( C_{gs2} \) and \( \omega \) are the capacitance of gate to source and the operating frequencies of M2, respectively. Referred to (1), the amplitude of gate to source voltage \( (V_{gs2}) \) of transistor M2 will be increased if \( |1 - \omega^2 L_3 C_{gs2}| \) is less than 1. As a result, the transconductance of M2 are improved uniformly which leads to enhancement of the gain of LNA. However, the improvement of the gain is restricted with value inductor \( L_3 \). If the value is larger, it will contribute to non-stability of the LNA circuit which includes the negative resistance at the common gate transistor. The reason can be shown by deriving \( I_{in} \) and \( Z_{in} \) which is the input current and input impedance respectively at the M1 transistor as follows:

\[ I_{in} = \frac{V_m}{\frac{1}{j\omega C_{gs2}} + j\omega L_3} + \frac{8m_2}{\frac{1}{j\omega C_{gs2}} + j\omega L_3} \] (2)

\[ Z_{in} = I_{in} = \frac{1}{\frac{8m_2}{j\omega C_{gs2}} + j\omega L_3} \times (1 - \omega^2 L_3 C_{gs2}) \] (3)

Another important feature in this LNA design is the absence of inductive source degeneration at the common source of M1. The inductive source degeneration will degenerate the gain of LNA. However, this could leads to linearity distortion and low quality noise figure [7]. The operation of matching networks at input and output of dual-band LNA is accomplished by concurrent technique instead of switching technique. This is due to the concurrent technique allows matching operation simultaneously. Hence, it consumes less power and reducing the chip area. Typically, one of the important factors that reduce the gain of LNA is the low Quality Factor (Q-factor) of CMOS inductor in matching network. Therefore, the cascode topology is implemented to overcome this problem especially at microwave or millimeter wave frequencies.

The input and output frequency response is developed from bandpass and band stop filter networks. Figure 3 shows the gain frequencies response of dual band LNA. The operating frequencies of LNA are \( \omega_1 \) and \( \omega_2 \) for 2.4 GHz and 5.2 GHz respectively while the notch filter frequencies for input and output matching are as \( \omega_3 \) and \( \omega_4 \).

![Figure 3. Frequency response of bandpass and band stop filter networks](image)

For the input matching, the equation shows the relationship between notch frequency and resonator of L1 and C1 is given by:

\[ L_4 C_4 = \frac{1}{\omega_1^2} \] (4)

The matching network of the input stage is realized by resonator of L2 and also transconductance of M1 (\( C_{gs1} \)). At \( \omega_1 \) of 2.4 GHz frequency, L2 are function as inductive while \( C_{gs1} \) are capacitive. On the other
hand, at frequency $\omega_2$ of 5.2 GHz, $L_2$ and $C_{gs1}$ are capacitive and inductive, respectively. This will cancelled the imaginary part of input impedance, $Z_{in}$. Therefore, the value of $C_{gs1}$ is decided while the value of inductor $L_1$, $L_2$ and capacitance $C_1$ are obtain as follows:

$$\frac{\omega_1^2 L_1}{\omega_1^2 - \omega_2^2} = \frac{1}{\omega_1^2 C_{gs1}} - L_2$$  \hspace{1cm} (5)$$

$$\frac{\omega_1^2 L_1}{\omega_1^2 - \omega_2^2} = L_2 - \frac{1}{\omega_1^2 C_{gs1}}$$  \hspace{1cm} (6)$$

For the output matching stage, the relationship between notch frequency of $\omega_4$ and resonator that consist of inductor $L_4$ and capacitor $C_4$ is expressed as follows:

$$L_4C_4 = \frac{1}{\omega_4^2}$$  \hspace{1cm} (7)$$

The resonator is capacitive at $\omega_1$ while it is inductive at $\omega_2$. This condition can be expressed as follows:

$$L_5\left(C_5 + C_p\right) = \frac{1}{\omega_1^2}$$  \hspace{1cm} (8)$$

$$L_5L_pC_5 = \frac{1}{\omega_1^2}$$  \hspace{1cm} (9)$$

Where $C_p$ and $L_p$ is expressed as:

$$C_p = \frac{\omega_1^2 C_4}{\omega_1^2 - \omega_2^2}, \quad L_p = \frac{\omega_1^2 - \omega_2^2}{\omega_1^2 \omega_2^2 C_4}$$

The component parameters including biasing, supply voltage, transistors size, inductors, capacitors and resistors for the proposed dual-band LNA is tabulated in Table 1.

| Table 1. Component Parameters for Concurrent Dual-Band 2.4/5.2 GHz LNA |
|-----------------|-----------------|-----------------|-----------------|
| Parameters | Design Value | Parameters | Design Value |
|-----------------|-----------------|-----------------|-----------------|
| M1 | 172.2 µm / 0.13 µm | M2 | 220 µm / | |
| L1 | 3.5 nH | C1 | 0.88 pF |
| L2 | 4.5 nH | R1 | 680 Ω |
| L3 | 0.93 nH | C3 | 1.04 pF |
| L4 | 3.9 nH | C4 | 0.26 pF |
| L5 | 0.98 nH | C5 | 1.96 pF |
| Cin = Cout | 1.0 pF | R2 | 5.9 kΩ |
| L_SERIES | 0.56 nH | L_PARALLEL | 2.24 nH |

3. RESULTS

The proposed design of dual-band LNA is simulated using Cadence SpectreRF simulator at 2.4 GHz and 5.2 GHz in Silterra 0.13-µm technology. The proposed LNA dissipates a total current of 27.4 mA from 1.2 V supply voltage. Figure 4 shows the simulated result of forward gain $S_{21}$. The proposed LNA obtains gain of 21.9 dB and 14.2 dB at 2.4 GHz and 5.2 GHz, respectively. The notch frequencies which realized by the bandpass and bandstop filters are 3 GHz and 4.7 GHz, respectively. The gain obtained by the LNA proves that the input and output impedance achieve a maximum power gain transfer and the realization of bandpass and bandstop notch filter can produce a stable peak gain at operating frequency of 2.4 GHz and 5.2 GHz. The gain response also describe the highest gain is achieved at 2.4 GHz compared to 5.2 GHz. This is
due to the presence of inductor L3 at the input of common-gate transistor. The higher value of inductance will limit the gain response of LNA.

The simulated input return loss S11 and output return loss S22 are depicted in Figure 5. The input return loss of -18 dB and -16 dB are achieved at 2.4 GHz and 5.2 GHz, respectively. Meanwhile, the output return loss of -14 dB at 2.4 GHz and -15.8 dB at 5.2 GHz are obtained.

Figure 6 shows the noise figure (NF) simulated result of the proposed LNA. As can be seen, the NFs are 4.1 dB and 3.5 dB at 2.4 GHz and 5.2 GHz, respectively. The basic requirement of noise figure for the common LNA design is 3 dB. Since the LNA is designed by a power matching over a noise matching, it shows that the proposed LNA contribute slightly high in noise compared to design specification. The main reason of the noise contribution by the LNA is due to the high value of inductors use in the proposed design.

**Figure 4. Simulation result of S21**

**Figure 5. Input and output return loss simulation results: (a) S11, (b) S22**

**Figure 6. Noise Figure of the proposed dual band LNA**
Figure 7 shows the Smith Chart response for the input and output impedance of the proposed LNA. The result shows the impedance of $S_{11}$ is $1.3749 + j0.2585$ and $1.02 + j0.0945$ at 2.4 GHz and 5.2 GHz, respectively. Meanwhile, the impedance of $S_{22}$ is $0.7317 - j0.102$ and $0.7541 + j0.017781$ at 2.4 GHz and 5.2 GHz, respectively.

The simulated third-order intercept points input (IIP3) is shown in Figure 8. The two tone test has been performed for the IIP3 using a periodic steady state (PSS). The input frequency is set at 2.40 GHz / 2.41 GHz and 5.2 GHz / 5.21 GHz with 10 MHz separation. As can be seen, the IIP3 of 7 dBm and 10 dBm at 2.4 GHz and 5.2 GHz are achieved. The stability factor (K-factor) is large that 1 as shown in Figure 9. The proposed LNA is unconditionally stable across the frequency of 1.5 GHz to 6.0 GHz.

Figure 7 Smith chart response of the proposed LNA: (a) input impedance ($S_{11}$), (b) output impedance ($S_{22}$)

Figure 8. IIP3 of the proposed dual-band LNA (a) 2.4 GHz, (b) 5.2 GHz

Figure 9. Stability factor (K-factor) of the proposed LNA
Finally, the layout of the proposed dual-band LNA in CMOS 0.13-µm process is presented in Figure 10. The die area including the pads is 1.69 mm². This process has 1-poly and 6-metal layers. The layout is drawn using Virtuoso Layout Editing of Cadence. In the layout, a high metal level (Metal 6) is used for all signal paths for low losses. The signal paths of RF input and output are kept as short as possible between stages to minimize the parasitic effect. Meanwhile, a lower metal level (Metal 1) is used as a ground plane. The input and output pads are arranged in the ground-signal-ground (G-S-G) with the spacing of 100 µm between pads.

![Figure 10. Layout of the proposed LNA in CMOS 0.13-µm technology](image)

Table 2 shows the comparison of performances between the previously published dual-band LNAs and this work. In [7], inductance degenerated cascode structure based on power constrained technique is proposed. A low forward gain is obtained similar with the proposed LNA in [8]. The switched external capacitor is added to the gate-source node of the input transistor to obtain input matching at 2.4/5.2 GHz is presented in [9]. A low gain and moderate input return loss S11 is achieved. In [11], a cascode common source inductive degeneration is proposed with low IIP3.

The proposed LNA in this work obtains high gain and high linearity with the other parameters is comparable. However, the power consumption is slightly high due to large gain has been targeted.

| Parameter | [7] | [8] | [9] | [10] | [11] | This work |
|-----------|-----|-----|-----|------|------|-----------|
| Technology (µm) | 0.18 | 0.13 | 0.18 | 0.18 | 0.13 | 0.13 |
| Supply voltage (V) | 1.8 | 1.2 | 1.0 | 1.0 | 1.2 | 1.2 |
| Frequency (Hz) | 2.6/5.2 | 2.4/6.0 | 2.4/5.2 | 2.4/5.2 | 2.4/5.2 |
| S21 (dB) | 15/9.5 | 9.4/18.9 | 10.4/11.0 | 12.9/8.9 | 19.3/17.5 | 21.8/14.2 |
| S11 (dB) | -20/-22 | -12.6/-21.0 | -10/-10 | -13.1/-10.5 | -16.8/-19.4 | -18/-16 |
| NF (dB) | 0.65/0.78 | 2.8/3.8 | 3.2/3.5 | 3.7/3.7 | 3.2/3.3 | 4.1/5.0 |
| IIP3 (dBm) | 0.07/0.04 | -4.2/-5.6 | -2.9/-3.1 | -4/-1 | -20.1/-18.1 | 7/10 |
| Power (mW) | 3.6 | 2.79 | 2.3 | 7.6 | 2.4 | 32.9 |
| Chip size (mm²) | N/A | 0.61 | N/A | 0.9 | N/A | 1.69 |

4. CONCLUSION

A concurrent dual-band CMOS LNA at operating frequency of 2.4 GHz and 5.2 GHz for WLAN applications is presented. The proposed LNA employed cascode common source to obtain high gain using 0.13-µm CMOS technology is successfully designed and simulated. The LC network band-pass and band-stop notch filter at the input and output stages help to shape the frequency response at 2.4 GHz and 5.2 GHz, respectively. The simulation results indicate that the proposed LNA achieves the highest forward gain and input third-order intercept points among the previously published concurrent dual-band CMOS LNAs.

ACKNOWLEDGEMENTS

Author would like to express his special thanks to the the School of Microelectronic Engineering and the Department of Electronic Engineering, Faculty of Engineering Technology, Universiti Malaysia Perlis, which helped a lot to complete this project.
REFERENCES
[1] A. Azizan, et al., “A review of LNA topologies for wireless applications,” in 2nd IEEE International Conference on Electronic Design (ICED), pp. 320-324, 2014.
[2] A. Azizan, et al., “Design of a 2.4 GHz CMOS LNA using two-stage forward body bias technique for WSN application,” in IEEE Student Conference on Research and Development (SCoReD), pp. 415-417, 2015.
[3] S. Arshad, et al., “Wideband and multiband CMOS LNAs: State-of-the-art and future prospects,” Microelectronics Journal, vol. 44, no. 9, pp. 774-786, 2013.
[4] Y. Shen, et al., “A dual-band CMOS low noise amplifier for wireless communication,” in IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011), pp. 461-464, 2011.
[5] Azizan, Anishaziela, and Sobhiuf Anuar Zainol Murad. "A 0.3 mW 2.4 Ghz Low Power Low Noise Amplifier Using Forward Body Bias Technique For Wireless Sensor," Journal Teknologi, vol. 78, no. 1, pp. 31-37, 2016.
[6] S.A.Z Murad, et al., “A 2.4 GHz 0.18-μm CMOS class E single-ended power amplifier without spiral inductors,” in 2010 10th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF 2010 - Digest of Papers 5422842, pp. 25-28, 2010.
[7] G. Zhiqiang, et al., “The design of dual-band CMOS low noise amplifier for wireless applications,” in IEEE Academic International Symposium on Optoelectronics and Microelectronics Technology (AISOMT), pp. 344-347, 2011.
[8] N.M. Neihart, J. Brown & X. Yu, “A dual-band 2.45/6 GHz CMOS LNA utilizing a dual-resonator transformer-based matching network,” in IEEE Transaction on Circuits and Systems I: Regular Papers, vol. 59, no. 8, pp. 1743-1751, 2012.
[9] Omid Eslamifar and Shirazi Reza Saraf, “Design a dual-band low-power CMOS low noise amplifier for use in WLAN applications”, in IEEE 22nd Iranian Conference on Electrical Engineering (ICEEE), pp. 101-105, 2014.
[10] Y.J. Hong, et al., “A concurrent dual-band 2.4/5.2 GHz low-noise amplifier using gain enhanced techniques,” in IEEE Asia-Pacific Symposium on Electromagnetic Compatibility (APEC), pp. 231-234, 2015.
[11] S. Sattar and T.Z.A. Zulkifli, “A 2.4/5.2-GHz Concurrent Dual-Band CMOS Low Noise Amplifier,” IEEE Access 5, pp. 2148-2156, 2017.

BIOGRAPHIES OF AUTHORS
Sohiuf Anuar Zainol Murad received the B.Eng degree in Electronic Engineering from Saga University, Japan, in 2000, the Master of Science in Electronic Systems Design Engineering from the Malaysia Science University, Malaysia in 2004 and PhD in electronics from Kyushu University, Japan in 2011. Currently he is a senior lecturer in the School of Microelectronic Engineering, Universiti Malaysia Perlis, Malaysia. His research interests include electronic circuits design, analog and radio frequency integrated circuit design. He has over 80 publications including journals and proceedings published in SCOPUS and five academic books.

Ahmad Fariz Hasan received the B Eng. degree in Electrical Engineering (Telecommunication) from Universiti Teknologi Malaysia, in 2007. From 2007 till 2010 he serve as Process and Equipment engineer at Intel Malaysia. He then obtained his M.Eng in 2012 in Electrical Engineering at Universiti Teknologi Malaysia. He is currently pursuing his Phd. in Electronic Engineering at the School of Microelectronic Engineering, Universiti Malaysia Perlis. His research interest includes the areas of design of CMOS Power Amplifier, Radio Frequency Integrated Circuit, Internet of Things, VLSI Design, and Radio Frequency for millimeter wave application. He has published many conference proceedings as well as journal papers in local and international journals.

Anishaziela Azizan received the B. Eng degree in Electrical Engineering (Electronics) from Universiti Teknologi Malaysia, in 2011. From 2011 till 2013, she serves as Software Development Engineer at Intel, Penang. She obtained her Master of Science in Microelectronic Engineering at Universiti Malaysia Perlis. Currently she is a lecturer in Faculty of Engineering Technology in Electronic Department, Universiti Malaysia Perlis. Her research interest includes analog and radio frequency integrated circuit design. She has published many conference proceedings and also journal papers.
Azizi Harun received his B.Sc. Electrical Engineering (Electronics) from Syracuse University, New York in 1997. He obtained his M. Eng. (Electronics and Telecommunication) from Universiti Teknologi Malaysia (UTM Skudai) in 2008 and PhD. in Mechatronic Engineering from Universiti Malaysia Perlis (UniMAP) in 2014. Prior to joining Universiti Malaysia Perlis, Dr. Harun has held various engineering positions at a multinational company in electronic industry for almost 15 years. Presently he is a senior lecturer at School of microelectronic Engineering, UniMAP. His research interests are in wireless signal propagation and wireless sensor networks.

Jamilah Karim received her B.E & E. Eng. Degree and M.Sc in Electronic System Design from the University of Science Malaysia in 1999 and 2004 respectively. She obtained her Ph.D from Islamic International University of Malaysia in 2006. She was a lecturer in Unimap from July 2004 to February 2007. She is currently a Senior Lecturer in Electrical Engineering Faculty, Universiti Teknologi MARA. Her research interest includes analog IC design and system integration.