Digital Etch Technique for Forming Ultra-Scaled Germanium-Tin (Ge$_{1-x}$Sn$_x$) Fin Structure

Wei Wang$^1$, Dian Lei$^2$, Yuan Dong$^3$, Xiao Gong$^1$, Eng Soon Tok$^1$ & Yee-Chia Yeo$^{1,4}$

We developed a new digital etch process that allows precise etching of Germanium or Germanium-tin (Ge$_{1-x}$Sn$_x$) materials. The digital etch approach consists of Ge$_{1-x}$Sn$_x$ oxide formation by plasma oxidation and oxide removal in diluted hydrochloric acid at room temperature. The first step is a self-limiting process, as the thickness of oxide layer grows logarithmically with the oxidation time and saturates fast. Consistent etch rates in each cycle were found on the Ge$_{1-x}$Sn$_x$ samples, with the surfaces remaining smooth after etch. The digital etch process parameters were tuned to achieve various etch rates. By reducing the radio frequency power to 70 W, etch rate of sub-1.2 nm was obtained on a Ge$_{0.875}$Sn$_{0.125}$ sample. The digital etch process was employed to fabricate the Ge$_{1-x}$Sn$_x$ fin structures. Extremely scaled Ge$_{0.95}$Sn$_{0.05}$ fins with 5 nm fin width were realized. The side walls of the Ge$_{0.95}$Sn$_{0.05}$ fins are smooth, and no crystal damage can be observed. This technique provides an option to realize aggressively scaled nanostructure devices based on Ge$_{1-x}$Sn$_x$ materials with high-precision control.

Germanium-tin Ge$_{1-x}$Sn$_x$ has attracted significant research interest due to its potential applications in high-channel mobility metal-oxide-semiconductor field-effect transistors (MOSFETs)$^{1-4}$ and silicon-based infrared photonic devices, e.g. near- and mid-infrared photodetectors$^{5-8}$. In particular, recent theoretical and experimental studies indicate that strain-free Ge$_{1-x}$Sn$_x$ becomes a direct bandgap material at a Sn composition of about 6.5% to 11%$^{9-11}$, making it a possible candidate as a gain medium in lasers based on group IV materials$^{12,13}$. Lasing of a direct bandgap Ge$_{0.875}$Sn$_{0.125}$ grown on Si substrates was reported recently$^{14,15}$. Despite the large lattice mismatch between Ge and Sn (~15%) and the low equilibrium solid solubility of Sn in Ge (less than 1%), Ge$_{1-x}$Sn$_x$ with x up to 0.34 can be realized using non-equilibrium growth techniques such as molecular beam epitaxy (MBE) and chemical vapor deposition (CVD)$^{16-21}$. As a group IV material, Ge$_{1-x}$Sn$_x$ can be integrated with Si-based complementary MOS (CMOS) technology. Bulk Ge$_{1-x}$Sn$_x$ n- and p-MOSFETs were reported recently with CMOS compatible processes$^{22-24}$. Ultra-scaled device architectures employing thin-body planar, nanowire or fin-type channels may be used in future CMOS transistors. A Fin-type field-effect transistor (FinFET) may employ Ge$_{1-x}$Sn$_x$ as a high mobility channel material, and methods to form Ge$_{1-x}$Sn$_x$ fins would be required. Formation of Ge$_{1-x}$Sn$_x$ nanostructures using conventional etches is often difficult as vertical or horizontal etch rates lack controllability in the absence of a stopping mechanism. To realize ultra-scaled Ge$_{1-x}$Sn$_x$ devices, a method to precisely etch Ge or Ge$_{1-x}$Sn$_x$ is highly desirable.

Digital etch is a high-precision etch technique that can provide tight control of etch variability. It has been studied for over 25 years on various materials, such as Si, Ge, III-Vs and some oxides$^{25-33}$. There is a recent increase in interest in digital etch capabilities$^{34}$. For Si and Ge, atomic layer etch has been demonstrated using either chlorine Cl or fluorine F adsorption that is subsequently followed by the removal of the halides by Ar ion bombardment$^{25-29}$. For III-Vs, digital etch with etch rate of 1–3 nm/cycle has been reported using combinations of oxidation and oxide removal processes$^{29-31}$. Recently, a two-step digital etch process consisting of a fluorine-based plasma etch followed by an acid wet etch was proposed to etch Ge$_{1-x}$Sn$_x$.$^{32}$ The formation of tin fluoride SnF$_x$ inhibits further reactions between Ge$_{0.92}$Sn$_{0.08}$ and F radicals$^{33}$. However, it is not an ideal self-limiting process due to the physical sputtering of the surface layer. The etch rate varies with plasma etch duration (1.5 nm/cycle).

---

$^1$Department of Electrical and Computer Engineering, National University of Singapore, 117576, Singapore, Singapore. $^2$Department of Physics, National University of Singapore, 117551, Singapore, Singapore. Correspondence and requests for materials should be addressed to W.W. (email: elewwei@nus.edu.sg) or Y.-C.Y. (email: yeo@ieee.org)
1.2 nm precision. The digital etch process is realized at room temperature, which avoids the Sn surface segregation at high temperature, a plasma-activated oxidation as it can be done at low temperature. To better understand the mechanism of the digital etch process on Ge$_{1-x}$Sn$_x$ as shown schematically in Fig. 1.

**Ge$_{1-x}$Sn$_x$ Oxide Formation by Low Temperature Plasma Oxidation**

It was reported that migration of Sn atoms from the Ge$_{1-x}$Sn$_x$ surface and from inside the Ge$_{1-x}$Sn$_x$ to the Ge$_{1-x}$Sn$_x$ oxide occurs during thermal oxidation. Instead of using a conventional thermally activated oxidation at high temperature, a plasma-activated oxidation is used as it can be done at low temperature. To better understand the mechanism of the digital etch process on Ge$_{1-x}$Sn$_x$, X-ray photoelectron spectroscopy (XPS) was performed to investigate the formation of Ge$_{1-x}$Sn$_x$ oxide during plasma oxidation, and removal of the surface oxide in HCl solution.

Figure 2a and b show the Ge 2p$_{3/2}$ and Sn 3d photoelectron core spectra of the Ge$_{0.875}$Sn$_{0.125}$/Ge sample after plasma oxidation, with radio frequency (RF) power of 250 W and plasma oxidation time of 120 s. Both the peaks of the Ge and Sn oxides can be observed in the Ge 2p$_{3/2}$ and Sn 3d photoelectron spectra, respectively. The binding energies (BEs) of these peaks agree well with the reported values of BEs for stoichiometric GeO$_2$ and SnO$_2$.

As Ge 2p$_{3/2}$ photoelectrons have a short inelastic mean free path $\lambda$ (for Ge 2p$_{3/2}$: $\lambda \approx 9.7$ Å)$^{39}$, no Ge peak can be observed in Fig. 2a, while clear Sn peaks can be identified in Fig. 2b. The core-level spectra were fitted using a combination of Gaussian and Lorentzian line shapes, together with a Shirley-typed background subtraction. This results in the overall blue line fitting of the core-level spectra with their respective peak components (gray lines). The Sn content in the Ge$_{1-x}$Sn$_x$ oxide layer can be calculated using $A_{\text{Ge-O}}/(A_{\text{Sn-O}} + A_{\text{Ge-O}})$, where $A_{\text{Ge-O}}$ and $A_{\text{Sn-O}}$ are the normalized areas of the Sn oxide and Ge-oxide peaks, respectively. We found that the Sn content $x$ in the Ge$_{1-x}$Sn$_x$ oxide layer is 13.8%.

Figure 2c and d show the Ge 2p$_{3/2}$ and Sn 3d spectra of the Ge$_{0.875}$Sn$_{0.125}$/Ge sample after plasma oxidation and HCl dipping. There were no obvious peaks related to Ge or Sn oxides in the Ge 2p$_{3/2}$ and Sn 3d spectra, indicating that the Ge$_{1-x}$Sn$_x$ oxide formed by oxygen plasma can be effectively dissolved using a wet chemical treatment with dilute HCl solution. In Fig. 2c, a small shoulder can be observed besides Ge peak, which indicates a minor BE peak at 1218.9 eV after fitting. The peak is associated with native oxide on the Ge$_{1-x}$Sn$_x$ surface formed from atmospheric exposure before the ex situ XPS measurement. The smaller BE of the observed Ge oxide peak compared with that of stoichiometric GeO$_2$ indicates suboxide GeO$_x$ formation on the Ge$_{1-x}$Sn$_x$ layer owing to atmospheric exposure. The BEs of Sn 3d peaks slightly increases after HCl dip, which is attributed to the band bending originating from different charged states at the GeSn oxide/GeSn interfaces. The Sn content in the surface Ge$_{1-x}$Sn$_x$ region was calculated to be 12.0% using the normalized areas of the Sn and Ge peaks (Fig. 2c,d), which is close to that in bulk region, and slightly smaller than that in the Ge$_{1-x}$Sn$_x$ oxide layer formed by plasma oxidation. This result indicates negligible Sn atoms migration from inside the Ge$_{1-x}$Sn$_x$ surface oxide during the plasma oxidation at room temperature.
Digital Etch of Ge and Ge$_{1-x}$Sn$_x$ layers. High-resolution X-ray diffraction (HRXRD) was used to investigate the Sn content and crystallinity of the Ge$_{1-x}$Sn$_x$ samples. Figure 3a shows the HRXRD scans around the 004 diffraction point for the Ge$_{0.875}$Sn$_{0.125}$/Ge samples before and after digital etch. Clear GeSn and Ge peaks can be identified for the as-grown Ge$_{0.875}$Sn$_{0.125}$ sample, and the presence of interference fringes surrounding the GeSn peak suggests good interface quality. The full width at half maximum (FWHM) of the GeSn diffraction peak increases with increasing etch cycles, which indicates the decrease of Ge$_{0.875}$Sn$_{0.125}$ layer thickness according to Scherrer’s formula. This is consistent with the increasing interval of the interference fringes after digital etch. After an 8-cycle digital etch, the GeSn peak moves slightly towards the Ge peak. The Sn content can be calculated to be 11.7%, which corresponds to a Sn content decrease of approximately 0.8%.

On the other hand, X-ray reflectivity (XRR) measurements have been performed on the Ge$_{1-x}$Sn$_x$ samples before and after digital etch. XRR can be used to determine thickness of thin film with high accuracy by analysing X-ray reflection intensity curves from grazing incident X-ray beam. As a non-destructive technique, no additional lithographic patterning is needed for etch depth calibration. Figure 3b shows the experimental (open black circle) and simulated (blue curve) XRR curves of the as-grown Ge$_{0.875}$Sn$_{0.125}$, the Ge$_{0.875}$Sn$_{0.125}$ after plasma oxidation, and the Ge$_{0.875}$Sn$_{0.125}$ after HCl dipping. The thickness of the as-grown Ge$_{0.875}$Sn$_{0.125}$ film is 30.7 ± 0.2 nm, which can be obtained by fitting the reflected X-ray intensity versus incident angle. The thickness of the Ge$_{0.875}$Sn$_{0.125}$ film decreases with increasing number of digital etch cycles. After a 4-cycle digital etch and plasma oxidation, the thickness of Ge$_{0.875}$Sn$_{0.125}$ film drops to 19.4 ± 0.2 nm. The etch rate can be estimated to be 2.2 nm/cycle. In addition, the thickness of Ge$_{1-x}$Sn$_x$ oxide formed by plasma oxidation can be also extracted by XRR, which is 3.9 ± 0.2 nm. Based on the molar mass and density of Ge and GeO$_2$, for every 2.2 nm-thick Ge consumed, 3.97 nm-thick GeO$_2$ will appear. This is consistent with the XRR results.

Figure 4a shows the etched layer thickness as a function of etch cycle number for Ge$_{1-x}$Sn$_x$ samples with various Sn content. The RF power is fixed at 250 W, and the plasma oxidation time is fixed at 120 s. The etched thickness for the Ge$_{1-x}$Sn$_x$ samples was extracted from XRR, while that for the GeOI was obtained from ellipsometry measurements. Good linear fits can be observed in all the samples, which confirm that a consistent depth of Ge or Ge$_{1-x}$Sn$_x$ is etched away each cycle. The etch rate extracted from the slope is ~2.2, ~1.9, and ~1.4 nm/cycle for the Ge$_{0.875}$Sn$_{0.125}$, Ge$_{0.95}$Sn$_{0.05}$, and Ge, respectively (Fig. 4b). It was reported that SiGe alloys had higher oxidation rates than Si under thermal oxidation conditions. This enhancement under thermal oxidation increases with increasing initial Ge concentration in the alloy. Therefore, it could be explained in terms of the Si–Ge bond being weaker than the Si–Si bond. Similarly, the presence of Sn atoms results in weaker Ge-Sn bonds than Ge-Ge bonds.
bond, and weaker still Sn-Sn bonds at the sample surface (at $T = 298$ K, the dissociation energies for the Ge-Ge, Ge-Sn, and Sn-Sn bonds are 264.4 ± 6.8, 230.1 ± 13, and 187.1 ± 0.3 kJ/mol, respectively)\(^4\), which may lead to the increased oxidation rate (etch rate) with increasing Sn content. In addition, the introducing Sn may slightly degrade the residual order in the oxide layer, which also affect the etch rate.

Surface area to volume ratio increases with downscaling of device dimensions and surface properties can appreciably affect device electronic properties. Atomic force microscope (AFM) was employed to investigate the surface roughness of the Ge or Ge$_{1-x}$Sn$_x$ samples after digital etch. Figure 5a–c show the AFM images for the as-grown Ge$_{0.875}$Sn$_{0.125}$ sample, and the Ge$_{0.875}$Sn$_{0.125}$ samples after 5-cycle and 8-cycle digital etch, respectively. The scan size is $10 \times 10$ μm$^2$, and the z-axis display range of all the images is set to be -0.8 to 0.8 nm, as illustrated on the left side of the figure. The surface remains smooth with ~18 nm-thick Ge$_{0.875}$Sn$_{0.125}$ etched away after 8-cycle digital etch, with the root mean square (RMS) roughness increasing slightly from 0.24 to 0.32 nm. Figure 5d and e show the AFM images of the commercial GeOI wafer and the wafer after 10-cycle digital etch.

Figure 3. (a) (004) HRXRD curves of the as-grown Ge$_{0.875}$Sn$_{0.125}$ and the sample after 5-cycle and 8-cycle digital etch. (b) Experimental and simulated XRR curves of the as-grown Ge$_{0.875}$Sn$_{0.125}$ and the sample after 5 cycle plasma oxidation and HCl etch.

Figure 4. (a) Etched thickness versus cycle number with various Sn contents and (b) the extracted etch rate. Consistent depth of Ge or Ge$_{1-x}$Sn$_x$ is etched away each cycle.

---

**Figure 3.**

(a) (004) HRXRD curves of the as-grown Ge$_{0.875}$Sn$_{0.125}$ and the sample after 5-cycle and 8-cycle digital etch. (b) Experimental and simulated XRR curves of the as-grown Ge$_{0.875}$Sn$_{0.125}$ and the sample after 5 cycle plasma oxidation and HCl etch.

**Figure 4.**

(a) Etched thickness versus cycle number with various Sn contents and (b) the extracted etch rate. Consistent depth of Ge or Ge$_{1-x}$Sn$_x$ is etched away each cycle.
was found that the RMS roughness of GeOI samples after etch remains as small as $\sim 0.11$ nm. Figure 5f summarizes the RMS roughness of Ge and Ge$_{1-x}$Sn$_x$ samples after various digital etch cycles. The digital etch increases the RMS roughness slightly for Ge$_{1-x}$Sn$_x$ samples but not for GeOI samples. Both GeO$_2$ and SnO$_2$ were formed on Ge$_{1-x}$Sn$_x$ samples during plasma oxidation. The slightly increased RMS roughness after successive etching cycles may be related to the residual SnO$_2$ after HCl dip in which SnO$_2$ masks subsequent oxidation, or related to the different oxidation rates for Ge and Sn.

Figure 6a shows the measured Ge and Ge$_{0.875}$Sn$_{0.125}$ digital etch rates as a function of plasma oxygen exposure time. The RF power is fixed at 250 W. It is noted that for both the Ge and Ge$_{0.875}$Sn$_{0.125}$ samples, the etch rate increases rapidly for the first 120 s of oxidation time, and then saturates fast to a etch rate of $\sim 1.4$ and $\sim 2.2$ nm/cycle, respectively. Deal and Grove proposed that the thermal oxidation rate could be determined by a combination of two processes. One is the actual chemical reaction of oxygen O at the interface, and the other is the diffusion of oxygen through the previously formed oxide film. The combination of these processes resulted in
the linear-parabolic relationship between the oxide thickness and the oxidation time. However, the Deal-Grove model could not explain the plasma oxidation kinetics well due to the extracted negative value of the reaction rate\textsuperscript{48, 49}. K. Kim \textit{et al}. proposed a complementary model of the Deal–Grove oxidation theory to explain the plasma oxidation kinetics, which is involved with the atomic diffusion of O atoms\textsuperscript{49}. They found that the oxide layer thickness $y$ grows logarithmically with increasing oxidation time $t$ as shown below:

$$y = \frac{A}{2} \ln \left( \frac{2B(t + \tau)}{A^2} + 1 \right).$$

where $A$ and $B$ are the parameters related to the effective diffusion coefficient of O atoms in the oxide, and the concentration of O atoms at the oxide surface and in the oxide layer; $\tau$ is the oxidation time for native oxide formation. This logarithmic limit shows faster saturation of the diffusion-limited process compared with the parabolic limit from the Deal–Grove model. Simply assuming $\tau = 0$, good experimental fits for the etch rate (oxide thickness) were obtained with this theory, as shown in Fig. 6a (dash line).

To achieve digital etch with higher precision, the etch rate should be reduced. As discussed, the etch rate can be tuned by varying the oxidation time. However, an ideal digital etch should eliminate the requirement for timed etching, and decreasing oxidation time may lead to larger variation of etch rate. The etch rate can be also tuned by varying the RF power or gas pressure. Figure 6b shows the etched thickness of Ge$_{0.875}$Sn$_{0.125}$ as a function of etch cycle, and the etch rates were extracted in Fig. 6c. The oxidation time is fixed at 120 s. The etch rate decreases with decreasing RF power, and etch rate of sub-1.2 nm/cycle was obtained with the RF power reduced to 70 W. The main oxidizing species should be atomic oxygen during plasma oxidation\textsuperscript{49, 50}.

Formation of Extremely Scaled Ge$_{1-x}$Sn$_x$ Fins. Digital etch technique provides high-precision control of etch, and can be used to realize extremely scale devices, such as deeply scaled FinFETs. According to the 2013 International Technology Roadmap for Semiconductors (ITRS) Overall Roadmap Technology Characteristics (ORTC)\textsuperscript{51}, sub-5 nm fin width is required in the sub-10 nm technology nodes. Here we explore the possibility of realizing Ge$_{1-x}$Sn$_x$ fins with 5 nm fin width.

The ~28 nm-thick Ge$_{0.95}$Sn$_{0.05}$/Ge sample was used for forming fins. After electron beam lithography (EBL) patterning and chlorine-based dry etch, a trapezoidal Ge$_{0.95}$Sn$_{0.05}$ fin structure was formed, with fin height of ~70 nm and sidewall slope of ~75°. Details of the Ge$_{0.95}$Sn$_{0.05}$ fins fabrication process are provided in the Methods section. Figure 7a shows the top-view scanning electron microscope (SEM) image of the as-patterned Ge$_{0.95}$Sn$_{0.05}$ fins after dry etch. The fin width is ~29.8 nm. Digital etch (RF: 250 W, Oxidation time: 120 s) was performed on the sample, and the fin width obviously shrinks with increased etch cycle (Fig. 7b and c). The etch rate of ~2.4 nm/cycle can be extracted from the SEM image, which is higher than that extracted from bulk Ge$_{0.95}$Sn$_{0.05}$ sample. The different etch rate should arise from different crystal orientation of the etch surface. The patterned Ge$_{0.95}$Sn$_{0.05}$ fins are further reduced by the digital etch method to form 5 nm fins. Figure 7d shows the top view SEM image of the Ge$_{0.95}$Sn$_{0.05}$ fins after 5-cycle digital etch. The etch rate is ~2.4 nm/cycle. The FinFET is then processed to form FinFET with 5 nm fin width. The cross-sectional images of Ge$_{0.95}$Sn$_{0.05}$ fins after 5-cycle digital etch are shown in Fig. 7e and f. XTEM and HRTEM images demonstrate high crystalline quality Ge$_{0.95}$Sn$_{0.05}$ fins with fin width of ~5 nm.
fins are along <110> direction, thus the oxidation and etch occur on the ⟨110⟩ oriented surfaces. Ligenza et al. suggested that the orientation effect on oxidation rate might be caused by differences in the dangling bond density on the various crystal surfaces. As the ⟨100⟩ surfaces have lower dangling bond density than ⟨110⟩ surfaces, the oxidation rate or etch rate for ⟨100⟩ surfaces is slower.

Figure 7d shows the tilted-view SEM image of the Ge$_{0.95}$Sn$_{0.05}$ fins after 5-cycle digital etch. Extremely scaled Ge$_{0.95}$Sn$_{0.05}$ fins were produced with good uniformity. The region where the transmission electron microscope (TEM) lamella was prepared by focused ion beam (FIB) milling is highlighted by a green solid line along CC'. The cross-sectional TEM image of the Ge$_{0.95}$Sn$_{0.05}$ fins is shown in Fig. 7e. Tapered fins with narrow upper base were formed. The high resolution TEM (HRTEM) image of one Ge$_{0.95}$Sn$_{0.05}$ fin is presented in Fig. 7f, demonstrating the high crystalline quality of the Ge$_{0.95}$Sn$_{0.05}$ fins. The fin width was trimmed down to 5 nm after 5-cycle digital etch. The side wall of Ge$_{0.95}$Sn$_{0.05}$ fin is smooth with no observed crystal damage as shown in the inset of Fig. 7f.

In summary, we have demonstrated a new digital etch technique for controllable etching of Ge or Ge$_{1-x}$Sn$_x$ materials with high precision. The two-step digital etch approach consists of Ge$_{1-x}$Sn$_x$ oxide formation by low temperature plasma oxidation and the oxide removal in diluted HCl. The plasma oxidation is a good self-limiting process, as the oxide layer thickness grows logarithmically with the oxidation time and saturates fast. Consistent etch rate can be obtained on the Ge$_{1-x}$Sn$_x$ samples, independent of the initial Sn content. After several cycles of digital etch, the surface morphologies and RMS roughness do not show discernible changes as compared to the as-grown samples. Extremely scaled Ge$_{0.95}$Sn$_{0.05}$ fins with 5 nm fin width were demonstrated with the digital etch technique. The Ge$_{0.95}$Sn$_{0.05}$ fins show high crystalline quality, with smooth side wall. The unique process capability can facilitate fabrication of Ge or Ge$_{1-x}$Sn$_x$ based nanostructures with high-precision control for a range of CMOS, Si-compatible photonics and microelectro-mechanical (MEMS) device applications.

Methods

**X-ray photoelectron spectroscopy (XPS).** Measurements were performed using a VG ESCALAB 220i-XL imaging XPS system. Monochromatic aluminum (Al) Kα X-ray (1486.7 eV) was employed with the photoelectrons collected at a take-off angle of 90° (with respect to the sample surface). After Shirley-type background subtraction, the normalized peak area is calculated by taking into consideration of the corresponding Scofield photoionization cross-sections (SF), the transmission function of the spectrometer by the manufacturer (TXFN) and the energy compensation factor. The atomic concentration of Sn, $x$, is calculated using

$$x = \frac{A_{Sn}}{A_{Sn} + A_{Ge}},$$

where $A_{Sn}$ is the normalized Sn peak area and $A_{Ge}$ is the normalized Ge peak area.

**High-resolution X-ray diffractometry (HRXRD).** HRXRD was used to investigate the crystalline quality, composition, and strain of the samples by using the X-ray demonstration and development (XDD) beamline at the Singapore Synchrotron Light Source (SSLS). The wavelength of incident X-ray beam was 0.1634 nm. The diffractometer is the Huber 4-circle system 9000–0216/0, with typical stored electron beam current of 300 mA. X-ray reflectivity measurements were also done at the SSLS.

**Tapping mode atomic force microscopy (AFM, Bruker Dimension FastScan).** AFM was employed to characterize the surface morphology and roughness of the samples before and after digital etch. The background slope was removed by subtracting a first order plane fit, and the tilt was removed by a first order flatten ground slope. The atomic force micrograph was obtained by subtracting the high crystalline quality of the Ge$_{0.95}$Sn$_{0.05}$ fins. The fin width was trimmed down to 5 nm after 5-cycle digital etch. TEM was employed to investigate the extremely scaled Ge$_{0.95}$Sn$_{0.05}$ fins after digital etch. Specimen for TEM examination was prepared by the Defect Analyzer (DA) 300 Focused Ion Beam (FIB) systems.

**Formation of Ge$_{0.95}$Sn$_{0.05}$ fins.** The fins were patterned using a JEOL JBX-6300FS Electron Beam Lithography (EBL) System, with hydrogen silsesquioxane (HSQ) acting as negative tone electron beam resist. The process includes: 1. 2% HSQ spin coat with spin-speed of 3000 rpm; 2. Hot plate bake at 250 °C for 2 minutes; 3. EBL exposure at a base dose of ~8000 μC/cm²; 4. Photoresist development of 1 minute using NaOH:NaCl:H₂O = 1:4:100 solution. 5. Rinse gently with flowing DI water.

**After EBL patterning, chlorine-based dry etch was used to form the fin structure by inductively coupled plasma (ICP).** Process parameters include ICP power of 100 W, RF power of 100 W, Cl₂ flow of 50 sccm, pressure of 0.05 mTorr, and temperature of 25 °C.

References

1. Guo, P. & Han, G. et al. Ge$_{0.95}$Sn$_{0.05}$ p-channel metal-oxide-semiconductor field-effect transistors: Impact of Si surface passivation layer thickness and post metal annealing. J. Appl. Phys. 114, 044510, doi:10.1063/1.4816699 (2013).
2. Gupta, S. & Gong, X. et al. New materials for post-Si computing: Ge and GeSn devices. MRS Bulletin 39, 678–686, doi:10.1557/ mrs.2014.163 (2014).
3. Gupta, S., Vincent, B. et al. GeSn channel nMOSFETs: Material potential and technological outlook. Symp. VLSI Technol., Dig. Tech. pp. 95–96 (2012).
4. Fang, Y. C. & Chen, K. Y. et al. N-MOSFETs Formed on Solid Phase Epitaxially Grown GeSn Film with Passivation by Oxygen Plasma Featuring High Mobility. ACS Appl. Mater. Interfaces 7, 26374–80, doi:10.1021/acsami.5b08518 (2015).
5. Sorel, R. Mid-infrared photonics in silicon and germanium. Nat. Photonics 4, 495–497, doi:10.1038/nphoton.2010.171 (2010).
6. Su, S. & Cheng, B. et al. GeSn pin photodetector for all telecommunication bands detection. Opt. express 19, 6400–5, doi:10.1364/ OE.19.006400 (2011).
7. Oehme, M. & Kostecki, K. et al. GeSn-on-Si normal incidence photodetectors with bandwidths more than 40 GHz. *Opt. express* **22**, 839–46, doi:10.1364/OE.22.000839 (2014).

8. Dong, Y. & Wang, W. et al. Germanium-tin on Si avalanche photodiode: device design and technology demonstration. *IEEE Trans. Electron Devices* **62**, 128–135, doi:10.1109/TED.2014.2366205 (2015).

9. D’Costa, V. R. & Cook, C. S. et al. Optical critical points of thin-film Ge_xSn_(1−x), alloys: a comparative Ge_x−Sn_x−Ge_x study. *Phys. Rev. B* **73**, 125207, doi:10.1103/PhysRevB.73.125207 (2006).

10. Gallagher, J. D. et al. Compositional dependence of the bowing parameter for the direct and indirect band gaps in Ge_xSn_y alloys. *Appl. Phys. Lett.* **105**, 141102, doi:10.1063/1.4897272 (2014).

11. Lin, H. & Chen, R. et al. Investigation of the direct band gaps in Ge_xSn_y alloys with strain control by photoreflectance spectroscopy. *Appl. Phys. Lett.* **100**, 102109, doi:10.1063/1.3692735 (2012).

12. Mączko, H. S., Kadrawie, R. & Gladysiewicz, M. Material gain engineering in GeSn/Ge quantum wells integrated with an Si platform. *Sci. Rep.* **6**, 34082, doi:10.1038/srep34082 (2016).

13. Huang, Z. M. et al. Emission of direct-gap band in germanium with Ge-GeSn layers on one-dimensional structure. *Sci. Rep.* **6**, 24802, doi:10.1038/srep24802 (2016).

14. Wirths, S. & Geiger, R. et al. Lasing in direct-bandgap GeSn alloy grown on Si. *Nat. Photonics* **9**, 88–92, doi:10.1038/nphoton.2014.321 (2015).

15. Al-Kabi, S. & Ghetmiri, S. A. et al. A molecular dynamics investigation of fluorocarbon based layer-by-layer etching of silicon and SiO_x. *ACS nano* **9**, 2061–70, doi:10.1021/nn507277f (2015).

16. Park, J. B. et al. Atomic layer etching of Ge using an ultraclean ECR plasma. *Appl. Surf. Sci.* **336**, 440–442, doi:10.1016/j.apsusc.2014.10.011 (2014).

17. Wang, W. et al. Tin-based group IV semiconductors: New platforms for opto-and microelectronics on silicon. *Surf. Interface Analysis* **46**, 232–40, doi:10.1002/sia.7199 (2014).

18. Lin, J. & Zhao, X. et al. Novel digital etch technique for deeply scaled III–V MOSFETs. *IEEE Electron Device Lett.* **35**, 440–442, doi:10.1109/LED.2014.2305668 (2014).

19. Lee, S. & Huang, C. Y. et al. III–V/Ge channel MOS device technologies in nano CMOS era. *2013 Symp. VLSI Technol.*, Dig. Tech. Pap. **264**–247 (2013).

20. Park, J. B. et al. Atomic layer etching of Ge by alternated chlorine adsorption and Ar+ ion irradiation. *J. Vac. Sci. Technol. A* **33**, 041908, doi:10.1116/1.4896141 (2014).

21. Sung, K. T. & Pang, S. W. Oxidation of silicon in an oxygen plasma generated by a multipolar electron cyclotron resonance source. *J. Vac. Sci. Technol. B* **10**, 2211, doi:10.1116/1.86191 (1992).
49. Kim, K. & An, M. H. et al. Oxide growth on silicon (100) in the plasma phase of dry oxygen using an electron cyclotron resonance source. J. Vac. Sci. Technol. B 14, 2667, doi:10.1116/1.589002 (1996).
50. Vrlinic, T., Mille, C., Debarnot, D. & Poncin-Epaillard, F. Oxygen atom density in capacitively coupled RF oxygen plasma. Vacuum 83, 792–796, doi:10.1016/j.vacuum.2008.07.008 (2009).
51. International Technology Roadmap for Semiconductors, 2013. [Online]. Available: http://www.itrs2.net/.
52. Ligenza, J. R. Effect of crystal orientation on oxidation rates of silicon in high pressure steam. J. Phys. Chem. 65, 2011–2014, doi:10.1021/j100828a020 (1961).

Acknowledgements
This work was supported by Singapore National Research Foundation through the Competitive Research Program (Grant No: NRF-CRP6-2010-4) and National University of Singapore (R-263-000-B43-733).

Author Contributions
Wei Wang is the main writers and researchers, who provided new ideas and designed investigation plan in research, and wrote the manuscript text and prepared the Figures. Dian Lei performed the EBL. Yuan Dong performed the AFM. Xiao Gong, Eng Soon Tok, and Yee-Chia Yeo help analyze the results.

Additional Information
Competing Interests: The authors declare that they have no competing interests.

Publisher’s note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2017