A 28 GHz high efficiency fully integrated 0.18 µm combined CMOS power amplifier using power divider technique for 5G millimeter-wave applications

A. F. Hasan¹, S. A. Z. Murad², F. A. Bakar³, T. Z. A. Zulkifli⁴

¹,²School of Microelectronic Engineering, Universiti Malaysia Perlis, Kampus Pauh Putra, Malaysia
³Department of Electronic Engineering, Faculty of Engineering Technology, Universiti Malaysia Perlis, Kampus Uniciti, Alam, Sg. Chuchuh, Malaysia
⁴Electrical and Electronic Engineering Department, Universiti Teknologi Petronas, Malaysia

ABSTRACT

A 28 GHz power amplifier (PA) using CMOS 0.18 µm Silterra process technology for millimeter wave applications is reported. Maximizing the power added efficiency (PAE) and output power are achieved by optimize the circuit with power divider and cascade configuration. In addition, reverse body bias is also employed for realizing excellent PAE and power consumption. A three stage CMOS PA with power combiner is designed and simulated. The simulation results show that the proposed PA consumes 62.56 mW and power gain (S21) of 8.08 dB is achieved at 28 GHz. The PA achieves saturated power (Psat) of 12.62 dBm and maximum PAE of 23.74% with output 1-dB compression point (OP1dB) 10.85 dBm. These results demonstrate the proposed power amplifier architecture is suitable for 5G applications.

Keywords:
5G
CMOS power amplifier
Power added efficiency
Power divider
Reverse body bias

Corresponding Author:
A. F. Hasan,
School of Microelectronic Engineering,
Universiti Malaysia Perlis,
Kampus Pauh Putra, Arau, Perlis, Malaysia.
Email: farizhasan@unimap.edu.my

1. INTRODUCTION

In the midst of the pervasive growth of the fifth generation (5G) millimeter-wave technology, the design of millimeter-wave (mm-wave) systems become challenging as the demand of broadband data traffic increased [1]. Efficiency of the transceiver is required in mm-wave systems and the sub block of the transceiver which is power amplifiers play significant performance in transmitters due to extensive power consumption [2-4]. As CMOS technology offer low cost and high integration level for manufacturing volume, it does attract the design for transceiver system [5, 6]. As a result, many mm-wave CMOS power amplifiers have been implemented in [7]. However, high efficiency silicon power amplifier (PA) for mm-wave communications is challenging due to ingrained trade-off between break-down and speed in silicon [8]. For example, the cut-off frequency (fT) and oscillation frequency (fMAX) of the MOS transistor in 0.18 µm CMOS process are about 50 GHz and 55 GHz (pre-layout simulation results) which will restraint the power gain of the CMOS power amplifier [8, 9].

Low breakdown voltage and high substrate loss also interrupt the performance of power efficiency and output power [10, 11]. To demonstrate high PAE and low power consumption can be achieve simultaneously for a 28 GHz CMOS PA, in this work, we report a 28 GHz PA with excellent PAE, Psat.
2. MM-WAVE CHALLENGE

As mobile data growth and the used of smart phone increased nowadays, it’s create peculiar contest for wireless service provider to overcome a global bandwidth shortage [12]. Therefore, the mm-wave frequency spectrum is being explored to overcome this issue. Many researches experience a lot of challenges in implementing mm-wave power amplifiers. The existence of parasitic capacitance to ground from the transistor node significantly degrades power added efficiency (PAE) at mm-wave frequencies [13]. A proper impedance matching for the design is needed to cancel parasitic capacitors and consequently improves the PA’s PAE [14].

The power gain trade-off due to transistor sizing that presents itself at mm-wave frequencies shows an upper limit on the maximum transistor size that can be achieved with reasonably high gain in a single transistor [13]. Moreover, the power gain output trade-off due to impedance matching makes it more challenging to achieve reasonable power gain from a single stage amplifier [15, 16]. At mm-wave frequency spectrum, it is harder to achieve high output power level due to the low supply voltage that accompanies smaller technology nodes [17]. Besides, the technology shrinks causing the gate oxide become thinner and breakdown voltage become lower hence limit to get better output power at receiving end of the system [15].

Energy consumption has recently become an important consideration for wireless communication protocols. The shrinking size of the transistor and increasing density of next-generation wireless devices imply reduced battery capacities [18]. Therefore, low power consumption is needed in the design to prolong the usage time and extend the battery life.

3. CIRCUIT DESIGN

The power amplifier is the last output stage in the transmitter architecture; it provides the power amplification of an input signal to an antenna and plays a critical part in determining entire power efficiency of a transmitter [19, 20]. Among various types of power amplifiers described in the previous chapter, a Class E power amplifier was designed in this research. In the power amplifier built with several stages, the most critical stage is the output stage that consumes most of the current [21]. Considering efficiency, output power, and bias current, the power amplifier provides sufficient gain while maintaining reasonably high efficiency [22-24].

This section shows how CMOS power amplifier is designed to obtain a high-performance power amplifier over the specification. The goal is to design and implement a CMOS power amplifier that can be integrated in mm-wave 5G applications. Selecting the power amplifier structure, the transistor size and the optimum load impedances for each stage are determined. Also, several key design parameters such as biasing circuit, stability, and cut off frequency also need to be considered in the early stage design. To design the proper input and output matching networks as well as to obtain high efficiency in the power amplifier, the conjugate matching and combiner methods are used. The design with reverse body bias and combiner are explain in the following sub-section.

3.1. Reverse bias technique

The schematic design of cascade power amplifier is shown in Figure 1. Cascade topology has been chosen to provide sufficient gain. To achieve the desired output power at the power amplifier output, the transistor width of M1, M2 and M3 are optimize to be 48, 50 and 95 µm respectively. The first stage consist of reverse body bias to control the power consumption at first stage (PDC1), to get the high efficiency and low power consumption. The output of the first stage PA is passed to the other stage through an inter-stage matching circuit formed by capacitors C1 and C2 which is designed and optimized to achieve maximum PAE and output power. The design with the three-stage of cascaded amplification is chosen to achieve the required gain. The output stage is designed to provide maximum output power while the first and second stages are designed for maximum gain. Power gain of the cascade system increase due to current and voltage gain increased by cascading the amplifier stage [25]. Therefore, the need for cascading is important to maintain the power gain.
Figure 1. Schematic diagram of the three-stage CMOS PA with reverse bias. The drain current, $I_d$, in the saturation region, depends on the W/L ratio of transistor, gate bias voltage ($V_{gs}$) and threshold voltage ($V_t$)

$$I_d = k' \frac{W}{L} \left[(V_{gs} - V_t)V_{dsat} - \frac{V_{d, sat}^2}{2}\right]$$  \hspace{1cm} (1)

where the threshold voltage define as:

$$V_t = V_{to} + \gamma \left(\sqrt[2]{-2\varphi_f + V_{SB}} - \sqrt[2]{-2\varphi_f}\right)$$  \hspace{1cm} (2)

from (2), the source to bulk voltage ($V_{SB}$) play an important role to control the $V_T$. As $V_{SB}$ decreased, $V_T$ will be increased resulting lower $I_d$. As $I_d$ lower, total power consumption of the device ($P_{DC}$) will be decreased, eventually it will drive to better efficiency of the circuit as power added efficiency (PAE) is depend on:

$$PAE = \frac{P_{out} - P_{in}}{P_{DC}}$$  \hspace{1cm} (3)

noted that for cascade topology, total efficiency is equivalent to:

$$\eta_{total} = \eta_2 \left[1 + \left(\frac{G_1 - 1}{G_1}\right) \left(\frac{1}{G_2 - 1}\right)\right]$$  \hspace{1cm} (4)

where $G_1$ and $G_2$ are stage one and two respectively. Notice that, from (4) if the $P_{DC1}$ is minimum and $G_2$ is high, the efficiency of the PA will be increased. Therefore, to reduce the $P_{DC1}$, reverse bias technique at the input stage is applied while $G_2$ is set to be high by cascading the circuit.

3.2. Power combiner

Wilkinson power combining technique will be utilize in this design to obtain greater efficiency, the radio frequency signal is being divided into two paths using Wilkinson power divider and two RF
amplifiers are fed with the divided RF signal. The output stages of each amplifier are then combined with Wilkinson power combiner. At the output stage, the output power of the system will be high compared to single amplifier design. Linearity of the power amplifier also improve as the RF power increased. In this design, to achieve high output power, 2 power amplifiers are combined as shown in Figure 2 using Wilkinson power divider and combiner. A λ/4 transmission line is model using a lumped element pi equivalent network as shown in Figure 3. Using this equivalent circuit, two main power amplifiers from Figure 1 are combined as shown in Figure 4.

Figure 2. Microstrip patch wilkinson power divider

![Microstrip patch wilkinson power divider](image)

Figure 3. Lumped element Pi equivalent network

![Lumped element Pi equivalent network](image)

Lumped element network is derive as follows:

\[ L_s = \frac{\sqrt{2}}{2\pi f_o} Z_o \]  

(5)

\[ C_p = \frac{1}{2\pi f_o Z_o} \]  

(6)

where \( Z_o \) is 50 Ω and \( f_o \) is target frequency.

Figure 4. Proposed schematic design

![Proposed schematic design](image)

4. SIMULATION RESULT AND DISCUSSION

S-parameter simulation results are shown in Figures 5, 6 and 7. The power amplifier provides a simulated peak \( S_{21} \) of 8.08 dB at 28 GHz. The \( S_{21} \) 3-dB bandwidth is 6.99 GHz centered around 26 GHz as shown in Figure 5. As the input is matched to 50 Ω impedance, it provide a peak simulated \( S_{11} \) of -12 dB at 26 GHz. The \( S_{11} \) 10-dB bandwidth is 3.1 GHz ranging from 24.4 GHz to 27.5 GHz as shown in Figure 6.
As the output is matched to 50 Ω impedance, it provides peak simulated $S_{22}$ of -27.2 dB at 28.37 GHz. The $S_{22}$ 10-dB bandwidth is 9.58 GHz ranging from 21.76 GHz to 31.34 GHz as shown in Figure 7.

![Figure 5. Simulated $S_{21}$ versus frequency at 28 GHz](image)

![Figure 6. Simulated $S_{11}$ versus frequency at 28 GHz](image)

![Figure 7. Simulated $S_{22}$ versus frequency at 28 GHz](image)
Power simulation results are shown in Figures 8 and 9. The power amplifier delivers a 1 dB compression and saturated output powers of +10.85 dBm and +12.62 dBm respectively as shown in Figure 8. The power gain obtained for design PA is 6.67 dB and the peak simulated power added efficiency is 23.74% as shown in Figure 9. The amplifier consumes only 62.56 mW from 1.9 V power supply. Comparison of CMOS PA performances as shown in Table 1.

Figure 8. Simulated $P_{\text{1dB}}$ of the PA at 28 GHz

Figure 9. Simulated power gain & PAE of the PA at 28 GHz

| Parameter | [13] | [17] | [15] | [19] | [20] | This Work |
|-----------|------|------|------|------|------|-----------|
| Technology (µm) | 0.18 | 0.25 | 0.18 | 0.18 | 0.25 | 0.18 |
| Frequency (GHz) | 26 | 27 | 23 | 23 | 23-30 | 28 |
| PAE % | 13.2 | 13 | 14.6 | 14.2 | 15 | 23.74 |
| Gain (dB) | 15.2 | 20.7 | 23 | 13.9 | 14 | 6.67 |
| $P_{\text{sat}}$ (dBm) | 19.5 | 31 | 15.7 | 15.7 | 16.8 | 12.62 |
| $S_{21}$ (dB) | -7 | -5 | -15 | -15 | -7 | -27.2 |

5. CONCLUSION

This work addresses the requirements, and challenge of realizing an efficient mm-Wave PA in standard CMOS technology for 5G application. A combined 3 stage cascade with reverse bias topology at 28 GHz CMOS PA is presented. The amplifier is implemented in a standard CMOS 0.18 µm process. The proposed topology employed cascade structure with power combiner and divider to obtain high PAE with reverse body bias at input stage to achieve better efficiency. Table 1 show the comparison with other’s researcher. The proposed design exhibit better efficiency and output return loss compare to other’s researcher. The simulation results show that the proposed PA is able to deliver 10.95 dBm of output power to

*A 28 GHz high efficiency fully integrated 0.18 µm combined CMOS power amplifier using... (A. F. Hasan)*
ACKNOWLEDGEMENTS

The authors would like to express their highest gratitude to University Malaysia Perlis (UniMAP) and Malaysia Ministry of Higher Education (MOHE) for funding the PHD works.

REFERENCES

[1] S. Onoe, "1.3 Evolution of 5G mobile technology toward 1 2020 and beyond," 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, pp. 23-28, 2016.

[2] S. Shakh, H. Park, J. Dunworth, V. Aparin and K. Entesari, "20.6 A 28GHz efficient linear power amplifier for 5G phased arrays in 28nm bulk CMOS," 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, pp. 352-353, 2016.

[3] A. Chakrabarti and H. Krishnaswamy, "High-Power High-Efficiency Class-E-Like Stacked mmWave PAs in SOI and Bulk CMOS: Theory and Implementation," in IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 8, pp. 1686-1704, Aug. 2014.

[4] S. Park, Daechul Jeong, J. Kim, Y. Cho, Kyunghoon Moon and B. Kim, "Highly linear CMOS power amplifier for mm-wave applications;" 2016 IEEE MIT-S International Microwave Symposium (IMS), San Francisco, CA, pp. 1-3, 2016.

[5] P. Huang, Jing-Lin Kuo, Z. Tsai, K. Lin and H. Wang, "A 22-dBm 24-GHz power amplifier using 0.18-μm CMOS technology," 2010 IEEE MIT-S International Microwave Symposium, Anaheim, CA, pp. 248-251, 2010.

[6] T. Hanna, N. Deltime and S. Frégonèse, "A class-I power amplifier for 5G applications in 28nm CMOS FD-SOI technology," 2017 30th Symposium on Integrated Circuits and Systems Design (SBCCI), Fortaleza, pp. 110-113, 2017.

[7] A. F. Hasan, S. A. Z. Murad, K. N. A. Rani, F. A. Bakar, T. Z. A. Zulkifli, "Study of CMOS power amplifier design techniques for ka-band applications," Indonesian Journal of Electrical Engineering and Computer Science (IJECS), vol. 13, no. 2, pp. 808-817, 2019.

[8] H. Mosalam, A. Allam, H. Jia, A. Abdelrahman, T. Kaho, & R. Pokharel, "A 12 to 24 GHz high efficiency fully integrated 0.18 μm CMOS power amplifier," IEICE Electronics Express, vol. 13, no. 14, pp. 1-10, 2016.

[9] H. Mosalam, A. Allam, H. Jia, A. B. Abdel-Rahman and R. K. Pokharel, "High Efficiency and Small Group Delay Variations 0.18-μm CMOS UWB Power Amplifier," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 4, pp. 592-596, April 2019.

[10] Y. Hsu, Y. Chen, T. Tsai and K. Lin, "A K-band CMOS cascode power amplifier with optimal bias selection methodology," Asia-Pacific Microwave Conference 2011, Melbourne, VIC, pp. 793-796, 2011.

[11] Y. Hsu, K. Kao, J. Kao, T. Tsai and K. Lin, "A 60 GHz CMOS power amplifier with modified pre-distortion linearizer," 2013 IEEE MIT-S International Microwave Symposium Digest (MTT), Seattle, WA, pp. 1-4, 2013.

[12] S. A. Z. Murad, M. F. Ahamd, M. M. Shahimin, R. C. Ismail, K. L. Cheng and R. Sapawi, "High Efficiency CMOS Class E power amplifier using 0.13 μm technology," 2012 IEEE Symposium on Wireless Technology and Applications (ISWTA), Bandung, pp. 85-88, 2012.

[13] C. Kuo, H. Chiu and H. Chung, "An 18 to 33 GHz Fully-Integrated Darlington Power Amplifier With Guanella-Type Transmission-Line Transformers in 0.18 μm CMOS Technology," in IEEE Microwave and Wireless Components Letters, vol. 23, no. 12, pp. 668-670, Dec. 2013.

[14] S. A. Z. Murad, R. K. Pokharel, H. Kanaya, K. Yoshida and O. Nizhnik, "A 2.4-GHz 0.18-μm CMOS Class E single-ended switched power amplifier with a self-biased cascode," Int. J. Electronic. Commun. (AEU), vol. 64, pp. 813-818, 2010.

[15] Y. S. Lin and J. N. Chang, "A 24-GHz power amplifier with Psat of 15.9 dBm and PAE of 14.6 % using standard 0.18 μm CMOS technology," Analog Integr. Circuits Signal Process., vol. 79, no. 3, pp. 427-435, 2014.

[16] C. C. Kuo, Y. H. Lin, H. C. Lu, and H. Wang, "A K-band compact fully integrated transformer power amplifier in 0.18-μm CMOS," Asia-Pacific Microw. Conf. Proceedings, APMC, pp. 597-599, 2013.

[17] J. Essing, D. Leenaerts and R. Mahmoudi, "A 27GHz, 31dBm power amplifier in a 0.25μm SiGe:C BiCMOS technology," 2014 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Coronado, CA, pp. 143-146, 2014.

[18] R. Sapawi, S. A. Z. Murad, & D. A. A. Mat, "5-11 GHz CMOS PA with 158.9±41 ps group delay and low power using current-reused technique," AEU-International Journal of Electronics and Communications, vol. 66, no. 11, pp. 928-932, 2012.

[19] Y. Chen, Y. Chang and H. Lu, "A K-band power amplifier with parasitic diode linearizer in 0.18-μm CMOS process using 1.8-V supply voltage," 2016 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Taipei, pp. 1-3, 2016.

[20] S. A. Z. Murad, R. K. Pokharel, H. Kanaya and K. Yoshida, "A 2.4 GHz 0.18-μm CMOS Class E single-ended power amplifier without spiral inductors," 2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), New Orleans, LA, pp. 25-28, 2010.

[21] I. Somesanu and H. Schumacher, "A highly compact, 16.8 dBm Pgat Ka-band power amplifier in 250 nm SiGe:C
A 28 GHz high efficiency fully integrated 0.18 µm combined CMOS power amplifier using...

A. F. Hasan