A modified static CMOS inverter with two inputs and two outputs is proposed to reduce short-circuit current in order to increment delay and reduce power overhead when slow operation is required. The circuit is based on bidirectional delay element connected in series with the PMOS and NMOS switching transistors. It provides differences in the dynamic response so that the direct-path current in the next stage is reduced. The switching transistors are never ON at the same time. Characteristics of various delay element implementations are presented and verified by circuit simulations. Global optimization procedure is used to obtain the most power-efficient transistor sizing. The performance of the modified CMOS inverter chain is compared to standard implementation for various delays. The energy (charge) per delay is reduced up to 40%. The use of the proposed delay element is demonstrated by implementing a low-power delay line and a leading-edge detector cell.

1. Introduction

Serial connection of inverters is often used for implementing low-precision delay in digital systems. However, the delay of cascaded inverters is power efficient only for small delays, which leads to an excessive power loss when longer delays are required. Each inverter in the chain drains additional parasitic energy that is approximately equal to the dynamic energy required for changing its input. Often the number of delay stages in a chain is reduced at the expense of increased node capacitances as long as capacitive loads do not introduce excessive direct-path energy.

Direct-path current is a well-known source of internal dynamic power consumption in CMOS logic. In well-designed circuits, it is estimated to be less than 20% of the dynamic dissipation [1] but may prohibitively increase in circuits with significant capacitive loads. The problem is efficiently solved if NMOS and PMOS gates of the CMOS inverter are driven by separate, time-skewed signals. This solution has been applied for large capacitive loads in [2] and later in [3–5]. All of these circuits have additional driving stages inserted in front of the split inverter inputs. The overhead of the additional components in terms of area and power consumption is justified only if it is outweighed by the savings obtained in the driving stages of large capacitive loads. On the gate-level logic, the overhead is hardly justified since the loads are small. Other gate-level techniques have also been proposed with the aim of reducing internal static power due to leakage currents in nanometer technologies [6, 7]. These techniques come with an area overhead and do not improve internal dynamic power.

The solution proposed in Figure 1 addresses the internal dynamic power consumption problem by inserting a bidirectional delay element at the inverter output to provide time-skewed signals for the next split-input inverter stage. The proposed structure provides break-before-make (BBM) switching with very low component overhead. No additional stages are needed. The overhead is low enough for the circuit to be used with small loads that are common in gate-level circuit design.

2. Circuit Operation

Input signal is transformed into two time-skewed signals by CMOS to BBM converter in Figure 1(a). At high to low
transition of the input signal $di$ both transistors switch, the PMOS opens and the NMOS goes into high-impedance state. The PMOS pulls the output node $po$ to logical high. The delay $tdf$ is defined by the PMOS transistor. The output node $no$ follows with delay defined by the bidirectional delay element. Similar process is repeated in the opposite direction at low to high transition of $di$. Output signal pair $po$, $no$ of the CMOS to BBM converter is used as input time-skewed signals $pi$, $ni$ for the proposed inverter in Figure 1(b).

The proposed inverter is composed of a serially connected PMOS transistor, a bidirectional delay element, and a NMOS transistor. Circuit operation is best explained by an ideal transport delay timing diagram (Figure 1(b) right). The inverter input and output signals are applied as signal pairs $pi$, $ni$ and $po$, $no$, respectively. From the point of view of static signals, the two signals in a signal pair represent the same logical level. Because of the built-in delay, they never change simultaneously. The first transition also referred to as isolation (nonbold slope in timing diagram in Figure 1(b)) is followed by the second transition also referred to as information (bold slope in timing diagram in Figure 1(b)). The isolation slope always precedes the information slope in any logical transition. Isolation time $ti$ is the time interval between the isolation and the information. During the isolation time, the inverter output is in a high-impedance state (indicated by the grayed output signal areas in timing diagram in Figure 1(b)), preserving the old logical state on capacitive load and preventing the direct-path current from flowing between the power supply and the ground.

Let us first assume that the input nodes $pi$ and $ni$ change from logical low to logical high, as presented in timing diagram in Figure 1(b). The voltage on node $pi$ rises first, representing the isolation slope. The information slope at node $ni$ follows after the rising isolation time $ti$. The isolation slope switches the PMOS transistor into a high-impedance state. The old logical state is preserved on a capacitive load until the information slope opens the NMOS transistor and pulls the output node $no$ to logical low. Because of the bidirectional delay element, the output node $po$ transits to logical low later than node $no$ and the state switching transient is complete. A similar process takes place when $pi$ and $ni$ transits from logical high to logical low.

The input isolation times are reproduced at the output thus allowing cascaded operation. Time skewing between input and output nodes of serially connected inverters is therefore guaranteed throughout the whole cascade. Now, let us assume that one or both isolation times $ti$, $tf$ are increased. This increases the time during which both transistors are in a high-impedance state but do not affect the skew between the output signals. The later depends only on the bidirectional delay element. Isolation times of serially connected inverters therefore do not accumulate from stage to stage. If the isolation time is reduced, the circuit functionality is maintained until $ti$ or $tf$ becomes zero, and the circuit operation becomes identical to that of a standard CMOS inverter. Generally, the isolation slopes are defined by the inverter transistors, while the information slopes are defined by the delay element.

The role of input signals differs depending on the transition. Isolation slope is the falling edge at the NMOS gate or the rising edge at the PMOS gate. Similarly, the rising edge at the NMOS gate and the falling edge at the PMOS gate represent information slope. Because of dual input and output signals, the standard timing parameters must be redefined. Delay times $tdr$ and $tdf$ are defined between input information slope and output isolation slope as presented in timing diagram in Figure 1(b). Standard rise and fall time definitions (10% to 90% and vice versa) apply to each signal separately. Isolation times $tir$ and $tir$ are defined as the delay between the isolation slope and the corresponding information slope.

Time-skewed input signals are merged back into a single output by BBM to CMOS converter in Figure 1(c). An isolation falling slope on $ni$ is followed by the information falling slope on $pi$. The first switches the NMOS transistor into a high-impedance state. Low logical state on output $do$ is preserved on capacitive load until the information slope

**Figure 1**: BBM inverter structures with time domain responses: (a) CMOS to BBM converter, (b) BBM inverter, and (c) BBM to CMOS converter.
opens the PMOS transistor. During the isolation time \( t_{if} \), the converter output is in a high-impedance state. The PMOS pulls the output node \( d \) to logical high with delay \( t_{df} \). Similar process is going on at rising isolation and information slopes.

The propagation delay \( T_p \) is defined as the average of the low-to-high (\( t_{dIH} \)) and the high-to-low (\( t_{dHL} \)) transition. For BBM inverter (Figure 1(b)), \( t_{dIH} = t_{1f} + t_{df} \) and \( t_{dHL} = t_{ijf} + t_{dfr} \). For a symmetric circuit with \( t_{df} = t_{djf} = t_{d} \) and \( t_{ijf} = t_{ijf} = t_{i} \), the propagation delay is given by

\[
T_p = \frac{t_{df} + t_{djf} + t_{dfr}}{2} = t_d + t_i. \tag{1}
\]

Assuming that \( t_d \) is proportional to the equally sized standard CMOS inverter propagation delay \( T_{p,CMOS} \), the following linear relation can be obtained:

\[
T_p = k_1 T_{p,CMOS} + t_i. \tag{2}
\]

By definition, \( T_{p,CMOS} \) is the average of the rise and the fall delay \( t_{dIH,CMOS} \) and \( t_{dHL,CMOS} \) of a CMOS inverter. Eliminated direct path in the proposed inverter provides more switching current for charging and discharging the capacitive load represented by the next stage. Therefore, \( t_d < t_{d,CMOS} \) and \( k_1 < 1 \).

3. Charge Delay Analysis

Circuit power efficiency is measured by the power-delay product (PDP) and energy-delay product (EDP = PDPT) [8, 9]. PDP corresponds to the energy required for one gate switch. EDP, on the other hand, represents a trade-off between energy and performance. Usually, PDP and EDP should be as low as possible thus resulting in minimum delay at minimal possible energy consumption.

When designing a high-precision delay, the situation is turned upside down. The goal is to implement the required delay \( T_p \) at lowest possible energy consumption. EDP can be reduced by reducing the supply voltage or the charge. Because the supply voltage cannot be changed, this means that we are looking for minimal charge \( Q \) required for implementing delay \( T_p \).

A standard two-stage CMOS buffer is depicted in Figure 2. A simplified transistor model (3) [10] is assumed. The model merges transistor geometry and technology parameters into factor \( \beta = (ue/t_{ox})(w/l) \), where \( u \) is surface mobility of the carriers, \( e \) and \( t_{ox} \) are permittivity and thickness of the gate insulator, and \( w \) and \( l \) are transistor channel's width and length, respectively. Transistor capacitances are represented by \( C_L \) and \( C_N \). Consider

\[
i_d = \begin{cases} 
0 & v_{gs} \leq V_T \\
\frac{\beta}{2} (v_{gs} - V_T)^2 & v_{ds} \leq v_{gs} - V_T \\
\beta (v_{gs} - V_T) (v_{ds} - \frac{v_{gs}^2}{2}) & v_{ds} > v_{gs} - V_T
\end{cases}
\]

If input signal rise and fall times are zero, then no direct-path current is present in the first stage. Dynamic charge \( (4) \) and discharging capacitive loads \( C_L \) and \( C_N \) represents the only consumption in the first stage. Consider

\[
Q_d = \int_{t_0}^{t_{u+T}} (i_1 + i_c) \, dt = (C_L + C_N) V_{DD}. \tag{4}
\]

By solving the Kirchoff’s current law for the internal node, input rise and fall times for the second stage can be obtained. They can be approximated by (5) [11]. Consider

\[
i_{dN1} + C_L (v_i - V_{DD})' + C_N v_i' = 0,
\]

\[
i_{dP1} + C_L (v_i - V_{DD})' + C_N v_i' = 0,
\]

\[
t_f = k_2 \frac{C_L + C_N}{\beta_{N1} V_{DD}},
\]

\[
t_r = k_3 \frac{C_L + C_N}{\beta_{P1} V_{DD}}.
\]

Constants \( k_2 \) and \( k_3 \) are equal for \( V_{TN} = -V_{TP} \).

The second stage has no load. Internal voltage is directly transferred to the output. Therefore, no dynamic consumption is present in the second stage. Since rise and fall times \( (5) \) of the second stage input signal are not zero, direct-path current flows during the transition resulting in charge:

\[
Q_s = \int_{t_0}^{t_{r+T}} i_d \, dt. \tag{6}
\]

With a linear approximation of the internal voltage transitions during rise and fall times \( (5) \), the static charge can be calculated as

\[
Q_s = \frac{\beta_{N2} (V_{DD} + V_{TP} - V_{TN})^3}{6V_{DD} (1 + \sqrt{\beta_{N2}/\beta_{P2}})^2} (t_r + t_f). \tag{7}
\]

Because there is no capacitive load, no delay is added in the second stage. The low-to-high and the high-to-low output delays are proportional to \( t_f \) and \( t_r \), respectively. Consider

\[
t_{dIH,CMOS} = k_4 t_f,
\]

\[
t_{dHL,CMOS} = k_5 t_r. \tag{8}
\]

If the second stage is symmetric, \( k_4 = k_5 = 1/2 \).

Assuming \( V_{TN} = -V_{TP} = V_T \) and symmetric first stage \( \beta_{N1} = \beta_{P1} = \beta_1 \), the rise and the fall times \( t_r, t_f \) \( (5) \) are equal. Additional symmetry in the second stage \( \beta_{N2} = \beta_{P2} = \beta_2 \) simplifies the \( Q(T_p,CMOS) \) relation into

\[
Q = Q_d + Q_s = \left( \frac{2\beta_1 V_{DD}^2}{k_2} + \frac{\beta_2}{6V_{DD}} (V_{DD} - 2V_T)^3 \right) T_{p,CMOS}. \tag{9}
\]
The propagation delay can be expressed as

$$T_{p,\text{CMOS}} = t_{dL\text{H,CMOS}} = t_{dHL,\text{CMOS}} = k_\frac{C_{\text{LP}} + C_{\text{LN}}}{2\beta_1 V_{\text{DD}}}$$ \hspace{1cm} (10)

The propagation delay is generated by the first stage ($\beta_1$) and the second stage gate capacitances. The static and the dynamic consumption increases linearly with $T_{p,\text{CMOS}}$.

4. Bidirectional Delay Implementation

In the simplest case, the bidirectional delay can be implemented with a single resistor $R_d$ (Figure 3), which in combination with the capacitances of the next stage provides the isolation time.

The dynamic charge (4) required for charging and discharging capacitive loads $C_{\text{LP}}$ and $C_{\text{LN}}$ remains the only cause for the power consumption in the first stage.

Internal node voltage $v_{ip}, v_{in}$ transients are required for computing the isolation times. Equations (II) and (12) must be solved to obtain $t_{df}, t_{df}, t_{dr}, t_{dr}$, respectively. Consider

$$i_{iN1} + C_{\text{LP}}(v_{ip} - V_{\text{DD}})' + C_{\text{LN}}v_{in}' = 0,$$

$$v_{in} - v_{ip} = R_d C_{\text{LP}}(v_{ip} - V_{\text{DD}})', \hspace{1cm} (11)$$

$$i_{dP1} + C_{\text{LP}}(v_{ip} - V_{\text{DD}})' + C_{\text{LN}}v_{in}' = 0,$$

$$v_{ip} - v_{in} = R_d C_{\text{LN}}v_{in}' \hspace{1cm} (12)$$

The solution of the equations is complicated and is not appropriate for manual calculation.

Discharging load capacitances $C_{\text{LP}}$ and $C_{\text{LN}}$ can be dealt with separately in (II) assuming high $R_d, R_d \rightarrow \infty$ causes $v_{ip}' \rightarrow 0$ and $C_{\text{LN}}$ is discharged first. Influence of $C_{\text{LP}}$ current is negligible. Equation (II) simplifies into $i_{dN1} + C_{\text{LN}}v_{in}' = 0$. The same deduction holds for charging load capacitances $C_{\text{LP}}$ and $C_{\text{LN}}$ in (12). $R_d \rightarrow \infty$ causes $v_{in}' \rightarrow 0$ and (12) simplifies into $i_{dP1} + C_{\text{LP}}(v_{ip} - V_{\text{DD}})' = 0$. Delay times $t_{df}$ and $t_{dr}$ can be obtained by solving the simplified versions of (II) and (12) as in (5)

$$t_{df} = k_6 \frac{C_{\text{LN}}}{\beta_{N1} V_{\text{DD}}}, \hspace{1cm} t_{dr} = k_7 \frac{C_{\text{LP}}}{\beta_{P1} V_{\text{DD}}}, \hspace{1cm} (13)$$

The isolation time depends on the RC constant. Consider

$$t_{ij} = k_8 R_d C_{\text{LP}}, \hspace{1cm} t_{ir} = k_9 R_d C_{\text{LN}}, \hspace{1cm} (14)$$

Constants $k_6$ and $k_7$ are equal for $V_{TN} = -V_{TP}$.

Since node voltages $v_{ip}$ and $v_{in}$ are time skewed, static consumption $Q_i$ in the second stage is zero. The total consumption is therefore equal to the dynamic consumption in the first stage (4). Assuming $V_{TN} = -V_{TP}$ and symmetric first stage $\beta_{N1} = \beta_{P1} = \beta_1$, the propagation delay (1) can be expressed as

$$T_p = \left( \frac{k_6}{\beta_1 V_{\text{DD}}} + k_8 R_d \right) \frac{C_{\text{LP}} + C_{\text{LN}}}{2}, \hspace{1cm} (15)$$

which can be used to obtain

$$Q = \frac{2\beta_1 V_{\text{DD}}^2}{k_6 + k_8 R_d \beta_1 V_{\text{DD}}} T_p \hspace{1cm} (16)$$

Charge consumption again linearly increases with propagation delay.

To ensure rise and fall delay symmetry $t_{dLH} = t_{df} + k_9 t_{ij} = t_{dHL} = t_{df} + k_9 t_{ir}$, a balance among variables in (13) and (14) is required. If both stages are symmetric and $V_{TN} = -V_{TP}$, then the second stage gate capacitances must also be equal ($C_{\text{LP}} = C_{\text{LN}}$). Capacitances $C_{LP}$ and $C_{LN}$ depend only on the gate capacitance in the first approximation. The condition $C_{LP} = C_{LN}$ can be met by increasing channel length of the second stage NMOS transistor, which degrades its driving performance. Yet another way is to assume that capacitive load is composed of gate capacitance and various stray capacitances ($C_{L} = C_{\text{gate}} + C_{\text{stray}}$). Smaller NMOS gate can be partly compensated by adding more parasitic capacitance to the NMOS gate. Larger parasitic NMOS stray capacitance can be introduced by different gate connections in case the layout allows such modifications.

The analysis above holds if $R_d$ is high enough and static consumption $Q_i$ is consequently negligible. The isolation slope must end before the information slope begins. In the first approximation conditions,

$$k_8 \frac{C_{\text{LN}}}{\beta_{N1} V_{\text{DD}}} < k_1 R_d C_{\text{LP}}, \hspace{1cm} k_9 \frac{C_{\text{LP}}}{\beta_{P1} V_{\text{DD}}} < k_1 R_d C_{\text{LN}} \hspace{1cm} (17)$$

must be fulfilled, leading to

$$R_d > \max \left( \frac{k_8 C_{\text{LN}}}{k_1 C_{\text{LP}} \beta_{N1} V_{\text{DD}}}, \frac{k_9 C_{\text{LP}}}{k_1 C_{\text{LN}} \beta_{P1} V_{\text{DD}}} \right). \hspace{1cm} (18)$$

The dependency of $Q_i$ on $R_d$ is depicted in Figure 4.

Although the concept of introducing a bidirectional delay using $R_d$ can be expanded to logic gates, the overhead of increased delay combined with double wiring hardly justifies the energy savings. This approach shows its advantage in circuits with productive use of delay, such as edge-triggered storage elements and clock distribution networks.
constant gate capacitances $C_{LP}$ and $C_{LN}$. These capacitances are voltage dependent. The optimization procedure of a real world BBM buffer must consider numerous higher order effects that were neglected in the first approximation, such as:

(i) input signal is not an ideal rectangular shape voltage generator,

(ii) output load is not zero,

(iii) the MOSFET should include model with higher order static (channel-length modulation, short-channel effect, sub-threshold conductivity, etc.) and dynamic (nonlinear capacitances, etc.) effects,

(iv) parasites (layout, wiring, etc.) have to be taken into account.

### 6. Transistor-Based Delay Implementation

$R_d$ implementation with high-resistance polysilicon is area consuming and poorly controlled. One or more MOS transistors can be used instead. If a single delay transistor is connected as a diode or a triode (Figure 6), then the output voltage swing is reduced. The voltage drop is defined by the threshold voltage of the delay transistor $V_{Th}$. Voltage swing reduction applies to one or both outputs depending on the configuration. This has several implications. The dynamic charge $Q_d$ (4) is reduced from $C_LV_{DD}$ to $C_LV_{swing}$ consequently reducing the power consumption. This causes the delay to increase due to transistor’s high resistance in the saturation region and results in long transient phenomena in the information slope. On the other hand, the lower voltage swing is required for reaching the threshold voltage of the next stage, which in turn decreases the delay. A fairly high supply voltage $V_{DD} > 5V_{Th}$ is required. Long information transients and high supply voltage make the reduced swing topologies inappropriate.

Full-swing can be achieved with additional level restoration transistors (Figure 7). The PMOS (NMOS) level restoration transistor restores the high (low) level. Level restoration transistors can be combined in parallel with any delay element from Figure 6. Controlling signals $pc$, $nc$ are delayed input signals $pi$, $ni$, which can for instance be obtained at the next stage output.

On gate level, every additional component introduces its own parasitic capacitances causing additional power overhead that must be justified. Therefore, the number of transistors must be kept as low as possible. At least two transistors are needed for full-swing delay implementation. Possible topologies are shown in Figure 8. There are four combinations of PMOS and NMOS delay transistors in triode mode (PdNt), level restoration transistors without delay transistors (PfNf), and PMOS or NMOS delay transistor with appropriate level restoration transistor (PfNf and PfNt). Controlling level restoration signals ($pc$, $nc$) is taken from the next stage output. Using feedback for level restoration is a logical choice, since level restoration is required immediately after the next stage switches state.

---

**Figure 4:** $Q_d(R_d)$ dependence obtained with SPICE simulation for $V_{TN} = 0.5 \text{ V}$, $V_{TP} = -0.5 \text{ V}$, $K_P = 350 \mu\text{A/V}^2$, $K_N = 90 \mu\text{A/V}^2$, $C_{ox} = 8.6 \text{ mAs/\text{V}^2}$, $V_{DD} = 1.8 \text{ V}$, $w_{p1} = 860 \text{ nm}$, $l_{p1} = 180 \text{ nm}$, $w_{n1} = 220 \text{ nm}$, $l_{n1} = 180 \text{ nm}$, $w_{p2} = 310 \text{ nm}$, $l_{p2} = 180 \text{ nm}$, $w_{n2} = 220 \text{ nm}$, and $l_{n2} = 250 \text{ nm}$.

**Figure 5:** Transient phenomena obtained with SPICE simulation for $R_d = 10 \text{ k\Omega}$.

**5. Optimization Problem**

Analysis of the circuit in Figure 3 shows that obtaining a specific delay $t_{requested}$ with minimum charge consumption is an optimization problem. Minimum of the function $Q(R_d, w, l)$ represent the optimal solution. Vectors $w$ and $l$ represent transistor channel widths and lengths, which define gain factors ($\beta$) and capacitances. The implicit constraint $t_{dLH} = t_{dIH} = t_{requested}$ is imposed on the solution.

Delay implementation with $R_d$ causes long charging phases of $C_{LP}$ and $C_{LN}$. Transient phenomena of the information slope may not be concluded before the transistors in the next stage switch state (Figure 5). The input signal must remain constant during the transient. Otherwise the next delay is shortened. For this reason another implicit constraint defining the maximum length of the transient is introduced into the optimization problem $k_{12} R_d C_{LP} < t_{max}$ and $k_{12} R_d C_{LN} < t_{max}$. The input signal must stay constant for at least $t_{max}$ after every transition.

The manual calculation is derived from a simplified static transistor model (3). Dynamic behavior is modeled with
7. Noninverting Delay Cell

The dual-ramp (i.e., BBM) CMOS inverter is well suited for building low-power low-precision delay elements. It conveniently combines the delay with short-circuit current elimination. Generally, the delay circuit can be constructed as a cascade of several BBM stages comprising elements depicted in Figure 1. In the simplest case the circuit can be reduced to the interfacing elements depicted in Figures 1(a) and 1(c). This results in a 6-transistor noninverting delay cell when full-swing delay topologies from Figure 8 are used.

To verify the proposed principle, all four variations of the simple dual-ramp delay cell were compared to a standard serial connection of two CMOS inverters. All five delay circuits were sized for smallest possible charge consumption at a required delay. Digital cell sizing, including delay, is highly dependent on a required fan-in and fan-out properties. To eliminate this dependence, standard input and output unit inverters were added, defining equal fan-in and fan-out properties (Figure 9) for delay circuits. Both inverters contribute to the delay and are considered as part of the cell. The final sizing (i.e., optimization result) of a delay circuit is of course tailored to the selected pair of input and output standard unit inverters. Standard CMOS and dual-ramp (BBM) delay cells with input and output buffers are shown in Figure 9.

8. Results

Sizing cells from Figure 9 to a required delay is an eight- or a twelve-dimensional optimization problem. Finding the global minimum is not a trivial task, especially if there are plenty of local minima. Therefore, every optimization run was repeated several times in various parts of the parameter space until the global minimum was confirmed.

A parallel version of SADE [12] global optimization method was used. The optimization procedure ran in parallel on a cluster of 100 computing nodes driven by the PyOPUS [13] library. 25 Intel Core i5 2.66 GHz processors (4 nodes per processor) were used. Circuit simulations were performed by the Synopsys HSPICE circuit simulator with the TSMC 0.18 μm/1.8 V process parameters.

Beside transistor sizing, the delay and power dissipation also depend on the circuit layout. Automatic layout procedure and extracting parasitic node capacitances should be done in every iteration before the simulation. The authors could not include the layout and extraction steps into the optimization loop due to not small, but, nevertheless, limited computer power. Therefore, the node capacitances due to layout were not taken into account. To approximate the real conditions, transistor parasitics due to the connection geometry were included. Layout rules \((A_d = A_s = 0.8 \mu m \times w, P_d = P_s = 1.5 \mu m + w)\) were applied. But, in spite of described imperfection, the obtained results for standard and proposed delay cell still indicate the capabilities of the two topologies.

Straightforward sizing of the cells produces inappropriate results. Optimizer finds a sizing with small consumption and a perfect delay match. These are in fact degenerated circuits whose operation depends on poorly defined parasitics causing very long internal transients (Figure 5). To obtain usable solutions based on well-defined manufacturing
process parameters, such as gate capacitance and intrinsic transconductance, additional implicit constraints were required.

The first set of safeguarding constraints avoids extreme over- and undershoots thus preventing circuit operation based on parasitic capacitances (e.g., Miller capacitance). Miller capacitances of large transistors are the main source of the delay time. In that unwanted case, the delay results from charging and discharging the parasitic capacitances.

The second set of constraints ensures that the steady state is reached after $t_{\text{max}}$ (Figure 5). Very long internal transients with smaller charge consumption are otherwise superior from the optimization point of view.

The third set represents additional requirements needed to obtain noise resistant circuits. Noise margins are obtained by requiring stable steady state node voltages during p- and n-substrate potential disturbances.

Figure 10 illustrates the results summarized in Table 1. Each topology was sized targeting delays from 100 ps to 5 ns. Charge consumption growth with delay becomes approximately linear for delays above 1 ns as (9) and (16) predict. The topology with PMOS transistor in triode mode and NMOS level restoration transistor (PtNf) turns out as the most efficient. In comparison with the standard topology, charge savings are slightly higher than 40%.
Table 1: Charge consumption results for the standard (std.) and the BBM delay cells depicted in Figure 9 measured for one rising and one falling slope. The columns denoted by the percent sign represent the percentage of the standard delay cell’s consumption.

| $T_p$ [ns] | std. [fAs] | PtNt [fAs] | [%] | PtNF [fAs] | [%] | PfNt [fAs] | [%] | PfNf [fAs] | [%] |
|------------|------------|------------|------|------------|------|------------|------|------------|------|
| 0.1        | 34         | 45         | —    | 78         | —    | 44         | —    | 97         | —    |
| 0.2        | 26         | 30         | 115  | 87         | —    | 30         | 115  | 62         | —    |
| 0.35       | 32         | 34         | 106  | 34         | 106  | 35         | 109  | 42         | 131  |
| 0.5        | 39         | 38         | 97   | 35         | 90   | 39         | 100  | 38         | 97   |
| 0.75       | 65         | 45         | 69   | 42         | 65   | 46         | 71   | 46         | 71   |
| 1.0        | 77         | 58         | 75   | 49         | 64   | 58         | 75   | 55         | 71   |
| 2.0        | 113        | 86         | 76   | 67         | 59   | 86         | 76   | 93         | 82   |
| 3.5        | 153        | 118        | 77   | 89         | 58   | 118        | 77   | 130        | 85   |
| 5.0        | 186        | 142        | 76   | 108        | 58   | 143        | 77   | 177        | 95   |

*Delay target was not achieved.

Figure 10: Dependence of charge consumption on the delay.

Elimination of static consumption can be observed in the third stage. It is the only stage actually driven by time-skewed signals. Drain currents for $T_p = 750$ ps sizing are depicted in Figure 11. Similar current transients can be observed with other BBM topologies and delays. The large direct-path current in the standard topology (shadowed) is almost completely eliminated in the PtNF topology. The optimization procedure obtained the required delay with large channel lengths in the second stage. This means that the bulk of the delay is caused by the third stage gate capacitances.

9. Applications

Dual-ramp BBM delay cells can be used for constructing low-power delay lines. All that needs to be done is to replace standard delay elements with proposed ones, as shown in Figure 12. The number of stages in one delay element $T_p$ can vary depending on the required delay.

The BBM inverter with level restoration can be used as a key element in a leading-edge pulse generator (Figure 13). Pulse generators are frequently used for generating precharge or data-strobe pulses in dynamic logic and flip-flops. Since, in this case, the delay is needed only for the low-to-high transition, the circuit can be simplified. A single BBM stage provides enough delay for the AND-type edge detection. The width of the generated pulse is defined by the AND gate delay and the parasitic capacitance of node $p$ combined with the resistance of the discharging NMOS feedback transistor. The inherent delay of the output pulse dictated by the AND gate provides enough time to reset node $p$ through the NMOS feedback transistor. The voltage level of node $n$ is restored through the precharging PMOS transistor. In this context, the BBM inverter acts as a feedback switch with limited impact on the delay.

The BBM topology in Figure 13 was compared to standard leading-edge pulse generator with various delay line lengths. Low-power cells (inverter and NAND gate) from industry standard library were used. Input and output buffers were added to equalize fan-in and fan-out properties. Manufacturing process layout rules defining transistor geometry were applied during the sizing procedure (i.e., optimization). And of course some previously described constraints were essential to obtain sensible results.

The results are summarized in Table 2. The pulse width, the total charge consumption, and the delay line charge consumption of the standard leading-edge pulse generator with 3, 5, 7, 9, and 11 cascaded inverters in the delay were measured first. Then, the BBM topology was sized to the individual pulse widths. The charge consumptions of the equivalent BBM based leading-edge pulse generators were obtained. The simplicity of the delay implementation saves up to 50% of the total switching energy compared to the standard realization. The advantage of the BBM based circuit is clearly presented when the charge consumption of the delay line is measured separately. For standard implementation, the consumption linearly increases with the number of inverters in the delay. On the other hand, the consumption of the BBM inverter is almost constant. This is due to the constant number of transistors. A slight increase can be observed for longer pulse widths, which is caused by higher parasitic capacitances of larger transistors required in that case. Note that the consumption of the inverter supplying the feedback is included only in the total charge consumption measurement.

Two potential topology modifications not requiring the feedback are given in Figures 14 and 15. The AND gate delay therefore does not affect the width of the generated pulse. The price for removing the feedback is an increased number
Table 2: Charge consumption results for the standard and the BBM based leading-edge pulse generator depicted in Figure 13 measured for one input impulse. The columns denoted by the percent sign represent the percentage of the standard realization’s consumption.

| Number of inv. | Width [ps] | Total [fAs] | Delay [fAs] | Total [fAs] | [%] | Delay [fAs] | [%] |
|---------------|------------|-------------|-------------|-------------|-----|-------------|-----|
| 3             | 200        | 171         | 56          | 143         | —   | 17          | —   |
| 5             | 330        | 210         | 93          | 142         | 68  | 16          | 17  |
| 7             | 450        | 247         | 130         | 147         | 60  | 16          | 12  |
| 9             | 570        | 284         | 167         | 153         | 54  | 16          | 10  |
| 11            | 690        | 321         | 204         | 161         | 50  | 17          | 8   |

* Pulse width target was not achieved.

The delay is defined more precisely if the discharge current is controlled by a biased MOS transistor [14] (Figure 14). The leading-edge delay of the input signal is defined by the time needed for discharging the parasitic capacitance of node \( p \) through the NMOS feedback transistor M1. Transistor M4 presets node \( n \) before the delay transient, providing the inverted input signal. The latter is combined with the delayed...
output signal for switching the current through M2/M3 when the biasing voltage on the M1 gate is needed [15].

The DC power consumption of the biasing circuit can be reduced by dynamic biasing presented in Figure 15. When the input signal is low, the circuit prepares the initial conditions for the delay transient: the voltage of node $d$ is clamped by M2 to $V_{TN}$ and node $s$ is precharged through M3 to $V_{DD}$. In the active phase, when input goes to high, node $d$ is charged by the parasitic capacitance of node $s$ through the transmission gate M4/M5, thus raising the M1 gate voltage to the desired level for the delay transient. The effective voltage at the M1 gate is given by $V_d = (V_{DD} C_s + V_{TN} C_d)/(C_s + C_d)$, where $C_s$ and $C_d$ are the parasitic capacitances of nodes $s$ and $d$, respectively. Parasitic capacitances can be trimmed by adding diffusion areas to the relevant transistors or using gate oxide capacitors. The transistors in the switching network (M2 – M6) are minimum sized.

10. Conclusion

A modified static CMOS inverter has been presented which reduces direct-path current in circuits, where the delay is a required part of the circuit’s functionality. The proposed BBM inverter is well-suited for building low-power low-precision delay elements due to its ability to combine delay and direct-path current elimination in one single stage. The suppression is based on the serially connected delay element in the inverter output thus providing time-skewed output signals. Two output signals provide additional capabilities for compact functional solutions. The principle of operation has been verified by performing delay cell optimizations for various delay element implementations. With the exception of very short delays, the proposed BBM inverter structure improves the power budget compared to the standard cascaded inverter transport delay implementation. Besides the delay lines, variations of the proposed topology can be used in other slow transition circuits. Edge-detector circuit featuring BBM topology has been presented.

Conflict of Interests

The authors declare that there is no conflict of interests regarding the publication of this paper.

Acknowledgment

The research was cofunded by the Ministry of Education, Science, and Sport (Ministrstvo za Izobraževanje, Znanost in Sport) of the Republic of Slovenia through the Program P2-0246 Algorithms and Optimization Methods in Telecommunications.

References

[1] H. J. M. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE Journal of Solid-State Circuits, vol. SC-19, no. 4, pp. 468–473, 1984.
[2] D. Kim, J. Kih, and W. Kim, "A new waveform-reshaping circuit: an alternative approach to Schmitt trigger," IEEE Journal of Solid-State Circuits, vol. 28, no. 2, pp. 162–164, 1993.
[3] K.-H. Cheng, W.-B. Yang, and H.-Y. Huang, “The charge-transfer feedback-controlled split-path CMOS buffer,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 3, pp. 346–348, 1999.
[4] C. Yoo, “A CMOS buffer without short-circuit power consumption,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 9, pp. 935–937, 2000.
[5] F. Hamzaoglu and M. R. Stan, “Split-path skewed (SPS) CMOS buffer for high performance and low power applications,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 10, pp. 998–1002, 2001.
[6] N. Hanchate and N. Ranganathan, “LECTOR: a technique for leakage reduction in CMOS circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 2, pp. 196–205, 2004.

[7] J. C. Park and V. J. Mooney III, “Sleepy stack leakage reduction,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 11, pp. 1250–1263, 2006.

[8] M. Horowitz, T. Indermaur, and R. Gonzalez, “Low-power digital design,” in Proceedings of the IEEE Symposium on Low Power Electronics, pp. 8–11, October 1994.

[9] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, Prentice-Hall, Englewood Cliffs, NJ, USA, 2nd edition, 2003.

[10] N. H. E. Weste and D. M. Harris, Principles of CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley, Reading, Mass, USA, 4th edition, 2011.

[11] N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, Reading, Mass, USA, MA, Addison-Wesley, 2nd edition, 1993.

[12] J. Olenšek, T. Tuma, J. Puhan, and Á. Brmen, “A new asynchronous parallel global optimization method based on simulated annealing and differential evolution,” Applied Soft Computing Journal, vol. 11, no. 1, pp. 1481–1489, 2011.

[13] PyOPUS Website, 2014, http://fides.fe.uni-lj.si/pyopus.

[14] N. R. Mahapatra, A. Tareen, and S. V. Garimella, “Comparison and analysis of delay elements,” in Proceedings of the 45th Midwest Symposium on Circuits and Systems (MWSCAS ’02), vol. 2, pp. 473–476, August 2002.

[15] S. B. Kobenge and H. Yang, “A power efficient digitally programmable delay element for low power VLSI applications,” in Proceedings of the 1st Asia Symposium on Quality Electronic Design (ASQED ’09), pp. 83–87, July 2009.