Single-Phase 13-Level Power Conditioning System for Peak Power Reduction of a High-Speed Railway Substation

Kyoung-min Kwon 1,2 and Jaeho Choi 2,*

1 Research and Development Center, Woojin Industrial Systems Co. Ltd., Goesan, Chungbuk 28046, Korea; kkmicarus@hanmail.net
2 School of Electrical Engineering, Chungbuk National University, Cheongju, Chungbuk 28644, Korea
* Correspondence: choi@chungbuk.ac.kr
Received: 28 October 2019; Accepted: 18 November 2019; Published: 20 November 2019

Abstract: The control and operation of a single-phase 13-level power conditioning system (PCS) for peak power reduction of a high-speed railway substation (HSRS) are proposed. This PCS is a single-phase 3100 V, 2 MVA 13-level H-bridge multi-level inverter structure. It has excellent power quality. It is easy to serialize by voltage. In addition, the DC bus power of each cell inverter is supplied by lithium-ion batteries. The generalized reduction gradient optimization algorithm based on past load pattern is applied to the power management system for peak power reduction of HSRS. The phase detector and power controller for the control of a single-phase PCS based on virtually coordinated axes using an all-pass filter are expected to be robust to external disturbances with fast response characteristics. This study also proposes an adapted select switch (ASS) method that can change the switching depending on the operation state of PCS and the state of charge (SOC) of the battery to minimize battery imbalance by controlling each cell inverter of the H-bridge. The validity of the proposed system was confirmed by PSiM simulation and experiments using a demonstration system of 6 MW PCS and 2.68 MWh batteries at one of Gyeongbu high-speed line substations in Korea.

Keywords: battery balancing control; high-speed railway; peak power reduction; single-phase multi-level inverter

1. Introduction

With the increase of traffic volume and traffic congestion due to industrial development and urban population concentration, measures to solve traffic problems are seriously highlighted. In this situation, electric railways have been proposed as the best alternative to solve transportation problems due to their advantages of being environmentally friendly, high energy use efficiency, safe, fast and convenient.

The demand for high-speed trains is continuously increasing due to their fast and convenient advantages. Therefore, railroad companies are increasing the number of rail operations to meet increasing demand. However, the increase in the number of trains causes problems of serious voltage drop and no margin for power supply capacity of high-speed railway substations (HSRSs) [1,2]. This peak power not only increases the electricity bill of the substation, but also adversely affects the stability of the power supply, such as voltage drop on the feed line [3].

Therefore, various studies have been performed to stabilize the high-speed railway power system. The optimal scheduling by adjusting the operation time and pattern of trains on the supply line has been highlighted as a way to use energy efficiently without any special cost investments [4]. However, it is not easy to find an optimal pattern because there are various variables depending on driving habits of locomotive engineers and sudden occurrences of train stations. For voltage stabilization, reactive
power compensation methods using the power quality compensators, such as a static var compensator (SVC) or an active power filter (APF), have been applied [5–7]. With these methods, the investment cost of facilities is relatively low. However, the power compensation is limited due to the limitation of devices supplied by reactive power only. To supply the active power, energy storage systems have been proposed to install on board [8] or at the substation and section-post [9–12]. Although the on-board system has the advantage of optimally utilizing the regenerative energy by mounting an energy storage device on the vehicle, it has disadvantages of increasing the weight of the vehicle and constraining the installation space [13,14]. For this reason, installing energy storage systems at the station using high-power and large capacity energy storage systems (ESSs), such as a flywheel [10], electric double layer capacitors (EDLCs) [11], or Li-ion batteries [12], has been considered.

In general substations, ESSs are usually installed in three-phase systems for the purpose of peak power reduction and power stabilization [15–17]. However, these systems could not apply directly to special loads, such as HSRSs; because HSRSs use a high-voltage large-power single-phase power system, load fluctuations are much greater than normal loads [18]. To respond to these load characteristics, it is necessary to study the ESS suitable for load characteristics of HSRS.

In this paper, a single-phase 13-level power conditioning system (PCS) for peak power reduction of HSRS is proposed. ESSs using Li-ion batteries with high power and high energy density are considered to meet the load characteristics of HSRS. The ESS for HSRS consists of a power management system (PMS) for power operation, a PCS for power control, and batteries for energy storage. Among them, the PMS uses the generalized reduction gradient (GRG) optimization algorithm based on the past load pattern instead of using the slope detection method by the differentiator to reduce the peak power of the general consumer for special loads of HSRS [19,20]. In addition, the PCS is configured as a 13-level single-phase H-bridge-type inverter to overcome the AC output voltage limit of PCS from the series maximum voltage of the battery, thereby reducing the electromagnetic interference (EMI) due to $\frac{dv}{dt}$ components and improving the total harmonic distortion (THD) characteristics and efficiency [20].

The phase detector and power controller for the control of a single-phase PCS based on virtually coordinated axes using an all-pass filter are proposed in this study to be robust to external disturbances with fast response characteristics. This study also proposes a control technique to minimize battery imbalance by controlling the battery separated by each cell inverter of the H-bridge-type PCS depending on the battery condition and the operating condition of PCS. The validity of the proposed system including the dynamic characteristics of the controller, the output voltage regulation, and the THD characteristics of the current were confirmed through PsIM simulations. Furthermore, the effectiveness and the feasibility of the proposed system were verified by installing a demonstration system of 6 MW PCS and 2.68 MWh batteries at one of Gyeongbu high-speed line substations in Korea in an actual operation.

2. Peak Power Reduction System for High-Speed Railway Substations

Figure 1 shows the configuration of the peak power reduction system (PPRS) for HSRS. It is linked to a 55 kV supply line to perform the function of reducing peak power and stabilizing catenary voltage. The PPRS consists of a PMS, a PCS, and batteries. The PMS is responsible for monitoring the catenary condition and for protecting the cooperation system with the substation. The PCS controls the power as a power command given by the PMS. On the other hand, the battery performs the function of energy storage and transmits the battery state to the PMS via the battery management system (BMS).
2.1. Power Management System

In general, high-speed trains run according to a pre-determined schedule. Thus, they show relatively regularized load patterns on every day of the week. However, load patterns can be changed due to delays of passengers’ boarding and train operation as well as the formation of temporary trains. Therefore, to reduce the peak load of HSRS, a future ESS operation plan has to be established optimally by predicting load patterns as accurately as possible [21].

Figure 2 shows the optimization algorithm of the ESS operation for peak power reduction using load prediction techniques [22].

To analyze daily load prediction patterns, past data were collected for three weeks and groups of candidates for peak power were chosen among 96 sections of 15 min duration per day. After this, charging and discharging sections were determined by applying the objective function to reduce the peak power among the peak power candidate groups. The objective function is set to minimize the charging cost of the daily ESS and the sum of peak reduction of the discharge interval, as in Equation (1).

\[
F = \sum_{i=1}^{96} (EO_i \times C_i) + PL_i
\]  

where, \( i \) is an each section number of the daily peak power calculation interval for 15 min, \( EO_i \) is the amount of PCS charging or discharging energy for section \( i \), which is a plus sign in charging and a negative sign in discharging, \( C_i \) is the electric charge rate at section \( i \), and \( PL_i \) is the saved electric charge through peak power reduction.

The battery daily charge/discharge plan obtained from the objective function reflects the constraints and establishes the final optimization plan. The constraints are PCS operation interval, upper and lower ranges of the battery SOC, and upper and lower ranges of supply power. The mathematical models for optimization with constraints are solved by using the generalized reduced gradient (GRG) algorithm.

---

Figure 1. Configuration of peak power reduction system.
To analyze daily load prediction patterns, past data were collected for three weeks and groups of candidates for peak power were chosen among 96 sections of 15 min duration per day. After this, charging and discharging sections were determined by applying the objective function to reduce the peak power among the peak power candidate groups. The objective function is set to minimize the charging cost of the daily ESS and the sum of peak reduction of the discharge interval, as in Equation (1).

\[ \text{Objective function} = \text{ESS charging rate} \times \text{Peak reduction in discharge} \]

where,
- \( \text{ESS} \) is the each section number of the daily peak power calculation interval for 15 min,
- \( \text{PCS charging or discharging energy for section } \text{ESS} \) is a plus sign in charging and a negative sign in discharging,
- \( \text{Electric charge rate at section } \text{ESS} \) is the electric charge rate at section \( \text{ESS} \), and
- \( \text{SOC} \) is the saved electric charge through peak power reduction.

The battery daily charge/discharge plan obtained from the objective function reflects the constraints and establishes the final optimization plan. The constraints are PCS operation interval, upper and lower ranges of the battery SOC, and upper and lower ranges of supply power. The mathematical models for optimization with constraints are solved by using the generalized reduced gradient (GRG) algorithm.

Figure 3 shows the simulated results of PMS when the daily operation plan of ESS based on the predicted load is applied to the actual load data. According to the analysis of the substation power for some past years, the peak power generated by the substation is analyzed to be about 30 MW. Therefore, the target peak power of the substation is set to 24 MW under the assumption that the capacity of the peak reduction system is 6 MW PCS with 2.68 MWh battery when the PMS simulation is performed.
The simulation results showed that the peak power generation of the substation was accurately predicted at 09:30 AM through the load prediction algorithm of the PMS. Therefore, the peak power generated by the substation was managed at 23.926 MW by supplying 6 MW power from the PCS. If the PMS failed to predict the load, the peak power generated from the substation might be approximately 30 MW.

2.2. Battery and Battery Management System

Batteries applied to the development of peak reduction devices for HSRS are designed to install in 40 ft containers, consisting of trays, racks, and banks with lithium-ion batteries. In the container, each of the six banks are insulated so that they can be connected to each cell inverter in the PCS. Batteries connected to the 2 MW PCS are installed with a capacity of 149 kWh for each bank with a total capacity of 894 kWh. Table 1 shows the specifications of each battery unit. In addition, monitoring and managing battery condition is performed through the battery management system (BMS). As shown in Figure 4, the BMS is also installed with a tray, rack, and system to match the battery configuration. The tray BMS collects the condition of the battery on a cell basis. The collected data is managed through the rack BMS. The system BMS also collects information from each rack BMS, compiles the information in bank units, and transmits it to the PCS and PMS in real time.

Table 1. Specifications by Battery Configuration.

| Specification          | Tray   | Rack  | Bank  | System |
|------------------------|--------|-------|-------|--------|
| Energy (kWh)           | 3.55   | 49.7  | 149   | 894    |
| Capacity (Ah)          | 60     | 60    | 180   | 1080   |
| Operating Voltage (V)  | 48.0–65.6 | 672–918.4 | 672–918.4 | 672–918.4 |
| Cell Configuration      | 16P1P (16 Cell) | 224S1P (14 Tray) | 224S3P (3 Rack) | 224S18P (6 Bank) |

**Tray BMS**
- Detect cell voltage and temperature (16Cell)
- Cell balancing: Passive
- CANBUS2.0B

Figure 4. Cont.
Rack BMS
- Cell balancing control
- Protection functions
  (Switch-Gear Box control)
- Rack V/I measurement
- Rack SOC & SOH calculation

System BMS
- Communication with PCS
- Support TCP/IP
- Modbus RTU
- Bank V/I measurement
- Bank SOC & SOH calculation

Figure 4. Battery management system (BMS) configuration and specification: (a) Tray BMS, (b) rack BMS and (c) system BMS.

2.3. Power Conditioning System (PCS)

The PCS applied to the development of the peak power reduction system for HSRS is connected in parallel to a single-phase 55 kV supply line. It controls the power according to the schedule of the charging and discharging power operation optimized by PMS. The H-bridge-type multilevel inverter method is applied for PCS to overcome the voltage limit of AC output by battery serial configuration voltage, thereby improving the system efficiency and output characteristics [23,24].

The applied PCS consists of a single phase 13-level H-bridge-type multilevel inverter using six separate battery banks, as shown in Figure 5. The PCS hardware is designed so that the main circuit of each cell inverter can be separated into a plug-in type. The control method of multi-level inverter adopts an intensive control method based on hardwire instead of a distributed control method through the communication interface, as shown in Figure 6, thus enhancing the stability and reliability of the system. In addition, the phase disposition (PD) PWM method is chosen for the modular multi-level converter (MMC) to get the best THD characteristics [25]. A three-level switching is applied for each cell inverter using the unipolar PWM technique. Table 2 shows the comparison of specifications between the existing PCS and the proposed one. Unlike conventional techniques, the proposed PCS was designed to be suitable for single-phase high-voltage large capacity customers.
2.3. Power Conditioning System (PCS)

The PCS applied to the development of the peak power reduction system for HSRS is connected in parallel to a single-phase 55 kV supply line. It controls the power according to the schedule of the charging and discharging power operation optimized by PMS. The H-bridge-type multilevel inverter method is applied for PCS to overcome the voltage limit of AC output by battery serial configuration voltage, thereby improving the system efficiency and output characteristics [23,24].

The applied PCS consists of a single phase 13-level H-bridge-type multilevel inverter using six separate battery banks, as shown in Figure 5. The PCS hardware is designed so that the main circuit of each cell inverter can be separated into a plug-in type. The control method of multi-level inverter adopts an intensive control method based on hardwire instead of a distributed control method through the communication interface, as shown in Figure 6, thus enhancing the stability and reliability of the system. In addition, the phase disposition (PD) PWM method is chosen for the modular multi-level converter (MMC) to get the best THD characteristics [25]. A three-level switching is applied for each cell inverter using the unipolar PWM technique. Table 2 shows the comparison of specifications between the existing PCS and the proposed one. Unlike conventional techniques, the proposed PCS was designed to be suitable for single-phase high-voltage large capacity customers.

Figure 5. Circuit diagram of single-phase 13-level MMC power conditioning system (PCS).

Table 2. Comparison of Specification between the Proposed PCS and the Existing One.

|                  | Existing PCS | Proposed PCS |
|------------------|--------------|--------------|
| Connection       | Three phase  | Single phase |
| Capacity         | Maximum 2 MW | 2 MW         |
| Output voltage   | 380 Vrms or 440 Vrms | 3100 Vrms |
| Battery voltage  | Maximum 1050 V | Maximum 1050 V |
| THD              | 2%–3%        | Less than 1% |
| Topology         | 2-level, 3-level NPC* | 13-level Cascade |
| Scalability      | Parallel extension | Parallel extension / Series extension |
| Demand forecast  | Slope detection by demand controller | Data-based learning |
|                |              | * NPC: Neutral point Clamped. |

3. PCS Controller Design

Controllers for the single-phase 13-level multi-level PCS consist of a phase detection controller for voltage sensing of the catenary, a power controller for power control, and a balancing controller for optimal utilization of batteries separated by a cell inverter. In this paper, controllers are designed using virtual coordinate axes to improve the dynamic characteristics of phase detection controllers and power controllers on the single-phase system. This paper also uses a battery balancing control technique that allows the battery separated by each cell inverter to distribute power according to the SOC of batteries and PCS operating conditions.

3.1. Single-Phase Synchronous Reference Frame-Phase Locked Loop (SRF-PLL) Controller

The PCS connected to the single-phase 55 kV power line shall provide power by accurately identifying the voltage phase information of the catenary. Normally, the synchronous reference frame-phase locked loop (SRF-PLL) technique is applied to the three-phase power system, which detects the voltage phase angle through the synchronous coordinate transformation from the

Figure 6. Configuration of MMC-type PCS controller.
Table 2. Comparison of Specification between the Proposed PCS and the Existing One.

|                           | Existing PCS                          | Proposed PCS                          |
|---------------------------|---------------------------------------|---------------------------------------|
| Connection                | Three phase                           | Single phase                          |
| Capacity                  | Maximum 2 MW                          | 2 MW                                  |
| Output voltage            | 380 Vrms or 440 Vrms                  | 3100 Vrms                             |
| Battery voltage           | Maximum 1050 V                        | Maximum 1050 V                        |
| THD                      | 2–3%                                  | Less than 1%                          |
| Topology                  | 2-level, 3-level NPC *                | 13-level Cascade                      |
| Scalability               | Parallel extension                    | Parallel extension                    |
|                          | Series extension                      |                                       |
| Demand forecast           | Slope detection by demand controller  | Data-based learning                   |

* NPC: Neutral point Clamped.

3. PCS Controller Design

Controllers for the single-phase 13-level multi-level PCS consist of a phase detection controller for voltage sensing of the catenary, a power controller for power control, and a balancing controller for optimal utilization of batteries separated by a cell inverter. In this paper, controllers are designed using virtual coordinate axes to improve the dynamic characteristics of phase detection controllers and power controllers on the single-phase system. This paper also uses a battery balancing control technique that allows the battery separated by each cell inverter to distribute power according to the SOC of batteries and PCS operating conditions.

3.1. Single-Phase Synchronous Reference Frame-Phase Locked Loop (SRF-PLL) Controller

The PCS connected to the single-phase 55 kV power line shall provide power by accurately identifying the voltage phase information of the catenary. Normally, the synchronous reference frame-phase locked loop (SRF-PLL) technique is applied to the three-phase power system, which detects the voltage phase angle through the synchronous coordinate transformation from the measured voltage [26,27]. In this paper, to apply the SRF-PLL technique to the single-phase system, the all-pass filter (APF) method is used to detect the voltage phase angle.

In particular, a low-pass filter (LPF) was applied to the voltage converted into a synchronous reference frame for stable phase detection and reduced disturbance so that the response characteristics of PLL could be improved and its stability could be ensured [28].

Figure 7 shows a block diagram of a single-phase SRF-PLL phase angle detector. The single-phase input voltage, $v_s$, can be determined with Equation (2).

$$v_s = v_{qs} = V_s \sin \omega_e t$$

where, $v_{qs}$ is the q-axis voltage at the d–q stationary coordinate system.

Applying APF, as in Equation (3), $v_{ds}^s$, the orthogonal component of $v_{qs}^s$ can be obtained with Equation (4).

$$K(s)_{APF} = \frac{s - \omega}{s + \omega}$$

$$v_{ds}^s = k(t)v_{qs}^s = V_s \cos \omega_e t$$

The d–q synchronous coordinate transformation from Equations (2) and (4) can be calculated using Equation (5). As a result, $v_{ds}^s$ and $v_{qs}^s$ are calculated as shown in Equation (6).

$$\begin{bmatrix}
    v_{ds}^s \\
    v_{qs}^s
\end{bmatrix} = \begin{bmatrix}
    \cos \omega_e t & \sin \omega_e t \\
    -\sin \omega_e t & \cos \omega_e t
\end{bmatrix} \begin{bmatrix}
    v_{ds} \\
    v_{qs}
\end{bmatrix}$$
If the phase angle of the voltage can be accurately known, the d-axis voltage \( v_{ds}^e \) becomes zero and the q-axis voltage \( v_{qs}^e \) becomes the magnitude of the voltage, as shown in Equation (6).

The controller is configured as shown in Figure 7 so that the d-axis voltage is zero due to this relationship. In the block diagram shown in Figure 7, if the phase angle range is small enough, it can be \( \sin \theta_e \approx \theta_e \). For this reason, the error of the d-axis voltage can be linearized to the error of the phase angle. The block diagram in Figure 7 is modeled as a linearized control system with LPF, as shown in Figure 8.

![Figure 7. Block diagram of a single-phase synchronous reference frame-phase locked loop (SRF-PLL) controller.](image)

![Figure 8. Modeling of PLL system with a low-pass filter (LPF).](image)

From Figure 8, the transfer function of the PLL system is calculated with Equation (7), where \( G(s)_{pll} \) and \( K(s)_{LPF} \) are the open-loop transfer function and the low-pass filter transfer function, as shown in Equations (8) and (9), respectively.

\[
H(s)_{pll} = \frac{G(s)_{pll}}{1 + G(s)_{pll}K(s)_{LPF}} = \frac{V_s K_p \left[ s^2 + \left( \frac{1}{\tau} + \frac{1}{\omega_c} \right) s + \frac{\omega_c^2}{\tau} \right]}{s^3 + \omega_c s^2 + V_s K_p \omega_c s + \frac{V_s K_p \omega_c}{\tau}}
\]

(7)

\[
G(s)_{pll} = V_s \left( K_p \frac{1 + \tau s}{\tau s} \right) \frac{1}{s}
\]

(8)

\[
K(s)_{LPF} = \frac{\omega_c}{s + \omega_c}
\]

(9)
where, $K_p$ is the proportional gain of the PI controller, $\tau$ is the time constant of the PI controller, and $\omega_c$ is the bandwidth of the low-pass filter.

Pole placement techniques are used to model the PLL closed loop transfer function of Equation (7) into a typical secondary control system.

Equation (7) may be expressed in the form of multiplication of the dominant pole and a typical secondary control system, as shown in Equation (10) [28,29].

$$H(s)_{PLL} = \frac{(s + k)}{(s + k)} \frac{As + B}{s^2 + 2\zeta\omega_n s + \omega_n^2} = \frac{As^2 + (kA + B)s + kB}{s^3 + (2\zeta\omega_n + k)s^2 + (2\zeta\omega_n k + \omega_n^2)s + k\omega_n^2}$$ (10)

where $\zeta$ is the damping ratio and $\omega_n$ is the bandwidth of the typical secondary system.

Equations (11) and (12) can be calculated by assuming that Equation (10) has a dominant pole of $k = 1$ and applying the coefficient comparison method from the characteristic equation of Equations (7) and (10).

$$\omega_c = 1 + 2\zeta\omega_n$$ (11)

$$K_p = \frac{2\zeta\omega_n + \omega_n^2}{V_s\omega_c}, \quad \tau = \frac{K_p V_s\omega_c}{\omega_n^2}$$ (12)

Setting the bandwidth $\omega_n$ and damping ratio $\zeta$ of the typical secondary system gives the bandwidth of the low-pass filter and the optimized gain of the PI control. Empirically, the cutoff frequency of LPF, $\omega_c$, is determined from 100 to 300 rad/s. For applying to the PCS, the bandwidth and damping ratio are chosen as 100 rad/s and 0.75 respectively, to meet $\omega_c$ to be 150 rad/s.

3.2. Power Controller

Definitions of electric power for the single-phase in the sinusoidal system have been well established. For an ideal single-phase system with a sinusoidal voltage source and a linear load, the voltage and current are represented by Equation (13).

$$v_s = V_s \sin \omega_c t, \ldots, i_s = I_s \sin(\omega_c t + \phi)$$ (13)

where $V_s$ and $I_s$ represent the peak values of the voltage and current.

The instantaneous power is given by the product of the instantaneous voltage and current, as shown in Equation (14).

$$p_s = v_s i_s = V_s I_s \sin(\omega_c t) \sin(\omega_c t + \phi) = \frac{1}{2} V_s I_s [\cos \phi - \cos(2\omega_c t + \phi)]$$ (14)

Equation (14) shows that the instantaneous power of the single-phase system is not constant. It has an oscillating component at twice the line frequency with the average value of $\frac{1}{2}V_s I_s \cos \phi$. Decomposition of the oscillating component and rearrangement of Equation (14) yields the following Equation (15), with two terms which derive the traditional concept of active and reactive power [30].

$$p_s = \frac{1}{2} V_s I_s \cos \phi [1 - \cos 2\omega_c t] - \frac{1}{2} V_s I_s \sin \phi \sin 2\omega_c t$$

$$= P[1 - \cos 2\omega_c t] - Q \sin 2\omega_c t$$ (15)

where $P$ and $Q$ represent active and reactive powers, respectively.

In general, the power of the three-phase system can be analyzed through the d–q synchronous transformation, as shown in Equation (16) [31,32].

$$P = \frac{1}{2} \left( v_{qs}^* i_{qs}^* + v_{qs}^* i_{qs}^* \right) = \frac{1}{2} v_{qs}^* i_{qs}^*$$

$$Q = \frac{1}{2} \left( -v_{qs}^* i_{qs}^* + v_{qs}^* i_{qs}^* \right) = \frac{1}{2} v_{qs}^* i_{qs}^*$$ (16)
where \( v'_{ds}, v'_{qs}, i'_{ds}, \) and \( i'_{qs} \) are the d-q synchronous transformation of the input voltage, \( v_s \), and current, \( i_s \).

For a single-phase system, it is possible to calculate power applying Equation (16) by calculating the voltage and current orthogonal components using an all-pass filter. In addition, the \( v'_{ds} \) can be calculated as ‘0’, which is the phase reference value of the system voltage.

The power in the single-phase system can be verified, as shown in Equation (17), to enable the control of active and reactive powers through d-axis and q-axis currents.

\[
\begin{align*}
    i'_{qs} &= \frac{2P^*}{v'_{qs}}, \\
    i'_{ds} &= \frac{2Q^*}{v'_{qs}},
\end{align*}
\]  

(17)

where, \( P^* \) is the active power command, \( Q^* \) is the reactive power command, \( i'_{ds} \) is the d-axis current command, and \( i'_{qs} \) is the q-axis current command.

3.3. Current Controller

Figure 9 shows the equivalent circuit of a single-phase PCS system, where \( v_s \) is the source voltage, \( v_c \) is the generated voltage of PCS, \( i_s \) is the generated current of PCS, and \( L_s \) and \( R_s \) are the reactance and resistance of the source and filter reactor. The voltage equation of the equivalent circuit shown in Figure 9 is shown in Equation (18).

\[
L_s \frac{di_s}{dt} + R_s i_s = v_s - v_c
\]  

(18)

Figure 9. Equivalent circuit of PCS system.

Equation (18) in the d-q synchronous coordinate system can be expressed as shown in Equation (19).

\[
\begin{align*}
    L_s \frac{d}{dt} \begin{bmatrix} i'_{ds} \\ i'_{qs} \end{bmatrix} + R_s \begin{bmatrix} i'_{ds} \\ i'_{qs} \end{bmatrix} &= \begin{bmatrix} v'_{ds} \\ v'_{qs} \end{bmatrix} - \begin{bmatrix} v'_{cd} \\ v'_{cq} \end{bmatrix} + \omega L_s \begin{bmatrix} -i'_{qs} \\ i'_{ds} \end{bmatrix} \\
    \frac{d}{dt} \begin{bmatrix} i'_{ds} \\ i'_{qs} \end{bmatrix} &= \begin{bmatrix} -R_s/L_s & 0 \\ 0 & -R_s/L_s \end{bmatrix} \begin{bmatrix} i'_{ds} \\ i'_{qs} \end{bmatrix} + \frac{1}{L_s} \begin{bmatrix} v'_{ds} - v'_{cd} - \omega L_s i'_{qs} \\ v'_{qs} - v'_{cq} + \omega L_s i'_{ds} \end{bmatrix}
\end{align*}
\]  

(19)

where, \( v'_{cd} \) is the d-axis voltage of the PCS, \( v'_{cq} \) is the q-axis voltage of the PCS, and \( v'_{ds} \) is \( 0 \).

If the intermediate variable \( x_1 \) and \( x_2 \) are defined as in Equation (20), Equation (19) can be expressed as Equation (21).

\[
\begin{align*}
    x_1 &= -v'_{cd} - \omega L_s i'_{qs} \\
    x_2 &= v'_{qs} - v'_{cq} + \omega L_s i'_{ds}
\end{align*}
\]  

(20)

\[
\begin{align*}
    \frac{d}{dt} \begin{bmatrix} i'_{ds} \\ i'_{qs} \end{bmatrix} &= \begin{bmatrix} -R_s/L_s & 0 \\ 0 & -R_s/L_s \end{bmatrix} \begin{bmatrix} i'_{ds} \\ i'_{qs} \end{bmatrix} + \frac{1}{L_s} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}
\end{align*}
\]  

(21)
Variables $x_1$ and $x_2$ are obtained by Equation (22).

\[
\begin{align*}
    x_1 &= k_p (i_{dc}^e - i_{dq}^e) + k_i \int (i_{dc}^e - i_{dq}^e) dt \\
    x_2 &= k_p (i_{qs}^e - i_{qs}^e) + k_i \int (i_{qs}^e - i_{qs}^e) dt
\end{align*}
\]

(22)

where $k_p$ and $k_i$ are the proportional gain and the integral gain of the PI controller, respectively.

Figure 10 shows a block diagram of the current controller. From Figure 10, the transfer function of the current controller is calculated, as shown in Equation (23).

\[
H(s) = \frac{\frac{P}{dq}(s)}{\frac{P}{dq}(s)} = \frac{\alpha k_p}{s^2 + \left(\frac{R_s + k_p}{L_s}\right)s + \frac{R_s}{L_s}}
\]

(23)

where $\alpha$ is a parameter for selecting the PI or IP controller ($\alpha = 1$ for PI and $\alpha = 0$ for IP).

![Current controller block diagram.](image)

The advantage of the IP controller is that it is easy to set gains. However, the phase delay in the cut-off frequency band is $90^\circ$. On the other hand, for PI controllers, although there are some difficulties in setting gains due to the addition of zero to the transfer function, the phase delay is only $45^\circ$, thus showing better dynamic characteristics than the IP controller under similar gain.

In this paper, $\alpha$ is selected as '1' to compose the PI current controller. The PI controller is very difficult to designate poles and zeroes as arbitrary values. Thus, it is relatively easy to establish stable gains by applying the 'approximate gain setting' \[33\].

This approach takes advantage of the fact that the closed loop transfer function appears as $\frac{\omega_{cc}}{s + \omega_{cc}}$, as shown in Equation (24), approximating the open loop transfer function to $\omega_{cc}/s$. At this point, the cross-over frequency at which the gain of the closed loop transfer function is '1' is equal to $\omega_{cc}$.

\[
H(s) = \frac{\omega_{cc}}{s + \omega_{cc}}
\]

(24)

Calculation of the transfer function by Equations (23) and (24) is performed as shown in Equation (25). From the calculated equation, the gain value of the current controller by the coefficient comparison method can be obtained, as shown in Equation (26).

\[
(s + \omega_{cc}) \left[ \frac{k_p}{L_s} s + \frac{k_i}{L_s} \right] = \omega_{cc} \left[ s^2 + \left( \frac{R_s + k_p}{L_s} \right) s + \frac{k_i}{L_s} \right]
\]

(25)

\[
k_p = L_s \omega_{cc}, \quad k_i = \omega_{cc} (k_p + R_s) + k_p
\]

(26)
If the cross-over frequency, $\omega_{cc}$, is large, dynamic characteristics are great. Therefore, the quick response in transient condition may be obtained. However, due to the sensitivity of noise and disturbance in the system, it is necessary to select appropriate values. Empirically, it is determined between 750 to 1500 rad/s of LPF. In this study, LPF of 1200 rad/s is applied to the PCS current controller.

3.4. Multi-Level PWM Configuration

As shown in Figure 11, various modulation schemes can be applied for the switching of multi-level inverters depending on the purpose of use and the application area [34]. The H-bridge-type inverter is applied with a level-shifted method (LSM) to enable power distribution control as DC link power is used by the battery. It is also applied using the PD method with the best THD characteristics among LSM methods [35].

![Diagram of multi-carrier PWM technique](image)

The cascade-type inverter consisting of an H-bridge has an output voltage, as shown in the red dotted line in Figure 12. The Fourier transform is calculated with Equation (27). In addition, the amount of power over one cycle of each cell inverter is distributed, as shown in Equation (28), by phase angles $\theta_1, \theta_2, \ldots, \theta_m$.

$$v_s(t) = \frac{4V_{dc}}{\pi} \sin n\omega t \sum_{n=1}^{\infty} (\cos n\theta_1 + \cos n\theta_2 + \ldots + \cos n\theta_m)$$  \hspace{1cm} (27)

$$E_{dc1} = 4V_{dc}I_{dc}\left(\frac{\pi}{2} - \theta_1\right), \quad E_{dc2} = 4V_{dc}I_{dc}\left(\frac{\pi}{2} - \theta_2\right), \quad E_{dcH} = 4V_{dc}I_{dc}\left(\frac{\pi}{2} - \theta_m\right)$$  \hspace{1cm} (28)

where $\theta_m$ is $\sin \frac{\pi}{2n}$ and $n$ is from 1 to $m$. 

Figure 11. Classification of multi-carrier PWM technique.
amount of power over one cycle of each cell inverter is distributed, as shown in Equation (28), by phase angles $\theta_1, \theta_2, \ldots, \theta_m$.

$$
\tilde{V}(\theta) = 4 \tilde{V} \left( \pi - \theta_1 + \theta_2 + \cdots + \theta_m \right) / \pi
$$

Figure 12. Waveforms and switching method of n-level cascade inverter.

As shown in the results of Equation (28), the H-bridge-type inverter requires an appropriate power distribution algorithm to use the equal energy of each separated dc-link stage. In particular, if batteries are utilized, they should be operated by considering the SOC status of batteries separated from each cell inverter. If the power distribution of each battery bank in a multi-level PCS is not achieved, the PCS will not be operating due to SOC deviations between battery-banks connected to each cell inverter.

Typically, the carrier of a multi-level inverter is balanced on each cell inverter using the reference period rotation (RPR) method, which rotates the switching of each cell inverter to the cycle of the reference voltage, or the carrier period rotation (CPR) method, which rotates to the cycle of the carrier [36]. Here, the CPR method has the advantage of fast power distribution rotation cycles for each cell inverter. However, it has the disadvantage of increasing switching losses for each cell inverter. As a result, the capacity of the heat-block is minimized by applying the RPR method to the commercial product to reduce switching losses. However, conventional balancing methods can be used effectively if there are no restrictions on separated DC power, but they are difficult to apply by deviations in the battery bank if isolated DC power is used on a limited basis, such as batteries.

In this paper, an adapted select switch (ASS) method that can be adapted and operated according to the occurrence of these battery deviations is proposed. The ASS method actively changes switching depending on the operating state of the PCS and the SOC state of the battery to output the battery. The ASS method is implemented as a rank function that selects the ranking of the SOC status of batteries in real time. In addition, the switching matching function for the PWM output of each cell inverter is calculated through the arrangement of the rank function to the battery SOC state and the value of the PCS’s charging and discharging state variables.

Figure 13 shows a flow chart for the configured battery balancing algorithm. As shown in Figure 13, the battery balancing algorithm performs ranking operations through SOC status information for the battery bank. The maximum deviation of the battery bank is less than 5%. It operates in RPR mode. If the deviation reaches 5% or more, the ASS mode is started. When operation starts in ASS mode, the hysteresis band is configured so that the current state can be maintained until the battery deviation is less than 2%.

In the ASS mode, the switching mapping function is configured so that the SOC of the battery bank can be charged in low order when the PCS is charged. The SOC of the battery bank can be discharged in high order when the PSC is discharged.
As shown in the results of Equation (28), the H-bridge-type inverter requires an appropriate power distribution algorithm to use the equal energy of each separated dc-link stage. In particular, if batteries are utilized, they should be operated by considering the SOC status of batteries separated from each cell inverter. If the power distribution of each battery bank in a multi-level PCS is not achieved, the PCS will not be operating due to SOC deviations between battery-banks connected to each cell inverter.

Typically, the carrier of a multi-level inverter is balanced on each cell inverter using the reference period rotation (RPR) method, which rotates the switching of each cell inverter to the cycle of the reference voltage, or the carrier period rotation (CPR) method, which rotates to the cycle of the carrier [36].

Here, the CPR method has the advantage of fast power distribution rotation cycles for each cell inverter. However, it has the disadvantage of increasing switching losses for each cell inverter. As a result, the capacity of the heat-block is minimized by applying the RPR method to the commercial product to reduce switching losses. However, conventional balancing methods can be used effectively if there are no restrictions on separated DC power, but they are difficult to apply by deviations in the battery bank if isolated DC power is used on a limited basis, such as batteries.

In this paper, an adapted select switch (ASS) method that can be adapted and operated according to the occurrence of these battery deviations is proposed. The ASS method actively changes switching depending on the operating state of the PCS and the SOC state of the battery to output the battery. The ASS method is implemented as a rank function that selects the ranking of the SOC status of batteries in real time. In addition, the switching matching function for the PWM output of each cell inverter is calculated through the arrangement of the rank function to the battery SOC state and the value of the PCS’s charging and discharging state variables.

Figure 13 shows a flow chart for the configured battery balancing algorithm. As shown in Figure 13, the battery balancing algorithm performs ranking operations through SOC status information for the battery bank. The maximum deviation of the battery bank is less than 5%. It operates in RPR mode. If the deviation reaches 5% or more, the ASS mode is started. When operation starts in ASS mode, the hysteresis band is configured so that the current state can be maintained until the battery deviation is less than 2%.

Figure 13. Battery balancing algorithm sequence diagram.

4. Simulation Results

To verify the peak power reduction algorithm of the single-phase 13-level MMC-type PCS, simulation studies were implemented with a PSiM simulator. When it performs the PSiM simulation, the controller configuration is modelled as a digital controller using the dynamic linking library (DLL) to implement controllers in experiments by using the same C-code in PSiM.

The simulation confirmed the response characteristics for single-phase PLL controllers and power controllers. In addition, the operation of the balancing algorithm according to battery voltage separated by each cell inverter and the output characteristics of each PWM mode were confirmed. Table 3 shows main parameters used in simulations.

Table 3. Simulation Specification.

| List                  | Specification       |
|-----------------------|---------------------|
| Connection            | Single phase        |
| Power                 | 2 MW                |
| Grid Volt.            | 55,000 Vrms         |
| PCS Volt.             | 3100 Vrms           |
| Battery voltage       | 750–1050 Vdc        |
| bat1                  | 800                 |
| bat2                  | 800                 |
| bat3                  | 800                 |
| bat4                  | 800                 |
| bat5                  | 800                 |
| bat6                  | 800                 |
| Transformer           | 3100 V:55,000 V     |
| AC Reactor            | 0.75 mH             |
| DC Capacitor 1–6      | 4500 uF             |
| Controller            | DLL (dynamic linking library) |
| Discrete method:      | Bilinear transform  |
| Tustin’s transform:   | $s = \frac{2}{T} \left(1 - e^{-t/T} + e^{-t/2T} - e^{-t/4T} - \cdots\right)$ |
| Sampling frequency    | 6.6 kHz             |
| Switching frequency   | 3.3 kHz             |
Figure 14 shows a simulation result that identifies the response characteristics of a single-phase SRF-PLL controller. The response characteristics of the PLL were verified by making the voltage change by 42% and by making the phase jump by 45 degrees. As a result, the response time of the PLL controller was 11.5 ms when phase jumps and voltage changes were made.

For this reason, the bandwidth of the phase detection controller is designed with the experience of the engineer as the system situation. The bandwidth of the phase detection controller used in the simulation is chosen as 100 rad/s by taking account of the situation in the actual demonstration system. If the bandwidth of the phase detection controller is selected too large, it may cause the controller to become more sensitive and be significantly affected by external disturbances, which may cause the controller to malfunction. On the other hand, choosing a too-small bandwidth will cause the controller to become too slow.

Figure 15 shows simulation results for verifying the response characteristics according to the power command. Figure 15a shows response characteristics of the power controller when the active power command value is changed from 1 MW to 2 MW. As shown in these results, it can be seen that the actual active power (P_real) is responding to the active power command (P_ref) in about 12 ms without overshoot.

The waveform shown in Figure 15a (bottom) also confirms that the voltage and current waveforms of the PCS output are sinusoidal and controlled by the unit power factor. Figure 15b shows response characteristics during control by including the reactive power command in Figure 15a. The reactive power was changed from 250 kVar to 500 kVar, as shown in the waveform of Figure 15b (middle). Including reactive power, as shown in these results, it was confirmed that active and reactive powers had the same response characteristics. This is the result of the power component being separated by the d–q axis of the proposed power controller. The waveform shown in Figure 15b (bottom) is the result of checking the output voltage and current of the PCS. Results showed that the power factor was controlled by the reactive power control.
The waveform shown in Figure 15a (bottom) also confirms that the voltage and current waveforms of the PCS output are sinusoidal and controlled by the unit power factor. Figure 15b shows response characteristics during control by including the reactive power command in Figure 15a. The reactive power was changed from 250 kVar to 500 kVar, as shown in the waveform of Figure 15b (middle). Including reactive power, as shown in these results, it was confirmed that active and reactive powers had the same response characteristics. This is the result of the power component being separated by the d–q axis of the proposed power controller. The waveform shown in Figure 15b (bottom) is the result of checking the output voltage and current of the PCS. Results showed that the power factor was controlled by the reactive power control.

**Figure 15.** Power controller simulation results: (a) active power control, (b) active and reactive power control. (Top) Active power response characteristics: Reference value (red line) and real value (blue line). (Middle) Reactive power response characteristics: Reference value (red line) and real value (blue line). (Bottom) Catenary voltage (red line) and PCS current (blue line).

Figure 16 confirms the battery balancing mode behavior by varying the bank voltage of each battery shown in Table 3. The simulation conditions for verifying the operation of the balancing mode are set as follows. Figure 16a,b set each battery bank voltage at 800 V for the PCS to operate in RPR mode. Figure 16c,d randomly set each battery bank voltage from 800 V to 900 V for the PCS to operate in ASS mode. The power command of the PCS is set to allow charging of 2 MW, regardless of mode. From the simulation results, it can be explained that the mode is automatically selected and operated according to the battery voltage condition and operating conditions of the PCS. Figure 16a,b are results selected and operated in RPR mode. In Figure 16a, the top waveform shows the output voltage and current of the PCS, the middle waveform shows each battery bank voltage, and the bottom waveform shows each battery bank power. Figure 16b shows the output voltage waveform of each cell inverter. These results confirmed that during RPR mode operation, the output of each cell inverter was rotated every 100 ms (6/60 Hz). Therefore, the power of each battery bank charges the same power every 100 ms. Results for the ASS mode in Figure 16c,d are verified in the same way as in the RPR mode. In the ASS mode, it was verified that the output of each cell inverter was controlled through the ranking function calculated by the PCS operation status and the battery bank voltage.

Figure 17a shows simulation results of single-phase 13-level PCS output voltage and current waveforms. Figure 17b shows the fast Fourier transform (FFT) analysis of the output waveform. As shown in the FFT analysis results in Figure 17b, the THD of PWM output voltage and the output current were analyzed to be 10.8% and 2.4% respectively, according to the application of the 13-level multi-level PCS. Since the analyzed THD value was significantly lower than the normal two-level PCS, the size of the output filter could be compact.
Energies 2019, 12, x FOR PEER REVIEW 18 of 26

Figure 17a shows simulation results of single-phase 13-level PCS output voltage and current waveforms. Figure 17b shows the fast Fourier transform (FFT) analysis of the output waveform. As shown in Figure 17b, the FFT analysis results show the analysis of the THD value for each frequency range. The THD values are measured at 10% and 2% for 13-level and two-level PCS, respectively. The results confirm that the single-phase 13-level PCS has a lower THD value compared to the two-level PCS.

Figure 16. Battery balancing mode simulation results: (a) Reference period rotation (RPR) mode, (b) respectively cell inverter output voltage at RPR mode, (c) adapted select switch (ASS) mode output and (d) respectively cell inverter output voltage at ASS mode.

Figure 17. PCS output characteristic analysis simulation results: (a) PCS output voltage and current waveforms and (b) FFT analyses.
5. Experimental Results

The PPRS demo system consisting of 6 MW PCS and 2.68 MWh batteries was installed at the Korean railroad (KORAIL) substation under commercial operation to verify the effectiveness of the PPRS for HSRS. The PPRS for demonstration consisted of a unit capacity of 2 MW PCS, 894 kWh battery, with each PCS connected to the transformer at three parallels. In addition, the PCS’s power operation was provided with the interface through PMS, which was developed for HSRS. Table 4 shows the specifications of the main facilities of the demonstration system.

| List          | Specification                                      |
|---------------|----------------------------------------------------|
| GIS           | SF6 Gas Insulated Switchgear                       |
|               | 72.5 kV/2000 A/20 kA                               |
|               | Disconnect Switch (DS)                            |
|               | 72.5 kV/2000 A                                    |
| Main TR       | Single-phase 4 wires (55 kV:3.1 kV × 3)           |
|               | Include Reactor: 0.75 mH                           |
| PCS           | VCB: 7.2 kV/1250 A/20 kA                          |
|               | PCS: 2 MW 13-level MMC-type × 3 sets               |
| Battery       | Type: Li-ion battery                              |
|               | Operating voltage: 672 V–918 V                    |
|               | Maximum bank current: 360 A/2 Crate                |
|               | Total Container Bank Rack                         |
|               | 3 container 6 bank 3 rack 14 tray                  |
|               | 2.68 MWh 894 kWh 149 kWh 49.7 kWh                 |

Figures 18 and 19 show operating characteristics of the phase detection controller. The operating characteristics of the phase detector are described to verify the response characteristics of the PLL control at change amplitude and phase of the input voltage and to verify that the phase synchronization of the PCS output voltage is performed from the phase information detected by the PLL control.

Figure 18 shows the experimental results of the response characteristics of the PLL controller by applying a simulated signal to the input voltage sensor to change the amplitude and phase of the input voltage. From the experimental results, the response time was measured to be 16 ms and the overshoot angular frequency of line voltage was 110 rad, as shown in Figure 18, which were very similar to the simulation results shown in Figure 14.

![Figure 18. PLL response characteristics for changing the simulated system voltage.](image-url)
Figure 19. Actual system voltage PLL characteristics: (a) Phase detection and (b) PWM synchronous.

Figure 19 shows that the PWM output voltage of the PCS detected from the actual catenary voltage is phase-synchronized through the phase information. Figure 19a also shows that the controller error according to the characteristics of the digital controller has one sampling error.

Figures 20 and 21 show the operation of the battery balancing algorithm according to the operation state of the PCS and the SOC condition of the battery. To confirm the results of the experiment, PCS operation and battery status information were verified using the PMS. The output voltage of each cell inverter was measured using an oscilloscope. Figures 20a and 21a show the results of checking the battery information on the PMS. Battery information is transmitted by communication from the system BMS to the PMS. The transmitted battery information displays the fault information of the battery and the operational status of each battery bank such as SOC, voltage, current, power, and rack contactor state.

Figure 20. Results of battery balancing according to RPR mode: (a) Battery condition for each bank measured on the PMS and (b) output waveform of each cell inverter measured by the oscilloscope.
Figure 20. Results of battery balancing according to RPR mode: (a) Battery condition for each bank measured on the PMS and (b) output waveform of each cell inverter measured by the oscilloscope.

Figure 21. Results of battery balancing according to ASS mode: (a) Battery condition for each bank measured on the PMS and (b) output waveform of each cell inverter measured by the oscilloscope.

Figures 20b and 21b are output voltage waveforms of each cell inverter measured during PMS monitoring. The main measurement data in Figures 20 and 21 are summarized, as shown in Table 5.

Table 5. Battery and Cell Inverter Status Data by Mode in Figures 20 and 21.

| No. | RPR Mode: in the Case of Figure 20 | ASS Mode: in the Case of Figure 21 |
|-----|-----------------------------------|-----------------------------------|
|     | Battery Bank Voltage (V) | Battery Bank SOC (%) | Cell Inverter Power (kW) | Battery Bank Voltage (V) | Battery Bank SOC (%) | Cell Inverter Power (kW) |
| 1   | 884 | 46.7 | 166 | 876 | 31.3 | 254 |
| 2   | 882 | 46.3 | 167 | 882 | 31.3 | 229 |
| 3   | 890 | 46.7 | 167 | 869 | 31.2 | 117 |
| 4   | 886 | 46.6 | 166 | 853 | 31.2 | 0 |
| 5   | 889 | 46.3 | 166 | 873 | 31.2 | 266 |
| 6   | 882 | 46.3 | 164 | 861 | 27.3 | 276 |

As shown in Figure 20, the maximum deviation of the battery bank under RPR mode is 0.4%. Experimental results confirmed that the output of each cell inverter rotated at 100 ms cycles, as shown in the simulations, at which point, the power of each battery bank was charged equally at 166 kW. On the other hand, as shown in Figure 21, the maximum deviation of the battery bank under ASS mode is 4%. However, as shown in the experimental results, the power of each cell inverter is charging differently depending on the PCS condition and the SOC condition of each battery bank.

The change of the battery balancing mode is set through the hysteresis band. Changing mode by hysteresis band operates in the ASS mode when the battery bank SOC deviation is 5.0% or higher. It returns to the RPR mode when the battery bank SOC deviation is less than 2.0%. If the bandwidth of the hysteresis band is too narrow, the deviation in the battery bank will be smaller, making it possible to use the battery bank efficiently. However, it has the disadvantage of increasing the frequency of balancing mode transitions. On the other hand, if the bandwidth of the hysteresis band is too wide,
it can reduce the frequency of balancing mode transitions. The drawback is that it is difficult to use battery banks efficiently.

Figure 22 shows output results when the PCS is operated from 500 kW to 2000 kW. The PCS power command is given by the inclination of 200 kW/s due to the power acceptability problems in tramway. The experimental results shown in Figure 22 are verification results of the waveform to the output voltage and current of the single-phase 13-level multi-level PCS for the power command. The output voltage and current of the PCS can be seen to be close to the sinusoidal waveform, as shown in the experimental results. In addition, the stable power to tramway is supplied without transient characteristics. It depends on the application of the slope in case of changed power command.

![Figure 22](image)

Yellow: PCS output voltage
Green: PCS output current
Pink: Cell inverter#1 ac-link voltage
Blue: Cell inverter#1 dc-link current

**Figure 22.** Results in controlling output variation: (a) 500 kW, (b) 1000 kW, (c) 1500 kW, (d) 2000 kW.

Table 6 shows operation data of PMS after applying the peak power reduction algorithm of the HSRS for a week. The PMS was configured to manage the peak power of the substation below 24 MW by using the 6 MW PCS with 2.68 MWh battery as in the simulation. As the experimental results show, the peak power was 23,090 kW on July 10 with the operation of the peak power reduction system. If the peak power reduction system was not operated, the peak power during that period might be 25,689 kW on July 14.
Table 6. Results of PMS Weekly Operational Data Analysis (KEPCO * I-Smart Interlink Analysis Data).

| Date (month/day) | Without Peak Power Management (kW) | With Peak Power Management (kW) | Peak Power Savings (kW) | Peak Power Savings Rate |
|------------------|------------------------------------|--------------------------------|-------------------------|-------------------------|
| 7/10             | 25,337                             | 23,090                         | 2247                    | 8.87%                   |
| 7/11             | 24,471                             | 21,738                         | 2733                    | 11.2%                   |
| 7/12             | 24,819                             | 20,536                         | 4283                    | 17.3%                   |
| 7/13             | 23,371                             | 20,666                         | 2705                    | 11.6%                   |
| 7/14             | 25,689                             | 22,424                         | 3265                    | 12.7%                   |
| 7/15             | 24,384                             | 22,738                         | 1646                    | 6.75%                   |

* KEPCO: Korea Electric Power Corporation.

Figure 23 shows a detailed analysis of the PMS operation status data for July 14 from the operation data in Table 6. In Figure 23, the red solid line is the expected peak power when the peak reduction device is not activated, and the blue solid line is the actual generated peak power when the peak reduction device is operated. The blue bar represents the charge and discharge power of the peak reduction device.

6. Conclusions

This paper proposed the single-phase 13-level PCS for peak power reduction of HSRS. The GRG optimization algorithm was applied to the PMS for the management of peak power. The PCS is...
the configuration of a single-phase 3100 V, 2 MVA, 13-level H-bridge multi-level inverter, which has excellent power quality. In addition, it is easy to serialize by voltage. Moreover, the DC bus power of each cell inverter was supplied by lithium-ion batteries. The phase detector and power controller for the control of a single-phase PCS based on the virtually coordinated axes using an all-pass filter were proposed to be robust to external disturbances with fast response characteristics. This study also proposed the ASS method, which changes the switching depending on the operation state of PCS and the SOC of the battery to minimize battery imbalance by controlling each cell inverter of the H-bridge.

The validity of the proposed system was verified by PSiM simulation and experiments. Especially, the experiment was run for a week with a 6 MW PCS and 2.68 MWh batteries as a demo system at one HSRS of KORAIL under commercial operation. As the results of the operation showed, the PMS accurately predicted the peak power generation time of the substation and managed the peak power of the substation within the target peak value of 24,000 kW. The proposed PCS was supplied accurately from the PMS power command through the phase detection controller and the power controller. In case of voltage deviation of each battery bank, the RPR mode and ASS mode were automatically switched by the battery voltage balancing controller to control the voltage. Therefore, each battery bank could use the SOC from 5% to 95% practically. In the future, it is necessary to continuously obtain operation data to ensure the reliability and stability of the performance and operation of the proposed system.

**Author Contributions:** K.-m.K. won designed the study, implemented the simulations and experiments. J.C. advised the data analyses and edited the manuscript.

**Funding:** This research received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Albrecht, T. Reducing Power Peaks and Energy Consumption in Rail Transit Systems by Simultaneous Train Running Time Control. *WIT Trans. Built Environ.* 2004, 74, 885–894.
2. Gu, Q.; Tang, T.; Cao, F.; Reza, H. Peak Power Demand and Energy Consumption Reduction Strategies for Trains under Moving Block Signalling System. *Math. Probl. Eng.* 2013, 2013, 940936. [CrossRef]
3. Kim, J.R.; Lee, C.M.; Chang, S.H. Investigation Voltage Profile and Countermeasure under Extended Feeding Condition. In Proceedings of the Annual Conference of the Korea society for railway, Mokpo, Korea, 17–19 May 2012; pp. 1563–1568.
4. Lee, S.H.; Park, B.H. Developing the Train Schedule by Micro Simulation Method. In Proceedings of the Annual Conference of the Korea society for railway, Jeju, Korea, 11–12 May 2017; pp. 538–546.
5. Son, G.H.; Choi, K.H.; Kim, I.S.; Jung, H.S. A Study on Unbalance Compensation Using SVC in Electric Railway Feeding System. In Proceedings of the Annual Conference of the Korea society for railway, Jeju, Korea, 20–21 October 2011; pp. 3124–3132.
6. Kim, Y.H.; Kim, B. The Reactive Power Compensation for a Feeder by Control of the Power Factor of PWM Converter Trains. *J. Korean Soc. Railw.* 2014, 17, 171–177. [CrossRef]
7. Kwon, K.M.; Song, Y.S.; Choi, J.H. 6MVA Single-Phase APF for High Speed Train Line in Korea. In Proceedings of the 2nd IEEE Conf. on Power Engineering and Renewable Energy (ICPERE), Bali, Indonesia, 9–11 December 2014; pp. 31–36.
8. Steiner, J.; Scholten, J. Energy Storage on Board of Railway Vehicles. In Proceedings of the European Conference on Power Electronics and Applications, Dresden, Germany, 11–14 September 2005; pp. 1–10.
9. Jarnut, M.; Kaniewski, J.; Protsiuk, V. Energy Storage System for Peak-Power Reduction of Traction Substation. In Proceedings of the 2018 Innovative Materials and Technologies in Electrical Engineering (i-MITEL), Sulecin, Poland, 18–20 April 2018; pp. 1–5.
10. Lee, H.S.; Jung, S.M.; Cho, Y.S.; Yoon, D.H.; Jang, G.S. Peak Power Reduction and Energy Efficiency Improvement with the Superconducting Flywheel Energy Storage in Electric Railway System. *Phys. C Supercond.* 2013, 494, 246–249. [CrossRef]
11. Iannuzzi, D. Improvement of the Energy Recovery of Traction Electrical Drives using Supercapacitors. In Proceedings of the 2008 13th International Power Electronics and Motion Control Conference, Poznan, Poland, 1–3 September 2008; pp. 1492–1497.

12. Teshima, M.; Takahashi, H. Lithium-ion Battery Application in Traction Power Supply System. In Proceedings of the 2014 International Power Electronics Conference, Antalya, Turkey, 21–24 September 2014; pp. 1068–1072.

13. Jung, S.M.; Lee, H.S.; Kim, K.S.; Jung, H.S.; Kim, H.C.; Jang, K.S. A Study on Peak Power Reduction using Regenerative Energy in Railway Systems through DC Subsystem Interconnection. J. Electr. Eng. Technol. 2013, 8, 1070–1077. [CrossRef]

14. Hayashiya, H.; Suzuki, T.; Hino, M.; Harada, D.; Tojo, M. Effect Evaluation of Li-ion Battery for Regenerative Energy Utilization in Traction Power Supply System. In Proceedings of the 17th European conference on Power Electronics and Applications, Geneva, Switzerland, 8–10 September 2015; pp. 1–9.

15. Li, Y.W.; Vilathgamuwa, D.M.; Loh, P.C. A Grid-Interfacing Power Quality Compensator for Three-phase Three-Wire Microgrid Applications. IEEE Trans. Power Electron. 2006, 21, 1021–1031. [CrossRef]

16. Baccino, F.; Conte, F.; Grillo, S.; Massucco, S.; Silvestro, F. An Optimal Model-Based Control Technique to Improve Wind Farm Participation to Frequency Regulation. IEEE Trans. Sustain. Energy 2015, 6, 993–1003. [CrossRef]

17. Andrenacci, N.; Chiodo, E.; Lauria, D.; Mottola, F. Life Cycle Estimation of Battery Energy Storage Systems for Primary Frequency Regulation. Energies 2018, 11, 3320. [CrossRef]

18. Chang, S.H.; Kim, J.R.; Hong, J.S.; Oh, K.H.; Kim, J.H. A Study on Electric Circuit Modeling and Analysis for AC Railway System. J. Korean Soc. Railw. 2000, 3, 219–228.

19. Katirael, F.; Iravani, M.R. Power Management Strategies for a Microgrid with Multiple Distributed Generation Units. IEEE Trans. Power Syst. 2006, 21, 1821–1831. [CrossRef]

20. Cho, K.H.; Kim, S.K.; Kim, E.S. Optimal Capacity Determination Method of Battery Energy Storage System for Demand Management of Electricity Customer. Trans. KIEE 2013, 62, 21–28.

21. Byeon, G.S.; Kim, J.H.; Kim, S.K.; Cho, K.H.; Lee, B.G. Development of Daily Operation Program of Battery Energy Storage System for Peak Shaving of High-Speed Railway Substations. Trans. KIEE 2016, 65, 404–410.

22. Tengfei, W.; Yongqiang, Z. Analysis and Comparison of Multicarrier PWM Schemes Applied in H-bridge Cascaded Multi-level Inverters. In Proceedings of the 5th IEEE Conference on Industrial Electronics and Applications, Taichung, Taiwan, 15–17 June 2010.

23. Nagar, S.; Khan, S.; Singh, B. Performance of Cascaded Diode Bridge Integrated H-Bridge 13 Level Multilevel Inverter. In Proceedings of the 2017 Recent Developments in Control, Automation & Power Engineering (RDCAPE), Noida, India, 26–27 October 2017; pp. 399–403.

24. Youssef, B.; Ahmed, N.; Sanaa, H.; Mohamed, H.; Ahmed, F. Simulation of Cascaded H-Bridge Multilevel Inverter with Several Multicarrier Waveforms and Implemented with PD, POD and APOD Techniques. In Proceedings of the 2017 International Renewable and Sustainable Energy Conference (IRSEC), Tangier, Morocco, 4–7 December 2017; pp. 1–6.

25. Chung, S.K. A Phase Tracking System for Three Phase Utility Interface Inverter. IEEE Trans. Power Electron. 2000, 15, 431–438. [CrossRef]

26. Karimi-Ghartemani, M. A Novel Three-phase Magnitude-phase-locked Loop System. IEEE Trans. Circuits Syst. 2006, 53, 1792–1802. [CrossRef]

27. Karimi-Ghartemani, M. A Unifying Approach to Single-Phase Synchronous Reference Frame PLLs. IEEE Trans. Power Electron. 2013, 28, 4550–4556. [CrossRef]

28. Astrom, K.J.; Hagglund, T. PID Controllers Theory Design, and Tuning, 2nd ed.; ISA: Durham, NC, USA, 1995; ISBN 9781556175169.

29. Akagi, H.; Watanabe, E.H.; Aredes, M. Instantaneous Power Theory and Applications to Power Conditioning, 1st ed.; John Wiley & Sons, Inc.: Hoboken, NJ, USA, 2007; ISBN 9780470107614.

30. Choi, S.Y.; Kim, R.Y.; Kwon, H.N.; Song, J.W. The Control of Single Phase Inverter System DQ Modeling. In Proceedings of the Annual Conference of KIEP, Hoengseong, Korea, 14–16 July 2003; pp. 602–605.

31. Ebrahimi, M.; Khajehoddin, S.A.; Karimi-Ghartemani, M. Fast and Robust Single-phase DQ Current Controller for Smart Inverter Applications. IEEE Trans. Power Electron. 2016, 31, 3968–3976. [CrossRef]

32. Kim, S.H. AC, DC, BLDC Motor Control, 4th ed.; D.B. Info: Seoul, Korea, 2014; ISBN 9788980002399.
34. Wu, B. *High-Power Converters and AC Drives*, 1st ed.; John Wiley & Sons, Inc.: Hoboken, NJ, USA, 2006; ISBN 9780471731719.

35. Negash, M.F.; Mantathi, U.B. Development of 7-level Cascaded H-bridge Inverter Topology for PV applications. In Proceedings of the International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 3–5 March 2016; pp. 1847–1852.

36. Dekka, A.; Wu, B.; Zargari, N.R. A Novel Modulation Scheme and Voltage Balancing Algorithm for Modular Multilevel Converter. *IEEE Trans. Ind. Appl.* 2016, 52, 432–443. [CrossRef]

37. Park, Y.G.; Kwon, K.M.; Lim, S.S.; Park, J.B. Electric Bill Minimization Model and Economic Assessment of Battery Energy Storage Systems Installed in a Non-residential Customer. *Trans. KIEE* 2016, 65, 1347–1354.

© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).