Performance Enhancement of Pentacene-Based Organic Thin-Film Transistors Using a High-K PVA/Low-K PVP Bilayer as the Gate Insulator

Ching-Lin Fan 1,2,*, Hou-Yen Tsao 1, Yu-Shien Shiah 1, Che-Wei Yao 1 and Po-Wei Cheng 1

1 Graduate Institute of Electro-Optical Engineering, National Taiwan University of Science and Technology, 43 Sec. 4, Keelung Road, Taipei 106, Taiwan; ohye0220@gmail.com (H.-Y.T.); joshshiah@gmail.com (Y.-S.S.); ja5191111@gmail.com (C.-W.Y.); b380424@gmail.com (P.-W.C.)
2 Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, 43 Sec. 4, Keelung Road, Taipei 106, Taiwan
* Correspondence: clfan@mail.ntust.edu.tw; Tel.: +886-2-27376374

Abstract: In this study, we proposed using the high-K polyvinyl alcohol (PVA)/low-K poly-4-vinylphenol (PVP) bilayer structure as the gate insulator to improve the performance of a pentacene-based organic thin-film transistor. The dielectric constant of the optimal high-K PVA/low-K PVP bilayer was 5.6, which was higher than that of the single PVP layer. It resulted in an increase in the gate capacitance and an increased drain current. The surface morphology of the bilayer gate dielectric could be suitable for pentacene grain growth because the PVP layer was deposited above the organic PVA surface, thereby replacing the inorganic surface of the ITO gate electrode. The device performances were significantly improved by using the bilayer gate dielectric based upon the high-K characteristics of the PVA layer and the enlargement of the pentacene grain. Notably, the field-effect mobility was increased from 0.16 to 1.12 cm²/ (Vs), 7 times higher than that of the control sample.

Keywords: organic TFT; pentacene; gate dielectric; high-K; field-effect mobility; surface morphology

1. Introduction

Pentacene-based organic thin-film transistors (OTFTs) have recently attracted much attention because of their potential for use in flexible displays, large-area chemical sensors for artificial skin applications, and radio-frequency power transmission devices [1–5]. Conventionally, the pentacene channel combined with poly-4-vinylphenol (PVP) as the gate insulator has been recognized as the most adequate construction for OTFTs [6]. However, the relatively low dielectric constant (low-K) of PVP may necessitate excessive power consumption in order to achieve sufficient operational capability [7]. To overcome this obstacle requires either increasing the gate dielectric capacitance with the reduced thickness of the dielectric or fabricating OTFTs with high dielectric constants (high-K) [8,9]. However, the thickness reduction of the organic dielectric rapidly increases the defects and pinholes in the dielectric, leading to degradation of the device. Low polymer-based dielectric thicknesses can induce pinholes as the substrate coverage by dielectric layers may not be homogeneous upon their deposition [10]. Accordingly, the adoption of high-K material appears to be a better solution [11,12]. The double-layer dielectric made of yttrium oxide and a PVP layer may provide a better combination [13]. Due to their flexible applicability and excellent film growth properties [14], pentacene thin-film transistors were fabricated and characterized with PVA thin films used as a gate dielectric [15]. Similar to the PVP dielectric, the organic PVA is a polar polymer with abundant hydroxyl –OH groups; however, the natural hydrophilicity of this polymer may result in increased difficulty when using a pentacene film on a PVA surface [16]. Therefore, an appropriate curing procedure for cross-linking the –OH group should be introduced to the sequential fabrication process to eliminate –OH groups of the PVA and enhance the grain growth of the pentacene.
film. From the perspective of curing, the use of various cross-linking agents including dichromate [17], boric acid [18], and ammonium bicarbonate [19] have been reported in a number of earlier research papers. Nevertheless, most of the reported cross-linking agents possess highly toxic characteristics likely to cause significant damage to the human body. As a result, double-stacked insulators consisting of a high-K PVA layer without cross-linking, combined with a cross-linking low-K PVP layer, can be used. The previously reported cross-linking agents are not only highly toxic to humans but also require an additional process for the cross-linking step. As a result, our proposed double-stacked insulators with high-K PVA/low-K PVP can be conducted to overcome these issues.

In this study, we used a low-K PVP layer above a high-K PVA layer as the bilayer gate dielectric (high-K PVA/low-K PVP) to facilitate the grain growth of a pentacene film. Consequently, the performance of devices is improved by using the hydrophobic PVP layer and a PVA layer with high-K characteristics. In addition, the surface morphology of the bilayer gate dielectric (high-K PVA/low-K PVP) allows more suitable growth of the pentacene grain because the PVP layer is deposited above the organic PVA surface instead of an inorganic ITO gate surface. Compared with other similar papers, the improved $u_{FE}$ in our study is about $1.12 \text{ cm}^2/\text{Vs}$, significantly better than that of the reported papers previously [19–22]. The obvious performance improvement can be attributed to the high-K PVA/low-K PVP bilayer structure based upon the high-K characteristics of PVA and the hydrophobic surface of PVP. This led to an increased drain current and an enlarged pentacene grain size, which in turn resulted in improved performances. Thus, it is believed that the proposed high-K PVA/low-K PVP structure is a good candidate for performance improvement because it can not only improve the device performances but also provide the advantages of a simple process, low cost, and the avoidance of the cross-linking process of PVA using toxic agents, in comparison with similar reports [17–22].

2. Materials and Methods

The glass substrate with an indium tin oxide (ITO resistivity: 20–40 $\Omega \cdot \text{cm}$) layer was prepared as a gate electrode of the bottom-gate top-contact device. The sequential PVA and PVP dielectric layers were spin-coated on the ITO glass. For the first PVA dielectric layer, we dissolved PVA (molecular weight = 46,000–186,000) in different weight percentages (25, 16, and 12 wt%) and baked these in a vacuum oven at 130°C for 1 h to reduce the –OH groups. For the second PVP layer, PVP powder was mixed with poly (melamine-co-formaldehyde) methylated (PMF) in the propylene-glycol-monomethyl-ether-acetate (PGMEA) solvent, which then went through a cross-linking procedure in a vacuum oven at 180 °C for 1 h to manufacture the PVP layer (PVP/PMCF/PGMEA = 2:1:20). Next, a shadow mask patterned a 50 nm thick pentacene (Aldrich Chem. Co., Milwaukee, WI, USA, 99% purity) layer, which was deposited onto the dielectric layer by vacuum thermal evaporation. The evaporation rate was 0.1 $\text{Å}/\text{s}$ without the additional substrate heating. Finally, silver source/drain electrodes were deposited by thermal evaporation. Figure 1a,b indicates the cross-section structure of the fabricated OTFT with a high-K PVA/low-K PVP bilayer gate dielectric and a PVA or PVP single gate dielectric. Control samples were also fabricated using a single dielectric layer of PVA or PVP, respectively, and metal–insulator–metal (MIM) capacitors, which compared capacitance measurements.
3. Results and Discussion

To conduct the proposed idea, we first needed to examine the thickness of the dielectric layer since capacitance was strongly correlated with the thickness of the dielectric, based on Equations (1) and (2):

$$C = \frac{\varepsilon_0 kA}{t}$$  \hspace{1cm} (1)

$$C_{\text{Total}} = \frac{1}{\left[\frac{1}{C_{\text{PVA}}} + \frac{1}{C_{\text{PVP}}}\right]}$$  \hspace{1cm} (2)

where $C$ is the capacitance of the gate insulator layer, $A$ is the electrode area, $\varepsilon_0$ is the vacuum dielectric constant, and $t$ is the thickness of the dielectric layer. Generally, the adhesion of the PVA solution was controlled by the PVA concentration, the main factor for the thickness of PVA under the same rotation speed. Thus, we prepared different concentrations of PVA solution to acquire an optimal value for the capacitance of PVA. The different thicknesses with the various PVA concentrations, including 25, 16, and 12 wt%, were estimated to be 1380 nm, 510 nm, and 300 nm, respectively, as shown in Figure 2. As previously mentioned, organic dielectric thickness suffers from severe performance degradation through the thickness reduction process and then induces complexity to the...
Therefore, we fixed the thickness of the second PVP dielectric layer at about 500 nm, which was a reasonable value for OTFT fabrication.

Figure 2. SEM images of the bilayer gate dielectric with the different PVA concentrations: (a) 25%, (b) 16%, and (c) 12% weight percentages and a PVP layer of 500 nm.

Figure 3 shows the capacitance for different concentrations of PVA combined with PVP of 500 nm. It demonstrates the negative correlation between film thickness and capacitance. The frequency of capacitance measurement was 1 kHz. The dielectric constant of the high-K PVA/low-K PVP bilayer with the PVA concentration at 12 wt% using Equations (1) and (2) was calculated to be 5.6. The calculated dielectric constant of the high-K PVA/low-K PVP bilayer structure was smaller than that of the single PVA layer, which was reported to be 9.2 [24] and was larger than that of the single PVP layer, which was reported to be about 3.5 [25]. Thus, the proposed high-K PVA/low-K PVP bilayer structure could obviously increase the effective capacitance in comparison to that attained with the single PVP layer, resulting in an increased drain current [11,12].
The hydroxyl (–OH) groups are known to be preferentially bonded with those in PMF through the curing step, which is called a cross-linking process. Therefore, the cross-linking efficiency can be evaluated by Fourier transform infrared (FTIR) to measure the number of –OH groups. Figure 4 shows the FTIR measurement of the bilayer gate dielectric with various PVA concentrations combined with the PVP layer of 500 nm. The –OH peaks can be observed at around 3200 cm\(^{-1}\)–3500 cm\(^{-1}\). It is found that the number of –OH groups can be obviously reduced for thinner dielectric films with PVA (12 wt%)/PVP, as shown in Figure 4. The reduction of –OH groups might be due to fewer –OH groups within the thinner dielectric films, which led to more efficient –OH elimination through the baking process [26]. Thus, the PVA concentration of 12 wt% provided the most suitable parameters in our study.

Figure 5 shows the transfer characteristics (\(I_{DS}-V_{GS}\)) of the OTFT with the PVA (12 wt%)/PVP bilayer gate insulator, single PVA gate layer, and single PVP gate layer, all of which were measured at a drain voltage (\(V_{DS}\)) of −20 V. Figure 5b shows the gate leakage current of the device with a high-K PVA/low-K PVP bilayer is significantly decreased by about four orders of magnitude than that of the device with the single PVA structure. Additionally, the gate current with a high-K PVA/low-K PVP bilayer is comparable to that with a single PVP layer. Figure 5c,d shows the output curves (\(I_{DS}-V_{DS}\)) of the devices with high-K PVA/low-K PVP and PVP dielectrics, respectively, as a function of drain/source voltage (\(V_{DS}\)) for gate/source voltages (\(V_{GS}\)) of 0, −10, −20, and −30 V. As a result, the output current (\(I_{DS}\)) of the devices with a high-K PVA/low-K PVP bilayer gate insulator is obviously larger than that of the devices with PVP dielectric layer. Thus, the proposed scheme with a high-K PVA/low-K PVP bilayer as a gate insulator will be a good candidate, which is not only for improving the electrical characteristics of the pentacene-based OTFTs but also for acting as a good gate insulator with reduced gate leakage current. The field-effect mobility and threshold voltage were calculated in the saturation region by fitting the \(I_{DS}\) curve based on Equation (3):

\[
I_{DS} = \frac{1}{2} \mu_{FE} C_{i} W/L (V_{GS} - V_{TH})^2
\]

\(3\)
where $\mu_{FE}$ is the field-effect mobility, $C_i$ is the capacitance density of the gate insulator, $V_{TH}$ is the threshold voltage, and $W$ (width) and $L$ (length) are the dimensions of the semiconductor channel defined by the source and drain electrodes.

$$IDS = \frac{1}{2} \mu_{FE} C_i W/L (V_{GS} - V_{TH})^2 \quad (3)$$

Figure 4. FTIR measurement of the bilayer gate dielectric with different PVA concentrations combined with a PVP of 500 nm.

Figure 5. Cont.
Figure 5. Cont.
The maximum and minimum values of drain current measured at a drain voltage of –20 V were designated as \( I_{ON} \) (on-current) and \( I_{OFF} \) (off-current), respectively. It was found that the device performance was significantly improved by the use of the high-K PVA/low-K PVP bilayer gate dielectric. The total electrical parameters are listed in Table 1. In comparison to the conventional device with a PVP dielectric layer, the field-effect mobility (\( \mu_{FE} \)) of the device with a high-K PVA/low-K PVP bilayer dielectric layer was significantly increased from 0.16 to 1.12 \( \text{cm}^2/(\text{Vs}) \). In addition, the threshold voltage (\( V_{TH} \)) and \( I_{ON}/I_{OFF} \) ratio were also obviously improved. It is believed that the increased gate dielectric constant is one of the main factors contributing to performance improvement. The large gate capacitance can result in more charge per area unit in the channel region for a given gate bias [11,12]. We presumed that the grain size of pentacene would also contribute to improved mobility.

Table 1. Electrical parameters of the devices with various gate dielectrics.

| Insulator Layer | \( V_{TH} \) (V) | Mobility (\( \text{cm}^2/(\text{Vs}) \)) | S.S. (V) | \( I_{ON}/I_{OFF} \) Ratio |
|-----------------|----------------|-----------------|--------|------------------|
| PVA             | NA             | NA              | NA     | NA               |
| PVP             | –9.4           | 0.16            | 3.94   | \( 4.99 \times 10^3 \) |
| PVA/PVP         | –8.6           | 1.12            | 1.41   | \( 1.21 \times 10^5 \) |

It was also found that the device with a single PVA dielectric did not show the switching characteristics of a semiconductor. Because of that, the hydrophilic surface of PVA results in poor surface conditions, which inhibits the growth of the pentacene grain. It has been reported [27] that the hydrophilic condition can be represented by the measured contact angle of the surface. The contact angle of the samples with a single PVA, single PVP, and bilayer high-K PVA/low-K PVP, respectively, were measured using the sessile drop method, as shown in Figure 6. The single PVA sample presented a low contact angle of 35.92\(^\circ\), which represented the hydrophilic surface. Yu et al. [28] proposed...
that the hydrophilic surface inhibits the growth of pentacene causing a small grain size, resulting in high-density grain boundary defects, leading to poor carrier transportation. The contact angles of the single PVP and high-K PVA/low-K PVP surfaces were similar and comparable at 69.03° and 66.54°. The contact angle of the single PVP and high-K PVA/low-K PVP surfaces showed greater hydrophobic activity than that of the single PVA surface. Table 2 shows the contact angles of DI water and diiodomethane and the surface energies of gate insulators. The $\gamma_d$ and $\gamma_p$ represent dispersion and polar components of the surface energy ($\gamma$), respectively. It shows the surface energy values, 72.57 mJ/cm², 52.95 mJ/cm², and 50.90 mJ/cm² for High-K PVA, high-K PVA/low-K PVP, and low-K PVP, respectively. The decreased surface energy of the PVA/PVP bilayer is comparable to that of the PVP layer due to the removal of –OH groups from the PVP by the cross-linking process. It is noted that the surface energy of PVA is higher than that of PVA/PVP or PVP layers due to lots of –OH groups. It is also consistent with the measured contact angles in Figure 6 because the smaller contact angle represents the higher surface energy. The smaller contact angle and higher surface energy of PVA show the hydrophilic surface with OH groups, which could result in a stronger interaction between the dielectric surface and the pentacene molecules during the deposition to inhibit the growth of the pentacene grain.

In contrast, pentacene exhibits large grains when grown on the hydrophobic insulator surface with a high contact angle and low surface energy.

![Contact Angle Images](image_url)

Figure 6. Cont.
Table 2. Contact angles and surface energies of the different gate insulators. The dispersion and polar components of the surface energy are represented as $\gamma^d$ and $\gamma^p$, respectively.

| Insulator Layer | DI Water | Diiodomethane | $\gamma^d$ (mJ/m$^2$) | $\gamma^p$ (mJ/m$^2$) | $\gamma$ (mJ/m$^2$) |
|-----------------|----------|----------------|----------------------|----------------------|---------------------|
| PVA             | 29.29    | 22.71          | 46.93                | 25.64                | 72.57               |
| PVA/PVP         | 66.54    | 26.50          | 45.60                | 7.35                 | 52.95               |
| PVP             | 69.03    | 29.80          | 44.30                | 6.60                 | 50.90               |

Figure 7 shows that the PVA layer has the smallest grain size and is also consistent with the smallest contact angle. The average grain sizes of pentacene were 1.58 and 2.16 $\mu$m for the PVP dielectric layer and the high-K PVA/low-K PVP bilayer, respectively. Since the PVP layer of the high-K PVA/low-K PVP bilayer was deposited onto the organic PVA layer instead of the inorganic ITO surface as shown in Figure 1a,b, it was presumed that the surface morphology of the high-K PVA/low-K PVP bilayer gate dielectric was more suitable than that of the PVP single layer. Thus, the more suitable surface morphology of the high-K PVA/low-K PVP bilayer could significantly increase the pentacene grain size, which also caused the obviously improved $\mu_{FE}$ of the device with a high-K PVA/low-K PVP bilayer. It is well known that there are numerous traps in the grain boundary of the polycrystalline pentacene film. The film with the larger grain size has a reduced amount of grain boundary, resulting in a reduced number of traps in the film. In regard to the correlation between mobility and grain size, many reports have described the mechanism [29,30]. Matsubara et al. found that carrier mobility corresponds to crystalline domain size [29,30], which is consistent with our study.

In summary, as shown in Figure 5, the device performances were significantly improved by the proposed high-K PVA/low-K PVP bilayer structure based upon the high-K characteristics of PVA and the hydrophobic surface of PVP. This led to an increased drain current and an enlarged pentacene grain size, which in turn resulted in improved performances. Figure 3 shows the optimal values of the gate capacitance to acquire the dielectric constant of 5.6 for the high-K PVA/low-K PVP bilayer structure. As shown in Figure 6, the larger contact angle of the high-K PVA/low-K PVP bilayer structure showed greater hydrophobic activity than that of the single PVA surface, which resulted in the enlarged grain sizes shown in Figure 7. We presume that the increased gate capacitance will cause an increased drain current, and the enlarged grain size will result in improved field-effect mobility. The result clearly points out that using a high-K PVA/low-K PVP bilayer enhances pentacene growth, this provides the formation of material with large grains that could potentially lead to the low presence of defects and significantly improve performances by...
the point of view of mobility. Nevertheless, the presence of OH ions can be reduced by tuning the proper weight percentage of PVA with respect to PVP, as shown in Figure 4.

Figure 7. Cont.
Figure 7. Grain size of the pentacene layer on different dielectric surfaces: (a) PVA, (b) PVP, (c) high-K PVA/low-K PVP. The average grain sizes are 0.24 μm, 1.58 μm, and 2.16 μm, respectively.

4. Conclusions

Herein, we demonstrated the use of the high-K PVA/low-K PVP bilayer structure as a gate insulator of an OTFT to achieve improvements in device performance. The dielectric constant of the bilayer gate dielectric is about 5.6, which was constructed by a PVA (12 wt%) of 300 nm combined with a PVP of 500 nm. The grain size of pentacene was enlarged from 0.24 to 2.16 nm for growth on the surface of the single PVA and the bilayer high-K PVA (12 wt%)/low-K PVP, respectively. Device performances were significantly improved by use of the high-K PVA (12 wt%)/low-K PVP bilayer gate insulator, especially in the improved mobility, which is 7 times higher than that of a conventional device. We presume that the increased dielectric constant can cause increased drain current as a result of increased gate capacitance. Increased mobility is attributed to the enlarged pentacene grain size because the high-K PVA/low-K PVP bilayer layer has a more hydrophobic surface compared to the single PVP layer. It is believed that the high-K PVA/low-K PVP bilayer structure used as the gate insulator of the OTFT will lead to improved device performance.

Author Contributions: Conceptualization, C.-L.F. and H.-Y.T.; methodology, C.-L.F.; validation, Y.-S.S., C.-W.Y. and P.-W.C.; formal analysis, H.-Y.T.; investigation, H.-Y.T.; resources, Y.-S.S.; data curation, C.-W.Y.; writing—original draft preparation, H.-Y.T.; writing—review and editing, C.-L.F.; visualization, Y.-S.S.; supervision, C.-L.F.; project administration, H.-Y.T. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the National Science Council of Taiwan under Contract No. NSC 110-2221-E-011-106.

Institutional Review Board Statement: Not applicable.
Informed Consent Statement: Not applicable.
Data Availability Statement: The data presented in this study are available on request from the corresponding author.
Acknowledgments: The authors would like to acknowledge the financial support of the National Science Council of Taiwan under Contract No. NSC 110-2221-E-011-106, and the corresponding author is grateful to H.-H. Wu, Syskey Technology Co., Ltd. (Taiwan), for his assistance in designing the fabrication system.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Fan, C.L.; Chiu, P.C.; Lin, C.C. Low-temperature-deposited SiO$_2$ gate insulator with hydrophobic methyl groups for bottom-contact organic thin-film transistors. *IEEE Electron Device Lett.* 2010, 31, 1485–1487. [CrossRef]

2. Fan, C.-L.; Lin, Y.-Z.; Lee, W.-D.; Wang, S.-J.; Huang, C.-H. Improved pentacene growth continuity for enhancing the performance of pentacene-based organic thin-film transistors. *Org. Electron.* 2012, 13, 2924–2928. [CrossRef]

3. Wei, C.-Y.; Adrieyanto, F.; Lin, Y.-J.; Li, Y.-C.; Huang, T.-J.; Chou, D.-W.; Wang, Y.-H. Pentacene-Based Thin-Film Transistors with a Solution-Process Hafnium Oxide Insulator. *IEEE Electron Device Lett.* 2009, 30, 1039–1041. [CrossRef]

4. Kang, B.; Jang, M.J.; Chung, Y.Y.; Kim, H.; Kwak, S.K.; Oh, J.H.; Cho, K.W. Enhancing 2D growth of organic semiconductor thin films with macroporous structures via a small-molecule heterointerface. *Nat. Commun.* 2014, 5, 1–7. [CrossRef] [PubMed]

5. Jang, K.S.; Kim, W.S.; Won, J.M.; Kim, Y.H.; Myung, S.; Ka, J.W.; Kim, J.-S.; Ahn, T.; Yi, M.H. Surface modification of polyimide gate insulators for solution-processed 2,7-didecyl [1]benzo[4,5]thieno[3,2-b][1]benzo[4,5]thiophene (C10-BTBT) thin-film transistors. *Phys. Chem. Chem. Phys.* 2013, 15, 950–956. [CrossRef]

6. Klauk, H.; Halik, M.; Zschieschang, U.; Schmid, G.; Radlik, W.; Weber, W. High-mobility polymer gate dielectric pentacene thin film transistors. *J. Appl. Phys.* 2002, 92, 5259–5263. [CrossRef]

7. Umeda, T.; Kumaki, D.; Tokito, S. High air stability of threshold voltage on gate bias stress in pentacene TFTs with a hy-droxyl-free organic polymer gate dielectric. *Org. Electron.* 2008, 9, 545–549. [CrossRef]

8. Wilk, G.D.; Wallace, R.M.; Anthony, J.M. High-K gate dielectrics: Current status and materials properties considerations. *J. Appl. Phys.* 2001, 89, 5243–5275. [CrossRef]

9. Han, C.Y.; Tang, W.M.; Leung, C.H.; Che, C.M.; Lai, P.T. High-mobility pentacene OTFT with TaLaO gate dielectric passivated by fluorine plasma. *Phys. Status Solidi (RRL)—Rapid Res. Lett.* 2014, 8, 866–870. [CrossRef]

10. Tsai, T.-D.; Chang, J.-W.; Wen, T.-C.; Guo, T.-F. Manipulating the Hysteresis in Poly(vinyl alcohol)-Dielectric Organic Field-Effect Transistors Toward Memory Elements. *Adv. Funct. Mater.* 2013, 23, 4206–4214. [CrossRef]

11. Dimitrakopoulos, C.D.; Malenfant, P.R.L. Organic thin film transistors for large area electronics. *Adv. Mater.* 2002, 14, 99–117. [CrossRef]

12. Ortiz, R.P.; Facchetti, A.; Marks, T.J. High-k Organic, Inorganic, and Hybrid Dielectrics for Low-Voltage Organic Field-Effect Transistors. *Chem. Rev.* 2009, 110, 205–239. [CrossRef]

13. Hwang, D.K.; Lee, K.; Kim, J.H.; Im, S.; Kim, C.S.; Baik, H.K.; Park, J.H.; Kim, E. Low-voltage high-mobility pentacene thin-film transistors with polymer/high-k oxide double gate dielectrics. *Adv. Mater.* 2006, 18, 243513. [CrossRef]

14. Chang, J.-W.; Hsu, W.-L.; Wu, C.-Y.; Guo, T.-F.; Wen, T.-C. The polymer gate dielectrics and source-drain electrodes on n-type pentacene-based organic field-effect transistors. *Org. Electron.* 2010, 11, 1613–1619. [CrossRef]

15. Liu, C.; Zhu, Q.; Jin, W.; Gu, W.; Wang, J. The ultraviolet-ozone effects on organic thin-film transistors with double polymeric dielectric layers. *Synth. Met.* 2011, 161, 1635–1639. [CrossRef]

16. Sekine, T.; Fukuda, K.; Kumaki, D.; Tokito, S. Highly stable flexible printed organic thin-film transistor devices under double strain conditions using semiconducting polymers. *Jpn. J. Appl. Phys.* 2015, 54, 04DK10. [CrossRef]

17. Mandal, S.; Katiyar, M. Processing and performance of organic insulators as a gate layer in organic thin film transistors fabricated on polyethylene terephthalate substrate. *Bull. Mater. Sci.* 2013, 36, 653–660. [CrossRef]

18. Wang, N.; Zhao, L.P.; Zhang, C.H.; Li, L. Water states and thermal processability of boric acid modified poly(vinyl alcohol). *Appl. Polym.* 2016, 133, 43246–43250. [CrossRef]

19. Lee, Y.-J.; Yoo, S.; Kim, Y.H.; Ka, J.-W.; Kim, Y.S.; Yi, M.H.; Jang, K.-S. Polyimide/polyvinyl alcohol bilayer gate dielectric layers. *J. Appl. Phys.* 2011, 109, 103510. [CrossRef]

20. Zhu, Q.; Jin, W.; Gu, W.; Wang, J. Solution-processed organic field-effect transistors with polymer/high-k oxide double gate dielectrics. *Adv. Mater.* 2009, 21, 2313–2318. [CrossRef]

21. Ruzgar, S.; Caglar, M. Use of bilayer gate insulator to increase the electrical performance of pentacene based transistor. *Synth. Met.* 2017, 232, 46–51. [CrossRef]

22. Singh, V.; Mazhari, B. Impact of scaling of dielectric thickness on mobility in top-contact pentacene organic thin film transistors. *J. Appl. Phys.* 2012, 111, 034905. [CrossRef]

23. Egginger, M.; Irimia-Vladu, M.; Schwödauer, R.; Tanda, A.; Frischauf, I.; Bauer, S.; Sariciftci, N.S. Mobile ionic impurities in poly(vinyl alcohol) gate dielectric: Possible source of the hysteresis in organic field-effect transistors. *Adv. Mater.* 2008, 20, 1018–1022. [CrossRef]

24. Zidan, H.M.; El-Ghamaz, N.A.; Abdelghany, A.M.; Lotfy, A. Structural and electrical properties of PVA/PVP blend doped with methylene blue dye. *Int. J. Electrochem. Sci.* 2016, 11, 9041–9056. [CrossRef]
26. Kim, T.H.; Han, C.G.; Song, C.K. Instability of threshold voltage under constant bias stress in pentacene thin film transistors employing polyvinylphenol gate dielectric. *Thin Solid Films* **2008**, *516*, 1232–1236. [CrossRef]

27. Fan, C.-L.; Shang, M.-C.; Hsia, M.-Y.; Wang, S.-J.; Huang, B.-R.; Lee, W.-D. Poly(4-vinylphenol) gate insulator with cross-linking using a rapid low-power microwave induction heating scheme for organic thin-film transistors. *APL Mater.* **2016**, *4*, 036105. [CrossRef]

28. Yu, A.; Qi, Q.; Jiang, P.; Jiang, C. The effects of hydroxyl-free polystyrene buffer layer on electrical performance of pentacene-based thin-film transistors with high-k oxide gate dielectric. *Synth. Met.* **2009**, *159*, 1467–1470. [CrossRef]

29. Matsubara, R.; Ohashi, N.; Sakai, M.; Kudo, K.; Nakamura, M. Analysis of barrier height at crystalline domain boundary and in-domain mobility in pentacene polycrystalline films on SiO$_2$. *Appl. Phys. Lett.* **2008**, *92*, 242108. [CrossRef]

30. Kwak, S.-Y.; Choi, C.G.; Bae, B.-S. Effect of Surface Energy on Pentacene Growth and Characteristics of Organic Thin-Film Transistors. *Electrochem. Solid-State Lett.* **2009**, *12*, G37–G39. [CrossRef]