Scaling Up Silicon Photonic-based Accelerators: Challenges and Opportunities

M. A. Al-Qadasi,1 L. Chrostowski,1,2 B. J. Shastri,3,4 and S. Shekhar1
1) The University of British Columbia, Vancouver, BC V6T 1Z4, Canada.
2) Steward Blusson Quantum Matter Institute, University of British Columbia, Vancouver, BC V6T 1Z4, Canada.
3) Queen’s University, Kingston, ON K7L 3N6, Canada.
4) Vector Institute, Toronto, ON M5G 1M1, Canada.

(Dated: 09 September 2021)

I. INTRODUCTION:

Vector matrix multiplication operations represent the core of artificial neural networks (ANNs) and other computing applications of hardware accelerators. ANNs are realized in digital complementary metal–oxide–semiconductor (CMOS) circuits with multiple processing elements implementing multiply and accumulate (MAC) operations which calculates the product of two numbers and adds the result to an accumulator. The processing elements can be arranged in a systolic architecture, where data is passed through connected processing elements in a rhythmic sequence, to perform MACs either spatially or temporally over several clock cycles.

Integrated silicon photonics (SiP) circuits have been popularly employed in high-speed links to move data at a rate of tens of Gb/s, where optical modulation is more efficient than electronic switching for transmitting data over significant distances. Optical modulation can be realized using Mach-Zehnder modulators (MZMs) or microring modulators (MRMs). MZMs are broadband and easily support complex modulation schemes. MRMs have significantly smaller footprint and power consumption. As a technology, the current generation of SiP has now matured with high volume shipments for datacenter transceivers from companies such as Intel and Cisco. SiP circuits comprising of Mach-Zehnder interferometers (MZIs) or microring resonators (MRRs) have been used also for other applications such as high-speed optical switches and filters.

SiP is also being used for computing applications where devices such as MZIs, MZMs, MRRs, and MRMs are used for computation in optical analog domain. These encompass inference and training accelerators used for machine learning and neuromorphic computing applications where convolution takes 80% of the total processing time. Other integrated optical configurations implemented using field-programmable photonic arrays were shown to carry out linear transformations for signal processing and control. Linear transformation circuits are also employed in Ising machines and photonic quantum computing processors.

In this Perspective, we describe the advantages and challenges of implementing MACs using SiP, and comment on how to address them. The paper is organized as follows: Section II and III describe the link budget, energy efficiency and scaling opportunities for SiP MACs implemented with MZM and MRM, respectively. Section IV explores the possible approaches to further improve SiP MAC systems. It introduces the ongoing research in the field of SiP that when fully realized, will lead to significant changes in the field of optical computing and communication. Section V concludes the paper.

II. MZM BASED SI-PHOTONIC IMPLEMENTATION

A. System Architecture

Fig. 1 illustrates an MZM-based SiP implementation of an optical accelerator. Using off-chip lasers, light is guided by a polarization-maintaining (PM) single mode fiber (SMF), gets coupled to the SiP chip via an edge coupler and then split to N parts. These parts are modulated by an array of N MZI modulators and fed into an N × N weight transformation (multiplication) matrix, \( W_{N \times N} \). The optical intensities at the MAC outputs, \( Y_{N \times 1} \), are thus described by the multiplication product of the input vector, \( V_{N \times 1} \) and the weight matrix, \( W_{N \times N} \), as:

\[
Y_{N \times 1} = W_{N \times N} V_{N \times 1}
\] (1)

In other words, the weight matrix performs linear transformation for the input vector, \( V_{N \times 1} \), and delivers \( N \) outputs, \( Y_{N \times 1} \), that are routed to an array of photodetectors (PDs). These PDs are then connected to the electrical components, including TIAs, main amplifiers, and sense amplifiers based comparators, which are either built in a separate...
CMOS/BiCMOS chip, or monolithically integrated with the SiP devices in the same process.

Singular value decomposition (SVD) is an effective approach to represent a given matrix as a factorization of multiple matrices. SVD decomposes a real matrix into a product of unitary matrices and a diagonal matrix. This is useful in the experimental realization of an N x N matrix topology in which the sequential product of rotation matrices represents the sequential arrangement of linear transformation units in the overall grid arrangement. A 2 x 2 linear transformation unit in the whole grid arrangement is practically implemented using a tunable beam splitter (TBS) as seen in Fig. 1. A TBS comprises of an MZI with a phase shifter (θ) in at least one of the arms, along with either an outer phase shifter (φ) or a tunable directional coupler. The transfer function for a single TBS can be described using the matrix representations ideal 50:50 beam splitters and lossless phase shifters as:

\[
T_{BS} = \frac{1}{2} \begin{bmatrix}
1 & i & e^{i\theta} & 0 \\
1 & -i & 0 & e^{i\theta} \\
i & 1 & 0 & 1 \\
1 & i & e^{i\theta} & 0
\end{bmatrix}
\]

\[
= i e^{\frac{i\theta}{2}} \begin{bmatrix}
e^{\phi} \sin(\frac{\theta}{2}) & e^{\phi} \cos(\frac{\theta}{2}) & 0 & 0 \\
e^{\phi} \cos(\frac{\theta}{2}) & -e^{\phi} \sin(\frac{\theta}{2}) & 0 & 1
\end{bmatrix}
\]

Thus, any arbitrary light redistribution can be obtained by changing θ and φ.

The SVD decomposition of the weight matrix can be described as:

\[
W = D \prod_{m,n} T_{m,n}
\]

where D is a diagonal matrix, and T_{m,n} represents the transformation matrix for a 2 x 2 node between two input terminals, m and n, within the N x N multiplication matrix given as:

\[
T_{m,n} = i e^{\frac{i\theta}{2}} \begin{bmatrix}
1 & 0 & \ldots & 0 & 0 \\
0 & 1 & \ldots & 0 & 0 \\
\ldots & \ldots & \ldots & \ldots & \ldots \\
0 & 0 & \ldots & 1 & 0 \\
0 & 0 & \ldots & 0 & 1
\end{bmatrix}
\]

B. Optical Network Link Budget

The photonic components shown in Fig. 1 are simulated in Cadence Spectre for 8 x 8 and 32 x 32 transformation matrix sizes to verify the optical link budget analysis. The optical components are modeled in Verilog-A to enable electronics-photonics co-simulation. The models of some of the components used in this paper are derived from, with some modifications to account for the laser electrical power consumption, the wall plug efficiency, n_{wg}, link losses, etc. The optical power of laser is set to 0 dBm to estimate the optical power at the output terminals of the network, incident on the PDs. Coupling light to the SiP chip introduces loss in the range of 0.6-to-3 dB based on the coupling scheme used. The overall coupling loss from the laser to the SiP chip is collectively estimated as 1.6 dB considering possible optimizations in the coupling efficiency. 1.6 dB is also a realistic estimate for photonic wire bonds (PWBs), an emerging technology which involves writing three-dimensional waveguides in a photosensitive polymer. PWBs have demonstrated efficient interfacing between the external sources to the silicon waveguide with coupling losses as low as 0.4 dB up to 1.7 dB. For an input vector size of N, light passes through log_{2}N splitters before modulation, resulting in a total insertion loss of 10log_{10}N + EL_{splitter}log_{2}N dB, where EL_{splitter} is the estimated excess loss for a single splitter and ranges between 0.01 dB to 0.5 dB. The estimated excess loss for beam splitters and combiners in this study is 0.01 dB. The overall attenuation in the silicon waveguide is a function of the depth of the network. The MZM based implementation is based on Clement’s arrangement which is composed of beam splitters and phase shifters that can be programmed to implement linear transformations. With an MZM representing one node in Clements arrangement, the waveguide attenuation can be approximated as N\eta_{wg}L_{MZI}, where \eta_{wg} represents the optical intensity attenuation in the Si waveguide and L_{MZI} is the length of an MZM arm, with chosen values of 3 dB/cm and 0.5 mm respectively. The insertion loss introduced by an MZM’s PN phase shifter is approximated as 1 dB/mm. The insertion loss through a node is dependent on the excess loss for cross and through states, EL_{cross} and EL_{thru}, respectively, both of which are typically <1 dB. For simplicity, two phase shifters connected by 3 dB adiabatic directional couplers (EL_{DC} ~ 0.1 dB) are assumed in this work for analysis.

To study the optical attenuation of the 8 x 8 MZM implementation shown in Fig. 1 and verify its functionality, all inputs, except for the uppermost terminal (m = 1), are driven by V_p voltage that creates a π phase shift difference between their MZM’s arms and null their outputs. As light is set to propagate through the uppermost input terminal, the optical depth is defined by the route passing through the diagonal TBS nodes with i = j.

For a rectangular mesh arrangement, the matrix optical depth is equal to N with a total number of N(N-1) optical crossings. Hence, the 8 x 8 matrix implementation shown in Fig. 1 has an optical depth of 8 with 28 crossings.

The total optical link budgets are calculated based on (5), where P_{SMF-atr}, P_{EC-IL}, P_{Si-atr}, P_{splitter-IL, EL}, P_{PS-IL}, P_{DC-IL} and P_{penalty} represent the attenuation introduced by the SMF fiber, fiber to chip coupling loss, silicon waveguide attenuation, splitter insertion and excess loss, phase shifters’ insertion loss, total adiabatic coupling insertion loss and network penalty, respectively. The network penalty takes into account further impairments due to extinction ratio, cross talk, inter-symbol interference (ISI) and laser relative intensity noise (RIN) which is caused by the random spontaneous emission over time.

\[
P_{O/p}(dBm) = P_{laser} - P_{SMF-atr} - P_{EC-IL}
- P_{Si-atr} - P_{splitter-IL, EL}
- N \cdot P_{PS-IL} - N \cdot P_{DC-IL} - P_{penalty}
\]
Fig. 2 shows the calculated optical power throughout $N \times N$ networks with different inputs vector sizes. The optical power of the laser is set to 0 dBm for ease of illustration. Besides the attenuation due to the splitting, it can be noticed that the losses introduced by the optical components in the multiplication matrix (i.e. directional couplers and phase shifters) pose a limitation for scaling the network due to the highly attenuated optical intensities reaching the outputs. Fig. 3 shows the optical intensities required at the analog front-end (AFE) to detect a signal with a resolution of $n_i/p$ bit. This is obtained by representing the desired output signal and current noises in terms of the received optical intensity as given in Eq. (5). The blue dotted lines represent the optical power at the matrix outputs and the corresponding bit resolution for a laser intensity of 10 dBm. It can be shown that the maximum achievable matrix size is $\sim 35 \times 35$ for binary networks operating at $DR = 10$ Gb/s. We revisit this calculation again in Section IID.

### C. Energy Efficiency

The total electrical power dissipation of the whole network comprises of the power consumed by the laser, input modulators, thermo-optic tuning of the matrix phase-shifters, and the AFE including PDs. Accordingly, for a configuration of size $N \times N$ operating at a data rate of $DR$, the energy efficiency ($J/Op$) can be calculated as:

$$E(J/Op) = \frac{P_{laser}}{\gamma \cdot 2N^2 \cdot DR} + \frac{NP_{i/p-drivers} + 2P_{mem-interface}}{2N^2 \cdot DR} + \frac{2(N-1)P_{mat-tuning} + P_{SOA} + P_{i/p-AFE}}{2N \cdot DR}$$

where $P_{laser}$, $P_{i/p-drivers}$, $P_{mem-interface}$, $P_{mat-tuning}$ and $P_{i/p-AFE}$ represent the electrical power dissipated due to the laser, input modulator drivers, data fetch interfacing circuits, matrix tuning and the output AFE circuits, respectively. $P_{SOA}$ represent the electrical power dissipated if a semiconductor optical amplifier (SOA) is used to recover the loss.

The factor $\gamma$ refers to the energy efficiency enhancement. It can be represented as $\gamma = \rho_{opt}^2 \rho_{SOA}$ where $\rho_{opt}$ represents the energy scaling due to the laser of precision factor, and will be described later in Section IID. $\rho_{SOA}$ represents the efficiency enhancement due to an SOA. Assuming an SOA introducing a gain of $\eta_{SOA}$ (in dB), the corresponding enhancement is $\rho_{SOA} = 10^{\frac{\eta_{SOA}}{10}}$. The use of an SOA is discussed later in Section IV, but it can be inferred from Eq. (6) that the use of an SOA always degrades the overall energy efficiency.

The amount of power dissipated by the laser is represented in terms of the laser’s wall plug efficiency, $\eta_{WPE}$, the optical insertion losses introduced by the SMF fiber, $IL_{SMF}$, the fiber to chip coupling $IL_{EC}$, the silicon waveguide loss, $IL_{WG}$, the input MZM loss, $IL_{i/p-MZM}$, the weight phase shifter loss, $IL_{weight-PS}$, the directional coupler loss, $IL_{DC}$, as well as the

### Table I. SNR Calculation Parameters

| Parameter          | Description       | Value       |
|--------------------|-------------------|-------------|
| $P_{laser}$        | Laser Power Intensity | 10 dBm     |
| $R$                | PD responsivity   | 1 A/W     |
| $R_L$              | Load Resistance   | 50 $\Omega$ |
| $I_d$              | Dark Current      | 35 $\mu$A $\pi$ |
| $T$                | Absolute Temperature | 300 K     |
| $DR$               | Data Rate         | 10 Gb/s    |
| $B_p$              | Optical Bandwidth | 25 GHz     |
| $B_{SOA}$          | Electrical Bandwidth | $DR/\sqrt{2}$ GHz |
| $\lambda$          | Wavelength        | 1550 nm    |
| $RIN$              | Relative Intensity Noise | $-140$ dB/Hz   |
| $WPE$              | Wall Plug Efficiency | 10%        |

The receiver’s PD sensitivity, $P_{PD-opt}$, as given in Eq. (7).

$$P_{laser} = \frac{\eta_{PDopt}(10^{\frac{B_{opt}}{10}})}{N} \times \frac{(IL_{eqMSM}(IL_{eq})^{2N})}{P_{SOA}}$$

The total length of the waveguide was roughly approximated as the length spanning the optical depth of the matrix only. The output sensitivity is solved based on the targeted bit resolution, $n_i/p$ as well as the total noise at the output front-end due to the photodetector shot noise, dark current $I_d$, thermal noise and laser relative intensity noise (RIN) as given in Eq. (5). Figure 2 shows the calculated optical power throughout $N \times N$ networks with different inputs vector sizes. The optical power of the laser is set to 0 dBm for ease of illustration. Besides the attenuation due to the splitting, it can be noticed that the losses introduced by the optical components in the multiplication matrix pose a limitation for scaling the network due to the highly attenuated optical intensities reaching the outputs. Fig. 3 shows the optical intensities required at the analog front-end (AFE) to detect a signal with a resolution of $n_i/p$ bit. This is obtained by representing the desired output signal and current noises in terms of the received optical intensity as given in Eq. (5). The blue dotted lines represent the optical power at the matrix outputs and the corresponding bit resolution for a laser intensity of 10 dBm. It can be shown that the maximum achievable matrix size is $\sim 35 \times 35$ for binary networks operating at $DR = 10$ Gb/s. We revisit this calculation again in Section IID.

### C. Energy Efficiency

The total electrical power dissipation of the whole network comprises of the power consumed by the laser, input modulators, thermo-optic tuning of the matrix phase-shifters, and the AFE including PDs. Accordingly, for a configuration of size $N \times N$ operating at a data rate of $DR$, the energy efficiency ($J/Op$) can be calculated as:

$$E(J/Op) = \frac{P_{laser}}{\gamma \cdot 2N^2 \cdot DR} + \frac{NP_{i/p-drivers} + 2P_{mem-interface}}{2N^2 \cdot DR} + \frac{2(N-1)P_{mat-tuning} + P_{SOA} + P_{i/p-AFE}}{2N \cdot DR}$$

where $P_{laser}$, $P_{i/p-drivers}$, $P_{mem-interface}$, $P_{mat-tuning}$ and $P_{i/p-AFE}$ represent the electrical power dissipated due to the laser, input modulator drivers, data fetch interfacing circuits, matrix tuning and the output AFE circuits, respectively. $P_{SOA}$ represent the electrical power dissipated if a semiconductor optical amplifier (SOA) is used to recover the loss.

The factor $\gamma$ refers to the energy efficiency enhancement. It can be represented as $\gamma = \rho_{opt}^2 \rho_{SOA}$ where $\rho_{opt}$ represents the energy scaling due to the laser of precision factor, and will be described later in Section IID. $\rho_{SOA}$ represents the efficiency enhancement due to an SOA. Assuming an SOA introducing a gain of $\eta_{SOA}$ (in dB), the corresponding enhancement is $\rho_{SOA} = 10^{\frac{\eta_{SOA}}{10}}$. The use of an SOA is discussed later in Section IV, but it can be inferred from Eq. (6) that the use of an SOA always degrades the overall energy efficiency.

The amount of power dissipated by the laser is represented in terms of the laser’s wall plug efficiency, $\eta_{WPE}$, the optical insertion losses introduced by the SMF fiber, $IL_{SMF}$, the fiber to chip coupling $IL_{EC}$, the silicon waveguide loss, $IL_{WG}$, the input MZM loss, $IL_{i/p-MZM}$, the weight phase shifter loss, $IL_{weight-PS}$, the directional coupler loss, $IL_{DC}$, as well as the
technology, an energy efficiency of 0.4 pJ/b\textsuperscript{53} is assumed for the calculation of binary resolution AFE, which scales with a factor of \( N \) for the whole output array. Higher AFE resolutions entail the use of linear TIAs along with analog to digital converter (ADC) circuits to recover the digital data. High speed linear TIAs have shown efficiencies as low as 0.6 pJ/b\textsuperscript{55}. The energy consumption for ADCs is extracted from the energy per conversion figure of merit (FOM) such that\( E_{ADC} (J/b) = 2^N \times FOM \). The energy consumption values used in this work for 2b, 3b and 4b are 1.7 pJ/b, 3.1 pJ/b and 5.7 pJ/b based on a FOM of 0.335 pJ/conversion for an ADC designed to operate at a sampling rate of 28 GS/s\textsuperscript{56}.

Providing high-speed serial inputs to the SiP accelerator requires FIFOs and multiplexers to interface the data transfer with DRAM, as shown in Fig. 4. For a fair comparison to digital CMOS implementations, the power dissipation for both input and output interfacing circuits, represented by \( P_{mem\_interface} \) is taken into consideration in the energy efficiency calculation of SiP implementations. The power dissipated by the FIFO, multiplexers, clock dividers and retimers is estimated as 5.77 mW in 28 nm CMOS based on the data reported in\textsuperscript{63} in 180 nm CMOS technology.

\textbf{D. Efficiency Tradeoff Factors}

It can be inferred from Eq. 7 that the required input laser power increases as a function of \( N \) as a result of the exponentially increasing optical losses in the MZM based accelerator. But the total energy efficiency Eq. 6 starts improving as \( N \) scales up due to the quadratic increase in the number of accelerated operations performed by the optical matrix as shown in Fig. 5. Taking all optical losses into account shows that there is a scaling limit beyond which optical losses grow significantly and the overall efficiency drops and an optimal network size exists for minimum energy efficiency. Unfortunately, the maximum network scale, \( N_{id} \), is limited by the rated output optical power of the laser and the SNR required for any given signal resolution, \( n_{i/p} \geq 1b \), as given in Eq. 6 and illustrated in Fig. 4.

Fig. 6 shows the total energy efficiency and scaling limit for various input resolutions considering thermo-optic phase shifters with and without insulation. The energy efficiencies in Fig. 6 are calculated for accelerators to be operated at binary and higher resolution, \( n_{i/p} = \{ 1, 2, 3, 4 \} b \). Although the probability of transition reduces for multilevel signaling\textsuperscript{53}, the requirement on driver’s linearity or segmentation also increases. Furthermore, the energy consumed in the serializing and clocking remains the same\textsuperscript{53}. Thus, we assume similar energy efficiency for multilevel signaling as PAM2, \( \sim 2pJ/b \), for MZM modulators\textsuperscript{53}. For binary resolution, the power consumed by the drivers and AFEs are extracted from recent work on PAM2 transceivers\textsuperscript{53,59,60}. Therefore, the energy efficiency for 2b, 3b and 4b input MZM drivers are estimated in our calculation as \( \sim 4pJ, 6pJ \) and 8\( pJ \) per symbol, respectively.

It can be concluded from Fig. 6 that opting for PDs with higher responsivities improves the energy efficiency of the network. This compensates for the optical system loss, relaxes the need to inject high optical power at the network input and improves the overall energy efficiency. Utilizing avalanche PDs (APDs) is a possible way to significantly improve the optical sensitivity\textsuperscript{64}. Fig. 6 also suggests that taking advantage of the loss of precision, when possible, shows minor improvement in the energy efficiency and the network scaling.

Considering a matrix that scales with \( N \), the laser optical intensity should be typically scaled by a factor of \( N \) to account for the splitting loss in a lossless network. For mesh-like configurations similar to Fig. 1 scaling the input vector size increases the dynamic range of the output intensities. In other words, for a given matrix output, the intensity can be as low as that of a single input or as high as \( N \) times that amount. With the input’s digital resolution being \( n_{i/p} \), the effective overall output resolution due to the network scaling is \( n_{i/p} + \log_2 N \).

The conservative estimate of scaling the input power by \( N \) may not be necessary in some computational context such as convolutional neural network (CNN) layers with adaptable hidden layer resolutions\textsuperscript{65}. The increased output resolution might be higher than that needed by the AFE to detect. Therefore, an energy scaling vs. loss of precision trade-off factor, \( \rho_{opt} \), can be introduced to take advantage of the network scaling\textsuperscript{66,67}, as illustrated in Fig. 7. Full accuracy is described by \( \rho_{opt} = 1 \) corresponding to reduced output precision of \( \log_2 (\rho_{opt}) = 0 \) at which the input optical intensity is scaled by \( N \). Generally, for \( \log_2 (\rho_{opt}) \) bit reduction, the input is scaled by \( N/\rho_{opt} \). Therefore, the maximum amount of energy saving is achieved when the \( \log_2 N \) bit reduction is tolerable at the optical output (AFE input).

To get a meaningful sense of the trade-off between the energy scaling and the loss of precision, \( \rho_{opt} \) is quantified in Eq. 9 in terms of the probability of bit errors for binary networks (networks with binary weights) at the output such that:

\[
\text{Prob}_{\text{error}} = Q \left( \frac{P_{\text{opt} - opt}/p}{\rho_{opt}} \right) \frac{R}{2\ln 2}
\]
where the $Q$ function is defined as $Q(x) = \frac{1}{\sqrt{2\pi}} \int_{x}^{\infty} e^{-u^2/2} du$, and $i_{\text{ref}}$ represents the total input referred noise at the AFE input with contributions from the PD, TIA, main amplifiers and comparators (if applicable). Therefore, the laser power, $P_{\text{laser}} = NP_{\text{opt}} - o/p$, can be traded off for loss of output resolution.

The IL difference between the bar and cross states of a tunable beam splitter impacts the interference between the nodes in the mesh. For an MZM with intensity loss of $\alpha_1$ in one arm and $\alpha_2$ in the other, it can be shown that the output intensity at the cross state is given by $I_{\text{cross}} = I_{\text{in1}}[\alpha_1 + \alpha_2 + 2\sqrt{\alpha_1\alpha_2} \cos(\theta_1)]$ when $I_{\text{in2}} = 0$, where $I_{\text{in1}}$ and $I_{\text{in2}}$ represent the MZM input intensities at its input ports 1 and 2, respectively. To get the transmission response of an MZM with equal losses, $\alpha_1$ on both arms, $\theta$ should be modified such that $\cos(\theta) = \frac{\Delta\alpha + 2\alpha_1\cos(\theta_1)}{2\sqrt{\alpha_1\alpha_2}}$ in order to account for the loss difference between the two MZM arms, where $\Delta\alpha = \alpha_1 - \alpha_2$ and $\theta_1$ describes the phase shift when both arms have attenuation of $\alpha_1$. This difference in insertion losses can be observed in single-arm beam splitters in which phase shifters are controlled by a single arm only. Using dual-arm tunable beam splitters, where $\theta$ is implemented differentially using phase shifters on both arms, introduces equal insertion losses for the bar and cross transmissions of each node. A dummy phase shifter can also be used in single-arm topologies to obtain equal losses.

For sake of comparison, the energy consumption for a digital MAC is estimated based on the energy consumed by multiplication and accumulation operations as well as register file access in a 28 nm CMOS implementation. With an estimated energy consumption 0.046 pJ for 8b MAC and 0.0117 pJ for register file access, the calculated energy consumption is $\sim (0.046 \text{ pJ} + 0.0117 \text{ pJ})/2 = 28.85 \text{ fJ}$ for a single operation. Conversely, it can be observed from Fig. [8] that SiP networks based on MZMs need to be scaled down to achieve higher resolutions which further degrades their energy efficiency. Compared to their 8b digital CMOS counterpart, the energy efficiencies for SiP MZM MACs (using low-power thermo-optic phase shifters with insulation and 1.2 $\lambda_{\text{W}}$ PD responsivity) at $n_{\text{i/p}} = 1b$ to 4b resolutions are 3.5x to 17.5x worse. Despite the lower energy efficiency, MZM-based MAC operations are performed at $2N \times$ higher operating speed and lower latency (for a weight-stationary systolic array with input vector size of $N \times 1$) than the corresponding digital CMOS implementation.

In addition, multiple clock cycles are needed for digital multipliers and adders to provide the MAC output in systolic arrays. Operating at $\sim 10 \times$ lower clock speeds further decreases their throughput in comparison to optical implementations. Assuming a number $\alpha$ of clock cycles needed for digital MAC, the latency of a digital systolic array with a $1 \times N$ input vector size and a $N \times N$ matrix size is $2N\alpha/f_{\text{CLK-CMOS}}$ where $f_{\text{CLK-CMOS}}$ represent the clock frequency of the digital CMOS implementation. Hence, the throughput ratio of the optical to CMOS implementations is $2N\alpha f_{\text{CLK-OPT}}/f_{\text{CLK-CMOS}}$, where $f_{\text{CLK-OPT}}$ represents the clock speed at which an optical implementation operates at.

We also investigate the energy efficiency and network size at lower data rates in Fig. [8]. Intuitively, the energy efficiency degrades at lower data rates because less number of operations are conducted with respect to the dissipated static power. On the other hand, the network size, shown in Fig. [8] can be increased by making use of the SNR improvement at lower data rates, as inferred from Eq. [3]. If maximizing the optical throughput is not an overarching goal, opting for lower data rates (relative to 10 GS/s) leads to larger networks while not sacrificing much on the energy efficiency in implementations incorporating phase shifters with insulation (which do not consume much static power as shown by the dotted curves in Fig. [8](a)).

III. MRR BASED SI-PHOTONIC IMPLEMENTATION

A. System Architecture

The SiP MRR-based implementation of an optical accelerator is illustrated in Fig. [7] A comb CW laser source is used to provide wavelengths $\lambda_1$ through $\lambda_N$, which are coupled into the chip and then modulated by an array of $N$ MRRs. Unlike mesh-like topologies, implementing vector matrix multiplication in the form of dot products has the advantage of maintaining equal path loss for all the outputs. The modulated input vector, $X_{\text{i/p}}(\lambda)$, is then split (broadcast) into $N$ branches to be modulated by the weight bank array [20], each output represents the dot product of the input vector and one of the row arrays of the weight matrix. In order to achieve weights with positive and negative polarities, the thru and drop transmissions of the weight arrays are routed to balanced PDs in a push-pull configuration at the receiver. The current difference at the output, $Y_{\text{i/p}}$, can be represented as [21]

$$Y_{\text{i/p}} = \int_{-\infty}^{\infty} |E_{\text{i/p}}(\lambda)|^2 X_{\text{i/p}}(\lambda) W_{\text{th}}(\lambda) R(\lambda) d\lambda$$  \hspace{1cm} (10)$$

where $E_{\text{i/p}}(\lambda)$, $W_{\text{th}}(\lambda)$ and $R(\lambda)$ represent the amplitude of the input optical field, the difference between the weight’s drop and thru intensity transmissions and the PD responsivity at a wavelength $\lambda$, respectively.

B. Optical Network Link Budget

Similar to Eq. [3], the optical link budget is calculated based on Eq. (11):

$$P_{\text{i/p}}(d\text{Bm}) = P_{\text{laser}} - P_{\text{SMF-att}} - P_{\text{EC-IL}} - P_{\text{Si-att}} - P_{\text{MRM-1/p-IL}} - (N - 1)P_{\text{MRM-1/p-OBL}} - P_{\text{splitter-IL-EL}} - P_{\text{MRM-W-IL}} - (N - 1)P_{\text{MRM-W-OBL}} - P_{\text{penalty}}$$  \hspace{1cm} (11)$$

where $P_{\text{MRM-1/p-IL}}$ represents the transmission insertion loss of the MRM for the input vector, $P_{\text{MRM-1/p-OBL}}$ represents out of band insertion loss (OBL) of the MRM for the input vector.
TABLE III. MRR-based Implementation Characteristics

| Parameter            | Value   |
|----------------------|---------|
| \(\eta_{WPG}\)       | 0.1     |
| \(IL_{\text{gain}}[\text{dB}]\) | 0       |
| \(IL_{\text{eq}}[\text{dB}]\)   | 1.6     |
| \(IL_{\text{spur}}[\text{dB}]\) | 0.3     |
| \(IL_{\text{OPL}}[\text{dB}]\) | 0.01    |
| \(OBL_{\text{MRR}}[\text{dB}]\) | 4       |
| \(IL_{\text{MRR}}[\text{dB}]\)   | 0.01    |
| \(\text{IL}_{\text{sm}}[\mu\text{m}]\) | 20      |
| \(\text{IL}_{\text{aper}}[\text{dB}]\) | 4.8     |

vector when the MRM resonance wavelength does not match the input vector wavelength, \(P_{\text{MRR-W-IL}}\) represents transmission insertion loss of the MRR for the weight vector, and \(P_{\text{MRR-W-OBL}}\) represents out of band insertion loss of the MRR for the weight vector. Other terms have been defined already when describing Eq. (5).

Fig. 10 shows the calculated optical power throughout an MRR-based implementation with different input vector sizes, \(N\), using the values shown in Table III. The optical power of the laser is set to 0 dBm for the ease of illustration. Similar to MZM-based implementations, the attenuation introduced due to the splitting and cascading of microrings significantly degrade the optical power and pose a limitation on the energy efficiency as will be discussed in Section III C. Fig. 11 shows the optical intensities required at the AFE to detect a signal with a resolution of \(n_{i/p}\) bit. This is obtained by representing the desired output signal and current noises in terms of the received optical intensity as given in Eq. (8). It can be shown that the maximum achievable matrix size is \(\sim 85 \times 85\) for binary networks. We revisit this calculation again in Section III D.

C. Energy Efficiency

The energy efficiency \((J/Op)\) of the MRM-based implementation with size \(N \times N\) operating at a data rate of \(DR\) can be calculated as:

\[
E(J/Op) = \frac{P_{\text{laser}}}{P_\text{closs} \cdot 2N^2 \cdot DR} + \frac{N P_{\text{in/p-drivers}} + 2P_{\text{mem-interf}}}{2N^2 \cdot DR} + \frac{N P_{\text{attuning}} + P_{\text{SOA}} + P_{\text{in/p-AFE}}}{2N \cdot DR}
\]  
(12)

\(P_{\text{laser}}\) here represents the total electrical power consumed by the optical source (either a single comb laser source or multiple sources generating all the desired input wavelengths). To better study the energy efficiency based on a targeted signal resolution, \(n_{i/p}\), the power consumption of the input laser source is formulated as a function of the optical power reaching the PDs at the output AFE as given in [13].

\[
P_{\text{laser}} = \frac{10^{\eta_{\text{PD-opt}} N(d_{\text{aux}})^2} \cdot N}{N^2 \cdot (OBL_{\text{MRR}})^N - 1} \times \frac{\eta_{\text{wv}} IL_{\text{in/p-MA}} (OBL_{\text{in/p-MA}})^N - 1}{\eta_{\text{wv}} IL_{\text{in/p-M}} (OBL_{\text{in/p-M}})^N - 1} \times \frac{IL_{\text{in/p-M}}}{IL_{\text{in/p-M}}}
\]  
(13)

where \(d_{\text{aux}}\) represents the gap between the centers of two adjacent microrings and is dictated by the thermal crosstalk which should be taken for design considerations. A \(d_{\text{aux}}\) of 15 \(\mu\text{m}\) has been shown to be sufficient to avoid thermal crosstalk in a photonic switch implementation[22]. We assume a \(d_{\text{aux}}\) of 20 \(\mu\text{m}\) in this work for an optimistic realization of the system with \(R_{\text{MRR}} = 6 \mu\text{m}\).

Since the number of operations scale quadratically with the weight vector size, \(N\), while the energy consumption of the modulators and AFE increases linearly as can be seen in [12], the overall energy efficiency improves with scaling as shown in Fig. 12. We assume similar MRM energy efficiency for multilevel signaling as PAM2, \(\sim 0.3 \text{pJ}/\text{b}[5]\) which takes into account both the contribution of the modulator driver as well as the serializers. Therefore, the energy efficiency for 2b, 3b and 4b input MRM drivers are estimated in our calculation as \(\sim 0.6 \text{pJ}, 0.9 \text{pJ}\) and 1.2 \text{pJ} per symbol, respectively.

MRMs offer smaller footprint and lower input capacitance which leads to significant reduction in their driving power. However, they are also more sensitive to fabrication mismatch and thermal drift which entails the need to use heaters for calibration across a wide spectral range. Excluding heater power, the power consumed by a closed loop controller implemented for a low-power WDM topology is \(\sim 0.2 \text{mW}[3]\). The average energy efficiency for state-of-the-art MRR heaters on an SOI platform is \(\sim 20 \text{mW/\muW}[74,75]\). The scaling of the power consumed by the heaters with \(O(N^2)\) degrades the overall energy efficiency of the network. Fig. 13 shows the total energy efficiency and scaling limit for various input resolutions considering thermo-optic phase shifters with and without insulation. We assume power consumption values, \(P_{\text{heater}}\), of 2.8 \text{mW}[25] and 40 \text{mW}[27] for phase shifters with and without insulation, respectively, to provide phase shift of one free spectral range (FSR).

Driving inputs at high speeds entails the need to multiplex data fetched from the memory as shown in Fig. 4. As per the calculations in section ITC \(P_{\text{mem-interf}}\) is taken as 5.77 \text{mW} for the energy efficiency calculation of input or output memory interfacing circuits.

D. Scaling Limitations

It can be inferred from Fig. 13 that it is feasible to implement vector matrix multiplication using MRR based networks with sizes scaling up to \(N = 85\). For \(n_{i/p} = 2b\) or above, the network size is within the maximum number of microrings permitted for WDM implementations due to FSR limitations and crosstalk[20]. Attempting to engineer the MRR’s dimensions and coupling ratio compromises the quality factor which degrades the channel spacings. This translates to a limit in
the MRR vector size of \( N < \text{FSR}/\Delta \lambda \). Channel spacings are typically set according to the amount of acceptable crosstalk between channels (interchannel interference). As an example, for a 50 nm transmission window with channel spacings of 0.8 nm, the maximum number of channels is \( 62^{76,77} \). Thus, for \( n_{i/p} = 1/b \), FSR may set a limitation to the overall network size.

Using series coupling to increase the filter order has been experimentally shown to reduce both interchannel and intrachannel crosstalks, thus, maximizing the filter finesse and the channel count\(^{77} \). However, this comes at the expense of higher footprint, lower drop port transmission and extra tuning power. To cascade several MRRs for MAC operations, it is necessary to maintain channel spacings to avoid the adjacent weight-dependent cross-talk. The number of channels that can be supported by optimized MRRs with finesse of 368 and 540 are calculated to be 108 and 148, respectively\(^{75,78,79} \).

Two-point coupling scheme has been proposed to address the post-fabrication correction of MRM spectral features for large-scale MRM implementations\(^{80} \). Although it mitigates the secondary resonances of an MRM and doubles the FSR, an extra micro-heater is introduced to correct for the coupling which increases the power consumption. Another attempt to achieve an FSR-free filter has been demonstrated using tunable couplers along with modified vernier filters that use higher-order coupled MRR\(^{81} \). However, this topology is associated with penalty in terms of design complexity, increased footprint and tuning power.

Introducing contra-directional coupling (CDC) in a microring combines the wavelength selectivity of the CDC with the compact feature size of the MRR, thus reaping the advantages of both and providing an FSR-free response\(^\circ\). Implementing this design technique allows the potential use of several channels in MRR-based accelerators. This comes with a tradeoff of using extra heaters in the CDC and in the region of the MRR that does not include corrugated structures.

As shown in Fig. 13, the optimum energy per operation of binary SiP networks based on MRRs (~ 75 fJ) is obtained at \( N = 85 \) for PD responsivity of \( R = 1.2 \) A/W. It can also be shown that reducing the power consumption of weight tuning circuits by one order of magnitude improves the energy efficiency by roughly one order of magnitude as well. Compared to their 8b digital CMOS counterpart, the energy efficiencies for SiP MRM MACs (using low-power thermo-optic phase shifters with insulation and 1.2 A/W PD responsivity) at \( n_{i/p} = 1b \) to 4b resolutions are \( 2.6 \times \) to \( 13 \times \) worse. In comparison to MZM-based implementations, MRR-based implementations can have \( 1.8 \times \) bigger network scale and achieve \( 1.3 \times \) lower energy consumption per operation. Similar to MZM-based implementations, MRR MACs are performed at a \( 2N \times f_{\text{CLK-OPT}}/f_{\text{CLK-CMOS}} \times \) higher throughput than its digital CMOS counterparts.

Fig. 14 shows the energy efficiency and scaling at lower data rates. Similar to MZM implementations, reducing the data rate degrades the energy efficiency while scaling up the network size due to the reduced noise levels at the AFE.

IV. RESEARCH OPPORTUNITIES

As summarized in sections [1] and [11], SiP accelerators operate at much higher speed and lower latency than their CMOS counterparts. Nevertheless, it is further desired to improve the size of the MAC networks in SiP, especially for neural network applications, and improve the energy efficiency. There has been several promising research in the field of SiP. Classifying the existing commercial SiP technology as the first generation, we describe several emerging technologies that will make up the next generation of SiP Fig. 15 summarizes the advancements in SiP that can be leveraged by SiP-based accelerators to reduce optical loss, improve the energy efficiency and incorporate heterogeneous integration techniques for performance improvement.

A. Optical Loss Reduction

As described in sections [1] and [11], optical losses limit the scalability of the SiP technology. Losses must be minimized at the coupling interfaces and in the components. PWB is one way to ensure efficient coupling between the chip and the optical fiber with insertion loss ~ 1 dB with negligible variation\(^{83} \). Passive alignment to SMF optical fibers can be accomplished using V-grooves arrays. Such fiber to chip self-alignment has been shown to have coupling efficiency of ~ −1.3 dB\(^{83} \). In another demonstration, coupling losses as low as ~ 0.5 dB and ~ 0.35 dB have also been reported for passive and active alignments, respectively\(^{84} \).

For scaling up the networks, the optical signal attenuation can be compensated by using SOAs. On-chip SOAs can be utilized to pre-amplify the input signal and also exploited as weight matrix elements to provide weights magnitudes > 1.\(^{83} \) However, the non-linear gain-current curve entails a need for calibration.

Improving the responsivity of the AFE is yet another way to tolerate the optical losses. It relaxes the need to increase the laser power to compensate for the losses. The high multiplication gain and responsivity of APDs have been shown to improve the sensitivities of optoelectronic receivers front-end\(^{84} \). Improving dark current and quantum efficiency by careful design of the APD geometry has been projected to improve the sensitivity of Si-Ge APD receivers up to −29 dBm at 12.5 Gb/s\(^{85} \) as compared to −18.5 dBm for Ge PIN detector\(^{86} \). Limiting the bandwidth of the AFE and using equalization techniques\(^{87} \) such as continuous time linear equalization (CTLE) and decision feedback equalization (DFE\(^{87} \) can reduce the input referred noise of the AFE and further improve the sensitivity.

B. Improving energy efficiency

Commercial CW lasers suffer from low WPE in the range of ~ 1% – 10%, which impacts the energy efficiency on the system\(^{90,91} \). Hybrid-integrated silicon photonic lasers have been shown to provide ~ 12.2% WPE\(^{92} \).

As described in sections [1] and [11], optical losses limit the scalability of the SiP technology. Losses must be minimized at the coupling interfaces and in the components. PWB is one way to ensure efficient coupling between the chip and the optical fiber with insertion loss ~ 1 dB with negligible variation\(^{83} \). Passive alignment to SMF optical fibers can be accomplished using V-grooves arrays. Such fiber to chip self-alignment has been shown to have coupling efficiency of ~ −1.3 dB\(^{83} \). In another demonstration, coupling losses as low as ~ 0.5 dB and ~ 0.35 dB have also been reported for passive and active alignments, respectively\(^{84} \).

For scaling up the networks, the optical signal attenuation can be compensated by using SOAs. On-chip SOAs can be utilized to pre-amplify the input signal and also exploited as weight matrix elements to provide weights magnitudes > 1.\(^{83} \) However, the non-linear gain-current curve entails a need for calibration.

Improving the responsivity of the AFE is yet another way to tolerate the optical losses. It relaxes the need to increase the laser power to compensate for the losses. The high multiplication gain and responsivity of APDs have been shown to improve the sensitivities of optoelectronic receivers front-end\(^{84} \). Improving dark current and quantum efficiency by careful design of the APD geometry has been projected to improve the sensitivity of Si-Ge APD receivers up to −29 dBm at 12.5 Gb/s\(^{85} \) as compared to −18.5 dBm for Ge PIN detector\(^{86} \). Limiting the bandwidth of the AFE and using equalization techniques\(^{87} \) such as continuous time linear equalization (CTLE) and decision feedback equalization (DFE\(^{87} \) can reduce the input referred noise of the AFE and further improve the sensitivity.

As described in sections [1] and [11], optical losses limit the scalability of the SiP technology. Losses must be minimized at the coupling interfaces and in the components. PWB is one way to ensure efficient coupling between the chip and the optical fiber with insertion loss ~ 1 dB with negligible variation\(^{83} \). Passive alignment to SMF optical fibers can be accomplished using V-grooves arrays. Such fiber to chip self-alignment has been shown to have coupling efficiency of ~ −1.3 dB\(^{83} \). In another demonstration, coupling losses as low as ~ 0.5 dB and ~ 0.35 dB have also been reported for passive and active alignments, respectively\(^{84} \).

For scaling up the networks, the optical signal attenuation can be compensated by using SOAs. On-chip SOAs can be utilized to pre-amplify the input signal and also exploited as weight matrix elements to provide weights magnitudes > 1.\(^{83} \) However, the non-linear gain-current curve entails a need for calibration.

Improving the responsivity of the AFE is yet another way to tolerate the optical losses. It relaxes the need to increase the laser power to compensate for the losses. The high multiplication gain and responsivity of APDs have been shown to improve the sensitivities of optoelectronic receivers front-end\(^{84} \). Improving dark current and quantum efficiency by careful design of the APD geometry has been projected to improve the sensitivity of Si-Ge APD receivers up to −29 dBm at 12.5 Gb/s\(^{85} \) as compared to −18.5 dBm for Ge PIN detector\(^{86} \). Limiting the bandwidth of the AFE and using equalization techniques\(^{87} \) such as continuous time linear equalization (CTLE) and decision feedback equalization (DFE\(^{87} \) can reduce the input referred noise of the AFE and further improve the sensitivity.
Although introducing on-chip CW lasers mitigates the coupling losses, the feasibility of using them, especially for networks using WDM, require wavelength stabilization and reflection cancellation\cite{92,93}.

Reducing the power consumption of the phase shifters in the weight matrix is a critical requirement given that their overall energy consumption scales quadratically with network size (Eq. 6) and Eq. (12). Thermo-optic phase shifters dissipate high power consumption given their resistive nature. Introducing trenches, undercutts and back-side substrate removal has been shown to improve the tuning efficiency of the rings by an order of magnitude with measured reported power consumption of $\sim 4 \, mW$ per FSR\cite{92,93,95}. However, thermal isolation and substrate removal exacerbates self-heating and must be taken into consideration while designing a CMOS controller\cite{92}.

Several post-fabrication schemes have been investigated to correct for the fabrication-induced variations. Reducing the process variations was investigated by patterning SiN on top of the Si waveguide to introduce field perturbations which effectively adjust the optical path length\cite{96}. Another demonstrated technique relies on trimming using Ge ion implantation followed by laser annealing to tune MRR resonant wavelength across the whole FSR without introducing any excess loss. Its accuracy, CMOS-compatibility, and feasibility for wafer-scale correction renders it a potential technique to be utilized in optical neuromorphic implementations to reduce the tuning power\cite{97}.

Alternatives such as nano-opto-electro-mechanical systems (NOEMS)\cite{98,99} and liquid crystal on silicon (LCOS)\cite{100} have the potential to reduce the tuning power overhead significantly. The dynamic energy consumption of NOEMS was reported in the range of 0.13 $fJ$ and 0.32 $fJ$ for digital pulse signal\cite{101} and is assumed as $\sim 1 \, fJ$ for our study. On the other hand, LCOS have been shown to dissipate power as low as $2 \, nW$\cite{101}.

Phase change materials (PCMs) such as $Ge_2Sb_2Te_5$ (GST) have been demonstrated as compact phase shifters in which the optical phase shift is obtained by tuning the state of the material from amorphous and crystalline\cite{102,103}. Being able to sustain their crystallization state with the absence of power renders them as good candidates for tuning low-speed weights in SiP implementations with no static power consumption. Given their compact sizes and non-volatile nature, the efficiency of implementing them in large-scale SiP networks is investigated as shown in Fig. 15. Although not as lossy as PN phase shifters, PCMs have an $IL = 0.32 \, dB$ which is relatively high for cascaded phase shifters in a large-scale implementation\cite{102}. This limits the network sizes for computation with several bits of resolutions. The resolution of the weights can be set by adjusting the level of crystallization of a PCM cell\cite{103}.

The pulse energy consumption for writing and erasing levels 1-7 were reported in the range of 372$pJ - 601pJ$ and $562pJ - 373pJ$\cite{103}, respectively. Assuming the weights to be uniformly distributed, the average energy consumption, $E_{PCM}$, for setting the PCM to various weights can be calculated as in Eq. (14), where $E_A$ and $E_C$ represent the pulse energy required to write (amorphization) and erase (crystallization) the first level ($L_1$), respectively. For levels, $L_i$, where $i > 1$, $\Delta E_A$ and $\Delta E_C$ represent the average amount of energy required to transition to one level higher or a lower, respectively, with all levels assumed to be equally spaced for the sake of simplicity.

\[
E_{PCM} = \frac{2^n - 1}{2^{2n}}(E_A + E_C) + \frac{1}{3}(2^{2n} - 1)2^{n-1} - (2^n - 1)\frac{(\Delta E_A + \Delta E_C)}{2^n}
\]

Assuming $E_A = 372 \, pJ$, $E_C = 373 \, pJ$, $\Delta E_A = (601 - 372)/(2^n - 2) \, pJ$ and $\Delta E_C = (562 - 373)/(2^n - 2) \, pJ$, the estimated average energy consumption for a PCM phase shifter with $n = \{1,2,3,4\}$ $b$ equals $\{186,231,165,121\}$ $pJ$. For phase shifters with zero static power dissipation, the dynamic energy consumption is divided by the number of times weights have been reused for vector matrix multiplication. This is done by introducing a weight reuse factor, $\alpha_w$, such that $P_{mat-tuning} = P_{NOEMS,PCM}/\alpha_w$, where $\alpha_w$ typically ranges between $2^n$ to $2^{18}$ in general matrix multiplications (GEMMs)\cite{102}. A value of $\alpha_w = 4096$ is chosen for the calculation of energy efficiencies in this work. For networks where the weight reuse is low, the contribution of the dynamic energy per operation can be considerably higher for PCM than all the other weight tuning alternatives, degrading the energy efficiency by orders of magnitude.

Fig. 15 shows the energy efficiency breakdown for both the MZM-based and MRR-based architectures for weight tuning that rely on thermo-optic phase shifters without and with insulation\cite{103}. NOEMS, LCOS and PCM. For each implementation, energy calculations are based on the network scales that can satisfy the SNR requirements to compute with bit resolutions, $n_{/b} = \{1,2,3,4\}$. The insertion loss for a 35 $\mu m$ long LCOS used to realize a $\pi$ phase shift is taken as 0.35 $dB$\cite{100}. For MZM implementations, thermo-optic phase shifters with insulation seem currently attractive for energy efficiency and network size. For a large weight reuse factor, NOEMS-based phase shifters promise further energy reduction. For MRR implementations, similar conclusions can be drawn except that LCOS-based phase shifters also seem promising.

For both MZM-based and MRR-based architectures, it is evident that opting for matrix weight tuning alternatives with almost zero power consumption significantly improves the total energy efficiency, with values approaching $< 100 \, fJ/Op$ for both architectures. Further research is still needed to demonstrate the feasibility of these approaches in high volume production to realize such energy efficiency regime.

C. SOA Cascadability

SOAs are used to amplify optical signals over a given spectrum and can be implemented off-chip or using hybrid integration. Cascading SOAs has been conventionally used to restore signal levels in interconnect links and has been recently explored in deep neural network implementations\cite{103}.\textcopyright
SNR = \frac{(RGP_{o/p})^2}{\left[\sqrt{\left(2q_0(RGP_{o/p}+I_d)+ \frac{4kT}{R_L} + 2\rho_{ASE}R^2GP_{o/p}+\rho_{ASE}^2R^2(2B_o-B_e)+R^2P_{o/p}RIN\right)}\right]^2} B_o

Although SOAs help compensate for the optical losses to increase the scale of the network, they contribute significantly to the energy consumption. In addition, they suffer from several downsides, including the noises produced due to the optical amplification, the ripples in their gain spectrum, and amplification nonlinearity.\cite{105,109} The major noise component is attributed to the amplified spontaneous emission (ASE) of photons towards the input and output of an SOA.\cite{108,108} Therefore, the build-up of ASE noise due to the cascade degrades the SNR of the optical signal reaching the output.\cite{108,108}

To investigate the effect of incorporating SOAs on the scalability of the network as well as the received signal resolution, the overall SNR is quantified in Eq. (15), with an SOA gain value as \( G = 17 \text{ dB} \)\cite{108,109} \( B_o \) and \( B_e \) stand for the optical bandwidth of the amplifier and electrical bandwidth of the AFE, respectively. \( \rho_{ASE} \) represents the ASE noise and is calculated as:

\[
\rho_{ASE} = 2N_{SOA}n_{sp}\frac{hc}{\lambda}(G-1)
\]

where \( N_{SOA} \) and \( n_{sp} \) represent the number of SOAs used in the network and the spontaneous emission factor of the optical amplifier, respectively.

The parameters given in Table \( I \) are used for calculating the SNR and \( N_{SOA} \). For a target network resolution, \( n_{i/p} \), the number of SOAs are calculated based on the resultant SNR whose signal and noise power values vary with the network scale. The SNR is calculated as in Eq. (17).

\[
n_{i/p} = \frac{\text{SNR}[dB] - 1.76}{6.02}
\]

As can be inferred from Fig. 2 and Fig. 10 for an SOA-less network, the SNR degrades since the signal optical intensity at the AFE \( P_{o/p} \) is attenuated with the scale of \( N \). Incorporating an SOA helps replenish the signal intensity. SOAs can be added in the network before the SNR degrades below the threshold for a given resolution due to the insertion losses. However, the signal dependent noises are amplified as well which do not align in favor of the network resolution. For calculating the resolution, the AFE is assumed to tolerate signals with maximum \( P_{opt} \) intensity as high as 10 dBm, beyond which the number of SOAs are limited. Regions with no SOAs at the right side of Fig. 17 and Fig. 18 shown in appendix A, represent regions where the desired SNR cannot be achieved, indicating an infeasible resolution for a given scale.

SOAs require introducing III-V or II-VI compound semiconductor materials to the SiP platform which is non-compliant with the standard SiP CMOS foundry runs. Back propagating ASE noise from the SOA emphasizes the need to employ an optical isolator for the input laser source.\cite{105} Use of narrow band filters are also possible to reduce the out-of-band noise,\cite{105} but these further reduce the maximum channel count, thus limiting the scaling of the network. To be used for linear analog computations, SOAs should deliver gains that are independent of the input intensities. Cross-gain modulation (XGM) is one type of non-linearity observed in SOA amplifiers in which the combination of all the input intensities impacts the gain of a single channel.\cite{111,112}

The aforementioned SOA limitations should be addressed in order to maintain the linearity of the weight matrix and allow further scaling of networks. Designing highly efficient SOAs has the potential to increase the size of the networks. However, improving the network energy efficiency requires that the SOAs have low injection current and high optical signal to noise ratio. Recent attempts to use SOAs for optical networks have reported power consumption of 42 mW per SOA which leads to an energy consumption of \( \sim 4.2 \text{ pJ/Op} \) at a \( DR = 10 \text{ GS/s} \).\cite{85} To carry out 4 weighted additions, 16 SOAs were used for the weight tuning, along with extra SOAs for optical pre-amplification and input selection. A crosstalk of 0.6 dB was reported for the SOAs even for a small-scale circuit implementation of arrayed waveguide grating (AWG) filter, which necessitated the use of feedback loops for gain calibration. For accelerators with SOA integration, the contribution to the overall network energy efficiency scales with \( O(N^2) \), setting the efficiency to the pJ/Op regime.

V. CONCLUSION

We describe the behavior of MZM and MRM based SiP implementations for MAC accelerators based on today’s SiP 1.0 technology. Both MZM and MRM implementations share similar optical and electrical challenges. In comparison to digital CMOS accelerators, SiP implementations have relatively higher energy consumption and operate at lower bit resolutions. In addition, they cannot be scaled to large network sizes because of the optical losses. Implementing MACs using SiP has two distinct advantages.\cite{113}

1. Optical MAC operations can be scaled to frequencies at tens of GHz, whereas MACs in digital CMOS are limited to a few hundreds of MHz or at most GHz operating speeds. For tasks where memory access is not the bottleneck, such as inference with fixed weights, an optical implementation can reduce latency and improve the energy efficiency at such high speeds. Digital CMOS counterparts, on the hand, are limited by the clock frequency.

2. Multiplication operations can be intrinsically implemented in parallel in which the analog nature of the computation allows all matrix operations to take place at the same time for each input fetch.\cite{114} Therefore, optical MAC implementations can increase their throughput and improve the energy efficiency at such high
There are also some challenges of implementing MACs using SiP:

1. The losses in optical circuits severely limit the size of the MAC networks that can be physically realized, in comparison to a digital CMOS implementation where signal gain and regeneration is easily available. This, in turn, limits the applications of SiP MACs.

2. Although the power consumed in the optical MAC is small, when accounting for the losses and the power consumed by the laser and CMOS electronic circuits that drive and control the optical circuits, the energy efficiency is degraded.

3. Unlike digital CMOS implementations which can support 16b/32b resolution, analog photonic MACs have a maximum demonstrated resolution of 8.5b\cite{15}. Nevertheless, such a resolution has shown to be adequate for many inference tasks\cite{16,119}.

4. Achieving a high throughput optical network entails accessing data at high speed. High-speed input/output (I/O) data can be streamed in/out from/to an off-chip DRAM: the corresponding energy consumption in moving the data must be considered for the overall implementation of an accelerator\cite{119}. The energy consumption in data fetch from off-chip DRAM is significantly large. However, for a given dataset, the DRAM associated penalty is similar for both optical and digital CMOS implementations. We exclude that penalty in our work. For weight-stationary implementations where weights do not need to change frequently, an on-chip SRAM can be used, which can be adequately large due to the limited network size of the photonic accelerators.

5. Most of the low-loss phase shifters have a reconfiguration speed in the range of μs-to-ms, making the weight reconfiguration in photonic MACs significantly slower than their electronic counterparts. This limits the use of photonic MACs to weight-stationary systolic array implementations, where the incoming data is high-speed, but the weight does not get updated quickly. For other scenarios, a fine weight retuning can be done with high-speed plasma-dispersion phase shifters, where the loss is controlled due to the need for a fine weight tuning range only.

6. To carry out optoelectronic computing with several bits of resolutions at high speed, CMOS or biCMOS drivers and transimpedance amplifiers (TIAs) are needed that must operate with multi-level pulse-amplitude modulation (PAM) signaling. Although many PAM2 (1b) and PAM4 (2b) transceivers have been demonstrated\cite{121}, higher levels of modulation require linear drivers and TIAs which are challenging to design at high speed and good energy efficiency\cite{15}. However, if data rates in optical computing are limited to a few tens of GBaud, this challenge is surmountable.

7. Packaging considerations in optics (e.g., laser, fiber and SOA attach) are far more challenging than the packaging considerations for electronic dies due to alignment accuracy and thermal management requirements\cite{121}.

The mesh-like interconnections of MZM-based implementations which extend the optical dynamic range at the AFE place a tradeoff between the output resolution and the power requirement of the laser. MZM drivers also consume higher electrical driver power because MZMs cannot be made very long due to the losses associated with their larger footprints. Therefore, the power consumption of the laser and high speed drivers are amortized with a limited network scalability. On the other hand, MRR-based topologies provide better energy efficiencies due to their small footprint and thus lower modulation energy consumption. The overall energy efficiency for either of the implementations experience major degradation mainly due to the inefficiency in lasers and phase shifters, the insertion and excess losses of the optical components as well as the optical to electrical and electrical to optical conversion overhead.

However, an order of magnitude higher operating speed as well as the inherent parallelism in conducting multiplication for analog signals render them attractive for reducing delay and enhancing throughput in comparison to digital CMOS implementations. With the emerging technologies in SiP, e.g. NOEMS and LCOS, low energy tuning schemes have the potential to significantly improve the energy efficiency of the photonic accelerators. Nonetheless, thermal PS with insulation is still an efficient weight-tuning option which is attractive for mass production. Low voltage-swing modulators, with heterogeneous integration of polymers also promise improvements in energy efficiency due to the significant reduction in modulator and CMOS driver power consumption.

Scaling SiP accelerators to larger network sizes is limited by the rated output optical power of the laser as well as the SNR required for a given signal resolution. A MRR-based networks can scale to larger values than their MZM-based counterparts due to the lower loss associated with cascading microrings in a WDM implementation. Incorporating high-power multi-wavelength lasers will be crucial. However, MRR-based networks are more sensitive to temperature, and often require temperature control between the photonic IC and the laser. The size of MRR-based networks that have been demonstrated in prototype hardware have been limited to 8 modulator\cite{122} or a 16 × 16 switch\cite{124}. Until larger MRR-based networks are demonstrated in hardware, the adoption of MZM-based networks will continue to be favored.

Heterogeneous integration of low-noise SOAs in SiP is a possible way to increase the network size, but the high power consumption of SOAs degrade the energy efficiency significantly. Higher responsivity and low-noise APDs will also prove beneficial in scaling up the network sizes. The size can be further scaled up by reducing the insertion losses of contributors such as directional couplers, phase shifters (if lossy),
etc. The splitters remain a significant limitation for scaling. To make efficient use of the limited optical network sizes, general matrix Multiplication (GEMM) algorithms must be adopted.

Enhancing the energy efficiency can be achieved by adopting modulators with low static and dynamic power consumption, high-responsivity APDs along with TIAs with high sensitivity, and efficient SOAs and lasers with high WPE. To better address the need for high resolution, multi-level signaling significantly beyond PAM4 and PAM8 must be implemented. Controlling the temperature of the chip also helps with maintaining high resolution. Besides, the crosstalk and distortion of SOAs should be further investigated.

**ACKNOWLEDGMENTS**

This work was supported by the Natural Sciences and Engineering Research Council of Canada (NSERC). Access to CAD tools and technology is facilitated by CMC Microsystems. The authors acknowledge Dr. Alex Tait at Queen’s University and Avilash Mukherjee at UBC for their technical comments.

**AUTHOR DECLARATIONS**

The authors declare no conflict of interest.

**DATA AVAILABILITY**

The data that supports the findings of this study are available within the article.

**APPENDIX: SCALING UP USING SOAs**

This section illustrates the feasibility of incorporating SOAs in SiP networks in Mach Zehnder and microring based implementations. Fig. 17 and Fig. 18 illustrate the number of SOAs in terms of the network resolution and scale for MZM and MRM based implementations, respectively. It can be observed that the resolution which a SiP network is desired to operate at is dependent on the network scale.

It can be inferred that an MZM-based network can support signal resolutions of 4\*b for a network size of \(N_{id} = 55\), with a single SOA. In comparison, incorporating SOAs in MRM implementations increases the network limited scale to \(N_{id} = 94\) for \(n_{i/p} = 4b\) as can be shown in Fig. 18. The number of SOAs that can be added to a network is limited to 1 or 2.

**REFERENCES**

1. V. Sze, Y. Chen, T. Yang, and J. S. Emer, “Efficient processing of deep neural networks: A tutorial and survey,” Proceedings of the IEEE 105, 2295–2329 (2017).

2. Kung, “Why systolic architectures?” Computer 15, 37–46 (1982).

3. A. H. Ahmed, A. El Mozine, D. Lim, Y. Ma, A. Rylyakov, and S. Shekhar, “A dual-polarization silicon-photonic coherent transmitter supporting 552 Gb/s/wavelength,” IEEE Journal of Solid-State Circuits 55, 2597–2608 (2020).

4. A. H. Ahmed, A. Sharkia, B. Casper, S. Mirabbasi, and S. Shekhar, “Silicon-photronics microring links for datacenters—challenges and opportunities,” IEEE Journal of Selected Topics in Quantum Electronics 22, 194–203 (2016).

5. S. Moazeni, S. Lin, M. Wade, L. Alloa¨tti, R. J. Ram, M. Popovic, and V. Stojanovic, “A 40-Gb/s PAM-4 transmitter based on a ring-resonator optical DAC in 45-nm SOI CMOS,” IEEE Journal of Solid-State Circuits 52, 3503–3516 (2017).

6. M. W. Alfahal, H. Jayatilleka, Z. Lu, J. F. Chung, D. Celio, D. Goodwill, E. Bernier, S. Mirabbasi, L. Chrostowski, and S. Shekhar, “Monitoring and automatic tuning and stabilization of a 2x2 MZI optical switch for large-scale WDM switch networks,” Opt. Express 27, 24747–24764 (2019).

7. H. Jayatilleka, H. Shoman, L. Chrostowski, and S. Shekhar, “Photconductive heaters enable control of large-scale silicon photonic ring resonator circuits,” Optica 6, 84–91 (2019).

8. P. Dong, A. Melikyan, and K. Kim, “Commercializing silicon microring resonators: Technical challenges and potential solutions,” in 2018 Conference on Lasers and Electro-Optics (CLEO) (2018) pp. 1–2.

9. K. Ikeda, K. Suzuki, R. Konoike, S. Namiki, and H. Kawashima, “Large-scale silicon photonics switch based on 45-nm CMOS technology,” Optics Communications 466, 125677 (2020).

10. M. K. Bhaskar, R. Riedinger, B. Machielse, D. S. Levonian, C. T. Nguyen, E. N. Knall, H. Park, D. Enghardt, M. Loncar, D. S. Sukachev, and et al., “Experimental demonstration of memory-enhanced quantum communication,” Nature 580, 60–64 (2020).

11. A. N. Tait, T. Ferreira de Lima, M. A. Nahmias, H. B. Miller, H.-T. Peng, B. J. Shastri, and P. R. Prucnal, “Silicon photonic modulator neuron,” Phys. Rev. Applied 11, 064043 (2019).

12. Y. Shen, N. C. Harris, S. Skirlo, M. Prabhu, T. Baeuer-Jones, M. Hochberg, X. Sun, S. Zhao, H. Larocheille, D. Enghardt, and et al., “Deep learning with coherent nanophotonic circuits,” Nature Photonics 11, 441–446 (2017).

13. T. W. Hughes, M. Minkov, Y. Shi, and S. Fan, “Training of photonic neural networks through in situ backpropagation and gradient measurement,” Optica 5, 864 (2018).

14. V. Angari, B. A. Marquez, H. B. Miller, A. N. Tait, M. A. Nahmias, T. F. de Lima, H.-T. Peng, P. R. Prucnal, and B. J. Shastri, “Digital electronics and analog photonics for convolutional neural networks (DEAP-CNNs),” (2019), arXiv:1907.01525 [eess.SP].

15. S. Shekhar, “Silicon photonics: A brief tutorial,” IEEE Solid-State Circuits Magazine 13, 22–32 (2021).

16. C. Ramey, “Silicon photonics for artificial intelligence acceleration: Hotchips 32,” in 2020 IEEE Hot Chips 32 Symposium (HCS) (2020).

17. S. J. G. Zhang, H. H. Huang, Z. Wang, and W. Zheng, “Performance analysis of gpu-based convolutional neural networks,” in 2016 45th International Conference on Parallel Processing (ICPP) (2016) pp. 67–76.

18. C. Huang, V. J. Sorger, M. Miscuglio, M. Al-Qadasi, A. Mukherjee, L. Lampe, M. Nichols, A. N. Tait, T. F. de Lima, B. A. Marquez, J. Wang, L. Chrostowski, M. P. Fok, D. Brunner, S. Fan, S. Shekhar, P. R. Prucnal, and B. J. Shastri, “Prospects and applications of photonic neural networks,” Advances in Physics: X 7, 1981155 (2023) https://doi.org/10.1080/23756149.2021.1981155.

19. M. J. Filipovich, Z. Guo, M. Al-Qadasi, B. A. Marquez, H. D. Morison, V. J. Sorger, P. R. Prucnal, S. Shekhar, and B. J. Shastri, “Monolithic silicon photonic architecture for training deep neural networks with direct feedback alignment,” (2021), arXiv:2111.06862 [cs.LG].

20. D. Perez, I. Gasulla, and J. Capmany, “Field-programmable photonic arrays,” Opt. Express 26, 27265–27278 (2018).

21. W. Zhang and J. Yao, “Photonic integrated field-programmable disk array signal processor,” Nature Communications 11 (2020), 10.1038/s41467-019-14249-0.
Selected Topics in Quantum Electronics 26, 1–15 (2020)

23. X. Qiang, X. Zhou, J. Wang, C. M. Wilkes, T. Loke, S. O’Gara, L. Kling, G. D. Marshall, R. Santagati, T. C. Ralph, and et al., “Large-scale silicon quantum photonic implementing arbitrary two-qubit processing,” Nature Photonics 12, 534–539 (2018)

24. C. L. Lawson and R. J. Hanson, “Solving least squares problems,” Numerische Mathematik 14, 403–420 (1970)

25. M. Reck, A. Zeilinger, H. J. Bernstein, and P. Bertani, “Experimental realization of any discrete unitary operator,” Phys. Rev. Lett. 75, 38–61 (1995)

26. R. W. Clemen, P. C. Humphreys, B. J. Metcalf, W. S. Kolthammer, and L. A. Walsheims, “Optimal design for universal multiprotocol interferometers,” Optica 3, 1465–1466 (2016)

27. S. Pati, L. A. D. Williamson, T. W. Hughes, M. Minkov, O. Solgaard, S. Fan, and D. A. B. Miller, “Parallel fault-tolerant programming of an arbitrary feedforward photonic network,” (2019), arXiv: 1909.06179 [cs.ET].

28. C. Taballione, T. A. W. Wolterink, J. Luguani, A. Eckstein, B. A. Bell, R. Grootjans, I. Visscher, D. Geskus, C. G. H. Roelfzen, J. J. Renema, and et al., “8×8 reconfigurable quantum photonic processor based on silicon nitride waveguides,” Optics Express 27, 26842 (2019)

29. S. Shekhar, L. Chrostowski, S. Mirabbasi, S. Nayak, M. W. M. Afzal, A. Gogna, A. T. C. Wood, and H. D. Raman, “Silicon electronics–photons integrated circuits for datacenterers,” in 2016 IEEE Commpendium Integrated Circuit Symposium (CICSIS) (2016) pp. 1–4.

30. C. Sorace-Asgark, J. Leu, M. R. Watts, and V. Stojanovic, “Electro-optical co-simulation for integrated cmos photonic circuits with veriloga,” Opt. Express 23, 27180–27203 (2015)

31. P. L. Dietrich, M. Blaicher, I. Reuter, M. Billah, T. Hoose, A. Hofmann, C. Caer, R. Dangel, B. Offrein, U. Troppenz, and et al., “In situ 3D nanoprinting of free-standing coupling elements for hybrid photonic integration,” Nature Photonics 12, 241–247 (2018)

32. H. Honnou, R. Ishikawa, H. Ueno, and M. Kobayashi, “1.0 db low-loss coupling of laser diode to single-mode fibre using a planoconvex graded-index rod lens,” Electronics Letters 22, 1122–1123 (1986)

33. R. Won, “Wire-bonding assembly,” Nature Photonics 12, 500–500 (2018)

34. “Technology for photonic multi-chip integration - photonic wire bonding,”

35. M. R. Billah, M. Blaicher, J. N. Kemal, T. Hoose, H. Zwickel, P. Dietrich, U. Troppenz, M. Meehler, F. Merget, A. Hofmann, J. Witzens, S. Randel, W. Freude, and C. Koos, “9-channel 448 gbit/s silicon photonic transmitter enabled by photonic wire bonding,” in 2017 Optical Fiber Communications Conference and Exhibition (OFC) (2017) pp. 1–3.

36. N. Lindemann, G. Balthasar, D. Hillerkuss, R. Schmogrow, M. Jordan, J. Leuthold, W. Freude, and C. Koos, “Photonic wire bonding: a novel concept for chip-scale interconnects,” Optics Express 20, 17667 (2012)

37. N. Lindemann, S. Dottermusch, M. L. Goedgec, T. Hoose, M. R. Billah, T. P. Oanhaca, A. Hofmann, W. Freude, and C. Koos, “Connecting silicon photonic circuits to multicore fibers by photonic wire bonding,” J. Lightwave Technol. 33, 755–760 (2015)

38. L. Chrostowski, H. Shoman, M. Hammood, H. Yun, J. Jhoja, E. Luan, S. Lin, A. Mistry, D. Witt, N. A. F. Jaeger, S. Shekhar, H. Jayatilleka, P. Jean, S. B.-d. Villers, J. Cauchon, W. Shi, C. Horvath, J. N. Kemal, and et al., “High extinction ratio optical co-simulation for integrated cmos photonic circuits with veriloga,” in Optical Switching Independently of Temperature with Silicon Photonic 1×8 Switch,” in OFC/NFOEC (2012) pp. 1–3.

39. Y. Liu, D. Patil, J. Lexau, P. Amberg, M. Daarberg, J. Gainays, H. F. Moghadam, X. Zheng, J. E. Cunningham, A. V. Krishnamoorthy, E. Alon, and R. Ho, “10-gbps, 5.3-nm optical transmitter and receiver circuits in 40-nm CMOS,” IEEE Journal of Solid-State Circuits 47, 2049–2067 (2012)

40. Y. Lee and W. Chen, “A 20-Gb/s, 2.4-bit fully integrated optical receiver with a baud-rate clock and data recovery,” in 2018 IEEE International Symposium on Circuits and Systems (ISCAS) (2018) pp. 1–4.

41. T. Takemoto, F. Yuki, H. Yamashita, S. Tsuji, T. Saito, and S. Nishimura, “A 25 Gb/s x 4-channel 74 mw/ch transimpedance amplifier in 65 nm CMOS,” in IEEE Custom Integrated Circuits Conference 2010 (2010) pp. 1–4.

42. H. Morita, K. Uchino, E. Otani, H. Ohtorii, T. Ogura, K. Onuki, S. Oka, S. Yanagawa, and H. Suzuki, “8.2 a 125×25-dimensional optical I/o array for 600 Gb/s chip-to-chip interconnect in 65nm CMOS,” in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (2014) pp. 140–141.

43. L. Ch. Schow, F. E. Doany, C. W. Baks, Y. H. Kwark, D. M. Kuchta, and J. Li, “A single-chip CMOS-based parallel optical transceiver capable of 240-Gb/s bidirectional data rates,” Journal of Lightwave Technology 27, 915–929 (2009)

44. K. Park, B. Yoo, M. Hwang, H. Chi, H. Kim, J. Park, K. Kim, and D. Jeong, “A 10-Gb/s optical receiver front-end with 5-nm transimpedance amplifier,” in 2010 IEEE Asian Solid-State Circuits Conference (2010) pp. 1–4.

45. K. R. Lakshminikumara, K. Kurylak, M. Nagaraju, R. Booth, R. K. Nand- sosa, A. Pumpimani, and V. Boccuzzi, “A process and temperature insensitive CMOS linear TIA for 100 Gb/s x4, PAM-4 optical links,” IEEE Journal of Solid-State Circuits 54, 3180–3190 (2019)

46. Y. Frans, J. Shin, L. Zhou, P. Upadhayya, J. Im, V. Kireev, M. Elzefrawi, H. Hedayati, T. Pham, S. Asuncion, C. Borrelli, G. Zhang, H. Zhang, and K. Chang, “A 56-Gb/s pam4 wireline transceiver using a 32-way time-interleaved sar adc in 16-nm finfet,” IEEE Journal of Solid-State Circuits 52, 1101–1110 (2017)

47. J. Cao, M. Green, A. Montaz, K. Vakilian, D. Chung, K.-C. Jen, M. Care-sosa, X. Wang, W.-G. Tan, Y. Cai, L. Fujimori, and A. Hairepetian, “OC-192 transmitter and receiver in standard 0.18-/spl mu/m CMOS,” IEEE Journal of Solid-State Circuits 37, 1768–1780 (2002)

48. S. Tanaka, T. Simoyama, T. Aoki, T. Mori, S. Sekiguchi, S.-H. Jeong, and et al., “Silicon solutions,” Numerische Mathematik 4, 409-47

49. G. H. Golub and C. Reinsch, “Singular value decomposition and least squares solutions,” Numerishe Mathematik 14, 403–420 (1970)

50. C. L. Lawson and R. J. Hanson, “Solving least squares problems,” (1995), pp. 1–10 (2016)

51. D. Dai, K. Ma, and H. Wu, “Mode/polarization manipulation in silicon photonic devices,” Journal of Physics: Conference Series 844, 012039 (2017)

52. D. González-Andrade, C. Lafourgue, F. Durán-Valdeiglesias, X. L. Roux, M. Berçiano, E. Cassan, D. Marris-Morini, A. V. Velasco, P. Cheben, L. Vivien, and et al., “Polarization- and wavelength-agnostic nanophotonic beam splitter,” Scientific Reports 9 (2019), 10.1038/s41598-019-
81. T. Usuki, Y. Tanaka, and K. Morito, “Ultralow-power (1.59 mw/gbps), 56-Gb/s PAM4 operation of Si photonic transmitter integrating segmented pin mach–zehnder modulator and 28-mm cmos driver,” Journal of Lightwave Technology 36, 1275–1280 (2018).

82. N. Eid, R. Boeck, H. Hayatilleka, L. Chrostowski, W. Shi, and N. A. F. Jaeger, “Far-free silicon-on-insulator microring resonator based filter with bent contra-directional couplers,” Opt. Express 24, 29099–29021 (2016).

83. T. Barwicz, Y. Taira, T. W. Lichoulas, N. Boyer, Y. Martin, H. Numata, J. Na, S. Takenobu, A. J. F. Jodry, E. L. Kimbrell, R. Leidy, M. H. Khater, S. Kamlapurkar, S. Engelmann, Y. A. Vlasov, and P. Fortier, “A novel approach to silicon-packaging leveraging existing high-throughput microelectronic facilities,” IEEE Journal of Selected Topics in Quantum Electronics 22, 455–466 (2016).

84. M. Milanizadeh, M. Petrini, F. Morichetti, and A. Melloni, “Fan-free filter with hitless tunability across c+1 telecom band,” in OSA AdvancedPhotonics Congress (AP) 2020 (IPR, NP, NOMA, Networks, PWLED, PSC, SPPCom, SOT) (Optical Society of America, 2020) p. IM3A.5.
100 Y. Feng, D. J. Thomson, G. Z. Mashanovich, and J. Yan, “Performance analysis of a silicon NOEMS device applied as an optical modulator based on a slot waveguide,” Opt. Express 28, 38206–38222 (2020).

101 Y. Xing, T. Ako, J. P. George, D. Korn, H. Yu, P. Verheyen, M. Pantouvaki, G. Lepage, P. Absil, A. Ruocco, C. Koos, J. Leuthold, K. Neys, J. Beeckman, and W. Bogaerts, “Digitally controlled phase shifter using an SOI slot waveguide with liquid crystal infiltration,” IEEE Photonics Technology Letters 27, 1269–1272 (2015).

102 Q. Zhang, Y. Zhang, J. Li, R. Soref, T. Gu, and J. Hu, “Broadband non-volatile photonic switching based on optical phase change materials: beyond the classical figure-of-merit,” Opt. Lett. 43, 94–97 (2018).

103 N. Dhingra, J. Song, G. J. Saxena, E. K. Sharma, and B. M. A. Rahman, “Design of a compact low-loss phase shifter based on optical phase change material,” IEEE Photonics Technology Letters 31, 1757–1760 (2019).

104 C. Rios, M. Stegmaier, P. Hosseini, D. Wang, T. Scherer, C. D. Wright, H. Bhaskaran, and W. H. Pernice, “Integrated all-photonic non-volatile multi-level memory,” Nature Photonics 9, 725–732 (2015).

105 [User Guide NVIDIA Docs, “Optimizing Linear/Fully-Connected Layers,” Optimizing-Linear-Fully-Connected-Layers-User-Guide.pdf (2021).]

106 M. J. Connelly, Semiconductor optical amplifiers (Springer, 2011).

107 V. Sasikala and K. Chitra, “All optical switching and associated technologies: a review,” Journal of Optics 47, 307–317 (2018).

108 D. M. Baney, P. Gallion, and R. S. Tucker, “Theory and measurement techniques for the noise figure of optical amplifiers,” Optical Fiber Technology 6, 122–154 (2000).

109 [Semiconductor optical amplifiers,” in Laser Diodes and their Applications to Communications and Information Processing (John Wiley & Sons, Ltd, 2010) Chap. 9, pp. 233–245, https://onlinelibrary.wiley.com/doi/pdf/10.1002/9780470695222.ch9]

110 [“C-Band semiconductor optical amplifier SOA1530S,” (InP Photonic Integrated Circuits Foundry, 2021).]

111 M. Chauhan, O. P. Vyas, and S. Bhandari, “Cross gain modulation effect of SOAs for different modulation formats,” International journal of engineering research and technology 2 (2018).

112 Shuangmei Xu and J. B. Khurgin, “A dispersion management scheme for reducing SOA-induced crosstalk in WDM links,” Journal of Lightwave Technology 22, 417–422 (2004).

113 B. J. Shastrī, A. N. Taitt, T. Ferreira de Lima, W. H. P. Pernice, H. Bhaskaran, C. D. Wright, and P. R. Prucnal, “Photonics for artificial intelligence and neuromorphic computing,” Nature Photonics 15, 102–114 (2021).

114 D. E. Tamir, N. T. Shaked, P. J. Wilson, and S. Doele, “High-speed and low-power electro-optical DSP coprocessor,” J. Opt. Soc. Am. A 26, A11–A20 (2009).

115 W. Zhang, C. Huang, S. Bilodeau, A. Jha, E. Blow, T. F. D. Lima, B. J. Shastrī, and P. Prucnal, “Microring weight banks control beyond 8.5-bits accuracy,” (2021), arXiv:2104.01164 [physics.app-ph].

116 I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio, “Quantized neural networks: Training neural networks with low precision weights and activations,” (2016), arXiv:1609.07061 [cs.NE].

117 E. H. Lee, D. Miyashita, E. Chai, B. Murmann, and S. S. Wong, “Lognet: Energy-efficient neural networks using logarithmic computation,” in 2017 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) (2017) pp. 5900–5904.

118 S. K. Esser, P. A. Merolla, J. V. Arthur, A. S. Cassidy, R. Appuswamy, A. Andreopoulos, D. J. Berg, J. L. McKinstry, T. Melano, D. R. Barch, C. di Nolfo, P. Datta, A. Amir, B. Taba, M. D. Floodner, and D. S. Modha, “Convolutional networks for fast, energy-efficient neuromorphic computing,” Proceedings of the National Academy of Sciences 113, 11441–11446 (2016). https://www.pnas.org/content/113/41/11441.full.pdf

119 C. Cole, “Optical and electrical programmable computing energy use comparison,” Opt. Express 29, 13153–13170 (2021).

120 X. Wu, B. Dama, P. Gothoskar, P. Metz, K. Shastrī, S. Sunder, J. V. d. Spiegel, Y. Wang, M. Webster, and W. Wilson, “A 20Gb/s NRZ/PAM-4 lv transmitter in 40nm CMOS driving a Si-photon modulator in 0.13um CMOS,” in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (2013) pp. 128–129.

121 L. Carroll, J.-S. Lee, C. Scarcella, K. Gradkowski, M. Duperron, H. Lu, Y. Zhao, C. Eason, P. Morrissey, M. Rensing, S. Collins, H. Y. Hwang, and P. O’Brien, “Photonic packaging: Transforming silicon photon integrated circuits into photonic devices,” Applied Materials 6 (2016). 10.3390/app61020426

122 M. Wade, “Teraphy: A chiplet technology for low-power, high-bandwidth in-package optical I/O,” in [2019 IEEE Hot Chips 31 Symposium (HCS) (2019)] pp. i–xlviiii.
FIG. 1. SiP circuit diagram of an $N \times N$ MZM-based accelerator. High-speed PN phase shifters and low-speed thermo-optic phase shifters are colored in blue and red, respectively.

FIG. 2. Optical link budget analysis for MZM-based matrix sizes of $N=8, 16, 32, 64, 128$ for $R = 1.2 \ A/W$ and $DR = 10 \ GS/s$. 

16

FIG. 3. Targeted AFE sensitivity for $n_{i/p} = \{1, 2, 3, 4, 5, 6\}$ b and the output power for MZM-based SiP matrices with sizes N = 8, 16, 32, 64, 128. $P_{\text{laser}} = 10 \text{ dBm}$. 
FIG. 4. Input data fetch for a SiP implementation with $n_{i/p} = 4b$. FIFO and serializers are used to address the high-speed throughput requirement of SiP accelerators.
FIG. 5. Total energy efficiency (pJ/Op) for an $N \times N$ MZM implementation with PD responsivity $R = 1.2 \text{ A/W}$ and binary resolution, $n_{i/p} = 1 \text{ b}$. Energy efficiency improves as the network scales up due to the increased number of operations. Improving the tuning efficiency with insulation has significant enhancement on the overall energy efficiency.
FIG. 6. Total energy efficiency and scaling limit of an MZM based network with an input resolution of $n_{i/p} = \{1, 2, 3, 4\} \text{bit}$ considering thermo-optic phase shifters with and without insulation at the scaling limit, $N_{\text{lid}}$, where the laser rated power output (10 dBm) is reached. Implementing networks with higher resolution requires scaling down the network to improve the SNR at the AFE. This leads to a degradation of the energy efficiency due to the reduced number of operations.
Minimum Detectable Signal by the output AFE

Reduced Digital Bit Resolution: $\log_2 \rho_{opt}$

FIG. 7. The loss of precision factor for a case when 4 input signals (2b digital resolution) combine to form the output $P_{out1}$. Scaling down the input optical power by $N = 4$ can be achieved at the expense of reducing the digital precision at the output by $\log_2 4 = 2b$. 
FIG. 8. (a) Total energy efficiency and (b) MZM Network sizes for $R = 1.2 \ A/W$, $DR = 1 - 10 \ GS/s$. Operating at higher data rates helps reduce the contribution of the static power consumption of thermo-optic phase shifters to the energy efficiency. Network scales up at lower data rates due to the SNR improvement.
FIG. 9. SiP circuit diagram of an $N \times N$ MRR-based accelerator
FIG. 10. Optical link budget analysis for MRR-based matrix sizes, N=8, 16, 32, 64, 128 for R=1.2 A/W and DR=10 GS/s.

FIG. 11. Targeted AFE sensitivity for $n_{i/p} = \{1, 2, 3, 4, 5, 6\} b$ and the output power for MRR-based SiP matrices with sizes N = 8, 16, 32, 64, 128. $P_{laser} = 10$ dBm.
FIG. 12. Total energy efficiency (pJ/OP) for an $N \times N$ MRM implementation with PD responsivity $R = 1.2 \ A/W$ and binary resolution, $n_{i/p} = 1b$. Energy efficiency improves as the network scales up due to the increased number of operations. Improving the tuning efficiency with insulation has significant enhancement on the overall energy efficiency.
FIG. 13. Total energy efficiency and scaling limit of an MRM based network with an input resolution of $n_{i/p} = \{1b, 2b, 3b, 4b\}$ considering thermo-optic phase shifters with and without insulation at the scaling limit, $N_{\text{ld}}$, where the laser rated power output (10 dBm) is reached. Implementing networks with higher resolution requires scaling down the network to improve the SNR at the AFE. This degrades the energy efficiency due to the reduced number of operations.
FIG. 14. (a) Total energy efficiency and (b) MRM Network sizes for $R = 1.2 \, \text{A/W}, \, DR = 1 - 10 \, \text{GS/s}$. Operating at higher data rates helps reduce the contribution of the static power consumption of thermo-optic phase shifters to the energy efficiency. Network scales up at lower data rates due to the SNR improvement.
FIG. 15. Energy efficiency breakdown considering various weight tuning options for bit resolutions, $n_i/p = \{1, 2, 3, 4\}$ for (a) an MZM-based implementation, and (b) an MRM-based implementation. Phase shifters with low insertion loss and static power consumption (e.g. TOPS with insulation and NOEMS) are good candidates to enhance the energy efficiency of SiP implementations. The high insertion loss of LCOS and PCM poses limitations on the network sizes for a target resolution. In addition, PCMs, with their large dynamic power consumption, are promising for MRM implementations provided a high weight reuse is possible.
FIG. 16. Evolution of SiP technology from current (1.0) to the next generation (2.0). Evolution of the existing SiP technologies - which comprise of grating couplers (GCs), Edge Couplers (ECs), V-grooves, silicon waveguides, thermal heaters, sub-wavelength gratings (SWGs), PN junction modulators, germanium photodetectors (Ge PDs), in-resonator photoconductive heaters (IRPHs), silicon nitride (SiN) escalators - to include emerging technologies such as photonic wire bonds (PWBs), low-loss waveguides, liquid crystal on silicon (LCOS), nano-opto-electromechanical systems (NOEMs), semiconductor optical amplifiers (SOAs), polymers, phase change materials (PCMs), indium tin oxide (ITO) and avalanche photodetectors (APDs).
FIG. 17. Network scale vs. resolution for various number of SOAs for an MZM-based implementation. The scale of the network can be traded off with its resolution. Incorporating SOAs help in extending the network scale for a fixed resolution or increasing the resolution for a given network scale. The number of SOAs that can be added to a network are limited to 1 or 2.
FIG. 18. Network scale vs. resolution for various number of SOAs for an MRM-based implementation. Compared to their MZM counterpart, SOAs have bigger impact in scaling up the network for a given resolution.