High Density Vertical Optical Interconnects for Passive Assembly

Drew M. Weninger\textsuperscript{a}, Samuel Serna\textsuperscript{b}, Achint Jain\textsuperscript{a}, Lionel Kimerling\textsuperscript{a}, and Anuradha Agarwal\textsuperscript{a, c}

\textsuperscript{a}Materials Science and Engineering Department, Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, MA 02139, USA
\textsuperscript{b}Bridgewater State University, 131 Summer St, Bridgewater, MA 02324, USA
\textsuperscript{c}Materials Research Laboratory, Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, MA 02139, USA

ABSTRACT

The co-packaging of optics and electronics provides a potential path forward to achieving beyond 50 Tbps top of rack switch packages. In a co-packaged design, the scaling of bandwidth, cost, and energy is governed by the number of optical transceivers (TxRx) per package as opposed to transistor shrink. Due to the large footprint of optical components relative to their electronic counterparts, the vertical stacking of optical TxRx chips in a co-packaged optics design will become a necessity. As a result, development of efficient, dense, and wide alignment tolerance chip-to-chip optical couplers will be an enabling technology for continued TxRx scaling. In this paper, we propose a novel scheme to vertically couple into standard 220 nm silicon on insulator waveguides from 220 nm silicon nitride on glass waveguides using overlapping, inverse double tapers. Simulation results using Lumerical’s 3D Finite Difference Time Domain solver are presented, demonstrating insertion losses below -0.13 dB for an inter-chip spacing of 1 µm; 1 dB vertical and lateral alignment tolerances of approximately 2.6 µm and ± 2.8 µm, respectively; a greater than 300 nm 1 dB bandwidth; and 1 dB twist and tilt tolerances of approximately ± 2.3 degrees and 0.4 degrees, respectively. These results demonstrate the potential of our coupler for use in co-packaged designs requiring high performance, high density, CMOS compatible out of plane optical connections.

Keywords: co-packaged optics, chip to chip coupling, optical bumps, optoelectronic interposer, heterogeneous integration, passive assembly, optical fanout, evanescent coupling

1. INTRODUCTION

In 2021, 20.6 ZB of the global datasphere - or near 30% - traveled through data centers, where over 85% of that data remained locally in "East-West" traffic.\textsuperscript{1} In current data center architectures, information is routed to servers within a rack by using an Ethernet switch located at the top of the rack (ToR). Thus, the East-West traffic speed is constrained by the bandwidth capacity of these ToR switch packages. In the past, ToR switch packages have met bandwidth challenges like this by doubling total bandwidth capacity every two years. This was accomplished either by doubling the number of copper (Cu) input/output (I/O) channels in parallel to the package (which occurred every two years) or by doubling the bandwidth capacity per Cu channel (which occurred every four years).\textsuperscript{2} High performance ToR switch packages have been demonstrated using all electrical I/O with 512 channels, each operating at 106.25 Gbps per channel using the IEEE 802.3-ck standard, yielding a total of 51.2 Tbps per package.\textsuperscript{3}

Scaling beyond this point using Cu I/O has many challenges, an important one being that the crosstalk between Cu lines and signal attenuation increases with increasing frequency and increases as more laminates are squeezed into the same package substrate thickness, which is already at or above 12 layers.\textsuperscript{4} On the other hand, all-optical I/O, which does not suffer from the skin effect, becomes energetically favorable over Cu I/O.
for distances longer than 1 mm when using data rates above 100 Gbps. On top of that, all-optical I/O can scale in bandwidth capacity through increasing the number of wavelengths per channel in wavelength division multiplexing schemes since in a linear material different wavelengths do not interact with one another. Thus, a sustainable solution is to implement "co-packaged optics" by placing the transceiver (TxRx), the device used to convert optical signals to electrical signals and vice versa, within the switch package to minimize Cu length, and to use all-optical I/O at the package interface.

Figure 1. A flow chart for understanding how high density chip to chip vertical optical couplers will be a key enabling technology for meeting global data demands. The red boxes highlight problems which arise in the flow and the green boxes help highlight key solutions for industry to converge towards. In other words, the flow chart is meant to emphasize the train of thought which shows how all-electrical I/O is not scalable in terms of bandwidth capacity, energy efficiency, or cost per package for greater than 50 Tbps ToR switch packages, and how co-packaged optics utilizing vertical optical couplers is a feasible, sustainable solution.

A first step towards achieving greater than 50 Tbps ToR switch packages utilizing all-optical I/O is the development of TxRx modules which are able to be co-packaged with electrical devices. Several different co-packaged TxRx designs have experimentally shown bandwidths of 1.6 to 2.0 Tbps operating with TxRx energy efficiencies between 20 pJ/bit and 4.9 pJ/bit, respectively. Other similar co-packaged TxRx have been simulated and show a bandwidth capacity of 3.58 Tbps with an energy consumption of less than 2 pJ/bit per TxRx. An important aspect of these co-packaged designs is that scaling of bandwidth capacity, energy efficiency, and cost per package is no longer associated with transistor shrink, but instead with the number of TxRx per package. As more TxRx are located inside the package to improve performance, the available package area will become limited and the stacking of photonic integrated circuits (PICs) in the vertical direction on optical interposers, or directly on other PICs, will become a necessity. This is especially true because optical components such as micro-ring modulators (MRMs), Mach-Zehnder Modulators (MZMs), and photo-detectors (PDs) take up a significantly larger area than their electronic counterparts (and thus, PICs take up larger areas than electronic ICs). However, by vertically stacking optical chips, another optical-optical interface is created which will contribute to the loss budget of an optical network. Therefore, an innovation in out of plane couplers that can vertically route light from one waveguide to another waveguide on a separate chip with high efficiency and with a dense pitch will be an enabling technology for co-packaging of optics and electronics. A flow chart summarizing the line of thought which arrived at this conclusion is outlined in Fig. 1, with important problems highlighted in red and important solutions highlighted in green.

The vertical optical interconnect design [US Patent No. 11067754] presented in this paper provides a solution with low insertion loss, high translational and rotational alignment tolerance, CMOS process flow compatibility, and fine lateral pitch. In fact, it is only one aspect of a broader 2.5D co-packaged optics design, which is shown in Fig. 2. In this context, 2.5D refers to the placing of PICs and EICs side by side as opposed to stacking EICs on top of PICs in a 3D configuration. The diagram shows a SiO₂ optical interposer providing optical fanout from the TxRx to an array of SMFs. By implementing optical fanout, this design allows for a
significantly higher density of optical I/O along the available shoreline of the PIC (the TxRx) because the SMF pitch is limited to 125 \( \mu \)m by the fiber cladding, but the waveguides on the optical interposer are limited only by the mode size of a single mode waveguide. Additionally, the use of an optical interposer allows for high speed pick and place tools to be used for assembly of PICs instead of attaching flyover fiber arrays to each TxRx individually.\(^8\) Development of three enabling technologies make this design possible: a novel chip to chip evanescent coupler, a novel SMF to interposer expanded beam coupler, and Cu micro-pillar arrays which provide dense electrical connections to the PIC from the EIC (e.g. 60 \( \mu \)m pitch size or less) and passive self-alignment of the vertical coupler elements after passive pick and place of the PIC is completed. The passive self-alignment occurs due to the surface tension of the molten Sn-Ag-Cu (SAC) cap which sits atop the Cu \( \mu \)-pillar joint. The experimental self-alignment of Cu \( \mu \)-pillars (also called C2 bumps) and standard ball grid array joints (called C4 bumps) has been shown on numerous occasions to exhibit a final misalignment of less than 1 \( \mu \)m following bonding.\(^9\)–\(^18\) Through this assembly mechanism, the need for active alignment of optical components can be significantly reduced or eliminated. This is crucial because active alignment increases fabrication time and the overall package cost, which already accounts for over 80\% of the total expense for photonic packages.\(^19\) The following sections focus on describing the design and performance of our vertical coupler because it is the most challenging and important aspect of the proposed package design.

![Figure 2. A schematic of the proposed co-packaged design, which uses high density vertical optical interconnects to enable optical fanout to an array of SMFs, is shown. The design is composed of an EIC shown in black and a silicon PIC shown in red, both of which sit on top of the SiO\(_2\) optical interposer shown in white, which are assembled using pick and place technology. Note that while only one PIC was shown in this diagram, the package is intended to hold a large number of chips, and that the diagram is not to scale in terms of electronic or photonic chip sizes.](image)

1.1 High Density Vertical Optical Interconnects

The basis for our vertical evanescent coupler design is two crossed (overlapping), inverse, double tapers as shown in Fig. 3. Different variations of this design were developed in.\(^20\)–\(^28\) Our design is distinct from these in several ways. First, it is intended for coupling between two separate chips or from interposer to chip (inter-chip coupling) as opposed to coupling within two layers of the same chip (intra-chip coupling). Second, our design uses standard 220 nm silicon nitride (SiN) for the material of the waveguide and double taper on the lower
substrate, which has multiple advantages. For one, it leads to a reduction in propagation loss on the interposer due to the lower refractive index of the SiN compared to a design where the waveguides on the interposer are fabricated from 220 nm Si. In addition, using standard 220 nm SiN for the lower taper and 220 nm Si for the upper taper in the final design maintains compatibility with the standard CMOS foundry process flows used in the microelectronics industry, meaning less complex fabrication and an overall cost reduction. Finally, by using SiN, a material with a lower intrinsic refractive index, we establish a lower index contrast between waveguide and substrate on the lower chip which expands the mode size outside the waveguide (termed the evanescent tail). Through this modal expansion, we can improve the 1 dB lateral and vertical alignment tolerances compared to the coupling between two 220 nm silicon double tapers. Modal expansion is also the reason for the double linear taper design for both the upper and lower tapers - a long region with narrow lateral dimensions will result in an aurally larger evanescent field and thus allow for improved alignment tolerances over a single, linear taper. Additionally, the double taper will assist in reducing the footprint of the coupler compared to a single, linear taper. The goal of these couplers will be to increase lateral alignment tolerance beyond the capability of the self-aligning C4 or C2 bumps so that passive assembly for their lateral alignment can be accomplished. Vertically speaking, the goal will be to increase vertical alignment tolerance beyond the variation in bump height uniformity across a wafer or die since the height of the C2 bump after reflow will determine the vertical offset of the Si double taper and the SiN double taper (in other words, the gap between the upper and lower chip). Widening alignment tolerances to enable passive assembly of optical and electrical components directly equates to faster assembly speeds and lower costs. The remainder of this study will discuss how the simulations were setup and will show the final results demonstrating high coupling efficiency with widened alignment tolerances.

2. MATERIALS AND METHODS

2.1 Material Platform Constraints

As part of the simulation setup, it is important to list the parameters, the material constraints, and the design variables to be calculated by the simulations. For our material constraints, we assume the upper waveguides are fabricated on standard 220 nm silicon on insulator (SOI) with a 3 μm bottom oxide (BOX) layer. This is consistent with the most popular material platform choice for PICs in high volume manufacturing (HVM). To create the Si waveguides on the SOI oxide layer, and later the SiN waveguides on the glass interposer, we rely on microelectronic industry standard processes for patterning and passivating silicon based waveguides as outlined in. The choice of 220 nm SOI immediately places an additional constraint on the upper film final output waveguide width (W_{Si}) because the widest single mode waveguide possible for 220 nm thick Si with n = 3.45 is 440 nm.31 To simplify our simulations, we assume the BOX layer is thick enough such that none of the mode leaks into the upper chip’s bulk silicon. In other words, for simulation purposes the upper substrate is effectively entirely silica with an index of 1.45. This assumption is reasonable for high to intermediate index contrast waveguides such as those made from Si or SiN.

Next, we assume the lower waveguide layer is standard 220 nm SiN with refractive index of 2.0. The substrate below the SiN waveguiding layer is constrained to SiO₂ with n = 1.45 (note that in practice the exact variant of SiO₂ such as glass, fused silica, quartz, etc. would be dictated by the TGV (through glass via) fabrication process being used). This is because our broader goal is to develop vertical optical interconnects for use on glass optical interposer technology which has advantages in terms of thermal, mechanical, and electrical performance and makes pick and place alignment easier due to transparency.32 It is assumed then that the input light to the waveguide comes from an edge coupled array of standard SMF-28 fibers operating at λ = 1.55 μm which are far away. In an effort to limit the longitudinal footprint of the coupler, we self-constrain our adiabatic taper to be no longer than 500 μm in length. Additionally, it is common in microelectronic packaging to use heat treated or UV curable epoxies as underfill materials in a flip chip bonded system. These underfill materials are typically formed from low-expansion fillers, such as fused silica, and a liquid prepolymer, such as a thermosetting resin for adhesion that can be cured to a solid composite and fill the gap between the chips via capillary action. The underfills serve the purpose of providing mechanical stability and improved reliability to the standard C4 or C2 interconnects through thermal mismatch reduction and hermetic sealing.4 In addition to thermal expansion coefficient matching, these underfills can also provide refractive index matching by have tunable refractive indices from 1.45-1.6.33,34 We assume in this study we are using an underfill such as EPO-TEK® 305 which has a
Figure 3. The basic design of our novel vertical optical interconnect. In (a), a perspective view highlights the fundamental design parameters of our structure. The lower taper is shown to be a different color because it is fabricated out of SiN as opposed to Si. Also, the coordinate system used for the remainder of the study is shown, with $z$ pointing vertically, $y$ pointing laterally, $x$ longitudinally, $+\phi$ showing counterclockwise rotation around the $z$ axis (representing twist rotation), and $+\theta$ showing rotation around the $y$ axis (representing tilt rotation). In (b), a top view of the coupler is shown. Notice that the adiabatic taper lengths ($L$) of the upper and lower tapers are equal and the tapers overlap such that the tip of the Si adiabatic taper ends at the $x$ point where the SiN adiabatic taper begins (when in perfect alignment). In (c), a side view of the structure (not to scale) after the PIC has been bonded to the interposer is shown with different colors to help show the material stack. Here, the C2 bumps are deposited into a trench etched using deep RIE.

The refractive index of 1.45 at 1550 nm, instead of an air gap with refractive index of 1. This constraint will later be relaxed and the effect of a small variation of the underfill refractive index on coupling efficiency will be demonstrated (between 1.4 and 1.6). Finally, the input SiN waveguide width ($W_{\text{SiN}}$) will be set to 1 $\mu$m as this provides an input mode with a high confinement factor to the coupler.

Furthermore, in order to maintain minimum feature sizes above the lithographic resolutions of standard 193
nm DUV lithography, we constrain all taper slope profiles to be linear instead of nonlinear profiles such as a quadratic, cubic, quartic, or exponential slope. As was shown in,\textsuperscript{22,35,36} a non-linear slope actually shrinks the necessary adiabatic taper length to achieve a given coupling efficiency; however, non-linear profiles require lithographic resolution which may be higher than standard 193 nm DUV or immersion techniques can provide. The double taper design attempts to mimic the non-linear profiles through a multi-segmented approach, but maintains linear sections which relax such lithographic requirements.

As a result, the only parameters left to vary are the upper and lower taper tip widths, upper and lower non-adiabatic taper lengths, and the intermediate waveguide widths. However, because the non-adiabatic lengths convert the mode size from one size to another within the the same SiN or Si thin film with no changes in thickness or background index, these widths can be set to 10 µm as in\textsuperscript{21} as they have little influence on the overall performance of the out of plane coupler. For the tip widths of the upper and lower tapers, which are anticipated to be the smallest feature size of the design, we assume a lower limit of 100 nm for both the Si and SiN tapers. This allows our design to remain above the resolution capabilities of industry standard 248 nm DUV, 193 nm DUV, and 193 nm immersion lithography techniques for Si-PICs utilizing thin/thick SOI and bulk Si according to.\textsuperscript{37,38} The material constraints and remaining design variables are summarized in Table 1.

| Platform Constraints | Parameters | Upper taper | Lower taper |
|----------------------|------------|-------------|-------------|
| Material             | Si         | SiN         |
| Refractive index     | 3.45       | 2.0         |
| Thickness (t)        | 220 nm     |             |
| Waveguide width (W_{Si} and W_{SiN}) | 440 nm |             |
| Tip width (W_{tip, Si} and W_{tip, SiN}) | > 100 nm (193 nm immersion lithography resolution\textsuperscript{38}) | |
| Non-adiabatic taper length (ℓ) | 10 µm | |
| Taper slope profile | all tapers are linear |
| Adiabatic taper length (L) | < 500 µm |
| Substrate material   | 3 µm BOX atop bulk Si | SiO\textsubscript{2} |
| Inter-chip gap material | UV curable or heat treatable underfill epoxy |
| Underfill refractive index | 1.45 |

| Design Variables | Parameters | Lower Limit | Upper Limit |
|------------------|------------|-------------|-------------|
| Si Intermediate width (W_{Si, i}) | 200 nm | 250 nm |
| SiN Intermediate width (W_{SiN, i}) | 600 nm | 700 nm |
| Si tip width (W_{tip, Si}) | 70 nm | 150 nm |
| SiN tip width (W_{tip, SiN}) | 100 nm | 250 nm |

### 2.2 3D FDTD Simulation Setup

The performance metrics of interest in this study are insertion loss (in units of dB), 1 dB lateral alignment tolerance (in units of µm), 1 dB vertical alignment tolerance (in units of µm), 1 dB twist and tilt alignment tolerance (in units of degrees, with twist indicating +φ rotation and tilt indicating +θ rotation as defined in Fig. 3), and 1 dB bandwidth (in units of nm). In order to calculate these outputs we will primarily use Lumerical’s 3D Finite Difference Time Domain (FDTD) tool. The use of a 3D FDTD solver to simulate performance is important because it is able to take into account loss due to scattering out of plane, which is likely to occur at the tips of the tapers.

For the 3D FDTD simulation setup, meshes which were one-fourth the smallest feature size were used over the SiN and Si regions (this means they varied from 15-40 nm depending on the value of W_{tip, Si} and W_{tip, SiN} to
optimize simulation time). The background mesh for the solver was set to Lumerical’s preset auto-non uniform mesh with a mesh accuracy of 2 (this equates to approximately a 50 nm background mesh for a wavelength of 1.55 µm). In terms of boundary conditions, perfectly matched layer (PML) boundary conditions, which assume absorption of incident electric field, were used to account for loss due to out of plane scattering of light. A monochromatic TE mode source with a wavelength of 1.55 µm was used and transmission was measured through an output monitor 2 µm by 2 µm in size located 12 µm past the end of the final, non-adiabatic taper in the Si. For the 1 dB bandwidth calculations, a broadband light source was used with 300 nm bandwidth extending from 1.3 µm to 1.6 µm, and the system was simulated with a TE mode and a TM mode separately to determine polarization dependent losses.

Vertical offset sweeps were performed where the inter-chip gap was varied from 0 to 3 µm for intermediate waveguide widths between 200-250 nm for Si and 600-700 nm for SiN to determine the effect of intermediate width on vertical alignment tolerance. For the vertical offset sweep, a 0 µm gap indicates the Si and SiN tapers are directly on top of one another and a 3 µm gap indicates the distance from the top of the SiN taper to the lowest point of the Si taper. We assume, since the intensity of optical modes in waveguides follows a Gaussian distribution, that the trends which prevail for vertical offset sweeps will prevail for lateral offset sweeps (and thus lateral alignment tolerance). In other words, only vertical offset sweeps were performed for each intermediate width value, the trends were extracted, and then lateral offset simulations were completed later with the optimized widths to determine the final lateral alignment tolerance (and save time in simulating the structure). The effect of symmetric and asymmetric tip widths was also investigated by first varying the tip width of both the Si and SiN identically, and then varying only the Si while the SiN tip width remained constant at 100 nm and vice versa. To properly assess the effect on maximum coupling efficiency and alignment tolerance, vertical offset sweeps were performed identically to the intermediate width case.

Next, with the intermediate widths and tip widths finalized, the translational and angular alignment tolerances were characterized. This was done by performing vertical offset sweeps from 0 to 3 µm as discussed, a lateral offset sweep where z and x offset were set to zero and y offset was varied from 0 to 3 µm, and a longitudinal offset sweep where y and z offsets were zero and x offset was varied from 0 to 150 µm. Likewise, the angular alignment tolerances were simulated by instituting twists ranging from 0 to 3 degrees and tilts ranging from 0 to 0.5 degrees of the Si double taper with respect to the SiN double taper (which remained at a 0 degree twist and tilt rotation at all times).

Finally, simulations to determine fabrication tolerances of remaining parameters were completed beginning with variation in the refractive index and thickness of the underfill region. This was done by changing the underfill index from 1.4 to 1.6 (maintaining the 50 nm background mesh) and simulating the coupling efficiency for inter-chip spacings of 1 µm and 2.5 µm. During these simulations, the underfill is assumed to fill the entire inter-chip gap spacing. In a similar manner, variation in Si and SiN waveguide thickness was also explored by varying waveguide thickness from 200 to 250 nm in Si while keeping SiN constant at 220 nm thickness and simulating coupling efficiency, and then repeating for different vertical offsets. The process was then repeated for SiN thicknesses between 200 and 250 nm while Si thickness was held constant at 220 nm. Now, the results of these simulations will be presented in the following section.

3. RESULTS

Using the simulation setup described in Section 2, the results showing the effect of intermediate width variation are presented in Fig. 4 for both Si and SiN. From the data in Fig. 4(a), we find that a Si intermediate width of 230 nm provides maximum coupling efficiency above 95% with vertical alignment tolerance beyond 2.5 µm. In Fig. 4(b), we find a similar result for a SiN intermediate width of 650 nm. In Fig. 4(c) and Fig. 4(d), we see a cross sectional plot of the optical mode intensity on a logarithmic scale for Si intermediate widths of 200 nm and 250 nm, respectively. The red dotted circles in these images are to draw the readers attention. The plots of Fig. 4 together show an important trend - a decrease in intermediate width results in widened alignment tolerances at the expense of maximum coupling efficiency. Due to this finding, we set the Si and SiN intermediate widths to 650 nm and 230 nm for the remainder of the study.

Next, we present the data showing the effect of asymmetric tip widths and a small variation in symmetric tip width, as shown in Fig. 5. From Fig. 5(a), it is clear that increasing the tip widths symmetrically decreases
Figure 4. The effect of a small variation in Si and SiN intermediate width on coupling efficiency is shown following 3D FDTD simulations. In (a) and (b), we see that decreasing the Si or SiN intermediate width decreases maximum coupling efficiency while improving alignment tolerance (and vice versa). We also see that the structure is relatively robust to small variations of ±25–30 nm around 230 nm and ±50 nm around 650 nm which could arise due to process variation. In (c) and (d), we see a cross sectional plot of the optical mode intensity on a logarithmic scale for Si intermediate widths of 200 nm and 250 nm, respectively. The red dotted circles are to draw the readers attention. Notice that for the case of the 200 nm Si intermediate width, there is increased out of plane scattering at the point when the SiN and Si tapers stop overlapping. This scattering is shown by the lighter shade of blue in the red dotted circles. Moreover, this out of plane scattering is significantly reduced in the case of the 250 nm wide Si, shown by the dark shade of blue in the red dotted circles of (d) (because the dark blue region represents -50 dB of loss and the lighter blue represents approximately -30 dB of loss, this difference in color is important).

Moreover, the 1 dB translational and rotational alignment tolerance data can be found in Fig. 6(a) and Fig. 6(b), respectively. From the data in Fig. 6(a), the 1 dB x, y, and z alignment tolerances were determined to be >
Table 2. Summary of the final values for the design variables of this study following 3D FDTD simulation optimization.

| Parameters                  | Final Values for Design Variables |
|-----------------------------|-----------------------------------|
| Si Intermediate width ($W_{Si,i}$) | 230 nm                           |
| SiN Intermediate width ($W_{SiN,i}$) | 650 nm                          |
| Si tip width ($W_{tip, Si}$)    | 100 nm                            |
| SiN tip width ($W_{tip, SiN}$)  | 100 nm                            |

150 µm, ±2.8 µm, and 2.6 µm, respectively. Likewise, from Fig. 6(b) the final 1 dB twist and 1 dB tilt alignment tolerances were determined to be approximately ±2.3 degrees and 0.4 degrees, respectively. Furthermore, the set of data shown in Fig. 7(a) shows the effect of the underfill refractive index for two separate underfill thicknesses of 1 µm and 2.5 µm. For an underfill with refractive index between 1.45 and 1.6 and a thickness of 1 µm, the coupling efficiency is relatively unchanged (less than 5% shift). On the other hand, going below 1.45 results in significant losses greater than 1 dB. This result indicates an air gap would be insufficient for TE mode coupling at a 1 µm inter-chip spacing. Additionally, the data for a 2.5 µm gap shows a stronger dependence on refractive index, shrinking the 1 dB loss range to be between 1.44 and 1.57. However, the data for an underfill index of 1.5 with a gap of 2.5 µm shows that coupling efficiency actually improves by approximately 5% versus the case of index 1.45.

In terms of the wavelength dependence of the design, from the data in Fig. 7(b) we obtain two pieces of information: the 1 dB bandwidth for TE mode coupling is greater than 300 nm and the polarization dependent losses for 1550 nm injection are greater than 1 dB of loss and are approximately 0.2 dB at 1310 nm. Lastly, the plot showing the effect of varying Si and SiN waveguide thickness can be found in Fig. 7(c) and 7(d), respectively. From the data, it is clear that a variation of ±30 nm in Si or SiN thickness does not impact maximum coupling efficiency by more than 5% and does not impact alignment tolerance by more than 350 nm.

4. DISCUSSION

From the results in the prior section, we propose a few underlying mechanisms which can be used for future design of vertical evanescent couplers. First, we propose that the decrease in maximum coupling efficiency as $W_{Si,i}$ decreases below 230 nm is due to repeated polarization conversion. In general, below a 220 nm Si waveguide width for 220 nm thick Si, the mode with the highest effective refractive index is the TM mode. Therefore, in coupling to a waveguide with $W_{Si,i} = 220$ nm, polarization conversion must occur twice leading to increased losses (once going from TE to TM during coupling to the Si and once going from TM to TE in the final, short Si taper). Going forward, we will limit the Si intermediate width to 230 nm to avoid these losses.

The second important mechanism to elaborate on is the cause of the loss seen in Fig. 5(b) when going from the 100 nm tip width to the 150 nm tip width. This loss is the result of out of plane scattering due to the mode interacting with a high index Si region during propagation - a narrower tip width results in decreased out of plane scattering and a higher maximum coupling efficiency. In terms of alignment tolerance, a narrower tip width increases the slope of the adiabatic taper and makes the entire taper thinner, resulting in modal expansion and thus improved coupling for larger z or y offsets.

One additional point to highlight about the results in Figs. 4, 5, and 7 is that they demonstrate the robustness of the double taper structure to variation in thickness, tip width, intermediate width, underfill refractive index, and underfill thickness due to natural process variation during fabrication. For example, even with an error of ±30 nm in tip width or intermediate width for Si or SiN, the effect on maximum coupling efficiency is less than 5% and on 1 dB vertical alignment tolerance is less than 500 nm. The tolerance of this structure to variation in line width meets or exceeds the line width fabrication tolerance applicable when using standard 193 nm DUV lithographic processes for 200 or 300 mm wafers which are on the order of ±7.8-30 and 7.9-30 nm, respectively.31,39 The same can be said about the fabrication tolerance to Si or SiN waveguide thickness variation, since SOI foundry processes have Si thickness uniformity on the order of ±6-10 nm and ±1-10 nm for 200 and 300 mm wafers, respectively,31,39 and the uniformity for PECVD SiN is typically on the order of ±2.5-7%, which for this study would be approximately ±15 nm.40,41 As for the underfill thickness, this parameter
Figure 5. The effect of tip width on coupling efficiency is depicted. First, in (a), tip width is symmetric (the same for Si and SiN double tapers) and variation shows that increasing tip width decreases coupling efficiency and alignment tolerance. In (b), a cross section of the optical mode intensity on a logarithmic scale is shown for symmetric tip widths of 100 nm and 150 nm, with red dotted circles to draw the reader’s attention. In (c), tip width is asymmetric (different for Si and SiN double tapers) and variation of the SiN tip width while Si is held at 100 nm shows that increasing tip width decreases alignment tolerance with a negligible impact on maximum coupling efficiency. In (d), again tip width is asymmetric and variation of Si tip width shows that increasing tip width beyond approximately 100 nm decreases coupling efficiency and alignment tolerance. All three data figures demonstrate the coupler is relatively robust to small variation in tip width (the smallest feature size of the design due to process variation).

is the same as the gap between the two chips since the entire gap is filled with epoxy, so the fabrication tolerance is the same as the 1 dB vertical alignment tolerance - approximately 2.6 \( \mu m \). Finally, the underfill refractive index can vary between 1.45 to 1.6, the typical range of refractive indices for UV or heat treatable optical underfill epoxies,\textsuperscript{33, 34} with less than a 5% change in maximum coupling efficiency. On the other hand, Fig. 7(a) shows that going below 1.45 for the underfill refractive index causes the optical mode to become more confined in the higher index waveguide-substrate system, indicating an air gap would be insufficient for TE mode coupling at a 1 \( \mu m \) inter-chip spacing, an important caveat.
Figure 6. The final translational and rotational alignment tolerances using 3D FDTD simulations are shown. In (a), a plot of coupling efficiency versus misalignment in x, y, and z. Note that while simulating the z alignment tolerance, the y and x offsets were set to zero and while simulating the y and x alignment tolerance, the z offset was set to zero (so there was no gap between the tapers). The red dotted line on the figure represents 1 dB of additional loss when beginning from 97% (or 0.13 dB) of insertion loss (meaning the red dotted line is at 1.13 dB of loss or 77% coupling efficiency). In (b), a similar plot is shown for twist misalignment (rotation about the z axis) and tilt misalignment (rotation about the y axis). The arrows in (a) and (b) leading from the data to the side view, top view, and longitudinal view show exactly where the tapers are relative to one another when the alignment tolerance limits are reached. In the diagrams on the right side, coordinate systems are presented to orient the reader. Final design parameters are also shown in the plot for completeness.

4.1 Comparison

A brief review of the performance metrics for alternate vertical couplers are presented in Table 3. In comparing the values for insertion loss, alignment tolerance, and bandwidth associated with the double taper structure from this study, our coupler stacks up well to peer innovations. First, in terms of insertion loss, our vertical cross tapers display a maximum coupling efficiency of slightly greater than 97%, or 0.13 dB of loss. This is competitive compared to the other high performance couplers which have insertion losses of 0.45 dB or less (90% coupling efficiency or more). Second, our widened translational alignment tolerances above 2.6 µm compare favorably to other evanescent, edge, or grating coupler designs which are typically less than 2 µm. When it comes to footprint,
Figure 7. The effect of the wavelength, polarization, underfill refractive index, and waveguide thickness are shown. In (a), the underfill refractive index is varied for a 1 µm and 2 µm gap and coupling efficiency is calculated. In (b), the wavelength is varied between 1300 nm and 1600 nm for the transverse electric (TE) and transverse magnetic (TM) modes. In (c) and (d) the effect of varying Si and SiN waveguide thickness while the other waveguide thickness is held constant, is shown.

the 500 µm length of this design may seem large; however, similar interposer to chip evanescent couplers such as those outlined in\textsuperscript{42} are greater than 1 mm in length to achieve a lower ± 2 µm lateral tolerance. Thus, attaining greater than ± 2.5 µm tolerance at 500 um actually reduces typical footprint by 50%. One additional important point to keep in mind when comparing our alignment tolerances to a free form coupler, which can achieve exceptionally large vertical alignment tolerances, is the monolithic, planar nature of our design which relies on standard, controlled foundry processes and CMOS compatible materials. This is contrasted by couplers which are fabricated using two-photon polymerization techniques, a process with significantly lower throughput due to the sequential patterning of optical components with repeated exposures instead of processing devices in parallel using batch patterning processes. In terms of material properties, it also means our coupler is reflow temperature compatible and not subject to the same mechanical, thermal, or humidity based reliability problems which may arise for polymer based structures. Additionally, because the evanescent coupler in this study maintains mode diameters less than 10 µm, even during the modal expansion occurring within the tapers, compared to expanding the mode to hundreds of microns in diameter as is routine in free form couplers, our lateral pitch can be made significantly finer. A finer I/O pitch directly equates to a higher I/O density along the shoreline of the PIC or TxRx, and thus a higher possible bandwidth. Thus, our coupler may provide more rapid, less costly scaling to HVM applications requiring high density integration which is especially crucial in the context of scaling to greater than 1 Pbps datacom or telecom ToR switching packages.
Table 3. Summary of a few relatively recent examples of chip-to-chip optical coupling schemes. Note that this list is not all encompassing and is meant to yield a general idea of competing designs and performance.

| Package                        | Coupler         | IL\(^1\) (dB) | 1dB TOL\(^2\) (µm) | 1dB BW\(^3\) (nm) | Ref.   |
|--------------------------------|-----------------|---------------|---------------------|-------------------|--------|
| VCSEL to Si-PIC                | Grating         | -11.8         | ± 1.6               | < 50              | 2016\(^{44}\) |
| InP laser to Si-PIC            | Edge            | -1.3 (TE)     | < ± 2 (X/Y)         | > 100             | 2016\(^{15,44,45}\) |
| Si-PIC to Si-PIC               | Grating         | -6.0          | ± 1.25 (X/Y)        | < 10              | 2017\(^{17}\) |
| InP, SMF, Si-PIC, to Si-PIC    | PWB             | -0.4 to -1.3 (TE) | \               | ≥ 50              | 2018\(^{46}\) |
| Si-PIC to Polymer-interposer   | Evanescent      | -2 (TE)       | ± 2 (X/Y)           | ≥ 300             | 2018\(^{42}\) |
| Si-PIC to Si-PIC               | Free Form\(^*\) | -0.22 (TE)    | > 35 (Z)            | > 300             | 2020\(^{12}\) |
| Si-PIC to Si-PIC               | Free Form\(^*\) | -0.25 (TM)    | ± 1.3 (X/Y)         |                   |        |
| Polymer laminate to Si-PIC     | Evanescent\(^*\) | -0.2          | > 5 (X/Y)           | 180               | 2021\(^{48}\) |
| SiO\(_2\) interposer to Si-PIC | Evanescent\(^*\) | -0.13 (TE)    | ± 2.8 (Y/Z)         | > 300             | 2023 (this paper) |
|                                |                 |               | 500 (X)             |                   |        |
|                                |                 |               | ± 2.3 deg. (twist)  |                   |        |
|                                |                 |               | 0.4 deg. (tilt)     |                   |        |

\(^1\) IL = insertion loss (maximum coupling efficiency)
\(^2\) TOL = misalignment tolerance
\(^3\) BW = bandwidth
\(^*\) These are simulation results. All other results in the table are experimental.

5. CONCLUSION

In retrospect, this paper discussed the evanescent coupling of light from chip to chip using overlapping, inverse double tapers. Simulations using Lumerical’s 3D FDTD solver demonstrated how 1 dB translational and rotational alignment tolerances for chip to chip coupling can be significantly expanded by using SiN, a low index contrast material platform, for the lower double taper. Moreover, because the lateral alignment tolerances of the coupler are approximately ± 2.8 µm, passive self-assembly can be accomplished through either reflow self-alignment using standard C4 solder bumps or Cu micro-pillar arrays thereby significantly reducing packaging costs. In addition, our coupler maintains a monolithic, planar design compatible with standard, well controlled CMOS foundry processes without the need to two photon polymerization, thereby reducing cost further and making the coupler an excellent candidate for use in high volume manufacturing applications. By achieving a fine interconnect pitch of < 10 µm relative to other vertical optical coupling techniques, this design increases the possible interconnect density along the shoreline of the PIC. This improvement in interconnect density directly correlates with improvements in bandwidth capacity, energy efficiency, and cost per interconnection. Given these facts, we conclude this vertical optical interconnect provides an enabling technology for future co-packaged designs to be used in applications such as hyperscale datacenters, self-driving automobiles, RF devices, and sensing for environmental and biological monitoring.

ACKNOWLEDGMENTS

We thank and acknowledge the contributions to this work from MIT’s Electronic-Photonic Packaging (EPP) Consortium.
REFERENCES

[1] Cisco, “Cisco global cloud index (2016-2021),” (2018).
[2] Minkenberg, C., Krishnaswamy, R., Zilkie, A., and Nelson, D., “Co-packaged datacenter optics: Opportunities and challenges,” IET Optoelectronics 15(2), 77–91 (2021).
[3] Fathololoumi, S., Hui, D., Jadhav, S., Chen, J., Nguyen, K., Sakib, M., Li, Z., Mahalingam, H., Amiral-izadeh, S., Tang, N. N., Potluri, H., Montazeri, M., Frish, H., Defrees, R. A., Seibert, C., Krichevsky, A., Doylend, J. K., Heck, J., Venables, R., Dahal, A., Awujoola, A., Vardapetyan, A., Kaur, G., Cen, M., Kulkarni, V., Islam, S. S., Spritzer, R. L., Garag, S., Alduino, A. C., Chion, R., Kamyab, L., Gupta, S., Xie, B., Appleton, R. S., Hollingsworth, S., McCargar, S., Akulova, Y., Brown, K. M., Jones, R., Zhu, D., Liljeberg, T., and Liao, L., “1.6 tbps silicon photonics integrated circuit and 800 gbps photonic engine for switch co-packaging demonstration,” Journal of Lightwave Technology 39(4), 1155–1161 (2021).
[4] Lau, J. H., “Recent Advances and New Trends in Flip Chip Technology,” Journal of Electronic Packaging 138 (07 2016). 030802.
[5] Thraskias, C. A., Lallas, E. N., Neumann, N., Schares, L., Offrein, B. J., Henker, R., Plettmeier, D., Ellinger, F., Leuthold, J., and Tomkos, I., “Survey of photonic and plasmonic interconnect technologies for intra-datacenter and high-performance computing communications,” IEEE Communications Surveys Tutorials 20(4), 2758–2783 (2018).
[6] Sun, C., Jeong, D., Zhang, M., Bae, W., Zhang, C., Bhargava, P., Van Orden, A., Ardalan, S., Ramamurthy, C., Anderson, E., Katzin, A., Lu, H., Buchbinder, S., Beshehtian, B., Khilo, A., Rust, M., Li, C., Sedgwick, F., Fini, J., Meade, R., Stojanović, V., and Wade, M., “Teraphy: An o-band wdm electro-optic platform for low power, terabit/s optical i/o,” in [2020 IEEE Symposium on VLSI Technology], 1–2 (2020).
[7] Maniotis, P., Schares, L., Taubenblatt, M. A., and Kuchta, D. M., “Co-packaged optics for HPC and data center networks,” in [Optical Interconnects XXI], Schröder, H. and Chen, R. T., eds., 11692, 17 – 22, International Society for Optics and Photonics, SPIE (2021).
[8] “Firefly micro flyover system.” https://www.samtec.com/optics/optical-cable/mid-board/firefly. Accessed: 2022-06-17.
[9] Wale, M. J., “Self aligned, flip chip assembly of photonic devices with electrical and optical connections,” 40th Conference Proceedings on Electronic Components and Technology , 34–41 vol.1 (1990).
[10] Hayashi, T., “An innovative bonding technique for optical chips using solder bumps that eliminate chip positioning adjustments,” IEEE Transactions on Components, Hybrids, and Manufacturing Technology 15, 225–230 (1992).
[11] Bernabé, S., Stevens, R., Volpert, M., Hamelin, R., Rossat, C., Berger, F., Lombard, L., Kopp, C., Berggren, J., Maly Sundgren, P., and Hammar, M., “Highly integrated vcsel-based 10gb/s miniature optical sub-assembly,” in [Proceedings - Electronic Components and Technology Conference], 2, 1333 – 1338 Vol. 2 (07 2005).
[12] Hutter, M., Oppermann, H., Engelmann, G., Dietrich, L., and Reichl, H., “Precise flip chip assembly using electroplated ausn20 and snag3.5 solder,” in [56th Electronic Components and Technology Conference 2006], 8 pp.– (2006).
[13] Kong, M., Experimental and modeling studies on solder self-alignment for optoelectronic packaging, PhD thesis, University of Colorado (2012).
[14] Bernabé, S., Kopp, C., Volpert, M., Harduin, J., Fédéï, J.-M., and Ribot, H., “Chip-to-chip optical interconnections between stacked self-aligned soi photonic chips,” Opt. Express 20, 7886–7894 (3 2012).
[15] Nah, J., Martin, Y., Kamlapurkar, S., Engelmann, S., Bruce, R. L., and Barwicz, T., “Flip chip assembly with sub-micron 3d re-alignment via solder surface tension,” in [2015 IEEE 65th Electronic Components and Technology Conference (ECTC)], 35–40 (2015).
[16] Lee, J. S., Carroll, L., Scarcella, C., Pavarelli, N., Menezo, S., Bernabé, S., Temporiti, E., and O’Brien, P., “Meeting the electrical, optical, and thermal design challenges of photonic-packing,” IEEE Journal of Selected Topics in Quantum Electronics 22(6), 409–417 (2016).
[17] Zonou, Y. D., Bernabé, S., Fowler, D., Francou, M., Castanya, O., Arguel, P., and Castany, O., “Self-alignment with copper pillars micro-bumps for positioning optical devices at submicronic accuracy,” in [2017 IEEE 67th Electronic Components and Technology Conference (ECTC)], 557–562 (2017).
[18] Park, H.-P., Seo, G., Kim, S., and Kim, Y.-H., “Effects of solder volume and reflow conditions on self-alignment accuracy for fan-out package applications,” Journal of Electronic Materials 47(1), 133–141 (2018).

[19] O’Brien, P., Bottoms, B., Brown, T., Mackey, D., Duis, J., Otte, D., and Latkowski, S., “Packaging,” Integrated Photonic Systems Roadmap-International (IPSR-I) 2020 (2020).

[20] Sun, R., Beals, M., Pomerene, A., Cheng, J., Yin Hong, C., Kimerling, L., and Michel, J., “Impedance matching vertical optical waveguide couplers for dense high index contrast circuits,” Optics Express 16, 11682–11690 (8 2008).

[21] Itoh, K., Hayashi, Y., Suzuki, J., Amemiya, T., Nishiyama, N., and Arai, S., “Double taper interlayer transition coupler for 3d optical interconnection with heterogeneous material stacking,” in [2016 International Conference on Solid State Devices and Materials], (9 2016).

[22] Itoh, K., Nishiyama, N., Hayashi, Y., Suzuki, J., Amemiya, T., and Arai, S., “Design of curved taper interlayer coupler for multilayered photonic integrated circuits,” in [2017 JSAP Autumn Meeting], (9 2017). (in Japanese).

[23] MacFarlane, N., Kossey, M. R., Stroud, J. R., Foster, M. A., and Foster, A. C., “A multi-layer platform for low-loss nonlinear silicon photonics,” APL Photonics 4(11), 110809 (2019).

[24] Gao, S., Wang, Y., Wang, K., and Skaﬁdas, E., “Polarization insensitive vertical coupler for multi-layer silicon photonic integrated circuits,” in [2015 IEEE Optical Interconnects Conference (OI)], 70–71 (2015).

[25] Jones, A. M., DeRose, C. T., Lentine, A. L., Trotter, D. C., Starbuck, A. L., and Norwood, R. A., “Ultra-low crosstalk, cmos compatible waveguide crossings for densely integrated photonic interconnection networks,” Opt. Express 21, 12002–12013 (May 2013).

[26] Sacher, W. D., Mikkelsen, J. C., Dumais, P., Jiang, J., Goodwill, D., Luo, X., Huang, Y., Yang, Y., Bois, A., Lo, P. G.-Q., Bernier, E., and Poon, J. K. S., “Tri-layer silicon nitride-on-silicon photonic platform for ultra-low-loss crossings and interlayer transitions,” Opt. Express 25, 30862–30875 (Dec 2017).

[27] Bai, N., Zhu, X., Zhu, Y., Hong, W., and Sun, X., “Tri-layer gradient and polarization-selective vertical couplers for interlayer transition,” Opt. Express 28, 23048–23059 (Jul 2020).

[28] Yao, C., Cheng, Q., Roelkens, G., and Penty, R., “Bridging the gap between resonance and adiabaticity: a compact and highly tolerant vertical coupling structure,” Photon. Res. 10, 2081–2090 (Sep 2022).

[29] Zhang, Y., Du, Q., Wang, C., Yan, W., Deng, L., Hu, J., Ross, C. A., and Bi, L., “Dysprosium substituted ceyig thin films with perpendicular magnetic anisotropy for silicon integrated optical isolator applications,” APL Materials 7(8), 081119 (2019).

[30] Zhang, Y., Du, Q., Wang, C., Fakhrlul, T., Liu, S., Deng, L., Huang, D., Pintus, P., Bowers, J., Ross, C. A., Hu, J., and Bi, L., “Monolithic integration of broadband optical isolators for polarization-diverse silicon photonics,” Optica 6, 473–478 (Apr 2019).

[31] Li, K., Cao, X., Wan, Y., Wu, G., and Wang, J., “Fundamental analyses of fabrication-tolerant high-performance silicon mode (de)multiplexer,” Opt. Express 30, 22649–22660 (Jun 2022).

[32] Brusberg, L., Grenier, J. R., Kocaba, E., Zakharian, A. R., Yeary, L. W., Levesque, D. W., Paddock, B. J., Bellman, R. A., Force, R. M., Terwilliger, C. C., Sutton, C. G., Clark, J. S., and Rousseva, K., “Glass interposer for high-density photonic packaging,” in [2022 Optical Fiber Communications Conference and Exhibition (OFC)], 1–3 (2022).

[33] Epoxy Technology Inc., EPO-TEK Adhesives Applications (2013).

[34] AMS Technologies, Optical Adhesives Solutions (2015).

[35] Sun, X., Liu, H.-C., and Yariv, A., “Adiabaticity criterion and the shortest adiabatic mode transformer in a coupled-waveguide system,” Opt. Lett. 34, 280–282 (Feb 2009).

[36] Taras, A. K., Tuniz, A., Bajwa, M. A., Ng, V., Dawes, J. M., Poulton, C. G., and Sterke, C. M. D., “Shortcuts to adiabaticity in waveguide couplers--theory and implementation,” Advances in Physics: X 6(1), 189478 (2021).

[37] Kimerling, L., Baets, R., Jacob, A., and Rahim, A. e. a., “Silicon photonics,” Integrated Photonic Systems Roadmap-International (IPSR-I) 2020 (2020).

[38] Fahrenkopf, N. M., McDonough, C., Leake, G. L., Su, Z., Timurdogan, E., and Coolbaugh, D. D., “The aim photonics mpw: A highly accessible cutting edge technology for rapid prototyping of photonic integrated circuits,” IEEE Journal of Selected Topics in Quantum Electronics 25(5), 1–6 (2019).
[39] Xu, D.-X., Schmid, J. H., Reed, G. T., Mashanovich, G. Z., Thomson, D. J., Nedeljkovic, M., Chen, X., Van Thourhout, D., Keyvaninia, S., and Selvaraja, S. K., “Silicon photonic integration platform—have we found the sweet spot?,” IEEE Journal of Selected Topics in Quantum Electronics 20(4), 189–205 (2014).

[40] Bucio, T. D., Khokhar, A. Z., Lacava, C., Stankovic, S., Mashanovich, G. Z., Petropoulos, P., and Gardes, F. Y., “Material and optical properties of low-temperature nh3-free pcvd sinx layers for photonic applications,” Journal of Physics D: Applied Physics 50, 025106 (dec 2016).

[41] Guerber, S., Alonso-Ramos, C., Benedikovic, D., Pérez-Galacho, D., Roux, X. L., Vulliet, N., Crémer, S., Babaud, L., Plancho, J., Benoit, D., Chantraine, P., Leverd, F., Ristoiu, D., Grosse, P., Marris-Morini, D., Vivien, L., Baudot, C., and Boeuf, F., “Integrated SiN on SOI dual photonic devices for advanced datacom solutions ,” in [Silicon Photonics: From Fundamental Research to Manufacturing], Baets, R. G., O’Brien, P., and Vivien, L., eds., 10686, 106860W, International Society for Optics and Photonics, SPIE (2018).

[42] Dangel, R., La Porta, A., Jabin, D., Horst, F., Meier, N., Seifried, M., and Offrein, B. J., “Polymer waveguides enabling scalable low-loss adiabatic optical coupling for silicon photonics,” IEEE Journal of Selected Topics in Quantum Electronics 24(4), 1–11 (2018).

[43] Lu, H., Lee, J. S., Zhao, Y., Scarcella, C., Cardile, P., Daly, A., Ortsiefer, M., Carroll, L., and O’Brien, P., “Flip-chip integration of tilted vcsels onto a silicon photonic integrated circuit,” Optics Express 24, 16258–16266 (Jul 2016).

[44] Barwicz, T., Taira, Y., Lichoulas, T. W., Boyer, N., Martin, Y., Numata, H., Nah, J., Takenobu, S., Jantapolczynski, A., Kimbrell, E. L., Leidy, R., Khater, M. H., Kamalapurkar, S., Engelmann, S., Vlasov, Y. A., and Forier, P., “A novel approach to photonic packaging leveraging existing high-throughput microelectronic facilities,” IEEE Journal of Selected Topics in Quantum Electronics 22(6), 455–466 (2016).

[45] Martin, Y., Nah, J., Kamalapurkar, S., Engelmann, S., and Barwicz, T., “Toward high-yield 3d self-alignment of flip-chip assemblies via solder surface tension,” in [2016 IEEE 66th Electronic Components and Technology Conference (ECTC)], 588–594 (2016).

[46] Billah, M. R., Blaicher, M., Hoose, T., Dietrich, P.-L., Marin-Palomo, P., Lindemann, N., Nescic, A., Hofmann, A., Troppenz, U., Moehrle, M., Randel, S., Freude, W., and Koos, C., “Hybrid integration of silicon photonics circuits and ind lasers by photonic wire bonding,” Optica 5, 876–883 (Jul 2018).

[47] Yu, S., Zuo, H., Sun, X., Liu, J., Gu, T., and Hu, J., “Optical free-form couplers for high-density integrated photonics (offchip): A universal optical interface,” J. Lightwave Technol. 38, 3358–3365 (Jul 2020).

[48] Bandyopadhyay, S. and Englund, D., “Alignment-free photonic interconnected,” (2021).