Numerical Investigations of Nanowire Gate-All-Around Negative Capacitance GaAs/InN Tunnel FET

ABDULLAH AL MAMUN MAZUMDER1, KAMAL HOSEN1,2, MD. SHERAJUL ISLAM1,3, (Member, IEEE), AND JEONGWON PARK3,4, (Senior Member, IEEE)

1Department of Electrical and Electronic Engineering, Khulna University of Engineering & Technology, Khulna 9203, Bangladesh
2Department of Electrical and Computer Engineering, University of Minnesota Twin Cities, Minneapolis, MN 55455, USA
3Department of Electrical and Biomedical Engineering, University of Nevada at Reno, Reno, NV 89557, USA
4School of Electrical Engineering and Computer Science, University of Ottawa, Ottawa, ON K1N 6N5, Canada

Corresponding author: Md. Sherajul Islam (sheraj_kuet@eee.kuet.ac.bd)

ABSTRACT We demonstrated a nanowire gate-all-around (GAA) negative capacitance (NC) tunnel field-effect transistor (TFET) based on the GaAs/InN heterostructure using TCAD simulation. In the gate stacking, we proposed a tri-layer HfO$_2$/TiO$_2$/HfO$_2$ as a high-K dielectric and hafnium zirconium oxide (HZO) as a ferroelectric (FE) layer. The proposed GAA-TFET overcomes the thermionic limitation (60 mV/decade) of conventional MOSFETs’ subthreshold swing (SS) thanks to its improved electrostatic control and quantum mechanical tunneling. Simultaneously, the NC state of ferroelectric materials improves TFET performance by exploiting differential amplification of the gate voltage under certain conditions. The most surprising discoveries of this device, which outperforms all previous results, are the very high $I_{ON}/I_{OFF}$ ratio on the order of 10$^{11}$ and the enormous on-state current of 135 $\mu$A. The incorporation of the NC effect with a 9 nm HZO results in the lowest SS of 20.56 mV/dec (52.38% lower than baseline TFET) and the highest voltage gain of 6.58. Furthermore, the output characteristics revealed a large transconductance ($g_m$) of 7.87 mS (10$^3$ order higher than the baseline TFET), drain-induced barrier lowering (DIBL) of 9.7 mV, and a threshold voltage of 0.53 V (37.65% lower than baseline TFET), all of which are significant. Thus, all of the results indicate that the proposed device structure may lead to a new route for electronic devices, creating higher speed and lower power consumption.

INDEX TERMS BTBT, gate-all-around structure, heterojunction, nanowire tunnel-FET, negative capacitance.

I. INTRODUCTION Scaling of complementary metal-oxide-semiconductor (CMOS) technology has been a primary focus of the semiconductor industry over the decades to minimize device per-function costs, increase speed, and decrease power consumption [1]–[3]. Numerous challenges have arisen as a result of the scaling down of the device size in MOSFETs, including short channel effects (SCEs), raising the leakage current, hot carrier effects (HCEs), drain induced barrier lowering (DIBL), and reliability issues [4]. Moreover, in case of MOSFETs, the 60 mV/decade limit on the inverse subthreshold slope (SS) imposed by Boltzmann’s tyranny hampered the scaling of supply voltage, as a means of reducing power dissipation in integrated circuits [5]. Therefore, for low standby power (LSTP) operation and ultra-low-power electronics, the tunnel field-effect transistor is often considered the utmost promising electrical switch, as it allows sub-$kBT/q$ switching and low-voltage operation. Recently, Appenzeller et al. obtained a subthreshold slope of around 40 mV/dec from band to band tunneling TFET device [6]. Identical outcomes are published to replace MOSFET through TFET [7]–[9] by resolving the issues related to low on current. Along with the attainability of a lower subthreshold swing, an extremely low OFF current can also be achieved from TFET devices using Si-based technologies [10]–[12].

The associate editor coordinating the review of this manuscript and approving it for publication was Anisul Haque.
FIGURE 1. (a) 2D cross-sectional outlook of a nanowire gate-all-around- NC- tunnel-FET (NGAA-NCTFET) with highly doped drain and source and lightly doped channel, (b) the equivalent capacitance scheme, in which $C_{MOS}$ represents the entire equivalent capacitance of the GaAs/InN heterostructure, $C_{FE}$ is the FE layer capacitance combined in a series connection, $V_g$ denotes the gate voltage, and $\Psi_s$ stand for the surface potential after the incorporation of HZO, and (c) schematic 3D view of the cylindrical nanowire gate-all-around tunnel-FET.

Though Si has obtained steeper subthreshold swings [13], [14], it will be more challenging to obtain enough high on currents in Si-based devices due to the indirect and wide bandgap [10], [11], [15]–[17]. To reduce the effective tunneling barrier height and ratify high on-current, III-V (e.g., Ge, SiGe, InAs, InGaAs) material-based heterostructure TFET devices have been established and show excellent performance [18]–[20]. For instance, a high-K dielectric double gate tunnel FET (DGTFET) was proposed by K. Boucart [10], which offers a significant ON current of 0.23 mA at 1.8 V gate voltage with an incredibly low OFF current value of less than $1 \mu$A. Besides, broken-gap alignment in heterojunction structures can boost the band to band tunneling (BTBT) relative to any other alignments and causes high ON-state current (close to 180 $\mu$A/µm) [21], [22]. In particular, the broken-band alignment between GaAs and InN is predicted to offer strong tunneling transmission and high current driving of any TFET at scaled dimensions and low supply voltage, making GaAs-InN based heterostructure TFETs appealing [23]. Another optimistic way to eliminate the short channel effects in device operation is by changing the geometry of the gate. For example, the gate-all-around (GAA) model has been
considered as a promising structure because of its significant electrostatic control over the gate and stimulates the carrier transport along the channel [24, 25]. In particular, the comparative study of the gate-all-around configuration was carried out by Zhang et al. [26] and stated that the Dual Material Gate Tunnel Field Effect Transistor (DMG TFET) has a smaller leakage current and comparative ON current related to the Single Material Gate Tunnel Field Effect Transistor (SMG TFET) system.

Recently, the concept of the negative capacitance of FE materials in the gate stack of TFETs has been presented as extremely advantageous for energy band bending because of the internal voltage amplification that increases the BTBT probability [27], [28]. In relation to the gate voltage \( \frac{\partial V_g}{\partial x} \) transition, the NC effect in FE materials further amplifies the difference in surface potential \( \psi_s \) in field-effect transistors, shown in Fig 1 (b). Theoretically, Salahuddin and Datta [29] showed that a ferroelectric insulator working in the negative capacitance area could act as a step-up transformer, leading to several changes in the TFET configuration of \( SS, I_{ON}, \) and \( I_{OFF}, \) providing a new promising alternative without altering the fundamental physics of the FET. Sub-threshold swing (SS) can be defined as,

\[
SS = \left[ \frac{\partial \log_{10} (I_d)}{\partial V_g} \right]^{-1} = \left[ 1 + \frac{C_{ox}}{C_{ox}} \right] \left[ \frac{\partial \psi_s}{\partial \log_{10} (I_d)} \right] \quad (1)
\]

where \( V_g \) denotes the gate potential, \( I_d \) represents the drain to source current, \( C_{ox} \) and \( C_t \) represents the gate oxide capacitor and semiconductor capacitor, respectively. When a negative value of \( C_{ox} \) is provided (means FE is in the NC region), the equivalent capacitance is greater than \( C_t \) and the combined capacitance of the gate \( (C_{total} = C_s^{-1} + C_{ox}^{-1}) \) is increased, which results in a lower voltage being required to generate the equal quantity of charge \( Q \). This brings about the body factor \(<1\), which lowers the SS and increases the steep slope region. In this way, NC can help TFET’s to achieve a sharp OFF-to-ON transition and an appropriate \( I_{ON}/I_{OFF} \) value. For instance, Kobayashi et al. [30] find an on-current of 15 \( \mu \)A and \( I_{ON}/I_{OFF} \) of \( 10^7 \) which suppress the previously mentioned outcomes. To emphasize negative capacitance in TFET, Saedi et al. [31], [32] experimentally figure out a lower SS value of 15 mV/dec and a comparatively high transconductance \( (g_{m}) \) value of \( \approx 3 \) mS. Despite the fact that various studies on NCTFETs have been undertaken, a novel device structure or physics is obviously necessary to boost performance even further.

In this paper, we introduced NC with a nanowire-GAA structure for the first time to improve TFET performance. We proposed and analyzed a GaAs/InN heterostructure-based nanowire gate-all-around negative capacitance tunnel FET (NGAA-NCTFET) using TCAD simulation. Here, we demonstrated the GaAs/InN heterostructure by considering several key properties, such as effective mass, narrow optical band gap, high saturation velocity, and high mobility of both GaAs and InN, which are very congruent for validating an excellent TFET [23]. Moreover, InN growth on a GaAs substrate [33] and the fabrication of GaAs/InN heterostructure-based photovoltaic cells [23] have also been accomplished recently. Internal polarization of the InN channel generates an uncompensated sheet charge at the GaAs/InN heterointerface, which can be utilized to generate substantial internal electric fields and significant interband tunneling. Furthermore, the piezoelectric characteristics of these materials, in combination with the lattice mismatch, add to the additional polarization discontinuity [34], [35]. \( \text{HfO}_2/\text{ZrO}_2/\text{HfO}_2 \) ferroelectric material was used to create the NC effect in the proposed structure, and a tri-layer \( \text{HfO}_2/\text{TiO}_2/\text{HfO}_2 \) high K-dielectric was used as the gate insulating oxide. The NC state showed a tremendous effect on the GAA-TFET, having an on-state current of 135 \( \mu A \), the \( I_{ON}/I_{OFF} \) ratio of \( 10^{11} \), a voltage gain of 6.58, and a transconductance of 7.87 mS, which outperforms all previous results. Furthermore, the SS decreases significantly, with the lowest SS observed to be 22.56 mV/dec and a threshold voltage of 0.53V. These outstanding findings of the proposed device add another dimension to the never-ending quest for better performance of nano-electronic devices.

The significant contributions to this work include the following: 1) we describe a nanowire GAA structure that improves device performance in terms of high on-state current, low DIBL, high transconductance, higher on/off ratio, and steeper sub-threshold slope by modifying the gate geometry in combination with the NC impact of FE; 2) the ability of current conduction and carrier controlling mechanisms of the device has been improved by using our suggested tri-layer high-k dielectric in the gate stack.

The following is an overview of the current task. The device architecture is introduced in Section II. The methodology is discussed in Section III. Section IV presents the results and discussion. The conclusions are presented in Section V, and the references are provided in the last section.

**II. DEVICE ARCHITECTURE**

The proposed device architecture (2D & 3D) and the equivalent capacitance model is depicted in Fig. 1. Here, we have treated the overall structure, excluding the HZO layer, as the baseline GAA NCTFET. In the TFET structure, we chose 10 nm as the GaAs/InN nanowire radius (R). The lengths of the gate \( (L_G) \), drain \( (L_D) \), and source \( (L_S) \) are 90 nm, 50 nm, and 50 nm, respectively. Table-1 shows the additional structural variables employed in this architecture, which are quite specific and sensible. We suggested a new tri-coating structure [36] in which \( \text{TiO}_2 (e_{\text{TiO}_2} \approx 80) \) is interspersed between two layers of \( \text{HfO}_2 (e_{\text{HfO}_2} \approx 25) \) for triggering high dielectric gate oxide on the InN channel. For resistive random-access memory devices, a similar type of tri-layer structure has recently been experimentally verified [37]. An aluminum (Al) layer is considered the gate contact above the tri-layer gate oxide to construct a baseline structure.
A. A. M. Mazumder et al.: Numerical Investigations of Nanowire GAA NC GaAs/InN Tunnel FET

**TABLE 1.** The parameters used in the proposed nanowire GAA NCTFET.

| Symbol | Parameter name | Value |
|--------|----------------|-------|
| $R$    | Radius of the nanowire | 10 nm |
| $L_0$  | Gate length       | 90 nm |
| $L_D$  | Drain length      | 50 nm |
| $L_S$  | Source length     | 50 nm |
| $N_S$  | Doping concentration of Source | $1 \times 10^{19}$/cm$^3$ (p-type) |
| $N_D$  | Doping concentration of Drain | $1 \times 10^{19}$/cm$^3$ (n-type) |
| $N_C$  | Doping concentration of Channel | $1 \times 10^{19}$/cm$^3$ (n-type) |
| $t_{HZO}^+$  | Thickness of high-K gate oxide | 0.5 nm +1 nm +0.5 nm |
| $t_{HfO_2}^+$ | Thickness of HfO$_2$ | 1 nm |
| $t_{TiO_2}$ | TiO$_2$ dielectric constant | 80 |
| $t_{HfO_2}$ | HfO$_2$ dielectric constant | 25 |
| $d_{Source}$ | Source and Drain contact | 5 nm |
| $d_{Contact}$ | Gate contact | 1.5 nm |
| $\phi$ | Gate work function | 4.06 eV |

In addition, the NC effect is implemented by including a Hf$_{0.5}$Zr$_{0.5}$O$_2$ (HZO) FE layer on the gate stack. As a result of the validation of the capacitance matching approach, the HZO layer has a specific thickness of 9 nm. The drain and source areas are highly n-doped ($10^{19}$ atoms/cm$^3$) and p-doped ($10^{19}$ atoms/cm$^3$), respectively, to minimize series resistance [38], while the channel area is moderately n-doped.

**III. METHODOLOGY**

The recommended nanowire gate-all-around negative capacitance GaAs/InN heterostructure-based TFET is simulated using the ATLAS Silvaco tool [39]. As part of the TCAD simulation, the nonlocal band-to-band tunneling model and the fermi-dirac distribution model have been solved self-consistently. The Schrödinger and Poisson equations, which were computed on the TCAD platform [39], are the most important governing equations for the proposed structure.

\[
-\psi(z) \frac{1}{dz^2} \frac{\hbar}{2m^*} + \psi(z) V(z) = \Psi(z) E_i \quad (2)
\]

\[
[n(z) - \sigma(z)] = -\nabla \cdot D(z) \quad (3)
\]

The nodal coordinates of the mesh defined for the device configuration were used to solve these equations. The meshing density is enhanced at the interface part of two distinct materials in the recommended device structure, while coarse meshing is employed in other areas to boost the output. The TCAD simulation also makes use of the Shockley-Red-Hall recombination model, which employs constant minority carrier lifetimes, and the Auger recombination model, which is significant at high current densities [40]–[42]. Hosen et al. [25], Islam et al. [36], and Vijh et al. [34] also employed the same sorts of models to simulate the NCFET and NCTFET devices, which validates our simulation. For calculating the tunneling current, the non-local BTBT model is employed, since it is dependent on the local variation of the energy band, which allows for a more realistic simulation of the tunneling process. For an electron with longitudinal and transverse energy in the following model, the net current density is given by [35].

\[
J(E) = \frac{e}{\pi \hbar} \int \int T(E) [F_L(E + E_i) - F_R(E + E_i)] \times \rho(E_i) dE dE_i \quad (4)
\]

Here, $F_L$ and $F_R$ denote the Fermi-Dirac functions on the left- and right-hand sides of the junction, respectively, using the quasi-Fermi-level. The probability of an electron tunneling through a barrier with longitudinal energy $E$ may be expressed as,

\[
T(E) \propto \exp \left(-\frac{4 \sqrt{2m^*E_g^3}}{3 |e| \hbar (E_g + \Delta \phi)} \left( \frac{\epsilon_{s\alpha}}{\epsilon_{ox}} \right)^{1/2} \right) \Delta \phi \quad (5)
\]
where, $E_g$, $t$, and $\varepsilon_s$ represent the energy bandgap, thickness, and dielectric constant of the semiconductor materials, respectively, and $m^*$ and $\Delta \varphi$ denotes the effective mass of electron and energy range, respectively, which causes tunneling. Quantifying the tunneling of electrons in (5), it is clear that it is directly related to their effective mass and bandgap energy. In addition, the simulation provides the charge generated in the device gate area, which was incorporated in the Landau model to reproduce the characteristics of the FE (HZO) capacitor. The Landau model has previously been validated to incorporate negative capacitance into FET devices [25], [29], [36], [43].

The energy landscape ($G$) and polarization ($P$) constituted by the HZO are depicted in Fig. 2 (a) and 2 (b), respectively. Landau’s theory states that the electrical field characteristic of FE materials has a nonlinear relationship between polarization and electric field, with a negative slope towards the origin. Moreover, the energy vs polarization curve of the FE materials has an inverted parabolic shape, which indicates the presence of the NC effect in the HZO materials [43]. As shown in Fig. 2 (b), in the steady-state ($\frac{dP}{dt} = 0$), HZO shows an ‘S’ shaped pattern across the origin with such negative slope ($\frac{dP}{dE_{ext}} < 0$), which is consistent with the theory. Whenever $E_{ext} = 0$ is reached, the negative-slope area surrounding the origin becomes unstable, which aims the polarization to fix into one of two residual states: either a negative or positive state. A non-zero $P$, at $E_{ext} = 0$, indicates that the FE material is hysteresis-inducing in the anti-clockwise direction when applied to dynamic sweep. The factor $\frac{dP}{dt}$ in (7) causes the maximum rate of change in polarization, $P$. By deferring the variation in polarization ($P$) in terms of a change in electric field $E$, it produces an anti-clockwise hysteresis. Figure 3 shows the hysteresis behavior of HZO.

![Figure 3](image_url)

**FIGURE 3.** (a) Permittivity vs. electric field curve and (b) polarization vs. the electric field (under the dynamic sweep) for 9nm Hf$_{0.5}$Zr$_{0.5}$O$_2$ FE, alludes to the value of coercive field ($E_c$) and remanent polarization ($P_r$) is 1.95 MV/cm and 16.6 C/cm$^2$, respectively.

### Table 2. HZO specifications utilized for the device analysis.

| Symbol | Parameters | Value |
|--------|------------|-------|
| $t_{FE}$ | Thickness of HZO layer | 9 nm |
| $\varepsilon$ | Dielectric constant | 23 |
| $P_r$ | Remanent polarization | 16.6 $\mu$C/cm$^2$ [44] |
| $P_s$ | Spontaneous polarization | 22.0 $\mu$C/cm$^2$ [44] |
| $E_c$ | Coercive field | 1.95 MV/cm [44] |

We used, Hf$_{1-x}$Zr$_x$O$_2$ as the FE layer with x=0.5, and the values of $\alpha$, $\beta$, and $\gamma$ are obtained from prior research [44]. Table 2 includes the HZO parameters that were used for the device simulation.
containing a non-zero polarization under a zero electric field, which is consistent with previous findings. A modified version of Miller’s ferroelectric model [45] has been constructed in order to analyze the high dielectric coefficients of HZO. The permittivity utilized in Poisson’s Equation is inclined the following mathematical form in this model,

\[ \varepsilon(E_{\text{ext}}) = \varepsilon_{FE} + P_s \cdot 2\delta \cdot \text{sech}^2 \left( \frac{E_{\text{ext}} - E_c}{2\delta} \right) \]  

(11)

Here, \( \varepsilon_{FE} \) is the ferroelectric permittivity, \( E_{\text{ext}} \) is the electric field, \( P_s \) is the saturation polarization, and \( E_c \) is the coercive field then \( \delta \) is given as follows:

\[ \delta = E_c \left[ \log \left( \frac{1 + P_r}{1 - P_r} \right) \right]^{-1} \]  

(12)

Here, \( P_r \) is the remanent polarization. Now, to match the experimental polarization-electric field \( (P - E_{\text{ext}}) \) relationship in a FE capacitor, namely

\[ P^+(E_{\text{ext}}) = P_s \cdot \tanh \left( \frac{E_{\text{ext}} - E_c}{2\delta} \right) + (\varepsilon_{FE} \cdot \varepsilon_0) \cdot E_{\text{ext}} \]  

(13)

\[ P^-(E_{\text{ext}}) = -P^+(E_{\text{ext}}) \]  

(14)

From this model, both the permittivity-electric field \( (\varepsilon - E_{\text{ext}}) \) characteristic and polarization-electric field \( (P - E_{\text{ext}}) \) characteristic has been generated, as seen in Fig. 3 (a) and Fig. 3 (b) respectively.

Consequently, the polarization of the HZO ferroelectric material is not directly proportional to the electric field and exhibits hysteretic behavior, as seen in Fig. 3. All dipoles tend to orient themselves towards the direction of the applied electric field when an electric field is being supplied. Since this NC-state of FE materials is very unstable and it is more difficult to maintain it when employing MOS devices, the dielectric capacitance should be generated in a certain direction such that a stable NC state is maintained in the series arrangement of FE materials. To maintain the FE in the NC state, the ferroelectric-dielectric heterostructure must meet the requirements listed below,

\[ |C_{FE}| > C_{MOS} \]  

(15)

where the ferroelectric capacitance, \( C_{FE} \) is,

\[ C_{FE} = \frac{dQ}{dV} = \left[ (2\alpha + 12\beta Q^2 + 30\gamma Q^4) \times t_{FE} \right]^{-1} \]  

(16)

Whenever \( C_{MOS} \) is more than \( C_{FE} \), a hysteretic jump through polarization arises, which prevents the NC effect shown by HZO from being seen. In this situation, \( C_{MOS} \) must be manufactured as close to \( |C_{FE}| \) as possible in order to get higher performance, since the performance of NCTFET’s is correlated with the best capacitance matching between the ferroelectric and dielectric layers in the device. The critical thickness for \( \text{Hf}_0.5\text{Zr}_0.5\text{O}_2 \) has been determined to be 9 nm for the heterostructure that has been proposed. In Fig. 3 (b), the coercive field \( (E_c) \) and remanent polarization \( (P_r) \) of \( \text{Hf}_0.5\text{Zr}_0.5\text{O}_2 \) at 9 nm thickness are revealed to be 1.95 MV/cm and 16.6 C/cm², respectively. Therefore, by introducing an external electric field \( (E_{\text{ext}}) \) that is greater than the coercive field \( (E_c) \), it is possible to flip the polarization state of the ferroelectric material and produce differential negative capacitance [29].

**IV. RESULTS AND DISCUSSION**

In the first part of the investigations, we designed a nanowire gate-all-around tunnel-FET using a GaAs/InN heterostructure with no negative capacitance impact, which was then modified. The relevant energy band diagram of the GaAs/InN heterojunction with a broken gap alignment, which is formed in the source to channel region, is depicted in Fig. 4. As observed, to induce the tunneling phenomenon, the gate voltage must be raised, which narrows down the conduction band, and hence, a matching tunneling current emerges, allowing carriers to tunnel from the valence band into the...
conduction band at the source end of the channel side, and then to the drain section of the device. Under the OFF-state condition ($V_g = 0$ V and $V_d = 0.5$ V), as shown in Fig. 4 (a), there is no tunneling current because of the high barrier width in the source-to-channel junction, which means additional energy is needed to tunnel electrons out from the valence band of the source into the conduction band of the channel region. A voltage supplied to the gate causes the conduction band to bend downward because the applied electric field exerts a force on the conduction band when the voltage is greater than the threshold voltage ($V_{th}$). Under the ON-state condition ($V_g = 1$ V and $V_d = 0.5$ V), the appropriate energy band bending structure of the nanowire GAA TFET is illustrated in Fig. 4 (b). It demonstrates that the conduction band bends downward because of the strain exerted by the supplied gate voltage, lowering the energy spectrum to $-4.2$ eV. The charge density in the source to channel junction also grows, resulting in a decrease in the barrier width. The alignment was selected to provide the subsequent energy band diagram, allowing for a high drain current value. Because of this alignment, the prohibited energy gap will be wide enough to generate a low current value in the devices off state and compact enough to provide a significant amount of current in its on state, which will be a great advantage.

Moreover, the distribution of current density and e-tunneling rate in the band bending region is shown in FIGURE 5. The distribution profile of the current density and e-tunneling along with the position of channel length in different gate voltages for the nanowire GAA n-channel Tunnel-FET; (a) current density vs position along the channel, showing a maximum value of $1.8 \times 10^7$ A/m² (b) e-Tunneling in logarithmic scale vs position along the channel showing the highest value of $\approx 10^{38}$/cm³.

FIGURE 6. Transfer characteristics of the baseline NGAA Tunnel-FET (a) $I_{ds}$ vs $V_g$, showing a large saturation current of 17 µA and a maximum $I_{on}/I_{off}$ ratio of $\approx 1.132 \times 10^9$ at $V_d = 0.6$V, and (b) log10 ($I_{ds}$) vs $V_g$ curve by differing $V_d$, showing a low DIBL of 9.7 mV.
Fig. 5 (a) and (b), respectively, for both the off-state and on-state conditions of this device. At on-state, the barrier width decreases as a consequence of improved coupling relating to the gate and the channel. Furthermore, charge density rises from the source region to the channel region, which offers an effective increase in the electric field. Hence, the current density is formed laterally near these two junctions when the device is turned on, as depicted in Fig. 5 (a). As a consequence, the localization of electrons at the source end increases and the peak tunneling of those electric fields occurs. Consequently, the BTBT rate is raised in the source to channel junction, as shown in Fig. 5 (b), which buttress the on-state condition of Fig. 4 (a). Since the transmission through the barrier may be finite and vary exponentially, the wavefunction may vanish on the channel to the drain side and return on the source to the channel side in the on-state. The blue dashed line in Fig. 5 indicates the device is an off-state condition, hence no tunneling occurs.

Figure 6 presents the transfer characteristics of the baseline nanowire GAA Tunnel-FET. The drain voltage \( V_d \) is changed from 0.2 V to 0.6 V using a 0.2 V step voltage. Traditional TFET structures have a low on-state current, as previously mentioned. On the other hand, the proposed baseline heterostructure has an on-state current of 17 \( \mu \)A and offers a high ON-OFF ratio. Besides, increased drain voltage leads to the high on-state current as seen in Fig. 6, which ratifies good carrier conduction control. Furthermore, the suggested NGAA-TFET has a lower DIBL \( V_{0.4} - V_{0.5} \) value of 9.7 mV, because the effect of the drain field may be minimized by the screening action of the resultant depletion area. The GAA design, in conjunction with the InN channel, provides better control over carrier conduction. Adjusting the gate voltage limit from 0.1 V to 0.6 V, the average SS obtained for the baseline heterostructure is 43.176 mV/dec. The charge inversion incident happens at \( V_g = 0.85 \) V for the suggested baseline heterostructure, which means that the current value drops significantly below this value to make the device shut down. By keeping the drain voltage constant at 0.4 V, all of the simulated outcomes for the baseline heterostructure were achieved. The \( I_{ON}/I_{OFF} \) and SS measured from the recommended baseline heterostructure are quite impressive, but the total device performance is negatively affected because of the insufficiency of on-state current. In this regard, negative capacitance is introduced into the baseline heterostructure to enhance the device’s overall performance.

The use of ferroelectric material as a gate insulator in the gate stack aids in the amplification of surface potential (\( \Psi_s \)). The so-called “Boltzmann Tyranny” is broken in this study by using the NC effect of HZO materials and changing the transport mechanism that restricts the performance of conventional transistors. This negative capacitance effect must
The steepest slope (20.56 mV/dec) is observed at \( t_{FE} = 9 \text{ nm} \). (b) Comparison of the proposed structure to the baseline and other state of the artworks.

First be stabilized by associating the ferroelectric material with a gate dielectric in series connection [46]. The matching of capacitances is crucial in the design of NC devices. For better performance from this device, the thickness of HZO must be selected in a manner that also meets the requirement in (15). Hence, Fig. 7 shows the relationship between MOS capacitance (\( C_{MOS} \)) and FE capacitance (\( C_{FE} \)) with regard to the charge density by using (16), where the thickness of HZO varies from 5 nm to 13 nm. The solid black line in Fig. 7 shows the gate capacitance characteristics for our baseline TFET, which TCAD provides. The solid lines in this figure, ranging in thickness from 5 nm to 9 nm HZO, are always in compliance with the \( |C_{FE}| > C_{MOS} \) criterion. At the same time, the dashed lines with \( t_{FE} > 9 \text{ nm} \) produce intersections amongst \( C_{FE} \) and \( C_{MOS} \), whereas the \( |C_{FE}| < C_{MOS} \) criterion is met throughout a specific region of the diagram. At 9 nm thickness, the MOS capacitance appears to be quite close to the FE capacitance, where the highest voltage is amplified and the device performs at its best. Hence, 9 nm is the critical thickness over which hysteresis may reveal itself.

In addition, the 9 nm HZO thin layer provides the smallest body factor (\( m = \frac{\partial V_g}{\partial \psi} \)) through capacitance matching, which leads to the lowest sub-threshold slope in transistor by the non-hysteretic functioning when (15) is taken into consideration. As shown in Fig. 8, the nanowire GAA Tunnel-FET with an HZO capacitor above the gate oxide layer has good transfer characteristics. The dotted black line in the figure denotes the transfer curve of the suggested baseline nanowire GAA Tunnel-FET. The non-hysteretic functioning of the transistor will occur. The hysteretic functioning of the Tunnel-FET is represented by the other two dashed lines, which have HZO thicknesses of 11 nm and 13 nm, respectively. In logic device applications, the hysteretic presence of the transfer curve is very undesirable and should be avoided [47]. Furthermore, the hysteretic movement suggests that HZOIs unstable in its NC state, preventing it from being utilized for voltage amplification. As a result, a larger ON to OFF current ratio is produced, as depicted in Fig. 8, which increases the \( I_{ON}/I_{OFF} \) ratio of the baseline TFET that was previously given. The use of tri-layer dielectric (HfO\(_2\)/TiO\(_2\)/HfO\(_2\)) over the InN-channel has increased the current conduction capability of the proposed device to a further level, allowing it to conduct more current. Furthermore, it is anticipated that the inclusion of the HZO layer would prompt a significant accumulation in the current conduction capacity. The implementation of the NC impact increases the value of on-current while concurrently decreasing the value of off-current. As shown in Fig. 8, a high on-current of 135 \( \mu \text{A} \) and an on-off ratio of \( 10^{11} \) are achieved. When compared to previous similar studies, the on-off current ratio of our proposed device is very significant [30]–[32], [48]. Moreover, threshold voltage plays a significant role in the low power operation of CMOS devices. The threshold voltage of the proposed device before and after applying the NC effect is shown in Fig. 9. When the HZO ferroelectric material is employed as the gate dielectric, the threshold voltage of the baseline heterostructure is lowered by 37.65 percent, resulting in a threshold voltage of 0.53 V. It also shows that when the NC effect is applied to the device, the on-state current is increased.

We also demonstrate the point sub-threshold swing of the proposed device as shown in Fig. 10 (a). The findings are presented specifically for the transistor’s non-hysteretic
functioning. With the trilayer HfO$_2$/TiO$_2$/HfO$_2$, the early polarization state of the HZO at critical thickness is shifted to the opposite aligned state at 0.27 V and exhibits the smallest subthreshold slope of 20.56 mV/dec., which is the smallest value reported so far [30]–[32], [48]. In Fig. 10 (b), this SS value is compared with the baseline and other states of the artwork. Therefore, the ferroelectric (HZO) based NC effect was used to reduce the SS value below the physical limit (60 mV/dec).

As voltage $V_g$ is applied to the gate, $\Psi_s$ appears across $C_{MOS}$, and voltage $V_g - \Psi_s$ appears across the ferroelectric capacitor, $C_{FE}$, as depicted in Fig. 1 (b). Since they are connected in series, the charge on both capacitors is the same. Hence, internal voltage gain is calculated with relating (9),

$$A_v = \frac{\partial \Psi_s}{\partial V_g} = \frac{|C_{FE}|}{|C_{FE}| - C_{MOS}}$$

(17)

As a result, capacitance matching between $C_{FE}$ and $C_{MOS}$ helps to improve the overall gain. The voltage gain of our suggested device for various HZO thicknesses is shown in Fig. 11. It is obvious that the maximum voltage gain is obtained at the critical thickness of HZO (9 nm), and the obtained value is 6.58 times of the input voltage.

Finally, Fig. 12 depicts the increase in transconductance as a result of the modification. The highest transconductance value of about 7.87 mS (at $t_{FE} = 9$ nm) is obtained from the NCTFET employing the trilayer dielectric (HfO$_2$/TiO$_2$/HfO$_2$), whereas the topmost transconductance value of 9.2 $\mu$S is found from the TFET without the NC effect, denoting a significant enhancement in the transconductance characteristics utilizing the influence of NC. The results of the present work are compared with those of earlier studies [30]–[32], [48], [50], as demonstrated in Table 3. The suggested GAA-NCTFET with a high dielectric trilayer of HfO$_2$/TiO$_2$/HfO$_2$ and an HZO layer of 9 nm enhances the overall device performance significantly.

V. CONCLUSION

In summary, a hybrid nanowire GAA NCTFET structure is demonstrated by combining the GaAs/InN baseline TFET and a ferroelectric layer (HZO) in the gate stack. The use of large lattice-mismatched materials enables the staggered and broken bandgap alignment, and the GAA structure maintains better current conduction and carrier control capabilities of the device. The GAA TFET channel architecture and ferroelectric gate insulator are adjusted to obtain the optimum band-to-band tunneling and potential amplification, therefore the highest $I_{ON}/I_{OFF}$ ratio of NCTFET is achieved. The optimized device structure produces an $I_{ON}/I_{OFF}$ ratio on the order of 10$^{11}$ and a larger on-state current of about 135 $\mu$A, which indicates the better channel control ability and current control capacity of the CMOS devices. With a 9 nm HZO in the gate stack, the lowest SS of 20.56 mV/dec and the maximum voltage gain of 6.58 are achieved, making this TFET structure promising as energy-efficient switches. The output characteristics also reveal a substantial transconductance ($g_m$) of 7.87 mS, a DIBL of 9.7 mV, and a threshold voltage of 0.53 V (37.65% lower than the baseline TFET), all of

![FIGURE 11](image1.png)

**FIGURE 11.** Voltage gain vs gate voltage at different thicknesses of HZO. The highest voltage gain of 6.58 is found at the critical thickness of HZO.

**TABLE 3.** Comparison of the findings in the present work with those of the earlier investigations.

| Performance Parameters | Present Work | Prior Works |
|------------------------|--------------|-------------|
| On State Current ($I_{ON}$) | 135 $\mu$A | 1.867 mA [48], 15 $\mu$A [30], 10 $\mu$A [31] |
| On to Off Ratio ($I_{ON}/I_{OFF}$) | 10$^{11}$ | 10$^{7}$[30], 10$^{9}$[48], 10$^{4}$[31] |
| Sub-Threshold Swing (SS) | 20.56 mV/dec | 55 mV/dec for Arsenene & Antimonene [48], 39 mV/dec for WTe$_2$ [48], 15 mV/dec [32], 30 mV/dec [50], >60 mV/dec [31] |
| Transconductance | 7.87 mS | $\approx$ 3 mS [31] |

| VOLUME 10, 2022 | 30332 |
which are notable in comparison to all other state-of-the-art TFETs. The proposed GaAs/InN nanowire gate all around NCTFET ameliorates the limitations of scaling down the transistor size and reduces power consumption. Therefore, GaAs/InN nanowire GAA NCTFET creates a unique route for the ongoing advancement of the applicability of electronic devices, seems to be a viable option for an Internet of Things (IoT) technological platform.

REFERENCES

[1] R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, “Design of ion-implanted MOSFET’s with very small physical dimensions,” IEEE J. Solid-State Circuits, vol. SSC-9, no. 5, pp. 256–268, Oct. 1974.

[2] G. A. Brown, P. M. Zeitzoff, G. Bersuker, and H. R. Huffer, “Scaling CMOS: Materials & devices,” Mater. Today, vol. 1, no. 7, pp. 20–25, 2004, doi: 10.1016/S1369-7002(04)00051-3.

[3] G. E. Moore, “G. Moore: Moore’s Law,” New York, NY: N. C. St. C. Graw-Hill, 1965.

[4] U. Dutta, M. K. Soni, and M. Pattanaik, “Design & optimization of gate-all-around tunnel FET for low power applications,” Int. J. Eng. Technol., vol. 7, no. 4, pp. 2637–2707, 2018.

[5] Q. Zhang, W. Zhao, and A. Seabaugh, “Low-subthreshold-swing tunnel transistors,” IEEE Electron Device Lett., vol. 27, no. 4, pp. 297–300, Apr. 2006.

[6] J. Appenzeller, Y. M. Lin, J. Knoch, and P. Avouris, “Band-to-band tunneling in carbon nanotube field-effect transistors,” Phys. Rev. Lett., vol. 93, no. 19, Nov. 2004, Art. no. 196805.

[7] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, and S. Lee, “Vertical Si-nanowire n-type tunneling FETs with low sub-threshold swing (50 mV/decade) at room temperature,” IEEE Electron Device Lett., vol. 32, no. 4, pp. 437–439, Feb. 2011.

[8] V. Saripalli, A. Mishra, S. Datta, and V. Narayanan, “An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores,” in Proc. 48th Design Automat. Conf. (DAC), 2011, pp. 729–734.

[9] A. M. Ionescu and H. Riel, “Tunnel field-effect transistors as energy-efficient electronic switches,” Nature, vol. 479, pp. 329–337, May 2011.

[10] K. Boucart and A. M. Ionescu, “Double-gate tunnel FET with high-K gate dielectric,” IEEE Trans. Electron Devices, vol. 54, pp. 1725–1733, Jul. 2007.

[11] R. Jhaveri, N. V. Nagavarapu, and J. C. S. Woo, “Effect of pocket doping and vacuum annealing scheme on the source-pocket tunnel field-effect transistor,” IEEE Trans. Electron Devices, vol. 58, no. 1, pp. 80–86, Jan. 2010.

[12] L. Knoll, Q. T. Zhao, A. Nichau, S. Richter, G. V. Luong, S. Trenklenkamp, A. Schäfer, L. Selmi, K. K. Bourdelle, and S. Mantl, “Demonstration of improved transient response of inverters with steep slope strained Si NW TFETs by reduction of TAT with pulsed IV and NW scaling,” in IEDM Tech. Dig., Dec. 2013, pp. 1–4.

[13] K. Ioum, Y.-Y. Loh, P. Patel, C. Y. Kang, J. Oh, A. Bowonder, C. Park, C. S. Park, C. Smith, P. Majhi, H.-H. Tseng, R. Jammy, T.-J. -K. Liu, and C. Hu, “Si tunnel transistors with a novel silicided source and 46 mV/dec,” in Proc. Symp. VLSI Technol., Jun. 2009, pp. 178–179.

[14] S. Salahuddin and S. Datta, “Use of negative capacitance to provide voltage amplification and negative nano-scale devices,” Nano Lett., vol. 8, no. 2, pp. 405–410, Feb. 2008, doi: 10.1021/nl071804g.

[15] M. Kobayashi, K. Jiang, N. Ueyama, and T. Hiramoto, “Negative capacitance for boosting tunnel FET performance,” IEEE Trans. Nanotechnol., vol. 16, no. 2, pp. 253–258, Mar. 2017.

[16] A. Seaidi, F. Jazaeri, I. Stolichnov, G. V. Luong, Q.-T. Zhao, S. Mantl, and A. M. Ionescu, “Effect of hysteretic and non-hysteretic negative capacitance on tunnel FETs DC performance,” Nanotechnology, vol. 29, no. 9, Jan. 2018, Art. no. 095202, doi: 10.1088/1361-6528/aaa590.

[17] M. H. Lee, J.-C. Lin, Y.-T. Wei, C.-W. Chen, W.-H. Tu, H.-K. Zhuang, and M. Tang, “Field-effect negative capacitance hetero-tunnel field-effect transistors with internal voltage amplification,” in IEDM Tech. Dig., Dec. 2013, pp. 4–5, doi: 10.1109/IEDM.2013.6724561.

[18] S. Salahuddin and S. Datta, “Use of negative capacitance to provide voltage amplification in tunnel switching nano-devices,” Nano Lett., vol. 8, no. 10, pp. 405–410, Feb. 2008, doi: 10.1021/nl0717804g.

[19] M. Kobayashi, K. Jiang, N. Ueyama, and T. Hiramoto, “Negative capacitance for boosting tunnel FET performance,” IEEE Trans. Nanotechnol., vol. 16, no. 2, pp. 253–258, Mar. 2017.

[20] A. Seaidi, F. Jazaeri, F. Bellando, I. Stolichnov, G. V. Luong, Q.-T. Zhao, S. Mantl, C. C. Enz, and A. M. Ionescu, “Negative capacitance as performance booster for tunnel FETs and MOSFETs: An experimental study,” IEEE Electron Device Lett., vol. 38, no. 10, pp. 1485–1488, Oct. 2017.

[21] A. Seaidi, T. Rosca, E. Memisevic, I. Stolichnov, M. Cavalieri, L.-E. Wernersson, and A. M. Ionescu, “Novanowire tunnel FET with simultaneously reduced subthreshold swing and off-current due to negative capacitance and voltage pinning effects,” Nano Lett., vol. 20, no. 5, pp. 3255–3262, May 2020.

[22] Q. Jing, H. Yang, W. Li, G. Wu, Y. Zhang, F. Gao, Y. Zhao, and G. Du, “Catalyst free growth of high density uniform InN nanocolumns on p-GaAs(001) surface by PA-MBE and their in situ XPS analysis,” Surf. Sci., vol. 331, pp. 248–253, Mar. 2015, doi: 10.1016/j.susc.2015.01.022.

[23] M. Vijn, R. S. Gupta, and S. Pandey, “Switching characteristics of InN tunnel field effect transistor and its application in the design of RF amplifiers,” in Proc. Prog. Electromagn. Res. Symp. Fall (PIERS-FALL), 2017, pp. 1461–1464, doi: 10.1109/PIERS-FALL.2017.8293361.

[24] W. Li, S. Sharmin, H. Ilatikhameneh, R. Rahman, Y. Lu, J. Wang, X. Yan, A. Seabaugh, G. Klimeck, D. Jena, and P. Fay, “Polarization-engineered III-nitride heterojunction tunnel field-effect transistors,” IEEE J. Exploratory Solid-State Comput. Devices Circuits, vol. 1, no. 1, pp. 28–34, Dec. 2015, doi: 10.1109/JXCDC.2015.2426433.
[36] M. S. Islam, S. Sadman, A. S. M. J. Islam, and J. Park, “\(\text{H}_2\text{O}_2/\text{TiO}_2/\text{H}_2\text{O}_2\) tri-layer high-K gate oxide based MoS\(_2\) negative capacitance FET with steep subthreshold swing,” AIP Adv., vol. 10, no. 3, Mar. 2020, Art. no. 035202.

[37] W. Zhang, J.-Z. Kong, Z.-Y. Cao, A.-D. Li, L.-G. Wang, L. Zhu, X. Li, Y.-Q. Cao, and D. Wu, “Bipolar resistive switching characteristics of \(\text{H}_2\text{O}_2/\text{TiO}_2/\text{H}_2\text{O}_2\) trilayer-structure RRAM devices on pt and TiN-coated substrates fabricated by atomic layer deposition,” Nanoscale. Res. Lett., vol. 12, no. 1, pp. 1–11, Dec. 2017.

[38] E.-H. Toh, G. H. Wang, L. Chan, D. Sylvester, C.-H. Heng, G. S. Samudra, and Y.-C. Yeo, “Device design and scalability of a double-gate tunneling field-effect transistor with silicon-germanium source,” Jpn. J. Appl. Phys., vol. 47, no. 48, p. 2593, 2008.

[39] Silvaco Atlas User’s Manual, SILVACO Int., Santa Clara, CA, USA, Oct. 2004.

[40] K.-H. Kao, A. S. Verhulst, W. G. Vandenbergh, B. Sorée, G. Groeseneken, and K. De Meyer, “Direct and indirect band-to-band tunneling in germanium-based TFETs,” IEEE Trans. Electron Devices, vol. 59, no. 2, pp. 292–301, Feb. 2012, doi: 10.1109/TED.2011.2175228.

[41] J. Madan, R. S. Gupta, and R. Chaujar, “Mathematical modeling insight of hetero gate dielectric–dual material gate-GAA tunnel FET for VLSI/analogue applications,” Microsyst. Technol., vol. 23, no. 9, pp. 4091–4098, Sep. 2017, doi: 10.1007/s00542-016-2872-9.

[42] Q. Smits, A. S. Verhulst, E. Simoen, D. Gundlach, C. Richter, N. Collaert, and M. M. Heyns, “Calibration of bulk trap-assisted tunneling and Shockley–Read–Hall currents and impact on InGaAs tunnel-FETs,” IEEE Trans. Electron Devices, vol. 64, no. 9, pp. 3622–3626, Sep. 2017, doi: 10.1109/TED.2017.2724144.

[43] W. Zhang and K. Bhattacharya, “A computational model of ferroelectric domains. Part I: Model formulation and domain switching,” Acta Mater., vol. 53, no. 1, pp. 185–198, 2005.

[44] J. Müller, T. S. Böscke, U. Schröder, S. Borée, G. Groeseneken, and K. De Meyer, “Ferroelectricity in simple binary ZrO\(_2\) and HfO\(_2\),” Nano Lett., vol. 12, no. 8, pp. 4318–4323, Aug. 2012.

[45] S. L. Miller, R. D. Nasby, J. R. Schwank, M. S. Rodgers, and P. V. Dressendorfer, “Device modeling of ferroelectric capacitors,” J. Appl. Phys., vol. 68, no. 12, pp. 6463–6467, Dec. 1990.

[46] A. I. Khan, D. Bhowmik, P. Yu, S. J. Kim, X. Pan, R. Ramesh, and S. Salahuddin, “Experimental evidence of ferroelectric negative capacitance in nanoscale heterostructures,” Appl. Phys. Lett., vol. 99, no. 11, Sep. 2011, Art. no. 113501.

[47] A. Di Bartolomeo, L. Genovese, F. Giubileo, L. Jemmo, G. Luongo, T. Foller, and M. Schleberger, “Hysteresis in the transfer characteristics of MoS\(_2\) transistors,” 2D Mater., vol. 5, no. 1, Oct. 2017, Art. no. 015014.

[48] H. Li, P. Xu, L. Xu, Z. Zhang, and J. Lu, “Negative capacitance tunneling field effect transistors based on monolayer arsenene, antimonene, and bismuthene,” Semicond. Sci. Technol., vol. 34, no. 8, Aug. 2019, Art. no. 085006.

[49] M. U. Sohag, M. S. Islam, K. Hosen, M. A. I. Fahim, M. M. H. Sarkar, and J. Park, “Dual source negative capacitance GaSb/InGaAsSb/InAs heterostructure based vertical TFET with steep subthreshold swing and high on-off current ratio,” Results Phys., vol. 29, Oct. 2021, Art. no. 104796, doi: 10.1016/j.rinp.2021.104796.

[50] A. Saedid et al., “Near hysteresis-free negative capacitance InGaAs tunnel FETs with enhanced digital and analog figures of merit below \(V_{\text{GS}}=400\) mV,” in IEDM Tech. Dig., Dec. 2018, pp. 13.4.1–13.4.4, doi: 10.1109/IEDM.2018.8614583.

KAMAL HOSEN received the B.Sc. degree in electrical and electronic engineering from the Khulna University of Engineering & Technology, in 2018. He is currently pursuing the Ph.D. degree in electrical engineering with the University of Minnesota Twin Cities, USA, where he received the departmental Fellowship. He was listed in the dean’s list by the Faculty of Electrical and Electronic Engineering. His research interests include spintronic devices, magnetic recording devices, and the characterization of nanomaterials.

MD. SHERAJUL ISLAM (Member, IEEE) received the Ph.D. degree from the Department of Electrical and Electronics Engineering, University of Fukui, Fukui, Japan, in 2014. He is currently a Professor with the Department of Electrical and Electronic Engineering, Khulna University of Engineering & Technology, where he coordinates the computational Nanomaterials Research Group. He has published more than 100 research articles. He has been the principal investigator of his research team in several research projects. He was a recipient of the Chinese Academy of Sciences (CAS) President’s International Fellowship Initiative (PIFI) from the Hefei National Laboratory for Physical Sciences at Microscale, University of Science and Technology of China. He frequently gives invited lectures at international meetings.

JEONGWON PARK (Senior Member, IEEE) was a Scientist with the SLAC National Accelerator Laboratory, Stanford University, from 2014 to 2016, and an Associate Professor with the School of Electrical Engineering and Computer Science, University of Ottawa, from 2016 to 2019. For six years, he served as a Senior Technologist to support the Corporate Chief Technology Officer (CTO) and business units at Applied Materials, USA. He has been an Associate Professor with the Department of Electrical and Biomedical Engineering, University of Nevada at Reno, since July 2019. He has also been a Guest Researcher at Lawrence Berkeley National Laboratory; a Visiting Scholar with the Department of Electrical Engineering, Stanford University; and an Adjunct Professor with the Department of Electrical Engineering, Santa Clara University. His research interests include the areas of the IoT sensors and sensor networks for advanced manufacturing, nanotechnology-enabled flexible hybrid electronics, nanoelectronics, semiconductor, and nanomaterials. He was a recipient of the Chinese Academy of Sciences (CAS) President’s International Fellowship Initiative (PIFI) at the Beijing Institute of Nanoenergy and Nanosystems (BNN), CAS.

ABDULLAH AL MAMUN MAZUMDER received the B.Sc. degree in electrical and electronic engineering from the Khulna University of Engineering & Technology (KUET), in 2020. He is currently working for a research and development-based company named MetroScientific, as a Research Engineer. Here, he remotely conducts research for compact modeling of semiconductor devices, collaborating with Sandia National Laboratories (SNL), USA. Meanwhile, he is pursuing his enthusiasm for research. His research interests include nanomaterial simulations and characterizations, III–V based CMOS device technology, and semiconductor device modeling, simulation, characterization, and fabrication.

A. M. Mazumder et al.: Numerical Investigations of Nanowire GAA NC GaAs/InN Tunnel FET