Memristor-based analogue computing for brain-inspired sound localization with in situ training

Bin Gao1,2✉, Ying Zhou1,2, Qingtian Zhang1,2, Shuanglin Zhang1, Peng Yao1, Yue Xi1, Qi Liu1, Meiran Zhao1, Wenqiang Zhang1, Zhengwu Liu1, Xinyi Li1, Jianshi Tang1, He Qian1 & Huaqiang Wu1✉

The human nervous system senses the physical world in an analogue but efficient way. As a crucial ability of the human brain, sound localization is a representative analogue computing task and often employed in virtual auditory systems. Different from well-demonstrated classification applications, all output neurons in localization tasks contribute to the predicted direction, introducing much higher challenges for hardware demonstration with memristor arrays. In this work, with the proposed multi-threshold-update scheme, we experimentally demonstrate the in-situ learning ability of the sound localization function in a 1K analogue memristor array. The experimental and evaluation results reveal that the scheme improves the training accuracy by ∼45.7% compared to the existing method and reduces the energy consumption by ∼184× relative to the previous work. This work represents a significant advance towards memristor-based auditory localization system with low energy consumption and high performance.

1School of Integrated Circuits, Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, 100084 Beijing, China. 2These authors contributed equally: Bin Gao, Ying Zhou, Qingtian Zhang. 3✉email: gaob1@tsinghua.edu.cn; wuhq@tsinghua.edu.cn
The detection of sound sources is a basic function of human beings and can be acquired through multiple training processes\(^1,2\). In the biological brain, with neurons and synapses, binaural auditory information is processed to localize the sound source. Both the environment and the physiological structure would influence the auditory effect, specifically manifested in the time difference of binaural soundwaves, spectral shape and so on\(^3-4\). Complementary metal-oxide-semiconductor (CMOS) circuits have been widely employed to detect the received time difference of binaural sound signals\(^5-9\). As shown in Fig. 1a, most of them relied on the interaural time difference (ITD) theory\(^10\), using the time difference between the sound reaching two ears to localize the direction of the sound source. This simplified model can be implemented on existing CMOS hardware. However, due to the loss of partial auditory information, the angle detection range is certainly limited\(^3\). In addition, with the explosive growth of analysis data for real-time sound information, due to the separation of the processing unit and memory, the traditional CMOS hardware platform with von Neumann architecture is facing the obstacle that computing efficiency is gradually failing to keep up with the increasing demand\(^11,12\).

Driven by the continuously increasing demand for computing power, the efficient bio-inspired computing has become one of the most promising paradigms for overcoming the computing bottleneck. The emerging electronic devices, memristors, show similarity to biological synapses\(^13-17\). Such a device is able to play roles in both storage and dealing with information analogously, promoting the idea of computation-in-memory. It has also drawn great attention for its low power consumption and high-density features in neuromorphic applications\(^18-22\). In many representative classification tasks, the combination of the memristor and bio-inspired architecture has demonstrated its superiority in high parallelism and energy efficiency\(^23-34\). However, these tasks

**Fig. 1 The sound localization and hardware implementation.** a The common implementation scheme for sound localization application with CMOS circuits: ITD theory. b Mechanism of sound localization in biological brain. Multiple binaural features are applied for neural processing to detect sound sources, including binaural time difference, spectral shape and so on. c A conceptual diagram of a memristor-based neuromorphic sound localization system. The memristor array acts as synapses to deal with binaural sound signals. d Sound source localization, HRTF and signal sample in the time domain. The transformation functions \(H_l\) and \(H_r\) are determined by the sound source azimuth angle \(\theta\), elevation \(\phi\), and distance \(r\). e A schematic diagram for neural network implementation with an integrated memristor array. Since the weight in the neural network could either be a positive or negative value, it is mapped to two memristor cells as a differential pair.
are different from analog information processing. Typically, in a classification application, each output neuron corresponds to a certain label and refers to a discrete value. The main target is to maximize the “right” one. The neural networks used for these tasks are redundant. As a result, in many complex cases, a lot of output nodes are desired, posing a great challenge to hardware overhead and energy consumption. In the sound localization task, a representative analog computing application, both the input signals and the output detected direction are continuous values. When a neural network is employed for sound localization, the output neurons work together to obtain for the predicted direction. Benefits from the significant reduction of the network scale, the hardware cost is much smaller than a classification network. However, since every synapse and neuron influence the output result, this analog computing task tends to be susceptible to errors. In addition, for training samples corresponding to various directions, the supervised values of the target neurons are different. Therefore, in the feed-forward and training process, this task is less tolerant of inevitable non-ideality of hardware, putting forward higher requirements for device performance and weight update approach. Although several weight update schemes have been proposed and successfully demonstrated in memristor arrays, further efforts to improve the training strategy are still required for analog computing tasks. To date, the hardware implementation of sound localization with high efficiency and in situ training is still challenging.

In this work, with analog computing-in-memory characteristics, we develop a memristor-based brain-like algorithm and architecture, capable of handling complete sound signals received by two artificial ears, as shown in Fig. 1b, c. With the integrated 1 K HfOx-based analog memristor array, a subset of Head Related Transformation Function (HRTF) dataset is in situ trained based on the neural network architecture. The brain-like learning algorithm of the sound localization function is successfully realized on the memristor array with a proposed in situ training method, namely, a multi-threshold-update scheme. The tradeoff between training results and hardware overhead with different training schemes and different hardware platforms is further analyzed.

Results

Sound localization algorithm. Sound localization is a basic cognitive function of human beings and a typical example dealing with analog information. As presented in Fig. 1d, the relationship between the sound source and binaural soundwaves, known as the Head Related Transform Function (HRTF), describes distance r, azimuth angle θ and elevation φ contributing jointly to the differences of the sound signals received by two ears. Previous works only dealt with differences in binaural features, such as time or intensity differences. Instead of this partial information, we train a neural network to derive the relationship between angle θ and two complete serials of sound signals, suitable for implementation in the memristor array.

The received binaural soundwaves are transformed to the Fourier domain, and the supervised outputs are designed as Gaussian curves to describe the probability of sound source localization (Supplementary Fig. 1a, b). The neuron outputs work together to determine the detection of binaural sound signals. As presented in Eq. (1), the supervised outputs $y_{\text{teacher}}(\alpha_i)$ are constructed by two terms, a probability in Gaussian form and a correction term for better detection, in which $\alpha_i$ represents the output channel and $\alpha$ denotes the actual angle of the sound source. To fit in the network, $\alpha_i$ is sampled from $-120^\circ$ to $120^\circ$ with a step of 40°. Some generated teacher outputs are illustrated in Supplementary Fig. 1c.

$$y_{\text{teacher}}(\alpha_i) = \exp \left( -\frac{(\alpha_i - \text{ang})^2}{2\sigma^2} \right) \cdot \left( 1 + \frac{(\alpha_i - 120^\circ)^2}{120^\circ} \right)$$

To determine the final predicted angle $\alpha$, the network outputs are treated as vectors, where the output values contribute to the module while the represented direction contributes to the phase. The angle vectors $\alpha_i$ are summarized together weighted by the corresponding network outputs (Supplementary Fig. 1d). In this way, the larger the network outputs are, the more likely the sound source direction is and the larger the contribution. Different from classification tasks, all neurons affect the final result, even small outputs, as expressed by Eq. (2).

$$\alpha = \sum_{i=1}^{n} y_{\text{output}}(\alpha_i) \cdot \alpha_i$$

As shown in Fig. 1e, for the hardware implementation on a 1T1R memristor array, considering that the calculated weight could either be a positive or negative value, it is divided into positive and negative values and mapped to two adjacent cells on the memristor array. In the training process, the synaptic weights are trained with the gradient descent method. In update cycles, the positive or negative weight cell is randomly selected for weight update. The description of the CIPIC HRTF dataset can be found in the CIPIC dataset section. More details are shown in the sound localization algorithm in the methods section.

Memristor device. Since the conductance of each memristor contributes to the predicted direction, every single device plays a more critical role than in the classification tasks that have already been widely realized. In this case, the performance requirements for devices are higher. To demonstrate the sound localization function, an integrated 1 K analog memristor array with 128 rows and 8 columns is fabricated. As illustrated in Fig. 2a, a TiN/TaOx/HfOx/TiN stack structure is designed to achieve bidirectional analog behaviors. Detailed information about the device fabrication process is shown in the memristor array fabrication section.

The memristor array exhibits good analog switching characteristics. With multiple pulses, the memristor cells could be programmed to conductance states between 4 and 40 μS, as shown in Fig. 2b. Applying identical pulses on the bit-lines, the conductance of the memristors in the array can be modulated in an analog way. As shown in Fig. 2c, with 1.5 V—1.4 V 50 ns pulses, the conductance increases/decreases continuously from the lowest resistance state (LRS) to the highest resistance state (HRS) or from the HRS to the LRS. Compared with a binary memristor, there is no abrupt conductance jump in the SET/RESET process.

Due to the inherent physical mechanism, the intrinsic randomness of memristors is similar to that of biological synapses. When voltage pulses are applied on the memristor, oxygen ions move towards a specific direction and reform the VO conductive filaments with randomness. Figure 2d statistically quantifies this random conductance fluctuation. For any initial state, there is a broad distribution of conductance change on the memristor cells under one SET/RESET pulse. The verification scheme is the most common method to compensate for this inherent variation. However, when training a neural network with massive parallelism, it is inconvenient to program cells one by one with high precision. Inaccurate programming will cause deviation between device conductance and the target value. Brain-like randomness may help increase the diversity between memristor cells, but it will also lead to a decrease in learning
efficiency and accuracy, raising challenges for the training method.

In situ training schemes for sound localization. Through learning, the human auditory system has the ability to adapt to changes. In the ex-situ training scheme that has been widely employed in previous works, the weight calculated by software remains unchanged. The ex-situ training is easily affected by non-ideal parameters of hardware, for example, programming variations, state-stuck devices, conductance drift, and so on. By adjusting weight values according to the real-time output deviation, the in situ training method could adapt well to environmental changes. In the previous studies, two schemes have been proposed to update the conductance value during the in situ training process, namely, in situ with verification and without verification (Supplementary Fig. 2). In the first case, the network is trained accurately but not in an efficient way. It has been shown that approximately 40 pulses are required to achieve 4-bit precision, which largely limits the operation speed. In addition, in an example of the write strategy, additional circuits are designed, including a complex comparator. Thus, there is a tendency that the verification needs much more chip area and time cost in hardware implementation. For the second case, only a programming pulse is given on the basis of the sign of the calculated update values. The overhead is greatly reduced at the cost of a certain training accuracy loss. However, this simplified scheme is not applicable for sound localization. To illustrate, with this scheme, the distribution of weight update values of various angle samples is simulated, as shown in Fig. 3a. For some large update values, the conductance change after one SET/RESET pulse is far from reaching the target value. On the other hand, for a small update value, one pulse may change the conductance much larger than the targeted value. It is difficult to find a universal pulse operation condition to update all weights as similar as possible to the desired values, demanding weight adaptation in subsequent cycles.

To tackle the problems of the two traditional methods mentioned above, a multi-threshold-update scheme is developed. As depicted in Fig. 3b, from bottom to top, there are several thresholds to determine the number of pulses applied on the memristor device. These thresholds divide the weight update
and energy consumed each time. Figure 3e, Supplementary training processes are calculated as the product of update times schemes are studied. The energy consumption of inference and hardware overhead. The hardware cost of various in situ training effect of writing variation becomes more obvious.

On the other hand, more thresholds would increase the hardware overhead. The hardware cost of various in situ training schemes are studied. The energy consumption of inference and training processes are calculated as the product of update times and energy consumed each time. Figure 3e, Supplementary Fig. 5a, and the benchmark for hardware implementation section present the simulated total energy consumption and processing time cost in the memristor array under various number of thresholds. As illustrated in Fig. 3d), for the two-threshold-update scheme, the total number of update pulses during the training process is reduced compared to the without verification scheme, as well as the operation cost. The training result is also better with this scheme. As a result, when considering the hardware complexity, as well as the simulation results, in situ training with the two-threshold-update scheme is the most suitable method for the sound localization task in this work. The parameters in the update scheme are determined based on the device characteristics and algorithm. It goes as follows: one pulse is applied if the conductance update value $|\Delta G|$ falls in [$10 \mu S$, $1 \mu S$], while successive 150 pulses are applied for $|\Delta G| > 10 \mu S$. No pulse is applied if $|\Delta G| < |1 \mu S|$. Different types of devices also follow the similar trend, as presented Supplementary note 7. This method also applicable for more complex tasks, as shown in Supplementary Fig. 5b. Depending on the device characteristics and tasks, the thresholds and pulse number may be different in other works.

**Results and discussion**

In the integrated 1 K memristor array, the in situ learning of sound localization function is experimentally demonstrated. Supplementary Fig. 6 and the measurement platform section present detailed information about the test platform. Overall, the results indicate the feasibility of this analog computation implementation on the memristor array. Figure 4a, b show the weight distributions and statistical results under various schemes. For in situ training with the introduction of thresholds, most weights are small values, similar to the ideal weight matrix, while the weight distribution under the conventional without verification scheme is quite different. In that case, most of the negative weights are located in the rows corresponding to the large angles. For large-angle samples, the neuron outputs that should have weights are located in the rows corresponding to the large angles.

**Fig. 3 Schematic diagram and simulation results of various training schemes.** a The distributions of update values of samples corresponding to various angles. b Schematic diagram of the multi-threshold-update scheme. As the updating levels increase, there will be more thresholds for $\Delta W$ classification to apply different numbers of pulses on the memristor device. c Flow chart of in situ training with the multi-threshold-update scheme. d Simulation results under various update levels and variation factors. The factor scales the updating variation of the devices. e The total energy consumption of memristor-based sound localization under various number of update thresholds.

(value ($\Delta W$)) into intervals filled with various colors. In the color bar, the numbers annotate pulse numbers used in that case. With this comparison rule, Fig. 3c shows the flowchart of the update stage. After the feed-forward and weight calculation, the calculated $\Delta W$ is compared with thresholds and distributed into different update levels. The number of update pulses is determined based on the comparison results. The training schemes section presents a detailed description.

To prove the feasibility and optimize the training performance, we simulate the in situ training results with the multi-threshold-update scheme for sound localization. The memristor model is depicted in Supplementary Figs. 3 and 4. Figure 3d) presents the average angle deviation under various training methods. With the zero-threshold-update scheme, also known as the conventional scheme without verification, the trained network shows a large deviation. The introduction of more update levels improves the average training accuracy by approximately 4–5 degrees compared to the without verification scheme. However, as the number of thresholds is further increased, the training accuracy will not be improved to a greater extent. Conversely, the unfavorable effect of writing variation becomes more obvious.

On the other hand, more thresholds would increase the hardware overhead. The hardware cost of various in situ training schemes are studied. The energy consumption of inference and training processes are calculated as the product of update times and energy consumed each time. Figure 3e, Supplementary Fig. 5a, and the benchmark for hardware implementation section present the simulated total energy consumption and processing time cost in the memristor array under various number of thresholds. As illustrated in Fig. 3d), for the two-threshold-update scheme, the total number of update pulses during the training process is reduced compared to the without verification scheme, as well as the operation cost. The training result is also better with this scheme. As a result, when considering the hardware complexity, as well as the simulation results, in situ training with the two-threshold-update scheme is the most suitable method for the sound localization task in this work. The parameters in the update scheme are determined based on the device characteristics and algorithm. It goes as follows: one pulse is applied if the conductance update value $|\Delta G|$ falls in [$10 \mu S$, $1 \mu S$], while successive 150 pulses are applied for $|\Delta G| > 10 \mu S$. No pulse is applied if $|\Delta G| < |1 \mu S|$. Different types of devices also follow the similar trend, as presented Supplementary note 7. This method also applicable for more complex tasks, as shown in Supplementary Fig. 5b. Depending on the device characteristics and tasks, the thresholds and pulse number may be different in other works.
method, this scheme makes the trained weight distribution more stable and more inclined to gradually approach the optimal solution. It is suitable for this analog computing task and decreases the MSE of the experimental results by ~45.7% for in situ training, as shown in the Supplementary Table 1.

Furthermore, we evaluate the hardware performance of a larger memristor-based sound localization task and compare it with previous works. A schematic diagram of the proposed memristor-based implementation circuit is presented in Supplementary Fig. 9. The network has two layers with the sizes of 200 × 50 and 50 × 11, respectively. The most peripheral circuits and memristor array are simulated by the simulator XPEsim under a 130 nm technology process\textsuperscript{49}. The performance results of the integrator and analog-to-digital converter (ADC) are obtained through testing and reference\textsuperscript{37,50}. The evaluation details can be found in the benchmarking for hardware implementation section and Supplementary Tables 2 and 3. Benefitting from computing-in-memory, with small accuracy degradation (<1.5 degrees), the memristor-based sound localization reduces energy consumption by ~184× relative to existing ASIC design. This work paves the way towards a cognitive system that rivals the CMOS design in processing accuracy and hardware costs.

Methods

Sound localization algorithm. The hardware implementation of the sound localization network is described in Fig. 1e. In this demonstration, the CIPIC HRTF dataset is used for training and testing the neural network\textsuperscript{38}. The network contains 60 input and 7 output neurons. The network model and mapping scheme used in this work are expressed as Eq. (3):

\[
y_j = \sigma \left( \sum_i w_{ij} \cdot x_i + b \right) = \sigma (s_j + b)
\]  

(3)

To implement matrix-vector multiplication in the memristor array, in this experiment, the input values are quantized to 16 levels and presented as multiple read pulses, as expressed in Eq. (4).

\[
v_{out,j} = \int_0^{n} \sum_i v_{read}(t) \cdot (G_{ij}^+ - G_{ij}) dt
\]  

(4)

\(w_{ij}\) represents the weight of network. \(x_i\) is the ith input value and represents the integral time \(n_i\). Considering that the calculated weight could either be a positive or a negative value, it needs to be divided into positive and negative weights and mapped to two memristors. In the feed-forward process, the multi-pulse read process is also divided into two processing steps. In each stage, the transformed binaural signals are fed into the SLs corresponding to the positive and negative weight cells. The neuron outputs, \(v_{out,j}\), are obtained by subtracting the current flowing through the SLs in two stages. The \(s_j\) in Eq. (3) is substituted with array output \(v_{out,j}\). Analog neuron outputs contribute for the prediction angle together.
The weight update value is calculated after the feed-forward and error calculation.

\[ dW_{ij} = \eta \cdot x_i \cdot (y_j - y) \frac{\partial E(x)}{\partial x_i} \]

In the training process, \( y_j \) and \( x_i \) are respectively the learning rate and inputs. \( y \) and \( y \) refer to the actual and target outputs. In the experiments, minibatch is chosen as 5. Therefore, in each update iteration, the update weight is calculated as the average value of 5 feedforward calculation results.

**CIPIC dataset**. The dataset used in this demonstration is a subset of the CIPIC HRTF dataset\(^1\). It provides a collection of binaural signals from the same sound source for HRTF research. Samples are randomly selected from the dataset. We choose samples with azimuths ranging from \(-90^\circ \) to \(90^\circ \) and elevations less than \(15^\circ\) for the experiments.

**Memristor array fabrication**. To achieve bidirectional analog conductance modulation behavior, a TiN/TaO\(_x\)/HfO\(_x\)/TiN stack structure is adopted with the material proportion delicately designed. Transistors are fabricated in the standard CMOS foundry. The length and width are 1 and 0.5 \( \mu \)m, respectively. The contact and the first TiN layer are also prefabricated by the foundry. The TiN, TaO\(_x\), HfO\(_x\), and TiN layers are sequentially deposited with atomic layer deposition (ALD). The 8 nm-thick HfO\(_x\) acts as the switching layer. The 45 nm-thick TaO\(_x\) layer acts as thermal enhanced layer, whose low thermal conductivity confines the heat in the HfO\(_x\) layer, inducing the increasing temperature of conductive filament (CF) region and more uniform distribution of oxygen vacancies\(^2\). Therefore, this memristor stack provides resistive switching with good analog characteristics. Transistors could provide better control of the analog behaviors of memristors. The 1024 one-transistor-one-resistor (1T1R) cells are grouped into 128 rows and 8 columns. The 128 word-lines are connected to the gates of transistors. Memristor devices are located between bit-lines and drains of transistors.

**Measurement platform**. The measurement platform is shown in Supplementary Fig. 6, and the 1 K memristor array is connected to the probe card. During the training process, the tester generates SET/RESET/READ pulses and sends them to the corresponding cell. In Fig. 6, and the 1 K memristor array is connected to the probe card. During the measurement, the tester generates SET/RESET/READ pulses and sends them to the corresponding cell. A PC sequentially performs measurement through SLs is collected by the probe card and sent back to the tester. A PC sequentially performs further analysis. The activation function and other processing operations are executed in the software. In the SET (conductance increase) process, 1.5–2 V is applied on the transistor gate to limit the current. A voltage pulse (1.5 V, 50 ns) is applied on the BL, while the SL is connected to 0 V. During the RESET (conductance decrease) process, a voltage pulse (1.6 V, 50 ns) is applied on the SL. Moreover, 0 V and a high voltage to ensure that the transistor opened are applied on the BL and WL, respectively.

**Training scheme**. The schematic of the multi-threshold-update scheme can be seen in Fig. 3b. From bottom to top, there are operation schemes corresponding to various thresholds. The color in different ranges of \(|\Delta W|\) corresponds to the programming pulse number used in that case (\(n_1 < n_2 < n_3 < n_4 < n_5 < n_6\), and \(n_1\) are generally 0, 1). For example, when the number of thresholds is 0, the pulse list is \([n_1]\). If \(|\Delta W| > 0\), one SET pulse is applied. Conversely, if \(|\Delta W| < 0\), a RESET pulse is required. When the one-threshold update method is applied, the pulse list is \([n_1]\). Only if \(|\Delta W|s\) are greater than \([W]\), one SET or RESET pulse is applied to the corresponding cell.

Figure 3c represents the flow diagram of the multi-threshold-update scheme. The weight update value is calculated after the feed-forward and error calculation. For \(M\) transistors, \(W = [W_1, ..., W_M]\), and the pulse number list \([P_{01}, ..., P_{M1}]\). These thresholds divide the update value into multiple intervals. The calculated \(\Delta W\) is sequentially compared with \([W]\). According to the intervals at which the update weights are located, the number of update pulses is determined based on the comparison results. For example, when \(M = 2\), the \(\Delta W\) values in \([0, W_1]\), \([W_1, W_2]\), \([W_2, +\infty]\) correspond to the \(P_0, P_1, P_2\), update pulses to be applied to the memristor device (\(P_0 = n_0, P_1 = n_1, P_2 = n_2\)). The positive and negative memristors are randomly selected as the updated device. The updated conductance value is closer to the target value. The parameter analysis is presented in Supplementary note 7.

**Benchmarking for hardware implementation**. We evaluate the hardware overhead of sound localization. In the evaluation process, the main circuit modules are presented in Supplementary note 7. The detailed results can be observed in Supplementary Figs. 9 and 10 and Supplementary Table 3.

**Data availability**

The data other than that provided in Source data that support the findings of this study are available from the corresponding author upon request. Source data are provided with this paper.

**Code availability**

The codes that support the findings of this study are available from the corresponding author upon reasonable request.

Received: 20 April 2021; Accepted: 30 March 2022; Published online: 19 April 2022

References

1. Hofman, P. M., Van Riswick, J. G. A. & Van Opstal, A. J. Relearning sound localization with new ears. Nat. Neurosci. 1, 417–421 (1998).
2. Grothe, B., Pecka, M. & McAlpine, D. Mechanisms of sound localization in mammals. Physiol. Rev. 90, 983–1012 (2010).
3. Middelbrooks, J. C. & Green, D. M. Sound localization by human listeners. Annu. Rev. Psychol. 42, 135–159 (1991).
4. Flannery, R. A. & Butler, R. A. Spectral cues provided by the pinna for monaural localization in the horizontal plane. Percept. Psychophys. 29, 438–444 (1981).
5. Nguyen, D., Aarabi, P. & Sheikhholeslami, A. Real-time sound localization using field-programmable gate arrays. https://doi.org/10.1109/ICME.2003.1231745 (2002).
6. Jin, J. et al. Real-time sound localization using generalized cross correlation based on 0.13 µm CMOS process. J. Semicond. Technol. Sci. https://doi.org/10.5753/JSTS.2014.14.2.175 (2014).
7. Wang, Y. & Mandal, S. Bio-inspired radio-frequency source localization based on cochlear cross-correlograms. Front. Neurosci. https://doi.org/10.3389/fnins.2021.623316 (2021).
8. Xu, Y. et al. A biologically inspired sound localization system using a silicon cochlea array. Appl. Sci. 11, 1519 (2021).
9. Wang, Y., Mends, G. J., Wei-Kocis, J., Madanayake, A. & Mandal, S. A 1.0–8.3 GHz cochlea-based real-time spectrum analyzer with ΔΣ-modulated digital outputs. IEEE Trans. Circuits Syst. I Regul. Pap. 67, 2934–2947 (2020).
10. Kuhn, G. F. Model for the interaural time differences in the azimuthal plane. J. Acoustical Soc. Am. 62, 157–167 (1977).
11. Zhang, W. et al. Neuro-inspired computing chips. Nat. Electron 3, 371–382 (2020).
12. Xi, Y. et al. In-Memory Learning With Analog Resistive Switching Memory: A Review and Perspective. Proceedings of the IEEE, 1–29, https://doi.org/10.1109/PROC.2020.9304543 (2020).
13. Yang, J. J. S., Strukov, D. B. & Stewart, D. R. Memristive devices for computing. Nat. Nanotechnol. 8, 13–24 (2013).
14. Chua, L. How we predicted the memristor. Nat. Electron. 1, 322–322 (2018).
15. Strukov, D. B., Snider, G. S., Stewart, D. R. & Williams, R. S. The missing memristor found Nature https://doi.org/10.1038/nature08166 (2009).
16. Liu, Z. et al. Neural signal analysis with memristor arrays towards high-efficiency brain–machine interfaces. Nat. Commun. 11, 4234 (2020).
17. Tan, S. H. et al. Perspective: Uniform switching of artificial synapses for large-scale neuromorphic arrays. APL Mater. 6, 120901 (2018).
18. Gokmen, T., Onen, M. & Haensch, W. Training deep convolutional neural networks with resistive cross-point devices. Front. Neurosci. https://doi.org/10.3389/fnins.2017.00538 (2017).
19. Zidan, M. A., Strachan, J. P. & Lu, W. D. The future of electronics based on memristive systems. Nat. Electron. 1, 22–29 (2018).
20. Jo, S. H. et al. Nanoscale memristor device as synapse in neuromorphic computing systems. Nano Lett. 10, 1297–1301 (2010).
21. Indiveri, G., Linares-Barranco, B., Legenstein, R., Deligeorgis, G. & Prodamakis, T. Integration of nanoscale memristor synapses in neuromorphic computing architectures. Nanotechnology 24, 384010 (2013).
22. Chen, Y., Xie, Y., Song, L., Chen, F. & Tang, T. A survey of accelerator architectures for deep neural networks. Engineering 6, 264–274 (2020).
23. Ielmini, D. & Wong, H. S. P. In-memory computing with resistive switching devices. Nat. Electron. 3, 157–167 (2020).
24. Feng, Y. et al. A fully reprogrammable memristor–CMOS system for efficient multiply–accumulate operations. Nat. Electron. 2, 290–299 (2019).

27. Cai, F. et al. A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations. Nat. Electron. 2, 290–299 (2019).
28. Choi, S., Shin, J. H., Lee, J., Sheridan, P. & Lu, W. D. Experimental demonstration of feature extraction and dimensionality reduction using memristor networks. *Nano Lett.*, 17, 3113–3118 (2017).

29. Sheridan, P. M., Du, C. & Lu, W. D. Feature extraction using memristor networks. *IEEE T Neural Netw. Learn. Syst.*, 27, 2327–2336 (2016).

30. Hu, M. et al. Memristor-based analog computation and neural network classification with a dot product engine. *Adv. Mater.*, 30, 1705914 (2018).

31. Li, C. et al. Analog signal and image processing with large memristor crossbars. *Nat. Electron.*, 1, 52–59 (2018).

32. Prezioso, M. et al. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* 521, 61–64 (2015).

33. Wang, Z. R. et al. Fully memristive neural networks for pattern classification with unsupervised learning. *Nat. Electron.*, 1, 137–145 (2018).

34. Yao, P. et al. Fully hardware-implemented memristor convolutional neural network. *Nature* 577, 641–646 (2020).

35. Yu, S. M. et al. Binary neural network with 16 Mb RRAM macro chip for classification and online training. In *2016 International Electronic Devices Meeting* 16.2.1–16.2.4 (2016).

36. Zhang, Q. et al. Sign backpropagation: an on-chip learning algorithm for analog RRAM neuromorphic computing systems. *Neural Netw.*, 108, 217–223 (2018).

37. Liu, Q. et al. A fully integrated analog ReRAM based 78.4TOPS/W compute-in-memory chip with fully parallel MAC computing. In *2020 IEEE International Solid-State Circuits Conference - (ISSCC) 500–502* (2020).

38. Algazi, V. R., Duda, R. O., Thompson, D. & Avendano, C. The CIPIC HRTF database. In *Workshop on Applications of Signal Processing to Audio and Acoustics* pp. 99–102 (2001).

39. Cheng, C. I. & Wakefield, G. H. Introduction to head-related transfer functions (HRTFs): representations of HRTFs in time, frequency, and space. *J. Audio Eng. Soc.*, 49, 1–249 (2001).

40. Wu, W. et al. Improving analog switching in HfOx-based resistive memory with a thermal enhanced layer. *IEEE Electron. Device Learn.*, 38, 1019–1022 (2017).

41. Gao, B. et al. Modeling disorder effect of the oxygen vacancy distribution in filamentary analog RRAM for neuromorphic computing. In *2017 IEEE International Electron Devices Meeting (IEDM)* (2017).

42. Yang, J. J. et al. The mechanism of electroforming of metal oxide memristive switches. *Nanotechnology* https://doi.org/10.1088/0957-4484/20/21/215201 (2009).

43. Wang, Z. et al. In-situ training of feed-forward and recurrent convolutional memristor networks. *Nat. Mach. Intell.*, 1, 434–442 (2019).

44. Aibart, F., Zamanidoost, E. & Strukov, D. B. Pattern classification by memristive crossbar circuits using ex situ and in-situ training. *Nat. Commun.*, 4, 2072 (2013).

45. Gao, L., Chen, P. & Yu, S. Programming protocol optimization for analog weight tuning in resistive memories. *IEEE Electron. Device Learn.*, 36, 1157–1159 (2015).

46. Garcia-Redondo, F. & Lopez-Vallejo, M. Self-controlled multilevel writing architecture for fast training in neuromorphic RRAM applications. *Nanotechnology* https://doi.org/10.1088/1361-6528/aad2fa (2018).

47. Zangeneh, M. & Joshi, A. Design and optimization of nonvolatile multithit 1T1R resistive RAM. *IEEE Trans. VLSI Syst.*, 22, 1815–1828 (2014).

48. Chen, J. et al. Optimization strategy for accelerating multi-bit resistive weight programming on the RRAM array. In *2019 IEEE International Workshop on Future Computing (IWOFC)* 1–3 (2019).

49. Zhang, W. et al. Design guidelines of RRAM based neural-processing-unit: a joint device-circuit-algorithm analysis. In *2019 Design Automation Conference (DAC)* 1–6 (2019).

50. Paulus, C. et al. A 4GS/s 6b flash ADC in 0.13 /spl mu/m CMOS. In *2004 Symposium on VLSI Circuits. Digest of Technical Papers* (IEEE Cat. No.04CH37522) 420–423 (2004).

51. Wu, W. et al. A methodology to improve linearity of analog RRAM for neuromorphic computing. In *2018 IEEE Symposium on VLSI Technology* 103–104 (2018).

52. Yuan, G. et al. Memristor crossbar-based ultra-efficient next-generation baseband processors. In *2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) 1121–1124* (2017).

**Acknowledgements**

This work was supported in part by the MOST of China 2021ZD0201200 (H.W.), NSFC 62025111 (H.W.), 92064015 (X.L.), XPLORER PRIZE (H.W.), the IoT Intelligent Microsystems Center of Tsinghua University-China Mobile Joint Research Institute, and the Beijing Advanced Innovation Center for Integrated Circuits. We acknowledge the use of the CIPIC Database.

**Author contributions**

B.G., Y.Z., Q.Z., S.Z., and H.W. proposed and designed the experiment. Y.X. and X.L. fabricated the memristor array. Y.Z. and S.Z. performed the measurement. Y.Z. and Q.L. made the benchmark. B.G. and Y.Z. analyzed data and wrote the manuscript. B.G., H.Q., and H.W. supervised the project. All authors discussed and reviewed the manuscript.

**Competing interests**

The authors declare no competing interests.

**Additional information**

**Supplementary information** The online version contains supplementary material available at https://doi.org/10.1038/s41467-022-29712-8.

**Correspondence** and requests for materials should be addressed to Bin Gao or Huaqiang Wu.

**Peer review information** *Nature Communications* thanks the anonymous reviewer(s) for their contribution to the peer review of this work. Peer reviewer reports are available.

**Reprints and permission information** is available at http://www.nature.com/reprints

**Publisher’s note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.