ANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework

Farhad Merchant, Dominik Sisejkovic, Lennart M. Reimann, Kirthihan Yasotharan, Thomas Grass, Rainer Leupers
Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany
{farhad.merchant, sisejkovic, reimannl, yasotharan, grass, leupers}@ice.rwth-aachen.de

Abstract—With the growing demands of consumer electronic products, the computational requirements are increasing exponentially. Due to the applications' computational needs, the computer architects are trying to pack as many cores as possible on a single die for accelerated execution of the application program codes. In a multiprocessor system-on-chip (MPSoC), striking a balance among the number of cores, memory subsystems, and network-on-chip parameters is essential to attain the desired performance. In this paper, we present ANDROMEDA, a RISC-V based framework that allows us to explore the different configurations of an MPSoC and observe the performance penalties and gains. We emulate the various configurations of MPSoC on the Synopsys HAPS-80D Dual FPGA platform. Using STREAM, matrix multiply, and N-body simulations as benchmarks, we demonstrate our framework's efficacy in quickly identifying the right parameters for efficient execution of these benchmarks.

Index Terms—design space exploration, multiprocessor system-on-chip, RISC-V, performance tuning

I. INTRODUCTION

Multiprocessor system-on-chips (MPSoCs) are the common computing substrate for application domains such as automotive, and internet-of-things (IoT) [1] [2]. Recently, MPSoCs are heavily involved in service-oriented architectures due to their capabilities to offer an order of speed-up over the state-of-the-art [3]. The applications executed on the MPSoCs in these domains are compute and communication-intensive, requiring complex platforms with deep memory hierarchy and network infrastructure for reduced application run-time at constrained energy and area footprints [4]. A right balance between system parameters is required to attain the desired performance.

Exploring system-level parameters for run-time performance improvement is an extensively studied topic in the literature [5]. However, most of the literature solutions are incomplete and sometimes rely on a complex set of parameters that can be simplified. Also, for many solutions, the rapid field-programmable gate array (FPGA) prototyping is intricate due to complexities involved in the intermediate tools, since the tools have non-standardized tool-interfaces.

Recently, an open instruction-set architecture called RISC-V has revolutionized the system design aspects due to its flexibility [6]. Due to the momentum gained by the adoption of RISC-V, there is an increasing demand for RISC-V based system design and prototyping. While there have been several attempts to design and develop efficient single-core RISC-V compute platforms, there are a handful of MPSoCs [7] [8]. There is an increasing need for the frameworks to support RISC-V based MPSoC exploration to enable the system designers to develop efficient platforms for the next-generation computing systems.

In this paper, we present ANDROMEDA, a unified framework that facilitates the design space exploration of FPGA based MPSoCs. The ANDROMEDA framework helps in identifying the bottlenecks in application execution for system-level optimizations. The major contributions in this paper are as follows:

- A light-weight network-on-chip (NoC) for clustered RISC-V MPSoC platform development.
- ANDROMEDA, an FPGA-based MPSoC framework for early-stage exploration and application execution bottleneck identification.
- Evaluation of ANDROMEDA using STREAM, matrix multiply, and N-body simulations, and identification of bottlenecks for the benchmarks.

The rest of the paper is organised as follows: In Section II, we discuss background and the literature. A light-weight NoC implementation is discussed in Section III along with the proposed ANDROMEDA framework. The experimental setup and results are depicted in Section IV. We conclude our work in Section V.

II. BACKGROUND AND RELATED WORK

A. Background

1) RocketChip Generator: The Rocket Chip is an open-source tool to instantiate the Rocket Core, and synthesizable system-on-chip (SoC). The Rocket Chip generator tool is implemented in the Chisel hardware construction language. The major advantage of the RocketChip generator is its configurability. The parameters such as, number of cores, cache size, cache placement policies, arithmetic units, pipeline stages, memory management unit, hardware performance counters, interconnect, and others can be customised to attain the SoC.

2) Rocket core: Rocket is a 5-stage single-issue in-order CPU which implements the RISC-V ISA. It supports both RV32G and RV64G. Rocket features a non-blocking data cache, a branch predictor, an MMU, and an FPU. Rocket can be configured to meet individual requirements. Options include supported ISA extensions (e.g., M, A, F, D) and cache sizes.

3) Synopsys HAPS-80D Dual: Synopsys high-performance ASIC prototyping systems (HAPS) is a family of FPGA based systems for prototyping ASICs and SoCs. HAPS solutions are shipped with prototyping hardware and the supporting
software tools, to enable faster system validation and earlier software development.

Fig. 1 shows the overall system architecture of HAPS-80D Dual platform. The platform consists of two UltraScale XCVU440 FPGAs. The FPGAs are connected via several high-speed serial links. HAPS-80D Dual is equipped with 13 low-skew clock networks. The global clocks are labeled from GCLK0 to GCLK2. GCLK0 is a fixed 100 MHz clock reserved for system function. GCLK1 - GCLK12 are available for user designs, and in most cases, are sourced from the on-board phase-lock-loops (PLLs). The HAPS-80D Dual contains an on-board DDR4 DRAM module with 8GB capacity. It can be used as memory in user designs, or as a large sample memory for signal debugging. HAPS-80D Dual features various I/O options, such as GPIO, PMOD, JTAG and UART. The HAPS-80D Dual system connects to a host computer via a high-speed USB-C cable. The Synopsys UMRBus protocol is used for both configuring the system with the user design, and for subsequent debugging.

B. Related Work

There has been a plethora of MPSoC works in the literature focusing on early stage design space exploration [5]. Some of the early works focused on design automation for custom generation of MPSoCs, while a few of them focused on industrial-grade design customization. Daedalus framework presented in [9] and [10] introduces a system-level exploration, programming and prototyping framework. The Daedalus framework takes a sequential application as an input and translates it into an MPSoC implementation on FPGA. The Daedalus framework considers only dataflow dominated applications.

The system-on-chip environment (SCE) is an interactive framework presented in [11]. The SCE frameworks accepts high-level specifications as an input and translates the specifications into hardware/software implementation. The SystemCoDesigner framework presented in [12] has similar limitations.

Our proposed framework, ANDROMEDA, is an over-simplistic framework for RISC-V based MPSoC prototyping on FPGA. The input to the framework are several high-level system parameters that result in an MPSoC implementation on Synopsys HAPS-80D Dual platform.

III. NETWORK-ON-CHIP AND ANDROMEDA

A base system, NOC_BASE, was designed, which was used as a starting point for design space exploration. Table I shows the parameters of NOC_BASE, together with other configurations, which are explored in later section. In the following, the hardware architecture of NOC_BASE is covered.

The system consists of 16 nodes, \(N_0 \ldots N_{15}\), interconnected in a \(4 \times 4\) 2-D mesh network, as shown in Fig. 2. Inside each node \(N_k\), a RocketChip SoC with \((n + 1)\) cores, \(C_k0 \ldots C_{kn}\) (hart 0 ... hart \(n\)) is located. Every RocketChip instance is created from the same generated ExampleRocketSystem. Cores \(C_k0 \ldots C_{k(n-1)}\) are (general-purpose) processing cores, while \(C_{kn} =: S_k\) is a small RocketCore, which is also a small core.

| Name     | Nodes | Proc. cores / node | Router | Flow-control |
|----------|-------|--------------------|--------|--------------|
| NOC_BASE | 16    | 4                  | Store-and-forward |
| NOC_TW   | 16    | 4                  | AXIS-Switch     |
| NOC_TW_C | 16    | 4                  | AXIS-Switch     |

TABLE I: NoC configurations
coherently interconnected with the processing cores. The small core’s role is to act as a co-processor to handle all network-related tasks, like routing and switching. Though using a general-purpose core as a software router is likely not the optimal solution, this route was initially chosen to get to a working prototype system as quickly as possible. Furthermore, without the RocketChip generator, the design of this particular approach would have been more involved, too.

The memory model of the system follows the distributed memory paradigm. Each node contains BRAM as main memory (used for data and instructions), which is only accessible by the node’s local cores, and not from other nodes. The size of the BRAM is configurable in Vivado and was set to be 256 kB for all nodes, except \( N_0 \), which has 2 MB. In total, the complete system can fit up to 5.75 MB of on-chip data. \( N_0 \) additionally incorporates an AXI UART Lite to interface with a serial console on the host computer. Fig. 4 shows the internal structure of a node. We explain usage of NoC and RocketChip to incorporate a distributed memory system, ANDROMEDA for system level exploration (see Fig. 4).

ANDROMEDA is a simple framework that consists of input system parameters that are used for system configuration. The parameters are the number of cores, cache size (see configuration in Table II), and coherency, floating-point unit (FPU) and its pipeline stages, memory management unit, hardware performance counters, and interconnect network and its parameters.

In ANDROMEDA, a designer sets the parameters that automatically generate the desired multicore or manycore system. The generated system is later prototyped on the HAPS-80D Dual FPGA prototyping platform, where the system is evaluated using benchmarks written in the C programming language. If the performance attained is not satisfactory, then the parameters are calibrated through the designer intervention to arrive at a satisfactory performance. The proposed ANDROMEDA framework enables rapid prototyping as the system parameters are at a higher level of abstraction than in the literature. At this stage, automatic tuning of the parameters is out of the scope of this work.

IV. EXPERIMENTAL SETUP AND RESULTS

A. Benchmarks

To evaluate the performance of ANDROMEDA, three benchmarks written in C have been applied. In the following, the selected benchmarks are briefly explained.

1) STREAM: The STREAM benchmark \cite{13} is used to measure the sustainable memory bandwidth of computer systems. Though initially targeted for high-performance computing systems, it can also be applied on personal or embedded computers. STREAM executes four kernels on contiguous arrays \( a, b, c \), and \( d \), and determines from the execution time the resulting bandwidth. The kernels are: COPY \((a[i] = b[i])\), SCALE \((a[i] = a[i] \times b[i])\), ADD \((a[i] = b[i] + c[i])\), and TRIAD \((a[i] = b[i] + q \times c[i])\).

To minimize cache effects, the sizes of the arrays should, in general, be larger than the largest available cache. The data type of the arrays can be selected in the benchmark, with the default type being double, which was also used in this work.

2) Matrix Multiplication: As matrix multiplication (Matmul) is an operation found in many applications, a Matmul benchmark was also implemented for RocketChip. It multiplies two matrices, \( A(N \times K) \) and \( B(K \times M) \), and writes the result into a third matrix, \( C(N \times M) \). Matrix \( A \) and \( C \) are stored in row-major format, while matrix \( B \) is stored column-major. All matrices contain double-precision values.

3) N-body Simulation: The N-body simulation (N-body) numerically solves the N-body problem, which is a classic problem from orbital mechanics. Given are \( N \) bodies with mass \( m_i \), initial position \( \vec{r}_i(t = 0) \) and initial velocity \( \vec{v}_i(t = 0) \). The bodies exert forces on each other according to Newton’s gravitation law. The net force exerted on body \( i \) is then given by:

\[
\vec{F}_i(t) = \sum_{j=0}^{N-1} \frac{G m_i m_j}{\|\vec{r}_i(t) - \vec{r}_j(t)\|^3} (\vec{r}_i(t) - \vec{r}_j(t)). \tag{1}
\]

The goal is to find the positions and velocities of each of the bodies after a time \( t \). The simulation is performed in several timesteps. In each timestep, the net force exerted on each body is calculated according to equation (1). From the net force, the acceleration experienced by that particular body is computed. Then, based on the acceleration, the new position and velocity can be derived. The computational complexity of an N-body simulation is \( O(N^2) \). All values (masses, positions, velocities) are stored in single-precision floating-point format (float). The storage requirement scales with \( O(N) \).

B. Parallelization Techniques

For parallelizing the benchmarks, the worksharing principle was applied. In all three benchmarks (STREAM, Matmul, N-body), the work can be distributed evenly among the cores. For bare-metal applications, some manual work is required to realize the worksharing. In general, each core calculates the start index of its designated partition based on its hart ID. After a parallel region, synchronization may be necessary. The riscv-tests provide a barrier() function, which can be used to synchronize the cores.

Matmul can be parallelized by dividing matrix \( A \) into sub-matrices \( A_i \). Each core \( i \) then calculates the corresponding partition \( C_i \) of matrix \( C \) by multiplying \( A_i \) with \( B \).
N-body is parallelized by partitioning the arrays containing the body data evenly among the cores. Each core then computes the new positions and velocities of the bodies in its assigned partition. At the end of each timestep, a barrier is required, to ensure that each core has updated its body values before the next timestep starts.

C. Evaluation

This section evaluates the ANDROMEDA presented in Section III for different parameters and evaluates single node (BASE) resource utilization and benchmark performance. BASE32 represents single node with 32 cores.

1) Number of cores:

a) FPGA utilization: Table III shows the FPGA resource utilization of BASE for core counts from one to 32. Synthesis for all versions was constrained to 10 MHz. As can be seen in Table III, the LUT counts seem to suggest sub-linear scaling. However, this is primarily caused by modules inside the SoC that are independent of the number of cores. A linear increase can be observed for the number of BRAM, which are used for the L1 data and instruction caches, and DSP slices, which are, for example, used to implement parts of the floating-point unit (FPU). The 32 core system utilizes around 40% of the available LUTs.

b) STREAM: Figure 5a shows the memory bandwidth measurements made from the STREAM benchmark. It was run on BASE32 with an array size of 128,000. The theoretical peak memory bandwidth delivered by the outer memory bus (i.e., SmartConnect) is 8 bytes per cycle, as the AXI data bus is 64 bit wide. As Fig. 5a suggests, with increasing core count, a larger fraction of the available memory bus bandwidth could be utilized. A linear scaling can be seen for one to four cores. Beginning at eight cores, however, the sustainable bandwidth begins to saturate at about 1.41 bytes/cycle for the COPY kernel, well below the theoretical maximum.

c) Matmul: Matmul with N=K=M=128 was run on BASE32. Fig. 5b shows the average execution times (in cycles) for varying core counts. Until four cores, the speedup is approximately equal to the number cores. At eight cores, the speedup drops to about 6 (instead of ideally 8). The situation worsens for even larger core counts. These results again show the limitation of shared memory architectures.

d) N-body: Fig. 5c plots the execution times (in cycles) of an N-body simulation with N=4,096 bodies run on BASE32. As can be seen from Fig. 5c, the cycle count decreases with increasing core count, as expected. Up until 16 cores, close-to-ideal speedup is achieved. For 32 cores, however, the speedup is only 20 (instead of ideally 32). At high core counts, the shared memory bus can still limit the performance.

Overall it can be concluded that adding more cores, in general, improves performance. However, if the number of cores sharing a bus gets too large (> 8), the limited bus bandwidth caps the performance.

The situation can be improved by reducing the pressure applied on the bus. One method is to increase the size of the caches so that the probability of finding data in the local cache is increased. The next section analyzes the effects of the different cache configurations from Table II.

2) Cache subsystem:

a) FPGA utilization: The synthesis results for the cache configurations from Table II are shown in Table IV. The percentages indicate the relative increase in the respective resource count compared to BASE. As expected, the usages of both LUTs and BRAMs of the L1 data cache grow as the number of ways is doubled. The last column, ”Total LUTs”, refers to the LUT usage of the complete Example Rocket System of a particular configuration. It can be seen that the increase of LUTs is reasonable for both cache configurations.

To compare the different L1 data cache sizes, Matmul and N-body were run on the three configurations.

b) Matmul: Fig. 6a shows the execution time (in cycles) for a Matmul with N=K=M=128 run on the three configurations from Table IV. It can be seen that in general, the performance improves for larger cache sizes. For a cache size of 64 kb (C-64-16), the execution time drops by over 8% for all core counts compared to BASE. This result is achieved with an LUT overhead of less than 4%, but with quadruple the amount of BRAMs per L1 data cache.

c) N-body: Fig. 6b shows the execution time (in cycles) for an N-body simulation with N=2,048 bodies. As for Matmul, it can be observed that the execution time reduces when more cache is available. A larger cache means that more bodies can be stored in the local memories.

The results show that larger caches indeed improve performance, though depending on the particular application’s working set size and access patterns. The total area overhead is mainly devoted to on-chip memory.

D. Network-on-Chip

The NoC presented in Section III has been designed to evaluate the benefits of distributing cores across multiple nodes, instead of having the cores share a single bus. This section evaluates the NoC configurations from Table II.

1) FPGA synthesis results: Table V summarizes the total resource usage of the three explored configurations. Both NOC_SW and NOC_SW_C reduce the overall utilization compared to NOC_BASE. NOC_SW and NOC_SW_C, both use hardware switches instead of a software router. NOC_SW_C uses a switch with cut-through switching. The primary savings in terms of LUTs and BRAMs are the consequence of

| Config | L1 Data Cache |
|--------|---------------|
| BASE   | LUTs | BRAM |
| C-64-4 | 387 (+13.87%) | 8 (+100%) |
| C-64-16| 424 (+38.6%)  | 16 (+301%) |
|       | 13325 (+4.29%) | 13607 (+2.59%) |

TABLE IV: FPGA utilization of cache configs (f = 50 MHz)
Fig. 5: (a) STREAM benchmark run on BASE32, size = 128,000 doubles, (b) Matmul (N=K=M=128) run on BASE32, and (c) N-body simulation with N=4,096 bodies and 10 timesteps run on BASE32.

Fig. 6: (a), Matmul (N=K=M=128) run on BASE, C-64-8 and C-64-16 for core counts 1, 2 and 4, and (b) N-body simulation (N=2,048, 10 timesteps) run on BASE, C-64-8 and C-64-16 for core counts 1, 2 and 4.

removing three AXI4-Stream memory-mapped FIFOs from each node. LUTs can be saved because the AXI4-Stream Data FIFOs, added in NOC_SW and NOC_SW_C, require less logic as they do not come with an MMIO interface.

2) Benchmarks: The performance and scaling of the NoC is analyzed using the previously introduced Matmul and N-body benchmarks.

a) Matmul: For parallelizing Matmul on the NoC, the principles from the shared memory parallel version presented earlier were extended to multiple nodes. Now, each node \( N_k \) is assigned a partition \( A_k \). The partitions are distributed by \( N_0 \) using the \texttt{noc_scatter()} function. Further, each node needs the complete matrix \( B \) to compute its respective partition \( C_k \) of matrix \( C \). \( B \) is distributed by \( N_0 \) using the \texttt{noc_bcast()} function. The calculated partitions \( C_k \) are finally collected by \( N_0 \) with the \texttt{noc_gather()} function.

Fig. 7a shows the execution times (in cycles) for a Matmul with \( N=256, K=128 \) and \( M=32 \), run on different node/core arrangements. It can be observed that the computation time decreases with increasing aggregate core count. This scaling even holds for the maximum core count of 64. Recall, that in the shared memory case, the cycle count began to increase already for core counts above eight. Fig. 7b compares the execution times for a Matmul (\( N=512, K=128, M=32 \)) between two 16 core arrangements, (16,1) and (4,4), and a 16-core SMP system. It can be seen that even though the 16-core SMP system suffers from the scaling bottleneck as seen in Fig. 5b, it still performs better than the two compared node/core configurations, which are dominated by the communication overheads.

In conclusion, the naive parallel Matmul is not well suited for execution on a distributed memory system, where communication dominates computation. Though exploiting intra-node parallelism improves performance in general, the gains are quickly overshadowed by the communication overhead, as more nodes are introduced. Lastly, it must be again stated that the potential of the NoC designed in this work is likely limited by the small cores \( S_k \).

b) N-body: As the N-body simulation is a computationally intensive application, it appears to be a good candidate to benefit from a distributed system. The NoC parallel version follows similar principles as the shared memory version.

Fig. 7c shows the execution times (in cycles) for an N-body simulation with \( N=4,096 \). The speedup values compared to the single core version from Fig. 5c are indicated at the top of each bar. It can be immediately noticed that the computation to communication ratio is considerably larger than for Matmul. Further, the speedup is superlinear up until arrangement (4,2) compared to the speedups of the SMP version shown in Fig. 5c.

Fig. 8 compares N-body on NOC_SW_C with BASE32 for increasing body numbers. The performance is measured in single-precision FLOPs/cycles. In Fig. 8a, the performance is compared for 16 cores. It can be seen that the 16-core SMP system performs better for a smaller number of bodies (<2,048).

In Fig. 8b, a total of 32 cores are compared. As was the case for 16 cores, the SMP system performs better for smaller body counts. At body counts larger than 1,024, the

TABLE V: FPGA utilization of NoC configs (f = 5 MHz)

| Config | LUTs | BRAM |
|--------|------|------|
| NOC_BASE | 2,011,152 | 2384 |
| NOC_SW | 1,905,056 (−5.3%) | 2,368 (−0.7%) |
| NOC_SW_C | 1,901,234 (−5.5%) | 2,368 (−0.7%) |

TABLE VI: FPGA utilization of NoC configs (f = 5 MHz)

| Config | LUTs | BRAM |
|--------|------|------|
| NOC_BASE | 52,992 | 139 |
| NOC_SW | 39,016 (−26.4%) | 2,368 (−0.7%) |
| NOC_SW_C | 35,880 (−32.3%) | 2,368 (−0.7%) |
performance of the SMP system drops significantly due to the fact that the working sets get larger than the available L1 data caches, resulting in increased bus pressure. The distributed computation, on the other hand, does not experience this bottleneck for the same number of bodies.

Further, it was shown that the hybrid approach, i.e., having multiple cores inside each node, can yield an additional performance gain, as intra-node parallelism can be exploited. The other benefit of hybrid systems is that less inter-node communication is required with the same total core count (e.g., (4,4) vs. (16,1)).

V. CONCLUSION

We presented a light-weight NoC for distributed memory MPSoC. Later, we presented ANDROMEDA, a RISC-V MPSoC exploration framework that incorporated the light-weight NoC. The generated RISC-V MPSoCs are prototyped on the Synopsys HAPS-80D Dual. The experimental evaluation demonstrated that the ANDROMEDA framework is easy to use for early-stage system prototyping. The user analyses of the benchmarks and applications help to identify the performance bottleneck in the NoC-based MPSoCs. In the future, we plan to extend support for other FPGA platforms and focus on RISC-V customization for further run-time reduction.

REFERENCES

[1] C. E. Salloum et al., “The across mpsoc – a new generation of multi-core processors designed for safety-critical embedded systems,” in 2012 15th Euromicro Conference on DSD, 2012, pp. 105–113.
[2] J. Zhou et al., “Security-critical energy-aware task scheduling for heterogeneous real-time mpsocs in it,” IEEE Transactions on Services Computing, vol. 13, no. 4, pp. 745–758, 2020.
[3] C. Wang et al., “Service-oriented architecture on fpga-based mpsoc,” IEEE TPDS, vol. 28, no. 10, pp. 2993–3006, 2017.
[4] A. Kumar et al., “An fpga design flow for reconfigurable network-based multi-processor systems on chip,” in 2007 DATE, 2007, pp. 1–6.
[5] A. Gerstlauer et al., “Electronic system-level synthesis methodologies,” IEEE TCAD, vol. 28, no. 10, pp. 1517–1530, 2009.
[6] A. Waterman et al., The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 20190608-Priv-MSU-Ratified, RISC-V Foundation, June 2019.
[7] A. Kamaleldin et al., “Modular memory system for RISC-v based MPSoCs on xilinx FPGAs,” in 2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), IEEE, pp. 68–73. [Online]. Available: https://ieeexplore.ieee.org/document/8990519/
[8] F. Zaruba et al., “The cost of application-class processing: Energy and performance analysis of a linux-ready 1.7ghz 64bit risc-v core in 22nm fdoii technology,” IEEE TVLSI, vol. 27, no. 11, pp. 2629–2640, 2019.
[9] M. Thompson et al., “A framework for rapid system-level exploration, synthesis, and programming of multimedia mp-socs,” in 2007 5th IEEE/ACM/FIPS CODES+ISSS, 2007, pp. 9–14.
[10] H. Nikolov et al., “Daedalus: Toward composable multimedia mp-soc design,” in 2008 45th ACM/IEEE DAC, 2008, pp. 574–579.
[11] R. Dömer et al., “System-on-chip environment: A spec-bas framework for heterogeneous mpsoc design,” EURASIP J. Embed. Syst., vol. 2008, 2008. [Online]. Available: https://doi.org/10.1155/2008/647953
[12] J. Keinert et al., “Systemcoder—an automatic esl synthesis approach by design space exploration and behavioral synthesis for streaming applications,” ACM Trans. Des. Autom. Electron. Syst., vol. 14, no. 1, Jan. 2009. [Online]. Available: https://doi.org/10.1145/1455229.1455230
[13] J. D. McCalpin, “Stream: Sustainable memory bandwidth in high performance computers,” University of Virginia, Charlottesville, Virginia, Tech. Rep., 1991-2007, a continually updated technical report. http://www.cs.virginia.edu/stream/. [Online]. Available: http://www.cs.virginia.edu/stream/