Three dimensional magnetic abacus memory

ShiLei Zhang\(^1\)*, JingYan Zhang\(^2\)*, Alexander A. Baker\(^1\), ShouGuo Wang\(^3\), GuangHua Yu\(^2\) & Thorsten Hesjedal\(^1\)

\(^1\)Department of Physics, Clarendon Laboratory, University of Oxford, Oxford, OX1 3PU, United Kingdom, \(^2\)Department of Materials Physics and Chemistry, University of Science and Technology Beijing, Beijing 100083, China, \(^3\)State Key Laboratory of Magnetism, Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China.

Stacking nonvolatile memory cells into a three-dimensional matrix represents a powerful solution for the future of magnetic memory. However, it is technologically challenging to access the data in the storage medium if large numbers of bits are stacked on top of each other. Here we introduce a new type of multilevel, nonvolatile magnetic memory concept, the magnetic abacus. Instead of storing information in individual magnetic layers, thereby having to read out each magnetic layer separately, the magnetic abacus adopts a new encoding scheme. It is inspired by the idea of second quantisation, dealing with the memory state of the entire stack simultaneously. Direct read operations are implemented by measuring the artificially engineered 'quantised' Hall voltage, each representing a count of the spin-up and spin-down layers in the stack. This new memory system further allows for both flexible scaling of the system and fast communication among cells. The magnetic abacus provides a promising approach for future nonvolatile 3D magnetic random access memory.

The abacus is a simple, yet powerful, decimal storage medium that serves as memory for performing computations quickly. In a Chinese abacus a divider separates two and five beads on the upper and lower section of every column, respectively. Moving a bead towards the divider makes the bead count, giving one count per bead from the lower section and five counts for every bead from the upper section. Each column represents a digit in the decimal system. The abacus is used as a counting frame for addition and subtraction, or for more complex operations such as multiplication and division. Although it has mostly been replaced by calculators, the concept of an abacus suggests significant merits in the field of spintronics\(^1-3\).

Future spintronic devices hold the promise of highly integrated ultrafast memory and logic applications. Therefore, packing memory units into the third dimension\(^4-6\), realising direct spin-information communication\(^7\), and developing a universal logic gate\(^8-10\) are key challenges for next generation spintronic devices. The concept of an abacus enables the combination of all three of these key merits: First, each column serves as one multivalued three-dimensional memory unit. Second, computations are implemented in a straightforward manner by storing the superposition of two digits as the result of the computation, i.e., direct computation. Finally, each column also serves as both memory and universal logic\(^11\), thereby reducing the size and energy requirements of an abacus-based device. One can envisage a powerful memory device by considering electron spins or magnetic moments as abacus beads. Here, we demonstrate a room-temperature spintronic version of the abacus system which functions as a stackable multilevel memory device.

Results

The concept of second quantisation of memory. In the context of spintronic memory, a single bit is conveniently assigned to a magnetic state which can either be '0' or '1' (denoted as |0\rangle or |1\rangle here). The basic concept of building up a three-dimensional storage system is to physically merge a number of bits into a single memory unit. Consequently, the state of the unit is described by an ordered set of states in a single bit 'basis', i.e., \{|b_1\rangle, |b_2\rangle, \ldots, |b_N\rangle\} for an N bit system, where |b_i\rangle is the binary state (|0\rangle or |1\rangle) of the \(i^{th}\) bit. Previously proposed 3D memory schemes\(^6-15\) are based on this idea and can be summarised as shown in Fig. 1a, in which four memory units are shown. Each unit has \(N = 4\) bits, and each bit has two magnetisation states, encoded by |0\rangle for magnetisation-down and |1\rangle for up. Therefore, the four units, from left to right, are in the distinctly states |1, 0, 0, 0\rangle, |0, 1, 0, 0\rangle, |0, 0, 1, 0\rangle and |0, 0, 0, 1\rangle, respectively.

OPEN

SUBJECT AREAS:
MAGNETIC DEVICES
ELECTRICAL AND ELECTRONIC ENGINEERING

Received 15 May 2014
Accepted 30 July 2014
Published 22 August 2014

Correspondence and requests for materials should be addressed to T.H. (thorsten.hesjedal@physics.ox.ac.uk)

* These authors contributed equally to this work.
solution to the fundamental issue of shift-register-like 3D memories. As the EHE is an analogue probe of the magnetisation in ferromagnetic systems,\(^1\) the statistics of the magnetisation configuration in the stacked multilayer can be directly probed via the EHE. In the case that each magnetic layer contributes an equal amount to the overall Hall signal, evenly spaced Hall states are achieved (‘artificial quantum Hall effect’) and it is able to resolve the encoded magnetic state in a straightforward manner.

\(N = 2\) magnetic abacus. We first demonstrate the simplest magnetic abacus (MA) system which only consists of two binary ‘beads’. The \(N = 2\) MA shares the similar structure with an extraordinary Hall balance (EHB).\(^2\) The EHB is proposed as a nonvolatile magnetic memory device that harnesses the EHE as the read-out approach, instead of measuring the magnetoresistance as in conventional magnetic tunnel junctions (MTJs). The material structure of the \(N = 2\) MA also consists of two magnetic layers (labelled FM1 and FM2) with perpendicular magnetic anisotropy\(^4\) and large spin-orbit coupling (for pronounced EHE), separated by a non-magnetic insulating layer (similar to the structure shown in Fig. 3b). The stacked layers are then patterned into a Hall cross, which is contacted from the side by a common electrode, making the layers electrically parallel.

The standard EHB device can be used as a binary memory cell, similar to an MTJ, where one of the layers is the data storage medium (state \(0\) or \(1\)), while the other layer is magnetically biased and acts as a fixed reference layer (set as \(1\)). On the other hand, the \(N = 2\) MA can be regarded as an ‘unbiased EHB’, which gives access to all four magnetisation states and allows the introduction of the concept of ‘second memory quantisation’ (SMQ). The two magnetic layers (Co/Pt multilayer stacks, denoted as [Co/Pt]) were optimised (for details see Supplementary Material) such that both layers contribute an equal amount to the EHE signal, while having distinctly different coercivities. This way, one can achieve ‘quantised’ Hall states corresponding to the different magnetisation configurations of the system: \([0, 0]\) (Fig. 2b), \([0, 1]\) (Fig. 2c), \([1, 0]\) (Fig. 2d) and \([1, 1]\) (Fig. 2e). As \([0, 1]\) and \([1, 0]\) were designed to have the same Hall voltage, and therefore represent the same spin-up count, a ‘second quantisation’ is possible. The new SMQ states \([0, 1]\) and \([2, 0]\) are shown below.

Nontrivial \(N = 4\) magnetic abacus. The full capability of the magnetic abacus becomes apparent when scaling up the number of ‘beads’ \(N\). A experimental \(N = 4\) prototype magnetic abacus is presented in Fig. 3. The four [Co/Pt] units can be easily stacked by magnetically decoupling them using insulating NiO interlayers, as shown in Fig. 3a. Through SMQ, the memory state of the entire unit is dependent only upon the number of spin-up (or spin-down) layers, and can be electrically accessed by the ‘quantised’ magnitude of the EHE signal, as shown in Fig. 4a. The five possible states \([0, 0]\), \([0, 1]\), \([1, 2]\), \([2, 3]\) and \([4, 4]\) can be achieved by ‘creation’ and ‘annihilation’ operations via external magnetic fields (pulses) or spin torque transfer\(^6\), analogously to the manipulation of the beads in an abacus. To achieve this behaviour, the four [Co/Pt] bits have to show linearly increasing coercivities, which is realised by introducing the space layers NiO with increasing thicknesses.

Read-out approach. The read-out approach using a Hall cross is illustrated in Fig. 3b. The current (typically 1 mA in our experiments) is applied longitudinally along the long axis of the cross and the external field perpendicular to the film to implement creation and annihilation operations. To demonstrate our device concept, four-layer-stack samples were grown by UHV magnetron sputtering. The Hall voltage as a function of applied magnetic field is shown in Fig. 4a. Five discrete Hall states are obtained under different fields, corresponding to the five magnetisation configurations shown in Fig. 1b–f, respectively. A transverse voltage of \(-115\) \(\mu V\) has been applied to shift the entire Hall loop, setting the \([0000]\) (or \([00]\) Hall...
state to around 0 μV. The ‘second quantisation’ of the spin configuration in the stack gives rise to five memory states as labelled in the figure.

By optimizing the materials parameters the device will show a Hall loop where both Hall states (read-out) and coercivities (switching) are evenly spaced, as illustrated in Fig. 4b. For instance, the \( j_0 \), \( j_1 \), \( j_2 \), \( j_3 \) and \( j_4 \) states will have Hall voltages of 0 μV, 50 μV, 100 μV, 150 μV and 200 μV, respectively. By defining discrete Hall voltage steps of 50 μV, the memory stored in the stack can be simply read out by \( n = U_{\text{Hall}}/50 \) μV.

Writing approach. As a prototype device, here we simply demonstrate the writing mechanism by an Oersted field. The optimised structure will have coercivities of 125 Oe, 250 Oe, 375 Oe and 500 Oe for the four magnetic layers respectively. Therefore, the ‘annihilation’ operation is implemented by applying

---

**Figure 2** | Illustration of the unbiased extraordinary Hall balance (EHB) as an \( N = 2 \) magnetic abacus. The Hall voltage is measured across the structure by applying a perpendicular magnetic field and forcing the current along the Hall cross structure (as illustrated in Fig. 3b). The EHB consists of a stack of two magnetic layers with perpendicular anisotropy, which are separated by an insulating layer. Electrical side contacts bridge across the entire layer stack, as in the conventional current-in-plane geometry. (a) shows the Hall resistance as a function of applied field for an optimised unbiased EHB. The ‘quantised’ memory states \(| 0, 0 \rangle\), \(| 0, 1 \rangle\), \(| 1, 0 \rangle\) and \(| 1, 1 \rangle\) can be relabelled using the second-quantisation notion as \(| 0 \rangle\), \(| 1 \rangle\) and \(| 2 \rangle\). (b–e) illustrate the function of the unbiased EHB: depending on the magnetisation direction of the two bits, electrons of a particular spin orientation are preferably scattered to the left- or the right-hand side. If both bits are magnetised in the same direction (\(| 0, 0 \rangle\) or \(| 1, 1 \rangle\)), the spin-dependent scattering mechanism gives rise to a large (negative or positive) Hall voltage. If the layers are oppositely magnetised (\(| 0, 1 \rangle\) or \(| 1, 0 \rangle\)), there is a balance between the scattered carriers in the two layers and a low (or zero) Hall resistance is obtained.

---

**Figure 3** | Magnetic abacus architecture. (a) The multilevel memory device consists of a stack of magnetic layers (\([\text{Co}(0.4)/\text{Pt}(1.2)]_3\) multilayers (thicknesses in nm), denoted as [Co/Pt] for brevity), separated by insulating NiO with linearly increasing thickness. This spacer layer thickness gradient (here from 1 to 4 nm) allows for a tuning of the coercivities of the magnetic storage layer, and thus for their individual manipulation. (b) The device is patterned into a Hall cross and Cu side contacts are attached for applying the longitudinal current and for measuring the Hall voltage (see Methods).
principle, enabling complex logic operations via direct communication between the stacks.

It has to be stressed that the MA concept is not limited to Oersted field-based writing schemes. The basic layout is compatible with spin torque transfer (STT) writing using a perpendicular current. If a current is driven perpendicularly through the multilayer structure, spin torque of varying strength is exerted on each of the individual ferromagnetic layers as result of the transmitted and reflected electrons both carrying angular momentum. Further, the layers can be engineered to exhibit different effective coercivities. Therefore, the 'annihilation' operation can be implemented by applying a DC from the top layer (smaller coercivity) through the stack to the bottom layer (larger coercivity), thereby switching all the 1 cells into 0 states. The 'creation' operation can be realised by reversing the current direction, which will flip the cells from the 0 to the 1 state. The number of the 1 cells that are to be 'created' depends on the amplitude of the applied current. As a result of the employed insulating space layers, the applied voltage for STT writing will become very large. Therefore, a further improvement will be to replace the insulating NiO layers by conductive, non-magnetic layers, as has been realised by Sbiaa et al. This will not alter the fundamental properties of MA, yet enable an energetically less costly writing scheme. It should be noted that the STT mechanism in the MA system is more complex than in a conventional MTJ as transmission and reflection of the charge carriers occurs at all interfaces of the multilayered structure, thus requiring more in-depth theoretical and experimental investigations.

Finally, we would like to point out that as the number of units is getting very large, the coercive field required to switch all units may become too large to be practical. Further work will be concentrated on optimising the materials parameters in order to increase the number of bits in an individual stack, implementing STT-based writing, and the fabrication of a spin abacus system with several communicating cells.

Methods
Thin film growth. The stacked-layer thin films were grown by UHV magnetron sputtering. The base pressure of the chamber was below 10⁻⁶ Torr. During sputtering, typical Ar partial pressures of 4 mTorr were used for Co, Pt and NiO sputtering. Typical sputtering rates were 0.071 nm/s for Co and 0.068 nm/s for Pt (both DC sputtering), and 0.034 nm/s for NiO (RF sputtering). The binary memory unit has the structure recipe of [Co(0.4)/Pt(1.2)]j, (in nm), denoted as [Co/Pt] all through the text.

Device fabrication. The as-grown samples were then patterned into Hall structures with a length of 60 μm and a width of 20 μm using photolithography followed by reactive ion etching. The deposition and patterning of Cu contacts was the final fabrication step, with wire bonding performed prior to the measurement. Typical driving currents were 1 mA. The reported magnetic properties, and transport measurements were all performed at room-temperature.

Oscillatory interlayer exchange coupling. Ferromagnetic layers separated by a non-magnetic spacer display oscillatory interlayer exchange coupling between the FM layers. The coupling type switches between FM and AFM as a function of spacer thickness (as shown in the Supplementary Figure S2). Based on this effect, the EHB can be optimized to show symmetric three-state behaviour, which is suitable for complex logic operations. By carefully tuning the structure, the net EHE in the antiparallelly aligned state can be lowered down to zero while maintaining a well-defined AFM coupling (see Fig. 3b).

Discussion
With the MA system we introduced stackable memory with multi-level states, allowing for three-dimensional, nonvolatile memory integration. The magnetic properties of the [Co/Pt] multilayers which form the individual bits can be conveniently tailored, allowing for easy device scaling. Most importantly, there is no fundamental limit to the number of units N in a MA stack and in fact, the total response is scaling linearly with the number of units. Direct access to the data through measurement of the extraordinary Hall voltage provides much better read performance than current 3D memory proposals. The discrete Hall states suggest direct translation between spin information and electrical signals (and vice versa), thereby, in

Figure 4 | Demonstration of a quinternary magnetic abacus system. (a) Experimental Hall loop of a four-layer abacus, which shows discrete Hall levels corresponding to the magnetisation switching of the [Co/Pt] layers. A bias voltage (about 110 mV in this case) was applied to shift the lowest Hall voltage to 0 V. The abacus is first initialised to its ground state by switching all layer magnetisations to point down [as shown in (b)]. Then, the memory is written (as 0, 1, 2, 3 or 4) by applying an integer multiple of magnetic field or spin transfer torque required to switch a single layer. After reducing the applied field, the system stays in the chosen memory state (indicated by a red dot). To read out the quinternary information stored in the stack, the discrete Hall voltage is measured and directly associated with a memory state as shown on the right. (b) Behaviour of a fully optimised quinternary magnetic abacus system.

1. Žutić, I., Fabian, J. & Das Sarma, S. Spintronics: Fundamentals and applications. Rev. Mod. Phys. 76, 323 (2004).
2. Sinova, J. & Žutić, I. New moves of the spintronics tango. Nature Mater. 11, 368 (2012).
3. Romming, N., Hanneken, C., Menzel, M., Bickel, J. E., Wolter, B., von Bergmann, K., Kubetzka, A. & Wiesendanger, R. Writing and Deleting Single Magnetic Skyrmions. Science 341, 656 (2013).
4. Baltz, V., Boller, A., Rodmacq, R., Dienne, B., Janet, J.-P. & Ferré, J. Multilevel magnetic nanodot arrays with out of plane anisotropy: the role of intra-dot magnetostatic coupling. Eur. Phys. J. Appl. Phys. 39, 33 (2007).
5. Allbrecht, M., Hu, G., Moser, A., Hellwig, O. & Terris, B. D. Magnetic dot arrays with multiple storage layers. J. Appl. Phys. 97, 103910 (2005).
6. Parkin, S. S. P., Hayashi, M. & Thomas, L. Magnetic Domain-Wall Racetrack Memory. Science 320, 190 (2008).
7. Lyle, A., Harms, J., Patil, S., Yao, X., Lilja, D. J. & Wang, J.-P. Direct communication between magnetic tunnel junctions for non-volatile logic fan-out architecture. Appl. Phys. Lett. 97, 152504 (2010).
8. Black Jr., W. C. & Das, B. Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited). J. Appl. Phys. 87, 6674 (2000).
9. Ney, A., Pampuch, C., Koch, R. & Ploog, K. H. Programmable computing with a single magnetoresistive element. Nature 425, 485 (2003).
10. Allwood, D. A., Xiong, D. A., Faulkner, C. C., Atkinson, D., Petit, D. & Cowburn, R. P. Magnetic Domain-Wall Logic. Science 309, 1688 (2005).
11. Zhang, S. L., Collins-McIntyre, L. J., Zhang, J. Y., Wang, S. G., Yu, G. H. & Hejedal, T. Nonvolatile full adder based on a single multivalued Hall junction. SPIN 3, 1350008 (2013).
12. Lavrijsen, R., Lee, J.-H., Fernández-Pacheco, A., Petit, D. C. M. C., Mansell, R. & Cowburn, R. P. Magnetic ratchet for three-dimensional spintronic memory and logic. Nature 493, 647 (2013).
13. Zhang, S. L., Liu, Y., Collins-McIntyre, L. J., Hejedal, T., Zhang, J. Y., Wang, S. G. & Yu, G. H. Extraordinary Hall balance. Sci. Rep. 3, 2087 (2013).
14. Zhou, Y., Han, S.-T., Sonar, P. & Roy, V. A. L. Nonvolatile multilevel data storage memory device from controlled ambipolar charge trapping mechanism. Sci. Rep. 3, 2319 (2013).
15. Fernández-Pacheco, A., Serrano-Ramón, L., Michalik, J. M., Ricardo Ibarra, M., De Teresa, J. M., O’Brien, L., Petit, D., Lee, J. & Cowburn, R. P. Three dimensional magnetic nanowires grown by focused electron-beam induced deposition. Sci. Reps. 3, 1492 (2013).
16. Ikeda, S., Hayakawa, J., Ashizawa, Y., Lee, Y. M., Miura, K., Hasegawa, H., Tsunoda, M., Matsukura, F. & Ohno, H. Tunnel magnetoresistance of 604% at 300 K by suppression of Ta diffusion in CoFeB/MgO/CoFeB pseudo-spin-valves annealed at high temperature. Appl. Phys. Lett. 93, 082508 (2008).
17. Nagaosa, N., Sinova, J., Onoda, S., MacDonald, A. H. & Ong, N. P. Anomalous Hall effect. Rev. Mod. Phys. 82, 1359 (2010).
18. Zhang, S. L., Teng, J., Zhang, J. Y., Liu, Y., Li, J. W., Yu, G. H. & Wang, S. G. Large enhancement of the anomalous Hall effect in Co/Pt multilayers sandwiched by MgO layers. Appl. Phys. Lett. 97, 222504 (2010).
19. Chappert, C., Fert, A. & Nguyen Van Dau, F. The emergence of spin electronics in data storage. Nature Mater. 6, 813 (2007).
20. Shaia, R., Law, R., Lua, S. Y. H., Tan, E. L., Tahmasebi, T., Wang, C. C. & Piramanayagam, S. N. Spin transfer torque switching for multi-bit per cell magnetic memory with perpendicular anisotropy. Appl. Phys. Lett. 99, 092506 (2011).
21. Liu, Z. Y. & Adenwalla, S. Oscillatory interlayer exchange coupling and its temperature dependence in [Pt/Co]_3/[NiO]/[Co/Pt]_3 multilayers with perpendicular anisotropy. Phys. Rev. Lett. 91, 037207 (2003).

Acknowledgments
This work has been supported by the Semiconductor Research Corporation (SRC) and the John Fell Fund (University of Oxford). AAB acknowledges funding from Wadham College through a senior scholarship, and the EPSRC through a doctoral training award. Part of this work was supported by the Natural Science Foundation of China (Grant Nos. 51331002, 51371027 and 11274371).

Author contributions
S.Z. and T.H. conceived the idea and S.Z. fabricated the devices under the direction of S.W. and G.Y. S.Z., A.A.B. and T.H. wrote the paper with comments and input from all authors. All authors contributed to the discussions.

Additional information
Supplementary information accompanies this paper at http://www.nature.com/scientificreports

Competing financial interests: The authors declare no competing financial interests.

How to cite this article: Zhang, S.L. et al. Three dimensional magnetic abacus memory. Sci. Rep. 4, 6109; DOI:10.1038/srep06109 (2014).