Binary Hybrid Multilevel Inverter-Based Grid Integrated Solar Energy Conversion System With Damped SOGI Control

C. M. NIRMAL MUKUNDAN1, (Member, IEEE), P. JAYAPRAKASH2, (Senior Member, IEEE), UMASHANKAR SUBRAMANIAMB, (Senior Member, IEEE), AND DHAFAJ. ALMAKHLESE, (Senior Member, IEEE)

1Department of Electrical and Electronics Engineering, Government College of Engineering Kannur, A. P. J. Abdul Kalam Technological University, Thiruvananthapuram 695016, India
2Renewable Energy Laboratory, Department of Communications and Networks Engineering, Prince Sultan University, Riyadh 11586, Saudi Arabia

Corresponding author: C. M. Nirmal Mukundan (nirmalmukundancm@gmail.com)

This work was supported by the Renewable Energy Laboratory, Prince Sultan University, Saudi Arabia.

ABSTRACT This paper presents a binary hybrid multilevel inverter (BHMLI) based grid-connected solar energy conversion system (SECS), controlled by damped second-order generalized integral (DSOGI). The BHMLI architect has a cascaded half-bridge array, which modifies the DC-link of the H-bridge of the voltage source inverter, and results in approximate reference waveform. It reduces the dV/dt of the H-bridge switches and improves output waveform quality. The DSOGI control damps the oscillations and overshoots and provides longer service period of low power switches at transient conditions. It is implemented in the multilevel inverter application for the first time in literature. The SECS is designed to inject active power to the grid, and also mitigates the harmonic and reactive power demands of the load. The cascading of ‘n’ half-bridges and one H-bridge generate \((2^{(n+1)} - 1)\) output voltage levels. The maximum power extraction from solar photovoltaic (PV) array is achieved through incremental conductance (IC) algorithm based maximum point tracking (MPPT) operation of the DC-DC converter. An isolated single-input multiple-output single-ended primary inductance converter (SIMO-SEPIC) realizes it. SECS with 15-level BHMLI is analyzed with extensive simulation as well as with a hardware prototype. Moreover, the shunt active filter functionality of the system at various load conditions are verified and maintained the grid power quality within the IEEE-519 standard throughout the operation. The laboratory developed setup is tested for 5 kW, 400 V, three-phase system, and the experimental analysis at steady-state and dynamic variations of load-side and insolation variations validate the theoretical claims.

INDEX TERMS Multilevel inverter, SIMO-SEPIC, solar PV, power quality.

I. INTRODUCTION

The rapid growth of electrical energy demand as well as the requirement of clean and free energy for environmental safety, give a spotlight to the renewable energy (RE) based power generation, and it is increasing globally at a fast scale. The solar photovoltaic (PV) systems are gaining more attraction among grid integrated RE technologies [1]. The advantages such as long life, ease of installation, rooftop applications, free and abundant energy, clean energy production, noiseless operation, absence of moving parts and less maintenance are the vital advantages of solar PV. The efficient power transfer from the solar PV to the distribution grid with is the modern research trend.

The grid-connected solar inverters avoid bulky battery banks and save space and cost. A conventional two-level (2L) inverter-based solar energy conversion system (SECS) is reported in [2], where a controller of modified proportional-resonant (M-PR) is operating both in stand-alone as well as grid-connected modes. The primary advantages are circuit and switching simplicity. The peak-peak current ripple in the 2L inverter is analyzed and compared with the multilevel inverter (MLI) in [3], and some pulse width modulation (PWM) schemes for reducing the
current ripple is also reported. The higher switching stress limits the application of 2L to low power. Moreover, the higher switching frequency and complex filters reduce the efficiency and introduce electromagnetic interference (EMI) issues to nearer power and communication lines.

The grid-synchronization part of SECS is carried out by voltage source inverters (VSI), and the MLIs are introduced to overcome the demerits of 2L inverters. These are classified as neutral point clamped (NPC), flying capacitor clamped (FCC) and cascaded H-bridge (CHB). The features and power loss distribution of a three-level (3L) stacked neutral point clamped MLI is analyzed for the first time with solar PV applications in [4]. However, the THD is reduced, but the topology needs a larger number of switches for a 3L output. The literature in [5] addresses the unbalanced fault conditions of a 3L-NPC, during a fault, it generates errors and introduces a delay in the power system because of the intricate design or the neglected negative-sequence component of the grid. An FCC-MLI is reported in [6], [7] where the study focuses on the control side of the grid-connected power conditioning unit. The number of capacitors and semiconductor devices increase the cost, size and complexity. The capacitor voltage unbalancing is another issue. Hence it is less appealing to find the application for FCC-MLI. The CHB inverters are a prevalent MLI, and it provides a highly modular topological structure and higher power transfer capabilities. However, it requires a large number of switches for higher output voltage levels and isolated DC sources. It is well used for PV applications and reported in [8], and it is in conjunction with a SEPIC converter. The power and energy balance among the H-bridges of a CHB-MLI are crucial, and various PWM techniques are reported recently by addressing that issue [9]. Numerous as good as ever MLI topologies are now and again reporting these days for PV applications. The principle is that the solar panel management acknowledges the demand for isolated DC sources in MLIs. Kamal Al Haddad et al. reports the packed-U-cell MLI topology, and it offers high-energy conversion quality using a lesser number of capacitors and power switches. It is modified and reported for PV applications in [10]. The paper [11] is an MLI based on two isolated 2L inverters, which are connected to the grid through a three-phase transformer having open-end windings on the inverter side, realizes a 3L-MLI. A nine-level, grid-connected inverter for PV application, based on two CHBs with different dc-link voltages is reported in [12]. An additional FCC-MLI structure is necessary for this topology, and this will prompt unequal voltage levels. Therefore, a supplementary voltage balancing circuit is essential, that results in over component count. A modified cascaded grid-connected MLI and the topology comprises of a bidirectional switch included to the standard CHB-MLI [13]. It adds additional switching and conduction losses and also increases the circuit complexity. An asymmetrical MLI presented for operating under wide dc-link voltage variation consists of a level doubling network connected in series with a full-bridge [14]. The interconnection of such units increases the number of output voltage levels. An improved CHB-MLI is reported in [15], by reducing the leakage currents and increase the efficiency, and it shows low switching and conduction losses. An asymmetric CHB-MLI based on trinary DC sources is reported in [16]. It is a single-sourced 27-level MLI. A modular multilevel single-delta bridge-cell inverter is reported in [17] intended for utility-scale PV systems. An asymmetrical cascaded MLI with individual DC-DC converters fed from asymmetric power PV panels is published in [18]. The separate maximum power point tracking (MPPT) algorithms are implemented for different panels. However, the output voltage levels are high, but the complex control will slow down the dynamic performance of the system. A three-level step-up converter for improving the power conversion efficiency by lowering the voltage stress as well as balancing of the dc-link capacitor voltages is connected to the three-level inverter is presented in [3]. Additional voltage balancing is implemented, and the MLI is incapable of self-regulating the DC bus. The modified H-bridge-based MLI given in [19], includes two legs, a usual two-level leg and a T-type leg. The T-type is a modified 2L leg but connected to the split DC-link mid-point through a bidirectional switch. An asymmetrical CHB-MLI reported in [20] has the DC source asymmetry generated through a high-frequency DC-DC converter, and this will increase the overall component count, conduction losses and system complexity. A hybrid nine-level MLI [21] uses a PWM technique for nine-level voltage output. The reduced switch count is the main attraction of the topology, ten switches for nine levels. The globally accepted two stage SECS has more stability than single stage SECSs, because, the maximum power extraction and DC-link voltage stabilization are done by DC-DC converter part. Therefore, it is necessary to use an efficient, flexible and simple DC-DC converter to interface between PV and VSI.

A buck-boost DC-DC converter is presented in ref. [22] for PV applications. The wide range of voltage regulation capability is the advantage. It needs only one buck-boost stage for voltage regulation by employing the reconfiguration of the switching stage with a smooth transition between the modes. A new class of converters based on capacitor link DC-DC converters-Cuk, SEPIC, and Zeta converters-that operates under the critical conduction mode has been reported [23]. An auxiliary circuit is used to get zero-current and zero-voltage switching for all the switches during the transitions. The value of dv/dt and EMI issues and voltage ringing across the switches are reduced. A high gain DC-DC converter is reported by combining the switched capacitor and regenerative boost configuration [24], but the device count is increased. A control scheme for the boost converter operated with a grid-connected PV system is reported in [25]. The MPPT, as well as limited power point tracking control schemes, are employed in the boost converter. Since the inability of the boost converter to withstand wide range duty ratio is not addressed. A high gain DC-DC converter with the coupled inductor and intermediate capacitors
To recover the leakage energy and to alleviate the voltage spikes, a clamped circuit is used. A review is reported with differential power processing converter technology in [27], and the ability of SEPIC converter for wide duty ratio control and acceptance in SECS technology is also discussed. The MPPT operation of DC-DC converter requires flexibility to buck and boost operation and must be stable at wide duty ratios.

The traditional hill climb algorithm based MPPTs such as perturb and observe (P&O) and incremental conductance (IC) algorithms provide better results at steady state. Still, the dynamic response at partial shading conditions is inadequate [28]. It has been improved by adaptive techniques such as fuzzy logic control, particle swarm optimization, artificial neural network, etc. give accurate MPPT during adverse insolation conditions. The genetic algorithm, as well as some evolved techniques, exhibits superior performance and also have the facility to add or remove constraints [29]. But these complex algorithms reduce the speed of a larger system. Therefore, for a large grid-connected solar energy conversion systems are using modified accurate hill-climbing techniques to improve the overall dynamic performances [30].

Another inevitable part of the SECS is grid synchronization control. A linear quadratic regulator based solar energy conversion system is reported in [31]. The adaptive sliding mode control scheme is reported in the literature for current control in grid integration of PV system [32]. It is less accurate, and power calculation steps are tedious. A second-order general integral (SOGI) based phase-locked-loop is presented in [33], and it shows poor damping at oscillations and overshoots. Therefore, it causes component failure. A two-stage solar PV system with a damped second-order generalized integral (DSOGI) algorithm is reported in [34]. The fundamental active power components of load currents are extracted for evaluating the reference grid currents. By using the appropriate damping factor, the grid current-control eliminates the overshoots and provides a steady response. Moreover, it gives a fast and accurate operation.

In this paper, the DSOGI controller is implemented to control a binary hybrid MLI by which real power control, reactive power control, harmonic elimination and source current balancing are verified. This paper is organized in such a way that the solar energy conversion system is described in Section II. The control part is explained in Section VI followed by the modeling of SECS in Section III. The simulation results and experimental validation are given in Section VII and Section VIII, then the conclusions are in Section IX.

II. CONFIGURATION OF GRID CONNECTED SECS

The configuration of the three-phase solar energy conversion system is shown in Fig. 1. A nonlinear, unbalanced load is connected at the point of common coupling (PCC). An RC ripple filter to eliminate the voltage ripples due to MLI switching is also connected at the PCC. This paper reports a fifteen-level binary hybrid multilevel inverter in SECS. It has an array of three half-bridge converters (hBC), feeding from isolated DC-sources $V_1$, $V_2$ and $V_3$, in the ratio of 1 : 2 : 4 respectively. The operation of hBC switches $S_{a1}$, $S'_{a1}$, $S_{a2}$, $S'_{a2}$, $S_{a3}$ and $S'_{a3}$ is modulated for unipolar stepped voltage at the H-bridge input of phase-α is $V_{Ha}$ (or with low switching frequency level shifted pulse width modulation), as shown in Fig. 2 (a). The H-bridge switches $H_{a1} - H_{a4}$ switched at the fundamental frequency, and produce desired AC output voltage, which is depicted in Fig. 2 (b).

The centralised solar PV field is feeding SIMO-SEPIC for three-phase balanced power injection, it is designed to provide isolated DC sources for the hBCs in each phase, and it controlled by IC algorithm based MPPT. $T_{av}$, $L_a$
and $C_q$ are semiconductor switch, primary side inductance and primary side capacitors of the SIMO-SEPIC, respectively. The multi-winding transformer is designed with a turns ratio of $4:1:2:4$.

The relation between the output voltage levels and number of half-bridges is derived as,

$$I_n = 2^{n+1} - 1$$

(1)

where, $n$ is the number of hBCs in phase-$a$.

The number of power electronic switches in one phase is determined as,

$$S_n = 2n + 4$$

(2)

The positive voltage levels in the output voltage of phase-$a$ $V_{ao}$ are, $V_1, 2V_1, 3V_1, 4V_1, 5V_1, 6V_1$ and $7V_1$. Similar negative voltage levels and a zero level are contained in a complete cycle of output voltage as depicted in Fig. 2 (b). The fundamental output voltage waveform is shown in the diagram, and the expression is derived by Fourier series analysis.

Due to the quarter wave symmetry along the x-axis, both Fourier coefficients $A_0$ and $A_n$ are zero [38]. The expression for fundamental output voltage is,

$$v_{ao1}(ot) = \frac{4V_1}{\pi} S_f \sin(ot)$$

(3)

where, $S_f$ is the switching factor, calculated by using MATLAB Simulink Mathfunction as,

$$S_f = \sum_{k=1}^{7} \cos(\alpha_k)$$

(4)

$V_1$ is the output voltage step magnitude and $\alpha_1$ to $\alpha_7$ are the switching angles, as depicted in Fig. 2.

The system efficiency is calculated by considering the power losses $P_L$ as,

$$P_{out} = P_{in} - P_L$$

$$P_L(total) = P_{sl} + P_{cl} + P_{osl} + P_{gl}$$

(5)

where, $P_{total}$ is the total power loss, $P_{sl}$ is the switching losses, $P_{cl}$ is the conduction losses; $P_{osl}$ is the OFF state losses and $P_{gl}$ is the gate losses.

The upper hBC switches, $S_{a1}, S_{a2}$ and $S_{a3}$ are operated to introduce the respective DC sources to the output, and the lower hBC switches $S'_{a1}, S'_{a2}$ and $S'_{a3}$ are operated to circumvent the respective DC sources from the output voltage waveform. The upper and lower switches of single hBC are complimentary in operation. The output voltage levels are considered as modes for the explanation. Some of such operating modes, Mode-I of $0V_1$ output, Mode-VI of $5V_1$ and Mode-VII of $7V_1$ are delineated in Figs. 3 (a)-(c). Moreover, the H-bridge switches are controlled by zero-crossing detection of the fundamental frequency reference waveform. The overall switching combinations for the fifteen discrete output voltage levels are depicted in TABLE 1.

III. SECS DESIGN

Voltage rating of $n^{th}$ hBC IGBT switch is,

$$V_{sn} = V_n + V_{mn}$$

(6)

where, $V_n$ is the DC-link voltage of $n^{th}$ hBC and $V_m$ is the maximum overshoot allowed (10% of $V_n$).

Three half bridges, with isolated DC-sources in the ratio of $1:2:4$ are cascaded as shown in Fig. 3. Therefore, the voltage rating of H-bridge switch $V_H$ is,

$$V_H = 7V_1 + V_{mh}$$

(7)

where, $V_{mh}$ is, 10% of $7V_1$.

Current rating of $n^{th}$ hBC IGBT switch is,

$$I_{sn} = 1.25(I_{SECS_{mp}} + I_r)$$

(8)

where, $I_{SECS_{mp}}$ is the peak of maximum output current through the one phase of the SECS. $I_r$ is the maximum ripple current allowed (5%).

Where, $I_{SECS_{mp}}$ is the sum of active and reactive currents (maximum possible with this practical inverter).
The multiplication factor 1.25 is used in (8) to incorporate the safety factor. Current rating of H-bridge switches are same as that of hBC switches.

The DC-link capacitors $C_1$, $C_2$ and $C_3$ at input of hBCs (generally call $C_n$) are designed as [39],

$$C_n = \frac{6V_{no}(ai_{sec}C_{mp}n)}{(V_{nmax}^2 - V_{nmin}^2)} \quad (9)$$

where, $V_{no}$ is the rms value of $n^{th}$ hBC output voltage, $a$ is the overloading factor (1.2), $t$ time to be which the DC-link voltage to be recovered, $V_{nmax}$ is maximum possible and $V_{nmin}$ is the minimum DC-link voltage of $n^{th}$ hBC.

The magnitude of interfacing inductance $L_i$ is designed based on the active power rating of SECS as,

$$L_i = \frac{V_{sa}V_{ao1}\sin\delta}{P_{SECS}{\omega}} \quad (10)$$

The magnitude of $\delta$ is selected by the active power sharing, and it is evaluated by the control algorithm. $P_{SECS}$ is the active power rating of the SECS and $\omega$ is the fundamental grid frequency in rad/s.

Voltage relation of the SIMO-SEPIC is derived as,

$$V_1 + V_2 + V_3 = MV_{PV} \quad (11)$$

where, $M = \frac{D}{(1-D)}$, $D$ is the switching duty ratio of switch $T_a$ and $V_{PV}$ is the input voltage across $C_{PV}$.

The inductance value of $L_a$ is derived as [8],

$$L_a = \frac{V_{PVmin}D_{max}}{\Delta I_{PV}f_{ss}} \quad (12)$$

where, $D_{max}$ is considered as 0.8 at continuous conduction mode, and the isolating transformer inductance also reduces the current ripple, therefore, to get a minimum possible $L_a$, $\Delta I_{PV}$ is considered as 15% of $I_{PV}$, $f_{ss}$ is the switching frequency of $T_a$. $V_{PVmin}$ is the minimum PV voltage at which converter operates satisfactorily to generate isolated outputs.

$$V_{PVmin} = \frac{1}{M_{max}} r \times V_{sec \_ min} \quad (13)$$

where,

$$M_{max} = \frac{D_{max}}{(1 - D_{max})} \quad (14)$$

and

$$r = \frac{N_s}{N_p} \quad (15)$$

$N_s$ is the total number of secondary windings and $N_p$ is the total number of primary windings. $V_{sec \_ min}$ is the minimum value of cumulative DC-link voltages, $7V_{1min}$. $V_{1min}$ is derived from the relation between the fundamental grid voltage ($V_{sat}$) and inverter output voltage derived in (3). To achieve, power transfer from SECS to the grid PCC,

$$V_{ao1} = 1.1V_{sa} \quad (16)$$

$$V_{1min} = 1.1\pi \frac{\sqrt{2}}{3} V_{sat} \quad (17)$$

The factor 1.1 is considered to account voltage drops at various parts of the SECS as well as to maintain, $V_{ao}$ to be higher than $V_{sa}$.

The output voltage across the $n^{th}$ secondary winding of SIMO-SEPIC $V_n$ is derived as [8],

$$V_n = M \frac{N_{an}}{N_p} V_{pv} \quad (18)$$

where, $N_p$ is the primary and $N_{sn}$ is the $n^{th}$ secondary turns of multi winding transformer.

Individual DC-link voltages generated by SIMO-SEPIC at the out terminals are derived from (18) as,

$$V_1 = \frac{M}{4} V_{pv} \quad (19)$$

$$V_2 = \frac{M}{2} V_{pv} \quad (20)$$

$$V_3 = M V_{pv} \quad (21)$$

The design of $T_a$ is,

$$V_{rms} = 2(V_{in} + V_{out}) = 2(V_{PV} + 4V_1) \quad (22)$$

$$I_{rms} = \frac{2}{\sqrt{3}}(I_{in} + I_{out}) = \frac{2}{\sqrt{3}} \frac{I_{pv}}{3} + I_o \quad (23)$$

where, $I_o$ is the output current of the converter,

$$I_o = \frac{V_{PV}I_{PV}}{7V_1} \quad (24)$$

The Diode in the secondary side of the winding also has the same voltage and current ratings of IGBT switch [11].

IV. EFFICIENCY CALCULATION

The efficiency of the BHMLI is evaluated by using (25)

$$\eta_{BHMLI} = \frac{P_{in} - P_{loss}}{P_{in}} \quad (25)$$

where, $P_{in}$ is the total input power of BHMLI. $P_{loss}$ is the total loss of every semiconductor devices during conduction ($P_{Ic}$), blocking ($P_{Ioff}$) and switching ($P_{Ih}$) states. Where, $P_{Ioff}$ is due to reverse leakage current, and it is practically negligible, and therefore, loss associated with leakage current is also omitted [35]. The instantaneous conduction losses through the diode and transistor are evaluated as [36],

$$P_{IcS} = \left[ V_S + R_S i_{SECS}^v(t) \right] I_{SECS}(t) \quad (26)$$

$$P_{IcD} = \left[ V_D + R_D i_{SECS}^v(t) \right] I_{SECS}(t) \quad (27)$$

$P_{IcS}$ is the conduction loss of the IGBT switch, $V_S$ and $R_S$ are the ON-state voltage drop and ON-state resistance of BHMLI switches, $\gamma$ is the constant governed by the IGBT characteristics. $P_{IcD}$ is the conduction loss of IGBT diode. $V_D$ and $R_D$ are the forward voltage drop and ON-state resistance of the diode. The current through each semiconductor
device at an instant is same as the instantaneous magnitude of output current \(i_{\text{SECS}}(t)\).

The average conduction loss is estimated from (26) and (27) as,

\[
P_{\text{lc-avg}} = \frac{1}{\pi} \int_{0}^{\pi} \left[ (h_s(t)V_S + h_D(t)V_D)I_{\text{SECS}}(t) + h_S(t)RS_i^{2} + h_D(t)RD_i^{2} \right] d(tot) \tag{28}
\]

where, \(h_S(t)\) and \(h_D(t)\) are the instantaneous number of IGBT switches and number of diodes in conduction. The total switching loss is calculated by summing up the individual switching loss of each switch from TABLE 1. The switching voltage and currents at the transition intervals of ON state to OFF-state and back are linearly approximated [36]. The total power loss during turn-ON and turn-OFF duration is evaluated as [37],

\[
\sum_{j=1}^{2n+4} \left\{ \frac{1}{6} V_o J(t_{on} + t_{off}) f_j \right\} \tag{29}
\]

### V. COMPARATIVE ANALYSIS OF BHMLI WITH CONVENTIONAL MLI TOPOLOGIES

The component count and conduction loss are the main concerns in MLI topologies. Therefore, a comparative analysis of the BHMLI with other classical topologies and binary cascaded H-bridge MLI are carried out, based on the number of components used. The conventional DCMLI, FCMLI and CHBMLI are considered. A binary hybrid CHBMLI with source ratio same as BHMLI is also included in the analysis. The comparison results are depicted in TABLE 2. The various MLIs are considered with the same output voltage levels. The BHMLI and CHB require isolated DC-sources, but comparing the power electronic switches, BHMLI has the least. Also, it reduces the burden of the pulse generation unit and also reduces the gate driver circuits. More than that, it reduces the conduction and switching losses. Besides, BHMLI does not require any clamping diodes or flying capacitors. Therefore, BHMLI is expected to give an efficient operation in SECS application.

### VI. CONTROL OF THE SYSTEM

Fig. 4 (a) shows a portion of steady state expected output voltage at \(+3V_1\) voltage level. The hBC switches \(S_{a1}, S_{a2}\) and \(S_{a3}'\) are turned ON along with H-bridge switches \(H_{a1}\) and \(H_{a2}\). During this level, \(V_1\) and \(V_2\) are turned ON and \(V_3\) is bypassed. According to equation (6), the hBC switch \(S_{a1}\) and \(S_{a3}'\) are rated at 1.1\(V_1\), \(S_{a2}\) and \(S_{a3}'\) are rated at 2.2\(V_1\), \(S_{a3}\) and \(S_{a3}'\) are rated at 4.4\(V_1\) and H-bridge switches at 7.7\(V_1\). Therefore, if a voltage transient appeared at \(t\) with magnitude \(+6V_1\) as depicted in Fig. 4 (b), hBC switches damages, and leads to overall system failure. Similar analysis can be carried out in current states also. Hence, a sophisticated, perfectly damped control algorithm is required to eliminate the overshoots and oscillations in voltages and currents at load side, grid side and PV side fluctuations. A DSOGI control reported for conventional two level inverter in [34], is implemented on the BHMLI for satisfactory SECS operation.

#### A. BHMLI CONTROL USING DAMPED SOGI

The PV power available at the BHMLI input is transferred to the utility side by the damped second-order generalized integral based control [34]. It is designed to deliver active power to the grid from solar PV panels and also mitigate harmonic as well as reactive power requirements of load and thereby keeping the grid power quality standards. The overall control block diagram is depicted in Fig. 5. The two-phase quantities are sensed from the three-phase three-wire system, and the third phase parameters are estimated to reduce the number of sensors. Two line-line grid voltages \(v_{sab}\) and \(v_{sbc}\), load currents \(i_{La}\) and \(i_{Lb}\) and the grid currents \(i_{sa}\) and \(i_{sb}\) are sensed.

The three-phase grid phase-voltages are estimated from line-voltages which are passed through individual bandpass filters tuned at 314 rad/s as,

\[
\begin{pmatrix}
v_{sa} \\
v_{sb} \\
v_{sc}
\end{pmatrix} = \frac{1}{3} \begin{pmatrix}
2 & 1 & 1 \\
-1 & 1 & -2
\end{pmatrix} \begin{pmatrix}
v_{sab} \\
v_{sbc}
\end{pmatrix} \tag{30}
\]

The load current and grid current os phase–\(c\) are estimated as,

\[
i_{lc} = -(i_{sa} + i_{sb}); \quad i_{lc} = -(i_{La} + i_{Lb}). \tag{31}
\]

The amplitude of average phase voltage is estimated as,

\[
V_l = \sqrt{(2/3)(V_{sa}^2 + V_{sb}^2 + V_{sc}^2)} \tag{32}
\]
The unit in-phase templates are generated from (30) and (32) as,
\[ u_{pa} = \frac{1}{3V_t}v_{sa}; \quad u_{pb} = \frac{1}{3V_t}v_{sb}; \quad u_{pc} = \frac{1}{3V_t}v_{sc}. \]  
(33)

The unit quadrature components are also estimated as,
\[
\begin{pmatrix}
  u_{qa} \\
  u_{qb} \\
  u_{qc}
\end{pmatrix}
= \frac{1}{2\sqrt{3}} \begin{pmatrix}
  -2u_{pb} + u_{pc} \\
  -3u_{pa} + u_{pb} - u_{pc} \\
  3u_{pa} + u_{pb} - u_{pc}
\end{pmatrix}
\]  
(34)

The intermediate DSOGI control signals are evaluated as [34],
\[
\begin{align*}
  i_{La1} &= i_{La} - i_{La6} \\
  i_{La2} &= \omega(k_{D}\Delta i_{La1} - i_{La3}) \\
  i_{La3} &= \int i_{La4} \\
  i_{La4} &= i_{La5} + i_{La3}\rho \\
  i_{La5} &= \int i_{La6} \\
  i_{La6} &= i_{La5} + i_{La5}
\end{align*}
\]  
(35-40)

The constants, \(k_{D}, k_{I}\) and \(\rho\) are calculated by Routh Hurwitz (RH) stability analysis of the control transfer function, and it is derived as,
\[
F_{DSOGI}(s + \rho) = \frac{\omega(s + \rho)}{(s + \rho)^2 + \omega^2}
\]  
(41)

where the Zero-order hold is transformed into \(\frac{1-e^{-\tau s}}{s}\) and the unit template of the sine wave is transformed to \(\frac{1}{s^2+1}\). Where \(\omega = 314\). Damping factor \(\rho\) is selected as 0.5. According to RH criterion of stability, The characteristic equation (CE) satisfy necessary conditions such as no missing terms and no sign changes. The stability analysis of the DSOGI controller is evaluated and compared with the traditional SOGI algorithm. It is found that the poles and zeros are aligned at the left-hand side of the imaginary axis in the pole-zero plot. As it is a frequency fixed tuning algorithm, the slight allowable variations in the grid frequencies are accommodated by spreading the bandwidth accordingly. Therefore, the selection of damping factor must be a trade-off between tuning capacity, speed of response, overshoot-damping and flexibility with frequency variation.

The performance of the DSOGI control algorithm for the fundamental load component extraction of load current at \(\omega = 314 \text{ rad/s}\) is evaluated by bode plot analysis, and it provides higher attenuation below and above \(\omega\). Hence, fine fundamental component tuning is ensured.

The fundamental load current component \(i_{Lfa}\) is passed through the sample and hold circuit, and it is triggered by the zero-crossing pulses of quadrature unit templates of grid voltage. The absolute value gives the active component of the load current. The total active load current component is evaluated as,
\[
i_{pL} = i_{pLa} + i_{pLb} + i_{pLc}
\]  
(42)

The reference of individual grid current amplitudes are estimated as,
\[
I_{r}^* = \frac{1}{3}(I_{pl}^* + I_{PV}^* - I_{pf}^*)
\]  
(43)

where, \(I_{PV}^*\) is the DC-link regulation output, derived as [32],
\[
I_{PV}^* = k_{pr}(V_{r}^- - V_{1avg}) + k_{ir}(V_{r}^- - V_{1avg})
\]  
(44)

\(k_{pr}, k_{ir}\) are the proportional and integral constants of PI controller. \(V_{r}^-\) is the reference DC-link voltage evaluated.
The reference grid currents are estimated as,

\[ I_{pf} = \frac{2P_{PV}}{3V_1} \]  
(46)

\( P_{PV} \) is the output PV power,

\[ P_{PV} = V_{PV} \times I_{PV} \]  
(47)

The reference grid currents are estimated as,

\[ i_{sa} = I_s^* \times u_{pa}; \quad i_{sb} = I_s^* \times u_{pb}; \quad i_{sc} = I_s^* \times u_{pc} \]  
(48)

It is compared with the sensed grid currents, and the error is passed through a current controller to produce three-phase inverter switching references \( i_{sae}^*, i_{sbe}^* \) and \( i_{sce}^* \) respectively. It is fed to gate pulse generation unit, and the BHMLI gate pulses are produced.

In order to calculate the switching angles of the MLI, \( \alpha_k \) is the \( k^{th} \) switching angle as shown in Fig. 2.

The selective harmonic elimination and other complicated switching angle calculation algorithms are not used here. Because, sometimes, the SECS is required to inject harmonics and reactive power to the PCC for the considered load. Seven carrier signals are used, and compared with the reference signal. Current references 1 to 7 are the constants with amplitudes 0.5 \( V_1 \), 1.5 \( V_1 \), 2.5 \( V_1 \), 3.5 \( V_1 \), 4.5 \( V_1 \), 5.5 \( V_1 \) and 6.5 \( V_1 \) respectively. The crossing point of reference signal and the carrier signal in the x-axis is evaluated using MATLAB Simulink relational operator. The corresponding switching pulses with angles \( \alpha_1 \) to \( \alpha_7 \) are fed into the respective switches (TABLE 1). This quarter wave switching pulse generation program is continued in the entire cycle, and it is the switching angle calculation method.

\section*{B. MPPT CONTROL}

The efficient PV power transfer is achieved in the SECS by using incremental conductance algorithm based MPPT controller. It is comparatively simple and fast [34]. Power drawn from the PV panel, \( P_{pv} \) is calculated by sensing PV voltage \( v_{pv} \) and PV current \( i_{pv} \) as given in (47).

\[ \text{At the maximum power point (MPP),} \]

\[ \frac{dP_{pv}}{dv}(\text{MPP}) = 0 = \frac{dV_{MP}}{dV_{PV}}(\text{MPP}) + \frac{i_{MP}}{V_{PV}} \]  
(49)

The conductance,

\[ g_{mmp} = \frac{|dV_{MP}|}{|dV_{PV}|}(\text{MPP}) = \frac{i_{MP}}{V_{MP}} \]  
(50)

The IC of PV is \( g_{ac} = \frac{|dV_{PV}|}{|dV_{PV}|} \). But, the PV absolute conductance, \( g_{DC} = \frac{V_{PV}}{P_{PV}} \) [34].

\section*{VII. SIMULATION RESULTS AND DISCUSSIONS}

The simulation analysis of this system is carried out in MATLAB/Simulink platform. The system parameters are depicted in Appendix A. The BHMLI generates 15-level output voltage waveforms, as shown in Fig. 6. The three-phase voltage output waveform of SECS has the peak voltage as 325 V, and the frequency is 50 Hz. The system is designed in a way that, the SECS supporting the nonlinear load demand, connected at the PCC and the remaining power is delivered to grid at rated insolation (1000 W/m²). Fig. 7 shows the waveforms of irradiation level \( I_{irr} \), PV output voltage \( V_{PV} \), PV output current \( I_{PV} \), output PV power \( P_{PV} \), three-phase grid voltages \( v_{P} \), grid currents \( i_{P} \), load currents \( i_{L} \) and SECS currents \( i_{SECS} \) at various operating conditions in single frame, and the detailing is as follows.

\section*{A. STEADY STATE OPERATION OF SECS WITH BALANCED NONLINEAR LOAD AT CONSTANT IRRADIATION}

The steady-state behaviour of the SECS is analysed with applying a balanced nonlinear load at the PCC. The irradiation level is kept at 1000 W/m², and the waveforms are depicted before 1.98 s of Fig. 7. SECS feeding power to load and the grid. Therefore, the grid currents are 180° out-of-phase from the phase-voltages. One can witness that the grid currents are maintained sinusoidal and balanced. Therefore, the steady-state operation of SECS is found to be satisfactory.

\section*{B. DYNAMIC PERFORMANCE OF SECS WITH UNBALANCED LOAD CONDITION}

A load unbalance introduced by throw-off of the lad at phase-\( a \) at 1.98 s as shown in Fig. 7. During this, load transition, \( P_{PV} \) remains constant. Therefore, the balanced...
grid currents are increased. The load single-phasing is made ineffective in the grid by unbalanced operation of SECS; therefore, \( i_{SECS} \) are unbalanced. The grid current increases suddenly and attains the steady-state within a cycle duration. The sudden load removal does not create any overshoots and oscillations in any part of the system, and it validates the effect of the damped controller. The fast, steady-state achievement of the system parameters are also witnessed in this analysis. Similar satisfactory performance is also observed during load restoration at 2.15 s. Moreover, the grid currents and voltages are balanced and sinusoidal.

C. PERFORMANCE OF SECS UNDER VARIABLE IRRADIATIONS

The irradiation level is changed to observe the system behaviour. For that, at 2.05 s, the solar irradiation is reduced from 1000 to 500 W/m\(^2\). It affects \( V_{PV} \), but it maintained nearly constant. \( I_{PV} \) reduced to nearly half, and therefore, it is reflected in \( P_{PV} \). The insolation variation with unbalanced load reduces the SECS output, and it is witnessed in the waveforms of \( i_{SECS} \). As the grid is accepting power from SECS, it also reduced and settled nearly half of the rated. One can witness it in \( i_i \). Further, the irradiation is reduced to zero-level to examine the system performance at unbalanced load at 2.1 s, as shown in Fig. 7. AS \( I_{r} \) reaches zero, \( I_{PV} \) is reduced to zero, but there is a small value \( V_{PV} \) can be observed due to charged capacitor \( C_{PV} \). \( P_{PV} \) becomes zero, instantly, and it reflected in \( i_{SECS} \). It fails to mitigate the active demand of unbalanced nonlinear load, and it is drawn from the grid. During these transitions, the system performance is satisfactory, and the speed of steady-state attainment is also found satisfactory. Moreover, during the unbalanced, zero-insolation condition, the SECS performs as an active shunt filter and provides balanced sinusoidal and in-phase grid currents with the respective phase-voltages.

The harmonic analysis of the system parameters is depicted in Fig. 8. Fig. 8 (a) shows the harmonic spectrum of load current, and the THD is 24.3 % with 7.52 A fundamental amplitude. The current injected to the grid from the SECS has a THD of 1.3 % with amplitude 50.8 A fundamental as shown in Fig. 8 (b). The grid current and voltage harmonic magnitudes are maintained within the IEEE-519 standard. Therefore, the theoretical claim of the BHMLI based grid-connected SECS for power quality improvement is validated.

As a summary, the simulation analysis of the system provides satisfactory steady-state and dynamic performances at various load and irradiation conditions.

VIII. EXPERIMENTAL VALIDATION

A hardware prototype of the solar energy conversion system is developed in the laboratory with 5 kW, 400 V, 50 Hz three-phase grid-connected solar energy conversion system. SECS provides active power to the grid after meeting the load demands. The 15-level BHMLI is developed by using IGBT switches with protection driver., and the DSOGI and MPPT controls are realized by using dSPACE Micro Lab Box-1202. The waveforms are observed in digital storage oscilloscope (DSO), scope meter and power quality (PQ) analyzer. The design values of the system parameters are depicted in Appendix B.

The BHMLI output voltage waveforms of the experimental set are depicted in Fig. 9. The uni-polar output voltage waveform at the H-bridge input \( V_{Ha} \) is shown in Fig. 9 (a) and the fifteen level output voltage waveform is depicted in Fig. 9 (b). The performance of SECS is analyzed for various load side and irradiation variations, and the results are depicted in the following sub-sections.
A. INTERMEDIATE SIGNALS OF DSOGI BASED GRID CONTROL

The intermediate signals of the DSOGI based control algorithm with a nonlinear load is shown in Fig. 10. The load current waveform $i_{La}$, the derived signals $i_{La1}$, $i_{La2}$ and $i_{La3}$ are given in Fig. 10 (a). Fig. 10 (b) depicts the waveforms of $i_{La4}$, $i_{La5}$, $i_{La6}$ and $i_{La7}$. The grid voltage $V_{sa}$, load current $i_{La}$, grid current reference $i_{sa}^*$ and the actual grid current $i_{sa}$ are shown in Fig. 10 (c). From the figures, one can witness the sinusoidal fundamental grid current reference $i_{sa}^*$, with same phase that of $v_{sa}$.

B. STEADY STATE PERFORMANCE OF SECS WITH LINEAR BALANCED LOAD

At constant irradiation and a balanced linear local load, the performance of SECS is analyzed, and the results are depicted in Fig. 11. The SECS delivers 4.82 kW active power, and the load draws 2.7 kW. The remaining power is fed to the grid without altering the grid power qualities. The voltage and current waveforms of the grid during the SECS operation is expressed in Fig. 11 (a). Fig. 11 (b) shows the linear load current of phase $−a$ and the SECS current waveform is in Fig. 11 (c). The three-phase power injected to the grid by the SECS is shown in Fig. 11 (d). Load power is displayed in Fig. 11 (e), and Fig. 11 (f) demonstrate the SECS power. From these test results, it is clear that the performance of SECS with a linear balanced load is found satisfactory. Moreover, it keeps the grid power quality standards.

C. PERFORMANCE OF SECS WITH LINEAR UNBALANCED LOAD

Fig. 12 exhibits the test results of the system under linear unbalanced loads. It is clear in Figs. 12 (a)-(c) that the...
three-phase grid currents are balanced and sinusoidal stable under unbalanced load condition. The load current waveforms are depicted in Figs. 12 (d)-(f). The load unbalance realized by disconnecting one of the load phases. The unbalanced operation of the SECS for grid current balancing is achieved, and the waveforms are shown in Figs. 12 (g)-(i). The three-phase balanced, active power is injected to the grid at unity power factor, and zero reactive power is explored in Fig. 12 (j). The single-phase load power is given in Fig. 12 (k) and the grid current harmonics limit is within the IEEE-519 standard [40], as witnessed in Fig. 12 (l). Therefore, the performance of the system at the unbalanced load condition is verified.

**D. PERFORMANCE OF SECS UNDER BALANCED NON-LINEAR LOAD**

The test results of SECS at balanced non-linear load condition are depicted in Fig. 13. Figs. 13 (a)-(c) show the waveforms of $v_{sab}$ with $i_{sa}$, $i_{La}$ and $i_{SECS}$. It is realized that the grid current is sinusoidal and in phase with the grid voltage. The three-phase grid power, load power and SECS power are shown in Figs. 13 (d)-(f). It shows the unity power factor operation in grid power. SECS delivers power to the grid and the non-linear load. Figs. 13 (g)-(i) depict the harmonic spectra of $i_{sa}$, $i_{La}$ and $v_{sab}$. From the results, it is clear that the SECS mitigates the non-linear load with 24.7 % THD and the grid current and voltage THDs are maintained within the IEEE-519 standards [40].

**E. PERFORMANCE OF SECS WITH NON-LINEAR UNBALANCED LOAD**

Fig. 14 exhibits the performance results of SECS under non-linear unbalanced loads. It is clear in Figs. 14 (a)-(c) that the three-phase grid currents are balanced, sinusoidal and steady at non-linear unbalanced load. The load current waveforms are depicted in Figs. 14 (d)-(f). The three-phase load unbalancing is realized by opening one of the load phases. The unbalanced operation of the SECS for grid current balancing is visualized in Figs. 14 (g)-(i). The three-phase balanced, active power injected to the grid at a unity power factor, as shown in Fig. 14 (j). The single-phase load power is given in Fig. 14 (k) and the grid THD is within the five percentage limit [40], as shown in Fig. 14 (l).

**F. PERFORMANCE OF SIMO-SEPIC**

The Solar PV field is directly coupled to the SEPIC converter, which is controlled for tracking MPP. The three isolated DC outputs voltages and currents of the SEPIC $V_1$, $I_1$, $V_2$, $I_2$, $V_3$ and $I_3$ are shown in Figs. 15 (a)-(c). Individual output power through the output ports of SIMO-SEPIC $P_1$, $P_2$ and $P_3$ are shown in Figs. 15 (d)-(f). The PV output voltage and current waveforms $V_{PV}$ and $I_{PV}$ are depicted in Fig. 15 (g), and power is shown in Fig. 15 (h).
G. DYNAMIC PERFORMANCE OF SECS UNDER SUDDEN IRRADIATION VARIATIONS

The performance of SECS is tested at sudden insolation variations, and the results with waveforms of $V_{PV}$, $I_{PV}$, $V_1$, $V_2$, $V_{sa}$, $i_{sa}$, $i_{sb}$ and $i_{sc}$ are shown in Fig. 16. The sudden irradiation fall with constant load condition reduces the PV power, and the corresponding dip is visible in $I_{PV}$. But the SIMO-SEPIC output voltages $V_1$ and $V_2$ are maintained nearly constant, which is presented in Fig. 16 (a). The reduction in three-phase balanced grid current injection is witnessed along with the grid voltage $V_{sa}$ in Fig. 16 (b). The test of SECS with sudden irradiation rise is carried out, and the corresponding variations are shown in Fig. 16(c). As the PV power increases with irradiation rise, the increment in the three-phase balanced grid current is visible in Fig. 16 (d). Therefore, during sudden irradiation variations, the DC-link voltage is maintained at steady, and the overshoots and oscillations in grid parameters are eliminated, it also counted as the merit of SIMO-SEPIC controlled by IC-MPPT.

H. DYNAMIC PERFORMANCE OF SECS AT SUDDEN LOAD VARIATIONS

The dynamic behaviour of SECS with a sudden load variation is tested and the waveforms of $V_{sa}$, $i_{La}$, $i_{Lb}$ and $i_{Lc}$, $i_{sa}$, $i_{sb}$ and $i_{sc}$ are depicted in Fig. 17. One phase of the three-phase nonlinear is disconnected suddenly, and the load current waveforms with a grid phase-voltage are shown in Fig. 17 (a). With sudden load single phasing, load-power is dropped. Then that much power is injected to the grid. One can witness a balanced and in-phase grid currents and its variations in Fig. 17 (b). The waveforms of sudden load restoration with a grid phase-voltage are shown in Fig. 17 (c) and the corresponding grid power decrement is visible in Fig. 17 (d). During the transient conditions, the SECS operation is found to be satisfactory, and the peak overshoots are eliminated without compromising the speed of operation by the control algorithm. It is the evidence of damped SOGI performance in BHMLI for component safety.

The photograph with descriptions of the experimental setup developed in the laboratory is shown in Fig. 18. A dSPACE Micro-Lab-Box is used for realizing the control part, and it is marked as 1 in Fig. 18. 2 is a solar array simulator with 10 kW capacity, it has seven individual panels, 3 is digital storage oscilloscope, used to evaluate the gate pulses and internal control signals. The dSPACE is controlled through a MATLAB interfacing PC, which is marked as 4. 5 is a multimeter, 6 is the power supply for the switch protection driver and 7, 14 and 15 are the IGBT modules, which is the
C. M. N. Mukundan et al.: BHMLI-Based Grid Integrated SECS With DSOGI Control

FIGURE 17. Dynamic behavior of SECS at sudden load variations (a)-(b) sudden load unbalancing (c)-(d) load balancing, waveforms of $v_{sa}$, $i_{La}$, $i_{Lb}$, $i_{Lc}$, $i_{sa}$, $i_{sb}$ and $i_{sc}$.

FIGURE 18. Experimental setup of the grid connected SECS 1. dSPACE micro-lab box 2. solar array simulator 3. DSO 4. dSPACE controlling PC 5. DC-link monitor 6. supply for protection driver 7. H-bridges 8. three-phase grid 9. PQ analyzer 10. power logger 11. scope meter 12. multi winding transformer 13. gate driver circuit 14. H-bridges and hBCs 15. hBC 16-18. nonlinear load and DC side impedance 19-20. linear RL load 21. interfacing inductors 22. RC ripple filter 23. voltage sensors 24. current sensors 25. supply unit for sensors.

IX. CONCLUSION

A grid-connected solar energy conversion system, based on a binary hybrid multilevel inverter is designed and tested in this literature. The fifteen-level BHMLI is realized by ten semiconductor switches and three binary weighted isolated DC-sources. The advantages of the reduced component count, reduced device rating and lower switching frequency are validated in this work. The acceptability of damped SOGI control in BHMLI for eliminating the overshoots and oscillations during load side fluctuations are tested and found satisfactory. Therefore, the low rated components are made safer in the adverse operating conditions. The single input multiple output SEPICs in each phase, connected to the common PV field realizes a balanced power transfer to the grid. It also provided the isolated DC-sources for BHMLI operation and stabilized the DC-link voltages during sudden PV output variations. Moreover, it achieves a fast, maximum power point tracking during the dynamic insolation variations by using incremental conductance algorithm. The extensive analysis in the experimental setup proves the satisfactory SECS integration to the grid during adverse operating conditions. It mitigates the harmonic demand and active power of load and validates the shunt achieve filter functionality during the entire operation. A balanced, sinusoidal and in-phase grid currents are achieved, at dynamic load and PV variations. Therefore, SECS operation maintains the grid power quality within the IEEE-519 standard.

APPENDIXES

APPENDIX A

DSOGI control: $\omega = 314$ rad/s; $k_D = 1.4$; $k_1 = 1.2$; $\rho = 0.42$

Simulation parameters:
Grid: Three-phase, 50 Hz, 400 V

part of BHMLI. 8 is the three-phase autotransformer, used as distribution grid. 9 and 10 are power quality analyzer and power logger, used to evaluate the grid power quality and parameter readings. 11 is a scope meter with isolated channels used to catch the dynamic performance of the system. 12 is the SIMO-SEPIC DC-DC converter with isolating transformer and 13 is the optocoupler driver circuits for the gate pulses. 16 is an uncontrolled diode bridge rectifier used as a nonlinear load in the experiment, and 17 and 18 are the variable resistive and inductive loads connected at the DC-side of the rectifier. 19 and 20 are the variable inductive and resistive load used as a linear load. 21 is the interfacing inductor, 22 is the RC ripple filter connected at the PCC, 23 and 24 are the voltage and current sensors used for the control, and its supply unit is in 25.
PV: $V_{ac} = 700 \text{ V}; I_{ac} = 60 \text{ A}; P_{MPP} = 28 \text{ kW (at 1000 W/m}^2\text{ insulation)}$ and 14 kW (at 500 W/m$^2$ insulation)

SECS: $L_1 = 6 \text{ mH}; C_{PV} = 2200 \mu\text{F}; V_{DCmin} = 650 \text{ V}$

SIMO-SEPIC: $L_a = 3.2 \text{ mH}; C_a = 10 \mu\text{F}; L_m = 2 \text{ mH}$; $f_{fs} = 10 \text{ kHz}$

BHM LI: $V_1 = 75 \text{ V}; V_2 = 150 \text{ V}; V_3 = 300 \text{ V}$

$C_1 = 47 \mu\text{F}; C_2 = 33 \mu\text{F}; C_3 = 22 \mu\text{F}$

RC ripple filter: $R_f = 10 \Omega; C_f = 10 \mu\text{F}$

Load: Three-phase diode bridge rectifier load with 10.48 $\Omega$ DC-side impedance.

**APPENDIX B**

Hardware parameters:

Grid: Three-phase, 50 Hz, 400 V.

PV: $V_{ac} = 600 \text{ V}; I_{ac} = 15 \text{ A}; P_{MPP} = 5 \text{ kW}$

SECS: $L_1 = 6 \text{ mH}; C_{PV} = 2200 \mu\text{F}; V_{DCmin} = 650 \text{ V}$

SIMO-SEPIC: $L_a = 4 \text{ mH}; C_a = 10 \mu\text{F}; L_m = 36 \text{ mH}$; $f_{fs} = 8 \text{ kHz}$

BHM LI: $V_1 = 60 \text{ V}; V_2 = 120 \text{ V}; V_3 = 240 \text{ V}$

$C_1 = 47 \mu\text{F}; C_2 = 33 \mu\text{F}; C_3 = 22 \mu\text{F}$

RC ripple filter: $R_f = 10 \Omega; C_f = 10 \mu\text{F}$

Load: Linear reactive 65 $\Omega$ impedance per phase and nonlinear three-phase diode bridge rectifier with 150 $\Omega$ DC-side impedance.

**ACKNOWLEDGMENT**

The authors would like to express their sincere gratitude to the Centre of Excellence in Systems Energy and Environment (CESEE), Government College of Engineering, Kannur, Kerala, India, and Renewable Energy Research Lab, College of Engineering, Prince Sultan University, Riyadh, Saudi Arabia for providing technical inputs.

**REFERENCES**

[1] REN21. (2018). *Renewables 2018: Global Status Report (GRS).* [Online]. Available: http://www.ren21.net/

[2] L. Zhang, F. Jiang, D. D. Xu, K. Sun, Y. Hao, and T. Zhang, “Two-stage transformer-less dual-back PV grid-connected inverters with high efficiency,” *Chin. J. Elect. Eng.*, vol. 4, no. 2, pp. 36–42, Jun. 2018.

[3] J.-S. Kim, J.-M. Kwon, and B.-H. Kwon, “High-efficiency two-stage three-level grid-connected photovoltaic inverter,” *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2368–2377, Mar. 2018.

[4] Y. Wang and F. Wang, “Novel three-phase three-level-stacked neutral point clamped grid-tied solar inverter with a split-phase controller,” *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2856–2866, Jun. 2013.

[5] T. Jin, H. Wei, D. L. M. Nzonzo, and Y. Zhang, “Model predictive control strategy for NPC grid-connected inverters in unbalanced grids,” *Electron. Lett.*, vol. 52, no. 14, pp. 1248–1250, Jul. 2016.

[6] K. Hemici, A. Zegaoui, A. A. Bokhtache, M. O. Mahmoudi, and M. Aillerie, “Three-phases Flying-capacitor multilevel inverter with proportional natural PWM control,” *Int. J. Elect. Power Energy Syst.*, vol. 49, pp. 322–332, Jul. 2013.

[7] C. M. Nirmal Mukundan and P. Jayaprakash, “Solar PV fed cascaded H-bridge multilevel inverter and SIMO-SEPIC based MPPT controller for 3-phase grid connected system with power quality improvement,” in *Proc. Nat. Power Electron. Conf. (NPEC)*, Pune, India, 2017, pp. 106–111.
[29] A. K. Podder, N. K. Roy, and H. R. Pota, “MPPT methods for solar PV systems: A critical review based on tracking nature,” IET Renew. Power Gener., vol. 13, no. 10, pp. 1615–1632, Jul. 2019.

[30] N. Kumar, I. Hussain, B. Singh, and B. K. Panigrahi, “Self-adaptive incremental conductance algorithm for swift and ripple-free maximum power harvesting from PV array,” IEEE Trans. Ind. Informat., vol. 14, no. 5, pp. 2031–2041, May 2018.

[31] N. Arab, B. Kedjar, A. Javadi, and K. Al-Haddad, “A multifunctional single-phase grid-integrated residential solar PV systems based on LQR control,” IEEE Trans. Ind. Appl., vol. 55, no. 2, pp. 2099–2109, Mar. 2019.

[32] A. Bag, I. National Institute of TechnologyRourkela, B. Subudhi, P. K. Ray, I. National Institute of TechnologyRourkela, and I. National Institute of TechnologyRourkela, “An adaptive sliding mode control scheme for grid integration of a PV system,” CPSS Trans. Power Electron. Appl., vol. 3, no. 4, pp. 362–371, Dec. 2018.

[33] D. Janik, T. Talla, T. Komrska, and Z. Peroutka, “Optimization of SOGI PLL for single-phase converter control systems: Second order generalized integrator (SOGI),” in Proc. Int. Conf. Appl. Electron., Pilsen, Czech Republic, 2013, pp. 1–4.

[34] B. Singh, S. Kumar, and C. Jain, “Damped-SOGI-based control algorithm for solar PV power generating system,” IEEE Trans. Ind. Appl., vol. 53, no. 3, pp. 1780–1788, May 2017.

[35] J. Ebrahimzadeh, E. Babaie, and G. B. Gharehpetian, “A new multilevel converter topology with reduced number of power electronic components,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 655–667, Feb. 2012.

[36] K. K. Gupta and S. Jain, “A novel multilevel inverter based on switched DC sources,” IEEE Trans. Ind. Electron., vol. 61, no. 7, pp. 3269–3278, Jul. 2014.

[37] S.-A. Amanam, K. Meghrir, A. Cherif, and B. Francois, “Multilevel inverter topology for renewable energy grid integration,” IEEE Trans. Ind. Electron., vol. 64, no. 11, pp. 8855–8866, Nov. 2017.

[38] M. H. Rashid, Power Electronics: Circuits, Devices & Applications, 3rd ed. Upper Saddle River, NJ, USA: Prentice-Hall, 2004, p. 420.

[39] B. Singh, A. Chandra, and K. Al-Haddad, Power Quality: Problems and Mitigation Techniques. London, U.K.: Wiley, 2015.

[40] IEEE Recommended Practice and requirements for Harmonic Control in Electric Power Systems, IEEE Standard 519, 2014.

**C. M. NIRMAL MUKUNDAN** (Member, IEEE) was born in Mala Village, Thrissur, Kerala, India, in 1991. He received the B.Tech. degree in electrical and electronics engineering from the Government Engineering College, Iduliki, Mahatma Gandhi University, Kerala, in 2013, and the M.Tech. degree in power electronics and drives from the Government College of Engineering, Kannur, Kannur University, Kerala, in 2016. He is currently pursuing the Ph.D. degree with the Government College of Engineering, Kannur, A. P. J. Abdul Kalam Technological University, Kerala. His research interests include power quality, power electronics, renewable energy, power systems, electric vehicles, multilevel inverters, and smart grid and its applications. He is also a member of the IEEE Power Electronics, Industrial Application and Power and Energy societies, and Young Professionals. He is also a Reviewer Member of various international journals and conferences, including the IEEE and IET.

**P. JAYAPRAKASH** (Senior Member, IEEE) was born in Payyanur, India. He received the B.Tech. degree in electrical and electronics engineering from the University of Calicut, India, in 1996, and the M.Tech. degree in energy studies and the Ph.D. degree from the Indian Institute of Technology, Delhi, New Delhi, India, in 2003 and 2009, respectively. He has worked as Research Associate with the Integrated Rural Technology Centre, Palakkad, and as an Engineer with National Hydro Electric Power Corporation, Faridabad, India, from 1997 to 1998. He joined the Department, in 1999, and became an Associate Professor, in 2009. He has worked with Technical University, Dresden, Germany, for one year under DAAD scheme, in 2003. He is currently a Professor with the Department of Electrical and Electronics Engineering, Government College of Engineering, Kannur, Kerala, India. His research interests include power quality, power electronics applications to power systems, and renewable energy.

Dr. Jayaprakash is a Life Member of the Indian Society for Technical Education (ISTE). He has a teaching experience of 15 years. He is serving as a Reviewer for many IEEE and IET Transactions and conferences. He is also serving as an Advisor for the IEEE IAS Chapter, Government College of Engineering, Kannur. He has 18 journal publications and about 60 conference proceedings of reputed national/international conferences.

**UMASHANKAR SUBRAMANIAM** (Senior Member, IEEE) worked as an Associate Professor, the Head of the VIT Vellore, a Senior R&D, and a Senior Application Engineer in the field of power electronics, renewable energy, and electrical drives. He is currently with the Renewable Energy Lab, College of Engineering, Prince Sultan University, Saudi Arabia. He has more than 15 years of teaching, research, and industrial R&D experience. He has published more than 250 research articles in national and international journals and conferences. He has also authored/coauthored/contributed 12 books/chapters and 12 technical articles on power electronics applications in renewable energy and allied areas.

He is a member of IACSIT, IDES, and ISTE. He was an Executive Member, from 2014 to 2016 and the Vice Chair of the IEEE MAS Young Professional, from 2017 to 2019, by the IEEE Madras Section. He received Danfoss Innovator Award-Mentor, from 2014 to 2015 and 2017 to 2018, the Research Award from VIT University, from 2013 to 2018. He has taken charge as the Vice Chair the IEEE Madras Section and the Chair the IEEE Student Activities, from 2018 to 2019. He is an Editor of Helion and an Elsevier journal. He also received the INAE Summer Research Fellowship, in 2014. Under his guidance, 24 P.G. students and more than 25 U.G. Students completed the senior design project work. Also, six Ph.D. scholars completed Doctoral thesis as a Research Associate. He is also involved in collaborative research projects with various international and national level organizations and research institutions.

**DHAFAI ALMAKHLIS** (Senior Member, IEEE) received the B.E. degree in electrical engineering from the King Faisal University of Petroleum and Minerals (KFUPM), Dhahran, Saudi Arabia, in 2006, and the master’s degree (Hons.) and the Ph.D. degree from The University of Auckland, New Zealand, in 2011 and 2016, respectively. Since 2016, he has been with Prince Sultan University, Saudi Arabia. He is currently an Assistant Professor with the Department of Communications and Networks Engineering. He is also serving as the Director of the Science and Technology Unit and the Leader of the Renewable Energy Laboratory, PSU. He has authored many published articles in the area of control systems. His research interests include the hardware implementation of control theory, signal processing, networked control systems, nonlinear control design, unmanned aerial vehicle (UAV), and renewable energy. He has served as a Reviewer for many journals, including the IEEE TRANSACTIONS ON FUZZY SYSTEMS, the IEEE TRANSACTIONS ON CONTROL OF NETWORK SYSTEMS, the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, the IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, and the IEEE CONTROL SYSTEMS LETTERS, and the International Journal of Control.