Research Journal of Applied Sciences, Engineering and Technology 5(8): 2565-2568, 2013
DOI:10.19026/rjaset.5.4697
ISSN: 2040-7459; e-ISSN: 2040-7467
© 2013 Maxwell Scientific Publication Corp.
Submitted: August 07, 2012                        Accepted: September 03, 2012 Published: March 15, 2013

Corresponding Author:
Mamun Bin IbneReaz, Department of Electrical, Electronic and Systems Engineering Universiti Kebangsaan Malaysia, 43600 UKM Bangi, Selangor, Malaysia
This work is licensed under a Creative Commons Attribution 4.0 International License (URL: http://creativecommons.org/licenses/by/4.0/).

2565

Research Article

Design of an 8-cell Dual Port SRAM in 0.18-µm CMOS Technology

Mohammad Mahdi Ariannejad, Mamun Bin IbneReaz, Md. Syedul Amin and F.H. Hashim
Department of Electrical, Electronic and Systems Engineering Universiti Kebangsaan Malaysia, 43600 UKM Bangi, Selangor, Malaysia

Abstract: Low power and low area Static Random Access Memory (SRAM) is essential for System on Chip (SoC) technology. Dual-Port (DP) SRAM greatly reduces the power consumption by full current-mode techniques for read/write operation and the area by using Single-Port (SP) cell. An 8 bit DP-SRAM is proposed in this study. Negative bit-line technique during write has been utilized for write-assist solutions. Negative voltage is generated on-chip using capacitive coupling. The proposed circuit design topology does not affect the read operation for bit interleaved architectures enabling high-speed operation. Designed in 0.18-µm CMOS process, the area is only 1.2 times of the SP-SRAM and its power is 1.3 times of the SP-SRAM when the two ports simultaneously work at the same frequency. Simulation results and comparative study of the present scheme with state-of-the-art conventional schemes proposed in the literature for 45 nm CMOS technology show that the proposed scheme is superior in terms of process-variations impact, area overhead, timings and dynamic power consumption. The proposed negative bit-line technique can be used to improve the write ability of 6 T Single-Port (SP) as well as 8 T DP and other multiport SRAM cells.

Keywords: Demultiplexer, memory cell, negative bit-line, SRAM, tri-state buffer

INTRODUCTION

Portable computing and communication devices demand high-speed computation and complex functionality with low power consumption (Akter et al., 2008a, b; Reaz et al., 2007a, b; Marufuzzaman et al., 2010; Reaz et al., 2003; Reaz et al., 2005; Kaur and Noor, 2012). The emerging market for portable SoCs demand low power SRAM without paying the price of speed reduction. The main factor used for power reduction is the supply voltage reduction (Reaz et al., 2007a, b; Marufuzzaman et al., 2010; Reaz et al., 2003; Reaz et al., 2005; Kaur and Noor, 2012). The emerging market for portable SoCs demand low power SRAM without paying the price of speed reduction. The main factor used for power reduction is the supply voltage reduction (Reaz et al., 2006; Reaz and Wei, 2004; Mohd-Yasin et al., 2004; Mogaki et al., 2007). Two major design trends to reduce the supply voltage while keeping good speed performances. The first is to have a low Threshold Voltage (VT), to achieve the good speed and the second is to use a boosted word line scheme (decreasing the memory cell access time) (Elmasry, 2000). These techniques are costly in term of process and design.

High speed, low power and compatibility with standard technology SRAM are essential for System on Chip (SoC) technology. An 8 bit DP-SRAM is proposed in this study utilizing the Negative bit-line technique. In the design consideration, various types of designs are discussed. First a 6 T-SRAM (1 WR) and two types of 8 T-SRAM cell (2 WR 1 W1R) are discussed. Thereafter, the (1 W1 R) cell principle with external unit is explained and SNM sensitivity and the write/read operations time of 1 WR 1 W1 R cell are compared. Then the methodology is followed by Result and Discussion section and finally the study is concluded.

DESIGN CONSIDERATION

A conventional SRAM cell consisting of six transistors, two nMOS transistors as transfer devices, two pull-up pMOS transistors and two pull-down nMOS transistors is shown in Fig. 1, 2 and 3 (Elmasry, 2000). The single-port SRAM has one set of address and data interface. So, at the same time SRAM do either read-operation or write-operation, that is why its operation is often denoted as “1WR”. However, Fig. 2 is two write-read (2WR) type of 8T-SRAM memory cell which has similar structure with the standard single-port SRAM. But it has two sets of data and address paths. So, this is a dual-port memory cell. Each address and data path can complete the write and read operation independently.

Figure 3 is also a DP storage cell, which still have 2 sets of address and data paths, but one of the ports do write operation only and the other do read operation only(1W1R). In these 2 types of 8T-SRAM, the 2WR type of memory cell can also operate as a 1W1R, but
the 1W1R type of memory cell cannot operate as a 2WR cell. As such, the 2 WR cell has more accessflexibility than 1W1R cell. Required by many SoC designs, 1WR SRAM is mainly used to store instructions. Besides, memory cell can also be used in transfer registers and general purpose registers, where the memory with one write port and one read port is needed only. So, the structure showed in Fig. 3 is the best option and use'in the system proposed by Kai-ji et al. (2010) and Nii et al. (2009). As there are three kinds of DP SRAMs, we handle the conventional 8T SRAM, 10T SRAM with a single-end read port and 10T SRAM with differential read ports.

Soft errors and Single Event Upsets (SEU) are common problem in memory circuits. SEU occurs when a charged particle strikes a sensitive node and flips the state of the SRAM cell from 0 to 1 and vice versa, causing a soft error. Current research suggests that the average rate of failure for complex chips may be in excess of four errors per year (Roche and Gasiot, 2005). There have been many solutions to increase the level of soft error protection of the SRAM cell. Protection method is an effective method which uses capacitors in SRAM cells to absorb the excessive charge (Artola et al., 2011). Although they provide sufficient protection, they adversely affect the cell performance also.

The complementary data bits which are stored in a SRAM cell are latched by a pair of back-to-back inverters. Therefore, these data do not need to be refreshed. On the other hand, data that is stored in one transistor, one capacitor DRAM cell gets degraded over a period of time due to charge leakage. Therefore, for any high-speed operation, especially when the required memory density is low, SRAM memory is always the memory of choice. The advantage of using 2 DP arrays is that once the data is written into the memory, the data can be accessed from either port. For example, data that is written into the first array RAM-A in a first word line W1 can be accessed from either the left or right port of the array for a read operation. In order not to disturb the unselected cells, in each cycle only one word line of the dual-port array is activated.

The 10T SRAM with a single-end read port is the best as a dual-port SRAM in a 45-nm process technology. Although the conventional 8T SRAM has the least transistor count and is the most area efficient, the readout power becomes large and the cycle time increases due to the keeper circuits on the read bit lines. The 10T differential-port SRAM can operate fastest. In terms of the power efficiency, however, even if the sense point is set to 50 mV, most cells sink the bit line more than 50 mV, which leads to the power overhead. As a result, the 10T single-end SRAM always consumes the lowest readout power of the three.

**METHODOLOGY**

An 8 bit DP-SRAM is proposed in this study. Negative bit-line technique during write has been utilized for write-assist solutions. Negative voltage is generated on-chip using capacitive coupling. The proposed circuit design topology does not affect the read operation for bit interleaved architectures enabling high-speed operation. The schematic diagram of the proposed DP SRAM is shown in Fig. 4. This design consists of 8 inverting latches and 8 tri-state buffers and 2 De-multiplexer. It has separate control signals for
Fig. 4: The circuit diagram of the proposed 8-Cell SRAM

Table 1: Comparison of cell area and rectangle size between 6T, dual port 8T and logic ruled

| SP: 6T-cell | DP: 8T-cell (this work) | DP: 8T-cell (logic-ruled) |
|-------------|-------------------------|--------------------------|
| Rectangle size (µm²) | 1.74×0.72 | 2.84×0.72 | 2.58×1.14 |
| Cell area (µm²) | 1.2528 | 2.0448 | 2.9412 |
| Ratio | 1 | 1.63 | 2.35 |

read and write addresses. This allows for simultaneous read/write operations.

**RESULTS AND DISCUSSION**

In the 8T SRAM, an access time is a period from a time at which an RWL rises to VDD/2 to a time at which an output of the sense amplifier is charged up to VDD/2. In the 10T-S SRAM, an access time is a longer one: a period from a time at which a read word line (RWL) rises to VDD/2 to a time at which an output of the sense amplifier is charged up to VDD/2, or a period from a time at which an RWL rises up to VDD/2 to a time that an output of the sense amplifier is discharged down to VDD/2.

In the 10T-D SRAM, an access time is a period from a time at which an RWL rises to VDD/2 to a time at which a differential voltage between an RBL and /RBL is expanded to 50 mV, 100 mV or 200 mV. In all the SRAMs, the worst cell with the worst threshold-voltage variation determines the delay. In particular, in the 10T-D SRAM, even if the sense point is set to 50 mV, most cells sink the bit line more than 50mV. A comparisons study of Cell area and Rectangle size between 6T and dual port 8T and logic ruled for 8T-cell is shown in Table 1. The proposed low voltage 8-cell SRAM layout is designed in CEDEC 0.18-µm CMOS process and shown in Fig. 5. The write and read time is a little longer than 6T-SRAM. 1W1R memory has significantly degrades the static noise margin than 6T-SRAM and the read-operation does not need the
pre-charge of the bit-line. 8T-SRAM can provide better stabilization, high speed and low power than 6T-SRAM.

CONCLUSION

A new CMOS buffer has been proposed which has no short-circuit power consumption. The output pull-up and pull-down transistors are driven by separate driving stages which ensure pull-up and pull-down transistors do not turn on simultaneously. The Dual port SRAM has ability to simultaneously read and write different memory cells at different addresses. The proposed negative bit-line technique can be used to improve the write ability of 6T Single-Port (SP) as well as 8T DP and other multiport SRAM cells.

REFERENCES

Akter, M., M.B.I. Reaz, F. Mohd-Yasin and F. Choong, 2008a. A modified-set partitioning in hierarchical trees algorithm for real-time image compression. J. Commun. Technol. El., 53(6): 642-650.

Akter, M., M.B.I. Reaz, F. Mohd-Yasin and F. Choong, 2008b. Hardware implementations of an image compressor for mobile communications. J. Commun. Technol. El., 53(8): 899-910.

Artola, L., G. Hubert, K.M. Warren, M. Gaillardin, R.D. Schrimpf, R.A. Reed, R.A. Weller, J.R. Ahlbin, P. Paillet, M. Raine, S. Girard, S. Duzellier, L.W. Massengill and F. Bezerra, 2011. SEU prediction from SET modeling using multi-node collection in bulk transistors and SRAMs down to the 65 nm technology node. IEEE T. Nucl. Sci., 58(3): 1338-1346.

Elmasry, M. I., 2000. Low power VLSI CMOS circuit design. Proceeding of the 12th International Conference on Microelectronics, ICM, pp: 4.

Kai-ji, Z., 2010. A research of dual-port SRAM cell using 8T. Proceeding of 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp: 2040-2042.

Kaur, K. and A. Noor, 2012. Power estimation analysis for CMOS cell structures. Int. J. Adv. Eng. Technol., 3: 293-301.

Marufuzzaman, M., M.B.I. Reaz, M.S. Rahman and M.A.M. Ali, 2010. Hardware prototyping of an intelligent current dq PI controller for FOC PMSM drive. Proceeding of the 6th International Conference on Electrical and Computer Engineering. Dhaka, Bangladesh, Dec.18-20, pp: 86-88.

Mogaki, S., M. Kamada, T. Yonekura, S. Okamoto, Y. Ohtaki and M.B.I. Reaz, 2007. Time-stamp service makes real-time gaming cheat-free. Proceedings of the 6th ACM SIGCOMM Workshop on Network and System Support for Games, NetGames '07, pp: 135-138.

Mohd-Yasin, F., A.L. Tan and M.I. Reaz, 2004. The FPGA prototyping of Iris recognition for biometric identification employing neural network. Proceedings of the International Conference on Microelectronics, ICM, Malaysia, pp: 458-461.

Nii, K., Y. Tsukamoto, M. Yabuuchi, Y. Masuda, S. Imaoka, K. Usui, S. Ohbayashi, H. Makino and H. Shinohara, 2009. Synchronous ultra-high-density 2rw dual-port 8T-SRAM with circumscription of simultaneous common-row-access. IEEE J. Solid-St. Circ., 44(3): 977-986.

Reaz, M.B.I. and L.S. Wei, 2004. Adaptive linear neural network filter for fetal ECG extraction. Proceedings of the International Conference on Intelligent Sensing and Information Processing, ICISIP. Chennai, India, Jan. 4-7, pp: 321-324.

Reaz, M.B.I., F. Choong and F. Mohd-Yasin, 2006. VHDL modeling for classification of power quality disturbance employing wavelet transform, artificial neural network and fuzzy logic. Simulation, 82(12): 867-881.

Reaz, M.B.I., F. Choong, M.S. Sulaiman and F. Mohd-Yasin, 2007a. Prototyping of wavelet transform, artificial neural network and fuzzy logic for power quality disturbance classifier. Electr. Pow. Compo. Sys., 35(1): 1-17.

Reaz, M.B.I., F. Mohd-Yasin, S.L. Tan, H.Y. Tan and M.I. Ibrahimy, 2005. Partial encryption of compressed images employing FPGA. Proceedings of IEEE International Symposium on Circuits and Systems, Art No. 1465105, pp: 2385-2388.

Reaz, M.B.I., M.I. Ibrahimy, F. Mohd-Yasin, C.S. Wei and M. Kamada, 2007b. Single core hardware module to implement encryption in TECB mode. Inform. MIDEM, 37(3): 165-171.

Reaz, M.B.I., M.T. Islam, M.S. Sulaiman, M.A.M. Ali, H. Sarwar and S. Rafique, 2003. FPGA realization of multipurpose FIR filter. Proceedings of the 4th International Conference on Parallel and Distributed Computing, Applications and Technologies, PDCAT. Malaysia, pp: 912-915.

Roche, P. and G. Gasiot, 2005. Impacts of front-end and middle-end process modifications on terrestrial soft error rate. IEEE T. Device Mat. Re., 5(3): 382-396.