Abstract: The main goal of this paper is to provide the low power solutions for Very Large Scale Integration (VLSI). Design of low power and area efficient logic systems forms an integral part in the field of VLSI design. The addition is the most fundamental part in the arithmetic operations. To perform fast arithmetic operation, Ripple carry adder (RCA) is one of the fastest adder used in many data processing applications. Various Delay Insensitive techniques are available for designing low power applications. In this paper, the features of Multi-threshold Null Convention Logic (MTNCL) are discussed and we implement Ripple Carry Adder using proposed Multi-threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L). Proposed and existing techniques are compared in terms of various performance metrics like power, delay, energy and slew rate.

Keywords: Ripple carry adder, arithmetic, half adder, full adder, low power, Dual- Rail CMOS logics.

I. INTRODUCTION

In early 1970’s, the major challenges for the VLSI designer is to provide the high speed operation and with minimum area. The design tools were all concentrated on these two parameters. In the present scenario, power dissipation and delay are focused by the VLSI designer [1, 2, 3]. The best performance or metric levels of power- delay product provides in asynchronous (clock-less) design. So, ripple carry adder was implemented in various asynchronous designs.

An adder is basically a circuit used in digital arithmetic to add two N bit numbers which can be designed with the help of asynchronous techniques (single bit dual rail) [3]. Mostly asynchronous design is used because it provides low power consumption, low Electro-Magnetic Interference (EMI) and high robustness compared to the synchronous (clocked) design. This paper deals with two asynchronous techniques which are Multi-threshold Null Convention Logic (MTNCL) [4] and proposed Multi-threshold Dual rail Dual spacer Delay insensitive Logic (MTD3L).

The basic components to design the ripple carry adder are half adder and full adder.

A. Basic Half adder

A half adder is essentially used for addition purpose and consist two inputs (A, B) where A and B are the nth order bits of the numbers A and B respectively and it provides two outputs Sum (S), carry (C) as shown in figure.1. The table.1 represents the truth table for Half adder [6].

\[ \text{Sum} = \overline{A}\cdot \overline{B} + A \cdot B, \text{Carry} = AB \]

| A | B | Sum | Carry |
|---|---|-----|-------|
| 0 | 0 | 0   | 0     |
| 0 | 1 | 1   | 0     |
| 1 | 0 | 1   | 0     |
| 1 | 1 | 0   | 1     |
A full adder is basically used for adding and consists of three inputs \( (A_n, B_n, C_{n-1}) \) where \( A_n \) and \( B_n \) are the \( n \)th order bits of the numbers \( A \) and \( B \) respectively and \( C_{n-1}(C_{in}) \) is the carry generated from the addition of \( (n-1) \)th order bits and provides Sum (S), Carry Out (\( C_{out} \)) as shown in figure 2. The table 2 represents the truth table for full adder [6,7].

\[
\begin{align*}
  \text{Sum} &= A \oplus B \oplus C \\
  \text{Carry} &= AB + BC + CA
\end{align*}
\]

This paper is organized as follows: In section 2, implementation of Half adder and Full adder in asynchronous techniques. Section 3, explains about ripple carry adder and design in asynchronous techniques. Section 4 deals with a few applications of design and results are evaluated in section 5 and section 6 concludes.

II. DESIGN OF ASYNCHRONOUS CIRCUITS

The Asynchronous (self-timed circuits) techniques are Multi-threshold Null Convnet Logic (MTNCL) and proposed Multi-threshold Dual rail Dual spacer Delay insensitive Logic (MTD3L) [9]. The Half adder and Full adder were implemented with some threshold gates of 27 Fundamental threshold gates. In this self-timed circuits, each single bit as a dual rail. Consider Half adder and full ADDER implementation in clockless circuits [5,13].
A. Half adder:
A half adder consists 2 inputs (A, B) and 2 outputs (Sum, Carry), each single input and output acts as a dual rail (A0, A1, B0, B1, Sum0, Sum1, Carry0, Carry1) as shown in figure 3 and table 3 represents the truth table of Half adder in dual rail. To design the half adder in clock-less circuit, four different threshold gates are required which are TH22, TH12, TH23W2, TH33W2 out of 27 fundamental gates [10].

| A  | B  | SUM | CARRY |
|----|----|-----|-------|
| A0 | A1 | B0  | B1    | S0  | S1  | Cout0 | Cout1 |
| 1  | 0  | 1   | 0     | 1   | 0   | 1     | 0     |
| 1  | 0  | 0   | 1     | 0   | 1   | 1     | 0     |
| 0  | 1  | 1   | 0     | 0   | 1   | 1     | 0     |
| 0  | 1  | 0   | 1     | 1   | 0   | 0     | 1     |

Table 3. The truth table for Dual rail Half adder

B. Full adder
A Full adder consists of 3 inputs (A, B, C) and 2 outputs (Sum, Carry) as shown in Figure 4 and table 4 represents the truth table of full adder in dual rail [8,10]. Each single input and output acts as a dual rail (A0, A1, B0, B1, C0, C1, S0, S1, Cout0, Cout1). To design the full adder in self-timed circuit, two different threshold gates are required which are TH23, TH34W2 out of 27 fundamental gates.

Fig.3 Design of Dual rail Half adder
Fig.4 Design of Dual rail Full adder

Table 4. Truth table for Dual rail Full adder

| A  | B  | C  | SUM | CARRY |
|----|----|----|-----|-------|
| A₀ | A₁ | B₀ | B₁ | C₀ | C₁ | S₀ | S₁ | Cout₀ | Cout₁ |
| 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1     | 0     |
| 1  | 0  | 1  | 0  | 0  | 1  | 0  | 1  | 1     | 0     |
| 1  | 0  | 0  | 1  | 1  | 0  | 0  | 1  | 1     | 0     |
| 1  | 0  | 0  | 1  | 0  | 1  | 1  | 0  | 0     | 1     |
| 0  | 1  | 1  | 0  | 1  | 0  | 0  | 1  | 1     | 0     |
| 0  | 1  | 1  | 0  | 0  | 1  | 1  | 0  | 0     | 1     |
| 0  | 1  | 0  | 1  | 1  | 0  | 1  | 0  | 0     | 1     |
| 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0     | 1     |

C. Multi-threshold Null Convention Logic (MTNCL)

The basic Null Convention Logic consists of SET, RESET blocks for circuit operation and Hold₀, Hold₁ blocks for state holding capacity[14]. While applying the multi-threshold to NCL logic, the circuit area and power consumption will be reduced i.e., transistor count is decreased. For MTNCL, only Hold₀ and SET blocks [15] are required and additionally few high threshold voltage transistors (V_th) are used to reduce the leakage problem as shown in figure.5 [19].
III. PROPOSED MULTI-THRESHOLD DUAL-SPACER DUAL-RAIL DELAY-INSENSITIVE LOGIC (MTD3L) - RIPPLE CARRY ADDER

The block diagram of MTD3L is similar to MTNCL logic, but two sleep signals (sleep0, Sleep1) are required in this logic as shown in figure 6 [14]. The circuit will operate with respect to the input signal, when two sleep signals are transitioned to 0 as shown in table 5. If Sleep 1 signal is asserted, then all one spacer is obtained as the output. If sleep 0 is asserted, then all zero spacer is obtained as the output [15, 20].

Table 5. MTD3L Sleep signals

| Sleep | Output          |
|-------|-----------------|
| S0    | S1              |
| 0     | 0               | Normal operation |
| 0     | 1               | All-One Spacer   |
| 1     | 0               | All-Zero Spacer  |
| 1     | 1               | Invalid          |

Fig.5 Block diagram of MTNCL

Fig.6 Block diagram of MTD3L
Ripple carry adder is constructed by cascading full adder block in the series or it can be constructed by merging half adder and full adder blocks. This paper deals with the combination of full adder and half adder block in series for 8-bit ripple carry adder circuit with multiple full adders and half adder can be used to add N numbers and each full adder inputs a C_in, which is the C_out of the previous full adder. Such kind of adder is known as Ripple carry adder, since each carry bit ripples to the next full adder as shown in figure 7. So ripple carry adder in digital electronics is that circuit which produces the arithmetic sum of two binary numbers [12]. The input bits of ‘X’ are added to the input bits of ‘Y’, respectfully of their binary position. Each bit addition creates a sum and a carry out. The carry out is then transmitted to the carry in of the next higher order bits. The final result creates a sum of N bits plus a carry out [16,18].

\[ S = X + Y, \quad C = X \cdot Y \]

Fig.7 Design of 8-bit Ripple carry adder

The 8-bit ripple carry adder was implemented in two asynchronous circuits (MTNCL and MTD\textsuperscript{3}L logics) as shown in figure 8 and 9.

Fig.8 Schematic of Ripple carry adder using MTNCL Logic

Fig.9 Schematic of Ripple carry adder using MTD\textsuperscript{3}L Logic

In many computers and other kind of processors, adders are not only used in the arithmetic logic unit, but also in other parts of the processor, where they are used to calculate addresses, table indices and similar applications [11]. Some other applications of adders are in Multiply–Accumulate (MAC) structures, Arithmetic...
Logic Unit (ALU). Adders are also used in multipliers, in high speed integrated circuits and Digital signal processing (DSP) to execute various algorithms like FFT, IIR and FIR [17].

IV. SIMULATION RESULTS

This work has been developed with Mentor Graphics tools with 130nm technology. The simulation results (output waveforms of a single rail) of the ripple carry adder using the two asynchronous techniques (MTNCL and MTD3L) as shown in figure 10 and 11. Table 6 shows the comparison of two asynchronous techniques (MTNCL, MTD3L). The parameters which compared on power dissipation, delay, energy and slew rate.

A. Power Dissipation

Power dissipation is one of the main criteria which, considered in the VLSI design. As power dissipation (heat) is reduced, the output waveforms will obtained accurately without any glitches. Average dissipated power for ripple carry adder in two self-timed logics are tabulated in 6.

\[ P_{avg} = P_{static} + P_{dynamic} \]

Where \( P_{avg} \) is the total average power, \( P_{static} \) is the static power dissipation, \( P_{dynamic} \) is the dynamic power dissipation of the circuit.

B. Propagation delay

Propagation delay or Gate delay is the time required for a digital signal to transit from the input voltage of a logic gate to the output voltage. Delay must be reduced to obtain the circuit performance accurately (high speed) and glitches will extract. It is given by

\[ T_{pd} = \frac{T_{phl} + T_{plh}}{2} \]

C. Power Delay Product

Power Delay Product (PDP) is the measure of energy and is defined by the product of power and delay to measure the circuit performance. It is measured in Joule. The advantage of increasing the energy is short circuit dissipation (leakages) is minimized. It is given by

\[ PDP = P(\text{Power}) \times T(\text{delay}) \]

Where \( P \) is the average power and \( T \) is the propagation delay or gate delay.

D. Slew Rate

Slew rate is defined as the rate of change of voltage per unit time. The unit of measurement is Volts/Sec.

\[ SR \geq 2\pi f V_{pk} \]

Where \( f \) is the frequency (Hz) and \( V_{pk} \) is the peak amplitude of the waveform. The high slew rate gives quicker response, i.e., changes the state of the output with respect to the input, especially at high frequencies as shown in waveforms and tabular form 6.
Table 6. Comparison of delay and power for two asynchronous circuits

| Parameters          | MTNCL     | Proposed MTD\(^3\)L |
|---------------------|-----------|----------------------|
| Power dissipation   | 202.69 nWatts | 857.17 nWatts       |
| Delay (nSec)        | 299.88    | 0.175                |
| Energy (p Joule)    | 60.78     | 1.505                |
| Slew Rate (G Volt/Sec) | 12.92 | 65.90                |

V. CONCLUSION & FUTURE SCOPE

The ripple carry adder is designed using two CMOS asynchronous techniques. Proposed MTD\(^3\)L gives better performance in terms of delay, % of energy savings and slew rate. With proposed method we achieved 97.5% energy savings. The ripple carry adder design may further optimized in terms of all these performance metrics by using Return To One Protocol and leakage reduction technique like LECTOR algorithm.

REFERENCES

[1] KiatSeng Yeo, Kaushik Roy, Low Voltage, Low Power VLSI Subsystems, Tata McGraw Hill, 2005.
[2] Y.Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998.
[3] Ndubuisi Ekekwe and Ralph Etienne-Cummings, Power Dissipation sources and Possible Control Techniques in ultra deep micron CMOS Technologies, Elsevier, Micro Electronics Journal 37 (2006) 851-860.
[4] Andrew Bailey, Ahmad Al Zahrami, Guoyuan Fu, Jia Di, Scott Smith, Multi-Threshold Synchronous Circuit Design for Ultra-Low Power, Journal of Low Power Electronics, Vol.4, 1–12, 2008.
[5] Jeong W. and Roy K., Robust high-performance, low power adder, Proc. of the Asia and South Pacific Design Automation Conference, 503-506. (2003).
[6] Weste Neil H.E. and M. David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Fourth Edition. Boston: Pearson/Addison-Wesley, (2010).
[7] Kamal Raj, Digital Principles and Design, Chapter 6, Pearson Education, (2006).
[8] A. M. Shams and M. Bayoumi, “Performance evaluation of 1-bit CMOS adder cells,” in Proc. IEEE ISCAS , Orlando, FL, May 1999, vol. 1, pp. 27-30.
[9] N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A System Perspective . Reading, MA: Addison-Wesley, 1988, ch. 5.
[10] Subodh Wairya, Rajendra Kumar Nagarta and Sudarshan Tiwari. 2012. Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design, Hindawi Publishing Corporation VLSI Design.
[11] M.D. Ercegovac and T. Lang, “Digital Arithmetic.” San Francisco: Morgan Daufmann, 2004. ISBN 1-55860-798-6.
[12] Behnam AmeliFard, FarzanFallah and MassoudPedram, “Closing the gap between Carry Select Adder and Ripple Carry Adder: a new class of low-power high-performance adders”, Sixth International Symposium on Quality of Electronic Design, pp.148- 152. April 2005.
[13] D. J. Kinniment, “An evaluation of asynchronous addition”, IEEE transaction on very large scale integration (VLSI) systems, vol.4, pp.137-140, March 1996.
[14] J. Sudhakar, A. Mallikarjuna Prasad, Ajit Kumar Panda, “Multi Objective analysis of NCL threshold gates with Return to zero protocols,” IOSR Journal of Electronics and Communication Engineering (IOSR-JECE), Vol 10, issue 3, Ver. II (May- Jun 2015), PP12-17.
[15] J. Sudhakar, A. Mallikarjuna Prasad and Ajit Kumar Panda, “Behavior of Self Timed NCL circuits with Threshold variations”, International Journal of Emerging Trends in Engineering Research (IJETER), Vol. 3 No.6, Pages: 175-179 (2015).
[16] A. Weinberger and J. L. Smith, “A Logic for High-Speed Addition,” National Bureau of Standards, Circ. 591, 1958, pp. 3-12.
[17] Manoj Kumar, Sandeep K. Arya and Sujata Pandey “Single bit full adder design using 8 transistors ” International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011.
[18] Di, J.; Smith, S.C. Ultra-Low Power Multi-Threshold Asynchronous Circuit Design. U.S. Patent: 7,977,972 B2, 12 July 2011.
[19] Cilio, W.; Di, J.; Smith, S.C.; Thompson, D.R. Mitigating Power- and Timing-Based Side-Channel Attacks Using Dual-Spacer Dual-Rail Delay-Insensitive Asynchronous Logic. Microelectron. J. 2013; 44, 258–269.
[20] G. Vandana Devi, J. Sudhakar, “A study on Self Timed Approach for design of Low Power Circuits at Nanoscale”, International Journal of Advances in Electrical and Electronics Engineering (IJAEET), ISSN: 2319-1112/V4-N3-ICAESM: 216-220.