Improved Soft-aided Decoding of Product Codes with Adaptive Performance-Complexity Trade-off

Sisi Miao, Lukas Rapp, and Laurent Schmalen

Communications Engineering Lab (CEL), Karlsruhe Institute of Technology (KIT), Karlsruhe (Germany) sisi.miao@kit.edu

Abstract We propose an improved soft-aided decoding scheme for product codes that approaches the decoding performance of conventional soft-decision TPD with only a 0.2 dB gap while keeping the complexity and internal decoder data flow similarly low as in hard decision decoders. © 2022 The Author(s)

Introduction

Product codes (PCs) [1] are powerful code construction for high rate fiber-optical communication. Conventionally, PCs are decoded either with soft decision decoding (SDD), with one popular and powerful instance being turbo product decoding (TPD) [2], or with hard decision decoding (HDD), e.g. with the ubiquitous iterative bounded-distance decoding (iBDD) decoder. SDD with TPD provides excellent error correcting performance but entails a high complexity and a large internal decoder data flow. Although the decoding performance of HDD with iBDD is not as satisfying as the one of TPD, iBDD is still of great interest for high speed communication systems due to its low complexity. Many works have been devoted to seek complexity-performance trade-offs between SDD and HDD. Multiple approaches to reduce the decoding complexity of the TPD decoder have been presented, e.g., in [3–8]. However, its complexity is still significantly higher than the complexity of iBDD. A more recent direction of research uses a certain amount of soft information to aid HDD of PCs [9–16]. We refer to this family of decoders as soft-aided decoders. Such decoders do not require soft message passing and are based on HDD component decoders, thus the complexity is similarly low as in iBDD. However, a significant decoding performance gap is observed compared to TPD. A common issue among existing soft-aided decoders is that the soft channel information remains static and is not updated during iterative decoding, as in TPD. We addressed this issue in our recent works by introducing dynamic reliability scores (DRSs) [17, 18]. The resulting DRS decoder (DRSD) provides the best decoding performance for PCs so far among soft-aided decoders. In this paper, we improve upon our previous work and propose a novel soft-aided row/column decoder that uses DRSs to further improve the error-correcting performance. The proposed decoder can realize a performance-complexity trade-off and approaches the TPD performance.

Product Codes and Decoding Model

For illustrative purpose, the PCs considered in this paper consist of identical row/column component codes $C[n, k, t]$, which are even-weight subcodes of primitive BCH codes with $n = 2^r - 1$ and $k = 2^r - t
nu - 2$. The PC has rate $r = k^n / n^2$. The even-weight subcode increases the minimal distance of the component code by one such that $d_{\text{min}} \geq 2t + 2\Rightarrow d_{\text{des}}$. We consider binary phase shift keying (BPSK) modulation and assume that the codewords are transmitted over a binary input additive white Gaussian noise (BI-AWGN) channel. For any transmitted bit $x_i$, the channel output is $\hat{y}_i = (-1)^{x_i} + n_i$, where $n_i$ is (real-valued) AWGN with noise variance $\sigma_i^2 = (2rE_b/N_0)^{-1}$.

In iterative decoding of PCs, the rows and columns of the PC block are alternately decoded with a component code decoder $D_C$ until either the entire PC block is successfully decoded or the maximum number of iterations $L$ is reached. In HDD/iBDD decoders, $D_C$ is a simple BDD. Decoding can be performed in the syndrome domain and the estimated internal decoder data flow of an iBDD decoder is two orders of magnitude smaller than the corresponding data flow in SDD of LDPC codes [19]. In SDD/TPD decoders, $D_C$ is a list-based SD decoder that generates multiple candidate codewords. The decoding decision is determined based on the Euclidean distance between the candidate codewords and the real-valued row/columns vector. The computational overhead is due to the increased number of...
BDD steps and also a large number of float number arithmetic operations in the candidate code word selection. As investigated in [8], the latter causes twice the amount of power consumption as the former. After each decoding step, soft extrinsic messages are calculated and passed for every bit, which entails an internal decoder data flow orders of magnitude higher than the transmitted binary data itself. This motivated the research on soft-aided HDD schemes, where only simple arithmetic operations are required and no soft messages are passed.

**Proposed Decoder**

To enable a list-based component code decoder, we turn the binary symmetric channel (BSC) channel into an error-and-erase (EaE) channel. Received values which are close to hard decision threshold are marked as erasures to avoid introducing errors. For every received bit \( \tilde{y}_i \), the ternary value \( y_i \) is obtained by

\[
y_i = \begin{cases} 
? \text{ (erasure)} & \text{if } |\tilde{y}_i| < T \\
\text{sign}(\tilde{y}_i) & \text{if } |\tilde{y}_i| \geq T,
\end{cases}
\]

where \( T \) is an optimizable threshold. This is based on the fact that the reliability of the received bits \( \tilde{y}_i \) is proportional to the magnitude of \( \tilde{y}_i \). We additionally use the DRS introduced in [17, 18] which coarsely represents the reliability and can be updated with hard messages. The DRSs are represented by 5-bit integers in the range \([0, 31]\) (as we observe that further increasing the number of representation levels does not improve the performance significantly). We assign an initial DRS for each bit according to its magnitude \( |\tilde{y}_i| \). The values of \( |\tilde{y}_i| \) are sorted ascendingly and then evenly divided into 24 groups (the last group may have fewer entries when \( n^2 \) does not divide 24). The bits in the first group (lowest reliability) will have DRS 8 and the bits in the last group (highest reliability) will have DRS 31. Then we proceed with decoding the rows and columns with the proposed component code decoder \( D_C \).

The proposed decoder \( D_C \) is a list-based decoder and the decoding decision is determined based on Hamming distances and simple integer computations. The list size is associated with \( J \), which can be configured to achieve a performance-complexity trade-off. For every received row/column \( y \), let \( E \) denote the number of erasures in \( y \). If \( E > d_\text{des} \), we do not decode and proceed to the next row/column as too many erasures cannot be handled by the decoder. If \( 0 \leq E \leq d_\text{des} \), we generate a set of candidate codewords. If \( E = 0 \), a usual BDD step is performed and only one candidate codeword is obtained. If \( E \geq 1 \), the block diagram of the proposed \( D_C \) is shown in Fig. 1. We define a filling pattern for the erasures consisting of a pair of binary complementary random vectors of length \( E \) \((p^{(1)}, p^{(2)})\) where \( p^{(1)} + p^{(2)} = (1, 1, \ldots, 1) \). Let \( J = \min(E - 1, J) \) as there are only \( 2^{E-1} \) distinct filling patterns for \( E \) erasures. We generate \( J \) pairs of test patterns by replacing the erasures in \( y \) with filling patterns \((p^{(1)}j, p^{(2)}j)\), where \( j \in \{1, 2, \ldots, J\} \). The filling patterns are chosen such that they are all distinct. Then we decode all the test patterns with BDD, obtaining a set of candidate codewords \( w^{(m)} \), where \( m \in \{1, 2\} \).

For each obtained candidate codeword, we will first determine if it is a miscorrection (MC) using the DRSs. Let \( w \) be one of the candidate codewords. MC detection is performed for \( w \) using

\[
n_a = \max\{\text{DRS}_i : w_i \neq y_i, i = 1, 2, \ldots, n\}
\]

and

\[
n_e = \sum_{w_i \neq y_i, w_i \neq ?} \text{(DRS}_i + 1),
\]

where \( i \in \{1, 2, \ldots, n\} \). \( w \) is identified as miscorrection if \( n_a \geq T_a \) or \( n_e \geq T_e \). The first condition requires that \( w \) conflicts with bits which are considered highly reliable. The second condition requires that the sum of the DRSs of the bits that are flipped in \( w \) is large. The threshold parameters \( T_a \) and \( T_e \) are calculated as described in the following. Let \( r = (r_1, r_2, \ldots, r_L) \) be vector of the mean values of the DRSs in each iteration. Define two offset vectors \( a = (a_1, a_2, \ldots, a_L) \) and \( b = (b_1, b_2, \ldots, b_L) \) associated with the thresholds. In the \( \ell \)-th iteration, let \( T_a = r_t + a_t \) and \( T_e = r_t + b_t \). The offset vectors are optimized numerically during the decoder design. A candidate codeword \( w \) is only considered valid if it passes the miscorrection check. Then the \( D_C \) decoding result \( c \) is the one valid \( w^{(m)} \) with the smallest Hamming distance to \( y \) at the unerased positions of \( y \). In the case of multiple candidate codewords
with the same distances, one of them is chosen randomly.

After the $D_C$ decoding result is determined, we update the DRSs of the bits in this row/column. If $y \in C$ (indicated by a zero syndrome), no actual decoding is carried out and the DRSs for all $y_i$ are increased by one. If $D_C$ fails to find any codeword (no candidate codeword found or all of them were identified as miscorrections), no update of the DRS is required. If $D_C$ successfully finds a valid codeword $c$, we reduce the DRS for all the bits which are flipped by the decoding decision (i.e., $c_i \neq y_i$) by one. The value of DRSs are clipped to $[0, 31]$.

We decode until the maximal number of iterations $L$ is reached or until the entire PC block is successfully decoded. Unresolved erasures are replaced by a binary random value.

Simulation Results

We test our proposed decoder with two exemplary PCs constructed from [255, 238, 2] and [127, 112, 2] component codes with PC rate 0.87 and 0.78, respectively. The post-FEC bit error rate (BER) results for the proposed decoder with different $J$ values are obtained by Monte-Carlo simulations and are plotted in Fig. 2. For reference, we compare our decoder with the decoding result of DRSD [17] and its variant DRSD+ [18], as well as with TPD [2], SABM-SR [14], BEE-PC [16] with the data points provided in [16] and [14], and additionally the commercially-used Viasat TPD with 15% overhead [20]. Some of the results of the reference decoders have been evaluated using PCs with a small but negligible rate difference from ours and possibly a different maximal iteration number $L$. For the proposed decoders used to decode the two PCs in Fig. 2 with $L = 20$, the erasure thresholds are set to be $T = 0.13$ for the rate 0.87 PC and $T = 0.17$ for the rate 0.78 PC.

The optimized offset vectors are given as

$$a = (-8, -8, -7, \cdots, -7, +1, +1, +1, +\infty, +\infty)$$

$$b = (0, 0, +1, +2, \cdots, +2, +\infty, +\infty).$$

As Fig. 2 shows, the proposed decoder provides a significant improvement compared to iBDD and has only a small gap to the TPD results. When $J \leq 4$, the decoding performance improves with increasing $J$ and converges for larger values of $J$. For $J > 8$, the decoding performance improvement is negligible and not shown. The conjectured net coding gains (NCGs) for $J = 4$ are $10.75$ dB for the rate 0.87 PC and $11.13$ dB for the rate 0.78 PC.

Decoding Complexity

The major computational overhead of the proposed decoder compared to iBDD is the increased number of BDD steps. For decoding the rate 0.87 PC (Fig. 2 left plot), the estimated number of BDD steps in the proposed decoder at a target BER of $10^{-5}$ is increased by a factor of $0.6$ ($J = 1$), $1.9$ ($J = 2$), $2$ ($J = 4$), or $2.9$ ($J = 8$) compared to 10 iterations of iBDD. For the rate 0.78 PC, the factors are $0.65, 1.3, 2, 3$, respectively. The operations required for selecting candidate codewords are simple. During iterative decoding and DRS updating, only ternary messages are passed. The additional storage space required for storing the DRSs is smaller than the space required by TPD. Our novel algorithm has a significantly lower decoding complexity than TPD.

Conclusion

The proposed decoder provides a good performance-complexity trade-off for decoding PCs. The high NCGs make this scheme a promising candidate for future low-complexity optical communication systems.
References

[1] P. Elias, “Coding for noisy channels”, *IRE International Convention Record*, vol. 3, pp. 37–46, 1955.

[2] R. M. Pyndiah, “Near-optimum decoding of product codes: Block turbo codes”, *IEEE Transactions on Communications*, vol. 46, no. 8, pp. 1003–1010, 1998. DOI: 10.1109/26.705396.

[3] T. Kaneko, T. Nishijima, H. Inazumi, and S. Hirasawa, “An efficient maximum-likelihood-decoding algorithm for linear block codes with algebraic decoder”, *IEEE Transactions on Information Theory*, vol. 40, no. 2, pp. 320–327, 1994. DOI: 10.1109/18.312155.

[4] S. Dave, J. K., and S. Kwatra, “An efficient decoding algorithm for block turbo codes”, *IEEE Transactions on Communications*, vol. 49, no. 1, pp. 41–46, 2001. DOI: 10.1109/26.898249.

[5] A. Al-Dweik, S. Le Goff, and B. Sharif, “A hybrid decoder for block turbo codes”, *IEEE Transactions on Communications*, vol. 57, no. 5, pp. 1229–1232, 2009. DOI: 10.1109/TCOMM.2009.05.070107.

[6] G. Chen, L. Cao, L. Yu, and C. Chen, “Test-pattern-reduced decoding for turbo product codes with multi-error-correcting EBC codes”, *IEEE Transactions on Communications*, vol. 57, no. 2, pp. 307–310, 2009. DOI: 10.1109/TCOMM.2009.02.0603752.

[7] A. Al-Dweik, H. Mukhtar, E. Alsusa, and J. Dias, “Ultra-light decoder for turbo product codes”, *IEEE Communications Letters*, vol. 22, no. 3, pp. 446–449, 2018. DOI: 10.1109/LCOMM.2017.2781223.

[8] W. Wang et al., “Investigation of potential FEC schemes for 800G-ZR forward error correction”, in *Proceedings Optical Fiber Communication Conference (OFC)*, San Diego, USA, 2022. DOI: 10.1364/OFC.2022.VIII.1.

[9] A. Sheikh, A. Graell i Amat, and G. Liva, “Iterative bounded distance decoding of product codes with scaled reliability”, in *Proceedings European Conference on Optical Communication (ECOC)*, Rome, Italy, 2018. DOI: 10.1109/ECOC.2018.8535240.

[10] A. Sheikh, A. Graell i Amat, G. Liva, C. Häger, and H. D. Pfister, “On low-complexity decoding of product codes for high-throughput fiber-optic systems”, in *Proceedings International Symposium on Turbo Codes Iterative Information Processing (ISTC)*, Hong Kong, China, 2018. DOI: 10.1109/ISTC.2018.8625279.

[11] A. Sheikh, A. Graell i Amat, and G. Liva, “Binary message passing decoding of product-like codes”, *IEEE Transactions on Communications*, vol. 67, no. 12, pp. 8167–8178, 2019. DOI: 10.1109/TCOMM.2019.2945317.

[12] ———, “Binary message passing decoding of product codes based on generalized minimum distance decoding”, in *Proceedings Annual Conference on Information Sciences and Systems (CISS)*, Baltimore, USA, 2019. DOI: 10.1109/CISS.2019.8692862.

[13] A. Sheikh, A. Graell i Amat, G. Liva, and A. Alvarado, “Refined reliability combining for binary message passing decoding of product codes”, *Journal of Lightwave Technology*, vol. 39, no. 15, pp. 4958–4973, 2021. DOI: 10.1109/JLT.2021.3081586.

[14] G. Liga, A. Sheikh, and A. Alvarado, “A novel soft-aided bit-marking decoder for product codes”, in *Proceedings European Conference on Optical Communication (ECOC 2019)*, Dublin, Ireland, 2019. DOI: 10.1109/cp.2019.0804.

[15] Y. Lei et al., “Improved decoding of staircase codes: The soft-aided bit-marking (SABM) algorithm”, *IEEE Transactions on Communications*, vol. 67, no. 12, pp. 8220–8232, 2019. DOI: 10.1109/TCOMM.2019.2945317.

[16] A. Sheikh, A. Graell i Amat, and A. Alvarado, “Novel high-throughput decoding algorithms for product and staircase codes based on error-and-erasure decoding”, *Journal of Lightwave Technology*, vol. 39, no. 15, pp. 4909–4922, 2021. DOI: 10.1109/JLT.2021.3078172.

[17] S. Miao, L. Rapp, and L. Schmalen, “Improved soft-aided error-and-erasure decoding of product codes with dynamic reliability scores”, in *Proceedings Optical Fiber Communication Conference (OFC)*, San Diego, USA, 2022. DOI: 10.1364/OFC.2022.VIII.2.

[18] ———, “Improved soft-aided decoding of product codes with dynamic reliability scores”, *Journal of Lightwave Technology*, 2022, submitted, pending peer review, preprint available at [https://arxiv.org/abs/2204.00466](https://arxiv.org/abs/2204.00466).

[19] B. P. Smith, A. Farhood, A. Hunt, F. R. Kschischang, and J. Lodge, “Staircase codes: FEC for 100 Gb/s OTN”, *Journal of Lightwave Technology*, vol. 30, no. 1, pp. 110–117, 2012. DOI: 10.1109/JLT.2011.2178479.

[20] Viasat Inc., *ECC66100 series SD-FC encoder/decoder cores*, available online at [https://www.viasat.com/content/dam/us-site/semiconductors/documents/ecc_66100_datasheet_2_pgr_007_web_0_1126494.pdf](https://www.viasat.com/content/dam/us-site/semiconductors/documents/ecc_66100_datasheet_2_pgr_007_web_0_1126494.pdf), accessed 2022/1/6, 2017.