Modeling the Energy Consumption of the HEVC Decoding Process

Christian Herglotz, Dominic Springer, Marc Reichenbach, Benno Stabernack, and André Kaup, Fellow, IEEE

Abstract—In this paper, we present a bit stream feature based energy model that accurately estimates the energy required to decode a given HEVC-coded bit stream. Therefore, we take a model from literature and extend it by explicitly modeling the in-loop filters, which was not done before. Furthermore, to prove its superior estimation performance, it is compared to seven different energy models from literature. By using a unified evaluation framework we show how accurately the required decoding energy for different decoding systems can be approximated. We give thorough explanations on the model parameters and explain how the model variables are derived. To show the modeling capabilities in general, we test the estimation performance for different decoding software and hardware solutions, where we find that the proposed model outperforms the models from literature by reaching frame-wise mean estimation errors of less than 7% for software and less than 15% for hardware based systems.

Index Terms—decoder, energy, estimation, HEVC, model, power.

I. INTRODUCTION

DURING the last two decades, video coding technologies have gone through a remarkable evolution. Former, rather simplistic approaches aiming at low resolution and low quality video content have evolved into high performance, complex and efficient coding techniques that are capable of reducing bit rates for Ultra High Definition (UHD) resolution videos. In the meantime, the common use-case for video coding switched from traditional desktop personal computer (PC) applications to various different specialized devices such as televisions, cameras, tablet PCs, smartphones, or other embedded devices. These place new constraints on the encoding and decoding solutions and range from low complexity and portability to ease of integration and low energy consumption.

In this paper, we focus on the decoding energy consumption that is typically important for portable devices such as tablet PCs or smartphones. Nowadays, these devices are able to perform real-time streaming and decoding of video content such that the user can watch videos anywhere and anytime. Due to the high complexity of the decoder, this process is one of the portable device’s major power consumers, shortening the operating time until the battery has to be recharged. In [1] it is shown that a smartphone requires about a quarter of its power consumption merely for the decoding part, for a rather outdated H.263 decoder solution (display at medium brightness). Our measurements show that for the state-of-the-art High Efficiency Video Coding (HEVC) codec [2], the real-time software decoding of a High Definition (HD) sequence would drain the smartphone’s battery in about four hours, not taking into account peripheral energy consumers such as the display.

Hence, research aiming at reducing the amount of energy required to decode a video stream is a worthwhile task. Therefore, a common approach is to develop specialized decoding hardware such as the HEVC-decoding chip presented in [3]. Furthermore, for the different modules of the decoder, several optimized hardware solutions have been proposed [4]–[8]. Other approaches aim at the optimization of existing solutions [9], [10]. To this end, one proposal was to determine the decoder’s complexity, which can be seen as an approximation to the energy consumption, to then be incorporated into the Rate-Distortion Optimization (RDO) process on the encoder side. In this context, van der Schaar et al. [9] proposed a generic complexity model for typical decoder processes and Lee et al. [10] derived a dedicated model for the H.264 decoder that considers cache misses, interpolation filters, and the number of motion vectors per macroblock. Using this information inside the RDO-process helps the encoder to construct a video bit stream of low decoding complexity. As a drawback, the encoder only has incomplete information about the decoder’s behavior when using this model.

Although complexity can be seen as a close approximation to energy consumption, different solutions have been proposed using the actual power or energy consumption. Li et al. [11] proposed a power model based on the high-level bit stream parameters resolution, frames per second, and quantization. In the paper it is shown that the bit stream can be encoded in such a way as to match an energy requirement given by the decoding device by adaptively changing these parameters in the encoder. This approach was expounded upon by Raoufi et al. [12] by incorporating the transmission of the bit stream via a wireless channel and concentrating on bit rate and rate of intra coded frames.

The models presented before were all established for the H.264/AVC (Advanced Video Coding) standard [13]. To estimate the decoding energy of HEVC decoders, Ren et al. [14] selected the processor-level parameters instructions, cache
misses, and hardware interrupts as a foundation and achieved average relative estimation errors of less than 10%. In a different approach, we proposed a model based on high-level bit stream features [15] such as bit rate, resolution, and number of frames. Another work showed that for software solutions, the decoding time is highly correlated to the energy [16].

The more sophisticated model that we extend in this paper is presented in [17] (intraframe decoding) and [18] (P- and B-frame decoding). It is based on bit stream features and aims at modeling the energy that certain parts of the decoding process require.

Hence, a high amount of different models was proposed in the past to estimate decoding energy or power with the goal of reducing the power consumption on the decoder side. Typical and potential applications of these models are the following:

- Real-time encoding parameter adaptation to meet decoder requirements. Due to the possibility to perform decoding energy estimations on the encoder side, the encoding parameters can be adapted to encode low energy bit streams if the end user’s device reports that battery power is low.
- Decoding-energy optimization of video bit streams inside the Rate-Distortion-Optimization process. By incorporating the estimated decoding energy into the rate-distortion-function, energy saving bit streams could be generated targeting the decoding system of the end user.
- Comparison between different decoder solutions. A new algorithm can be compared to other solutions to check if it is energetically more efficient.
- Information about the energy consumption of different decoder modules that correspond to certain bit stream properties. This information can, e.g., be used by developers to identify the module with the highest energy consumption such that further development focuses on this module.

Figure 1 visualizes possible input variables for the energy estimator, the output energy estimation, and applications.

In this paper, we adopt an incomplete model for HEVC-decoding and extend it such that it is able to estimate the energy consumption of any HEVC-conform bit stream. Furthermore, we compare it to several models from literature and discuss their estimation accuracies for HEVC-coded sequences as well as advantages and disadvantages. Explanation on how the models can be applied will be given and an elaborate evaluation section will show the performance of the modeling approaches for different software and hardware based decoding systems.

The rest of the paper is organized as follows: Section II introduces the energy models and describes the parameters that are used to estimate the decoding energy. A major focus is put on the proposed feature based model presented in Subsection II-A as descriptions in prior work [17], [18] are incomplete. Afterwards, a detailed description of the measurement setup is given in Section III. Section IV discusses the estimation accuracy of the different models by showing their estimation performance for different decoder implementations on different hardware platforms. Finally, Section V summarizes the conclusions of this paper.

II. Energy Estimation Models

This section introduces and explains the tested models. Our goal is to show the models’ energy estimation capabilities for complete decoding systems including central processing unit (CPU) power and memory access like the random access memory (RAM). Peripheral devices that are not directly related to decoding like a network connection or a display are not considered.

The first subsection presents the proposed model based on bit stream features. In the model in Subsection II-B the energy is estimated using the number of processor events. A similar model that aims at modeling the energy consumption of the RAM is presented in Section II-C. We include this model in our evaluations to be able to compare the RAM-modeling capabilities of the proposed model to a dedicated reference model from literature.

Another approach related to the properties of the decoding process is shown in Subsection II-D where the decoder processing time is used as a basis. At last, Section II-E shows four models that are based on high-level bit stream parameters (e.g., resolution, number of frames, bit stream file size).

A. Energy Model based on Bit Stream Features

The model presented in this subsection was first introduced for intra coding in [17] and extended to inter coded frames in [18], where no in-loop filters were taken into consideration. In this work, we finalize this model by including the in-loop filters (the Deblocking Filter (DBF) [19] and Sample Adaptive Offset (SAO) [20]) such that any HEVC-conform bit stream can be modeled. Specific hardware properties of the decoding system are not modeled.

The model is based on typical features that an HEVC-coded bit stream can incorporate. From an abstract point of view, these features describe which sub-processes are executed to reconstruct the sequence. Such a sub-process can, e.g., be the prediction process of one block, the residual transformation of one block, or the deblocking filtering of a block boundary. Usually, such sub-processes are implemented in high-level languages such as C++ and encapsulated in functions that
are called multiple times during the decoding process. These functions show a rather constant processing flow, nevertheless their energy consumption may differ significantly upon different calls. For instance, the input data which has an impact on the number of clipping operations or the current state of the cache system can lead to a varying energy consumption. In spite of this observation, it is assumed that this variance can be neglected due to averaging when executed multiple times during the decoding process. As an advantage of this concept, concrete knowledge about the implementation of these sub-processes is not required. Hence, the first property of a bit stream feature can be described as follows:

Property 1 (Bit stream feature): A bit stream feature can be associated to a sub-process during the decoding process. During the decoding of a single bit stream, these sub-processes can be executed multiple times. The sub-process consumes a specific and nearly constant processing energy $e_i$ upon each execution.

In the next step, we define the set of features. A typical sub-process is, e.g., the prediction of a block of a fixed size. An example would be the bit stream feature “pla($d = 1$)” (cf. Table IX which corresponds to the prediction of a block at depth $d = 1$ with the planar intra-prediction mode (cf. [21]).

By such means the complete decoding process is split up into sub-processes that are associated with the bit stream features. The second important property of these features is that they can be linked to syntax elements or variables as defined in the standard [22]. The occurrence and value of these syntax elements and variables are used to determine how often the bit stream features occur and hence, how often the corresponding sub-processes are executed.

Property 2 (Bit stream feature): By analyzing the occurrence and value of certain HEVC syntax elements or variables, it is possible to find out how often a bit stream feature occurs. The number of occurrences is denoted by the feature number $n_i$.

Hence, for a given HEVC-coded bit stream, it is counted how often a sub-process is executed. Multiplying this number with a corresponding specific energy yields the complete required decoding energy related to this sub-process. Summing up these energies for all bit stream features yields the estimated decoding energy $\hat{E}_\text{dec} = \sum_{i=1}^{n_i} n_i \cdot e_i$, where the index $i$ denotes the bit stream feature index, $n_i$ the feature number, and $e_i$ the corresponding feature-specific decoding energy. Later in Section IV.C we will show how these feature-specific energies can be determined.

The set of features is summarized in Table IX in the Appendix and can be divided into five categories:

- General features (ID 1,...,3) comprise global processes (initialization of the decoding process and the slices),
- Intraframe coding features (ID 4,...,10) comprise intra-prediction for different block sizes and parsing corresponding flags,
- Interframe coding features (ID 11,...,24) describe inter-prediction for different block sizes, parsing, and fractional pel filtering,
- Residual coding features (ID 25,...,34) comprise coefficient parsing and transformation,
- In-loop filtering features (ID 35,...,45) comprise the in-loop filtering processes DBF and SAO.

The feature number derivation is explained in detail in the Appendix. There, we show how feature counters implemented at positions that correspond to subclauses in the standard [22] can be used to derive the numbers. Using the syntax elements and variables used in the subclause, a condition can be defined that must be maintained to increment the corresponding feature number. With the help of this list it is possible to implement the counters into any HEVC-conform decoder solution. For instance, every time a skip flag that holds the value ‘true’ is decoded, the corresponding feature number $n_{\text{skip}}(d)$ at the current block’s depth $d$ (which relates to the block size) is incremented.

The feature numbers can be derived by a modified decoder. A corresponding tool based on the HEVC-Test Model (HM) reference software [23] is available online [24]. The tool incorporates counters that increment the feature numbers every time the feature occurs. To derive the feature numbers we put special attention that no reconstruction such as motion compensation or fractional pel interpolation has to be performed. Hence, depending on the input sequence, the tool requires 20% to 60% less processing time than the complete decoding process. In comparison to the pure decoding process, when performing simultaneous decoding and feature number derivation, the complexity of the decoder rises by 4.5% in average.

As the complete set of bit stream features is rather detailed and complex, two different models are investigated as proposed in [18]. The accurate model (feature-based accurate FA) considers the complete set of bit stream features (in total 90 features including depth dependencies), and the simple model (feature-based simple FS) considers a reduced set of 27 features including depth dependencies. Table IX in the Appendix indicates which features are used in which model. The two models are proposed for the following reasons:

- The accurate model (FA) is supposed to be used on the encoder side: When finding the best coding mode, next to the classic rate and distortion criteria, the estimated decoding energy can serve as a third decision criterion. Hence, energy saving bit streams could be constructed. For this purpose a model using a high amount of features is better suited as more information on the energetic differences between the coding modes can be exploited.
- The simple model can be used for applications where good estimates shall be achieved using low effort. Hence, this model is proposed for convenience and ease of application.

Thus, the accurate model incorporates a high amount of features, though some of them may only contribute little to estimation accuracy. Further possible features like weighted prediction or the use of temporal motion vector prediction has been tested, too, but showed a very low or even negative impact on the estimation accuracy. For the simple model, all features that showed a rather low impact were discarded or
merged. Note that the feature selection process for the models was rather intuitive, further work could aim at optimizing the feature set.

The outcome of the energy estimator can be tested in an online demonstrator [24]. It calculates the estimated decoding energy for any HEVC-conform bit stream. For further analysis, it also shows details about the distribution of the energy among the bit stream features. We encourage visiting the website and testing the functionality for different bit streams and decoder solutions.

B. Energy Model based on Processor Events

The first reference model (short PE) is proposed by Ren et al. [14]. It estimates the decoding energy using processor level information. Different processor events (PEs) are counted during the decoding process and interpreted as independent variables. Afterwards, the energy is estimated using a multi-variate adaptive regression spline (MARS) [25] model by

$$\hat{E}_{\text{dec}} = \sum_{i=0}^{M} \sum_{j=0}^{n_i} c_j \cdot B_j(x_i).$$

In this model, $i$ is the PE index, $M$ the number of PEs, and $x_i$ the number of occurrences of the $i$th PE. For each PE, $n_i$ slopes are assigned with an associated basis function $B_j$. Ren et al. use the basis functions as a constant or a hinge function of the form

$$B_j(x_i) = \max(0, x_i - k) \lor B_j(x_i) = \max(0, k - x_i),$$

where $k$ is a constant. Hence, the MARS model constructs a piecewise linear relation between the independent variables and the target function.

Ren et al. considered the three PEs instruction fetches, level-1 data cache misses, and hardware interrupts. In our work, we only consider the former two PEs as all peripheral hardware components are disabled in the measured devices. The construction process usually returns 13 parameters that describe the function.

A major drawback of this model is the fact that only pure software decoder solutions can be modeled where suitable profiling tools are available. Hence, the model could only be evaluated for decoding system (a) (see Section IV-A), where we used Valgrind [26] as a profiling tool. Furthermore, the derivation of the PE numbers is highly complex due to the instruction level analysis that needs to be performed during the decoding process of the considered bit stream.

C. Energy Model for the RAM

The model to estimate the energy consumption of the RAM is proposed in [27] and reads

$$\hat{E}_{\text{dec}} = e_{\text{ra}} \cdot n_{\text{ra}} + e_{\text{wa}} \cdot n_{\text{wa}} + e_{\text{rf}} \cdot n_{\text{rf}} + V_{\text{dd}} \cdot i_{\text{ss}} \cdot T_{\text{cp}} \cdot n_{\text{cycles}},$$

where the parameters $e$ and the variables $n$ represent specific energies and numbers, respectively, $r$ stands for read-access, $w$ for write-access and $f$ for memory refresh. The last summand corresponds to the idle energy where $V_{\text{dd}}$ is the voltage, $i_{\text{ss}}$ the steady-state current, $T_{\text{cp}}$ the clock period and $n_{\text{cycles}}$ the number of clock cycles that are considered.

As we are solely interested in the pure decoding energy we disregard the idle and refresh energy which we assume to be stationary and reduce (4) to

$$\hat{E}_{\text{dec}} = e_{\text{ra}} \cdot n_{\text{ra}} + e_{\text{wa}} \cdot n_{\text{wa}}. \tag{5}$$

We obtain the number of read- and write-accesses using Valgrind [26], where the number of RAM read-accesses $n_{\text{ra}}$ (instruction and data reads) corresponds to the last-level cache misses. For the write-accesses we take the complete number of data writes as an approximation. Due to the write-back cache policy implemented in the tested system, data that are available in the cache is not always written to the RAM. A tool returning the exact number of writes was unfortunately not available for our work, hence the model only returns rough estimates for the RAM energy consumption.

Note that this model does not aim at estimating decoding energies but at modeling general RAM behavior. It is included in this publication to have a reference for memory modeling. As a similar analysis as for model PE has to be performed, the derivation of the number of read- and write-accesses is highly complex and therefore only evaluated for system (a). In the following, this model is referred to by $M$.

D. Energy Model based on Processing Time

The simplest model to estimate the energy consumption is presented in [16]. In this paper it was shown that the processing time of the decoder is approximately linear to the decoding energy such that the energy can be estimated by

$$\hat{E}_{\text{dec}} = E_0 + P_{\text{mean}} \cdot t_{\text{dec}}. \tag{6}$$

where $t_{\text{dec}}$ is the sequence dependent processing time as, e.g., returned by the linux time-function or the C++ clock()-function. The parameter $P_{\text{mean}}$ can be interpreted as the mean processing power and $E_0$ as a constant offset. For software that is not real-time constrained this approach can return highly accurate estimates. As a drawback, estimates can only be obtained when the decoding process is executed once on the target device because the processing time needs to be measured. Furthermore, real-time constrained decoders (such as typical hardware decoders) cannot be modeled using this approach as their processing time is equal to the playback time. In the following, this model is referred to by $T$.

E. Energy Models based on High-Level Parameters

Further research has been conducted on the estimation using high-level, bit stream specific variables. To this end, Li et al. [11] estimated the decoding power of a real time decoder using the bit stream properties frame size in pixels per frame $S$, frame rate $f$, and quantization $q$. We adapt this approach to estimate the decoding energy by

$$\hat{E} = P_{\text{max}} \cdot \left(\frac{S}{S_{\text{max}}}\right)^{c_S} \left(\frac{f}{f_{\text{max}}}\right)^{c_f} \left(\frac{q}{q_{\text{min}}}\right)^{c_q} \cdot t_{\text{dec}}, \tag{7}$$

where we multiply the estimated power with the decoding time $t_{\text{dec}}$. $S_{\text{max}}$, $f_{\text{max}}$, and $q_{\text{min}}$ are the maximum and minimum
values for the frame size, the frame rate, and the quantization, respectively. The exponents $c_3$, $c_f$, and $c_q$ and the maximum power $P_{\text{max}}$ are the system specific parameters. Apparently, this model (high-level with timing $H_{1T}$) is similar to the processing time based model from Section II-D but incorporates more variables. Note that we are targeting general decoding systems that are not necessarily real-time constrained. Hence, the variables frame size and rate, which have a very high influence on the processing power in real-time systems, can show a much lower impact in our configuration.

In later work, Raoufi et al. [12] identified bitrate $b$ and intra refresh rate $\alpha$ (fraction of intra coded frames of all coded frames) as suitable variables to determine the processing power. To estimate the processing energy, we again multiply with the processing time and obtain

$$\hat{E} = (c_1 \cdot \alpha \cdot b + c_2 \cdot \alpha + c_3 \cdot b + c_4) \cdot t_{\text{dec}}, \quad (8)$$

where $c_1 ... c_2$ are the system specific parameters. This is the second high-level feature based model using the processing time ($H_{2T}$).

In a further step, we tried to modify the model such that it better fits the properties of an energy and not a power estimator. Therefore, we exchange the bitrate $b$ with a differently normalized variable, the mean bits per pixel $b_{\text{pixel}}$ and multiply the result with the complete number of pixels (the product of the number of frames $N$ with the frame size $S$) and obtain

$$\hat{E} = (c_1 \cdot \alpha \cdot b_{\text{pixel}} + c_2 \cdot \alpha + c_3 \cdot b_{\text{pixel}} + c_4) \cdot N \cdot S. \quad (9)$$

As an advantage, we do not need to measure the decoding time $t_{\text{dec}}$ on the decoding system to be able to estimate the energy. This model is referred to by $H2$.

As a last high-level model ($H1$) we tested the estimation accuracy of the model presented in [15]. It is built upon the variables bits per pixel $b_{\text{pixel}}$, number of frames $N$ and frame size $S$ and reads

$$\hat{E} = C + S \cdot N \cdot (\alpha \cdot \beta \cdot b_{\text{pixel}}^\gamma), \quad (10)$$

where the constants $C$, $\alpha$, $\beta$, and $\gamma$ are the system specific parameters.

All the models presented in this Section are summarized in Table I including their main properties.

III. ENERGY MEASUREMENTS

In order to obtain the energy required for decoding complete sequences, a dedicated test setup was constructed, capable of measuring the energy consumption of the different video decoding solutions. These measurements are used to train and validate the investigated energy models.

The test setup used to measure the energy consumption of a decoding device is shown in Figure 2. It consists of a voltage source, a high precision power meter (ZES Zimmer’s LMG95), and the decoding system (DEC).

To obtain the power consumption of a device we measure voltage across and current through the main supply jack such that the measured energy represents the combined energy consumption of all modules (CPU, RAM, periphery, ...) on the tested board. Furthermore, two measurements were conducted to determine the energy the CPU and the RAM consume. Therefore, we identified the corresponding supply pins on the schematics of the tested board. The voltage was measured across the input and the output of the CPU and RAM power supply, respectively. The current was determined indirectly by dividing the voltage drop across the induction at the input of the power supply by the internal resistance of the induction.

Figure 3 shows an example of the power a complete decoding system consumes (measured through the main supply jack including the main energy consumers CPU and RAM). The green curve depicts the power the system consumes in idle mode when no user process is running. It is not perfectly constant due to, e.g., memory refreshes and background processes. The blue curve shows the power consumption when a decoding process is started at about 0.5s. Here we can see that the power rises to a higher level until the decoder finishes at about 22s.

---

**Table I**

| Model | based on | # par. | # var. | Ex. required |
|-------|----------|--------|--------|--------------|
| (FA)  | bit stream features (accurate) | 90 | 90 | no |
| (FB)  | bit stream features (simple) | 27 | 27 | no |
| (PE)  | processor events | $\sim$ 13 | 2 | yes |
| (M)   | memory accesses | 2 | 2 | yes |
| (T)   | processing time | 2 | 1 | yes |
| (H1T) | high-level features, time | 7 | 4 | yes |
| (H2T) | high-level features, time | 4 | 3 | yes |
| (H3)  | high-level features | 4 | 4 | no |

---

Fig. 2. Measurement setup with voltage source $V_0$, decoding device (DEC), and power meter including an ampere meter (A) and a voltmeter (V).

Fig. 3. Power consumption of decoding system (a) (cf. Section IV-A) during the decoding process (blue) and the idle state (light green). The decoding starts at about 0.5s and ends at 22s.
If we now calculate the time-integral over the curves, we obtain the complete energy the decoding system consumes in the observed time interval. As we are only interested in the pure decoding energy \( E_{\text{dec}} \), we calculate the difference between both energies as

\[
E_{\text{dec}} = \int_{t=0}^{T} P_{\text{dec}}(t) \, dt - \int_{t=0}^{T} P_{\text{idle}}(t) \, dt,
\]

(11)

where the time interval \( T \) must be equal for both integrals, \( P_{\text{dec}}(t) \) is the power when the decoding system performs the decoding, and \( P_{\text{idle}}(t) \) is the power in idle mode. Visually, the resulting energy \( E_{\text{dec}} \) corresponds to the area between both curves.

To measure the energy consumption of an Intel CPU (see Section IV-A below) we used the Running Average Power Limit (RAPL) system \([28]\) which has been recently proven to return very accurate approximations of the true processing energy \([29]\). The energy values can be read from registers that are continuously updated. We obtain the energy of the complete decoding process by subtracting the energy value immediately before from the value immediately after the decoding process. In addition, we subtract the idle energy that we obtain by multiplying the mean processing time of the decoder with the mean idle power that we obtained in a further measurement. In our evaluation, we will use three energy values: Package which includes the energy consumption of the complete chip, Core which corresponds to the CPU cores, and Uncore which corresponds to the energy consumption of the RAM.

As the measured energies for both measurement setups are subject to different noises resulting from temperature variations, kernel processes, hardware interrupts, power meter accuracy, and other factors, we found that it is not sufficient to perform merely a single measurement for each bit stream. Hence, we perform a measurement series and incorporate a statistical test to ensure validity.

To this end, we perform a confidence interval test as proposed in \([30]\). Consider a test sequence consisting of \( m \) measurements, where we assume the samples to be normally distributed: The mean of these samples is \( \bar{x} \), and \( \sigma \) is the measurement’s standard deviation. Given these parameters, the real mean value \( \mu \) is located within probability \( \alpha \) inside the interval

\[
c_{\text{left}} = \bar{x} - \frac{\sigma}{\sqrt{m}} \cdot t_{\alpha}(m-1) < \mu < \bar{x} + \frac{\sigma}{\sqrt{m}} \cdot t_{\alpha}(m-1) = c_{\text{right}},
\]

(12)

where \( t_{\alpha}(m-1) \) denotes the critical \( t \)-value for \( m \) samples.

To make sure that the true mean value is not too far from the measured mean value, we check whether the calculated confidence interval is smaller than a constant fraction of the current mean value

\[
\Delta c = c_{\text{right}} - c_{\text{left}} = 2 \cdot \frac{\sigma}{\sqrt{m}} \cdot t_{\alpha}(m-1) < \beta \cdot \bar{x}.
\]

(13)

If the condition is not satisfied, we repeat the measurement until it is met. As parameters we chose \( \alpha = 99\% \) and \( \beta = 0.02 \). Doing so ensures that with a probability of at least 99\%, the true decoding energy is not lower than 0.99 times and not higher than 1.01 times the measured mean energy \( E_{\text{dec}} \). Note that for the measurement on the Intel CPU the measured values are subject to much higher variation than in the other measurement setup because no background processes were switched off. Hence, for this decoding system, we drop outlying values from the calculation of the mean energy.

IV. EVALUATION

In this section we verify the models for several different decoding systems (Subsection IV-A). The data set, i.e. the bit stream set that was evaluated, is given in Section IV-B. Section IV-C presents our evaluation methodology and Section IV-D analyzes the estimation accuracies for all tested decoding systems and all presented estimation methods.

A. Decoding Systems

We set up six different test systems to validate the estimation accuracy of the models. Since one focus is on energy estimation in embedded systems, we decided on the Pandaboard \([31]\) as a representative of a typical 32-bit ARM platform used in state-of-the-art smartphones and tablets. Three different software solutions were tested on this device. Furthermore, a PC featuring an Intel CPU was investigated aiming at the energy consumption of Desktop PCs or portable Tablet PCs. For the remaining two test systems, we selected field-programmable gate array (FPGA) platforms. On the first FPGA platform a software decoder was executed on a soft intellectual property (soft IP) core to replicate the energy consumption on embedded, non-ARM CPU architectures. The second platform featured a decoder written in a hardware description language (VHDL). The results to this test series are supposed to show if the model is also valid for common, energy efficient hardware architectures like application specific integrated circuits (ASICs), which were not available for our research.

Three software decoder solutions were executed on the Pandaboard featuring Ubuntu Server 12.04 32-bit as operating system. The board represents a typical, embedded, multimedia platform, equipped with an OMAP4430 SoC (System-On-Chip) \([32]\) with a 45nm feature size. The board incorporates two CPU cores on the SoC, each running at 1 GHz and a variety of additional peripheral units (wireless LAN, LCD, Camera, Universal Serial Bus (USB), HD Multimedia Interface (HDMI), Ethernet, etc.) that are commonly available on portable devices. The on-chip RAM is a 1GB, low power double data rate synchronous DRAM (LPDDR2). For our tests, we restricted the UNIX runlevel to 1 in order to keep the energy consumption noise of user-level processes and peripheral units to a minimum. The main properties of the software implementations are given in the following list:

(a) HM-13.0 software on the Pandaboard: The HM software is the reference implementation of the HEVC coder. We compiled the software on the Pandaboard using gcc for ARM with o3-optimization.

(b) CPU usage of the HM software: The measurement of the CPU aims at the same process as in system (a). In contrast, here we only measured the energy consumption of the CPU as explained in Section III to check if
the energy consumption of this item can be modeled separately.

(a<sub>RAM</sub>) **RAM usage of the HM software**: The same properties as for system (a<sub>CPU</sub>), but this time the measurements were performed for the RAM.

(b) **Libde265 on Pandaboard**: This is an open-source implementation of the HEVC coder designed for real-world applications [33]. We tested version v0.7 that was compiled using gcc.

(c) **FFmpeg single core on Pandaboard**: For our third software implementation, we tested the HEVC decoder provided in the FFmpeg multimedia framework [34], version 2.8. An interesting feature of this framework is its ability to perform multi core decoding. Hence, we split up our evaluation into single and dual core processing. For this system, the decoder is executed on a single core.

(d) **FFmpeg dual core on Pandaboard**: Here we used the same configuration as with the preceding system, except that we allowed dual core decoding. Note that no voltage or frequency scaling, which helps in optimizing the energy consumption, has been tested.

The Intel-based decoding system has the following properties:

(e) **HM-16.6 software on Intel i7**: For this test we used a standard desktop PC featuring an Intel i7-4790 Quadcore (3.6GHz with 16GB RAM). To obtain measurements from a realistic environment, we did not switch off any background processes but only disconnected the network. The operating system was CentOS 6.6. Similar to system (a), we give results for the complete chipset, the CPU (d<sub>CPU</sub>), and the RAM energy consumption (d<sub>RAM</sub>).

The main properties of the two FPGA-based systems are as follows:

(f) **Hardware implementation on Altera Stratix V FPGA**: In contrast to the aforementioned platforms, which are based on CPU cores, a completely hardwired HEVC decoder implementation was used to validate the energy modeling concept on hardware based decoders. This decoder is based on a pure VHDL implementation, which reflects a pipeline architecture consisting of three stages: entropy decoding, motion compensation, and deblocking/SAO. The stages are coupled via coding tree unit (CTU) double buffers, guaranteeing simultaneous processing at all stages. For memory access to the frame buffer and the reference frame memory, a 32-bit wide DDR3 memory interface is used, which is not supported by a cache, as is typical for other implementations and can be found in literature. The decoder is compatible with HM-15.0 and fully real-time capable for HEVC Main Profile @ Level 4.1. The decoder runs at a clock frequency of approx. 150 MHz and the bit stream interface is implemented on the basis of a simple hardware ethernet stack, which only supports User Datagram Protocol (UDP) packets using a simple streaming server on a standard PC as the sender. The output of the decoder features an HDMI interface for the connection to standard monitors. Further descriptions of the decoder can be found in [37].

B. Evaluation Sequences

For the evaluation of our model, we encoded 10 different sequences from the HEVC test set (class A to class F) with three different quantization parameters (QPs 10, 32, and 45) and four configurations (intra, lowdelay, lowdelay_P, and randomaccess). In this standard data set (960 bit streams), the low number of QPs was chosen to avoid an excessive duration of measurements. Therefore, system (a) was more thoroughly tested using an extended data set (2880 bit streams) with a higher number of QPs ranging from 5 to 50 in steps of 5. For all sets, one to eight frames were coded for each sequence. The sequences and their main properties are listed in Table II.

For the measurement of the Leon3 on the Altera Board (e), only sequences taken from classes B, C, D, and F were evaluated, due to the relatively small size of the RAM (613 bit streams). Furthermore, a different set of test sequences was evaluated for the hardware implementation (f) as it features some architectural constraints (412 bit streams). One of them is the fact that it can only decode and display sequences with HD-resolution (1920 × 1080 pixels). Besides, a QP lower than 20 and, depending on the content, QPs up to 35 could not be tested as the resulting bit rate was too high for the implemented entropy decoding engine. The list of sequences is given in Table III.
As a quality metric to rate the estimation performance of the models we choose the relative estimation error as

$$\varepsilon = \frac{\hat{E}_{\text{dec}} - E_{\text{dec}}}{E_{\text{dec}}},$$

where $\hat{E}_{\text{dec}}$ is the estimated and $E_{\text{dec}}$ the measured (true) decoding energy. This approach returns more meaningful results than using the absolute error as we aim at estimating the decoding energy accurately independent from the sequence resolution and length. Then, we average the estimation error for a given decoding system and a given model over the measured bit stream set by

$$\bar{\varepsilon} = \frac{1}{M} \sum_{m=1}^{M} |\varepsilon_m|,$$

where $m$ is the bit stream index and $M$ the total number of evaluated streams in the corresponding data set. By averaging over the absolute value of the relative error we obtain the mean value of the deviations.

All the steps that are performed to obtain these errors are summarized in Figure 4. In the first step, to determine the model parameter values (i.e. the specific energies), for each decoding system and each model we perform a least-squares fit using a trust-region-reflective algorithm as presented in [38]. As an input we use the measured energies for a subset of the sequences (the training set) and their corresponding variables, i.e. the sequence dependent feature numbers. As an output we obtain the least-squares optimal parameters (i.e. the optimal specific energies) for the input training set, where we train the parameters such that the mean relative error as shown in (15) is minimized. These model parameters are then used to validate the accuracy of the model on the remaining validation sequences.

The training and validation data set is determined using a 10-fold cross-validation as proposed in [39]. In this technique, we randomly divide the complete set of measured energies into 10 approximately equally sized subsets. Then, for each subset, we use the other 9 subsets to train the models as explained above. The trained parameters are then used to validate the remaining subset by calculating the relative estimation errors (cf. (14)) for all sequences.

During our investigations we observed that the estimation accuracy of the models highly depends on the used video sequences. Particularly, we noticed that high-resolution sequences with a large number of frames are estimated much more accurately than short sequences with a low resolution. Hence, to make sure that comparisons performed in this section are fair, we only compare estimation errors for the exact same set of measured video data. We perform the analysis on frame level as all presented models perform sufficiently well for large sequences. Frame-level values are obtained by subtracting the measured energy of a sequence containing $n-1$ frames from the energy of the corresponding sequence containing $n$ frames. Note that as a consequence, reported estimation errors from literature may differ significantly from those presented in this publication.

As shown in Section V-B we used different data sets for different decoding solutions. Hence, it is not possible to
directly compare the estimation error for different decoding systems. As a counter measure we evaluate the decoding process of each data set on system (a) such that the relative estimation performance can be compared to this system.

D. Discussion

Due to the high amount of data we split the discussion of the results into three parts. First, we compare the estimation errors of the different models based on decoding system (a) to point out their strengths and weaknesses. Second, we talk about the different decoding systems and how accurately they can be modeled by the given approaches. Third, further observations are summarized.

1) Model Performance: The estimation errors of all models for system (a) are summarized in Table IV. Looking at the average estimation errors of models $FA$ and $FS$ we can see that in general, they perform best (average errors smaller than 10%), which can be explained by the high amount of parameters. As both models show a similar estimation error for all decoding systems and model $FS$ requires fewer modeling parameters, we will only evaluate model $FS$ in the following.

Generally, all the models using the processing time ($T$, $H1_T$, and $H2_T$) return similar results for all decoding systems. Sound estimations (around 6% which is close to the errors of models $FA$ and $FS$) are especially obtained for decoding device (a). In contrast, modeling the RAM of system (a) only works well with model $H2_T$ (20.04%), which can be explained by the fact that this model takes into account the fraction of intra coded frames which has a direct influence on the memory usage (inter frames require more memory access to reference frames). For the RAM, the other decoding time based models fail which can be explained by, e.g., the influence of the RAM’s unknown initial state. Hence, in the following, we will only evaluate model $H2_T$ as in general, it returns the best results.

Model $PE$ returns higher estimation errors than the decoding time based models (8% in comparison to 6% for system (a)). As it additionally requires a very complex profiling on the decoding system, the decoding time based approaches seem to be more convenient in practical use. The values for model $M$ indicate that even a dedicated memory model does not estimate the memory energy more accurately (18.54%) than the proposed models $FA$ and $FS$ (around 16%) which can be explained by the simplicity of the model. Furthermore, the memory variables (reads and writes) seem to have a very high correlation with the complete energy as estimation errors for the systems (a) and ($a_{CPU}$) are below 11%.

Considering the high-level models $H2$ and $H3$, the estimation errors are significantly higher than the other models (15% – 20% in comparison to less than 9% for system (a)). Furthermore, model $H3$ returns better results than model $H2$ (around 5% lower estimation error).

2) Decoding Systems: Table V gives the mean estimation errors for decoding systems (b) to (d). First of all, considering the Pandaboard decoders (b) and (c), we can see that their estimation errors are comparable to the values of (a). In contrast, the time-based model $H2_T$ fails for system (c) (value greater than 14%). Furthermore, we can see that the high-level models $H2$ and $H3$ are more accurate in modeling the Intel system than the decoding time based model $H2_T$ (around 20% in comparison to more than 30%), which indicates that processing time is an unsuitable predictor for complex instruction set (CISC) architectures.

Considering the energy consumption for CPU and RAM of systems (a) and (d) as shown in Tables IV and VI we can see that the CPU estimates are sound. In contrast, the estimation of the RAM is weak as its error is higher than 10% and 50%, respectively. Apparently, the influence on the combined error of (a) and (d) is rather low which can be explained by the RAM occupation which is less than 10% of the complete energy consumption for both systems, as indicated by our measurements. Please note that as stated in Section III we only consider the additional processing energy, the RAM occupation of the complete energy is much higher when the idle energies of the RAM and the CPU are included.

The estimation errors for the FPGA-based systems (e) and (f) are given in Tables VI and VII respectively. For system (e) we can see that decoding on the SPARC returns similar estimation errors as system (a). The high-level models perform worse in this case because only low-resolution sequences were tested. Estimating the hardware decoder (f) returns rather high estimation errors (more than 14%). This observation has two
TABLE VI
Mean estimation errors for decoding systems (a) and (f). The data set consists of the sequences from Table II that were small enough to be decoded on the FPGA.

| FS | H2_T | H2 | H3 |
|----|------|----|----|
| (a) | 6.69% | 7.38% | 45.75% | 42.20% |
| (c) | 6.07% | 8.77% | 59.10% | 34.09% |

TABLE VII
Mean estimation errors for decoding systems (a) and (f). The video data set consists of the HD sequences from Table III.

| FS | H2 | H3 |
|----|----|----|
| (a) | 6.38% | 14.55% | 11.00% |
| (f) | 14.89% | 18.32% | 27.51% |

reasons: First, the fraction of the RAM on the complete power consumption is higher than for the software based systems (about 30% as indicated by measurements using the tool Power Monitor [40]). Second, the structure of such an implementation is completely different from a software decoder such that a different model that respects the different characteristics may be more suitable. Unexpectedly, the high-level model $H_2$ performs relatively well (18% estimation error) which indicates that the fraction of intra coded frames is an important factor in the energy consumption of this hardware implementation.

3) Further Observations: To show that the tested models are independent from the QP, we tested system (a) for a higher number of different QPs (QPs 5 to 50 in steps of 5). The resulting estimation errors turned out to be very close to the values given in Table IV such that our evaluation method using only three QP values is confirmed.

Next, we would like to discuss the results shown in Table VIII. Here, we can see how the estimation errors change when using sequences containing multiple frames. First, we can observe that the estimation errors drop significantly (in average the error is halved for all tested models and decoding systems). This can be explained by the law of large numbers where estimation inaccuracies are averaged. Particularly, we can see that sound estimations can even be obtained for the RAM (model FS lower than 5%). For the hardware implementation (system (f)) the mean error does not change significantly in comparison to the single frame approach.

Finally, to show that our results are consistent, we would like to discuss reported values from literature. Basically, these values are close to the values given in Table VII that correspond to multiple frame sequences (e.g., models FS, T, H3, H1T). Intuitively, this corresponds to our expectation as in related work, only sequences containing multiple frames were tested. For the feature based models, we could even achieve a lower estimation error (3.63% in [18]) which is caused by the more sophisticated training method. In addition, reported errors for model PE correspond to our findings (more than three quarters of the tested sequences in [14] showed an estimation error between 5 – 10% where we found a mean error of $\sim 8\%$). In contrast, Raoufi et al. reported estimation errors of less than 1% (models $H2$ and $H2_T$), which is much better than our results. However, they used an H.264 decoder and only tested a single sequence such that a lower error can be expected.

V. Conclusion

In this paper we proposed a bit stream feature based model and revisited some models capable of estimating the required decoding energy for a given HEVC-coded bit stream. We tested the models meticulously for different software solutions, one hardware implementation, and processing devices with a large amount of test sequences to obtain meaningful estimation errors. As a result we have seen that best results can be obtained using the proposed simple feature based model using 20 parameters and that software decoder solutions can be best modeled. Accepting estimation errors of up to 20% the model can also be applied to hardware based decoders.

In future work, we plan to validate, test, and adapt the model for specific hardware decoders like ASICs. Furthermore, we will utilize the feature based model inside the Rate-Distortion-Optimization process to encode sequences such that the decoding energy can be minimized. Another application would be to provide a real time task scheduler with the gathered information. As the energy estimation can be calculated before the particular decoding takes place, for instance in a pipelined decoder structure, sophisticated power saving strategies can be applied to software and hardware based decoder systems with the presented results.

APPENDIX

The Bit Stream Feature Set for the Feature Based Model

The bit stream features used in models FA and FS are listed in Table IX. The table indicates how the feature numbers can be derived and to which model they belong.

The feature label helps to elucidate the meaning of the feature. The column “Depths” gives information about the depths at which the feature can occur. The columns “Subclause”, “Condition for syntax element or variable”, and “Inc” provide information about the derivation of the feature numbers. The last two columns “FS” and “FA” indicate whether the feature is used for the simple or the accurate model (see Section II-A), respectively.
First, the column “Depths” in Table IX specifies whether the feature numbers are counted for the individual depths of the quadtree decomposition. In this context, depth 0 stands for a $64 \times 64$ block and goes down to a block size of $4 \times 4$ at depth 4. “all” specifies that the feature is counted at every depth.

The following explanation is directly related to the Recommendation ITU-T H.265 [22]. The column labeled “Subclause” specifies at which point the counter of the feature number can be placed during the parsing process, where the subclause refers to the subclause in the Recommendation. Furthermore, the 5th column “Condition for syntax element or variable” describes the syntax element or variable that must be checked to determine whether the number shall be increased. If there is a checkmark in column “Inc”, the feature number can simply be incremented so long as the condition described in the 5th column is met. For instance, the number $n_{\text{coeff}}$ is increased every time the significant_coeff_flag is set during the parsing process described in Subclause 7.4.9.11 in the Recommendation [22].

The remaining feature numbers without a checkmark in column “Inc” are derived as follows:

- $E_0$: As this feature describes the initialization of the decoding process, it always occurs once for each bit stream. Hence, its number is constantly $n_{E_0} = 1$.

- fracpelVer: This feature describes the filtering process of one fractional luma pel in vertical direction. Each time the given condition (the % sign denotes the modulo-operator) is met during the parsing of the given subclause, the number $n_{\text{fracpelVer}}(d)$ at the current depth $d$ has to be increased by the number of luma pels to be filtered. In terms of the variables used in the standard the equation reads

$$n_{\text{fracpelVer}}(d) = n_{\text{fracpelVer}}(d) + n_{\text{PbW}} \cdot n_{\text{PbH}}, \quad (16)$$

where $n_{\text{PbW}}$ describes the number of luma pels in a horizontal and $n_{\text{PbH}}$ in a vertical orientation in the current prediction unit (PU).

- fracpelHor: To derive this number, the same equation holds as for vertical filtering:

$$n_{\text{fracpelHor}}(d) = n_{\text{fracpelHor}}(d) + n_{\text{PbW}} \cdot n_{\text{PbH}}, \quad (17)$$

Note that any filtering performed in both vertical and horizontal directions (denoted by the condition in brackets) must be checked. In this case, further horizontal filtering operations must be considered as for the subsequent vertical filtering, horizontally filtered fractional pels outside of the current PU have to be calculated. We consider this fact by

$$n_{\text{fracpelHor}}(d) = n_{\text{fracpelHor}}(d) + 6 \cdot n_{\text{PbW}}, \quad (18)$$
as six additional rows of fractional pels are required, three above and three below the current PU.

- fracpelAvg: This feature number comprises all horizontal and vertical luma pel filterings:

$$n_{\text{fracpelAvg}} = \sum_{d=0}^{3} n_{\text{fracpelVer}}(d) + n_{\text{fracpelHor}}(d). \quad (19)$$

- chrHalfpel: As the chroma pels are subsampled, we must consider the case in which the motion vector points to a chroma-half pel position (which is a full pel position for luma samples). Thus, each time the condition is true we apply the following equation:

$$n_{\text{chrHalfpel}}(d) = n_{\text{chrHalfpel}}(d) + \frac{n_{\text{PbW}}}{2} \cdot \frac{n_{\text{PbH}}}{2}. \quad (20)$$

Evaluations showed that a further decomposition into horizontal and vertical direction as well as the calculation of outlying pels has a minor impact on the estimation accuracy so that we neglect these possibilities.

- bi: This feature number counts the number of bipredicted $4 \times 4$ blocks. If the condition is met, it is calculated as

$$n_{\text{bi}} = n_{\text{bi}} + \frac{n_{\text{PbW}}}{4} \cdot \frac{n_{\text{PbH}}}{4}. \quad (21)$$

- MVD (motion vector difference): If the given condition is met, this feature number is increased by

$$n_{\text{MVD}} = n_{\text{MVD}} + \log_2(\text{abs_mvd_minus2} + 2). \quad (22)$$
The logarithm of the value was chosen due to the exponential properties of the Exp-Golomb-Code that was used to code the motion vector difference [41]. The real parsing energy is assumed to be nearly linear to this expression:

$$n_{\text{val}} = n_{\text{val}} + \log_2(\text{coeff_abs_level_remaining} + 2). \quad (23)$$

- Tr: This feature comprises all transformation processes depending on the transform size. Hence, depth 1 relates to a $32 \times 32$ transform, depth 2 to a $16 \times 16$ transform, and so on. Hence, if a coded block flag (CBF) is set into account.

- SAO_allComps: As a final feature number $n_{\text{SAO_allComps}}$ is incremented if all color components are filtered using SAO. Measurements showed that in this case less energy is required in contrast to the processing of single color components which is reflected in a negative value of the specific energy.

\[\text{Equation 23 can be approximated using fixed point arithmetics. In our implementation we chose to use the position of the highest nonzero bit of abs_mvd_minus2 + 2 to approximate the logarithm. Furthermore, if the bit next to the highest bit is also set, we add a refining value of } \log_2(1.5) = 0.585.\]
### TABLE IX

Bit stream features used to estimate the energy consumption of a video decoder. The first column shows the feature ID, the second column its label. If the label is followed by (d), the feature is depth dependent and defined for the depths shown in column “Depths”. The next three columns (“Subclause” to “Inc”) give information about the position and the condition of the corresponding feature number counters. The checkmark in the columns FS and FA state if the feature is used in the simple and accurate feature based model, respectively.

| ID | Feature label | Depths | Subclause | Condition for syntax element or variable | Inc | FS | FA |
|----|---------------|--------|-----------|------------------------------------------|-----|----|----|
| 1  | FS           | -      | -         | slice_type == 1                          | -   | ✓  | ✓  |
| 2  | Islice       | -      | 7.4.7.1   | slice_type == P || slice_type == B      | ✓   | ✓  | ✓  |
| 3  | PBitslice    | -      | 7.4.7.1   | prev_intra_luma_pred_flag == 0          | ✓   | ✓  | ✓  |
| 4  | intraCU      | all    | 7.4.9.3   | pred_mode_flag == 1                      | ✓   | ✓  | ✓  |
| 5  | pla(d)       | 1.4    | 8.4.4.2.1 | IntraPredModeY == 0                      | ✓   | ✓  | ✓  |
| 6  | dc(d)        | 1.4    | 8.4.4.2.1 | IntraPredModeY == 1                      | ✓   | ✓  | ✓  |
| 7  | hvd(d)       | 1.4    | 8.4.4.2.1 | IntraPredModeY ∈ {2, 10, 26, 34}        | ✓   | ✓  | ✓  |
| 8  | ang(d)       | 1.4    | 8.4.4.2.1 | IntraPredModeY ∈ {3, 33, 10, 26}        | ✓   | ✓  | ✓  |
| 9  | all(d)       | 1.4    | 8.4.4.2.1 | always                                   | ✓   | ✓  | ✓  |
| 10 | noMPM        | all    | 7.4.9.5   | prev_intra_luma_pred_flag == 0          | ✓   | ✓  | ✓  |
| 11 | skip(d)      | 0.3    | 7.4.9.5   | cu_skip_flag == 1                        | ✓   | ✓  | ✓  |
| 12 | merge(d)     | 0.3    | 7.4.9.5   | merge_flag == 1 && PartMode == 0         | ✓   | ✓  | ✓  |
| 13 | mergeSMP(d)  | 0.3    | 7.4.9.6   | merge_flag == 1 && PartMode ∈ {1, 2}     | ✓   | ✓  | ✓  |
| 14 | mergeAMP(d)  | 0.2    | 7.4.9.6   | merge_flag == 1 && PartMode ∈ {4, 5, 6, 7} | ✓   | ✓  | ✓  |
| 15 | inter(d)     | 0.3    | 7.4.9.6   | merge_flag == 0 && PartMode == 0         | ✓   | ✓  | ✓  |
| 16 | interSMP(d)  | 0.3    | 7.4.9.6   | merge_flag == 0 && PartMode ∈ {1, 2}     | ✓   | ✓  | ✓  |
| 17 | interAMP(d)  | 0.2    | 7.4.9.6   | merge_flag == 0 && PartMode ∈ {4, 5, 6, 7} | ✓   | ✓  | ✓  |
| 18 | interCU(d)   | 0.3    | 7.4.9.5   | CuPredMode != MODE_INTRA && cu_skip_flag == 0 | ✓   | ✓  | ✓  |
| 19 | fracPEhor(d) | 0.3    | 8.5.3.3.1 | mvLX[0] % 4 != 0 (&& mvLX[1] % 4 != 0) | ✓   | ✓  | ✓  |
| 20 | fracPEver(d) | 0.3    | 8.5.3.3.1 | mvLX[1] % 4 != 0 | ✓   | ✓  | ✓  |
| 21 | fracPEavg(d) | all    | 8.5.3.3.1 | mvLX[0] % 4 != 0 | ✓   | ✓  | ✓  |
| 22 | chHalfpel(d) | 0.3    | 8.5.3.3.1 | mvLX[0] % 8 == 4; mvLX[1] % 8, prevFlagL0 == predFlagL1 | ✓   | ✓  | ✓  |
| 23 | bi            | all    | 8.5.3.2   | predFlagL0 == predFlagL1 | ✓   | ✓  | ✓  |
| 24 | MVD           | all    | 7.4.9.9   | abs_mvd_greater1_flag == 1              | ✓   | ✓  | ✓  |
| 25 | coeff        | all    | 7.4.9.11  | significant_coeff_flag == 1             | ✓   | ✓  | ✓  |
| 26 | coeffg1      | all    | 7.4.9.11  | coeff_abs_level_greater1_flag == 1      | ✓   | ✓  | ✓  |
| 27 | CSBF         | all    | 7.4.9.11  | coded_sub_block_flag == 1 && ( xS, yS )!= (0, 0) | ✓   | ✓  | ✓  |
| 28 | val          | all    | 7.4.9.11  | coeff_abs_level_remaining                | ✓   | ✓  | ✓  |
| 29 | TrIntraY(d)  | 1.4    | 7.3.8.10  | CuPredMode == MODE_INTRA && cbf_luma == 1 | ✓   | ✓  | ✓  |
| 30 | TrIntraC(d)  | 1.4    | 7.3.8.10  | CuPredMode == MODE_INTRA && cbf_luma == 1 | ✓   | ✓  | ✓  |
| 31 | TrInterY(d)  | 1.4    | 7.3.8.10  | CuPredMode != MODE_INTRA && cbf_luma == 1 | ✓   | ✓  | ✓  |
| 32 | TrInterC(d)  | 1.4    | 7.3.8.10  | CuPredMode != MODE_INTRA && cbf_luma == 1 | ✓   | ✓  | ✓  |
| 33 | Tr(d)        | 1.4    | 7.3.8.10  | cbf_luma == 1; cbfCb == 1; cbfCr == 1   | ✓   | ✓  | ✓  |
| 34 | TSF          | 4      | 7.4.9.11  | transform_skip_flag == 1                | ✓   | ✓  | ✓  |
| 35 | BS0          | all    | 8.7.2.4   | BS == 0                                 | ✓   | ✓  | ✓  |
| 36 | BS1          | all    | 8.7.2.4   | BS == 1                                 | ✓   | ✓  | ✓  |
| 37 | BS2          | all    | 8.7.2.4   | BS == 2                                 | ✓   | ✓  | ✓  |
| 38 | BS3          | all    | 8.7.2.4   | always                                 | ✓   | ✓  | ✓  |
| 39 | SAO_Y_BO     | 0      | 7.4.9.3   | SaoTypeIdx[Y] == 1                     | ✓   | ✓  | ✓  |
| 40 | SAO_Y_EO     | 0      | 7.4.9.3   | SaoTypeIdx[Y] == 2                     | ✓   | ✓  | ✓  |
| 41 | SAO_Y        | 0      | 7.4.9.3   | SaoTypeIdx[Y] != 0                     | ✓   | ✓  | ✓  |
| 42 | SAO_C_BO     | 0      | 7.4.9.3   | SaoTypeIdx[Cr] == 1; SaoTypeIdx[Cr] == 1 | ✓   | ✓  | ✓  |
| 43 | SAO_C_EO     | 0      | 7.4.9.3   | SaoTypeIdx[Cr] == 2; SaoTypeIdx[Cr] == 2 | ✓   | ✓  | ✓  |
| 44 | SAO_C        | 0      | 7.4.9.3   | SaoTypeIdx[Cr] != 0; SaoTypeIdx[Cr] != 0 | ✓   | ✓  | ✓  |
| 45 | SAO_allComps | 0      | 7.4.9.3   | SaoTypeIdx[Cr] && SaoTypeIdx[Cr] && SaoTypeIdx[Cr] | ✓   | ✓  | ✓  |
