Investigations on the bias temperature stabilities of oxide thin film transistors using In–Ga–Zn–O channels prepared by atomic layer deposition

So-Jung Yoon, b Nak-Jin Seong, b Kyujeong Choi, b Woong-Chul Shin b and Sung-Min Yoon b, a

Bias temperature stress stabilities of thin-film transistors (TFTs) using In–Ga–Zn–O (IGZO) channels prepared by the atomic layer deposition process were investigated with varying channel thicknesses (10 and 6 nm). Even when the IGZO channel thickness was reduced to 6 nm, the device exhibited good characteristics with a high saturation mobility of 15.1 cm² V⁻¹ s⁻¹ and low sub-threshold swing of 0.12 V dec⁻¹. Excellent positive and negative bias stress stabilities were also obtained. When positive bias temperature stress (PBTS) stability was tested from 40 to 80 °C for 10⁴ s, the threshold voltages (V_th) of the device using the 6 nm-thick IGZO channel shifted negatively, and the V_th shifts increased from −0.5 to −6.9 V with the increasing temperature. Time-dependent PBTS instabilities could be explained by a stretched-exponential equation, representing a charge-trapping mechanism.

Introduction

Amorphous In–Ga–Zn–O (a-IGZO) thin films are the most promising channel materials for oxide semiconductor thin-film transistors (TFTs), which have drawn attention due to their high mobility and optical transparency. 1,2 For the next-generation displays employing oxide TFT back-planes, the method used for the deposition of the a-IGZO thin films can be a critical factor governing the performance parameters such as higher resolution, large-area uniformity, and better device stability with a higher degree of form factor including ultra-thin and flexible structures. 3,4 Atomic layer deposition (ALD) has recently been reported as a replacement for the conventional sputtering method for fabricating a-IGZO thin films. 5,6 Radio-frequency magnetron sputtering has been the backbone for developing a-IGZO back-plane devices during the recent mass production of active-matrix organic light emitting diode (AMOLED) displays, but plausible plasma damages and high-temperature post-annealing processes may deteriorate the process margins from achieving higher performance and wider application fields. Furthermore, since ALD is dominated by a self-limiting growth mechanism, film thickness and composition can be precisely controlled even on large-area substrates, and its good step coverage with excellent film conformity can be extremely beneficial in various applications. 7,8 To exploit the advantages of these remarkable features of the ALD process, various oxide semiconductors, such as ZnO, 9,10 In–O, 11 In–Zn–O, 12 and Zn–Sn–O, 12 have been prepared by the ALD process for TFT applications. TFTs with ALD-grown ZnO channels have been extensively investigated during the early developmental stages of oxide TFTs. However, they have exhibited critical disadvantages in securing device uniformities owing to the poly-crystalline natures of the ALD ZnO thin films. Furthermore, the device shows low mobility and poor bias-temperature stress instability. Alternatively, even with other amorphous oxide compositions prepared by the ALD process, high performance and robust stability cannot be guaranteed at the same time. Meanwhile, a-IGZO is regarded as the most well-designed composition for device applications. Thus, if we can prepare the a-IGZO films by ALD while keeping the material benefits of a-IGZO, it can provide a possibility to extend the applications of IGZO-TFTs due to the advantages of the ALD process.

We have previously reported the device characteristics of ALD-grown IGZO-TFTs and their temperature dependence during the ALD process. 7 When a-IGZO was prepared at an ALD temperature of 150 °C, the device exhibited good characteristics including a carrier mobility of 10.4 cm² V⁻¹ s⁻¹ at the saturation region and robust stability. This could be significant in developing ALD as a promising deposition method for a-IGZO thin films. To thoroughly exploit the merits of the ALD process, it is important to investigate the device stabilities of the fabricated TFTs. While several studies have been carried out on sputter-deposited IGZO TFTs against bias and illumination stresses, 16,17 limited information is available on the device stabilities when the active channel of a-IGZO is prepared by the ALD process.

Thus, the main objective of this study is to carefully evaluate the device stabilities of TFTs using a-IGZO channels prepared by ALD under positive-bias stress (PBS), negative-bias stress (NBS),
and positive-bias-temperature stress (PBTS). We fabricated top-gate TFTs using the a-IGZO channels, and their film thicknesses were varied to 10 and 6 nm to verify the channel thickness dependence. In addition, the PBTS instabilities of these devices were also compared with those of TFTs using sputter-deposited IGZO channels. This study provides guidelines on the reliability of devices using ALD IGZO TFTs, as they are critical for practical applications.

Experimental section

Top-gate ALD-IGZO TFTs were fabricated on 150 nm-thick indium-tin oxide (ITO) source/drain (S/D)-patterned glass substrates. The IGZO channel layers were prepared by ALD process, in which the deposition temperature was fixed at 150 °C. To investigate the dependence of channel thickness on device stabilities, IGZO film thicknesses were varied to 10 and 6 nm by controlling the number of ALD super-cycles to 50 and 30, respectively. Indium-gallium single precursor, diethyl zinc (DEZ), and ozone (O3) were chosen as the precursors for In–Ga, Zn, and oxygen, respectively. The atomic ratio of In : Ga : Zn in the IGZO film was found to be approximately 1 : 1 : 3. A 9 nm-thick Al2O3 layer was successively deposited as a protective layer at 150 °C by the ALD process using trimethylaluminum (TMA) and water vapor (H2O) as Al and oxygen sources, respectively. The protective and the IGZO channel layers were patterned using a diluted hydrofluoric acid-based (DHF) wet etchant. Then, a 100 nm-thick Al2O3 layer as a gate insulator was also deposited at 150 °C using ALD. Finally, the gate electrodes and S/D pads were patterned by a lift-off process with a 150 nm-thick ITO layer deposited at room temperature by DC sputtering. A post-annealing process was carried out for all the fabricated IGZO TFTs at 180 °C for 1 hour in the presence of oxygen.

Results and discussions

The electronic natures of the ALD-grown IGZO thin films were initially investigated before the evaluation on the device characteristics. To examine the temperature-dependent electrical properties and the IGZO channel thickness dependences, the variations in electrical conductivities (σ) were calculated from the obtained sheet resistance (Rσ) values, as shown in Fig. 2. IGZO films were prepared by insulating SiO2/Si substrates for in situ four-point probe measurements. The measurement temperature was altered from 50 to 250 °C in both forward and reverse directions, and the ramping rate was set at 5 °C min. The initial values of σ were approximately 10−8 S cm−1 and did not show any remarkable differences until the measurement temperature approached 95 °C. In this temperature range, the IGZO films showed near-insulating characteristics, and carriers were not transported by electronic conduction. Noticeably, both films showed dramatic changes in σ at particular temperatures, which were estimated to be approximately 96 and 126 °C for the IGZO thin films with thicknesses of 10 and 6 nm, respectively. Above these

![Fig. 1](image1.png)

**Fig. 1** (a) Schematic cross-sectional view and (b) microscopic image of the fabricated device. (c) Photo image of the transparent IGZO TFT.

![Fig. 2](image2.png)

**Fig. 2** Variations in in situ temperature-dependent electrical conductivities for the ALD-grown IGZO films with different film thicknesses in an Arrhenius plot. The substrate temperature was swept in the range from 50 to 250 °C with a ramping rate of 5 °C min.
temperatures, the $\sigma_c$ values of both films increased with the increasing temperature, which suggested that the IGZO films showed typical semiconducting behavior.\textsuperscript{20,21} Then, marked variations in $\sigma_c$ between the films disappeared above 190 °C, and the $\sigma_c$ values were almost constant for both the films when the measurement temperature returned to RT. To further discuss these results, we calculated the activation energies ($E_A$) for the conduction behaviors using the Arrhenius equation. The values of $E_A$ obtained from the temperature-dependent conduction regions during the forward temperature sweeps were calculated to be approximately 1.85 and 4.90 eV for the IGZO films with thicknesses of 10 and 6 nm, respectively. A larger value of $E_A$ means that higher energy will be required to activate the conduction carriers. It was found that the $\sigma_c$ values obtained when the temperature finally rose to 250 °C increased with the increasing IGZO thickness. The high $\sigma_c$ value of the film could be closely related to the large quantity of defect-assisted conduction carriers within the film. Thus, the IGZO channel thickness can be expected to influence TFT characteristics such as conduction carrier mobility and device stability of ALD-IGZO TFTs.

Fig. 3(a) shows drain current ($I_{DS}$) – gate voltage ($V_{GS}$) characteristics and gate leakage currents ($I_{GS}$) of the fabricated TFTs having different thickness of 10 and 6 nm using ALD-IGZO channels. $V_{GS}$ was increased from −20 to 20 V in both forward and reverse directions, and the drain voltages ($V_{DS}$) were set as 0.5 and 5.5 V. Both TFTs showed excellent transfer characteristics without hysteresis behaviors. For the 10 nm-thick IGZO device, the carrier mobility at the saturation region ($\mu_{sat}$) and subthreshold swing (SS) were measured to be 14.2 cm$^2$ V$^{-1}$ s$^{-1}$ and 0.18 V dec$^{-1}$, respectively; the same device parameters for the 6 nm-thick IGZO device were found to be 15.1 cm$^2$ V$^{-1}$ s$^{-1}$ and 0.12 V dec$^{-1}$, respectively. These results suggested that ALD-IGZO TFTs exhibited good performances with high $\mu_{sat}$ and low SS. The transfer characteristics of ALD IGZO TFTs also showed excellent device-to-device uniformity and reproducibility. The averages and standard deviations of $V_{TH}$ and $\mu_{sat}$ of the 6 nm-thick IGZO TFTs were 2.57 ± 0.44 V and 15.1 ± 0.53 cm$^2$ V$^{-1}$ s$^{-1}$, respectively. Fig. 3(b) shows $I_{DS}$ – $V_{DS}$ output characteristics of the 6 nm-thick IGZO TFTs. $V_{DS}$ was swept from 0 to 10 V at various $V_{GS}$ conditions of −3, 0, 3, 6, and 9 V, and TFTs exhibited good ohmic behaviors in the linear regions without current crowding. Furthermore, excellent gate-bias modulation of the drain current and hard saturation operations could also be observed in the saturation regions. The obtained values for $I_{DS}$ were consistent with those estimated for the transfer characteristics of IGZO TFTs.

Prior to the evaluations of the device stabilities, we investigated and compared the trap densities in the channel mid-gap regions for the devices using ALD IGZO channels with different thicknesses. The transfer characteristics of both TFTs were measured with the variations in measurement temperatures from 298 to 373 K, as shown in Fig. 4(a) and (b). The $V_{TH}$ values of oxide TFTs generally shift negatively with the increasing temperature because of thermally activated free electrons from the band gap of the channel. The conducting free electrons may originate from the electron transitions within the band gap and the generation of oxygen vacancies. Thermally activated free electrons may be transferred from shallow and/or deep trap sites to beneath the conduction band. Furthermore, more free electrons can be generated along with oxygen vacancies induced by thermal excitation.\textsuperscript{22,23} The temperature-dependent $V_{TH}$ shifts of ALD-IGZO TFTs were examined to be only −1.0 and −1.2 V when the IGZO channel thicknesses were varied to 10 and 6 nm, respectively. The SS values slightly increased with the increasing temperature, whereas there was no marked change in the $\mu_{sat}$ values. To estimate the differences in the density of states within the channels for both TFTs, the $E_A$ values for the $V_{TH}$ shifts in the subthreshold region and their decreasing rates were calculated as a function of gate voltage from the Arrhenius plot using eqn (1), as shown in Fig. 4(c).

\[ I_D = I_{DS}\exp\left(-\frac{E_A}{kT}\right) \]

where $I_{DS}$, $k$, and $T$ are the prefactor, Boltzmann constant, and the absolute temperature, respectively.\textsuperscript{24} For the TFT using 10 nm-thick IGZO channel, the maximum $E_A$ was 0.76 eV at $V_{GS}$ of −1.8 V, which corresponded to the highest energy barrier for the trapped electrons. The maximum $E_A$ (1.31 eV) for the 6 nm-thick IGZO channel device was observed at $V_{GS}$ of −2.0 V. From these results, we estimated the decreasing rates of $E_A$ values to be 0.59 and 0.93 eV V$^{-1}$ when the IGZO channel thickness was varied to 10 and 6 nm, respectively; these results are related to the density of states located in the band gap. Since a faster decreasing rate means lower total trap density including the bulk and interface.

**Fig. 3** (a) Comparisons of the $I_{DS}$–$V_{GS}$ transfer characteristics and $I_{GS}$ gate leakage currents between the devices using ALD IGZO channels with thicknesses of 6 and 10 nm. (b) $I_{DS}$–$V_{DS}$ output characteristics for the TFT using 6 nm-thick IGZO channel.
trap densities, the analysis of $V_{GS}$-dependent $E_A$ and its variations can provide insights to improve the reliability of devices using IGZO TFTs.\textsuperscript{24}

Consequently, even when the IGZO channel thickness was reduced to 6 nm, the overall device characteristics could be enhanced compared to those of the device with 10 nm-thick channel. Thus, the operation stabilities of the devices fabricated with 6 nm-thick a-IGZO channels were preferably evaluated for gate bias and temperature stresses. Fig. 5(a) and (b) show the positive and negative gate bias stress (PBS and NBS) stabilities

---

**Fig. 4** Changes in the transfer characteristics with different channel thickness of the (a) 10 nm-thick and (b) 6 nm-thick IGZO TFTs with measurement temperature variations from 298 to 373 K. (c) Variations in activation energy as a function of $V_{GS}$ for the IGZO TFTs with different IGZO channel thicknesses of 10 and 6 nm.

**Fig. 5** Variations in $I_{DS}$-$V_{GS}$ curves for the TFT using 6 nm-thick IGZO channel with the time evolution under (a) PBS, (b) NBS, PBTS at (c) 40, (d) 60, and (e) 80 °C.
when a voltage of +20 or −20 V was continuously applied to the gate terminal for 10^4 s. The shift of \( V_{\text{TH}} \) (\( \Delta V_{\text{TH}} \)) was measured to be −0.1 V under PBS, and there were no marked variations in \( \Delta V_{\text{TH}} \) under NBS. As can be seen in these figures, ALD-IGZO TFTs were well-fabricated and exhibited excellent PBS and NBS characteristics without degradation of SS values, which indicated that the devices exhibited good interface properties without developing additional defects during the stress tests.\(^{39}\) PBTS instabilities were investigated for the same devices. Fig. 5(c)–(e) show the variations in the transfer curves under PBTS at various temperatures of 40, 60, and 80 °C, respectively. In these tests, the \( V_{\text{GS}} \) and \( V_{\text{DS}} \) biases were set as +20 and 10.5 V, respectively. Generally, the positive shift of \( V_{\text{TH}} \) under PBTS conditions is explained by the electron trapping mechanism within GI and/or at the interface between the GI and IGZO channel layers.\(^{26,27}\) However, \( \Delta V_{\text{TH}} \) values for TFTs using ALD IGZO channels were measured as −0.5, −1.8, and −6.9 V in the PBTS tests at temperatures of 40, 60, and 80 °C, respectively. There were no marked variations in the PBTS instabilities in the linear region of \( I_{\text{DS}} \) (\( V_{\text{DS}} = 0.5 \) V). The \( \Delta V_{\text{TH}} \) values increased with the increasing PBTS temperature; the obtained values were comparable with those of previously reported devices mainly fabricated with sputtered IGZO channels.\(^{18,28}\)

Furthermore, the PBTS characteristics of IGZO TFTs were evaluated when the IGZO channel was deposited by rf sputtering, which was fabricated with the same processes employed for the ALD IGZO channel TFTs except the channel formation technique. The \( \Delta V_{\text{TH}} \) values of the sputter-deposited IGZO (6 nm) TFT were estimated to be 0.7, 2.7, and 8.6 V at evaluation temperatures of 40, 60, and 80 °C, respectively. Therefore, the PBS stability obtained for ALD IGZO TFTs can be considered acceptable. Additionally, the negative bias temperature stress (NBTS) instabilities were also examined, with the \( V_{\text{GS}} \) and \( V_{\text{DS}} \) biases set at −20 and 10.5 V, respectively. \( \Delta V_{\text{TH}} \) values were measured as −0.3, −1.6, and −2.7 V under NBTS at evaluation temperatures of 40, 60, and 80 °C, respectively (not shown here). The NBS instabilities were estimated to be much lower than the PBS instabilities because of the n-type nature of the IGZO channel.

Notably, \( V_{\text{TH}} \) of the ALD IGZO channel device shifted in the negative direction under PBTS condition in contrast to the general trend. Therefore, this anomalous negative shift of \( V_{\text{TH}} \) under PBTS can be due to reasons other than conventional electron trapping mechanism.

Thus, we estimated three feasible scenarios for the negative shift of \( V_{\text{TH}} \) under the PBTS tests for the ALD-grown IGZO TFTs: (1) the IGZO thin films prepared by the ALD process may have intrinsically different electronic natures compared with those deposited by the conventional sputtering process. Since ALD is a plasma-free chemical process, the electrical properties of the IGZO thin films may be influenced by the employed precursors and ALD conditions. In fact, it is interesting to compare the PBTS characteristics with those of the sputter-deposited IGZO TFTs fabricated with the same process. The \( \Delta V_{\text{TH}} \) values were 0.7, 2.7, and 8.6 V at the evaluation temperatures of 40, 60, and 80 °C, respectively. Consequently, the PBTS instabilities represented by the negative shifts in \( \Delta V_{\text{TH}} \) could be caused by the ALD process; (2) the IGZO film composition can be an important parameter influencing PBTS instabilities. The estimated atomic ratio of the ALD-IGZO thin films was 1 : 1 : 3 (In : Ga : Zn). Relatively larger amounts of Zn may induce negative shifts in \( \Delta V_{\text{TH}} \) under PBTS, especially in TFTs with excellent active/GI interfaces; (3) excess holes can be introduced from the ITO gate electrodes into the ITO/GI interface and/or GI bulk layer. Plasma-assisted sputtering process for the formation of ITO gate electrode may induce plasma damages caused by ion-bombardment; hence, the positive charges (holes) may be trapped at the generated interface trap centers and/or injected into the defects within the GI layer. In other words, although the interfaces between the IGZO active and GI layers were supposed to be excellent without any electron trapping, the excess holes trapped at the back-channel interface and/or injected into the GI layers might induce negative shifts in \( V_{\text{TH}} \) during the PBTS tests. However, it is very difficult to deduce the exact mechanism causing the negative shifts in \( \Delta V_{\text{TH}} \) under PBTS. Thus, in future studies, the physical origin of the negative shift in \( \Delta V_{\text{TH}} \) under PBTS will be additionally investigated to elucidate the influence of composition variations in the ALD IGZO channel layers and the sputtering process by which the ITO gate electrode is prepared.

Since there was no variation in the carrier mobility and SS values of the evaluated TFTs during PBTS measurements, simple charge trapping was suggested to be the dominant

![Fig. 6 Variations in the \( \Delta V_{\text{TH}} \) values of the ALD IGZO TFTs under the PBTS tests at (a) 60 and (b) 80 °C as a function of stress time. The solid lines correspond to fitting curves using the stretched-exponential equation.](image-url)
The charge-trapping mechanism influencing $\Delta V_{TH}$. The time-dependent $\Delta V_{TH}$ for the TFTs using 10- and 6 nm-thick IGZO channel layers were examined during the PBTS tests and fitted by the stretched-exponential equation, as shown in Fig. 6(a) and (b), respectively, which can be defined as follows:

$$\Delta V_{TH} = \Delta V_{TH0}\left\{1 - \exp\left[-(t/\tau)^\beta\right]\right\}$$

(2)

here, $\Delta V_{TH}$ is the $V_{TH}$ at infinite time, $t$ is the stress time, $\beta$ is the stretched-exponential exponent, and $\tau$ represents the characteristic trapping time of the carriers.\(^{29,30}\) The obtained $\tau$ and $\beta$ values for both TFTs are summarized in Table 1. Because the $\Delta V_{TH}$ values were in good agreement with the stretched exponential relationship, the charge-trapping mechanism could be concluded as the primary cause for the PBTS instabilities. When the PBTS temperature and IGZO channel thickness increased, the calculated trapping times ($\tau$) showed lower values, but the stretched-exponential exponent ($\beta$) was unchanged. These analyses suggested that undesirable trap centers were generated within GI under temperature stresses, and their generation rate accelerated with time. Furthermore, it was found that the degradation of the 6 nm-thick channel TFT was slower than that of the 10 nm-thick channel TFT upon long-time operation. In other words, the device stabilities of ALD IGZO TFTs could be improved by reducing the channel thickness from 10 to 6 nm.

**Table 1** Summary of stretched-exponential fitting parameters for the PBTS tests of the fabricated ALD IGZO TFTs at different test temperatures

| IGZO thickness | $\beta$          | $\tau$     | $\beta$ | $\tau$     |
|---------------|------------------|------------|---------|------------|
| 10 nm         | 0.36             | 5.99 $\times$ 10^6 | 0.46    | 2.57 $\times$ 10^6 |
| 6 nm          | 0.33             | 3.06 $\times$ 10^7 | 0.44    | 9.59 $\times$ 10^6 |

**Conflicts of interest**

There are no conflicts to declare.

**Acknowledgements**

This work was partly supported by the Korea Evaluation Institute of Industrial Technology through the Korean Government (10079974), Development of core technologies on materials, devices, and processes for TFT backplane and light emitting frontplane with enhanced stretchability above 20%, with application to stretchable display) and by the Kyung Hee University–Samsung Electronics Research and Development Program entitled Flexible Flash Memory Device Technologies for Next-Gen Consumer Electronics.

**References**

1. K. Nomura, H. Ohta, A. Takagi, T. Kaniya, M. Hirano and H. Hosono, *Nature*, 2004, 432, 488.
2. M. J Yu, Y. H Yeh, C. C. Cheng, C. Y. Lin, G. T. Ho, B. C. M. Lai, C. M. Leu, T. H. Hou and Y. J. Chan, *IEEE Electron Device Lett.*, 2012, 33, 47.
3. E. Fortunato, P. Barquinha and R. Martins, *Adv. Mater.*, 2012, 24, 2945.
4. S. Hong, J. W. Park, H. J. Kim, Y. Kim and H. J. Kim, *J. Inf. Disp.*, 2016, 17, 65.
5. Y. Li, R. Yao, H. Wang, X. Wu, J. Wu, X. Wu and W. Qin, *ACS Appl. Mater. Interfaces*, 2017, 9, 1031.
6. J. Sheng, H. J. Lee, S. Oh and J. S. Park, *ACS Appl. Mater. Interfaces*, 2016, 8, 33821.
7. S. M. Yoon, N. J. Seong, K. J. Choi, G. H. Seo and W. C. Shin, *ACS Appl. Mater. Interfaces*, 2017, 9, 22676.
8. V. Milikulainen, M. Leskela, M. Ritala and R. L. Puurunen, *J. Appl. Phys.*, 2013, 113, 021301.
9. J. T. Tanskanen, C. Hägglaud and S. F. Bent, *Chem. Mater.*, 2014, 26, 2795.
10. J. Lu, J. W. Elam and P. C. Stair, *Surf. Sci. Rep.*, 2016, 71, 410.
11. H. Y. Wang, Q. Ma, L. L. Zheng, W. J. Liu, S. J. Ding, H. L. Lu and D. W. Zhang, *IEEE Trans. Electron Devices*, 2016, 63, 1893.
12. S. H. Bang, S. J. Lee, J. H. Park, S. Y. Park, W. H. Jeong and H. T. Jeon, *J. Appl. Phys.*, 2009, 42, 235102.
13. S. W. Chae, et al., Trans. Electr. Electron. Mater., 2017, 18, 155.
14. Q. Ma, et al., Nanoscale Res. Lett., 2018, 13, 4.
15. J. Y. Heo, S. B. Kim and R. G. Gordon, Appl. Phys. Lett., 2012, 101, 113507.
16. K. A. Kim, M. J. Park, W. H. Lee and S. M. Yoon, J. Appl. Phys., 2015, 118, 234504.
17. J. T. Jang, J. Park, B. D. Ahn, D. M. Kim, S. J. Choi, H. S. Kim and D. H. Kim, Appl. Phys. Lett., 2015, 106, 123505.
18. Y. Y. Nam, H. O. Kim, S. H. Cho and S. H. K. Park, RSC Adv., 2018, 8, 5622.
19. M. K. Ryu, S. H. K. Park, C. S. Hwang and S. M. Yoon, Solid-State Electron., 2013, 89, 171.
20. K. Nomura, T. Kamiya, H. Ohta, M. Hirano and H. Hosono, Appl. Phys. Lett., 2008, 93, 192107.
21. K. H. Ji, et al., Appl. Phys. Lett., 2011, 98, 103509.
22. K. Takechi, M. Nakata, T. Eguchi, H. Yamaguchi and S. Kaneko, J. Appl. Phys., 2009, 48, 010203.
23. J. W. Jeong, J. K. Jeong, J. S. Park, Y. G. Mo and Y. T. Hong, J. Appl. Phys., 2010, 49, 03CB02.
24. C. X. Huang, J. Li, X. W. Ding, J. H. Zhang, X. Y. Jiang and Z. L. Zhang, Superlattices Microstruct., 2015, 83, 367.
25. J. S. Park, J. K. Jeong, Y. G. Mo, H. D. Kim and C. J. Kim, Appl. Phys. Lett., 2008, 93, 033513.
26. H. R. Im, H. S. Song, J. W. Jeong, Y. W. Hong and Y. T. Hong, J. Appl. Phys., 2015, 54, 03CB03.
27. H. S. Shin, Y. S. Rim, Y. G. Mo, C. G. Choi and H. J. Kim, Phys. Status Solidi A, 2011, 9, 2231.
28. J. H. Song, N. R. Oh, B. D. Anh, H. D. Kim and J. K. Jeong, IEEE Electron Device Lett., 2016, 63, 1054.
29. J. M. Lee, I. T. Cho, J. H. Lee and H. I. Kwon, Appl. Phys. Lett., 2008, 93, 093504.
30. X. Du, B. T. Flynn, J. R. Motley, W. F. Stickle, H. Bluhm and G. S. Herman, ECS J. Solid State Sci. Technol., 2014, 3, Q3045.