A MEMS-Based Optical Scanning System for Precise, High-Speed Neural Interfacing

Cem Yalcin, Graduate Student Member, IEEE, Nathan Tessema Ersaro, Graduate Student Member, IEEE, Mohammad Meraj Ghanbari, Graduate Student Member, IEEE, George Bocchetti, Member, IEEE, Sina Faraji Alamouti, Graduate Student Member, IEEE, Nick Antipa, Member, IEEE, Daniel Lopez, and Rikky Muller, Senior Member, IEEE

Abstract—Optical scanning is a prevalent technique for optical neural interfaces where light delivery with high spatial and temporal precisions is desired. However, due to the sequential nature of point-scanning techniques, the settling time of optical modulators is a major bottleneck for throughput and limits random access targeting capabilities. While fast lateral scanners exist, commercially available varifocal elements are constrained to >3-ms settling times, limiting the speed of the overall system to hundreds of hertz. Faster focusing methods exist but cannot combine fast operation and dwelling capability with electrical and optical efficiency. Here, we present a varifocal mirror comprised of an array of piston-motion micro-electromechanical systems (MEMS) micromirrors and a custom driver application specific integrated circuit (ASIC), offering fast operation with dwelling capability while maintaining high diffraction efficiency. The ASIC features a reconfigurable nonlinear digital-to-analog converter (DAC) to simultaneously compensate for the built-in nonlinearity of electrostatic actuators and the global process variations in MEMS mirrors. Experimental results demonstrate a wide continuous sweeping range that spans 22 distinctly resolvable depth planes with refresh rates greater than 12 kHz.

Index Terms—Focus tuning, holography, micro-electromechanical systems (MEMS), micromirror, nonlinear DAC, optogenetics, spatial light modulator (SLM).

I. INTRODUCTION

ALL-OPTICAL neural interfaces are a promising class of tools for neuroscience research that enable simultaneous monitoring and manipulation of neuronal activity with light. New devices specifically designed to optically address neurons are now within reach thanks to recent advances in imaging and stimulation capabilities [1]. On the imaging front, emerging genetically encoded voltage indicators (GEVIs) can encode single-cell potentials down to millivolt levels into fluorescence signals with response times of hundreds of microseconds to milliseconds [2]. For optical stimulation, neurons can be virally or genetically modified to express light-sensitive proteins (opsins) that excite or inhibit neural activity in response to light at specific wavelengths [3]. State-of-the-art opsins reliably respond with exposure times on the order of a few milliseconds and with sub-millisecond jitter performance [4]. As the spatiotemporal resolution of neural imaging and stimulation modalities advance, accurate and high-speed delivery of excitation light for the interrogation or modulation of the neural activity is becoming the main bottleneck limiting the performance of all-optical neural interfaces.

Fig. 1 shows the three main approaches to light delivery into neural tissue, namely: 1) direct delivery of broad static illumination, such as an LED or optical fiber delivering light to a population of neurons; 2) scanning methods, in which a single spot of light (either diffraction limited or matched to the dimensions of the neuron’s soma) is sequentially placed onto target neurons by the use of lateral scanners (XY scanning) and varifocal elements (Z scanning); and 3) holography, in which the stimulation or fluorescence excitation pattern is sculpted into a hologram to simultaneously target multiple neurons of interest. While 1) allows for a simple optical system, the lack of precise spatiotemporal control over illumination limits the use case of these systems to bulk optogenetics applications in which genetically identical populations of neurons that express the optogenetics encoders are always stimulated simultaneously as a unique ensemble. For imaging applications, broad illumination entirely places the burden of reconstructing the 3-D scene on the imaging system, either through a scanner located in the imaging path or through computational imaging methods, wherein the 3-D scene is reconstructed from a single 2-D image at the cost of higher computation resources [5]. On the other hand, scanning and holographic light delivery systems allow for arbitrary placement of cell-level stimulation features in a millimeter-scale field of view (FoV). This capability allows not only precise neuromodulation in individual neurons targeted amongst thousands of photosensitive neurons but also selective
interrogation and fluorescence excitation of different locations in the volume, enabling time-multiplexed readout and greatly simplifying scene reconstruction, to the point where a single photodetector can serve as the imaging element [6].

A typical example of single-neuron targeting in the cerebral cortex involves target sizes of down to 10 μm, within an FoV of 1 mm × 1 mm (lateral) × 300 μm (axial), using wavelengths that range from 450 to 1500 nm. For the optical system to not be a significant bottleneck to the overall throughput of the system, its components must have refresh rates of at least several kilohertz, as the settling time of optical elements is added to the exposure time of opsins and GEVIs to determine the overall throughput of the system. For scanned systems, a high optical system refresh rate directly translates to higher throughput as targets have to be addressed sequentially. Speckle noise, which is high spatial frequency artifacts usually encountered in holographic systems, can also be reduced through the utilization of high refresh rates. Time averaging of multiple holograms suppresses speckle noise, improving the accuracy of the resulting light distribution as the refresh rate increases beyond the regime in which opsins operate [7].

A variety of optical modulation technologies have previously been employed to achieve dynamic patterning of illumination in target neural tissue volumes. For scanned systems, galvanometric scanner mirrors are commonly used lateral scanners and can achieve kilohertz speeds, allowing high-throughput random access operation [8]. In contrast, state-of-the-art varifocal elements are electrically tunable lenses (ETLs) and have settling times that exceed 15 ms, severely bottlenecking the response time of the overall optical system [9]. In another commercially available technology, the liquid crystal (LC) lens, the fluidic settling behavior of the LC molecules limits the refresh rate to <500 Hz, especially for longer wavelength ranges (>800 nm) [10], [11].

Faster optical modulation techniques have also been employed in varifocal applications, but such approaches either lack the crucial capability of random access scanning or require impractical drivers preventing easy integration into random access all-optical interfaces. One such method is the tunable acoustic gradient (TAG) index of refraction lens, which uses standing acoustic waves in fluidic environments to modulate the local index of refraction, sweeping the focal point of the optical system across a given range [12]. While these devices operate at tens of kilohertz, their resonant operation prohibits dwell capability. Another method employs continuous deformable mirrors (CDMs), which can achieve kilohertz refresh rates with dwell capability but require drive voltages on the order of 100 V or more to achieve meaningful actuation ranges [13]. This requirement complicates driver requirements, increases system size, and limits the number of independent elements in an array that can be feasibly driven. CDMs also suffer from coupled actuation between neighboring pixels, preventing utilization of phase wrapping in the applied hologram and causing non-idealities, thereby limiting the focus tuning range [14]. Digital micromirror devices (DMDs) are a fast and compact alternative that performs binary amplitude modulation, which can produce configurable Fresnel zone plates for varifocal operation. However, these devices suffer from very poor optical efficiency with <5% of the optical power input to the system making it to the focal point [15].

Spatial light modulators (SLMs) used for holographic systems suffer from technology-specific limitations. SLMs are arrays of phase and/or amplitude modulating elements that can be dynamically configured as the hologram of the desired light intensity distribution in the target volume [16]. State-of-the-art SLMs utilize LC on silicon (LCoS) technology and are limited to <500 Hz, such as LC lenses [10]. However, piston-motion micromirrors are a promising class of unit elements that offer high-speed operation [17]. In such structures, a segmented planar mirror is vertically displaced at each pixel to alter the travel path of locally incident light, imprinting a phase mask onto an incident coherent wavefront. These structures can operate with time constants on the order of 100 μs or less, offering multiple orders of magnitude of improvement in refresh rate compared to LCoS SLMs. With such high speeds, a random access all-optical neural interface would become purely opsin-limited for neurostimulation (1–5-ms exposure times), and optical settling would be on the order of exposure time for GEVI-based fluorescence imaging (∼50 μs). Furthermore, a reduced degree-of-freedom SLM can be configured as a spherical phase surface and can serve as the varifocal element in a scanning system [18] while not requiring complicated driving and integration schemes, such as conventional SLMs. For example, we have previously demonstrated that an annular micro-electromechanical systems (MEMS) mirror array consisting of 23852 mirrors wired as 32 independently addressable concentric rings can be used for focus tuning [19].

The operating principles of the MEMS-based varifocal mirror are shown in Fig. 2. We designed and fabricated the array using the MEMSCAP PolyMUMPs process with thickness modifications and custom Au lift-off post-processing for metallization. Each micromirror pixel consists of a fixed bottom electrode that, through parallel-plate capacitive transduction, actuates an electrically biased mirror body supported by two
clamped-guided suspension beams. Pixel-level phase shifting is achieved as the travel path of incident light is increased by an amount that corresponds to twice the mirror actuation displacement, as depicted in Fig. 2(e). The array is capable of introducing radially symmetric phase masks, patterning incident beams into spherical wavefronts and effectively tuning the focal point of the overall optical system.

In order to realize a compact optical scanning system, drive electronics for the MEMS mirrors need to be integrated onto a single IC that can accommodate for process variations and array scale drive requirements. To design this driver, we performed the analysis described in Section II to determine and array scale drive requirements. To design this driver, we performed the analysis described in Section II to determine the actuation resolution requirements for three applications: 3-D point scanning for single-cell precision, point cloud holography for multi-target optogenetic neurostimulation, and mesh-based holography for the generation of arbitrary shapes, such as light sheets for fluorescence imaging. We identified that the 6-bit drive of phase modulators is sufficient to generate high fidelity holograms for all of these approaches. We then designed a driver application specific integrated circuit (ASIC), as described in Section III, capable of supporting all three applications up to an SLM array size of 200 × 200 or a varifocal mirror with up to 32 concentric rings. The ASIC features a reconfigurable nonlinear 6-bit digital-to-analog converter (DAC) that can be programed to implement the inverse nonlinearity of the MEMS array being driven, correcting global mismatches in MEMS fabrication and the inherent nonlinearity of electrostatic actuation. Electrical and optical measurement results are presented in Section IV. Finally, a summary and comparison of the state-of-the-art are presented in Section V. Through a MEMS-ASIC co-design approach that tailors driving performance to the nonlinear behavior of electrostatic piston actuation, this work serves as low power and scalable demonstration of a high-speed micromirror array-based SLM.

II. MEMS MIRROR ACTUATION REQUIREMENTS

To determine the relationship between actuation resolution and hologram quality, SLM performance was simulated across various array formats at a fixed pitch of 22.5 μm. In the simulation, a 4f optical system imaging a laser spot was considered with the SLM located in the Fourier plane and light intensity distribution calculated at the target volume through Fresnel propagation. A focal length of 9 mm was used, and observation planes were located inside a range of ±1.5 mm from the focal plane. Three target light intensity distribution cases were considered: 1) steering a single spot in X, Y, and Z for 3-D point-scan optogenetic stimulation; 2) generation of a 3-D point cloud for multi-target holographic optogenetics; and 3) generation of arbitrary mesh-based shapes for general-purpose holography. Holograms corresponding to target intensity distributions were computed analytically for the single-point scanning case and using the global Gerchberg–Saxton algorithm for the multi-point and mesh-based cases. The resulting phase masks were then discretized and summed with random noise to account for finite actuation resolution. The target intensity pattern \( T(x, y, z) \) is specified as a binary amplitude pattern with pixel values of 0 or 1. The generated intensity pattern \( G(x, y, z) \) is computed through the simulation of light propagation through the 4f optical system with the SLM expressing discretized phase mask. To quantify the quality of the generated pattern, accuracy (\( \alpha \)) and efficiency (\( \eta \)) metrics were used [20]. \( \alpha \) is a measure of similarity between the desired intensity pattern and the generated intensity pattern, and is computed as the cross correlation of the two patterns

\[
\alpha = \frac{\sum_{x,y,z} G(x, y, z) T(x, y, z)}{\sqrt{\left(\sum_{x,y,z} G(x, y, z)\right)^2 \left(\sum_{x,y,z} T(x, y, z)^2\right)}}
\]
Fig. 3. (a) Examples of target $T(x, y|z = -1.5 \text{ mm})$ and generated $G(x, y|z = -1.5 \text{ mm})$ light intensity distribution simulations for single-point scanning, and point cloud and mesh-based approaches of hologram generation, with images shown for 2- and 8-bit actuation resolution cases. At lower resolutions, artifacts such as higher order diffraction modes (top row) or excessive speckle noise (middle and bottom rows) degrade hologram quality. (b) Accuracy ($\alpha$) and efficiency ($\eta$) metrics, normalized to an infinite precision SLM. Results show 6 bits of resolution in phase modulation, which is sufficient to generate highly accurate and efficient holograms for all approaches.

where $\eta$ is a measure of how much of the projected energy is in the targeted voxels and is calculated using the expression

$$\eta = \frac{\sum_{x,y,z} G(x, y, z) T(x, y, z)}{\sum_{x,y,z} G(x, y, z)}.$$ (2)

The metrics defined by (1) and (2) were then normalized to the metric achieved by an SLM of the same array format, with infinite actuation resolution. Fig. 3 shows target and generated images and normalized $\alpha$ and $\eta$ for various drive resolutions in three kinds of SLM applications. For single-point and point cloud cases, randomized targets were used across a 1000-sample Monte Carlo simulation environment. For mesh-based cases, simple shapes, such as letters of the alphabet, were considered across various depth planes. In all cases, the accuracy of the generated hologram encounters a small amount of degradation at 4 bits and saturates at 6 bits of resolution in phase modulation. Therefore, in this work, we have implemented a mirror driver that can provide a 6-bit control in phase modulation.

The piston-type MEMS mirrors used in this work are electrostatically actuated parallel-plate structures. The phase of the incoming beam is modulated through the vertical displacement of this structure through a voltage applied across the two electrodes. Fig. 4 shows simulated voltage actuation curves for a sample mirror structure, quantized with 6-bits of actuation, alongside dashed lines representing process corners with $\pm 5\%$ thickness variation. This displacement–actuation voltage relation is nonlinear with respect to the applied voltage for a given displacement approximated by the following equation [13]:

$$V(\Delta z) = \sqrt{a(b - \Delta z)^2 \Delta z}$$ (3)
where $\Delta z$ is the vertical displacement from the resting height, and $a$ and $b$ are fitting constants susceptible to process variations causing die-to-die and pixel-to-pixel mismatches, requiring per-part calibration. A conventional solution to this problem is to utilize an array of discrete high-resolution linear DACs and perform calibration using lookup tables. Since $V(\Delta z)$ is nonlinear, a linear DAC wastes dynamic range in the region of the curve where the transduction gain is low, and hence, a higher voltage LSB can be used. Furthermore, existing LCoS SLM systems span multiple PCBs, including external, discrete DAC arrays to write pixel voltages, alongside peripheral digital circuits providing timing signals. This results in typical system sizes used in neuroscience applications [21] being on the order of $8 \times 8 \times 6 \text{ cm}^3$ and limits these experiments to non-portable, benchtop systems. A driver ASIC with an integrated voltage generation scheme stands to shrink the system size to the aperture size of the optical device by consolidating the discrete components to an ASIC/MEMS pair, allowing for the integration of SLMs into compact holography systems, such as optogenetic stimulation devices for moving animals.

III. DRIVER ASIC IMPLEMENTATION

To overcome both the global variations in the MEMS process and provide a linear digital code-to-displacement conversion, we have developed a driver ASIC that employs a reconfigurable nonlinear 6-bit DAC [22]. Electrical connection to MEMS devices can be established either through $5.4 \times 5.4 \ \mu \text{m}^2$ pad openings arranged in a $200 \times 200$ pixel array for fully independent SLM operation or through 32 wire-bond pads for low degree-of-freedom MEMS arrays. To minimize power consumption while retaining the required actuation range for MEMS devices with $>0.5-\mu \text{m}$ lateral features, the ASIC was designed with 8-V drive capability. As shown in Fig. 4, for linearly spaced 64 displacement levels, the voltage differences between adjacent codes range from 1.1 V in the lowest end to 12 mV in the highest end across process corners for a simulated MEMS device with 500-nm vertical displacement under 0–8-V drive. The drive circuit for such an actuator requires 11-bit accuracy in the higher actuation regime while only requiring 4-bit accuracy in the lower end of the curve. This property was exploited by designing a reconfigurable nonlinear DAC that reuses its precision setting capacitors as a sample and hold capacitors to save power and area compared to a linear DAC that spans the entire dynamic range.

Fig. 5 shows the simplified block diagram of the ASIC. The nonlinear DAC generates 64 voltages that correspond to linearly spaced mirror displacement levels. Mirror displacement data are transmitted via a 4-Gb/s LVDS link consisting of four channels, operating at 1 Gb/s/channel with 6-/8-b encoding to ensure dc balance. These data are then scanned into a shift register chain with the generation and retention of voltage levels for two possible nonlinear actuation curves. A capacitor bank containing 64 unit capacitors ($C_{\text{UNIT}} = 2.2 \ \text{pF}$), a current
Fig. 6. Schematic of the DAC, generation of nonlinearly spaced voltages that correspond to linearly spaced displacement levels of the mirrors, and measured results of cases that correspond to two possible MEMS actuation curves are shown on the right. The two cases correspond to variations on the process parameters of the micromirror structure discussed in Section II with its nominal behavior shown in Fig. 4.

source for controlled discharge, and a reset switch are all connected to a common node. Initially, all capacitors are reset to $V_{\text{RESET}} = 8$ V and then discharged through the current source ($I_{\text{BIAS}} = 2 \, \mu \text{A}$). Capacitors are sequentially disconnected from the common node to sample voltages that correspond to their respective codes through the timing of $\phi_{\text{con},i}$ signals. Timing is controlled by a state machine and on-chip memory containing discharge times for each code (8 bits/code) that define how many periods of $T_{\text{CLK}}$ (50 ns) discharge should occur to yield $\Delta T_i$. The generated voltage for a given code $i$ is

$$V_i = V_{i+1} - \frac{I_{\text{BIAS}} \times \Delta T_i}{C_{\text{TOT}}(i)}$$

where $C_{\text{TOT}}(i)$ is the total capacitance connected to the discharge node for code $i$. As capacitors are removed from the common node, discharge speeds up, and the precision of the generated voltage decreases. The programmability of this voltage generation scheme allows for cancellation of mirror nonlinearity and calibration for MEMS (e.g., beam thickness and residual stress) and CMOS (e.g., capacitance and reference current) process variations. Voltages are buffered with rail-to-rail class AB amplifiers and distributed to the rest of the ASIC to serve as reference voltages in the DRAM write chain depicted in Fig. 6. Due to the leakage of stored charge on the capacitors to the bulk of the switch devices, the nonlinear DAC is refreshed every 2.5 ms, keeping drift $< 0.5$ LSB error in mirror position. With typical values of discharge current and discharge durations, refresh operation takes $< 200 \, \mu \text{s}$. While the DAC refresh is a periodic event, discharge durations are calibrated once per MEMS device and programmed into the ASIC during startup.

The pixels for the array-scale drive are laid out in a $200 \times 200$ grid at a pitch of 22.5 $\mu \text{m}$ and with $5.4 \, \mu \text{m} \times 5.4 \, \mu \text{m}$ pad openings for per-pixel MEMS connection. Each pixel contains five switches and two MOM capacitors ($C_{d1,i}$ and $C_{d2,i}$, 250 fF each) that serve as analog DRAM elements. The flow of operation to update the drive voltages in the pixel array is shown in Fig. 7. Digital select codes are transferred to the chip through the LVDS link and distributed to each row through a chain of shift registers. For each write operation, the MEMS capacitor is reset to VSS to prevent frame-to-frame hysteresis, the corresponding reference voltage is selected, the offset of the amplifier is canceled through an auto-zero phase, and the buffered value is written to the corresponding pixel. The two DRAM capacitors in the pixel operate in a ping-pong fashion, alternating between storing value for the next frame and driving the MEMS pad. The capacitors switch roles with each new frame to provide global-shutter operation, minimizing downtime between subsequent frames and eliminating rolling shutter artifacts, which would prolong the effective settling time of the optical element. As the simulated value of the parallel plate capacitance of the mirror structure is $< 10$ fF, there is negligible charge
sharing between the pixel capacitance and the actuator, which is accounted for by pre-distorting the reference voltages.

IV. MEASUREMENT RESULTS

The IC was fabricated in TSMC’s 40-nm HV CMOS technology node. The die micrograph and power consumption breakdown are shown in Fig. 8. Measurements are divided into two sections: electrical measurements of the ASIC to verify the performance metrics of the nonlinear DAC and DRAM write chain, and optical measurements taken driving a 32-channel MEMS varifocal mirror [19] to demonstrate optical functionality and characterize the precision and speed of electromechanical actuation of the ASIC-MEMS system.

A. Electrical Measurements

The nonlinear DAC was first characterized separately from the MEMS to verify that the electrical performance meets application specifications. Importantly, the ASIC should not cause more than 1 LSB error in displacement for any supported MEMS mirror actuation curve, including the drift caused by leakage from the DAC storage capacitors discussed in Section III, which was budgeted 0.5 LSB, leaving another 0.5 LSB for the rest of the write chain. To determine the edge constraints, two extreme mirror actuation cases were considered: 1) a highly nonlinear voltage–displacement response, such as the mirror model presented in Fig. 4 and 2) a 0–8-V fully linear voltage–displacement response that is more pessimistic than any real actuation curve would be in the lower code regime. These two constraints are stringent on opposite ends of the actuation range. Fig. 9 shows a comparison between the two sets of specifications: 1) indicated by magenta and 2) indicated by the green dashed lines, together with the measured post-calibration precision and maximum residual error of the nonlinear DAC for each code. Here, the precision is defined as the refresh-to-refresh standard deviation of the voltage corresponding to each code and results from the noise of the DAC current source and amplifiers in the write chain. The maximum residual error refers to the change that can be induced in the mean output voltage by tuning the discharge time of the given code by 1 bit and is limited by the clock period, discharge current of the DAC, and the code capacitance, as described in (4). This value represents how close a given code is guaranteed to approach an arbitrary voltage. The results show that the joint error in mirror displacement due to residual error and finite precision of the DAC is <1 LSB in mirror displacement for a wide range of possible mirror actuation profiles.

B. Optical Measurements

The 32-channel annular MEMS array was driven with the ASIC to form the varifocal system. A digital holographic microscope (DHM) was used to observe the behavior of individual mirrors inside the array. Since the MEMS array used in this work has a full-scale drive range of 32 V, a −20-V bias voltage was applied to the top electrode of each mirror to operate the device inside the high transduction gain region of the actuation curve.

Static measurements of two individual mirrors were performed to generate DNL and INL characteristics of the digital code-to-displacement conversion, and the results are shown in...
Fig. 10. Static and dynamic measurements of the ASIC-MEMS system performed under a DHM. (a) Measured displacement versus voltage behavior for two mirrors. (b) Measured transfer curve of the nonlinear DAC post-calibration for the two mirrors. (c) Measured displacement versus DAC code behavior for the two mirrors. (d) and (e) DNL and INL of displacement versus DAC code. (f) Dynamic behavior of three mirrors, while the ASIC was configured to switch between the two extreme ends of the actuation curve at 2 kHz.

TABLE I

| Varifocal Element Comparison Table |
|-----------------------------------|
| Actuator Type | [9] ETL | [11] LC Lens | [12] TAG Lens | [13] CDM | [15] DMD | This work |
| Settling Time* | Yes | Yes | >15 ms | >3 ms | <15μs | <100μs | 45μs | 82 μs |
| Dwelling Capability | Yes | Yes | No | Yes | Yes | Yes |
| Required Driver Voltage | <20V | 10 – 100V | <20V | 250V | 1V | 8V |
| Volumetric Efficiency** | N/A† | >90% | N/A† | – | 3.7% | 38% |
| Number of Actuators | – | – | 1k-3k | 786k | 24k |
| Number of Independent Channels | – | – | 1k-3k | 786k | 32 |
| IC Power Consumption | – | – | – | 2-4.4 W | 308 mW |
| Required Data Rate | – | – | – | 25.6 Gbps | 3 Mbps |

*10% to 90% settling time
**Measured at the focal plane
†Not a diffractive device

To demonstrate the optical utility of the ASIC-MEMS system, a 4f imaging system was constructed to image a laser point, with the annular MEMS array located at the Fourier plane. A CMOS camera on an automated z-stage was used to capture images formed in the target volume for various configurations of the tunable lens. Fig. 11 shows the diagram of the optical setup and images taken at four depths for four curvature configurations of the varifocal mirror. While deviations from aimed focus depths were observed due to imperfect alignment of the optical system, this is a deterministic effect that can be corrected by a lookup calibration of aimed depths versus observed focal plane depths. The volumetric efficiency of the system was quantified as the ratio of the energy located inside the spot full-width at half-maximum (FWHM) to the total energy located in the FoV and was found to be 38% at the focal plane of the lens. The spot FWHM was measured to be 10 μm in X- and Y-directions and 900 μm in the axial direction with a full-scale continuous tuning range of ±10 mm when used with an f = 100 mm lens, spanning 22 fully resolvable depth planes at refresh rates greater than 12 kHz. Through the demagnification of the imaged spot, this device can address 10-μm-sized targets across an axial range of 220 μm.
V. SUMMARY AND DISCUSSION

We present a varifocal mirror system for high-speed, random access 3-D point-scanning systems for optogenetic stimulation. The system is comprised of an annular array of piston-motion MEMS mirrors wired into 32 concentric rings and a driver ASIC. The ASIC features a reconfigurable nonlinear DAC that provides a linear code-to-displacement conversion by correcting the inherent nonlinearity of electrostatic actuation and global MEMS process variations. The system can address 22 distinct depth planes with refresh rates $>12$ kHz. Table I shows a comparison of this system with similar systems in the literature, with major challenges of realizing integrated, high-speed 3-D point scan systems highlighted in red. Our system's refresh rate exceeds the two most common varifocal elements (ETLs and LC lenses) by a factor of $>36 \times$, possesses random access and dwelling capability lacking in resonant devices, such as TAG lenses, and requires only an 8-V drive allowing scalability to large array formats. Compared to DMD-based approaches, this work offers $10 \times$ higher volumetric efficiency and $10 \times$ lower power consumption using $33 \times$ fewer actuators.

An array of micromirrors with pixel-level independent actuation through the ASIC could unify lateral scanning and varifocal operation in a single chip-scale device, significantly miniaturizing 3-D point scan systems. For example, a 10-kHz, $200 \times 200$ pixel SLM that can be supported by the ASIC in this work could target hundreds of neurons in a $500 \times 500 \times 500 \ \mu m^3$ volume of the brain within 1 ms, a relevant timescale for neural signaling that corresponds to the duration of a single action potential.

Such a high-speed SLM can also be extended to applications outside of neuroscience, such as 3-D holographic near-eye displays for AR/VR systems by overcoming two attributes that are limited by the slow refresh rates of the LCoS SLMS used in current systems. A higher refresh rate allows time multiplexing between three color domains to enable full-color holographic displays using a single SLM. Simultaneously, the time averaging capability enabled by the excess frame rate can...
be utilized through existing speckle-noise reduction techniques to improve hologram accuracy and overall image quality.

ACKNOWLEDGMENT

The authors thank the sponsors of the Berkeley Wireless Research Center (BWRC), the TSMC University Shuttle Program for chip fabrication, and Prof. Ming Wu.

REFERENCES

[1] V. Emiliani, A. E. Cohen, K. Deisseroth, and M. Häusser, “All-optical interrogation of neural circuits,” J. Neurosci., vol. 35, no. 41, pp. 13917–13926, 2015.

[2] D. R. Hochbaum et al., “All-optical electrophysiology in mammalian neurons using engineered microbial rhodopsins,” Nature Methods, vol. 11, pp. 825–833, Jun. 2014.

[3] E. S. Boyden, F. Zhang, E. Bamberg, G. Nagel, and K. Deisseroth, “Millisecond-timescale, genetically targeted optical control of neural activity,” Nature Neurosci., vol. 8, pp. 1263–1268, Aug. 2005.

[4] R. Coull et al., “Submillisecond optogenetic control of neuronal firing with two-photon holographic photoactivation of chronos,” J. Neurosci., vol. 37, no. 44, pp. 10679–10689, Nov. 2017.

[5] N. C. Pégard, H.-Y. Liu, N. Antipa, M. Gerlock, H. Adesnik, and L. Waller, “Compressive light-field microscopy for 3-D neural activity recording,” Optica, vol. 3, no. 5, pp. 517–524, 2016.

[6] H. Miikami et al., “Ultrafast confocal fluorescence microscopy beyond the fluorescence lifetime limit,” Optica, vol. 5, no. 2, pp. 117–126, 2018.

[7] J. Montagu, “Scanners: Galvanometric and resonant,” in Encyclopedia of Optical and Photonic Engineering, 2nd ed. Boca Raton, FL, USA: CRC Press, 2015, pp. 2853–2874.

[8] D. Iwai, H. Izawa, K. Kashima, T. Ueda, and K. Sato, “Speeded-up focus control of electrically tunable lens by sparse optimization,” Sci. Rep., vol. 9, no. 1, pp. 1–6, Dec. 2019.

[9] Z. Zhu, P.-C. Sun, D.-U. Bartsch, W. R. Freeman, and Y. Fainman, “Adaptive control of a micromachined continuous-membrane deformable mirror for aberration compensation,” Appl. Opt., vol. 38, no. 1, pp. 168–176, 1999.

[10] Y.-C. Lin, M.-S. Chen, and Y.-H. Lin, “A review of electrically tunable focusing liquid crystal lenses,” Trans. Electr. Electron. Mater., vol. 12, no. 6, pp. 234–240, Dec. 2011.

[11] S. Kang, E. Dotsenko, D. Amrhein, C. Theriault, and C. B. Arnold, “Ultra-high-speed variable focus optics for novel applications in advanced imaging,” Photonic Instrum. Eng. V, vol. 10539, Feb. 2018, Art. no. 1053902.

[12] P. J. Ryan, S. A. Corneliussen, C. V. Lam, and P. A. Bierden, “Performance analysis of two high actuator count MEMS deformable mirrors,” Int. Soc. Opt. Photon., vol. 8617, Mar. 2013, Art. no. 861705.

[13] L. Zhu, P.-C. Sun, D.-U. Bartsch, W. R. Freeman, and Y. Fainman, “Adaptive control of a micromachined continuous-membrane deformable mirror for aberration compensation,” Appl. Opt., vol. 38, no. 1, pp. 168–176, 1999.

[14] D. M. Benton, “Multiple beam steering using dynamic zone plates on a micromirror array,” Opt. Eng., vol. 57, no. 7, Jul. 2018, Art. no. 073109.

[15] U. Efron, Spatial Light Modulator Technology: Materials, Devices, and Applications. New York, NY, USA: Marcel Dekker, 1995.

[16] Y. Song, R. M. Pasan, and J. B. Hopkins, “A review of micromirror arrays,” Precis. Eng., vol. 51, pp. 729–761, Jan. 2018.

[17] T. Nobukawa and T. Nomura, “Numerical evaluation of multilayer holographic data storage with a varifocal lens generated with a spatial light modulator,” Opt. Data Storage, vol. 9587, pp. 7–13, Aug. 2015.

[18] N. T. Ersumo et al., “A micromirror array with annular partitioning for high-speed random-access axial focusing,” Light. Sci. Appl., vol. 9, no. 1, pp. 1–15, Dec. 2020.

[19] J. Zhang, N. Pégard, J. Zhong, H. Adesnik, and L. Waller, “3D computer-generated holography by non-convex optimization,” Optica, vol. 4, no. 10, pp. 1306–1313, Oct. 2017.

[20] Z. Zhang, L. E. Russell, A. M. Packer, O. M. Gauld, and M. Häusser, “Closed-loop all-optical interrogation of neural circuits in vivo,” Nature Methods, vol. 15, no. 12, pp. 1037–1040, Dec. 2018.

[21] C. Yalcin et al., “A MEMS-based dynamic light focusing system for single-cell precision in optogenetics,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2021, pp. 290–292.

[22] N. T. Ersumo et al., “Design framework for high-speed 3D scanning tools and development of an axial focusing micromirror-based array,” Int. Society Opt. Photon., vol. 11293, Feb. 2020, Art. no. 1129303.

[23] C. Yalcin, (Graduate Student Member, IEEE) received the B.Sc. and M.S. degrees in electrical and electronics engineering from Middle East Technical University, Ankara, Turkey, in 2013 and 2016, respectively. He is currently pursuing the Ph.D. degree in electrical engineering and computer sciences with the University of California at Berkeley, Berkeley, CA, USA.

From 2013 to 2017, he was an IC Design Engineer with Mikro-Tasarim, Ankara. His current research interests include actuation and array-scale driving of MEMS mirrors, spatial light modulators, and computer-generated holography.

Cem Yalcin

Nathan Tessema Ersaro (Graduate Student Member, IEEE) received the B.Sc. and M.S. degrees in biomedical engineering from Drexel University, Philadelphia, PA, USA, in 2017, and the M.S. degree in electrical engineering and computer sciences from the University of California at Berkeley, Berkeley, CA, USA, in 2020. He is currently pursuing the Ph.D. degree with the Graduate Program in Bioengineering, University of California at Berkeley and the University of California at San Francisco, San Francisco, CA, USA.

His research interests include functional planar optics for spatial light modulation, micro/nanofabrication approaches for MEMS systems, and MEMS-ASIC integration techniques.

Mohammad Meraj Ghanbari (Graduate Student Member, IEEE) received the M.Eng and M.Phil. degrees in electrical engineering from the University of Melbourne, Melbourne, VIC, Australia, in 2013 and 2016, respectively. He is currently pursuing the Ph.D. degree with the Electrical Engineering and Computer Science Department, University of California at Berkeley, Berkeley, CA, USA.

His research interests include low-power analog and mixed-signal ICs, energy harvesting, biosensing, and neural interfaces.

Dr. Ghanbari was a recipient of the ADI Outstanding Student Designer Award in 2019 and the Apple Ph.D. Fellowship Award in 2021.

George Bocchetti (Member, IEEE) received the B.S. and M.S. degrees in electrical and computer engineering from Carnegie Mellon University, Pittsburgh, PA, USA, in 2014 and 2015, respectively.

His past affiliations include IBM Corporation Poughkeepsie, NY, USA, from 2016 to 2018, the University of San Francisco, San Francisco, CA, USA, from 2020 to 2022. He has been a Senior Analog Mixed-Signal Circuit Design Engineer with SiLC Technologies, Inc., Monrovia, CA, USA, since 2022. His interests include analog and mixed-signal circuits for optical and power management applications.

George Bocchetti

IEEE.

IEEE.
Sina Faraji Alamouti (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 2016, and the M.S. degree in electrical engineering from the University of California at Berkeley (UC Berkeley), Berkeley, CA, USA, in 2020, where he is currently pursuing the Ph.D. degree in electrical engineering and computer sciences. His research interest includes the design of integrated circuits for biomedical applications.

Mr. Faraji Alamouti was a recipient of the Department Fellowship in 2016 and the ADI Outstanding Student Designer Award in 2019.

Nick Antipa (Member, IEEE) received the B.S. degree in optical science and engineering from the University of California at Davis (UC Davis), Davis, CA, USA, in 2008, the M.S. degree in optics from the University of Rochester, Rochester, NY, USA, in 2009, and the Ph.D. degree in electrical engineering and computer sciences from the University of California at Berkeley, Berkeley, CA, USA, in 2020.

Prior to his time at the University of California at Berkeley, he worked as an Optical Engineer at the Lawrence Livermore National Laboratory, Livermore, CA, USA, designing 3-D metrology equipment in support of the National Ignition Facility. In 2020, he joined the University of California at San Diego (UCSD), La Jolla, CA, USA, as an Assistant Professor of electrical and computer engineering with a focus on a computational imaging approach for capturing of high-dimensional optical signals.

Daniel Lopez received the Ph.D. degree in physics from the Instituto Balseiro, San Carlos de Bariloche, Argentina, in 1996. He was a Post-Doctoral Fellow with the IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA, studying high-temperature superconductors. In 1998, he joined Bell Laboratories, Murray Hill, NJ, USA, as a full-time Research Staff Member, where he developed micro- and nanomachines for optical communications, imaging, and quantum sensing. In 2008, he moved to the Argonne National Laboratory, Lemont, IL, USA, to lead the Nanofabrication and Devices Group. He was a fellow of the Institute for Molecular Engineering, The University of Chicago, Chicago, IL, USA, from 2015 to 2019. In 2021, he joined Penn State University, State College, PA, USA, as the Liang Professor of electrical engineering and the Director of the Nanofabrication Laboratory, Materials Research Institute. He is currently with the Physical Measurements Laboratory, National Institute for Standards and Technologies (NIST), Gaithersburg, MD, USA. Some recent notable examples of his research include the fabrication of today’s fastest and densest spatial light modulators, the development of methods to improve the performance of oscillators using nonlinear resonators, the most precise characterization of the quantum mechanical Casimir interaction, and the development of optical nanosystems incorporating metasurfaces and MEMS devices.

Dr. Lopez received the Bell Labs President’s Gold Award in 2000. At the Argonne National Laboratory, he received the Physical Sciences and Engineering Excellence Award.

Nicolas C. Pégard received the M.S. degree from the École Polytechnique, Palaiseau, France, in 2010, and the Ph.D. degree in electrical engineering from Princeton University, Princeton, NJ, USA, in 2014. He is currently an Assistant Professor with the Department of Applied Physical Sciences, University of North Carolina at Chapel Hill, Chapel Hill, NC, USA. His research interests include computational imaging, holography, and optical neurotechnology that enable discovery in biology and neurosciences.

Dr. Pégard received the Career Award at the Scientific Interface from the Burroughs Wellcome Foundation in 2019. He is also a 2021 Beckman Young Investigator.

Laura Waller received the B.S., M.Eng., and Ph.D. degrees from the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 2004, 2005, and 2010, respectively.

She was a Post-Doctoral Researcher and a Lecturer of physics with Princeton University, Princeton, NJ, USA, from 2010 to 2012. She is currently an Associate Professor of electrical engineering and computer science (EECS) with the University of California at Berkeley (UC Berkeley), Berkeley, CA, USA. She is also with the Bioengineering Graduate Group and the Applied Sciences & Technology Program, UC Berkeley/University of California at San Francisco (UCSF), San Francisco, CA, USA.

Dr. Waller is also a Packard Fellow for Science & Engineering, the Moore Foundation Data-driven Investigator, a Bakar Fellow, an OSA Fellow, an AIMBE Fellow, and the Chan Zuckerberg Biobank Investigator. She received the Carol D. Soc Distinguished Graduate Mentoring Award, the Agilent Early Career Professor Award (Finalist), the OSA Adolph Lomb Medal, the Ted Van Duzer Endowed Professorship, the NSF CAREER Award, and the SPIE Early Career Achievement Award.

Rikky Muller (Senior Member, IEEE) received the B.S. and M.Eng. degrees from the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 2004, and the Ph.D. degree from the University of California at Berkeley (UC Berkeley), Berkeley, CA, USA, in 2013, all in electrical engineering and computer science (EECS).

She was an IC Designer with Analog Devices, Cambridge, MA, USA, and the Co-Founder of Cortera Neurotechnologies, Inc., Berkeley, (acq. 2019), a medical device company focused on closed-loop deep brain stimulation technology. She was a McKenzie Fellow and a Lecturer of electrical engineering with the University of Melbourne, Melbourne, VIC, Australia. She is currently an Assistant Professor of electrical engineering and computer sciences with UC Berkeley, where she holds the S. Shankar Sastry Professorship in Emerging Technologies. She is also a Co-Director of the Berkeley Wireless Research Center (BWRC), Berkeley, a Core Member of the Center for Neural Engineering and Prostheses (CNEP), Berkeley, and an Investigator with the Chan Zuckerberg Biobank, San Francisco, CA, USA. Her research group focuses on emerging implantable and wearable medical devices and on developing low-power, wireless microelectronic, and integrated systems for neurological applications.

Dr. Muller is also a Bakar Fellow, a Hellman Fellow, and a Distinguished Lecturer of the Solid-State Circuits Society. She is also a member of the SSCS Advisory Committee, the Solid State Circuits Directions Committee, and Women in Circuits. She was a recipient of the National Academy of Engineering Gilbreth Lectureship, the NSF CAREER Award, the Keysign Early Career Professorship, the McKnight Technological Innovations in Neurosciences Award, and the IEEE Solid-State Circuits Society New Frontier Award. She was named one of MIT Tech Review’s 35 Global Innovators under 35 (TR35) and Boston MedTech’s 40 Healthcare Innovators under 40. She is also the IMMD Subcommittee Chair of IEEE International Solid-State Circuits Conference (ISSCC). She has served on the Technical Program Committees of IEEE Custom Integrated Circuits Conference (CICC) and Biomedical Circuits and Systems Conference (BioCAS). She has served as a Guest Editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS.