2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency

Yonggan Fu
Rice University
yf22@rice.edu

Yang Zhao
Rice University
zy34@rice.edu

Chaojian Li
Rice University
cl114@rice.edu

Qixuan Yu
Rice University
Maki.Yu@rice.edu

Yingyan Lin
Rice University
yingyan.lin@rice.edu

ABSTRACT
The recent breakthroughs of deep neural networks (DNNs) and the advent of billions of Internet of Things (IoT) devices have excited an explosive demand for intelligent IoT devices equipped with domain-specific DNN accelerators. However, the deployment of DNN accelerator enabled intelligent functionality into real-world IoT devices still remains particularly challenging. First, powerful DNNs often come at prohibitive complexities, whereas IoT devices often suffer from stringent resource constraints. Second, while DNNs are vulnerable to adversarial attacks especially on IoT devices exposed to complex real-world environments, many IoT applications require strict security.Existing DNN accelerators mostly tackle only one of the two aforementioned challenges (i.e., efficiency or adversarial robustness) while neglecting or even sacrificing the other. To this end, we propose a 2-in-1 Accelerator, an integrated algorithm-accelerator co-design framework aiming at winning both the adversarial robustness and efficiency of DNN accelerators. Specifically, we first propose a Random Precision Switch (RPS) algorithm that can effectively defend DNNs against adversarial attacks by enabling random DNN quantization as an in-situ model switch during training and inference. Furthermore, we propose a new precision-scalable accelerator featuring (1) a new precision-scalable MAC unit architecture which spatially tiles the temporal MAC units to boost both the achievable efficiency and flexibility and (2) a systematically optimized dataflow that is searched by our generic accelerator optimizer. Extensive experiments and ablation studies validate that our 2-in-1 Accelerator can not only aggressively boost both the adversarial robustness and efficiency of DNN accelerators under various attacks, but also naturally support instantaneous robustness-efficiency trade-offs adapting to varied resources without the necessity of DNN retraining. We believe our 2-in-1 Accelerator has opened up an exciting perspective for robust and efficient accelerator design.

CCS CONCEPTS
• Computer systems organization → Neural networks.

ACM Reference Format:
Yonggan Fu, Yang Zhao, Qixuan Yu, Chaojian Li, and Yingyan Lin. 2021. 2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency. In MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO ’21), October 18–22, 2021, Virtual Event, Greece. ACM, New York, NY, USA, 13 pages. https://doi.org/10.1145/3466752.3480082

1 INTRODUCTION
Deep neural networks’ (DNNs) performance breakthroughs and the advent of billions of Internet of Things (IoT) devices have triggered an increasing demand for DNN-powered intelligent IoT devices. However, DNNs’ deployments into real-world IoT devices still remain challenging. First, powerful DNNs’ prohibitive complexity stands at odd with the stringent resource constraints of IoT devices [46, 77, 85]. Second, while DNNs are vulnerable to adversarial attacks, many IoT applications require strict security under dynamic and complex real-world environments [31]. Therefore, techniques boosting both DNNs’ efficiency and robustness are highly desired.

To tackle the first challenge, various domain-specific DNN accelerators [11, 36, 41, 44, 45, 88] have been developed to customize the algorithm-to-hardware mapping methods (i.e., dataflows) and micro-architecture [89] towards the workloads of DNNs to achieve orders-of-magnitude acceleration efficiency improvement over general computing platforms. In parallel, various techniques have been proposed to defend DNNs against adversarial attacks, showing promising promise to address the aforementioned robustness challenge. Among them, adversarial training [48, 65, 75, 78], which augments the training set with adversarial samples generated on-the-fly during training, is currently the most effective method. Furthermore, recognizing that both efficiency and robustness are critical to many DNN-powered intelligent applications, pioneering efforts [23, 62, 76] attempt to defend against adversarial attacks within DNN accelerators. Nevertheless, the art of robustness-aware DNN accelerators is still in its infancy, and existing defensive accelerators against adversarial attacks rely on additional detection networks/modules to detect/defend adversarial samples during inference, thus inevitably compromising their accelerator efficiency.

Considering that quantized DNNs are very promising as efficient DNN solutions and also highly desirable in many IoT applications [18, 19], we first ask an intriguing question: “Is it possible to leverage...
quantization to boost DNNs’ robustness?\textsuperscript{,} despite the fact that quantized DNNs have been shown to degrade the models’ adversarial robustness unless being equipped with sophisticated regularization schemes \cite{69}. This is inspired by (1) \cite{12, 40, 79} showed that random perturbations on the inputs can certifiably defend DNNs against adversarial attacks, and (2) \cite{79} found that weight perturbations are a good complement for input perturbations, because they can narrow the robust generalization gap as weights globally influence the losses of all examples. We thus hypothesize that quantization noise can be leveraged to provide similar effects as perturbations to the weights/activations and thus enhance DNNs’ robustness, motivating our random precision switch (RPS) algorithm that wins both efficiency and robustness of quantized DNNs. Furthermore, motivated by the bottlenecks of existing precision-scalable accelerators, we further develop a new accelerator to enhance the acceleration efficiency of RPS equipped DNNs. Specifically, we make the following contributions:

- We propose an integrated algorithm-accelerator co-design framework dubbed 2-in-1 Accelerator, aiming at winning both the adversarial robustness and acceleration efficiency of DNN accelerators.
- 2-in-1 Accelerator’s algorithm: We provide a new perspective regarding the role of quantization in DNNs’ robustness, and propose a Random Precision Switch (RPS) algorithm that can effectively defend DNNs against adversarial attacks by enabling random DNN quantization as an in-situ model switch during training and inference. RPS equipped DNNs with fixed-point precisions even outperform their full-precision counterparts’ robustness.
- 2-in-1 Accelerator’s architecture: We develop a new precision-scalable accelerator featuring (1) a novel multiply-accumulate (MAC) architecture which spatially tiles the temporal MAC units to boost both the achievable efficiency and precision-scalable flexibility and (2) a systematically optimized dataflow searched by our generic accelerator optimizer, surpassing existing precision-scalable accelerators.
- We perform a thorough evaluation of 2-in-1 Accelerator on six DNN models and four datasets under various adversarial attacks, and find that our 2-in-1 Accelerator achieves up to 7.58× better energy efficiency, 4.59×/36.5× higher throughput over precision-scalable/robustness-aware accelerators, and up to 24.48% improvement in robust accuracy. We believe that our 2-in-1 Accelerator framework has not only demonstrated an appealing and effective real-world DNN solution, but also opened up an exciting perspective for winning both robustness and efficiency in DNN accelerators.

## 2 2-IN-1 ACCELERATOR: ALGORITHM

In this section, we present our RPS algorithm that can simultaneously boost DNNs’ robustness and efficiency and thus serve as the algorithmic enabler of our 2-in-1 accelerator.

### 2.1 Preliminaries of adversarial robustness

\cite{24} finds that DNNs are vulnerable to adversarial attacks, i.e., applying a small permutation $\delta$ within a norm ball ($\|\delta\| \leq \epsilon$) to the inputs can mislead DNNs’ decisions. For example, the adversarial permutation $\delta$ under the $\ell_\infty$ attack \cite{24} is generated by maximizing the objective:

$$\max_{\|\delta\|_\infty \leq \epsilon} \ell(f_\theta(x + \delta), y)$$

(1)

where $\ell$ is the loss function, $\theta$ is the weights of a DNN $f$, $x$ and $y$ are the input and the corresponding label, respectively.

To boost DNNs’ robustness against adversarial attacks, adversarial training optimizing the following minimax problem is currently the strongest defense method \cite{4}:

$$\min_{\theta} \sum_i \max_{\|\delta\|_\infty \leq \epsilon} \ell(f_\theta(x_i + \delta), y_i)$$

(2)

### 2.2 Inspirations from previous works

Previous works show that random smoothing or transformations \cite{12, 28, 40, 81} on the inputs help robustify DNNs and \cite{79} shows that weight perturbations are good complements for input perturbations as they globally influence the learning loss of all inputs. Following this spirit, \cite{15, 30, 79} explicitly introduce randomness and permutations in the models’ weights or activations. On the other hand, \cite{47, 72, 75} show that model ensemble can help improve robustness at a cost of efficiency due to the required multiple models. These two aspects inspire us to rethink the connection between quantization’s role in the permutations of DNN weights/activations and model robustness and to view a DNN model under different precisions as an in-situ ensemble to boost both robustness and efficiency. As introduced in Sec. 2.4, the proposed RPS algorithm can be seen as an in-situ model switch among different precision choices.

### 2.3 Poor transferability between precisions

To validate our above hypothesis that a DNN model under different precisions can be seen as an in-situ ensemble, we empirically check the robustness of such an ensemble by evaluating the transferability of adversarial attacks between different precisions. As elaborated below, we find that the adversarial attacks transfer poorly between different precisions of an adversarially trained model, regardless of its adversarial training methods and attack schemes.

#### Experiment settings.

We conduct experiments that adopt adversarial attacks generated under one precision to attack the same adversarially trained model quantized to another precision. In particular, we apply PGD-20 \cite{48} and CW-Inf \cite{8} attacks, to PreActResNet-18 (following \cite{78}) which is adversarially trained using different adversarial training methods \cite{48, 78} using an 8-bit linear quantizer \cite{34} under training settings introduced in Sec. 4.1. We annotate the robust accuracy evaluated on adversarial examples in Fig. 1 where the attack precision denotes the precision for generating attacks which are adopted to attack the same model quantized to another inference precision. The diagonal elements are the robust accuracy with the same attack/inference precision and the non-diagonal elements are the robust accuracy under transferred attacks from different precisions.

#### Observations.

As observed from Fig. 1 (a)–(c), we can find that (1) training and attacking at the same low precisions indeed notably degrade the robust accuracy, as shown in the diagonals of Fig. 1, aligning with observations in \cite{43}; (2) it’s more difficult for adversarial attacks generated under one precision to fool the same adversarially trained model quantized to a different precision, regardless of the relative difference between the two precisions; (3) the
the average robust accuracies of all adversarial attacks generated at one precision transfer poorly to an- corresponding adversarial examples. In particular, randomly select- pendently record the statistics of different precisions given their model with switchable batch normalization (SBN) [25, 35] to inde- Ding the model with the selected precision, and (2) equipping the in each iteration for generating adversarial examples and updat- scratch via (1) randomly selecting a precision from a candidate set ent precisions. To this end, we adversarially train a model from zation as an in-situ model switch during training and inference.

Motivated by the poor transferability between different precisions of a trained model, we propose the RPS algorithm to boost both model robustness and efficiency via enabling random DNN quanti- zation as an in-situ model switch during training and inference. RPS training. We propose the RPS training pipeline to (1) maintain a decent natural accuracy when the model is directly quantized to different precisions during inference, and (2) further increase the difficulty of transferring adversarial examples between different precisions. To this end, we adversarially train a model from scratch via (1) randomly selecting a precision from a candidate set in each iteration for generating adversarial examples and updat- ing the model with the selected precision, and (2) equipping the model with switchable batch normalization (SBN) [25, 35] to inde- pendently record the statistics of different precisions given their corresponding adversarial examples. In particular, randomly select- ing a training precision improves the capability of instant precision switch during inference and SBN enlarges the gap between different inference/attack precisions inspired by [25, 35, 80] which separately handles the statistics of different inputs. As shown in Fig. 1 (d), the same adversarially trained model equipped with RPS training shows larger robust gaps between different inference/attack precisions, especially under larger precision, as compared to the corresponding ones in Fig. 1 (c). Note that during inference, the multiplication and addition operations of SBN can be fused into the scale factors of linear quantizers [34] and the model bias, respectively, thus does not require additional modules over existing low precision accelerators.

RPS inference. Given a model adversarially trained via our RPS training scheme, the proposed RPS inference randomly selects one precision from an inference precision set to quantize the model’s weights and activations during inference. Based on the analysis in Sec. 2.3, randomly selecting an inference precision can greatly degrade the effectiveness of adversarial attacks as long as the attacks are not generated under the same precision, as consistently observed in Figs. 1.

The RPS training and inference algorithms on top of PGD-7 [48] adversarial training are summarized in Alg. 1, which is similar when applying on top of other adversarial training methods.

2.5 Instant trade-offs between robustness and efficiency

In addition to winning both robustness and efficiency, another ben- efit of our RPS algorithm is the instant trade-off capability between DNNs’ robustness and efficiency during run-time to adapt to (1) the safety conditions of the external environments and (2) the re- maining resource (e.g., battery power) on the device. Specifically, our RPS achieves this via (1) switching to lower precisions when enabling random precision inference to trade robustness in less dan- gerous environments for a higher average efficiency, or (2) directly adopting a static low precision training under safe environments to pursue merely high efficiency. This property can be highly desirable in real world applications especially intelligent IoT ones. We will next discuss the proposed accelerator that can not only improve the execution efficiency of DNNs resulting from our RPS algorithm but also set a new record of precision-scalable acceleration.

3 2-IN-1 ACCELERATOR: ARCHITECTURE

In this section, we introduce our proposed accelerator architecture dedicated for variable-precision DNNs (e.g., RPS equipped DNNs in Sec. 2) to achieve much improved acceleration efficiency. In particular, we first identify and analyze the bottlenecks of existing precision-scalable accelerators in Sec. 3.1. Then present a new MAC unit architecture in Sec. 3.2 and an automated accelerator optimizer in Sec. 3.3 that together tackles the aforementioned bottlenecks.

3.1 Bottlenecks of SOTA precision-scalable accelerators

Despite the impressive performance achieved by SOTA precision- scalable accelerators [37, 39, 52, 53, 63, 64, 66, 67], they are still limited in their acceleration performance especially when accelerating more complex variable-precision DNNs, e.g., RPS equipped DNNs in which all the layers may switch their precision to any pos- sible precision in a candidate set during inference. The bottlenecks of SOTA precision-scalable accelerators are described below.
### Algorithm 1: The RPS Algorithm

**Require:** Training dataset $D_{train}$, model $f_\theta$, precision set $Q$, total training epochs $T$, step size $\alpha$, adversarial dataset $D_{adv}$ generated on $f_\theta$ by attackers.

```plaintext
1: *** RPS Training ***
2: Equip $f_\theta$ with SBN
3: for epoch $\in [1, T]$ do
4: for $(x, y) \in D_{train}$ do
5: Randomly select a precision $q$ from $Q$
6: Obtain $f_\theta^q$ by quantizing $f_\theta$ to $q$-bit
7: $\delta = 0$ or random initialized
8: for $t \in [1, T]$ do
9: $\delta = \text{clip}_{\epsilon} \{ \delta + \alpha \cdot \text{sign}(\nabla_\theta \ell(f_\theta^q(x + \delta), y)) \}$
10: end for
11: $\theta = \theta - \nabla_\theta \ell(f_\theta^q(x + \delta), y)$
12: end for
13: end for
14: *** RPS Inference ***
15: for $x_{adv} \in D_{adv}$ do
16: Randomly select a precision $q$ from $Q$
17: Obtain $f_\theta^q$ by quantizing $f_\theta$ to $q$-bit
18: Evaluate $\hat{y} = f_\theta^q(x_{adv})$
19: end for
20: return $\{\hat{y}\}$
```

3.1.1 Dilemma between flexibility and performance.

**Bottleneck.** While variable-precision DNNs have gained growing interest thanks to their advantages of enabling instantaneous energy-accuracy trade-off which is highly desirable in many DNN applications such as DNN-powered IoT ones, existing precision-scalable accelerators still struggle in the dilemma between their favored flexibility (i.e., support a large set of precisions) and achieved acceleration performance.

**Analysis.** SOTA precision-scalable accelerators can be categorized into two classes, i.e., *temporal* and *spatial* designs. The temporal designs [37, 66] adopt bit-serial MAC units to execute a part of the bit operations between two operands during each cycle and then accumulate the results temporally via additional shift logic circuits to support variable precision inference; while the spatial architectures [52, 67] first split the execution of high precision multiplications into several 2-bit multipliers, and then exploit combinational logic circuits to dynamically compose and decompose the 2-bit multipliers to construct variable-precision MAC units. Both designs have their advantages and disadvantages:

On the one hand, temporal designs are inferior in their achieved throughput under lower precisions (<8-bit) compared with spatial designs as validated in [7], since the area of their required shifters and accumulators are determined by their supported highest precision and thus can dominate the area cost, limiting their efficiency normalized over area [67]. On the other hand, spatial designs can only support a limited set of predefined precisions, e.g., 2/4/8/16-bit for Bit Fusion [67], if considering an affordable cost for their required configurability logic circuits due to the spatial constraints of their MAC units, while the precision choices in temporal designs are more flexible as higher precisions can naturally be supported by using more temporal cycles. Therefore, there exists a dilemma between the achieved flexibility and efficiency in SOTA precision-scalable accelerators.

**Validation.** To validate the above analysis, we show the throughput under different precisions (the same for weights and inputs) of two representative spatial and temporal precision-scalable accelerators (i.e., Bit Fusion [67] and Stripes [37]) in Fig. 2, when accelerating ResNet-50 on ImageNet. The detailed simulation settings can be found in Sec. 4.1. We can observe that (1) Bit Fusion achieves a higher throughput compared with Stripes under its supported precisions (i.e., <8-bit, the most commonly adopted precisions in quantized DNNs [5, 16, 38, 59]); (2) Bit Fusion leads to under-utilization of the hardware resources under its unsupported precisions where it has to adopt the closest supported but higher precision; (3) Bit Fusion shows inferior throughput under precisions larger than 8-bit since it has to execute each Bit Bricks four times when the operands’ precision is higher than 8-bit. In contrast, while the temporal design, Stripes, is inferior to Bit Fusion under Bit Fusion’s supported low precisions, it scales well with the precision, e.g., a consistent improvement in throughput as the execution precision decreases. This set of experiments demonstrates that SOTA precision-scalable accelerators inevitably suffer from the dilemma to trade-off between their achieved flexibility and efficiency, motivating our proposed new accelerator.

3.1.2 Heavy shift-add overhead for variable-precision.

**Bottleneck.** To support variable-precision configurability, existing precision-scalable accelerators require a heavy shift-add overhead, e.g., the shifters in the bit-serial units of the temporal designs [37] and the shifters for composing various 2-bit multipliers in the spatial designs [67] introduce significant or even dominant area and energy costs.

**Analysis from related works.** The size of the required shifters and accumulators in the temporal designs are determined by its highest supported precision and thus can dominate the area cost [67], e.g., the shifter and the accumulator use up around 90% of the total area in a temporal design supporting up to 16-bit, greatly limiting their achievable benefits and leading to inferior normalized efficiency per area. Similar observations have been drawn in [7] that compared with spatial designs, temporal designs have a worse normalized performance, i.e., throughput/area. On the other hand, for spatial designs, [7] shows that their MAC unit can require up to 4.4× the area of a standard MAC unit due to the overhead of their scalable units using sub-computation parallelism, and [63] also finds that the shift-add logic circuit in Bit Fusion for supporting precision-scalable configuration occupies a surprisingly large area (67%) and consumes a majority of power consumption (79%).

![Figure 2: Throughput under different precisions of Bit Fusion and Stripes for accelerating ResNet-50 on ImageNet.](image-url)

The size of the required shifters and accumulators in the temporal designs are determined by its highest supported precision and thus can dominate the area cost [67], e.g., the shifter and the accumulator use up around 90% of the total area in a temporal design supporting up to 16-bit, greatly limiting their achievable benefits and leading to inferior normalized efficiency per area. Similar observations have been drawn in [7] that compared with spatial designs, temporal designs have a worse normalized performance, i.e., throughput/area. On the other hand, for spatial designs, [7] shows that their MAC unit can require up to 4.4× the area of a standard MAC unit due to the overhead of their scalable units using sub-computation parallelism, and [63] also finds that the shift-add logic circuit in Bit Fusion for supporting precision-scalable configuration occupies a surprisingly large area (67%) and consumes a majority of power consumption (79%).
These observations motivate us to explore a new precision-salable accelerator to reduce the shift-add logic overhead and thus to better allocate the limited area for more MAC units.

**Validation.** In Fig. 3, we show the area breakdown of the MAC units in Bit Fusion [67], a temporal design reported by Bit Fusion, as well as our proposed architecture introduced in Sec. 3. We can see that the shift-add logic occupies 60.9%/67.0% of the total area in the MAC units of the temporal/spatial designs. In contrast, our design reduces the area of shift-add logic to 39.7% via the techniques proposed in Sec. 3, thus leading to a better performance/area.

### 3.1.3 Fixed or limited dataflow optimization.

**Bottleneck.** The dataflow of DNN accelerators largely impacts their acceleration efficiency [21, 49, 82, 87]. For variable-precision DNNs (e.g., RPS equipped ones), each layer might be executed at any precision of the candidate precision set, making it more challenging to find an optimal dataflow for all the cases. For example, a 20-layer DNN with 5 precision choices correspond to a total of 100 different dataflows to be explored for achieving the best average efficiency, in contrast to only 20 for its static layer-wise mixed-precision counterpart.

**Analysis.** As analyzed in Eyeriss [11, 20, 86, 87], dataflows can be described as the tiling strategies, including the loop order and tiling factors, across each memory hierarchy. Most of existing precision-scalable accelerators adopt a fixed dataflow within their memory hierarchies or only conduct a limited dataflow optimization. In particular, [37, 63, 66] all use a fixed NoC (Network-on-Chip as defined in [11]) design, i.e., fixing the tiling strategies along both the two dimensions of the MAC array; and Bit Fusion [67] provides a dataflow optimization tool which only considers the loop order optimization for the global buffer and thus lacks flexible dataflow support for other memory hierarchies. Considering that different networks/layers with different precisions might favor different dataflows, a more comprehensive optimizer is necessary to find the optimal dataflow for further boosting the efficiency of precision-scalable accelerators.

### 3.2 The proposed MAC unit architecture

In this subsection, we introduce the proposed MAC unit architecture. Specifically, we show how a vanilla spatial-temporal MAC unit architecture in Sec. 3.2.1 is evolved into our proposed MAC unit architecture step by step through the optimization methods in Sec. 3.2.2 ~ 3.2.3, and finally present the overall accelerator architecture in Sec. 3.2.4.

#### 3.2.1 A spatial-temporal design.

**Key idea.** As analyzed in Sec. 3.1.1, there exists an inevitable trade-off between bit-level flexibility and acceleration efficiency in temporal and spatial designs. As both flexibility and efficiency are critical for real applications, we propose a new spatial-temporal MAC unit architecture which spatially tiles the temporal units to combine the advantages of both temporal and spatial designs. In Fig. 4, we show an overview of the MAC unit in the (a) temporal, (b) spatial, and (c) our proposed spatial-temporal designs. We tile the temporal units, i.e., bit-serial units, in the same manner as the Bit Bricks in Bit Fusion [67] so that they can be dynamically composed to support variable precisions, e.g., each of the four bit-serial units takes four cycles to calculate a 2-bit × 2-bit partial product, the results of which are then fused via shift and accumulation to obtain the final 4-bit × 4-bit results.

**Advantages of the spatial-temporal design.** First, our spatial-temporal design maintains a high flexibility in the execution precision choices. Spatial designs [67] can only support limited precision choices (like 2-/4-/8-/16-bit) while our design can flexibly support more commonly used precision, e.g., each of the four bit-serial units can take three cycles to calculate a total of four 3-bit × 3-bit products, or one 6-bit × 6-bit product via dynamic composition. Second, the smaller size (i.e., the supported maximal precision) of the bit-serial units in our spatial-temporal design will help mitigate the area bottleneck caused by the shift-add logic for precision configuration. In particular, one major bottleneck of temporal designs when supporting a high bit-level flexibility is that their shifters and accumulators within each bit-serial module are determined by their highest supported precision, e.g., dominating a 90% of the area in a 16-bit bit-serial unit, as pointed out by [67]. Our spatial-temporal design tackles this bottleneck via spatially composing bit-serial units of smaller sizes, i.e., each bit-serial unit can support up to 4-bit × 4-bit to constrain the maximal size required by the shifters. More importantly, the number of the required shift-add logic within the bit-serial unit and between different units for dynamic composition can be aggressively reduced with further optimization as introduced in Sec. 3.2.2 ~ 3.2.3.

Note that Bit Fusion also adopts a temporal-spatial manner for 16-bit inference by temporally executing 8-bit inference with their spatial unit for four cycles to compose a 16-bit result to avoid more complex logic for precision configurability, e.g., shifters of larger sizes. However, their temporal execution of the spatial units cannot benefit the bit-level flexibility like our design which spatially tiles the temporal units.
outputs need to be accumulated by different accumulators, thus requiring a large area overhead. Therefore, we aim to reorganize the workloads, more specifically, the bit-level split and allocation strategy to reduce the required shifters and accumulators in a MAC unit.

Calculating multiple partial sums in one MAC unit. We increase the number of bit-serial units in each MAC unit to simultaneously calculate multiple partial sums of the same output pixel as shown in Fig. 5 (a), which implies that the weights come from different kernel rows (R) and columns (S) while the inputs come from different input channels (C) for calculating the partial sums. Therefore, all the partial sums can be directly accumulated in one accumulator regardless of the execution precision. From a tiling strategy perspective, we explicitly tile the R, S, or C dimension in the MAC unit for further improving the area/energy efficiency while freeing up the used dataflow in the NoC (i.e., MAC array) and global buffer levels for layerwise optimization as introduced in Sec. 3.3. Such a flexibility is necessary for dataflow optimization towards reducing the data movement cost of each layer. More importantly, simultaneously calculating multiple partial sums also brings another opportunity to aggressively reduce the required shifters as introduced below.

Reorganize the bit-level split and allocation. The number of shifters for the dynamic composition of bit-serial units can be reduced via reorganizing the bit-level split and allocation strategy. Suppose that calculating the i-th partial sum of an operand $a_i$ can be formulated as $a_i = a_{HB}^i \times 2^m + a_{LB}^i \times 2^m$ where $a_{HB}^i$ is the first m-bit LSB and $a_{LB}^i$ is the remaining MSBs of the i-th partial sum.

Spatial-temporal scheduling for different precisions. In our design, each bit-serial unit supports up to 4-bit x 4-bit calculation and each MAC unit adopts up to four bit-serial units for calculating one partial sum, i.e., supporting up to 8-bit x 8-bit calculation. For dealing with the precision higher than 8-bit, we follow Bit Fusion to temporally execute the whole MAC unit and then accumulate their results, considering that (1) the cost of more complex precision configurability under higher precisions will be higher and (2) 8-bit or lower precisions are sufficient for most DNN inference without accuracy degradation [5, 16, 38, 59].

Next, we introduce the detailed schedule of our MAC unit that is conducted spatially across the bit-serial units and temporally across cycles under each precision. Specifically, for operands with precisions no more than 4-bit, each bit-serial unit will independently calculate one partial sum of the final output; For operands with up to 6-bit x 6-bit/8-bit x 8-bit, each of the four bit-serial units calculates a partial product with up to 3-bit x 3-bit/4-bit x 4-bit, and then all the partial products will be composed to the final result via shift and accumulation; For operands with more irregular precisions like 5-bit x 5-bit, we split it into (3-bit+2-bit)x(3-bit+2-bit), i.e., four bit-serial units will take the computation of 3-bit x 3-bit, 2-bit x 2-bit, and two 3-bit x 2-bit, respectively, and similarly, operands with 7-bit can be split into (4-bit+3-bit); and for operands higher than 8-bit, the calculation will be split to no more than 8-bit and temporally executed by the whole MAC unit as mentioned above, e.g., 12-bit x 12-bit can be split into four 6-bit x 6-bit, each of which will be sequentially executed by the MAC unit and then accumulated. The above analysis also works for asymmetrical precisions, e.g., 4-bit x 2-bit which takes only two cycles for each bit-serial units to complete the execution.

3.2.2 Opt-1: Reorganize bit-level split/allocation.

Motivation. It’s important to improve bit-level split and allocation of the inputs/weights for the MAC units in precision-scalable accelerators, considering that the overhead of the shifters and accumulators for precision configurability is coupled with the workload patterns [7]. For example, if each bit-serial unit in a MAC unit processes one bit-level partial product of different outputs, their
in Fig. 6 (the leftmost zoom-in of one group). In particular, since the total number of shifts is the same for all the bit-serial units in one group, in each cycle the partial products of all the bit-serial units in one group can be directly summed together and then fed into the group shift-add module. Such an optimization reduces the required number of shifters within the bit-serial units by 1/n. The synthesized results show that our final MAC unit design in Fig. 6 achieves 2.3× and 4.88× improvement in throughput/area and energy-efficiency/operation, respectively, compared with Bit Fusion under 8-bit×8-bit.

Note that (1) this optimization is specific to our design that organizes the bit-serial units into groups without the necessity of having unit-wise shifters and such opportunities do not exist in previous temporal/spatial designs; and (2) although the group shift-add can be potentially further combined with the group-wise shift-add, this will also increase the critical path and limit the system frequency. Thus, we keep them as two separate parts in our design.

3.2.4 Overall architecture.

The overall 2-in-1 Accelerator architecture is shown in Fig. 6, where the data is packed by a dispatcher which is implemented by a multiplexer to enable different granularities (i.e., 1/2/4/8-bit) for accessing the data buffer, and then passed to the MAC array as described in Sec. 3.2.1~ 3.2.3 for further processing. To this end, our 2-in-1 Accelerator can (1) fully achieve the “win-win” in robustness and efficiency on top of the proposed RPS algorithm, and (2) support instantaneous robustness-efficiency trade-offs as validated in Sec. 4.4.

3.3 The proposed automated optimizer

It is well-known that both the dataflow and micro-architecture of a DNN accelerator are critical to its achievable efficiency. For example, [49] shows that different dataflows can result in a 10× difference in the accelerators’ efficiency. Meanwhile, the number of all possible dataflows and micro-architectures for an accelerator can easily explode [83], which can be time-consuming and might not even be practical to manually identify, thus it can be greatly useful to have a generic accelerator optimizer that can automatically search for both the optimal dataflow and micro-architecture given the target acceleration efficiency and hardware resource (e.g., area). To this end, we propose an automated optimizer with two modes, i.e., (1) search for merely dataflows and (2) search for both the dataflows and micro-architectures given an area budget.

Searching for merely dataflows. For this mode, we adopt an evolutionary algorithm [51]. Specifically, the searchable factors include the tiling factors for each data dimension and the loop order for each memory hierarchy. Note that the optimal refresh location, which is the one occupying the most memory size without causing overflows, can be automatically derived since all the memory sizes are fixed in this mode. If all possible refresh locations cause overflows, the corresponding design is invalid and discarded. As shown in Alg. 2, we start from a population of randomly initialized for-loop descriptions and in each cycle, select the top 30% designs in terms of efficiency as a new population, and then conduct (1) crossover (i.e., generate a new design via randomly selecting two designs from the population and inserting one design’s loop order in one memory hierarchy or tiling factors of one data dimension to the other design) and (2) mutation (i.e., generate a new design from a randomly selected dataflow via randomly permuting its loop order in one memory hierarchy or tiling factors of one data dimension to another choice). After enlarging the pool to the original population size, we will start a new cycle and iterate this process until reaching a predefined maximal cycle number. Note that in both modes, we adopt an open-sourced generic performance predictor of DNN accelerators [90] to obtain the efficiency for a given dataflow and micro-architecture pair.

Searching for both dataflows and micro-architectures. The search engine under this mode can be built on top of that for the above mode. Specifically, we predefine a design space with a set of available choices for the MAC array size and memory sizes in each memory hierarchy which are then synthesized to acquire the unit energy and area; and then adopt another evolutionary algorithm similar to Alg. 2 to explore the design space, where the efficiency of an micro-architecture is measured by calculating its average energy/throughput under different precisions after optimizing the dataflow via Alg. 2.

Note that for a fair comparison with the baselines, in this work we only optimize the dataflow of each workload and adopt the same memory/MAC array area as our baselines.

4 EXPERIMENT RESULTS

4.1 Experiment Setup

4.1.1 Algorithm Setup.

Networks & datasets. We evaluate our RPS algorithm on three networks and four datasets which are the most commonly used ones in the robustness literature [48, 65, 78], i.e., PreActResNet-18 and WideResNet-32 on CIFAR-10/CIFAR-100/SVHN and ResNet-50 on ImageNet. We use a linear quantizer [34] for quantizing weights/activations to the same precision.
**Algorithm 2 Evolutionary Search for Dataflows**

**Require:** Architecture arch, Workload (layer information and execution precision), Total cycle number Total_Cycle, Population size Psise

1. Initialize a population of dataflow with different loop orders and tiling factors according to the workload
2. for cycle ∈ [1, Total_Cycle] do
3. Select the top 30% dataflow from the population based on the predicted efficiency of the workload
4. while size(population) < Psise do
5. Randomly select two dataflow, do crossover, append to population if valid
6. Randomly select one dataflow, do mutation, append to population if valid
7. end while
8. end for
9. return The best dataflow in the population

**Training settings.** We adopt four SOTA adversarial training methods, including FGSM [24], FGSM-RS [78], PGD-7 [48], and Free [65] and apply our RPS algorithm on top of them. We follow their original papers for the adversarial training hyper-parameter settings and follow the model training settings in [48] and [65] for CIFAR-10/CIFAR-100/SVHN and ImageNet.

**Attack settings.** We consider the strong attacks including three white-box attacks PGD [48], AutoAttack [13], CW [8], and one gradient-free attack Bandits [33], with different numbers of iterations/restarts and permutation strengths $\epsilon = 8, 12, 16$. Without loss of generality, we assume the adversary adopts random precision from the same inference precision set as our RPS since (1) any attack precision out of RPS’s inference precision set will merely increase RPS’s robust accuracy according to Fig. 1, and (2) while the adversary may select precisions with better attacking success rates, our RPS can also increase the probability of sampling more robust precisions for a stronger defense, thus we assume both the adversary and RPS adopt random precision for simplicity.

4.1.2 Accelerator development and synthesis.

In order to evaluate our proposed accelerator, we implement a custom cycle-accurate simulator, aiming to model the behavior of the synthesized circuits. The design parameters in the simulator are obtained from gate-level netlists and SRAM which are generated based on a commercial 28nm technology using the Synopsys Design Compiler and Memory compiler provided by the foundry. Specifically, proper activity factors are set at the input ports of the memory/computation units, and the energy is calculated using PrimeTime [73].

**Baselines.** We benchmark with two SOTA precision-scalable accelerators Bit Fusion [67] and Stripes [37], and one robustness-aware accelerator DNNGuard [76]. For a fair comparison, we adopt the same memory area and MAC array area with Bit Fusion, and we modify the unit energy of Bit Fusion’s official simulator to scale it from 45nm to 28nm following the rule in [1]. For Stripes, thanks to the clear description of the design in their paper and the easy representation, we built a cycle-accurate simulator for it with the same memory/MAC array area with Bit Fusion and our design, and optimize its dataflow with our automated optimizer.

### Table 1: Evaluating RPS on two networks and three adversarial training methods FGSM [24], FGSM-RS [78], and PGD-7 [48] on CIFAR-10 under different PGD attacks.

| Training Method          | Adversarial Attack | Natural (%) | PGD-20 (%) | PGD-100 (%) |
|-------------------------|--------------------|-------------|------------|-------------|
| FGSM                    | FGSM-RS            | 67.04       | 41.48      | 41.37       |
|                         | FGSM + RPS         | 80.58       | 64.08      | 63.56       |
|                         | PGSM-RS            | 86.08       | 41.76      | 41.13       |
|                         | FGSM-RS + RPS      | 82.11       | 59.33      | 59.32       |
| PGD-7                   | PGD-7 + RPS        | 82.02       | 53.17      | 50.93       |

### Table 2: Evaluating RPS on two networks trained with FGSM-RS [78] and PGD-7 [48] on CIFAR-100.

| Training Method          | Adversarial Attack | Natural (%) | PGD-20 (%) | PGD-100 (%) |
|-------------------------|--------------------|-------------|------------|-------------|
| FGSM-RS                 | FGSM-RS            | 57.6        | 20.14      | 23.88       |
|                         | FGSM-RS + RPS      | 51.09       | 36.73      | 37.18       |
| PGD-7                   | PGD-7 + RPS        | 56.31       | 27.97      | 27.77       |

### Table 3: Evaluating RPS on two networks trained with FGSM-RS [78] and PGD-7 [48] on the SVHN dataset.

| Training Method          | Adversarial Attack | Natural (%) | PGD-20 (%) | PGD-100 (%) |
|-------------------------|--------------------|-------------|------------|-------------|
| FGSM-RS                 | FGSM-RS            | 88.68       | 44.62      | 43.59       |
|                         | FGSM-RS + RPS      | 86.46       | 53.51      | 53.92       |
| PGD-7                   | PGD-7 + RPS        | 86.81       | 51.53      | 50.98       |

### Table 4: Evaluating RPS on top of two adversarial training methods (FGSM-RS [78] and Free [65]) on ResNet-50 under PGD-10 and PGD-50 attacks with $\epsilon = 4$ on ImageNet.

| Training Method        | Adversarial Attack | PGD-10 (%) | PGD-50 (%) |
|------------------------|--------------------|------------|------------|
| FGSM-RS                | 55.45              | 30.28      | 30.18      |
| FGSM-RS + RPS          | 63.21              | 37.93      | 37.12      |
| Free                   | 60.21              | 32.77      | 31.88      |
| Free + RPS             | 64.58              | 42.88      | 42.72      |

**Workloads.** We adopt six networks (WideResNet-32/ResNet-18 on CIFAR-10 with 32×32 inputs and AlexNet/VGG-16/ResNet-18/50 on ImageNet with 224×224 inputs) under 1-16-bit as our workloads.

4.2 Evaluate 2-in-1 Accelerator’s algorithm

We evaluate the improvement in robustness via applying the proposed RPS on top of SOTA adversarial training methods. Note that all the baselines are SOTA adversarial training methods with a full precision, i.e., no quantization is applied. Our RPS adopts a precision set of 4–16-bit by default.

4.2.1 Benchmark on CIFAR-10/CIFAR-100/SVHN/ImageNet.

**Benchmark on CIFAR-10.** As summarized in Tab. 1, we can observe that (1) RPS consistently enhances the robust accuracy under PGD attacks, largely outperforming SOTA adversarial training methods with a full precision. In particular, RPS achieves a 13.98%/12.14% higher robust accuracy under PGD-20 attacks on PreActResNet-18 and WideResNet-32, respectively, while notably improving the efficiency thanks to the low precision execution as
evaluated in Sec. 4.3; and (2) RPS also enhances the robust accuracy by 13.57%−22.60% under PGD-20 attacks on top of FGSMS/FGSM-RS.

**Benchmark on CIFAR-100.** The observations on CIFAR-100 are consistent with those on CIFAR-10. In particular, RPS achieves a 10.61%/13.77% and 13.83%/9.39% higher robust accuracy on top of FGSMS/PGD-7 training under PGD-20 attacks on PreActResNet-18 and WideResNet-32, respectively.

**Benchmark on SVHN.** As shown in Tab. 3, RPS achieves a 8.89%−15.37% and 10.31%−11.20% higher robust accuracy under PGD-20 attacks and a comparable natural accuracy on top of FGSMS/RS and PGD-7 training, respectively, indicating that RPS is generally effective on various tasks.

**Benchmark on ImageNet.** We further evaluate RPS on a larger scale dataset, i.e., ImageNet, as shown in Tab. 4. We can observe that RPS achieves a **triple-win** in terms of the natural accuracy, robust accuracy, and model efficiency on top of both adversarial training methods. In particular, RPS achieves a 7.65%/10.11% higher robust accuracy over FGSMS-7 [78] and Free [65], respectively, under the PGD-10 attack, indicating our RPS’s scalability and applicability on large-scale and complex datasets.

### 4.2.2 Benchmark under more attacks.

Considering many defense methods are found to be ineffective under stronger attacks, we evaluate RPS against more attack methods with different permutation strengths. As observed from Tab. 5, RPS consistently improves the robust accuracy across different attacks/models/distortions, e.g., a higher robust accuracy of 6.88%−9.12% under Auto-Attack, which is currently one of the strongest adaptive attacks, and more surprisingly, 9.97%−18.87% under the CW-Inf attack, where we find the poor transferability between different attack/inference precisions is more notable. In addition, RPS achieves a 5.01%−24.48% higher robustness accuracy under the Bandits attack which is a gradient-free attack, indicating that RPS does not suffer from the obfuscated gradient problem [4]. In fact, we find RPS does not show any characteristic behavior for obfuscated gradients discussed in [4].

### 4.2.3 Benchmark under adaptive attacks.

We further evaluate RPS via customizing an adaptive attack [74], dubbed E-PGD, which generates perturbations based on the ensemble (i.e., the averaged output) of all candidate precisions to make the attacks aware of all precisions, assuming that the adversaries know the adopted precision set in advance. As shown in Tab. 6, RPS still achieves a more than 8.97% and 9.61% higher robust accuracy over PGD-7 training on CIFAR-10 and CIFAR-100, respectively, indicating the consistent effectiveness of RPS.

### 4.3 Evaluate 2-in-1 Accelerator’s architecture

#### 4.3.1 Benchmark with Bit Fusion and Stripes.

**Throughput comparison.** We compare the throughput of Bit Fusion, Stripes, and our **2-in-1 Accelerator** on top of six networks and four execution precisions in Fig. 7. All the throughput results are normalized to that of Bit Fusion. We can observe that our design outperforms the baselines across all the networks and precisions with a 1.41 ∼ 2.88× and 1.15 ∼ 4.59× higher throughput over Bit Fusion and Stripes, respectively. Such improvement mainly comes from (1) the high throughput/area of our proposed MAC unit architecture, and (2) the effectiveness of our automated optimizer in reducing the memory stalls to fully utilize the capability of our MAC unit. For example, when using ResNet-50 on ImageNet with 4×-bit, our MAC unit design boosts the throughput by 2.25× over Bit-Fusion, and our automated optimizer further improves the throughput by 1.28× via reducing the memory stalls. In addition, we can observe that Bit Fusion shows a better throughput over Stripes for execution precisions lower than 8-bit while showing an inferior throughput at 16-bit, which is consistent with the analysis in Sec. 3.1.1 showing that Bit Fusion requires to execute each MAC unit four times for execution precisions higher than 8-bit. Although our accelerator adopts a similar manner to deal with 16-bit, it can still achieve a 1.15× higher throughput over Stripes, validating the superiority of the proposed spatial-temporal MAC design.

**Energy efficiency comparison.** We compare the energy efficiency of Bit Fusion, Stripes, and our **2-in-1 Accelerator** on top of six networks and four execution precisions in Fig. 8. All the energy efficiency results are normalized to that of Bit Fusion. We can observe that our proposed architecture consistently achieves the best energy efficiency across all the networks and precisions with a 1.91× ~ 7.58× and 1.25× ~ 2.85× energy efficiency over Bit Fusion and Stripes, respectively. Here we fully optimize the dataflow of Stripes so that it also outperforms Bit Fusion in energy efficiency.
Throughput (FPS) of AlexNet, ImageNet, and our 2-in-1 Accelerator on top of six networks and four execution precisions.

---

Figure 8: Normalized energy efficiency comparison among Bit Fusion, Stripes, and our 2-in-1 Accelerator on top of six networks and four execution precisions.

---

Figure 9: Energy breakdown of our 2-in-1 Accelerator and Bit Fusion on six networks executed with 4-bit×4-bit.

We also compare the energy breakdown between our design and Bit Fusion in Fig. 9. We can observe that although DRAM access still dominates the total energy, the energy costs for both the MAC computations and data movement (i.e., access DRAM and SRAM) are all reduced over Bit Fusion. The former is due to the higher energy efficiency/operation of our MAC unit and the latter is due to (1) the new opportunities for better mapping strategies brought by the proposed MAC unit with better throughput/area and output reuses, and (2) the effectiveness of our automated optimizer on a more flexible dataflow search space.

**Throughput evolution with the execution precision.** To further validate the scalability along different execution precisions of our 2-in-1 Accelerator over spatial/temporal designs, we evaluate the throughput under different precisions (the same weight/input precision) of Bit Fusion, Stripes, and our design, when accelerat-

---

Figure 10: Throughput under different precisions of Bit Fusion, Stripes, and our 2-in-1 Accelerator for accelerating WideResNet-32 on CIFAR-10 and ResNet-50 on ImageNet.

**4.3.2 Benchmark with robustness-aware accelerators.**

Boosting both robustness and efficiency in one accelerator is a significant feature and benefit of our 2-in-1 Accelerator. We further benchmark with a SOTA robustness-aware accelerator DNNGuard [76] to show the superiority of our framework. In particular, we compare the throughput/area of our 2-in-1 Accelerator and that of DNNGuard on AlexNet, VGG-16, and ResNet-50 which are reported by [76]. We find that our design achieves a 36.5×/9.5×, 19.3×/9.5×, and 12.8×/6.4× higher throughput compared with DNNGuard when adopting 4–8-bit/4–16-bit for accelerating AlexNet, VGG-16, and ResNet-50, respectively. This indicates the superiority and practicality of deploying our 2-in-1 Accelerator in real-world IoT applications where both security and efficiency matter.

---

Figure 11: 2-in-1 Accelerator’s instant robustness-efficiency trade-off on top of WideResNet-32 and CIFAR-10.

**4.4 Instant robustness-efficiency trade-offs of the 2-in-1 Accelerator**

As analyzed in Sec. 2.5, our 2-in-1 Accelerator also features the capability to enable instant robustness-efficiency trade-offs at runtime to adapt to both the safety conditions of the environments.
and the remaining power on the device. We show an example of executing WideResNet-32 with CIFAR-10 inputs on our 2-in-1 Accelerator with different execution precisions (RPS with 4-16-bit, 4-12-bit, 4-8-bit, and static 4-bit) and record the robust accuracy and the (averaged) energy efficiency. As shown in Fig. 11, our 2-in-1 Accelerator can instantly switch between high precision sets, low precision sets, and static low precision to balance the achieved robustness and efficiency with a comparable natural accuracy (within 81.5%–84.7%).

5 RELATED WORKS

Adversarial attacks and defenses. [24] shows that small perturbations onto the inputs can mislead DNNs’ decisions, which is known as adversarial attacks. Later, stronger attacks, including both white-box [8, 13, 48, 54, 58] and black-box ones [3, 10, 27, 32, 33], are proposed to aggressively degrade the accuracy of the target DNN models. To defend DNNs against adversarial attacks, adversarial training [48, 65, 75, 78], which augments the training set with adversarial samples generated during training, is currently the most effective method. In parallel, other defense methods [6, 17, 28, 40, 42, 50, 71, 79, 84] have also been proposed. There has been a continuous competition between adversaries and defenders, and the readers are referred to [2, 9] for more discussions.

Robustness of quantized models. As both robustness and efficiency are critical for most DNN applications, pioneering works have strived to design robust quantized DNNs. In particular, [22, 56] propose robust binary neural networks (BNNs) and [61] adopts tanh-based quantization to increase robustness, while these works have been observed to suffer from the obfuscated gradient problem [4, 57], which is a false sense of security. Later, [43] finds that quantized DNNs are actually more vulnerable to adversarial attacks due to the error amplification effect, i.e., the magnitude of adversarial perturbation is amplified when passing through the DNN layers. To tackle this effect, [43, 68] propose robustness-aware regularization methods for DNN training, and [69] retrains the network via feedback learning [70]. In addition, [55] searches for layerwise precision and [26] constructs a unified formulation to balance and enforce the models’ robustness and compactness. In contrast, our RPS algorithm leverages quantization to aggressively enhance robustness, which even largely surpasses the full-precision models.

Precision-scalable accelerators. To support variable precisions for different DNN models/layers, various precision-scalable accelerators have been proposed to dynamically and flexibly handle the varied workloads, which can be categorized into two classes, i.e., temporal and spatial designs. For temporal designs, pioneering works, such as Stripes [37], LOOM [66], and Tartan [14], adopt bit-serial MAC units to provide precision configurability, which can flexibly handle any precision yet suffer from inferior efficiency per area over their spatial counterparts [7, 67], and more recently UNPU [39] fabricates a bit-serial DNN accelerator to support variable weight precisions while the activations use full precision. For spatial designs, Bit Fusion [67] proposes to use combinational logic to dynamically compose and decompose 2-bit multipliers to construct variable-precision MAC units; Later, BitBlade [63] improves Bit Fusion via pulling out the shifting logic of each MAC unit and sharing it across the multipliers to reduce the area overhead; DVAFS [52, 53] propose to turn off parts of the multipliers at low precision to increase the energy efficiency at a constant throughput; and DeepRecon [64] skips parts of the pipeline stages of a floating-point multiplier to support either one 16-bit, two 12-bit, or four 8-bit multiplications. Detailed benchmarks for different precision-scalable MAC unit architectures can be found in [7]. Our proposed MAC unit architecture marries the best of both temporal and spatial designs and is integrated to construct a new precision-scalable accelerator, which consistently outperforms SOTA designs under various settings.

Robustness-aware DNN accelerators. Despite their importance for real-world applications, the art of robustness-aware DNN accelerators is still in its infancy. Pioneering works [23, 62, 76] aim to defend against adversarial attacks within DNN accelerators at a cost of additional detection networks/modules. In particular, [62] proposes an end-to-end framework based on the voting results of multiple detectors, in parallel with the execution of the target DNN to detect malicious inputs during inference; [76] proposes an elastic heterogeneous DNN accelerator architecture to orchestrate the simultaneous execution of the target DNN and the detection network for detecting adversarial samples via an elastic management of the on-chip buffer and PE computing resources; [23] builds an algorithm-architecture co-designed system to detect adversarial attacks during inference via a random forest module applied on top of the extracted features from the run-time activations. In addition, [60] builds a robustness-aware accelerator based on BNNs which, however, suffers from the obfuscated gradient problem [4] and [29] strives to speed up the attack generation instead of the defense. Nevertheless, all the existing defensive accelerators rely on additional detection networks/modules to detect adversarial samples at inference time, and thus inevitably introduce additional energy/latency/area overheads that compromise efficiency. In contrast, our work exploits the robustness within a DNN model via the proposed RPS algorithm to win both robustness and efficiency within one accelerator without introducing any extra modules.

6 CONCLUSION

Existing DNN accelerators mostly tackle only either efficiency or adversarial robustness while neglecting or even sacrificing the other. In this work, we propose the 2-in-1 Accelerator, aiming at winning both the adversarial robustness and efficiency of DNN accelerators. 2-in-1 Accelerator integrates a Random Precision Switch (RPS) algorithm that can effectively defend DNNs against adversarial attacks and a new precision-scalable accelerator featuring a spatial-temporal MAC unit architecture to boost both the achievable efficiency and flexibility and a systematically optimized dataflow generated by our generic accelerator optimizer. Extensive experiments and ablation studies validate our 2-in-1 Accelerator’s effectiveness and we believe our 2-in-1 Accelerator has opened up a new perspective for designing robust and efficient accelerators.

ACKNOWLEDGMENTS

The work is supported by the NSF RTML program (Award number: 1937592), the NSF NeTS program (Award number: 1801865), and the NSF MLWiNS program (Award number: 2003137).
REFERENCES

[1] N. d. The scaling of MOSFETS, Moore’s law, and ITRS. http://userweb.eng.gla.ac.uk/ikura/adaqm-lema/Chapter_02.pdf

[2] Naveed Akhtar and Ajmal Mian. 2018. Threat of adversarial attacks on deep learning in computer vision: A survey. IEEE Access 6 (2018), 14410–14430.

[3] Maksky Andriushchenko, Francesco Croce, Nicolas Flammarion, and Matthias Hein. 2020. Square attack: a query-efficient black-box adversarial attack via random search. In European Conference on Computer Vision. Springer, 484–501.

[4] Anish Athalye, Nicholas Carlini, and David Wagner. 2018. Obfuscated gradients give a false sense of security: Circumventing defenses to adversarial examples. In International Conference on Machine Learning. PMLR, 274–283.

[5] Yash Bhagat, Jinwon Lee, Magnus Nel, Tijorn Blankevoort, and Noojin Kwak. 2020. LSQ+: Improving low-bit quantization through learnable offsets and better initialization. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition. 696–697.

[6] Jacob Buckman, Auroko Roy, Colin Raffel, and Ian Goodfellow. 2018. Thermometer encoding: One hot way to resist adversarial examples. In International Conference on Learning Representations.

[7] Vincent Camus, Linyan Mei, Christian Enz, and Marian Verhelst. 2019. Review and benchmarking of precision-scalable multiply-accumulate unit architectures for embedded neural-network processing. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9, 4 (2019), 697–711.

[8] Nicholas Carlini and David Wagner. 2017. Towards evaluating the robustness of neural networks. In 2017 IEEE symposium on security and privacy (sp). IEEE, 39–57.

[9] Anirban Chakraborty, Manaar Alam, Vishal Dey, Anupam Chattopadhyay, and Apoorv Vatsa. 2020. Cost and performance modeling of CNNs on emerging FPGAs. In Proceedings of the 47th annual international symposium on computer architecture. 2704–2713.

[10] Yingyan Lin, Linjie Yang, and Zhenyu Liao. 2020. Adabits: Neural network quantization with adaptive bit-widths. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition. 2146–2156.

[11] Norman F Jopputi, Clif Young, Nishant Patil, David Patterson, Gaurav Agrawal, Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers, et al. 2017. In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th annual international symposium on computer architecture. 1–12.

[12] Patrick Judd, Jorge Albericio, Tayler Hetherington, Tor M Aamodt, and Andreas Moshovos. 2019. Certified adversarial robustness via randomized smoothing. In International Conference on Machine Learning. PMLR, 2206–2216.

[13] Alberto Delmas, Sayeh Sharify, Patrick Judd, and Andreas Moshovos. 2017. Tartan: Model Selection Framework. In Proceedings of the 44th annual international symposium on computer architecture Regime. In 2016 IEEE International Workshop on Signal Processing Systems (SiPS). 2709–2714.

[14] Sicong Liu, Yingyan Lin, Zimu Zhou, Kaiming Nan, Hui Liu, and Junzhao Du. 2019. TIMELY: Pushing Data Movements and Interfaces in PIM Accelerators towards Local and in Time Domain. IEEE Press, 832–845. https://doi.org/10.1109/ISCA45697.2020.00073

[15] Fanzhao Liao, Ming Liang, Yingpeng Dong, Tianyu Pang, Xiaolin Hu, and Jun Zhu. 2018. Defense against adversarial attacks using high-level representation guided denoiser. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition. 1778–1787.

[16] Ji Lin, Chuang Gan, and Song Han. 2019. Defensive quantization: When efficiency meets robustness. arXiv preprint arXiv:1904.08444 (2019).

[17] Yingyan Lin, Charbel Salr, Yongjune Kim, and Nareesh Shanbhag. 2017. PredictiveNet. An energy-efficient convolutional neural network via zero prediction. In 2017 IEEE International Symposium on Circuits and Systems (ISCAS). 1–4. https://doi.org/10.1109/ISCAS.2017.8050797

[18] Yingyan Lin, Sai Zhang, and Nareesh R. Shanbhag. 2016. Variation-Tolerant Architectures for Convolutional Neural Networks in the Near Threshold Voltage Regime. In 2016 IEEE International Workshop on Signal Processing Systems (SiPS). 17–22. https://doi.org/10.1109/SiPS.2016.11

[19] Yizong Liu, Yingyan Lin, Zeming Zhou, Kuning Nan, Hui Liu, and Junzhao Du. 2018. On-Demand Deep Model Compression for Mobile Devices: A Usage-Driven Model Selection Framework. In Proceedings of the 16th Annual International Conference on Mobile Systems, Applications, and Services (MobiSys ’18). Association for Computing Machinery, New York, NY, USA, 389–400. https://doi.org/10.
