A novel structure designed for high density nonvolatile memory devices

Jian Cui

Abstract—The same as in microprocessor fabrication, nonvolatile memory devices are facing the problem in device size scaling down, such as large leakage current density. High-k materials are considered to solve it. However, simply replacing low-k to high-k materials, while keeping the structure as before, is not a good solution. Based on our analysis, we proposed a novel structure, in which charges are injected from top gate electrode. In this structure, high charge injection, large memory window and long retention time can be expected.

Index Terms—charge injection from top gate electrode, nonvolatile memory, high-k dielectric, device efficiency

I. INTRODUCTION

NONVOLATILE memory (NVM) has attracted great interests for its enormous applications since its invention. Large volume, high speed NVM devices are highly demanded in many fields, such as portable memory sticks, smart phones, digital cameras, etc. To achieve large volume and high speed, the size of device approaches to the physical limit. The capacitance of single devices thus needs to be large enough to maintain channel current large enough to keep a high on-off ratio. If the traditional gate dielectric material, SiO$_2$, is used, it urges the thickness of the dielectric gate to a unprecedented thin level (around or below 1nm). Thus high-k materials are proposed to replace SiO$_2$, which has been utilized in microprocessor fabrication. In NVM, the common way to use high-k materials is simply change SiO$_2$ to high-k materials. However, we found that in this way, the performance is compromised in traditional floating gate NVM device structure. In this Letter, we proposed a novel NVM structure, in which the charges are injected from top gate electrode. By this way, it is possible to achieve scaling down further without performance compromise.

II. A CONTRADICTION IN TRADITIONAL FLOATING GATE NVM

In traditional NVM devices, the charges are injected from substrate/source, as shown in Fig. 1(a) (Model 1). Insulator 2 acts as a potential barrier in charge injection, for which lower barrier and thinner thickness will benefit the injection efficiency. However, in this structure, insulator 2 also acts as gate dielectric. For this function, the insulation of insulator 2 is crucial for the device performance, which demands higher barrier and thicker thickness. From above statement, we can find that there exists a conflicting requirement for insulator 2. This arises from the dual functions of insulator 2. This conflict becomes severe as the device size approaches the physical limit.

III. STRUCTURE AND FORMULAE

A typical structure of floating gate NVM devices is shown in Fig. 2(a). The equivalent electronic circuit is depicted in Fig. 2(b). Each insulator layer is characterized by one capacitor. The capacitance between insulator 1 and the substrate is characterized by a variable capacitor depending on the interface state. The floating gate is represented by stored charge $Q_{fg}$. The band bending is neglected for simplicity when $V$ and $Q_{fg}$ are zeros.

To overcome this difficulty, we propose a novel structure, in which the charges are injected from top gate electrode, as shown in Fig. 1(b) (Model 2). The insulator 1 acts as tunneling potential barrier and insulator 2 acts as gate dielectric. In this structure, each insulator layer plays one single function, thus they can be optimized respectively.

According to Kirchhoff’s voltage law, we obtain Equ. 1

$$V_1 + V_2 + V_3 = V$$

where $V_1$, $V_2$ and $V_3$ are the voltage applied on $C_1$, $C_2$ and $C_3$, respectively. $V$ is the total voltage. According to charge
conservation, we obtain Equs. (2) and (3).

\[
V_2 C_2 = V_1 C_1 + Q_{fg} \\
V_2 C_2 = V_3 C_3
\]

By combining Equs. (1)–(3), the voltages applied on each layer and the interface between insulator 2 and substrate can be resolved, as shown in Equs. (4)–(6).

\[
V_1 = \frac{V C_2 C_3 - Q_{fg} (C_2 + C_3)}{C_1 C_2 + C_2 C_3 + C_3 C_1} \\
V_2 = \frac{(V C_1 + Q_{fg}) C_3}{C_1 C_2 + C_2 C_3 + C_3 C_1} \\
V_3 = \frac{(V C_1 + Q_{fg}) C_2}{C_1 C_2 + C_2 C_3 + C_3 C_1}
\]

The following analysis is based on the Equs. (4)–(6), to discuss how to optimize memory window, electric field on the two insulator layers, and the influence of stored charges.

IV. OPTIMIZATION CONDITIONS

In this section, we discuss the requirements on optimizing the structure. Three aspects are discussed, which are essential for NVM performance. They are memory window, charge injection efficiency and the effect of stored charges.

A. Memory window

The memory window can be defined by the flat band voltage shift due to charge storage. For NVM structure, flat band means the band diagram of insulator 2 is flat, i.e. \( V_2 = 0 \). From Eq. (5), by combining \( V_2 = 0 \), we obtain \( V = -\frac{Q_{fg}}{C_1} \).

In general, we assume positive and negative charges can all be stored in floating gate. Then the memory window can be expressed as follows,

\[
V_{\text{window}} = \frac{|Q_1| + |Q_2|}{C_1}
\]

where \( Q_1 \) and \( Q_2 \) are the stored charge in the floating gate by positive and negative charge injection, respectively. From Eq. (7), \( V_{\text{window}} \) is proportional to \( \frac{1}{C_1} \). Thus, the memory window can be tuned by the capacitance of insulator 1. Generally, for a large memory window, small \( C_1 \) is needed.

B. Charge injection efficiency

The efficiency of charge injection is dependent on the electric field applied on tunneling barrier (insulator 1 or insulator 2) in F-N tunneling mechanism. [6] To elucidate the tunneling efficiency, from Equs. (4) and (5), we deduced Eq. (8).

\[
\frac{\partial E_1}{\partial V} / \frac{\partial E_2}{\partial V} = \frac{\partial V_1}{\partial V_2} = \frac{d_1 \partial V}{d_2 \partial V} = \frac{\epsilon_2}{\epsilon_1}
\]

where \( E_1, E_2, d_1, d_2, \epsilon_1 \) and \( \epsilon_2 \) are the electric fields, thicknesses and dielectric constants of insulator 1 and insulator 2, respectively.

From Eq. (8), the ratio of electric fields induced by external voltage in insulator 1 and insulator 2 is proportional to \( \frac{d_2}{d_1} \). Assuming insulator 1 is tunneling barrier, then the higher dielectric constant ratio of insulator 2 to insulator 1, the higher the tunneling efficiency. Similar result can be deduced for insulator 2 as tunneling barrier. High electric field imposed on insulator 2 as in Model 1 may shorten the device lifetime due to oxide breakdown. [7]

C. Stored charge

From Equs. (4)–(6), for \( Q_{fg} \) induced voltages, the voltage applied on insulator 1 equals to the summation of the voltage on insulator 2 and that on inverse layer, but with opposite signs. The voltage applied on the inversion layer determines the state of the transistor to be on or off. Then the higher the \( Q_{fg} \) induced voltage on inverse layer is, the higher the performance will be obtained. From Equs. (5) and (6), Eq. (9) is deduced.

\[
\frac{\partial V_1}{\partial Q_{fg}} / \frac{\partial V_2}{\partial Q_{fg}} = \frac{C_2}{C_3}
\]

When the device is in accumulation or flat band state, no inversion layer exists. \( C_3 \rightarrow \infty \). All the \( Q_{fg} \) induced voltage is applied on insulator 2. It is trivial and the transistor is off. When the device is in inversion, \( C_3 \) is finite, which is determined by the semiconducting substrate largely. According to Eq. (9), the ratio of \( Q_{fg} \) induced voltages on inverse layer and insulator 2 equals to \( \frac{d_2}{d_1} \). To obtain strong inversion, the larger value of Eq. (9) is needed, which demands high value of \( C_2 \).

D. Discussion

According to each criteria above, the requirements for materials and film thicknesses can be summarized in Table I. The contradiction discussed in Section II can be clearly seen. For Model 1, \( \epsilon_2 \) is low, \( d_2 \) is thin. To obtain large \( C_2, d_2 \) will be pushed to extreme thin. This contradiction compromises of the device performance. The situation becomes severe when the size of devices approaches extreme and cannot be conquered finally. For insulator 1, similar situation is faced. However, in Model 2, the contradiction vanishes. High \( \epsilon \), large \( C \) and thick \( d \) for insulator 2 can be satisfied at the same time. And it is the same for insulator 1.

| parameter       | Model 1 | Model 2 | Model 1 | Model 2 |
|-----------------|---------|---------|---------|---------|
| \( \epsilon \)  | high    | low     | high    | low     |
| \( d \)         | thick   | thin    | thin    | thick   |
| \( C \)         | small   | large   | small   | large   |
| \( E \)         | small   | large   | small   | large   |

Ferroelectric NVM is deemed as a candidate to replace the current workhorse, floating gate NVM. However, according to our analysis, this would set high requirements for the ferroelectric materials. A typical ferroelectric NVM structure is shown in Fig. 1(c), [8] which is similar to Model 2. The electric dipole moment induced by external voltage is equivalent to charge injection from top gate electrode. Then the analysis on Model 2 can also be applied. Accordingly,
The requirements for ferroelectric NVM are the same as those in Model 2. To efficiently change the dipole moment, the higher the electric field applied on the ferroelectric film is, the better the performance. However, as we know the dielectric constant of ferroelectric materials is often very high, e.g., several thousand for Pb(Zr$_{1-x}$Ti$_x$)$_2$O$_5$ and BaTiO$_3$ at room temperature. This lowers the efficiency of electric field applied on it according to Section IV-B. If a high voltage is applied, the electric field in insulator 2 will be very high, which makes it easy to break down. To avoid this, insulator 2 can be simply removed. However, the depolarizing electric field under direct contact of ferroelectric and semiconductor significantly decrease retention time.

The proposed structure is very similar to the traditional one, so that many other technologies, which are to improve NVM performance, can be applied without difficulties, such as multilevel cell and 3D stacking technology.

V. Material selection and structure growth

A. Material selection

In practical devices, nanoparticle is ideal for charge storage medium, for its size suitable for small scale device fabrication. Narrow bandgap material particles, such as Si nanoparticles, are desired to use as floating gate material. SiO$_2$ can be used as low-k material for its excellent stability and insulation. There are many high-k materials can be selected, which have been extensively studied and are listed on Table II. From Table II it is clear that dielectric constant, bandgap, conduction band (CB) offset and valence band (VB) offset distribute widely. Because high-k material acts as gate dielectric, charge tunneling is not desired. Thus large CB/VB band offset is desired. From Table II except SrTiO$_3$, Ta$_2$O$_5$ and TiO$_2$, the CB/VB offsets are larger than 1.4 eV for all other materials. This makes it easy to choose the fitted material to design NVM devices.

B. Feasibility of structure growth

Nowadays, film growth techniques have been developed very well. Among them, MOCVD, MBE, PLD, etc. can be chosen for their reliable high film quality and reproducibility.

The problems, which may influence the device performance, are the quality of narrow bandgap material nanoparticles inserted between high-k and low-k dielectric layers.

VI. Conclusions

In summary, we pointed out the difficulty on scaling down the device size in NVM and proposed a new structure to overcome it. By analysis, it is possible to use this structure to achieve scaling down, low power consumption, high writing speed and long retention time.

VII. Postscript

This idea was inspired by my previous work. [13], [14]

References

[1] D. Kahng and S. M. Sze, “A floating gate and its application to memory devices,” Bell Syst. Tech. J., vol. 46, pp. 1288–1295, 1967.
[2] J. V. Houdt, “Charge-based nonvolatile memory: Near the end of the roadmap?”Curr. Appl. Phys., vol. 11, pp. e21–e24, 2011.
[3] K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buchler, A. Cappellani, R. Chau, C.-H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maia, B. McIntyre, P. Moon, J. Neirynck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J. Sebastian, J. Seipyle, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, and K. Zawadzki, “A 45 nm logic technology with high-k/metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging,” in IEDM, 2007, pp. 247–250.
[4] J. van Houdt, “High-k materials for nonvolatile memory applications,” in Proc. IRPS, 2005, pp. 234–239.
[5] J. Lu, Y. Kuo, J. Yan, and C.-H. Lin, “Nanocrystalline silicon embedded zirconium-doped hafnium oxide high-k memory device,” Jpn. J. Appl. Phys., vol. 45, pp. L901–L903, 2006.
[6] M. Lezlinger and E. H. Snow, “Fowler-Nordheim tunneling into thermally grown SiO$_2$,” J. Appl. Phys., vol. 40, pp. 278–283, 1969.
[7] S. Lombardo, J. H. Stathis, B. P. Linder, K. L. Pey, F. Palumbo, and C. H. Tung, “Dielectric breakdown mechanism in gate oxides,” J. Appl. Phys., vol. 98, pp. 123 301–1–123 301–36, 2005.
[8] N. Setter, D. Danjanovic, L. Eng, G. Fox, S. Georgiavan, S. Hong, A. Kingon, H. Kohlstedt, N. Y. Park, G. B. Stephenson, I. Stolitchnov, A. K. Taganov, T. V. Taylor, T. Yamada, and S. Streiffer, “Ferroelectric thin films: review of materials, properties, and applications,” J. Appl. Phys., vol. 100, pp. 051 606–1–051 606–46, 2006.
[9] R. R. Mehta, B. D. Silverman, and J. T. Jacobs, “Depolarization fields in thin ferroelectric films,” J. Appl. Phys., vol. 44, pp. 3379–3385, 1973.
[10] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, “NROM: a novel localized trapping, 2-bit nonvolatile memory cell,” IEEE Electron Device Lett., vol. 21, pp. 543–545, 2000.
[11] X. Xie, J. Cong, and S. Saputnecar, Eds., Three-Dimensional Integrated Circuit Design: EDN Design and Microarchitectures. Springer Verlag, 2010.
[12] J. Robertson, “High dielectric constant oxides,” Eur. Phys. J. Appl. Phys., vol. 28, pp. 265–291, 2004.
[13] J. Cui, T. Ji, T. Nie, and Z. Jiang, “Charge tunneling and trapping in Er stabilized β-MnO$_2$ films for memory applications,” Appl. Phys. Lett., vol. 104, p. 263508, 2014.
[14] J. Cui, T. Ji, T. Nie, Y. Lv, S. Yang, X. Yang, Z. Jiang, and J. Zou, “Growth and memory effect of Er-stabilized β-MnO$_2$ films grown on Si substrates,” Mater. Res. Express, vol. 1, p. 036302, 2014.