Faster and More Reliable Quantum SWAPs via Native Gates

Pranav Gokhale
Infleqtion
USA
pranav.gokhale@infleqtion.com

Martin Suchara
Microsoft
United States of America
martinsuchara@gmail.com

Teague Tomesh
Infleqtion
United States of America
teoush@infleqtion.com

Fred Chong
University of Chicago
United States of America
chong@cs.uchicago.edu

Abstract
Due to the sparse connectivity of superconducting quantum computers, qubit communication via SWAP gates accounts for the vast majority of overhead in quantum programs. We introduce a method for improving the speed and reliability of SWAPs at the level of the superconducting hardware’s native gateset. Our method relies on four techniques: 1) SWAP Orientation, 2) Cross-Gate Pulse Cancellation, 3) Commutation through Cross-Resonance, and 4) Cross-Resonance Polarity. Importantly, our Optimized SWAP is bootstrapped from the pre-calibrated gates, and therefore incurs zero calibration overhead. We experimentally evaluate our optimizations with Qiskit Pulse on IBM hardware. Our Optimized SWAP is 11% faster and 13% more reliable than the Standard SWAP. We also experimentally validate our optimizations on application-level benchmarks. Due to (a) the multiplicatively compounding gains from improved SWAPs and (b) the frequency of SWAPs, we observe typical improvements in success probability of 10–40%. The Optimized SWAP is available through the Superstaq platform.

1 Introduction
Superconducting quantum computers typically have sparse qubit connectivity. As a result, operations between distant qubits must be bridged by SWAP gates. To limit the overhead of SWAP gates, researchers have proposed many techniques [12, 24, 28, 44, 46, 51, 57, 60, 62] for intelligently mapping logical program qubits to physical hardware qubits in order to minimize qubit communication. While qubit mapping does mitigate the core problem, SWAPs still account for an overwhelming fraction of operations on superconducting quantum processors. This fraction approaches 100% in the limit of larger systems, since the average pairwise distance between qubits increases when we add qubits to typical device topologies. Moreover, light-cone oriented studies [8, 14, 55] observe that near-term quantum advantage will require a dense logical qubit interaction graph, suggesting that the SWAP overhead is unlikely to diminish.

We address the this bottleneck by improving the fidelity of the SWAP operation itself. Our work relies on lower-level primitives for quantum computers than the typical gate-based based abstraction that programmers typically work with. Instead, we work at the level of native gates that capture the natural capabilities of underlying qubits.

We highlight the importance of improving SWAP gates from the perspective of Amdahl’s Law [4]: speeding up a component by a factor s leads to an overall system speedup of 1/(1 + p/s), where p is fraction of time spent on the component. Intuitively, Amdahl’s Law guides us to consider modest (low s) improvements that target bottleneck components (very high p)—such as SWAPs. In the quantum setting, the implication is even more consequential: component speedups will lead to multiplicatively compounding fidelity gains by avoiding errors due to the limited qubit coherence lifetimes. In this paper, we show that modest gains in the speed and fidelity of qubit communication lead to significant improvements on full applications, since the associated p is almost 100%.

The remainder of this paper is organized as follows. Section 2 provides background material, and Section 3 presents a warm-up optimization called SWAP Orientation. Section 4 presents the other three optimizations, culminating in our final Optimized SWAP. Section 5 shows the results of our Optimized SWAP on IBM Quantum hardware. Section 6 discusses these results and concludes. Appendix A includes details for our Interleaved Randomized Benchmarking of our Optimized SWAP gates. Appendix B has the exact pulse schedules we executed for our Optimized SWAP.

2 Background
2.1 Basics of SWAP
For a classical bit, the standard temporary-variable assisted SWAP suffices: temp ← q1; q1 ← q2; q2 ← temp. However, as a consequence of the No-Cloning Theorem [58], qubits—unlike classical bits—cannot be copied into a temporary register. This restriction forbids the temporary-variable assisted technique for quantum SWAPs.

Quantum SWAPs are instead implemented using the XOR trick for in-place classical SWAPs: q1 ← q1 XOR q2; q2 ← q2 XOR q1;
The XOR operations can be performed by the CNOT (Controlled-NOT) gate. Thus, a SWAP can be implemented by a sequence of three CNOTs with alternating orientation.

Figure 1 depicts this decomposition as an equivalence of three quantum circuits. To disambiguate, we refer to a Controlled-NOT as CNOT when the control is the top qubit or NOTC when the control is on the bottom qubit. As depicted, a SWAP can be implemented as either CNOT-NOTC-CNOT or as NOTC-CNOT-NOTC. While these two decompositions are logically equivalent, they have different implications in terms of speed and fidelity, as we elaborate in Section 3.

Figure 1: SWAP can be implemented as either CNOT-NOTC-CNOT or NOTC-CNOT-NOTC. While the two are symmetric, native gate decomposition reveals that one direction is faster.

2.2 Native Gates
Quantum programming languages are typically structured akin to Hardware Description Languages in classical computing. For example, the Qiskit [2], Cirq [1], and Q# [50] quantum languages all revolve around quantum circuit primitives that are constructed from a mix of operations ranging from simple ones like \( R_x \) gates to complex ones like Quantum Fourier Transforms. However, to actually run on real hardware, these programs must be compiled down to an assembly language. OpenQASM [13, 35] is the most widely used assembly [45], and it is backed by wide academic study such as LLVM integration [29], conversion tools [23], benchmarks [27], and formal verification [45].

OpenQASM specifies a small set of allowed basis gates that every quantum program can be compiled down to. The 2-arity basis gate is the CNOT gate, which is a convenient choice since (a) it has an intuitive meaning and (b) textbook presentations of quantum algorithms are typically written in terms of CNOTs. It is conceptually appealing to think of the CNOT basis gate as the lowest level of control in a quantum system—akin to NAND gates in digital logic.

However, the lowest level of quantum control is actually composed of analog pulses emitted by Arbitrary Waveform Generators (AWGs). Access to pulse-level control via frameworks like Qiskit Pulse [3, 35] enable programmers to act at the level of the quantum computer’s Hamiltonian, which describes possible energy configurations for the underlying qubits. Within this framework, CNOT is merely a pre-calibrated sequence of pulses that affect the Hamiltonian. The constituent pulses within the CNOT sequence are known as native gates and correspond to the natural interactions on and between qubits, per the device Hamiltonian. Unlike the universal basis gates in OpenQASM, native gates are specific to the underlying hardware technology.

For example, superconducting qubits with tunable qubit energies (frequencies) typically implement native gates known as CPHASE and iSWAP [26]. Both Google [5] and Rigetti [47] implement these two native gates. On trapped ion hardware, the XX [34] or Mølmer-Sørensen [48] interactions are native gates.

In this paper, we focus on the Cross-Resonance native gate, which is applicable to fixed-frequency superconducting qubits. We focus on Cross-Resonance, because it is the native gate on IBM’s hardware which (a) is currently the most widely used quantum computing platform and (b) exposes access to native gates via Qiskit Pulse control.

2.3 Comparison With Prior Work
The application of cross-layer techniques such as pulse-level programming and hardware-aware compilation to optimize quantum circuits has been a subject of extensive research in recent years [6, 17, 56]. These approaches have demonstrated significant potential for improving the efficiency and reliability of quantum computations.

One key area of focus has been the optimization of circuit-level operations through consideration of the underlying native pulse sequences supported by quantum hardware [20, 59]. This approach has often yielded more efficient implementations of quantum operations, leading to improved circuit performance. Additionally, multiple studies have shown that by taking into account the noise characteristics of the quantum hardware during the qubit mapping process, the rate of successful circuit executions can be substantially improved [37, 40]. This approach demonstrates the value of incorporating hardware-specific information into the compilation process. Furthermore, recent work has shown that breaking abstractions between subsequent compiler passes can lead to further reductions in the SWAP overhead associated with qubit routing [30]. This highlights the potential benefits of a more integrated approach to circuit optimization that considers multiple stages of the compilation process simultaneously.

While these kinds of hardware-aware software optimizations can effectively mitigate the effects of noise in quantum circuits, they often incur overhead costs related to collecting the necessary hardware characterization information [38]. This trade-off between optimization and characterization overhead is an important consideration in the development of practical quantum computing systems.

Our work distinguishes itself from these prior approaches in several key aspects. (1) We optimize SWAP operations by leveraging pre-existing calibrated pulses, eliminating the need for additional, costly hardware calibrations. This approach allows for immediate implementation without disrupting system availability. (2) Our technique reduces the total rotation angle and overall execution time by cancelling out opposing pulses between adjacent gates. (3) We demonstrate the benefits of leveraging hardware-specific details in compiler-level optimizations. Specifically, we account for preferred SWAP orientations between different qubit pairs, showcasing how such information can be used to enhance circuit performance. (4) To our knowledge, our work provides the first example of optimizing quantum circuits using the lowest-level calibrated unitaries, specifically by leveraging cross-resonance polarity information.

By combining these novel approaches, our work presents a significant advancement in hardware-aware quantum circuit optimization. It demonstrates how compiler-level optimizations can make effective use of hardware-specific information to improve circuit performance without incurring additional calibration overhead.
3 Warm-up: SWAP Orientation

We begin with a simple optimization that chooses the orientation of a SWAP to improve its speed and fidelity. This optimization relies on knowledge of the underlying native gates that make up the CNOT and NOTC basis gates.

As shown in Figure 1, a SWAP can be decomposed as either CNOT-NOTC-CNOT or as NOTC-CNOT-NOTC. We refer to the difference between CNOT versus NOTC as orientation. At the granularity of basis gates, the two orientations are equivalent. For example, OpenQASM v2 makes no distinction between CNOT and NOTC: they are treated as equals in terms of latency and fidelity. As such, from the programmer’s view, there appears to be no difference between CNOT-NOTC-CNOT and NOTC-CNOT-NOTC.

However, a deeper understanding of the native gates underlying CNOT and NOTC reveals that hardware has a preferred orientation. Specifically, CNOT gates on IBM’s superconducting qubits are implemented with a sequence of three native Cross-Resonance (CR) gates. The CR native gate involves driving one of two connected qubits at the energy (frequency) of the other qubit. While CR could be implemented in either direction, in practice, it is faster and more reliable to apply the CR to the qubit with a higher underlying frequency [52, 53]. In the next section, we will delve deeper into the directionality of SWAPs.

Without loss of generality, we assume throughout this paper that the CR native gate between two qubits is directed to align with the CNOT orientation—control qubit on top and target qubit on the bottom. Figure 2 shows the resulting decomposition of the CNOT in terms of CR. In all circuit diagrams in this paper, we use the following notation for specific $R_z$ rotations:

\[ \begin{align*}
\text{\rotatebox{90}{$\rightleftharpoons$}} &= R_z(-90) \\
\text{\rotatebox{90}{$\leftarrow$}} &= R_z(90) \\
\text{\rotatebox{0}{$\updownarrow$}} &= R_z(180)
\end{align*} \]

We adopt this notation because $R_z$-type gates are implemented virtually with perfect fidelity and zero latency on IBM’s systems through classical bookkeeping [36]. The curved arrow notation is narrower than $R_z(180)$, which visually emphasizes that $R_z$ gates are instantaneous, unlike $R_x$ and $R_y$ gates.

![Figure 2: CNOT in the same orientation as the Cross Resonance (CR) native gate. We use curved/circled arrows to denote the virtual $R_z$ gates which are free. The $\downarrow$ emphasizes that CR is directed.](image)

Since the CR is directed, we cannot achieve a NOTC by simply flipping the two wires in Figure 2. Instead, we can rely on the well-known Hadamard sandwich identity [39]. As depicted in Figure 3, this identity allows us to execute NOTC by placing the CNOT circuit within four single-qubit rotation gates known as Hadamard’s ($H$). The $H$ gate can be implemented by a combination of $R_x$ and $R_y$ gates, though the exact decomposition is not important here.

![Figure 3: NOTC can be realized by sandwiching CNOT with Hadamard ($H$) single-qubit rotation gates.](image)

Applying this identity to the CR decomposition of CNOT, we obtain the NOTC circuit in Figure 4. This is indeed how NOTC is implemented on IBM hardware.

![Figure 4: Decomposition of NOTC, given the directed CR.](image)

Denoting the latency of single-qubit operations as $t_{1q}$ and the latency of Cross-Resonance as $t_{CR}$, we see that the CNOT in Figure 2 has a runtime of $t_{CNOT} = t_{1q} + t_{CR}$. By contrast, the NOTC in Figure 4 has a runtime of $t_{NOTC} = 2t_{1q} + t_{CR}$. Therefore, it is always faster to SWAP with the CNOT-NOTC-CNOT orientation than with the NOTC-CNOT-NOTC orientation. From the perspective of traditional quantum programming, this is a surprising result since SWAP is a fundamentally symmetric operation. It is only by understanding the hardware-level native gate primitives that we can see the orientation asymmetry between CNOT and NOTC.

The speedup factor achieved from picking the faster orientation is

\[ \frac{t_{NOTC-CNOT-CNOT}}{t_{CNOT-NOTC-CNOT}} = \frac{t_{CNOT} + 2t_{NOTC}}{2t_{CNOT} + t_{NOTC}} = \frac{5t_{1q} + 3t_{CR}}{4t_{1q} + 3t_{CR}} \]

The exact speedup depends on the relative ratio of $t_{CR}$ and $t_{1q}$, which in turn is largely dependent on the coupling strength between pairs of connected qubits. On IBMQ’s Johannesburg (20 qubits, 23 connected pairs) and Paris (27 qubits, 28 connected pairs) devices, the mean speedups are 2.5% and 3.2% respectively. It bears emphasizing that due to the short coherence lifetimes of qubits, speeding up a quantum computation translates directly into improving the probability of success. Since qubit quality decays exponentially with the computation duration, speedups are particularly critical to boost the success of quantum programs.

Aside from the speedup gains, the CNOT-NOTC-CNOT orientation is also preferable because it requires fewer single qubit rotations. To quantify this, we count the active rotation over the single-qubits gates in a circuit. We include $R_x$ and $R_y$ gates in the total, but exclude $R_z$ gates which are implemented virtually with perfect fidelity. Looking at Figure 2, we see $180^\circ + 90^\circ = 270$ degrees of active single-qubit rotation. However, as explained later in Section 4, the $\downarrow$ CR block internally performs an additional 180 degrees of active single-qubit rotation. Thus, CNOT requires $270 + 180 = 450$ degrees of active rotation. By contrast, the NOTC in Figure 4 requires $360 + 180 = 540$ degrees of active rotation. Therefore, the
fast CNOT-NOTC-CNOT orientation has only 1440 degrees of active single-qubit rotation, whereas the slow NOTC-CNOT-NOTC orientation requires 1530 degrees. This 90 degree saving is small but meaningful, given how frequent SWAP gates are.

While the SWAP Orientation optimization is motivated and informed by observations regarding native gates, it can be implemented without actual programmer access to native gates (e.g., via Qiskit Pulse). As long as programmers are aware of the direction of the underlying CR native gates, they can correctly orient all SWAPs to occur in the CNOT-NOTC-CNOT orientation. This orientation both achieves a speedup (per Equation 1) and saves 90 degrees unnecessary active single-qubit rotation.

4 Optimized SWAP

We now extend the warm-up in Section 3 by delving further into the native gates. Unlike the SWAP Orientation optimization which can be implemented with standard basis gates, all of the optimizations here require programmer access to native gates—e.g. through Qiskit Pulse. Table 1 summarizes our optimizations in terms of depth (i.e. runtime, in terms of the single-qubit gate duration \( t_{iq} \) and CR native gate duration \( t_{CR} \)) and degrees of active single-qubit rotation. The depths and active rotations for Slow Orientation (NOTC-CNOT-NOTC) and Fast Orientation (CNOT-NOTC-CNOT) are as presented in Section 3.

| Technique                        | Depth       | Active 1-Qubit Rotation |
|----------------------------------|-------------|-------------------------|
| Slow Orientation                 | 5\( t_{iq} \) + 3\( t_{CR} \) | 990 + 540               |
| Fast Orientation                 | 4\( t_{iq} \) + 3\( t_{CR} \) | 900 + 540               |
| Cross-Gate Pulse Cancellation    | 3\( t_{iq} \) + 3\( t_{CR} \) | 720 + 540               |
| Commutation through CR           | 3\( t_{iq} \) + 3\( t_{CR} \) | 450 + 540               |
| CR Polarity                      | 2\( t_{iq} \) + 3\( t_{CR} \) | 270 + 540               |

Table 1: Optimizations for SWAP. Our experimental evaluation compares the first row, Slow Orientation, to the last row, CR Polarity. We refer to these as Standard and Optimized SWAP respectively.

The last three rows correspond to the three native gate based optimizations presented in this section: Cross-Gate Pulse Cancellation, Commutation through CR, and CR Polarity. Our experimental results in Section 5 compare the Slow Orientation row versus the CR Polarity row. Henceforth, we refer to these as Standard SWAP and Optimized SWAP respectively.

Per Table 1, the speedup factor of the Optimized SWAP relative to the Standard SWAP is \( (5\( t_{iq} \) + 3\( t_{CR} \))/(2\( t_{iq} \) + 3\( t_{CR} \)) \). The exact speedup varies across each pair of connected qubits. Figure 5 presents a histogram of the exact speedups across the 6 connected qubit pairs on IBMQ Casablanca and the 72 connected pairs on IBMQ Manhattan. The mean speedups are 10% and 11% respectively. In addition to the speedup, the Optimized SWAP only requires 270 + 540 degrees of active single-qubit rotation versus 990 + 540 degrees for the Standard SWAP. The 720 degrees of rotation savings correspond to unnecessary single qubit rotation gates and therefore, avoidance of error accumulation.

4.1 Cross-Gate Pulse Cancellation

We take the Fast Orientation (CNOT-NOTC-CNOT) as the starting point for our optimizations. The first native gate based optimization we invoke is called Cross-Gate Pulse Cancellation, as introduced by Section 5 of our previous work [20]. The core motivation behind this technique is that by treating CNOT (NOTC) as a basis gate, no further optimizations are possible to the CNOT-NOTC-CNOT sequence. However, when we decompose down to the CR native gates, new opportunities for gate cancellation emerge. To this end, we begin by concatenating the gate sequences for CNOT, NOTC, and CNOT, using the decompositions in Figure 2 and 4. Figure 6 shows the result, with the CNOTs in blue and the NOTC in red to indicate the boundaries.

As indicated by the two dashed boxes in Figure 6, this concatenated view reveals new opportunities for optimization that are invisible when we consider the CNOT and NOTC as atomic gates. This observation is akin to interprocedural optimization in classical compilers [11, 21] and to fine-grained scheduling in quantum compilers [22].

On the top qubit, the \( R_y(90) \) sequence can be simplified into a single \( R_x(90) \) sequence. This optimization means that the qubit only actively rotates through 90 degrees instead of 270 degrees (recall that the \( R_x \) gates are virtual and do not incur any active rotation). On the bottom qubit, the \( \frac{R_y(180)}{R_x(90)} \) sequence can be simplified into a single \( R_x(180) \) gate. Although it does not reduce the total amount of rotation on the bottom qubit, the single-pulse sequence is faster, less susceptible to calibration error, and achieves higher fidelity experimentally as shown in [20].

Figure 7 shows the resulting pulse sequence for the SWAP after applying these pulse gate cancellations. In addition to the fact that
the top qubit avoids 180 degrees of unnecessary rotation and the single-pulse improvement on the bottom qubit, the entire sequence is shallower than Figure 6 in depth by $t_{qg}$. No further improvement is possible until we stop treating the ↓ CR native gate as a black box. This motivates the next optimization, Commutation through CR.

![Diagram](image)

**Figure 7:** SWAP after cross-gate pulse cancellation. The gates in the dashed box on the bottom qubit will be optimized next.

### 4.2 Commutation through CR

To optimize further, we must examine the operation of the CR native gate more closely. Figure 8 depicts a circuit-level view of CR between two qubits. Notice that CR is implemented in an echoed fashion that first applies a positive half-CR pulse and then a negative half-CR pulse. In between the two is a $R_x(180)$ gate on the top qubit, which effectively turns the negative half-CR pulse into a positive one. This results in a positive full-CR pulse, but with protection against some coherent errors. This is because unwanted components in the negative CR native gate maintain their negative sign and cancel out with the positive CR native gate. We refer to [26, 43] for further details about echoed Cross Resonance.

![Diagram](image)

**Figure 8:** The CR native gate is implemented with an echoed sequence that applies a positive and then negative half-CR, with $R_x(180)$ in between. This echo results in cancellation of unwanted components. Purely as a conceptual aid, we decompose the half-CRs into intuitive gate implementations emphasizing that the bottom qubit is only acted upon by $R_x$ gates.

It bears mentioning that technically, Figure 8 implements CR plus a side effect of $R_y(180)$ on the top qubit. This is due to the sandwiched $R_x(180)$ needed for echo cancellation. However, in creating a CNOT or NOTC, the side effect is handled by the single qubit rotations in Figures 2 and 4.

The circuitry inside the dashed boxes is purely a conceptual aid. In reality, the dashed boxes are realized by a more fundamental Hamiltonian interaction that is not captured by the gate model. However, this gate level view is functionally equivalent. To perform the next optimization, we note that the bottom qubit of the Cross-Resonance interaction is only affected by $R_x$ gates. Therefore, $R_x$ gates on one side of a CR’s target can be moved to the opposite side, because consecutive $R_x$ gates can be freely interchanged with each other. Formally, this is a commutativity relationship.

Consequently, the $R_x$ gates inside the left and right↓ sides of the dashed box in Figure 7 can be moved to the center, in between the first two ↓ CR’s. After the commutation, the gates between the first two ↓ CR’s are, from left to right: $R_y(90) R_y(90) R_x(180)$.

It can be shown that this gate sequence compresses to $R_y(90)$, which only requires 90 degrees of active rotation, as opposed to 360 degrees. The resulting pulse sequence is shown in Figure 9. Note that there are no savings in depth (runtime) relative to Figure 7.

![Diagram](image)

**Figure 9:** After commuting $R_x$ rotations in the dashed box in Figure 7 to the zone between the first two ↓ CR’s, cancellation leads to $R_y(90)$ followed by $R_x(90)$. The gates in the left box will be optimized next.

### 4.3 Cross-Resonance Polarity

Our final optimization begins with the observation that the echoed CR native gate does not necessarily need to be ordered [positive half-CR, negative half-CR]. We can instead implement the echoed CR native gate as [negative half-CR, positive half-CR]. We refer to this as a polarity switch. A polarity switch does however create a new side effect—specifically enacting a $R_y(180)$ gate on the left of the CR native gate. However, this extra side effect can be beneficial and lead to cancellation. In particular, notice that the leftmost CR in the dashed box of Figure 9 has a $R_y(180)$ gate on the top left. Switching the polarity of this CR native gate causes beneficial cancellation between the new side effect and this $R_y(180)$ gate.

![Diagram](image)

**Figure 10:** Final Optimized SWAP, after CR polarity switch on the first CR native gate. The $-+$ subscript denotes that the first CR has switched polarity, whereas the other two maintain $++$ polarity. For actual execution, we also converted the $R_x(90)$ gates into $R_x(90)$ gates via virtual $R_z$ rotations; this is shown in Figure 19 in the Appendix.

Figure 10 shows the circuit after applying a polarity switch on the first CR native gate. This is the final Optimized SWAP. Changing the polarity of the other two CR native gates does not improve the circuit. Examining the final circuit, we see that it has a depth of $2t_{qg} + 3t_{CR}$ and only 270 degrees of active single qubit rotation (plus the $540 = 3 \times 180$ degrees inside of the CR’s). To the best of our knowledge, no further zero-calibration optimizations are possible.

---

2This $R_x(180)$ gate is what accounts for the additional $540 = 3 \times 180$ degrees of active rotation in Table 1

2The right $R_x(180)$ has a $R_x(90)$ in the way, but can be commuted using the identity that $R_x(180)R_x(90) = R_x(90)R_x(180)$. 
The Optimized SWAP is available through the Superstaq platform [9].

5 Experimental Results on IBM Hardware

5.1 Evaluation of Optimized SWAP Gate

We used Interleaved Randomized Benchmarking (IRB) [33] to measure the fidelity of Optimized and Standard SWAPs on each pair of connected qubits. Raw IRB results are provided in Appendix A. Here in the main text, we begin with the SWAP errors calculated from IRB. Figure 11 plots these errors for Standard and Optimized SWAPs on each of the 22 qubit pairs on the IBMQ Johannesburg device. The pairs are sorted by Optimized SWAP error. The mean error of the Optimized SWAP is 3.3%, versus 3.7% for the Standard SWAP. This is an average ~ 13% reduction in SWAP error, which experimentally validates our optimizations. Moreover, as we experimentally demonstrate in Section 5, the 13% reduction in per-SWAP error can compound into much larger reductions on benchmarks that require several SWAPs. Note that we omit error bars in Figure 11 for readability, but we will consider uncertainty in Figure 12.

Figure 11 also has dashed lines plotting the coherence-limited gate error calculation [2, 16] for each qubit pair. This calculation lower bounds the gate error based on the fact that qubits have finite coherence time, and therefore qubits decohere during the gate. The calculation, plotted with a dashed line, is based on the gate duration of SWAPs on each pair as well as the coherence times \(T_1\) and \(T_2\) of each qubit.

![Figure 11: Error of Standard (red) and Optimized (blue) SWAPs across 22 pairs of connected qubits on IBMQ Johannesburg, calculated via Interleaved Randomized Benchmarking. The pairs are sorted by the Optimized SWAP error. As expected, the Optimized SWAP always has lower error than the Standard SWAP. The dashed lines correspond to the minimum error for each pair, via the coherence-limited gate error calculation.](image)

In general, the errors based on coherence limits (dashed lines) account for about half of the the empirically observed SWAP errors (solid lines). This agrees with IBM’s latest hardware evaluations [15, 49]. Once gates achieve the error lower bounds set by coherence limits, subsequent progress will require either faster gates (e.g. by techniques like our Optimized SWAP or by driving AWGs at higher amplitudes) or longer qubit coherence times.

We conclude this section by estimating and understanding the exact error reduction factor of the Optimized SWAP. The bar plot in Figure 12 shows the empirical ratio between the SWAP Errors of Standard and Optimized for each pair. We include ±σ error bars (omitted in the previous plots for readability) based on the errors of the IRB exponential decay fit in Appendix A and the calculation for the variance of a ratio [42]. Figure 12 also includes bars capturing how much of the error reductions are attributable to the speedup of the Optimized SWAP relative to the Standard SWAP. These bars are based on the coherence-limited gate error calculations and correspond to the gap between the red and blue dashed lines in Figure 11.

![Figure 12: SWAP error reduction factor, showing empirical data as well as the fraction of the empirical speedup that is attributed to the Optimized gate being faster.](image)

On all but one of the qubit pairs, the Optimized SWAP is better than the Standard SWAP by at least a 1σ margin. On average, the Optimized SWAP reduces error by a factor of 1.13. The speedup (lower depth) of the Optimized SWAP accounts for an error reduction factor of 1.06—about half of the total empirical gain. The remaining half should be attributed to the fact that the Optimized SWAP requires only 270 + 540 degrees of active single-qubit rotation, versus 990 + 540 degrees for the Standard SWAP. Notice that on three pairs of qubits (8 ↔ 9, 0 ↔ 5, 3 ↔ 4), the theoretical error reduction due to the speedup exceeds the empirically realized reduction. This discrepancy can likely be explained by the error bars on the empirical error reduction.

5.2 Application-Level Benchmarks

We experimentally evaluated our Optimized SWAP on a suite of application-level benchmarks. For each benchmark, we ran 8000 shots with our native gate based optimizations and 8000 shots with standard basis gate based approaches. We invoked the maximum optimization_level in Qiskit’s circuit transpiler to map logical to physical qubits in a way that (a) minimizes qubit communication cost based on hardware connectivity and (b) prefers higher quality qubits. Note that (a) ensures that we compare to a fair baseline that does not have artificially high qubit communication cost. We also set a transpiler randomization seed to ensure reproducibility.

1The exception is the 17 ↔ 18 pair. The point estimate for the SWAP error reduction is 1.02 which is ‘only’ 0.8σ better than 1.0 parity. We attribute this to the fact that 17 ↔ 18 pair is also the pair with highest absolute error.
Our optimizations were tested on four benchmark types: (1) Bernstein-Vazirani which aims to detect a ‘secret’ all-ones bit-string [7], (2) Generalized Toffoli [18, 19] which computes the AND of input qubits, (3) quantum Adder [54] which computes \(|11\rangle + |11\rangle = |110\rangle\), and (4) Long SWAP which chains SWAPs to move a source qubit to a distant target, i.e. |100...000\rangle \rightarrow |000...001\rangle.

To avoid overloading the queue on any specific machine, we executed Bernstein-Vazirani on IBMQ Johannesburg (20 qubit device), Generalized Toffoli and Long SWAP on IBMQ Paris (27 qubit device), Adder on IBM Q Bogota (5 qubit device).

![Image of benchmark results across four applications. The Optimized SWAP boosts typical success by 10–40%.

Figure 13: Benchmark results across four applications. The Optimized SWAP boosts typical success rates by 10–40%, with a maximum boost of 85% for 6-qubit Bernstein-Vazirani. To better understand the results, we zoom in on the Bernstein-Vazirani sweep from \(N = 4\) to 9 qubits in Figure 14. The figure includes exact Optimized and Standard success probabilities, the number of SWAPs, and the total circuit speedup due to optimization. The \(N = 4\) case is a control trial that has 0 SWAPs: as expected, Standard and Optimized are identical. As we go to \(N = 5\) and 6, the improvement factor rises, before falling from \(N = 7\) to 9. We attribute this pattern to the following. As we increase the benchmark size, the number of SWAPs increases, leading to more multiplicative compounding gains in the relative success between Optimized and Standard. However, once we have benchmarks that are too large, the circuit output is dominated by other noises (readout noise, non-SWAP gate errors, etc.) and the advantage cannot be discerned. As hardware noise continues to diminish, we expect that Optimized SWAPs will perform even better for larger benchmark sizes.

5.3 Analysis

When we use our Optimized SWAP on full benchmarks, we expect improved experimental results for two reasons. First, the Optimized SWAP has mean fidelity of 0.967 versus 0.963 for the Standard SWAP. To good approximation, gate errors accumulate multiplicatively, so we therefore expect a \(0.967/0.963^k\) factor improvement in a circuit with \(k\) SWAPs. However, this alone does not nearly account for the gains seen in our benchmarks. For example, \(k = 10\) SWAPs would only yield a 4% improvement. This brings us to the second reason for improved experimental results: the Optimized SWAP leads to shorter total circuit duration. This means less time for each qubit to decohere—even on idle qubits that are not involved in SWAPs. For a circuit of duration \(T\), the errors accumulated on each qubit due to decoherence are \(1 - e^{-\frac{T}{T_1}}\) and \(1 - e^{-\frac{T}{T_2}}\) for \(T_1\) and \(T_2\) qubit lifetimes respectively. Putting these together, we estimate a total improvement factor of:

\[
\left(\frac{1 - \text{error}_{\text{Opt}}}{1 - \text{error}_{\text{Std}}}\right)^k \times \left(e^{\Delta T/T_1} + e^{\Delta T/T_2}\right)^N
\]

for a \(N\)-qubit circuit with \(k\) SWAPs and a total runtime speedup of \(\Delta T = T_{\text{Std}} - T_{\text{Opt}}\). Note the last term is exponential in \(N\).

This model roughly captures the behavior of our application-level benchmark results. For example, the Bernstein-Vazirani \(N = 8\) benchmark had \(k = 14\) SWAPs and \(\Delta T = 4.7\% \times 13.8\mu s = 0.63\mu s\), and the qubits on IBM Q Johannesburg have mean \(T_1\) and \(T_2\) lifetimes of about 75\mu s. Plugging into Equation 2 gives a success improvement factor of ~ 1.21 which is similar to the 1.15 factor observed experimentally. The \(N = 6\) Bernstein-Vazirani appears to be an outlier that performs better experimentally than theory would predict. We attribute this to: (a) the Optimized SWAP error reduction factor in Figure 12 is generally higher on qubits with high connectivity connectivity qubits, which the qubit mapper prefers; and (b) day-to-day experimental variation on the device.

6 Conclusion

We developed an Optimized SWAP that performing manipulating native gates. Our Optimized SWAP is 11% faster and 13% more reliable than the Standard SWAP. These speedups and error reductions will be universal across IBM devices, based on Figure 5 and the analysis in Section 5.3. In fact, our demonstration of the Optimized SWAP on the IBMQ Casablanca device resulted in the top-ranking submission to the IBM Quantum Open Science Challenge for better SWAP gates.

Recent research in Figure 3 of [61] extrapolates hardware progress in superconducting qubits to forecast 23% annual fidelity gains for two-qubit gates in superconducting hardware. Given that SWAPs account for almost all two-qubit gates in sparse hardware, we suggest that our Optimized SWAP in Qiskit Pulse could be compared to six months worth of hardware progress.
Moreover, the advantage of faster and reliable SWAPs compounds multiplicatively—both in the number of SWAPs due to the first term in Equation 2 and in the number of qubits due to the second term. As such, we experience a supercharged Amdahl’s Law for application-level benchmarks since a) SWAPs dominate two-qubit gates for typical programs and (b) improvements in gate fidelities compound multiplicatively. For example, the experimental results in Figure 13 show that the Optimized SWAP boosts typical program success rates by 10–40%.

Our Optimized SWAP is a prime example of how hardware-specific information may be leveraged by a quantum circuit compiler to implement performance boosting optimizations. The Optimized SWAP is bootstrapped from pre-calibrated native gates which is important for three reasons. First, it means that our technique has zero calibration overhead and can be executed without requiring new calibration cycles or hampering system availability. As such, the Optimized SWAP has been deployed through the Superstaq compiler [9]. Second, our technique has lower susceptibility to drift than what complex or high-frequency custom pulses would exhibit, e.g., due to varying transfer functions from room temperature control electronics to cold qubits [3]. Finally, since our Optimized SWAP is bootstrapped from the pre-calibrated pulses, it can be encoded into a small payload with a simple encoding. By contrast, a complex custom SWAP pulse would need to be specified as a long time series, which could limit payloads for long pulse schedules. Importantly, this type of pulse-level optimization can be automatically applied by a compiler with knowledge of readily available hardware-specific calibration data, without requiring users to engage in pulse-level programming. The Optimized SWAP demonstrates how equipping quantum circuit compilers with hardware-specific information yields software optimizations that make more efficient use of limited quantum resources, paving the way towards further hardware/compiler codesign.

Acknowledgments

This work is supported by the U.S. Department of Energy, Office of Science, Office of Advanced Scientific Computing Research under Award Number DE-SC0021526, as well as the National Information Science Research Centers Co-design Center for Quantum Advantage (C2QA) under contract number DE-SC0012704, and the Accelerated Research in Quantum Computing (ARQC) program. This work is also funded in part by EpiQC, an NSF Expedition in Computing, under award CCF-1730449; in part by STAQ under award NSF Phy-1818914/232580; in part by the NSF Quantum Leap Challenge Institute for Hybrid Quantum Architectures and Networks (NSF Award 2016136), and in part by the Army Research Office under Grant Number W911NF-23-1-0077. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government. The U.S. Government is authorized to reproduce and distribute reprints for Government purposes notwithstanding any copyright notation herein.

We acknowledge the use of IBM Quantum services for this work. The views expressed are those of the authors, and do not reflect the official policy or position of IBM or the IBM Quantum team.

We thank Ali Javadi-Abhari, Nate Earnest-Noble, and Victory Omole for helpful discussions.

FTC is the Chief Scientist for Quantum Software at Infleton and an advisor to Quantum Circuits, Inc.

A Randomized Benchmarking Results

In this Appendix, we experimentally evaluate our Optimized SWAP relative to the Standard SWAP in terms of fidelity. It is tempting to measure the advantage of the Optimized SWAP by preparing a state that has [1] on one qubit and then SWAPping it to a distant qubit. It is true that a good SWAP would ensure that the distant qubit becomes [1]—in fact this is one of our application-level benchmarks (Long SWAP) in Section 5.2. However, such a test would overlook potential phase errors—\(R_z\) rotations that don’t manifest only when working with classical bitstrings. For instance, a SWAP that mistakenly applied an extra \(R_z\) gate would pass the Long SWAP test even though the SWAP would be erroneous.

A more complete characterization of the Optimized SWAP would instead require Quantum Process Tomography (QPT) [10, 41], which measures every possible dimension of the operation’s error. However, QPT is expensive, requiring 144 separate types of experiments. Moreover, QPT is susceptible to State Preparation and Measurement (SPAM) errors.

Instead of trying to measure every dimension of the SWAP’s error, we settle for a more modest but nonetheless practical goal: measuring the fidelity of the Optimized SWAP with a procedure known as Randomized Benchmarking (RB) [25, 31, 32]. Unlike QPT, RB is resilient to SPAM errors. The key idea behind RB is to execute a circuit that would ideally perform a no-op and recover the initial state. However, due to noise, the probability of success (recovering the initial state) will exponentially decay from 100% down to 25% (for a two-qubit circuit) as the circuit depth increases.

In our case, we want to specifically measure the fidelity of the Optimized SWAP gate, rather than measuring the fidelity of all operations (including single-qubit gates) collectively, as usually performed by RB. We therefore turn to Interleaved Randomized Benchmarking (IRB) [33], which serves exactly this purpose. IRB prescribes that we execute both an ordinary RB circuit as well as a modified one that has interleaved SWAP gates. Since the interleaved circuit has more gates, its probability of success decays to 25% faster than the ordinary RB circuit. The difference in decay rates can be used to calculate the error of the SWAP.

We ran IRB on 22 of the 23 connected qubit pairs on IBMQ Johannesburg. The remaining pair, between qubits 13 and 14, was malfunctioning (reported 100% error) when we ran our experiments and was therefore excluded. Each of the 22 experiments required 3 \( \times \) 20 circuits evaluated with 8000 shots (repetitions). This totaled 10.5M shots and ran consecutively for several hours. Figure 15 shows results from four representative qubit pairs. The blue and red curves correspond to Optimized and Standard SWAPs respectively. Across all pairs, the probability of success (recovering the initial state) decays more slowly for the Optimized SWAP than for the Standard SWAP IRB. This experimentally validates our optimizations. As these results were collected in 2021, we also collected a recent (August 2024) batch of results on the qubit 0-1 pair of ibm_brisbane, a 127-qubit Eagle-class quantum computer.

---

PACT '24, October 14–16, 2024, Long Beach, CA, USA Pranav Gokhale, Teague Tomesh, Martin Suchara, and Fred Chong

We thank Ali Javadi-Abhari, Nate Earnest-Noble, and Victory Omole for helpful discussions.

FTC is the Chief Scientist for Quantum Software at Infleton and an advisor to Quantum Circuits, Inc.

A Randomized Benchmarking Results

In this Appendix, we experimentally evaluate our Optimized SWAP relative to the Standard SWAP in terms of fidelity. It is tempting to measure the advantage of the Optimized SWAP by preparing a state that has [1] on one qubit and then SWAPping it to a distant qubit. It is true that a good SWAP would ensure that the distant qubit becomes [1]—in fact this is one of our application-level benchmarks (Long SWAP) in Section 5.2. However, such a test would overlook potential phase errors—\(R_z\) rotations that don’t manifest only when working with classical bitstrings. For instance, a SWAP that mistakenly applied an extra \(R_z\) gate would pass the Long SWAP test even though the SWAP would be erroneous.

A more complete characterization of the Optimized SWAP would instead require Quantum Process Tomography (QPT) [10, 41], which measures every possible dimension of the operation’s error. However, QPT is expensive, requiring 144 separate types of experiments. Moreover, QPT is susceptible to State Preparation and Measurement (SPAM) errors.

Instead of trying to measure every dimension of the SWAP’s error, we settle for a more modest but nonetheless practical goal: measuring the fidelity of the Optimized SWAP with a procedure known as Randomized Benchmarking (RB) [25, 31, 32]. Unlike QPT, RB is resilient to SPAM errors. The key idea behind RB is to execute a circuit that would ideally perform a no-op and recover the initial state. However, due to noise, the probability of success (recovering the initial state) will exponentially decay from 100% down to 25% (for a two-qubit circuit) as the circuit depth increases.

In our case, we want to specifically measure the fidelity of the Optimized SWAP gate, rather than measuring the fidelity of all operations (including single-qubit gates) collectively, as usually performed by RB. We therefore turn to Interleaved Randomized Benchmarking (IRB) [33], which serves exactly this purpose. IRB prescribes that we execute both an ordinary RB circuit as well as a modified one that has interleaved SWAP gates. Since the interleaved circuit has more gates, its probability of success decays to 25% faster than the ordinary RB circuit. The difference in decay rates can be used to calculate the error of the SWAP.

We ran IRB on 22 of the 23 connected qubit pairs on IBMQ Johannesburg. The remaining pair, between qubits 13 and 14, was malfunctioning (reported 100% error) when we ran our experiments and was therefore excluded. Each of the 22 experiments required 3 \( \times \) 20 circuits evaluated with 8000 shots (repetitions). This totaled 10.5M shots and ran consecutively for several hours. Figure 15 shows results from four representative qubit pairs. The blue and red curves correspond to Optimized and Standard SWAPs respectively. Across all pairs, the probability of success (recovering the initial state) decays more slowly for the Optimized SWAP than for the Standard SWAP IRB. This experimentally validates our optimizations. As these results were collected in 2021, we also collected a recent (August 2024) batch of results on the qubit 0-1 pair of ibm_brisbane, a 127-qubit Eagle-class quantum computer.

---
As shown in Figure 16, the Optimized SWAP achieves a 13% error reduction over the standard SWAP—agreeing with our prior results from 2021. This matches our expectations as the 127-qubit Eagle-class processors continue to use an Echoed Cross Resonance native two-qubit gate.

The black (RB), blue (Optimized SWAP IRB), and red (Standard SWAP IRB) points in Figure 15 are all fit to an exponential decay with respective decay parameters $\alpha_{\text{RB}}$, $\alpha_{\text{Opt}}$, and $\alpha_{\text{Std}}$. Given these decay rates, the gate errors of the SWAPs are given by:

$$
\text{error}_{\text{Opt}} = \frac{3}{4} \left( 1 - \frac{\alpha_{\text{Opt}}}{\alpha_{\text{RB}}} \right), \quad \text{error}_{\text{Std}} = \frac{3}{4} \left( 1 - \frac{\alpha_{\text{Std}}}{\alpha_{\text{RB}}} \right)
$$

The calculated gate errors are presented in Figure 11 of the main text. The variances in the exponential decay fit parameters were used to compute the error bars presented in Figure 12.

**B  Pulse Schedules**

Figures on next page.
Figure 17: The Standard SWAP pulse schedule between Q5 and Q6 on IBMQ Casablanca. It has a duration of 4448 $dt = 988$ ns.

Figure 18: Our Optimized SWAP pulse schedule between Q5 and Q6 on IBMQ Casablanca. It has a duration of 3968 $dt = 882$ ns, which is 11% faster than the Standard SWAP. Importantly, our Optimized SWAP is bootstrapped from pre-calibrated native gates, and therefore has zero calibration overhead.

Figure 19: The corresponding circuit view of our Optimized SWAP pulse schedule from Figure 18. The circuit is identical to Figure 10, but with the $R_x(-90)$ gates converted to $R_x(90)$ via virtual $R_z$ gates.
References

[1] n.d. Cirq, a python framework for creating, editing, and invoking Noisy Intermediate Scale Quantum (NISQ) circuits. [n.d.] https://github.com/quantumlib/Cirq

[2] Hector Abraham, AdiOftee, Ismail Yunus Alkhawala, Gadi Aleksandrowicz, Thomas Alexander, Eli Arbel, Abraham Asfaw, et al. 2019. Qiskit: An Open-source Framework for Quantum Computing. https://doi.org/10.5281/zenodo.2562110

[3] Thomas Alexander, Naoki Kanazawa, Daniel J Egger, Lauren Capelluto, Christpher J Wood, Ali Javadi-Abhari, and David McKay. 2020. Qiskit Pulse: Programming Quantum Computers Through the Cloud with Pulse. arXiv preprint arXiv:2004.06755 (2020).

[4] Gene M Amdahl. 1967. Validity of the single processor approach to achieving large scale computing capabilities. In Proceedings of the April 18–20, 1967, spring joint computer conference. 483–485.

[5] Frank Arute, Kunal Arya, Ryan Babbush, Dave Bacon, Joseph C Bardin, Rami Barends, Rupak Biswas, Sergio Boixo, Fernando GIL Brandao, David A Buel, et al. 2019. Quantum supremacy using a programmable superconducting processor. Nature 574, 7779 (2019), 505–510.

[6] Medina Bandic, Sebastian Feld, and Carmen G Almudever. 2022. Full-stack quantum computing systems in the NISQ era: algorithm-driven and hardware-aware compilation techniques. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1–6.

[7] Ethan Bernstein and Umesh Vazirani. 1997. Quantum complexity theory. SIAM Journal on Computing 26, 5 (1997), 1441–1473.

[8] Sergey Bravyi, Alexander Kliesch, Robert Koenig, and Eugene Tang. 2019. Obstacles to state preparation and variational optimization from symmetry protection. arXiv preprint arXiv:1901.08890 (2019).

[9] Colin Campbell, Frederic T Chong, Denny Dahl, Paige Frederick, Palash Gosparia, Pranav Gokhale, Benjamin Hall, Sahadevan Issa, Eric Jones, Stephanie Lee, et al. 2023. Superstaq: Deep optimization of quantum programs. In 2023 IEEE International Conference on Quantum Computing and Engineering (QCE). Vol. 1. IEEE, 1020–1032.

[10] Isaac L Chuang and Michael A Nielsen. 1997. Prescription for experimental determination of the dynamics of a quantum black box. Journal of Modern Optics 44, 11-12 (1997), 2455–2467.

[11] Keith D Cooper, Ken Kennedy, and Linda Torczon. 1986. Interprocedural optimization: Eliminating unnecessary recompilation. In Proceedings of the 1986 SIGPLAN symposium on Compiler construction. 56–67.

[12] Alexander Cottwan, Silas Dilkes, Ross Duncan, Alexandre Krajenbrink, William Simmons, and Seyon Sivaraiah. 2019. On the qubit routing problem. arXiv preprint arXiv:1902.08091 (2019).

[13] Andrew W Cross, Lev S Bishop, John A Smolin, and Jay M Gambleta. 2017. Open quantum assembly language. arXiv preprint arXiv:1707.03429 (2017).

[14] Edward Farhi, David Gamarnik, and Sam Gutmann. 2020. The quantum approximate optimization algorithm needs to see the whole graph: A typical case. arXiv preprint arXiv:1901.08980 (2019).

[15] JF Poyatos, J Ignacio Cirac, and Peter Zoller. 1997. Complete characterization of a quantum process: the two-bit quantum gate. Physical Review A 55, 4 (1997), 390–400.

[16] Dmitri Maslov. 2017. Basic circuit compilation techniques for an ion-trap quantum machine. New Journal of Physics 19, 2 (2017), 023035.

[17] David C McKay, Thomas Alexander, Luciano Bello, Michael J Biercuk, Lev Bishop, Jayin Chen, Jerry M Chow, Antonio D Circles, Daniel Egger, Stefan Filipp, et al. 2018. Qiskit backend specifications for OpenQASM and OpenPulse experiments. arXiv preprint arXiv:1809.03452 (2018).

[18] David C McKay, Christopher J Wood, Sarah Sheldon, Jerry M Chow, and Jay M Gambleta. 2017. Efficient Z gates for quantum computing. Physical Review A 96, 2 (2017), 022330.

[19] Prakash Murali, Jonathan M Baker, Ali Javadi-Abhari, Frederic T Chong, and Margaret Martonosi. 2019. Noise-adaptive compiler mappings for noisy intermediate-scale quantum computers. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems. 1015–1029.

[20] Prakash Murali, David C McKay, Margaret Martonosi, and Ali Javadi-Abhari. 2020. Software mitigation of crosstalk on noisy intermediate-scale quantum computers. In Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems. 1001–1016.

[21] Michael A Nielsen and Isaac L Chuang. 2011. Quantum Computation and Quantum Information (10th ed.). Cambridge University Press, USA.

[22] Syuan Niu, Adrien Suau, Gabriel Staffelbach, and Aida Todri-Sanial. 2020. A hardware-aware heuristic for the qubit mapping problem in the nisq era. IEEE Transactions on Quantum Engineering 1 (2020), 1–14.

[23] FP Poyatos, J Ignacio Cirac, and Peter Zoller. 1997. Complete characterization of a quantum process: the two-bit quantum gate. Physical Review Letters 78, 2 (1997), 390.

[24] Howard Seltman. 2012. Approximations for mean and variance of a ratio. https://www.stat.cmu.edu/~hseltman/files/ratio.pdf.

[25] Sarah Sheldon, Easwar Magesan, Jerry M Chow, and Jay M Gambleta. 2016. Procedure for systematically tuning up cross-talk in the cross-resonance gate. Physical Review A 93, 6 (2016), 063802.

[26] Yunong Shi, Pranav Gokhale, Prakash Murali, Jonathan M Baker, Casey Duckering, YongshingDing, Natalie C Brown, Christopher Chamberland, Ali Javadi-Abhari, Andrew W Cross, et al. 2020. Resource-Efficient Quantum Computing by Breaking Abstractions. Proc IEEE 108, 8 (2020), 1535–1570.

[27] Kartik Singhal, Robert Rand, and Michael Hicks. 2020. Verified translation between low-level quantum languages. In Informal Proceedings of the First International Workshop on Programming Languages for Quantum Computing (PlaQc 20).

[28] Mario Marcos Yukio Siraichi, Vinicius Fernandes dos Santos, Sylvain Collange, and Fernando Magno Quintão Pereira. 2018. Qubit allocation. In Proceedings of the 2018 International Symposium on Code Generation and Optimization. 113–125.

[29] Robert S Smith, Michael J Curtis, and William J Zeng. 2016. A practical quantum assembly language. arXiv preprint arXiv:1608.03355 (2016).

361

Authorized licensed use limited to the terms of the applicable license agreement with IEEE. Restrictions apply.
[48] Anders Sørensen and Klaus Mølmer. 1999. Quantum computation with ions in thermal motion. Physical review letters 82, 9 (1999), 1971.
[49] Neereja Sundaresan, Isaac Lauer, Emily Pritchett, Eswar Magresan, Petar Jacevic, and Jay M Gambetta. 2020. Reducing unitary and spectator errors in cross resonance with optimized rotary echoes. arXiv preprint arXiv:2007.02925 (2020).
[50] Krysta Svore, Alan Geller, Matthias Troyer, John Azariah, Christopher Granade, Bettina Heim, Vadym Kliuchnikov, Mariia Mykhailova, Andres Paz, and Martin Roetteler. 2018. Q# Enabling scalable quantum computing and development with a high-level DSL. In Proceedings of the Real World Domain Specific Languages Workshop 2018. 1–10.
[51] Swamit S Tannu and Moinuddin K Qureshi. 2019. Not all qubits are created equal: a case for variability-aware policies for NISQ-era quantum computers. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems. 987–999.
[52] Qiskit Team. 2018. IBMQ Device Information: IBM Q 16 Rueschlikon V1.x.x. https://github.com/Qiskit/ibmq-device-information/tree/master/backends/rueschlikon/V1.
[53] Qiskit Team. 2019. Calibrating a two-qubit gate. https://github.com/Qiskit/qiskit-tutorials/blob/48af8da7aa866ce196d94f147dad666bc893a1966/qiskit/advanced/ignis/1b_calibrating_a_two_qubit_gate.ipynb.
[54] Qiskit Development Team. [n. d.]. Weighted Adder. https://qiskit.org/documentation/stubs/qiskit.circuit.library.WeightedAdder.html.
[55] Teague Tomesh, Pranav Gokhale, Eric R Anschuetz, and Frederic T Chong. 2020. Coreset Clustering on Small Quantum Computers. arXiv preprint arXiv:2004.14970 (2020).
[56] Teague J Tomesh. 2023. Co-Designing Quantum Computer Architectures and Algorithms to Bridge the Quantum Resource Gap. Ph. D. Dissertation. Princeton University.
[57] Robert Wille, Lukas Burgholzer, and Alwin Zulehner. 2019. Mapping quantum circuits to IBM QX architectures using the minimal number of SWAP and H operations. In 2019 56th ACM/IEEE Design Automation Conference (DAC). IEEE, 1–6.
[58] William K Wootters and Wojciech H Zurek. 1982. A single quantum cannot be cloned. Nature 299, 5886 (1982), 802–803.
[59] Daniel Zeuch and NE Bonesteel. 2020. Efficient two-qubit pulse sequences beyond CNOT. Physical Review B 102, 7 (2020), 075311.
[60] Yu Zhang, Haowei Deng, and Quanxi Li. 2020. Context-Sensitive and Duration-Aware Qubit Mapping for Various NISQ Devices. arXiv preprint arXiv:2001.04887 (2020).
[61] Alexander Zlokapa, Sergio Boixo, and Daniel Lidar. 2020. Boundaries of quantum supremacy via random circuit sampling. arXiv preprint arXiv:2005.02464 (2020).
[62] Alwin Zulehner, Alexandru Paler, and Robert Wille. 2018. An efficient methodology for mapping quantum circuits to the IBM QX architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 7 (2018), 1226–1236.