Integration of GaAs, GaN, and Si-CMOS on a common 200 mm Si substrate through multilayer transfer process

Citation: Lee, Kwang Hong et al. "Integration of GaAs, GaN, and Si-CMOS on a common 200 mm Si substrate through multilayer transfer process." Applied Physics Express, 9, 8 (July 2016) © 2016 The Japan Society of Applied Physics.

As Published: http://dx.doi.org/10.7567/apex.9.086501

Publisher: Japan Society of Applied Physics

Persistent URL: https://hdl.handle.net/1721.1/124355

Version: Author’s final manuscript: final author’s manuscript post peer review, without publisher’s formatting or copy editing

Terms of use: Creative Commons Attribution-Noncommercial-Share Alike
| **Title** | Integration of GaAs, GaN, and Si-CMOS on a common 200 mm Si substrate through multilayer transfer process |
|-----------|--------------------------------------------------------------------------------------------------|
| **Author(s)** | Lee, Kwang Hong; Bao, Shuyu; Zhang, Li; Kohen, David; Fitzgerald, Eugene; Tan, Chuan Seng |
| **Citation** | Lee, K. H., Bao, S., Zhang, L., Kohen, D., Fitzgerald, E., & Tan, C. S. (2016). Integration of GaAs, GaN, and Si-CMOS on a common 200 mm Si substrate through multilayer transfer process. Applied Physics Express, 9(8), 086501-. |
| **Date** | 2016 |
| **URL** | http://hdl.handle.net/10220/42320 |
| **Rights** | © 2016 The Japan Society of Applied Physics. This is the author created version of a work that has been peer reviewed and accepted for publication by Applied Physics Express, The Japan Society of Applied Physics. It incorporates referee's comments but changes resulting from the publishing process, such as copyediting, structural formatting, may not be reflected in this document. The published version is available at: [http://dx.doi.org/10.7567/APEX.9.086501]. |
Integration of GaAs, GaN and Si-CMOS on a common 200 mm Si substrate through multi-layer transfer process

Kwang Hong Lee, Shuyu Bao, Li Zhang, D. Kohen, Eugene Fitzgerald, and Chuan Seng Tan

1Low Energy Electronic Systems (LEES), Singapore-MIT Alliance for Research and Technology (SMART), Singapore 138602
2School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798
3Department of Materials Science and Engineering, Massachusetts Institute of Technology, Cambridge, MA 02139, USA

E-mail: kwanghong@smart.mit.edu; tancs@ntu.edu.sg

The integration of III-V semiconductors (e.g. GaAs, GaN) and SOI-CMOS on a 200 mm Si substrate is demonstrated. The SOI-CMOS donor wafer is temporarily bonded on a Si handle wafer and thinned down. A second GaAs/Ge/Si substrate is then bonded to the SOI-CMOS containing handle wafer. After that, the Si from GaAs/Ge/Si substrate is removed. The GaN/Si substrate is then bonded to the SOI-GaAs/Ge containing handle wafer. Finally, the handle wafer is released to realize the SOI-GaAs/Ge/GaN/Si hybrid structure on a Si substrate. Through this method, the functionalities of each materials can be combined on a single Si platform.
Scaling of bulk silicon (Si) complementary metal-oxide-semiconductor (CMOS) devices, which is the main enabler for the semiconductor industry to improve device performance, lower power consumption and reduce the cost per transistor, is now reaching fundamental and economic bottlenecks. Further shrinking of CMOS devices is expected to result in unreliable, variation-prone and more expensive devices. To address this problem, co-integration of Si with other materials such as germanium (Ge) and III-V compounds (e.g., gallium arsenide (GaAs), gallium nitride (GaN)) is a key means to ensure commensurate scaling and functional diversification. For example, III-V materials can be used as a hybrid light source in a silicon photonics platform in order to enhance the performance and design flexibility for optical interconnects. Such III-V/Si hybrid devices would compensate for the poor ability of Si to emit light and open up new circuit capabilities and applications beyond communication such as sensing and optical computation. Owing to the fact that III-V compound semiconductors have higher electron mobility than Si, they are also a suitable candidate for fabrication of high electron mobility transistors (HEMTs). HEMTs can be integrated together with Si-CMOS and becomes a promising technology boosters. Hence, monolithic integration of high density, and inexpensive Si digital control circuitry with application specific III–V electronic and optical devices opens up new circuit applications and capabilities.

Most importantly, Si foundries work exclusively with large Si substrates for manufacturing efficiency. III-V substrates impose higher risk of cross-contamination and they are never accepted in the Si foundries. In addition, the wafer size of III-V is usually smaller (6 inch or smaller) and this results in a higher cost per-device/-chip during processing/production. This is the primary reason that optoelectronic devices such as those used in telecommunications (InGaAsP/InP-based devices), or GaAs-based wireless devices, or even III-V high efficiency solar cells, are significantly more costly than most “conventional” Si CMOS devices/circuits. Hence the ability to build large, high quality III-V materials on Si substrate is the essential enabler for the further development and adoption of III-V devices and circuits in applications mentioned above.

For III/V-Si hybrid integration, direct epitaxial growth of III-V compounds on Si substrates or CMOS devices would be the most desirable approach, but the high temperature III-V growth would severely degrade the CMOS transistors. The typical
growth temperature of GaN and GaAs/InP is about 1350 °C and 650 °C, respectively\textsuperscript{13,14}.

Wafer bonding, on the other hand, is another promising approach to integrate III-V materials on Si substrate. Although surface-activated bonding (SAB) has attracted a lot of attention recently, it requires a high vacuum system to avoid the oxidation of the semiconductor surface prior to bonding. Fusion bonding (plasma-activated) is chosen in this work because the bonding process can be carried out at room temperature and atmospheric pressure\textsuperscript{15,16}. In addition, the bonding has more tolerance to materials with different coefficient of thermal expansion (CTE) mismatch and it is also compatible with CMOS process technology. Through this method, high temperature III-V materials growth can be completed without the presence of the CMOS layer, hence damage to the CMOS layer is avoided. Recently, our group has demonstrated the integration of the Si-CMOS and GaAs/Si or GaN/Si on a common 200 mm Si platform through double bond and layer transfer process\textsuperscript{17,18}. In this paper, we take a step further to integrate the Si-CMOS, GaAs and GaN together on a common 200 mm Si platform. Through this method, the functionalities of each materials can be realized on a single Si platform (e.g. GaAs is more suitable for high frequency HEMTs devices, GaN is more suitable on high power devices, and inexpensive Si is for digital control circuitry).

Four sets of wafers were prepared: (i) Si handle, (ii) Silicon-on-insulator (SOI), (iii) GaAs/Ge/Si (001) donor, and (iv) GaN/Si (111) carrier wafers. The SOI that consists of Si (1.3 µm) and buried oxide film (BOX, 0.4 µm by thermal oxidation) is used in this study. The Ge and GaAs epitaxial films were grown directly on Si (001) donor wafer with 6° off-cut toward [110] direction by the metal organic chemical vapour deposition (MOCVD). The details of the growth has been published in the previous reports\textsuperscript{19,20,21}. The GaN epilayer was grown on a 200 mm Si (111) substrate with resistivity > 3000 ohm-cm by the MOCVD.

The SOI wafer was deposited with a 500 nm oxide by plasma-enhanced chemical vapour deposition (PECVD). Additional densification was carried out to eliminate the residual gas molecules and by-products that are incorporated into the layer during the oxide deposition. The densification process was done at 600 °C for several hours in N\textsubscript{2} environment. After densification, the oxide surface is planarized by chemical mechanical planarization (CMP). The SOI (after PECVD oxide deposition and CMP-ed) and Si handle
wafers were subjected to O₂ plasma exposure, followed by rinsing them with deionized wafer and then spin dried in a spin rinse dryer (SRD). O₂ plasma exposure could increase the surface hydrophilicity (water droplet surface contact angle <5°) of the dielectric. The rinsing step is necessary to clean the wafers surfaces and to populate the surface with hydroxyl (OH) group at a sufficiently high density to initiate wafer bonding. Post-bonding annealing of the bonded wafer pair was carried out at 300 °C in an atmospheric N₂ ambient for 3 hr to further enhance the bond strength. The Si substrate from SOI wafer was then removed by a combination of mechanical grinding and wet-etching in the tetramethylammonium hydroxide (TMAH) solution. Prior to wet-etching in TMAH, the backside of the Si handle was protected by a protective film. The details on how to prepare the protective film was mentioned in the previous reports²²,²³. Since the BOX layer acted as an etch-stop layer, the SOI layer was temporarily attached to the Si handle wafer.

Due to the pin-holes and outgassing issues that were discovered previously, the BOX layer was removed and replaced by PECVD oxide (with densification and CMP) and PECVD Si₃N₄ (with densification)¹⁷,¹⁸. The GaAs/Ge/Si donor wafer also received the same PECVD oxide and nitride deposition. After that, the SOI-handle wafer was bonded to the GaAs/Ge/Si donor wafer. The bonding process was similar to the one described above. Similar grinding and wet-etching were carried out to remove the Si donor wafer from the GaAs/Ge/Si substrate to realize the GaAs/Ge-SOI containing handle wafer.

Same PECVD oxide and nitride depositions are then applied on the GaAs/Ge-SOI-handle and GaN/Si carrier substrates. Similar bonding and Si handle removal processes as mentioned previously were carried out. Finally, the SOI-GaAs/Ge/GaN/Si substrate can be realized. The overall process flow is schematically shown in Fig. 1.

An infrared (IR) camera was used to verify the bonding quality of the bonded wafer pair after the first and second bonding. Since Si (E_g = 1.12 ev), SiO₂ (E_g = 8.0 ev), GaAs (E_g = 1.42 ev) and GaN (E_g = 3.4 ev) are transparent to IR, interface voids can be observed by transmitting IR light through one side of the bonded wafer pair and observed from the other side with an IR camera. Transmission electron microscopy (TEM) with operating voltage of 200 kV was used to study the bonding interfaces.

The bonding quality of the first bonding between SOI and Si handle wafers is verified by the IR camera as shown in Fig. 2 (a). The bonding is excellent and no
observable void or particles are found from the IR image.

The BOX layer is then replaced by the PECVD oxide and nitride, followed by the deposition of PECVD oxide and nitride on the GaAs/Ge/Si wafer as mentioned earlier in section 2. The 2\textsuperscript{nd} bonding (between GaAs/Ge/Si to SOI-handle) is then carried out. From the IR image shown in Fig. 2 (b), there are some un-bonded areas, especially on the wafer's edge because of the presence of particles on the wafer surfaces. The overall bonding quality is degraded with some trapped particles between the bonded pair and further improvement is required. The defects that are circled in red are from the backside of the Si handle wafer as it was etched by TMAH during the Si removal process. This is because of the poor adhesion of the protective layer on these particular regions and cause the film to peel off during the prolong TMAH etching (> 2 hours).

After the Si is removed completely from the GaAs/Ge/Si substrate, both the GaAs/Ge-SOI-handle and GaN/Si substrates are deposited with PECVD oxide and nitride. Subsequently, the 3\textsuperscript{rd} bonding is carried out. From Fig. 2 (c), some un-bonded areas are observed in the IR image. This is because of the presence of particles from the GaN/Si surface and the un-bonded areas originated from the 2\textsuperscript{nd} bonding. Again, the defects circled in red are not un-bonded area but are defects from the backside of Si handle wafer. The image of the SOI-GaAs/Ge/GaN/Si substrate after Si handle removal is shown in Fig. 2 (d). Peeling of films is observed mainly on the wafer's edge which is corresponded to the IR images.

Field emission scanning electron microscopy (FESEM) micrograph in Fig. 3 shows the cross-sectional image of the SOI-GaAs/Ge/GaN/Si substrate after the triple bond and layer transfer process. The two white dashed lines are eye guidelines to observe the bonding interfaces between the two PECVD nitride layers.

For a more detailed assessment on the quality of the bonded layers, TEM can be used. The cross-sectional view of TEM image in Fig. 4 shows the SOI-GaAs/Ge/GaN/Si substrate after the triple layer transfer process. No micro-void is observed at the bonding interface between two PECVD Si\textsubscript{3}N\textsubscript{4} layers. This indicates that a uniform and flawless bond has been established successfully at the microscale level.

Through multi-layer transfer process, the combination of different group IV and group III-V materials on a single Si platform becomes possible in principle. The main
merit of this method is that the functionalities of different materials can be realized on a single Si platform. Hence, Si-CMOS (on SOI), high frequency devices (e.g. high electron mobility transistors (HEMTs) on GaAs layer) and high power devices (e.g. power amplifier (PA) on GaN layer) can be integrated onto a single piece of wafer forming a hybrid substrate as shown in Fig. 5.

In summary, the integration of Si, GaAs and GaN on a single Si platform can be realized by triple bond and layer transfer process. Through this method, the high frequency GaAs HEMT, PA GaN devices and inexpensive Si digital control circuitry can be combined on a single platform to further shrink the package size at the system level.

**Acknowledgment**

This research was supported by the National Research Foundation Singapore through the Singapore MIT Alliance for Research and Technology's Low Energy Electronic Systems (LEES) IRG. Authors are grateful to the support and resources from the Silicon Technologies Center of Excellence (Si-COE). C. S. Tan is affiliated with NOVITAS (Nanoelectronics Centre of Excellence) at NTU.
References

1) S. Deleonibus, Eur. Phys. J. Appl. Phys. 36 (2007) 197.
2) International Technology Roadmap for Semiconductor [www.itrs.net].
3) H. S. P. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, J. J. Welser, "Nanoscale CMOS", Proc. IEEE, vol. 87, no. 4, pp. 537-570, Apr. 1999.
4) L. R. Harriott, "Limits of Lithography", Proc. IEEE, vol. 89, no. 3, pp. 366-374, Mar. 2001.
5) S. Palit, J. Kirch, G. Tsvid, L. Mawst, T. Kuech, and N. M. Jokerst, Opt. Lett. 34, 2802 (2009).
6) K. Tanabe, M. Nomura, D. Guimard, S. Iwamoto, and Y. Arakawa, Opt. Express 17, 7036 (2009).
7) K. Tanabe, D. Guimard, D. Bordel, S. Iwamoto, and Y. Arakawa, Opt. Express 18, 10604 (2010).
8) J. Yoon, Nature 465, 329 (2010).
9) R. Kim, Nat. Mater. 9, 929 (2010).
10) H. Ko, Nature 468, 286 (2010).
11) S. Arulkumaran, G. I. Ng, S. Vicknesh, H. Wang, K. S. Ang, C. M. Kumar, K. L. Teo, and K. Ranjan, Appl. Phys. Express 6, 016501 (2013).
12) W. E. Hoke, R. V. Chelakara, J. P. Bettencourt, T. E. Kazior, J. R. LaRoche, T. D. Kennedy, J. J. Mosca, A. Torabi, A. J. Kerr, H. S. Lee, and T. Palacios, J. Vac. Sci. Technol. B 30, 02B101 (2012).
13) J. Nishizawa, and T. Kurabayashi, J. Electrochem. Soc. 130, 413 (1983)
14) D. Christy, T. Egawa, Y. Yano, H. Tokunaga, H. Shimamura, Y. Yamaoka, A. Ubukata, T. Tabuchi, and K. Matsumoto, Appl. Phys. Express 6, 026501 (2013)
15) M. Yokoyama, R. Lida, Y. Ikku, S. Kim, H. Takagi, T. Yasuda, H. Yamada, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, and S. Takagi, Semicond. Sci. Technol. 28, 094009 (2013).
16) P. Anantha, and C. S. Tan, ECS J. Solid State Sci. Technol. 3, P43 (2014)
17) K. H. Lee, S. Bao, E. Fitzgerald, C. S. Tan, Jpn. J. Appl. Phys. 54, 030209 (2015)
18) K. H. Lee, S. Bao, D. Kohen, C. C. Huang, K. E. K. Lee, E. Fitzgerald, C. S. Tan, Electronic Components and Technology Conference (ECTC), 2015 IEEE 65th, 560 (2015)
19) K. H. Lee, Y. H. Tan, A. Jandl, E. A. Fitzgerald, C. S. Tan, J. Electron. Mater. 42, 1133 (2013).
20) K. H. Lee, A. Jandl, Y. H. Tan, E. A. Fitzgerald, C. S. Tan, AIP Advances 3, 092123 (2013).
21) D. Kohen, S. Bao, K. H. Lee, K. E. K. Lee, C. S. Tan, S. F. Yoon, E. A. Fitzgerald, J. Cryst. Growth 421, 58 (2015).
22) K. H. Lee, S. Bao, G. Y. Chong, Y. H. Tan, E. A. Fitzgerald, C. S. Tan, J. Appl. Phys. 116, 103506 (2014).
23) K. H. Lee, S. Bao, G. Y. Chong, Y. H. Tan, E. A. Fitzgerald, C. S. Tan, Appl. Phys. Lett. Mat. 3, 016102 (2015).
**Figure Captions**

Fig. 1. Schematic shows the process flow chart of the triple bond and layer transfer process.

Fig. 2. Infrared (IR) images show (a) the first bonding SOI and Si handle wafer, (b) the second bonding of bonded wafer pair between handle-SOI to GaAs/Ge/Si substrate, (c) the third bonding of bonded wafer pair between GaAs/Ge-SOI-handle to GaN/Si substrate. No void or particle is observed on the first bonded wafer pair from the IR image. Whereas, some un-bonded areas are observed on the second and third bonded wafer pairs. The red circles show in Fig. (b) & (c) are the defects from the backside of the Si handle wafer during the TMAH etching. (d) Image shows the surface of the SOI-GaAs/Ge/GaN/Si substrate after the triple bond and layer transfer process.

Fig. 3. Cross-sectional view of FESEM micrograph shows the SOI-GaAs/Ge/GaN/Si substrate after the triple bond and layer transfer process. The white dashed line is an eye guideline to observe the bonding interface between the two PECVD nitride layers.

Fig. 4. Cross-sectional view of TEM micrograph shows the SOI-GaAs/Ge/GaN/Si substrate after the triple bond and layer transfer process. The white dashed line is an eye guideline to observe the bonding interface between the two PECVD nitride layers.

Fig. 5. Schematic shows that Si-CMOS (on SOI), high frequency devices (e.g. high electron mobility transistors (HEMTs) on III-As/P layer such as GaAs) and high power devices (e.g. power amplifier (PA) on III-N layer, e.g. GaN) can be integrated on a single piece of wafer forming a hybrid substrate.
Fig. 1. Schematic shows the process flow chart of the triple bond and layer transfer process.

Lee et. al.
Fig. 2. Infrared (IR) images show (a) the first bonding between SOI and Si handle wafer, (b) the second bonding of bonded wafer pair between handle-SOI to GaAs/Ge/Si substrate, (c) the third bonding of bonded wafer pair between GaAs/Ge-SOI-handle to GaN/Si substrate. No void or particle is observed on the first bonded wafer pair from the IR image. Whereas, some un-bonded areas are observed on the second and third bonded wafer pairs. The red circles show in Fig. (b) & (c) are the defects from the backside of the Si handle wafer during the TMAH etching. (d) Image shows the surface of the SOI-GaAs/Ge/GaN/Si substrate after the triple bond and layer transfer process.

Lee et. al.
Fig. 3. Cross-sectional view of FESEM micrograph shows the SOI-GaAs/Ge/GaN/Si substrate after the triple bond and layer transfer process. The white dashed line is an eye guideline to observe the bonding interface between the two PECVD nitride layers.

Lee et. al.
Fig. 4. Cross-sectional view of TEM micrograph shows the SOI-GaAs/Ge/GaN/Si substrate after the triple bond and layer transfer process. The white dashed line is an eye guideline to observe the bonding interface between the two PECVD nitride layers.

Lee et. al.
Fig. 5. Schematic shows that Si-CMOS (on SOI), high frequency devices (e.g. high electron mobility transistors (HEMTs) on III-As/P layer such as GaAs) and high power devices (e.g. power amplifier (PA) on III-N layer, e.g. GaN) can be integrated on a single piece of wafer forming a hybrid substrate.

*Lee et. al.*