ABSTRACT In this paper, a fully-integrated dual-mode X-band radar transceiver that supports Doppler radar and frequency modulated continuous wave (FMCW) radar is proposed. To remove large off-chip DC-blocking capacitors in the Doppler mode, the double-conversion technique and local oscillator (LO) chopping technique are introduced. These techniques remove the DC offset and make the transceiver more robust to the TX to RX leakage. In addition, they also improve the noise figure (NF) by filtering out 1/f noise of the analog baseband. The FMCW radar is realized using a direct-conversion receiver and a chirp generator. The chirp generator consists of a frequency sweep generator (FSG) and a fractional-N phase-locked loop (PLL). All the analog baseband components including a programmable gain amplifiers (PGA) and 1/R\(^4\) range compensation filters are integrated on the chip as well as a bandgap and low-dropout regulators. The operating frequency is from 9.7 to 12.3 GHz, which consumes 216 mW in Doppler mode and 201.6 mW in FMCW mode from a 1.2-V supply voltage. The maximum chirp bandwidth is 750 MHz and the maximum receiver gain is 76 dB with 6-dB gain step. The chip size of the transceiver is 7.68 mm\(^2\) including all the pads.

INDEX TERMS CMOS, X-band, fully-integrated transceiver, Doppler radar, FMCW radar, dual-mode radar, noise figure.

I. INTRODUCTION

In recent years, the applications of radar sensors have been extended to various security systems, automated home appliances, autonomous driving assistance systems (ADAS), and unmanned aerial vehicles (UAVs) [1]–[9]. Especially, X-band radar has been widely utilized in automation devices and security systems that need to detect movement of objects [10]–[18].

Doppler radar measures the velocity of a moving object by transmitting a fixed frequency, then receiving and down-converting the reflected signal from the target. The Doppler information exists in very low frequencies, from a few Hz to hundreds of Hz. Doppler radar has been widely adopted in low-cost motion sensors for detecting the presence of a moving object, because the decision circuit can be realized with a simple component such as a comparator or a low bit-number analog-to-digital (ADC) converter. However, the frequency of the Doppler signal is so low that it is very difficult to distinguish the Doppler signal from the DC. Thus, very large DC decoupling capacitors are required between the down conversion mixer and analog baseband (ABB) as shown in Figure 1(a). The DC decoupling capacitors make it very difficult to integrate the Doppler radar into a single chip.
K.-W. Ha et al.: Fully Integrated Dual-Mode X-Band Radar Transceiver Using Configurable Receiver and LO

In addition, the Doppler radar is sensitive to 1/f flicker noise due to low Doppler frequency.

Frequency modulated continuous wave (FMCW) radar provides distance information as well as velocity information, allowing users to use more sophisticated and versatile applications. However, FMCW radar requires complex signal processing such as 1-D or 2-D digital Fourier transform and an adaptive threshold algorithm to maintain a constant false alarm rate against background noise, clutter, and interference. Therefore, a dedicated processing device such as a digital signal processor, field programmable gate array, or application processor is required. Since the baseband frequency of the FMCW radar is usually over several hundred kHz due to the chirping, it does not need large DC-decoupling capacitors, unlike Doppler radar. However, FMCW radar does require a chirp generator, which is implemented by a digital direct synthesizer (DDS) or a phase-locked loop (PLL) as shown in Figure 1(b) [13]–[16]. Furthermore, a range compensation filter, known as 1/R^4 filter is needed in the baseband to prevent the receiver from saturating when detecting nearby objects.

In this paper, a fully integrated X-band radar transceiver that supports Doppler radar and FMCW radar simultaneously is proposed. The transceiver was implemented using 0.13-µm CMOS technology. The proposed radar integrated all the components needed for Doppler radar and FMCW radar on a single chip, except for the DC supply capacitors and the loop-filter capacitor for the PLL.

This paper is organized as follows. Section II describes the dual mode radar system. The circuit implementations are discussed in Section III. Section IV shows measurement results and a conclusion is presented in V.

II. DUAL MODE RADAR

Figure 2 shows a block diagram of the proposed dual-mode X-band radar transceiver. The transceiver is composed of a receiver (RX), a LO, and auxiliary circuits such as a bandgap-reference (BGR), current and voltage reference generators (IREF, VREF), low dropout regulators (LDOs), and a SPI. The RX is composed of a front-end (FE), second mixer, and ABB. The LO consists of a voltage-controlled oscillator (VCO), PLL, a frequency sweep generator (FSG), I-Q generator, and driving amplifier (DRA). The transmitter (TX) is realized using a DRA. The main role of the LO is to generate a fixed TX frequency when operating with a Doppler radar and a linear chirp when operating as a FMCW radar. The proposed LO adapts an FSG with a fraction-N PLL to generate chirp signals. The BGR generates internal references for bias current and voltage. And the LDOs provides the isolated supply voltages between the blocks. SPI block controls all the function the blocks.

When operating as a Doppler radar, the RX is configured to the double-conversion mode by activating the second mixer. The LO chopping mixer provides a chopping frequency, f_LO + f_CH for the first mixer. The frequency divider of the reference clock of 38.4 MHz provides a de-chopping frequency, f_CH to the second mixer. This chopping technique makes the transceiver more robust to the TX to RX leakage by moving the DC blocker to the chopping frequency and removing it. The Doppler frequency f_d and DC offset f_DC mainly coming from the TX to RX leakage are intentionally shifted by the chopping frequency f_CH at the FE. Since the DC offset is up-converted to the frequencies of +f_CH and −f_CH, and they are added in the opposite phase at the second mixer, this DC offset is removed in front of the ABB. Thus, the proposed radar transceiver can realize the Doppler radar without large DC-coupling capacitors. In addition, the signal-to-noise ratio (SNR) is improved because the Doppler signal is amplified at the chopping frequency before the ABB that has high 1/f flicker noise.

When operating as a FMCW mode, the RX is configured to the direct-conversion mode by bypassing the second mixer. And the LO chopping mixer is also disabled but the FSG is enabled. The ABB consists of a biquad lowpass filter (LPF) and programmable gain amplifier (PGA) with DC offset

FIGURE 1. (a) Doppler radar and (b) FMCW radar.

FIGURE 2. The block diagram of the proposed dual-mode X-band radar transceiver.
cancellators (DCOCs). The DCOCs can be selectively turned on and off in each stage. The range compensation filter is realized using high pass characteristics of the DCOC included in the ABB [19]–[26]. The low-pass cut-off frequency of the ABB is set about 2 MHz and the gain can be changed up to 36 dB in 6 dB steps. The two mode can be switched easily each other through a serial-to-parallel interface (SPI).

The receiving power, $P_R$ of the radar can be obtained using a well-known radar equation [27].

$$P_R = \frac{\sigma A_T A_R \lambda^2}{(4\pi)^3 L_{ATM} R^4} \times P_T$$

where $\sigma$ is the radar cross section of the detected object, $A_T$ and $A_R$ are the gains of TX antenna and RX antenna, respectively, $\lambda$ is the wavelength of carrier frequency, $P_T$ is the transmitting power, $L_{ATM}$ is the loss in atmosphere at 10.525 GHz, and $R$ is the target distance. At 10-11 GHz, the atmosphere loss is about 0.01 dB/km [27]. The radar cross section of a person is assumed 1 m$^2$. The transmitting power of the radar transceiver is 5 dBm. Assuming both the gain of transmitting antenna and receiving antenna is 10 dBi, the received power is expressed as follows:

$$P_{R, dBi} \approx -37 - 40 \times \log (R)$$

When the detection range is considered as 1–15 m, the receiving power is estimated from −84 to −37 dBm. If the gain of the entire receiver including the ABB is over 76 dB, the dynamic range burden of the ADC can be relaxed.

III. CIRCUIT IMPLEMENTATIONS

A. CONFIGURABLE LOCAL OSCILLATOR (LO)

The chirp generator is used for generating a linearly modulated frequency, which has been realized using a DDS or frequency division-ratio control in a PLL. The advantage of DDS is that it has a high frequency resolution and fast response time. However, the output frequency of the DDS is generated by accumulating the phase of a high-speed external clock, and the power consumption increases due to this clock. In addition, the chip size increases due to the higher order LPF for removing the harmonics of the DDS output signal. To overcome the drawbacks of the DDS, the proposed radar transceiver adapted the division ratio control of the fractional-N PLL [10].

The block diagram of the proposed chirp generator is shown in Figure 3. In the proposed chirp generator, an FSG is added to a fractional-N PLL to control the frequency division ratio. The FSG linearly changes the division ratio of the PLL with external control parameters. The parameter of $PD$ determines whether the FSG is operating or not. The parameters of $Mode$, $D$, $M$, and $K$ are used to define the shape of the chirp. When the FSG is activated, the LO provides a chirp signal for an FMCW radar mode. The FSG repeatedly adds or subtracts the fractional value $\Delta$ of the sigma-delta modulator (SDM) with $\pm \alpha$. If the FSG is not activated, the frequency division ratio is fixed, and the LO provides a single frequency signal for Doppler radar mode. Figure 4 shows a chirp waveform for FMCW radar mode. The mode $M$ in FSG has three states: up chirp, down chirp, and hold. It repeats the wait for a fixed time $T_{delay}$ and accumulation of a frequency $F_{step}$. By changing the mode, a variable chirp waveform can be generated.

The block diagram of the FSG is described in Figure 5(a). The FSG is composed of a delay counter, accumulator, step counter, shift register, and shift register controller. The input of the FSG is a 32-bits digital code, which is stored in the shift register. MSB 2-bits $Mode$ determines the chirp mode, and the next 16-bits represent the repeating number of steps ($M$). The 6-bits are used to control $T_{delay}$ ($D$) and the last 8 bits are used to determine $F_{step}$ ($K$). In Figure 5(b), the timing chart of the FSG is explained. The delay counter generates $D_{CLK}$ after counting the rising edge of the reference clock by the set value ($D$). $T_{delay}$ is equal to the period of $D_{CLK}$. If the set value ($K$) of the accumulator is 1, the output frequency of the LO will change by the resolution of the PLL. The step counter counts the rising edge of $D_{CLK}$ by the total step ($M$), and then generates $S_{CLK}$. When $S_{CLK}$ occurs, the shift register controller is ready to generate the down chirp because a chirp has ended. The shift register controller checks the $Mode$ when the rising edge of $S_{CLK}$ occurs and automatically changes the value of each counter and accumulator.

The FSG consumes less power because it operates at a lower frequency than a DDS that uses a high-speed clock.
In addition, the FSG is implemented with simple low-speed digital circuits such as counter, accumulator, and shift register. Thus, the required additional chip area is small.

The VCO employs a 3-bit capacitor bank to enlarge the operating frequency range. The code of the capacitor bank is determined by automatic frequency calibrator (AFC), and the frequency tuning range of the VCO is 9.7–12.3 GHz. The frequency divider consists of current-mode logic (CML) and multi-modulus frequency dividers. For the fractional division ratio, a 1-1-1 multi-stage noise shaping (MASH) 20-bit SDM is used. The reference clock is 38.4 MHz, and the frequency resolution of the PLL is 293 Hz. Considering the non-linearity and the accuracy problem, the loop bandwidth of the PLL is 500 kHz and the in-band phase noise performance is about $-80 \text{ dBc/Hz}$ [28]–[32]. The specifications of the proposed dual-mode PLL are summarized in Table 1.

**TABLE 1. Specifications of the proposed PLL.**

| Category                              | Specification        |
|--------------------------------------|----------------------|
| Output frequency range (GHz)         | 9.7 to 12.3          |
| Reference clock frequency (MHz)      | 38.4                 |
| PLL loop bandwidth (kHz)             | 500                  |
| PLL in-band phase noise (dBc/Hz)     | -80                  |
| Chip time (ns)                       | 0.1 to 1             |
| Chirp bandwidth for X-band (GHz)     | 10.5 to 10.55        |
| Maximum chirp bandwidth (MHz)        | 750 (@ 0.8 ms chirp time) |
| Frequency resolution (Hz)            | 293                  |

B. CONFIGURABLE RECEIVER

In order to implement a dual mode radar on a single chip, the receiver is designed to change its configuration according to the radar mode. In the Doppler radar mode, a double-conversion technique is employed to relax the DC offset problem. In the FMCW radar mode, a direct-conversion technique is used and an analog baseband and $1/R^4$ range compensation filter that occupy a large chip area are integrated on a chip using biquad LPFs and DCOC structures. Thus, the entire radar transceiver can be implemented on a single integrated chip (IC).

1) DOPPLER MODE

The Doppler frequency is the frequency difference between the RX and TX, which is so small, usually less than 100 Hz, that it is very difficult to distinguish the Doppler signal from the DC offset without using a several $\mu$F or greater capacitor. The DC offset is originated from TX-to-RX leakage, LO-to-RX leakage, and the differential mismatch of the mixer in the FE. The proposed transceiver introduces a double-conversion technique using frequency chopping to remove the DC offset at the FE.

Figure 6 shows the block diagram of the proposed RX in Doppler radar mode. Compared to a direct-conversion receiver composed of LNA, mixer and ABB, the proposed architecture uses an additional second mixer and LO chopping mixer. The IQ generator produces quadrature LO signals from differential LO signals. The quadrature LO signals, $f_{LO}$ are mixed with the quadrature chopping signals, $f_{ch}$ in the LO chopping mixer. Consequently, the frequency of the LO shifts to $f_{LO}+f_{ch}$. The chopping frequency is generated by dividing the frequency of the external crystal oscillator by 16 times in the on-chip frequency divider.

![FIGURE 6. The block diagram of the receiver when the proposed configurable RX operates as a Doppler mode.](image)

The FE consists of a two-stage LNA, passive mixers, and TIAs with DCOC. The second mixer includes passive mixers and TIAs with DCOCs. The TIA and DCOC used in the FE and second mixer have the same structure. The ABB comprises biquad LPFs and PGAs. The frequency conversion in the proposed receiver chain is illustrated in Figure 7. In a conventional direct-conversion receiver, the Doppler information is converted to a frequency, $f_d$ near DC frequency at the output of the mixer. Thus, a very large series capacitor is usually required before the baseband amplifier stage. The capacitor
is usually realized on the PCB not on the chip because of large capacitance. The proposed receiver upconverts the dominant DC offset that comes from TX to RX leakage to a chopping frequency, $f_{CH}$ using LO chopping technique, and eliminates it in the second mixer. The DC output of the second mixer is feedback to the input through up-mixers and subtracted with the upconverted DC offset. Since the DC offset rejection occurs at the chopping frequency, not at the DC frequency, the proposed receiver structure does not require large capacitors, so a fully-integrated receiver can be implemented without large off-chip capacitors.

Since the Doppler signal in the proposed receiver has more gain through the double-conversion with the FE and second mixer than through direct-conversion before down-converted to the baseband frequency, high receiver’s NF can be achieved as well as high SNR. Since the chopping frequency is higher than the flicker corner frequency, the influence on the flicker noise of the ABB is also reduced, so that the false alarm rate (FAR) of the sensor can be lowered in the Doppler mode. In Doppler mode, the DCOCs of the FE and second mixer are enabled and the DCOCs in the ABB is disabled. This is because the FE and the second mixer handle high frequency signals, but the ABB handles lower frequencies than the DCOC’s cut-off frequency.

Figure 8 shows the schematic of two-stage LNA, in which the transformer parameters used in the inter-stage and output stage are given. All inductors for the input and output matchings are designed using transformers. The input transformer acts as a single-to-differential converter. Although this transformer has a matching loss due to the coupling factor, it entails several advantages in LNA design: First, the DC blocking capacitors in the bias circuits can be removed. Second, wideband matching is possible. Finally, electrostatic discharge (ESD) problems at the input port can be avoided because the DCs between the internal LNA input node and the external RF input pad are isolated.

Figure 9 shows the simulation and measurement results of the LNA input matching. The red line is the simulation result. The measurement results of the LNA are obtained by using an LNA test circuit. The input matching of the LNA is represented by $S_{11}$. The frequency range where $S_{11}$ is less than $-10$ dB is 9.7–12.6 GHz. Figure 10 shows the NF simulation results of the transceiver with and without the LO chopping technique. When operating as Doppler radar, the NF improvement is from 3 to 5 dB in the detection frequency range. As the NF increases, the SNR of the detected signal decreases. The SNR affects the probability false alarm and detection in the radar. Assuming the same false alarm probability, a 3-dB improvement in SNR dramatically increases the detection probability [27].

Figure 11 shows the block diagram of a TIA with DCOC. The gain of the FE is controlled by changing the feedback resistor, $R$ in four steps. When changing $R$, the cut-off frequency of the TIA also changes according to the following
FIGURE 10. The NF simulation results of the radar transceiver with and without the LO chopping technique.

FIGURE 11. The block diagram of the TIA with DCOC.

Therefore, to change the gain while maintaining the cut-off frequency, the value of $C$ must be decreased by an increment of $R$. If the feedback resistor $R$ is doubled and the feedback capacitor $C$ is reduced in half, the gain of the TIA increases by 6 dB while the bandwidth is fixed.

Additionally, when the DCOC is enable, the cut-off frequency of the DCOC should not be varied when changing the gain step of the TIA. The cut-off frequency of the DCOC can be calculated by the overall gain transfer-function including DCOC.

$$A_{TIA} = \frac{v_o}{i_i} = \frac{R}{sCR + 1}$$

(3)

The gain transfer-function has two poles and one zero. Since there is one zero at the origin, the cut-off frequency of the DCOC is determined by the first pole location. If all the poles are existing in the real axis and the second pole is much larger than the first pole, the first pole frequency is calculated as follows:

$$f_{TIA,DCOC,\text{cut-off}} = \frac{1}{2\pi} \times \frac{R}{C_xR_xR_y}$$

(5)

The ratio of $R$ and $R_y$ must be kept constant to maintain the DCOC cut-off frequency constant while controlling the gain of the TIA. Also, to change the DCOC cut-off frequency while the gain of the TIA is fixed, $R_x$ or $C_x$ must be changed. Since the $R_x$ resistor must hold a large value to sense only the DC voltage, $C_x$ is implemented as a variable capacitor. The DCOC cut-off frequency can be calculated by substituting the values of $R_x$, $C_x$, $R_y$, $R$ shown in Figure 10.

Figure 12 shows the simulated FE conversion gain with DCOC cut-off frequencies of 12.5 kHz and 100 kHz. Both high and low cut-off frequencies are kept constant when changing the gain step. The range of the FE conversion gain is 26 to 42 dB in 6 dB steps. In addition, the cut-off frequency of the DCOC can be changed from 12.5 to 100 kHz by doubling the previous cut-off frequency. Figure 13 shows the transient output voltage waveforms in the TIA. To verify the recovering capability of the DCOC in the worst case, a maximum available DC offset is created by setting equal LO and RX frequencies and increasing the RF power. Initially, the output voltage difference of the TIA increases to the maximum DC offset of about 800 mV, but the DC offset is reduced and eliminated by the DCOC after 30 $\mu$s.

2) FMCW RADAR MODE

The detection power in the radar receiver depends on the distance between the radar and the object as given in equation (1). Even with the same RCS, the detected power is higher than with distant objects. Thus, the gain should be reduced so that the FE does not saturate due to the signal reflected from a nearby object. Additionally, it is necessary to keep the SNR constant according to the distance. A range compensation filter with high-pass filtering characteristic performs this role in the FMCW radar. As shown in
equation (2), a range compensation filter with a 40-dB slope is required.

Figure 14 shows the block diagram when the proposed configurable RX operates in FMCW mode. The difference between the FMCW mode and the Doppler mode is that the LO chopping mixer is not used and the second mixer is bypassed. Also, since the frequency response of one-step DCOC is the same as that of HPF with a 20-dB slope, the DCOCs of the LPF and PGA are used to implement the range compensation filter. The on-chip range compensation filter is realized by selectively turning on and off the DCOCs via SPI.

The ABB consists of a biquad LPF and a PGA. The ABB gain is variable with 6 dB step up to 36 dB. Figure 15 and Figure 16 show the block diagrams of a biquad LPF and PGA with DCOC, respectively. The transfer-function of biquad LPF is as follows:

\[
A_{LPF} = -\frac{v_o}{v_i} = -\frac{R_3}{R_1} \times \frac{1}{s^2 + \frac{1}{sC_4} + \left(\frac{1}{sC_2R_3}\right)^2}
\]  

where the gain of the LPF is controlled by the ratio of \(R_1\) and \(R_3\), and the cut-off frequency of the LPF is determined by the feedback capacitor \(C\), \(R_2\) and \(R_3\). The overall transfer-function including DCOC is as follows:

\[
A_{LPF,DCOC} = \frac{R_3 \cdot \frac{1}{s^2C_2R_3R_1 + \frac{1}{sC_2R_3} + C + 1}}{1 + R_3 \cdot \frac{1}{s^2C_2R_3R_1 + \frac{1}{sC_2R_3} + C + 1} + \left(\frac{1}{sC_2R_3}\right)^2}
\]  

(7)

Assuming that the cut-off frequency of the DCOC is determined by the first pole, and this pole is much smaller than the other two poles, equation (7) is expressed as:

\[
A_{LPF,DCOC} \approx -\frac{R_3C_4}{R_1} \left(\frac{1}{sC_2R_3} + \frac{1}{sC_2R_3} + C + 1\right)
\]  

(8)

The DCOC cut-off frequency is determined by \(C_4\), \(R_1\), \(R_2\), \(R_3\), and \(R_5\). Even if the gain step of the LPF changes, the ratio of \(R_3\) and \(R_5\) must be kept constant to fix the DCOC cut-off frequency. The transfer-function of the PGA is as follows:

\[
A_{PGA} = -\frac{R_6}{R_5} \times \frac{C_4R_1R_2}{R_3C_2R_3 + 1} + 1
\]  

(9)

where the gain of the PGA is controlled by the ratio of \(R_5\) and \(R_6\), and the bandwidth is determined by \(R_6\), \(R_7\) and \(C_4\).
Since the product of $C_x$ and $R_6$ is negligibly small, the total transfer-function including DCOC is as follows:

$$A_{\text{PGA,DCOC}} = \frac{sC_x R_y R_5}{sC_x R_y R_6} + 1$$

(10)

The DCOC cut-off frequency is not changed because $R_6$, $R_y$, $R_x$, $C_x$ are fixed. Also, this value is equal to the DCOC cut-off frequency of the LPF. The gain of the PGA is only controlled by $R_5$ with fixed value $R_6$.

Figure 17 shows the simulated gains of the ABB with and without DCOC operation. The frequency characteristic of the ABB is changed to BPF or LPF depending on the state of the DCOC. All DCOCs included in the ABB are designed to have the same cut-off frequency. The cut-off frequency of the LPF and PGA calculated using the transfer function is about 1.85 kHz. The cut-off frequency of the DCOC is 1.85 kHz. The gain graph has a low frequency slope of +40 dB/decade.

Since the cut-off frequency of the DCOC is so low, the size of the required capacitors for the DCOC takes up a large part of the ABB. Thus, the stacked metal-insulator-metal (MIM) and metal-oxide semiconductor (MOS) capacitors are used together to increase the capacitor density and reduce the chip size.

IV. MEASUREMENT RESULTS

The proposed single-chip multi-function X-band radar transceiver that has a configurable receiver was implemented using 1P8M 130-nm CMOS technology as shown in Figure 18. The top metal (M8) and second metal (M7) layers were used in the design of the transformer, high frequency signal interconnection, and power line. The proposed radar transceiver was glued onto a PCB and gold-bonded in a chip-on-board (COB) form. The chip size, including all pads, was 7.68 mm$^2$. All the pads including the RF pads are electro-discharge (ESD) protected. A 3.3-V supply voltage is applied to the internal LDOs, which distribute the required voltages to each core circuit. The total power consumption is 216 mW for Doppler radar and 201.6 mW for FMCW radar. To isolate the internal power of each block, an LDO is used for each of the analog and digital circuits of LO, FE, and ABB.

The output frequency spectrum and the phase noise plot are measured by an Agilent E4440A spectrum analyzer. Frequency modulation waveforms in the time domain were obtained by Keysight E5052B signal source analyzer. The measured output frequency range was from 9.7 GHz to 12.3 GHz under 1.2-V supply voltage conditions. As shown in Figure 19(a), A 3-bit capacitor bank was employed in the VCO to enlarge the operating frequency range. The gain of the VCO increased due to the influence of the parasitic capacitance. Figure 19(b) shows the phase noise plots measured at the frequency of 10.525 GHz. The red line shows that the VCO phase noise degrades near the 100 kHz offset frequency due to the influence of the BGR noise. The black line is the phase noise plot after connecting a 10-$\mu$F capacitor from the outside to reduce BGR noise. The phase noise within the loop bandwidth of about 500 kHz is $< -80$ dBc/Hz.
Figure 20 shows the measurement results of the dual-mode LO in the frequency domain. When operating as Doppler radar, the fixed-output frequency is generated as shown in Figure 20(a). Figure 20(b) shows a chirp spectrum with the modulation bandwidth of 750-MHz, which is the maximum bandwidth for a FMCW radar.

Figure 21 shows the measured frequency and frequency error in the time domain when the up- and down-chirp period is 800 µsec and the modulation bandwidth is 750 MHz. The root-mean square (RMS) frequency error appears periodically because the frequency error has different polarity in up-chirp and down-chirp. The RMS frequency error is estimated by subtracting the measured frequency with targeted frequency. The RMS frequency error is ±2.94 MHz. Therefore, the measured waveform has an almost constant frequency difference from the ideal graph due to constant time delay.

Figure 22(a) illustrates the measured receiver gain when the DCOC is on and off. The cut-off frequency of the DCOC is 12.5 KHz. Also, since the DCOC of the FE and the Second mixer are used, a 40-dB slope appears. Figure 22(b) shows the measured gain graph of the receiver when operating as FMCW radar. Because the second mixer is not used, the gain of the receiver is measured as low as 10 dB compared to the Doppler mode. A loopback test was performed to verify the operation of the FMCW radar. The loopback cable length between the TX and the RX was set to 10 m. Fig. 25 shows a
TABLE 2. Comparison of ever reported researches.

| Reference | This study | [11] | [16] | [18] | Unit |
|-----------|-----------|-----|------|------|------|
| Process   | 130 nm CMOS | 130nm CMOS | 130nm SiGe | 180nm CMOS | nm |
| Feature   | Fully-integrated (LO+FE+ABB) | Only LO (LO+FE+ABB+ADC) (FE+PA+VCO) | - | - | |
| Radar function | Doppler | FMCW | FMCW | FMCW | |
| Frequency range | 9.7 ~ 12.3 | 8.2 ~ 8.25 | 8 ~ 9 | 10 ~ 10.5 | GHz |
| Chirp bandwidth (Chirp time) | 750 (0.8 ms) | 50 (0.1 ms) | 50 (N/A) | 50 (N/A) | MHz |
| RMS Chirp error | ±2.94 | N/A | N/A | N/A | MHz |
| PLL loop bandwidth | 500 | 500 | 100 | N/A | kHz |
| Phase noise @1 MHz | -96.25 | -98.85 | -114 | -93 | dBC/Hz |
| Receiver gain | 40 ~ 76 | N/A | 10.7 ~ 44.7 | 4.5 | dB |
| Receiver NF | 333 | N/A | 11.5 | dB |
| Power | 216 | 326 | 350 | mW |
| Area | 7.68 | 5.0 | 8.75 | 8.58 | mm² |

1Power amplifier; 2Using external PLL and DDS; 3Only FE gain; 4TX mode; 5RX mode;

FIGURE 23. The measurement results of the NF in Doppler radar whether the LO chopping technique is used or not.

FIGURE 24. The measurement result of on-chip range compensation filter cut-off frequency using DCOC and receiver gain when operating as FMCW radar.

FIGURE 25. The measured output waveform of the ABB in time domain when operating as a FMCW radar.

measured voltage waveform of the ABB output in the time domain, which is obtained using an oscilloscope with the up-chirp time of 1 ms and the down chirp and hold time of 232 µsec. The differential output signals have a common mode of 600 mV due to the DCOC circuit.

The performance of the proposed structure is summarized and compared with other similar works in Table 2. As shown in this table, the proposed radar transceiver shows better performance in terms of power consumption, chirp bandwidth and chip size compared to the SiGe process [16].

V. CONCLUSION

In this paper, a fully-integrated dual-mode X-band radar transceiver using configurable RX and LO is proposed. The proposed LO is implemented by adding FSG blocks to the fractional-N PLL using a method that controls the division ratio of the PLL. The proposed LO can reduce power consumption and chip size compared to using DDS-based structures, and it is also easy to control dual-mode. The configurable RX can be changed to a structure suitable for Doppler radar or FMCW radar. In the Doppler radar, DC blocker can be removed, and NF performance is also improved by using an LO chopping technique. In FMCW radar, the on-chip range compensation filter is implemented.
by using DCOC. The power consumption is 216 mW for Doppler radar and 201.6 mW for FMCW radar, respectively. The chip size of the proposed structure is 7.68 mm² including all pads. The proposed dual-mode X-band radar transceiver represents an excellent solution for numerous motion sensor applications.

REFERENCES

[1] J. Yang, G. Pyo, C.-Y. Kim, and S. Hong, “A 24-GHz CMOS UWB radar transmitter with compressed pulses,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 4, pp. 1117–1125, Apr. 2012.

[2] J. Jiang, J. Oh, C.-Y. Kim, and S. Hong, “A 79-GHz adaptive-gain and low-noise UWB radar receiver front-end in 65-nm CMOS,” IEEE Trans. Microw. Theory Techn., vol. 64, no. 3, pp. 859–867, Mar. 2016.

[3] G. Pyo, C.-Y. Kim, and S. Hong, “Single-antenna FMCW radar CMOS transceiver IC,” IEEE Trans. Microw. Theory Techn., vol. 65, no. 3, pp. 945–954, Mar. 2017.

[4] Y. Kim, T. J. Reck, M. Alonso-delPino, T. H. Painter, H.-P. Marshall, E. H. Bair, J. Dozier, G. Chattopadhyay, K.-N. Liu, M.-C. Chang, and A. Tang, “A Ka-band CMOS FMCW radar transceiver for snowpack remote sensing,” IEEE Trans. Microw. Theory Techn., vol. 66, no. 5, pp. 2480–2494, May 2018.

[5] Y. Wang, L. Lou, B. Chen, Y. Zhang, K. Tang, L. Jiu, S. Liu, and Y. Zheng, “A 260-mW Ka-band FMCW transceiver for synthetic aperture radar sensor with 1.48-GHz bandwidth in 65-nm CMOS technology,” IEEE Trans. Microw. Theory Techn., vol. 65, no. 11, pp. 4385–4399, Nov. 2017.

[6] G. Hasenaecher, M. van Delden, T. Jaeschke, N. Pohl, K. Aufinger, and T. Musch, “A SiGe fractional-N frequency synthesizer for mm-Wave wideband FMCW radar transceivers,” IEEE Trans. Microw. Theory Techn., vol. 64, no. 3, pp. 847–858, Mar. 2016.

[7] T. Fujibayashi, Y. Takeda, W. Wang, Y.-S. Yeh, W. Stapelbroek, S. Takeuchi, and B. Floyd, “A 76–to-81-GHz multi-channel radar transceivers,” IEEE J. Solid-State Circuits, vol. 52, no. 9, pp. 2226–2241, Sep. 2017.

[8] H. Jia, L. Kuang, W. Zha, Z. Wang, F. Ma, Z. Wang, and B. Chi, “A 77-GHz frequency doubling two-path phased-array FMCW transceiver for automotive radar,” IEEE J. Solid-State Circuits, vol. 51, no. 10, pp. 2299–2311, Oct. 2016.

[9] J. Park, H. Ryu, K.-W. Ha, J.-G. Kim, and D. Baek, “76–81-GHz CMOS transmitter with a phase-locked-loop-based multichip modulator for automotive radar,” IEEE Trans. Microw. Theory Techn., vol. 63, no. 4, pp. 1399–1408, Apr. 2015.

[10] K.-W. Ha, J.-Y. Lee, J.-G. Kim, and D. Baek, “Design of dual-mode local oscillators using CMOS technology for motion detection sensors,” Sensors, vol. 18, no. 4, pp. 1057–1076, Apr. 2018.

[11] S. Lee, D. Kim, and L. Jeon, “A CMOS X-band FMCW generator IC for radar applications,” in Proc. IEEE Int. Symp. Radio-Freq. Integr. Techn., Aug./Sep. 2017, pp. 132–134.

[12] K.-W. Ha, J.-Y. Lee, S. Park, and D. Baek, “A dual-mode signal generator using PLL for X-band radar sensor applications,” in Proc. IEEE Int. Symp. Radio-Freq. Integr. Techn. (RFIT), Aug. 2017, pp. 4–6.

[13] S. Scheibholzer, Schuster, and A. Stelzer, “High-speed FMCW radar frequency synthesizer with DDS based linearization,” IEEE Wireless Compon. Lett., vol. 15, no. 5, pp. 397–399, May 2007.

[14] D. R. Jahagirdar, “A high dynamic range miniature DDS-based FMCW radar,” in Proc. IEEE Radar Conf., May 2012, pp. 870–873.

[15] Y.-T. Im, J.-H. Lee, and S.-O. Park, “A DDS and PLL-based X-band FMCW radar system,” in IEEE MTT-S Int. Microw. Symp. Dig., Workshop Ser. Intell. Radio Future Pers. Terminals, Aug. 2011, pp. 1–2.

[16] J. Yu, F. Zhao, J. Cali, F. F. Dai, D. Ma, X. Geng, Y. Jin, Y. Yao, X. Jin, J. D. Irwin, and R. C. Jaeger, “An X-band radar transceiver MMIC with bandwidth reduction in 0.13 μm SiGe technology,” IEEE J. Solid-State Circuits, vol. 49, no. 9, pp. 1905–1915, Sep. 2014.

[17] C. Liu, Q. Li, Y. Li, X.-D. Deng, X. Li, H. Liu, and Y.-Z. Xiong, “A fully integrated X-band phased-array transceiver in 0.13 μm SiGe BiCMOS technology,” IEEE Trans. Microw. Theory Techn., vol. 64, no. 2, pp. 575–584, Feb. 2016.

[18] S. Wang, K.-H. Tsai, K.-K. Huang, S.-X. Li, H.-S. Wu, and C.-K. C. Tzeng, “Design of X-band RF transceiver for FMCW monopulse radar,” IEEE Trans. Microw. Theory Techn., vol. 57, no. 1, pp. 61–70, Jan. 2009.
GOO-HAN KO received the B.S. degree from the School of Electrical Engineering, Chung-Ang University, Seoul, South Korea, in 2019, where he is currently pursuing the M.S. degree. His research interest includes mixed-mode circuit design for wireless communication sensor systems.

YOUGJIN KIM (Member, IEEE) received the B.S. degree from Kyung-Pook National University, in 1995, and the M.S. and Ph.D. degrees from KAIST, in 1997 and 2002, respectively, all in electrical engineering. His Ph.D. dissertation focused on the transceiver architecture about image rejection and spurious rejection. In 2002, he joined Samsung Electronics Company, Ltd., South Korea. Since 2002, he has been designing LNA and down-conversion mixer for multi-mode CDMA and GSM/GPRS. In 2006, he joined the School of Electronics and Information Engineering, Korea Aerospace University, Seoul, South Korea.

JEONG-GEUN KIM (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electronics engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 1999, 2001, and 2005, respectively. From October 2005 to February 2008, he was a Post-doctoral Research Fellow with the Department of Electrical and Computer Engineering, University of California at San Diego (UCSD), La Jolla. He is currently with the Department of Electronic Engineering, Kwangwoon University, Seoul, South Korea. His research interests include millimeter, analog, RF, and mixed-mode circuit designs for mobile communication, radar, and systems.

DONGHYUN BAEK (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the Department of Electrical Engineering, KAIST, Daejeon, South Korea, in 1996, 1998, and 2003, respectively. From 2003 to 2007, he was with the System LSI Division, Samsung Electronics Company, Kiheung, South Korea. In 2007, he joined the School of EE, Chung-Ang University, Seoul, South Korea, where he is currently a Professor. His research interests include analog, RF, and mixed-mode circuit designs for mobile system on chip (SOC) and radar on chip (ROC).