Optimization of Empirical Modelling of Advanced Highly Strained In$_{0.7}$Ga$_{0.3}$As/In$_{0.52}$Al$_{0.48}$As pHEMTs for Low Noise Amplifier

W. M. Jubadi$^1$, F. Packeer$^2$, M. Missous$^3$

$^1$Faculty of Electrical and Electronic Engineering, University Tun Hussein Onn Malaysia, Malaysia
$^2$School of Electronics, University Sains Malaysia, Malaysia
$^3$School of Electrical & Electronic Engineering, The University of Manchester, United Kingdom

Article Info

Article history:
Received May 19, 2017
Revised Nov 14, 2017
Accepted Nov 16, 2017

Keyword:
Empirical modelling
InGaAs/InAlAs
Low noise amplifier
MMIC
pHEMT

ABSTRACT

An optimized empirical modelling for a 0.25µm gate length of highly strained channel of an InP-based pseudomorphic high electron mobility transistor (pHEMT) using InGaAs–InAlAs material systems is presented. An accurate procedure for extraction is described and tested using the pHEMT measured dataset of I-V characteristics and related multi-bias s-parameters over 20GHz frequency range. The extraction of linear and nonlinear parameters from the small signal and large signal pHEMT equivalent model are performed in ADS. The optimized DC and S-parameter model for the pHEMT device provides a basis for active device selection in the MMIC low noise amplifier circuit designs.

Corresponding Author:
Warsuzarina Mat Jubadi,
Department of Electronic,
Faculty of Electrical and Electronic Engineering,
University Tun Hussein Onn Malaysia,
Parit Raja, 86400 Batu Pahat, Johor, Malaysia.
Email: suzarina@uthm.edu.my

1. INTRODUCTION

While fabrication process is the key aspect of device production, device modelling becomes essential in understanding the semiconductor device physics, as well as device fabrication process and characterization. Device modelling is utmost importance in analyzing device output characteristics and adequate prediction of device performance. It is now becoming more significant as a cost-effective way to virtually fabricate "Beyond Moore" devices as emphasized in the International Technology Roadmap for Semiconductor (ITRS) 2016 [1]. Modelling allows the designer to understand the semiconductor and its properties by using computational systems so that it accurately reflects the device behaviour. For instance, the empirical device models (EDMs) simulate the external characteristics of devices with equivalent circuits [2]. In addition, accurate modelling is required to predict the linear and nonlinear behaviour of the device and microwave circuit design such as in low noise amplifiers (LNAs) as well as current for the broadband signals [3-6]. By cutting the iteration number of fabrication for device characterization, device modelling reduces the time and cost required for developing a specific device or circuit [7]. The empirical modelling for the pseudomorphic high mobility transistor (pHEMT) sample devices is developed in Agilent’s Advance Design System (ADS) software. Practically, it is obtained by optimizing the component values to closely match the measured DC and S-parameters for the device [8]. The extraction of linear and nonlinear parameters from the small and large signal pHEMT equivalent model are presented. Finally, the
pHEMT model is optimized to be used in the monolithic millimeter wave integrated circuit (MMIC) LNA circuit design.

2. DEVICE EPITAXIAL LAYER

The empirical device modelling presented in this paper is for a 250nm T-gate pHEMT structure which is fabricated by utilizing conventional 1µm i-Line lithography and a novel solvent reflow technique [9]. The XMBE131 pHEMT is a two finger device with 50µm gate width, 250nm gate length and 3µm source-to-drain separation. The strained channel In$_{x}Ga_{0.3}$As/In$_{0.52}$Al$_{0.48}$As pHEMT device is fabricated with both Pd/Ti/Au gate metallization scheme with conventional thermal evaporation. The epitaxial layer for the XMBE131 pHEMT sample is shown in Figure 1. The structure is made of a thin channel layer and double doping layer to enhance the carrier confinement in the channel. The device pinch off voltage is -1.2 Volt and exhibits great enhancement in the unity current gain frequency, $f_T$ of 90GHz and current drivability (I$_{DS}$) of 580mA/mm [9].

![Epitaxial layer structures of sample XMBE131](image1)

**Figure 1.** (a) Epitaxial layer structures of sample XMBE131 and (b) schematic of in-house fabricated pHEMT sample (Thickness not to scale)

3. PHEMT MODELLING

The empirical modelling for the pHEMT device is achieved with the optimization of linear model (small signal model) and nonlinear model (large signal model).

3.1. Linear Model Development

The linear model for HEMTs relates the measured S-parameters with the electrical processes occurring within the device. Figure 2(a) illustrates the conventional HEMT structure with its equivalent small signal model shown in Figure 2(b). The topology in Figure 2 is assumed for building an equivalent circuit model of the device, along with physical correlation to the device; provides an excellent match over a wide frequency range.

The linear model of a HEMT consists of passive devices which can be categorized into intrinsic and extrinsic elements. The model provide advantages to the IC designer to accurately measure S-parameters of the device. The linear model presented in the paper is the most commonly used and followed technique developed by Dambrine *et al.* [11]. Using Agilent Integrated Circuit Characterization and Analysis Program (ICCAP) standard computer-aided design (CAD) tools, the intrinsic and extrinsic parameters were extracted from the measured S-parameter data. The intrinsic model parameters were obtained from hot (active) device bias point, while the extrinsic elements were extracted from the cold (pinched) device measurement [12]. The final element values for linear models were determined by optimization of the initial value to accurately fit the measured data.

The extrinsic parasitic measurements are taken at zero drain bias, V$_{DS}$=0V and gate voltage below the device pinch-off state, i.e. V$_{GS} <$ V$_{P}$. The generated initial linear model is optimized by fitting the modelled and measured S-parameter data which will consequently reduce the modelling error. The circuit setup for XMBE131 pHEMT extrinsic element extraction is shown in Figure 3. The two-port network circuit setup was terminated with 50Ω resistance at both input and output port. The measured dataset files from ICCAP is saved in the S2P components. The frequency range is set from 40MHz to 20GHz for the S-parameter simulations.
Figure 2. HEMT small signal equivalent circuit model [10-11]

Figure 3. Circuit Setup for extrinsic element extraction (pinched) in ADS for XMBE131

3.2. Nonlinear Model Setup

The nonlinear model consists of optimizing the modelling for the DC and RF characteristics of the device. The parasitic components were extracted from the S-parameter data set measured under different dc current. To develop the DC model, firstly the $R_s$, $R_d$, and $R_g$ resistances obtained from the linear model are substituted into the ADS EE-HEMT model. The EE-HEMT is an empirical analytic model based on fitting of the measured electrical characteristics of HEMTs. In addition to nonlinear capacitances, the nonlinear element of current functions at the drain-source, gate-source, and gate-drain are dependent on the instantaneous bias conditions ($V_{GS}$ and $V_{DS}$). As the bias changes, the signal deviates from the static operating point which in turn changes the device’s performance characteristics. A relation of current-voltage for the bias conditions is then developed that approximates the measured data.

The EE-HEMT model equations were developed concurrently with parameter extraction techniques to ensure the model parameters was extractable from the measured data. The drain-source parameters and $g_m$ compression parameters are then extracted from the measured $g_m$ versus $V_{GS}$. These parameters provide the
initial point for the nonlinear device model. The parameters are then tuned for optimum fit between the measured and modelled DC characteristics.

4. RESULTS AND ANALYSIS

4.1. Linear Model

Table 1 tabulated the extrinsic elements of the sample device which are bias independent. These elements are the capacitance, resistance and inductance at the electrodes which results from metallization of the contact with the surface, resistance due to ohmic contact and variation of depletion charge with respect to the gate-source and gate-drain voltages. The gate inductance, \( L_g \) is usually large for short gate length devices. The gate resistance is a parasitic element that affects the maximum available gain of a FET, and is inversely proportional to the cross-sectional area of the metal along the gate finger.

It can be observed in Table 1 that the capacitance values increase as the total device width is increased. Since the capacitance value is proportional to the contact area, the capacitance value increases as the contact pad areas become larger. The terminal resistances are also reduced as the device size is increased. For bigger gate width, the total gate area also increases; consequently the terminal resistances are reduced.

| Device size (\( \mu m \)) | \( C_g \) (fF) | \( C_{ds} \) (fF) | \( R_s \) (\( \Omega \)) | \( R_t \) (\( \Omega \)) | \( R_d \) (\( \Omega \)) | \( L_s \) (\( pH \)) | \( L_t \) (\( pH \)) | \( L_d \) (\( pH \)) |
|------------------------|--------------|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 2x50 \( \mu m \)       | 7.73         | 6.62             | 0.69            | 0.83            | 0.32            | 18.70           | 27.20           | 23.84           |
| 2x200 \( \mu m \)      | 69.04        | 24.58            | 1.81            | 0.89            | 1.45            | 18.91           | 47.72           | 61.69           |

Intrinsic elements are bias dependent. In Table 2, the capacitance values increase as the total device width increased because the capacitance value is proportional to the contact area. Hence the capacitance increases as the contact pad areas become larger. The terminal resistances increase with increase in device size. As for a larger gate width, the total gate area is increased and consequently it will reduce the terminal resistances [13]. A significant reduction in the resistance between drain and source, \( R_d \) values is observed with the increasing of device width. There is a direct correlation between device width increases with the total area increased which consequently reduced the channel resistance.

| Device size (\( \mu m \)) | \( g_m \) (mS) | \( T \) (psec) | \( R_s \) (\( \Omega \)) | \( R_t \) (\( \Omega \)) | \( C_{st} \) (pF) | \( C_{st} \) (pF) | \( C_{st} \) (pF) |
|------------------------|--------------|---------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 2x50 \( \mu m \)       | 64.8         | 1.53          | 4.33            | 316.0           | 0.12            | 0.01            | 0.02            |
| 2x200 \( \mu m \)      | 321.8        | 2.98          | 2.82            | 65.6            | 0.08            | 0.03            | 0.03            |

4.2. Nonlinear Model

The parasitic values implemented in the nonlinear modelling have been shown in the Table 2. Figure 4 shows the experimental (measured) and modelled DC characteristics fitted to each other. The I-V characteristics in Figure 4(a) shows excellent agreement between the two sets of data, except around the kink area. The kink effect is as expected for a short channel device as a result of impact ionization [14]. These show extremely well-behaved curves with a sharply defined pinch-off, a small output conductance and a very small amount of kink effect (indicating little carrier loss under low gate-bias). Nevertheless, for the bias conditions required, the low noise zone in this work (\( V_{DS} = 1 \text{V} \)) is safely outside the kink region. Figure 4(b) depicts the threshold voltage which shows excellent fitting between measured and the DC empirical model. The curve fitting between the measured and modelled \( g_m \) can be observed in Figure 4(c). The model demonstrated a very good agreement between the two data specifically at high gate voltage, \( V_{GS} \). Nonetheless, there is a marginal divergence at lower \( V_{GS} \) due to the limitations in the DC model [15] where kink anomalies are usually observed.

The RF performance is extracted from the nonlinear model simulations. The parameters are tuned and optimized to give an excellent agreement between modelled and measured S-parameter curve. The optimization of parameters are important as to provide a realistic components value which will be considered for the LNA circuit design. Additionally the model is validated via modelling of the S-parameters over several bias points. Moreover, the drain-source currents \( I_{DS} \) for every bias point are also monitored because

Optimization of Empirical Modelling of Advanced Highly Strained .... (W. M. Jubadi)
sometimes good matching of S-parameter data can be obtained, although a large difference between modelled and measured $I_{DS}$ values still exists.

Figure 4. Measured versus modelled XMBE131 pHEMT, (a) I-V characteristics (for $V_{GS} = 0.1V$ to $0.8V$, $-0.1V$ steps), (b) Threshold voltage (for $V_{DS} = 1V$ to $2V$, 0.25V steps) and (c) Transconductance ($g_m$).

Figure 5. Curve fitting for 2x50µm XMBE131 (a) Forward and Reverse Gain and (b) Input and output reflection coefficient measured at 80% of maximum $g_m$. 

IJECE Vol. 7, No. 6, December 2017 : 3002 – 3009
The biasing point is taken based on the percentage of maximum $g_{m}$. In this work, the extracted S-parameter for 80% $g_{m}$ and 90% $g_{m}$ bias point (~20% to 30% $I_{DSS}$) is taken into consideration. The comparison of modelled and measured S-parameter for the nonlinear model of the XMBE131 device is depicted in Figure 5 the frequency range of 40MHz to 20GHz.

The forward gain ($S_{21}$), reverse gain ($S_{12}$), input reflection coefficient ($S_{11}$) and output reflection coefficient ($S_{22}$) is obtained as illustrated in Figure 5. The gain curve ($S_{21}$) is about 20dB in the range of 1 ~ 3GHz. The gain starts to decrease with the frequency and the input reflection coefficient ($S_{11}$) is below -10dB. The modelled data for the bias point show excellent agreement with the measured data with very small percentage errors. The excellent curve fitting in DC and RF characteristics is important in order to obtain an optimized active device. The optimized transistor model presented in Figure 6 is now completed and ready to be implemented in the MMIC LNA circuit design, i.e., in C-band and X-band application.

![Figure 6. A Complete transistor model for 2 x 50µm pHEMT sample XMBE131](image)

### 4.3. Noise Model

The optimized pHEMT device model establish the prediction of the device behaviour, including the noise figure, the important figure of merit (FOM) for an LNA design. The Noise Figure (NF) is a measure of the level of noise generated from an active device when RF signal is applied. The device’s minimum noise figure ($NF_{\text{min}}$) is plotted against device width at a certain frequency to analyse the relationship and advantage of device scaling. For optimum device matching, $NF_{\text{min}}$ can be viewed as the minimum Noise Figure (NF) that can be produced from the device. Thus, it is important to have optimum RF matching, as improper matching results in a larger noise figure compared to $NF_{\text{min}}$. Fukui’s [16] $NF_{\text{min}}$ expression is used to find the $NF_{\text{min}}$ parameter for the fabricated devices and is derived as in Equation (1) and Equation (2) with a constant, $k_1$, of 3.5 [17].

$$NF_{\text{min}} = 10 \times \log \left( 1 + k_1 \frac{f_T}{f} \sqrt{g_m (R_s + R_f)} \right)$$  \hspace{1cm} (1)

where, $f_T$ is the unity current gain cut-off frequency given by Equation (2).

$$f_T = \frac{g_m}{(C_{gs} + C_{gd})}$$  \hspace{1cm} (2)

Table 3 represents the minimum noise figure of XMBE131 pHEMT for various frequency of application. This includes calculation of $NF_{\text{min}}$ at 2GHz for low frequency, 5.8GHz and 10GHz respectively, for C-band and X-band frequency. The $NF_{\text{min}}$ for this sub-micrometer gate length pHEMT are very low as compared to other 1µm gate length devices. Based on Equations (1) – (2), this is due higher $f_T$ in submicron device (usually more than double of the 1µm device $f_T$). However, the noise figure increases about 50% as
the cut-off frequency doubled. The estimated noise figures are significant for active device selection in the MMIC LNA circuit design [6].

Table 3. Noise performance for fabricated pHEMT devices at $V_{DS}=1\text{V}$, 20% $I_{DSS}$

| Device  | $g_m$ (mS) | $NF_{min}$ @ 2GHz ($f_r$ meas) | $NF_{min}$ @ 2GHz ($f_r$ mod) | $NF_{min}$ @ 5.8GHz ($f_r$ meas) | $NF_{min}$ @ 5.8GHz ($f_r$ mod) | $NF_{min}$ @ 10GHz ($f_r$ meas) | $NF_{min}$ @ 10GHz ($f_r$ mod) |
|---------|------------|---------------------------------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| XMBE131 | 64.80      | 0.134                           | 0.135                          | 0.379                           | 0.379                           | 0.634                           | 0.635                           |

The $g_m$, $R_s$, and $R_g$ values are obtained from the optimized linear model. In general, a larger device will exhibit higher noise characteristics. This is anticipated due to the parameter $g_m$, $R_s$, and $R_g$ in Equation (2). Based on the extrinsic and intrinsic parameter extraction discussed in earlier section, the device’s transconductance increases proportional with the increases in the device width. On the other hand, as the device’s total width increased, the total of $R_s$ and $R_g$ is reduced. However, the increases in $g_m$ outweigh the decrease in both parasitic values of $R_s$ and $R_g$. Thus, $NF_{min}$ follows the trend of the square root of $g_m$, where larger values are obtained for larger devices.

5. CONCLUSION

The empirical models for an advanced highly strained In$_{0.7}$Ga$_{0.3}$As/In$_{0.52}$Al$_{0.48}$As pHEMTs with 0.25μm gate length is developed in ADS using the EEHEMT model. The linear and nonlinear parameters of the small signal and large signal pHEMT equivalent model for the XMBE131 are presented and compared with the experimental results from ICCAP. The DC characteristics and S-parameter acquired from the models are closely matched with the experimental results. Based on the model, the noise figure of the device is calculated at C-band and X-band frequencies to predict the minimum noise figure it might contribute when integrated into an LNA circuit. The optimized nonlinear pHEMT model obtained for XMBE131 pHEMT sample will be used as an active device in the MMIC LNA circuit design.

ACKNOWLEDGEMENTS

The authors would like to thanks The University of Manchester, United Kingdom for the experimental data of XMBE131 pHEMT. We also grateful for the financial support provided by University Tun Hussein Onn Malaysia.

REFERENCES

[1] 2015 International Technology Roadmap for Semiconductors (ITRS) 2.0 Executive Report, 2015.
[2] J. G. Rathmell and A. E. Parker, “Circuit Implementation of a Theoretical Model of Trap Centres in GaAs and GaN Devices,” Proc. SPIE 6798, Microelectronics: Design, Technology, and Packaging III, 67980R, Dec 21, 2007.
[3] Bagga, Sumit, et al., “A Frequency-Selective Broadband Low-Noise Amplifier with Double-Loop Transformer Feedback,” IEEE Transactions on Circuits and Systems- I: Regular Papers, vol. 61, issue 6, pp. 1883-1891, June 2014.
[4] D. Streit, R. Lai, A. Oki, and A. Gutierrez-Aitken, “In PHEMT and HBT applications beyond 200 GHz,” Conf. Proceedings. 14th Indium Phosphide and Related Materials Conference (Cat. No.02CH37307), 2002.
[5] T. Watanabe et al., “Terahertz Imaging with InP High-electron-mobility Transistors,” in Proceedings of SPIE - The International Society for Optical Engineering, 2011, p. 80230P-80230P-6.
[6] I. D. Robertson, S. Lucyszyn, RFIC and MMIC Design and Technology, IET, 2001, pp. 562.
[7] D. Donoval, A. Vrbicky, A. Chvala, and P. Beno, “Transistor Level Modeling for Analog/RF IC Design” in Dordrecht: Springer Netherlands, 2006, pp. 1–27.
[8] B. G. Vasallo, J. Mateos, D. Pardo, and T. Gonzalez, “Influence of the Kink Effect on the Dynamic Performance of short-channel InAlAs/InGaAs high electron mobility transistors,” in Semiconductor Science and Technology, vol. 20, no. 9, pp. 956–960, Sep. 2005.
[9] K.W.Ian and M.Missous, “Thermally stable In 0.7 Ga 0.3 As/In 0.52 Al 0.48 As pHEMTs using thermally evaporated palladium gate metallization,” Semiconductor Science and Technology, vol. 29, no. 3, p. 035009, Mar. 2014.
[10] S. Arshad, “Low Noise Amplifiers for the Square Kilometre Array Radio Telescope,” PhD.Thesis, The University of Manchester, 2009.

IJECE Vol. 7, No. 6, December 2017 : 3002 – 3009
[11] G. Dambrine, A. Cappy, F. Heliodore, and E. Playez, “A new method for determining the FET small-signal equivalent circuit,” in IEEE Trans. on Microwave Theory and Techniques, vol. 36, no. 7, pp. 1151–1159, Jul. 1988.
[12] A. Bouloukou et al., “Very Low Leakage InGaAs/InAlAs pHEMTs for Broadband (300MHz to 2 GHz) Low-noise Applications,” in Materials Science in Semiconductor Processing, vol. 11, pp. 390–393, 2008.
[13] A. Bouloukou, A. Sobih, D. Kettle, J. Sly, and M. Missous, “Novel high-breakdown InGaAs/InAlAs pHEMTs for Radio Astronomy Applications,” in the 4th ESA Workshop on mm-Wave Technology and Applications, 2006.
[14] D. Hoare and R. a. Abram, “Monte Carlo simulation of PHFETs Operating Up to Terahertz Frequencies,” in International Journal of Electronics, vol. 83, no. 4, pp. 429–440, Oct. 1997.
[15] I. Angelov, H. Zirath, and N. Rosman, “A New Empirical Nonlinear Model for HEMT and MESFET Devices,” in IEEE Trans. on Microwave Theory and Techniques, vol. 40, 1992.
[16] H. Fukui, “Determination of the Basic Device Parameters of a GaAs MESFE,” in Bell System Technical Journal, vol. vol. 58, pp. 771–797, 1979.
[17] A. Sobih, “MMIC Broadband Low Noise Amplifiers for the Square Kilometre Array Radio Telescope,” Ph.D thesis, The University of Manchester, Manchester, 2007.

BIOGRAPHIES OF AUTHORS

Warsuzarina Mat Jubadi was born in 1979. She obtained B.Eng in Electrical and Electronic Engineering and M.Eng in Electronic Telecommunications respectively in 2001 and 2006 from University Teknologi Malaysia, Malaysia. In 2015, she received her Ph.D. in Electrical and Electronic Engineering from The University of Manchester (UoM), Manchester, United Kingdom. Currently, she is a senior lecturer at the Faculty of Electrical and Electronic Engineering, University Tun Hussein Onn Malaysia, Malaysia. Her research interests range from device modelling, simulation, and analog circuit design of high RF and low power devices based on silicon and compound semiconductor materials.

Mohamed Fauzi Packeer Mohamed was born in Kuala Lumpur, Malaysia in 1978. He received the B.Eng. degree in electrical and electronics engineering (with distinction) from the Universiti Tenaga Nasional (UNITEN) Kajang, Selangor, Malaysia in 2002, the M.Sc. degree in electronics system design engineering from the Universiti Sains Malaysia (USM), Nibong Tebal, Pulau Pinang in 2010, and Ph.D degree in electrical and electronics engineering from The University of Manchester (UoM), Manchester, United Kingdom in 2015. In 2015, he joined the School of Electrical and Electronics Engineering, Universiti Sains Malaysia (USM), as a Senior Lecturer. He has 7 years industrial experiences back from 2002 to 2009 in semiconductor wafer fabrication and packaging prior joining the university as lecturer. His current research interests include simulation, design, fabrication and characterization of high RF and high power devices based on compound semiconductor materials.

Mohamed Missous, FREng, is Professor of Semiconductor Materials and Devices at the University of Manchester. His areas of expertise include Molecular Beam Epitaxy of high speed InP-based transistors, low temperature THz materials and sub-millimetre wave Resonant Tunnelling Devices. His involvement in the above research topics has led to the publication of more than 220 papers in the open, international literature and over £1OM funding from EPSRC, STFC (Square kilometre Array programme) and InnovateUK in the last 10 years. He was awarded the 2015 Royal Society Brian Mercer award for manufacturability of tunnel devices. He is the founder and Technical director of two successful companies (AHS ltd and ICS ltd) that supply the markets above. He is on the advisory board of TechUK which has more than 850 member companies spanning the entire supply chain in electronics. He has held and holds various managerial post at the University including Head of group, Director of research and Chair of School Board. He is regularly invited to give talks at international venues on mmwave and THz technologies. One of his current research concentrates on manufacturability on large scale (up to 8” equivalent GaAs and InP wafer size) of novel, highly integrated 2D magnetic Quantum Well Hall Effect sensors for Non-Destructive Testing and Ultra high frequency RF circuits for emerging applications such as 5G wireless mobile communications, as well as ultra-high speed optical devices for upcoming 10G fibre to the home.

Optimization of Empirical Modelling of Advanced Highly Strained … (W. M. Jubadi)