Solving Large Top-K Graph Eigenproblems with a Memory and Compute-optimized FPGA Design

Francesco Sgherzi*, Alberto Parravicini†, Marco Siracusa* Marco D. Santambrogio‡
Politecnico di Milano, DEIB, Milan, Italy
*{francesco.sgherzi, marco.siracusa}@mail.polimi.it †{alberto.parravicini, marco.santambrogio}@polimi.it

Abstract—Large-scale eigenvalue computations on sparse matrices are a key component of graph analytics techniques based on spectral methods. In such applications, an exhaustive computation of all eigenvalues and eigenvectors is impractical and unnecessary, as spectral methods can retrieve the relevant properties of enormous graphs using just the eigenvectors associated with the Top-K largest eigenvalues.

In this work, we propose a hardware-optimized algorithm to approximate a solution to the Top-K eigenproblem on sparse matrices representing large graph topologies. We prototype our algorithm through a custom FPGA hardware design that exploits HBM, Systolic Architectures, and mixed-precision arithmetic. We achieve a speedup of 6.22x compared to the highly optimized ARPACK library running on an 80-thread CPU, while keeping high accuracy and 49x better power efficiency.

I. INTRODUCTION

Research in information retrieval and recommender systems has spiked novel interest in spectral methods [1], a class of Machine Learning algorithms able to detect communities in large social and e-commerce graphs, and compute the similarity of graph elements such as users or products [2]. At the core of many spectral methods lies the Top-K eigenproblem for large-scale sparse matrices, i.e. the computation of the eigenvectors associated with the largest eigenvalues (in modulo) of a matrix that stores only non-zero entries (Figure 1). For example, the famous Spectral Clustering algorithm boils down to computing the largest eigenvalues of a sparse matrix representing the graph topology [3]. Despite the rise of theoretical interests for spectral methods, little research has focused on improving the performance and scalability of the Top-K sparse eigenproblem solvers, making them applicable to large-scale graphs.

Most existing high-performance implementations of eigenproblem algorithms operate on dense matrices and are completely unable to process matrices with millions of rows and columns (each encoding, for example, the user’s friends in a social network graph) [4]. Even the highly optimized multi-core implementation of LAPACK requires more than 3 minutes to solve the full eigenproblem on a small graph with \( \sim 10^4 \) vertices and \( \sim 50 \cdot 10^4 \) edges on a Xeon 6248, as the eigenproblem complexity scales at least quadratically with the number of vertices in the graph. Many implementations that support sparse matrices, on the other hand, are either forced to compute all the eigenvalues or require an expensive matrix inversion before solving the eigenproblem [5].

The need for high-performance Top-K sparse eigenproblem algorithms goes hand in hand with custom hardware designs that can outperform traditional architectures in raw performance and power efficiency, given how applications on-top of Top-K eigenproblem are mostly encountered in data centers. In this work, we tackle both problems by presenting a new Top-K sparse eigensolver whose building blocks are specifically optimized for high-performance hardware designs.

We introduce a novel algorithm to address the Top-K sparse eigenproblem and prototype it through a custom hardware design on an FPGA accelerator card; to the best of our knowledge this is the first FPGA-based Top-K sparse eigensolver. Our algorithm is a 2-step procedure that combines the Lanczos algorithm (to reduce the problem size) [6] with the Jacobi algorithm (to compute the final eigencomponents) [7], as shown in Figure 2. The Lanczos algorithm, often encountered in Top-K sparse eigensolvers [8], has never been combined with the Jacobi algorithm. Part of the reason lies in their different computational bottlenecks: the Lanczos algorithm demands large memory bandwidth, while the Jacobi algorithm is strongly compute-bound. Our approach exploits the strengths of FPGA accelerator cards and overcomes the limitations of traditional architectures in this class of algorithms.

First, the Lanczos algorithm presents a Sparse Matrix-Vector Multiplication (SpMV) as its main bottleneck, an extremely memory-intensive computation with indirect and fully random memory accesses (Figure 2 [8]). Optimizing SpMV requires high peak memory bandwidth and fine-grained control over memory accesses, without passing through the traditional caching policies of general-purpose architectures. Our hardware design features an iterative dataflow SpMV as its main bottleneck, an extremely memory-intensive computation with indirect and fully random memory accesses (Figure 2 [8]). Optimizing SpMV requires high peak memory bandwidth and fine-grained control over memory accesses, without passing through the traditional caching policies of general-purpose architectures. Our hardware design features an iterative dataflow SpMV with multiple Compute Units (CUs), leveraging every High Bandwidth Memory (HBM) channels through a custom memory subsystem that efficiently handles indirect memory accesses.
Then, we introduce a Systolic Array (SA) design for the Jacobi eigenvalue algorithm, a computationally-intensive operation that operates on reduced-size inputs ($K \times K$) (Figure 2 (D)). The Jacobi algorithm maps naturally to a SA that ensures $O(\log(K))$ convergence, while traditional architectures do not ensure the same degree of performance. CPUs cannot guarantee that all the data are kept in L1 cache and are unlikely to have enough floating-point arithmetic units to parallelize the computation. This results in $\Omega(K^3)$ computational complexity and execution times more than 50 times higher than a FPGA (Section V). Instead, GPUs cannot fill all their Stream Processors, as the input size is much smaller than what is required to utilize the GPU parallelism fully \cite{9}.

Moreover, our FPGA-based hardware design employs highly-optimized mixed-precision arithmetic, partially replacing traditional floating-point computations with faster fixed-precision arithmetic. While high numerical accuracy is usually demanded in eigenproblem algorithms, we employ fixed-precision arithmetic in parts of the design that are not critical to the overall accuracy and resort to floating-point arithmetic when required to guarantee precise results.

In summary, we present the following contributions:

- A novel algorithm for approximate resolution of large-scale Top-K sparse eigenproblems (Section III), optimized for custom hardware designs.
- A modular mixed-precision FPGA design for our algorithm that efficiently exploits the available programmable logic and the bandwidth of DDR and HBM (Section IV).
- A performance evaluation of our Top-K eigendecomposition algorithm against the multi-core ARPACK CPU library, showing a speedup of 6.22x and a power efficiency gain of 49x, with a reconstruction error due to mixed-precision arithmetic as good as $10^{-3}$ (Section V).

II. RELATED WORK

To the best of our knowledge, no prior work optimizes Top-K sparse eigenproblem with custom FPGA hardware designs. The most well-known large-scale Top-K sparse eigenproblem solver on CPU is the ARPACK library \cite{10}, a multi-core Fortran library that is also available in SciPy and MATLAB through thin software wrappers. ARPACK implements the Implicitly Restarted Arnoldi Method (IRAM), a variation of the Lanczos algorithm that supports non-Hermitian matrices. Other sparse eigensolvers provide techniques optimized for specific domains or matrix types, although none is as common as ARPACK \cite{11}–\cite{14}.

On GPUs, the cuSOLVER \cite{15} library by Nvidia provides a simple eigensolver based on the shift-inverse method that retrieves only the largest eigenvalue and its eigenvector (i.e. $K = 1$), which is significantly more limited than the general Top-K eigenproblem. The nvGRAPH library \cite{16}, also developed by Nvidia, provides an implementation of spectral clustering at whose core lies the Lanczos algorithm. However, the implementation of the inner Lanczos algorithm is not publicly available. To the best of our knowledge, there is no publicly available GPU implementation of the Lanczos algorithm that can solve large scale sparse eigenproblems required by spectral methods. The MAGMA library \cite{17} solves the Top-K sparse eigenproblem through the alternative LOBPCG algorithm \cite{5}, which requires multiple iterations (each containing at least one SpMV) to compute even a single eigenvector, to the contrary of the Lanczos algorithm. Other GPU-based Top-K eigensolvers are domain-specific, do not support large-scale inputs, or do not leverage features of modern GPUs such as HBM memory or mixed-precision arithmetic \cite{18}, \cite{19}. Eigensolvers for dense matrices are more common on GPUs, as they easily exploit the enormous memory bandwidth of these architectures: Myllykoski et al. \cite{4} focus on accelerating the case of dense high-dimensional matrices (around $10^7$ rows) while Cosnau \cite{9} operates on multiple small input matrices. Clearly, none of the techniques that operate on dense matrices can easily scale to matrices with millions of rows as simply storing them requires terabytes of memory.

Specialized hardware designs for eigensolvers are limited to resolving the full eigenproblem on small dense matrices, through the QR-Householder Decomposition and Jacobi eigenvalue algorithm. Most formulations of the Jacobi algorithm \cite{20}, \cite{21} leverage Systolic Array, a major building block of high performance domain-specific architectures from their inception \cite{22} to more recent results \cite{23}–\cite{25}. However, hardware designs of the Jacobi algorithm based on SA cannot scale to large matrices, as the resource utilization scales linearly with the size of the matrix. Implementations of the QR-Householder algorithm face similar problems \cite{26}, \cite{27} as they also leverage systolic architectures, although research about resource-efficient designs do exist \cite{28}.

III. SOLVING THE TOP-K SPARSE EIGENPROBLEM

Algorithms like Spectral Clustering contain as their core step a Top-K sparse eigenproblem, i.e. finding eigenvalues and eigenvectors of sparse matrices representing, for instance, graph topologies with millions of vertices and edges.

Given a sparse square matrix $M \in \mathbb{R}^{n \times n}$ and an integer $K \ll n$ the goal of the Top-K sparse eigenproblem is to find the $K$ eigenvalues with the highest magnitude, and their associated eigenvectors. This is equivalent to computing the approximate decomposition $M \approx Q_K \Lambda_K Q_K^T$, with $Q_K \in \mathbb{R}^{n \times K}$ and $\Lambda_K \in \mathbb{R}^{K \times K}$. $Q_K$ contains the eigenvectors, while $\Lambda_K$ is a diagonal matrix containing the

Fig. 2: Steps of our novel Top-K sparse eigenproblem solver, which combines the Lanczos algorithm with a Systolic Array formulation for the Jacobi eigenvalue algorithm.
of large-scale eigenproblem algorithms [10], [29], [30]. The $K \times K$ output tridiagonal matrix $T$ is significantly smaller than the input ($K \ll n$) and also simpler in structure, as elements outside of the band enclosing the main diagonal and the ones immediately above and below are zero. Pseudo-code of the algorithm is provided in Algorithm 1. For each of the $K$ iterations, it computes a Lanczos vector $v_i$ by normalizing $w_i^{T-1}_i$, obtained at the previous iteration (line 6 and Figure 2A). From $v_i$, we obtain $w_i$ by projecting the matrix $M$ into $v_i$ (line 7 and Figure 2B), followed by an orthogonalization (lines 8 to 10 and Figure 2C). The algorithm is highly efficient as each vector $v_i$ is computed in a single iteration, and $K \ll n$.

The Lanczos algorithm is particularly efficient on sparse matrices, as its most expensive operation is an iterative SpMV, bounding its computational complexity to $O(K \cdot E)$, with $E$ being the number of non-zero elements of $M$. In our hardware design, we optimize the memory-intensive SpMV computation through multiple independent CUs, so that we can take advantage of all the available 32 HBM channels of a Xilinx Alveo U280 FPGA card (Section 4.V-B). This algorithm is prone to numerical instability as the Lanczos vectors $v$ can quickly lose pairwise orthogonality if $K$ is very large. To prevent instability, we normalize the input matrix in $Frobenius norm$ as eigencomponents are invariant to constant scaling: values of the matrix are in the range $(-1, 1)$, which implies that eigenvalues and eigenvectors are also in the range $(-1, 1)$. This property enables the use of fixed-point arithmetic to improve performance and reduce resource.
\[
\begin{bmatrix}
    c_i & s_i \\
    -s_i & c_i
\end{bmatrix}
\begin{bmatrix}
    \alpha & \beta \\
    \gamma & \delta
\end{bmatrix}
\begin{bmatrix}
    c_i & -s_i \\
    s_i & c_i
\end{bmatrix}
= \begin{bmatrix}
    \alpha' & 0 \\
    0 & \delta'
\end{bmatrix}
\]

(a) Operations for the Diagonal Processor \( p_{ij} \) (Figure 5A).

\[
\begin{bmatrix}
    c_i & s_i \\
    -s_i & c_i
\end{bmatrix}
\begin{bmatrix}
    \alpha & \beta \\
    \gamma & \delta
\end{bmatrix}
\begin{bmatrix}
    c_i & \gamma \\
    s_i & \delta
\end{bmatrix}
= \begin{bmatrix}
    \alpha' \beta' \\
    \gamma' \delta'
\end{bmatrix}
\]

(b) Operations for the Offdiagonal Processor \( p_{ij} \) (Figure 5C).

\[
\begin{bmatrix}
    w & x \\
    y & z
\end{bmatrix}
\begin{bmatrix}
    c_j & -s_j \\
    s_j & c_j
\end{bmatrix}
= \begin{bmatrix}
    w' & x' \\
    y' & z'
\end{bmatrix}
\]

(c) Operations for the Eigenvector Processor \( p_{ij} \) (Figure 5B).

Fig. 4: Operations performed by different processors in the Jacobi eigenvalue Systolic Array architecture. Values \( c_i \) and \( s_i \) indicate \( \cos(\theta_i) \) and \( \sin(\theta_i) \), with \( \theta_i = \frac{1}{2} \arctan \frac{2\delta}{\alpha-\beta} \).

usage (Section V-C). We further improve numerical stability by adopting a version of the algorithm that reorders operations [31] and reorthogonalizes Lanczos vectors in each iteration [32]. Reorthogonalization (Algorithm 1, line 10) requires \( K^2/2 \) more operations of cost \( O(n) \), increasing complexity to \( O(K(E + nK^2/2)) \). We also introduce the option of performing reorthogonalization every 2 iterations, for a lower overhead of \( O(nK/2)^2/2 \), with negligible accuracy loss (Section V-C). In practice, execution time is usually dominated by SpMV making reorthogonalization a viable option.

B. The Jacobi Eigenvalue Algorithm

The Jacobi eigenvalue algorithm computes the eigenvalues and eigenvectors of a dense symmetric real matrix. It is an iterative procedure that performs rotations on square submatrices. Each iteration is highly computationally-intensive as it contains \( \Omega(K^2) \) trigonometric operations. However, this algorithm is particularly well suited to solve eigenproblems on small tridiagonal matrices. As many matrix values are zero and cannot introduce data-dependencies in rotations, it is possible to parallelize the entire computation at hardware-level.

The Jacobi eigenvalue algorithm has sought many formulations to improve either its parallelism or its resource utilization. The best-known formulation of the algorithm was proposed by Brent and Luk [33] and has been the standard for implementing the algorithm on FPGA to this day [20], [21]. Our design improves this formulation with a more resource-efficient procedure for interchanging rows and columns, and its structure is shown in Figure 5.

We employ a SA design that maps the input matrix as \( 2 \times 2 \) submatrices to \( K^2/4 \) adjacent processors (or CU) (Figure 5A). The systolic architecture propagates the rotation angles \( B \) and the values stored in each processors \( E \).

Starting from \( T \), the algorithm set to zero \( K/2 \) off-diagonal entries per iteration by using rotations. Diagonal processors annihilate \( \beta \) and \( \gamma \) components (Algorithm 2, line 7) with a rotation of angle \( \theta \). This angle is propagated (line 8) to the off-diagonal processor (line 9), and to the eigenvector processor that applies the same rotation to the identity matrix (line 14).

Fig. 5: Steps of the Jacobi eigenvalues computation using Systolic Arrays. Each Processing Element (PE) \( p_{ij} \) holds 4 values \( \alpha, \beta, \gamma, \delta \), and \( \theta = \frac{1}{2} \arctan \frac{2\delta}{\alpha-\beta} \).

To ensure convergence, diagonal CUs are fed non-zero elements at each iteration in the \( \beta \) and \( \gamma \) position. New non-zero elements are provided to the diagonal CUs by swapping rows and columns, since eigencomponents are invariant to linear combinations. We improve the swap procedures of Brent and Luk [33] by swapping vectors in reverse, obtaining the same results with fewer resources (Section IV-C2).

The SA formulation allows performing each iteration of the algorithm in constant time, enabling complexity equal to the number of iterations, \( O(\log(K)) \), instead of having cost above \( \Omega(K^2 \cdot \log(K)) \) due to the matrix multiplications [33].

IV. THE PROPOSED HARDWARE DESIGN

This section presents our custom FPGA-based hardware design for the Top-K sparse eigenproblem algorithm previously introduced. The logical division between the Lanczos and Jacobi algorithms is also present in the hardware implementation. Our hardware design is composed of two macro-areas that are mapped to separate reconfigurable Super Logic Regions (SLRs) of the FPGA, to provide more efficient resource utilization and higher flexibility in terms of clock frequency, memory interfaces, and reconfigurability. Figure 6 shows a high level view of our FPGA design. We prototyped our hardware design on an Alveo U280 accelerator card with HBM2 and DDR4 memory. The Lanczos algorithm, being a memory-intensive computation, is mapped to SLR0, which provides direct access to all the HBM2 memory interfaces on the accelerator card. SLR1 and SLR2 hosts different replicas of the IP core implementing the Jacobi algorithm, optimized for different numbers of eigenvectors \( K \).

A. Lanczos Hardware Design

The left part of Figure 6 highlights the Lanczos algorithm hardware design components. Partitions of the sparse input
matrix are read from HBM (Algorithm 1, line 7). Partial results from every partition are merged into a single vector to be used by the remaining linear operations (lines 5, 6, 8, 9). Operations are then repeated \( K \) times to produce the \( 3 \cdot K - 2 \) values in the tridiagonal matrix \( T \) and the \( K \) Lanczos vectors in \( V \), stored in DDR memory.

**B. SpMV Hardware Design**

The biggest bottleneck in the Lanczos algorithm is an iterative SpMV computation (Algorithm 1, line 7). While other computations in the Lanczos algorithm are relatively straightforward to optimize and parallelize, SpMV is well-known for being a complex, memory-intensive computation that presents indirect and random memory accesses \[34\]. Although significant research has been made into developing high-performance SpMV implementations on FPGA \[35\]–\[39\], the Lanczos algorithm introduces circumstances that prevent us from using an out-of-the-box FPGA SpMV implementation. Our SpMV design must perform multiple iterations without communication from device to host, as data-transfer and synchronizations would hinder performance. Then, the SpMV must be easily partitioned and replicated to provide flexibility over the hardware resources. Finally, we require access to multiple HBM channels to maximize the overall memory bandwidth achieved in the computation.

Our final SpMV design extends and improves the one recently proposed by Parravicini et al. \[40\] in the context of graph ranking algorithms, which are also variations of the power iteration method as in the case of the Lanczos algorithm. Below we introduce how we leveraged HBM memory in our SpMV design to provide better scalability and performance.

1) **SpMV Dataflow Architecture:** As SpMV is an extremely memory-intensive computation, a good SpMV implementation should make efficient use of the memory bandwidth made available by the underlying hardware. Figure 7 shows the structure of one of our SpMV CUs. We employ a streaming dataflow SpMV design that reads the input sparse matrix stored using the Coordinate (COO) format. In the COO format, non-zero entries of the matrix are stored using 3 32-bits values: the row and column index in the matrix and the value itself. Compared to other sparse matrix data-layouts, such as Compressed Sparse Row (CSR), the COO format does not present indirect data accesses that can severely reduce the opportunities for a pipelined design. The Matrix Fetch Unit in each CU is connected to a single HBM channel and reads, for each clock cycle, a packet of 512 bits containing 5 non-zero matrix entries. Memory transactions happen in continuous bursts of maximum AXI4 length (256 beats): each CU reads the matrix at the maximum bandwidth offered by the HBM channel (14.37 GB/s, for a total of 71.87 GB/s using 5 CU). For each of the 5 non-zero values in each COO packet, the Dense Vector Fetch Unit performs a random access to the SpMV dense vector. This step is critical to the overall SpMV performance: compared to \[40\], we leverage HBM instead of UltraRAM (URAM), achieving better scalability and performance. We detail our Dense Vector Memory Subsystem below and in Figure 8. The Aggregation Unit sums results within a single data-packet that refers to the same matrix column. A Write-Back Finite-State Machine stores results of each CU to HBM. Each write-transaction is a 512-bits data-packet containing up to 15 values, each referring to a single matrix row. Compared to \[40\], we reduce the number of write transactions by 3 times the average number of non-zeros per row. As such, we can store results through the same HBM channels of the dense vector with no detriment to performance.

Compared to the original SpMV design in \[40\], we support multiple SpMV CUs that operate on partitions on the COO input matrix, created by assigning an equal number of rows to each CU. We employ up to 5 SpMV CUs (Figure 6). While in principle it is possible to place more CUs, our current design is limited by the hardened AXI switch in the Alveo U280 that prevents the use of more than 32 AXI master channels to HBM, which we fully employ. Each SpMV CU compute a portion of the output vector: partial results are aggregated by the Merge Unit (Figure 8) and replicated across HBM channels to use them in the following iteration.
Moreover, its convergence rate is implementation-dependent and as high as $O(K^2)$. By adopting a SA-based design, we overcome both issues. By parallelizing the computation through a SA formulation and performing rotations concurrently, we decrease the number of iterations for convergence to $O(\log(K))$. Rotations, equivalent to multiplications on $2 \times 2$ submatrices, are unrolled and performed in constant time.

Our design for the Jacobi algorithm is optimized to compute up to $K$ eigenvalues. While it can compute a lower amount of eigenvalues without a reconfiguration, we place in the same FPGA bitstream multiple Jacobi cores optimized for specific $K$ (4, 8, 16, etc.). We can configure both SLR1 and SLR2 with Jacobi cores to fully utilize the FPGA resources and opening the doors for independent optimization on specific values of $K$ by reconfiguring individual SLRs. The Lanczos Core on SLR transfers only the $3K-2$ values of $T$ to the Jacobi cores on SLR1 and SLR2. We prevent inefficiencies related to inter-SLR communication by moving data through PLRAM, while also avoiding the long read-write latency of DDR and HBM.

In practice, the systolic formulation cannot scale beyond very small matrices ($K \approx 32$) due to the large number of resources required for trigonometric operations in each CU. While resource utilization has prevented widespread adoption of the Jacobi algorithm for general eigenproblem resolution, it is not a limitation for our use case, as we apply the Jacobi eigenvalue algorithm on small $K \times K$ inputs by design.

On CPU, approaches such as QR factorization are more common [46], because efficient systolic array formulations of the Jacobi algorithm require full control over cache eviction policies. Moreover, even modern CPUs lack enough floating-point arithmetic units to perform the operations required for an iteration at once: even for a small $K$ such as $K = 8$, the Jacobi algorithm computes 16 trigonometric operations and about 800 floating-point multiplications per iteration.

Instead, we leverage the abundant hardware resources of our FPGA platform to perform all these operations concurrently, making it the optimal choice for our Jacobi SA design.

1) Diagonal And Offdiagonal CU: Diagonal CU (Algorithm 2, line 4) annihilate elements immediately outside the diagonal via a matrix rotation. Although the rotation angle is arbitrary, the fastest convergence is achieved by setting $\theta = \frac{1}{2} \arctan\frac{2\beta}{\pi - \delta}$, which eliminates the $\beta$ and $\gamma$ components (Figure 4a). We efficiently compute the components of the rotation matrix via Taylor series expansion. Even an order-3 approximation provides excellent accuracy ($\sim 10^{-6}$ at $\pm \pi/4$), using significantly fewer DSPs and BRAMs than the CORDIC core. Rotation on the diagonal (Figure 5a) are performed by $K/2$ parallel cores, propagating rotation values (B) in constant time to the Offdiagonal CU (Algorithm 2, line 9). As each CUs holds only 4 elements, matrix multiplications are fully unrolled and performed in constant time. Eigenvectors (Algorithm 2, line 14) (D) are computed in parallel to the rotation of the Offdiagonal CU (C) as they only require rotation values.

2) Row/Column Interchange: Each CU has 8 connections to propagate input and output values of $\alpha_i, \beta, \gamma, \delta$ values to adjacent processors, in addition to communicating the rotation

2) SpMV Dense Vector Memory Subsystem: Each SpMV CU processes 5 non-zero matrix entries per clock cycle, and for each non-zero entry it must perform a random access on a dense vector of size $n$ (in our case, the Lanczos vector $v_i$ at iteration $i$). As each AXI master channel can handle only one read transaction per cycle, we need to replicate the dense vector 5 times, similarly to [42]. The hardened AXI switch in the Alveo U280 renders highly inefficient to attach multiple AXI master channels to the same HBM bank: only 32 AXI master channels are available, and small memory transactions (32 bits) have the same performance as larger transactions, preventing sustained bandwidth sharing [43]–[45]. We solve the issue by leveraging the abundant HBM memory on the Alveo U280, and replicating the dense vector 5 times for each CU, as in Figure 8. A more flexible AXI switch could enable multiple 32-bits read transactions on the same HBM channel in a single clock cycle, reducing the demand for data replication. Compared to [40], our HBM-based memory subsystem marks a significant improvement, as we avoid URAM to store the intermediate dense vector and results. Instead of being limited by the FPGA’s 90 MB of URAM, we store the dense vector using individual HBM banks with 250 MB of capacity, allowing computations on matrices with up to 62.4 million rows. Moreover, high URAM consumption significantly limits the maximum attainable frequency, while we do not incur in this limitation (Table 1).

C. Jacobi Systolic Array Design

The Jacobi eigenvalue algorithm is very computationally intensive. Although it processes a small input of size $K \times K$, unoptimized implementations still require a significant amount of time due to a large number of dense matrix multiplications.

Fig. 8: Dense vector memory subsystem of our SpMV FPGA design. Index $i_j$, accesses replica $r_i$, guaranteeing a pipelined design with 5 random vector accesses per clock cycle.
value \( \theta \). As shown in Figure 5D, each processor \( p_{i,j} \) with \( i \) and \( j \neq (1, K/2) \) propagates its \( \alpha \) and \( \gamma \) values to the \( \beta \) and \( \delta \) slots of \( p_{i,j+1} \) and its \( \beta \) and \( \delta \) values to the \( \alpha \) and \( \gamma \) slots of \( p_{i,j-1} \). Processors in the first column \( (p_{1,1}) \) propagate \( \beta \) and \( \delta \) to the \( \alpha \) and \( \gamma \) slots of \( p_{1,2} \). Processors \( p_{i,K/2} \) propagate \( \beta \) and \( \delta \) to their own \( \alpha \) and \( \gamma \) slots. Operations for the column interchange are symmetrical. As \( \alpha \) and \( \gamma \) of \( p_{i,1} \) are never propagated, more swaps are performed towards lower indices than higher indices. These additional swaps require \( K \) temporary vectors to store rows that would be overwritten by the swaps. To avoid wasting resources for these temporary vectors, we execute operations in reverse, from \( K/2 \) to 1. As row/column swaps do not introduce additional data dependencies, we perform them in a single clock cycle using FFs.

V. EXPERIMENTAL EVALUATION

To prove that our custom FPGA design is suitable for solving large-scale Top-K sparse eigenproblems, we compare it against the popular ARPACK library, measuring how it compares in terms of execution time, power efficiency, and accuracy. The multi-threaded ARPACK library \([10]\), a Top-K sparse eigensolver that employs IRAM, runs on two Intel Xeon Gold 6248 (80 threads in total) and 384 GB of DRAM using single-precision floating-point arithmetic. Our eigensolver is prototyped on a Xilinx Alveo U280 accelerator card equipped with 8 GB of HBM2 memory, 32 GB of DDR4 memory, and an xc280-fsvh2892-2L-e FPGA whose resources are reported in Table II. Results are averaged over 20 runs.

Tests are carried out using a collection of large sparse matrices representing graph topologies, each containing millions of rows and non-zero entries (Table II). All test matrices come from the SuiteSparse collection \([47]\). While our evaluation is focused on sparse matrices representing graphs, our Top-K sparse eigenproblem FPGA design is applicable to other domains such as image analysis \([48]–[50]\).

Resource utilization and clock frequency of our design are reported in Table I. The Lanczos algorithm and Jacobi algorithm have similar utilization, with around 20% LUT utilization each (50% of the available LUTs in each SLR). Although the SA architecture of the Jacobi algorithm processes small \( K \times K \) inputs, it requires the computation of many trigonometric operations and multiplications (16 and \( > \) 800 for \( K = 8 \)) in each iteration. Resource utilization of the Jacobi algorithm scales quadratically with the number of eigenvalues \( K \), while the Lanczos algorithm is not affected.

A. Execution Time

We measure the execution time speedup of the FPGA-based hardware design implementing our Top-K sparse eigenproblem solver against the CPU baseline and report results in Figure 9. We are always faster than the baseline, with a geometric mean speedup of 6.22x, up to 64x for specific graphs. The speedup is mostly unaffected by \( K \), showing how our design can efficiently compute many eigenvalues at once. Figure 10A shows how the time required by our FPGA design to process a single matrix value is unaffected by the overall graph size, while the CPU behavior is drastically more unpredictable.

We estimate that the Lanczos dominates the overall execution time due to the SpMV computations, taking more than 99% of the execution time. However, optimizing the Jacobi algorithm with a SA design is still worth the effort, compared to running this step on CPU. Figure 10B shows the speedup of our Jacobi SA design compared to an optimized C++ CPU implementation: the execution time on CPU grows quadratically due to repeated matrix multiplications, becoming a non-negligible part of the execution time for large \( K \).

Our hardware design synthesized at 225 Mhz on the Alveo U280 accelerator card. A clock frequency beyond 225 Mhz does not significantly improve performance as SpMV represents the main computational bottleneck in the computation, and its performance is bound by HBM bandwidth \([44]\). Each SpMV CU processes data at the maximum bandwidth offered by the HBM channel from which it reads the matrix (14.37 GB/s, for a total of 71.87 GB/s using 5 CU).

B. Power Efficiency

We measured via an external power meter that our FPGA design consumes about 38W during execution, plus 40W for the host server. The CPU implementation consumes around 300W during execution. Our FPGA design provides 49x higher Performance/Watt ratio (24x if accounting for the FPGA host machine): we provide higher performance without sacrificing power efficiency, making our design suitable for repeated computations typical of data center applications.

C. Accuracy Analysis of the Approximate Eigencomputation

The Lanczos algorithm is known to suffer from numerical instability \([31]\). To limit this phenomenon, we reorganize the
Fig. 9: Speedup (higher is better) of our Top-K sparse eigensolver vs. the ARPACK multi-core CPU library, for increasing number of eigenvalues $K$. Geomean excludes the outlier graph HT, where the speedup of our FPGA design exceeds 400x.

Fig. 10: (a) Relation between number of matrix non-zero values and time to process a single value. (b) Speedup vs. CPU of our Systolic Array architecture for the Jacobi algorithm.

Fig. 11: Accuracy of our Top-K sparse eigensolver, in terms of orthogonality and reconstruction error, for increasing $K$.

The computation of the Top-K eigenvalues and eigenvectors on large graphs represented as sparse matrices is critical in spectral methods, a class of powerful Machine Learning algorithms that can extract useful features from graphs. We solve the Top-K sparse eigenproblem with a new algorithm that is optimized for reconfigurable hardware designs: in the first part of the computation, we exploit the enormous bandwidth of HBM through the Lanczos algorithm, while in the second part, we introduce a systolic array architecture that efficiently parallelizes the compute-intensive Jacobi eigenvalue algorithm. Compared to the popular ARPACK CPU library, we achieve a geomean speedup of 6.22x on 13 graphs with millions of vertices, raising the bar for high-performance Top-K sparse eigensolvers at a large scale.

As future work, we will extend our hardware design to support non-Hermitian matrices through the Implicitly Restarted Arnoldi Method. We will also investigate heterogeneous implementations that combine the abundant memory bandwidth of GPUs for high-performance SpMV with our systolic array FPGA design for the Jacobi eigenvalue.
[44] A. Lu, Z. Fang, W. Liu, and L. Shannon, “Demystifying the memory system of modern datacenter fpgas for software programmers through microbenchmarking,” in *Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays*, 2021.

[45] Z. Wang, H. Huang, J. Zhang, and G. Alonso, “Shuhai: Benchmarking high bandwidth memory on fpgas,” in *2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)*. IEEE, 2020, pp. 111–119.

[46] A. Buttari, J. Langou, J. Kurzak, and J. Dongarra, “Parallel tiled qr factorization for multicore architectures,” *Concurrency and Computation: Practice and Experience*, vol. 20, no. 13, pp. 1573–1590, 2008.

[47] T. A. Davis and Y. Hu, “The university of florida sparse matrix collection,” *ACM Transactions on Mathematical Software (TOMS)*, vol. 38, no. 1, pp. 1–25, 2011. [Online]. Available: sparse.tamu.edu

[48] P. Perona and W. Freeman, “A factorization approach to grouping,” in *European Conference on Computer Vision*. Springer, 1998.

[49] J. Shi and J. Malik, “Normalized cuts and image segmentation,” *IEEE Transactions on pattern analysis and machine intelligence*, 2000.

[50] F. Tung, A. Wong, and D. A. Clausi, “Enabling scalable spectral clustering for image segmentation,” *Pattern Recognition*, vol. 43, no. 12, pp. 4069–4076, 2010.