Strained GaN Quantum-Well FETs on Single Crystal Bulk AlN Substrates

Meng Qi, Guowang Li, Satyaki Ganguly, Pei Zhao, Xiaodong Yan, Jai Verma, Bo Song, Mingda Zhu, Kazuki Nomoto, Huali (Grace) Xing and Debdeep Jena

1) Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556
2) Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853
3) Materials Science and Engineering, Cornell University, Ithaca, NY 14853

(Dated: 29 November 2016)

We report the first realization of molecular beam epitaxy grown strained GaN quantum well field-effect transistors on single-crystal bulk AlN substrates. The fabricated double heterostructure FETs exhibit a two-dimensional electron gas (2DEG) density in excess of 2×10^{13}/cm^2. Ohmic contacts to the 2DEG channel were formed by n^+ GaN MBE regrowth process, with a contact resistance of 0.13 Ω·mm. Raman spectroscopy using the quantum well as an optical marker reveals the strain in the quantum well, and strain relaxation in the regrown GaN contacts. A 65-nm-long rectangular-gate device showed a record high DC drain current drive of 2.0 A/mm and peak extrinsic transconductance of 250 mS/mm. Small-signal RF performance of the device achieved current gain cutoff frequency f_T ∼ 120 GHz. The DC and RF performance demonstrate that bulk AlN substrates offer an attractive alternative platform for strained quantum well nitride transistors for future high-voltage and high-power microwave applications.

State-of-art gallium nitride based electronic devices have demonstrated excellent performance in high-frequency and high-power applications. These devices are on thick GaN buffer layers, most of which are on SiC substrates for efficient thermal dissipation. The heteroepitaxially grown GaN layers inherently incorporate high density of dislocations (typically ∼ 10^{10}/cm^2), which give rise to reliability issues and degrade breakdown characteristics.

In this letter we show that thin strained GaN quantum well double heterostructures on bulk AlN substrates offer an attractive alternative approach for high-performance nitride electronics. To meet the scaling requirements for high-speed high-power RF applications, tight electrostatic control and quantum confinement of charge carriers are highly desired. The wide direct band gap of AlN (∼6.2 eV) and its large band offset with GaN offers the potential benefit of reducing thermal boundary resistance. Hall effect measurements at room temperature showed a 2DEG density of n_s ∼ 2.8×10^{13}/cm^2, which indicates of defect generation during nucleation. This sample was used for subsequent HEMT fabrication. The mobility in such heterostructures can be significantly improved with modified nucleation conditions. For example, in a separate 3 nm AlN/21 nm GaN/AlN quantum well heterostructure grown on the same bulk AlN substrate with different nucleation conditions, a 2DEG mobility of 601/1380 cm^2/V·s, a sheet charge density of 3.2/2.6 × 10^{13}/cm^2, and a sheet resistance of 327/171 Ω/□ at 300/77 K were observed. These are the highest measured mobility and lowest sheet resistance for the AlN/GaN/AlN strained quantum well heterostructures on the AlN platform till date. However the HEMT fabr-
cation process on this lower sheet resistance sample was not successful. At this stage, we do not completely understand the precise correlation between the nucleation conditions and the 2DEG transport properties. Several mechanisms could be limiting the Hall-effect mobilities in the strained QW channels, such as rough heterointerfaces, Stark-effect scattering, and hole-drag due to a coexistence of a two-dimensional hole gas (2DHG) channel at the bottom GaN/AlN interface. A comprehensive study of transport is ongoing, and should help identify the lower measured electron mobilities in such heterostructures compared to 2DEGs on GaN substrates.

An MBE regrowth process was employed to form n+ GaN ohmic contacts to the 2DEG channel using a technique similar to what we have reported earlier. A ~200-nm-thick SiO$_2$ mask was deposited on the nitride heterostructures using plasma-enhanced chemical vapor deposition (PECVD) and then patterned by reactive ion etching (RIE). Ni/Au (15/50 nm) gate stacks were defined by electron-beam lithography (EBL) and lift-off for short gate length devices on top of the ALD oxide, as indicated in Fig. 1(a). The processed HEMT structure allowed the mapping of strain in the GaN quantum well channel using the optical marker technique. Fig. 1(c) indicates the locations where the Raman spectra shown in Fig. 1(b) were measured. Fig. 1(c) shows the source-side cross section of the processed device with a zoomed in image of the strained GaN quantum well under the gate. Because the regrown GaN regions are significantly thicker than the quantum well channel region, the difference in strain should be detectable in Raman spectroscopy. The measured $E_2^{\text{H}}$ Raman peaks in the two regions shown in Fig. 1(b), reveals the difference in the biaxial strain between these regions. The GaN quantum well region shows the expected peak of the Ti/Au layers as contacts. Before fabricating short gate length transistors, a 5 nm Al$_2$O$_3$ layer was deposited by atomic layer deposition (ALD) on the entire sample. Ni/Au (15/50 nm) gate stacks were defined by electron-beam lithography (EBL) and lift-off for short gate length devices on top of the ALD oxide, as indicated in Fig. 1(a).
at $E_{\text{F}}^\text{HH}(\text{QW}) = 596.9\ \text{cm}^{-1}$, indicating that the quantum well GaN is compressively strained. The peak frequency and the FWHM of the Raman peaks are similar to the epitaxial heterostructure before the FET device fabrication, indicating the FET device processing preserved the crystal quality in the thin GaN quantum well channel. The thicker n+ GaN regrown region shows a peak at $E_{\text{F}}^\text{HH}$ (n+ GaN) = 568.9 cm$^{-1}$, which is close to the bulk GaN peak of $E_{\text{F}}^\text{HH}$ (Bulk GaN) = 567.4 cm$^{-1}$. The small residual compressive strain ($<0.2\%$) and high relaxation in the n+ regrown GaN regions is expected, because the thickness of 100 nm is large enough to relax the lattice mismatch almost completely in the heterostructure.

After the fabrication of the field-effect transistor, a 2DEG density of $n_s \sim 3.4\times10^{13} / \text{cm}^2$, an electron mobility of $\mu \sim 180\ \text{cm}^2/\text{V} \cdot \text{s}$, and a sheet resistance of $R_{\text{sh}} \sim 1020\ \Omega/\square$ were extracted by Hall effect measurement at room temperature. The slight degradation from the as-grown sample may be due to the modification of surface states by the ALD Al$_2$O$_3$ layer. A contact resistance of 0.13 m$\Omega$ and a sheet resistance of 1100 $\Omega/\square$ were measured by an independent transmission-line method (TLM); the TLM sheet resistance was in good agreement with the $\Omega$ value obtained from the Hall effect measurement.

The measured DC common-source output characteristic current-voltage $I-V$'s of (a) a long channel FET and (b) a short channel AlN/GaN/AlN FET are shown in Fig. 3. The device dimensions are: (a) $W_g/L_g = 50/1\mu$m, $L_{gs}/L_{sd} = 1.5/5\mu$m, and (b) $W_g/L_g = 2 \times 50$\mu$m/65 nm, $L_{gs}/L_{sd} = 170/850$ nm. At $V_{gs} = +1$ V and $V_{ds} = 12$ V, the maximum drain current density for the short channel FETs reaches $I_{d,max}^{\text{short}} \sim 2.0$ A/mm, which is $\sim3$ times higher than the 0.6 A/mm measured for the long channel FETs. A 80-nm-long gate device exhibited drain current density of 2.8 A/mm at $V_{gs} = +3$ V and $V_{ds} = 12$ V. The reduction of the device dimensions thus dramatically boosts the current drive in spite of the high sheet resistance.

The current drive exceeding 2 A/mm is comparable to state-of-the-art GaN HEMTs on various other substrate platforms$^{1-5}$. It is a significant improvement from the $\sim1.4$ A/mm of the similar AlN/GaN/AlN FETs that were demonstrated earlier on an AlN-on-sapphire platform$^{10}$. The on-resistance $R_{\text{on}}$ was extracted to be $\sim 8.4\ \Omega$-mm and $\sim 1.8\ \Omega$-mm at $V_{gs} = +1$ V for long and short channel FETs, respectively. For the 65-nm-long gate devices, a high output conductance was observed for the 28-nm-thick GaN QW channel due to short-channel effects. With thinner GaN quantum wells and thinner gate barrier stacks, such short channel effects can be suppressed in the future by the presence of the AlN back barrier.

The on/off transfer characteristics of the long and short channel FETs are shown in Fig. 3(c) in a semi-log scale. The gate leakage current in the long-channel FET indicates that the MBE growth is not optimal yet, and defects have been generated in the epitaxial process. The ALD Al$_2$O$_3$ gate dielectric cuts down the leakage, improving the on/off ratio to three orders of magnitude for the short channel devices.

The linear plot of the transistor gain (transconductance) and the transfer characteristics of the 65-nm-long gate device are shown in Fig. 4(a) as a function of the gate voltage. The peak extrinsic transconductance reached is $g_{\text{m,peak}} \sim 250$ mS/mm at $V_{gs} = -6.8$ V and $V_{ds} = 8$ V, corresponding to an intrinsic transconductance of 270 mS/mm for a source access resistance $R_s \sim 0.3$ $\Omega$-mm. The threshold voltage $V_{th} = -9.1$ V at $V_{ds} = 8$ V was obtained by a linear extrapolation of the drain current at the peak transconductance. The negative threshold voltage is close to what is expected for the high 2DEG density ($3.4\times10^{13} / \text{cm}^2$) and the gate capacitance.

The device performance under large-signal drive was investigated by pulsed $I-V$ measurements as shown in Fig. 4(b). Using 500-nS pulse width and a 0.5-mS period, the drain current density $I_d$ at $V_{gs} = 0$ V cold pulsed from $(V_{gs}, V_{ds}) = (0 \text{ V}, 0 \text{ V})$ is observed to be higher than what is measured without pulsing at DC. The drain current drive pulsed from $(-10 \text{ V}, 0 \text{ V})$ and $(-10 \text{ V}, 10 \text{ V})$ showed a $\sim18\%$ gate lag and a $\sim16\%$ drain lag on the unpassivated devices. Current saturation is not observed.

FIG. 3. DC common-source family of $I-V$s for (a) $L_g = 1\ \mu$m and (b) $L_g = 65$ nm AlN/GaN/AlN FETs. (c) Transfer characteristics of both FETs in semi-log scale.

FIG. 4. (a) Transfer characteristics of the FETs with 65-nm-long gates in linear scale. (b) Pulsed IV measurements with a 500-ns pulse width and a 0.5-mS period. (c) Small-signal RF characteristics of the device showing current gain and unilateral gain $f_T/f_{\text{max}} = 120/24$ GHz.
in the pulsed $I - V$ measurements due to short channel effects. To improve the large signal performance and enhance environmental robustness, passivation of surface states is necessary in future devices.16

On-wafer device RF measurements were taken using an HP 8510C vector network analyzer in the frequency range from 0.25 to 30 GHz. Fig. 4(c) shows the current gain $\beta_{21}$ and the unilateral gain $U$ as a function of the frequency for devices biased at peak $f_T$ conditions ($V_{gs} = -7.8$ V, $V_{ds} = 8.0$ V). An unity current-gain cutoff frequency $f_T = 120$ GHz was extracted by the extrapolation of $\beta_{21}$ following the 20-db/decade slope. Improving the mobility from the current value of $\sim 180$ cm$^2$/V-s will reduce the channel charging delay and enable a higher $f_T$. An $f_T \cdot L_g$ product of 7.8 GHz-$\mu$m was obtained, with a gate-length-to-barrier-thickness aspect ratio of 5.2. For similar AlN/GaN/AlN FETs without a gate dielectric on AlN template on sapphire10, the $f_T \cdot L_g$ product is 10.4 GHz-$\mu$m with aspect ratio of 13.3. Due to resistive rectangular gates, the measured low $f_{\text{max}} \sim 24$ GHz can be enhanced with T-gates in future embodiments of the device.

In conclusion, this work reports DC and RF performance of AlN/GaN/AlN quantum well FETs on bulk AlN substrates with regrown ohmic contacts for the first time. By performing Raman spectroscopy with the AlN/GaN/AlN quantum wells as an optical marker, we demonstrate direct measurement of significant lateral strain variations between the GaN QW channel region and the regrown GaN region in the fabricated FET devices. With a 2DEG density of $3 \times 10^{13}$/cm$^2$, the devices pinched off and a record high drain current exceeding 2 A/mm was achieved. In spite of the low electron mobility, the 65-nm-long gate devices show an $f_T \sim 120$ GHz. As the homoepitaxial material quality improves, boosts in the electron mobility to the level in conventional GaN HEMTs (i.e. $\sim 1500$ cm$^2$/V-s) is possible, which will result in a major boost in the performance of FETs on bulk AlN. The HEMT performance stands to benefit tremendously from the high thermal conductivity of the AlN substrate, and by improved lateral and vertical scaling afforded by the AlN substrate platform. By using thicker large bandgap AlN barrier layers and AlGaN channels, FETs on bulk AlN can significantly improve the breakdown characteristics and thermal handling over the existing state-of-the-art, and can present a compelling case for high power applications.

This work was supported in part by an Office of Naval Research THz MURI project supported by Dr. Paul Maki, and by the Designing Materials to Revolutionize and Engineer our Future (DMREF) Program under Award Number 1534303, funded by the National Science Foundation.

1K. Shinohara, D. Regan, A. Corrion, D. Brown, Y. Tang, J. Wong, G. Candia, A. Schmitz, H. Fung, S. Kim, and M. Micovic, “Self-aligned-gate GaN-HEMTs with heavily-doped n+ GaN ohmic contacts to 2DEG,” Proc. IEEE IEDM, 617 (2012).
2Y. Yue, Z. Hu, J. Guo, B. Sensale-Rodriguez, G. Li, R. Wang, F. Faria, T. Fang, B. Song, S. Guo, T. Kosel, G. Snider, P. Fay, D. Jena, and H. Xing, “InAlN/AIN/GaN HEMTs with regrown ohmics and $f_T$ of 370 GHz,” IEEE Electron Dev. Lett. 33, 988 (2012).
3D. S. Lee, X. Gao, S. Guo, D. Kopp, P. Fay, and T. Palacios, “300-GHz InAlN/GaN HEMTs with InGaN back barrier,” IEEE Electron Dev. Lett. 32, 1525 (2012).
4Y. Yue, Z. Hu, J. Guo, B. Sensale-Rodriguez, G. Li, R. Wang, F. Faria, B. Song, X. Gao, S. Guo, T. Kosel, G. Snider, P. Fay, D. Jena, and H. G. Xing, “Ultrascalled InAlN/GaN High Electron Mobility Transistors with Cutoff Frequency of 400 GHz,” Jap. J. Appl. Phys. 52, 08JN14 (2013).
5D. J. Denninghoff, J. Lu, E. Ahmadi, S. Keller, and U. K. Mishra, “N-polar GaN/AlN MIS-HEMT with 400-GHz $f_{\text{max}}$,” IEEE Dev. Research Conf. Tech Digest, 151 (2012).
6G. A. Slack, R. A. Tanzilli, R. O. Pohl, and J. W. Vandersande, J. Phys. Chem. Solids 48, 641 (1987).
7M. E. Levinstein M.E., Rumyantsev S.L., Properties of Advanced Semiconductor Materials: GaN, AlN, SiC, BN, SiC, SGe (John Wiley & Sons, New Jersey, 2001).
8X. Hu, J. Deng, N. Pala, R. Gaska, M. S. Shur, C. Q. Chen, J. Yang, G. Simin, M. A. Khan, J. C. Rojo, and L. J. Schowalter, “AlGaN/GaN heterostructure field-effect transistors on single-crystal bulk AlN,” Appl. Phys. Lett. 82, 1299 (2003).
9M. Qi, G. Li, V. Protasenko, P. Zhao, J. Verma, B. Song, S. Ganguly, Y. M. Zhu, Z. Hu, Y. Yan, A. Mintairov, H. Xing, and D. Jena, “Dual optical marker Raman characterization of strained GaN-channels on AlN using AlN/GaN/AIN quantum wells and 15N isotopes,” Appl. Phys. Lett. 106, 106 (2015).
10G. Li, B. Song, S. Ganguly, M. Zhu, R. Wang, X. Yan, J. Verma, V. Protasenko, H. Xing, and D. Jena, “Two-dimensional electron gases in strained quantum wells for AlN/GaN/AIN double heterostructure field-effect transistors on AlN,” Applied Physics Letters 104, 1–5 (2014).
11G. Li, R. Wang, J. Guo, J. Verma, Z. Hu, Y. Yue, F. Faria, Y. Cao, M. Kelly, T. Kosel, H. Xing, and D. Jena, “Ultraslim Body GaN-on-Insulator Quantum Well FETs With Regrown Ohmic Contacts,” IEEE Electron Device Letters 33, 661–664 (2012).
12R. Jana and D. Jena, “Stark-effect scattering in rough quantum wells,” Appl. Phys. Lett. 99, 99 (2011).
13J. Guo, Y. Cao, C. Lian, T. Zimmermann, G. Li, J. Verma, Y. Gao, S. Guo, P. Saumier, M. Wistey, D. Jena, and H. Xing, “Metal-face InAlN/AlN/GaN high electron mobility transistors with regrown ohmic contacts by molecular beam epitaxy,” Phys. Stat. Sol. (A) 208, 1017 (2011).
14F. Faria, J. Guo, P. Zhao, G. Li, P. Kandaswamy, M. Wistey, H. Xing, and D. Jena, “Ultra-low resistance ohmic contacts to GaN with high Si doping concentrations grown by molecular beam epitaxy,” Appl. Phys. Lett. 101, 032109 (2012).
15J. Guo, G. Li, F. Faria, Y. Cao, R. Wang, J. Verma, X. Gao, S. Guo, E. Beam, A. Ketterson, M. Schnette, P. Saumier, M. Wistey, D. Jena, and H. Xing, “MBE-Regrown Ohmics in InAlN HEMTs With a Regrowth Interface Resistance of 0.05 Ohm-mm,” IEEE Electron Dev. Lett. 33, 525 (2012).
16R. Wang, G. Li, O. Laboutin, Y. Cao, W. Johnson, G. Snider, P. Fay, D. Jena, and H. Xing, “210-GHz InAlN/GaN HEMTs with dielectric-free passivation,” IEEE Electron Dev. Lett. 32, 893 (2011).
17M. Green, K. K. Chu, E. M. Chumbes, J. A. Smart, J. R. Shealy, and L. F. Eastman, “The effect of surface passivation on the microwave characteristics of AlGaN/GaN HFETs,” IEEE Electron Dev. Lett. 21, 268 (2000).
18N. Moll, M. R. Hueschen, and A. Fischer-Colbrie, “Pulse-Doped AlGAs/InGaAs Pseudomorphic MODFETs,” IEEE Trans. on Electron. Dev. 35, 879 (1988).
19R. Wang, G. Li, K. Karbasian, J. Guo, B. Song, Y. Yue, Z. Hu, O. Laboutin, Y. Cao, W. Johnson, G. Snider, P. Fay, D. Jena, and H. G. Xing, “Quaternary Barrier InAlN HEMTs With $f_T/\text{max}$ of 230/300 GHz,” IEEE Electron Device Letters 34, 378–380 (2013).