An Automatic Clock-Induced-Spurs Detector Based on Energy Detection for Direct Digital Frequency Synthesizer

Xin Lei 1, Junan Zhang 2, Jun Deng 1, Peng Yin 1, Zhou Shu 1 and Fang Tang 1, *

1 School of Microelectronics and Communication Engineering, Chongqing University (CQU), Chongqing 400044, China; leixin2003@cqu.edu.cn (X.L.); dj_richard@cqu.edu.cn (J.D.); yinpeng9527@cqu.edu.cn (P.Y.); shuzhou@cqu.edu.cn (Z.S.)
2 College of Artificial Intelligence, Chongqing University of Technology, Chongqing 400054, China; zja2017@cqut.edu.cn
* Correspondence: frankfangtang@gmail.com

Abstract: A clock-induced-spurs detector, composed of a programmable low-pass filter (LPF), energy detector and spur detection algorithm, is presented and applied to a four-channel 1 gigabit-samples-per-second (GSPS) direct digital frequency synthesizer (DDS). The proposed detector realizes the detection of spurs based on energy-detection, and the spur detection algorithm is adopted to automatically extract the amplitude and phase of clock-induced spurs, generated by the intermodulation of harmonic spurs and multiple clocks. Finally, the extracted features are sent to auxiliary DDS to decrease the target spur, following which the detector can be turned off to save power. Additionally, the detected characteristics under different output conditions can be read out through the interface for rapid frequency switching. The proposed detector integrated into a DDS is fabricated with a 65 nm complementary metal oxide semiconductor (CMOS) process and has an area of 190µm × 320µm. The measured power consumption is roughly 38 mW, consuming 6% that of a single-channel DDS. The test results show that the spurious-free dynamic range (SFDR) of this DDS can be successfully enhanced from −43.1 dBc to roughly −59.9 dBc without any off-chip instruments. This effectively proves that the detection accuracy of this detector can reach around −81 dBm.

Keywords: spur detector; programmable low-pass filter; direct digital frequency synthesizer; spur-detection algorithm

1. Introduction

With the development of digital signal processing and integrated circuit technology, the direct digital frequency synthesizer (DDS) has become a popular solution for clock and signal generation, frequency modulation and test equipment [1,2]. Figure 1a shows the block diagram of a traditional DDS, in which the DDS core, that is composed of an N-bit phase accumulator and an angle-to-amplitude converter, is followed by a digital-to-analog converter (DAC). The output frequency \( f_o \) is proportional to the frequency tuning word (FTW), as shown in (1), where \( f_{sys} \) is the system clock and N is the quantized digits of the phase accumulator [3]. In addition, the amplitude scale factor (ASF) and phase offset word (POW) are used to set the amplitude and phase of DDS, respectively.

\[
\frac{f_o}{f_{sys}} = \frac{FTW}{2^N} \quad 0 \leq FTW \leq 2^{N-1} \quad (1)
\]

\[
f_p = A \cdot \frac{f_{sys}}{B} \pm C \cdot f_o \quad (B = 1, 2, 4... A, C = 1, 2, 3...) \quad (2)
\]

The spurious-free dynamic range (SFDR) which is limited by the maximum spurs, is a key index of DDS [4]. There are multiple reasons that spurs exist, including the amplitude...
quantization [5], the truncating of the phase accumulator [6], digital-to-analog (D/A) conversion error and so on. The most significant spurs are usually generated during D/A conversion, mainly due to the non-linearity of DAC, the non-ideal characteristics of switches and the quantization error [7–9]. Meanwhile, the time-interleaved architecture is adopted by the high-speed DDS to make its digital blocks operate in a lower frequency, which inevitably introduces multiple clock frequencies. These clocks and harmonic spurs modulate each other through substrate, power, and ground coupling to produce a series of frequency-determined spurs known as clock-induced-spurs, which are the most decisive factor for SFDR. The location of these spurs can be described in (2), where $f_o$ and $f_p$ are the output frequency and spurs’ frequencies, respectively [10]. The authors in [9,10] present a method for adding auxiliary DDS blocks to reduce clock-induced-spurs for DDS. However, for different output frequencies, the spurs characteristics will change synchronously, and it is difficult to estimate them accurately. So, external equipment is required to obtain the characteristics of these spurs, which significantly limits the convenience of this method, as shown in Figure 1b. This paper proposes a clock-induced-spur detector based on energy-detection technology, with relatively simple implementation and calculation [11], which can be used for extracting the characteristics of spurs. We applied it to a 1 gigabit-samples-per-second (GSPS) DDS. The contributions of this article are as follows. Firstly, a fourth-order low-pass filter (LPF) with 63 programmable cut-off frequencies between 11 megahertz (MHz) and 500 MHz is constructed to cover the different spurs. Then, based on the principle of energy-detection, the square operation of the spurs is adopted to detect their direct-current (DC) component. The energy-detection circuit and algorithm cooperate to realize the perception of spurs existence, further extract the amplitude and phase features of the spurs, and provide them to the auxiliary DDSs for spurs reduction. Combined with the algorithm, the amplitude and phase of the spurs are then detected and provided to auxiliary DDS for spur reduction. Then, these detected features can be read out through a serial peripheral interface (SPI) with a simple design, wide application and relatively high transmission rate, thus meeting the needs of rapid switching between different output frequencies. Compared with the DDS block, this spurs detection circuit only consumes a small proportion of the power and area. This 14-bit DDS adopting the proposed spurs-detection circuit, working under a 1 gigahertz (GHz) clock, is fabricated using a standard 65 nm complementary metal oxide semiconductor (CMOS) process whose largest output frequency is 400 MHz. The spur detector can improve the SFDR to about $-59.9$ dBc, and this effect is proven by measurement results. Importantly, compared with some DDS using external equipment, the DDS adopting the proposed spurs-detection method has the potential for wider application in industry. The remainder of this paper is organized as follows: Section 2 introduces the system architecture of the proposed spur detection circuit, and Section 3 shows the algorithm and key circuits of the detector. Section 4 presents the experimental results and the comparison, and finally, the conclusion is given in Section 5.

![Figure 1. (a) The traditional architecture, (b) the traditional output spectrum reduction system, and (c) the spurs detection system of traditional DDS.](image-url)
2. System Architecture

Figure 1c shows the architecture of the chip integrating the proposed spurs-detector and the traditional DDS with auxiliary DDSs, which is controlled by SPI. The chip has a DDS core with a 32-bit frequency-tuning word [12], thus it meets the frequency-accuracy requirements of the mainstream commercial products, and it adopts a time-interleaved architecture to enable digital blocks to operate in 250 MHz \((f_{sys}/4)\) before being mixed to a 14-bit linear current-steering DAC. Among them, the 250 MHz digital clock frequency is evaluated according to the upper limit frequency of the digital library and determined by the compromise between working frequency, circuit area, power consumption and complexity. On the other hand, the quantized bits of DAC are the result of a trade-off between noise floor, output signal dynamic range, area and power consumption. The auxiliary DDS core blocks (AUX DDS1–AUX DDS7) are used for spurs-reduction, and their operation principle is as follows. Suppose the target spur is \(A \sin \omega t\), where \(\omega\) and \(A\) represent the frequency and amplitude, respectively. Thus, the spur generated by the auxiliary DDS core is \((A + \Delta A) \sin((\omega + \Delta \omega)t + \pi + \Delta \theta)\), in which, the \(\Delta \omega\), \(\Delta A\), and \(\Delta \theta\) are the deviations of frequency, phase, and amplitude from the ideal value. Equation (3) shows the remaining error \(E_r\) after adding the target and auxiliary spurs together. Thus, clearly, if \(\Delta \omega\), \(\Delta A\), and \(\Delta \theta\) are small enough, the approximate equation \(E_r \approx A \sin \omega t + A \sin(\omega t + \pi)\) can be used to reduce the spurs significantly. Once the frequencies of clock-induced spurs are determined, spurs can be reduced just by setting the ASF and POW of the auxiliary DDS core, respectively. Based on this principle, the reduction operation can be carried out once the characteristic of the spur is detected. To detect a spur, the first step is to understand its coverage by programming the pass-band of LPF. Then, the energy detector detects the presence of said spurs. If the spur is detected, one auxiliary DDS will be turned on and its output will synchronously be superimposed onto the target spur. Then, the proposed algorithm will simultaneously scan the ASF and POW of the auxiliary DDS. After each scanning operation, the size of the residual error \(E_r\) should be detected by the energy detector and compared with the output of an adjustable reference circuit (ARC) to deliver the detection decision. The algorithm will make a judgment and decide whether or not to continue scanning until the spur is reduced to the expected value.

\[
E_r \approx A \sin \omega t + (A + \Delta A) \sin((\omega + \Delta \omega)t + \pi + \Delta \theta) \tag{3}
\]

Figure 2 shows the operation flow of spur reduction based on the proposed spur detector, in which \(f_o\) is the output frequency of DDS, and there are three spurs \(f_1–f_3\), bigger than \(-60\) dBc between DC and Nyquist frequency. The frequency band is divided into two parts by \(f_o\); those lower than and higher than \(f_o\) are bands A and B, respectively. Because the spurs in band B can be attenuated by the off-chip LPF, this paper mainly focuses on the spurs-reduction for band A. As shown in Figure 2b, firstly the detection circuit controls the pass-band width of LPF to ensure that \(f_1\) is located in the pass-band. Secondly, an immediate detection of spurs by the energy detector in the pass-band enables the spurs’ amplitude and phase to be extracted through the corresponding algorithm. Finally, \(f_1\) can be reduced to about \(-60\) dBc by setting the auxiliary DDS with the extracted features, then the reduction block continues for the remaining spurs. Figure 2c shows the reduction of a spur at \(f_2\), which is similar to that described in Figure 2b. Finally, the DDS reduces the spurs \(f_1\) and \(f_2\) all to about \(-60\) dBc, as indicated in Figure 2d. Thus, the off-chip LPF can filter out the spurs in band-B.
3. Implementation of Spur Detection

3.1. Energy Detector

In order to extract the target spurs, the existence of the spur needs to be confirmed. Energy-detection technology can measure the energy of the signal and compare it with the threshold in order to detect the signal, which can be well-realized by integrating the square and comparator [13]. The $E_r$ shown in (3) will be processed as an input signal to the proposed energy detector. Firstly, since the clock-induced spurs that need to be detected are frequency-determined, the frequency deviation is small enough to make $\Delta \omega = 0$. Then, expanding the $E_r$ given in (3) and removing the second-order multiplication term can allow us to obtain its approximate value, shown as (4), in which $\tan \varphi = \Delta A / (A \cdot \Delta \theta)$.

$$E_r \approx -A \cos \omega t \cdot \Delta \theta + \Delta A \sin \omega t = \sqrt{A^2 \cdot (\Delta \theta)^2 + \Delta A^2} \sin(\omega t + \varphi)$$

$E_r$ can be squared in (5), where $A_s = \sqrt{A^2 \Delta \theta^2 + \Delta A^2}$. Obviously, one LPF can filter out its high-frequency components based on retaining the DC components.

$$S_s = E_r^2 = \frac{A_s^2}{2} \cos(2\omega t + 2\varphi)$$

The spur detector is shown in Figure 3a, and mainly consists of a multiplier, a differential signal amplification circuit, an LPF and a comparator. The multiplier realizes the square operation of a spur and converts it into DC and a higher frequency. Subsequently, the differential signal-amplification circuit based on the operational amplifier (OP) is adopted to amplify the squared spur and then an R-C LPF is used to filter out the high-frequency components. Finally, the amplified signal is compared with the output of ARC; if the comparator shows that $V_c$ is greater than $V_{ref}$, the existence of spurs is suggested. The multiplier shown in Figure 3b adopts a Gilberto structure [14], and an active attenuation circuit is added at the input of the multiplier to obtain a wide input range. Taking the input port $V_{inR}$ as an example, the input signal is attenuated through a circuit composed of M21 and M22, which work in the linear region and saturation region, respectively. Since the currents $I_N$ flowing through M21 and M22 are equal, Equation (6) can be obtained, where $(W/L)$ is the width to length ratio of the corresponding transistor, $K_N = 1/2 \mu_n C_{ox}$, in which $\mu_n$ and $C_{ox}$ are the mobility of the electronics in the inversion layer and the oxide capacitance per unit area, respectively.

$$K_N \frac{W}{L_{21}} [2(V_{inR} - V_i - V_{TH21})V_{DS21} - V_{DS21}^2] = K_N \frac{W}{L_{22}} (V_{inR} - V_{TH21})^2$$
Putting the $V_{DS21} = V_{DD} - V_1$ into (6), we obtain the node voltage $V_1$ as shown in Equation (7). Naturally, the attenuation of $V_{inR}$ can be realized by changing $(W/L)_{21} \lor (W/L)_{22}$, and finally the voltage of $V_1$ will be shifted by M23 and input to the multiplier.

\[
V_1 = \left(1 - \sqrt{\frac{(W/L)_{22}}{(W/L)_{21} + (W/L)_{22}}}\right) (V_{in} - V_{TN} - V_{DD}) + V_{DD}
\]  

(7)

Equation (8) shows the output voltage $V_m$ of the multiplier when the input spur $V_{in}$ is $A \sin \omega t$, where $A_1$ is the gain of the multiplier and $K_p = 1/2 \mu p C_{oss} \times (W/L)_a$ is the width-to-length ratio of $M_2$ and $M_3$, and $(W/L)_b$ is the width-to-length ratio of $M_4$–$M_7$.

\[
V_m = K_p \left[\frac{1}{2} \left(\frac{W}{L}\right)_a \left(\frac{W}{L}\right)_b A_1 A_2^2 (\cos 2\omega t + 1) R_4
\]  

(8)

Then, the $V_m$ will be amplified by amplifiers $OP_1$ and $OP_2$ to $V_p$ shown in (9), and its amplification factor is determined by the ratio of resistors $R_2$ and $R_1$. Meanwhile, load capacitance C and resistor $R_3$ of OP form the main poles $1/(R_3 C)$ of the filter, which can attenuate the high-frequency components of the spur. In addition, considering the non-ideal characteristics of the filter transmission band, there may be other spurs or a residual output signal in the pass-band when reducing the target spur. After the square operation of the multiplier, all spurs are transmitted to the subsequent differential amplifier circuit in the form of a DC component. If the DC components generated by these signals are too large, the differential amplifier circuit may be saturated. Therefore, a level shift circuit is added at the output of the multiplier to reduce the residual DC component. For example, at the negative output port of the multiplier, the complementary signals $C_1$ and $\overline{C_1}$ can control the switches $SW_1$ and $SW_2$ to determine whether to output from the drain or the source of M8. If choosing the source, the residual DC component can be reduced by a gate source voltage of M8, which can be adjusted by changing the width to length ratio of M9.

\[
V_p = V_m \frac{R_2}{R_1} + V_b
\]  

(9)

Finally, the filtered voltage $V_c$ will be compared with the reference voltage $V_{ref}$. If higher than $V_{ref}$, this indicates the existence of spurs. In order to realize the automatic detection of spurs, $V_{ref}$ must be controlled by digital signals. Therefore, a low-power 12-bit DAC based on shared resistance string architecture [15] is used to realize the ARC. The ARC can adjust the reference voltage $V_{ref}$ according to the input 12-bit digital codes, $D_a$, and its conversion equation is shown in (10). Among them, $D_{a1}$ to $D_{a12}$ are the 12-bit control codes output by digital circuits, and VH and VL are high and low reference voltages provided outside the chip, respectively. In application, the output voltage $V_c$ of the amplifier must be located between VH and VL, so the approximation of $V_{ref}$ to $V_c$ and the adjustment of the comparison voltage can be realized according to the digital algorithm.

\[
V_{ref} = (VH - VL) \left(\frac{D_{a1}}{2} + \frac{D_{a2}}{2^2} + \cdots + \frac{D_{a12}}{2^{12}}\right)
\]  

(10)

On the other hand, the comparator adopts a dynamic architecture to effectively reduce the power and area overhead [16], and the accuracy of spur detection is determined by the comparator, the ARC and the previous $V_c$ generation circuit combined. Assuming that the spurs before and after reduction are $A_3 \sin (\omega t + \theta_3)$ and $A_2 \sin (\omega t + \theta_2)$, respectively, then the voltage difference $\Delta V_c$ generated at the comparison port is $1/2 K A_1 A_2 (A_2^2 - A_3^2)$. If $\Delta V_c$ is less than the resolution of the detector, spur-reduction cannot be realized. What should be pointed out is that voltage offsets happen in all blocks due to process variation, but they cannot affect the accuracy of the spur detection. Equation (11) shows the equivalent offset voltage $\Delta V_{ox}$, at the input of the comparator, where the $A_1$, $A_2$ and $V_{ox1}$, $V_{ox2}$ are the
gain and offset voltage of the mixer and amplification unit, respectively, and $V_{o3}$ is the offset voltage of the comparator. This will eventually be cancelled out by the DC voltage generated by ARC.

![Energy Detector](image)

**Figure 3.** (a) Circuit structure of the energy detector, (b) circuit of the multiplier.

The simulation result in Figure 4a shows that when the amplitude of the input spur $V_{in}$ at 400 MHz changes between $-87.4$ dBm and $-28.0$ dBm, the corresponding output voltage $V_c$ of the LPF varies from 0.224 V to 3.013 V, and the response time of the detector is about 1 μs. On the other hand, when detecting two spurs with different frequencies and amplitudes of $-67$ dBm, plus when a single $-67$ dBm spur is also simulated, the detector shows that the difference in output voltage $V_c$ is about 2.96 mv, which can be used to reflect the reduction of spurs. Figure 4b shows the simulation results of the operating current, where the dynamic current is about 5.5 mA. This current is only generated when spurs-detection is performed, and it can be turned off to optimize power consumption after setting the auxiliary DDS.

$$V_{os} = (V_{o1} \cdot A_1 + V_{o2}) \cdot A_2 + V_{o3}$$

**Figure 4.** The simulation of the spur detector: (a) output signal $V_c$ of the LPF corresponds to the input spurs $V_{in}$ of different amplitudes, (b) dynamic operating current when the frequency of $V_{in}$ is about 400 Mhz.

**3.2. Spur Detection Algorithm**

Accurately detecting the phase and amplitude of spurs can be realized by combining the spur detection algorithm with the detector introduced above. First, the algorithm shown in Figure 5 calculates the clock-induced spurs with Equation (2), and then selects the spurs which are lower than the output frequency $f_o$ as target points. In fact, not all the points produce large spurs, thus, all the target spurs must be checked. The check-
ing operation is carried out by setting the pass-band of the programmable LPF to cover the lowest target spur \( sp_1 \), after which the output of the LPF is sent to the spur detector introduced above to generate the detection signal \( V_c \). The \( V_c \) may include the DC component of the target spur and other signals, such as other spurs or the residue of output signals due to the non-ideal filter. Assuming that the target spur and other signals are \( A_1 \sin(\omega_1 t + \theta_1) \) and \( A_2 \sin(\omega_2 t + \theta_2) \), respectively, the \( V_c \) voltage can be expressed by 
\[
V_c = k_p \sqrt{T/2(W/L)_{n}} \cdot \sin(\omega_1 t + \theta_1) + k_p \sqrt{T/2(W/L)_{n}} \cdot \sin(\omega_2 t + \theta_2)
\] 
according to (8). Then, the reference voltage \( V_{ref} \) can be controlled by ARC to approach the \( V_c \) through successive approximation logic. On this basis, \( V_c \) can be changed by scanning the amplitude and phase of the auxiliary DDS, meaning that if the target spur exists, the \( V_c \) will finally decrease; otherwise, it will always increase. In this way, we can detect whether the target spur exists by observing the output of the comparator. When the target spur is detected, the “Adjust \( V_{ref} \)” operation shall be performed, which aims to reduce \( V_{ref} \) through ARC. The reduced value can be controlled by the register, whose size must not to exceed the upper limit of the accuracy of the spur detector. Then, scanning the phase and amplitude of the auxiliary DDS and observing whether the output of the amplifier is reversed can effectively reduce the target spur. In order to achieve the optimal detection effect, it is necessary to reduce \( V_{ref} \) by one least significant bit of ARC after each detection operation, and then to repeat the operation until no further detection is possible. Once the \( sp_1 \) detection process is completed, the operation for the next spur which is similar to \( sp_1 \) will start. This continues until the algorithm detects all of the target spurs.

![Figure 5. Algorithm flow of the proposed spur detection circuit.](image)

It should be pointed out that the total scanning time is the key index of this algorithm, and the spur detector consumes the greatest amount of time due to the LPF. Equation (12) shows the time \( T_s \) for scanning the amplitudes and phases of a target spur, in which, the \( t_s \) is the time needed for one energy-detection operation, \( A_1 \) is the amplitude of the target spur, \( \Delta A_1 \) and \( \Delta \theta \) are the amplitude and phase difference between the initial value of auxiliary DDS and the target spur, respectively, and \( M \) and \( N \) are the quantization bits of the phase and amplitude of auxiliary spurs, respectively. Naturally, the scanning time \( T_s \) is proportional to \( \Delta A_1, \Delta \theta, M \) and \( N \).

\[
T_s = \frac{\Delta A_1}{A_1} \cdot 2^N \cdot \frac{\Delta \theta}{2\pi} \cdot 2^M \cdot t_s
\]  

(12)

In order to determine the appropriate values of \( M \) and \( N \), the \( \Delta A \) and \( \Delta \theta \) are quantified in (4) with \( \Delta \theta = 2\pi / 2^M \) and \( \Delta A = A / 2^N \), respectively. On this basis, the relationship between improved SFDR and \( M \) and \( N \) can be obtained by carrying out a logarithm operation on \( E_r \) after quantification. Figure 6a shows the simulation results of the relationship between the growth in SFDR and quantized digits \( M, N \). Considering trade-offs between improved SFDR, circuit scale and scanning time, this algorithm chooses both \( M \) and \( N \) to be 9, thus the SFDR can be reduced by up to \(-43 \) dBc. Figure 6b shows the relationship between scanning time and \( \Delta A_1 / A_1 \), \( \Delta \theta / 2\pi \) when setting the \( t_s \) to an approximate value of 1 \( \mu s \).
Theoretically, the maximum scanning time is about 259 microseconds for one target spur when $\Delta A_t/A$ and $\Delta \theta_t/2\pi$ are both 1. In addition, the detected information can be read out through SPI. According to corresponding output frequencies, they can be called directly to meet the requirement for rapid switching between different output frequencies.

![Figure 6](image_url)

**Figure 6.** (a) Influences of the magnitude and phase quantization bits on SFDR, (b) The scanning time vs. $\Delta A_t$ and $\Delta \theta_t$.

### 3.3. Programmable Low-Pass Filter

In order to sense spurs, a pass-band width up to hundreds of megahertz of LPF must be programmable. The LPF needs to change the cut-off frequency with the frequency of output signals according to the digital algorithm, so as to attenuate the high-frequency spurs and the output signal as much as possible when detecting the target spur. The more programmable the cut-off frequencies, the higher the accuracy of the frequency band divided by LPF. However, it will increase the power consumption and area. During the design stage, we carefully considered the trade-off between frequency band division accuracy and chip resource overhead, and finally adopted 63 programmable cut-off frequencies. In this way, we can ensure that each frequency point in the target frequency band can be covered by at least one $-3 \, \text{dBc}$ bandwidth of the programmable LPF, thus ensuring good tracking and attenuation effects for different output signals.

In this way, we can ensure that each frequency point in the target frequency band can be covered by at least one $-3 \, \text{dBc}$ bandwidth of the programmable LPF, thus ensuring good tracking and attenuation effects for different output signals.

The chip integrates six binary-weighted capacitors $C_{t1}$ to $C_{t6}$ to realize 63 capacitor values of $C_1$ and $C_2$, while the complementary switches control the size of the capacitor array. Because the spur detection only focuses on the change value of the output signal energy of the fourth-order filter, there are no special requirements for common indicators such as ripple, phase linearity and pass-band flatness of the filter. For the fourth-order filter, the slope of the transition band is the key index, the steeper it is, the better the attenuation effect of the programmable filter on the output signal is. However, in this case, more programmable cut-off frequencies are required to meet the demand that all frequency points of the target frequency band are located within the $-3 \, \text{dB}$ bandwidth corresponding to at least one cut-off frequency, which brings greater overhead. Therefore, the slope of the transition band needs to be considered in combination with the number of programmable cut-off frequencies. Equation (13) shows that transition band width changes with the different values of $C_1$ and $C_2$, in particular, the values get bigger and the band gets narrower.

\[
\frac{V_{\text{out}}(s)}{V_{\text{in}}(s)} = \frac{g_{m1} \cdot g_{m3}}{s^2 + s \cdot g_{m2} / C_1 + g_{m3} \cdot g_{m4} / (C_1 \cdot C_2)}
\] (13)
The Gm units are all the Nauta amplifiers [17] made up of four inverter-amplifier units Inv1–Inv4 with high speed. The Inv1 and Inv2 are the differential input terminals which provide gain, and are followed by the Inv3 and Inv4 to form a negative impedance loop. In the meantime, Inv5 and Inv6 ensure common-mode feedback to provide DC bias to the output port. The simulation results show that the pass-band of the LPF covers from about 11 MHz to 507 MHz.

\[ \bar{V}^2_{in} = \frac{4kTcA}{g_{ma}} \sum g_{m_i} \]  

(14)

On the other hand, the noise of the circuit after the LPF can also be converted to the input. For example, the high-frequency output noise of the mixer can be expressed through (15), in which \( \gamma \), \( A \), \( I \) and \( R_L \) are the channel noise factor, local oscillator amplitude, mixer output amplitude and load resistance, respectively [18]. The resulting equivalent input noise can be expressed as 

\[ \bar{V}^2_{inm} = \frac{V^2_{odm}}{A_{m}^2 A_{vd}^2} \]

(15)

By properly designing transconductance \( g_{ma} \), a compromise can be found between noise and technical indexes such as power and area. Finally, according to the requirements of flicker noise, we use the p-channel metal oxide semiconductor as input, and the load resistances of the mixer are free of flicker noise. Figure 8a shows the simulation results of the equivalent input noise of the spur-detection circuit. The maximum equivalent input noise density located in the low-frequency region is about 12 \( \mu V/\sqrt{Hz} \), and the equivalent integral input noise between 1 Hz and 1 GHz is about 96 \( \mu V \). At the same time, due to the limitations regarding the accuracy of the spur-detection circuit described above, the minimum spur that can be processed is roughly −60 dBc, meaning that its amplitude is about 1 mV. Therefore, the noise characteristics of this circuit can meet the requirements of the minimum spurs processing. The simulation...
results of 100 Monte-Carlo iterations are shown in Figure 8b, where the average detection accuracy and standard deviation (SD) are $-82.05$ dBm and $1.16$ dBm, respectively.

$$P_{on}^2 = 8kTR_L(1 + 2\gamma R_L I/\pi A + \gamma g_m R_L) \quad (15)$$

Figure 8. (a) Equivalent input noise of spur detection circuit, (b) Results of Monte-Carlo simulation for detection accuracy.

4. Measurement Results and Comparison

This paper reports a spur detector that was applied to a four-channel DDS for the application of multiple channel communication systems on a 1-GHz clock. The chip was fabricated using a 65 nm CMOS process with a $27.6 \text{ mm}^2$ area, in which the detection circuit accounts for only $190 \mu \text{m} \times 320 \mu \text{m}$ of the area shown in Figure 9.

Figure 9. Chip microphotograph of the DDS.

The test system mainly consisted of the design-under-test (DUT) chip, MG3691A signal generator, IT6332B DC power supply and R&S FSUP signal source analyzer. The test results are shown in Figure 10a, where the $f_o$ is set to the maximum value of 400 MHz, there
are two spurs larger than \(-50\) dBc, and they are all clock-induced-spurs located in \(f_s/4 - f_o\) and \(f_s - 2f_o\), respectively. Figure 10b indicates that the two spurs can be successfully detected by the detector, and can be reduced to enhance the SFDR from around \(-43.10\) dBc to \(-60.32\) dBc. Figure 11 shows the test results of the SFDR before and after reduction at multiple output frequency points from DC to 400 MHz. It can be seen that when the output frequency exceeds 150 MHz, the proposed detector starts to work and increases the SFDR index to about \(-60\) dBc. However, when the output frequency is lower than 150 MHz, there is no further reduction to be carried out, as the spur is too small and exceeds the detection accuracy of the proposed detector.

![Figure 10. The spectrum of 400 MHz output: (a) Spectrum of before spurs reduction, (b) Spectrum of after spurs reduction.](image)

![Figure 11. The enhancement of SFDR at different output frequencies.](image)

A comparison of spurs’ characteristics is provided in Table 1, which shows that the proposed design has a better SFDR index than those without auxiliary spurs reduction [19,20]. On the other hand, the method proposed in this paper can achieve a similar SFDR index to that of DDS adopting an auxiliary core but requiring external test equipment [9,10]. The improved SFDR reaches about \(-60\) dBc, and the spur at this time is about \(-81\) dBm, proving the effectiveness of the detector. Table 2 shows the main technical indicators of the detector; its power consumption is obtained by testing the current difference in current before and after enabling the detector. It should be pointed out that the maximum operating frequency is determined only by the frequency of DDS in this paper, not the frequency of this detector, which can be extended according to different applications.
Table 1. Comparing the spurs characteristics with other DDSs.

| Works       | [9]       | [10]      | [19]     | [20]     | This Work |
|-------------|-----------|-----------|----------|----------|-----------|
| Power supply| 3.3 V/1.8 V | 3.3 V/1.8 V | N/A      | 2.5 V/1.2 V | 2.5 V/1.2 V |
| Process [nm]| 180 CMOS  | 180 CMOS  | 55 CMOS  | 90 CMOS  | 65 CMOS  |
| Total area [mm²] | N/A | 19.32 (1) | 0.1 (1) | 2 (1) | 6.9/channel (1) |
| Structure   | LDAC (2)  | LDAC (2)  | NLDAC (2) | Hybrid (2) | LDA (2) |
| No. of Channel | 1        | 1         | 1        | 1        | 4         |
| $f_s$ [MHz] | 1000      | 2500      | 2000     | 1300     | 1000     |
| Spur reducing | Auxiliary (3) | Auxiliary (3) | N/A | N/A | Automatic detection |
| SFDR [dB]   | -59 (4)   | -58 (4)   | -53.1    | -52      | -59.9 (4) |
| Power       | 0.7 W@ 1 GHz (5) | 1.9 W@ 1 GHz (5) | 0.13 W@ 2 GHz (5) | 0.35 W@ 1.3 GHz (5) | 0.6 W/channel @1 GHz (5) |

(1) Including pads. (2) NLDAC, LDAC and Hybrid are the abbreviations of nonlinear DAC, linear DAC and hybrid DAC respectively. (3) Spectrum analyzer and other instruments are required. (4) After reduced. (5) Total power consumption of DDS.

Table 2. Summary of detector parameters and measurements.

| Index                  | This Work |
|------------------------|-----------|
| Power of detector [mw] | 40 (1)/38 (2) |
| Area [mm²]             | 0.06      |
| Detection accuracy [dBm]| -82 (1)/-81 (2) |
| Detection time [µs] (3) | 1 (1)     |
| Maximum operating frequency [MHz] | 519 (1)/400 (2) |

(1) Simulation result. (2) Test result. (3) The time needed for one energy detection operation.

5. Conclusions

This study proposed an automatic spurs detector and applied it to detect the clock-induced spurs of DDS. The spurs detector is mainly composed of an energy detector, detection algorithm, and programmable LPF. The programmable LPF with a wide frequency range realizes the coverage of target spurs. Then, the energy detector, based on square operation, will confirm the magnitude of spurs and extract their features with the algorithm. Finally, the extracted features are sent to the auxiliary DDS to reduce the spurs. The detection circuits are applied to a four-channel 1 GSPS DDS and integrated into a chip, which was fabricated with a 65 nm CMOS process with an area of 190 µm × 320 µm. The power consumption is 38 mW. Furthermore, it can be turned off after extracting to save power. The automatic detection ability of the proposed detector for clock-induced-spurs has been proven. The SFDR after reduction is close to that of traditional auxiliary DDS architecture. The automatic detection of spurs without any off-chip auxiliary instruments can greatly improve the convenience and practicability of DDS.

Author Contributions: Conceptualization, X.L., J.Z. and F.T.; Methodology, X.L., Z.S. and F.T.; Visualization, P.Y.; Writing—original draft, X.L.; Writing—review & editing, J.Z., J.D., P.Y., Z.S. and F.T. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the Natural Science Foundation of Chongqing, China, grant number cstc2019jcyj-zdxmX0014 and the Research Foundation of Chongqing Science and Technology Commission, grant number cstc2018jszq-cyztzx0206 and cstc2018jszx-cyztzxX0049.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.
References

1. Li, S.; Bhethanabotla, V. R. Design of a Portable Orthogonal Surface Acoustic Wave Sensor System for Simultaneous Sensing and Removal of Nonspecifically Bound Proteins. *Sensors* **2019**, *19*, 3876. [CrossRef] [PubMed]

2. Castillo, J.V.; Vela-Garcia, L.; Gutiérrez, C.A.; Parra-Michel, R. A reconfigurable hardware architecture for the simulation of Rayleigh fading channels under arbitrary scattering conditions. *AEU Int. J. Electron. Commun.* **2015**, *69*, 1–13. [CrossRef]

3. Strollo, A.G.M.; De Caro, D.; Petra, N. A 630 MHz, 76 mW Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique. *IEEE J. Solid-State Circuits* **2007**, *42*, 350–360. [CrossRef]

4. Rubio-Cidre, G.; Badolato, A.; Medina, L.U.; Grajal, J.; Mencia-Oliva, B.; Dorta-Naranjo, B.P. DDS-Based Signal-Generation Architecture Comparison for an Imaging Radar at 300 GHz. *IEEE Trans. Instrum. Meas.* **2015**, *64*, 3085–3098. [CrossRef]

5. Tang, S.; Li, C.; Hou, Y. A Suppressing Method for Spur Caused by Amplitude Quantization in DDS. *IEEE Access* **2019**, *7*, 62344–62351. [CrossRef]

6. Curticapean, E.; Niittylahti, J. Exact analysis of spurious signals in direct digital frequency synthesers due to phase truncation. *Electron. Lett.* **2003**, *39*, 499–501. [CrossRef]

7. Vankka, J. *Direct Digital Synthesizers: Theory, Design and Applications*; Springer Science & Business Media: New York, NY, USA, 2001.

8. Ashrafi, A.; Adhami, R. Theoretical Upperbound of the Spurious-Free Dynamic Range in Direct Digital Frequency Synthesizers Realized by Polynomial Interpolation Methods. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2007**, *54*, 2252–2261. [CrossRef]

9. Analog Device. 1 GSPS Direct Digital Synthesizer with 14-Bit DAC Datasheet. Available online: https://www.analog.com/media/en/technicaldocumentation/datasheets/AD9912.pdf (accessed on 28 March 2020).

10. Zhang, J.-A.; Li, G.-J.; Zhang, R.-T.; Li, J.-X.; Wei, Y.-F.; Yan, B.; Li, R.-Z. A 2.5-GHz Direct Digital Frequency Synthesizer with spurious noise cancellation, *IEICE Electron. Express* **2014**, *11*, 20140533. [CrossRef]

11. Willson, A.; Ojha, M.; Agarwal, S.; Lai, T.; Kuo, T.C. A direct digital frequency synthesizer with minimized tuning latency of 12ns. In Proceedings of the 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 20–24 February 2011; pp. 138–140. [CrossRef]

12.ㄷ trom, P.; Entesari, K. A CMOS Spectrum Sensor Based on Quasi-Cyclostationary Feature Detection for Cognitive Radios. *IEEE Trans. Microw. Theory Tech.* **2015**, *63*, 4098–4109. [CrossRef]

13. Lin, C.-S.; Wu, P.-S.; Chang, H.-Y.; Wang, H. A 9-50-GHz Gilbert-cell downconversion mixer in 0.13-m CMOS technology. *IEEE Microw. Wire-Less Components Lett.* **2006**, *16*, 293–295. [CrossRef]

14. Jung, D.K.; Jung, Y.H.; Yoo, T.; Yoon, D.H.; Jung, B.Y.; Kim, T.T.H.; Baek, K.H. A 12-bit Multi-Channel R-R DAC Using a Shared Resistor String Scheme for Area-Efficient Display Source Driver, Circuits and Systems I: Regular Papers. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2018**, *65*, 3688–3697. [CrossRef]

15. Goll, B.; Zimmermann, H. A Comparator with Reduced Delay Time in 65-nm CMOS for Supply Voltages Down to 0.65 V. *IEEE Trans. Circuits Syst. I Express Briefs* **2009**, *56*, 810–814. [CrossRef]

16. Nauta, B. A CMOS transconductance-C filter technique for very high frequencies. *IEEE J. Solid-State Circuits* **1992**, *27*, 142–153. [CrossRef]

17. Darabi, H.; Abidi, A. Noise in RF-CMOS mixers: A simple physical model. *IEEE J. Solid-State Circuits* **2000**, *35*, 15–25. [CrossRef]

18. Yoo, T.; Yeoh, H.C.; Jung, Y.-H.; Cho, S.-J.; Kim, Y.S.; Kang, S.-M.; Baek, K.-H. A 2 GHz 130 mW Direct-Digital Frequency Synthesizer with a Nonlinear DAC in 55 nm CMOS. *IEEE J. Solid-State Circuits* **2014**, *49*, 2976–2989. [CrossRef]

19. Yeoh, H.C.; Jung, J.-H.; Jung, Y.-H.; Baek, K.-H. A 1.3-GHz 350-mW hybrid direct digital frequency synthesizer in 90 nm CMOS. *IEEE J. Solid-State Circuits* **2010**, *45*, 1845–1855. [CrossRef]