Array of Graphene Variable Capacitors on 100 mm Silicon Wafers for Vibration-Based Applications

Millicent N. Gikunda 1, Ferdinand Harerimana 1, James M. Mangum 1, Sumaya Rahman 1, Joshua P. Thompson 1, Charles Thomas Harris 2, Hugh O. H. Churchill 1 and Paul M. Thibado 1 asterisk

1 Department of Physics, University of Arkansas, Fayetteville, AR 72701, USA; mngikund@uark.edu (M.N.G.); fharerim@uark.edu (F.H.); jmmangum@uark.edu (J.M.M.); sr082@uark.edu (S.R.); jpt003@uark.edu (J.P.T.); hchurch@uark.edu (H.O.H.C.)
2 Sandia National Laboratories, Albuquerque, NM 87123, USA; ctharri@sandia.gov
* Correspondence: thibado@uark.edu

Abstract: Highly flexible, electrically conductive freestanding graphene membranes hold great promise for vibration-based applications. This study focuses on their integration into mainstream semiconductor manufacturing methods. We designed a two-mask lithography process that creates an array of freestanding graphene-based variable capacitors on 100 mm silicon wafers. The first mask forms long trenches terminated by square wells featuring cone-shaped tips at their centers. The second mask fabricates metal traces from each tip to its contact pad along the trench and a second contact pad opposite the square well. A graphene membrane is then suspended over the square well to form a variable capacitor. The same capacitor structures were also built on 5 mm by 5 mm bare dies containing an integrated circuit underneath. We used atomic force microscopy, optical microscopy, and capacitance measurements in time to characterize the samples.

Keywords: graphene; photolithography; wet etching; variable capacitor; atomic force microscopy; critical point drying; graphene transfer; integrated circuit

1. Introduction

Developing technologies related to clean energy, harvesting energy, and the conversion and storage of energy has become a high priority in recent years [1–3]. Energy sources such as ambient vibrations hold the potential for battery alternatives in certain applications. Continued device miniaturization is driving this need. Consequently, extensive research in devising on-board energy harvesting power sources for ultra-low power integrated circuits is underway [4–7].

Flexible suspended membranes have enabled a wide range of technologies, from acoustic wave generators and receivers [8–11] to nanoelectromechanical sensors [12,13]. One of the most exciting membranes is graphene. Graphene membranes may improve these applications as they exhibit exceptional physical properties, including high electrical conductivity, high thermal conductivity, unusual flexibility, enormous specific surface area, and remarkable biocompatibility [14–20]. Consequently, graphene membranes may enhance performance in applications such as supercapacitors [21,22], photovoltaic devices [23], nanoelectromechanical [24], and micro-electromechanical devices [25,26]. For example, single-layer graphene was suspended over a lightweight, flexible, transparent, and conductive bilayer composite of polyetherimide to create an energy-efficient, high-performance nanoelectromechanical transducer [27]. Graphene membranes have also been used to make a graphene varactor, allowing its capacitance to be finely tuned using voltage-induced deflection [28,29].

Freestanding graphene membranes also show promise as a source of vibrational energy for low-power electronics [30–34]. A device based on strained nanostructured...
graphene has been proposed for vibration energy harvesting from thermal fluctuations and ambient vibrations [35].

A graphene-based variable capacitor connected to an energy harvesting circuit is shown as a schematic in Figure 1. In this implementation, the upper capacitor plate is flexible, replacing the usual rigid plate held by springs [36–38]. Using springs works well but generally leads to a larger overall device, as shown in Table 1.

![Schematic of graphene energy harvesting circuit](image)

**Figure 1.** Schematic of graphene energy harvesting circuit using two Schottky diodes, two storage capacitors, a variable capacitor, and a DC bias voltage. The variable capacitor represents the suspended graphene over a fixed metal electrode, as shown in the side illustration.

| Vibrating Material | Thickness   | Overall Size | Number of Caps | Reference |
|--------------------|-------------|--------------|----------------|-----------|
| Silicon            | 512 microns | 15 mm        | 1              | [36]      |
| Polymer            | 450 microns | 11 mm        | 1              | [37]      |
| Spring Steel       | 1270 microns| 66 mm        | 1              | [38]      |
| Graphene           | 0.001 microns| 5 mm         | 100            | This Study|

The graphene is suspended above a fixed metal electrode to form the variable capacitor.

As the graphene membrane vibrates up and down, the distance between graphene and electrode changes, which causes the capacitance to change in time. As the capacitance varies in time for a fixed voltage, electrical charge is forced on and off the graphene membrane. This comes from the equation $q(t) = C(t) \cdot V$, where $q$ is the charge, $C$ is the varying capacitance, and $V$ is the bias voltage. When the charge flows clockwise, it passes through diode D1 and charges capacitor C1. When the charge flows counterclockwise, it moves against the bias voltage $V$, charges capacitor C2, then passes through diode D2. If the bias voltage source is a rechargeable battery, it will be charged during this half-cycle [39,40].

Even at a current level of nanoamps, this circuit was found to be 50% efficient when operated at its maximum output power [41]. A recent scanning tunneling microscopy (STM) study used a similar circuit to monitor the current driven by the ambient motion of freestanding graphene by fixing the location of the STM tip (feedback off mode). These findings provided the motivation for this work [42].

For this study, we fabricated an array of freestanding graphene variable capacitors on 100 mm silicon wafers. We used standard silicon fabrication processes, along with other well-established techniques developed by the semiconductor industry [43–51]. However, our graphene-well structure has requirements that make its development unique, and we share the process here. The fabrication of the graphene variable capacitor array was reduced to a three-step process. First, the trench, well, and tip features were created by etching an underlying sacrificial silicon dioxide layer [44,52–54]. Second, the metal traces and bonding pads were deposited. Finally, the large-area graphene transfer and suspension were achieved using a critical point dryer.
2. Materials and Methods

For this study, we used low resistivity (1–10 Ω cm), 500-µm-thick, (100)-oriented silicon wafers with a 2-µm-thick, high-quality thermal oxide on top (University Wafer, Boston, MA, USA). A final design concept for a completed wafer containing thousands of graphene membrane variable capacitors is illustrated in Figure 2. The pattern was aligned to the wafer cleavage planes. It had 57 identical 1 cm by 1 cm structures arranged in a square grid, as shown in Figure 2a. Each unit was numbered. A zoomed-in view of unit 21 is shown, which had more than 100 graphene membrane variable capacitor test structures with varying trench lengths. The shortest trench length in section F is shown, with an expanded view just below unit 21. Each variable capacitor had two metal contacts (tip and graphene membrane) separated by a trench to help avoid electrical shorts. In the top view, the two metal contacts are shown. The tip-well structure was on the right, with a zoomed-in view below. The semi-transparent green sheet is graphene, which covers the square well and touches the metal graphene membrane contact pad to its right. A metal trace ran from the tip along the bottom of the trench to the metal pad on the far left. The trench provided space for the placement of the graphene membrane while avoiding contact with the left metal contact, which connected to the tip. A cross-sectional side view of the single variable capacitor is shown in Figure 2b. A zoomed-in view of the graphene membrane suspended over the square well (with the metal cone underneath) is also shown. The zoomed-in side view helps illustrate how the capacitance of the structure varies in time as the graphene moves.

![Figure 2. Schematic illustration of the wafer layout. (a) 100 mm silicon wafer with an array of 57 identical patterns next to a zoomed-in view of a single 1 cm square unit. Notice each 1 cm unit has regions A-F labeled for easy record keeping. A top view illustration of a single graphene membrane variable capacitor with metal contacts is also shown. (b) Cross-sectional side view and a zoomed-in side view of a single graphene membrane variable capacitor.](image-url)
A buffered oxide etchant (5:1 with hydrofluoric acid) (VWR, Suwanee, GA, USA) cut the trench-well-tip structures into the silicon dioxide. Atomic force microscopy (AFM) (Mnp, Easton, PA, USA) and optical microscopy (Olympus, Pittsburgh, PA, USA) were used to characterize the etched surface morphology and the top of the wafer. The conductive paths and contact pads were created by depositing a thin Cr layer (5 nm), followed by a thicker Au layer (50–100 nm). AFM and optical microscopy were used to characterize these layers. Graphene, commercially grown on Ni, was used for the large-area graphene membrane transfer (graphene supermarket). A critical point dryer was used to aid in graphene membrane suspension.

3. Results and Discussion
3.1. Mask 1 Processes: Trench, Well, and Tip

Mask 1 defines the position and size of the trench, well, and tip features, as shown in Figure 3. It allows a full 100 mm silicon wafer to be patterned all at once, creating 57 identical regions measuring 1 cm by 1 cm each. The edges of the square regions were oriented along the cleavage planes, as shown in Figure 3a. A zoomed-in view of one square unit is shown in Figure 3b, containing more than 100 patterns that ultimately give rise to the long trench, the square well, and the tip. A zoomed-in view of one individual pattern is shown in Figure 3c.

![Figure 3](image-url)

**Figure 3.** Mask 1 design pattern. (a) Fully patterned wafer with an array of 57 identical square sections. (b) Zoomed-in view of a 1 cm × 1 cm region. (c) A pattern that will yield a single trench, well, and tip structure.

The shaded areas of the pattern were etched, while the white areas were protected from the etchant. We designed a square-shaped ring at the right end of the trench, shown in a zoomed-in view at the bottom of Figure 3c. Within the 5 μm by 5 μm shaded region is a 2 μm by 2 μm unshaded area. This pattern allowed the square well to form with a cone-shaped tip at its center. The process etches isotropically, so the shaded section and the area underneath the 2 μm by 2 μm protected region were etched simultaneously. In
time, the etchant fully undercut the central region, causing the protective resist to float away. At the end of the etching process, a cone-shaped tip remained in the center of the square-well structure.

The steps for creating the trench, well, and tip feature using lithography are illustrated in Figure 4. The overall idea is as follows. On top of the silicon wafer is a two-micron-thick silicon dioxide layer. Using a stencil, we etched a pattern into the silicon dioxide using hydrofluoric acid. With this acid, the silicon dioxide etches isotropically, so it is partially removed underneath the stencil as well as straight down toward the silicon wafer. When the etching was complete, a three-dimensional trench was formed in the insulating silicon dioxide layer.

First, a layer of photoresist AZ 5214 (MicroChemicals, St. Louis, MO, USA) E or e-beam resist polymethyl methacrylate (PMMA) was spin-coated on the SiO₂ layer and baked at 180 °C for 5 min. Then, the lithographic Mask 1 was used during the exposure process to mark the pattern on the wafer. Once exposed, the pattern was developed for 30 s in n-amyl acetate, then 20 s in methyl isobutyl ketone (MIBK) (Fisher Scientific, Waltham, MA, USA), and finally rinsed with isopropyl alcohol (IPA) (Fisher Scientific, Waltham, MA, USA) to remove the exposed resist.

The wafer was then placed in a 5:1 buffered oxide etch containing hydrofluoric acid (HF) for 5 min at room temperature. This step etches the exposed SiO₂ material isotropically and undercuts the resist to form a tip, as illustrated in Figure 4e. The etch time determines the depth of the trench and the height of the tip structure. The wafer was then double rinsed in deionized water to stop any further etching. Finally, the sample was soaked overnight in Remover PG to eliminate the photoresist, rinsed with IPA, then blown dry with nitrogen to keep the wafer spot-free.

To confirm if the wafer was successfully etched and the resist completely removed, optical microscope images were taken, as shown in Figure 5a,b. The pattern was transferred to the wafer, uniformly covering the entire surface. Next, AFM was used to measure the topography of various tip-well structures throughout the wafer. A typical AFM image and its cross-sectional line profile are shown in Figure 5c,d. The top of the wafer is white. The square well is mostly black, with the tip appearing as a white central feature. The trench intersects the well along its bottom edge. In the cross-sectional line profile, which cuts horizontally through the center of the AFM image, the 0.5 μm-deep well can be seen. A tip protrudes from the center of the bottom of the well. The highest point of the tip is 0.15 μm.

**Figure 4.** Schematic illustration of trench, well and tip structure formation processing steps. (a) Low resistivity silicon wafer with a 2-μm-thick SiO₂ layer; (b) resist layer spin-coated on wafer and baked for 5 min; (c) Mask 1 is applied during lithography exposure; (d) patterned wafer after developing; (e) isotropic etching of SiO₂ layer in 5-min hydrofluoric acid bath for trench, well, and tip formation; and (f) final wafer with trench, well, and tip feature after resist is removed.
from the top of the wafer. This pattern was reproduced with a high degree of accuracy across the entire wafer.

Figure 5. Optical microscopy and AFM images after Mask 1. (a) Patterned 100 mm wafer with an array of 57 identical features; (b) high resolution optical image of a single 1 cm square unit; (c) AFM image of a single square well with a cone-shaped tip at its center; and (d) AFM line profile taken horizontally through the AFM image shown in (c).

3.2. Mask 2 Processes: Metal Traces and Bonding Pads

Mask 2 defines the position and size of the conductive metal traces and electrical contact pads. The full wafer mask design is shown in Figure 6a. It must be precisely aligned to Mask 1. To aid the alignment, several crosshair markers were written into the wafer during the Mask 1 etch, which can be seen in both Figures 3a and 5b. A zoomed-in view of a single 1 cm square region for the Mask 2 design is shown to the right in Figure 6a. This mask also writes the labels into each unit (the number 21 can be seen). A zoomed-in view of the tip-well region, we also added a metal horseshoe-type design around the tip-well. In addition to a metal contact pad to the right of the tip-well region, we also added a metal horseshoe-type design around the tip-well structure. This was placed on the top of the wafer and connected to the graphene membrane contact pad. The horseshoe shape ensures electrical contact with the graphene membrane was made when the graphene membrane was placed over the well at a later step in the fabrication process.

The Mask 2 processing steps are illustrated in Figure 7. First, either AZ 5214E (MicroChemicals, St. Louis, MO, USA) or α-methyl styrene-co-α-chloroacrylate methylester (CSAR) (Sigma-Aldrich, St. Louis, MO, USA) resist layer was spin-coated and baked at 180 °C for 5 min. Mask 2 was then used to pattern the resist. Next, the wafer was developed for 30 s in n-amyl acetate, 20 s in methyl isobutyl ketone (MIBK), and rinsed in
IPA. Then 5 nm of chromium was deposited onto the surface, followed by 100 nm of gold. The thickness of the gold layer is a variable parameter used to control the distance between the top of the wafer and the top of the tip. The wafer was then soaked overnight in a 50-50 acetone-remover PG mixture for liftoff, followed by an IPA rinse. Finally, the sample was blown dry with nitrogen gas to avoid spotting.

![Figure 6](image.png)

**Figure 6.** Mask 2 design pattern. (a) Fully patterned wafer with 57 identical units and a zoomed-in view of a single 1 cm unit. Notice each 1 cm unit is numbered (this one is unit 21) and has regions A-F labeled for easy record keeping.; and (b) A single trench, well, and tip structure with a zoomed-in view of the tip-well region with a graphene membrane bonding pad to the right of the tip-well structure.

![Figure 7](image.png)

**Figure 7.** Schematic illustration of Mask 2 processes. (a) Wafer after Mask 1 showing the trench-well-tip features throughout. (b) Resist layer spin-coated and baked for 5 min. (c) Mask 2 is applied during lithographic exposure. (d) Patterned device after developing. (e) Deposition of 100 nm of gold. (f) Final metallized wafer after liftoff.
Optical microscopy and AFM images were used to characterize the wafer after completing the Mask 2 processing steps. An optical photograph of the full wafer is shown in Figure 8a. The pattern was reproduced across the entire wafer. A high-resolution image of the gold-coated tip, trench, and contact pad around the well structure is shown in Figure 8b. The horseshoe spans three sides of the tip-well structure. AFM was used to characterize the position of the metal deposited inside the well and to determine the thickness of the metal layer, as shown in Figure 8c,d. From this image, we confirmed both the thickness of the gold and the distance between the top of the tip and the top of the wafer. This pattern was reproduced with a high degree of accuracy across the entire wafer.

![Figure 8](image_url)

**Figure 8.** Optical and AFM images. (a) Mask 2 patterned full wafer; (b) tip-well feature with bonding pad after gold deposition; (c) AFM image of a single tip-well structure; and (d) horizontal line profile through the tip in (c) that reveals the gold thickness.

### 3.3. Graphene Membrane Placement and Suspension

We used commercially available multilayer graphene grown on nickel on a silicon chip (graphene supermarket, Ronkonkoma, NY, USA). This stage of the process ensures that the graphene membrane covers the well over the tip, that it makes electrical contact with the graphene membrane contact pad, and that it does not make electrical contact with the tip contact pad. The graphene membrane is suspended over the array of tip features and does not contact any of them. The shape of the graphene membrane and its placement location for region B on unit 21 of the wafer is shown schematically as a rectangular green strip in the upper right corner of Figure 9.

The large-area graphene membrane transfer process is schematically illustrated in Figure 10 [55–57]. Using a commercially prepared graphene-Ni-Silicon chip stack, we spun-coated a layer of PMMA over the graphene and baked it at 180 °C for 4 min. Next, Scotch tape was used to peel off a thin strip of the PMMA-graphene-Ni layer from the silicon chip. The strip was placed in an FeCl₃ etchant for 20 min to dissolve the nickel. The tape-PMMA-graphene stack was transferred to DI water to remove the FeCl₃ solution.
The tape was then removed from the PMMA-graphene stack, and the graphene membrane was placed on the desired region of the wafer. The entire wafer with the PMMA-graphene was then set at an angle for 10 min to dry in position (not shown). The PMMA was later removed by soaking the sample in acetone for 10 min. The sample was then quickly transferred to hexane. The liquid hexane was not allowed to air dry. Instead, the entire system was introduced into a critical point dryer (CPD), which dried the graphene-wafer system and assisted in the suspension of the graphene membrane over the tip features.

**Figure 9.** Illustration of graphene membrane placement on the wafer.

**Figure 10.** Graphene transfer steps. (a) Graphene-Ni-Silicon chip. (b) Spin coat a PMMA layer. (c) Peel away the PMMA-graphene-Ni layer from the silicon with tape. (d) Etch away the Ni layer. (e) Place the PMMA-graphene on patterned wafer over an array of tip-well structures. (f) Apply hexane, followed by critical point drying. (g) Final graphene suspended over the tip.

The photographs of the various graphene transfer steps are shown in Figure 11. Tape was used to peel off the PMMA-graphene-Ni layer from the silicon chip. The Ni layer was etched in FeCl₃. The tape-PMMA-graphene was scooped out of the etchant, placed on our patterned wafer, and then set at an angle to dry. After using hexane and CPD, the graphene membrane was suspended over the tip well structures, as shown in the optical image in Figure 11f. Note that the size of the suspended graphene is too large for us to suspend single-layer graphene. Thus, optical characterization was sufficient to ensure proper graphene placement.
The photographs of the various graphene transfer steps are shown in Figure 11. The graphene membrane was semi-transparent and covered the entire upper half of the chip. A line running nearly horizontally across the chip marks the graphene location on the device.

3.4. Processing Bare Die with a Subsurface Integrated Circuit

In addition to developing the graphene membrane variable capacitor fabrication process on 100 mm silicon wafers, we also reproduced the process on a bare die containing an integrated circuit built by the Taiwan Semiconductor Manufacturing Corporation (TSMC) (MUSE Semiconductor, Denver, CO, USA). The TSMC chip measures 5 mm by 5 mm and contains a rectifier amplifier circuit for energy harvesting. The top of the TSMC chip has bonding pads around the perimeter, as well as a 3 mm by 3 mm bonding pad in the center. The bonding pads are aluminum and are shown in Figure 12a. To remove the central aluminum, we first covered the outer regions of the TSMC chip with carbon paint, as shown in Figure 12b. Next, the TSMC chip was etched in a commercial aluminum etchant (Transene) (VWR, Suwanee, GA, USA) for 20 min, followed by a DI water double rinse. Figure 12c shows the chip after etching. Next, we deposited SiO$_2$ over the TSMC chip at low temperatures to avoid altering the integrated circuit. The TSMC chips were then run through the same three-step process discussed above. After Mask 1, Mask 2, and graphene membrane placement, an optical image of the TSMC chip was taken, as shown in Figure 12d. The graphene membrane was semi-transparent and covered the entire upper half of the chip. A line running nearly horizontally across the chip marks the lower edge of the graphene membrane. During the metal deposition steps, the graphene membrane was wired automatically to the top bonding pads, and the tips were wired to the lower bonding pads.

3.5. Capacitance Characterization

We used a precision high-resolution capacitance meter (AH 2550A) (Andeen-Hagerling, Cleveland, OH, USA) to measure the capacitance between the graphene membrane metal contact pad and the tip metal contact pad. A photograph of our setup is shown in Figure 13a.
We used shielded measurement probes to touch both the graphene membrane metal contact and the tip metal contact. The setup was completely grounded and was inside a dark box to avoid interference from its surroundings. We first determined if the graphene membrane directly contacted the tip by measuring the resistance between the two probes. Generally, when properly suspended, the resistance was found to be much higher than 10 GΩ. The average resistance was 2.039 GΩ for the TSMC bare die sample and 128.576 GΩ for the 100 mm silicon wafer sample.

The capacitance varied in time for the graphene-membrane variable capacitors that were fabricated on the 100 mm wafers. A typical result is shown in Figure 13b. The variation in capacitance was about 60 aF for the graphene membrane capacitor (a constant capacitance was subtracted from the raw data). A control is also shown that has a much smaller variation. The control measurement was made by first raising the probes vertically off of the contact pads until the probes no longer contacted the surface, then repeating the capacitance measurement in time. A typical capacitance measurement for a sample fabricated on the TSMC bare die is shown in Figure 13c. The variation in capacitance was about 2 fF for this sample. We do not attribute the slight drift in capacitance over the 1.5-h long measurement to anything. A control for this sample is also shown.
hotolithography. Capacitance and resistance measurements taken from capacitors made using the 100 mm silicon wafers; and (c) capacitance in time for the capacitors made using the TSMC bare die.

4. Conclusions

We described the design and fabrication of an array of graphene-based variable capacitors on both 100 mm silicon wafers and bare dies manufactured by TSMC. We provided a template for building a massive array of membrane devices in parallel with nearly 10,000 individually addressable membrane suspensions on one substrate. Our procedure is easy to follow and requires only two masks to complete. Photolithography or e-beam lithography can be used to pattern the wafers. Trench-well-tip features were created using an undercutting isotropic wet etch of SiO$_2$ with buffered HF for 5 min at room temperature. The conductive pathways and contact pads were created using the patterned deposition of gold. We performed large-area graphene membrane transfer over the tip regions. We used a critical point dryer to ensure that the graphene membrane was left freestanding over the tip feature. The graphene-tip feature forms a variable capacitor with the graphene membrane as the movable plate. Capacitance and resistance measurements taken from these devices confirmed that the graphene membrane was freestanding over the tip structure and was always moving. In the future, a new TSMC chip will be designed. We imagine it will measure 5 mm by 5 mm, have a central region for graphene that measures 3 mm by 3 mm, and contain 100 graphene variable capacitors. Overlaying the graphene on the chip will automatically connect it to the rectifying circuit below. As the graphene is driven by the ambient environment, the storage capacitors will be charged. A typical low-power application would be a battery replacement for reading a remote sensor and transmitting its value to another location.

Figure 13. Capacitance measurements. (a) Photograph of measurement probes on the wafer; (b) capacitance in time for the capacitors made using the 100 mm silicon wafers; and (c) capacitance in time for the capacitors made using the TSMC bare die.
Author Contributions: Conceptualization, P.M.T.; Methodology M.N.G., S.R., J.P.T., C.T.H., H.O.H.C. and P.M.T.; Software, H.O.H.C. and C.T.H.; Validation, F.H., J.M.M. and P.M.T.; formal analysis, M.N.G. and P.M.T.; resources, P.M.T.; data curation, M.N.G.; writing—original draft preparation, M.N.G. and P.M.T.; Writing—review & editing, all authors; supervision, P.M.T.; project administration, P.M.T.; fund acquisition, P.M.T. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by Walton Family Charitable Support Foundation, grant number RG3178. This work was performed, in part, at the Center for Integrated Nanotechnologies, U.S. Department of Energy, Office of Basic Energy Sciences, user facility. Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy’s National Nuclear Security Administration under contract DE-NA0003525. This paper describes objective technical results and analysis. Any subjective views or opinions that might be expressed in the paper do not necessarily represent the views of the U.S. Department of Energy or the United States Government.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data that support the findings in this study are available from the corresponding author upon reasonable request.

Acknowledgments: This work was performed in part at the Georgia Tech Institute for Electronics and Nanotechnology, a member of the National Nanotechnology Coordinated Infrastructure (NNCI), which is supported by the National Science Foundation (Grant ECCS-2025462), and the MonArk NSF Quantum Foundry supported by the National Science Foundation Q-AMASE-i program under NSF award No. DMR-1906383.

Conflicts of Interest: The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript, or in the decision to publish the results.

References
1. Li, J.; Wang, X. Research Update: Materials design of implantable nanogenerators for biomechanical energy harvesting. APL Mater. 2017, 5, 073801. [CrossRef] [PubMed]
2. Cook-Chennault, K.A.; Thambi, N.; Bitetto, M.A.; Hameyie, E.B. Piezoelectric Energy Harvesting: A Green and Clean Alternative for Sustained Power Production. Build. Sci. Technol. Soc. 2008, 28, 496–509. [CrossRef]
3. Edlund, C.; Ramakrishnan, S. An analytic study of vibrational energy harvesting using piezoelectric tiles in stairways subjected to human traffic. Eur. J. Appl. Math. 2019, 30, 968–985. [CrossRef]
4. Priya, S.; Song, H.-C.; Zhou, Y.; Varghese, R.; Chopra, A.; Kim, S.-G.; Kanno, I.; Wu, L.; Ha, D.S.; Ryu, J.; et al. A Review on Piezoelectric Energy Harvesting: Materials, Methods, and Circuits. Energy Harvest. Syst. 2017, 4, 3–39. [CrossRef]
5. Chandrakasan, A.; Amirharaaj, R.; Goodman, J.; Rabiner, W. Trends in low power digital signal processing. In Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 31 May–3 June 1998; IEEE: New York, NY, USA, 1998; Volume 4, pp. 604–607.
6. Atienza, D.; Ayala, J.L. Special Issue of GLSVLSI 2011: Current Trends on VLSI and Ultra Low-Power Design; Elsevier: Amsterdam, The Netherlands, 2012; Volume 45, pp. 229–438.
7. Alioto, M. Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial. IEEE Trans. Circuits Syst. I Regul. Pap. 2012, 59, 3–29. [CrossRef]
8. Bae, S.-H.; Kahya, O.; Sharma, B.K.; Kwon, J.; Cho, H.J.; Özyilmaz, B.; Ahn, J.-H. Graphene-P(VDF-TrFE) Multilayer Film for Flexible Applications. ACS Nano 2013, 7, 3130–3138. [CrossRef]
9. Schlicke, H.; Rebber, M.; Kunze, S.; Vossmeyer, T. Resistive pressure sensors based on freestanding membranes of gold nanoparticles. Nanoscale 2016, 8, 183–186. [CrossRef]
10. de Ouay, B.; Guldin, S.; Luo, Z.; Allegri, S.; Stellacci, F. Freestanding Ultrathin Nanoparticle Membranes Assembled at Transient Liquid-Liquid Interfaces. Adv. Mater. Interfaces 2013, 3, 1600191. [CrossRef]
11. Bunch, J.S.; van der Zande, A.M.; Verbridge, S.S.; Frank, I.W.; Tanenbaum, D.M.; Parpia, J.M.; Craighead, H.G.; McEuen, P.L. Electromechanical Resonators from Graphene Sheets. Science 2007, 315, 490–493. [CrossRef]
12. de Alba, R.; Abhilash, T.S.; Hui, A.; Storch, I.R.; Craighead, H.G.; Parpia, J.M. Temperature-dependence of stress and elasticity in wet-transferred graphene membranes. J. Appl. Phys. 2018, 123, 095109. [CrossRef]
13. Li, X.; Zhang, R.; Yu, W.; Wang, K.; Woi, J.; Wu, D.; Cao, A.; Li, Z.; Cheng, Y.; Zheng, Q.; et al. Stretchable and highly sensitive graphene-on-polymer strain sensors. Sci. Rep. 2012, 2, 870. [CrossRef] [PubMed]
14. Lee, J.-H.; Park, S.-J.; Choi, J.-W. Electrical Property of Graphene and Its Application to Electrochemical Biosensing. Nanomaterials 2019, 9, 297. [CrossRef] [PubMed]
15. Wu, Y.; Farmer, D.B.; Xia, F.; Avouris, P. Graphene Electronics: Materials, Devices, and Circuits. Proc. IEEE 2013, 101, 1620–1637. [CrossRef]
16. Naumis, G.G.; Barraza-Lopez, S.; Oliva-Leyva, M.; Terrones, H. Electronic and optical properties of strained graphene and other strained 2D materials: A review. Rep. Prog. Phys. 2017, 80, 096501. [CrossRef] [PubMed]
17. Jiang, J.-W.; Wang, B.-S.; Wang, J.-S.; Park, H.S. A review on the flexural mode of graphene: Lattice dynamics, thermal conduction, thermal expansion, elasticity and nanomechanical resonance. J. Phys. Condens. Matter 2015, 27, 083801. [CrossRef]
18. Sang, M.; Shin, J.; Kim, K.; Yu, K. Electronic and Thermal Properties of Graphene and Recent Advances in Graphene Based Electronics Applications. Nanomaterials 2019, 9, 374. [CrossRef]
19. Meyer, J.C.; Geim, A.K.; Katsnelson, M.I.; Novoselov, K.S.; Booth, T.J.; Roth, S. The structure of suspended graphene sheets. Nature 2007, 446, 60–63. [CrossRef]
20. Geim, A.K.; Novoselov, K.S. The rise of graphene. Nat. Mater. 2007, 6, 183–191. [CrossRef]
21. He, N.; Fan, Q.; Liu, Y.; Gao, W. Graphene-Fiber-Based Supercapacitors Favor N-Methyl-2-pyrrolidone/Ethyl Acetate as the Spinning Solvent/Coagulant Combination. ACS Appl. Mater. Interfaces 2017, 9, 24568–24576. [CrossRef]
22. Huang, Y.; Liang, J.; Chen, Y. An overview of the applications of graphene-based materials in supercapacitors. Small 2012, 8, 1805–1834. [CrossRef]
23. Yin, Z.; Wu, S.; Zhou, X.; Huang, Q.; Zhang, Q.; Boey, F.; Zhang, H. Electrochemical Deposition of ZnO Nanorods on Transparent Reduced Graphene Oxide Electrodes for Hybrid Solar Cells. Small 2010, 6, 307–312. [CrossRef] [PubMed]
24. Smith, A.D.; Niklaus, F.; Paussa, A.; Vaziri, S.; Fischer, A.C.; Sterner, M.; Forsberg, F.; Delin, A.; Esseni, D.; Palestri, P.; et al. Electromechanical Piezoresistive Sensing in Suspended Graphene Membranes. Nano Lett. 2013, 13, 3237–3242. [CrossRef] [PubMed]
25. Khan, Z.H.; Kermany, A.R.; Öchsner, A.; Iacopi, F. Mechanical and electromechanical properties of graphene and their potential application in MEMS. J. Phys. D Appl. Phys. 2017, 50, 053003. [CrossRef]
26. Zang, X.; Zhou, Q.; Chang, J.; Liu, Y.; Lin, L. Graphene and carbon nanotube (CNT) in MEMS/NEMS applications. Microelectron. Eng. 2015, 132, 192–206. [CrossRef]
27. Khan, A.U.; Zeltzer, G.; Speyer, G.; Croft, Z.L.; Guo, Y.; Nagar, Y.; Artel, V.; Levi, A.; Stern, C.; Naveh, D.; et al. Mutually Reinforced Polymer—Graphene Bilayer Membranes for Energy-Efficient Acoustic Transduction. Adv. Mater. 2021, 33, 2004053. [CrossRef] [PubMed]
28. AbdelGhany, M.; Ledwosinska, E.; Szkopek, T. Theory of the suspended graphene varactor. Appl. Phys. Lett. 2012, 101, 153102. [CrossRef]
29. AbdelGhany, M.; Mahvash, F.; Mukhopadhyay, M.; Favron, A.; Martel, R.; Siaj, M.; Szkopek, T. Suspended graphene variable capacitor. 2D Mater. 2016, 3, 041005. [CrossRef]
30. Liang, X.; Sperling, B.A.; Calizo, I.; Cheng, G.; Hacker, C.A.; Zhang, Q.; Obeng, Y.; Yan, K.; Peng, H.; Li, Q.; et al. Toward Clean Spinning Solvent/Coagulant Combination. ACS Appl. Mater. Interfaces 2017, 9, 183–191. [CrossRef] [PubMed]
31. Avouris, P. Graphene: Electronic and Photonic Properties and Devices. Nano Lett. 2011, 11, 9144–9153. [CrossRef] [PubMed]
32. Andrei, E.Y.; Li, G.; Du, X. Electronic properties of graphene: A perspective from scanning tunneling microscopy and magnetotransport. Rep. Prog. Phys. 2012, 75, 056501. [CrossRef]
33. Beeby, S.P.; Tudor, M.J.; White, N.M. Energy harvesting vibration sources for microsystems applications. Meas. Sci. Technol. 2006, 17, R175–R195. [CrossRef]
34. Kim, S.-G.; Priya, S. Kanno, I. Energy Frontier Research, C. Solid-State Solar-Thermal Energy Conversion, Piezoelectric MEMS for energy harvesting. MRS Bull. 2012, 37, 1039–1050. [CrossRef]
35. Lopez-Suarez, M.; Rurali, R.; Gammattoni, L.; Abdal, G. Nanostructured graphene for energy harvesting. Phys. Rev. B 2011, 84, 161401. [CrossRef]
36. Meninger, S.; Mur-Miranda, J.O.; Amirtharajah, R.; Chandrakasan, A.P.; Lang, J.H. Vibration-to-electric energy conversion. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2001, 9, 64–76. [CrossRef]
37. Mitcheson, P.D.; Miao, P.; Stark, B.H.; Yeatman, E.M.; Holmes, A.S.; Green, T.C. MEMS electrostatic micropower generator for low frequency operation. Sens. Actuators A Phys. 2004, 115, 523–529. [CrossRef]
38. Yen, B.C.; Lang, J.H. A variable-capacitance vibration-to-electric energy harvester. IEEE Trans. Circuits Syst. 2006, 53, 288–295. [CrossRef]
39. Greene, N.R. Energy Flow for a Variable-Gap Capacitor. Phys. Teach. 2005, 43, 340–343. [CrossRef]
40. Philp, S.F. The Vacuum-Insulated, Varying-Capacitance Machine. IEEE Trans. Electr. Insul. 1977, EI-12, 130–136. [CrossRef]
41. Harerimana, F.; Peng, H.; Otobo, M.; Luo, F.; Gikunda, M.N.; Mangum, J.M.; Labella, V.P.; Thibado, P.M. Efficient circuit design for low power energy harvesting. AIP Adv. 2020, 10, 050006. [CrossRef]
42. Thibado, P.M.; Kumar, P.; Singh, S.; Ruiz-Garcia, M.; Lasanta, A.; Bonilla, L.L. Fluctuation-induced current from freestanding graphene. Phys. Rev. E 2020, 102, 042101. [CrossRef]
43. Ristic, L. Sensor Technology and Devices. Meas. Sci. Technol. 2000, 11, 1829–1830.
44. French, P.J. Development of surface micromachining techniques compatible with on-chip electronics. *J. Micromech. Microeng.* 1996, 6, 197–211. [CrossRef]

45. Avis, C.; Jang, J. Understanding the Origin of the Hysteresis of High-Performance Solution Processed Polycrystalline SnO$_2$ Thin-Film Transistors and Applications to Circuits. *Membranes* 2022, 12, 7. [CrossRef] [PubMed]

46. Woo, G.; Yoo, H.; Kim, T. Hybrid Thin-Film Materials Combinations for Complementary Integration Circuit Implementation. *Membranes* 2021, 11, 931. [CrossRef] [PubMed]

47. Yue, D.W.; Rong, X.M.; Han, S.; Cao, P.J.; Zeng, Y.X.; Xu, W.Y.; Fang, M.; Liu, W.J.; Zhu, D.L.; Lu, Y.M. High Photoresponse Black Phosphorus TFTs Capping with Transparent Hexagonal Boron Nitride. *Membranes* 2021, 11, 952. [CrossRef] [PubMed]

48. Lee, S.S. An Empirical Modeling of Gate Voltage-Dependent Behaviors of Amorphous Oxide Semiconductor Thin-Film Transistors including Consideration of Contact Resistance and Disorder Effects at Room Temperature. *Membranes* 2021, 11, 954. [CrossRef]

49. Kao, C.H.; Liu, C.S.; Chan, S.M.; Kuo, C.C.; Tsai, S.C.; Lee, M.L.; Chen, H. Effects of NH$_3$ Plasma and Mg Doping on InGaZnO pH Sensing Membrane. *Membranes* 2021, 11, 994. [CrossRef]

50. Bagolini, A.; Correale, R.; Picciotto, A.; di Lorenzo, M.; Scapinello, M. MEMS Membranes with Nanoscale Holes for Analytical Applications. *Membranes* 2021, 11, 74. [CrossRef]

51. Yusof, N.; Bais, B.; Yunas, J.; Soin, N.; Majlis, B.Y. Fabrication of Suspended PMMA-Graphene Membrane for High Sensitivity LC-MEMS Pressure Sensor. *Membranes* 2021, 11, 996. [CrossRef]

52. Moreau, W.M. *Semiconductor Lithography: Principles, Practices, and Materials*; Springer: Berlin/Heidelberg, Germany, 2012.

53. Seidler, P. Optimized process for fabrication of free-standing silicon nanophotonic devices. *J. Vac. Sci. Technol. B* 2017, 35, 031209. [CrossRef]

54. Pal, P.; Sato, K. Fabrication methods based on wet etching process for the realization of silicon MEMS structures with new shapes. *Microsyst. Technol.* 2010, 16, 1165–1174. [CrossRef]

55. Wang, C.A.; Shiau, D.A.; Murphy, P.G.; O’Brien, P.W.; Huang, R.K.; Connors, M.K.; Anderson, A.C.; Donetsky, D.; Anikeev, S.; Belenky, G.; et al. Wafer bonding and epitaxial transfer of GaSb-based epitaxy to GaAs for monolithic interconnection of thermophotovoltaic devices. *J. Electron. Mater.* 2004, 33, 213–217. [CrossRef]

56. Liang, D.; Fang, A.; Oakley, D.; Napoleone, A.; Chapman, D.; Chen, C.-L.; Juodawlkis, P.; Raday, O.; Bowers, J.E. 150 mm InP-to-Silicon Direct Wafer Bonding for Silicon Photonic Integrated Circuits. *ECS Trans.* 2019, 6, 235–241. [CrossRef]

57. Oh, J.; Lee, Y.; Choi, W.; Kim, C.S.; Kim, H.; Kim, J.; Kim, D.-H.; Jo, S. Transfer Printed Flexible and Stretchable Thin Film Solar Cells Using a Water-Soluble Sacrificial Layer. *Adv. Energy Mater.* 2016, 6, 1601269. [CrossRef]