Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti¹, Manisha Waje²

¹PG Scholar (E&TC) GHRCEM Wagholi , University of Pune India
²PG Asst Professors (E&TC), GHRCEM Wagholi , University of Pune India

Abstract: Now a days, reversible logics are emerging field in VLSI design in which Energy dissipation is an important consideration. Reversible logic is first related to energy. Researcher like Landauer states that information loss due to function irreversibility leads to energy dissipation. Thus reversibility will become an essential feature in future electronics circuit design. Reversible circuits are of high interest in applications like DSPs, low power CMOS design, nanotechnology, optical computing and quantum computing etc. The main aim and purpose of this paper is to improve the speed and power dissipation of the processor by using efficient Vedic multiplier. Vedic multiplier known as “Urdhva Tiryakbhayam” which means vertical and crosswise in English. This multiplier is designed and implemented using reversible logic Feynman Gate, Peres Gate and HNG gate. Feynman and Peres gates are used to implement the basic two bit multipliers and HNG gate is used as full adder for summation of the partial product generated by two bit multipliers in four bit multiplier. 8*8 bit multiplier is designed using four bit multipliers and three eight bit ripple carry adders. The proposed system is designed using VHDL and implemented through Xilinx ISE 13.2 Navigator.

Keywords: Vedic multiplier, Urdhva Tiryakbhayam , Reversible logic gates, Garbage outputs, Constant outputs, Xilinx Sparta 3E FPGA kit

1. Introduction

In modern VLSI circuit design, reduction of power dissipation is very important goal. Multiplication is very important function in arithmetic operations. It is one of the most silicon intensive functions, especially when implemented in Programmable Logic. Multiplier is the important key components of many high performance systems such as DSPs, Microprocessors and FIRs etc. The performance of systems is dependent on the performance of the multipliers because the multiplier is generally the slowest element in the system. Generally it is most area consuming. Hence optimization of speed and area of multiplier is a major design issue during the designing of the circuit. Vedic mathematics is the set of rules which deals with some mathematical formulae Vedic mathematics was reconstructed from the ancient Indian scriptures (Vedas) by Sri Bharati Krisna Tirth [1]after his research on Vedas .He has invented 16 sutras. Urdhva Tiryakbhayam is one among them which is more efficient. Urdhava Tiryakbhayam is a Sanskrit word which means vertical and crosswise in English

This paper is the extension of the previous work which tries to optimize the circuit proposed in the paper. It is organized as follows: Section two says about Literature survey, section third gives the basic knowledge of Reversible Logics. Section four explains the Urdhva Tiryakbhayam algorithm. Section five describes the modification of the previous design in order to evolve the optimized design. Section sixth brings the result obtained from reversible multipliers. Section seventh draws a conclusion which claims the versatility of this Reversible Urdhva Tiryakbhayam Vedic multiplier.

2. Literature Survey

In 1960 Landauer said that circuit designed using irreversible logic results in energy or heat dissipation due to the loss of information [1].He proved that the loss of each one bit of information loss dissipates at least $K T \ln 2$ joules of energy where $K$ is the Boltzmann’s constant and $T$ is the absolute temperature at which operation is performed [1].Theoretically reversible logic circuits have zero internal power dissipation because they do not lose information. In 1973 Bennett showed, to avoid $K T \ln 2$ joules of energy dissipation in any circuit they must be used reversible logic gates [2]. In [5] the multiplier is designed using two units: one is the partial product generation unit by using Fred kin gate and Feynman gates and other part is summing unit constructed by using $4 \times 4$ TSG gates. A set of reversible gates are needed to design a reversible circuit. Some of the reversible gates are discussed [6]. [10] Presented a fault tolerant reversible $4 \times 4$ multiplier circuit. For construction of this circuit parity preserving FRG and MIG gates were used. Multiplier circuit was designed in two parts. In second part of circuit MIG gates were used instead of half adders and full adders.

3. Significance of Reversible Logic

3.1 Reversible Logic

A reversible logic gate is an n-input n-output logic device with one-to-one corresponding mapping. With the help of this logic gates the outputs are determine from the inputs and also the inputs can be uniquely recovered from the outputs. The fundamentals of reversible computing are based on the relationship between entropy and heat transfer between molecules in the system, the probability of a quantum particle occupying a particular state at any given time, and the
quantum electrodynamics between electrons when they are in close proximity

A reversible circuit should be designed using minimum number of reversible logic gates. There are many parameters which are used for determining the complexity and performance of the circuits for designing a reversible circuit are:

a) **Number of Reversible gates (N):** The total number of reversible gates used in the circuit

b) **Constant inputs (CI):** It is defined as the number of inputs that are to be maintained constant at either 1 or 0 in order to synthesize the given logical function.

c) **Garbage outputs (GO):** It refers to the number of unused outputs present in a reversible logic circuit. These are very essential to achieve reversibility so, it cannot be avoided.

d) **Quantum cost (QC):** It refers to the cost of the circuit in terms of the cost of a primitive gate.

e) **Gate levels (GL):** This refers to the number of levels in the circuit which are required to realize the given logic functions

### 3.2 Basic Reversible Gate required

#### 3.2.1. Feynman Gate

It is a 2×2 reversible gate. This gate is also known as Controlled Not (CNOT) gate. The Quantum cost of a Feynman gate is 1. This gate is generally used for Fan Out purposes.

#### 3.2.2. Peres Gate

It is a 3x3 gate and its logic circuit is as shown in the figure 3. The quantum cost of this gate is four. It is used to realize various Boolean functions such as AND, XOR

#### 3.2.3. Fred kin Gate

It is a 3x3 gate and its logic circuit is as shown in the figure. It has quantum cost of five. It can be used to implement a Multiplexer.

#### 3.2.4. HNG Gate

It is a 4x4 gate and its logic circuit is as shown in the below figure. The quantum cost of this gate is six. This gate is used to design a ripple carry adder. HNG [7] can produce both sum and carry in a single gate thus minimizes the garbage output and gate counts.
Table 3: Truth Table of HNG gate

| INPUT | OUTPUT |
|-------|--------|
| A | B | C | D | P | Q | R | S |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

4. Multiplication Algo of Urdhva Triyakbhyam

Urdhva – Triyakbhyam is one of the 16 sutras which is applicable to all cases of multiplication such as Binary, Decimals and Hexadecimals. It means vertically and crosswise. It works on basis on the novel concept of all the partial products generated and then additions of these partial products are performed concurrently. The partial products generated in parallel and their summation is obtained using this formula. In other multipliers with increase in the number of bits of multiplicand or multiplier the time delay in computation of the product increases proportionally but this multiplier does not increases proportionately. Due to this fact time of computation is independent of clock frequencies of processors. Hence the clock frequency can be limited to a lower value. Since processor which uses lower clock frequency dissipate lower energy and it is economical in terms of power factor to use low frequency processors employing the fast algorithms. So by using Urdhva Triyakbhyam Sutra in binary multiplication, the number of steps required to calculate the final product is reduced so computational time is reduced and increases the speed of the multiplier.

Algorithm: Fig. 6 represents the general multiplication procedure of the 4x4 multiplication.

5. Optimization and Hardware Implementation of Urdhva Multiplier

Figure 7: 2X2 UT Multiplier Using Reversible Logic Gate.

The 2 X 2 Urdhva Tiryagbhayam multiplier using conventional logic have four outputs. The logical expressions are given below

\[ q_0 = a_0 \overline{b_0} \]
\[ q_1 = (a_1 \cdot \overline{b_0}) \oplus (a_0 \cdot b_1) \]
\[ q_2 = (a_0 \cdot \overline{a_1} \cdot b_0 \cdot \overline{b_1}) \oplus (a_1 \cdot b_1) \]
and
\[ q_3 = a_0 \cdot a_1 \cdot b_0 \cdot b_1 \]
The reversible logic implementation of the above expressions require four Peres gates and one Feynman (CNOT) gate.

The quantum cost of four bit adder unit using HNG gate is 24. The total number of garbage output is 8 and number of Constant Input is equal to 4.

6. Results

The following figures 6.1 to 6.8 show the graphical representation of Top View, RTL schematic and wave form representation respectively. Maximum path delay in 4x4 and 8 x8 multipliers are 16.844ns and 27.31ns respectively. Estimated Power is calculated 0.052 watts for eight bit multipliers. This proposed design of the reversible 8x8 multiplier is logically verified using XILINX 13.2 and modelsim. The design is also implemented using Spartan 3E environment.

6.1 Top View

It can be showed as two four bit numbers each, i.e. A can be written as X1 X0 and B can be written as Y1 Y0 respectively, which is shown above, thus the multiplication can be showed as

\[
X1 \times X0 \\
\times Y1 \times Y0 \\
\hline \\
EDC \\
\]

Where, CP = C = X0Y0 \\
CP = A = X1Y0 \\
CP = B = X0Y1 \\
CP = D = A+B \\
CP = E = X1Y1

Here CP = Cross Product

Thus, A*B = EDC, is achieved using Urdhava Triyakbhyam (Vertically and crosswise) sutra.
Figure 12: Top View of 8 X 8 UT Multiplier Using Reversible Logic Gates

6.2 RTL Schematic

Figure 13: RTL Schematic of 4 X 4 Vedic Multiplier Using Reversible Logic Gates

Figure 14: RTL Schematic of 8 X 8 Vedic Multiplier Using Reversible Logic Gates

6.3 Multiplication Output

Figure 15: Expanded schematic of 8 X 8 Vedic Multiplier

Figure 16: Multiplication Output of 4 X 4 Vedic Multiplier Using Reversible Logic Gates

Figure 17: Multiplication Output of 8 X 8 Vedic Multiplier Using Reversible Logic Gates

6.4 Device Utilization Summary

Table 4: Shows device utilization summary of 4 X 4 Vedic Multiplier Using Reversible Logic Gates

| Device Utilization Summary (estimated values) | | |
| Logic Utilization | Used | Available | Utilization |
|---|---|---|---|
| Number of Slices | 2 | 2448 | 0% |
| Number of 4 input LUTs | 4 | 4896 | 0% |
| Number of bonded IOBs | 8 | 66 | 12% |
Table 5: Shows device utilization summary of 8 X 8 Vedic Multiplier Using Reversible Logic Gates

| Logic Utilization | Used | Available Utilization |
|-------------------|------|-----------------------|
| Number of 4 input LUTs | 4    | 4,896%                |
| Number of occupied Sites | 2    | 3,448%                |
| Number of Sites containing only related logic | 2 | 2 100%                |
| Number of Sites containing unrelated logic | 0 2 | 90%                          |
| Total Number of 4 input LUTs | 4 | 4,896%                |
| Number of Bonded Q0s | 0 | 0                          |
| Average Fanout of Non-Clock Nets | 2.25 | 22%                      |

7. Result Comparable

Table 6: Result of proposed multiplier

| Reversible multiplier | No of gates N | No of Constant inputs CI | No of Garbage outputs GO |
|-----------------------|---------------|--------------------------|--------------------------|
| Proposed              | 110           | 124                      | 264                      |

8. Conclusions

Reversible multiplier is to be designed with the help of different logical gates purposed in conventional Sequential and combinatorial logic whose aim is to improve the performance of the system. To improve the performance, the main factors in designing efficient reversible multipliers are: No of gates, No of garbage outputs, total quantum cost and total logical calculations. This Vedic multiplier is designed and implemented using Feynman Gate, Peres Gate and HNG gate. Firstly, 2*2 multiplier is designed using Feynman Gate, Peres Gate. 4*4 multiplier is designed using four 2*2 multiplier and three four bit ripple carry adders which is designed using HNG gate. And eight bit multiplier is designed using four 4*4 multiplier and three eight bit ripple carry adders. This multiplier design has high speed, less garbage output, minimum number of gate and less power.

References

[1] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM journal of Research and Development, 5, pp.183-191, 1961.

[2] C.H. Bennett, —Logical Reversibility of Computation, IBM Journal of Research and Development, pp. 525-532, November 1973.

[3] Haghparast, , "Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology ", in World Applied Science Journal, Vol. 3, 2008

[4] Rakshith T and Rakshith Saligram ,Design of High Speed Low Power Multiplier using Reversible logic: a Vedic Mathematical Approach , IEEE paper ICCPCT-2013

[5] M.B. Srinivas and Thapliyal Himanshu, Novel reversible TSG gate and its application for Designing reversible carry look ahead adder and other adder architectures (ACSAC 05). Lecture Notes of Computer Science, Springer -Verlag, 2005

[6] Thapliyal, H., M.B. Srinivas and H.R. Arabnia. A Reversible Version of 4x4 Bit Array Multiplier With Minimum Gates and Garbage Outputs, The 2005 International Conference on Embedded System and Applications (ESA05), Las Vegas, USA, 2005.

[7] H.Thapliyal, M.B.Srinivas, “Novel reversible multiplier architecture using Reversible TSG gate”, in Proceedings of IEEE internationalConference on Computer System and Applications, 2006.

[8] H.R Bhagyalakshmi, M.Venkatesha, “An improved design of a multiplier using Reversible logic gates” Int.J.Engg.Sci.Tech, Volume 2, 2010

[9] Manisha G. Waje, and P. K. Dakhole. "Design and implementation of 4-bit arithmetic logic unit using Quantum Dot Cellular Automata.” In 3rd IEEE International Advance Computing Conference (IACC), 2013, pp.1022-1029.

[10] H. Thapliyal and M. B. Srinivas, "Novel Reversible Multiplier Architecture Using Reversible TSG Gate", Proc. IEEE International Conference on Computer Systems and Applications, March 2006

[11] K. Navi and Haghparast, M., A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems. J. Applied Sci.2007.

[12] M.S. Islam, " Low Cost Quantum realization of reversible multiplier circuits", Inf.Tech J Volume 8, 2009.

[13] Haghparast M. and K. Navi, 2008. A Novel reversible BCD adder for nanotechnology based systems. Am. Journal. Applied Sci., 5 (3): 282-288.

[14] Manisha G. Waje, and P. K. Dakhole ,“Design and simulation of new XOR gate and code converters using Quantum Dot Cellular Automata with reduced number of wire crossings”, 2014 International Conference on Circuit, Power and Computing Technologies (ICCPCT), March 2014, Pages 1245-1250, IEEE

[15] Manisha G. Waje, and P. K. Dakhole, “Design and simulation of single layered Logic Generator Block using Quantum Dot Cellular Automata” International conference on Pervasive Computing (ICPC), 2015 ,Pg.1-6,doi: 10.1109/PERVASIVE.2015.7087101, IEEE

Author Profile

Illa Bharti received the B Tech degree in Electronics and Communication Engineering from NIEC , G.G.S.I.P.U  DELHI and M E  in (VLSI and Embedded system) from University of Pune ,