Fast and Efficient Parallel Breadth-First Search with Power-law Graph Transformation

Zite JIANG  
School of Computer Science and Technology, University of Chinese Academy of Sciences  
SKL Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences  
jiangzite19s@ict.ac.cn

Tao LIU  
SKL Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences  
litao-ams@ict.ac.cn

Shuai ZHANG  
School of Computer Science and Technology, University of Chinese Academy of Sciences  
SKL Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences  
zhangshuai-ams@ict.ac.cn

Mengting YUAN  
School of Computer Science, Wuhan University  
ymt@whu.edu.cn

Zhen GUAN  
SKL Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences  
guanzhen@ict.ac.cn

Haihang YOU  
SKL Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences  
youhaihang@ict.ac.cn

Abstract

In the big data era, graph computing is widely used to exploit the hidden value in real-world graphs in various scenarios such as social networks, knowledge graphs, web searching, and recommendation systems. However, the random memory accesses result in inefficient use of cache and the irregular degree distribution leads to substantial load imbalance. Breadth-First Search (BFS) is frequently utilized as a kernel for many important and complex graph algorithms. In this paper, we describe a preprocessing approach using Reverse Cuthill-Mckee (RCM) algorithm to improve data locality and demonstrate how to achieve an efficient load balancing for BFS. Computations on RCM-reordered graph data are also accelerated with SIMD executions. We evaluate the performance of the graph preprocessing approach on Kroncker graphs of the Graph500 benchmark and real-world graphs. Our BFS implementation on RCM-reordered graph data achieves 326.48 MTEPS/W (mega TEPS per watt) on an ARMv8 system, ranking 2nd on the Green Graph500 list in June 2020 (the 1st rank uses GPU acceleration).

Keywords: Graph Computing, Breadth-First Search, Parallel Algorithms, SIMD

1 Introduction

Data-intensive graph-based computations play an important role in many modern big data graph applications such as social networks [30], knowledge graphs [22], web searching [27], and recommendation systems [29]. There is an increasing need for accelerating graph processing on modern parallel systems. The solutions to these graph applications typically involve classical graph algorithms such as shortest paths [16], connected components [19], spanning trees [18] and centrality [15]. Breadth-First Search (BFS), an underlying graph algorithm, is frequently utilized as a kernel for these important and more complex graph algorithms [33]. Thus, accelerating BFS on modern parallel systems is crucial to the development of graph applications.

Most real-world graphs are large-scale but unstructured and sparse. One of the most notable characteristics of real-world graphs is the skewed power law degree distribution [17]: most vertices have a few neighbors while a few own a large number of neighbors. These characteristics present challenges for efficient parallel graph processing, such as load imbalance, poor locality, and redundant computations. Apart from modifying the graph programming abstraction or changing the execution models on different architectures, reducing the irregularity of graph data also improves the performance of graph processing [26]. For example, it’s well-known that BFS has a bad temporal locality, but it’s possible to transform irregular graphs to more regular ones to improve spatial locality and gain more performance.

We employ the Reverse Cuthill-Mckee (RCM) algorithm [5, 13, 23] to relabel vertices of a graph. The bandwidth of an adjacency matrix representing the graph is reduced, which implies improvements in the spatial locality of the graph data. Also, isolated vertices are excluded to reduce memory consumption. RCM-reordering makes logically related vertices clustered more close physically [20]. However, it introduces more serious load imbalance issues for BFS. We resolve the load imbalance strategies on the analysis of the features of the RCM-reordered graph data. To fully exploit the hardware resources and gain more performance improvements, we employ SIMD optimizations with NEON [2, 12, 31] intrinsics on ARM systems.

The key contributions of this paper are:
1) We apply RCM-reordering on graph data to relabel vertex ID. The topology of the graph is unchanged. The isolated vertices are excluded for reducing memory consumption. The regularity of the graph is improved, thus reducing cache misses.

2) We present elaborate dynamic load balancing strategies for BFS to solve the load imbalance problem introduced by RCM-reordering.

3) We employ SIMD optimization to gain further performance improvements.

4) We evaluate the performance of BFS on RCM-reordered Kronecker graphs and real-world graphs.

This paper is organized as follows. Section II discusses related work. Section III demonstrates the implementation details and optimization techniques of our optimized hybrid-BFS algorithms. Section IV illustrates the experimental results and Section V presents concluding remarks.

2 Related Work

2.1 Graph Instance and Parallel BFS Algorithms

The graph500 [1] benchmark is proposed to rank supercomputers based on their performance of data-intensive applications. It defines a new rate called traversed edges per second (TEPS) as the performance metric. The graph generated by the graph500 benchmark is a scale-free, low-diameter and small-world graph called Kronecker graph, similar to real-world social network graphs like twitter [3] and friendster[35]. BFS is the most important kernel in the GraphLab[24], and PowerGraph[17], have been proposed to

| Algorithm 1: Level-synchronous parallel BFS algorithm |
|------------------------------------------------------|
| **Input:** $G = (V, E)$: undirected graph. $s$: source vertex. |
| **Output:** $\pi$: predecessor map |
| 1 $\pi(\cdot) = -1, \pi(s) = s$ |
| 2 $\text{visited}(\cdot) = \text{false}, \text{visited}(s) = \text{true}$ |
| 3 $F^{\text{cur}} = \{s\}, F^{\text{next}} = \emptyset$ |
| 4 while $F^{\text{cur}} \neq \emptyset$ do |
| 5 for $v \in F^{\text{cur}}$ in parallel do |
| 6 for $w \in \text{neighbors}(v)$ do |
| 7 if $\text{visited}(w) \neq \text{true} \text{ atomic then}$ |
| 8 $\text{visited}(w) = \text{true}$ |
| 9 $\pi(w) = v$ |
| 10 $F^{\text{next}} = F^{\text{next}} \cup \{w\}$ |
| 11 $F^{\text{cur}} = F^{\text{next}}$ |
| 12 $F^{\text{next}} = \emptyset$ |

vertices in $F^{\text{cur}}$, explores all neighbors of each vertex and finds unvisited neighbors and puts it at $F^{\text{next}}$ which will be traversed at the next level. Note that examinations on visited and updates on both visited and $F^{\text{next}}$ must be atomic to avoid race conditions and redundant computations.

Real-world graphs such as social networks are usually low-diameter and scale-free. The total number of BFS steps is usually small, e.g. six to eight steps on a Kronecker graph. There are some extremely high degree vertices, causing certain frontiers to grow very fast. When the current frontier reaches its largest size, the majority of the graph has been visited and the following frontiers will shrink. There will be a great number of wasted checks on edges when traversing in the top-down way (like Alg. 1) with a large frontier, which becomes the main bottleneck of level-synchronous parallel BFS.

Beamer et al. [7] proposed the hybrid BFS algorithm (Alg. 2) which combines the conventional top-down (level-synchronous) approach with a novel bottom-up approach. The hybrid algorithm employs the top-down approach on small frontiers and the bottom-up approach on large frontiers. When the frontier is large, the bottom-up approach will examine every edge attached to an unvisited vertex until finding a visited vertex in the frontier as its parent. Once a vertex has found a parent, it stops checking the rest of its neighbors, thus reducing the total number of edges examined (Alg. 2, line 15-21). Beamer et al. also explained a heuristic rule to determine when to switch between the top-down approach and the bottom-up approach by tuning two parameters: $\alpha$ and $\beta$.

2.2 Graph Preprocessing and Transformation

Many distributed graph processing systems such as Pregel[25], GraphLab[24], and PowerGraph[17], have been proposed to
Algorithm 2: Hybrid parallel BFS algorithm

Input: $G = (V, E)$: undirected graph.
$s$: source vertex.
Output: $\pi$: predecessor map

1. $\pi(\cdot) = -1, \pi(s) = s$
2. visited($\cdot$) = false, visited($s$) = true
3. $F_{\text{cur}} = \{s\}, F_{\text{next}} = \emptyset$
4. traversal_policy = TOP_DOWN

while $F_{\text{cur}} \neq \emptyset$

if traversal_policy = TOP_DOWN then

for $v \in F_{\text{cur}}$ in parallel do

for $w \in \text{neighbors}(v)$ do

if visited($w$) $\neq$ true atomic then

visited($w$) = true

$\pi(w) = v$

$F_{\text{next}} = F_{\text{next}} \cup \{w\}$

else

for $v \in V$ in parallel do

if visited($v$) = false then

for $w \in \text{neighbors}(v)$ do

if $w \in F_{\text{cur}}$ then

visited($v$) = true

$\pi(v) = w$

$F_{\text{next}} = F_{\text{next}} \cup \{v\}$

break

traversal_policy = update_traversal_policy()

$F_{\text{cur}} = F_{\text{next}}$

$F_{\text{next}} = \emptyset$

end

handle graphs of extremely large scale by exploiting computation resources of clusters. However, there are still many challenges such as load imbalance, memory consumption, and synchronization overhead. Many techniques for graph preprocessing and transformation have been proposed to improve the efficiency of graph processing in recent years.

GraphChi[21], a disk-based system, achieves efficient out-of-memory graph processing by well-designed partitioning and an asynchronous computation model which requires only a very small number of non-sequential accesses to the disk. GridGraph[40] improves the locality and reduces I/O operations with a novel grid representation for graphs and a fast streaming-apply graph processing model. GraphM[39] is an efficient storage system to amortize the storage consumption and the data access overhead between concurrent graph processing jobs. These graph processing systems focus on well-designed graph partitioning, fine-grained memory management, and efficient scheduling policy.

Tigr[26] is a graph transformation framework that can effectively reduce the irregularity of real-world graphs to make these graphs better suited to GPU’s SIMD execution. But Tigr changes the topology of a graph, which may affect the convergence of graph processing and alter the final results. Hao et al.[34] proposed a graph ordering algorithm Gorder to keep frequently accessed nodes together locally for minimizing the cache miss ratio. However, Gorder is much slower than RCM[23] and results in comparable performance for the BFS algorithm.

2.3 Reverse Cuthill-McKee Algorithm

Many sparse matrix computations can be accelerated by reordering the matrix to reduce its bandwidth. Similarly, reordering vertices of a graph is crucial to minimize data size, maximize data locality and improve the performance of graph algorithms [20]. Several heuristic reordering algorithms are used in practice since computing the optimal reordering with a minimal bandwidth is NP-complete [28], such as Cuthill-McKee (CM) [14], Reverse Cuthill-McKee (RCM) [23] and Slogan [32].

RCM reordering, a variant of CM reordering, is widely used to reduce the bandwidth of a sparse symmetric matrix $A$. The bandwidth $[5]$ of matrix $A$ is defined as below:

$$BW(A) = \max \{|i - j| A_{ij} \neq 0, i > j\}$$ (1)

Obtaining a reordering of rows or columns of $A$ is equivalent to the process of relabeling vertices of graph $G(A)$ associated with $A$. The RCM-reordered matrix usually has a smaller bandwidth, where the non-isolated vertices are clustered closer and data locality is improved.

We will illustrate the decrease of cache misses while performing hybrid parallel BFS on RCM-reordered Kronecker graphs in section 4.

2.4 ARM Neon Technology

ARM Neon technology [2], the ARM Advanced SIMD (Single Instruction Multiple Data) architecture extension, provides thirty-two 128-bit vector registers on an ARMv8 system. Each register is capable of containing multiple lanes of data. SIMD instructions are utilized to perform the same operations in parallel on those multiple lanes of data. Many data-intensive applications can benefit from Neon technology, such as multimedia and signal processing, 3D graphics, speech, image processing, where fixed and floating-point performance is critical.

There are several ways to use Neon technology for programmers, including Neon intrinsics, Neon-enabled libraries, auto-vectorization by the compiler and hand-coded Neon assembler. The Neon intrinsics are a set of C and C++ functions supported by the Arm compiler and GCC. These intrinsics give programmers direct access to Neon instructions and offer substantial performance improvement without the need
for hand-written assembly code. In this paper, we employ Neon intrinsics to improve the performance of parallel BFS.

3 Implementation Details

3.1 Graph Representation

The CSR (Compressed Sparse Row) representation is space-efficient and extremely fast on a single-node system, which provides constant-time access to neighbors of a vertex [10]. When the graph fits comfortably into memory, it is recommended to use CSR for fast computations. In this paper, we use CSR to store the adjacency matrix representing the graph. There are mainly two arrays in this data structure: \( \text{dst} \) holds neighbors’ vertex ID of vertices in the graph; \( \text{row\_starts} \) records the offset index of all neighbors of each vertex in the \( \text{dst} \) array. Given a vertex \( v_0 \), the set of neighbors of \( v_0 \) in \( \text{dst} \) are:

\[
\text{neighbors}(v_0) = \{ \text{dst}[i] | \text{row\_starts}[v_0] \leq i < \text{row\_starts}[v_0 + 1] \} \tag{2}
\]

Like the Kronecker graph in the Graph500 benchmark, we assume that the graph is undirected. So each edge is stored twice in both directions. We use 32-bit integers to represent the vertex ID, which is sufficient when the graph scale is at most 30 so that our multicore system with 384 GB memory can handle the Kronecker graph with scale 30.

3.2 RCM Reordering

A big problem with BFS is the bad locality because of the randomness of memory accesses on graph data. By reordering the vertex IDs to better fit in the access pattern of BFS, we can expect to achieve a higher locality. We apply RCM reordering to reduce the bandwidth of the adjacency matrix of the graph as a preprocessing step before running BFS. The RCM implementation is depicted in Alg. 3.

The first labeled vertex strongly impacts the bandwidth of the permuted adjacency matrix. A frequently employed heuristic is to find a pseudo-peripheral vertex with a high eccentricity [5]. However, to evaluate on a reproducible per-

Algorithm 3: Reverse Cuthill-McKee algorithm

\begin{verbatim}
Input: \( G = (V, E) \): undirected graph
Output: \( P \): permutation array
1 \( V^+ = \) all non-isolated vertices in \( V \) sorted in increasing order of degree
2 \( \text{sorted\_neighbors}(v) = \) neighbors of \( v \) sorted in increasing order of degree
3 \( P(0) = V^+(0) \)
4 \( \text{visited}(:) = \) false
5 \( \text{min\_index} = 0 \)
6 \( \text{slow} = 0, \text{fast} = 0 \)
7 \( \text{while} \) \( \text{slow} < \|V^+\| \) \( \text{do} \)
8 \( \quad \text{// find next unvisited vertex with the minimal degree} \)
9 \( \quad \text{for } i \in \{ \text{min\_index}, \|V^+\| \} \) \( \text{do} \)
10 \( \quad \quad \text{if} \ \text{visited}(V^+(i)) = \) false \( \text{then} \)
11 \( \quad \quad \quad P(\text{slow}) = V^+(i) \)
12 \( \quad \quad \quad \text{visited}(V^+(i)) = \) true
13 \( \quad \quad \quad \text{min\_index} = i + 1 \)
14 \( \quad \quad \text{fast} = \text{slow} + 1 \)
15 \( \quad \text{break} \)
16 \( \quad \text{// explore next connected component and relabel} \)
17 \( \quad \text{// unvisited vertices in increasing order of degree} \)
18 \( \quad \text{while} \ \text{slow} < \text{fast} \) \( \text{do} \)
19 \( \quad \quad \text{for } v \in \text{sorted\_neighbors}(P(\text{slow})) \) \( \text{do} \)
20 \( \quad \quad \quad \text{if} \ \text{visited}(v) \neq \) true \( \text{then} \)
21 \( \quad \quad \quad \quad \text{visited}(v) = \) true
22 \( \quad \quad \quad P(\text{fast}) = v \)
23 \( \quad \quad \quad \text{fast}++ \)
24 \( \quad \text{slow}++ \)
25 \( P = \text{reverse}(P) \)
26 \( P.\text{append}(V \setminus V^+) \)
\end{verbatim}

indices of the permutation array \( P \). The RCM kernel repeatedly explores the neighbors of the vertex with an original ID of \( P(\text{slow}) \), relabels unvisited neighbors and moves \( \text{slow} \) and \( \text{fast} \) forward until the current connected component is fully explored (breaking the while loop at Alg. 3 line 18). Then the consecutive connected components are explored in the same way. After relabeling all vertices in \( V^+ \), \( P \) is reversed and all isolated vertices are appended to \( P \). Then \( P \) is the permutation array generated by RCM.

We recorded the number of connected components and the range of relabeled vertex ID for each connected component when the RCM-reordering is executed on the Kronecker graph with a scale from 21 to 30. Over 99.9% of the non-isolated vertices are located in the last connected component and almost all other connected components are constituted by only two vertices connected to each other. The end ID
of the last connected component is also the number of non-isolated vertices.

The original adjacency matrix, as shown in Fig. 1. (a), looks like the typical sparse symmetric matrix. According to the definition of bandwidth, it is estimated that its bandwidth is very close to \(|V|\). After RCM reordering, the structure of the adjacency matrix becomes the shape of "leaf", which implies that the bandwidth is less than \(|V^*|\). It can be considered that bandwidth is strong related to cache misses rate.

![Fig. 1. Structure comparison of adjacency matrices before and after RCM-reordering. The left side shows the adjacency matrix for the original Kronecker graph. The right side shows the adjacency matrix for the RCM-reordered graph.](image)

#### 3.3 Top-Down Load Balancing

Hybrid BFS on Kronecker graphs typically terminates after six to eight steps. These steps are divided into a growing phase and a shrinking phase according to the evolution of the frontier in [36]. Instead, We divide these steps into three phases and analyze the load balancing of each phase:

**Phase 1:** A top-down phase in the first several steps. The frontier is small and usually contains high-degree vertices, which indicates the next frontier will be much larger. However, the degree distribution of frontier vertices is quite uneven, which will cause severe load imbalance among the threads. Some threads are idle, especially when the number of frontier vertices is less than the number of threads, which makes it impossible to make full use of all CPU cores. A solution to this problem is shown in Alg. 4.

Like Alg. 1, Alg. 4 also uses a static scheduling policy. For each vertex in the current frontier, we divide its neighbors evenly into blocks of the same size and assign them to each thread. The remaining neighbors of the \(j\)th vertex are assigned to \((j \mod t)\)th thread in a Round-Robin way.

For a vertex \(v_0\), the neighbors assigned to thread \(i\) and the remaining neighbors are both obtained by calculating offset in \(dst\) with thread ID in constant time as below:

\[
\text{neighbors}_i(v_0, t) = \begin{cases} 
\text{startpos}_i \leq j < \text{startpos}_{i + \text{workload}} 
\end{cases}
\]

\[
\text{remaining}_i(v_0, t) = \begin{cases} 
\text{dst}[j] \text{startpos}_i \leq j < \text{row_starts}[v_0 + 1] 
\end{cases}
\]

where

\[
\text{workload} = \frac{\text{row_starts}[v_0 + 1] - \text{row_starts}[v_0]}{t}
\]

\[
\text{startpos}_k = \text{row_starts}[v_0] + k \times \text{workload}
\]

Fig. 2 shows the load balancing of top-down kernel in Alg. 1 and Alg. 4. This experiment selected a Kronecker graph with scale 26 and edgefactor 16. We collect data on the distribution of the number of edges at level 3, a top-down step, where 8364088 edges are traversed.

**Phase 2:** A bottom-up phase in the middle several steps. The frontier is extremely larger than the ones in the other two phases. The benefits of RCM-reordering are best reflected in this phase, where most of the vertices are visited.

In the bottom-up step, for each unvisited vertex, the bottom-up kernel explores each of its neighbors until one neighbor in the frontier is found. The data structure of the frontier and next frontier is transformed into a bitmap so that we can check if a vertex is in the frontier and insert the vertex into the next frontier in constant time. The parameters \(\text{visited}\), \(\text{f}\) and \(\text{fnext}\) are all bitmaps of length \(|V|\). Each of these bitmaps is cache line aligned and divided into blocks of cache line size (64 bytes in this paper) without the risks of race

---

**Algorithm 4:** Load-balanced top-down BFS

**Input:**
- \(G = (V, E)\): undirected graph.
- \(f^{\text{cur}}\): current frontier.
- \(t\): number of threads.
- \(\text{visited}\): the set of visited vertices.
- \(\pi\): predecessor map.

**Output:**
- \(f^{\text{next}}\): next frontier.

1. \(f^{\text{next}} = \emptyset\)

2. For all threads \(T_i\) in parallel do

   3. For \(j \in [0, f^{\text{cur}}]\) do

      4. \(v = f^{\text{cur}}[j]\)

      5. \(W = \text{neighbors}_i(v, t)\)

      6. If \(i = j \mod t\) then

         7. \(W = W \cup \text{remaining}_i(v, t)\)

     8. For \(w \in W\) do

        9. If \(\text{visited}(w) \neq \text{true}\) atomic then

           10. \(\text{visited}(w) = \text{true}\)

           11. \(\pi(w) = v\)

           12. \(f^{\text{next}} = f^{\text{next}} \cup \{w\}\)
conditions and false sharing. And there is no need to use locks or atomic operations to keep thread safety.

Assuming there are \( t \) threads, a simple static scheduling policy divides \( V \) evenly into \( t \) partitions and assigns one partition to each thread. This scheduling policy is efficient on random degree distribution before RCM-reordering but will cause load imbalance after RCM-reordering. We scrutinize the RCM-reordered graph data and it features an ascending degree distribution.

We use a descending partitioning policy to reduce differences in workload between partitions since the distribution of degrees of the RCM-reordered graph is ascending. One partition contains many blocks of cache line size. The sequence of the number of blocks in each partition is a descending arithmetic sequence. To achieve better load balancing, the number of generated partitions is much larger than the number of threads. At runtime, each thread continuously steals the next unprocessed partition and executes the bottom-up kernel on that partition until all partitions have been processed.

We achieve good load balancing in the bottom-up phase with the combination of static partitioning and dynamic work-stealing as demonstrated in Alg. 5. A parameter \( \lambda \) is introduced to determine the number of partitions:

\[
|S| = \lambda \times t
\]

\( S[s] \) is the next partition to be processed. Each thread continuously steals a partition through a fetch_add operation on \( s \) and executes the bottom-up kernel until the value of \( s \) is equal to or greater than \( |S| \).

Phase 3: A top-down phase in the last several steps. The frontier is small but relatively larger than in phase 1. Most of the vertices in the frontier are low-degree. It is efficient enough to employ the top-down kernel in Alg. 1 in this phase.

### 3.4 Bottom-up workload reduction

The major bottleneck of the hybrid BFS algorithm is the bottom-up step. Reducing the workload is another way to accelerate the bottom-up step apart from load balancing.

We employ two methods to reduce the workload in a bottom-up step in Alg. 6.

1) degree-aware BFS: The degree-aware BFS[37] is proposed to reduce the number of traversed edges in a bottom-up step. It suggests that most traversed edges are concentrated in the first bottom-up step and the number of traversed edges is affected by the ordering of the degree of each vertex’s neighbors. And the descending ordering strategy is a better choice. As shown in Alg. 6, the neighbors of each vertex \( v \) is sorted in descending degree and separated into the highest-degree neighbor \( \text{neighbors}^+(v) \) and the resting neighbors \( \text{neighbors}^-(v) \). The original loop of the bottom-up kernel...

---

**Algorithm 5: Load-balanced bottom-up BFS**

**Input:** 
- \( G = (V, E) \): undirected graph.
- \( F_{\text{cur}} \): current frontier (bitmap).
- \( t \): number of threads.
- \( \lambda \): partition factor.
- \( \text{visited} \): the set of visited vertices (bitmap).
- \( \pi \): predecessor map.

**Output:** 
- \( F_{\text{next}} \): next frontier (bitmap).

```plaintext
1 \( F_{\text{next}} = \emptyset \)
2 \( S = \text{get\_partitions}(G, \lambda, t) \)
3 \( s = 0 \)
4 \text{for all threads } T_i \text{ in parallel do}
5 \quad \text{pos = } s\text{\_fetch\_add}(1)
6 \quad \text{if } \text{pos } >= \text{ } |S| \text{ then}
7 \quad \quad \text{break}
8 \quad \text{for } v \in S[\text{pos}] \text{ do}
9 \quad \quad \text{if } \text{visited}(v) = \text{false} \text{ then}
10 \quad \quad \quad \text{for } w \in \text{neighbor}(v) \text{ do}
11 \quad \quad \quad \quad \text{if } w \in F_{\text{cur}} \text{ then}
12 \quad \quad \quad \quad \quad \text{visited}(v) = \text{true}
13 \quad \quad \quad \quad \quad \pi(v) = w
14 \quad \quad \quad \quad \quad F_{\text{next}} = F_{\text{next}} \cup \{v\}
15 \quad \quad \quad \text{break}
```

---

**Figure 2.** Comparison of distribution of edges among threads in a top-down step (scale 26, edgefactor 16, level 3). The edges are nearly evenly distributed to each thread for Alg. 4. However, for Alg. 1, most edges are assigned to the first several threads.
The shrink operation does not introduce additional work (Alg. 5, lines 8-15) is also separated into two loops (Alg. 6, lines 11-17 and lines 19-26).

2) shrinking partitions: Once a thread steals a partition, it shrinks the partition before entering the bottom-up kernel (Alg. 6 line 10, 18). Each partition \([m, n]\) is shrunk to \([m', n']\) when all vertices in \([m, m']\) and \((n', n]\) are visited. The shrink operation does not introduce additional workload in the current step and helps reducing workload in the consecutive bottom-up steps. Compared with the original graph representation, a partition is more likely to shrink after RCM-reordering because the visited vertices are spatially more closer to each other with the bandwidth reduction.

Fig. 3 shows the size of all partitions at each bottom-up step with a scale from 21 to 30. With 40 threads and \(\lambda\) set to 20, the RCM-reordering enabled hybrid BFS demonstrates significant and stable reduction on partitions, especially from the 4th step to the 5th step. However, the RCM-reordering disabled version hardly reduces partitions with a scale greater than 23. In addition, the size of all partitions at the first bottom-up step of the RCM-reordering enabled version is much smaller than that of the RCM-reordering disabled version because all isolated vertices are already excluded.

The bottom-up workload is reduced with the above two strategies.

3.5 SIMD Optimizations

There are almost no floating-point arithmetic operations in the BFS algorithm. Most of the operations are simple integer operations and bit manipulations. There are a large number of memory accesses, where read operations are much more than write operations. To make better use of the memory bandwidth, we locate two types of memory access intensive operations in our program and accelerate them with NEON intrinsics.

1) memory copy: Memory copy happens when (1) thread-local next frontier is copied to global frontier and (2) the bottom-up next frontier is transformed into the top-down frontier. We implemented a memcpyp_128() function which encapsulates two 128-bit load and store NEON intrinsics \((vst1q_u64())\) and \((vld1q_u64())\).

2) logical or In the bottom-up kernel, the newly visited vertex \(v\) is updated into two bitmaps: \(\text{visited}(v)\) and \(\text{next}(v)\) (Alg. 5 line 15). We update the \(\text{visited}\) outside the for loop at Alg. 5 line 9 through 128-bit logical or operations with the NEON intrinsic \(\text{vorrq}_u64()\). But this method is only suitable for more regular graphs such that a preprocessing on graph data like RCM-reordering is required.

The NEON architecture provides full unaligned support for NEON data access. However, for the Cortex-A8 processor, specifying 128-bit or greater alignment saves one cycle per NEON instruction. We make most of the data 64 bytes aligned to take advantage of both cache efficiency and NEON acceleration.

3.6 Parameter Tuning

The parameters \(\alpha\) and \(\beta\) for hybrid BFS were tuned with the methodology as described in [36]. We empirically set the ranges for \(\alpha\) and \(\beta\) to \([1, 128]\) and \([1, 32]\), then collect performance data of BFS. The optimal value of \((\alpha, \beta)\) is determined to be \((64, 8)\) by grid searching.

Another parameter \(\lambda\) is tuned with 40 threads on Kroenecker graphs with a scale from 21 to 30 and edgefactor 16. In general, the optimum value of \(\lambda\) increases as the scale is
larger. For graphs with scale less than 26, when $\lambda$ is greater than ten, the mean GTEPS decreases as $\lambda$ increases, because bigger $\lambda$ means more small partitions, which leads to more frequent work-stealing among threads. For graphs with a scale greater than 25, with $\lambda$ bigger than 20, the mean GTEPS fluctuates in a small range around 90 percent of the best performance for this scale. Thus, the value of $\lambda$ is recommended to be less than or close to 10 with a scale smaller than 26 and more than 20 with a scale bigger than 25.

4 PERFORMANCE EVALUATION

4.1 Evaluation Platform
We evaluate the performance of our algorithm on an ARMv8 system. The experimental environments are listed in Table 2.

4.2 Graph Instances
The performance of our implementation is measured on Kronecker graphs generated by the official Graph500 benchmark. Initiator parameters for the Kronecker graph generator ($A, B, C, D$) are set to (0.57, 0.19, 0.19, 0.05). The graph size is determined by two parameters: scale and edgefactor. The total number of vertices is $N = 2^{\text{scale}}$ and the number of edges is $M = N \times \text{edgefactor}$. There are some self-loops, duplicated edges and isolated vertices in the graph.

4.3 Performance Overview
Ablation experiments are tested for each optimization strategy as shown in Fig. 4. In fact, every optimization can improve the performance independently and works well in kronecker graphs, twitter [35] and friendster [3].

4.4 Cache Miss Reduction
Table 3 shows the cache misses reduction after applying RCM-reordering on original Kronecker graphs. Our hybrid BFS algorithm runs on Kronecker graphs with a scale from 21 to 30 and edgefactor 16 using a single thread. We collect statistics about cache references and cache misses during running BFS on 64 randomly selected source vertices (after generating Kronecker graph and RCM-reordering) and calculate the corresponding cache miss rate.

Both cache references and cache misses are decreased a lot with RCM-reordering enabled. The cache references decrease at an ascending speed and the cache misses decrease at a descending speed. However, when RCM-reordering is enabled, the cache miss rate becomes high as scale increases and exceeds that when RCM-reordering is disabled with a scale greater than 24. The reason is that the percentage of non-isolated vertices decreases as the scale increases and cache references are greatly reduced. Nevertheless, the performance is improved since the absolute amount of cache references and cache misses instead of the cache miss rate account for the running time.
Table 1. cache miss comparison before and after RCM-reordering

| scale | cache references | cache misses | cache miss rate (%) |
|-------|------------------|--------------|---------------------|
|       | pre-RCM ($10^9$) | post-RCM ($10^9$) | reduction (%) |
|       |                  |              | pre-RCM ($10^9$) | post-RCM ($10^9$) | reduction (%) |
| 21    | 4.5783           | 1.6449       | 64.07              | 0.2111           | 0.0474       | 77.55          | 4.59           | 2.88          |
| 22    | 9.6191           | 3.2398       | 66.57              | 0.4654           | 0.1127       | 75.78          | 4.80           | 3.47          |
| 23    | 18.9666          | 6.2313       | 67.15              | 0.8536           | 0.2795       | 67.26          | 4.49           | 4.48          |
| 24    | 38.3984          | 11.8044      | 69.26              | 1.6832           | 0.5653       | 66.42          | 4.38           | 4.79          |
| 25    | 80.5952          | 23.4695      | 70.88              | 3.6657           | 1.4753       | 59.75          | 4.55           | 6.29          |
| 26    | 161.2918         | 47.5949      | 70.49              | 6.8352           | 3.7127       | 45.68          | 4.23           | 7.80          |
| 27    | 331.3712         | 89.7782      | 72.91              | 15.6341          | 6.6334       | 57.57          | 4.71           | 7.39          |
| 28    | 648.0242         | 165.1345     | 74.52              | 28.5306          | 11.5033      | 59.68          | 4.40           | 6.96          |
| 29    | 1344.9668        | 348.2868     | 74.10              | 55.2038          | 32.1911      | 41.69          | 4.10           | 9.23          |
| 30    | 2600.5620        | 676.3802     | 73.99              | 111.8545         | 68.3663      | 38.88          | 4.30           | 10.09         |

Figure 4. Ablation experiments on different optimizations. 1. baseline: hybrid bfs; 2. rmv-iso: baseline + remove isolated vertices; 3. RCM: rmv-iso + RCM; 4. rcm-lb: RCM + load balance; 5. rcm-simd: rcm-lb + simd.

Table 2. Evaluation Platform

| Processor | Qualcomm Centriq 2434, 2.3 GHz |
|-----------|---------------------------------|
| Socket    | 1                               |
| Cores     | 40                              |
| Threads   | 40                              |
| Cache(L1/L2/L3) | 3.75 MB / 10 MB / 50 MB         |
| SIMD      | 128 bits                        |
| Mem.      | 384 GB (DDR4 2666 MHz)          |
| TDP       | 110 W                           |
| OS, Compiler | CentOS 7, gcc-7.3.1            |

Table 3. Strong Scaling comparison (scale 30, edgefactor 16)

| Threads | Hybrid BFS | GTEPS | Speedup | RCM + Hybrid BFS | GTEPS | Speedup |
|---------|------------|-------|---------|------------------|-------|---------|
| 1       | 0.235      | 1.0   | 0.965   | 1.0              | 0.965 | 1.0     |
| 2       | 0.414      | 1.8   | 1.963   | 2.0              | 1.963 | 2.0     |
| 4       | 0.846      | 3.6   | 4.011   | 4.2              | 4.011 | 4.2     |
| 8       | 1.626      | 6.9   | 7.821   | 8.1              | 7.821 | 8.1     |
| 16      | 3.256      | 13.9  | 15.284  | 15.8             | 15.284 | 15.8   |
| 32      | 6.068      | 25.8  | 29.115  | 30.2             | 29.115 | 30.2   |
| 40      | 7.283      | 31.0  | 39.834  | 41.3             | 39.834 | 41.3   |

4.5 Strong Scaling

Strong scaling for original hybrid BFS and RCM-reordering enabled hybrid BFS on a Kronecker graph with scale 30 and edgefactor 16 are illustrated in Table 4 and Fig. 6. Compared with original hybrid BFS, RCM-reordering enabled hybrid BFS demonstrates a speedup over 4 times and better scalability.

The strong scaling of the RCM-reordering enabled hybrid BFS with 40 threads is approximately 41 times faster than sequential computation, achieving a superlinear scaling. The reason is that the number of edges precisely traversed is not as large as the total number of edges generated by the Kronecker generator with plenty of duplicated edges.
4.6 Partial RCM
Admittedly, a RCM-based algorithm will increase the overall algorithm time, and the overhead of RCM is much greater than BFS time in Table 4.

| graph   | RCM time(s) | RCM BFS time(s) | BFS time(s) |
|---------|-------------|-----------------|-------------|
| kroenecker | 836.707     | 0.425441        | 1.08366     |
| twitter   | 35.2149     | 0.0885213       | 0.134154    |
| friendster | 50.2221     | 0.226269        | 0.342534    |

Partial RCM is proposed to reduce RCM time cost while maintaining good memory access locality. A \( p \)-partial RCM is to only reorder the top-\( p \) percents vertices rather than to reorder all vertices. Intuitively, as the ratio increases, efficiency will increase. And the reduction in time is linearly related to the reduction in proportion.

However, considering the influence of vertices proportion from 0.1 to 1 on the efficiency of RCM BFS, the results show that partial RCM have better performance with proper ratio value in twitter and friendster graphs in Fig. 5. The efficiency of each ratio is obtained by averaging multiple experiments, and the 100% efficiency corresponds to the fastest RCM BFS.

5 CONCLUSION
In this paper, inspired by research on the Reverse Cuthill-McKee algorithm for reducing the bandwidth of a sparse matrix, we combine hybrid BFS with RCM-reordering to achieve better efficiency for BFS. The RCM-reordering demonstrates great advantages such as the reduction in memory accesses, improvements on data locality and significant workload reduction between consecutive bottom-up steps. In addition, we employ SIMD optimizations to fully exploit the hardware resources. Our optimized BFS implementation achieves 3 times speedup over the approach without RCM-reordering and shows a near-linear strong scaling on an ARMv8 system with NEON support. The resulting performance of 39.83 GTEPS is able to rank 79th on the Graph500 list in June 2020. Also, with an average power of 122 watts, our implementation achieves a performance of 326.48 MTEPS/W and ranks 2nd on the Green Graph500 list in June 2020. The optimizations also can be extended to real-world graphs.

With the performance improvements for the BFS algorithm, the results of this work demonstrate potential performance improvement for more complex traversing-based graph algorithms, such as shortest paths, connected components, and spanning trees. Therefore, this work is also valuable to accelerate many real-world graph applications and achieve higher throughput for graph processing.

References
[1] 2020. Graph500. https://graph500.org.
[2] 2020. NEON technology. https://developer.arm.com/architectures/instruction-sets/simd-isas/neon.
[3] 2020. Twitter follower network. https://snap.stanford.edu/data/twitter-2010.html.
[4] Virat Agarwal, Fabrizio Petrini, Davide Pasetto, and David A Bader. 2010. Scalable graph exploration on multicore processors. In SC’10: Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 1–11.
[5] Ariful Azad, Mathias Jacquelin, Aydin Buluç, and Esmond G Ng. 2017. The reverse Cuthill-McKee algorithm in distributed-memory. In 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE, 22–31.

[6] David A Bader and Kamesh Madduri. 2006. Designing multithreaded algorithms for breadth-first search and st-connectivity on the Cray MTA-2. In 2006 International Conference on Parallel Processing (ICPP’06). IEEE, 523–530.

[7] Scott Beamer, Krste Asanovic, and David Patterson. 2012. Direction-optimizing breadth-first search. In SC’12: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. IEEE, 1–10.

[8] Scott Beamer, Aydin Buluç, Krste Asanovic, and David Patterson. 2013. Distributed memory breadth-first search revisited: Enabling bottom-up search. In 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum. IEEE, 1618–1627.

[9] Rudolf Berrendorf and Mathias Makulla. 2014. Level-synchronous parallel breadth-first search algorithms for multicore and multiprocessor systems. (2014).

[10] Aydin Buluç, Scott Beamer, Kamesh Madduri, Krste Asanovic, and David Patterson. 2017. Distributed-memory breadth-first search on massive graphs. arXiv preprint arXiv:1705.04590 (2017).

[11] Aydin Buluç and Kamesh Madduri. 2011. Parallel breadth-first search on distributed memory systems. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis. 1–12.

[12] Danilo Câmara, Conrado PL Gouvêa, Julio López, and Ricardo Dahab. 2013. Fast software polynomial multiplication on ARM processors using the NEON engine. In International Conference on Availability, Reliability, and Security. Springer, 137–154.

[13] Wing-Man Chan and Alan George. 1980. A linear time implementation of the reverse Cuthill-McKee algorithm. BIT Numerical Mathematics 20, 1 (1980), 8–14.

[14] Elizabeth Cuthill and James McKee. 1969. Reducing the bandwidth of sparse symmetric matrices. In Proceedings of the 1969 24th national conference. 157–172.

[15] Linton C Freeman. 1978. Centrality in social networks conceptual clarification. Social networks 1, 3 (1978), 215–239.

[16] Giorgio Gallo and Stefano Pallottino. 1988. Shortest path algorithms. Annuals of operations research 13, 1 (1988), 1–79.

[17] Joseph E Gonzalez, Yucheng Low, Haijie Gu, Danny Bickson, and Carlos Guestrin. 2012. Powergraph: Distributed graph-parallel computation on natural graphs. In Presented as part of the 10th [USENIX] Symposium on Operating Systems Design and Implementation ([OSDI] 12), 17–30.

[18] Ronald L Graham and Pavol Hell. 1985. On the history of the minimum spanning tree problem. Annuals of the History of Computing 7, 1 (1985), 43–57.

[19] Daniel S. Hirschberg, Ashok K. Chandra, and Dilip V. Sarwate. 1979. Computing connected components on parallel computers. Commun. ACM 22, 8 (1979), 461–464.

[20] Konstantinos I Karantasis, Andrew Lenharth, Donald Nguyen, Mara J Garzaran, and Keshav Pingali. 2014. Parallelization of reordering algorithms for bandwidth and wavefront reduction. In SC’14: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 921–932.

[21] Aapo Kyrola, Guy Blelloch, and Carlos Guestrin. 2012. Graphchi: Large-scale graph computation on just a PC. In Presented as part of the 10th [USENIX] Symposium on Operating Systems Design and Implementation ([OSDI] 12), 31–46.

[22] Yankai Lin, Zhiyuan Liu, Maosong Sun, Yang Liu, and Xuan Zhu. 2015. Learning entity and relation embeddings for knowledge graph completion. In Twenty-ninth AAAI conference on artificial intelligence.

[23] Wai-Hung Liu and Andrew H Sherman. 1976. Comparative analysis of the Cuthill–McKee and the reverse Cuthill–McKee ordering algorithms for sparse matrices. SIAM J. Numer. Anal. 13, 2 (1976), 198–213.

[24] Yucheng Low, Joseph Gonzalez, Aapo Kyrola, Danny Bickson, Carlos Guestrin, and Joseph M Hellerstein. 2012. Distributed graphlab: A framework for machine learning in the cloud. arXiv preprint arXiv:1204.6078 (2012).

[25] Grzegorz Malewicz, Matthew H Austern, Aart J C Bik, James C Dehnert, Ilan Horn, Naty Leiser, and Grzegorz Czajkowski. 2010. Pregel: a system for large-scale graph processing. In Proceedings of the 2010 ACM SIGMOD International Conference on Management of data. 135–146.

[26] Amir Hossein Nodabei Sabet, Junqiao Qiu, and Zhijia Zhao. 2018. Tigr: Transforming irregular graphs for gpu-friendly graph processing, ACM SIGPLAN Notices 53, 2 (2018), 622–636.

[27] Lawrence Page, Sergey Brin, Rajeev Motwani, and Terry Winograd. 1999. The PageRank citation ranking: Bringing order to the web. Technical Report. Stanford InfoLab.

[28] Ch H Papadimitriou. 1976. The NP-completeness of the bandwidth minimization problem. Computing 16, 3 (1976), 263–270.

[29] Michael J Pazzani and Daniel Billius. 2007. Content-based recommendation systems. In The adaptive web. Springer, 325–341.

[30] John Scott. 1988. Social network analysis. Theoretical Sociology 22, 1 (1988), 109–127.

[31] Hwajong Seo, Zhe Liu, Johann Großschädl, and Howon Kim. 2016. Efficient arithmetic on ARM-NEON and its application for high-speed RSA implementation. Security and Communication Networks 9, 18 (2016), 5401–5411.

[32] SW Sloan. 1986. An algorithm for profile and wavefront reduction of sparse matrices. Internat. J. Numer. Methods Engng. 23, 2 (1986), 239–251.

[33] Koji Ueno, Toyotaro Suzumura, Naoya Maruyama, Katsuki Fujisawa, and Satoshi Matsuoka. 2016. Extreme scale breadth-first search on supercomputers. In 2016 IEEE International Conference on Big Data (Big Data). IEEE, 1040–1047.

[34] Hao Wei, Jeffrey Xu Yu, Can Lu, and Xuemin Lin. 2016. Speedup graph processing by graph ordering. In Proceedings of the 2016 International Conference on Management of Data. 1813–1828.

[35] J Yang and J Leskovec. 2012. Defining and Evaluating Network Communities Based on Ground-Truth. In 2012 IEEE 12th International Conference on Data Mining, 745–754.

[36] Yuichiro Yasui, Katsuki Fujisawa, and Kazushige Goto. 2013. NUMA-optimized parallel breadth-first search on multicore single-node system. In 2013 IEEE International Conference on Big Data. IEEE, 394–402.

[37] Yuichiro Yasui, Katsuki Fujisawa, and Yukinori Sato. 2014. Fast and energy-efficient breadth-first search on a single NUMA system. In International Supercomputing Conference. Springer, 365–381.

[38] Andy Yoo, Edmond Chow, Keith Henderson, William McConnell, Brenda Hendrickson, and Umit Catalyurek. 2005. A scalable distributed parallel breadth-first search algorithm on BlueGene/L. In SC’05: Proceedings of the 2005 ACM/IEEE Conference on Supercomputing, IEEE, 25–25.

[39] Jin Zhao, Yu Zhang, Xiaofei Liao, Ligang He, Bingsheng He, Hai Jin, Haikun Liu, and Yicheng Chen. 2019. GraphM: an efficient storage system for high throughput of concurrent graph processing. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. 1–14.

[40] Xiaowei Zhu, Wentao Han, and Wenguang Chen. 2015. GridGraph: Large-scale graph processing on a single machine using 2-level hierarchical partitioning. In 2015 [USENIX] Annual Technical Conference ([USENIX] ATC 15). 375–386.