DTMOS Based High Bandwidth Four-Quadrant Analog Multiplier

Muhammed Emin Başak1, Emre Özer2, Fırat Kaçar3, Deniz Özenli1, 5

1Yıldız Technical University, Faculty of Naval Archit. and Maritime, Istanbul, Turkey
2Istanbul University-Cerrahpasa, Vocational School of Technical Sciences, Department of Electrical & Energy, Istanbul, Turkey
3Istanbul University-Cerrahpasa, Faculty of Engineering, Department of Electrical & Electronics Engineering, Istanbul, Turkey
4National Defence University, Department of Electronics Engineering, Air Force Academy, Istanbul, Turkey
5Istanbul Technical University, Department of Electronics and Communication Eng., Istanbul, Turkey

Abstract: Analog multiplication circuits are very important blocks widely used in analog signal processing applications. In analog multiplication circuits, low power consumption is expected with wide bandwidth, low nonlinearity and high input range according to the supply voltage. In this work, folded Gilbert cell structure was resized using dynamic threshold MOS (DTMOS) transistors. The proposed circuit is laid out with 491.4 μm² chip area. Post layout simulations show that the proposed circuit has high bandwidth (1.2 GHz), low supply voltage (0.2 V), and low power consumption (44.6 μW). In addition, the proposed circuit is examined for temperature variation, total harmonic distortion, intermodulation products and Monte Carlo analysis of the dimensioning of the circuit. The post layout results show that the proposed circuit has promising performance against its counterparts in the literature.

Keywords: Four-quadrant; analog multiplier; DTMOS.

1 Introduction

Analog multipliers that are commonly used in analog signal processing applications such as analog and frequency modulation, phase locked-loop, phase shifting and detection, frequency converter, automatic control, artificial neural networks, Neuro-fuzzy systems. The analog multipliers are electronic circuits with two input ports and one output port. Output signal of the multiplier is defined by the transfer function \( z = K x x y \), where x and y are two continuous input signals and K is a constant value appropriately dimensioned. Analog multipliers are classified according to the polarization of their inputs. The classifications are as follows: i) One quadrant [1] whose inputs are non-polarized, ii) Two quadrant [2], [3] whose one of the inputs are polarized, iii) Polarized both inputs are called four quadrant [4–7]. In addition, the multipliers are divided into two types: current mode [8], [9] and voltage mode [4–7].
The first bipolar analog multiplier known as the Gilbert cell was published in 1968 by Barrie Gilbert [10]. Since analog multipliers based on CMOS technology have been classified (i) according to the form of the input signal; current or voltage mode (ii) with regard to the operating region of the transistors; weak inversion [8], [11], [12] strong inversion [13], [14], saturation region [15] and linear region [16], [17]. Although the input signal range and bandwidth of analog multipliers operating in the weak inversion region are quite narrow, they are frequently used in low power consumption applications. Analog multipliers operating in the saturation region have wide bandwidth, dynamic input range and high speed. In multipliers operating in the strong inversion region, the error caused by the body effect causes mismatch in the threshold voltage.

Gilbert cell is one of the first studies of analog multiplication circuits proposed by Barrie Gilbert in 1968 [10]. Gilbert cell is popular in bipolar integrated circuits (IC) due to its wide dynamic range and bandwidth. In this study, the analog multiplier was realized with the folded Gilbert cell by using DTMOS technology and the bandwidth is obtained much wider.

Due to undesirable behavior in nonlinearity, the range of the input signal is limited to half or generally much less of the supply voltage. In this study, full-scale supply voltage can be used for an input signal range [26]. In order to demonstrate its technological strength, Monte Carlo analyses were performed in AC form with 10% mismatch of process parameters ($t_{\text{on}}$ and $V_{\text{th}}$) and transistor widths.

The rest of the paper is arranged as follows: Information on the DTMOS structure and the proposed multiplication circuit structure as well as equations are given in Section 2. AC/DC characteristics, intermodulation products, temperature sensitivity, total harmonic distortion and Monte Carlo analysis are given in Section 3. Finally, Section 4 concludes the paper.

## 2 DTMOS based four-quadrant analog multiplier

Today, the increase in the use of portable devices has brought limits on battery capacity, weight and size. These restrictions have contributed to an increase in studies on low power and high performance circuit techniques.

The need to reduce power consumption has led to a reduction in the supply voltage of the circuits. Excessive lowering of the supply voltage causes standby power and speed problems of the memory elements. MOSFET with dynamic threshold voltage was proposed by Assaderaghi et al. in 1994 to meet low voltage performance requirements [28]. The topology and symbol of the DTMOS obtained by connecting the body and gate of a MOSFET are given in Figure 1.

The threshold voltage of DTMOS is as follows:

$$V_{\text{sh}} = V_{\text{th}} + \gamma (\sqrt{2}\phi_F + V_{SB} - \sqrt{2}\phi_F)$$  \hspace{1cm} (1)

$V_{\text{th}}$ is threshold voltage, $V_{SB}$ is the zero body bias threshold voltage. $\gamma$ is the body effect coefficient and it depends on the gate oxide capacitance, silicon permittivity and substrate doping $\phi_F$ is the Fermi potential. $V_{\text{sh}}$ is the source to body voltage. The threshold voltage

In this article, a low power, wide bandwidth four-quadrant analog multiplier by using DTMOS based folded Gilbert cell is proposed. The simulation results are given using Cadence Environment using 0.18 µm TSMC CMOS technology under a supply voltage of 0.2 V.
The equation is written for a long channel NMOS transistor where drain-induced barrier lowering (DIBL) effect is neglected. The proposed DTMOS has a high threshold voltage at zero bias and low threshold voltage when the gate-source voltage is equal to supply voltage ($V_{gs} = V_{dd}$).[29]

By reduction of threshold voltage, inversion charge ($Q_N$) is increased; so, larger inversion charge leads to a higher current drive in DTMOS in comparison to the regular MOSFETs.

MOS transistor’s drain current is given by below Eq. (2).

$$I_D = I_s \left( \frac{W}{L} \right) \exp \left( q \frac{V_{gs} - V_{TH}}{n k T} \right) \left[ 1 - \exp \left( -q \frac{V_{DS}}{k T} \right) \right]$$  (2)

According to the equation the transistor will saturate in weak inversion when $V_{DS} \geq 3kT/q$ [17]. Under some limitations, bulk-DTMOS technique can be applied to cheap standard CMOS fabrication process without additional processing steps. The transconductance $g_m$ is described by

$$g_m = q \frac{I_D}{nkT}$$  (3)

DTMOS reduces the junction width and consequently the depletion region charge density, which contributes to a decrease in the threshold voltage. In case of reverse bias, the depletion region width increases, and the increase in the body charges causes the threshold voltage to increase. DTMOS-based circuits in case of forward biasing, the threshold voltage will be low. When the transistor is turned off, the $V_{TH}$ becomes high, resulting the leakage current will also be low. Thus, the threshold voltage is changed dynamically with respect to the gate input, whereas operating state of the circuit is also changed.

The DTMOS based four-quadrant analog multiplier circuit by using the folded Gilbert cell is presented in Figure 2. M3-M4 forms one differential pair, while M5-M6 transistors form another differential pair. The drain of M3-M5 and M4-M6 transistors are cross connected. The input signal $V_X$ is applied to the cross connected differential pairs, while the input signal $V_Y$ is applied to another differential pair consisting of M1 and M2. The bias currents ($I_{SS1}, I_{SS2}, I_{SS3}$) are the tail currents and $I_{SS1} = I_{SS2} = I_{SS3}$. The output current expression of the circuit is:

$$I_{OUT} = k_n V_X \left[ \frac{k_p}{k_n} \left( \frac{I_{SS}}{k_p} - \frac{V_Y^2}{2} + \frac{V_Y}{\sqrt{2}} \right) - V_X^2 - \frac{k_p}{k_n} \left( \frac{I_{SS}}{k_p} - \frac{V_Y^2}{2} - \frac{V_Y}{\sqrt{2}} \right) - V_X^2 \right]$$  (4)

Where $k_n$ and $k_p$ are the transconductance of the n-channel and p-channel transistors, respectively. $k_n = (\mu_n C_{ox}/2)(W/L)$, $\mu_n$ is the electron mobility, $C_{ox}$ is the gate oxide capacitance of the NMOS transistor. W and L are the width and length of the NMOS transistors, respectively.

**Figure 2:** DTMOS based four-quadrant analog multiplier by using folded Gilbert cell

### 3 Simulation Results

Simulation results are presented in this section to evaluate the performance of DTMOS based folded Gilbert cell four-quadrant analog multiplier. The design verified by the Cadence Environment using 0.18 μm TSMC CMOS technology model parameters under 0.2 V supply voltage and $I_{SS1} = I_{SS2} = I_{SS3} = 100 \mu A$. Dimensions of the transistors are given in Table 1. Layout of the proposed DTMOS based Analog Multiplier is given in Figure 3.
Table 1: Aspect ratio of the analog multiplier

| Transistor | W(µm) | L(µm) |
|------------|-------|-------|
| M1, M2, M8, M9 | 20    | 0.26  |
| M7, M10     | 10    | 0.26  |
| M3-M6, M11, M12 | 1.3   | 0.26  |

The DC transfer characteristic of DTMOS based analog multiplier is given in Figures 4 and 5. For the proposed multiplier topology, the transfer curve $I_{\text{OUT}}$ versus $V_X$ and $I_{\text{OUT}}$ versus $V_Y$ are shown in Figure 4 and Figure 5 respectively. In Figure 4, $V_Y$ is swept from $-200$ mV to $200$ mV while $V_X$ is varied from $-200$ mV to $200$ mV in step size of $100$ mV. In Figure 5, $V_X$ is swept from $-200$ mV to $200$ mV while $V_Y$ is varied from $-200$ mV to $200$ mV in step size of $100$ mV. Figures 4 and 5 show that the proposed multiplier can be easily used as four quadrant multiplier.

In order to evaluate the AC transfer characteristics of DTMOS based analog multiplier, the input voltage $V_X$ $100$ mV DC is kept constant while the other input voltage $V_Y$ $100$ mVp-p AC is applied. The frequency response characteristics of the analog multiplier are shown in Figure 6. -3 dB bandwidth of the proposed structure is $1.4$ GHz and $1.2$ GHz for the schematic and post layout simulations respectively.

To evaluate the performance of the DTMOS-based analog multiplier as an amplitude modulator, two sinusoidal signals with $200$ mV amplitude at $10$ kHz and $300$ kHz frequencies were applied to the inputs, respectively. The multiplier can be used as a modulator is shown in Figures 7 and 8.

Intermodulation distortion for analog multipliers is a performance criterion just like total harmonic distortion. Ideally, the total harmonic distortion at the output of a multiplier is zero and no intermodulation products are presented. Intermodulation products arise as a result of the non-linearity of analog multipliers. Table 2
DC voltage of 200 mV was applied to the \( V_Y \) input, while a sinusoidal signal with a frequency of 1 kHz, 10 MHz and 100 MHz were applied to the \( V_X \) input. The THD of the output voltage of the proposed multiplier is given in Figure 10 as a function of the input signal. THD [%] is composed of 9 harmonics and it is considered that the maximum THD is below 3% for the total scope of the input signal.

In order to evaluate the performance of the proposed multiplier as a frequency doubler, a sinusoidal signal of 100 mV amplitude and 10 kHz frequency was applied to both inputs of the multiplier. The accuracy of the frequency doubler function for the proposed multiplier is indicated in Figure 11.

The variation of AC and DC characteristics of the proposed multiplier with temperature is investigated. The temperature changes from 0 to 100 °C, while the change in AC characteristic is shown in Figure 12. The DC characteristic change in the same temperature range is shown in Figure 13.

DC voltage of 200 mV was applied to the \( V_Y \) input, while a sinusoidal signal with a frequency of 1 kHz, 10 MHz and 100 MHz were applied to the \( V_X \) input. The THD of the output voltage of the proposed multiplier is given in Figure 10 as a function of the input signal. THD [%] is composed of 9 harmonics and it is considered that the maximum THD is below 3% for the total scope of the input signal.

In order to evaluate the performance of the proposed multiplier as a frequency doubler, a sinusoidal signal of 100 mV amplitude and 10 kHz frequency was applied to both inputs of the multiplier. The accuracy of the frequency doubler function for the proposed multiplier is indicated in Figure 11.

The variation of AC and DC characteristics of the proposed multiplier with temperature is investigated. The temperature changes from 0 to 100 °C, while the change in AC characteristic is shown in Figure 12. The DC characteristic change in the same temperature range is shown in Figure 13.
change is presented in Figure 13. $V_Y$ is swept from $-200$ mV to $200$ mV while $V_X$ is varied from $-200$ mV to $200$ mV in step size of 100 mV.

| Order | Harmonics [kHz] | Fourier Components | Normalized Fourier Components (dB) | Intermodulation Products [kHz] | Fourier Components | Normalized Fourier Components (dB) |
|-------|-----------------|--------------------|------------------------------------|--------------------------------|--------------------|------------------------------------|
| 2     | 20              | $2.90 \times 10^8$ | -24.55                             | 290                           | $8.26 \times 10^6$ | 0                                  |
|       | 600             | $2.02 \times 10^4$ | -26.12                             | 310                           | $8.26 \times 10^6$ | 0                                  |
| 3     | 30              | $9.50 \times 10^{11}$ | -49.39                             | 320                           | $3.10 \times 10^9$ | -34.25                             |
|       | 900             | $1.80 \times 10^9$ | -36.62                             | 590                           | $7.70 \times 10^{11}$ | -50.30                             |
|       | 610             | $1.12 \times 10^{-10}$ | -48.69                             | 610                           | $1.12 \times 10^{-10}$ | -48.69                             |
| 4     | 40              | $1.68 \times 10^9$ | -36.92                             | 330                           | $2.48 \times 10^{-7}$ | -15.22                             |
|       | 1200            | $6.04 \times 10^6$ | -31.36                             | 580                           | $9.48 \times 10^{-9}$ | -29.40                             |
|       | 620             | $9.45 \times 10^{-9}$ | -29.42                             | 620                           | $9.45 \times 10^{-9}$ | -29.42                             |
| 5     | 50              | $8.59 \times 10^{11}$ | -49.83                             | 340                           | $1.06 \times 10^{-9}$ | -38.92                             |
|       | 880             | $7.19 \times 10^{-10}$ | -40.60                             | 630                           | $1.10 \times 10^{-10}$ | -48.74                             |
|       | 1210            | $5.62 \times 10^{-11}$ | -51.67                             | 880                           | $7.94 \times 10^{-10}$ | -40.17                             |
|       | 1190            | $1.51 \times 10^{-11}$ | -57.38                             | 920                           | $1.51 \times 10^{-11}$ | -57.38                             |

The statistical distribution of the width (W) of the proposed multiplier circuit for 10% mismatch is given in Figure 13 for 200 runs. The histogram showing the statistical distribution in Figure 14 according to the 10% mismatch change in transistor width is given in Monte Carlo analyses. According to the histogram, maximum bandwidth reaches up to 1.309 GHz whereas minimum bandwidth is 1.105 GHz. Also, average value is given as 1.230 GHz according to the post layout simulations. In addition to the 10% mismatch in width (W), the analysis made by adding 10% mismatch change in $t_{ox}$ and $V_{TH}$ process parameters is presented in Figure 15. In the histogram showing the statistical distribution here, the maximum bandwidth is 1.360 GHz and the minimum bandwidth is 1.114 GHz respectively. The average bandwidth is 1.23 GHz. All simulations have been done with post layout simulations.
Figure 12: Post layout AC characteristic of the proposed multiplier when the temperature varies from 0 to 100 °C.

Figure 13: Post layout DC characteristic of the proposed multiplier when the temperature varies from 0 to 100 °C.

Table 3: Comparison table of the proposed multiplication circuit with previous studies

| Ref | Year | Tech. | Power Supply | Bandwidth | THD (Frequency, Voltage) | Power Consumption | Input Range | FoM |
|-----|------|-------|--------------|-----------|--------------------------|-------------------|-------------|-----|
| [4] | 2014 | 0.25 µm | ±1.25 V | NA | 1.62% (1 MHz, 125 mV) | 4.02 µW | 125 mV | - |
| [5] | 2011 | 0.35 µm | 2 V | 1.5 GHz | 2.67% (1 MHz, 1 V) | NA | ±1 V | - |
| [6] | 2018 | 0.25 µm | ±0.75 V | NA | 3% (1 MHz, 200 mV) | 777 µW | ±200 mV | 0.002* |
| [7] | 2005 | 0.5 µm | ±1.5 V | 25.34 MHz | 4.667% (1 MHz, 1 V) | 1.6 mW | ±1 V | 0.0011 |
| [31] | 2000 | 0.35 µm | ±1.5 V | 1.3 GHz | 0.9% (1 MHz, 1 V) | 2.6 mW | ±1 V | 0.1851 |
| [32] | 2006 | 0.35 µm | ±2.5 V | 30 MHz | 0.62% (NA) | 1.2 mW | ±400 mV | 0.0080 |
| [11] | 2013 | 0.18 µm | 0.5 V | 221 kHz | 5.8% (1 kHz, 50 mV) | 714 nW | ±80 mV | 0.1067 |
| [33] | 2010 | 0.35 µm | 1.5 V | 268 kHz | 4.2% (10 kHz, NA) | 6.7 µW | ±120 mV | 0.0063 |
| [34] | 2015 | 0.18 µm | 1.8 V | 1.45 GHz | 0.37% (1 MHz, 0.5 V) | 84 µW | 500 mV | 25.9187 |
| [26] | 2012 | 0.13 µm | 0.5 V | 10 MHz | 1.4% (NA, 0.5 V) | 1.56 µW | ±600 mV | 9.157 |
| [30] | 2010 | 0.18 µm | 1.2 V | 2 GHz | 1.5% (NA) | 25 µW | ±200 mV | 44.4444 |
| [24] | 2019 | 0.18 µm | ±0.2 V | 1.11 MHz | 3.7% (1 kHz, 100 mV) | 18.4 nW | ±200 mV | 40.760 |
| [35] | 2009 | 0.25 µm | ±0.5 V | 250 MHz | NA | NA | NA | - |
| [23] | 2019 | 0.5 µm | 3.3 V | 50 MHz | lower 1% (1 kHz, 0.2 V) | 660 µW | ±200 mV | 0.022 |
| Proposed* | 2020 | 0.18 µm | 0.2 V | 1.2 GHz | 0.83% (10 MHz, 100 mV) | 44.6 µW | 200 mV | 162.08 |

*Bandwidth is defaulted to 10 MHz.
* Data are post layout simulation results
Conclusion

In this study, a four-quadrant analog multiplier in with voltage input and current output is presented. The circuit is designed using dynamic threshold MOS and folded Gilbert cell structure. The circuit has advantageous parameters such as wide bandwidth, low supply voltage, low power consumption and low THD. Also, the proposed structure is tested in various applications to evaluate circuit performance. Intermodulation products are given to show the efficiency as a modulator. Compared with the studies in the literature, it stands out with its wide bandwidth and low power consumption.

Acknowledgement

All simulations have done with Cadence Design Environment in 0.18µm TSMC CMOS technology. In this respect, we are thankful to Istanbul Technical University VLSI Laboratories for the Cadence Design Environment support.

References

1. S. Menekay, R. C. Tarcan, and H. Kuntman, “Novel high-precision current-mode multiplier/divider,” Analog Integr. Circuits Signal Process., vol. 60, no. 3, pp. 237–248, 2009. https://doi.org/10.1007/s10470-009-9289-7
2. J. M. Algueta Miguel, C. a. De La Cruz Blas, and A. J. Lopez-Martín, “Fully Differential Current-Mode CMOS Triode Translinear Multiplier,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 58, no. 1, pp. 21–25, Jan. 2011. https://doi.org/10.1109/TCSII.2010.2092821
3. I. M. Filanovsky and H. Baltes, “CMOS two-quadrant multiplier using transistor triode regime,” IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 831–833, May 1992. https://doi.org/10.1109/4.133175
4. E. Yuce and F. Yucel, “A new cascadable CMOS voltage squarer circuit and its application: Four-quadrant analog multiplier,” Indian J. Eng. Mater. Sci., vol. 21, no. 4, pp. 351–357, 2014.
5. S. Keleş and H. H. Kuntman, “Four quadrant FG-MOS analog multiplier,” Turkish J. Electr. Eng. Comput. Sci., vol. 19, no. 2, pp. 291–301, 2011. https://doi.org/10.3906/elk-1001-377
6. F. Yucel and E. Yuce, “Analog Squarers Using only Seven MOS Transistors and a Four Quadrant Analog Multiplier Application,” J. Circuits, Syst. Comput., vol. 27, no. 5, pp. 1–9, 2018. https://doi.org/10.1142/S0218126618500718
7. M. A. Hashiesh, S. A. Mahmoud, and A. M. Soliman, “New four-quadrant CMOS current-mode and voltage-mode multipliers,” Analog Integr. Circuits Signal Process., vol. 45, no. 3, pp. 295–307, 2005. https://doi.org/10.1007/s10470-005-4957-8
8. A. Alikhani and A. Ahmadi, “A novel current-mode four-quadrant CMOS analog multiplier/divider,” AEU - Int. J. Electron. Commun., vol. 66, no. 7, pp. 581–586, 2012. https://doi.org/10.1016/j.ajec.2011.11.012
9. I. Aloui, N. Hassen, and K. Besbes, “A CMOS current mode four quadrant analog multiplier free from
10. B. Gilbert, “A precise four-quadrant multiplier with subnanosecond response,” IEEE J. Solid-State Circuits, vol. 3, no. 4, pp. 365–373, Dec. 1968. https://doi.org/10.1109/JSSC.1968.1049925

11. A. Panigrahi and P. K. Paul, “A novel bulk-input low voltage and low power four quadrant analog multiplier in weak inversion,” Analog Integr. Circuits Signal Process., vol. 75, no. 2, pp. 237–243, 2013. https://doi.org/10.1007/s10470-012-9951-3

12. S. Soltany and A. Rezai, “A novel high-precision current-mode circuits based on the MOS-translinear principle,” AEU - Int. J. Electron. Commun., vol. 63, no. 11, pp. 992–997, 2009. https://doi.org/10.1016/j.aeue.2008.08.010

13. S. Menekay, R. C. Tarcan, and H. Kuntman, “Novel high-precision current-mode circuits based on the MOS-translinear principle,” AEU - Int. J. Electron. Commun., vol. 11, no. 1, pp. 159–168, 2016. https://doi.org/10.1016/j.aeue.2015.11.1.16

14. M. A. Al-Absi and I. A. As-Sabban, “A New Highly Accurate CMOS Current-Mode Four-Quadrant Multiplier,” Arab. J. Sci. Eng., vol. 40, no. 2, pp. 551–558, 2015. https://doi.org/10.1007/s13369-014-1551-3

15. A. N. Saatlo and I. S. Özoğuz, “Design of a high-linear, high-precision analog multiplier, free from body effect,” Turkish J. Electr. Eng. Comput. Sci., vol. 24, no. 3, pp. 820–832, 2016. https://doi.org/10.3906/elk-1307-159

16. C. Abel, S. Sakurai, F. Larsen, and M. Ismail, “Christopher Abel, Satoshi Sakurai, Frode Larsen, and Mohammed Ismail Department of Electrical Engineering The Ohio State University 2015 Neil Avenue, Columbus, OH 43210,” Electr. Eng., no. 3, pp. 273–276, 2015. https://doi.org/10.3906/elk-1307-159

17. E. Ibaragi, A. Hyogo, and K. Sekine, “A CMOS analog multiplier free from mobility reduction and body effect,” Analog Integr. Circuits Signal Process., vol. 25, no. 3, pp. 281–290, 2000. https://doi.org/10.1023/A:1008377914605

18. C.-C. Chang and S.-I. Liu, “Weak inversion four-quadrant multiplier and two-quadrant divider,” Electron. Lett., vol. 34, no. 22, p. 2079, 1998. https://doi.org/10.1049/el:19981496

19. A. G. Andreadou and K. A. Boahen, “Translinear circuits in subthreshold MOS,” Analog Integr. Circuits Signal Process., vol. 9, no. 2, pp. 141–166, Mar. 1996. https://doi.org/10.1016/BF00166411

20. D. Coué and G. Wilson, “A four-quadrant sub-threshold mode multiplier for analog neural-network applications,” IEEE Trans. Neural Networks, vol. 7, no. 5, pp. 1212–1219, 1996. https://doi.org/10.1109/72.536315

21. M. Gravati, M. Valle, G. Ferri, N. Guerini, and L. Reyes, “A novel current-mode very low power analog cmos four quadrant multiplier,” Proc. 31st Eur. Solid-State Circuits Conf. 2005. ESSCIRC 2005., no. 1, pp. 495–498, 2005. https://doi.org/10.1016/j.esscirc.2005.1541668

22. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 3th ed. New York, USA: Oxford University Press, 2012.

23. G. Zamora-Mejia, A. Diaz-Armendariz, H. Santia-go-Ramirez, J. M. Rocha-Perez, C. A. Gracios-Marin, and A. Diaz-Sanchez, “Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier,” Circuits, Syst. Signal Process., vol. 38, no. 4, pp. 1547–1560, 2019. https://doi.org/10.1007/s00034-018-0945-y

24. Y. Babacan, “Ultra-low voltage and low-power voltage-mode DTMOS-based four-quadrant analog multiplier,” Analog Integr. Circuits Signal Process., vol. 99, no. 1, pp. 39–45, 2019. https://doi.org/10.1007/s10470-018-1322-2

25. E. Ozer, “A DTMOS based Four-Quadrant Analog Multiplier,” Electrica, vol. 20, no. 2, pp. 207–217, Jun. 2020. https://doi.org/10.5152/electrica.2020.20019

26. J. De La Cruz-Alejo, A. S. Medina-Vazquez, and L. N. Oliva-Moreno, “FGMOS four-quadrant analog multiplier,” CCE 2012 - 2012 9th Int. Conf. Electr. Eng. Comput. Sci. Autom. Control, 2012. https://doi.org/10.1109/ICEE.2012.6421200

27. M. Gupta, R. Srivastava, and U. Singh, “Low Voltage Floating Gate MOS Transistor Based Differential Voltage Squarer,” ISRN Electron., vol. 2014, pp. 1–6, 2014. https://doi.org/10.1155/2014/357184

28. F. Assaderaghi, S. Parke, D. Sinitsky, J. Bokor, P. K. Ko, and Chenming Hu, “A dynamic threshold voltage MOSFET (DTMOS) for very low voltage operation,” IEEE Electron Device Lett., vol. 15, no. 12, pp. 510–512, Dec. 1994. https://doi.org/10.1109/72.5338420

29. M. E. Başak and F. Çağlar, “Ultra-low voltage VDBA design by using PMOS DTMOS transistors,” IJ-IEEE, vol. 17, no. 2, pp. 3463–3469, 2017. https://doi.org/10.1109/55.338420

30. A. Ebrahimi, H. M. Naimi, and M. Gholami, “Compact, low-voltage, low-power and high-bandwidth CMOS four-quadrant analog multiplier,” 2010 11th Int. Work. Symb. Numer. Methods, Model. Appl. to Circuit Des. SM2ACD 2010, no. 6, pp. 1–5, 2010. https://doi.org/10.1109/SM2ACD.2010.5672341

31. S. C. Li, “A Symmetric Complementary Structure for RF CMOS Analog Squarer and Four-Quadrant
32. B. Boonchu and W. Surakampontorn, “CMOS voltage-mode analog multiplier,” in *2006 IEEE International Symposium on Circuits and Systems*, 2006, vol. 1, no. 5, p. 4. https://doi.org/10.1109/ISCAS.2006.1693003

33. W. Liu and S. I. Liu, “Design of a CMOS low-power and low-voltage four-quadrant analog multiplier,” *Analog Integr. Circuits Signal Process.*, vol. 63, no. 2, pp. 307–312, 2010. https://doi.org/10.1007/s10470-009-9382-y

34. A. Amiri and A. N. Saatlo, “Voltage mode implementation of highly accurate analog multiplier circuit,” *ICEE 2015 - Proc. 23rd Iran. Conf. Electr. Eng.*, vol. 10, pp. 1059–1062, 2015. https://doi.org/10.1109/IranianCEE.2015.7146368

35. V. Niranjan and M. Gupta, “Low voltage four-quadrant analog multiplier using dynamic threshold MOS transistors,” *Microelectron. Int.*, vol. 26, no. 1, pp. 47–52, Jan. 2009. https://doi.org/10.1108/13565360910923179

Arrived: 28. 03. 2020
Accepted: 24. 08. 2020