Ultrahigh Responsivity-Bandwidth Product in a Compact InP Nanopillar Phototransistor Directly Grown on Silicon

Wai Son Ko*, Indrasen Bhattacharya*, Thai-Truong D. Tran, Kar Wei Ng, Stephen Adair Gerke & Connie Chang-Hasnain

Highly sensitive and fast photodetectors can enable low power, high bandwidth on-chip optical interconnects for silicon integrated electronics. III-V compound semiconductor direct-bandgap materials with high absorption coefficients are particularly promising for photodetection in energy-efficient optical links because of the potential to scale down the absorber size, and the resulting capacitance and dark current, while maintaining high quantum efficiency. We demonstrate a compact bipolar junction phototransistor with a high current gain (53.6), bandwidth (7 GHz) and responsivity (9.5 A/W) using a single crystalline indium phosphide nanopillar directly grown on a silicon substrate. Transistor gain is obtained at sub-picowatt optical power and collector bias close to the CMOS line voltage. The quantum efficiency-bandwidth product of 105 GHz is the highest for photodetectors on silicon. The bipolar junction phototransistor combines the receiver front end circuit and absorber into a monolithic integrated device, eliminating the wire capacitance between the detector and first amplifier stage.

With ever-increasing data rates and integration density in electronic integrated circuits, optical interconnects are becoming a compelling energy-saving choice for high speed, broadband communication links on and between chips. The power consumed at a certain data rate, equivalently expressed as the energy per bit, is heavily dependent on the capacitance of the receiver1,2. A receiver with low total capacitance \(C_{\text{tot}}\) is able to produce a sufficiently high voltage signal \(V_{\text{sig}}\) for a reduced number of photons per bit: \(V_{\text{sig}} = q \times n_{\text{bit}} / C_{\text{tot}}\). This lowers the minimum link power consumption by reducing both transmitter power - by decreasing \(n_{\text{bit}}\); the required number of photons per bit in the link, as well as receiver power necessary to amplify the small voltage signal \(V_{\text{sig}}\) to eventually drive CMOS logic. With this goal, there has been significant work on reducing the capacitance of photodetectors with an indirect bandgap Germanium absorber grown on a technologically relevant silicon substrate3–6. Thin 2-dimensional (2D) materials such as graphene and transition metal dichalcogenides are also being explored for fast photodetection due to the possibility of small transit times7,8. An unresolved hurdle here is that light absorption is extremely weak due to the thin topology and integration with very long waveguides is required to provide any reasonable responsivity, leading to a large device area and high capacitance9. Direct bandgap III–V based compound semiconductors, particularly the InP/InGaAs system, have at least an order of magnitude higher absorption coefficient than silicon and germanium, and also permit heterostructures and bandgap engineering for highly functional devices10,11. Such III-V devices can approach almost complete absorption with a near-wavelength scale volume and enable ultra-low capacitance photodetectors while maintaining excellent quantum efficiency and low dark current. From a link sensitivity analysis12, a 100 nm diameter III–V compound semiconductor device would have a self-capacitance as low as 50 aF, potentially allowing low energy on-chip optical links to approach fundamental shot noise limited communication at a bit error ratio of \(10^{-9}\) with merely 20 photons/bit in the link13.

Despite the excellent potential to scale down the capacitance of III–V compound semiconductor detectors, an optical link with off-chip III–V devices suffers from the parasitic capacitance of the electrical wire connecting the detector to the next stage. Attempts to overcome this have been made by bringing the photonic chips close...
to the electronic circuits using, for instance, through-oxide vias. Nonetheless, even a 10 μm separation adds 2 fF of capacitance, which translates into a requirement for additional link power to maintain the same signal-to-noise ratio. This is particularly severe if the capacitance of the photodetector is much lower than the parasitic wire capacitance.

To address this issue, it is important to integrate gain directly into the photodetector and improve sensitivity. This could also be viewed as an intimate integration of the first amplifier stage with the photodetector, thus eliminating the wire capacitance altogether. Several approaches have been attempted, including Si/Ge and In(Al,Ga)As avalanche photodiodes, field effect phototransistors and bipolar junction phototransistors. Avalanche photodiodes with high gain-bandwidth product have been demonstrated. However, the high gain does not necessarily translate into better sensitivity due to the fundamental excess noise associated with the avalanche process. Additionally, APDs require a thermal compensation mechanism due to the sensitive dependence of impact ionization on temperature and a high reverse bias voltage (10 V or higher), both of which are undesirable for densely integrated chip-scale applications. Approaches based on nanowire photoductive devices also show very large gain due to long carrier lifetimes. On the other hand, the long lifetime limits the speed of these devices – with response times on the order of milliseconds to 100 seconds, leading to insufficient gain bandwidth product. Phototransistors (both BJT and FET based) are expected to be highly sensitive due to the absence of multiplication noise and the gain bandwidth product can be increased by simply scaling the device size down, in analogy with transistor cutoff frequency. A phototransistor is in fact expected to be even more sensitive than a p-i-n photodiode and transistor combination due to the absence of the wire capacitance. The bipolar junction transistor is preferred due to a significantly higher transconductance compared to a field effect device. The transconductance for the BJT is linear and is determined by the thermal voltage of 25.9 mV rather than the ~100 mV field effect transistor overdrive voltage. This allows a higher gain-bandwidth product to be reached at the same DC collector current. While promising gain-bandwidth products have been achieved using III-V based phototransistors with highly scaled geometries, the small size leads to deficient photon absorption. Additionally, the high lattice mismatch of InP and GaAs with silicon leads to defective material unsuitable for devices. In this work, a bipolar transistor gain mechanism is implemented in a direct bandgap III-V semiconductor material to achieve high intrinsic photosensitivity, as well as high gain-bandwidth product in an integrated optoelectronic receiver grown and fabricated directly on silicon with CMOS compatibility.

**Results**

**Regrown Nanopillar Device Growth and Fabrication on Silicon.** Despite the high absorption and low dark current of III-V detectors, applications have been challenged by the difficulty of integrating with large scale CMOS technology and silicon based read out circuitry. In this work, a major technological hurdle has been overcome by monolithically growing optoelectronic quality III-V material on silicon at a substantially lower growth temperature than the ~800 °C growth temperature that is usual for conventional III-V epitaxy. The InP photoBJT was synthesized on silicon using a novel metastable nanopillar growth mode. Single crystalline InP nanopillars were grown under conditions demonstrated to be CMOS post-process compatible. The bulk of the pillar was defect free in spite of a large crystal lattice mismatch of 8%. The strain due to lattice mismatch is locally relaxed through arrays of misfit dislocations at the base of the InP nanopillar, right at the Silicon interface. TEM images confirm pristine Wurtzite phase in the body of the pillar.

The growth is in a radial manner, with tunable material composition and doping possible in the core-shell direction, using which p-i-n junction diode devices have already been demonstrated. As opposed to an axial distribution of dopants, the core-shell junction geometry is highly beneficial in terms of minimizing surface exposure of the minority carriers and leads to a far reduced dark current for the base-emitter junction. Another benefit of the core-shell or wrap-around geometry, in analogy with waveguide integrated photodetectors, is that it decouples the light propagation direction from the carrier transport direction, thus allowing the photogenerated carriers to diffuse to the p-n-p junction within a short distance. This facilitates a rapid photosponse and high responsivity-bandwidth product.

**In-situ** dopant incorporation with nanometer scale precision eliminates the requirement for implantation and diffusion based doping. The resulting sharp electrical junctions are important for obtaining rapid device operation. The base transit time is kept low by having a thin base with electrical width of ten nanometers or less. In addition, the collector-base junction depletion width is kept thin by using a high base and collector doping, reducing the collector transit time. The base doping was measured in an isotype n-doped pillar with the same dopant precursor flow rate using the Burstein-Moss shift in photoluminescence peak and estimated to be approximately 10²⁸ cm⁻³ (Ref. 48).

On directly growing a p-n-p junction device on silicon, the outer p-shell, which is heavily doped as the emitter, comes into contact with the p-type silicon substrate, thus shunting the actual device junction. The primary growth is completed, an amorphous Silicon sleeve is defined on the lower section of the nanopillar. After this, the regrowth occurs selectively on the upper section in a core-shell manner and at a slightly elevated growth temperature compared to the original growth. The active region is completely in the regrown portion. In this manner, it can be seen that the current is directed through the p-n-p junction as desired (Fig. 1c). The device has a floating base, with the intention of providing optical bias. An optically biased device eliminates the parasitic base capacitance that an electrical base contact would necessarily include.

**Transistor Action.** Gain in the homojunction bipolar junction transistor (BJT) is obtained when a small base current can reduce the barrier to current flow for a large current from the emitter to the collector. Considering
a p-n-p transistor with heavily doped emitter, a large hole current is injected into the n-doped base when the energy barrier is lowered. A small fraction of these holes recombine with the electron current supplied at the base terminal, but the base length is designed to be short so that a majority of these holes diffuse to the base-collector junction where they are swept by the high reverse bias electric field into the collector (see Fig. 2a,c). The current gain is then the ratio of the collector hole current divided by the significantly smaller portion of the hole current that recombines with the electron current at the base, and can be described using a charge control model as the ratio of two Gummel numbers (further described in Supplementary section II). From this recombination picture, it is clear that for a high gain, it is imperative to have low minority carrier recombination rate in the base – or equivalently a low base dark current.

Exactly the same mechanism is also valid for photogenerated carriers in the device. As described pictorially in Fig. 2a,c, photons generate electron-hole pairs in the absorber – and the electrons lower the energy barrier for the diffusion of holes into the base, a situation similar to the generation of excess carriers in the forward biased base-emitter junction. The quasi Fermi level split ($\Delta F$), or equivalently base emitter forward bias voltage ($V_{be}$) due to excess injected carriers is determined by the optical carrier injection and the electron dark current component at the base-emitter junction:

$$\Delta F - V_{be} = n V_t \ln \left( \frac{P_{inc}}{\eta \hbar \omega} \times \frac{1}{I_d} \right)$$

(1)

where $n$ is the ideality factor of the diode current, $V_t$ is the thermal voltage of 25 mV at room temperature, $P_{inc}$ is the incident optical power, $\hbar \omega$ is the photon energy $-1.58$ eV in our case, $\eta$ the external quantum efficiency and $I_d$ the electron component of the diode dark current. Based on eq. (1), it is clear that it is critical to obtain a very low dark current to attain a large $V_{be}$ and thus high gain. Hence, having a high quality, defect free p-n-p junction, electrically isolated from the substrate is essential. Here, we demonstrate, for the first time, a pristine quality p-n-p junction regrown entirely on an as-grown p-InP nanopillar. As a control device, a continuous p-n-p junction was also grown without regrowth. As can be seen in Supplementary Fig. S1f, the regrown nanopillar photoBJT has a 4 orders of magnitude lower dark current than the shunted junction. Since the shot noise current is proportional to $\sqrt{I_d}$, the low dark current also leads to a better sensitivity for the device.

The device operation can further be examined from the wavelength dependent light response Fig. 2. The illumination has been performed at an angle of 30 degrees to the substrate. Light was incident with a single mode fiber and forms a broad Gaussian intensity distribution at the device substrate (further described in Supplementary...
Fig. S2). The input number of photons is determined purely from this distribution without accounting for the absorption efficiency of the pillar. At 660 nm pump, the light response is poor since the absorption occurs superficially and the electrons recombine at the surface rather than being injected into the base. With 785 nm illumination, the photons penetrate further into the device and lead to carrier generation in the base and collector regions. The electrons lower the barrier to hole current flow, resulting in transistor action and observable gain. The difference in spatial absorption can also be appreciated from the fact that the bandgap for Wurtzite-phase InP at 870 nm, is about 55 nm lower in wavelength compared to Zinc Blende-phase InP, which makes 785 nm close enough to the band edge for the photons to penetrate significantly deeper into the device than the 660 nm case.

Measurement Results and High Speed Operation. Figure 3a shows the direct-current (DC) current-voltage (I-V) behavior of an exemplary nanopillar photoBJT from a growth run with optimized doping levels and thicknesses as discussed in the device fabrication section. The total incident power on the device was calculated from measured device dimensions and the expected Gaussian distribution of the optical power from the single mode fiber. Without illumination, the device shows a very low 33 pA of collector current for much of the collector-emitter bias since the p-n junctions inside are reverse biased. On further increasing the collector bias, the current increases due to base width modulation – a common tradeoff in designing narrow base homojunction bipolar transistors.

In forward active mode, the optically biased nanopillar photoBJT shows linear photo response with responsivity approaching 25 A/W, or a gain of 39.5, including the effect of the imperfect external quantum efficiency (EQE) of the device. Figure 3b shows a linear photo response from the nanopillar photoBJT when it is biased with 0.5 V
collector bias and observed down to the pW light level. No electric bias was provided to the base junction – a low quiescent optical bias was sufficient to turn the device on, attesting to the quality of the base-emitter junction in the regrowth. A gain of 39.5 for this exemplary device corresponds to a sensitivity improvement of 16.0 dB – which is tremendous given the small noise figure of phototransistors 41. Such linear and sensitive response is highly desirable in bringing low energy optical interconnects to silicon electronics. Figure 3c shows the responsivity vs. collector bias characteristic in order to highlight key regimes of operation of the device. The responsivity of the device increases with collector bias under saturation regime (between 0 to 0.4 V collector bias), and eventually peaks at 25 A/W at 0.5 V collector bias in forward active mode. As the collector bias continues to increase, responsivity dips. The reduction in responsivity is likely caused by the Early effect observed in the device – equivalently expressed in terms of base width reduction. We also observed base punch-through above 1.0 V collector bias. In order to obtain the true gain, it is necessary to estimate the external quantum efficiency of a device without any transistor gain. This was obtained by measuring the response of a p-i-n junction nanopillar device with the same dimensions and doping levels.

Pulsed response measurements were used to obtain the device high speed response for 785 nm illumination. A tunable mode locked solid state laser with small pulse width of ~100 fs was used to excite the device. The device full duration at half maximum from a time resolved measurement, was roughly 300 picoseconds, which corresponds to a device bandwidth of 1.5 GHz. This is limited by the large pad capacitance of the 100 μm size contacts – which can be as high as 2–3 pf. For 50 Ω RF connectors, this leads to a low parasitic RC limited bandwidth of 1.1 GHz (Fig. 4b). This pad capacitance can be reduced by an order of magnitude by simply scaling down the size of the contacts and increasing the insulator thickness. Therefore, in order to obtain the true dynamic response.

**Figure 3. Responsivity.** The responsivity for an exemplary single pillar device was measured using illumination at an angle of 60 degrees to the growth axis with a calibrated Gaussian-beam source from a single mode fiber with low numerical aperture. (a) The pump dependent response down to 1 pW of optical power was measured. The dark current at 0.5 V bias is as low as 33 pA due to the regrown device structure. (b) The photocurrent versus input power shows a linear response, with bias dependent responsivity. A low collector bias, the device is in saturation mode and the emitter-base junction is not sufficiently forward biased for gain. The optimum bias was 0.5 V, which makes operation at CMOS line voltage possible. On further increasing bias, device punch through leads to a reduction in response. (c) A plot of the responsivity vs. bias shows that a peak optical response of 25 A/W can be reached for this device at a 0.5 V bias even at a very low optical power less than 20 pW. (d) In order to obtain the current gain or $β$ of the transistor, the absorption of the device without current amplification was measured. This is defined as the external quantum efficiency (EQE) as it is a ratio of unamplified electrons out to incident photons. This was measured using a p-i-n junction instead of a p-n-p device, as described in ref. 48 – using similar device dimensions at the sub-micron scale and active region in the regrown part. The EQE was measured to be 28% at an illumination angle 0 of 60 degrees to the growth axis (30 degrees to the horizontal) and at a wavelength of 785 nm. The relatively high EQE and angle insensitivity for the nanopillar device is attributed to a dielectric antenna absorption enhancement effect as well as the gold back reflection; coupled with a high current gain this ensures a high optical responsivity.
of the device, we have de-embedded the capacitive response of the pads from the frequency response of the device, following the circuit model in Fig. 4b. This was additionally verified with an open test device which was fabricated without a nanopillar but on the same wafer (see methods and Supplementary section III for further details on the S11 de-embedding measurement). Using this procedure, the actual 3 dB bandwidth was found to be 7 GHz at a voltage bias of 1 V (see Supplementary section III). At the same voltage bias, the device responsivity was also measured and the electronic transition frequency of the device was determined.

The measured responsivity of the 7 GHz high speed device was 9.5 A/W at the same voltage bias, equivalent to an optical gain (electrons out to photons in) of 15. Since this includes the degradation due to non-ideal external quantum efficiency (Fig. 3d), the responsivity translates directly to a sensitivity enhancement of 9.5 dB. To obtain the \( \beta \) or transistor current gain of the high speed device, we fabricated a p-i-n junction structure with the same dimensions and measured the external quantum efficiency as a function of wavelength and illumination angle (Fig. 3d). At 785 nm, the measured EQE is 28%, leading to an electronic current gain estimate of 53.6 for a 9.5 A/W responsivity device. The electrical transition frequency \( (f_T) \) is therefore estimated to be 375 GHz given the measured gain and 3 dB frequency. This approaches the Terahertz scale frequencies of highly scaled heterojunction bipolar transistors fabricated from high quality InP-based systems. A high gain bandwidth product also necessitates a sufficiently high quiescent bias. Here, the bias is provided optically – which has the advantage of eliminating any base capacitance that an electrical bias would necessarily have.

**Figure 4. High speed operation.** (a) The temporal response of the photo-BJT to 100 fs laser pulses at 785 nm wavelength was measured using a high speed oscilloscope. The devices were electrically contacted with 100 \( \mu \)m sized pads to an RF probe. While the measured full duration at half maximum for the device is about 300 ps; to obtain the true device speed, the capacitive effect of the large contact pads needs to be de-embedded. This was done in accordance with the circuit model of (b), where the parasitic capacitance was determined using an S11 measurement on an open control device. The de-embedding procedure is described in further detail in Supplementary section III. (c) On correctly de-embedding the low-pass filtering effect of the 2.93 pF capacitance on the device, the 3-dB bandwidth was found to be 7 GHz at a voltage bias of 1 V (see Supplementary section III). At the same voltage bias, the device responsivity was also measured and the electronic transition frequency of the device was determined.
The high light absorption efficiency for such a compact structure has been validated with angle resolved external quantum efficiency measurements as well as 3D finite difference time domain simulations. The enhanced absorption can be elucidated in terms of the high-index dielectric antenna characteristics of the nanopillar absorber combined with the double pass due to the back reflection from the contact metal.

Discussion

By engineering a suitable doping profile in a compact InP nanopillar device, a bipolar transistor gain mechanism has been utilized for high gain-bandwidth product while maintaining high absorption— a completely novel demonstration for a bottom-up nanowire device, thus validating this technology for high speed multi-Gigahertz optical receivers integrated on chip. This has been accomplished through a careful combination of bottom up nanopillar growth/regrowth as well as top-down device processing. With a highly scaled geometry free of excessive surface recombination, the nanopillar bipolar junction phototransistor is able to reach a current gain of 53.6 at a low bias voltage of 1 V and show a high bandwidth of 7 GHz while maintaining a good intrinsic photoresponse.

On a detailed analysis of energy consumption of the entire link based on the roadmap outlined in Manipatruni et al., it has been found that the inclusion of gain in the photoreceiver allows for a significant reduction in transmitter energy, which dominates the link power consumption. The link energy/bit has been calculated with the requirement that the photons absorbed by the photodetector lead to a CMOS-level voltage swing at the output of the photoreceiver. It has been found that the integrated gain leads to a significant reduction of the photons/bit and hence reduced total link energy consumption (Fig. 6). This is in spite of the excess power expenditure at the nanopillar phototransistor compared to the receiverless case (see Supplementary Materials Section V, Tables 1 and 2 for further details).

The importance of reducing total capacitance for a highly sensitive photoreceiver has been emphasized and also addressed using an extremely compact InP device with high absorption. Further improvements in device characteristics are expected with a better electrical contact geometry to mitigate pad capacitances. Additionally, the incorporation of a thin InGaAs base in a highly scaled nanopillar heterojunction bipolar phototransistor structure is expected to lead to near-THz cutoff frequency, with less than 10 fJ/bit total link energy (Supplementary Table 1). The core-shell growth of high quality InGaAs layers in InP nanopillars has already been demonstrated and will be used to further pursue the implementation of ultrahigh performance photoreceivers for CMOS compatible photonic integrated circuits.
Methods

Nanopillar Device Fabrication. The growth was accomplished on silicon substrates via metal organic chemical vapor deposition (MOCVD) at a CMOS compatible temperature of 450 °C, for a low growth time of less than 30 minutes\(^ {37-39} \). Within a narrow growth window, tuning the temperature and mole fractions of the trimethylindium and tertiarybutylphosphine precursors to \(4.73 \times 10^{-6}\) and \(5.94 \times 10^{-4}\) respectively leads to the spontaneous nucleation of InP nanopillars on the chemically roughened Si-111 oriented substrate. The nanopillar scales in size with increasing growth time, beyond even a micron for 15–20 minutes of growth. Sharp electrical junctions are grown using \textit{in-situ} doping during epitaxial core-shell growth. Zn dopant precursor (diethylzinc) was used for the p-type doping and Te doping (diethyltellurium) for the n-type base.

First, the low p-doped core nanopillar is grown to a thickness of 800 nm. The sample is then removed from the growth chamber and covered with silicon dioxide and then amorphous silicon using plasma enhanced chemical vapor deposition (PECVD) at a low substrate temperature of 250 °C. The outer sleeve is then etched back from the upper half of the pillar using a photoresist mask. The oxide \(+\) a-Si sleeve on the lower half of the pillar serves to allow regrowth only on the top exposed section. The sample is then placed back in the MOCVD chamber and sequentially regrown with 25 nm of p-doped InP, 75 nm of n-doped InP for the base and ultimately 50 nm of p-doped InP for the emitter.
Two electrodes are defined for high speed ground and signal contacts to an individual nanopillar photoBJT\(^\text{39}\), with electrode size of 100 \(\mu\)m \(\times\) 100 \(\mu\)m and oxide isolation to the substrate with a 200 nm thick silicon dioxide layer (see device SEM and schematic cross section, Fig. 1a,b). Angled electron beam evaporation of titanium/gold contacts is performed, in order to allow for angled illumination of the device.

**Optical characterization.** All characterization was performed under ambient, room temperature conditions. Illumination was provided with a single mode fiber angled at 30 degrees from the horizontal. The distance from the fiber tip to the substrate was measured to be 2.16 mm. This leads to a Gaussian distribution with a spot radius of 220 \(\mu\)m at the substrate, which is large enough to assume a constant intensity distribution across the micron size device. The device was placed at the peak intensity position, and the response was estimated by calculating the device cross section from scanning electron microscope images of the device dimensions.

**Dynamic response.** A high speed bias-T was used to provide a DC bias of 1 V and also route the RF signal and measure it on a triggered high speed oscilloscope. An HP4145B semiconductor parameter analyzer was used to apply the collector bias, while the high speed response was routed to a Keysight 86100A DCA wide-bandwidth oscilloscope. This was triggered with a signal from a high speed photodetector which was simultaneously illuminated with the femtosecond pulsed laser.

The de-embedding measurement was performed with an S11 characterization of the RF reflection for an open test device on the same wafer as the fabricated nanopillar photoBJT devices. The open test device had the same contact pad size as the high speed phototransistor (100 \(\mu\)m ground and signal pads). A reference load (50 Ohm), and short and open test wafer (Cascade 103-726) was used to calibrate the RF cables and probes to ensure the accuracy of the reflection measurement. The measurement was then performed up to an RF frequency of 20 GHz with a Keysight E8361A PNA Network Analyzer.

**References**

1. Miller, D. A. B. Device requirements for optical interconnects to silicon chips. *Proc. IEEE* **97(7)**, 1166–1185 (2009).

2. Manipatruni, S., Lipson, M., & Young, I. A. Device scaling considerations for nanophotonic CMOS global interconnects. *IEEE J. Sel. Top. Quant.* **19**, 2 (2013).

3. Chen, L. & Lipson, M. Ultra-low capacitance and high speed germanium photodetectors on silicon. *Opt. express* **17**, 7901–7906 (2009).

4. Michel, J., Liu, J. & Kimerling, L. C. High-performance Ge-on-Si photodetectors. *Nat. Photonics* **4**, 527–534 (2010).

5. Tang, L. et al. Nanometre-scale germanium photodetector enhanced by a near infrared dipole antenna. *Nat. Photonics* **2**, 226–229 (2008).

6. Going, R., Kim, M.-K. & Wu, M. C. Metal-optic cavity for a high efficiency sub-fT germanium photodiode on a silicon waveguide. *Opt. Express* **21(19)**, 22429–22440 (2013).

7. Massicotte, M. et al. Picosecond photoresponse in van der Waals heterostructures. *Nature Nanotech.* (2015).

8. Youngblood, N., Chen, C., Koester, S. J. & Li, M. Waveguide-integrated black phosphorus photodetector with high responsivity and low dark current. *Nat. Photonics* **9**, 247–252 (2015).

9. Koppens, F. H. L. et al. Photodetectors based on graphene, other two-dimensional materials and hybrid systems. *Nature Nanotech.* **9**, 780–793 (2014).

10. Campbell, J. C., Burcus, C. A., Dentai, A. G. & Ogawa, K. Small-area high-speed InP-InGaAs phototransistor. *Appl. Phys. Lett.* **39**(020) (1981).

11. Campbell, J. C. Photodetectors and compatible low-noise amplifiers for long-wavelength light wave systems. *Fiber Integrated Opt.* **5(1)** (1984).

12. Going, R. W. In *PhD Dissertation* (ProQuest LLC, Berkeley, 2015).

13. Alexander, S. B. Optical Communication Receiver Design (SPIE Press, 1997).

14. Timurdogan, E. et al. An ultra low power 3d integrated intra-chip silicon electronic–photonic link. *Optical Fiber Communications Conference postdeadline papers*, ThB5.8 (2015).

15. Settaluri, K. T. et al. Demonstration of an optical chip-to-chip link in a 3d integrated electronic–photonic platform. *41st European Solid-State Circuits Conference (ESSCIRC)*, 156–159 (2015).

16. Aoi, N. et al. (Interconnect Technology Working Group, ITRS 2012), Capacitance per unit length for global wires, Table INTC2. *International Technology Roadmap for Semiconductors*.

17. Kang, Y. et al. Monolithic germanium/silicon avalanche photodiodes with 340 GHz gain-bandwidth product. *Nat. Photonics* **3**, 59–63 (2009).

18. Assefa, S., Xia, F. & Vlasov, Y. A. Reinventing germanium avalanche photodetector for nanophotonic on-chip optical interconnects. *Nature* **461**, 80–84 (2010).

19. Campbell, J. C. et al. Recent advances in avalanche photodiodes. *IEEE J. Sel. Topics Quantum Electron.* **10**(4), 777–787 (2004).

20. Nada, M., Muramoto, Y., Yokoyama, H., Ishibashi, T. & Kodama, S. InAlAs APD with high multiplied responsivity-bandwidth product (MR-bandwidth product) of 168 A/W GHz for 25 Gbit/s high-speed operation. *Electron. Lett.* **48**(7) (2012).

21. Wang, J., Yu, M., Lo, G., Kwong, D.-L. & Lee, S. Silicon waveguide integrated germanium JFET photodetector with improved speed performance. *IEEE Photonic Tech. L.* **23**(12), 765–767 (2011).

22. Saini, S., Luo, X., Liu, J., Xie, Y.-H. & Yablonovitch, E. Junction field-effect-transistor-based germanium photodetector on silicon-on-insulator. *Opt. Lett.* **33**(10), 1138–1140 (2008).

23. Chandrashekhar, S., Lunardi, L. M., Gnauck, A. H., Hamm, R. A. & Qua, G. High-speed monolithic p-i-n/InP and HPT/InGaAs photodectors implemented with simple phototransistor structure. *IEEE Photonic Tech. L.* **5**(11) (1993).

24. Going, R., Keraly, C., Seok, T. J., Yablonovitch, E. & Wu, M. C. 32 GHz germanium bipolar transistors on silicon photonicics. *IEEE Optical Interconnects Conference* (2013).

25. Wake, D., Newson, D. J., Harlow, M. J. & Henning, I. D. Optically-biased, edge-coupled InP/InGaAs heterojunction phototransistors. *Electron Lett.* **29**(25), 2217–2219 (1993).

26. Fukano, H., Takenashi, Y. & Fujimoto, M. High-speed InP/InGaAs heterojunction phototransistors employing a nanolayered electrode metal as a reflector. *IEEE J. Quant. Electron.* **30**(12) (1994).

27. Thiuret, J., Gonzalez, C., Benchimol, J.-L., Riet, M. & Berdaguer, P. High-speed InP/InGaAs heterojunction phototransistor for millimetre-wave fibre radio communications, presented at 11th International Conference on Indium Phosphide and Related Materials, Davos, Switzerland, 1999.
28. Kamitsuna, H., Matsuo, Y., Yamahata, S. & Shikegawa, N. A. *A 82-GHz-Optical-Gain-Cutoff Frequency InP/InGaAs double-heterostructure phototransistor (DHPFT) and its application to a 40-GHz-band OEIC photoreceiver*, presented at 30th European Microwave Conference, Paris, 2000.

29. Leven, A., Houtsma, V., Kopf, R., Baeyens, Y. & Chen, Y.-K. InP-based double-heterostructure phototransistors with 135 GHz optical-gain cutoff frequency. *Electron Lett.* 40(13) (2004).

30. Houtsma, V. E. et al. *High gain-bandwidth InP waveguide phototransistor*, presented at Indium Phosphide and Related Materials, Princeton, NJ, 2006 (unpublished).

31. Ng, K.-W., Yu, M.-B., Lo, G.-Q. & Kwong, D.-L. Low-voltage and high-responsivity germanium bipolar phototransistor for optical detections in the near-infrared regime. *IEEE Electr. Device L.* 29(10), 1124–1127 (2008).

32. McIntyre, R. J. Multiplication noise in uniform avalanche diodes. *IEEE T. Electron. Dev.* 13(1), 164–168 (1966).

33. Crowell, C. R. & Sze, S. M. Temperature dependence of avalanche multiplication in semiconductors. *Appl. Phys. Lett.* 9(6), 242–244 (1966).

34. Ma, C. L. F., Deen, M. J., Tarof, L. E. & Yu, J. C. H. Temperature dependence of breakdown voltages in separate absorption, grading, charge, and multiplication InP/InGaAs avalanche photodiodes. *IEEE T. Electron. Dev.* 42(5), 810–818 (1995).

35. Casper, P. W. & Ashley, W. B. US Patent No. USA438348A (March 1984).

36. Houtsma, V. E., Ko, W. S., Weng, W. Y., Chang, S. J., Hsu, C. L. & Hsueh, T.-T. A ZnO-nanowire phototransistor prepared on glass substrates. *ACS Appl. Mater. Interfaces* 3(2), 162–166 (2011).

37. Soci, C. et al. ZnO nanowire UV photodetectors with high internal gain. *Nano Lett.* 7(4), 1003–1009 (2004).

38. Lu, J. et al. *Ultrasensitive phototransistor based on K-enriched MoO3 single nanowires*. J. Phys. Chem. C 116(41), 22015–22020 (2012).

39. Lu, J. et al. Highly sensitive and multispectral responsive phototransistor using tungsten-doped VO2 nanowires. *Nanoscale* 6(7619) (2014).

40. Hu, C. In *Modern semiconductor devices for integrated circuits*. Vol. I, pp. 259–289 (Prentice Hall, 2010).

41. Campbell, J. C. & Ogawa, K. Heterojunction phototransistors for long-wavelength optical receivers. *J. Appl. Phys.* 53, 1203–1208 (1982).

42. Smith, R. G. & Personick, S. D. In *Semiconductor devices for optical communication*, edited by Kressel, H. pp. 89–160 (Springer, Berlin Heidelberg, 1982).

43. Sze, S. M. In *Physics of semiconductor devices*. Vol. 2nd Edition, pp. 140–147 (John Wiley and Sons, New York, 2010).

44. Smith, R. G. & Personick, S. D. In *Physics of semiconductor devices*. Vol. 2nd Edition, pp. 158–160 (Wiley, New York, 1981).

45. R. G. & Personick, S. D. In *Physics of semiconductor devices*. Vol. 2nd Edition, pp. 172–174 (Prentice Hall, 2010).

46. Early, J. M. Effects of space-charge layer widening in junction transistors. *Proc. IRE* 40(11), 1401–1406 (1952).

47. Chuang, L. C. et al. GaAs-based nanoneedle light emitting diode and avalanche photodiode monolithically integrated on a silicon substrate. *Nano Lett.* 11(2), 385–390 (2011).

48. Ko, W. S. et al. Illumination angle insensitive single indium phosphide tapered nanopillar solar cell. *Nano Lett.* 15(8), 4961–4967 (2015).

49. Kayes, B. M., Atwater, H. A. & Lewis, N. S. Comparison of the device physics principles of planar and radial p-n junction nanorod solar cells. *J. Appl. Phys.* 97(114302) (2005).

50. Sze, S. M. In *Physics of semiconductor devices*. Vol. 2nd Edition, pp. 140–147 (New York, 1981).

51. Houtsma, V. E. In *Modern semiconductor devices for integrated circuits*. Vol. 1st edition, pp. 298–302 (Prentice Hall, 2010).

52. Houtsma, V. E. In *Modern semiconductor devices for integrated circuits*. Vol. 1st edition, pp. 298–302 (Prentice Hall, 2010).

53. Hafez, W., Snodgrass, W. & Feng, M. 12.5 nm base pseudomorphic heterojunction bipolar transistors achieving fT = 710 GHz and fmax = 340 GHz. *Appl. Phys. Lett.* 87(252109) (2005).

54. Jia, Y. et al. Highly sensitive and multispectral responsive phototransistor using tungsten-doped VO2 nanowires. *Nanoscale* 6(7619) (2014).

55. Malheiro-Silveira, G. N. et al. Integration of III-V Nanopillar Resonator to In-Plane Silicon Waveguides. *Conference on Lasers and Electro-optics*, STh1L.5, San Jose (2016).

56. Bhattacharya, I., Deshpande, S., Malheiro-Silveira, G. N. & Chang-Hasnain, C. J. Efficient Electroluminescence from III/V Quantum-Well-in-Nanopillar Light Emitting Diodes Directly Grown on Silicon, *Conference on Lasers and Electro-optics*, SM4R.6, San Jose (2016).

57. Yu, M.-B., Ko, W. S. et al. Unconventional growth mechanism for monolithic integration of III-V on silicon. *ACS Nano* 7(1), 100–107 (2013).

58. Chen, R. et al. Nanolasers grown on silicon. *Nat. Photonics* 5, 170–175 (2011).

59. Chen, R. et al. Nanophotonic integrated circuits from nanoresonators grown on silicon. *Nature Comm*. 5 (2014).

60. DeRose, C. T. et al. Ultra compact 45 GHz CMOS compatible Germanium waveguide photodiode with low dark current. *Opt. Express* 19, 25 (2011).

**Acknowledgements**

This work was supported by the Center for Energy Efficient Electronics Science (NSF Award 0939514), NSF Award Number 1335609, Semiconductor Research Corp 2012-KJ-2258, and UC Solar Institute MR-15-328386. We are also particularly grateful for constructive suggestions by Professors Eli Yablonovitch and Ming Wu of the National Science Foundation Center for Energy Efficient Electronics Science.

**Author Contributions**

C.-C.-H. guided the overall project. W.S.K. and I.B. designed the device and experiments. W.S.K., K.W.N. and T.-T.D.T. developed and performed material growth and regrowth. I.B. and T.-T.D.T. provided material characterization. W.S.K. performed device fabrication. W.S.K., I.B. and S.A.G. characterized the optoelectronic response of the devices. I.B., C.-C.-H. and W.S.K. wrote the manuscript.

**Additional Information**

**Supplementary information** accompanies this paper at http://www.nature.com/srep

**Competing financial interests:** The authors declare no competing financial interests.

**How to cite this article:** Ko, W. S. *et al.* Ultrahigh Responsivity-Bandwidth Product in a Compact InP Nanopillar Phototransistor Directly Grown on Silicon. *Sci. Rep.* 6, 33368; doi: 10.1038/srep33368 (2016).
