Universal Testing for Linear Feed-Forward/Feedback Shift Registers

Hideo FUJIWARA†, Fellow, Katsuya FUJIWARA‡,† and Toshinori HOSOKAWA§, Members

SUMMARY Linear feed-forward/feedback shift registers are used as an effective tool of testing circuits in various fields including built-in self-test and secure scan design. In this paper, we consider the issue of testing linear feed-forward/feedback shift registers themselves. To test linear feed-forward/feedback shift registers, it is necessary to generate a test sequence for each register. We first present an experimental result such that a commercial ATPG (automatic test pattern generator) cannot always generate a test sequence with high fault coverage even for 64-stage linear feed-forward/feedback shift registers. We then show that there exists a universal test sequence with 100% of fault coverage for the class of linear feed-forward/feedback shift registers so that no test generation is required, i.e., the cost of test generation is zero. We prove the existence theorem of universal test sequences for the class of linear feed-forward/feedback shift registers.

key words: linear feed-forward shift registers, linear feedback shift registers, test generation, sequential logic, universal test, built-in self-test, secure scan design

1. Introduction

Linear feed-forward/feedback shift registers are used as an effective tool of testing circuits in various fields including built-in self-test [1]–[4] and secure scan design [5]–[8]. Many works on built-in self-test using linear feedback shift registers have been reported [1]–[4], and it is well-known that linear feedback shift registers can be used as a test pattern generator or as a test response compactor. In scan design, we reported a secure scan design approach by using extended shift registers called “SR-equivalents” that are functionally equivalent but not structurally equivalent to shift registers [6]–[8]. Among the class of extended shift registers, there are linear feed-forward shift registers and linear feedback shift registers.

As stated above, linear feed-forward/feedback shift registers are used to test circuits. Then, our next concern is how to test linear feed-forward/feedback shift registers themselves. To test those circuits, we need to generate a test sequence for each linear feed-forward/feedback shift register. However, the test generation for those circuits does not seem to be so easy because of sequential logic circuits. In this paper, we first present an experimental result such that a commercial ATPG (automatic test pattern generator) cannot always generate a test sequence with high fault coverage even for 64-stage linear feed-forward/feedback shift registers. To resolve this issue, we consider universal testability for linear feed-forward/feedback shift registers. Universal testing [1] is performed with a test sequence that is independent of the function realized by the circuit under test. Usually, such a universal test sequence depends only on the size of the circuit. If there exists a universal test sequence for a class of circuits, test generation for the class is not required, i.e., the cost of test generation is zero. We prove the existence theorem of universal test sequences for linear feed-forward shift registers and linear feedback shift registers. Experimental results show that universal test sequences are much superior to the test sequences generated by a commercial ATPG with respect to both fault coverage and test sequence length.

2. Linear Feed-Forward/Feedback Shift Registers

In our previous works [6]–[8], we introduced extended shift registers (ESRs, for short) to organize secure and testable scan design. Among the class of ESRs, there are linear feed-forward shift registers (LFSRs, for short) and linear feedback shift registers (LFSR, for short).

![Example of linear feed-forward shift register.](Fig. 1)
Table 1  Test generation with TetraMAX.

| Circuit   | Number of flip-flops | Number of feed lines | Number of target faults | Number of detected faults | Fault coverage (%) | Length of test sequence | CPU time (second) |
|-----------|----------------------|----------------------|-------------------------|---------------------------|--------------------|-------------------------|-------------------|
| LF2SR32a  | 32                   | 4                    | 284                     | 284                       | 100.00             | 317                     | 16.80             |
| LF2SR32b  | 32                   | 6                    | 296                     | 296                       | 100.00             | 163                     | 0.29              |
| LF2SR32c  | 32                   | 10                   | 320                     | 319                       | 99.69              | 73                      | 5.02              |
| LF2SR64a  | 64                   | 4                    | 540                     | 244                       | 45.19              | 55                      | 118.52            |
| LF2SR64b  | 64                   | 6                    | 552                     | 307                       | 55.62              | 149                     | 181.86            |
| LF2SR64c  | 64                   | 10                   | 576                     | 296                       | 51.39              | 141                     | 451.07            |
| LFSR32a   | 32                   | 4                    | 284                     | 282                       | 99.30              | 162                     | 2.14              |
| LFSR32b   | 32                   | 6                    | 296                     | 294                       | 99.32              | 191                     | 13.50             |
| LFSR32c   | 32                   | 10                   | 320                     | 317                       | 99.06              | 234                     | 23.89             |
| LFSR64a   | 64                   | 4                    | 540                     | 258                       | 47.78              | 143                     | 488.94            |
| LFSR64b   | 64                   | 6                    | 552                     | 258                       | 46.74              | 126                     | 936.93            |
| LFSR64c   | 64                   | 10                   | 576                     | 560                       | 97.22              | 248                     | 1906.95           |

![Image](49x420 to 287x490)

**Fig. 2** Example of linear feedback shift register.

Figure 1 illustrates an example of LF2SR. Figure 1 (a) is a 3-stage LF2SR, $R_1$, with three flip-flops, two XOR gates, and two feed-forward lines. Figure 1 (b) illustrates the symbolic simulation of $R_1$. Figure 2 illustrates an example of LFSR. Figure 2 (a) is a 3-stage LFSR, $R_2$, with three flip-flops, two XOR gates, and two feedback lines. Figure 2 (b) illustrates the symbolic simulation of $R_2$. Symbolic simulation is useful to analyze the behavior of linear feed-forward/feedback shift registers. In the figures, an input sequence $(x(t), x(t+1), x(t+2), x(t+3))$ is applied to the circuit from the initial state $(y_1(t), y_2(t), y_3(t))$ at time $t$, and the output sequence $(z(t), z(t+1), z(t+2), z(t+3))$ is obtained.

LF2SRs and LFSRs are used to realize secure and testable scan design. The security level of the secure scan architecture is determined by the probability that an attacker can guess right the structure of the LF2SR/LFSR used in the scan design, and hence the attack probability approximates to the reciprocal of the cardinality of the class of LF2SRs/LFSRs. In [6], we clarified the cardinality of each class of ESRs. The cardinality of the class of $k$-stage LF2SRs is $2(2^k(k+1)/2 - 1)$, and the cardinality of the class of $k$-stage LFSRs is also $2(2^k(k+1)/2 - 1)$. Hence, the cardinality of the class of $k$-stage LF2SRs and LFSRs is $2(2^k(k+1)/2 - 1)$.

3. Test Generation vs. Universal Testing

The types of faults considered here are single stuck-at faults on signal lines of a circuit under test. Signal lines of LF2SRs and LFSRs are classified into two types; basic signal lines and feed signal lines. Basic signal lines are signal lines on the path from $x$ to $z$ thru all flip-flops once, i.e., signal lines on the path of $(x, y_1, y_2, \ldots, y_k, z)$. Hence basic signal lines include the primary input/output of the register, inputs/outputs of flip-flops, and signal lines from fanout point to XOR gate that are on the path $(x, y_1, y_2, \ldots, y_k, z)$. Feed signal lines are feed-forward/feedback lines from fanout-point to XOR gate that are not on the path $(x, y_1, y_2, \ldots, y_k, z)$. Faults on basic signal lines are single stuck-at-0 and stuck-at-1 faults on the primary input/output of the register, inputs/outputs of flip-flops, and basic signal lines from fanout point to XOR gate. The faults on feed signal lines are single stuck-at-0 and stuck-at-1 faults on feed-forward and feedback lines from fanout point to XOR gate.

We also consider reentrant LF2SRs and LFSRs, i.e., LF2SRs and LFSRs with reset. The stuck-at fault on the reset signal line may fail to initialize the circuit under test. One way to resolve this issue is to make the reset signal line observable, i.e., to make it a primary output of the circuits. Then, the stuck-at-0 and stuck-at-1 faults on the reset signal line are easily tested. In the following discussion, we therefore focus on single stuck-at faults only on basic signal lines and feed signal lines.

In general, a test sequence varies with the circuit to be tested, and hence test generation is required for every circuit. The test generation for sequential circuits is usually very hard and expensive. Since LF2SRs and LFSRs are sequential circuits, it would be very hard to generate a test sequence with high fault coverage. To check it, we did an experiment using a commercial ATPG, TetraMAX. TetraMAX was executed on RHEp Linux workstation 7.3 (Intel Xeon CPU ES-1660 v4, 16 Core 3.2GHz, 32GB Memory). Table 1 shows the experimental result for six LF2SRs and six LFSRs, where all circuits have reset signal lines. The limit of backtracking was set to 1000 for each fault. From Table 1, we can see that TetraMAX cannot always generate a test sequence with high fault coverage even for 64-stage LF2SRs and LFSRs.

To resolve this issue, we consider the possibility of universal testing for LF2SRs and LFSRs. First, we define a...
universal test sequence as follows.

**Definition 1:** Let $S$ be a set of circuits. If a test sequence $T$ can detect all faults of any circuit in $S$, $T$ is called a *universal test sequence* of $S$.

From this definition, we can see that if there exists a universal test sequence for a class of circuits and we know the universal test sequence, then no test generation is necessary for any circuit in the class, and the cost of test generation is zero. Universal testing is performed with a test sequence that is independent of the function realized by the circuit. Usually, such a universal test sequence depends only on the size of the circuit.

LF2SRs and LFSRs consist of only flip-flops and XOR gates. Since the combinational logic parts in LF2SRs and LFSRs realize linear logic functions consisting only of XOR gates, we can expect that there might exist a universal test sequence for LF2SRs and LFSRs.

We did another experiment for the same circuits as shown in Table 1. Table 2 shows the result of fault simulation with a test sequence $\text{reset} + 0^{k+1} 1 0^k$ such that reset is applied, followed by $k+1$ consecutive 0’s, followed by 1, and followed by 2k consecutive 0’s where $k$ is the number of flip-flops. From Table 2, we can see 100% of fault coverage is achieved by $\text{reset} + 0^{33} 1 0^{64}$ for 32-stage LF2SRs and LFSRs with reset, and by $\text{reset} + 0^{65} 1 0^{128}$ for 64-stage LF2SRs and LFSRs with reset, respectively. Hence this test sequence $\text{reset} + 0^{k+1} 1 0^k$ seems to be a universal test sequence. Here, let us compare the fault coverage and the length of test sequence in Table 1 with those in Table 2. Obviously, the results in Table 2 are much superior to the results in Table 1 with respect to both fault coverage and test sequence length.

| Circuit   | Fault coverage of reset+$0^{k+1}10^k$ | Length of universal test sequence |
|-----------|---------------------------------------|----------------------------------|
| LF2SR32a  | 100%                                  | 99                               |
| LF2SR32b  | 100%                                  | 99                               |
| LF2SR32c  | 100%                                  | 99                               |
| LF2SR64a  | 100%                                  | 195                              |
| LF2SR64b  | 100%                                  | 195                              |
| LF2SR64c  | 100%                                  | 195                              |
| LFSR32a   | 100%                                  | 99                               |
| LFSR32b   | 100%                                  | 99                               |
| LFSR32c   | 100%                                  | 99                               |
| LFSR64a   | 100%                                  | 195                              |
| LFSR64b   | 100%                                  | 195                              |
| LFSR64c   | 100%                                  | 195                              |

As mentioned in the previous section, the cardinality of the class of $k$-stage LF2SRs and LFSRs is $2(2^{2k-1}/2 - 1)$, which is a huge number. Hence, it is not obvious whether there exists a universal test sequence for the class of $k$-stage LF2SRs and LFSRs. In the following sections, we show that there exists a universal test sequence for both classes of $k$-stage LF2SRs and LFSRs.

For test generation, a sequential circuit can be modeled as an iterative combinational circuit or a *time expansion model*. For example, Fig. 3 illustrates an iterative combinational circuit with $p$ time frames expanded from $R_1$ of Fig. 1 (a). Figure 4 illustrates an iterative combinational circuit with $p$ time frames expanded from $R_2$ of Fig. 2 (a). By observing Fig. 3 and Fig. 4, we can see the structural characteristics of LF2SRs and LFSRs, as shown in Fig. 5 and Fig. 6, respectively.

A single stuck-at fault $f$ in a sequential circuit is modeled as a multiple stuck-at fault in the corresponding iterative combinational circuit such that $f$ exists in every time frame.

Using a time expansion model, we can prove the theorems for universal testing of LF2SRs and LFSRs. First, we consider the theorem for LF2SRs in the following.

**4. Theorem for LF2SRs**

In this section, we consider the theorem for universal testing of LF2SRs. First, we consider stuck-at faults on basic signal lines, i.e., stuck-at faults on the primary input/output, in-
puts/outputs of flip-flops, and basic signal lines from fanout point to XOR gate. The test sequence $1 \, 0 \, k+1$ represents one followed by $k+1$ zeros.

**Lemma 1:** For the class of $k$-stage LF$^2$SRs, $1 \, 0 \, k+1$ is a universal test sequence that detects any single stuck-at fault on basic signal lines.

**Proof:** Let $C$ be any $k$-stage LF$^2$SR. First suppose a stuck-at-0 fault on the output of flip-flop $y_i$. The behavior of $C$ to which the test sequence $1 \, 0 \, k+1$ is applied can be illustrated by the time expansion model of $C$ as shown in Fig. 7. As shown in Fig. 7, the stuck-at-0 fault is activated at time frame $i$, and the resulting error is $1/0$ where fault-free value of $y_i(i)$ is 1 and faulty value of $y_i(i)$ is 0. Since the fault is stuck-at-0, both fault-free and faulty values of $y_i$ are the same after time frame $i$. Therefore, the error $1/0$ activated at time frame $i$ is propagated to the primary output along a single path as shown in the figure.

Similarly stuck-at-0 faults on the primary input/output, inputs of flip-flops, and basic signal lines from fanout point to XOR gate are also detected by the test sequence $1 \, 0 \, k+1$.

Next, suppose a stuck-at-1 fault on the output of flip-flop $y_i$. The behavior of $C$ to which the test sequence $1 \, 0 \, k+1$ is applied can be illustrated by the time expansion model of $C$ as shown in Fig. 8. In this case, as different from the case of stuck-at-0 fault, the stuck-at-1 fault is not activated at time frame $i$ because both fault-free and faulty values of $y_i(i)$ are the same, i.e., $1/1$.

However, the activation occurs at time frame $i+1$, i.e., fault-free value of $y_i(i)$ is 0 and faulty value of $y_i(i)$ is 1, and the resulting error is $0/1$. For the fault-free circuit, the values 1 and 0 are propagated to the primary output at time frame $k+1$ and $k+2$, respectively. On the other hand, for the faulty circuit, the values propagated to the primary output at time $k+1$ and $k+2$ are the same, because the internal
Theorem 1: For the class of resettable \( k \)-stage LF\(^2\)SRs, reset+1 \( 0^{k+1} \) is a universal test sequence that detects any single stuck-at fault on basic signal lines and feed signal lines.

5. Theorem for LFSRs

In this section, we consider the theorem for universal testing of LFSRs. First, we consider stuck-at-0 faults on basic signal lines, i.e., stuck-at-0 faults on the primary input/output, inputs of flip-flops, and basic signal lines from fanout point to XOR gate are also detected by the test sequence 1 0 \( k+1 \).

Next, suppose a stuck-at-1 fault on the feed-forward line \((y_i - y_j)\). The behavior of C to which the test sequence reset+1 \( 0^{k+1} \) is applied can be illustrated by the time expansion model of C as shown in Fig. 10. As shown in the figure, the stuck-at-1 fault on the feed-forward line is activated at the time frame when value 0 appears at \( y_i \), and the resulting error 0/1 propagates to \( y_j \). The error propagated to \( y_j \) becomes 0/1 or 1/0 depending on the internal state of the time frame. The error then continues to propagate along the shortest path to the primary output. Other errors which occur after the first error never catch up with the first error, and hence never violate sensitization on the shortest path. Therefore, the error caused by the fault is propagated to the primary output as shown in the figure.

From Lemma 1 and Lemma 2, we have the following Theorem 1.

Theorem 1: For the class of resettable \( k \)-stage LF\(^2\)SRs, reset+1 \( 0^{k+1} \) is a universal test sequence that detects any single stuck-at fault on basic signal lines and feed signal lines.
Lemma 3: For the class of resettable $k$-stage LFSRs, reset+$10^k$ is a universal test sequence that detects any single stuck-at-0 fault on basic signal lines.

**Proof:** Let $C$ be any $k$-stage LFSR. First suppose a stuck-at-0 fault on the output of flip-flop $y_i$. The behavior of $C$ to which the test sequence reset+$10^k$ is applied can be illustrated by the time expansion model of $C$ as shown in Fig. 11.

As shown in Fig. 11, the stuck-at-0 fault is activated at the time frame when value 1 appears at $y_i$, and the resulting error is $1/0$ where fault-free value of $y_i$ is 1 and faulty value of $y_i$ is 0. The error $1/0$ is propagated to the primary output along a single path as shown in the figure.

Similarly stuck-at-0 faults on the primary input/output, inputs of flip-flops, and basic signal lines from fanout point to XOR gate are also detected by the test sequence reset+$10^k$.

□

Next, we consider stuck-at-1 faults on basic signal lines and feed signal lines, i.e., stuck-at-1 faults on the primary input/output, inputs/outputs of flip-flops, basic signal lines from fanout point to XOR gate, and feed lines. We have the following lemma.

Lemma 5: For the class of resettable $k$-stage LFSRs, reset+$0^k+1$ is a universal test sequence that detects any single stuck-at-1 fault on basic signal lines and feed signal lines.

**Proof:** Let $C$ be any $k$-stage LFSR. First suppose a stuck-at-0 fault on the output of flip-flop $y_i$. The behavior of $C$ to which the test sequence reset+$0^k+1$ is applied can be illustrated by the time expansion model of $C$ as shown in Fig. 13.

As shown in Fig. 12, the stuck-at-0 fault on the feedback line $(y_i - y_j)$ is activated at the time frame when value 1 appears at $y_j$, and the resulting error $0/1$ propagates to $y_j$. After this time frame, the error caused by the fault is propagated to the primary output along a single path as shown in the figure.

The longest test sequence reset+$10^k$ is necessary when the feedback line $(y_k - y_1)$ is tested.

□

As shown in Fig. 12, the stuck-at-0 fault on the feedback line $(y_i - y_j)$ is activated at the time frame when value 1 appears at $y_j$, and the resulting error $0/1$ propagates to $y_j$. After this time frame, the error caused by the fault is propagated to the primary output along a single path as shown in the figure.

As shown in the figure, the stuck-at-0 fault is activated at the first time frame after reset, and the resulting error $0/1$ is propagated to the primary output along a single path as shown in the figure.

Similarly stuck-at-1 faults on the primary input/output, inputs/outputs of flip-flops, and basic signal lines from fanout point to XOR gate are also detected by the test sequence reset+$0^k+1$. 

□
Next suppose a stuck-at-1 fault on the feedback line \((y_i - y_j)\). The behavior of \(C\) to which the test sequence \(\text{reset} + 0^{k+1}\) is applied can be illustrated by the time expansion model of \(C\) as shown in Fig. 14. As shown in the figure, the stuck-at-1 fault on the feedback line \((y_i - y_j)\) is activated at the first time frame after reset, and the resulting error 0/1 propagates to \(y_j\). The error propagated to \(y_j\) becomes 0/1 or 1/0 depending on the internal state of the time frame. Other errors which occur after the first error never catch up with the first error, and hence never violate sensitization of the first error. Therefore, the error caused by the fault is propagated to the primary output as shown in the figure.

From Lemmas 3, 4 and 5, we have the following theorem.

**Theorem 2:** For the class of resettable \(k\)-stage LFSRs, \(\text{reset} + 0^{k+1} 10^{2k}\) is a universal test sequence that detects any single stuck-at fault on basic signal lines and feed signal lines.

**Proof:** First, consider stuck-at-0 faults on basic signal lines. From Lemma 3, \(\text{reset} + 10^k\) detects those faults. Since \(\text{reset} + 0^{k+1} 10^{2k}\) covers \(\text{reset} + 10^k\), \(\text{reset} + 0^{k+1} 10^{2k}\) also detects any stuck-at-0 fault on basic signal lines.

Next, consider stuck-at-0 faults on feed signal lines. From Lemma 4, \(\text{reset} + 10^{2k}\) detects those faults. Since \(\text{reset} + 0^{k+1} 10^{2k}\) covers \(\text{reset} + 10^{2k}\), \(\text{reset} + 0^{k+1} 10^{2k}\) also detects any stuck-at-0 fault on feed signal lines.

Finally, consider stuck-at-1 faults on basic signal lines and feed signal lines. From Lemma 5, \(\text{reset} + 0^{k+1}\) detects those faults. Since \(\text{reset} + 0^{k+1} 10^{2k}\) covers \(\text{reset} + 0^{k+1}\), \(\text{reset} + 0^{k+1} 10^{2k}\) also detects any stuck-at-1 fault on basic signal lines and feed signal lines.

Therefore, \(\text{reset} + 0^{k+1} 10^{2k}\) detects any single stuck-at fault on basic signal lines and feed signal lines.

\(\square\)

6. Theorem for LF^2SRs and LFSRs

Theorem 1 shows that \(\text{reset} + 10^{k+1}\) is a universal test sequence for the class of resettable \(k\)-stage LF^2SRs. Since \(\text{reset} + 0^{k+1} 10^{2k}\) covers \(\text{reset} + 10^{k+1}\), \(\text{reset} + 0^{k+1} 10^{2k}\) is also a universal test sequence for the class of resettable \(k\)-stage LF^2SRs. From Theorem 2, \(\text{reset} + 0^{k+1} 10^{2k}\) is a universal test sequence for resettable \(k\)-stage LFSRs. Therefore, \(\text{reset} + 0^{k+1} 10^{2k}\) is a universal test sequence for both resettable \(k\)-stage LF^2SRs and LFSRs. Then, we have the following Theorem 3.

**Theorem 3:** For the class of resettable \(k\)-stage LF^2SRs and LFSRs, \(\text{reset} + 0^{k+1} 10^{2k}\) is a universal test sequence that detects any single stuck-at fault on basic signal lines and feed signal lines.

7. Conclusion

In this paper, we considered universal testability for linear feed-forward shift registers (LF^2SRs) and linear feedback shift registers (LFSRs). As an experimental result, we
showed that the test generation of LF²SRs and LFSRs is very hard and a high fault coverage cannot be obtained by a commercial ATPG. To resolve this issue, we considered universal testability for the class of LF²SRs and LFSRs. We showed that there exists a universal test sequence with 100% of fault coverage for the class of LF²SRs and LFSRs. We proved the existence theorem of universal test sequences for the class of LF²SRs and LFSRs. We showed that universal test sequences are much superior to the test sequences generated by a commercial ATPG with respect to both fault coverage and test sequence length.

References

[1] H. Fujiwara, Logic Testing and Design for Testability, The MIT Press, 1985.
[2] P.H. Bardell, W.H. McAnney, and J. Savir, “Built-In Test for VLSI: Pseudorandom Techniques,” Qual. Reliab. Eng. Int., vol.5, no.1, pp.89–90, 1989.
[3] D.K. Pradhan and C. Liu, “EBIST: a novel test generator with built-in fault detection capability,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.9, pp.1457–1466, Sept. 2005.
[4] M. Nourani, M. Tehranipoor, and N. Ahmed, “Low-Transition Test Pattern Generation for BIST-Based Applications,” IEEE Trans. Comput., vol.57, no.3, pp.303–315, March 2008.
[5] J.D. Rolt, A. Das, G.D. Natale, M.-L. Flottes, B. Rouzeyre, and I. Verbauwhede, “Test versus security: past and present,” IEEE Trans. Emerg. Topics Comput., vol.2, no.1, pp.50–62, 2014.
[6] K. Fujiwara, H. Fujiwara, M.E.J. Obien, and H. Tamamoto, “SREEP: Shift Register Equivalents Enumeration and Synthesis Program for Secure Scan Design,” 13th IEEE Int. Symposium on Design and Diagnosis of Electronic Circuits and Systems, pp.193–196, April 2010.
[7] K. Fujiwara, H. Fujiwara, and H. Tamamoto, “Differential behavior equivalent classes of shift register equivalents for secure and testable scan design,” IEICE Trans. on Inf. and Syst., vol.E94-D, no.7, pp.1430–1439, July 2011.
[8] H. Yamazaki, T. Hosokawa, and H. Fujiwara, “Strongly secure scan design using extended shift registers and evaluation of security,” IEICE Trans. on Inf. and Syst., vol.J101-D, no.8, pp.1165–1175, Aug. 2018 (in Japanese).

Hideo Fujiwara received the B.E., M.E., and Ph.D. degrees in electronic engineering from Osaka University, Osaka, Japan, in 1969, 1971, and 1974, respectively. He was with Osaka University from 1974 to 1985, Meiji University from 1985 to 1993, and Nara Institute of Science and Technology (NAIST) from 1993 to 2011, and joined Osaka Gakuin University in 2011. Presently he is Professor Emeritus of NAIST and a Professor at the Faculty of Informatics, Osaka Gakuin University, Osaka, Japan. He has published over 400 papers in refereed journals and conferences, and nine books including the book from the MIT Press (1985) entitled Logic Testing and Design for Testability. He received many awards including the Okawa Prize for Publication, three IEEE CS (Computer Society) Certificate of Appreciation Awards, two IEEE CS Meritorious Service Awards, IEEE CS Continuing Service Award, and two IEEE CS Outstanding Contribution Awards. He has served as an editor and associate editors of several journals, including the IEEE Trans. on Computers, and Journal of Electronic Testing: Theory and Application, and as guest editor of several special issues of IEICE Transactions of Information and Systems. Dr. Fujiwara is a life fellow of the IEEE, a Golden Core member of the IEEE Computer Society, a life fellow of the IEICE, and a life fellow of the IPSJ.

Katsuya Fujiwara received the B.E., the M.E., and the Ph.D. degrees in Engineering from Meiji University, Tokyo, Japan, in 1997, 1999, and 2002, respectively. He joined Akita University, Akita, Japan in 2002. Presently he is Lecturer with the Graduate School of Engineering Science, Akita University. His research interests are software engineering, network software and human-computer interaction. He is a member of the IEICE, the IPSJ, the JSSST and the IEEE Computer Society.

Toshinori Hosokawa received the B.E. degree in Electronics and Communication Engineering from Meiji University, Tokyo, Japan, in 1987. He also received the Ph.D. degree in Engineering from Meiji University in 2001. He was with Matsushita Electric Industrial Co., Ltd from 1987 to 2003. He was temporarily with Semiconductor Technology Academic Research Center (STARC) from 2000 to 2003. He was also a lecturer at Meiji University in 2001 and 2002. He joined Nihon University in 2003. Presently he is a Professor at Department of Mathematical Information Engineering, College of Industrial Technology, Nihon University, Chiba, Japan. His research interests are automatic test pattern generation, fault simulation, design for testability, synthesis for testability, high level testing, logic simulation engine, fault diagnosis, hardware Trojan, and logic encryption. He is a member of the IEEE and the IPSJ.