Extracting safe thread schedules from incomplete model checking results

Patrick Metzler · Neeraj Suri · Georg Weissenbacher

Published online: 26 June 2020
© The Author(s) 2020

Abstract
Model checkers frequently fail to completely verify a concurrent program, even if partial-order reduction is applied. The verification engineer is left in doubt whether the program is safe and the effort toward verifying the program is wasted. We present a technique that uses the results of such incomplete verification attempts to construct a (fair) scheduler that allows the safe execution of the partially verified concurrent program. This scheduler restricts the execution to schedules that have been proven safe (and prevents executions that were found to be erroneous). We evaluate the performance of our technique and show how it can be improved using partial-order reduction. While constraining the scheduler results in a considerable performance penalty in general, we show that in some cases our approach—somewhat surprisingly—even leads to faster executions.

Keywords Software verification · Model checking · Concurrency · Nondeterministic scheduling

1 Introduction
Automated verification of concurrent programs is inherently difficult because of exponentially large state spaces [41]. State space reductions such as partial-order reduction (POR) [10,16,17] allow a model checker to focus on a subset of all reachable states, while the verification result is valid for all reachable states. However, even reduced state spaces may be intractably large [17] and corresponding programs infeasible to (automatically) verify, requiring manual intervention.

We propose a novel model checking approach for safety verification of potentially nonterminating programs with a bounded number of threads, nondeterministic scheduling, and shared memory. Our approach iteratively generates incomplete verification results (IVRs) to prove the safety of a program under a (semi-)deterministic scheduler. Our contribution is the novel generation and use of IVRs based on existing model checking algorithms, where we use lazy abstraction with interpolants [42] to instantiate our approach. The scheduling constraints induced by an IVR can be enforced by iteratively relaxed scheduling [29], a technique to enforce fine-grained orderings of concurrent memory events. When the scheduling constraints of an IVR are enforced, all executions (for all possible inputs) are safe, even if the underlying (operating system) scheduler is nondeterministic. Therefore, the program can be executed safely before a complete verification result is available. Executions can still exploit concurrency, and the number of memory accesses that are executed concurrently may even be increased. As the model checking problem is eased, additional programs become tractable. Furthermore, IVRs can be used to safely execute unsafe programs which are safe under at least one scheduler. For example, instead of pro-
ogramming synchronization explicitly, our model checking algorithm can be used to synthesize synchronization so that all executions are safe.

We use the producer–consumer example from Fig. 1 to explain our approach. The verifier analyzes an initial schedule, e.g., where threads $T_1$ and $T_2$ produce and consume in turns, and emits an IVR $R_1$, guaranteeing safe executions under this schedule. With its second IVR, the verifier might verify the correctness of producing two items in a row and the scheduling constraints can be relaxed accordingly. When the verifier hits an unsafe execution (the producer causes an overflow or the consumer causes an underflow), it emits an unsafe IVR for debugging. If the verifier accomplishes to analyze all possible executions of the program, it will report the final result partially safe, as the program can be used safely under all inputs but unsafe executions exist. Had there been no unsafe or safe IVRs, the final result would be safe or unsafe, respectively.

This paper shows how to instantiate our approach by answering the following questions: 1. Which state space abstractions are suitable for iterative model checking? The abstraction should be able to represent nonterminating executions and facilitate the extraction of schedules. 2. How to formalize and represent suitable IVRs? IVRs should be as small as possible in order to allow short iterations, while they must be large enough to guarantee fully functional executions under all possible program inputs. More precisely, for every possible program input, an IVR must cover a program execution. 3. What are suitable model checking algorithms that can be adapted to produce IVRs? A suitable algorithm should easily allow to select schedules for exploration.

Beyond the contributions of a previous version of this paper [31], this extended version contains proofs of our formal statements, a more detailed description of constructing ARTs with the monolithic IMPACT algorithm for concurrent programs and our iterative extension, a more detailed description of the implementation for our evaluation, additional experimental performance measurements, additional illustration of our case studies, and a more detailed discussion of section schedules and their optimization.

2 Incomplete verification results

2.1 Basic definitions

A program $P$ comprises a set $S$ of states (including a distinct initial state) and a finite set $\mathcal{T}$ of threads. Each state $s \in S$ maps program counters and variables to values. We use $1s$ to denote the program location of a state $s$, which comprises a local location $1_T(s)$ for each thread $T \in \mathcal{T}$. Without loss of generality, we assume the existence of a single error location that is only reachable if the program $P$ is not safe.

A state formula $\phi$ is a predicate over the program variables encoding all states $s$ in which $\phi(s)$ evaluates to true. A transition relation $R$ relates states $s$ and their successor states $s'$. Each thread $T$ is partitioned into local transitions $R_{1,T}$ such that $l = 1_T(s)$ and $l' = 1_T(s')$ for all $s, s'$ satisfying $R_{1,T}(s, s')$ and $R_{1,T}$ leaves the program locations and variables of other threads unchanged. We use $Guard(R)$ to denote a predicate encoding $\exists s'.R(s, s')$, e.g., $Guard(R_{13,14})$ is $(\text{count} < N)$ for the transition from location 15 to 16 in Fig. 1.

We say that $R_{1,T}$ (or $T$, respectively) is active at location $l$ and enabled in a state $s$ iff $1s = l$ and $s$ satisfies $Guard(R)$. We write enabled($s$) for the set of enabled transitions at $s$. Multiple transitions of a thread $T$ at a location can be active, but we allow only one transition $R$ to be enabled at a given state. If $R$ exists, we write enabled$_T(s) := \{ R \}$ and enabled$_T(s) := \emptyset$ otherwise.

If there exist states $s$ for which no transition of a thread $T$ is enabled (e.g., in line 14 in Fig. 1), $T$ may block. We assume that such locations $1_T(s)$ are (conservatively) marked by $\text{may-block}(1_T(s))$.

An execution is a sequence $s_0, T_1, s_1, \ldots$, where $s_0$ is the initial state and the states $s_i$ and $s_{i+1}$ in every adjacent triple $(s_i, T_i, s_{i+1})$ are related by the transition relation of $T_i$. An execution that does not reach the error location is safe. A deadlock is a state $s$ in which no transitions are enabled. Without loss of generality, we assume that all finite executions correspond to deadlocks and are undesirable; intentionally terminating executions can be modeled using terminal locations with self-loops.

An execution $\tau$ is (strongly) fair if every thread $T_i$ enabled infinitely often in $\tau$ is also scheduled infinitely often [4]. We assume that fairness is desirable and enforce it by our algorithm presented in Sect. 3. Other notions of fairness, such as weak fairness, can be enforced analogously to our use of strong fairness.

Nondeterminism can arise both through scheduling and nondeterministic transitions. A scheduler can resolve the former kind of nondeterminism.

---

**Fig. 1** An erroneous version of the producer–consumer problem
Definition 1 (scheduler) A Scheduler $\xi : (S \times \mathcal{F})^n \times S \rightarrow \mathcal{F}$ of a program $P$ is a function that takes an execution prefix $s_0, T_1, \ldots, T_n, s_n$ and selects a thread that is enabled at $s_n$, if such a thread exists. A scheduler $\xi$ is deadlock-free (fair, respectively) if all executions possible under $\xi$ are deadlock-free (fair).

A scheduler for the program of Fig. 1, for instance, must select $T_1$ rather than $T_2$ for the prefix $s_{init}, T_1, s_1, T_2, s_2, T_1, s_3, T_2, s_4, T_2, s_5$, since at that point the lock is held by $T_1$ and $\text{enabled}_{T_1}(s_5) = \emptyset$.

Nondeterministic transitions are the second source of nondeterminism. If $R_{1',1'}$ of thread $T$ allows multiple successor states for a state $s$, we presume the existence of input symbols $X$ such that each $\iota \in X$ determines a unique successor state $s'$ by selecting an $R_{1',1'}^s \subseteq R_{1',1'}$ with $R_{1',1'}^s(s, s')$.

Definition 2 (input) An Input is a function $\chi : (S \times \mathcal{F})^n \rightarrow X$, which chooses an input symbol depending on the current execution prefix.

In conjunction, an input and a scheduler render a program completely deterministic: The input $\chi$ and scheduler $\xi$ select a transition in each step such that each adjacent triple $(s_i, T_{i+1}, s_{i+1})$ is uniquely determined.

For partial-order reduction (POR), we assume that a symmetric independence relation $\parallel$ on transitions of different threads is given, which induces an equivalence relation on executions. Two transitions $R_1$ and $R_2$ are only independent if they are from distinct threads, they are commutative at states where both $R_1$ and $R_2$ are enabled, and executing $R_1$ does not enable nor disable $R_2$. If $R_1$ and $R_2$ are not independent, we write $R_1 \parallel R_2$.

### 2.2 Requirements on incomplete verification results

Our goal is to ease the verification task by producing incomplete verification results (IVRs) which prove the program safety under reduced nondeterminism, i.e., only for a certain scheduler. We only allow “legitimate” restrictions of the scheduler that do not introduce deadlocks or exclude threads. Inputs must not be restricted, since this might reduce functionality and result in unhandled inputs.

Hence, we define an IVR to be a function $R$ that maps execution prefixes to sets of threads, representing scheduling constraints. An IVR for the program from Fig. 1, for instance, may output $\{T_1\}$ in states with an empty buffer, meaning that only thread $T_1$ may be scheduled here, and $\{T_2\}$ otherwise, so that an item is produced if and only if the buffer is empty. A scheduler $\xi_R$ enforces the (scheduling constraints of) an IVR $R$ if $\xi_R(\tau) \in R(\tau)$ for all execution prefixes $\tau$. IVR $R$ permits all executions possible under a scheduler that enforces $R$.

The remainder of this subsection discusses the requirements on useful IVRs. We define safe, realizable, deadlock-free, fairness-admitting, and fair IVRs. In the following subsection, we instantiate IVRs with abstract reachability trees (ARTs). Figure 2 gives an overview on the logical relationship between properties of ARTs (left) and IVRs (right).

Safety. An IVR $R$ can either expose a bug in a program or guarantee that all permitted executions are safe. Here, we are only concerned with the latter case. An IVR $R$ is safe if all executions permitted by $R$ are safe. An unsafe IVR permits an unsafe execution and is called a counterexample.

Completeness. To reduce the work for the model checker, a safe IVR $R$ should ideally have to prove the correctness of as few executions as possible. At the same time, it should cover sufficiently many executions so that the program can be used without functional restrictions. For instance, the IVR $R(\tau) := \emptyset$, for all $\tau$, is safe but not useful, as it does not permit any execution. Consequently, $R$ should permit at least one enabled transition, in all nondeadlock states, which is done by realizable IVRs: An IVR $R$ is realizable if at least one scheduler that enforces $R$ exists. Furthermore, an IVR should never introduce a deadlock: An IVR $R$ is deadlock-free if all schedulers that enforce $R$ are deadlock-free.

Fairness. In general, we deem only fair executions desirable. The IVR $R(\tau) := \{T_1\}$, for instance, is deadlock-free for the program of Fig. 1 but useless, as no item is consumed. A deadlock-free IVR $R$ admits fairness if there exists a fair scheduler enforcing $R$ (i.e., a fair execution of the program is possible).

If a scheduler permits both fair and unfair executions, it might be difficult to guarantee fairness at runtime. In such cases, a fair IVR can be used: A deadlock-free IVR $R$ is fair if all schedulers enforcing $R$ are fair.

### 2.3 Abstract reachability trees as incomplete verification results

In this subsection, we instantiate the notion of IVRs using abstract reachability trees (ARTs), which underlie a range of software model checking tools [9,21,23,28] and have recently been used for concurrent programs [42]. Due to
the explicit representation of scheduling choices from the beginning of an execution up to an (abstract) state, ARTs are well-suited to represent IVRs. Model checking algorithms based on ARTs perform a pathwise exploration of program executions and represent the current state of the exploration using a tree in which each node $v$ corresponds to a set of states at a program location $l(v)$. These states, represented by a predicate $\phi(v)$, (safely) over-approximate the states reachable via the program path from the root of the ART ($\epsilon$) to $v$. Edges expanded at $v$ correspond to transitions starting at $l(v)$. A node $w$ may cover $v$ (written $v \triangleright w$) if the states at $w$ include all states at $v$ ($\phi(v) \Rightarrow \phi(w)$); in this case, $v$ is covered ($\text{covered}(v)$) and its successors need not be further explored. (Intuitively, executions reaching $v$ are continued from $w$.) Formally, an ART is defined as follows:

**Definition 3** (abstract reachability tree [28,42]) An abstract reachability tree (ART) is a tuple $\mathcal{A} = (V, \epsilon, \rightarrow, \triangleright)$, where $(V, \rightarrow)$ is a finite tree with root $\epsilon \in V$ and $\triangleright \subseteq V \times V$ is a covering relation. Nodes $v$ are labeled with global control locations and state formulas, written $\phi(v)$, respectively. Edges $(v, w) \in \rightarrow$ are labeled with a thread and a transition, written $v \xrightarrow{T,R} w$.

Intuitively, an ART $\mathcal{A}$ is well-labeled if $\mathcal{A}$’s $\rightarrow$-edges represent the transitions of the program and edges $v \triangleright w$ indicate that all states modeled by node $v$ are also modeled by node $w$. Formally, $\mathcal{A}$ is well-labeled if for every edge $v \xrightarrow{T,R} w$ in $\mathcal{A}$ we have that (i) $\phi(\epsilon)$ represents the initial state, (ii) $\phi(v)(s) \land R_{T,R}(s, s') \Rightarrow \phi(w)(s')$ and $l_T(v) = l$ and $l_R(w) = r$, and (iii) for every $v, w$ with $v \triangleright w$, $\phi(v) \Rightarrow \phi(w)$ and $\neg \text{covered}(w)$.

An incomplete ART $\mathcal{A}_{p,c}$ for the producer-consumer problem of Fig. 1 is shown in Fig. 3. Nodes show the state formulas, and edges are labeled with the thread and statement corresponding to the transition. The dashed edge is a $\triangleright$-edge.

**ART-induced schedulers.** A well-labeled ART $\mathcal{A}$ directly corresponds to an IVR $R_{\mathcal{A}}$ that simulates an execution by traversing $\mathcal{A}$. We define $R_{\mathcal{A}}$ as follows: Let $\tau = s_0, T_1, s_1, \ldots, s_n$ be an execution prefix. If $\mathcal{A}$ contains no path that corresponds to $\tau$, $R_{\mathcal{A}}$ leaves the schedules for this execution unconstrained. Otherwise, let $v_{n\tau}$ be the last node of the path in $\mathcal{A}$ that corresponds to $\tau$. $R_{\mathcal{A}}$ permits exactly those threads that are expanded at $v_{n\tau}$ (or at $w$ if $v_{n\tau}$ is covered by some node $w$). Execution prefixes are matched with $(\triangleright \cup \rightarrow)$-paths, which is, in particular, necessary to build infinite executions. For example, the execution prefix

$$\tau = s_0, T_1, s_1, \ldots, T_1, s_6, T_2, s_7, \ldots, T_2, s_0$$

$T_1$ scheduled 6 times $T_2$ scheduled 6 times

**Lemma 1** If an ART $\mathcal{A}$ is deadlock-free, $R_{\mathcal{A}}$ is a deadlock-free IVR.  

Fig. 3 An (incomplete) ART for the program of Fig. 1

Corresponds to the path in $\mathcal{A}_{p,c}$ from $\epsilon$ over $v_1, \ldots, v_{12}$ back to $\epsilon$. As only $T_1$ is expanded at $\epsilon$, $R_{\mathcal{A}_{p,c}}$ allows only $\{T_1\}$ after $\tau$.

**Safety.** An ART is safe if whenever $l_T(v)$ is the error location then $\phi(v) = false$. As only safe executions may correspond to a path in a safe ART (cf. Theorem 3.3 of [42]), $R_{\mathcal{A}}$ is a safe IVR.

**Completeness.** In order to derive a deadlock-free IVR from a well-labeled ART $\mathcal{A}$, we have to fully expand at least one thread $T$ at each node $v$ that represents reachable states (where $T$ is fully expanded at $v$ if $v$ has an outgoing edge for every active transition of $T$ at $l_T(v)$). However, there may exist reachable states $s$ represented by $\phi(v)$ for which no transition of $T$ is enabled (i.e., $\text{enabled}_T(s) = \emptyset$). If $T$ is the only thread expanded at $v$, $R_{\mathcal{A}}$ is not realizable. This situation can arise for locations $l$ at which $T$ may block (marked with $\text{may-block}(l_T)$).

Consequently, whenever $\text{may-block}(l_T(v))$ in a deadlock-free ART $\mathcal{A}$, we require that $\phi(v)$ is strong enough to entail that the transition $R$ of $T$ expanded at $v$ (or at the node covering $v$, respectively) is enabled (i.e., $\phi(v) \Rightarrow \text{Guard}(R)$). For instance, $\phi(v_1)$ in the ART shown above proves the enabledness of $T_1$ at $v_1$, as $\phi(v_1) \Rightarrow \text{mutex} = 0$ and $\text{lock(mutex)}$ is enabled if $\text{mutex} = 0$.  

- Springer
Proof Let $R_{df}$ be the IVR of a deadlock-free ART $\mathcal{A}$. First, we construct a scheduler that enforces $R_{df}$, which proves that $R_{df}$ is realizable. Second, we show that all schedulers that enforce $R_{df}$ are deadlock-free, which concludes the proof that $R_{df}$ is deadlock-free.

For arbitrary execution prefixes of the form $\tau = s_0, T_1, s_1, \ldots, s_n$, let $T(\tau) = R_{df}(\tau) \cap \{ T \in T : enabled_T(s_n) \neq \emptyset \}$. Let $\xi : (S \times T)^* \times S \rightarrow T$ be an arbitrary function such that $\forall \tau. \xi(\tau) \subseteq T(\tau)$ whenever $T(\tau)$ is not empty. (A description of how $\xi$ can be constructed is given by the definition of $R_{df}$.) By construction, $\xi$ enforces $R_{df}$ if $\xi$ is a scheduler. We show that $\xi$ is a scheduler by contradiction. Assume that $\xi$ is not a scheduler. Then, there exists an execution prefix $\tau = s_0, T_1, s_1, \ldots, s_n$ such that $\xi(\tau) = T$, $\text{enabled}_T(s_n) = \emptyset$ and $\text{enabled}_T(s_n) \neq \emptyset$.

Case $\tau$ does not correspond to a path in $\mathcal{A}$: By the definition of $R_{df}$, $R_{df}(\tau) = T$. By assumption $\text{enabled}_T(s_n) \neq \emptyset$, $T'$ is not empty. By the construction of $\xi$, $T \in T'$. Contradiction to $\text{enabled}_T(s_n) = \emptyset$.

Case $\tau$ corresponds to a path $\pi = v_0, T_1, v_1, \ldots, v_n$ in $\mathcal{A}$: By the construction of $R_{df}$, $T$ is expanded at $v_i$. Case may-block($\xi(v_i)$): By the definition of may block, $T$ has exactly one transition $R$ active at $\xi(v_i)$. As $\mathcal{A}$ is deadlock-free, $\phi(v_i) \Rightarrow Guard(R)$. By the assumption that $T$ corresponds to a path $\pi$, $\pi \Rightarrow \phi(v_i)$. Hence, $\phi(v_i) \Rightarrow Guard(R)$ and $R \in \text{enabled}(s_n)$. Contradiction to $\text{enabled}_T(s_n) = \emptyset$.

Case not may-block($\xi(v_i)$): By the definition of may block, $\text{enabled}_T(s_n) \neq \emptyset$. Contradiction to $\text{enabled}_T(s_n) = \emptyset$.

It remains to show that all schedulers that enforce $R_{df}$ are deadlock-free. Let $\xi$ be an arbitrary scheduler that enforces $R_{df}$. Assume that $\xi$ is not deadlock-free. Then, there exists an execution $\tau = s_0, T_1, s_1, \ldots, s_n$ that is possible under $\xi$ such that $s_n$ is a deadlock, i.e., $\forall T' \in T. \text{enabled}_T(s_n) = \emptyset$ and $\exists T \in T. \exists R_T. \xi(T(s_n)) = l$. As $T$ is an execution permitted by $R_{df}$, $T$ corresponds to a path $\pi = v_0, T_1, v_1, \ldots, v_n$ in $\mathcal{A}$. Let $T = \xi(\tau)$. By choice of $\xi$, $T$ is expanded at $v_i$. With the same argument as above, in case may-block($\xi(v_i)$), we have $\phi(v_i) \Rightarrow Guard(R)$ for some transition $R_{T_i}$ with $\xi(T(v_i)) = l$ and a contradiction to $\text{enabled}(s_n) = \emptyset$ and in case not may-block($\xi(v_i)$), we have $\text{enabled}_T(s_n) \neq \emptyset$ and a contradiction to $\text{enabled}_T(s_n) = \emptyset$.

Fairness. IVRs derived from deadlock-free ARTs do not necessarily admit fairness if the underlying ART contains cycles (across $\rightarrow$ and $\rightarrow^*$ edges) that represent unfair executions. In order to make sure a deadlock-free ART admits fairness, we implement a scheduler that allows $\mathcal{A}$ to schedule each thread infinitely often (whenever it is enabled infinitely often) by requiring that every $(\rightarrow \cup \rightarrow^*)$-cycle is “fair,” defined as follows.

Definition 4 (ART admitting fairness) A deadlock-free ART $\mathcal{A} = (V, \epsilon, \rightarrow, \rightarrow^*)$ admits fairness if every $(\rightarrow \cup \rightarrow^*)$-cycle contains, for every thread $T$ that is enabled at a node of the cycle, a node $v$ such that $T$ is expanded at $v$.

Before we prove the fairness of IVRs induced by fair ARTs, we state the following auxiliary proposition.

Proposition 1 (completely visited cycles) Let $G = (V, \rightarrow)$ be a directed, finite graph. For all infinite paths $\pi \in V^\omega$ through $G$ and for all nodes $v \in V$ that occur infinitely often in $\pi$, there exists a cycle $\pi'$ in $G$ such that $\pi'$ contains $v$ and all nodes of $\pi'$ are visited infinitely often by $\pi$.

Lemma 2 If an ART $\mathcal{A}$ admits fairness, $R_{df}$ is an IVR that admits fairness.

Proof We need to show that there exists a fair scheduler $\xi$ that enforces an arbitrary ART $\mathcal{A}$ that admits fairness. After constructing $\xi$, we show that $\xi$ is fair by contradiction.

Let $\tau = s_0, T_1, s_1, \ldots, s_n$ be an execution prefix and let $\pi$ be a path such that $\pi$ corresponds to $\pi_0, T_1, \ldots, v_n$. By $\gamma(T)$, we denote the number of occurrences of $T$ in $\pi$. Let $T'$ be the set of threads that is both enabled at $s_n$ and permitted by $\mathcal{A}$, i.e., $T' = R_{df}(\tau) \cap \{ T : \text{enabled}_T(s_n) \neq \emptyset \}$. We let $\xi$ schedule an arbitrary thread $T \in T'$ such that no other thread in $T'$ occurs less often in $\pi$, i.e., $\xi(\tau) = T \in T'$ such that $\forall T' \in T'$. $\gamma(T) \leq \gamma(T')$. By Lemma 1 and as $\mathcal{A}$ admits fairness, $\xi$ is indeed a scheduler ($T'$ is only empty when $\text{enabled}(s_n)$ is empty).

It remains to show that $\xi$ is fair, i.e., that every execution scheduled by $\xi$ is fair. Let $\tau$ be an execution that is scheduled by $\xi$ ($\tau$ is of the form $\tau = s_{init}, \xi(s_{init}), s_{1}, \ldots$). If $\tau$ is finite, it is trivially fair. Otherwise, assume that $\tau$ is not fair. Then, there exists a thread $T$ that is infinitely often enabled in $\tau$ but does not occur in $\tau$ after some prefix of $\tau$. Let $\pi$ be a path in $\mathcal{A}$ such that $\pi$ corresponds to $\pi_0$. Let $\nu_T$ be a node at which $T$ is enabled and that occurs infinitely often in $\pi$. As $\mathcal{A}$ is finite and by Proposition 1, there exists a cycle that contains $\nu_T$ such that $\pi$ visits all nodes in this cycle infinitely often. As $\mathcal{A}$ admits fairness, there exists $v \xrightarrow{T_a} v'$ such that $v$ is in this cycle and $a \in \text{enabled}(s)$ for all states $s$ that correspond to $v$. As $T'$ is not scheduled in $\tau$ after some finite number of steps, there exist one or more other threads $T' \neq T$ with $v \xrightarrow{T'_{a}} w$ for some $w \neq v$ which are scheduled at $v$ for all steps $k > i$. Let $\tau$ be the set of those threads $T'$. By the construction of the scheduler, $\gamma(T') \leq \gamma(T)$ for all $T' \in \tau$. After only finitely many steps $l$, $\gamma(T) < \gamma(T')$ for all $T' \in \tau$ (e.g., take $l$ to be the product of the maximum path length from $v$ to $u$ and the number $\sum_{T' \in \tau} \gamma(T) - \gamma(T')$ of required visits of $v$). Hence, there exists a prefix of $\tau$ of length $l' \geq l$ in which $v \xrightarrow{T'} v'$ is the last step, i.e., $T$ has been scheduled. Contradiction to the assumption that $T$ is not scheduled after $i$ steps in $\pi$. \qed
Note that the expansion of a thread \( T \) at a node in a cycle does not guarantee that the transition is part of the cycle. A slight modification of the fairness condition for ARTs leads to a sufficient condition for ARTs as fair IVRs, as the following definition and lemma show. The difference in the fairness condition is that all enabled threads are expanded within each \((\triangledown \cup -)\)-cycle, which we denote by \( \text{fair}(c) \). The \((\triangledown \cup -)\)-cycle shown in Fig. 4, for instance, is fair.

**Definition 5** (fair ART) A deadlock-free ART \( \mathcal{A} = (V, \epsilon, \rightarrow, \triangledown) \) is **fair** if \( \text{fair}(c) \) holds for every \((\triangledown \cup -)\)-cycle \( c \).

**Lemma 3** (fairness) For all fair ARTs \( \mathcal{A} \), \( \text{R}_{\mathcal{A}_{\text{ef}}} \) is a fair IVR.

**Proof** Let \( \mathcal{A} \) be a fair ART. By Lemma 1 and as \( \mathcal{A} \) is deadlock-free, there exists a scheduler \( \xi \) that enforces \( \mathcal{A} \). It remains to show that \( \xi \) is fair, which we prove by contradiction. Suppose that an unfair execution \( \eta \) is possible under \( \xi \). There exists a thread \( T \) that is enabled infinitely often in \( \eta \) but does not occur in \( \eta \) after a finite prefix. Let \( \pi \) be a path through \( \mathcal{A} \) such that \( \pi \) corresponds to \( \eta \). As \( V_{\mathcal{A}} \) is finite, there exists a node \( v \) that occurs infinitely often in \( \pi \) and at which \( T \) is enabled. As \( \mathcal{A} \) is finite and by Proposition 1, \( v \) is part of a cycle of which all nodes occur infinitely often in \( \pi \). By fairness, one edge in this cycle is labeled with \( T \). By the definition of ARTs ((\( V_{\mathcal{A}} \), \( \rightarrow_{\mathcal{A}} \)) is a tree), this edge occurs infinitely often in \( \pi \). Contradiction.

Given an ART \( \mathcal{A} \) that admits fairness, one can generate a fair ART \( \mathcal{A}' \) such that \( \text{R}_{\mathcal{A}_{\text{ef}}} \) permits all executions permitted by \( \text{R}_{\mathcal{A}_{\text{ef}}'} \).

### 3 Iterative model checking

A suitable algorithm for our framework must generate fair IVRs. We use model checking based on ARTs (cf. Sect. 2.3), which allows us to check infinite executions and explicitly represent scheduling. Nevertheless, other program analysis techniques such as symbolic execution are also suitable to generate IVRs. In particular, our algorithm (Alg. 1) constitutes an iterative extension of the IMPACT algorithm [28] for concurrent programs [42]. We chose IMPACT as a base for our algorithm because it has an available implementation for multithreaded programs, which we use to evaluate our approach in Sect. 5.

IMPACT generates an ART by pathwise unwinding the transitions of a program. Once an error location is reached at a node \( v \), IMPACT checks whether the path \( \pi \) from the ART’s root to \( v \) corresponds to a feasible execution. If this is the case, a property violation is reported; otherwise, the node labeling is strengthened via interpolation. Thereby, a well-labeled ART is maintained. Once the ART is complete, its node labeling provides a safety proof for the program.

To build an ART as in the producer–consumer example of Fig. 3, IMPACT starts by constructing the root node \( \epsilon \) with \( \phi(\epsilon) = \text{true} \) and \( I_\epsilon = (8, 12) \), where we indicate locations by line numbers in Fig. 1. Initially, \( \text{mutex} = 0 \), \( \text{count} = 0 \), and the buffer size is bounded by an arbitrary constant \( n > 0 \). Thread \( T_1 \) is expanded by adding a node \( v_1 \) with \( \phi(v_1) = \text{true} \) and \( I_{v_1} = (14, 12) \). From \( v_1 \), thread \( T_1 \) is expanded repeatedly until node \( v_6 \) with \( \phi(v_6) = \text{true} \) and \( I_{v_6} = (8, 12) \) is produced. At this point, all statements of the producer algorithm have been expanded once. As \( v_6 \) has the same global location as \( \epsilon \) and \( \phi(v_6) \Rightarrow \phi(\epsilon) \), a covering \( v_6 \triangledown \epsilon \) can be inserted. However, when the else branch of thread \( T_1 \) at node \( v_1 \) is expanded, a node \( v_{\text{error}} \) labeled with the error location is added. In order to check the feasibility of the error path \( \epsilon \rightarrow v_1 \rightarrow v_2 \rightarrow v_{\text{error}} \), IMPACT tries to find a sequence interpolant for:

\[
\begin{align*}
\text{count} &= 0 \land \text{mutex} = 0, \\
\text{mutex}' &= 1, \\
\text{count} &\geq N
\end{align*}
\]

As we assume that the buffer is never of size 0, i.e., \( N > 0 \), \( \bigwedge \mathcal{U} \) is unsatisfiable and a possible sequence interpolant is:

\[
\begin{align*}
I_0 &\equiv \text{true} \\
I_1 &\equiv \text{count} = 0 \land \text{mutex} = 0 \\
I_2 &\equiv \text{count} = 0 \land \text{mutex}' = 1 \\
I_3 &\equiv \text{false}
\end{align*}
\]

with:

\[
\begin{align*}
I_0 \land \text{count} = 0 \land \text{mutex} = 0 &\Rightarrow I_1 \\
I_1 \land \text{mutex}' = 1 &\Rightarrow I_2 \\
I_2 \land \text{count} \geq N &\Rightarrow I_3
\end{align*}
\]

Hence, \( v_{\text{error}} \) can be labeled with false, so that the ART remains safe, and the preceding labels can be updated to
Algorithm 1: Iterative IMPACT for concurrent programs: main procedure (based on [42])

| Function | Description |
|----------|-------------|
| `Main()` | Program with threads `F` |
| `Iteration()` | New Schedule Start() |
| `Close(v)` | Refine(v) |
| `Backtrack(v)` | Expand(v) |

\[
\phi(\epsilon) = \phi(v_1) = count = 0 \land mutex = 0 \quad \text{and} \quad \phi(v_2) = count = 0 \land mutex = 1.
\]

Due to the relabeling, the covering \(v_6 \triangleright \epsilon\) has to be removed and \(v_6\) has to be expanded. When \(T_2\) has been expanded six times beginning at \(v_6\), a node \(v_{12}\) is added with \(1v_{12} = (8, 12)\). IMPACT applies a heuristic that attempts to introduce coverings eagerly, which results in a label \(\phi(v_{12}) = mutex = 0 \land count = 0\) and a covering \(v_{12} \triangleright \epsilon\) can be added. With this covering, the current ART is fair and can be used as an IVR. In contrast, IMPACT for concurrent programs would then continue to explore additional interleavings by expanding, e.g., \(T_2\) at \(\epsilon\). A complete ART is found when both error paths and all interleavings of producer and consumer that respect the available buffer size \(n\) are explored. IMPACT for concurrent programs does not terminate until such a complete ART is found and would not terminate at all if the buffer size is unbounded. Our algorithm, however, is able to yield an fair IVR each time a new interleaving has been explored.

In each iteration, our extended algorithm yields an IVR which is either unsafe (a counterexample) or fair (can be used as scheduling constraints). If the algorithm terminates, it outputs “safe,” “partially safe,” or “unsafe,” depending on whether the program is safe under all, some, or no schedulers. Procedure `Main()` repeatedly calls `Iteration()` (line 3), which, intuitively, corresponds to an execution of the original algorithm of [42] under a deterministic scheduler. `Iteration()` (potentially) extends the ART \(\mathcal{A}\). If no progress is made \((\mathcal{A} is unchanged)\), the algorithm terminates (lines 12, 14, and 16). Otherwise, an intermediate output is yielded: either \(\mathcal{A}\) as an intermediate output (line 7) or \(\mathcal{A}\) with all previously found counterexamples removed, i.e., the largest fair ART that is a subgraph of \(\mathcal{A}\), denoted by `Remove_Error_Paths()`.
Lemma 4 (Fairness of Alg. 1) Any safe ART \( \mathcal{A} \) generated by Alg. 1 is fair.

Proof By contradiction. Assume that Alg. 1 returns a safe ART \( \mathcal{A} = (V_{\mathcal{A}}, \mathcal{E}, \to_{\mathcal{A}}, \to_{\mathcal{A}}) \) that is not fair. By definition 5, \( \mathcal{A} \) contains a \( (\to \cup \to_{\mathcal{A}}) \)-cycle \( C \) that does not satisfy fair\((C)\). As \( (V_{\mathcal{A}}, \to_{\mathcal{A}}) \) is a tree, the cycle contains a \( \to \) edge. However, Alg. 1 checks, in line 43, whether the candidate covering would produce an unfair cycle. A \( \to \) edge is only added if the resulting cycle is fair. Contradiction.

4 Partial-order reduction

A naive enforcement of the context switches at the relevant nodes of a safe IVR \( \mathcal{R}_{\mathcal{A}} \) would result in a strictly sequential execution of the transitions, foiling any benefits of concurrency. To enable parallel executions, we introduce program schedules that relax the scheduling constraints by means of partial-order reduction (POR). Note that this application of POR concerns the enforcement of scheduling constraints and occurs in addition to POR applied by our model checking algorithm when constructing an ART (cf. Sect. 3). Nevertheless, dependency information that is used for POR during model checking can be reused so that redundant computations are avoided.

The goal is to permit the parallel execution of independent transitions (in different threads) whose order does not affect the outcome of the execution represented by \( \mathcal{A} \) (i.e., the resulting traces are Mazurkiewicz-equivalent). Using traditional POR to construct such scheduling constraints poses two challenges: 1. Executions may be infinite, but we need a finite representation of scheduling constraints. 2. The control flow of an execution may be unpredictable, i.e., it is a priori unclear which scheduling constraints will apply. We solve issue 1 by partitioning ARTs into sections and associate a finite schedule with every section. To address issue 2, we require that sections do not contain branchings (control flow and nondeterministic transitions can continue).

Consider the program and corresponding ART in Fig. 5a. The if statement of \( T_1 \) is modeled as a separate read transition followed by a branching at node \( v_3 \). We define three section paths:

\[
\begin{align*}
\pi_1 & := \epsilon \rightarrow v_1 \rightarrow v_2 \rightarrow v_3 \rightarrow v_4 \\
\pi_2 & := v_4 \rightarrow v_5 \rightarrow v_7 \rightarrow \epsilon \\
\pi_3 & := v_4 \rightarrow v_6 \rightarrow \epsilon
\end{align*}
\]

After \( \pi_1 \) has been executed, a scheduler can distinguish the cases \( y = 0 \) and \( y \neq 0 \) and schedule \( \pi_2 \) or \( \pi_3 \) accordingly.

Formally, a section path \( v_1 \to_{\mathcal{A}} v_2 \to_{\mathcal{A}} \ldots \to_{\mathcal{A}} v_{n+1} \) corresponds to a branching-free path in an ART whose first transition may be guarded. A section path follows \( \to_{\mathcal{A}} \) edges, skipping covering edges \( \to_{\mathcal{A}} \). The section schedule of a section path describes the Mazurkiewicz equivalence class of the contained transitions and is defined as the smallest partial order \( \sigma = (V(\sigma), \to_{\sigma}) \) such that \( V(\sigma) = \{e_1, \ldots, e_n\} \) and \( \to_{\sigma} \supseteq \{(e_i, e_j) : i < j \land R_i \parallel R_j\} \). where \( e_i, 1 \leq i \leq n \) is the occurrence of transition \( R_i \) at position \( i \).

The section schedule \( \sigma(\pi_1) \) of \( \pi_1 \) is depicted in Fig. 5b. It consists of four events \( e_1 \triangleq T_1 : x=1, e_2 \triangleq T_1 : \text{read} \_x, e_3 \triangleq T_2 : y=0, e_4 \triangleq T_2 : x=0 \). An arrow \( e \rightarrow e' \) indicates that \( \sigma(\pi_1) \) requires \( e \) to occur before \( e' \). Events of the same thread are ordered according to the program order of the respective thread. Events \( e_1 \) and \( e_3 \) are from different threads and write to the same variable; hence, they are dependent and the section schedule needs to specify an ordering: \( e_1 \) must occur before \( e_3 \). Accordingly, the complete section schedule is \( \{(e_1, e_2), (e_3, e_4)\} \).

By the following lemma, an execution from a state corresponding to the first node of a section and scheduled according to the respective section schedule will always lead to a state corresponding to the last node of the section. For instance, the following execution fragments both lead from
the initial state to a state represented by \( v_4 \) (\( s_4, s'_4 \models \phi(v_4) \)), as \( e_1 \) and \( e_3 \) are independent and can be swapped:

\[ s_{init}, T_1, s_1, T_2, s_2, T_1, s_3, T_2, s_4, \ldots, e_1, e_2, e_4 \]

\[ s_{init}, T_2, s'_1, T_1, s'_2, T_1, s'_3, T_2, s'_4, \ldots, e_3, e_1, e_2, e_4 \]

**Lemma 5** (Correctness of section schedules) Let \( \tau \) be a linear extension of a section schedule \( \sigma(\pi) \) of a section path \( \pi \) in a deadlock-free ART \( \mathcal{A} \). \( \tau \) is equivalent to a linear extension of \( \sigma(\pi) \) that corresponds to \( \pi \).

**Proof** Let \( \tau \) be a section path, \( \sigma(\pi) \) its section schedule, and \( \tau \) a linear extension of \( \sigma(\pi) \). As \( \sigma(\pi) \) is a partial order, all linear extensions of \( \sigma(\pi) \) are equivalent [17], in particular the linear extension of \( \sigma(\pi) \) that corresponds to \( \pi \).

A program schedule \( \Sigma \) comprises several section schedules. \( \Sigma \) is a labeled graph \((V_\Sigma, \rightarrow)\). Each node \( v \in V_\Sigma \) is the start of a section path \( \pi \) in \( \mathcal{A} \). Each edge is labeled with the section schedule of \( \pi \) and the guard \( Guard(R) \) of the first transition \( R \) in \( \pi \). As \( \mathcal{A} \) is deadlock-free, there exists a thread \( T \) which is fully expanded at \( v \) in \( \mathcal{A} \) and we require that \( \Sigma \) likewise has outgoing edges at \( v \) labeled with \( T \) for each transition of \( T \) at \( v \). Figure 5c shows a program schedule for our example program.

A scheduler can enforce the scheduling constraints of a program schedule by picking a section schedule that matches the current execution prefix and scheduling an event whose predecessors (according to the section schedule) have already been executed. Hence, all independent events in a section can be executed concurrently without synchronization. All events of a section schedule have to appear before the first event of the next section schedule, so that the states reached between sections correspond to nodes of the program schedule. For example, the event \( T_1 : y := 1 \) from section \( \pi_2 \) must not occur in between events \( T_1 : read \ z \) and \( T_2 : y := 0 \) from section \( \pi_1 \).

A program schedule of an ART \( \mathcal{A} \) that admits fairness permits exactly those executions that correspond to a path in \( \mathcal{A} \) (modulo Mazurkiewicz equivalence). In particular, as Mazurkiewicz equivalence preserves safety properties [17], only safe executions are permitted.

**Lemma 6** (Correctness of program schedules) Let \( \mathcal{A} \) be an ART that admits fairness and \( \Sigma \) a program schedule for \( \mathcal{A} \). All program executions that adhere to the scheduling constraints of \( \Sigma \) are equivalent to an execution that corresponds to a path in \( \mathcal{A} \).

**Proof** Let \( \mathcal{A} \) be an ART that admits fairness, \( \Sigma \) a program schedule for \( \mathcal{A} \), and \( \tau \) an execution that adheres to the scheduling constraints of \( \Sigma \). We show that all finite prefixes \( \tau' \) of \( \tau \) are equivalent to an execution prefix that corresponds to a path from \( \epsilon \) in \( \mathcal{A} \).

Induction on the length of \( \tau' \).

5 Evaluation

In five case studies, we evaluate our iterative model checking algorithm and scheduling based on IVRs. We use the IMPARA model checker [42], as it is the only available implementation of model checking for nonterminating, multi-threaded programs based on a forward analysis on ARTs we have found. IMPARA uses lazy abstraction with interpolants based...

---

**Fig. 5** a A Program with a fair ART b The section schedule for the section path \( \pi_1 \) from \( \epsilon \) to \( v_4 \) c A corresponding program schedule
on weakest preconditions. We extend the tool by implementing our algorithm presented in Sect. 3. IMPARA accepts C programs as inputs; however, some language features are not supported and we have rewritten programs accordingly. We refer to the (noniterative) IMPARA tool as IMPARA-C (for complete verification) and to our extension of Impara with iterative model checking as IMPARA-IMC. In addition to our modifications of IMPARA, we implement a custom (user space) scheduler to evaluate the enforcement of program schedules for infinite executions. The software used to conduct our experiments, including our modifications of IMPARA, our custom scheduler, and benchmarks, is available for reproduction [32].

### 5.1 Implementation

In the first step, we automatically translate ARTs constructed by IMPARA-IMC to program schedules encoded as vector clocks. To omit sections in the generated program schedule that would never be executed and thereby reduce the size of the program schedule, we discard all paths in the ART that lead only to nodes labeled with false. As we use only deadlock-free ARTs, an alternative, feasible path, always exists. A given ART is traversed from the root. Recursively, we build section paths by traversing the graph until a branching node is reached. At the branching node, a fully expanded thread Tis chosen. The next sections are started at all child nodes of the branching node that are reached by a transition of T. For each section, the section schedule is generated based on the dependency information of memory accesses. Section schedules are represented by vector clocks. Additionally, each section schedule contains a link to all possible successor sections, i.e., those sections that start at a direct successor node of the current section. If there exist nodes v, wsuch that all possible (interleaved) paths between vand ware equivalent and section paths, a single section path between vand wwith relaxed scheduling constraints is sufficient. In this case, no dependencies between memory events need to be enforced. However, we use only the first IVR in our experiments (produced in a single iteration of Algorithm 1); hence, we do not evaluate this case.

Firstly, all section schedules for the given ART are generated by enumerating them, including link information about successor sections, and marking the initial section.

Secondly, we instrument the source code of benchmark programs manually with callbacks to our user space scheduler and code for time measurement. The user space scheduler is implemented in C++11 and uses the C++ standard library for atomic memory operations. Program schedules are included as header files. Every access to a nonthread-local, global variable (shared variable) is replaced by a C++ preprocessor macro that calls the user space scheduler, executes the original statement, and calls the user space scheduler to notify that the statement has been executed. In our selection of benchmark programs, we had to instrument assignments and if–then–else statements. In the case of control flow branchings that depend on a shared variable, i.e., an if–then–else statement where the branching expression depends on a shared variable, additional callbacks are necessary to notify the scheduler of the taken control flow path.

To ensure that memory accesses enclosed by callbacks are indeed executed after the preceding callback and before the succeeding callback, memory fences are used.

The result of steps one and two is a multithreaded program that executes concurrent memory accesses according to a given program schedule. Threads are executed concurrently and only forced to execute sequentially where required by the program schedule. Each time a thread Tenters the callback preceding a memory access, Tlooks up the current section schedule and program counters of the other threads. If the vector clock of the section schedule, at the position of the current event of T, shows an event of an other thread that has to occur first, Twaits until this event has been executed. If no more events are required to occur before the current event of Tby the section schedule, Texecutes the current memory access and, in the succeeding callback, updates its program counter so that the other threads are notified that Thas executed another event.

In case all events of the current section have already been executed, Tchooses the successor section associated with its current event. Waiting for all threads to completely execute the current section before switching to a successor section ensures that the program, at the end of each section, reaches a state that is represented by a node in the program schedule (and therefore, in the ART generated by the model checker). In case Thas no successor section associated with its current event, Twaits for an other thread to choose the next section. In case the last node of the current section is a branching node, only the thread with a control flow branching chooses the next section. In case Thas a control flow branching at the end of the last section, Tchooses the successor section based on the taken control flow branch.

Thirdly, we instrument the benchmark programs with code for time measurement. Each thread executes in an indefinite loop. Each time a thread has accomplished useful work in the current loop iteration, e.g., producing or consuming an item, writing a block or inode, or executing the critical section, it increments its performance counter. The main thread sleeps for 2 s, the time-out duration, and subsequently prints the sum of the performance counters of all threads and terminates the

---

1 For example, Pthread mutexes, some uses of the address-of operator, and reuse of the same function by several threads are not supported. We solve these issues by rewriting our benchmark programs so that IMPARA handles them correctly and their semantics is not changed. We will publish our modifications to IMPARA, including two bug fixes.
program. Such a single run of a benchmark program is executed five times, and we report the respective median value of performance counter sums. All experiments have been executed on a four-core Intel Core i5-6500 CPU at 3.2 GHz.

While we manually instrumented the benchmark source code, an automated instrumentation is well conceivable. Main tasks of such an automated instrumentation are to identify shared variables and all points in the program, where dependent expressions are accessed. Relevant shared variables can be either overapproximated so that all shared or global variables are included or found by a static dependency analysis. Even if the variables to be instrumented are overapproximated, the expected additional execution time overhead is small, as our experiments show: A callback to our scheduler is fast if the current thread does not have to wait for other threads before executing the next variable access. Expressions that depend on a shared variable can likewise be found by a static dependency analysis. The automated instrumentation may of course be implemented on the level on the intermediate representation of a compiler and does not have to be conducted on the source code level.

5.2 Infeasible complete verification

Even for a moderate number of threads, complete verification, i.e., verification of a program under all possible schedules and inputs, may be infeasible. In particular, IMPARA-C times out (after 72 h) on a corrected variant of the producer–consumer problem (Fig. 13) with four producers and four consumers. IMPARA-IMC produces the first IVR \( \mathcal{R}_1 \) after 4:29:53 h. A simplification of \( \mathcal{R}_1 \) is depicted in Fig. 6; it covers all executions in which the threads appear to execute their loop bodies atomically in the order \( T_1, T_2, \ldots, T_8 \). While the main bottleneck for IMPARA-C is state explosion and finding many coverings for different schedules, we observe that the main issue to produce \( \mathcal{R}_1 \) is to find a single covering that comprises all threads, i.e., to find a fair cycle. The essential predicates that lead to a fair cycle are:

\[
\text{count} > 0, \text{count} + 1 > 0, \text{count} + 2 > 0, \text{count} + 3 > 0, \\
\text{count} \neq 1000, \text{count} \neq 999, \text{count} \neq 998, \text{count} \neq 997
\]

The subsequent IVRs \( \mathcal{R}_2, \ldots, \mathcal{R}_8 \) are found much faster than the first IVR, after 19:31, 12:3, 6:13, 28:0, 9:25, 8:27, and 8:40 min. We stop the model checker after eight IVRs. According to our implementation of \texttt{New Schedule Start()} in Alg. 1, IVR \( \mathcal{R}_1 \) permits, in addition to all executions permitted by \( \mathcal{R}_{i-1} \), those executions in which the threads appear in the order \( T_i, T_1, \ldots, T_{i-1}, T_{i+1}, \ldots, T_8 \). Hence, \( \mathcal{R}_8 \) gives the scheduler more freedom than \( \mathcal{R}_1 \), which may result in a better execution performance, e.g., because a producer which has its item available earlier does not have to wait for all previous producers.

5.3 Deadlocks

A common issue with multithreaded programs is deadlocks, which may occur when multiple mutexes are acquired in a wrong order, as in the program in Fig. 7, in which two threads use two mutexes to protect their critical sections. A deadlock is reached, e.g., when \( T_2 \) acquires mutex2 directly after \( T_1 \) has acquired mutex1. A monolithic verification approach would try to verify one or more executions and, as soon as a deadlock is found, report the execution that leads to the deadlock as a counterexample. With manual intervention, this counterexample can be inspected in order to identify and fix the bug.
In contrast, IMPARA-IMC logs both safe and unsafe IVRs. The first IVR found in this example covers all executions in which Threads 1 and 2 execute their loop bodies in turns, with Thread 1 beginning. The corresponding program schedule consists of a single section schedule depicted in Fig. 8. As expected, executing the program with enforcing the first program schedule never leads to a deadlock. Executing the uninstrumented program (without scheduling constraints) leads to a deadlock after only a few hundred loop iterations. Hence, IMC enables to safely use the program deadlock-free and without manual intervention.

### 5.4 Race conditions through erroneous synchronization

The program in Fig. 9a shows a variant of the producer–consumer problem with two producers and two consumers which uses erroneous synchronization: Both the produce and consume procedures check the amount of free space without acquiring the mutex first. For example, a buffer underflow occurs if the buffer contains only one item and the two consumers concurrently find that the buffer is not empty; although the buffer becomes empty after the first consumer has removed the last item, the second consumer tries to remove another item.

The first IVR found by IMPARA-IMC is depicted simplified in Fig. 9b. The simplification merges all individual edges of a procedure into a single edge, which is possible as IMPARA-IMC does not apply context switches inside of procedures during the first iteration. Since both procedures appear to be executed atomically, no assertion violation is found during the first iteration. We ran the program with a program schedule corresponding to the first IVR. As expected, we have not observed any assertion violations.

#### 5.5 Declarative synchronization

Figure 10 shows an extension of a benchmark used in [15], which is a simplified extract of the multithreaded Frangipani file system. The program uses a time-varying mutex: Depending on the current value of the busy bit, a disk block is protected by m_busy or m_inode. We want to evaluate whether we can use IMPARA-IMC to generate safe program schedules even if all mutexes are (intentionally) removed from the program.

For this purpose, we use a variant of the file system benchmark where all mutexes are removed and synchronization constraints are declared as assume statements, shown in Fig. 11. It is sufficient to assure for T1 that the block is written only if it is allocated, i.e., both inode and busy are true. For T2, it is sufficient to assure that the block is only reset if it is not busy, i.e., busy = false. Finally, for T3, it is necessary to assure that the block is deallocated only if it is already deallocated or fully allocated, i.e., inode = busy.

Running IMPARA-IMC on the file system benchmark without mutexes yields a first program schedule that schedules T1, T2, T3 repeatedly in this order, according to our simple heuristic for an initial IVR. However, although all executions permitted by this schedule are fair, the if condition of T2 always evaluates to false and T2 never performs useful work. To obtain a more useful schedule, we inform the model checker that the (omitted) else branch of Thread T2 is not useful. We encode this information by inserting else: assume false. After simplifying the code, we obtain T₂’ as depicted in Fig. 12. For the updated code, IMPARA-IMC yields a first
As enforcing an IVR is redundant to synchronization over existing mutexes and barriers, omitting them is safe.
the uncorrected version reached a deadlock after only 172 loop iterations. The file system benchmark from SV-COMP (time_var_mutex_safe) is extended with a third thread and again with unbounded loops as in Sect. 5.5. The barrier benchmark uses two barriers to implement ring communication between threads.

As the model checking columns of Table 1 show, IMPARA-IMC finds the first IVR often much faster than or at least as fast as it takes IMPARA-C for complete model checking; it can produce an IVR even for our largest benchmarks, where IMPARA-C times out. For a buffer size of 5, IMPARA-C can verify the producer–consumer benchmark even with eight threads but again, IMPARA-IMC is considerably faster in finding the first IVR. Subsequent IVRs were generated considerably faster than the first IVR, which might be caused by caching of facts in the model checker.

The verification time for the producer–consumer benchmark of both IMPARA-C and IMPARA-IMC appears to grow exponentially with the number of threads. This growth is not a limitation of our approach but a property of the application of lazy abstraction with interpolants in IMPARA. Potentially, IMPARA can be improved by including symmetry reduction, which would reduce the verification time for both IMPARA-C and IMPARA-IMC but is outside of the scope of this work.

Somewhat surprisingly, some benchmarks are slower when executed unconstrained than under Opt2. We conjecture that this is caused by more memory accesses being executed in parallel under Opt2, as all other effects of Opt2 only improve handling by our user space scheduler and do not affect unconstrained executions. It is, however, not directly possible to measure the effect of parallelizing memory accesses: In order to re-sequentialize memory accesses under Opt2, synchronization (e.g., over a mutex) would have to be added, which produces additional overhead.

In all cases but one, Opt2 is considerably faster than Opt1, which is considerably faster than Opt0. The highest overhead is observed for the file system benchmark, where Opt2 is about 3.5 times slower than the unconstrained execution. We conjecture that the high overhead here stems from an unequal distribution of loop iterations among threads, when executed unconstrained: The loop body of $T_2$ was executed nearly 100 times more frequently than $T_1$, while it is shorter and probably faster. Opt0–Opt2 execute all threads nearly balanced. In addition to the Pthread barriers used in the barrier benchmark, we tried a variant with busy waiting barriers.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig14}
\caption{a Section schedule for the producer–consumer benchmark (Opt0). b Section schedule for the producer–consumer benchmark (Opt2)}
\end{figure}
where the unconstrained execution showed a performance of 13,567,135, which is still slower than Opt2.

Comparing the results for the producer–consumer benchmark with a buffer size of 1000 to those for a buffer size of 5, we observe that there is no considerable effect on Opt0–Opt2 but on most of the unconstrained executions. This observation is comprehensible, as the first IVR does not make use of more than at most four cells in the buffer (in case of four producers). The performance of unconstrained executions decreases with a smaller buffer as the chance that the buffer is full and a producer has to wait is higher. For all three configurations with a buffer size of 5, Opt2 shows the highest execution time performance.

Even in repeated executions of the experiment, the unconstrained variant of double lock showed only “starving” executions in the sense that the second thread was never able to acquire the mutexes before the time-out of 2 s. Hence, the constrained executions improve on the operating system scheduler in terms of a balanced execution of all threads.

In order to compare to the enforcement of input-covering schedules [7] (explained in Sect. 6), we measure the overhead of our scheduler implementation on the pfscan benchmark used there. Pfscan is a parallel implementation of grep and uses 1 producer and 2 consumer threads to distribute tasks, consisting of reading and searching a file for a given query. As input, we use eight files with 100MB of random content each. We evaluate four different schedules, which show an overhead between 3% and 10% (with Opt2). Hence, IVRs can perform much better than input-covering schedules (60% overhead reported in [7]).

Table 2 contains our experimental results for the pfscan benchmark. We use two worker threads in addition to the main thread. The benchmark is executed with scheduling constraints of several program schedules S1–4 (column two) and unconstrained (column three). Execution times are given in seconds. The fourth column gives the relative execution time (overhead). In all constrained configurations, operations on synchronization objects have been omitted (Opt1). S1, S2, and S3 are program schedules as they can be produced during the first iteration of our model checking algorithm. Program schedule S4 allows any interleaving of critical sections so that all executions of the unconstrained program are matched. S1 and S2 contain sections that comprise both worker threads, while S3 and S4 contain only single-threaded sections. S1 and S2 differ in the ordering of the worker threads.

S3 causes an overhead of 10% with respect to the unconstrained execution. Although S4 allows any interleaving of critical sections, there remains an overhead of 10% caused by looking up section schedules during the execution. S1 and S2 show only a small overhead of 3%. We conjecture that the lower number of section schedule look-ups (compared to S3 and S4) is responsible for the considerably lower overhead.

### 6 Related work

Unbounded model checking [18,20,35,42] is a technique to verify the correctness of potentially nonterminating pro-
programs. In our setting, we deploy algorithms that use abstract reachability trees (ARTs) [21,28,42] to represent the already explored state space and schedules, and perform this exploration in a forward manner. Instead of discarding an ART after an unsuccessful attempt to verify a program, we use the ART to extract safe schedules.

Conditional model checking [8] reuses arbitrary intermediate verification results. In contrast to our approach, they are not guaranteed to prove the safety of a program that is functional under all inputs and does not enforce the preconditions (e.g., scheduling constraints) of the intermediate result.

Context bounding [34,38,39] eases the model checking problem by bounding the number of context switches. It is limited to finite executions and, unlike our approach, does not enforce schedules at runtime.

Automated fence insertion [1,2,13,24,26] transforms a program that is safe under sequential consistency to a program that is also safe under weaker memory models. While the amount of nondeterminism in the ordering of events is reduced, nondeterminism due to scheduling cannot be influenced. Synchronization synthesis [19] inserts synchronization primitives in order to prevent incorrect executions, but may introduce deadlocks.

Deterministic multi-threading (DMT) [3,6,7,11,12,27,33,37] reduces nondeterminism due to scheduling in multithreaded programs. Schedules are chosen dynamically, depending on the explicit input, and cannot be enforced by a model checker. Nevertheless, there are combinations with model checking [11] and instances which schedule based on previously recorded executions [12].

We are aware of only one DMT approach that supports symbolic inputs [7]. Similar to our sections, bounded epochs describe infinite schedules as permutations of finite schedules. Via symbolic execution, an input-covering set of schedules is generated, which contains a schedule for each permutation of bounded epochs. As all permutations need to be analyzed (even if they are infeasible), state space explosion through concurrency is only partially avoided; indeed, the experimental evaluation shows that the analysis is infeasible even for five threads when the program has many such permutations. In contrast, we do not require race-freedom, use model checking, sections may contain multiple threads, omit infeasible schedules, and allow a safe execution from the first schedule on, i.e., an IVR can be considerably smaller than an input-covering set of schedules.

Issues of how to efficiently enforce fine-grained schedules for multithreaded programs are discussed in [30]. For finite executions, the impact of scheduling constraints on execution time performance is investigated, however without generating scheduling constraints via model checking.

Deterministic concurrency requires a program to be deterministic regardless of scheduling. In [40], a deterministic variant of a concurrent program is synthesized based on constraints on conflicts learned by abstract interpretation. In contrast to DMT, symbolic inputs are supported; however, no verification of general safety properties is done and the degree of nondeterminism is not adjustable, in contrast to IVRs.

Sequentialized programs [14,22,25,35,36,39] emulate the semantics of a multithreaded program, allowing tools for sequential programs to be used. The amount of possible schedules is either not reduced at all or similar to context bounding.

7 Conclusion

We present a formal framework for using IVRs to extract safe schedules. We state why it is legitimate to constrain scheduling (in contrast to inputs) and formulate general requirements on model checkers in our framework. We instantiate our framework with the IMPACT model checking algorithm and find in our evaluation that it can be used to 1. model check programs that are intractable for monolithic model checkers, 2. safely execute a program, given an IVR, even if there exist unsafe executions, 3. synthesize synchronization via assume statements, and 4. guarantee fair executions. A drawback of enforcing IVRs is a potential execution time overhead; however, in several cases, constrained executions turned out to be even faster than unconstrained executions.

Acknowledgements Open access funding provided by Austrian Science Fund (FWF).

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

References

1. Abdulla, P.A., Atig, M.F., Chen, Y., Leonardsson, C., Rezine, A.: Counter-example guided fence insertion under TSO. In: TACAS. Springer (2012)
2. Abdulla, P.A., Atig, M.F., Chen, Y., Leonardsson, C., Rezine, A.: Memorax, a precise and sound tool for automatic fence insertion under TSO. In: TACAS, LNCS. Springer (2013)
3. Aviram, A., Weng, S., Hu, S., Ford, B.: Efficient system-enforced deterministic parallelism. In: OSDI. USENIX Association (2010)
4. Baier, C., Katoen, J.P.: Principles of Model Checking. MIT Press, Cambridge (2008)
5. Benchmark suite of the competition on software verification (SV-COMP). https://github.com/sosy-lab/sv-benchmarks. Accessed 23 June 2020
6. Bergan, T., Anderson, O., Devietti, J., Ceze, L., Grossman, D.: Coredet: a compiler and runtime system for deterministic multithreaded execution. In: ASPLOS. ACM (2010)
7. Bergan, T., Ceze, L., Grossman, D.: Input-covering schedules for multithreaded programs. In: OOPSLA (2013)
8. Beyer, D., Henzinger, T.A., Keremoglu, M.E., Wendler, P.: Conditional model checking: a technique to pass information between verifiers. In: FSE. ACM (2012)
9. Beyer, D., Keremoglu, M.E.: Cpachecker: a tool for configurable software verification. In: CAV, LNCS, vol. 6806, pp. 184–190. Springer (2011)
10. Clarke, E.M., Grumberg, O., Minea, M., Peled, D.: State space reduction using partial order techniques. STTT 2(3), 279–287 (1999)
11. Cui, H., Sims, J., Lin, Y., Li, H., Blum, B., Xu, X., Yang, J., Gibson, G.A., Bryant, R.E.: Parrot: a practical runtime for deterministic, stable, and reliable threads. In: SOSA. ACM (2013)
12. Cui, H., Wu, J., Gallagher, J., Guo, H., Yang, J.: Efficient deterministic multithreading through schedule relaxation. In: SOSA. ACM (2011)
13. Fang, X., Lee, J., Midkiff, S.P.: Automatic fence insertion for shared memory multiprocessing. In: ICS. ACM (2003)
14. Fischer, B., Inverso, O., Parlato, G.: Cseq: A concurrency pre-processor for sequential C verification tools. In: ASE. IEEE (2013)
15. Flanagan, C., Freund, S.N., Qadeer, S.: Thread-modular verification for shared-memory programs. In: ESOP, LNCS. Springer (2002)
16. Flanagan, C., Godefroid, P.: Dynamic partial-order reduction for model checking software. In: POPL. ACM (2005)
17. Godefroid, P.: Partial-Order Methods for the Verification of Concurrent Systems—An Approach to the State-Explosion Problem, LNCS, vol. 1032. Springer, Berlin (1996)
18. Günther, H., Laarman, A., Sokolova, A., Weissenbacher, G.: Dynamic reductions for model checking concurrent software. In: VMCAI, LNCS. Springer (2017)
19. Gupta, A., Henzinger, T.A., Radhakrishna, A., Samanta, R., Tararach, T.: Succinct representation of concurrent trace sets. In: POPL. ACM (2015)
20. Henzinger, T.A., Jhala, R., Majumdar, R.: Race checking by context inference. In: PLDI. ACM (2004)
21. Henzinger, T.A., Jhala, R., Majumdar, R., Sutre, G.: Lazy abstraction. In: POPL, pp. 58–70. ACM (2002)
22. Inverso, O., Tomasco, E., Fischer, B., La Torre, S., Parlato, G.: Bounded model checking of multi-threaded C programs via lazy sequentialization. In: CAV. Springer (2014)
23. Kroening, D., Weissenbacher, G.: Interpolation-based software verification with wolverine. In: CAV, LNCS, vol. 6806, pp. 573–578. Springer (2011)
24. Kuperstein, M., Vechev, M.T., Yahav, E.: Automatic inference of memory fences. In: FMCAD. IEEE (2010)
25. Lal, A., Reps, T.W.: Reducing concurrent analysis under a context bound to sequential analysis. Form. Methods Syst. Des. 35(1), 73–97 (2009)
26. Linden, A., Wolper, P.: A verification-based approach to memory fence insertion in PSO memory systems. In: TACAS, LNCS. Springer (2013)
27. Liu, T., Curtsinger, C., Berger, E.D.: Dthreads: efficient deterministic multithreading. In: SOSP. ACM (2011)
28. McMillan, K.L.: Lazy abstraction with interpolants. In: CAV, LNCS. Springer (2006)
29. Metzler, P., Saissi, H., Bokor, P., Suri, N.: Quick verification of concurrent programs by iteratively relaxed scheduling. In: ASE. IEEE Computer Society (2017)
30. Metzler, P., Saissi, H., Bokor, P., Suri, N.: Safe execution of concurrent programs by enforcement of scheduling constraints. CoRR (2018). http://arxiv.org/abs/1809.01955
31. Metzler, P., Suri, N., Weissenbacher, G.: Extracting safe thread schedules from incomplete model checking results. In: SPIN, LNCS. Springer (2019)
32. Metzler, P., Suri, N., Weissenbacher, G.: Extracting Safe Thread Schedules from Incomplete Model Checking Results (2020). https://doi.org/10.5281/zenodo.3752957
33. Must豪, H., Al-Ars, Z., Bertels, K.: Detlock: portable and efficient deterministic execution for shared memory multicore systems. In: High Performance Computing, Networking Storage and Analysis. IEEE (2012)
34. Musuvathi, M., Qadeer, S.: Iterative context bounding for systematic testing of multithreaded programs. In: PLDI. ACM (2007)
35. Nguyen, T.L., Fischer, B., La Torre, S., Parlato, G.: Lazy sequentialization for the safety verification of unbounded concurrent programs. In: ATVA, LNCS (2016)
36. Nguyen, T.L., Schrammel, P., Fischer, B., La Torre, S., Parlato, G.: Parallel bug-finding in concurrent programs via reduced interleaving instances. In: ASE. IEEE Computer Society (2017)
37. Oliszewski, M., Ansel, J., Amarasinghe, S.P.: Kendo: efficient deterministic multithreading in software. In: ASPLOS (2009)
38. Qadeer, S., Rehof, J.: Context-bounded model checking of concurrent software. In: TACAS, LNCS. Springer (2005)
39. Qadeer, S., Wu, D.: KISS: keep it simple and sequential. In: PLDI. ACM (2004)
40. Raychev, V., Vechev, M.T., Yahav, E.: Automatic synthesis of deterministic concurrency. In: SAS. Springer (2013)
41. Valmari, A.: The state explosion problem. In: Reisig, W., Rozenberg, G. (eds.) Lectures on Petri Nets I: Basic Models, Advances in Petri Nets. Springer, Berlin (1996)
42. Wachter, B., Kroening, D., Ouaknine, J.: Verifying multi-threaded software with impact. In: FMCAD. IEEE (2013)

Publisher’s Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.