Development of a single-photon imaging detector with pixelated anode and integrated digital read-out

J. A. Alozy\textsuperscript{a} N. V. Biesuz,\textsuperscript{b} M. Campbell\textsuperscript{a} V. Cavallini\textsuperscript{c,b} A. Cotta Ramusino\textsuperscript{b} M. Fiorini\textsuperscript{c,b} M. Guarise\textsuperscript{c,b} X. Llopart Cudie\textsuperscript{a}

\textsuperscript{a}CERN, Geneva, Switzerland
\textsuperscript{b}Istituto Nazionale di Fisica Nucleare sezione di Ferrara, Ferrara, Italy
\textsuperscript{c}Università di Ferrara, Ferrara, Italy

E-mail: biesuz@fe.infn.it

ABSTRACT: We present the development of a single-photon detector and the connected read-out electronics. This ‘hybrid’ detector is based on a vacuum tube, transmission photocathode, microchannel plate and a pixelated CMOS read-out anode encapsulating the analog and digital-front end electronics. This assembly will be capable of detecting up to $10^9$ photons per second with simultaneous measurement of position and time.

The pixelated read-out anode used is based on the Timepix4 ASIC (65 nm CMOS technology) designed in the framework of the Medipix4 collaboration. This ASIC is an array of $512 \times 448$ pixels distributed on a $55 \mu m$ square pitch, with a sensitive area of $\sim 7 \text{ cm}^2$. It features 50-70 $e^-$ equivalent noise charge, a maximum rate of 2.5 Ghits/s, and allows to time-stamp the leading-edge time and to measure the Time-over-Threshold (ToT) for each pixel. The pixel-cluster position combined with its ToT information will allow to reach 5-10 $\mu m$ position resolution. This information can also be used to correct for the leading-edge time-walk achieving a timing resolution of the order of 10 ps.

The detector will be highly compact thanks to the encapsulated front-end electronics allowing local data processing and digitization. An FPGA-based data acquisition board, placed far from the detector, will receive the detector hits using 16 electro-optical links operated at 10.24 Gbps. The data acquisition board will decode the information and store the relevant data in a server for offline analysis.

These performance will allow significant advances in particle physics, life sciences, quantum optics or other emerging fields where the detection of single photons with excellent timing and position resolutions are simultaneously required.

KEYWORDS: Hybrid detectors, Photon detectors for UV, visible and IR photons (vacuum), Data acquisition concepts, Front-end electronics for detector read-out

\textsuperscript{a}Corresponding author.
1 Introduction

Detectors sensitive to a single photon are fundamental in many fields, like research in physics, life sciences or quantum computing. Often these applications require excellent timing and spatial resolution. One example of such applications is high energy physics, indeed due to the ever increasing interaction rate optimal spatial and time resolution are mandatory to distinguish between particles belonging to a single event. Silicon-based detectors can reach timing resolutions of tens of picoseconds together with spatial resolution of few microns allowing for four-dimensional tracking of charged particles. Instead, no device with such capabilities is available for single photons. On the other hand, devices sensitive to single photons over a large active area with tenth of pico-seconds timing resolution are fundamental to allow the use of Cherenkov detectors for particle identification in high pile-up environments, like the one foreseen for the High-Luminosity LHC.

We present the design of a state-of-the-art detector [1] aimed at the detection of single-photons over a large sensitive area of roughly 7 cm$^2$. This ‘hybrid’ detector is based on a vacuum tube, transmission photocatode, micro channel plate stack and a pixelated CMOS read-out anode. The detector will combine an excellent position resolution ($5-10 \mu$m) with optimal timing performance (timing resolution of the order few tens of picoseconds). The detector is required to have an high detection efficiency and low dark-rate counts. The combination of micro channel plate stack and a pixelated CMOS read-out anode will allow to sustain an high instantaneous rates ($>10^8$ Hits/cm$^2$/s).

2 Detector Assembly

A cutaway schematic view of the detector assembly is shown in Figure 1. The detector is based on a vacuum tube with a vacuum level of less than $10^{-10}$ mbar. The assembly and in particular the wire-bonding mechanism of the integrated anode is optimized to minimize the distance between components.
The top part of the vacuum tube is composed by a transparent entrance window with an internal high quantum-efficiency photocathode coating. A drop through window is used to minimize the distance between the photocathode and the multiplication apparatus thus increasing spatial resolution through proximity focusing. The use of suitable materials for the internal photocathode coating, like bi-alkali or multi-alkali photocathodes, will allow to achieve high quantum efficiencies in the blue-green region of the visible spectrum while limiting the dark count rate to $< 10^2 \text{ Hz/cm}^2$ at $300 \text{ K}$. The design of the tube is maintained flexible enough to allow for the use of different photocathodes to increase the quantum-efficiency or to allow for the use of a suitable chiller to decrease the dark count rate.

Electrons emitted by the photocathode will be collected and multiplied by a Micro-Channel Plate (MCP) stack composed by two MCPs in chevron configuration. Each MCP has a pore size of roughly $5 \mu \text{m}$. We plan to use MCPs treated with a atomic layer deposition to increase the tube lifetime to $20 \text{ C/cm}^2$ integrated anode charge, which has historically been one of the limiting factor for these devices. This treatment combined with the use of MCPs in low gain mode (gain $< 10^4$) can significantly increase the detector lifetime.

The electron cloud produced by the multiplication stage is directed to a pixelated CMOS anode. This anode is a bare ASIC, namely the Timepix4 [2], that implements the analog and digital front-end electronics. A detailed description of the Timepix4 main features is given in Section 3.

The bottom surface of the vacuum tube is formed by a ceramic carrier board providing vacuum feed through connections for the Timepix4 input/output signals. This material is chosen to allow good thermal conductivity, necessary to chill the CMOS anode, expected to dissipate $< 10 \text{ W}$. A heat sink, placed below the ceramic carrier, will allow to maintain the full assembly below $25^\circ \text{ C}$. The ceramic carrier also integrates the Pin Grid Array (PGA) connecting the tube to the Data Acquisition (DAQ) system, this connection includes both I/O signals and the low-voltage power connections required by the CMOS anode. We plan to use a custom PGA with $2.54 \text{ mm}$ pitch, a configuration that mimics the standard one used in commercial devices while allowing for the good signal integrity required by the high-speed output of the Timepix4 (up-to 10.556 Gbps). The top surface of the ceramic carrier hosts the pixelated CMOS anode. This AISC is glued to the carrier and suitable wire bonding pads allow electrical connection to the carrier.
3 The Timepix4 ASIC

The Timepix4, developed by the Medipix Collaboration, is a 65 nm CMOS ASIC designed for hybrid pixel detectors [3]. The ASIC implements a matrix of $512 \times 448$ pixels distributed over an active area of $6.94 \text{ cm}^2$. A corresponding matrix of bump-pads represent the analog inputs for each pixel; in the described configuration these bump-pads are used as the anode for each pixel. The bump-pads are arranged in a matrix with a square pitch of $55 \mu \text{m}$, representing the maximum read-out spatial granularity for the sensor. The inputs of each pixel are amplified and sent to a time measuring circuitry able to simultaneously measure the Time-of-Arrival (ToA) and Time-over-Threshold (ToT). The circuit integrates a Time-to-Digital Converter with 195 ps bin size, equivalent to 56 ps time resolution.

The pixel address together with its ToA and ToT data are encoded in a 66 bit word. The output words are routed to 16 high-speed serial links operating at a speed of up to 10.56 Gbps that encode the word with 64b/66b encoding and outputs the data. The ASIC read-out architecture can be operated in a purely data-driven mode, that is the data is transferred output only when a pixel is hit with the advantage that the read-out is always active, avoiding the loss of signal and reducing data transfer bandwidth when not need (low rate illumination). The maximum count rate sustainable by the integrated front end is $3.58 \times 10^6$ hits/mm$^2$/s corresponding to an average count rate of $10.8 \text{ kHz/pixel}$ in case of uniform illumination.

4 Expected performance

The described detector can fully exploit the timing information to improve the temporal and spatial resolution of the system. Indeed, correction can be applied both on a pixel and pixel-cluster base.

In particular, the ToT information can be used to correct the ToA of each pixel for time-walk effects. Furthermore, the electron cloud produced by the MCP stack is expected to generate a signal on multiple pixels, that is a cluster. Reconstruction of cluster using the ToT information can improve the spatial resolution from the $16 \mu \text{m}$, expected for a uniform distribution over a $55 \mu \text{m}$ pitch matrix, to $\approx 5 \mu \text{m}$. A similar improvement in the cluster ToA resolution can be achieved by applying a 3D clustering technique (2D space and time). In terms, this allows for a multiple sampling of the cluster ToA achieving a timing resolution of few tenths of picoseconds.

5 Off-detector electronics

To read-out the detector, a dedicated off-detector electronic system is under design. This system will be composed by two main boards: a detector carrier mezzanine card and a main DAQ board.

The detector carrier mezzanine card has the task of connecting the detector and the main DAQ board. It hosts the Zero-Insertion-Force socket used to connect the detector to the board. The input and output signal coming from the detector pass through the socket and they are then buffered and translated so that they can be fed to a Vita57.X family [4] connector providing the connection to the main board. The latter connection is chosen to maintain compatibility with existing read-out systems, like the SPIDR4 board developed by NIKHEF, while being able to exploit existing commercial hardware. The mezzanine also hosts the voltage regulator grid supplying power to the ASIC.
The main DAQ board will route the high-speed and control signals from a FMC connector directly to a Xilinx Kintex Ultrascale [5] FPGA. This device will execute minimal data pre-processing (re-ordering, masking, clustering) on the detector output before sending the data to a DAQ server over multiple 10Gbps ethernet connections. A dedicated 1Gbps ethernet connection to a control server will be used to control and configure the detector and to monitor the output data.

6 Conclusion

We presented the design of a single-photon ‘hybrid’ detector allowing to detect up to $10^9$ photons/s with a simultaneous measurement of time of arrival and position. This detector will be able to obtain unprecedented resolutions thanks to the excellent timing and position resolution performance of MCPs and of the newly developed 65 nm CMOS pixelated anode, the Timepix4. These performances go much beyond the state-of-the-art and will open new research paths in different fields of science like high-energy physics, life sciences and other emerging fields.

Acknowledgments

This project has received funding from the European Research Council (ERC) under the European Union’s Horizon 2020 research and innovation programme (Grant agreement No. 819627).

References

[1] M. Fiorini and J. Alozy and M. Bolognesi and M. Campbell and A. Cotta Ramusino and X. LLopart and T. Michel and S.F. Schifano and A. Tremsin and J. Vallerga, Single-photon imaging detector with o(10) ps timing and sub-10 μm position resolutions, Journal of Instrumentation, 13(12) (2018), pg. C12005–C12005

[2] X. Llopart, J. Alozy, R. Ballabriga, M. Campbell, R. Casanova, V. Gromov, E.H.M. Heijne, T. Poikela, E. Santin, V. Sriskaran, L. Tlustos, A. Vitkovskiy, Timepix4, a large area pixel detector read-out chip which can be tiled on 4 sides providing sub-200ps timestamp binning, Submitted to the Proceedings of IWORID 2021, Journal of Instrumentation, JINST_029P_1021

[3] R. Ballabriga and M. Campbell and X. Llopart, Asic developments for radiation imaging applications: The medipix and timepix family, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 878 (2018), pg. 10-23

[4] VITA website: https://www.vita.com

[5] Kintex UltraScale Product Page: https://www.xilinx.com/products/silicon-devices/fpga/kintex-ultrascale.html