A universal automatic and self-powered gate driver power supply for normally-ON SiC JFETs

Andreas Giannakis | Dimosthenis Peftitis

Abstract

Normally-ON silicon carbide junction-field-effect transistors have a simple design and exhibit advantageous performance in terms of losses, elevated junction temperatures and high switching frequencies. However, under a loss of power to their gate, normally-ON junction-field-effect transistors are subject to a shoot-through situation, which might be severe for their survivability. This paper presents a universal concept for an automatic and self-powered gate driver power supply circuit for normally-ON silicon carbide junction-field-effect transistors employed in high input-impedance circuits. The power to the gate is supplied during start-up and steady-state operations through a mutually coupled inductor with the high input impedance inductor and by employing a typical low-voltage, power supply circuit. The performance of the proposed automatic and self-powered gate driver was evaluated on a DC/DC boost converter rated at 6 kW, as well as in a low-voltage solid-state DC circuit breaker. From experiments it is shown that using the proposed circuit, the start-up process requires approximately 350 μs, while the steady-state switching process of the junction-field-effect transistor during steady-state is also shown. Using the proposed circuit in a low-voltage solid-state DC breaker, a fault current of 68 A is cleared within 155 μs.

1 | INTRODUCTION

Silicon Carbide SiC power switching devices exhibit lower power losses, enable utilisation of high switching frequencies and can operate at higher temperatures (> 200°C) compared to state-of-the-art silicon (Si) counterparts [1–13]. Today, SiC power metal-oxide-semiconductor field-effect transistors (MOSFETs) [14–16] and the SiC junction-field-effect transistors (JFETs) [17–21] are available with voltage ratings in the range of 650–1700 V. SiC JFETs can be designed as either normally-OFF or normally-ON switches. From a converter performance point-of-view, the normally-ON SiC JFET exhibits a lower specific on-state resistance that results in lower conduction losses and a significantly higher saturation current [10, 22]. Moreover, normally-ON JFETs have a lower temperature coefficient compared to normally-OFF counterparts. From the driving perspective, normally-OFF SiC JFETs require a significant gate current for if on-state losses need to be optimised. On the other hand, normally-ON JFET has a voltage-controlled gate.
power supply, both at start-up phase of the converter and at steady-state operation. Nevertheless, this concept can only be activated in low-input impedance circuits. This is due to the fact that the self-powered gate driver utilises the energy from the shoot-through current during the start-up phase. If the input impedance is high, the anticipated energy of the shoot-through current might not be sufficient to properly activate the circuit. For steady-state operation, the required power to the gate driver is supplied by the blocking voltage of the JFET via a low-power DC/DC forward converter. A similar circuit concept for normally-ON SiC JFETs has been proposed in [35], but it also needs an external power supply for steady-state operation.

Normally-ON SiC JFET can also be perfect device candidates for solid-state DC breakers compared to other SiC active devices. One main reason for this is their lower expected temperature rise compared to SiC MOSFETs under a short-circuit condition [36]. In addition to this, the normally-ON nature of JFETs eliminates the need for continuously supplying a positive gate voltage (i.e. as in MOSFETs) or a substantially high base current (i.e. as in SiC bipolar junction transistors (BJTs)) during current conduction [13]. In particular, normally-ON SiC JFETs can conduct the load current without biasing the gate-source junction, unless further reduction of conduction losses is targeted by applying a low positive voltage. The absence of gate-oxide layer in normally-ON SiC JFET also induces advantages compared to SiC MOSFETs under repetitive short-circuits when operating in solid-state DC breakers [37].

Under a fault condition, the voltage drop across the normally-ON SiC JFET can be utilised and converted to a sufficiently negative voltage suitable to control the gate. The absence of gate-oxide layer in normally-ON SiC JFET also induces advantages compared to SiC MOSFETs under repetitive short-circuits when operating in solid-state DC breakers [37].

The operating principle of the proposed UASP gate driver in a switch-mode converter is based on utilising the voltage drop across the high input-impedance and converting it to a sufficiently negative voltage suitable to control the gate. Figure 1 shows a block diagram of the proposed UASP circuit concept operating in a switch-mode converter. In addition to this, the proposed circuit can also be employed to control gate voltage in solid-state DC breakers utilising normally-ON SiC JFETs, as shown in Figure 2. For the latter case, the high impedance is basically the current-limiting inductor that is needed to limit the rate of rise of fault current, as well as the peak value of the fault current. In both applications, a second inductor, \( L_2 \), is magnetically coupled with \( L_1 \) using a magnetic core and by employing a proper circuitry in the UASP circuit (e.g. a positive and a negative voltage regulators) the desired floated voltages can be generated and supplied to the gate.

2 | OPERATING PRINCIPLE

The operating principle of the proposed circuit is based on utilising the voltage drop across the high input-impedance and convert it to a sufficiently negative voltage suitable to control the gate. Figure 1 shows a block diagram of the proposed UASP circuit concept operating in a switch-mode converter, where the high input-impedance, \( L_1 \) is also depicted. In addition to this, the proposed circuit can also be employed to control the gate voltage in solid-state DC breakers utilising normally-ON SiC JFETs, as shown in Figure 2. For the latter case, the high impedance is basically the current-limiting inductor that is needed to limit the rate of rise of fault current, as well as the peak value of the fault current. In both applications, a second inductor, \( L_2 \), is magnetically coupled with \( L_1 \) using a magnetic core and by employing a proper circuitry in the UASP circuit (e.g. a positive and a negative voltage regulators) the desired floated voltages can be generated and supplied to the gate.

2.1 | UASP in switch-mode converters

In order to present the operating principle of the proposed UASP gate driver in a switch-mode converter, a non-isolated DC/DC boost converter is considered (Figure 3). \( L_1 \) operates
as the main inductor of the DC/DC converter and \( L_2 \) is the auxiliary inductor, which is directly connected with a low-voltage diode rectifier, \( D_1 \). The direct output voltage of \( D_{on} \), \( u_{DC} \), is fed to a pair of Zener diodes, \( D_{zy} \) and \( D_{zn} \) that supply the positive and negative voltage to the gate. Any potential high current through the Zener diodes is limited by a series-connected resistor, \( R_{\text{leak}} \). This is basically one possible way to realise a power supply for the gate driver. A plethora of various low-voltage source concepts might also be employed in order to convert the voltage across \( L_2 \) to suitable voltage levels for the gate driver. To complete the gate driver design, an optocoupler for signal isolation and a totem-pole integrated-circuit driver (IC-driver) are also employed. Last but not least, for controlling the switching speed of the JFET and preventing breakdown of the gate, a series-connected gate resistor \( R_g \) and a diode-resistor-capacitor (\( D \cdot R \cdot C \)) parallel network are connected on the output of the IC-driver [39].

A favourable characteristic of the proposed UASP circuit is the fact that the shoot-through current is only limited by means of \( L_1 \), and thus, the need for a start-up resistor to limit the shoot-through current is eliminated. However, the inductance of \( L_1 \) must be properly chosen in order to set the peak value of the shoot-through current in such a way that it will not stress thermally the SiC JFET and that will not saturate the channel of the JFET either. Along with this, the range of the input voltages of the DC/DC boost converter must also be carefully set for ensuring a successful start-up procedure. Additionally, in steady-state operation of the converter, the design of the inductance \( L_1 \) must take into account the switching frequency of the SiC-JFET, as well as the input voltage and the load current. Then, the inductance \( L_2 \) will be defined accordingly, as mentioned above. It should be noted that a high switching frequency is anticipated due to the utilisation of SiC power semiconductor device and thus, \( L_1 \) and \( L_2 \) can be low resulting in a high power density DC/DC converter design. However, at elevated frequencies, the power losses associated with the mutually coupled inductors and more importantly the core losses, will also increase. In addition to this, operation at elevated switching frequencies imposes the need for more powerful gate drivers that will be able to supply sufficient gate current peaks for fast switching and to also ensure a stable gate voltage supply.

During the start-up process of the converter and under the assumption that there is no power supplied to the gate of the normally-ON SiC JFET, \( J_{on} \), the JFET is kept in the ON-state. This means, that a shoot-through current, \( i_{\text{th}} \), is flowing through \( L_1 \) and \( J_{on} \) as shown with the dashed line in Figure 4, while Figure 5 illustrates the theoretical performance during the start-up process. When the start-up process is initiated, it is assumed that the input capacitor \( C_{in} \) is fully charged at the input voltage \( V_{in} \). Moreover, it must be noted that the DC/DC converter is energised when the circuit breaker, CB, shown in Figure 4 closes, and thus, \( C_{in} \) feeds the circuit.

As soon as the CB is closed and since there is no power to the gate, \( f_m \) is subjected to a short-circuit condition and the input voltage, \( V_{in} \), appears across \( L_1 \) and \( f_m \). The derivative of the shoot-through current is determined by the values of \( L_1 \) and \( V_{in} \). A graphical representation of the current, \( i_{\text{m}} \), flowing through \( f_m \) and current \( i_{\text{th}} \) through \( L_1 \) are shown in the first and second waveforms in Figure 5. From this figure, it is clear that two current peaks are observed on both of \( i_{\text{th}} \) and \( i_{\text{m}} \) waveforms. The different time intervals which can be observed in Figure 5 are analysed as follows.

- \( t_0 \rightarrow t_1 \): The first current peak in the interval \( t_0 \rightarrow t_1 \) is due to the charging current of the DC-link capacitor of the auxiliary circuit, \( C_{DC} \) (Figure 3). During this time interval, the voltage across \( L_1 \), \( u_{L_1} \), is rising and has a maximum value of approximately \( V_{in} \). In particular, the main part of \( V_{in} \) appears across \( L_1 \), while the voltage across \( f_m \) is significantly lower due to its low ON-state resistance (fourth waveform in Figure 5). For simplicity, however, it is assumed that \( V_{in} \) completely appears across \( L_1 \).
- \( t_1 \rightarrow t_2 \): When \( u_{DC} \) reaches its steady-state value at \( t = t_1 \), the current in the auxiliary winding, \( L_2 \) becomes zero. However, a low leakage current \( i_{L_2} \) still flows through \( L_2 \) in order to compensate for the losses in the circuit (e.g. leakage current in \( C_{DC} \) and Zener diodes). The performance of \( u_{DC} \) is shown in the bottom waveform in Figure 5.
- \( t_2 \rightarrow t_3 \): At the time instant \( t_2 \), the negative supply voltage of the optocoupler and IC-driver, \( u_{\text{opto}} \), is sufficiently low and provided that the propagation of the pulse width
Theoretical performance of the UASP circuit employed in the DC/DC boost converter

Modulation (PWM) signal to the optocoupler starts at \( t = t_0 \), \( J_m \) is switching. However, \( J_m \) is operating in the active region until \( u_{gs} \) becomes more negative than the pinch-off voltage of \( J_m \), \( V_{pi} \). During this operating phase the drain-source voltage, \( u_{ds} \), is switching between a high and a low positive voltage level and the SiC JFET might be overheated, unless a proper dimensioning of the UASP and converter is made. As soon as \( u_{gs} \) exceeds \( V_{pi} \) at \( t = t_3 \), the SiC JFET is switching normally in the saturation region. Additionally, the voltage across the primary winding of the coupled inductors, \( u_{L1} \), becomes negative and \( i_{L1} \) starts decreasing. This is due to the fact that \( J_m \) is turned OFF (operation in active region) and a high blocking voltage appears across the device. Furthermore, the output voltage of the DC/DC boost converter, \( V_{out} \), equals the envelope of the switching waveform of \( u_{ds} \). Thus, considering that \( u_{L1} = V_{in} - V_{out} \) and that \( V_{out} > V_{in} \), a negative voltage appears across \( L_1 \). After \( t_3 \), \( u_{L1} \) starts to switch between a high negative and a low negative voltage level until \( u_{gs} < V_{pi} \).

\[ t > t_3: \text{At } t = t_3, u_{gs} \text{ becomes lower than } V_{pi} \text{ and hence, the steady-state operation of the converter is reached.} \]

If the turns-ratio between \( L_1 \) and \( L_2 \) is \( N_1:N_2 \), the value of \( u_{L2} \) equals \( (N_2/N_1) \cdot u_{L1} \). This voltage is supplied to the single-phase diode rectifier of the auxiliary circuit and dictates the value of \( u_{Cdc} \). During steady-state operation of the DC/DC boost converter, the square-wave voltage of \( L_1 \) is continuously transformed to \( u_{L2} \) and energises the UASP.

2.2 UASP in low-voltage solid-state DC breakers

For presenting the operating principle of the UASP when it is employed in a solid-state DC circuit breaker with normally-ON SiC JFETs, the block diagram shown in Figure 6 will be considered. A vital component of a circuit breaker is the series-connected current-limiting inductor, \( L_1 \) that limits the rate of rise, as well as the peak value of the fault current. In addition to this, a metal-oxide varistor (MOV) is connected in parallel to the JFET for preventing destructive overvoltage conditions and breakdown. In order to ensure galvanic isolation in the fault line, a residual mechanical switch is also connected in series, which is able to open when the fault current is cleared by the SiC JFET.

Prior to the activation of the UASP, it is assumed that the solid-state circuit breaker conducts the direct line current, \( i_{L1} = I_{nom} \), which flows through \( L_1 \) and the normally-ON SiC JFET and it is supplied to the load. When a fault occurs (Figure 6), the line current increases rapidly because the voltage across \( L_1 \) equals the direct voltage of the grid, \( V_{DC} \). Similarly to the case of applying the UASP in a switch-mode converter, the voltage across \( L_1 \) can be utilised by magnetically-coupling a second inductor \( L_2 \). This inductor \( L_2 \) feeds power to the UASP and, thus, the low-voltage and low-power circuit components contained in the UASP can be activated. However, in case of a solid-state breaker, there is no need for switching operation and it is only sufficient to supply a negative gate-source
The expected theoretical performance of the UASP when employed in a JFET-based solid-state breaker is illustrated in Figure 7. The operation of the UASP in different stages during a short-circuit clearance can be seen in that figure and it is analysed as follows.

• \( t_0 \rightarrow t_1 \): Prior to the time instant that the fault occurs \( (t < t_1) \), a direct line current flows, the voltage across \( L_1 \) is zero (i.e. the resistance of \( L_1 \) is assumed to be negligible) and the UASP is inactive.

• \( t_1 \rightarrow t_2 \): The fault occurs at \( t = t_1 \), and thus the line current starts rising with a slope determined by the values of \( V_{DC} \) and \( L_1 \) as shown in the first plot in Figure 7. Beyond \( t_1 \), the entire grid voltage \( V_{DC} \) appears across \( L_1 \) (i.e. \( u_{L_1} = V_{L_1} = V_{DC} \)) and a voltage, \( u_{L_2} \), is also induced across \( L_2 \) with a magnitude that is determined by the turns ratio \( N_1 : N_2 \). In particular, \( u_{L_2} = V_{L_2} = (N_1/N_2) \cdot V_{DC} \). Considering the same implementation of the power supply shown in Figure 3, the induced voltage on \( L_2 \) is rectified and appears across \( C_{DC} \). As soon as, \( u_{C_{DC}} \) exceeds the sum of the breakdown voltages of the two Zener diodes, the negative and positive voltage supplies to the gate are regulated. However, by utilising the UASP in a JFET employed in a solid-state breaker, the need for a positive gate voltage supply could be omitted, unless conduction power losses are to be further reduced. On the other hand, if the optimisation of the conduction losses is of high design priority, an external positive voltage supply can be used.

• \( t_2 \rightarrow t_3 \): At \( t = t_2 \) and after the voltage across the \( C_{DC} \) has been stabilised at \( V_{C_{DC}} \), the \( u_{gs} \) becomes equal to the pinch-off voltage, \( V_{pi} \), and therefore, the voltage across the JFET, \( u_{ds} \), starts rising as illustrated in the bottom waveform with red line in Figure 7.

• \( t_3 \rightarrow t_4 \): At \( t = t_3 \), the \( u_{ds} \) becomes higher than the clamping voltage of the MOV, \( V_{MOV} \) and therefore, the \( u_{gs} \) becomes less negative than the \( V_{pi} \) of the JFET and the SiC JFET starts to turn-OFF, as shown in the bottom plot in Figure 7. At this point, the line short-circuit current reaches the maximum value \( I_{SC_{max}} \) and it commutates from JFET to the MOV. Beyond the time instant \( t_3 \), the voltage across \( L_1 \) becomes negative and equals the difference between the clamping voltage of the MOV and the grid direct voltage, \( u_{L_1} = V_{L_1} = V_{DC} \). This is also the reason that \( i_{L_1} \) starts decreasing at \( t = t_3 \). During the time period required for \( i_{L_1} \) to drop to zero, the voltage across the SiC JFET is clamped to the breakdown voltage of the MOV, \( V_{MOV} \).

• \( t > t_4 \): The residual energy of the line is dissipated in the varistor and, thus, the line current becomes zero at the time instant \( t_4 \). Under the zero-current condition in the line, the residual mechanical switch can open and galvically isolate the fault grid.

The solid-state breaker employing a normally-ON SiC JFET can be designed to be either self-controlled or externally-triggered. Self-controlled design means that the overall UASP design and dimensioning of the components are such, that when the fault current exceeds a predefined current threshold, the gate-source voltage becomes less negative than \( V_{pi} \) and thus, the JFET turns-OFF. In the externally-triggered design, a positive gate voltage can be supplied by an external voltage source, while the negative gate voltage can be generated by the UASP. However, in this case, an external signal to the opto-coupler is needed for controlling the turn-OFF of the JFET. This is crucial when such a solid-state DC breaker operates in a multi-terminal grid, where selective protection might be required.
3.1 DESIGN CONSIDERATIONS OF THE AUTOMATIC START-UP CIRCUIT

3.1.1 High-input-impedance converter case

During the start-up process in the high-input-impedance converter, the design of UASP must be such that will not cause an extensive discharge of \( C_{\text{in}} \). This means that along with the proper selection of \( L_1 \), \( C_{\text{in}} \) must also be selected with respect to the allowed input voltage drop during the activation of the UASP. If \( V_{\text{in}} \) drops to very low values or zero (fully discharging of \( C_{\text{in}} \)), the voltage across \( L_2 \) will also be either low or zero, and the UASP might not be activated.

A generic schematic diagram showing the path of the shoot-through current in a converter is shown in Figure 8. In this figure, \( L_{\text{out}} \) is the total inductance seen from the shoot-through current (i.e. combination of the mutually coupled inductors \( L_1 \) and \( L_2 \)). It is also assumed that the normally-ON SiC JFET \( J_m \) has an on-state resistance \( r_{\text{on}} \). Based on Figure 8, Equation (1) gives the shoot-through current, \( i_{\text{st}} \), as a function of the time \( t \) during the start-up phase.

\[
\frac{d^2 i_{\text{st}}}{dt^2} + \frac{r_{\text{on}}}{L_{\text{tot}}} \cdot \frac{di_{\text{st}}}{dt} - \frac{1}{L_{\text{tot}} \cdot C_{\text{in}}} \cdot i_{\text{st}} = 0
\]

By solving this equation, the analytical expression for \( i_{\text{st}} \) can be derived. Thus, the energy released from \( C_{\text{in}} \) and dissipated in \( j_{\text{in}} \) can also be calculated using Equation (2). In this equation, \( L_s \) is the peak value of the shoot-through current and \( t_{\text{su}} \) is the time needed for \( j_{\text{in}} \) to start its switching process in a converter. Equation (3) gives the energy, \( \Delta E_{\text{in}} \), released from the capacitor during the start-up phase. In this equation, \( V_{\text{in}} \) and \( V_{\text{in}}' \) are the voltages across \( C_{\text{in}} \) before the start-up process is initialised and when \( j_{\text{in}} \) is turned-OFF, respectively.

\[
E_{j_{\text{in}}} = L_s^2 \cdot r_{\text{on}} \cdot t_{\text{su}}
\]

\[
\Delta E_{\text{in}} = \frac{1}{2} \cdot C_{\text{in}} \cdot \left[ V_{\text{in}}'^2 - V_{\text{in}}^2 \right]
\]

In case of dissipation of the entire energy stored in \( C_{\text{in}} \), the voltage \( V_{\text{in}}' \) will drop to zero, which prevents the proper activation of the UASP. It is, therefore, necessary to set a criterion for the maximum allowed energy \( \Delta E_{\text{in},\text{allowed}} \) that can be released from \( C_{\text{in}} \), as shown in Equation (4). This criterion dictates that \( \Delta E_{\text{in},\text{allowed}} \) must be significantly higher than the expected energy dissipation in the normally-ON SiC JFET. Thus, the anticipated voltage drop in \( C_{\text{in}} \) will also be kept low, which results in proper activation of the UASP.

\[
\Delta E_{\text{in},\text{allowed}} \gg E_{j_{\text{in}}}
\]

The criterion shown in Equation (4) can also be expressed in terms of the peak shoot-through current, \( I_{\text{st}} \), as shown in Equation (5).

\[
I_{\text{st}} < \sqrt{\frac{1}{2} \cdot \frac{C_{\text{in}} \cdot \left[ V_{\text{in}}'^2 - V_{\text{in}}^2 \right]}{r_{\text{on}} \cdot t_{\text{su}}}}
\]

In the calculation of \( I_{\text{st}} \) the required turn-OFF time, \( t_{\text{su}} \), must also be taken into account. However, the various combinations of \( I_{\text{st}} \) and \( t_{\text{su}} \) are, to some extent, directly associated with the value of \( I_{\text{su}} \). On the other hand, \( t_{\text{su}} \) is also related with the activation time of the auxiliary gate driver power supply. In particular, a specific time is also necessary in order the gate driver to supply an adequately negative gate voltage which turns-OFF \( j_{\text{in}} \). This time is associated with the activation of the voltage regulators for \( V_p \) and \( V_{\text{in}} \), optocoupler and IC-driver.

If the input voltage \( V_{\text{in}} \) drops more than the value set by the design limits, the voltage across the Zener diodes will not be adequately high to reverse-bias them. Consequently, the design of the coupled inductors \( L_1 \) and \( L_2 \) must also be done with respect to the range of the input voltage.

The voltage at which the \( V_{\text{DC},\text{leak}} \) will be stabilised, \( V_{\text{DC},\text{leak}} \), must be at least higher than the sum of the reverse breakdown voltages of the Zener diodes, for operating as voltage regulators. During the startup phase, \( V_{\text{DC},\text{leak}} \) depends on the input voltage \( V_{\text{in}} \) and the turns-ratio of the coupled inductors, \( N_2/N_1 \). On the other hand, in case the UASP is employed in a boost converter operating in CCM, during steady-state operation, the voltage \( V_{\text{DC},\text{leak}} \) depends on the input voltage, \( V_{\text{in}} \), output voltage, \( V_{\text{out}} \), and the duty ratio of the converter, \( D_i \).

\[
V_{\text{DC},\text{leak}} = \frac{N_2}{N_1} \cdot \left[ (2 \cdot D - 1) \cdot V_{\text{in}} + (1 - D) \cdot V_{\text{out}} \right]
\]

The voltage given by Equation (6) must fulfil the following criterion:

\[
V_{\text{DC},\text{leak}} > \left( V_n + V_p + V_{\text{leak}} \right)
\]

where \( V_n \) and \( V_p \) are the absolute values of the negative and positive voltage supplied by the Zener regulators and \( V_{\text{leak}} \) the voltage drop across \( R_{\text{leak}} \).
3.2 | Solid-state DC circuit breaker case

The design of the UASP in the fault-clearing process in a SiC-JFET-based breaker faces different challenges. In particular, the grid voltages are usually higher than the input voltage of a DC/DC boost converter and hence, the discharge of $C_{\text{DC}}$ is not likely to occur under high input voltages $V_{\text{DC}}$. Therefore, the design of the proposed circuit will not take into consideration the input capacitance of the DC grid. On the other hand, the high grid voltage leads to the use of a different turns-ratio of the coupled inductors compared to the design of the UASP for the case of a switch-mode converter. The voltage in the UASP circuitry and particularly in $C_{\text{DC}}$ should be kept at much lower levels than the grid voltage leading to the need for more turns in the primary inductor compared to the secondary side. In addition to that, the importance of the rate of rise of short-circuit current, $\frac{di_L}{dt}$, should be emphasised since this may lead to high peak currents, which might heat up the JFET die excessively. The fault current rise in the circuit shown in Figure 6, is governed not only by the $L_1$, but also by the mutual inductance between $L_1$ and $L_2$, and it is given by the following equation.

$$\frac{di_L}{dt} = \frac{V_{\text{DC}}}{L_1} - \frac{M}{L_1 \cdot L_2} \mu_{\text{DC}}$$

(8)

where $M$ is the mutual inductance given by:

$$M = \epsilon \sqrt{L_1 \cdot L_2}$$

(9)

In this expression, $\epsilon$ is the coupling coefficient of the coupled inductors. Additionally, as mentioned above, a damping resistor, $R_d$ must be considered. The possible oscillations between $L_2$ and $C_{\text{DC}}$ should be damped and thus, the following criterion must be set.

$$R_d > 2 \sqrt{\frac{L_2}{C_{\text{DC}}}}$$

(10)

Finally yet importantly, the charging time of the $C_{\text{DC}}$, $t_{\text{ch}}$, given by approximately $5 \cdot R_d C_{\text{DC}}$, should be set in such a way, that the peak short-circuit current will be within an acceptable limit. The $t_{\text{ch}}$ indicates the start of the JFET turn-OFF and hence the peak short-circuit current. Therefore, the following criterion must be set.

$$t_{\text{ch}} < \frac{(I_{S_{\text{Cmax}}} - I_{\text{nom}})(1 - \frac{M^2}{L_1 \cdot L_2})}{\frac{L_{\text{DC}}}{I_4} - \frac{M}{L_1 \cdot L_2} \mu_{\text{DC}}}$$

(11)

where, $I_{\text{nom}}$ and $I_{S_{\text{Cmax}}}$ are the nominal line current and the maximum allowable fault current respectively. It should also be mentioned that the capacitor voltage when the last is fully charged, $V_{c_{\text{DC}}}$, will be lower than $N_2/N_1 \cdot V_{\text{DC}}$, due to the voltage drop in the damping resistor $R_d$. At the same time, Equation (7) must hold true. Therefore, the choice of $C_{\text{DC}}$, $R_d$ and $L_2$ which will set the $N_1/N_2$ are of great importance and they must be defined precisely.

4 | EXPERIMENTAL RESULTS FOR OPERATION IN A SWITCH-MODE POWER CONVERTER

The performance of the proposed UASP power supply for normally-ON SiC JFET operating in switch-mode converters has been validated experimentally using a DC/DC boost converter rated at 6 kW. The lab prototype was designed using a 1200-V SiC JFET with an ON-state resistance of 45 m$\Omega$ at room temperature, a pinch-off voltage of $-5$ V and a chip area of approximately 9 mm$^2$. A photograph of the experimental DC/DC boost converter prototype is shown in Figure 9.

In order to emulate the start-up process of the circuit, a circuit activation switch employing a silicon IGBT (IXYS IXA5511200HJ) was connected between the pre-charged $C_{\text{in}}$ and $L_1$. However, in a realistic converter, the start-up switch might consist of a relay or a mechanical switch. In this paper, however, the main target is to demonstrate the operating principle of the proposed universal automatic and self-powered circuit, and thus, the investigations are not expanded to the design and performance of the circuit activation switch.

The design of the coupled inductors, $L_1$ and $L_2$, is very crucial for the proper operation of the uasp circuit. Assuming the range of the input voltage to be 50–150 V, the steady-state peak-peak ripple on the inductor current to be kept lower than 8 A, and continuous conduction mode (CCM) for the converter, $I_4$ was calculated to be 125 $\mu$A.

Moreover, given that the voltages supplied by the Zener regulators equal $V_n = -30$ V and $V_p = 2.5$ V and by taking into account a minimum input voltage of $V_{\text{in_{min}}} = 50$ V, the turns-ratio must be equal to $N_1/N_2 = 1:1$. Thus, even if the lowest boundary of the input voltage ($V_{\text{in_{min}}} = 50$ V) is fed to the converter, the Zener voltage regulators will be activated properly. Table 1 shows the design parameters of the coupled inductors, which prevent magnetic saturation of $L_1$. The parameters of the experimental setup are summarised in
Table 1 Parameters of the inductor

| Parameter/component | Value |
|---------------------|-------|
| Core type           | 2xE80/38/20 |
| Core material       | Ferrite N87 |
| Saturation induction of the core, $B_{sat}$ | 0.35 T |
| Number of turns, $N_1$ | 40 |
| Air-gap, $l_g$      | 16 mm |
| Relative permeability, $\mu_r$ | 1680 |
| Cross-section area of the core, $A_c$ | 387 mm² |

Table 2 Parameters of the experimental setup (power circuit and gate driver)

| Parameter/component | Value |
|---------------------|-------|
| Input voltage, $V_{in}$ | 50–150 V |
| Nominal output voltage, $V_{out}$ | 600 V |
| Switching frequency | 50 kHz |
| Maximum duty ratio, $D$ | 0.92 |
| $C_{in}$ | 80 $\mu$F |
| $C_{out}$ | 30 $\mu$F |
| $L_1$ | 125 $\mu$H |
| Turns-ratio, $N_1/N_2$ | 1:1 |
| SiC Schottky diode parameters | 1200 V/30 A |
| Start-up IGBT | IXYS, IXA55I1200HJ |
| Diode rectifier, $D_b$ | Vishay GSIB2540 (400 V/25 A) |
| $C_{DC}$ | 2.2 $\mu$F (400 V) |
| $V_{n}$ | $-30$ V |
| $V_p$ | 2.5 V |
| $R_{leak}$ | 2.2 $\Omega$ |
| IC-driver | Ixys IXDD614 |
| Optocoupler | TLP 250 |
| $R_g$ | 10 $\Omega$ |
| $R_p$ | 12 $\Omega$ |
| $C_g$ | 22 nF |
| $D_g$ | SMA 40 V/1 A SK14 |

Figure 10 Measured gate-source voltage of $J_m$ (yellow line, 10 V/div), drain-source voltage of $J_m$ (purple colour, 50 V/div), drain current $I_{m}$ (green line, 50 A/div), and inductor current $I_{L1}$ (red colour, 50 A/div), (time base 200 $\mu$s/div) during the start-up process of the converter.

Figure 11 Measured gate-source voltage of $J_m$ (yellow line, 10 V/div), voltage across $L_1$ (purple colour, 50 V/div), drain current $I_{m}$ (green line, 100 A/div), and inductor current $I_{L1}$ (red colour, 100 A/div), (time base 200 $\mu$s/div) during the start-up process of the converter.

Table 2 In addition, the PWM signal and the turn-ON signal to the IGBT are provided by a digital signal processor (DSP) (Texas Instruments TMS320F28335).

This set of experiments has been performed by setting the input voltage to $V_{in}=50$ V. The complete start-up process of the DC/DC boost converter is shown in Figure 10. In this figure, the measured gate-source and drain-source voltages, as well as the drain current of $J_m$ and the current flowing through $L_1$ are illustrated. As expected, when the start-up process is initialised, the shoot-through current (either $I_{L1}$ or $I_{m}$) starts rising. The first current peak, due to the charging of $C_{DC}$, appears approximately 100 $\mu$s after the initialisation of the start-up process. After this, the shoot-through current continues rising until the auxiliary gate driver supply is activated. The term “activation” refers to the time point where the IC-driver is able to supply an adequately negative output voltage $V_{g}^\prime$, which is able to turn-OFF the JFET.

Considering that the PWM signal starts simultaneously with the activation of the converter, the switching process of $J_m$ also starts as soon as the IC-driver is activated. This can be seen in Figure 10 approximately 350 $\mu$s after the initialisation of the start-up process. It must be noted that, in order to prevent large overvoltages on the output of the converter, the duty-ratio is slowly increasing from zero up to the steady-state value. Moreover, from Figure 10 it is clear that $J_m$ is switching in the active region, because $V_{gs}$ is lower than zero and less negative than the pinch-off voltage of the device ($V_{pi}=-5$ V). The switching operation in the active region can also be seen from the simultaneous stress of $J_m$ with high values of blocking voltage (purple line in Figure 10) and current $I_{m}$ (green line in Figure 10).

The voltage across the inductor $L_1$ is shown with the purple line in Figure 11. When the start-up process starts, this voltage is positive and causes a rising current that flows through...
When the PWM switching process starts, the voltage across $L_1$ becomes negative and $I_{L_1}$ starts to decrease. This is due to the fact that when the switching operation starts, $J_m$ conducts a high current and the device operates in the active region. Moreover, during the start-up process and before the switching process starts, the output voltage of the DC/DC boost converter, $V_{out}$, equals zero. As soon as $V_{ds}$ starts rising, the output voltage of the DC/DC boost converter, $V_{out}$, also starts increasing and equals the envelope of the switching waveform of $V_{ds}$. Thus, $V_{L1} = V_{in} - V_{out}$, which is a negative voltage and $I_{L1}$ is decreasing.

The steady-state operation of the DC/DC boost converter is reached a few milliseconds after the time instant that the start-up process is initialised. This time interval depends on the values of the passive components of the power converter and the design of the UASP. A caption shows the normal switching operation of $J_m$ at steady-state is presented in Figure 12. From this figure, it is obvious that the converter is operating in CCM at a switching frequency of 50 kHz and a duty ratio slightly higher than 0.5.

5 | OPERATION OF THE UASP CIRCUIT IN LOW-VOLTAGE SOLID-STATE DC BREAKERS WITH NORMALLY-ON SiC JFETS

5.1 | Simulation results

The application and performance of the proposed UASP in a solid-state DC breaker employing a normally-ON SiC JFET has been investigated using simulations. For this purpose a low-voltage DC breaker consisting of a 1200-V SiC JFET that is connected in a DC line has been modeled using LTspice. The SiC JFET is rated at 63 A and has an on-state resistance of 35 mΩ at room temperature. Since the focus of these investigations is to validate the operation of the UASP at device level, a Spice software is the most suitable tool for this purpose. The utilised LTspice device model for the normally-ON SiC JFET (UnitedSiC, UJ3N120035K3S)) was provided by the manufacturer [40]. Table 3 summarises the design and modelling parameters for the breaker and the DC line.

It is assumed that during normal operation of the solid-state DC CB, the SiC JFET conducts a line current of 35 A as shown in Figure 13 prior to $t=100 \mu s$. At this time instant $t=100 \mu s$ a pole-pole fault occurs and, thus, the line current starts rising due to the positive voltage of $V_{DC}$ across $L_1$. The induced voltage across $L_2$ is rectified and the gate-source voltage, $u_{gs}$, starts to develop as shown in Figure 13(a). Based on this figure, $u_{gs}$ reaches the steady-state value of $-30$ V within approximately $60 \mu s$. However, the current through the SiC JFET, $I_{Jm}$, is turned-OFF approximately $23 \mu s$ after the fault occurrence as shown in Figure 13. This happens the time instant when $u_{gs}$ drops below the pinch-off voltage of the JFET ($V_{pi} = -6$ V). The drain-source voltage of $J_m$ which has started rising $14 \mu s$ after the

![Figure 12](image12.png)

**Figure 12** Steady-state operation of the DC/DC boost converter. Measured gate-source voltage of $J_m$ (yellow line, 10 V/div), inductor $L_1$ voltage (red colour, 100 V/div), drain current $I_{Jm}$ (green line, 20 A/div), and drain-source voltage of $J_m$ (purple colour, 50 V/div) (time base 10 $\mu s$/div)

![Figure 13](image13.png)

**Figure 13** Simulation results showing (a) the gate-source voltage and (b) drain current and drain-source voltage under a fault condition

| TABLE 3 | Modelling parameters of the solid-state breaker with normally-ON SiC JFET |
|---------|------------------|
| Parameter/component | Value |
| DC grid voltage, $V_{DC}$ | 700 V |
| Inductance of the primary winding, $L_1$ | 400 $\mu$H |
| Inductance of the secondary winding, $L_2$ | 4 $\mu$H |
| Coupling coefficient, $c$ | 0.95 |
| Turns-ratio, $N_1/N_2$ | 10:1 |
| DC capacitance in UASP, $C_{DC}$ | 1 $\mu$F |
| Zener diode, $V'_n$ | $-30$ V |
| Zener diode, $V'_p$ | 2 V |
| Clamping voltage of MOV, $V_{MOV}$ | 900 V |
| Damping resistance, $R_d$ | 4 $\Omega$ |
| Load resistance, $R_{load}$ | 20 $\Omega$ |
| Nominal line current, $I_{line}$ | 35 A |
| Maximum allowable fault current, $I_{SC_{max}}$ | 70 A |

![Table 3](table3.png)
fault occurrence, is clamped at the breakdown voltage of the MOV, which has been set to 900 V as shown in Figure 13(b).

As long as the residual energy from the line is dissipated in the MOV, the SiC JFET is blocking 900 V, whereas when the energy dissipation is complete, \( u_{ds} \) drops to the nominal grid voltage of \( V_{DC} \).

The performance of the various currents during a fault clearing process is illustrated in Figure 14. From this plot, it is obvious that the line current, \( i_{L} \), is equal to the sum of the JFET current, \( i_d \), and the MOV current, \( i_{MOV} \). When the SiC JFET is turned-OFF, the fault current commutates to the MOV, which dissipates the residual magnetic energy of the DC grid. The residual energy dissipation lasts for approximately 135 \( \mu \)s. In addition to that, the peak short-circuit current reaches approximately 68 A, which is within the limit set.

A further observation relates to the choice of \( C_{DC} \) and its impact on the peak fault current. Figures 15 and 16 show the voltage across the \( C_{DC} \), the gate-source voltage and the anticipated line current for various values of \( C_{DC} \). Two issues must be highlighted regarding these figures. Firstly, the \( C_{DC} \) is charged at higher voltage level by decreasing the capacitance as illustrated in Figure 15(a). This holds true due to the shorter charging time, \( t_{ch} \) at lower capacitances along with the voltage drop across the damping resistor, \( R_d \). Secondly, the peak short-circuit current increases by increasing \( C_{DC} \) as shown in Figure 16, because as the value of this capacitor becomes higher, a longer time interval is required for the \( u_{gs} \) to reach \( V_{pi} \) and turn-OFF \( J_{m,a} \), as illustrated in Figure 15(b). High currents through the SiC JFET might result in extensive thermal stress and eventually thermal destruction of the device, unless its chip area is sufficiently large to withstand such high surge currents. On the contrary, a very low value of \( C_{DC} \) will trip the CB at very low values of fault current. This might cause breaker tripping under load variations, which is undesired in practical applications.

Furthermore, the importance of the design of the secondary inductor, \( L_2 \) can be seen in Figures 17 and 18. In particular, Figure 17 shows the voltage across the \( C_{DC} \), \( u_{C_{DC}} \) for three values of \( L_2 \). Higher inductance of the secondary inductor leads to smaller turn-ratio and thus the voltage \( u_{C_{DC}} \) becomes higher. Therefore, the gate-source voltage reaches sooner the pinch-off voltage, \( V_{pi} \), and as a result, the short-circuit current is interrupted at lower peak value, \( I_{SCmax} \) as depicted in Figure 18. However, significantly high inductance might cause high current in UASP circuitry, as well as, breaker tripping under load variations, similar to the \( C_{DC} \) case.

All in all, the choice of both \( C_{DC} \) and \( L_2 \), as well as the overall design of the UASP must be made based on the design and operating constraints of the specific application. More specifically, if the protected DC line feeds power to very critical and sensitive loads or supplied by sensitive power sources, it is inevitable to tune the breaker and UASP such that the fault is cleared as fast as possible. On the other hand, for not very critical source and loads and especially for those exhibiting variations during normal operation, the tuning of UASP could be more flexible.
5.2 | Experimental results

The performance of the UASP circuit in a solid-state breaker has also been assessed experimentally using the test circuit illustrated in Figure 19. Similar to the simulations presented in Section 5.1, a 1200-V, 63-A normally-ON SiC JFET with an ON-state resistance of 35 mΩ at room temperature from UnitedSiC (UJ3N120035K3S) has been used as the main breaker switch. Besides that, a 3.6 kV and 50-A IGBT (IXYS IXBX50N360HV) has been considered as an auxiliary switch $S_1$, which is used to initiate the fault condition. In particular, when $S_1$ turns-on, a fault line current is flowing through the solid-state breaker. A single pulse test was performed as Figure 19 shows. A photograph of the DC breaker prototype along with the UASP circuit is depicted in Figure 20. Tables 4 and 5 summarise the design parameters for the coupled inductors and the test circuit, respectively.

Figure 21 shows the experimental results in case of $C_{DC} = 0.1 \mu F$. The line current reaches 23.8 A before the proposed breaker starts the interruption process. The fault clearance time instant occurs at approximately 255 μs. The drain-source voltage of the SiC JFET reaches 848 V, while the voltage across the $C_{DC}$ reaches 35 V in 5 μs and then it stabilises at 28.5 V. On the other hand, Figure 22 shows similar results but in case of $C_{DC} = 1 \mu F$. The increase of the capacitance prolongs the turn-off process of the normally-ON SiC JFET and hence, the line current increases accordingly. As a result, the peak current in that case reaches 33 A and the fault is cleared within 330 μs. The capacitor, $C_{DC}$, is charged in 20 μs reaching a steady-state value of 27.5 V. The last case with $C_{DC} = 1 \mu F$ corresponds well

| Parameter/Component | Value               |
|---------------------|---------------------|
| Core type           | 4xE71/33/32         |
| Core material       | Ferrite N87         |
| Saturation induction of the core, $B_{sat}$ | 0.32 T |
| Number of turns, $N_i$ | 9                  |
| Air gap, $l_g$      | 3.15 mm             |
| Relative permeability, $\mu_r$ | 1680                |
| Cross-section area of the core, $A_c$ | 1366 mm² |

**TABLE 4** Parameters of the coupled inductors
TABLE 5 Parameters of the experimental setup (power circuit and gate driver)

| Parameter/component | Value                      |
|---------------------|----------------------------|
| Input voltage, $V_{\text{DC}}$ | 700 V                      |
| Main switch SiC JFET | UnitedSiC, UJ3N120035K3S   |
| Auxiliary switch, $S_1$ | IXYS, IXBX50N360HV         |
| Capacitor bank, $C_{\text{bank}}$ | EPCOS/TDK, 4 x B25620B1217K985 |
| Discharge resistor, $R_{\text{dis}}$ | 47 kΩ                      |
| Current limiting inductor $L_{\text{CLI}}$ | 660 μH                     |
| Metal-oxide varistor MOV | Bourns MOV-14D621K         |
| $L_1$, $L_2$ | 36 μH                      |
| Turns-ratio, $N_1/N_2$ | 1:1                        |
| Diode rectifier, $D_b$ | ON Semiconductor DF06M    |
| $C_{\text{DC}}$ | 0.1–1 μF                   |
| $V_n$ | −30 V                      |
| $V_p$ | 5 V                        |
| $R_{\text{leak}}$ | 3 kΩ                       |
| IC-driver | Ixys IXDN614PI             |
| $R_g$ | 50 Ω                       |

The performance of the proposed UASP concept has also been validated in a low-voltage solid-state DC breaker employing a normally-ON SiC JFET by means of both simulations and experiments. From simulations, it has been shown that the SiC JFET clears a fault current of 68 A within approximately 155 μs, while in experiments, the solid-state breaker interrupts a 33 A short-circuit current in 330 μs. However, a proper and application-oriented tuning procedure is necessary in order to set the tripping current level for the UASP, as well as the expected peak fault currents and thermal stress of the SiC JFET.

It is clear that the design complexity of the proposed UASP gate driver is higher compared to a conventional voltage-source gate driver with external power supply. However, normally-ON SiC JFETs exhibit a better power loss performance in power converters compared to the normally-OFF counterparts. Not only the lower specific on-state resistance and the lower temperature coefficient, but also the voltage-controlled gate-source junction contribute to lower losses.

6 CONCLUSION

A universal automatic and self-powered circuit for normally-ON SiC JFET employed in high-input impedance circuits was proposed. The main concept of the proposed circuit is to supply an adequately negative gate voltage using the voltage across the high-impedance component and an auxiliary coupled winding during both the start-up process and steady-state operation. Apart from its applicability to switch-mode converters, the proposed UASP concept can also be utilised in a low-voltage solid-state circuit breaker.

It has experimentally been shown that applying the UASP in a switch-mode converter, the normally-ON SiC JFET starts switching approximately 350 μs after the start-up process is initialised. However, this time depends on the design of the gate driver supply circuit and the converter. In addition, the steady-state operation of the converter using the UASP circuit is also experimentally shown. Based on these experimental results, a normal switching operation of the normally-ON SiC JFET at 50 kHz during steady-state is observed.

The performance of the proposed UASP concept has also been validated in a low-voltage solid-state DC breaker employing a normally-ON SiC JFET by means of both simulations and experiments. From simulations, it has been shown that the SiC JFET clears a fault current of 68 A within approximately 155 μs, while in experiments, the solid-state breaker interrupts a 33 A short-circuit current in 330 μs. However, a proper and application-oriented tuning procedure is necessary in order to set the tripping current level for the UASP, as well as the expected peak fault currents and thermal stress of the SiC JFET.

It is clear that the design complexity of the proposed UASP gate driver is higher compared to a conventional voltage-source gate driver with external power supply. However, normally-ON SiC JFETs exhibit a better power loss performance in power converters compared to the normally-OFF counterparts. Not only the lower specific on-state resistance and the lower temperature coefficient, but also the voltage-controlled gate-source junction contribute to lower losses.
REFERENCES

1. Biela, J., et al.: SiC versus Si-evaluation of potentials for performance improvement of inverter and DC-DC converter systems by SiC power semiconductors. IEEE Trans. Ind. Electron. 58(7), 2872–2882 (2011)

2. Björk, F., et al.: 1200 V SiC JFET in cascode light configuration: Comparison versus Si and SiC-based switches. Mater. Sci. Forum 679–680, 587–590 (2010)

3. Du, H., et al.: Impact of repetitive short-circuit tests on the normal operation of SiC MOSFETs considering case temperature influence. IEEE J. Emerg. Sel. Top. Power Electron. 8(1), 195–205 (2020)

4. Millan, J., et al.: A survey of wide bandgap power semiconductor devices. IEEE Trans. Power Electron. 29(5), 2155–2163 (2014)

5. Merkert, A., Krone, T., Mertens, A.: Characterization and scalable modeling of power semiconductors for optimized design of traction inverters with Si- and SiC-devices. IEEE Trans. Power Electron. 29(5), 2238–2245 (2014)

6. Sun, J., et al.: High-temperature characterization of a 1.2-kV SiC MOSFET using dynamic short-circuit measurement technique. IEEE J. Emerg. Sel. Top. Power Electron. 8(1), 215–222 (2020)

7. Lemmon, A., et al.: Comparative analysis of commercially available silicon carbide transistors. In: Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 2509–2515.IEEE, pscataway, NJ (2012)

8. Vazquez, A., et al.: On the use of front-end cascode rectifiers based on normally-on SiC JFET and Si MOSFET. IEEE Trans. Power Electron. 29(5), 2418–2427 (2014)

9. Rodriguez-Alonso, A., et al.: Switching Performance Comparison of the SiC JFET and SiC MOSFET/Cascode Configuration. IEEE Trans. Power Electron. 29(5), 2428–2440 (2014)

10. Ranstad, P., et al.: An experimental evaluation of Si switches in soft-switching converters. IEEE Trans. Power Electron. 29(5), 2527–2538 (2014)

11. Jordan, J., et al.: A comparative performance study of a 1200 V Si and SiC MOSFET intrinsic diode on an induction heating inverter. IEEE Trans. Power Electron. 29(5), 2550–2562 (2014)

12. Whitaker, B., et al.: A high-density, high-efficiency, isolated-on-board vehicle battery charger utilizing silicon carbide power devices. IEEE Trans. Power Electron. 29(5), 2606–2617 (2014)

13. Rabkowski, J., Pefitis, D., Nee, H.: Silicon carbide power transistors: A new era in power electronics is initiated. IEEE Ind. Electron. Mag. 6(2), 17–26 (2012)

14. Iwamura, Y.: Recent progress of SiC-MOSFETs and their future development with state-of-the-art Si-IGBT. In: 2019 International Conference on Electronics Packaging (ICEP), pp. 260–264.IEEE, pscataway, NJ (2019)

15. Cooper, J.J.A., et al.: Status and prospects for SiC power MOSFETs. IEEE Trans. Electron Devices 49(6), 658–664 (2002)

16. Yu, L.C., et al.: Reliability issues of SiC MOSFETs: A technology for high-temperature environments. IEEE Trans. Device Mater. Reliab. 10(4), 418–426 (2010)

17. Pala, V., et al.: Record-low 10µA SiC MOSFETs in to-247, rated at 900V. In: 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 979–982.IEEE, pscataway, NJ (2016)

18. Casady, J. et al.: New SiC 1200 V power MOSFET compact 3.25 mohm, 41 mm power module for industrial applications. In: PCIM Europe 2018; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, pp. 1–8.IEEE, pscataway, NJ (2018)

19. Zhang, J. et al.: Impact of next-generation 1700V SiC MOSFETs in a 125kW PV converter. In: 2017 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 911–916.IEEE, pscataway, NJ (2017)

20. Bhalla, A. et al.: Ultra-high speed 7mohm, 650V SiC half-bridge module with robust short circuit capability for EV inverters. In: 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), pp. 191–194.IEEE, pscataway, NJ (2019)

21. Li, Z., Bhalla, A.: USCI SiC JFET cascode and super cascode technologies. In: PCIM Asia 2018; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, pp. 1–6.IEEE, pscataway, NJ (2018)

22. Casady, J.B. et al.: A comparison of 1200 V normally-off and normally-on vertical trench sic power jfet devices. In: Silicon Carbide and Related Materials 2010. vol. 679 of Materials Science Forum, pp. 641–644.Trans Tech Publications, Zurich (2011)

23. Rabkowski, J., Barlik, R.: Three-phase grid inverter with SiC JFETs and Schottky diodes. In: 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits Systems, pp. 181–184.IEEE, pscataway, NJ (2009)

24. Rabkowski, J.: SiC power devices in impedance source converters. In: 2016 European Conference on Silicon Carbide Related Materials (ECSCRM), pp. 701–704.Trans Tech Publications, Zurich (2016)

25. Koch, L., Hinrichsen, F., Canders, W.: Application of SiC-JFETs in current source inverter topologies. In: 2005 European Conference on Power Electronics and Applications, pp. 7–P7. IEEE, pscataway, NJ (2005)

26. Pefitis, D., et al.: High-power modular multilevel converters with SiC JFETs. IEEE Trans. Power Electron. 27(1), 28–36 (2012)

27. He, D., et al.: Design optimisation of self-powered gate driver for ultra-fast DC solid-state circuit breakers using SiC JFETs. IET Power Electron. 10(15), 2149–2156 (2017)

28. Pefitis, D., Rabkowski, J., Nee, H.P.: Self-Powered Gate Driver for Normally ON Silicon Carbide Junction Field-Effect Transistors Without External Power Supply. IEEE Trans. Power Electron. 28(3), 1488–1501 (2013)

29. Siemieniec, R., Kirchner, U.: The 1200V direct-driven SiC JFET power switch. In: Proceedings of the 2011-14th European Conference on Power Electronics and Applications (EPE), pp. 1–10.IEEE, pscataway, NJ (2011)

30. Norling, K., Lindholm, C., Draxelmayr, D.: An optimized driver for SiC JFET-based switches enabling converter operation with more than 99% efficiency. IEEE J. Solid-State Circuits 47(12), 3095–3104 (2012)

31. Guedon, F., et al.: Gate driver for SiC JFETs with protection against normally-on behaviour induced fault. Electron. Lett. 47(6), 375–377 (2011)

32. Bergogne, D. et al.: Normally-On SiC JFETs in power converters: Gate driver and safe operation. In: 6th International Conference on Integrated Power Electronics Systems (CIPS), pp. 1–6.IEEE, pscataway, NJ (2010)

33. Dubois, F. et al.: Ultrafast safety system to turn-off normally-on SiC JFETs. In: Proceedings of the 2011-14th European Conference on Power Electronics and Applications (EPE), pp. 1–10.IEEE, pscataway, NJ (2011)

34. Li, R., et al.: A shoot-through protection scheme for converters built with SiC JFETs. IEEE Trans. Ind. Appl. 46(6), 2495–2500 (2010)

35. Kim, J.H. et al.: Protection circuit of normally-on SiC JFET using an inrush current. In: 31st International Telecommunications Energy Conference, pp. 1–4.IEEE, pscataway, NJ (2009)

36. Sadik, D.P. et al.: Comparison of thermal stress during short-circuit in different types of 1.2 kV Si transistors based on experiments and simulations. In: Silicon Carbide and Related Materials 2016. vol. 897 of Materials Science Forum, pp. 595–598.Trans Tech Publications Ltd, Zurich (2017)

37. Sagara, M., Wada, K., Nishizawa, S.I.: Evaluation of SiC-MOSFET by repetitive UIS tests for solid state circuit breaker. In: Silicon Carbide and Related Materials 2019. vol. 1004 of Materials Science Forum, pp. 1010–1015.Trans Tech Publications, Zurich (2020)

38. Albrecht, M. et al.: Experimental verification of a self-triggered solid-state circuit breaker based on a Si BIFET. In: Silicon Carbide and Related
