Abstract—Computing systems that can tolerate effects of errors in their communicated data values can trade this tolerance for improved resource efficiency. Many important applications of computing, such as embedded sensor systems, can tolerate errors that are bounded in their distribution of deviation from correctness (distortion). We present a channel adaptation technique which modulates properties of I/O channels typical in embedded sensor systems, to provide a tradeoff between I/O power dissipation and distortion of communicated data. We provide an efficient-to-compute formulation for the distribution of integer distortion accounting for the distribution of transmitted values. Using this formulation we implement our value-deviation-bounded (VDB) channel adaptation. We experimentally quantify the achieved reduction in power dissipation on a hardware prototype integrated with the required programmable channel modulation circuitry. We augment these experimental measurements with an analysis of the distributions of distortions. We show that our probabilistic VDB channel adaptation can provide up to a 2× reduction in I/O power dissipation. When synthesized for a miniature low-power FPGA intended for use in sensor interfaces, a register transfer level implementation of the channel adaptation control logic requires only 106 flip-flops and 224 4-input LUTs for implementing per-bit channel adaptation on serialized streams of 8-bit sensor data.

Index Terms—Approximate computing, approximate communication, sensors, information theory.

1 INTRODUCTION

Most computing systems are designed to prevent errors in computation, memory, and communication. Guarding against errors however requires energy, temporal redundancy, or spatial redundancy and therefore consumes resources. But not all systems need to be free of errors: In some systems, either by explicit design or by the nature of the problems they solve, system output quality degrades gracefully in the presence of errors.

Several important applications of computing systems, ranging from wearable health-monitoring systems to neuromorphic computing architectures [1] often dissipate a significant fraction of their energy moving data. For these systems the effects of errors are best quantified in terms of their integer distance, rather than using a Hamming distance. At the same time, the computations that consume this data can often tolerate errors with a wide range of integer distances with limited system-level consequences [2], [3], [4].

Because electrical communication interfaces do not benefit as much as processors and other digital logic from semiconductor process technology scaling, the fraction of system energy dissipated by sensor data accesses and sensor data movement is currently large [5], [6], [7] and will only grow in future embedded sensor-driven and neuromorphic systems. It is therefore an important challenge to find ways to reduce the power dissipated in sensor data acquisition and transfer. One way to do this is by exploiting knowledge of the properties and uses of the transported data, to reduce communication energy expenditure in exchange for, e.g., bounded inaccuracy of the communicated values [8], [9], [10], [11], [12], [13].

Reducing I/O energy usage in exchange for bounded inaccuracy requires a physical channel property that provides such a tradeoff. One example of such a tradeoff is between energy dissipated in the pull-up resistors on a serial communication interface such as I2C and the error or erasure rate. The choice of the pull-up resistor value influences signal integrity at a given I/O speed and at the same time affects communication power dissipation.

1.1 Contributions

We exploit value representation and hardware properties of communication channels to design channel adaptation techniques that trade lower power dissipation for value-bounded distortion, for a given bound on its distribution. Given a target bounding distribution, our method varies the channel bit-error rates across the ordinal bit positions in a word to reduce energy used in transmission in such a way that the distribution of the resulting distortion is enclosed.
within the target distribution. We present a proof-of-concept hardware implementation of the technique which operates by changing properties of the I2C communication channel for individual bit positions according to provided channel adaptation specifications. We calculate these specifications at system design time to generate the appropriate channel adaptation hardware. The generated channel adaptation hardware is efficient. Because the technique we present changes the physical properties of only the channel, its implementation requires no changes to the transmitter (e.g., a sensor), easing potential adoption.

A new technique for approximate communication, probabilistic value-deviation-bounded (VDB) bit-level channel adaptation (Section 4). In a system with integer-representing binary-valued random variable input \( X \) and output \( \hat{X} \), let the random variable \( M = d_{Z+}(X, \hat{X}) \) denote the absolute value of the difference between the integers \( X \) and \( \hat{X} \). Figure 1 shows an example. We refer to the random variable \( M \) as integer-value distortion, or just distortion. It takes on instance values \( m \) and has tail distribution \( \Pr(M > m) \). We denote integer distance errors tolerated by an application using an upper bound \( \tilde{T}_M(m) \) on the tail distribution of \( m \) seen at the output of the system (e.g., the receiver in Figure 1). Given any instance of the function \( \tilde{T}_M(m) \), our method derives an application-specific per-bit channel adaptation such that \( \Pr(M > m) \leq \tilde{T}_M(m) \) for all possible distortion values \( m \). In contrast, rate distortion codes [14], [15] typically only bound the expected value of the channel distortion. To facilitate channel adaptation, we developed a computationally-efficient algorithm for calculating the distortion distribution of a given channel (i.e., given its bit-error probabilities) with given input distribution (Section 4.1). Using this algorithm, we demonstrate channel adaptation by implementing the offline search for finding optimal bit-error probabilities with bounded distortion distribution in the cases when the bit-error probabilities are identically-distributed over the bit positions and when they are non-identically-distributed (Section 4.2). The latter enables bit-level channel adaptation, while the former only achieves word-level adaptation.

A case study for the proof of concept of the proposed method for the I2C communication channel (Section 5): We use pull-up resistance modulation as a means for I2C channel adaptation and experimentally verify power savings of up to \( 2 \times (0.8\text{mW absolute saving}) \) on a custom hardware research platform (Section 5.3). This saving in I/O power is larger than the operation power dissipation of many state-of-the-art sensors in low-power embedded systems and is therefore significant. Combining experimental measurements (Section 5.3 and Section 5.4) with a model of I2C interface circuitry (Section 5.1), we estimate circuit parameters (not always known for commercial integrated circuits) of our hardware platform (Section 5.5). We analytically derive the dependence of the bit-error probabilities of an I2C channel with given circuit parameter values on the value of the external pull-up resistance (the channel modulator). We use this analytic model to calculate the distortion distribution as a function of pull-up resistance value and identify the range of resistances for modulation to have plausible control over bit errors for reliable channel adaptation (Section 5.6).

An analysis of the hardware cost for implementing channel adaptation (Section 6): We demonstrate the feasibility of our probabilistic VDB bit-level channel adaptation technique by synthesizing the digital logic required to control the channel adaptation, targeting a small-footprint low-power sensor interface FPGA. We report the required FPGA resource usage for sensor sample resolutions common in embedded sensor systems (e.g., 8–16 bits).

1.2 Adaptation versus Source / Channel Coding

The method we present is hard to classify as a coding scheme in the conventional nomenclature of the literature. Traditional source coding changes the words transmitted on a channel to adapt to properties of the inputs (e.g., for compression). Traditional channel coding changes transmitted words to adapt to properties of the channel (e.g., for forward error correction). In contrast, the method we present (probabilistic VDB bit-level channel adaptation) takes the peculiar approach of changing the properties of the communication channel for different ordinal positions in a transmitted word in order to reduce the energy needed to transmit the data. Probabilistic VDB bit-level channel adaptation does this with the objective of reducing power dissipation by inducing channel errors that lead to values at the channel’s receiver which are at small integer distances from those sent by the channel’s transmitter. We present a detailed comparison to the related literature next, in Section 2.

2 Related Research

VDB integer codes [16] were proposed as a means of trading energy efficiency for correctness in the context of program variable encodings when program variables can tolerate some distribution of integer value distortions. For serial communication interfaces such as I2C and SPI, which are common in energy-constrained embedded systems, serial VDB codes (VDBS encoding) [9], [10] provide a concrete encoding method. VDBS encoding is deterministic and has the effect of re-quantizing the number representation of values. This deterministic distortion may be undesirable for certain applications. When applied to images with encoder settings to maximally reduce I/O energy dissipation, VDBS encoding leads to regular quantization banding in images. For these and similar applications, encoding methods that trade energy-efficiency for accuracy and whose induced distortion is stochastic are therefore desirable. Existing VDBS encoding techniques must be implemented at the data transmitter. Although, being a re-quantization, they require no
decoding, their adoption requires their integration into data sources such as sensors. Because the consumers of sensor data, such as microcontrollers, provide the opportunity for programmability, a variant of VDBS encoding that could be enforced from the side of consumers of sensor data could enable widespread adoption of VDBS encoding and its benefits.

Rate distortion theory [14], [17] investigates the tradeoff of encoding efficiency (rate) for deviation of encoded values (distortion). A distortion function or distortion measure specifies this distortion as a function of the original data and its encoded form. The value deviations we consider in this work are integer distance distortions. Unlike the convention in rate distortion theory, the method we present guarantees bounds on the entire distribution of distortions, rather than only guaranteeing bounds on the expected value of the distortion.

**Relation to previous probabilistic VDB methods:**
Prior work [8] on probabilistic VDB codes with integer value distortion adopts the same approach of trying to guarantee bounds on the entire distribution of distortions. The method we present in Section 4 builds on and improves on that work in several dimensions. First, we provide a fast method for exact calculation of the distortion distribution for the general case when bit-error probabilities may depend on the bits transmitted. This is in contrast with previous [8] work, which used an SMT solver to search for optimal bit-level channel adaptation probabilities. That method only attempts at an approximate calculation of distortion distribution by considering only up to $k$-bit concurrent errors for $L$-bit words transmitted. Second, we propose an alternative search algorithm through the space of bit-error probabilities, which utilizes the exact calculation method we developed. This method, besides being exact, outperforms the SMT search based on approximate constraints in terms of computation time. Third, we verify the feasibility of channel adaptation on I2C systems by carrying out a proof-of-concept implementation. We demonstrate power reduction using empirical measurements of power dissipation and carry out analytical investigation of induced channel errors to explore the design space. Fourth and finally, we demonstrate the adoptability of the approach by estimating the resource usage of the digital logic block required to control the analog channel adaptation circuitry.

**3 Definitions**

Table 1 summarizes the notation we use in the rest of this work. Let $X$ denote the random variable with instance value $x \in \mathbb{Z}_2^L$, an $L$-bit binary sequence transmitted on a channel. Let the channel output be $\hat{x} \in \mathbb{Z}_2^L$ with corresponding random variable $\hat{X}$.

We consider systems where channel inputs encode unsigned integers and we define channel errors as the absolute difference of these integer values. Let $x_i$ denote the $i$'th bit of $x$ and let $u: \mathbb{Z}_2^L \to \mathbb{Z}$ denote the conversion from binary to an integer with

$$u(x) = \sum_{i=0}^{L-1} x_i 2^i.$$

| Notation | Definition | Example |
|----------|------------|---------|
| $L$ | Word length (in bits) | 8 |
| $x, X$ | Error-free binary value | 0010:010 |
| $\hat{x}, \hat{X}$ | Binary value after channel error | 0010:00 |
| $k$ | Number of perturbed bits, Hamming distance $d(x, \hat{x})$ | 2 (grayed-out above) |
| $u$ | Conversion from binary to unsigned integer | $(00101010) = 42$ |
| $v, V$ | Error-free integer value, $u(x)$ | $(00101010) = 42$ |
| $w, W$ | Integer value after channel error, $u(\hat{x})$ | $(00100000) = 32$ |
| $m, M$ | Integer value distortion, $d_{z^+}(x, \hat{x}) := |v - w|$ | 10 |
| $\varepsilon$ | Signed error vector, $x - \hat{x}$ | $(0, 0, 0, 0, -1, 0, -1, 0)$ |
| $E_L$ | Set of all possible $\varepsilon$ in words of length $L$ | |
| $E_L^m$ | Set of all possible $\varepsilon$ in words of length $L$ with integer value distortion $m$ | |
| $W_L$ | Set of all possible $x$ of length $L$ | |
| $W_{L, \varepsilon}$ | Set of all possible $x \in W_L$ that permit a given error vector $\varepsilon$ | |
| $j_{FX}(x)$ | PMF of transmitted words $x$ | See Figure 5 |
| $j_{FV}(v)$ | PMF of transmitted integer values, $Pr(V = v)$ | |
| $j_{FW}(v)$ | CDF of transmitted integer values, $Pr(V \leq v)$ | |
| $f_{M}(m)$ | PMF of integer value distortion, $Pr(M = m)$ | See Figure 2(a) |
| $F_{M}(m)$ | CDF of integer value distortion, $Pr(M \leq m)$ | See Figure 2(b) |
| $\bar{T}_{M}(m)$ | Constraint tail distribution | See Figure 3 |
| $T_{M}(m)$ | Tail distribution, $Pr(M > m)$ | $\{1 \ | m < 4\}$ |

We define the random variable $V := u(X)$ with instance values $v = u(x)$ and $W := u(\hat{X})$ with values $w = u(\hat{x})$. Then, we define the distance $d_{z^+}(x, \hat{x})$ between channel input and output as

$$d_{z^+}(x, \hat{x}) = |u(x) - u(\hat{x})| = |v - w|.$$  

The random variable $M$ denoting values of channel distortion, with instance values $m$, takes on values determined by the distance function $d_{z^+}(x, \hat{x})$, i.e., $m = d_{z^+}(x, \hat{x})$. We will use the variable $m$ when we wish to refer to specific instances of channel integer distortion and we will use $d_{z^+}(x, \hat{x})$ when we want to emphasize the distortion function.

For each of the random variables defined, we respectively denote its probability mass function (PMF), cumulative distribution, and tail distribution by $f, F$, and $T$ with the variable as subscript, e.g., $f_M, F_M$, and $T_M$. In the case of variable $M$, for $L$-bit words transmitted over the channel, the domain of $T_M$ is $\{0, \ldots, 2^L - 1\}$ and we have

$$T_M(m) = 1 - F_M(m) = \sum_{i>m} f_M(i), \forall m \in \{0, \ldots, 2^L - 1\}.$$  

Finally, we define the constraint tail distribution $\bar{T}_M$ as the distribution of integer distances $d_{z^+}(x, \hat{x})$ which the system consuming the output of the communication channel can tolerate. $T_M$ has the same domain as $T_M$ and it may be any non-increasing function with range $[0, 1]$.  

4 PROBABILISTIC VDB SOURCE-DEPENDENT BIT-LEVEL CHANNEL ADAPTATION

We consider a communication channel that transmits integer data represented by L-bit binary words $x$. Suppose we have a tunable method at our disposal to induce errors in this communication channel that lets one vary the error probabilities of each bit in a controllable manner. We assume that the method of inducing errors on the channel comes with a benefit (e.g., a reduction in power dissipation) and that we have a mapping, $B : \mathbb{R}^{2L} \rightarrow \mathbb{R}$, that quantifies the benefit for a given set of bit-level error probabilities.

Given the knowledge of bit-error probabilities and the distribution of input words $x$ to the channel, one can calculate $f_M$, the PMF for the distribution of induced distortion. This is equivalent to finding the tail distribution $T_M$ of the induced distortion.

Given the foregoing conditions, probabilistic VDB source-dependent bit-level channel adaptation consists of finding the correct set of parameters for the mapping $B$ such that $\sum f_{\alpha} T_M(m)$ is maximized. We first present our method for calculating $f_M$ and then present our search method for finding bit-error probabilities that satisfy conditions 1 and 3.

4.1 Calculating $f_M$

Recall, from Table 1, that $f_M$ is the PMF of integer value distortions that occur during transmission of L-bit words. One can calculate it exactly provided that one knows the distortions that occur during transmission of $f_M$. Recall, from Table 1, that $f_M$ can identify all possible word-level error events in each 1-bit word. The sum of all these event probabilities is $\sum f_M(m)$.

Characterization of all error events with distortion $m$: We can identify all possible word-level error events in L-bit words with the set $E_L$ of all error vectors $\varepsilon$ of length L with entries from the set of error polarities $\{-1,0,1\}$, i.e.,

$$E_L := \{ \varepsilon : \varepsilon(i) \in \{-1,0,1\}, \ 0 \leq i \leq L-1 \},$$

where $\varepsilon(i)$ denotes the $i$’th entry of the error vector $\varepsilon := x - \hat{x}$. If a word-level error event involves a bit-level error of $\theta \rightarrow 1$, 1 $\rightarrow 0$, or no error at the $i$’th bit, then the corresponding error vector $\varepsilon$ has $\varepsilon(i) = 1$, $\varepsilon(i) = -1$, or $\varepsilon(i) = 0$, respectively. Let the integer value distortion corresponding to a given error vector $\varepsilon$ be

$$m(\varepsilon) = \sum_{i=0}^{L-1} \varepsilon(i)2^i, \forall \varepsilon \in E_L.$$

Given input and output words of the channel $x, \hat{x} \in \mathbb{Z}_2^L$ and channel error $\varepsilon = x - \hat{x}$, we have $m(\varepsilon) = d_{\varepsilon}(x, \hat{x})$.

Let $E_L^m$ be the set of all possible error vectors causing $m$-distortion, that is

$$E_L^m := \{ \varepsilon \in E_L : m(\varepsilon) = m \}.$$

The set $E_L^m$ characterizes all possible word-level error events with distortion $m$. Computing $f_M$ requires computing the sets $E_L^m$ for each $m \in \{0, \ldots, 2^L-1 \}$.

The computation of the sets $E_L^m$ makes use of the fact that a word-level error event is a disjoint union of its constituent bit-level error events (even if distinct bit-level events may depend on each other). An error at the $i$’th bit introduces a signed distortion of $2^i$, $-2^i$ or 0 depending on its polarity. The distortion resulting from the word-level error event is the absolute value of the sum of the signed distortions resulting from all constituent bit-level errors. In analogy to the fact that the distribution of the sum of two random variables is the convolution of their distributions, one can construct the sets $E_L^m$ all at once with an $(L-1)$-step generalized convolution of set-valued functions.

Let $\alpha$ and $\beta$ be two set-valued functions on $\mathbb{Z}$ such that for each $n \in \mathbb{Z}$ the sets $\alpha(n)$ and $\beta(n)$ contain elements from the same group, with group operation “+”. The set-valued convolution $f \circ g$ between two set-valued functions is again a set-valued function defined by

$$\alpha \circ \beta(n) := \bigoplus_{k+l=n} \alpha(k) \star \beta(l),$$

where $\bigoplus$ and $\star$ are the summation and multiplication of sets, respectively. Given two sets

$$A = \bigcup_{i=1,\ldots,n} \{ a_i \} \text{ and } B = \bigcup_{j=1,\ldots,m} \{ b_j \},$$

we define the sets $A \oplus B$ and $A \star B$ as

$$A \oplus B := \bigcup_{i=1,\ldots,n} \{ a_i + b_j \},$$

and

$$A \star B := \bigcup_{i=1,\ldots,n} \{ a_i \cdot b_j \},$$

respectively, where $\bigcup$ stands for disjoint union. From the observation that

$$|A \oplus B| = |A| + |B| \text{ and } |A \star B| = |A| \times |B|,$$

the set-valued convolution defined by (1) reduces to the standard convolution if we only consider the sizes of the sets. For a given set-valued function $f$, if we define $|f| : \mathbb{Z} \rightarrow \mathbb{N}$ by

$$|f|(m) := |f(m)|, \quad (3)$$

then

$$|f \circ g| = |f| \times |g|. \quad (4)$$

Coming back to the calculation of the sets $E_L^m$, let the unit positive error vectors $\tilde{e}_i$ for each $i \in \{0, \ldots, L-1 \}$ be

$$\tilde{e}_i(j) := \begin{cases} 1, & \text{when } j = i, \\ 0, & \text{otherwise}, \end{cases} 0 \leq j \leq L-1,$$

and consider the vector-set-valued functions $\chi_i$ defined on $\{ -2^{L-1}, \ldots, 0, \ldots, 2^L-1 \}$ by

$$\chi_i(n) = \begin{cases} \{-\tilde{e}_i\}, & \text{when } n = -2^i, \\ \{0\}_{L}, & \text{when } n = 0, \\ \{\tilde{e}_i\}, & \text{when } n = 2^i, \\ \emptyset, & \text{otherwise,} \end{cases} 0 \leq i \leq L-1,$$

where $\emptyset$ is the empty set and $\emptyset_L$ is the zero error vector. For a given $i \in \{0, \ldots, L-1 \}$, $\chi_i$ encodes the possible error events at the $i$’th bit only according to their polarities by storing the corresponding error vector in the set labeled by the signed-integer distortion the error causes. Then, the
set-valued function, defined by the \((L-1)\)-step set-valued convolution
\[
C_L := \chi_1 \circ \cdots \chi_L, \tag{5}
\]
encodes all possible word-level error events by storing the corresponding error vector in the set labeled by its signed-integer distortion. Consequently, we have
\[
\mathbb{E}_L^m = C_L(m) \cup C_L(-m).
\]

**Determining event probabilities and finding \(f_M\):** Once we have calculated \(\mathbb{E}_L^m\), we can calculate \(f_M\) provided that we know the bit-level error probabilities of the channel and the occurrence probabilities of the input words. For a given input word \(x\), let \(p_{i,\text{down}}^x\) and \(p_{i,\text{up}}^x\) denote the probabilities of \(1 \rightarrow 0\) and \(0 \rightarrow 1\) erroneous bit transitions for the \(i\)th bit \(x_i\) given it has the correct initial value, i.e., given \(x_i = 1\) for negative polarity error and given \(x_i = 0\) for positive polarity error. A given error vector \(\varepsilon\) can occur only if the input word \(x\) is in the set
\[
\mathbb{W}_{L,\varepsilon} := \{ x \in \mathbb{W}_L : \begin{cases} x_i = 1, \text{ if } \varepsilon(i) = -1, \\ x_i = 0, \text{ if } \varepsilon(i) = 1, \end{cases} \quad 0 \leq i \leq L-1 \}.
\]
Hence, the occurrence probability \(P_{\varepsilon}\) of an error vector \(\varepsilon\) is
\[
P_{\varepsilon} = \sum_{x \in \mathbb{W}_{L,\varepsilon}} \Pr(x - \hat{x} = \varepsilon | X = x)f_X(x), \tag{6}
\]
where the probability that \(\varepsilon\) occurs given \(X = x\) is
\[
\Pr(x - \hat{x} = \varepsilon | X = x) = \prod_{i=1}^L p_i^x, \tag{7}
\]
with
\[
p_i^x = \begin{cases} p_{i,\text{down}}^x, & \text{if } \varepsilon(i) = -1, \\ p_{i,\text{up}}^x, & \text{if } \varepsilon(i) = 1, \\ 1 - p_{i,\text{down}}^x, & \text{if } \varepsilon(i) = 0 \text{ and } x_i = 1, \\ 1 - p_{i,\text{up}}^x, & \text{if } \varepsilon(i) = 0 \text{ and } x_i = 0, \end{cases} \tag{8}
\]
for \(0 \leq i \leq L-1\).

As \(\mathbb{E}_L^m\) contains all word-level error events \(\varepsilon\) that cause integer value distortion of \(m\), summing the error occurrence probabilities \(P_{\varepsilon}\) over this set gives us the probability that the integer value distortion is \(m\). That is, we have
\[
f_M(m) = \sum_{\varepsilon \in \mathbb{E}_L^m} P_{\varepsilon}.
\]

Using the PMF \(f_M\) we calculate the tail distribution \(T_M\) as
\[
T_M(m) = 1 - \sum_{i=0}^m f_M(i).
\]

In the special case of maximal entropy input distribution we have
\[
f_X(x) = 2^{-L}, \quad \forall x \in \mathbb{W}_L.
\]
Assuming the individual bit-error probabilities are independent of the transmitted word \(x\) (which is not the case for the I2C channel for instance, see Section 5), in view of the relations (7) and (8) and the structure of the set \(\mathbb{W}_{L,\varepsilon}\), the occurrence probability of \(\varepsilon\) given by (6) reduces to the product
\[
P_{\varepsilon} = 2^{-L} \sum_{x \in \mathbb{W}_{L,\varepsilon}} \Pr(x - \hat{x} = \varepsilon | X = x),
\]
\[
= 2^{-L} \prod_{\varepsilon(i) = -1} p_{i,\text{down}} \prod_{\varepsilon(i) = 1} p_{i,\text{up}} \prod_{\varepsilon(i) = 0} (2 - p_{i,\text{down}} - p_{i,\text{up}}).
\]

Figure 2 shows the results of the calculations carried out in the case of 8-bit words with maximal entropy input when the error probabilities are independent of the bit position, i.e., \(p_{i,\text{down}} = p_{i,\text{up}}\) for all \(1 \leq i \leq 8\). The plots sweep \(p_{\text{down}}\) and \(p_{\text{up}}\) in the range of \([0, 1/2]\) with resolution \(\frac{1}{8}\). Figure 2 (a) and (b) respectively depict the dependencies of the PMF and the tail distribution on \(p_{\text{down}}\) and \(p_{\text{up}}\). All plots illustrate the expected channel behavior of elevated integer value distortion with increasing bit-error probabilities.

### 4.2 Searching for Optimal Bit-Error Probabilities

In practice, an implemented channel adaptation technique will only be able to modulate the channel to finitely many
distinct states. This will yield a finite number of possible collections of bit-error probabilities for all possible words \( \{p^x\}_{x \in \mathbb{W}_L} \), where we define

\[
\mathbf{p}^x := (p^x_{\text{down},p^x_{\text{up}}}) := (p^x_{L,\text{down}}, \ldots, p^x_{1,\text{down}}, p^x_{L,\text{up}}, \ldots, p^x_{1,\text{up}}).
\]

For each such state, using the corresponding collection of bit-error probabilities, we can calculate the induced tail distribution \( T_M(m) \) as Section 4.1 describes. Given a benefit functional \( B : \mathbb{R}^{2L} \to \mathbb{R}^+ \) we would then select after an exhaustive search the state that yields the maximal average benefit

\[
\tilde{B} := \sum_{x \in \mathbb{W}_L} f_X(x) B(p^x),
\]

while also satisfying the constraint \( T_M(m) \leq \tilde{T}_M(m) \) for all \( m \in \{0, \ldots, 2^L-1\} \).

We demonstrate the results for the case when the word length is \( L = 8 \) and assume that the input words to the channel are uniformly distributed. We also assume that the bit-error probabilities are independent of the transmitted word, i.e., \( p_{i,\text{down/up}} = p_{\text{opt}} \) for all \( x \in \mathbb{W}_L \). In this case, the average benefit defined by (9) reduces to \( \tilde{B} = B(p) \).

We consider two sub-scenarios, first when the bit errors are independent of the bit positions, i.e., \( p_{i,\text{down/up}} = p_{\text{down/up}} \) and second when they depend on the bit positions. We define the benefit functional as

\[
B(p) := \|p\|^2 = \sum_{i=1, \ldots, L} (p_{i,\text{down}}^2 + p_{i,\text{up}}^2).
\]

\( B \) is an increasing function of its argument. Hence, this choice of \( B \) obeys the principle that the cost (e.g., error suffered) directly correlates with benefit. **Searching with bit errors independent of the bit positions:** In the first scenario we carry out an exhaustive search through the space of possible bit-error probabilities \( (p_{\text{down}}, p_{\text{up}}) \in [0, \frac{1}{2}]^2 \) with a probability resolution of \( p_{\text{res}} = 2^{-7} \). **Searching with bit errors dependent on the bit positions:** In the second scenario, the space to search through \( (p \in [0, \frac{1}{2}]^{2L}) \) is too large to carry out an exhaustive search with a fine probability resolution \( \varepsilon > 2^{-7} \). Thus, we employ a search algorithm with adaptive probability resolution. Specifically, in the first step, we do an exhaustive search with the initial probability resolution of \( p_{\text{res}} = 2^{-2} \) to find an optimal probability vector \( p_{\text{opt}}^{(1)} \), that is, one that maximizes the average benefit \( B \). The probability vectors we search through have the form

\[
p^{(1)} = 0_L + (p^{(1)}_{\text{res}} \delta_1, \ldots, p^{(1)}_{\text{res}} \delta_L),
\]

where \( 0_L \in \mathbb{R}^{2L} \) is the 0-vector and \( \delta_i = 0 \) or \( \delta_i = 1 \) for \( 1 \leq i \leq 2L \), so that the search involves \( 2^{2L} \) probability vectors. In the subsequent steps, we continually halve the probability resolution until we reach the probability resolution of \( 2^{-7} \) (i.e., \( p_{\text{res}} = 2^{-7(n+1)}, 1 \leq n \leq 6 \)) and in the \( n \)'th step, to find \( p_{\text{opt}}^{(n)} \) that maximizes \( \tilde{B} \), we search through the probability vectors of the form

\[
p^{(n)} = p_{\text{opt}}^{(n-1)} + (p^{(n-1)}_{\text{res}} \delta_1, \ldots, p^{(n-1)}_{\text{res}} \delta_L), 2 \leq n \leq 6.
\]

**Evaluation of search methods:** To generate an example constraint tail distribution \( \tilde{T}_M \), we generate a random probability vector \( p_{\text{rand}} \in \mathbb{R}^L \) and consider the scenario when only the \( 0_L \in \mathbb{R}^L \) is transmitted over the communication channel. In this scenario the only possible bit-errors are \( \emptyset \to 1 \) errors and we assume that \( p_{\text{rand}} \) describes the probabilities of these errors, i.e., we take \( p_{\text{down}} := 0_L \) and \( p_{\text{up}} := p_{\text{rand}} \). We set the example constraint tail distribution as the distribution of the integer value distortion suffered in this scenario. Then, for \( 0 \leq m \leq 2^L - 1 \), the PMF of the suffered integer value distortion is

\[
f_M(m) = \prod_{i=1}^L p_{\text{rand}}(i)^{u^{-1}(m)_{i-1}} (1 - p_{\text{rand}}(i))^{(1-u^{-1}(m)_{i-1})},
\]

where \( u \) is defined as in Section 3 (see Table 1) and \( u^{-1}(m)_i \) corresponds to the value of the \( i \)'th bit of the binary representation of \( m \). The example constraint tail distribution is given by

\[
\tilde{T}_M(m) = 1 - \sum_{0 \leq i \leq m} f_M(i).
\]

Figure 3 shows for the case when the input is uniformly distributed the constraint tail distribution together with the induced tail distributions of integer value distortion corresponding to the benefit-maximizing bit-error probabilities encountered in our search algorithms. Figure 3 also plots the tail distribution of induced integer value distortion when the bit-error probabilities satisfy \( p_{\text{down}} = p_{\text{up}} = p_{\text{rand}} \). We refer to this as the **oracle tail distribution**, as it requires the knowledge of the random vector \( p_{\text{rand}} \), which the search algorithms do not possess. The oracle tail distribution is bounded by the constraint tail distribution, because in the case of error induction with same bit-error probabilities (for both \( p_{\text{down}} \) and \( p_{\text{up}} \)), when input is uniformly distributed as in the case of the constraint tail distribution scenario (where only \( 0_L \) is transmitted and only \( \emptyset \to 1 \) bit-errors can occur), the induced integer value errors by distinct bit-errors may have different signs and do not compound as in the oracle.
scenario where distinct bit-errors always have the same sign. Finally, Figure 3 also plots the tail distribution of integer value distortion of the exhaustive search for bit position independent errors for the case when the input is always 0_L.

In the case of uniform input distribution, the results reveal that the separate control of error rates in individual bit positions allows one to induce integer value distortion on the channel with a larger corresponding average benefit \( \bar{B} \) than achievable by bit-position-independent error induction, as well as than that the oracle tail distribution achieves. Even though the improvement due to this capability is undetectable when induced tail distributions are visually compared, in terms of average benefit maximization the adaptive bit-dependent search algorithm achieves the largest average benefit with \( \bar{B} \approx 1.102 \) in arbitrary units compared to \( \bar{B} \approx 0.336 \) of the exhaustive bit-position independent search (more than 3× improvement) and \( \bar{B} \approx 1.087 \) that the oracle tail distribution achieves. On the other hand, when only 0_L is transmitted over the channel the bit-position-independent error induction can only achieve an average benefit of \( \bar{B} \approx 0.07 \) compared to \( \bar{B} \approx 0.543 \) achievable with bit position independent error manipulation, which is the average benefit corresponding to the probabilities of the constraint tail distribution. In general, independent of the shape of the input distribution and whether the bit errors depend on the words transmitted, it should be expected that bit-level error manipulation will achieve better performance in terms of achievable average benefit, because the set of bit-error probabilities admitted in the case of bit-position-independent error induction is a subset of the set of bit-error probabilities admitted in the case of bit-position-dependent error induction.

Finally, in comparison to the approximate method of prior work [8] for calculating the distribution of integer value distortion for given bit-error probabilities, the exact calculation method provided in this paper is more computationally efficient. This fact reflects itself in the computation time the respective search algorithms take for finding the benefit-maximizing bit-error probabilities inducing a tail distribution of integer value distortion bounded by a given constraint tail distribution. For the special case of bit-position-independent bit-error probabilities, while the method of prior work takes \( \sim 21 \) minutes, the method we describe in this section takes only \( \sim 50 \) seconds on the same workstation.

5 Case Study: Channel Adaptation on the I2C Serial Bus

The Inter-Integrated Circuit serial bus (I2C) is a serial communication bus widely used in embedded sensor interfaces and consists of two signals: a serial clock (SCL) and a serial data line (SDA). Figure 4(a) shows how a processor (the master) can communicate with multiple sensors (the slaves) over I2C. Data transfers in I2C occur in multiples of a byte. Drivers on the I2C bus are open-drain and the I2C standard requires systems implementing it to provide pull-up resistors on both SDA and SCL. To implement the channel adaptation method of Section 4, we implement these pull-up resistors with two digitally-controlled potentiometers (DCPs). Because of the pull-up resistors, when the I2C bus is idle, both SDA and SCL voltages are close to the I/O supply voltage. To pull SDA or SCL low, either the master or the slave sinks the current through its drive transistor to ground.

5.1 I2C Electrical Parameters

Typically, designers choose a significantly larger value for the pull-up resistance \( R_{pu}^{I2C} \), compared to the on-resistance \( R_{on}^{I2C} \) of the transistor in order to achieve logic-0 voltage close to zero. Furthermore, for the bus to be able to charge/discharge to these voltage levels within an I2C clock cycle \( t_{I2C} \) one requires the charging/discharging time constants of the I2C data bus \( \tau_{up} \) and \( \tau_{down} \) to be comparably small. As transistors with both very small on- and very large off-resistances are available, choosing \( R_{pu}^{I2C} \) small enough to be able to charge the bus in time is the main constraint determining its value from the perspective of reliable transmission. On the other hand, the main source of power dissipation in I2C data transmission is due to current flow through \( R_{pu}^{I2C} \) during a logic 0 transmission. Consequently, during transmission, using values of \( R_{pu}^{I2C} \) higher than those used for reliable operation will reduce reliability, but it will also reduce power dissipation.

Reduction in transmission reliability corresponds to an increase in bit-error probabilities, whereas reduction in power dissipation corresponds to an increase in power savings. Accordingly, the bit-error functional \( B \) defined in Section 4, which takes the bit-error probabilities as input and whose value translates to power savings within the I2C channel adaptation framework, should be an increasing function of its arguments. The definition (10) in Section 4.2 obeys this principle.

5.2 Implementing Bit-Level Channel Adaptation for I2C

We implement source-dependent bit-level channel adaptation for the I2C channel, establishing a tradeoff between transmission reliability and power dissipation by manipulating the value of the pull-up resistance \( R_{pu}^{I2C} \) during each bit transmission of an I2C transaction. Here, we focus on the analog electrical behavior of the bus for different per-bit values of the pull-up resistance achieved by the combination of digital modulator logic and the variable resistor. We present the digital logic for controlling the DCP in Section 6.

The channel adaptation module in Figure 4(a) takes as input the I2C SCL and SDA lines and modulates the value of the pull-up resistor on a per-bit-clock basis. For each sensor \( S \) on the I2C channel that transmits data in chunks of \( L_S \) bits, the channel adaptation module contains offline-calculated pull-up resistance selections corresponding to resistances \( \{R_{pu,i}^{I2C}\}_{i=1}^{L_S} \), which will lead to associated bit-error probabilities that are permissible for that bit position (calculated in Section 4). The channel adaptation module synchronizes with the I2C transaction and switches the pull-up resistance to \( R_{pu,i}^{I2C} \) at the beginning of transmission of the \( i \)th bit of each data chunk of size \( L_S \), \( 1 \leq i \leq L_S \). The switching of the pull-up resistances on a per-bit-clock basis requires the channel adaptation module to switch the DCP at a frequency much higher than the clock frequency of the I2C transaction, which may go up to 5MHz (referred to as
(a) Schematic of an I2C bus with one microprocessor as master and two sensors as slaves. The schematic includes the current and voltage meters we use in our experiments of Section 5.4.

(b) The equivalent circuit around the I2C data bus during reception event.

Fig. 4. An example I2C system with exposed internal circuitries of agents around the I2C data bus SDA and the experimental setup we used.

Fig. 5. Empirical PMFs (i.e., $f_V(v)$, see Table 1) for 29,978 samples (25 minutes of sensor data sampled at 20 Hz) from the three axes of an accelerometer worn by a person engaged in a variety of activities [18].

Fig. 6. The Warp embedded hardware-research platform contains two DCPs configurable to serve as pull-up resistors to its I2C channel.
source hardware platform for research into tradeoffs between accuracy and power dissipation (see Figure 6).

We use two ISL23415 DCPs [20] as configurable pull-up resistors on the SDA and SCL lines of the I2C bus. The ISL23415 is an integrated circuit that occupies an area of less than 2 \(\text{mm}^2\). It dissipates less than 0.5 \(\mu\text{W}\) of power over its CMOS switches when switching between different resistance settings. Because we cannot control the ISL23415 DCPs to switch resistance values between I2C clock cycles, we use them primarily to demonstrate the feasibility and potential power savings for the case where we use the same pull-up resistance value for all clock cycles. A custom integrated circuit combining the digital interface from Section 6 with the internals of a device such as the ISL23415 would be primarily an engineering task and would not provide much additional research insight.

We measured the dependence of I2C bus power dissipation on the pull-up resistance at \(f_{\text{I2C}} = 200\,\text{kHz}\). We selected 3.92 k\(\Omega\), 7.84 k\(\Omega\), 15.69 k\(\Omega\), 31.37 k\(\Omega\), and 62.75 k\(\Omega\) as pull-up resistance values for investigation. The lowest value is in the range of typical external I2C pull-up resistance values.

We used an MMA8451Q digital accelerometer [21] as the target sensor in our measurements. To control the bytes transmitted by the sensor over the I2C bus, we write a prescribed value to a sensor configuration register and request the sensor to send that value back 60,000 times. We used two sets of bytes to characterize the power dissipation on the I2C bus. The first set \((0000\,0000, 1100\,0000, 1111\,0000, 1111\,1100, 1111\,1111)\) has bytes with varying duty cycles of logic 0 and 1 and have fixed logic switch frequency. The second set of bytes \((1010\,1010, 1100\,1100, 1111\,0000)\) all have equal duty cycles for both logic values but have varying number of transitions between logic states.

We use a Keithley SMU2450 6.5-digit laboratory source-measure unit with a current measurement resolution of 10 nA to power the Warp and determine the power consumed by I2C communication by measuring the current drawn by the power supply. Figure 7(a) shows raw current measurement data at the lowest and highest DCP settings. Each data point corresponds to a current measurement. The first five high current plateaus correspond (in order) to transmissions of the five bytes in the first set given above and the last two correspond (in order) to the first two bytes in the second set.

From the raw current data we estimate average current consumption during repeated I2C transmissions of a given byte by taking the difference between the averages of data points on the plateau and the averages of points around it (four on each side). We then find the average power consumption by multiplying the average current consumed by the positive supply voltage, which we set to 2.4 V in the experiment.

5.4 Measurements Results

Figure 7(b) and (c) show the dependence of I2C power consumption on the I2C pull-up resistance value for transmitted bytes with varying duty cycles (and fixed logic switch frequency) and with varying logic switch frequency (and fixed duty cycle), respectively. The results show a clear inverse dependence of the I2C power dissipation on the pull-up resistance value with an absolute value of power savings of up to 0.8 m\(\text{W}\). The power dissipation, which can be as high as 2 m\(\text{W}\) for the lowest used resistance value of 3.92 k\(\Omega\) (typically used in practice), reduces below 1.2 m\(\text{W}\) and settles to a plateau above 1 m\(\text{W}\), implying up to 2\times power reduction. The reason for this plateau is the existence of the internal pull-up pathways embedded into sensors and/or processors as Figure 4 shows. Furthermore, the results confirm the expected behavior of increasing power consumption with increasing duty cycle of logic 0 and reveal the increasing power consumption with increasing logic switch frequency.

Because our experimental procedure involved a repetitive register read request of a fixed byte from a sensor register, the actual reading process was only a portion of the total I2C transaction. As a result, the observed differences in current measurements only reflect changes in power dissipation due to the transmission of a prefixed byte during that portion of the whole process. Consequently, observed power consumption dependencies in Figure 7(b) and (c) are less than what would be in a real-word usage scenario, where a sensor transmits streams of uninterrupted data.

5.5 Estimation of I2C High-Logic-Reception Channel Model Parameters

Both the analysis of I2C circuitry (shown in Figure 4(a)) and the experimental results indicate that one can decrease the
power consumption of I2C communication by increasing the pull-up resistance of the I2C data bus. Similarly, it follows that an increase in pull-up resistance will only have detrimental effects on the transmission fidelity of high logic values. Specifically, it results in a decrease of the steady-state logic 1 I2C voltage level (bringing it closer to threshold) and in an increase of 0-to-1 transition time (risking reaching to steady-state level in an I2C clock cycle). In stark contrast, an increase in pull-up resistance causes a decrease of the steady-state logic 0 I2C voltage level (taking it further away from threshold) and a decrease of 1-to-0 transition time. Based on this observation, which we also verified with measurements provided below, the potential of our proposed method lies in the analysis of logic 1 transmission.

We evaluated the two extreme configurations of the pull-up DCP by measuring the steady-state logic 0/1 voltage levels $V_{12C}^{0/1,\min}$ and $V_{12C}^{0/1,\max}$, as well as the rise/fall times (10%-90%) of the I2C voltage, for the minimum ($R_{12C}^{\text{pull-up}} \approx 3.9 \, \text{k} \Omega$) and maximum ($R_{12C}^{\text{pull-up}} \approx 62.7 \, \text{k} \Omega$) DCP pull-up resistance configurations, respectively.

Figure 8 plots the distribution of the steady state voltage measurements of the I2C bus with the minimum DCP pull-up resistance configuration at supply voltage $V_{\text{supply}} = 2.5 \, \text{V}$, together with the fitted Gaussian distribution with the same mean and standard deviation as the measurement data and the density histogram of samples drawn from the fitted Gaussian. Even though the plot visually confirms that the density histogram of the measured steady-state voltage of the I2C bus is close to the density histogram of samples drawn from the fitted Gaussian, the two-sample Cramér-von Mises test rejects the null hypothesis that the measurement data is distributed as the samples drawn from the fitted Gaussian at the 1% level.

![I2C Bus Voltage Measurements](image)

Fig. 8. Density histogram (the area under the histogram integrates to unity) of voltage measurements of the I2C bus with the minimum DCP pull-up resistance configuration (14 235 samples), the fitted Gaussian distribution of same mean and standard deviation as the data and the density histogram of samples drawn from the fitted Gaussian with same resolution as the measurement data. Two-sample Cramér-von Mises test rejects the null hypothesis that the measurement data is distributed as the samples from the fitted Gaussian at the 1% level.

Following means and standard deviations for the low and high logic voltage levels of the I2C bus with the minimum and maximum DCP pull-up resistance configurations:

\[ V_{12C}^{0,\min} = 58.9 \pm 19.4 \, \text{mV}, \quad V_{12C}^{0,\max} = 2131.6 \pm 19.1 \, \text{mV}, \]
\[ V_{12C}^{1,\min} = 25.2 \pm 10.0 \, \text{mV}, \quad V_{12C}^{1,\max} = 2072.3 \pm 19.6 \, \text{mV}, \]

and rise/fall times

\[ \tau_{\text{rise}}^{\min} \approx 454 \, \text{ns}, \quad \tau_{\text{rise}}^{\max} \approx 1092 \, \text{ns}, \]
\[ \tau_{\text{fall}}^{\max} \approx 17 \, \text{ns}. \]

These results verify the previous hypothesis that increasing pull-up resistance increases the rise time and decreases the fall time of the I2C bus voltage.

We denote the equivalent resistance of the pull-up branch in Figure 4(b) when the DCP is in minimum/maximum pull-up resistance configuration by

\[ R_{\text{eq}}^{\text{pull-up}} = R_{\text{eq}} \parallel R_{\text{pull-up}}^{\text{min/\max}}. \]

$R_{\text{eq}}^{\text{pull-up}}$ is the equivalent resistance for the internal pull-up paths (connected to the supply in parallel) of all devices on the I2C bus. The resistance $R_{\text{off}}^{\text{pull-up}}$ in the pull-down path of the equivalent circuit in Figure 4(b) is the equivalent resistance for the off-resistances of the internal transistors in the pull-down path (connected to the ground in parallel) of all devices on I2C bus.

The steady-state voltage level measurements provided above let us estimate all the resistances in Figure 4(b). In particular,

\[ \frac{R_{\text{eq}}^{\text{pull-up/\max}}}{R_{\text{off}}^{\text{pull-up}}} = \frac{V_{\text{supply}} - V_{12C}^{1,\min/\max}}{V_{12C}^{1,\min/\max}}. \tag{11} \]

There are two equalities in (11). Taking the ratio of these equalities and plugging in the steady state voltage values gives

\[ \frac{R_{\text{eq}}^{\text{pull-up/\max}}}{R_{\text{eq}}^{\text{pull-up}}} = \frac{R_{\text{eq}}^{\text{pull-up/\min}}}{R_{\text{eq}}^{\text{pull-up}}} \approx 1.19. \]

With the knowledge of the DCP pull-up resistance values $R_{12C}^{\text{pull-up/\max}}$, this ratio yields an equivalent internal pull-up resistance of $R_{\text{eq}}^{\text{pull-up}} \approx 0.82 \, \text{k} \Omega$, which in turn yields an equivalent transistor off-resistance of $R_{\text{off}}^{\text{pull-up}} \approx 3.94 \, \text{k} \Omega$.

After estimating the resistance values we can estimate $C_{12C}$ using the rise/fall time measurements and the analytic solution of the voltage on the I2C data bus,

\[ V_{12c}(t) = V_{12C}(0) e^{-\frac{\tau_{\text{rise}}^{\min/\max}}{R_{12C}}} + V_{12C}^{1,\min/\max} \left(1 - e^{-\frac{\tau_{\text{fall}}^{\min/\max}}{R_{12C}}} \right), \tag{12} \]

where $\tau_{\text{rise/fall}}^{\min/\max} = R_{\text{parallel}}^{\text{parallel}} C_{12C}$ and $R_{\text{parallel}}^{\text{parallel}} = R_{\text{equ}} \parallel R_{\text{eq}}^{\text{pull-up/\max}}$. Using this equation we estimate the I2C capacitance of our system as $C_{12C}^{\text{min}} \approx 522 \, \text{pF}$.

### 5.6 Analytic Derivation of Dependence of I2C Channel Integer Value Distortion on Pull-up Resistance

During bit reception process over I2C from a sensor, the sensor sets the voltage of the I2C bus at the beginning of an I2C clock cycle (when the I2C clock SCL is low), either pulling the SDA voltage down to logic 0 or letting the supply pull the SDA voltage up. We assume that an erroneous bit read from a sensor on I2C occurs when the
I2C voltage sampled by the microprocessor at the end of the clock cycle (during the high-to-low transition of SCL) is on the wrong side of the threshold voltage $V_{th}$. We take it to be half of the supply voltage, i.e., $V_{th} = V_{pp}/2$. The possible causes for such an event can be long transition times between logic levels compared to the I2C clock period $t_{2C}$ and logic levels which are on the wrong side of $V_{th}$, possibly due to noise.

Let $R_{eq}^{i,j}$ denote the equivalent resistance on the total pull-up path in the equivalent circuit in Figure 4(b) when the DCP is at the $i$th setting. The ISL23415 DCP we use in the experiments of Section 5.4 has 256 programmable levels, so $0 \leq i \leq 255$. Let $V_{2C}^{0/1,i}$ be the corresponding steady-state logic 0/1 voltage levels on the I2C bus and let $\tau_i$ be the corresponding rise time constant. Let $\{i_1, \ldots, i_8\}$ denote the DCP setting values for the pull-up resistances we switch through during transmission of each integer-encoding byte, where $i_1$ corresponds to the first bit of the byte sent over I2C. This bit is the least or most significant bit of the byte if the sensor transmits data in little- or big-endian fashion, respectively. Also, let $0 \leq i_{nom} \leq 255$ be the nominal index for the DCP setting with corresponding equivalent pull-up resistance $R_{eq}^{i_{nom}}$ yielding reliable operation without any read errors. We assume that the DCP module switches to this resistance for operation-critical bus transactions, e.g., during transmission of START/STOP or ACK/NACK, and bytes which are not integer-encoded or which cannot tolerate non-zero integer value distortion.

During data reception on I2C from a sensor, the sensor sequentially transmits sensor data in chunks of bytes. During the clock cycle, just before each such byte transmission, SDA is always low. Either the sensor sets it low just before the transmission of the initial byte as an acknowledgement (ACK) to the read request from the microprocessor or the master sets it low as an ACK in between two consecutive bytes the sensor transmits. Since logic 0 transmission on I2C is always reliable, at the beginning of transmission of each integer-encoding byte the SDA voltage will be steady at $V_{2C}^{0,i_{nom}}$.

For $1 \leq j \leq 8$ and a given byte $x$ sent over the I2C bus let $x(j)$ denote the value of the $j$th transmitted bit (in time). In the I2C protocol the most significant bit is transmitted first, so that with the notation introduced in Section 3 we have $x(1) = x_i$. We find the probabilities of erroneous bit reception during transmission of $x$ given the DCP configuration profile $\{i_j\}_{j=1}^8$ via the following iterative calculations.

Assuming that the transmission of $x$ occurs during the time interval $[0, 8 \times t_{2C}]$ and that the initial I2C voltage at time $t = 0$ is $V_{2C}(0) = V_{2C}^{0,i_{nom}}$, iteratively on $1 \leq j \leq 8$ we solve an equation similar to the Equation (12) over the time interval $[j-1]t_{2C}, jt_{2C}$ to find $V_{2C}(jt_{2C})$. If $x(j) = 0$, then transitions are rapid and I2C voltage reaches steady-state level before the end of clock cycle, so that at the end of the $j$th cycle we set the I2C voltage to be $V_{2C}(jt_{2C}) = V_{2C}^{0,i_j}$. If $x(j) = 1$ however, then transitions are slow and we calculate the voltage levels at the end of each clock cycle as

$$V_j = V_{2C}(jt_{2C}) = V_{2C}([j-1]t_{2C})e^{-\frac{t_{2C}}{\tau_{i_j}}} + V_{2C}^{1,i_j}(1 - e^{-\frac{t_{2C}}{\tau_{i_j}}}).$$

We take the I2C voltage levels at the end of each I2C clock cycle to be Gaussian distributed (see Figure 8) with mean $V_j$ and standard deviation $\sigma_n$, $1 \leq j \leq 8$. Then, given $x(j) = 1$, the probability that the receiver erroneously perceives it as logic 0 is

$$p_j^x = \frac{1}{\sigma_n \sqrt{2\pi}} \int_{V_{th}}^{V_j} e^{-\frac{(V-V_j)^2}{2\sigma_n^2}} \, dV.$$

After appropriate relabeling of indices (from $1 \leq j \leq 8$ to $0 \leq i \leq 7$) the transmitted-byte-dependent error probabilities of Equation (8) in Section 4.1 read

$$p_{i,\text{down}}^j = p_j^x, \quad x_i = x(j);$$

and

$$p_{i,\text{up}}^x = 0, \quad \forall x_i \in \mathbb{W}_8, \quad 0 \leq i \leq 7.$$

Finally, using these probabilities we calculate the distribution of the integer value distortion of the channel with the given DCP configuration profile as described in Section 4.1.

Figure 9 shows the dependence of the tail distribution of integer value distortion $T_{M}$ on the equivalent I2C pull-up resistance values $R_{eq}^{i,j}$ in the case of uniform input.
distribution. Each plot corresponds to a DCP configuration profile with a fixed resistance across a whole byte. The fixed resistances correspond to the DCP settings used in power measurement experiments of Section 5.3. We choose the channel parameters same as the values estimated for our system in Section 5.5 with the exception of the bus capacitance, which we set equal to $C_{I2C} = 100 \text{ pF}$, more representative of an embedded system with fewer sensors connected to the I2C bus than in the Warp experimental system described in Section 5.3. We assume devices on I2C have no internal pull-up paths, so that the external DCP pull-up dominates the pull-up resistance.

Figure 9(a) shows the distribution of induced integer value distortion for the DCP (ISL23415TFUZ) on the Warp system used in the power dissipation experiments described in Section 5.3. The resolution ($0.39 \text{ kΩ}$) of the ISL23415TFUZ ($100 \text{ kΩ}$) was too coarse to have the desired accuracy of I2C error manipulation. Resistance values corresponding to consecutive DCP settings (8–12) yielded big jumps in the error performance of the I2C channel. However, Warp also supports the DCP ISL23415WFUZ ($10 \text{ kΩ}$), which is pin compatible with the ISL23415TFUZ and has $10 \times$ finer resolution. Figures 9(b) and (c) demonstrate the improved control on the I2C error one can achieve when using the ISL23415WFUZ as the choice of the DCP. There is no fundamental reason for not using a DCP with an even smaller granularity in a custom silicon implementation.

Figures 9(b) and (c) also demonstrate the sensitivity of the behavior of I2C error to the I2C noise levels. Figure 9(b) shows results of calculations for I2C voltage noise standard deviation $\sigma_n = 20 \text{ mV}$, whereas Figure 9(c) shows results for $\sigma_n = 40 \text{ mV}$. As expected, increased noise deteriorates the control over the I2C error and shifts the tail distribution of integer value distortion of the channel upwards. Thus, control of the induced I2C channel errors requires one to monitor the noise levels on I2C bus and compensate for changes in noise levels. Because primarily $1 \rightarrow 0$ errors can occur as a direct result of increasing pull-up resistor value, I2C channel errors result in received values that are numerically smaller than the actual value transmitted and the integer value distortion (which by definition is nonnegative) shown in Figure 9 correspond to negative errors only.

Fig. 10. The channel adaptation module consists of a channel modulating hardware (e.g., a DCP) facilitating adaptation of the data bus, an $L$-bit counter and a control module that provides the $N$-bit control signal to the channel modulating hardware. The processor feeds the configuration parameters to the control module only once and synchronizes the modulo-$L$ counter with the serial communication transactions.

6 HARDWARE OVERHEADS OF CHANNEL ADAPTATION

In Section 5 we implemented channel adaptation to I2C via a DCP module. In general, channel adaptation applies to any binary channel that transmits integer data and will require a channel adaptation module similar to the DCP module for each such channel. In this section we estimate the hardware cost of the channel adaptation module that is independent of the channel communication protocol for serial communication channels such as I2C and SPI, which are widely used in embedded systems.

Utilization of bit-level channel adaptation exhibits a number of technical complications from the processor side, such as the operational load introduced to the processor, its accompanying power consumption and the difficulty in implementation from the timing perspective. However, these are straightforward to mitigate by providing a channel adaptation module that acts as the glue logic between the processor and the channel modulating hardware, e.g., the DCP module in the case of I2C communication discussed in Section 5.

Figure 10 illustrates a block diagram for the architecture of such a channel adaptation module. For a single sensor transmitting $L$-bit words on a serial channel, $L + 1$ $N$-bit registers (1 register for each bit position and 1 for default value) suffice to store a bit-level channel adaptation configuration, which consists of selection values to choose from the $2^N$ possible states the channel modulating hardware can assume. The approach of feeding these values constantly through the CPU is energy inefficient and does not meet the timing requirements of bit-level adaptation. To control the channel modulating hardware we propose a minimal control module implemented in a miniature low-power FPGA, which can be easily integrated, for instance, into existing DCP designs. The module receives from the processor the channel adaptation lookup table only once and executes adaptation when instructed. This enables fast and low-power switching of the channel modulating hardware and facilitates bit-level adaptation of high-frequency serial communication channels.

To quantify the hardware footprint of the protocol-agnostic part of the channel adaptation module, we implement its control logic in an FPGA using the Verilog hardware description language. Algorithm 1 encapsulates our implementation. We design the hardware module as a two-state finite state machine that modulates the communication channel at each negative edge of the transmission clock during data transaction. During the transmission of the $i$’th bit of a word, the module modulates the channel according to the selection specified by register $R_i$.

We have synthesized the Verilog implementation on an iCE40 FPGA for word lengths $L = 8/12/16$. The synthesis revealed that, the protocol-agnostic part of the synchronization logic for the channel adaptation module utilizes $61/61/61$ carry logic, $34/34/34$ negative edge clock D flip-flops, $72/104/136$ negative edge clock D flip-flops with clock enable and 224/248/291 4-input LUTs.

7 CONCLUSIONS

We present a new communication channel adaptation technique that trades integer distance in induced errors for
lower power usage. The technique achieves this by modulating the channel to vary the bit-error rate across the ordinal bit positions in a word to reduce power dissipation. To predict channel parameters, it utilizes an efficient method for calculating the exact distribution of integer value distortion suffered during bit-level adaptation. We carry out a case study for implementation of the technique on I2C channel. We empirically verify power reduction of up to $2 \times (0.8 \text{ mW})$ by means of modulating the pull-up resistance of the I2C bus of the Warp hardware platform. We explore the design space and feasibility of the proposed scheme utilizing the developed theoretical tools for calculating the integer value distortion distribution and analytical derivations of I2C channel errors. Results indicate the need for noise compensation for reliable channel adaptation. Finally, by means of synthesizing in FPGA the protocol-agnostic part of bit-level synchronization to serial communication channels, we give an estimate for the footprint of a channel modulation hardware for sensor sample resolutions common in embedded sensor systems (e.g., 8–16 bits).

**ACKNOWLEDGMENTS**

This research is supported by an Alan Turing Institute award TU/B/000096 under EPSRC grant EP/N510129/1, and by Royal Society grant RG170136. We thank Richard Hopper for assisting with power dissipation measurements in Section 5, Srisht Fateh Singh for help with the FPGA synthesis in Section 6, and James Meech, Nathaniel Tye, Chatura Samarakoon, and Vasileios Tsoutrisouras for providing feedback on the manuscript.

**REFERENCES**

[1] P. A. Merolla, J. V. Arthur, R. Alvarez-Icaza, A. S. Cassidy, J. Sawada, F. Akopyan, B. L. Jackson, N. Imam, C. Guo, Y. Nakanura et al., “A million spiking-neuron integrated circuit with a scalable communication network and interface,” Science, vol. 345, no. 6197, pp. 668–673, 2014.
[2] M. Shafique, R. Hafiz, S. Rehman, W. El-Harouti, and J. Henkel, “Cross-layer approximate computing: From logic to architectures,” in Proceedings of the 53rd Annual Design Automation Conference, 2016, pp. 1–6.
[3] P. Stanley-Marbell, A. Alagh, M. Carbin, E. Darulova, L. Dolecek, A. Gerstlauer, G. Gillani, D. Jevdijic, T. Moreau, M. Cacciotti et al., “Exploiting errors for efficiency: A survey from circuits to algorithms,” arXiv preprint arXiv:1805.05885, 2018.
[4] P. Stanley-Marbell, V. Estellers, and M. Rinard, “Crayon: Saving power through shape and color approximation on next-generation displays,” in Proceedings of the Eleventh European Conference on Computer Systems, ser. EuroSys ’16. New York, NY, USA: Association for Computing Machinery, 2016.
[5] H. Hatamkhani, F. Lambrecht, V. Stojanovic, and C.-K. K. Yang, “Power-centric design of high-speed i/o,” in Proceedings of the 43rd Annual Design Automation Conference. ACM, 2006, pp. 867–872.
[6] F. O’Mahony, G. Balamurugan, J. E. Jausi, J. Kennedy, M. Mansuri, S. Shekhar, and B. Casper, “The future of electrical i/o for microprocessors,” in 2009 International Symposium on VLSI Design, Automation and Test. IEEE, 2009, pp. 31–34.
[7] K. T. Malladi, B. C. Lee, F. A. Nothaft, C. Kozyrakis, K. Periyathambi, and M. Horowitz, “Towards energy-proportional data-center memory with mobile dram,” in Proceedings of the 39th Annual International Symposium on Computer Architecture, ser. ISCA ’12, 2012, pp. 37–48.
[8] P. Stanley-Marbell and P. Hurley, “Probabilistic value-deviation-bounded integer codes for approximate communication,” arXiv preprint arXiv:1804.02317, 2018.
[9] P. Stanley-Marbell and M. Rinard, “Reducing serial i/o power in error-tolerant applications by efficient lossy encoding,” in Proceedings of the 53rd Annual Design Automation Conference, ser. DAC ’16. New York, NY, USA: ACM, 2016, pp. 62:1–62:6.
[10] ———, “Efficiency limits for value-deviation-bounded approximate communication,” IEEE Embedded Systems Letters, vol. 7, no. 4, pp. 109–112, 2015.
[11] Y. Kim, S. Behroozi, V. Raghunathan, and A. Raghunathan, “Axerbus: A quality-configurable approximate serial bus for energy-efficient sensing,” in 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED). IEEE, 2017, pp. 1–6.
[12] P. Stanley-Marbell, P. A. Francese, and M. Rinard, “Encoder logic for reducing serial i/o power in sensors and sensor hubs,” in Hot Chips 28 Symposium (HCS). IEEE, 2016, pp. 1–2.
[13] C.-H. Huang, Y. Li, and L. Dolecek, “Acoac: Adaptive coding for approximate computing on faulty memories,” IEEE Transactions on Communications, vol. 63, no. 12, pp. 4615–4628, 2015.
[14] C. E. Shannon, “Coding theorems for a discrete source with a fidelity criterion,” IRE National Convention Record, vol. 7, no. 4, pp. 142–163, 1959.
[15] T. M. Cover and J. A. Thomas, Elements of information theory. John Wiley & Sons, 2012.
[16] P. Stanley-Marbell, “Encoding efficiency of digital number representations under deviation constraints,” in IEEE Information Theory Workshop, (ITW’09), Oct 2009, pp. 203–207.
[17] C. E. Shannon and W. Weaver, The Mathematical Theory of Communication. Urbana, Illinois: University of Illinois Press, 1963.
[18] J. R. Kwapisz, G. M. Weiss, and S. A. Moore, “Activity recognition using cell phone accelerometers,” ACM SigKDD Explorations Newsletter, vol. 12, no. 2, pp. 74–82, 2011.
[19] P. Stanley-Marbell and M. Rinard, “Warp: A hardware platform for efficient multi-modal sensing with adaptive approximation,” IEEE Micro, vol. 40, no. 1, pp. 57–66, Jan 2020.
[20] ISL23415 - Single, Low Voltage Digitally Controlled Potentiometer, Renesas Electronics, 9 2015, rev. 2.00.
[21] MMA8451Q, 3-axis, 14-bit/8-bit digital accelerometer, NXP Semiconductors, 2 2017, rev. 10.3.
**Bilgesu Arif Bilgin** is currently a postdoctoral research associate in the Physical Computation Laboratory of the Engineering Department at the University of Cambridge. Prior to that he has worked as a postdoctoral researcher at the Department of Engineering at the Koc University, Turkey (2015–2017). He has received his B.S. degree in Electrical and Electronics engineering from Middle East Technical University in 2008, M.Sc. and Ph.D. degrees in Mathematics from Koc University, in 2011 and 2015, respectively. His research interests include unconventional computing, neural information theory, nano-fabrication, partial differential equations, modelling and molecular communications.

**Phillip Stanley-Marbell** is currently an Assistant Professor with the Department of Engineering at the University of Cambridge, where he leads the Physical Computation Laboratory. His research focuses on exploiting an understanding of properties of the physical world and the flexibility of sensing systems, to make more efficient computing systems that interface with nature. Prior to joining the University of Cambridge, he was a Researcher with the Massachusetts Institute of Technology, from 2014 to 2017. He has held positions in industry at Bell-Labs Research (1995, 1996), Lucent Technologies and Philips (1999), and NEC Research Labs (2005). He was a permanent Research Staff Member with IBM Research—Zürich from 2008 to 2012, and then an Engineer with Apple until 2014. He received the PhD degree from CMU in 2007 and is a Senior Member of the IEEE. Contact him at phillip.stanley-marbell@eng.cam.ac.uk.