Two Countermeasures Against Hardware Trojans Exploiting Non-Zero Aliasing Probability of BIST

Elena Dubrova, Mats Näslund, Gunnar Carlsson, John Fornehed, and Ben Smeets

1 Royal Institute of Technology, Electrum 229, 164 40 Stockholm, Sweden
dubrova@kth.se
2 Ericsson Research, Ericsson, Färörgatan 6, 164 80 Stockholm, Sweden
{mats.naslund, ben.smeets}@ericsson.com
3 Development Unit Radio, Ericsson, Färörgatan 6, 164 80 Stockholm, Sweden
gunnar.carlsson@ericsson.com
4 BNET Systems & Technology, Ericsson, Färörgatan 6, 164 80 Stockholm, Sweden
john.fornehed@ericsson.com

Abstract. The threat of hardware Trojans has been widely recognized by academia, industry, and government agencies. A Trojan can compromise security of a system in spite of cryptographic protection. The damage caused by a Trojan may not be limited to a business or reputation, but could have a severe impact on public safety, national economy, or national security. An extremely stealthy way of implementing hardware Trojans has been presented by Becker et al. at CHES’2012. Their work have shown that it is possible to inject a Trojan in a random number generator compliant with FIPS 140-2 and NIST SP800-90 standards by exploiting non-zero aliasing probability of Logic Built-In-Self-Test (LBIST). In this paper, we present two methods for modifying LBIST to prevent such an attack. The first method makes test patterns dependent on a configurable key which is programed into a chip after the manufacturing stage. The second method uses a remote test management system which can execute LBIST using a different set of test patterns at each test cycle.

Keywords: Hardware Trojan; malicious hardware; countermeasure; BIST

1 Introduction

Hardware is the root of trust of all secure computations and communications. Semiconductor chips are used in smart phones, cars, medical devices, etc., making the world around us more efficient, convenient and sustainable. Any cryptographic protocol, algorithm, or primitive is implemented either directly in hardware, or in software which is eventually run on hardware. This makes hardware an attractive target for adversaries. Attacks against critical infrastructure
such as smart power grid, water supply systems, or traffic control may have catastrophic consequences for our society.

State-of-the-art integrated circuits are typically too complex and expensive to be designed and manufactured by one company. Instead, typically some companies focus on the design of integrated circuits, while other companies manufacture, test, package, personalize, and distribute the chips. Often a single integrated circuit is created using IP-blocks designed by other companies. With multiple players involved in the supply chain, there are plenty of opportunities to implant a hardware Trojan which opens a backdoor into a chip in spite of cryptographic protection [26]. Malicious modifications can be introduced into a design, for example, by tampering with a CAD-tool which is used for circuit’s synthesis. The code of a CAD-tool is usually huge and it undergoes a continuous development. So, several extra lines which modify the original design to inject a Trojan may easily get unnoticed in a multi-million line code. Alternatively, a third-party-made IP-block might contain a backdoor that can be used to steal secret keys or extract internal chip data. Circuit modifications can also be made at the manufacturing stage, potentially affecting all chips or just some selected ones. Today’s chips contain billions of transistors, so it is very difficult to identify which of them are not a part of the original design. Functional verification is further complicated by the fact that manufacturers are typically given a freedom to add redundant circuitry to a chip in order to increase manufacturing yield [17].

The presence of hardware Trojans can be difficult to prove. For example, some PCs are claimed to contain malicious circuit modifications that allow a person who knows the modifications to remotely access a PC without the user’s knowledge [33]. However, it is still not confirmed if these claims are true or not. Some processors are suspected to contain backdoors deliberately implanted in their hardware Random Number Generators (RNGs) that make possible predicting RNG’s output [16]. Again, it remains a conspiracy-theory story.

We do not know if these stores are true or not. However, we cannot discount a possibility that such attacks may take place if they are feasible to implement. For example, as demonstrated in [3], it is possible to reduce the security of a hardware RNG compliant with FIPS 140-2 and NIST SP800-90 standards from 128 to 32 bits by injecting stuck-at faults at the outputs of selected transistors. This can be done without disabling the Built-In Self-Test (BIST) logic which checks RNG’s functionality at each power-up, without failing BIST tests, and without failing any randomness tests. Stuck-at faults can be injected a very stealthy way by modifying dopant types in the active region of transistors. Such dopant-level Trojans do not require adding any extra logic to the original design and therefore do not change its layout. As a result, the Trojan-injected circuit appears legitimate at all wiring layers. Even with the advanced imaging methods such as Scanning Electron Microscopy (SEM) or Focused Ion Beam (FIM), it extremely difficult to detect changes made to the dopant in a large design implemented with nanoscale technologies. To detect changes in dopant types, in addition to all metal layers, the contact layer has to be examined. High-quality imaging of the contact layer is significantly more costly than imaging of a metal layer [37].
addition, since only the dopants of a few transistors are modified, the change in the side-channel information is too small to be detected by side-channel analysis. Typically side-channel analysis can only detect sufficiently large Trojans that are at most three to four orders of magnitude smaller than the original design [1]. Trojans of a smaller size remain undetected.

The attack presented in [3] exploits the fact that aliasing probability of BIST is non-zero due to the compaction of circuit’s output responses. Aliasing probability is the probability that a fault-free circuit is not distinguished from a faulty one. If an n-bit compactor is used, the aliasing probability of BIST is $1/2^n$ [9]. In the traditional BIST, the same set of test patterns is applied to a circuit under test at each test cycle, and therefore the same compacted output response, called signature, is expected. Therefore, an adversary who knows the set of BIST test patterns can select suitable values for the Trojan that result in the same signature as a fault-free circuit signature. Since the aliasing probability is $1/2^n$, in order to inject a Trojan which does not trigger BIST, an adversary has to make $2^{n-1}$ simulation trials on average. The typical size of a BIST output response compactor is 32 bits, so the attack is feasible in practice.

In this paper, we present two methods for modifying BIST to prevent such an attack. The paper is organized as follows. Section 2 reviews related work on hardware Trojans. Section 3 gives a background on BIST. Section 4 describes the attack from [3]. Section 5 presents two countermeasures against that attack. Section 6 concludes the paper and discusses open problems.

2 Background and Related Work

In this section, we give a brief introduction to hardware Trojans, describe previous approaches for their detection and prevention, and analyze if these approaches can be used to combat the dopant-level Trojans from [3].

2.1 Definition

A hardware Trojan is a malicious change of a design that makes it possible to bypass or disable the security of a system [38]. The purpose of Trojan insertion can be either to leak confidential information to the adversary, or to disable/destroy a chip.

Hardware Trojans has been known for a while (also referred to as sleeper cells [36]), but previously it was very difficult to inject a Trojan into the supply chain. In today’s globalized world where the manufacturing is outsourced and the use of third-party IP from small and relatively new vendors is widespread, this is no longer a problem.

There are two different kinds of Trojans [38]. Functional Trojans add or remove transistors, gates or other components to/from the original design. Parametric Trojans reduce the reliability of a chip by thinning of wires, weakening of transistors, or subjecting the chip to radiation. A chip with a parametric Trojan produces errors or fails every time the affected component is loaded intensely.
2.2 Detection of Hardware Trojans

Hardware Trojan detection methods can be divided into pre-manufacturing and post-manufacturing.

Pre-manufacturing methods aim at detecting Trojans inserted into a HDL description of the design, or an RT- or gate-level netlist during the design stage. Such malicious modifications can be done, for example, by an untrusted employee or an intentionally modified CAD-tool. Post-manufacturing methods focus at detecting Trojans added during or after the manufacturing stage. Such Trojans can be inserted, for example, by an untrustworthy manufacturer or a third party performing packaging or personalization.

Current techniques for Trojan detection include:

1. **Visual inspection** in which the layers of a chip are repeatedly removed and the exposed circuitry is scanned using various high-resolution imaging methods;
2. **Side-channel analysis** in which signals emitted by a chip, e.g. power, path delays, or electromagnetic radiation are measured;
3. **Testing** (ATPG or BIST), in which test stimuli are applied to a chip and its output is monitored to detect functional differences from the specification.

**Visual inspection** To perform a visual inspection, a target chip is first de-packaged. Then, the layers of the chip are removed one-by-one by polishing or etching and, for each exposed layer, images are taken with a high-resolution imaging method such as Scanning Electron Microscopy (SEM) or Focused Ion Beam (FIM). These images are then compared to the corresponding images of a golden chip to detect possible differences. A golden chip is a chip which is known to have the correct functionality complying with the specification, without any malicious modifications.

Changes in metal wires and transistors can typically be detected with a high probability. It is more difficult to detect changes made to the dopant, especially in nanoscale technologies. To detect changes in dopant types, in addition to all metal layers of a chip, the contact layer has to be examined. Imaging of a contact layer requires a higher magnification compared to the one of metal layers. According to high-quality imaging of the contact layer is 16 times more costly than imaging of a metal layer.

As we can see, visual inspection is expensive and time consuming process. It also destroys the inspected chip. Therefore, it can only be applied to a small number of chips. So, although in theory it is possible to detect dopant-level Trojans from using advanced imaging methods such as SEM or FIM, on practice it is extremely difficult, especially for large designs implemented with state-of-the-art technologies.

**Side-channel analysis** In side-channel analysis, signals emitted by the examined chip, e.g. power, path delays, or electromagnetic radiation. 
are measured and compared to the corresponding signals of a golden chip. Typically side-channel analysis can only detect Trojans that are at most three to four orders of magnitude smaller than the original design [1].

The dopant-level Trojans from [3] modify only a small number of transistors (4 out of the 32) in a small number of flip-flops in a design. The dominant part of the gates remains unchanged and therefore behaves according to the specification. As a result, the change is the side-channel information is too small to be detected by side-channel analysis.

Another technique to detect Trojans, proposed in [31], is to add to a design redundant Trojan detection circuitry that can decide if the design was modified during the manufacturing. For example, gates that transform some parts of the design into ring oscillators can be added. During the analysis, frequencies of these ring oscillators can be compared to the corresponding frequencies of a golden chip to detect if the design was changed. A problem with such a method, as well as with any other method based on extra Trojan detection circuitry, is that the circuitry itself can be maliciously modified at the manufacturing stage not to trigger the Trojan.

**Testing** For a design is using the traditional Design-for-Test (DFT) architecture with a JTAG port and scan chains, it is possible to access the internal content after the manufacturing and thoroughly check the functionality using various external testing methods [5]. Note, however, that test sets are generated for the original, Trojan-free netlist and typically for a specific fault model (stuck-at, transition, small-delay defects, etc). Therefore, they may not be able to detect Trojans as efficiently as they detect manufacturing defects.

For a design without JTAG and scan scan, BIST can used. However, as we mentioned in Section 1, it is possible to exploit the non-zero aliasing probability of BIST and make Trojan modifications so that the Trojan-injected circuit produces the same expected signature as a fault-free circuit. For this reason, the dopant-level Trojans from [3] are resistant to the conventional BIST.

### 2.3 Prevention of Hardware Trojans

Some countermeasures have also been developed to protect against activation of certain Trojans, or to maintain secure operation in presence of unknown Trojans, see [2] for an excellent overview.

The former methods typically involve utilizing data guards such as scrambling or obfuscation, or hardening the architecture against specific triggers. For example, control circuitry that makes Trojan activation difficult can be added between the untrusted IPs [39].

The latter methods are usually implemented by replication, fragmentation and voting, as in the traditional fault-tolerant design [12]. For example, a part of hardware design which is not covered by simulation/verification can be covered with software [19].
Such prevention methods typically require the addition of a large amount of redundancy to the original design. Therefore, they are not suitable for protecting devices with constrained resources.

3 Conventional Built-In Self-Test

BIST was introduced in the 80’s with the purpose of combating the raising complexity of external testing [24]. In BIST test generation and response capture logic are incorporated on-chip. On-chip circuitry usually works at a much higher frequency than an external tester. So, by embedding the test pattern generator on chip, test application time can be reduced. By embedding the output response analyzer on chip, time to compute the circuit response can be reduced as well.

There are different types of BIST. Logic BIST (LBIST), on which we focus in this paper, is used for testing random digital logic [32]. Memory BIST (MBIST) is designed for testing memories [34].

Cryptographic modules such as random number generators, block or stream ciphers, cryptographic hash functions, etc. often employ LBIST to make possible periodic fault detection of functional circuits during their lifetime. A random hardware fault can compromise the security of a system. For example, if the output of a pseudo-random number generator used in a stream cipher gets stuck to 0, then the stream cipher will be sending messages unencrypted.

The traditional LBIST employs a Pseudo-Random Pattern Generator (PRPG) to generate pseudo-random test patterns that are applied to the circuit under test and an output response compactor for obtaining the cumulative value of the output responses of the circuit to these test patterns, called signature (see Figure 1) [23]. Faults are detected by comparing the computed signature to the expected “good” signature.

Theoretically, it is possible to generate a complete set of test patterns off-line using some Automatic Test Pattern Generation (ATPG) method [5] and store this test set in an on-chip Read Only Memory (ROM). However, such a scheme does not reduce the cost of test pattern generation and requires a very large ROM. Several gigabits of test data may be required for a multi-million gate design [18]. Instead, pseudo-random patterns generated by a Linear Feedback Shift Register (LFSR) are usually used as test patterns [25]. LFSRs are simple, fast, and easy to implement in hardware [15].

The output response compactor is usually implemented by a Multiple Input Signature Register (MISR). Since the output response is compacted, a faulty circuit may produce the same signature as the correct circuit. This is known as an aliasing error. If an MISR with a primitive generator polynomial is used\(^5\), then the aliasing probability is bounded by \(1/2^n\) [9], where \(n\) is the size of the MISR.

LBIST controller contains control circuitry that administers the LBIST testing process: generation of pseudo-random test patterns, their application to

---

\(^5\) An irreducible polynomial of degree \(n\) is called primitive if the smallest \(m\) for which it divides \(x^m + 1\) is equal to \(2^n - 1\) [19].
the circuit under test and compaction of responses of the circuit to these test patterns. In operation, the controller initializes the PRPG with the initial state defined by the test initialization parameters. After the initialization, controller counts the number of test patterns generated by the PRPG and stops the PRPG when a pre-defined number of patterns is generated.

Pseudo-random patterns generated by the PRPG are applied to the circuit under test and propagated through its components. The resulting responses are fed into the MISR. The MISR computes the signature and forwards it to the decision logic.

Decision logic compares the signature computed by the MISR to the expected signature and makes a decision whether the circuit under test passed or failed the test cycle. If the MISR signature matches the expected signature, the circuit passes the test cycle; otherwise it fails the test.

The test initialization parameters and the expected signature are typically stored in a memory or hard-wired during the manufacturing stage. LBIST is usually performed automatically at power-up and restart, or in response to an external trigger, e.g., if a hardware or software supervising the chip indicates a fault. In addition, LBIST may be initiated by an operator, e.g., for debugging purposes when a faulty chip is sent for repair.

4 Attack of a Hardware Random Number Generator

In this section, we describe the attack on a hardware RNG presented in [3].
The RNG considered in [3] consists of an entropy source and a digital post-processing unit [20]. The digital post-processing unit contains an Online Health Test (OHT) module and a cryptographically secure Digital Random Bit Generator (DRBG). The OHT monitors the random numbers from the entropy source to guarantee that they have a required minimum entropy. DRBG includes a conditioner and a rate matcher. The conditioner computes new seeds for the rate matcher. On the basis of these seeds, the rate matcher computes 128-bit random numbers. This is done by performing an Advanced Encryption Standard [8] (AES)-based encryption with a 128-bit seed $c$ and a 128-bit encryption key $K$.

The generated random numbers are tested against a range of statistical tests in order to be NIST SP800-90 and FIPS 140-2 compliant. In addition, to be compliant with FIPS 140-2, the RNG contains an LBIST module which checks the functionality of the RNG at each power-up. When LBIST is initiated, the entropy source is disconnected and replaced by a 32-bit LFSR which generates pseudo-random test patterns. The 32-bit MISR compacts the resulting output responses of the rate matcher into a signature. This signature then is compared to a hard-wired expected signature to detect faults in the conditioner and the rate matcher. If two signatures are the same, the RNG passes the LBIST.

In the Trojan-free case, the probability that an adversary successfully guesses a random number generated by the RBG is $1/2^{128}$, i.e. the attack complexity is 128-bits. It was shown in [3] that this complexity can be reduced to $n$ bits by fixing to constants all flip-flops that store the key $K$ and all but $n$ flip-flops that store the seed $c$. As a result of these modifications, a 128-bit random number generated by the rate matcher depends on $n$ random bits and $256 - n$ constant bits known to the adversary. Therefore, the adversary can predict 128-bit random numbers with the probability of success $1/2^n$. On the other hand, if $n$ is sufficiently large, the Trojan RNG will still pass all the statistical tests, because by the output generated by the AES generates has very good statistical properties, even if its inputs differ in a few bits only. It was shown in [3] that the Trojan-injected RNG passed all randomness tests for the case of $n = 32$.

In order to pass LBIST check as well, the adversary has to find constant values for the 128 bits of the key $K$ and the $128 - n$ bits of the seed $c$ which produce the same signature as a fault-free circuit. This can be done by simulating the circuit with different stack-at faults injected into the flip-flops that store $K$ and $c$. If $n = 32$, then the adversary needs to do $2^{31}$ simulation trials on average to succeed. In Section 5.1, we show an example of such an attack.

To summarize, the attack presented in [3] has shown that non-zero aliasing probability of LBIST can be advantageously exploited to inject hardware Trojans in an RNG which is compliant with FIPS 140-2 and NIST SP800-90 standards. In the next section, we show how LBIST can be modified to prevent such attacks.

5 Proposed Countermeasures Against Trojans

In this section, we present two countermeasures against the hardware Trojans exploiting non-zero aliasing probability of LBIST. Both countermeasures are
based on the observation that, in order to prevent such attacks, it is sufficient to make the LBIST test patterns unknown until the manufacturing stage is completed.

5.1 Keyed LBIST

One possibility to mitigate the dopant-level Trojans presented in [3] is to make the initial state of the PRPG dependant on a configurable key, as shown in Figure 2. The PRPG needs to be adapted to generate test patterns based on an initialization value which is derived from the key.

To eliminate the possibility that the key is leaked to the manufacturer by an untrusted employee, the key should be decided and programmed into the chip after the manufacturing stage. Once the key is decided, the expected MISR signature can be computed by simulation and programmed into the chip as well. The programming of the key and the signature can be done either by the user or by trusted third party which performs chip personalization.

The key and the signature can be stored into an on-chip non-volatile memory, such as Flash or Electrically Erasable Programmable Read-Only Memory (EEPROM), or by means of programmable fuses. Almost all modern non-trivial integrated circuits contain a fusebox which is used e.g. for repair of on-chip memories at power-up or for storing secret keys. Even if a chip does not contain a JTAG port, a fusebox or an on-chip non-volatile memory can be accessed for programming "from inside" by a dedicated on-chip software. The software is typically controlled by a PC connected to a board on which the chip is mounted through a board connector.

Fig. 2. The presented keyed LBIST.
Note that the key does not have to be kept secret after the chip has been fabricated. If the currently stored key and the signature become compromised, e.g., an adversary gains knowledge of them when the chip is sent for repair or maintenance, a new key and a new signature can be programmed by the user upon receiving the chip back. By re-programming the signature, we will also be able to detect counterfeit in the case the original chip has been replaced during repair or maintenance.

As an example, consider an RNG implemented by a 4-stage Non-Linear Feedback Shift Register (NLFSR) shown in Figure 3. This NLFSR generates pseudorandom numbers in the range \( \{1, 2, \ldots, 15\} \). The sequence of generated numbers is defined by the following feedback functions:

\[
\begin{align*}
    f_0(x_1) &= x_1 \\
    f_1(x_0, x_1, x_2) &= x_2 \oplus x_0 x_1 \\
    f_2(x_0, x_1, x_3) &= x_3 \oplus x_0 x_1 \\
    f_3(x_0, x_1) &= x_0 \oplus x_1.
\end{align*}
\]

where \( x_i \) represents for the state variable of the \( i \)th stage of the NLFSR, \( i \in \{0, 1, 2, 3\} \). \( f_i \) is the feedback function of the \( i \)th stage and “\( \oplus \)” is the XOR.

At each clock cycle, the next state of the NLFSR is computed from its current state by simultaneously updating the value of each stage \( i \) to the value of the corresponding feedback function \( f_i \).
Suppose that the LBIST which is used to test such an RNG uses a 4-bit LFSR with the connection polynomial $1 \oplus x \oplus x^2 \oplus x^3 \oplus x^4$ as a PRNG and a 4-bit MISR with the connection polynomial $1 \oplus x^3 \oplus x^4$ as an output compactor. We assume that, at each clock cycle, the current 4-bit state vector of the LFSR is used as a test pattern. The LFSR is initialized to some non-zero state and the MISR is initialized to (0000). Both, LFSR and MISR are implemented in the Galois configuration.

The probability that an attacker successfully guesses the number generated by an $n$-bit NLFSR is $1/2^n$. However, by setting $k$ internal flip-flops of the NLFSR to a constant value it is possible to reduce the complexity of the attack to $1/2^{n-k}$.

Suppose that the attacker knows that the initial state of the LFSR is (1011) and that 8 test patterns are applied to compute the MISR signature. Then, the attacker can calculate the expected MISR signature by simulation. From the 3rd column of Table 1, we can see that this signature is (0101). The attacker can search which of the NLFSR’s flip-flops should be fixed to constant-0 or constant-1 value in order to get the same signature. In our example, the signature (0101) can be obtained by fixing the flip-flop corresponding to the stage 1 of the NLFSR to 0 (see the last column of Table 1). So, the attacker can inject such a fault and reduce the complexity of the attack by one half.

The presented method mitigates this problem because it makes the expected signature unknown before the circuit is manufactured. Therefore, an adversary who wants to inject a Trojan at the manufacturing stage does not know how to modify the circuit to get the same signature as the fault-free circuit signature.

### 5.2 Remotely Managed LBIST

Another way to mitigate the dopant-level Trojans from [3] is to modify LBIST so that it uses a different set of test patterns at each test cycle. We propose to implement it by using a centralized remote test management system which monitors all end-point devices in the same network, as shown in Figure 4. The test management system is expected to have sufficient storage and/or computational resources to either pre-compute and store the expected signatures for a given set of test initialization parameters, or to compute them on-the-fly by simulation. The use of test management system allows us to remove some of the LBIST functionality (test initialization parameters, expected signatures, and decision logic) from devices under test. It also does not require the addition of keys, as in the previous countermeasure. However, the price we pay is extra communication load. Depending on the application requirements, the former might be preferable to the latter, or vice versa.

The remote test management system contains a test scheduling program, test initialization parameters, expected signatures, decision logic and network interface. Upon deciding to initiate a test cycle for all or some devices, the test scheduling program instructs the test initialization parameters module which parameters to send. These parameters are transmitted through the network interface and the communication network to the selected end-point devices.
The end-point devices contain a remotely managed LBIST module whose diagram is shown in Figure 5. We assume that the board implementing a device contains a communication module, e.g. a modem, which performs the communication between the device and the remote test management system, an CPU which runs processes related to the communication, and Basic Input/Output System (BIOS) which provides the functionality and interface for communication during LBIST.

Then the test initialization parameters are received by the devices, the LBIST test cycle proceeds as normally and the signature is computed. This signature is returned to the remote test management system for the analysis on passing/not passing the test.

The test management system takes "human-like" decisions regarding which devices to test, when, and how. These decisions can be taken based on the information received by monitoring global external factors such as environment, the interaction between devices, abnormal responses, etc. For example, meteorological sensors that register the wind in various locations within a given area may be tested immediately after harsh weather conditions, e.g a thunderstorm. As another example, a device may request the management system to test another device if several attempts to communicate with it failed. In both examples, faults might be detected earlier, implying higher availability and safety. The idea of context-aware automation and decision optimization is not new [10], but to our best knowledge it has not been applied to LBIST before.
Note that, by executing LBIST using a different set of test patterns at each cycle, the presented method is able not only to detect unanticipated random and malicious faults, but also to cover different subsets of faults. Therefore, it has a potential to provide a higher fault coverage compared to the traditional LBIST. This is important for applications requiring high reliability.

In the scenario we described above, the remote test management system sends to a device the test initialization parameters and the device replies with a signature. Another scenario is possible, in which the remote test management system sends to a device both, the test initialization parameters and the expected signature. Then, the device computes the signature, compares it to the received expected signature and replies with pass/not passed. While such a case would involve the same volume of data transferred, it might be preferable for applications in which the downlink bitrate of the receiving device is higher than its uplink bitrate.

6 Conclusion

We introduced two countermeasures against the hardware Trojans exploiting non-zero aliasing probability of LBIST. Both countermeasures are based on the observation that, in order to prevent such attacks, it is sufficient to make the test patterns unknown until the manufacturing stage is completed. The first countermeasure uses a configurable key which is decided and programmed into a chip after its manufacturing. The test patterns are made dependent on the key. The second countermeasure transfers some of the LBIST functionality from the device under test to a remote test management system which has sufficient computational resources to execute LBIST using a different set of test patterns at each test cycle. Depending on the application requirements, the former approach might be preferable to the latter, or vice versa.

There is no "silver bullet" method that can protect against all possible types of hardware Trojans or other adversarial attacks. In parallel with new counter-
measures, more complex attacks are being developed. Moreover, we are dealing with a two-ended stick - a method originally designed as a countermeasure can be later turned into an attack, and vice versa. For example, advanced visual inspection methods for Trojan detection can be used by IP thefts to reverse-engineer chips. Similarly, if side-channel analysis techniques for detecting Trojans that affect only a tiny fraction of a design are invented, they are likely to give rise to more effective side-channel attacks.

Future work remains investigating if there are attacks which can go around the presented countermeasures and what can be done to avoid them.

Acknowledgement

The first author was supported in part by the research grant No SM14-0016 from the Swedish Foundation for Strategic Research.

References

1. Agrawal, D., Baktir, S., Karakoyunlu, D., Rohatgi, P., Sunar, B.: Trojan detection using IC fingerprinting. In: IEEE Symposium on Security and Privacy (SP’07), pp. 296–310 (2007)
2. Beaumont, M., Hopkins, B., Newby, T.: Hardware Trojans - prevention, detection, countermeasures. Tech. Rep. DSTO-TN-1012, Australillan Department of Commerce (2011)
3. Becker, G., Regazzoni, F., Paar, C., Burleson, W.P.: Stealthy dopant-level hardware Trojans. Proceedings of Cryptographic Hardware and Embedded Systems (CHES’2013), LNCS 8086 pp. 197–214 (2013)
4. Bhunia, S., Hsiao, M., Banga, M., Narasimhan, S.: Hardware Trojan attacks: Threat analysis and countermeasures. Proceedings of the IEEE 102(8), 1229–1247 (2014)
5. Bushnell, M., Agrawal, V.: Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Systems. Springer (2000)
6. Çakir, B., Malik, S.: Hardware Trojan detection for gate-level ics using signal correlation based clustering. In: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE ’15), pp. 471–476 (2015)
7. Courbon, F., Loubet-Moundi, P., Fournier, J.J.A., Tria, A.: A high efficiency hardware Trojan detection technique based on fast sem imaging. In: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE’15), pp. 788–793 (2015)
8. Daemen, J., Rijmen, V.: AES proposal: Rijndael (2003). National Institute of Standards and Technology
9. Damiani, M., Olivo, P., Favalli, M., Ercolani, S., Ricco, B.: Aliasing in signature analysis testing with multiple input shift registers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 9(12), 1344–1353 (1990)
10. Dargie, W.: Context-Aware Computing and Self-Managing Systems. Chapman & Hall/CRC Studies in Informatics Series (2009)
11. Dubrova, E.: A transformation from the Fibonacci to the Galois NLFSRs. IEEE Transactions on Information Theory 55(11), 5263–5271 (2009)
12. Dubrova, E.: Fault-Tolerant Design. Springer (2013)
13. Dubrova, E., Näslund, M., Selander, G.: Secure and efficient LBIST for feedback shift register-based cryptographic systems. In: Proceedings of International Test Conference (ITC’2014), pp. 1–6 (2014)
14. Dupuis, S., Ba, P.S., Flottes, M.L., Di Natale, G., Rouzeyre, B.: New testing procedure for finding insertion sites of stealthy hardware trojans. In: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE’15), pp. 776–781 (2015)
15. Golomb, S.: Shift Register Sequences. Aegean Park Press (1982)
16. Goodin, D.: We cannot trust Intel’s and Via’s chip-based crypto FreeBSD developers say (2013)
17. Gupta, P., Papadopoulou, E.: Yield analysis and optimization. In: The Handbook of Algorithms for VLSI Physical Design Automation. RC Press (2011)
18. Hetherington, G., Fryars, T., Tamarapalli, N., Kassab, M., Hassan, A., Rajs, J.: Logic BIST for large industrial designs: real issues and case studies. In: Proceedings of International Test Conference (ITC’1999), pp. 358 – 367 (1999). DOI 10.1109/TEST.1999.805650
19. Hicks, M., Finnicum, M., King, S., Martin, M., Smith, J.: Overcoming an untrusted computing base: Detecting and removing malicious hardware automatically. In: 2010 IEEE Symposium on Security and Privacy (SP), pp. 159–172 (2010)
20. Intel: Intel digital random number generator (DRNG) software implementation guide (2012). https://software.intel.com/en-us/articles/intel-digital-random-number-generator-drng-software-implementation-guide
21. Jin, Y., Makris, Y.: Hardware Trojan detection using path delay fingerprint. In: IEEE International Workshop on Hardware-Oriented Security and Trust (HOST’2008), pp. 51–57 (2008)
22. Li, J., Lach, J.: At-speed delay characterization for IC authentication and Trojan horse detection. In: Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, HST’08, pp. 8–14. IEEE Computer Society, Washington, DC, USA (2008)
23. Li, N., Carlsson, G., Dubrova, E., Petersen, K.: Logic BIST: State-of-the-art and open problems. Tech. Rep. 1503.04628, ArXive Report (2015)
24. McCluskey, E.: Built-in self-test techniques. IEEE Design and Test of Computers 2, 21–28 (1985). DOI http://doi.ieeecomputersociety.org/10.1109/MDT.1985.294856
25. McCluskey, E., Makar, S., Mourad, S., Wagner, K.: Probability models for pseudorandom test sequences. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 7(1), 68–74 (1988)
26. Mitra, S., Wong, H.S.P., Wong, S.: Stopping hardware Trojans in their tracks. IEEE Spectrum (2015)
27. Ngo, X.T., Exurville, I., Bhasin, S., Danger, J.L., Guille, S., Najm, Z., Rigaud, J.B., Robisson, B.: Hardware Trojan detection by delay and electromagnetic measurements. In: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE’15), pp. 782–787 (2015)
28. Oya, M., Shi, Y., Yanagisawa, M., Togawa, N.: A score-based classification method for identifying hardware-Trojans at gate-level netlists. In: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE ’15), pp. 465–470 (2015)
29. Potkonjak, M., Nahapetian, A., Nelson, M., Massey, T.: Hardware Trojan horse detection using gate-level characterization. In: 46th ACM/IEEE Design Automation Conference (DAC’09), pp. 688–693 (2009)
30. Rad, R., Plusquellic, J., Tehranipoor, M.: A sensitivity analysis of power signal methods for detecting hardware Trojans under real process and environmental conditions. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18(12), 1735–1744 (2010)

31. Rajendran, J., Jyothi, V., Karri, R.: Blue team red team approach to hardware trust assessment. In: 2011 IEEE 29th International Conference on Computer Design (ICCD), pp. 285–288 (2011)

32. Rajski, J., Tyszer, J.: Arithmetic Built-In Self-Test for Embedded Systems. Prentice Hall PTR (1998)

33. Shah, S.: NSA, GCHQ ban Lenovo’s PSs due to security concerns (2013)

34. Sharma, A.K.: Semiconductor Memories: Technology, Testing, and Reliability. Wiley-IEEE Press (2002)

35. Skorobogatov, S.: Physical attacks and tamper resistance. In: M. Tehranipoor, C. Wang (eds.) Introduction to Hardware Security and Trust, Information Security and Cryptography. Springer Berlin / Heidelberg (2011)

36. Sperling, E.: The next big threat: Manufacturing (2014). [http://semiengineering.com/manufacturing-and-integration-risks/]

37. Sugawara, T., Suzuki, D., Fuji, R., Tawa, S., Hori, R., Shiozaki, M., Fujimo, T.: Reversing stealthy dopant-level circuits. Proceedings of Cryptographic Hardware and Embedded Systems (CHES’2014), LNCS 8731 pp. 112–126 (2014)

38. Tehranipoor, M., Koushanfar, F.: A survey of hardware Trojan taxonomy and detection. IEEE Design Test of Computers 27(1), 10–25 (2010)

39. Waksman, A., Sethumadhavan, S.: Silencing hardware backdoors. In: Proceedings of the 2011 IEEE Symposium on Security and Privacy, SP’11, pp. 49–63. IEEE Computer Society, Washington, DC, USA (2011)