A Novel Digital Implementation of AC Voltage Controller for Speed Control of Induction Motor

Ali M. Eltamaly, A. I. Alolah, R. Hamouda, and M. Y. Abdulghany

Abstract—In this paper a novel, simple and reliable digital firing scheme has been implemented for speed control of three-phase induction motor using ac voltage controller. The system consists of three-phase supply connected to the three-phase induction motor via three triacs and its control circuit. The ac voltage controller has three modes of operation depending on the shape of supply current. The performance of the induction motor differs in each mode where the speed is directly proportional with firing angle in two modes and inversely in the third one. So, the control system has to detect the current mode of operation to choose the correct firing angle of triacs. Three sensors are used to feed the line currents to control system to detect the mode of operation. The control strategy is implemented using a low cost Xilinx Spartan-3E field programmable gate array (FPGA) device. Three PI-controllers are designed on FPGA to control the system in the three-modes. Simulation of the system is carried out using PSIM computer program. The simulation results show stable operation for different loading conditions especially in mode 2/3. The simulation results have been compared with the experimental results from laboratory prototype.

Keywords—FPGA, Induction motor, PSIM, triac, Voltage controller.

I. INTRODUCTION

Speed control of three-phase induction motor can be achieved by stator voltage variation using three-phase controller. This controller consists of three triacs connected as shown in Fig. 1. This system has been used in speed control of three-phase induction motor in many literatures [1]-[11]. Although this technique are characterized by low cost, simple and rugged design, it is suffering from many difficulties as high harmonics in the supply currents, narrow speed control range, and different performance depending on the shape of supply currents. The harmonic contents in line currents can be reduced using modern harmonic reduction techniques as active filters or third harmonic injection technique [12-13]. The problem of the different performance depending on the shape of supply currents can be removed using control system that can detect the mode of operation of the system as explained and implemented in this paper. The ac voltage controller has three mode of operation depends on the shape of supply current namely 0/2, 0/2/3, and 2/3 [1,5]. The best mode of operation is 2/3 because of low THD in line currents, high efficiency and low pulsating torque. To force the motor to work in 2/3 mode of operation, it is required to follow the limits of mode 2/3. The motor speed is directly proportional to the firing angle in modes 0/2 and 0/2/3 and inversely proportional in mode 2/3. So, the control system has to detect the mode of operation to produce the correct firing angle.

II. COMPUTER SIMULATION

Simulation of three-phase phase ac controller under three-phase induction motor load has been carried out using PSIM 6.1 computer program [14] and SIMULINK to validate the simulation results. The induction motor model in stationary reference frame has been used in the simulation [15-16]. The details of the simulation of the induction motor and ac voltage controller have been shown in many researches [8-13].

The nameplate motor data used in this simulation is; 1 kW, 380 V, Y-connected, 3.0A, 4-pole, 60 Hz, its pu parameters are: \( R_S=0.0583 \text{pu}, \ R_R=0.0417 \text{pu}, \ X_S=0.125 \text{pu}, \ X_R=0.018 \text{pu}, \) and \( X_m=1.05 \text{pu}. \)

Intensive simulation has been carried out for different operating conditions to determine the operating limits of this system. Each mode for different speed and load torque for different firing angle are shown in Fig. 2 and Fig. 3 respectively. The motor speed is directly proportional with the firing angle in modes 0/2 and 0/2/3 and inversely proportional in mode 2/3 as shown in Fig. 4. The system operates in a highly distorts supply current especially in light loads and low firing angle which occurs in modes 0/2 and 0/2/3. So it is better to avoid the operation of the motor in these modes [14].

The logic used in the design of digital controller is shown in the following sections. Fig. 5 shows the main block diagram for the whole control system. This main block diagram has several sub-blocks each one handles a separate function that will be detailed in the following sections.

Zero crossing detector-block receives the square waveform from external zero crossing circuit for each phase voltage. Zero crossing detector blocks generate synchronization pulses to synchronize internal control logic with phase voltages. Sine-wave half cycle counter block generates three digital saw-tooth signals using free running counters with a double of the main supply frequency. Each saw-tooth counter is synchronized with one of phase voltages using zero crossing pulse. The saw-tooth counter is used to represent the value of instantaneous angle of each phase.
III. DIGITAL CONTROLLER

As explained before the system has to detect the mode of operation to decide to take the suitable action to control the speed. Three PI-controllers should be designed to match the performance of the motor in each mode as shown in Fig. 5. The motor speed is measured using speed sensor and fed to ADC to be compared with the reference speed to determine the error signal which is fed to the three PI-controllers as shown in Fig. 5. The limits decoder receives the signals from three-phase current sensors to determine the mode of operation of the motor in order to select the correct PI-controller using the control MUX block. The firing angle control block receives the calculated firing angle from the selected PI-controller, clips the firing angle to ensure that the firing angle lies between its maximum and minimum allowable values, and applies this change to current firing angle every new cycle of phase voltage. Angle detection and pulse duration counter block receives the firing angle and the saw-tooth counter values to generate three pulses for the three triacs.

A. Zero Crossing Detector-Block

The zero crossing is detected by simple logic circuit and an external analog comparator. Zero crossing comparator output is a square waveform has a +V value with the positive half cycle of phase voltage and 0 with the negative half cycle of phase voltage as shown in Fig. 6. The required signal for the control system has two pulses for each period one when the comparator output changes from 0 to +V and the other when it changes from +V to 0. The pulse duration is only one FPGA clock cycle. Comparing any two successive samples of comparator output using XOR logic function will generate the pulses whenever the comparator output changed as shown in Fig.6. Comparator output is sampled using a single bit register, and the register input and output are applied to XOR logic gate. AND gate and an inverter are used to disable the zero crossing pulse generation whenever a global system reset is applied. Each phase has a separate zero-crossing detector block to synchronize the saw-tooth counter with phase’s voltages.

B. Sine-wave Half Cycle counter-Block

The output of logic circuit used in sine-wave half cycle counter block is a digital saw-tooth waveform with a frequency of two times the supply frequency. The circuit is a digital accumulator which incremented every positive edge of FPGA core clock and reset whenever it reaches its maximum value or a zero crossing is detected. In the moment of the saw-tooth waveform reach its maximum, the saw-tooth is reset and starting count from zero for the next half cycle of sinusoidal phase voltage. Resetting the saw-tooth when the phase voltage has a zero cross; grants that the saw-tooth and phase voltage starts from zero value at the same time, this shown in Fig. 7. So, the maximum value of saw-tooth waveform can be obtained from (1).

\[
C_{\text{max}} = \frac{T}{2 \cdot t_c} = \frac{f_c}{2 \cdot F}
\] (1)
where: $C_{\text{max}}$ is the maximum saw-tooth value.

\( T \) is the period of phase voltage, and

\( t_{c} \) is the period of FPGA core clock.

\( F \) is the frequency of main supply.

\( f_{c} \) is the frequency of FPGA core clock.

The angle of the phase voltage equals its frequency times time \( \theta = f \times t \). The instantaneous angle value is directly proportional to the time. Also the instantaneous value of saw-tooth is directly proportional to this, which concludes that the instantaneous value of saw-tooth is directly proportional to the instantaneous value of phase angle or \( C_{\theta}. \)

Using the relation between phase angle and saw-tooth instantaneous values, equation (2) can be used to convert any given phase angle to a respective saw-tooth value.

\[
C_{\theta} = C_{\text{max}} \frac{\theta}{180}
\]  

(2)

where: \( \theta \) is the phase angle.

\( C_{\theta} \) is the respective saw-tooth value.

For a chosen firing angle value \( \theta_{f} \), the respective saw-tooth value \( C_{\theta} \) can be obtained from (2) by substituting \( \theta \) with \( \theta_{f} \). The firing pulse has a finite width of \( \Delta \theta_{\text{f}} \) degrees; this is equivalent to \( \Delta C_{\theta} \) change in saw-tooth value since the firing pulse starts. The value of \( \Delta C_{\theta} \) can be obtained from (2) by substituting \( \theta \) with \( \theta_{f} \). The values of \( C_{\text{max}} \) and \( C_{\theta} \) are rounded to the nearest integer value as the digital control is designed to work with fixed numbers representation only. The relation between phase voltage, saw-tooth waveform, firing pulses and FPGA core clock is shown in Fig. 7.

Knowing that the FPGA works at speed of 50MHz and the line frequency is 60Hz. Using (1); saw-tooth maximum value \( C_{\text{max}} \) will equal 416666. In (2), \( C_{\theta} \) can take any value from 0 to 416666 with increment of 1; which allows firing angle to be adjusted with a step of \( 6.10^{-5} \) degrees.

C. Angle Detection and Pulse Duration Counter Block

To generate the firing pulse, the saw-tooth is compared to a constant value \( C_{\theta} \) respective to the required firing angle. This constant value can be obtained using (2). The firing pulse should starts when the value of saw-tooth equals to \( C_{\theta} \) and stays active for duration equals to \( \Delta C_{\theta} \). There is a register that has an initial value of 0 and will output 1 when being enabled by the saw-tooth comparator. The output of the lower side register is the firing pulse applied to triac gate. Once enabled, the output of lower side register will enable the upper side register. The upper side register and the adder in the top-right corner of the logic diagram form together a digital counter. The counter is incremented every positive edge of FPGA clock and keeps counting up once it’s enabled by the lower side register output. The counter will count until it reaches a maximum value of \( \Delta C_{\theta} \), in this moment the counter and the lower side register are reset in the same time which will disable both the output pulse and the counter in the same time.

Also, the lower side register and the counter are reset simultaneously once the phase voltage crossing zero value.
D. PI Controllers-Blocks

Three PI controllers used to regulate the firing angle position depending on the current mode of operation of the motor and the requested motor speed. Equation (3) is the idealized model for the continuous PI algorithm.

\[ u(t) = k_p e(t) + k_i \int e(t) dt \]  

(3)

where: \( u(t) \) : is the output of PI controller at time \( t \),
\( e(t) \) : is the error signal at time \( t \),
\( k_p \) : is the proportional gain constant,
\( k_i \) : is the integral gain constant.

For small sample times the continuous time PI equation can be turned into a difference equation by discretization. The idealized model for the continuous PI algorithm requires storage of all past sample errors. The intermediate equation can be transformed into a recursive equation where only the previous output, current error, and the last error must be stored. The final discrete version of the PI equation is shown in the following:

\[ u(n) = u(n-1) + k_p e(n) + k_i e(n-1) \]  

(4)

where:
\( u(n) \) : is the output of digital PI controller at sample \( n \),
\( e(n) \) : is the digital error value at sample \( n \),
\( u(n-1) \) : is the digital error value at sample \( n-1 \),
\( k_p \) : is the first digital PI controller constant given by
\[ k_1 = k_p + \frac{TK}{2} \]
\( k_2 \) : is the second digital PI controller constant given by
\[ k_2 = -k_p + \frac{TK}{2} \]
\( T \) : is the sampling period.

The same structure used for the three PI controllers but each controller has different set of constants \( (k_1 \) and \( k_2 \) based on its \( k_p \) and \( k_i \) values. Each PI controller was first designed in time domain to set the correct values of \( k_p \) and \( k_i \) constants. PSIM simulation software used to tune each PI independently. The digital structure of PI controller requires only two multiplications and three additions which is a simple and straightforward algorithm to be implemented using FPGA cells. FPGA already has embedded multipliers blocks \( (18x18) \) to be used in the multiplication processes while the addition process is efficiently mapped to FPGA logic cells by synthesis tool. Pipelining registers added after each level of PI structure to post performance and avoid any timing issues due to unbalanced delay in the digital PI structure. The sequencer or control state machine is a simple control logic used to enable the last stage register \( (used \ for \ u(n)) \) three clock cycles after receiving new error value \( e(n) \). The three PI controllers receive the error signal results from comparing motor sensed speed output from speed sensor and ADC sub-system and the reference speed. The reference speed may be changed online using simple push-buttons.

E. Limits Decoder Block

The limits decoder block is that part of system which responsible to decide which PI controller to be used based on the current mode of motor operation. The limits decoder block uses two analog comparators for each phase current and simple decode logic inside FPGA. The motor mode of operation is decoded every one complete cycle of phase voltage as a minimum of one complete cycle is needed to determine motor mode of operation based on concept discussed in introduction and shown in [14]. Fig. 8 shows the analog/digital circuits used in limits decoder block.

Each phase current has a one of two possible states in a complete phase voltage cycle. It can have a zero value or a non-zero value. One analog comparator will generate a positive pulse only if the phase current has a positive value and the other will generate a positive pulse only if the phase current has a negative value. Both comparators will generate a zero output if the phase current has a zero value. Applying the output of two comparators to a logical OR function will result in a logic 1 only if the phase current has a non-zero value.

A stage of decode logic based on AND/NAND logic functions and single bit registers used to decode the three possible states of phase currents. The decoded current states applied to 3-inputs Look Up Table \( (LUT) \) which generates the proper control \( MUX \) selection signal \( (selects \ between \ 3 \ different \ PI \ controllers) \). The control \( MUX \) selection signal is updated every one complete cycle of phase voltage.

F. Firing Angle Control-block

PI controllers adjust the firing angle so the motor maintains its speed at different loads and mode of operations. The output of selected PI controller must be scaled and clipped to fall in the allowable firing angle range. The firing angle control block receives the selected PI controller output and scales it. The scaled output is compared to maximum and minimum allowable firing angle values and passed only if it falls within the allowable range. If the firing angle value exceeds the maximum allowable value; the value is blocked and only the maximum allowable value is passed. If the firing angle is lower than the minimum allowable value; the value is blocked and only the minimum allowable value is passed. The firing angle is updated every half cycle of phase voltage.
IV. DESIGN IMPLEMENTATION

Control logic was implemented on a Xilinx Spartan-3E embedded development kit. The kit integrates a Spartan-3E FPGA device with over 33,000 of configurable logic cells [17]. The device is intended for cost sensitive embedded applications; however the supported resources and speed allow efficient implementations of digital control systems with performance much better than soft implementations using microcontrollers and DSP processors.

PicoBlaze is an embedded soft processor designed by Xilinx for FPGA applications [18]. One instance of a PicoBlaze processor is used to interface control logic to on-board analog to digital converter circuitry. The PicoBlaze runs an assembly code written independently and compiled using the assembler which produce a VHDL code to integrate into the design.

The whole design is written in VHDL using Xilinx ISE 9.2 design suite. Each part of the control system is written as a separate module to simplify simulation and debugging process. All modules integrated together, synthesized, implemented, and downloaded to the board for system evaluation.

ISE synthesis and implementation tools report a maximum clock speed of 75MHz and utilization of less than 35% of available device resources. This means that the design could be implemented on a smaller FPGA device to reduce design cost and power consumption.

V. EXPERIMENTAL RESULTS

The three-phase induction motor used in the study is a 380V, 3.81 A, 1.0 kW, 60 Hz and 4 poles, slip ring with the same ratings as used in simulation. The power circuit has been implemented on one board in the lab especially for this paper. This board can be used with any different control devices as microcontroller or PIC controller.

The board circuit consists of the following:
1- Three power triacs (Part # BT139) has a 600V Repetitive peak off-state voltage and 16 A on-state current.
2- Three opto-coplers (Part # TLP3022).
3- 680 current limiting resistors between the triacs and optocopler.
4- One dc power supplies +5/-5V to feed the comparators required for zero crossing.
5- Three operational amplifiers for zero crossing comparators.
6- Three step down transformers to feed the phase voltages to the three comparators.
7- Snubber circuit to protect the power Triacs.
8- Three current sensors (Part# ACS754KCB) with ±150A sensible current range and 13.3mV/A sensitivity.

The experimental waveforms of three-phase voltages in modes 0/2/3, 2/3, and 0/2 are shown in Fig. 9, and Fig. 10 respectively. The experimental waveforms of three-phase currents in modes 0/2/3and 2/3 are shown in Fig. 11, and Fig. 12 respectively. It is clear from these figures that the line current in the mode 2/3 has the lowest harmonic contents and has the near sinusoidal shape.
VI. CONCLUSION

Three-phase ac voltage controller has been used to start and control the speed of induction motor by controlling the stator voltage. Computer simulation using PSIM and SIMULINK software has been carried out to configure the performance of the motor in each mode. From simulation results there are three modes of operations depending on the shape of supply currents. These modes namely 0/2, 0/2/3, and 2/3. The variation of speed with firing angle is different in each mode. A digital control system has been implemented using FPGA. The control system detects the mode of operation to provide the switches with the correct firing angle. All components of the control system have been designed on FPGA chip. The operating limits have been determined from the simulation results using PSIM and SIMULINK computer program. The experimental results prove the simulation results and show the superiority of the digital control system.

VII. LIST OF SYMBOLS

| Symbol | Description |
|--------|-------------|
| $T$    | Period of one complete cycle of phase voltage |
| $F$    | Frequency of phase voltage |
| $t_c$  | Period of FPGA core clock signal |
| $f_c$  | Frequency of FPGA core clock signal |
| $C_{max}$ | Maximum value of digital saw-tooth |
| $C_i$  | Instantaneous value of digital saw-tooth |
| $\theta_i$ | Instantaneous value of phase voltage angle |
| $C_\theta$ | Saw-tooth value respective to a phase voltage angle of $\theta$ |
| $\theta_p$ | Duration of firing pulse measured in degrees |
| $\Delta C_\theta$ | Duration of firing pulse as the difference between saw-tooth value respective to firing angle and saw-tooth value respective to the angle where the firing pulse deactivated. |
| $e(t)$ | Error signal input to analog PI controller |
| $u(t)$ | Output of analog PI controller |
| $k_p$ | Proportional constant of analog PI controller |
| $k_i$ | Integral constant of analog PI controller |
| $e(n)$ | Error signal input to digital PI controller at sample $n$ |
| $e(n-1)$ | Error signal input to digital PI controller at sample $n-1$ |
| $u(n)$ | Output of digital PI controller at sample $n$ |
| $u(n-1)$ | Output of digital PI controller at sample $n-1$ |
| $k_1$ | First constant of digital PI controller |
| $k_2$ | Second constant of digital PI controller |

VIII. ABBREVIATIONS

| Abbreviation | Description |
|--------------|-------------|
| FPGA         | Field Programmable Gate Array |
| THD          | Total Harmonic Distortion |
| PI           | Proportional Integrator |
| ADC          | Analog to Digital Converter |
| MUX          | Multiplexer |
| FF           | Flip Flop |
| LUT          | Look Up Table |
| VHDL         | Very High Speed Integrated Circuits Hardware Description Language |

REFERENCES

[1] Lipo, T.A., “The analysis of induction motors with voltage control by symmetrically triggered thyristors,” IEEE Trans. Power Apparatus and Systems, vol. PAS-90, no. 2, 1971, pp. 515-525.
[2] Hamed, S. and Chalmers, B., “Analysis of variable-voltage thyristor controlled induction motors” IEEE Proc., Vol. 137(3), Pt. B, pp. 184-193, 1990.
[3] Kanaake, H. “Elevator speed control system” U.S. Patent 4052651, Oct. 1977.
[4] Mörts et al. “Control system for regulating the speed of an electric motor” U.S. Patent 4093898, June 1978.
[5] A. I. Alolah, Ali M. Eltamaly, and R. M. Hamouda “Control Limits of Three-Phase ac Voltage Controller under Induction Motor Load” Conf. Proc. of IEEE, International Conference on Electrical Machines, ICEM06, Chania, Crete Island, Greece, Sept. 2006.
[6] Li, W. X., Lui, J. G., Lui, M.S., and Zhao, J. “Design of intelligent soft-start controller for induction motor” Proc. of the Third International Conference on Machine Learning and Cybernetics, Shanghai, August 2004, pp. 908-912.
[7] H. A. Ashour, R.A. Ibrahim, “Comparison Analysis of ac Voltage Controllers Based on Experimental and Simulated Application Studies” Computer Engineering and Systems, The 2006 International Conference on 2006 pp. 79 – 84.
[8] H. A. Ashour; R.A. Ibrahim, “Implementation and Analysis of Microcontroller Based Soft Starters for Three Phase Induction Motors” EUROCON, 2007. The International Conference on “Computer as a Tool” Sept. 2007 PP.2193 – 2199.
[9] M. M. Ahmed, “ANN-Based Soft Starting of Voltage-Controlled Fed IM Drive System”, IEEE Transaction on Energy Conversion, VOL. 20, #3, 2005, PP. 497 – 503.
[10] Xu Dianguo; Zhao Kaqi; Wang Yi; “A new approach to speed detection and power factor angle control on DSP-based soft-starter-fed IM drive system” Industrial Electronics Society, 2003. IEECON ‘03. The 29th Annual Conference of the IEEE vol.1, 2003, PP. 720 – 725.
[11] Rajaji, L.; Kumar, C.; “daptive Neuro Fuzzy based soft starting of voltage-controlled induction motor drive” Southeastcon, 2008. IEEE, April 2008, PP. 448 – 453.
[12] Ali M. Eltamaly “A Modified Harmonics Reduction Technique for a Three-Phase Controlled Converter”, IEEE Transactions on Industrial Electronics, vol. 55, #3, March 2008 PP.1190 – 1197.
[13] Bhuvaneswari, G.; Charles, S.; Nair, M.G.;“Power quality studies on a Soft-start for an induction motor” Transmission and Distribution Conference and Exposition, 2008. T&D. IEEE/PES, April 2008, PP.1-6.
[14] [PSIM6.1, available: www.powersimtech.com.]
[15] M. G. Solveson, “Soft started induction motor modeling and heating issues for different starting profiles using a flux linkage ABC-frame of reference,” M.S. thesis, Marquette Univ., Milwaukee, WI, May 2004.
[16] M. G. Solveson, B. Mrazfal, and N. A. O. Demerdash, “Soft-Started Induction Motor Modeling & Heating Issues for Different Starting Profiles Using a Flux Linkage ABC Frame of Reference”, IEEE Trans. Industry Applications, Vol. 42, No. 4, PP. 973-982, July/August/2006.
[17] [UG257, MicroBlaze™ Development Kit Spartan-3E 1600E Edition User Guide, www.xilinx.com.]
[18] [UG129, PicoBlaze™ 8-bit Embedded Microcontroller User Guide, www.xilinx.com.]