Effect of Post-Annealing on Barrier Modulations in Pd/IGZO/SiO$_2$/p$^+$-Si Memristors

Donguk Kim$^{1,†}$, Hee Jun Lee$^{1,†}$, Tae Jun Yang$^1$, Woo Sik Choi$^1$, Changwook Kim$^1$, Sung-Jin Choi$^1$, Jong-Ho Bae$^1$*, Dong Myong Kim$^1$, Sungjun Kim$^2$*, and Dae Hwan Kim$^{1,∗}$

$^1$ School of Electrical Engineering, Kookmin University, Seoul 02707, Korea
$^2$ Division of Electronics and Electrical Engineering, Dongguk University, Seoul 04620, Korea
* Correspondence: sungjun@dongguk.edu (S.K.); drlife@kookmin.ac.kr (D.H.K.)
† These authors contributed equally to this work.

Abstract: In this article, we study the post-annealing effect on the synaptic characteristics in Pd/IGZO/SiO$_2$/p$^+$-Si memristor devices. The O-H bond in IGZO films affects the switching characteristics that can be controlled by the annealing process. We propose a switching model based on using a native oxide as the Schottky barrier. The barrier height is extracted by the conduction mechanism of thermionic emission in samples with different annealing temperatures. Additionally, the change in conductance is explained by an energy band diagram including trap models. The activation energy is obtained by the depression curve of the samples with different annealing temperatures to better understand the switching mechanism. Moreover, our results reveal that the annealing temperature and retention can affect the linearity of potentiation and depression. Finally, we investigate the effect of the annealing temperature on the recognition rate of MNIST in the proposed neural network.

Keywords: neuromorphic system; synaptic device; annealing; indium gallium zinc oxide; neuromorphic simulation

1. Introduction

As a new system to overcome the data processing speed and energy consumption of the von Neumann computing structure, the neuromorphic system that mimics the human brain is attracting much attention [1–9]. Neuromorphic computing employs a biological neural network system for efficient information processing with low energy consumption. Neurons using CMOS and synapses using memory devices are building blocks in neuromorphic systems. It is essential to develop a high-performance non-volatile memory that can be implemented as hardware. The performance indicators of non-volatile memory are linearity [10–13], retention [14–16], endurance [17–19], the number of conductance states [20–23], power consumption, [24–27] and device variation [28–32]. Improvement of synaptic characteristics by optimization of the device can simply enhance the performance of neuromorphic systems. The annealing process is one powerful way. Several studies are still in progress, designed to improve these indicators at the device level through process optimization. In this paper, the characteristics of memristors using IGZO as a resistive switching layer are analyzed by the process conditions to implement a hardware-based neuromorphic system. IGZO is a promising material for the design of next-generation intelligent semiconductors. Power consumption is efficient because of the low leakage current [33–36], and large-area processing is possible owing to high uniformity [37]. In addition, low-temperature processing is possible, and there are no restrictions on the substrate, which is advantageous for flexible device manufacturing [38], and the process compatibility with the back-end-of-line (BEOL) processing is good [39–41]. Furthermore, IGZO is a suitable material for non-volatile memory devices. Oxidation and reduction reactions occur inside IGZO depending on the external bias, which changes the resistance of IGZO; thus, IGZO is used as a memory device by utilizing these characteristics [42,43].
In fact, there have already been studies on various memory devices using IGZO [44–49]. In particular, the p⁺-Si-based IGZO memristors introduced in this paper show high retention and endurance characteristics.

In previous studies, the resistive characteristics of memristors depending on the oxygen content of IGZO were analyzed to optimize the process of p⁺-Si-based IGZO memristors [42,50]. The higher the oxygen content in IGZO, the better the linearity and the lower the power consumption. However, when the oxygen content of IGZO is high, the conductance state is reduced because the overall current is lowered. In this study, a post-annealing process was performed to retain the advantages of IGZO when the oxygen content is high and to compensate for the disadvantages. Post-annealing is a technique often used to accelerate the diffusion of oxygen and hydrogen inside IGZO and to improve the hysteresis window, mobility, on/off ratio, and uniformity [51–53]. We clearly understand the operating mechanism of the p⁺-Si-based IGZO memristors, and based on this, we conducted characterizations, such as a number of conductance states, linearity, retention, and endurance, depending on the post-annealing process. Furthermore, the post-annealing process conditions were optimized for a deep neural network (DNN), which is one neuromorphic system, to achieve optimal performance.

2. Experimental Setup

Pd/IGZO/SiO₂/p⁺-Si memristors were prepared as shown in Figure 1a–d. Initial cleaning of the p-type Si wafer with a boron doping concentration of 2 × 10¹⁹ cm⁻³ was performed (Figure 1a). The p-type Si wafer functioned as the bottom electrode (BE) of the memristor. An 80-nanometer-thick IGZO film as a switching layer was deposited at 150 W at room temperature with a radiofrequency (RF) sputtering system. At this time, the Ar and O₂ flow rates were 3 sccm and 2 sccm, respectively (Figure 1b). After IGZO deposition, an approximately 1.4-nanometer-thick SiO₂ layer was formed as a native oxide between the p⁺-Si and IGZO layers, which was confirmed by the transmission electron microscopy (TEM) image (Figure 1c). Next, Ti and Pd were deposited by e-beam evaporation as an adhesion layer and a top electrode, respectively (Figure 1d). The deposition rate was slowed to 0.5 Å/s to stabilize the interface characteristics and keep the atomic matrix dense. In addition, Ti and Pd patterning was conducted using a shadow mask with a rectangular pattern, with the dimensions of 100 µm × 300 µm. After, post-annealing was performed in an oven at 300 K, 350 K, and 400 K in an air environment without partial pressure gases for 1 h.

![Figure 1. Process flow of Pd/IGZO/SiO₂/p⁺-Si memristors: (a) p⁺-Si formation; (b) IGZO deposition by RF sputtering system; (c) Native oxide formation and TEM image of IGZO/SiO₂/p⁺-Si layers; (d) Pd/Ti deposition by e-beam evaporation.](image-url)
3. Results and Discussion

It is known that the O-H bonds in an IGZO thin film before post-annealing react with hydrogen to generate H₂O molecules when post-annealing is performed under air conditions (Figure 2a,b) [54–56]:

$$M - OH + M - OH \rightarrow V_0^{2+} + M - O - M + H_2O \uparrow + 2e^- \quad (1)$$

Figure 2. Illustration of O-H bond, H₂O, oxygen vacancy, and electrons in IGZO and interface trap between the IGZO and SiO₂ layers (a) before and (b) after annealing; (c) I-V curves of forming process in the devices at different annealing temperatures (300, 350, 400 K); and (d) Schematic of oxygen vacancies in IGZO and simple band diagram of the Pd and IGZO layers.

At this time, H₂O molecules diffuse and escape, and free electrons (e⁻) and oxygen vacancies (V₀²⁺) are created inside IGZO according to Equation (1) [57]. In addition, the interface trap concentration is reduced because the roughness between the SiO₂ thin film and IGZO is also lowered [58]. The switching and electrical properties of the memristor can be varied by the change inside IGZO before and after post-annealing. A Schottky barrier is formed between Pd and IGZO due to the high work function of Pd (5.3 eV) and SiO₂ because a high energy barrier is formed as a native oxide between IGZO and p⁺-Si. Therefore, the device needs a forming process to form a current path. When the voltage on the top electrode (V_TE) is strongly applied, as shown in Figure 2c, the current increases abruptly, and this is called the forming process. Here, O₂⁻ ions are pushed to the BE, and oxygen vacancies are formed from the TE (Figure 2d). Oxygen vacancies form filaments, which are current paths that are not affected by the Schottky barrier between the TE and IGZO.

The higher the annealing temperature, the lower the voltage generated by the forming process (Figure 2c). In addition, the higher the annealing temperature, the higher the concentration of oxygen vacancies; thus, a filament composed of oxygen vacancies can be formed at a lower electric field. After the forming process, the current characteristics were determined by the SiO₂ barrier that exists as a native oxide between IGZO and the BE.
Figure 3a shows the I-V characteristics of the memristor after forming, in which the electrical characteristics are determined by the native oxide. The conduction mechanism of the memristor after forming is attributed to thermionic emission by the native oxide. To prove this, as shown in Figure 3b, I-V curves were converted into $\ln(I)$ vs. $\sqrt{V_{TE}}$ as confirmed by the trend with a straight line.

\[
I = AA^*T^2 \exp \left[ \frac{q}{kT} \left( \sqrt{\frac{qV}{4\pi\varepsilon L_{eff}}} - \Phi_{Bi} \right) \right]
\]  

(2)

The thermionic emission formula is expressed in Equation (2), where $A$ is the device area ($4 \times 10^{-4}$ cm$^2$), $A^*$ is the Richardson constant ($= 40.8 \text{ A/cm}^2\text{K}^2$), $T$ is the absolute temperature (300 K), $\varepsilon_{IGZO}$ is the permittivity of IGZO, $E$ is the electric field, $L_{eff}$ is the effective depletion length, and $\Phi_{Bi}$ is the Schottky barrier height. Figure 3a shows the I-V characteristics of the memristor with different annealing temperatures (300, 350, 400 K); (b) $\ln(I)$ vs. $\sqrt{V_{TE}}$ for thermionic emission. EBD of IGZO/SiO$_2$/p$^+$-Si stack in the (c) low-resistance state (LRS) and (d) high-resistance state (HRS).

![Figure 3](image)

**Figure 3.** (a) I-V curves, including the set and reset processes in the devices with different annealing temperatures (300, 350, 400 K); (b) $\ln(I)$ vs. $\sqrt{V_{TE}}$ for thermionic emission. EBD of IGZO/SiO$_2$/p$^+$-Si stack in the (c) low-resistance state (LRS) and (d) high-resistance state (HRS).

The thermionic emission formula is expressed in Equation (2), where $A$ is the device area ($4 \times 10^{-4}$ cm$^2$), $A^*$ is the Richardson constant ($= 40.8 \text{ A/cm}^2\text{K}^2$), $T$ is the absolute temperature (300 K), $\varepsilon_{IGZO}$ is the permittivity of IGZO, $E$ is the electric field, $L_{eff}$ is the effective depletion length, and $\Phi_{Bi}$ is the Schottky barrier height. Figure 3a shows the I-V characteristics of the memristor with different annealing temperatures. The on- and off-currents increased and the on/off ratio decreased with increasing temperature. The higher the post-annealing temperature, the higher the concentration of oxygen vacancies inside the IGZO. Additionally, a positive charge was formed within the IGZO layer, possibly lowering the barrier of the native oxide. The initial barrier can be extracted by the y-intercept ($\ln(AA^*T^2) - \Phi q/kT$) in the $\ln(I)$ vs. $\sqrt{V_{TE}}$ plot (Figure 3b). The extracted barrier height is 0.69 eV, 0.67 eV, and 0.61 eV at the post-annealing temperatures of 300 K, 350 K,
and 400 K, respectively, confirming that the barrier of the initial native oxide decreases with increasing temperature. Next, to explain why the on/off ratio decreases as the temperature increases, first it is necessary to understand the set and reset mechanism of the corresponding memristor. As shown in Figure 3a, a set process with higher conductance occurs when $V_{TE} > 0$. Conversely, a reset process with lower conductance occurs when $V_{TE} < 0$. The Fermi level ($E_F$) of the IGZO and native oxide interface is lowered during the set process. A reaction occurs in which electrons escape from the trap. The electrons in the interface trap are detrapped, and excessive oxygen reacts with peroxide (Figure 3c):

$$2O^{2-} \leftrightarrow (O - O)^{2-} + 2e^-$$  \hspace{1cm} (3)

The peroxide reaction can be expressed as in Equation (3), and the evidence that this reaction occurs is explained later through the activation energy. The interface charge becomes relatively positive, which lowers the barrier of $SiO_x$ and increases the conductance of the memristor [43,59]. On the other hand, the $E_F$ of the IGZO and native oxide interface is high during the reset process. A reaction in which electrons are injected into the trap occurs. The electrons in the interface trap are trapped, and peroxide reacts with excessive oxygen (Figure 3d). The charge at the IGZO and native oxide interface becomes relatively negative, which increases the barrier of $SiO_x$ and lowers the conductance of the memristor. The post-annealing temperature increases, and the oxygen concentration and interface trap concentration decrease. This indicates that the amount of change in the barrier decreases during the switching operation. Therefore, as the post-annealing temperature increases, the on/off ratio decreases. We demonstrate stable DC switching at different temperatures before investing synaptic characteristics in Figure S1.

To understand the mechanism of the switching operation in detail, it is necessary to extract the activation energy required for electron trapping between IGZO and the native oxide. For the extraction of the activation energy, the device was subjected to post-annealing at 300 K, and potentiation and retention experiments were performed at 300 K, 350 K, and 400 K. Figure 4a shows the pulse schematic used for the potentiation and retention experiments. For potentiation, a pulse with a magnitude of 2.5 V and a pulse width of 50 ms was applied 100 times to make the resistance of the memristor sufficiently low (Figure 4a, left). A pulse with a pulse size of 0.5 V and a pulse width of 100 $\mu$s was applied for the reading. In the potentiation operation, the interval between the read pulse and the potentiation pulse is very short (10 $\mu$s) to retain the short-term memory component during the read operation. The interval between the reading pulses in the retention operation is 50 ms. This was applied 100 times, and the retention characteristics were monitored for 5 s (Figure 4a, right). The current extracted by the read pulse was converted to $\Phi$ using Equation (1). The amount of change ($\Delta\Phi$) in the potentiation and retention periods, as compared with the barrier ($\Phi$) at 0 s, is shown in Figure 4b. $\tau$ was extracted by fitting $\Delta\Phi$ obtained in the retention test for each temperature, and the activation energy (0.43 eV) was extracted using the slope in the $\tau$ vs. $1/kT$ curve (Figure 4c) [59,60]. This was confirmed as the activation energy of the peroxide reaction in previous studies [61,62].
Figure 4. (a) Pulse schemes for potentiation and retention; (b) Barrier height changes with potentiation and retention pulses; and (c) $\tau$ vs. $1/kT$ curve for activation energy.

Figure 5a shows the pulse sequence used to investigate the post-annealing effect with different temperatures on the potentiation and depression characteristics. For potentiation, 50 pulses with a magnitude of 2 V and a pulse width of 0.5 ms were applied 50 times, and for depression, pulses with a magnitude of −1.5 V and a pulse width of 0.5 ms were applied 50 times. For the reading, 0.5 V and a pulse width of 100 µs were applied. It was found that the higher the annealing temperature, the greater the change rate of conductance, as shown in Figure 5b. The higher the annealing temperature, the lower the initial barrier, indicating that the conductance is sensitively changed, even with a small barrier change. Therefore, when the post-annealing temperature is high, the change in conductance is large even though the change in barrier during the set/reset operation is low. Also, as shown in Figure 5c, the linearity is not much different regardless of the post-annealing temperature when the maximum value of conductance in the potentiation/depression result is normalized to 1 (Figure 5c). The reason that the linearity is constant regardless of the post-annealing temperature is explained in the next sections, along with the retention characteristics. Figure 6a–c shows multiple conductance states by adjusting the number of potentiation pulses at 300 K, 350 K, and 400 K, respectively. During the read operation, the read pulse scheme was the same as that in Figure 5a, and the interval between reading pulses was 10 s, applied 50 times. More conductance states can be created during the potentiation operation when the amount of change in the conductance is large. It is important to ensure a margin between the conductance states considering the conductance variation over time when used in actual applications [25]. Finally, through the experiment, 5, 9, and 14 states were demonstrated with different post-annealing temperatures of 300 K, 350 K, and 400 K, respectively. This has a great effect on the neural network characteristics, and we discuss the conductance state number and the neural network performance and correlation in the following sections. The endurance with the on/off ratio was determined as a function of the switching number in which one cycle was one potentiation/depression pair, as shown in Figure 7a. It was confirmed that the on/off ratio did not change significantly during the 100,000 cycles at 300 K and 400 K.
Figure 5. (a) Pulse schemes of potentiation and depression; (b) Potentiation and depression of devices with different annealing temperatures (300, 350, 400 K); and (c) Potentiation and depression curves after normalization of conductance.

Figure 6. Short retention test of multi-level states in the devices with different annealing temperatures: (a) 300 K, (b) 350 K, and (c) 400 K.
Figure 7. (a) On/off ratio as a function of switching number in devices based on annealing temperature (300 K and 400 K); (b) TEM images of samples before and after annealing; (c) $\tau$ vs. annealing temperature; and (d) EBD, including oxygen vacancies and trapping of electrons for the explanation of retention.

In Figure 7b, the thickness of SiO$_2$ based on the annealing temperature in the TEM image is the same. The endurance can be determined by the thickness of SiO$_2$. The thicker the SiO$_2$ layer, the longer the device can be switched. As shown in the TEM image (Figure 7b), the annealing process did not affect the thickness of SiO$_2$. Therefore, the endurance characteristics were not affected by the annealing temperature, and the device demonstrated good endurance characteristics because IGZO was deposited under high oxygen conditions [50]. On the other hand, the higher the post-annealing temperature, the shorter the retention time (Figure 7c). In addition, the higher the post-annealing temperature, the higher the number of oxygen vacancies inside IGZO and the higher the concentration of free electrons. Therefore, it increases the electron trapping probability at the IGZO interface (Figure 7d).

Two factors can affect the linearity of potentiation. The first factor is the change in the amount of voltage distribution between the switching layer and the bulk and the parasitic resistance during potentiation operation, as mentioned in [50]. The resistance of the switching layer is gradually decreased when potentiation is performed by pulses under the same conditions. Therefore, the voltage applied to the switching layer is gradually decreased. At this time, the larger the change in the conductance during potentiation operation, the faster the voltage applied to the switching layer decreases. This process accelerates conductance saturation by potentiation and adversely affects the linearity of the conductance change by pulse number. That is, the first factor at the post-annealing temperature of 400 K adversely affects the linearity of the potentiation. Second, retention
characteristics could affect the linearity of potentiation. The conductance decreases during the reading interval time between potentiation pulses. The decrease in conductance is accelerated during the interval time when the retention characteristics are not good, which prevents the conductance saturation of potentiation. Therefore, linearity can be improved due to poor retention. The second factor is that the post-annealing temperature of 400 K in our experimental sample has a good effect on the linearity. The first and the second factors are compensated; thus, the linearity characteristics of potentiation are not that different at different annealing temperatures. However, the depression linearity is not good for all samples. Oxygen with a negative charge drifts toward the BE side since depression occurs when a negative bias is applied to V_{TE}. Therefore, the oxygen concentration on the BE side is high, and the reaction between peroxide and excessive oxygen occurs faster than potentiation, indicating that the linearity of depression is not good.

A deep neural network (NN) was virtually implemented using MATLAB, and MNIST simulation was performed using the network (Figure 8a). The DNN includes 784 input nodes for the data of a picture of a handwritten number with 28 × 28 pixels and 10 output nodes to represent the correct answer to the number as an output value. Here, the input and output nodes were directly connected without a hidden layer. The characteristics of the IGZO memristors with different post-annealing temperatures were applied to the biological synapses of the DNN. The linearity and number of conductance states were introduced to the DNN, where the weight characteristics of the synapses, shown in Figures 5c and 6, can affect the accuracy of the MNIST pattern recognition. The weight values of the synapses range between 0 and 1.

\[
1 - \exp\left(-\frac{N}{A_P}\right) \quad (4)
\]

\[
\exp\left(-\frac{N}{A_D}\right) \quad (5)
\]

Figure 8. Deep neural network simulation using MNIST: (a) Single-layer network including input and output nodes; (b) Accuracy as a function of epoch for devices with different annealing temperatures (300, 350, 400 K).

The change in weight for the potentiation/depression pulse was used in the simulation after fitting the normalized potentiation/depression curve of Figure 5c with Equations (4) and (5). N is the pulse number, and A_P and A_D in Equations (4) and (5) are fitting parameters. Fitting was performed by adjusting the A_P of Equation (4) for potentiation and the A_D of Equation (5) for depression. The A_P and A_D values for all samples were equally set to 0.2 and 0.1, respectively, because the linearity, regardless of the post-annealing temperature, is no different. The experimentally obtained values were used for the number of conductance states in the simulation. The recognition rate was calculated by performing a test with 10,000 data after training with 50,000 data per 1 epoch. We confirmed the most suitable
annealing temperature conditions for the application through the above simulation. The memristor baked at a temperature of 300 K had the lowest conductance state of 5, so the recognition rate is the lowest, and the recognition rate was not stable because the weight easily changed even after much training (Figure 8b). However, the memristor annealed at a temperature of 400 K showed the highest and most stable recognition rate because it had the highest conductance state of 14 (Figure 8b).

4. Conclusions

In this work, post-annealing treatment was conducted to control the synaptic characteristics in Pd/IGZO/SiO$_2$/p$^+$-Si memristor devices. The Schottky barrier between the top electrode and IGZO layers adjusts the conductance in the memristor system. It was found that the annealing temperature of the devices can affect the barrier height, on/off ratio, activation energy, and potentiation/depression characteristics. Moreover, we investigated the linearity of potentiation and depression in the devices at different annealing temperatures. Finally, the accuracy of MNIST in the neural network was calculated considering the annealing temperature of the device.

Supplementary Materials: The following supporting information can be downloaded at: https://www.mdpi.com/article/10.3390/nano12203582/s1, Figure S1: DC 100 cycles of the device at different temperatures (a) 300 K, (b) 350 K, and (c) 400 K.

Author Contributions: Conceptualization, D.K. and D.H.K.; formal analysis, H.J.L. and T.J.Y.; investigation, W.S.C.; methodology, C.K., S.-J.C., J.-H.B., D.M.K. and D.H.K.; writing—original draft D.K. and S.K.; writing—review and editing, D.H.K. and S.K. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean Government (MSIT) (No. 2016R1A5A1012966 and No. 2020R1A2B5B0101979), the Institute of Information and Communications Technology Planning and Evaluation (IITP) grant, also funded by the Korean government (MSIT) (No. 2021-0-01764), and the Brain Korea 21 Four Program.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Jang, J.T.; Ko, D.; Ahn, G.; Yu, H.R.; Jung, H.; Kim, Y.S.; Yoon, C.; Lee, S.; Park, B.H.; Choi, S.-J.; et al. Effect of Oxygen Content of the LaAlO$_3$ Layer on the Synaptic Behavior of Pt/LaAlO$_3$/Nb-Doped SrTiO$_3$ Memristors for Neuromorphic Applications. Solid State Electron. 2017, 140, 139–143. [CrossRef]
2. Romero-Zaliz, R.; Pérez, E.; Jiménez-Molina, J.; Wenger, C.; Roldán, J.B. Influence of Variability on the Performance of HfO$_2$ Memristor-Based Convolutional Neural Networks. Solid State Electron. 2021, 185, 108064. [CrossRef]
3. Fernandez, C.; Gomez, J.; Ortiz, J.; Vourkas, I. Comprehensive Predictive Modeling of Resistive Switching Devices Using a Bias-Dependent Window Function Approach. Solid State Electron. 2020, 170, 107833. [CrossRef]
4. Moazzeni, A.; Hamedi, S.; Kordrostami, Z. Switching Characteristic of Fabricated Nonvolatile Bipolar Resistive Switching Memory (ReRAM) Using PEDOT: PSS/GO. Solid State Electron. 2022, 188, 108208. [CrossRef]
5. Xue, Q.; Hang, T.; Liang, J.; Chen, C.-C.; Wu, Y.; Ling, H.; Li, M. Nonvolatile Resistive Memory and Synaptic Learning Using Hybrid Flexible Memristor Based on Combustion Synthesized Mn-ZnO. J. Mater. Sci. Technol. 2022, 119, 123–130. [CrossRef]
6. Hwang, H.-G.; Pyo, Y.; Woo, J.-U.; Kim, L-S.; Kim, S-W.; Kim, D.-S.; Kim, B.; Jeong, J.; Nahm, S. Engineering Synaptic Plasticity through the Control of Oxygen Vacancy Concentration for the Improvement of Learning Accuracy in a Ta$_2$O$_5$ Memristor. J. Alloys Compd. 2022, 902, 163764. [CrossRef]
7. Zhang, M.; Qin, Q.; Chen, X.; Tang, R.; Han, A.; Yao, S.; Dan, R.; Wang, Q.; Wang, Y.; Gu, H.; et al. Towards an Universal Artificial Synapse Using MXene-PZT Based Ferroelectric Memristor. Ceram. Int. 2022, 48, 16263–16272. [CrossRef]
33. Liu, J.; Sun, C.; Tang, W.; Zheng, Z.; Liu, Y.; Yang, H.; Jiang, C.; Ni, K.; Gong, X.; Li, X. Low-Power and Scalable Retention-Enhanced IGZO TFT eDRAM-Based Charge-Domain Computing. In Proceedings of the Technical Digest-International Electron Devices Meeting IEDM, San Francisco, CA, USA, 11–15 December 2022. [CrossRef]

34. Choi, S.; Choi, C.; Jeong, J.K.; Kang, M.; Song, Y.H. Floating Filler (FF) in an Indium Gallium Zinc Oxide (IGZO) Channel Improves the Erase Performance of Vertical Channel Nanod Flip with a Cell-on-Peri (COP) Structure. *Electronics* 2021, 10, 1561. [CrossRef]

35. Oota, M.; Ando, Y.; Tsuda, K.; Koshida, T.; Oshiita, S.; Suzuki, A.; Fukushima, K.; Nagatsuka, S.; Ounki, T.; Hodo, R.; et al. 3D-Stacked CAAC-In-Ga-Zn Oxide FEIs with Gate Length of 72 nm. In Proceedings of the Technical Digest-International Electron Devices Meeting IEDM, San Francisco, CA, USA, 7–11 December 2019. [CrossRef]

36. Oota, M.; Ando, Y.; Tsuda, K.; Koshida, T.; Oshiita, S.; Suzuki, A.; Fukushima, K.; Nagatsuka, S.; Ounki, T.; Hodo, R.; et al. 3D-Stacked CAAC-In-Ga-Zn Oxide FEIs with Gate Length of 72 nm. In Proceedings of the Technical Digest-International Electron Devices Meeting IEDM, San Francisco, CA, USA, 7–11 December 2019. [CrossRef]

37. Sodhani, A.; Goswami, R.; Kandpal, K. Design of Pixel Circuit Using a-IGZO TFTs to Enhance Uniformity of AMOLED Displays by Threshold Voltage Compensation. *Arab. J. Sci. Eng.* 2021, 46, 9663–9672. [CrossRef]

38. Xin, C.; Chen, L.; Li, T.; Zhang, Z.; Zhao, T.; Li, X.; Zhang, J. Highly Sensitive Flexible Pressure Sensor by the Integration of Microstructured PDMS Film with a-IGZO TFTs. *IEEE Electron Device Lett.* 2018, 39, 1073–1076. [CrossRef]

39. Si, M.; Murray, A.; Lin, Z.; Andler, J.; Li, J.; Noh, J.; Alalouvi, S.; Niu, C.; Lyu, X.; Zheng, D.; et al. BEOL Compatible Indium-Tin-Oxide Transistors: Switching of Ultra-High-Density 2D Electron Gas over 0.8 × 10/μm² by Ferroelectric Polarization. *IEEE Trans. Electron Devices* 2021, 68, 5195–5199. [CrossRef]

40. Ishizu, T.; Nagatsuka, S.; Yamaguchi, M.; Isobe, A.; Ando, Y.; Matsubashy, D.; Kato, K.; Yao, H.B.; Shuai, C.C.; Lin, H.C.; et al. A 140 MHz 1 Mbit 2T1C Gain-Cell Memory with 60-nm Indium-Gallium-Zinc Oxide Transistor Embedded into 65-nm CMOS Logic Process Technology. In Proceedings of the IEEE Symposium on VLSI Circuits Digest of Technical Papers, Kyoto, Japan, 5–8 June 2017. [CrossRef]

41. Chakraborty, W.; Grisafe, B.; Ye, H.; Lightcap, I.; Ni, K.; Datta, S. BEOL Compatible Dual-Gate Ultra Thin-Body W-Doped Indium-Tin Oxide Transistor $I_{on} = 370 \mu A / \mu m$, $SS = 73 mV / \mu m$ and $I_{on}/I_{off} > 4 \times 10^9$. In Proceedings of the IEEE Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, HI, USA, 14–19 June 2020. [CrossRef]

42. Lee, S.; Nathan, A.; Jeon, S.; Robertson, J. Oxygen Defect-Induced Metastability in Oxide Semiconductors Probed by Gate Pulse Spectroscopy. *Sci. Rep.* 2015, 5, 14902. [CrossRef] [PubMed]

43. Jang, J.T.; Ahn, G.; Choi, S.-J.; Kim, D.M.; Kim, D.H. Digital and Analog Switching Characteristics of InGaZnO Memristor Depending on Top Electrode Material for Neuromorphic System. *IEEE Access* 2018, 7, 125110. [CrossRef] [PubMed]

44. Koo, J.K.; Chang, W.C.; Liu, P.T.; Sze, S.M. Investigation of Resistive Switching in Copper/InGaZnO/Al$_2$O$_3$-based Memristor. *Appl. Phys. Lett.* 2019, 115, 143501. [CrossRef]

45. Rosa, J.; Kiazadeh, A.; Santos, L.; Deuermeier, J.; Martins, R.; Gomes, H.L.; Fortunato, E. Memristors Using Solution-Based IGZO Nanoparticles. *ACS Omega* 2017, 2, 8366–8372. [CrossRef] [PubMed]

46. Zhang, L.; Xu, Z.; Han, J.; Liu, L.; Ye, C.; Zhou, Y.; Xiong, W.; Liu, Y.; He, G. Resistive Switching Performance Improvement of InGaZnO-Based Memory Device by Nitrogen Plasma Treatment. *J. Mater. Sci. Technol.* 2020, 49, 1–6. [CrossRef]

47. Jang, J.T.; Min, J.; Hwang, Y.; Choi, S.-J.; Kim, D.M.; Kim, H.; Kim, D.H. Digital and Analog Switching Characteristics of InGaZnO Memristor Depending on Top Electrode Material for Neuromorphic System. *IEEE Access* 2020, 8, 192304–192311. [CrossRef]

48. Bang, S.; Kim, S.; Kim, M.-H.; Kim, T.-H.; Lee, D.K.; Cho, S.; Park, B.-G. Gradual Switching and Self-Rectifying Characteristics of Cu/α-IGZO/p+Si RRAM for Synaptic Device Application. *Solid State Electron.* 2018, 150, 60–65. [CrossRef]

49. Kim, D.; Jang, J.T.; Yu, E.; Park, J.; Min, J.; Kim, D.M.; Choi, S.-J.; Mo, H.-S.; Cho, S.; Roy, K.; et al. Pd/IGZO/p + Si Synaptic Device with Self-Graded Oxygen Concentrations for Highly Linear Weight Adjustability and Improved Energy Efficiency. *ACS Appl. Electron. Mater.* 2020, 2, 2390–2397. [CrossRef]

50. Jeon, J.K.; Um, J.G.; Lee, S.; Jang, J. Control of O-H bonds at a-IGZO/SiO$_2$ Interface by Long Time Thermal Annealing for Highly Stable Oxide TFT. *AIP Adv.* 2017, 7, 125110. [CrossRef]

51. Zhang, W.; Fan, Z.; Shen, A.; Dong, C. Atmospheric Effect in Post-Annealing Treatments for Amorphous InGaZnO Thin-Film Transistors with SiO$_2$ Passivation Layers. *Micromachines* 2021, 12, 1551. [CrossRef] [PubMed]

52. Lee, E.; Kim, T.H.; Lee, S.W.; Kim, J.H.; Kim, J.; Jeong, T.G.; Ann, J.-H.; Cho, B. Improved Electrical Performance of a Sol–Gel IGZO Transistor with High-k Al$_2$O$_3$ Gate Dielectric Achieved by Post Annealing. *Nano Convergy* 2019, 6, 24. [CrossRef] [PubMed]

53. Wang, Y.; Zhou, Y.; Xia, Z.; Zhou, W.; Zhang, M.; Yeung, F.S.Y.; Wong, M.; Kwok, H.S.; Zhang, S.; Lu, L. Compact Integration of Hydrogen–Resistant a-InGaZnO and Poly–Si Thin–Film Transistors. *Micromachines* 2022, 13, 839. [CrossRef] [PubMed]

54. Seo, Y.; Jeong, H.-S.; Jeong, H.-Y.; Park, S.; Jang, J.T.; Choi, S.; Kim, D.M.; Choi, S.-J.; Jin, X.; Kwon, H.-I.; et al. Effect of Simultaneous Mechanical and Electrical Stress on the Electrical Performance of Flexible In-Ga-Zn-O Thin-Film Transistors. *Materials* 2019, 12, 3248. [CrossRef]

55. Yoon, S.; Kim, S.J.; Tak, Y.J.; Kim, H.J. A solution-processed quaternary oxide system obtained at low-temperature using a vertical diffusion technique. *Sci. Rep.* 2017, 7, 43216. [CrossRef]
57. Nomura, K.; Kamiya, T.; Ohta, H.; Hirano, M.; Hosono, H. Defect Passivation and Homogenization of Amorphous Oxide Thin-Film Transistor by Wet O$_2$ Annealing. *Appl. Phys. Lett.* **2008**, *93*, 192107. [CrossRef]

58. Kim, S.-Y.; Kim, S.-K.; Kim, S.-H.; Jeon, J.-H.; Gong, T.-K.; Son, D.-I.; Choi, D.-H.; Kim, D. Effect of Vacuum Annealing on the Properties of IGZO Thin Films. *J. Korean Soc. Heat Treat.* **2014**, *27*, 175–179. [CrossRef]

59. Jang, J.T.; Min, J.; Kim, D.; Park, J.; Choi, S.-J.; Kim, D.M.; Cho, S.; Kim, D.H. A Highly Reliable Physics-Based SPICE Compact Model of IGZO Memristor Considering the Dependence on Electrode Metals and Deposition Sequence. *Solid State Electron.* **2020**, *166*, 107764. [CrossRef]

60. Rhee, J.; Choi, S.; Kang, H.; Kim, J.-Y.; Ko, D.; Ahn, G.; Jung, H.; Choi, S.-J.; Kim, D.M.; Kim, D.H. The Electron Trap Parameter Extraction-Based Investigation of the Relationship between Charge Trapping and Activation Energy in IGZO TFTs under Positive Bias Temperature Stress. *Solid State Electron.* **2017**, *140*, 90–95. [CrossRef]

61. Choi, S.; Park, J.; Hwang, S.H.; Kim, C.; Kim, Y.S.; Oh, S.; Baeck, J.H.; Bae, J.U.; Noh, J.; Lee, S.W.; et al. Excessive Oxygen Peroxide Model-Based Analysis of Positive-Bias-Stress and Negative-Bias-Illumination-Stress Instabilities in Self-Aligned Top-Gate Coplanar In–Ga–Zn–O Thin-Film Transistors. *Adv. Electron. Mater.* **2022**, *8*, 1–9. [CrossRef]

62. Choi, S.; Park, S.; Kim, J.-Y.; Rhee, J.; Kang, H.; Kim, D.M.; Choi, S.-J.; Kim, D.H. Influence of the Gate/Drain Voltage Configuration on the Current Stress Instability in Amorphous Indium-Zinc-Oxide Thin-Film Transistors with Self-Aligned Top-Gate Structure. *IEEE Electron Device Lett.* **2019**, *40*, 1431–1434. [CrossRef]