Design of a Radiation Tolerant System for Total Ionizing Dose Monitoring Using Floating Gate and RadFET Dosimeters
Rudy Ferraro, Salvatore Danzeca, Matteo Brucoli, Alessandro Masi, Markus Brugger, Luigi Dilillo

To cite this version:
Rudy Ferraro, Salvatore Danzeca, Matteo Brucoli, Alessandro Masi, Markus Brugger, et al.. Design of a Radiation Tolerant System for Total Ionizing Dose Monitoring Using Floating Gate and RadFET Dosimeters. TWEPP: Topical Workshop on Electronics for Particle Physics, Sep 2016, Karlsruhe, Germany. lirmm-01382578

HAL Id: lirmm-01382578
https://hal-lirmm.ccsd.cnrs.fr/lirmm-01382578
Submitted on 17 Oct 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
1. Abstract

The Total Ionizing Dose Monitor (TIDMon) is a radiation tolerant system designed to measure the effect of the TID on a new prototype of Floating Gate Dosimeter (FGDOS) and compare it against the Radiation-sensing Field Effect Transistors (RadFETs) dosimeter.

In this work we present the design strategy adopted for the control of the sensors and the architecture, the radiation reliability and the performance achieved by the system.

2. Design Choices

Two parts compose the system:

- **The tester part** which is a generic radiation tolerant architecture able to acquire mixed-signals from the DUT and perform complex data processing.
- **The DUTs part** that contains the dosimeters sensors and the circuitry needed to manage them.

![Figure 1 – TIDMon board and general hardware architecture with on the right the Tester part and on the left the DUTs part](image1.png)

The tester part is composed of:

- A Flash-based FPGA which offers us the possibility to improve continuously the embedded sensor controllers and to manage on-line different test configurations.
- A 16-bit ADC and 80-Amps that allow the measuring of the DUT values: RadFET voltages, RadFET current source and floating gate current values.
- Monitored Voltage Converters for the powering of the DUTs and Tester elements.

Four IP cores constitute the generic tester part:

- The CoreABC, an assemblier-based configurable softcore provided by MicroSemi which is the master of the system. The core contains in assembly-language the reading routine of the sensors.
- The CoreAPB, an APB interface to connect the slave IP cores to the CoreABC.
- The CoreUART, a configurable APB serial controller provided by MicroSemi.
- The ADC Controller which provides the measurements of the analogue values of the sensors and the reference values of the board.

Two IP cores are dedicated to the sensors:

- The FGDS Controller performs the measurements of the frequencies and manages up to four FGDOS.
- The RadFETs Controller performs the reading procedure for up to two RadFETs.

![Figure 2 – TIDMon FPGA architecture with in blue the generic IP provided by the tester structure and in orange the COTS components](image2.png)

3. TID Monitoring procedure

The TIDMon measures every second the TID sensors and also the voltage regulators and the current source of the board in order to monitor the level of degradation of the tester.

![Figure 3 – Functional operation of FGDOS during irradiation, the output of the sensor is provided by an embedded Voltage Controlled Oscillator (VCO) that generate the potential in a square wave signal.](image3.png)

- The frequency meter process used two sub-processes:
  - A precise one that calculates the frequency in 1s with an accuracy of 1 Hz.
  - A fast one that calculates the frequency in 15ms with an accuracy of 128 Hz.
- The charge process recharges automatically the sensor to a desired value when it is discharged below a defined threshold.
- The SPI interface allows to:
  - Set the radiation sensitivity (High / Low)
  - Read the internal temperature sensor
  - Bypass the VCO, to have on the output the current of the reading MosFET of the floating gate.

![Figure 4 – FGDS controller IP architecture](image4.png)

- Reading Step: The gate and drain are shorted to the ground, and the sensor is supplied by a current source for a period of 100 ms.
- Biasing Step: The drain, source and gate pins are shorted to the ground. The gate can be biased to 5V in order to increase the sensitivity.

4. Radiation Assurance

A Triple Modular Redundancy (TMR) mitigation technique is applied on the FPGA IP cores at the register level by means of a commercial synthesis tool and at the memory level manually.

The board is entirely based on COTS components tested against radiation effects:

- SEE and TID: 230 pC MeV (up to 9.10^11 pC/m²)
- Displacement damage: 1 MeV neutrons (up to 4.10^12 n/cm²)
- TID: (up to 10^5 Co source up to 50 krad(Si)) TID

![Figure 5 – Summary of the results of the radiation test campaigns on the main analogic and digital components](image5.png)

5. Results

In the nominal configuration of the FGDOS with a sampling of 1 Hz, the TIDMon is able to charge the sensors in less than 1 sample, thus the blind time is reduced to the minimum.

The TIDMon can achieve a measurable accuracy of 16 mrad(Si).

The board worked without issues during all the test campaigns performed at CHARM mixed-field facility or with 90Co irradiation.

![Figure 6 – RadFET Dosimeter reading procedure and circuit with ADC Gains which allows the exploitation of the full range of the sensors.](image6.png)

6. Conclusions

- The TIDMon allows us to finely characterize and find the best conditioning to use the FGDOS with the maximum of performance as a TID sensor for CERN dosimetry purposes.
- The tester architecture proved to be robust against various harsh radioactive environments and can operate up to 30 krad(Si).
- The next step to consider for the Tester architecture will be to extend the lifetime of the board.
- The performances and the modularity of the test architecture provides us a quick and robust, ready-to-use test system able for other CERN radiation testing activities.