RF Performance Evaluation of Nanoscale FD-SOI MOS Transistors

Narendra Yadava* and R. K. Chauhan

Department of Electronics & Communication Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur, Uttar Pradesh 273016, India; narendrayadava5@gmail.com, rkchauhan27@gmail.com

Abstract

Objectives: In this work, the performance of single-gate and double-gate FD-SOI MOSFETs has been investigated in order to find out its utility RF applications. Methods/statistical analysis: The small-signal equivalent model is utilized to obtain the Y parameter of the devices and from which the minimum noise Figure and S parameter of the devices are derived and provides its applicability in the design of RFICs. The analysis is carried out using the Silvaco 2D ATLAS tool. Findings: The simplified small-signal equivalent models for both the devices are developed to analyze its high-frequency response more accurately, and to extract other important high-frequency (RF) parameters. Application/improvements: The derived S parameters are used to evaluate its high-frequency (RF) losses. In the SG FD-SOI MOSFET, the Insertion loss is 2.47 dB, the Transmission loss is 2.48 dB and the Reflection loss is 1.02 dB lower in comparison to DG FD-SOI MOSFET while its Return loss is 0.05 dB higher in comparison to that of DG FD-SOI MOSFET.

Keywords: FD-SOI MOSFET, RFICs, Leakage Current, Power Dissipation, RF Frequency

1. Introduction

The demand for high-performance wireless and RFIC applications with low power consumption is increasing day by day. This increasing demand leads to the need for very-high density on-chip integration in annexation with optimum performance. To achieve these properties, the CMOS technology is clamped into the tenth of the nanometre range. However, it becomes very arduous to preserve the behaviour of such semiconductor devices when its physical dimensions are reduced to a tenth of the nanometer range. The challenges arise due to the adverse effect imposed by the small geometry devices (SCEs).

To overcome the forestated hindrances, since last two decade researchers are making great effort and even various device designs already have been proposed. SOI technology out of several MOS technology is preferred due to its several advantageous features like it highly suppress the leakage currents by using a buried oxide (BOX) insulating layer underneath the channel region and also its fabrication is easy and cost-efficient.

Considering the FD-SOI MOSFETs, In the Radiofrequency operating range several losses take place, so it is very essential to analyse these losses for more accurate characterization.

In the field of RF applications using FD-SOI MOS devices, a number of researches have already been carried out. Lázaro & Iñiguez compares the RF/HF and noise behaviour of single-gate (SG) as well as double-gate (DG) FD-SOI MOS devices and found that $f_T$ of the DG SOI is greater in comparison to the SG-SOI and hence DG-OI has larger BW in comparison to the SG-SOI for RF applications. Stated the impact of engineering in channel doping and gate electrode material on its analog & RF/HF performance of FD-SOI MOS device and obtained that gate engineered device has improved $f_T$ and $f_{MAX}$ while channel engineered device has reduced $f_T$ with respect to single metal double-gate (DG) MOSFET. Later, in the DG MOS device the impact of gate electrode engineering on it is analog & RF/HF performance. The work concludes that the use of a triple metal gate electrode results in peak horizontal electric-field deviation at the source/
channel interface region. This phenomenon improves the carrier transference efficiency and hence provides higher 1-decibel compression point when compared to that of the single metal DG and double metal DG MOSFET making it suitable device to achieve high linearity when used to design a ultra-wide band (UWB) LNA circuit. The influence of stacking high-k gate insulating dielectric material over a silicon dioxide material on RF/HF performance of the nanoscale DG FD-SOIMOSFET and concluded that gate stacking using Silicon Nitride ($\text{Si}_3\text{N}_4$) as high-k dielectric material exhibit improved DIBL, reduced subthreshold slope (SS), better $f_T$ and gain as compared to that of the other high-k dielectric material making it primary choice for large BW analog and RF/HF applications.

The analog and RF analysis of the above-reported literature only deals with BW, short channel effects or power dissipation and their associated leakages. The losses in devices operating at the RF range have not been discussed by any of the earlier researchers. In this work, an investigation on the RF/HF performance of the single and double gate FD-SOI MOSFET is carried out combined with their associated high-frequency losses. The key Figure-of-merits (FOMs) utilized for the RF/HF performance investigation of the MOS devices includes intrinsic capacitances ($C_{gs}$ & $C_{gd}$), cut-off or unity current gain frequency ($f_T$) and frequency transconductance gain product ($FTGP$). The results obtained for RF analysis of the designed devices have been compared & contrasted to that of the recently reported literature. Also, for the first time, a simplified small-signal high-frequency equivalent circuit model for the DG FD-SOI MOS device has been proposed to extract its essential RF/HF parameters.

2. Device Descriptions

The structure of both MOS devices is represented in Figures 1 and 2 respectively. Silicon dioxide ($\text{SiO}_2$) is used as an insulating material for the gate as well as for the buried-oxide (BOX) regions in both devices. The source and drain diffusion regions are n-type regions doped with the Gaussian doping profile whereas the channel region is uniformly doped p-type region. The analysis is done by using a powerful Atlas 2D simulator. The physical model implemented for the MOS device simulation includes the common mobility model (CONMOB) to define the mobility of the device, for carrier recombination model, Shockley-Read-Hall (SRH) model is used and Boltzmann static (BOLTZMAN) as a static carrier transport model. The physical parameters used in the designing of SG-and DG-FD-SOI MOS devices are described in Table 1.

![Figure 1. Structure of designed SG FD-SOI MOSFET.](image1)

![Figure 2. Structure of designed DG FD-SOI MOSFET.](image2)

| Symbol | Parameter Description | Value |
|--------|-----------------------|-------|
| $L$    | Channel length        | 20nm  |
| $t_{ox}$ | Gate oxide thickness  | 1nm   |
| $t_{box}$ | Buried oxide thickness (BOX) | 3nm |
| $t_{si}$ | Silicon substrate thickness | 10nm |
| $W$    | Width                 | 50nm  |
| $N^+$  | Drain/Source doping concentration | 1e20cm$^{-3}$ |
| $N_d$  | Channel doping concentration | 1e15cm$^{-3}$ |
3. Small Signal Analysis

The small signal analysis is essential to examine the RF/HF response of the MOSFETs more precisely and also to easily extract other important high-frequency parameters. In the small signal analysis, the Source and Substrate (Body) terminal are shorted together in order to realize the effective configuration as a two-port network. This method is the simplest method used for extracting the parasitic components of the MOS devices which are utilized in accurate RF measurement. For common two port-networks, a particular current and voltage values are assigned to each of these ports. For a two-port analysis of the MOS devices, Source and Gate terminal are considered as an input port while the Source and Drain terminal is considered as an output port. For a two-port network if \( V_2, I_2 \) and \( V_1, I_1 \) are considered as voltages and currents at the output port and input port respectively, then it’s short-circuited admittance parameter can be expressed as:

\[
Y_{11} = \frac{I_1}{V_1} | V_2 = 0 \\
Y_{12} = \frac{I_1}{V_2} | V_1 = 0 \\
Y_{21} = \frac{I_2}{V_1} | V_2 = 0 \\
Y_{22} = \frac{I_2}{V_2} | V_1 = 0
\]

The two-port admittance of the network is given by:

\[
Y = \begin{pmatrix}
Y_{11} & Y_{12} \\
Y_{21} & Y_{22}
\end{pmatrix}
\]

These Y parameters can be utilized to obtain the effective S parameters which are further used for high-frequency analysis of the designed MOS devices. The Y parameters are used in the analysis because it is also known as the “Transadmittance parameter” i.e., voltage-controlled current source (VCCS) and it is a known fact that the MOSFET is inherently the VCCS.

The high frequency small-signal equivalent circuit model for SG FD-SOI MOSFET is shown in Figure 3 in which \( C_{gs}, C_{gd}, C_{sb}, C_{db}, \) and \( C_{gb} \) are the gate-to-source, gate-to-drain, source-to-body, drain-to-body and gate-to-body capacitances respectively. The \( R_s, R_d, R_g \) and \( R_{sub} \) are the source, drain, gate and substrate resistances respectively.

The small-signal high-frequency equivalent circuit model for the representation of double gate FD-SOI MOSFET is shown in Figure 4.
is the capacitance between Gate1 and Gate2 terminals, \( R_{g1} \) and \( R_{g2} \) are the resistances across the Gate1 and Gate2 terminals respectively and \( R_s, R_d \) and \( R_{sub} \) are the resistances across the source, drain and substrate terminals.

The \( C_{gd} \) and \( C_{gs} \) are due to overlapped structure of gate electrode on the drain as well as source diffusion regions which depend upon the height of the gate-electrode terminal and responsible for fringe capacitances at the source as well as drain edges. Both the maximum frequency of oscillation \( f_{max} \) and the transition-frequency \( f_T \) have an inverse relationship with all these capacitances and hence increase in capacitances results in a decrease in \( f_T \) and \( f_{max} \). Therefore, the value of these capacitances required to be low in order to achieve better RF/HF behaviour. For distributed contact-resistance model, \( R_{C} \) represents the contact resistance, \( L_{S/D} \) represents the length of the source or drain electrode (for symmetric MOSFET), \( W \) is the channel region width, the electron charge is \( q \), \( N \) is doping concentration of source or drain diffusion region, \( t_{si} \) represents the thickness of the silicon film and \( \mu_0 \) is electron mobility under no bias condition.

\[ R_{Source} = R_{Drain} = R_C + \frac{L_{S/D}}{q\mu W N t_{si}} \]  

(6)

where, \( R_C \) represents the contact resistance, \( L_{S/D} \) represents the length of the source or drain electrode (for symmetric MOSFET), \( W \) is the channel region width, the electron charge is \( q \), \( N \) is doping concentration of source or drain diffusion region, \( t_{si} \) represents the thickness of the silicon film and \( \mu_0 \) is electron mobility under no bias condition.

3. Results and Discussions

The transfer characteristics for both SG and DG FD-SOI MOSFETs are obtained and shown here in Figure 5. For all the figures shown here, the line with square mark denotes the behaviour of SG FD-SOI MOSFET and the line having circular mark denotes the behaviour of DG FD-SOI MOSFET. The gradual increase in gate-to-source voltage results in a larger increase in the value of the drain current (\( I_D \)) in the DGMOS device in comparison to the SG MOS device. The leakage current in DG FD-SOI MOSFET is found to be 0.15 A/\( \mu \)m while it is equal to 0.09 A/\( \mu \)m in the single gate FD-SOI MOSFET. The \( I_{on}/I_{off} \) is \( 1.5 \times 10^6 \) in double gate FD-SOI MOSFET and \( 10^3 \) in the SG MOS device. One can observe that the \( I_{on}/I_{off} \) and the leakage current for the DG MOS device are larger which implies that it has high switching speed with high power dissipation. The intrinsic-capacitances (\( C_{gd} \) and \( C_{gs} \)) of the devices are extracted by using small signal AC analysis after performing the DC analysis. In this work, the intrinsic capacitances (\( C_{gd} \) and \( C_{gs} \)) are obtained by performing AC analysis at 1 MHz frequency with DC sweep voltage of 0V to 1.5V. Figure 6 represents the \( C_{gd} \) and \( C_{gs} \) variations at different gate-to-source voltages. For the double gate, FD-SOI MOSFET reduced value of both intrinsic capacitances (\( C_{gs} \) and \( C_{gd} \)) are observed in comparison to that of the single-gate FD-SOI MOSFET. A smaller value of intrinsic capacitances implies that it has high transconductance value and hence it is more suitable for high-frequency applications.

The \( f_T \) can be evaluated by using Eq. (7). In Figure 7, the value \( f_T \) for DGFD-SOI MOSFET is found to be larger.
in comparison to the SGFD-SOI MOSFET which reflects the higher gate electrode controllability over the channel with higher transconductance \( (g_m) \) value and with lower \( C_{gd} \) and \( C_{gs} \) as explained above.

Another key parameter for used in analog & RF/HF performance evaluation of the MOS devices is known as frequency transconductance gain product \( (FTGP) \) which is formulated in Eq. (8). \( FTGP \) shows the trade-off between switching speed and intrinsic voltage gain. For high-speed operation, we have to compromise with the voltage gain. When voltage gain increases, the lower limit of the drain current increases and the upper limit remains the same which shows that its \( I_{on}/I_{off} \) ratio decreases and hence its switching speed decreases.

\[
f_T \approx \frac{g_m}{2\pi(C_g + C_{gd})} \quad (7)
\]

\[
FTGP = f_T \times \left( \frac{g_m}{I_D} \right) \times \left( \frac{g_m}{g_d} \right) = FTP \times A_V \quad (8)
\]

The variation of \( Y \) parameter (short circuit admittance parameter) with respect to the frequency up to 1 THz is represented from Figure 8–11. In Figures 8 and 9, it is clearly observed that \( Real (Y_{11}), Real (Y_{22}), Real (Y_{12}) \) and \( Real (Y_{21}) \) values for both the devices are frequency-independent which implies that it is less sensitive to the high-frequency signals.

The variation of \( Imag (Y_{11}), Imag (Y_{22}), Imag (Y_{12}) \) and \( Imag (Y_{21}) \) values with respect to frequency for both the devices are shown in Figures 10 and 11. It is evident that the electrical characteristics exhibit by both the devices

![Figure 7](image7.png)  Figure 7. Behaviour of \( f_T \) and \( FTGP \) versus \( VG_S \).

![Figure 8](image8.png)  Figure 8. Real \( (Y_{11}) \) and Real \( (Y_{22}) \) versus frequency.

![Figure 9](image9.png)  Figure 9. Real \( (Y_{12}) \) and Real \( (Y_{21}) \) versus frequency.

![Figure 10](image10.png)  Figure 10. Imag \( (Y_{11}) \) and Imag \( (Y_{22}) \) versus frequency.
is almost independent of the frequency up to several 100 GHz and beyond this, it changes abruptly. The plots for Y parameters reveal that both the devices are exhibit almost similar performance in terms of frequency sensitivity.

Figure 12 represents the variation of minimum-noise Figure m for a different range of frequencies and it is observed that up to 100GHz of frequency range it is almost negligible and beyond this it increases abruptly. For single gate FD-SOI MOSFET, this increase is larger as compared to the double gate FD-SOI MOSFET.

Figure 13–16 represents a variation of the S-parameters for different frequency ranges. The Y-parameters of the devices (Eq. (9) to Eq. (12)) are utilized to derive the S-parameters. From the plot, it is observed that all the parameters are frequency-independent up to 10GHz of frequency range and beyond this, the change is gradual in nature.

\[
S_{11} = \frac{(1-Y_{11})(1-Y_{22}) + (Y_{12}-Y_{21})}{(1+Y_{11})(1+Y_{22}) - Y_{12}Y_{21}} \quad (9)
\]
\[
S_{12} = \frac{-2Y_{12}}{(1+Y_{11})(1+Y_{22}) - Y_{12}Y_{21}} \quad (10)
\]
\[
S_{21} = \frac{-2Y_{21}}{(1+Y_{11})(1+Y_{22}) - Y_{12}Y_{21}} \quad (11)
\]
\[
S_{22} = \frac{(1+Y_{11})(1-Y_{22}) + Y_{12}Y_{21}}{(1+Y_{11})(1+Y_{22}) - Y_{12}Y_{21}} \quad (12)
\]

In the high frequency operating range, several losses take place, so it is very essential to analyse these losses in order to characterize the device more accurately. Some
of the important losses associated with the devices in the microwave frequency range are as follows (Eq. (13) to Eq. (16)).

**Insertion loss:**

\[
10 \log \frac{P_s}{P_o} = 20 \log \frac{1}{|S_{21}|} = 20 \log \frac{1}{|S_{12}|} 
\]  
(13)

**Transmission loss:**

\[
10 \log \frac{P_t - P_r}{P_o} = 10 \log \frac{1 - |S_{11}|^2}{|S_{12}|^2} 
\]  
(14)

**Reflection loss:**

\[
10 \log \frac{P_r}{P_t - P_r} = 10 \log \frac{1}{1 - |S_{11}|^2} 
\]  
(15)

Return loss:

\[
10 \log \frac{P_i}{P_r} = 20 \log \frac{1}{|S_{11}|} 
\]  
(16)

Figures 17–20 represent the losses associated with the devices at an RF frequency range. From Figures 17 and 19 it is found that both Insertion losses and the reflection losses in the SGFD-SOI MOSFET is smaller in comparison to the double gate FD-SOI MOSFET while from the Figures 18 and 20 is found that the transmission loss and the return losses in the single gate FD-SOI MOSFET is larger as compared to the of double gate FD-SOI MOSFET.

It is obtained that the leakage current in SGFD-SOI MOSFET is lower in comparison to the DGFD-SOI MOSFET which implies that the power-dissipation (static) in the former device is lower. The transconductance and Ion/Ioff ratio of the DG MOS device is greater than that of

![Figure 15. Img (S_{11}) and Img (S_{22}) versus frequency.](image)

![Figure 17. Insertion Loss versus frequency.](image)

![Figure 16. Img (S_{13}) and Img (S_{23}) versus frequency.](image)

![Figure 18. Transmission Loss versus frequency.](image)
RF Performance Evaluation of Nanoscale FD-SOI MOS Transistors

the SGMOS device and implies that the DGMOS device is suitable for fast switching and large BW applications.

Table 2 represents the RF/HF performance comparison of the designed MOS devices to that of the recently reported MOS devices. It is found that with decrease in the channel length, (0.25 μm in Ref. [31], 40 nm in Ref. [26] and 20 nm in this work) the value of gm increases due to which fT of the device also increases and follows the 1/L (L = channel length) trend, but in contrary to this it is found that the value of FTGP highly decreases which implies that the gain of the device decreases while switching speed increases.

4. Conclusion

An analysis of the RF/HF performance of the single and double-gate FD-SOI MOSFET is carried out. Also, the small signal equivalent circuits are developed in order to analyse the RF response of the device more accurately and to extract other important RF parameters.

The important FOMs used to investigate the RF/HF performance of the MOS devices are intrinsic Cgs & Cgd, fT and FTGP. It is observed that the value of gm for DGFD-SOI is 38% larger than that of SGFD-SOI, 97% larger than GSDGF-SOI and 89% larger than SGFD-SOI. The fT for DGFD-SOI is 37% larger than that of SGFD-SOI, 99% larger than GSDGF-SOI and 100% larger than SGFD-SOI. The leakage current in single gate FD-SOI MOSFET is 39% smaller in comparison to the double gate FD-SOI MOSFET which implies that the static-power dissipation in the former MOS device is lower. The Ion/Ioff ratio of the double gate FD-SOI MOSFET is 103 times greater than that of single gate FD-SOI MOSFET and implies that its switching speed is higher. The derived S parameters are used to evaluate its high-frequency losses. It is observed that in the SG FD-SOI MOSFET the Insertion loss is 2.47 dB, the Transmission loss is 2.48 dB and the Reflection loss is 1.02 dB lower than that of DG FD-SOI MOSFET while the Return loss is 0.05 dB higher as compared to that of DG FD-SOI MOSFET.

Table 2. The RF/HF performances comparison of the designed MOS devices to that of the recently reported MOS devices

| References | Device      | Vg (V) | Vd (V) | Cgs (fF) | Cgd (fF) | gm (S) | fT (THz) |
|------------|-------------|--------|--------|----------|----------|--------|----------|
| Ref. [31]  | SGFD-SOI    | 1.0    | 1.50   | 32.1     | 14.50    | 0.012  | 0.04     |
| Ref. [26]  | GSDGF-SOI   | 1.0    | 0.50   | 0.771    | 0.301    | 0.003  | 0.52     |
| This Work  | SGFD-SOI    | 1.0    | 0.80   | 0.230    | 0.170    | 0.064  | 25.9     |
|            | DGFD-SOI    | 1.0    | 0.80   | 0.210    | 0.181    | 0.102  | 41.2     |

Where, SGFD-SOI = single gate FD-SOI MOSFET, DGFD-SOI = double gate FD-SOI MOSFET and GSDGF-SOI = gate stack double gate FD-SOI MOSFET (with SiN4 as high-k dielectric material)
References

1. Carballo J, Chan WJ, Gargini PA, Kahng AB, Nath S. ITRS 2.0: Toward a re-framing of the Semiconductor Technology Roadmap. IEEE 32nd International Conference on Computer Design (ICCD), Seoul. 2014. p. 139–46.
2. The International Technology Roadmap for Semiconductors. [cited 2016 Jul 28]. https://www.hpcwire.com/2016/07/28/transistors-wont-shrink-beyond-2021-says-final-itsr-report/.
3. Pearce CW, Yaney DS. Short-channel effects in MOSFET’s. IEEE Electron Device Lett. 1985;6(7):326–28.
4. Yan R, Ourmazd A, Lee KF. Scaling the Si MOSFET: from bulk to SOI to bulk. IEEE Trans Electron Devices. 1992;39(7):1704–10.
5. Colinge J. Hot-electron effects in silicon-on-insulator n-channel MOSFET’s. IEEE Trans Electron Devices. 1987;34(10):2173–77.
6. Agrawal B, De VK, Pimbley JM, Meindl JD. Short channel models and scaling limits of SOI and bulk MOSFETs. IEEE J Solid State Circuits. 1994;29(2):122–25.
7. Wann CH, Noda K, Tanaka T, Yoshida M, Hu C. A comparative study of advanced MOSFET concepts. IEEE Trans Electron Devices. 1996;43(10):1742–53.
8. Suzuki K. Short channel epi-MOSFET model. IEEE Trans Electron Devices. 2000;47(12):2372–78.
9. Kow-Ming C, Han-Pang W. A simple 2D analytical threshold voltage model for fully depleted short-channel silicon-on-insulator MOSFETs. Semicond Sci Technol. 2004;19(12):1397–405.
10. Agarwal P, Saraswat G, Kumar MJ. Compact surface potential model for FD SOI MOSFET considering substrate depletion region. IEEE Trans Electron Devices. 2008;55(3):789–95.
11. Yamada T, Nakajima Y, Hanajiri T, Sugano T. Suppression of drain-induced barrier lowering in silicon-on-insulator MOSFETs through source/drain engineering for low-operating-power system-on-chip applications. IEEE Trans Electron Devices. 2013;60(1):260–67.
12. Mishra VK, Chauhan RK. Area efficient layout design of CMOS circuit for high-density ICs. Int J Electron (U.K.) 2018;105(1):73–87.
13. Yadava N, Mishra VK, Chauhan RK. Analysis of N+N− Epi-Source Asymmetric Double Gate FD-SOI MOSFET”. Intelligent Engineering Informatics, Singapore, Springer Singapore. 2018. p. 541–9.
14. Cathelin A. Fully Depleted Silicon on Insulator Devices CMOS: The 28-nm Node Is the Perfect Technology for Analog, RF, mmW, and Mixed-Signal System-on-Chip Integration. IEEE Solid State Circuits Mag Fall. 2017;9(4):18–26.
15. Planes N, Kohler S, Cathelin A, Charbuillet C, Scheer P, Arnaud F. 28FD-SOI technology for low-voltage, analog and RF applications, 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Hangzhou. 2016. p. 10–13.
16. Suzuki K, Pidin S. Short-channel single-gate SOI MOSFET model. IEEE Trans Electron Devices. 2003;50(5):305–15.
17. Park JT, Colinge J. Multiple-gate SOI MOSFETs: device design guidelines. IEEE Trans Electron Devices. 2002;49(12):2222–29.
18. Neudeck W. An overview of Double-Gate MOSFETs. Proceedings of the 15th Biennial University/ Government/Industry Microelectronics Symposium (Cat. No.03CH37488), Boise, ID, USA. 2003. p. 214–17.
19. Liou JJ, Schwierz F. RF MOSFET: recent advances and future trends. IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668), Hong Kong, China. 2003. p. 185–92.
20. Gupta A, Shrivastava M, Baghini MS, Sharma DK, Gossner H, Rao VR. Part I: High-voltage MOS device design for improved static and RF performance. IEEE Trans Electron Devices. 2015;62(10):3168–75.
21. Jeon J, Kang M. Circuit level layout optimization of MOS transistor for RF and noise performance improvements. IEEE Trans Electron Devices. 2016;63(12):4674–77.
22. Scholten AJ. The new CMC standard compact MOS model PSP: advantages for RF applications. IEEE J Solid State Circuits. 2009;44(5):1415–24.
23. Lázaro A, Iñiguez B. RF and noise performance of double gate and single gate SOI. Solid State Electron. 2006;50(5):826–42.
24. Mohankumar N, Syamal B, Sarkar CK. Influence of channel and gate engineering on the analog and RF performance of DG MOSFETs. IEEE Trans Electron Devices. 2010;57(4):820–26.
25. Sarkar A, Das AK, De S, Sarkar CK. Effect of gate engineering in double-gate MOSFETs for analog/RF applications. Microelectron J. 2012;43(11):873–82.
26. Pradhan KP, Mohapatra SK, Sahu PK, Behera DK. Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET. Microelectron J. 2014;45(2):144–51.
27. Sze M. Physics of semiconductor devices. John Wiley & Sons. 1981. p. 529.
28. Silvaco International. ATLAS user’s manual: Device simulation software. Santa Clara: Silvaco International; 2015.
29. Guechol K. Small-signal and noise model of fully depleted silicon-on-insulator metal–oxide–semiconductor devices for low-noise amplifier. Jpn J Appl Phys. 2006;45(9R):6872.
30. Malaker TD, Bhattacharyya P, Sarkar SK. Analytical surface potential modelling-based small signal analysis and RF
performance characterization of DMG SOI MOSFET for better RFIC application. IETE Tech Rev. 2018;35(3):282–91.
31. Kilchytska V. Influence of device engineering on the analog and RF performances of SOI MOSFETs. IEEE Trans Electron Devices. 2003;50(3):577–88.
32. Razavi B. RF Microelectronics. Upper Saddle River, NJ, USA: Prentice-Hall, Inc.; 1998.