Abstract: In this work, a hybrid-phase transition field-effects-transistor (hyper-FET) integrated with phase-transition materials (PTM) and a multi-nanosheet FET (mNS-FET) at the 3 nm technology node were analyzed at the device and circuit level. Through this, a benchmark was performed for presenting device design guidelines and for using ultra-low-power applications. We present an optimization flow considering hyper-FET characteristics at the device and circuit level, and analyze hyper-FET performance according to the phase transition time (TT) and baseline-FET off-leakage current (I\textsubscript{OFF}) variations of the PTM. As a result of inverter ring oscillator (INV RO) circuit analysis, the optimized hyper-FET increases speed by +8.74% and reduces power consumption by −16.55%, with I\textsubscript{OFF} = 5 nA of baseline-FET and PTM TT = 50 ps compared to the conventional mNS-FET in the ultra-low-power region. As a result of SRAM circuit analysis, the read static noise margin is improved by 43.9%, and static power is reduced by 58.6% in the near-threshold voltage region when the PTM is connected to the pull-down transistor source terminal of 6T SRAM for high density. This is achieved at 41% read current penalty.

Keywords: Boltzmann limit; low power application; phase-transition-materials (PTM); steep switching device; hybrid-phase-transition FETs (hyper-FET)

1. Introduction

Silicon-based metal–oxide–semiconductor field-effect transistors (MOSFETs) are being scaled down to sub-5 nm, and a multi-nanosheet FET (mNS-FET) is expected to be used in the 3 nm technical node. Although successful scaling down technology is being developed, increase in power density has become an issue due to difficulty in reducing supply voltage (V\textsubscript{DD}). Recently, research on overcoming these limitations by achieving a sub-threshold swing (SS) ≤60 mV/dec through devices such as negative capacitance FET (NC-FET) [1] and tunneling FET (T-FET) [2] using nanomaterials is being actively conducted. In addition, a Hybrid-Phase Transition Field-Effects-Transistor (hyper-FET) [3] device utilizing the steep switching characteristic of nano-scale Phase-Transition Materials (PTM) [4,5] has been proposed, and various material and process prospective studies are actively being conducted. Recently, a study analyzed for the first time in terms of the operation characteristics of a hyper-FET device and circuit using a fin-FET of a 14 nm technology node as a baseline FET was published by Aziz, A. et al. in [6,7]. However, there are insufficient studies on the electrical characteristics of a hyper-FET upon scaling down to the latest node, such as a 3 nm technology node, and targeting of the PTM characteristics for hyper-FET device design.

In this work, following the approach of Aziz, A. et al., we focused on PTM device design for hyper-FET implementation, based on a 3 nm technology node using a mNS-FET with various threshold voltage (V\textsubscript{TH}) characteristics. We propose an optimization method in consideration of device and circuit operation for optimizing the key electrical characteristics.
of baseline-FET and PTM constituting hyper-FET. This is a proposed flow based on a systematic analysis of previously published research results [6,7]. Hyper-FET characteristics were secured according to \( I_{OFF} \) of baseline-FET and variation of the PTM’s transition time (TT) through the systematic optimization process, and benchmarks were performed in logic INV RO and SRAM circuits with conventional CMOS devices. Since an INV RO is a circuit that represents the power and speed characteristics of numerous logic standard cell circuits, such as NAND, NOR, and XOR, the benchmark through an INV RO can be considered to have the characteristics of the entire logic circuit. Also, hyper-FET design guidelines for further circuit characteristic optimization at the 3 nm tech. node are presented.

Chapter 2 of this paper describes the device and circuit simulation environment used in this work, Chapter 3 presents the hyper-FET optimization process and the logic circuit level (INV RO, SRAM) results of benchmark performance with conventional CMOS devices, and Chapter 4 presents the conclusion of this paper.

2. Simulation Environment for Hyper-FET Device and Circuit Co-Analysis

In this work, a lateral multi-nanosheet field-effect transistor (LmNS-FET) using multiple multi-nanosheet channels placed in the lateral direction in the 3 nm technology node dimension, was used as an FEOL device. The number of nanosheet channels used is three, and the main device dimensions of the 3 nm technology node, such as contact-poly-pitch (CPP) and gate length (L\(_{g}\)), were set concerning IRDS 2020 [8] as shown in Figure 1. Table 1 summarizes the results.

![Figure 1](https://via.placeholder.com/150)

**Figure 1.** (a) Three-dimensional structure and (b) cross-section view of the mNS-FET used in this work.

**Table 1.** The baseline-FET’s key parameters used in this work.

| Parameters                        | Values         |
|-----------------------------------|----------------|
| Contacted poly-gate pitch (CPP)   | 45 nm          |
| Gate length (L\(_{g}\))           | 16 nm          |
| Inner spacer thickness (L\(_{sp}\))| 6 nm           |
| Channel thickness (T\(_{ch}\))    | 8 nm           |
| Channel width (W\(_{ch}\))       | 30 nm          |
| Channel oxide thickness (T\(_{ox}\)) | 0.3 nm    |
| Channel high-k thickness (T\(_{HK}\)) | 1.1 nm     |
| Bottom oxide thickness (T\(_{BO}\)) | 20 nm        |
| Channel doping                    | \(10^{17}\) cm\(^{-3}\) |
| S/D doping                        | \(3 \times 10^2\) cm\(^{-3}\) |
| PTS doping (upper of substrate 1) | \(1 \times 10^{19}\) cm\(^{-3}\) |
| Substrate 2 doping                | \(10^{17}\) cm\(^{-3}\) |

The electrical characteristics of the mNS-FET were simulated using Synopsys’ Sentaurus™ ver. S-2021.06-SP1, a three-dimensional TCAD software, and the model used in this case was used by adding the following models to the drift-diffusion carrier
transport model. The density gradient quantization model (eQuantum Potential) was included to describe the quantum confinement effect, and the mobility model (phumob/high field saturation/Enormal) was utilized to consider the quantum effect, Coulomb scattering, and interfacial surface roughness scattering. The Lombardi mobility model was included to calculate the mobility degradation by remote phonon and Coulomb scatterings at the channel and insulator interface. A thin-layer mobility model was included to account for the thin channel thickness. The measured electrical characteristics of the mNS-FET manufactured by hardware in the 7 nm dimension and the TCAD model parameters were calibrated to increase the accuracy of the model. A model library that accurately describes the current-voltage (I-V) and capacitance-voltage (C-V) characteristics extracted through TCAD simulation were then created using the industry-standard model BSIM-CMG. Next, to have the industry’s standard 3 nm model circuit characteristics, the generated model library was centered to satisfy the target speed and power of the INV RO with fan-out 3 (FO3), a benchmark circuit, to produce the final model library as summarized in Figure 2.

Next, the PTM compact model was developed using Verilog-A to describe the I-V characteristics according to the voltage applied to the PTM as shown in Figure 3a. The developed PTM have a low resistivity $\rho_{\text{MET}}$ in the metal phase and a large resistivity $\rho_{\text{INS}}$ in the insulator phase, and the current determined by the voltage applied across the PTM device is compared with the critical current density ($J_C$) at which the phase transition occurs. Such an operation in which either a metal-insulator transition (MIT) or a metal-insulator transition (MIT) occurs through the circuit simulator can be implemented. This model reflects the characteristics of PTMs such as single crystalline VO$_2$ [9], NbO$_2$ [10], Te-based OTS [11] and HfO$_2$ [12], such as in Figure 3b, and the key parameters are summarized in Table 2. In addition, an RC-delay circuit is implemented inside Verilog-A to describe transition time (TT) [13], which has a very important effect on the circuit’s dynamic operation characteristics. The dimension of the PTM, the PTM area ($A_{\text{PTM}}$) and the PTM length ($L_{\text{PTM}}$) are 30 nm × 15 nm (metal pitch × source/drain contact length) and 20 nm, respectively, considering the process design rule of the 3 nm tech. node.
As shown in Figure 3c, the compact model of the hyper-FET with the PTM connected in series to the source terminal of the baseline-FET has the transfer characteristics as shown in Figure 3d. Gate voltage conditions in which an IMT and MIT occur are named $V_{GS,IMT}$ and $V_{GS,MIT}$, respectively. Assuming that the $V_{th}$-shift of the baseline FET is possible through a process such as work-function engineering, the hyper-FET is expected to improve on-current compared to the conventional mNS-FET under the iso-$I_{OFF}$ targeting.

### 3. Hyper-FET Simulation Results and Discussions

For hyper-FET optimization, it is necessary to determine the electrical characteristics of each device under systematical analysis since there is a very close relationship between the composing baseline-FET and the electrical characteristics of the PTM. In this work, the key parameters of the PTM ($\rho_{INS}$, $\rho_{MET}$, $J_{C,IMT}$, $J_{C,MIT}$) were determined through the circuit characteristics according to the switching time characteristics of the PTM and the variation in baseline-FET $I_{OFF}$ characteristics, which were not considered in previous studies. Through this, hyper-FET design optimization was performed, and circuit-level benchmarks were performed with conventional 3 nm tech. mNS-FET.

#### 3.1. Hyper-FET Design Optimization Flow

For optimal design of hyper-FET devices, device level DC (DD), circuit level DC (CD), and circuit level transient (CT) analysis are essential, as shown in Figure 4. In this subchapter, the systematic optimization process used in this work is described.

#### Table 2. PTM’s key parameters & PTM-3 nm values used in this work.

| Parameters       | Value                        |
|------------------|------------------------------|
| $\rho_{INS}$     | Resistivity of Insulator state |
| $\rho_{MET}$     | Resistivity of Metal state   |
| $J_{C,IMT}$      | Critical Current Density for IMT |
| $J_{C,MIT}$      | Critical Current Density for MIT |
| TT               | PTM Switching Time           |

As shown in Figure 3d, $V_{GS}$ is 0 V, and the gate voltage conditions for which an IMT and MIT occur are named $V_{GS,IMT}$ and $V_{GS,MIT}$, respectively. Assuming that the $V_{th}$-shift of the baseline FET is possible through a process such as work-function engineering, the hyper-FET is expected to improve on-current compared to the conventional mNS-FET under the iso-$I_{OFF}$ condition.
Figure 4. An optimal PTMs parameter extraction flow chart.

3.1.1. Device Level DC Analysis

As the initial setting of the hyper-FET’s $V_{DD}$ is used as the supply voltage of the baseline-FET, the conditions under which the resistance of the PTM ($R_{PTM}$) for the hyper-FET have steep slope characteristics are discussed. In order to prevent the PTM’s resistance of the metal state ($R_{MET}$) from inhibiting the on-current of the hyper-FET, the $R_{MET}$ is determined to be at least 100 times smaller than the resistance of the transistor in the on state ($R_{ON,TR}$ at $V_{GS} = V_{DD}$, $V_{DS} = V_{DD}$). Then, the resistance of the insulator state of the PTM ($R_{INS}$) is determined through Figure 5a, a graph where Hyper-FET ${I_{ON}}/{I_{OFF}}$ is mapped according to $\rho_{INS}$ and $\rho_{MET}$ made with reference to [6]. The gain increases in proportion to $\rho_{INS}$, but circuit operation may become difficult if too large, as shown in CD-3. Therefore, the $\rho_{INS}$ is set so that $R_{INS}$ is less than the resistance of the transistor in the off state ($R_{OFF,TR}$ at $V_{GS} = 0$, $V_{DS} = V_{DD}$), and $I_{ON}/I_{OFF}$ gain is checked compared to the baseline-FET. Then, $I_{C_{IMT}}$ and $I_{C_{MIT}}$ was designed to include $I_{C_{IMT}}$ and $I_{C_{MIT}}$ in the yellow box of Figure 5d,e, made with reference to [6], so that hyper-FET, as shown in Figure 5b, transitions within the given supply voltage range.

Figure 5. (a) $I_{ON}/I_{OFF}$ gain mapping of hyper-FET compared to baseline-FET; (b,c) schematic of the hyper-FET and the hyper-FET-based inverter; (d,e) $I_{C_{IMT}}$ and $I_{C_{MIT}}$ ranges for proper operation in the I-V curves of (b) and (c) (yellow box & black text for (b), orange box & red text for (c)).

Furthermore, it is necessary to satisfy the condition of $V_{GS_{IMT}} > V_{GS_{MIT}}$ to avoid negative hysteresis [14] in which the current of the hyper-FET oscillates, as shown in Figure 6a. This phenomenon can be understood through Figure 6b, which is a graph of voltage biased to the PTM ($V_{PTM}$) and the current graph according to $V_{GS}$. As $V_{GS}$ increases,
$V_{PTM}$ increases, and when $V_{PTM}$ reaches critical voltage for an IMT ($V_{C, IMT}$), negative differential resistance (NDR) occurs, in which $V_{PTM}$ decreases and current increases due to the lowered resistance. If the resistance of the transistor during transition ($R_{TR}$) is less than or equal to a critical resistance ($R_C$), the PTMs make hysteretic switching. On the other hand, because of the large $R_{TR}$, the relatively lower $V_{PTM}$ is not sufficient to keep the PTM in a metal state, so MIT occurs again, and it repeats and oscillates like a green line, which is called negative hysteresis. If $R_{TR} > R_C$, $V_{GS}$ decreases from $V_{DD}$ and $V_{PTM}$ satisfies critical voltage for MIT($V_{C, MIT}$), the $V_{PTM}$ is too large to keep the PTMs in the resistance state, so they transition back to the metal state and oscillate in the same way. The critical resistance $R_C$ is as follows [14]:

$$R_C = \frac{|V_{C, IMT} - V_{C, MIT}|}{|I_{C, IMT} - I_{C, MIT}|}$$  (1)

![Figure 6.](image)

**Figure 6.** (a) The hyper-FET transfer curve with negative hysteresis (b) I-V characteristics of PTMs according to $R_{TR}$.

Lastly, $I_{ON}$ gain is obtained by matching the $I_{OFF}$ of hyper-FET with that of the baseline-FET, as shown in Figure 3d (of course, $I_{C, IMT}$ & $I_{C, MIT}$ adjustment is necessary afterwards).

### 3.1.2. Circuit Level DC Analysis

For functional operation of the logic circuit, the effect of hysteresis, which is not in the existing FET, on the VTC (Voltage-Transfer-Curve) is checked. First, as revealed in previous study [7], if an IMT does not occur before $V_M$ (logic threshold voltage) regardless of forwarding sweep or reverse sweep at the VTC in Figure 7a, the inverter current in Figure 7b does not satisfy the IMT condition and switching does not occur within the voltage range. Therefore, design $I_{C, IMT}$ and $I_{C, MIT}$ so that $I_{C, IMT}$ and $I_{C, MIT}$ are included in the orange box in Figure 5d,e are obtained with the inverter in Figure 5c since $V_{GS, IMT}$ & $V_{GS, MIT} < V_{DD}/2$ must be satisfied. In general, the characteristics are improved in proportion to $\rho_{INS}$, so $\rho_{INS, MAX}$ as large as possible is required. However, when this maximum value is exceeded, the high-level output voltage’s minimum ($V_{OH, MIN}$) comes into contact with $V_M$, and the VTC collapses, as shown by the green line in Figure 7c. In this case, it is necessary to either reduce $I_{C, IMT}$ with the first option, or reduce $\rho_{INS}$ with the second option. Additionally, if $\rho_{MET}$ is too large, it adversely affects $V_{OUT}$, as shown in Figure 7d. To prevent this, the initial value of $\rho_{MET}$ is set small enough.
Lastly, ION gain is obtained by matching the I OFF of hyper-FET ... current versus V IN of functional hyper-inverter; (c,d) Non-functional VTC due to (c) large RINS; (d) large RMET.

3.1.3. Circuit Level Transient Analysis

In DC analysis, V OUT varies as much as ΔV OUT, as shown in Figure 7a, and it was revealed in the previous paper [7] that this phenomenon is prevented when the V_DS,MIT (V DS at which an MIT occurs) of a hyper-FET is lower than 1 mV. If not, either I C,MIT or ρ MET should be reduced. After verifying that the given values have proper VTC, the performance is evaluated using an INV RO with a fan-out of 3 (FO3) with a hyper-FET. Evaluate various performances by adjusting I C,MIT and I C,MET under the given ρ INS and ρ MET conditions. V DD scaling down is necessary if the target performance is not obtained because of the TT of the PTM, and has a large influence on speed limiting, which will be dealt with later in Section III-B. In this case, you must start over from DD-1. If the expected performance is satisfied, measure the power and performance and extract the parameters of the PTMs. Table 2 summarizes the key parameters of the PTMs obtained through the above flow when a 3 nm mNS-FET is used as a baseline-FET.

3.2. Benchmark with Conventional MOSFET Using INV RO

First, we discuss the results of studying the optimal characteristics of a hyper-FET for 3 nm tech. mNS-FET according to the TT of the PTM. Figure 8a shows the transient analysis of an INV RO according to the TT. The intrinsic transistor delay (τ transistor) required for transition from V DD to GND (or vice versa) is measured as 66 ps. In the case of hyper-FET, the delay is longer than τ transistor due to the TT required for the PTM to change phase. This can be understood through the internal graph of Figure 8b showing the current flowing in the hyper-FET-based INV RO, because the higher the TT of the PTM, the lower the current level. According to Figure 8b, a graph in which the average current of the internal graph is normalized to the average current of the baseline-FET, When the TT is less than 10 ps, the current level is higher than the baseline-FET over all V DD ranges. However, when the TT ≥ 30 ps, a high current level was observed only in the ultra-low power region with a low τ transistor of 0.3 V or less. This indicates that the TT of the PTM suppresses the Hyper-FET from having a higher I ON compared to the baseline-FET at the device level. As the TT of the PTM increases, the circuit performance of the hyper-FET will deteriorate due to the increase in delay and the decrease in the current level. Therefore, in order to use it as a logic device of the hyper-FET, PTM having a TT much smaller than at least τ transistor should be used. Figure 8c shows the circuit characteristics according to the TT of the PTM. As the TT is higher, the current level is lowered and the delay is increased, so the performance and power of the circuit are both reduced. However, this tendency is reduced in the low V DD region, which is relatively smaller than the TT of the PTM due to the increased τ transistor of the transistor.
Figure 8. (a) INV RO transient waveforms according to the TT of the PTM; (b) Normalization of the average hyper-FET’s current (I\text{DDA}) according to PTMs’ TT to a baseline-FET, and the internal graph shows the transient waveform of the inverter current; (c,d) Hyper-FET’s circuit characteristics of some PTM’s TT (a) at V\text{DD} = 0.2–0.7 V (b) at V\text{DD} ≤ 0.25 V.

Table 3. Hyper-FET characteristics according to the TT of the PTMs.

| I\text{OFF} = 5 nA | Operating Frequency (GHz) | Active Power (μW) |
|---------------------|--------------------------|------------------|
| Baseline-FET (V\text{DD} = 0.2 V) | 2.87 × 10^1 (Ref.) | 7.18 × 10^{-2} (Ref.) |
| Hyper-FET | | |
| TT = 50 ps (V\text{DD} = 0.15 V) | 3.13 × 10^1 (+8.96%) | 5.98 × 10^{-2} (-16.68%) |
| TT = 30 ps (V\text{DD} = 0.1375 V) | 3.35 × 10^1 (+16.89%) | 5.09 × 10^{-2} (-29.10%) |
| TT = 10 ps (V\text{DD} = 0.1375 V) | 3.50 × 10^1 (+21.83%) | 5.08 × 10^{-2} (-29.24%) |

The following is the result of studying the optimal characteristics of hyper-FET according to V\text{th} of the baseline-FET. Figure 9a shows the transfer characteristic of 3 nm tech mNS-FET according to various threshold voltages, and the RVT (Regular Voltage Threshold), the LVT (Low Voltage Threshold) and the SLVT (Super Low Voltage Threshold) are named for the case where I\text{OFF} is 0.2 nA, 2 nA, and 5 nA at V\text{DD} = 0.7 V of the baseline-FET, respectively. In addition, Figure 9b–d shows the optimized circuit characteristics in each case of V\text{DD} ≤ 0.25 V at TT = 50 ps. Table 4 summarizes the characteristics of the hyper-FET compared to the baseline FET with V\text{DD} = 0.2 V. As discussed earlier, the relationship between τ and the TT is significant. The overall current level, which is determined by the V\text{th} of the transistor, determines the τ\text{transistor}, and the higher the V\text{th}, the freer from the disturbance of the TT. In the case of the RVT device, the hyper-FET shows improvement in frequency by +18.40% and power by −31.45% compared to the baseline-FET. However, as shown in Figure 9c,d, it is observed that as V\text{th} decreases, τ\text{transistor} approaches the TT, and the amount of performance improvement decreases. In other words, if the designer knows the TT of the PTM, the higher the V\text{th}, the wider the device’s versatility, and the range of V\text{th} that can be optimized is suggested.
The optimal value of $\rho_{INS}$ decreases proportionally as the transistor resistance decreases. Therefore, as the off-current decreases and becomes similar to that of SC VO$_2$, on the other hand, the on-current does not change much, so $\rho_{MET}$ set small enough is almost constant.

The Table 4. Hyper-FET characteristics according to the baseline-FET’s $I_{OFF}$.

| TT = 50 ps | $I_{OFF}$ = 0.2 nA | $I_{OFF}$ = 2 nA | $I_{OFF}$ = 5 nA |
|------------|---------------------|------------------|------------------|
| Operating Frequency (GHz) | Baseline-FET (V$_{DD}$ = 0.2 V) | Hyper-FET (V$_{DD}$ = 0.138 V) | Baseline-FET (V$_{DD}$ = 0.2 V) | Hyper-FET (V$_{DD}$ = 0.138 V) | Baseline-FET (V$_{DD}$ = 0.2 V) | Hyper-FET (V$_{DD}$ = 0.15 V) |
| Active Power (µW) | 1.30 x 10$^1$ (Ref.) | 1.54 x 10$^1$ (+18.40%) | 1.29 x 10$^1$ (Ref.) | 1.45 x 10$^1$ (+12.63%) | 2.87 x 10$^1$ (Ref.) | 3.12 x 10$^1$ (+8.74%) |
|                | 2.89 x 10$^{-2}$ (Ref.) | 1.98 x 10$^{-2}$ (−31.45%) | 3.00 x 10$^{-2}$ (Ref.) | 1.97 x 10$^{-2}$ (−34.42%) | 7.18 x 10$^{-2}$ (Ref.) | 5.99 x 10$^{-2}$ (−16.55%) |

Table 4. Hyper-FET characteristics according to the baseline-FET’s $I_{OFF}$.

The optimal PTM’s key parameter obtained through the previous flow-based circuit simulation, and shows the tendency according to $I_{OFF}$ by normalizing the parameter of Single Crystalline (SC) VO$_2$ [9], one of the most promising candidate PTMs. First, as can be seen from the circuit DC analysis above, the optimal value of $\rho_{INS}$ decreases proportionally as the transistor resistance decreases. Therefore, as the off-current increases, the optimal $\rho_{INS}$ decreases and becomes similar to that of SC VO$_2$. On the other hand, the on-current does not change much, so $\rho_{MET}$ set small enough is almost constant.

In the case of the critical current density, it shows a tendency to increase as the off-current increases to switch within the current level. In this condition, when $I_{OFF}$ = 5 nA, $J_{C,IMT}$ is 28% larger and $J_{C,MIT}$ is 57% smaller than SC VO$_2$. Through this work, if SC VO$_2$ is used for hyper-FET utilization of 3 nm tech. mNS-FET, an SLVT device with $I_{OFF}$ = 5 nA is appropriate, and an adjustment of around 60% to the PTM parameter is required.

Figure 10 shows the optimal PTM’s key parameter trend according to baseline-FET’s $I_{OFF}$ (a) $\rho_{INS}$ (b) $\rho_{MET}$ (c) $J_{C,IMT}$ (d) $J_{C,MIT}$.

Figure 10. The PTM key parameter trend according to baseline-FET’s $I_{OFF}$ (a) $\rho_{INS}$ (b) $\rho_{MET}$ (c) $J_{C,IMT}$ (d) $J_{C,MIT}$.

3.3. Benchmark with Conventional MOSFET Using 6T SRAM

In a previous study [15], SRAM topology based on hyper-FET was reported, and a schematic is shown in Figure 11a. The device has a high-density structure with a transistor channel width ratio of pull up: pass gate: pull down = 1:1:1, and the PTM is added to only two pull-down (PD) transistor source terminals out of a total of six transistors, two
each. Figure 11b–d shows the results of $I_{\text{read}}$ related to read time [16], Read Static Noise Margin RSNM, and Bit-line Write Margin BWRM [17], respectively, compared to mNS-FET 6T SRAM. It is assumed that ‘0’ is stored in Q node and ‘1’ is stored in QB node. In the proposed topology, the PTM in the insulator state of the source of PD1 decreases the strength of PD1 in the read operation and increases the read ability by maintaining the insulator state against noise in Q (or QB). In the write operation, $V_Q$ increases due to the PTM in the insulator state connected to PD2, and at the same time, the $V_{QB}$ increases by the PTM in the metal state of PD1 to increase the write ability. Also, the high resistance of the insulator state reduces standby power. As a result of the analysis, the RSNM improved by 43.9%, the BWRM improved by 9.4%, and the static power was reduced by 58.6%. In this case, $I_{\text{read}}$ is reduced by 41.4%. Table 5 summarizes the above SRAM index results.

![Figure 11. (a) The proposed 6T SRAM w/PTM Schematic; (b) $I_{\text{read}}$; (c) RSNM results; (d) BWRM results.](image-url)

|                  | $I_{\text{read}}$ (μA) | RSNM (mV) | BWRM (mV) | Static Power (nW) |
|------------------|------------------------|-----------|-----------|------------------|
| mNS-FET 6T SRAM  | 2.68                   | 35.3      | 107.2     | 1.28             |
| Hyper-FET 6T SRAM| 1.57                   | 50.8      | 117.3     | 0.53             |
| Improvement      | −41.4%                 | +43.9%    | +9.4%     | +58.6%           |

4. Conclusions

In this work, we present a systematic design guideline for optimal use of a hyper-FET according to the electrical characteristics of a baseline-FET and the PTM, and, using this, the INV RO and SRAM characteristics according to the PTM’s TT and various characteristics of 3 nm tech. mNS-FET was evaluated. The presented hyper-FET optimization flow chart allows other researchers to evaluate the optimized logic circuit characteristics of any baseline-FET. Through this, it was confirmed that the circuit characteristics were further improved as the transition time of the PTM was shorter than the intrinsic delay of the transistor. Analysis results show that in the case of 3 nm tech. mNS-FETs, the PTM’s TT should be less than 50 ps in the ultra-low power region ($V_{DD} < 0.3$ V). In addition, hyper-FET circuit characteristics according to various threshold voltage options of 3 nm tech. mNS-FET related to intrinsic delay were evaluated and the PTM parameter trends were analyzed accordingly. As a result, at the TT = 50 ps of the PTM, the SLVT device with
$I_{OFF} = 5 \text{nA showed a +8.96\% improvement in speed and a −16.68\% improvement in power at V_{DD} = 0.15 \text{V. The PTM-3 nm key parameters used in this work are similar to those of Single Crystalline VO}_2$ [9]. Also, the 3 nm tech. mNS-FET based 6T SRAM structure with the PTM connected to the pull-down source terminal shows the RSNM improved by 43.9\%, the BWRM improved by 9.4\%, and the static power was reduced by 58.6\%. In this case, $I_{\text{read}}$ is reduced by 41.4\%. Our systematic optimization flow and the results of logic and memory circuit characteristics not only show the potential for ultra-low power applications of 3 nm technology, but also suggest a direction for PTM optimization of transistors with various characteristics.

**Author Contributions:** H.J. and J.J. contributed to the main idea and writing of this research; C.Y. and J.C. performed transistor modeling for simulation; J.O., J.S. and S.C. performed the SRAM simulations. This research was planned and executed under the supervision of J.J. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported the National Foundation of Korea (NRF) grant funded by the Korean government (MSIT) (No.2020M3F3A2A01081595), and partly by the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT) (No.2020M3F3A2A01082326).

**Data Availability Statement:** Not applicable.

**Acknowledgments:** The EDA tool was supported by the IC Design Education Center (IDEC), Republic of Korea.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Yan, S.-C.; Wu, C.-H.; Sun, C.-J.; Lin, Y.-W.; Yao, Y.-J.; Wu, Y.-C. Trench FinFET Nanostructure with Advanced Ferroelectric Nanomaterial HfZrO$_2$ for Sub-60-mV/Decade Subthreshold Slope for Low Power Application. *Nanomaterials* **2022**, *12*, 2165. [CrossRef] [PubMed]
2. Azam, S.M.T.; Bakibillah, A.S.M.; Hasan, M.T.; Kamal, M.A.S. Effect of Step Gate Work Function on InGaAs p-TFET for Low Power Switching Applications. *Nanomaterials* **2021**, *11*, 3166. [CrossRef]
3. Shukla, N.; Thathachary, A.V.; Agrawal, A.; Paik, H.; Aziz, A.; Schlom, D.G.; Summet, K.G.; Engel-Herbert, R.; Datta, S. A steep-slope transistor based on abrupt electronic phase transition. *Nat. Commun.* **2015**, *6*, 7812. [CrossRef] [PubMed]
4. Zhang, Y.; Xiong, W.; Chen, W.; Zheng, Y. Recent progress on vanadium dioxide nanostructures and devices: Fabrication, properties, applications and perspectives. *Nanomaterials* **2021**, *11*, 338. [CrossRef] [PubMed]
5. Song, B.; Cao, R.; Xu, H.; Liu, S.; Liu, H.; Li, Q. A HfO$_2$/SiTe based dual-layer selector device with minor threshold voltage variation. *Nanomaterials* **2019**, *9*, 408. [CrossRef] [PubMed]
6. Aziz, A.; Shukla, N.; Datta, S.; Gupta, S.K. Steep switching hybrid phase transition FETs (hyper-FET) for low power applications: A device-circuit co-design perspective—Part I. *IEEE Trans. Electron Devices* **2017**, *64*, 1350–1357. [CrossRef]
7. Aziz, A.; Shukla, N.; Datta, S.; Gupta, S.K. Steep switching hybrid phase transition FETs (hyper-FET) for low power applications: A device-circuit co-design perspective—Part II. *IEEE Trans. Electron Devices* **2017**, *64*, 1358–1365. [CrossRef]
8. International Roadmap for Devices and Systems (IRDS$^{TM}$). 2020. Available online: https://irds.ieee.org/editions/2020 (accessed on 23 July 2020).
9. Ladd, L.A.; Paul, W. Optical and transport properties of high quality crystals of V2O4 near the metallic transition temperature. *Solid State Commun.* **1969**, *7*, 425–428. [CrossRef]
10. Park, J.; Lee, D.; Yoo, J.; Hwang, H. NbO$_2$ based threshold switch device with high operating temperature (>85 C) for steep-slope MOSFET (~2 mV/dec) with ultra-low voltage operation and improved delay time. In Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; pp. 23–27.
11. Yoo, J.; Kim, S.H.; Chekol, S.A.; Park, J.; Sung, C.; Song, J.; Donghwa, L.; Hwang, H. 3D stackable and scalable binary ovanic threshold switch devices with excellent thermal stability and low leakage current for high-density cross-point memory applications. *Adv. Electron. Mater.* **2019**, *5*, 1900196. [CrossRef]
12. Sun, X.; Zhao, X.; Song, C.; Xu, K.; Xi, Y.; Yin, J.; Wang, Z.; Zhou, X.; Chen, X.; Shi, G.; et al. Performance-enhancing selector via symmetrical multilayer design. *Adv. Funct. Mater.* **2019**, *29*, 1808376. [CrossRef]
13. Jerry, M.; Shukla, N.; Paik, H.; Schlom, D.G.; Datta, S. Dynamics of electrically driven sub-nanoscond switching in vanadium dioxide. In Proceedings of the 2016 IEEE Silicon Nanoelectronics Workshop (SNW), Honolulu, HI, USA, 12–13 June 2016; pp. 26–27.
14. Shukla, N.; Parihar, A.; Freeman, E.; Paik, H.; Stone, G.; Narayanan, V.; Wen, H.; Cai, Z.; Gopalan, V.; Engel-Herbert, R.; et al. Synchronized charge oscillations in correlated electron systems. *Sci. Rep.* **2014**, *4*, 4964. [CrossRef]
15. Srinivasa, S.; Aziz, A.; Shukla, N.; Li, X.; Sampson, J.; Datta, S.; Kulkarni, J.P.; Narayana, V.; Gupta, S.K. Correlated material enhanced SRAMs with robust low power operation. *IEEE Trans. Electron Devices* 2016, 63, 4744–4752. [CrossRef]

16. Mukherjee, D.; Mondal, H.K.; Reddy, B.V.R. Static noise margin analysis of SRAM cell for high speed application. *Int. J. Comput. Sci. Issues (IJCSI)* 2010, 7, 175.

17. Wang, J.; Nalam, S.; Calhoun, B.H. Analyzing static and dynamic write margin for nanometer SRAMs. In Proceedings of the 13th International Symposium on Low Power Electronics and Design (ISLPED’08), Bangalore, India, 11–13 August 2008; pp. 129–134.