Pitfall of the Strongest Cells in Static Random Access Memory Physical Unclonable Functions

Mingyang Gong, Hailong Liu, Run Min and Zhenglin Liu *

School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China; d201677550@hust.edu.cn (M.G.); D201577539@hust.edu.cn (H.L.); minrun@hust.edu.cn (R.M.)
* Correspondence: liuzhenglin@hust.edu.cn; Tel.: +86-27-8754-1768; Fax: +86-27-8761-1255

Received: 10 April 2018; Accepted: 30 May 2018; Published: 1 June 2018

Abstract: Static Random Access Memory (SRAM) Physical Unclonable Functions (PUFs) are some of the most popular PUFs that provide a highly-secured solution for secret key storage. Given that PUF responses are noisy, the key reconstruction must use error correcting code (ECC) to reduce the noise. Repetition code is widely used in resource constrained systems as it is concise and lightweight, however, research has shown that repetition codes can lead to information leakage. In this paper we found that the strongest cell distribution in a SRAM array may leak information of the responses of SRAM PUF when the repetition code is directly applied. Experimentally, on an ASIC platform with the HHGRACE 0.13 µm process, we recovered 8.3% of the measured response using the strongest cells revealed by the helper data, and we finally obtained a clone response 79% similar to weak response using the public helper data. We therefore propose Error Resistant Fuzzy Extractor (ERFE), a 4-bit error tolerant fuzzy extractor, that extracts the value of the sum of the responses as a unique key and reduces the failure rate to $1.8 \times 10^{-8}$ with 256 bit entropy.

Keywords: PUFs; SRAM; fuzzy extractor; repetition code; clone; ERFE

1. Introduction

Electronic devices have never been used so widely in our lives as now. With the dramatic development of electronic payments, tag applications, and Internet of Things (IoTs), the issue of equipment security issue has become increasingly severe, particularly in the generation, distribution, storage, and destruction of secret keys [1,2]. The security of secret keys can be solved using Physical Unclonable Functions (PUFs) [3,4].

Pappu [5] proposed the concept of PUFs and presented the first method for PUF hardware design. Since then, many different types of PUFs have been proposed such as arbiter PUF [6], Ring Oscillator (RO) PUF [7], Static Random Access Memory (SRAM) PUF [8], butterfly PUF [9], and double-data-rate SDRAM Type 3 (DDR3) PUF [10]. Among these PUFs, SRAM PUF is widely used because of the following advantages [11,12]: (1) SRAM is a standard component existing on different process nodes, and (2) many chips have built-in SRAM arrays as caches and temporary data storage units that can be used as PUFs to generate Challenge-Response pairs (CRPs) without requiring additional design and area overhead compared to other types of PUFs.

The responses are noisy; they cannot be directly used as cryptographic keys. A fuzzy extractor is generally required to extract the correct key from the responses [13]. Bösch et al. proposed a cost friendly fuzzy extractor hardware scheme by concatenating two error correction codes [14]. Repetition code is simple, efficient, and requires only a small number of logic cells, being generally used as outer code to decrease the error rate of measured responses. Another error correction code like BCH code, Reed-Muller code (RM), and Golay code is used as inner code to eliminate the remaining errors [14–16].
Rührmair et al. classified PUFs into strong PUFs and weak PUFs according to the relationship between the size of the challenge-response pairs (CRPs) [17]. Strong PUFs have a huge challenge space that exponentially related to the size of CRPs. Gassend et al. successfully attacked arbiter PUF, which is a type of strong PUF using standard machine learning (ML) methods, such as the support vector machine (SVM) and perceptrons method, after collecting a number of CRPs [18]. They used the collected CRPs of the PUF to train the ML algorithm, then predicted the key based on the responses. The prediction accuracy can be significantly improved when the number of training CRPs is sufficiently large.

Koeberl et al. studied the entropy characteristics of PUFs [15]. They found that using repetition codes would reduce the leftover entropy to zero when the entropy of the PUF responses was less than 66%. Since a small decrease in PUF entropy can result in zero leftover entropy, high entropy is required in PUF design and application. The authors theoretically showed the risk of low entropy, but they did not provide scenarios with low entropy or the factors that may decrease the entropy.

Delvaux et al. attacked the arbiter PUF using side channel modeling [19] and found that the physical information leaked in the side channel attack could be used to train the ML algorithm, resulting in higher ML prediction accuracy.

Helfmeier et al. proposed a method of cloning the responses of a SRAM using a focused ion beam (FIB) [20]. By learning the characteristic parameters of the SRAM array, they trained the corresponding transistors on the target SRAM using FIB, so that the target SRAM had the same responses as the cloned SRAM. This cloning method requires the use of expensive and complex FIB devices, and hence complicating the cloning of the responses of a large SRAM array.

Xiao et al. found that strong cells exist in SRAM arrays. Cells having the same response during every power-on are strong cells and they proposed a scheme of extracting strong cells as a PUF key [21]. This PUF uses a strong cell with low bit error rate, significantly decreasing the overhead of the error correcting code.

In this paper, we analyze the distribution of the SRAM power-on values. We found that SRAM PUFs have weak responses when a repetition code is directly used, and the distribution of the strongest cells in the SRAM array further reduces the leftover entropy of the PUF. Using the helper data generated by the repetition code, combined with the distribution of the strongest cells, we recovered 8.3% of the data from the responses of the SRAM PUF. The information leakage of the PUF caused by weak responses and strongest cell distribution led to zero leftover entropy [15]. In addition, we propose Error Resistant Fuzzy Extractor (ERFE), a lightweight extractor that does not leak the information of the strongest cells. Our contributions are as follows:

1. We first propose a method to recover the response using the helper data from a SRAM PUF with the distribution of the strongest cells. Many previous studies [15,22,23] theoretically hypothesized that the helper data would reduce the entropy and then lead to the risk of leakage of PUF responses. Our research experimentally proves this risk.

2. Our research reveals that the SRAM PUF based on repetition codes would generate a weak response. The helper data generated using the weak responses reveal information about the PUFs’ responses.

3. We also propose ERFE with 4-bit error tolerant ability, which extracts cells’ sum value as the key.

The structure of this paper is as follows: in Section 2, we review the structure and characteristics of SRAM PUFs. In Section 3, we study and analyze the weakness of SRAM PUFs based on repetition code and use the helper data generated by the weak responses to generate a clone of the power-on value of the SRAM. Section 4 describes the ERFE. The experimental results are discussed in Section 5. We conclude this paper in Section 6.
2. Related Work

2.1. Structure of an SRAM Array

A SRAM PUF uses the power-on value of the SRAM array as responses. The SRAM array consists of many 6T SRAM cells, each cell is a regular rectangle in circuit layout with width \( W \) and length \( L \), as shown in Figure 1. P1 and P2 are positive channel Metal Oxide Semiconductor (PMOS), and N1 and N2 are negative channel Metal Oxide Semiconductor (NMOS). P1 and N1, and P2 and N2 make up two inverters. When power is off, both inverters output zero. When power-up, N1 and N2 are off, P1 and P2 are on and try to push the outputs of both inverters to power voltage (VDD). When the output voltage on each side reaches the NMOS turn-on voltage, each NMOS is turned on and tries to pull the output voltage back to zero. In an ideal situation, the inverters on both sides and the voltage rising speed of both sides are the same, so the final output of the cell is an indefinite state. Due to manufacturing process variation, the inverters on both sides are not identical, and the currents flowing through the two inverters are not the same. The consequence is that the PMOS output voltage on one side increases faster than on the other and reaches the NMOS turn-on voltage first. The output voltage of the other inverter will be pulled back to zero, driving the cell value to zero or one. The power-up process is determined by the manufacturing process deviation. Due to unpredictable and uncontrollable manufacturing process deviation, the power-on value of the cell is unique after manufacturing and can be considered as a type of SRAM fingerprint.

![Figure 1. Structure of SRAM array. (a) SRAM array and (b) 6T SRAM cell with width \( W \) and length \( L \).](image1)

The power-on value of a 6T SRAM cell can be measured by the skew as shown in Figure 2. The area covered by the intersection of the curve and the vertical axis indicates the trend of the cell’s power-on value. The bit-1 cell has a large area on the one side than zero side, and vice versa for a bit-0 cell. \( \Delta PV \) is the manufacturing process and voltage deviation, and \( \Delta Noise \) is the noise deviation. When the \( \Delta PV \) and \( \Delta Noise \) of a cell are larger, the area difference is greater, and the corresponding skew is larger. As a result, the cell presents a strong one or strong zero attribute.

![Figure 2. Skew feature of SRAM cells [8].](image2)
2.2. Structure of SRAM PUFs

The power-on value of a 6T SRAM cell is basically determined by manufacturing process deviation [24], but it is also disturbed by other environmental factors, such as temperature and the ramp-up time of the power supply [25]. This means the power-on value has slight noise. To ensure the key can be correctly extracted from the SRAM PUF each time, a fuzzy extractor is needed to process the noisy SRAM responses, correct the noise by using the helper data generated in the enrollment step, and then, recover the key. Figure 3 shows the basic structure of SRAM PUFs. Error correction code in two phases are as follows: the functions of repetition code in two phases are as follows:

Enrollment phase: Challenge the SRAM array, and measure the response \( R \), and calculate the helper data \( H = R \mod G \), where \( G \) is the generator polynomial. The helper data is stored in public non-volatile memory and can be accessed by hardware and/or software.

Reconstruction phase: Challenge the SRAM array, and measure the response \( R' \), perform error correction process to obtain \( R_{ecc} = (R' \mod G) \oplus H = E_{rr} \mod G \), where \( E_{rr} \) is the error vector, recover \( E_{rr} \) from \( R_{ecc} \) and then calculate the corrected \( R'' = E_{rr} \oplus R' \). The error-corrected response \( R'' \) is ideally equal to \( R \).

2.3. Entropy of SRAM PUFs

Entropy is a measure of the uncertainty about the outcome of an observation of \( x \). Closely related to Shannon entropy is min-entropy \( H_{\infty}(x) \). Min-entropy provides a lower bound of the amount of entropy contained within a random process by only taking the most likely outcome into account. \( p_0 \) and \( p_1 \) are the probability of 0 or 1 respectively, and \( p_0 + p_1 = 1 \). Min-entropy [16] is:

\[
H_{\infty}(x) = -\log_2[max(p_0, p_1)]
\]  

Consider \( n \)-bit PUFs responses and a cycling error correcting code \( C(n, k, t) \). After error correcting, the leftover entropy is:

\[
H_{\text{left}}(x) = k - (1 - H_{\infty}(x)) \times n
\]

3. Cloning SRAM Power-on Value

3.1. Weakness of SRAM PUFs Based on a Repetition Code

For the repetition code \( C_{\text{rep}}(n, k, t) \), the generation polynomial \( G \) is generally \( G = \sum_{i=0}^{n-1} x^i \) [16]. Taking \( n \)-bit responses \( R = \sum_{i=0}^{n-1} y_i \) as input, \( (n - 1) \)-bit helper data \( H = \sum_{i=0}^{n-2} h_i \) is generated, where \( h_i = y_0 \oplus y_{i+1} \). There is no helper data generated in position \( y_0 \), and we can obtain \( h_0 \) from position \( y_1 \), \( h_1 \) from position \( y_2 \) and so on.
Due to the linear nature of repetition codes, a certain relationship exists between the helper data and the response $R$. Figure 4 shows the relationship between response $R$ of a $32 \times 32$ SRAM array and the generated helper data with repetition code $C_{rep}(5,1,2)$. The SRAM array has 32 columns and 32 rows, and their power-on values are listed in the left matrix one-by-one as $x_0, x_1, \cdots, x_{1023}$. In enrollment phase, the power-on values are measured as response $R$ and every five elements are sent to $C_{rep}(5,1,2)$ to obtain 4-bit helper data, and we obtain a total of 819-bit helper data, listed in the right matrix as $h_0, h_1, \cdots, h_{818}$. An empty element $e_z$, where $z \in (0, n - 1)$ with initial value zero is inserted at position $y_0$ where helper data is not generated. The right matrix composed by helper data and $e_z$ creates an initial clone matrix $E$:

$$
\begin{bmatrix}
x_0 & x_1 & x_2 & x_3 & x_4 & x_5 & \cdots & x_{31} \\
x_{32} & x_{33} & x_{34} & x_{35} & x_{36} & x_{37} & \cdots & x_{63} \\
x_{64} & x_{65} & x_{66} & x_{67} & x_{68} & x_{69} & \cdots & x_{95} \\
x_{96} & x_{97} & x_{98} & x_{99} & x_{100} & x_{101} & \cdots & x_{1023}
\end{bmatrix}
= \begin{bmatrix}
e_0 & e_1 & e_2 & e_3 & e_4 & e_5 & \cdots & e_{24} \\
e_{25} & e_{26} & e_{27} & e_{28} & e_{29} & e_{30} & \cdots & e_{50} \\
e_{51} & e_{52} & e_{53} & e_{54} & e_{55} & e_{56} & \cdots & e_{74} \\
e_{75} & e_{76} & e_{77} & e_{78} & e_{79} & e_{80} & \cdots & e_{818}
\end{bmatrix}
$$

![Figure 4. Mapping between the clone matrix $E$ and response $R$.](image)

The generation formula of the helper data shows that when $y_0 = 0$, $h_i = y_{i+1}$, that is, the corresponding response $R$ and the helper data are the same under this condition. The matrix $E$ is the same as the response $R$ when $y_0 = 0$, and the matrix $E$ is the opposite of response $R$ when $y_0 = 1$.

From the analysis above, whether the matrix $E$ is the same as the response $R$ is determined by the hiding $y_0$. In the worst case, the probability of the equality between $E$ and response $R$ is $1/2^m$, where $m$ is the length of response $R$ and $n$ is the length of the input data of the selected repetition code. $q_{yo}$ is the ratio of having 0 in responses, i.e., $q_{yo} = n_{yo}/m$, $n_{yo}$ is the number of cells with a power-on value of 0. When $q_{yo}$ is higher, the probability of having $y_0 = 0$ is also higher. The similarity between the matrix $E$ and response $R$ is higher too, and $E$ directly leaks most of the information about response $R$.

For repetition code $C_{rep}(n,k,t)$, we can obtain one dimension code $C_{rep}(n-k+1,1,1)$ by shortening the dimension by $k - 1$ bits. The two codes have the same generator polynomial and error correction capabilities [16], usually a code $C_{rep}(n,1,1)$ is chosen for fuzzy extractor. According to Equation (2), only 1-bit entropy is left after error correction by repetition code, and the left entropy bit is hiding $y_0$. Ideally, $p_0$ and $p_1$ in position $y_0$ have same value of 50\%, but in the real world, the value may be biased to 0 due to manufacturing process variations and changes in power-on environment (temperature, voltage, etc.). $q_{yo}$ can be considered as the observed value of $y_0$ in position $y_0$. When this bias is heavy, the leftover entropy will decrease to zero. For repetition code $C_{rep}(5,1,2)$, leftover entropy will be zero when $q_{yo} > 57.4\%$ according to Equations (1) and (2). The responses with high $q_{yo}$ are considered weak responses.

### 3.2. Effect of Strongest Cell Distribution in a SRAM Array on PUF Security

The difference between the matrix $E$ and PUFs’ response $R$ is determined by the first bit $y_0$. Using the exhaustive method, traversing $y_0$ for every $n$-bit data requires considerable time and effort to obtain the correct $E$. However, with the distribution of the strongest cells in the SRAM array, the data in matrix $E$ can be partially corrected to reduce the difference between the matrix $E$ and the response $R$.

The correlation between cell $S(i,j)$ and its closest cells is higher than with cells farther away: $i$ is the row number of SRAM array and $j$ is the column number. The correlation decreases with increasing distance. It is highly probably that a strongest cell is surrounded by cells with the same power-on value. According to this feature, we designed the following recovery algorithm.

The enrollment procedure is performed $N$ times to obtain $N$ sets of helper data, denoted as $H_1(x), H_2(x), H_3(x), \ldots, H_N(x)$, where $x \in [0, L - 1], L$ is the length of the helper data. For $C_{rep}(n,k,t)$, each group of helper data consists of $1/(n - 1)$ blocks marked as $B_c(0), B_c(1), \ldots, B_c(1/(n - 1) - 1)$, where $c$ is the set number of helperdata and $c \in [0, N]$. To describe simplicity, the first set of response $R$ is chosen as the response to be cloned. From the analysis above, when the error bit occurs in the $y_0$
position, the generated helper data of each set are opposite to each other. Therefore, the helper data need to be pre-processed one-by-one according to the block length \((n - 1)\) so the helper data truly reflects the power-on trend.

First, calculate the difference of the two helper data block-by-block:

\[
\text{Diff} = B_1(f) \oplus B_c(f)
\]  

where \(f\) is the block number and \(f \in [0, 1/(n - 1) - 1]\). Then, we recover the block according to \(\text{Diff}\):

\[
B_c'(f) = \begin{cases} 
B_c(f), & \text{Diff} \leq t \\
B_c(f), & \text{Diff} > t
\end{cases}
\]

where \(t\) is the error correction capability of the repetition code. The error-corrected helper data are \(H_c'(x) = \sum_{f=0}^{1/(n-1)-1} B_c'(f)\). The weighted sum of the cell in \(N\) helper data at location \(x\) is:

\[
P = \frac{\sum_{x=0}^{N-1} H_c'(x)}{N}
\]

A cell is a strong cell if \(P\) is close to 1 or 0. However, we cannot confirm whether it is a strong-1 cell or a strong-0 cell. We use \(T_{th}\) as the decision threshold for strong cells and \(T_{th} \in [0, 100\%]\), i.e., when \(P \leq (1 - T_{th})\) or \(P > T_{th}\), we label it as strong cell, otherwise it is a metastable cell. By analyzing the \(P\) value in the corresponding position of the helper data in matrix \(E\), we can identify whether the SRAM array corresponding to position \(x\) is a strong cell. Through the above analysis and processing, an element in matrix \(E\) has two attributes: one for its value, 0 or 1, and the other for the property of the cell, that is, whether it is a strong cell. Empty elements have initial attributes of value 0 and non-strong cell.

The strongest cell in the SRAM is surrounded by cells with the same power-on tendency. When a series of cells in a group of helper data have the same trend of power-on value, the cell in the middle position is taken as strongest cell \(S(i, j)\). The correlation of the surrounding cells, \(S_{area}\), is generated by separately calculating the weight.

As shown in Figure 5, the position \(S(i, j)\) to be calculated is a known strongest bit. There are eight cells, \(S(i-1, j-1), S(i, j-1), S(i+1, j-1), S(i-1, j), S(i+1, j), S(i-1, j+1), S(i, j+1)\) and \(S(i+1, j+1)\), around the cell \(S(i, j)\). The correlation in this area is calculated as:

\[
S_{area} = \frac{1}{8} P_{S(i-1,j-1)} + \frac{\sqrt{W^2 + L^2}}{W} P_{S(i,j-1)} + \frac{1}{8} P_{S(i+1,j-1)} + \frac{\sqrt{W^2 + L^2}}{W} P_{S(i-1,j)} + \frac{\sqrt{W^2 + L^2}}{8W} P_{S(i+1,j)} + \frac{1}{8} P_{S(i-1,j+1)} + \frac{\sqrt{W^2 + L^2}}{8L} P_{S(i,j+1)} + \frac{1}{8} P_{S(i+1,j+1)}
\]

where \(W\) is the width of the SRAM cell and \(L\) is the length as shown in Figure 1. If there are empty elements in the eight surrounding cells, then the weighted sum of the corresponding empty element is calculated as follows:

\[
P = \begin{cases} 
0, & e_z = 0 \\
1, & e_z = 1
\end{cases}
\]

If \(S_{area}\) has the same tendency as \(P_{S(i,j)}\), note the value of \(y_0\) corresponding to each cell at this time, otherwise adjust the value of \(y_0\) corresponding to the neighbor cell \(S(i, j)\) or itself. The values of the neighboring cells are updated synchronously, and the weighted sum corresponding to the cell is updated to \(1 - P\). Then update the matrix \(E\) and re-calculate \(S_{area}\).

The updated clone matrix is label as \(E'\). After the above method is processed, the elements in \(E'\) are transformed as follows:

\[
k_{i,j} = \begin{cases} 
0, & E'(i, j) \leq (1 - T_{th}) \\
1, & E'(i, j) > T_{th}
\end{cases}
\]
The new matrix $K = \sum k_{i,j}$ is considered as the final clone matrix of response $R$.

$$S(t,j-1) \begin{array}{c} \oplus \end{array} S(j-1) \begin{array}{c} \oplus \end{array} S(t,j-1) \oplus S(t,j)$$

$$S(t,j) \begin{array}{c} \oplus \end{array} S(j+1) \begin{array}{c} \oplus \end{array} S(t,j+1)$$

**Figure 5.** Structure of a $3 \times 3$ cell array in two-dimension space.

### 4. Proposed New Fuzzy Extractor

To solve the problem of information leakage of the strongest cells, we propose an Error Resistant Fuzzy Extractor (ERFE), which extracts the value of the sum of multiple cells as output key.

#### 4.1. ERFE Architecture

The value of sum of 11-bit cells is:

$$\text{sum}(11) = \sum_{o=0}^{10} x_o$$

(9)

As explained in the previous section, the power-on value of a cell is almost determined after manufacturing, and can be extracted as a key. After the manufacturing process, $\text{sum}(11)$ is stable too. Due to the linear relationship between the power-on value and the sum value, $\text{sum}(11)$ can be regarded as another type of fingerprint for SRAM. We propose a novel extraction scheme, ERFE, which allows 4-bit errors. ERFE is still divided into two phases: enrollment and reconstruction. In the enrollment phase, $\text{Mask}$ and $\text{AddOp}$ signals will be generated.

In Algorithm 1, $\text{AddOp}$ indicates whether the addition or subtraction operation is performed in the reconstruction phase, and the operand of addition or subtraction is “1”. $\text{Mask}$ indicates whether there 11-bit data are valid. When $\text{Mask}$ equals 1, 11-bit data are invalid and cannot be used for key extraction. When $\text{AddOp}$ and $\text{Mask}$ are produced in the enrollment phase, they are also stored in non-volatile memory, which can also be considered a type of helper data.

#### Algorithm 1. Generation algorithm of $\text{Mask}$ and $\text{AddOp}$

**Input:** 11-bit responses of SRAM $x_0, x_1, x_2, \ldots, x_{10}$

**Output:** $\text{Mask}$, $\text{AddOp}$

1. initialize $\text{Mask}$, $\text{AddOp}$ with zero
2. $\text{sum} = x_0 + x_1 + x_2 + \ldots + x_{10}$
3. if ($\text{sum} == 0$) then
   4. $\text{AddOp} = 1; \text{Mask} = 0$
5. else if ($\text{sum} == 2$) then
   6. $\text{AddOp} = 0; \text{Mask} = 0$
7. else if ($\text{sum} == 9$) then
   8. $\text{AddOp} = 1; \text{Mask} = 0$
9. else if ($\text{sum} == 11$) then
  10. $\text{AddOp} = 0; \text{Mask} = 0$
11. else
   12. $\text{AddOp} = 0; \text{Mask} = 1$
13. end if
14. Return $\text{Mask}$, $\text{AddOp}$
In the reconstruction phase, the responses $R'$ are divided into multiple blocks, every block contains 11-bit data. For each block, when $\text{Mask}$ equals 0, this block is valid, and the $\text{sum}'$ is calculated using Equation (9), then we obtain $\text{sum}''$ using $\text{AddOp}$:

$$
\text{sum}'' = \begin{cases} 
\text{sum}' + 1, & \text{AddOp} == 1 \\
\text{sum}' - 1, & \text{AddOp} == 0 
\end{cases}
$$ (10)

Equation (10) contains an addition and subtraction operation. Overflow or underflow may occur when bit error happens. When performing an addition operation and overflow occurs, let $\text{sum}'' = 11$, and $\text{sum}'' = 0$ when underflow occurs. Since we have $\text{sum}''$, we can recover the output key:

$$
\text{Key} = \begin{cases} 
0, & \text{sum}'' \leq 5 \\
1, & \text{sum}'' > 5
\end{cases}
$$ (11)

4.2. ERFE Security Analysis

The main target of the PUF is security and when using this fuzzy extractor, the key clearly cannot be obtained from the helper data, which is accessible to everyone. Figure 6 shows the corresponding diagrams of $\text{AddOp}$, $\text{Mask}$, $\text{sum}$, and $\text{Key}$ in the enrollment phase. “-” means this area is invalid:

![Diagram of AddOp, Mask, sum and Key.](image)

From Algorithm 1 and Equations (10) and (11), $\text{AddOp}$ and the final key have a certain overlap. In Figure 6, $\text{sum} = 2$ and $\text{sum} = 9$ overlap with $\text{AddOp}$ and $\text{Key}$, $\text{AddOp}$ and $\text{Key}$ are equal within this overlap interval, and $r_0$ is the accurate rate that $\text{AddOp}$ is regarded as $\text{Key}$:

$$
r_0 = \frac{P_{\text{sum}=2} + P_{\text{sum}=9}}{(P_{\text{sum}=0} + P_{\text{sum}=2} + P_{\text{sum}=9} + P_{\text{sum}=11})}
$$ (12)

The rate of using the opposite value of $\text{AddOp}$ as the key is $r_1 = 1 - r_0$. $P_{\text{Key}}$ is the rate of guessing $\text{Key}$ from $\text{AddOp}$ and $P_{\text{Key}} = \max(r_0, r_1)$. $P_{\text{Key}}$ was ideally expected to close to 50% when the sum value is uniformly distributed. The sum value was not uniformly distributed because of the production skew is unpredicted and uncontrollable, so the output of the corresponding $\text{Key}$ also has some bias.

4.3. Stability Analysis of ERFE

The probability that a string of $n$ bits has more than $s$ bits errors is calculated as [26]:

$$
p_s = \sum_{i=s+1}^{n} C^n_i p_b^i (1-p_b)^{n-i}
$$ (13)

where $p_b$ is the bit error rate. In Figure 6, when $\text{sum} \in (0, 2, 9, 11)$, $\text{Mask}$ equals 0, so 11-bit data is used to extract $\text{Key}$. The number of errors in each group of 11-bit data that changes from 0 to 1 is recorded as $N_{0 \rightarrow 1}$, and the number of errors changing from 1 to 0 is recorded as $N_{1 \rightarrow 0}$. As shown in Equations (10) and (11), we obtain $\text{Key} = 0$ and $\text{sum} = 0$ or 2 in the enrollment phase. In the
reconstruction phase, we obtain \( \text{sum}'' = \text{sum} + (N_{0\rightarrow1} - N_{1\rightarrow0}) \pm 1 \). Key extraction will return a wrong value if \( N_{0\rightarrow1} - N_{1\rightarrow0} \geq 5 \). Similarly, key extraction will return a wrong value if \( N_{1\rightarrow0} - N_{0\rightarrow1} \geq 5 \) at \( \text{sum} = 9 \) or \( \text{sum} = 10 \). ERFE can accommodate 4-bit errors in 11-bit data. If more than 4-bit errors occur ERFE does not work correctly when it meets the condition of \( |N_{0\rightarrow1} - N_{1\rightarrow0}| \geq 5 \).

\( p(n, e) \) is the probability that has \( e \) bit errors in \( n \) bits string, and \( N_{1\rightarrow0} + N_{0\rightarrow1} = e \). \( p(e, 5) \) is the probability of \( |N_{0\rightarrow1} - N_{1\rightarrow0}| \geq 5 \), assuming an error event that changes from 0 \( \rightarrow \) 1 or 1 \( \rightarrow \) 0 occurs with the same probability. The rate of extracting a wrong value is:

\[
P_{\text{FE}} = \sum_{e=5}^{n} p(n, e)p(e, 5) = \sum_{e=5}^{n} \binom{n}{e} p_2^e (1 - p_2)^{n-e} \frac{\sum_{i=0}^{e} C_i}{2^e}
\]

In Equation (14), \( p_2 = p_e \) if an error correcting code (ECC) like repetition code or BCH code is concatenated [14], otherwise, \( p_2 = p_b \). \( \gamma \) is the length of extracted key, and the ERFE failure rate is:

\[
P_{\text{fail}} = 1 - (1 - P_{\text{FE}})^\gamma
\]

Table 1 gives the result of \( P_{\text{fail}} \) with different \( p_2 \). To obtain a failure rate less than \( 10^{-6} \), ERFE needs to use the SRAM cell with \( p_2 < 0.01 \). A method to find the stable bit with lower \( p_f \) was reported [21], and a stable bit rate of 59.26% in 6KB SRAM was achieved after power-voltage variation, temperature variation and aging effects tests. They also proposed Neighborhood-Base Bit Selection Algorithm to determine the stable bits.

| \( p_2 \) | 0.15 | 0.1 | 0.05 | 0.02 | 0.01 |
|---|---|---|---|---|---|
| \( P_{\text{fail}} \) | 0.12 | 0.022 | 9.8 \times 10^{-4} | 1.1 \times 10^{-5} | 3.5 \times 10^{-7} |

Another method of obtaining lower \( P_{\text{fail}} \) is to add the error correction code after the SRAM responses are measured. The data are chosen by \( \text{Mask} \), and invalid data are discarded. Since not all the SRAM cells are used and the mapping relationship of Figure 4 is broken, repetition code will not leak the information of the strongest cells. Repetition code \( C_{\text{rep}}(9, 1, 4) \) is used in ERFE. All the valid blocks create a matrix \( D_{fe} \) with nine rows. Each column of 9-bit data is sent to repetition code separately, and the first bit \( y_0 \) in repetition code is chosen in different row. Figure 7 provides an example of \( D_{fe} \) with 100 blocks, so we obtain 1100 elements, the \( D_{fe} \) is a matrix with 9 rows and 123 columns, and \( u_{a,b} \) is the element of \( D_{fe} \) which means it is at the \( a \)-th row and \( b \)-th column, \( a \in (0, 8), b \in (0, 122) \). The last \( 123 \times 9 - 1100 = 7 \) empty elements are filled to zero. Each column data are sent to repetition code one at a time, and the data shown in red are considered as \( y_0 \) in each column. ERFE was designed symmetrically. The opposite value of \( \text{sum} = 0 \) and \( \text{sum} = 2 \) is \( \text{sum} = 11 \) and \( \text{sum} = 9 \), so the opposite value of the key is generated. The probability of guessing the sum value using helper data generated by repetition code is 50%.

**Figure 7.** Diagrams of \( D_{fe} \).
5. Experiment and Analysis

5.1. Experimental Set-Up

Our experimental data were generated from System on Chip (SoC) chips that are manufactured in a HHGRACE 130 nm CMOS technology multi-project wafer run. These chips have three independent SRAM arrays as shown in Figure 8. The size of the SRAM1 and SRAM3 were 2048 × 32, whereas the size of the SRAM2 was 512 × 32. These SRAM blocks are standard components provided by the foundry, compiled by the memory compiler. These SRAMs are powered by the low dropout regulator (LDO) of the ASIC. The power supply range of the chip is 1.65 to 5.5 V. The LDO output is 1.62 to 1.98 V. The max supply voltage drop of these SRAMs is 30 mV.

![Figure 8. The layout and photograph of test chip (a) layout and (b) photograph.](image)

These three SRAMs were used to generate CRPs, and we used the last 32 × 32 blocks for experiments. The experimental platform, as shown in Figure 9, included the following equipment:

(1) A desktop computer responsible for data receipt and analysis, and (2) a test-board with a USB-to-RS232 cable responsible for transmitting the power-on value of the test chip.

![Figure 9. Experimental platform for verification of the proposed methods.](image)

When the power is on, the test-board sends three SRAMs’ power-on values to the desktop. After the transmission is over, turn the power off, and wait for more than five minutes to turn power on. Next, perform the transmitting again until all 100 samples are generated. The five-minute waiting time between two transmissions ensures that there is no residual charge affecting the power-on value. The test temperature was 25 °C. After all samples are transmitted, they are processed and analyzed on a desktop. $C_{rep}(5, 1, 2)$ was chosen for the cloning experiment.
5.2. Characteristics of the Power-on Value of SRAMs

Intra distance is the difference between two responses of one SRAM, and the maximum intra distance can be considered as an observed value of $p_b$. Inter distance is the difference between two samples of two different SRAM. Table 2 shows two distances of the tested SRAMs.

Table 2. Intra distance and inter distance of test SRAMs.

| Scheme     | SRAM1 | SRAM2 | SRAM3 |
|------------|-------|-------|-------|
|            | Min   | Max   | Min   | Max   | Min   | Max   |
| Intra distance | 0.5%  | 11.7% | 0.2%  | 13.4% | 0.4%  | 7%    |
| Inter distance | 44%   | 53%   | 48%   | 50%   | 49%   | 52.5% |

The weighted sum $P$ is calculated by 100 response samples according to Equation (5), and Table 3 shows the distribution. The corresponding metastable bits with $0 < P < 1$ are 34.18, 28.13 and 14.26% respectively. The stable-0 bits with $P = 0$ are 34.18%, 40.72% and 44.14%, respectively. The stable-0 bits in the three SRAMs are slightly higher than stable-1 bits.

Table 3. Distribution of the weighted sum of responses.

| $P$          | SRAM1   | SRAM2   | SRAM3   |
|--------------|---------|---------|---------|
| 0            | 34.18%  | 40.72%  | 44.14%  |
| $0 < P < 0.1$| 8.98%   | 4.30%   | 3.42%   |
| $0.1 < P < 0.3$ | 1.56% | 1.56%   | 1.27%   |
| $0.3 < P < 0.7$ | 3.91% | 4.79%   | 4.10%   |
| $0.7 < P < 0.9$ | 2.34% | 0.98%   | 1.27%   |
| $0.9 < P < 1$ | 17.38% | 16.50%  | 4.20%   |
| 1            | 31.64%  | 31.15%  | 41.60%  |

5.3. Weak Responses

Figure 10 shows the maximum, average and minimum value of $q_{y0}$ in 100 responses. The maximum value for SRAMs are 65.8%, 73.1% and 59.0% respectively. Using the response with maximum $q_{y0}$ will lead to zero leftover entropy in the reconstruction phase according to Equation (2). Table 4 shows the distribution of $q_{y0}$ in 100 samples. A response with $q_{y0} > 57.4%$ is considered weak response, and the distribution of weak responses in SRAMs is 7.8%, 6%, 1.2% respectively. From

![Figure 10. $q_{y0}$ for the tested SRAMs.](image-url)
the statistical results, the weak responses appear randomly, and the probability of its occurrence is large.

Table 4. Distribution of $q_{y0}$.

| $q_{y0}$       | SRAM1 | SRAM2 | SRAM3 |
|----------------|-------|-------|-------|
| $q_{y0} > 70\%$| 0     | 6%    | 0     |
| $57.4\% < q_{y0} \leq 70\%$ | 7.8%  | 0     | 1.2%  |
| $50\% < q_{y0} \leq 57.4\%$ | 56.2% | 71%   | 79.8% |
| $40\% < q_{y0} \leq 50\%$ | 36%   | 23%   | 19%   |

5.4. Leakage of Strongest Cells

The samples of the responses are sent into the PUF, and the enrollment operation is performed 100 times to obtain 100 sets of helper data, which are denoted as $H_1(x), H_2(x), H_3(x) \ldots H_{100}(x)$. Choosing response with maximum $q_{y0}$ as response to be cloned, and the helper data ($H_i(x)$) generated by the chosen response and the empty cells $e$ consist of a clone matrix $E$.

The $\text{Diff}$ is sequentially calculated according to Equation (3). The parameter $t$ is two corresponding to $C_{\text{rep}}(5, 1, 2)$. Then $H'_i(x)$ is obtained according to Equation (4). Table 5 shows the distribution of the weighted sum percentage $P_h$ of each helper data calculated according to Equation (5). Due to the errors in the helper data adjustment in Equations (3) and (4), the ratio of $P_h = 0$ and $P_h = 1$ are reduced compared to $P$ shown in Table 3. In this experiment, let $T_{\text{th}} = 0.9$, meaning a cell with $P_h < 0.1$ and $P_h > 0.9$ is a strong cell.

Table 5. Distribution of the weighted sum of the helper data.

| $P_h$       | SRAM1 | SRAM2 | SRAM3 |
|-------------|-------|-------|-------|
| 0           | 16.54%| 19.61%| 19.49%|
| $0 < P_h < 0.1$ | 30.15%| 26.59%| 29.53%|
| $0.1 < P_h < 0.3$ | 3.92% | 3.43% | 4.17% |
| $0.3 < P_h < 0.7$ | 8.58% | 8.7%  | 8.82% |
| $0.7 < P_h < 0.9$ | 4.78% | 1.96% | 1.35% |
| $0.9 < P_h < 1$ | 25.86%| 30.39%| 22.06%|
| 1           | 10.17%| 9.32% | 14.58%|

If all of the four helper data have same power-on tendency of zero, choose the second one as strongest cell $S(i,j)$. According to Equation (6), the value of $e_z$ corresponding to the strongest cell $S(i,j)$ or the surrounding cells around is adjusted. The elements in the clone matrix $E$ are sequentially processed, and a final clone matrix $K$ is obtained according to Equation (8). Table 6 shows the similarity of the response $R$ and the clone matrix, where $N_{\text{cells}}$ is the number of strongest cells, $\delta_1$ is the similarity of the response $R$ and initial clone matrix $E$, $\delta_2$ is the similarity of response $R$ and the clone matrix $K$ corrected using the distribution of strongest cells, and $\Delta \delta$ is the repair rate obtained by leakage of strongest cells.

Table 6. Comparison of the clone matrix and response $R$.

|        | SRAM1 | SRAM2 | SRAM3 |
|--------|-------|-------|-------|
| $N_{\text{cells}}$ | 23    | 14    | 22    |
| $\delta_1$ | 65.8% | 73.1% | 59.0% |
| $\delta_2$ | 74.1% | 79.0% | 66.7% |
| $\Delta \delta$ | 8.3%  | 5.9%  | 7.7%  |
Based on the clone matrix obtained from the weak response, the similarity increased by 8.3%, 5.9% and 7.7% respectively. Moreover, the greater the strongest-cells exist in the SRAM array, the greater the similarity increase.

Notably, the above repair process can be performed only when the cloned matrix and SRAM array meet the relationship shown in Figure 4. The strongest cells distribution characteristics also fully or partially appears in matrix E.

5.5. Results of ERFE

For the data in SRAM1, Figure 11 provides the statistical distribution of the sum value according to Equation (9). The sum value is relatively concentrated in the region of (4,5,6,7), reaching 75.56%. The distribution in the region (0,2,9,11) is low, only 9.66%, meaning only 9.66% cells are valid for use in ERFE. The probability was determined to be $P_{\text{key}} = 57.66\%$ according to Equation (12).

![Figure 11. Distribution of the sum value.](image)

Table 7 compares ERFE and other Hard FE. $N_{\text{help}}$ is the size of the helper data, and $N_{\text{Mask}}$ and $N_{\text{AddOp}}$ are the number of Mask and AddOp respectively. $ERFE_{\text{ecc}}$ is the ERFE with error correction code, and $ERFE_{\text{stable}}$ is the ERFE with stable bits. $p_b$ in $ERFE_{\text{stable}}$ is 0.01, and the others are 0.15. Min-entropy of all FEs are 95%, a total of 128-bit keys are extracted, entropy loss in randomness extraction is 128-bit, $\gamma = 256$, and BCH is BCH code.

| Scheme          | $C_1(n_1,k_1,t_1)$ | $C_2(n_2,k_2,t_2)$ | $l_2$ | $N_{\text{pf}}$ | $N_{\text{help}}$ | $P_{\text{fail}}$ | Slice       |
|-----------------|--------------------|--------------------|-------|-----------------|-------------------|------------------|-------------|
| Hard FE [15]    | $C_{\text{rep}}(3,1,1)$ | $BCH(977,232,102)$ | 3     | 8793           | 8097              | $1.9 \times 10^{-7}$ | 41 [14]    |
| Hard FE [15]    | $C_{\text{rep}}(5,1,2)$ | $BCH(982,502,53)$  | 1     | 4910           | 4408              | $8.2 \times 10^{-7}$ | 41 [14]    |
| Hard FE [15]    | $C_{\text{rep}}(7,1,3)$ | $BCH(817,542,28)$  | 1     | 5719           | 5177              | $4.9 \times 10^{-7}$ | 41 [14]    |
| $ERFE_{\text{ecc}}$ | $C_{\text{rep}}(9,1,4)$ | -                   | -     | 29,161         | 5410              | $1.8 \times 10^{-8}$ | 80          |
| $ERFE_{\text{stable}}$ | -                 | -                   | -     | 49,126         | 4722              | $3.5 \times 10^{-7}$ | 39          |

We provide the results of $ERFE_{\text{stable}}$ obtained using the method proposed in Xiao et al. [21]: 59.26% of the cells are stable bit and can be used as the input for ERFE. $N_{\text{pf}} = 256 \times 11 \div 0.0966 \div 0.5926 = 49,126$, $N_{\text{help}} = N_{\text{Mask}} + N_{\text{AddOp}} = 49,126 \div 11 + 256 = 4722$, and $P_{\text{fail}} = 3.5 \times 10^{-7}$. We also obtained a result of $P_{\text{fail}}$ as low as $1.8 \times 10^{-8}$ with an error correcting code $C_{\text{rep}}(9,1,4)$, and $p_b = 0.15$. In this case, $N_{\text{pf}} = 256 \times 11 \div 0.0966 = 29,161$, $N_{\text{help}} = N_{\text{Mask}} + N_{\text{AddOp}} + N_{\text{rep}} = 29,161 \div 11 + 256 + 256 \times 11 \div 9 \times 8 = 5410$, and $N_{\text{rep}}$ is the size of helper data generated by $C_{\text{rep}}(9,1,4)$. Because only 9.66% of cells are valid, ERFE needs a larger $N_{\text{pf}}$ than other Hard FEs.
We synthesized and mapped ERFE in the Xilinx Spartan-3E-500 FPGA platform. Bösch et al. [14] provided the FPGA resources of \( C_{\text{rep}}(3, 1, 1) \), \( C_{\text{rep}}(5, 1, 2) \), \( C_{\text{rep}}(7, 1, 3) \), and \( C_{\text{rep}}(9, 1, 4) \) using 41 slices. ERFE almost requires the same slice resources as repetition code as shown in Table 7. However, the BCH algorithms themselves are much more complex: thus, that their hardware complexity is expected to be similarly higher. We estimate that ERFE is much more efficient than Hard FE in terms of hardware resource requirements. Our proposed ERFE is space efficient and suitable for use in resources-limited device such as Radio Frequency Identification (RFID) and IoT and so on.

6. Conclusions

In this paper, we analyzed the physical challenge space of SRAM PUFs, and found a weak response in the SRAM PUF based on a repetition code. The presence of strongest cells in SRAM can cause public helper data generated by a repetition code to leak more information about the responses. Using the helper data generated by the weak responses, the leftover entropy of PUF was zero. Our research experimentally confirmed that the pitfall of using repetition codes [15] exists, and the distribution of strongest cells causes helper data to reveal more information about PUFs’ responses, which further decreases the leftover entropy of the PUF based on repetition codes. We proposed ERFE which does not leak information of the strongest cells. ERFE uses cells’ sum value as the key with 4-bit error tolerance ability. ERFE is as lightweight as a repetition code, and is also very suitable for implementation in FPGA or software. Future work will include reducing the size of \( N_{\text{puf}} \), and testing ERFE with additional types of SRAM chips and other types of PUFs.

Author Contributions: The work presented here was completed in collaboration between all authors. M.G. and H.L. co-prepared the manuscript, co-designed the clone method and the ERFE. M.G. and R.M. performed all the experiments. Z.L. proposed the ideas and revised the manuscript.

Acknowledgments: This work was supported in part by the National Natural Science Foundation of China (Grant No. 61376026).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. O’Neill, M. Insecurity by Design: Today’s IoT Device Security Problem. Engineering 2016, 2, 48–49. [CrossRef]
2. Sicari, S.; Rizzardi, A.; Grieco, L.A.; Coen-Porisinia, A. Security, privacy and trust in Internet of Things: The road ahead. Comput. Netw. 2015, 76, 146–164.
3. Cao, Y.; Zhang, L.; Chang, C.H.; Chen, S. A low-power hybrid RO PUF with improved thermal stability for lightweight applications. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2015, 34, 1143–1147.
4. Cherkouki, A.; Bossuet, L.; Seitz, L.; Selander, G.; Borgaonkar, R. New paradigms for access control in constrained environments. In Proceedings of the 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), Montpellier, France, 26–28 May 2014; pp. 1–4.
5. Pappu, R.; Recht, B.; Taylor, J.; Gershenfeld, N. Physical one-way functions. Science 2002, 297, 2026–2030. [CrossRef] [PubMed]
6. Lee, J.W.; Lim, D.; Gassend, B.; Suh, G.; Dijk, M.V.; Devadas, S. A technique to build a secret key in integrated circuits for identification and authentication applications. In Proceedings of the 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525), Honolulu, HI, USA, 17–19 June 2004; pp. 176–179.
7. Lu, Z.; Li, D.; Liu, H.; Gong, M.; Liu, Z. An Anti-Electromagnetic Attack PUF Based on a Configurable Ring Oscillator for Wireless Sensor Networks. Sensors 2017, 17, 2118. [CrossRef] [PubMed]
8. Holcomb, D.E.; Burleson, W.P.; Fu, K. Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput. 2009, 58, 1198–1210. [CrossRef]
9. Kumar, S.S.; Guajardo, J.; Maes, R.; Schrijen, G.J.; Tuyls, P. The butterfly PUF protecting IP on every FPGA. In Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, Anaheim, CA, USA, 9 June 2008; pp. 67–70.
10. Liu, W.; Zhang, Z.; Li, M.; Liu, Z. A Trustworthy Key Generation Prototype Based on DDR3 PUF for Wireless Sensor Networks. *Sensors* 2014, 14, 11542–11556. [CrossRef] [PubMed]

11. Microsemi and Intrinsic-ID Deliver Integrated Security Solutions for Government Applications. Available online: https://www.intrinsic-id.com/microsemi-and-intrinsic-id-deliver-integrated-security-solutions-for-government-applications-2 (accessed on 30 March 2018).

12. Intrinsic-ID. NXP Strengthens SmartMX2 Security Chips with PUF Anti-Cloning Technology. Available online: https://www.intrinsic-id.com/nxp-strengthens-smartmx2-security-chips-with-puf-anti-cloning-technology (accessed on 30 March 2018).

13. Dodis, Y.; Reyzin, L.; Smith, A. Fuzzy extractors: How to generate strong keys from biometrics and other noisy data. In *International Conference on the Theory and Applications of Cryptographic Techniques*; Springer: Berlin/Heidelberg, Germany, 2004; pp. 523–540.

14. Bösch, C.; Guajardo, J.; Sadeghi, A.R.; Shokrollahi, J.; Tuyls, P. Efficient Helper Data Key Extractor on FPGAs. In *International Workshop on Cryptographic Hardware and Embedded Systems*; Springer: Berlin/Heidelberg, Germany, 2008; pp. 181–197.

15. Koeberl, P.; Li, J.; Rajan, A.; Wu, W. Entropy loss in PUF-based key generation schemes: The repetition code pitfall. In Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Arlington, VA, USA, 6–7 May 2014; pp. 44–49.

16. Van Herreweghe, A. Lightweight PUF-based Key and Random Number Generation. Ph.D. Thesis, KU Leuven, Leuven, Belgium, 2015.

17. Rührmair, U.; Busch, H.; Katzenbeisser, S. Strong PUFs: Models, constructions, and security proofs. In *Towards Hardware-Intrinsic Security*; Springer: Berlin/Heidelberg, Germany, 2010; pp. 79–96.

18. Gassend, B.; Lim, D.; Clarke, D.; Dijk, M.V.; Devadas, S. Identification and authentication of integrated circuits. *Concurr. Comput. Pract. Exp.* 2004, 16, 1077–1098. [CrossRef]

19. Delvaux, J.; Verbauwhede, I. Side channel modeling attacks on 65nm arbiter PUFs exploiting CMOS device noise. In Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Austin, TX, USA, 2–3 June 2013; pp. 137–142.

20. Helfmeier, C.; Boit, C.; Nedospasov, D.; Seifert, J.-P. Cloning physically unclonable functions. In Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Austin, TX, USA, 2–3 June 2013.

21. Xiao, K.; Rahman, M.T.; Forte, D.; Huang, Y.; Su, M.; Tehranipoor, M. Bit selection algorithm suitable for high-volume production of SRAM-PUF. In Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Arlington, VA, USA, 6–7 May 2014; pp. 101–106.

22. Roel, M.A.E.S. Physically Unclonable Functions: Constructions, Properties and Applications. Ph.D. Thesis, University of KU Leuven, Leuven, Belgium, 2012.

23. Delvaux, J.; Gu, D.; Schellekens, D.; Verbauwhede, I. Helper data algorithms for PUF-based key generation: Overview and analysis. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* 2015, 34, 889–902.

24. Asenov, A. Random Dopant Induced Threshold Voltage Lowering and Fluctuations in Sub-0.1 μm MOSFET’s: A 3-D “Atomistic” Simulation Study. *IEEE Trans. Electron Devices* 1998, 45, 2505–2513. [CrossRef]

25. Claes, M.; van der Leest, V.; Braeken, A. Comparison of SRAM and FF PUF in 65nm technology. In *Nordic Conference on Secure IT Systems*; Springer: Berlin/Heidelberg, Germany, 2011; pp. 47–64.

26. Guajardo, J.; Kumar, S.S.; Schrijen, G.J.; Tuyls, P. Physical Unclonable Functions and Public-Key Crypto for FPGA IP Protection. In Proceedings of the 2007 International Conference on Field Programmable Logic and Applications, Amsterdam, The Netherlands, 27–29 August 2007; pp. 189–195.

© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).