Characterization of the FE-I4B pixel readout chip production run for the ATLAS Insertable B-layer upgrade

To cite this article: M Backhaus 2013 JINST 8 C03013

View the article online for updates and enhancements.

Related content

- Characterization of new hybrid pixel module concepts for the ATLAS Insertable B-Layer upgrade
  M Backhaus

- Prototype ATLAS IBL modules using the FE-I4A front-end readout chip
  The ATLAS IBL collaboration

- Quality assurance and functionality tests on electrical components during the ATLAS IBL production
  J Jenitzsch

Recent citations

- Production and integration of the ATLAS Insertable B-Layer
  B. Abbott et al

- Subpixel mapping and test beam studies with a HV2FEBv2 CMOS-Sensor-Hybrid Module for the ATLAS inner detector upgrade
  T. Bisanz et al

IOP ebooks™

Bringing you innovative digital publishing with leading voices to create your essential collection of books in STEM research.

Start exploring the collection - download the first chapter of every title for free.

This content was downloaded from IP address 207.241.231.83 on 22/07/2018 at 05:55
Characterization of the FE-I4B pixel readout chip production run for the ATLAS Insertable B-layer upgrade

M. Backhaus

Physikalisches Institut der Universität Bonn,
Nussallee 12, 53115 Bonn, Germany

E-mail: backhaus@physik.uni-bonn.de

ABSTRACT: The Insertable B-layer (IBL) is a fourth pixel layer that will be added inside the existing ATLAS pixel detector during the long LHC shutdown of 2013 and 2014. The new four layer pixel system will ensure excellent tracking, vertexing and b-tagging performance in the high luminosity pile-up conditions projected for the next LHC run. The peak luminosity is expected to reach $3 \cdot 10^{34} \text{cm}^{-2}\text{s}^{-1}$ with an integrated luminosity over the IBL lifetime of 300 fb$^{-1}$ corresponding to a design lifetime fluence of $5 \cdot 10^{15} \text{n}_{eq}\text{cm}^{-2}$ and ionizing dose of 250 Mrad including safety factors.

The production front-end electronics FE-I4B for the IBL has been fabricated at the end of 2011 and has been extensively characterized on diced ICs as well as at the wafer level. The production tests at the wafer level were performed during 2012. Selected results of the diced IC characterization are presented, including measurements of the on-chip voltage regulators. The IBL powering scheme, which was chosen based on these results, is described. Preliminary wafer to wafer distributions as well as yield calculations are given.

KEYWORDS: Radiation-hard detectors; Instrumentation for particle accelerators and storage rings - high energy (linear accelerators, synchrotrons); Front-end electronics for detector readout; Particle tracking detectors (Solid-state detectors)

---

1 On behalf of the ATLAS IBL collaboration
1 The FE-I4B readout electronics

The ATLAS [1] Pixel Detector [2] will be upgraded during the LHC shutdown of 2013/14 (LS1) by the addition of a 4th pixel layer, the so called Insertable B-Layer (IBL) [3]. To cope with the limited space available, the IBL will be mounted on a new beam pipe with a smaller radius. The IBL modules will be mounted on 14 staves with a mean radius of only 3.3 cm with respect to the nominal beam spot. This small radius coupled with the increased high luminosity pile-up results in an increased radiation dose and high hit occupancies. At such low radius, the high hit occupancies would cause increased inefficiencies in the current Pixel Detector readout electronics (FE-I3) [4]. A new readout chip with a different readout architecture was designed for the IBL and future ATLAS Pixel Detector upgrades [5–7]. The IBL production version of this IC, built in 130 nm CMOS feature size using thin gate oxide transistors for radiation hardness, is called FE-I4B and is currently the largest chip produced for high energy physics. Its physical size is 20.2 x 18.8 mm$^2$ with an active area of 20.2 x 16.8 mm$^2$ and a periphery of 20.2 x 2.0 mm$^2$, resulting in an active to inactive area fraction of about 90%, see figure 1. The active area holds a pixel matrix organized in 80 columns and 336 rows. Two columns form an architectural unit called a double column (DC). All pixels have a size of 250 x 50 $\mu$m$^2$ with a two stage amplifier circuit. Four analog pixels share one common digital logic cell. A detailed description of this so called 4-pixel digital region can found in [8]. The hit information is stored in the 4-pixel digital regions of the pixel matrix until...
arrival of the level 1 trigger. This new architecture avoids copying the information of un-triggered hits to the periphery. This was shown to be the main source of inefficiency in FE-I3 at the expected IBL hit occupancy [4].

FE-I4B is a minor design revision following the successful testing of the previous version, FE-I4A. Most tests carried out on FE-I4A met the requirements for IBL [8, 9]. While we have checked that the circuits left unchanged from FE-I4A to FE-I4B still perform as expected, this note focuses on those things that were changed. In particular, the implementation of internal power management using built in voltage regulators, and the calibration charge injection circuitry. A simplified block diagram of the chip is shown in figure 2. All results presented here on diced ICs as well as at wafer level have been obtained using the USBpix test system [10].

2 Main results from FE-I4B IC characterization

Characterization results of the FE-I4B on diced IC are presented here. Section 2.1 shows the performance of the test charge injection circuitry and section 2.2 covers the uniformity of the pixel matrix.

2.1 Test pulse injection circuitry

A circuit to inject calibration charge into arbitrary pixels is implemented in the FE-I4 design. It works by distributing a voltage step to selectable injection capacitors present in each pixel. This injection circuit had poor performance in FE-I4A, showing saturation of the achievable voltage step, ranging from a reduced maximum step when a single column was enabled to complete loss of function with all columns enabled. Figure 3 demonstrates the good performance of this block in FE-I4B. The only significant saturation observable in FE-I4B happens when injecting into all 26880 pixels at the same time. It is also possible to inject in every eighth, every fourth double column and into single double columns. All these other modes allow a voltage step across the
injection capacitors well above 1.1 V with good linearity. The saturation was found to be caused by leakage current in the switches used to select the injection capacitors in each pixel. The amount of leakage current depends on which switches are on or off, and figure 3 shows three sets of data for each case of enabled columns because there are three different switch configurations. The performance was improved in FE-I4B by using a low power devices for these switches and by increasing the voltage step drive capability.

2.2 Pixel matrix

In the FE-I4A chip different variants of the pixel design were used in some columns in order to measure performance options. These variants included different types of configuration memory cells that must be single event upset (SEU) tolerant, different types of feedback capacitors, and different discriminator designs. As the FE-I4B is the production chip for the IBL, all pixels are now identical, using the variant with the best SEU performance, metal-metal feedback capacitor,
and a classic discriminator design. The un-tuned threshold map is sensitive to any non-uniformities in the pixel matrix. The un-tuned threshold map of a FE-I4B is shown in figure 4(a). This map demonstrates the good threshold uniformity of the FE-I4B pixel matrix. On this specific IC only five out of 26880 pixels show a threshold outside of five standard deviations and for ten pixels the measurement of the threshold failed.

A threshold tuning DAC (TDAC) is implemented at the pixel level to allow pixel by pixel threshold adjustment. The result of a tuning procedure performed on a FE-I4B is displayed in figure 4(b) demonstrating the successful adjustment of the threshold to the target value of 3000 electrons which was chosen here. The expected threshold distribution after tuning is uniform and centered around the target value and with the width of the TDAC step (LSB). As the TDAC step width varies slightly from pixel to pixel, the edges of the uniform distribution are convoluted with a gaussian in the fit function. The standard deviation of this threshold distribution is about 60 electrons after tuning, compared to the standard deviation of the un-tuned distribution of about 400 electrons. Indistinguishable tuning results are obtained in the entire temperature range -40°C to +40°C and after proton irradiation up to 300 Mrad.

3 The IBL powering scheme

The IBL staves are split electrically into two half staves. Each half stave holds six double chip modules using a single planar silicon sensor [11] provided by CiS1 connected to two FE-I4B read-out ICs. The double chip modules are mounted towards the middle of the stave. Additionally, four single chip modules using 3D silicon sensors [12, 13] from one of the two providers CNM2 or

---

1CiS Forschungsinstitut für Mikrosensorik und Photovoltaik GmbH, Konrad-Zuse-Straße 14, 99099 Erfurt, Germany.
2Centro Nacional de Microelectronica (CNM-IMB-CSIC), Campus Universidad Autonoma de Barcelona, 08193 Bellaterra (Barcelona), Spain.
Figure 4. An un-tuned threshold map recorded with FE-I4B showing the good uniformity of the pixel matrix (a) and a tuned threshold distribution (b).

Figure 5. Overview of the module position and low voltage connection of an IBL half stave.

FBK\textsuperscript{3} connected to one FE-I4B chip, are mounted at the outside of each half stave. Electrically, four FE-I4B chips are connected to one IBL power supply channel regardless of module type. Each of the Front-End chips holds two on-chip so-called Shunt-LDO (low drop out) regulators\textsuperscript{[14, 15]} to generate the analog and digital internal voltages. An overview of the half stave and the IBL power groups is shown in figure 5. The on-chip LDOs are operated in partial shunt mode. This means they are operated as usual LDO as long as the current consumption is above an adjustable minimum input current. If below, an additional current is shunted by the regulators to ground. This operation mode does not increase the power consumption of the Front-End chip as long as its current consumption in working conditions is above the shunt current. The advantage of this mode is the reduction of the transients in comparison to the pure LDO mode in case of load current fluctuations. This will happen in case of configuration of the Front-End chips or accidental configuration loss. The reference voltages needed for the operation of the two LDOs are generated on-chip.

\textsuperscript{3}Fondazione Bruno Kessler (FBK), Via Sommarive 18, 38123 Povo di Trento, Italy.
3.1 The reference voltage circuitries

The FE-I4 chip contains a master current reference, nominally 2 $\mu$A, from which all internal biases and DACs are fed [16]. This reference was present in FE-I4A and carried over to FE-I4B. However, this reference is designed for 1.5 V rail operation and therefore must be powered from the output of a voltage regulator. This presents a startup challenge in the case one wishes to use this reference to control the output of the built-in voltage regulators. A start-up circuit has been introduced in FE-I4B to make this possible. Additionally, new band-gap voltage reference circuits [17] have been added in FE-I4B for use as optional voltage regulator references. These circuits are designed for 2.5V rail operation and therefore can be powered from the same unregulated voltage feeding the internal regulators. As explained with the results presented below, the final choice for IBL operation is to use the parallel combination of new band-gap reference and existing current reference for the analog regulator reference, which powers the current reference rail, and the current reference alone for the digital regulator.

The left most box in figure 6 shows simplified schematics of the on-chip LDOs. The LDO compares the reference voltage sourced from a wire bond pad to 0.5 times the output voltage and adjusts the output voltage accordingly. Therefore the potential connected to the reference voltage pad should be 0.5 times the required output voltage. There are two independent on-chip reference voltage generation circuitries implemented for each of the two LDOs. One is the above mentioned band-gap reference with fixed output voltage, the other converts the global reference current of 2 $\mu$A into a voltage using a resistor in parallel to a variable current sink. The sinked current can be adjusted using an on-chip DAC and therefore this voltage reference is called tunable voltage reference. For flexibility one can wire bond the input to the LDOs reference voltage to the band-gap based reference voltage output or to the tunable reference voltage. Both reference voltage blocks have been characterized.

3.1.1 Characteristics of the band-gap reference voltage

The performance of the voltage reference after irradiation is crucial. Therefore FE-I4B bare ICs have been irradiated in Los Alamos irradiation facility using 800 MeV protons. The output voltage of the band gap based voltage reference has been measured during the irradiation and is plotted as a function of the total ionizing dose in figure 7. It has been observed that the band-gap based reference voltage increases with dose. This could endanger the IC after irradiation if the analog input voltage of the IC increases above 1.6 V. Consequently this reference voltage can not be used by itself for the analog LDO.

3.1.2 Characteristics of the tunable reference voltage

The tunable reference voltage has a good dynamic range and linearity, see figure 8(a). However, recall that the start-up is now a concern and a start-up circuit has been added. If the start-up is not fully reliable under all conditions, then also the adjustable reference could not be used by itself to control the analog regulator. The start-up behavior is shown in figure 8(b), where the reference voltage for the analog LDO and the resulting analog LDO output voltage were measured for 1000 power-cycles at -40°C. A large fraction of start-up cycles results in too low reference voltage and therefore also LDO output voltage. The behavior becomes reliable for all chips tested above -10°C.
but the minimum reliable temperature varies from chip to chip, and in any case the operation must be qualified down to -40°C.

3.2 The IBL reference voltage connection scheme

A reference voltage connection scheme that provides reliable power-up in a large temperature range while keeping the tunability of the LDO output voltage for both LDOs (and therefore safe operation after heavy irradiation) has been achieved. The regulator outputs of the analog and digital regulators in this powering scheme are shown in figure 9(a) and the power-up reliability of this connection scheme is demonstrated in figure 9(b). For the analog regulator the tunable reference voltage and the band-gap reference output are tight together. This provides the benefit of higher startup current.
Figure 8. Characteristics of the tunable reference voltage. The regulator output voltage as a function of the tune DAC (a) and the result of startup reliability tests at -40 degrees Celsius (b).

Figure 9. The regulator output voltage as a function of the tune DAC using the IBL powering scheme (a) and the result of startup reliability tests at -40 degrees Celsius of the analog supply voltage in IBL powering scheme (b).

for the reference current and results in safe power-up of the analog regulator. The increased value of the band-gap reference voltage with dose can be compensated due to the kept tunability. The design of both references is compatible with parallel connection. For the digital regulator it is sufficient to use the tunable reference voltage only, because the reference current generation block is powered from the analog regulator. This increases the dynamic range of the digital regulator output voltage.

4 Wafer Level production tests

The wafer level production QA program concentrates on functionality tests of the ICs and measures all IC characteristics that are not accessible after module assembly, such as the charge calibration linearity and offset. Additionally, digital tests such as scan chain tests are performed for all big digital blocks in the ICs periphery. A sophisticated data analysis and cut program is used for
automated IC classification. The cut flow of this program is shown in figure 10. The only condition resulting in an abortion of the test run is a significantly high current consumption of the IC after startup. A digital supply current above 350 mA or an analog supply current exceeding 300 mA aborts the probing of the IC to protect the probe needles.

All pixel level tests such as digital and analog performance tests influence the pixel level cuts. The analog and digital functionality of each pixel is extensively tested. The response to digital and analog injection as well as cross-talk between neighbor pixels are measured. Threshold and noise scans measure the analog performance. The end result is a total number of pixels failing any cut. Up to 53 pixels (0.2 % of the chip) are allowed to fail in any cut for an IC suitable for IBL production. The pixel level cuts can translate to column level cuts if the number of failing pixels exceeds the allowed number of broken pixels within one column, which is used in classifying test grade ICs. In addition to pixel and column cuts, all global IC characteristics such as power consumption, charge calibration or mean noise level feed into the global IC cuts.

Finally four different states are assigned to the ICs: green chips are ICs which can be used for the IBL production, yellow ICs are not optimal ICs which can still be used for further R&D such as future sensor concept characterization, red ICs are non-recoverable and a special state "blue" is assigned to any IC for which the software was unable to apply reasonable cuts and therefore human interaction and data crosscheck is needed. It is possible to assign any state from "blue" after careful data crosscheck.

Several examples of IC measurements and resulting chip to chip distributions are presented in the following sections.
Figure 11. The single IC measurement of the injection capacitance (a) and the chip to chip distribution for ten wafers in aF (b).

4.1 The injection capacitance measurement at wafer level

A dedicated circuit to measure the average value of representative injection capacitors has been included in FE-I4B. This circuit is not accessible once modules have been assembled. Therefore the test charge injection capacitance must be measured during the wafer level test to achieve a proper charge calibration for each IC. A voltage is applied across an array of 1000 replica injection capacitors in parallel and is switched with variable frequency between input and ground using non-overlapping clocks. The average current is measured, resulting in the linear behavior shown in figure 11(a). The test charge injection capacitance is computed from the slope of the linear regression. The resulting capacitance distribution for all ICs of ten wafers is shown in figure 11(b). The mean test charge injection capacitance is 6.0 fF with a RMS of 0.235 fF, which is in good agreement with the simulation results of 5.7 fF. The observable level chip to chip spread and simulation uncertainty are expected. All injection capacitances are measured to be between 5.6 fF and 6.8 fF.

4.2 Threshold and noise distribution at wafer level

A threshold and noise measurement is performed on each IC. The thresholds are not tuned during the wafer level tests and therefore a wide chip to chip distribution as seen in figure 12(a) is expected. The noise is not expected to be considerably influenced by the mean threshold of the IC and therefore the noise distribution is expected to be centered around the mean noise value of 125 electrons as measured on bare FE-I4A prototype ICs [18]. Indeed the chip to chip distribution of the mean noise value measured on ten wafers peaks at 121 electrons with a RMS of 8.5 electrons.

4.3 Wafer level test summary

The fraction of ICs failing as a function of the tested feature is shown in figure 13. The biggest influence on the yield is the cut on the total number of failing pixels. This is a very strict cut allowing only 0.2% of the pixels to show any error in any test. The number of allowed pixels failing was inherited from the current ATLAS Pixel Detector production.
The second largest amount of ICs excluded from IBL production comes from high power consumption at various test stages. As a high current consumption is the only condition triggering an abortion of the test run the bin called "Run aborted" with 8.5% of failing ICs contains the ICs with very high current consumption. Together with the third and fourth largest bins and "IDDA after config" and "IDDA after power up", which contain ICs with completed probing runs but significantly high current consumption, the cuts on the power consumption exclude another 17.2% of ICs from IBL production.

The preliminary mean yield for 30 tested out of 90 produced wafers is 60 ± 2%. The percentage of green ICs per wafer for these 30 wafers is shown in figure 14, showing a coherent region of wafers with 48% of green ICs to 73% of green ICs. Three wafers show significantly low yield and one wafer shows a high yield of 83% green ICs.

5 Conclusions

The IBL production readout electronics, FE-I4B, has been characterized at bare IC as well as at wafer level production tests. The test pulse injection circuitry shows good performance. Maximal voltage steps above 1.1 V are possible in all modes except injecting to all double columns at the same time. The pixel matrix shows good uniformity before and after tuning.

A powering option of the on-chip low dropout regulators has been developed that provides reliable power-up performance over the full temperature range while keeping the tunability of both the analog and digital internal voltages of the FE-I4B. This option will be used for IBL operation.

The chip to chip distribution of the injection capacitance measured during the wafer level production tests shows a mean value of 6.0 fF which is in good agreement with the simulations. The mean noise of 121 electrons measured at wafer level is also in the expected range. On 30 tested wafers 60% of the IC’s do fulfill the strict cut criteria for IBL usage.
Figure 13. Fraction of ICs failing per acceptance cut.

Figure 14. The yield per wafer distribution for 30 fully probed IBL wafers.

References

[1] ATLAS collaboration, *The ATLAS Experiment at the CERN Large Hadron Collider*, *2008 JINST* 3 S08003.

[2] G. Aad et al., *ATLAS pixel detector electronics and sensors*, *2008 JINST* 3 P07007.

[3] The ATLAS IBL Community, *Insertable B-Layer Technical Design Report*, ATLAS-TDR-19, CERN-LHCC-2010-013.

[4] D. Arutinov et al., *Digital Architecture and Interface of the New ATLAS Pixel Front-End IC for Upgraded LHC Luminosity*, *IEEE Nucl. Sci. Symp. Conf. Rec.* (2008) 1923.

[5] M. Barbero et al., *Submission of the first full scale prototype chip for upgraded ATLAS pixel detector at LHC, FE-I4A*, *Nucl. Instrum. Meth.* A 650 (2011) 111.

[6] M. Barbero et al., *FE-I4 ATLAS Pixel Chip Design*, *PoS (VERTEX 2009) 027*.

[7] M. Garcia-Sciveres et al., *The FE-I4 pixel readout integrated circuit*, in *Proceedings of the Seventh International “Hiroshima” Symposium on the Development and Application of Semiconductor Tracking Detectors*, August 29 September 1, 2009, Hiroshima, Japan.
[8] ATLAS IBL collaboration, *Prototype ATLAS IBL Modules using the FE-I4A Front-End Readout Chip*, 2012 *JINST* 7 P11010.

[9] M. Barbero et al., *The FE-I4 Pixel Readout Chip and the IBL Module*, PoS(VERTEX 2011)038 [ATL-UPGRADE-PROC-2012-001].

[10] M. Backhaus et al., *Development of a versatile and modular test system for ATLAS hybrid pixel detectors*, *Nucl. Instrum. Meth. A* 650 (2011) 37.

[11] S. Altenheiner et al., *Planar slim-edge pixel sensors for the ATLAS upgrades*, 2012 *JINST* 7 C02051.

[12] G. Pellegrini et al., *First double-sided 3 − D detectors fabricated at CNM-IMB*, *Nucl. Instrum. Meth. A* 592 (2008) 38.

[13] G.-F. Dalla Betta et al. *Development of 3D-DDTC pixel detectors for the ATLAS upgrade*, *Nucl. Instrum. Meth. A* 636 (2011) S15.

[14] M. Karagounis et al., *An integrated Shunt-LDO Regulator for Serial Powered Systems*, in *Proceedings of the 35th European Solid-State Circuits Conference*, 2009.

[15] L. Gonella, M. Barbero, F. Hugging, H. Kruger and N. Wermes, *The shunt-LDO regulator to power the upgraded ATLAS pixel detector*, 2012 *JINST* 7 C01034.

[16] V. Gromov and R. Kluit, *A Radiation Hard Current Reference Circuit in a Standard 0.13µm CMOS Technology*, in *Proceedings of the Topical Workshop on Electronics for Particle Physics, TWEPP-08*, Naxos, Crece, 15-19 September 2008, pp.494-496.

[17] V. Gromov et al. *A Radiation Hard Bandgap Reference Circuit in a Standard 0.13µm CMOS Technology*, *IEEE Trans. Nucl. Sci.* 54 (2007) 2727.

[18] ATLAS IBL collaboration, M. Backhaus, *Characterization of new hybrid pixel module concepts for the ATLAS Insertable B-Layer upgrade*, 2012 *JINST* 7 C01050.