Electron mobility enhancement in solution-processed low-voltage In$_2$O$_3$ transistors via channel interface planarization

Alexander D. Mottram, Pichaya Pattanasattayavong, Ivan Isakov, Gwen Wyatt-Moon, Hendrik Faber, Yen-Hung Lin, and Thomas D. Anthopoulos

Department of Materials Science and Engineering, School of Molecular Science and Engineering, Vidyasirimedhi Institute of Science and Technology (VISTEC), Rayong 21210, Thailand
Centre for Plastic Electronics and Department of Physics, Blackett Laboratory, Imperial College London, London SW7 2BW, United Kingdom
King Abdullah University of Science and Technology, Division of Physical Sciences and Engineering, Thuwal 23955-6900, Saudi Arabia
Clarendon Laboratory, Department of Physics, University of Oxford, Oxford OX1 3PU, United Kingdom

(Received 19 April 2018; accepted 5 June 2018; published online 13 June 2018)

The quality of the gate dielectric/semiconductor interface in thin-film transistors (TFTs) is known to determine the optimum operating characteristics attainable. As a result in recent years the development of methodologies that aim to improve the channel interface quality has become a priority. Herein, we study the impact of the surface morphology of three solution-processed high-$k$ metal oxide dielectrics, namely AlO$_x$, HfO$_x$, and ZrO$_x$, on the operating characteristics of In$_2$O$_3$ TFTs. Six different dielectric configurations were produced via single or double-step spin-casting of the various precursor formulations. All layers exhibited high areal capacitance in the range of 200 to 575 nF/cm$^2$, hence proving suitable, for application in low-voltage n-channel In$_2$O$_3$ TFTs. Study of the surface topography of the various layers indicates that double spin-cast dielectrics exhibit consistently smoother layer surfaces and yield TFTs with improved operating characteristics manifested, primarily, as an increase in the electron mobility ($\mu$). To this end, $\mu$ is found to increase from 1 to 2 cm$^2$/Vs for AlO$_x$, 1.8 to 6.4 cm$^2$/Vs for HfO$_x$, and 2.8 to 18.7 cm$^2$/Vs for ZrO$_x$-based In$_2$O$_3$ TFTs utilizing single and double-layer dielectric, respectively. The proposed method is simple and potentially applicable to other metal oxide dielectrics and semiconductors. © 2018 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/1.5036809

The development of high carrier mobility semiconductors is only one necessary component of solution-processed, low-temperature and low-voltage thin-film transistors (TFTs). In fact, low-voltage operation of TFTs is more dependent on the use of a high capacitance dielectric and an often-overlooked component, at least in the field of large-area electronics. Experimentally silicon dioxide (SiO$_2$) on highly doped p-type silicon wafers (Si$^{++}$) is commonly used since it acts as an integrated gate contact and dielectric. However, the weakness of SiO$_2$ is its low relative dielectric constant ($k$) of 3.9 and fabrication cost due to the vacuum-based processing. Hence, replacing SiO$_2$ with a high-$k$ material will enable the development of TFTs with lower operating voltages, and hence power consumption, that are suitable for low-power logic applications.

Author to whom correspondence should be addressed. Electronic mail: alexander.m@vistec.ac.th, thomas.anthopoulos@kaust.edu.sa
Multiple metal oxides have been proposed as alternatives to SiO$_2$ including aluminium oxide (AlO$_x$), hafnium oxide (HfO$_x$), and zirconium oxide (ZrO$_x$), all of which have higher dielectric constants. These alternative metal oxide dielectrics can also be produced from solutions by employing analogous routes to those used by solution-processed metal oxide semiconductors. Furthermore, the selection of dielectric has been shown to affect more than just the operational voltage and leakage currents within devices. Significantly, there exist multiple reports demonstrating a dielectric dependence to the charge mobility of semiconductors. Yet, the mechanisms used to explain these differences vary greatly, from templated growth, to interfacial trap states, and planarization of the interface.\textsuperscript{15}

In this work, we present a direct comparison of In$_2$O$_3$ TFTs and dielectric-only capacitors, produced with single and double layers of three different materials namely, AlO$_x$, HfO$_x$, and ZrO$_x$. Both the semiconductor and dielectric layers were solution-processed at temperatures $\leq$ 200 °C via spincasting. The dielectric films were produced from the precursors of aluminium nitrate hydrate, hafnium chloride, and zirconium oxynitrate hydrate, chosen due to their proven compatibility with 2-methoxyethanol or other alcohols. The semiconductor solution consisted of indium nitrate hydrate in 2-methoxyethanol.\textsuperscript{1,19} By employing identical fabrication techniques for each dielectric, the electron mobility within the subsequently deposited In$_2$O$_3$ film can be directly compared. From this we observe a significant increase in semiconductor mobility with decreasing interface roughness as a result of the double-step coating of the dielectric layer, as well as an empirical relationship between dielectric material and TFT mobility. To avoid specialized and expensive substrates all devices were produced using thermally evaporated Al bottom gate contacts on Borofloat glass substrates. Figure S1a–e in the supplementary material shows that aluminium provides a much rougher surface (root mean squared (RMS) roughness $R_{\text{RMS}}$ of 1.7 nm) when compared to SiO$_2$ ($R_{\text{RMS}} = 0.4$ nm), doped silicon ($R_{\text{RMS}} = 0.2$ nm) or Borofloat glass ($R_{\text{RMS}} = 0.2$ nm). The surface roughness of the aluminium gate electrodes was reduced by simply increasing the evaporation rate to 3 Å/s under high vacuum conditions ($10^{-6}$ mbar). Figure S1f (supplementary material) shows the evolution of the surface $R_{\text{RMS}}$ for Al gate electrodes as a function of deposition rate. On the basis of this result the deposition rate of 3 Å/s was chosen for the processing of all Al gate electrodes throughout this work.

The coverage of the six dielectric configurations on top of aluminium gate contacts was studied using atomic force microscopy (AFM). 1 µm × 1 µm topography images are presented in Figure 1a–c with a matched height axis between all scans. The HfO$_x$ consistently produced the smoothest films for both single and double layers, followed by ZrO$_x$, whilst AlO$_x$ produced the roughest films. For each dielectric material, a second spincast layer reduced the film roughness significantly as seen in the height distributions in Figure 1d–e and the RMS roughness. This planarizing effect is not only ideal for reducing the impact of the rough aluminium gate contacts, but it also improves the dielectric/semiconductor interface which strongly affects the charge carrier transport in TFTs. Deposition of additional dielectric layers via sequential spin casting did not lead to further TFT improvement both in terms of electron mobility and gate leakage current.

The thicknesses of the six dielectric configurations produced on SiO$_2$/Si$^{++}$ substrates were measured using ellipsometry. Values and their corresponding errors were calculated by starting from optical models in Woollam’s WVASE software database and allowing for optimization of both thickness and optical constants. These results are shown in Figure 1f, and demonstrate a doubling in film thickness for the AlO$_x$ and ZrO$_x$ films upon deposition of a second layer. However, for the HfO$_x$ film, the error bars on the measurement of thickness indicate that the second layer produces a less than proportional increase in thickness.

To characterize the breakdown electric field and capacitance of each dielectric layer, metal-dielectric-metal capacitor structures were fabricated. The capacitors consisted of the six dielectric configurations between perpendicular rectangular (18 mm by 0.8 mm) aluminium top and bottom contacts, producing capacitors with device area of (0.8 mm by 0.8 mm) 0.64 mm$^2$. Figure 2a contains box plots of the breakdown fields for 10 devices of each dielectric configuration. The single layer ZrO$_x$ exhibits the highest breakdown field, closely followed by the single layer of AlO$_x$, whilst the single layer HfO$_x$ performs the worst. It would be expected that by doubling the number of dielectric layers the breakdown field would remain unchanged, leading to a doubling in the breakdown voltage due to increasing thickness, yet this was not observed. Instead, upon addition of a second dielectric
layer, the breakdown field decreased for all dielectric materials, though the variation also decreased. Furthermore, even the mean breakdown voltage decreased for AlO$_x$ capacitors upon the addition of a second layer.

Avis et al.\textsuperscript{20} have previously demonstrated, via high resolution transmission electron microscopy, the existence of an interface between subsequent spincast layers of dielectric. It is proposed that this interface presents a potential source of instability, for example, by causing a non-uniform distribution of the electric field across the dielectric. This intermediate layer may reduce the voltage required to break the capacitor, hence explaining the lower breakdown fields of the double layer dielectrics within this work.

Capacitance measurements were performed on identical devices to those tested for the breakdown field. Three devices were measured for each dielectric configuration as shown in Figure 2b and the areal capacitance was taken from the mean at 100 Hz. From Figure 2b HfO$_x$ and ZrO$_x$ single and double layers exhibit repeatable results with a frequency stable capacitance at lower than $10^5$ Hz with a drop off above this frequency due to the low pass filter nature of the experimental setup. All double layer films exhibited lower capacitance, as expected from the increased thickness, though the difference between the capacitance of single and double layers was not completely proportional to the thickness of each layer. Similar to the changes in the breakdown field and voltage, the cause could be due to the interface between the two sequentially deposited layers, producing a difference between the calculated relative permittivity values for single and double layers of each high-$k$ dielectric (Table I).

AlO$_x$ films exhibited the common feature\textsuperscript{21} of increasing capacitance at lower frequencies with two possible origins. Previous reports assigned this to either, (i) the rotation of trapped solvent in the film\textsuperscript{16} increasing the dielectric constant at lower frequencies, or (ii) the movement of hydrogen ions producing an electric-double-layer (EDL).\textsuperscript{22} Although this increasing capacitance gives the AlO$_x$ film the highest capacitance at the low frequency range, it is also an indication of a relatively unstable dielectric with decreasing performance at high frequencies.

TFTs were fabricated using the six dielectric configurations with a single spincast layer of In$_2$O$_3$ as the semiconductor (Figure 3a). Multiple TFTs were produced for each configuration, all with channel width (W) 1000 $\mu$m and channel lengths (L) in the range 30-50 $\mu$m. Figure 3b shows representative transfer characteristics for transistors with W/L of 1000/50 $\mu$m for each dielectric material.
and configuration (single and double spincast). There is an obvious difference in the maximum drain current \( I_D \), dependent on the selection of dielectric with \( \text{ZrO}_x \) and \( \text{AlO}_x \) exhibiting the highest and lowest currents, respectively. Also, drain current hysteresis is exacerbated upon addition of a second layer, an effect most apparent in the \( \text{ZrO}_x \)-based \( \text{In}_2\text{O}_3 \) TFTs. The latter is attributed to the

### TABLE I. Summary of properties of capacitors and TFTs made using single and double layers of \( \text{AlO}_x \), \( \text{HfO}_x \) and \( \text{ZrO}_x \).

| Parameter                        | \( \text{AlO}_x \) | \( \text{HfO}_x \) | \( \text{ZrO}_x \) |
|----------------------------------|--------------------|--------------------|--------------------|
|                                 | 1 layer            | 2 layers           | 1 layer            | 2 layers           | 1 layer            | 2 layers           |
| Capacitance (nF/cm\(^2\))       | 575 ± 77           | 275 ± 43           | 297 ± 5            | 201 ± 7            | 567 ± 18           | 336 ± 16           |
| Thickness (nm)                   | 21 ± 1.7           | 39 ± 0.7           | 31 ± 6             | 47 ± 5             | 20 ± 3             | 37.8 ± 0.5         |
| Calculated \( \mu \)            | 13.6 ± 2.1         | 12.1 ± 1.9         | 10.4 ± 2.0         | 10.7 ± 1.2         | 12.8 ± 2.0         | 14.4 ± 0.7         |
| \( \varepsilon_r \) reported in the literature\(^a\) | 9 - 10             | 9 - 10             | 20 - 25            | 20 - 25            | 20 - 25            | 20 - 25            |
| Breakdown field (MV/cm)         | 1.13 ± 0.13        | 0.58 ± 0.05        | 0.92 ± 0.24        | 0.62 ± 0.10        | 1.10 ± 0.23        | 0.70 ± 0.07        |
| Electron mobility (cm\(^2\)/Vs) | 1.0 ± 0.5          | 2.0 ± 1.2          | 1.8 ± 0.5          | 6.4 ± 5.5          | 2.8 ± 0.9          | 18.7 ± 16.0        |
| Threshold voltage (V)           | 0.54 ± 0.27        | 0.45 ± 0.30        | 0.50 ± 0.26        | 0.25 ± 0.43        | 0.30 ± 0.23        | 0.09 ± 0.43        |
| Subthreshold swing (V/dec)       | 0.10 ± 0.06        | 0.17 ± 0.11        | 0.16 ± 0.13        | 0.26 ± 0.37        | 0.15 ± 0.07        | 0.26 ± 0.31        |
| Areal trap states (cm\(^{-2}\)) | 4.3 \times 10^{12} | 3.6 \times 10^{12} | 3.5 \times 10^{12} | 4.4 \times 10^{12} | 5.7 \times 10^{12} | 7.6 \times 10^{12} |

\(^a\)Literature values for the permittivity range for each material were taken from Manchanda \textit{et al.}\(^{33}\)
FIG. 3. (a) Schematic of the TFT architecture used. (b) Transfer characteristics of In$_2$O$_3$ TFTs measured at $V_D$ of 0.5 V and 2 V. Here the drain currents is represented by the solid lines and the gate currents by the dashed lines. (c) Mean electron mobility as a function of RMS roughness for over 24 devices of each dielectric layer (statistical box shown in Figure S2, supplementary material).

relatively low annealing temperature employed ($\leq$200$^\circ$C) and the incomplete precursor conversion to the targeted oxide.

The trends evident in the transistor characteristics of Figure 3b carry through to the statistical analysis of mobility presented in Figure 3c. First, the dielectric dependence of the maximum $I_D$ obtained, translates to a dielectric dependence of mobility. Specifically, the In$_2$O$_3$ exhibited the lowest values of mobility when deposited on AlO$_x$, and the highest values of mobility when deposited on ZrO$_x$. Secondly, the larger maximum $I_D$ in double layer devices, is observed as an increase in In$_2$O$_3$ mobility with the addition of a second layer for each dielectric. It should be noted that, while the spread in results of mobility is large, the difference in mean values is too significant to be assigned to error in the measurement of the gate dielectric capacitance.

Three possible mechanisms between the semiconductor and dielectric are often cited to explain a dielectric dependence of carrier mobility and include: i) interfacial trap states, ii) templated growth at the interface, and iii) planarization of the interface. Each of these three mechanisms
can affect the carrier mobility within the channel of a TFT, and all are dependent on the quality of the interface between the dielectric and semiconductor. Interface trap states are specifically due to the bonding interaction between semiconductor and dielectric. They include impurities and imperfections at the semiconductor/dielectric interface which trap charge carriers, reducing the channel mobility. The more trap states there are, the greater the fraction of trapped charge, and the lower the measured field-effect mobility. Template growth occurs when the matched lattice spacing at an interface produces greater crystallinity within the second of the deposited layers. If the first deposited layer is the dielectric and the secondary layer is the semiconductor, this may increase mobility due to the larger crystallite size, with one example being the growth of cadmium oxide (CdO) layers, albeit using metal-organic chemical vapor deposition. Finally, planarization/smoothening of the interface also represents an extremely important factor that can affect TFT operation. In particular, a rough interface with large topographical variations, greater than the charge accumulation depth, provides electrostatic boundaries for charge carriers that must be overcome, reducing the channel conductivity. Indeed, smoothening of the semiconductor/dielectric interface has been shown to increase in the carrier mobility down to a minimum surface roughness.

On the other hand, the effects of interfacial trap states are hard to isolate from the bulk trap states within a semiconductor. Although methods exist to separate the two, they rely on specialized techniques such as ionizing radiation, temperature dependent capacitance measurements, or photo-excited charge-collection spectroscopy. To this end, simpler methods that are directly applicable to TFTs include trap state density estimation via subthreshold slope analysis, as well as the more detailed Grünewald analysis. Although these cannot distinguish the bulk from interface states, they do provide an indication of the energetic trap states within the active channel, including the interface. To analyze the results from our experiments the following equation was used:

\[
N_{t,\text{areal}} = \frac{C_{\text{ins}}}{q} \left( \frac{q SS \log_{10}(e)}{k_B T} - 1 \right)
\]

Here, \(N_{t,\text{areal}}\) is the areal density of trap states, \(C_{\text{ins}}\) is the areal capacitance of the insulator, \(SS\) is the subthreshold swing and \(q, k_B,\) and \(T\) are the elementary charge, Boltzmann constant and experimental temperature respectively. Extracted values of subthreshold swing that produced negative values of trap states were treated as erroneous outliers caused by experimental error. The mean values for the areal density of trap states together the various other dielectric, capacitor and transistor parameters are summarised in Table I. Ranges of previously reported \(\varepsilon_s\) values are also provided for the three dielectrics for comparison. Based on this analysis, no trend between the interface trap states and the empirical dielectric dependent mobility could be established.

Templated growth at the dielectric/semiconductor interface is another possibility that can affect carrier mobility. Previous literature provides x-ray diffraction (XRD) data for AlOₓ films, processed from aluminum nitrate hydrate in 2-methoxyethanol, demonstrating its amorphous nature at temperatures up to 500 °C. Similar XRD studies on HfOₓ films, produced from HfCl₄ in various alcohols, exhibited no obvious crystalline peaks, leading the authors to assume it is amorphous as well. Yet further research, using grazing incidence x-ray diffraction (GIXRD) showed that a higher temperature (450 °C) spray-coating technique, also using the precursor of HfCl₄, produced a monoclinic polycrystalline film with small crystallite sizes of <10 nm. Finally, XRD measurements performed on ZrOₓ films produced from zirconium oxyxinate in H₂O with a co-solvent of 2-methoxyethanol at low-temperatures of ≤150 °C exhibited only short range order, and no long-range crystallinity. Therefore, on the basis of previous literature it may be loosely assumed that the AlOₓ films produced in this work are likely amorphous, while the HfOₓ and ZrOₓ films may potentially exhibit short range order in the form of nanocrystals. This does not lend itself to any clear conclusions on templated growth of these films and concrete experimental results are required to further this line of research.

Finally, the increase in the electron mobility, upon addition of a second dielectric layer, is most likely due to the smoothening of the dielectric/semiconductor interface. This has previously been demonstrated with solution-processed layers, though the latter work did not conclusively deconvolute the effect of decreased interfacial trap states from the different materials used. Here, the spincoating of a single or double dielectric layers makes it possible to correlate the carrier mobility
with the roughness of the channel interface. However, planarization cannot be the only mechanism as it does not explain the material dependence of mobility values in Figure 3b. For this reason, further investigations into the crystallinity and also the semiconductor/dielectric interface is required to elucidate the full mechanism.

In summary, we have studied the influence of surface roughness of several different high-κ dielectrics, namely AlOx, HfOx, and ZrOx, on the electron mobility of solution-processed In2O3 TFTs. Transistors based on smooth layers of ZrOx were found to exhibit the highest electron mobility of 18.7 cm2/Vs. On the other hand, TFTs based on optimised HfOx dielectric layers were show to combine good electron mobility (6.4 cm2/Vs) and improved on/off current ratio (≈105), with higher breakdown field. Irrespective of the dielectric material employed, electron mobility was found to increase with decreasing channel interface roughness. The simple channel planarization method described here provides a straightforward, yet effective, approach for improving the performance of TFTs based on In2O3, and potentially other metal oxide semiconductors.

See supplementary material for additional sample preparation and characterization, device fabrication and characterization, and additional experimental results.

A.D.M. and T.D.A. acknowledge the Engineering and Physical Sciences Research Council (EPSRC) grant no. EP/G037515/1. A.D.M. and P.P. acknowledge Vidyasirimedhi Institute of Science and Technology (VISTEC) for funding and the Frontier Research Center (FRC) of VISTEC for instrumentation support. T.D.A. acknowledges the King Abdullah University of Science and Technology (KAUST) for the financial support.

1. H. Faber, Y.-H. Lin, S. R. Thomas, K. Zhao, N. Pliatsikas, M. A. McLachlan, A. Amassian, P. A. Patsalas, and T. D. Anthopoulos, ACS Appl. Mater. Interfaces 7, 782 (2015).
2. Y.-H. Lin, H. Faber, K. Zhao, Q. Wang, A. Amassian, M. McLachlan, and T. D. Anthopoulos, Adv. Mater. 25, 4340 (2013).
3. Y.-H. Lin, H. Faber, J. G. Labram, E. Stratakis, L. Sygellou, E. Kymakis, N. A. Hastas, R. Li, K. Zhao, A. Amassian, N. D. Treat, M. McLachlan, and T. D. Anthopoulos, Adv. Sci. 2 (2015).
4. J. Robertson, Reports Prog. Phys. 69, 327 (2006).
5. G. Adamopoulos, S. Thomas, D. D. C. Bradley, M. A. McLachlan, and T. D. Anthopoulos, Appl. Phys. Lett. 98, 123503 (2011).
6. J. J.-H. Chen, N. A. Bojarzuk, H. Shang, M. Copel, J. B. Hannon, J. Karasinski, E. Preisler, S. K. Banerjee, and S. Guha, IEEE Trans. Electron Devices 51, 1441 (2004).
7. K. Jiang, J. T. Anderson, K. Hoshino, D. Li, J. F. Wager, and D. A. Keszler, Chem. Mater. 23, 945 (2011).
8. Y. G. Kim, C. Avis, and J. Jang, ECS Solid State Lett. 1, Q23 (2012).
9. G. Adamopoulos, S. Thomas, P. H. Wöbbenberg, D. D. C. Bradley, M. A. McLachlan, and T. D. Anthopoulos, Adv. Mater. 23, 1894 (2011).
10. C.-G. Lee and A. Dodabalapur, J. Electron. Mater. 41, 895 (2012).
11. M. Held, S. P. Schiëßl, D. Miehler, F. Gannott, and J. Zaumseil, Appl. Phys. Lett. 107, 83301 (2015).
12. S. Steudel, S. De Vusser, S. De Jonge, D. Janssen, S. Verlaak, J. Genoe, and P. Heremans, Appl. Phys. Lett. 85, 4400 (2004).
13. L. Wang, Y. Yang, S. Jin, and T. J. Marks, Appl. Phys. Lett. 88, 162115 (2006).
14. X. Yu, C. Zhu, M. Yu, and D.-L. Kwong, IEEE Trans. Electron Devices 51, 2154 (2004).
15. S. S. Chang, A. B. Rodriguez, A. M. Higgins, C. Liu, M. Geoghegan, H. Siringhaus, F. Cousin, R. M. Dalgleish, and Y. Deng, Soft Matter 4, 2220 (2008).
16. H. Park, Y. Nam, J. Jin, and B.-S. Bae, RSC Adv. 5, 102362 (2015).
17. M. Esro, G. Pourlias, C. Somerton, W. I. Milne, and G. Adamopoulos, Adv. Funct. Mater. 25, 134 (2015).
18. J. Hwang, K. Lee, Y. Jeong, Y. U. Lee, C. Pearson, M. C. Petty, and H. Kim, Adv. Mater. Interfaces 1, 1400206 (2014).
19. J. G. Labram, N. D. Treat, Y.-H. Lin, C. H. Burgess, M. A. McLachlan, and T. D. Anthopoulos, Adv. Funct. Mater. 26, 1656 (2016).
20. C. Avis, Y. G. Kim, and J. Jang, J. Mater. Chem. 22, 17415 (2012).
21. J. H. Park, K. Kim, Y. B. Yoo, S. Y. Park, K.-H. Lim, K. H. Lee, H. K. Baik, and Y. S. Kim, J. Mater. Chem. C 1, 7166 (2013).
22. L. Q. Zhu, J. Sun, D. G. Wu, H. L. Zhang, and Q. Wan, Nanoscale 5, 1980 (2013).
23. P. J. McWhorter and P. S. Winokur, Appl. Phys. Lett. 48, 133 (1986).
24. K. Martens, C. O. Chui, G. Brammertz, B. De Jaeger, D. Kazum, M. Meuris, M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, and G. Groeseneken, IEEE Trans. Electron Devices 55, 547 (2008).
25. J. Veres, S. D. Ogier, S. W. Leenning, D. C. Cupertino, and S. M. Khafi, Adv. Funct. Mater. 13, 199 (2003).
26. X. Sun, C. Di, and Y. Liu, J. Mater. Chem. 20, 2599 (2010).
27. K. Lee, M. S. Oh, S. Mun, K. H. Lee, T. W. Ha, J. H. Kim, S.-H. K. Park, C.-S. Hwang, B. H. Lee, M. M. Sung, and S. Im, Adv. Mater. 22, 3260 (2010).
28. L.-L. Chua, P. K. H. Ho, H. Siringhaus, and R. H. Friend, Adv. Mater. 16, 1609 (2004).
29. W. L. Kalb and B. Batlogg, Phys. Rev. B 81, 153227 (2010).
30. M. Grünewald, P. Thomas, and D. Würtz, Phys. Status Solidi 100, K139 (1980).
31 A. D. Mottram, Y.-H. Lin, P. Pattanasattayavong, K. Zhao, A. Amassian, and T. D. Anthopoulos, ACS Appl. Mater. Interfaces 8, 4894 (2016).
32 A. Rolland and J. Richard, J. Electrochem. Soc. 140, 3679 (1993).
33 L. Manchanda, B. Busch, M. L. Green, M. Morris, R. B. van Dover, R. Kwo, and S. Aravamudhan, in Ext. Abstr. Int. Work. Gate Insul. IWGI 2001 (IEEE Cat. No.01EX537) (Japan Soc. Appl. Phys, 2001), pp. 351–359.
34 F. Zhang, G. Liu, A. Liu, B. Shin, and F. Shan, Ceram. Int. 41, 13218 (2015).
35 H. Kim, Y.-J. Kwack, E.-J. Yun, and W.-S. Choi, Sci. Rep. 6, 33576 (2016).