Model Identification to Validate Printed Circuit Boards for Power Applications: A New Technique

MAIDE BUCOLO1,2, (Senior Member, IEEE), ARTURO BUSCARINO1,2, (Senior Member, IEEE), CARLO FAMOSO1, (Member, IEEE), LUIGI FORTUNA1,2, (Fellow, IEEE), MATTIA FRASCA1,2, (Senior Member, IEEE), ANTONIO CUCUCCIO3, GAETANO RASCONÁ3, AND GIOVANNI VINCI3

1Dipartimento di Ingegneria Elettrica Elettronica e Informatica, University of Catania, 95125 Catania, Italy
2CNR—IASI, Italian National Research Council, Institute for Systems Analysis and Computer Science “Antonio Ruberti,” 00185 Rome, Italy
3STMicroelectronics, 95121 Catania, Italy

Corresponding author: Luigi Fortuna (luigi.fortuna@unict.it)

This work was supported in part by STMicroelectronics, and in part by the European Union through the Euratom Research and Training Programme within the framework of the EUROfusion Consortium under Grant101052200—EUROfusion.

ABSTRACT The idea of using model identification techniques in order to validate the design of printed circuit boards (PCBs) is proposed in this communication. With the term identification, it is intended to obtain the mathematical model of a system from input/output data. Actually, the quality requirements of PCB systems working with power devices are highly demanded by costumers of semiconductor companies. Due to the increasing market of power devices, the topic is of wide interest. In this note, a new approach is presented. It is based on both CAD techniques, used to simulate the board, and identification techniques, mainly based on linear models, to validate the board performance in the design phase. The main results regarding the analysis of the PCB design allow to establish if the PCB CAD procedures can be improved in order to elicit the parasitic effects aiming at compensating possible nonlinearity in the systems, thus providing the customers with reliable and simple models.

INDEX TERMS PCB for power systems, CAD, imperfections, model identification.

I. INTRODUCTION

The increase of power electronics in industrial applications has been extraordinary in the last decades, and the future trends will be further highly positive. The traditional applications will grow, moreover revolutionary very high-speed markets are actually pushing, such as automotive and power distribution. These fields will require semiconductor devices with growing reliability and performance. Moreover the Internet of Things is creating a power systems market displaying similar impressive strengths [1].

The semiconductor companies must today furnish the customer not only the semiconductor stocks but, if they want to be competitive, also a suitable layout of the printed circuit boards (PCBs) where the components are placed, in order to guarantee that parasitic effects and electromagnetic and thermal behavior of the complete system achieve the customer requirements.

The problem of semiconductor companies is therefore not only to design the semiconductor devices and test the stocks but also to guarantee their performance when placed in the final systems. Computer-Aided-Design (CAD) packages to design electronic devices are not sufficient to cope with these market specifications. The companies must design and realize the boards with the performance required by the customers. Therefore the task of semiconductor companies is to approach such problems in the scenario of the systems-of-systems engineering world [2].

The complexity engineering approach is therefore the new strategy that must be followed in the next future. Companies are just approaching the PCB design by using and proposing new CAD tools [3], moreover in the next future it should be accomplished by specialized techniques that allow further improvements. As discussed in details in the following sections, extraction and characterization of parasitic effects are fundamental steps in the CAD of PCB layouts. Highly accurate methods based on curve fitting approaches [4] or supply chains [5] have been recently introduced with the aim of proposing design strategies which optimize the PCB...
layout by minimizing parasitic effects. A strategy based on linking genetic algorithms with CAD software has been proposed in [6] in order to optimize the PCB layout of a DC-DC converter in terms of electromagnetic compatibility. The strategy is based on extracting the parasitic components and use simulated data to determine the layout which minimizes the parasitic effects. The analysis of parasitics impact in high-frequency operating conditions has been proposed in [7], where the optimized design of the PCB layout for high-frequency inverters devoted to wireless power transfer systems has been approached.

In this communication, we aim at reconsidering parasitic effects in PCBs showing how their presence, under specific circumstances, may regularize the global behavior of the circuit. From a series of experiences in the field, in fact, the problem of validating the dynamical behavior of PCB systems can be addressed during the design phase recurring to model identification techniques, where with the term identification we mean to derive a mathematical model from input/output data [8]. In particular, after an analysis of the boards and of the considered devices, the CAD simulation results are used as input signals to identify reliable models. The correct matching between the identified models with the data, gives the PCB designers the correct information for the successive optimization procedure which will finally lead to the physical implementation of a suitable PCB.

Therefore the model identification technique is proposed as an easy validation of the CAD project. The aim is to achieve a fast and guaranteed validation approach in order to reduce the time delays in delivery for the semiconductor companies. Moreover, from a scientific point of view, this approach will cover another aspect of the recent literature that regards the fact that imperfections can play a positive role in the system design [9], [10].

Moreover, even if the presence of the parasitic dynamics may elicit the nonlinear behavior of switching devices, thus providing nonlinear oscillations during the steady-state behavior, a qualitative modeling strategy can be integrated to the linear analysis giving a more accurate knowledge to the PCB designers. The literature reports several examples of experimental observation of unexpected chaotic oscillations in electronic devices and especially in power applications, even in simple circuit configurations [11]. Moreover, the chaotic effects discovered in the simulated model have been practically detected in AC-AC converters [12]. The strategy outlined in the paper ensures the possibility to understand the sources of nonlinear behavior and to reveal the presence of chaotic oscillation even before that the circuit has been implemented. A similar strategy has been also adopted in the literature with reference to integrated circuits [9], [12] allowing to determine analogous mathematical models whose behavior mimics the nonlinear oscillations observed in experiments.

The paper is organized as follows. In the Section II, the half-bridge power module and the designed PCB used in our experiments will be described. In the Section III, the main concepts on parasitic extraction are presented, while the CAD results deriving from the simulation of the board are discussed in the Section IV. The Section V will introduce the identification technique details and the obtained results will be presented, providing a critical discussion on the proposed approach. The qualitative analysis to model the nonlinear oscillations due to the parasitic dynamics is outlined in Section VI. In the Conclusions, the summary of the research is presented and the perspectives of the approach will be outlined.

II. HALF-BRIDGE MODULE FOR POWER APPLICATIONS

The system under investigation is an advanced power system-on-board that supports gate drivers and two MOSFETs in half-bridge configuration on the same board. Applied in numerous circuit solutions, the half-bridge configuration, also known as totem pole, is one of the most common switching topologies currently used in power electronics.

From a topological point of view, the single phase Half Bridge circuit has two switches (typically MOSFETs) occupying the two sides, Low Side and High Side, of the bridge, defining the typical cascode configuration. The circuit is essentially a 5-points topology, as reported in Fig. 1.

Despite its circuit simplicity, in terms of design, construction and operation, this configuration has a number of critical issues that must be made clear to the designers. Among these critical points, we must consider the drive waveforms of the switches, the drive circuits of the MOSFET gates and the layout of the board.

For its proper working, the half-bridge requires a MOSFET driver system. In particular, the two-branch topology of the system requires the High Side gate driver circuit to be referenced to the output node voltage, while the Low Side gate driver is referenced to ground.

The two MOSFETs are switched on and off alternately, inserting a dead-time between the switching on of one and the switching off of the other, in order to prevent the two devices

![FIGURE 1. Schematic representation of the MOSFET-based half-bridge circuit: (1-2) inputs driving the low side gate and the high side gate, (3) intermediate output node between the two switches, (4) and (5) identifies the DC bus.](image-url)
from being switched on at the same time leading the system
to short-circuiting.

The MOSFETs gates drive circuit depends on the switching
frequency, the intensity of the current to be switched and
the construction characteristics of the MOSFETs. Naturally,
in defining the complexity of the drive circuit, these param-
eters become increasingly critical as the corresponding values
become higher and higher.

The PCB which is going to be designed for this circuit is
a double layer board, as shown in Fig. 2. The components
arrangement on the board represents another critical point
in the implementation of the system. It is essential that the
shortest possible connections are made between the drive
circuits and their gates, and it must be ensured that not
suitable ground connections do not cause latch-up of the
gates driving circuit, as well as electromagnetic interference,
or faulty switching. With reference to the schematic diagram
in Fig. 1, the components are allocated on the PCB as reported
in Fig. 2. In particular, the high side and low side MOSFETs
are allocated in the lower part of the PCBs, where the connec-
tors to the load are also present. The rest of the board allocates
the driving circuitry.

III. PCB SIMULATIONS AND PARASITIC ELEMENTS

Many designers are used to think about system behavior
in terms of circuit models only. These models and circuit
diagrams are correct up to a point, but they lack some impor-
tant information that determines the system behavior. Circuit
boards traces are always associated with parameter values of
equivalent resistors, capacitors, and inductors. The informa-
tion that is missing from a circuit diagram is the geometry of a
real PCB layout, which determines how elements in a system
electrically and magnetically couple with each other.

This is governed by the interaction between the electro-
magnetic field and the matter, but a conceptual way to sum-
marize signal behavior in a complex system is to think of
coupling in terms of parasitic circuit elements.

Bringing parasitic circuit elements into a circuit model
helps to explain unintended or undesired signals and power
behavior in a real system, making parasitic modeling tools
very helpful for understanding real circuit behavior. When
board parasitic elements are not modeled during design sim-
ulations, their effect on circuit operation is not known until
physical prototype testing, a phase in which it is expensive to
make changes.

There are many aspects of a real system that create unin-
tended parasitic elements in a PCB layout which cannot be
considered in a circuit diagram.

- Geometry. The distance between various conductors,
  their arrangement on a board, and their cross-sectional
  area will determine DC resistance, parasitic capacitance,
  and parasitic inductance.
- Dielectric constant. PCB dielectrics have a high dielec-
  tric constant, which determines the parasitic capacitance
  between circuit elements.
- Magnetic permeability. For magnetic components, the
  magnetic permeability also plays a role in determining
  signal and power behavior as these components cre-
  ate parasitic inductance. Ferrite transformers and other
  magnetic components can act like inductors or radiators
  when operating at high frequencies.
- Traveling wave behavior. Any signal propagating in a
  real PCB and interconnects is a propagating waveform.
  The propagation of electromagnetic waves produces
  transmission line effects in interconnects, which cannot
  be modeled with a simple circuit diagram.

Parasitic elements include:

- Parasitic Capacitance is the, usually undesirable, inher-
  ent capacitance of a component, e.g., in a capacitor,
  the capacitance between windings.
- Parasitic Inductance is the, usually undesirable, inher-
  ent inductance in a component, e.g., the inductance of a
  wirewound resistor.
- Parasitic Resistance is the, usually undesirable, inher-
  ent resistance of a component, e.g., in a capacitor, the finite
  resistance of the package leads.

Accounting for layout parasitic elements early in the
design process reduces risk of downstream design iterations
and is key to keep a project on time, on budget, and meeting
specification. Furthermore, having this information during
design development helps engineers ensure their designs will
meet performance and reliability targets.

PCB mechanically supports and electrically connects elec-
trical or electronic components using conductive tracks, pads
and other features etched from one or more sheet layers
of copper laminated onto and/or between sheet layers of
a non-conductive substrate. Components are generally soldered
onto the PCB to both electrically connect and mechanically
fasten them to it. PCB complexity mandates performing dif-
ferent analysis types to ensure robust board performance.

This complexity is brought on by the ever-increasing bus
data rates to provide large throughput; the need for main-
taining constant impedance of nets, spanning multiple form
factors; the high transmission loss caused by lossy laminate
materials; the high-thermal power loss and temperature rise in

FIGURE 2. PCB of the designed half-bridge power system.
components and copper traces; and failure tests which need to be carried out for product qualifications. Success in electronic design often hinges on running simulations. Whether signal integrity, power integrity, electromagnetic compatibility, analog, or even thermal simulations, they reveal information about design feasibility, margins and limitations. We may perform simulations both before and after board layout, with different purposes, but the goal remains the same: to drive design changes. There exist different tools to analyze and simulate PCB. In general terms these simulation tools use a similar approach to solving a particular problem.

The key steps in the simulation process include:

1) Creation of the Physical Model: this step will usually involve the creation of the layout geometry together with the definition and assignment of material properties to objects contained within the layout geometry.

2) EM Simulation Setup: this step will usually include defining the extents of the simulation and the boundary conditions, the assignment of ports and specific simulation option settings.

3) Performing the EM Simulation: the physical model (layout geometry) must be discretized using ‘mesh cells’. The field/current across the mesh cell is then approximated using a local function. The function coefficients are adjusted until the boundary conditions are satisfied.

4) Post-processing: Calculation of S-parameters, Far Field Radiation Patterns etc. . .

Thus, to produce a highly efficient PCB, a new design methodology should be followed to predict the PCB interconnect parasitic present in the layout:

1) Design the circuit schematic
2) Design the PCB layout
3) Perform a pure circuit simulation and achieve the performance requested
4) Create S-parameters model that includes parasitic effects using EM-simulation or extract the parasitic resistances, inductances and capacitances
5) Co-simulate the S-parameters model in the circuit schematic to analyze PCB interconnect parasitics effects on the circuit performance.

IV. CAD PERSPECTIVES FOR PCB MODELING AND SIMULATION

In order to get the simulated data from the design PCB layout described in the previous section, Ansys Electronics Desktop and Ansys SIlwave [3], [13], [14] CAD tools have been used.

Ansys Electronics Desktop is a unified platform for electromagnetic, circuit and system simulation. Tools like Ansys HFSS, Maxwell, Q3D Extractor, and Simplorer are built natively in the Electronics Desktop, which serves as a universal Pre/Post processor for these tools. With Ansys Electronics Desktop, one can integrate electromagnetic analysis with system and circuit simulation. Schematics can be used to wire up different field solver models and create a model of a high-level system through dynamic links that combine 3D EM and SPICE circuit analyses.

Ansys SIlwave is a specialized design platform for design of IC packages and PCBs. A hybrid 2.5D full wave EM field solver is able to model layered structures (Chip, PKG, PCB), and perform analysis related to Signal Integrity, Power Integrity, DC IR drop, EMI / EMC, decoupling capacitor optimization, etc. As a design and analysis platform, SIlwave incorporates, or allows data exchange, with a series of tools that permit it to perform the assigned tasks optimally. In this way it is possible to access tools capable of predicting DC power delivery issues within PKGs and PCBs, Joule heating and temperature analysis (Icepak Solver), Parasitic extraction (CPA).

The simulations concern with the PCB analysis of the drive and power/switching section of the Master GaN Half-Bridge. In particular we distinguish two simulation scenarios:

- Pure Circuit Simulation (PCS): The system is simulated by considering the simple schematic in which the components are described by their circuit models, complete with all internal parasitic parameters, without taking into account the presence and influence of the PCB. The connections between the components are ideal. The schematic circuit diagram adopted to obtain Pure-Simulated data is reported in the Appendix B.

- Co-Simulation (CS): the system is simulated by considering the simple schematic in which the components are characterised from their pure circuit models, taking into account the presence and influence of the PCB. This is expressed through the action of “parasitic components” which, not present in the original schematic because they are not part of the models of components, nevertheless act on the dynamics of the system, altering the waveforms foreseen in the model formalised in the pure schematic. The schematic circuit diagram adopted to obtain Co-Simulated data is reported in the Appendix B.

The signals affected by the presence of parasitic parameters were sampled by SIlwave at specific points on the PCB and related to topological areas linked to the dynamics of the controlled power components.

The examined area of the PCB is converted into an additional circuit element (highlighted in red) which contains the models of the circuit components present in the definition perimeter, the parasitic parameters deriving by the physics of the system and by the dynamic interaction between the tracks.

The importance of both PCS ans CS data relies on the fact that from the comparison of the respective models it is possible to gain information towards the validation of the PCB in the design phase, as discussed in the following.

V. IDENTIFICATION OF LINEAR MODELS FOR THE HALF-BRIDGE POWER SYSTEM

In accordance with the definition given by Lennart Ljung in [8], identification is an art for making mathematical models from input/output data. It can be said that the topic is
characterized by a small number of leading principles. The first one is the suitability of the data. The data that are available can be considered as a sequence of pulse response signals that are suitable for identification aims [15], [16], since any signal can be considered as a weighted sum of shifted impulses that are the condition to excite all the dynamical behavior of the system. The second fixed point is to consider signals free from noise. It is a certain sense guaranteed due to the fact that we are working with simulated data. The used models are linear time-invariant and the pole-zero maps, and therefore the models, are chosen in accordance both with the identification error and on some physical considerations. Even if noise is absent, the possible not good fitting of the model is often due to the intrinsic nonlinearities of electronic devices. A black-box identification approach is adopted, which is based on supposing that we neither have any information on the order of the system nor on some parameters. The classical least square method for model identification is applied to the normalized index 
\[ \Delta E = (y - \hat{y})^T (y - \hat{y}), \]
where \( y \) is the considered output data and \( \hat{y} \) is the estimated output.

In this section, we focus on the identification of linear model for the various input/output data. In particular, the following electrical quantities, referred to the scheme reported in Fig. 3, are extrapolated from simulations:
- \( V_{GS}^{HS} \): Voltage between Gate and Source in the High Side, in volts (V);
- \( V_{DS}^{HS} \): Voltage between Drain and Source on the High Side, in volts (V);
- \( V_{GS}^{LS} \): Voltage between Gate and Source in the Low Side, in volts (V);
- \( V_{DS}^{LS} \): Voltage between Drain and Source in the Low Side, in volts (V);

when the device is subjected to the inputs:
- \( V_{PWM}^{HS} \): Gate drive voltage in the High Side, in volts (V).
- \( V_{PWM}^{LS} \): Gate drive voltage in the Low Side, in volts (V).

The input/output data under consideration have been obtained when \( V_{PWM}^{HS} \) and \( V_{PWM}^{LS} \) are finite-duration pulses with duration \( T = 0.1 \) ms. A set of 35 measures for each scenario are used to identify the models discussed in the following subsections.

**A. CASE 1**

We estimate the transfer function between the input voltage \( V_{PWM}^{HS} \) and the \( V_{GS}^{HS} \) of the high side.

The identification by using the co-simulated data leads us to select a model with \( n = 16 \) and \( m = 13 \), as retrieved as the maximum of the surface illustrated in Fig. 4, where the model performance \( \eta = 1 - \Delta E \) is computed for models with different number of zeros and poles. The same procedure to determine the model structure is applied to all the cases discussed in the following. The pole-zero map and the trend of the output from the identified model are shown in Fig. 5. It is clear that the model matches the data both in the transient and during the duration of the pulse.

Let us consider now the data from a pure simulation, thus without the effect of the PCB. Of course we estimate a model with a lower order, in fact an optimal model that globally matches the behavior is obtained as illustrated in Fig. 6. However, even if the steady state of the pulse is completely matched, the transient does appear not well identified. The location of zeros and poles of the identified models are summarized in Tab. 1. Our experiments led us also to consider higher order models, moreover we observed that the performance tends to deteriorate both in transient and in the steady state. This means that in this case the PCB board plays a compensating role in mitigating both the non-idealities of the components and their possible nonlinearity.

The numerical evaluation of the model performances, as reported in Tab. 2, reflects and reinforces these considerations, as the error on the transient is always lower for the models from co-simulated data. This led us to conjecture that

**FIGURE 3.** Schematic representation of the MOSFET-based half-bridge circuit explicating the voltages related to the input/output data under consideration.

**FIGURE 4.** Evaluation of the optimal model structure for \( V_{GS}^{HS} / V_{PWM}^{HS} \). The red patch indicates the best performance obtained for \( n = 16 \) and \( m = 13 \).
PCB parasitic components play a good effect for a consistent and complete model identification.

**B. CASE 2**

Let us now consider the transfer function between the input voltage \( V_{HS}^{\text{DS}} \) and the \( V_{HS}^{\text{PWM}} \) of the high side. We remark that, the \( V_{HS}^{\text{DS}} \) trend is activated by the turning down of the high side input, therefore we focused only on its transient. The effects of parasitic dynamics are not evident in both cases of pure and co-simulations, as shown in Figs. 7 and 8. In fact, the identification allows us to determine models, detailed in Tab. 3, which have generally good performance, summarized in Tab. 4.

**C. CASE 3**

Let us focus now on the low side of the half-bridge estimating the transfer function between the input voltage \( V_{LS}^{\text{PWM}} \) and
FIGURE 7. Modeling of $V_{HS}^{DS}/V_{PWM}^{HS}$ in Co-simulation: (a) trends, (b) pole-zero map.

FIGURE 8. Modeling of $V_{DS}^{HS}/V_{PWM}^{HS}$ in Pure-simulation: (a) trends, (b) pole-zero map.

TABLE 5. Normalized locations of zeros and poles of the identified linear models for $V_{LS}^{GS}/V_{PWM}^{LS}$ (normalization factor $10^6$ rad/s).

| Pole Location | Co-simulation | Pure Simulation |
|---------------|---------------|-----------------|
| Poles        | $-3.27 \pm 0.69$, $-0.58 \pm 1.46$ | $-0.0005 \pm 1.66$, $-0.0004 \pm 0.19$ |
|              | $0.01 \pm 0.84$, $-0.33 \pm 0.57$ | $-0.01 \pm 1.11$, $-0.02 \pm 1.44$ |
|              | $-0.01 \pm 0.77$, $-0.005 \pm 0.38$ | $-0.03 \pm 0.67$, $-0.04 \pm 0.35$ |
|              | $-0.19 \pm 0.80$ | $-0.06 \pm 0.65$, $-0.07$ |
|              | $-0.08 \pm 0.26$, $-0.16 \pm 0.69$ | $-1.04$ |

TABLE 6. Identification error (Mean Square Error, MSE) of the identified linear models for $V_{LS}^{GS}/V_{PWM}^{LS}$.

| Pole Location | PCS | CS |
|---------------|-----|----|
| Poles        | 0.2173 | 0.3464 |
| Prastic       | 0.2915 | 0.2513 |
| Regime        | 0.2596 | 0.3639 |
| Transient slow-down | 0.2513 | 0.3452 |

D. CASE 4

Finally, let us consider the estimation of the transfer function between the input voltage $V_{PWM}^{LS}$ and the $V_{DS}^{LS}$ of the low side. This last example remarks again the consideration made for examples 1 and 3, as the model from co-simulated data, shown in Fig. 11, is able to follow the co-simulated behavior especially in the transient phase, while the pure simulations lead to a model which catches up with the regime behavior, as reported in Fig. 12. The location of poles and zeros of the estimated models are reported in Tab. 7, and their performance are summarized in Tab. 8.

The previous examples have been chosen to remark a concept that arose during these studies. In fact, they are used to remark a strong principle. In some cases, the PCB behavior makes the system globally linear, therefore, the parasitic effects working in the board can improve the behavior of the $V_{GS}^{LS}$. We emphasize that as regards the co-simulation data based identification, a good model is estimated as it follows with a good matching the data, as reported in Fig. 9. We remark that the trends are particularly attractive in the transient phases. However, it can be seen from Fig. 10 that this is not the case when pure simulation data are considered, and therefore it once again confirms our findings of Case 1, i.e. the presence of parasitic dynamics has a linearizing effect on the whole transfer function. The steady-state behavior is quite well estimated, but this does not occur in the transient also changing the structure of the model. The details of the estimated models are reported in Tab. 5, while their performance, reflecting the capability of the models from co-simulation of catching up with the transient behavior, are summarized in Tab. 6.
We started from the hypothesis that the global behavior of the PCB is affected by the parasitic dynamics that may play a feedback effect on the whole circuit and therefore achieving a linearization effect in spite of their generally undesired presence. The behavioral cases which may emerge from the outlined procedure can be scheduled as follows.

1) Both models identified from pure and co-simulated datasets lead to high performance (Case 2).
2) The models obtained from co-simulation data performs better than those identified from pure simulations. This means that the parasitic dynamics of the PCB plays a linearizing effect on the global circuit behavior, especially as concerns the transient dynamics (Case 1, Case 3 and Case 4).
3) Co-simulations lead to models with poorer performance with respect to models identified form pure simulated data. This implies to focus on the transient for the linear model, while approaching the nonlinear oscillations appearing in the steady-state with the qualitative analysis introduced in the following Section.
4) Both models are not good. This means that linear models are not sufficient to catch the behavior and therefore, fully nonlinear models must be accounted for.

The fact induces the possibility of using a new PCB design approach to favor this effect. Indeed, in classical design the PCB negative effects lead the designer to avoid parasitic effects. Moreover, in more cases we have processed, we discovered that the parasitic effects work in cooperation and improve the linear behavior of the board. This is particularly appealing, in fact it is shown in [9] that in some cases real imperfections or parasitic effects lead to some emerging unexpected behavior that improve the performance of the real system.

### TABLE 7. Normalized locations of zeros and poles of the identified linear models for $V_{LS}^S/V_{PWM}^S$ (normalization factor $10^6$ rad/s).

| PCS | CS |
|-----|----|
| Poles | $-0.01 \pm 0.0005$, $-0.02$, $-0.0004$, $-0.002 \pm 0.07$, $-0.003 \pm 0.06$, $-0.001 \pm 0.03$, $-0.01$ |
| Zeros | $0.03 \pm 0.02$, $0.04 \pm 0.03$, $0.04 \pm 0.03$, $0.03$ |

### TABLE 8. Identification error (Mean Square Error, MSE) of the identified linear models for $V_{LS}^S/V_{PWM}^S$.

| MSE | PCS | CS |
|-----|-----|----|
| Global | 0.2134 | 0.2242 |
| Transient fast-rise | 0.8021 | 0.1665 |
| Regime | 0.0971 | 0.2271 |
Moreover, we want to remark that the scenario of the pole-zero maps may lead to the following considerations. Excluding the model from pure simulation dataset of Case 1, all the other models are non-minimum phase systems (i.e. contain zeros with positive-real part). Furthermore, the order of the models from co-simulated datasets are always higher than that of the respective pure simulations counterparts: this is clearly due to the presence of the parasitic dynamics in the simulation scenario.

VI. IDENTIFICATION OF THE STEADY-STATE STRANGE BEHAVIOR

In the previous section, we uncovered that a global linearizing effect can be played by parasitic dynamics. In this case, optimal linear models are in general able to fit better the transient. Moreover, the steady-state behavior of the data representing the outcome of the Co-simulation of the $V_{HS}$ and the $V_{LS}$ display the onset of weak nonlinear oscillations. These oscillations are clearly not produced by noise or by induced inputs exogenous to the board, as we are focusing on simulated datasets. Therefore, an intrinsic nonlinear behavior is generated by the coupling of nonlinearities of the active devices and the parasitic effects related to the PCB.

Let us focus at first on Case 1 of Section V. Indeed, as shown in Fig. 13, a strange attractor arises during the steady-state.

The onset of a nonlinear behavior is in agreement with previous results related to the appearance of a chaotic behavior in inductors/capacitors coupled to nonlinear effects of semiconductor devices in switching systems [12], [17].

In order to determine a procedure to obtain a qualitative model for these nonlinear behavior, we estimated a nonlinear...
model by analogy considering the dimensionless Duffing system [18] with the following equations:

\[ \ddot{x} + \delta \dot{x} + \alpha x + \beta x^3 = \gamma \cos \omega t. \]  

(1)

In particular, choosing \( \delta = 0.4, \alpha = -1, \beta = 1.5, \gamma = 0.39, \) and \( \omega = 1.2 \text{ rad/s}, \) the strange attractor obtained embedding \( \dot{x} \) with delay \( \tau = 0.4 \text{ s}, \) as reported in Fig. 14, shows a strong agreement with that obtained with the PCB Co-simulation. Moreover, as shown in Fig. 15, the same nonlinear behavior is achieved considering different switching periods in the Co-simulation of the considered board. We remark that time-scales can be suitably matched by including a straightforward scaling of the time variable in Eq. (1).

Looking, now, at the steady-state oscillation of the \( V_{GS}^{LS} \), a one-lobe attractor appears with embedding \( \tau = 0.4 \mu s, \) as reported in Fig. 17. The search for an analogous dynamics leads to different dynamical system, as the Duffing oscillator admits two-lobe attractor. Therefore, the one-lobe chaotic attractor of the nonlinear forced RLC circuit [19] reported in Fig. 16 has been considered. The dynamical equations of this circuit can be written as [20]:

\[
\begin{align*}
\dot{\phi} &= F - R i(\phi) - V_1 \\
\dot{V}_1 &= \frac{1}{C} i(\phi)
\end{align*}
\]

(2)

where \( \phi \) is the flux concatenated with the nonlinear inductor, \( V_1 \) is the voltage across the capacitor \( C, i(\phi) \) is the nonlinear current-flow characteristic of the inductor, and \( F = E \cos \omega t \) is the forcing signal.

\[
i(\phi) = \begin{cases} 
L_0^{-1} \phi & \text{if } \phi \leq \phi_m \\
L_1^{-1} (\phi - \phi_m) & \text{if } \phi > \phi_m
\end{cases}
\]

(3)

In order to qualitatively model the behavior in Fig. 17, parameters in Eqs. (2) have been selected as \( L_0 = 1 \text{ H}, L_1 = 5 \text{ mH}, \omega = 1 \text{ rad/s}, E = 1 \text{ V}, C = 0.49 \text{ F}, R = 45.71 \text{ m}\Omega, \) and \( \phi_m = 0.9655 \text{ Wb}. \) The chaotic attractor reconstructed from the variable \( \phi \) with delay \( \tau = 0.2 \text{ s} \) is reported in Fig. 18, showing a strong agreement with the attractor retrieved from the steady-state analysis of \( V_{GS}^{LS} \). It is interesting to remark...
that determining a qualitative model of the chaotic behavior in this case led to the choice of an attractor produced by a nonlinear RLC model. The Co-simulations, in fact, identify inductive parasitic effects due to the PCB whose nonlinear nature is reflected in the considered behavioral model. A fine tuning of the model parameters in Eqs. (2) can be therefore, approached starting from the values of parasitic elements as determined by simulations in different working conditions [3].

The two cases discussed herein show that the analogies among attractors is fundamental for a qualitative identification of the peculiar steady-state behavior observed in Co-simulations.

VII. CONCLUSION

In this communication, the modeling and validation of PCB modules for power application in the design phase has been outlined with a strategy based on linear models identification.

Parasitic extraction is the main goal of the CAD simulation procedure in the PCB systems and the identification techniques are addressed to the validation of simulations and to obtain simple numerical models of the equipment, in order to give to the customer of the power devices not only the board but also simple behavior of that in terms of poles-zeros map, and therefore to furnish the users linear models of the equipment.

Moreover the parasitic elements introduce a filtering effect reducing the amplitude of some signals that make the nonlinearities not dominant in the global behavior of the board. It is therefore possible to say that two real negative effects could be useful to each other to achieve a linear behavior of the PCB: to mitigate the nonlinearities during the transient taking into account the positive effects of the parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements, and to evaluate the cost of such parasitic elements. However, some considerations on the improvements of circuit efficiency can be drawn from the presented results. The parasitic elements unavoidably introduced by the PCBs, which are often considered as detrimental for the circuit efficiency, can be suitably designed in order to make them interact with the nonlinear characteristics of the devices included in the board: e.g. the size of conductive traces and vias can be properly designed so that parasitic dynamics appears in a frequency range which filters the nonlinearity of the devices, thus improving circuit efficiency. This can be done at the design stage thanks to the proposed joint CAD simulation / model identification approach. Moreover, two specific details must be emphasized. The transient behavior in the switching intervals can essentially be validated by using the techniques shown in Section V. The steady-state behavior, that is evaluated in a subsequent time interval, needs deeper considerations, as outlined in Section VI. Therefore the PCB designers have to take into account the two elements in order to improve the global behavior of the board: to mitigate the nonlinearities during the transient taking into account the positive effects of the parasitic elements, and to evaluate the cost of such parasitic elements which may favour the onset of weak strange attractors during the steady-state.

Therefore, a quantitative/qualitative identification technique can give suitable information for the optimization of the PCBs for power applications. This consideration opens a new design paradigm for PCB-based power circuits.

APPENDIX A

MAIN FEATURES OF THE USED IDENTIFICATION PROCEDURE

Let us consider the transfer function

$$G(s) = \frac{N(s)}{D(s)}$$
where $N(s)$ is a polynomial in $s$ of order $m$ and $D(s)$ is a monic polynomial in $s$ of order $n$, with $n \geq m$. It is further assumed that $N(s)$ and $D(s)$ do not contain common roots. In the case of input/output discrete sampled signals a discrete-time dynamical system with transfer function

$$G(z) = \frac{N_d(z)}{D_d(z)}$$

must be considered, being $z = \frac{1+sT}{1-sT}$ the inverse of the bilinear transformation $s = \frac{2z - 1}{z + 1}$, with $T$ the sampling interval.

The transfer function $G(z)$ in the time-domain corresponds to a finite-difference equation relating the input sampled signal $u(kT)$ with the output sampled signal $y(kT)$. As $T$ is constant, we can drop it without loss of generality. Therefore we have:

$$y(k + n) + a_1y(k + n - 1) + \ldots + a_ny(k) = b_1u(k + m) + b_2u(k + m - 1) + \ldots + b_{m+1}u(k). \quad (4)$$

Eq. (4), taking into account more input/output sequences, can be rewritten in matrix-vector form as:

$$y = Fp \quad (5)$$
Half Bridge, and the GaN drive circuits. It shows the high side and low side of the system.

\[ y(n) \quad y(n+1) \quad \ldots \quad y(M+n-1) \]
\[ y(n-1) \quad y(n) \quad \ldots \quad y(M+n-2) \]
\[ y(n-2) \quad y(n-1) \quad \ldots \quad y(M+n-3) \]
\[ \vdots \quad \vdots \quad \ldots \quad \vdots \]
\[ u(m+1) \quad u(m+2) \quad \ldots \quad u(M) \]
\[ u(m) \quad u(m-1) \quad \ldots \quad u(M+m-1) \]
\[ u(m) \quad u(m-1) \quad \ldots \quad u(M+m-2) \]
\[ u(1) \quad u(2) \quad \ldots \quad u(M) \]

(6)

and

\[ y = \left[ y(1+n) \quad y(2+n) \quad \ldots \quad y(M+N) \right]^T \]

is the vector of outputs.

Eq. (5) by the least square method that leads to get \( p = (F^TF)^{-1} F^T y \), assuming that \( F \) full rank. This result can be written in the form

\[ E = \left( y - \hat{y} \right)^T (y - \hat{y}) = (y - Fp)^T (y - Fp) =
\]

\[ = y^T y - p^T F^T y - y^T F p + p^T F^T F p \]

(7)

which can be written as

\[ E = y^T y - y^T F \left( F^T F \right)^{-1} F^T y + \]

\[ + \left[ p - \left( F^T F \right)^{-1} F^T y \right]^T F^T F \left[ p - \left( F^T F \right)^{-1} F^T y \right] \]

(8)

In Eq. (8), the first two terms are independent from the parameters vector \( p \), while the third term is a non-negative quantity that can be made null if and only if

\[ p = \left( F^T F \right)^{-1} F^T y \]

holds. Therefore, for this value of \( p \) the mean square error is minimized. The discrete-time model parameters can thus be obtained defining \( G(z) \). The continuous-time model \( G(s) \) is derived by using the inverse bilinear transformation.

**ACKNOWLEDGMENT**

Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or the European Commission. Neither the European Union nor the European Commission can be held responsible for them.

**REFERENCES**

[1] R. Pilawa-Podgurski, “The future of power electronics circuits: New technologies and managed complexity will drive the future,” *IEEE Power Electron. Mag.*, vol. 7, no. 2, pp. 41–43, Jun. 2020.

[2] D. Denger, O. W. Herschmann, and A. Barisic, “Standards, certifications and quality features for systems engineering supported development in automotive industry,” *in Systems Engineering for Automotive Powertrain Development*, H. Hick, K. Küpper, and H. Sorge, Eds. Cham, Switzerland: Springer, 2021, pp. 325–353.

[3] M. Bucolo, A. Buscarino, L. Fortuna, C. Famoso, M. Frasca, A. Cucuccio, G. Rasconá, and G. Vinci, “A comparative analysis of computer-aided design tools for complex power electronics systems,” *Energies*, vol. 14, no. 22, p. 7729, Nov. 2021.

[4] A. Llamazares, M. García-Gracia, and S. Martín-Arroyo, “Characterization of parasitic impedance in PCB using a flexible test probe based on a curve-fitting method,” *IEEE Access*, vol. 9, pp. 40695–40705, 2021.

[5] D. Zhang, Q. Ren, and D. Su, “A novel authentication methodology to detect counterfeit PCB using PCB trace-based ring oscillator,” *IEEE Access*, vol. 9, pp. 28525–28539, 2021.

[6] W. Belloumi, A. Breard, O. Hajji, C. Vollaire, and J. B. H. Slama, “Automatic PCB layout optimization of a DC-DC converter through genetic algorithm regarding EMC constraints,” *IEEE Access*, vol. 9, pp. 149870–149882, 2021.

[7] D. Yang, Z. Cheng, H. Li, S. Won, B. Zhou, and J. Tian, “PCB layout optimization of high-frequency inverter for magnetic coupled resonance wireless power transfer system,” *IEEE Access*, vol. 7, pp. 171395–171404, 2019.

[8] L. Ljung, “System identification,” in *Wiley Encyclopedia of Electrical and Electronics Engineering*, J. G. Webster, Ed. Hoboken, NJ, USA: Wiley, 2017.

[9] M. Bucolo, A. Buscarino, C. Famoso, L. Fortuna, and S. Gagliano, “Impedances in integrated devices allow the emergence of unexpected strange attractors in electronic circuits,” *IEEE Access*, vol. 9, pp. 29573–29583, 2021.

[10] M. Bucolo, A. Buscarino, C. Famoso, L. Fortuna, and M. Frasca, “Control of imperfect dynamical systems,” *Nonlinear Dyn.*, vol. 98, no. 4, pp. 2989–2999, Jun. 2019.

[11] G.-S. Yim, J.-W. Ryu, Y.-J. Park, S. Rim, S.-Y. Lee, W.-H. Kye, and C.-M. Kim, “Chaotic behaviors of operational amplifiers,” *Phys. Rev. E, Stat. Phys. Plasmas Fluids Relat. Interdiscip. Top.*, vol. 69, no. 4, Apr. 2004, Art. no. 045201(R).

[12] S. Baglio, L. Fortuna, G. Manganaro, and R. Cristaudo, “Complexity in an industrial flyback converter,” *J. Circuits, Syst. Comput.*, vol. 5, no. 4, pp. 627–633, Dec. 1995.

[13] ANSYS Electronics Desktop. Accessed: Jan. 7, 2022. [Online]. Available: https://www.ansys.com/products/electronics/ansys-electronics-desktop

[14] ANSYS SIwave. Accessed: Jan. 7, 2022. [Online]. Available: https://www.ansys.com/dt-it/products/electronics/ansys-siwave

[15] A. P. Sage and J. L. Melsa, *System Identification*. New York, NY, USA: Academic, 1971.

[16] P. Eykhoff, *System Identification: Parameter and State Estimation*. London, U.K.: Wiley, 1974.

[17] C. K. Tse and M. di Bernardo, “Complex behavior in switching power converters,” in *Proc. IEEE*, vol. 90, no. 5, pp. 768–781, May 2002.

[18] A. Buscarino, L. Fortuna, and M. Frasca, *Essentials of Nonlinear Circuit Dynamics With MATLAB and Laboratory Experiments*. Boca Raton, FL, USA: CRC Press, 2017.
MAIDE BUCOLO (Senior Member, IEEE) received the M.S. degree in computer science engineering and the Ph.D. degree in electronic and control engineering from the University of Catania, in 1997 and 2001, respectively. During the Ph.D. degree, she worked as a Research Scholar with the University of California at San Diego (UCSD), where she has been a Visiting Researcher with the Microhemodynamics Laboratory, Department of Bioengineering. She is currently an Associate Professor in control system with the Department of Electrical, Electronic and Informatics, University of Catania. In 2010, she established and became responsible of the Bio-Microfluidics Laboratory. She has been the Coordinator of national projects and international exchange programs. She worked as an Expert in the technology innovation demand of regional small and medium enterprisers. She is also the President of the master’s course in automation engineering at control of complex systems with the University of Catania. She has published more than 100 scientific contributions in peer-reviewed international journals and conferences. Her research interests include methodologies and low-cost technologies for bio-microfluidics systems modeling and control. She serves as an Associate Editor for IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS.

LUIGI FORTUNA (Fellow, IEEE) received the Graduate degree (cum laude) in electrical engineering from the University of Catania, Italy, in 1977. He is currently a Full Professor in system theory with the University of Catania. He was the Coordinator of the courses in electronic engineering and the Head of the Dipartimento di Ingegneria Elettrica Eletronica e dei Sistemi. From 2005 to 2012, he was the Dean of the Engineering Faculty. He currently teaches automatic control and robust control. He has published more than 500 technical papers and 12 scientific books. His research interests include robust control, nonlinear science and complexity, chaos, cellular neural networks, softcomputing strategies for control, robotics, micronanosensor and smart devices for control, and nanocellular neural networks modeling. He was the IEEE Circuits and Systems (CAS) Chair of the CNN Technical Committee, an IEEE CAS Distinguished Lecturer, from 2001 to 2002, and the IEEE Chair of the IEEE CAS Chapter Central-South Italy.

ARTURO BUSCARINO (Senior Member, IEEE) graduated in computer science engineering, in 2004 and received the Ph.D. degree in electronics and automation engineering from the University of Catania, Italy, in 2008. He is currently an Associate Professor with the University of Catania, where he teaches modeling and optimization at the Laura Magistrale in management engineering, automatic control at the Laurea in electronics engineering, and nonlinear systems control at the Laurea Magistrale in automation engineering and control of complex systems. He works on nonlinear circuits, control, synchronization. He has published more than 200 papers on refereed international journals and international conference proceedings. His research interests include nonlinear systems and chaos, complex networks, control systems, cellular nonlinear networks, and plasma engineering.

MATTIA FRASCA (Senior Member, IEEE) graduated in electronics engineering, in 2000. He received the Ph.D. degree in electronics and automation engineering from the University of Catania, Italy, in 2003. He is currently an Associate Professor with the University of Catania, where he teaches complex adaptive systems in the MS program in automation and control of complex systems and process control in the MS program in chemical engineering for industrial sustainability. He was the Organizer of the 10th “Experimental Chaos Conference,” the Co-Chair of the “4th International Conference on Physics and Control,” and the Chair of the European Conference on Circuit Theory and Design 2017. He is the coauthor of one research monograph with Springer, three with World Scientific, and two textbooks published with CRC Press. He has published more than 350 papers on refereed international journals and international conference proceedings. He is the coauthor of two international patents. He was the President of the Board of the Italian Society for Chaos and Complexity (SICC) for the term 2018–2021 (elective role).

CARLO FAMOSO (Member, IEEE) received the M.S. degree in electronic engineering and the Ph.D. degree in complex systems from the Università degli Studi di Catania, Catania, Italy, in 2012 and 2015, respectively. Since 2012, he has been with the Dipartimento di Ingegneria Elettrica, Elettronica e Informatica, Università di Catania, where he currently teaches calculus. He has coauthored several scientific articles and books. His current research interests include complex systems and soft sensors.
M. Bucolo et al.: Model Identification to Validate PCBs for Power Applications: New Technique

ANTONIO CUCUCCIO received the degree (cum laude) in electronic engineering from the University of Catania, Italy, in 1993. Since June 1993, he has been a Senior System Engineer at STMicroelectronics of Catania, where he is Application Group Manager, since July 2005. He is the author of architectural patents filed in Europe and USA, and the author of technical papers presented at international conferences. He is the Technical Coordinator at ST in various national and European research projects, and technical contact person in technological consortia together with large European industrial partners. He currently holds the role of CAD Team Manager and responsible for the development and design activities for PCB boards based on ST products. The areas of greatest expertise are the definition and development of hardware platforms for the industrial market, definition of new silicon components in cooperation with the product divisions, technical support to the sales areas and regional competence centers, and application support to customers. His research interests include home appliance and white goods, motor control, energy management, electric traction, home and building automation, developments based on 8-bit, and 32-bit microcontrollers.

GAETANO RASCONÁ received the degree (cum laude) in electronic engineering from the University of Catania, Italy, in 1995. Since 1998, he has been an Employee at STMicroelectronics (STM) Company and as an Application Engineer. His research interests include embedded systems design, including microcontrollers, MEMS sensors, connectivity, and motor control. From 2012 to 2017, as the Application Lab Manager, he joined STPolito, a joint venture between the Politecnico of Turin and STM. In 2017, he joined again STM, participating to steering programs dedicated to virtual simulation platforms, specifically model-based design of STM32 ecosystem and electromagnetic FEA simulation of power converter systems. He has coauthored several scientific articles in the cited domains of activity.

GIOVANNI VINCI graduated in computer science from the University of Catania, Italy, in 1998. In 1999, he joined STMicroelectronics, Research and Development—CAM and Automation Group, Catania, Italy, as a CAM Engineer. In 2002, he was responsible for Automation Architecture & Support Team. In 2007, he moved to the Research and Development—CAD and Design Solution Group, Data Management, Software Maintenance and Grid Team. Since 2011, he has been working with the IC Analog Back-End Team, STMicroelectronics, Catania, as a CAD Expert in electromagnetic simulations tools & methodologies. His research interests include modeling and analysis through simulations of passive structures for RF and power electronics applications. He is the coauthor of several papers published in international conference proceedings.

* * *