An Efficient Asynchronous Batch Bayesian Optimization Approach for Analog Circuit Synthesis

Shuhan Zhang\textsuperscript{1}, Fan Yang\textsuperscript{1}*, Dian Zhou\textsuperscript{2} and Xuan Zeng\textsuperscript{1}*
\textsuperscript{1}State Key Lab of ASIC & System, School of Microelectronics, Fudan University, Shanghai, P. R. China
\textsuperscript{2}Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, U.S.A.

Abstract—In this paper, we propose EasyBO, an Efficient ASYNchronous Batch Bayesian Optimization approach for analog circuit synthesis. In this proposed approach, instead of waiting for the slowest simulation in the batch to finish, we accelerate the optimization procedure by asynchronously issuing the next query points whenever there is an idle worker. We introduce a new acquisition function which can better explore the design space for asynchronous batch Bayesian optimization. A new scheme is proposed to further avoid redundant queries during the asynchronous batch optimization. The efficiency of optimization can thus be further improved. Compared with the state-of-the-art batch Bayesian optimization algorithm, EasyBO achieves up to 7.35× speed-up without sacrificing the optimization results.

I. INTRODUCTION

As device size scales to the nano region, it becomes difficult to manually design analog circuits. With the increasing variation space and the narrowing time-to-market, a sophisticated analog circuit optimization algorithm is in great need to improve the productivity. Typically, the analog circuit design procedure can be divided into two parts: topology selection and device sizing [1]. In this paper, we focus on the device sizing problem with a fixed circuit topology.

To meet the design specifications in a short period of time, the overall simulation time which dominates the cost of the optimization process should be reduced. Traditional optimization algorithms for device sizing fall into two categories: the model-based and the simulation-based methods. The model-based method investigates the circuit performance with analytical equations or polynomial models. By approximating the behavior of the analog circuit, the constructed model substitutes the computationally expensive simulator to search the global optimum. One well-known model-based approach is geometric programming [2], [3], which models the circuit performance with posynomial approximation [4]–[6]. However, the optimization results of the model-based method largely depend on the modeling accuracy. The performance deviation between the constructed model and the real circuit would make the obtained results diverge from the real optimum.

The simulation-based approaches instead treat the behavior of the analog circuit as a black-box function. Based on the current simulated dataset, they explore the state space by proposing the next locations for evaluation. There are many well-developed simulation-based algorithms, including the multi-starting point (MSP) algorithm [7]–[9], simulated annealing (SA) [10]–[12], differential evolution (DE) [13], and particle swarm optimization (PSO) [14]–[17]. However, a serious defect that hinders simulation-based approaches from being widely used is its relatively low convergence rate.

To solve this dilemma, the Bayesian optimization algorithm (BO) has been recently proposed to accelerate the optimization procedure by combining both the model-based and simulation-based strategies [18]. Instead of constructing the model once and search the design space offline, BO refines the surrogate model incrementally and invokes the simulation on the fly. Despite the debuts of recent works [18]–[21] that have proven the effectiveness and efficiency of the BO framework, the sequential characteristic of the state-of-the-art acquisition function in the BO framework makes it hard to be parallelized. Without parallelism, the hardware is not able to be fully utilized when multi-core workstations are available. Also, for circuits that are expensive to evaluate, it is much more cost-effective to simulate the circuits in a batch rather than one-at-a-time. In order to further reduce the overall time consumption on the simulation, efforts have been made to make batch BO possible [22], [23]. By synchronously sampling several points at each iteration and evaluating the performances in parallel, they are able to greatly reduce the overall simulation time compared to the sequential BO.

Nevertheless, the main issue with the synchronous batch BO is that different design parameters can lead to different simulation time consumption. And it is a waste of hardware resources to let workers wait idly for the slowest design in the batch to finish the simulation. To fill this gap, we propose EasyBO, an asynchronous batch BO algorithm for analog circuit synthesis. Instead of waiting for the whole batch to finish the evaluation process, EasyBO issues a new candidate point whenever there is a worker becomes available in the current batch. We introduce a new acquisition function which can better explore the design space for asynchronous batch Bayesian optimization. EasyBO introduces a new strategy to better balance the exploration and exploitation and guarantees the diversity of the query points during the asynchronous batch Bayesian optimization. The design space can thus be better traversed and thus the optimization efficiency can be greatly improved. A penalization scheme is proposed to further avoid redundant queries during the asynchronous batch optimization. EasyBO is experimentally evaluated on two real-world analog circuits. Compared to DE method [13], EasyBO can achieve up to 1935× speed-up while achieving better optimization results. Compared with the state-of-the-art synchronous batch BO algorithm, experimental results demonstrate that EasyBO can achieve up to 7.35× speed-up with comparable optimization results.

The rest of this paper is organized as follows. A brief review of the Gaussian process regression model based BO framework and the asynchronous batch BO approaches is presented in §II. Our proposed asynchronous batch BO algorithm are presented in §III. The experimental results of two real-world analog circuits are compared with several state-of-the-art optimization algorithms in §IV. And we conclude the paper in §V.

II. BACKGROUND

In this section, we first present the problem formulation of the analog circuit optimization (§II-A). We then give a brief review of both the Gaussian process regression model based BO framework (§II-B) and the synchronous batch BO (§II-C).

A. Problem Formulation

For an analog circuit, there are typically several circuit performance metrics to be optimized simultaneously. In this paper, we formulate the analog circuit optimization problem into a single-objective optimization problem by assigning each performance metric a weight:

\[
\text{maximize} \quad \text{FOM}(x) = \sum_{i=1}^{m} \alpha_i f_i(x),
\]

where \(x\) is a \(d\)-dimensional design variables, \(\text{FOM}(\cdot)\) represents the Figure of Merit for optimization, \(f_i(\cdot)\) denotes the \(i\)-th performance metric and \(\alpha_i\) is the corresponding assigned weight. Our proposed approach can also be easily extended to handle constrained optimization problem, which will be discussed in future work.
**B. Bayesian Optimization**

Generally, there are two basic elements in the Bayesian optimization (BO) framework: the surrogate model and the acquisition function [23]. The surrogate model captures our prior belief about the unknown objective function and provides the posterior distribution with both predictive mean and uncertainty estimations [25].

One most frequently used surrogate model is the Gaussian process regression (GPR) model [24]. For a given scalar-valued latent function \( f(\cdot) \) defined over a compact space \( \chi : \mathbb{R}^d \rightarrow \mathbb{R} \), we assume the observation noise \( \epsilon \sim N(0, \sigma_n^2) \). By assuming \( f \sim \mathcal{GP}(m(\cdot), k(\cdot, \cdot)) \), we encode our prior belief about the unknown objective function with a mean function \( m(\cdot) \) and a kernel function \( k(\cdot, \cdot) \).

In this paper, we set the kernel function as the square exponential function:

\[
    k(x, x') = \sigma_f^2 \exp\left(-\frac{1}{2L^2}(x - x')^2\right)
\]

where \( L = \text{diag}(l_1^2, \ldots, l_d^2) \) is a diagonal matrix, \( l_i \) is the length scale in \( i \)-th dimension, and \( \sigma_f \) represents the variance.

Let \( D = \{(X, y)\} \) denotes a dataset with \( N \) points, \( X = \{x_1, \ldots, x_N\} \) is the input locations and \( y = \{y_1, \ldots, y_N\} \) is the corresponding observations. The posterior distribution for a given input design \( \textbf{x} \) is [24]:

\[
\begin{align*}
    \mu(x) &= k(x, X)\Lambda^{-1} y \\
    \sigma^2(x) &= k(x, x) - k(x, X)\Lambda^{-1}k(x, X),
\end{align*}
\]  

where \( k(x, X) = \{k(x, x_1), \ldots, k(x, x_N)\} \), \( k(x, x') \), and \( K = k(X, X) + \sigma_f^2 I \) is the covariance matrix.

The acquisition function works as a utility function that provides the fitness value for each candidate point, and selects the query point to refine our prior belief [25]. By carefully balancing between the exploration and exploitation, the acquisition function efficiently search the design space by avoiding two pitfalls: (1) too much exploration in the low potential area, (2) too much exploitation around the neighborhood of the previous 5 points, the penalization term would greatly reduce the efficiency of exploring the state space.

In order to address this problem, \( \alpha_{pHCBO}(x, w_i) = \alpha_{pBO}(x, w_i) - \alpha_{HC}(x, D_b, w_i) \),

where

\[
\alpha_{HC}(x, D_b, w_i) = N_{HC} \prod_{j=1}^{5} \exp(\left\|d_{x} \right\|^2). 
\]  

Here \( D_b \) denotes the observed dataset for \( b \)-th iteration, \( d \) is a manually defined parameter, \( d_{x} = \|x - x_{b-5,i}\| \), and \( x_{b-5,i} \) is the query location at \( (b - 5) \)-th iteration for \( w_i \) if \( x \) falls into the neighborhood of the previous 5 points, the penalization term would be extremely large. The penalization term is thus possible to prevent clustered sampling by the same acquisition function (with the same \( w_i \) value).

**III. Proposed Approach**

In this section, we will present the motivation and challenges of asynchronous batch Bayesian optimization (III-A) firstly. Then, we will describe our carefully designed acquisition function (III-B) and penalization scheme for asynchronous batch Bayesian optimization (III-C). Finally, we summarize EasyBO algorithm (III-D).

**A. Asynchronous Batch Bayesian Optimization**

As illustrated in Figure 1, the synchronous batch BO algorithm aims to select a batch of candidate points to evaluate in parallel. The next batch will only be issued when all samples in the previous batch have been evaluated. Due to variability in simulation times for different design parameters, there will always be workers waiting idly for others to finish their jobs in the synchronous batch BO algorithm. Therefore, the synchronous batch BO algorithm is not able to achieve \( B \times \) speed-up for batch size \( B \) compared to its sequential counterpart. As the batch size increases, the time reduction effect will deteriorate quickly, since more workers will wait idly for others to finish their jobs.

Instead of waiting for the whole batch to finish the evaluation process, we propose to asynchronously issue new candidate points whenever a worker becomes available. The key motivation behind the asynchronous batch BO algorithm is to make full use of the hardware resources to reduce the overall time spent on evaluation. Intuitively,
the asynchronous batch BO algorithm can process a greater number of evaluations than its synchronous counterpart, in a given period of time. With the increase of the batch size, the time reduction for a given number of simulations will be more significant compared to its synchronous counterpart. And the asynchronous batch BO algorithm is especially suitable for problems where the simulation time of which differs greatly for different design parameters. To the best of our knowledge, this is the first time when an asynchronous mechanism is proposed for Bayesian optimization of analog circuits.

In general, there are two harsh challenges for the batch BO algorithm to deal with: (1) how to fully leverage our current knowledge about the latent function, and select the future query points, (2) how to penalize around the selected locations that are still under evaluation to prevent redundant samples from being chosen in the busy region.

### B. Improved Acquisition Function

In Bayesian optimization, the acquisition function is carefully designed to balance the exploration and exploitation. For batch Bayesian optimization, it is also desirable for the acquisition function to create the diversity of the query points in a batch. The upper confidence bound (UCB) as shown in (8) is a direct yet powerful acquisition function. As explained in [25], the predictive mean $\mu(x)$ represents the exploitation, while the predictive uncertainty $\sigma(x)$ represents the exploration. The parameter $\kappa$ is introduced to balance the exploration and exploitation.

In (8), the diversity is introduced to the batch selection by assigning the predictive mean and uncertainty measurement with different weighting parameters as shown in (8). We rewrite (8) here

$$\alpha_{pBO}(x, w) = (1 - w) * \mu(x) + w * \sigma(x).$$

(7)

For batch size $B$, $B$ weights $\{w_1, \cdots, w_B\}$ which are uniformly distributed over $[0,1]$ are selected. With $B$ different weights, the $B$ different acquisition functions are expected to select $B$ different query points for a batch. However, such a strategy does not work well in real applications.

At the starting stage of the optimization procedure, it is important to gather global information about the underlying behavior of the objective function. In other words, the acquisition function should encourage exploration at the initial stage of the optimization process, which means $w$ should be larger to encourage exploration.

After a limited number of iterations, the predictive uncertainty $\sigma(x)$ of the refined model would have a much smaller magnitude than its predictive mean $\mu(x)$. Therefore, the acquisition functions with smaller $w$ would generate almost the same query points, since $(1 - w) * \mu(x)$ dominates the acquisition function in (7). From the previous analysis, we should encourage larger $w$ for the acquisition function as shown in (7). The uniformly distributed $w$ in [23] is not a good choice.

The corresponding distribution of the selected location $x$ with respect to $w$ parameter is shown in Figure 2. It is worth noting that $x$ only has small change when $w$ is relatively small and encourages exploitation. And the value of $x$ changes quickly when $w$ is relatively large and encourages exploration. Therefore, we need to increase the sampling density around the region with large $w$ to maintain the diversity of the selected query points.

In EasyBO, instead of uniformly sampling the $w$ parameter, we propose a new acquisition function scheme that increases the sampling density as $w$ increases, which can be expressed as:

$$\alpha(x, w) = (1 - w) * \mu(x) + w * \sigma(x),$$

(8)

where $w = \kappa / (\kappa + 1)$.) By randomly sampling $\kappa$ from the uniform distribution over a proper range $[0, \lambda]$, $w$ tends to approach 1 to encourage exploration at the initial stage and the diversity at the later optimization stage. The corresponding sampling probability of $w$ is shown in Figure 2. It can be observed that $w$ has higher probability near the neighborhood of 1. We set $\lambda = 0.0$ in this paper.

### C. Penalization Scheme

In order to improve the optimization efficiency, penalization is proposed in [23] to prevent the new query points from falling into the neighborhood of the previous 5 points as shown in (8). However, this penalization is not appropriate for batch Bayesian optimization. The purpose of the penalization for batch Bayesian optimization is to guarantee the diversity of the query points in one batch rather than the diversity of query points across the observation dataset. The penalization in (8) would significantly impact the convergence rate. Note that the query points would concentrate in the neighborhood of the optimal solution to guarantee the regression accuracy of GPR in the final stage of optimization. The penalization of diversity in (8) would thus reduce the regression accuracy around the optimal solution and reduce the convergence rate.

In this paper, we propose a new penalization scheme to guarantee the diversity of the query points of a batch. An interesting observation is that the predictive uncertainty of GPR model provides a natural penalization for diversity. The uncertainties are lower in the neighborhood of already sampled data points while larger in the unvisited region. Thus, the UCB acquisition function as shown in (7) can naturally avoid redundant sampling over the neighborhood of already visited points.

For batch Bayesian optimization, we should include the query points in the same batch to the training dataset, and incorporate the corresponding predictive uncertainty into the acquisition function to guarantee the diversity of the query points in one batch.

Denote $D = \{X, y\}$ the observed data points. Denote $\hat{X} = \{\hat{x}_1, \ldots, \hat{x}_{B-1}\}$ the already selected query points in this batch, where $B$ is the batch size. Note the corresponding observations $\hat{y}_1, \ldots, \hat{y}_{B-1}$ are unknown, since the simulations of this batch are not finished yet. Following the same penalization strategy as [23], we assume the underlying objective function follows the same behavior as the current predictive mean. Let $\hat{X} = \{\hat{x}_1, \ldots, \hat{x}_{B-1}\}$ denote the query points under evaluations, we approximate the observations with the predictive mean $\hat{y} = \{\hat{y}_1, \ldots, \hat{y}_{B-1}\}$ of GPR model with the observed data points $D = \{X, y\}$ as training data. With the observed data points and the pseudo data points, i.e., $\tilde{D} = \{X, y\} \cup \{\hat{X}, \hat{y}\}$, we could get the predictive uncertainty of GPR model $\sigma(x)$ according to (8). And this uncertainty estimation $\hat{\sigma}(x)$ can naturally be incorporated into our acquisition function to guarantee the diversity of the query points in one batch.

The acquisition function with penalization scheme can be expressed as:

$$\alpha(x, w) = (1 - w) * \mu(x) + w * \hat{\sigma}(x),$$

(9)

where $w = \kappa / (\kappa + 1)$, and $\kappa$ is randomly sampled from the uniform distribution over a proper range $[0, \lambda]$. Here, the predictive uncertainty is replaced by the uncertainty estimation $\hat{\sigma}(x)$ to guarantee the exploration as well as diversity simultaneously.

### D. Summary of EasyBO approach

We summarize EasyBO algorithm in Algorithm 1.
Algorithm 1 EasyBO Algorithm

1. Initialize a training dataset $D_0 = \{X, y\}$, and define the batch size $B$.
2. for $t = 1$ to $N$ do
3. Wait for a worker to be available.
4. Update the training dataset with newly observed data $D_t = D_{t-1} \cup \{x_t, y_t\}$.
5. Get the predictive mean $\hat{y} = \{\hat{y}_1, \ldots, \hat{y}_B\}$ of the remaining samples $X = \{\hat{x}_1, \ldots, \hat{x}_{B-1}\}$ that are still under evaluation.
6. Refine the surrogate model with $D_t \cup \{\hat{x}_B\}$.
7. Propose the next candidate points $\hat{x}_B$ for the idle worker by maximizing the acquisition function.
8. end for
9. Obtain the optimal results $\max(y)$.

IV. EXPERIMENTAL RESULTS

In this section, we show the efficiency of EasyBO by comparing it with several state-of-the-art optimization algorithms in both sequential and batch modes, in terms of both the number of simulations and the wall-clock time. Our benchmark circuits include an operational amplifier (IV-A) and a class-E power amplifier (IV-B), of which the simulation results are generated with the commercial HSPICE circuit simulator. All experiments are conducted on a Linux workstation with two Intel Xeon X5650 CPUs and 128GB memory.

Our sequential mode baselines include: (1) DE [23], an optimization algorithm based on the evolution algorithm, (2) EI [27], an improvement-based acquisition function that facilitates the optimization procedure of BO algorithm, (3) LCB [26], an optimistic strategy that helps BO framework to fully explore the design space. The reason to evaluate EasyBO in sequential mode is to show that it still works reasonably well although it is not specifically designed for this mode.

For experiments in batch mode, we compare EasyBO against two state-of-the-art algorithms: pBO [23] which combines both PI and LCB to select the candidate points on each batch, and its modified version pHCBO [25] with high coverage consideration to penalize the clustered samples. To further investigate the relative merits of our proposed algorithm, we run another three alternatives derived from EasyBO: (1) EasyBO-S which selects the candidate points synchronously, (2) EasyBO-A which selects the candidate points asynchronously, (3) EasyBO-SP which synchronously selects the candidate points with our proposed penalization scheme to reduce sampling around the same region. EasyBO here represents our proposed asynchronous Bayesian optimization approach with our proposed penalization scheme. All the synchronous and asynchronous batch BO algorithms are presented in different batch sizes to demonstrate the robustness of our proposed algorithm. For simplicity of denotation, we label the algorithms with batch size in the tail. For pBO and pHCBO, we follow the same pattern of the weighting parameters $w = (w_1, \ldots, w_B)$ in [23] and set $w_i = (i-1)/(B-1)$.

A. Operational Amplifier

The operational amplifier circuit is implemented in a 180nm process, and its schematic is shown in Figure 3. There is a total of 10 design variables, including the lengths and widths of the transistors, the resistance of the resistors, and the capacitance of the capacitors. The corresponding design specification is as follow:

$$\begin{align*}
1.2 \times GAIN + 10 \times UGF + 1.6 \times PM, \quad (10)
\end{align*}$$

where GAIN denotes the gain of the circuit, UGF means the unit gain frequency and PM is the phase margin.

Since we only consider the cases when the objective function is expensive to evaluate, we exclude the time spent on modeling and selecting the candidate points.

| Table 1: The optimization results and the corresponding simulation time of the operational amplifier circuit. |
|-----------------|----------------|----------------|--------------------|-------------------|------------------|
| Algo            | Best           | Worst          | Mean              | Std               | Time             |
|-----------------|----------------|----------------|--------------------|-------------------|------------------|
| DE              | 685.44         | 680.85         | 682.19             | 1.56              | 21h40m51s        |
| LCB             | 689.75         | 674.38         | 685.96             | 4.62              | 1h36m55s         |
| EI              | 690.29         | 650.14         | 682.53             | 12.48             | 1h36m52s         |
| EasyBO          | 690.36         | 688.10         | **689.87**         | 0.92              | **1h36m55s**     |
| pBO-5           | 690.35         | 665.78         | 685.17             | 4.25              | 21m19s           |
| pHCBO-5         | 690.35         | 477.40         | 618.30             | 78.17             | 21m24s           |
| EasyBO-S-5      | 690.36         | 456.05         | 666.78             | 62.84             | 21m10s           |
| EasyBO-A-5      | 690.36         | 660.92         | 695.21             | 9.81              | 19m21s           |
| EasyBO-SP-5     | 690.36         | 688.10         | 699.97             | 0.78              | 21m6s            |
| EasyBO-5        | 690.36         | 688.10         | **690.17**         | 0.58              | **19m10s**       |
| pBO-10          | 690.35         | 439.93         | 639.00             | 77.01             | 11m18s           |
| pHCBO-10        | 690.35         | 432.51         | 645.71             | 67.25             | 11m35s           |
| EasyBO-S-10     | 690.34         | 438.10         | 672.67             | 65.18             | 13m13s           |
| EasyBO-A-10     | 690.36         | 667.48         | 684.34             | 8.01              | 9m44s            |
| EasyBO-SP-10    | 690.36         | 673.34         | 688.73             | 4.34              | 11m4s            |
| EasyBO-10       | 690.36         | 688.10         | **689.84**         | 0.79              | **9m42s**        |
| pBO-15          | 688.50         | 478.17         | 631.72             | 67.00             | 7m44s            |
| pHCBO-15        | 690.35         | 538.09         | 655.05             | 52.07             | 7m47s            |
| EasyBO-S-15     | 690.30         | 365.41         | 610.10             | 90.69             | 7m52s            |
| EasyBO-A-15     | 690.34         | 469.09         | 674.32             | 67.28             | 6m48s            |
| EasyBO-SP-15    | 690.36         | 673.21         | 687.78             | 4.77              | 7m47s            |
| EasyBO-15       | 690.36         | 678.98         | **688.09**         | 3.18              | **6m43s**        |

To ensure a fair comparison, we run all the optimization algorithms 20 times to reduce the random fluctuations. For DE method, we set the maximum number of simulations to 20000. For algorithms that are based on the BO framework, we randomly sample 20 initial data points and limit the number of simulations to 150, regardless of the batch size. The optimization results and the corresponding time consumption on simulation are presented in Table 1. We start with examining the performance of EasyBO in sequential mode. Compared with EI and LCB, EasyBO achieves better optimization results while spending similar time on simulation, as is shown in the top block of Table 1. Compared with DE, EasyBO reduces the simulation time by 134x while obtaining better optimization results. This clearly shows the EasyBO is efficient and effective even in the non-batch mode.

Now let’s move on to the batch mode results to witness the full potential of EasyBO. Results under 3 representative batch sizes (5, 10 and 15) are presented to understand the impact of different batch size. Overall, EasyBO constantly achieves better optimization results and less simulation time with respect to the same batch size. In other words, EasyBO has higher sample efficiency in terms of both the number of simulations and wall-clock time for the same batch size. Considering the impact of asynchronous sampling, asynchronous batch BO algorithm is able to process a greater number of simulations in a given period of time, intuitively. The experimental results further give an empirical demonstration that asynchronous batch BO algorithm has a higher hardware utilization compared to its synchronous counterpart. Also, the alternatives with our proposed penalization scheme (EasyBO and EasyBO-SP) constantly outperforms EasyBO-S and EasyBO-A, which demonstrates that our proposed penalization scheme helps to prevent redundant samples from being chosen and significantly improve the sample efficiency.
To further analyze the impact of the batch size, we fix the algorithm and compare the optimization results across different batch size. For pBO, pHCBBO, EasyBO-S and EasyBO-A, the optimization results tend to deteriorate rapidly with the increase of the batch size, which means that the sample efficiency decreases quickly as the batch size increases. Instead, the optimization results of both EasyBO and EasyBO-SP are much more stable across different batch size, which means that our proposed penalization scheme helps to maintain the sample efficiency as the batch size increases. An interesting yet unexpected behavior we note is that the optimization results of EasyBO in batch mode is even competitive compared to its sequential counterpart. This observation further demonstrates that a relative magnitude of batch size encourages exploration. Also, from a time perspective, EasyBO generally reduces \( B \times \) of the simulation time compared to the sequential EasyBO.

The above results empirically demonstrate the efficiency and effectiveness of our proposed EasyBO algorithm. Without sacrificing the optimization results, EasyBO can achieve up to \( 1935 \times \) speed-up compared with DE algorithm for \( B=15 \). For a fixed number of simulations, 9.2%, 12.7% and 13.7% of the time reduction can be achieved by EasyBO compared with its synchronous counterpart, when the batch size is 5, 10 and 15 respectively. The time reduction increases as the batch size increases, due to the increased idle time of the synchronous batch BO framework. In other words, the time reduction of the synchronous batch BO algorithms efficiency decreases as the batch size increases. In Figure 4, we present the optimization results in terms of wall-clock time for \( B=15 \). With the same optimization result, our proposed EasyBO can reduce 47.3% and 37.4% of the simulation time, compared with pBO and pHCBBO respectively. Experimental results from above demonstrate that EasyBO has a higher sample efficiency in terms of both the number of simulations and wall-clock time.

### B. Class-E Power Amplifier

Implemented in a 180nm process, the schematic of the class-E power amplifier is presented in Figure 5. There are 12 design parameters in total, and the corresponding design specification is constructed as:

\[
\text{maximize. } 3 \times \text{PAE} + \text{Pout}, \tag{11}
\]

where PAE is the power added efficiency and Pout means the output power.

Again, to ensure a fair comparison, we run each optimization algorithm 20 times to average the random fluctuations. The maximum number of simulations for DE methodology is set to 15000. For the remaining algorithms, a total of 20 initial data points are randomly sampled and the maximum number of simulations is set to 450. The experimental results and the corresponding simulation time of the class-E power amplifier circuit are presented in Table II.

We again start with examining the performance of EasyBO in the sequential mode. Compared to EI and LCB, EasyBO achieves better optimization results while spending similar time on simulation.

To further analyze the impact of the batch size, we fix the algorithm and compare the optimization results across different batch size. For pBO, pHCBBO, EasyBO-S and EasyBO-A, the optimization results tend to deteriorate rapidly with the increase of the batch size, which means that the sample efficiency decreases quickly as the batch size increases. Instead, the optimization results of both EasyBO and EasyBO-SP are much more stable across different batch size, which means that our proposed penalization scheme helps to maintain the sample efficiency as the batch size increases. An interesting yet unexpected behavior we note is that the optimization results of EasyBO in batch mode is even competitive compared to its sequential counterpart. This observation further demonstrates that a relative magnitude of batch size encourages exploration. Also, from a time perspective, EasyBO generally reduces \( B \times \) of the simulation time compared to the sequential EasyBO.

The above results empirically demonstrate the efficiency and effectiveness of our proposed EasyBO algorithm. Without sacrificing the optimization results, EasyBO can achieve up to \( 1935 \times \) speed-up compared with DE algorithm for \( B=15 \). For a fixed number of simulations, 9.2%, 12.7% and 13.7% of the time reduction can be achieved by EasyBO compared with its synchronous counterpart, when the batch size is 5, 10 and 15 respectively. The time reduction increases as the batch size increases, due to the increased idle time of the synchronous batch BO framework. In other words, the time reduction of the synchronous batch BO algorithms efficiency decreases as the batch size increases. In Figure 4, we present the optimization results in terms of wall-clock time for \( B=15 \). With the same optimization result, our proposed EasyBO can reduce 47.3% and 37.4% of the simulation time, compared with pBO and pHCBBO respectively. Experimental results from above demonstrate that EasyBO has a higher sample efficiency in terms of both the number of simulations and wall-clock time.

### B. Class-E Power Amplifier

Implemented in a 180nm process, the schematic of the class-E power amplifier is presented in Figure 5. There are 12 design parameters in total, and the corresponding design specification is constructed as:

\[
\text{maximize. } 3 \times \text{PAE} + \text{Pout}, \tag{11}
\]

where PAE is the power added efficiency and Pout means the output power.

Again, to ensure a fair comparison, we run each optimization algorithm 20 times to average the random fluctuations. The maximum number of simulations for DE methodology is set to 15000. For the remaining algorithms, a total of 20 initial data points are randomly sampled and the maximum number of simulations is set to 450. The experimental results and the corresponding simulation time of the class-E power amplifier circuit are presented in Table II.

We again start with examining the performance of EasyBO in the sequential mode. Compared to EI and LCB, EasyBO achieves better optimization results while spending similar time on simulation.

Compared to DE, EasyBO reduces up to \( 33 \times \) of the simulation time with better optimization results.

In the batch mode, EasyBO and its two alternatives EasyBO-A and EasyBO-SP constantly achieve better optimization results compared with both pBO and pHCBBO. An interesting observation is that the optimization results of both EasyBO and EasyBO-SP when batch size is 10 and 15 are better than when batch size is 5 and 1. This means our proposed penalization scheme encourages exploration with relative batch size. From a wall-clock time perspective, EasyBO reduces the time consumption on simulation by up to 500 \( \times \) compared with DE methodology, while obtaining better optimization results. Also, with a fixed number of simulations, EasyBO reduces approximately 26.7%, 35.7% and 40.0% of the simulation time compared with pBO.
EasyBO is a novel asynchronous batch Bayesian optimization approach for analog circuit synthesis. By asynchronously proposing the next query point, EasyBO makes a higher utilization of the hardware resources. We developed a new acquisition function which can better explore the design space for asynchronous batch Bayesian optimization. And we further penalize around the sampled points to enhance the sample efficiency. Despite being an efficient asynchronous batch BO algorithm, EasyBO also provides backward compatibility to work in both sequential and synchronous batch mode. Compared to the state-of-the-art asynchronous batch BO algorithms, EasyBO achieves up to 7.35× speed-up with comparable optimization results.

ACKNOWLEDGEMENTS

This research is supported partly by the National Major Science and Technology Special Project of China (2017ZX01028101-003), partly by National Natural Science Foundation of China (NSFC) 61822402, 61774045, and 61929102.

REFERENCES

[1] Rob A Rutemar, Georges GE Gielen, and Juijeet Roychoudhury. Hierarchical modeling, optimization, and synthesis for system-level analog and rf designs. Proceedings of the IEEE, pages 855–862. IEEE Computer Society, 2004.

[2] Jintae Kim, Jaeseo Lee, and Lieven Vandenberghe. Techniques for improving the accuracy of geometric-programming based analog circuit design optimization. In Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, pages 863–870. IEEE Computer Society, 2004.

[3] Pradip Mandal and V Visvanathan. Cmos op-amp sizing using a geometric programming formulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(4):22–38, 2000.

[4] Xin Li, Padmini Gopalakrishnan, Yang Xu, and T Pileggi. Subgradient based multiple-starting-point algorithm for non-smooth optimization–based technique to generate posynomial performance models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(3):531–544, 2004.

[5] Walter Daems, Georges Gielen, and Willy Sansen. An efficient optimization–based technique to generate posynomial performance models for analog integrated circuits. In Proceedings of the 39th Annual Design Automation Conference, pages 430–436. ACM, 2002.

[6] Tom Eeckelaert, Walter Daems, Georges Gielen, and Willy Sansen. Generalized posynomial performance modeling [analog ics]. In 2003 Design, Automation and Test in Europe Conference and Exhibition, pages 250–255. IEEE, 2003.

[7] Yishu Yang, Hengliang Zhu, Zhaori Bi, Changhao Yan, Dian Zhou, Yangfeng Su, and Xuan Zeng. Smart-masp: A self-adaptive multiple starting point optimization approach for analog circuit synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 37(3):531–544, 2018.

[8] Bo Peng, Fan Yang, Changhao Yan, Xuan Zeng, and Dian Zhou. Efficient multipole starting point optimization for automated analog circuit optimization via recycling simulation data. In Proceedings of the 2016 Conference on Design, Automation & Test in Europe, pages 1417–1422. EDA Consortium, 2016.

[9] Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng. Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, pages 1195–1200. IEEE, 2017.

[10] Georges Gielen, H Walscharts, and Willy Sansen. Analog circuit design optimization based on symbolic simulation and simulated annealing. IEEE Journal of Solid-state Circuits, 25(3):707–713, 1990.

[11] R Phelps, M Kranzlik, Rob A Rutemar, L R Carley, and J R Hellums. Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(6):703–717, 2000.

[12] Damian Grzechca, Tomasz Golonek, and Jerzy Rutkowski. The use of simulated annealing with fuzzy objective function to optimal frequency selection for analog circuit diagnosis. In 2007 14th IEEE International Conference on Electronics, Circuits and Systems, pages 899–902. IEEE, 2007.

[13] Bo Liu, Yan Wang, Zhiping Yu, Leibo Liu, Miao Li, Zheng Wang, Jing Lu, and Francisco V Fernandez. Analog circuit optimization system based on hybrid evolutionary algorithms. Integration, 42(2):137–148, 2009.

[14] Mourad Fakhfakh, Yann Cooren, Amin Sallem, Mourad Louloud, and Patrick Siarry. Analog circuit design optimization through the particle swarm optimization technique. Analog Integrated Circuits and Signal Processing, 63(1):71–82, 2010.

[15] Chunho Wu, Dazhi Wang, Andrew W H Ip, Dingwei Wang, Chingyuan Chan, and Hongfeng Wang. A particle swarm optimization approach for components placement inspection on printed circuit boards. Journal of Intelligent Manufacturing, 20(5):535–549, 2009.

[16] RA Vural and T Yildirim. Analog circuit sizing via swarm intelligence. AEU-International journal of electronics and communications, 66(9):732–740, 2012.

[17] Carlos A Coello Coello, Erikra Hernandez Luna, and Arturo Hernandez Aguillare. Use of particle swarm optimization to design combinational logic circuits. International conference on evolvable systems, pages 398–409, 2003.

[18] Wenlong Lyu, Fan Xue, Fan Yang, Changhao Yan, Zhihui Guo, Xuan Zeng, and Dian Zhou. An efficient bayesian optimization approach for automated optimization of analog circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(6):1954–1967, 2017.

[19] Shahan Zhang, Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng, and Xiangdong Hu. An efficient multi-fidelity bayesian optimization approach for analog circuit design. In Proceedings of the 56th Annual Design Automation Conference 2019, page 64. ACM, 2019.

[20] Shahan Zhang, Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng. Bayesian optimization approach for analog circuit synthesis using neural network. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1463–1468. IEEE, 2019.

[21] Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng. Multi-objective bayesian optimization for analog/rf circuit synthesis. In Proceedings of the 55th Annual Design Automation Conference, page 11. ACM, 2018.

[22] Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng. Batch bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design. In International Conference on Machine Learning, pages 3312–3320, 2018.

[23] Hanbin Hu, Ping Li, and Jianhua Z Huang. Parallelizable bayesian optimization for analog and mixed-signal rare failure detection with high coverage. In 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 1–8. IEEE, 2018.

[24] Carl Edward Rasmussen. Gaussian processes in machine learning. Lecture Notes in Computer Science, pages 63–71, 2003.

[25] Bobak Shahriari, Kevin Swersky, Ziyu Wang, Ryan P Adams, and Nando De Freitas. Taking the human out of the loop: A review of bayesian optimization. Proceedings of the IEEE, 104(1):148–175, 2015.

[26] Niranjani Srinivas, Andreas Krause, Sham M Kakade, and Matthias Seeger. Gaussian process optimization in the bandit setting: No regret and experimental design. arXiv preprint arXiv:0912.3995, 2009.

[27] Jonas Mockus, Vytautas Tiesis, and Antanas Zilinskas. The application of bayesian methods for seeking the extremum. Towards global optimization, 2(117-129):2, 1978.

[28] Harold J Kushner. A new method of locating the maximum point of an arbitrary multipeak curve in the presence of noise. Journal of Basic Engineering, 86(1):97–106, 1964.

[29] Philipp Hennig and Christian J Schuler. Entropy search for information-efficient global optimization. Journal of Machine Learning Research, 13(Jun):1809–1837, 2012.

[30] William R Thompson. On the likelihood that one unknown probability exceeds another in view of the evidence of two samples. Biometrika, 25(4):365–394, 1933.

[31] Matthew D Hoffman, Eric Brochu, and Nando de Freitas. Portfolio allocation for bayesian optimization. In UAI, pages 327–336. Citeseer, 2011.

[32] Charles Rasmussen, Andreas Krause, and Joel W Burdick. Parallelizing exploration-exploitation tradeoffs in gaussian process bandit optimization. The Journal of Machine Learning Research, 15(1):3873–3923, 2014.

[33] Pierre González, Zherwen Dai, Philipp Hennig, and Neil Lawrence. Batch bayesian optimization via local penalization. In Artificial intelligence and statistics, pages 648–657, 2016.

[34] Ye Wang, Michael Orshansky, and Constantine Caramanis. Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization. In 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), pages 1–6. IEEE, 2014.