A Low Noise Cascode Amplifier

Steven R. Jefferts
Joint Institute for Laboratory Astrophysics
University of Colorado and National Bureau of Standards
Boulder, CO 80309

We describe the design, schematics, and performance of a very low noise FET cascode input amplifier. This amplifier has noise performance of less than 1.2 nV/√Hz and 0.25 fA/√Hz over the 500 Hz to 50 kHz frequency range. The amplifier is presently being used in conjunction with a Penning ion trap but is applicable to a wide variety of uses requiring low noise gain in the 1 Hz to 30 MHz frequency range.

Key words: cascode amplifier; low bias current amplifier; low noise FET amplifier; noise analysis; noise current; noise voltage.

F. L. Walls
National Bureau of Standards
Boulder, CO 80303

Accepted: June 8, 1987

Introduction

A low noise amplifier has been designed using a 2SK117 N channel J-FET as the input device in a cascode [1] configuration. Noise measurements on this amplifier yield a low frequency noise current of 0.25 fA/√Hz and a voltage noise of less than 1.2 nV/√Hz in the 500 Hz to 50 kHz region. Bloyet et al. [2] suggest a figure of merit of the product of the noise voltage and current as being appropriate for amplifiers of this type. This amplifier has a figure of merit of \( \sim 3 \times 10^{-25} \text{ W/Hz} \), which is almost two orders of magnitude smaller than other amplifiers reported elsewhere. [2]

The amplifier described here is presently being used in conjunction with a Penning trap to detect small image currents (\( \sim 0.01 \text{ pA} \)) induced by ion motion in the trap. [3] This amplifier also appears to be well suited for use in noise thermometry experiments. [4]

This paper discusses some general design criteria for cascode amplifiers and draws some conclusions concerning the optimum choice of FETs for such amplifiers. A particular design having the noise performance described above is presented and analyzed. Variations of the design which either have much larger bandwidth, 30 MHz, or draw extremely low input bias current, less than 0.01 pA, are briefly discussed.

Equivalent Circuit for Noise Analysis

The schematic of the amplifier is shown in figure 1. The biasing scheme used for Q2, the common base portion of the cascode, is attractive for its simplicity and inherent low noise. However, to work properly it requires that \( I_{dss} \) [5] of Q2 be larger than \( I_{dss} \) of Q1.

383
The gain of the cascode input stage is large, about 50. Hence, the noise in this stage is the dominant noise mechanism in the amplifier, and we will therefore confine our analysis to the cascode input stage and the associated biasing circuitry. The signal frequency equivalent circuit of the input stage is illustrated in figure 2. From figure 2 we can proceed to draw the noise equivalent circuit as shown in figure 3. Using this model, we can write the equivalent input noise, $E_{n_{\text{eq}}}$, as

$$E_{n_{\text{eq}}} = E_{n_{z}} + E_{n_{Q1}} + \frac{1}{K_{Q1}} E_{n_{Q2}}$$

where $K_{Q1} = \frac{g_{m1} R_{d}}{Z_{g}}$ and $K_{Q2} = -\frac{g_{m1}}{g_{m2}}$ is the gain of the common source component of the cascode. $Z_{g}$ is the impedance presented to the gate of Q1 formed by the parallel combination of $C_{gd}$, the gate capacitance, and $R_{g}$, the gate bias resistor. The choice of Q2 is governed by a tradeoff between bootstrapping $C_{gd}$ of Q1 for lowest input capacitance and gain in Q1 suppressing voltage noise in Q2 relative to Q1. This suggests that the choice of identical FETs for Q1 and Q2 may not be optimum. For this amplifier, we chose Q2 to be a 2N4416, yielding $g_{m1}/g_{m2} \sim 4$, which suppresses the voltage noise of Q2 well below that of Q1 and still provides a reduction of input capacitance from $\sim 44$ to $\sim 11$ pF.

### Noise Measurements

The amplifier noise was determined by first measuring the transfer function of the amplifier on a spectrum analyzer (see fig. 4). The input capacitance was then obtained by using a known value of the capacitor in series with the input of the amplifier and measuring the change in apparent amplifier gain as a function of capacitance. In order to measure the input current noise, the gate bias resistor, $R_{g}$, was increased to $7 \times 10^{11}$ Ω so that the term $I_{n1} Z_{g}$ would dominate in eq (1). A measurement of the noise from 1.5 to 10 Hz coupled with the known input capacitance, $C_{g}$, allows one to write

$$1 E_{n1}(f) = 1 E_{n1} R_{g} (1 + 2 \pi C_{g} R_{g} f),$$

where $E_{n1}(f)$ is the equivalent noise at frequency $f$ at the input of Q1. Using a linear regression analysis to find the slope, $m$, of the $1/E_{n1}$ vs $f$ line, we can then write

$$I_{n1} = \frac{2 \pi C_{g}}{m}.$$
\( 7 \times 10^{11} \, \Omega \) resistor used for \( R_g \) generates only 0.15 fA/\( \sqrt{\text{Hz}} \) noise current which is of the same order of magnitude as the noise current associated with Q1. The \( 1/f \) contribution of current noise in both the input FET and \( R_g \) was measured to be less than \( 10^{-16} \, \text{A/\( \sqrt{\text{Hz}} \)} \) at 1.5 Hz.

\[ E_{nQ1} = 0.25 \, \text{fA/}\sqrt{\text{Hz}}. \] (5)

Figure 5 shows the measured voltage noise as a function of frequency for the amplifier. Independent measurements with 2N4416 FETs show that the noise voltage associated with them is approximately 3 nV/\( \sqrt{\text{Hz}} \). Using this value and eq (5) we can infer a noise voltage for the 2SK117 of about 0.8 nV/\( \sqrt{\text{Hz}} \). It is interesting to compare this to the theoretical result derived by van der Ziel: [7]

\[ e_{nQ1} = \left( \frac{2 \, 4KT}{3 \, g_{m1}} \right)^{1/2}. \] (6)

Using \( g_{m1} = \frac{1}{60 \, \Omega} \), the transconductance of the
2SK117 at 3 mA drain current, we obtain $e_{eq} = 0.82 \text{nV/}\sqrt{\text{Hz}}$ which is in agreement (possibly fortuitous) with the measured result.

![Figure 5. Measured input voltage noise.](image)

If one measures the gate current of the input FET in a version of this amplifier in which Q2, the common gate portion of the cascode, is shorted, making the input of the amplifier a common source stage, an interesting effect occurs. The gate current, as measured by the voltage drop across $R_g$, decreases and finally changes sign with increasing drain current. A measurement of the noise current in this region suggests that in fact two (at least) apparently zero gate bias current. This is as would be expected for the noise from two competing processes. Thus, this effect is potentially useful in an application in which the amplifier must draw a minimal bias current through the gate. However, a drawback to this circuit is that the input capacitance is ~50 pF as opposed to ~11 pF for the cascode configuration. The cascode amplifier also exhibits very low input bias current, typically less than 0.3 pA for drain currents in the 3 mA range, but it does not exhibit an apparent vanishing of this bias current as does the common source configuration. It should be noted that this effect prevents us from inferring that the noise current in Q1 is due to shot noise in the measured gate current of Q1, since the true gate current is not well determined quantity in the presence of these competing currents.

The bandwidth of the amplifier as shown in figure 1 is limited to about 500 kHz. This bandwidth limitation is, however, due to the limited bandwidth of the op-amp used for the output stage. If additional bandwidth is required, $R_c$ and $R_d$ should be reduced and a video amplifier should be used as the output stage.

**Conclusion**

We have discussed the design and test of a FET cascode input amplifier with extremely low voltage noise, less than $1.2 \text{nV/}\sqrt{\text{Hz}}$, and extremely low current noise, $0.25 \text{fA/}\sqrt{\text{Hz}}$.

This amplifier also has a low input capacitance of 11 pF. Thus it can be used to provide useful low noise gain from 1 Hz to more than 30 MHz. Another significant attribute is the very low bias current drawn by the amplifier, less than 0.3 pA; a modified version of this amplifier draws even less input bias current. A short discussion of design criteria and noise mechanisms in cascode amplifiers is also provided.

**Acknowledgments**

The authors are grateful to John Hall and David Howe for their many useful comments and suggestions. Steven R. Jefferts would also like to thank Gordon Dunn for his support and encouragement on this project.

**About the Authors: Steven R. Jefferts is with the Joint Institute for Laboratory Astrophysics University of Colorado and the National Bureau of Standards. F. L. Walls is a physicist with the Time and Frequency Division in the NBS Center for Basic Standards.**

**References**

[1] The term cascode amplifier refers, in a historical sense, to a pair of triode vacuum tubes operated as a grounded cathode amplification stage followed by a grounded grid amplification stage. In the case of bipolar transistors it refers to a common emitter stage followed by a common base stage and in FETs it is a common source-common gate pair as used here. Hybrid cascode amplifiers using a common source FET followed by a common base bipolar transistor are also common. See, for example, R. Q. Twiss and Y. Beers, in *Vacuum Tube Amplifiers*, MIT Radiation Labs Series edited by G. E. Valley Jr. and M. Wallman (Boston Technical Lithographers, 1963), Ch. 13.

[2] Bloyet, D., Lepaisant, J., and Varoquaux, E., Rev. Sci. Instrum. 35, 1763 (1965).

[3] Barlow, S. E., Linine, J. A., and Dunn, G. H., Int. J. Mass. Spectrom. Ion Proc. 74, 97 (1986).

[4] Anderson, P. T., and Pipes, P. B., Rev. Sci. Instrum. 45, 42 (1974).

[5] Idss is the value of the saturated drain-source current in a FET operated at zero gate source voltage.

[6] Motchenbacher, C. D., and Fitchen, F. C., in *Low Noise Electrical Design* (Wiley, New York, 1973), p. 231.

[7] van der Ziel, A., Proc. IEEE 50, 1808 (1962).