A Circuit for the Square Root of the Sum of Two Squared Voltages using an IC LM311 Open Collector Comparator

K. C. Selvam
Department of Electrical Engineering
Indian Institute of Technology, Madras -36, India
kciselvam@ee.iitm.ac.in

Abstract — A circuit which accepts two input dc voltages $V_1$ and $V_2$ and provides an output dc voltage $V_O$ equal to the square root of the sum of the two squared voltages of $V_1$ and $V_2$, using an LM311 open collector comparator based single quadrant time division multiplier is described in this paper.

Keywords- generator; comparator; integrator; square rooter; adder

I. INTRODUCTION

A circuit for the square root of the sum of two squared voltages is often needed in instrumentation and control systems, particularly in phase sensitive detectors [1] which play an important role in impedance measurements and power measurements. This circuit is used in the construction of signal-envelope circuits, diversity combiner circuits, radiometer circuits and in other applications in which the powers of separate waveforms have to be added. Stern and Lerner described one circuit [2] in which they used a piecewise-linear network employing resistors and diodes. A different approach employing operational amplifiers, an LM 311 open collector comparator and switches is described here. The principle of the Time Division Multiplier [3-5] is used here in a simplified way.

II. CIRCUIT ANALYSIS

The proposed circuit diagram is shown in Figure 1. A sawtooth wave, marked as $V_s$ in Figure 1, of peak value $V_t$ is generated by the opamps OA1, OA2 and the switch S1. Let us assume that at start, the charge and hence voltage at the output terminal of opamp OA1 is zero. Since the inverting terminal of the opamp OA1 is at virtual ground, the current through $R_1$, namely $V_t/R_1$ Amps, would flow through and charge the capacitor $C_1$. During the capacitor being charged (till the output of OA1 reaches a voltage level of $V_t$) the output of opamp OA2, configured to work as a comparator, will be at the LOW state and switch S1 is kept open (OFF). As soon as the output of OA1 crosses the level of $V_t$, say after a time period $T$, the output of comparator OA2 goes HIGH and the switch S1 is closed (ON). The switch S1 would then short the capacitor C1 and hence $V_s$ drops to zero volts. After a very short delay time $T_d$, required for the capacitor to discharge to zero volts, the comparator output returns to LOW and switch S1 is opened, thus allowing C1 to resume charging. This cycle, therefore, repeats itself at a period ($T+T_d$). The waveforms at cardinal points in the circuit are shown in Figure 2.

The output of the integrator OA1 will be

$$V_s(t) = \frac{1}{R C_1} \int V_{idt} = \frac{V_t}{R C_1}$$

From the waveforms shown in Figure 2 and the fact that at $t=T$, $V_s(t) = V_t$:

$$V_t = \frac{V_t}{R C_1}$$

$$T = R C_1$$

The sawtooth wave $V_s$ is compared with one input voltage $V_1$ using the LM311 Comparator COMP1. The LM311 comparator has the characteristic that if the –ve input is greater than +ve input voltage, its output goes to LOW (pin no 1 has to be grounded). When the +ve input voltage is greater than the –ve input voltage, its output goes to the voltage at the other end of its pull up resistor $R_P$ connected at the output [6]. Hence the output $V_{p1}$ of the comparator is a rectangular pulse waveform with a maximum value of the input applied voltage $V_1$ as shown in Figure 2.

The ON time of the pulse waveforms $V_{p1}$ is given by:

$$T_{on1} = \frac{V_1}{V_t}$$

The average value of $V_{p1}$ will be

$$V_{w} = \frac{1}{T} \int V_{idt} = \frac{V_1}{T} T_{on1} = \frac{V_1^2}{V_t}$$

Similarly,

$$V_x = \frac{V_2^2}{V_t}$$
If R3=R4=R and R5>>R and considering KCL for node ‘J’ in the circuit of Figure 1, we get:

\[ I_1 = I_2, \quad V_o = V_z, \quad \frac{V_o^2}{V_t} = \frac{V_1^2 + V_2^2}{V_t}, \quad V_o^2 = V_1^2 + V_2^2 \]

Thus the output voltage is the square root of sum of two (V1 and V2) squared voltages.

III. EXPERIMENTAL RESULTS

The circuit shown in Figure 1 was tested in our laboratory. LM 324 IC was used for OA1-OA8. CD 4053 IC is used for the switch S1. LM 311 ICs were used for COMP1-COMP3. Rp=1.2 kΩ, R1=1.2 MΩ and C1 = 10 nF. A voltage of ±7.5 V was chosen for the power supply. The test results are shown in Figures 3 and 4.

The accuracy of the circuit strongly depends upon the sharpness and linearity of the sawtooth waveform. The offset voltage of all the opamps used may cause a little error in the output and hence it must be adjusted to zero. The small variations in the voltage Vt will cause an error at the output, hence a stable precision reference voltage must be used as Vt. However, small variations in the power supply will not affect the performance of the circuit at all.

![Circuit diagram for the square root of the sum of two squared voltages](image-url)
ACKNOWLEDGEMENT
The author is highly indebted to Prof. S. Srinivasan, Prof. Dr. Enakshi Bhattacharya, Prof. Dr. V. Jagadeesh Kumar, Prof. Dr. Sridharan and Dr. Bharath Bhikkaji, Department of Electrical Engineering, Indian Institute of Technology, Madras, for their constant encouragement throughout the work. He also thanks Mrs. Latha Selvam for circuit drawing and discussions.

REFERENCES
[1] H. O. Modi, V. J. Kumar, P. Sankaran, “Feedback compensated synchronous and multiplier type phase sensitive detectors”, IEEE Transactions on Instrumentation and Measurement, Vol. 40, No. 3, pp. 646-649, 1991
[2] T. E. Stern, R. M. Lerner, “A circuit for the square root of the sum of the squares”, Proceedings of the IEEE, Vol. 51, No. 4, pp. 593-596, 1963
[3] M. Tomata, Y. Sugiyama, K. Yamaguchi, “An electronic multiplier for accurate power measurements”, IEEE Transactions on Instrumentation and Measurement, Vol. 17, No. 4, pp. 245-251, 1968
[4] T. S. Rathore, B. B. Bhattacharyya, “A new type of analog multiplier”, IEEE Trans on Industrial Electronics, Vol IE-31, No. 3, pp. 268-271, 1984.
[5] J. Greg Johnson, “Analysis of the modified Tomata-Sugiyama-Yamaguchi Multiplier”, IEEE Transactions on Instrumentation and Measurement, Vol. 33, No. 1, pp. 11-16, 1984.
[6] National Semiconductor Corporation, CMOS Data Book, 1982

AUTHORS PROFILE
K.C. Selvam was born on 2nd April 1968 in Krishnagiri District of Tamil Nadu State, India. He graduated from the Institution of Electronics and Telecommunication Engineers, (IETE) New Delhi, India in 1994. He has published more than 15 research papers in various national and international journals. He got the best paper award by IETE in 1996. At present he is working as Technical Staff in the Department of Electrical Engineering, Indian Institute of Technology, Madras, India. His research interests focus on measurements and instrumentation systems.