Optimized Design of a Self-Biased Amplifier for Seizure Detection Supplied by Piezoelectric Nanogenerator: Metaheuristic Algorithms versus ANN-Assisted Goal Attainment Method

Swagata Devi 1, Koushik Guha 1, Olga Jakšić 2,*, Krishna Lal Baishnab 1 and Zoran Jakšić 2

Optimized Design of a Self-Biased Amplifier for Seizure Detection Supplied by Piezoelectric Nanogenerator: Metaheuristic Algorithms versus ANN-Assisted Goal Attainment Method.

Abstract: This work is dedicated to parameter optimization for a self-biased amplifier to be used in preamplifiers for the diagnosis of seizures in neuro-diseases such as epilepsy. For the sake of maximum compactness, which is obligatory for all implantable devices, power is to be supplied by a piezoelectric nanogenerator (PENG). Several meta-heuristic optimization algorithms and an ANN (artificial neural network)-assisted goal attainment method were applied to the circuit, aiming to provide us with the set of optimal design parameters which ensure the minimal overall area of the preamplifier. These parameters are the slew rate, load capacitor, gain–bandwidth product, maximal input voltage, minimal input voltage, input voltage, reference voltage, and dissipation power. The results are re-evaluated and compared in the Cadence 180 nm SCL environment. It has been observed that, among the metaheuristic algorithms, the whale optimization technique reached the best values at low computational cost, decreased complexity, and the highest convergence speed. However, all metaheuristic algorithms were outperformed by the ANN-assisted goal attainment method, which produced a roughly 50% smaller overall area of the preamplifier. All the techniques described here are applicable to the design and optimization of wearable or implantable circuits.

Keywords: microelectronics; MEMS/NEMS; diagnostics of epileptic seizures; implantable devices; preamplifiers; piezoelectric nanogenerators; metaheuristic algorithms; artificial intelligence; neural network fitting; goal attainment method

1. Introduction

Millions of people around the world suffer from epileptic seizures, and more than 25% of them are resistant to any medication treatment [1–9]. Monitoring and prevention through neural stimulation remains a solution of choice for them. Their lives would be vastly improved if systems for real-time monitoring and electrostimulation for prevention or mitigation of seizures were to be used on a 24/7 basis [9–11]. From this point of view, implantable microsystems with long-life implanted power supplies appear superior over wearable systems. The implantable devices are mostly based on an amalgamation of microelectronic and micro/nano-system technologies [9–11].

There exist two main groups of implantable devices for epileptic seizure detection and neurostimulation, the vagus nerve stimulation (VNS) devices [9], typically implanted in the patient’s neck and much more efficient but also more invasive intracranial Deep Brain Stimulation (DBS) systems [10]. The DBS electrodes are implanted directly in the patient’s brain into one or more “hotspots” (epileptogenic zones). Both systems will have most of
their circuitry built into, for example, in the patient’s chest, and their electrodes will be directly reading out/stimulating nerves responsible for the seizure onset and incorporate a preamplifier preceding a seizure detector. Typical low-power systems for epileptic seizure detection and subsequent neurostimulation have been presented by Salam et al. [11].

Implantable medical devices (IMDs) have been increasing in popularity, but the absence of long-life power sources to supply them has been observed as one of the major challenges to their widespread use in acquiring and interpreting electrical data from the human brain and nervous system [10]. The development of IMDs faces critical challenges in terms of reducing their size and expanding the device lifetime. When minimizing the IMDs, we encounter conflicting requirements, since each separate functionality expected from a detection and neurostimulation system poses a need for an additional dedicated circuit area and, hence, a dimension increase.

Among the bulkiest parts of an IMD are the implanted power sources, which may include non-rechargeable batteries that have to be periodically replaced [10], wirelessly rechargeable batteries (transcutaneous charging) [11], and self-charging nanogenerators [12].

The most advanced power supply devices are nanogenerators. Their main types include triboelectric, piezoelectric pyroelectric, and hybrid. Each nanogenerator type has its own advantages and disadvantages.

Piezoelectric nanogenerators (PENGs) are versatile micro/nano-electromechanical systems (MEMS and NEMS) which utilize the piezoelectric effect to harvest mechanical energy from the ambient and convert it into electrical energy. Their main advantages are the ease with which their dimensions can be scaled down, even to the nanometer level; the ability to merge their function with microelectronic integrated circuits; their durability; and the ease of their batch fabrication. They are extremely versatile lightweight power supply devices with an enormous number of possible applications, including such diverse fields as consumer electronics, smart textiles, optofluidic logical circuitry, home security, biomedicine, and many others [13–16].

PENGs are probably the best candidates for supplying implantable biomedical devices by converting biomechanical energy directly into electrical energy [17]. These devices are mechanically flexible and stretchable because they are used on soft and exceedingly deformable tissues of the human body [18,19]. As a result, it is possible to harvest biomechanical energy from natural body motions, such as muscle contractions and relaxations, cardiac and lung motions, blood circulation, and even motion caused by gravity, and supply the generated power to the electronic circuitry.

Some of the biomedical applications of PENGs are presented in References [10–12,17–24], for example. PENG-powered IMDs inserted directly in the brain have been suggested by some authors [11,23]. A typical implantable device for epileptic seizure detection and subsequent neurostimulation, such as that presented by Salam et al. [11], incorporates a preamplifier preceding a seizure detector. We further dedicate our attention to preamplifier circuits in the seizure detection part of such a system.

An operational transconductance amplifier (OTA) in the preamplifier circuits needs to be properly scaled in order to meet the design target and specifications [24]. The traditional sizing process of MOSFETs [25] is time-consuming, laborious, and depends on human expertise. Thus, alternative methods that are robust and reliable, such as meta-heuristic optimization techniques, have gained popularity in solving complex circuit design problems [26,27]. Vural et al. [28] and Motlak et al. [29] have implemented particle swarm optimization (PSO) to minimize the area in a two-stage op-amp and power in a self-biased folded cascode. Moreover, there are other reported works, such as that by Kudikala et al. [30], where the harmony search algorithm (HS) and differential evolution (DE) algorithm were applied for error minimization in a folded cascode structure. Similarly, Majeed et al. [31,32] implemented a grey wolf optimization (GWO), gravitational search algorithm (GSAPSO), and hybrid whale optimization algorithm (WOA) for area minimization in two-stage op-amp and differential amplifiers.
Moreover, significant works has been performed in the field of AI-assisted optimal design of electronic circuits. A parameter optimization of a chaotic circuit by the use of Bayesian optimization and genetic algorithm has been reported by Acharya et al. [33], and regression-model-based optimization of analog mixed signal circuits has been reported by Nam et al. [34]. An overview of various AI applications for power electronics in design, control, and maintenance life-cycle phase [35] lists typical tasks (optimization, classification, regression, and data structure exploration) and methods (deterministic programming methods based on linear or quadratic programming; nondeterministic programming methods, such as metaheuristic ones) in over 500 publications [36,37]. However, in spite of all the previous works, predictions and decision-making in the optimal design of implantable electronic circuits that are capable of exchanging data with the cloud have been and still are the main focus of active research.

The objectives of the research presented in this paper are focused on the possibilities for the optimal design of a preamplifier circuit used in the monitoring part of the implantable seizure control neurostimulator. We seek the optimal set of circuit parameters that ensures the minimal overall circuit area while keeping all its functionalities intact. In order to achieve this purpose, we have advanced optimization techniques such as metaheuristic algorithms and artificial intelligence (artificial neural networks, ANNs). Furthermore, we performed quantitative and qualitative comparative analyses of the results with respect to the convergence speed and the possibility of falling into the local optima in high-dimensional space.

This paper is organized as follows: the explanation of the improvised fully differential amplifier circuit is given in Section 2, the description of the design methodology related to the use of metaheuristic optimization algorithms is given in Section 3, the description of the design methodology related to the use of the ANN-assisted goal attainment method is given in Section 4, Section 5 presents results and discussion, and Section 6 concludes the paper.

2. Modified Recycling Folded Cascode Amplifier (MRFC)

The structure for the amplifier proposed by Devi et al. [38] is represented in Figure 1. The structure uses an adaptive biasing technique in a modified recycling folded design. The transistors M\textsubscript{15} and M\textsubscript{16} additionally contribute to the input drive, along with M\textsubscript{5} and M\textsubscript{6}. To do this, a crossover link is set up between M\textsubscript{6}–M\textsubscript{15} and M\textsubscript{7}–M\textsubscript{16}. The transistors M\textsubscript{17} and M\textsubscript{18} are included in the design to make it a single-ended structure, such that a current of \((k-1)I_{\text{bias}}\) flows through it. All the devices in the structure operate in weak inversion regions [39,40]. Whenever a substantial signal is employed into V\textsubscript{ref}, the transistors M\textsubscript{1} and M\textsubscript{2} are turned off, and M\textsubscript{4} will function in the deep triode region of the weak inversion. The bias current conducting through M\textsubscript{3} is imaged by \(k\) and \((k-1)\) into M\textsubscript{9} and M\textsubscript{10}, and then into the load capacitor C\textsubscript{L} by M\textsubscript{17} and M\textsubscript{18}. The design shows improvement in slew rate as it is multiplied by a factor of \((2k-1)\) than the conventional structures [41]. There is an overall increase in transconductance, gain bandwidth product, and slew rate. Higher values of \(k\) lead to the degradation of the phase-margin in the design and make it unstable. To avoid this, compensation resistors realized by transistors M\textsubscript{c1} and M\textsubscript{c2} working in deep triode regions are inserted between the gates of the current mirror [42].

2.1. Drain Current Equations in Weak Inversion

The weak inversion region extends high gain and low power consumption. The specific current \(I_{S}\) in weak inversion is given by the following:

\[ I_S = K_w \mu C_{ox} \left( \frac{W}{L} \right) V_T^2, \]  

and \(K_w = 2 \times \eta\). Then Equation (1) is modified into the following:
where $\eta$ is the aspect ratio; $\mu$ is the mobility; $C_{ox}$ is the oxide capacitance; and $V_T = \frac{kT}{q}$ is the thermal voltage, where $k$ is the Boltzmann’s constant, $T$ is the temperature in Kelvin, and $q$ is the single electron charge. Then the expression of drain current for conduction in weak inversion is given by the following:

$$I_D = K_w \beta V_T^2 e^{\frac{V_G - V_{tho}}{V_T}} \left[ e^{\frac{-V_S}{V_T}} - e^{\frac{-V_D}{V_T}} \right],$$

(3)

where $\beta = \mu C_{ox} \left( \frac{W}{L} \right)$. Using the values of $K_w$ in (3), the equation changes to the following:

$$I_D = 2\eta \beta V_T^2 e^{\frac{V_G - V_{tho}}{V_T}} \left[ e^{\frac{-V_S}{V_T}} - e^{\frac{-V_D}{V_T}} \right].$$

(4)

where $\eta$ is the subthreshold slope factor and is given by $1 + \frac{C_d}{C_{ox}}$; the threshold voltage is denoted by $V_{tho}$, and the gate, source, and drain voltages are symbolized by $V_G$, $V_S$, and $V_D$ [43]. By substituting the terms of (4) with (1), the equation is modified into the following:

$$I_D = I_S e^{\frac{V_G - V_{tho}}{V_T}} \left[ e^{\frac{-V_S}{V_T}} - e^{\frac{-V_D}{V_T}} \right].$$

(5)
in Equation (5), we have the following:

\[ I_D = I_{DO} e^{\frac{V_{GS}}{V_T}} \left[ e^{\frac{-V_S}{V_T}} - e^{\frac{-V_D}{V_T}} \right]. \] 

(7)

In subthreshold region, \( V_{DS} > 4V_T \), then \( V_{DS} \approx 104 \text{ mV} \). Thus, we have the following:

\( e^{\frac{-V_{DS}}{V_T}} = e^{-4} \approx 0.018 < 1. \)

Equation (7) can be rewritten as follows:

\[ I_D = I_{DO} \frac{V_{GS}}{V_T}, \]

\[ I_D = I_S e^{\frac{-V_{tho}}{V_T}} e^{\frac{V_{GS}}{V_T}}, \]

\( I_D = 2\eta \mu C_{ox} \left( \frac{W}{L} \right) V_T^2 e^{\frac{V_{GS} - V_{tho}}{V_T}}. \)

(8)

The \( V_{DS} \) required to do so is independent on \( V_{GS} \); hence, it is easy to keep the MOSFETs in saturation [44]. Therefore, the drain current equations for MOSFETs operating in weak inversion is given as follows:

For PMOS: \( I_D = 2\eta \mu_p C_{ox} \left( \frac{W}{L} \right) V_T^2 e^{\frac{V_{thp} - V_{GS}}{V_T}}. \)

(9)

For NMOS: \( I_D = 2\eta \mu_n C_{ox} \left( \frac{W}{L} \right) V_T^2 e^{\frac{V_{GS} - V_{thn}}{V_T}}. \)

(10)

The slew rate is given by the following:

\[ SR = \frac{\text{Biascurrent}}{\text{Loadcapacitor}} = 2GBW \eta V_T, \]

(11)

and

\[ g_m = 2\pi GBWC_L. \]

(12)

2.2. Adaptive Biasing Technique

The structure used an adaptive-biasing circuit in the modified recycling folded cascode to attain high gain, high bandwidth, and high slew rate conditions [45]. The currents flowing through input transistors M1–M4 are as follows:

\[ I_{b1} = 2l_i e^{\frac{V_{id}}{V_T}}, \]

(13)

\[ I_{b2} = 2l_i e^{\frac{-V_{id}}{V_T}}. \]

(14)

Citing the works reported in References [39,40,45], the slew rate is given as follows:

\[ SR = \frac{2I_b (2k - 1)}{C_L}, \]

(15)

where \( k = 3 \), and \( C_L \) is the load capacitance.

2.3. Design Procedure

Step 1: Determining the bias current, \( I_b \), from the slew rate and load capacitance.

\[ I_b = \frac{SR \times C_L}{2(2k - 1)}. \]

(16)
Step 2: The cascode bias currents in the transistors are divided in the ratio of \( k:1 \), and the current through \( M_5 \) and \( M_8 \) is kept greater than the bias current to avoid no current through them.

Step 3: The widths of the cascode transistors can be calculated from the minimum output voltage of the circuit and the current flowing through \( M_5 \) and \( M_8 \). The widths of \( M_6 \) and \( M_7 \) can be calculated from \( W_7 = \frac{W_6}{k} \) and \( W_6 = \frac{W_5}{k} \). The current flowing through \( M_{10} \) is \( (2k - 1) \) times the current in \( M_8 \), and the widths \( W_6 \) and \( W_{10} \) can be estimated accordingly. The widths for transistors \( M_{11} \) and \( M_{12} \) are half those of \( M_6 \) and \( M_{10} \) [46].

Step 4: Likewise, by taking into consideration the maximum output voltage of the circuit and the drain current equations for the PMOS transistors, the aspect ratios of transistors \( M_{14} - M_{16} \) can be calculated. The transistors \( M_{17} - M_{20} \) are \( \frac{1}{k} \) times that of \( W_{15} \) and \( W_{16} \) [47,48].

Step 5: The aspect ratios for the input transistors \( M_1 - M_4 \) can be assessed with the design parameters: gain bandwidth product and load capacitance, as illustrated in Equation (17).

\[
g_{m1} = 2\pi GBWC_L, \tag{17}
\]

where \( g_{m1} \) is the transconductance of the input transistor, which can be expressed as shown in Equation (18):

\[
g_{m1} = \frac{I_D}{\eta V_T}. \tag{18}
\]

Step 6: The minimum and maximum input common mode range voltages, \( V_{in(max)} \) and \( V_{in(min)} \), determine the aspect ratios of the biasing and cascode transistors. The overall area occupied by the transistors can be computed from Expression (19), where \( n \) is the maximum number of transistors involved, and \( L_n \) is the length of the \( n \)th transistor [41].

\[
Area = \sum_n W_n L_n. \tag{19}
\]

3. Meta-Heuristic Optimization Algorithms

In analog circuits, several kinds of variables, objectives, constraint functions, and variables are exercised. Their effectiveness is substantially reliant on the number of variables, defined parameters of algorithms, the size, and convexity of solution. The heuristic algorithms, such as local search (LS), simulated annealing (SA), and many more, provide deterministic and inexact approximate solutions [49]. However, they mostly fail to deliver generalized solutions involving objectives and constraints. Hence, these optimization methods may prove themselves inadequate. Thus nature-inspired heuristic optimization algorithms, better known as metaheuristic algorithms, are employed instead [50]. These techniques are versatile, efficient, and easy to use. They are Swarm Intelligence algorithms, and they emphasize the behavior of an animal or insect to cultivate a few metaheuristics that are capable of imitating their problem-solving skills [51].

Among others, the static and dynamic swarming activities of the dragonflies in natural surroundings were mimicked. The analytical design for exploration and exploitation of the Dragonfly Optimization Algorithm (DOA) was modeled by studying the social communication of these species which includes piloting, food searching, and avoiding foes [52]. The exploration phase is the imaging of static swarms, where they form sub-swarms and hover over diverse areas; meanwhile, in the exploitation phase, the movement of bigger swarms along one direction is mimicked [53]. In the Grasshopper Optimization Algorithm (GOA), a swarm of grasshoppers mimics the behavior of the nymph and the adult, where the former jumps and moves similar to a rolling cylinder, and later they form a swarm in the atmosphere and wander over huge distances. Food-source seeking is another important characteristic of the swarming of grasshoppers [54]. In the grey wolf optimization (GWO), the leadership hierarchy and hunting mechanism of the grey wolves are mimicked [55]. In the hybrid GWO, the GWO algorithm was hybridized with particle swarm optimization to increase the performance of GWO. Particle swarm
optimization (PSO) is a swarm-based method where the optimum solution of the problem is established by observing the motion of particles in search space. The advantages of the hybrid GWO–PSO algorithm are its simplicity and faster convergence in finding solutions to global optimization problems [56]. The Mayfly Optimization Algorithm (MOA) is designed by mimicking the mating process in mayflies. It unites the prime benefits of existing algorithms and is inspired by the behavior of adult mayflies, including the practices of the swarm [57]. Crossover, mutation, and gathering establish the exploitation phase, while nuptial dance and random walk enhance exploration. The motivation of the Marine Predator Optimization (MPO) algorithm is the foraging strategy exhibiting the Lévy and Brownian activities of ocean predators. It includes the optimal encounter rate strategy in biotic practices between predator and prey [58]. These rules inherently encompass the optimal foraging style and encounter rate policy-relating predator and prey in marine ecosystems. The whale optimization algorithm (WOA) is inspired by the hunting behavior of humpback whales. It imitates the three mechanisms, the search for prey, encircling prey, and bubble-net foraging behavior of humpback whales [59]. A general process flowchart for the metaheuristic approach is shown in Figure 2.

Figure 2. Process flow for the metaheuristics considering circuit optimization.

4. ANN-Assisted Goal Attainment Method

The protocol that was used for the estimation of optimal circuit parameters by the use of neural network fitting and goal attainment method is shown in the flowchart in Figure 3.
Figure 3. Flow diagram summarizing the protocol for determining the optimal set of circuit parameters that ensures minimal area.

The process of supervised training of an artificial neural network starts with the creation of the dataset of examples for feeding the ANN. The dataset that was used for training the ANN was created by conditioning the data from 150 numerical simulations performed in the Cadence 180 nm SCL environment. For every example intended to be fed to the ANN, a fixed point in the parameter space is chosen. The parameter space is formed by the following circuit parameters: slew rate, load capacitor, gain–bandwidth product, maximal input voltage, minimal input voltage, input voltage, reference voltage, and dissipation power. These values are first used for the area calculations as per Equations (1)–(19) and then, additionally, for simulations in Cadence environment, which generates the values for gain, phase, noise, power, bandwidth, and area and ensures that the design is in accord with the technology. The area is then stored as a target output value for the chosen example. Then the discriminative neural network, which is capable of predicting the overall circuit area based on the eight numbered inputs (circuit design variables), is created in order to provide the fitting function that replaces numerical simulations and that can be integrated in the optimization algorithm, which is, here, contrary to metaheuristic ones, a deterministic one, a goal attainment method, based on the sequential quadratic programming.

The approach shown by the flowchart in Figure 2, where the ANN serves as an approximate replacement for analytical equations or circuit simulations used to calculate the cost function formula, is also suitable for combinations of ANN fitting functions and metaheuristic algorithms. The main advantage of using an ANN in that case is in its speed, and it is, thus, most practical for higher complexity circuits and circuit models.
Fitting functions are simple and suitable for calculations scaled for a greater or more dense parameter space. It is possible that the parameter set delivered by using metaheuristic algorithms, after the final simulation, can lead to a circuit with a greater area than that obtained by parameter sets delivered by the goal attainment method (or any other method based on the deterministic search).

4.1. ANN Fitting of the Overall Circuit Area

The artificial neural network that we used for fitting the relation between the overall circuit area and the eight related parameters was a shallow forward-feed backward propagation network whose structure is shown in Figure 4. Since the dataset has overall 150 examples, the proposed ANN is shallow, having a single hidden layer. In the case of a greater number of available datasets, a deep structure, one with several hidden layers, may be used [60]. The way to seek for the best ANN configuration, for a predefined list of device variables, inputs, and outputs, is by adding more hidden layers (and applying the deep learning techniques [61]), by changing the number of neurons in hidden and output layers, or by changing the activation function. Among various possible activation functions, the Sigmoid Symmetric Transfer Function was used in this work:

\[ y = \frac{2}{1+e^{-2x}} - 1. \]  

(20)

Figure 4. Structure of the ANN used for fitting the circuit area.

For solving the problem described in this paper, two ANN structures were used, one with 10 nodes in a hidden layer, and the other with 20 nodes in a hidden layer. Both ANNs had the same eight inputs corresponding to slew rate, load capacitor, gain bandwidth product, maximal input voltage, minimal input voltage, input voltage, reference voltage, and dissipation power. The same iterative training process for both of them was performed in the same way.

Before feeding the data to the ANN, the initial dataset is divided stochastically into three groups: the training set of examples that “teaches” the ANN and “shows” proper answers to ANN in every iteration; the validation set of examples that serves for the comparisons between the values predicted by the ANN and the values that corresponded to true values given in examples in the validation set, also in every iteration; and the testing dataset of examples. The testing dataset is used only after the iterative process of ANN adaptation ends.

In the process of creating the ANN structure, various ratios for the data division are explored. There is no rule for an ideal ratio. In general, the importance of the division is greater for small datasets. Larger training sets will be better for smaller example datasets. It is also important to observe if there are any favorable data intervals and to ensure that there are sufficient examples in relevant training and validation subsets related to them.

In every iteration, the sigmoid function of the biased and weighted sum of inputs is computed in all nodes in the hidden layer. The linear function of the biased and weighted sum of the outputs of the hidden layer is computed in the output layer. Weights and biases iteratively change until the desired similarity between the output generated by the ANN and the original output, as per examples (provided by Cadence simulations), is met.

The quality of the ANN fitting is evaluated through $MSE$ (Mean Squared Error) and regression values. The $MSE$ is calculated as follows:
\[
\text{MSE} = \frac{1}{N} \sum_{i=1}^{N} (e_i)^2 = \frac{1}{N} \sum_{i=1}^{N} (t_i - a_i)^2.
\]  

where \(N\) is the number of examples (input–output pairs) used for training the network; \(t\) is the target value, and here it is the circuit area as per Cadence simulations; \(a\) is the value predicted by the ANN; and \(e\) is the error, i.e., the difference between the target value and the value predicted by the ANN.

The regression, \(R\), is related to the coefficient of the determination, \(R^2\), an indicator of the correlation between the target values and the values predicted by the ANN, and it is calculated as follows:

\[
R^2 = 1 - \frac{\sum_{i=1}^{N} (t_i - a_i)^2}{\sum_{i=1}^{N} (t_i - \bar{t}_i)^2},
\]  

with the same notation as for the \(\text{MSE}\) calculation, and \(\bar{t}_i\) is the arithmetic mean of the target values. The closer \(R\) is to 1, the better the prediction of the ANN is.

In every iteration, the ANN adapts itself by altering biases and weights so that their combination ensures better prediction of target values, and the iterative process terminates successfully in the case of six consecutive validation checks. Behind each of the different learning algorithms lies different reasoning for finding the optimal values of the ANN parameters, its biases, and its weights.

The Levenberg–Marquardt learning algorithm has been developed to solve the least squares curve-fitting problems, as first reported by Levenberg [62] and then rediscovered by Marquardt [63]. The reasoning behind it is as follows: performance function has the form of a sum of squares—Equation (21). Then the Hessian matrix, \(H\); the gradient, \(g\); and the update for the solution, \(X\), can be approximated as follows:

\[
H = J^T J; \quad g = J^T e
\]  

\[
X_{k+1} = X_k - [H + \mu I]^{-1} J^T e
\]  

where \(J\) is Jacobian, \(I\) is the unit matrix, and \(\mu\) is scalar. When \(\mu\) is zero, (24) retards to Newton’s method, which uses an approximate Hessian matrix. For a large \(\mu\), this becomes gradient descent with a small step size.

The validation data are used to stop training when any of the following conditions are met: the maximum number of epochs (repetitions) is reached; the performance is minimized to the predefined goal; the performance gradient drops below the predefined value; \(\mu\) exceeds the predefined value; and the number of failed validation checks exceeded the predefined value.

When ANN parameters are far from their optimal value, the sum of the squared errors is reduced by updating the parameters in the steepest-descent direction, and when ANN parameters are close to their optimal value, the sum of the squared errors is reduced by assuming that the least squares function is locally quadratic in the parameters. After finding the ANN fitting function that reliably replaces the numerical simulations and calculates with sufficient accuracy the circuit area for input vectors made of design variables (circuit parameters), the next step is to locate the minimum of that function in parameter space.

4.2. Goal Attainment Method

The goal attainment method is a method developed for solving the nonlinear programming problems, such as the multi-objective optimization and sequential quadratic programming (SQP). For a set of objectives, \(F_i(x)\), and a set of their respective design goals, \(F_i^g\), the unscaled goal attainment problem is to minimize the maximum of \(F_i(x) - F_i^g\). In a generalized form, after introducing the set of weights, \(w_i\), the goal attainment problem aims for to find \(x\) while trying to minimize the maximum of the following:
\[
\frac{F_i(x) - F_i^g}{w_i},
\]

simultaneously satisfying various constraints that can be defined by equations such as the following:

\[
c(x) \leq 0; \ c_{eq}(x) = 0; \ A \cdot x \leq b; \ A_{eq} \cdot x = b_{eq} \text{ or } l \leq x \leq u \] \tag{26}

The figure of merit of this optimization, as provided in the MathWorks MATLAB environment, is the attain factor, \(a\), which is a value related to the percentage of the objectives that may be overachieved (in which case, the attain factor is negative) or underachieved (in which case, the attain factor is positive). The closer this figure of merit is to zero, the better the optimization results will be.

Applied to one objective, this method finds its minimum with respect to constraints.

5. Results and Discussion
5.1. Results of Metaheuristic Algorithms

In this work, the aforementioned algorithms were executed to minimize the die area for the optimized circuit design. The algorithm parameters that were used for minimizing the mono-objective function are described below:

1. In the Dragonfly Optimization Algorithm (DOA), the explorative and exploitative activities can be accomplished through the parameters: separation (s), alignment weight (a), cohesion weight (c), food factor (f), and enemy factor (e). These are dependent on the maximum number of iterations, which is considered to be 100 for a variable dimension of 8 and a search agent number of 80.

2. In Grasshopper Optimization Algorithm (GOA), the exploration and exploitation phase are controlled by the coefficient “c” and are dependent on the number of iterations, 100 and with search agents of 50; \(c_{max}\) and \(c_{min}\) are the maximum and minimum values that are selected as 1 and 0.00004.

3. In both the grey wolf optimization (GWO) and hybrid particle swarm optimization–grey wolf optimization (PSO–GWO), the number of search agents is 30 for a dimension of 8, while A and C are the coefficient vectors. However, in PSO–GWO the particle swarm algorithm parameters are also employed. Both the social learning and cognitive learning coefficients are kept as 0.5.

4. In the Mayfly Optimization Algorithm (MOA), the male, female, and offspring population size for mayfly swarm agents is 20 each, and the inertia weight and weight damping ratio are taken as 0.8 and 1. The personal learning, global learning, and distance sight coefficients are selected as 1, 1.5, and 2. Moreover, nuptial dance, random flight, damping ratio, and mutation rates are 5, 1, 0.8, 0.99, and 0.01.

5. In the Marine Predators Optimization Algorithm (MPOA), the value of the drifting Fish Aggregating Device (FAD) is kept as 0.2. P is a constant number and is equal to 0.5; the size of the search agents is 25, and the dimension is 8.

6. In the whale optimization algorithm (WOA), the parameters a, l, and p are random numbers in the ranges [0, 2], [−1, 1], and [0, 1]. A and C are coefficient factors. The number of search agents is considered to be 200 for a dimension of 8 and iteration value of 100.

The convergence plots for the algorithms, namely DOA, GOA, PSOGWO, GWO, MOA, MPOA, and WOA, are shown in Figure 5. The MPOA algorithm converges at a fastest rate, close to about an iteration number of 3. A majority of the algorithms used have been developed recently to assure a better convergence speed.

The MATLAB simulations were carried out by taking the parameters in Table 1 as variables. Table 1 also defines the ranges for each of them. Table 2 shows the values for the design constants for the circuit design problem in weak inversion region, Table 3 lists the values of the design variables for each optimization algorithm, and Table 4 shows the
error percentage of the design parameters for the algorithms. It can be observed from
the convergence graph and the comparison table that the Marine Predator Optimization
Algorithm gives the lowest value for area and converges fastest. The grey wolf optimization
(GWO) shows the worst convergence and settles at a higher value for the die area. The
error percentage is greater compared to the rest of the algorithms. Moreover, Table 5 draws
comparisons with some recent works on minimizing the area of the designed circuits.

Figure 5. Convergence plots for the implemented metaheuristic algorithms.

Table 1. Ranges for the design variables.

| Parameters                              | Ranges  |
|-----------------------------------------|---------|
| Slew rate (V/µs)                        | 1 to 10 |
| Load capacitance (pF)                   | 5 to 10 |
| Gain bandwidth product (MHz)            | 1 to 10 |
| Maximum input voltage (V)               | 0.2 to 0.4 |
| Minimum input Voltage (V)               | −0.4 to −0.2 |
| Power (µW)                              | 1 to 5  |
| Input voltage (µV)                      | 500 to 600 |
| Reference voltage (mV)                  | 1 to 2  |

Table 2. Specifications for the circuit design.

| Parameters                              | Value                                      |
|-----------------------------------------|--------------------------------------------|
| Subthreshold slope, η                   | 1.3                                        |
| Supply voltage                          | 0.6 V                                      |
| Threshold voltage, V_t                  | −0.42 V, 0.42 V                            |
| Thermal voltage, V_T                    | 26 mV                                      |
| For NMOS λ_n                            | 0.04 V⁻¹                                   |
| For PMOS λ_p                            | 0.05 V⁻¹                                   |
| Maximum output voltage                  | 0.3 V                                      |
| Minimum output voltage                  | −0.3 V                                     |
| For NMOS, K_n (μ_n C_ox)                | 355 × 10⁻⁶ mA/V²                           |
| For PMOS K_p (μ_p C_ox)                 | 75 V × 10⁻⁶ mA/V²                          |
Table 3. Comparison of design variables for the implemented algorithms.

| Parameters                  | DOA | GOA | PSO GWO | GWO | MOA | MPOA | WOA |
|-----------------------------|-----|-----|---------|-----|-----|------|-----|
| Slew rate (V/µs)           | 1   | 1   | 1       | 1   | 1   | 1    | 1   |
| Load capacitance (pF)      | 10  | 10  | 10      | 10  | 10  | 10   | 10  |
| Gain bandwidth (MHz)       | 2   | 2   | 2       | 2   | 2   | 2    | 2   |
| Maximum input voltage (V)  | 0.24023 | 0.28355 | 0.4 | 0.4 | -0.20774 | 0.25181 | 0.2 |
| Minimum input voltage (V)  | -0.39493 | -0.22107 | -0.2 | -0.4 | -0.3163 | -0.3163 | -0.30419 |
| Power (µW)                 | 1   | 1   | 1       | 1   | 1   | 1    | 1   |
| Input voltage (V)          | 538.1976 | 500  | 500     | 600 | 500 | 566.127 | 500 |
| Reference voltage (V)      | 1011.664 | 1000 | 1000    | 1100 | 1000 | 1065 | 1000 |
| Area (µm²)                 | 773.71 | 773.70 | 773.71 | 793.22 | 773.695 | 773.695 | 773.71 |

Table 4. Validation with cadence simulations.

| Parameters | GWO % Error | MPOA % Error | DOA % Error | GOA % Error | Cadence Simulation |
|------------|-------------|--------------|-------------|-------------|--------------------|
| Gain       | 43.16       | 4.13         | 41.255      | 0.47        | 41.45              |
| Phase      | 53.64       | 13.82        | 61.96       | 0.45        | 62.597             |
| Noise      | 20.63       | 0.34         | 20.558      | 0.01        | 20.616             |
| Power      | 2.83        | 0.60         | 2.884       | 1.37        | 2.834              |
| Bandwidth  | 6.13        | 15.66        | 5.308       | 0.15        | 5.148              |
| Area       | 793.18      | 3.32         | 773.6955    | 5.7         | 773.6991           |

| Parameters | WOA % Error | PSOGWO % Error | MOA % Error | Cadence Simulation |
|------------|-------------|---------------|-------------|--------------------|
| Gain       | 41.258      | 0.46          | 41.24       | 0.51              |
| Phase      | 61.4        | 1.35          | 61.23       | 1.623             |
| Noise      | 20.62       | 0.29          | 20.562      | 0.01              |
| Power      | 2.87        | 0.88          | 2.839       | 0.21              |
| Bandwidth  | 5.3088      | 0.17          | 5.3         | 0                 |
| Area       | 773.697     | 5.69          | 773.6964    | 5.69              |

Table 5. Comparison with other relevant works.

| References              | Gain (dB) | Phase (degrees) | Power (µW) | Noise (nV²/Hz) | Bandwidth (kHz) | Area (µm²) | Technology |
|-------------------------|-----------|----------------|------------|----------------|-----------------|------------|------------|
| Wattanapanitch et al. (2007) [64] | 40.85 | - | 7.56 | 41.95 | 5.32 | 3687.84 | 180 nm |
| Chaturvedi et al. (2011) [65] | 37 | - | 1.5 | 65.73 | 7 | 1044 | 130 nm |
| Ruiz-Amaya et al. (2015) [66] | 46 | - | 1.92 | 44.17 | 7.4 | 1077.46 | 130 nm |
| Kim et al. (2018) [67] | 39.2 | 49 | 2.4 | 67 | 28 | 2689.3 | 180 nm |
| Gupta et al. (2021) [68] | 45.88 | - | 3.39 | 16.13 | 340 | 770.4 | 180 nm |
| This work | 41.26 | 61.96 | 2.884 | 20.558 | 5.308 | 773.6955 | 180 nm |

The gain, phase, and noise vs. frequency plots are shown in Figures 6–8. The gain curve for the GWO algorithm is estimated to be around 43.46 dB, which is higher than what was obtained by the rest of the algorithms; however, it costs a higher die area. The phase and noise plots are mostly similar for all the cases illustrated in the diagrams.

5.2. Results of ANN-Assisted Goal Attainment Method

The results that are described in this section were obtained by scripts and functions written in Octave, release 6.2.0, and MathWorks MATLAB, release R2015a. In addition, the MATLAB neural network fitting application was used. The parameters used for the training were 1000 for the maximum number of epochs, 0 for the performance goal, 10⁻⁷ for the min performance gradient, and µ starts from 0.001, with a decrease factor of 0.1, increase factor of 10, and a maximum of 10¹⁰. The maximum number of failed validation checks is six.
Figure 6. Gain vs. frequency plot for metaheuristic algorithms.

Figure 7. Phase vs. frequency plot for metaheuristic algorithms.

Figure 8. Noise vs. frequency plot for metaheuristic algorithms.
The goal of the ANN-assisted goal attainment method was the same as the goal of metaheuristic algorithms to find optimal numerical values in a set of design variables ranged as per Table 1. However, in numerical simulations performed for the generation of examples aimed at the creation of ANN fitting functions, some ranges were broader in order to find a better fit for such a nonlinear change of the overall circuit area in a high-dimensional parameter space and ensure good generalization capabilities of the network fitting function. The slew rate was varied from 0.5 to 10 \( \mu \)V/s, the load capacitor was varied from 0.5 to 20 pF, the maximal input voltage was varied from 0.1 to 0.6, the minimal input voltage was varied from \(-0.6\) to \(-0.1\), and the input voltage was varied from 400 to 600.

Based on the extensive dataset gathered from numerical simulations, two ANN fitting functions were created. One was created by the shallow forward-feed backward propagation network with a hidden layer of 10 neurons, and the other was created by the shallow forward-feed backward propagation network with 20 neurons in a hidden layer. Both ANN fitting functions were obtained by the Levenberg–Marquardt learning algorithm for nonlinear least-squares curve-fitting problems with random data division, such as 70:15:15, meaning that, out of 150 examples in a dataset, 70% (104) were used for training, 15% (23) for validation, and 15% (23) for testing. Moreover, both ANN fitting functions are available for download from the open online repository Mendeley Data [69], along with the script for generating other ANN fitting functions (by varying the proportions for data division, the number of neurons, and the learning algorithm). The input vector is a \(1 \times 8\) vector of numbers that correspond to slew rate, load capacitor, gain bandwidth product, maximal input voltage, minimal input voltage, dissipation power, input voltage, and reference voltage, in that respective order. Hence, the set of 150 examples aimed for feeding the ANN in the training process had a \(150 \times 8\) matrix as an input and a column of 150 numerical values as an output.

The process of training the ANN fitting function with 20 neurons took one second to meet the training criteria by reaching six successful validation checks and the gradient drop from \(2.26 \times 10^6\) to 396.1957.

The regression of predicted values with respect to targets in the undivided dataset is shown in Figure 9.

![Figure 9. Regression of data of the whole dataset for the ANN fitting function with 20 neurons.](image)

The results obtained after applying the goal attainment method are presented in Tables 6 and 7.
Different parameter sets were obtained by using different settings. For all of them, the starting point was Set 1. The constraints were the same, as defined in Table 1. For Sets 2 and 3, the goal was to minimize the ANN fitting function trained on a structure with 10 nodes in a hidden layer, and for all other sets, the goal was to minimize the ANN fitting function trained on a structure with 10 nodes in a hidden layer. For some of them, the goal was set to be close to the realistic one, such as, for instance, 170 (set 9) or 189 (set 8). Setting the goal to an unrealistically low circuit area resulted in the obtainment of Sets 2–7. The fact that the search for the minimum of the objective function was successful even in the case of an unrealistic goal revealed and confirmed the complex interplay of the relations between the circuit parameters. In spite of the good quality of the ANN fitting functions (in terms of the coefficient of the determination), due to strong nonlinearities in such a high-dimensional parameter space, wrong predictions of the circuit area were made. Thus, ANN fitting is used just as a function that can be incorporated into the procedure of the goal attainment method, and not as a tool that can replace the simulations or fabrications themselves. After the exploratory analysis of the parameter sets obtained by the goal attainment method, one

**Table 6.** Analysis from ANN-assisted goal attainment method.

|                | Set 1 | Set 2 | Set 3 | Set 4 | Set 5 |
|----------------|-------|-------|-------|-------|-------|
| Slew Rate (µV/s) | 1     | 0.9824| 2.9   | 1.2   | 4.1   |
| Load capacitor (pF) | 10    | 10.0181| 5     | 5     | 5     |
| GBW (MHz)       | 2     | 1.8586| 1     | 1     | 1.4   |
| Vin_m ax(V)     | 0.2077| 1.0787| 0.4   | 0.4   | 0.4   |
| Vin_m in (V)    | −0.3163| −0.9466| −0.2  | −0.2  | −0.2  |
| Pdiss (µW)      | 1     | 1.1667| 1.4   | 1     | 1     |
| Input Voltage (µV) | 500   | 500.0023| 500.2 | 500   | 500   |
| Reference Voltage (µV) | 1000  | 999.9999| 1000  | 1000  | 1000  |
| Area (µm²)      | 781.49| 746.15| 425.73| 369.98| 513.38|

**Table 7.** Cadence simulation results for designs resulting from the use of the ANN-assisted goal attainment method.

|                | Set 1 | Set 2 | Set 3 | Set 4 | Set 5 |
|----------------|-------|-------|-------|-------|-------|
| Gain (dB)      | 41.187| 42.273| 46.7917| 47.7046| 47.7658|
| Phase (degrees) | 63.119| 63.02 | 59.33 | 46.321| 43.146|
| Noise (µV²/Hz) | 20.619| 20.643| 20.7773| 20.797| 20.525|
| Power (µW)     | 2.86  | 2.682 | 2.23  | 0.81562| 4.7027|
| Bandwidth (kHz)| 5.3297| 5.2387| 6.036 | 3.7032| 22.984|
| Area (µm²)     | 781.49| 746.15| 425.73| 369.98| 513.38|

|                | Set 6 | Set 7 | Set 8 | Set 9 | Set 10 |
|----------------|-------|-------|-------|-------|--------|
| Slew Rate (µV/s) | 4.3   | 4.8   | 0.8   | 3.5   | 8.266  |
| Load capacitor (pF) | 5     | 5     | 5     | 5.4   | 5      |
| GBW (MHz)       | 1.2   | 1.2   | 1     | 1.1   | 1      |
| Vin_m ax(V)     | 0.4   | 0.4   | 0.4   | 0.4   | 0.4    |
| Vin_m in (V)    | −0.2  | −0.2  | −0.2  | −0.2  | −0.2   |
| Pdiss (µW)      | 1     | 1     | 1     | 1     | 1      |
| Input Voltage (µV) | 500   | 500   | 500   | 500   | 500    |
| Reference Voltage (µV) | 1000  | 1000  | 1000  | 1000  | 1000   |
| Area (µm²)      | 494.26| 510.89| 357.55| 287.24| 640.042|

Different parameter sets were obtained by using different settings. For all of them, the starting point was Set 1. The constraints were the same, as defined in Table 1. For Sets 2 and 3, the goal was to minimize the ANN fitting function trained on a structure with 10 nodes in a hidden layer, and for all other sets, the goal was to minimize the ANN fitting function trained on a structure with 10 nodes in a hidden layer. For some of them, the goal was set to be close to the realistic one, such as, for instance, 170 (set 9) or 189 (set 8). Setting the goal to an unrealistically low circuit area resulted in the obtainment of Sets 2–7. The fact that the search for the minimum of the objective function was successful even in the case of an unrealistic goal revealed and confirmed the complex interplay of the relations between the circuit parameters. In spite of the good quality of the ANN fitting functions (in terms of the coefficient of the determination), due to strong nonlinearities in such a high-dimensional parameter space, wrong predictions of the circuit area were made. Thus, ANN fitting is used just as a function that can be incorporated into the procedure of the goal attainment method, and not as a tool that can replace the simulations or fabrications themselves. After the exploratory analysis of the parameter sets obtained by the goal attainment method, one
The final round of the simulations was performed for the circuit area comparison (last row in Table 6).

The results for the different parameter values are represented under each set in the table. It could be observed that, for the ANN-assisted goal attainment method, Set 4 showed the best values for gain and phase, around 47.7046 dB and 46.321 degrees, respectively. The area for the design, proved by Cadence simulations, is 369.98 $\mu m^2$. Set 8 and Set 9 deduce lower value for area in comparison to Set 4; they are 357.55 and 287.24 $\mu m^2$, respectively. Set 8, however, has a power of 6.763 $\mu W$, which exceeds the circuit design limit of 5 $\mu W$. Set 9 consumes a power of 3.7032 $\mu W$, but the power consumed by Set 4 is lowest (815.62 nW). Therefore, considering all the parameters, Set 4 shows the best value with minimized area. Figures 10–12 show a comparative representation of gain, phase, and noise plot for various sets by the ANN-assisted goal attainment method.

![Figure 10](image1.png)

**Figure 10.** Gain vs. frequency plot for circuits designed after results from ANN-assisted goal attainment method.

![Figure 11](image2.png)

**Figure 11.** Phase vs. frequency plot after results from ANN-assisted goal attainment method.
5.3. Comparative Analysis of Optimization Results

In this work, it could be observed from the results that the ANN-assisted goal attainment method has outperformed the metaheuristic algorithms. The MPOA algorithm has shown the best value for area, which comes around 773.6955 µm², and provides a gain and phase of 41.255 dB and 61.96 degrees. In contrast to the metaheuristic optimization methods, the ANN-assisted goal attainment method provided better results. Based on the comparative analysis among the presented methods, it can be observed that the results in Set 4 show an improvement in terms of gain, power, and area. The goal to minimize the objective function (area) is achieved with better outcomes by the ANN-assisted goal attainment. A comparison of the results is shown in Table 8.

Table 8. Metaheuristic algorithm results vs. ANN-assisted goal attainment method.

|                  | Metaheuristic Algorithm | ANN-Assisted Goal Attainment Method |
|------------------|-------------------------|-------------------------------------|
| Gain (dB)        | 41.255                  | 47.7046                             |
| Phase (degrees)  | 61.96                   | 46.321                              |
| Noise (µV²/Hz)   | 20.558                  | 20.797                              |
| Power (µW)       | 2.884                   | 0.81562                             |
| Bandwidth (kHz)  | 5.308                   | 3.849                               |
| Area (µm²)       | 773.6955                | 369.98                              |

In the course of our research, besides the above-described algorithms, we have actually developed optimization programs for a number of other algorithms. However, we have not obtained adequate results from those algorithms. Only the best results were compared in the paper. It is noticeable that the results we chose to present do not include a genetic algorithm (GA), although a well-designed GA may be able to reach excellent optimization results (see Reference [70], for example). However, considering the No-Free-Lunch Theorem for search (NFL) [71], it is also evident that if a search algorithm performs particularly well on one set of objective functions, it can simultaneously perform poorly on objective functions for other defined problems. For the specified objective in this work, we were unable to attain the desired specification by GA, and the obtained areas were around 1271 µm², which was unacceptably high.

During our research, we also incorporated several obtained ANN fitting functions into the GA; however, the global minimum was missed, and the obtained parameter set led to a circuit with an unacceptably large area. Thus, instead of insisting on finding new settings for the genetic algorithm, we decided to present this result with an aim to assist researchers.
with a tool that is fast and reliable. We did not challenge the superiority of metaheuristic algorithms over the deterministic ones in finding the global minima.

5.4. PENG Supply

Regarding autonomous power supply of the implantable neurostimulation circuitry using piezoelectric nanogenerators (PENGs), we considered a number of the existing solutions. Among those, we chose as a specific example the use of PENG harvesters in deep brain stimulation as described in Reference [72]. The dimensions of the PENG were $1.7 \, \text{cm} \times 1.7 \, \text{cm}$, and the obtained current was $283 \, \mu\text{A}$ at a voltage of $11 \, \text{V}$. The PENG application in vagus nerve stimulation has been presented by Zhang et al. in Reference [73], with a power of $23.94 \, \mu\text{W/cm}^2$. Generally speaking, however, while PENG appears to ensure sufficient power for some specific functionalities of implantable seizure control devices, it leaves much to be desired in regard to enabling more complex multifunctionalities. A solution to consider is a combination of a rechargeable battery and a PENG.

To better illustrate our approach, here we present a schematic diagram of our proposed application (Figure 13), outlining our method for supplying the neurostimulation circuits. It can be seen how the PENG is connected into the overall scheme, supplying the complete analog front end and signal processing block circuitry.

![Schematic diagram of PENG supply for the analog front end (AFE) and signal processing block in a neurostimulator.](image)

Figure 13. Schematic diagram of PENG supply for the analog front end (AFE) and signal processing block in a neurostimulator.

6. Conclusions

The work implements PSO, GWO, Hybrid PSOGWO, WOA, and DA metaheuristic algorithms to find the optimum values of circuit parameters. The aspect ratios and the biasing currents for the circuit are determined. The whale optimization algorithm (WOA) shows optimized values at an early iteration step and hence converges fastest among the implemented metaheuristic algorithms. Thus, it proved itself to be a favorable solution in optimizing the complex analog circuit sizing by metaheuristics. Furthermore, it computes at high-speed with high reliability and consumes less time than the traditional design technique. Moreover, optimization methods confirm convergence to global optimum, while the traditional methods sometimes fail to the same. Area optimization is essential for the implantable devices. Metaheuristic algorithms are an efficient approach to design the circuit with optimum values.
In comparison to metaheuristic algorithms, the protocol based on the machine-learning-assisted circuit optimization by the goal attainment method supports previous results on successful automated machine-learning-assisted electronic circuit design. The obtained circuit parameters ensure a smaller overall circuit area than the area calculated by using metaheuristic algorithms by more than 50%. In this approach, ANN serves as an approximate replacement for analytical equations or circuit simulations used to calculate the cost function formula. Further improvements might be possible by exploring different learning techniques for the creation of the neural network fitting function (apart from Levenberg–Marquardt technique used here). The minimization of the ANN fitting function, performed here by the deterministic Goal Attainment Method, can also be performed by metaheuristic algorithms. The main advantage of using an ANN to approximate the background circuit model is its speed; thus, it is most practical for higher complexity circuits. Independent of the optimization described here, ANN fitting functions can also be used in hyper-physics system models and in multiscale modeling.

All techniques described in this work are applicable to the design and optimization of preamplifiers in implantable circuits for seizure detection. The solutions presented here aim to assist researchers with a fast and reliable tool rather than to challenge the superiority of metaheuristic algorithms over the deterministic ones in finding the global minima.

Supplying power to implanted seizure control devices at the current stage of development is achievable by a combination of a rechargeable battery and a flexible piezoelectric generator. However, PENG devices are being developed at a rapid pace, thus pointing to a very realistic possibility of fully autonomous implanted systems with complex multifunctionalities, simultaneously enabling seizure detection, neural stimulation to prevent seizure, and contact between the seizure control device and a cloud via a cellphone.

Author Contributions: Conceptualization, S.D. and O.J.; methodology, S.D., O.J. and K.G.; software, S.D. and O.J.; validation, K.G.; formal analysis, S.D.; investigation, S.D., O.J. and K.L.B.; resources, K.G., O.J. and Z.J.; data curation, S.D. and O.J.; writing—original draft preparation, S.D. and O.J.; writing—review and editing, S.D., O.J., Z.J. and K.G.; visualization, S.D. and O.J.; supervision, K.G. and O.J.; project administration, K.G.; funding acquisition, K.G. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the Ministry of Education, Science, and Technological Development of Republic of Serbia, grant number 451-03-68/2022-14/200026.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Kim, T.; Nguyen, P.; Pham, N.; Bui, N.; Truong, H.; Ha, S.; Vu, T. Epileptic seizure detection and experimental treatment: A review. Front. Neurol. 2020, 11, 701. [CrossRef] [PubMed]
2. Harpale, V.; Bairagi, V. FPGA based architecture implementation for epileptic seizure detection using one way ANOVA and genetic algorithm. Biomed. Pharmacol. J. 2019, 12, 1543–1553. [CrossRef]
3. Vergara, P.M.; de la Cal, E.; Villar, J.R.; González, V.M.; Sedano, J. An IoT platform for epilepsy monitoring and supervising. J. Sens. 2017, 2017, 6043069. [CrossRef]
4. Bruno, E.; Viana, P.F.; Sperling, M.R.; Richardson, M.P. Seizure detection at home: Do devices on the market match the needs of people living with epilepsy and their caregivers? Epilepsia 2020, 61, S11–S24. [CrossRef] [PubMed]
5. Siddiqui, M.K.; Morales-Mendez, R.; Huang, X.; Hussain, N. A review of epileptic seizure detection using machine learning classifiers. Brain Inform. 2020, 7, 5. [CrossRef]
6. Torse, D.; Desai, V.; Khanai, R. An optimized design of seizure detection system using joint feature extraction of multichannel EEG signals. J. Biomed. Res. 2020, 34, 191. [CrossRef]
7. Shoebi, A.; Khodatars, M.M.; Ghassemi, N.; Jafari, M.; Moridian, P.; Alizadehsani, R.; Panahiazar, M.M.; Khozeimeh, F.; Zare, A.; Hosseini-Nojad, H.; et al. Epileptic seizures detection using deep learning techniques: A review. Int. J. Environ. Res. Public Health 2021, 18, 5780. [CrossRef]
8. Ouichka, O.; Echtioui, A.; Hamam, H. Deep Learning Models for Predicting Epileptic Seizures Using iEEG Signals. Electronics 2022, 11, 605. [CrossRef]
9. Wong, S.; Mani, R.; Danish, S. Comparison and selection of current implantable anti-epileptic devices. Neurotherapeutics 2019, 16, 369–380. [CrossRef]
10. Türe, K.; Dehollain, C.; Maloberti, F. Implantable monitoring system for epilepsy. In *Wireless Power Transfer and Data Communication for Intracranial Neural Recording Applications*; Springer: Berlin/Heidelberg, Germany, 2020; pp. 11–23. [CrossRef]

11. Salam, M.T.; Mounaim, F.; Nguyen, D.K.; Sawan, M. Low-power circuit techniques for epileptic seizures detection and subsequent neurostimulation. *J. Low Power Electron.* 2012, 8, 133–145. [CrossRef]

12. Wang, W.; Fang, J.; Su, J.; Li, F.; Li, Q.; Wang, X.; Wang, J.; Ibarlucía, B.; Liu, X.; Li, Y.; et al. Applications of nanogenerators for biomedical engineering and healthcare systems. *InfMat* 2022, 4, e12262. [CrossRef]

13. Zhang, C.; Fan, W.; Wang, S.; Wang, Q.; Zhang, Y.; Dong, K.K. Recent Progress of Wearable Piezoelectric Nanogenerators. *ACS Appl. Electron. Mater.* 2021, 3, 2449–2467. [CrossRef]

14. Purusothaman, Y.; Alluri, N.R.; Chandrasekhar, A.; Vivekananthan, V.; Kim, S.-J. Piezophototronic gated optofluidic logic computations empowering intrinsic reconfigurable switches. *Nat. Commun.* 2019, 10, 4381. [CrossRef] [PubMed]

15. Vivekananthan, V.; Alluri, N.R.; Chandrasekhar, A.; Purusothaman, Y.; Gupta, A.; Kim, S.-J. Zero-power consuming intruder identification system by enhanced piezoelectricity of $K_{0.5}Na_{0.5}NbO_3$ using substitutional doping of BTO NPs. *J. Mater. Chem. C* 2019, 7, 7563–7571. [CrossRef]

16. Vivekananthan, V.; Raj, N.P.M.J.; Alluri, N.R.; Purusothaman, Y.; Chandrasekhar, A.; Kim, S.-J. Substantial improvement on electrical energy harvesting by chemically modified/sandpaper-based surface modification in micro-scale for hybrid nanogenerators. *Appl. Surf. Sci.* 2020, 514, 145904. [CrossRef]

17. Zhou, H.; Zhang, Y.; Qiu, Y.; Wu, H.; Qin, W.; Liao, Y.; Yu, Q.; Cheng, H. Stretchable piezoelectric energy harvesters and self-powered sensors for wearable and implantable devices. *Biosens. Bioelectron.* 2020, 168, 112569. [CrossRef]

18. Zheng, Q.; Shi, B.; Li, Z.; Wang, Z.L. Recent progress on piezoelectric and triboelectric energy harvesters in biomedical systems. *Adv. Sci.* 2017, 4, 1700029. [CrossRef]

19. Jiang, L.; Yang, Y.; Chen, R.; Lu, G.; Li, R.; Li, D.; Humayun, M.S.; Shung, K.; Zhu, J.; Chen, Y.; et al. Flexible piezoelectric ultrasonic energy harvester array for bio-implantable wireless generator. *Nano Energy* 2019, 56, 216–226. [CrossRef]

20. Salim, M.; Salim, D.; Chandran, D.; Aljibori, H.S.; Kherbeet, A.S. Review of nano piezoelectric devices in biomedicine applications. *J. Intell. Mater. Syst. Struct.* 2018, 29, 2105–2121. [CrossRef]

21. Azimi, S.; Golabchi, A.; Nekookar, A.; Rabbani, S.; Amiri, M.H.; Asadi, K.; Abolhasani, M.M. Self-powered cardiac pacemaker by piezoelectric polymer nanogenerator implant. *Nano Energy* 2021, 83, 105781. [CrossRef]

22. Haq. M. Application of piezoelectric transducers in biomedical science for health monitoring and energy harvesting problems. *Mater. Res. Express* 2018, 6, 022002. [CrossRef]

23. Nanda, A.; Karami, M.A. Energy harvesting from arterial blood pressure for powering embedded micro sensors in human brain. *J. Appl. Phys.* 2017, 121, 124506. [CrossRef]

24. Liu, B.; Fernández, F.V.; Gielen, G.G. Efficient and accurate statistical analog yield optimization and variation-aware circuit sizing based on computational intelligence techniques. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* 2011, 30, 793–805. [CrossRef]

25. Liao, T.; Zhang, L. Analog integrated circuit sizing and layout dependent effects: A review. *J. Microelectron. Solid State Electron.* 2014, 3, 17–29. [CrossRef]

26. Mallick, S.; Kar, R.; Mandal, D.; Ghoshal, S.P. Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization. *Int. J. Mach. Learn. Cybern.* 2017, 8, 309–331. [CrossRef]

27. Dokorgolu, T.; Sevinc, E.; Kucukyilmaz, T.; Cosar, A. A survey on new generation metaheuristic algorithms. *Comput. Ind. Eng.* 2019, 137, 10640. [CrossRef]

28. Vural, R.A.; Yildirim, T. Analog circuit sizing via swarm intelligence. *AEU-Int. J. Electron. Commun.* 2012, 66, 732–740. [CrossRef]

29. Motlak, H.J.; Mohammed, M.J. Design of self-biased folded cascode CMOS op-amp using PSO algorithm for low-power applications. *Int. J. Electron. Lett.* 2019, 7, 85–94. [CrossRef]

30. Kudikala, S.; Sabat, S.L.; Udgata, S.K. Performance study of harmony search algorithm for analog circuit sizing. In *Proceedings of the 2011 International Symposium on Electronic System Design*, Kochi, India, 19–21 December 2011; IEEE: Piscataway, NJ, USA, 2011; pp. 12–17. [CrossRef]

31. Majeed, M.M.; Rao, P.S. Optimization of CMOS Analog Circuits Using Grey Wolf Optimization Algorithm. In *Proceedings of the 2017 14th IEEE India Council International Conference (INDICON)*, Roorkee, India, 15–17 December 2017; IEEE: Piscataway, NJ, USA, 2017; pp. 1–6. [CrossRef]

32. Majeed, M.M.; Patri, S.R. A hybrid of WOA and mGWO algorithms for global optimization and analog circuit design automation. *COMPEL-Int. J. Comput. Math. Electr. Electron. Eng.* 2019, 38, 452–476. [CrossRef]

33. Acharya, R.Y.; Charlton, N.F.; Alam, M.M.; Ganji, F.; Gauthier, D.; Forte, D. Chaogate Parameter Optimization using Bayesian Optimization and Genetic Algorithm. In *Proceedings of the 2021 22nd International Symposium on Quality Electronic Design (ISQED)*, Santa Clara, CA, USA, 7–9 April 2021; IEEE: Piscataway, NJ, USA, 2021; pp. 426–431. [CrossRef]

34. Nam, J.W.; Cho, Y.K.; Lee, Y.K. Regression Model-Based AMS Circuit Optimization Technique Utilizing Parameterized Operating Condition. *Electronics* 2022, 11, 408. [CrossRef]

35. Zhao, S.; Blaabjerg, F.; Wang, H. An overview of artificial intelligence applications for power electronics. *IEEE Trans. Power Electron.* 2020, 36, 4633–4658. [CrossRef]

36. Fayazi, M.; Colter, Z.; Afsahi, E.; Dreslinski, R. Applications of artificial intelligence on the modeling and optimization for analog and mixed-signal circuits: A review. *IEEE Trans. Circuits Syst. I* 2021, 68, 2418–2431. [CrossRef]
37. Huang, G.; Hu, J.; He, Y.; Liu, J.; Ma, M.; Shen, Z.; Wang, Y. Machine learning for electronic design automation: A survey. *ACM Trans. Des. Autom. Electron. Syst. (TODAES)* **2021**, *26*, 1–46. [CrossRef]

38. Devi, S.; Gaha, K.; Laskar, N.M.; Nath, S.; Baishnab, K.L.; Iannacci, J.; Krishnaswamy, N. Modelling and analysis of a modified preamplifier for seizure detection. *Microsyst. Technol.* **2017**, *23*, 3545–3558. [CrossRef]

39. Akbari, M.; Hashemipour, O.; Javid, A. An ultra-low voltage, ultra-low power fully recycling folded cascode amplifier. In *Proceedings of the 2014 22nd Iranian Conference on Electrical Engineering (ICEE)*, Tehran, Iran, 20–22 May 2014; IEEE: Piscataway, NJ, USA, 2014; pp. 514–518. [CrossRef]

40. Akbari, M.; Hashemipour, O. Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction. *Analog. Integr. Circuits Signal Process.* **2015**, *83*, 343–352. [CrossRef]

41. Sarkar, A.; Panda, S.S. Design of a power efficient, high slew rate and gain boosted improved recycling folded cascode amplifier with adaptive biasing technique. *Microsyst. Technol.* **2017**, *23*, 4255–4262. [CrossRef]

42. Baswa, S.; Lopez-Martín, A.J.; Carvajal, R.G.; Ramírez-Angulo, J. Low-voltage power-efficient adaptive biasing for CMOS amplifiers and buffers. *Electron. Lett.* **2004**, *40*, 217–219. [CrossRef]

43. Vittoz, E.; Fellrath, J. CMOS analog integrated circuits based on weak inversion operations. *IEEE J. Solid-State Circuits* **1977**, *12*, 224–231. [CrossRef]

44. Aiyappa, B.N.; Madhusudan, M.; Yashaswini, B.; Yatish, R.; Nithin, M. Amplifier design in weak inversion and strong inversion—A case study. In *Proceedings of the 2017 International Conference on Communication and Signal Processing (ICCCSP)*, Melmaruvathur, India, 6–8 April 2017; IEEE: Piscataway, NJ, USA, 2017; pp. 1227–1231. [CrossRef]

45. Vij, S.; Gupta, A.; Mittal, A. A Highly Adaptive Operational Amplifier with Recycling Folded Cascode Topology. *Comput. Sci. Inf. Technol.* **2014**, *14*, 135–145. [CrossRef]

46. Wang, H.; Qiao, Z.; Xu, Y.; Zhang, G. Design Procedure for a Folded-Cascode and Class AB Two-Stage CMOS Operational Amplifier. In *Proceedings of the 2017 International Conference on Intelligent Applied Systems on Engineering (ICIASE)*, Fuzhou, China, 26–29 April 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 40–43. [CrossRef]

47. Banagozar, S.; Yargholi, M. Ultra-low power two-stage class-AB recycling double folded cascode OTA. *AEU-Int. J. Electron. Commun.* **2019**, *110*, 152848. [CrossRef]

48. Singh, C.L.; Anandini, C.; Gogoi, A.J.; Baishnab, K.L. Automated sizing of low-noise CMOS analog amplifier using ALCPSO optimization algorithm. *J. Inf. Optim. Sci.* **2018**, *39*, 99–111. [CrossRef]

49. Kalayci, C.B.; Ertenlice, O.; Akbay, M.A. A comprehensive review of deterministic models and applications for mean-variance portfolio optimization. *Expert Syst. Appl.* **2019**, *125*, 345–368. [CrossRef]

50. Wang, H.; Qiao, Z.; Xu, Y.; Zhang, G. Design Procedure for a Folded-Cascode and Class AB Two-Stage CMOS Operational Amplifier. In *Proceedings of the 2017 International Conference on Communication and Signal Processing (ICCCSP)*, Melmaruvathur, India, 6–8 April 2017; IEEE: Piscataway, NJ, USA, 2017; pp. 1227–1231. [CrossRef]

51. Drira, N.; Kotti, M.; Fakhfakh, M.; Siarry, P.; Tlelo-Cuautle, E. Layout-dependent effects aware g m/Id-based many-objective sizing optimization for analog integrated circuits. In *Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS)*, Florence, Italy, 27–30 May 2018; IEEE: Piscataway, NJ, USA, 2018; pp. 1–5. [CrossRef]

52. Dripa, N.; Kotti, M.; Fakhfakh, M.; Siarry, P.; Tlelo-Cuautle, E. Convergence rates of the efficient global optimization algorithm for improving the design of analog circuits. *Analog. Integr. Circuits Signal Process.* **2020**, *103*, 143–162. [CrossRef]

53. Mafarja, M.M.; Eleyan, D.; Jaber, I.; Hammouri, A.; Mirjalili, S. Binary dragonfly algorithm for feature selection. In *Proceedings of the 2017 International Conference on New Trends in Computing Sciences (ICTCS)*, Amman, Jordan, 11–13 October 2017; IEEE: Piscataway, NJ, USA, 2017; pp. 12–17. [CrossRef]

54. Saremi, S.; Mirjalili, S.; Lewis, A. Grasshopper optimisation algorithm: Theory and application. *Adv. Eng. Softw.* **2017**, *105*, 30–47. [CrossRef]

55. Faris, H.; Aljarah, I.; Al-Betar, M.A.; Mirjalili, S. Grey wolf optimizer: A review of recent variants and applications. *Neural Comput. Appl.* **2018**, *30*, 413–435. [CrossRef]

56. Chopra, N.; Kumar, G.; Mehta, S. Hybrid GWO-PSO algorithm for solving convex economic load dispatch problem. *Int. J. Res. Adv. Technol.* **2016**, *4*, 37–41.

57. Zervoudakis, K.; Tsafarakis, S. A mayfly optimization algorithm. *Comput. Ind. Eng.* **2020**, *145*, 106559. [CrossRef]

58. Faramarzi, A.; Heidarinejad, M.; Mirjalili, S.; Gandomi, A.H. Marine Predators Algorithm: A nature-inspired metaheuristic. *Expert Syst. Appl.* **2020**, *152*, 113377. [CrossRef]

59. Mirjalili, S.; Lewis, A. The whale optimization algorithm. *Adv. Eng. Softw.* **2016**, *95*, 51–67. [CrossRef]

60. Mohammadzaheri, M.; Tafreshi, R.; Khan, Z.; Ghodsi, M.; Franchek, M.; Grigoriadis, K. Modelling of Petroleum Multiphase Flow in Electrical Submersible Pumps with Shallow Artificial Neural Networks. *Ships Offshore Struct.* **2020**, *15*, 174–183. [CrossRef]

61. LeCun, Y.; Bengio, Y.; Hinton, G. Deep Learning. *Nature* **2015**, *521*, 436–444. [CrossRef] [PubMed]

62. Levenberg, K. A method for the solution of certain non-linear problems in least squares. *Quart. Appl. Math.* **1944**, *2*, 164–168. [CrossRef] [PubMed]

63. Mardquardt, D.W. An algorithm for least square estimation of parameters. *J. Soc. Ind. Appl. Math.* **1963**, *11*, 431–441. [CrossRef]

64. Wattanapanitch, W.; Fee, M.; Sarpeshkar, R. An energy-efficient micropower neural recording amplifier. *IEEE Trans. Biomed. Circ. Syst.* **2007**, *1*, 136–147. [CrossRef]

65. Chaturvedi, V.; Amrutur, B. An area-efficient noise-adaptive neural amplifier in 130 nm CMOS technology. *IEEE J. Emerg. Select. Top. Circ. Syst.* **2011**, *1*, 536–545. [CrossRef]
66. Ruiz-Amaya, J.; Rodriguez-Perez, A.; Delgado-Restituto, M. A low noise amplifier for neural spike recording interfaces. Sensors 2015, 15, 25313–25335. [CrossRef]

67. Kim, H.S.; Cha, H.-K. A low-noise biopotential CMOS amplifier IC using low-power two-stage OTA for neural recording applications. J. Circ. Syst. Comput. 2018, 27, 1850068. [CrossRef]

68. Gupta, L.; Kumar, A. Open Loop Trans-conductance Amplifier design for Neural Signals. IOP Conf. Ser. Mat. Sci. Eng. 2021, 1033, 012036. [CrossRef]

69. Jakšić, O. ANN-assisted Goal attainment method for optimal design of a preamplifier. Mendeley Data 2022, 1, 1. [CrossRef]

70. Mohammadzaheri, M.; Tafreshi, R.; Khan, Z.; Franchek, M.; Grigoriadis, K. An Intelligent Approach to Optimize Multiphase Subsea Oil Fields Lifted by Electrical Submersible Pumps. J. Comp. Sci. 2016, 15, 50–59. [CrossRef]

71. Wolpert, D.H.; Macready, W.G. No Free Lunch Theorems for Optimization. IEEE Trans. Evol. Comput. 1997, 1, 67–82. [CrossRef]

72. Hwang, G.T.; Kim, Y.; Lee, J.H.; Oh, S.; Jeong, C.K.; Park, D.Y.; Ryu, J.; Kwon, H.; Lee, S.-G.; Joung, B.; et al. Self-powered deep brain stimulation via a flexible PIMNT energy harvester. Energy Environ. Sci. 2015, 8, 2677–2684. [CrossRef]

73. Zhang, Y.; Zhou, L.; Gao, X.; Liu, C.; Chen, H.; Zheng, H.; Gui, J.; Sun, C.; Yu, L.; Guo, S. Performance-enhanced flexible piezoelectric nanogenerator via layer-by-layer assembly for self-powered vagal neuromodulation. Nano Energy 2021, 89, 106319. [CrossRef]