Effect of Negative Capacitance in Partially Ground Plane based SELBOX FET on Capacitance Matching and SCEs

Design, Simulation and Performance Investigation

Shalini Chaudhary\textsuperscript{1} \textsuperscript{1} · Basudha Dewan\textsuperscript{1} · Chitrakant Sahu\textsuperscript{1} · Menka Yadav\textsuperscript{1}

Received: 12 February 2021 / Accepted: 12 October 2021 / Published online: 26 October 2021
© Springer Nature B.V. 2021

Abstract
Here in, we investigated the impact of negative capacitance in PGP-SELBOX NCFET (partial ground plane on a selective buried oxide in negative capacitance FET) over FDSOI. The ferro-electric layer is placed in the gate stack of PGP-SELBOX NCFET to generate the negative capacitance phenomenon. Ferro-electric (FE) materials are similar to dielectric materials but differ in terms of their polarization properties. FE-HFO\textsubscript{2} is used as ferroelectric material due to its sufficient polarization rate with high dielectric capacitance and better reliability. The effect of ferro-electric material parameters like coercive field (E\textsubscript{c}) and remnant polarization (P\textsubscript{R}) on the capacitance matching of NCFET are analyzed. The simulation results reveal that the R\textsubscript{FE} factor, which is the ratio of P\textsubscript{R} to E\textsubscript{c}, is closely related to better capacitance matching. In addition, the effect of variation in thickness of ferro-electric layer on the average sub-threshold swing (SS) is also explored. The relation between short channel effects (V\textsubscript{th} rolloff and DIBL) and thickness of the ferro-electric (t\textsubscript{fe}) for PGP-SELBOX NCFET is also analyzed. The simulation results clearly show that PGP-SELBOX NCFET is having reduced SCEs and 10\textsuperscript{3} times better \frac{I_{ON}}{I_{OFF}} ratio over FDSOI NCFET. For optimized value of ferro-electric parameters average SS for proposed device is found as 50 mV/decade at t\textsubscript{fe} = 5nm which is lesser than FDSOI NCFET (56 mV/decade).

Keywords Partial-ground-plane selective buried oxide (PGPSELBOX) · Ferroelectric material (FE) · Negative capacitance (NC) · Drain induced barrier rising (DIBR) or reverse DIBL · V\textsubscript{th} roll off · SCEs (short channel effects) · Sub threshold swing (SS)

1 Introduction

In today’s era, demand for low power devices at nano-scale level is continuously increasing. But with continuous scaling, issues related to gate control, leakage current and static power dissipation reached an unmanageable level and SS stuck at the fundamental thermal limit of 60 mV/dec, which is known as Boltzmann tyranny [1]. It is difficult to achieve low power consumption and high performance of the device due to this tyranny limit.

There are various concepts given to improve the SS. Based on current phenomenon, such as band to band tunneling in tunnel FET (TFET) [2, 3] and impact ionization technique in impact ionization MOS (IMOS) [4] to improvise the SS below 60 mV/dec. The main disadvantage of TFET is that it could not address the issue of low ON current and its ambipolarity nature. IMOS too has drawback of operating at a very high voltage.

Due to these disadvantages of TFET and IMOS, the negative-capacitance FETs (NCFETs) [5] have draw much attention as a new type of steep switching device. The NCFETs can achieve steeper SS and higher I\textsubscript{ON}. It is due to the amplification of the gate voltage by negative capacitance phenomenon obtained by integrating ferro-electric material in the gate stack of the traditional MOSFET [6–10]. Hence the lower value of SS is achieved.

However due to the continuous scaling of MOSFET (< 65nm), the performance is severely affected by short channel effects (SCEs). When length of the channel decreases,
the control of the gate over the channel gets reduced due to presence of SCEs like DIBL, \(V_{th}\) rolloff, mobility degradation and gate leakage current. A thin-film silicon-on-insulator (SOI) based MOSFET was introduced to overcome these SCEs. They are capable of performing at low power consumption and leakage power along with a steeper subthreshold slope [11, 12]. But the main disadvantages associated with this are self heating and low breakdown voltage [13]. The self heating basically degrades the overall performance of the device and reliability too.

The self-heating problem is considerably reduced by using the silicon over partial BOX. One such example is the selective buried oxide (SELBOX) device [14, 15]. This BOX is like a window which joins the active region of device with substrate and provides path for the dissipation of heat. So there is reduction in self heating during the achievement of high breakdown voltage. But issues with such structure is that the magnitude of short channel effects is higher in these devices. These short channel effects create many issues like increase in leakage current, increase in DIBL voltage, shift in threshold voltage with decreasing channel length, decrease in subthreshold slope and reliability issues like hot carrier effect [16].

To overcome the drawbacks of SELBOX structure, partial ground plane(PGP) is incorporated with SELBOX [17], due to which SCEs is reduced significantly. This also creates the scope of further scaling of the device. In this device, the BOX is made under the source and drain regions and another region is made under the channel region which worked like a window for this structure. The heavily doped PGPs is used under the SELBOX, which is placed along the edge of SELBOX and in line with the source/drain. This PGP type structure stops the electric field lines from reaching drain to source directly and minimize the coupling of field lines. Due to this, short channel effects like DIBL is reduced [18, 19]. We have considered PGP in place of continuous ground plane because it increases the parasitic capacitance related to the source and drain and increases crosstalk. Hence for performing the NCFET operations, PGP-SELBOX as a baseline device is taken [17].

Figure 1(a) shows comparison of the current characteristics of the FDSOI and PGP-SELBOX FET and we found that the \(I_{ON}/I_{OFF}\) is better in case of the PGP-SELBOX. Due to this high \(I_{ON}/I_{OFF}\) ratio and other advantages of PGP-SELBOX which are described above, we took this structure as baseline and did performance analysis by converting it into a NCFET. The doped hafnium oxide (FE-HFO\(_2\)) is used as FE material [20]. Because of the low dielectric constant (30) and high coercive field (1–2 MV/cm) of doped hafnium oxide, we can easily incorporate it into current CMOS technology node.

1.0.1 Fabrication Flow of this Proposed Device

For the fabrication of PGP-SELBOX NCFET the starting material is taken as p-type (100) oriented Czochralski silicon wafers having resistivity range of 15–25 cm. A thin oxide layer can be grown over the channel region by photolithography and reactive ion etching to stop oxygen implantation. After that oxygen ion implantation with proper doses and at optimized implant energies is taken place. For creating patterned BOX, a low dose SIMOX (separation by implantation of oxygen) Technique is used [21]. High dose SIMOX technique generates stress and dislocations. For partial BOX, dose is in the range of \((2.5 - 4.8) \times 10^{17} \text{O}^+ \text{cm}^{-2}\) at optimized implant energies of 70–140 keV. After formation of these BOXs oxide masks are removed and annealed it. For making PGP, nitride layer is deposited over pad oxide over the SELBOX part. By using masking and photolithography positions are formed where p+ impurities is needed. However, the nitride and oxide are kept intact where the gate is accomplished. Ion implantation is done to make p+ PGPs that are aligned with gate and SELBOX. Bulk of the wafer is removed by mechanical and chemical polishing and wet chemical etching.

Afterwards, gate stack was deposited and defined by the lithography. The high-K \(HfO_2\), FE-\(HFO_2\) and metallic TiN layers were prepared by ALD at 300° C. The oxygen/nitrogen sources are \(H_2O\) vapor and \(N_2/H_2\) plasma for \(HfO_2\) and TiN, respectively. The Pt electrodes were prepared by the RF sputtering. Afterwards, the thermal evaporation, lift-off process, and rapid thermal annealing at 400°C were utilized to form the NiSi contacts at the source and the drain [22].

![Fig. 1](a) Comparison in the current characteristics for FDSOI and the PGP-SELBOX structure (b) Calibration plot of current characteristic with data in Ref [17]
1.1 Deliverables and Organization of this Work

In this paper we propose a new geometrically negative capacitance FET which have a single gate and shows the performance like multigate FET. This proposed device uses the advantage of PGP-SELBOX FET and provide better FET design when it is combined with a ferro-electric layer in the gate stack for providing negative capacitance effect. When heavily doped ground plane is present then it prevents the electric field lines from reaching drain to source directly. With PGP, coupling of electric field lines is minimized which results in reduction of short channel effects like DIBL, SS, $V_{th}$ roll off. This manuscript is organized as Section 2 in which the device architectural specifications and simulation methodology is discussed. In Section 3 the proposed device is mainly analyzed for capacitance matching in terms of ferro-electric material parameters and also discuss about short channel effects.

2 Device Structure and Simulation Methodology

For preventing the complications related to parasitic capacitance and the short channel effects PGP-SELBOX technology is used, which is suitable for a baseline structure. Therefore the PGP-SELBOX structure with negative capacitance is analyzed in our work. The schematic of the investigated NCFETs and its corresponding capacitance model are shown in Fig. 2(b) and (c) respectively. In this work only n-channel structure is presented but the approach used in the simulation is equally valid for the p channel NCFET [6, 23]. In Fig. 2(c) the equivalent capacitance model of this structure is given and according to this, total capacitance of device is series combination of MOS capacitance ($C_{MOS}$) and ferro-electric capacitance ($C_{fe}$). $C_{MOS}$ is the series combination of the oxide capacitance ($C_{OX}$) across oxide layer of baseline device and semiconductor (depletion) capacitance ($C_{S}$) of the baseline device. If we use the BOX structure then MOS capacitance is a series combination of capacitance of insulating layer, BOX layer and semiconductor. In Fig. 2(c), $V_g$ is gate voltage across the NCFET structure and $V_{MOS}$ is the mos voltage across the baseline device. The parameters values used in this structure are given Fig. 2(a). We used Equivalent oxide thickness (EOT) concept in place of the insulating layer of SiO$_2$ only and for that we have taken combination of HfO$_2$ with the thin layer of SiO$_2$ layer. Channel length ($L_g$) is taken as 30 nm and SELBOX length is also 30 nm. PGP is like a square box of dimension 10 nm.

There are two approaches to fabricate the NCFET. One is by directly integrating the ferro-electric material on the oxide layer in the gate stack like Metal ferro-electric insulator semiconductor (MFIS) and other one is the use of metallic layer in the gate stack before applying the ferro-electric material layer [24]. The latter one is...
like connecting a regular FET with the NC capacitor and this also called Metal-ferroelectric-metal-insulator-semiconductor (MFMIS) approach and we adopted this approach in our work. The purpose of using the metallic layer between the two dielectrics is that it cancels out the non-uniform potential profile across channel and charge non-uniformity due to domain formation in the ferroelectric and controlling the matching of capacitance and overcome the interference generated due to spacer. Figure 2(d) shows the process flow of the simulation approach.

As we go for MFMIS structure, first we simulated our baseline structure in Silvaco TCAD. Before simulating the structure, TCAD tool is calibrated against the data present in reference [17]. For simulation purpose standard models like CONSRH (concentration dependent Shockley Read Hall re-combination model), AUGER (Auger recombination model), BGN (bandgap narrowing model) and CONMOB (concentration dependent mobility model) are used. For obtaining the calibrated results we tuned energy band density of states (NC300, NV300) and carrier lifetimes (electron lifetime: TAUN0, hole lifetime: TAUP0). For subsequent work, same calibrated model file and tuned parameters are used but dimensions are changed for simulation of this device. The calibrated graph for the simulator is given in the Fig. 1(b). After getting charge density, current characteristics and other parameters from simulation, we solve self consistently Landau–Khalatnikov (L-K) model with these simulated results and obtained the characteristics of the NCFET in the MATLAB.

According to the L-K equation [27], the Gibbs free energy density (U) of the ferroelectric layer can be expressed in the powers of the polarization (P) in the vicinity of a phase transition as:

$$U = \alpha \frac{P^2}{2} + \beta \frac{P^4}{4} + \gamma \frac{P^6}{6} - V_{fe} P$$

This equation can also be written in terms of charge(Q) because we consider (P=Q) in case of NCFET analysis as in reference [5]. Equation 1 can be written as

$$U = \alpha \frac{Q^2}{2} + \beta \frac{Q^4}{4} + \gamma \frac{Q^6}{6} - V_{fe} Q$$

Here $\alpha$, $\beta$ and $\gamma$ are constants (Landau parameters) which are material dependent and $t_{fe}$ is thickness of the ferroelectric film, $V_{fe}$ is voltage applied across the ferroelectric layer. In order to get the equilibrium state of the ferroelectric layer, minima of U is derived by differentiating the U w.r.t Q and the relation for $V_{fe}$ is found as:

$$V_{fe} = 2\alpha \frac{Q^3}{3} + 4\beta \frac{Q^5}{5} + 6\gamma \frac{Q^7}{7}$$

Now the voltage across the NCFET can be written as

$$V_G = V_{fe} + V_{MOS}$$

where $V_G$ is the applied gate voltage across NCFET and $V_{MOS}$ is the intermediate contact potential (gate voltage across base line device).

The 2D electrostatics for the baseline are simulated by using the same models that are used at the time of calibration as constrh, auger, conmob and bgn. The channel thickness of this device is greater than 6 nm so we have not taken Quantum simulation model here. FE-HfO$_2$ is used as the gate ferroelectric material which exhibit the second-order phase transition. For this FE-HfO$_2$, $\alpha < 0$, $\beta > 0$, and $\gamma = 0$. The nonzero parameters like $\alpha$ and $\beta$ can be written in terms of the remnant polarization($P_r$) and coercive field ($E_C$) [28, 29] is defined as,

$$\alpha = -\frac{3\sqrt{3}}{4} \frac{E_C}{P_r}, \beta = \frac{3\sqrt{3}}{8} \frac{E_C}{P_r}$$

(5)

By these above formula we can alter the value of alpha and beta with $E_C$ and $P_r$ and obtained better capacitance matching for the NCFET operation.

### 3 Results and Performance Analysis

#### 3.1 Assessment of Capacitance Matching with Variation in Ferroelectric Parameters

Stabilizing the negative capacitance effect is a critical issue in capacitance matching among $|C_{fe}|$, $C_{mos}$ and $C_{ox}$ [30]. The required conditions for the same are

$$|C_{fe}| < C_{OX}$$

and

$$|C_{fe}| \approx > C_{MOS}$$

for non-hysteresis.

It can be seen that for NCFET in order to function in negative capacitance region and to amplify $V_{MOS}$ to achieve high performance, the $C_{fe}$ should be approximately equal or slightly greater than $C_{MOS}$ is a necessary condition. So during the design, appropriate capacitance matching between the capacitance of the FE layer($C_{fe}$), the buffer oxide capacitance($C_{OX}$) and the MOS capacitance ($C_{MOS}$) is very important to realize the desired operation mode. The ferro-electric capacitor is defined in terms of the $E_C$, $P_r$ and $t_{fe}$ written as

$$C_{fe} = \frac{dQ}{dV_{fe}} = \frac{1}{t_{fe}(2\alpha + 12\beta Q^2 + 30\gamma Q^4)}$$

(6)

In above Eq. 6, we neglect higher terms of charge (Q) because its value is very less. So, it can be written as

$$C_{fe} = \frac{1}{2\alpha \times t_{fe}} = \frac{P_r}{2(3\sqrt{3})E_C \times t_{fe}}$$

(7)

We can obtain better capacitance matching for NCFET by varying parameters as $E_C$, $P_r$ and $t_{fe}$ [31]. SS can also be written in terms of the capacitance by which we can control
the value of average SS. SS is defined at room temperature for NCFET as

\[ SS = 60 \times \left[ 1 + \frac{C_{MOS}}{C_{FE}} \right] \] (8)

### 3.2 Optimization of Coercive Field (Ec) and Remnant Polarization (Pr)

In this section, the material parameters such as coercive field (Ec) and remnant polarization (Pr) for FE-HF02 are optimized according to the experimental data reported in reference [28]. To get a better understanding of hysteresis and non-hysteresis operation of the device and to acquire the optimized values of Ec and Pr, we studied the charge density (Qg) versus FE capacitance (Cfe) and MOS capacitance (Cmos) characteristics of the reference PGP-SELBOX FET device. Thickness of ferroelectric layer is considered as tfe = 5 nm, since it is the minimum thickness of doped HFO2 which can be fabricated for the range of Ec and Pr values reported in reference [28]. It can be inferred from Fig. 3(a) that out of all values of Ec and Pr, maximum amplification without hysteresis can be obtained for Ec = 1.4 MV/cm and Pr = 6.5 \( \mu \)C/cm². For these values, FE layer capacitance is close to MOS capacitance which implies better matching to achieve maximum enhancement of the capacitance. Further it can be also seen from Fig. 3(a) that for Ec = 1.4 MV/cm and Pr less than or greater than 6.5 \( \mu \)C/cm², device does not perfectly match with Cfe. Figure 3(b) shows change in gate capacitance with gate voltage. Gate capacitance (Cg) is given as Cg = \( (C_{fe}^{-1} + C_{mos}^{-1})^{-1} \) and it is found that for Ec = 1.4 MV/cm and Pr = 6.5 \( \mu \)C/cm², \( |C_{fe}| \approx C_{MOS} \) and obtained peak in the subthreshold region. As we moves towards larger value of Pr peak is greater but slightly move towards the inversion region because at larger Pr, \( |−C_{fe}| >> C_{mos} \) and capacitance does not match properly to operate in negative capacitance region.

From Fig. 4(a) we observed current characteristics for different values of Pr and found that as values of Pr decrease the SS decreases in the subthreshold region and smaller Pr shows a steeper sub threshold characteristic. It can also be better explained with the graphs of variation of VMOS with Vg and variation of Vfe with Vg for different values of Pr in Fig. 4(b) and (c) respectively. It is also explained with Eq. 4, according to which when Pr is reduced, Vg decreases due to increase in \(-V_{fe}\). Thus the same value of drain current at lower Vg is obtained and SS decreases. Figure 5(a) describing the effect of variation in Ec for better capacitance matching. According to the Eq. 7 we found that Cfe is inversely proportional to Ec. As we increase the more value of Ec, Cfe decreases. For our simulation we get optimum matching at Ec = 1.4 because at this point Cfe \( \approx \) Cmos at fixed Pr of 6.5 \( \mu \)C/cm². The value of Ec is varied between 1.35 to 1.5. From analysis we found that for Ec > 1.4, the value of Cfe is decreasing and becomes less than Cmos and which is not desirable for NCFET. Figure 5(b) shows the effect of gate capacitance with variation in Ec. For optimum value of Ec we found peak in subthreshold region. As value of Ec increases the peak is increasing but shifting towards inside because Cfe is decreasing and become less than Cmos and which is not desirable.

Figure 6(a),(b),(c) are showing the current characteristics for different values of Ec, variation of VMOS with Vg and variation of Vfe with Vg for different values of Ec. From current characteristics we found that as Ec is increasing VMOS and Vfe is increasing more and more due to which the hysteresis is shown in the current characteristics which is not desirable for NCFET analysis. Figure 6(d) shows the average value of SS for different values of Ec and Pr. For optimum value of both Ec and Pr, we found average SS is 50 mV/decade which is less than the Boltzmann tyranny limit of 60mV/decade. For the baseline device the value of SS is obtained as 73 mV/decade but due to effect of negative capacitance and proper capacitance matching we obtained SS less than the baseline device. Here we also observed lower value of SS (< 50 mv/decade) but that region is not showing proper capacitance matching and having hysteresis behavior.
Operation of NCFET based circuits is also characterized by the ferro-electric thickness ($t_{fe}$). It also affects the capacitance matching condition because $C_{fe}$ is inversely proportional to $t_{fe}$. When the value of the $t_{fe}$ increases, $|C_{fe}|$ decreases and matching will be better. But there is a limit of increasing it because after a particular thickness we start obtaining hysteresis. In our simulation we have taken $t_{fe} = 5nm$ which is the maximum thickness for obtaining hysteresis free curve. Figure 7(a) showing the $I_d - V_g$ curves for different values of $t_{fe}$ and found that hysteresis starts as we move from 5nm to 6nm. This can also be better explained with Fig. 7(b) and (c) which are describing relation between $V_{MOS}$ with $V_g$ and $V_{fe}$ with $V_g$. From there we found that as $t_{fe}$ increases $V_{MOS}$ becomes greater than $V_g$ and moving towards hysteresis. Similarly $V_{fe}$ start decreasing and becomes more negative and after a critical thickness ($> 5$ nm), shows hysteresis property.

3.3 Variation in Ferro-electric Thickness ($t_{fe}$)
Fig. 6  (a) Current Characteristics for different values of $E_c$  (b) Variation of $V_{MOS}$ with $V_g$ for different values of $E_c$  (c) Variation of $V_{fe}$ with $V_g$ for different values of $E_c$  (d) Average SS for variation in $E_c$ and $P_R$

Fig. 7  (a) Current Characteristics for different values of $t_{fe}$  (b) Variation of $V_{MOS}$ with $V_g$ for different values of $t_{fe}$  (c) Variation of $V_{fe}$ with $V_g$ for different values of $t_{fe}$
3.4 R_{PE} factor

For describing the effect of P_R and E_C in a better way for capacitance matching, we define a factor R_{PE}. R_{PE} is the ratio of P_R and E_C.

For better matching between |C_{fe}| and C_{mos}, the value of |C_{fe}| should be close to C_{mos} and for obtaining this P_R should be less and E_C should be more. R_{PE} factor also correlated with the SS of the NCFET. Figure 8(a) gives the I_d-V_g curves for five NCFETs which having same (R_{PE} = 5) for different combinations of P_R and E_C and obtained almost the same current in sub-threshold region for all but slightly different current above this region. It is due to P_r as it is dominant factor as gate voltage increases. Figure 8(b) shows that for same R_{PE}, SS and threshold voltage (V_{th}) is almost the same.

3.5 Reverse DIBL and V_{th} Roll Off

Biasing of drain is having great impact on the electrostatic behavior of the devices particularly at the nanoscale level. As we know when the value of drain biasing increases for the simple devices (without negative capacitance effect), value of V_t decreases and we obtained drain induced barrier lowering (DIBL). It is basically due to lowering of band with the effect of high drain voltage. In our paper we selected PGP-SELBOX structure as baseline structure because in Fig. 9(a) we analyze the current characteristics
of both FDSOI and PGP-SELBOX structure at drain voltage $(V_D)$ 0.7 V and 0.07 V and found reduction in DIBL. It is because of PGP as it held high the gate induced field in comparison to without PGP structure. The DIBL is defined as

$$\text{DIBL} = \frac{V_{th}^{\text{high}} - V_{th}^{\text{low}}}{V_{DS}^{\text{high}} - V_{DS}^{\text{low}}}$$  \tag{9}$$

where $V_{th}^{\text{high}}$ is the threshold voltage at high $V_{DS}$ and $V_{th}^{\text{low}}$ at low $V_{DS}$. We calculated DIBL by above Eq (9) and found 143 mV/V for simple FDSOI and 95mV/V for the PGP-SELBOX.

In case of the negative capacitance we found the reverse effect of the DIBL or we obtained drain induced barrier rising effect(DIBR) and because of it, the $V_t$ at high drain voltage increases and we obtained negative value of DIBL. It is observed because of increase in the potential barrier with increase in drain voltage. This drain induced barrier rising explained the negative capacitance phenomenon and is related with the recent studies. Figure 9(b) shows the variation of Reverse DIBL and SS with $t_{fe}$.

For high value of drain voltage $V_t$ decreases with increase in $t_{fe}$. This is due to the increase in barrier height. Because of this DIBL increases in negative direction and SS is also decreasing with $t_{fe}$. Figure 9(c) shows the $V_{th}$ roll off for both type of NCFET based on FDSOI and PGP-SELBOX. From the figure we found that $V_{th}$ roll off improves in case of PGP-SELBOX NCFET because of its PGP type structure as it increases the gate control. Due to which $V_t$ does not decrease as much as in case of FDSOI NCFET, hence $V_{th}$ roll off improves in the proposed structure.

3.5.1 Performance Comparison with Counterpart Technologies

Maintaining performance consistency during down-scaling of devices becomes critical. In this section we compare some recent technologies with the proposed work shown in Table 1. Tunnel FET is one of the approach to overcome the thermal limit (60mV/dec) of SS during downscaling. We found TFET with $L_g = 13$nm, has SS of 60mV/dec and improved $I_{ON}/I_{OFF}$ ratio but limited $I_{ON}$ is the main drawback of it [32]. In the recent years, new class of device which having steep subthreshold slope device has been proposed called negative capacitance FETs. There characteristics is mainly depend upon the structure on which we apply the negative capacitance concept. In FDSOI based NCFET at $L_g = 20$nm we found SS as 56mV/dec and improved $I_{ON}/I_{OFF}$ ratio of $10^5$ [31]. We obtained good results but $I_{ON}/I_{OFF}$ ratio is little less. In our proposed work we improve both SS and $I_{ON}/I_{OFF}$ ratio by using PGP type structure for NCFET. We found SS as 50mV/dec and improved $I_{ON}/I_{OFF}$ ratio of $10^8$ which makes this device suitable for low power applications.

4 Conclusions

Through this work we investigate PGP-SELBOX NC FET which is advantageous in terms of design and performance (low power and better heat dissipation) and improves SCEs by inclusion of PGP. For this device, analysis for capacitance matching has been carried out by varying different ferro-electric parameters like coercivity $(E_C)$, polarization $(P_r)$ and FE layer thickness $(t_{fe})$ at $L_g = 30$ nm and $V_D = 0.7$ V. This proposed device has superior $I_{ON}/I_{OFF}$ ratio of $10^8$ and SS of 50 mV/dec at optimized values of $E_C$ (1.4 MV/cm), $P_r$ (6.5 μC/cm²) and $t_{fe}$ (5 nm). We also analyzed the $R_{PE}$ factor and found that for same $R_{PE}$, current characteristics and SS are approximately same due to similar capacitance matching. In addition we studied about short channel effects like reverse DIBL and $V_{th}$ roll off and examine their effect with ferro-electric thickness $(t_{fe})$. The obtained performance analysis of the proposed device make it suitable for low power operations especially when we taken single gate architecture FETs.

Acknowledgements The authors would like to thank head of the department, Department of Electronics and Communication Engineering, Malaviya National Institute of Technology Jaipur for providing necessary support for carrying out the simulation work.

Author Contributions The main conception of this work is the brainchild of Shalini Chaudhary (Author 1). The first draft of the manuscript was written by Shalini Chaudhary. Basudha Dewan

Table 1 Comparative analysis of technologies for various figure of merits

| Device Description                              | Tech. $(L_g)$ | $I_{ON}$ $(\mu A/\mu m)$ | $I_{OFF}$ $(A/\mu m)$ | $I_{ON}/I_{OFF}$ | SS $(mV/dec)$ | [Ref] |
|------------------------------------------------|--------------|--------------------------|-----------------------|------------------|--------------|-------|
| NCFET with PGP-SELBOX as baseline structure    | 30 nm        | 674                      | 1.96 × $10^{-11}$     | $10^8$           | 50           | [This Work] |
| NCFET with FDSOI as baseline structure         | 20 nm        | $10^5$                   | 1.0 × $10^{-6}$       | $10^5$           | 56           | [31]  |
| Tunnel Field Effect Transistor                 | 13 nm        | 10.0                     | 1.0 × $10^{-9}$       | $10^5$           | 60           | [32]  |
| Planar Junctionless SOI FET                    | 1 μm         | 100                      | 50.0 × $10^{-6}$      | $10^2$           | 150          | [33]  |
(Author 2) provided the necessary support regarding simulation and data interpretation. Chitrakant Sahu and Menka (Author 3 and 4) supervised the work and made important discussions and modifications to the final manuscript.

**Funding** The authors have not received any funding for this work.

**Availability of Data and Materials** There are no linked research data sets for this submission.

**Declarations**

**Ethics approval and consent to participate** Informed consent was obtained from all individual participants included in the study.

**Consent for Publication** Informed consent was obtained from all individual participants included in the study.

**Competing interests** The authors declare no competing interests.

**Conflict of Interests** The authors declare that they have no conflict of interest.

**References**

1. Amrouch H, Pahwa G, Gaidhane AD, Henkel J, Chauhan YS (2018) IEEE Trans Access 6:52754
2. Boucart K, Ionescu AM (2007) IEEE Trans Electron Devices 54(7):1725
3. Yadav M, Bulusu A, Dasgupta S (2013) Microelectron J 44(12):1251
4. Gopalakrishnan K, Griffin PB, Plummer JD (2002) In: Digest. International electron devices meeting, IEEE, pp 289–292
5. Salahuddin S, Datta S (2008) Nano Lett 8(2):405
6. Zhou J, Han G, Li Q, Peng Y, Lu X (2016) In: IEEE international electron devices meeting, pp 310–313
7. Wu J, Kanyang R, Han G, Zhou J, Liu Y, Wang Y, Peng Y, Zhang J, Sun QQ, Zhang DW et al (2018) IEEE Electron Device Lett 39(4):614
8. Pahwa G, Dutta T, Agarwal A, Chauhan YS (2018) IEEE Trans Electron Devices 65(3):867
9. Li Y, Kang Y, Gong X (2017) IEEE Trans Electron Devices 64(10):4317
10. Gupta S, Steiner M, Aziz A, Narayanan V, Datta S, Gupta SK (2017) IEEE Trans Electron Devices 64(8):3092
11. Colinge J (2004) Silicon-on-insulator technology: materials to VLSI: materials to Vlsi (Springer Science & Business Media

12. Tian Y, Huang R, Zhang X, Wang Y (2005) IEEE Trans Electron Devices 52(4):561
13. Fiegna C, Yang Y, Sangiorgi E, O’Neill AG (2007) IEEE Trans Electron Devices 55(1):233
14. Kumar MJ, Orouji AA, Physica E (2006) Low-dimens Syst Nanostruct 33(1):134
15. Pal C, Mazhari B, Iyer S (2005) In: IEEE Conference on electron devices and solid-state circuits (IEEE 2005), pp 559–562
16. Chaudhry A, Kumar MJ (2004) IEEE Trans Device Mater Reliab 4(1):99
17. Loan SA, Qureshi S, Iyer SSK (2010) IEEE Trans Electron Devices 57(3):671
18. Xiong W, Ramkumar K, Jang S, Park J, Colinge J (2002) In: Proc. IEEE Int. SOI Conf, pp 23–24
19. Kumar MJ, Siva M (2008) IEEE Trans Electron Devices 55(6):1554
20. Clima S, Wouters D, Adelmann C, Schenk T, Schroeder U, Jurczak M, Pourtois G (2014) Appl Phys Lett 104(9):092–906
21. Dong Y, Chen M, Chen J, Wang X, Wang X, He P, Lin X, Tian L, Li Z (2003) Semicond Technol 19(3):L25
22. Cheng PH, Yin YT, Tsai IN, Lu CH, Li LJ, Pan SC, Shieh J, Shiojiri M, Chen MJ (2019) Commun Phys 2(1):1
23. Zhou J, Han G, Li Q, Peng Y, Lu X, Zhang C, Zhang J, Sun QQ, Zhang DW, Hao Y (2016) In: IEEE International electron devices meeting (IEDM) (IEEE 2016), pp 12–2
24. Tian H, Li YX, Li L, Wang X, Liang R, Yang Y, Ren TL (2019) IEEE Trans Electron Devices 66(3):1579
25. Rusu A, Salvatore GA, Jimenez D, Ionescu AM (2010) In: 2010 International electron devices meeting (IEEE), pp 16–3
26. Int S, Santa Clara C et al (2014) Santa Clara, CA USA
27. Starkov A, Starkov I (2014) Ferroelectrics 461(1):50
28. Müller J., Polakowski P, Mueller S, Mikolajick T (2015) ECS J Solid State Sci Technol 4(5):N30
29. Lin CL, Khan AI, Salahuddin S, Hu C (2016) IEEE Trans Electron Dev 63(5):2197
30. Bidenko P, Lee S, Han JH, Song JD, Kim SH (2018) IEEE J Electron Dev Soc 6:910
31. Yu T, Li W., Zhao Z, Si P, Zhang K (2020) Microelectron J 98:104730
32. Avci UE, Morris DH, Young IA (2015) IEEE J Electron Devices Soc 3(3):88. https://doi.org/10.1109/IEDS.2015.2390591
33. Gundapaneni S, Ganguly S, Kottantharayil A (2011) IEEE Electron Device Lett 32(3):261. https://doi.org/10.1109/LED.2010.2099204

**Publisher’s Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.