A multi-mode area-efficient SCL polar decoder

Chenrong Xiong, Jun Lin, Student member, IEEE and Zhiyuan Yan, Senior member, IEEE

Abstract—Polar codes are of great interest since they are the first provably capacity-achieving forward error correction codes. To improve throughput and to reduce decoding latency of polar decoders, maximum likelihood (ML) decoding units are used by successive cancellation list (SCL) decoders as well as successive cancellation (SC) decoders. This paper proposes an approximate ML (AML) decoding unit for SCL decoders first. In particular, we investigate the distribution of frozen bits of polar codes designed for both the binary erasure and additive white Gaussian noise channels, and take advantage of the distribution to reduce the complexity of the AML decoding unit, improving the area efficiency of SCL decoders. Furthermore, a multi-mode SCL decoder with variable list sizes and parallelism is proposed. If high throughput or small latency is required, the decoder decodes multiple received codewords in parallel with a small list size. However, if error performance is of higher priority, the multi-mode decoder switches to a serial mode with a bigger list size. Therefore, the multi-mode SCL decoder provides a flexible tradeoff between latency, throughput and error performance, and adapts to different throughput and latency requirements at the expense of small overhead. Hardware implementation and synthesis results show that our polar decoders not only have a better area efficiency but also easily adapt to different communication channels and applications.

Index Terms—Error control codes, polar codes, successive cancellation list decoding, ML decoding, multi-mode decoding, parallel decoding

I. INTRODUCTION

Polar codes [1], a breakthrough in coding theory, have attracted lots of research interest since they achieve the symmetric memoryless channels with both binary input [1] and nonbinary input [2]. A lot of effort has been made to improve the error performance of polar codes with short or moderate lengths [3]–[8], and to improve the hardware area efficiency of polar decoders [9]–[20].

Maximum likelihood (ML) decoding algorithms — the sphere decoding algorithm [6], stack sphere decoding algorithm [7] and a Viterbi algorithm [8] — can be used to decode polar codes, but their complexity can be prohibitively high. Compared with ML decoding algorithms, the successive cancellation (SC) decoding algorithm [1] has a lower complexity at the cost of sub-optimal performance. To improve the performance of the SC algorithm, the list (SCL) decoding algorithm [21] and the CRC-aided SCL (CA-SCL) algorithm [3], [5] were proposed. A key drawback of the SC, SCL and CA-SCL algorithms is their long decoding latency and low decoding throughput, as these algorithms deal with only one bit at a time: the SC algorithm makes hard bit decisions only one bit at a time; in the SCL and CA-SCL algorithms, the path expansion is with respect to only one bit.

To reduce decoding latency and improve throughput of an SC polar decoder, several algorithms [13], [15], [22], [23] were proposed to deal with several bits at a time instead of only one bit by using ML decoding units, which calculate symbol-wise channel transition probabilities and make hard decisions for several bits at a time. Based on the SC algorithm, the parallel SC [22], hybrid ML-SC [23], ML simplified SC (ML-SSC) [15] and fast ML-SSC [13] algorithms were proposed. The basic difference of ML decoding units between these four algorithms is that hybrid ML-SC [23] and fast ML-SSC [13] take advantage of the distribution of frozen bits to reduce complexity, but neither parallel SC [22] nor ML-SSC [15] algorithms do so.

ML decoding units in [19], [20], [24]–[27] are also used to improve throughput of SCL-based decoders and to reduce decoding latency. Instead of making hard decisions in SCL-based algorithms, an ML decoding unit for SCL-based algorithms calculates symbol-wise channel transition probabilities and performs path expansion and pruning. None of these SCL-based algorithms takes advantage of the distribution of frozen bits to reduce complexity of ML decoding units. Therefore, ML decoding units in these SCL-based algorithms have high complexities. For example, when the list size is four and the symbol size is eight, the ML decoding unit accounts for 27% of the overall decoder area in [25]. In [27], when the code length is 1024, the area of an ML decoding unit takes up as much as 62% of the overall decoder area.

In this paper, we first propose a low-complexity approximate ML (AML) decoding unit by utilizing the distribution of frozen bits of polar codes and then propose a multi-mode SCL (MM-SCL) polar decoder to support variable throughput and latency. Our main contributions are:

- The divide-and-conquer method in [23] is applied in the probability domain to simplify the ML unit for SC-based algorithms. By extending this idea, a divide-and-conquer AML decoding unit for SCL-based algorithms is proposed by considering the distribution of frozen bits. Its computational complexity is greatly smaller than those of existing ML decoding units for SCL-based algorithms. When an appropriate design parameter for the divide-and-conquer AML decoding unit is selected, the SCL decoder has negligible performance loss.

- The distribution of frozen bits of polar codes is analyzed from the viewpoint of code construction. We show that there are only a small number of frozen-location patterns for polar codes constructed by a method proposed by Arıkan in [28] and a method in [29].

- Since only a small number of frozen-location patterns exist in polar codes, the divide-and-conquer AML decoding unit for SCL-based algorithms is simplified further. A low-complexity hardware implementation for the simplified divide-and-conquer AML decoding unit, the LC-AML decoding unit, is proposed. Synthesis results show that by taking advantage of a small number of
frozen-location patterns, our CA-SCL decoder with the LC-AML unit is implemented as well. The MM-SCL decoder decoder supports SCL algorithms with different list sizes and parallelism. When a high throughput or small latency is needed, the MM-SCL decoder decoding unit switches to a mode with a greater list size to decode only one receive codeword. Therefore, the MM-SCL polar decoder provides a flexible tradeoff between latency, throughput and performance, and consequently adapts to different throughput and latency requirements at the expense of small overhead.

Our proposed divide-and-conquer AML decoding unit for SCL-based algorithm is an extension of the method for SC-based algorithm in [23]. However, by investigating the distribution of frozen bits of polar codes, we reduce the complexity of the ML decoding unit further. Existing ML decoding units for SCL decoders [19], [24]–[27] perform list pruning function after all the symbol-wise channel transition probabilities are calculated, whereas the LC-AML decoding unit sorts intermediate calculation results generated by the recursive channel combination method [19], and consequently reduces the number of symbol-wise channel transition probabilities dealt with by the list pruning function. Hence, the proposed LC-AML decoding unit has a much smaller complexity. The performance degradation due to the proposed LC-AML is the same as that in [19], [25]. Although the ML decoding unit in [24] has no performance degradation, its complexity grows quickly as the list size and symbol size increase. The performance degradation of the ML decoding unit in [26], [27] depends on its design parameters.

Many applications, such as modern wireless or wireline communication system, require variable data rate transmission and have stringent latency requirements. As a potential candidate of FEC technique for future communication systems, a polar decoder supporting variable data rate and variable decoding latency is desired. Unfortunately, existing polar decoders provide only fixed latency and throughput (data rate). To the best of our knowledge, the proposed MM-SCL decoder is the first polar decoder with variable throughput and decoding latency given a polar code.

The rest of this paper is organized as follows. In Section II, polar codes as well as construction methods for polar codes and existing ML decoding units are reviewed. In Section III, first, the divide-and-conquer method is applied in the probability domain for the ML unit of SC-based algorithms. Then, the divide-and-conquer AML decoding unit for SCL-based algorithms is proposed, and its computational complexity is also analyzed. In Section IV, frozen-location patterns for polar codes are investigated. In Section V, a hardware design of the LC-AML unit is proposed, and an area-efficient CA-SCL decoder with the LC-AML unit is implemented as well. The hardware implementation and synthesis results for the area-efficient SCL decoder are also presented in this section. In Section VI, the MM-SCL decoder, its hardware implementation and synthesis results are presented. Finally, some conclusions are provided in Section VII.

II. PRELIMINARIES

A. Notations

Suppose \( \mathbf{u} \) represents a binary vector \((u_1, u_2, \cdots, u_N)\), \(u_a^b\) denotes a binary subvector \((u_a, u_{a+1}, \cdots, u_{b-1}, u_b)\) of \( \mathbf{u} \) for \(1 \leq a, b \leq N\); if \(a > b\), \(u_b^a\) is regarded as void. \(u_{a,o}^b\) and \(u_{a,e}^b\) represent the subvectors of \(u_b^a\) with odd and even indices, respectively. For an index set \( \mathcal{A} \subseteq \mathcal{I} = \{1, 2, \cdots, N\} \), its complement in \( \mathcal{I} \) is denoted as \( \mathcal{A}^c \). The subvector of \( \mathbf{u} = u_i^N \) restricted to \( \mathcal{A} \) is represented by \( \mathbf{u}_A = (u_i : 0 < i \leq N, i \in \mathcal{A}) \).

B. Polar Codes

For an \((N, K)\) polar code, the code length \(N\) is a power of two, i.e., \(N = 2^n\) for \(n > 0\). The data bit sequence, represented by \( \mathbf{u} = u_1^N \), is divided into two parts: a \(K\)-element part \( \mathbf{u}_A \) which carries information bits, and \( \mathbf{u}_A^c \) whose elements (called frozen bits) are set to zero. The corresponding encoded bit sequence \( \mathbf{x} = x_1^N \) is generated by \( \mathbf{x} = \mathbf{u}B_N^\otimes n \), where \( B_N \) is the \( N \times N \) bit-reversal permutation matrix, \( F = [1 \ 0] \), and \( F^\otimes n \) is the \( n\)-th Kronecker power of \( F \).

C. Construction Methods of Polar Codes

An essential problem for constructing a polar code is to determine the locations of frozen bits (elements of \( \mathcal{A}^c \)). For the BEC with an erasure probability \( \epsilon \) (\(0 < \epsilon < 1\)), assuming \( z_{0,1} = \epsilon \), the following recursions [28] are used to construct an \((N, K)\) polar code, where \( N = 2^n \) and \(0 < K < N\):

\[
\begin{align*}
  z_{i,2j-1} &= 2z_{i-1,j} - z_{i-1,j}^2, \quad (1) \\
  z_{i,2j} &= z_{i-1,j}^2, \quad (2)
\end{align*}
\]

where \(1 \leq i \leq n\). Then \( \mathcal{A}^c \) is chosen such that \( \sum_{j \in \mathcal{A}^c} z_{n,j} \) is maximal and \( |\mathcal{A}^c| = N - K \).

For the AWGN channel and a given initial value of \( z_{0,1} \), which is determined by a desired signal-to-noise ratio (SNR), the following recursive method [29] based on Gaussian approximation is used for \( 1 \leq i \leq n \):

\[
\begin{align*}
  z_{i,2j-1} &= \tau^{-1}(1 - (1 - \tau(z_{i-1,j}))^2), \quad (3) \\
  z_{i,2j} &= 2z_{i-1,j}, \quad (4)
\end{align*}
\]

where

\[
\tau(x) = \begin{cases} 
  e^{-0.4257x^{0.86} + 0.0218}, & 0 < x < 10, \\
  \sqrt{\frac{2}{\pi}}e^{-\frac{1}{4}(1 - \frac{x}{10})^2}, & x \geq 10.
\end{cases}
\] (5)

In this case, \( \mathcal{A}^c \) is chosen such that \( \sum_{j \in \mathcal{A}^c} z_{n,j} \) is minimal and \( |\mathcal{A}^c| = N - K \).
D. Existing ML Decoding Units for Polar Decoders

When \( x = u_B F^\otimes n \) is transmitted, suppose the received word is \( y = y^N \) and the symbol size is \( M = 2^m \). A symbol-decision [19] ML decoding unit first calculates symbol-wise channel transition probabilities, \( \Pr(y, \hat{u}^M_j \mid u^M_M+1) \) \((0 \leq j < N_M)\), then makes a symbol-wise ML decision for SC-based decoders or chooses the \( L \) most reliable paths for SCL-based decoders. Here, \( \hat{u}^M_j \) is the previously estimated bits.

There are three methods to calculate the symbol-wise channel transition probabilities, and all of them do not take advantage of the distribution of frozen bits. The first [15], [22], [24], [26] is based on an \( M \)-element product of bit-channel transition probabilities, called directing mapping method (DMM):

\[
\Pr(y, \hat{u}^{M-M}_1 \mid u^M_1) = \prod_{j=0}^{M-1} \Pr(y_{j+1} \mid \hat{u}^{M}_1, u^M_1, \cdots, \hat{u}^{M-M+1}_j, u^{M-M+1}_j),
\]

where \( u^{M-M+1}_j = (w_i, w_i+\frac{M}{N}, \cdots, w_i+N-M\otimes M)B_M F^\otimes m \) for \( 1 \leq i \leq \frac{M}{N} \), and \( \hat{u}^{M-M+1}_j \) is the previously estimated bit vector of \( u^{M-M+1}_j \).

The second [19], called as the recursive channel combination (RCC) method, is based on a product of symbol-wise channel transition probabilities recursively,

\[
\Pr(y^{2\Lambda}, \hat{u}_1 \mid u^{\Phi+\Phi}_2) = \Pr(y^{2\Lambda}, \hat{u}_1, \hat{u}_2, \hat{u}_3, \hat{u}_4 \mid u_1^{\Phi+\Phi}, u_1^{\Phi+\Phi}, u_1^{\Phi+\Phi}, u_1^{\Phi+\Phi}) = \cdot \Pr(y^{2\Lambda}, \hat{u}_1, \hat{u}_2, \hat{u}_3, \hat{u}_4 \mid u_1^{\Phi+\Phi}, u_1^{\Phi+\Phi}, u_1^{\Phi+\Phi}, u_1^{\Phi+\Phi}),
\]

where \( 1 \leq \phi \leq m, 0 \leq \lambda < n, \Lambda = 2^\lambda \), and \( \Phi = 2^\phi \).

The third [27] is a hybrid method by applying the DMM first and then the RCC method, referred to as the DRH method.

Based on the distribution of frozen bits, some data symbols in [13] are considered as some special constituent codes, such as repetition codes and single-parity-check nodes. Different methods were proposed to deal with different constituent codes.

Furthermore, an ML decoding unit in [23] with the divide-and-conquer method was proposed for SC algorithms based on an empirical assumption [23].

Assumption 1. For a well designed polar code, there is no such case that \( u_{2^i-1} \) is an information bit and \( u_{2^i} \) is a frozen bit, for any \( 1 \leq i \leq \frac{N}{2} \).

Based on this assumption and the divide-and-conquer method, a simplified ML unit was proposed in [23]. Moreover, a recursive way of the divide-and-conquer method was proposed in [23], but it is not suitable for hardware implementation since it is for a large symbol size, which has a very high complexity for hardware implementation.

It is possible to take advantage of frozen-location patterns to reduce complexity of ML decoding units has been discussed in [13] and [23] for SC-based algorithms, but it has not been investigated yet for SCL-based algorithms.

III. Divide-and-Conquer AML Decoding Unit

The simplified ML unit in [23] is based on the Euclidean distance since an AWGN channel is assumed. Here, we first apply the divide-and-conquer method in the probability domain and reformulate the ML unit for SC-based algorithms. This simplified ML unit in the probability domain is slightly more general than that in [23], because it is applicable to both AWGN channels and other channels. We then extend the simplified ML unit in the probability domain to SCL-based algorithms.

A. Reformulation of the divide-and-conquer ML unit for SC-based algorithms [27] in the probability domain

For the ease of discussion, a string vector \( S_a = S_a \cdots S_b \) (for \( 1 \leq a \leq b \leq N \)) is introduced to represent a frozen-location pattern of symbol \( u^a_b \). If \( u_j \) \((a \leq j \leq b)\) is an information bit, \( S_j \) is denoted as ‘D’. Otherwise, \( S_j \) as ‘F’.

Consider a toy example of a four-bit symbol \( u^4_4 \). Assuming \( u_1 \) and \( u_3 \) are frozen bits, and \( u_2 \) and \( u_4 \) are information bits. Then the frozen-location pattern \( S^4_1 \) of \( u^4_1 \) is ‘FDFD’. Obviously, for all \( M \)-bit symbols, there are \( 2^M \) frozen-location patterns.

Based on Assumption 1, \( u^{M+M}_{j+M} (0 \leq j < \frac{N}{M}) \) can be divided into \( \frac{N}{M} \) pairs, \( u_{j+M+2i-1} \) and \( u_{j+M+2i} \) for \( 1 \leq i \leq \frac{N}{M} \). In theory, any pair of \( u_{j+M+2i-1} \) and \( u_{j+M+2i} \) have four possibilities: ‘FF’ is trivial. Under Assumption 1, ‘DF’ is not possible. Hence, in [23], only two remaining possibilities are considered: ‘FD’ and ‘DD’. Let \( \Omega^{(j)}_{(i)} \) represent the index set of \( i \) that \( u^{M+M}_{j+M+2i-1} = \) ‘FD’. \( \Omega^{(j)}_{(i)} \) represents the index set of \( i \) that \( u^{M+M}_{j+M+2i-1} = \) ‘DD’.

For SC-based algorithms, the maximum of \( 2|\Omega^{(j)}_{(i)}| + 2|\Omega^{(j)}_{(i)}| \) values of \( T(u^{M+M}_{j+M+1}) = \Pr(y, \hat{u}^{M+M}_1 \mid u^{M+M}_1) \) needs to be found. Based on the RCC method [19],

\[
T_u^{M+M}_{j+M+1} = T_1(v^{M+M}_{j+M+1}) \times T_2(v^{M+M}_{j+M+1}),
\]

where \( v^{N}_{j+M+1} \oplus u^{N}_{j+M+1} \), \( T_1(v^{M+M}_{j+M+1}) = \Pr(y^{M+M}_{j+M+1}, v^{M+M}_{j+M+1}) \), and \( T_2(v^{M+M}_{j+M+1} \oplus u^{M+M}_{j+M+1}) \) are the possible values of \( T(u^{M+M}_{j+M+1}) \) can be divided into \( 2|\Omega^{(j)}_{(i)}| \) groups based on \( \Omega^{(j)}_{(i)} \), each with \( 2|\Omega^{(j)}_{(i)}| \) values. In each group, for \( i \in \Omega^{(j)}_{(i)} \), since \( v^{M+M}_{j+M+1} \) and \( u^{M+M}_{j+M+1} \) are independent, \( \max(T) = \max(T_1) \max(T_2) \).

Next, the maximum of \( 2|\Omega^{(j)}_{(i)}| \) values generated in the previous step is found. Therefore, if \( \Omega^{(j)}_{(i)} = \emptyset \),

\[
\max(T) = \max_{u^{M+M}_{j+M+1}} (T_1) \times \max_{u^{M+M}_{j+M+1}} (T_2); \quad (8)
\]

otherwise,

\[
\max(T) = \max_{u^{M+M}_{j+M+1}} \min_{i \in \Omega^{(j)}_{(i)}} \left( \max_{u^{M+M}_{j+M+1}} (T_1) \times \max_{u^{M+M}_{j+M+1}} (T_2) \right). \quad (9)
\]

Under Assumption 1, considering Eq. (8), if \( \Omega^{(j)}_{(i)} = \emptyset \), the maximal value of \( T \) is just a product of the maximal value.
\[ \Pr(y^*_1|u^*_1) = \Pr(y^*_1|v_1, v_2) \times \Pr(y^*_1|u_2, u_4) \text{ where } v_1 = u_1 \oplus u_2 \text{ and } v_2 = u_3 \oplus u_4 \]

(a) \[ \max_{DDDD} \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0001], \\
\vdots \\
Pr(y^*_1[1110], \\
Pr(y^*_1[1111]) \end{array} \right) = \max \left( \begin{array}{c} \max \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0010]), \\
\vdots \\
Pr(y^*_1[0100], \\
Pr(y^*_1[0110]), \\
Pr(y^*_1[0111]) \end{array} \right) \times \max \left( \begin{array}{c} \Pr(y^*_1[00]), \\
Pr(y^*_1[01]), \\
Pr(y^*_1[10]), \\
Pr(y^*_1[11]) \end{array} \right) \right) \right) \]

(b) \[ \max_{FFDD} \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0001]), \\
\vdots \\
Pr(y^*_1[0111]) \end{array} \right) = \max \left( \begin{array}{c} \max \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0011]), \\
\vdots \\
Pr(y^*_1[0111]) \end{array} \right) \times \max \left( \begin{array}{c} \Pr(y^*_1[00]), \\
Pr(y^*_1[01]), \\
Pr(y^*_1[10]), \\
Pr(y^*_1[11]) \end{array} \right) \right) \right) \]

(c) \[ \max_{DDDD} \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0001]), \\
\vdots \\
Pr(y^*_1[1110], \\
Pr(y^*_1[1111]) \end{array} \right) = \max \left( \begin{array}{c} \max \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0010]), \\
\vdots \\
Pr(y^*_1[0100], \\
Pr(y^*_1[0110]), \\
Pr(y^*_1[0111]) \end{array} \right) \times \max \left( \begin{array}{c} \Pr(y^*_1[00]), \\
Pr(y^*_1[01]), \\
Pr(y^*_1[10]), \\
Pr(y^*_1[11]) \end{array} \right) \right) \right) \]

(d) \[ \max_{DDDD} \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0001]), \\
\vdots \\
Pr(y^*_1[0111]) \end{array} \right) = \max \left( \begin{array}{c} \max \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0010]), \\
\vdots \\
Pr(y^*_1[0110]), \\
Pr(y^*_1[0111]) \end{array} \right) \times \max \left( \begin{array}{c} \Pr(y^*_1[00]), \\
Pr(y^*_1[01]), \\
Pr(y^*_1[10]), \\
Pr(y^*_1[11]) \end{array} \right) \right) \right) \]

(e) \[ \max_{DDDD} \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0001]), \\
\vdots \\
Pr(y^*_1[1110], \\
Pr(y^*_1[1111]) \end{array} \right) = \max \left( \begin{array}{c} \max \left( \begin{array}{c} \Pr(y^*_1[0000], \\
Pr(y^*_1[0010]), \\
\vdots \\
Pr(y^*_1[0110]), \\
Pr(y^*_1[0111]) \end{array} \right) \times \max \left( \begin{array}{c} \Pr(y^*_1[00]), \\
Pr(y^*_1[01]), \\
Pr(y^*_1[10]), \\
Pr(y^*_1[11]) \end{array} \right) \right) \right) \]

For SC

For SCL

---

Fig. 1. Examples for calculating \(\max()\) and \(\max_2()\) functions when \(M = 4, N = 4, q = 2\), and \(j = 0\). (a) the calculation rule for \(\Pr(y^*_1|u^*_1)\), (b) the calculation of \(\max(\Pr(y^*_1|u^*_1))\) in [23] when the frozen-location pattern is ‘DDDD’, (c) the calculation of \(\max(\Pr(y^*_1|u^*_1))\) in [23] when the frozen-location pattern is ‘FDDD’, (d) the calculation of \(\max_2(\Pr(y^*_1|u^*_1))\) when the frozen-location pattern is ‘DDDD’, and (e) the calculation of \(\max_2(\Pr(y^*_1|u^*_1))\) when the frozen-location pattern is ‘FDDD’.

---

The path expansion-and-pruning procedure of SCL-based algorithms is divided into two stages. In the first stage, the \(q\) most reliable paths are selected for each list by calculating and comparing path metrics. In the second stage, the \(L\) most reliable paths among the \(qL\) survival paths generated in the first stage. This two stage approach was proposed in our prior work [19], and the novelty herein is that we use the divide-and-conquer method to reduce the complexity of the first stage. The second stage has been described in [19], and we omit its discussions.

Assuming \(|\Omega^{(0)}_{01}| = \beta_j, |\Omega^{(1)}_{11}| = \gamma_j\). When \(\beta_j \geq 1\), let \(\Omega^{(0)}_1 = \{i_{j1}^{(0)}, i_{j2}^{(0)}, \ldots, i_{j\beta_j}^{(0)}\} \quad i_{j1}^{(0)} < i_{j2}^{(0)} < \cdots < i_{j\beta_j}^{(0)}\). The first stage includes:

**Step 0:** the RCC method [19] is applied to calculate both \(T_1\) and the maximal value of \(T_2\). For example, Fig. 1(b) shows an example of frozen-location pattern ‘DDDD’ which has \(\Omega^{(0)}_{01} = \emptyset\), when \(M = 4\) and \(N = 4\). If \(\Omega^{(0)}_{01}\) is not empty, for any \(i \in \Omega^{(0)}_{01}, v_{jM+i} = u_{jM+2i}\).

**B. Divide-and-conquer AML decoding unit for SCL-based algorithms**

Extending the idea in Eqs. (8) and (9), we propose a divide-and-conquer AML decoding method for SCL-based algorithms under Assumption 1. For SC-based algorithms, only the maximal value of \(\Pr(y, \hat{u}_{jM}^{jM+1}|u_{jM+1})\) is needed. In contrast, for SCL-based algorithms with list size \(L\), the \(L\) maximal values of \(\Pr(y, \hat{u}_{jM}^{jM+1}|u_{jM+1})\) are needed. A simple understanding for our method is that the \(\max(\Pr(\rho))\) function is replaced by a function finding the \(L\) maximal values of \(\Pr(\rho)\), denoted as \([\Pr(\rho_1), \ldots, \Pr(\rho_L)] = \max_L(\Pr(\rho))\). \(\max_L(\Pr(\rho)) \times \max_L(\Pr(\psi))\) generates \(L^2\) values of \(\Pr(\rho_1) \Pr(\psi_j)\) for \(1 \leq i, j \leq L\).
maximal values of $2^q$ values of $T_1$, and the $\min(q, 2^r)$ maximal values of $2^r$ values of $T_2$.

Step 2: For $B^{(j)}$, there are $(\min(q, 2^r))^2$ values of $T$, which is a product of values of $T_1$ and $T_2$ generated in Step 1.

Step 3: The $q$ maximal values are selected from $(\min(q, 2^r))^2 2^{\beta_j}$ values of $T$ generated by Step 2 because there are $2^{\beta_j}$ possible values for $B^{(j)}$.

If $\Omega_{01} = \emptyset$ and $\beta_j = 0$, we still use the aforementioned four steps to find the $q$ most reliable paths for each list except that $B^{(j)}$ is considered as a void binary vector which is the only value for $B^{(j)}$ when $\beta_j = 0$.

Fig. 1(d) and 1(e) show two examples for frozen-location patterns ‘DDDD’ and ‘FDDD’, respectively when $M = 4$, $N = 4$, and $q = 2$. After these four steps are carried out for each list, there are $qL$ values of $T$ left, which are sorted to choose the $L$ maximal values in the second stage.

The proposed divide-and-conquer AML decoding unit has a lower computational complexity. It reduces the number of symbol-wise channel transition probabilities dealt by the list pruning function by sorting the intermediate calculation results generated by the RCC method [19], whereas the DMM, RCC, and DRH methods perform list pruning function after all the symbol-wise channel transition probabilities are calculated. For example, in Fig. 1(d), the DMM, RCC, and DRH methods perform $\max_2(\Pr(y_1^2|u_1^2))$ after all 16 values of $\Pr(y_1^2|u_1^2)$ are calculated. The proposed divide-and-conquer method performs $\max_2(\Pr(y_1^2|v_1^2))$ and $\max_2(\Pr(y_1^2|v_2^2, u_4^2))$ first. Then it finds the two maximal values out of four elements generated by $\max_2(\Pr(y_1^2|v_1^2)) \otimes \max_2(\Pr(y_1^2|u_2^2, u_4^2))$. The output of the proposed AML decoding unit is the same as those of other ML decoding units if they have the same input.

Given an $M$-bit symbol $u_j^{M+M}$, $\Omega_{01}$, $\Omega_{11}$, $\Omega_1$, $\Omega_i^{(j)}$, $\Pr(y_1^{N}, v_i^{M+M} | u_j^{M+M})$, and $\Pr(y_1^{N}, v_i^{M+M} | u_j^{M+M})$, the first stage using the divide-and-conquer decoding unit needs two $2^q$-to-$\min(q, 2^r)$ sorts, one $(\min(q, 2^r))^2 2^{\beta_j}$-to-$q$ sort, and $(\min(q, 2^r))^2 2^{\beta_j}$ multiplications per list, whereas the ML decoding unit in [19] needs $2^{\beta_j}$ multiplications and a $2^{\beta_j+2\gamma_j}$-to-$q$ sort per list. By examining all possible values of $\beta_j$ and $\gamma_j$, we can find the worst-case computational complexity.

We demonstrate the advantage of the proposed divide-and-conquer AML unit in computational complexity as opposed to other ML decoding units if they have the same input. Given an $M$-bit symbol $u_j^{M+M}$, $\Omega_{01}$, $\Omega_{11}$, $\Omega_i^{(j)}$, $\Pr(y_1^{N}, v_i^{M+M} | u_j^{M+M})$, and $\Pr(y_1^{N}, v_i^{M+M} | u_j^{M+M})$, the first stage using the divide-and-conquer decoding unit needs two $2^q$-to-$\min(q, 2^r)$ sorts, one $(\min(q, 2^r))^2 2^{\beta_j}$-to-$q$ sort, and $(\min(q, 2^r))^2 2^{\beta_j}$ multiplications per list, whereas the ML decoding unit in [19] needs $2^{\beta_j}$ multiplications and a $2^{\beta_j+2\gamma_j}$-to-$q$ sort per list. By examining all possible values of $\beta_j$ and $\gamma_j$, we can find the worst-case computational complexity.

We demonstrate the advantage of the proposed divide-and-conquer AML unit in computational complexity as opposed to other ML decoding units if they have the same input. Given an $M$-bit symbol $u_j^{M+M}$, $\Omega_{01}$, $\Omega_{11}$, $\Omega_i^{(j)}$, $\Pr(y_1^{N}, v_i^{M+M} | u_j^{M+M})$, and $\Pr(y_1^{N}, v_i^{M+M} | u_j^{M+M})$, the first stage using the divide-and-conquer decoding unit needs two $2^q$-to-$\min(q, 2^r)$ sorts, one $(\min(q, 2^r))^2 2^{\beta_j}$-to-$q$ sort, and $(\min(q, 2^r))^2 2^{\beta_j}$ multiplications per list, whereas the ML decoding unit in [19] needs $2^{\beta_j}$ multiplications and a $2^{\beta_j+2\gamma_j}$-to-$q$ sort per list. By examining all possible values of $\beta_j$ and $\gamma_j$, we can find the worst-case computational complexity.

IV. FROZEN-LOCATION PATTERNS FOR POLAR CODES

Considering the hardware implementation for the divide-and-conquer AML unit, a uniform hardware design for all frozen-location patterns is preferred rather than different dedicated designs for various frozen-location patterns. For $M = 8$ and $M = 16$, there are 81 and 6561 possible frozen-location patterns satisfying Assumption 1, respectively. Actually, some of them may never exist in a polar code. Therefore, we want to know the exact number of frozen-location patterns in a polar code, since the number of frozen-location patterns impacts the complexity of the divide-and-conquer AML decoding unit for SCL-based algorithms: the more frozen-location patterns, the higher complexity the divide-and-conquer AML decoding unit has.
A. Polar Codes for the BEC

For polar codes constructed for the BEC with an erasure probability \(0 < \epsilon < 1\), Eqs. (1) and (2) are used in [28]. Fig. 3 illustrates the transition graph of the erasure probability for constructing a polar code with the code length no more than eight, and also can be viewed as a sub-graph of the erasure probability transition for any eight-bit symbol of a polar code because of the recursive calculation. In order to examine frozen-location patterns in a polar code, we have following results regarding the ordering of \(z_{i,j}\) for \(i \geq 1\) and \(1 \leq j \leq 2^i\). This ordering determines possible frozen-location patterns in a polar code.

**Proposition 1.** Assuming \(z_{0,i} = \epsilon \in (0, 1)\), given any \(i \geq 1\) and \(1 \leq j \leq 2^i\), \(z_{i,j}\) is calculated by Eqs. (1) or (2). We have

(a) \(0 < z_{i,j} < 1\) for \(i \geq 1\) and \(1 \leq j \leq 2^i\),
(b) \(z_{i,j-1} < z_{i,j}\) for \(i \geq 1\) and \(1 \leq j \leq 2^{i-1}\),
(c) \(z_{i,j-3} > z_{i,j-2} > z_{i,j-1} > z_{i,j}\) for \(i \geq 2\) and \(1 \leq j \leq 2^{i-2}\),
(d) \(z_{i,j-7} > z_{i,j-6} > z_{i,j-5} > z_{i,j-4} > z_{i,j-2} > z_{i,j-1} > z_{i,j}\) for \(i \geq 3\) and \(1 \leq j \leq 2^{i-3}\).

Proof of Prop. 1 is provided in the Appendix.

Now, let us explain how the ordering of \(z_{i,j}\) determines \(2^m\)-bit (\(1 \leq m \leq 3\)) frozen-location patterns in an \((N,K)\) polar code over the BEC. First, to choose elements of \(A^c\) for an \((N,K)\) polar code over the BEC, \(A^c\) is chosen such that \(\sum_{j \in A^c} z_{n,j}\) is maximal and \(|A^c| = N-K\), where \(N = 2^n\). Then, if there are \(k_j\) frozen bits in a symbol \(u^{2m(j+1)} \leq 2^m_{\text{rev}(j+1)} \leq 2^m\), a set \(A^c_j\) consisting of indices of these \(k_j\) frozen bits must be chosen such that \(\sum_{i \in A^c_j} z_{n,i}\) is maximal while \(|A^c_j| = k_j\). For example, assuming there are four frozen bits in \(u^9\) in a (16, 12) polar code, by Proposition 1(d), \(z_{1,1} > z_{1,2} > z_{2,1} > z_{2,2} > z_{2,3} > z_{2,4} > z_{4,4} > z_{4,6} > z_{4,7} > z_{4,8}\). Hence, \(u_1, u_2, u_3, u_5\) and \(u_7\) will be frozen bits and the frozen-location pattern for \(u^9\) will be ‘FFFFDDDD’.

Therefore, for polar codes constructed by the method in [28], by Proposition 1(b), there are three two-bit frozen-location patterns: ‘DD’, ‘FD’, and ‘FF’. We note that the implication of Proposition 1(b) is the counterpart over the BEC of Assumption 1 in [23]. By Proposition 1(c), there are five four-bit frozen-location patterns: ‘DDDD’, ‘FFDD’, ‘FFFD’, ‘FFFF’, and ‘FFFF’. By Proposition 1(d), there are nine eight-bit frozen-location patterns: ‘DDDDDDDD’, ‘FFDDDDDD’, ‘FFFFDDDD’, ‘FFFFFDDD’, ‘FFFFFFFF’, ‘FFFFFDDD’, and ‘FFFFFFFFFF’.

For a larger symbol size, it is hard to get the ordering of \(z_{i,j}\) by an analytical method. A numerical method can be used. For example, the symbol size is 16. By Proposition 1(d), we have \(z_{4,1} > z_{4,2} > z_{4,3} > z_{4,4} > z_{4,6} > z_{4,7} > z_{4,8}\) and \(z_{4,9} > z_{4,10} > z_{4,11} > z_{4,13} > z_{4,12} > z_{4,14} > z_{4,15} > z_{4,16}\). We also have \(z_{4,5} > z_{4,9} > z_{4,7} > z_{4,11} > z_{4,4} > z_{4,6} > z_{4,10} > z_{4,8} > z_{4,12}\). For \(0 < z_{0,1} = \epsilon < 1\),

\[ z_{4,10} - z_{4,7} = 2 \epsilon (\epsilon - 1)^4 \left\lfloor \frac{(\epsilon^2 - \epsilon + 24)(\epsilon - 1)^3 - 8}{2} \right\rfloor < 0. \]

Moreover, for \(0 < z_{0,1} = \epsilon < 1\), \(z_{4,4} > z_{4,9} = 2 \epsilon (\epsilon - 1)^4 (\epsilon^4 - 4 \epsilon^3 + 3 \epsilon^2 - 4 \epsilon + 1) < 0\) and \(z_{4,8} - z_{4,13} = 2 \epsilon (\epsilon - 1)^2 (\epsilon^4 - 10 \epsilon^3 - 6 \epsilon^2 + 8 \epsilon - 9) < 0\). These two inequalities are verified numerically.

Because of the recursive calculation of \(z_{i,j}\), for \(i \geq 4\) and \(1 \leq j \leq 2^{i-4}\), we have

\[ z_{i,j-15} > z_{i,j-14} > z_{i,j-13} > z_{i,j-12} > z_{i,j-11} > z_{i,j-7} > z_{i,j-6} > z_{i,j-5} > z_{i,j-4} > z_{i,j-3} > z_{i,j-2} > z_{i,j-1} > z_{i,j}. \]

 Thus, there are only 17 frozen-location patterns for 16-bit symbols.

It is not meaningful to consider the symbol size greater than 16, because this will incur very high complexity for hardware implementations.

B. Polar Codes for the AWGN Channel

For the construction method introduced in [29] for the AWGN channel, it is difficult to analyze the relationship between \(z_{3,j}\)’s for \(1 \leq i \leq 8\) based on Eqs. (3) and (5). Instead, we examine eight polar codes constructed with the method in [29], which have code lengths from \(2^{10}\) to \(2^{15}\) and code rates of 0.5 and 0.8 to identify eight-bit frozen-location patterns. By examining all eight-bit symbols of these polar codes, we found that in these codes there are only nine eight-bit frozen-location patterns, which are the same as those for polar codes constructed for the BEC, listed in Sec. IV-A. Our observation is consistent with Assumption 1 in [23].

C. Computational Complexity of the Divide-and-Conquer AML Decoding Unit

When it needs to deal with only the frozen-location patterns mentioned in Sections IV-A and IV-B, the divide-and-conquer AML decoding unit has a smaller complexity. If \(M = 8\) and \(q = 4\), it needs 80 multiplications, two 16-to-4 sorts, and a 32-to-4 sort, as listed in Table 1. It saves 32 multiplications, a 32-to-4 sort and a 8-to-4 sort compared with the divide-and-conquer AML decoding unit which deals with all 81 frozen-location patterns following Assumption 1, since a 64-to-4 sort consists of two 32-to-4 sorts and a 8-to-4 sort.
If $M = 16$ and $q = 4$, to deal with all $3^8 = 6561$ 16-bit frozen-location patterns satisfying Assumption 1, the first stage of the proposed ML decoding unit needs 1632 multiplications, two 256-to-4 sorts, and a 1024-to-4 sort. However, to deal with 17 16-bit frozen-location patterns discussed in Section IV-A, the simplified divide-and-conquer AML decoding unit needs 736 multiplications, two 256-to-4 sorts, and a 128-to-4 sort.

V. LOW-COMPLEXITY AML DECODING UNIT

For convenience, we implement the proposed divide-and-conquer AML decoding unit, assuming $M = 8$ henceforth. Our implementation can be readily extended to other values of $M$. To further reduce complexity and latency, we do not use the divide-and-conquer method to deal with patterns ‘DDDDDDDDD’, ‘FFFFFFFFF’, and ‘FFFFFFFFF’, which will be described in Sec. V-B. Then the divide-and-conquer AML decoding unit can be simplified further by dealing with only the remaining six eight-bit frozen-location patterns. This simplified divide-and-conquer AML decoding unit, referred to as the LC-AML decoding unit, needs 80 multiplications, four 8-to-4 sorts, and a 32-to-4 sort. It saves two 8-to-4 sorts compared with the divide-and-conquer AML decoding unit dealing with nine patterns, since a 16-to-4 sort consists of three 8-to-4 sorts. This also leads to a shorter critical path in our design than the divide-and-conquer AML decoding unit.

A. Hardware Design for the LC-AML Decoding Unit

SCL-based polar decoders in the literature can be divided into two categories: the log-likelihood (LL) based decoders [11], [25], [30] and the log-likelihood-ratio (LLR) based decoders [10], [27]. Although our proposed algorithm in Sec. III is described in the probability domain, it can be easily adapted for both the LL-based decoder and the LLLR-based decoder. We focus on the LLR-based polar decoder, because in general the LLLR-based decoder has a better area efficiency than the LL-based decoder.

First, we adapt the proposed LC-AML decoding unit to the LLR-based SCL decoder. Given path metrics $P_{M,k}^{(t)}$ of $L$ list survivors and assuming $u_t$ is the last bit processed by the decoder, where $1 \leq k \leq L$, $1 \leq t \leq N$, and $t$ is a multiple of $M$. Suppose $a_{j,t}$ $(0 \leq j < M)$ represents the LLR of $Pr(y_{N+1}^{N+1}, u_{1+j,N+1}^{1+j,N+1})$ corresponding to the list $l$. The path metric $P_{M,k}^{(t+M)}$ of the $p$-th expanded path from the $k$-th list survivor corresponding to $u_{t+1}^{t+1} = p$ $(0 \leq p < 2^M)$ is $P_{M,k}^{(t+M)} = P_{M,k}^{(t)} + \sum_{j=0}^{M-1} m_j \alpha_{j,t}$, where $m_j = 0$ if $w_{t+1,j}^{t+1,N+1} = \frac{1}{2} \left( 1 - \operatorname{sign}(a_{j,t}) \right)$ [10]. Otherwise, $m_j = 1$. Then our goal is to calculate $P_{M,k}^{(t+M)}$ and to select the $L$ minimum values of $P_{M,k}^{(t+M)}$.

Fig. 4 shows the top architecture of our low-complexity implementation for the LC-AML decoding unit. MLD_S1 calculates path metrics and selects the $q$ minimum values for each list. LMLRInV is an $M$-bit frozen bit indication vector $(f_1, f_2, \cdots, f_M)$ for $u_{t+1}^{t+1}$. For $1 \leq j \leq M$, if $u_{t+j}^{t+j}$ is a frozen bit, $f_j = 1$; otherwise, $f_j = 0$. LMLRInV. $L$ is the vector $(\alpha_{0,t}, \alpha_{1,t}, \cdots, \alpha_{M-1,t})$ for $1 \leq l \leq L$.

Fig. 5(a) shows the design for MLD_S1.q4 when $M = 8$ and $q = 4$. Here, we focus on the data path for calculating path metrics. The circuitry to generate symbol values associated with path metrics is simple and consists of XORs, and therefore is omitted. The data paths corresponding to different steps aforementioned in Section III are labeled as well.

In Step 0, two RCC blocks, shown in Fig. 5(b), are used. LLRInV $a_i$ $(16 \leq i \leq 31)$ associated with $Pr(y_{N+1}^{N+1}, u_{1+i,N+1}^{1+i,N+1}) = (i - 16)_2$ is calculated by the right RCC block. LLRInV $a_i$ $(0 \leq i \leq 15)$ associated with $Pr(y_{i+1}^{i+1}, u_{1+i,N+1}^{1+i,N+1}) = (i)_2$ is calculated by the left RCC block. Here, $(i)_2$ represents the binary string of integer $i$. 16-ADDER contains 16 adders to calculate path metrics, shown in Fig. 5(c).

In Step 1, for different frozen-location patterns, path metrics go through different data paths selected by 16 2-to-1 multiplexers. Their control words are $FDDDDDDDD$, $FFFFDDDD$, otherwise they are 0.

In Step 2, results from Step 1 are combined to calculate $\sum_{j=0}^{7} m_j[a_{j,t}]$. In Step 3, there are 32 path metrics going through a 32-to-4 sorter. However, for some frozen-location patterns, the number of valid symbol values is less than 32 because the number of frozen bits can be larger than three. Therefore, path metrics associated with those invalid symbol values need to be set to the maximal positive value as well so that the 4 minimum path metrics belong to valid symbol values. MSNG accomplishes this job with FrzInVec, which contains the frozen-location pattern information.

Different sorters used in our design are shown in Fig. 5(d), 5(e), and 5(f). S8TO4 finds the minimum four values of eight values. S4 sorts the four inputs and outputs them in decreasing order and has a shorter critical path of two comparators and one 4-to-1 multiplexer than a four-input bitonic sorter [31], which has a critical path of three comparators. S32To4 consists of seven S8TO4 units in a binary tree structure.

Although MLD_S1.q4 is designed for six eight-bit frozen-location patterns, other frozen-location patterns also can be dealt with by MLD_S1.q4, such as all frozen-location patterns satisfying the following two conditions. First, the frozen-location pattern has at least three ‘F’s. Second, two frozen bits are located at the first two bits of the data symbol.
B. Area-Efficient SCL Decoder

To examine the advantage of our proposed design, we incorporate MLD_S1_q4 into CA-SCL polar decoders with list size \( L = 4 \). Architecture-wise, our decoder, referred to as the AE-SCL decoder, is almost the same as the architecture of the tree based reduced latency SCL polar decoder in [27], which performs the CA-SCL decoding algorithm on a binary tree representation of a polar code, except that our AE-SCL decoder uses the LC-AML decoding unit instead of the DRH ML decoding unit used in [27].

Leaf nodes of the decoding tree for our decoder are divided into four categories:

1) Rate-0 node: its frozen-location pattern contains only ‘F’, i.e., the node contains only frozen bits.
2) Rate-1 node: its frozen-location pattern contains only ‘D’, i.e., the node contains only information bits.
3) Repetition node [13]: its frozen-location pattern is either ‘FFFFFFFFFFF’ or ‘FFFFFFFFFFF’.
4) Rate-R-2 node: its frozen-location pattern is one of the six eight-bit frozen-location patterns.

Rate-0 and rate-1 nodes are decoded with the same methods as in [27]. The main difference between our proposed decoder here and the tree based reduced latency SCL polar decoder is how to deal with repetition nodes and rate-R-2 nodes. For repetition nodes, a binary tree of adders is used to calculate LLRs in order to reduce the decoding latency [13]. Rate-R-2 nodes are dealt with by MLD_S1_q4, which reduces the area of AE-SCL decoders.

C. Synthesis Results

AE-SCL decoders with \( L = 4 \) are implemented for three polar codes: a (1024, 512) code, an (8192,4096) code, and a (32768, 29504) code. These three codes are with a 32-bit cyclic redundancy check. The number of processing units of decoders for \( N = 1024 \) is 256. For the other two codes, the decoder has 512 processing units. Five-bit channel LLRs are used. The synthesis tool is Cadence RTL compiler. The process technology is TSMC 90nm CMOS technology. Here, four stages of pipeline registers are used in the LC-AML decoding unit. Areas of different ML decoding units for the (1024, 512) polar codes are listed in Table II. The area of our proposed LC-AML decoding unit is only one fourth of that of the ML decoding unit in [27]. By taking into account fewer patterns, the area of the LC-AML decoding unit is 67% of that of the Divide-and-Conquer AML design which deals with all 81 eight-bit frozen-location patterns following Assumption 1.

The synthesis results of three entire decoders (AE-SCLs) are also listed in Tables [Ⅲ] [Ⅳ] and [Ⅴ] respectively. Here, NIT means the net information throughput. Compared with decoders in [27], the SCL decoder architecture with the best area efficiency to our knowledge, the AE-SCL decoders have smaller areas because the proposed LC-AML decoding unit is applied. The LC-AML decoding unit has a slightly larger decoding latency than that in [27], because the proposed LC-
AML decoding unit deals with only eight-bit frozen-location patterns, whereas the ML decoding unit in [27] can deal with some 16-bit frozen-location patterns. Since the extra decoding cycles needed by AE-SCL decoders are a very small fraction of the entire decoding cycles, the proposed AE-SCL decoders still achieve better area efficiency than decoders in [27]. For example, for the (1024, 512) polar code, the area efficiency of the AE-SCL decoder is 1.93 times of that of the decoder in [27]. As the code length increases, the advantage of area efficiency is less because the ML decoding unit occupies a smaller fraction of the entire decoder if the code is longer. Compared with symbol-decision SCL decoders in [10], [24], [25], the advantage of our decoders on the area efficiency is more significant. The area efficiency of the AE-SCL decoder is 3.32, 8.25, and 3.17 times of that of decoders in [10], [24], [25], respectively, for the (1024, 512) polar code.

VI. Multi-mode SCL Decoder

All existing SCL polar decoders in the literature provide fixed throughput and decoding latency given a polar code. These SCL decoders cannot adapt to variable communication channels and applications. In order to adapt to different throughput and latency requirements, we propose a multi-mode SCL (MM-SCL) decoder with different list sizes (the SC decoding algorithm is a special case of the SCL decoding algorithm with list size $L = 1$).

A. Architecture Description

Assuming $n_d = 4$, the top architecture of the MM-SCL decoder is shown in Fig. 6. It has four blocks of channel memory, CMEM$_i$ (1 ≤ $i$ ≤ 4), to store four received codewords since the decoder of the MODE-1 mode can deal with four received codewords simultaneously. Block DCD$_i$ (1 ≤ $i$ ≤ 4) contains processing units to calculate LLRs, and partial-sum units to update partial-sum for each list. The intermediate LLRs calculated by DCD$_i$ are stored in block LMEM. Designs for processing units, partial-sum units and the interface between processing units and LMEM adopt blocks of the reduced-latency tree-based SCL decoder in [27]. We focus on the additional logic to support multi-mode features. Mode_SEL is a two-bit control word to select the decoding mode of the MM-SCL decoder, shown in Table III.

![Fig. 7. Top architecture of MM-LC-AML for the MM-SCL decoder.](image-url)
shown in Fig. 3(a) and 3(b). Symbol values for ‘Z’ and ‘F’ are four-bit vectors ‘0000’ and ‘1111’, respectively. Hence, the symbol value calculated from ‘Z’ and ‘F’ is ‘11111111’, which is guaranteed to be an invalid symbol value for our designs.

If MODE-2 is used, the control words for patterns ‘FFDDDDDDDD’, ‘FDDDDDDDDD’, and ‘FFDDDDDDDD’ are 0, 1, and 2, respectively; for the remaining patterns, the control words are 3. If MODE-1 is used, the control words for patterns ‘FFDDDDDDDD’, ‘FDDDDDDDDD’, and ‘FFDDDDDDDD’ are 0, 0, and 1, respectively; for the remaining patterns, the control words are 2.

Actually, MLD_S1_q1, MLD_S1_q2 and MLD_S1_q1 are integrated together instead of three individual blocks in block MM_MLD_S1, since they have the same circuitry for Step 0. Furthermore, sorting units of the top row of Step 1 in these three designs can also be reused because block S8TO4 contains several S4 blocks and S2 blocks. The hardware sharing reduces the additional area for supporting multiple modes and improves area efficiency without increasing the critical path delay.

Compared with the AE-SCL decoder in Section V-B the MM-SCL decoder needs additional hardware for supporting multiple modes. The main area increase is the additional three blocks of channel memories and the hardware of MM_MLD_S1 to support the MODE-2 and MODE-1 modes.

Frame error rates of different modes for the MM-SCL decoder to decoder all the three codes are shown in Fig. 9 which shows that, regarding the frame error rates, MODE-4 < MODE-2 < MODE-1.
B. Variation of modes

An additional feature of the MM-SCL decoder is that Mode Sel can be changed during the decoding procedure of a received word. This does not need any additional hardware. It means that the SCL algorithm with different list sizes can be used to deal with different segments of a received word. For example, for a (32768, 29504) polar code, \( u_1^{21000} \) is decoded by the SCL algorithm of \( L = 4 \) and \( u_1^{21000} \) is decoded by the SC algorithm. For the first 21000 bits, the decoder is in MODE-4 and four lists are maintained. The remaining bits are decoded by the SC algorithm for each list. This mode is called MODE-4_1. By choosing the switching point \( \theta \) (where the mode switches) of Mode Sel carefully, the decoding latency can be improved slightly without any observed performance loss as shown in Fig. 9. The decoding latency of the MODE-4 mode is 6718 cycles. MODE-4_1 takes 6530 cycles to decode a received codeword and improves the throughput slightly. To reduce the decoding latency further, a smaller switching point can be used at the expense of small performance loss. If \( \theta = 10000 \), MODE-4_1 has a decoding latency of 6206 cycles and has a performance loss of about 0.03 dB compared with MODE-4 as shown in Fig. 9, but still has a better performance than MODE-2. Hence, MODE-4_1 provides a more flexible way to achieve a decoding latency between those of the MODE-4 mode and the MODE-1 mode.

Therefore, the variation of modes provides a way for the MM-SCL decoder to reduce decoding latency further somewhat without noticeable performance loss and improves area efficiency further. It can also be used when decoding needs to be finished as soon as possible due to external reasons, such as buffer overflow.

C. Synthesis Results

The MM-SCL decoder is implemented for the aforementioned three codes. For the (1024, 512), the areas of the channel memory and the ML decoding unit are listed in Table IV. It shows that the increased area of the MM-SCL decoder over the AE-SCL decoder is dominated by the area of additional three blocks of channel memory. Due to the hardware sharing, the increased area of the ML decoding unit is small.

| Area of Channel Memory | MM-SCL | AE-SCL | Difference |
|------------------------|--------|--------|------------|
| 0.484                  | 0.121  | 0.363  |

Synthesis results of MM-SCL decoders for different polar codes are listed in Tables V, VI and VII. The decoding latency of the MODE-2 mode is smaller than that of the MODE-4 mode and the decoder has the smallest decoding latency with the MODE-1 mode. This is because MLD_S1_q2 and MLD_S1_q1 have shorter data paths. Therefore, in block MM-LC-AML, three stages and two stages of pipeline registers are used by the circuitry for the MODE-2 mode and the MODE-1 mode, respectively. If MODE-4_1 is used, the MM-SCL decoder can achieve a smaller latency than the MODE-4 mode and the MODE-2 mode.

Compared with the AE-SCL decoder, the MM-SCL decoder in the MODE-4 mode has a smaller area efficiency due to the additional circuitry for supporting multiple modes. However, the MM-SCL decoder is more flexible to provide multiple choices of output throughput and decoding latency, which is more suitable for variable communication channels and applications. If a higher throughput or a smaller decoding latency is required, the MM-SCL decoder can be switched to the MODE-2, MODE-1 or MODE-4_1 mode.

Compared with the decoder in [27], for \( N = 1024 \) and \( N = 8192 \), the MM-SCL decoder has a smaller area and a better area efficiency. For \( N = 32768 \), the area of the MM-SCL decoder is bigger than that of the decoder in [27] because the additional circuitry to support multiple modes is larger than the saving due to the low-complexity ML decoding unit in the MM-SCL decoder. For the (1024, 512) code, under the MODE-4, MODE-2, and MODE-1 modes, the MM-SCL decoder provides area-efficiencies of 1.59, 3.51, and 8.39 times of area-efficiency of the decoder in [27], respectively.

Compared with decoders in [10], [24], [25], the advantage in area efficiency of the MM-SCL decoder is more significant. This advantage comes from two aspects. The first is that the tree-based low-latency SCL architecture in [27] is adopted for the MM-SCL decoder. This helps to reduce the decoding latency. The second is due to the low-complexity AML decoding unit. For \( N = 1024 \), the MM-SCL decoder in MODE-4 mode provides an area efficiency of 2.72, 6.77, and 8.39 times of area efficiencies of SCL decoders in [10], [24], [25], respectively. When the mode is MODE-1, the ratios of the area efficiency of the MM-SCL decoder over those of SCL decoders in [10], [24], [25] are 14.37, 35.71, and 13.73, respectively.

For \( N = 32768 \), decoding latencies and throughputs respect to different switching points of MODE-4_1 are also provided. A smaller switching point leads to a smaller latency. When the switching point is 10000, the latency of MODE-4_1 is
TABLE V
SYNTHESIZING RESULTS FOR DIFFERENT DECODERS WHEN \( N = 1024 \) AND \( R = 0.5 \).

| Decoder     | AE-SCL | MODE-4 | MODE-2 | MODE-1 | [27] | [25]† | [10]† |
|-------------|--------|--------|--------|--------|------|-------|-------|
| List Size   | 4      | 4      | 2      | 1      |      |       |       |
| Area (mm\(^2\)) | 1.89  | 2.31  | 3.83   | 1.70   | 1.78 | 2.14  | 4.10  |
| Clock Rate (MHz) | 409   | 409   | 403    | 500    | 794  | 400   | 289   |
| No of Decoding Cycles | 391   | 391   | 357    | 304    | 371  | 1540  | 2649  | 1022  |
| Latency (us) | 0.96   | 0.96   | 0.87   | 0.74   | 0.92 | 3.08  | 3.34  | 2.56  | 3.54 |
| NET (Mbps) | 547    | 547    | 1208   | 2887   | 570  | 155   | 154   | 200   | 144  |
| Area Eff. (Mbps/mm\(^2\)) | 289   | 237   | 523    | 1250   | 149  | 91    | 87    | 93    | 35†  |

* Original synthesis results in [24] are based on an ST 65nm CMOS technology. For a fair comparison, synthesis results scaled to a 90nm technology are used in the comparison.

TABLE VI
SYNTHESIZING RESULTS FOR DIFFERENT DECODERS WHEN \( N = 8192 \) AND \( R = 0.5 \).

| Decoder     | AE-SCL | MODE-4 | MODE-2 | MODE-1 | [27] | [25]† | [10]† |
|-------------|--------|--------|--------|--------|------|-------|-------|
| List Size   | 4      | 4      | 2      | 1      |      |       |       |
| Area (mm\(^2\)) | 4.49  | 5.51  | 6.46   | 7.32   | 12.73 |       |       |
| Clock Rate (MHz) | 398   | 398   | 398    | 434    | 794  |       |       |
| No of Decoding Cycles | 2542  | 2542  | 2532   | 1975   | 2367 | 11700 | 20736 |
| Latency (us) | 6.39   | 6.39   | 5.84   | 4.96   | 5.95 | 26.96 | 26.12 |
| NET (Mbps) | 6/01   | 6/01   | 1473   | 3503   | 723  | 150   | 150   |       |
| Area Eff. (Mbps/mm\(^2\)) | 149   | 122   | 267    | 636    | 112  | 20    | 12    |       |

† The decoder architecture in [25] has been re-synthesized with the TSMC 90nm CMOS technology.
† These results for the decoder in [10] are estimated conservatively.

TABLE VII
SYNTHESIZING RESULTS FOR DIFFERENT DECODERS WHEN \( N = 32768 \) AND \( R = 0.9 \).

| Decoder     | AE-SCL | MODE-4 | MODE-4 | MODE-2 | MODE-1 | [27] | [25]† | [10]† |
|-------------|--------|--------|--------|--------|--------|------|-------|-------|
| List Size   | 4      | 4\(\dagger\) | 4\(\dagger\) | 2      | 1      |      |       |       |
| Area (mm\(^2\)) | 9.73  | 11.93  | 11.89  | 15.8    | 50.41  |       |       |       |
| Clock Rate (MHz) | 350   | 350    | 359    | 389    | 794   |       |       |       |
| No of Decoding Cycles | 6/18  | 6/18   | 6530   | 6206   | 6300  | 5368 | 6492  | 65813 | 96576 |
| Latency (us) | 19.19  | 19.19   | 18.66  | 17.73  | 18    | 15.34 | 18.08 | 169.19 | 121.63 |
| NET (Mbps) | 1662   | 1662    | 1674   | 1811   | 3564  | 8499 | 1772  | 165   | 242  |
| Area Eff. (Mbps/mm\(^2\)) | 167   | 139   | 144    | 152    | 299   | 712  | 149   | 10    | 5    |

† The decoder architecture in [25] has been re-synthesized with the TSMC 90nm CMOS technology.
† These results for the decoder in [10] are estimated conservatively.
* The switching point for variation of modes is 21000.
* The switching point for variation of modes is 10000.

even smaller than that of MODE-2. Compared with MODE-4, improvements on throughput and latency are about 8%.

VII. CONCLUSION
In this paper, the divide-and-conquer method is applied to SC-based algorithms in the probability domain. By extending this idea, a divide-and-conquer AML decoding unit for SCL-based polar decoder is proposed. By examining frozen-location patterns of polar codes, an efficient hardware design for a simplified divide-and-conquer AML decoding unit is developed. To adapt to different throughput and latency requirements, the MM-SCL polar decoder is proposed in this paper. Synthesis results show that our implementations for our MM-SCL decoder and SCL decoder with the LC-AML unit achieve better area efficiencies than existing SCL polar decoders.

APPENDIX

Proof of Proposition [4]
(a) First, \( 0 < z_{1,1} = 2e - e^2 = 1 - (1 - e)^2 < 1 \). Second, \( 0 < z_{1,2} = e^2 < 1 \). Then, by induction, for \( i \geq 1 \) and \( 1 \leq j \leq 2^i \), \( 0 < z_{i,j} < 1 \) is satisfied.

(b) For any \( i \geq 1 \) and \( 1 \leq j \leq 2^i \), \( z_{i,2j-1} - z_{i,2j} = 2z_{i-1,j} - z_{i-1,j-1} = (1 - z_{i-1,j}) \). By Proposition 1(a), \( z_{i,2j-1} - z_{i,2j} > 0 \) \( \Rightarrow z_{i,2j-1} > z_{i,2j} \).

(c) By Proposition 1(b), \( z_{i,4j-3} > z_{i,4j-2} \) and \( z_{i,4j-1} > z_{i,4j-2} - z_{i,4j-1} = 2z_{i-2,j}(1 - z_{i-2,j}) \). By Proposition 1(a), \( z_{i,4j-2} - z_{i,4j-1} > 0 \) \( \Rightarrow z_{i,4j-2} > z_{i,4j-1} \).

(d) By Proposition 1(c), \( z_{i,8j-7} > z_{i,8j-6} > z_{i,8j-5} > z_{i,8j-4} + z_{i,8j-3} > z_{i,8j-2} + z_{i,8j-1} > z_{i,8j} \). We also have \( z_{i,8j-5} > z_{i,8j-3} > z_{i,8j-4} > z_{i,8j-2} > z_{i,8j-1} > z_{i,8j} \).

Now let us compare \( z_{i,8j-4} \) and \( z_{i,8j-3} \).

\[
\begin{align*}
    z_{i,8j-4} - z_{i,8j-3} &= -2z_{i-3,j}^2 (1 - z_{i-3,j})^2 \\
    &\times (2 + 4z_{i-3,j} - 5z_{i-3,j}^2 + 2z_{i-3,j}^2 - 2z_{i-3,j} - z_{i-3,j}) \\
    &\times (2 + 4z_{i-3,j} - 5z_{i-3,j}^2 + 2z_{i-3,j}^2 - 2z_{i-3,j} - z_{i-3,j}) \\
    &\times (2 + 4z_{i-3,j} - 5z_{i-3,j}^2 + 2z_{i-3,j}^2 - 2z_{i-3,j} - z_{i-3,j}) \\
\end{align*}
\]

By Proposition 1(a), \( |z_{i,8j-4} - z_{i,8j-3}| < |z_{i,8j-3}| \).

Therefore, \( z_{i,8j-7} > z_{i,8j-6} > z_{i,8j-5} > z_{i,8j-3} \).

REFERENCES
[1] E. Arakan, “Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels,” IEEE
A. Balatsoukas-Stimming, M. Bastani Parizi, and A. Burg, “LLR-based
B. Yuan and K. Parhi, “Low-latency successive-cancellation list decoders
B. Li, H. Shen, D. Tse, and W. Tong, “Low-latency polar codes via
G. Sarkis, P. Giard, A. Vardy, C. Thibeault, and W. Gross, “Increasing
C. Xiong, J. Lin, and Z. Yan, “Symbol-based successive cancellation list
decoder for polar codes,” IEEE Communications Letters, vol. 12, no. 6, pp. 447–449, June 2008.
J. Lin and Z. Yan, “Efficient list decoder architecture for polar codes,” in
Proceedings of IEEE International Symposium on Circuits and Systems, June 2014, pp. 1022–1025.
K. E. Batcher, “Sorting networks and their applications,” in AFIPS Proceedings of the Spring Joint Computer Conference, 1968, pp. 307–314.

Transactions on Information Theory, vol. 55, no. 7, pp. 3051–3073, July 2009.
E. Sasoglu, I. Telatar, and E. Arıkan, “Polarization for arbitrary discrete memoryless channels,” in Proceedings of IEEE Information Theory Workshop, Oct 2009, pp. 204–208.
I. Tal and A. Vardy, “List decoding of polar codes,” IEEE Transactions on Information Theory, vol. 61, no. 5, pp. 2213–2226, May 2015.
E. Arıkan, “Systematic polar coding,” IEEE Communications Letters, vol. 15, no. 8, pp. 860–862, August 2011.
K. Niu and K. Chen, “CRC-aided decoding of polar codes,” IEEE Communications Letters, vol. 16, no. 10, pp. 1668–1671, October 2012.
S. Kahraman and M. Celibi, “Code based efficient maximum-likelihood decoding of short polar codes,” in Proceedings of IEEE International Symposium on Information Theory, July 2012, pp. 1967–1971.
K. Niu, K. Chen, and J. Lin, “Low-complexity sphere decoding of polar codes based on optimum path metric,” IEEE Communications Letters, vol. 18, no. 2, pp. 332–335, February 2014.
E. Arıkan, H. Kim, G. Markarian, U. Ozgur, and E. Poyraz, “Performance of short polar codes under ml decoding,” in Proceedings of ICT Mobile Summit Conference, 2009.
Y. S. Park, Y. Tao, S. Sun, and Z. Zhang, “A 4.68gb/s belief propagation polar decoder with bit-splitting register file,” in Symposium on VLSI Circuits Digest of Technical Papers, June 2014, pp. 1–2.
A. Balatsoukas-Stimming, M. Bastani Parizi, and A. Burg, “LLR-based successive cancellation list decoding of polar codes,” IEEE Transactions on Signal Processing, vol. 63, no. 19, pp. 5165–5179, Oct 2015.
J. Lin and Z. Yan, “An efficient list decoder architecture for polar codes,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, accepted and to appear, available on IEEE Explore, DOI: 10.1109/TVLSI.2014.2378992.
C. Leroux, A. Raymond, G. Sarkis, and W. Gross, “A semi-parallel successive-cancellation decoder for polar codes,” IEEE Transactions on Signal Processing, vol. 61, no. 2, pp. 289–299, Jan 2013.
G. Sarkis, P. Giard, A. Vardy, C. Thibeault, and W. Gross, “Fast polar decoders: Algorithm and implementation,” IEEE Journal on Selected Areas in Communications, vol. 32, no. 5, pp. 946–957, May 2014.
A. Balatsoukas-Stimming, A. Raymond, W. Gross, and A. Burg, “Hardware architecture for list successive cancellation decoding of polar codes,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 8, pp. 609–613, Aug 2014.
G. Sarkis and W. Gross, “Increasing the throughput of polar decoders,” IEEE Communications Letters, vol. 17, no. 4, pp. 725–728, Apr. 2013.
C. Zhang and K. Parhi, “Latency analysis and architecture design of simplified sc polar decoders,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 2, pp. 115–119, Feb. 2014.
C. Xiong, J. Lin, and Z. Yan, “Symbol-based successive cancellation list decoder for polar codes,” in Proceedings of IEEE Workshop on Signal Processing Systems, Belfast, UK, October 2014, pp. 198–203.
G. Sarkis, P. Giard, A. Vardy, C. Thibeault, and W. Gross, “Increasing the speed of polar list decoders,” in 2014 IEEE Workshop on Signal Processing Systems (SiPS), Oct 2014, pp. 1–6.
I. Tal and A. Vardy, “List decoding of polar codes,” in Proceedings of IEEE International Symposium on Information Theory, July 2011, pp. 1–5.
B. Li, H. Shen, and D. Tse, “Parallel decoders of polar codes,” arXiv:1309.1026, Sep. 2013. [Online]. Available: http://arxiv.org/abs/1309.1026
B. Li, H. Shen, D. Tse, and W. Tong, “Low-latency polar codes via hybrid decoding,” in Proceedings of 2014 5th International Symposium on Turbo, Codes and Iterative Information Processing, Aug. 2014, pp. 223–227.
B. Yuan and K. Parhi, “Low-latency successive-cancellation list decoders for polar codes with multibit decision,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, accepted and to appear, available on IEEE Explore, DOI: 10.1109/TVLSI.2014.2359793.
C. Xiong, J. Lin, and Z. Yan, “Symbol-decision successive cancellation list decoder for polar codes,” IEEE Transactions on Signal Processing, 2015, accepted and to appear, available on IEEE Explore, DOI: 10.1109/TSP.2015.2486750.