Asymmetric quantum error correction via code conversion

Ashley M. Stephens*, Zachary W. E. Evans, Simon J. Devitt, and Lloyd C. L. Hollenberg.

Centre for Quantum Computer Technology, School of Physics
University of Melbourne, Victoria 3010, Australia.

(Dated: May 9, 2008)

In many physical systems it is expected that environmental decoherence will exhibit an asymmetry between dephasing and relaxation that may result in qubits experiencing discrete phase errors more frequently than discrete bit errors. In the presence of such an error asymmetry, an appropriately asymmetric quantum code - that is, a code that can correct more phase errors than bit errors - will be more efficient than a traditional, symmetric quantum code. Here we construct fault tolerant circuits to convert between an asymmetric subsystem code and a symmetric subsystem code. We show that, for a moderate error asymmetry, the failure rate of a logical circuit can be reduced by using a combined symmetric asymmetric system and that doing so does not preclude universality.

PACS numbers: 03.67.Lx, 03.67.Pp

In any large quantum computer - a computer consisting of a large number of confined, controllable, and measurable two-level quantum systems - it is reasonable to assume that fault tolerant quantum error correction [1, 2] will be will be required to detect and correct errors induced by decoherence and systematic imperfections that cannot be suppressed by other means. The theory of fault tolerant quantum error correction is now well understood [3], and in recent years there have been several important developments that have brought this theory closer to experimental reality. This has been achieved by considering, for example, systems where interactions are restricted to neighboring qubits [4] and systems where measurement is assumed to be relatively slow [5].

In many systems it is expected that qubits will be affected by dephasing (loss of phase coherence) more strongly than by relaxation (exchange of energy with the environment) [6, 7]. Quantum error correction causes dephasing to be manifested as discrete phase errors and relaxation as discrete bit errors. Traditional quantum error correction protocols are symmetric with respect to the phase and bit bases and so enable the detection and correction of an equal number of phase and bit errors during each cycle. As the protection afforded by quantum error correction is achieved at the expense of resources - time and qubits - this implies that some fraction of these resources is wasted in attempting to detect and correct errors that may be relatively unlikely to occur. This is made worse by the fact that the inclusion of unnecessary circuitry will actually increase the probability that an error will occur.

In light of this knowledge it is possible to increase the efficiency of traditional, symmetric quantum error correction by independently adjusting the frequencies of phase and bit error syndrome extraction to reflect a known error asymmetry [8]. A potentially more powerful tool is an asymmetric quantum code - that is, a code that is able to detect and correct more phase errors than bit errors during each cycle. It is known that such codes can be constructed [9, 10, 11, 12, 13] but it is less obvious that they are suitable for universal fault tolerant quantum computation [14].

Here we detail the construction of fault tolerant circuits to convert between an asymmetric code and a symmetric code. With these circuits the asymmetric code can be used whenever possible and existing fault tolerant gate constructions for the symmetric code can be used to achieve universality. We show that, for a moderate error asymmetry at all locations, the failure rate of sections of a logical circuit can be reduced by up to two orders of magnitude by using a combined symmetric asymmetric system in this way. The shortcoming of our method is that it requires gates that are non-diagonal in the computational basis. Errors in these gates are not expected be strongly asymmetric, at least at the physical level. This issue has been addressed in a subsequent paper by Aliferis and Preskill in which circuits for asymmetric error correction are constructed entirely from gates that are diagonal in the computational basis [15].

Our starting point is the Bacon-Shor subsystem code, \( C(n_1,n_2) \), a stabilizer CSS quantum code that encodes one logical qubit into \( n_1n_2 \) physical qubits [11, 14, 17]. It is instructive to consider the qubits that make up the logical qubit as the vertices of an \( n_1 \times n_2 \) grid. With this in mind, the group structure of the code is separated into three relevant subsystems. The first is the stabilizer group \( S \), which is generated by the operators

\[
S = \{X_{i,∗}X_{i+1,∗}Z_{∗,j}Z_{∗,j+1} | i \in \mathbb{Z}_{n_1-1}; j \in \mathbb{Z}_{n_2-1}\},
\]

where we have retained the notation used in [20]. \( Z \) and \( X \) represent the Pauli matrices \( \sigma_Z \) and \( \sigma_X \) respectively, \( U_{i,∗} \) and \( U_{∗,j} \) represent an operator, \( U \), acting on all qubits in a given row, \( i \), or column, \( j \), respectively, and \( \mathbb{Z}_n = \{1, \ldots, n\} \). The second relevant subsystem is known as the gauge group, \( T \), and is described by the

*electronic address: a.stephens@physics.unimelb.edu.au
we let from the group relations of these three subsystems. If \( S \) qubits, code, Fig. 1 illustrates elements of the asymmetric subsystem \( H_a \) stabilizer set denoting subspaces of which when combined with \( S \) from the stabilizer group \( S \) forms an Abelian group and hence can act as non-Abelian group generated by the pairwise operators

\[
T = (X_{i,j}X_{i+1,j} \mid i \in \mathbb{Z}_{n_1-1}; j \in \mathbb{Z}_{n_2}),
\]

\[
(Z_{i,j}Z_{i,j+1} \mid i \in \mathbb{Z}_{n_1}; j \in \mathbb{Z}_{n_2-1}).
\]

The third relevant subsystem is the logical space, \( L \), which can be defined via the logical Pauli operators

\[
L = \langle Z_{+1}; X_{i,*} \rangle,
\]

which when combined with \( S \) form a non-Abelian group. Fig. 1 illustrates elements of the asymmetric subsystem code, \( \mathcal{C}(5,3) \), from each of the three groups, \( S \), \( T \), and \( L \).

The structure of the Bacon-Shor subsystem code arises from the group relations of these three subsystems. If we let \( \mathcal{H} \) denote the Hilbert space of the \( n_1n_2 \) physical qubits, \( S \) forms an Abelian group and hence can act as a stabilizer set denoting subspaces of \( \mathcal{H} \). If we describe each of these subspaces by a binary vector, \( \vec{e} \), formed from the eigenvalues of the stabilizers, \( S \), then each subspace splits into a tensor product structure so that

\[
\mathcal{H} = \bigoplus_{\vec{e}} \mathcal{H}_T \otimes \mathcal{H}_L,
\]

where elements of \( T \) act only on the subsystem \( \mathcal{H}_T \) and the operators \( \mathcal{L} \) act only on the subsystem \( \mathcal{H}_L \), in which the single logical qubit is stored. The operators in \( \mathcal{L} \) are logical \( X \) and \( Z \) gates on this qubit. The stabilizers, \( S \), can be decomposed as

\[
S_{X_i} = \bigotimes_{j=0}^{n_2} X_{i,j}X_{i+1,j} \mid i \in \mathbb{Z}_{n_1-1},
\]

\[
S_{Z_j} = \bigotimes_{i=0}^{n_1} Z_{i,j}Z_{i+1,j} \mid j \in \mathbb{Z}_{n_2-1},
\]

that is, as products of elements of \( T \). Therefore, the eigenvalues of the stabilizers can be determined by measuring the eigenvalues of the gauge operators. This will potentially perturb the gauge state of the system but will not affect the information stored in \( \mathcal{H}_L \). Knowing these eigenvalues is sufficient to detect and correct at least \( \left\lfloor \frac{2 n_2 - 1}{2} \right\rfloor \) \( Z \) errors and at least \( \left\lfloor \frac{2 n_1 - 1}{2} \right\rfloor \) \( X \) errors in the encoded qubit, defining \( \mathcal{C}(n_1, n_2) \) as having \( Z \) and \( X \) distances of \( n_1 \) and \( n_2 \) respectively. As each of the operators in Eq. 2 are pairwise, this simplifies the construction of fault-tolerant error correction circuits \[10, 21, 22\].

Here we consider the asymmetric subsystem code \( \mathcal{C}(5,3) \), for which the circuits for \( Z \) and \( X \) syndrome extraction are shown in Figs. 2 and 3 respectively \[17, 21\]. With these circuits we are able to construct a memory extended rectangle and estimate the memory threshold \[22\]. An analysis of an asymmetric code requires that the usual threshold for arbitrary errors be separated into a \( Z \) error threshold and an \( X \) error threshold. We find that the \( Z \) error threshold for a memory location under \( \mathcal{C}(5,3) \) is approximately a factor of five higher than under \( \mathcal{C}(3,3) \). This improvement is at the expense of the \( X \) error threshold which is lowered by approximately the same factor. Additionally, if these threshold conditions are met, because it is a code that can correct two \( Z \) errors, \( \mathcal{C}(5,3) \) will afford a greater reduction in the failure rate than \( \mathcal{C}(3,3) \), which can only correct a single \( Z \) error.

To enable universal fault tolerant quantum computation under \( \mathcal{C}(5,3) \) we require circuits for a universal set of logical operations. As \( \mathcal{C}(5,3) \) is a stabilizer CSS quantum code, logical \( X \), \( Z \), and \( \text{CNOT} \) are valid transversal operations. In addition to this set, logical \( H \), \( S \), and \( T \) are required to form a universal set. However, due to the asymmetry in the stabilizer group, \( S \), of \( \mathcal{C}(5,3) \), \( H \) is not
a valid transversal operation and so involves a more complex fault tolerant circuit. This problem is common to all asymmetric stabilizer CSS codes. Also $H$, $S$, and $T$ mix or transform $X$ and $Z$ errors, meaning that the asymmetry that $C(5,3)$ is chosen to reflect is not preserved under these operations. We know that $H$ is a valid transversal operation under $C(3,3)$ and we know that fault tolerant circuits for $S$ and $T$ are easily constructed if $H$ is already available [20]. Therefore, we propose to convert between $C(5,3)$ and $C(3,3)$ such that the better performing asymmetric code is used whenever possible and the symmetric code only when the circuit requires - that is, for the logical gates $H$, $S$, and $T$. We note that in some settings it may also be desirable to convert between symmetric codes to, for example, reallocate resources at different times during a large quantum computation.

To convert between codes we are required to transform any valid logical state in one code to a valid logical state in the other and vice versa while preserving the information stored in the subsystem $H_C$. The circuits that we present here satisfy these requirements for conversion between $C(3,3)$ and $C(5,3)$ and can be generalized to achieve conversion between larger subsystem codes.

To convert from $C(3,3)$ to $C(5,3)$ we require stabilizing an additional two rows to the original grid, converting the stabilizer set, $S$, from $\langle X_i X_{i+1}; Z_i Z_{i+1} | i \in \mathbb{Z}_2; \; j \in \mathbb{Z}_2 \rangle$ to $\langle X_i X_{i+1}; Z_j Z_{j+1} | i \in \mathbb{Z}_4; \; j \in \mathbb{Z}_2 \rangle$. This can be done by initializing each of the two additional rows in the state $|0^{\otimes 3}\rangle$ and then measuring the parity of the operators $\langle X_{2i} X_{4j}; X_{3j} X_{5j} | j \in \mathbb{Z}_3 \rangle$ by the circuit in Fig. 4. Note that each of the measured operators is supported on the new gauge group, $T(5,3)$, and that the circuit in Fig. 4 is actually a partial error correction protocol for $C(5,3)$. Also, since the new rows are initialized in the state $|0^{\otimes 3}\rangle$ they are already stabilized with respect to $Z$ in both the stabilizer group and the gauge group. After measuring $\langle X_{2i} X_{4j} \rangle$ and $\langle X_{3j} X_{5j} \rangle$, the combined results are used to apply $Z$ corrections to qubits $(4,1)$ and $(5,1)$ respectively to ensure the state is a $+1$ eigenstate of the $C(5,3)$ stabilizer set.

FIG. 2: $Z$ syndrome extraction under $C(5,3)$ for column $j$. To ensure fault tolerance it is necessary to repeat this circuit or to perform other redundant parity checks [21].

FIG. 3: $X$ syndrome extraction under $C(5,3)$ for row $i$ [21].

Performing the conversion from $C(5,3)$ to $C(3,3)$ is slightly more complex. The last two rows are disentangled by measuring each of the six qubits in the computational basis. However, the specific gauge state of these rows must be fixed prior to conversion for two reasons: First, if the gauge state of the system is fixed by $X_{i,j} X_{i',j} \in T(5,3)$, where $i \in \{1,2,3\}$ and $i' \in \{4,5\}$, then measuring out the last two rows will leave one or more residual $X$ errors in the final $C(3,3)$ logical state. Secondly, the measurement result of the last two rows may induce a logical error if the gauge state of these rows is not known. Prior to conversion, fixing the the last two rows to be $+1$ eigenstates of the operators $\langle Z_{i,1} Z_{i,2}; Z_{i,2} Z_{i,3} | i \in \{4,5\} \rangle \in T(5,3)$, using the circuit in Fig. 4 solves these two problems. Fixing the gauge in this way ensures that the code block is not only stabilized by the $Z$ operators in $S$ of $C(5,3)$, but also by the $Z$ operators in $S$ of $C(3,3)$ - the classically controlled $X$ gates which are applied to the last two rows based on the parity result are also applied to the appropriate column in the first row to ensure the state is a $+1$ eigenstate of the $Z$ stabilizers of both $C(5,3)$ and $C(3,3)$. As the last
two rows are stabilized by \( \langle Z_{i,1}Z_{i,2}; Z_{i,2}Z_{i,3} \mid i \in \{4,5\} \rangle \), each measured row will have the same parity: \(|000\rangle\) or \(|111\rangle\). As the logical \( X \) operation is given by \( Z_{i,1} \) for both codes, measuring one of the rows as \(|111\rangle\) is equivalent to applying a logical \( Z \) gate to the final \( C(3,3) \) logical state. The measurement results of the last two rows can, therefore, enact the next logical \( Z \) gate or this operation can be corrected. A majority vote of the measurements in each row ensures fault tolerance. Figs. 5 and 6 help to illustrate.

To estimate how conversion between \( C(5,3) \) and \( C(3,3) \) affects the failure rate of a circuit we consider these conversion processes as logical operations and construct extended rectangles for each [22]. As any more than a single arbitrary error in each of these extended rectangles may cause circuit failure, we expect that the fidelity of the conversion operations will be lower than transversal operations under either \( C(5,3) \) or \( C(3,3) \). However, the penalty associated with converting between \( C(3,3) \) and \( C(5,3) \) will be offset by the benefit that is gained by computing under the better performing asymmetric code. The overall reduction in the failure rate that is achieved by using the combined symmetric asymmetric system will depend on the circuit and on the error asymmetry, and we note it will also not always be worth converting between codes. For a circuit that consists of \( N \) successive logical memory locations we have estimated the reduction in failure rate, \( R \), that is achieved by converting between \( C(3,3) \) and \( C(5,3) \), as shown in Fig. 8 for various values of the ratio of the probabilities of \( Z \) and \( X \) errors, \( \alpha = p_z/p_x \). These estimates are contained within Table I.

Note that in our analysis we have assumed a stochastic error model whereby every one- and two-qubit location will fail with equal probability and the error asymmetry, \( \alpha \), is the same for all locations. In physical systems this will not generally be the case. A more realistic analysis of asymmetric error correction should account for the specific Hamiltonian from which gates are constructed and for the mixing of dephasing that occurs during the execution of non-diagonal gates such as CNOT.

The results presented in Table I are for one level of error correction only - for more levels of error correction any reduction in the failure rate after the first level will be compounded. Converting between \( C(5,3) \) and \( C(3,3) \) is suitable for an error asymmetry of around \( \alpha = 25 \) with only one level of error correction, but for a larger error asymmetry it may be more beneficial to use two or more levels of asymmetric error correction or a more strongly asymmetric code at the first level. As fewer
operations are transversal under an asymmetric code it may be preferable to use an asymmetric code at the first level only. Because some logical gates are able to be applied under $C(5,3)$ without converting to $C(3,3)$, it will be possible to design higher level error correction circuits that are amenable to the asymmetric quantum error correction at the first level. It is also possible to identify existing algorithmic circuits that contain extensive memory regions and so will benefit from asymmetric quantum error correction - for example the quantum Fourier transform and the quantum adder [23].

In conclusion, we have shown that using a combined symmetric asymmetric system allows benefit to be derived from asymmetric error correction without precluding universality. We acknowledge that further analysis of asymmetric errors is required before the benefit of this method is known for a specific physical setting, however the circuits presented in this paper may also be useful for other applications, such as converting ancilla state resources to error correction resources and vice versa.

Acknowledgments: We acknowledge discussions with J. Cole, A. Fowler, A. Greentree, and C. Hill. SJD acknowledges the support of the David Hay Foundation. The work is funded by the Australian Research Council (ARC), the Australian Government, and by the US National Security Agency (NSA) and U.S. Army Research Office (ARO) under Contract No. W911NF-04-1-0290.

---

TABLE I: Estimates of the performance of this circuit relative to correction under $C(3,3)$ are contained in Tab. [11]

| $\alpha = p_z/p_x$ | $N(R = 1)$ | $R(N = 10)$ | $R(N = 20)$ | $R(N = 50)$ | $R(N = 100)$ | $R(N = 1000)$ |
|-------------------|-----------|-------------|-------------|-------------|-------------|--------------|
| 5                 | 14        | 1.0 - 1.2   | 1.6 - 1.9   | 2.3 - 3.2   | 2.7 - 4.1   | 2.9 - 5.6     |
| 10                | 9         | 1.3 - 1.5   | 2.2 - 2.9   | 4.0 - 7.2   | 5.4 - 14.0  | 7.4 - 104.1   |
| 100               | 7         |             |             |             |             |              |

FIG. 8: Using the combined symmetric asymmetric system for a period of logical memory. Blocks of qubits are labelled by the number of qubits in the block and by the role of the block at that part of the circuit, where $D$ indicates data, $A$ indicates ancilla, and $C$ indicates additional qubits that are required to convert to $C(3,3)$. $N$ is the number of consecutive error correction cycles in the period. Estimates of the performance of this circuit relative to correction under $C(3,3)$ are contained in Tab. [11].