Active volume: An architecture for efficient fault-tolerant quantum computers with limited non-local connections

Daniel Litinski and Naomi Nickerson
PsiQuantum, Palo Alto

In existing general-purpose architectures for surface-code-based fault-tolerant quantum computers, the cost of a quantum computation is determined by the circuit volume, i.e., the number of qubits multiplied by the number of non-Clifford gates. We introduce an architecture using non-2D-local connections in which the cost does not scale with the number of qubits, and instead only with the number of logical operations. Each logical operation has an associated active volume, such that the cost of a quantum computation can be quantified as a sum of active volumes of all operations. For quantum computations with thousands of logical qubits, the active volume can be orders of magnitude lower than the circuit volume. Importantly, the architecture does not require all-to-all connectivity between \( N \) logical qubits. Instead, each logical qubit is connected to \( O(\log N) \) other sites. As an example, we show that, using the same number of logical qubits, a 2048-bit factoring algorithm can be executed 44 times faster than on a general-purpose architecture without non-local connections. With photonic qubits, long-range connections are available and we show how photonic components can be used to construct a fusion-based active-volume quantum computer.

How does one determine the cost of a quantum computation? How does one quantify the performance of a quantum computer? These questions can only be answered with a specific quantum computer architecture in mind. In the absence of error correction, it can be sensible to count the cost of algorithms in terms of qubits and two-qubit gates, and quantify the performance of quantum computers in terms of memory and two-qubit gate error rates. However, currently known commercially useful applications of quantum computers [1, 7–11] cannot be executed without error correction, so, e.g., CNOT counts of algorithms are irrelevant when quantifying the cost of useful quantum computations. The introduction of error correction [12, 13] changes the relevant cost metrics of quantum algorithms. With surface codes [2, 3, 14–16], non-Clifford gates such as \( T \) gates or Toffoli gates require the preparation of magic states [17–20], whereas Clifford gates do not. Therefore, the number of \( T \) gates and Toffoli gates is often used as a guiding metric in determining the cost of a computation.

**Baseline architectures.** An architecture for a general-purpose fault-tolerant quantum computer must be defined together with a compilation scheme to translate arbitrary quantum computations into instructions for that architecture. In general-purpose surface-code architectures described in the literature [2–6], which we refer to as baseline architectures, the cost of a computation scales with its circuit volume. A computation that requires \( n_Q \) qubits of memory and contains \( n_T \)
$T$ gates has a circuit volume of $n_Q \times n_T$. One example of a baseline architecture is the architecture in Ref. [2] where each $T$ gate is implemented via a multi-qubit Pauli measurement involving some of the qubits and a magic state. It is compatible with a two-dimensional grid of physical qubits with physical two-qubit operations between nearest neighbors. In this architecture, the spacetime volume cost of a quantum computation, i.e., the number of logical qubits multiplied by the total number of logical cycles, is roughly twice its circuit volume. For example, the 2048-bit factoring algorithm described in Ref. [1] consists of $\approx 6.1 \times 10^9$ $T$ gates on 6200 logical qubits, so the circuit volume is $3.8 \times 10^{13}$. This implies that, in the aforementioned baseline architecture, it would take $6.1 \times 10^9$ logical cycles on a device with 2 · 6200 logical qubits to finish the computation.

These numbers can be used to perform resource estimates for various hardware implementations, as described in more detail in Fig. 1 and Appendix A. With a code distance of $d = 28$, this corresponds to a grid of 19 million physical qubits and a logical cycle of 28 code cycles. In a grid of superconducting qubits with a 1-$\mu$s code cycle, the computation would finish after 48 hours. In an array of trapped-ion qubits with a slower 1-ms code cycle, the computation would finish after 5.4 years. In addition, it is possible to perform linear space-time trade-offs, i.e., use approximately twice as many physical qubits to finish the computation twice as fast [2]. In a photonic fusion-based [21] implementation, the quantum computer is not an array of physical qubits, but instead a network of so-called interleaving modules [6], each module consisting of a resource-state generator (RSG) producing one photonic resource state every $\tau_{\text{RSG}}$, and a number of additional switches, delay lines and single-photon detectors. Out of these components, the RSG is the most complex one, so the total number of RSGs is the relevant metric for the physical cost of the device. With $\tau_{\text{RSG}} = 1$ ns and a maximum fiber delay length of 200 m, 9700 RSGs can be used to finish the computation in 48 hours. Interleaving modules also allow for the opposite space-time trade-off, i.e., the use of fewer hardware modules with longer delay lines, but a slower computation. 970 RSGs with a maximum fiber delay length of 2 km can finish the computation in 20 days. In the extreme case of very long 300-km free-space delay lines, the computation can be executed by a network of only 10 RSGs, but it will take over 5 years to execute.

**Active volume.** In a baseline architecture, each multi-qubit operation may involve only a small subset of all $n_Q$ qubits, whereas the remaining logical qubits are idling during the execution of the operation. Because idling logical qubits have the same cost as logical qubits that participate in a logical operation when using surface codes, the cost of each operation in a baseline architecture is identical, scaling with the total number of qubits $n_Q$. In this sense, a large portion of the circuit volume may be idle volume, i.e., volume attributed to idling logical qubits (see Fig. 2a). For example, in a 2000-qubit quantum computation consisting of a sequence of few-qubit non-Clifford operations such as Toffoli gates, more than 99% of the circuit volume may be idle volume. Qubits that are idling do not contribute to progressing the quantum computation, so we should be interested in generating as little idle volume as possible. We refer to the remaining volume as active volume, i.e., volume corresponding to logical operations that are required to progress the quantum computation. We measure the active volume in units of logical blocks (or simply blocks). Since the active volume depends on the cost of both Clifford and non-Clifford gates, it differs from operation to operation. An adder will have a different active volume than a multi-qubit Pauli rotation, but, typically, the active volume will not scale with the total number of qubits in the computation. Instead, the active volume of a full quantum computation is obtained by summing over the active volumes of its constituent logical operations. Due to the different scaling in the number of qubits, the difference between circuit volume and active volume becomes more pronounced for computations with more qubits. For example, the active volume of a 10,000-qubit quantum computation primarily consisting of adders is more than 100 times lower than the circuit volume.

**An active-volume architecture.** In this work, we construct a general-purpose architecture that can execute quantum computations with a spacetime volume cost of roughly twice the active volume instead of the circuit volume. This can significantly reduce the cost of quantum computations, as, e.g., the active volume of the aforementioned 2048-bit factoring algorithm is 44 times lower than the circuit volume. This enables a much faster execution of this computation, such that 19 million physical ion-trap qubits now finish the computation in 37 days instead of 5.4 years. 970 RSGs with 2-km-long fiber delays finish the computation in 8.9 hours instead of 20 days. And even a small network of only 10 RSGs with long 300 km free-space delays can finish the computation in 35 days instead of 5.4 years. However, the architecture relies on non-local connections between physical components. It can be thought of as a collection of surface-code patches with transversal physical two-qubit operations between a limited set of patch pairs. While the architecture can be implemented in any hardware platform with the required connectivity, it is primarily motivated by photonic qubits, where these connections are readily available, rather than matter-based ones.
Figure 2: Active volume fact sheet. The numbers in (d) assume active-volume costs of CCZ states and $T$ states of around 35 and 25, respectively. In (e), the considered algorithms are layers of disjoint 20-qubit adders, and $n$-qubit QROMs loading $n$-bit numbers. In (g), a per-block error rate of $p(d) = 10^{-d/2}$ and a reaction time of $\tau = 5 \mu s + \lambda \cdot ns$ is assumed.
Note that surface-code methods to execute logical operations with a lower-than-baseline cost have been studied in the past, e.g. by Gidney and Ekerä [1] for the execution of the aforementioned factoring algorithm via the use of optimized adders [22] which lead to a 6x lower spacetime volume cost compared to the baseline architecture. However, these are special-purpose approaches and can only be applied to the execution of specific algorithms. This also complicates resource estimates, as existing special-purpose methods rely on customized surface-code layouts that depend on the subroutines that need to be executed. There exists no general-purpose architecture that can be used to execute arbitrary computations with a lower-than-baseline cost and a corresponding framework to perform resource estimates in a simplified manner. This paper introduces such a general-purpose architecture.

We first define the architecture using a hardware-agnostic description in Sec. 1. We describe on a high level how to perform resource estimates of quantum computations for an active-volume architecture, and how to quantify the performance of an active-volume quantum computer. We then show how this architecture can execute logical operations in a cost-efficient manner and compute the active volume of several example logical operations in Secs. 2-6, including multi-qubit Pauli measurements and rotations, adders, QROM reads and magic-state distillation protocols. Finally, we demonstrate how an active-volume architecture can be implemented as a silicon-photonic fusion-based quantum computer in Sec. 7.

1 Overview

This section provides an overview of concepts that are explained in more detail in later sections. We first present a definition of the active-volume architecture in terms of surface-code patches that may be more familiar to the reader. Afterwards, we provide a more general definition in terms of logical space-time blocks that will be used throughout the paper.

**Active-volume architecture in terms of surface-code patches.** An active-volume quantum computer is a network of $N$ qubit modules labeled 1 to $N$. Additional parameters defining the architecture are the range $r$ and the code distance $d$. Relevant time scales are the duration of a code cycle, a logical cycle corresponding to $d$ code cycles, and the reaction time $\tau_r$. Each qubit module can store a $d \times d$ surface-code patch encoding a logical qubit or a $d \times d$ ancilla patch [2] facilitating multi-patch operations. Each patch has four boundaries, which we associate with the directions north (N), east (E), south (S) and west (W), as shown in Fig. 3a. A qubit module can also be empty, storing no qubits at all. Pairs of patch modules with labels $i$ and $j$ are referred to as in range, if $|i - j| \leq r$, and as quickswappable if $|i - j| = 2^k$. Here, $k$ is an integer between 0 and $\log N$ and all logarithms are binary logarithms.

The elementary unit of time of the quantum computation is a code cycle. In each code cycle, it shall be possible to perform all standard surface-code check measurements within each qubit module, including boundary checks, twist defects [23] and lattice dislocations in at least one direction, single-qubit measurements and physical T gates for state injection. In addition, it shall be possible to execute all of the following operations in each code cycle:

1. Quickswaps: The qubits stored in pairs of quickswappable modules can be swapped via transversal physical SWAP gates.

2. Bell-state preparation: A logical Bell state $(|00\rangle + |11\rangle)/\sqrt{2}$ encoded in two surface-code patches can be prepared in two empty modules that are in range. This is achieved by transversal physical Bell-state preparations between physical data qubits, e.g., via the preparation of $|+\rangle$ states in one module and $|0\rangle$ states in the other, followed by transversal physical CNOT gates.

3. Lattice-surgery check measurements: If two surface-code patches are stored in two qubit modules that are in range, it shall be possible to measure surface-code checks between pairs of patch boundaries associated with the same direction. In other words, it shall be possible to execute lattice-surgery operations [24] between surface-code patches within a range $r$, where the lattice surgery merges boundaries associated with the same direction, rather than opposite directions. For example, Fig. 3a shows a west-to-east merge of patches stored in qubit modules 2 and 4, a south-to-south merge between patches in modules 5 and 6, and an east-to-east merge between patches in modules 6 and 8.

4. Bell measurements: A logical Bell-measurement can be performed between two logical qubits stored in two modules that are in range. This can be done via transversal physical Bell measurements between physical data qubits, i.e., transversal measurements of the two-qubit Pauli operators $X \otimes X$ and $Z \otimes Z$.

**Logical blocks.** Before providing an alternative definition of the active-volume architecture, let us first define the notion of logical blocks. These are operations described by ZX-calculus [25] spiders, where we restrict ourselves to spiders with at most four legs in the context...
Figure 3: Description of the active-volume architecture in terms of (a) surface-code patches and (b) logical blocks.

State of an active-volume quantum computer with 8 qubit modules...

(a) ...in terms of surface-code patches

(b) ...in terms of logical blocks

of this work. Logical blocks have a type and orientation. In the context of this paper, we define Z-type blocks as linear maps of the form

\[ |0\rangle^\otimes m |0\rangle^\otimes n + |1\rangle^\otimes m |1\rangle^\otimes n \]  

and X-type blocks are linear maps of the form

\[ |+\rangle^\otimes m (+|\rangle^\otimes n |\rangle^\otimes |\rangle^\otimes (-|\rangle^\otimes n |\rangle^\otimes , \]

where \(2 \leq m + n \leq 4\), and \(m\) and \(n\) are integers with \(0 \leq n \leq 1\) and \(1 \leq m \leq 4\). In other words, they are operations with zero or one input qubits, and up to 4 output qubits. Each of the \(n\) input and \(m\) output qubits are referred to as ports. Each port is associated with one of the six directions west (W), east (E), north (N), south (S), up (U) and down (D). The three possible orientations of logical blocks are east, north and up. E-oriented blocks are those that do not contain ports in the W or E direction. N-oriented blocks are those that do not contain ports in the S or N direction. U-oriented blocks are those that do not contain ports in the D or U direction. Input qubits are always associated with D-ports. An example of a U-oriented Z-type block without input qubits is

\[ |0\rangle^\otimes W \otimes |0\rangle^\otimes N \otimes |0\rangle^\otimes S + |1\rangle^\otimes W \otimes |1\rangle^\otimes N \otimes |1\rangle^\otimes S . \]

In other words, this operation prepares a three-qubit GHZ state. Input or output qubits in the west or east port direction may also be affected by a Hadamard gate. (Note that this is by convention and, in principle, one may allow for Hadamarded ports in other directions.) An example of such an operation is this Z-type N-oriented block with one input qubit:

\[ |0\rangle^\otimes U \otimes |+\rangle^\otimes E \otimes |0\rangle^\otimes D + |1\rangle^\otimes U \otimes |-\rangle^\otimes E \otimes |-\rangle^\otimes D \]

We then refer to the corresponding port (in this case the E-port) as Hadamarded. Furthermore, we refer to pairs of blocks as commensurate, if they have the same type and same orientation, or different types and different orientations. Pairs of blocks that have the same type and different orientation, or different types and the same orientation, are referred to as incommensurate. We use hexagonal symbols to represent logical blocks. The color of the hexagon indicates the block type, with orange (blue) hexagons corresponding to Z-type (X-type) blocks, as shown in Fig. 3b. Each port of a logical block is represented by an edge radiating outwards from the hexagon in one of six different directions, where the direction corresponds to the direction of the port.

We use logical blocks as building blocks of logical operations by combining them to logical-block networks.
Such networks are collections of logical blocks in which some pairs of ports are connected. Each port connection implies that the corresponding pair of qubits is projected onto the Bell state \((|00\rangle + |11\rangle)/\sqrt{2}\). The motivation behind logical-block networks is that they describe logical operations that can be implemented with surface codes and lattice surgery \([26, 27]\). (Readers familiar with the spacetime picture of surface codes may find it helpful to take a glance at Fig. 7 to see the correspondence between logical blocks and 3-dimensional pieces of spacetime diagrams.) We only allow port connections between ports pointing in the same direction. Furthermore, two connected blocks must be commensurate, unless exactly one of the two ports connecting them is Hadamarded, in which case they must be incommensurate. In a logical operation described by a logical-block network, all ports in the W, S, E and N direction must be connected. Unconnected D (U) ports correspond to input (output) qubits of the logical operation. A pair of connected D ports indicates that the input to the logical operation is a Bell pair.

When drawing networks of logical blocks, we label each block with a number which is drawn inside the hexagon. Numbers next to the edges representing ports indicate which block the port is connected to. For example, the network of 5 logical blocks shown in Fig. 3b is a logical operation with three input qubits (\(|q_2\rangle, |q_3\rangle\) and \(|q_5\rangle\)) and four output qubits (\(|q_2\rangle, |q_3\rangle, |q_4\rangle\) and \(|q_5\rangle\)). There are port connections between the W-ports of blocks 1 and 2, the S-ports of blocks 3 and 4, and the E-ports of blocks 4 and 5, where the E-port of block 4 is Hadamarded. Other examples of logical block networks are shown in Fig. 4a, where the connection between the D-ports of blocks 4 and 5 in operation 3 indicates that the two input qubits of these logical blocks correspond to a Bell pair \((|00\rangle + |11\rangle)/\sqrt{2}\). While these are just meant as introductory examples of logical block networks, later sections show how to represent various logical operations using logical blocks, including Pauli rotations, adders, QROM circuits and magic state distillation protocols.

Let us briefly reiterate the motivation behind logical block networks and their connectivity rules, as these may seem very unintuitive to readers who are unfamiliar with the spacetime picture of surface codes. Logical blocks are operations that can be executed fault-tolerantly with surface codes. However, these are operations with at most one input qubit (the one associated with the D-port), but multiple output qubits. The connectivity rules are motivated by the problem that, when a logical qubit stored in a qubit module and a logical block operation is executed, then there cannot be suddenly two or three output qubits stored in the qubit module, since it can only store one. Therefore, the convention is that all output qubits, except for potentially (but not necessarily) the output qubit associated with the U-port, will be projected onto Bell state immediately after the operation is executed. With this construction, a logical block network with \(n\) unconnected D-ports and \(m\) unconnected U-ports describes a logical operation with \(n\) input qubits and \(m\) output qubits.

**Active-volume architecture in terms of logical blocks.** We now present a definition of the active-volume architecture in terms of logical blocks that is equivalent to the previous definition in terms of surface-code patches. It is this definition that will be used in the remainder of the paper. We define an active-volume architecture as a collection of \(N\) qubit modules with labels from 1 to \(N\). Qubit modules can each store a logical qubit or be empty, and are capable of the following operations:

1. **Quickswaps:** The contents of quickswappable qubit modules \(i\) and \(j\) can be swapped within one code cycle. Quickswaps between disjoint pairs of qubit modules can be performed simultaneously.

2. **State preparations:** Logical qubits can be initialized in the Pauli-\(X\) and \(Z\) eigenstates \(|0\rangle\) and \(|+\rangle\) in empty qubit modules within one code cycle. Furthermore, pairs of qubits \(i\) and \(j\) can be prepared in a Bell state \((|00\rangle + |11\rangle)/\sqrt{2}\) within one code cycle, if qubit modules \(i\) and \(j\) are empty and in range.

3. **Measurements:** Qubits can be measured in the \(X\) or \(Z\) basis within one code cycle. Furthermore, pairs of qubits stored in modules \(i\) and \(j\) can participate in a Bell-basis measurement within one code cycle, if the modules are in range. This is a measurement of the two-qubit Pauli operators \(X_i \otimes X_j\) and \(Z_i \otimes Z_j\).

4. **Reactive measurements:** If the choice of measurement basis \((X, Z\) or Bell measurement\) depends on the outcome of previous measurements, it shall be possible to complete this measurement within a time \(\tau_r\) after the completion of all previous relevant measurements, where \(\tau_r\) is the reaction time.

5. **Logical blocks:** Each qubit module shall be capable of executing a logical-block operation within a logical cycle, i.e., \(d\) code cycles. Port connections between simultaneously executed logical blocks are only allowed, if the logical blocks are executed by qubit modules that are in range. Qubit modules executing logical blocks with unconnected D-ports use the logical qubit that was previously stored in the module as the input qubit. Qubit modules executing logical blocks with unconnected U-ports will contain the output qubit of the logical block at the end of the logical cycle.
6. Magic state distillation: The qubit modules shall be capable of the execution of specific magic state distillation protocols, i.e., the use of a certain number of logical qubits for a fixed number of logical cycles to produce a fixed number of magic states such as $T$ states $|T\rangle = (|0\rangle + e^{i\pi/4}|1\rangle)/\sqrt{2}$ or CCZ states $|\text{CCZ}\rangle = \text{CCZ}|+\rangle^\otimes 3$.

The correspondence between this definition and the definition in terms of surface-code patches is that quickswaps, Bell-state preparations and Bell measurements can be implemented via transversal physical two-qubit gates. Logical blocks with port connections in the N, E, S and W directions correspond to lattice-surgery operations via boundaries in the same direction, which are implemented by $d$ rounds of check-operator measurements. Port connections in the U and D direction correspond to transversal Bell measurements and Bell-state preparations, respectively. For example, Fig. 3b shows the state of 8 qubit modules in terms of logical blocks corresponding to the lattice-surgery operations of 8 surface-code patches shown in Fig. 3a. When drawing the state of qubit modules, each module is represented by a square, with a ket inside a square indicating that the module is storing a qubit, a hexagon indicating that it is executing a logical block, and an empty square representing an empty module. Modifications of this architecture are possible, e.g., by allowing for different code distances, additional non-Clifford resource states, additional transversal gates, or different connectivity.

**Photonic implementation.** While the implementation of such non-local connections may be challenging for some types of qubits, they can be implemented in a fusion-based photonic interleaving architecture with remarkably small modifications. As described in Ref. [6], in an interleaving architecture, a quantum computer is a network of interleaving modules. Each module consists of a resource-state generator (RSG) producing one photonic resource state (a fixed-size entangled state) in periodic time intervals of size $\tau_{\text{RSG}}$, and a number of additional switches, delay lines and single-photon detectors. As we describe in Sec. 2, while the workspace qubits are executing logical blocks, memory qubits will be performing layers of quickswaps to rearrange the stored qubits such that they are in the right memory locations for the next set of logical blocks. As discussed in Sec. 6, a small number of quickswap layers is sufficient to rearrange large memories with thousands or even millions of logical qubits.

The structure of a quantum computation executed in an active-volume architecture is illustrated in Fig. 4. The example shows the execution of a quantum circuit consisting of 5 logical operations on 6 logical qubits. Each logical operation can be expressed as a network of logical blocks, as shown in Fig. 4a. The number of blocks of an operation is its active volume. While these are just small example operations, in practice, these logical operations may be any one of the subroutines found in Tab. 1, such as an adder or a Pauli rotation. Note that each operation only affects a subset of qubits, e.g., operation 2 is a two-qubit operation on qubits $|q_5\rangle$ and $|q_6\rangle$. The figure shows how this circuit can be executed in a network of 12 qubit modules, where the 6 odd-labeled memory modules are drawn in blue and the 6 even-labeled workspace modules in orange. Note that we also refer to the $(2n + 1)$-th qubit module as the $(n + 1)$-th memory module, as shown in Fig. 4e.

The 5 logical operations are executed in three logical cycles. For each logical cycle, our goal is to execute as many logical blocks as possible (i.e., ideally 6 logical blocks using 6 workspace modules), thereby executing
Figure 4: Example demonstrating the structure of a quantum computation executed on an active-volume quantum computer with 12 qubit modules. (a) The quantum computation corresponds to a sequence of 5 operations on 6 qubits, where each operation has a representation as a network of logical blocks. (b) In the first logical cycle, operations 1 and 2 are executed. (c) In the second logical cycle, only operation 3 is executed. (d) In the third logical cycle, operations 4 and 5 are executed.

---

| Operation 1 | Operation 2 | Operation 3 | Operation 4 | Operation 5 |
|-------------|-------------|-------------|-------------|-------------|
| 1 \(|q_1\rangle\) | 2 \(|q_2\rangle\) | 3 \(|q_3\rangle\) | 4 \(|q_4\rangle\) | 5 \(|q_5\rangle\) | 6 \(|q_6\rangle\) |
| 1 \(|q_1\rangle\) | 2 \(|q_2\rangle\) | 3 \(|q_3\rangle\) | 4 \(|q_4\rangle\) | 5 \(|q_5\rangle\) | 6 \(|q_6\rangle\) |
| 1 \(|q_1\rangle\) | 2 \(|q_2\rangle\) | 3 \(|q_3\rangle\) | 4 \(|q_4\rangle\) | 5 \(|q_5\rangle\) | 6 \(|q_6\rangle\) |
| 1 \(|q_1\rangle\) | 2 \(|q_2\rangle\) | 3 \(|q_3\rangle\) | 4 \(|q_4\rangle\) | 5 \(|q_5\rangle\) | 6 \(|q_6\rangle\) |
| 1 \(|q_1\rangle\) | 2 \(|q_2\rangle\) | 3 \(|q_3\rangle\) | 4 \(|q_4\rangle\) | 5 \(|q_5\rangle\) | 6 \(|q_6\rangle\) |
| 1 \(|q_1\rangle\) | 2 \(|q_2\rangle\) | 3 \(|q_3\rangle\) | 4 \(|q_4\rangle\) | 5 \(|q_5\rangle\) | 6 \(|q_6\rangle\) |

---

| (b) First logical cycle (operations 1 and 2) | (c) Second logical cycle (operation 3) | (d) Third logical cycle (operations 4 and 5) |
|-------------------------------------------|----------------------------------------|-------------------------------------------|
| 1 \(|q_2\rangle\) | 2 \(|q_4\rangle\) | 3 \(|q_5\rangle\) | 4 \(|q_3\rangle\) | 5 \(|q_6\rangle\) |
| 1 \(|q_2\rangle\) | 2 \(|q_4\rangle\) | 3 \(|q_5\rangle\) | 4 \(|q_3\rangle\) | 5 \(|q_6\rangle\) |
| 1 \(|q_2\rangle\) | 2 \(|q_4\rangle\) | 3 \(|q_5\rangle\) | 4 \(|q_3\rangle\) | 5 \(|q_6\rangle\) |
| 1 \(|q_2\rangle\) | 2 \(|q_4\rangle\) | 3 \(|q_5\rangle\) | 4 \(|q_3\rangle\) | 5 \(|q_6\rangle\) |

---

(e) Naming convention for memory modules

Memory module label \[3\]
Qubit module label \[5\]

---

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|---|---|---|---|---|---|---|---|----|----|
| 2 | 4 | 6 | 8 | 10 | 12 |
multiple logical operations in parallel. Since operation 1 has an active volume of 4 blocks, and operation 2 an active volume of 2 blocks, we can execute them in parallel in the first logical cycle (Fig. 4b). Qubits \( |q_2\rangle, |q_3\rangle, |q_4\rangle \) and \( |q_6\rangle \) are quickswapped from memory into workspace and a network of 6 logical blocks is executed, loading the pattern described by the networks of operations 1 and 2 in Fig. 4a into the workspace. During the execution of logical blocks, up to \( d \) layers of quickswap operations can be performed to prepare the state of the memory for the next logical cycle. In this example, we only perform one layer of quickswaps, moving \( |q_1\rangle \) into the first memory module and \( |q_4\rangle \) into the sixth memory module (i.e., qubit module 11). Remember that the locations connected by quickswaps must be quickswappable, which they are in this example. At the end of the logical cycle, the output qubits of the logical operation are found in the workspace.

In the second logical cycle (Fig. 4), only one logical operation is executed, as operation 3 is particularly costly with an active volume of 6 blocks. Qubits \( |q_1\rangle \) and \( |q_4\rangle \) are quickswapped into the workspace, while the other qubits are quickswapped back into the memory. The purpose of the quickswaps in the previous logical cycle was to move \( |q_1\rangle \) and \( |q_4\rangle \) into the right locations such that the logical block network corresponding to operation 3 can now be executed in the second logical cycle after a single quickswap layer. In preparation for the third logical cycle, two layers of quickswaps are performed, moving \( |q_3\rangle \) into memory module 3, \( |q_6\rangle \) into memory module 5 and \( |q_6\rangle \) into memory module 2. Finally, in the third logical cycle, operations 4 and 5 are executed, whose combined active volume is 5 blocks. Qubits are quickswapped between memory and workspace and the pattern of logical blocks is loaded into the workspace. Note that, in this cycle, not all workspace qubits are used to generate logical blocks, as the last workspace module is left idling. This may happen whenever the total active volume of the logical operations that are executed in parallel is slightly below the number of available workspace modules.

Note that, in this particularly simple example, consecutive operations act on disjoint sets of qubits. However, even if the same qubits are used by consecutive operations, these operations can be executed in parallel in an active-volume architecture, as discussed in Sec. 2. This is also true even if consecutive operations do not commute. Such an architecture will therefore execute a quantum computation with a spacetime volume cost equivalent to approximately twice the active volume of the quantum computation, as \( N \) qubit modules are used to execute \( N/2 \) logical blocks in every logical cycle. Since memory modules and workspace modules are identical, it is possible to use more memory in exchange for a slower quantum computer and vice versa. In addition to data qubits, the memory will also store distilled magic states, stale magic states awaiting reactive measurements and bridge qubits that connect concurrent operations accessing the same qubits. Therefore, quantum computations with memory requirements close to the maximum capacity of \( N/2 \) qubits may run more slowly than quantum computations using less memory.

**Resource estimates.** To quantify the cost of a quantum computation, it is sufficient to compute its active volume. While arbitrary quantum circuits consisting of \( n_r \) single-qubit rotations on \( n \) qubits and an arbitrary number of Clifford gates have an active volume of at most \( O(n^2 + n \cdot n_r) \) blocks, it is usually possible to significantly reduce the active volume of specific logical operations. Optimizations of several commonly used subroutines are shown in Secs. 2-5. Their costs are summarized in Appendix B, and some examples are shown in Fig. 2d. If a quantum computation consists exclusively of such optimized subroutines, its active volume is computed by simply summing over the active volumes of each constituent subroutine. If a quantum computation contains custom subroutines in addition to optimized ones, these can either be optimized using the methods shown in this paper, or treated as unoptimized blocks that are executed using the costly generic prescription in Sec. 6.

In addition to the active volume, a secondary quantity determining the cost of a quantum computation is the reaction depth. Each logical operation has an associated reaction depth, which is the number of reaction layers (i.e., consecutive layers of reactive measurements) that are part of the operation. Since reactive measurements are inherently sequential, as the choice of measurement bases of a layer of reactive measurements depends on the measurement outcomes of the previous layer, the reaction depth determines the minimum runtime of the quantum computation. However, computing the reaction depth of a full quantum computation is not as simple as adding the reaction depths of the constituent subroutines, as logical operations on disjoint groups of qubits typically can be performed in parallel, leading to a lower reaction depth. The output of a resource estimate of a quantum computation then consists of three numbers: the memory requirement in number of qubits, the active volume in units of blocks, and the reaction depth, as shown in Fig. 2e.

**Performance metrics.** In order to determine how well a specific active-volume quantum computer can execute a quantum computation, we need to characterize its performance. The performance of an active-volume quantum computer is determined by four key performance metrics. The memory corresponds to half the number of qubit modules and determines which quantum compu-
tations can be executed in the first place, as the memory needs to exceed the algorithmic memory requirement. The speed is quantified in blocks per second, which is obtained by dividing half the number of qubit modules by the duration of a logical cycle. The duration of the quantum computation can be estimated by dividing the active volume of the quantum computation by the speed of the device. The error rate is quantified as the logical error rate per block. It is governed by the (fixed) code distance of the logical qubits and the physical error rate of the device, and determines the maximum size of a computation that can be executed on the device. The total error probability of a computation with an active volume of \( n_b \) blocks with a per-block error rate of \( p_b \) is \( 1 - (1 - p_b)^{n_b} \). Finally, the reaction time determines the maximum speed of the computation, as a computation cannot be executed in less time than its reaction depth multiplied by the reaction time, even if the speed in blocks per second would otherwise allow it.

As shown in Fig. 2f, the photonic implementation corresponds to a network of \( M \) interleaving modules with a maximum delay length \( \lambda \) and code distance \( d \). Each module contains one RSG producing one resource state per nanosecond, such that each RSG increases the memory by \( \lambda/(2d^2) \) and the speed by \( 10^9/(2d^3) \) blocks per second. A few example devices are shown in Fig. 2g to visualize the effect of \( M \), \( \lambda \) and \( d \) on the performance metrics. With a delay length of \( \lambda \approx 8000 \), as provided by 1.6 km of low-loss optical fiber, a quantum computer with 256 distance-32 logical qubits of memory can be constructed from 64 RSGs (device 1). With a speed of around \( 10^7 \) blocks per second, it can execute the 100-qubit computation in Fig. 2e in one minute, while the memory requirements of the other computations in the table exceed the memory of the device. Since a small \( 10^7 \)-block computation may tolerate a higher error rate, the physical footprint of the device can be reduced by using a smaller code distance (device 2). In addition, the use of longer delays can reduce the footprint. Each RSG adds four times as many qubits when using a 10-km free-space delay (device 3) instead of a 1.6-km fiber delay. The memory and speed of device 1 can be increased by adding more modules, e.g., device 4 with 4096 qubits and 1024 RSGs which can finish a \( 10^{11} \)-block computation in 100 minutes. A 10-km free-space delay (device 5) reduces the footprint to 256 RSGs, but increases the computational time to 7 hours. A 1-million-photon 310-km free-space delay line (e.g., realized by two mirrors with 310 m separation and 1000 reflections) reduces the footprint to 8 RSGs, but increases the computational time to 10 days. However, to illustrate the limited usefulness of absurdly long delay lines and the importance of speed as a performance metric, consider that a single RSG with a 10,000-km delay line can provide 16,000 qubits of memory, but the slow speed may render the device useless for computations that require this much memory. Also note that the reaction time increases with the delay length in this particular construction.

**Summary.** Active volume is a cost function that assigns a cost in units of logical blocks to a quantum computation. The active volume of a quantum computation can be orders of magnitude lower than the circuit volume (number of qubits times number of \( T \) gates). It is possible to construct a surface-code-based architecture that can execute computations with a spacetime cost proportional to the active volume, but this requires non-2D-local connections between surface-code patches. One possible implementation is via photonic interleaving modules with non-local photonic interconnects. In the following sections, we show how this architecture executes various logical operations.

## 2 Introductory example: \( Z \)-type measurements

As an introductory example, consider a quantum circuit consisting of a sequence of \( Z \)-type measurements. An example of an 8-qubit quantum circuit with three measurements is shown in Fig. 5a. While no useful quantum computation consists exclusively of \( Z \)-type measurements, this will be our guiding example to introduce the different types of diagrams used in the following chapters. We will show how to execute this circuit on an active-volume quantum computer with 22 qubit modules and a cost proportional to the active volume of these operations.

In a baseline architecture such as the intermediate block of Ref. [2], each measurement can be executed as shown in Fig. 5b for the example of the first measurement. The figure shows a spacetime diagram, which is a diagram describing how the configuration of surface-code patches changes over time. Using the convention of Fig. 6 in Ref. [6], each line tracks a corner of a surface-code patch through spacetime, each orange surface a \( Z \) boundary, and each blue surface an \( X \) boundary. Each slice through the spacetime diagram then corresponds to a configuration of surface-code check operators. The slice shown in Fig. 5b is a 3-qubit \( Z \)-type lattice surgery [3, 24] where all logical qubits are encoded in distance-4 surface-code patches in this example. We will refer to the in-plane directions as north (N), east (E), south (S) and west (W), and to the perpendicular time directions as up (U) and down (D).

Two additional types of diagrams that will be used in the following chapters are ZX-calculus diagrams [25] and logical-block diagrams. Before properly introduc-
Figure 5: (a) Quantum circuit of a sequence of Z-type measurements. In a baseline architecture, the first measurement may be executed via a lattice-surgery operation connecting qubits 1, 5 and 8. This operation can be described by (b) a spacetime diagram or (c) the corresponding ZX diagram. (d) The diagrams contain redundant volume corresponding to idle operations that do not contribute to the execution of the logical operation. (e) An active-volume quantum computer can execute the Z-type measurement generating only the volume relevant to the logical operation, i.e., the active volume of 6 logical blocks.

ZX diagrams. The ZX calculus [25] is an immensely useful graphical language for linear maps between qubits that can be used to describe and optimize quantum circuits [28–30] as well as surface-code operations [26, 31]. We will use only a subset of the tools available in the construction and simplification of ZX diagrams, specifically the phase-free ZX spiders and Hadamard ports shown in Fig. 6a. A ZX diagram consists of vertices, edges connecting pairs of vertices and edges that connect to only one vertex. Each vertex is referred to as a spider, and each of the edges connected to a spider can be thought of as a qubit. We will refer to the edges as ports. A spider with \( n + m \) ports can be thought of as a linear map with \( n \) input qubits and \( m \) output qubits. Z spiders are drawn as orange circles and correspond to linear maps:

\[
|0\rangle^{\otimes m} \langle 0|^{\otimes n} + |1\rangle^{\otimes m} \langle 1|^{\otimes n} .
\]

Similarly, X spiders correspond to linear maps:

\[
|+\rangle^{\otimes m} \langle +|^{\otimes n} + |\rangle^{\otimes m} \langle |^{\otimes n} ,
\]

where \( |\pm\rangle = (|0\rangle \pm |1\rangle)\sqrt{2} \). Some ports may be Hadamarded, corresponding to the application of Hadamard gates to the corresponding qubits. An alternative definition of ZX spiders that relies on operators rather than states is shown in Fig. 6b. Spiders can be thought of as describing stabilizer-state projections, with each \( n \)-port spider describing \( n \) stabilizer generators on \( n \) qubits. The stabilizer generators described by \( Z \) (\( X \)) spiders are \( X^{\otimes n} \) (\( Z^{\otimes n} \)) and all pairwise \( Z^{\otimes 2} \) (\( X^{\otimes 2} \)) operators. Multiple spiders can be connected to form composite ZX diagrams, e.g., the two-spider diagram in Fig. 6e describing a CNOT gate.
Bell-state projection, i.e., the two qubits $i$ and $j$ corresponding to the two ports are identified via the projection $Z_i Z_j = X_i X_j = +1$. A composite ZX diagram with $n$ unconnected ports also describes $n$ stabilizer generators on $n$ qubits, with the 4 stabilizer generators of a two-spider diagram shown in Fig. 6e. When translating quantum circuits to ZX diagrams we will rely on the circuit identities in Fig. 6d. When simplifying ZX diagrams, we will use the identities shown in Fig. 6c.

In the operator picture of phase-free ZX diagrams, composite diagrams describe Clifford gates and Pauli measurement. Each stabilizer generator $P_i \otimes P_o$, where $P_i$ and $P_o$ are multi-qubit Pauli operators supported on the input and output qubits (ports), respectively, describes a map $P_i \rightarrow P_o$. For example, the CNOT gate in Fig. 6e maps $X_c \rightarrow X_c X_t$, $Z_t \rightarrow Z_c Z_t$, $Z_c \rightarrow Z_c$ and $X_t \rightarrow X_t$, where $c$ and $t$ label the control and target qubits. Stabilizer generators supported only on input or output qubits can be thought of as multi-qubit Pauli measurements and preparations of Pauli eigenstates.

Logical blocks. The operations described by the ZX diagrams that can be constructed from the building blocks in Fig. 6 are identical to the operations implementable by surface-code qubits. ZX spiders have a one-to-one correspondence to segments of surface-code spacetime diagrams. However, ZX spiders do not have a notion of orientation, whereas segments of spacetime diagrams need to be oriented in 3D space and satisfy certain constraints on connectivity and number of ports. For this reason, we introduce logical blocks as hexagons with up to four connected edges in Fig. 7 to describe segments of surface-code spacetime diagrams. The six corners of each hexagon are identified with the six directions of spacetime diagrams (U, E, S, D, W and N).

Logical blocks can have 2, 3 or 4 ports. There are six types of 4-port blocks, which are shown in Fig. 7a. These are oriented in one of three different directions (E, N and U) and are either Z-type (orange) or X-type (blue). These blocks can either be interpreted as 4-port Z-spiders and X-spiders, or as surface-code spacetime diagrams. Each stabilizer generator of the ZX diagram corresponds to one logical membrane (or correlation surface) of the surface-code in the corresponding spacetime diagram [27]. The spacetime diagrams corresponding to Z-type blocks can be converted to X-type blocks by replacing primal (Z-type) boundaries with dual (X-type) boundaries and vice versa. 3-port and 2-port blocks are generated by closing some of the ports of the 4-port logical blocks, as shown in Fig. 7b/c. Ports can be Hadamarded, corresponding to surface-code lattice dislocation shown in red in Fig. 7d. Note that we will only use those 2-port blocks that correspond to corner blocks, i.e., we will not use 2-port blocks with ports pointing in opposite directions. 2-port blocks in the up-down direction correspond to idling qubits, i.e., qubits stored in memory. Since the assignment of primal and dual boundaries is ambiguous in this case, we will adopt the convention in Fig. 7e that the Z boundaries of all idling qubits stored in memory point in the north and south directions, whereas the X boundaries point west...
Figure 7: Logical blocks describe segments of surface-code spacetime diagrams. They are similar to ZX spiders with 2 to 4 legs, except that logical blocks have an associated orientation. (a) There are six different 4-port logical blocks. Closing some of the ports of these six blocks generates (b) 3-port and (c) 2-port blocks. (d) In addition, ports of logical blocks may be Hadamarded, corresponding to a surface-code lattice dislocation. (e) 2-port blocks with ports pointing in opposite directions are idle blocks, so they are never used in logical operations. We use the convention that the $Z$ edges ($X$ edges) of idling logical qubits are located on the north and south (west and east) side of logical qubits. Quantum circuits can be translated into ZX diagrams, transformed to satisfy connectivity constrains, and converted into a network of logical blocks, as shown for (f) a CNOT gate with 4 blocks and (g) a Hadamard gate with 3 blocks.

Figure 8: A 2-qubit $Z \otimes Z$ measurement has an active volume of 2 blocks. Changing $Z$-type to $X$-type blocks implements a 2-qubit $X \otimes X$ measurement with a volume of 2 blocks.
Figure 9: (a) A weight-4 \( Z \)-type measurement has an active volume of 4 blocks. (b) The ZX diagram can be used to verify that the implemented operation is indeed a measurement of the 4-qubit \( Z \) operator. (c) A weight-\( w \) \( Z \)-type (or \( X \)-type) measurement has an active volume of \( \lceil \frac{3}{2} w \rceil \) blocks for \( w > 2 \).

To the ports indicate the connected blocks. For example, block 2 in Fig. 7f is connected to block 1 via the S-port and to block 3 via the U-port. Some D-port and U-port labels are qubits instead of numbers. These correspond to input and output qubits of the logical operation, respectively. The construction in Fig. 7f shows that a CNOT gate has an active volume of 4 blocks, even though the ZX diagram consists of only two spiders. Due to the orientation of idle blocks in Fig. 7e, an additional constraint is that blocks with input or output qubits must either be E-oriented \( Z \)-type blocks or N-oriented \( X \)-type blocks. Therefore, a Hadamard gate has an active volume of 3 blocks as shown in Fig. 7g, even though it corresponds to a single 2-port spider.

Two-qubit \( Z \otimes Z \) measurements. As a slightly more advanced example, consider the \( Z \otimes Z \) measurement shown in Fig. 8. We can express this measurement as two CNOT gates and a \( Z \) measurement between the two qubits and an ancilla qubit initialized in \( |0\rangle \). We translate the circuit into a ZX diagram and apply the simplification rules of Fig. 6c to obtain a diagram consisting of two 3-port spiders. This diagram can be straightforwardly converted into a network of two logical blocks. Note that the ancilla qubit is only used in the construction and does not appear as an actual qubit in the final network of blocks. Furthermore, note that the active volume of large circuits can be smaller than the total active volume of the composite operations. While the active volume of two CNOT gates is 8 blocks, the active volume of a \( Z \otimes Z \) measurement is only 2 blocks.

Weight-\( w \) \( Z \)-type measurements. Next, consider the example of a 4-qubit \( Z \)-type measurement in Fig. 9a. We can convert this into a ZX diagram with four \( Z \) spiders and one \( X \) spider. When constructing the oriented ZX diagram, we split the 4-port \( X \) spider into two 3-port \( X \) spiders. The operation has an active volume of 6 blocks. We can verify that this ZX diagram indeed implements a measurement, since the \( Z^{\otimes 4} \) operator on the four input qubits is a stabilizer generator of the ZX diagram, as shown in Fig. 9b. This construction generalizes to the measurement of arbitrary weight-\( w \) multi-qubit \( Z \) operators. Using the three-block segment in Fig. 9c, a weight-\( w \) measurement has an active volume of \( \lceil \frac{3}{2} w \rceil \) for \( w > 2 \).

Execution on an active-volume quantum computer. We will now describe how to execute the example 8-qubit computation in Fig. 5 using an active-volume quantum computer with 22 qubit modules, i.e., 11 memory modules and 11 workspace modules. First, consider only the first two operations, i.e., the circuit in Fig. 10a. The active volume of these operations is \( 5 + 2 = 7 \), so we should be able to execute the circuit in one logical cycle by executing 7 logical blocks using 7 workspace modules. However, one complication is that qubit \( |q_5\rangle \) participates in both operations. Whenever we need to execute multiple operations simultaneously that access the same qubits, we can introduce bridge qubits using the construction shown in Fig. 10b. A bridge qubit is initialized by initializing a Bell pair \( (|00\rangle + |11\rangle)/\sqrt{2} \), which is a fast operation in an active-volume quantum computer. One half of the Bell pair \( |\tilde{B}\rangle \) is used as an input qubit for the second logical operation, while the other half \( |\tilde{B}\rangle \) is stored in memory and referred to as a bridge qubit. At the end of the logical cycle, this bridge qubit needs to be destroyed via a Bell-basis measurement with the output qubit of the first logical operation, effectively teleporting the qubit back in time to be used as an input to the second operation, as shown.
Figure 10: Example of the execution of an 8-qubit circuit with two \( Z \)-type measurements using a 22-qubit active-volume quantum computer with 11 memory qubits and 11 workspace qubits.

Figure 10c. Note that we will be referring to the two qubits of the Bell pair as \( |B \rangle \) and \( |\overline{B} \rangle \), even though the 2-qubit Bell state is not separable, so cannot be written as \( |B \rangle \otimes |\overline{B} \rangle \).

Figure 10d shows all the steps required to execute the two logical operations in one logical cycle. Qubits \( |q_1 \rangle \), \( |q_5 \rangle \), \( |q_7 \rangle \) and \( |q_8 \rangle \) are quickswapped from memory into workspace. Simultaneously, a Bell pair consisting of two qubits \( |B_1 \rangle \) and \( |\overline{B}_1 \rangle \) is initialized. Next, 7 logical blocks corresponding to two logical operations are executed using 7 workspace modules, where \( |B_1 \rangle \) is used as an input qubit for the second logical operation instead of \( |q_5 \rangle \). Note that the output qubit \( |q_5 \rangle \) of the first logical operation is relabeled to \( |\overline{q}_5 \rangle \). During the execution of the logical-block operations, the bridge qubit \( |\overline{B}_1 \rangle \) is quickswapped into memory location 3 in two code cycles. This is done to move the bridge qubit to a location that is in range of the location where \( |\overline{q}_5 \rangle \) will emerge at the end of the logical cycle. Finally, the qubits \( |B_1 \rangle \) and \( |\overline{q}_5 \rangle \) are removed via a two-qubit Bell measurement, implementing the bridge-qubit protocol of Fig. 10b.

Now consider the full circuit in Fig. 11b. The third operation has an active volume of 11 blocks, but there are only 4 unused workspace modules left in the first cycle. Since a \( Z \)-type measurement consists of multiple segments, we can split this operation into two steps, as shown in Fig. 11a, where the first step uses 4 blocks and produces one ancilla qubit \( |a \rangle \) as an output, and the second step uses 9 blocks and uses \( |a \rangle \) as an input.

Again, we start in the first logical cycle in Fig. 11c by swapping qubits from memory into workspace. Looking ahead to the second logical cycle in Fig. 11d, we can see that we will be generating 9 logical blocks, 6 of which have input qubits. If we want to avoid executing quickswap operations between logical cycles (i.e., additional operations to rearrange the memory after the end of the first logical cycle, but before the beginning of the second logical cycle, which would slow down the computation), these input qubits must be located in a quickswappable location at the end of the first logical cycle. For qubits \( |q_4 \rangle \), \( |q_5 \rangle \), \( |q_6 \rangle \), \( |q_7 \rangle \) and \( |a \rangle \), this will be satisfied, as only one quickswap is required to move them into the right workspace locations in the second logical cycle.

However, block 2 in the second cycle requires qubit \( |q_1 \rangle \) as an input, but this qubit will be output in block 1 in the first logical cycle, which is not a quickswappable location. In this situation, we have a second use case for bridge qubits. Whenever the output qubit \( |q_j \rangle \) of a logical operation in cycle \( j \) is used as an input qubit in the subsequent logical cycle \( j + 1 \), and the block using this input qubit is executed in a non-quickswappable location, we can generate a Bell pair in cycle \( j \). Both Bell-pair qubits \( |B \rangle \) and \( |\overline{B} \rangle \) are stored in memory. The output of the block in cycle \( j \) will participate in a Bell
Figure 11: Example of the execution of an 8-qubit circuit with three $Z$-type measurements using a 22-qubit active-volume quantum computer with 11 memory qubits and 11 workspace qubits.
measurement with the bridge qubit $\tilde{B}$ at the end of the cycle, instantly teleporting $|q\rangle$ to the location of $|B\rangle$. In Fig. 11d, we generate a Bell pair $|B_2\rangle$ and $|\tilde{B}_2\rangle$ in memory locations 3 and 4 at the beginning of cycle 1. The bridge qubit $|B_2\rangle$ needs to be moved to memory location 1 to participate in a destructive Bell measurement with $|q_1\rangle$. This teleports $|q_1\rangle$ to the location of $|B_2\rangle$, so we rename $|B_2\rangle$ to $|q_1\rangle$ at the end of the first logical cycle. $|q_1\rangle$ can now be quickswapped into the workspace location where it is needed at the beginning of the second logical cycle (Fig. 11d).

Summary. To summarize, in each cycle, we execute as many logical blocks as we can, ideally executing one logical block per cycle in each workspace location. The logical blocks executed in cycles $j$ and $j+1$ impose certain conditions on the state of the memory at the end of cycle $j$, as some memory locations must be empty, whereas others must store specific qubits. The conditions are the following: Input memory qubits to logical blocks must be located in quickswappable locations at the beginning of the cycle. Input bridge qubits require an empty memory location within range, such that a Bell pair can be generated, with one half of the Bell pair used as an input qubit for the logical block, and the other stored as a bridge qubit in memory. Output memory qubits either require an empty memory slot at a quickswappable position at the end of the operation or must be swapped with an input qubit for the logical block in the next cycle. Output qubits participating in a Bell measurement at the end of the cycle require the corresponding bridge qubit in memory to be located within range at the end of the cycle. In the example of Fig. 11c, the memory can be rearranged within 3 code cycles using 3 layers of quickswap operations. As we show in Sec. 6, even very large memories can be rearranged within a sufficiently low number of quickswap cycles.

Provided that there is sufficient memory available and that the memory can be rearranged quickly enough, an active-volume quantum computer with $n$ qubit modules ($n/2$ of which are workspace modules) will finish a quantum computation with an active volume of $m$ blocks in approximately $2m/n$ logical cycles, i.e., an overall spacetime cost of $2m/n \cdot n = 2m$. Therefore, we should decompose logical operations into networks of as few logical blocks as possible in order to optimize them for an active-volume quantum computer, which is what we do in the following sections for various commonly used subroutines. We are also interested in keeping the degree of non-locality required to implement these logical block networks as low as possible, as ports of logical blocks $i$ and $j$ can only be connected, if they are in range $r$, i.e., if $|i - j| \leq r/2$ (since only every second logical qubit is a workspace qubit). For all operations described in the following sections, a range of $r \geq 12$ will be sufficient.

3 Pauli product rotations and measurements

Having discussed $Z$-type Pauli measurements, we now consider arbitrary multi-qubit Pauli product measurements (PPMs). First, note that weight-$w$ X-type Pauli measurements also have an active volume of $\lceil \frac{w}{2} \rceil$, as they can be obtained by replacing $Z$-type blocks in Fig. 9 with X-type blocks and vice versa. Using a circuit that is referred to as fast PPMs in Ref. [32] or twist-free lattice surgery in Ref. [4], an arbitrary PPM can be decomposed into a $Z$-type measurement followed by an
X-type measurement. As shown in Fig. 12, an ancilla qubit is initialized in |0⟩, each qubit contributing a Z or Y is part of the first set of CNOTs, a Hadamard is applied to the ancilla, and then each qubit contributing an X or Y is part of the second set of CNOTs. The ancilla is measured in the X basis, yielding the PPM outcome. This construction only works for PPMs with an even number of Y operators. If the PPM contains an odd number of Y operators, as in the example of Fig. 12, a |Y⟩ = (|0⟩ + i|1⟩)/√2 state can be used as a catalyst state (i.e., it is a resource state that is not consumed by the operation). Since Y = 1 for the Y state, it can contribute an extra Y to the PPM without changing the measurement outcome.

As shown in Fig. 12, the active volume of an arbitrary PPM is \([1/2 w_x] + \left[\frac{1}{2} w_z\right] + 1\), where each X (Z) operator in the PPM increases \(w_x \ (w_z)\) by 1. Each Y operator in the PPM increases both \(w_x \) and \(w_z\) by 1. If a Y state is required to turn an odd number of Y operators into an even number, \(w_x \) and \(w_z\) are again increased by 1.

Pauli product rotations. Next, we consider Pauli product rotations (PPRs), i.e., operations \(P_\phi = e^{-i\varphi P}\), where \(P\) is a multi-qubit Pauli operator and \(\varphi\) is a rotation angle. First, we consider PPRs with an angle \(\varphi = \pi/8\). These are generalizations of \(T\) gates, which are \(Z_{\pi/8}\) rotations. As shown in Fig. 13a, such a PPR can be executed by consuming a \(T\)-gate magic state \(|T⟩ = (|0⟩ + e^{i\pi/4}|1⟩)/\sqrt{2}\) via a \(P \otimes Z\) measurement involving the data qubits and the \(T\) state. The measurement is non-destructive, so it leaves behind a qubit which we will refer to as a stale magic state. Each \(\pi/8\) rotation uses a distilled \(T\) state and turns it into a stale \(T\) state. This qubit needs to be removed via a destructive single-qubit measurement. The basis of this measurement depends on the outcome of the \(P \otimes Z\) measurement: If the outcome is \(P \otimes Z = +1\), the stale \(T\) state needs to be measured in the X basis, otherwise in the Y basis. Depending on the outcome of the single-qubit measurement, there can be a corrective \(P\) Pauli operation on the qubits. Note that Pauli gates are not logical operations that require quantum hardware operations, but merely influence the interpretation of future PPM outcomes. Also note that rotations with \(\varphi = \pm \pi/8\) and \(\varphi = \pm 3\pi/8\) can all be executed by the circuit in Fig. 13a, differing only in the classical logic determining the basis of the single-qubit measurement and the presence of the Pauli correction.

We refer to measurements whose basis depends on the outcome of previous measurements as reactive measurements. Because the speed of reactive measurements ultimately dictates how fast a quantum computation can be executed, we should always execute reactive measurements using operations that can be performed in a single code cycle, rather than a logical cycle. This limits the allowed reactive measurements to single-qubit X and Z measurements and to two-qubit Bell-basis \((X \otimes X \text{ and } Z \otimes Z)\) measurements. Notably, single-qubit Y measurements are not fast measurement operations with surface codes. A reactive Y measurement of a stale \(T\) state can be performed using a Bell-basis measurement between a stale \(T\) state and a Y state, consuming the Y state in the process, as shown in Fig. 13b. The Y outcome is given by the outcome of \(Y \otimes Y = -(Z \otimes Z)(X \otimes X)\). New Y states can be prepared using a \(|\bar{Y}\rangle = (|0⟩ - i|1⟩)/\sqrt{2}\) catalyst as shown in Fig. 13c. Preparing \(n\) Y states costs \(3n + 1\) blocks, so the cost of a Y state can be assumed to be 3 blocks, if Y states are generated in batches. The initial \(|\bar{Y}\rangle\) catalyst can be prepared at the very beginning of the quantum computation either via twist defects \([33, 34, 35]\) or via magic state distillation.

Since a reactive Y measurement only happens with a probability of 50%, the cost of a \(\pi/8\) rotation is \(C_m + 1.5 + C_{|T⟩}\), where \(C_m = \left[\frac{1}{2} w_x\right] + \left[\frac{1}{2} (w_z + 1)\right] + 1\) is the cost of the initial PPM, and 1.5 is half the cost of a \(Y\) state. For every two \(\pi/8\) rotations, we need to generate a \(Y\) state. A stockpile of sufficiently many \(Y\) states should be kept in memory, so that one does not run out of \(Y\) states whenever many such states are needed at the same time due to unfavorable random measurement outcomes. \(C_{|T⟩}\) is the cost to prepare a \(|T⟩\) state. These states need to be prepared via magic state distillation, the cost of which depends on physical error rates and target logical error rates. In Sec. 5, we estimate that \(C_{|T⟩} ≈ 25\) for reasonable error parameters.

Arbitrary-angle PPRs can be decomposed into sequences of \(\pi/8\) rotations, e.g., using the methods in Ref. \([33]\). Here, each \(Z_\varphi\) rotation can be approximately synthesized with an error \(\varepsilon\) as a sequence of \(3 \log 1/\varepsilon\) rotations with angles \(\varphi_c = c \cdot \pi/8\), where \(c\) is an odd integer. The bases of these rotations alternate between X and Z, as shown in Fig. 13d. For a \(P_\varphi\) rotation, the \(Z\) operator is copied onto an ancilla qubit via a \(P \otimes Z\) measurement, and a sequence of single-qubit rotations is executed. Each pair of rotations has an active volume of \(8 + 2C_{|T⟩}\), as shown in Fig. 13e. Therefore, the active volume of an arbitrary-angle PPR using the method of Ref. \([33]\) is \(C_m + 3 \log 1/\varepsilon \cdot (4 + C_{|T⟩})\). Since consecutive X and Z rotations anticommute, the reaction depth of this operation is \(3 \log 1/\varepsilon\). In other words, the \(3 \log 1/\varepsilon\) stale \(T\) states generated by the PPR need to be reactively measured sequentially, as the outcome of a reactive measurement generates a Pauli correction that is required to determine the basis of subsequent reactive measurements.
(a) Pauli product rotation with angle $\pi/8$

\[
\begin{array}{c}
\mathbb{P} \\
\mathbb{Z} \\
\mathbb{X} \\
\mathbb{X}/Y
\end{array}
\]

(b) Reactive $Y$ measurement

\[
\begin{array}{c}
\mathbb{T} \\
\mathbb{Z} \\
\mathbb{X}
\end{array}
\]

(c) Catalyzed $Y$-state generation

(d) Arbitrary-angle Pauli product rotation

\[
\begin{array}{c}
\mathbb{P} \\
\mathbb{Z} \\
\mathbb{X} \\
\mathbb{X}
\end{array}
\]

(e) Sequence of $Z$ and $X$ rotations

\[
\begin{array}{c}
\mathbb{Z} \\
\mathbb{X} \\
\mathbb{X}
\end{array}
\]

Figure 13: (a) A distilled $T$ state can be consumed via a $P \otimes Z$ measurement to execute a generalized $T$ gate. This converts the distilled $T$ state into a stale $T$ state that needs to be removed via a single-qubit $X$ or $Y$ measurement, depending on the outcome of the $P \otimes Z$ measurement. The single-qubit measurement generates a Pauli correction. (b) A fast $Y$ measurement of a stale magic state can be performed by consuming a $Y$ state via a reactive Bell-basis measurement. (c) Using a $|Y\rangle$ state as a catalyst, new $Y$ states can be generated with a cost of 3 blocks per state. (d) An arbitrary-angle $Z$ rotation with an error of $\varepsilon$ can be implemented using a sequence of $3 \log 1/\varepsilon$ $X$ and $Z$ rotations with an angle of $c \cdot \pi/8$, where $c$ is an odd integer [33]. (e) Each pair of $X$ and $Z$ rotations has an active volume of 5 in addition to the cost of two $T$ states and one reactive $Y$ measurement.

4 Toffoli gates, adders and data loaders

Next, we consider circuits containing Toffoli gates. While it is possible to decompose Toffoli gates into four $T$ gates [38], it can be cheaper to execute Toffoli gates by consuming $|CCZ\rangle$ resource states instead of $T$ states. These are three-qubit states $CCZ|+\rangle^\otimes 3$, where $CCZ$ is a controlled-controlled-$Z$ gate. Such states can be consumed to execute a Toffoli gate via the circuit shown in Fig. 14a. The outcomes of the three PPMs used to consume the CCZ state determine the presence or absence of a CZ Clifford gate. Such a conditional CZ gate can be converted into a reactive measurement using the circuit in Fig. 14b in a construction similar to AutoCCZ states [22]. This 5-block operation generates a pair of qubits $|CZ\rangle_1$ and $|CZ\rangle_2$ that are stored in memory. These qubits can be used to retroactively teleport a CZ gate into the circuit. If a CZ gate needs to be generated, the qubit pair is removed via a Bell-basis measurement, otherwise via two single-qubit $X$ and $Z$ measurements. This converts the decision about the conditional CZ gate into a reactive measurement. Therefore, the full circuit for the execution of a Tof-
Figure 14: (a) CCZ states can be consumed to execute Toffoli gates via 3 two-qubit measurements. Each measurement outcome determines the presence or absence of a subsequent CZ gate. The same measurement outcomes as well as the single-qubit measurement outcomes determine a set of Pauli corrections. (b) Such conditional CZ gates can be performed in a reactive manner (i.e., using only fast reactive measurements) by generating a pair of qubits that are referred to as a CZ state. If these qubits are destroyed by single-qubit $X$ and $Z$ measurements, no CZ gate is generated. If, instead, they are destroyed by a Bell-basis measurement, a CZ gate is teleported into the circuit. A reactive CZ gate has an active volume of 5 blocks. (c) Consequently, a Toffoli gate has an active volume of 12 blocks.

Temporary-AND ancilla qubits. In many circuits, the target qubit of a Toffoli gate is an ancilla qubit initialized in the $|0\rangle$ state. Such temporary-AND Toffolis [36] can be executed with a reduced cost of 9 blocks, as shown in Fig. 15a. Typically, temporary-AND Toffolis come in compute-uncompute pairs. The uncomputation of the Toffoli can be performed via a single-qubit measurement and a conditional CZ gate, see Fig. 15b. In many situations, the conditional CZ commutes with all operations between the two Toffoli gates of the compute-uncompute pair. The entire compute-uncompute pair can then be treated as a standard Toffoli gate, except that one of the conditional Czs requires the outcome of the $X$ measurement used to uncompute the Toffoli gate, as shown in Fig. 15c. Therefore, the compute-uncompute pair has an active volume of 12 blocks.

Ripple-carry addition. Such compute-uncompute pairs were used by Gidney in Ref. [36] to construct an $n$-qubit in-place ripple-carry adder using $n - 1$ Toffoli gates. A slightly modified version of this circuit is shown in Fig. 16a for the example of $n = 5$. The circuit consists of $n - 2$ identical segments, and a different first and
Figure 15: (a) Toffoli gates corresponding to the first half of a temporary AND have a reduced active volume of 9 blocks. (b) The uncompute portion has an active volume of 5 blocks. (c) If the conditional CZ of the uncompute portion of the temporary AND can be commuted to the first half of the temporary AND, a compute-uncompute pair has the same active volume as a Toffoli gate, i.e., 12 blocks.

Since these qubits are catalysts, these states only need to be prepared at the beginning of the quantum computation (e.g., via the methods in Fig. 13) and are then stored in memory until the end of the computation. A single-qubit Z-rotation with an angle $\varphi$ specified by $b$ bits of precision can be executed by performing a $b$-qubit addition, as shown for the example of $b = 8$ and $\varphi = (0.11001011)_2 \cdot \pi$ in Fig. 17a. The initial CNOT copies the Z observable onto a subset of the 8 ancilla qubits. Since these operations can be realized with two-qubit Z-measurements as in Fig. 8, they have an active volume of $b/2 + 1$ for a random $b$-bit number with a Hamming weight of $b/2$. The CNOTs for the uncompute are free, as they can be realized by single-qubit X measurements. The total cost of a $b$-bit precision PPR is therefore $C_{m} + (b - 1)(22 + C_{CCZ}) - 3.5$ with a reaction depth of $2b - 3$. With $b \approx \log 1/\varepsilon$, this has a lower depth compared to the sequence of $\pi/8$ rotations in Fig. 13d and, with $C_{T} \approx 25$ and $C_{CCZ} \approx 35$, a lower active volume of $\approx 57.5b$ (compared to $\approx 87b$).

PPRs via $\sqrt{T}$ gates. Adder circuits can be used to construct even cheaper PPRs by using the methods introduced in Ref. [39]. Here, each arbitrary-angle single-qubit rotation with an error $\varepsilon$ can be decomposed into a sequence of $0.6 \log 1/\varepsilon$ single-qubit $X/Y/Z$ rotations, half of which are rotations with an angle $\varphi = c \cdot \pi/8$, and the other half with $\varphi = c \cdot \pi/16$, where $c$ is an odd integer. The $\pi/16$ rotations can be executed using $|\sqrt{T}\rangle = (|0\rangle + e^{i\pi/8}|1\rangle)/\sqrt{2}$ states. Such states can be
generated in pairs using a $|\sqrt{T}\rangle = (|0\rangle + e^{-i\pi/8}|1\rangle)/\sqrt{2}$ catalyst state via an adder-type circuit [31] as shown in Fig. 17b. This is an adder segment and a $T$ gate, and therefore has an active volume of $25.5 + C_{\text{CCZ}} + C_{\text{T}}$, producing two $\sqrt{T}$ states.

A $\pi/16$ rotation can be executed by consuming a $\sqrt{T}$ state as shown in Fig. 17c. Depending on the outcome of the $P \otimes Z$ measurement, we may need to apply a $T$ gate to the consumed (stale) $\sqrt{T}$ state. We refer to this as a reactive $T$ measurement. As shown in Fig. 17d, it can be performed in two steps using a $T$ state encoded in a two-qubit repetition code, which can be prepared via a $Z \otimes Z$ measurement with a volume of 2 blocks.
The stale $\sqrt{T}$ state is Bell-measured with one half of the repetition code. Based on the measurement outcome, the remaining qubit is measured in the $X$ or $Y$ basis. Since a reactive $Y$ measurement is needed with a 50% probability, and a reactive $T$ measurement with a cost of $2 + C_{T}$ is needed with a 50% probability, the total cost of a $\pi/16$ rotation is $C_{m} + 15.25 + \frac{3}{2}C_{CCZ} + C_{T}$. The reaction depth is 1.5, as it is 2 if a $T$ measurement is required, and 1 otherwise.

For single-qubit rotations, we can set $C_{m} = 2$ for $Z$ rotations, $C_{m} = 3$ for $X$ rotations, and $C_{m} = 8$ for $Y$ rotations. For uniformly random $X$, $Y$, and $Z$ rotations, $C_{m} = 13/3$ on average. The average cost of each $\pi/8$ rotation is therefore $13/3 + 3/2 + C_{T} = 35/6 + C_{T}$. Similarly, the average cost of each $\pi/16$ rotation is $235/12 + \frac{1}{2}C_{CCZ} + C_{T}$. With $0.3 \log 1/\varepsilon \pi/8$ rotations and $0.3 \log 1/\varepsilon \pi/16$ rotations, the total cost of an arbitrary-angle PPR is $C_{m} + \frac{1}{35} \log 1/\varepsilon \cdot (305 + 6C_{CCZ} + 24C_{T})$ with a reaction depth of 0.75 log $1/\varepsilon$. For $C_{T} \approx 25$ and $C_{CCZ} \approx 35$, this method is significantly cheaper than the previously mentioned methods, with a cost of $\approx 28 \log 1/\varepsilon$ per PPR.

**Controlled adders.** Using the construction of Ref. [36], a controlled adder uses twice as many Toffoli gates as an uncontrolled adder. The segments are shown in Fig. 25a-c. The active volume of a controlled adder is $(n - 1) \cdot (30 + 2C_{CCZ}) + 9 + C_{CCZ}$. Controlled adders can be implemented as a quantum Fourier transform (QFT). As shown in Fig. 25d, a QFT is a sequence of Hadamard gates and controlled rotations with angles $\pi/2^{n}$. An entire set of $n$ controlled rotations can be performed via a controlled addition into an $n + 1$-qubit phase-gradient register, as shown in Fig. 25e. The active volume of an $n$-qubit QFT is therefore $(n^{2} - 1) \cdot (15 + C_{CCZ}) - 3n + 1$.

**Out-of-place adders.** As shown in Fig. 26, the cost of an out-of-place Gidney adder [36] is $21 + C_{CCZ}$ the compute block, and 18 for the uncompute block. Such out-of-place adders can be used to efficiently execute sets of $n$ commuting PPRs with identical angles by performing $\approx n$ out-of-place additions and log $n$ arbitrary-angle $Z$ rotations using a technique called Hamming weight phasing [36, 40]. Therefore, the active volume of $n$ commuting equiangular PPRs is $\approx (C_{m} + 39 + C_{CCZ}) \cdot n + O(\log n \cdot C_{rot})$, where $C_{rot}$ is the cost of an arbitrary-angle single-qubit $Z$ rotation.

**SELECT and QROM.** Other circuits that can be constructed from temporary-AND Toffoli are data loaders which are widely used in various algorithms, e.g., in block-encoding circuits [37, 41, 42]. The first type of data loader is a SELECT operation, where

$$SELECT = \sum_{k=1}^{n} |k\rangle\langle k| \otimes P_{k}$$

(8)

applies one of $n$ Pauli operators $P_{k}$ to a target register controlled on a log $n$-qubit control register. Using a slightly modified version of the circuit constructed in Fig. 7 of Ref. [37], a SELECT operation can be implemented as shown in Fig. 18 for the example of $n = 11$. It consists of $n - 1$ segments, each containing a temporary-AND compute-uncompute pair, a CNOT, and a PPM. We can treat these as individual operations.
such that the active volume of a SELECT operation is \((n - 1) \cdot (13 + C_m + C_{(CCZ)})\), where \(C_m\) is the average cost of the PPMs.

If the Pauli operators \(P_k\) are \(X\)-type operators acting on a \(b\)-qubit register, the same circuit can be used as a “QROM read” loading \(n\) \(b\)-bit numbers into the quantum computer. The weight of the \(X\)-type operators is the Hamming weight of the \(b\)-bit numbers, so the PPMs will be weight-\(b/2\) measurements on average. With \(C_m \approx \frac{3}{2}b + 2\), the cost to load \(n\) \(b\)-bit numbers via QROM is \((n - 1) \cdot (15 + \frac{3}{2}b + C_{(CCZ)})\). Using the construction in Ref. \[43\], it is possible to reduce the number of Toffoli gates by increasing the number of \(b\)-bit numbers that are loaded simultaneously. Effectively, the circuit in Ref. \[43\] is a QROM loading \(n/\lambda\) different \(\lambda b\)-bit numbers, preceded by a circuit of \(b \cdot (\lambda - 1)\) controlled SWAP gates, where \(\lambda\) is a tunable integer parameter.

As shown in Fig. 18b, the active volume of a controlled SWAP gate is \(20 + C_{(CCZ)}\). Therefore, the active volume of a QROM read with the construction of Ref. \[43\] is \((n/\lambda - 1) \cdot (15 + \frac{3}{2}b\lambda + C_{(CCZ)}) + b \cdot (\lambda - 1) \cdot (20 + C_{(CCZ)})\).

Note that, regardless of \(\lambda\), the active volume always contains a term proportional to \(n \cdot b\), i.e., the total number of classical bits loaded into the quantum computer.

While this contribution is due to large PPMs that do not consume non-Clifford resource states, and would be considered cheap in baseline architectures where the cost is primarily determined by the total number of \(T\) gates and Toffoli gates, the scaling with \(n \cdot b\) can make QROMs considerably more expensive than arithmetic circuits with the same number of Toffoli gates. For example, for \(C_{(CCZ)} = 35\), the per-Toffoli cost of an adder is 57 blocks, whereas the per-Toffoli cost of a 1000-bit QROM read is 800.

5 Magic state distillation

Many of the previously discussed operations consume \(T\) states or CCZ states. These states need to be prepared via magic state distillation \[17–20, 31\]. There exist (in principle, infinitely) many distillation protocols in the literature. Here, we consider only two protocols: 8-to-CCZ distillation which produces a distilled CCZ state from 8 noisy \(T\) states, and 15-to-1 distillation which produces a distilled \(T\) state from 15 noisy \(T\) states. With surface codes, it is possible to prepare noisy \(T\) states with an error rate proportional to the
Figure 19: (a) An (8-to-CCZ)\textsubscript{d,d,d/2} distillation protocol [20] has an active volume of 25 half-blocks, i.e., 12.5 blocks. It uses 8 half-distance \( T \) states as inputs. Distilled CCZ states can be converted to two distilled \( T \) states using 12 blocks and a \( T \)-state catalyst. This is a modified version of the circuit in Fig. 10 in Ref. [31]. (c) The distillation protocol uses magic state blocks that consume a magic state and apply an \( X_{\pi/4} \) rotation, turning the reactive \( X/Y \) measurements into \( X/Z \) measurements. (d) All blocks are half-distance blocks with a reduced code distance in the time (up-down) direction.

physical error rate using a protocol called state injection [44], which typically only requires physical \( T \) gates in addition to standard surface-code operations. Since injected \( T \) states typically have very high error rates, it is necessary to produce higher-quality \( T \) states and CCZ states via magic state distillation.

8-to-CCZ distillation. Magic state distillation protocols can be constructed as quantum circuits consisting of \( Z \)-type \( \pi/8 \) rotations. An example is the 8-to-CCZ circuit in Fig. 19a. It is a sequence of 7 PPRs which are executed using noisy \( T \) states. An additional noisy \( T \) state is used as an input qubit in the quantum circuit. The \( X \) measurement at the end of the circuit is used to detect errors: If the outcome is \( X = -1 \), the output qubits are discarded. If the outcome is \( X = +1 \), the three output qubits constitute a distilled CCZ states with a quadratically suppressed error rate \( \sim p^2 \), where \( p \) is the error rate of the noisy input \( T \) states.

Because the input magic states are noisy and distillation protocols are error-detecting circuits, it is possible to significantly reduce the cost of distillation by reducing the code distances of various parts of the protocol [20]. The optimal choice of code distances depends on the physical error rate, target logical error rate, and the scaling of the logical error rate with the code distance. However, in Ref. [20], it was observed that a reasonable operating regime is approximately the following: qubits corresponding to output magic states are encoded as \( d_X \times d_X \) surface-code patches, input \( T \) states in the circuit as \( d_Z \times d_X \) patches, all measurements are performed with a temporal code distance of \( d_m \), and input \( T \) states that are used in PPRs as \( d_m \times d_m \) surface-code patches. An \( n \)-to-\( k \) distillation protocol with such parameters can then be labeled as \((n \text{-to-} k)_{d_X,d_Z,d_m}\). When optimizing the code distances to reduce the volume of the distillation protocols, one often finds \( d_X = d \), \( d_Z \approx d/2 \), \( d_m \approx d/2 \).

We first consider an (8-to-CCZ)\textsubscript{d,d,d/2} protocol. Because the temporal code distance is \( d_m = d/2 \), all logical blocks will be half-distance blocks as shown in Fig. 19d,
Figure 20: (a) A $(15\to1)_{d,d/2,d/2}$ distillation protocol [20] has an active volume of 35 half-blocks, i.e., 17.5 blocks. It uses 15 half-distance $T$ states as inputs. Note that, in the 15-to-1 circuit, an $X$ Pauli correction must be applied to the output state to obtain the correct $|T\rangle$ state. (b) Because the $Z$ distance of some qubits is reduced, two blocks can be generated simultaneously by one workspace qubit. (c) The compressed ZX diagrams can be used to verify that the diagrams in (a) are identical. The diagrams correspond to the Tanner graph of a $[15,1,3]$ Reed-Muller code.

i.e., they will be executed in half of a logical cycle. The input magic states are half-distance qubits. Half-distance qubits are supported by the active-volume architecture, as we can store four half-distance qubits in each memory location, one in each quadrant of the full-distance patch. However, when we execute a PPR using a half-distance magic state, the stale half-distance $T$ state needs to participate in a reactive $Y$ measurement. Since we want to avoid storing half-distance $Y$ states in memory (as they have a significantly higher error rate), we use the block in Fig. 19c to consume a magic state. This corresponds to an operation that consumes the magic state and applies an $X\pi/4$ Clifford rotation to the stale $T$ state, changing the $X/Y$ measurement to an $X/Z$ measurement. (Note that this operation is identical to the auto-corrected $\pi/8$ rotations described in Ref. [2].) Furthermore, we break with our convention that all memory qubits are stored in the orientation of...
Fig. 7e where the logical Z operators point in the north and south direction. The volume of distillation protocols can be reduced, if input magic states are stored in a rotated manner with the Z operators pointing in the west and east direction. Therefore, the input qubits in a distillation protocol will feed into N-oriented Z-type blocks, rather than E-oriented Z-type blocks as would be required by the usual convention. Output qubits of distillation protocols, however, will follow the usual convention.

As shown in Fig. 19, the 8-to-CCZ (8-to-CCZ) protocol can be implemented by generating 25 half-distance blocks, i.e., with an active volume of 25/2. Note that, if necessary, the error resilience of the protocol can be increased by increasing the measurement distance $d_m$. Distilled CCZ states can also be converted to distilled $T$ states via the catalyzed CCZ-to-2T conversion of Ref. [31], a modified version of which is shown in Fig. 19b. The circuit corresponds to a 4-qubit $X$-type and qubit $Z$-type measurement, consuming a $Y$ state and a $T$ state with a reactive $Y$ measurement. Therefore, the CCZ-to-2T conversion has an active volume of 16.5 blocks.

15-to-1 distillation. In a similar way, we can construct a (15-to-1)$_{d/2,d/2}$ protocol shown in Fig. 20a. Here, we also reduce the $Z$ distance to $d_Z = d/2$, which means that some qubits will be encoded in rectangular $d \times d/2$ surface-code patches. A workspace qubit can generate two such qubits using multi-port half-distance blocks as shown in Fig. 20b. Therefore, multi-port blocks have pairs of ports on the east and west side of the block. Note that ports on the same side can be connected to different blocks, but they must be connected to blocks on the same side, e.g., the top east port of one block can only be connected to the top east port of another block, but not the bottom east port.

The resulting network of logical blocks in Fig. 20b is very complicated, but the compressed ZX diagrams of this network and of the original circuit can be used to verify that the operations are identical, as shown in Fig. 20c. Note that these compressed ZX diagrams correspond to the Tanner graph of a [15,1,3] Reed-Muller code, as the 15-to-1 distillation protocol is based on this code. The (15-to-1)$_{d/2,d/2}$ protocol can be implemented with 35 half-distance blocks, i.e., an active volume of 35/2. Remarkably, this protocol can be implemented with a range of $r = 12$, as connected blocks are at most 6 workspace qubits apart.

Multiple stages of distillation. Typically, one stage of distillation will not be enough to produce sufficiently high-quality magic states. For example, if we need to produce Toffoli states with an error rate below $10^{-10}$, the input $T$ states in the 8-to-CCZ protocol need to have an error rate below $10^{-6}$. However, if noisy $T$ states produced by state injection have an error rate of $10^{-3}$, the input states to the 8-to-CCZ protocol need to be generated by an initial stage of distillation, e.g., via a 15-to-1 protocol using injected $T$ states as inputs.

The code distances used in the first stage of distillation can be reduced even further [20], e.g., by using a $(15$-to-$1)_{d/2,d/4,d/4}$ distillation protocol. Here, all distances are halved compared to the protocol in Fig. 20a. In an active-volume architecture, we can use 35 workspace qubits to execute four instances of such a protocol simultaneously, i.e., one instance per quadrant of the workspace qubits. Because the measurement distance is now $d/4$, the 35 workspace qubits produce 8 distilled $T$ states every $d/2$ code cycles. These can then be used by an additional 25 workspace qubits to produce a CCZ state in the second stage of distillation. Therefore, the active volume of a $(15$-to-$1)_{d/2,d/4,d/4} \times (8$-to-$CCZ)_{d,d,d/2}$ protocol is 30 blocks.

Whether or not this protocol is suitable to distill sufficiently high-quality CCZ states depends on the physical error rate, target logical error rate and scaling behavior of the logical error rate. While detailed numerical simulations are required to determine the precise logical error rate of these distillation protocols, we can perform a very rough (and inaccurate) estimate using the method described in Ref. [20]. We can then estimate the output error rate of the 8-to-CCZ protocol as

$$p_{(8$-to-$CCZ)}_{d,d,d/2} \approx 28 \cdot \left(4p \left(\frac{d}{2}\right) + p_m\right)^2 + 2p(d),$$

and of the 15-to-1 protocol as

$$p_{(15$-to-$1)}_{d/2,d/4,d/4} \approx 35 \cdot \left(4p \left(\frac{d}{4}\right) + p_m\right)^3 + 2p \left(\frac{d}{2}\right).$$

Here, $p_m$ is the error rate of the input magic states, and $p(d)$ is the logical error rate of a surface-code spacetime block of size $d \times d$.  

As an example, we can assume that $p(d) = 10^{-d/2}$, as can be expected when operating at 10% of the surface-code error threshold [27]. Suppose that we need to execute a quantum computation with $10^9$ Toffoli gates. If

\[\text{This very rough estimate is obtained by observing that the logical operator of each PPM that is used to consume an input magic state is supported in 8 spacetime blocks of size (d/2)\textsuperscript{3}. In other words, the logical membrane (or correlation surface) encoding the PPM outcome has an error rate of approximately 8p(d/2). A flipped PPM outcome implies that we perform a P_{-\pi/8} rotation instead of a P_{+\pi/8} rotation. Such an S-gate error generates a Z flip with a 50% probability in the distillation protocol, hence the 4p(d/2) contribution in addition to the error of the input magic states. The 15-to-1 protocol suppresses such Z flips with p \approx 35p^3 and the 8-to-CCZ protocol with p \approx 28p^2. In addition, each output qubit accumulates an idling error of 2p(d) that scales with the large code distance.}\]
the computation primarily consists of adders, the active volume of the computation will be $\approx 10^{11}$ blocks. If we want to keep the probability of an error at the end of the computation below 1%, we need to execute our computation with a full distance such that $p(d) < 10^{-13}$, e.g., we may use a quantum computer with $d = 28$. We also need to generate CCZ states with an error rate of $\approx 10^{-11}$. With an injection error rate of $p_{in} = 10^{-3}$, the first-stage 15-to-1 protocol produces $T$ states with an error rate of $6 \times 10^{-7}$ according to our rough estimate. The second-stage 8-to-CCZ protocol then produces CCZ states of $2.8 \times 10^{-11}$, which is close to the target error rate.

We emphasize again that this is a very inaccurate estimate, and a detailed numerical study is required to obtain more accurate estimates. However, note that there is a lot of room for improvement, as distillation protocols can be optimized by tuning the distances and by considering different combinations of distillation protocols in addition to 15-to-1 and 8-to-CCZ protocols. In the context of this paper, the main goal is to obtain a rough estimate of the cost of a CCZ state. The active volume of the two-stage protocol described above is 30 blocks. Some extra volume will be required for state injection, and possibly to increase the measurement distance above $d/2$. We then estimate that it is reasonable to assume that a CCZ state can be distilled with a cost of $C_1(\text{CCZ}) \approx 35$. Furthermore, distilled CCZ states can be converted to two $T$ states with an extra cost of 16.5. Therefore, we also estimate that the cost of a $T$ state can be assumed to be $C_{(T)} \approx 25$.

6 Active-volume compilation

In the previous sections, we described how to translate various subroutines and distillation protocols into networks of logical blocks. In this section, we discuss how this can be used to translate full quantum computations into instructions for the workspace and memory modules of an active-volume quantum computer.

**Generation of logical block networks.** If a quantum computation exclusively consists of standard subroutines such as adders, QROM reads, QFTs, PPRs and PPMs, then it can be translated into a sequence of operations described by networks of logical blocks, which can then be executed by workspace modules. However, an arbitrary quantum computation may contain custom subroutines in addition to such standard subroutines. Such custom subroutines can be translated into logical block networks using the general prescription shown in Fig. 21a. Using the PPR conversion procedure described in Ref. [2], any $n$-qubit quantum circuit consisting of Clifford gates and $n_r$ single-qubit rotations can be converted into a sequence of $n_r$ PPRs and one $n$-qubit Clifford gate.

This $n$-qubit Clifford gate is an operation that maps $X_j \rightarrow X_j$ and $Z_j \rightarrow Z_j$, where $1 \leq j \leq n$, and $X_j$ and $Z_j$ are $n$-qubit Pauli operators. Such a Clifford gate can be implemented using 2$n$ PPMs as shown in Fig. 21b. Here, we first prepare an eigenstate of all $X_j$, and then teleport the data qubits into that state via $Z_j \otimes Z_j$ measurements, which applies the desired Clifford operation. Random $n$-qubit PPMs have an active volume of $\approx 1.5n$ blocks. Therefore, a random $n$-qubit Clifford gate has an active volume of $\approx 3n^2$ blocks. The arbitrary unitary in Fig. 21a then has an active volume of $\approx 3n^2 + n_r \cdot (1.5n + C_{\text{rot}})$, where $C_{\text{rot}}$ is the cost of an arbitrary-angle $Z$ rotation.

Ideally, most operations in a quantum computation will be optimized standard operations such as adders, since custom operations with a cost of $O(n^2)$ are costly in comparison. However, if small portions of the computation use such custom subroutines, they can be compiled into PPMs and PPRs using the prescription in Fig. 21. If some unsupported custom subroutines are used often enough that their cost becomes significant, they can be optimized by translating them into block networks using the methods described in earlier sections.

**Management of resource states and catalysts.** In addition to the execution of logical blocks, workspace qubits are responsible for the generation of magic states and other resource states such as $Y$ states. The quantum computation should never stall due to a lack of available resource states. Therefore, a stockpile of resource states should be kept in memory. New resource states should be generated whenever the consumption
of resource states from the stockpile is anticipated. In addition to data qubits and resource states, the memory also needs to store catalyst states such as phase-gradient states that are used to facilitate various logical operations. Such catalysts need to be generated at the very beginning of the computation when “booting” the quantum computer.

Memory management. In each logical cycle, workspace qubits execute logical blocks corresponding to logical operations and distillation protocols. Each configuration of logical blocks imposes certain conditions on the state of the memory at the end of the logical cycle, as explained in Sec. 2 and Fig. 4. Some (but not all) data qubits, bridge qubits and resource states stored in memory will need to be moved to specific memory locations within one logical cycle. This can be done by generating sequences of quickswap layers as instructions for memory qubits. Quickswaps allow us to swap qubits stored in memory locations $i$ and $j$ within one code cycle, if $|i - j| = 2^k$, where $k$ is an integer.

In principle, a bitonic sorting network can rearrange an $n$-qubit memory via $O(\log^2 n)$ quickswap layers, but this will typically not be fast enough. For example, a 1024-qubit memory would require $10 \cdot 11/2 = 55$ layers of quickswaps, but this will be too slow if the code distance is $d < 55$. Fortunately, a complete rearrangement of the memory is rarely required, as only a subset of qubits have target memory locations. Consider a situation in which we are provided a randomly arranged $n$-qubit memory, and every $s$-th memory location is assigned a qubit that needs to be moved there by the end of the logical cycle. For example, in a computation consisting of adders, each adder segment has an active volume of $\approx 60$ blocks and has 6 input and 9 output qubits, in addition to the input and output qubits of the distillation protocol. In this situation, we can expect that the separation is $s \approx 3$. We can generate layers of quickswap operations via a simple greedy algorithm, as shown in Algorithm 1.

By performing a numerical simulation of this algorithm for various sizes of $n$-qubit memories, we find that all relevant qubits can be moved into target locations within $O(\log n)$ quickswap layers. The results are presented in Fig. 22. The number of required quickswap layers increases with the separation. For a separation of $s = 3$, a 2048-qubit memory can be rearranged in approximately 15 code cycles, implying that this strategy is sufficient for $d > 15$. In fact, extrapolating to extremely large memories, a million logical qubits can be rearranged in approximately 30 quickswap layers. Note that, if memories need to be rearranged faster, there are various possible improvements. Many target locations are required to store a resource state or be empty, in which case there is a freedom of choice that can be exploited when deciding which specific qubit to move into that location. Moreover, logical blocks of subsequent logical cycles are known ahead of time, which can be exploited by moving certain qubits close to target locations ahead of time. It is also possible to introduce additional quickswaps other than between qubits $i$ and $j$ with $|i - j| = 2^k$, e.g., quickswaps between qubits that

**Algorithm 1:** A greedy quickswap algorithm for a separation of $s \geq 2$.

```
repeat
  Mark all memory locations as eligible for quickswaps in this layer
  for each qubit $i$ with a target location $j$
    if (qubit $i$ already in target location)
      then
        Mark location $j$ as ineligible
    else
      If possible, perform a valid quickswap between qubit $i$ and a memory location $k$ as close to $j$ as possible.
      Mark both the initial and final locations as ineligible for quickswaps in this layer.
  end
until all qubits in target memory locations;
```

---

Figure 22: Results of numerical simulations testing the efficiency of quickswaps in rearranging large memories. For a random configuration of an $n_q$-qubit memory, every $s$-th memory slot was assigned a target qubit that needs to be moved into this location, where $s$ is referred to as the separation. Layers of quickswaps were generated using the greedy algorithm described in the main text. The average number of quickswap layers required to move all relevant qubits into the target locations grows logarithmically with $n_q$. For $s = 3$, even very large memories with a million logical qubits can be rearranged within 30 quickswap cycles on average, implying that, in this situation, the memory can be rearranged within a logical cycle, as long as the code distance is $d > 30$.  

---

| Separation | Average number of quickswap layers |
|------------|-----------------------------------|
| 2          | 10                                |
| 3          | 15                                |
| 5          | 25                                |
| 10         | 50                                |

---

Logical qubits (memory)
are 3, 5 and 7 memory locations apart.

**Running out of memory.** Note that a significant fraction of qubits stored in memory may not be data qubits, but distilled magic states, stale magic states, catalysts and bridge qubits. For a quantum computation primarily consisting ofadders, we can estimate that each 60-block adder segment is associated with 3 qubits of a distilled CCZ state, 6 qubits of stale CZ states, a bridge qubit for the carry and 2 qubits for the 8 half-distance $T$ states in the distillation, i.e., $\approx 12$ non-data qubits in memory. Thus, around 20% of qubits stored in memory may be non-data qubits. Therefore, an active-volume quantum computer with $n$ qubits of memory may run out of memory, if a quantum computation has a memory requirement close to the maximum capacity.

However, since workspace qubits have the same functionality as memory qubits, we can use them as memory qubits whenever we run out of memory. Since this reduces the number of workspace qubits available for the generation of logical blocks, this will reduce the speed of the quantum computer. For example, if we need to borrow 20% of workspace qubits as memory qubits, the speed of the quantum computer will be reduced by 20%. Conversely, quantum computations with very low memory requirements may use unoccupied memory qubits as workspace qubits in order to speed up the quantum computation. Therefore, the estimate that an $n$-qubit active-volume quantum computer can execute a quantum computation with an active volume of $b$ blocks in $2b/n$ logical cycles is only an approximate estimate, as the precise number will depend on the state of the memory during the computation.

**Reactive measurements.** Finally, the only remaining task of memory qubits is the removal of stale $T$ states and CZ states via reactive measurements. Logical operations add such states to the memory, so they need to be removed as quickly as possible. However, since the choice of measurement basis depends on the outcome of previous measurements, the speed at which this can be done is governed by the reaction time $\tau_r$. This is the time that it takes to do all of the following steps: Perform a set of logical reactive measurements (single-qubit $X$ or $Z$, or two-qubit Bell-basis measurements), determine the measurement outcomes via a surface-code decoder, use the outcomes to determine the next set of reactive measurements, and send these instructions to the quantum computer. Therefore, it is impossible to execute a quantum computation with a reaction depth of $\delta_c$ faster than in a time $\delta_c \cdot \tau_r$. It is possible to execute logical blocks faster, but stale magic states will fill up the memory until no more memory is available. The final result of a quantum computation is unknown, until all stale magic states are removed via reactive measurements.

### 7 Photonic active-volume interleaving modules

In the previous sections, we have demonstrated that an active-volume quantum computer can execute quantum computations cost-efficiently, if it is capable of all the operations listed in Sec. 1. In addition to standard operations required to store logical qubits in surface-code patches, these include quickswaps, lattice-surgery operations between between pairs of surface-code patches within range $r$, and transversal Bell-state preparations and measurements between pairs of surface-code patches within some range $r$.

These operations require physical two-qubit operations that are incompatible with a strictly 2D-local array of physical qubits, so some degree of non-locality is necessary. Remarkably, all these operations can be implemented in a photonic fusion-based [21] quantum computer using the interleaving architecture of Ref. [6] with small modifications.

**Review of FBQC and interleaving.** Large million-physical-qubit fault-tolerant quantum computers are often thought of as two-dimensional arrays of static physical qubits with the ability to perform entangling two-qubit gates between nearest neighbors [14–16]. Such a picture does not translate well to photonic qubits. While single photons can be used as qubits, a 2D array of one million single photons is not a million-qubit quantum computer, because photons have certain features that distinguish them from matter-based (non-photonic) qubits. Measurements of photons are destructive and entangling operations between photons are probabilistic when using linear optics. Therefore, rather than constructing a photonic quantum computer using static qubits and two-qubit gates, a different scheme is required. One such scheme is fusion-based quantum computing (FBQC) [21]. In this scheme, the two primary hardware components are resource-state generators (RSGs) and fusion devices. RSGs create identical, constant-size, few-photon resource states in periodic time intervals. Fusion devices are detectors for pairs of photons performing entangling two-photon Bell measurements (type-II fusions [45, 46]). All photons in the computation are created in an RSG and (ideally) destroyed in a fusion device. In FBQC, a surface-code quantum computation can be thought of as a 3D arrangement of resource states. Some photons in this arrangement participate in a fusion with a photon from a neighboring resource state, while others are part of a single-photon measurement, depending on the specific computation that is being executed. The FBQC-equivalent of a million-qubit fault-tolerant quantum computation is a 3D arrangement of a large number of resource states consisting of many 2D layers of
The naive approach requires a very large number of hardware components – millions of RSGs – to construct a useful fault-tolerant quantum computer. However, it is possible to exploit the existence of low-loss photonic delays in a photonic architecture. Commercially available optical fiber features loss rates below 0.2 dB/km (or 4.5%/km) for wavelengths around 1550 nm. In other words, a photon entering a 1-km-long fiber has a >95% probability of exiting the fiber 5 microseconds later. As shown in Ref. [6], such loss rates can be sufficient for fault-tolerant quantum computations with surface codes. If a photon enters this 1-km-long fiber every nanosecond, the fiber acts as a temporary memory for up to 5000 photons, albeit a very specific kind of memory: Photons can only be stored for exactly 5 microseconds and can only be accessed in the order in which they enter the fiber. In an interleaving architecture, the aforementioned components are combined to form interleaving modules consisting of one RSG with its associated fusion devices and a few fiber delays (or other types of low-loss photonic delays). Essentially, each 2D layer of the 3D arrangement of resource states is not generated in a single step, but generated in multiple cycles with the help of long delay components – a technique which is referred to as interleaving. For the specific example of 6-ring resource states consisting of 6 photonic qubits, a $d \times d$ surface-code patch can be generated by a single RSG with the help of a 1-delay, $d$-delay and a $d^2$-delay. We refer to a delay with $n$ time bins of size $\tau_{\text{RSG}}$ as an $n$-delay, where $\tau_{\text{RSG}}$ is the length of the cycle on which RSGs produce resource states (e.g., $\tau_{\text{RSG}} = 1 \text{ ns}$ in the example above).

**Active-volume interleaving modules.** Consider the interleaving module shown in Fig. 23a. The module contains an RSG which produces a 6-ring resource state, where the 6 qubits of the resource state are labeled U (up), D (down), E (east), W (west), S (south), and N (north), which are the same labels that we use for the directions of surface-code spacetime diagrams. Each photon enters a switch which can be used to select between various output options labeled local, dislocation, port and quickswap. Notice that, if the port and quickswap options are removed, this module is identical to the module in Fig. 7 of Ref. [6] without network options. The local switch options are used to generate a $d \times d$ surface-code patch, as the resource states are generated in the order shown in Fig. 23c for the example of $d = 4$. In other words, E-photon must be delayed by 1 RSG cycle to be fused with W-photons, S-photons must be delayed by $d$ RSG cycles to be fused with N-photons, and U-photons must be delayed by $d^2$ RSG cycles to be fused with D-photons for interlayer fusions. The dislocation option is required to implement surface-code dislocations (e.g., for Hadamard logical blocks).

Consider a quantum computer consisting of $M$ of the modules shown in Fig. 23, where we label the modules 1 to $M$. Using the local and dislocation options, each module is capable of generating one logical distance-$d$ surface-code qubit. The port options connect each module $j$ to modules $j \pm [1, r]$, where $r$ is the range of the active-volume quantum computer, as shown in Fig. 23b. Each photonic qubit can be sent to modules $j + [1, r]$ via $r$ switch options, or fused with with an incoming photonic qubit from modules $j - [1, r]$ via $r$ additional switch options. Note that these port fusions do not involve any delays. These fusions are used to implement port connections between logical blocks. For example, the W-photons of resource states along the west boundary of surface-code patch $j$ can fuse with the W-photons of resource states of the same RSG cycle along the west boundary of a different patch $k$, which connects these patches in a lattice-surgery operation corresponding to a logical block connection via the E-port. Since the switch can be used to implement port fusions for any $|j - k| \leq r$, this implements the desired finite-range port connections in the N, E, S and W directions. Port fusions of U-photons correspond to transversal Bell-basis measurements, as fusions are physical Bell-basis measurements. Similarly, port fusions of D-photons correspond to the transversal preparation of Bell states.

Finally, quickswaps can be implemented via the additional switch options for U- and D-photons. These allow U-photons to be sent to modules $j \pm 2^{[1, \log M]}$ via a $d^2$-delay and log $M$ switch options, and D-photons to fuse with incoming photons from modules $j \pm 2^{[1, \log M]}$. These fusions are identical to local up-down fusions, except that they involve photons produced in different modules. Therefore, these fusions can be used to swap the logical qubits of different modules.

**Variant with multiple qubits per module.** In the modules of Fig. 23, the size of the longest delay, the $d^2$-delay, is determined by the code distance of the logical qubits (which is assumed to be fixed). However, in interleaving, we are typically interested in using delays that are as long as reasonably possible to generate as many logical qubits as possible with each RSG as long as photonic loss rates remain sufficiently low. If the maximum delay length that can be tolerated is $\lambda$ time bins of size

\[
\lambda \ll 5 \mu s
\]
A photonic fusion-based active-volume quantum computer with $M$ qubit modules can be constructed by slightly modifying the interleaving modules presented in Fig. 7 of Ref. [6], as shown for the example of $M = 24$. Each fusion device should be interpreted as a reconfigurable fusion device. Here, each interleaving module corresponds to one qubit module. (b) Port fusion devices connect modules to other modules within range. That is, module $j$ can send photons to modules $j + 1 \ldots r$ and receive photons from modules $j - 1 \ldots r$. (c) Each module generates logical qubits using the same rastering order, as shown for the example of $d = 4$. Port fusions do not require any delays, as they fuse photons produced in the same cycle.

$t_{\text{RSG}}$, such that the longest delay stores photons for a time $T = \lambda \cdot t_{\text{RSG}}$, then this maximum delay length may be $\lambda > d^2$. There are two ways in which we can take advantage of such long delays. The first option is to slow down the RSGs of the modules in Fig. 23 by redefining $t_{\text{RSG}} \rightarrow \tilde{t}_{\text{RSG}} = T/d^2$. The RSG is expected to be the costliest component of a photonic interleaving module. If RSGs with half the clock rate are half as expensive as RSGs operating at the full clock rate, then $\tilde{t}_{\text{RSG}}/\tau_{\text{RSG}} = \lambda/d^2$ modules with slow RSGs can be constructed with the same physical footprint as a single module with a fast RSG. In this construction, each interleaving module corresponds to a qubit module of the active-volume quantum computer, and each full-speed RSG contributes $\lambda/d^2$ qubit modules.

Alternatively, we can use the modules shown in Fig. 27, where each interleaving module corresponds to $n$ qubit modules. They use $n$-delays, $dn$-delays and $\lambda$-delays instead of $1/d/d^2$-delays, where $\lambda = nd^2$. These modules generate $n$ logical qubits at the same time, each offset by one time bin as shown in the rastering order of Fig. 27b, such that all delay lengths are rescaled by a factor of $n$. Furthermore, port fusions and quickswaps may now involve logical qubits from the same module, so switchable delay lengths are introduced in Fig. 11c, and port fusion devices are modified as shown in Fig. 11d/e. In essence, these modules still use $O(r + \log N)$ switch options for $N$ logical qubits and range $r$, and can generate $n = \lambda/d^2$ logical qubits for each full-speed RSG, as can be achieved by slowing down the RSGs of Fig. 10 as described in the previous paragraph.

**Performance metrics of a fusion-based active-volume quantum computer.** Assuming RSGs with a clock cycle of $t_{\text{RSG}}$ and a maximum delay length of $\lambda = nd^2$ time bins of size $t_{\text{RSG}}$, each RSG adds $n$ qubit modules to the
quantum computer, i.e., \( n/2 \) memory modules and \( n/2 \) workspace modules. Each workspace module executes a logical block in \( d \cdot \lambda \cdot \tau_{RSG} = nd^3 \cdot \tau_{RSG} \). Since each module can execute \( n/2 \) logical blocks in that time, each module increases the speed of the quantum computer by \( \tau_{RSG}/(2d^3) \) blocks per unit time. For the example of \( d = 32, \tau_{RSG} = 1 \text{ ns} \) and a 1.6-km fiber delay with \( \lambda = 8192 \), each RSG increases the memory by 4 qubits and the speed by 15,000 blocks per second. Other examples of device parameters are shown in Fig. 2g.

Note that the speed provided by each RSG is independent of \( \lambda \), whereas the memory provided by each RSG scales linearly with \( \lambda \). Therefore, the use of long delay lines is strictly advantageous and does not constitute a linear space-time trade-off in the overall performance of the quantum computer. However, because it takes \( \lambda \cdot \tau_{RSG} \) to perform a layer of reactive single-qubit or two-qubit measurements, the reaction time will scale with \( \lambda \) in this architecture, although the reaction time may still be dominated by the time required for classical processing and feed-forward. Should delay lengths be long enough that the reaction time is a concern, an alternative architecture may be considered in which stale magic states are rerouted into interleaving modules with a shorter delay length in order to enable faster reactive measurements.

\[ \tau_{RSG} = 1 \text{ ns} \]

8 Conclusion

We have introduced an architecture for surface-code-based fault-tolerant quantum computing that takes advantage of non-local connections to reduce the cost of fault-tolerant quantum computations. When compiling quantum computations into surface-code operations, the spacetime volume cost (i.e., the number of logical qubits multiplied by the number of logical cycles required to finish the computation) consists of two contributions: active volume that is required to execute logical operations and idle volume that only contributes trivial operations to the computation without advancing the computation, but may be present due to inefficiencies in the architecture. In previous general-purpose architectures with 2D-local connections (i.e., baseline architectures), a vast majority of the spacetime volume cost of computations may be due to idle volume. Our newly proposed architecture uses non-local connections to eliminate almost all idle volume, such that only approximately half of the spacetime volume is idle volume.

Active-volume quantum computers have simple performance metrics. In the active-volume architecture, the performance of a quantum computer is characterized by the size of the memory, its speed in blocks per second, the per-block error rate, and the reaction time. The cost of a quantum computation is quantified by its memory requirement and its active volume, which is counted in units of blocks. The memory requirement determines whether a quantum computation can be executed on a specific device, while the runtime of a quantum computation is determined by its active volume in blocks and the speed of the device in blocks per second.

The cost of a quantum computation depends on its subroutines, not just the Toffoli count. We have computed the active volumes of various logical operations, as summarized in Tab. 1. Such a table can be used to compute the active volume of large quantum computations by summing the active volumes of the constituent subroutines. We observe that some subroutines are cheaper than others, even if they use the same number of non-Clifford gates. When performing resource estimates for baseline (non-active-volume) architectures, an oft-used cost metric is the number of \( T \) gates and Toffoli gates. However, the per-\( T \)-gate active volume of a QROM read, for example, can be orders of magnitude higher than the per-Toffoli active volume of an adder. Therefore, when optimizing quantum computations for an active-volume architecture, it can be advantageous to rely on cheap operations such as quantum arithmetic, even if this does not minimize the Toffoli count. We emphasize that the active-volume architecture reduces the cost of both data loaders and arithmetic operations compared to a baseline architecture, but the cost reduction is significantly more pronounced in the case of arithmetic operations.

Photonic qubits are a natural fit for active-volume quantum computing. We showed how an active-volume architecture can be implemented using photonic fusion-based interleaving modules. However, it is also possible to construct active-volume architectures with other types of photonic qubits, such as architecture based on GKP encoding \([47, 48]\), or even with matter-based qubits. For example, interleaving-type schemes for superconducting qubits based on resonant cavities have been proposed in Ref. \([49]\), and possible non-2D-local connectivity between surface-code patches has been discussed in for networks of ion traps \([50]\) as well as superconducting qubits \([51]\). Still, the ease with which non-local connections can be implemented in a fusion-based architecture, and the synergy between active-volume architectures and long interleaving delays, are important advantages of photonic qubits.

Outlook and future work. While the tools provided in this paper can be used to determine the active volume of a large-scale quantum computation, detailed resource estimates for relevant algorithms are left for future work. Previous work on the optimization of fault-tolerant algorithms has mostly been focused on the minimization of the number of non-Clifford gates. The active-volume architecture opens up new subroutine-
aware directions for the optimization of fault-tolerant algorithms beyond Toffoli counts. Furthermore, rigorous simulations of magic state distillation protocols need to be performed to validate the error rates of distilled magic states and provide a more accurate estimate of the cost of distillation. Moreover, the methods in this paper can be used to optimize other relevant subroutines for an active-volume architecture, such as arithmetic circuits beyond ripple-carry addition. One may also study the use of additional magic states from synthillation [52] and the incorporation of classically-encoded PPMs [4] to reduce the cost of logical operations. It is also worthwhile investigating to what degree the advantages of an active-volume architecture can be exploited with strictly 2D-local connectivity, as, e.g., the AutoCCZ construction for ripple-carry addition [31] can outperform a baseline architecture while using only local connections. Another direction is the study of transversal gates beyond transversal Bell measurements, e.g., transversal CNOT gates. These can potentially reduce the volume of logical operations even further, but may negatively impact the error threshold, so rigorous numerical simulations are required. We hope that this paper can inspire future work into the construction of architectures for efficient fault-tolerant quantum computers that take advantage of non-local connectivity beyond nearest neighbors in two dimensions.

Author contributions

Naomi Nickerson proposed the distinction between active and inactive logical volume in fault tolerant circuits and designed first methods of using switching and photonic delays to reduce the cost of the inactive volume. Daniel Litinski proposed the architecture presented in this manuscript and its photonic implementation, introduced the ZX-based description for networks of logical blocks, analyzed the impact on algorithmic subroutines and wrote the manuscript.

Acknowledgments

The authors would like to thank Sam Pallister and William Pol for insightful discussions on the active volume of useful quantum algorithms, Fernando Pastawski for discussions on ZX diagrams, and Gabriel Mendoza for discussions on switch designs. We would also like to thank Jacob Bulmer, Axel Dahlberg, Daniel Dries, Matteo Lostaglio, Sam Roberts, Terry Rudolph, Vincent Russo and David Tuckett for detailed feedback on the draft, and our colleagues at PsiQuantum for useful discussions.

A Example resource estimate

This section explains in more detail how the numbers in Fig. 1 are obtained. The algorithm to factor 2048-bit numbers presented in Ref. [1] corresponds to a sequence of 500,000 lookup additions on around 6200 qubits. Each lookup addition consists of a 2048-qubit adder and a QROM that loads 1024 2048-bit numbers. Using Gidney adders, each adder consists of 8192 T gates and has an active volume of around 1.2 × 10^9 blocks. The QROM consists of 4096 T gates and has an active volume around 1.62 × 10^9 blocks. Therefore, the total circuit volume is 6200 · 6.1 × 10^9 = 3.8 × 10^{13} and the active volume is 8.7 × 10^{11} blocks.

Baseline architecture. The total spacetime volume of the algorithm in a baseline architecture is proportional to twice the circuit volume, i.e., 7.6 × 10^{13} blocks of size d × d × d. With a logical error rate per d × d × d spacetime block of p(d) = 10^{-d/2}, a code distance of d = 28 yields acceptable success probabilities. In a circuit-based quantum computer, each distance-d surface-code patch consists of 2d^2 physical qubits. In a baseline architecture, there are 2 × 6200 surface-code patches, so a total footprint of 19 million physical qubits. Each T gate is executed in d code cycles, so the entire algorithm is executed in 1.7 × 10^{11} code cycles. With a code cycle time of 1 μs, as could be the case for superconducting qubits, the entire duration of the computation is 48 hours. With a code cycle time of 1 ms, as could be the case for superconducting qubits, the entire duration of the computation is 5.4 years.

In a fusion-based photonic baseline architecture [6], the quantum computer is a network of interleaving modules, each containing a resource-state generator (RSG) and photonic delays with a maximum length of λ time bins. With optical fiber delays, the physical length of the delay is λ/5 meters. With free-space delays, the physical length is 0.3λ meters. The vast majority of the physical device footprint is found in the RSGs, so the number of RSGs is a reasonable metric for the physical cost of the device. Each interleaving module increases the number of logical qubits by λ/d^2. With λ = 1000, or 200 m fiber delays, around 9700 interleaving modules are required to encode 2 · 6200 logical qubits. Each interleaving module generates one resource state in every nanosecond. A total of 2 · 3.8 · 10^{13} · 28^3 resource states need to be generated to finish the computation, so it finishes in 48 hours. With 10 times longer delays, such as 2 km fiber delays with λ = 10^4, 10 times fewer interleaving modules are required, but the computation takes 10 times longer, so 20 days with 970 interleaving modules. Even longer delays may require lower-loss delays such as free-space delays. Using 30 km free-space delays with λ = 10^5, 97 interleaving modules finish the
computation in 200 days. With 300 km free-space delays with $\lambda = 10^6$, 10 interleaving modules finish the computation in 5.4 years.

**Active-volume architecture.** Since the total space-time volume is lower in an active-volume architecture, the code distance can be reduced from 28 to $d = 26$. With 19 million physical qubits, there are around 7000 workspace modules executing 7000 logical blocks every $d$ code cycles. With a code cycle time of 1 $\mu$s and a total of $8.7 \times 10^{11}$ logical blocks, the computation finishes in 54 minutes. Note that the reaction depth of the computation may be as high as $2.6 \times 10^9$, depending on the amount of parallelization done using the methods discussed in Ref. [1]. A 54-minute computation may then require a reaction time of around 1 $\mu$s, which is lower than the typical assumption of around 10 $\mu$s. This is not a concern with a 1 ms code cycle, where the computation finishes in 37 days.

In a fusion-based photonic active-volume architecture using modules as shown in Fig. 23, delays with $\lambda = 10^4$ can be used to construct a quantum computer with modules that each correspond to a distance-$d$ logical qubit and consume $d^2/\lambda \approx 0.68$ resource states in every RSG cycle, i.e., every nanosecond. 9700 RSGs can therefore be used to feed around 14,000 modules, half of which are workspace modules. Each workspace module executes a logical block every $d \cdot \lambda$ RSG cycles, i.e., every 26 $\mu$s. Therefore, the computation finishes in 54 minutes, provided that the reaction time is short enough. Using 2 km fiber delays with $\lambda = 10^6$, the resource-state consumption rate of each interleaving module is 10 times lower, i.e., 0.068 resource states per RSG cycle. 14,000 interleaving modules can then be supplied by only 970 RSGs. Each workspace module executes one logical block every 260 $\mu$s for a total computational time of 8.9 hours. With $\lambda = 10^5$ and 97 RSGs, the computational time increases by another factor of 10 to 3.7 days. With $\lambda = 10^6$, 10 RSGs can supply 15,000 interleaving modules. Each of the 7,500 workspace modules executes one logical block every 26 ms. The computation finishes in 35 days. All these numbers can also be obtained by dividing the total number of resource states (which is active volume multiplied by $d^3$) by the rate of resource-state generation.

**A comment on Gidney adders and Cuccaro adders.**

The above estimate assumes that ripple-carry addition is performed using the circuits proposed by Gidney in Ref. [36]. However, their active-volume implementation in Fig. 16 requires a number of stale CZ states to be stored in memory until an entire addition is executed, before these states can be removed via reactive measurements. Depending on the size of the memory of the quantum computer and the degree to which oblivious carry runways [53] are used to split large adders into independent pieces, the number of stale CZ states may be significant enough to temporarily slow down the quantum computation, as workspace modules may need to be borrowed as temporary memory. This can be avoided by using Cuccaro adders [54] instead of Gidney adders. These adders use twice as many Toffoli gates and roughly twice as much active volume, so increase the cost of the algorithm, but avoid the storage problem. However, since the cost of the computation is dominated by the cost of QROMs, doubling the cost of adders to $2.4 \times 10^5$ blocks only increases the total volume by around 6% to $9.2 \times 10^{11}$ blocks. As a side remark, the fact that QROMs dominate the cost also implies that a higher distillation cost that results in, e.g., CCZ states which are twice as costly will lead to a total volume increase by roughly the same amount.

**B Active volume table**

The active volumes of all the operations discussed in Secs. 2-6 are summarized in Tab. 1.

**C Additional figures**

The additional figures show the first and last segment of a Gidney adder (Fig. 24), the block networks of a controlled adder (Fig. 25) and an out-of-place adder (Fig. 26), and a modified version of photonic active-volume interleaving modules (Fig. 27).
| Subroutine                                      | Active volume (in blocks) | Reaction depth | Figure     |
|------------------------------------------------|---------------------------|----------------|------------|
| Hadamard                                      | 3                         | 0              | Fig. 7g    |
| CNOT                                          | 4                         | 0              | Fig. 7f    |
| Two-qubit Z ⊕ Z (or X ⊕ X) measurement        | 2                         | 0              | Fig. 8     |
| Conditional (reactive) CZ                      | 5                         | 1              | Fig. 14b   |
| Toffoli                                       | 12 + C_{CCZ}              | 1              | Fig. 14c   |
| Controlled SWAP                               | 20 + C_{CCZ}              | 1              | Fig. 18b   |
| \(Z_{c,n/8}\) rotation with odd c             | 3.5 + C_{T}               |                |            |
| \(Z_{c,n/16}\) rotation with odd c           | 17.25 + \(\frac{1}{2}C_{(CCZ)} + C_{T}\) | 1.5           | Fig. 17c/d |
| Weight-w Z-type (or X-type) PPM               | [1.5w]                    | 0              | Fig. 9c    |
| Weight-(w_x, w_y) PPM                         | [1.5w_x] + [1.5w_y] + 1   | 0              | Fig. 12    |
| Weight-(w_x, w_y) \(\pi/8\)-angle PPR         | \(C_m + 1.5 + C_{T}\)    | 0              | Fig. 12    |
| Weight-(w_x, w_y) b-bit-precision PPR (variant 1 [33]) | \(C_{m} + 39 \cdot 4 + C_{T}\) + 1 | 38            | Fig. 13e   |
| Weight-(w_x, w_y) b-bit-precision PPR (variant 2 [31]) | \(C_{m} + (b - 1)(22.5 + C_{(CCZ)}) - 3.5\) | 2b - 3        | Fig. 17a   |
| Weight-(w_x, w_y) b-bit-precision PPR (variant 3 [39]) | \(C_{m} + \frac{1}{4b} \cdot (30 + 6C_{(CCZ)} + 24C_{T})\) | 0.75b         |            |
| n commuting equiangular PPRs with average weight \((w_x, w_y)\) | \(\approx (C_{m} + 39 + C_{(CCZ)}) \cdot n + O(\log n \cdot C_{rot})\) | 2n + \(\delta\) |            |
| Arbitrary n-qubit Clifford gate               | \(\approx 3n^2\)          | 0              | Fig. 21b   |
| Arbitrary n-qubit operation with \(n_x\) rotations | \(\approx 3n^2 + n_x \cdot (1.5n + C_{rot})\) | 0              | Fig. 21b   |

### Arithmetic and data loading

| Operation | Active volume (in blocks) |
|-----------|---------------------------|
| n-qubit Gidney adder | \((n - 1) \cdot (22 + C_{(CCZ)}) - 3\) |
| Controlled n-qubit Gidney adder | \((n - 1) \cdot (30 + 2C_{(CCZ)}) + 9 + C_{(CCZ)}\) |
| Out-of-place adder (compute block) | \(21 + C_{(CCZ)}\) |
| Out-of-place adder (uncompute block) | 18 |
| n-qubit quantum Fourier transform | \((n^2 - 1) \cdot (15 + C_{(CCZ)}) - 3n + 1\) |
| SELECT of \(n\) Pauli operators with average weight \((w_x, w_y)\) | \((n - 1) \cdot (15 + C_{(CCZ)} + C_{(CCZ)})\) |
| QROM read of \(n\) b-bit numbers, \(\lambda\) numbers at a time | \(\left(\frac{\lambda}{2} - 1\right) \cdot (15 + \frac{1}{4b}A_{(CCZ)})\) |
| | \(\frac{n}{\lambda} + \log \lambda + b \cdot (\lambda - 1) \cdot (20 + C_{(CCZ)})\) |

### Magic state distillation and management of resource states and catalysts

| Operation | Active volume (in blocks) |
|-----------|---------------------------|
| Cloning a \(Y\) state | 3 |
| Cloning two \(\sqrt{T}\) states | 25.5 + C_{(CCZ)} + C_{T} |
| CCZ-to-2T conversion | 16.5 |
| (8-to-CCZ)_{d,d/2} distillation protocol | \(25/2\) |
| (15-to-1)_{d,d/2} distillation protocol | \(35/2\) |
| (15-to-1)_{d/2,d/4,d/2} \(\times\) (8-to-CCZ)_{d,d/2} distillation protocol | \(20\) |
| Estimated cost of a \(|T\) state | \(C_{T} \approx 25\) |
| Estimated cost of a \(|CCZ\) state | \(C_{CCZ} \approx 35\) |

Table 1: Active volumes of all operations described in this paper. In a weight-(\(w_x, w_y\)) Pauli product operator, each \(Z\) increases \(w_x\) by 1, each \(X\) increases \(w_x\) by 1, each \(Y\) increases both \(w_x\) and \(w_y\) by 1, and, if the total number of \(Y\) operators is odd, \(w_x\) and \(w_y\) are again increased by 1. Here, \(C_{m} = \left[\frac{4}{3}w_{x}\right] + \left[\frac{2}{3}(w_{x} + 1)\right] + 1\), and \(C_{rot}\) is the cost to perform a single-qubit \(Z\) rotation.
Figure 24: The first (a) and last (b) segment of the adder in Fig. 16 have a lower active volume of 15 and 4 blocks, respectively.
Figure 25: (a-c) Controlled adders have a very similar construction, but a higher active volume compared to uncontrolled adders. (d) They can be used to implement a quantum Fourier transform consisting of Hadamard gates and controlled $\pi/2^n$ rotations. (e) These controlled rotations can be implemented using controlled additions into a phase-gradient register.
Figure 26: The compute block of an out-of-place adder [36] has an active volume of 21 blocks in addition to the volume of a CCZ state. The uncompute block has an active volume of 18 blocks.
Figure 27: Modified version of the modules in Fig. 23, where each module generates $n$ logical qubits, i.e., each interleaving modules corresponds to $n$ qubit modules of the active-volume quantum computer.
References

[1] C. Gidney and M. Ekerå, How to factor 2048 bit RSA integers in 8 hours using 20 million noisy qubits, Quantum 5, 433 (2021).
[2] D. Litinski, A game of surface codes: Large-scale quantum computing with lattice surgery, Quantum 3, 128 (2019).
[3] A. G. Fowler and C. Gidney, Low overhead quantum computation using lattice surgery, arXiv:1808.06709 (2018).
[4] C. Chamberland and E. T. Campbell, Universal quantum computing with twist-free and temporally encoded lattice surgery, PRX Quantum 3, 010331 (2022).
[5] C. Chamberland, K. Noh, P. Arrangoiz-Arriola, E. T. Campbell, C. T. Ham, J. Iverson, H. Puttermann, T. C. Bohdanowicz, S. T. Flammia, A. Keller, G. Refael, J. Preskill, L. Jiang, A. H. Safavi-Naeini, O. Painter, and F. G. Brandão, Building a fault-tolerant quantum computer using concatenated cat codes, PRX Quantum 3, 010329 (2022).
[6] H. Bombin, I. H. Kim, D. Litinski, N. Nickerson, M. Pant, F. Pastawski, S. Roberts, and T. Rudolph, Interleaving: Modular architectures for fault-tolerant photonic quantum computing, arXiv:2103.08612 (2021).
[7] V. von Burg, G. H. Low, T. Häler, D. S. Steiger, M. Reiter, M. Roetteler, and M. Troyer, Quantum computing enhanced computational catalysis, arXiv:2007.14460 (2020).
[8] J. Lee, D. Berry, C. Gidney, W. J. Huggins, J. R. McClean, N. Wiebe, and R. Babbush, Even more efficient quantum computations of chemistry through tensor hypercontraction, arXiv:2011.03494 (2020).
[9] E. T. Campbell, Early fault-tolerant simulations of the Hubbard model, Quantum Science and Technology 7, 015007 (2021).
[10] Y. R. Sanders, D. W. Berry, P. C. Costa, L. W. Tessler, N. Wiebe, C. Gidney, H. Neven, and R. Babbush, Compilation of fault-tolerant quantum heuristics for combinatorial optimization, PRX Quantum 1, 020312 (2020).
[11] S. Chakrabarti, R. Krishnakumar, G. Mazzola, N. Stamatopoulos, S. Woerner, and W. J. Zeng, A threshold for quantum advantage in derivative pricing, Quantum 5, 463 (2021).
[12] E. T. Campbell, B. M. Terhal, and C. Vuillot, Roads towards fault-tolerant universal quantum computation, Nature 549, 172 (2017).
[13] B. M. Terhal, Quantum error correction for quantum memories, Rev. Mod. Phys. 87, 307 (2015).
[14] A. Y. Kitaev, Fault-tolerant quantum computation by anyons, Ann. Phys. 303, 2 (2003).
[15] S. Bravyi and A. Y. Kitaev, Quantum codes on a lattice with boundary, arXiv:quant-ph/9811052 (1998).
[16] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland, Surface codes: Towards practical large-scale quantum computation, Phys. Rev. A 86, 032324 (2012).
[17] S. Bravyi and A. Kitaev, Universal quantum computation with ideal Clifford gates and noisy ancillas, Phys. Rev. A 71, 022316 (2005).
[18] S. Bravyi and J. Haah, Magic-state distillation with low overhead, Phys. Rev. A 86, 052329 (2012).
[19] J. Haah and M. B. Hastings, Codes and protocols for distilling T, controlled-S, and Toffoli gates, Quantum 2, 71 (2018).
[20] D. Litinski, Magic state distillation: Not as costly as you think, Quantum 3, 205 (2019).
[21] S. Bartolucci, P. Birchall, H. Bombin, H. Cable, C. Dawson, M. Gimeno-Segovia, E. Johnston, K. Kieling, N. Nickerson, M. Pant, F. Pastawski, T. Rudolph, and C. Sparrow, Fusion-based quantum computation, arXiv:2101.09310 (2021).
[22] C. Gidney and A. G. Fowler, Flexible layout of surface code computations using AutoCCZ states, arXiv:1905.08916 (2018).
[23] H. Bombin, Topological order with a twist: Ising anyons from an Abelian model, Phys. Rev. Lett. 105, 030403 (2010).
[24] C. Horsman, A. G. Fowler, S. Devitt, and R. V. Meter, Surface code quantum computing by lattice surgery, New J. Phys. 14, 123011 (2012).
[25] B. Coecke and R. Duncan, Interacting quantum observables: Categorical algebra and diagrammatics, New Journal of Physics 13, 043016 (2011).
[26] N. de Beaudrap and D. Horsman, The ZX calculus is a language for surface code lattice surgery, Quantum 4, 218 (2020).
[27] H. Bombin, C. Dawson, R. V. Mishmash, N. Nickerson, F. Pastawski, and S. Roberts, Logical blocks for fault-tolerant topological quantum computation, arXiv:2112.12100 (2021).
[28] R. Duncan, A. Kissinger, S. Perdrix, and J. van de Wetering, Graph-theoretic simplification of quantum circuits with the ZX-calculus, Quantum 4, 279 (2020).
[29] A. Kissinger and J. van de Wetering, Reducing the number of non-Clifford gates in quantum circuits, Phys. Rev. A 102, 022406 (2020).
[30] N. de Beaudrap, X. Bian, and Q. Wang, Fast and effective techniques for T-count reduction via spider nest identities, arXiv:2004.05164 (2020).
C. Gidney and A. G. Fowler, Efficient magic state factories with a catalyzed $|\text{CCZ}\rangle$ to $2|T\rangle$ transformation, Quantum 3, 135 (2019).

I. H. Kim, Y.-H. Liu, S. Pallister, W. Pol, S. Roberts, and E. Lee, Fault-tolerant resource estimate for quantum chemical simulations: Case study on Li-ion battery electrolyte molecules, Phys. Rev. Research 4, 023019 (2022).

N. J. Ross and P. Selinger, Optimal ancilla-free Clifford+$T$ approximation of z-rotations, arXiv:1403.2975 (2014).

B. J. Brown, K. Laubscher, M. S. Kesselring, and J. R. Wootton, Poking holes and cutting corners to achieve Clifford gates with the surface code, Phys. Rev. X 7, 021029 (2017).

D. Litinski and F. v. Oppen, Lattice Surgery with a Twist: Simplifying Clifford Gates of Surface Codes, Quantum 2, 62 (2018).

C. Gidney, Halving the cost of quantum addition, Quantum 2, 74 (2018).

R. Babbush, C. Gidney, D. W. Berry, N. Wiebe, J. McClean, A. Paler, A. Fowler, and H. Neven, Encoding electronic spectra in quantum circuits with linear T complexity, Phys. Rev. X 8, 041015 (2018).

C. Jones, Low-overhead constructions for the fault-tolerant Toffoli gate, Phys. Rev. A 87, 022328 (2013).

V. Kliuchnikov, K. Lauter, R. Minko, A. Paetznick, and C. Petit, Shorter quantum circuits, arXiv:2203.10064 (2022).

I. D. Kivlichan, C. Gidney, D. W. Berry, N. Wiebe, J. McClean, W. Sun, Z. Jiang, N. Rubin, A. Fowler, A. Aspuru-Guzik, H. Neven, and R. Babbush, Improved fault-tolerant quantum simulation of condensed-phase correlated electrons via trotterization, Quantum 4, 296 (2020).

G. H. Low and I. L. Chuang, Optimal Hamiltonian simulation by quantum signal processing, Phys. Rev. Lett. 118, 010501 (2017).

G. H. Low and I. L. Chuang, Hamiltonian simulation by qubitization, Quantum 3, 163 (2019).

G. H. Low, V. Kliuchnikov, and L. Schaeffer, Trading T-gates for dirty qubits in state preparation and unitary synthesis, arXiv:1812.00954 (2018).

Y. Li, A magic state’s fidelity can be superior to the operations that created it, New J. Phys. 17, 023037 (2015).

D. E. Browne and T. Rudolph, Resource-efficient linear optical quantum computation, Phys. Rev. Lett. 95, 010501 (2005).

M. Gimeno-Segovia, P. Shadbolt, D. E. Browne, and T. Rudolph, From three-photon Greenberger-Horne-Zeilinger states to ballistic universal quantum computation, Phys. Rev. Lett. 115, 020502 (2015).

D. Gottesman, A. Kitaev, and J. Preskill, Encoding a qubit in an oscillator, Phys. Rev. A 64, 012310 (2001).

J. E. Bourassa, R. N. Alexander, M. Vasmer, A. Patil, I. Tzitrin, T. Matsuura, D. Su, B. Q. Baragiola, S. Guha, G. Dauphinais, K. K. Saba-pathy, N. C. Menicucci, and I. Dhand, Blueprint for a scalable photonic fault-tolerant quantum computer, Quantum 5, 392 (2021).

C. Duckering, J. M. Baker, D. Schuster, and F. Chong, Virtualized logical qubits: A 2.5d architecture for error-corrected quantum computing, arXiv:2009.01982 (2020).

M. Webber, V. Elfving, S. Weidt, and W. K. Hensinger, The impact of hardware specifications on reaching quantum advantage in the fault tolerant regime, arXiv:2108.12371 (2021).

S. Bravyi, O. Dial, J. M. Gambetta, D. Gil, and Z. Nazario, The future of quantum computing with superconducting qubits, arXiv:2209.06841 (2022).

E. T. Campbell and M. Howard, Unified framework for magic state distillation and multiqubit gate synthesis with reduced resource cost, Phys. Rev. A 95, 022316 (2017).

C. Gidney, Approximate encoded permutations and piecewise quantum adders, arXiv:1905.08488 (2019).

S. A. Cuccaro, T. G. Draper, S. A. Kutin, and D. P. Moulton, A new quantum ripple-carry addition circuit, arXiv:quant-ph/0410184 (2004).