Efficient executions of Pipelined Conjugate Gradient Method on Heterogeneous Architectures

Manasi Tiwari  
Department of Computational and Data Sciences  
Indian Institute of Science, Bangalore  
Email: manasitiwari@iisc.ac.in

Sathish Vadhiyar  
Department of Computational and Data Sciences  
Indian Institute of Science, Bangalore  
Email: vss@iisc.ac.in

Abstract—The Preconditioned Conjugate Gradient (PCG) method is widely used for solving linear systems of equations with sparse matrices. A recent version of PCG, Pipelined PCG, eliminates the dependencies in the computations of the PCG algorithm so that the non-dependent computations can be overlapped with communication. In this paper, we propose three methods for efficient execution of the Pipelined PCG algorithm on GPU accelerated heterogeneous architectures.

The first two methods achieve task-parallelism using asynchronous executions of different tasks on CPU cores and GPU. The third method achieves data parallelism by decomposing the workload between CPU and GPU based on a performance model. The performance model takes into account the relative performance of CPU cores and GPU using some initial executions and performs 2D data decomposition. We also implement optimization strategies like kernel fusion for GPU and merging vector operations for CPU. Our methods give up to 8x speedup over existing PCG methods and on average 1.45x speedup over PCG GPU implementation of Paralution and PETSc libraries. The third method also provides an efficient solution for solving problems that cannot be fit into the GPU memory and gives up to 2.5x speedup for such problems.

Index Terms—Preconditioned Conjugate Gradient, Pipelined Methods, Heterogeneous Architectures, GPU, Asynchronous executions

I. INTRODUCTION

Many High Performance Computing applications in Computational Fluid Dynamics, Electromagnetics, Finance etc. need to solve Partial Differential Equations over space and time. These partial differential equations are discretized using finite volume, finite element or finite difference methods and they result in a linear system of equations $Ax = b$. Generally, the $A$ matrix obtained by using these discretization schemes is large and sparse. Iterative methods are used to solve these linear systems of equations with large sparse matrices. In iterative methods, we begin with an initial guess $x_0$ and iterate till we get a correct solution subject to an error tolerance defined by us. The most widely used iterative methods for solving these sparse systems are Krylov Subspace methods. The basic idea behind Krylov methods when solving a linear system $Ax = b$ is to build a solution within the Krylov subspace composed of several powers of matrix $A$ multiplied by vector $b$, that is, $\{ b, Ab, A^2b, ..., A^nb \}$.

Conjugate Gradient (CG) method is one of the most widely used Krylov Subspace methods. It is used to find the solution of linear systems with symmetric sparse positive definite matrices. In exact arithmetic, it gives the solution of a system of size $N$ in $N$ steps. A preconditioner can be applied to the system to condition the input system and to improve convergence.

Today’s HPC systems are heterogeneous. They have different processing entities along with traditional processors. Accelerators like Intel Xeon Phi, FPGAs, and Nvidia’s General Purpose Graphics Processing Units (GP-GPUs) are examples of such entities. The programming models for these different accelerators are different from that of the traditional processors as well. In order to use all the resources available within a node and across multiple nodes efficiently, we must interleave the features in the programming models for these different processing entities in such a way that we achieve the best possible performance from the platform.

The main computational kernels in Preconditioned Conjugate Gradient (PCG) method are Sparse Matrix Vector Product (SPMV), Preconditioner Application (PC), Vector-Multiply-Adds (VMAs) and Dot Products. In order to improve the performance of the PCG solver on GPU, the existing works have concentrated on improving performance of the most time consuming kernels, i.e. PC and SPMV kernels but none of these try to improve the performance of the PCG solver as a whole using CPU cores and GPU.

For distributed memory systems, the bottleneck in PCG is the synchronization that happens across all cores due to the allreduce operations from the dot products in the algorithm. Hence, existing research has worked on reducing the number of allreduces to one per iteration as opposed to the three that exists in the naive algorithm. CG methods with one allreduce per iteration have been presented in the earlier works but none of these try to improve the performance of the PCG solver as a whole using CPU cores and GPU.

With the advent of non-blocking collectives like MPI_Allreduce in the MPI-3 standard, the overlapping of allreduce with useful work has been made possible. Pipelined PCG (PIPEC) proposed by Ghysels et al on which this work is based, uses Chronopoulos-Gear PCG which has one allreduce per iteration. By introducing extra VMAs, they remove the dependencies between the dot products and PC+SPMV and then they overlap the
allreduce with the PC and SPMV. The resulting algorithm offers another advantage which makes it a perfect candidate for our hybrid implementations. As the PC and SPMV in PIPEC/G don’t depend on results of the previous dot products, we can execute them simultaneously on multi-core CPU and GPU in heterogeneous architecture. This would require communicating data between CPU and GPU, thus introducing additional costs. We show that by using asynchronous streams efficiently, we can hide the complete time for data movement between CPU and GPU.

We propose three methods for efficient execution of PIPEC/G on GPU accelerated architecture. The first two methods, Hybrid-PIPEC/G-1 and Hybrid-PIPEC/G-2, achieve task-parallelism using asynchronous executions of different tasks on multi-core CPU and GPU. The third method, Hybrid-PIPEC/G-3, achieves data parallelism by decomposing the workload between multi-core CPU and GPU based on a performance model. The model takes into account the relative performance of each processing entity in heterogeneous architecture using some initial executions and decomposes the data according to these performances. We use CUDA streams for asynchronous data movements between CPU and GPU. We implement optimization strategies like kernel fusion for GPU and merged vector operations for CPU cores. Our methods give up to 8x speedup and on average 3x speedup over PCG GPU implementation of Paralution and PETSc libraries. Our methods give up to 5x speedup and on average 1.45x speedup over PCG GPU implementation of Paralution and PETSc libraries. Hybrid-PIPEC/G-3 method also provides an efficient solution for solving problems that cannot be fit into the GPU memory and gives up to 2.5x speedup for such problems.

The rest of the paper is organized as follows: Section II gives the related work, Section III gives background related to PCG and PIPEC/G, Section IV describes our three proposed methods. Section V presents the implementation details and optimizations we have used in our methods. Section VI presents experiments, results and discussions for our proposed methods and Section VII gives the conclusions and future work.

II. RELATED WORK

To achieve optimum performance of the PCG method on GPU accelerated heterogeneous architectures, many works have concentrated on efficient GPU implementation of the PC kernel. Algebraic Multigrid GPU implementations are presented in [12] [13]. Incomplete LU and cholesky factorizations on GPUs are presented in [1] [13]. Research works also concentrate on optimizing the most consuming kernel in PCG, the SPMV kernel [14]. Different sparse matrix formats have been proposed in [6] to improve SPMV performance on GPUs. Optimization techniques like kernel fusion and using texture memory for CG solvers on GPUs were presented in [7] [15]. All the works mentioned above concentrate on kernel executions and optimizations only on the GPUs. They do not utilize the multi-core CPU also present in the system. Our work is different from all the works described above since our work aims to utilize all the available resources of the system and accelerate the performance of the PCG method as a whole.

The authors in [16] present a technique to use the multi-core CPUs to perform SPMV computations of the off-diagonal elements when the CG method is implemented on multiple GPUs. They execute only SPMV computations on the CPU. This is beneficial only for a small range of structured matrices. Our work is different from this work as we use the multi-core CPU for every operation rather than just SPMV. This gives benefits for all kinds of matrices. To the best of our knowledge, ours is the first work to recognize the advantage of independent computations in PIPEC/G method for heterogeneous architectures and present its hybrid implementations.

III. BACKGROUND

A. PCG:

The Preconditioned Conjugate Gradient Method (PCG) introduced by Hestenes and Stiefel [1] is given in Algorithm 1. As shown in Algorithm 1, the computational kernels in

Algorithm 1 Preconditioned Conjugate Gradient (PCG)

```
1: \( r_0 = b - Ax_0; u_0 = M^{-1}r_0; \)
2: \( \gamma_0 = (u_0, r_0); \quad \text{norm}_0 = \sqrt{(u_0, u_0)} \)
3: \textbf{for} \( i=0,1,... \) \textbf{do}
4:  \textbf{if} \( i > 0 \) \textbf{then}
5:  \( \beta_i = \gamma_i / \gamma_{i-1} \)
6:  \textbf{else}
7:  \( \beta_i = 0 \)
8:  \textbf{end if}
9:  \( p_i = u_i + \beta_ip_{i-1} \)
10:  \( s = Ap_i \)
11:  \( \delta = (s, p_i) \)
12:  \( \alpha = \gamma_i / \delta \)
13:  \( x_{i+1} = x_i + \alpha p_i \)
14:  \( r_{i+1} = r_i - \alpha s \)
15:  \( u_{i+1} = M^{-1}r_{i+1} \)
16:  \( \gamma_{i+1} = (u_{i+1}, r_{i+1}) \)
17:  \text{norm}_{i+1} = \sqrt{(u_{i+1}, u_{i+1})} \)
18: \textbf{end for}
```

PCG are Sparse Matrix Vector Product (SPMV) in line 10, Preconditioner Application (PC) in line 15, Vector-Multiply-Adds (VMAs) in lines 13 and 14 and dot products in lines 11, 16 and 17. Note that the third dot product (line 17) is for calculating the residual norm which is used to check for convergence.

In the naïve PCG Algorithm 1, we can see that the operation in every line depends on the operation in the previous line. There are no independent computations in each iteration of PCG which can be executed simultaneously.

B. PIPEC/G:

The Pipelined Preconditioned Conjugate Gradient Method (PIPEC/G) was proposed by Ghysels and Vanroose [11] for obtaining performance improvements on distributed memory architectures. As shown in Algorithm 2, PIPEC/G introduces
extra VMA operations (on lines 10, 11, 12, 16, 17) to remove the dependencies between the dot products (lines 17, 18, 19) and PC (line 21) and SPMV (line 22) so that PC and SPMV can be computed while dot products are being computed.

Even though PIPEC-1 method was proposed for distributed memory architecture, we use it in our work because of the independent computations it provides. The dot products can be executed on the CPU while PC+SPMV can be executed simultaneously on GPU as they are not dependent on each other. This strategy helps us to utilize all the resources in the GPU accelerated node and achieve optimum performance.

C. CUDA Streams

Programs to be run on Nvidia’s GPUs are written using Compute Unified Device Architecture (CUDA) programming model. All the CUDA kernels and functions are launched on the default stream. Nvidia introduced user defined CUDA streams from the Kepler GPU architecture series. With user defined streams, we can launch these kernels in different streams to achieve better concurrency. The streams allow overlap of CPU-GPU data movements with the GPU kernel executions. We use CUDA streams for implementing PIPEC-1 algorithm on GPU accelerated architectures.

IV. METHODOLOGY

A. Hybrid-PIPEC-1 Method

In the GPU implementation of the naïve PCG, the CPU launches CUDA kernels for VMAs, dot products, PC and SPMV on the GPU and then remains idle. Furthermore, on the GPU, these kernels are executed one after the other since they are dependent on the previous kernel for result.

With the PIPEC-1 method, we have independent kernels and thus we can make use of the idle CPU. We can achieve task parallelism by asynchronous executions of independent tasks on CPU and GPU.

We show the execution flow of the proposed Hybrid-PIPEC-1 method in Figure 1. Note that the matrix $A$, the vectors $b$ and $x$ have been moved to the GPU prior to this execution flow. The number of rows in $A$ is $N$ and the number of non-zeros in $A$ are $nnz$.

The execution flow has two columns. They show the operations performed on the CPU and those performed on the GPU. The rectangular boxes show the operation performed and the number within the bracket is the line number of Algorithm 2 that the box executes. The condition box checks the residual norm against the specified tolerance. The solid thick arrow represents data movement and its direction shows the source and destination of the data movement.

The implementation starts with executing the initialization steps (lines 1-3 of Algorithm 2) on the GPU. After this, the for loop starts which iterates until the norm of the preconditioned residual becomes smaller than the user defined tolerance. In each iteration, first $\alpha$ and $\beta$ are calculated on the CPU. Then the Vector Operations (lines 10-17) are executed on the CPU.
We know that dot products $\gamma$, $\delta$ and residual $\text{norm}$ on lines 18, 19, 20 can be executed simultaneously with PC and SPMV on lines 21 and 22.

For executing dot products $\gamma$, $\delta$ and residual $\text{norm}$ on the CPU, the CPU needs to have the vectors $w$, $u$ and $r$ but as the updated vectors are on the GPU, we have to copy them to the CPU at every iteration. So here, we define a stream which asynchronously copies $w$, $r$ and $u$ while GPU carries on with its kernel executions. The CPU waits on this stream till the copy is finished and then proceeds to calculate $\gamma$, $\delta$ and $\text{norm}$.

Thus, in Hybrid-PIPECG-1, PC and SPMV computations on the GPU are overlapped with the data movement from GPU to CPU and the dot product calculation on the CPU.

B. Hybrid-PIPECG-2 Method

The Hybrid-PIPECG-1 method described in the previous subsection requires to copy three vectors from GPU to CPU in every iteration. Since $3N$ elements are copied from GPU to CPU, it can become costly for linear systems of equations with vectors of large size $N$, as the time for copying will exceed the time for GPU kernel executions thus degrading the overall performance. We develop Hybrid-PIPECG-2 method to reduce the number of vectors to be copied from GPU to CPU in every iteration. This is achieved by performing some redundant computations on CPU and GPU.

If we want to compute the dot products $\gamma$, $\delta$ and $\text{norm}$ on the CPU, we need to have $w$, $u$ and $r$ vectors on the CPU. Instead of copying the updated vectors from the CPU at every iteration, we can update them on the CPU itself. In the PIPECG method of Algorithm 2, we see that we can update $w$, $u$ and $r$ on the CPU using the vectors $z$, $q$ and $s$. In turn, we would need $n$ and $m$ for updating $z$ and $q$. This means the CPU should have a copy of $z$, $q$, $s$, $n$, $m$ in addition to $w$, $u$ and $r$. For updating these vectors, we would need to copy only $n$ vector from the GPU to CPU. All the other vectors can be updated on the CPU itself. Note that all these updates happen on the full vectors of size $N$.

Figure 2 shows the execution flow of the Hybrid-PIPECG-2 method. In the for loop, after calculating $\alpha$ and $\beta$, the vector $n$ is copied from the GPU to the CPU on the user defined stream. While the copy is progressing, both CPU and GPU perform their operations. GPU proceeds with its Vector Operations, PC and SPMV kernels. On the CPU, we observe that for full vectors of length $N$ on both CPU and GPU proves to be counter-productive. This motivates us to develop a data parallel PIPECG algorithm in order to eliminate the dependencies between computations contribute to a great overhead. They increase the cost of each iteration of PIPECG and the benefit of simultaneous computations on CPU and GPU is overshadowed by this overhead.

Additionally for large $N$, executing redundant computations for full vectors of length $N$ on both CPU and GPU proves to be counter-productive. This motivates us to develop a data parallel PIPECG method, where we divide the matrix and vectors between the CPU and GPU, so that they perform operations on their own parts and communicate data when needed.

This motivates us to develop a data parallel PIPECG method, where we divide the matrix and vectors between the CPU and GPU, so that they perform operations on their own

---

**Figure 2.** Execution flow of Hybrid-PIPECG-2 method

---

**Diagram Description:**

- **CPU:**
  - Initialize steps (1-3)
  - Calculate $\alpha$, $\beta$ (5-9)
  - Vector Operations (10, 11, 15, 16)
  - Check residual norm (4)
  - Wait for copy to finish
  - Calculate $\delta$ (19)

- **GPU:**
  - MemcopyAsync invoke n
  - Vector Operations (10, 11, 15, 14, 17)
  - PC (21)
  - SPMV (22)

**Execution Flow:**

1. Initialization steps (1-3).
2. Calculate $\alpha$, $\beta$.
3. Vector Operations (10, 11, 15, 16).
4. Check residual norm (4).
5. Wait for copy to finish.
6. Calculate $\delta$ (19).

---

**Diagram Elements:**

- **Nodes:**
  - Initialization steps (1-3)
  - Calculate $\alpha$, $\beta$ (5-9)
  - Vector Operations (10, 11, 15, 16)
  - Check residual norm (4)
  - Wait for copy to finish
  - Calculate $\delta$ (19)
  - MemcopyAsync invoke n
  - Vector Operations (10, 11, 15, 14, 17)
  - PC (21)
  - SPMV (22)

- **Edges:**
  - For loop starts
  - User defined stream

---

**Legend:**

- **CPU**
  - Compute dot products $\gamma$, $\delta$, $\text{norm}$
  - Vector Operations (10, 11, 15, 16)
  - Check residual norm (4)
  - Calculate $\alpha$, $\beta$ (5-9)

- **GPU**
  - MemcopyAsync invoke n
  - Vector Operations (10, 11, 15, 14, 17)
  - PC (21)
  - SPMV (22)

---

**Notes:**

- The data movement is hidden by computations on the CPU so the CPU doesn’t have to be idle while the copy is happening.

---

C. Hybrid-PIPECG-3 Method

The Hybrid-PIPECG-1 and Hybrid-PIPECG-2 methods achieve task parallelism by executing independent kernels on CPU and GPU simultaneously and they achieve asynchronous copy through streams to hide the data movement. But for linear systems with large $N$, the extra VMAs introduced by PIPECG algorithm in order to eliminate the dependencies between computations contribute to a great overhead. They increase the cost of each iteration of PIPECG and the benefit of simultaneous computations on CPU and GPU is overshadowed by this overhead.

Additionally for large $N$, executing redundant computations for full vectors of length $N$ on both CPU and GPU proves to be counter-productive. This motivates us to develop a data parallel method, where we divide the matrix and vectors between the CPU and GPU, so that they perform operations on their own parts and communicate data when needed.

This motivates us to develop a data parallel PIPECG method, where we divide the matrix and vectors between the CPU and GPU, so that they perform operations on their own...
parts and communicate data when needed. We develop Hybrid-PIPECG-2 where we calculate the relative performance of CPU cores and GPU and decompose the data between the CPU and GPU using these performances. We also implement 2D decomposition of the data for better overlap of computations with communication. The method consists of 3 parts: Performance Modelling, Data Decomposition, and the actual PIPECG iterations.

1) Performance Modelling: The times taken by the CPU and GPU to perform the same operation on the same amount of data can be different. Hence, when we want to decompose data between the CPU and GPU, we should make sure that the amount of data given to each one of them is according to their processing power. This will ensure that a situation where one of them is idle and the other is working never arises. In order to achieve this decomposition, first we need to have a measure of the relative performance of the CPU and GPU.

For this, we execute the SPMV kernel for the full matrix A (nnz elements) on CPU and GPU separately. We choose the SPMV kernel because that is the most time dominating kernel in the PIPECG iteration. If we decompose the data in a way such that the time taken by CPU for SPMV kernel on its data is equal to the time taken by GPU for the SPMV kernel on its data, then complete overlap of the most time consuming kernel is achieved. Hence, we perform five executions of SPMV kernel on both CPU and GPU for nnz elements. We perform five executions so that effects of cache locality that become prevalent in the later iterations are also be taken into consideration.

Once we have the time taken by CPU cores, $t_{cpu}$ and the time taken by GPU, $t_{gpu}$, we calculate the performance of cores CPU, $s_{cpu}$ and the performance of GPU, $s_{gpu}$ as follows:

\[
s_{cpu} = \frac{nnz}{t_{cpu}} \\
s_{gpu} = \frac{nnz}{t_{gpu}}
\]

Then, we calculate the relative performance $r_{cpu}$ and $r_{gpu}$ as follows:

\[
r_{cpu} = \frac{s_{cpu}}{s_{cpu} + s_{gpu}} \\
r_{gpu} = \frac{s_{gpu}}{s_{cpu} + s_{gpu}}
\]

After we obtain $r_{cpu}$ and $r_{gpu}$, we now divide the nnz into two parts, $nnz_{cpu}$ and $nnz_{gpu}$ as follows:

\[
nnz_{cpu} = nnz \times r_{cpu} \\
nnz_{gpu} = nnz - nnz_{cpu}
\]

For ease of implementation, we do not assign exact $nnz_{cpu}$ elements to CPU and $nnz_{gpu}$ elements to GPU. Instead, we find out the number of rows to be assigned to the CPU, $N_{cpu}$, which would contain either equal to or slightly less number of non-zeroes than $nnz_{cpu}$. This gives a 1-D decomposition of the A matrix. $N_{gpu}$ is then obtained by $N - N_{cpu}$.

2) Data Decomposition: Now that we have $N_{cpu}$ and $N_{gpu}$, we easily assign $N_{cpu}$ number of rows to the CPU and $N_{gpu}$ number of rows to the GPU. We also divide the vectors between the CPU and GPU using same parameters. We give $N_{cpu}$ elements of each vector to the CPU and the other $N_{gpu}$ elements to the GPU.

The division of vectors ensures that there are no redundant computations as both CPU and GPU will be acting on just their local elements. But in every iteration, the SPMV kernels of both CPU and GPU will require the full $m$ vector. After 1-D decomposition, the CPU has $N_{cpu}$ elements of the $m$ vector and the GPU has the other $N_{gpu}$ elements. It is clear that we need to copy these partial vectors from their home device to the other device.

In order to hide the time taken for this copy, we perform a further decomposition of the $nnz_{cpu}$ into $nnz_{1cpu}$ and $nnz_{2cpu}$ in such a way that all the nnz’s in $nnz_{1cpu}$ need only the local $N_{cpu}$ elements of $m$ for the SPMV. When SPMV kernel acts on just $nnz_{1cpu}$ elements, we call it SPMV part 1. After the copy of $N_{gpu}$ elements of $m$ is complete, we will then commence SPMV part 2 on $nnz_{2cpu}$ elements which will complete the entire SPMV. We perform the same for $nnz_{gpu}$. So, through this further local decomposition, we are able to achieve better overlap of computations with communication. In effect, we have achieved the 2-D decomposition of the matrix $A$.

\[
A = \begin{bmatrix}
(a(1,1)) \\
(a(2,1)) \\
(a(3,1)) \\
(a(4,1)) \\
(a(5,1)) \\
(a(1,2)) \\
(a(2,2)) \\
(a(3,3)) \\
(a(4,4)) \\
(a(5,4)) \\
(a(1,3)) \\
(a(2,3)) \\
(a(3,3)) \\
(a(4,5)) \\
(a(5,5)) \\
\end{bmatrix}
\]

Fig. 3. 2-D decomposition of Matrix A

In Figure 3 we have a matrix $A$ with $N = 5$ and $nnz = 15$. We see that the matrix $A$ and vector $m$ have been divided according to $N_{cpu} = 2$ and $N_{gpu} = 3$. We can see that $a(1,1), a(1,2), a(2,1), a(2,2)$ need only $m(1)$ and $m(2)$ for multiplication. So we assign $a(1,1), a(1,2), a(2,1), a(2,2)$ to $nnz_{1cpu}$. The rest of $nnz_{cpu}$ which need rest of the $m$ vector elements are assigned to $nnz_{2cpu}$. We do the same for GPU and achieve the decomposition illustrated in Figure 3.

3) Execution Flow of Hybrid-PIPECG-3 method: Figure 4 shows the execution flow of the Hybrid-PIPECG-3 method.

For Performance Modelling, we execute the SPMV kernel on CPU and GPU simultaneously. After we get $N_{cpu}$ and $N_{gpu}$, we perform 2-D decomposition of the matrix $A$ and also decompose the vectors.

After the decomposition step, the PIPECG method starts. Both CPU and GPU perform the initialization steps on their data except the computation of $n$ vector. Then the for loop starts. After checking the residual norm, CPU calculates $\alpha$ and $\beta$. Then asynchronous copy of $m$ vector is started from CPU to GPU as well as GPU to CPU. These two Copy’s are executed...
simultaneously using two user defined streams, Stream 1 and Stream 2. Similar to Hybrid-PIPECG-2 method, while CPU and GPU wait for \( m \) vector to be copied so that they can calculate vector \( n \), the vectors that do not depend on \( n \) can be updated. This results in vector operations for \( q, s, p, x \) and \( r \). After these vector updates, \( \gamma \) and \( \text{norm} \) can be computed.

To further use the waiting time, CPU and GPU can compute SPMV part 1 as described in section IV-C2. Both CPU and GPU then wait for the Copy’s to finish. With proper data decomposition, this wait is negligible as the data movement time is completely overlapped with useful computations. Then, CPU and GPU execute SPMV part 2 and obtain the vector \( n \). They update the vectors that depend on \( n \) and apply PC. Finally, they compute \( \delta \) and follow the same steps iteratively.

Thus, with Hybrid-PIPECG-3, we achieve data parallelism by decomposing data between CPU and GPU. Proper overlap of the simultaneous operations executing on CPU and GPU is achieved due to decomposition of the data using the relative speeds of CPU and GPU. Within an iteration of Hybrid-PIPECG-3, the data movement is executed through user defined streams while both CPU and GPU are busy with their useful computations that do not depend on the data that is being copied. These independent computations are provided in-part by the PIPECG method (the vector updates that do not depend on \( n \)) and in-part by our 2-D decomposition.

V. IMPLEMENTATION AND OPTIMIZATIONS

A. Implementation Details

There are many preconditioners available for the CG method [3] [4] [5]. Considering the time required for setting up a preconditioner and applying it in every iteration of the CG method, it is observed that iterative solvers using simple diagonal preconditioners like Jacobi preconditioner satisfactorily lower the condition number of the system and introduce less overhead [17]. Hence, we use Jacobi preconditioner for all the methods. Many sparse matrix formats have been proposed for getting optimum SPMV performance [6] [7] on the GPU. However, the time for converting from Compressed Sparse Row (CSR) format to these formats is significant and hence, we use CSR format.

For SPMV on the GPU, we use cusparse library’s implementation as it is the most optimized for Nvidia GPU. Likewise, for dot product computations on the GPU, we use cublas library’s implementation. For PC and VMA operations on the GPU, we implement fused kernels as discussed in the next section.

In order to efficiently use all the CPU cores present within the GPU accelerated architecture, we use OpenMP threads. We implement all the kernels of PIPEGCG on CPU using OpenMP constructs.

B. Optimizations

In this section, we give details of the various optimizations we have implemented for GPU and CPU.
1) GPU related optimization: In the PIPECG method shown in Algorithm 2, the lines 10-17 contain Vector-Multiply-Add (VMA) operations. In the unoptimized implementation of PIPECG, we call individual scale and cublas daxpy kernels to implement these operations. So, one operation is applied to a vector that is loaded from the global memory on the GPU to the cached local memory of the GPU. When we launch multiple kernels for multiple operations, it results in multiple reads and writes to the global memory which is time-consuming.

```c
int i = blockDim.x * blockIdx.x + threadIdx.x;
for (int j = i; j < N, j+= blockDim.x * gridDim.x) {
   d_z[j] = beta * d_z[j];
   d_z[j] = d_z[j] + d_n[j];
   d_w[j] = d_w[j] - alpha*d_z[j];
}
```

However, if these individual kernels are fused together into one kernel, then multiple operations can be applied to a vector loaded from the global memory to the cached local memory. This is illustrated in Figure 5. We can see that different kernels are invoked which use d_z. This results in multiple reads and writes to the global memory for d_z. However, with fused kernel, d_z is only loaded once to the cached local memory and multiple operations can be performed on it.

We also fuse the Jacobi preconditioner kernel with the VMAs’ fused kernels as the PC kernel uses the same vector (d_w) updated by the VMAs’ fused kernel.

2) CPU related optimization: Much like the GPU, on CPU also, the `pragmatafor` loops used for implementing the VMAs can be merged so that the vectors are loaded in the cache once from the main memory and then used multiple times. This is especially beneficial for PIPECG method, as this optimization reduces the overhead introduced by the extra VMA operations in this method.

VI. EXPERIMENTS AND RESULTS

Experimental Setup- We run our tests on a Tesla K20m GPU with 13 Streaming Multiprocessors, 5GB memory and 16 core Intel CPU. We use 16 OpenMP threads. We run experiments on matrices from the SuiteSparse Matrix Collection [18] as well our own generated Poisson matrices. We solve a linear system of equations $Ax = b$ with the exact solution $x_0 = 1/\sqrt{N}$, where $N$ is the number of rows of $A$ and $b = Ax_0$. We set the absolute tolerance to $10^{-5}$ and maximum number of iterations to 10000. We run all tests to convergence and compare the total execution times.

A. Matrices from SuiteSparse Matrix Collection

The matrices that we use from the SuiteSparse Matrix Collection are shown in Table I. The first column specifies the name of the matrix, followed by the number of rows in the matrix (N) and then the number of non-zeroes in the matrix (nnz). The last column shows the ratio nnz/N. The matrices are displayed in increasing order of N.

| Matrix   | N   | nnz  | nnz/N  |
|----------|-----|------|--------|
| bcsstk15 | 3948| 117816| 29.84  |
| gyro     | 17361| 1021159| 58.81  |
| boneS01  | 127224| 6715152| 52.78  |
| hood     | 220542| 10768436| 48.82  |
| offshore | 259789| 4242673| 16.33  |
| Serena   | 1391349| 64531701| 46.38  |
| Queen_4147| 4147110| 329499284| 79.45  |

We compare the performance of our Hybrid-PIPECG-1, Hybrid-PIPECG-2 and Hybrid-PIPECG-3 methods with the PCG CPU and GPU implementations in the widely used Paralution [19] and PETSc [20] libraries. We also compare our methods with the CPU and GPU implementations of PIPECG method. We set the preconditioner to Jacobi preconditioner for all the methods. Here, we note that the total execution time for the Hybrid-PIPECG-3 method always includes the time consumed for performance modelling and 2-D data decomposition.

![Comparison of Hybrid Methods with CPU versions](image-url)

Fig. 6. Comparison of Hybrid methods with various CPU versions. Speedup presented wrt PIPECG-OpenMP.
Figure 6 compares the performance of our hybrid methods with CPU implementations of PCG in Paralution and PETSc, and with our CPU implementation of PIPECG method. Paralution’s implementation of PCG and our implementation of PIPECG on CPU use OpenMP threads, while PETSc’s implementation of PCG on CPU uses MPI processes. Our implementation of PIPECG on CPU uses OpenMP. We present the speedups obtained by each method wrt to our PIPECG-OpenMP implementation. We observe that PIPECG-OpenMP performs the worst for every matrix. This is because the PIPECG method introduces extra VMAs to remove the dependencies. This VMA overhead is less pronounced for distributed memory systems but more pronounced for multi-core CPU in a single node. We see that PETSc-PCG-MPI always performs worse than Paralution-PCG-OpenMP. Finally, we observe that our hybrid methods perform better than all the CPU versions for all matrices because we use GPU cores as well.

For bcstk15 and gyro, among the hybrid methods, Hybrid-PIPECG-1 performs the best. The same behaviour is observed for matrices with N from 100 to 36000. The other hybrid methods don’t perform well for these matrices with small N as Hybrid-PIPECG-2 has redundant computations on the CPU cores and Hybrid-PIPECG-3 has extra overhead of performance modelling and data decomposition.

For boneS01, hood and offshore, Hybrid-PIPECG-2 performs the best. The same behaviour is observed for matrices with N form 36000 to 260,000. Hybrid-PIPECG-1 doesn’t perform well for larger matrices because copying 3N elements becomes costly for large N. On the other hand, Hybrid-PIPECG-2 copies only N elements. Hybrid-PIPECG-3 performs worse than Hybrid-PIPECG-2 because in Hybrid-PIPECG-2, the vector copy is overlapped by the full SPMV kernel, whereas in Hybrid-PIPECG-3 method, it is overlapped by only SPMV part 1 kernel.

For Serena and Queen_4147, Hybrid-PIPECG-3 performs the best. Similar behavior is observed for matrices with N from 260,000 to 4M. Hybrid-PIPECG-1 copies 3N elements in every iteration and hence performs poorly for matrices with very large N. Hybrid-PIPECG-2 copies N elements but performs redundant computations on CPU and GPU which provide great overhead for very large N. So, for very large N (and consequently large nnz), Hybrid-PIPECG-3 is the best suited because it provides almost perfect overlap of operations on the CPU and GPU due to our 2D data decomposition using performance modelling and asynchronous data movements. Thus, we find that our different hybrid CPU-GPU methods give the best performance for different matrix size ranges.

Figure 7 compares the performance of our hybrid methods with GPU implementations of PCG in Paralution, PCG in PETSc and PIPECG method in PETSc. We present the speedups obtained by each method wrt to PETSc-PIPECG-GPU implementation. We observe that PETSc-PIPECG-GPU performs the worst for every matrix. This is because the PIPECG method introduces extra VMAs and is also not efficiently implemented for GPU on PETSc. We see that PETSc-PCG-GPU always performs worse than Paralution-PCG-GPU.

Finally, we observe that our hybrid methods perform better than the the GPU versions for most of the matrices because we use multi-core CPU as well. For offshore, Serena and Queen_4147 matrices, we see that Paralution-PCG-GPU and PETSc-PCG-GPU perform better than Hybrid-1-PIPECG and Hybrid-2-PIPECG. This happens because as N increases, the cost of moving 3N or N elements from the GPU to the CPU in each iteration also increases. Hence, decomposing the data between CPU and GPU helps here and Hybrid-PIPECG-3 performs the best.

B. 125-pt Poisson Matrices

In the previous section, we have seen the performance of our methods and Paralution and PETSc libraries matrices from the smallest N to the largest N and nnz that can be fit in our GPU’s memory. Queen_4147 (4M rows and 360M nnz’s) is the largest matrix size that we are able to run on a single GPU. In this section, we analyse matrices that cannot be fit in the GPU memory. The GPU only PCG algorithms obviously can’t be used for these cases. Hence, Paralution and PETSc cannot be used. Hybrid-PIPECG-1 and Hybrid-PIPECG-2 methods launch the SPMV kernel on only the GPU and thus require the full matrix to be on the GPU. Hence, these methods also cannot be used for these cases. In the Hybrid-PIPECG-3 method, we decompose data between CPU and GPU and achieve good performance by efficient data movement hiding and complete overlap of kernels on CPU and GPU.

We can apply the Hybrid-PIPECG-3 method to matrices that cannot be fit into the GPU as we already have a data decomposition step in the method. Still, these matrices pose a challenge for the performance modelling step of the method. In performance modelling step, we calculate the relative speed of CPU and GPU by executing the SPMV operation on the CPU and GPU. This requires complete matrix to be on the GPU which is not possible.

For such matrices, we run the SPMV operation on a subset $N_{pf}$ of the total number of rows in the matrix such that the nnz’s contained in these $N_{pf}$ rows can be accommodated in
the GPU and such that those \( N_{pf} \) rows have nz's distributed in such a way that represents the total nz distribution of the matrix \( A \). The SPMV operation is executed for the same \( N_{pf} \) rows on the CPU. This would give us the required inputs for the performance modelling step. Ideally, we apply a heuristic to figure out such \( N_{pf} \) rows. But for preliminary testing of the performance of Hybrid-PIPECG-2 method on very large matrices, we take the first \( N \) rows which contain the largest nz that the GPU can contain.

As the largest sparse symmetric positive definite matrix in the SuiteSparse Matrix collection is the Queen_4147 matrix, we generate our own large matrices. We generate Poisson matrices of various sizes using a 125 point stencil as shown in Table II.

| Matrix      | N   | nz   | nz/N  |
|-------------|-----|------|-------|
| 4.5M Poisson| 4492125 | 54933259 | 122.29 |
| 5M Poisson  | 4913000 | 601211584 | 122.37 |
| 6M Poisson  | 5929741 | 726572699 | 120.55 |
| 6.3M Poisson| 6331625 | 776151559 | 122.58 |

We compare Hybrid-PIPECG-3 with CPU-only implementations of our PIPECG, PETSC PCG and Paralution PCG methods. Figure 8 shows the performance of the Hybrid-PCG and Hybrid-PIPECG-3 methods on the matrices shown in Table II.

![Performance Comparison for Poisson Matrices](image)

Fig. 8. Comparison of Hybrid-PIPECG-3 method with CPU versions for various Poisson problems. Speedup presented wrt PIPECG-OpenMP.

We see that Hybrid-PIPECG-3 method performs better than PCG and PIPECG methods from Paralution and PETSc in all cases. It gives 2.25 speedup for 4.5M Poisson Problem, 2.45x speedup for 5M Poisson Problem, 2.5x speedup for 6M Poisson Problem. Thus, we find that our Hybrid-PIPECG-3 method gives 2-2.5 times speedup over the other methods. We will get better performance improvements from Hybrid-PIPECG-3 method if use a heuristic to figure out \( N_{pf} \) for performance modelling.

VII. CONCLUSION AND FUTURE WORK

In this work, we proposed three methods for efficient execution of PIPECG method for GPU accelerated architecture. The independent computations provided by the PIPECG method gives us an opportunity for asynchronous executions on CPU and GPU. Due to asynchronous data movement, we get the benefit of both processing entities without any extra overhead from data movement.

The first method, Hybrid-PIPECG-1, achieves task parallelism by executing dot products on the CPU while GPU executes PC and SPMV kernels. This requires copy of 3N elements in every iteration. The second method, Hybrid-PIPECG-2 achieves task-parallelism in the same way as Hybrid-PIPECG-1. It requires copy of N elements every iteration. The third method, Hybrid-PIPECG-3 achieves data parallelism by decomposing the workload between CPU and GPU based on a performance model. The performance model takes into account the relative performance of each processing entity in heterogeneous architecture using some initial executions and performs 2D data decomposition.

We also implement optimization strategies like kernel fusion for GPU and merging vector operations for CPU. Our methods give up to 8x speedup and on average 3x speedup over PCG CPU implementation of Paralution and PETSc libraries. Our methods give up to 5x speedup and on average 1.45x speedup over PCG GPU implementation of Paralution and PETSc libraries. Hybrid-PIPECG-3 method also provides an efficient solution for solving problems that cannot be fit into the GPU memory and gives up to 2.5x speedup for such problems.

In the future, we plan to develop a heuristic for the performance modelling of problems that cannot be fit in the GPU. We also plan to extend this single node single GPU work to multiple nodes with multiple GPUs.

REFERENCES

[1] M. R. Hestenes and E. Stiefel, “Methods of conjugate gradients for solving linear systems,” Journal of research of the National Bureau of Standards, vol. 49, pp. 409–436, 1952.
[2] Y. Saad, Iterative Methods for Sparse Linear Systems, 2nd ed. USA: Society for Industrial and Applied Mathematics, 2003.
[3] E. Phillips and M. Fatica, “A cuda implementation of the high performance conjugate gradient benchmark,” in High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation, S. A. Jarvis, S. A. Wright, and S. D. Hammond, Eds. Cham: Springer International Publishing, 2015, pp. 68–84.
[4] M. Naumov, “Incomplete-\( l \)-lu and cholesky preconditioned iterative methods using cusparse and cublas,” 2011.
[5] I. Yamaraki, S. Rajumanickam, E. G. Boman, M. Hoemmen, M. A. Heroux, and S. Tomov, “Domain decomposition preconditioners for communication-avoiding krylov methods on a hybrid cpu/gpu cluster,” in SC ’14: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, 2014, pp. 933–944.
[6] N. Bell and M. Garland, “Efficient sparse matrix-vector multiplication on cuda,” 01 2009.
[7] M. Mehr Dehnavi, D. Fernández, and D. Giannacopoulos, “Enhancing the performance of conjugate gradient solvers on graphic processing units,” in Digests of the 2010 14th Biennial IEEE Conference on Electromagnetic Field Computation, May 2010, pp. 1–1.
[8] E. D’Azvedo, V. Eijkhout, and C. Romine, “Lapack working note 56: Reducing communication costs in the conjugate gradient algorithm on distributed memory multiprocessors,” USA, Tech. Rep., 1993.
[9] A. T. Chronopoulos and C. W. Gear, “S-step iterative methods for symmetric linear systems,” *J. Comput. Appl. Math.*, vol. 25, no. 2, p. 153–168, Feb. 1989. [Online]. Available: [https://doi.org/10.1016/0377-0427(89)90045-9](https://doi.org/10.1016/0377-0427(89)90045-9)

[10] “Mpiich 3.3.3,” 2019. [Online]. Available: [https://www.mpich.org](https://www.mpich.org)

[11] P. Ghysels and W. Vanroose, “Hiding global synchronization latency in the preconditioned conjugate gradient algorithm,” *Parallel Comput.*, vol. 40, no. 7, p. 224–238, Jul. 2014. [Online]. Available: [https://doi.org/10.1016/j.parco.2013.06.001](https://doi.org/10.1016/j.parco.2013.06.001)

[12] N. Bell, S. Dalton, and L. N. Olson, “Exposing fine-grained parallelism in algebraic multigrid methods,” *SIAM Journal on Scientific Computing*, vol. 34, no. 4.

[13] R. Li and Y. Saad, “Gpu-accelerated preconditioned iterative linear solvers,” *J. Supercomput.*, vol. 63, no. 2, 2013.

[14] N. Bell and M. Garland, “Implementing sparse matrix-vector multiplication on throughput-oriented processors,” in *SC 2009*, 2009.

[15] K. Rupp, J. Weinbub, A. Jüngel, and T. Grasser, “Pipelined iterative solvers with kernel fusion for graphics processing units,” *ACM Trans. Math. Softw.*, vol. 43, no. 2, Aug. 2016. [Online]. Available: [https://doi.org/10.1145/2907944](https://doi.org/10.1145/2907944)

[16] S. Georgescu and H. Okuda, “Conjugate gradients on multiple gpus,” *International Journal for Numerical Methods in Fluids*, vol. 64, 2010.

[17] M. Götz and H. Anzt, “Machine learning-aided numerical linear algebra: Convolutional neural networks for the efficient preconditioner generation,” in *2018 IEEE/ACM 9th Workshop on Latest Advances in Scalable Algorithms for Large-Scale Systems (scalA)*, 2018, pp. 49–56.

[18] “Suitesparse matrix collection,” 2020. [Online]. Available: [https://sparse.tamu.edu/](https://sparse.tamu.edu/)

[19] P. Labs, “Paralution v1.1.0,” 2020. [Online]. Available: [http://www.paralution.com/](http://www.paralution.com/)

[20] S. Balay, W. D. Gropp, L. C. McInnes, and B. F. Smith, “Efficient management of parallelism in object oriented numerical software libraries,” in *Modern Software Tools in Scientific Computing*, E. Arge, A. M. Bruaset, and H. P. Langtangen, Eds. Birkhäuser Press, 1997, pp. 163–202.