Thin channel $\beta$-Ga$_2$O$_3$ MOSFETs with self-aligned refractory metal gates

Kyle J. Liddy1,*, Andrew J. Green2, Nolan S. Hendricks2, Eric R. Heller3, Neil A. Moser2, Kevin D. Leedy2, Andreas Popp4, Miles T. Lindquist1, Stephen E. Tetlak2, Günter Wagner4, Kelson D. Chabak2, and Gregg H. Jessen2

1KBR, Inc., Air Force Research Laboratory Sensors Directorate, WPAFB, OH 45433, United States of America
2Air Force Research Laboratory Sensors Directorate, WPAFB, OH 45433, United States of America
3Air Force Research Laboratory Materials and Manufacturing Directorate, WPAFB, OH 45433, United States of America
4Leibniz-Institut für Kristallzüchtung (IKZ), Berlin, Germany

*E-mail: kyle.liddy.ctr@us.af.mil

We report the first demonstration of self-aligned gate (SAG) $\beta$-Ga$_2$O$_3$ metal-oxide-semiconductor field-effect transistors (MOSFETs) as a path toward eliminating source access resistance for low-loss power applications. The SAG process is implemented with a subtractively defined and etched refractory metal, such as Tungsten, combined with ion-implantation. We report experimental and modeled DC performance of a representative SAG device that achieved a maximum transconductance of 35 mS mm$^{-1}$ and an on-resistance of $\sim$30 $\Omega$ mm with a 2.5 $\mu$m gate length. These results highlight the advantage of implant technology for SAG $\beta$-Ga$_2$O$_3$ MOSFETs enabling future power switching and RF devices with low parasitic resistance. Not subject to copyright in the USA. Contribution of Wright-Patterson AFB

Received September 9, 2019; revised September 23, 2019; accepted October 10, 2019; published online October 29, 2019

We report the first demonstration of self-aligned gate (SAG) $\beta$-Ga$_2$O$_3$ metal-oxide-semiconductor field-effect transistors (MOSFETs) as a path toward eliminating source access resistance for low-loss power applications. The SAG process is implemented with a subtractively defined and etched refractory metal, such as Tungsten, combined with ion-implantation. We report experimental and modeled DC performance of a representative SAG device that achieved a maximum transconductance of 35 mS mm$^{-1}$ and an on-resistance of $\sim$30 $\Omega$ mm with a 2.5 $\mu$m gate length. These results highlight the advantage of implant technology for SAG $\beta$-Ga$_2$O$_3$ MOSFETs enabling future power switching and RF devices with low parasitic resistance. Not subject to copyright in the USA. Contribution of Wright-Patterson AFB

Interest in beta-phase Gallium Oxide ($\beta$-Ga$_2$O$_3$) as a next-generation ultra-wide bandgap semiconductor is due to its potential for use in high efficiency power applications. $\beta$-Ga$_2$O$_3$ possesses a bandgap of $\sim$4.8 eV with an estimated critical field strength ($E_c$) of $\sim$8 MV cm$^{-1}$ which is 2–3 times higher than GaN and SiC.1,2 Power switching conduction losses, defined by Baliga’s figure of Merit,$^3$ are a cubic function of $E_c$, and empirical $E_c$ values for $\beta$-Ga$_2$O$_3$ have already surpassed the theoretical limits for GaN and SiC.3 $\beta$-Ga$_2$O$_3$ metal-oxide-semiconductor field-effect transistors (MOSFETs) have demonstrated the ability to block high voltages near and surpassing 1 kV in depletion$^{4,5}$ and enhancement$^{6,7}$ mode operation. For $\beta$-Ga$_2$O$_3$ RF devices, the Johnson’s figure of Merit$^{8}$ compares favorably to GaN as reports of modeled saturation velocity reach as high as $\sim$2 $\times$ 10$^7$ cm s$^{-1}$.9,10 Low-GHz $\beta$-Ga$_2$O$_3$ RF power devices have been reported$^{11,12}$ as well as high frequency small signal results with T-gates.$^{13,14}$

Most early device results, however, suffer heavily from resistive parasitic losses both in the drain ($R_{\text{d}}$) and source access ($R_S$) regions. The $R_S$ is a critical device parameter that limits device transconductance ($G_M$) expressed as:

$$G_{M,\text{ext}} \approx G_{M,\text{int}} \cdot (1 + R_S / G_{M,\text{int}})^{-1}. \quad (1)$$

$G_{M,\text{ext}}$ is the extrinsic $G_M$ measured in saturation with parasitic losses and $G_{M,\text{int}}$ is the intrinsic value. Removal of parasitic resistance such as access resistance ($R_S$) is imperative for lateral device scaling due to $\beta$-Ga$_2$O$_3$’s low mobility relative to other materials. For example, the sheet resistance of GaN HEMTs are typically at least an order of magnitude lower than previously reported $\beta$-Ga$_2$O$_3$ channels. $\beta$-Ga$_2$O$_3$ is amenable to Si ion-implant; therefore, it is the only semiconductor material with a band gap larger than SiC that can be designed with a self-aligned gate (SAG) process. A SAG process was previously reported for $\beta$-Ga$_2$O$_3$ that eliminated $R_S$ with better DC performance compared to non-SAG devices.$^{11}$ Here, we expand on the SAG process, device characterization and benchmark the results. The measured $G_{M,\text{ext}}$ and $I_{DS}$ is among the highest measured for Ga$_2$O$_3$ MOSFETs. A Sentaurus TCAD device simulation is included to support the measured data and predict performance with deep sub-micron gate length scaling.

The device sample was prepared with a single 22 nm thick Si-doped $\beta$-Ga$_2$O$_3$ homoepitaxial channel layer grown by metal organic vapor phase epitaxy directly on a semi-insulating (010) Fe-doped substrate at Leibniz-Institut für Kristallzüchtung -Berlin, Germany.18 The device fabrication process began by depositing $\sim$30 nm of Al$_2$O$_3$ by plasma-enhanced atomic layer deposition to serve as the gate dielectric as well as an implant cap. Next, a W refractory metal layer was sputtered and patterned with a Cr hard mask to subtractively define a 2.5 $\mu$m W/Cr gate electrode with SF$_6$ reactive ion etch (RIE) chemistry. A refractory metal gate is
vital to a self-aligned process because an Au-based gate metal stack would not remain intact at the required implant activation temperature. Si-implant regions were then patterned with the source-side of the W/Cr gate exposed to eliminate the gate-source region ($L_{GS} = 0 \mu m$), while the gate–drain distance ($L_{GD}$) remained, measuring 0.25 $\mu m$. A shallow Si-implant profile was designed with 10 and 35 keV energies with a total dose of $1 \times 10^{15}$ ions cm$^{-2}$ to achieve a target $1 \times 10^{20}$ cm$^{-3}$ doping concentration. The Si-implant was activated at 900 °C for 120 s using rapid thermal annealing (RTA) in a N2 ambient. Ohmic contact to the implanted regions was achieved with a Ti/Al/Ni/Au evaporated metal stack followed by a 470 °C RTA process for 1 min in a N2 ambient after removing the implant cap with RIE. Electrical isolation was achieved with inductively coupled plasma/reactive ion etching. Finally, additional Ti/Au gate and interconnect metal was added for device characterization.

Displayed in Fig. 1(a) is a schematic of a representative $\beta$-Ga2O3 SAG MOSFET. The source–drain distance ($L_{SD}$) between the implanted regions is $\sim 2.75 \mu m$ and the gate length ($L_G$) is $\sim 2.5 \mu m$. Van der Pauw test structures were measured after fabrication to track sheet charge density ($n_{sh}$), sheet resistance ($R_{sh}$) and mobility ($\mu$) with average values of $n_{sh} = 4.96 \times 10^{12}$ cm$^{-2}$, $R_{sh} = 2.6 \times 10^4$ $\Omega$ sq$^{-1}$, and $\mu = 48.4$ cm$^2$ V$^{-1}$ s$^{-1}$, respectively. The $R_{sh}$ and $R_C$ of the implanted regions are on the order of $2.0 \times 10^3$ $\Omega$ sq$^{-1}$ and 1.5 $\Omega$ mm respectively based on measurements from samples with a similar doping profile.

A scanning electron microscope image of the 2×50 SAG MOSFET is shown in Fig.1(b). High-resolution transmission electron microscopy (HR-TEM) inspection images of the SAG MOSFET were prepared in the regions under the gate and on the source-side of the gate with Si ion-implantation [see Figs. 1(c)–1(e)]. Lattice planes of (010) $\beta$-Ga2O3 are visible in the implanted region showing no structural defect following the implant activation anneal. Similarly, the gate dielectric appears preserved after 900 °C implant activation with no indication of polycrystalline domains, and the W gate electrode maintains a sharp interface with the gate dielectric layer.

The DC $I$–$V$ characteristics of the SAG MOSFET are shown in Figs. 2(a)–2(c). The transfer curve is shown in Fig. 2(a) indicating a maximum $G_M = 35$ mS mm$^{-1}$ measured at $V_{DS} = 10$ V. The maximum current density ($I_{DS}$) is $\sim 140$ mA mm$^{-1}$ at $V_{DS} = 10$ V, while the device demonstrates good pinch-off characteristics with an $I_{ON}/I_{OFF}$ greater than 10$^8$. An excellent subthreshold swing of 121 mV dec$^{-1}$.
was extracted from the log $I_{DS}$–$V_{GS}$ curve in Fig. 2(b) which is indicative of the strong channel control expected from a large $L_G$ and ultra-thin MOSFET channel. Additionally, no adverse effects of implant activation on gate leakage were observed at $-10$ V gate bias [see Fig. 2(b)]. The output family of curves is displayed in Fig. 2(c) obtained over a range of $V_{GS}$ from $+4$ to $-2$ V including an on-resistance ($R_{ON}$) of $30 \Omega$ mm at $V_{GS} = 4$ V calculated from a linear fit at small $V_{DS}$. The $R_{ON}$ near the ideal flat-band voltage ($V_G = 0$) was calculated with a series resistance model based on the sum of contact resistance ($R_C$), access resistance ($R_{access}$), channel resistance ($R_{channel}$), and drift region ($R_{drift}$) to be $\sim 73 \Omega$ mm which is in good agreement with $\sim 70 \Omega$ mm extracted from the model and measurement in Fig. 2(c).

The modeled results in Figs. 2(a)–2(c) (solid lines) were constructed by solving the drift-diffusion electron transport equation in ISE Sentaurus Device of the same SAG MOSFET. The model uses dimensions extracted from TEM measurements, as well as material properties ($n_{SO}, \mu, R_{SCO}$) from the measured device or nearest test structure. The $Al_{2}O_{3}$ thickness was also extracted from the HR-TEM image, and the dielectric constant was assumed to be 9.6. The model is in excellent agreement with the measured results with only some deviation at forward gate bias. The discrepancy is likely due to ideal assumptions concerning electron accumulation, channel doping uniformity, and trapping effects. Thermal effects were not considered but are expected to have an impact at higher $V_{DS}$ and $V_{G}$ bias and especially for an aggressively scaled device (e.g. where dissipated power is greater). Modeling of the same device with $L_G = 0.5 \mu$m is included (gray) here to observe the benefits of $L_G$ scaling under the assumption that temperature will be effectively managed, such as by pulsed operation. With a reduced gate length, a significant improvement in $G_M, I_{DS}$, and $R_{ON}$ to 60 mS mm$^{-1}$, 350 mA mm$^{-1}$ and 17 $\Omega$ mm respectively, is expected. This illustrates the potential for future high-performance $Ga_{2}O_{3}$ devices with deep sub-micron gate length and vertically scaled epitaxial device designs.

Benchmarking of these results in Fig. 3 shows a plot of $G_M$ versus $L_G$ for SAG $Ga_{2}O_{3}$ MOSFETs in this work compared to $Ga_{2}O_{3}$ devices reported in the literature.\textsuperscript{19–23} With the exception of vertically scaled delta-doped $Ga_{2}O_{3}$ MESFETs, the $G_M$ results are state-of-the-art and achieved with a large gate length. Significant improvements are expected with deep sub-micron gate length scaling following the $G_{M,ext} \approx V_{ext} C_{GS}/L_G$ relationship where $V_{ext}$ and $C_{GS}$ are extrinsic electron velocity and gate–source capacitance, respectively. Further reduction in access resistance can occur by optimizing implant sheet and contact resistance. For example, in our reported MOSFET, the implant $R_{SH}$ accounts for approximately 15% of the total device resistance.

We have presented the first SAG $Ga_{2}O_{3}$ MOSFET using a refractory metal gate-first design with Si ion-implantation. The SAG process eliminates source access resistance with among the highest $G_M$ values reported for $Ga_{2}O_{3}$ MOSFETs. The data was compared with a physics-based device simulation which shows strong agreement with the measured results. Additionally, the potential of this process was shown via a device model with gate scaling applied. The SAG process will be essential for future $Ga_{2}O_{3}$ device engineering to achieve high-performance, ultra-low power loss devices.

Acknowledgments
The authors would like to acknowledge the Air Force Office of Scientific Research (AFOSR), who supported this work under grant FA9550-17-1-0279.

ORCID iDs
Kyle J. Liddy https://orcid.org/0000-0003-4412-7073

Fig. 3. (Color online) $G_M$ versus $L_G$. Benchmarking of $Ga_{2}O_{3}$ FETs from this work (red), historical (black) and a projection applying this process with sub-$\mu$m gate scaling (gray).

1) M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, “Gallium oxide ($Ga_{2}O_{3}$) metal-semiconductor field-effect transistors on single-crystal $Ga_{2}O_{3}$ (010) substrates,” Appl. Phys. Lett. 100, 1 (2012).
2) M. Higashiwaki, K. Sasaki, T. Kamimura, M. H. Wong, D. Krishnamurthy, A. Kuramata, T. Masui, and S. Yamakoshi, “Depletion-mode $Ga_{2}O_{3}$ metal-oxide-semiconductor field-effect transistors on $Ga_{2}O_{3}$ (010) substrates and temperature dependence of their device characteristics,” Appl. Phys. Lett. 103, 1 (2013).
3) B. J. Baliga, “Semiconductors for high-voltage, vertical channel field-effect transistors,” J. Appl. Phys. 53, 1759 (1982).
4) A. Green et al., “3.8 MV cm$^{-1}$ breakdown strength of MOVPE-Grown Snpoded $Ga_{2}O_{3}$ MOSFETS,” IEEE Electron Device Lett. 37, 902 (2016).
5) M. H. Wong, K. Sasaki, A. Kuramata, S. Tamakoshi, and M. Higashiwaki, “Field-Plated $Ga_{2}O_{3}$ MOSFETs with a breakdown voltage of over 750 V,” IEEE Electron Device Lett. 37, 212 (2016).
6) K. Zeng, A. Vaidya, and U. Singisetti, “1.85 kV breakdown voltage in lateral field-plated $Ga_{2}O_{3}$ MOSFETs,” Electron Device Lett. 39, 1385 (2018).
7) C. Joshi et al., “Breakdown Characteristics of $Ga_{2}O_{3}$ field-plated modulation-doped field-effect transistors,” IEEE Electron Device Lett. 40, 1241 (2019).
8) K. Tetzner et al., “Lateral 1.8 kV $Ga_{2}O_{3}$ MOSFET With 155 MW cm$^{-2}$ power figure of merit,” IEEE Electron Device Lett. 40, 1503 (2019).
9) J. K. Mun, K. Cho, W. Chang, H.-W. Jung, and J. Do (ed.) “Editors’ Choice—2.32 kV breakdown voltage lateral $Ga_{2}O_{3}$ MOSFETs with source-connected field plate,” ECS J. Solid State Sci. Technol. 8, Q3079 (2019).
10) K. Chabak et al., “Enhancement-Mode $Ga_{2}O_{3}$ Wrap-Gate Fin field-effect transistors on Native (100) $Ga_{2}O_{3}$ substrate with high breakdown voltage,” Appl. Phys. Lett. 109, 213501 (2016).
11) Z. Hu, K. Nomoto, W. Li, N. Tanen, K. Sasaki, A. Kuramata, T. Nakamura, D. Jena, and H. G. Xing, “Enhancement-mode $Ga_{2}O_{3}$ vertical transistors with breakdown voltage >1 kV,” Electron Device Lett. 39, 869 (2018).
12) E. O. Johnson, “Physical limitations on frequency and power parameters of transistors,” RCA Rev. 26, 163 (1965).
13) K. Ghosh and U. Singisetti, “Ab initio velocity-field curves in monoclinic $Ga_{2}O_{3}$,” J. Appl. Phys. 122, 035702-1 (2017).
14) A. J. Green et al., “$Ga_{2}O_{3}$ MOSFETS for radio frequency operation,” Electron Device Lett. 38, 790 (2017).
15) Z. Xia et al., “$Ga_{2}O_{3}$ delta-doped field-effect transistors with current gain cutoff frequency of 27 GHz,” Electron Device Lett. 40, 1052 (2019).
16) K. D. Chabak, D. E. Walker, A. J. Green, A. Crespo, M. Linquist, K. Leedy, S. Tetlak, R. Gilbert, N. A. Moser, and G. Jessen, “Sub-micron gallium oxide radio frequency field-effect transistors,” IEEE MTT-S Int. Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications, Conf. paper, 2018.
17) K. J. Liddy et al., “Self-aligned gate thin-channel $\beta$-Ga$_2$O$_3$ MOSFETs,” Conf. paper, 77th Device Research Conf., 2019.

18) M. Baldini, Z. Galazka, and G. Wagner, “Recent progress in the growth of $\beta$-Ga$_2$O$_3$ for power electronics applications,” Mater. Sci. Semicond. Process. 78, 132 (2018).

19) H. Dong et al., “Fast switching $\beta$-Ga$_2$O$_3$ power MOSFET with a trench-gate structure,” Electron Device Lett. (2019), early access article.

20) H. Zhou, M. Si, S. Alghamdi, G. Qiu, L. Y. Peide, and D. Ye, “High-performance depletion/enhancement-mode $\beta$-Ga$_2$O$_3$ on insulator (GOOI) field-effect transistors with record drain currents of 600/450 mA mm$^{-1}$,” Electron Device Lett. 38, 103 (2017).

21) Z. Xia, C. Joishi, S. Krishnamoorthy, S. Bajaj, Y. Zhang, M. Brenner, S. Lodha, and S. Rajan, “Delta doped $\beta$-Ga$_2$O$_3$ field effect transistors with regrown ohmic contacts,” Electron Device Lett. 39, 568 (2018).

22) K. D. Chabak et al., “Recessed-gate enhancement-mode $\beta$-Ga$_2$O$_3$ MOSFETs,” Electron Device Lett. 39, 67 (2018).

23) Y. Lv et al., “Source-Field-Plated $\beta$-Ga$_2$O$_3$ MOSFET with record power figure of merit of 50.4 MW cm$^{-2}$,” Electron Device Lett. 40, 83 (2019).