Reliability of Miniaturized Transistors from the Perspective of Single-Defects

Michael Waltl

Christian Doppler Laboratory for Single-Defect Spectroscopy (SDS) at the Institute for Microelectronics, TU Wien, Gusshausstrasse 27-29/E360, 1040 Vienna, Austria; waltl@iue.tuwien.ac.at

Received: 18 June 2020; Accepted: 27 July 2020; Published: 29 July 2020

Abstract: To analyze the reliability of semiconductor transistors, changes in the performance of the devices during operation are evaluated. A prominent effect altering the device behavior are the so-called bias temperature instabilities (BTI), which emerge as a drift of the device threshold voltage over time. With ongoing miniaturization of the transistors towards a few tens of nanometer small devices the drift of the threshold voltage is observed to proceed in discrete steps. Quite interestingly, each of these steps correspond to charge capture or charge emission event of a certain defect in the atomic structure of the device. This observation paves the way for studying device reliability issues like BTI at the single-defect level. By considering single-defects the physical mechanism of charge trapping can be investigated very detailed. An in-depth understanding of the intricate charge trapping kinetics of the defects is essential for modeling of the device behavior and also for accurate estimation of the device lifetime amongst others. In this article the recent advancements in characterization, analysis and modeling of single-defects are reviewed.

Keywords: device reliability; nanoscale transistor; bias temperature instabilities (BTI); defects; single-defect spectroscopy; non-radiative multiphonon (NMP) model; time-dependent defect spectroscopy

1. Introduction

The complementary metal-oxide-semiconductor (CMOS) technology is the cornerstone of a vast number of integrated circuits, which are the building blocks of numerous electronic applications. Such circuits typically consist of a large number nMOS and pMOS transistors and their performance and geometry have been successively improved over the last decades. For instance, the width and length of the transistors have been reduced and the gate insulating layers have been thinned. Furthermore new device geometries such as FinFETs [1–3] and gate-all-around FETs [4–7] have been introduced. Notwithstanding this development, the reliable operation of the transistors at their nominal bias conditions is of utmost importance for all technologies. However, the most fundamental device parameters like the threshold voltage, the sub-threshold slope and the on-current, are affected by charge trapping at defects in the atomic structure of the devices. Such defects can be located at the interface between the insulator and substrate, but also inside the insulator and inside the semiconductor bulk material. In order to reduce the defect density of transistors post-oxidation annealing (POA) processes are applied during the fabrication process. The decisive importance of POA for improving the performance of transistors becomes even more obvious when Si and SiC based MOS devices are compared. While H2 annealing is regularly used within CMOS processes [8–10] similar POA steps could not lead to an improvement of the electron mobility in SiC devices [11]. However, by using NO or NH3 for POA, a considerable increase in carrier mobility can be observed for SiC MOS transistors [12,13].
Although a number of defects can become passivated using POA during fabrication, the interaction of high energetic carriers with atoms at the semiconductor/insulator interface during operation can break Si-H bonds and can lead to an electrically active dangling bond [14]. The bond rupture mechanism leading to the creation of interface states is typically referred to hot-carrier-degradation (HCD). In order to explain HCD in miniaturized devices the physical origin for HCD has been recently extended to cold carriers, where a series of collisions with low energetic particles can also lead to the creation of interfaces states [15]. Such an increase of dangling bonds at the interface can be observed as decrease of the device mobility, due to an increase of the interface scattering of carriers. The reduced mobility evolves as a reduction in the sub-threshold slope and can for instance observed when IDVG measurements are performed [16,17], but can also be evaluated as the CV characteristics of the device alters [18].

Another important reliability issue in miniaturized devices is the so called bias temperature instabilities (BTI) [19–24]. BTI typically manifest as a drift of the drain-source current over time when constant biases are applied to a transistor, and is studied up electric oxide fields of $E_{ox} \leq 8$ MV/cm. The physical origin of this phenomenon is charge trapping at defects which can be located at the semiconductor/oxide interface or directly in the oxide. The impact of BTI on the device behavior is mostly expressed in terms of an equivalent shift of the threshold voltage $\Delta V_{th}$, which can for instance be calculated from the current measurement data using an initial IDVG characteristics of a device, when traditional measurement tools are used [25]. Alternatively, employing the fast-Vth method, where the gate bias is controlled by an operational amplifier in order to obtain a constant current flux through the device, allows for direct measurement of the $\Delta V_{th}$ [26]. A typical temporal drift of the source current which can be measured when BTI is studied is shown in Figure 1 (left).

![Figure 1.](image)

The main difference in the bias temperature instabilities (BTI) behavior of large-area and nanoscale devices is the number of defects contributing to the device behavior, and also the amplitude of impact of a single defect on the current flux through the device. (left) While in large-area devices a number of defects is responsible for a continuous drift of the drain-source current over time (right) the charge transitions of defects can be directly observed as discrete steps in the respective current signal recorded from nanoscale metal-oxide-semiconductor (MOS) transistors. The inset indicates the number of defects affecting the device behavior. Quite interestingly, although the same physical mechanism are responsible for charge trapping in large-area and miniaturized devices, the picture of the drift of the device current is different for the scaled MOS transistors, see Figure 1 (right). While the source-current exhibits a continuous drift at large-area devices, charge trapping evolves in discrete steps of the device current, recorded at nanoscale MOS transistors. This is due to the fact that scaling of the devices on the one hand reduces the number of defects per device, but on the other hand the impact of a single defect on the overall device behavior gets considerably increased. Thus nanoscale devices inherently provide a zoom mechanism enabling to study charge trapping at the single-defect level.

The discrete steps in the current signal were first documented by Ralls et al. [27] and have since then been the basis for a number of investigations considering random telegraph noise (RTN) [28–33]
aiming at the analysis of the physical origin of charge trapping. An significant advantage of evaluating RTN to conventional trapping analysis is that the charge capture and charge emission times can be extracted directly from single measurement traces. However, as only defects with a trap level close to the Fermi level of the conducting channel produce RTN signals tracing the bias and temperature dependence of the charge trapping kinetics of certain defect is limited to a very narrow bias and temperature range. To overcome this limitation and to enable a thorough study of the trapping behavior of a multitude of defects the time-dependent defect spectroscopy (TDDS) has been proposed [34,35]. The measurement sequences used for TDDS relies on the measure-stress-measure (MSM) scheme, which will be discussed in the following. Afterwards the TDDS is presented and finally charge trapping models and recent results from single defect studies are reviewed.

2. Measurement Techniques for Characterization of Devices

Over the recent years a number of measurement methods have been developed in order to properly characterize the impact of defects on the device behavior. Most of the methods aim at applying a high stress bias for a specific period of time, and afterwards the state of the device is evaluated considering various ways. For instance stress-IV measurements, where IDVG sweeps are measured after a stress cycle has elapsed [17] have been used, but also hysteresis measurements [36,37], CV measurements [38,39], DLTS measurements [40–44] and on-the-fly methods [45–47] have been applied for assessment of the impact of charge trapping on the device performance. A common observation of the many measurement techniques used is that the $\Delta V_{th}$ is observed to recover very fast, as soon as the stress bias is released [26,48–50]. To circumvent this limitation ultra-fast measurement setups have been developed [51,52]. With these methods short measurement delays of a few tens of nanoseconds can be achieved, whereas conventional tools exhibit delays in the hundreds of microseconds regime. The ultra-fast methods clearly reveal a significantly larger $\Delta V_{th}$ [52] at nanoseconds delays. However, a considerable disadvantage of the high-speed methods is a typically high measurement noise of more than 10 mV in $\Delta V_{th}$, as the signal-noise-ratio decreases at higher signal bandwidth. Thus the ultra-fast methods do not allow to resolve single charge transitions which are typically in the order of a few microvolt up to 10–15 mV [53,54]. However, a high measurement resolution is inevitable to study the physical mechanism of charge trapping, which has to be performed at the single defect level.

To perform single defect spectroscopy MSM sequences are typically used. Patterns for MSM characterization of charge trapping in large-area devices and miniaturized transistors are shown in Figure 2, and rely on repeatedly applying stress and recovery cycles.

![Figure 2. Schematic of the bias signals which are typically used for the measure-stress-measure (MSM) scheme which is applied for (left) the characterization of large-area devices, and (right) for defect-spectroscopy in nanoscale devices. An IDVG sweep is measured within a narrow gate bias range before the first stress cycle is applied. While the stress and recovery times are successively increased after each cycle for the characterization of large-area devices, $N$ repetitions of the same sequence are performed when single-defects in nanoscale devices are studied.](image-url)
Before the first stress cycle is applied, an IDVG sweep within a narrow gate bias range is typically performed. As mentioned before, the IDVG characteristics serve for the calculation of the $\Delta V_{\text{th}}$ from the recorded drain-source current in a post-processing step. The narrow bias range of the voltage sweep is important in order to preserve the pristine state of the device, as a gate voltage sweep over a too wide bias range can already cause considerable degradation of the device characteristics. If large-area devices are characterized the stress and recovery time of the subsequent measurement cycles are continuously increased for each cycle. By doing so the number of traps which can contribute to the drift of the threshold voltage $\Delta V_{\text{th}}$ successively increase. It has to be noted that, in order to accurately explain the so measured temporal behavior of $\Delta V_{\text{th}}$ the entire measurement sequence has to be simulated [55], as the $\Delta V_{\text{th}}$ also shows a considerable permanent degradation, that is, the $\Delta V_{\text{th}}$ does not vanish at the end of each recovery trace, and otherwise the permanent part would not be described by the simulations. In contrast to MSM sequences with increasing stress/recovery times applied for the characterization of large-area devices, the a fixed timing is used for stress/recovery cycles when TDDS measurements employing scaled transistors are performed. The main idea is that the defects which emit their charge during the recovery cycle get charged in the next stress cycle again and so on. In this way statistical information on charge capture and emission of defects can be collected and evaluated, which will be discussed in Section 4 in more detail.

An important criterion when applying MSM measurements is the energetic and spatial distribution of the traps which can contribute to the measurement signal. One condition for charge trapping concerns the timing of the MSM sequence and the charge capture and charge emission time of the defects at the respective bias condition and device temperature. The second boundary condition for charge trapping is defined by the stress and recovery bias used for the experiment. These biases determine the so called active energy region (AER) for charge trapping which is shown in Figure 3 for the NBTI/pMOS case.

![Figure 3](image-url)

**Figure 3.** The band-diagram of a pMOS transistor is shown with a possible trap band of defects being responsible for the drift of the threshold voltage when negative BTI (NBTI) is considered. Also shown is the active energy region (AER, green area) for charge trapping which defines the energetic area of the defects which can contribute to the measurement signal at given bias conditions. The transition region shown in the band-diagram between the Si bulk material and the insulator which is in accordance with ab-initio calculations [56–58]. Quite recently, BTI in various technologies has been successfully explain using the modified band-structure [55].

In principle, the defects which exhibit a trap level below the Fermi level of the channel can become charged, and the defects with a trap level above the Fermi level remain neutral. Thus the key prerequisite of a defect to change its charge state during an MSM cycle is that its trap level is shifted below the Fermi level of the channel during the stress phase, but lies above the same during the recovery phase. The green area shown in Figure 3 is the energetic region where this condition is fulfilled, and thus marks the energetic area for defects which can affect the device behavior. Also
shown is the hole trap band, which has been extracted for planar pMOS devices employing MSM measurements [55]. For this the reliability simulator Comphy has been used, which relies on the non-radiative multiphonon (NMP) defect model [34]. Next, the main properties of BTI are briefly discussed and afterwards defect models used to explain charge trapping are outlined.

3. Patterns of Bias Temperature Instabilities

The impact of BTI on the device characteristics is typically expressed in terms of an equivalent shift of the device threshold voltage $\Delta V_{th}$, which can be calculated from the drain-source current behavior using an IDVG characteristics [59]. In general, the impact of BTI on devices can be classified into positive BTI (PBTI), where a positive gate bias is applied at the gate terminal of the MOS transistor during stress, and negative BTI (NBTI), which is referred to when a negative stress bias is used [60]. In the literature mostly the NBTI/pMOS case is considered as in this case the $\Delta V_{th}$ appears more pronounced compared to the PBTI/nMOS case. The main reason lies in the about ten times higher trap density present in pMOS devices compared to their nMOS counterparts [61], which makes the assessment of the later with generalized measurement difficult. It has to be mentioned at this point, that recently a custom-designed defect probing instrument has been proposed and used to characterize NBTI and PBTI at $\Delta V_{th}$ resolution of a few tens of micro-volts [53]. Despite the challenges for instrumentation, the experiments are typically conducted at accelerated stress conditions, that is, significantly larger biases and temperatures, as used for nominal device operation. The idea is to accelerate device degradation and recovery and to calibrate the models to the corresponding measurement data. Afterwards, the calibrated tools are used to estimate the impact of BTI on the device performance at normal operating conditions. This procedure, however, requires accurate physical models in order to ensure high quality of the extrapolations. Thus suitable models have to be able to explain the different patterns of BTI at various stress and recovery bias conditions and also capture the temperature activation of charge trapping. The most basic properties of BTI are briefly summarized next.

3.1. Temperature Dependence of Charge Emission Times

Several recovery traces recorded at the same stress and biases conditions but at different temperatures are shown in Figure 4 (left) for a large-area transistor. The traces have been normalized to $\Delta V_{th}(t_r = 1 \text{ ms})$. As can be seen, a similar trend for the recovery behavior of the $\Delta V_{th}$ can be observed at different temperatures. This indicates, that only a weak temperature dependence of charge trapping can be extracted from these measurements, which is an important parameter for developing of charge trapping models. But a significant change of the emission time can be observed when the average emission time of defects in nanoscale devices is evaluated, see Figure 4 (right). With increasing device temperature the defects move towards shorter emission times, clearly indicating a considerable temperature activation of the charge trapping kinetics. Although both cases rely on the same physical mechanisms, significant differences in thermal activation can be observed. This underlines once more the importance of investigating the behavior of individual defects in detail and taking this into account in the models.
Figure 4. The temporal recovery behavior of a large-area and a nanoscale pMOS transistor is shown at different device temperatures. **(left)** Quite interestingly, the recovery traces of a large-area transistor can show only a very weak temperature dependence when normalized to a certain reference value. **(right)** However, single-defect investigations clearly reveal a significant temperature dependence of charge trapping. Also shown here for the nanoscale device are the single recovery traces recorded at the same bias conditions, stress time and device temperature, which are used to determine the average emission time of the visible defects.

3.2. Bias Dependence of Charge Trapping

The bias dependence of charge trapping is shown in Figure 5 for different stress biases and the impact of the recovery bias on the measured $\Delta V_{th}$ is visible in Figure 6 for both a typical large-area and a representative miniaturized device. From Figure 5 (left) it becomes evident that at higher stress bias a larger shift of the threshold voltage $\Delta V_{th}$ can be recorded. This observation can be explained by an increase of the AER at higher stress bias, and thus more defects are shifted above the Fermi level of the channel during the stress phase, and as a consequence more defects can become charged. In additions to the more defects shifted below the Fermi level, the energy difference between the trap level and the Fermi level increase at higher stress bias. Thus, the larger this energy gap gets the shorter the charge capture times become. This trend can be clearly observed when the charge capture events of defects in nanoscale devices are evaluated, see Figure 5 (right). Another similarity between large-area and nanoscale devices is the increasing number of defects which become charged when the stress bias is increased. Quite interestingly, while for large-area devices charge capture and charge emission are observed to be bias dependent, compare Figure 5 (left) and Figure 6 (left), a notable number of defects in nanoscale device exhibit bias independent charge emission times. This behavior can be observed for defect #2 from Figure 6 (right), whereas the two other defects #1 and #3 emit their charge at shorter emission times at lower recovery bias. In general, the bias independent emission time behavior is associated with so called fixed traps, whereas defects exhibiting a bias dependent emission time are typically referred to as switching traps. Thus, providing an accurate model to explain the bias dependence of BTI is pretty challenging, as the field dependence of individual defects is observed to be on one hand negligible and on the other hand very strong. In order to explore a more detailed picture of the many peculiarities of the charge trapping kinetics of defects in miniaturized devices the recent findings employing the TDDS are discussed next.
Figure 5. The temporal behavior of the drift of the threshold voltage is shown for pMOS transistors with two different geometries. (left) For large-area devices a continuous drift of the $V_{th}$ can be observed. As more defects become charged at higher stress biases the recorded $\Delta V_{th}$ increases too. (right) In nanoscale devices the number of single charge transitions, that is, the number of discrete steps in the $\Delta V_{th}$, increase with higher stress bias. Also the average charge capture time move toward smaller values at higher stress biases.

Figure 6. The recovery of the threshold voltage for pMOS transistors is shown from the perspective of a (left) large-area transistor and (right) a nanoscale transistor. In case of large-area devices the $\Delta V_{th}$ shift which recovers appears to be seemingly lower at lower recover bias. However, the main reason for this observation is that the trap level of most of the defects is shifted far above the Fermi level of the channel, compared to the case for larger recovery biases, which leads to small charge emission times below the measurement delay. Thus, a significant bias dependence of the overall device recovery can be observed. The recovery behavior of defects from a nanoscale device exhibit emission times which can be either change with recovery bias (defects #1 and #3), or can be independent of the selected recovery bias (defect #2). Also remarkable is that defects can become shifted outside measurement window when the recover bias becomes too large.

4. Time-Dependent Defect Spectroscopy of Metal-Oxide-Semiconductor (MOS) Transistors

Most of the characterization techniques proposed to investigate defect distributions and densities at various bias and temperature conditions employing large-area devices. One prominent example is the so called deep level transient spectroscopy (DLTS) [40] which has been adopted to extract the interface state density of MOS transistors [62]. In DLTS the interface traps can get charged by majorities when an accumulation pulse is applied. When the bias is switched to deep inversion, the traps emit their charge which can be observed as a temporal change in the device capacitance.

The time-dependent defect spectroscopy (TDDS) makes use of the principle of DLTS, applies it to miniaturized devices and augments it by a statistical analysis. The main prerequisite of TDDS is that the devices are small enough to reveal charge transition events as discrete steps of measurable size in the device current. According to recent reports the step height of the defects is proportional to the effective gate area, that is, $\eta = A\eta_0$ [61,63–66]. In contrast, the number of traps significantly decreases
with the device geometry, that is, \( N_T = N_{T0}/A \) [66]. Quite remarkable, in most recent technologies less than one trap per device can be present, however, its impact can evolve so pronounced that a charge transition can lead to a serious change of the device characteristics. Thus the proper operation of a single device can be solely determined by only one defect. Furthermore, the step heights produced by the individual defects which have been observed in single-defect investigations are widely distributed, ranging from several tens of micro-volts up to more than 30 mV and even higher depending on the device geometry [53]. To approximate their distribution an exponential distribution can be used [53,67]. The detection limit of the steps is basically given by the limited drain/source current measurement resolution of the instruments used. Note that for TDDS often custom-designed circuits are used enabling highest measurement resolution and performance [53].

The procedure to extract their charge transition kinetics, that is, their respective charge capture and emission times, as well as their steps heights will be discussed next in great detail.

4.1. Extraction of Charge Emission Time

To extract the average charge emission time at a certain gate bias the measure-stress-measure (MSM) scheme from Figure 2 (right) is applied. As already mentioned, during the stress phase a number of defects is energetically shifted below the Fermi level of the channel can become charged. After a certain stress time has elapsed the gate bias is switched to a recovery bias, and the current through the device is recorded, and afterwards mapped to an equivalent \( \Delta V_{th} \) which is shown in Figure 7 (top).

![Figure 7](image-url)

**Figure 7.** To extract the average charge capture time of a defect at a certain recovery bias the MSM sequence from Figure 2 (right) is applied, and \( N \) cycles at the same biases, temperature and stress/recovery times are measured. (top) The discrete steps in each recovery trace are extracted and binned into a (bottom) 2D histogram, which is called spectral map. In case that a number of emission events from a certain defect is available, a cluster is formed in the spectral map. Each of the clusters can be considered the fingerprint of a defect. The dashed lines in the spectral map indicate the average emission time, and the average step height, of the defect.

If the device is small enough discrete steps, which correspond to charge emission events of defects, can be observed. Afterwards, a step detection algorithm is applied to the measurement data in order to extract the charge transition events [68,69], which are then binned into a 2D histogram called spectral map, see Figure 7 (bottom). As can be seen, the charge emission transitions form a cluster in the spectral map, which is considered the fingerprint of the defect. The average step height of the defects can be considered to follow a normal distribution due to the measurement noise. To check for the distribution of the single emission time instances the bull percentile function can be analyzed [70,71], see Figure 8 (left).
Figure 8. (left) The Weibull percentile function of the emission times indicates that the emission times follow an exponential distribution. (right) By binning the emission times into a histogram and applying the exponential distribution function the average emission time of the defect can be calculated. An almost equal average emission time is obtained when the mean value of transition times is calculated.

For this the probability estimator [72]

\[ F = \frac{i - 0.3}{N_e + 0.4}, \tag{1} \]

with \( i \) being the rank of the data point in the emission time series sorted in ascending order, and \( N_e \) is the total number of emission events which are assigned to a certain defect. In case of \( \beta = 1 \), as can be seen for the log-linear function in Figure 8 (left), the Weibull distribution function transfers to an exponential distribution function

\[ f_{WB}(x) = \lambda \beta x^{\beta-1} e^{-\lambda x}, \tag{2} \]

with \( \lambda = 1/\tau_e \). Alternatively, the exponential distribution of the charge emission events also becomes evident when the emission time points are binned into a histogram, see Figure 8 (right). It has to be noted that the quality of the histogram depends on the number of data points available and on the number of chosen bins. A more direct approach to calculate the average charge emission time is to calculate the mean value of the considered emission events

\[ \tau_e = \frac{1}{N_e} \sum_{i=0}^{N_e-1} \tau_{e,i}. \tag{3} \]

As noted in Figure 8 (right), by doing so the average emission time calculated lies well within the uncertainty of the estimation using the exponential distribution function. In a next step the charge capture of the defects has been extracted which will be discussed.

4.2. Extraction of Charge Capture Time

In contrast to the direct extraction of the charge emission time from the recovery traces, the charge capture time cannot be determined directly, but can be extracted employing an indirect approach. For charge capture it can be assumed that the longer the stress time is the larger the probability of a defect to get charged becomes, when the same stress bias is considered. Thus, the expectation value of the occupancy, that is, the ratio between the number of recovery traces in which an emission event of the corresponding defect can be observed \( N_e \) and the total number of traces measured \( N_N \), follows

\[ O(t_s) = A \left(1 - e^{-\frac{t_s}{\tau_e}}\right), \tag{4} \]
with $A$ the occupancy and $\tau_c$ the charge capture time. The correlation between different stress times and the occupancy function is shown in Figure 9 (middle). As can be seen from the corresponding spectral maps for defect #B, with increasing stress time the respective cluster becomes brighter, that is, the occupancy $O = \frac{N_e}{N_N}$ increases. After the values for the occupancy have been extracted at a number of different stress times, the charge capture time can be estimated by applying Equation (4).

To extract the charge capture time a series of spectral maps (left and right images) for sequentially increasing stress times is recorded. From each spectral map the occupancy, that is, the ratio between the number of emission events of a certain defect and the number of traces measured, can be extracted. The occupancy follows an exponential behavior (middle) enabling to extract the charge capture time at a selected stress bias and device temperature.

To determine the charge emission times over a wider bias range, the extraction method has to be performed for various stress biases. The upper limit for the stress bias is the breakdown voltage of the oxide, and the lower limit is given by the trap level of the defect, as this has to be shifted below the Fermi level of the channel during the stress phase. It has to be noted that, especially for defects with large capture time, the extraction scheme can be very time consuming. In order to extend the measurement window for slow defects, the measurements can be performed at higher device temperatures, which can significantly elevate the extraction of the charge transition times at low stress biases.

The next steps is to provide an explanation for the extracted charge trapping kinetics of the defect. One promising approach relies on the non-radiative multiphonon theory, and will be amongst others discussed in the following.

5. Modeling of Charge Trapping

Most models developed to explain BTI aim at the reproduction of the temporal behavior of the $\Delta V_{th}$ at different stress and recovery biases and at different device temperatures. The measured $\Delta V_{th}$ typically shows a recoverable component, that is, the part of $\Delta V_{th}$ which can be observed during the recovery cycle, and a permanent component, that is, the fraction of $\Delta V_{th}$ which remains at the end of the respective trace. Thus, a suitable model necessarily has to be able to explain both contributions to the measured threshold voltage shift precisely.

A straight-forward approach to explain the experimental data is to use empirical models. However, such models typically aim at describing the data by simple mathematical formulas, but omit the detailed physical mechanism behind the phenomena. In the context of device physics experimental data can often be modeled using a power law or exponential-like functions [73,74]. Although empirical models can be used for comparing different technologies, they have to be treated with care as they do not provide a physics based explanation for the observations. Thus extrapolations of the data, for instance to estimate the device lifetime, may not be very accurate. Another disadvantage of
empirical models is that they have been developed to explain a continuous trend in device threshold degradation and recovery, and are not designed to explain the discrete charge trapping behavior of scaled devices. To describe such a device behavior a stochastic charge trapping model is required rather than an approximation by a simple power law.

Attempts for the description of charge trapping have been based on the assumption that charge capture an emission can be explained by an elastic tunneling process [75–77]. During an elastic tunneling process a charge carrier can transit from a reservoir, that is, the device channel, to a respective defect site and get trapped without changing its energy. In this case, the charge transition rates are found to be proportional to the trap depth, \( \tau \propto \exp \left( -x/x_0 \right) \), which introduced difficulties when describing the large charge transition times for miniaturized devices which exhibit thin oxides [78,79]. Another limitation of elastic tunneling models is that the tunneling process is almost temperature independent, which cannot account for the considerable temperature dependence of charge trapping, see Figure 4 (right). As a consequence, models which assume elastic tunneling may not provide an accurate description of charge trapping considering BTI.

A very promising approach to model BTI was initially proposed in Reference [78] and has been refined in References [34,80]. The model is based on the concept of charge trapping which has been introduced to describe the stochastic nature of noise signals, that is, RTN and 1/f noise [81,82] and relies on hole trapping at defect sites which are located in the oxide supported by a multiphonon emission (MPE) process [75,83]. With MPE processes considerably larger charge capture and emission times can be achieved, which makes the model more suitable for BTI [84]. In the initial approach the HDL model has been used to explain charge trapping of switching oxide traps [85]. One characteristics of switching oxide traps is that their charge capture and emission time are bias dependent. Such a behavior can be described by three-state defect model. Later a notable number of single defect studies revealed that defects can also exhibit bias independent charge emission times. Such a behavior is referred to as fixed oxide traps [80]. Such a behavior can be described by the introduction of an additional defect state to the HDL model, leading to the four-state defect model shown in Figure 10.

![Figure 10](image-url) The non-radiative multiphonon (NMP) defect model has been proposed to explain the charge trapping kinetics of single defects. The model considers four defect states, two neutral defect states 1 and 1’ and two charged defect states 2’. The prime states are considered the meta-stable states of the system whereas the other states are the stable states. Either by exchanging a charge carrier or by structural relaxation the defect can charge its current state within in the NMP model. For a certain defect candidate, here shown for the E’ center, a certain atomic configuration of a defect can be assigned to one of the states of the defect model.
The four-state NMP model consists of two stable states (1 and 2) and two metastable states (1’ and 2’). In the model the transitions between the defect states are either described by an NMP process for the transitions where a charge exchange takes place, that is, 1 → 2’ or 2 → 1’, or by a thermal barrier, that is, 1 → 1’ or 2 → 2’, where the defect undergoes a structural relaxation but does not change its charge state. A significant difference between both barriers is that the charge transfer reaction leads to bias dependent transition times, while the thermal barriers results in bias independent transition times. In order to ensure the physical accuracy of the model an atomic configuration of a certain defect candidate can be assigned to each state of the model. In Figure 10 the atomic configurations of the so called E’ center, which have been calculated using ab-initio methods, are shown [86]. This defect class has been proposed as hole trap candidate in pMOS transistors [87,88]. Further trap candidates are defects involving hydrogen, namely defects in the hydrogen bridge configuration [89,90] or hydroxyl E’ centers [91]. The elongated oxygen bond has been proposed as suitable electron trap candidate for charge trapping in nMOS devices [92].

In the final section of this paper the different charge trapping behavior of defects which have been observed from single defect investigations and the corresponding configuration of the defect model to explain the trap behavior is discussed.

6. Results

In the following, results from single defect studies performed on nanoscale devices are discussed in detail. The shown charge trapping kinetics has been extracted either by applying TDDS, or from RTN measurements, and is modeled considering the four-state defect model. It can be observed that the model nicely explains the experimental data. In addition to the charge trapping kinetics, the impact of the defects on the device behavior is also an important parameter for device reliability assessment. This can be analyzed by calculating distribution function of step heights of the single charge transition events, which is subject of the second part of this section.

6.1. Charge Trapping Kinetics of Single Defects

Extensive studies employing the previously mentioned TDDS have been carried out using utilizing pMOS and nMOS transistors. These investigations reveled many peculiarities visible in the charge trapping kinetics of the defects, which all have to be covered by a uniform model. It has been observed that the charge emission times of traps can be either (i) bias-dependent, which is typically referred to as switching trap, or (ii) bias-independent, a behavior which is assigned to so called fixed oxide traps. In both cases strong bias dependent charge capture times are observed. Another remarkable observation is that (iii) defects can show a volatile behavior [93]. More detailed, a small number of defects have been observed to vanish from the spectral map and some of them reappeared in the spectral maps at a later time point. It has to be noted that volatile defects have been observed in nMOS and pMOS devices using SiON and high-k gate stacks and are thus not limited to any particular technologies. As the phenomenon is stochastic, it is very difficult study it systematically. However, these defects will an essential clue on the chemical nature of oxide traps.

In Figures 11 (left) and 12 (left) the charge trapping kinetics of two defects which have been extracted from SiON pMOS transistors is shown.
Figure 11. (left) The charge trapping kinetics for a fixed trap is shown at different temperatures (symbols ... measurement data, lines ... simulations). As can be seen, the fixed trap shows bias dependent charge capture times, but bias independent charge emission times. (right) To explain this behavior three states of the defect model are used and the pathways for charge capture an emission are shown together with the corresponding approximation for the potential energy surfaces.

Figure 12. (left) The charge transition times of a switching trap shows bias dependent charge capture and charge emission times (symbols ... measurement data, lines ... simulations). (right) To explain the bias and temperature dependence the four state defect model is used and the corresponding approximation for the potential energy surfaces (PES) is shown. This kind of defect requires four defect states in order to properly capture the trapping behavior.

The defect presented in Figure 11 (left) shows a fixed trap characteristic with bias-independent charge emission times, but bias dependent charge capture times. The corresponding configuration coordinate diagram with the potential energy surfaces (PESs) used to describe the charge transitions is given in Figure 11 (right). As already mentioned, the energy of the atomic configuration of the different defect states of the NMP model is calculated using density functional theory. The transitions from one defect state to another are then approximated by a harmonic oscillator, which is represented by the PESs. The PESs either describe the situation of a neutral defect where the carrier is in its reservoir, or describe the situation where a carrier is trapped at a defect. A transition between the two states, that is, a charger transfer reaction, can occur when a carrier surpasses the energy barrier between two states. To account for the bias dependence the relative position of the PESs is shifted according to the change of the trap level when a gate bias is applied at the device. In case of a fixed trap, the transition barrier between the states 1 and 2’ becomes relatively small when a gate bias is applied, see dashed PES in Figure 11 (right). The system can further overcome the thermal barrier between the states 2’ and 2, and finally transit to the stable charge state 2. In summary, the charge transition proceeds via the pathway $1 \rightarrow 2' \rightarrow 2$. The switching trap from Figure 12 follows the same pathway when a charge...
capture event occurs. However, the charge emission behaviors different for both cases. In case of the fixed trap, the thermal barrier between the states 2 and 2′ determines the charge emission process, while the barrier between the states 2′ and 1 is very small, see solid PES in Figure 11. Thus, the charge emission follows the pathway 2 → 2′ → 1. In contrast, charge emission for the switching trap proceeds via the pathway 2 → 1′ → 1. Here the barrier between the states 2 and 1′ (solid PES in Figure 12) determines the charge emission time. It has to be noted that the charge transition processes, meaning the transitions between different charge states of a defect, can be observed in the measurements as discrete steps in the current. The thermal barriers are given by the overall charge trapping dynamics, but transitions via these barriers are not directly visible in the measurement data.

Once the defect model is calibrated to a number of defects the parameters can be extended to explain BTI in large-area devices. For this the trap levels and energy barriers are considered distributed, which enables to calculate a number of defects with different configuration of their PESs. Finally, the superposition of an large ensemble of defects allow explanation of BTI in large-area devices [94].

Based on this accurate lifetime estimations can be made. Quite recently, the two-state defect model has been implemented into a 1D reliability simulator Comphy [55] and successfully applied to explain BTI in various technologies. Lately it has also been demonstrated that the defect model in combination with TCAD simulations can nicely explain charge trapping in SiC transistors, where a good agreement between the extracted trap parameters and results from DFT calculations has been observed [11]. Furthermore, it has been demonstrated that empirical models typically omit effects like saturation of the $\Delta V_{th}$ with increasing stress time, but rather predict indefinitely large $\Delta V_{th}$ when the stress time becomes very large. However, such extrapolations are rather un-physical and pessimistic, thus a physics based approach for explaining charge trapping, like the NMP defect model in combination with TCAD simulations, considering the charge trapping kinetics of single defects to explain charge trapping is preferred.

6.2. Distribution of Step Heights of Single Defects

To estimate the impact of a single defect on the device behavior the charge sheet approximation (CSA), which assumes that the oxide charge is spread over the insulator according to [75]

$$\Delta V_{th} = -\frac{q}{\varepsilon_0 \varepsilon_r WL} t_{ox} \left(1 - \frac{x_T}{t_{ox}}\right),$$  \hspace{1cm}(5)

with the elementary charge $q$, the dielectric constants $\varepsilon_0$ and $\varepsilon_r$, the oxide thickness $t_{ox}$ and the position of the trap $x_T$, is typically used. By applying the CSA the trap density can be estimated from a given $\Delta V_{th}$ [55,95]. However, considering the CSA typically leads to an overestimation of the trap density, as the real average impact of a defect on the overall $\Delta V_{th}$ has been observed to be more pronounced, when measurements of different technologies are evaluated [25,49,96]. In order to determine the average impact of a single trap on the $\Delta V_{th}$, the distribution function (CDF) of step heights has to be created and analyzed [25,96]. To extract the CDF stress-recovery measurements have to be performed employing a number of devices of the same technology. For each device one recovery trace is measured after the device has been stressed for typically 1 ks at oxide fields up to 10 MV/cm. Afterwards, the charge transitions of each trace are extracted and the CDF created, see Figure 13.
Figure 13. The complementary cumulative distribution function (CDF) is shown for nMOS and pMOS SiON transistors of equal active gate area. The insulator thickness is $t_{ox} = 2.2$ nm for all devices. As can be seen, the complementary CDF reveals two branches for both kinds of transistors. Such a behavior can be well described by Equation (8) (dashed lines consider uni-modal exponential distribution, dotted lines consider bi-modal exponential distribution). Additionally, the maximum step height calculated considering the CSA is also shown (solid black line). As can be clearly seen, the CSA significantly underestimates the effective impact of the single defects on the overall shift of device threshold voltage. Furthermore, it can be seen the number of active traps seems to be higher in pMOS devices compared to the nMOS counterparts.

It can be seen, that the step heights are exponentially distributed and can be described by the respective probability distribution function (PDF)

$$f(\Delta V_{th}) = \frac{1}{\eta} e^{-\frac{\Delta V_{th}}{\eta}},$$  

with $\eta$ the mean threshold voltage shift caused by a single charge transition event of a certain defect. From the PDF the cumulative distribution function (CDF) can now be calculated

$$F(\Delta V_{th}) = \int f(\Delta V_{th})d\Delta V_{th} = 1 - e^{-\frac{\Delta V_{th}}{\eta}}.$$

To study the distribution of the step heights the complementary CDF is used, and is evaluated normalized to the number of devices

$$\frac{1 - \text{CDF}}{\#\text{devices}} = \sum_{i} N_i e^{-\frac{\Delta V_{th}}{\eta_i}},$$

with $N_i$ the average number of active defects per devices. The expression above already accounts for multi-modal behavior of the experimental complementary CDFs. Note, one advantage of the normalization of the complementary CDF is that the number of traps per device is directly accessible from the plots.

A remarkable observation here is that the distribution function of the step heights follow a bi-modal exponential distribution. Recent studies [63] suggest that the bi-modal exponential distribution is typical for devices employing high-k gate stacks, where one branch is attributed to charge transfer reactions between the channel and the high-k layer, and the second branch accounts for channel/SiO$_2$ trap interaction. However, it turned out that bi-modal exponential distributions can also be observed for devices with an SiON insulator [53,96]. In Reference [96] it has been suggested that the two branches of the complementary CDF measured from nMOS devices can be separated into gate/defect and channel/defect interactions.
Another important finding is that exponentially distributed amplitudes have also been found for RTN signals [97–99]. These findings strengthen the link between RTN and BTI [25,80]. Furthermore, the average contribution of a single trap to the threshold voltage shift $\eta$ plays an important role in the context of device variability in deeply scaled devices [67,99–101].

7. Conclusions

The characterization and accurate modeling of the reliability of miniaturized transistors poses a major challenge for measurement instrumentation, defect modeling and device simulation. In order to explain the experimental observation empirical models are often used. However, such models typically omit certain observations, like saturation of the drift of the threshold voltage with increasing stress time. In order to provide a physical description of the measurement data the four-state defect model has been proposed, and is discussed here. The defect model is based on the charge trapping kinetics of single defects which can be observed in miniaturized devices. To extract the trapping behavior the time-dependent defect spectroscopy (TDDS) can be used. From recent TDDS studies it has been observed that defects exhibit bias dependent charge capture times, but certain defects exhibit bias-independent charge emission times while others show bias-dependent charge emission times. Both characteristics can be nicely explained by the defect model. To explain the behavior of large-area devices a number of defects with distributed trap levels and energy barriers for charge transitions have to be calculated, and their superposition enable to describe the devices’ behavior. These simulations can be further used to accurately extract the lifetime of the devices under various operating conditions. Finally, the distribution function of step heights is discussed, and it is shown that the typically use charge sheet approximation significantly underestimates the effective impact of a defect on the device behavior. This is especially important for circuit designers to ensure a high robustness of the applications against charge trapping.

**Funding:** The research leading to these results has received funding from the the Take-off program of the Austrian Research Promotion Agency FFG (projects n°861022 and n°867414) and the European Community’s FP7 project n°261868 (MORDRED).

**Conflicts of Interest:** The author declares no conflict of interest.

**References**

1. Hisamoto, D.; Lee, W.-C.; Kedzierski, J.; Anderson, E.; Takeuchi, H.; Asano, K.; King, T.-J.; Bokor, J.; Hu, C. A folded-channel MOSFET for deep-sub-tenth micron era. In Proceedings of the International Electron Devices Meeting 1998. Technical Digest, San Francisco, CA, USA, 6–9 December 1998; pp. 1032–1034. [CrossRef]

2. Huang, X.; Lee, W.-C.; Kuo, C.; Hisamoto, D.; Chang, L.; Kedzierski, J.; Anderson, E.; Takeuchi, H.; Choi, Y.-K.; Asano, K.; et al. Sub 50-nm FinFET: PMOS. In Proceedings of the International Electron Devices Meeting 1999. Technical Digest, Washington, DC, USA, 5–8 December 1999; pp. 67–70.

3. Yu, B.; Chang, L.; Ahmed, S.; Wang, H.; Bell, S.; Yang, C.-Y.; Tabery, C.; Ho, C.; Xiang, Q.; King, T.-J.; et al. FinFET scaling to 10 nm gate length. In Proceedings of the Digest. International Electron Devices Meeting, San Francisco, CA, USA, 8–11 December 2002; pp. 251–254.

4. Loubet, N.; Hook, T.; Montanini, P.; Yeung, C.; Kanakasabapathy, S.; Guillom, M.; Yamashita, T.; Zhang, J.; Miao, X.; Wang, J.; et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In Proceedings of the IEEE Symposium on VLSI Technology, Kyoto, Japan, 5–8 June 2017; pp. T230–T231.

5. Yang, B.; Buddharaju, K.D.; Teo, S.H.G.; Singh, N.; Lo, G.Q.; Kwong, D.L. Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET. *IEEE Electron Device Lett.* 2008, 29, 791–794. [CrossRef]

6. Bangsaruntip, S.; Cohen, G.M.; Majumdar, A.; Zhang, Y.; Engelmann, S.U.; Fuller, N.C.M.; Gignac, L.M.; Mittal, S.; Newbury, J.S.; Guillorn, M.; et al. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling. In Proceedings of the 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, USA, 7–9 December 2009; pp. 1–4.

7. Yeo, K.H.; Suk, S.D.; Li, M.; Yeoh, Y.; Cho, K.H.; Hong, K.; Yun, S.; Lee, M.S.; Cho, N.; Lee, K.; et al. Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFT) with 15 nm Length Gate and 4 nm
Radius Nanowires. In Proceedings of the 2006 International Electron Devices Meeting, San Francisco, CA, USA, 11–13 December 2006; pp. 1–4.

8. Kato, Y.; Takao, H.; Sawada, K.; Ishida, M. The Characteristic Improvement of Si (111) Metal–Oxide–Semiconductor Field-Effect Transistor by Long-Time Hydrogen Annealing. Jpn. J. Appl. Phys. 2004, 43, 6848–6853. [CrossRef]

9. Xiong, W.; Gebara, G.; Zaman, J.; Gostkowski, M.; Nguyen, B.; Smith, G.; Lewis, D.; Cleavelin, C.R.; Wise, R.; Yu, S.; et al. Improvement of FinFET electrical characteristics by hydrogen annealing. IEEE Electron Device Lett. 2004, 25, 541–543. [CrossRef]

10. Pollack, G.P.; Richardson, W.F.; Malhi, S.D.S.; Bonifield, T.; Shichijo, H.; Banerjee, S.; Elahy, M.; Shah, A.H.; Womack, R.; Chatterjee, P.K. Hydrogen passivation of PolySilicon MOSFET’s from a plasma Nitride source. IEEE Electron Device Lett. 1984, 5, 468–470. [CrossRef]

11. Schleich, C.; Berens, J.; Rzepa, G.; Pobegen, G.; Rescher, G.; Tyaginov, S.; Grasser, T.; Waltl, M. Physical Modeling of Bias Temperature Instabilities in SiC MOSFETs. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019.

12. Pippel, E.; Woltersdorf, J.; Olafsson, H.O.; Sveinbjörnsson, E.O. Interfaces between 4H-SiC and SiO2: Microstructure, nanochemistry, and near-interface traps. J. Appl. Phys. 2005, 97, 034302. [CrossRef]

13. Berens, J.; Rasinger, F.; Aichinger, T.; Heuken, M.; Krieger, M.; Pobegen, G. Detection and Cryogenic Characterization of Defects at the SiO2/4H-SiC Interface in Trench MOSFET. IEEE Trans. Electron Devices 2019, 66, 1213–1217. [CrossRef]

14. Bravaix, A.; Guerin, C.; Goguenheim, D.; Huard, V.; Roy, D.; Besset, C.; Renard, S.; Randriamihaja, Y.M.; Vincent, E. Off State Incorporation into the 3 Energy Mode Device Lifetime Modeling for Advanced 40 nm CMOS Node. In Proceedings of the 2010 IEEE International Reliability Physics Symposium, Anaheim, CA, USA, 2–6 May 2010; pp. 55–64. [CrossRef]

15. Tyaginov, S.; Starkov, I.; Enichlmair, H.; Park, J.; Jungemann, C.; Grasser, T. Physics-Based Hot-Carrier Degradation Models. ECS Trans. 2011, 321–352.

16. Doyle, B.S.; Mistry, K.R. The characterization of hot carrier damage in p-channel transistors. IEEE Trans. Electron Devices 1993, 40, 152–156. [CrossRef]

17. Bury, E.; Chasin, A.; Vandemaele, M.; Van Beek, S.; Franco, J.; Kaczer, B.;Linten, D. Array-Based Statistical Characterization of CMOS Degradation Modes and Modeling of the Time-Dependent Variability Induced by Different Stress Patterns in the $\{V_G, V_D\}$ bias space. In Proceedings of the 2019 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 31 March–4 April 2019; pp. 1–6.

18. Cohen, N.L.; Paulsen, R.E.; White, M.H. Observation and characterization of near-interface oxide traps with C-V techniques. IEEE Trans. Electron Devices 1995, 42, 2004–2009. [CrossRef]

19. Miura, Y.; Matsukura, Y. Investigation of Silicon-Silicon Dioxide Interface Using MOS Structure. Jpn. J. Appl. Phys. 1966, 5, 180. [CrossRef]

20. Grasser, T.; Kaczer, B.; Aichinger, T.; Goes, W.; Nelhiebel, M. Defect Creation Stimulated by Thermally Activated Hole Trapping as the Driving Force Behind Negative Bias Temperature Instability in SiO2, SiON, and High-k Gate Stacks. In Proceedings of the 2008 IEEE International Integrated Reliability Workshop Final Report, South Lake Tahoe, CA, USA, 12–16 October 2008; pp. 91–95. [CrossRef]

21. Schroder, D.K.; Babcock, J. Negative Bias Temperature Instability: Road to Cross in Deep Submicron Silicon Semiconductor Manufacturing. J. Appl. Phys. 2003, 94, 1–18. [CrossRef]

22. Gerrer, L.; Babcock, J. Negative Bias Temperature Instability: Road to Cross in Deep Submicron Silicon Semiconductor Manufacturing. J. Appl. Phys. 2003, 94, 1–18. [CrossRef]

23. Onishi, K.; Choi, R.; Kang, C.S.; Cho, H.-J.; Kim, Y.H.; Nieh, R.E.; Han, J.; Krishnan, S.A.; Akbar, M.S.; Lee, J.C. Bias-temperature instabilities of polysilicon gate HfO$_2$/ MOSFETs. IEEE Trans. Electron Devices 2003, 50, 1517–1524. [CrossRef]

24. Martin-Martinez, J.; Rodriguez, R.; Nafria, M.; Aymerich, X. Time-Dependent Variability Related to BTI Effects in MOSFETs: Impact on CMOS Differential Amplifiers. IEEE Trans. Device Mater. Reliab. 2009, 9, 305–310. [CrossRef]

25. Kaczer, B.; Grasser, T.; Roussel, P.J.; Franco, J.; Degraeve, R.; Ragnarsson, L.A.; Simoen, E.; Groeseneken, G.; Reisinger, H. Origin of NBTI Variability in Deeply Scaled pFETs. In Proceedings of the 2010 IEEE International Reliability Physics Symposium, Anaheim, CA, USA, 2–6 May 2010; pp. 26–32. [CrossRef]
26. Reisinger, H.; Blank, O.; Heinrigs, W.; Muhlhoff, A.; Gustin, W.; Schlunder, C. Analysis of NBTI Degradation-and Recovery-Behavior Based on Ultra Fast VT–Measurements. In Proceedings of the 2006 IEEE International Reliability Physics Symposium Proceedings, San Jose, CA, USA, 26–30 March 2006; pp. 448–453. [CrossRef]

27. Ralls, K.S.; Skoczpol, W.; Jackel, L.D.; Howard, R.E.; Fetters, L.A.; Epworth, R.W.; Tennant, D.M. Discrete Resistance Switching in Submicrometer Silicon Inversion Layers: Individual Interface Traps and Low-Frequency (1/f) Noise. *Phys. Rev. Lett.* **1984**, *52*, 228–231. [CrossRef]

28. Uren, M.J.; Day, D.J.; Kirton, M.J. 1/f and Random Telegraph Noise in Silicon Metal-Oxide-Semiconductor Field-Effect Transistors. *Appl. Phys. Lett.* **1985**, *47*, 1195–1197. [CrossRef]

29. Nagumo, T.; Takeuchi, K.; Yokogawa, S.; Imai, K.; Hayashi, Y. New analysis methods for comprehensive understanding of Random Telegraph Noise. In *Proceedings of the 2009 IEEE International Electron Devices Meeting (IEDM)*, Baltimore, MD, USA, 7–9 December 2009; pp. 1–4. [CrossRef]

30. Tega, N.; Miki, H.; Pagette, F.; Frank, D.J.; Ray, A.; Rooks, M.J.; Haensch, W.; Torii, K. Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm. In *Proceedings of the IEEE Symposium on VLSI Technology*, Honolulu, HI, USA, 15–17 June 2009; pp. 50–51.

31. Veksler, D.; Bersuker, G.; Vandelli, L.; Padovani, A.; Larcher, L.; Muraviev, A.; Chakrabarti, B.; Vogel, E.; Gilmer, D.C.; Kirsch, P.D. Random telegraph noise (RTN) in scaled RRAM devices. In *Proceedings of the 2013 IEEE International Reliability Physics Symposium (IRPS)*, Anaheim, CA, USA, 14–18 April 2013; pp. MY.10.1–MY.10.4. [CrossRef]

32. Wang, R.; Guo, S.; Zhang, Z.; Zou, J.; Mao, D.; Huang, R. Complex Random Telegraph Noise (RTN): What Do We Understand? In *Proceedings of the 2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)*, Singapore, 16–19 July 2018; pp. 1–7. [CrossRef]

33. Simicic, M.; Weckx, P.; Parvais, B.; Roussel, P.; Kaczer, B.; Gielen, G. Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations. *IEEE Trans. VLSI Syst.* **2019**, *27*, 601–610. [CrossRef]

34. Grasser, T.; Reisinger, H.; Wagner, P.J.; Goes, W.; Schanovsky, F.; Kaczer, B. The Time Dependent Defect Spectroscopy (TDDS) for the Characterization of the Bias Temperature Instability. In *Proceedings of the 2010 IEEE International Reliability Physics Symposium*, Anaheim, CA, USA, 2–6 May 2010; pp. 16–25. [CrossRef]

35. Grasser, T.; Reisinger, H.; Wagner, P.J.; Kaczer, B. The Time Dependent Defect Spectroscopy for the Characterization of Border Traps in Metal-Oxide-Semiconductor Transistors. *Phys. Rev. B* **2010**, *82*, 245318. [CrossRef]

36. Rao, V.R.; Wittmann, F.; Gossner, H.; Eisele, I. Hysteresis behavior in 85-nm channel length vertical n-MOSFETs grown by MBE. *IEEE Trans. Electron Devices* **1996**, *43*, 973–976. [CrossRef]

37. Chatty, K.; Banerjee, S.; Chow, T.P.; Gutmann, R.J. Hysteresis in transfer characteristics in 4H-SiC depletion/accumulation-mode MOSFETs. *IEEE Electron Device Lett.* **2002**, *23*, 330–332. [CrossRef]

38. Pacelli, A.; Lacaita, A.L.; Villa, S.; Perron, L. Reliable extraction of MOS interface traps from low-frequency CV measurements. *IEEE Electron Device Lett.* **1998**, *19*, 148–150. [CrossRef]

39. Romanjek, K.; Andrieu, F.; Ernst, T.; Ghibaudo, G. Improved split C-V method for effective mobility extraction in sub-0.1-μm Si MOSFETs. *IEEE Electron Device Lett.* **2004**, *25*, 583–585. [CrossRef]

40. Lang, D.V. Deep-level transient spectroscopy: A new method to characterize traps in semiconductors. *J. Appl. Phys.* **1974**, *45*, 3023–3032. [CrossRef]

41. Bains, S.K.; Banbury, P.C. AC hopping conductivity and DLTS studies on electron-irradiated boron-doped silicon. *Semicond. Sci. Technol.* **1987**, *2*, 20–29. [CrossRef]

42. Scholz, F.; Hwang, J.; Schroder, D. Low frequency noise and DLTS as semiconductor device characterization tools. *Solid-State Electron.* **1988**, *31*, 205–217. [CrossRef]

43. McLarty, P.K.; Ioannou, D.E.; Colinge, J.P. Bulk traps in ultrathin SIMOX MOSFET’s by current DLTS. *IEEE Electron Device Lett.* **1988**, *9*, 545–547. [CrossRef]

44. McLarty, P.K.; Ioannou, D.E. DLTS analysis of carrier generation transients in thin SOI MOSFETs. *IEEE Trans. Electron Devices* **1990**, *37*, 262–266. [CrossRef]

45. Denais, M.; Parthasarathary, C.; Ribes, G.; Rey-Tauriac, Y.; Revil, N.; Bravaix, A.; Huard, V.; Perrier, F. On-the-Fly Characterization of NBTI in Ultra–Thin Gate Oxide pMOSFET’s. In *Proceedings of the IEEE International Electron Devices Meeting*, San Francisco, CA, USA, 13–15 December 2004; pp. 109–112. [CrossRef]
46. Deora, S.; Maheta, V.D.; Islam, A.E.; Alam, M.A.; Mahapatra, S. A Common Framework of NBTI Generation and Recovery in Plasma-Nitrided SiON p-MOSFETs. *IEEE Electron Device Lett.* 2009, 30, 978–980. [CrossRef]

47. Bezza, A.; Rafik, M.; Roy, D.; Federspiel, X.; Mora, P.; Ghibaudo, G. Frequency dependence of TDDB PBTI with OTF monitoring methodology in high-k/metal gate stacks. In Proceedings of the 2014 IEEE International Reliability Physics Symposium, Waikoloa, HI, USA, 1–5 June 2014; pp. GD.6.1–GD.6.4.

48. Lelis, A.J.; Habersat, D.; Green, R.; Ogummiyi, A.; Gurfinkel, M.; Suehle, J.; Goldsman, N. Time Dependence of Bias-Stress-Induced SiC MOSFET Threshold-Voltage Instability Measurements. *IEEE Trans. Electron Devices* 2008, 55, 1835–1840. [CrossRef]

49. Waltl, M.; Grill, A.; Rzepa, G.; Goes, W.; Franco, J.; Kaczer, B.; Mitard, J.; Grasser, T. Superior NBTI in high-k SiGe Transistors-Part I: Experimental. *IEEE Trans. Electron Devices* 2017, 64, 2092–2098. [CrossRef]

50. Kerber, A.; Kerber, M. Fast Wafer Level Data Acquisition for Reliability Characterization of Sub-100 nm CMOS Technologies. In Proceedings of the IEEE International Integrated Reliability Workshop Final Report, South Lake Tahoe, CA, USA, 13–15 December 2004; pp. 41–45. [CrossRef]

51. Du, G.A.; Ang, D.S.; Teo, Z.Q.; Hu, Y.Z. Ultrafast Measurement on NBTI. *IEEE Electron Device Lett.* 2009, 30, 275–277. [CrossRef]

52. Yu, X.; Lu, J.; Liu, W.; Qu, Y.; Zhao, Y. Ultra-fast (ns-scale) Characterization of NBTI Behaviors in Si pFinFETs. *IEEE J. Electron Devices Soc.* 2020, 8, 577–583. [CrossRef]

53. Waltl, M. Ultra-Low Noise Defect Probing Instrument for Defect Spectroscopy of MOS Transistors. *IEEE Trans. Device Mater. Reliab.* 2020, 20, 242–250. [CrossRef]

54. Reisinger, H.; Grasser, T.; Gustin, W.; Schlünder, C. The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress. In Proceedings of the 2010 IEEE International Reliability Physics Symposium, Anaheim, CA, USA, 2–6 May 2010; pp. 7–15. [CrossRef]

55. Rzepa, G.; Franco, J.; O’Sullivan, B.J.; Subirats, A.; Simicic, M.; Hellings, G.; Weckx, P.; Jech, M.; Knobloch, T.; Waltl, M.; et al. Comphy—A Compact-Physics Framework for Unified Modeling of BTI. *Microelectron. Reliab.* 2018, 85, 49–65. [CrossRef]

56. Kaneta, C.; Yamasaki, T.; Uchiyama, T.; Uda, T.; Terakura, K. Structure and electronic property of Si(100)SiO$_2$ interface. *Microelectron. Eng.* 1999, 48, 117–120. [CrossRef]

57. Yamashita, Y.; Yamamoto, S.; Mukai, K.; Yoshinobu, J.; Harada, Y.; Tokushima, T.; Takeuchi, T.; Takata, Y.; Shin, S.; Akagi, K.; Tsuneyuki, S. Direct observation of site-specific valence electronic structure at the SiO$_2$/Si interface. *Phys. Rev. B* 2006, 73, 045336. [CrossRef]

58. Huwenn, Z.; Yongsong, L.; Lingfeng, M.; Jingqin, S.; Zhiyan, Z.; Weihtu, T. Theoretical study of the SiO$_2$/Si interface and its effect on energy band profile and MOSFET gate tunneling current. *J. Solid State Chem.* 2010, 31, 082003. [CrossRef]

59. Ullmann, B.; Puschkarsky, K.; Waltl, M.; Reisinger, H.; Grasser, T. Evaluation of Advanced MOSFET Threshold Voltage Drift Measurement Techniques. *IEEE Trans. Device Mater. Reliab.* 2019, 19, 358–362. [CrossRef]

60. Schroeder, D. Negative Bias Temperature Instability: What do we understand? *Microelectron. Reliab.* 2007, 47, 841–852. [CrossRef]

61. Waltl, M.; Goes, W.; Rott, K.; Reisinger, H.; Grasser, T. A Single-Trap Study of PBTI in SiON nMOS Transistors: Similarities and Differences to the NBTI/pMOS Case. In Proceedings of the 2014 IEEE International Reliability Physics Symposium, Waikoloa, HI, USA, 1–5 June 2014; pp. XT18.1–XT18.5. [CrossRef]

62. Wang, K.L.; Evwaraye, A.O. Determination of interface and bulk-trap states of IGFET’s using deep-level transient spectroscopy. *J. Appl. Phys.* 1976, 47, 4574–4577. [CrossRef]

63. Toledoano-Luque, M.; Kaczzer, B.; Simoen, E.; Roussel, P.; Veloso, A.; Grasser, T.; Groeseneken, G. Temperature and Voltage Dependences of the Capture and Emission Times of Individual Traps in High-k Dielectrics. *Microelectron. Eng.* 2011, 88, 1243–1246. [CrossRef]

64. Toledoano-Luque, M.; Kaczzer, B.; Roussel, P.; Cho, M.; Grasser, T.; Groeseneken, G. Temperature Dependence of the Emission and Capture Times of SiON Individual Traps after Positive Bias Temperature Stress. *J. Vac. Sci. Technol. Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.* 2010, 29, 1–2. [CrossRef]

65. Kaczzer, B.; Grasser, T.; Martin-Martinez, J.; Simoen, E.; Aoulaiche, M.; Roussel, P.; Groeseneken, G. NBNTI from the Perspective of Defect States with Widely Distributed Time Scales. In Proceedings of the 2009 IEEE International Reliability Physics Symposium, Montreal, QC, Canada, 26–30 April 2009; pp. 55–60. [CrossRef]
66. Kaczer, B.; Franco, J.; Weckx, P.; Roussel, P.J.; Bury, E.; Cho, M.; Degraeve, R.; Linten, D.; Groeseneken, G.; Kukner, H.; et al. The defect-centric perspective of device and circuit reliability—From individual defects to circuits. In Proceedings of the 2015 45th European Solid State Device Research Conference (ESSDERC), Graz, Austria, 14–18 September 2015; pp. 218–225.

67. Toledano-Luque, M.; Kaczer, B.; Roussel, P.J.; Franco, J.; Ragnarsson, L.A.; Grasser, T.; Groeseneken, G. Depth localization of positive charge trapped in silicon oxynitride field effect transistors after positive and negative gate bias temperature stress. *Appl. Phys. Lett.* **2011**, *98*, 183506. [CrossRef]

68. Stampfer, B.; Schanovsky, F.; Waltl, M. Semi-Automated Extraction of the Distribution of Single Defects for nMOS Transistors. *Micromachines* **2020**, *11*, 446. [PubMed]

69. Canny, J. A Computational Approach to Edge Detection. *IEEE Trans. Pattern Anal. Mach. Intell.* **1986**, *PAMI-8*, 679–698. [CrossRef]

70. Bernard, A.; Bos-Levenbach, E.J. *The Plotting of Observations on Probability-Paper*; Stichting Mathematisch Centrum: Amsterdam, the Netherlands, 1955.

71. Hudak, D.; Tiryakioğlu, M. On estimating percentiles of the Weibull distribution by the linear regression method. *J. Mater. Sci.* **2007**, *42*, 10173–10179. [CrossRef]

72. McPherson, J.W. *Reliability Physics and Engineering: Time-To-Failure Modeling*; Springer: Berlin, Germany, 2010.

73. Huard, V.; Denais, M.; Parthasarathy, C. NBTI degradation: From physical mechanisms to modelling. *Microelectron. Reliab.* **2006**, *46*, 1–23. [CrossRef]

74. Tiryakioğlu, M.; Kaczer, B.; Goes, W.; Aichinger, T.; Hehenberger, P.; Nelhiebel, M. A Two-Stage Model for Negative Bias Temperature Instability. In Proceedings of the 2009 IEEE International Reliability Physics Symposium, Montreal, QC, Canada, 26–30 April 2009; pp. 33–44.

75. Campbell, J.P.; Lenahan, P.M.; Cochrane, C.J.; Krishnan, A.T.; Krishnan, S. Atomic-scale defects involved in the negative-bias temperature instability. *IEEE Trans. Device Mater. Reliab.* **2007**, *7*, 540–557. [CrossRef]

76. Grassner, T.; Reisinger, H.; Goes, W.; Aichinger, T.; Hehenberger, P.; Nelhiebel, M. A Two-Stage Model for Negative Bias Temperature Instability. In Proceedings of the 2009 IEEE International Reliability Physics Symposium, Montreal, QC, Canada, 26–30 April 2009; pp. 33–44.

77. Kirton, M.; Uren, M. Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/f) noise. *Adv. Phys.* **1989**, *38*, 137–273. [CrossRef]

78. Schanovsky, F. Atomistic Modeling in the Context of the Bias Temperature Instability. Ph.D. Thesis, TU Wien, Vienna, Austria, 2013.

79. Lenahan, P.M.; Conley, J.F. What can electron paramagnetic resonance tell us about the Si/SiO₂ system? *J. Vac. Sci. Technol. Microelectron. Nanometer Struct. Process. Meas. Phenom.* **1998**, *16*, 2134–2153. [CrossRef]
88. Lenahan, P.M.; Campbell, J.P.; Krishnan, A.T.; Krishnan, S. A Model for NBTI in Nitrided Oxide MOSFETs Which Does Not Involve Hydrogen or Diffusion. *IEEE Trans. Device Mater. Reliab.* 2011, 11, 219–226. [CrossRef]
89. de Nijs, J.M.M.; Druijf, K.G.; Afanas'ev, V.V.; van der Drift, E.; Balk, P. Hydrogen induced donor-type Si/SiO2 interface states. *Appl. Phys. Lett.* 1994, 65, 2428–2430. [CrossRef]
90. Blöchl, P.E.; Stathis, J.H. Aspects of defects in silica related to dielectric breakdown of gate oxides in MOSFETs. *Phys. Condens. Matter* 1999, 273–274, 1022–1026. [CrossRef]
91. Grasser, T.; Goes, W.; Wimmer, Y.; Schanovsky, F.; Rzepa, G.; Waltl, M.; Rott, K.; Reisinger, H.; Afanas'ev, V.; Stesmans, A.; et al. On the Microscopic Structure of Hole Traps in pMOSFETs. In Proceedings of the 2014 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2014.
92. El-Sayed, A.M.; Watkins, M.B.; Afanas'ev, V.V.; Shluger, A.L. Nature of intrinsic and extrinsic electron trapping in SiO2. *Phys. Rev. B* 2014, 89. [CrossRef]
93. Grasser, T.; Waltl, M.; Goes, W.; Wimmer, Y.; El-Sayed, A.M.; Shluger, A.L.; Kaczer, B. On the volatility of oxide defects: Activation, deactivation, and transformation. In Proceedings of the 2015 IEEE International Reliability Physics Symposium, Monterey, CA, USA, 19–23 April 2015; pp. 5A.3.1–5A.3.8.
94. Waltl, M.; Rzepa, G.; Grill, A.; Göß, W.; Franco, J.; Kaczer, B.; Witters, L.; Mitard, J.; Horiguchi, N.; Grasser, T. Superior NBTI in High-k SiGe Transistors - Part II: Theory. *IEEE Trans. Electron Devices* 2017, 64, 2099–2105. [CrossRef]
95. O'Sullivan, B.J.; Ritzenthaler, R.; Dentoni Litta, E.; Simoen, E.; Machkaoutsan, V.; Fazan, P.; Ji, Y.; Kim, C.; Spessot, A.; Linten, D.; et al. Overview of Bias Temperature Instability in Scaled DRAM Logic for Memory Transistors. *IEEE Trans. Device Mater. Reliab.* 2020, 20, 258–268. [CrossRef]
96. Waltl, M. Separation of electron and hole trapping components of PBTI in SiON nMOS transistors. *Microelectron. Reliab.* 2020, in press. [CrossRef]
97. Asenov, A.; Balasubramaniam, R.; Brown, A.R.; Davies, J.H. RTS amplitudes in decananometer MOSFETs: 3-D simulation study. *IEEE Trans. Electron Devices* 2003, 50, 839–845. [CrossRef]
98. Takeuchi, K.; Nagumo, T.; Yokogawa, S.; Imai, K.; Hayashi, Y. Single-charge-based modeling of transistor characteristics fluctuations based on statistical measurement of RTN amplitude. In Proceedings of the IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 15–17 June 2009; pp. 54–55.
99. Ghetti, A.; Monzio Compagnoni, C.; Spinelli, A.S.; Visconti, A. Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca–Nanometer Flash Memories. *IEEE Trans. Electron Devices* 2009, 56, 1746–1752. [CrossRef]
100. Franco, J.; Kaczer, B.; Roussel, P.J.; Mitard, J.; Cho, M.; Witters, L.; Grasser, T.; Groeseneken, G. SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices—Part I: NBTI. *IEEE Trans. Electron Devices* 2013, 60, 396–404. [CrossRef]
101. Franco, J.; Kaczer, B.; Toledano-Luque, M.; Roussel, P.J.; Kauerauf, T.; Mitard, J.; Witters, L.; Grasser, T.; Groeseneken, G. SiGe Channel Technology: Superior Reliability Toward Ultra-Thin EOT Devices—Part II: Time-Dependent Variability in Nanoscaled Devices and Other Reliability Issues. *IEEE Trans. Electron Devices* 2013, 60, 405–412. [CrossRef]