This paper presents the design of an Ultra-Wide Band (UWB) Low Noise cascaded Amplifier (LNA) used for biomedical applications. The designed structure uses a technique which is based on the inductances minimization to reduce the LNA surface while maintaining low power consumption, low noise and high stability, linearity and gain. To prove its robustness, this technique was studied theoretically, optimized and validated through simulation using the CMOS 0.18 µm process. The LNA achieves a maximum band voltage gain of about 17.5 dB at [1-5] GHz frequency band, a minimum noise figure of 2 dB, IIP3 of +1dBm and consumes only 13mW under a 2 V power supply. It is distinguished by its prominent figure of merit of 0.68.

Today, the passive monitoring of vital signs using biomedical sensors requires the use of wireless communication relying on the technological evolution of these devices. Over the last decade, the scientific research in the nanotechnology field has focused on the challenges of low power requirements for medical devices to ensure a long battery pack life time. This has become critical for surgically implanted devices where size and battery life are essential as they are implemented in highly sensitive parts of the human body such as eyes for retinal prosthesis and brain for embedded applications neurons. In this case, the use of energy harvesting is an appropriate choice to meet the stringent power budgets.

Several biomedical applications using Ultra Wide Band (UWB) has become essential. The “camera pills”, for instance, are used as a UWB transmitter to send good quality videos outside the human body. Other biomedical applications for the UWB can be found in. The primary advantages of the UWB are the wide bandwidth and the transmitter simplicity for a UWB based Impulse Radio (IR).

Typically, the biosensor consists of a power supply unit, two transmission and reception chains, and a data processing unit. In a receiver front-end, the low noise amplifier (LNA) is a critical block since it should amplify the weak signal received from the antenna with sufficient gain and little additional noise. The low noise amplifier (LNA) has very stringent requirements such as gain, noise, power consumption, linearity and a well-matched input impedance (to be able to interface with the preselected filter that precedes the LNA).

Several basic structures of LNA are available in the literature and improved in several recent researches such as: Resistive terminated LNA, Inductive degenerate LNA, Resistive feedback LNA and Cascaded LNA. The work presented in this paper is an improved architecture of the cascaded LNA.

The remainder of this paper was organized as follows. In Sect. 2, the design of the UWB cascaded LNA was presented and the theoretical study of the used technique was explained. We validated the employed technique through simulation in Sect. 3. Finally, Sect. 4 was devoted to draw some conclusions.

THE CMOS cascaded LNA design

The high-power consumption and large area are the two main drawbacks that have limited the cascaded amplifier application space. The resolution of these problems has become a big challenge in order to take full advantage of the intrinsic feature broadband that goes all the way down to consumed current, and the good input and output matching of the amplifier. In, as shown in Fig. 1, an example of LNA is designed using several inductances, which increases the amplifier surface.

In the proposed architecture, we have minimized the surface area of this architecture by reducing the number of inductances and involving the strategy of the cascaded stages without affecting the other performances.
The proposed LNA architecture is presented in Fig. 2. It consists of matching the LNA at the input in a first step then at the output in a second step to guarantee a desired signal along the circuit and at the output.

The amplification is provided by 4 inductorless cells. The transistor level implementation of the LNA is presented by Fig. 3. It shows that the input matching circuit contains only two inductances, two capacitances and one resistance. The four amplification stages have almost the same architecture: an NMOS transistor driver with its load impedance in the form of a PMOS device. The use of both of resistors and capacitors plays a key role to get a good impedance matching and to achieve the desired bandwidth. The values of the resistors and the capacitors are respectively 0.76 kΩ and 2.2 pF. In order to further boost the performance of the amplifier, a symmetrical power supply was used. Various research studies are taking place to enable the use of symmetrical power supply in microelectronic systems.

LNA gain analysis

The LNA design requires a detailed study of its parameters. The primary characteristic to be analyzed is the gain. The gain simplified equation of a one stage is given by:

\[ G_{1s} = -g_{mN} \times R_{MP} \]  

with \( R_{MP} \) is the impedance of PMOS transistor and presented by Eq. (2):

\[ R_{MP} = \frac{1}{\beta_P \left( \frac{W}{L} \right)_P (V_{GS} - V_{th})_P} \]

According to Eq. (1) and Eq. (2) the one stage voltage gain and the total voltage gain are given respectively by Eq. (3) and Eq. (4).
where $\beta$ is the transistor constant, $N$ is the number of stages, $\mu_n$ and $\mu_p$ are the mobility in doped semiconductor of NMOS and PMOS transistors, respectively, $(\frac{W}{L})_n$, $(\frac{W}{L})_p$, $(V_{gs} - V_{th})_n$ and $(V_{gs} - V_{th})_p$ are respectively the transistors dimensions and the saturation voltages of NMOS and PMOS devices.

The Fig. 4 confirms that the gain ($S(2,1)$) is directly dependent on the number of stages; the more the number increases, the greater the gain will be. In addition, we note that each block offers an additional gain of 4 dB.

**LNA noise analysis**

The second characteristic is the intrinsic circuit noise. To calculate the LNA noise figure (NF), two noise types namely thermal and flicker noises are generated by MOS transistors. The noise generated by one stage is presented by Eq. (5).

$$G = -\frac{\mu_n}{\mu_p} \times \left(\frac{W}{L}\right)_n \times \left(\frac{W}{L}\right)_p \times \left(\frac{V_{gs} - V_{th}}{V_{gs} - V_{th}}\right)_n \times \left(\frac{V_{gs} - V_{th}}{V_{gs} - V_{th}}\right)_p$$

(3)

$$G_{tot} = G \times N$$

(4)

where $\beta$ is the transistor constant, $N$ is the number of stages, $\mu_n$ and $\mu_p$ are the mobility in doped semiconductor of NMOS and PMOS transistors, respectively, $(\frac{W}{L})_n$, $(\frac{W}{L})_p$, $(V_{gs} - V_{th})_n$ and $(V_{gs} - V_{th})_p$ are respectively the transistors dimensions and the saturation voltages of NMOS and PMOS devices.

The Fig. 4 confirms that the gain ($S(2,1)$) is directly dependent on the number of stages; the more the number increases, the greater the gain will be. In addition, we note that each block offers an additional gain of 4 dB.

**Figure 3.** LNA transistor level.

**Figure 4.** Gain comparison for different number of stages.

**LNA noise analysis**

The second characteristic is the intrinsic circuit noise. To calculate the LNA noise figure (NF), two noise types namely thermal and flicker noises are generated by MOS transistors. The noise generated by one stage is presented by Eq. (5).
Since the cascaded LNA 4 stages are similar, they generate the same noise and gain. Therefore, taking Fig. 5 into consideration, the total LNA noise is primarily established by the noise figure of its first amplifying stage. The total noise figure is provided by Eq. (7).

\[
NF_{tot} = NF + \frac{(NF - 1)}{G^3} (G^3 + G^2 + 1)
\]  

**Power consumption analysis.** The consumed power is one of the LNA important characteristics. It should be taken into account especially for transistor sizing. The total power consumption of the cascaded LNA is equal to:

\[
P_{dc} = N \times I \times V_{dd}
\]

where \(I\), \(N\times I\) and \(V_{dd}\) are respectively the stage one current, the total current budget for the LNA and the voltage supply.

**Cascaded amplifier sizing.** The LNA design optimization is a very important step to get a distributed amplifier with good performances. The LNA sizing including the four amplification stages is achieved as follows:

(i) First, we set the circuit specification presented by Table 1.
(ii) We established the current consumed by one stage (I) according to the above-mentioned specifications which allows calculating the PMOS transistor width. Then, we varied the NMOS transistor width for a single value of \((V_{gs} - V_{th})_n\) as shown in Fig. 6.
(iii) In order to satisfy the specification requirements introduced in Table 1 and obtain the optimal sizing, we spotted the second step (ii) for several values of \((V_{gs} - V_{th})_n\).

According to Fig. 6, we observed that the input reflection coefficient \((S(1,1))\) reaches its minimum value for the NMOS transistor width \((W_{nmos})\) equal to 80 \(\mu\)m. Hence, if we further increase the \(W_{nmos}\) value, the \(S(1,1)\) becomes greater than -10 dB. Therefore, the \(W_{nmos}\) optimum value is 80 \(\mu\)m.

**Simulation results**
The cascaded amplifier was simulated using CMOS 0.18 \(\mu\)m process. In this section, we validated the proposed techniques and the LNA specifications through simulation. The Fig. 7 shows the simulated LNA voltage gain \((S(2,1))\), the input reflection coefficient \((S(1,1))\), the output reflection coefficient \((S(2,2))\) and the reverse transmission coefficient \((S(1,2))\). As seen from this Figure, the LNA has a maximum gain of 17.5 dB and an \(S(1,2)\) parameter inferior to -80 dB which presents a good isolation between the input and the output of the distributed amplifier. The \(S(1,1)\) parameter is less than -10 dB and the \(S(2,2)\) parameter is lower than -8 dB. This confirms a good adaptation at the input and output of the proposed amplifier.

The LNA linearity measurement is important because it might be saturated, and this saturation leads to output power spectrum harmonics. To measure the proposed LNA linearity, we calculated the third intercept point \(I_{IP3}\) presented in Fig. 8 which is equal to +1 dBm. Therefore, the designed LNA provides a good linearity.

The real part of the input impedance matching varies between 30\(\Omega\) and 70\(\Omega\). The best adaptation (50 \(\Omega\)) is performed at 2.4 GHz and 4.4 GHz frequencies as indicated in Fig. 9.

The system stability was checked by testing whether its factor \(K\) is greater than 1, and \(B\) is greater than \(22–24\). These coefficients are expressed by:

\[
NF_{tot} = NF_1 + \frac{NF_2 - 1}{G_1} + \frac{NF_3 - 1}{G_1G_2} + \frac{NF_4 - 1}{G_1G_2G_3}
\]
Figure 6. (a) Gain curve (S(2,1)), (b) Input reflection coefficient curve (S(1,1)): for different NMOS transistor width (W_{NMO}) values.

| Parameters          | Values |
|---------------------|--------|
| S(2,1) (dB)         | > 15   |
| NF(dB)              | < 5    |
| S(1,1)/S(2,2) (dB) | < -10  |
| Pdc (mW)            | < 15   |
| IIP3 (dBm)          | > 0    |

Table 1. The proposed LNA Specifications.

Figure 7. S-parameters of the proposed LNA.
where $\Delta_s$ is expressed as:

$$K = \frac{1 - |S(2, 2)|^2 - |S(1, 1)|^2 + |\Delta_s|^2}{2|S(1, 2)S(2, 1)|} > 1 \quad (9)$$

$$B = 1 + |S(1, 1)|^2 - |S(2, 2)|^2 - |\Delta_l|^2 > 0 \quad (10)$$

where $\Delta_l$ is expressed as:

$$\Delta_s = S(1, 1)S(2, 2) - S(1, 2)S(2, 1) \quad (11)$$

The stability coefficients (K and B) presented in Fig. 10 confirm that K is greater than 1 and B is greater than 0. Consequently, the LNA is perfectly stable.

To evaluate the performance of the designed LNA, the following Figure of Merit (FOM) (Eq. (12)) has been used. It combines gain ($G$), linearity (IIP3), noise figure ($NF$) and power consumption ($P_{dc}$)\textsuperscript{29}.

$$FOM = \frac{G_{(mag)} \times IIP3_{(mW)}}{(NF - 1)_{(mag)} \times P_{dc_{(mW)}}} \quad (12)$$

The Table 2 lists the characteristics of the proposed LNA which are compared to recently published works. It is seen that the cascaded LNA has the highest FOM amongst comparable existing designs. This indicates that this circuit topology has compatibility among its features.
Conclusion

In this paper, an UWB LNA using the cascaded technique was designed. A four-stage optimized LNA was devised in the TSMC 0.18 μm CMOS process, while using only two inductances in the input matching impedance circuit. In comparison with the current works, this amplifier shows a good performances such as good gain, stability, linearity, noise and power consumption. This responds to the trend towards miniaturization and low power consumption in the biomedical field.

Data availability

The datasets generated during and/or analyzed during the current study are available from the corresponding author on reasonable request.

Received: 30 July 2021; Accepted: 10 November 2021
Published online: 19 November 2021

References

1. Ruijin, Z. et al. CRISPR-Cas12a-driven MXene-PEDOT:PSS piezoresistive wireless biosensor. Nano Energy 82, 26 (2021).
2. Perez-de-Luque, A. Guest edited collection: nanotechnology in agriculture. Sci. Rep. 10, 102 (2020).
3. Yuce, M. et al. Wideband communication for implantable and wearable systems. IEEE Trans. Microw. Theory Technol. 57, 2597–2604 (2009).
4. Mahfouz, M. Integration of uwb and wireless pressure mapping in surgical navigation. IEEE Trans. Microwave Theory Tech. 57, 569 (2009).
5. Marin, P., Borges, J., Gueye, P. B. & Velez, M. Wireless stress sensor based on magnetoelectric microwaves for biomedical applications: detection of collagen concentration. IEEE MTT-S International Microwave Biomedical Conference (IMBioC), 1–4 (2020).
6. Shuzhen, L., Kangyao, Z., Ling, Z. & Dianping, T. ZIF-8-Assisted NaYF4:Yb, Tm@ZnO converter with exonuclease III-powered DNA walker for near-infrared light responsive biosensor. Anal. Chem. 92, 1470–1476 (2020).
7. Daoud, M., Mnif, H. & Ghorbel, M. A proposed 2.45 GHz RF-symmetrical DC energy harvester for the power unit in the biosensor. J. Circuits Syst. Comput. https://doi.org/10.1142/S0218126621501759 (2021).
8. Negahdary, M., Sattarahmad, N. & Heli, H. Advances in prostate specific antigen biosensors-impact of nanotechnology. Clin. Chim. Acta 504, 43–55 (2020).
9. Ha-Van, N., Vu, T. L. & Thuy Le, M. An efficient wireless power transfer for retinal prosthesis using artificial intelligent algorithm, in IEEE European Microwave Conference (EuMC), 1115–1118 (2021).
10. Paknahad, J., Loizos, K., Humayun, M. & Lazgi, G. Targeted stimulation of retinal ganglion cells in epiretinal prostheses: A multiscale computational study. IEEE Trans. Neural Syst. Rehabil. Eng. 28, 2548–2556 (2020).
11. Daoud, M., Mnif, H. & Ghorbel, M. A proposed 2.45 GHz RF-symmetrical DC energy harvester for the power unit in the biosensor. J. Circuits Syst. Comput. https://doi.org/10.1142/S0218126621501759 (2021).
12. Rangayyan, R. M. Biomedical Signal Analysis (Wiley-IEEE Press, 2015).
13. Sarapeshkar, R. Ultra Low Power Bioelectronics: Fundamentals, Biomedical Applications, and Bio-inspired Systems (Cambridge University Press, 2010).
14. Humayun, M. et al. Visual perception in a blind subject with a chronic microelectronic retinal prosthesis. *Vision. Res.* **43**, 2573–2581 (2003).
15. Fort, A. et al. An ultra-wideband body area propagation channel model from statistics to implementation. *IEEE Trans. Microw. Theory Tech.* **54**, 1820–1826 (2006).
16. Gao, Y. et al. Low-power ultra wide band wireless telemetry transceiver for medical sensor applications. *IEEE Trans. Biomed. Eng.* **58**, 768–772 (2011).
17. Chung, W. H. et al. A cross-layer unequal error protection scheme for prioritized H.264 video using RCPC codes and hierarchical QAM. *J. Inf. Process. Syst.* **9**, 53–68 (2013).
18. Chavez-Santiago, R. & Balasingham, I. Ultra wideband signals in medicine. *IEEE Signal Process. Mag.* **31**, 130–136 (2014).
19. Win, M. Z. & Scholtz, R. A. Impulse radio: how it works. *IEEE Commun. Lett.* **2**, 36–38 (1998).
20. Vaithianathan, V., Raja, J. & Srinivasan, R. A low power, high gain, low noise amplifier with improved noise figure and input matching for ultra wide band applications. *IJSIT Trans. Electr. Eng.* **36**, 163–174 (2012).
21. Benamor, I., et al. Fast power switching low-noise amplifier for 6–10 GHz ultra-wideband applications, in *IEEE International Conference on Electronics, Circuits, and Systems*, 759–762 (2013).
22. Daoud, M., et al. Design of an OOK IR-UWB front-end for biomedical devices, in *IEEE International Midwest Symposium on Circuits and Systems*, 1–4 (2016).
23. Daoud, M., et al. Inductive degeneration low noise amplifier for IR-UWB receiver for biomedical implant, in *IEEE International Conference on Microelectronics*, 95–98 (2015).
24. Daoud, M., Ghorbel, M. & Mnif, H. A non-coherent high-speed IR-UWB receiver for biomedical implants, in *IEEE International Conference on Advanced Technologies for Signal and Image Processing*, 533–538 (2014).
25. Daoud, M., Mnif, H. & Ghorbel, M. A low power low noise amplifier for 2.45GHz ISM receiver for body area network, in *IEEE International Design & Test Symposium*, 296–301 (2016).
26. Daoud, M., Mnif, H. & Ghorbel, M. Resistive termination low noise amplifier for bio-sensor applications, in *IEEE International Design & Test Symposium*, 245–249 (2016).
27. Jayaraman, K., et al. A self-healing 2.4GHz LNDRA with on-chip S11/S21 measurement /calibration for in-situ PVT compensation, in *IEEE Radio Frequency Integrated Circuits Symposium*, 311–314 (2010).
28. Razavi, B. *RF Microelectronics* (Pearson, 2011).
29. Lin, Y. S., Chang, J. F. & Lu, S. S. Analysis and design of CMOS distributed amplifier using inductively peaking cascaded gain cell for UWB systems. *IEEE Trans. Microwave Theory Techn.* **59**, 2513–2524 (2011).
30. Li, C., et al. LNA design with CMOS SOI process l.4dB NF Ka band LNA, *IEEE/MTT-S International Microwave Symposium*, 1484–1486 (2018).
31. Cheng, X. et al. A broadband GaAs pHEMT low noise driving amplifier with current reuse and self-biasing technique. *Analog Integr. Circ. Sig. Process.* **99**, 191–198 (2019).
32. Nikandish, G., Youssef, A. & Kalantari, M. A broadband multistage LNA with bandwidth and linearity enhancement. *IEEE Microwave Wirel. Compon. Lett.* **26**, 834–836 (2016).
33. Wang, Y. J. & Hajimiri, A. A Compact low-noise weighted distributed amplifier in CMOS, in *IEEE International Solid-State Circuits Conference*, 220–221 (2009).
34. Zhang, F. & Kinget, P. Low-power programmable gain CMOS distributed LNA. *IEEE J. Solid-State Circuits* **41**, 1333–1343 (2006).
35. Zhu J., Krishnaswamy H. & Kinge P. R. A DC-9.5GHz noise-canceling distributed LNA in 65nm CMOS, in *IEEE Radio Frequency Integrated Circuits Symposium*, 177–180 (2013).

**Author contributions**
M.D. wrote the main manuscript text and prepared figures, M.G. and H.M. revise the language. All authors reviewed the manuscript.

**Competing interests**
The authors declare no competing interests.

**Additional information**
Correspondence and requests for materials should be addressed to M.D.

**Reprints and permissions information** is available at [www.nature.com/reprints](http://www.nature.com/reprints).

**Publisher’s note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit [http://creativecommons.org/licenses/by/4.0/](http://creativecommons.org/licenses/by/4.0/).

© The Author(s) 2021