Real-Time Nonlinear Behavioral Electrothermal Device-Level Emulation of IGBT on Heterogeneous Adaptive Compute Acceleration Platform

BINGRONG SHANG (Graduate Student Member, IEEE), TIANSHI CHENG (Member, IEEE), TIAN LIANG (Member, IEEE), NING LIN (Member, IEEE), AND VENKATA DINAVAHI (Fellow, IEEE)

Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB T6G 2V4, Canada

CORRESPONDING AUTHOR: BINGRONG SHANG (e-mail: bingrong@ualberta.ca)

This work was supported by the Natural Science and Engineering Research Council of Canada (NSERC).

ABSTRACT Power converter design evaluation by means of real-time simulation techniques is prevalent, although it is mostly restricted to simple power semiconductor switch models that exclude device-level physical details. In this work, the nonlinear high-order electrothermal model of the IGBT is developed and then deployed onto the heterogeneous digital hardware for real-time implementation. As the complexity of the NBM of the IGBT poses a significant computational burden on real-time hardware emulation, ML methodology is utilized so that the trained model can reproduce the characteristics of its original counterpart as much as possible and then it is implemented on the ACAP, which composes of the PS, PL, and AIE. The vector multiplication feature of the AIE caters to mathematical operations of the ML-based model particularly well and consequently enables it to be executed in real-time with remarkable speedup over the original model with which matrix inversion is otherwise mandatory. Finally, the validation for real-time device-level results and system-level results of a multiconverter system is provided by SaberRD and MATLAB/Simulink.

INDEX TERMS Adaptive compute acceleration platform (ACAP), AI engine (AIE), artificial neural network (ANN), field-programmable gate array (FPGA), insulated-gate bipolar transistor (IGBT), machine learning (ML), power electronic converters, real-time systems.

I. INTRODUCTION Power electronic converters have been playing a significant role in power supply systems in many domains, such as rail transportation [1], electric vehicles [2], and ship power systems [3]. The Insulated Gate Bipolar Transistor (IGBT) is now one of the most important and extensively used power semiconductor switches in the aforementioned applications for its advantages and characteristics, such as large capacity, simple driving, easy protection, and high switching frequency.

There is a growing volume of literature that establishes the system-level simulation of these converter-based systems for their design and performance evaluations [4], [5], [6], [7].
where most of them are based on detailed modeling or average value modeling, which suffices for the testing and verification of system-level converter functions such as frequency regulation and voltage adjustment. When an in-depth study is required for a comprehensive electrothermal transient analysis, the device-level modeling is compulsory [7], as it reveals the transient performance of the power semiconductor switch, so that the transient voltage, current, and thermal stresses can be monitored accurately for real converter design evaluation [8].

Various device-level IGBT models have been developed and widely used in the past for power converter simulation [9], [10], such as the analytical model, and the NBM. However, the modeling complexity due to the inclusion of device transients poses a significant challenge accompanied by a high chance of numerical divergence. This often results in a short simulation duration that is even insufficient for the system to reach its steady state, especially in commercial simulation tools such as PSpice, Multisim™, and SaberRD. Therefore, hardware acceleration using FPGA has been adopted for medium-scale power converters where a dramatic speedup over CPU was attained [11], [12]. In addition, [13] implements the device-level simulation of the IGBT model using the parallel algorithm on gate recurrent unit (GPU), which also significantly improves the simulation efficiency. Real-time simulation [14] is playing an increasingly vital role in the development and testing stages of power electronics and requires the model to be updated strictly within the corresponding simulation time-step, but the nonlinear property of the device model determines that real-time execution can hardly be met due to a Newton-based iterative solution of a high-order matrix equation. As a result, both hardware acceleration and algorithm optimization are necessary to achieve that goal.

Machine learning (ML) has begun to be employed in power systems and power converters to reduce the computational burden of conventional models [15], [16], and various NNs including GRU [17] and recurrent neural networks (RNN) [18] are utilized to train models and obtain accurate results and improve the simulation efficiency. As a novel and time-saving approach, ML can also be applied to the study of circuit transients by learning a specific dataset and configuring the NN to create the design-compliant models [19]. However, this approach has yet to be explored for power electronics device simulations. In this article, the ML methodology is adopted for avoiding high-dimensional matrix equations that are challenging to solve by traditional methods.

Compared to the conventional FPGA, the Versal™ ACAP from Xilinx has an innovative design in terms of hardware architecture, which combines adaptable engines, scalar engines, intelligent engines, and NoC to provide powerful heterogeneous acceleration for a wide range of applications [20]. As the most critical and innovative part of ACAP, the AIE is a highly optimized processor with many features, such as the SIMD vector unit, and VLIW function that can be used in the field of real-time emulation to solve the data-intensive computing issues.

In this work, the IGBT electrothermal NBM has been implemented and evaluated on the Versal™ ACAP’s PS, PL, and AIE, separately. The ML-based model is proposed to accommodate the SIMD vector processing feature of the ACAP, specifically, the adoption of the NN enables faster matrix calculations to replace the complex iterative matrix inversion in the transient simulation process. The ML model is realized through learning from the dataset of IGBT NBM, and the AIE SIMD vector unit provides intrinsics [21] to make the model emulation more efficient before being implemented on the ACAP. Finally, the simulation results of a multiconverter system are verified by MATLAB/Simulink.

The rest of this article is organized as follows. Section I introduces the IGBT device-level nonlinear behavioral electrothermal model. In Section III, the Versal™ ACAP architecture including PS, PL, and AIE is introduced, and the implementation and performances of the NBM in these three domains are also presented. The ML model, training methodology, and vectorized implementation are described in Section IV. Section V shows the validation of the ML model and hardware simulation results. Finally, Section VI concludes this article.

II. NONLINEAR BEHAVIORAL ELECTROTHERMAL DEVICE-LEVEL EMULATION OF IGBT

A. IGBT NBM

The NBM [22] of an IGBT with its inherent antiparallel diode is shown in Fig. 1(a). According to definition

$$i(t) = C \frac{dv(t)}{dt}$$

(1)
a capacitor can be discretized by backward Euler as
\[
\int_{t - \Delta t}^{t} i(t) \, dt = C [v(t) - v(t - \Delta t)]
\]
(2)
\[
i(t) = \frac{C}{\Delta t} v(t) - \frac{C}{\Delta t} v(t - \Delta t)
\]
(3)
\[
i(t) = -\frac{C}{\Delta t} v(t) + I_{\text{eq}}
\]
where \( \Delta t \) is the time-step. The equivalent conductance is defined as
\[
G_{eq} = \frac{C}{\Delta t}, \quad \text{and the equivalent current source}
\]
\[
I_{eq} = -\frac{C}{\Delta t} v(t - \Delta t).
\]
Consequently, for capacitor \( C_{eq} \), the conductance \( G_{eq} \) and current source \( i_{eq} \) are given as
\[
G_{eq} = \frac{C_{eq}}{\Delta t}
\]
(4)
\[
i_{eq} = -G_{eq} \cdot v_{eq} (t - \Delta t).
\]
(5)
The discretized forms of nonlinear capacitors \( C_{cg} \) and \( C_{ce} \) are identical, e.g.,
\[
C_{cg} = \begin{cases} C_{cg} \cdot (1 + \frac{v_{cg}}{V_{th}})^{-m}, & v_{cg} > 0 \\ C_{cg}, & v_{cg} \leq 0 \end{cases}
\]
(6)
where \( m \) is the Miller capacitance exponent coefficient, which is set to 0.5 by default, and \( C_{cg} \) is the fixed capacitance, given in Appendix A.

Similar to \( C_{ge} \), the conductance could be calculated as \( G_{Ccg} = \frac{C_{cg}}{\Delta t} \) and the equivalent current source as
\[
i_{Ccg} = \frac{q_{Ccg}(t) - q_{Ccg}(t - \Delta t)}{\Delta t} - G_{Ccg} \cdot v_{Ccg}(t)
\]
(7)
where \( q_{Ccg} \) is the charge.

Since the IGBT has three operating states: OFF state, linear, and saturation regions, the MOSFET is adopted for model description, and its equivalent current \( i_{\text{mos}} \) can be formulated by three segments, namely
\[
i_{\text{mos}} = \begin{cases} 0, & (v_{cg} < V_{th}) \lor (v_d \leq 0) \\ a_2 \cdot v_d^{(z+1)} - b_2 \cdot v_d^{(z+2)}, & v_d < (y \cdot \Delta V_{C_{ge}})^{\frac{1}{2}} \\ a_1 \cdot b_1 \cdot \Delta V_{C_{ge}}, & \text{others} \end{cases}
\]
(8)
where \( a_1, a_2, b_1, b_2, x, y, \) and \( z \) are coefficients, \( V_{th} \) and \( V_d \) are the voltages over capacitor \( C_{ge} \) and \( i_{\text{mos}} \), respectively, \( V_{th} \) is the IGBT channel threshold voltage, and \( \Delta V_{C_{ge}} \) is defined as
\[
\Delta V_{C_{ge}} = v_{C_{ge}} - V_{th}.
\]
(9)
Consequently, the conductance \( G_{\text{mos}} \) and transconductance \( G_{\text{mosce}} \) resulting from the discretization of the component can be derived by taking partial derivatives of \( v_{cg} \) and \( v_{ge} \), respectively, and each operation state has a different form.

1) ON STATE
Under ON state, i.e., \( v_d \) is less than the value of \( (y \cdot \Delta V_{C_{ge}})^{\frac{1}{2}} \), the conductance and transconductance are expressed by the following equations:
\[
G_{\text{mos}} = \frac{\partial i_{\text{mos}}}{\partial v_d} = a_2(z + 1) \cdot v_d^{(z)} - b_2(z + 2) \cdot v_d^{(z+2)}
\]
(10)
\[
G_{\text{mosce}} = \frac{\partial i_{\text{mos}}}{\partial v_{C_{ge}}} = \frac{\partial a_2}{\partial v_{C_{ge}}} \cdot v_d^{(z+1)} - \frac{\partial b_2}{\partial v_{C_{ge}}} \cdot v_d^{(z+2)}.
\]
(11)
2) TRANSIENT STATE
Under the transient stage, the conductance \( G_{\text{mos}} \) is zero, and the transconductance can be derived as
\[
G_{\text{mosce}} = \frac{2 \Delta V_{C_{ge}}} {(a_1 + b_1 \Delta V_{C_{ge}})} - \frac{b_1 \Delta V_{C_{ge}}^{2}} {(a_1 + b_1 \Delta V_{C_{ge}})^2}.
\]
(12)
3) OFF STATE
When the IGBT is OFF, both \( G_{\text{mos}} \) and \( G_{\text{mosce}} \) are zero.

Taking the different forms of \( G_{\text{mos}} \) into consideration, the companion current of \( i_{\text{mos}} \) can be calculated by
\[
i_{\text{mos}} = i_{\text{mos}} - G_{\text{mos}} \cdot v_d - G_{\text{mosce}} \cdot v_{C_{ge}}.
\]
(13)

The tail current \( I_{\text{tail}} \) occurs when the IGBT is being turned OFF, and it can be estimated using the formula below
\[
I_{\text{tail}} = \begin{cases} 0, & \text{if } V_{th} - i_{\text{mos}} < V_{th} \\ \frac{V_{tail} - i_{\text{mos}} \cdot i_{\text{rat}}}{V_{tail}}, & \text{others} \end{cases}
\]
(14)
where \( i_{\text{rat}} \) is a fixed current.

Finally, all subunits are combined and expressed as
\[
G_{\text{IGBT}} \cdot V_{\text{IGBT}} = I_{\text{IGBTeq}}
\]
(15)
where \( G_{\text{IGBT}} \) is the \( 5 \times 5 \) admittance matrix, \( V_{\text{IGBT}} \) is the IGBT node voltage, and \( I_{\text{IGBTeq}} \) is the companion current.

B. DIODE NBM
The nonlinear behavioral power diode model is demonstrated in the right part of Fig. 1(a). The relationship between diode static current \( I_d \) and its junction voltage is expressed by
\[
I_d = I_s \cdot [e^{(V_{j} / V_{th})} - 1]
\]
(16)
where \( I_s \) is the leakage current, \( V_{th} \) is the junction barrier potential, and \( V_j \) is the static junction voltage.

The nonlinear diode conductance \( G_j \) and the companion current \( I_{jeq} \) are
\[
G_j = \frac{\partial I_d}{\partial V_j} = \frac{I_s}{V_{th}} e^{(V_j / V_{th})}
\]
(17)
\[
I_{jeq} = I_d - G_j \cdot V_j.
\]
(18)

C. IGBT ELECTRO-ThERMAl MODEL
As given in Fig. 1(b), the process in which the power loss causes semiconductor junction temperature rise can be modeled by the R-C pairs as an equivalent electrothermal
As shown in Fig. 2(b), the AIE array is the network [23] which is generally expressed as

\[ Z_{th} = \sum_{i=1}^{N} R_{th(i)} \left( 1 - e^{-\frac{t}{\tau_i}} \right) \]  \hspace{1cm} (19)

\[ C_{th(i)} = \frac{\tau_i}{R_{th(i)}} \]  \hspace{1cm} (20)

where \( R_{th(i)} \) and \( \tau_i \) are constants. The power loss of the IGBT \( P_{loss} \) is numerically equal to the input current of the transient thermal impedance equivalent circuit. On the other hand, the terminal voltage of the current source can be taken as the semiconductor’s junction temperature \( T_j \)

\[ T_j(t) = \sum_{i=1}^{4} \frac{P_{loss}(t) + I_{ci}(t - \Delta t)}{G_{ci} + R_{th(i)}} + T_e \]  \hspace{1cm} (21)

where \( T_e \) stands for the ambient temperature, \( G_{ci}=\Delta t/2C_{th(i)} \), and \( I_{ci} \) is the capacitor history current.

III. IGBT NBM IMPLEMENTATION ON ACAP

Versal™ devices are the first ACAP based on the TSMC 7 nm FinFET process technology of Xilinx. Fig. 2(a) depicts the architecture of ACAP, which consists of a scalar engine (PS), an adaptable engine (PL), and an intelligent engine, all of which are connected together via a series of high-speed and integrated horizontal and vertical paths NoC to achieve remarkable performance and meet design timing, speed, and logic utilization requirements.

A. IGBT DESIGNS ON ACAP

1) AI Engine: As shown in Fig. 2(b), the AIE array is the top-level hierarchy of the AI architecture, which integrates a 2-D array of AIE tiles. The AIE array interface enables the AIE to communicate with the rest of the Versal™ device through the NoC or directly to the PL. The AIE tile architecture is shown in Fig. 2(c), where each tile includes one tile interconnect module which handles AXI4 input/output, a memory module, and an engine, which can access up to four memory modules in four directions. The AIE, shown in Fig. 2(d), is a highly-optimized processor that supports both fixed-point and floating-point precision and is organized as an array of AIE tiles, which can contain up to 400 tiles on the VC1902 device used in this work.

The AIE programming flow is carried out in two phases with the Vitis integrated design environment: Kernel programming and graph programming. A kernel describes a specific computing process running on a single AIE tile where C/C++ code is used for programming, and a C++ framework is provided by Xilinx to create graphs from kernels that contain declarations for the graph nodes and connections. A graph will instantiate and connect the kernels using buffers and streams, and also describe the data transfer between the AIE array and the rest of the ACAP device.

Fig. 3 shows the dataflow graph and kernels of the NBM implementation, which is achieved by five AIE kernels (pre_cal, diode, igbt_on, igbt_off, and igbt_transient), connections, and different types of buffer, where the data transfer between kernels is memory-to-memory and the transmission of data between kernels and PL is stream-to-memory or memory-to-stream. First, the node voltage of the IGBT is sent as input to the first kernel pre_cal for parameters precalculation, the second kernel diode computes the parameters of the diode, and the third to fifth kernels igbt_on, igbt_off, and igbt_transient are designed to perform IGBT nonlinear functions in the ON state, OFF state, and transient state, respectively, and finally, the outputs make up the admittance matrix in (15).

2) PS: As shown in the scalar engine part of Fig. 2(a), the application processing unit (APU) is based on the ARM Cortex-A72 processor core to provide general-purpose computing in a standard programming environment [24], which is chosen for IGBT NBM computation since it offers higher capabilities and a high clock frequency of up to 1700 MHz. The OpenCL and the (XRT) methodology are adopted for software programming, which enables multiple kernels to be executed concurrently with initialized command queue and thus is highly efficient in performance.

3) PL: PL is an extensible structure that enables the creation of a wide range of conceivable functions. It consists of digital signal processor engines, configurable logic blocks, configuration RAM, and BRAM, which can be configured together to create numerous types of hardware functionalities...
including accelerators, processors, functional pipeline units, and peripherals [24]. As shown in the left part of Fig. 3, PL establishes connections between PS, NoC, AIE, high-density I/O buffers, and components instantiated within the PL. In the IGBT NBM design, the global memory input/output port is used to connect external memory mapped to or from the global memory, which accesses DDR memory directly with a bandwidth throughput of 3200 MB/s. The connections and configuration of the PL elements are captured in the Vivado design suite and the Vitis unified software platform toolchain using a programmable device image.

B. COMPARISON OF NBM IMPLEMENTATIONS ON THREE DOMAINS

Fig. 4 shows the setup of the hardware platform Xilinx Versal™ VCK190 board with the ACAP device XCVC1902. The IGBT NBM is implemented on the PS, PL, and AIE of the ACAP, respectively, for a comprehensive evaluation of different design schemes. When the simulation duration is 0.05 s, the actual execution time for the simulation is 0.042 s on the PS. Then, the real-time ratio could be expressed as $\frac{0.05}{0.042} = 1.19$, which indicates that for a single IGBT, the simulation speed is slightly faster than real-time. However, the simulation of a power converter with many IGBTs slows down significantly due to the inadequate scalability of PS.

Table 1 lists the latency and resource utilization of NBM implementation on AIE and PL. While the PL has the advantages of numerous resources and customizability to support the simulation of systems with multiple IGBTs, a heavy data dependency of the NBM restricts parallelism and ultimately leads to high latency. The AIE has highly optimized processors and a data stream frequency of 1 GHz for efficient parallel processing. The AIE scalar processor has an excellent performance on fixed-point data processing but is not ideal for floating-point data required by NBM, as shown in Table 1. To accelerate the computing process, the ML strategy and AIE vector unit are adopted, as the adapted vectorized data type and SIMD features enable the IGBT NN model to be processed simultaneously.

TABLE 1. NBM Implementation in AIE and PL

| Part       | Latency | Resource Utilization |
|------------|---------|----------------------|
| AIE Scalar Unit | 10.946\(\mu\)s | AIE Tiles Kernels  5  5  1.25% |
| PL         | 3.37\(\mu\)s | BRAM 28  1.45% |
|            |         | URAM 0  0.00% |
|            |         | DSP 252  12.80% |
|            |         | LUT 52230  5.80% |
|            |         | FF 21306  1.18% |
A. SELECTION OF NN TOPOLOGY

Different NNs such as CNN, RNN, and ANN are novel trends in the realm of ML, providing impetus for various applications. Similarly, the NN methodology can be valuable in the field of real-time simulation, as one of its benefits is that it can take advantage of the numerical prediction property to derive the corresponding output model by training on specific data, thus avoiding the extensive computations caused by iterations during transient states.

In Fig. 5(a), an elementary version of the NN is depicted, with a multilayer structure formed by certain neurons, notably the input layer, the hidden layer, and the output layer, each node in the upper layer is linked to all the nodes in the next layer. The mathematical expression is

$$Y = f(X \cdot W + b) = f \left( \sum_{i=1}^{n} X_i W_i + b \right)$$

where $X$ is the input, $n$ is the number of neurons, $Y$ is the output, $W$ is the weight, and $b$ is the bias.

Fig. 5(b) represents the general mathematical model of NN, where the input variables from $x$ to $x_i$ are multiplied with the weight matrix $W$ and summed with the bias value $b$. Finally, the activation function serves as a nonlinear mapping, limiting the amplitude of the output to a specific range. Common activation functions include sigmoid, tanh, and ReLU [25], of which ReLU is the most popular type in machine learning compared to the Sigmoid and Tanh functions since ReLU has only a linear relationship and its computation is faster than the other, which needs to perform exponential operations.

In this work, ANN is chosen as the IGBT NBM transient state ML model because it has the feature of fitting the intermediate data curve by the first and last data only, which avoids the problem of computational iterations in traditional EMT models, and its high parallelism and low execution delay can match the criteria of transient simulation.

B. DATA COLLECTION AND TRAINING METHODOLOGY

One crucial part of ML training of devices is the selection of the dataset since it will influence the accuracy of the training results and the generality of the model. For the IGBT Siemens BSM300GA160D, rated 1600 V, 300 A in this work, where the parameters are provided in Appendix A, the dataset is extracted from the MATLAB simulation results of the IGBT NBM, and both the turn-ON and turn-OFF data during the transient state should be of concern.

The corresponding IGBT NBM ANN model has five input variables including the initial and last status of the transient state voltage $V_{\text{start}}$, $V_{\text{end}}$, current $I_{\text{start}}$, $I_{\text{end}}$, and gate signal $V_g$. All these data are normalized to $(-1, 1)$ using min–max normalization, which allows for easier data processing and better training performance.

The MAE is used to measure the accuracy of the training model

$$\text{MAE} = \frac{1}{n} \sum_{i=1}^{n} |y_{i}^{\text{pre}} - y_i|,$$

where $n$ is the total number of the output, $y_i$ is $i^{th}$ originate value from the dataset, and the $y_{i}^{\text{pre}}$ is the corresponding output of the ANN model. The Adam optimization algorithm is adopted as the training methodology in this work to minimize the error [26]. Fig. 6 shows the MAE of the IGBT ANN model, which presents the error reduction during the training process. The training epoch is selected as 1000 to reduce error, and the hidden layer size is set to 32 to improve the efficiency of the AIE vector code since the size of the accumulator is a multiple of 8-b. Since the MAE of one hidden layer is not significantly distinct from that of two hidden layers, it is used to achieve optimal performance.
C. MATRIX MULTIPLICATION IMPLEMENTATION WITH AIE

From the previous part of this section and the mathematical expression, the input variables need to be multiplied by the weight and summed by bias, which could be seen as the matrix multiplication and addition for the hidden layer and output layer. Some changes are performed to the matrix size that has no impact on the outcome to make the operations adaptable for the AIE vectorized code, e.g., for the hidden layer, the size of the weight matrix $\mathbf{W}$ is $32 \times 8$, the input matrix $\mathbf{X}$ is $8 \times 1$, and the bias matrix $\mathbf{b}$ is $32 \times 1$.

The column-based matrix multiplication is implemented using vectorized AIE code, where the vector data types pack multiple scalar data elements into a wider vector. In this case, both the AIE API and intrinsics are employed to increase
design productivity. The AIE API, which is implemented as a C++ header-only library and offers types and operations that are converted into effective low-level intrinsics, is a portable programming interface for accelerators. In the meantime, the vector data types and the MAC intrinsics [21] are deployed for application-level programming in this work.

There are two solutions based on AIE floating-point intrinsics to implement the matrix multiplication; the first strategy is to perform the multiplication with \( \text{fp mul} \) and then add it with the bias matrix to the accumulator using \( \text{fp mac} \). Another methodology, the more efficient way presented in this article, is to apply \( \text{fp mac} \) intrinsic only as shown in Fig. 7(a). Firstly, the bias matrix \( b \) is loaded to the accumulator, then the weight matrix \( W \) is stored at several accumulators by column, and each column in the weight matrix is multiplied by the corresponding row of the input matrix \( X \), where the \( \text{fp mac} \) intrinsic is applied to perform both the matrix multiplication and addition, the full IGBT ANN AIE vectorized matrix calculation is shown in Fig. 7(b).

V. EMULATION RESULTS AND DISCUSSION

A. IGBT ANN MODEL VALIDATION AND PERFORMANCE

Fig. 8 gives the ANN model training results compared with the offline device-level (100-ns time-step) simulation tool.

FIGURE 10. System-level results with AC fault from offline simulation (top), and ML model (bottom): (a)–(d) Power of the grid, full-bridge, and half-bridge loads, buck load, and boost load. (e)–(f) Voltage of dc side and ac side.
SaberRD, where Fig. 8(a) is the IGBT transient current and voltage of the turn-ON state and Fig. 8(b) is the turn-OFF state. Fig. 8(c) and (d) show the IGBT junction temperature at 200 A and 333 A, where the latter needs an additional cooling system. Table 2 shows the latency and resource consumption of different parts of the ANN model implemented in AIE. A comparison of matrix multiplication implementations on different hardware platforms is given in Table 3, for the same size matrix multiplication, AIE is 2.6 times faster than CPU and more than 28 times faster than FPGA.

### TABLE 2. IGBT ANN Model Performance in AIE

| Part          | Latency | Size          | Resource |
|---------------|---------|---------------|----------|
| Hidden layer  | 136 ns  | (32 × 8)× [8 x 1] + [32 x 1] | 0.3%     |
| Output layer  | 1706 ns | (80 × 32)× [32 x 1] + [80 x 1] | 0.5%     |
| ReLU          | 68 ns   | (32 × 1)      | 0.25%    |

### TABLE 3. Comparison of Matrix Multiplications on Different Hardware

| Hardware Type | Platform         | Size          | Latency |
|---------------|-----------------|---------------|---------|
| AI Engine     | Versal\textsuperscript{TM} VCK190 | (32 × 8)× [8 x 1] + [32 x 1] | 136 ns |
| FPGA          | Zynq\textsuperscript{TM} ZU106 | (32 × 8)× [8 x 1] + [32 x 1] | 3860 ns |
| CPU           | Intel\textsuperscript{TM} Corp | (32 × 8)× [8 x 1] + [32 x 1] | 360 ns |

### TABLE 4. Resources Consumption of a VSC Converter

| Part           | Latency | BRAM | DSP | FF | LUT | URAM |
|----------------|---------|------|-----|----|-----|------|
| Control        | 4280 ns | 0.21%| 0.51%| 0.20%| 0.40%| 0    |
| Solver         | 8900 ns | 0.10%| 0.20%| 0.28%| 0.62%| 0    |
| Converter      | 1510 ns | 0.41%| 0.40%| 0.24%| 0.51%| 0    |

**B. REAL-TIME SYSTEM-LEVEL EMULATION RESULTS**

The case study system is presented in Fig. 9, where Fig. 9(a) shows the two-level VSC converter. For the dc side, as shown in Fig. 9(b), there are four kinds of load circuits, namely half-bridge load, buck load, boost load, and full-bridge load, and Fig. 9(c) presents the control diagram. The system parameters are given in Appendix B. The emulation of the system is implemented on the Xilinx Versal\textsuperscript{TM} ACAP XCVC1902, where the time-step is 5 μs. Table 4 provides the hardware resources consumption and the latency of the different parts of the system.

Fig. 10 demonstrates the simulation results of the case study system with the AC side fault at 0.4 s as shown in Fig. 9(a). In Fig. 10(a), before the ac side fault, the power of the grid varied in the range of approximately 600 to 900 kW; and it quickly drops to about 50 kW when the fault occurs. Then, after 0.1 s, the grid power is gradually restored. Fig. 10(b) displays the power of the full-bridge and half-bridge load, which both decrease from their original power at fault, and increase to peak at 0.5 s, then reinstate at 0.6 s. Fig. 10(c) is the power of the buck load and has the same trend as the previous figures while the value drops to 0 when the fault happens. Then, after 0.1 s, the buck power remains steady before the fault, and the value changes from −124 kW to −110 kW between 0.4 s to 0.5 s, and recovery to the original value after 0.1 s. Fig. 10(e) and (f) is the voltage on the dc side and ac side. Fig. 11 gives the junction temperature of an IGBT in the simulation of the whole system. In Fig. 11(a), with cooling system 1 which has the insufficient capacity as given in Appendix A, the junction temperature reaches about 220\degreeC at the steady state. Fig. 11(b) shows that with a decent capacity, such as cooling system 2, the temperature remains below 70\degreeC even though the fault occurred.

In Fig. 12, the simulation results of the system are presented with the dc side half-bridge load circuit fault at 0.5 s and last
for 2 s. Fig. 12(a) shows the grid power between 0 and 3.0 s, and it can be seen that the power increases to about 95 kW at 0.5 s, and then returns to its original value at 2.5 s. Fig. 10(b) is the power of the full-bridge and buck load, both of which do not change considerably after the fault occurs. In Fig. 12(c), the power of the half-bridge load increases from its original value to 440 kW and becomes stable in the range of 390 kW to 420 kW, then restored after the fault ends at 2.5 s. Fig. 12(d) shows the dc side voltage, which originally varied between approximately 950 V and 1040 V, and changed to between 940 V and 1050 V after the fault occurred.

VI. CONCLUSION

Real-time emulation of a device-level NBM of IGBT is a challenging task due to its high computation burden arising from the need for an iterative solution of device equations to obtain a convergent solution of every nanosecond scale time-step. In this article, a ML strategy is proposed to tackle the IGBT nonlinear behavioral electrothermal model and demonstrated in a multiconverter supply-load system case study. The model is implemented on three main domains of a novel heterogeneous ACAP hardware: PS, PL, and AIE, which are introduced in detail in terms of functionality and features. The performance evaluation results, covering latency and hardware resource consumption, are provided separately. To make better utilization of the VCK190 hardware platform and AIE characteristics to achieve the requirements of real-time simulation, the IGBT ML-based model and NNs training methodology are proposed, where the ANN model is adopted to convert the complex computational iterative process of the transient state into the simpler matrix operations. From results comparisons with the conventional model in device-level emulation, the error of the IGBT ML model is within 1%, and the real-time requirement can be achieved with less resource consumption. The system-level simulation results are given for two different fault scenarios on both ac and dc sides and validated by MATLAB/Simulink. The proposed modeling and implementation strategies can be applied in the future for real-time emulation of energy conversion systems in various practical applications.

APPENDIX A

The parameters of the IGBT Siemens BSM300GA160D, rated 1600 V, 300 A behavioral model: $V_f = 6.3$ V, $x = 0.974$, $y = 1.429$, $z = 0.369$, $a_1 = 0.022$, $b_1 = 0.004$, $a_2 = 92.5129$, $b_2 = 4.0188$, $r_{tail} = 1 \mu F$, $C_{tail} = 10 F$, $I_{sat} = 0.05$, $C_{geo} = 40 nF$, $C_{qgo} = 110 nF$.

Cooling System 1: $R_1 = 2.1$ KkW, $R_2 = 9.2$ KkW, $R_3 = 42.6$ KkW, $R_4 = 6.3$ KkW, $r_1 = 0.0008 s$, $r_2 = 0.013 s$, $r_3 = 0.05 s$, $r_4 = 0.063 s$.

Cooling System 2: $R_1 = 1.33$ KkW, $R_2 = 7.05$ KkW, $R_3 = 5.23$ KkW, $R_4 = 2.8$ KkW, $r_1 = 0.00147 s$, $r_2 = 0.034 s$, $r_3 = 0.168 s$, $r_4 = 1.11 s$.

APPENDIX B

The parameters of the case study system: The grid voltage $V_s = 490$ V (L-L), 60 Hz; the transformer 1MVA, 25 kV/490 V; $C_{dc} = 0.0333 F$; the half-bridge load 400+50 kVA; the buck load 250 kW, duty $D = 0.55$; the boost supply $V_{boost} = 500$ V, duty $D = 0.8$; the full-bridge load 200+50 kVA.

REFERENCES

[1] D. Ronangi and S. S. Williamson, “Modular multilevel converters for transportation electrification: Challenges and opportunities,” IEEE Trans. Transport Electrific., vol. 4, no. 2, pp. 399–407, Jun. 2018.
[2] Q. Sun, J. Wu, C. Gan, J. Si, J. Guo, and Y. Hu, “Cascaded multilevel converter for SM-based hybrid electrical vehicle applications,” IEEE Trans. Power Electron., vol. 34, no. 12, pp. 11940–11951, Dec. 2019.
[3] A. Frances-Roger, A. Anvari-Moghaddam, E. Rodriguez-Diaz, J. C. Vasquez, J. M. Guerrero, and J. Uceda, “Dynamic assessment of cots converters-based dc integrated power systems in electric ships,” IEEE Trans. Ind. Electron., vol. 66, no. 3, pp. 1627–1637, Mar. 2019.
[4] G. Rojas-Dueñas, J.-R. Riba, and M. Moreno-Eguilaz, “A deep learning-based modeling of a 270 V-to-28 V. DC-DC converter used in fuel cell electric vehicle,” IEEE Trans. Veh. Technol., vol. 8, pp. 113512–113531, Jun. 2020.
[5] O. A. Alimi, K. Ouahada, and A. M. Abu-Mahfouz, “A review of machine learning approaches to power system security and stability,” IEEE Access, vol. 8, pp. 113512–113531, Jun. 2020.
[6] F. Zhang, Q. Liu, Y. Liu, and J. Al-Haddad, “A matrix-inversion technique for FPGA-based real-time EMT simulation of power converters,” IEEE Trans. Ind. Electron., vol. 66, no. 2, pp. 1224–1234, Feb. 2019.
[7] X. Meng et al., “Combining detailed equivalent model with switching-function-based average model for fast and accurate simulation of MMCs,” IEEE Trans. Energy Convers., vol. 35, no. 1, pp. 484–496, Mar. 2020.
[8] H. Bai, C. Liu, E. Breaz, K. Al-Haddad, and F. Gao, “A review on the device-level real-time simulation of power electronic converters: Motivations for improving performance,” IEEE Ind. Electron. Mag., vol. 15, no. 1, pp. 12–27, Mar. 2021.
[9] L. Han, L. Liang, Y. Kang, and Y. Qiu, “A review of SiC IGBT Models, fabrications, characteristics, and applications,” IEEE Trans. Power Electron., vol. 36, no. 2, pp. 2080–2093, Feb. 2021.
[10] K. Sheng, B. Williams, and S. Finney, “A review of IGBT models,” IEEE Trans. Power Electron., vol. 15, no. 6, pp. 1250–1266, Nov. 2000.
[11] N. Lin, B. Shi, and V. Dinavahi, “Non-linear behavioural modelling of device-level transients for complex power electronic converter circuit hardware realisation on FPGA,” IET Power Electron., vol. 11, no. 9, pp. 1566–1574, Jul. 2018.
[12] H. Bai, C. Liu, R. Ma, D. Paire, and F. Gao, “Device-level modelling and FPGA-based real-time simulation of the power electronic system in fuel cell electric vehicle,” IET Power Electron., vol. 12, no. 13, pp. 3479–3487, Nov. 2019.
[13] L. Han, L. Liang, Y. Kang, and Y. Qiu, “A review of SiC IGBT Models, fabrications, characteristics, and applications,” IEEE Trans. Power Electron., vol. 36, no. 2, pp. 2080–2093, Feb. 2021.
[14] G. Rojas-Dueñas, J.-R. Riba, and M. Moreno-Eguilaz, “A deep learning-based modeling of a 270 V-to-28 V. DC-DC converter used in more electric aircrafts,” IEEE Trans. Power Electron., vol. 40, no. 1, pp. 464–474, Jul. 2021.
[15] F. Zhang, Q. Liu, Y. Liu, N. Tong, S. Chen, and C. Zhang, “Novel fault location method for power systems based on attention mechanism and double structure GRU neural network,” IEEE Access, vol. 8, pp. 75237–75248, 2020.
[16] X. Fu, S. Li, and I. Jaithwa, “Implement optimal vector control for LCL-filter-based grid-connected converters by using recurrent neural networks,” IEEE Trans. Ind. Electron., vol. 62, no. 7, pp. 4443–4454, Jul. 2015.
[17] S. Zhang, T. Liang, and W. Vasquez, J. M. Guerrero, and J. Uceda, “Dynamic assessment of cots converters-based dc integrated power systems in electric ships,” IEEE Trans. Power Electron., vol. 36, no. 2, pp. 2080–2093, Feb. 2021.
[20] Xilinx. Inc. Versal: The first adaptive compute acceleration platform (ACAP), Sep. 2020. [Online]. Available: https://docs.xilinx.com/v/en-US/wp505-versal-acap
[21] Xilinx. Inc., Ai engine intrinsics. 2021. [Online]. Available: https://www.xilinx.com/htmldocs/xilinx2021_2/aiengine_intrinsics/intrinsics/index.html
[22] A. Courtay, “MAST power diode and thyristor models including automatic parameter extraction,” SABER User Group Meeting, Brighton, U.K., pp. 1–10, 1995.
[23] R. Wu et al., “A temperature-dependent thermal model of IGBT modules suitable for circuit-level simulations,” IEEE Trans. Ind. Appl., vol. 52, no. 4, pp. 3306–3314, Jul./Aug. 2016.
[24] Xilinx. Inc., Versal acap technical reference manual. Apr. 2022. [Online]. Available: https://docs.xilinx.com/r/en-US/am011-versal-acap-trm
[25] J. Pomerat, A. Segev, and R. Datta, “On neural network activation functions and optimizers in relation to polynomial regression,” in Proc. IEEE Int. Conf. Big Data, 2019, pp. 6183–6185.
[26] R. Zaheer and H. Shaziya, “A study of the optimization algorithms in deep learning,” in Proc. Third Int. Conf. Inventive Syst. Control, 2019, pp. 536–539.

BINGRONG SHANG (Graduate Student Member, IEEE) received the B.Sc. degree in electronic information science and technology from Henan University, Kaifeng, China, in 2020. She is currently working toward the M.Sc degree in energy systems with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada.

Her research interests include electromagnetic transient simulation of power systems and power electronics, real-time emulation, and adaptive compute acceleration using heterogeneous hardware.

TIANLIANG (Member, IEEE) received the B.Eng. degree in electrical engineering from Nanjing Normal University, Nanjing, Jiangsu, China, in 2011, the M.Eng. degree in biomedical engineering from Tsinghua University, Beijing, China, in 2014, and the Ph.D. degree in energy systems from the University of Alberta, Edmonton, AB, Canada, in 2020.

His research interests include real-time simulation of power systems, power electronics, artificial intelligence, field-programmable gate arrays, and system on chip.

NING LIN (Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from Zhejiang University, Hangzhou, China, in 2008 and 2011, respectively, and the Ph.D. degree in electrical and computer engineering from the University of Alberta, Edmonton, AB, Canada, in 2018.

From 2011 to 2014, he was an Engineer of substation automation, flexible ac transmission systems, and high-voltage direct current transmission control and protection. He is currently a Senior Power Systems Consultant. His research interests include ac/dc grids, electromagnetic transient simulation, real-time simulation, transient stability analysis, heterogeneous high-performance computing of power systems, and power electronics.

VENKATA DINAVAHI (Fellow, IEEE) received the B.Eng. degree in electrical engineering from Visvesvaraya National Institute of Technology (VNTT), Nagpur, India, in 1993, the M.Tech. degree in electrical engineering from the Indian Institute of Technology (IIT) Kanpur, Kanpur, India, in 1996, and the Ph.D. degree in electrical and computer engineering from the University of Toronto, Ontario, Canada, in 2000.

He is currently a Professor with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, Alberta, Canada. He is a Fellow of the Engineering Institute of Canada. His research interests include real-time simulation of power systems and power electronic systems, electromagnetic transients, device-level modeling, large-scale systems, and parallel and distributed computing.

TIANSHI CHENG (Student Member, IEEE) received the B.Eng. degree in electrical engineering and automation from Southeast University, Nanjing, China, in 2017. He is currently working toward the Ph.D. degree in electrical and computer engineering with the University of Alberta, Canada.

From 2017 to 2018, he was a Substation Automation Engineer of NARI Group Corporation (State Grid Electric Power Research Institute), China. His research interests include electromagnetic transient simulation, heterogeneous high-performance computing, real-time simulation, parallel processing, microgrid, and power electronics.

VOLUME 3, 2022