Integrated magneto-optical traps on a chip using silicon pyramid structures
Samuel Pollock, Joe C. Cotter, Athanasios Laliotis, E. A. Hinds

To cite this version:
Samuel Pollock, Joe C. Cotter, Athanasios Laliotis, E. A. Hinds. Integrated magneto-optical traps on a chip using silicon pyramid structures. Optics Express, Optical Society of America, 2009, 17 (16), pp.14109. <hal-00795786>

HAL Id: hal-00795786
https://hal.archives-ouvertes.fr/hal-00795786
Submitted on 28 Feb 2013
Integrated magneto-optical traps on a chip

S. Pollock, J. P. Cotter, A. Laliotis, and E. A. Hinds
The Centre for Cold Matter, Blackett Laboratory, Imperial College London, SW7 2AZ

We have integrated magneto-optical traps (MOTs) into an atom chip by etching pyramids into a silicon wafer. These have been used to trap atoms on the chip, directly from a room temperature vapor of rubidium. This new atom trapping method provides a simple way to integrate several atom sources on the same chip. It represents a substantial advance in atom chip technology and offers new possibilities for atom chip applications such as integrated single atom or photon sources and molecules on a chip.

Atom chips are microfabricated devices that control electric, magnetic and optical fields in order to trap and manipulate cold atom clouds, and to form Bose-Einstein condensates. Prospective applications include atomic clocks, atom interferometers, and quantum information processors. Despite enormous progress in the development of atom chips over recent years, the method of loading them has continued to be quite inconvenient. Atoms are first collected in a macroscopic magneto-optical trap (MOT) far from the surface, which requires several laser beams and often uses macroscopic magnetic field coils external to the chip. The atoms are then loaded into a magnetic trap, which finally has to be moved very accurately to transport them to the small structures on the chip. A simple alternative has been proposed, in which the silicon wafer of the chip is processed to make pyramidal hollows wherever atoms are required. A single incident light beam is then multiply reflected in each pyramid to form the set of appropriately-polarized light beams needed for magneto-optical trapping. This has the virtue that atoms are cooled and collected directly on the chip at the locations of interest. References report some technical aspects of fabricating integrated MOTs on a chip, but such a source has never previously been demonstrated.

In this letter we present the successful operation of an integrated atom source using a pyramid MOT, lithographically fabricated in silicon, which collects atoms from a background vapor and cools and traps them on the chip. We outline the micro-fabrication process required to produce deep pyramidal structures in silicon, and the steps needed to achieve adequate optical quality of the pyramid facets. We present data for three different MOTs to establish how the atom number scales with the size of the MOT and we discuss possible future applications.

In order to fabricate deep pyramids, we start with silicon wafers of 3 mm thickness, cut on the [100] plane. These are coated on both sides with a thick (350 nm) protective layer of low stress silicon nitride, applied by low pressure chemical vapor deposition. We use photolithography with reactive ion etching to open square apertures in one of the layers, thereby exposing the silicon. Etching in a solution of KOH (40% by weight in water) at a temperature of 80°C, then removes the exposed silicon at a rate of 60 µm/hour in the direction perpendicular to the surface. The etch rate is anisotropic, exposing the {111} planes to create square pyramidal pits in the surface of the silicon wafer, as shown in Fig. 1(a).

The length of one side of the base is \( \sqrt{2} \) times the depth of the pyramid. A temperature-stabilized water bath and re-condenser are used because the etch rate is extremely sensitive to small variations in the concentration and temperature of the etchant. We have produced a number of pyramids in this way, ranging in depth from 0.9 mm to 3 mm. At the longest etching times, of ~ 50 hours, we found that the chips were damaged from the back where the etchant had managed to penetrate the silicon nitride, probably through scratches produced during handling and mounting. This problem was solved by covering the back side with a PTFE disk during etching.

Figure 1(a) is a photograph of a 2.8 mm-deep pyramid. We have added white lines to the image (here and in Figure 1(b)) in order to delineate the structure more clearly. The pyramid is perfectly formed except for the small structures on the chip. A simple alternative has been proposed, in which the silicon wafer of the chip is processed to make pyramidal hollows wherever atoms are required. A single incident light beam is then multiply reflected in each pyramid to form the set of appropriately-polarized light beams needed for magneto-optical trapping. This has the virtue that atoms are cooled and collected directly on the chip at the locations of interest. References report some technical aspects of fabricating integrated MOTs on a chip, but such a source has never previously been demonstrated.

Figure 1(a) is a photograph of a 2.8 mm-deep pyramid. We have added white lines to the image (here and in Figure 1(b)) in order to delineate the structure more clearly. The pyramid is perfectly formed except for the small structures on the chip. A simple alternative has been proposed, in which the silicon wafer of the chip is processed to make pyramidal hollows wherever atoms are required. A single incident light beam is then multiply reflected in each pyramid to form the set of appropriately-polarized light beams needed for magneto-optical trapping. This has the virtue that atoms are cooled and collected directly on the chip at the locations of interest. References report some technical aspects of fabricating integrated MOTs on a chip, but such a source has never previously been demonstrated.

In order to fabricate deep pyramids, we start with silicon wafers of 3 mm thickness, cut on the [100] plane. These are coated on both sides with a thick (350 nm) protective layer of low stress silicon nitride, applied by low pressure chemical vapor deposition. We use photolithography with reactive ion etching to open square apertures in one of the layers, thereby exposing the silicon. Etching in a solution of KOH (40% by weight in water) at a temperature of 80°C, then removes the exposed silicon at a rate of 60 µm/hour in the direction perpendicular to the surface. The etch rate is anisotropic, exposing the {111} planes to create square pyramidal pits in the surface of the silicon wafer, as shown in Fig. 1(a). The length of one side of the base is \( \sqrt{2} \) times the depth of the pyramid. A temperature-stabilized water bath and re-condenser are used because the etch rate is extremely sensitive to small variations in the concentration and temperature of the etchant. We have produced a number of pyramids in this way, ranging in depth from 0.9 mm to 3 mm. At the longest etching times, of ~ 50 hours, we found that the chips were damaged from the back where the etchant had managed to penetrate the silicon nitride, probably through scratches produced during handling and mounting. This problem was solved by covering the back side with a PTFE disk during etching.

Figure 1(a) is a photograph of a 2.8 mm-deep pyramid. We have added white lines to the image (here and in Figure 1(b)) in order to delineate the structure more clearly. The pyramid is perfectly formed except for the small structures on the chip. A simple alternative has been proposed, in which the silicon wafer of the chip is processed to make pyramidal hollows wherever atoms are required. A single incident light beam is then multiply reflected in each pyramid to form the set of appropriately-polarized light beams needed for magneto-optical trapping. This has the virtue that atoms are cooled and collected directly on the chip at the locations of interest. References report some technical aspects of fabricating integrated MOTs on a chip, but such a source has never previously been demonstrated.

In order to fabricate deep pyramids, we start with silicon wafers of 3 mm thickness, cut on the [100] plane. These are coated on both sides with a thick (350 nm) protective layer of low stress silicon nitride, applied by low pressure chemical vapor deposition. We use photolithography with reactive ion etching to open square apertures in one of the layers, thereby exposing the silicon. Etching in a solution of KOH (40% by weight in water) at a temperature of 80°C, then removes the exposed silicon at a rate of 60 µm/hour in the direction perpendicular to the surface. The etch rate is anisotropic, exposing the {111} planes to create square pyramidal pits in the surface of the silicon wafer, as shown in Fig. 1(a). The length of one side of the base is \( \sqrt{2} \) times the depth of the pyramid. A temperature-stabilized water bath and re-condenser are used because the etch rate is extremely sensitive to small variations in the concentration and temperature of the etchant. We have produced a number of pyramids in this way, ranging in depth from 0.9 mm to 3 mm. At the longest etching times, of ~ 50 hours, we found that the chips were damaged from the back where the etchant had managed to penetrate the silicon nitride, probably through scratches produced during handling and mounting. This problem was solved by covering the back side with a PTFE disk during etching.

Figure 1(a) is a photograph of a 2.8 mm-deep pyramid. We have added white lines to the image (here and in Figure 1(b)) in order to delineate the structure more clearly. The pyramid is perfectly formed except for the small structures on the chip. A simple alternative has been proposed, in which the silicon wafer of the chip is processed to make pyramidal hollows wherever atoms are required. A single incident light beam is then multiply reflected in each pyramid to form the set of appropriately-polarized light beams needed for magneto-optical trapping. This has the virtue that atoms are cooled and collected directly on the chip at the locations of interest. References report some technical aspects of fabricating integrated MOTs on a chip, but such a source has never previously been demonstrated.
scope image of Fig. 1(d). This roughness is thought to be due to hydrogen bubbles, formed in the reaction between KOH and silicon, which modify the local silicon etch rate \(10\) causing craters. The structures we see are large because the etch time is long. A pyramid in this condition does not work as a MOT.

We tried a number of approaches to reduce the formation of this roughness during the etching. Adding a small amount of isopropanol as a surfactant produced no evident improvement in the surface quality. It has been suggested that bubbling air through the etchant can improve the surface because the increased oxygen concentration may help to remove the hydrogen \(10\). We tried this and found that it does indeed improve the surface quality. Figure 1(b) shows a pyramid that was made in this way, and the microscope image in Figure 1(c) shows the improvement in surface quality. The same improvement is found when we agitate the etchant with a magnetic stirrer or shake the sample to remove the hydrogen bubbles as they form. It is possible therefore that the effect of bubbling the air is primarily mechanical rather than chemical. Despite the improvement, this smoother pyramid is still not able to operate as a MOT.

Faced with this persistent long-range roughness, we considered how the surface might be smoothed by a second stage of processing. Small-scale roughness can be covered up by coating the surface with amorphous silicon dioxide, which becomes smooth after annealing \(11\). However, this approach does not solve our problem because the thickness of the coating would need to be many tens of \(\mu\)m in order to become comparable with the correlation length of the roughness. A better approach is to etch the rough surfaces isotropically. We explored two isotropic etching techniques, (i) a wet etch using a mixture of hydrofluoric acid and nitric acids dissolved in acetic acid (HNA) and (ii) an inductively coupled plasma (ICP) etch using sulphur hexafluoride (SF\(_6\)).

The nitric acid in HNA reacts with silicon to produce SiO\(_2\), which is then removed by reaction with the hydrofluoric acid. This polishing process produces a highly reflecting surface with no trace of roughness, but unfortunately it leaves the surfaces very rounded so that we no longer have the required pyramid geometry. Two different HNA solutions were tried, in the ratios vol\% (30:43:27) and (8:66:26), with etch rates differing by almost an order of magnitude. These produced the same results, suggesting that the rounding is characteristic of the method and therefore that HNA polishing may not be suitable for our purposes.

We had more success with ICP etching, using a low-power plasma in pure SF\(_6\) to produce fluorine radicals that attack the silicon surface. We followed “recipe ID 2” of Ref. \(12\), which Larsen \textit{et al.} used to reduce the roughness of silicon micro-lens moulds. We measure the rate of the ICP etch to be 3 \(\mu\)m/min perpendicular to the surface. After 30 min of etching, the surfaces are very much smoother and pyramids still retain their shape. Despite the large amount of material removed the faces remain flat and the edges are still sharp, as one can see in Figs. 1(c) and 1(f). The quality of the surface continues to improve with ICP etching time, but we did not study this beyond 60 min.

In order to test whether a pyramid can operate as a MOT for ultra-cold atoms, we sputter-coat it with 25 \(\text{nm}\) of aluminum. This has a reflectivity of 0.8 at the operating wavelength, which allows the MOT to work without masking any part of the surface \(9\). We were unable to obtain MOT operation with the unpolished pyramids, with or without agitation during the etching process. We believe this is due to the large scale roughness of the surface, which creates a coarse texture of the light intensity in the trapping region, having feature sizes comparable with the size of the atom cloud. Pyramids that were polished in HNA do not work, even though the mirror surfaces are smooth, because the facets are curved. However, pyramids polished by ICP etching work well because the facets are flat with small scale surface roughness.

The coated chips are mounted in a chip carrier machined from PEEK, a vacuum compatible polymer-glass mixture, as shown in Fig. 2. Copper grids above and below the chip form current-carrying wires that generate the magnetic quadrupole fields required at the centre of each MOT. These are constructed by cutting patterns into a 0.7 mm-thick sheet using wire erosion. The vertical field gradient we use is typically 0.3 T/m, produced by currents of \(\sim 3\) A. Magnetic field coils can be integrated fully into the chip, as demonstrated in a previous paper \(4\), but the present design is much more convenient for the purpose of testing pyramids. The entire assembly is housed in a high vacuum chamber where a small pressure (below \(10^{-8}\) mbar) of Rb atoms is provided by a current-activated dispenser. Additional bias coils external to the chip package are used to null the stray laboratory magnetic fields.

The experiment uses three diode lasers at 780 nm. A frequency-reference laser is locked by polarization spectroscopy to the \(5S_{\frac{1}{2}}(F = 2) \rightarrow 5P_{\frac{3}{2}}(F' = 3)\) transition of \(^{87}\)Rb \(13\). The MOT laser is frequency-locked 12 MHz below the \(^{85}\)Rb transition \(5S_{\frac{1}{2}}(F = 3) \rightarrow 5P_{\frac{3}{2}}(F' = 4)\), 1.1 GHz to the blue of the reference laser, using the “side of filter” technique \(14\). Atoms that fall into the \(F = 2\) ground state are re-pumped by a DAVLL-stabilized laser tuned to the \(5S_{\frac{1}{2}}(F = 2) \rightarrow 5P_{\frac{3}{2}}(F' = 3)\) \(^{85}\)Rb transition \(15\). Each pyramid is illuminated with \(\sim 1\) mW of circularly polarized MOT light and \(\sim 50\) \(\mu\)W of re-pump light.

When cold atoms are trapped in a pyramid, they scat-
ter enough MOT light to be detected by a CCD camera. Light is also scattered from the surfaces of the pyramid, but this background can be subtracted by taking images with and without atoms. Figure 3 shows such a difference but this background can be subtracted by taking images in two of the internal faces.

FIG. 3: Fluorescence image of 2000 cold $^{85}$Rb atoms in a 2.5 mm-deep pyramid. Reflections of the MOT are just visible in two of the internal faces.

It is expected that the number of atoms should scale as $N \sim L^2v_c^4$ [16], where $L$ is the size of the pyramid and $v_c$ is the maximum velocity of atoms that can be captured. Because these MOTs are small, the capture velocity is limited by the capture distance, which scales as $L$. The friction force $-\alpha v$ has a coefficient $\alpha$ that is almost constant over the capture region. Consequently $v_c \sim L$ and therefore $N \sim L^6$. Our observations are consistent with this scaling and inconsistent with the theory for larger MOTs, where the stopping distance is not the limiting factor and $N \sim L^{3.6}$ [16]. With $L^6$ scaling, we expect a pyramid 1 mm deep to capture approximately 10 atoms, which is below the detection limit of our current measurement scheme. We aim to work with such clouds by integrating optical micro-cavities into the same chip [17] and to use them as a deterministic source of single atoms and photons. There is also currently considerable interest in producing and trapping ultracold molecules on a chip. The integrated pyramid MOT offers an ideal starting point for this project since atoms are readily photo-associated in a MOT [18].

To summarize, we have shown how a pyramid MOT can be integrated into a silicon chip by a process of anisotropic wet etching, followed by polishing in an ICP etch. We have demonstrated that the integrated MOT works, provided the polishing is good enough, and we have compared a range of sizes to test the scaling law. This new atom trapping method operates with just one input beam of light and provides a simple way to integrate several atom sources on the same chip. It represents a substantial advance in atom chip technology and opens the way to new functionality for atom chips including integrated single atom or photon sources and molecules on a chip.

We are indebted to M. Trupke for discussions, to M. Tarbutt for suggesting the photoassociation of molecules in a pyramid MOT, and to S. Etienne & T. Matsura at the London Centre for Nanotechnology for fabrication assistance. This work is supported by the E. C’s Seventh Framework project 216744 (CHIMONO), the UK EPSRC and QIPIRC, and the Royal Society.

[1] E. A. Hinds and I. G. Hughes, J. Phys. D 18, R119 (1999).
[2] R. Folman, P. Kruger, J. Schmiedmayer, J. Denschlag, and C. Henkel, Adv. At., Mol. Opt. Phys. 48, 263 (2002).
[3] J. Fortagh and C. Zimmermann, Rev. Mod. Phys. 79, 235 (2007).
[4] W. Hansel, P. Hommelhoff, T. W. Hansch, and J. Reichel, Nature 413, 498 (2001).
[5] H. Ott, J. Fortagh, G. Schlöterbeck, A. Grossmann, and C. Zimmermann, Phys. Rev. Lett. 87, 230401 (2001).
[6] C. D. J. Sinclair, E. A. Curtis, I. Llorente-Garcia, J. A. Retter, B. V. Hall, S. Eriksson, B. E. Saufer, and E. A. Hinds, Phys. Rev. A 72, 03160(R) (2005).
[7] M. Trupke, F. Ramirez-Martinez, E. A. Curtis, J. P. Ashmore, S. Eriksson, E. A. Hinds, Z. Moktadir, C. Gollasch, M. Kraft, G. V. Prakash, et al., App. Phys. Letts. 88, 071116 (2006).
[8] K. I. Lee, J. A. Kim, H. R. Noh, and W. Jhe, Opt. Letts. 21, 1177 (1996).
[9] G. N. Lewis, Z. Moktadir, C. Gollasch, M. Kraft, S. Pollock, F. Ramirez-Martinez, J. Ashmore, A. Laliotis, M. Trupke, and E. A. Hinds, J. MEMS 18, 347 (2009).
[10] A. S. Louro and J. R. Senna, in Micromachining and Microfabrication Process Technology VII (2001).
[11] K. K. Lee, D. R. Lim, L. C. Kimerling, J. Shin, and F. Cerrina, Opt. Lett. 26, 1888 (2001).
[12] K. P. Larsen, J. Ravniksdle, and O. Hansen, J. Micromech. Microeng. 15, 873 (2005).
[13] C. P. Pearman, C. S. Adams, S. G. Cox, P. F. Griffin, D. A. Smith, and I. G. Hughes, J. Phys. B 35, 5141 (2002).
[14] G. Ritt, G. Cennini, C. Geckeler, and M. Weitz, App. Phys. B 79, 363 (2004).
[15] K. L. Corwin, Z.-T. Lu, C. F. Hand, R. J. Epstein, and C. E. Wieman, App. Opt. 37, 3295 (1998).
[16] K. Lindquist, M. Stephens, and C. Wieman, Phys. Rev. A 46, 4082 (1992).
[17] M. Trupke, J. Goldwin, B. Darquié, G. Dutier, S. Eriksson, J. Ashmore, and E. A. Hinds, Phys. Rev. Lett. 99, 063601 (2007).
[18] K. M. Jones, E. Tiesinga, P. D. Lett, and P. S. Julienne, Reviews of Modern Physics 78, 483 (2006).