On The Design of a Light-weight FPGA Programming Framework for Graph Applications

Jing Wang  
Department of Computer Science and Engineering  
Shanghai Jiao Tong University  
Email: jing618@sjtu.edu.cn

Jinyang Guo  
Department of Computer Science and Engineering  
Shanghai Jiao Tong University  
Email: lazarus@sjtu.edu.cn

Chao Li  
Sustainable Architectures and Infrastructure Laboratory  
Shanghai Jiao Tong University  
Email: lichao@cs.sjtu.edu.cn

Abstract—FPGA accelerators designed for graph processing are gaining popularity. Domain Specific Language (DSL) frameworks for graph processing can reduce the programming complexity and development cost of algorithm design. However, accelerator-specific development requires certain technical expertise and significant effort to devise, implement, and validate the system. For most algorithm designers, the expensive cost for hardware programming experience makes FPGA accelerators either unavailable or uneconomic. Although general-purpose High-Level Synthesis (HLS) tools help to map high-level language to Hardware Description Languages (HDLs), the generated code is often inefficient and lengthy compared with the highly-optimized graph accelerators. One cannot make full use of an FPGA accelerator’s capacity with low development cost.

To easily program graph algorithms while keeping performance degradation acceptable, we propose a graph programming system named JGraph, which contains two main parts: 1) a DSL for graph atomic operations with a graph library for high-level abstractions including user-defined functions with parameters, 2) a light-weight HLS translator to generate high-performance HDL code, cooperating with a communication manager and a runtime scheduler. To the best of our knowledge, our work is the first graph programming system with DSL and translator on the FPGA platform. Our system can generate up to 300 MTEPS BFS traversal within tens of seconds.

Index Terms—Graph, DSL, FPGA, Programming Framework

I. INTRODUCTION

Graph is the basis of many complex algorithms. As shown in Table I, today many important applications such as social networks and recommendation systems rely on graph analysis of vertices and edges. Graph processing can be a challenging task. For example, power-law graphs with irregular degree often aggravate random memory access, which results in poor locality when performing traversal [1].

Heterogeneous architectures are often adopted because they can achieve much better performance in large-scale graph processing than traditional CPU-based architectures [2–4]. In particular, FPGA accelerators [5–19] have attracted many attentions in the graph processing field, due to high performance and efficiency. FPgas are also famous for reconfigurable hardware design style with flexible interconnection of logic units and fine-grained parallelism.

Unfortunately, there is a considerable gap between algorithm developers and highly-optimized accelerators, which is called the “programming wall” [20]. The cost for hardware programming isolates FPgas performance gaining. There are two main reasons. First, the nontrivial gap comes from different design concepts. Software algorithm designers ignore the design for temporary resources at runtime, such as register wiring and clock delay, which is essential for hardware engineers. Second, FPgas are notoriously requiring specific technical expertise and significant effort to devise, implement, and validate the system. For many organizations, these skills are either unavailable, or uneconomic as the development cost exceeds potential savings. Oftentimes, people ask more about how to “use” graph accelerators to achieve high performance on their graph algorithms, other than “developing” graph processing projects on FPGA. Therefore, the most challenging issue for high-level application designers is to build an easy-to-use programming environment for graph accelerators.

In Figure 1 we compare different system development approaches. Building a graph computing system from the scratch is difficult and time-consuming. Using existing graph accelerators/ISA can reduce the difficulty of system implementation, but one still need to spend time on understanding the architecture and developing design experience. High-Level Synthesis (HLS) tools are designed to translate the high-level...
language like C to HDL (e.g. Verilog) to synthesis on FPGA. However, these general-purpose HLS tools (or translators) often waste much time on compiling. It is highly desirable to simplify the programming procedure.

On the other hand, domain-specific language (DSL) is popular for application design in certain domain because of the flexibility and easy-to-use design. DSLs for graph processing [21], [22] are proposed to generate fast implementations for graph applications. Accordingly, domain-specific programming system can help to bridge the gap between design and performance. In addition, A newly-designed DSL collaborated with a translator is the most efficient way for agile developers.

General-purpose translators usually provide inefficient codes which can hardly provide the performance as expected. Although there are compilers [23]–[25] that can translate high-level language such as C and Scala to Verilog used by FPGAs, the generated code lacks efficiency. There are two main reasons. First, the code generated from these general-purpose HLS tools leave some FPGA resources under-utilized. They often use as many registers and logic units as they can to provide temporary calculation results and recycle (in fact, rarely) them after use. Thus, each piece of graph data is considered as a single-register results in resources over-occupation. Second, these translators must keep redundant designs to ensure the correctness and the accommodation of universal application. For example, they concentrate more on syntax analysis and correctness and the accommodation of universal application.

For example, they concentrate more on syntax analysis and correctness and the accommodation of universal application. However, these general-purpose HLS tools (or translators) often waste much time on compiling. It is highly desirable to simplify the programming procedure.

We propose JGraph, a FPGA-based graph programming framework, which simplifies the development of high-performance graph processing applications on FPGAs. This system hides the complexity of hardware programming while preserving the accelerator efficiency. To our knowledge, JGraph is the first graph programming system on FPGA.

Our contributions are listed as follows:

- We design an easy-to-program graph DSL consists of programming interface with customized parameters, which improves development efficiency and enables the extensibility of the sophisticated graph applications.
- We develop a light-weight efficient translator with communication management and runtime scheduling optimization, which generates efficient hardware codes with the control of data transmission and parallel design.
- We propose a FPGA-based graph programming system that integrates the graph DSL and the translator in a user-friendly manner. Our evaluation shows that it maintains high performance and high productivity.

### II. RELATED WORK

There are many studies on FGPA graph processing, including both DSL with general-purpose compilers (or HLS tools) and the hard-to-program graph accelerators without compilers. We compare different design approaches in Fig. 1. Below, we will further explain the current situations and challenges.

#### A. General-purpose Language for Graph

In general, FPGA programming relies on Hardware Description Languages (HDLs), such as Verilog, VHDL, SystemC, OpenCL, etc. They are designed for hardware developers in almost all fields. Although HDL-based design allows one to achieve high performance, the application programming and FPGA deployment can be time-consuming. Graph accelerators [5], [6], [10], [26] provide certain kinds of graph interfaces to improve usability. However, they are not flexible enough if we want to implement other graph algorithms other than implemented ones, let alone customized functions.

High-Level Synthesis (HLS) tools are designed to translate a high-level language to HDL such as Xilinx Vivado HLS [23] and Spatial [24], etc. Additionally, HDL-like languages such as Chisel [25] add hardware construction primitives to the Scala programming language to write complex, parameterizable circuit generators. However, the generated code is inefficient and the compiling procedure is time-consuming.

Furthermore, graph DSL on CPU [21] and GPU [22] is receiving growing interests. For example, Graphit [21] is a C-based DSL generate high performance C project. Falcon [22] DLS is based CUDA and OpenCL on GPU, which can achieve the performance close to that of a handcrafted code. The programming challenge, particularly in hardware configuration, causes more time overhead in detecting failures and error prone. The hardware abstraction and code generation are optimized with explicitly parallelism. In summary, each of the languages and frameworks mentioned above has their pros and cons. For graph processing, FPGA programming system is required to gain better performance with friendly and productively programming experience. Our goal is to design an easy-to-program graph DSL that can facilitate hardware development to unleash the full potential of accelerators.

#### B. Programming Frameworks on Graph Accelerators

There are three categories of graph processing interfaces on FPGAs according to the abstraction granularity. More details of graph processor on FPGA are shown in Table II.

| Type     | Languages          | PD  | TT  | RTL |
|----------|--------------------|-----|-----|-----|
| HDL      | Verilog/VHDL       | all | hard| short| high|
|          | SystemC            | all | hard| short| high|
|          | OpenCL             | all | hard| short| high|
| HDL-like | Vivado HLS         | all | easy| middle| poor|
|          | Spatial            | all | middle| long| middle|
|          | GraphIt(C)         | graph| easy| -   | -   |
|          | GraphGen(C)        | graph| -   | short| high|
|          | GraphSoC           | graph| -   | short| high|
|          | GraphChisel        | graph| -   | short| high|

**TABLE II**

Languages on FPGAs with empirical estimates of PD (Programming Difficulty), TT (Time for Translating), RTL (RTL Code Performance)
### Table III

**Programmable Interface and Instructions for Graph Processing on FPGA Accelerators**

| Graph frameworks on FPGA platform | Algorithm supported (PR/BFS/SSSP) | Basic Processing | Edge Data Processing | Communication manager |
|----------------------------------|---------------------------------|-----------------|----------------------|-----------------------|
| single FPGA                      |                                 |                 |                      |                       |
| GraphGen’14                      | app-specific graph              | update-function(v) |                      |                       |
| GraphSoc’15 (multi-PE)           | SpMV/ etc.                      |                 |                      |                       |
| GraF’16                          | basic/ etc.                     |                 |                      |                       |
| Graphicionado’16                 | Collaborative Filtering /etc.   |                 |                      |                       |
| GraphOps’16 (library)            | SpMV/ conduct/ vcover/ etc.     |                 |                      |                       |
| FPGA’16                          |                                |                 |                      |                       |
| Hitsgraph’19                     | SpMV/ WCC                       |                 |                      |                       |
| FPGA with specific storage       | graph counting                  |                 |                      |                       |
| Graphlet’11 (off-chip)           |                                |                 |                      |                       |
| GraFBoost’18 (flash storage)     | BC/ etc.                        |                 |                      |                       |
| GPOP’19 (HBM2)                   | SpMV/ WCC/ etc.                 |                 |                      |                       |
| Multiple FPGA                    |                                 |                 |                      |                       |
| Foregraph’17                     | WCC/ etc.                       |                 |                      |                       |
| GraVF-M’19                       | WCC/ etc.                       |                 |                      |                       |

1) **Graph IP Cores:** It is desirable to build package (IP Cores) dedicated to certain graph algorithms on FPGA accelerators. There are many works [10], [17], [19], [27], [28] developing IP cores for several key graph kernels (e.g., BFS kernel) with changeable parameters. We can process certain graph algorithms on them with low flexibility. For example, GPOP [27] develops 4 IP cores for graph kernels: SpMV, PR, SSSP, and WCC kernels to process partitioned graph data.

2) **Graph APIs and Libraries:** Graph APIs [7], [18] and libraries [26] include functions and interfaces about graph-oriented operations, some of which provide graph data and communication controllers. For example, Gather-Apply-Scatter (GAS) [29] is a widely used popular model for graph. Vertex processing is the core operations in most of these works. Edge data processing reflects the graph data control strategy in kernels. Additionally, on multi-FPGA platform and FPGA with specific memory architecture such as Hybrid Memory Cube (HMC), communication manager is often used for interconnect network control and runtime scheduling.

3) **Graph Instructions:** Some works provide a few graph instructions abstracted from graph atomic operations. For example, GraphSoc [30] provides a soft processor Instruction Set Architecture (ISA) to implement specific repetitive operations on graph nodes and edges observed in sparse graph computations. Fine-grained abstraction improves the flexibility for programming.

### III. JGraph System Design

We design a FPGA programming environment called JGraph. The software system design module diagram is shown in figure [2]. Our system consists of two main parts, 1) a high-level graph DSL, 2) a light-weight translator with communication manager and runtime scheduler.

![Fig. 2. Our graph programming framework JGraph](image-url)

Given the components mentioned above, our system can generate efficient C and HDL code. The C code will be executed on CPU, mainly including data transmission control commands. Meanwhile, the part of (accelerated) HDL code will be deployed on FPGA. In this step, there is a conversion from Chisel HDL to Verilog HDL that can be executed on the FPGA. The above two parts work together to complete the data transmission and graph operations.

The framework supports a variety of graph processing programming models, including the extraction and encapsulation of a variety of classic graph operators. The upper layer provides an easy-to-use programming language and flexible graph functions for users. The framework designs efficient and light-weight translator technology, mapping graph functions to high-performance HDL code of FPGA design modules. In this
way, we can program easy-to-use high-level code and complete efficient hardware implementation.

IV. GRAPH DSL DESIGN

Our graph programming language is based on the object-oriented language Scala. We use Chisel [25], a state-of-the-art HDL language with Scala as the intermediate language. The decoupling of graph scheduling and graph algorithm is convenient for translator optimization. Due to the diversity of graph algorithms, the adoption of the GAS programming model can abstract the process of graph algorithms flexibly. In this way, we peel off the graph traversal and data organization from algorithm design.

Graph operators abstraction: Graph operators are defined with the atomic operators for graph processing applications, for example, getting out-edges of certain vertex, getting neighbors of this vertex, and so on. We designed our DSL from the perspective of programmers, accommodating accelerator implementation to user interfaces. There are three main parts in our DSL: Graph data, Graph operations and Preprocessing, which are shown in Figure 3. One can easily understand the logic of our interfaces design and quickly rebuild the custom functions if necessary. In Algorithm 1, we give a pseudocode of BFS using our Jgraph as an example.

A. Functions for Graph data

Graph data consists of edge sets, vertex sets, and their values. We design three parts for graph data fetching and modifying. They act as key attributes no matter which formats of graph data we use. We choose Compressed Sparse Row (CSR) data format because CSR saves memory and is easy for memory accessing.

1) Graph Data: The graph data can be represented by three arrays as shown in Figure 3. We provide interfaces to get and update the graph data value mentioned below. For graph algorithms, frontiers are often used like a queue including vertices to be processed on this iteration. Additionally, active and inactive nodes are used for partial traversal at certain situations.

- **Vertices**: The array index is vertex id and the array value is vertex value.
- **Edges**: The indexes of this array are source vertex ids and the corresponding values are the offset values of the destination vertex ids.
- **Edges**: The indexes of this array are edge offsets from Edge_offset and the corresponding array values are edge weights.

2) Graph Vertex: Vertex operations concentrate on obtaining neighbors’ information to help traversal.

- **Update_Vertex**: Updating the vertex value is the most regular operation for data updating. To improve performance and memory access efficiency, the vertex value are often transferred to BRAM in advance.
- **Get_out_edges_list/Get_in_edges_list**: We get the out/in edges of certain vertex and return the list of edge id and weight.
- **Get_dest_V_list/Get_src_V_list**: Through the out/in edges of the vertex we can get the lists of out/in neighbor id.

3) Graph Edge: Edge operations is similar with vertex operations. We can get and update edge weights.

- **Get_src_V_id/Get_dest_V_id**: We can obtain the source/destination vertices of certain edge with edge id and weight.
- **Get_edge_V_weight**: Through the id of the edge we can get the weight of this edge.

B. Functions for Graph Operation

Graph operation functions are critical functions for users to calculate and update the vertex while traversal. In the GAS

---

**Algorithm 1 A Pseudocode of BFS using FAgraph**

**Input:** Vertices, Edge_offset, Edges

**Output:** Updated vertices

1: Graph = Read(graphFile); //FIFO
2: GraphCSC = Layout(Graph, CSC); //Layout
3: Get_FPGA_Message(); //comm. manager
4: Transport(CPU_ip, FPGA_ip, GraphCSC);
5: Set Pipeline = 8, PE = 1; //runtime scheduler
6: get Graph with Vertices, Edge_offset, Edges
7: Reorder(GraphCSC) //Reorder (optional)
8: Partition(GraphCSC) //Partition (optional)
9: while Get_active_vertex() do
10: v = Get_vertex(); //Vertex
11: off = Get_edge_offset(v); //Edge_offset
12: for each off do
13: e = Get_edge(j); //Edge
14: u = Get_src_V_id(e); //Receive
15: tmp = Apply(v, e, u); //Apply
16: updated = Reduce(temp1, temp2,...); //Reduce
17: end for
18: if updated != v then
19: Set_Vertex_value(updated);
20: end if
21: Update_vertex(v);
22: end while
model, we often think like a vertex. The traversal and topology of a graph can be decoupled to messages transferring between vertices. By the way, Send and Receive are the contract ways and can often be replaced by each other.

- **Receive**: In Receive, this vertex receives data from neighbors. The input parameters include source vertex list and data location. This function returns the desired data to compute the new value of the vertex.
- **Reduce**: In some case, there are multiple update messages for the certain vertex. We should reduce these messages with accumulator to combine the received messages.
- **Send**: Send acts in the opposite way, sending the updated messages out. The input parameters include destination vertex list and updated data. This function sends the updated data and source messages to neighbors.
- **Apply**: After receiving the messages, the Apply is used for calculating the new value of this items. Take BFS as an example, the Apply function is the current value plus one after traversal. The basic operators are included such as +, −, *, /, ‰, sqrt, square, etc. Apply contains these operators to be choosed. There are algorithm-aware operators designed for specific graph algorithms. The algorithms are commonly used for graph analysis. So we give the templates for these operators, which can be used conveniently. One can program almost all the graph algorithms through changing the Apply interface.

C. Functions for Preprocessing

For most graph algorithms, the graph data needs pre-processing to optimize the execution efficiency.

1) **FIFO**: FIFO contains file operations, including reading input files, writing data to output files. For graph data in graph database management system such as Neo4j, we can read data from database directly. This step prepares for the data layout conversion.

2) **Layout**: There are various graph data layouts, such as CSR, Compressed Sparse Column (CSC), Adjacency matrix, linked list, etc. We provide several functions for data structure transmission. For example, the original data layout Edge list with source and destination vertex, and we can change array list to CSR format.

3) **Partition**: For large graph processing, partition methods are various with optimizations. We provide several partition strategies proposed by start-of-art works. The basic partition is to divide graph into several parts without optimization. We can also separate graph with graph algorithms, such as graph coloring and community detection.

4) **Reorder**: Graph reordering can improve efficiency of processing and reduce random memory accessing. We provide several reorder methods used in start-of-the-art works. We can sort nodes in descending order by degree because higher degree nodes will be accessed more often. We can also use DFS to find several closed neighbors for the certain node.

D. Hierarchical Interfaces and Libraries

Our flexible and three-level programming libraries implementation includes atomic operator(instruction) layer, function layer, and algorithm layer considering the three-level abstraction granularity. Libraries consists of various ordered combinations of graph atomic operations and functions. In our design, the three-level encapsulation is connected to the algorithm library, object and function in the DSL, the three-level libraries are list as follows. 1) The coarse-grained encapsulation is also called the algorithm level, providing algorithm functions with parameters, such as BFS (graph, input, pipelineNum, etc.). 2) The slightly fine-grained encapsulation is the basic operations of graph algorithm, composed of graph functions and the combinations of these functions mentioned above. 3) The fine-grained encapsulation includes sets of exist graph instructions, atomic operations and control commands, such as load_Vertices, get_address, etc.)

V. LIGHT-WEIGHT TRANSLATOR DESIGN

Our light-weight translator is tailored to FPGA hardware executions. We design our translator corresponding to the accelerator design, which means the translator corresponds graph operations above to modules on accelerators. Our light-weight design eliminates the complex grammatical and semantic analysis in most compilers, simplifying the design space exploration. The advantage is efficient build on top of sophisticated state-of-art graph accelerators on FPGA. There is a trade-off between programming flexibility and hardware design complexity. We choose to trade off general compiling capabilities (most of which are not profitable in certain area) in exchange for much higher performance.

A. Execution Module on Accelerator

In terms of high performance code generation, the CPU and FPGA execute code blocks separately. To make it clearer and easier to debug, C code is executed on the host and the RTL code is executed on the FPGA card. At the same time, the
information interaction between the FPGA and the host it can be flexibly grasped. In order to cooperate with the separated code allocation, the input and updated data executing on FPGA is implicitly transmitted.

As Figure 4 shows, the accelerator module execution flow and the memory access steps are expressed using high-level functions. For GAS model of graph analysis, we can only change several modules to implement different graph algorithms. The execution pipeline are optionally mapped with graph functions provided for developers. Through memory controller provided by FPGA platform Shell, the translator holds the parallel optimization of data transmission, so as to improve the efficiency and reduce the programming difficulty.

**B. HLS Adaption and Translator Design**

**Efficient HLS Implementation and Adaption:** Our designed interfaces for graph processing are closely connected to the hardware modules of graph accelerator in the pipeline execution of graph accelerator. Our graph HLS directly specifies the optimized parallel graph data access operation with parallelism on vertices updating. According to the GAS programming model, the operation steps of the main diagram correspond to the hardware module concisely and efficiently.

**Translation Design and Optimization:** Different from software algorithm programming, hardware programming often focuses on the design of logic devices. The existing universal HLS tools translate variable items directly into usable hardware logic units, therefore result in a lot of register applying repeatedly and wastes of logic resources for irregular graph access. In addition, the loop iterations are often automatically transformed into a series of repeated Arithmetic Logical Units (ALUs) for each iteration. In order to solve these problems and save LUT, we use pipeline stream to improve resource reuse. Additionally, we focus on the decoupling of data and logic operation to save on-chip memory. We map functions with hardware modules correspondingly and can avoid the redundant computing resources.

**C. Management Optimizations**

To better control the data transfer and instruction configuration, the communication manager and Running manager are designed. CPU sends and receives control instructions and application data through PCIe. Along with the exist memory controller for FPGA board, we can manage the communication between host and accelerator and the running status with parallel scheduler.

1) Communication manager: The communication manager between CPU and FPGA board is designed for data transferring and configuration management. In practice, we often use control shell on host to control the FPGA board. The control shell for host consists of OS kernel controller XOCL and user space controller Xilinx Runtime (XRT). XRT is low-level communication layer including APIs and drivers between the host and the FPGA board while Deployment Target Platform (also called DSA) is the communication layer that is physically implemented and flashed into the board. We can get FPGA running status and send control instructions through these tools. We also abstract several easy-to-use interfaces to help status transfer and configuration management.

2) Runtime scheduler: The runtime scheduler consists of two parts: the parallel pipelines scheduling and processing elements (PEs) scheduling, aiming at parallelism management for the whole project. Pipeline deployment is the common way for FPGA to implement parallel computing and accelerate iterations. Each PE is a single processor so that we can deploy several PEs on FPGA to utilize logic cells. In practice, the degree of parallelism for FPGA applications usually depend on the number of pipelines and the processing elements [17].

We can specify a specific number of pipelines and PE for the program to achieve flexible parallelism.

**VI. Evaluation**

We conduct experiments using the Xilinx Alveo U200 Data Center accelerator A-U200-A64G-PQ-G FPGA cards with PCI Express Gen3x16 compliant cards. The target FPGA device has 1,182K LUTs, 2,364K registers, 6,840 slice DSPs, 960 UltraRAMs and 64 GB DDR4 DRAM. We synthesize, place-and-route, and simulate our designs using Xilinx Vivado Design Suite 2019.3 and SDAccel 2019.3 [23]. We use XRT, xbutil to flash and configure FPGA card. The real-life graphs are obtained from the Stanford network dataset repository [35]. We take BFS as the graph algorithm example. The throughput refers to the number of Traversed Edges Per Second (TEPS), computed as the total number of traversed edges divided by the execution time.

**A. Application Extensibility**

To generally show the extensibility of our programming system, we compare several graph accelerators and frameworks that provide programming interfaces or instructions for graph processing. We also use an intuitive method to reflect the capacity and extensibility of our design, as we can see in Figure [IV]. We provided more than 25 interfaces for people to flexibly program graph algorithms, much more than the available functions and parameters provided in recent works. This also implicitly shows that we have more categories of programmable graph algorithms.

**B. Accelerator Code Efficiency**

Tailored to the architecture of FPGA, our system can generate high-performance hardware code with less code lines, compared with general-purpose FPGA translators such as Spatial [24], Vivado [36], Chisel [25], etc. As Table [V] shows, we can process BFS traversal within tens of seconds (up to 300 MTEPS). The data communication and scheduling control at runtime is critical especially when the hardware resources are limited. Table [V] gives the number of hardware code lines and throughput (TP), representing the generated code efficiency and graph data processing capability, respectively. The running time (RT) includes the compilation time, the data preprocessing time and the algorithm execution time.
To show the comparison of development time cost intuitively, Figure 5 is an example for the detailed stages of running time, representing the development costs on average. The critical steps include program preparation time, system compilation time and environment deployment time. Apart from running and deploying time, development costs also contain variable time of resources cost, variable time of manpower, etc. We can see from the figure that our design can reduce the development time and the compilation cost, while maintaining good performance.

### VII. Conclusion

We propose a graph programming system on FPGA named JGraph. One can program graph algorithms with the functions in the graph DSL, extending the exist graph algorithms. The light weight translator generates efficient code with the control of data transmission and parallel flexibility. To the best of our knowledge, our work is the first graph programming system with DSL and translator on FPGA platform and can generate efficient code within tens of seconds. The design can help to decrease the difficulty of graph programming on FPGA accelerators.
[15] S. Khoram, J. Zhang, M. Strange, and J. Li, “Accelerating graph analytics by co-optimizing storage and access on an fpga-hmc platform,” in Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 2018, pp. 239–248.

[16] S. Zhou, C. Chelmis, and V. K. Prasanna, “High-throughput and energy-efficient graph processing on fpga,” in 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 2016, pp. 103–110.

[17] S. Zhou, R. Kannan, V. K. Prasanna, G. Seetharaman, and Q. Wu, “Hitgraph: High-throughput graph processing framework on fpga,” IEEE Transactions on Parallel and Distributed Systems, vol. 30, no. 10, pp. 2249–2264, 2019.

[18] G. Dai, T. Huang, Y. Chi, X. Xu, Y. Wang, and H. Yang, “Foregraph: Exploring large-scale graph processing on multi-fpga architecture,” in Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 2017, pp. 217–226.

[19] G. Dai, Y. Chi, Y. Wang, and H. Yang, “Fpgraph: Graph processing framework on fpga a case study of breadth-first search,” in Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 2016, pp. 105–110.

[20] C. Wang, X. Zhou, Y. Chen, G. Wu, and Y. Liang, “Research and development trend of reconfigurable computing accelerator,” CCF 2016-2017 China Computer Science and Technology Development Report, pp. 1–42, 2017.

[21] Y. Zhang, M. Yang, R. Bagdhadi, S. Kamil, J. Shun, and S. Amarasinghe, “Graphph: A high-performance graph dsl,” Proceedings of the ACM on Programming Languages, vol. 2, no. OOPSLA, pp. 1–30, 2018.

[22] U. Cheramangalath, R. Nasre, and Y. Srikant, “Falcon: A graph manipulation language for heterogeneous systems,” ACM Transactions on Architecture and Code Optimization (TACO), vol. 12, no. 4, pp. 1–27, 2015.

[23] Xilinx, “vivado,” https://www.xilinx.com, accessed March 19, 2020.

[24] D. Koelpinger, M. Feldman, R. Prabhakar, Y. Zhang, S. Hadjis, R. Fiszel, T. Zhao, L. Nardi, A. Pedram, C. Kozyrakis et al., “Spatial: A language and compiler for application accelerators,” in Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation, 2018, pp. 296–311.

[25] R. L. Jim Lawson, “chisel,” https://github.com/freechipsproject/chisel3, accessed March 19, 2020.

[26] T. Oguntebi and K. Olukotun, “Graphops: A dataflow library for graph analytics acceleration,” in Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 2016, pp. 111–117.

[27] S. R. Kuppannagari, R. Rajat, R. Kannan, A. Dasu, and V. K. Prasanna, “Ip cores for graph kernels on fpgas,” in 2019 IEEE High Performance Extreme Computing Conference (HPEC). IEEE, 2019, pp. 1–7.

[28] B. Betkaoui, D. B. Thomas, W. Luk, and N. Przulj, “A framework for fpga acceleration of large graph problems: Graphlet counting case study,” in 2011 International Conference on Field-Programmable Technology. IEEE, 2011, pp. 1–8.

[29] Y. Low, J. Gonzalez, A. Kyrola, D. Bickson, C. Guestrin, and J. M. Hellerstein, “Distributed graphlab: A framework for machine learning in the cloud,” arXiv preprint arXiv:1204.6078, 2012.

[30] N. Kapre, “Custom fpga-based soft-processors for sparse graph acceleration,” in 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE, 2015, pp. 9–16.

[31] neo4j, “neo4j,” http://www.neo4j.org, accessed March 19, 2020.

[32] R. Chen, J. Shi, Y. Chen, B. Zang, H. Guan, and H. Chen, “Powerlyra: Differentiated graph computation and partitioning on skewed graphs,” ACM Trans. Parallel Comput., vol. 5, no. 3, Jan. 2019. [Online]. Available: https://doi.org/10.1145/3298989

[33] P. Yuan, C. Xie, L. Liu, and H. Jin, “Pathgraph: A path centric graph processing system,” IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 10, pp. 2998–3012, 2016.

[34] V. Balaji and B. Lucia, “When is graph reordering an optimization? studying the effect of lightweight graph reordering across applications and input graphs,” in 2018 IEEE International Symposium on Workload Characterization (IISWC), 2018, pp. 203–214.

[35] J. Leskovec and A. Krevl, “Snap datasets: Stanford large network dataset collection,” https://snap.stanford.edu/data, accessed March 19, 2020.