Exploration of Hardware Acceleration Methods for an XNOR Traffic Signs Classifier

Dominika Przewlocka-Rus, Marcin Kowalczyk, and Tomasz Kryjak

AGH University of Science and Technology in Krakow, Poland,
{dominika.przewlocka, marcin.kowalczyk, tomasz.kryjak}@agh.edu.pl

Abstract. Deep learning algorithms are a key component of many state-of-the-art vision systems, especially as Convolutional Neural Networks (CNN) outperform most solutions in the sense of accuracy. To apply such algorithms in real-time applications, one has to address the challenges of memory and computational complexity. To deal with the first issue, we use networks with reduced precision, specifically a binary neural network (also known as XNOR). To satisfy the computational requirements, we propose to use highly parallel and low-power FPGA devices. In this work, we explore the possibility of accelerating XNOR networks for traffic sign classification. The trained binary networks are implemented on the ZCU 104 development board, equipped with a Zynq UltraScale+ MPSoC device using two different approaches. Firstly, we propose a custom HDL accelerator for XNOR networks, which enables the inference with almost 450 fps. Even better results are obtained with the second method – the Xilinx FINN accelerator – enabling to process input images with around 550 frame rate. Both approaches provide over 96% accuracy on the test set.

Keywords: XNOR, FPGA, traffic signs recognition, hardware acceleration, FINN

1 Introduction

The problem of traffic sign detection and recognition is important for many applications, such as advanced driver assistance and safety systems, autonomous vehicles (self-driving cars), or traffic signs maintenance (i.e., detection of damage or incorrect positions). Due to the wide application and specificity of the problem, three aspects should be considered: (1) The algorithm has a direct impact on the safety of both its user (e.g. driver) and other road users (e.g. pedestrians). Therefore, we propose an approach based on machine learning. In particular, we use deep convolutional neural networks, which are very well suited for solving classification problems and characterised by high accuracy; (2) We expect the system to process images in real-time, since this has a direct impact on the so-called ‘reaction time’ and therefore also safety. (3) We would like to keep the power consumption as low as possible, because the energy budget of modern cars (especially electric) is very limited. Therefore, it is justified to use
programmable heterogeneous systems that enable designing almost any computational architecture, also one that will process data in parallel and pipelined, with minimal energy overhead.

Since the hardware implementation of such computationally complex solutions is not straightforward, for the presented work, we (1) decided to use XNOR networks; (2) explore the possibilities of hardware acceleration with custom implementation as well as using open-source library from Xilinx – FINN [1], [2].

The main contributions of this paper are: (1) the proposed energy efficient and real-time accurate traffic sign classifier run on the ZCU 104 development board with a heterogeneous Zynq UltraScale+ MPSoC device with clock frequency of 100 MHz; (2) design space exploration and comparison of different acceleration techniques (custom vs FINN).

The remainder of this paper is organised as follows: in Section 2 we briefly summarise the previous work concerning the research topic. Section 3 describes the proposed network architectures as well as classification results. In Section 4 we present the hardware accelerators’ experiments – in 4.1 for the custom one, in 4.2 for the FINN-based. Section 5 discusses the obtained results and shows a comparative analysis of both solutions. Finally, in Section 6 we summarise our work and discuss possible future research directions.

2 Previous work

Traffic sign recognition or classification is a particularly interesting topic due to its application in autonomous vehicles (AV) or advanced driver assistant systems (ADAS). One of the most popular databases is GTSRB (German Traffic Sign Recognition Benchmark), which was first presented for the challenge during the IJCNN 2011 conference [16]. The winners with the highest classification accuracy on the test set were: (1) 99.46% [18], (2) 98.31% [19] and (3) 96.14% [20]. The first two were based on convolutional neural networks, while the third used a random forests classifier. The human performance in that task was estimated as 98.84%. Due to the popularity of the topic, several other papers on classification of traffic signs were presented later. The state-of-the-art classification accuracy using convolutional neural networks is about 99.71% [17] for GTSRB.

The described in the literature hardware implementations of traffic sign recognition mainly focus on solutions without the use of deep convolutional neural networks. In [7] and [8] the authors propose a software-hardware implementation of traffic sign detection based on colour information in the HSV space and pattern matching based classification. Article [9] describes a software-hardware solution based on the HOG (Histogram of Oriented Gradients) algorithm. In the work [10] a hardware implementation of a deep convolutional neural network that classifies signs was proposed. The implementation of binary neural networks in FPGAs is the subject of several articles. In [13] the authors summarise the first HLS binary network accelerator targeting architecture for CIFAR-10 dataset classification. Comparing to other hardware implementations (for standard convolutional networks), the binary one was far more efficient in terms of resources.
3 Traffic sign classification with XNOR networks

For the classification of traffic signs, the GTSRB (German Traffic Sign Recognition Benchmark) database was used \[10\]. It consists of images of German traffic signs representing 43 classes (Fig. 1 – for proper names of classes please refer to \[16\]). 12630 images are used as the test set and 39209 as the training set, however, the number of training samples belonging to each class is not balanced. Each image is in the RGB colour space of size varying between 15 × 15 up to 250 × 250 pixels. At the same time, not all are square, differ in illumination and quality. Due to the above described issues, the images had to be standardised before training. The preprocessing of the input data was split into two parts: (1) standardisation of images with CLAHE (Contrast Limited Adaptive Histogram Equalisation - \[21\]) for the Y channel from the YCbCr colour space and (2) data augmentation to balance class representations. Data augmentation was
performed using rotation, translation, shear, and scaling operations, so finally each class is represented by 10000 examples.

Candidates for traffic signs are classified by an XNOR-type neural network, described in detail in the work [15]. The network is characterised by binary weights and activations: \( W \in \{-1, 1\} \land f(Wx) \in \{-1, 1\} \) (with \( W \) as weights, \( x \) as layer’s input and \( f(\cdot) \) as activation function). The input image is represented by integer or floating point values, which means that the first convolutional layer is not fully binary.

The binary operations can vastly reduce the computational complexity of the network, which can be crucial in the case of embedded systems and particularly for the low-power ones. For a binary convolutional layer, the output weighted sum can be calculated in three stages:

1. XNOR operation between the vectorised input window \( I_{in} \) and the vectorised filter \( W - I_{XNOR} = I_{in} \oplus W \).
2. Bit count the obtained vector – \( P = \text{count}(I_{XNOR}) \).
3. Calculation of the convolution result based on \( C = 2 * P - N \), where \( N \) is the size of the window.

Next, the real-valued bias is added. The activation is a binarisation function:
\[
\text{Pix}_{out} = \max(0, \min(1, \frac{\text{Pix}_{in} + 1}{2})).
\]

Subsections 3.1 and 3.2 describe the proposed networks accelerated using the ZCU 104 development board – respectively, for the custom accelerator and the Xilinx FINN based one.

### 3.1 Custom architecture

The proposed network architecture is presented in Table 1. The convolutional block consists of the following layers (1) convolutional, (2) maxpooling, (3) batch normalisation, (4) activation. The dense (fully connected) block consists of the following layers (1) fully connected, (2) batch normalisation, (3) activation. The last dense block does not have an activation layer – the vector obtained from the batch normalisation layer is the output vector (network classification result).

For training the network, we used the code provided by [15]. The input images’ pixels are normalised to range \([-1, 1]\) and the Square Hinge loss is used. The network after 570 epochs achieved an accuracy of 96.3% on the test set (98.5% on validation set).

### 3.2 FINN architecture

Since the FINN tool is still under strong development, several features are not yet available. The architecture proposed in Section 3.1 cannot be transformed into hardware modules using FINN (for today). It is required that the consecutive layers are designed in such way, that the output of the last convolutional one has a size of \(1 \times 1\). In table 2 the adjusted architecture is shown.
Table 1: Neural network’s architecture for custom accelerator

| Layer | Input size | Output size | Kernel size |
|-------|------------|-------------|-------------|
| Conv-1 | $32 \times 32 \times 3$ | $28 \times 28 \times 64$ | $5 \times 5 \times 64$ |
| Max-1  | $28 \times 28 \times 64$ | $14 \times 14 \times 64$ | $2 \times 2$ |
| Conv-2 | $14 \times 14 \times 64$ | $10 \times 10 \times 128$ | $5 \times 5 \times 128$ |
| Max-2  | $10 \times 10 \times 128$ | $5 \times 5 \times 128$ | $2 \times 2$ |
| FC-1   | $5 \times 5 \times 128$ | $512$ | $1 \times 1 \times 512$ |
| FC-2   | $512$ | $43$ | $1 \times 1 \times 43$ |

Table 2: Neural network’s architecture for FINN tool

| Layer | Input size | Output size | Kernel size |
|-------|------------|-------------|-------------|
| Conv-1 | $32 \times 32 \times 3$ | $28 \times 28 \times 64$ | $5 \times 5 \times 64$ |
| Max-1  | $28 \times 28 \times 64$ | $14 \times 14 \times 64$ | $2 \times 2$ |
| Conv-2 | $14 \times 14 \times 64$ | $10 \times 10 \times 128$ | $5 \times 5 \times 128$ |
| Max-2  | $10 \times 10 \times 128$ | $5 \times 5 \times 128$ | $2 \times 2$ |
| Conv-3 | $5 \times 5 \times 128$ | $5 \times 5 \times 513$ | $1 \times 1 \times 512$ |
| FC-1   | $512$ | $43$ | $1 \times 1 \times 43$ |

The input images are normalised to the range $[0, 1]$ and the accuracy for the test set of 96.24% was achieved.

4 Hardware acceleration

The hardware acceleration targets a heterogeneous Zynq UltraScale+ MPSoC device, available on the ZCU 104 development board, both for custom and FINN accelerator. The target frequency is set to 100MHz (this value can be increased if necessary). Subsection 4.1 describes the developed accelerator as well as the obtained results for the proposed traffic sign classification network. Subsection 4.2 summarises the experiments with the FINN tool.

4.1 Custom accelerator

The simplified accelerator scheme is presented in Fig. 2. The proposed solution can be used for the acceleration of virtually any simple convolutional network (within the available resources limitation) using the developed Verilog code generator.

The key components of the proposed accelerator are the Convolutional Block and Dense Block parts, as well as several BRAM (Block RAM) sets which store the input, intermediate results and fully connected layers’ weights. The overall organisation of operations is based on several crucial ideas:
Fig. 2: A simplified scheme of the custom accelerator. The proposed architecture consists of three main components: Convolutional Blocks, Dense Blocks and BRAM sets for inputs and outputs from layers. The operations in layers are streamlined.

1. The input and intermediate feature maps are organised in BRAM sets in such way that each BRAM stores one channel, which ease the process of writing the output feature maps.
2. The data is read in a sequence that enables the calculation of convolutional and maxpooling layers without additional memory usage.
3. The weights of the convolutional layers are stored in the on-board registers for better access.
4. The weights of the fully convolutional layers are stored in BRAM. For enhanced parallelisation of the calculations, the memory is organised in a way to enable reading at once the weights connected with the one, selected input.

The Convolutional Block (CB) consists of modules responsible for layers: convolutional, maxpooling, batch normalisation, and binary activation. In the case of the first convolutional layer, the network’s input is a greyscale (one channel – this is applicable for the described TSR network) or colour image (three channels) – each channel is stored in a separate BRAM memory (each 16Kb). In the case of subsequent layers, the BRAM set stores the output (feature maps) from the previous layer. The filter weights are stored in the on-board registers, therefore the utilisation of BRAM memory is reduced, and the time needed to read the weights is shortened. Reading pixels, from both the input image and the feature maps between successive convolutional blocks, is organised in a specific order that allows the implementation of the maxpooling operation without the use of additional memory. The data is read as follows:
1. Read one context along all channels, in relation to the same central pixel.
2. Move the filter window and repeat the previous step – further contexts are selected in such way, that in the result of successive convolutions, a context ready for the maxpooling operation is obtained.

All filters work in parallel, receiving the same input data – contexts in a specific position (with a specific central pixel) along all input channels. The partial convolutions are accumulated and the weighted sum along the channels is calculated.

The convolutional filter module varies with the input type. For the first layer – real-valued input – it is an accumulator that adds or subtracts incoming pixels to/from the weighted sum, depending on the weight value (−1 or 1). For a binary input, the convolution is performed in three stages:

1. Vector of weights ('flattened' filter) is XNORed with the context (also in the form of a vector) – the operation takes 1 clock cycle.
2. The number of ones in the received vector is counted. Bit counting operation is performed using Hamming weights (5 clock cycles).
3. The result of the convolution $C$ is calculated based on $C = 2 \cdot P - N$ (1 clock cycle).

The obtained partial results (from subsequent channels) are accumulated and the bias is added. The maxpooling module accepts consecutive pixels and when ready acts as maximum filter. The output value is finally subjected to batch normalisation and binary activation (standard arithmetic operations). The batch normalisation formula is simplified to $Pix_{out} = A \cdot Pix_{in} + B$, where $A = \gamma \cdot \frac{1}{\sigma}$ and $B = -\gamma \cdot \frac{1}{\sigma} \mu + \beta$, in order to reduce the resource utilisation (DSP instances). The results are written in parallel from all filters, to different, appropriate BRAM instances (corresponding output map).

Implementation of a fully connected layer (Dense Block (DB)) assumes the use of a larger BRAM memory due to the significantly higher number of weights (in relation to the convolutional layer). The input pixels are read in a serial way from the feature map of the previous convolutional layer. Before receiving a pixel, a set of weights corresponding to the connection for all neurons is read from the BRAM memory – one word in memory stores the weights of a given connection for all the layer’s neurons. The input is XNORed with each weight (i.e., the equivalent of multiplication in networks with full precision is performed) and then the results are sent to the respective accumulators representing the neurons. The weighted sum of all the layer’s neurons is calculated in parallel. Then the data (outputs from all neurons) is serialised, bias is added, and values are normalised, if needed.

The post-implementation resource usage is presented in Tab. 3. The frame rate of network’s inference is around 449.25 (calculated basing on clock frequency and number of clock cycles needed for input processing, as well as tested in hardware), with power consumption of 4.396W (estimated using Vivado).
Table 3: Post-implementation resources usage for Binary Convolutional Neural Network on ZCU104

| Resource | Available | Utilisation | Utilisation % |
|----------|-----------|-------------|----------------|
| LUT      | 79302     | 230400      | 34.42          |
| LUTRAM   | 350       | 101760      | 0.34           |
| FF       | 44170     | 460800      | 9.59           |
| BRAM     | 152       | 312         | 48.72          |
| DSP      | 902       | 1728        | 52.20          |

4.2 FINN accelerator

Acceleration of neural networks using the FINN tool requires several well-defined steps. Given the model, preferably trained using the Brevitas [22] tool, in the ONNX (Open Neural Network Exchange) format, one has to perform a set of operations from streamlining transformations, converting to HLS (High-Level Synthesis) layers and dataflow partitioning, to adjusting folding to maximise the performance. All but the last is done in a rather automatic manner and for more information we suggest consulting the FINN documentation. The folding influences the frame rate of the network and the usage of resources. Finally, the HLS IP per layer can be generated, as well as the stitched design and Vivado/Vitis project ready to be synthesised and run in hardware. If the accelerated network matches the framework’s capabilities, the process is a rather smooth one.

To explore the possibilities of FINN, we decided to perform several experiments with folding, following the official examples – ‘there are several folding factors for each layer, controlled by the PE (parallelisation over outputs) and SIMD (parallelisation over inputs) parameters (...) the higher the PE and SIMD values are set, the faster the generated accelerator will run, and the more FPGA resources it will consume’. The experiments’ parameters, as well as the final frame rate of the accelerated network and energy consumption are shown in Table 4 – for each layer, the folding parameters (PE, SIMD, FIFO depth) are presented. Table 5 shows the resources’ usage for the defined experiments. It is easily observed that with higher folding parameters, the network process the input faster – the difference between experiments 1 and 4 is more than 500 frames per second. One can also notice the rather slight increase of the used resources – perhaps for more complex (in terms of architecture) networks the results would vary more.

5 Comparison of the considered approaches

Firstly, it should be noted that when starting the work on the custom XNOR accelerator, we were not familiar with the FINN tool, as it was in an early stage...
Table 4: Folding experiments for the TSR network with the FINN accelerator – parameters, final throughput and energy consumption (estimated with Vivado).

| No. | Conv 1          | Conv 2          | Conv 3          | FC 1   | FPS   | Power [W] |
|-----|-----------------|-----------------|-----------------|--------|-------|-----------|
| 1   | (4, 1, 32)      | (4, 1, 32)      | (4, 4, 32)      | (1, 1, 32) | 64.51 | 3.521     |
| 2   | (4, 1, 128)     | (4, 4, 128)     | (4, 4, 128)     | (1, 1, 128) | 64.51 | 3.523     |
| 3   | (8, 1, 128)     | (8, 8, 128)     | (8, 8, 128)     | (1, 1, 128) | 212.41| 3.522     |
| 4   | (16, 1, 128)    | (16, 16, 128)   | (4, 16, 128)    | (1, 1, 128) | 582.22| 3.547     |

Table 5: Post-implementation resources usage for the FINN accelerated TSR network in ZCU104

| Resource | Total Available | E1 [%] | E2 [%] | E3 [%] | E4 [%] |
|----------|-----------------|--------|--------|--------|--------|
| LUT      | 230400          | 5.81   | 5.89   | 5.75   | 6.14   |
| LUTRAM   | 101760          | 1.62   | 1.67   | 1.59   | 1.70   |
| FF       | 460800          | 4.29   | 4.29   | 4.4    | 4.62   |
| BRAM     | 312             | 22.92  | 22.92  | 22.28  | 21.96  |
| DSP      | 1728            | –      | –      | –      | –      |

of development back then. After completing our implementation, we have read about FINN and only then decided to compare both approaches. The analysis of the results shall be divided into two parts – the binary networks and their accuracy, and the hardware acceleration.

In Section 3 we have proposed two network architectures with reduced precision for traffic sign recognition on the GTSRB dataset – the ‘original’ and FINN-adapted. Both networks achieved similar and relatively good accuracy, despite the use of different tools. We have compared our networks to other traffic sign classifiers and placed ourselves among the existing top CNN-based classifiers – Tab. 6. In [17] and [18] the authors proposed networks with significantly more parameters. In [19] the presented solution employs layer skipping to provide different scales of receptive fields to the classifier, which also increases the model complexity. All mentioned solutions work with floating point precision – when comparing the accuracy of our XNOR models with other proposals, the ‘size issue’ and hardware acceleration suitability should be also taken into account.

The results presented in Section 4 basically prove the lead of the FINN accelerator, both in terms of energy consumption and the used resources (Tab. 4 and 5) for the same test conditions – the ZCU104 device and clock frequency of 100 MHz. The proposed custom accelerator needs over 4.396W, which is over 25% of the total power consumption of the FINN-generated one. The disproportion in resource usage is also noticeable. The inference speed of the FINN-accelerated network (Tab. 4) depends on the folding parameters. However, achieving the frame rate close to the one from the custom accelerator neither is a problem nor
Table 6: Comparison of our traffic sign classifier to the state-of-the-art solutions. C stands for the network developed with the custom accelerator, F – for FINN

| Network               | Accuracy    |
|-----------------------|-------------|
| Garcia et al. [17]    | 99.71%      |
| Ciresan et al. [18]   | 99.46%      |
| Sermanet et al. [19]  | 99.17%      |
| Human performance     | 98.84%      |
| **Our XNOR Net – C**  | **96.3%**   |
| **Our XNOR Net – F**  | **96.24%**  |
| Zaklouta et al. [20]  | 96.14%      |

does it cause a significant increase in power demand – which is still lower for the FINN-based accelerator.

Perhaps it is worth noting what is the cause of such results – experiment E4 (see Tab 4 and 5) is chosen as a reference point. Since the resources’ usage and energy consumption are closely related, a comparative analysis of the architectures of these two accelerators should help to understand the differences. Firstly, one can observe a great difference in the BRAM usage (48.72% vs 21.96%). The main cause shall be storing the outputs of the subsequent convolutional blocks in case of the custom accelerator. The FINN architecture is fully streamlined and consecutive outputs are immediately passed for processing to the next layer (without any buffering). Next, one can notice the lack of usage of DSP elements in FINN accelerator. For the custom one, DSP are used as neurons in the fully connected layers – in case of the FINN tool it seems that the accumulation is implemented with popcount operation. The last factor influencing the number of used LUTs (34.42% vs 6.14%) and FFs (9.59% vs 4.62%) could be in the batch normalisation module, which is implemented as threshold in the FINN accelerator – in contrary to the arithmetic operations in the custom one.

6 Summary

The starting point for this work was the development of an energy-efficient and real-time traffic sign classification system. The proposed neural networks are characterised by high accuracy and at the same time relatively low computational complexity – both in terms of the architectures’ size and the ability to be inferenced with effective binary operations. As a consequence, the hardware acceleration on the ZCU 104 development board with Zynq UltraScale+ MPSoC device was possible.

The exploration of acceleration methods was focused on two approaches: using the designed custom accelerator and the FINN tool from Xilinx. The conducted experiments showed the FINN tool superiority, due to the use of some advanced optimisations, which we did not apply in our custom solution. However, it should be once more emphasised that our research goal was not to propose
a better solution than FINN, as we did not know of its existence or any other open-source XNOR accelerator (at the beginning).

Eventually, using the FINN accelerator, we achieved the set goal, which was an energy-efficient real-time classifier. The developed classifier is ready to use in the complete embedded traffic sign recognition system. Because it is characterised by high frame rate, it is also suitable for UHD input video stream. The development of the system for both recognition and classification for high resolution camera input (up to 4K) shall be continued in future work.

Acknowledgements

The work presented in this paper was supported by the National Science Centre project no. 2016/23/D/ST6/01389 entitled “The development of computing resources organisation in latest generation of heterogeneous reconfigurable devices enabling real-time processing of UHD/4K video stream”.

References

1. Blott, M., Preußer, T. B., Fraser, N. J., Gambardella, G., O’Brien, K., Umuroglu, Y., Leeser, M., Vissers, K.: FINN-R: An end-to-end deep-learning framework for fast exploration of quantized neural networks ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 11, no. 3, pp. 1–23, 2018.
2. Umuroglu, Y., Fraser, N. J., Gambardella, G., Blott, M., Leong, P., Jahre, M., Vissers, K.: FINN: A Framework for Fast, Scalable Binarized Neural Network Inference Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA ’17, pp. 65–74, 2017.
3. Luo, H., Yang, Y., Tong, B., Wu, F., Fan, B.: Traffic Sign Recognition Using a Multi-Task Convolutional Neural Network IEEE Transactions on Intelligent Transportation Systems, vol. 19, no. 4, pp. 1100–1111, April 2018.
4. Liu, C., Chang, F., Chen, Z., Liu, D.: Fast Traffic Sign Recognition via High-Contrast Region Extraction and Extended Sparse Representation IEEE Transactions on Intelligent Transportation Systems, vol. 17, no. 1, pp. 79–92, Jan 2016.
5. Filatov, D. M., Ignatiev, K. V., Serykh, E. V.: Neural network system of traffic signs recognition 2017 XX IEEE International Conference on Soft Computing and Measurements (SCM), May 2017, pp. 422–423.
6. Changzhen, X., Cong, W., Weixin, M., Yanmei, S.: A traffic sign detection algorithm based on deep convolutional neural network 2016 IEEE International Conference on Signal and Image Processing (ICSIP), Aug 2016, pp. 676–679.
7. Han, Y., Oruklu, E.: Real-time traffic sign recognition based on Zynq FPGA and ARM SoCs IEEE International Conference on Electro/Information Technology, June 2014, pp. 373–376.
8. Farhat, W., Faiedh, H., Souani, C., Besbes, K.: Real-time hardware/software co-design of a traffic sign recognition system using Zynq FPGA 2016 11th International Design Test Symposium (IDT), Dec 2016, pp. 302–307.
9. Y. Zhou, Y., Chen, Z., Huang, X.: A pipeline architecture for traffic sign classification on an FPGA 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, pp. 950–953.
10. Yao, Y., Zhang, Z., Yang, Z., Wang, J., Lai, J.: FPGA-based convolution neural network for traffic sign recognition 2017 IEEE 12th International Conference on ASIC (ASICON), Oct 2017, pp. 891–894.
11. Zhou, Y., Redkar, S., Huang, X.: Deep learning binary neural network on an FPGA 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWS-CAS), Aug 2017, pp. 281–284.
12. Shimoda, M., Sato, S., Nakahara, H.: All binarized convolutional neural network and its implementation on an FPGA 2017 International Conference on Field Programmable Technology (ICFPT), Dec 2017, pp. 291–294.
13. Zhao, R., Song, W., Zhang, W., Xing, T., Lin, J.-H., Srivastava, M., Gupta, R., Zhang, Z.: Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, ser. FPGA ’17.
14. Liang, S., Yin, S., Liu, L., Luk, W., Wei, S.: FP-BNN Neurocomput., vol. 275, no. C, pp. 1072–1086, Jan. 2018. [Online]. Available: https://doi.org/10.1016/j.neucom.2017.09.046
15. Courbariaux, M., Bengio, Y.: BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1 CoRR, vol. abs/1602.02830, 2016. [Online]. Available: http://arxiv.org/abs/1602.02830
16. Stallkamp, J., Schlipsing, M., Salmen, J., Igel, C.: The German Traffic Sign Recognition Benchmark: A multi-class classification competition IEEE International Joint Conference on Neural Networks, 2011, pp. 1453–1460.
17. Arcos-García, A., Álvarez-García, J. A., Soria-Morillo, L. M.: Deep neural network for traffic sign recognition systems: An analysis of spatial transformers and stochastic optimisation methods Neural Networks, vol. 99, pp. 158–165, 2018.
18. Ciresan, D., Meier, U., Masci, J., Schmidhuber, J.: Multi-column deep neural network for traffic sign classification Neural Networks, vol. 32, pp. 333–338, 2012.
19. Sermanet, P., LeCun, Y.: Traffic sign recognition with multi-scale Convolutional Networks The 2011 International Joint Conference on Neural Networks, pp. 2809–2813, 2011.
20. Zaklouta, F., Stanciulescu, B., Hamdoun, O.: Traffic sign classification using K-d trees and Random Forests The 2011 International Joint Conference on Neural Networks, pp. 2151–2155, 2011.
21. Zuiderveld, K.: Contrast Limited Adaptive Histogram Equalization Graphics Gems IV, Academic Press Professional, Inc., pp. 474—485, 1994.
22. Pappalardo, A.: Xilinx/brevitas Zenodo, https://doi.org/10.5281/zenodo.3333552.