Investigation of the impact of mole-fraction on the digital benchmarking parameters as well as sensitivity in Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb vertical heterojunctionless tunneling field effect transistor

Behzad Rajabi $^a$, Mahdi Vadizadeh $^{b*}$

$a$) Department of Electrical Engineering, Rasht Branch, Islamic Azad University, Rasht, Iran

$b*)$ Department of Electrical Engineering, Abhar Branch, Islamic Azad University, Abhar, Iran

Abstract

Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb vertical heterojunctionless tunneling field effect transistor (VHJL-TFET) has been suggested to optimize the digital benchmarking parameters. In the proposed VHJL-TFET with type II heterostructure (i.e. $X=0.8$, $Y=0.85$), slight changes in gate voltage cause switching from OFF-state to ON-state. As a result, the electrical properties of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET are excellent in the sub-threshold region. The heterostructure with III-V semiconductors in the source-channel region increases the ON-state current ($I_{ON}$) of the VHJL-TFET. Comparing the results of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET with the simulated devices with type I heterostructure (i.e. $X=0.9$, $Y=0.1$) and type III heterostructure (i.e. $X=0.1$, $Y=0.4$) shows the improvement by 26% and 15% in the average subthreshold slope (SS). Sensitivity analysis for VHJL-TFET with the type II heterostructure shows that the sensitivity of OFF-state current ($I_{OFF}$) to the body thickness ($T_b$) and doping concentration ($N_D$) is more than the sensitivity of the other main electrical parameters. The Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET with a channel length of 20 nm, $T_b=5$ nm, and $N_D=1\times10^{18}$cm$^{-3}$ showed the $SS=4.4$mV/dec, $I_{ON}/I_{OFF}=4E14$, and $I_{ON}=8$mA/um. As a result, Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET can be a reasonable choice for digital applications.

Keywords: Junctionless Tunnel FET; mole fraction; tunneling effective mass; sensitivity analysis.

Declarations

Funding: Not applicable

Conflict of interest: Not applicable

Availability of data and material: Not applicable

Code availability: Not applicable

Authors’ contributions: Not applicable

Ethics approval: Not applicable

Consent for publication: Not applicable

Consent for publication: Not applicable

* Corresponding author E-mail Addresses: vadizadeh@gmail.com
Acknowledgments: Not applicable

1. Introduction

Subthreshold slope (SS) of less than 60mV/dec and low leakage current of tunneling field effect transistor (TFET), respectively, causes an increase in switching speed and causes a reduction in static power consumption in digital circuits performance [1–3]. As a result, TFET device has attracted the attention of many researchers for digital applications [4, 5]. However, the ultra-sharp doping concentration gradient in the source/channel and the drain/channel junctions complicates the fabrication process of TFET device in nanometer regime [6, 7]. Recently, a junctionless TFET (JLTFT) has been proposed, in which issues caused by ultra-sharp doping concentration gradient in the source/channel and the drain/channel junctions are eliminated [6–12]. JLTFT is a heavy doped thin film semiconductor, in which the type and level of doping are unchanged throughout the device. In fact, in JLTFT device, the advantages of conventional TFET and junctionless field effect transistor are combined [7, 13].

Silicon-based JLTFT such as conventional silicon based TFET, is suffering from issues caused by low ON-state current (I\text{ON}) due to tunneling mechanism [7, 14]. The reason is that the forbidden band width is so large that it reduces the electron tunneling probability in tunneling junction [6, 11]. With the recent progress, the low I\text{ON} problem in JLTFT has been resolved by various strategies, such as using small band gape materials [15, 16] gate engineering [17, 18], and hetero-gate dielectric [11, 19]. The use of III-V materials with staggered/broken bandgaps is suggested to increase I\text{ON} in JLTFT [20–23]. III-V materials have improved the performance of the JLTFT device, due to high mobility as well as lower band gap [22, 24]. JLTFT device with hetero structure is called HJL-TFET. In previous works, HJL-TFET structures are presented horizontally [20–23]. It is very complex to create horizontal heterojunction structures in HJL-TFET device. Use of vertical heterojunction in HJL-TFET is feasible and can reduce the chip consumption level in integrated circuits [25].

In this paper, a vertical heterojunctionless tunneling field effect transistor with III-V materials is proposed, which is called VHJL-TFET. Ga\text{X}In\text{1–X}As and Ga\text{Y}In\text{1–Y}Sb are recommended as a drain-channel material and as the source material, respectively in the proposed structure. The main goal of this study is to optimize the digital benchmarking parameters of Ga\text{X}In\text{1–X}As/ Ga\text{Y}In\text{1–Y}Sb VHJL-TFET in terms of the I\text{ON}/I\text{OFF} ratio and SS by varying the mole fraction of X and Y.

The simulation results in the OFF-state show that, with changes in X and Y parameters, the type I, type II and type III hetero structures are formed in the source/channel interface. By choosing X=0.8 and Y=0.85 in the proposed VHJL-TFET device, the type II hetero structure is formed. As a result, with slight changes in gate voltage, the electron tunneling will occur from source valence band to channel conduction band, which can effectively improve the SS and I\text{ON}. Our simulation results show that selecting a material with larger band gap in the drain-channel region as well as a material with smaller band gap in the source region in VHJL-TFET device drastically reduce the ambipolarity behavior. Based on the simulation results, the improvement of the SS and ON-state current to OFF-state current (I\text{ON}/I\text{OFF}) ratio of VHJL-TFET structure with Y=0.85 and X=0.8 is noticeable compared to the recently proposed structures [11, 12, 18, 21, 22, 26]. With changes in X and Y, in addition to energy band gap and electron affinity, the electron tunneling effective mass and hole tunneling effective mass are also changed [27]. We considered these changes in our simulations. In the VHJL-TFET structure with Y=0.85 and X=0.8, the effect of changes in structural parameters, such as doping concentration, body thickness, and spacer width between the auxiliary gate and control gate, is investigated on the main electrical parameters. Finally, the performance of the proposed VHJL-TFET device is compared with that of the recently proposed devices.

This article is organized in 4 Sections. The structure of the device and the simulation models are described in Section 2. In Section 3, the simulation results of the VHJL-TFET structure are presented. Finally, the conclusion is provided in Section 4.
2. Device structure and simulation setup

Figure 1 shows the structure of the simulated VHJL-TFET device in this paper. In the simulated structure to increase gate control over the channel, double gate technology is used. In the VHJL-TFET structure shown in Fig. 1, the source, channel, and drain doping is considered the same and of the donor type with value of $N_D = 1 \times 10^{18} \text{cm}^{-3}$. Ga$_X$In$_{1-X}$As is selected as a drain-channel material and the source is composed of Ga$_Y$In$_{1-Y}$As. As shown in Fig. 1, the channel length, body thickness ($T_b$), and gate dielectric thickness ($T_{OX}$) are 20nm, 5nm, and 2nm, respectively. Drain/source extension length is 20nm. HfO$_2$ is considered as a gate dielectric with $K=25$. In the proposed structure, SiO$_2$ acts between control gate (c-gate) and auxiliary gate (p-gate) as the isolation layer with the thickness of $W_{SiO2}=2$nm. The p-gate work function is 5.9eV and is achieved by considering Pt as the gate electrode [28]. The c-gate work function is 4.3eV and can be obtained as metal using molybdenum with nitrogen implant dose [28]. The structural parameters of the VHJL-TFET device proposed in Fig. 1 are the same as those of HJL-TFET device proposed in [23] and VHJL-TFET devices shown in Fig. 1 is called Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb VHJL-TFET.

In order to simulate the Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb VHJL-TFET, a commercial tool is used. The nonlocal band to band tunneling (BTBT) model is considered to determine the electrical properties of the proposed device. Nonlocal BTBT model considers spatial variations of energy bands and quasi-fermi levels in tunneling path [22, 29]. The Hansch model is used to consider the quantum confinement effect as well as interface defects of oxide/semiconductor [12, 29]. The dependence of the mobility on the vertical electric field, doping concentration, and temperature is considered using Lombardi model [22, 29]. The direct generation/recombination model as well as Shockley–Read–Hall (SRH) recombination model is considered to determine the accurate leakage current value in the simulated devices [22, 29]. Given the high doping density in the proposed device, the band gap narrowing model is used [29, 30]. With changes in X and Y, in addition to changing energy band gap and electron affinity, the electron tunneling effective mass and hole tunneling effective mass are varied [27]. These changes are calculated based on [27] and are

---

**Fig. 1 (a) Device structure of a Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb VHJL-TFET (not to scale) and (b) Calibration with the published result, $I_D$-$V_{GS}$ characteristics of 20 nm gate length HJL-TFET reported in Ref.[23].**
considered in the simulation. The effects of defects and nonsmoothness in the interfacial regions of GaXIn1.xAs/GaYIn1.ySb layers are neglected in our simulations. These effects in real devices flat the I–V GS characteristics due to high electric field effects [30]. In GaYIn1.xAs/GaYIn1.ySb VHJL-TFET device, instead of doping junctions in regular TFET devices, there is a junction between two semiconductors with the same doping. Therefore, GaXIn1.xAs/GaYIn1.ySb VHJL-TFET is still categorized as a junctionless device.

In order to show the accuracy of our simulations in this paper, we simulated the HJL-TFET with the structural parameters reported in [23]. The HJL-TFET device reported in [23] contains GaAs material in both drain and channel regions, and Ge material in the source region. Figure 1b shows a comparison between our numerical simulations and simulation reported in [23]. Our numerical simulations are performed under the same conditions reported in [23]. As can be seen, the results of our numerical simulations are reasonably consistent with the simulation results reported in [23]. Therefore, the models used in the simulation in this study are sufficiently accurate.

3. Results and Discussion

Equation 1 shows the probability of tunneling in a TFET device, in which Wentzel–Kramers–Brillouin approximation is used [12, 16].

\[
T(E) = \exp \left( \frac{-4\lambda^3\sqrt{m_e^* E_g^3}}{3\hbar (\Delta \phi + E_g)} \sqrt{\frac{\varepsilon_{\text{channel}}}{\varepsilon_{\text{oxide}}}} T_{ox} T_{ch} \right) \tag{1}
\]

Where \( E_g \) is energy band gap, \( h \) is Planck constant, \( q \) is electron charge, \( \lambda \) is screening length, \( T_{ox} \) is gate dielectric thickness, and \( T_{ch} \) is channel thickness. \( \varepsilon_{\text{channel}} \) and \( \varepsilon_{\text{oxide}} \) are relative permittivity of channel and gate dielectric, respectively. \( \Delta \phi \) is the energy difference between the valence band of the source and the conduction band of the channel, and \( m^* \) is tunneling effective mass [16]. In fact, Equation 1 shows that both parameters \( E_g \) and \( m^* \) play an important role in the performance of the TFET device.

One of the main motivations for this study is to improve performance of GaXIn1.xAs/GaYIn1.ySb VHJL-TFET device proposed with changes in \( X \) and \( Y \) mole fractions. By changing the \( X \) and \( Y \) parameters, the electron tunneling effective mass (\( m_e^* \)), hole tunneling effective mass (\( m_h^* \)), energy band gap and electron affinity (\( \chi \)) in source, channel and drain regions of GaXIn1.xAs/GaYIn1.ySb VHJL-TFET device are affected, followed by changes in electrical properties of the simulated device.

Equations 2 and 3 show the electron tunneling effective mass and hole tunneling effective mass, respectively, in the drain-channel region (GaXIn1.xAs) and source region (GaYIn1.ySb) [27].

\[
\begin{align*}
    m_e^* &= (0.023 + 0.037x + 0.003x^2)m_0 \\
    m_h^* &= (m_{hh}^3 + m_{lh}^3)^{2/3} \\
    m_{hh} &= (0.41 + 0.1x)m_0 \\
    m_{lh} &= (0.026 + 0.056x)m_0 \\
\end{align*} \tag{2}
\]

\[
\begin{align*}
    m_e^* &= (0.014 + 0.0178y + 0.0092y^2)m_0 \\
    m_h^* &= (m_{hh}^3 + m_{lh}^3)^{2/3} \\
    m_{hh} &= 0.4m_0 \\
    m_{lh} &= (0.015 + 0.01y + 0.025y^2)m_0 \\
\end{align*} \tag{3}
\]

Where \( m_0 \) is the free electron mass, \( m_{hh} \) is heavy hole mass, and \( m_{lh} \) is light hole mass. In Equations 2 and 3, at various \( X \) and \( Y \), GaXIn1.xAs and GaYIn1.ySb have direct band gap. Therefore, the electron effective mass is used at \( \Gamma \) valley in the simulation [27].
Equations 4 and 5 show the energy band gap \( E_g \) and electron affinity \( \chi \), respectively, in the drain-channel region (Ga\( _x \)In\(_{1-x}\)As) and source region (Ga\( _y \)In\(_{1-y}\)Sb) [27].

\[
\begin{align*}
E_g &= 0.36 + 0.63x + 0.43x^2 \\
\chi &= 4.9 - 0.83x \\
E_g &= 0.172 + 0.139y + 0.415y^2 \\
\chi &= 4.59 - 0.53y
\end{align*}
\]

(4) \hspace{1cm} (5)

Figure 2a shows the variations in the energy band gap and electron affinity, and Fig. 2b shows the variations in electron and hole tunneling effective mass in the drain-channel and source regions.

![Fig.2 (a) Energy band gap and electron affinity as a function of X and Y mole fractions. (b) Electron tunneling effective mass and hole tunneling effective mass as a function of X and Y mole fractions.](image)

As shown in Fig. 2a, for a given value of X=Y, the energy band gap in the source region (Ga\( _y \)In\(_{1-y}\)Sb) is lower than that in the channel region (Ga\( _x \)In\(_{1-x}\)As). Also, for a given value of X=Y, with the simultaneous increase in mole fractions, the difference in energy band gap between source (Ga\( _y \)In\(_{1-y}\)Sb) and channel (Ga\( _x \)In\(_{1-x}\)As) is increased. The difference in electron affinity between Ga\( _x \)In\(_{1-x}\)Sb and Ga\( _x \)In\(_{1-x}\)As is reduced for a given value X=Y with an increase in mole fractions and, for X=Y=1, the electron affinity of the two materials overlaps. Figure 2b shows that for a given value of X=Y with an increase in mole fractions, the tunneling effective mass of the electron and hole is increased for both materials and also the increased effective mass in Ga\( _x \)In\(_{1-x}\)Sb is negligible.

3.1. Performance evaluation of the VHJL-TFET device for various mole fractions

In this section, for the proposed structure Ga\( _x \)In\(_{1-x}\)As/Ga\( _y \)In\(_{1-y}\)Sb VHJL-TFET, X mole fraction is increased from 0 to 1 with steps of 0.05; for each step of X, Y mole fraction is varied from 0 to 1. For various X and Y changes, the digital benchmarking parameters of Ga\( _x \)In\(_{1-x}\)As/Ga\( _y \)In\(_{1-y}\)Sb VHJL-TFET are investigated.

There are authoritative references [31] that considered \( I_{ON} \) as a drain current for bias conditions \( V_{GS}=V_{DS}=V_{DD} \) and, \( I_{OFF} \) as a drain current for bias conditions \( V_{GS}=0V \) and \( V_{DS}=V_{DD} \). In this study, \( V_{DD} \) is considered to be 1V. Therefore, the drain current for bias conditions \( V_{GS}=0V \) and \( V_{DS}=1V \) is considered as \( I_{OFF} \) and the drain current for bias conditions \( V_{GS}=V_{DS}=1V \) is considered as \( I_{ON} \) [31]. Also, the gate-source voltage for drain current \( 10^{-7}A/\mu m \) is considered as the threshold voltage [31]. Examinations in this study show that changes in X and Y parameters, in addition to changing electron tunneling effective mass and hole tunneling effective mass, would change the energy band profile in the source/channel interface. The changes in energy band profile are in a way that type I, type II, and type III hetero structures are created in the source/channel interface in the OFF-state (see Figure 3 to 6).
Figure 3a shows 2D matrix of $I_{\text{OFF}}$ changes and Fig. 3b shows 2D matrix of $I_{\text{ON}}$ changes with variations of X and Y parameters. As seen, with changes in X and Y parameters, $I_{\text{ON}}$ changes are one order of magnitude and $I_{\text{OFF}}$ changes are fourteen orders of magnitude. As a result, sensitivity of $I_{\text{OFF}}$ to changes in X and Y parameters, is higher than that of $I_{\text{ON}}$. The regions of type I, type II and type III hetero structures in OFF-state are shown in Fig. 3a. Accordingly, for some X and Y values in the region related to type III hetero structure, $I_{\text{OFF}}$ is larger than $10^{-7}$ A/um. Therefore, in bias conditions $V_{\text{GS}}=0$V and $V_{\text{DS}}=1$V, the device is not located in the sub-threshold region. Comparison of Fig. 3a and Fig. 2a shows that, with an increase in X=Y in the region related to type II hetero structure, the electron and hole tunneling effective mass increases. As a result, the probability of tunneling based on Equation 1 is reduced and, consequently, $I_{\text{OFF}}$ is decreased. Our simulation results show that the tunneling width is reduced in ON-state for the values of X and Y in the red region in Fig. 3b. As a result, $I_{\text{ON}}$ is increased in this region for the proposed Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb VHJL-TFET device.

Average SS in TFET is one of the most important parameters to evaluate switching performance from $I_{\text{OFF}}$ to $I_{\text{ON}}$. In TFET, the electron and hole tunneling effective mass increases. As a result, the probability of tunneling based on Equation 1 is reduced and, consequently, $I_{\text{OFF}}$ is decreased. Our simulation results show that the tunneling width is reduced in ON-state for the values of X and Y in the red region in Fig. 3b. As a result, $I_{\text{ON}}$ is increased in this region for the proposed Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb VHJL-TFET device.

Average SS in TFET is one of the most important parameters to evaluate switching performance from $I_{\text{OFF}}$ to $I_{\text{ON}}$. In TFET, the electron and hole tunneling effective mass increases. As a result, the probability of tunneling based on Equation 1 is reduced and, consequently, $I_{\text{OFF}}$ is decreased. Our simulation results show that the tunneling width is reduced in ON-state for the values of X and Y in the red region in Fig. 3b. As a result, $I_{\text{ON}}$ is increased in this region for the proposed Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb VHJL-TFET device.
In this study, the average SS is considered between a point where the drain current is raised with an increase in gate voltage and threshold voltage [22, 32]. Figure 4a shows the contour of the changes in average SS by changing the X and Y parameters. The lower average SS in Ga\textsubscript{X}In\textsubscript{1-X}As/Ga\textsubscript{Y}In\textsubscript{1-Y}Sb VHJL-TFET indicates higher switching rate [15, 22, 32].

In this study, the optimal selection of X and Y values to improve the digital benchmarking parameters of Ga\textsubscript{X}In\textsubscript{1-X}As/Ga\textsubscript{Y}In\textsubscript{1-Y}Sb VHJL-TFET device are carried out by considering the following priorities:

1. $I_{\text{OFF}}$ must be of the fA/um order or smaller, because in TFET devices, the $I_{\text{OFF}}$ is expected to be of the fA/um order at the most [32].

2. Average SS must be smaller than 10mV/dec, because the TFET device with SS<10mV/dec is very suitable for sub-0.5V supply voltage applications [11, 33].

3. $I_{\text{ON}}$ must be of the mA/um order, because in TFET devices with $I_{\text{ON}}$ from mA/um order, it can be said that the problems caused by the decreased $I_{\text{ON}}$ are eliminated [15–18, 22].

According to the priorities mentioned above, the optimal mole fractions are selected equal to X=0.8 and Y=0.85 to improve the performance of the proposed Ga\textsubscript{0.8}In\textsubscript{0.2}As/Ga\textsubscript{0.85}In\textsubscript{0.15}Sb VHJL-TFET structure. In Ga\textsubscript{0.8}In\textsubscript{0.2}As/Ga\textsubscript{0.85}In\textsubscript{0.15}Sb VHJL-TFET device shown in Fig. 1, we have $I_{\text{OFF}}=0.02fA/um$, $I_{\text{ON}}=8mA/um$, SS=4.4mV/dec. The contours of Fig. 3a show that, for X=0.8 and Y=0.85, the $I_{\text{OFF}}$ is reduced compared to other values of X and Y. The contours of Fig. 3b also show that, for X=0.8 and Y=0.85, $I_{\text{ON}}$ of the proposed device is reasonable compared to the other values of X and Y. As a result, in the proposed device for X=0.8 and Y=0.85, $I_{\text{ON}}/I_{\text{OFF}}$ ratio is increased. The contour of Fig. 4a also shows the average SS of Ga\textsubscript{0.8}In\textsubscript{0.2}As/Ga\textsubscript{0.85}In\textsubscript{0.15}Sb VHJL-TFET device is smaller than 10mV/dec, and is improved compared to other values of X and Y.

For studying the band structure of the proposed Ga\textsubscript{X}In\textsubscript{1-X}As/Ga\textsubscript{Y}In\textsubscript{1-Y}Sb VHJL-TFET device, it is not possible to display the energy band profile for all X and Y values. In this study, X=0.9, Y=0.1 and X=0.8, Y=0.85, and X=0.1, Y=0.4 are considered for the hetero structure of type I, type II, and type III, respectively. Fig. 4b shows the current-voltage input characteristic of the simulated devices for different values of X and Y. As seen:

1. $I_{\text{OFF}}$ of the simulated device with X=0.8, Y=0.85 is much lower than the other simulated devices.

2. Ga\textsubscript{0.8}In\textsubscript{0.2}As/Ga\textsubscript{0.85}In\textsubscript{0.15}Sb VHJL-TFET device is turned ON for gate voltage of less than 0.1V.
3. $I_{ON}$ of the simulated devices is approximately the same.

4. The simulated device with $X=0.1$ and $Y=0.4$ has the $I_{OFF}$ larger than $7A/\mu m$. Therefore, it will not turn off at $V_{GS}=0V$.

Figure 5a and Fig. 5b show the energy band profile for simulated structures with $X=0.8$ and $Y=0.85$ (type II hetero structure) and $X=0.9$ and $Y=0.1$ (type I hetero structure) in bias conditions of OFF-state. In addition, the energy band profile in bias conditions of OFF-state for $X=0.1$ and $Y=0.4$ (type III hetero structure) is shown in Fig. 6. Figure 7a compares the energy band diagram of type I, type II, and type III hetero structures in vicinity of the source/channel interface in OFF-state for the simulated structures.

Fig. 6 Energy band diagram, taken vertically across the Ga$_{0.1}$In$_{0.9}$As/Ga$_{0.4}$In$_{0.6}$Sb VHJL-TFET (i.e. type III).

Figure 5a and Fig. 5b show the energy band profile for simulated structures with $X=0.8$ and $Y=0.85$ (type II hetero structure) and $X=0.9$ and $Y=0.1$ (type I hetero structure) in bias conditions of OFF-state. In addition, the energy band profile in bias conditions of OFF-state for $X=0.1$ and $Y=0.4$ (type III hetero structure) is shown in Fig. 6. Figure 7a compares the energy band diagram of type I, type II, and type III hetero structures in vicinity of the source/channel interface in OFF-state for the simulated structures.

Fig. 7 (a) Energy band diagram comparison and (b) electron concentration comparison between type I, type II, and type III heterostructures at the vicinity of the source/channel interface. The bias conditions are as follows $V_{GS}=0V$, $V_{DS}=1V$.

Overlap of source valence band and channel conduction band for $X=0.8$ and $Y=0.85$ is small enough to not allow the electron tunneling from the source valence band to the channel conduction band (see Fig. 5a). Additionally, for $X=0.8$ and $Y=0.85$, electron tunneling effective mass and hole tunneling effective mass are increased (see Fig. 2b). As a result, in the OFF-state, the probability of electron tunneling from the source valence band to the channel conduction band based on Equation 1 is reduced, followed by significant degradation in $I_{OFF}$. Despite the increased
tunneling effective mass for X=0.8 and Y=0.85 compared to the other X and Y values, I_ON of the proposed device is reasonable. This is because for X=0.8 and Y=0.85 in ON-state, the increased tunneling effective mass is compensated for by reduced tunneling barrier width in source/channel interface. Given that Ga_{0.8}In_{0.2}As/Ga_{0.85}In_{0.15}Sb VHJL-TFET is turned on for gate voltage below 0.1V.

In the OFF state, high overlap of source valence band and channel conduction band in the type III hetero structure allows electron tunneling (see Fig. 6). As a result, the I_OFF of Ga_{0.8}In_{0.2}As/Ga_{0.85}In_{0.15}Sb VHJL-TFET is increased with X=0.1 and Y=0.4. The simulation results show that the quantum well formed in the conduction band in the source/channel interface for type I hetero structure (see Fig. 5b). Accordingly, electron concentration is increased in the source/channel interface, see Fig. 7b. As a result, channel conductance is increased, followed by I_OFF increases. For simulated structures, I_OFF of type I is larger than that of type II and less than that of type III.

By examining energy band profile of Ga_{X}In_{1-X}As/Ga_{Y}In_{1-Y}Sb VHJL-TFET with type II hetero structure (X=0.8, Y=0.85) in OFF-state, it can be said that with slight changes in gate voltage, the Zener breakdown occurs in source/channel interface. As a result, the device switches from I_OFF to I_ON. Moreover, the I_OFF in Ga_{X}In_{1-X}As/Ga_{Y}In_{1-Y}Sb VHJL-TFET with type II hetero structure is from fA/um order.

Our simulation results show that using a material with a larger band gap in the drain-channel region and a material with a smaller band gap in the source region in proposed VHJL-TFET (i.e. E_{Ga_{X}In_{1-X}As} > E_{Ga_{Y}In_{1-Y}Sb}) significantly reduces the ambipolarity behavior. This result is compatible with another study [23].

### 3.2. Importance of structural parameters in performance of VHJL-TFET device

Simulations carried out in this study show that the doping concentration (N_D), body thickness (T_b), and spacer width between PG and CG (W_{SiO2}) are among the most important design parameters for the performance of VHJL-TFET device.

**Fig. 8** (a) ON/OFF current ratio as a function of body thickness (T_b) of Ga_{X}In_{1-X}As/Ga_{Y}In_{1-Y}Sb VHJL-TFET with N_D=1×10^{18}cm^{-3} for various mole fractions. (b) I_OFF as a function of doping concentration (N_D) of Ga_{X}In_{0.2}As/Ga_{0.85}In_{0.15}Sb VHJL-TFET for various body thicknesses. I_ON is measured at bias conditions of V_GS=1V, V_DS=1V. I_OFF is measured at bias conditions of V_GS=0V, V_DS=1V.

I_ON/I_OFF ratio as a function of T_b for different types of hetero structures is shown in Fig. 8a. As seen, the I_ON/I_OFF ratio for a given type is increased by reducing T_b. Simulation results show by reducing T_b, the CG ability to deplete...
the channel is increased in the OFF-state. Consequently, channel resistance is increased by reducing $T_b$, and the $I_{OFF}$ is significantly reduced. This is reflected in the increased $I_{ON}/I_{OFF}$ ratio.

As shown in Section 3.1, the high overlap of the source valence band and channel conduction band in the simulated devices with type III hetero structure increases the $I_{OFF}$. As a result, the increased $I_{ON}/I_{OFF}$ ratio by reducing $T_b$ for Ga$_{0.1}$In$_{0.9}$As/Ga$_{0.2}$In$_{0.8}$Sb VHJL-TFET is negligible (see Fig. 8a). Also, Fig. 8a shows the $I_{ON}/I_{OFF}$ ratio for a given $T_b$ for Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET is larger than the devices simulated with type I and type III heterostructures, because $I_{OFF}$ of the simulated device with type II hetero structure is less than other simulated devices.

Our simulation results show that the sensitivity of the $I_{OFF}$ to increased $N_D$ is higher than the sensitivity of $I_{ON}$. In fact, the channel resistance depends on $N_D$, accordingly. $N_D$ plays an important role in determining drain current. Channel resistance has been decreased due to positive control gate voltage in the ON-state, and its value is smaller than channel resistance in the OFF-state. As a result, the sensitivity of the $I_{OFF}$ to increased $N_D$ is higher than the sensitivity of $I_{ON}$.

We investigated the performance of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET in OFF-state for different $N_D$s between 1E18 and 1E19. Figure 8b shows $I_{OFF}$ as a function of $N_D$ for different body thickness of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET. Our simulation results for a given $T_b$ show that, the channel resistance is reduced in OFF-state by increasing $N_D$. As a result, the $I_{OFF}$ is increased (see Fig. 8b). Also, the CG ability to deplete the channel is increased by $T_b$ reducing for a given $N_D$ in OFF-state; therefore, $I_{OFF}$ is decreased.

The slope of the $I_{OFF}$ versus $N_D$ curve increases by increasing $N_D$, and this is more pronounced for larger body thicknesses, see Fig. 8b. First, the curve slope increases slowly and, then, increases rapidly. The rapid increase of slope for larger $T_b$s begins at smaller $N_D$s. As a result, as $T_b$ increases, the sensitivity of $I_{OFF}$ to $N_D$ increases. As expected, with an increase in $N_D$ for more CG control over the channel, the body thickness should be thinner.

The simulation results show that the performance of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET is dependent on the $W_{SiO2}$. In this study, to investigate the effect of $W_{SiO2}$ on the performance of the proposed Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET in Fig. 1, $W_{SiO2}$ is varied from 2nm to 6nm. Figure 9a shows the $I_D$-$V_{GS}$ characteristic of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET for various values of $W_{SiO2}$. The inset of Fig. 9a shows the performance of

![Fig.9](a) Drain current and (b) the total gate-to-gate capacitance as a function of gate bias of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$As VHJL-TFET for various $W_{SiO2}$. The inset of Fig. 9(a) shows the $I_D$-$V_{GS}$ of simulate device in above threshold region. The bias condition is $V_{DS}$=1V.
the simulated devices in the above threshold region. As \( W_{SiO2} \) increases, the slope of the energy band diagram at the tunneling junction is reduced in the source/channel interface. As a result, electron tunneling in ON-state is reduced followed by decreased \( I_{ON} \). This is reflected in larger values by threshold voltage shift (see Fig. 9a). Based on the simulations, as \( W_{SiO2} \) varies from 2nm to 6nm, \( I_{ON} \) is reduced by 37%.

The total gate-to-gate capacitance (\( C_{gg} \)), plays an important role in determining the intrinsic gate delay of a transistor \( (\tau) \) for digital applications [22]. Figure 9b shows \( C_{gg} \) as a function of \( V_{GS} \) for Ga\(_{0.8}\)In\(_{0.2}\)/Ga\(_{0.85}\)In\(_{0.15}\)Sb VHJL-TFET and for various values of \( W_{SiO2} \). We assume \( V_{DS}=V_{DD}=1V \) for calculating \( C_{gg} \) and sweep gate voltage between 0 and 1V at a frequency of 1MHz [22]. Our simulation results show that, with an increase in \( W_{SiO2} \), the gate-source capacitance decreases. As a result, \( C_{gg} \) is reduced, which is more evident in the above threshold region.

Intrinsic gate delay \( (\tau) \) is as follows [22, 30].

\[
\tau = \frac{C_{gg} V_{DD}}{I_{ON}} \tag{6}
\]

**Table 1** Intrinsic gate delay comparison for various \( W_{SiO2} \) in the Ga\(_{0.8}\)In\(_{0.2}\)/Ga\(_{0.85}\)In\(_{0.15}\)Sb VHJL-TFET device.

| \( W_{SiO2} \) | \( I_{ON} \) (mA/µm) | \( C_{gg} \) (fF/µm) | Delay\( (\tau) \) (pS/µm) |
|---|---|---|---|
| 2nm | 8 | 4.54 | 0.57 |
| 4nm | 6 | 4.21 | 0.70 |
| 6nm | 5 | 4.04 | 0.81 |

Where \( V_{DD}=1V \) refers to supply voltage and \( I_{ON} \) refers to ON-state current. Table 1 compares the values of \( \tau \), \( I_{ON} \) and \( C_{gg} \) in bias conditions \( V_{GS}=V_{DS}=1V \). To calculate \( \tau \), the device width is considered to be 1µm [22, 30]. As expected, with an increase in \( W_{SiO2} \), \( I_{ON} \) and \( C_{gg} \) are decreased. According to Equation 2, \( I_{ON} \) has a direct impact and \( C_{gg} \) has an

![Fig. 10](image_url) The \( I_d-V_{GS} \) characteristic in the presence of the defect in the source/channel interface. defect in the source/channel interface has negligible effects on the ON-state current, however, the OFF-state current has been affected noticeably by considering defect.
inverse impact on τ. As a result, $I_{ON}$ and $C_{gg}$ are in competition to determine τ. The results in Table 1 show, in determination of τ, $I_{ON}$ degradation overcome $C_{gg}$ degradation. Consequently, as $W_{SiO2}$ increases, τ is increased.

It should be noted that an increase in $W_{SiO2}$ to values larger than 2nm might be a feasible way of bringing up the breakdown voltage of oxide between CG and PG; but the device performance is degraded. $W_{SiO2}$ degradation to values smaller than 2nm might lead to oxide breakdown between CG and PG. As a result, $W_{SiO2}$ is considered to be 2nm in our simulations.

3.3. Impact of Band-Tails on the subthreshold behavior of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJLTFT

Our simulation results show that band tailing due to defect in the source/channel interface is thus of importance on subthreshold performance in the proposed structure. Defects in the GaInAs/GaInSb interface can be of the donor or acceptor type, and their density may vary between $10^{5}$-$10^{7}$cm$^{-2}$ [34, 35]. In this section, to investigate the effect of defect in the source/channel interface on the performance of Ga$_{0.8}$In$_{0.2}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJLTFT, the donor type defect density is $10^{6}$cm$^{-2}$ and the acceptor type defect density is $10^{7}$cm$^{-2}$. Figure 10 shows the $I_D$-$V_{GS}$ characteristic of the simulated devices. It can be seen that the interface defects increase the OFF-State current, followed by an increase in the subthreshold slope, see inset of Fig. 10. The OFF-state current and average SS for the proposed structure with only acceptor type defect are 4.17E-15(A/μm) and 4.9mV/dec respectively, and the same parameters for the proposed structure with only donor type defect are 4.45E-16(A/μm) and 4.3 mV/dec. Comparing the result of the simulated device without defect with the simulated device with only acceptor type defect and only donor type defect shows the increasing by 36% and 20% in the average SS.

Figure 11(a) shows the square root of the product of the electron-hole density (np)$^{1/2}$ taken vertically across the tunneling junction of simulated devices in the OFF-state. As shown, (np)$^{1/2}$ by taking defects into account in the source/channel interface is higher than the (np)$^{1/2}$ when the defect is absent. Figure 11b compares the recombination rate taken vertically across the tunneling junction of simulated devices in the OFF-state. As can be seen, the defects have shifted the maximum recombination rate to the source/channel interface. Moreover, the maximum recombination rate by taking defects into account is higher than the maximum recombination rate when the defect is absent. In fact, the defects increase the product of the electron-hole density in source/channel interface, followed by an increase in the recombination rate. As a result, the OFF-state current by taking defects into account is higher than the OFF-state current when the defect is absent. The higher $I_{OFF}$ due to defect results in the deteriorating the subthreshold behavior of simulated devices.

![Fig.11](image_url)  
**Fig.11** (a) Square product of electron-hole density and (b) recombination rate, taken vertically at the vicinity of the tunneling junction of the simulated structures in the OFF-state. The bias conditions are as follows: $V_{GS}$ = 0V and $V_{DS}$ = 1V.
3.4. Sensitivity analysis

The simulation results in this section have been presented without taking the defect of the source/channel interface into account. To obtain the sensitivity of the main electrical parameters of the Ga$_{0.8}$In$_{0.2}$/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET to structural parameters, such as $T_b$, $N_D$ and $W_{SiO_2}$, the sensitivity analysis is conducted. We considered $I_{ON}$, $I_{OFF}$, $I_{ON}/I_{OFF}$ ratio, threshold voltage ($V_{th}$), and average SS as the main electrical parameters of VHJL-TFET. In this study, sensitivity is considered as standard deviation divided by mean. In calculating the sensitivity of a main electrical parameter to a given structural parameter, other structural parameters are considered constant. Figure 12 shows the sensitivity of main electrical parameters of Ga$_{0.8}$In$_{0.2}$/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET with respect to the structural parameters. To calculate the sensitivity of the main electrical parameters with respect to $N_D$, it is assumed that $T_b$=5nm and $W_{SiO_2}$=2nm, and $N_D$ is varied from 5e17 to 1e19. The $I_{OFF}$ of the simulated device has higher sensitivity than other main electrical parameters with respect to $N_D$ (see Fig. 12). As $N_D$ increases, the channel resistance decreases and, then, the $I_{OFF}$ is increased.

![Fig. 12](image.png)

**Fig. 12** Sensitivity of main electrical parameters with respect to $N_D$, $T_b$, and $W_{SiO_2}$.

To calculate the sensitivity of the main electrical parameters with respect to $T_b$, $N_D$=1e18 and $W_{SiO_2}$=2nm are assumed and $T_b$ is varied from 5nm to 10nm. Figure 12 shows that $I_{OFF}$ has higher sensitivity to $T_b$ than other main electrical parameters. The simulation results show, with an increase in $T_b$, the CG control over channel is decreased and, then, the $I_{OFF}$ increases.

To calculate the sensitivity of the main electrical parameters with respect to $W_{SiO_2}$, $N_D$=1e18 and $T_b$=5nm are assumed and $W_{SiO_2}$ varies from 2nm to 8nm. As $W_{SiO_2}$ increases, slope of the energy band diagram in the source/channel interface is reduced and, then, $I_{ON}$ is reduced. As seen in Fig. 9, $I_{ON}$ has higher sensitivity to $W_{SiO_2}$ than other main electrical parameters.

Performance of Ga$_{0.8}$In$_{0.2}$/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET shown in Fig. 1 is compared with the performance of the recently proposed devices in Table 2. Dual material gate heterostructure junctionless TFET (DMGE-HJLTFET) proposed in [18] has a hetero structure of GaAs$_{0.4}$Sb$_{0.6}$/InAs. Oxide pocket hetero-gate-dielectric heterostructure. JLTFT (OP-HD-HS-JLTFTET) proposed in [21] has a hetero structure of Si/GaSb. Heterostructure junctionless TFET (HJL-TFET) proposed in [22] has a hetero structure of GaAs/GaSb. The devices in Table 2 that are selected for comparison with the VHJL-TFET structure have a 20nm channel length and 5nm body thickness; the results expressed for them are extracted from [18, 21, 22]. Table 2 shows that Ga$_{0.8}$In$_{0.2}$/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET structure proposed in this paper with the channel length of 20nm and body thickness of 5nm has higher $I_{ON}/I_{OFF}$ ratio than the structures reported in [18, 21, 22]. Moreover, average SS of Ga$_{0.8}$In$_{0.2}$/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET in
comparison with DMGE-HJLTFET, OP-HD-HS-JLTFT, and HJLTFT is improved by 71%, 77%, and 66%, respectively. As a result, the switching rate from $I_{ON}$ to $I_{OFF}$ of Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET is higher than that of the structures reported in [18, 21, 22]. The results in Table 2 show the $I_{ON}$ of Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET is improved by 204% compared to HJL-TFET and improved by at least one order of magnitude compared to structures OP-HD-HS-JLTFT and DMGE-HJLTFET. Threshold voltage of Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET compared to OP-HD-HS-JLTFT and HJL-TFET is reduced by 76% and 64%, respectively (see Table 2). As a result, Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET has turned on with a smaller gate voltage in comparison with OP-HD-HS-JLTFT and HJL-TFET devices. It’s necessary to say for the faire comparison all parameters are compared in the absence of Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb interface defects.

**Table 2** Switching behavior comparison between the Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET and the recently proposed devices [18, 21, 22].

| Designs             | $I_{ON}$ (A/µm) | $I_{OFF}$ (A/µm) | $I_{ON}/I_{OFF}$ | SS (mV/dec) | $V_{th}$ (V) |
|---------------------|-----------------|-----------------|------------------|-------------|-------------|
| DMGE-HJLTFET [18]  | 5.46E-04        | 8.40E-18        | 6.50E+13         | 15.4        | -----       |
| OP-HD-HS-JLTFT [21] | 4.69E-4         | 5.419E-17       | 8.66E+12         | 19          | 0.33        |
| HJL-TFET [22]      | 2.63E-03        | 3.548E-17       | 7.4E+13          | 13          | 0.22        |
| VHJL-TFET           | 8.00E-03        | 2.00E-17        | 4.00E+14         | 4.4         | 0.08        |

Due to the tunneling mechanism, the $I_{ON}$ of TFET is less than devices in which the current mechanism is thermionic emission. This is the main restriction of the TFET device. $I_{ON}$ of Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET proposed in this paper is compared with the devices, in which the current mechanism is thermionic emission. Nanotube junctionless FET (NJLFET) proposed in [36] with 30nm gate length has $I_{ON}$=24.9 µA. Junctionless field effect diode (JL-FED) proposed in [28] with a 30nm channel length has $I_{ON}$=0.1mA/µm. Our simulation results show that Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET proposed here with a 30nm channel length has $I_{ON}$=8mA/µm. The $I_{ON}$ Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET is higher than that of the recently proposed devices [28, 36]. Consequently, there is no low $I_{ON}$ restriction in proposed Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET device.

4. Conclusion

In this paper, the effects of changes in indium mole fraction (X) in the drain-channel region and Y in the source region are comprehensively examined by numerical simulator to improve digital benchmarking parameters of Ga$_X$In$_{1-X}$As/Ga$_Y$In$_{1-Y}$Sb VHJL-TFET. With changes in X and Y, type I, type II and type III hetero structures are formed in channel interface. For Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET (type II hetero structure), there is a small overlap between source valence band and channel conduction band in OFF-state. Additionally, electron and hole tunneling effective mass is increased. Thus, $I_{OFF}$ is decreased significantly. Simulation results for Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET in ON-state showed that electron and hole tunneling effective mass is compensated for by reducing tunneling barrier width. Moreover, in the proposed device, III-V semiconductors are used throughout the device. As a result, $I_{ON}$ of Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET is reasonable, which meet the requirements of international technology roadmap for semiconductors. Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET with a 20nm channel length has $I_{ON}/I_{OFF}=4E14$ and SS=4.4mV/dec and could be a good candidate for digital applications. Also, in the proposed device, we has $I_{ON}=8mA/µm$ and maximum transconductance is 19mS/µm. As a result, the proposed device could be reasonable for analog applications.

Changes in structural parameters on the performance of Ga$_{0.2}$In$_{0.8}$As/Ga$_{0.85}$In$_{0.15}$Sb VHJL-TFET are examined. Our simulation results show that, with an increase in doping concentration in the proposed device, the CG control over
the channel decreases; therefore, $I_{\text{OFF}}$ is increased. Also, as $W_{\text{SiO2}}$ increases, the slope of the energy band diagram decreases in source/channel interface and the $I_{\text{ON}}$ is reduced. As a result, $\tau$ is raised by increasing $W_{\text{SiO2}}$. The results represented that the $I_{\text{OFF}}$ has higher sensitivity to doping concentration and body thickness than other main electrical parameters. Furthermore, the sensitivity of $I_{\text{ON}}$ to $W_{\text{SiO2}}$ is higher than that of $I_{\text{OFF}}$ to $W_{\text{SiO2}}$.

All the results reported in this study are regardless of the effects of defects in interfacial regions of Ga$_{\chi}$In$_{1-\chi}$As/Ga$_{\chi}$In$_{1-\chi}$Sb layers. For more accurate results, minor improvements can be applied for considering defects in the simulation.

References

1. Asra, R., Shrivastava, M., Murali, K. V., Pandey, R. K., Gossner, H., & Rao, V. R. (2011). A tunnel FET for $V_{\text{DD}}$ scaling below 0.6 V with a CMOS-comparable performance. *IEEE Transactions on Electron Devices, 58*(7), 1855-1863.

2. Morris, D. H., Avci, U. E., Rios, R., & Young, I. A. (2014). Design of low voltage tunneling-FET logic circuits considering asymmetric conduction characteristics. *IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 4*(4), 380-388.

3. Shih, C. H., & Chien, N. D. (2011). Sub-10-nm tunnel field-effect transistor with graded Si/Ge heterojunction. *IEEE Electron Device Letters, 32*(11), 1498-1500.

4. Shih, C. H., & Dang Chien, N. (2013). Physical operation and device design of short-channel tunnel field-effect transistors with graded silicon-germanium heterojunctions. *Journal of Applied Physics, 113*(13), 134507.

5. Li, C., Zhao, X., Zhuang, Y., Yan, Z., Guo, J., & Han, R. (2018). Optimization of L-shaped tunneling field-effect transistor for ambipolar current suppression and Analog/RF performance enhancement. *Superlattices and Microstructures, 115*, 154-167.

6. Ghosh, B., & Akram, M. W. (2013). Junctionless tunnel field effect transistor. *IEEE electron device letters, 34*(5), 584-586.

7. Ghosh, B., Bal, P., & Mondal, P. (2013). A junctionless tunnel field effect transistor with low subthreshold slope. *Journal of Computational Electronics, 12*(3), 428-436.

8. Basak, S., Asthana, P. K., Goswami, Y., & Ghosh, B. (2015). Leakage current reduction in junctionless tunnel FET using a lightly doped source. *Applied Physics A, 118*(4), 1527-1533.

9. Abadi, R. M. I., & Ziabari, S. A. S. (2016). Improved performance of nanoscale junctionless tunnel field-effect transistor based on gate engineering approach. *Applied Physics A, 122*(11), 1-9.

10. Tirkey, S., Sharma, D., Yadav, D. S., & Yadav, S. (2017). Analysis of a novel metal implant junctionless tunnel FET for better DC and analog/RF electrostatic parameters. *IEEE Transactions on Electron Devices, 64*(9), 3943-3950.

11. Rahimian, M., & Fathipour, M. (2017). Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric. *Materials Science in Semiconductor Processing, 63*, 142-152.

12. Ahangari, Z. (2018). Performance investigation of a semi-junctionless type II heterojunction tunnel field effect transistor in nanoscale regime. *Micro & Nano Letters, 13*(8), 1165-1169.

13. Biswal, S. M., Swain, S. K., Sahoo, J. R., Swain, A. K., Routaray, K., Nanda, U., & Biswal, B. (2019). A Comparative Study of Junctionless Triple-Material Cylindrical Surrounding Gate Tunnel FET. In *Microelectronics, Electromagnetics and Telecommunications* (pp. 793-801). Springer, Singapore.

14. Anghel, C., Chilagani, P., Amara, A., & Vladimirescu, A. (2010). Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric. *applied physics letters, 96*(12), 122104.
15. Pown, M., & Lakshmi, B. (2016). Investigation of ft and fmax in Si and Si1–xGex based single and dual material double-gate Tunnel FETs for RF applications. *Advances in Natural Sciences: Nanoscience and Nanotechnology*, 7(2), 025006.

16. Kurniawan, E. D., Yang, S. Y., Thirunavukarasu, V., & Wu, Y. C. (2017). Analysis of Ge-Si heterojunction nanowire tunnel FET: impact of tunneling window of band-to-band tunneling model. *Journal of The Electrochemical Society*, 164(11), E3354.

17. Anand, S., & Sarin, R. K. (2018). Hetero-material gate doping-less tunnel FET and its misalignment effects on analog/RF parameters. *Journal of Electronic Materials*, 47(5), 2988-2996.

18. Xie, H., Liu, H., Chen, S., Han, T., & Wang, S. (2019). Design and investigation of a dual material gate arsenic alloy heterostructure junctionless TFET with a lightly doped Source. *Applied Sciences*, 9(19), 4104.

19. Chander, S., Singh, P., & Baishya, S. (2013). Optimization of direct tunneling gate leakage current in ultrathin gate oxide FET with High-K dielectrics. *International Journal of Recent Development in Engineering and Technology*, 1(1), 24-30.

20. Abadi, R. M. I., & Ziabari, S. A. S. (2016). Representation of type I heterostructure junctionless tunnel field effect transistor for high-performance logic application. *Applied Physics A*, 122(6), 1-7.

21. Abedini, M., Ziabari, S. A. S., & Eskandarian, A. (2019). Representation of an Improved Heterostructure Junctionless Tunneling FET Based on the Drain/Gate Oxide and Hetero-Dielectric Engineering. *Journal of Electronic Materials*, 48(9), 5865-5874.

22. Vadizadeh, M. (2018). Characteristics of GaAs/GaSb tunnel field-effect transistors without doping junctions: numerical studies. *Journal of Computational Electronics*, 17(2), 745-755.

23. Asthana, P. K., Ghosh, B., Goswami, Y., & Tripathi, B. M. M. (2014). High-speed and low-power ultradeep-submicrometer III-V heterojunctionless tunnel field-effect transistor. *IEEE Transactions on Electron Devices*, 61(2), 479-486.

24. Wang, H., Han, G., Liu, Y., Hu, S., Zhang, C., Zhang, J., & Hao, Y. (2015). Theoretical investigation of performance enhancement in GeSn/SiGeSn type-II staggered heterojunction tunneling FET. *IEEE Transactions on Electron Devices*, 63(1), 303-310.

25. Kim, J. H., Kim, S., & Park, B. G. (2019). Double-gate TFET with vertical channel sandwiched by lightly doped Si. *IEEE Transactions on Electron Devices*, 66(4), 1656-1661.

26. Rahi, S. B., Asthana, P., & Gupta, S. (2017). Heterogate junctionless tunnel field-effect transistor: future of low-power devices. *Journal of Computational Electronics*, 16(1), 30-38.

27. Shur, M. S. (1996). *Handbook series on semiconductor parameters* (Vol. 1). World Scientific.

28. Vadizadeh, M. (2019). Junctionless field effect diode (JL-FED): A first-principles study. *ECS Journal of Solid State Science and Technology*, 8(6), M60.

29. “ATLAS User’s Manual (2013).” [Online]. Available: http://www.silvaco.com.

30. Vadizadeh, M. (2017). Designing a heterostructure junctionless-field effect transistor (HJL-FET) for high-speed applications. *Journal of the Korean Physical Society*, 71(5), 275-282.

31. Chau, R., Datta, S., Doczy, M., Doyle, B., Jin, B., Kavalieros, J., & Radosavljevic, M. (2005). Benchmarking nanotechnology for high-performance and low-power logic transistor applications. *IEEE transactions on nanotechnology*, 4(2), 153-158.

32. Boucart, K., & Ionescu, A. M. (2007). Double-gate tunnel FET with high-κ gate dielectric. *IEEE Transactions on Electron Devices*, 54(7), 1725-1733.

33. Lattanzio, L., De Michielis, L., & Ionescu, A. M. (2012). The electron–hole bilayer tunnel FET. *Solid-State Electronics*, 74, 85-90.

34. Jasik, A., Sankowska, I., Wawro, A., Ratajczak, J., Smoczyński, D., & Czuba, K. (2019). GaSb layers with low defect density deposited on (001) GaAs substrate in two-dimensional growth mode using molecular beam epitaxy. *Current Applied Physics*, 19(4), 542-547.
35. Baryshnikova, M., Mols, Y., Ishii, Y., Alcotte, R., Han, H., Hantschel, T., ... & Kunert, B. (2020). Nano-Ridge Engineering of GaSb for the Integration of InAs/GaSb Heterostructures on 300 mm (001) Si. *Crystals, 10*(4), 330.

36. Rewari, S., Nath, V., Haldar, S., Deswal, S. S., & Gupta, R. S. (2016). Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET). *Applied Physics A, 122*(12), 1-10.