Article

Fabrication Technology and Characteristics of a Magnetic Sensitive Transistor with nc-Si:H/c-Si Heterojunction

Xiaofeng Zhao *, Baozeng Li and Dianzhong Wen

School of Electronic Engineering, Heilongjiang University, Harbin 150080, China; 2151246@s.hlju.edu.cn (B.L.); wendianzhong@hlju.edu.cn (D.W.)

* Correspondence: zhaoxiaofeng@hlju.edu.cn; Tel.: +86-451-8660-8413

Academic Editor: Mustafa Yavuz
Received: 10 December 2016; Accepted: 17 January 2017; Published: 22 January 2017

Abstract: This paper presents a magnetically sensitive transistor using a nc-Si:H/c-Si heterojunction as an emitter junction. By adopting micro electro-mechanical systems (MEMS) technology and chemical vapor deposition (CVD) method, the nc-Si:H/c-Si heterojunction silicon magnetically sensitive transistor (HSMST) chips were designed and fabricated on a p-type <100> orientation double-side polished silicon wafer with high resistivity. In addition, a collector load resistor ($R_L$) was integrated on the chip, and the resistor converted the collector current ($I_C$) to a collector output voltage ($V_{out}$). When $I_B = 8.0$ mA, $V_{DD} = 10.0$ V, and $R_L = 4.1$ kΩ, the magnetic sensitivity ($S_V$) at room temperature and temperature coefficient ($\alpha_C$) of the collector current for HSMST were 181 mV/T and $-0.11\%/$°C, respectively. The experimental results show that the magnetic sensitivity and temperature characteristics of the proposed transistor can be obviously improved by the use of a nc-Si:H/c-Si heterojunction as an emitter junction.

Keywords: nc-Si:H/c-Si heterojunction; magnetic sensitive transistor; MEMS technology; temperature characteristics

1. Introduction

In 1957, Kroemer presented a heterojunction structure transistor. Compared with the homojunction, by changing the band gap and carrier transmission via structural design, it is possible to improve the properties of a semiconductor device. In 2012, Tsai et al. proposed an InP/InGaAs heterojunction transistor, achieving a direct current (DC) voltage gain ($\beta$) of 255 [1]. In 2013, Narang et al. fabricated a Ga$_{0.5}$In$_{0.5}$P/GaAs heterojunction transistor to realize a DC voltage gain ($\beta$) of 100–120 [2]. In 2015, Saha et al. devised high-speed Si/SiGe heterojunction transistors, and the base transit time of heterojunction bipolar transistors reached 3.5 ps [3]. The above analysis demonstrates that the injection ratio of the heterojunction structure is higher than that of the homojunction structure, which is necessary to enhance voltage gain for ordinary transistors and to improve device characteristics [4,5].

In recent years, various fabrication techniques have been used to make magnetic sensing element in SiO$_2$. Kennedy et al. proposed the use of ion implantation techniques to fabricate magnetic nanoclusters on SiO$_2$-Si for magnetic sensor applications [6], and the current-voltage characteristics of magneto-resistance were investigated [7]. In the meantime, using the techniques of micro electro-mechanical systems (MEMS) and complementary metal oxide semiconductor (CMOS) the characteristics of MEMS magnetometers, vertical Hall-effect devices, and bipolar magnetic transistors have been greatly improved [8–12]. Based on a heterojunction structure and a magnetic sensitive transistor with a long base region [13–15], a magnetically sensitive transistor with a nc-Si:H/c-Si...
heterojunction is presented in this paper, and the characteristics of magnetic sensitivity and temperature for the proposed transistor are also studied here.

2. Basic Structure and Operating Principle

2.1. Basic Structure

Figure 1a shows the basic structure model of an integrated heterojunction silicon magnetically sensitive transistor (HSMST) chip. The proposed integrated chip is constructed by a nc-Si:H/c-Si heterojunction magnetic sensitivity transistor and an integrated load resistor ($R_L$). The HSMST contains an emitter (E), a base (B), and a collector (C). $L$ is the length of the base region for HSMST, and $w$ is the width of the base region. The inset shows the atom distribution at the interface of nc-Si:H thin films and silicon substrate, where a heterojunction structure is formed. Figure 1b shows the equivalent circuit of the HSMST testing circuit, where $V_{DD}$ is the supply voltage, $I_B$ is the base current, $R_L$ is the collector load resistor, and $V_{out}$ is the output voltage of the chip. As shown in Figure 1b, the part in the dashed box is the equivalent circuit for integrated HSMST chips.

![Figure 1. Basic structure and equivalent circuit of the heterojunction silicon magnetically sensitive transistor (HSMST): (a) Basic structure; (b) Equivalent circuit.](image)

2.2. Operating Principle

2.2.1. Heterojunction Transistor

Figure 2a–c show the band diagrams of a homojunction transistor, a heterojunction transistor, and an HSMST, respectively. As shown in Figure 2b, the bandgap width for the heterojunction emitter junction is obviously improved compared with the band diagram of the homojunction transistor in Figure 2a. The carrier injection efficiency ($\gamma$) from the emitter junction is a significant figure of merit for a transistor, and it is defined as in Equation (1) [16].

$$\gamma = \frac{I_{nE}}{I_{nE} + I_{pE}} = \frac{1}{1 + I_{pE}/I_{nE}}$$

where $I_{pE}$ is the hole diffusion current to inject into the emitter from the base region, and $I_{nE}$ is the electron diffusion current to inject into the base region from the emitter.

In the homojunction transistor, $I_{pE}$ is much larger than the current lost by recombination in the base, mainly because of the bandgap shrinkage in the emitter, which causes the injection efficiency to be smaller. The heterojunction transistor creates a large barrier for the hole to inject into the emitter, utilizing the bandgap difference of the emitter and the base; therefore, this heterojunction structure will increase $\gamma$ [16]. Differing from general heterojunction transistors, the proposed HSMST has a long base region, and the band diagram of the HSMST is shown in Figure 2c. The heterojunction structure
produces a higher emitter injection efficiency, and the long base region generates magnetically sensitive characteristics, so the structures enhance the magnetic sensitivity of the HSMST.

Figure 2. Transistor band diagrams: (a) Band diagram of the homojunction transistor; (b) Band diagram of the heterojunction transistor; (c) Band diagram of the HSMST with a long base region.

2.2.2. Magnetic Sensitivity

Figure 3 illustrates the working principle of a magnetically sensitive transistor (MST) under different external magnetic fields ($B$) along the direction of the $y$-axis. The movement of carriers for the homojunction magnetically sensitive transistor without an external magnetic field is shown in Figure 3a. Figure 3b shows the activity for HSMST in the absence of an external magnetic field. As shown in Figure 3c, when an external magnetic field ($B > 0$ T) is applied along the direction of the negative $y$-axis, the collector current is decreased. As one can observe in Figure 3d, under the magnetic field ($B < 0$ T) along the opposite $y$-axis direction, the variation of the collector current is reversed with respect to Figure 3c.

When acted upon by an external magnetic field along the direction of the $y$-axis, the carriers injected into the base region from the emitter junction with nc-Si:H/c-Si heterojunction are deflected by the Lorentz force, so it is possible that the collector current ($I_C$) changes with $B$. The magnetic sensitivity ($S_C$) of the collector current can be expressed as [17]:

$$S_C = \left| \frac{I_{C+} - I_{C0}}{B} \right|$$

where $I_{C+}$ is the collector current under $B > 0$ T, $I_{C-}$ is the collector current under $B < 0$ T, and $I_{C0}$ is the collector current at $B = 0$ T.

According to the equivalent circuit in Figure 1b, the collector current is transformed to a collector output voltage by an integrated load resistor, so collector output voltage ($V_{out}$) changes with $B$. The magnetic sensitivity ($S_V$) of the collector output voltage can be expressed as [17]:

$$S_V = \left| \frac{V_{out} - V_{out0}}{B} \right|$$
S_{V \pm} = \frac{|V_{\text{out} \pm} - V_0|}{B} = \frac{|\Delta V|}{B}, \quad (3)

where \( V_{\text{out} \pm} \) is the collector output voltage under \( B > 0 \) T, \( V_{\text{out} -} \) is the collector output voltage under \( B < 0 \) T, \( V_0 \) is the collector output voltage at \( B = 0 \) T, and \( \Delta V \) is the difference between \( V_{\text{out} \pm} \) and \( V_0 \).

According to Equations (2) and (3), it can be derived that each of \( I_C \) and \( V_{\text{out}} \) changes with \( B \). As a result, the detection of the magnetic field could be realized by the HSMST.

![Figure 3](image)

**Figure 3.** The working principle of the magnetically sensitive transistor (MST) under different \( B \): (a) \( B = 0 \) T; (b) \( B = 0 \) T; (c) \( B > 0 \) T; (d) \( B < 0 \) T. B: base; C: collector; E: emitter.

### 3. Fabrication Technology

Figure 4 shows the main processing steps of the integrated HSMST chips. (a) Cleaning a p-type <100> orientation silicon wafer with high resistivity; (b) growing a SiO\(_2\) layer with a thickness of 600 nm by thermal oxidation, and then first photolithography to etch a SiO\(_2\) layer as the window of the collector load resistor; (c) n\(^+\) type doping to form the collector load resistor and then depositing the SiO\(_2\) layer after clearing the wafer, a second photolithography to fabricate the window of collector; (d) n\(^+\) type heavily doping to make the collector and depositing the SiO\(_2\) layer after clearing the wafer, through a third photolithography to fabricate the window of the base region; (e) p\(^+\) type heavily doping to fabricate the base region, depositing the SiO\(_2\) layer after clearing the wafer, via a fourth photolithography to etch the lower surface as the window of the emitter and make a C shape silicon cup (C shape silicon cup is an etch pit) by ICP (inductively coupled plasma); (f) n\(^+\) type heavily doping to the lower surface of the C shape silicon cup to fabricate the emitter, and high-temperature annealing to wafer at 1000 °C for a half-hour; (g) the fifth photolithography to etch the upper surface as a pin hole; (h) metal Al made by vacuum evaporation and a sixth photolithography to form the electrodes, growing metal Al on the lower surface by vacuum evaporation, metallizing at 420 °C for twenty minutes to form an ohmic contact. The chips are fabricated on the p-type <100> double-sided polished silicon wafer with high resistivity by micro electro-mechanical systems (MEMS) technology and chemical vapor deposition (CVD) method.
Figure 4. Main fabrication process of the integrated chip: (a) Cleaning wafer; (b) First photolithography; (c) Form the collector load resistor and second photolithography; (d) Making the collector and third photolithography; (e) Fabricating the base region and fourth photolithography; (f) Fabricating the emitter; (g) Fifth photolithography as a pin hole; (h) Sixth photolithography to form the electrodes.

The chip is fixed on a printed circuit board (PCB) and then packaged by a bonder of integrated circuit inside wire. Figure 5 shows a photograph of the packaged integrated HSMST chip composed of a collector, a base, an integrated load resistor on the front-side, and an emitter on the back-side.

Figure 5. Packaging photograph of the integrated HSMST chip.

4. Results and Discussion

4.1. I–V Characteristics

The current–voltage \( (I_C-V_{CE}) \) characteristics of the proposed transistors were measured by a semiconductor characteristic test system (KEITHLEY 4200, Keithley, Cleveland, OH, USA). The \( I_C-V_{CE} \) characteristics of the HSMST are shown in Figure 6. When \( B = 0 \) T, the base current \( (I_B) \) changes from 0 to 8.0 mA with steps of 1.0 mA, and \( V_{CE} \) changes from 0 to 10.0 V with steps of 0.2 V. At a constant \( I_B \), the \( I_C \) increases with \( V_{CE} \). The \( I_C-V_{CE} \) curves become flat for the homojunction transistor, while \( V_{CE} \) reaches a certain value. In this paper, the \( I_C-V_{CE} \) curves do not become flat, the proposed transistor has unsaturation characteristics. When \( V_{CE} \) is fixed, the \( I_C \) is less than the \( I_B \), so the current amplification coefficient \( (\beta) \) of the HSMST is less than 1. In this instance, the \( \beta \) is unequal at different \( I_B \).
4.2. Temperature Characteristics

The \( I_C-V_{CE} \) characteristics at different temperatures were measured by a high- and low-temperature humid chamber (GDJS-100 LG-G, OBIS, Suzhou, China). Figure 7 indicates the \( I_C-V_{CE} \) characteristics of HSMST at different temperatures, including \(-40^\circ C, 20^\circ C, \) and \(70^\circ C\). The temperature characteristics of HSMST when \( I_B = 1.0 \) mA, \(5.0 \) mA, and \(8.0 \) mA are shown in Figure 7a–c, respectively. The experimental results show that \( I_C \) has a negative temperature coefficient, as shown in Figure 7. The carriers injected from the emitter junction are divided into two cases. The carriers passing through base region are collected by the collector region, and the carriers are recombined in the base region. The number of carrier recombinations increases with temperature. Under constant \( V_{CE} \) and \( I_B \), the \( I_C \) decreases with the temperature.

Temperature coefficient \( (\alpha_C) \) of the collector current can be expressed as [17]:

\[
\alpha_C = \frac{I_C(T_2) - I_C(T_1)}{I_C(T_0)(T_2 - T_1)} \times 100\% / ^\circ C
\]  

(4)

where \( I_C(T_2), I_C(T_1), \) and \( I_C(T_0) \) are the collector current at \( T_2, T_1, \) and room temperature, respectively.

The \( \alpha_C \) is calculated according to Equation (4). When \( I_B = 8.0 \) mA and \( V_{DD} = 10.0 \) V, the \( \alpha_C \) is \(-0.11\% / ^\circ C\). The calculated results demonstrate that the \( \alpha_C \) of HSMST is a negative temperature coefficient. Figure 8 shows the relationship curve between \( \alpha_C \) and \( I_B \). When \( V_{CE} = 10.0 \) V,
the $a_C$ remains approximately constant. However, $I_C$ has a smaller temperature coefficient at $I_B = 2.0$ mA. The temperature drift gradually increases with $I_B$ when $I_B < 2.0$ mA.

![Figure 8](image)

Figure 8. The relationship curve between $a_C$ and $I_B$.

4.3. Magnetic Sensitivity Characteristics

As shown in Figure 9, the testing system of the magnetic field sensor includes a magnetic field generator (CH-100, Beijing Cuihaijiacheng Magnetic Technology (Beijing, China), a multi-meter (Agilent 34401A, Agilent, Santa Clara, CA, USA), a power source (RIGOL DP832A, RIGOL, Beijing, China), and a computer.

![Figure 9](image)

Figure 9. Testing system of the magnetic field sensor.

When the sensor was acted upon by a constant external magnetic field in the range $-0.6$ T $\leq B \leq 0.6$ T controlled by a computer, the magnetic characteristics of HSMST at room temperature could be measured.

4.3.1. Current Magnetic Sensitivity

Figure 10 shows $I_C-V_{CE}$ characteristics of the HSMST with $I_B = 8.0$ mA at different $B$. On the condition of constant $V_{CE}$ and $I_B$, the $I_C$ has a minor value at $B = +0.6$ T and a major value at $B = -0.6$ T. Based on Equation (2), the relationship curve between $S_C$ and $I_B$ is plotted as shown in Figure 11 through numerical calculations, when $V_{CE} = 10.0$ V and the $I_B$ is from 2.0 to 8.0 mA with steps of 2.0 mA. When $I_B = 8.0$ mA, the $S_C$ is 0.077 mA/T. On the condition of constant $V_{CE}$, $I_C$ increases with $I_B$, and the $S_C$ is enhanced with $I_C$. At $V_{CE} = 10.0$ V, the $S_C$ increases with $I_B$. 
4.3.2. Voltage Magnetic Sensitivity

The HSMST chip integrated a collector load resistor ($R_L$) of 4.1 kΩ. As shown in Figure 1b, the $I_C$ is converted to $V_{out}$ by $R_L$. Figure 12a shows the relationship curves between $V_{out}$ and $B$ with $V_{DD} = 10.0$ V at different $I_B$. When both $V_{DD}$ and $I_B$ are constant, $V_{out}$ increases with $B$. The $V_{out}$ decreases with $I_B$ under constant $V_{DD}$ and $B$. According to the relationship of $\Delta V$, $V_{out \pm}$ and $V_0$, the relationship curves between $\Delta V$ and $B$ are plotted as shown in Figure 12b by numerical calculations when $V_{DD}$ is 10.0 V and $I_B$ is from 2.0 to 8.0 mA, with steps of 2.0 mA. The $\Delta V$ increases with $B$ at constant $V_{DD}$ and $I_B$. Under constant $V_{DD}$ and $B$, $\Delta V$ increases with $I_B$. $S_V$ is calculated based on Equation (3), and the relationship curve between $S_V$ and $I_B$ is shown in Figure 13. At room temperature, $I_B = 8.0$ mA and $V_{DD} = 10.0$ V, the $S_V$ is 181 mV/T. Under constant $V_{DD}$ and $B$, $\Delta V$ increases with $I_B$, and the $S_V$ increases with $\Delta V$. When $V_{DD} = 10.0$ V, the $S_V$ increases with the $I_B$. 

**Figure 10.** $I_C$–$V_{CE}$ characteristics of the HSMST under different $B$.

**Figure 11.** The relationship curve between $S_C$ and $I_B$. 

**Figure 12.** The relationship curve between $S_C$ and $I_B$. 

**Figure 13.** The relationship curve between $S_V$ and $I_B$. 

**Figure 14.** The relationship curve between $S_V$ and $I_B$.
Figure 12. The magnetic characteristic curves of the HSMST chip: (a) Between $V_{\text{out}}$ and $B$; (b) Between $\Delta V$ and $B$.

Figure 13. The relationship curve between $S_V$ and $I_B$.

5. Conclusions

In summary, a magnetically-sensitive transistor with a nc-Si:H/c-Si heterojunction is presented, where the integrated HSMST chips were designed and fabricated by adopting MEMS technology and CVD method. The magnetic and temperature characteristics of the HSMST are studied in this paper. The experimental results show that the HSMST has unsaturation characteristics, and the current amplification coefficient ($\beta$) is less than 1. When $I_B = 8.0$ mA and $V_{\text{DD}} = 10.0$ V, the magnetic sensitivity and the temperature coefficient of HSMST are 181 mV/T and $-0.11\%/^{\circ}\text{C}$, respectively, which indicates the HSMST not only has superior magnetic sensitivity of positive and negative direction, but also good temperature characteristics. It is very important to improve the properties of magnetic sensors.

Acknowledgments: Project supported by the National Natural Science Foundation of China (No. 61471159), the Natural Science Foundation of Heilongjiang Province (No. F201433), the University Nursing Program for Young Scholars with Creative Talents in Heilongjiang Province (No. 2015018), and the Special Funds for Science and Technology Innovation Talents of Harbin in China (No. 2016RAXXJ016).

Author Contributions: Xiaofeng Zhao and Dianzhong Wen conceived and designed the experiments; Baozeng Li performed the experiments; Xiaofeng Zhao and Baozeng Li analyzed the data; Xiaofeng Zhao and Baozeng Li wrote the paper.

Conflicts of Interest: The authors declare no conflict of interest.
References

1. Tsai, J.H.; Lour, W.S.; Chao, Y.T. An InP/InGaAs metamorphic δ-doped heterojunction bipolar transistor with high current gain and low offset voltage. *Thin Solid Films* 2012, 521, 172–175.
2. Narang, V.B.; Shukla, S.R. Quantitative analysis of dc characteristics of Ga0.5In0.5P/GaAs heterojunction bipolar devices. *J. Vac. Sci. Technol. B* 2013, 31, 061201.
3. Saha, U.; Imteaz, F.; Saleque, O.P. Numerical simulation of silicon-germanium heterojunction bipolar transistor (HBT) in silvaco/atlas and analysis of HBT base transit time to achieve faster operation. In Proceedings of the 2015 International Conference on Electrical Engineering and Information Communication Technology (ICEEICT), Dhaka, Bangladesh, 21–23 May 2015; pp. 1–4.
4. Kim, S.M.; Ha, J.; Kim, J.B. Ideal pn diode current equation for organic heterojunction using a buffer layer: Derivation and numerical study. *Braz. J. Phys.* 2016, 46, 170–174.
5. Huang, T.H.; Wu, M.C. Efficient light output power for InGaP/GaAs heterojunction bipolar transistors incorporated with InGaAs quantum wells. *Solid State Electron.* 2016, 121, 12–15.
6. Kennedy, J.; Leveneur, J.; Williams, G.V.M. Fabrication of surface magnetic nanoclusters using low energy ion implantation and electron beam annealing. *Nanotechnology* 2011, 22, 115602.
7. Leveneur, J.; Kennedy, J.; Williams, G.V.M. Large room temperature magnetoresistance in ion beam synthesized surface Fe nanoclusters on SiO2. *Appl. Phys. Lett.* 2011, 98, 053111.
8. Lai, S.W.; Kuo, T.C.; Kiang, J.F. CMOS-MEMS single-axis magnetic-field sensor for measuring geomagnetic field disturbance. In Proceedings of the 2010 5th International Microsystems Packaging Assembly and Circuits Technology Conference (IMPACT), Taipei, Taiwan, 20–22 October 2010; pp. 1–4.
9. Osberger, L.; Frick, V.; Hébrard, L. High resolution shallow vertical Hall sensor operated with four-phase bi-current spinning current. *Sens. Actuators A Phys.* 2016, 244, 270–276.
10. Lozanova, S.; Noykov, S.; Ivanov, A. Temperature and 3D magnetic field measurement using the same sensing zone. *Sens. Actuators A Phys.* 2016, 242, 27–31.
11. Wang, D.Y.; Kuo, K.M.; Chien, C.W. A complementary magnetic field sensor using magnetic tunnel junction. In Proceedings of the 2015 International Symposium on VLSI Technology, Systems and Applications, Hsinchu, Taiwan, 27–29 April 2015; pp. 1–2.
12. Gkotsis, P.; Lara-Castro, M.; López-Huerta, F. Mechanical characterization and modelling of Lorentz force based MEMS magnetic field sensors. *Solid State Electron.* 2015, 112, 68–77.
13. Zhao, X.F.; Wen, D.Z.; Li, G. Fabrication and characteristics of an nc-Si/c-Si heterojunction MOSFETs pressure sensor. *Sensors* 2012, 12, 6369–6379.
14. Zhao, X.F.; Wen, D.Z.; Zhuang, C.C. High sensitivity magnetic field sensors based on nano-polysilicon thin-film transistors. *Chin. Phys. Lett.* 2012, 29, 118501.
15. Zhao, X.F.; Wen, D.Z. Fabrication and characteristics of the nc-Si/c-Si heterojunction MAGFET. *J. Semicond.* 2009, 30, 114002.
16. Neugroschel, A. Emitter injection efficiency in heterojunction bipolar transistors. *Solid State Electron.* 1987, 30, 1171–1173.
17. Zhao, X.F.; Wen, D.Z.; Pan, D.Y. Differential structure and characteristics of a new-type silicon magnetic sensitivity transistor. *Chin. Phys. Lett.* 2013, 30, 088501.