Surface Passivation of Crystalline Silicon Wafer Using H$_2$S Gas

Jian Lin $^1$, Hongsub Jee $^1$, Jangwon Yoo $^1$, Junsin Yi $^1$, Chaehwan Jeong $^2$ and Jaehyeong Lee $^1,^*$

$^1$ Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon 16419, Korea; linjian18118@naver.com (J.L.); hsjee@skku.edu (H.J.); dwinzr@naver.com (J.Y.); junsin@skku.edu (J.Y.)

$^2$ Smart Energy & Nano R&D Group, Korea Institute of Industrial Technology, Gwangju 61012, Korea; chjeong@kitech.re.kr

* Correspondence: jaehyeong@skku.edu

Abstract: We report the effects of H$_2$S passivation on the effective minority carrier lifetime of crystalline silicon (c-Si) wafers. c-Si wafers were thermally annealed under an H$_2$S atmosphere at various temperatures. The initial minority carrier lifetime ($6.97\,\mu$s) of a c-Si wafer without any passivation treatments was also measured for comparison. The highest minority carrier lifetime gain of 2030% was observed at an annealing temperature of 600$^\circ$C. The X-ray photoelectron spectroscopy analysis revealed that S atoms were bonded to Si atoms after H$_2$S annealing treatment. This indicates that the increase in minority carrier lifetime originating from the effect of sulfur passivation on the silicon wafer surface involves dangling bonds.

Keywords: crystalline silicon; H$_2$S; minority carrier lifetime; passivation; dangling bonds

1. Introduction

In recent years, photovoltaic systems are becoming very popular because of their enormous amount of clean and unlimited solar energy, which can be harvested through photovoltaic solar cells [1–3]. Among the various technologies that increase solar cells’ efficiency, surface passivation treatment plays a key role in the silicon-based solar cell fabrication process. The dangling bonds on the silicon wafer surface are known to work as recombination centers and cause the loss of photon-generated carriers. Many advanced passivation materials have been developed and are widely used in commercial production, including SiNx:H, SiO$_x$, and AlO$_x$ [4–9]. These materials have been shown to have good passivation effects on the silicon wafer surface. However, these materials are produced through complex fabrication systems that necessitate precise control of gaseous reactants [10].

According to Mead and Spitzer, the high density of the semiconductor/metal interface will pin the interfacial Fermi level, making the barrier height less sensitive to the metalwork function [11]. Experimentally, Ali found that sulfur-passivated silicon substrates show greater sensitivity to the metalwork function in terms of Schottky barrier height [12]. This was attributed to the reduction in surface density through passivation of dangling silicon bonds by S. Previous results show that S atoms are absorbed on the Si wafer surface in the form of Si–S–Si bridge bonds [13,14]. The significant minority carrier lifetime gains of multicrystalline Si recently achieved by sulfur treatment further prove that sulfur treatment can effectively passivate dangling silicon bonds on the surface [15].

In this study, we report the effect of sulfur passivation on crystalline silicon wafers using H$_2$S annealing treatment at various temperatures. The results show that a significant improvement in passivation can be obtained after H$_2$S annealing treatment. Moreover, 600$^\circ$C was found to be the best temperature condition for crystalline silicon wafers. Under this condition, the highest minority carrier lifetime gain of up to 2030% can be observed using the Sinton WCT-120 measurement system.
2. Materials and Methods

N-type flat c-silicon wafers (100) with 1–10 ohm·cm, 200 µm were used for the experiments. Before the experiments, the wafers were cleaned in a 3-step process: saw damage removal, organic cleaning, and ionic cleaning. For saw damage removal, the wafers were soaked in 45% KOH solution at 70 °C for 20 min. For organic and ionic cleaning, the wafers were cleaned in standard RCA-1 and RCA-2 procedures in sequence [16,17]. After cleaning, the oxide layer induced by H₂O₂ was removed by 1% HF for 30 s. Afterward, the silicon wafers were blow-dried quickly to prevent reoxidation.

H₂S annealing treatments were conducted in a 2-zone quartz tube furnace. The quartz tube was pumped to a pressure of 5 mTorr before being charged with H₂S gas. To thoroughly evacuate the air from the quartz tube, the tube was charged with H₂S gas twice before annealing treatment was begun. Then, the quartz tube was heated to the desired temperature. The annealing processing time was 20 min. When the processing time ran out, the H₂S gas was pumped out of the tube, and the heater was turned off. During the cooling time, argon gas was introduced into the tube at a flow rate of 20 sccm. The silicon wafers were unloaded when the temperature dropped below 50 °C. For reproducibility, each condition was tested three times, and the average value was taken, as shown in Figure 1 and Table 1.

The surface morphology of the CuI films was characterized using a scanning electron microscope (JSM-7610F, JEOL, Tokyo, Japan). The surface reactions were monitored by transmission-mode Fourier-transform infrared (FTIR) spectroscopy. The composition of the silicon wafers was analyzed using XPS (k-alpha, Thermo Fisher Scientific, Waltham, MA, USA). Lifetime measurements were done with a WCT-120 lifetime tester from Sinton instruments.

| H₂S Annealing Temperature (°C) | 500  | 525  | 550  | 575  | 600  | 625  | 650  | 675  | 700   |
|-------------------------------|------|------|------|------|------|------|------|------|-------|
| Minority carrier lifetime gain (×100%) | 13.2/ 0.2517 | 16.1/ 0.2646 | 12.2/ 0.2 | 15.9/ 0.3601 | 20.3/ 0.1633 | 20.3/ 0.2646 | 13.1/ 0.1 | 5.9/ 0.1732 | 10.8/ 0.1732 |

The surface morphology of the CuI films was characterized using a scanning electron microscope (JSM-7610F, JEOL, Tokyo, Japan). The surface reactions were monitored by transmission-mode Fourier-transform infrared (FTIR) spectroscopy. The composition of the silicon wafers was analyzed using XPS (k-alpha, Thermo Fisher Scientific, Waltham, MA, USA). Lifetime measurements were done with a WCT-120 lifetime tester from Sinton instruments.

Table 1. Table of minority carrier lifetime gains vs. annealing temperature for H₂S annealing (initial minority carrier lifetime: 6.97 μs).
3. Results and Discussion

Passivation quality was measured with a Sinton WCT-120 instrument. It is widely known that silicon wafers show huge fluctuations in minority carrier lifetime. Due to wafer quality fluctuations, the gain in minority carrier lifetime is used to represent passivation quality. After the wafer cleaning procedure, H₂S annealing experiments were carried out to investigate the relationship between temperature and passivation quality. Figure 1 and Table 1 show the minority carrier lifetime gain vs. temperature. In this minority carrier lifetime-gain-temperature plot, 2 peaks were observed; one is 1610% at 525 °C, and the other one is 2030% at 600 °C. Yinghuang found that H₂ is the desorption product of thermal decomposition of H₂S on silicon [9]. Later, Arunodoy experimentally proved that passivation quality on silicon is related to the combined effect of hydrogen and sulfur atoms [14]. Hence, the 2 peaks in the table probably stem from the same passivation mechanism as reported by Arunodoy. Compared with the highest minority carrier lifetime gain (2750%) obtained by Arunodoy, the H₂S passivation quality seems inferior. However, it should be noted that minority carrier lifetime gain is strongly related to the silicon wafer properties itself. Specifically, the differences in material properties between the monocrystalline silicon wafer and the multicrystalline silicon wafer used in the previous case most likely resulted in the different upper limits of minority carrier lifetime gain. A large number of bulk defects are known to exist along the grain boundaries in multicrystalline silicon [18,19]. However, in monocrystalline silicon, the absence of grain boundaries means that these kinds of bulk defects are practically negligible. In other words, monocrystalline silicon is superior to multicrystalline silicon in terms of bulk defects. This is also proven by the low initial minority carrier lifetime of multicrystalline vs. monocrystalline silicon. Hence, a more profound gain in minority carrier lifetime can be obtained on multicrystalline silicon by the same method. Moreover, a strange phenomenon was observed: the minority carrier lifetime gain increased again when the annealing temperature was higher than 650 °C. To elucidate this phenomenon, XPS characterization was used to analyze silicon surface composition and further investigate the passivation mechanism. Figure 2 shows the S 2p XPS spectra for the H₂S-passivated Si surface. Most conditions exhibit peaks at 162.3 eV, corresponding to Si–S bonds [20]. At 500, 525, 550, and 600 °C, the peaks’ intensity exhibits the same tendency as the minority carrier lifetime gain when the annealing temperature increases from 500 °C to 600 °C. For example, the highest and second-highest peak perfectly corresponds to the largest and second-largest minority carrier lifetime gain. This means that sulfur plays a dominant role in passivation performance. However, it seems that the 550 °C condition does not follow this trend. It exhibits a lower Si–S peak intensity than that seen at 500 °C, but a larger minority lifetime gain. Both hydrogen and sulfur are believed to play important roles in passivation performance. Thus, it is possible that the more positive passivation effect of hydrogen compensates for the loss of sulfur and enhances the total passivation performance to a higher level than that seen under 500 °C conditions. However, there is no peak at 162.3 eV at 700 °C, meaning that no Si–S bonds form on the Si surface after 700 °C H₂S annealing treatment. However, a high minority carrier lifetime gain was observed in reality, which contradicted the conclusion that sulfur plays a dominant role in passivation performance. The answer to this conundrum can be found in Figure 3. The peaks at 103.8 and 99.1 eV correspond to SiO₂ and Si, respectively [21]. From Figure 3, it is clear that the SiO₂ peak is much higher than the Si bulk peak.
SEM images of silicon wafers after H$_2$S annealing treatment. In this study, the wafers (100) were processed with saw damage etching by KOH solution. Figure 4a shows an SEM image of a Si wafer without H$_2$S annealing treatment. Many square shapes were formed on the wafer surface, which is caused by isotropic etching [23,24]. Previous research showed that H$_2$S treatment would result in the formation of a thin sulfur layer on Si or Ge substrates [20].

Figure 2. XPS spectra of S 2p for an H$_2$S-passivated Si surface.

This means that the silicon wafer was thoroughly covered by SiO$_2$. It explains why the passivation performance was still good when there was no sulfur bonded with silicon dangling bonds. It also coincides with previous research showing that sulfur atoms will desorb at high temperatures [22]. Thermal oxidation for silicon oxide growth is widely used in laboratory or industrial production. Here, the 2-zone furnace provided a similar environment. Even though the experiment was conducted in a vacuum environment, a tiny amount of O$_2$ cannot be evacuated from the furnace. Because surface dangling bonds were not terminated by sulfur, the bare silicon surface is more positive and sensitive to O$_2$, especially under high-temperature conditions. In the next section, the effects of various annealing temperatures on the wafers’ morphology will be discussed. Figure 4 shows SEM images of silicon wafers after H$_2$S annealing treatment. In this study, the wafers (100) were processed with saw damage etching by KOH solution. Figure 4a shows an SEM image of a Si wafer without H$_2$S annealing treatment. Many square shapes were formed on the wafer surface, which is caused by isotropic etching [23,24]. Previous research showed that H$_2$S treatment would result in the formation of a thin sulfur layer on Si or Ge substrates [20].

The morphology shown in Figure 4b,c is obviously different from that shown in Figure 4a. The silicon surface was covered with a thin layer after 525 °C H$_2$S annealing treatment, as shown in Figure 4b. The identity of this layer was confirmed to be sulfur by the above-mentioned XPS spectra and EDX mapping results. In Figure 4b, the wafer surface is flat, and the boundaries between the square shapes are difficult to distinguish, which can be attributed to the increased thickness of the sulfur film. It can be further concluded that the thin sulfur layer becomes thicker under the higher annealing temperature of 600 °C, which is consistent with the intensities of the XPS peaks.

Figure 3. XPS spectra of Si 2p for an H$_2$S-passivated Si surface (700 °C).

Based on the above discussion
of the XPS spectra, we concluded that the passivation performance reflects the amount of sulfur. Here, the SEM findings show the same result, that passivation performance is related to the amount of surface sulfur. The sulfur thin layer becomes rough again under 700 °C annealing treatment, as shown in Figure 4d. This finding is following XPS results showing that there are no sulfur atoms on the silicon surface when the annealing temperature is raised to 700 °C or higher. Silicon-based solar cell passivation performance mainly stems from two factors: termination of surface dangling bonds and rejection of the minority carrier due to the field effect. Herein, the potential second passivation theory was investigated. Electrostatic force microscopy (EFM) is a very useful technique to investigate surface charge-related phenomena, such as the surface field so, EFM was used to measure the silicon wafer surface, as shown in Figure 5. The existence of a fixed charge in SiNx and BSF (Al contact) is known to bring pretty good passivation performance to commercial solar cells [25–27]. Hence, we suspect that the cause must be related to the surface charge if the possibility of dangling bond termination was denied. The detection and distribution of a surface charge on silicon were first investigated by Morita [28]. The response of surface charge to bias voltage is believed to result in differences in the topography or EFM images. Before measurements were taken, aluminum contact was deposited on half of the samples’ area for comparison purposes. Then, forward bias voltage (5 V) was applied to the samples first, and reverse bias voltage (~5 V) was applied second. The measurement area was defined as 40 µm². According to previous research, the appearance of new patterns and color changes in the same area would strongly indicate the existence of a surface charge. It should be noted that the color changes of lines A and B come from the height difference. They were caused by Al contact and chemical solution etching (saw damage removal), respectively. Hence, it can be concluded that no surface charge exists on the silicon wafer surface.

Figure 4. SEM images of the silicon surface: (a) saw damage etched wafer without H₂S annealing treatment, (b) saw damaged etched wafer under 525 °C H₂S annealing treatment, (c) saw damage etched wafer under 600 °C H₂S annealing treatment, (d) saw damage etched wafer under 700 °C H₂S annealing treatment.
Figure 5. Electrostatic force microscopy (EFM) images of H$_2$S (600 °C)-treated silicon wafers. (a,b) were measured under forwarding bias voltage, while (c,d) were measured under a reverse bias voltage.

4. Conclusions

In this study, the passivation effect of H$_2$S gas annealing on silicon wafers was investigated, and the optimal annealing temperature was 600 °C. The XPS spectra study shows the passivation performance reflects the amount of sulfur, and the SEM analysis also shows that passivation performance is related to the amount of surface sulfur, while the possibility of surface charge passivation was excluded by EFM. This research shows that the amount of sulfur plays a dominant role in the passivation performance and that all sulfur will thoroughly disappear from the silicon surface when the temperature is increased to 700 °C. These findings show that sulfur passivation is an excellent candidate for a simple and economical passivation method. For further work, this technology will be applied to photovoltaic devices for making high-efficiency solar cells.

Author Contributions: Conceiving the idea, J.L. (Jaehyeong Lee), J.Y. (Junsin Yi), C.J., J.L. (Jian Lin); designing the study, J.L. (Jian Lin), H.J., J.Y. (Junsin Yi); experiments, J.L. (Jian Lin), J.Y. (Junsin Yi); data analysis, J.L. (Jian Lin), H.J.; writing—original draft, J.L. (Jian Lin), J.L. (Jaehyeong Lee), writing—review and editing, H.J., J.L. (Jaehyeong Lee); supervision, J.L. (Jaehyeong Lee). All authors have read and agreed to the published version of the manuscript.

Funding: This study was supported by the Korea Electric Power Corporation (Grant number: R17XA05-1).

Data Availability Statement: The data that support the findings of this study are available from the corresponding author, J.L., upon reasonable request.

Conflicts of Interest: The authors declare no conflict of interest.
