Substrate effect on radiation-induced charge trapping in buried oxide for partially-depleted SOI NMOSFET

Huilong Zhu¹,², Dawei Bi¹(✉), Xin Xie¹,², Zhiyuan Hu¹, Zhengxuan Zhang¹, and Shichang Zou¹

Abstract The total-ionizing-dose response of partially-depleted silicon-on-insulator devices with or without grounded substrate under different irradiation bias is investigated. Compared with devices with grounded substrate, the devices with floating substrate introduce more trapped positive charges in buried oxide after irradiation, leading to larger negative shift of back-gate threshold voltage, especially for ON bias condition. Theoretical analysis and TCAD simulation demonstrate that, this phenomenon is attributed to the increased initial built-in field in buried oxide and weakened space charge effect under the case of floating substrate. According to this work, substrate terminal of SOI devices must be considered for integrated circuit design under radiation condition.

Key words: Total-ionizing-dose, Partially-depleted SOI, Buried Oxide, Floating substrate

Classification: Electron devices

1. Introduction

Nowadays silicon-on-insulator (SOI) technology has been widely applied for its intrinsic potential advantages over bulk-Si technology, such as high performance and low power circuits. In particular, owing to better resistance against transient ionization effects SOI technology has wide application in harsh radiation environment [1, 2, 3, 4, 5]. However, the thick buried oxide (BOX) layer threatens the reliability of SOI devices during ionizing radiation, in which the positive trapped charges will build up in the BOX after total ionizing dose, reducing the threshold voltage of back-gate transistor and increasing leakage current [6, 7, 8, 9]. The radiation response of buried oxides has been found to be highly dependent on the device bias configuration during radiation, which determines the electrical field distribution in BOX [10, 11, 12, 13, 14, 15, 16, 17, 18].

The impacts of substrate bias on radiation response of partially-depleted (PD) SOI devices have been investigated [19, 20, 21, 22, 23, 24]. In [24], for SOI NMOS negative voltage at back-gate transistor can reduce the number of positive charges trapped in BOX during irradiation, eliminating the back-gate effect on front-gate transistor’s performance. However, the research about influence of floating substrate on total-ionizing-dose (TID) response of PDSOI devices is relatively limited. In some specific application, especially for Radio-Frequency (RF) circuits with high-speed requirement, the substrate terminal of packaged SOI devices is required to be floating in order to reduce the loss and parasitic capacitance of substrate. Besides, there is no unified rule about whether or not the substrate of PDSOI devices is grounded during TID research. Hence, investigating the floating substrate effects on TID response of PDSOI devices is necessary. In this paper, packaged PDSOI devices with grounded or floating substrate were submitted to radiation environment under different bias conditions. We observed that, compared with devices with grounded substrate, those devices with floating substrate display larger negative shift of back-gate threshold voltage after irradiation, especially under ON bias. Both physical mechanism and TCAD simulation were put forward to explain this phenomenon.

2. Experimental details

The PDSOI devices used in this work were fabricated by 130 nm PDSOI CMOS technology. The SOI material was from SOITEC Corporation’s 200 mm diameter UNIBOND wafer with a 100 nm thick Top-Si film and a 145 nm thick BOX. The input/output (I/O) NMOS with W/L = 10 μm /0.35 μm was selected. The gate oxide thickness is about 6 nm and the operating voltage (V_{DD}) is 3.3 V. We adopted the H-shape gate device, as depicted in Fig. 1, to avoid the influence of shallow trench isolation on device during radiation [25, 26]. The devices were 24-pin DIP ceramic packaged.

We carried out this experiment in Xinjiang Technical Institute of Physics and Chemistry, the Chinese Academy of Sciences. The radiation source was 60Co γ-ray and the dose rate was 200 rad(Si)/s. During radiation exposure, the devices were irradiated up to 500 krad(Si) under different bias conditions as displayed in Table I. We periodically interrupted the irradiation to measure the DC characteristics of the devices using Keithley 4200B parameter analyzer at room temperature. The threshold voltage is extracted by the constant current method according to I_d-V_g characteristics.

¹Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China
²University of Chinese Academy of Sciences, Beijing 100049, China
✉ davidb@mail.sim.ac.cn

DOI: 10.1587/elex.17.20200001
Accepted February 26, 2020
Received January 7, 2020
Publicized March 16, 2020

Copyright © 2020 The Institute of Electronics, Information and Communication Engineers
The threshold voltage of front or back gate transistor is defined when the drain current reaches \( (W/L) \times 10^{-7} \) A at a drain voltage of \( V_d = 0.1 \) V. Three test samples were used for every radiation bias condition, on top of that, to ensure the repeatability this experiment has been conducted several times, which showed the same result.

### Table 1. Bias conditions under irradiation of the PDSOI I/O NMOS. The substrate of devices are grounded with 0V, or Floating.

| Bias    | Source | Drain | Gate | Body | Substrate |
|---------|--------|-------|------|------|-----------|
| ON-F    | 0V     | 0V    | 0V   | 0V   | Floating  |
| ON      | 0V     | 0V    | 0V   | 0V   | Floating  |
| PG      | \( V_{DD} \) | \( V_{DD} \) | 0V   | 0V   | 0V        |
| PG-F    | \( V_{DD} \) | \( V_{DD} \) | 0V   | 0V   | Floating  |
| 0V-F    | 0V     | 0V    | 0V   | 0V   | Floating  |

### 3. Experimental result and discussion

Fig. 2 and Fig. 3 show TID response of H-gate PDSOI I/O NMOS (\( W/L = 10 \mu m /0.35 \mu m \)) under ON and ON-F bias respectively. In general, due to the existence of body contact, which functions as the substrate in bulk silicon technology, for PDSOI devices the substrate terminal does not have influence on DC electrical characteristics of front-gate transistor. As illustrated in Fig. 2, before irradiation the curve of device with floating substrate overlaps the curve with grounded substrate. However, there is appreciable difference after TID effect. When the device with grounded substrate has negligible leakage current after 500 krad(Si) irradiation, obvious off-state leakage current of front-gate transistor has already happened after 300 krad(Si) in the case of device with floating substrate. From Fig. 3, we observe that the device with floating substrate has larger negative threshold voltage shift of back-gate transistor than that of device with grounded substrate after irradiation. Furthermore, the subthreshold region of device with floating substrate crosses over zero voltage when total dose is up to 300 krad(Si), which results in the large leakage current in front-gate transistor. It is indicated that the substrate state affects the TID response of BOX.

To the best of our knowledge, radiation produces electron-hole pairs in the oxide layer. Under the electrical field, some created electrons and holes escape the initial recombination. Most of separated electrons will rapidly drift away from the oxide, and a fraction of separated holes will be trapped during transporting toward the Si/SiO\(_2\) interface, resulting in the positive trapped charges and interface defects buildup \([2, 27, 28]\). In order to analyze the substrate effects on charge trapping process in buried oxide during irradiation, SOI devices are submitted to total dose radiation under different bias conditions. Using the method introduced in \([29]\), the effective sheet charge density of the oxide trapped hole (\( N_{ot} \), positive charge) and the interface traps (\( N_{it} \), nega-
Table II. The effective sheet charge density of the oxide trapped charges ($N_{ot}$) and interface traps ($N_{i}$) under different bias after irradiation

| TID       | 300 krad(Si) | 500 krad(Si) |
|-----------|--------------|--------------|
| Bias      | $N_{ot}/\text{cm}^{-2}$ | $N_{ot}/\text{cm}^{-2}$ | $N_{i}/\text{cm}^{-2}$ | $N_{it}/\text{cm}^{-2}$ |
| ON        | $3.2 \times 10^{10}$ | $8.9 \times 10^{11}$ | $9.0 \times 10^{12}$ | $1.0 \times 10^{12}$ |
| ON-F      | $1.1 \times 10^{11}$ | $1.4 \times 10^{12}$ | $1.6 \times 10^{12}$ | $1.8 \times 10^{12}$ |
| PG        | $5.2 \times 10^{10}$ | $1.7 \times 10^{12}$ | $1.8 \times 10^{12}$ | $1.8 \times 10^{12}$ |
| PG-F      | $7.3 \times 10^{10}$ | $1.7 \times 10^{12}$ | $1.9 \times 10^{12}$ | $1.9 \times 10^{12}$ |
| 0V-F      | $1.3 \times 10^{11}$ | $1.4 \times 10^{12}$ | $1.5 \times 10^{12}$ | $1.5 \times 10^{12}$ |

The recombination factor, $R_{N_{ot}}$, expresses the removal (or compensation) rate of trapped holes form the system. And $f_p$, the hole flow density, indicates that the holes generated by the irradiation escaped the initial recombination with the symbiotic electrons and drifted towards the Si/SiO$_2$ interface driven by the electric field and it strongly depends on the electric field strength. In the beginning of irradiation, under the initial built-in field in BOX, generated holes move toward the Top-Si/BOX interface and are trapped continuously. Furthermore, the larger the built-in field is, the more holes will escape the initial recombination, i.e. larger $f_p$, and be trapped by oxide defects. As positive charges accumulate in BOX with total dose, the potential of BOX upper interface increases, forming an electrical field pointing to the lower interface. The buildup field from the trapped-hole space charges weakens the built-in field effect and restricts the generation and distribution of holes. Fig. 4 shows schematic representation of built-in field lines and space-charge-induced buildup field lines in BOX of PDSOI NMOSFETs under PG bias. For PG bias condition, the initial built-in electrical field in BOX is mainly attributed to the voltage drop between drain/source and body region, resulting from the intrinsic doping voltage drop and the extrinsic added voltage. The potential difference, up to 4 V under drain-body and drain-source junctions, makes more positive charge trapped near the Top-Si/BOX interface under the body field, leading to obvious negative shift of back-gate threshold voltage. Finally, the space charge effect becomes strong enough when comparable number of holes are trapped, with a result that the back-gate threshold voltage shift reaches saturation. Meantime, according to Eq. (1), in addition to the reduced electric field strength due to the space charge effect, the reduction of the unoccupied hole traps ($n_t-N_{ot}$) can also lead to the decrease of charge capture rate.

Fig. 4. Back gate threshold voltage shift versus dose of a H-gate PD SOI I/O NMOS ($W/L = 10 \mu \text{m}/0.35 \mu \text{m}$) under different irradiation bias condition (the solid line indicates experimental result and the dash line indicates simulated result).

Radiation-induced positive charge trapping in BOX is determined by built-in field and space charge effect with increasing total dose [20, 28, 30]. And the capture rate of the positive charge near the Si/SiO$_2$ interface can be estimated by the following formula [31]:

$$\frac{dN_{ot}}{dr} = (n_t - N_{ot}) \sigma_p \cdot |f_p| - R_{N_{ot}}$$  \hspace{1cm} (1)

where $n_t$ and $\sigma_p$ are total hole trapping sites density and hole capture cross section which are related to the process.

For ON case, since the Si film is grounded, the initial electrical field in BOX would be only determined by the built-in potential between the p-type Si film and the lower doped p-type substrate [19], which is about 0.2 V, much smaller than the built-in potential of PG bias. As shown in Fig. 6, under the low built-in electrical field in BOX, radiation-induced electrons recombine quickly with...
the trapped holes, leaving a small number of unremoved holes located near the Top-Si/BOX interface. Furthermore, any charge buildup will radically alter the local oxide fields under very low initial internal field in BOX, hence, the space charge effect plays a major role for charge trapping in the beginning. As shown in Fig. 4, under ON bias the negative shift of back-gate transistor has almost reached saturation when the shift value is only about 5.8 V, smaller than that of PG bias.

Fig. 6. Schematic representation of built-in field lines and space-charge-induced buildup field lines in buried oxide of PDSOI NMOSFETs under ON bias condition.

Fig. 7. Simulated potential in BOX in vertical direction for ON and ON-F bias cases before/after irradiation.

The TCAD simulated potential and electric field in BOX for different bias cases before and after irradiation are shown from Fig. 7 to Fig. 10. The irradiated situation was carried by setting uniform positive charge at the upper interface of the BOX and the surface density of each case is marked as \( N_{ox} \) in these figures. It should be noted that we have changed the charge density as the data in Table II and compared the simulated results of \( \Delta V_{bg} \) with the experiment results. And they showed good agreement, which indicates that the simulation is reliable. From the simulation results of ON and ON-F bias from Fig. 7, before the irradiation, when the substrate is floating, the electrical potential difference between the lower and upper interface of the BOX reaches about 0.4 V, which nearly doubles the build-in electric field in BOX compared to the grounded substrate condition, as shown in Fig. 8. For ON and ON-F bias, the electric field in the BOX is mainly perpendicular to the interface and the holes are separated and driven to the upper interface by

Fig. 8. Simulated build-in vertical electric field in BOX in vertical direction for ON and ON-F bias cases before/after irradiation.

Fig. 9. Simulated space charge vertical electric field in BOX in vertical direction for ON and ON-F bias cases after irradiation.

Fig. 10. Simulated lateral electric field and potential in BOX along the interface for PG and PG-F bias cases before/after irradiation.
the negative vertical electric field. The larger vertical electrical field drives more holes to be separated during irradiation. Meantime, different from the grounded substrate, the potential of the floating substrate is more controlled by the nearby buried oxide region. After irradiation, the accumulated holes at the upper interface of the BOX can generate the electric field from the upper interface to the lower interface (i.e. space charge electric field), partially offsetting the built-in electric field, which from the bottom to the top. As we can see from Fig. 7, when the spacing charge effect, induced by the same surface charge density \( N_{ot} = 1 \times 10^{12} \text{cm}^{-2} \), raise the potential of BOX upper interface, the potential of lower interface also increases for both ON and ON-F condition, but the enhancement of the latter is much larger than the former, seen from the \( \Delta \)Potential on Fig. 7. Meanwhile, when the surface charge density changes to \( 1.6 \times 10^{12} \text{cm}^{-2} \), which corresponding the situation of 500krad(Si) irradiation dose of ON-F bias, the elevation of the potential at the lower interface is more significant. On the other hand, as shown in Fig. 8, though the vertical electric field in the most areas of the BOX near the lower interface of both ON and ON-F condition is reduced (as shown by the up arrow in Fig. 8), the decreases of the ON-F one is less significant than the grounded substrate whether at the charge density of \( 1 \times 10^{12} \text{cm}^{-2} \) or \( 1.6 \times 10^{12} \text{cm}^{-2} \), indicating that the floating substrate leads to relatively smaller space charge effect. What’s more, until the \( N_{ot} \) increases to \( 1.9 \times 10^{12} \text{cm}^{-2} \), the vertical electric field near the lower interface drops to approach the un-irradiated ON bias situation. Meantime, as we can see from Fig. 4 and Table II, the trapped positive charge density is close to saturation at around \( 1.6 \times 10^{12} \text{cm}^{-2} \), which means that the vertical electric field in the BOX under the ON-F bias will always be larger than the ON bias. In other words, the electric field is not the reason to limit the continued capture of charge for ON-F bias condition. As will be mentioned later, the total hole traps density in the buried oxide (\( n_t \)) is about \( 2 \times 10^{12} \text{cm}^{-2} \). Therefore, when the trapped charge density \( N_{ot} \) is \( 1.6 \times 10^{12} \text{cm}^{-2} \), most of the hole traps have been occupied, and the reduction in unoccupied hole traps is the cause that leads the saturation. In order to demonstrate this weakened space charge effect more intuitively, we extracted the space charge effect induced electric field by subtracting the total vertical electric field after irradiation from it before irradiation and plot it in Fig. 9. As we can see from it, the space charge electric field of ON-F bias at the charge density of \( 1 \times 10^{12} \text{cm}^{-2} \) even \( 1.6 \times 10^{12} \text{cm}^{-2} \) is significantly smaller than ON bias. In summary, the larger potential enhancement and the accompanying smaller electric field decrease can be attributed to the weakened space charge effect after irradiation. And, the enhanced radiation degradation for devices with the floating substrate is due to the increased built-in field and weakened space charge effect and the saturation of the degradation is due to the reduction of the unoccupied hole traps.

For PG and PG-F bias cases, the peak value of the electric field in the BOX appears at the upper interface near the source/body or drain/body junction, which pushes the hole laterally into the center region. Thus we plot the potential and the lateral electric field along the channel direction at 10nm below the upper interface, as illustrated in Fig. 10. The incremental voltage drop between the two interfaces of BOX due to the floating substrate has a negligible effect on the potential along with the interface and the peak electrical field under two junctions, which dominate the charge trapping under PG bias during radiation. Since the initial voltage drop between source/drain and body region is large, the relatively small variation of the potential difference due to the floating substrate has a non-significant impact on charge trapping during irradiation, so as the space charge effect. What’s more, because the electrical field dose not change much when the trapped charge density reaches \( 1.9 \times 10^{12} \text{cm}^{-2} \), the saturation of the degradation can be attributed to the limitation of the number of hole traps. Therefore, we can reasonably speculate that the density of the total hole traps is about \( 2 \times 10^{12} \text{cm}^{-2} \), which also explains the saturation happened on ON-F bias condition.

4. Conclusion

In summary, the substrate state has critical impact on charge trapping in BOX during total ionizing dose, especially for those SOI devices under ON case with low initial built-in field in BOX. Compared with grounded substrate condition, the floating substrate increases the trapped positive charges in volume of BOX after irradiation through increasing the potential of substrate and weakening the space charge effect. Concerning PG case, since the holes buildup is mainly attributed to the large voltage drop between source/drain and body region, whether the substrate is grounded or not has non-significant impact on charge trapping during irradiation. Thus, although the floating substrate does not obviously affect the TID effect of PG-biased devices, this paper still revealed the importance of substrate bias to SOI devices in radiation environment, and also provides useful information for integrated circuit design and manufacture that used in space, especially for those circuits that rarely use or without pass-gate transistors.

Acknowledgments

The authors would like to thank the Xinjiang Technical Institute of Physics and Chemistry, Chinese Academy of Science, for the experiments support and radiation experiment. Meanwhile, this work was supported by the Opening Project of Science and Technology on Reliability Physics and Application Technology of Electronic Component Laboratory [ZHD201702].

References

[1] G. K. Celler and S. Cristoloveanu: “Frontiers of silicon-on-insulator,” J. Appl. Phys. 93 (2003) 4955 (DOI:...
[2] J. R. Schwank, et al.: “Radiation effects in SOI technologies,” IEEE Trans. Nucl. Sci. 50 (2003) 522 (DOI: 10.1109/TNS.2003.812930).

[3] Gaillardin M, et al.: “Radiation effects in advanced SOI devices: New insights into Total Ionizing Dose and Single-Event Effects,” 2013 IEEE NSS, 32 (2013) 1-2 (DOI: 10.1109/S3S.2013.6716530).

[4] Schwank, J. R.: “Advantages and limitations of silicon-on-insulator technology in radiation environments,” Microelectronic Engineering 36 (1997) 335 (DOI: 10.1016/0167-9317(97)00076-2).

[5] Roche, Philippe, et al.: “Technology downscaling worsening radiation effects in bulk: SOI to the rescue,” IEDM 2013 (2013) 31-1 (DOI: 10.1109/IEDM.2013.6724728).

[6] Schwank, J. R., et al.: “Radiation effects in MOS oxides,” IEEE Trans. Nucl. Sci. 55 (2008) 1833 (DOI: 10.1109/TNS.2008.2001040).

[7] R. E. Stahlbush, et al.: “Electron and hole trapping in irradiated SIMOX, ZMR and BESOI buried oxides,” IEEE Trans. Nucl. Sci. 39 (1992) 2068 (DOI: 10.1109/23.211407).

[8] Felix, J. A., et al.: “Influence of total-dose radiation on the electrical characteristics of SOI MOSFETs,” Microelectronics Engineering 72 (2004) 332 (DOI: 10.1016/j.mee.2004.01.013).

[9] J. M. Raff, et al.: ‘Impact of Radiation-Induced Back-Channel Leakage and Back-Gate Bias on Drain Current Transients of Thin-Gate-Oxide Partially Depleted Silicon-On-Insulator n-channel Metal-Oxide-Semiconductor Field-Effect Transistors,’’ Jpn. J. Appl. Phys. 43 (2004) 7984 (DOI: 10.1143/JJAP.43.7984).

[10] T. S. Liu, et al.: “Worst Case Total Dose Radiation Response of 0.35μm SOI CMOSFETs,” IEEE Trans. Nucl. Sci. 46 (1999) 1817 (DOI: 10.1109/23.819159).

[11] W. L. Warren, et al.: “Paramagnetic defect centers in BESOI and SIMOX buried oxides,” IEEE Trans. Nucl. Sci. 40 (1993) 1755 (DOI: 10.1109/23.273482).

[12] V. Ferlet-Cavrois, et al.: “Worst-Case Bias During Total Dose Irradiation of SOI Transistors,” IEEE Trans. Nucl. Sci. 47 (2000) 2183 (DOI: 10.1109/23.903751).

[13] J. R. Schwank, et al.: “Correlation between Co-60 and X-ray radiation-induced charge build-up in silicon-on-insulator buried oxides,” IEEE Trans. Nucl. Sci. 47 (2000) 2175 (DOI: 10.1109/23.903750).

[14] Z. Liu, et al.: “Analysis of bias effects on the total ionizing dose response in a 180nm technology,” Nucl. Instr. Meth. Phys. Res. A 644 (2011) 48 (DOI: 10.1016/j.nima.2011.04.037).

[15] Chatterjee, et al.: “Bias Dependence of Total-Dose Effects in Bulk FinFETs,” IEEE Trans. Nucl. Sci. 60 (2013) 4476 (DOI: 10.1109/TNS.2013.2287872).

[16] Zhang, L., Liu, et al.: “Bias dependence of a deep sub-micron NMOSFET response to total dose irradiation,” Chinese Physics B 20 (2011) 117 (DOI: 10.1088/1674-1056/20/7/070701).

[17] Ning, Bingxu, et al.: “Bias dependence of TID radiation responses of 0.13 μm partially depleted SOI NMOSFETs,” Microelectronics Reliability 53 (2013) 259 (DOI: 10.1016/j.microrel.2012.08.005).

[18] O. Flamant, A. Torres, and V. Ferlet-Cavrois: “Bias dependence of FD transistor response to total dose irradiation,” IEEE Trans. Nucl. Sci. 50 (2003) 2316 (DOI: 10.1109/TNS.2003.822594).

[19] J. M. Rafi, et al.: “Radiation-Induced Back Channel Leakage in 60 MeV-Proton-Irradiated 0.10 μm-CMOS Partially Depleted SOI MOSFETs,” RADECS Papers 536 (2003) 425 (DOI:10.1109/RADECS.2003.185711).

[20] H. E. Boesch, H. Diamond, and G. A. Brown: “Charge Buildup at High Dose and Low Fields in SIMOX Buried Oxides,” IEEE Trans. Nucl. Sci. 38 (1991) 1234 (DOI: 10.1109/23.124098).

[21] M. Gaillardin, et al.: “Impact of SOI substrate on the radiation response of ultrathin transistors down to the 20 nm node,” IEEE Trans. Nucl. Sci. 60 (2013) 2583 (DOI: 10.1109/TNS.2013.2249093).

[22] H. Zhi-Yuan, et al.: “Impact of substrate bias on radiation-induced edge effects in MOSFETs,” Chinese Physics B 20 (2011) 181 (DOI: 10.1088/1674-1056/20/1/020702).

[23] H. Huixiang, et al.: “Influence of drain and substrate bias on the TID effect for deep submicron technology devices,” Journal of Semiconductors 33 (2012) 64 (DOI: 10.1088/1674-4926/33/4/044008).

[24] Z. Xin-Jie, et al.: “Back-gate bias effect on partially depleted SOI/MOS back-gate performances under radiation condition,” Acta Phys. Sin 61 (2012) 2021 (DOI: 10.5506/APhysPolB.43.2021).

[25] J.-P. Colinge: “SILICON-ON-INSULATOR TECHNOLOGY: Materials to VLSI (New York, 2004), 3rd ed. 138 (DOI:10.1007/978-1-4757-2611-4).

[26] V. Ferlet-Cavrois, et al.: “Transient radiation effects in CMOS/SOI transistors and circuits,” RADECS Papers (1997) 360 (DOI: 10.1109/RADECS.1997.68938).

[27] J. R. Schwank: “Basic mechanisms of radiation effects in the natural space environment,” Proc. 1994 NSREC Short Course (1994).

[28] P. Paillet, et al.: “Trapping-detraping properties of irradiated ultra-thin SIMOX buried oxides,” IEEE Trans. Nucl. Sci. 60 (1995) 2108 (DOI: 10.1109/23.489260).

[29] P. J. McWhorter and P. S. Winokur: “Simple technique for separating the effects of interface traps and trapped oxide charge in metal-oxide-semiconductor transistors,” Appl. Phys. Lett. 48 (1986) 133 (DOI:10.1063/1.96974).

[30] D. Herve, P. Paillet, J. Leray: “Space charge effects in SIMOX buried oxides,” IEEE Trans. Nucl. Sci. 41 (1994) 466 (DOI: 10.1109/TNS.1994.339786).

[31] Barnaby H. I., et al.: “Modeling Ionizing Radiation Effects in Solid State Materials and CMOS Devices.” IEEE Trans. Circuits-I. 56 (2009) 1870 (DOI: 10.1109/tcsi.2009.2028411).