Performant coherent control: bridging the gap between high- and low-level operations on hardware

Daniel S. Lobser  
*Sandia National Laboratories*  
Albuquerque, NM, USA  
dlobser@sandia.gov

Jay W. Van Der Wall  
*Sandia National Laboratories*  
Albuquerque, NM, USA

Joshua D. Goldberg  
*Sandia National Laboratories*  
Albuquerque, NM, USA

Abstract—Scalable coherent control hardware for quantum information platforms is rapidly growing in priority as their number of available qubits continues to increase. As these systems scale, more calibration steps are needed, leading to challenges with system instability and calibration parameters drift. Moreover, the sheer amount of data required to run circuits with large depth tends to balloon, especially when implementing state-of-the-art dynamical-decoupling gates which require advanced modulation techniques. We present a control system that addresses these challenges for trapped-ion systems, through a combination of novel features that eliminate the need for manual bookkeeping, reduction in data transfer bandwidth requirements via gate compression schemes, and other automated error handling techniques. Moreover, we describe an embedded pulse compiler that applies staged optimization, including compressed intermediate representations of parsed output products, performs *in-situ* mutation of compressed gate data to support high-level algorithmic feedback to account for drift, and can be run entirely on chip.

Index Terms—coherent control, trapped ions

I. INTRODUCTION

As quantum computing (QC) platforms continue to scale, increasing demands are placed on hardware control capabilities. These include basic features, such as synchronous execution of pulse sequences used for realizing coherent gate operations, and extensibility so that hardware outputs can be scaled to accommodate more qubits. However, other requirements can arise as systems scale, especially for noisy intermediate-scale quantum (NISQ) devices, where increasing numbers of calibrations and drift in control parameters impact system stability and, in turn, the time one can dedicate to running meaningful quantum circuits.

These challenges can be offset by moving more classical computing tasks directly onto the control hardware. This enables techniques such as automated calibration and high-level feedback in which external computing resources are removed from the loop, cutting down on communication overhead for over-the-wire data transfers. Effective implementation of classical operations on chip further supports a fully-distributed architecture, where classical resources scale proportionately with hardware outputs. If compilation on the embedded system can outpace an external server (when accounting for network transfer times), this paves the way for self-contained control hardware.

In this paper, we present progress towards such a distributed architecture, by using hardware/software codesign to demonstrate compilation of quantum assembly down to the pulse level, with high-level support for pulse engineering techniques, directly on coherent control hardware. We further demonstrate that the embedded compiler outperforms an external server, when accounting for upload times, where we primarily target an application in which high-level shot-to-shot feedback is used to account for drift in gates that utilize pulse shaping.

II. BACKGROUND

Control systems for quantum platforms often come with a complex set of requirements. General-purpose commercial off-the-shelf (COTS) hardware typically fails to meet platform-specific needs, requiring multiple COTS components to be cobbled together. This can introduce unnecessary challenges for dealing with imperfections in external components. To wit, external rf components introduce nonlinear coupling in calibrated parameters due to amplitude- and frequency-dependent phase shifts. Shimming out such hardware imperfections adds undue burden when working with already complicated quantum systems.

An alternative approach is to develop a streamlined control system to address the ever-evolving requirements of specific quantum platforms head on. While these requirements can be quite nuanced, and vary from system to system, customized handling of system constraints at the hardware level offers significant performance gains. Moreover, hardware-level tailoring can achieve a concise interface not possible with generalized systems by decoupling platform-dependent error mitigation techniques from a basic set of idealized operations.

We employ the latter approach, where the design is implemented on a system specially designed for the Quantum Scientific Computing Open User Testbed (QSCOUT) [1]. While many of the details can be found in Ref. [1], relevant aspects of the QSCOUT apparatus, as they pertain to control hardware requirements, are described here.

A. Target system

The experiment uses a linear array of trapped $^{171}$Yb$^+$ ion qubits confined to a microfabricated surface ion trap.
Qubit states are controlled using optical Raman transitions via individual addressing (IA) beams. The IA beams are generated from a single pulsed laser, where the frequency comb enables Raman frequencies to be tuned directly to the $^{171}\text{Yb}^+$ $12.642 \text{ GHz}$ clock transition using a multichannel acousto-optic modulator (AOM) [2]. The pulsed laser is centered around 355 nm, which is conveniently near a minimum for the differential ac Stark shift [3], however these Stark shifts must still be taken into account.

Single-qubit gates can be run in a copropagating configuration by applying two rf tones to the same AOM channel, or in a counter-propagating configuration with a separate global addressing beam to support direct $X$ and $Y$ rotations of the qubit state. The global addressing beam is anti-parallel to the IA beams and has a large beam waist to support simultaneous addressing of all qubits. Two-qubit Mølmer-Sørensen [4] gates are run in a counter-propagating configuration, and drive motional excitations via red- and blue-detuned sideband frequencies, requiring two sideband tones as well as a third tone on a counter-propagating beam to complete each Raman process. These gates must be run simultaneously across 3 output channels (two IA beams and the global beam).

The average cycle time is bounded by state preparation and measurement stages, where Doppler-cooling\(^1\) times are $\approx 1 \text{ ms}$, and detection times are $\approx 400 \mu\text{s}$. Single-qubit gates are primarily copropagating as they minimize errors associated with phase uncertainty, yielding higher gate fidelities, and have gate times on the order of $10 \mu\text{s}$. Two-qubit Mølmer-Sørensen gate times are typically around $200 \mu\text{s}$. Coherence times ($T_2^*$) exceed 12 s, allowing for potentially large circuit depths.

The control system contains various features specific to the experimental hardware, such as frequency feedforward corrections to account for drift in the pulsed laser cavity length [5], [6] and dynamic crosstalk compensation that can support optical crosstalk as well as electronic or acoustic crosstalk from sympathetic coupling in the multichannel AOM\(^2\). However, the most relevant platform-specific details discussed here pertain to requirements needed for coherently switching between different beam configurations for single- and two-qubit Raman gates, and integrated handling of ac Stark shifts induced by the optical transition.

**B. Control hardware**

The coherent control system, called “Octet” [1], uses a custom firmware design implemented on a Xilinx rf system-on-chip (RFSoC). The RFSoC is fitted with programmable logic (PL), a quad-core application processing unit (APU), a dual-core real-time processing unit (RPU), eight 6.554 GSPS digital-to-analog converters (DACs), and eight 4.096 GSPS analog-to-digital converters (ADCs). Leveraging the hard-core processors limits PL-side resource usage associated with soft-core processors, commonly used in FPGA-based control systems [7], while maintaining access to real-time functionality with the RPU, and computational power with the APU [8], [9].

Although certain features of the Octet design are specific to trapped-ion systems similar to QSCOUT, many features easily translate to other QC platforms. This includes the ability to perform fast, continuous modulation\(^3\) of all waveform parameters (frequency, phase, amplitude, as well as virtual “frame rotations” discussed in III-B) on all channels simultaneously using on-chip cubic spline interpolators [10], multi-channel and multi-board synchronization of output waveforms, and integrated gate sequencers for scheduling pulses.

These more general features share a common theme that embodies one of the underlying design philosophies of Octet: use compact gate representations that remove the need for manual bookkeeping. Manual bookkeeping predominantly relates to phase information, which is handled using low-level firmware design elements in Octet as discussed in section III. Other design elements relate to compact gate representations which are compressed and stored in a series of PL lookup tables (LUTs) detailed in section IV.

Storing gate data in PL enables parallel readout of gate data, with gates as short as $\approx 20 \text{ ns}$, while relaxing requirements for network transfer bandwidth and direct memory access (DMA) throughput. It also supports low-latency ($\approx 50 \text{ ns}$) conditional execution of gate sequences for quantum error correction (QEC), discussed in section IV-C. Compressing gate data additionally simplifies algorithmic sequencing of gates, providing a more tenable framework for interoperability with the RPU. While the RPU is deterministically timed, it is not well suited to computationally intensive tasks. The APU does not support deterministic timing, but can handle more complex algorithmic tasks such as pulse compilation, which requires fitting spline data, custom compression techniques specific to the layout of the PL LUTs, and handling of gate definitions. Gates can be defined off chip and fetched as needed using modern network protocols like Google Remote Procedure Call (gRPC) [11]. Gates can also be defined on chip, using languages such as Lua [12] or Julia [13] to provide a user-friendly interface which supports dynamic code loading and high-level math functions for calculating modulation parameters.

Leveraging these resources offers a featureful and powerful design, capable of executing gate sequences with deterministic timing, on-chip mutation of gate definitions via high-level algorithms for optimization or autocalibration, including continuous calibration methods to handle slow drift in control parameters. It also works naturally with more resource-intensive off-chip modes of operation such as variational quantum eigensolvers (VQE) or gate definitions which employ physical modeling or machine learning.

While other research efforts have demonstrated algorithmic

\(^1\)Doppler-cooling is the initial step for state preparation and is implemented using a subsystem that is independent from the framework used to drive quantum gates

\(^2\)Cross-talk compensation is more broadly applicable to other QC systems. However, the channel interconnectivity in Octet is set for nearest- and next-nearest-neighbor channels. While connectivity is easily reconfigured in the firmware design, dynamic reconfiguration isn’t currently supported.

\(^3\)Modulation parameters are updated at a frequency of 409.6 MHz during continuous modulation.
feedback techniques for mitigating drift on chip [14], [15], these systems had limited pulse-level control. The flexible multi-parameter spline-based modulation supported by Octet fulfills complex pulse-shaping requirements for a variety of dynamical-decoupling gates and pulse engineering techniques [16]–[21].

However, the computational overhead for generating such modulation data is wide-ranging and augmented by implicit requirements for fitting splines and encoding the output for PL. This poses additional challenges for high-level feedback on gate definitions, where affected data may comprise numerous parameters that change non-trivially. Of course, performance of the embedded software is critical for the realization of such a system. But initial gains originating from features of the hardware design shape the software requirements.

III. HARDWARE-NATIVE PHASE BOOKKEEPING

A. Global phase synchronization

To simplify pulse-level representations, Octet uses a custom dual-tone direct digital synthesizer (DDS) module to generate sinusoidal baseband waveform data. This requires much less data than arbitrary waveform generators (AWGs), where waveforms are specified point by point.

In many cases, gates require different sets of frequencies, such as single-qubit operations and two-qubit Mølmer-Sørensen gates. However, changing frequencies nearly always affects the phase relationship between gates run before and after the frequency update, due to the free-running DDS accumulator. While multiple DDS cores, or even multiple accumulators, can be used to independently track frequencies, this approach quickly becomes tedious, wastes design resources, and may still present challenges when frequency modulated pulses are used.

Rather than track pulse durations and manually override accumulator values with pre-computed phases, Octet dynamically computes phases using a global counter which is multiplied against the frequency word inputs for each DDS. A DDS accumulator can then be triggered to update its value with this phase. This allows for arbitrary changes to the DDS frequency with the ability to return to the original frequency and phase at a later point in time, which holds true as long as the board is powered and the global counter isn’t reset. Because the global counter is common to all DDSs, the ability to synchronize across all channels is automatically built in.

Eliminating the need to track phase information not only cuts down on the amount of unique pulse data, it also sidesteps complications that arise in situations where timing is non-deterministic. While timing determinism can easily be maintained, it often isn’t necessary assuming pulses that are run in parallel across different channels remain concurrent, and the introduction of non-deterministic processes doesn’t run up against the onset of decoherence.

The ability to introduce non-deterministically timed processes within a circuit opens up a lot of possibilities with respect to hybrid techniques that rely on conventional classical computing resources. For example high-level algorithms can be implemented without being constrained to limitations imposed by real-time processors. It also circumvents challenges that arise when interfacing with other hardware, such as external triggers missing clock edges or operating on different clock domains.

B. Virtual gates

Additional phase concerns relate to cases in which certain operations are not directly accessible. For example, systems with control fields fixed to a particular axis support X and Y gates, but not Z gates. $R_z(\theta)$ gates, which rotate the qubit state around $\hat{z}$ by an amount $\theta$, can be achieved via basis transforms with sequences of the form $\sqrt{X}R_y(\theta)\sqrt{X}$. However, it is more efficient to virtualize $Z$ gates by adding phase offsets to all subsequent gates, effectively rotating the frame of the qubit. The means in which virtual gates are implemented can ultimately lead to significant overhead for data footprint or compilation time.

Some techniques for virtualizing $Z$ gates employ temporary frequency shifts to advance the DDS phase accumulator [22]. While this method allows $Z$ gates to be defined as simple primitives, it presents other challenges when working with Raman gates or when the DDS frequency needs to change to target another quantum transition. However, this technique is rendered moot with automatic global phase synchronization, as discussed in III-A.

An alternative approach is to modify circuits at the software level [23], but this potentially leads to a larger set of unique gate definitions and suffers from issues with context-dependency. Namely, gate sequences that are conditioned on mid-circuit measurements require branching, that affects the modified sequences downstream if $Z$ gates are used in the branch, leading to multiple variations of any subsequent data. Even if virtual $Z$ gates are avoided during branching, variations may still be required if ac Stark shifts are induced by the conditionally-executed gates.

Instead of manually bookkeeping phase offsets for virtual $Z$ gates, we employ a hardware-based solution to decouple virtual phase, $\phi_z$, from nominal phase, $\phi$.

$$\sin(\omega t + \phi) \rightarrow \sin(\omega t + \phi + \phi_z) \quad (1)$$

Octet tracks the rotation of the qubit frame in dedicated

4This of course requires that the original frequency had been applied with a synchronization pulse.

5While regularly resetting the global counter is optional, and can be triggered simultaneously with gate sequences, it is unnecessary since absolute phase control is almost never needed with this paradigm. However, absolute phase control can still be achieved by synchronizing against a frequency of 0 Hz and subsequently applying the desired frequency without a synchronization pulse.

6Namely, the effective phase of the drive results from the phase difference of the two tones. Phase relationships on the two tones differ for copropagating single-qubit gates and two-qubit Mølmer-Sørensen gates, e.g. when red- and blue-sidebands are applied from an individual addressing channel, in which case both sideband tones require the same virtual phase offset. While this can be avoided by applying sideband tones on the global beam, it limits the beam configurability for two-qubit gates.

7Virtual $Z$ rotations are often referred to as "frame rotations" since the concept is independent of any particular basis.
firmware accumulators, which function as persistent phase memories. The accumulator values are treated on the same footing as nominal phase within the DDSs, however the accumulator outputs can be specifically applied to different tones, and can be optionally inverted, to handle variations in beam configurations for single- and two-qubit gates [24]. This feature has several advantages. It removes the need for context-dependent representations of subsequent gates, which further reduces the amount of unique data associated with a gate sequence. Moreover, gate sequences that are conditioned on mid-circuit measurements can be temporarily branched, without needing multiple variations on all data following the conditional sequence, since Z gates can be treated as primitives.

C. Stark Shifts

Another benefit of integrating virtualized Z gates is automatic handling of ac Stark shifts. The energy shift impacts the system in two ways. First, the change in frequency results in an effective Z rotation. This can be accounted for with a frame rotation that cancels the accumulated phase\(^8\). However, ac Stark shifts pose additional challenges related to synchronization.

Gates must be synchronized to the rotating frame of the bare qubit state, but applied with a frequency tuned to the dressed state. However, this unfortunate and inelegant caveat can be taken care of via continuous modulation of the frame rotation. Namely, applying a frame rotation modulated via a linear ramp generates a constant frequency offset. Laser frequency can be indirectly calibrated with a source that doesn’t induce ac Stark shifts (e.g. microwaves). A measurement of the accumulated phase then determines the overall scale of the modulated frame rotation.

This technique extends to more complex amplitude pulse shaping by specifying the frame rotation with the integral\(^9\) of the amplitude profile\(^10\). Not only does this remove the phase synchronization caveat in the presence of ac Stark shifts, it offers a simple means of tracking amplitude-dependent frequency shifts while automatically accounting for the accumulated phase needed by subsequent gates.

IV. GATE REPRESENTATIONS IN HARDWARE

A. Spline modulation

All parameters, amplitude, frequency, phase, and frame rotation, support smooth modulation via cubic splines, which are interpolated in PL using a lightweight model that requires only addition operations [10], [25]. Splines offer enormous advantages in terms of reducing data size, since modulation techniques (e.g. dynamical-decoupling gates) generally require

\[ \text{orders of magnitude less bandwidth than the waveforms' base-band frequency}^{11} \]. However, synchronous, parallel operation of the all 64 (4 parameters \( \times 2 \) tones \( \times 8 \) channels) spline engines can still require a significant amount of data.

Coefficients are passed in 256-bit packets, where each coefficient is 40 bits\(^{12}\), giving a combined size of 200 bits for 4 coefficients and a 40-bit duration—duration is needed as a 5\(^{th}\) parameter due to the way spline coefficients are transformed to work with the PL-side interpolators—as well as 56 bits of metadata used for routing, pulse attributes like synchronization flags, and other design-specific features. This data size is the same for square pulses, where the higher-order coefficients are set to zero. While this leads to more data overhead, it was a design choice made in order to maintain consistent data flow and reduce complexity in the firmware design until it becomes a dominant limitation.

Because of the independent operation of spline engines, we decompose gate descriptions into “puleules”, which comprise one or more words of spline coefficient data, for a particular tone and waveform parameter. The puleules are ultimately sent to first-in first-out (FIFO) buffers, as shown in Fig. 1, which feed the spline engines. Because data must be sent serially via DMA, and routed to the various spline-engine FIFOs, spline engines are initially halted via a “wait for trigger” metadata bit attached to the first word of each puleule at the beginning of a sequence, and triggered only after all the FIFOs have data.

FIFOs are continually filled with available puleule data while a gate sequence runs. This filling is asymmetric to

\[ \text{Bandwidth-limited pulse envelopes are often desired to prevent motional-mode excitations, where the lowest mode frequencies for an } ^{171}\text{Yb}^{+} \text{ system typically exceed } 100 \text{ kHz}, \text{ compared to the drive frequencies of roughly } 200 \text{ MHz} \text{ for the acousto-optic modulators (AOMs)}}.\]

\[ \text{40-bit word sizes are used for frequency (giving a resolution of } 745 \text{ } \mu \text{Hz}) \text{, phase, and frame rotation. The same format is used for amplitude, despite its } 16\text{-bit word size, to maintain consistency throughout the design.} \]
cut down on data which is constant during a gate, and to support simultaneous modulation on parameters with different numbers of spline knots. Because data are fed serially but consumed concurrently, constraints are imposed on data ordering in order to avoid blocking conditions that lead to FIFO underflows for gates with large parameter asymmetry.

Throughput requirements for direct streaming of coefficients can exceed theoretical limits on DMA throughput [26] even for 1 µs gate times, which is longer than the shortest gate times of 20 ns (typically used for virtual Z gates) currently supported by Octet. In most cases, circuits comprise gate sequences with largely redundant pulselet data. Data compression significantly cuts down on throughput requirements.

B. Compression

By virtue of modularizing gate definitions at the pulse level (via global synchronization and virtual Z gates) we can take advantage of redundant gate calls by storing gate definitions directly in PL. The amount of data that needs to be sent to the device is dramatically reduced for circuits with large depth if they contain a comparatively small number of unique gates. Pulselet data are stored in a set of LUTs implemented with UltraRAM (URAM) [27] primitives for fast readout. Representing gates as a series of LUT addresses gives a compression ratio equal to the address width over the data width, which is \( \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \) for Octet.

Due to the limited number of URAM primitives available on the device, efficient representation of gate data is imperative. We further compress pulselet data which are shared among multiple gates, thus distilling gates into a minimal set of unique pulselet data as shown in Fig. 2. This can have a significant impact on memory footprint since certain classes of gates are often nearly identical, e.g. \( X \) and \( Y \) gates only differ by phase. In other cases, they can be defined in ways that maximize the overlap with other gates, such as matching gate times and implementing gates such as \( X \) and \( \sqrt{X} \) with different amplitudes as opposed to different durations.

Additional compression of pulselet data involves a custom scheme specific to the LUT topology implemented in the PL “gate sequencer modules”. The LUTs, in conjunction with other firmware elements, are configured as a multi-stage decomposition pipeline in order to reconstruct the original gate. Because a gate boils down to a list of addresses of locally-stored pulselet data, more efficient representations could be achieved if these addresses were contiguous. In this case, a gate could be represented simply by its address bounds, which could be iterated over directly in PL. However, sharing of unique pulselet data makes this practically impossible, so a “Mapping LUT” (MLUT) is introduced to remap pulselet addresses, for the “Pulse LUT” (PLUT), into a contiguous format. The MLUT is paired with an iterator module to step through input memory bounds.

A final compression stage is added with a “Gate LUT” (GLUT), where the full configuration is shown in Fig. 3. The GLUT simply stores the memory bounds for a gate, which is then indexed by the GLUT address. The improvement in the compression factor, which is \( \frac{11}{28} \approx 0.4 \) for current system parameters, is somewhat marginal at this point. However, its primary benefit is that it enables fast branching in gate sequences.

C. Fast branching

Short gate sequences conditioned on mid-circuit measurements can be handled entirely in PL if all possible sequences are known in advance. This technique uses hybrid GLUT addresses formed by a combination of gate sequence bytecode and external hardware inputs. This technique is “fast” in the sense that the latency (\( \approx 50 \) ns) is dominated by the time it takes for a gate sequence to propagate through the LUTs.

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]

\[ \text{Address} \approx \frac{W_{addr}}{W_{data}} = \frac{12}{256} \approx 0.047 \]
The bytecode, which contains multiple densely-packed GLUT addresses, also contains metadata that indicates whether the current packet should be interpreted as a normal gate sequence or a “branch sequence”, which depends on a mid-circuit measurement.

For a new mid-circuit measurement, the gate sequencer is temporarily halted until a measurement result is obtained. If a branch sequence exceeds the size of a single packet, a slight variation in the metadata can indicate a continuation of a branch sequence. The packed GLUT addresses in a branch sequence are modified via a bitwise or with registers containing the measurement result, namely

\[ A_n^{\text{GLUT}} | (O_{\text{MEAS}} \ll S), \]

where bitwise operators retain their meaning from the C programming language, \( A_n^{\text{GLUT}} \) is the \( n \)th GLUT address in the sequence bytecode, \( O_{\text{MEAS}} \) is the binary measurement outcome, and \( S \) is a configurable shift used to constrain measurement inputs to a certain range (if desired).

By convention, an additional term is included\(^{17}\) in the or operation, giving

\[ A_n^{\text{GLUT}} | (O_{\text{MEAS}} \ll S) | (1 \ll (W_{\text{addr}} - 1)), \]

where \( W_{\text{addr}} \) is the GLUT address width. This sets the most significant bit (MSB) of the GLUT address to one in order to distinguish between gates in normal sequences and branch sequences when the measurement outcome is zero.

V. PULSE COMPILER

A. Parser

We use Jaqal [28], [29] as our target quantum assembly language. The official Jaqal parser from the JaqalPaq package [30] is written in Python using the sly parser generator package. However, for a more uniform software framework that offers higher performance (especially on an embedded system) we implement a new parser written in Go [31]. The parser has three main components: a tokenizer, a recursive descent parser, and a semantic analyzer. Further processing is accomplished using a visitor design pattern [32].

The tokenizer (also called a lexer) is a standard, but not universal, stage used to convert a stream of characters into tokens such as keywords, identifiers, bracketing characters, and so on. The tokenizer is able to take advantage of Jaqal’s lack of unicode support and small lookahead requirements. By reusing the memory allocated for previously-returned tokens, dynamic memory allocation is eliminated, but the advantages of passing around pointers are maintained.

The Jaqal grammar is well-suited to a recursive descent parser. The main weakness of recursive descent parsers is their inability to handle left-branching grammar rules [33]. Since Jaqal lacks such rules, due largely to its lack of arithmetic operations, special techniques are not required to parse it.

The parsing time is thus dominated by the combination of the tokenizer and dynamic memory allocation of the intermediate representation (IR).

After parsing, semantic analysis is performed on the resulting IR. This step determines what each identifier is referencing. An identifier may refer to a constant\(^{18}\), a register, a gate name, a macro, a macro parameter, or a named qubit, and differentiating between those based on context is useful for other program transformations. To avoid additional dynamic memory allocations, these objects are reused whenever possible. However, in order to prevent hard-to-debug errors, all IR objects are treated as immutable once created.

The output of the parser is a tree IR that reflects the hierarchical structure of Jaqal. But another form is sometimes more convenient. We call this form the Tabulated Intermediate Representation (TIR). This form uses tables for gates, blocks, and macros. Each table entry is given a globally unique index. Gate entries record the name of the gate and its arguments, block entries record the type of block and the statements (gates, macro definitions, or other blocks) it contains, and the macro table contains macro definitions. Importantly, entries in the gate table which would compile to the same pulse sequence are combined into the same entry. In practice, all gates contained in parallel blocks are considered to have possibly unique pulse sequences (due to duration matching of concurrent gates, discussed in section V-F), and gates not contained within parallel blocks are considered to have the same pulse sequence if they have the same gate name and argument values.

The TIR thus provides substantial compression in the common case where gates are repeated. This representation also reduces the asymptotic complexity of certain transformations such as macro substitution. Rather than traversing the entire circuit, transformations may act directly on the gate table, which may be significantly smaller.

Parsing can either be performed on- or off-chip, depending on use case. Performance is compared for on- and off-chip parsing in Fig. 4. While the off-chip parsing clearly outpaces on-chip parsing, this is offset by upload times, in which case it is more favorable to parse short circuits (\( \lesssim 50 \) gates) on chip.

B. Gate definition interface

Off-chip gate definitions use “JaqalPaw” [34], the Python-based software developed for pulse-level gate definitions on Octet. On-chip gate definitions use comparable conventions, as they pertain to Octet hardware features, and to simplify translation to gates described in other programming languages as discussed in section V-C.

For systems like QSCOUT, gates require pulses that are executed simultaneously on one or more channels, and in some

---

\(^{17}\)This additional bit can be configured via a PL register that acts as a “soft” measurement input. The MSB in this case applies to the full 12 bit GLUT address used for programming—not the 11-bit GLUT address used for streaming—to give a clear separation between gates in each case. However, the PL register used for the MSB can simply be an extension of the measurement data if one chooses, but this will likely complicate compilation.

\(^{18}\)Constants, defined via “let” statements, are immutable within a Jaqal program; however, they are often treated as variables by Octet allowing a Jaqal file to effectively be parameterized by these constants.
cases might employ several concatenated pulses where pulselet data is logically separated between pulses. Gate data are thus represented as an array of independent pulse objects, which in turn describe lower-level pulselet data. Each pulse must, at a minimum, specify the target channel and duration, where all pulselet data and metadata defaults to zero. Pulses which only specify channel and duration are effectively I gates, with a certain wait time, and are called NOPs when referring to pulse-level gate descriptions.

Within each pulse, pulselets are either scalar values or array types that distinguish between spline knots and discrete updates (for which higher-order coefficients are set to zero), which can be combined as a mixed type. Splines and discrete arrays are equally distributed over the pulse duration. While equal time distribution is not a strict hardware requirement, it simplifies pulse-level descriptions and is sufficient in most cases. Mixed types, which are arrays of scalar, discrete, spline, or additional mixed types, allow pulses to change together different modulation types. When nested, they represent a tree-like structure, where each top-level element is equally distributed over the duration of the pulse, and nested structures are distributed over the subdivided durations.

By convention, pulses on different channels are aligned with the beginning of a gate, and multiple pulses on the same channel are run back-to-back. This allows more control of piecewise modulation that requires non-uniform time distribution or variations in pulse metadata. If different pulse alignment is required, it can be achieved using NOPs with the desired duration.

Pulse metadata, used to control hardware-level operations such as enabling frequency feedforward corrections or synchronization flags, are associated with the entire pulse. Metadata is typically set for each word in the low-level pulselet data, such as frequency feedforward enables, however certain types of metadata are applied only to the first pulselet word, such as synchronization flags or metadata used to wait for an external trigger.

C. Gate fetching

The first step of the compilation after parsing is to collect pulse-level gate definitions. Unique gate calls are determined by a combination of the gate’s name and input arguments, and are read out from the gate table in the TIR, where redundant gate calls have already been removed by the parser as a precompression step. Gate names are used to determine if the gate is defined on or off chip and subsequently retrieved from the appropriate source.

On-chip generation of gate definitions can in principle use a variety of interfaces. While gate definitions can be directly implemented in Go, this can lead to a certain degree of tedium in terms of cross compiling, restarting binaries, and a less user-friendly interface. Go supports embedding of C code (via “cgo”) and, likewise, code which can be embedded in C. Candidate languages we have tested with this approach are Julia [13], Lua [12], and LuaJIT [35]. While Lua and LuaJIT work well with direct embedding via cgo, Julia poses certain thread-safety challenges when directly embedded in Go. To circumvent these issues, we instead run Julia as a separate process and use a combination of memory maps and semaphores for inter-process communication (IPC). Because of the broad applicability of memory maps and semaphores, this approach can be extended to a number of languages. However, because of the slight speed advantage and large number of natively-supported math operations, we are currently focusing efforts on a Julia-based API for on-chip gate definitions.

Gates defined off chip are retrieved via gRPC [11] over a local network. The off-chip definitions are serialized using protocol buffers (protobuf), the message format used by gRPC, and sent back to the chip. Differences in the times for on-chip and off-chip fetching are substantial, where protobuf serialization alone exceeds the on-chip fetch times by more
Pulses may also share pulselets, so that changes to calibration data may be efficiently applied to a single pulselet, thereby affecting an arbitrary number of gates relying on that pulselet.

Each pulse manager uses an array of structs to store the pulses and pulselets. Using a contiguous array rather than a map requires periodic reallocation and copying of data, but has many performance advantages. Each pulse and pulselet is associated with an integer index, allowing efficient lookup. Additionally, since all entries are contiguous, a common case where adjacent pulselets belong to the same pulse takes advantage of the CPUs caches. We also trade a large number of small dynamic memory allocations for a small number of large ones. Since dynamic memory allocations are time-consuming, and we have strict time requirements, we can over-allocate memory when compiling a Jaqal file, and thereby avoid additional allocations when updating gate and pulse definitions.

\section*{F. Merging parallel gates and NOP padding}

Gate scheduling requires continuous filling of the spline FIFOs to preserve relative gate alignment. As a result, any gates which are run sequentially must be padded with NOPs on unused channels. This is essentially the same as sending timer data to each spline FIFO, that triggers a read on subsequent pulselet data after the timer elapses. While these timers could be amalgamated for back-to-back NOP pulses, we choose to split up timer data by aligning NOPs to pulse boundaries in order to maintain a modular, context-free representation.

Gate sequences are thus divided at pulse boundaries, as indicated by the two regions in Fig. 1. This can be abstracted across channels using a “gate slice” representation, and used to distinguish between time-separated blocks at the quantum assembly level. Each gate slice represents a sequential operation at the top-level of the circuit, which is either an individual gate or multiple gates run in parallel.

Gate slices come in two basic forms: unpadded and padded, represented by $\mathcal{G}$ and $\mathcal{P}$ respectively. Unpadded gate slices support merging, $\mathcal{G}_0 \ll 1 \mathcal{G}_1$, and padding, $\mathcal{G}_n \rightarrow \mathcal{P}_m$, while padded gate slices support concatenation, $\mathcal{P}_0 + \mathcal{P}_1$.

Merging gate slices requires extra consideration. Gates comprising mutually independent channel sets are trivially merged, however gates which employ a common channel might be compatible. This might happen for parallel counter-propagating gates, which always use the global beam. If the data is identical on the global beam, then the gates can be merged, but additional checks are required for conflicting data. Because gates might have mismatched durations, but otherwise equivalent data on a shared channel, merge operations are considered valid if the gate data are identical up to the shorter duration, in which case the longer segment is used, as shown in Fig. 7.

Once all parallel gate slices are merged, each gate slice is padded to form the final representation for gate data to

![Comparison of on- and off-chip gate fetching](image-url)

Fig. 6. Comparison of on- and off-chip gate fetching. Data is shown as the relative number of points that fall within a histogram bin for gates with 100, 120, and 140 knots. Both on-chip (left) and off-chip (right) data correspond to conditions shown in Fig. 5. Off-chip fetch times include a round-trip transaction from a request originating on chip, with data returned in a serialized protobuf message over gRPC. Less than 0.1% of the off-chip fetch times are not shown, as they include points with spuriously large transfer times as high as 40 ms.
be stored in the LUTs, at which point they are appropriately packed and encoded for programming. Since the TIR already compresses unique gate calls, initial programming data is determined from a single pass over the TIR’s gate and parallel block tables. Padded gate slices ultimately comprise a collection of pulse handles, generated by the pulse managers, and are assigned indices matching their respective parallel and gate blocks in the TIR.

References to the lowest-level blocks in the TIR now point to padded gate slices, and a full walk of the TIR is used for fully concatenating them. Redundant calls (e.g. \( \varphi_0 + \varphi_1 + \varphi_0 + \ldots \)) finally come into play and loops are expanded via repeated concatenation. Because of the tight correspondence of the padded gate slices with the pulse managers, and the pulse managers with the LUTs, concatenation essentially constructs the full set of GLUT addresses for a gate sequence, which are packed and encoded in preparation for transfer to PL.

This final representation can be easily stored in RAM for subsequent access and exposed to PL or the RPU, where over \( 10^7 \) gates can fit into 128 MB. While circuit depths typically don’t come close to this limit, certain characterization protocols, such as gate set tomography (GST) [36], can contain thousands of subcircuits. Ideally, these circuits are sampled in random order, which is enabled by the ability to quickly access such a large number of sequences.

G. Branch handling

Because of the simple mechanism for handling branching at the hardware level, efficient usage of the branching infrastructure is primarily a software problem. Branch sequences must be able to handle every possible measurement outcome with a common set of sequence bytecode. The most trivial approach is to use GLUT addresses that start at zero, increment for each gate in a branch, and continue incrementing on subsequent branches. This limits the number of gates that can be run in branch sequences before partial reprogramming is required.

More efficient representations can be calculated by looking for correlations in gate redundancy across different cases within a branch, as well as across branches. However, the computing overhead tends to outweigh the benefit, since the branching infrastructure is designed for very fast (≈ 50 ns) response for techniques such as error correction. Most of these use cases typically require a handful of gates per branch, so we have opted to implement the trivial approach until more exhaustive methods become necessary.

H. Partial reprogramming and gate mutation

Circuits with a lot of unique gate data may exceed the gate sequencer LUT capacities. Even in extreme cases where all channels are simultaneously running waveforms in which data is never reused, taking advantage of the LUTs is often beneficial. This is due to the disproportionately larger memory size of the URAM used for the LUTs compared to the total available storage of standard block RAM (BRAM) primitives typically used for FIFOs. If the rate at which pulselet words are consumed varies over the course of a circuit, staggered bursts of programming data can be strategically interleaved with sequence data to prevent FIFO underflows.

Another case where partial reprogramming is of great utility is in-situ gate mutations during high-level feedback on gate definitions. A standard use case is for shimming out slow drift in control parameters [37]. This involves interleaving standard circuits with specially-designed calibration circuits used to probe a particular error. Gate definitions are then recalculated on a shot-to-shot basis according to individual measurement outcomes.

The metric used for gate recompilation is set by the initial Doppler cooling stage during state preparation. Doppler cooling time, or 1 ms, is a good approximation for downtime between a measurement and the start of the next gate sequence [19]. Adaptive cooling techniques are typically used, where the Doppler cooling stage is repeated until ion fluorescence exceeds a minimum threshold. This is done to ensure that the ion temperatures are sufficiently low enough for sideband cooling, and also used to check for ion loss. The Doppler cooling stage is thus considered a suitable place for any processes that are not deterministically timed, since adaptive cooling already breaks timing determinism and excess cooling time doesn’t have any negative impact.

Gate recalculations are triggered once a measurement is received, where specified gates are refetched and compiled. However, the compilation step for gate mutations makes use of the previously-cached definition to determine differences in the data and their corresponding PLUT addresses, to minimize recalculation and data transfer size.

[19] Other state preparation steps such as sideband cooling require the qubit laser, and are treated as an extension of a quantum circuit.
Performance of gate mutations, shown in Fig. 8, is more critical than other stages where reasonable downtime is typically expected. However, the fact that common data is shared among gates can be used to one’s advantage. Gates of similar type, such as amplitude-modulated single-qubit gates which only differ by a phase, might require updates to common parameters, such as frequency or amplitude. In this case, only one gate may require an update to affect the whole class. On the other hand, gate mutations can have unintended side effects if gate data is inadvertently changed. To avoid such side effects, pulses are tagged with a “mutation id” that can be used to artificially change the uniqueness during compilation. Thus, mutations can be applied to pulses with a particular mutation id, and this id can be shared for a class of gates for which mutations are intended.

VI. DISCUSSION

We have presented a coherent control system, capable of running nearly the entire software stack on chip. This system can compile quantum assembly, written in Jaqal, down to pulse-level gate descriptions which are subsequently converted to rf pulses delivered by the same device. Moreover, the system integrates a high-level interface for calculating complex waveform modulation parameters needed for advanced gate designs.

While performance requirements vary, the software was designed to be modular, allowing separate stages such as parsing, compilation, and gate definitions, to be optionally executed on or off chip. All elements of this modular architecture can be run simultaneously on different systems, allowing one to optionally parse off chip and compile on chip, or even parse on chip and compile off chip. This modularity allows one to simply send the input to a particular machine (or target port) on a case-by-case basis. Integrating configurable modularity seamlessly into the software design can be used to quickly switch between various modes of operation, such as calibration scans, algorithmic feedback for stabilizing against drift, or very-high-level algorithms which require more computational power than can be afforded on chip.

Our primary focus for performance benchmarks targeted drift control applications, where a combination of high-level classical computation and sub-millisecond turnaround time is necessary. This was tested on moderately complex gates with multiple parameters modulated via cubic splines. The gates were defined on chip using Julia to support flexible, dynamically-loadable code which is just-in-time compiled.

For gates that employ 20–150 spline knots, which is a typical range used by QSCOUT, the round trip times for a full gate mutation ranged from $\approx 140 \mu s$–260 $\mu s$. For gates that are written in Go, and added directly to the compiler, this time is reduced overall by $\approx 70 \mu s$. These results are comparable to typical two-qubit gate times of $\approx 200 \mu s$, and shorter than the Doppler-cooling stage of 1 ms.

By virtue of shared gate data in the compressed representation used in hardware, the ability to simultaneously modify multiple gates with a single definition can be used to effectively increase performance. Given that compilation on the embedded system can outpace an external server when accounting for network transfer times, these results are an encouraging step towards a fully distributed system in which classical computing resources scale with channel number.

ACKNOWLEDGMENT

We want to thank Peter Maunz, whose contributions to the initial Octet design were invaluable, as well as Andrew Landahl, Kenneth Rudinger, Antonio Russo, and Benjamin Morrison for their continuing development efforts of the Jaqal language.

This material is based upon work supported by the U.S. Department of Energy, Office of Science, Office of Advanced Scientific Computing Research under the Quantum Testbed Program and National Quantum Information Science Research Centers, Quantum Systems Accelerator. Sandia National Laboratories is a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy’s National Nuclear Security Administration under Contract DE-NA0003525. This article describes objective technical results and analysis. Any subjective views or opinions that might be expressed in the article do not necessarily represent the views of the U.S. Department of Energy or the U. S. Government. SAND2022-10083 C
REFERENCES

[1] S. M. Clark, D. Lobser, M. C. Revelle, C. G. Yale, D. Bossert, A. D. Burch, M. N. Chow, C. W. Hoge, M. Ivory, J. Pehr, B. Salzbrenner, D. Stick, W. Sweatt, J. M. Wilson, E. Winrow, and P. Maunz, “Engineering the quantum scientific computing open user testbed,” IEEE Transactions on Quantum Engineering, vol. 2, pp. 1–32, 2021.

[2] D. Hayes, D. N. Matsuevich, P. Maunz, D. Hucul, Q. Quraishi, S. Olmschenk, W. Campbell, J. Mizrahi, C. Senko, and C. Monroe, “Entanglement of atomic qubits using an optical frequency comb,” Phys. Rev. Lett., vol. 104, no. 1, p. 140501, 2010.

[3] E. Nielsen, J. K. Gamble, E. A. Landahl, P. Maunz, and K. Y. Young, “Jaqal, the quantum assembly language,” Quantum Information Processing, vol. 15, pp. 5281–5296, 2016.

[4] R. Blume-Kohout, J. K. Gamble, E. Nielsen, J. K. Young, and K. Y. Young, “Fault-tolerant control of an error-corrected qubit,” Nature, vol. 598, no. 7880, pp. 281+, Oct 14 2021.

[5] S. M. Clark. (2021, April) Jaqalpaw A guide to defining pulses and waveforms for jaqal. [Online]. Available: https://qscout.sandia.gov

[6] D. C. McKay, C. J. Wood, S. Sheldon, J. M. Chow, and J. M. Gambetta, “Efficient z gates for quantum computing,” Phys. Rev. A, vol. 96, p. 022330, Aug 2017. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevA.96.022330

[7] V. Negnevitsky, “Feedback-stabilised quantum states in a mixed-species ion system,” Ph.D. dissertation, ETH Zurich, 2018.

[8] I. V. Inlek, G. Vittorini, D. Hucul, C. Crocker, and C. Monroe, “Quantum gates with phase stability over space and time,” Phys. Rev. A, vol. 90, p. 042316, Oct 2014. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevA.90.042316

[9] R. Bowler, U. Warring, J. W. Britton, B. Sawyer, and J. Amini, “Arbitrary waveform generator for quantum information processing with trapped ions,” Review of Scientific Instruments, vol. 84, no. 3, p. 033108, 2013. [Online]. Available: https://doi.org/10.1063/1.4795552

[10] Xilinx Inc. (2019, June) LogiCORE IP AXI DMA v7.1. [Online]. Available: https://docs.xilinx.com/vu/en-US/pg021_axi_dma

[11] [Online]. Available: https://docs.xilinx.com/vu/en-US/pg573-ultrascale-memory-resources

[12] A. J. Landahl, D. S. Lobser, B. C. A. Morrison, K. M. Rudinger, A. E. Russo, J. W. Van Der Wall, and P. Maunz, “Jaqal, the quantum assembly language for QSCOUT,” 2020.

[13] B. C. A. Morrison, A. J. Landahl, D. S. Lobser, K. M. Rudinger, A. E. Russo, J. W. Van Der Wall, and P. Maunz, “Just another quantum assembly language (Jalqal),” 2020. [Online]. Available: https://arxiv.org/abs/2008.08042

[14] B. C. A. Morrison, J. W. Van Der Wall, D. Lobser, A. Russo, K. Rudinger, and P. Maunz. Jalqal-py (python jalqal programming package). [Online]. Available: https://github.com/jaqalpy

[15] E. Gamma, R. Helm, R. E. Johnson, and J. Vlissides, Design Patterns: Elements of Reusable Object-Oriented Software, ser. Addison-Wesley Professional Computing Series. Reading, MA: Addison-Wesley, 1995. [Online]. Available: https://www.safaribooksonline.com/library/view/design-patterns-elements/0201633612

[16] A. Holub, Compiler Design in C. USA: Prentice-Hall, Inc., 1990.

[17] D. Lobser, J. Goldberg, A. Landahl, P. Maunz, B. Morrison, K. Rudinger, A. Russo, B. Ruzic, D. Stick, J. Van Der Wall, and S. M. Clark. (2021, April) Jaqalpaw A guide to defining pulses and waveforms for jalqal. [Online]. Available: https://qscout.sandia.gov

[18] E. Nielsen, J. K. Gamble, K. Rudinger, T. Scholten, and R. Blume-Kohout, “Gate set tomography,” 2020.

[19] T. Proctor, M. Revelle, E. Nielsen, K. Rudinger, D. Lobser, P. Maunz, R. Blume-Kohout, and K. Young, “Detecting and tracking drift in quantum information processors,” Nature Communications, vol. 11, no. 1, Oct 26 2020.

[20] Xilinx Inc. (2021, Sept.) Ultrascale architecture memory resources. [Online]. Available: https://docs.xilinx.com/vu/en-US/ug573-ultrascale-memory-resources

[21] D. Hayes, D. N. Matsuevich, C. Crocker, and C. Monroe, “Arbitrary-speed quantum gates within large ion crystals through minimum control of laser beams,” 2006. [Online]. Available: https://doi.org/10.1088/1367-2630/10/1/013002

[22] P. Gokhale, Y. Ding, T. Propson, C. Winkler, N. Leung, Y. Shi, D. Schuster, I. H. Hoffmann, and F. T. Chong, “Partial compilation of variational algorithms for noisy intermediate-scale quantum machines,” in MICRO’52: The 52nd Annual IEEE/ACM International Symposium on Microarchitecture. IEEE; Assoc Comp Machinery; IEEE TCuARCH; Assoc Comp Machinery SIGMICRO; Huawei; Microsoft; AMD; arm; IBM; Intel; Samsung, 2019, pp. 266–278, 52nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Columbus, OH, Oct 12–19, 2016.