Assessment of Wafer-Level Transfer Techniques of Graphene with Respect to Semiconductor Industry Requirements

Sebastian Wittmann, Stephan Pindl, Simon Sawallich, Michael Nagel, Alexander Michalski, Himadri Pandey, Ardeshir Esteki, Satender Kataria, and Max C. Lemme*

1. Introduction

Graphene exhibits excellent mechanical and electronic properties and may therefore be suitable for future use in micro-, opto- and nanoelectronics as well as in nanoelectromechanical applications.[1-7] To realize such applications, it is necessary to integrate graphene from its growth substrate with the desired target substrate. Graphene transfer remains one of the most critical steps in the integration process at the wafer level because of issues related to defects, contamination, and wrinkles in the transferred graphene layers.[8,9] Ultimately, graphene transfer must be automated to enable high-throughput and thus competitive graphene-based devices. Currently, there are two dominant transfer processes in the literature, wet and semidry transfer. During the wet transfer, graphene is separated from its growth substrate via a wet-chemical process with the support...
of a polymer-containing carrier and transferred to the target substrate in a liquid environment.[10–11] Semidry transfer typically includes wet-chemical transfers as the first step to remove the growth substrate via a liquid medium, followed by dry transfer of the graphene onto the target substrate via wafer bonding.[14–19] Hence, the latter is sometimes referred to as a wafer bonding process. However, these methods leave residual adhesive polymer layers between the graphene and the target substrate, which prevent the use of subsequent high-temperature processes and reduce the accessibility of processes in industrial semiconductor manufacturing lines due to the high degree of carbon contamination. In addition to the typical transfer methods, it is possible to grow graphene directly on target substrates via metallic catalyst structures.[20,21] The disadvantage of this method is that requires high growth temperatures, which prohibit substrates with front- or back-end-of-line (FEOL, BEOL) metallization layers or diffusion regions.

In this study, the wet-chemical and semidry transfers of 150 mm graphene on copper (Cu) foils to 200 mm silicon wafers are investigated with respect to contamination, defects, and electrical properties are determined optically and electrically. We compare the potential of both transfer techniques in terms of yield, the potential for automation, contamination, and electrical performance and assess their suitability for the integration of graphene into front-end-of-line processes.

2. Experimental Section

The target substrates for all experiments (wet and semidry) were silicon wafers covered with a thermal silicon dioxide film with a thickness of 300 nm. The wet transfer was performed using commercial graphene on a 150 mm copper foil covered with 60 nm polymethyl methacrylate (PMMA). The 150 mm graphene samples were placed in an ammonium persulfate solution for $\approx$4 h to remove the copper layer below the graphene. A 0.1 molar ammonium persulfate solution was used for all transfer processes, as this copper etching medium does not introduce ionic contamination (e.g., $\text{Na}^+$ (NaOH), $\text{Fe}^+$ (FeCl$_3$)). The low molarity was chosen since the etching medium has an oxidizing effect, which could result in damage to the graphene. After copper etching, the 150 mm graphene layer with the PMMA carrier polymer was transferred from the ammonium persulfate solution to a deionized (DI) water bath with a 200 mm hydrophilic SiO$_2$ carrier wafer to clean the graphene for 10 min. This cleaning process was then repeated with two additional DI water baths for purification with different carrier wafers. In the last water bath, the graphene layer was picked up with the target substrate (SiO$_2$ on boron-doped silicon with a resistivity of 1 k$\Omega$cm), which had previously been made hydrophilic by dipping in a DI water bath for 1 h. Subsequently, the sample was dried for 12 h under atmospheric conditions, and then the PMMA layer was removed with acetone (20 min) and isopropanol (10 min) and subsequently rinsed in a DI water bath (10 min). After this cleaning step, the sample was dried for another 12 h at room temperature, and then the polymer residues were removed via thermal annealing at 400°C for 2 h in a N$_2$ atmosphere under vacuum.

The semidry transfer of graphene on copper to a CMOS-compatible target substrate (e.g., Si, SiO$_2$) was carried out with a transfer tool that was designed and manufactured for this purpose. The wafer-level transfer tool consists of a mechanical press (Rotek), which had a mechanically reinforced precision hot plate as the base and a surface-treated stainless-steel stamp as the counterpart, as the basic structure. A chamber with gas inlets for dry nitrogen was added to control the atmosphere and humidity. Temperature (hot plate), pressure (hydraulic press), and humidity sensors were used to control the transfer process. The custom wafer-level transfer tool could be operated at temperatures from room temperature to approximately 230°C, at mechanical bond pressures (at room temperature) from 0–9.4 N mm$^{-2}$, and at air humidity values down to $\approx$10%. Increasing the process temperature reduces the maximum mechanical process pressure, as the hydraulic unit cannot maintain a stable pressure at higher temperatures. To be precise, the process pressure could not be kept constant above 3–4 N mm$^{-2}$ over several minutes at a process temperature of 100°C. The maximum process bond pressure was therefore set to 3 N mm$^{-2}$ in this work. The wafer-level transfer tool is shown in Figure 1.

Thermal release tape (TRT) was first laminating onto 200 mm silicon wafers to create a carrier for graphene transfer and to improve handling. 150 mm copper foils with commercially available graphene (Graphenea) were then rolled onto the carrier wafers (graphene side to TRT) and pressed onto the wafers with 4 N mm$^{-2}$ pressure at room temperature for 10 min.

![Figure 1. Wafer-level transfer tool for the semidry transfer of graphene. It consists of a hydraulic sensor (1), a hydraulic cylinder (2), a stamp (3), a hotplate (4), an inert gas chamber (5) and a hydraulic power unit (6).](image-url)
in a nitrogen atmosphere. This process ensured the absence of visible air bubbles. The copper foils were then removed and cleaned using the same parameters, etching media, and cleaning media as those applied for wet transfer. The cleaning parameters were kept constant during the entire experiment, as they had already been optimized via wet transfer. In contrast to the wet transfer, the semidry method includes a stabilizing carrier wafer, which allows inducing convection in the etching and purification media by using a stir bar. This improves the mixing of the media and therefore a more constant etch rate without cracking the graphene. Here, the stir bar was oriented perpendicular to the wafer surface, generating convection parallel to it so that the saturated etching medium was purged along the wafer, removing carbon residues from the copper backside. Thus, the copper foil was no longer present after 2 h, but to remain consistent with wet transfer with regard to the copper etching process, the graphene remained in the etching solution for 4 h to analyze the impact of the enhanced etching process with the stir bar.

The tape used for the transfer was NO.3198MS (Nitto) with an adhesive force of 2.5 N per 20 mm width and a release temperature of 120 °C. The adhesion force of this tape was the lowest commercially available from this vendor and was chosen to minimize the adhesion from the graphene to the TRT during transfer to allow the graphene to stick to the target substrate. After copper removal and subsequent cleaning in DI water baths, the carrier wafer with graphene was dried for approximately 12 h under atmospheric conditions. The drying process reduced the absorbed water molecules in the thermal release film introduced during the copper etching and cleaning process. This was required to prevent the formation of a water film at the graphene/SiO₂ interface (water molecules diffuse through the cracks in the graphene layer), which would reduce the adhesion between graphene and the target substrate and lead to poor transfer.

After drying, the carrier wafer with graphene was pressed onto the target substrate under the defined pressure, temperature, and atmosphere for different bonding times. Three semidry experiments were carried out with different bonding pressures for pressing the graphene/TRT/silicon stack onto the target substrate. The bonding pressure was varied from 1 to 3 N mm⁻² in a nitrogen atmosphere with a residual relative humidity of ~20 % and a hot plate temperature of 80 °C. The hot plate temperature was chosen to reduce the water adsorbrates on the target substrate and on the graphene/TRT/silicon stack while keeping it lower than the tape release temperature of 120 °C. In preliminary experiments, a slight release of the TRT was observed already at a temperature of 90 °C for 10 min.

After bonding the graphene/TRT/silicon stack onto silicon oxide, the samples were heated to the required release temperatures to remove the carrier wafer with the release film. Then, the samples were treated with the same processes and parameters for polymer removal as for wet transfer (acetone/isopropanol/annealing). The general procedure of the semidry transfer is illustrated with photographs in Figure 2.

In the following, the wet transfer wafers are abbreviated as WT1 (Wet Transfer Wafer No. 1), WT2 (Wet Transfer Wafer No. 2), and WT3 (Wet Transfer Wafer No. 3), and the semidry transfer wafers are abbreviated as SDT1 (Semidry Transfer Wafer No. 1, Bonding pressure of 1 N/mm²), SDT2 (Semidry Transfer Wafer No. 2, Bonding pressure of 2 N/mm²), SDT3 (Semidry Transfer Wafer No. 3, Bonding pressure of 2 N/mm²), and SDT4 (Semidry Transfer Wafer No. 4, Bonding pressure of 3 N/mm²) (see Table 1).

Table 1. Matrix for sample identification based on their respective processing steps for wet and semidry transfer. In semidry transfer, the first bond pressure was held constant at 4 N mm⁻², and the second bond pressure was varied from 1–3 N mm⁻².

| Bond pressure [N mm⁻²] | Wet transfer | Semidry transfer |
|------------------------|--------------|------------------|
|                        | –            | 1                |
|                        |              | 2                |
|                        |              | 3                |
| Sample label           | WT1, WT2, WT3| SDT1, SDT2, SDT3, SDT4 |

Figure 2. The general procedure of the semidry transfer.
3. Methods

The quality of the transfer was determined by optical contrast of the graphene layer on the target substrate. First, macroscopic analysis was performed with a VHX digital microscope (Keyence) and then, on a microscopic basis, with an OLS4000 laser scanning microscope (Olympus). The macroscopic images were processed with the image processing software PicEd Cora v10.53, and the microscopic images were processed with MATLAB R2018b to determine the degree of coverage by contrast adjustment. These steps were followed for WT1, SDT1, SDT2, and SDT4. The procedure for the optical determination of the degree of coverage is shown in Figure 3.

Terahertz time-domain spectroscopy (THz-TDS) measurements were performed to determine the effect of the transfer processes on the electrical properties of the transferred graphene. The sheet resistances of the graphene samples WT1 and SDT2 were investigated with a THz near-field inspection system equipped with a photoconductive near-field micro-probe detector (Protemics Teracube M2 with TeraSpike TD-800-X-HR-WT). While the THz near-field detectors that were used for the measurements allow measurements with a spatial resolution as high as a few 10 µm, the THz mapping results shown here were limited to a spatial resolution of only 500 µm by the step-size available during the measurement. From the THz measurements, the sheet resistance of the graphene layer on the target substrate can be extracted and thus conclusions can be drawn about the transfer quality. The sheet conductivity ($\sigma_{sh} = \frac{1}{R_{sh}}$) of the graphene layer can be calculated from the THz data with the Tinkham formula:[24]

$$T(\omega) = \frac{T_{SL}(\omega)}{T_S(\omega)} = \left(1 + \frac{\sigma_{sh}(\omega) \cdot Z_0}{(n+1)}\right)^{-1}$$

(1)

where $T_{SL}$ is the THz transmission through substrate and graphene and $T_S$ is the THz transmission only through substrate. $Z_0$ is the freespace impedance ($Z_0 = 377 \Omega$) and $n$ is the THz refractive index of the substrate ($n = 3.42$ for silicon).[24] The wafer area not covered by the 150 mm of transferred graphene was smaller than the substrate (200 mm) and was used as reference for the determination of $T_S$. A detailed overview of the measurement methodology can be found in.[19,23]

The sheet resistance of the graphene was sensitive to contamination, defect densities, etc.[26,27] It was also measured electrically for direct comparison to the THz measurements. WT1 and SDT2 were etched into van der Pauw structures after the THz measurements on the entire wafer to extract reliable electrical data.[28]

The metallic residues, in particular Cu contamination from the graphene growth process,[29] were measured with the total reflection X-ray fluorescence (TXRF) method on WT2 and SDT3. Here, the copper contamination during wet and semidry transfer on SiO$_2$ was analyzed in comparison to an untreated SiO$_2$ reference wafer. The lower detection limit of the TXRF system is $10^{10}$ atoms/cm$^2$, which means that the value determined for the Cu contamination of the reference wafer is an upper estimate. Note that the reference wafers were handled with tweezers, resulting in local contamination with slightly higher than $10^{10}$ atoms cm$^{-2}$.

X-ray photoelectron spectroscopy (XPS) was performed with an ESCALAB 250 Xi XPS system (Thermo Scientific) to determine the degree of polymer-based impurities originating from the transfer processes. As with the TXRF measurements, a reference sample (SiO$_2$) and a wet- and semidry-transferred sample (WT3 and SDT4) were examined, and the carbon bonding types were analyzed. However, the XPS measurement

Figure 3. Determination of the degree of coverage of the graphene layer on the target substrate by optical contrast spectroscopy. Initially, the original image was normalized and converted to a black-and-white image, and then the brightness distribution was determined with MATLAB R2018b. This distribution was used to identify the proportions of substrate, graphene, and multilayer graphene. Multilayer in this case describes graphene that is rolled up or wrinkled during the transfer process or initially grown as multilayer graphene.
was performed only at a locally restricted area in the wafer center of the sample, as this measurement method did not allow the creation of complete wafer maps like TXRF and therefore does not allow a waferscale quantitative evaluation of the transfer processes.

Raman spectroscopy was carried out with a Horiba Raman system with a laser excitation wavelength of 532 nm (2.33 eV) and a spot size in x and y direction of \( \approx 1.05 \) \( \mu \)m by using a 100x objective with a long working distance focusing lens with 0.21 mm and a numerical aperture of 0.90. A single-mode optical fiber and a spectrometer with a grating of 1800 lines \( \text{mm}^{-1} \) was used for detection and all measurements were performed at a power density of 5.77 mW \( \mu \)m\(^{-2} \) with linear laser polarization and an integration time of 1 s.

4. Results and Discussion

4.1. Coverage and Yield

The quality of the graphene transfer during wet and semidry transfer was investigated by contrast spectroscopy. For this purpose, the samples were first examined at the macroscopic level (wafer level) to identify different areas of transfer quality and then at the microscopic level in these areas (see methods section).

The wet transfer exhibited a microscopic transfer yield of graphene of 97.9% to 99.2% distributed over the wafer WT1. A total of seven wafers were prepared for the wet transfer experiments, but four of these were destroyed during transfer (yield = 0%). This is due to the challenge of handling the graphene during the process, where only PMMA remains as a stabilizing support after the copper is etched. For the remaining three, the yield was comparable. The coverage analysis of the wet transfer (WT1) is shown in Figure 4. The high transfer quality of wet transfer can be seen in the four regions (97.9%–99.2%). The mechanical forces during the transfer process are rather low during wet transfer compared to semidry transfer with its bonding process. We therefore propose that the combination of low mechanical stress during the transfer process and the stabilizing carrier polymer results in a yield close to 100%.

For semidry transfer, the yield varied depending on the pressure of the second bonding step in which graphene was transferred to the target substrate. The resulting yields obtained from four different areas over the wafer in Figure 4 were 28.8%–61.3% at a bonding pressure of 1 N mm\(^{-2} \), 17.2%–87.4% at a bonding pressure of 2 N mm\(^{-2} \) and 71.0%–90.8% at a bonding pressure of 3 N mm\(^{-2} \), respectively. Based on these data, we conclude that the transfer yield depends on the bond pressure applied to the transferred graphene on the target substrate. A possible reason for this observation could be that the thermal release tape (and consequently graphene) exhibited a certain surface waviness, and at higher bond pressures, this waviness is decreased significantly. The reduced waviness would then lead to better transfer results because of an increased area in which graphene had direct contact with the target substrate.

Figure 5 shows an example of macroscopic and microscopic coverage determination. Figure 5a–c shows contrast images of the semidry transferred graphene on SiO\(_2\) with bonding pressures of 1 N mm\(^{-2} \) (SDT1), 2 N mm\(^{-2} \) (SDT2), and 3 N mm\(^{-2} \) (SDT4), respectively. The green areas in the contrast images indicate the transferred graphene, and the blue areas indicate areas no graphene was transferred. The red areas in b) and c) are marked differently because there was no graphene in that area to begin with (wafer flats of the graphene source). Figure 5d shows the contrast image from c) in the center, with four adjacent regions from which the graphene transfer and the proportions of substrate, graphene, and multilayer (rolled
up or wrinkled) graphene were observed on a microscopic basis. These were determined via the contrast analysis of the graphene components described in the Methods section and as shown in Figure 3. The contrast images show that the transferred graphene has areas with lower (region 1) or higher defect densities (region 3). This may result from inhomogeneities of the original graphene on copper foil, from adhesion inhomogeneities caused by the waviness of the TRT, or by contamination particles on the SiO₂ surface.

Additionally, the contrast of transferred graphene was much higher for semidry transfer than for wet transfer, which may indicate higher polymeric or metallic contamination for semidry transfer, e.g., residues from the thermal release tape that enhance the optical contrast.

4.2. Contamination

Total reflection X-ray fluorescence (TXRF) and X-ray photoelectron spectroscopy (XPS) measurements were performed to investigate the degree of contamination of wet and semidry transfer (for details see methods section). The TXRF measurements reveal metallic contaminants, which are critical because they lead to increased junction leakage currents and degraded lifetimes and dielectric strengths in integrated circuits. Additionally, at very low concentrations (10¹⁰–10¹¹ atoms cm⁻²), trace metals can cause a serious threat to silicon devices. The requirements regarding the metallic contamination level in semiconductor technology depend on several factors and are based on the degree of integration, the device dimensions of the application, the temperature budget of the processes during manufacturing (a high-temperature budget requires lower contamination levels due to increased diffusion) and on the maximum equipment specifications, i.e. if the processes are in FEOL, BEOL, and far-BEOL. However, a maximum metallic contamination limit of 10⁹–10¹⁰ atoms cm⁻² can be considered as a reasonable guideline, as this is allowed in conventional semiconductor processes for many different metallic contaminants in FEOL environments. Here, special attention was given...
to copper contamination originating from the growth copper foil, as no media containing obvious metallic components were used during the transfer.

Two separate wafers were prepared via wet and semidry transfer (WT2 and SDT3) for TXRF measurements. Since the contamination class of the TXRF measurement tool had a higher classification (indicating a lower level of allowed contamination) than the tool for contrast determination, no coverage determination was carried out before this experiment. Thus, a one-to-one correlation between metallic contamination and graphene contrast could not be determined for the same wafer. The transfer results under the same conditions used for wet and semidry transfer as used for WT1 and SDT2 (Figure 4 and Figure 5b) were compared. XPS measurements were carried out to investigate polymeric contamination, but also prohibit same-wafer correlations with optical methods because they are performed very locally on the wafer. To achieve indirect correlation, an additional wet-transferred wafer (WT3) was prepared and SDT4 was used, along with a reference wafer (SiO₂ on silicon) that was analyzed via TXRF and XPS measurements to determine the level of contamination prior to transfer.

The TXRF data of the reference wafer shows an average copper contamination of $2 \times 10^{10}$ atoms/cm², while WT3 showed an average copper contamination of approximately $4.7 \times 10^{13}$ atoms/cm² and SDT4 showed an average of approx. $8.2 \times 10^{12}$ atoms/cm² (Figure 6a). The graphene-covered wafers showed high contamination levels, with most of the wet-transferred graphene being slightly less contaminated than the semidry-transferred graphene (the darker the blue color is, the lower the copper contamination). However, there were local areas of wet-transferred graphene with very high copper contamination (e.g., approximately $25 \times 10^{13}$ atoms/cm² and $45 \times 10^{13}$ atoms/cm²). We attribute the higher contamination levels after wet transfer to the lack of convection during the Cu etch, because the low stability of the graphene prevented the use of mechanical stirring. Without stirring, areas remain where the copper cannot be completely removed due to local oversaturation of the etching solution with copper. There were similar high-contamination spots in semidry-transferred graphene ($25 \times 10^{12}$ atoms/cm²), but these had a lower average copper contamination level than those in wet-transferred graphene. During semidry transfer, the efficient exchange of the etching and purification media was feasible because the carrier wafer sufficiently stabilized the graphene. Nevertheless, the copper contamination in semidry-transferred graphene is still well above typical CMOS specifications, inline with previous works on a sample basis.

XPS measurements show the concentration of sp²/sp³-hybridized carbon species, which originate from graphene,
but also from carbon-containing contaminants. The carbon level was lowest in the reference, followed by wet transfer and then semidry transfer (Figure 7). Moreover, the concentration of methyl groups was lower for wet transfer than for semidry transfer. The XPS data also reveal the presence of carbonyl groups after the semidry transfer, which are standard components of polymers. We attribute the higher levels of carbon contamination and polymer residues in the semidry method to the use of the thermal release tape. These carbonyl groups have been shown to influence the charge carrier concentration in graphene through polar \( \text{C}=\text{O}^- \) bonds and can act as scattering centers for the charge carriers in graphene and thus influence the charge carrier mobility and sheet resistance.\(^{[32]}\) Generally, the carbon contamination needs to be further reduced by improved cleaning processes, e.g. by increasing the cleaning time in acetone, the thermal annealing time or the annealing temperatures.

### 4.3. Electrical Measurements

The yield and quality of the graphene transfer methods was also analyzed with respect to the electrical properties of the graphene on the target substrates. For this purpose, THz time-domain spectroscopy and electrical measurements were performed to extract the graphene sheet resistance,\(^{[19,22,23]}\) which is sensitive to metallic and polymeric (ionic) impurities.\(^{[33,34]}\) Details are given in the methods section. Figure 7 shows the THz measurements of WT1 and SDT2 in comparison with the contrast images.

The THz measurements show a sheet resistance of graphene on \( \text{SiO}_2 \) for WT1 in the range of 450–550 \( \Omega \text{ sq}^{-1} \), while for SDT2, the range is 1000–1650 \( \Omega \text{ sq}^{-1} \) over the corresponding wafer. By comparing the electrical sheet resistance values with the optical contrast of the transferred graphene, we observe that the lower the contrast of the graphene is, the lower the sheet resistance for the used material stack and substrate thicknesses. We attribute the higher contrast to higher polymeric content since the metallic impurities have a similar content over the wafers from both transfer methods. Also, no contrast hotspots were observed, although copper contamination hotspots are visible in the TXRF data in Figure 6. This finding supports the assumption that polar \( \text{C}=\text{O}^- \) bonds have a strong influence on the electrical sheet resistance, since they serve as scattering centers.
centers on the graphene surface and thus increase the resistance. The fact that the contrast over the entire graphene surface is similarly high for semidry transfer also suggests that these polymeric contaminations originate from the thermal release tape (C=O− bonds). The increased sheet resistance after semidry transfer suggests that polar C=O− bonds are responsible for deteriorating the electrical properties of graphene and subsequent device performance.

In addition to the electrical resistances obtained from the THz measurements, both wafers (WT1 and SDT2) were subsequently contacted and lithographically structured to determine their electrical resistivity and charge carrier mobility from four-point measurements. WT1 showed a resistivity of approximately 100–400 Ω sq−1 and a charge carrier mobility of 1,000–1,200 cm² V⁻¹ s⁻¹, which are in good agreement with the results of the THz measurements regarding electrical sheet resistance. SDT2, in contrast, showed a resistivity of several kΩ, while the charge carrier mobility could not be determined. We attribute this to macroscopic defects in the graphene film that influence large-scale electrical measurements more than local THz spectroscopy. Figure 8 shows the graphene from SDT2 after contacting a) and after etching it into van der Pauw structures b).

Table 2 provides a qualitative assessment of the current status of the investigated wet and semidry transfer methods based on this work regarding the different potential process impacts.

5. Conclusions

We assessed the feasibility of the investigated wet and semidry techniques to transfer graphene onto SiO₂ surfaces at the wafer level, as well as the influence of these processes on the contamination levels and electrical performance of the graphene. Wet transfer, often used for chip-scale experiments, poses severe challenges at the wafer level, since the graphene is not stabilized by a carrier substrate, a problem which scales with the graphene area. The quality and yield of graphene transferred with the semidry method increases with increasing bonding force. Nevertheless, the yield and uniformity of the graphene is still higher for wet transfer, if successful, because during semidry transfer, the external forces are higher due to the bonding processes. Metallic contamination is similar for both transfer methods, and beyond the permitted concentrations for silicon CMOS processing. In addition, wet transfer results in local hotspots of copper contamination that we attribute to a lack of mixing of etch and purification media because the low stability of the graphene did not allow mechanical stirring of etch media. The high copper contamination during graphene integration into front-end-of-line processes can in principle be avoided by using alternative growth substrates such as sapphire. The semidry method relies on thermal release tape, which introduces carbon contamination and also influences the electrical properties. This is evident in the higher polar contamination level of the C=O− bond portions, as seen from XPS measurements. THz spectroscopy showed a lower resistivity for wet-transferred graphene (450–550 Ω sq⁻¹) than for semidry-transferred graphene (1000–1650 Ω sq⁻¹). Four-point measurements confirmed these results (wet-transfer: 100–400 Ω sq⁻¹; semidry-transfer: several kΩ). In summary, wet transfer leads to higher yield, lower carbon contamination, and better electrical performance of the graphene compared to semidry transfer. However, the wet transfer has a major disadvantage in handling graphene after copper etching since even minimal mechanical stress in the graphene layer destroy it. In contrast, the carrier wafers used during semidry transfer facilitates handling and thus the automation of the transfer process. Although both transfer techniques investigated in this work have advantages and disadvantages, which may be overcome through more optimized processes and tools, we believe that semidry method will ultimately have a decisive advantage in applicability and scalability.

Acknowledgements

This work has received funding from the German Ministry of Education and Research (BMBF) under the project GIMMIK (03XP0210) and from the European Union’s Horizon 2020 research and innovation program under grant agreements 881603 (Graphene Flagship Core3), 785219 (Graphene Flagship Core2) and 952792 (2D Experimental Pilot Line). Open access funding enabled and organized by Projekt DEAL.

Conflict of Interest

The authors declare no conflict of interest.

Author Contributions

The manuscript was written through contributions of all authors. All authors have given approval to the final version of the manuscript.

Table 2. Overview of the current status of the investigated wet and semidry transfer methods based on this work regarding handling during transfer, its degree of automation, the transfer yield, metallic and polymeric contamination, and the electrical sheet resistance of the transferred graphene.

| handling during transfer | Wet transfer | Semidry transfer |
|--------------------------|--------------|------------------|
| Degree of automation     | Low          | High             |
| Yield of transferred graphene | High        | Medium           |
| Metallic contamination | Medium        | Low              |
| Polymeric contamination | Low          | Medium           |
| Electrical performance  | High          | Medium           |

Figure 8. Optical images of structured graphene from SDT2 on SiO₂ for electrical measurements on two different devices in wafer. a) Graphene shows many defects before patterning due to transfer and contact. b) After patterning, graphene islands are visible on the van der Pauw test structure, which originate from carbon residues during copper etching and from residues of the thermal release tape.
Data Availability Statement
The data that support the findings of this study are available on request from the corresponding author. The data are not publicly available due to privacy or ethical restrictions.

Keywords
contaminations, graphene, integrations, large area transfers, spectroscopy

[1] A. C. Ferrari, F. Bonaccorso, V. Fal’ko, K. S. Novoselov, S. Roche, P. Boggild, S. Borini, F. H. L. Koppen, V. Palermo, N. Pugno, J. A. Garrido, R. Sordan, A. Bianco, L. Ballerini, M. Prato, E. Lidorikis, J. Kwiecija, C. Marinelli, T. Ryhänen, A. Morpurgo, J. N. Coleman, V. Nicolosi, L. Colombo, A. Fert, M. García-Hernandez, A. Bachtold, G. F. Schneider, F. Guinea, C. Dekker, M. Barbone, et al., *Nanoscale* **5**, 4598, 2013.

[2] Y. Wu, Z. Zou, M. Sun, Z. Cao, X. Wang, S. Huo, J. Zhou, Y. Yang, X. Yu, Y. Kong, G. Yu, L. Liao, T. Chen, *ACS Appl. Mater. Interfaces* **16**, 8, 25645, 2023.

[3] M. Romagnoli, V. Sorianello, M. Midrio, F. H. L. Koppen, C. Huyugebaert, D. Neumaier, P. Galli, W. Tempel, A. D’Errico, A. C. Ferrari, *Nat. Rev. Mater.* **3**, 139, 2018.

[4] X. Fan, F. Forsberg, A. D. Smith, S. Schröder, S. Wagner, H. Röjdegård, A. C. Fischer, M. Östling, M. C. Lemme, F. Niklaus, *Nat. Electron.* **19**, 2, 394, 2019.

[5] S. Wittmann, C. Glacer, S. Wagner, S. Pindl, M. C. Lemme, *ACS Appl. Nano Mater.* **2**, 5079, 2019.

[6] M. C. Lemme, S. Wagner, K. Lee, X. Fan, G. J. Verbiest, S. Wittmann, S. Lukas, R. J. Dolleman, F. Niklaus, H. S. J. van der Zant, G. S. Duesberg, P. C. Steeneken, *Research* **2020**, 2020, 8748602.

[7] M. C. Lemme, D. Akinwande, C. Huyugebaert, C. Stampfer, *Nat. Commun.* **2022**, 13, 1392.

[8] G. Ruhl, S. Wittmann, M. Koenig, D. Neumaier, *Beilstein J. Nanotechnol.* **2017**, 8, 1056.

[9] D. Neumaier, S. Pindl, M. C. Lemme, *Nat. Mater.* **2019**, 18, 525.

[10] C.-M. Seh, B. Vigolo, S.-P. Chai, A. R. Mohamed, *2D Mater.* **2018**, 5, 042001.

[11] D. Kireev, D. Sarik, T. Wu, X. Xie, B. Wolfrum, A. Offenhäuser, *Carbon* **2016**, 107, 319.

[12] L. Gao, G.-X. Ni, Y. Liu, B. Liu, A. H. Castro Neto, K. P. Loh, *Nature* **2014**, 505, 190.

[13] S. Vangala, G. Siegel, T. Prusnick, M. Snure, *Sci. Rep.* **2018**, 8, 8842.

[14] M. Inac, G. Lupina, M. Wietstruk, M. Lisker, M. Fraschke, A. Mai, F. Coccetti, M. Kaynak, *2017 47th Eur. Solid-State Device Res. Conf. ESSDERC*, 2017, p. 216.

[15] T. Naito, K. Tanabe, *Nanomaterials* **2018**, 8, 1048.

[16] A. Quellmalz, X. Wang, S. Wagner, M. Lemme, K. B. Gyfason, N. Roehed, G. Stemme, F. Niklaus, in: *2019 IEEE Int. Conf. Micro Electro Mech. Syst. MEMS*, 2019, pp. 257–259.

[17] J. D. Caldwell, T. J. Anderson, J. C. Culbertson, G. G. Jernigan, K. D. Hobart, F. J. Kub, M. J. Tadjer, L. T. Tedesco, J. K. Hite, M. A. Mastro, R. L. Myers-Ward, C. R. Eddy, P. M. Campbell, D. K. Gaskill, *ACS Nano* **2010**, 4, 1108.

[18] R. Dong, Z. Guo, J. Palmer, Y. Hu, M. Ruan, J. Hankinson, J. Kunc, S. K. Bhattacharya, C. Berger, W. A. de Heer, *J. Phys.: D Appl. Phys.* **2014**, 47, 094001.

[19] A. Quellmalz, X. Wang, S. Sawallich, B. Uzlu, M. Otto, S. Wagner, Z. Wang, M. Prechtel, O. Hartwig, S. Luo, G. S. Duesberg, M. C. Lemme, K. B. Gyfason, N. Roehed, G. Stemme, F. Niklaus, *Nat. Commun.* **2021**, 12, 917.

[20] U. Schwalke, D. Noll, in *2019 Electron Devices Technol. Manuf. Conf. EDTM*, 2019, pp. 431–433.

[21] J. Romijn, S. Vollebregt, H. W. van Zeijl, P. M. Sarro, in *IEEE 32nd Int. Conf. Micro Electro Mech. Syst. MEMS*, 2019, pp. 260–263.

[22] M. Wächtler, M. Nagel, H. Kurz, *Appl. Phys. Lett.* **2009**, 95, 041112.

[23] M. Nagel, C. Matheisen, H. Kurz, in *Handbook Terahertz Technology Imaging Sensor Communications*, (Ed.: D. Saeedkia), Woodhead Publishing, Oxford, USA; Philadelphia, Pennsylvania, 2013, pp. 374–402.

[24] M. Tinkham, *Phys. Rev.* **1956**, 104, 845.

[25] P. Boggild, D. M. A. Mackenzie, P. R. Whelan, D. H. Petersen, J. D. Buron, A. Zorutuzu, J. Gallop, L. Hao, P. U. Jepsen, *2D Mater.* **2017**, 4, 042003.

[26] T. Tomašević-Ilić, D. Jovanović, I. Popov, R. Fanand, J. Pedrós, M. Spasenović, R. Gajić, *Appl. Surf. Sci.* **2018**, 458, 446.

[27] X. Yang, M. Yan, *Nano Res.* **2020**, 13, 599.

[28] Z. Cheng, C.-S. Pang, P. Wang, S. T. Le, Y. Wu, D. Shahjerdi, I. Radu, M. C. Lemme, L.-M. Peng, X. Duan, Z. Chen, J. Appenzeller, S. J. Koester, E. Pop, A. D. Franklin, C. A. Richter, *Nat. Electron.* **2022**, 5, 416.

[29] G. Lupina, J. Kitzmann, I. Costina, M. Lukosius, C. Wenger, A. Wolff, S. Vaziri, M. Östling, I. Pasternak, M. Krajewska, W. Strupinski, S. Kataria, A. Gahoi, M. C. Lemme, G. Ruhl, G. Zoth, O. Luxenhofer, M. Mehr, *ACS Nano* **2015**, 9, 4776.

[30] (Ed.: T. Hattori), *Ultradeep Surface Processing of Silicon Wafers: Secrets of VLSI Manufacturing*, Springer-Verlag, Berlin Heidelberg, 1998.

[31] B. Vermeire, L. Lee, H. G. Parks, *IEEE Trans. Semicond. Manuf.* **1998**, 11, 232.

[32] A. Pirkle, J. Chan, A. Venugopal, D. Hinojos, C. W. Magnuson, S. McDonnell, L. Colombo, E. M. Vogel, R. S. Ruoff, R. M. Wallace, *Appl. Phys. Lett.* **2011**, 99, 122108.

[33] F. Chen, J. Xia, N. Tao, *Nano Lett.* **2009**, 9, 1621.

[34] S. Wittmann, F. Aumer, D. Wittmann, S. Pindl, S. Wagner, A. Gahoi, E. Reato, M. Belete, S. Kataria, M. C. Lemme, *ACS Appl. Electron. Mater.* **2020**, 2, 1235.

[35] N. Mishra, S. Forti, F. Fabbri, L. Martini, C. McAleese, B. R. Conran, P. R. Whelan, A. Shivayogimath, B. S. Jessen, L. Büß, J. Falta, I. Aliaj, S. Roddaro, J. I. Flege, P. Boggild, K. B. K. Teo, C. Coletti, *Small* **2019**, 15, 1904906.