Effect of Step Gate Work Function on InGaAs p-TFET for Low Power Switching Applications

Sayed Md Tariful Azam 1,2, Abu Saleh Md Bakibillah 3,*©, Md Tanvir Hasan 2 and Md Abdus Samad Kamal 4,*©

1 Department of Electrical and Computer Engineering, Technische Universität Kaiserslautern, 67653 Kaiserslautern, Germany; sazzam@hrzk.uni-kl.de
2 Department of Electrical and Electronic Engineering, Jashore University of Science and Technology, Jashore 7408, Bangladesh; tan_vir_bd@yahoo.com
3 School of Engineering, Monash University, Bandar Sunway, Subang Jaya 47500, Malaysia
4 Graduate School of Science and Technology, Gunma University, 1-5-1 Tenjincho, Kiryu 376-8515, Japan
* Correspondence: asm.bakibillah@monash.edu (A.S.M.B.); maskamal@ieee.org (M.A.S.K.)

Abstract: In this study, we theoretically investigated the effect of step gate work function on the InGaAs p-TFET device, which is formed by dual material gate (DMG). We analyzed the performance parameters of the device for low power digital and analog applications based on the gate work function difference ($\Delta \phi_{S-D}$) of the source ($\phi_S$) and drain ($\phi_D$) side gate electrodes. In particular, the work function of the drain ($\phi_D$) side gate electrodes was varied with respect to the high work function of the source side gate electrode (Pt, $\phi_S = 5.65$ eV) to produce the step gate work function. It was found that the device performance varies with the variation of gate work function difference ($\Delta \phi_{S-D}$) due to a change in the electric field distribution, which also changes the carrier (hole) distribution of the device. We achieved low subthreshold slope (SS) and off-state current ($I_{off}$) of 30.89 mV/dec and 0.39 pA/um, respectively, as well as low power dissipation, when the gate work function difference ($\Delta \phi_{S-D} = 1.02$ eV) was high. Therefore, the device can be a potential candidate for the future low power digital applications. On the other hand, high transconductance ($g_{m}$), high cut-off frequency ($f_T$), and low output conductance ($g_{d}$) of the device at low gate work function difference ($\Delta \phi_{S-D} = 0.61$ eV) make it a viable candidate for the future low power analog applications.

Keywords: p-TFET; gate work function; dual material gate; InGaAs; low power switching

1. Introduction

The band-to-band tunneling transport mechanism of tunnel field effect transistors (TFETs) allows the device to operate on low supply voltage ($V_{DD}$) and to overcome the subthreshold slope limit ($SS \geq 60$ mV/dec) of traditional metal oxide semiconductor field effect transistors (MOSFETs), which makes TFET a potential candidate for the future low power devices [1–5]. TFETs have lower power consumption in digital circuits and have higher sensitivity and transconductance per unit of current in analog circuits compared to the conventional MOSFETs [1,3,6–8]. In particular, low and direct bandgap III–V materials have attracted a lot of attention for TFET devices, due to their inherent material properties (such as direct band gap, high electron mobility, and low exciton binding energy) as compared to Si [2]. They have also higher tunneling efficiency due to their shorter tunneling distance and lower phonon emission. Among these materials, ternary III–V materials have a higher degree of compositional dependency, allowing designers to fine-tune the material properties to meet their requirements [9,10]. Moreover, nowadays, InGaAs is a very suitable material for TFET devices leading to open new opportunities to make the compact integrated circuits for next generation electronic as well as optoelectronic/photon applications [2].

Unlike n-TFETs, p-TFETs (usually n-i-p doping structure) with III–V materials have built-in issues [2]. Due to the low conduction band density of states of III–V materials,
a heavily n-doped source of p-TFETs induces large conduction band degeneracy, which causes exponential tail from Fermi distribution and thus, SS is increased. The optimal source doping should be lower than n-TFETs while focused on steep SS. On the other hand, reduced source doping results in a lower electric field at the tunnel junction, which reduces drain current (I_D). To date, the counter effect of doping on I_D and SS has been subsidized by using heterostructure or a heavily counter doped pocket between the source and channel regions to achieve steep SS and high I_D with high I_on/I_off, similar to n-TFETs (for complementary switching) [10–13]. In line with this expectation, the dual material gate (DMG) design is a leading contender for achieving steep SS and high I_D, because it combines the advantages of dual-material-gate and double-gate structures.

The DMG design was first proposed by Wei Long to suppress the short channel effect of MOSFET devices [14], where it was shown that in DMG devices instead of a single metal gate, two metal gates are positioned laterally on the gate region and the gate contact on the source side has higher work function than the gate contact on the drain side. The DMG structure reduces the electric field on the drain region and hence, the electric field is distributed, which increases channel efficiency. The distributed electric field and higher peak on the source side of the channel accelerate the charge carriers more rapidly, which makes DMG devices a potential candidate for high-speed applications. The DMG design is investigated in various recent devices, e.g., a DMG design in CNT-FET is reported in [15], the applicability of DMG devices for digital applications using gate-all-around (GAA) and GaN are reported in [16,17] and the applicability of DMG devices for subthreshold analog/RF applications are reported in [18,19]. The DMG designs are also explored for TFETs [20–24].

However, to the best of our knowledge, no DMG design for the InGaAs p-TFET device has been reported. For this paper, we investigated the DMG design on an InGaAs p-TFET device in terms of the step gate work function produced by the work function difference between the source and drain side gate electrodes. The work function of the drain side gate electrodes was regulated with reference to the high work function of the source side gate electrodes to generate the step gate work function. Our approach of using dual material gate with different work functions was inspired by our previous work [17], where the performance of sub-10-nm GaN-based DG-MOSFETs with different gate work function combinations were investigated and it was found that the short-channel effects (SCEs) can be significantly reduced using gates made of dual materials. We inspected the device’s suitability for low-power digital and analog applications by analyzing capacitance and performance parameters. The results show improvements in I_on, I_off, I_on/I_off, SS, and DIBL over the reported data in this domain [23]. The paper is organized as follows. Section 2 describes the device structure and Section 3 provides the computation methods. Section 4 presents the results of transfer characteristics, output characteristics, and physical properties of the device. Section 5 gives the capacitance characteristics of the device and device level performance parameters for low power digital and analog applications. Finally, Section 6 draws the conclusion.

2. Device Structure

In this paper, a double gate p-TFET device has been studied using dual material gate structure to improve the device performance. The structure of the proposed p-type InGaAs DMG-TFET device is illustrated in Figure 1, where the source, channel, and drain lengths are 5 nm, 20 nm, and 5 nm, respectively [5]. We considered gate width as 1 µm. For the proposed device, a channel thickness of 10 nm and a physical gate oxide (HfO₂, ε = 22 ε₀) thickness of 3 nm were used. Our study mainly exploited a 2D simulation setup with cross-sectional view of the proposed p-TFET device structure, where x- and y-axes are defined along the channel length and channel thickness, respectively. The doping concentrations, i.e., acceptor (N_A) and donor (N_D) of source and drain regions were considered as 1 × 10¹⁹ cm⁻³ (N_D) and 5 × 10¹⁸ cm⁻³ (N_A), respectively. In the channel region light, doping concentration of 1 × 10¹⁶ cm⁻³ (N_D) was used.
Figure 1. Schematic structure of the proposed double gate p-InGaAs TFET device.

The formation of step gate work function requires two types of gate electrodes, e.g., high and low work function electrodes on the source side (φ_S) and the drain side (φ_D), respectively. In this work, we considered the same length for both electrodes, i.e., L_φ_S = L_φ_D = 10 nm. Since a high work function source side gate electrode improves carrier efficiency in channel under the φ_S region [20,24], we considered φ_S = 5.65 eV (Pt). On the other hand, low work function gate electrodes such as Ni, Mo, and W were employed in the φ_D region. In the literature, the gate electrodes on the source are denoted as the tunneling (control) and auxiliary (screen) gates, respectively [22–24]. The device performance is analyzed in terms of step gate work function induced by the difference in work function (Δφ_S–D) between the source side (φ_S) and the drain side (φ_D) gate electrodes. The differences in work function (Δφ_S–D) considered in this study are given in Table 1.

### Table 1. Work function combinations and differences considered in this study.

| Source Side Electrode, φ_S (eV) | Drain Side Electrode, φ_D (eV) | Work Function Difference, Δφ_S–D (eV) |
|---------------------------------|---------------------------------|-------------------------------------|
| Pt (5.65)                       | Ni (5.04)                       | 0.61                                |
|                                 | Mo (4.95)                       | 0.70                                |
|                                 | W (4.63)                        | 1.02                                |

3. Computational Methods

We conducted all simulations using Silvaco ATLAS TCAD [25] and the simulation setup was adopted from our previous work [5] and Kim et al. [9]. The carrier distribution was calculated using the Fermi model. To compute the carrier recombination, we used the Shockley–Read–Hall (SRH) and auger recombination models, as well as the bandgap narrowing model that describes the high doping effect on the bandgap. Low field mobility due to doping density was taken into account by the concentration dependent mobility model, while field velocity saturation was taken into account by the field dependent mobility model. We considered quantum effects using the density gradient quantum moments model [5,9]. To tunnel through the bandgap using trap states, we used the trap assisted tunneling model with phonon scattering effect. A nonlocal band-to-band tunneling model was used to explain nonlocal interband tunneling effect. The on-state (source-to-channel) and off-state (drain-to-channel) tunneling were considered as separate tunneling regions. The tunneling probability T(E) is calculated as

$$T(E) = \exp \left( -\frac{4\sqrt{2m^*E_g^2}}{3|e|\hbar^2} \zeta \right)$$  

where m* is the effective mass, E_g is the bandgap energy, ζ is the electric field, and ħ is the reduced Planck constant. The simulations were performed at room temperature (300 K). In this paper, I_on and I_off are considered as drain current (I_D) at V_DD = V_GS = −0.5 V and
$V_{DD} = -0.5 \text{ V}, V_{GS} = 0 \text{ V}$, respectively. The DIBL and SS were calculated at constant $I_D$ of $1 \times 10^{-9} \text{ A/µm}$. The simulations were also carried out at a frequency of 1 MHz.

4. Results and Discussion

The transfer characteristics of the device for differences in work functions are shown in Figure 2a. It is found that for the lowest work function difference ($\Delta \phi_{S-D} = 0.61 \text{ eV}$), the device exhibits the highest $I_{on}$ (83.2 µA/µm) and $I_{off}$ (28.3 pA/µm). The inset figure of Figure 2a shows that $I_{on}$ decreases linearly from 83.2 µA/µm to 38.9 µA/µm when the work function difference is increased from $\Delta \phi_{S-D} = 0.61 \text{ eV}$ to $\Delta \phi_{S-D} = 1.02 \text{ eV}$. Figure 2b shows the output characteristics of the device at $V_{GS} = -0.5 \text{ V}$, where the $I_D$-$V_{DD}$ curve shows that the increasing rate of drain current ($I_D$) with respect to drain voltage ($V_{DD}$) is higher for $\Delta \phi_{S-D} = 0.61 \text{ eV}$ and $\Delta \phi_{S-D} = 0.7 \text{ eV}$ compared to $\Delta \phi_{S-D} = 1.02 \text{ eV}$, which means that saturation is not reached yet for $\Delta \phi_{S-D} = 1.02 \text{ eV}$. Delayed saturation characteristics of $\Delta \phi_{S-D} = 1.02 \text{ eV}$ can be improved by higher source doping that reduces the source depletion [26]. On the other hand, higher source doping increases SS of the device and introduces Fermi tail.

Figure 2. (a) Transfer characteristics ($I_D$-$V_{GS}$) at $V_{DD} = -0.5 \text{ V}$; inset shows $I_{on}$ as a function of work function difference ($\Delta \phi_{S-D}$) and (b) output characteristics ($I_D$-$V_{DD}$) at $V_{GS} = -0.5 \text{ V}$.

The band profiles of the device for both off-state ($V_{DD} = -0.5 \text{ V}, V_{GS} = 0 \text{ V}$) and on-state ($V_{DD} = V_{GS} = -0.5 \text{ V}$) are shown in Figure 3. In a p-TFET, the on-state negative gate bias shifts the bands up to align the conduction band of the source region with the valence band of the channel region, allowing holes to tunnel from the conduction band to the valence band. In other words, the electron tunnels from the valence band of the channel region to the conduction band of the source region. In this condition, the potential of the high work function gate electrode is higher than the potential of the low work function gate electrode for the same applied negative gate bias and the effect is reflected in the channel region. It is found that in the $\phi_S$ region, a high work function gate electrode Pt causes both the conduction band and the valence band to have a high potential in all $\Delta \phi_{S-D}$ conditions. On the contrary, both the conduction band and the valence band have lower potential in the $\phi_D$ region (under the low work function electrode) than in the $\phi_S$ region, and their potential varies according to the work function of the gate electrodes. As a result, the energy bands of device in the channel region show step-like (or undulated) features. Furthermore, a lower potential in the $\phi_D$ region indicates that carriers in that region have less energy. Hence, the drain to channel tunneling probability is low in the off-state.

The fluctuation of $I_{off}$, $I_{on}/I_{off}$, SS, and DIBL as a function of gate work function difference ($\Delta \phi_{S-D}$) is shown in Figure 4a,b. When the work function difference is increased from 0.61 eV to 1.02 eV, $I_{off}$ reduces on logarithmic scale from 28.3 pA/m to 0.39 pA/m. As a result, at $\Delta \phi_{S-D} = 1.02 \text{ eV}$, the highest $I_{on}/I_{off}$ ratio of $9.94 \times 10^7$ is obtained. It is also observed that SS drops with an increase in $\Delta \phi_{S-D}$. The lowest SS of 30.89 mV/dec is achieved for $\Delta \phi_{S-D} = 1.02 \text{ eV}$. The highest SS of 37.84 mV/dec is observed when $\Delta \phi_{S-D} = 0.61 \text{ eV}$, which is still less than the traditional SS limit of 60 mV/dec. Unlike SS, the DIBL of the device increases with the increase of $\Delta \phi_{S-D}$. We found approximately the same DIBL for $\Delta \phi_{S-D} = 0.61 \text{ eV}$ and $\Delta \phi_{S-D} = 0.7 \text{ eV}$, which are 49.25 mV/V and 49.81 mV/V, respectively. In the case of $\Delta \phi_{S-D} = 1.02 \text{ eV}$, the highest DIBL of 59.41 mV/V is achieved.
Figure 3. Conduction band (CB) and valance band (VB) profiles along the channel—dot line: off-state ($V_{DD} = -0.5$ V, $V_{GS} = 0$ V), solid line: on-state ($V_{DD} = V_{GS} = -0.5$ V).

Figure 4. (a) $I_{off}$ and $I_{on}/I_{off}$ and (b) SS and DIBL as a function of work function difference ($\Delta \phi_{S-D}$).

The surface potential of the device in the off-state ($V_{DD} = -0.5$ V, $V_{GS} = 0$ V) and on-state ($V_{DD} = V_{GS} = -0.5$ V) is shown in Figure 5. The negative drain bias and gate bias reduce the surface potential in the drain and channel regions, respectively, while the surface potential in the grounded source region remains higher. However, in the channel region, the surface potential varies according to the work function difference ($\Delta \phi_{S-D}$). Hence, the highest and lowest surface potentials in the channel region, respectively, are caused by high work function difference ($\Delta \phi_{S-D} = 1.02$ eV) and low work function difference ($\Delta \phi_{S-D} = 0.61$ eV). The surface potential of single material gate devices remains constant through the channel region according to their work function. However, the surface potential of dual material gate devices introduces a step-like feature in the channel region according to their respective work functions [16,23].

Figure 5. Surface Potential along the channel—dot line: off-state ($V_{DD} = -0.5$ V, $V_{GS} = 0$ V), solid line: on-state ($V_{DD} = V_{GS} = -0.5$ V).
As shown in Figure 5, a high work function electrode has a strong impact in the $\phi_S$ region. As a result, the surface potential dips in the middle of the $\phi_S$ region, forming a trough. On the other hand, a low work function in the $\phi_D$ region increases surface potential in the middle of $\phi_D$ region, creating a crest that shades the $\phi_S$ region from the high drain bias ($V_{DD}$) effect. As a result, the surface potential difference between the $\phi_S$ and $\phi_D$ regions forms the step-like feature in the channel region. When $\Delta \phi_{S-D} = 0.61$ eV and 0.7 eV, the surface potential in the crest is lower than the trough surface potential; therefore, it is approximately constant (small gradient) around the metal junction. However, when $\Delta \phi_{S-D} = 1.02$ eV, the crest and trough surface potentials are approximately the same, and the surface potential becomes constant (flat) around the metal junction.

Figure 6a,b show the electric field and hole velocity of the device, respectively. The high electric field in the tunnel junction of the source and channel region is nearly the same in all circumstances due to the same $\phi_S$ electrode. The electric field fluctuates with $\phi_D$ in the drain region, with the largest peak occurring at the channel–drain junction for a high work function difference ($\Delta \phi_{S-D} = 1.02$ eV). The work function difference between two electrodes raises negative peaks around the junction [23,24], as shown in the inset of the figure. It is found that a low work function difference ($\Delta \phi_{S-D} = 0.61$ eV) has the lowest negative peak. On the contrary, a high work function difference ($\Delta \phi_{S-D} = 1.02$ eV) has the two highest negative peaks. The opposite potential trend appears at the transition of the two gates is responsible for negative electric field peaks [24]. Since the carrier velocity (here, majority carriers are holes) are proportional to the electric field, in Figure 6b, the hole velocity imitates the peaks of the electric field curves. Like the electric field, hole velocity is high at the source–channel junction and nearly constant in all circumstances. The hole velocity drops around the junction of two electrodes and has negative peaks. Then, the velocity increases again towards the drain.

![Electric Field and Hole Velocity](image)

**Figure 6.** (a) Electric Field; inset shows zoomed electric field at the circled region and (b) Hole velocity along the channel at on-state ($V_{DD} = V_{GS} = -0.5$ V).

The on-state hole concentration contour plots of the device for different cases are shown in Figure 7. In Figure 7a, the hole concentration in the $\phi_S$ region is higher than the $\phi_D$ region for $\Delta \phi_{S-D} = 0.61$ eV. In Figure 7b, the hole concentration becomes confined in the $\phi_S$ region for $\Delta \phi_{S-D} = 0.7$ eV. It is found that the hole concentration in the $\phi_D$ and drain regions are lower than the previous case. In these two cases, holes are distributed from the $\phi_S$ region to the drain region. However, in Figure 7c, holes are more confined in the $\phi_S$ region near the metal junction, and poorly distributed in the $\phi_D$ and drain regions when $\Delta \phi_{S-D} = 1.02$ eV. Note that, in all cases, the hole concentration in the $\phi_S$ region is higher on semiconductor–dielectric material interface than the middle of the channel (along y-axis). On the contrary, in the $\phi_D$ region, holes are only distributed in the middle of the channel (along y-axis). When compared to the electric fields of the device in Figure 6a, it appears that the electric field decreases as hole confinement increases in the $\phi_S$ region. The device’s performance parameters for digital and analog applications are examined in the next section.
Figure 7. Hole concentration contours at on-state \( (V_{DD} = V_{GS} = -0.5 \text{ V}) \) for (a) \( \Delta \phi_{S-D} = 0.61 \text{ eV} \), (b) \( \Delta \phi_{S-D} = 0.7 \text{ eV} \), and (c) \( \Delta \phi_{S-D} = 1.02 \text{ eV} \).

5. Performance Parameter Analysis

5.1. Capacitance Analysis

We started by examining the device’s C-V curves for different gate work functions (as shown in Figure 8), as capacitance characteristics are crucial in analyzing both digital and analog device performance. In Figure 8a, a high work function electrode (Pt) on the \( \phi_S \) region results in a high gate-to-source (\( C_{GS} \)) capacitance. On the other hand, low work function materials on the \( \phi_D \) region reduce gate-to-drain (\( C_{GD} \)) capacitances in all circumstances. Hence, we achieved a negligible miller effect, which has been a significant concern for TFET devices [27], and reduced output voltage overshoot and undershoot is expected in large-signal transient response in all circumstances. Moreover, Figure 8a shows that for \( \Delta \phi_{S-D} = 1.02 \text{ eV} \), both gate-to-source (\( C_{GS} \)) and gate-to-drain (\( C_{GD} \)) capacitances are higher than the other two cases. Figure 8b depicts the total (gate) capacitance (\( C_{GG} = C_{GS} + C_{GD} \)), which exhibits the similar characteristics, with the highest and lowest total (gate) capacitance (\( C_{GG} \)) being \( \Delta \phi_{S-D} = 1.02 \text{ eV} \) and \( \Delta \phi_{S-D} = 0.61 \text{ eV} \), respectively. The total (gate) capacitance (\( C_{GG} \)) remains approximately the same when \( \Delta \phi_{S-D} = 0.61 \text{ eV} \) and \( \Delta \phi_{S-D} = 0.7 \text{ eV} \).

Figure 8. (a) Dot line: Gate-to-Drain (\( C_{GD} \)) and solid line: Gate-to-Source (\( C_{GS} \)) capacitance (b) total capacitance (\( C_{GG} \)) as a function of Gate Voltage (\( V_{GS} \)) at \( V_{DD} = -0.5 \text{ V} \).

5.2. Digital Performance Parameters

To investigate the device’s digital performance, different parameters were considered, e.g., intrinsic speed (\( \tau = C_{GG} V_{DD} / I_{on} \)), leakage power (\( P_{\text{leak}} = nI_{\text{off}} V_{DD} \)), dynamic power (\( P_{\text{dyn}} = 0.5 \times nI_{\text{off}} V_{DD} \alpha \)), total power (\( P_{\text{total}} = P_{\text{leak}} + P_{\text{dyn}} \)), dynamic energy (\( E_{\text{dyn}} = 0.5 \times nC_{GG} V_{DD}^2 \alpha \)), leakage energy (\( E_{\text{leak}} = n^2 I_{\text{off}} V_{DD}^2 \tau \)), and total energy (\( E_{\text{total}} = E_{\text{leak}} + E_{\text{dyn}} \)). The logic depth \( n = 50 \) and activity factor \( \alpha = 2\% \) were used [28]. The calculated values of these parameters are listed in Table 2.
The highest drain current ($I_{\text{D}}$) is a key parameter in total power ($P_{\text{total}}$) dissipation. Therefore, $\Delta \phi_{S-D} = 1.02$ eV implies lower input drivability, which indicates higher power dissipation. On the other hand, the same drain current ($I_{\text{D}}$) also found to be steep. Here, all cases match the traditional FET limit (38.5 $\mu$S/µA) for the same drain current ($I_{\text{D}}$). In the subthreshold region, $\Delta \phi_{S-D} = 0.61$ eV has higher TGF than $\Delta \phi_{S-D} = 1.02$ eV. In capacitive load circuits, a lower TGF costs in terms of linearity of the device [30]. With the highest transconductance model fits well for digital application requirements.

### 5.3. RF Performance Parameters

The device’s RF performance was measured in terms of transconductance ($g_m = I_{\text{D}}/V_{GS}$), output conductance ($g_d = dI_{\text{D}}/dV_{DD}$), cut-off frequency ($f_T = g_m/2\pi C_{GG}$), and transconductance generation factor (TGF = $g_m/I_{\text{D}}$). Figure 9a,b shows the transconductance ($g_m$) and cut-off frequency ($f_T$) of the device for different $\Delta \phi_{S-D}$ as a function of gate voltage ($V_{GS}$). In Figure 9a, the inset figure shows the output conductance ($g_d$) as a function of $\Delta \phi_{S-D}$ at $V_{GS} = -0.5$ V. High transconductance ($g_m$) ensures high amplification and high cut-off frequency ($f_T$) is the key parameter for high-speed applications to analyze the device’s gain [29]. The highest drain current ($I_{\text{D}}$) at $\Delta \phi_{S-D} = 0.61$ eV results in the highest transconductance $g_m$ (426.29 $\mu$S/µm), which is ~1.605 times higher than $\Delta \phi_{S-D} = 1.02$ eV. The lowest output conductance ($g_d$) and highest transconductance ($g_m$) of $\Delta \phi_{S-D} = 0.61$ eV result in the highest voltage gain ($A_v = g_m/g_d$), as seen in the inset of Figure 9a. The lowest gate capacitance ($C_{GG}$) and highest transconductance of the device at $\Delta \phi_{S-D} = 0.61$ eV also gives the highest cut-off frequency $f_T = 183.72$ GHz, which is 1.71 times higher than at $\Delta \phi_{S-D} = 1.02$ eV. Figure 9c depicts the device’s transconductance generation factor (TGF) as a function of drain current ($I_{\text{D}}$), which is a key parameter for low power analog subthreshold applications [30]. It is referred to as the transconductance-to-current ratio ($g_m/I_{\text{D}}$) as well as device efficiency in the literature [29]. It measures the efficiency of the device to convert current (power) into transconductance (speed) [31]. Due to steep SS of the device at $\Delta \phi_{S-D} = 1.02$ eV, the TGF is also found to be steep. Here, all cases match the traditional FET limit (38.5 $\mu$S/µA) for the same drain current ($I_{\text{D}}$). In the subthreshold region, $\Delta \phi_{S-D} = 0.61$ eV has higher TGF than $\Delta \phi_{S-D} = 0.7$ eV and lower TGF than $\Delta \phi_{S-D} = 1.02$ eV. In capacitive load circuits, a lower TGF implies lower input drivability, which indicates higher power dissipation. On the other hand, higher TGF costs in terms of linearity of the device [30].

| Table 2. Digital performance parameters. |
|-----------------------------------------|
| Parameters | $\Delta \phi_{S-D}$ (eV) |
| $\tau$ (ps) | 0.61 | 0.7 | 1.02 |
| $P_{\text{leak}}$ ($\mu$W/µm) | 2.22 | 2.55 | 5.07 |
| $P_{\text{dyn}}$ ($\mu$W/µm) | 7.09 $\times 10^{-4}$ | 4.53 $\times 10^{-5}$ | 9.77 $\times 10^{-6}$ |
| $P_{\text{total}}$ ($\mu$W/µm) | 20.8 | 18.2 | 9.71 |
| $E_{\text{leak}}$ (aJ/µm) | 78.6 $\times 10^{-3}$ | 5.77 $\times 10^{-3}$ | 2.47 $\times 10^{-3}$ |
| $E_{\text{dyn}}$ (aJ/µm) | 46.2 | 46.4 | 49.2 |
| $E_{\text{total}}$ (aJ/µm) | 46.2 | 46.4 | 49.2 |
(g_m), voltage gain (A_v), and cut-off frequency (f_T), the device at Δφ_{S-D} = 0.61 eV can be a suitable candidate for future low-power analog applications.

Figure 9. (a) Transconductance (g_m), (b) cut-off frequency (f_T) as function of Gate Voltage (V_{GS}), and (c) transconductance to current ratio (g_m/Id) as function of drain current (Id) at V_{DD} = −0.5 V; inset shows output conductance (g_d) at V_{DD} = V_{GS} = −0.5 V as a function of work function difference (Δφ_{S-D}).

6. Conclusions

In this paper, we have investigated the effect of step gate work function on the InGaAs p-TFET device based on the gate work function difference (Δφ_{S-D}) of the source (φ_S) and drain (φ_D) side gate electrodes. Firstly, we have analyzed the transfer and output characteristics, and physical properties of the device. The results show that the work function difference (Δφ_{S-D}) changes the electric field on the channel by creating a potential difference in energy bands between the φ_S and φ_D regions. We achieved the lowest SS (30.86 mV/dec), I_{off} (0.39 × 10^{-12} A/µm), and minimum I_{on}/I_{off} ratio (9.97 × 10^{7}) for high work function difference Δφ_{S-D} = 1.02 eV. Finally, we have explored the digital and analog performance parameters at the device level. It is found that the device with a high work function difference Δφ_{S-D} = 1.02 eV dissipates the least amount of power and consumes the least amount of leakage energy, making it suitable for digital applications. On the other hand, a low work function difference Δφ_{S-D} = 0.61 eV results in the lowest output conductance g_d (29.4 µS/µm), maximum transconductance g_m (426 µS/µm), and cut-off frequency f_T (184 GHz). At Δφ_{S-D} = 0.61 eV, the lowest g_d and highest g_m produce the largest voltage gain, which is an important parameter in analog applications. The findings reveal that the InGaAs p-TFET can be used for both low-power digital and analog applications by tuning the step gate work function of the device. From the above discussion, we can conclude that InGaAs TFETs will be suitable for future low-power integrated switching circuit applications.

Author Contributions: Conceptualization, S.M.T.A., A.S.M.B. and M.T.H.; methodology, S.M.T.A. and A.S.M.B.; validation, A.S.M.B. and M.T.H.; formal analysis, S.M.T.A.; investigation, M.A.S.K.; data curation, S.M.T.A.; writing—original draft preparation, S.M.T.A.; writing—review and editing, A.S.M.B., M.T.H. and M.A.S.K.; visualization, S.M.T.A.; supervision, A.S.M.B., M.T.H. and M.A.S.K.; project administration, A.S.M.B. and M.A.S.K. All authors have read and agreed to the published version of the manuscript.

Funding: This research was supported by the authors’ institutions without involving any external funding.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses or interpretation of data; in the writing of the manuscript, or in the decision to publish the results.
References

1. Datta, S.; Bijesh, R.; Liu, H.; Mohata, D.; Narayanan, V. Tunnel transistors for energy efficient computing. *IEEE Int. Reliab. Phys. Symp. 2013*, 6A.3.1–6A.3.7. [CrossRef]

2. Lu, H.; Seabaugh, A. Tunnel field-effect transistors: State-of-the-art. *IEEE J. Electron Devices Soc. 2014*, 2, 44–49. [CrossRef]

3. Datta, S.; Liu, H.; Narayanan, V. Tunnel FET technology: A reliability perspective. *Microelectron. Reliab. 2014*, 54, 861–874. [CrossRef]

4. Fischer, I.A.; Bakibillah, A.S.M.; Golve, M.; Hahnel, D.; Isemann, H.; Kottantharayil, A.; Oehme, M.; Schulze, J. Silicon tunneling field-effect transistors with tunneling in line with the gate field. *IEEE Electron Device Lett. 2012*, 34, 154–156. [CrossRef]

5. Azam, S.M.T.; Bakibillah, A.S.M.; Kamal, M.A.S. Performance Evaluation of InGaAs Dielectric Engineered Tunnel Field-Effect Transistors. *J. Nano Res. 2019*, 59, 149–160. [CrossRef]

6. Sedighi, B.; Hu, X.S.; Liu, H.; Nahas, J.J.; Niemier, M. Analog Circuit Design Using Tunnel-FETs. *IEEE Trans. Circuits Syst. I Regul. Pap. 2014*, 62, 39–48. [CrossRef]

7. Biswas, A.; Luong, G.V.; Chowdhury, M.F.; Alper, C.; Zhao, Q.T.; Udrea, F.; Mantl, S.; Ionescu, A.M. Benchmarking of Homojunction Strained-Si NW Tunnel FETs for Basic Analog Functions. *IEEE Trans. Electron Devices 2017*, 64, 1441–1448. [CrossRef]

8. Settino, F.; Lanuzza, M.; Strangio, S.; Crupi, F.; Palestri, P.; Esseni, D.; Selmi, L. Understanding the potential and limitations of tunnel FETs for low-voltage analog/mixed-signal circuits. *IEEE Trans. Electron Devices 2017*, 64, 2736. [CrossRef]

9. Kim, Y.J.; Yoon, Y.J.; Seo, J.H.; Lee, S.M.; Cho, S.; Lee, J.H.; Kang, I.M. Effect of Ga fraction in InGaAs channel on performances of gate-all-around tunneling field-effect transistor. *Sensimicro. Sci. Technol. 2014*, 30, 015006. [CrossRef]

10. Knock, J.; Appenzeller, J. Modeling of high-performance p-type III-V heterojunction tunnel FETs. *IEEE Electron Device Lett. 2010*, 31, 305–307. [CrossRef]

11. Verhulst, A.S.; Verreek, D.; Pourghaderi, M.A.; Van de Put, M.; Soree, B.; Groeseneken, G.; Collaert, N.; Thean, A.Y. Can p-channel tunnel field-effect transistors perform as good as n-channel? *Appl. Phys. Lett. 2014*, 105, 043103. [CrossRef]

12. Verreke, D.; Verhulst, A.S.; Soree, B.; Collaert, N.; Mocuta, A.; Thean, A.; Groeseneken, G. Improved source design for p-type tunnel field-effect transistors: Towards truly complementary logic. *Appl. Phys. Lett. 2014*, 105, 243506. [CrossRef]

13. Huang, J.Z.; Long, P.; Povolotskyi, M.; Klimeck, G.; Rodwell, M.J. P-type tunnel FETs with triple heterojunctions. *IEEE J. Electron Devices Soc. 2016*, 4, 410–415. [CrossRef]

14. Long, W.; Ou, H.; Kuo, J.M.; Chin, K.K. Dual-material gate (DMG) field effect transistor. *IEEE Trans. Electron Devices 1999*, 46, 865–870. [CrossRef]

15. Orouji, A.A.; Arefinia, Z. Detailed simulation study of a dual material gate carbon nanotube field-effect transistor. *Phys. E Low-Dimens. Syst. Nanostruct. 2009*, 41, 552–557. [CrossRef]

16. Djeffal, F.; Lakhdar, N.; Yousfi, A. An optimized design of 10-nm-scale dual-material surrounded gate MOSFETs for digital circuit applications. *Phys. E Low-Dimens. Syst. Nanostruct. 2011*, 44, 339–344. [CrossRef]

17. Meled, I.M.; Alshareef, A.M.; Islam, M.R.; Hasan, M.T. GaN-based double-gate (DG) sub-10-nm MOSFETs: Effects of gate work function. *J. Comput. Electron. 2018*, 17, 663–669. [CrossRef]

18. Chakraborty, S.; Mallik, A.; Sarkar, C.K. Subthreshold performance of dual-material gate CMOS devices and circuits for ultralow power analog/mixed-signal applications. *IEEE Trans. Electron Devices 2008*, 55, 827–832. [CrossRef]

19. Kundi, A.; Koley, K.; Dutta, A.; Sarkar, C.K. Impact of gate metal work-function engineering for enhancement of subthreshold analog/RF performance of underlap dual material gate DG-FET. *Microelectron. Reliab. 2014*, 54, 2717–2722. [CrossRef]

20. Saurabh, S.; Kumar, M.J. Novel attributes of a dual material gate nanoscale tunnel field-effect transistor. *IEEE Trans. Electron Devices 2010*, 58, 404–410. [CrossRef]

21. Lv, Y.; Huang, Q.; Wang, H.; Chang, S.; He, J. A numerical study on graphene nanoribbon heterojunction dual-material gate tunnel FET. *IEEE Electron Device Lett. 2016*, 37, 1354–1357. [CrossRef]

22. Noor, S.L.; Safa, S.; Khan, M.Z.R. Dual-material double-gate tunnel FET: Gate threshold voltage modeling and extraction. *J. Comput. Electron. 2016*, 15, 763–769. [CrossRef]

23. Vishnoi, R.; Kumar, M.J. Compact analytical model of dual material gate tunneling field-effect transistor using interband tunneling and channel transport. *IEEE Trans. Electron Devices 2014*, 61, 2264–2270. [CrossRef]

24. Zhang, A.; Mei, J.; Zhang, L.; He, H.; He, J.; Chan, M. Numerical study on dual material gate nanowire tunnel field-effect transistor. In Proceedings of the IEEE International Conference on Electron Devices and Solid-State Circuit (EDSSC), Bangkok, Thailand, 3–5 December 2012; pp. 1–5.

25. SILVACO. ATLAS User’s Manual; SILVACO: Santa Clara, CA, USA, 2014.

26. Rajamohan, B.; Mohata, D.; Ali, A.; Datta, S. Insight into the output characteristics of III-V tunneling field effect transistors. *Appl. Phys. Lett. 2013*, 102, 092105. [CrossRef]

27. Mookerjea, S.; Krishnan, R.; Datta, S.; Narayanan, V. On enhanced Miller capacitance effect in interband tunnel transistors. *IEEE Electron Device Lett. 2009*, 30, 1102–1104. [CrossRef]

28. Zhang, Q.; Seabaugh, A. Can the interband tunnel FET outperform Si CMOS? In Proceedings of the IEEE Device Research Conference, Monterey, CA, USA, 15–19 September 2008; pp. 73–74.

29. Kondekar, P.N.; Nigam, K.; Pandey, S.; Sharma, D. Design and Analysis of Polarity Controlled Electrically Doped Tunnel FET With Bandgap Engineering for Analog/RF Applications. *IEEE Trans. Electron Devices 2016*, 64, 412–418. [CrossRef]
30. Sarkar, A.; Das, A.K.; De, S.; Sarkar, C.K. Effect of gate engineering in double-gate MOSFETs for analog/RF applications. *Microelectron. J.* **2012**, *43*, 873–882. [CrossRef]

31. Madan, J.; Chaujar, R. Interfacial charge analysis of heterogeneous gate dielectric-gate all around-tunnel FET for improved device reliability. *IEEE Trans. Device Mater. Reliab.* **2016**, *16*, 227–234. [CrossRef]