Review

Evaluation of Low-Frequency Noise in MOSFETs Used as a Key Component in Semiconductor Memory Devices

Akinobu Teramoto

Research Institute for Nanodevice and Bio Systems, Hiroshima University, Higashi-Hiroshima 739-8527, Japan; teramo10@hiroshima-u.ac.jp; Tel.: +81-82-424-6266

Abstract: Methods for evaluating low-frequency noise, such as 1/f noise and random telegraph noise, and evaluation results are described. Variability and fluctuation are critical in miniaturized semiconductor devices because signal voltage must be reduced in such devices. Especially, the signal voltage in multi-bit memories must be small. One of the most serious issues in metal-oxide-semiconductor field-effect-transistors (MOSFETs) is low-frequency noise, which occurs when the signal current flows at the interface of different materials, such as SiO₂/Si. Variability of low-frequency noise increases with MOSFET shrinkage. To assess the effect of this noise on MOSFETs, we must first understand their characteristics statistically, and then, sufficient samples must be accurately evaluated in a short period. This study compares statistical evaluation methods of low-frequency noise to the trend of conventional evaluation methods, and this study’s findings are presented.

Keywords: MOSFET; low-frequency noise; random telegraph noise; evaluation method; array test pattern

1. Introduction

Semiconductor devices have been basically progressed with the shrinking of MOSFETs (metal-oxide-semiconductor field-effect-transistors), which are used as the key component in them. The shrinkage has been performed following the rule of the constant electric field in MOSFETs, which decreases signal voltage \[1,2\]. In addition, power consumption of electronic devices has skyrocketed because the amount of digital data generated is growing at a rate faster than Moor’s law \[3,4\]. The reduction of power consumption strongly requires decreasing supply voltage of MOSFETs because power consumption (P) is proportional to the square of the supply voltage \(V_{dd}\) as follows \[5\].

\[
P = C_L V_{dd}^2 f
\]

where \(C_L\) represents the load capacitor and \(f\) represents the switching frequency of the circuit. The growth of clock frequency in the leading edge logic devices has stopped by exceeding the heat extraction capability. However, the downsizing has been continued to reduce the cost. In the other devices, the downsizing the device size has also been continued to reduce the power consumption and the other reasons. As a result, as the device size is reduced, the signal voltage of MOSFETs decreases. Memory devices’ power consumption and supply voltage also have to be reduced \[6–9\] because of the same reasons as the logic devices and reducing a leakage current. On the other hand, a decrease in signal voltage degrades the reliability of electronic circuits, including analog and digital devices.

The logic (bit) error rate (LER) is given by the following equation.

\[
LER = P_0 \int_{-\infty}^{\alpha} f_0(x) dx + P_1 \int_{\alpha}^{\infty} f_1(x) dx
\]
densities superimposed on “0” and “1”, respectively. If $f_0$ and $f_1$ are Gaussian noise, the following equations apply.

$$f_0(x) = \frac{1}{\sqrt{2\pi}\sigma^2} e^{-\frac{x^2}{2\sigma^2}}, \quad f_1(x) = \frac{1}{\sqrt{2\pi}\sigma^2} e^{-\frac{(x-A_s)^2}{2\sigma^2}}$$

(3)

where $A_s$ represents the signal amplitude and $\sigma$ represents the standard deviation of the noise. When $P_0 = P_1 = 1/2$ and $\alpha = A_s/2$ are assumed, the LER is given by the following equation from Equations (2) and (3).

$$\text{LER} = \frac{1}{2} \text{erfc} \left( \frac{A_s}{2\sqrt{2}\sigma^2} \right)$$

(4)

where $\text{erfc}(x) = 1 - \text{erf}(x) = 1 - \frac{2}{\sqrt{\pi}} \int_0^x e^{-t^2} dt = \frac{2}{\sqrt{\pi}} \int_x^{\infty} e^{-t^2} dt$

(5)

When Nyquist transmission rate is the same as the signal band, the signal to noise (S/N) ratio (dB) is given by the following equation.

$$\frac{S}{N} = \frac{E_b}{N_0} = 20 \log \left( \frac{A_s}{\sigma} \right)$$

(6)

where $E_b$ and $N_0$ represent signal and noise energy per second, respectively. From Equations (4) and (6), the LER is given by the S/N ratio as follows [10].

$$\text{LER} = \frac{1}{2} \text{erfc} \left\{ \frac{1}{\sqrt{2}} \text{erfc} \left( \frac{1}{10^{\frac{S}{N_0}}} \right) \right\}$$

(7)

Figure 1 shows the LER as a function of S/N (dB) and $A/\sigma$ ratios [10]. The LER decreases with an increase in S/N ($A_s/\sigma$) ratio. On the other hand, to guarantee that a system does not make a mistake even once during the operation period, the LER should be reduced as shown in the following equation.

$$\text{LER} \leq \frac{1}{N_L \times F \times T}$$

(8)

where $N_L$, $F$, and $T$ represent the number of logic gates in a chip, the number of operations per second, and the guarantee period, respectively. For example, the LER should be less than $3 \times 10^{-26}$ for a circuit with $10^8$ logic gates, $10^9$ Hz operations, and a 10-year ($3 \times 10^8$ s) operation period, and then the S/N ($A_s/\sigma$) ratio should be greater than 26.5 dB (21.1).

![Figure 1](image-url)

**Figure 1.** Logic error rate as a function of S/N and A/\sigma ratios.
For example, we consider signal electrons required from a no error operation. Figure 2 shows (a) Variation in the number of electrons as a function of the number of signal electrons. (b) Logic error rate as a function of the number of signal electrons. When a signal is constructed by a constant number of electrons \((N_e)\), the standard deviation of the number of electrons is \((N_e)^{1/2}\), and then the \(A/\sigma\) ratio is \((N_e)^{1/2}\). As a result, the number of electrons must be greater than 445 to maintain an \(S/N\) \((A_S/\sigma)\) ratio of 26.5 dB (21.1). If the number of signal electrons is 1, the LER must be equal to 0.3. Then, such a system produces the wrong output once every three calculations.

\[
\frac{A}{\sigma} \propto \sqrt{N_e}
\]

Figure 2. (a) Variation in the number of electrons as a function of the number of signal electrons. (b) Logic error rate as a function of the number of signal electrons.

The electronic circuit will be influenced by noise, such as thermal noise, quantum noise, and flicker noise. The noise voltage \((v_{nf})\) in 1/f noise is defined by the following equation.

\[
v_{nf} = \sqrt{\frac{K_F}{C_{OX} \times L \times W} \ln \left( \frac{f_H}{f_L} \right) / \sqrt{C_0 \times L \times W}}
\]

(9)

where \(K_F\) represents the flicker noise coefficient, \(f_L\)–\(f_H\) is the frequency period for device operation, \(C_{OX}\), \(L\), and \(W\) represent the gate oxide capacitance, gate length, and gate width of a MOSFET, respectively. Noise increases with device shrinkage because \(v_{nf}\) is inversely proportional to \(\sqrt{C_0 \times L \times W}\) [11–14]. It has been pointed out that 1/f noise may influence not only analog devices, but also digital devices when device shrinkage and the decreasing signal voltage are moved on [15]. Random telegraph noise (RTN), another low-frequency noise also affects electronic devices, such as CMOS image sensor [16–21], static random access memory (SRAM) [22–25], dynamic random access memory (DRAM) [25], and flash memory [26–32]. Low-frequency noise, such as 1/f noise and RTN, have high variability [33,34] because they must be statistical phenomena by nature, and statistical analysis is required to fully understand this phenomenon. The conventional evaluations of the noise in MOSFETs have performed with a few sample numbers, and then we could understand only typical noise characteristics of MOSFETs having relatively large noise. However, we need statistical information of the noise for the design of LSI. Then, low-frequency noise statistical evaluation methods and evaluation results are described in this study.

2. Evaluation Methods

2.1. Test Pattern for Noise Evaluation

The test structure is constructed using 0.22 μm, 1-poly 2-metal standard CMOS technology and includes n-MOSFETs of various gate sizes [35–38] as shown in Table 1. The measured MOSFETs are arrayed in 1024 rows and 1776 columns (total number of MOSFETs:...
1217856) in a chip at 5 \( \mu \)m intervals. The size of the MOSFETs, and their number, and location in a chip are shown in Table 1. The test chip has an area of 5.5 mm \( \times \) 14 mm. The gate insulator is formed by pyrogenic oxidation and is 5.8 nm thick.

| Gate Length (\( \mu \)m) | Gate Width (\( \mu \)m) | Number of MOSFETs | Supply Voltage (V) |
|------------------------|------------------------|-------------------|-------------------|
| 0.22                   | 0.28                   | 131,072 (128 \( \times \) 1024) |                   |
| 0.22                   | 0.30                   | 131,072            |                   |
| 0.24                   | 0.30                   | 131,072            |                   |
| 0.24                   | 1.5                    | 131,072            |                   |
| 0.24                   | 15                     | 131,072            |                   |
| 0.4                    | 1.5                    | 32,768 (128 \( \times \) 256) | 2.5               |
| 0.4                    | 15                     | 32,768             |                   |
| 1.2                    | 0.3                    | 65,536 (64 \( \times \) 1024) |                   |
| 1.2                    | 1.5                    | 65,536             |                   |
| 4.0                    | 0.30                   | 65,536             |                   |
| 4.0                    | 1.5                    | 65,536             |                   |
| 0.24                   | 0.30                   | 32,768 (AR:100)    |                   |
| 0.24                   | 0.30                   | 4096 (16 \( \times \) 256, AR:1000) |                   |
| 0.24                   | 0.30                   | 1344 (32 \( \times \) 42, AR:10000) |                   |
| 0.4                    | 1.5                    | 131,072            | 3.3               |
| 0.4                    | 15                     | 32,768             |                   |
| 1.2                    | 15                     | 16,384 (64 \( \times \) 256) |                   |
| 4.0                    | 15                     | 16,384             |                   |

AR: Antenna ratio.

A schematic block diagram of a test pattern is shown in Figure 3a [35,37,39,40]. This is composed of MOSFETs measured in arrayed unit cells, vertical and horizontal shift registers for addressing measured MOSFETs, MOSFETs located on each column for current control of measured MOSFET, analog memories for storing the source voltage of the measured MOSFETs within one line, and a source follower circuit for amplifying the output signal. The drain (\( V_D \)) and gate (\( V_G \)) voltage in measured MOSFETs and the gate voltage applied to current source MOSFETs (\( V_{REF} \)) are supplied from the external voltage source simultaneously. \( V_{DD} \) and \( V_{SS} \) are the supply voltages in the peripheral circuits and ground voltage, respectively. The measured MOSFET and current source transistor construct a source follower circuit using a select transistor. This test structure uses simple peripheral circuits. Therefore, it can be used to evaluate various MOSFETs with varying gate lengths, gate widths, gate insulator films, thicknesses, and other characteristics. Figure 3b shows the circuit schematic of a unit cell and current source transistor in Figure 1, which is the principle of this measurement. A unit cell is constructed with a measured MOSFET and a select transistor. When the current source transistor operates at a saturation region, \( I_{REF} \) is independent of the voltage between the source and drain in the current source transistor (\( V_{out} \)). When the gate bias of the select transistor (\( \Phi_x \)) is applied from a vertical shift register, \( I_{REF} \) flows into the measured MOSFET. The output voltage (\( V_{out} \)) is indicated as follows.

\[
V_{gs} = V_G - V_{out} - I_{REF} \cdot R_{select} \approx V_G - V_{out} \tag{10}
\]

where \( R_{select} \) is the channel resistance of the select switch transistor. The select transistor must be operated in the linear region to have sufficient high channel conductivity compared with the measured MOSFET, and then, \( I_{REF} \cdot R_{select} \) can be neglected. The output signal can be obtained as a source voltage for each measured MOSFET by shift register scanning, and then 1.2 million MOSFETs can be measured within approximately 0.7 s. The electrical characteristics of the measured MOSFETs can be observed as the \( V_{gs} \) included in the output voltage \( V_{out} \) (Figure 3b). In this frame measurement mode, each MOSFET can be measured every 0.7 s. This test pattern has another measurement mode, which can measure a specific MOSFET every 1 \( \mu \)s.
2.2. Extraction of Amplitude and Time Constant of RTN

Two-level type RTN is characterized by only three parameters, which are the mean time to capture ($<\tau_c>$), mean time to emission ($<\tau_e>$), and amplitude ($\Delta V_{gs}$). The time constants correspond to two physical states of a trap, that is, $\tau_c$ and $\tau_e$ represent spans in a low $V_{gs}$ level (carrier trapping state) and high $V_{gs}$ level (carrier emission state), respectively (Figure 4a). The RTN amplitude $\Delta V_{gs}$ is defined as the difference between two normal distributions in a voltage histogram (Figure 4b). We extract the time constants by fitting the distributions of $\tau_c$ and $\tau_e$ to the exponential distribution ($Ae^{-t/<\tau_e>}$) because the phenomenon is governed by the Poisson process. The time constants can be extracted with $\mu$s accuracy using the specific MOSFET measurement mode.

![Figure 3](image-url) (a) Schematic block diagram of a test pattern. (b) Unit cell.

![Figure 4](image-url) Definitions and extractions of two time constants ($<\tau_c>$, $<\tau_e>$) and amplitude ($\Delta V_{gs}$) from RTN (a) waveform data, (b) histogram of $V_{gs}$. 

\[ \langle \tau_e \rangle / \langle \tau_c \rangle = \exp \left( \frac{E_T - E_F}{kT \ln \left( \langle \tau_c \rangle / \langle \tau_e \rangle \right)} \right) \]
The time constant ratio \( \frac{\tau_e}{\tau_c} \) is also an important parameter in RTN because the energy level of a trap that causes RTN is related to the constant ratio as follows \([12,41–43]\).

\[
\frac{\tau_e}{\tau_c} = g \exp \left( \frac{E_T - E_F}{kT} \right)
\]

(11)

where \( E_T \) and \( E_F \) represent the energy of the trap and Fermi energy of the channel, respectively; \( k, T, \) and \( g \) represent Boltzmann constant, temperature, and degeneracy factor, respectively, where \( g \) is assumed to 1. Then, the energy of the trap level is indicated by (12).

\[
E_T - E_F = kT \ln \left( \frac{\tau_c}{\tau_e} \right)
\]

(12)

We can use the frame measurement mode to extract the time constant ratio, and the 1.2 million MOSFETs can be measured 10,000 times in 7000 s (sampling period = 0.7 s). An average of the time constant ratio \( \frac{\tau_e}{\tau_c} \) is the same as Count-L/Count-H (shown in Figure 4b), where Count-L and count-H are the numbers of low and high states, respectively \([41–44]\). When the time constant is greater than a sampling frequency of 0.7 s, the detected number of transition times is the same as the transition time of RTS characteristics. However, when the time constant is less than 0.7 s, the detected number of transition times is less than the real one; however, it is proportional to the real one because the absolute value of the time constant, which is less than the sampling frequency, cannot be extracted in this measurement. Then, the number of transition times is defined as the detected ones in the sampling frequency of 0.7 s.

2.3. Root Mean Square of RTN Waveform

The root mean square (RMS) of the signal waveform is often used for the representative parameter of noise \([45]\), and the RMS of the output voltage \( V_{\text{RMS}} \) is defined as follows in this study.

\[
V_{\text{RMS}} = \sqrt{\frac{1}{N-1} \sum_{i=1}^{N} (V_{\text{out},i} - \bar{V}_{\text{out}})^2} = A \sqrt{\frac{\tau_c}{\tau_{\text{e}}} + \frac{\tau_{\text{e}}}{\tau_c}}
\]

(13)

where \( V_{\text{out},i}, \bar{V}_{\text{out}}, N, \) and \( A \) are the output voltage at ith sampling, average of \( V_{\text{out}}, \) sampling numbers, and the amplitude of two-state RTN, respectively. Using \( V_{\text{RMS}} \), we can obtain MOSFETs with high noise from many measured MOSFETs. Figure 5 shows the relationship between \( V_{\text{RMS}} \) and RTN waveform. The waveform with large RTN corresponds to large \( V_{\text{RMS}} \).

Figure 5. Relation between \( V_{\text{RMS}} \) and RTN waveform.
3. Results and Discussion

3.1. Statistical Evaluation of RTN Characteristics

The 1/f noise increases with downscaling of MOSFETs, as mentioned above, and RTN also increase with the downscaling [12,36,37]. Figure 6 shows the Gumbel plot of VRMS for the various MOSFET sizes [36,37]. A large VRMS can be observed in small-size MOSFETs (L/W = 0.22/0.28, 0.22/0.3, 0.24/0.3, 0.24/0.3 µm). In this experiment, noise cannot be observed in large MOSFETs because the floor noise is relatively high at ~2.5 mV.

Figure 7a shows the Gumbel plot of VRMS for the various IDS varied from 0.13 to 12.7 µA. The sizes of MOSFETs are L/W = 0.22/0.28 µm and VBS = −1.0 V [39]. The data in (a) and (b) were measured by the frame and specific MOSFET measurement modes, respectively. The number of MOSFETs with large noise increases with decreasing IDS, which is controlled by VGS. This means that the event probability of large noise increases with decreasing VGS because the number of channel electrons decreases with decreasing VGS, and then the effect of a trapped electron charge becomes large with decreasing number of channel electrons. The number of channel electrons also decreases with the shrinkage of transistor size shown in Figure 6, and then, the probability increases with decreasing channel size. Figure 7b shows the waveform of typical MOSFETs for IDS of 0.13, 0.38, and 1.3 µA [39]. The time constants and amplitude are modulated by IDS. With increasing IDS (VGS), amplitude and τc decrease, whereas τc slightly increases. An increase in VGS decreases Eτ-EF, and then, the time to capture decreases as shown in Equation (11). The difference between the modulation of τc and ττc is discussed later. The modulation of amplitude is caused by a decrease in the number of electrons, as discussed above. It is considered that decreasing the time to capture and increasing amplitude with decreasing VGS increases the event probability of large noise. Figure 8a shows the Gumbel plot of VRMS for the various back bias (VBS). VBS varied from −0.075 to −1.38 V, and Figure 8b shows the waveform of typical MOSFETs for VBS of 0.6 1.0 and 1.3 V [39]. The probability increases with the absolute value of VBS in (a). In this experiment, IDS was constant at 1.0 µA, and this means that the number of electrons was almost the same for each VBS. Increasing VBS caused channel percolation [46–49], making the channel thickness narrow and percolated and increasing electron energy [50]. The probability is increased by channel percolation [46,47], and the varying electron energy modulates the time constants. In MOSFETs with RTN, the amplitude does not increase with increasing VBS because the number of electrons is the same for each VBS. This means that channel percolation increases the probability of RTN generation.
Figure 7. (a) Gumbel plot of $V_{\text{RMS}}$ for the various $I_{\text{DS}}$. $I_{\text{DS}}$ varied from 0.13 to 12.7 $\mu$A, and (b) waveform of typical MOSFETs for $I_{\text{DS}}$ of 0.13, 0.38, and 1.3 $\mu$A. The sizes of MOSFETs are $L/W = 0.22/0.28 \mu$m and $V_{BS} = 1.0$ V.

Figure 8. (a) Gumbel plot of $V_{\text{RMS}}$ for various $V_{BS}$. $V_{BS}$ varied from 0.075 to 1.38 V, and (b) waveform of typical MOSFETs for $V_{BS}$ of 0.6, 1.0 and 1.3 V. The sizes of MOSFETs are $L/W = 0.22/0.28 \mu$m and $I_{\text{DS}} = 1.0$ $\mu$A.
Figure 9 shows the Gumbel plot of the RTN amplitude for MOSFETs with varying channel doping [51]. The channel percolation is accelerated by increasing channel doping concentration [46–48]. This figure shows that the probability of the number of MOSFETs with large amplitude increases with doping concentration. RTN is increased by channel doping as well as doping the concentration near the source and drain regions. Figure 10 shows the Gumbel plot of $V_{RMS}$ for various Halo implantation concentrations [52]. The number of MOSFETs with large RTN increases with an increase in Halo implantation concentration. This indicates that the high dose in the channel region or near the source/drain region results in high RTN because of channel percolation enhancement.

![Gumbel plot of RTN amplitude for MOSFETs with varying channel doping.](image)

**Figure 9.** Gumbel plot of the RTN amplitude for MOSFETs with varying channel doping. The channel doping concentrations are varied $2.3 \times 10^{17}$, $3.6 \times 10^{17}$, $5.2 \times 10^{17}$ cm$^{-3}$, respectively.

![Energy band diagrams and energy distribution of traps causing RTN.](image)

**Figure 10.** Gumbel plot of the RTN amplitude for MOSFETs with varying channel doping. The channel doping concentrations are varied $2.3 \times 10^{17}$, $3.6 \times 10^{17}$, $5.2 \times 10^{17}$ cm$^{-3}$, respectively.

Figure 11 shows the energy band diagrams and energy distribution of traps causing RTN for $V_{gs}$ of 0.57, 0.53, and 0.46 V, respectively [41,42]. The difference between $E_{T}$ and $E_{F}$ for electrons is calculated using Equation (11). The blue shading and red solid bars in Figure 11 show the energy distribution of traps causing RTN in each measurement condition and common traps in all conditions, respectively. Although the shape of the distribution of each $V_{gs}$ is almost the same, and the energy of common traps in all $V_{gs}$ increases with decreasing $V_{gs}$. The conduction band edge ($E_{C}$), the bottom sub-band energy ($E_{sub}$), and 2nd sub-band energy ($E_{2nd}$) in the inversion layer and $E_{F}$ are indicated in Figure 11 [50]. The energy levels of sub-bands were calculated using Equation (14) [50].

$$E_{j} = \left[ \frac{3\hbar E_{s}}{4\sqrt{2m_{s}}} \left( j + \frac{3}{4} \right) \right]^{\frac{3}{2}}, j = 0, 1,$$

where $E_{s}$ is the electric field, $\hbar$ and $m_{s}$ represent Planck’s constant and effective mass of electrons, respectively. $E_{j}$ is $j$th sub-band energy, and $E_{sub}$ and $E_{2nd}$ represent $E_{0}$ and $E_{1}$,
respectively. The main energy distribution for each V<sub>gs</sub> locates higher energy than the conduction band edge. It is considered that the energy level of traps is widely distributed, and the energy of the detected traps is determined by the electron energy in E<sub>sub</sub> and E<sub>2nd</sub>. Conversely, the energy of common traps in all V<sub>gs</sub> increases with decreasing V<sub>gs</sub> because the influence of trap energy on V<sub>gs</sub> is larger than that of electron energy in the channel.

![Figure 11](image)

**Figure 11.** Conduction band diagrams and energy distribution of the traps causing RTN for V<sub>gs</sub> of 0.57, 0.53, and 0.46 V, respectively.

### 3.2 Multi-State RTN

Large V<sub>RMS</sub> RTN includes both two-state and multi-state RTN [34,53–56], which is considered to be generated by multi-traps. The analysis of trap characteristics, such as time constants and amplitude, in multi-state RTN is more difficult than that of two-state. Figure 12 shows the appearance probability of RTN with two, three, four, and more than four states. A large RTN (V<sub>RMS</sub> > 680 µV) was obtained by a frame measurement mode of the sampling period of 0.7 s/frame in I<sub>DS</sub> = 1 µA. 131,072 MOSFETs (L/W = 0.22/0.28 µm) were measured, and 2575 MOSFETs with large V<sub>RMS</sub> can be extracted. Then, we selected MOSFETs with large RTN and measured them by a specific measurement mode of a sampling period of 1 µs and a long sampling time of 10 min (sampling points = 6 × 10<sup>8</sup>) for the same bias condition [57,58]. Figures 13–15 show the (a) waveform, (b) time lag plot (TLP), and (c) histogram for typical three-, four-, and six-state RTN. The number of peaks and the transition of each state can be understood via TLP [53,54,56].

![Figure 12](image)

**Figure 12.** Appearance probability of RTN with two, three, four, and more than four states. 2575 MOSFETs with large V<sub>RMS</sub> can be extracted from 131,072 MOSFETs (L/W = 0.22/0.28 µm).
Figures 13–15 show the (a) waveform, (b) time lag plot (TLP), and (c) histogram for typical three-, four-, and six-state RTN. The inset figure (c) shows the same data of the vertical axis of the log (histogram).

Figures 13–15 show the (a) waveform, (b) time lag plot (TLP), and (c) histogram for typical three-, four-, and six-state RTN. The number of peaks and the transition of each state can be understood via TLP [53,54,56]. Figures 13, 14 and 15b show the relationship of \( i \)th and \((i + 10)\)th \( V_{gs} \) for the constant IDS. As shown in Figure 13b, transitions occur not from the lowest state to the highest state, but only via the medium state. When the trapping probability of some traps is even, the number of states should be even, and the transition from one position to the next can occur. To begin with, an odd number of states implies that the trapping probability for each trap is not independent of each other. A similar transition phenomenon occurs even in a four-state case. As shown in Figure 14b, transitions did not occur from the lowest state to the highest state or from the second-lowest state to the second-highest state. This also means that there are more than two traps, and the probability of trapping for each trap is not independent of each other. The characteristics of multi-trap RTN can be understood via TLP and waveforms [56]; however, these analyses become more difficult as the number of states increases.

Figures 13–15 show the (a) waveform, (b) TLP, and (c) histogram for a typical three-, four-, and six-state RTN. The number of peaks and the transition of each state can be understood via TLP [53,54,56]. Figures 13, 14 and 15b show the relationship of \( i \)th and \((i + 10)\)th \( V_{gs} \) for the constant IDS. As shown in Figure 13b, transitions occur not from the lowest state to the highest state, but only via the medium state. When the trapping probability of some traps is even, the number of states should be even, and the transition from one position to the next can occur. To begin with, an odd number of states implies that the trapping probability for each trap is not independent of each other. A similar transition phenomenon occurs even in a four-state case. As shown in Figure 14b, transitions did not occur from the lowest state to the highest state or from the second-lowest state to the second-highest state. This also means that there are more than two traps, and the probability of trapping for each trap is not independent of each other. The characteristics of multi-trap RTN can be understood via TLP and waveforms [56]; however, these analyses become more difficult as the number of states increases.
3.3. Time Constants in Individual RTN

As the extraction of multi-trap phenomena is difficult, as discussed in Section 3.2, we discuss the time constants and amplitude only in two-state RTN [59]. Figure 16 shows (a) $\tau_c$ and (b) $\tau_e$ as a function of $I_{DS}$, respectively. These data are measured at $I_{DS}$ of 0.1, 0.3, 1.0, 3.0, and 5.0 $\mu$A. The data in Figure 16 show how parameters from all two-level RTN can be extracted in common under four or five $I_{DS}$, and thus, the number of selected data points was 22.

![Figure 16](image_url)

Figure 16. (a) $\tau_c$ and (b) $\tau_e$ as a function of $I_{DS}$. These data are measured at $I_{DS}$ of 0.1, 0.3, 1.0, 3.0, and 5.0 $\mu$A. The number of data points is 22.

Figure 17a shows $\tau_c/\tau_e$ and $E_T-E_F$ as a function of $I_{DS}$ and Figure 17b band diagram of MOS structure for changing $V_{GS}$ ($I_{DS}$). $\tau_c/\tau_e$ and $E_T-E_F$ are calculated from the data in Figure 16 and Equation (12), respectively. $\tau_c$ and $\tau_e$ decrease and increase with an increase in $I_{DS}$ ($V_{GS}$), and the absolute slope of $\tau_e$ is significantly larger than that of $\tau_c$. Large trap energy ($E_T$) decreases with an increase in $V_{GS}$ than that of channel electron ($E_C$: bottom energy of conduction band). Then, with increasing $V_{GS}$ ($I_{DS}$), the energy barrier from the channel electron to the trap decreases and that from the trapped electron to the channel increases. As a result, the time to capture and time to emission decreases and increases, respectively, with increasing $V_{GS}$ ($I_{DS}$). The transition probability depends on the energy barrier height between a trap and channel. $\tau_e$ depends only on the energy barrier because only one electron is captured in a trap. Meanwhile, $\tau_c$ depends not only on the energy barrier, but also on the number of electrons in a channel because the number of channel electrons increases as $V_{GS}$ ($I_{DS}$) increases. Then, the dependency of $\tau_c$ on $I_{DS}$ is more significant than that of $\tau_e$. $E_T-E_F$ in Figure 17 changed by approximately 175 mV during $I_{DS}$ ($V_{GS}$) from 0.1 (0.53V) to 5.0 $\mu$A (0.75V). Based on these values, $E_T-E_F$ changes by 0.18 V, whereas $V_{GS}$ changes by 0.22 V. The distance between the traps and the channel was 4.6 nm due to the gate oxide thickness of 5.7 nm. However, $\tau_c$ depends not only on the trap energy, but also on the number of channel electrons; thus, $E_T-E_F$ values cannot be calculated using Equation (12). The distance is considered to be shorter than the calculated value. $\tau_e$ values for almost all samples monotonically increased with increasing $I_{DS}$. This suggests that the distance from the trap to the channel is shorter than that to the gate electrode. The distance between the trap and channel is shorter than 2.85 nm, which is the center of the gate oxide thickness. Figure 18a,b show the amplitude and transition frequency as a function of $I_{DS}$ for the same samples as those in Figures 16 and 17, respectively. For a sufficiently long measuring period, the transition frequency (TF) was calculated using the following equation.

$$
TF \approx \frac{N_c}{\tau_e} \approx \frac{N_c}{\tau_c}
$$

(15)
The amplitude decreases and the TF increases with an increase in ID_{DS} for almost all samples. This is caused by the increase in the number of channel electrons as ID_{DS} increases. However, the amplitude and TF of some samples did not exhibit monotony, which is due to the percolation channel effect [46–49]. The distance between the channel and trap changes as ID_{DS} (VGS) changes because of the formation of the percolation channel.

### 3.4. Effect of Drain Current on Appearance Probability and Amplitude

Figure 19 shows the Gumbel plot of the V_{RMS} for 18,048 MOSFETs. ID_{DS} varied from 0.1 to 20 μA. The floor noise in this experiment was smaller than the others and was approximately 35 μV_{RMS} [60]. In Figure 7, V_{RMS} decreases with an increase in ID_{DS} for all V_{RMS}. In Figure 19, larger V_{RMS} can also be observed in small ID_{DS} in relatively large V_{RMS} regions. However, the higher appearance probability in large ID_{DS} than that in small ID_{DS} for the small V_{RMS} region of less than 500 μV could not be observed in Figure 7 because the floor noise was approximately 1 mV in that experiment. The amplitude characteristics are the same as the V_{RMS} characteristics, and the distribution of the time constants is the same for all conditions [60]. Figure 20 shows the frequency of RTN with two, three, and more than three states in 18,048 MOSFETs. The frequency of all states increases with ID_{DS}.
Figure 19. Gumbel plot of the $V_{\text{RMS}}$ for 18,048 MOSFETs. $I_{\text{DS}}$ varied from 0.1 to 20 μA. The floor noise was a 35-μVRMS.

Figure 20. Frequency of RTN with two, three, and more than three states in 18,048 MOSFETs.

It is assumed that the probability that electrons and percolation paths are close to each other increases as $I_{\text{DS}}$ increases, increasing the number of electrons in the channel and the number of percolation paths. Figure 21 shows the Gumbel plot for two-state RTN. Notably, frequency sometimes increases with an increase in $I_{\text{DS}}$ even though the effect of trapped electrons on the channel decreases with an increase in the electron density in the channel.

Figure 21. Relationship of time constants between continuous on-state and periodically switched conditions. (a) $\tau_c$, (b) $\tau_e$. 

(a) 

(b)
3.5. Modulation of Time Constants

In Section 3.3, the time constants were measured under constant conditions. The differences between time constants and VRMS in continuous on-state and periodically switched conditions are discussed in this section [61]. As shown in Figure 16, V<sub>GS</sub> dependence on τ<sub>c</sub> is larger than that of τ<sub>e</sub>, and this suggests that the cycle period (τ<sub>c</sub> + τ<sub>e</sub>) in on-state is longer than that in off-state because the V<sub>GS</sub> of off-state is smaller than that of on-state. Figure 21a,b show the time constant relationship between continuous on-state and periodically switched conditions. In the periodically switched condition, MOSFETs cycled for 10.6 msec in 700 ms, which was a measurement cycle. Although τ<sub>e</sub> of almost all samples are the same in both conditions, τ<sub>c</sub> of some samples in the periodically switched condition is larger than that in continuous on-state. Figure 22 shows (a) histogram of the V<sub>RMS</sub> difference between continuous on-state and periodically off-state (∆V<sub>RMS</sub>) and (b) schematic waveform of RTN in continuous on-state and periodically off-state, respectively. Though V<sub>RMS</sub> of 5% samples was increased, that of 95% was not changed or decreased in the periodically switched condition. As a result, V<sub>RMS</sub> decreased in the periodically switched condition, with a few exceptions. This suggests that V<sub>RMS</sub> can be reduced by the modulation of operation conditions, even in the same MOSFET.

3.6. Device Structure Dependence of RTN

In the above results and discussions in Sections 3.1–3.5, the dependance of RTN characteristics on operation conditions is mainly described. In Section 3.6, the dependance of RTN characteristics on the structure of MOSFETs, such as buried channel MOSFETs and asymmetric source–drain structure MOSFETs, are described [57,62–65].

3.6.1. Buried Channel MOSFETs

Figure 23 shows the structure of buried channel MOSFETs studied in this work. To discuss the effects of n-Si layer widths and the distance between the channel and SiO<sub>2</sub>/Si interface, n-Si layer width was varied to be 0, 10, 25, and 60 nm for standard, narrow, middle, and deep samples formed by arsenic ion implantation, respectively, and the high-energy ion implantation created not only a deep channel, but also a wide channel in the vertical direction to the SiO<sub>2</sub>/Si interface. Figures 24 and 25 show the Gumbel plots of V<sub>RMS</sub> for the standard, narrow, middle, and deep samples and the V<sub>BS</sub> dependance of V<sub>RMS</sub> for the narrow, middle, and deep samples, respectively [57,65].
Figure 23. Structure of buried channel MOSFETs studied in this work and the channel width for each sample.

| Sample name | n-Si layer width (nm) |
|-------------|-----------------------|
| Standard    | No ion implantation   |
| Narrow      | 20 nm                 |
| Middle      | 40 nm                 |
| Wide        | 60 nm                 |

Figure 24. Gumbel plots of $V_{RMS}$ for standard, narrow, middle, and deep samples.

Figure 25. $V_{BS}$ dependance of $V_{RMS}$ for narrow, middle, and deep samples.

The channel length and width were 0.22 and 0.28 μm, respectively. $I_{DS}$ was 100 nA, and $V_{BS}$ in Figure 24 was $-1.5$ V and varied from $-1.0$ V to $-2.0$ V in Figure 25, respectively. The $V_{RMS}$ values for the standard and Narrow samples are the same, and the frequency of large $V_{RMS}$ decreases with an increase in n-Si width and/or depth. This means that RTN cannot be decreased by the 20 nm buried channel, but can be decreased by forming a buried channel of 40 nm and more. By increasing the back bias, $V_{RMS}$ increases for all samples, and the effect of $V_{BS}$ remarkably appeared for the wide sample. By applying the back bias,
the channel pushes onto the SiO\textsubscript{2}/Si interface, and the channel thickness decreases. The buried channel is extremely effective for decreasing RTN because the channel is separated from SiO\textsubscript{2}/Si interface and the wide channel becomes difficult to form the percolation path. Furthermore, the buried channel MOSFET in the isolated well was employed to evaluate \( V_{BS} \) dependance [64], and \( V_{BS} \) can be varied from 0 V in this structure because the well voltage can be changed freely. The gate length and gate width of the MOSFETs are 0.32 and 0.32 \( \mu \)m, respectively. \( I_{DS} \) was 1 \( \mu \)A, vs. was 1.5 V, and \( V_{well} \) of the normal well and isolated well were 0 and 1.5 V, respectively; thus, \( V_{BS} \) was set at −1.5 and 0 V for the normal well and isolated well, respectively.

Figure 26 shows the Gumbel plot of the \( V_{RMS} \) for the buried channel and surface channel MOSFETs with the back bias conditions of 0 and −1.5 V. \( V_{RMS} \) of the buried channel MOSFETs at \( V_{BS} = −1.5 \) V is significantly less than those of surface channel; however, that at \( V_{BS} = 0 \) V is larger than those of the surface channel even though those of the surface channel do not depend on \( V_{BS} \). Figure 27 shows the normal probability plot of the subthreshold swing for the same sample of Figure 26. The subthreshold swing of buried channel MOSFETs with \( V_{BS} = 0 \) is much smaller than the others. A strong relationship between the subthreshold swing and \( V_{RMS} \) has been reported [64]. The result strongly suggests that the increase in \( V_{RMS} \) is enlarged by the physical origin, which increases the subthreshold swing, and the origin is an enhancement of the percolation path formation [64].

Note that RTN has to be enhanced by a minimal small gate control effect on the channel. Furthermore, the variability of the threshold voltage is increased using the buried channel MOSFETs; thus, we cannot introduce buried channel MOSFETs when the fixed pattern noise is critical for device performance.

![Figure 26. Gumbel plot of \( V_{RMS} \) for the buried channel and surface channel MOSFETs with the back bias conditions of 0 and −1.5 V.](image1)

![Figure 27. \( V_{BS} \) dependance of \( V_{RMS} \) for the narrow, middle, and deep samples.](image2)
3.6.2. Asymmetry Source and Drain Width MOSFETs

Figure 28 shows the layout structure of rectangular and trapezoidal shape MOSFETs used in this experiment [62,63]. In the trapezoidal MOSFETs, when current flows from the left to right direction, the source has a wide gate width, and when current flows from the right to left direction, the source has a shallow gate width. The Gumbel plots of \(V_{\text{RMS}}\) for trapezoidal ((a) \(W_D < W_S\) and (b) \(W_S < W_D\)) and (c) rectangular MOSFETs are shown in Figure 29 [62]. The gate width of rectangular MOSFETs was set as the average of the gate width of trapezoidal MOSFETs. \(I_{\text{DS}}\) was varied from 0.1 to 11 μA for constant \(V_{\text{BS}}\) of −1.9 V and \(V_{\text{DS}}\) of 1.4 V. In (c) rectangular MOSFETs, similar phenomena, as shown in Figure 19, are obtained. In contrast, in the trapezoidal MOSFETs, \(V_{\text{RMS}}\) increases with an increase in \(I_{\text{DS}}\) (\(V_{\text{GS}}\)), and those of \(W_D < W_S\) are larger than those of \(W_S < W_D\). \(V_{\text{DS}}\) is larger than \(V_{\text{GS}}\) in this experiment. MOSFETs were operated in the saturation region, and the channel formed near the source. Increasing \(I_{\text{DS}}\) increases electron density in the channel, and the electron density at the source of MOSFETs with \(W_D < W_S\) is less than that with \(W_S < W_D\). These characteristics indicate that the influence of a charged trap reduces at a high carrier density condition [39,60,62]. This means that the electron density and the location in the channel are important factors affecting RTN characteristics. RTN characteristics were evaluated for various \(V_{\text{DS}}\) using rectangular and trapezoidal MOSFETs.

![Figure 28. Layout diagrams of the measured transistors with various gate shapes.](image)

Figure 29 shows the Gumbel plots of \(V_{\text{RMS}}\) for trapezoidal and rectangular MOSFETs. \(I_{\text{DS}}\) was varied from 0.1 to 11 μA for constant \(V_{\text{BS}}\) of −1.9 V and \(V_{\text{DS}}\) of 1.4 V.

![Figure 29. Gumbel plots of \(V_{\text{RMS}}\) for trapezoidal MOSFETs.](image)

Figure 30 shows the Gumbel plots of \(V_{\text{RMS}}\) for trapezoidal ((a) \(W_D < W_S\) and (b) \(W_S < W_D\)) and (c) rectangular MOSFETs. \(V_{\text{DS}}\) was varied from 0.1 V to 1.4 V for constant \(I_{\text{DS}}\) of 10 μA and \(V_{\text{BS}}\) of −1.9 V [63]. The \(V_{\text{DS}}\) dependance of \(V_{\text{RMS}}\) for the (c) rectangular and (b) trapezoidal with \(W_S < W_D\) MOSFETs is the same, and \(V_{\text{RMS}}\) increases as \(V_{\text{DS}}\) increases, monotonically. The dependance of (b) trapezoidal with \(W_S < W_D\) on \(V_{\text{DS}}\) is larger than that of rectangular MOSFETs. In contrast, \(V_{\text{RMS}}\) increases with an increase in \(V_{\text{DS}}\) at less than 0.3 V; however, \(V_{\text{RMS}}\) decreases with an increase in \(V_{\text{DS}}\) at >0.3V for trapezoidal
MOSFETs with $W_S > W_D$. When $V_{DS}$ is smaller than the pinch-off voltage ($V_{GS} - V_{TH} = 0.3$ V in this experiment), the channel is uniformly formed under the gate oxide, and the channel vanishes at the drain edge at the pinch-off voltage. The vanished region expands with increasing $V_{DS}$. On the other hand, $I_{DS}$ was set at a constant of 10 $\mu$A, and this means that $V_{GS}$ decreases as $V_{DS}$ increases at less than a pinch-off voltage of 0.3V. In rectangular MOSFETs, $V_{RMS}$ increases with a decrease in $V_{GS}$, which is the same effect as shown in Figure 7. In trapezoidal MOSFETs with $W_S < W_D$, $V_{DS}$ dependence was enhanced by reducing the channel width. In trapezoidal MOSFETs with $W_D < W_S$, $V_{DS}$ dependence is the same as others at less $V_{DS}$ than a pinch-off voltage of 0.3 V. However, the opposite dependency is obtained at larger $V_{DS}$ than the pinch-off voltage. It is considered that the apparent gate width of MOSFETs ($W_D < W_S$) increases when the pinch-off point reaches the source, and then, the size effect of $V_{RMS}$ shown in Figure 6 is obtained. These data imply that the noise strength depends heavily on operation conditions, which means that the location and electron density in a channel are critical for RTN generation.

![Graph](image)

**Figure 30.** Gumbel plots of $V_{RMS}$ for trapezoidal and rectangular MOSFETs. $V_{DS}$ was varied from 0.1 V to 1.4V for constant $I_{DS}$ of 10 $\mu$A and $V_{BS}$ of −1.9 V.

Although using trapezoidal MOSFETs in real electronic devices is difficult, changing the shape of MOSFETs is very useful to obtain much information about RTN characteristics. For example, the effect of trap at the isolation edge can be evaluated using octagonal MOSFETs, which have only a gate edge and no shallow trench isolation edge [62].

### 3.6.3. MOSFETs with Atomically Flat Gate Insulator/Si Interface

The roughness of the interface between the gate insulator and Si is essential for MOSFETs. The interface roughness degrades not only electron mobility [66–71] and gate dielectric reliability [72–74], but also noise generation [71,75,76]. An atomically flat interface [77–84] is effective for reducing low-frequency noise [79,83–87].

Figure 31 shows images of an atomically flat surface and as-received Si(100) measured by atomic force microscopy (AFM). The atomically flat surface was formed in the active region with shallow trench isolation and was measured after the gate oxide formation and following oxide stripping [84]. The average roughness (Ra) of the conventional surface is 0.12 nm, which is the same as the initial surface of Si(100). In an atomically flat surface, a step and terrace structure can be obtained, and the step height is the same as the monoatomic step length of Si(100) of 0.135 nm. The terrace width (L) is defined by the following equation using the off-angle ($\theta$) to the just (100) orientation. The average roughness in the trace of the atomically flat interface was less than 0.04 nm, which is the detection limit of our AFM system.

\[
L = \frac{0.135}{\tan \theta} \text{ (nm)} \tag{16}
\]
Figure 31. Surface images of atomically flat and as-received Si(100) (before flattening) surfaces measured by atomic force microscopy.

Figure 32 shows the Gumbel plot of $V_{\text{RMS}}$ for the atomically flat and conventional SiO$_2$/Si interface [84]. The noise of the atomically flat interface is less than that of the conventional interface. This means that introducing the atomically flat interface is extremely effective for reducing RTN as well as 1/f noise [86–88]. The atomically flat surface was formed before gate oxidation in this experiment [84].

To implement the surface flattening process, a low temperature of less than 900 °C and low oxidation species, such as O$_2$ and H$_2$O, must be required [81,82,85]. There is another method for flattening the surface first and keeping it during the process steps preceding gate oxidation [85,87,88]. Other problems exist, such as STI edge shape and dopant segregation, and the solutions to these problems may affect not only MOSFET characteristics, but also noise [84]. The flattening process just before the gate oxidation is superior to the flattening process in the first step for introducing interface flattening between SiO$_2$ and Si, and this can be obtained by low temperature Ar annealing by reducing oxidation species.

4. Conclusions

The importance of low-frequency noise in LSI, and various effects on RTN, such as MOSFETs’ size, bias and operation conditions, and device structures, are described. The measurement technique using the array test circuit and the extraction of important parameters (time constants and amplitude) in RTN characteristics are also described. Time constants can be extracted essentially using classical equations; however, it is not as simple when downsizing MOSFETs and reducing the number of channel electrons, and the
percolation path is formed. Variability of low-frequency noise increases with shrinkage of MOSFETs. In this paper, we evaluated relatively large planer MOSFETs (L = 0.22–0.4 µm), unfortunately. The size of MOSFETs has been downscaled to less than 10 nm and the structure has changed the planer to FinFET, recently. We have to continue the evaluation of such miniaturized and new structure devices. To assess the effect of this noise on MOSFETs, we have to understand their characteristics statistically, and then, sufficient samples must be accurately evaluated in a short period.

**Funding:** This research received no external funding.

**Acknowledgments:** The author acknowledges Shigetoshi Sugawa, Rihito Kuroda, Tetsuya Goto, Tomoyuki Suwa, Keninchi Abe, Philippe Gaubert, Yuki Kumagai, Takafumi Fujisawa, Hiroyuki Suzuki, Akihiro Yonezawa, Toshiki Obara, Takezo Mawaki, Shinya Ichino, Ryo Akimoto, and Tatsuki Ueta for their measurements and useful discussions and Yutaka Kamata and Katsuhiko Shibusawa for fabrication of the array test circuit and useful discussions.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Dennard, R.H.; Gaensslen, F.H.; Kuhn, L.; Yu, H.N. Design of micron MOS switching devices. In Proceedings of the 1972 International Electron Devices Meeting, Washington, DC, USA, 4–6 December 1972; pp. 168–170.
2. Dennard, R.H.; Gaensslen, F.H.; Rideout, V.L.; Bassous, E.; LeBlanc, A.R. Design of ion-implanted MOSFET’s with very small physical dimensions. *IEEE J. Solid-State Circuits* **1974**, *9*, 256–268. [CrossRef]
3. Moore, G.E. Cramming more components onto integrated circuits. *Electronics* **1965**, *38*, 114. [CrossRef]
4. Boukhbza, J.; Plivier, P. Flash Memory Integration -Performance and Energy Considerations; Elsevier Ltd.: Oxford, UK, 2017.
5. Parameswaran, S.; Hui, G. Power consumption in CMOS combinational logic blocks at high frequencies. In Proceedings of the ASP-DAC ’97: Asia and South Pacific Design Automation Conference, Chiba, Japan, 28–31 January 1997; pp. 195–200.
6. Appuswamy, R.; Olma, M.; Ailamaki, A. Scaling the Memory Power Wall With DRAM-Aware Data Management. In Proceedings of the 11th International Workshop on Data Management on New Hardware, Melbourne, VIC, Australia, 31 May–July 2015.
7. Poess, M.; Nambiar, R.O. Energy cost, the key challenge of today’s data centers: A power consumption analysis of TPC-C results. In Proceedings of the 34th International Conference on Very Large Data Bases, Auckland, New Zealand, 23–28 August 2008; pp. 1229–1240.
8. Karyakin, A.; Salem, K. An analysis of memory power consumption in database systems. In Proceedings of the 13th International Workshop on Data Management on New Hardware, Chicago, IL, USA, 15 May 2017.
9. Carter, J.; Rajamani, K. Designing Energy-Efficient Servers and Data Centers. *Computer* **2010**, *43*, 76–78. [CrossRef]
10. Ohmi, T.; Hirayama, M.; Teramoto, A. New era of silicon technologies due to radical reaction based semiconductor manufacturing. *J. Phys. D Appl. Phys.* **2006**, *39*, R1–R17. [CrossRef]
11. Uren, M.J.; Day, D.J.; Kirton, M.J. 1/f and random telegraph noise in silicon metal-oxide-semiconductor field-effect transistors. *Appl. Phys. Lett.* **1985**, *47*, 1195–1197. [CrossRef]
12. Kirton, M.J.; Uren, M.J. Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/f) noise. *Adv. Phys.* **1989**, *38*, 367–468. [CrossRef]
13. Christensson, S.; Lundström, I.; Svensson, C. Low frequency noise in MOS transistors—I Theory. *Solid State Electron.* **1968**, *11*, 797–812. [CrossRef]
14. Toita, M.; Vandamme, L.K.J.; Sugawa, S.; Teramoto, A.; Ohmi, T. Geometry and bias dependence of low-frequency random telegraph signal and 1/f noise levels in mosfets. *Fluct. Noise Lett.* **2005**, *5*, L539–L548. [CrossRef]
15. Sugawa, S. The Advanced Technology of the Semiconductor Integrated Circuits Needs the “Analog Intelligence” Again. *DENSOTech. Rev.* **2005**, *10*, 3–9. (In Japanese)
16. Leyris, C.; Martinez, F.; Valenza, M.; Hoffmann, A.; Vildeuil, J.C.; Roy, F. Impact of Random Telegraph Signal in CMOS Image Sensors for Low-Light Levels. In Proceedings of the 32nd European Solid-State Circuits Conference, Montreux, Switzerland, 19–21 September 2006; pp. 376–379.
17. Wang, X.; Rao, P.R.; Mierop, A.; Theuwsken, A.J.P. Random Telegraph Signal in CMOS Image Sensor Pixels. In Proceedings of the International Electron Devices Meeting, San Francisco, CA, USA, 11–13 December 2006; pp. 115–118.
18. Chao, C.Y.-P.; Tu, H.; Wu, T.M.-H.; Chou, K.-Y.; Yeh, S.-F.; Yin, C.; Lee, C.-L. Statistical Analysis of the Random Telegraph Noise in a 1.1 µm Pixel, 8.3 MP CMOS Image Sensor Using On-Chip Time Constant Extraction Method. *Sensors* **2017**, *17*, 2704. [CrossRef] [PubMed]
19. Chao, C.Y.-P.; Yeh, S.-F.; Wu, M.-H.; Chou, K.-Y.; Tu, H.; Lee, C.-L.; Yin, C.; Paillet, P.; Goiffon, V. Random Telegraph Noises from the Source Follower, the Photodiode Dark Current, and the Gate-Induced Sense Node Leakage in CMOS Image Sensors. *Sensors* **2019**, *19*, 5447. [CrossRef]
20. Kuroda, R.; Teramoto, A.; Sugawa, S. Impacts of Random Telegraph Noise with Various Time Constants and Number of States in Temporal Noise of CMOS Image Sensors. ITE Trans. Media Technol. Appl. 2018, 6, 171–179. [CrossRef]
21. Wang, X.; Snoeij, M.F.; Rao, P.R.; Mierop, A.; Theuwissen, A.J.P. A CMOS Image Sensor with a Buried-Channel Source Follower. In Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 3–7 February 2008; pp. 62–595.
22. Toh, S.O.; Tsukamoto, Y.; Zheng, G.; Jones, L.; Tsu-Jae King, L.; Nikolic, B. Impact of random telegraph signals on V_{min} in 45 nm SRAM. In Proceedings of the IEEE International Electron Devices Meeting, Baltimore, MD, USA, 24 July 2020; pp. 767–770.
23. Takeuchi, K.; Nagumo, T.; Takeda, K.; Asayama, S.; Yokogawa, S.; Imai, K.; Hayashi, Y. Direct observation of RTN-induced SRAM failure by accelerated testing and its application to product reliability assessment. In Proceedings of the Symposium on VLSI Technology, 15–17 June 2010; pp. 189–190.
24. Tanizawa, M.; Ohbayashi, S.; Okagaki, T.; Sonoda, K.; Eikyu, K.; Hirano, Y.; Ishikawa, K.; Tsuchiya, O.; Inoue, Y. Application of a Statistical Compact Model for Random Telegraph Noise to Scaled-SRAM V_{min} Analysis. In Proceedings of the Symposium on VLSI Technology, Honolulu, HI, USA, 15–17 June 2010; pp. 95–96.
25. Aadithya, K.V.; Demir, A.; Venugopalan, S.; Roychowdhury, J. Accurate Prediction of Random Telegraph Noise Effects in SRAMs and DRAMs. IEEE Trans. Computer-Aided Des. Integr. Circuits Syst. 2013, 32, 73–86. [CrossRef]
26. Compagnoni, C.M.; Gusmeroli, R.; Spinelli, A.S.; Lacaita, A.L.; Bonanomi, M.; Visconti, A. Statistical Investigation of Random Telegraph Noise ID Instabilities in Flash Cells at Different Initial Trap-filling Conditions. In Proceedings of the International Reliability physics symposium, Phoenix, AZ, USA, 15–19 April 2007; pp. 161–166.
27. Tega, N.; Miki, H.; Osabe, T.; Kotabe, A.; Otsuga, K.; Kurata, H.; Kamohara, S.; Tokami, K.; Ikeda, Y.; Yamada, R. Anomalously Large Voltage Fluctuation due to Complex Random Telegraph Signal in Floating Gate Flash Memory. In Proceedings of the International Electron Devices Meeting, San Francisco, CA, USA, 11–13 December 1995; pp. 491–494.
28. Kurata, H.; Otsuga, K.; Kotabe, A.; Kajiyama, S.; Osabe, T.; Sasago, Y.; Narumi, S.; Tokami, K.; Kamohara, S.; Tsuchiya, O. The Impact of Random Telegraph Signals on the Scaling of Multilevel Flash Memories. In Proceedings of the Symposium on VLSI Circuits, Honolulu, HI, USA, 15–17 June 2006; pp. 112–113.
29. Kurata, H.; Otsuga, K.; Kotabe, A.; Kajiyama, S.; Osabe, T.; Sasago, Y.; Narumi, S.; Tokami, K.; Kamohara, S.; Tsuchiya, O. Random Telegraph Signal in Flash Memory: Its Impact on the Scaling of Multilevel Flash Memory Beyond the 90-nm Node. IEEE J. Solid-State Circuits 2007, 42, 1362–1369. [CrossRef]
30. Sing-Rong, L.; McMahon, W.; Lu, Y.L.R.; Yung-Huei, L. RTS Noise Characterization in Flash Cells. IEEE Electron Device Lett. 2008, 29, 106–108.
31. Ghetti, A.; Compagnoni, C.M.; Spinelli, A.S.; Visconti, A. Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca-Nanometer Flash Memories. IEEE Trans. Electron Devices 2009, 56, 1746–1752. [CrossRef]
32. Cai, Y.; Song, Y.H.; Kwon, W.-H.; Lee, B.Y.; Park, C.-K. The Impact of Random Telegraph Signals on the Threshold Voltage Variation of 65 nm Multilevel NOR Flash Memory. Jpn. J. Appl. Phys. 2008, 47, 2733. [CrossRef]
33. Toita, M.; Sugawa, S.; Teramoto, A.; Ohmi, T. Sub-Micron MOSFETs Technology Characterization by Low-Frequency Noise. In Proceedings of the 3rd European Microelectronics and Packaging Symposium, Prague, Czech Republic, 16–18 June 2004; pp. 19–24.
34. Abe, K.; Fujisawa, T.; Teramoto, A.; Watabe, S.; Sugawa, S.; Ohmi, T. Anomalous Random Telegraph Signal Extractions from a Very Large Number of n-Metal Oxide Semiconductor Field-Effect Transistors Using Test Element Groups with 0.47 Hz–3.0 MHz Sampling Frequency. Jpn. J. Appl. Phys. 2009, 48. [CrossRef]
35. Watabe, S.; Sugawa, S.; Teramoto, A.; Ohmi, T. New Statistical Evaluation Method for the Variation of Metal-Oxide-Semiconductor Field-Effect Transistors. Jpn. J. Appl. Phys. 2007, 46, 2054–2057. [CrossRef]
36. Abe, K.; Sugawa, S.; Watabe, S.; Miyamoto, N.; Teramoto, A.; Toita, M.; Kamata, Y.; Shibusawa, K.; Ohmi, T. Statistical Analysis of RTS Noise and Low Frequency Noise in 1M MOSFETs Using an Advanced TEG. In Proceedings of the 19th International Conference on Noise and Fluctuations, Tokyo, Japan, 9–14 September 2007; pp. 115–118.
37. Abe, K.; Sugawa, S.; Miyamoto, N.; Teramoto, A.; Kamata, Y.; Shibusawa, K.; Toita, M.; Ohmi, T. Random Telegraph Signal Statistical Analysis using a Very Large-scale Array TEG with 1M MOSFETs. In Proceedings of the IEEE Symposium on VLSI Technology, Kyoto, Japan, 12–14 June 2007; pp. 210–211.
38. Kumagai, Y.; Abe, K.; Fujisawa, T.; Watabe, S.; Kuroda, R.; Miyamoto, N.; Suwa, T.; Teramoto, A.; Sugawa, S.; Ohmi, T. Large-Scale Test Circuits for High-Speed and Highly Accurate Evaluation of Variability and Noise in Metal-Oxide-Semiconductor Field-Effect Transistor Electrical Characteristics. Jpn. J. Appl. Phys. 2011, 50. [CrossRef]
39. Abe, K.; Sugawa, S.; Kuroda, R.; Watabe, S.; Miyamoto, N.; Teramoto, A.; Ohmi, T.; Kamata, Y.; Shibusawa, K. Analysis of Source Follower Random Telegraph Signal Using nMOS and pMOS Array TEG. In Proceedings of the International Image Sensor Workshop, Ogunquit, MA, USA, 7–10 June 2007; pp. 62–65.
40. Watabe, S.; Teramoto, A.; Abe, K.; Fujisawa, T.; Miyamoto, N.; Sugawa, S.; Ohmi, T. A Simple Test Structure for Evaluating the Variability in Key Characteristics of a Large Number of MOSFETs. IEEE Trans. Semicond. Manuf. 2012, 25, 145–154. [CrossRef]
41. Teramoto, A.; Fujisawa, T.; Abe, K.; Sugawa, S.; Ohmi, T. Statistical Evaluation for Trap Energy Level of RTS Characteristics. In Proceedings of the Symposium on VLSI Technology, Honolulu, HI, USA, 15–17 June 2016; pp. 99–100.
42. Fujisawa, T.; Abe, K.; Watabe, S.; Miyamoto, N.; Teramoto, A.; Sugawa, S.; Ohmi, T. Analysis of Hundreds of Time Constant Ratios and Amplitudes of Random Telegraph Signal with Very Large Scale Array Test Pattern. Jpn. J. Appl. Phys. 2010, 49. [CrossRef]
