A LOAD-BUFFER SEMANTICS FOR TOTAL STORE ORDERING

PAROSH AZIZ ABDULLA\(^a\), MOHAMED FAOUZI ATIG\(^b\), AHMED BOU AJJANI\(^c\), AND TUAN PHONG NGO\(^d\)

\(^a, b, d\) Uppsala University, Sweden
\(e\)-mail address: parosh@it.uu.se
\(e\)-mail address: mohamed_faouzi.atig@it.uu.se
\(e\)-mail address: tuan-phong.ngo@it.uu.se

\(^c\) IRIF Université Paris Diderot - Paris 7, France
\(e\)-mail address: abou@liafa.univ-paris-diderot.fr

ABSTRACT. We address the problem of verifying safety properties of concurrent programs running over the Total Store Order (TSO) memory model. Known decision procedures for this model are based on complex encodings of store buffers as lossy channels. These procedures assume that the number of processes is fixed. However, it is important in general to prove the correctness of a system/algorithm in a parametric way with an arbitrarily large number of processes.

In this paper, we introduce an alternative (yet equivalent) semantics to the classical one for the TSO semantics that is more amenable to efficient algorithmic verification and for the extension to parametric verification. For that, we adopt a dual view where load buffers are used instead of store buffers. The flow of information is now from the memory to load buffers. We show that this new semantics allows (1) to simplify drastically the safety analysis under TSO, (2) to obtain a spectacular gain in efficiency and scalability compared to existing procedures, and (3) to extend easily the decision procedure to the parametric case, which allows obtaining a new decidability result, and more importantly, a verification algorithm that is more general and more efficient in practice than the one for bounded instances.

2012 ACM CCS: [Software and its engineering]: Software organization and properties—Software functional properties—Formal methods—Software verification.

Key words and phrases: Total Store Order, Weak Memory Models, Reachability Problem, Parameterized Systems, Well-quasi-ordering.

\(^*\) A preliminary version of this paper appeared as at CONCUR’16 [AABN16].

This work was supported in part by the Swedish Research Council and carried out within the Linnaeus centre of excellence UPMARC, Uppsala Programming for Multicore Architectures Research Center.
1. Introduction

Most modern processor architectures execute instructions in an out-of-order manner to gain efficiency. In the context of sequential programming, this out-of-order execution is transparent to the programmer since one can still work under the Sequential Consistency (SC) model [Lam79]. However, this is not true when we consider concurrent processes that share the memory. In fact, it turns out that concurrent algorithms such as mutual exclusion and producer-consumer protocols may not behave correctly any more. Therefore, program verification is a relevant (and difficult) task in order to prove correctness under the new semantics. The out-of-order execution of instructions has led to the invention of new program semantics, so called Weak (or relaxed) Memory Models (WMMs), by allowing permutations between certain types of memory operations [AG96, DSB86, AH90]. Total Store Ordering (TSO) is one of the the most common models, and it corresponds to the relaxation adopted by Sun’s SPARC multiprocessors [WG94] and formalizations of the x86-TSO memory model [OSS09, SSO+10]. These models put an unbounded perfect (non-lossy) store buffer between each process and the main memory where a store buffer carries the pending store operations of the process. When a process performs a store operation, it appends it to the end of its buffer. These operations are propagated to the shared memory non-deterministically in a FIFO manner. When a process reads a variable, it searches its buffer for a pending store operation on that variable. If no such a store operation exists, it fetches the value of the variable from the main memory. Verifying programs running on the TSO memory model poses a difficult challenge since the unboundedness of the buffers implies that the state space of the system is infinite even in the case where the input program is finite-state. Decidability of safety properties has been obtained by constructing equivalent models that replace the perfect store buffer by lossy channels [ABBM10, ABBM12, AAC+12a]. However, these constructions are complicated and involve several ingredients that lead to inefficient verification procedures. For instance, they require each message inside a lossy channel to carry (instead of a single store operation) a full snapshot of the memory representing a local view of the memory contents by the process. Furthermore, the reductions involve non-deterministic guessing the lossy channel contents. The guessing is then resolved either by consistency checking [ABBM10] or by using explicit pointer variables (each corresponding to one process) inside the buffers [AAC+12a], causing a serious state space explosion problem.

In this paper, we introduce a novel semantics which we call the Dual TSO semantics. Our aim is to provide an alternative (and equivalent) semantics that is more amenable for efficient algorithmic verification. The main idea is to have load buffers that contain pending load operations (more precisely, values that will potentially be taken by forthcoming load operations) rather than store buffers (that contain store operations). The flow of information will now be in the reverse direction, i.e., store operations are performed by the processes atomically on the main memory, while values of variables are propagated non-deterministically from the memory to the load buffers of the processes. When a process performs a load operation, it can fetch the value of the variable from the head of its load buffer. We show that the Dual TSO semantics is equivalent to the original one in the sense that any given set of processes will reach the same set of local states under both semantics. The Dual TSO semantics allows us to understand the TSO model in a totally different way compared to the classical semantics. Furthermore, the Dual TSO semantics offers several important advantages from the point of view of formal reasoning and program verification. First, the Dual TSO semantics allows transforming the load buffers to lossy
channels without adding the costly overhead that was necessary in the case of store buffers. This means that we can assume w.l.o.g. that any message in the load buffers (except a finite number of messages) can be lost in non-deterministic manner. Hence, we can apply the theory of well-structured systems [Abd10, ACJT96, FS01] in a straightforward manner leading to a much simpler proof of decidability of safety properties. Second, the absence of extra overhead means that we obtain more efficient algorithms and better scalability (as shown by our experimental results). Finally, the Dual TSO semantics allows extending the framework to perform parameterized verification which is an important paradigm in concurrent program verification. Here, we consider systems, e.g., mutual exclusion protocols, that consist of an arbitrary number of processes. The aim of parameterized verification is to prove correctness of the system regardless of the number of processes. It is not obvious how to perform parameterized verification under the classical semantics. For instance, extending the framework of [AAC12a], would involve an unbounded number of pointer variables, thus leading to channel systems with unbounded message alphabets. In contrast, as we show in this paper, the simple nature of the Dual TSO semantics allows a straightforward extension of our verification algorithm to the case of parameterized verification. This is the first time a decidability result is established for the parameterized verification of programs running over WMMs. Notice that this result is taking into account two sources of infinity: the number of processes and the size of the buffers.

Based on our framework, we have implemented a tool and applied it to a large set of benchmarks. The experiments demonstrate the efficiency of the Dual TSO semantics compared to the classical one (by two order of magnitude in average), and the feasibility of parametrized verification in the former case. In fact, besides its theoretical generality, parametrized verification is practically crucial in this setting: as our experiments show, it is much more efficient than verification of bounded-size instances (starting from a number of components of 3 or 4), especially concerning memory consumption (which also is a critical resource).

Related Work. There have been a lot of works related to the analysis of programs running under WMMs (e.g., [LNP12, KVV10, KVV11, DMVY13, AAC12a, BM08, BSS11, BDM13, BAM07, YGLS04, AALN15, AAC12b, AAJL16, DMVY17, TW16, LV16, LV15, Vaf15, HVQF16]). Some of these works propose precise analysis techniques for checking safety properties or stability of finite-state programs under WMMs (e.g., [AAC12a, BDM13, DM14, AAP15, AALN15]). Others propose context-bounded analyzing techniques (e.g., [ABP11, TLI16, TLF16, AABN17]) or stateless model-checking techniques (e.g., [AAA15, ZKW15, DL15, HH16]) for programs under TSO and PSO. Different other techniques based on monitoring and testing have also been developed during these last years (e.g., [BM08, BSS11, LNP12]). There are also a number of efforts to design bounded model checking techniques for programs under WMMs (e.g., [AKNT13, AKT13, YGLS04, BAM07]) which encode the verification problem in SAT/SMT.

The closest works to ours are those presented in [AAC12a, ABBM10, AAC13, ABBM12] which provide precise and sound techniques for checking safety properties for finite-state programs running under TSO. However, as stated in the introduction, these techniques are complicated and can not be extended, in a straightforward manner, to the verification of parameterized systems (as it is the case of the developed techniques for the Dual TSO semantics). In Section 6, we experimentally compare our techniques with
Memorax [AAC+12a, AAC+13] which is the only precise and sound tool for checking safety properties for concurrent programs under TSO.

2. Preliminaries

Let $\Sigma$ be a finite alphabet. We use $\Sigma^*$ (resp. $\Sigma^+$) to denote the set of all words (resp. non-empty words) over $\Sigma$. Let $\epsilon$ be the empty word. The length of a word $w \in \Sigma^*$ is denoted by $|w|$ (and in particular $|\epsilon| = 0$). For every $i : 1 \leq i \leq |w|$, let $w(i)$ be the symbol at position $i$ in $w$. For $a \in \Sigma$, we write $a \in w$ if $a$ appears in $w$, i.e., $a = w(i)$ for some $i : 1 \leq i \leq |w|$.

Given two words $u$ and $v$ over $\Sigma$, we use $u \preceq v$ to denote that $u$ is a (not necessarily contiguous) subword of $v$, i.e., if there is an injection $h : \{1, \ldots, |u|\} \mapsto \{1, \ldots, |v|\}$ such that: (1) $h(i) < h(j)$ for all $i, j : 1 \leq i < j \leq |u|$ and (2) for every $i : 1 \leq i \leq |u|$, we have $u(i) = v(h(i))$.

A transition system $T$ is a tuple $(C, \text{Init}, \text{Act}, \cup_{a \in \text{Act}} \xrightarrow{a})$ where $C$ is a (potentially infinite) set of configurations; $\text{Init} \subseteq C$ is a set of initial configurations; $\text{Act}$ is a set of actions; and for every $a \in \text{Act}$, $\xrightarrow{a} \subseteq C \times C$ is a transition relation. We use $c \xrightarrow{a} c'$ to denote that $(c, c') \in \xrightarrow{a}$. Let $\xrightarrow{a} := \cup_{a \in \text{Act}} \xrightarrow{a}$.

A run $\pi$ of $T$ is of the form $c_0 \xrightarrow{a_1} c_1 \xrightarrow{a_2} \cdots \xrightarrow{a_n} c_n$ where $c_i \xrightarrow{a_{i+1}} c_{i+1}$ for all $i : 0 \leq i < n$. Then, we write $c_0 \xrightarrow{\pi} c_n$. We use target $(\pi)$ to denote the configuration $c_n$. The run $\pi$ is said to be a computation if $c_0 \in \text{Init}$. Two runs $\pi_1 = c_0 \xrightarrow{a_1} c_1 \xrightarrow{a_2} \cdots \xrightarrow{a_m} c_m$ and $\pi_2 = c_{m+1} \xrightarrow{a_{m+2}} c_{m+2} \xrightarrow{a_{m+3}} \cdots \xrightarrow{a_n} c_n$ are compatible if $c_m = c_{m+1}$. Then, we write $\pi_1 \bullet \pi_2$ to denote the run

$$\pi = c_0 \xrightarrow{a_1} c_1 \xrightarrow{a_2} \cdots \xrightarrow{a_m} c_m \xrightarrow{a_{m+2}} c_{m+2} \xrightarrow{a_{m+3}} \cdots \xrightarrow{a_n} c_n.$$ 

For two configurations $c$ and $c'$, we use $c \xrightarrow{\pi} c'$ to denote that $c \xrightarrow{\pi} c'$ for some run $\pi$. A configuration $c$ is said to be reachable in $T$ if $c_0 \xrightarrow{\pi} c$ for some $c_0 \in \text{Init}$, and a set $C$ of configurations is said to be reachable in $T$ if some $c \in C$ is reachable in $T$.

3. Concurrent Systems

In this section, we define the syntax we use for concurrent programs, a model for representing communication of concurrent processes. Communication between processes is performed through a shared memory that consists of a finite number of shared variables (over finite domains) to which all processes can read and write. Then we recall the classical TSO semantics including the transition system it induces and its reachability problem. Next, we introduce the Dual TSO semantics and its induced transition system. Finally, we state the equivalence between the two semantics; i.e., for a given concurrent program, we can reduce its reachability problem under the classical TSO semantics to its reachability problem under Dual TSO semantics and vice-versa.
3.1. Syntax. Let $\mathbb{V}$ be a finite data domain and $\mathbb{X}$ be a finite set of variables. We assume w.l.o.g. that $\mathbb{V}$ contains the value 0. Let $\Omega(\mathbb{X}, \mathbb{V})$ be the smallest set of memory operations that contains with $x \in \mathbb{X}$ and $v, v' \in \mathbb{V}$:

1. "no" operation $\text{nop}$,
2. read operation $r(x, v)$,
3. write operation $w(x, v)$,
4. fence operation $\text{fence}$, and
5. atomic read-write operation $\text{arw}(x, v, v')$.

A concurrent system (or a concurrent program) is a tuple $\mathcal{P} = (A_1, A_2, \ldots, A_n)$ where for every $p : 1 \leq p \leq n$, $A_p$ is a finite-state automaton describing the behavior of the process $p$. The automaton $A_p$ is defined as a triple $(Q_p, q_p^{\text{init}}, \Delta_p)$ where $Q_p$ is a finite set of local states, $q_p^{\text{init}} \in Q_p$ is the initial local state, and $\Delta_p \subseteq Q_p \times \Omega(\mathbb{X}, \mathbb{V}) \times Q_p$ is a finite set of transitions. We define $\mathbb{P} := \{1, \ldots, n\}$ to be the set of process IDs, $Q := \cup_{p \in \mathbb{P}} Q_p$ to be the set of all local states and $\Delta := \cup_{p \in \mathbb{P}} \Delta_p$ to be the set of all transitions.

Example 3.1. Figure 1 shows an example of a concurrent system $\mathcal{P} = \{A_1, A_2\}$ consisting of two concurrent processes, called $p_1$ and $p_2$. Communication between processes is performed through two shared variables $x$ and $y$ to which the processes can read and write. The automaton $A_1$ is defined as a triple $\{(q_0, q_1, q_2) : \{q_0\}, \{(q_0, w(x, 2), q_1), (q_1, r(y, 0), q_2)\}\}$. Similarly, $A_2 = \{(q_0', q_1', q_2', q_3') : \{q_0'\}, \{(q_0', w(y, 1), q_1'), (q_1', w(x, 1), q_2'), (q_2', r(x, 2), q_3')\}\}$. $
$

3.2. Classical TSO Semantics. In the following, we recall the semantics of concurrent systems under the classical TSO model as formalized in [OSS09, SSO^10]. To do that, we define the set of configurations and the induced transition relation. Let $\mathcal{P} = (A_1, A_2, \ldots, A_n)$ be a concurrent system.

**TSO-configurations.** A TSO-configuration $c$ is a triple $(q, b, \text{mem})$ where:

1. $q : \mathbb{P} \rightarrow Q$ is the global state of $\mathcal{P}$, mapping each process $p \in \mathbb{P}$ to a local state in $Q_p$ (i.e., $q(p) \in Q_p$).
2. $b : \mathbb{P} \rightarrow (\mathbb{X} \times \mathbb{V})^*$ gives the content of the store buffer of each process.
3. $\text{mem} : \mathbb{X} \rightarrow \mathbb{V}$ defines the value of each shared variable.

Observe that the store buffer of each process contains a sequence of write operations, where each write operation is defined by a pair, namely a variable $x$ and a value $v$ that is assigned to $x$.

The initial TSO-configuration $c_{\text{init}}$ is defined by the tuple $(q_{\text{init}}, b_{\text{init}}, \text{mem}_{\text{init}})$ where, for all $p \in \mathbb{P}$ and $x \in \mathbb{X}$, we have that $q_{\text{init}}(p) = q_p^{\text{init}}$, $b_{\text{init}}(p) = \epsilon$ and $\text{mem}_{\text{init}}(x) = 0$. In other words, each process is in its initial local state, all the buffers are empty, and all the variables in the shared memory are initialized to 0.

---

Figure 1: An example of a concurrent system $\mathcal{P} = \{A_1, A_2\}$. 

![Transition diagram](image-url)
\[
\begin{align*}
    t & = (q, \text{nop}, q') & q(p) = q & \quad \text{Nop} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem}) \\
    t & = (q, \text{w}(x, v), q') & q(p) = q & \quad \text{Write} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem}) \\
    t & = \text{update}_p \\
    (q, b[p \leftarrow b(p) \cdot (x, v)], \text{mem}) & \xrightarrow{t} \text{TSO} (q, b, \text{mem}[x \leftarrow v]) \\
    t & = (q, \text{r}(x, v), q') & q(p) = q & \quad \text{Read-Own-Write} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem}) \\
    t & = (q, \text{arw}(x, v, v'), q') & q(p) = q & \quad \text{Read from Memory} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem}[x \leftarrow v']) \\
    t & = (q, \text{fence}, q') & q(p) = q & \quad \text{Fence} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem})
\end{align*}
\]

Figure 2: The transition relation $\rightarrow_{\text{TSO}}$ under TSO semantics. Here, process $p \in P$ and transition $t \in \Delta_p \cup \{\text{update}_p\}$ where $\text{update}_p$ is a transition that updates the memory using the oldest message in the buffer of the process $p$.

We use $C_{\text{TSO}}$ to denote the set of all TSO-configurations.

**TSO-transition Relation.** The *transition relation* $\rightarrow_{\text{TSO}}$ between TSO-configurations is given by a set of rules, described in Figure 2. Here, we informally explain these rules. A *nop* transition $(q, \text{nop}, q') \in \Delta_p$ changes only the local state of the process $p$ from $q$ to $q'$. A *write* transition $(q, \text{w}(x, v), q') \in \Delta_p$ adds a new message $(x, v)$ to the tail of the store buffer of the process $p$. A memory *update* transition $\text{update}_p$ can be performed at any time by removing the (oldest) message at the head of the store buffer of the process $p$ and updating the memory accordingly. For a *read* transition $(q, \text{r}(x, v), q') \in \Delta_p$, if the store buffer of the process $p$ contains some write operations to $x$, then the read value $v$ must correspond to the value of the most recent such a write operation. Otherwise, the value $v$ of $x$ is fetched from the memory. A *fence* transition $(q, \text{fence}, q') \in \Delta_p$ can be performed by the process $p$ only if its store buffer is empty. Finally, an *atomic read-write* transition $(q, \text{arw}(x, v, v'), q') \in \Delta_p$ can be performed by the process $p$ only if its store buffer is empty. This transition checks whether the value of $x$ in the memory is $v$ and then changes it to $v'$.

Let $\Delta' := \{\text{update}_p \mid p \in P\}$, i.e., $\Delta'$ contains all memory update transitions. We use $c \rightarrow_{\text{TSO}} c'$ to denote that $c \xrightarrow{t} \text{TSO} c'$ for some $t \in \Delta \cup \Delta'$. The transition system induced by $P$ under the classical TSO semantics is then given by $T_{\text{TSO}} := (C_{\text{TSO}}, \{\text{ini}\}, \Delta \cup \Delta', \rightarrow_{\text{TSO}})$. 

\[
\begin{align*}
    t & = (q, \text{nop}, q') & q(p) = q & \quad \text{Nop} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem}) \\
    t & = (q, \text{w}(x, v), q') & q(p) = q & \quad \text{Write} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem}) \\
    t & = \text{update}_p \\
    (q, b[p \leftarrow b(p) \cdot (x, v)], \text{mem}) & \xrightarrow{t} \text{TSO} (q, b, \text{mem}[x \leftarrow v]) \\
    t & = (q, \text{r}(x, v), q') & q(p) = q & \quad \text{Read-Own-Write} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem}) \\
    t & = (q, \text{arw}(x, v, v'), q') & q(p) = q & \quad \text{Read from Memory} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem}[x \leftarrow v']) \\
    t & = (q, \text{fence}, q') & q(p) = q & \quad \text{Fence} \\
    (q, b, \text{mem}) & \xrightarrow{t} \text{TSO} (q[p \leftarrow q'], b, \text{mem})
\end{align*}
\]
A LOAD-BUFFER SEMANTICS FOR TOTAL STORE ORDERING

![Diagram](image)

Figure 3: A reachable TSO-configuration of the concurrent system in Figure 1.

![Diagram](image)

Figure 4: A reachable “empty buffer” TSO-configuration of the concurrent system in Figure 1.

The TSO Reachability Problem. A global state $q_{\text{target}}$ is said to be reachable in $T_{\text{TSO}}$ if and only if there is a TSO-configuration $c$ of the form $(q_{\text{target}}, b, \text{mem})$, with $b(p) = \epsilon$ for all $p \in P$, such that $c$ is reachable in $T_{\text{TSO}}$.

The TSO reachability problem for the concurrent system $P$ under the TSO semantics asks, for a given global state $q_{\text{target}}$, whether $q_{\text{target}}$ is reachable in $T_{\text{TSO}}$. Observe that, in the definition of the reachability problem, we require that the buffers of the configuration $c$ must be empty instead of being arbitrary. This is only for the sake of simplicity and does not constitute a restriction. Indeed, we can easily show that the “arbitrary buffer” reachability problem is reducible to the “empty buffer” reachability problem.

Example 3.2. Figure 3 illustrates a TSO-configuration $c$ that can be reached from the initial configuration $c_{\text{init}}$ of the concurrent system in Figure 1. To reach this configuration, the process $p_1$ has executed the write transition $(q_0, w(x, 2), q_1)$ and appended the message $(x, 2)$ to its store buffer. Meanwhile, the process $p_2$ has executed two write transitions $(q'_0, w(y, 1), q'_1)$ and $(q'_1, w(x, 1), q'_2)$. Hence, the store buffer of $p_2$ contains the sequence $(x, 1) \cdot (y, 1)$. Now, the process $p_1$ can perform the read transition $(q_1, r(y, 0), q_2)$. Since the buffer of $p_1$ does not contain any pending write message on $y$, the read value is fetched from the memory (represented by the dash arrow in Figure 3). Then, $p_1$ and $p_2$ perform the following sequence of update transitions $\text{update}_{p_2} \cdot \text{update}_{p_2} \cdot \text{update}_{p_1}$ to empty their buffers and update the memory to $x = 2$ and $y = 1$. Finally, $p_2$ performs the read transition $(q'_2, r(x, 2), q'_3)$ (by reading from the memory) to reach to the configuration $c_{\text{target}}$ given in Figure 4. Observe that the buffers of both processes are empty in $c_{\text{target}}$. Let $q_{\text{target}}$ be the global state in $c_{\text{target}}$ defined as follows: $q_{\text{target}}(p_1) = q_2$ and $q_{\text{target}}(p_2) = q'_3$. Therefore, we can say that the global state $q_{\text{target}}$ is reachable in $T_{\text{TSO}}$. △
\[
\begin{align*}
    t &= (q, \text{nop}, q') \quad q(p) = q & \text{Nop} \\
    (q, b, \text{mem}) &\xrightarrow{t} \text{DTSO} (q[p \leftarrow q'], b, \text{mem}) \\
    t &= (q, w(x, v), q') \quad q(p) = q & \text{Write} \\
    (q, b, \text{mem}) &\xrightarrow{t} \text{DTSO} (q[p \leftarrow q'], b[p \leftarrow (x, v, \text{own}) \cdot b(p)], \text{mem}[x \leftarrow v]) \\
    t &= \text{propagate}_p^x \quad \text{mem}(x) = v & \text{Propagate} \\
    (q, b, \text{mem}) &\xrightarrow{t} \text{DTSO} (q[b[p \leftarrow (x, v) \cdot b(p)], \text{mem}] p) \\
    t &= \text{delete}_p \quad |m| = 1 & \text{Delete} \\
    (q, b[p \leftarrow b(p) \cdot m], \text{mem}) &\xrightarrow{t} \text{DTSO} (q, b, \text{mem}) \\
    t &= (q, r(x, v), q') \quad q(p) = q \quad b(p)[(x) \times [(x, v, \text{own})] = (x, v, \text{own}) \cdot w & \text{Read-Own-Write} \\
    (q, b, \text{mem}) &\xrightarrow{t} \text{DTSO} (q[p \leftarrow q'], b, \text{mem}) \\
    t &= (q, arw(x, v, v'), q') \quad q(p) = q \quad b(p) = \epsilon \quad \text{mem}(x) = v & \text{Read from Buffer} \\
    (q, b, \text{mem}) &\xrightarrow{t} \text{DTSO} (q[p \leftarrow q'], b, \text{mem}[x \leftarrow v']) \\
    t &= (q, \text{fence}, q') \quad q(p) = q \quad b(p) = \epsilon & \text{Fence} \\
    (q, b, \text{mem}) &\xrightarrow{t} \text{DTSO} (q[p \leftarrow q'], b, \text{mem})
\end{align*}
\]

Figure 5: The induced transition relation \(\xrightarrow{\text{DTSO}}\) under the Dual TSO semantics. Here, process \(p \in P\) and transition \(t \in \Delta_p \cup \Delta'_p\) where \(\Delta'_p := \{\text{propagate}_p^x, \text{delete}_p | x \in X\}\).

3.3. Dual TSO Semantics. In this section, we define the Dual TSO semantics. The model has a FIFO load buffer between the main memory and each process. This load buffer is used to store potential read operations that will be performed by the process. We allow this buffer to lose messages at any time by deleting the messages at its head in non-deterministic manner. Each message in the load buffer of a process \(p\) is either a pair of the form \((x, v)\) or a triple of the form \((x, v, \text{own})\) where \(x \in X\) and \(v \in V\). A message of the form \((x, v)\) corresponds to the fact that \(x\) has had the value \(v\) in the shared memory. Meanwhile, a message of the form \((x, v, \text{own})\) corresponds to the fact that the process \(p\) has written the value \(v\) to \(x\). We say that a message \((x, v, \text{own})\) is an own-message.

A write operation \(w(x, v)\) of the process \(p\) immediately updates the shared memory and then appends a new own-message \((x, v, \text{own})\) to the tail of the load buffer of \(p\). Read propagation is then performed by non-deterministically choosing a variable (let’s say \(x\) and its value is \(v\) in the shared memory) and appending the new message \((x, v)\) to the tail of the load buffer of \(p\). This propagation operation speculates on a read operation of \(p\) on \(x\) that will be performed later on. Moreover, delete operation of the process \(p\) can be performed at any time by removing the (oldest) message at the head of the load buffer of \(p\). A read operation \(r(x, v)\) of the process \(p\) can be executed if the message at the head of the load buffer of \(p\) is of the form \((x, v)\) and there is no pending own-message of the form
In the case that the load buffer of \( p \) contains some own-messages (i.e., of the form \((x, v', own)\)), the read value must correspond to the value of the most recent such an own-message. Implicitly, this allows to simulate the Read-Own-Write transitions in the TSO semantics. A fence operation means that the load buffer of \( p \) must be empty before \( p \) can continue. Finally, an atomic read-write operation \( arw(x, v, v') \) means that the load buffer of \( p \) must be empty and the value of the variable \( x \) in the memory is \( v \) before \( p \) can continue.

**DTSO-configurations.** A DT SO-configuration \( c \) is a triple \((q, b, mem)\) where:

1. \( q : \mathcal{P} \mapsto Q \) is the global state of \( \mathcal{P} \).
2. \( b : \mathcal{P} \mapsto ((X \times V) \cup (X \times V \times \{own\}))^* \) is the content of the load buffer of each process.
3. \( mem : X \mapsto V \) gives the value of each shared variable.

The initial DT SO-configuration \( c_{init}^D \) is defined by \((q_{init}, b_{init}, mem_{init})\) where, for all \( p \in \mathcal{P} \) and \( x \in X \), we have that \( q_{init}(p) = q_{init}^p \), \( b_{init}(p) = \epsilon \) and \( mem_{init}(x) = 0 \).

We use \( c_{DT SO} \) to denote the set of all DT SO-configurations.

**DTSO-transition Relation.** The transition relation \( \rightarrow_{DT SO} \) between DT SO-configurations is given by a set of rules, described in Figure 5. This relation is induced by members of \( \Delta \cup \Delta'' \) where \( \Delta'' := \{propagate_p^x, delete_p | p \in \mathcal{P}, x \in X\} \).

We informally explain the transition relation rules. The propagate transition \( propagate_p^x \) speculates on a read operation of \( p \) over \( x \) that will be executed later. This is done by appending a new message \((x, v)\) to the tail of the load buffer of \( p \) where \( v \) is the current value of \( x \) in the shared memory. The delete transition \( delete_p \) removes the (oldest) message at the head of the load buffer of the process \( p \). A write transition \((q, w(x, v), q') \in \Delta_p \) updates the memory and appends a new own-message \((x, v, own)\) to the tail of the load buffer. A read transition \((q, r(x, v), q') \in \Delta_p \) checks first if the load buffer of \( p \) contains an own-message of the form \((x, v', own)\). In that case, the read value \( v \) should correspond to the value of the most recent such an own-message. If there is no such message on the variable \( x \) in the load buffer of \( p \), then the value \( v \) of \( x \) is fetched from the (oldest) message at the head of the load buffer of \( p \).

We use \( c \rightarrow_{DT SO} c' \) to denote that \( c \xrightarrow{t}_{DT SO} c' \) for some \( t \in \Delta \cup \Delta'' \). The transition system induced by \( \mathcal{P} \) under the Dual TSO semantics is then given by \( T_{DT SO} = (c_{DT SO}, \{c_{init}^D\}, \Delta \cup \Delta'', \rightarrow_{DT SO}) \).

**The DT SO Reachability Problem.** The DT SO reachability problem for \( \mathcal{P} \) under the Dual TSO semantics is defined in a similar manner to the case of the TSO semantics. A global state \( q_{target} \) is said to be reachable in \( T_{DT SO} \) if and only if there is a DT SO-configuration \( c \) of the form \((q_{target}, b, mem)\), with \( b(p) = \epsilon \) for all \( p \in \mathcal{P} \), such that \( c \) is reachable in \( T_{DT SO} \). Then, the DT SO reachability problem consists in checking whether \( q_{target} \) is reachable in \( T_{DT SO} \).

**Example 3.3.** Figure 6 illustrates a DT SO-configuration \( c' \) that can be reached from the initial configuration \( c_{init}^D \) of the concurrent system in Figure 1. To reach this configuration, a propagation operation is performed by appending the message \((y, 0)\) to the load buffer of \( p_1 \). Then, the process \( p_2 \) executes two write transitions \((q_0^p, w(y, 1), q_1') \) and \((q_1, w(x, 1), q_2^p) \) that update the shared memory to \( x = 1 \) and \( y = 1 \) and add two own-messages to the tail of the load buffer of \( p_2 \). Hence, the load buffer of \( p_2 \) contains the sequence \((x, 1, own) \cdot (y, 1, own)\). Then, the process \( p_1 \) executes the write transition \((q_0, w(x, 2), q_1) \) which updates the shared memory and appends the own-message \((x, 2, own)\) to the tail of the load buffer of \( p_1 \). After
that, a propagation operation appending the message \((x, 2)\) into the load buffer of \(p_2\) is performed. Hence, the value of \(x\) (resp. \(y\)) is 2 (resp. 1) in the shared memory. Furthermore, the load buffer of \(p_1\) (resp. \(p_2\)) contains the following sequence \((x, 2, own) \cdot (y, 0)\) (resp. \((x, 2) \cdot (x, 1, own) \cdot (y, 1, own)\)). Now from the configuration \(c'\) (given in Figure 6), the process \(p_1\) can perform a read transition \((q_1, r(y, 0), q_2)\). Since there is no pending own-message of the form \((y, v, own)\) for some \(v \in V\) in the load buffer of \(p_1\), \(p_1\) reads from the message at the head of its load buffer, i.e. the message \((y, 0)\) (represented by the dash arrow for \(p_1\)). Then, \(p_2\) performs two delete transitions \(\text{delete}_{p_2}\) to remove two own-messages at the head of its load buffer. Now, the process \(p_2\) can perform the read transition \((q'_2, r(x, 2), q'_3)\) to read from its load buffer. Finally, \(p_1\) and \(p_2\) performs a sequence of delete transitions \(\text{delete}_{p_1} \cdot \text{delete}_{p_1} \cdot \text{delete}_{p_2}\) to empty their load buffers, reaching to the configuration \(c'_{\text{target}}\) given in Figure 7. Let \(q_{\text{target}}\) be the global state in \(c'_{\text{target}}\) defined as follows: \(q_{\text{target}}(p_1) = q_2\) and \(q_{\text{target}}(p_2) = q'_3\). Therefore, we can say that the global state \(q_{\text{target}}\) in \(c'_{\text{target}}\) is reachable in \(T_{\text{DTSO}}\).

3.4. Relation between TSO and DTSO Reachability Problems. The following theorem states the equivalence of the reachability problems under the TSO and Dual TSO semantics.

**Theorem 3.4** (TSO-DTSO reachability equivalence). A global state \(q_{\text{target}}\) is reachable in \(T_{\text{TSO}}\) iff \(q_{\text{target}}\) is reachable in \(T_{\text{DTSO}}\).

**Proof.** The proof of this theorem can be found in Appendix A.
Example 3.5. In the Example 3.2 and Example 3.3, we have shown that the global state $q_{\text{target}}$ (defined by $q_{\text{target}}(p_1) = q_2$ and $q_{\text{target}}(p_2) = q_3^\prime$) is both reachable in $\mathcal{T}_{\text{TSO}}$ and $\mathcal{T}_{\text{DTSO}}$ for the concurrent system given in Figure 1.

4. THE DTSO REACHABILITY PROBLEM

In this section, we show the decidability of the DTSO reachability problem by making use of the framework of Well-Structured Transition Systems (WSTS) [ACJT96, FS01]. First, we briefly recall the framework of WSTS. Then, we instantiate it to show the decidability of the DTSO reachability problem. Following Theorem 3.4, we also obtain the decidability of the TSO reachability problem.

4.1. Well-structured Transition Systems. Let $\mathcal{T} = (\mathcal{C}, \text{Init}, \text{Act}, \cup_{a \in \text{Act}} \xrightarrow{a})$ be a transition system. Let $\sqsubseteq$ be a well-quasi-ordering on $\mathcal{C}$. Recall that a well-quasi-ordering on $\mathcal{C}$ is a binary relation over $\mathcal{C}$ that is reflexive and transitive; and for every infinite sequence $(c_i)_{i \geq 0}$ of elements in $\mathcal{C}$, there exist $i, j \in \mathbb{N}$ such that $i < j$ and $c_i \sqsubseteq c_j$.

A set $U \subseteq \mathcal{C}$ is called upward closed if for every $c \in U$ and $c' \in \mathcal{C}$ with $c \sqsubseteq c'$, we have $c' \in U$. It is known that every upward closed set $U$ can be characterised by a finite minor set $M \subseteq U$ such that: (i) for every $c \in U$, there is $c' \in M$ such that $c' \sqsubseteq c$; and (ii) if $c, c' \in M$ and $c \sqsubseteq c'$, then $c = c'$. We use $\text{min}(U)$ to denote for a given upward closed set $U$ its minor set.

Let $D \subseteq \mathcal{C}$. The upward closure of $D$ is defined as $D \uparrow := \{c' \in \mathcal{C} \mid \exists c \in D \text{ with } c \sqsubseteq c'\}$. We also define the set of predecessors of $D$ as $\text{Pre}_\mathcal{T}(D) := \{c \mid \exists c_1 \in D, a \in \text{Act}, c \xrightarrow{a} c_1\}$. For a finite set of configurations $M \subseteq \mathcal{C}$, we use $\text{minpre}(M)$ to denote $\text{min}(\text{Pre}_\mathcal{T}(M) \uparrow \cup M \uparrow)$.

The transition relation $\xrightarrow{\to}$ is said to be monotonic wrt. the ordering $\sqsubseteq$ if, given $c_1, c_2, c_3 \in \mathcal{C}$ where $c_1 \to c_2$ and $c_1 \sqsubseteq c_3$, we can compute a configuration $c_4 \in \mathcal{C}$ and a run $\pi$ such that $c_3 \xrightarrow{\pi} c_4$ and $c_2 \sqsubseteq c_4$. The pair $(\mathcal{T}, \sqsubseteq)$ is called a monotonic transition system if $\xrightarrow{\to}$ is monotonic wrt. $\sqsubseteq$.

Given a finite set of configurations $M \subseteq \mathcal{C}$, the coverability problem of $M$ in the monotonic transition system $(\mathcal{T}, \sqsubseteq)$ asks whether the set $M \uparrow$ is reachable in $\mathcal{T}$; i.e. there exist two configurations $c_1$ and $c_2$ such that $c_1 \in M$, $c_1 \sqsubseteq c_2$, and $c_2$ is reachable in $\mathcal{T}$.

For the decidability of this problem, the following three conditions are sufficient:

1. For every two configurations $c_1$ and $c_2$, it is decidable whether $c_1 \sqsubseteq c_2$.
2. For every $c \in \mathcal{C}$, we can check whether $\{c\} \uparrow \cap \text{Init} \neq \emptyset$.
3. For every $c \in \mathcal{C}$, the set $\text{minpre}(\{c\})$ is finite and computable.

The solution for the coverability problem as suggested in [ACJT96, FS01] is based on a backward analysis approach. It is shown that starting from a finite set $M_0 \subseteq \mathcal{C}$, the sequence $(M_i)_{i \geq 0}$ with $M_{i+1} := \text{minpre}(M_i)$, for $i \geq 0$, reaches a fixpoint and it is computable.

4.2. DTSO-transition System is a WSTS. In this section, we instantiate the framework of WSTS to show the following result:

Theorem 4.1 (Decidability of DTSO reachability problem). The DTSO reachability problem is decidable.
Proof. The rest of this section is devoted to the proof of the above theorem. Let \( \mathcal{P} = (A_1, A_2, \ldots, A_n) \) be a concurrent system (as defined in Section 3). Moreover, let \( \mathcal{T}_{\text{DTSO}} = (C_{\text{DTSO}}, \{c_{\text{init}}^D \}, \Delta \cup \Delta'_{\text{DTSO}}, \rightarrow_{\text{DTSO}}) \) be the transition system induced by \( \mathcal{P} \) under the Dual TSO semantics (as defined in Section 3.3).

In the following, we will show that the DTSO-transition system \( \mathcal{T}_{\text{DTSO}} \) is monotonic wrt.

an ordering \( \sqsubseteq \). Then, we will show the three sufficient conditions for the decidability of the

coverability problem for \((\mathcal{T}_{\text{DTSO}}, \sqsubseteq)\) (as stated in Section 4.1).

(1) We first define the ordering \( \sqsubseteq \) on the set of DTSO-configurations \( C_{\text{DTSO}} \) (see Section 4.2.1).

(2) Then, we show that the transition system \( \mathcal{T}_{\text{DTSO}} \) induced under the Dual TSO semantics

is monotonic wrt. the ordering \( \sqsubseteq \) (see Lemma 4.2).

(3) For the first sufficient condition, we show that \( \sqsubseteq \) is a well-quasi-ordering; and that for

every two configurations \( c_1 \) and \( c_2 \), it is decidable whether \( c_1 \sqsubseteq c_2 \) (see Lemma 4.3).

(4) The second sufficient condition (i.e., checking whether the upward closed set \( \{c\} \uparrow \), with c is a DTSO-configuration, contains the initial configuration \( c_{\text{init}}^D \)) is trivial. This check boils down to verifying whether c is the initial configuration \( c_{\text{init}}^D \).

(5) For the third sufficient condition, we show that we can calculate the set of minimal DTSO-configurations for the set of predecessors of any upward closed set (see Lemma 4.4).

(6) Finally, we will also show that the DTSO reachability problem for \( \mathcal{P} \) can be reduced to the coverability problem in the monotonic transition system \((\mathcal{T}_{\text{DTSO}}, \sqsubseteq)\) (see Lemma 4.5). Observe that this reduction is needed since we are requiring that the load buffers are empty when defining the DTSO reachability problem.

This concludes the proof of Theorem 4.1. \( \square \)

4.2.1. Ordering \( \sqsubseteq \). In the following, we define an ordering \( \sqsubseteq \) on the set of DTSO-configurations \( C_{\text{DTSO}} \). Let us first introduce some notations and definitions.

Consider a word \( w \in ((X \times V) \cup (X \times V \times \{own\}))^* \) representing the content of a load buffer. We define an operation that divides \( w \) into a number of fragments according to the most-recent own-message concerning each variable. We define

\[
[w]_{\text{own}} := (w_1, (x_1, v_1, own), w_2, \ldots, w_m, (x_m, v_m, own), w_{m+1})
\]

where the following conditions are satisfied:

(1) \( x_i \neq x_j \) for all \( i, j: i \neq j \) and \( 1 \leq i, j \leq m \).

(2) If \((x, v, own) \in w_i \) for some \( i: 1 < i \leq m + 1 \), then \( x = x_j \) for some \( j: 1 \leq j < i \), i.e.,

the most recent own-message on variable \( x_j \) occurs at the \((2j)^{\text{th}}\) fragment of \([w]_{\text{own}}\).

(3) \( w = w_1 \cdot (x_1, v_1, own) \cdot w_2 \cdot \ldots \cdot w_m \cdot (x_m, v_m, own) \cdot w_{m+1} \), i.e., the divided fragments correspond to the given word \( w \).

Let \( w, w' \in ((X \times V) \cup (X \times V \times \{own\}))^* \) be two words. Let us assume that:

\[
[w]_{\text{own}} = (w_1, (x_1, v_1, own), w_2, \ldots, w_r, (x_r, v_r, own), w_{r+1})
\]

\[
[w']_{\text{own}} = (w'_1, (x'_1, v'_1, own), w'_2, \ldots, w'_m, (x'_m, v'_m, own), w'_{m+1}).
\]

We write \( w \sqsubseteq w' \) to denote that the following conditions are satisfied:

(1) \( r = m \),

(2) \( x'_i = x_i \) and \( v'_i = v_i \) for all \( i: 1 \leq i \leq m \), and

(3) \( w_i \preceq w'_i \) for all \( i: 1 \leq i \leq m + 1 \).
Consider two DTSO-configurations \( c = (q, b, \text{mem}) \) and \( c' = (q', b', \text{mem}') \), we extend the ordering \( \sqsubseteq \) to configurations as follows: We write \( c \sqsubseteq c' \) if and only if the following conditions are satisfied:

1. \( q = q' \),
2. \( b(p) \sqsubseteq b'(p) \) for all process \( p \in P \), and
3. \( \text{mem}' = \text{mem} \).

### 4.2.2. Monotonicity

Let \( c_1 = (q_1, b_1, \text{mem}_1) \), \( c_2 = (q_2, b_2, \text{mem}_2) \), \( c_3 = (q_3, b_3, \text{mem}_3) \) \( \in \mathcal{C}_{\text{DTSO}} \) such that \( c_1 \overset{t}{\rightarrow}_{\text{DTSO}} c_2 \) for some \( t \in \Delta_p \cup \{\text{propagate}^p_x, \text{delete}^p_x \mid x \in X\} \) with \( p \in P \), and \( c_1 \sqsubseteq c_3 \). We will show that it is possible to compute a configuration \( c_4 \in \mathcal{C}_{\text{DTSO}} \) and a run \( \pi \) such that \( c_3 \overset{\pi}{\rightarrow}_{\text{DTSO}} c_4 \) and \( c_2 \sqsubseteq c_4 \).

To that aim, we first show that it is possible from \( c_3 \) to reach a configuration \( c'_3 \), by performing a certain number of \( \text{delete}^p \) transitions, such that the process \( p \) will have the same last message in its load buffer in the configurations \( c_1 \) and \( c'_3 \) while \( c_1 \sqsubseteq c'_3 \). Then, from the configuration \( c'_3 \), the process \( p \) can perform the same transition \( t \) as \( c_1 \) did (to reach \( c_2 \)) in order to reach the configuration \( c_4 \) such that \( c_2 \sqsubseteq c_4 \). Let us assume that \( [b_1(p)]_{\text{own}} \) is of the form

\[
(w_1, (x_1, v_1, \text{own}), w_2, \ldots, w_m, (x_m, v_m, \text{own}), w_{m+1})
\]

and \( [b_3(p)]_{\text{own}} \) is of the form

\[
(w'_1, (x'_1, v'_1, \text{own}), w'_2, \ldots, w'_m, (x'_m, v'_m, \text{own}), w'_{m+1})
\]

We define the word \( w \in ((X \times V) \cup (X \times V \times \{\text{own}\}))^* \) to be the longest word such that \( w'_{m+1} = w' \cdot w \) with \( w_{m+1} \preceq w' \). Observe that in this case we have either \( w_{m+1} = w' = \epsilon \) or \( w'(|w'|) = w_{m+1}(|w_{m+1}|) \). Then, after executing a certain number \( |w| \) of \( \text{delete}^p \) transitions from the configuration \( c_3 \), one can obtain a configuration \( c'_3 = (q_3, b'_3, \text{mem}_3) \) such that \( b_3 = b'_3[p \leftrightarrow b'_3(p) \cdot w] \). As a consequence, we have \( c_1 \sqsubseteq c'_3 \). Furthermore, since \( c_1 \) and \( c'_3 \) have the same global state, the same memory valuation, the same sequence of most-recent own-messages concerning each variable, and the same last message in the load buffers of \( p \), \( c'_3 \) can perform the transition \( t \) and reaches a configuration \( c_4 \) such that \( c_2 \sqsubseteq c_4 \).

The following lemma shows that \( \mathcal{T}_{\text{DTSO}, \sqsubseteq} \) is a monotonic transition system.

**Lemma 4.2 (DTSO monotonic transition system).** The transition relation \( \rightarrow_{\text{DTSO}} \) is monotonic wrt. the ordering \( \sqsubseteq \).

**Proof.** The proof of the lemma is given in Appendix B.

\[ \square \]

### 4.2.3. Conditions of Decidability

We show the first and the third conditions of the three conditions for the decidability of the coverability problem for \( \mathcal{T}_{\text{DTSO}, \sqsubseteq} \) (as stated in Section 4.1). The second condition has been shown to be trivial in the main proof of Theorem 4.1.

The following lemma shows that the ordering \( \sqsubseteq \) is indeed a well-quasi-ordering.

**Lemma 4.3 (Well-quasi-ordering \( \sqsubseteq \)).** The ordering \( \sqsubseteq \) is a well-quasi-ordering over \( \mathcal{C}_{\text{DTSO}} \). Furthermore, for every two DTSO-configurations \( c_1 \) and \( c_2 \), it is decidable whether \( c_1 \sqsubseteq c_2 \).

**Proof.** The proof of the lemma is given in Appendix C.

\[ \square \]
The following lemma shows that we can calculate the set of minimal DTSO-configurations for the set of predecessors of any upward closed set.

Lemma 4.4 (Computable minimal predecessor set). For any DTSO-configuration \( c \), we can compute \( \text{minpre}(\{c\}) \).

Proof. The proof of lemma is given in Appendix D.

4.2.4. From DTSO Reachability to Coverability. Let \( q_{\text{target}} \) be a global state of a concurrent program \( P \) and let \( M_{\text{target}} \) be the set of DTSO-configurations of the form \((q_{\text{target}}, b, \text{mem})\) with \( b(p) = \epsilon \) for all \( p \in P \) where \( P \) be the set of process IDs in \( P \). We recall that \( q_{\text{target}} \) in \( T_{\text{DTSO}} \) if and only if \( M_{\text{target}} \) is reachable in \( T_{\text{DTSO}} \) (see Section 2 for the definition of a reachable set of configurations). Then by Lemma 4.5, we have that the reachability problem of \( q_{\text{target}} \) in \( T_{\text{DTSO}} \) can be reduced to the coverability problem of \( M_{\text{target}} \) in \( (T_{\text{DTSO}}, \sqsubseteq) \).

Lemma 4.5 (DTSO reachability to coverability). \( M_{\text{target}} \uparrow \) is reachable in \( T_{\text{DTSO}} \) iff \( M_{\text{target}} \) is reachable in \( T_{\text{DTSO}} \).

Proof. Let us assume that \( M_{\text{target}} \uparrow \) is reachable in \( T_{\text{DTSO}} \). This means that there is a configuration \( c \in M_{\text{target}} \uparrow \) which is reachable in \( T_{\text{DTSO}} \). Let us assume that \( c \) is of the form \((q_{\text{target}}, b, \text{mem})\). Then, from the configuration \( c \), it is possible to reach the configuration \( c' = (q_{\text{target}}, b', \text{mem}) \), with \( b'(p) = \epsilon \) for all \( p \in P \), by performing a sequence of delete transitions to empty the load buffer of each process. It is then easy to see that \( c' \in M_{\text{target}} \) and so \( M_{\text{target}} \) is reachable in \( T_{\text{DTSO}} \). The other direction of the lemma is trivial since \( M_{\text{target}} \subseteq M_{\text{target}} \uparrow \).

5. Parameterized Concurrent Systems

In this section, we give the definitions for parameterized concurrent systems, a model for representing unbounded number of communicating concurrent processes under the Dual TSO semantics, and its induced transition system. Then, we define the DTSO reachability problem for the case of parameterized concurrent systems.

5.1. Definitions for Parameterized Concurrent Systems. Let \( V \) be a finite data domain and \( X \) be a finite set of variables ranging over \( V \). A parameterized concurrent system (or simply a parameterized system) consists of an unbounded number of identical processes running under the Dual TSO semantics. Communication between processes is performed through a shared memory that consists of a finite number of the shared variables \( X \) over the finite domain \( V \). Formally, a parameterized system \( S \) is defined by an extended finite-state automaton \( A = (Q, q^{\text{init}}, \Delta) \) uniformly describing the behavior of each process.

An instance of \( S \) is a concurrent system \( P = (A_1, A_2, \ldots, A_n) \), for some \( n \in \mathbb{N} \), where for each \( p : 1 \leq p \leq n \), we have \( A_p = A \). In other words, it consists of a finite set of processes each running the same code defined by \( A \). We use \( \text{Inst}(S) \) to denote all possible instances of \( S \). We use \( T_P := (C_P, \text{Init}_P, \text{Act}_P, \rightarrow_P) \) to denote the transition system induced by an instance \( P \) of \( S \) under the Dual TSO semantics.

A parameterized configuration \( \alpha \) is a pair \((P, c)\) where \( P = \{1, \ldots, n\} \), with \( n \in \mathbb{N} \), is the set of process IDs and \( c \) is a DTSO-configuration of an instance \( P = (A_1, A_2, \ldots, A_n) \) of \( S \).
The parameterized configuration $\alpha = (P, c)$ is said to be initial if $c$ is an initial configuration of $P$ (i.e., $c \in \text{Init}_P$). We use $C$ (resp. $\text{Init}$) to denote the set of all the parameterized configurations (resp. all the initial configurations) of $S$.

Let $\text{Act}$ denote the set of actions of all possible instances of $S$ (i.e., $\text{Act} = \bigcup_{P \in \text{Inst}(S)} \text{Act}_P$). We define a transition relation $\rightarrow$ on the set $C$ of all parameterized configurations such that given two configurations $(P, c)$ and $(P', c')$, we have $(P, c) \rightarrow (P', c')$ for some action $t \in \text{Act}$ if $P' = P$ and there is an instance $P$ of $S$ such that $t \in \text{Act}_P$ and $c \rightarrow_P c'$. The transition system induced by $S$ is given by $T := (C, \text{Init}, \text{Act}, \rightarrow)$.

The Parameterized DTSO Reachability Problem. A global state $q_{\text{target}} : \mathbb{P} \mapsto Q$ is said to be reachable in $T$ if and only if there exists a parameterized configuration $\alpha = (P, (q, b, \text{mem}))$, with $b(p) = \epsilon$ for all $p \in \mathbb{P}$, such that $\alpha$ is reachable in $T$ and $q_{\text{target}}(1) \cdots q_{\text{target}}(|\mathbb{P}|) \preceq q(1) \cdots q(|\mathbb{P}|)$.

The parameterized DTSO reachability problem consists in checking whether $q_{\text{target}}$ is reachable in $T$. In other words, the DTSO reachability problem for parameterized systems asks whether there is an instance of the parameterized system that reaches a configuration with a number of processes in certain given local states.

5.2. Decidability of the Parameterized Reachability Problem. We prove hereafter the following theorem:

**Theorem 5.1** (Decidability of parameterized DTSO reachability problem). The parameterized DTSO reachability problem is decidable.

**Proof.** Let $S = (Q, q^{\text{init}}, \Delta)$ be a parameterized system and $T = (C, \text{Init}, \text{Act}, \rightarrow)$ be its induced transition system. The proof of the theorem is done by instantiating the framework of WSTS. In more detail, we will show that the parameterized transition system $T$ is monotonic wrt. an ordering $\preceq$. Then, we will show the three sufficient conditions for the decidability of the coverability problem for $(T, \preceq)$ (as stated in Section 4.1).

(1) We first define the ordering $\preceq$ on the set $C$ of all parameterized configurations (see Section 5.2.1).

(2) Then, we show that the transition system $T$ is monotonic wrt. the ordering $\preceq$ (see Lemma 5.2).

(3) For the first sufficient condition, we show that the ordering $\preceq$ is a well-quasi-ordering; and that for every two parameterized configurations $\alpha$ and $\alpha'$, it is decidable whether $\alpha \preceq \alpha'$ (see Lemma 5.3).

(4) The second sufficient condition (i.e., checking whether the upward closed set $\{\alpha\} \uparrow$, with $\alpha$ is a parameterized configuration, contains an initial configuration) for the decidability of the coverability problem is trivial. This check boils down to verifying whether the configuration $\alpha$ is initial.

(5) For the third sufficient condition, we show that we can calculate the set of minimal parameterized configurations for the set of predecessors of any upward closed set (see Lemma 5.4).

(6) Finally, we will show that the parameterized DTSO reachability problem for the parameterized system $S$ can be reduced to the coverability problem in the monotonic transition system $(T, \preceq)$ (see Lemma 5.5).

This concludes the proof of Theorem 5.1. \qed
5.2.1. Ordering $\preceq$. Let $\alpha = (\mathbb{P}, (\mathbf{q}, \mathbf{b}, \mathbf{mem}))$ and $\alpha' = (\mathbb{P}', (\mathbf{q}', \mathbf{b}', \mathbf{mem}')$ be two parameterized configurations. We define the ordering $\preceq$ on the set $\mathcal{C}$ of parameterized configurations as follows: We write $\alpha \preceq \alpha'$ if and only if the following conditions are satisfied:

1. $\mathbf{mem} = \mathbf{mem}'$.
2. There is an injection $h : \{1, \ldots, |\mathbb{P}|\} \mapsto \{1, \ldots, |\mathbb{P}'|\}$ such that:
   
   (i) for all $p, p' \in \mathbb{P}$, $p < p'$ implies $h(p) < h(p')$; and
   (ii) for every $p \in \{1, \ldots, |\mathbb{P}|\}$, $\mathbf{q}(p) = \mathbf{q}'(h(p))$ and $\mathbf{b}(p) \sqsubseteq \mathbf{b}'(h(p))$.

5.2.2. Monotonicity. We assume that three configurations $\alpha_1 = (\mathbb{P}, (\mathbf{q}_1, \mathbf{b}_1, \mathbf{mem}_1))$, $\alpha_2 = (\mathbb{P}, (\mathbf{q}_2, \mathbf{b}_2, \mathbf{mem}_2))$ and $\alpha_3 = (\mathbb{P}', (\mathbf{q}_3, \mathbf{b}_3, \mathbf{mem}_3))$ are given. Furthermore, we assume that $\alpha_1 \preceq \alpha_3$ and $\alpha_1 \xrightarrow{t} \alpha_2$ for some transition $t$. We will show that it is possible to compute a parameterized configuration $\alpha_4$ and a run $\pi$ such that $\alpha_3 \xrightarrow{\pi} \alpha_4$ and $\alpha_2 \preceq \alpha_4$.

Since $\alpha_1 \preceq \alpha_3$, there is an injection function $h : \{1, \ldots, |\mathbb{P}|\} \mapsto \{1, \ldots, |\mathbb{P}'|\}$ such that:

1. For all $p, p' \in \mathbb{P}$, $p < p'$ implies $h(p) < h(p')$.
2. For every $p \in \{1, \ldots, |\mathbb{P}|\}$, $\mathbf{q}(p) = \mathbf{q}_3(h(p))$ and $\mathbf{b}(p) \sqsubseteq \mathbf{b}_3(h(p))$.

We define the parameterized configuration $\alpha'$ from $\alpha_3$ by only keeping the local states and load buffers of processes in $h(\mathbb{P})$. Formally, $\alpha' = (\mathbb{P}, (\mathbf{q}', \mathbf{b}', \mathbf{mem}'))$ is defined as follows:

1. $\mathbf{mem}' = \mathbf{mem}_3$.
2. For every $p \in \{1, \ldots, |\mathbb{P}|\}$, $\mathbf{q}'(p) = \mathbf{q}_3(h(p))$ and $\mathbf{b}'(p) = \mathbf{b}_3(h(p))$.

We observe that $(\mathbf{q}_1, \mathbf{b}_1, \mathbf{mem}_1) \sqsubseteq (\mathbf{q}', \mathbf{b}', \mathbf{mem}')$. Since the transition relation $\rightarrow_{\text{DTSO}}$ is monotonic wrt. the ordering $\preceq$ (see Lemma 4.2), there is a DTSO-configuration $(\mathbf{q}'', \mathbf{b}'', \mathbf{mem}'')$ such that $(\mathbf{q}', \mathbf{b}', \mathbf{mem}') \rightarrow_{\text{DTSO}} (\mathbf{q}'', \mathbf{b}'', \mathbf{mem}'')$ and $(\mathbf{q}_2, \mathbf{b}_2, \mathbf{mem}_2) \sqsubseteq (\mathbf{q}'', \mathbf{b}'', \mathbf{mem}'')$.

Consider now the parameterized configuration $\alpha_4 = (\mathbb{P}', (\mathbf{q}_4, \mathbf{b}_4, \mathbf{mem}_4))$ such that:

1. $\mathbf{mem}'' = \mathbf{mem}_4$.
2. For every $p \in \{1, \ldots, |\mathbb{P}'|\}$, $\mathbf{q}_4(p) = \mathbf{q}_3(h(p))$ and $\mathbf{b}_4(p) = \mathbf{b}_3(h(p))$.
3. For every $p \in \{1, \ldots, |\mathbb{P}'|\} \setminus \{h(1), \ldots, h(|\mathbb{P}|)\}$, we have $\mathbf{q}_4(p) = \mathbf{q}_3(p)$ and $\mathbf{b}_4(p) = \mathbf{b}_3(p)$.

It is easy then to see that $\alpha_2 \preceq \alpha_4$ and $\alpha_3 \rightarrow^* \alpha_4$.

The following lemma shows that $(\mathcal{T}, \preceq)$ is a monotonic transition system.

**Lemma 5.2** (Parameterized monotonic transition system). The transition relation $\rightarrow$ is monotonic wrt. the ordering $\preceq$.

**Proof.** The proof of the lemma is given in Appendix E. \qed

5.2.3. Conditions for Decidability. We show the first and the third conditions of the three conditions for the decidability of the coverability problem for $(\mathcal{T}, \preceq)$ (as stated in Section 4.1). The second condition has been shown to be trivial in the main proof of Theorem 5.1.

The following lemma states that the ordering $\preceq$ is indeed a well-quasi-ordering:

**Lemma 5.3** (Parameterized well-quasi-ordering $\preceq$). The ordering $\preceq$ is a well-quasi-ordering over $\mathcal{C}$. Furthermore, for every two parameterized configurations $\alpha$ and $\alpha'$, it is decidable whether $\alpha \preceq \alpha'$.

**Proof.** The lemma follows a similar argument as in the proof of Lemma 4.3. \qed
The following lemma shows that we can calculate the set of minimal parameterized configurations for the set of predecessors of any upward closed set.

**Lemma 5.4** (Computable minimal parameterized predecessor set). For any parameterized configuration \( \alpha \), we can compute \( \text{minpre}(\{\alpha\}) \).

**Proof.** The proof of the lemma is given in Appendix F. \( \Box \)

### 5.2.4. From Parameterized DTSO Reachability to Coverability

Let \( q_{\text{target}} : \mathcal{P}' \rightarrow Q \) be a global state. Let \( \mathcal{M}_{\text{target}} \) be the set of parameterized configurations of the form \( \alpha = (\mathcal{P}, (q_{\text{target}}, b, \text{mem})) \) with \( b(p) = \epsilon \) for all \( p \in \mathcal{P} \). Lemma 5.5 shows that the parameterized reachability problem of \( q_{\text{target}} \) in the transition system \( \mathcal{T} \) can be reduced to the coverability problem of \( \mathcal{M}_{\text{target}} \) in \( (\mathcal{T}, \preccurlyeq) \).

**Lemma 5.5** (Parameterized DTSO reachability to coverability). \( q_{\text{target}} \) is reachable in \( \mathcal{T} \) iff \( \mathcal{M}_{\text{target}} \uparrow \) is reachable in \( \mathcal{T} \).

**Proof.** To prove the lemma, we first show that \( \mathcal{M}_{\text{target}} \uparrow \) is reachable in \( \mathcal{T} \) if and only if there is a parameterized configuration \( \alpha = (\mathcal{P}, (q, b, \text{mem})) \), with \( b(p) = \epsilon \) for all \( p \in \mathcal{P} \), such that \( \alpha \) is reachable in \( \mathcal{T} \) and \( q_{\text{target}}(1) \cdots q_{\text{target}}(\mathcal{P}') \preccurlyeq q(1) \cdots q(\mathcal{P}) \). Then as a consequence, the lemma holds.

Let us assume that there is a parameterized configuration \( \alpha = (\mathcal{P}, (q, b, \text{mem})) \), with \( b(p) = \epsilon \) for all \( p \in \mathcal{P} \), such that \( \alpha \) is reachable in \( \mathcal{T} \) and \( q_{\text{target}}(1) \cdots q_{\text{target}}(\mathcal{P}') \preccurlyeq q(1) \cdots q(\mathcal{P}) \). It is then easy to show that \( \alpha \in \mathcal{M}_{\text{target}} \uparrow \).

Now let us assume that there is a parameterized configuration \( \alpha' = (\mathcal{P}', (q', b', \text{mem}')) \) existing in \( \mathcal{M}_{\text{target}} \uparrow \) which is reachable in \( \mathcal{T} \). From the configuration \( \alpha' \), it is possible to reach the configuration \( \alpha'' = (\mathcal{P}'', (q'', b'', \text{mem}'')) \), with \( b''(p) = \epsilon \) for all \( p \in \mathcal{P}'' \), by performing a sequence of \text{delete}_p \) transitions to empty the load buffer of each process. Since \( \alpha' \in \mathcal{M}_{\text{target}} \uparrow \), we have \( q_{\text{target}}(1) \cdots q_{\text{target}}(\mathcal{P}'') \preccurlyeq q'(1) \cdots q'(\mathcal{P}'') \). Hence, \( \alpha'' \) is a witness of the parameterized reachability problem of \( q_{\text{target}} \) in the transition system \( \mathcal{T} \). \( \Box \)

## 6. Experimental Results

We have implemented our techniques described in Section 4 and Section 5 in an open-source tool called **Dual-TSO**. The tool checks the state reachability problems (c.f. Section 3.3 and Section 5.1) for (parameterized) concurrent systems under the Dual TSO semantics. We emphasize that besides checking the reachability for a global state, **Dual-TSO** can check the reachability for a set of global states. Moreover, **Dual-TSO** accepts a more general input class of parameterized concurrent systems. Instead of requiring that the behavior of each process is described by a *unique* extended finite-state automaton as defined in Section 5, **Dual-TSO** allows that the behavior of a process can be presented by an extended finite-state automaton from a *fixed* set of predefined automata. If the tool finds a witness for a given reachability problem, we say that the concurrent system is unsafe (wrt. the reachability problem). After finding the first witness for a given reachability problem, the tool terminates its execution. In the case that no witness is encountered, **Dual-TSO** declares that the given concurrent program is safe (wrt. the reachability problem) after it reaches a fixpoint in

---

1 Tool webpage: https://www.it.uu.se/katalog/tuang296/dual-tso
Program  | #P | Safe under SC | Safe under TSO | Dual-TSO(⊑) | Memorax |
|------|---|-------------|------------|-----------|--------|
| SB   | 5 | yes         | no         | 0.3       | 559.7  |
| LB   | 3 | yes         | yes        | 0.0       | 71.4   |
| WRC  | 4 | yes         | yes        | 0.0       | 63.3   |
| ISA2 | 3 | yes         | yes        | 0.0       | 21.1   |
| RWC  | 5 | yes         | no         | 0.1       | 61.5   |
| W+RWC| 4 | yes         | no         | 0.0       | 83.6   |
| IRIW | 4 | yes         | yes        | 0.0       | 34.4   |
| MP   | 4 | yes         | yes        | 0.0       | t/o    |
| Simple Dekker | 2 | yes         | no         | 0.0       | 959    |
| Dekker  | 2 | yes         | no         | 0.1       | 1.1    |
| Peterson | 2 | yes         | no         | 0.1       | 5.2    |
| Repeated Peterson | 2 | yes         | no         | 0.2       | 5.6    |
| Bakery  | 2 | yes         | no         | 2.6       | t/o    |
| Dijkstra | 2 | yes         | no         | 0.2       | t/o    |
| Szymanski | 2 | yes         | no         | 0.6       | 26.003 |
| Ticket Spin Lock | 3 | yes         | yes        | 0.9       | t/o    |
| Lamport’s Fast Mutex | 3 | yes         | no         | 17.7      | t/o    |
| Burns  | 4 | yes         | no         | 124.3     | t/o    |
| NBW-W-WR | 2 | yes         | yes        | 0.0       | 10.7   |
| Sense Reversing Barrier | 2 | yes         | yes        | 0.1       | 0.8    |

Table 1: Comparison between Dual-TSO(⊑) and Memorax: The columns Safe under SC and Safe under TSO indicate that whether the benchmark is safe under SC and TSO wrt. its reachability problem respectively. The columns #P, #T and #C give the number of processes, the running time in seconds and the number of generated configurations, respectively. If a tool runs out of time, we put t/o in the #T column and • in the #C column.

calculation. Dual-TSO always ends its execution by reporting the running time (in seconds) and the total number of generated configurations. Observe that the number of generated configurations gives a rough estimation of the memory consumption of our tool.

We compare our tool with Memorax [AAC+12a, AAC+13] which is the only precise and sound tool for deciding the state reachability problem of concurrent systems running under TSO. Observe that Memorax cannot handle the class of parameterized concurrent systems. We use Dual-TSO(⊑) and Dual-TSO(⊴) to denote Dual-TSO when applied to concurrent systems and parameterized concurrent systems, respectively.

In the following, we present two sets of results. The first set concerns the comparison of Dual-TSO(⊑) with Memorax (see Table 1). The second set shows the benefit of the parameterized verification compared to the use of the state reachability when increasing the number of processes (see Table 2 and Figure 8). Our example programs are from [AAC+12a, AMT14, BDM13, AAP15, LNP+12]. In all experiments, we set up the time out to 600 seconds (10 minutes). We perform all experiments on an Intel x86-32 Core2 2.4 Ghz machine and 4GB of RAM.

Verification of Concurrent Systems. Table 1 presents a comparison between Dual-TSO(⊑) and Memorax on 20 benchmarks. In all these benchmarks, Dual-TSO(⊑) and
Figure 8: Running time of Memorax and Dual-TSO(⊑) by increasing number of processes. The x axis is number of processes and the y axis is running time in seconds.

Memorax return the same results for the state reachability problems (except 6 examples where Memorax runs out of time). In the benchmarks where the two tools return, Dual-TSO(⊑) out-performs Memorax and generates fewer configurations (and so uses less memory). Indeed, Dual-TSO(⊑) is 600 times faster than Memorax and generates 277 times fewer minimal configurations on average. The experimental results confirm the correlation between the running time and the memory consumption (i.e., the tool who generates less configurations is often the fastest).

Verification of Parameterized Concurrent Systems. The second set compares the scalability of Memorax and Dual-TSO while increasing the number of processes. The results
Table 2: Parameterized verification with Dual-TSO ($\leq$).

| Program | Safe under TSO | Dual-TSO($\leq$) |
|---------|----------------|------------------|
| SB      | no             | #T(s) 147        |
| LB      | yes            | #T(s) 1 028      |
| MP      | yes            | #T(s) 149        |
| WRC     | yes            | #T(s) 618        |
| ISA2    | yes            | #T(s) 1 539      |
| RWC     | no             | #T(s) 293        |
| W+RWC   | no             | #T(s) 828        |
| IRIW    | yes            | #T(s) 648        |

are given in Figure 8. We observe that although the algorithms implemented by Dual-TSO($\sqsubseteq$) and Memorax have the same (non-primitive recursive) lower bound (in theory), Dual-TSO($\sqsubseteq$) scales better than Memorax in all these benchmarks. In fact, Memorax can only handle benchmarks with at most 5 processes while Dual-TSO can handle benchmarks with more processes. We conjecture that this is due to the important advantages of the Dual TSO semantics. In fact, the Dual TSO semantics transforms the load buffers into lossy channels without adding the costly overhead of memory snapshots that was necessary in the case of Memorax. The absence of this extra overhead means that our tool generates less configurations (due to the ordering) and this results in a better performance and scalability.

Table 2 presents the running time and the number of generated configurations when checking the state reachability problem for the parameterized versions of the benchmarks in Figure 8 with Dual-TSO($\leq$). It should be emphasized that Dual-TSO($\leq$) and Dual-TSO($\sqsubseteq$) have the same results for the reachability problems in these benchmarks. We observe that the verification of these parameterized systems is much more efficient than verification of bounded-size instances (starting from a number of processes of 3 or 4), especially concerning memory consumption (which is given in terms of number of generated configurations). The reason behind is that the size of the generated minor sets in the analysis of a parameterized system are usually smaller than the size of the generated minor sets during the analysis of an instance of the system with a large number of processes. In fact, during the analysis of a parameterised concurrent system, the number of considered processes in the generated minimal configurations is usually very small. Observe that, in the case of concurrent systems, the number of considered processes in the generated minimal configurations is equal to the number of processes in the given system.

7. Conclusion

In this paper, we have presented an alternative (yet equivalent) semantics to the classical one for the TSO memory model that is more amenable for efficient algorithmic verification and for extension to parametric verification. This new semantics allows us to understand the TSO memory model in a totally different way compared to the classical semantics. Furthermore, the proposed semantics offers several important advantages from the point of view of formal reasoning and program verification. First, the Dual TSO semantics allows transforming the load buffers to lossy channels (in the sense that the processes can lose any message
situated at the head of any load buffer in non-deterministic manner) without adding the costly overhead that was necessary in the case of store buffers. This means that we can apply the theory of well-structured systems [Abd10, ACJT96, FS01] in a straightforward manner leading to a much simpler proof of decidability of safety properties. Second, the absence of extra overhead means that we obtain more efficient algorithms and better scalability (as shown by our experimental results). Finally, the Dual TSO semantics allows extending the framework to perform parameterized verification which is an important paradigm in concurrent program verification.

In the future, we plan to apply our techniques to other memory models and to combine with predicate abstraction for handling programs with unbounded data domain.

References

[AAA⁺₁⁵] P. Abdulla, S. Aronis, M.F. Atig, B. Jonsson, C. Leonardsson, and K. Sagonas. Stateless model checking for TSO and PSO. In TACAS, volume 9035 of LNCS, pages 353–367. Springer, 2015.

[AABBN₁⁶] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Ahmed Bouajjani, and Tuan Phong Ngo. The benefits of duality in verifying concurrent programs under TSO. In CONCUR, volume 59 of LIPIcs, pages 5:1–5:15. Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, 2016.

[AABBN₁⁷] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Ahmed Bouajjani, and Tuan Phong Ngo. Context-bounded analysis for POWER. In TACAS 2017, pages 56–74, 2017.

[AAC⁺₁²a] P.A. Abdulla, M.F. Atig, Y.F. Chen, C. Leonardsson, and A. Rezine. Counter-example guided fence insertion under TSO. In TACAS 2012, pages 204–219, 2012.

[AAC⁺₁²b] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Yu-Fang Chen, Carl Leonardsson, and Ahmed Rezine. Automatic fence insertion in integer programs via predicate abstraction. In SAS 2012, pages 164–180, 2012.

[AAC⁺₁³] P.A. Abdulla, M.F. Atig, Y.F. Chen, C. Leonardsson, and A. Rezine. Memorax, a precise and sound tool for automatic fence insertion under TSO. In TACAS, pages 530–536, 2013.

[AAJL₁⁶] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Bengt Jonsson, and Carl Leonardsson. Stateless model checking for POWER. In CAV, volume 9780 of LNCS, pages 134–156. Springer, 2016.

[AALN₁⁵] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Magnus Lång, and Tuan Phong Ngo. Precise and sound automatic fence insertion procedure under PSO. In NETYS 2015, pages 32–47, 2015.

[AAP₁⁵] P.A. Abdulla, M.F. Atig, and N.T. Phong. The best of both worlds: Trading efficiency and optimality in fence insertion for TSO. In ESOP 2015, pages 308–332, 2015.

[ABBMM₁⁰] M. F. Atig, A. Bouajjani, S. Burckhardt, and M. Musuvathi. On the verification problem for weak memory models. In POPL, 2010.

[ABBMM₁²] M.F. Atig, A. Bouajjani, S. Burckhardt, and M. Musuvathi. What’s decidable about weak memory models? In ESOP, volume 7211 of LNCS, pages 26–46. Springer, 2012.

[Abd₁⁰] Parosh Aziz Abdulla. Well (and better) quasi-ordered transition systems. Bulletin of Symbolic Logic, 16(4):457–515, 2010.

[ABP₁¹] M.F. Atig, A. Bouajjani, and G. Parlato. Getting rid of store-buffers in TSO analysis. In CAV, volume 6806 of LNCS, pages 99–115. Springer, 2011.

[ACJT₉⁶] P.A. Abdulla, K. Cerans, B. Jonsson, and Y.K. Tsay. General decidability theorems for infinite-state systems. In LICS’96, pages 313–321. IEEE Computer Society, 1996.

[AG₉⁶] S. Adve and K. Gharachorloo. Shared memory consistency models: a tutorial. Computer, 29(12), 1996.

[AH₉⁰] S. Adve and M. D. Hill. Weak ordering - a new definition. In ISCA, 1990.

[AKNT₁₃] J. Alglave, D. Kroening, V. Nimal, and M. Tautschnig. Software verification for weak memory via program transformation. In ESOP, volume 7792 of LNCS, pages 512–532. Springer, 2013.

[AKT₁₃] J. Alglave, D. Kroening, and M. Tautschnig. Partial orders for efficient bounded model checking of concurrent software. In CAV, volume 8044 of LNCS, pages 141–157, 2013.

[AMT₁₄] Jade Alglave, Luc Maranget, and Michael Tautschnig. Herding cats: Modelling, simulation, testing, and data mining for weak memory. ACM TOPLAS, 36(2):7:1–7:74, 2014.
[BAM07] S. Burckhardt, R. Alur, and M. M. K. Martin. CheckFence: checking consistency of concurrent data types on relaxed memory models. In PLDI, pages 12–21. ACM, 2007.

[BDM13] Ahmed Bouajjani, Egor Derevenetc, and Roland Meyer. Checking and enforcing robustness against TSO. In ESOP, volume 7792 of LNCS, pages 533–553. Springer, 2013.

[BM08] Sebastian Burckhardt and Madanlal Musuvathi. Effective program verification for relaxed memory models. In CAV, volume 5123 of LNCS, pages 107–120. Springer, 2008.

[BSS11] Jacob Burnim, Koushik Sen, and Christos Stergiou. Testing concurrent programs on relaxed memory models. In ISSTA, pages 122–132. ACM, 2011.

[DL15] Brian Demsky and Patrick Lam. Satcheck: Sat-directed stateless model checking for SC and TSO. In OOPSLA 2015, pages 20–36. ACM, 2015.

[DM14] Egor Derevenetc and Roland Meyer. Robustness against Power is PSpace-complete. In ICALP (2), volume 8573 of LNCS, pages 158–170. Springer, 2014.

[DMVY13] A. Marian Dan, Y. Meshman, M. T. Vechev, and E. Yahav. Predicate abstraction for relaxed memory models. In SAS, volume 7935 of LNCS, pages 84–104. Springer, 2013.

[DMVY17] Andrei Dan, Yuri Meshman, Martin Vechev, and Eran Yahav. Effective abstractions for verification under relaxed memory models. Computer Languages, Systems and Structures, 47, Part 1:62–76, 2017.

[DSB86] M. Dubois, C. Scheurich, and F. A. Briggs. Memory access buffering in multiprocessors. In ISCA, 1986.

[FS01] A. Finkel and Ph. Schnoebelen. Well-structured transition systems everywhere! Theor. Comput. Sci., 256(1-2):63–92, 2001.

[HH16] Shiyou Huang and Jeff Huang. Maximal causality reduction for TSO and PSO. In OOPSLA 2016, pages 447–461, 2016.

[Hig52] G. Higman. Ordering by divisibility in abstract algebras. Proc. London Math. Soc. (3), 2(7):326–336, 1952.

[HVQF16] Mengda He, Viktor Vafeiadis, Shengchao Qin, and João F. Ferreira. Reasoning about fences and relaxed atomics. In 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2016, Heraklion, Crete, Greece, February 17-19, 2016, pages 520–527, 2016.

[KVY10] Michael Kuperstein, Martin T. Vechev, and Eran Yahav. Automatic inference of memory fences. In FMCAD, pages 111–119. IEEE, 2010.

[KVY11] Michael Kuperstein, Martin T. Vechev, and Eran Yahav. Partial-coherence abstractions for relaxed memory models. In PLDI, pages 187–198. ACM, 2011.

[Lam79] L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comp., C-28(9), 1979.

[LNP+12] Feng Liu, Nayden Nedev, Nedymako Prisadnikov, Martin T. Vechev, and Eran Yahav. Dynamic synthesis for relaxed memory models. In PLDI '12, pages 429–440, 2012.

[LV15] Ori Lahav and Viktor Vafeiadis. Owicki-gries reasoning for weak memory models. In Automata, Languages, and Programming - 42nd International Colloquium, ICALP 2015, Kyoto, Japan, July 6-10, 2015, Proceedings, Part II, pages 311–323, 2015.

[LV16] Ori Lahav and Viktor Vafeiadis. Explaining relaxed memory models with program transformations. In FM 2016, pages 479–495, 2016.

[OSS09] S. Owens, S. Sarkar, and P. Sewell. A better x86 memory model: x86-tso. In TPHOL, 2009.

[SSO+10] P. Sewell, S. Sarkar, S. Owens, F. Z. Nardelli, and M. O. Myreen. X86-tso: A rigorous and usable programmer’s model for x86 multiprocessors. CACM, 53, 2010.

[TLF+16] Ermenegildo Tomasco, Truc Nguyen Lam, Bernd Fischer, Salvatore La Torre, and Gennaro Parlato. Embedding weak memory models within eager sequentialization. October 2016.

[TLI+16] Ermenegildo Tomasco, Truc Nguyen Lam, Omar Inverso, Bernd Fischer, Salvatore La Torre, and Gennaro Parlato. Lazy sequentialization for tso and psio via shared memory abstractions. In FMCAD16, pages 193–200, 2016.

[TW16] Oleg Travkin and Heike Wehrheim. Verification of concurrent programs on weak memory models. In ICTAC 2016, pages 3–24, 2016.

[Vaf15] Viktor Vafeiadis. Separation logic for weak memory models. In Proceedings of the Programming Languages Mentoring Workshop, PLMW@POPL 2015, Mumbai, India, January 14, 2015, page 11:1, 2015.
We prove the theorem by showing its if direction and then only if direction. In the following, for a TSO (DTSO)-configuration $c = (\mathsf{q}, \mathsf{b}, \mathsf{mem})$, we use $\mathsf{states}(c)$, $\mathsf{buffers}(c)$, and $\mathsf{mem}(c)$ to denote $\mathsf{q}$, $\mathsf{b}$, and $\mathsf{mem}$ respectively.

A.1. From Dual TSO to TSO. We show the if direction of Theorem 3.4. Consider a DTSO-computation

$$
\pi_{\text{DTSO}} = c_0 \xrightarrow{t_1} \pi_{\text{DTSO}} c_1 \xrightarrow{t_2} \pi_{\text{DTSO}} c_2 \cdots \xrightarrow{t_{n-1}} \pi_{\text{DTSO}} c_{n-1} \xrightarrow{t_n} \pi_{\text{DTSO}} c_n
$$

where $c_0 = c^D_{\text{init}}$ and $c_i$ is of the form $(\mathsf{q}, \mathsf{b}, \mathsf{mem})$ for all $i : 1 \leq i \leq n$ with $\mathsf{q}_n = \mathsf{q}_{\text{target}}$ and $\mathsf{b}_n(p) = \epsilon$ for all $p \in \mathbb{P}$. We will derive a TSO-computation $\pi_{\text{TSO}}$ such that $\mathsf{target}(\pi_{\text{TSO}})$ is a configuration of the form $(\mathsf{states}(c_n), \mathsf{b}, \mathsf{mem}(c_n))$ where $\mathsf{b}(p) = \epsilon$ for all $p \in \mathbb{P}$.

First, we define some functions that we will use in the construction of the computation $\pi_{\text{TSO}}$. Then, we define a sequence of TSO-configurations that appear in $\pi_{\text{DTSO}}$. Finally, we show that the TSO-computation $\pi_{\text{TSO}}$ exists. In particular, the target configuration $\mathsf{target}(\pi_{\text{TSO}})$ has the same local states as the target $c_n$ of the DTSO-computation $\pi_{\text{DTSO}}$.

Let $1 \leq i_1 < i_2 < \cdots < i_k \leq n$ be the sequence of indices such that $t_{i_1} t_{i_2} \cdots t_{i_k}$ is the sequence of write or atomic read-write operations occurring in the computation $\pi_{\text{DTSO}}$. In the following, we assume that $i_0 = 0$.

For each $j : 0 \leq j \leq n$, we associate a mapping function $\text{index}_j : \mathbb{P} \to \{0, \ldots, k\}^*$ that associates for each process $p \in \mathbb{P}$ and each message at the position $\ell : 1 \leq \ell \leq |\mathsf{buffers}(c_j)(p)|$ in the load buffer $\mathsf{buffers}(c_j)(p)$ the index $\text{index}_j(p)(\ell)$, i.e., the index of the last write or atomic read operations occurring in the computation $\pi_{\text{DTSO}}$. Formally, we define $\text{index}_j$ as follows:

1. $\text{index}_0(p) := \epsilon$ for all $p \in \mathbb{P}$.

2. Consider $j$ such that $0 \leq j < n$. Recall that $c_j \xrightarrow{t_{j+1}} \pi_{\text{DTSO}} c_{j+1}$ with $t_{j+1} \in \Delta_p \cup \Delta'_p$. We define $\text{index}_{j+1}$ based on $\text{index}_j$:

   - **Nop, read, fence, arw:** If $t_{j+1}$ is of the following forms $(q, \text{nop}, q')$, $(q, r(x, v), q')$, $(q, \text{fence}, q')$, or $(q, \text{arw}(x, v, v'), q')$, then $\text{index}_{j+1} := \text{index}_j$.

   - **Write:** If $t_{j+1}$ is of the form $(q, w(x, v), q')$, then $\text{index}_{j+1} := \text{index}_j[p \leftarrow r \cdot \text{index}_j(p)]$ with $i_r = j + 1$.

   - **Propagate:** If $t_{j+1}$ is of the form $\text{propagate}_p^r$, then $\text{index}_{j+1} := \text{index}_j[p \leftarrow r \cdot \text{index}_j(p)]$ where $0 \leq r \leq k$ is the maximal index such that $i_r \leq j + 1$.

   - **Delete:** If $t_{j+1}$ is of the form $\text{delete}_p^r$, then $\text{index}_{j+1} := \text{index}_j[p \leftarrow \text{index}_j(p) \cdot r]$ with $r = \text{index}_j(p)(|\text{index}_j(p)|)$.

Next, we associate for each process $p \in \mathbb{P}$ and $j : 0 \leq j \leq n$, the memory view $\mathsf{view}_p(c_j)$ of the process $p$ in the configuration $c_j$ as follows:

1. If $\mathsf{buffers}(c_j)(p) = \epsilon$, then $\mathsf{view}_p(c_j) := r$ where $0 \leq r \leq k$ is the maximal index such that $i_r \leq j$. 

[WG94] D. Weaver and T. Germond, editors. The SPARC Architecture Manual Version 9. PTR Prentice Hall, 1994.

[YGLS04] Y. Yang, G. Gopalakrishnan, G. Lindstrom, and K. S. Slind. Nemos: A framework for axiomatic and executable specifications of memory consistency models. In IPDPS, IEEE, 2004.

[ZKW15] N. Zhang, M. Kusano, and C. Wang. Dynamic partial order reduction for relaxed memory models. In PLDI, pages 250–259. ACM, 2015.
If $\text{buffers}(c_j)(p) \neq \epsilon$, then $\text{view}_p(c_j) := \text{index}_j(p)(|\text{index}_j(p)|)$.

**Example A.1.** We give an example of how to calculate the functions $\text{index}$ and $\text{view}$ for a DTSO-computation. Let consider the following DTSO-computation

$$\pi_{\text{DTSO}} = c_0 \xrightarrow{t_1} \text{DTSO} \cdot c_1 \xrightarrow{t_2} \text{DTSO} \cdot c_2 \xrightarrow{t_3} \text{DTSO} \cdot c_3 \xrightarrow{t_4} \text{DTSO} \cdot c_4 \xrightarrow{t_5} \text{DTSO} \cdot c_5$$

containing only transitions of a process $p$ with two variables $x$ and $y$ where $c_i = (q_i, b_i, \text{mem}_i)$ for all $i : 0 \leq i \leq n = 5$ such that:

$$q_0(p) = q_0, \quad b_0(p) = \epsilon, \quad \text{mem}_0(x) = 0, \quad \text{mem}_0(y) = 0, \quad t_1 = (q_0, w(x, 1), q_1),$$

$$q_1(p) = q_1, \quad b_1(p) = (x, 1, \text{OWN}), \quad \text{mem}_1(x) = 1, \quad \text{mem}_1(y) = 0, \quad t_2 = \text{propagate}_p^b,$$

$$q_2(p) = q_1, \quad b_2(p) = (y, 0) \cdot (x, 1, \text{OWN}), \quad \text{mem}_2(x) = 1, \quad \text{mem}_2(y) = 0, \quad t_3 = \text{delete}_p,$$

$$q_3(p) = q_1, \quad b_3(p) = (y, 0), \quad \text{mem}_3(x) = 1, \quad \text{mem}_3(y) = 0, \quad t_4 = (q_1, r(y, 0), q_2),$$

$$q_4(p) = q_2, \quad b_4(p) = (y, 0), \quad \text{mem}_4(x) = 1, \quad \text{mem}_4(y) = 0, \quad t_5 = \text{delete}_p,$$

$$q_5(p) = q_2, \quad b_5(p) = \epsilon, \quad \text{mem}_5(x) = 1, \quad \text{mem}_5(y) = 0.$$

We note that $n = 5$ and $\pi_{\text{DTSO}}$ contains only transitions of the process $p$. We also note that $k = 1$ and $t_1 = 1$ is the index of the only write transition $t_1$ occurring in the computation $\pi_{\text{DTSO}}$. Following the above definitions of $\text{index}$ and $\text{view}$, we define the functions $\text{index}$ and $\text{view}$ as follows:

1. For each $j : 0 \leq j \leq n = 5$, we define the mapping function $\text{index}_j(p)$:
   
   - $\text{index}_0(p) = \epsilon$
   - $\text{index}_1(p) = 1$
   - $\text{index}_2(p) = 1.1$
   - $\text{index}_3(p) = 1$
   - $\text{index}_4(p) = 1$
   - $\text{index}_5(p) = \epsilon$

2. For each $j : 0 \leq j \leq n = 5$, we define the memory view $\text{view}_p(c_j)$:
   
   - $\text{view}_p(c_0) = 0$
   - $\text{view}_p(c_1) = 1$
   - $\text{view}_p(c_2) = 1$
   - $\text{view}_p(c_3) = 1$
   - $\text{view}_p(c_4) = 1$
   - $\text{view}_p(c_5) = 1$  \(\triangle\)

Now, let $\prec$ be an arbitrary total order on the set of processes and let $p_{\text{min}}$ and $p_{\text{max}}$ be the smallest and largest elements of $\prec$ respectively. For $p \neq p_{\text{max}}$, we define $\text{succ}(p)$ to be the successor of $p$ wrt. $\prec$, i.e., $p \prec \text{succ}(p)$ and there is no $p' \neq p$ with $p \prec p' \prec \text{succ}(p)$. We define $\text{prev}(p)$ for $p \neq p_{\text{min}}$ analogously.

The computation $\pi_{\text{TSO}}$ will consist of $k + 1$ phases (henceforth referred to as the phases $0, 1, 2, \ldots, k$). In fact, $\pi_{\text{TSO}}$ will have the same sequence of memory updates as $\pi_{\text{DTSO}}$. At the phase $r$, the computation $\pi_{\text{TSO}}$ simulates the movements of the processes where their memory view index is $r$. The order in which the processes are simulated during phase $r$ is defined by the ordering $\prec$. First, process $p_{\text{min}}$ will perform a sequence of transitions. This sequence is derived from the sequence of transitions it performs in $\pi_{\text{DTSO}}$ where its memory view index is $r$, including “no”, write, read, fence transitions. Then, the next process performs its transitions. This continues until $p_{\text{max}}$ has made all its transitions. When all processes have performed their transitions in phase $r$, we execute exactly one update transition (possibly with a write transition) or one atomic read-write transition in order to move to phase $r + 1$. We start the phase $r + 1$ by letting $p_{\text{min}}$ execute its transitions, and so on.

Formally, we define a scheduling function $\alpha(r, p, \ell)$ that gives for each $r : 0 \leq r \leq k$, $p \in \mathbb{P}$, and $\ell \geq 1$ a natural number $j : 0 \leq j \leq n$ such that process $p$ executes the transition...
We will define $d_t$ as its $\ell^{th}$ transition during phase $r$. The scheduling function $\alpha$ is defined as follows where $r : 0 \leq r \leq k$, $p \in \mathbb{P}$, and $\ell \geq 0$:

1. $\alpha(r, p, \ell + 1)$ is defined to be the smallest $j$ such that $\alpha(r, p, \ell) < j$, $t_j \in \Delta_p$ and $\text{view}_p(c_j) = r$. Intuitively, the $(\ell + 1)^{th}$ transition of process $p$ during phase $r$ is defined by the next transition from $t_{\alpha(r, p, \ell)}$ that belongs to $\Delta_p$. Notice that $\alpha(r, p, \ell + 1)$ is defined only for finitely many $\ell$.

2. If $\{ j \mid \text{view}_p(c_j) = r \} \neq \emptyset$, we define $\alpha(r, p, 0) := \min \{ j \mid \text{view}_p(c_j) = r \}$. Otherwise, we define $\alpha(r, p, 0) := \alpha(r - 1, p, \sharp(r - 1, p))$ where

$$\sharp(r, p) := \max \{ \ell \mid r \geq 0, \alpha(r, p, \ell) \text{} \text{is defined} \}.$$

Intuitively, phase $r$ starts for process $p$ at the point where its memory view index becomes equal to $r$. Notice that $\alpha(0, p, 0) = 0$ for all $p \in \mathbb{P}$ since all processes are initially in phase 0.

**Example A.2.** In the following, we show how to calculate the scheduling function $\alpha(r, p, \ell)$ and $\sharp(r, p)$ where $r : 0 \leq r \leq k$, $p \in \mathbb{P}$, and $\ell \geq 0$ for the DTSO-computation $\pi_{\text{DTSO}}$ given in Example A.1. We recall that $k = 1$, $n = 5$ and the definitions of the two functions $\text{index}$ and $\text{view}$ are given in Example A.1. We also recall that $\pi_{\text{DTSO}}$ contains only transitions of the process $p$. The constructed TSO-computation $\pi_{\text{TSO}}$ from $\pi_{\text{DTSO}}$ will consist of $k + 1 = 2$ phases, referred as the phase 0 and the phase 1. In order to define the transitions of the process $p$ in different phases, for each $r : 0 \leq r \leq k = 1$ and $\ell \geq 0$, the scheduling function $\alpha(r, p, \ell)$ and $\sharp(r, p)$ is defined as follows:

$$\alpha(0, p, 0) = 0, \quad \alpha(1, p, 0) = 1, \quad \alpha(1, p, 1) = 4,$$

$$\sharp(0, p) = 0, \quad \sharp(1, p) = 1.$$

In order to define $\pi_{\text{TSO}}$, we first define the set of configurations that will appear in $\pi_{\text{TSO}}$. In more detail, for each $r : 0 \leq r \leq k = 1$, $p \in \mathbb{P}$, and $\ell : 0 \leq \ell \leq \sharp(r, p)$, we define a TSO-configuration $d_{r, p, \ell}$ based on the DTSO-configurations that are appearing in $\pi_{\text{DTSO}}$. We will define $d_{r, p, \ell}$ by defining its local states, buffer contents, and memory state.

1. We define the local states of the processes as follows:

- $\text{states} \left( (d_{r, p, \ell}) (p) \right) := \text{states} \left( (c_{\alpha(r, p, \ell)}) (p) \right)$. After process $p$ has performed its $\ell^{th}$ transition during phase $r$, its local state is identical to its local state in the corresponding DTSO-configuration $c_{\alpha(r, p, \ell)}$.

- If $p' < p$ then $\text{states} \left( (d_{r, p, \ell}) (p') \right) := \text{states} \left( (c_{\alpha(r, p', \sharp(r, p'))}) (p') \right)$, i.e. the state of $p'$ will not change while $p$ is making its moves. This state is given by the local state of $p'$ after it made its last move during phase $r$.

- If $p < p'$ then $\text{states} \left( (d_{r, p, \ell}) (p') \right) := \text{states} \left( (c_{\alpha(r, p', 0)}) (p') \right)$, i.e. the local state of $p'$ will not change while $p$ is making its moves. This state is given by the local state of $p'$ when it entered phase $r$ (before it has made any moves during phase $r$).

2. To define the buffer contents, we give more definitions. For a DTSO-message $a$ of the form $(x, v)$, we define $\text{DTSO2TSO}(a)$ to be $\epsilon$. For a DTSO-message $a$ of the form $(x, v, \text{OWN})$, we define $\text{DTSO2TSO}(a)$ to be $(x, v)$. From that, we define $\text{DTSO2TSO}(\epsilon) = \epsilon$ and $\text{DTSO2TSO}(a_1 a_2 \cdots a_n) := \text{DTSO2TSO}(a_1) \cdot \text{DTSO2TSO}(a_2) \cdots \text{DTSO2TSO}(a_n)$, i.e., we concatenate the results of applying the operation individually on each $a_i$ with $1 \leq i \leq n$. We define $\text{DTSO2TSO}_+(w)$ for a word $w \in ((X \times V) \cup (X \times V \times \{\text{OWN}\})^*$ as follows: If $|w| = 0$ then $\text{DTSO2TSO}_+(w) := \epsilon$, else $\text{DTSO2TSO}_+(w) := \text{DTSO2TSO}(w(1)w(2) \cdots w(|w| - 1))$.
buffers(d_\text{r,p,ℓ}) = \text{DTSO}_2\text{TTSO}_+ \left( \text{buffers} \left( c_{\text{α(r,p,ℓ)}} \right) \right). After process p has performed its \( k \)th transition during phase r, the content of its buffer is defined by considering the buffer of the corresponding DTSO-configuration \( c_{\text{α(r,p,ℓ)}} \) and only messages belong to p (i.e., of the form \((x, y, \text{OWN})\)).

- If \( p' \prec p \) then \( \text{buffers} \left( d_{\text{r,p,ℓ}} \left( p' \right) \right) = \text{buffers} \left( c_{\text{α(r,p',♯(r,p'))}} \right) \left( p' \right) \). In a similar manner to the case of states, if \( p' \prec p \) then the buffer of \( p' \) will not change while p is making its moves.

- If \( p \prec p' \) then \( \text{buffers}(d_{\text{r,p,ℓ}})(p') := \text{buffers}(c_{\text{α(r,p',♯(r,p'))}})(p') \). In a similar manner to the case of states, if \( p \prec p' \) then the buffer of \( p' \) will not be changed while p is making its moves.

(3) We define the memory state as follows:

\[
\text{mem}(d_{\text{r,p,ℓ}}) := \text{mem}(c_{\text{i}, r, p, ℓ}).
\]

This definition is consistent with the fact that all processes have identical views of the memory when they are in the same phase \( r \). This view is defined by the memory component of \( c_{\text{i}, r, p, ℓ} \).

**Example A.3.** In the following, we give the configurations \( d_{\text{r,p,ℓ}} \) for all \( r : 0 \leq r \leq k, p \in \mathbb{P} \), and \( ℓ : 0 \leq ℓ \leq 2^{2(r,p)} \) that will appear in the constructed TSO-computation \( \pi_{\text{TTSO}} \) from \( \pi_{\text{DTSO}} \) given in Example A.1. We call that \( k = 1, n = 5 \), and \( \pi_{\text{DTSO}} \) contains only transitions of the process p. We also recall that the scheduling function \( α(r, p, ℓ) \) and \( ♯(r, p) \) are given in Example A.2.

For each \( r : 0 \leq r \leq k = 1 \) and \( ℓ : 0 \leq ℓ \leq 2^{2(r,p)} \), we define the TSO-configurations \( \pi_{\text{TTSO}} = (q_{\text{r,p,ℓ}}, b_{\text{r,p,ℓ}}, \text{mem}_{\text{r,p,ℓ}}) \) based on the DTSO-configurations that are appearing in \( \pi_{\text{DTSO}} \) as follows:

\[
\begin{align*}
\text{d}_{0,0,0} & : \quad q_{0,0,0}(p) = q_0, \quad b_{0,0,0}(p) = \epsilon, \quad \text{mem}_{0,0,0}(x) = 0, \quad \text{mem}_{0,0,0}(y) = 0, \\
\text{d}_{1,0,0} & : \quad q_{1,0,0}(p) = q_1, \quad b_{1,0,0}(p) = \epsilon, \quad \text{mem}_{1,0,0}(x) = 1, \quad \text{mem}_{1,0,0}(y) = 0, \\
\text{d}_{1,1,0} & : \quad q_{1,1,0}(p) = q_2, \quad b_{1,1,0}(p) = \epsilon, \quad \text{mem}_{1,1,0}(x) = 1, \quad \text{mem}_{1,1,0}(y) = 0.
\end{align*}
\]

Finally, we construct the TSO-computation

\[
\pi_{\text{TTSO}} = \text{d}_{0,0,0} \xrightarrow{t_1'_{\text{TSO}}} \text{d}_{0,0,0} \xrightarrow{t_2'_{\text{TSO}}} \text{d}_{1,0,0} \xrightarrow{t_3'_{\text{TSO}}} \text{d}_{1,1,0}
\]

where

\[
\begin{align*}
d'_0,0,0 & := (q'_0,0,0, b'_0,0,0, \text{mem}'_{0,0,0}), \\
t'_1 & = (q_0, w(x, 1), q_1), \\
t'_2 & = \text{update}_p, \\
t'_3 & = (q_1, r(y, 0), q_2),
\end{align*}
\]

and:

\[
\begin{align*}
d'_{0,0,0} & : \quad q'_{0,0,0}(p) = q_1, \quad b'_{0,0,0}(p) = (x, 1), \quad \text{mem}'_{0,0,0}(x) = 0, \quad \text{mem}'_{0,0,0}(y) = 0.
\end{align*}
\]

Since there is only one update transition in both two computations \( \pi_{\text{DTSO}} \) and \( \pi_{\text{TTSO}} \), it is easy to see that \( \pi_{\text{TTSO}} \) has the same sequence of memory updates as \( \pi_{\text{DTSO}} \). It is also easy to see that \( d_{0,0,0} = c_{\text{init}} \) and \( d_{1,0,0}(1,p) = d_{1,1,0} = (\text{states}_2(c_5), b, \text{mem}_1(c_5)) \) where \( b(p) = \text{buffers}(c_5)(p) = \epsilon \). Therefore, \( \pi_{\text{TTSO}} \) is a witness of the construction. △

The following lemma shows the existence of a TSO-computation \( \pi_{\text{TTSO}} \) that starts from the initial TSO-configuration and whose target has the same local state definitions as the
target $c_n$ of the DTSO-computation $\pi_{\text{DTSO}}$. This concludes the proof of the if direction of Theorem 3.4.

**Lemma A.4.** $d_{0,p_{\min},0}^{\pi_{\text{TSO}}} d_{k,p_{\max},\ell(k,p_{\max})}^{\pi_{\text{TSO}}}$ for some TSO-computation $\pi_{\text{TSO}}$. Furthermore, $d_{0,p_{\min},0}$ is the initial TSO-configuration and

$$d_{k,p_{\max},\ell(k,p_{\max})} = (\text{states}(c_n), b, \text{mem}(c_n))$$

where $\text{buffers}(p) = \text{buffers}(c_n)(p) = \epsilon$ for all $p \in P$.

**Proof.** Lemmas A.8–A.11 show that the existence of the computation $\pi_{\text{TSO}}$. Lemma A.13 and Lemma A.12 show the conditions on the initial and target configurations. □

First, we start by establishing Lemma A.5, Lemma A.6, and Lemma A.7 that we will use later.

**Lemma A.5.** For every $j : 0 \leq j \leq n$ and process $p \in P$, the following properties hold:

1. $[\text{index}(p)] = |\text{buffers}(c_j)(p)|$.
2. For every $\ell_1, \ell_2 : 1 \leq \ell_1 \leq \ell_2 \leq |\text{index}(p)|$, $\text{index}(p)(\ell_2) \leq \text{index}(p)(\ell_1) \leq j$.
3. For every $\ell_1, \ell_2 : 1 \leq \ell_1 \leq \ell_2 \leq |\text{index}(p)|$ such that $\text{buffers}(c_j)(p)(\ell_1)$ is of the form $(x, v, \text{OWN})$, $\text{index}(p)(\ell_2) < \text{index}(p)(\ell_1)$.
4. For every $\ell_1 : 1 \leq \ell_1 \leq |\text{buffers}(c_j)(p)|$, if $r = \text{index}(p)(\ell_1)$ and $\text{buffers}(c_j)(p)(\ell_1)$ is of the form $(x,v,\text{OWN})$, then $t_\ell \in \Delta_p$ and it is of the form $(q,w(x,v),q')$.
5. For every $\ell_1 : 1 \leq \ell_1 \leq |\text{buffers}(c_j)(p)|$, if $r = \text{index}(p)(\ell_1)$ and $\text{buffers}(c_j)(p)(\ell_1)$ is of the form $(x,v,\text{OWN})$, then $\text{mem}(c_j)(x) = v$.
6. For every $r_1, r_2 : 0 \leq r_1 \leq r_2 \leq k$ such that $r_1 = \text{MIN}\{\text{index}(p)(\ell) : 1 \leq \ell \leq |\text{index}(p)|\}$, $t_\ell \in \Delta_p$, and $t_\ell$ is of the form $(q,w(x,v),q')$, then there is an index $\ell_1 : 1 \leq \ell_1 \leq |\text{index}(p)|$ such that $\text{index}(p)(\ell_1) = r_2$ and $\text{buffers}(c_j)(p)(\ell_1) = (x,v,\text{OWN})$.

**Proof.** The lemma holds following an immediate consequence of the definition of $\text{index}_j$. □

**Lemma A.6.** For every process $p \in P$ and index $j : 0 \leq j < n$, $\text{view}_p(c_0) \leq \text{view}_p(c_{j+1})$. Furthermore, $i_{\text{view}_p(c_j)} \leq j$ and $i_{\text{view}_p(c_{j+1})} \leq j + 1$.

**Proof.** The lemma holds following an immediate consequence of the definitions of $\text{view}_p$ and $\text{index}_j$. □

**Lemma A.7.** For every natural number $j$ such that $\alpha(r,p,\ell) \leq j < \alpha(r,p,\ell + 1) - 1$, $\text{DTSO}_2\text{TSO}_+ (\text{buffers}(c_j)(p)) = \text{DTSO}_2\text{TSO}_+ (\text{buffers}(c_{j+1})(p))$.

**Proof.** The proof is done by contradiction. Let us assume that there is some $j : \alpha(r,p,\ell) \leq j < \alpha(r,p,\ell + 1) - 1$ such that

$$\text{DTSO}_2\text{TSO}_+ (\text{buffers}(c_j)(p)) \neq \text{DTSO}_2\text{TSO}_+ (\text{buffers}(c_{j+1})(p)).$$

Observe that the only three operations that can change the content of the load buffer of the process $p$ are write, delete and propagation operations. Since $t_j \notin \Delta_p$ (and so no write operation has been performed) and propagation will append messages of the form $(x,v)$, this implies that $t_j$ is a delete transition of the process $p$ (i.e., $t_j = \text{delete}_p$).

Now, the only case when $\text{DTSO}_2\text{TSO}_+ (\text{buffers}(c_j)(p)) \neq \text{DTSO}_2\text{TSO}_+ (\text{buffers}(c_{j+1})(p))$ is where $\text{buffers}(c_j)(p)$ is of the form $w \cdot (y,v',\text{OWN}) \cdot m$ with $m \in \{(x,v),(x,v,\text{OWN})| x \in \mathbb{X}, v \in \mathbb{V}\}$. This implies that $\text{buffers}(c_{j+1})(p) = w \cdot (y,v',\text{OWN})$. Now we can use the third case of Lemma A.5 to prove that $\text{view}_p(c_{j+1}) \geq \text{view}_p(c_j)$. This contradicts the fact that $\text{view}_p(c_{j+1}) \leq \text{view}_p(c_{\alpha(r,p,\ell + 1)})$ (see Lemma A.6) since we have $\text{view}_p(c_{\alpha(r,p,\ell)}) =$
view_p(c_{a(r,p,\ell+1)}) = r \text{ (by definition), } \text{view}_p(c_j) \geq \text{view}_p(c_{a(r,p,\ell)}) \text{ (see Lemma A.6) and view}_p(c_{j+1}) > \text{view}_p(c_j). \hfill \Box$

Now we can start proving the existence of the computation \( \pi_{TSO} \) by showing that we can move from the configuration \( d_{r,p,\ell} \) to \( d_{r,p,\ell+1} \) using the transition \( t_{a(r,p,\ell+1)} \).

\textbf{Lemma A.8.} If \( \ell < \sharp(r,p) \) then \( d_{r,p,\ell} \xrightarrow{t_{a(r,p,\ell+1)}}_{TSO} d_{r,p,\ell+1} \).

\textbf{Proof.} We recall that \( t_{a(r,p,\ell+1)} \in \Delta_p \) by definition. Therefore, \( t_{a(r,p,\ell+1)} \) is not a propagation transition nor a delete transition. Furthermore, suppose that \( t_{a(r,p,\ell+1)} \) is an atomic read-write transition. It leads to the fact that \( \text{view}_p(c_{a(r,p,\ell+1)}) > \text{view}_p(c_{a(r,p,\ell)}) \), contradicting to the assumption that we are in phase \( r \). Hence, \( t_{a(r,p,\ell+1)} \) is not an atomic read-write transition.

Let \( t_{a(r,p,\ell+1)} \in \Delta_p \) be of the form \((q, \text{op}, q')\). To prove the lemma, we will prove the following properties:

1. \( \text{states}(d_{a(r,p,\ell)}) (p) = q \) and \( \text{states}(d_{r,p,\ell+1}) = \text{states}(d_{a(r,p,\ell)}) [p \leftarrow q'] \).
2. \( \text{states}(d_{r,p,\ell+1}) (p') = \text{states}(d_{r,p,\ell}) (p') \) for \( p' \neq p \).
3. \( \text{buffers}(d_{r,p,\ell+1}) (p') = \text{buffers}(d_{r,p,\ell}) (p') \) for \( p' \neq p \).
4. \( \text{mem}(d_{r,p,\ell}) = \text{mem}(d_{r,p,\ell+1}) = \text{mem}(c_i) \).
5. The contents of \( \text{buffers}(d_{r,p,\ell}) (p) \) and \( \text{buffers}(d_{r,p,\ell+1}) (p) \) are compatible with the transition \( t_{a(r,p,\ell+1)} \). In means that with the properties (1)-(4), the property (5) allows that \( d_{r,p,\ell} \xrightarrow{t_{a(r,p,\ell+1)}}_{TSO} d_{r,p,\ell+1} \).

We prove the property (1). We see from definition of \( \alpha \) that \( \alpha(r,p,\ell) < j < \alpha(r,p,\ell+1) \). It follows that \( \text{states}(c_j) (p) = \text{states}(c_{a(r,p,\ell)}) (p) \) for all \( j : \alpha(r,p,\ell) < j < \alpha(r,p,\ell+1) \). In particular, we have \( \text{states}(c_{a(r,p,\ell+1)}) (p) = \text{states}(c_{a(r,p,\ell)}) (p) \). Then, from the fact that \( c_{a(r,p,\ell+1)} \xrightarrow{t_{a(r,p,\ell+1)}}_{DTSO} c_{a(r,p,\ell+1)} \) and the definitions of \( d_{r,p,\ell} \) and \( d_{r,p,\ell+1} \), we know that \( \text{states}(d_{r,p,\ell}) (p) = \text{states}(c_{a(r,p,\ell)}) (p) = \text{states}(c_{a(r,p,\ell+1)}) (p) = q \). It follows that

\[
\text{states}(d_{r,p,\ell+1}) (p) = \text{states}(c_{a(r,p,\ell+1)}) (p) = q'.
\]

This concludes the property (1).

We prove the property (2). We see from the definitions of \( d_{a(r,p,\ell)} \) and \( d_{a(r,p,\ell+1)} \) that if \( p' \prec p \) then \( \text{states}(d_{r,p,\ell+1}) (p') = \text{states}(c_{a(r,p',\ell'\Delta)}) (p') = \text{states}(d_{r,p,\ell}) (p') \).

Moreover, we have if \( p < p' \) then

\[
\text{states}(d_{r,p,\ell+1}) (p') = \text{states}(c_{(r,p,\ell+1)}) (p') = \text{states}(d_{r,p,\ell}) (p').
\]

This concludes the property (2).

We prove the properties (3) and (4). In a similar manner to the case of states, we can show the property (3). By the definitions of \( d_{a(r,p,\ell)} \) and \( d_{a(r,p,\ell+1)} \) and the fact that \( \ell < \ell + 1 < \sharp(r,p) \), we have \( \text{mem}(d_{r,p,\ell}) = \text{mem}(c_i) = \text{mem}(d_{r,p,\ell+1}) \). This concludes the property (4).

Now, it remains to prove the property (5). We consider the cases where \( \text{op} \) is a write or a read operation. The other cases can be treated in a similar way.

\( \bullet \) \( \text{op} = w(x,v) \): We see from Lemma A.7 that for all: \( j : \alpha(r,p,\ell) < j < \alpha(r,p,\ell+1) \)

\[
\text{DTSO}_{2TSO_+} (\text{buffers}(c_{a(r,p,\ell)})(p)) = \text{DTSO}_{2TSO_+} (\text{buffers}(c_j)(p))
\]
In particular, we have

\[ \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell)})(p)) = \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)) \]

Then, since \( c_{\alpha(r,p,\ell+1)-1} \xrightarrow{t_{\alpha}(r,p,\ell+1)} \text{DTSO} \ c_{\alpha(r,p,\ell+1)} \), we have \( \text{buffers} (c_{\alpha(r,p,\ell+1)})(p) = (x,v,\text{OWN}) \cdot \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p) \).

We will show that \( \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p) \neq \epsilon \) by contradiction. Let us suppose that \( \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p) = \epsilon \). By definition, we have \( \text{view}_p(c_{\alpha(r,p,\ell+1)}) = r' \) such that \( i_r = \alpha(r,p,\ell+1) \). Furthermore, by applying Lemma A.6 to \( c_{\alpha(r,p,\ell)} \), we know that \( i_r \leq \alpha(r,p,\ell) \). Then, since \( \alpha(r,p,\ell) < \alpha(r,p,\ell+1) \) by definition, we have \( i_r < i_{r'} \). This contradicts to the fact that \( \text{view}_p(c_{\alpha(r,p,\ell+1)}) = r \) by definition. Therefore, we have \( \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p) \neq \epsilon \).

As a consequence of the fact that \( \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p) \neq \epsilon \), we know that

\[ \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell+1)})(p)) = (x,v) \cdot \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell)-1})(p)) \]

Then, since

\[ \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell)})(p)) = \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell+1)})(p)), \]

it follows that \( \text{buffers} (d_{r,p,\ell+1}) = (x,v) \cdot \text{buffers} (d_{r,p,\ell}) \). Hence this implies that \( d_{r,p,\ell} \xrightarrow{t_{\alpha}(r,p,\ell+1)} \text{TSO} d_{r,p,\ell+1} \).

• \( op = r(x,v) \): We see from Lemma A.7 that for all \( j : \alpha(r,p,\ell) < j < \alpha(r,p,\ell+1) \)

\[ \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell)})(p)) = \text{DTSO2TSO}_+ (\text{buffers} (c_{\beta(j)})(p)) \]

In particular, we have

\[ \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell)})(p)) = \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)) \]

Then, since \( c_{\alpha(r,p,\ell+1)-1} \xrightarrow{t_{\alpha}(r,p,\ell+1)} \text{DTSO} \ c_{\alpha(r,p,\ell+1)} \), we have \( \text{buffers} (c_{\alpha(r,p,\ell+1)})(p) = \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p) \). Therefore, \( \text{buffers} (d_{r,p,\ell+1})(p) = \text{buffers} (d_{r,p,\ell})(p) \). We consider two cases about the type of the operation \( op \):

- **Read own write**: We see that there is an \( i : 1 \leq i < |\text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)| \) such that \( \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)(i) = (x,v,\text{OWN}) \), and that there are no \( j : 1 \leq j < i \) and \( v' \in V \) such that \( \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)(j) = (x,v',\text{OWN}) \). As a consequence, this implies that there is an \( i' : 1 \leq i' \leq |\text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p))| \) such that \( \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)(i')) = (x,v) \) and there are no \( j' : 1 \leq j' < i' \) and \( v' \in V \) such that \( \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)(j)) = (x,v') \). From the fact that

\[ \text{buffers} (d_{r,p,\ell+1})(p) = \text{buffers} (d_{r,p,\ell})(p) \cdot \text{DTSO2TSO}_+ (\text{buffers} (c_{\alpha(r,p,\ell+1)-1})), \]

we have \( d_{r,p,\ell} \xrightarrow{t_{\alpha}(r,p,\ell+1)} \text{TSO} d_{r,p,\ell+1} \).

- **Read memory**: We consider two cases:

  - \( \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)(i) = (x,v,\text{OWN}) \) where \( i = |\text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)| \) and there are no \( j : 1 \leq j < i \) and \( v' \in V \) such that \( \text{buffers} (c_{\alpha(r,p,\ell+1)-1})(p)(j) = (x,v',\text{OWN}) \): Since \( \text{view}_p(c_{\alpha(r,p,\ell+1)-1}) = r \), this implies from Lemma A.5 that \( t_i \in \Delta_p \) and it is of the form \( (q,w(x,v),q') \). Hence, we see that \( \text{mem}(c_i)(x) = v \) and
thus \( \text{mem}(d_{r,p,ℓ})(x) = \text{mem}(d_{r,p,ℓ+1})(x) = v \). Therefore, we have \( d_{r,p,ℓ} \xrightarrow{t_{α(r,p,ℓ+1)}} \text{TSO} d_{r,p,ℓ+1} \).

Thus, \((x,v',\text{OWN}) \not\in \text{buffers}(c_{α(r,p,ℓ+1)-1})(p)\) for all \(v' \in \mathbb{V}\). Thus \( \text{buffers}(c_{α(r,p,ℓ+1)-1})\) is of the form \( w \cdot (x,v) \). Since \( \text{view}_p(c_{α(r,p,ℓ+1)}) = r \), this implies from Lemma A.5 that \( \text{mem}(c_{i_r})(x) = v \) and thus \( \text{mem}(d_{r,p,ℓ})(x) = \text{mem}(d_{r,p,ℓ+1})(x) = v \). Therefore, we have \( d_{r,p,ℓ} \xrightarrow{t_{α(r,p,ℓ+1)}} \text{TSO} d_{r,p,ℓ+1} \).

This concludes the proof of Lemma A.8.

Lemma A.9. If \( p < p_{\text{max}} \) then \( d_{r,p,ζ(r,p)} = d_{r,\text{succ}(p),0} \).

Proof. To prove the lemma, we will prove the following properties:

1. \( \text{states}(d_{r,p,ζ(r,p)})(p') = \text{states}(d_{r,\text{succ}(p),0})(p') \) for all \( p' \in \mathbb{P} \);
2. \( \text{buffers}(d_{r,p,ζ(r,p)})(p') = \text{buffers}(d_{r,\text{succ}(p),0})(p') \) for all \( p' \in \mathbb{P} \);
3. \( \text{mem}(d_{r,p,ζ(r,p)})(p') = \text{mem}(d_{r,\text{succ}(p),0})(p') \).

We prove the property (1) by considering four cases:

- **\( p' = p \):** From the definitions of \( d_{r,\text{succ}(p),0} \) and \( d_{r,p,ζ(r,p)} \), we have \( \text{states}(d_{r,\text{succ}(p),0})(p) = \text{states}(d_{r,p,ζ(r,p)})(p) \) for all \( p' \in \mathbb{P} \). In particular, we see that \( \text{states}(d_{r,\text{succ}(p),0})(p) = \text{states}(d_{r,p,ζ(r,p)})(p) \).

- **\( p' = \text{succ}(p) \):** From the definitions of \( d_{r,\text{succ}(p),0} \) and \( d_{r,p,ζ(r,p)} \), \( \text{states}(d_{r,\text{succ}(p),0})(\text{succ}(p)) = \text{states}(d_{r,p,ζ(r,p)})(\text{succ}(p)) \). It follows from \( p' = \text{succ}(p) \) that \( \text{states}(d_{r,p,ζ(r,p)})(p') = \text{states}(d_{r,\text{succ}(p),0})(p') \).

- **\( p' < \text{succ}(p) < p' \):** From the definitions of \( d_{r,\text{succ}(p),0} \) and \( d_{r,p,ζ(r,p')} \), we know that \( \text{states}(d_{r,\text{succ}(p),0})(p') = \text{states}(d_{r,p,ζ(r,p')})(p') \) for all \( p' \in \mathbb{P} \). In particular, we see that \( \text{states}(d_{r,\text{succ}(p),0})(p') = \text{states}(d_{r,p,ζ(r,p')})(p') \).

- **\( p < \text{succ}(p) < p' \):** From the definitions of \( d_{r,\text{succ}(p),0} \) and \( d_{r,p,ζ(r,p')} \), we can see that \( \text{states}(d_{r,\text{succ}(p),0})(p') = \text{states}(d_{r,p,ζ(r,p')})(p') \) for all \( p' \in \mathbb{P} \). In particular, we see that \( \text{states}(d_{r,\text{succ}(p),0})(p') = \text{states}(d_{r,p,ζ(r,p')})(p') \).

We prove the properties (2) and (3). By a similar manner to the case of states, we can show the property (2). Finally, to show the property (3), by the definition of \( d_{r,p,ζ(r,p')} \), it follows that \( \text{mem}(d_{r,p,ζ(r,p')})(p') = \text{mem}(c_{i_r}) \). Also, by a similar argument, we have \( \text{mem}(d_{r,\text{succ}(p),0})(p') = \text{mem}(d_{r,p,ζ(r,p')})(p') \).

This concludes the proof of Lemma A.9.

Lemma A.10. If \( r < k \) and \( t_{i_r+1} \in Δ_p^v \) such that \( t_{i_r+1} \) is of the form \( (q, \text{arw}(x,v,v'), q') \), then \( d_{r,p_{\text{max}},ζ(r,p_{\text{max}}},t_{i_r+1}) \xrightarrow{t_{i_r+1}} \text{TSO} d_{r,p_{\text{max}},0} \).

Proof. To prove the lemma, we will prove the following properties:

1. \( \text{states}(d_{r,p_{\text{max}},ζ(r,p_{\text{max}})})(p) = \text{states}(d_{r,p_{\text{max}},0})(p) \) for all \( p \neq p^u \),
we see that

\[ \{ \] states

\[ d_r, p, z(r, p) \} = \text{states} (d_r, p, z(r, p)) \] (p) = \text{states} (d_r, p, z(r, p)) \] (p) = \text{states} (c_{\alpha(r, p, z(r, p))) \} (p) and
\[ \text{states} \] (d_r, p, z(r, p)) \} (p) = \text{states} (d_r, p, z(r, p)) \] (p) = \text{states} (c_{\alpha(r, p, z(r, p))) \} (p). From the definition of \( \alpha \), it follows that \( t_j \not\in \Delta_p \) for all \( j : \alpha(r, p, z(r, p)) \leq j < \alpha(r + 1, p, 0) \). This implies that \( \text{states} (c_{\alpha(r+1, p, 0)}) \} (p) = \text{states} (c_{\alpha(r, p, z(r, p))) \} (p). Now we have two cases:

• \( \{ j | \text{view}_p (c_j) = r + 1 \} = \emptyset \): We see that \( \alpha(r + 1, p, 0) = \alpha(r, p, z(r, p)) \), and hence that \( \text{states} (d_r, p, z(r, p)) \} (p) = \text{states} (d_r, p, z(r, p)) \] (p).

• \( \{ j | \text{view}_p (c_j) = r + 1 \} \neq \emptyset \): Since \( \text{view}_p (c_{\alpha(r+1, p, 0)}) = r \), we can show that \( t_{\alpha(r+1, p, 0)} \not\in \Delta_p \). This is done by contradiction as follows. In fact if \( t_{\alpha(r+1, p, 0)} \in \Delta_p \), then it is either a write transition or an atomic read-write transition. This implies that in both cases that \( \text{buffers} (c_{\alpha(r+1, p, 0)-1}) \} (p) = \epsilon \) and that \( \text{view}_p (c_{\alpha(r+1, p, 0)}) = \alpha(r + 1, p, 0) \). Hence, we have \( \alpha(r + 1, p, 0) = r + 1 \), and this leads to a contradiction since \( t_{r+1} \in \Delta_p \). Thus, we have \( \text{states} (d_r, p, z(r, p)) \} (p) = \text{states} (d_r, p, z(r, p)) \] (p).

In a similar manner to the case of states, we can show the property (2). Now we show the properties (3) and (4). Using a similar reasoning as for the process \( p \), we know that \( \text{states} (c_{\alpha(r+1, p^u, 0)-1}) \} (p^u) = \text{states} (c_{\alpha(r, p, z(r, p))) \} (p^u). From the definition of \( \pi_{\text{TSO}} \), it follows that \( c_{\alpha(r+1, p^u, 0)} \) \( t_{\alpha(r+1, p^u, 0)} \) \( d_{\alpha(r+1, p^u, 0)} \). Furthermore, since \( \text{view}_p (c_{\alpha(r+1, p^u, 0)}) = r + 1 \) and \( \text{view}_p (c_{\alpha(r+1, p^u, 0)-1}) < r + 1 \), we know that \( t_{\alpha(r+1, p^u, 0)} = t_{r+1} \). This implies that \( \text{buffers} (c_{\alpha(r+1, p^u, 0)-1}) \} (p^u) = \text{buffers} (c_{\alpha(r+1, p^u, 0)}) \} (p^u) = \epsilon \) and \( \text{states} (c_{\alpha(r+1, p^u, 0)-1}) \} (p^u) = q \) and \( \text{states} (c_{\alpha(r+1, p^u, 0)}) \} (p^u) = q' \). Now since

\[ \pi_{\text{TSO}} (\text{buffers} (c_{\alpha(r, p, z(r, p))) \} (p^u)) = \pi_{\text{TSO}} (\text{buffers} (c_{\alpha(r+1, p^u, 0)-1}) \} (p^u)), \]

we see that

\[ \text{buffers} (d_r, p, z(r, p)) \} (p^u) = \text{buffers} (d_r, p, z(r, p)) \] (p^u) = \epsilon

and that \( \text{states} (d_r, p, z(r, p)) \} (p^u) = q \) and \( \text{states} (d_r, p, z(r, p)) \} (p^u) = q' \). This concludes the properties (3) and (4).

We show the property (5). From the definition of \( \pi_{\text{TSO}} \), it follows that \( \text{mem} (c_{t_{r+1}}) = \text{mem} (c_{t_{r+1}}) = x \leftarrow v' \) with \( \text{mem} (c_{t_{r+1}}) = x \leftarrow v \). Then from the definitions of \( d_r, p, z(r, p) \) and \( d_r, p, z(r, p) \), we have the property (5).

This concludes the proof of Lemma A.10.

\[ \Box \]

**Lemma A.11.** If \( r < k \) and \( t_{r+1} \in \Delta_p \) such that \( t_{r+1} \) is of the form \( (q, w(x, v), q') \), then \( d_r, p, z(r, p) \rightharpoonup_{\text{TSO}} d_r, p, z(r, p) \).

**Proof.** To prove the lemma, we will prove the following properties:

1. \( \text{states} (d_r, p, z(r, p)) \} (p) = \text{states} (d_r, p, z(r, p)) \} (p) \) for all \( p \neq p^u \),
2. \( \text{buffers} (d_r, p, z(r, p)) \} (p) = \text{buffers} (d_r, p, z(r, p)) \} (p) \) for all \( p \neq p^u \),
3. The contents of buffers \( \text{states} (d_r, p, z(r, p)) \} (p^u) \) and \( \text{states} (d_r, p, z(r, p)) \} (p^u) \) are compatible, i.e., with the properties (1)–(2), the property (3) allows \( d_r, p, z(r, p) \rightharpoonup_{\text{TSO}} d_r, p, z(r, p) \).
We show the property (1). Let \( p \in P \setminus \{p^u\} \). From the definitions of \( d_{r,p^\max(z(r,p^\max))} \) and \( d_{r,p^2(z(p))} \),\( \text{states} (d_{r,p^\max,z(r,p^\max)} (p)) = \text{states} (d_{r,p^2(z(p))} (p)) = \text{states} (c_{\alpha(r,p^2(z(p)))} (p)) \) and that \( \text{states} (d_{r+1,p^\min,0} (p)) = \text{states} (d_{r,p^\min,0} (p)) = \text{states} (c_{\alpha(r+1,p^\min,0)} (p)) \). From the definition of \( \alpha \), it follows that \( t_j \notin \Delta_p \) for all \( j : \alpha(r,p^2(z(p))) \leq j < \alpha(r+1,p^\min,0) \). This implies that \( \text{states} (c_{\alpha(r+1,p^\min,0)−1} (p)) = \text{states} (c_{\alpha(r,p^\min,0)} (p)) \). Now we have two cases:

- \( \{ j \mid \text{view}_p(c_j) = r + 1 \} = \emptyset \): We see that \( \alpha(r+1,p^0) = \alpha(r,p^\min,0) \), and hence that \( \text{states} (d_{r,p^\max,z(r,p^\max)} (p)) = \text{states} (d_{r+1,p^\min,0} (p)) \).
- \( \{ j \mid \text{view}_p(c_j) = r + 1 \} \neq \emptyset \): Since \( \text{view}_p(c_{\alpha(r+1,p^\min,0)−1}) = r \), we can show that \( t_{\alpha(r+1,p^\min,0)} \notin \Delta_p \). This is done by contradiction as follows. In fact if \( t_{\alpha(r+1,p^\min,0)} \in \Delta_p \), then it is either a write transition or an atomic read-write transition. This implies that in both cases that \( \text{buffers} (c_{\alpha(r+1,p^\min,0)−1} (p)) = \epsilon \) and that \( \text{view}_p(c_{\alpha(r+1,p^\min,0)}) = \alpha(r+1,p^\min,0) \). Hence, we have \( \alpha(r+1,p^0) = r + 1 \), and this leads to a contradiction since \( t_{r+1} \in \Delta_p \). Thus, we have \( \text{states} (d_{r,p^\max,z(r,p^\max)} (p)) = \text{states} (d_{r+1,p^\min,0} (p)) \).

In a similar manner to the case of states, we can show the property (2). Now we show the property (3). Using a similar reasoning as for the process \( p \), we know that \( \text{states} (c_{\alpha(r+1,p^u,0)−1} (p^u)) = \text{states} (c_{\alpha(r,p^u,\Delta_p(p^u))} (p^u)) \). From the definition of \( \pi_{\text{TSO}} \), it follows that \( c_{\alpha(r+1,p^u,0)−1} \rightarrow_{\text{TSO}} c_{\alpha(r+1,p^u,0)} \). Furthermore, from the fact that \( \text{view}_p(c_{\alpha(r+1,p^u,0)}) = r + 1 \) and \( \text{view}_p(c_{\alpha(r+1,p^u,0)−1}) < r + 1 \), we have two cases to consider:

- \( \text{buffers} (c_{\alpha(r+1,p^u,0)−1} (p^u)) = \epsilon \): It follows from the conditions for \( \text{view}_p(c_{\alpha(r+1,p^u,0)}) \) and \( \text{view}_p(c_{\alpha(r+1,p^u,0)−1}) \) that \( t_{\alpha(r+1,p^u,0)} = t_{r+1} \), \( \text{buffers} (c_{\alpha(r+1,p^u,0)}) (p^u) = (x,v,\text{OWN}) \), and that \( \text{states} (c_{\alpha(r+1,p^u,0)−1} (p^u)) = q \) and \( \text{states} (c_{\alpha(r+1,p^u,0)}) (p^u) = q' \). From \( \text{DTSO} \rightarrow_{\text{TSO}} \text{DTSO} \), we have \( \text{buffers} (d_{r,p^\max,z(r,p^\max)} (p^u)) = \text{buffers} (d_{r+1,p^\min,0} (p^u)) = \epsilon \). Moreover, we have \( \text{states} (d_{r,p^\max,z(r,p^\max)} (p^u)) = q \), and \( \text{states} (d_{r+1,p^\min,0} (p^u)) = q' \). Then, it is easy to see that \( \text{mem} (c_{r+1}) = \text{mem} (c_r) [x \leftarrow v] \). Hence, we have \( d_{r,p^\max,z(r,p^\max)} \rightarrow_{\text{TSO}} d_{r+1,p^\min,0} \) for some configuration \( d' \).

- \( \text{buffers} (c_{\alpha(r+1,p^u,0)−1} (p^u)) \neq \epsilon \): It follows from the conditions for \( \text{view}_p(c_{\alpha(r+1,p^u,0)}) \) and \( \text{view}_p(c_{\alpha(r+1,p^u,0)−1}) \) that \( t_{\alpha(r+1,p^u,0)} \) is a delete transition of the process \( p^u \). As a consequence, \( \text{buffers} (c_{\alpha(r+1,p^u,0)−1} (p^u)) = w \cdot (x,v,\text{OWN}) \cdot m \) and \( \text{buffers} (c_{\alpha(r+1,p^u,0)}) (p^u) = w \cdot (x,v,\text{OWN}) \). Hence, we see that \( \text{DTSO} \rightarrow_{\text{TSO}} \text{DTSO} \), \( \text{buffers} (c_{\alpha(r+1,p^u,0)}) (p^u) = \text{DTSO} \rightarrow_{\text{TSO}} \text{DTSO} \), and therefore \( \text{buffers} (d_{r,p^\max,z(r,p^\max)} (p^u)) = \text{buffers} (d_{r+1,p^\min,0} (p^u)) (x,v) \). Furthermore, we have \( \text{states} (c_{\alpha(r+1,p^u,0)−1} (p^u)) = \text{states} (c_{\alpha(r+1,p^u,0)}) (p^u) \) and this implies that \( \text{states} (d_{r,p^\max,z(r,p^\max)} (p^u)) = \text{states} (d_{r+1,p^\min,0} (p^u)) \). Then, it is easy to see that \( \text{mem} (c_{r+1}) = \text{mem} (c_r) [x \leftarrow v] \). Hence, we have \( d_{r,p^\max,z(r,p^\max)} \rightarrow_{\text{TSO}} d_{r+1,p^\min,0} \).

This concludes the proof of Lemma A.11. \( \square \)

The following lemma shows that the TSO-computation \( \pi_{\text{TSO}} \) starts from the initial TSO-configuration.

**Lemma A.12.** \( d_{o,p^\min,0} \) is the initial TSO-configuration.
Proof. Let us take any $p \in P$. By the definitions of $d_{0,p_{\text{init}},0}$, $d_{0,p,0}$, and $\alpha(0,0,p,0)$, it follows that $\text{states}(d_{0,p_{\text{init}},0}(p)) = \text{states}(d_{0,p,0}(p)) = \text{states}(c_{\alpha(0,0,p,0)}(p)) = \text{states}(c_0)(p) = q_{\text{init}}$. Also, $\text{buffers}(d_{0,p_{\text{init}},0}(p)) = \text{buffers}(d_{0,p,0}(p)) = \text{DTSO2TSO}(\text{buffers}(c_0)(p)) = \epsilon$. Finally, we have $\text{mem}(d_{0,p_{\text{init}},0}(p)) = \text{mem}(c_0) = \text{mem}(c_0)$. The result follows immediately for the definition of the initial TSO-configuration. This concludes the proof of Lemma A.12. □

The following lemma shows that the target of the TSO-computation $\pi_{\text{TSO}}$ has the same local process states as the target $c_n$ of the DTSO-computation $\pi_{\text{DTSO}}$.

**Lemma A.13.** $\text{states}(d_{k,p_{\text{max}},\overline{\tau}(k,p_{\text{max}})}) = \text{states}(c_n)$.

**Proof.** Let us take any $p \in P$. By the definitions of $d_{k,p_{\text{max}},\overline{\tau}(k,p_{\text{max}})}$ and $d_{k,p,\overline{\tau}(k,p)}$, it follows that $\text{states}(d_{k,p_{\text{max}},\overline{\tau}(k,p_{\text{max}})}(p)) = \text{states}(d_{k,p,\overline{\tau}(k,p)}(p)) = \text{states}(c_{\alpha(k,p,\overline{\tau}(k,p))}(p)) = \text{states}(c_0)(p)$. By definition of $\alpha(k,p,\overline{\tau}(k,p))$, we know that $t_j \notin \Delta_p$ for all $j : \alpha(k,p,\overline{\tau}(k,p)) < j \leq n$. Therefore, we have $\text{states}(c_j)(p) = \text{states}(c_n)(p)$ for all $j : \alpha(k,p,\overline{\tau}(k,p)) \leq j < n$. In particular, we have $\text{states}(c_{\alpha(k,p,\overline{\tau}(k,p))})(p) = \text{states}(c_n)(p)$. Hence, we have $\text{states}(d_{k,p_{\text{max}},\overline{\tau}(p_{\text{max}})}(p)) = \text{states}(c_n)(p)$. This concludes the proof of Lemma A.13. □

### A.2. From TSO to Dual TSO

We show the *only if* direction of Theorem 3.4. Consider a TSO-computation

$$
\pi_{\text{TSO}} = c_0 \xrightarrow{t_1}_{\text{TSO}} c_1 \xrightarrow{t_2}_{\text{TSO}} c_2 \cdots \xrightarrow{t_{n-1}}_{\text{TSO}} c_{n-1} \xrightarrow{t_n}_{\text{TSO}} c_n.
$$

where $c_0 = c_{\text{init}}$ and $c_i$ is of the form $(q_i, b_i, \text{mem}_i)$ for all $i : 1 \leq i \leq n$ with $q_n = q_{\text{target}}$. In the following, we will derive a DTSo-computation $\pi_{\text{DTSo}}$ such that $\text{states}(\text{target}(\pi_{\text{DTSo}})) = \text{states}(c_n)$, i.e., the runs $\pi_{\text{TSO}}$ and $\pi_{\text{DTSo}}$ reach the same set of local states at the end of the runs.

Similar to the previous case, we will first define some functions that we will use in the construction of the computation $\pi_{\text{DTSo}}$. Then, we define a sequence of DTSo-configurations that appear in $\pi_{\text{DTSo}}$. Finally, we show that the DTSo-computation $\pi_{\text{DTSo}}$ exists. In particular, the target configuration $\text{target}(\pi_{\text{DTSo}})$ has the same local states as the target $c_n$ of the TSO-computation $\pi_{\text{TSO}}$.

For every $p \in P$, let $\Delta_p^{\text{w,arw}} \subseteq \Delta_p$ (resp. $\Delta_p^{\text{w,arw}} \subseteq \Delta_p \cup \{\text{update}_p\}$) be the set of write (resp. update) and atomic read-write transitions that can be performed by process $p$. Let $\Delta'_p$ be the set of read transitions that can be performed by $p$.

Let $I = i_1 \ldots i_m$ be the maximal sequence of indices such that $1 \leq i_1 < i_2 < \cdots < i_m \leq n$ and for every $j : 1 \leq j \leq m$, we have $t_{i_j}$ is an update transition or an atomic read-write transition (i.e., $t_{i_j} \in \bigcup_{p \in P} \Delta_p^{\text{w,arw}}$). In the following, we assume that $i_0 = 0$. Let $I_p$ be the maximal subsequence of $I$ such that all transitions with indices in $I_p$ belong to process $p$.

Let $I' = i'_1 \ldots i'_m$ be the maximal sequence of indices such that $1 \leq i'_1 < i'_2 < \cdots < i'_m \leq n$ and for every $j : 1 \leq j \leq m$, we have $t_{i'_j}$ is a write transition or an atomic read-write transition (i.e., $t_{i'_j} \in \bigcup_{p \in P} \Delta_p^{\text{w,arw}}$). Let $I'_p$ be the maximal subsequence of $I'$ such that all transitions with indices in $I'_p$ belong to process $p$. Observe that $|I_p| = |I'_p|$.

For every $j : 1 \leq j \leq m$, let $\text{proc}(j)$ be the process that has the update or atomic read-write transition $t_{i_j}$ where $i_j \in I$. We define $\text{match}(i_j)$ to be the index of the write (resp. atomic read-write) transition $t_{\text{match}(i_j)}$ that corresponds to the update (resp. atomic read-write) transition $t_{i_j}$. Formally, $\text{match}(i_j) := l$ where $\exists k : 1 \leq k \leq |I_p|, I_p(k) = i_j, I'_p(k) = l$ and $1 \leq l \leq n$. Observe that if $t_{i_j}$ is an atomic read-write operation, then $\text{match}(i_j) = i_j$. 
Example A.14. We give an example of how to calculate the function \texttt{match} for a TSO-computation. Let us consider the following TSO-computation 
\[ \pi_{\text{TSo}} = c_0 \xrightarrow{t_1} \text{TSo} c_1 \xrightarrow{t_2} \text{TSo} c_2 \xrightarrow{t_3} \text{TSo} c_3 \]
containing only transitions of a process \( p \) with two variables \( x \) and \( y \) where \( c_i = (q_i, b_i, \text{mem}_i) \) for all \( i : 0 \leq i \leq n = 3 \) such that:
\[
q_0(p) = q_0, \quad b_0(p) = \epsilon, \quad \text{mem}_0(x) = 0, \text{mem}_0(y) = 0, \quad t_1 = (q_0, w(x, 1), q_1),
q_1(p) = q_1, \quad b_1(p) = (x, 1), \quad \text{mem}_1(x) = 0, \text{mem}_1(y) = 0, \quad t_2 = \text{update}_p,
q_2(p) = q_1, \quad b_2(p) = \epsilon, \quad \text{mem}_2(x) = 1, \text{mem}_2(y) = 0, \quad t_3 = (q_1, r(y, 0), q_2),
q_3(p) = q_2, \quad b_3(p) = \epsilon, \quad \text{mem}_3(x) = 1, \text{mem}_3(y) = 0.
\]

Following the above definitions of \( I \) and \( I' \), \( I = i_1 = 2 \) (hence, \( m = 1 \)) is the maximal sequence of indices of all update or atomic read-write transitions in \( \pi_{\text{TSo}} \). In a similar way, \( I' = i'_1 = 1 \) is the maximal sequence of indices of all write or atomic read-write transitions in \( \pi_{\text{TSo}} \). We note that \( t_{i_1} = t_2 \) is an update transition, and \( t'_{i'_1} = t_1 \) is a write transition. Since the TSO-computation contains only transition of the process \( p \), it follows that \( I = I_p \) and \( I' = I'_p \). Following the above definition of \texttt{match}, with \( m = 1 \) and \( n = 3 \), we have 
\[ \text{match} (i_1) = \text{match} (2) = 1. \]

For every \( j : 1 \leq j \leq n \) such that \( t_j \in \Delta'_p \) is a read transition of process \( p \), we define \texttt{fromMem}(\( t_j \)) as a predicate such that \texttt{fromMem}(\( t_j \)) holds if and only if \( (x, v') \notin \text{buffers}(c_{j-1}) \) for all \( v' \in \mathbb{V} \).

For every \( j : 1 \leq j \leq n \) and \( p \in \mathbb{P} \), we define the function \texttt{label}_p(j) as follows:
1. \( \text{label}_p(j) := (x, v) \) if \( t_j \in \Delta'_p \) is of the form \( (q, r(x, v), q') \) and \texttt{fromMem}(\( t_j \)) holds.
2. \( \text{label}_p(j) := (x, v, \text{own}) \) if \( t_j = \text{update}_p \) and \texttt{match}(\( j \)) = \( l \) with \( t_l \) of the form \( (q, w(x, v), q') \).
3. \( \text{label}_p(j) := \epsilon \) otherwise.

Given a sequence \( \ell_1 \cdots \ell_k \) with \( k \geq 1 \) and \( 1 \leq \ell_i \leq n \) for all \( i : 1 \leq i \leq k \), we define 
\[ \text{label}_p(\ell_1 \cdots \ell_k) := \text{label}_p(\ell_1) \cdot \text{label}_p(\ell_{k-1}) \cdot \text{label}_p(\ell_k) \]
Let \( \text{label}_{p}^{\text{rev}}(\ell_1 \cdots \ell_k) \) with \( k \geq 1 \) and \( 1 \leq \ell_i \leq n \) for all \( i : 1 \leq i \leq k \) be the reversed string of \( \text{label}_p(\ell_1 \cdots \ell_k) \), i.e.
\[ \text{label}_{p}^{\text{rev}}(\ell_1 \cdots \ell_k) := \text{label}_p(\ell_k) \cdot \text{label}_p(\ell_{k-1}) \cdots \text{label}_p(\ell_1). \]

Example A.15. In the following, we give an example of how to calculate the functions \texttt{fromMem} and \texttt{label} for the TSO-computation \( \pi_{\text{TSo}} \) given in Example A.14. We recall that \( n = 3 \) and the function \texttt{match} is given in Example A.14. We also note that \( t_3 \) is the only read transition in \( \pi_{\text{TSo}} \). Following the above definition of \texttt{fromMem}, we have that \texttt{fromMem}(\( t_3 \)) holds. Then following the definition of \texttt{match}, for every \( j : 1 \leq j \leq n = 3 \), we define the function \texttt{label}_p(j) as follows:
\[ \text{label}_p(1) = \epsilon, \quad \text{label}_p(2) = (x, 1, \text{own}), \quad \text{label}_p(3) = (y, 0). \]

Below we show how to simulate all transitions of the TSO-computation \( \pi_{\text{TSo}} \) by a set of corresponding transitions in the DTSO-computation \( \pi_{\text{DTSO}} \). The idea is to divide the TSO-computation to \( m + 1 \) phases. For \( 0 \leq r < m \), each phase \( r \) will end at the configuration \( d_{r+1} \) by the simulation of the transition \( t_{\text{match}}(r+1) \) in \( \pi_{\text{TSo}} \). Moreover, in phase \( r : 0 \leq r < m \), we call the process \( \text{proc}(r+1) \) as the active process, and other processes as the inactive ones. We execute only the DTSO-transitions of the active process \( p = \text{proc}(r+1) \) in its active phases. For other processes \( p' \neq p \), we only change the content of their buffers in the active phases of \( p \). In the final phase \( r = m \), all processes will be
considered to be active because the index $i_{m+1}$ is not defined in the definition of the sequence $I$. The DTSO-computation $\pi_{\text{DTSO}}$ will end at the configuration $d_{m+1}$.

For every $r : -1 \leq r < m$ and $p \in \mathbb{P}$, we define the function $\text{pos}(r, p)$ in an inductive way on $r$:

1. $\text{pos}(-1, p) := 0$ for all $p \in \mathbb{P}$.
2. $\text{pos}(r, p) := \text{pos}(r - 1, p)$ for all $p \neq \text{proc}(r + 1)$ and $0 \leq r < m$.
3. $\text{pos}(r, p) := \text{match}(i_{r+1})$ for $p = \text{proc}(r + 1)$ and $0 \leq r < m$.

In other words, the function $\text{pos}(r, p)$ is the index of the last simulated transition by process $p$ at the end of phase $r$ in the computation $\pi_{\text{TSO}}$. Moreover, we use $\text{pos}(-1, p)$ to be the index of the starting transition of process $p$ before phase 0.

**Example A.16.** In the following, we give an example of how to calculate the function $\text{pos}$ for the TSO-computation $\pi_{\text{TSO}}$ given in Example A.14. We recall that $m = 1$ and $\pi_{\text{TSO}}$ contains only transitions of the process $p$. We also recall that the function $\text{match}$ is given in Example A.15. Following the above definition of $\text{pos}$, for every $r : -1 \leq r < m = 1$, we define the function $\text{pos}(r, p)$ as follows:

$$\text{pos}(-1, p) = 0, \quad \text{pos}(0, p) = 1.$$  

Let $d_0 = c_{\text{init}}^D = (q_{\text{init}}, b_{\text{init}}, \text{mem}_{\text{init}})$. We define the sequence of DTSO-configurations $d_1, \ldots, d_m, d_{m+1}$ by defining their local states, buffer contents, and memory states as follows:

1. For every configuration $d_{r+1}$ where $0 \leq r < m$:
   - $\text{states}(d_{r+1})(p) := \text{states}(c_{\text{pos}(r, p)})(p)$,
   - $\text{mem}(d_{r+1}) := \text{mem}(c_{r+1})$,
   - $\text{buffers}(d_{r+1})(p) := \text{label}^{\text{rev}}(\text{pos}(r, p) + 1 \cdots i_{r+1})$.
2. For the final configuration $d_{m+1}$:
   - $\text{states}(d_{m+1})(p) := \text{states}(c_n)(p)$,
   - $\text{mem}(d_{m+1}) := \text{mem}(c_n)$,
   - $\text{buffers}(d_{m+1})(p) := \epsilon$.

**Example A.17.** In the following, we give an example of how to calculate the sequence of configurations $d_1, \ldots, d_m, d_{m+1}$ that will appear in the constructed DTSO-computation $\pi_{\text{DTSO}}$ from the TSO-computation $\pi_{\text{TSO}}$ given in Figure A.14. We recall that $m = 1$, $n = 3$, and the TSO-computation $\pi_{\text{TSO}}$ contains only transitions of the process $p$. We also recall that the functions $\text{label}$ and $\text{pos}$ are given in Example A.15 and Example A.16, respectively.

The DTSO-computation $\pi_{\text{DTSO}}$ will consist of $m + 1 = 2$ phases, referred as the phase 0 and the phase 1. For each $r : 0 \leq r \leq m + 1 = 2$, we define the DTSO-configuration $d_r = (q'_r, b'_r, \text{mem}'_r)$ based on the TSO-configurations that are appearing in $\pi_{\text{TSO}}$ as follows:

$$\begin{align*}
    d_0 : & \quad q'_0(p) = q_0, \quad b'_0(p) = \epsilon, \quad \text{mem}'_0(x) = 0, \text{mem}'_0(y) = 0, \\
    d_1 : & \quad q'_1(p) = q_1, \quad b'_1(p) = (x, 1, \text{own}), \quad \text{mem}'_1(x) = 1, \text{mem}'_1(y) = 0, \\
    d_2 : & \quad q'_2(p) = q_2, \quad b'_2(p) = \epsilon, \quad \text{mem}'_2(x) = 1, \text{mem}'_2(y) = 0.
\end{align*}$$

Finally, we construct the DTSO-computation as follows:

$$\pi_{\text{DTSO}} = d_0 \xrightarrow{t'_1_{\text{DTSO}}} d_1 \xrightarrow{t'_2_{\text{DTSO}}} d_2 \xrightarrow{t'_3_{\text{DTSO}}} d_1 \xrightarrow{t'_4_{\text{DTSO}}} d_2 \xrightarrow{t'_5_{\text{DTSO}}} d_3 \xrightarrow{t'_6_{\text{DTSO}}} d_4 \xrightarrow{t'_7_{\text{DTSO}}} d_5 \xrightarrow{t'_8_{\text{DTSO}}} d_6$$
where \( d_{12} = (q'_{12}, b'_{12}, \text{mem}_{12}) \), \( d_{13} = (q_{13}, b'_{13}, \text{mem}_{13}) \), \( d_{14} = (q'_{14}, b'_{14}, \text{mem}_{14}) \), \( t_1 = (q_0, w(x, 1), q_1) \), \( t'_2 = \text{propagate}^D_p \), \( t'_3 = \text{delete}_p \), \( t'_4 = (q_1, r(y, 0), q_2) \), \( t'_5 = \text{delete}_p \), and:

\[
\begin{align*}
    d_{12} : & \quad q_{12}(p) = q_1, \quad b'_{12}(p) = (y, 0) \cdot (x, 1, \text{own}), \quad \text{mem}'_{12}(x) = 1, \text{mem}'_{12}(y) = 0, \\
    d_{13} : & \quad q_{13}(p) = q_1, \quad b'_{13}(p) = (y, 0), \quad \text{mem}'_{13}(x) = 1, \text{mem}'_{13}(y) = 0, \\
    d_{14} : & \quad q'_{14}(p) = q_2, \quad b'_{14}(p) = (y, 0), \quad \text{mem}'_{14}(x) = 1, \text{mem}'_{14}(y) = 0.
\end{align*}
\]

Since there is only one update transition in \( \pi_{\text{DTSO}} \) and \( \pi_{\text{TSO}} \), it is easy to see that \( \pi_{\text{TSO}} \) has the same sequence of memory updates as \( \pi_{\text{DTSO}} \). It is also easy to see that \( d_0 = c^D_{\text{init}} \) and \( d_3 = (\text{states}(c_3), b, \text{mem}(c_3)) \) where \( b(p) := \epsilon \). Therefore \( \pi_{\text{DTSO}} \) is a witness of the construction.

Lemma A.18 shows the existence of a DTSo-computation \( \pi_{\text{DTSO}} \) that starts from the initial TSO-configuration and whose target has the same local state definitions as the target \( c_n \) of the TSO-computation \( \pi_{\text{TSO}} \). The only if direction of Theorem 3.4 will follow directly from Lemma A.18. This concludes the proof of the only if direction of Theorem 3.4.

**Lemma A.18.** The following properties hold for the constructed sequence \( d_1, \ldots, d_m, d_{m+1} \):

- For every \( r : 0 \leq r < m \), \( d_r \xrightarrow{\text{DTSO}} d_{r+1} \),
- \( d_m \xrightarrow{\text{DTSO}} d_{m+1} \).

**Proof.** We show the proof of the lemma follows directly Lemma A.19 and Lemma A.23. To make the proof understandable, below we consider a fence transition \( t = (q, \text{fence}, q') \) such that \( c \xrightarrow{\text{TSO}} c' \) for some \( c, c' \) as an atomic read-write transition of the form \( (q, \text{arw}(x, v, v), q') \) where \( v \in \mathbb{V} \) is the memory value of variable \( x \in \mathbb{X} \) in \( c \). For a given TSO-computation \( \pi_{\text{TSO}} \), we can calculate such value \( v \) for each fence transition \( \pi_{\text{TSO}} \).

**Lemma A.19.** If \( 0 \leq r < m \), then \( d_r \xrightarrow{\text{DTSO}} d_{r+1} \).

**Proof.** We are in phase \( r \). Because from the configuration \( d_r \), the memory has not been changed until the transition \( t_{i_{r+1}} \), we observe that all memory-read transitions of the process \( p \) between transitions \( t_i \) and \( t_{i_{r+1}} \) will get values from \( \text{mem}(d_r) \) where \( p \in \mathbb{P} \). Therefore, we can execute a sequence of propagation transitions to propagate from the memory to the buffer of process \( p \) to full fill it by all messages that will satisfy all memory-read transitions of \( p \) between \( t_i \) and \( t_{i_{r+1}} \). We propagate to processes according to the order \( < \) first to the process \( p_{\text{min}} \) and last to the process \( p_{\text{max}} \). We have the following sequence:

\[
\begin{align*}
    d_r & \xrightarrow{(\Delta \text{prop})^*} d_{r_{\text{min}}} \xrightarrow{(\Delta \text{prop})^*} d_{r_{\text{max}}} \xrightarrow{\text{DTSO}} d^\text{max}_{r_{\text{max}}}.
\end{align*}
\]

The shape of the configuration \( d^\text{max}_{r_{\text{max}}} \) is:

- \( \text{states}(d^\text{max}_{r_{\text{max}}}) (p) = \text{states}(c_{\text{pos}(r-1, p)}) (p) \),
- \( \text{mem}(d^\text{max}_{r_{\text{max}}}) = \text{mem}(c_r) \),
- \( \text{buffers}(d^\text{max}_{r_{\text{max}}}) (p) = \text{label}^\text{ev}_{\text{pos}} (\text{pos}(r-1, p) + 1 \cdots i_{r+1} - 1) \).

Below let \( p = \text{proc}(r+1) \) be the active process in phase \( r \) of the DTSo-computation. For each transition \( t \) in the sequence of transitions (including updates) of the active process, \( \text{seq} = (t_{\text{pos}(r-1, 1, p)} + 1 \cdots t_{\text{max}}(i_{r+1})) \Delta_{\text{proc}(r+1)} \cup \{ \text{update}_{\text{proc}(r+1)} \} \), we execute a set of transitions in the DTSo-computation as follows:

- To simulate a memory-read transition, we execute the same read transition. And then we execute a delete transition to delete the oldest message in the buffer of \( \text{proc}(r+1) \).
- To simulate a read-only-write transition, we execute the same read transition.
• To simulate a write transition, we execute the same write transition. This transition must be the transition \( t_{\text{match}}(i_{r+1}) \). According to Dual TSO semantics, we add an own-message to the buffer of \( \text{proc}(r+1) \).

• To simulate an \( \text{aw} \) transition, we execute the same atomic read-write transition. This transition must be the transition \( t_{\text{match}}(i_{r+1}) \) and \( \text{match}(i_{r+1}) = i_{r+1} \).

• To simulate an update transition, we execute a delete transition to delete the oldest message in the buffer of \( \text{proc}(r+1) \).

• To simulate a \( \text{nop} \) transition, we execute the same transitions in the DTSO-computation.

Let \( \beta(r,l) \) indicate the index in the TSO-computation of the \( l^{th} \) transition in the sequence \( \text{seq} \) where \( 1 \leq l \leq |\text{seq}| \). Formally, we define \( \beta(r,l) := j \) where \( 1 \leq j \leq n \), \( t_j \in (\Delta_p \cup \{\text{update}_p\}) \) and \( \text{seq}(l) = t_j \). Let configuration \( d_{r,l} \) where \( 0 \leq r < m \) be the DTSO-configuration before simulating the transition with the index \( \beta(r,l) \). We define \( d_{r,l} \) by defining its local states, buffer contents, and memory state:

- \( \text{states}(d_{r,l})(p) = \text{states}(c_{\beta(r,l)}) \) for all inactive process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \),
- \( \text{states}(d_{r,l})(p) = \text{states}(c_{\beta(r,0)}) \) for the active process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \),
- \( \text{mem}(d_{r,l}) = \text{mem}(c_{\beta(l)}) \) for the active process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \),
- \( \text{buffers}(d_{r,l})(p) = \text{label}^{\text{rev}}(\beta(r,l) \cdot i_{r+1} - 1) \) for all inactive process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \),
- \( \text{buffers}(d_{r,l})(p) = \text{label}^{\text{rev}}(\beta(r,l) \cdot i_{r+1} - 1) \) for the active process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \).

The Lemma A.20, Lemma A.22, and Lemma A.21 imply the result. More precisely, it shows the existence of a DTSO-computation that starts from the DTSO-configuration \( d_{p_{\text{max}}} \) and whose target is the configuration \( d_{r+1} \). This concludes the proof of Lemma A.19.

**Lemma A.20.** \( d_{r,1} = d_{p_{\text{max}}} \) for \( 0 \leq r < m \).

**Proof.** We show that \( d_{r,1} \) and \( d_{p_{\text{max}}} \) have the same local states, memory, and buffer contents. We consider two cases for the active and inactive processes.

- For inactive process \( p \neq \text{proc}(r+1) \), it is easy to see that:
  - \( \text{states}(d_{r,1})(p) = \text{states}(c_{\beta(r,l)}) \) for all inactive process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \),
  - \( \text{buffers}(d_{r,1})(p) = \text{label}^{\text{rev}}(\beta(r,l) \cdot i_{r+1} - 1) \) for all inactive process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \),

- For the active process \( p = \text{proc}(r+1) \):
  - \( \text{states}(d_{r,1})(p) = \text{states}(c_{\beta(r,0)}) \) for the active process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \),
  - \( \text{buffers}(d_{r,1})(p) = \text{label}^{\text{rev}}(\beta(r,l) \cdot i_{r+1} - 1) \) for the active process \( p \) and all \( l : 1 \leq l \leq |\text{seq}| \).

In both cases, for the memory, \( \text{mem}(d_{r,1}) = \text{mem}(c_{\beta(l)}) \) by the definitions of configurations \( d_{r,1} \) and \( d_{p_{\text{max}}} \).

This concludes the proof of Lemma A.20.

**Lemma A.21.** \( d_{r,|\text{seq}|} \xrightarrow{t_{\text{match}}(i_{r+1})} \text{DTSO} d_{r+1} \) for \( 0 \leq r < m \).

**Proof.** To prove the lemma, we will show the following properties:

1. \( \exists d'_{r+1} : d_{r,|\text{seq}|} \xrightarrow{t_{\text{match}}(i_{r+1})} \text{DTSO} d'_{r+1} \), i.e. the transition \( t_{\text{match}}(i_{r+1}) \) is feasible from the configuration \( d_{r,|\text{seq}|} \).
(2) Moreover, \( d'_{r+1} = d_{r+1} \).

Let \( p = \text{proc}(r + 1) \) be the active process. We show the property (1) by considering two cases:

- **\text{match}(i_{r+1})** is a write transition: By simulation, we execute the same transition in the DTSO-computation. It is feasible since \( \text{states}(d_{r,|\text{seq}})(p) = \text{states}(c_{\beta(r,|\text{seq})-1})(p) = \text{states}(c_{\text{match}(i_{r+1})-1})(p) \) by the definitions of \( \beta(r,|\text{seq}) \) and \( d_{r,|\text{seq}} \). This concludes the property (1).

- **\text{match}(i_{r+1})** is an atomic read-write transition: We notice that \( \text{match}(i_{r+1}) = i_{r+1} \). It is feasible since \( \text{states}(d_{r,|\text{seq}})(p) = \text{states}(c_{\beta(r,t)-1})(p) = \text{states}(c_{\text{match}(i_{r+1})-1})(p) \), \( \text{mem}(d_{r,|\text{seq}}) = \text{mem}(c_r) \), and

\[
\text{buffers}(d_{r,|\text{seq}})(p) = \text{buffers}(c_{\beta(r,t)-1})(p) = \text{buffers}(c_{\text{match}(i_{r+1})-1})(p) = \epsilon
\]

by the definitions of \( \beta(r,|\text{seq}) \) and \( d_{r,|\text{seq}} \). This concludes the property (1).

We show the property (2) by showing that \( d'_{r+1} \) and \( d_{r+1} \) have the same local states, memory, and buffer contents. Recall that the \( \text{tmatch}(i_{r+1}) \) can be an atomic transition or an atomic read-write transition.

We consider inactive processes. For an inactive process \( p \neq \text{proc}(r + 1) \), we have:

- Since the transition \( \text{tmatch}(i_{r+1}) \) is of the active process, we have \( \text{states}(d'_{r+1})(p) = \text{states}(d_{r,|\text{seq}})(p) \) by the definition of \( d'_{r+1} \). Moreover, by the definition of \( d'_{r,|\text{seq}} \) and \( d_{r,|\text{seq}} \), we have

\[
\text{states}(d'_{r+1})(p) = \text{states}(d_{r+1})(p) .
\]

- Since the transition \( \text{tmatch}(i_{r+1}) \) is of the active process, we have \( \text{buffers}(d'_{r+1})(p) = \text{buffers}(d_{r,|\text{seq}})(p) \) by the definition of \( d'_{r,|\text{seq}} \) and \( d_{r,|\text{seq}} \). Moreover, by the definition of \( d'_{r,|\text{seq}} \) and \( d_{r,|\text{seq}} \), we have

\[
\text{buffers}(d'_{r+1})(p) = \text{buffers}(d_{r+1})(p) .
\]

We consider the active process \( p = \text{proc}(r + 1) \) for the case that the transition \( \text{tmatch}(i_{r+1}) \) is a write one. By executing the same transition, we add an owning message to the buffer of process \( p \) and change the memory.

- Since the transition \( \text{tmatch}(i_{r+1}) \) is of the active process, we have

\[
\text{states}(d'_{r+1})(p) = \text{states}(c_{\beta(r,t)})(p) .
\]

Moreover, it follows from the fact \( \beta(r, t) = \text{match}(i_{r+1}) \) and the definition of \( \text{pos}(r, p) \) that

\[
\text{states}(c_{\beta(r,t)})(p) = \text{states}(c_{\text{match}(i_{r+1})})(p) = \text{states}(c_{\text{pos}(r,p)})(p) .
\]

- Since the transition \( \text{tmatch}(i_{r+1}) \) is of the active process, we have \( \text{buffers}(d'_{r+1})(p) = \text{buffers}(d_{r,|\text{seq}})(p) \) by the definition of \( d'_{r,|\text{seq}} \) and \( d_{r,|\text{seq}} \). Then, it follows from the definition of \( d_{r,|\text{seq}} \) that

\[
\text{buffers}(d'_{r+1})(p) = \text{buffers}(d_{r+1})(p) .
\]

We consider the active process \( p = \text{proc}(r + 1) \) for the case that the transition \( \text{tmatch}(i_{r+1}) \) is an atomic read-write one. By simulation, we execute the same transition and change the memory.
• Since the transition $t_{\text{match}(i_{r+1})}$ is of the active process, we have $\text{states}(d_{r+1}') (p) = \text{states} (c_{\beta(r,l)} (p))$. Moreover, it follows from the fact $\beta(r,l) = \text{match} (i_{r+1})$ and the definition of $\text{pos}(r,p)$ that $\text{states}(c_{\beta(r,l)} (p)) = \text{states} (c_{\text{match}(i_{r+1})}) (p) = \text{states} (c_{\text{pos}(r,p)} (p))$. Hence, it follows by the definition of $d_{r+1}$ that $\text{states}(d_{r+1}') (p) = \text{states}(d_{r+1}) (p)$.

• Since the transition $t_{\text{match}(i_{r+1})}$ is of the active process, we have $\text{buffers}(d_{r+1}') (p) = \epsilon$. From the definitions of $d_{r+1}$ and $\text{pos}(r,p)$ and the fact $\text{match}(i_{r+1}) = i_{r+1}$, we have $\text{buffers}(d_{r+1}') (p) = \text{label}^{\text{rev}}_{p}(\text{pos}(r,p) + 1 \cdots i_{r+1}) = \text{label}^{\text{rev}}_{p}(\text{match}(i_{r+1}) + 1 \cdots i_{r+1}) = \text{label}^{\text{rev}}_{p}(i_{r+1} + 1 \cdots i_{r+1}) = \epsilon$. Hence, it follows that $\text{buffers}(d_{r+1}') (p) = \text{buffers}(d_{r+1}) (p)$.

For both cases, for the memory, we have $\text{mem}(d_{r+1}') (p) = \text{mem} (c_{i_{r+1}}) = \text{mem}(d_{r+1})$ from the fact that we change the memory by transition $t_{\text{match}(i_{r+1})}$ and by the definition of $d_{r+1}$. Finally, we have $d_{r+1}' = d_{r+1}$.

This concludes the proof of Lemma A.21.

Lemma A.22. $d_{r,t} \xrightarrow{\Delta_{\text{DSO}}} d_{r,t+1}$ for $0 \leq r < m, 1 \leq l < |\text{seq}|$.

Proof. The transition $t_{\beta(r,l)}$ can be a read-from-memory, read-own-write, nop, update one. First, we give our simulation of the transition $t_{\beta(r,l)}$ from the configuration $d_{r,t}$ and show that this simulation is feasible. We consider different types of the transition $t_{\beta(r,l)}$. Let process $p = \text{proc}(r+1)$ is the active process.

• $t_{\beta(r,l)}$ is a read-from-memory transition: By simulation, we execute the same transition in the DTSo-computation. Note that under the DTSo semantics, this transition will read an element in the buffers. Then we delete the oldest element in the buffer of the active process. The transition $t_{\beta(r,l)}$ is feasible because by the definition of $d_{r,t}$, we have $\text{states}(d_{r,t}) (p) = \text{states}(c_{\beta(r,l)-1}) (p)$ and $\text{buffers}(d_{r,t}) (p) = \text{label}^{\text{rev}}_{p}(\beta(r,l) \cdots i_{r+1} - 1)$.

• $t_{\beta(r,l)}$ is a nop transition: By simulation, we execute the same transition in the DTSo-computation. The nop transition is feasible because by the definition of $d_{r,t}$, we have $\text{states}(d_{r,t}) (p) = \text{states}(c_{\beta(r,l)-1}) (p)$.

• $t_{\beta(r,l)}$ is a read-own-write read transition: By simulation, we execute the same transition in the DTSo-computation. Observe that $\text{states}(d_{r,t}) (p) = \text{states}(c_{\beta(r,l)-1}) (p)$. We show the read-own-write transition is feasible in the DTSo-computation. In the TSO-computation, this read must get its value from a write transition $t'_{1} \in \Delta_{p}^{\text{update}}$ that has the corresponding update transition $t'_{2} \in \Delta_{p}^{\text{update}}$. According to the TSO semantics, the write comes and goes out the buffer in FIFO order. We have the order of these transitions in the TSO-computation: (i) transition $t_{\beta(r,l)}$ is between transitions $t'_{1}$ and $t_{\text{match}(i_{r+1})}$, and (ii) transition $t'_{2}$ is between transitions $t_{\beta(r,l)}$ and $t_{\text{match}(i_{r+1})}$. Moreover, (iii) there is no other write transition of the same process and the same variable between transitions $t'_{1}$ and $t_{\beta(r,l)}$. In the simulation of the DTSo-computation, when we meet the transition $t'_{1}$ we put an own-message $m$ to the buffer of the active process. From that we do not meet any write transition to the same variable of the active process until the simulation of transition $t_{\beta(r,l)}$. Moreover, the message $m$ exists in the buffer until the simulation of transition $t_{\beta(r,l)}$ because the update transition $t'_{2}$ is after the transition $t_{\beta(r,l)}$. Therefore the message $m$ is the newest own-message in the buffer that can match to the read $t_{\beta(r,l)}$. In other words, the read transition $t_{\beta(r,l)}$ is feasible.

• $t_{\beta(r,l)}$ is an update transition: By simulation, we delete the oldest own-message in the buffer of the active process in the DTSo-computation. This transition is feasible because by the
definition of $d_{r,l}$, we have $\text{states} (d_{r,l}) (p) = \text{states} (c_{\beta(r,l)-1}) (p)$ and $\text{buffers} (d_{r,l}) (p) = \text{label}_{p}^{\text{rev}} (\beta (r, l) \cdots i_{r+1} - 1)$.

We have show our simulation of the transition $t_{\beta(r,l)}$ in the DTSO-computation is feasible. Let $d'_{r,l+1}$ be the configuration in the DTSO-computation after the simulation. We proceed the proof of the lemma by proving that $d'_{r,l+1} = d_{r,l+1}$. To do this, we will show that $d'_{r,l+1}$ and $d_{r,l+1}$ have the same local states, memory, and buffer contents.

We consider inactive processes. For an inactive process $p \neq \text{proc} (r + 1)$, we have:

- Since in the simulation, we only execute the transition of the active process, we have $\text{states} \left( d'_{r,l+1} \right) (p) = \text{states} (d_{r,l+1}^{\text{max}}) (p)$. Moreover, by the definition of $d_{r,l+1}^{\text{max}}$, we see that $\text{states} (d_{r,l+1}^{\text{max}}) (p) = \text{states} (c_{\text{pos}(r-1,p)}) (p)$. Hence, it follows by the definition of $d_{r,l+1}$ that $\text{states} \left( d'_{r,l+1} \right) (p) = \text{states} (d_{r,l+1}) (p)$.

- Since in the simulation, we only execute the transition of the active process, we have $\text{buffers} \left( d'_{r,l+1} \right) (p) = \text{buffers} (d_{r,l+1}^{\text{max}}) (p)$. Moreover, by the definition of $d_{r,l+1}^{\text{max}}$, we see that $\text{buffers} (d_{r,l+1}^{\text{max}}) (p) = \text{label}_{p}^{\text{rev}} (\text{pos} (r - 1, p) + 1 \cdots i_{r+1} - 1)$. Hence, it follows by the definition of $d_{r,l+1}$ that $\text{buffers} \left( d'_{r,l+1} \right) (p) = \text{buffers} (d_{r,l+1}) (p)$.

We consider the active process $p \neq \text{proc} (r + 1)$ for the case that the transition $t_{\beta(r,l)}$ is a read-from-memory one. From the simulation of $t_{\beta(r,l)}$, $\text{states} \left( d'_{r,l+1} \right) (p) = \text{states} (c_{\beta(r,l+1)-1}) (p)$. We have $\text{states} (d_{r,l+1}) (p) = \text{states} (c_{\beta(r,l+1)-1}) (p)$ from the definition of $d_{r,l+1}$. Furthermore, because we delete the oldest message in the buffer of the process $p$ after we execute the read transition, it follows by the definition of $d_{r,l+1}$ that $\text{buffers} \left( d'_{r,l+1} \right) (p) = \text{label}_{p}^{\text{rev}} (\beta (r, l + 1) \cdots i_{r+1} - 1) = \text{buffers} (d_{r,l+1}) (p)$. Finally, by the definitions of $d_{r,l}$ and $d_{r,l+1}$, we have $\text{mem} \left( d'_{r,l+1} \right) = \text{mem} (d_{r,l}) = \text{mem} (c_{i_{r}}) = \text{mem} (d_{r,l+1})$. Hence, it follows that $d'_{r,l+1} = d_{r,l+1}$.

We consider the active process $p \neq \text{proc} (r + 1)$ for the case that the transition $t_{\beta(r,l)}$ is a nop one. From the simulation of $t_{\beta(r,l)}$, $\text{states} \left( d'_{r,l+1} \right) (p) = \text{states} (c_{\beta(r,l+1)-1}) (p)$. From the definition of $d_{r,l+1}$, $\text{states} (d_{r,l+1}) (p) = \text{states} (c_{\beta(r,l+1)-1}) (p)$. From the definitions of $d_{r,l}$ and $d_{r,l+1}$, $\text{buffers} \left( d'_{r,l+1} \right) (p) = \text{buffers} (d_{r,l}) (p) = \text{label}_{p}^{\text{rev}} (\beta (r, l) \cdots i_{r+1} - 1) = \text{buffers} (d_{r,l+1}) (p)$. Finally, by the definitions of $d_{r,l}$ and $d_{r,l+1}$, we have $\text{mem} \left( d'_{r,l+1} \right) = \text{mem} (d_{r,l}) = \text{mem} (c_{i_{r}}) = \text{mem} (d_{r,l+1})$. Hence, it follows that $d'_{r,l+1} = d_{r,l+1}$.

We consider the active process $p \neq \text{proc} (r + 1)$ for the case that the transition $t_{\beta(r,l)}$ is a read-only-write one. From the simulation of the transition, we have $\text{states} \left( d'_{r,l+1} \right) (p) = \text{states} (c_{\beta(r,l+1)-1}) (p)$. Then from the definition of $d_{r,l+1}$, we have $\text{states} (d_{r,l+1}) (p) = \text{states} (c_{\beta(r,l+1)-1}) (p)$. It follows from the definitions of $d_{r,l}$ and $d_{r,l+1}$ that $\text{buffers} \left( d'_{r,l+1} \right) (p) = \text{buffers} (d_{r,l}) (p) = \text{label}_{p}^{\text{rev}} (\beta (r, l) \cdots i_{r+1} - 1) = \text{buffers} (d_{r,l+1}) (p)$. Finally, by the definitions of $d_{r,l}$ and $d_{r,l+1}$, we have $\text{mem} \left( d'_{r,l+1} \right) = \text{mem} (d_{r,l}) = \text{mem} (c_{i_{r}}) = \text{mem} (d_{r,l+1})$. Hence, it follows that $d'_{r,l+1} = d_{r,l+1}$.
We consider the active process \( p \neq \text{proc}(r+1) \) for the case that the transition \( t_{\beta(r,l)} \) is an update one. From the simulation of the transition, \( \text{states}(d'_{r,l+1}) = \text{states}(c_{\beta(r,l+1)}) \) (\( p \)). We have \( \text{states}(c_{\beta(r,l+1)}) = \text{states}(d_{r,l+1}) \) from the definition of \( d_{r,l+1} \). Moreover, we have \( \text{buffers}(d'_{r,l+1}) = \text{label}_{p}^{\text{rev}}(\beta(r,l+1) \cdots i_{r+1} - 1) = \text{buffers}(d_{r,l+1}) \). Furthermore, by the definitions of \( d_{r,l} \) and \( d_{r,l+1} \), we have \( \text{mem}(d'_{r,l+1}) = \text{mem}(d_{r,l+1}) = \text{mem}(c_{r}) = \text{mem}(d_{r,l+1}) \). Hence, it follows that \( d'_{r,l+1} = d_{r,l+1} \).

This concludes the proof of Lemma A.23. □

**Lemma A.23.** \( d_{m} \overset{*}{\rightarrow}_{\text{DTSO}} d_{m+1} \).

**Proof.** We are in the final phase \( r = m \). Observe that in this phase we do not have any write and atomic read-write transitions. Because from the configuration \( d_{m} \) until the end of the TSO-computation the memory has not been changed, we observe that all memory-read transitions of a process \( p \in P \) after transitions \( t_{i_{m}} \) get their values from \( \text{mem}(d_{m}) \). Therefore, we can execute a sequence of propagation transitions to propagate from the memory to buffer of the process \( p \) to full fill it by all messages that will satisfy all memory-read transitions of \( p \) after \( t_{i_{m}} \). We propagate to processes according to the order \( \prec \) first to process \( p_{\min} \) and last to process \( p_{\max} \). We have the following sequence:

\[
d_{m} \overset{\Delta_{\text{propagate}}}{\rightarrow}_{\text{DTSO}} d_{m+1} \overset{\Delta_{\text{propagate}}}{\rightarrow}_{\text{DTSO}} d_{m} \overset{\Delta_{\text{propagate}}}{\rightarrow}_{\text{DTSO}} d_{m+1}.
\]

Next we simulate the remaining transitions \( \{ t_{\text{pos}(m-1)} \cdots t_{n} \} \Delta_{p \cup \{ \text{update}_{p} \}} \) for each process \( p \) of the TSO-computation \( \pi_{\text{TSO}} \) according to the order \( \prec \) first process \( p_{\min} \) and last process \( p_{\max} \).

- To simulate a memory-read transition, we execute the same read transition. And then we execute a delete transition to delete the oldest message in the buffer of the process \( p \).
- To simulate a read-own-write transition, we execute the same read transition.
- To simulate an update transition, we execute a delete transition to delete the oldest message in the buffer of the process \( p \).
- To simulate a \texttt{nop} transition, we execute the same transitions in the TSO-computation.

Following the same argument as in Lemma A.20, Lemma A.21, and Lemma A.22 we show that all simulations of transitions are feasible. As a consequence, from the configuration \( d_{m} \) we reach the configuration \( d_{m+1} \) where for all \( p \in P \): \( \text{states}(d_{m+1}) = \text{states}(c_{n}) \), \( \text{buffers}(d_{m+1}) = \epsilon \), and \( \text{mem}(d_{m+1}) = \text{mem}(c_{n}) \).

This concludes the proof of Lemma A.23. □

**Appendix B. Proof of Lemma 4.2**

Let \( c_{i} = (q_{i}, b_{i}, \text{mem}_{i}) \) be DTSO-configurations for \( i : 1 \leq i \leq 3 \). Let us assume that \( c_{1} \overset{t}{\rightarrow}_{\text{DTSO}} c_{2} \) for some \( t \in \Delta_{p} \cup \{ \text{propagate}_{p}, \text{delete}_{p} \} \) and \( p \in P \). We will define \( c_{4} = (q_{4}, b_{4}, \text{mem}_{4}) \) such that \( c_{3} \overset{t}{\rightarrow}_{\text{DTSO}} c_{4} \) and \( c_{2} \subseteq c_{4} \). We consider the following cases depending on \( t \):

1. **\texttt{nop}:** \( t = (q_{1}, \text{nop}, q_{2}) \). Define \( q_{4} := q_{2}, b_{4} := b_{3}, \) and \( \text{mem}_{4} := \text{mem}_{2} = \text{mem}_{3} = \text{mem}_{1} \). We have \( c_{3} \overset{t}{\rightarrow}_{\text{DTSO}} c_{4} \).
2. **Write to memory:** \( t = (q, w(x, v), q') \). Define \( q_{4} := q_{2}, b_{4} := b_{3}[p \leftarrow (x, v, \text{OWN}) \cdot b_{3}(p)] \), and \( \text{mem}_{4} := \text{mem}_{2} \). We have \( c_{3} \overset{t}{\rightarrow}_{\text{DTSO}} c_{4} \).
(3) Propagate: \( t = \text{propagate}^p \). Define \( q_1 := q_2, \ mem_1 := \text{mem}_2 = \text{mem}_3 = \text{mem}_1 \), and 
\[ b_1 := b_3 [ x \leftrightarrow (x, v) \cdot b_3(p) ] \] 
where \( v = \text{mem}_1(x) \). We have \( c_3 \xrightarrow{t} \text{DTSO} c_4 \).

(4) Delete: \( t = \text{delete} \). Define \( q_1 := q_2 \) and \( \text{mem}_1 := \text{mem}_2 = \text{mem}_3 = \text{mem}_1 \). Define \( b_1 \) according to one of the following cases:

- If \( b_1 = b_2 [ p \leftrightarrow b_2(p) \cdot (x, v) ] \), then define \( b_1 := b_3 \). In other words, we define \( c_4 := c_3 \).
- If \( b_1 = b_2 [ p \leftrightarrow b_2(p) \cdot (x, v, \text{OWN}) ] \) and \( (x, v', \text{OWN}) \in b_2(p) \) for some \( v' \in V \), then define \( b_1 := b_3 \). In other words, we define \( c_4 := c_3 \).
- If \( b_1 = b_2 [ p \leftrightarrow b_2(p) \cdot (x, v, \text{OWN}) ] \) and there is no \( v' \in V \) such that \( (x, v', \text{OWN}) \in b_2(p) \). Since \( b_1(p) \subseteq b_3(p) \), we know that there is an \( i \) and therefore a smallest \( i \) such that \( b_3(p)(i) = (x, v, \text{OWN}) \). Define \( b_1 := b_3 [ p \leftrightarrow b_3(p)(1) \cdot b_3(p)(2) \cdots b_3(p)(i - 1) ] \).

We can perform the following sequence of transitions \( c_3 \xrightarrow{\text{delete} \cdot \text{DTSO}} c_1 \xrightarrow{\text{delete} \cdot \text{DTSO}} c_2 \cdots \xrightarrow{\text{delete} \cdot \text{DTSO}} c_4 \). In other words, we reach the configuration \( c_4 \) from \( c_3 \) by first deleting \( | \text{mem}_3(p) | - i \) messages from the head of \( b_3(p) \).

(5) Read: \( t = (q, r(x, v), q') \). Define \( q_1 := q_2, \text{mem}_1 := \text{mem}_2 = \text{mem}_3 = \text{mem}_1 \).

We define \( b_1 \) according to one of the following cases:

- Read-own-write: If there is an \( i : 1 \leq i \leq | b_1(p) | \) such that \( b_1(p)(i) = (x, v, \text{OWN}) \), and there are no \( j : 1 \leq j < i \) and \( v' \in V \) such that \( b_1(p)(j) = (x, v', \text{OWN}) \). Since \( b_1(p) \subseteq b_3(p) \), there is an \( i' : 1 \leq i' \leq | b_3(p) | \) such that \( b_3(p)(i') = (x, v, \text{OWN}) \), and there are no \( j : 1 \leq j < i' \) and \( v' \in V \) such that \( b_3(p)(j) = (x, v', \text{OWN}) \). Define \( b_1 := b_3 \). In other words, we define \( c_4 := c_3 \).
- Read from buffer: If \( (x, v', \text{OWN}) \notin b_1(p) \) for all \( v' \in V \) and \( b_1(p) = w \cdot (x, v) \). Let \( i \) be the largest \( i : 1 \leq i \leq | b_3(p) | \) such that \( b_3(p)(i) = (x, v) \). Since \( b_1(p) \subseteq b_3(p) \), we know that such index \( i \) exists. Define \( b_1 := b_3 [ p \leftrightarrow b_3(p)(1) \cdot b_3(p)(2) \cdots b_3(p)(i - 1) ] \).

We can perform the following sequence of transitions \( c_3 \xrightarrow{\text{delete} \cdot \text{DTSO}} c_1 \xrightarrow{\text{delete} \cdot \text{DTSO}} c_2 \cdots \xrightarrow{\text{delete} \cdot \text{DTSO}} c_4 \). In other words, we reach the configuration \( c_4 \) from \( c_3 \) by first deleting \( | \text{mem}_3(p) | - i \) messages from the head of \( b_3(p) \).

(6) Fence: \( t = (q, \text{fence}, q') \). Define \( q_4 := q_2, b_4 := \epsilon, \text{and mem}_1 := \text{mem}_2 \). We can perform the following sequence of transitions

\[ c_3 \xrightarrow{\text{delete} \cdot \text{DTSO}} c_1 \xrightarrow{\text{delete} \cdot \text{DTSO}} c_2 \cdots \xrightarrow{\text{delete} \cdot \text{DTSO}} c_4 \xrightarrow{t} \text{DTSO} c_4. \]

In other words, we reach the configuration \( c_4 \) from \( c_3 \) by first emptying the content of \( b_3(p) \) and then performing \( t \).

(7) ARW: \( t = (q, \text{arw}(x, v, v'), q') \). Define \( q_4 := q_2, b_4 := \epsilon, \text{and mem}_1 := \text{mem}_2 \). We can reach the configuration \( c_4 \) from \( c_3 \) in a similar manner to the case of the fence transition. This concludes the proof of Lemma 4.2.

\[ \square \]

**Appendix C. Proof of Lemma 4.3**

First we show that the ordering \( w \sqsubseteq w' \) is a well-quasi-ordering. It is an immediate consequence of the fact that (i) the sub-word relation is a well-quasi-ordering on finite words [Hig52], and that (ii) the number of own-messages in the form \((x, v, \text{OWN})\) that should be equal, is finite.
Given two DTSO-configurations \( c = (q, b, \text{mem}) \) and \( c' = (q', b', \text{mem}') \). We define three orders \( \preceq^\text{state}, \preceq^\text{mem}, \) and \( \preceq^\text{buffer} \) over configurations of \( C_{\text{DTSO}} \): \( c \preceq^\text{state} c' \) iff \( q = q' \), \( c \preceq^\text{mem} c' \) iff \( \text{mem}' = \text{mem} \), and \( c \preceq^\text{buffer} c' \) iff \( b(p) \subseteq b'(p) \) for all process \( p \in P \).

It is easy to see that each one of three orderings is a well-quasi-ordering. It follows that the ordering \( \preceq \) on DTSO-configurations based on \( \preceq^\text{state}, \preceq^\text{mem}, \) and \( \preceq^\text{buffer} \) is a well-quasi-ordering.

Since the number of processes, the number of local states, memory content, and the number of own-messages that should be equal are finite, it is decidable whether \( c_1 \preceq c_2 \).

This concludes the proof of Lemma 4.4. \( \square \)

**Appendix D. Proof of Lemma 4.4**

Consider a DTSO-configuration \( c = (q, b, \text{mem}) \). Let we recall the definition of \( \text{minpre}(\{c\}) \):

\[
\text{minpre}(\{c\}) := \min(\text{Pre}_T(\{c\}) \cup \{c\}).
\]

We observe that

\[
\text{minpre}(\{c\}) = \min\left(\bigcup_{t \in \Delta \cup \Delta'} \text{min}\left\{c' \mid c' \xrightarrow{t} c\right\}\right).
\]

For \( t \in \Delta \cup \Delta'' \), we select \( \min\{c' \mid c' \xrightarrow{t} c\} \) to be the minimal set of all finite DTSO-configurations of the form \( c' = (q', b', \text{mem}') \) such that one of the following properties is satisfied:

1. **Nop**: \( t = (q_1, \text{nop}, q_2) \), \( q(p) = q_2 \) for some \( p \in P \), \( q' = q[p \leftarrow q_1] \), \( b' = b \), and \( \text{mem}' = \text{mem} \).
2. **Write**: \( t = (q_1, w(x, v), q_2) \), \( q(p) = q_2 \) for some \( p \in P \), \( b(p) = (x, v, \text{OWN}) \cdot w \) for some \( w \), \( \text{mem}(x) = v \), \( \text{mem}'(y) = \text{mem}(y) \) if \( y \neq x \), \( q' = q[p \leftarrow q_1] \), and one of the following properties is satisfied:
   - \( b' = b[p \leftarrow w] \).
   - \( b' = b[p \leftarrow w_1 \cdot (x', v', \text{own}) \cdot w_2] \) for some \( v' \in V \) where \( w_1 \cdot w_2 = w \) and \( (x, v', \text{own}) \notin w_1 \) for all \( v' \in V \).
3. **Propagate**: \( t = \text{propagate}_p \), for some \( p \in P \), \( \text{mem}(x) = v \), \( q' = q \), \( \text{mem}' = \text{mem} \), \( b(p) = (x, v) \cdot w \) for some \( w \), and \( b' = b[p \leftarrow w] \).
4. **Read**: \( t = (q_1, r(x, v), q_2) \), \( q(p) = q_2 \) for some \( p \in P \), \( q' = q[p \leftarrow q_1] \), and \( \text{mem}' = \text{mem} \), and one of the following conditions is satisfied:
   - **Read-own-write**: there is an \( i : 1 \leq i \leq |b(p)| \) such that \( b(p)(i) = (x, v, \text{OWN}) \), and there are no \( j : 1 < j < i \) such that \( b(p)(j) = (x, v', \text{OWN}) \), and \( b' = b \).
   - **Read from buffer**: \( (x, v', \text{OWN}) \notin b(p) \) for all \( v' \in V \), \( b(p) = w \cdot (x, v) \) for some \( w \), and \( b' = b \).
   - **Read from buffer**: \( (x, v', \text{OWN}) \notin b(p) \) for all \( v' \in V \), \( b(p) \neq w \cdot (x, v) \) for all \( w \), and \( b' = b[p \leftarrow b(p) \cdot (x, v)] \).
5. **Fence**: \( t = (q_1, \text{fence}, q_2) \), \( q(p) = q_2 \) for some \( p \in P \), \( b(p) = \epsilon \), \( q' = q[p \leftarrow q_1] \), \( b' = b \), and \( \text{mem}' = \text{mem} \).
6. **ARW**: \( t = (q_1, \text{arw}(x, v, v', q_2), \text{mem}(x) = v') \), \( \text{mem}' = \text{mem}[x \leftarrow v] \), \( q(p) = q_2 \) for some \( p \in P \), \( b(p) = \epsilon \), \( q' = q[p \leftarrow q_1] \), \( b' = b \).
7. **Delete**: \( t = \text{delete}_p \), for some \( p \in P \), \( q' = q, \text{mem}' = \text{mem} \). Moreover, \( (x, v, \text{OWN}) \notin b(p) \) for some \( x \in X \) and all \( v \in V \), \( b' = b[p \leftarrow b(p) \cdot (x, v, \text{OWN})] \) for some \( v' \in V \).

This concludes the proof of Lemma 4.4. \( \square \)
Appendix E. Proof of Lemma 5.2

Let $\alpha_i = (p_i, c_i)$ and $c_i = (q_i, b_i, \text{mem}_i)$ for $i : 1 \leq i \leq 4$. We show that if $\alpha_1 \xrightarrow{\ell} \alpha_2$ and $\alpha_1 \sqsubseteq \alpha_3$ for some $t \in \Delta_p \cup \{\text{propagate}_p, \text{delete}_p\}$ and $p \in P_1$ (note that $P_1 = P_2$) then the configuration $\alpha_4$ exists such that $\alpha_3 \xrightarrow{\ell} \alpha_4$ and $\alpha_2 \sqsubseteq \alpha_4$. First we define $P_4 := P_3$. Because of $\alpha_1 \sqsubseteq \alpha_3$, there exists an injection $h : \mathbb{P}_1 \mapsto \mathbb{P}_3$ in the ordering $\alpha_1 \sqsubseteq \alpha_3$. We define an injection $h' : \mathbb{P}_2 \mapsto \mathbb{P}_4$ in the ordering $\alpha_2 \sqsubseteq \alpha_4$ such that $h = h'$. Moreover, for $p \in \mathbb{P}_4$, let $q_4(p) := q_4(h'(p))$ if the process $p \in \mathbb{P}_2$, otherwise $q_4(p) := q_3(p)$. We define $c_4$ depending on different cases of $t$:

1. **Nop:** $t = (q_1, \text{nop}, q_2)$. Define $b_4 := b_3$ and $\text{mem}_4 := \text{mem}_2 = \text{mem}_3 = \text{mem}_1$. We have $\alpha_3 \xrightarrow{t_{\text{DTSO}}} \alpha_4$.
2. **Write:** $t = (q, w(x, v), q')$. Define $b_4 := b_3 [h(p) \leftarrow (x, v, \text{own}) \cdot b_3(h(p))]$ and $\text{mem}_4 := \text{mem}_2$. We have $\alpha_3 \xrightarrow{t_{\text{DTSO}}} \alpha_4$.
3. **Propagate:** $t = \text{propagate}_p$. Define $\text{mem}_4 := \text{mem}_2 = \text{mem}_3 = \text{mem}_1$ and $b_4 := b_3 [h(p) \leftarrow (x, v) \cdot b_3(h(p))]$ where $v = \text{mem}_4(x)$. We have $\alpha_3 \xrightarrow{t_{\text{DTSO}}} \alpha_4$.
4. **Delete:** $t = \text{delete}_p$. Define $\text{mem}_4 := \text{mem}_2 = \text{mem}_3 = \text{mem}_1$. Define $b_4$ according to one of the following cases:
   - If $b_1 = b_2 [p \leftarrow b_2(p) \cdot (x, v)]$, then define $b_4 := b_3$. In other words, we have $\alpha_4 = \alpha_3$.
   - If $b_1 = b_2 [p \leftarrow b_2(p) \cdot (x, v, \text{own})]$ and $(x, v', \text{own}) \in b_2(p)$ for some $v' \in \mathbb{V}$, then define $b_4 := b_3$. In other words, we have $\alpha_4 = \alpha_3$.
   - If $b_1 = b_2 [p \leftarrow b_2(p) \cdot (x, v, \text{own})]$ and there is no $v' \in \mathbb{V}$ with $(x, v', \text{own}) \in b_2(p)$, then since $b_1(p) \sqsubseteq b_3(h(p))$ we know that there is an $i$ and therefore a smallest $i$ such that $b_3(h(p))(i) = (x, v, \text{own})$. Define $b_4 := b_3 [h(p) \leftarrow b_3(h(p))(1) \cdot b_3(h(p))(2) \cdots b_3(h(p))(i - 1)]$.

   We can perform the following sequence of transitions $\alpha_3 \xrightarrow{\text{delete}_p_{\text{DTSO}}} \alpha'_1 \xrightarrow{\text{delete}_p_{\text{DTSO}}} \alpha'_2 \cdots \xrightarrow{\text{delete}_p_{\text{DTSO}}} \alpha'_3 \xrightarrow{\text{delete}_p_{\text{DTSO}}} \alpha_4$. In other words, we reach the configuration $\alpha_4$ from $\alpha_3$ by first deleting $|b_3(h(p))| - i$ messages from the head of $b_3(h(p))$.
5. **Read:** $t = (q, r(x, v), q')$. Define $\text{mem}_4 := \text{mem}_2$. We define $b_4$ according to one of the following cases:
   - **Read-own-write:** If there is an $i : 1 \leq i \leq |b_1(p)|$ such that $b_1(p)(i) = (x, v, \text{own})$, and there are no $1 \leq j < i$ and $v' \in \mathbb{V}$ such that $b_1(p)(j) = (x, v', \text{own})$. Since $b_1(p) \sqsubseteq b_3(h(p))$, there is an $i' : 1 \leq i' \leq |b_1(p)|$ such that $b_1(p)(i') = (x, v, \text{own})$, and there are no $1 \leq j < i'$ and $v' \in \mathbb{V}$ such that $b_1(p)(j) = (x, v', \text{own})$. Define $b_4 := b_3$. In other words, we have that $\alpha_4 = \alpha_3$.
   - **Read from buffer:** If $(x, v', \text{own}) \notin b_1(p)$ for all $v' \in \mathbb{V}$ and $b_1 = b_2 [p \leftarrow b_2(p) \cdot (x, v)]$, then let $i$ be the largest $i : 1 \leq i \leq |b_3(h(p))|$ such that $b_3(h(p))(i) = (x, v)$. Since $b_1(p) \sqsubseteq b_3(h(p))$, we know that such an $i$ exists. Define $b_4 := b_3 [h(p) \leftarrow b_3(h(p))(1) \cdot b_3(h(p))(2) \cdots b_3(h(p))(i - 1)]$.

   We can reach the configuration $\alpha_4$ from $\alpha_3$ in a similar manner to the last case of the delete transition.
6. **Fence:** $t = (q, \text{fence}, q')$. Define $b_4 := \epsilon$ and $\text{mem}_4 := \text{mem}_2$. We can perform the following sequence of transitions $\alpha_3 \xrightarrow{\text{delete}_p_{\text{DTSO}}} \alpha'_1 \xrightarrow{\text{delete}_p_{\text{DTSO}}} \alpha'_2 \cdots \xrightarrow{\text{delete}_p_{\text{DTSO}}}$.
\[ \alpha'_{b_3(h(p))} \xrightarrow{\text{DTSO}} \alpha_4. \] In other words, we can reach the configuration \( \alpha_4 \) from \( \alpha_3 \) by first emptying the contents of \( b_3(h(p)) \) and then performing \( t \).

(7) **ARW:** \( t = (q, \text{aw}(x, v, v'), q') \). Define \( b_4 := \epsilon \) and \( \text{mem}_1 := \text{mem}_2 \). We can reach the configuration \( \alpha_4 \) from \( \alpha_3 \) in a similar manner to the case of the fence transition.

This concludes the proof of Lemma 5.2. \( \square \)

**Appendix F. Proof of Lemma 5.4**

Consider a parameterized configuration \( \alpha = (P, c) \) with \( c = (q, b, \text{mem}) \). We recall the definition of \( \text{minpre}(\{\alpha\}) \): \( \text{minpre}(\{\alpha\}) = \min(\text{Pre}_T(\{\alpha\} \cup \{\alpha\} \uparrow)) \). We observe that

\[ \text{minpre}(\{\alpha\}) = \min \left( \bigcup_{t \in \Delta \cup \Delta''} \text{min} \left( \{ \alpha' \mid \alpha' \xrightarrow{t} \alpha \} \cup \{ \alpha \} \right) \right). \]

For \( t \in \Delta \cup \Delta'' \), we select \( \min \left( \{ \alpha' \mid \alpha' \xrightarrow{t} \alpha \} \right) \) to be the minimal set of all finite parameterized configurations of the form \( \alpha' = (P', c') \) with \( c' = (q', b', \text{mem}') \) such that one of the following properties is satisfied:

1. **Nop:** \( t = (q_1, \text{nop}, q_2) \), \( q(p) = q_2 \) for some \( p \in P \), \( P' = P \), \( q' = q[p \leftrightarrow q_1] \), \( b' = b \), and \( \text{mem}' = \text{mem} \).
2. **Write:** \( t = (q_1, w(x, v), q_2) \), \( \text{mem}(x) = v \) for some \( v \in V \), \( \text{mem}'(y) = \text{mem}(y) \) if \( y \neq x \), and one of the following conditions is satisfied:
   - \( q(p) = q_2 \) for some \( p \in P \), \( P' = P \), \( q' = q[p \leftrightarrow q_1] \), \( b(p) = (x, v, \text{OWN}) \cdot w \) for some \( w \in ((X \times V) \cup (X \times V \times \{\text{OWN}\}))^* \).
   - \( q(p) \neq q_2 \) or \( b(p) \neq (x, v, \text{OWN}) \cdot w \) for any \( p \in P \), \( w \in ((X \times V) \cup (X \times V \times \{\text{OWN}\}))^* \), \( P' = P \cup \{p' \} \) for some \( p' \not\in P \), \( q'(p') = q_1 \). \( q'(p'') = q(p'') \) if \( p'' \neq p' \), \( b'(p') = ((x_1, v_1, \text{OWN}) \cdot \epsilon)(x_2, v_2, \text{OWN}) \cdot \epsilon \cdots ((x_n, v_n, \text{OWN}) \cdot \epsilon) \) where \( x_i \neq x_j \), \( v_i \in V, 1 \leq i, j \leq |X| \) and \( b'(p'') = b(p'') \) if \( p'' \neq p' \). In other words, we add one more process \( p' \) to the configuration \( \alpha' \).
3. **Propagate:** \( t = \text{propagate}_{\text{P}} \) for some \( p \in P \), \( \text{mem}(x) = v \), \( P' = P \), \( q' = q \), \( \text{mem}' = \text{mem} \), \( b(p) = (x, v) \cdot w \) for some \( w \in ((X \times V) \cup (X \times V \times \{\text{OWN}\}))^* \), and \( b' = b[p \leftrightarrow w] \).
4. **Read:** \( t = (q_1, r(x, v), q_2) \), \( q(p) = q_2 \) for some \( p \in P \), \( P' = P \), \( q' = q[p \leftrightarrow q_1] \), and \( \text{mem}' = \text{mem} \), and one of the following conditions is satisfied:
   - **Read-own-write:** there is an \( i : 1 \leq i \leq |b(p)| \) such that \( b(p)(i) = (x, v, \text{OWN}) \), and there are no \( j : 1 \leq j < i \) and \( v' \in V \) such that \( b(p)(j) = (x, v', \text{OWN}) \), and \( b' = b \).
   - **Read from buffer:** \( (x, v', \text{OWN}) \not\in b(p) \) for all \( v' \in V \), \( b(p) = w \cdot (x, v) \) for some \( w \in ((X \times V) \cup (X \times V \times \{\text{OWN}\}))^* \), and \( b' = b[p \leftrightarrow b(p) \cdot (x, v)] \). This condition corresponds to the case when we have some messages \( (x, v) \) that are not explicitly presented at the head of the buffer \( b(p) \).
(5) Fence: \( t = (q_1, \text{fence}, q_2), \) \( q(p) = q_2 \) for some \( p \in P, \) \( b(p) = \epsilon, \) \( P' = P, \) \( q' = q[p \leftarrow q_1], \) \( b' = b, \) and \( \text{mem}' = \text{mem}. \)

(6) ARW: \( t = (q_1, \text{arw}(x, v, v'), q_2), \) \( \text{mem}(x) = v', \) \( \text{mem}' = \text{mem}[x \leftarrow v], \) and one of the following conditions is satisfied:

- \( q(p) = q_2 \) for some \( p \in P, \) \( b(p) = \epsilon, \) \( P' = P, \) \( q' = q[p \leftarrow q_1], \) \( b' = b. \)
- \( q(p) \neq q_2 \) or \( b(p) \neq \epsilon \) for any \( p \in P, \) \( P' = P \cup \{p'\} \) for some \( p' \notin P, \) \( q'(p') = q_1, \)
  \( q'(p'') = q(p'') \) if \( p'' \neq p', \) \( b'(p') = \epsilon, \) and \( b'(p'') = b(p'') \) if \( p'' \neq p'. \) In other words, we add one more process \( p' \) to the configuration \( \alpha'. \)

(7) Delete: \( t = \text{delete}_p \) for some \( p \in P, \) \( P' = P, \) \( q' = q, \) \( \text{mem}' = \text{mem}, \) \( (x, v, \text{own}) \notin b(p) \)
for some \( x \in X \) and all \( v \in V, \) \( b' = b[p \leftarrow b(p) \cdot (x, v', \text{own})] \) for some \( v' \in V. \)

This concludes the proof of Lemma 5.4. \( \square \)