A Novel Dual-Band Six-Phase Voltage-Control Oscillator †

San-Fu Wang 1,*, Yu-Wei Chang 2 and Chun-Yen Tang 2

1 Department of Electronic Engineering, National Chin-Yi University of Technology, Taiping, Taichung 41170, Taiwan
2 Department of Electronic Engineering, Ming Chi University of Technology, New Taipei City 24301, Taiwan; M05158008@mail2.mcut.edu.tw (Y.-W.C.); tata0101@yahoo.com.tw (C.-Y.T.)
* Correspondence: sf_wang@ncut.edu.tw; Tel.: +886-4-2392-4505 (ext. 7315)
† This is an extended version of Wang, S.F.; Chang, Y.W. A Dual-band Six-Phase Voltage-Control Oscillator. In Proceedings of the 7th IEEE International Symposium on Next-Generation Electronics (ISNE 2018), Taipei, Taiwan, 7–9 May 2018.

Received: 29 August 2018; Accepted: 13 November 2018; Published: 19 November 2018

Abstract: The paper presents a novel dual-band six-phase voltage-control oscillator. The voltage-controlled oscillator (VCO) with a single-ended delay cell architecture has a lower power consumption, a smaller chip area, and a larger output swing than one with a differential delay cell architecture. However, the conventional even-phase outputs ring-type VCO cannot be implemented using single-ended delay cells. In other words, the VCO with single-ended delay cells meets most of the requirements of a sensor circuit system, except even-phase outputs function. This work presents a dual-band six-phase ring type VCO, which is implemented using the proposed single-ended delay cell. The proposed VCO both exhibits the advantages of single-ended delay cells and differential delay cells. The proposed delay cell has a band-switching function, which improves the jitter performance of a VCO in which it is used. The proposed VCO can be operated at 890–1080 MHz. The peak-to-peak jitter and the root mean square jitter are the 35.5 ps and 2.8 ps (at 1 GHz), respectively. The maximal power consumption is approximately 6.4 mW at a supply voltage of 1.8 V in a United Microelectronics Corporation 0.18 µm RF CMOS process. The area of the chip is 0.195 × 0.208 mm².

Keywords: delay cell; jitter; ring oscillator; voltage control oscillator

1. Introduction

Over the last few years, optical sensor devices, medical sensor devices, and radar sensor devices have been extensively used in Internet of Things (IoT) systems. These sensor devices help the IoT systems collect large amounts of data. Therefore, these sensor devices are the basic devices used in big data research [1–5]. However, these devices require low power circuits to extend device lifetime. Small size and low cost make the device more popular, and good circuit characteristics to improve the performance of the device. For example, a low power low phase noise differential ring oscillator can effectively increase the use time of the Medical Implantable Communications Service (MICS) transceivers [3]. The integration of analog-to-digital converter, voltage-controlled oscillator, receiver, transmitter and digital circuits on a single chip reduces the size and cost of the sensor system [4]. A low-jitter and low-reference-spur ring-type voltage-controlled oscillator provides a purer clock signal for digital circuits, and effectively reduces the erroneous operation of the digital circuit [6]. A 1–9 GHz linear-wide-tuning-range quadrature ring oscillator uses Doppler radar sensor to increase frequency range and accuracy [7]. A single-ended delay cell based VCO with favorable power consumption and supply voltage can be implemented without a tail current circuit, but it has the disadvantages of low
operating frequency and poor jitter performance [8]. A new differential delay cell based VCO has good phase noise performance, but its power consumption is too large, which is unsuitable for using in sensor systems [9]. A new differential delay cell based VCO provides high operating frequency, but it also consumes too much power and is not suitable for using in a sensor system [10]. Based on the above reasons, voltage-control oscillators (VCOs) are important components of sensor device.

Figure 1 shows the block diagram of Medical Implantable Communications Service (MICS) transceivers. Obviously, whether it is the reference clock circuit [6,11] or local oscillator circuit [3,4,12], the VCO is an indispensable component in sensor devices. Therefore, the characteristics of the VCO affect the performance of the sensor products [6,11,13].

Most of the reference clock circuit and part of the local oscillator circuit are implemented with a ring structure [1,13,14]. These VCOs are implemented by single-ended delay cells or differential delay cells [1,3]. A single-ended delay cell provides a larger output swing, a smaller chip area, a lower dissipated current, and a less complex design than a differential delay cell [3,8,15,16]. However, VCOs that are based on single-ended delay cells cannot provide even-phase outputs. VCOs with symmetrical even-phase outputs are more widely used than VCOs with odd-phase outputs, because a VCO with symmetrical even-phase outputs can satisfy more requirements of electronic circuits, such as symmetry trigger circuits, sample and hold circuits, charge pump circuits, and others, in sensor devices. All of these circuits require symmetrical even-phase clock signals as trigger signals or control signals. A conventional VCO with odd-phase outputs does not meet this requirement. Consequently, an even-phase output ring VCO that uses a single-ended delay cell has significant needs.

The proposed novel dual-band symmetrical six-phase voltage-control oscillator consists of two single-ended delay-cell odd-phase ring oscillators. The proposed VCO architecture can generate outputs of odd-phase and even-phase, where the odd-phase is 3-phase, 5-phase, 7-phase, … , (2n + 1)-phase and the even-phase is 6-phase, 10-phase, 14-phase, … , 2(2n + 1)-phase. In addition, the proposed VCO architecture has the advantages of the single-ended delay cells and the functions of differential delay cells. Hence, it can satisfy different sensors and different applications in the IoT systems. In this research, the six-phase outputs and 1 GHz operation frequency are used to verify the functionality and performance of the proposed VCO and single-ended delay cell.

2. Proposed Circuit

The conventional single-ended ring-type oscillator consists of a series of inverting amplifiers in a feedback loop, and each stage of an inverting amplifier provides a phase shift of 180 degrees. To satisfy the Barkhausen criterion, ∠H(jω0) = 180° [17], a ring-type oscillator can only consist of an odd number of single-ended delay cells. Therefore, the conventional ring-type oscillator that uses single-ended delay cells cannot provide symmetrical even-phase outputs [18–21].

Conventional symmetrical even-phase output VCOs are typically constituted using differential delay cells, whose implementation requires tail current circuits [9,10]. Therefore, the output swing
of such a VCO is limited by the voltage of the tail current circuit. The operating frequency of the VCO is adjusted by controlling the current through the differential delay cell. Therefore, the power consumption and output swing of the VCO vary considerably with operational frequency, greatly increasing the complexity of the design of the sensor circuit system.

This work presents a dual-band six-phase voltage-control oscillator that is based on the proposed single-ended delay cell. The proposed VCO consists of two three-stage ring VCOs and three phase-shift circuits, which provide six symmetrical phase outputs. Figures 2 and 3 show the proposed VCO and delay cell, respectively. Figure 2 also shows the phase difference between the output signals. Similarly, other even-phase outputs VCO also can be achieved by the proposed architecture and delay cell. For example, two five-stage ring oscillators can obtain 10 symmetrical even-phase outputs, two seven-stage ring oscillators can obtain 14 symmetrical even-phase outputs, and so on.

![Figure 2. Proposed dual-band six-phase voltage-control oscillator.](image)

![Figure 3. Proposed single-ended delay cell.](image)

The proposed delay cell includes the main trans-conductance circuit, the band switch circuit and the frequency tuning circuit, as shown in Figure 3. Figure 4 shows the simplified equivalent circuit of the proposed single-ended delay cell. The 3 dB bandwidth of the delay cell is determined by the turn on resistance and gate-source parasitic capacitance of the transistor $M_1$–$M_6$ (Figure 3), which dominates the output frequency of the VCO, and the 3 dB bandwidth of the proposed delay cell can be approximated as:

$$\omega_{3dB} = \frac{1}{(R_{M1}||R_{M2}) \left\{ \frac{R_{M1}}{R_{M2}} \right\}} \frac{1}{C_{GS,M1}+C_{GS,M2}+\frac{1}{R_{M1}}+\frac{1}{R_{M2}}+C_{GS,M3}+C_{GS,M4}+\frac{1}{R_{M5}}+\frac{1}{R_{M6}}+C_{GS,M5}+C_{GS,M6}}$$

(1)

where $R_{M1}$, $R_{M2}$, $R_{M3}$, $R_{M4}$, $R_{M5}$, and $R_{M6}$ are the on-resistances of $M_1$, $M_2$, $M_3$, $M_4$, $M_5$ and $M_6$, respectively; and $C_{GS,M1}$, $C_{GS,M2}$, $C_{GS,M3}$, $C_{GS,M4}$, $C_{GS,M5}$, and $C_{GS,M6}$ are the gate-source parasitic capacitance of $M_1$, $M_2$, $M_3$, $M_4$, $M_5$, and $M_6$, respectively. In order to simplify the equation, the parasitic
The capacitance of the gate-drain has been ignored. The $C_T$ in Figure 4 is the input equivalent capacitance of the next stage circuit and $C_T$ can be expressed as:

$$C_T = C_{GS,M1} + C_{GS,M2} + \frac{R_1}{R_1 + R_{oM3}}C_{GS,M4} + \frac{R_2}{R_2 + R_{oM5}}C_{GS,M6}$$  \hfill (2)

Amplifying the length and width of $M_4$ by the same scale can greatly increase the on-resistance, $R_{oM4}$, and the gate-source capacitance, $C_{GS,M4}$, of the transistor $M_4$. For parallel resistors, $\frac{R_1+R_{oM3}}{R_1}R_{oM4}$ can be ignored. For parallel capacitors, $\frac{R_1}{R_1+R_{oM3}}C_{GS,M4}$ will be magnified. Reducing the length and width of $M_6$ by the same ratio can greatly reduce the on-resistance, $R_{oM6}$, and the gate-source capacitances $C_{GS,M4}$ of the transistor $M_6$. For parallel resistors, $\frac{R_2+R_{oM5}}{R_2}R_{oM6}$ will be amplified. For parallel capacitors, $\frac{R_2}{R_2+R_{oM5}}C_{GS,M6}$ can be ignored. For the above reasons, Equation (1) can be simplified as:

$$\omega_{3dB} = \frac{1}{(R_{oM1} \parallel R_{oM2})(C_{GS,M1} + C_{GS,M2} + \frac{R_1}{R_1+R_{oM3}}C_{GS,M4})}$$  \hfill (3)

where $V_B$ in Figure 3 is a band switch signal, which can be used to turn on or turn off the transistor $M_5$. The transistor $M_5$, an N-type transistor, is turned off, when $V_B = 0$. The resistance of $R_{oM5}$ is close to $\infty$. The 3 dB bandwidth of the proposed delay cell can be changed as:

$$\omega_{3dB} = \frac{1}{(R_{oM1} \parallel R_{oM2} \parallel R_{oM6})(C_{GS,M1} + C_{GS,M2} + \frac{R_1}{R_1+R_{oM3}}C_{GS,M4})}$$  \hfill (4)

In this case, the VCO is operated in low frequency mode.

On the contrary, when $V_B = 1.8$, the transistor $M_5$ is turned off. The resistance of $R_{oM5}$ is close to zero. The 3 dB bandwidth of the proposed delay cell can be changed as:

$$\omega_{3dB} = \frac{1}{(R_{oM1} \parallel R_{oM2} \parallel R_{oM6})(C_{GS,M1} + C_{GS,M2} + \frac{R_1}{R_1+R_{oM3}}C_{GS,M4})}$$  \hfill (5)

In this case, the VCO is operated in high frequency mode. According to Equations (4) and (5), the proposed VCO can operate in different frequency modes by switching $V_B$.

For Equation (3), when $V_B$ is fixed, the output frequency of the proposed VCO can also be changed by the resistance $R_{oM3}$. For example, the transistor $M_3$, a P-type transistor is turned on when $V_T = 0$. The resistance of $R_{oM3}$ is close to $0$. The 3 dB bandwidth of the proposed delay cell can be changed as:

$$\omega_{3dB} = \frac{1}{(R_{oM1} \parallel R_{oM2} \parallel R_{oM6})(C_{GS,M1} + C_{GS,M2} + C_{GS,M4})}$$  \hfill (6)

When $V_T$ increases, the resistance of $R_{oM3}$ increases. From Equation (3), when $R_{oM3}$ increases, the effect of the gate-source parasitic capacitance $C_{GS,M4}$ decreases. When $V_T = 1.8 \text{ V}$, the resistance of $R_{oM3}$ is close to $\infty$. The 3 dB bandwidth of the proposed delay cell can be changed as:

$$\omega_{3dB} = \frac{1}{(R_{oM1} \parallel R_{oM2} \parallel R_{oM6})(C_{GS,M1} + C_{GS,M2})}$$  \hfill (7)

According to the above conclusion, when $V_T$ increases, the 3 dB bandwidth of the proposed delay cell increases. Therefore, $V_T$ can be used to control the 3 dB bandwidth of the proposed delay cell.
Analyzing the three-stage ring oscillator circuit demonstrates that the circuit oscillates only if the frequency-dependent phase shift equals 180° (Barkhausen criterion). Accordingly, each stage contributes a phase shift of 60°, and the oscillation frequency \( \omega_{osc} \) under this condition is given by:

\[
\tan^{-1} \frac{\omega_{osc}}{\omega_{3dB}} = 60°
\]

Accordingly,

\[
\omega_{osc} = \sqrt{3} \omega_{3dB}
\]

In other words, the output frequency of the VCO can be changed by varying the control voltage \( V_T \). For example, \( M_3 \) is a p-type transistor. According to Equations (3), (6), (7) and (9), the output frequency increases with the control voltage. Therefore, the \( K_{vco} \) curve of the proposed VCO circuit has a positive slope. When the system requires that the \( K_{vco} \) curve of the VCO has a negative slope, the P-type transistor \( (M_3) \) should simply be replaced with an N-type transistor \( (M_3') \). In such a case, the output frequency decreases as the control voltage increases and so the \( K_{vco} \) curve of proposed VCO circuit has a negative slope. Therefore, whether the transistor \( (M_3) \) is NMOS or PMOS determines whether the linear frequency-voltage relationship of the proposed VCO is positive or negative. This advantage also meets the diverse needs of sensor systems.

When the output frequency is changed with the input voltage \( (V_T) \), no DC current flows through the transistor \( M_3 \). Therefore, the DC operating point and power consumption of the circuit will not change much, reducing the design complexity of the sensor circuit system.

Figure 5 shows the phase shift circuit in Figure 2. The phase shift circuit is a cross-coupled pair circuit, which has two nodes whose phase difference can be adjusted to 180 degrees. The three-stage ring VCOs provide a phase difference of 120 degrees between the stages. For the above two reasons, the proposed VCO, shown in Figure 2, can provide six symmetrical phase outputs.

The output frequency of an ideal voltage-controlled oscillator is a linear function of its input voltage (shown in Figure 6a), and can be expressed as:

\[
\omega_{osc} = \omega_0 + K_{vco} \times V_{IN}
\]

where \( \omega_0 \) represents the intercept corresponding to \( V_{IN} = 0 \) and \( K_{vco} \) denotes the “gain” or “sensitivity” of the circuit [15]. In other words, the slope of the input voltage to the output frequency is defined as \( K_{vco} \), which can be obtained by inputting different voltages and their corresponding output frequencies (shown in Figure 6b).
The proposed VCO circuit can be operated in high- or low-frequency mode by turning on or off \( V_B \). Figure 7 shows the transient simulation waveforms of the proposed power dissipation. Therefore, the recommended VCO is more energy-efficient under the same performance conditions.

For a given noise amplitude, the noise in the output frequency is proportional to the VCO gain \( K_{\text{VCO}} \) \cite{22}. Therefore, based on the same operating bandwidth condition, the band control circuit can effectively reduce the gain of VCO \( K_{\text{VCO}} \), which results in improved VCO jitter performance. The proposed VCO circuit can be operated in high- or low-frequency mode by turning on \( V_B = 1.8 \) or off \( V_B = 0 \) transistor \( M_5 \), which thus acts as a band switch for the VCO. Through this band switching function, the jitter performance of proposed VCO is improved.

The proposed single-ended delay cell with the current reuse technique provides a higher trans-conductance \( (gm) \) than conventional differential delay cell topologies without a higher power dissipation. Therefore, the recommended VCO is more energy-efficient under the same performance conditions.

3. Measurement and Simulation Results

The proposed VCO is fabricated using a United Microelectronics Corporation 0.18 µm RF CMOS process with 1.8 V supply voltage. Figure 7 shows the transient simulation waveforms of the proposed six-phase output VCO, which shows that the proposed VCO has six symmetrical output phases. Figure 8 plots the peak-to-peak jitter and root mean square jitter of the proposed VCO, which are 35.5 ps and 2.8 ps, respectively (at an operating frequency of 1 GHz), showing that the proposed VCO exhibits favorable jitter performance. Figure 9 reveals that the proposed VCO can be operated in different frequency modes using the proposed band switching technique. In Figure 3, the band switch...
control voltage is 1.8 V \((V_B = 1.8)\); therefore, the proposed VCO can be operated in high-frequency mode. By contrast, when the band switch control voltage is 0 V \((V_B = 0)\), the proposed VCO can be operated in low-frequency mode. The proposed VCO can thus operate in a tunable frequency mode at similar power consumptions and can cover the 890–1080 MHz band.

Figure 10 shows an approximately 60.32° phase difference between the two output signals, meaning that each stage of the proposed VCO contributes a frequency-dependent phase shift of approximately 60.32°. Since the proposed VCO is implemented with six identical delay cells and three identical phase shift circuits, the phase shifts in all delay cell stages are similar. Therefore, no phase mismatch occurs in pre-simulation states. However, a 0.32-degrees mismatch has been discovered in measurement result. It is because the phase error is caused by the parasitic elements mismatch in layout states. Therefore, the phase mismatch in the proposed VCO can be improved by using better layout techniques. Comparing Figures 7 and 10, the output frequency and voltage swing of the measurement result are smaller than the transient waveform. That is caused by the parasitic capacitance of the wire during circuit layout. This can be improved by improving the layout skills. Figure 11 reveals how the phase noise is calculated using the Agilent phase noise measurement solution. The phase noise in the proposed VCO is lower than \(-104.8\, \text{dBc/Hz} \) (at 1 MHz offset). Figure 12 shows a chip micrograph of the proposed VCO. The maximal power consumption is approximately 6.4 mW at a supply voltage of 1.8 V. The core area of the proposed four-phase VCO is \(0.195 \times 0.208 \, \text{mm}^2\) (core only).

Figure 7. The transient simulation waveforms of the proposed six-phase output VCO.

Figure 8. Peak-to-peak jitter and root mean square jitter of proposed VCO.
Figure 9. $K_{vco}$ curve of proposed VCO at different frequency mode.

Figure 10. A 60.32° phase shift occurs between the two output signals.

Figure 11. Measured phase noise curve of the proposed VCO (at oscillation frequency of 1 GHz).
Figure 12. Microphotograph of the proposed VCO.

Table 1 presents the characteristics of the proposed and other VCOs. Compared with [8], the proposed VCOs are based on single-ended delay cells, but the proposed VCO has a higher operating frequency, a lower jitter, and more output phases than the VCO in [8]. The VCO in [9] is based on a differential delay cell. The proposed VCO requires less than half of the power consumption in [9] at the same output phase condition and close operating frequency. [10] is also based on a differential delay cell, which has a higher operating frequency, but its performance is not good in power consumption, phase noise, and power supply voltage. Moreover, the proposed VCO and the VCO of [8] have band switching function, which can effectively improve the jitter performance of VCO. The proposed VCO exhibits less jitter and consumes less power than the other VCOs. Furthermore, it has symmetrical six output phases and is suitable for use in sensor systems.

|                     | This Work (Meas.) | [8] (Meas.) | [9] (Meas.) | [10] (Meas.) |
|---------------------|-------------------|------------|------------|-------------|
| Operation Frequency | 890~1080 MHz      | 12.6~48 MHz| 1.77~1.92 GHz| 2450 MHz    |
| Supply Voltage      | 1.8 V             | 1.2 V      | 1.8 V      | 2.5 V       |
| Peak-to-peak jitter | 35.5 ps (at 1 GHz)| 525 ps (at 25 MHz) | NA | NA |
| RMS jitter          | 2.8 ps (at 1 GHz) | 78.2 ps (at 25 MHz) | NA | NA |
| Phase noise         | −104 (phase noise at 1 MHz offset) | −109 (phase noise at 1 MHz offset) | −123 dB (phase noise at 10 MHz offset) | −96 (phase noise at 1 MHz offset) |
| Process             | 0.18 µm          | 0.18 µm   | 0.18 µm   | 0.28 µm    |
| Architecture        | Single Ended (6 stage) | Single Ended (4 stage) | Differential (3 stage) | Differential (2 stage) |
| Output phase        | 6                | 4          | 6          | 4          |
| Power consumption (mW) | 6.4             | 1.2        | 13         | 19.2       |
| Band switch         | Yes              | Yes        | No         | No         |

4. Conclusions

The data collection for the Internet of Things and big data requires many different sensor devices. However, these sensor devices require a VCO to generate a reference clock frequency or local oscillator frequency. Therefore, improving the performance of the sensor device through the improvement of the
VCO is an important point of research. This paper proposes a novel VCO and a novel single-ended delay cell. The proposed VCO can have the advantage of the single-ended delay cell and the differential delay cell. Hence, the proposed VCO has the advantages of large output swing, small chip area, low dissipated current, simple design, and good jitter performance. The proposed VCO also has odd-phase and even-phase output functions. Moreover, the proposed VCO can convert between a positive slope and a negative slope by replacing a transistor. For the above reasons, the proposed VCO has advantages in terms of performance or design flexibility. Therefore, the proposed VCO meets the requirements of various sensor systems.

Author Contributions: The authors contribute of this paper as follows: Conceptualization, S.-F.W.; Methodology, S.-F.W.; Circuit design, S.-F.W. and C.-Y.T.; Circuit layout, C.-Y.T.; Circuit measurement, S.-F.W. and Y.-W.C.

Funding: The authors would like to thank the Ministry of Science and Technology of the Republic of China, Taiwan, for financially supporting this research under contract MOST 107-2622-E-167-010-CC3.

Acknowledgments: The authors would also like to thank the National Science Council, National Nano Device Laboratories and the Chip Implementation Center of Taiwan for project support, chip implementation, and measurement.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Yang, M.Z.; Dai, C.L.; Shih, P.J. An Acetone Microsensor with a Ring Oscillator Circuit Fabricated Using the Commercial 0.18 mm CMOS Process. Sensors 2014, 14, 12735–12747. [CrossRef] [PubMed]
2. Yi, H.; Yin, J.; Mak, P.L.; Martins, R.P. A 0.032-mm2 0.15-V Three-Stage Charge-Pump Scheme Using a Differential Bootstrapped Ring-VCO for Energy-Harvesting Applications. IEEE Trans. Circuits Syst. Express Briefs 2018, 65, 146–150. [CrossRef]
3. Li, D.; Liu, D.; Kang, C.; Zou, X. A Low Power Low Phase Noise Oscillator for MICS Transceivers. Sensors 2017, 17, 140. [CrossRef] [PubMed]
4. Kim, D.S.; Jang, S.J.; Hwang, T.H. A Fully Integrated Sensor SoC with Digital Calibration Hardware and Wireless Transceiver at 2.4 GHz. Sensors 2013, 13, 6775–6792. [CrossRef] [PubMed]
5. Lai, W.C.; Jang, S.L.; Hsue, C.W. Mode-switching VCO and double balanced mixer in optical communication and sensor application. In Proceedings of the IEEE International Conference on Industrial Technology (ICIT), Taipei, Taiwan, 14–17 March 2016.
6. Lee, Y.; Seong, T.; Yoo, S.; Choi, J. A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique. IEEE J. Solid-State Circuits 2018, 53, 1192–1202. [CrossRef]
7. Li, C.; Lin, J. A 1–9 GHz Linear-Wide-Tuning-Range Quadrature Ring Oscillator in 130 nm CMOS for Non-Contact Vital Sign Radar Application. IEEE Microw. Wirel. Compon. Lett. 2010, 20, 34–36.
8. Wang, S.F. Low-Voltage, Full-Swing Voltage Controlled Oscillator with Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells. IEEE Trans. Very Large Scale Integr. VLSI Syst. 2015, 23, 1801–1807. [CrossRef]
9. Abidi, A.A. Phase noise and jitter in CMOS ring oscillator. IEEE J. Solid-State Circuits 2006, 41, 1803–1816. [CrossRef]
10. Rahajandraibe, W.; Beaupré, V.C.D.; Bas, G. Temperature compensated 2.45 GHz ring oscillator with double frequency control. In Proceedings of the Radio Frequency Integrated Circuits (RFIC), Honolulu, HI, USA, 3–5 June 2007; pp. 409–412.
11. Akioka, K. Design and Characterization of Nano-Displacement Sensor with High-Frequency Oscillators. J. Sens. 2011, 2011. [CrossRef]
12. Sun, J.; Huang, P.; Sun, Y. A New Technique for the Design of Multi-Phase Voltage Controlled Oscillators. J. Circuits Syst. Comput. 2017, 26, 1750113. [CrossRef]
13. Yang, M.Z.; Dai, C.L.; Wu, C.C. Sol-Gel Zinc Oxide Humidity Sensors Integrated with a Ring Oscillator Circuit On-a-Chip. Sensors 2014, 14, 20360–20371. [CrossRef] [PubMed]
14. Tang, Z.L.; Li, S.M.; Yu, L.J. RF Spectrum Sensing Based on an Overdamped Nonlinear Oscillator Ring for Cognitive Radios. Sensors 2016, 16, 844. [CrossRef] [PubMed]
15. Wang, C.; Peng, G.; Ma, M.; Li, Z. A New Low-Power CMOS Quadrature VCO with Current Reused Structure. *Radioengineering* 2011, 20, 360–364.

16. Hossain, M.; Carusone, C.C. CMOS Oscillators for Clock Distribution and Injection-Locked Deskew. *IEEE J. Solid-State Circuits* 2009, 44, 2138–2153. [CrossRef]

17. Razavi, B. *Design of Analog CMOS Integrated Circuits*, 2nd ed.; McGraw-Hill Education: New York, NY, USA, 2017.

18. Zafarkhah, E.; Maymandi-Nejad, M.; Zare, M. Improved accuracy equation for propagation delay of a CMOS inverter in a single ended ring oscillator. *AEU Int. J. Electron. Commun.* 2017, 71, 110–117. [CrossRef]

19. Elissati, O.; Cherkaoui, A.; El-Hadbi, A.; Rieubon, S.; Fesquet, L. Multi-phase low-noise digital ring oscillators with sub-gate-delay resolution. *AEU Int. J. Electron. Commun.* 2018, 84, 74–83. [CrossRef]

20. Ramazani, A.; Biabani, S.; Hadidi, G. CMOS ring oscillator with combined delay stages. *AEU Int. J. Electron. Commun.* 2014, 68, 515–519. [CrossRef]

21. Pankratz, E.J.; Sánchez-Sinencio, E. Multiloop High-Power-Supply-Rejection Quadrature Ring Oscillator. *IEEE J. Solid-State Circuits* 2012, 47, 2033–2048. [CrossRef]

22. Liu, H.Q.; Wang, L.G.; Siek, L.; Lim, W.M.; Zhang, Y.P. A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator with Coarse and Fine Frequency Tuning. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* 2009, 17, 571–577.

© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).