Design and Fabrication of Interdigital Nanocapacitors Coated with HfO$_2$

Gabriel González $^{1,2}$, Eleazar Samuel Kolosovas-Machuca $^2$, Edgar López-Luna $^2$, Heber Hernández-Arriaga $^2$ and Francisco Javier González $^{2,*}$

$^1$ Cátedras Conacyt, Universidad Autónoma de San Luis Potosí, 78000 San Luis Potosí, Mexico; E-Mail: gabriel.gonzalez@uaslp.mx

$^2$ Coordinación para la Innovación y la Aplicación de la Ciencia y la Tecnología, Universidad Autónoma de San Luis Potosí, 78000 San Luis Potosí, Mexico; E-Mails: samuel.kolosovas@uaslp.mx (E.S.K.-M.); edgar.luna@uaslp.mx (E.L.-L.); heber.hernandez@uaslp.mx (H.H.-A.)

* Author to whom correspondence should be addressed; E-Mail: javier.gonzalez@uaslp.mx; Tel.: +52-444-826-2300 (ext. 8416).

Academic Editor: Manh-Huong Phan

Received: 5 November 2014 / Accepted: 19 December 2014 / Published: 16 January 2015

**Abstract:** In this article nickel interdigital capacitors were fabricated on top of silicon substrates. The capacitance of the interdigital capacitor was optimized by coating the electrodes with a 60 nm layer of HfO$_2$. An analytical solution of the capacitance was compared to electromagnetic simulations using COMSOL and with experimental measurements. Results show that modeling interdigital capacitors using Finite Element Method software such as COMSOL is effective in the design and electrical characterization of these transducers.

**Keywords:** interdigital nanocapacitors; finite element method; capacitance

1. Introduction

Interdigital capacitors (IDCs) are one of the most used transducers in chemical and biological sensors where a change in capacitance or impedance is measured as a response to the interaction between the analyte and a sensitive layer [1]. Interdigital capacitors are used also for the evaluation of near-surface
electrical properties, such as conductivity, permeability, and permittivity of materials, and for improving the $Q$-factor in resonators [2,3]. The basic geometry of an IDC is defined by the parameters shown in Figure 1. These parameters include the number of electrodes $N$, electrode width $W$, electrode length $L$ and the separation between electrodes $G$. The total capacitance of the IDC depends on these parameters and on the characteristics of the substrate where the IDC is mounted on. In addition, the thickness of the electrode and its conductivity will also come into play in the capacitance of the IDC [4,5].

![Figure 1. Geometry of an interdigital capacitor.](image)

Typical microelectronic fabrication processes based on silicon substrates are being used for the miniaturization of the IDCs. It is very well known that the capacitance is proportional to the electric permittivity such that a dielectric material with higher permittivity constant is required to increase the capacitance [6]. Silicon dioxide has been used as the primary dielectric material for silicon-based devices for many years. Alternatives for replacing $\text{SiO}_2$ by dielectrics with high permittivity constants are currently being investigated [7–9]. More recently, many dielectrics with high permittivity constants have been suggested as replacement candidates for silicon dioxide. Among these materials with high dielectric constant and good compatibility with silicon we find hafnium dioxide ($\text{HfO}_2$) [10]. Hafnium dioxide is considered as one of the best dielectric materials for IDCs due to its high thermodynamic stability on silicon and high electric permittivity compared with other dielectrics ($\varepsilon_r \approx 25$).

In this article we designed and fabricated a nickel IDC on a silicon substrate and deposited a 60 nm layer of $\text{HfO}_2$ to optimize its capacitance. We compare the analytical solution and the numerical simulations using COMSOL with experimental measurements. Our results show good agreement between the numerical simulations and experimental measurements.

The article is organized as follows. We first start by using the analytical model for IDCs to calculate the capacitance of our device. We then apply numerical simulations to obtain the electrostatic potential and capacitance of our IDCs. We subsequently present our experimental results for the IDCs and compare them with the analytical and numerical results.

2. Analytical Model

Several theoretical models for IDCs have been developed based on conformal mapping and partial capacitance technique to derive closed-form expressions of the capacitance for the devices.
The conformal mapping technique allows us to analyze the electrical potential distribution inside the IDC in the same way as in a parallel plate capacitor but in a new coordinate system. The closed-form solution of the total capacitance between the negative and the positive electrodes of the IDC is equal to [11]

\[ C_{\text{total}} = (N - 3) \frac{C_I}{2} + 2 \frac{C_I C_E}{C_I + C_E}, \quad \text{for } N > 3 \]  

where \( N \) represents the number of electrodes, and \( C_I \) and \( C_E \) are given by:

\[ C_I = \frac{\varepsilon_0 L}{K(k_{I,\infty})} \left( \frac{K(k_{I,1})}{K(k'_{I,1})} + (\varepsilon_1 - 1) \frac{K(k_{I,1})}{K(k'_{I,1})} + \frac{\varepsilon_S K(k_{I,1})}{K(k'_{I,1})} \right) \]

\[ C_E = \frac{\varepsilon_0 L}{K(k_{E,\infty})} \left( \frac{K(k_{E,1})}{K(k'_{E,1})} + (\varepsilon_1 - 1) \frac{K(k_{E,1})}{K(k'_{E,1})} + \frac{\varepsilon_S K(k_{E,1})}{K(k'_{E,1})} \right) \]

where \( K(k) \) is the complete elliptic integral of first kind with modulus \( k \) and complementary modulus \( k' = \sqrt{1 - k^2} \), \( k_{I,\infty} = \sin\left(\frac{\pi N}{2}\right) \), \( k_{E,\infty} = \frac{2\sqrt{\eta}}{1+\eta} \), \( \eta = 2W/\lambda \), \( \lambda = 2(W + G) \), \( \varepsilon_0 \) is the electric permittivity of free space, \( \varepsilon_1 \) is the relative electric permittivity of the top layer and \( \varepsilon_S \) is the relative electric permittivity of the substrate. In Figure 2, the dependence of the capacitance as a function of \( \eta \) is shown for the case of the IDCs on a silicon substrate.

Figure 2 clearly shows that the enhanced capacitance as the number of electrodes increases.

![Figure 2](image-url)

**Figure 2.** Capacitance as a function of \( \eta \) for \( N = 32 \) (Black), \( N = 40 \) (Red) and \( N = 50 \) (Blue). We used \( \varepsilon_0 = 8.8 \times 10^{-12} \) F/m, \( L = 8 \times 10^{-3} \) m, \( \varepsilon_S = 11.7 \) F/m, \( \varepsilon_1 = 1 \) y \( \lambda = 400 \times 10^{-6} \) m.

### 3. Numerical Simulations

The numerical simulation of the IDC was performed by using the software package COMSOL Multiphysics (version 3.5a), which provides a good multi-physics platform for 3D modeling. COMSOL Multiphysics is a software package widely used for modeling. This software not only helps to define the geometry but also helps to visualize the end results. The results of the simulations help us to design the IDC with optimal dimensions and capacitance for practical applications. To perform simulations, we used software COMSOL Multiphysics and its MEMS module, “Electrostatics”, which allowed us to make 3D design of sensors structure and to obtain value of capacitance of the simulated structure. In
Figure 3 we have the 3D numerical simulation of the electrostatic potential for IDC with \( N = 32 \) and when a voltage of 50 mV is applied.

![3D simulation of electrostatic potential](image)

**Figure 3.** The 3D simulation of the electrostatic potential for an Interdigital capacitor. We used \( \epsilon_0 = 8.8 \times 10^{-12} \) F/m, \( L = 8 \times 10^{-3} \) m, \( \epsilon_S = 11.7 \) F/m, \( \epsilon_1 = 1 \) y \( \lambda = 400 \times 10^{-6} \) m.

The capacitance value of each sensor design can be calculated from COMSOL applications. The calculation of \( C \) is obtained by using the following formula

\[
C = \frac{2W_e}{\Delta V^2}
\]  

(2)

where \( W_e \) is the stored electric energy and \( \Delta V \) is the voltage across the IDC. The software calculates \( W_e \) in the Electrostatic application mode by using the following formula

\[
W_e = \int_{\Omega} (D \cdot E) \, d\Omega
\]  

(3)

where \( D \) is the electric displacement, \( E \) is the electrostatic field and \( \Omega \) is the domain of integration. The calculated capacitances as a function of \( \eta \) obtained from simulation are shown in Figure 4 for the IDCs with and without Hafnium.

From Figure 4 one can easily see that the highest capacitance is given for the IDCs with hafnium coating and that the capacitance increases with the number of electrodes \( N \).

**Figure 4.** Numerical simulations for the capacitance for the IDCs for \( N = 32, N = 40 \) and \( N = 50 \) without and with hafnium coating. (a) Capacitance of the IDCs without hafnium coating; (b) Capacitance of the IDCs with hafnium coating.
4. Fabrication Process

The initial design of the IDC was done using the AUTOCAD software [12]. The final design of the IDC from AUTOCAD was printed in negative and then was transferred into a film. The bottom of the IDC was deposited on Si substrate using photolithography and e-beam evaporation techniques. The hafnium oxide layer was grown on the IDC-coated substrate by atomic layer deposition in a Savannah 100 system by Cambridge Nanotech using tetrakis(dimethylamido)hafnium(IV) (TDMAHf) as precursor and deionized water as reactant. Five hundred cycles corresponding to approximately 62 nm thickness of HfO$_2$ were performed. Figure 5 shows a representation of the fabrication process of the IDCs and one of the fabricated IDCs using photolithography and etching techniques on a Si substrate.

![Fabrication process](image)

**Figure 5.** The figure shows on the left the fabrication process of the IDC, including (a) the silicon substrate; (b) photolithography; (c) evaporation of metal (Ni) and (d) HfO$_2$ deposition, and on the right the final IDC device.

5. Experimental Results

We fabricated three nickel IDCs on a silicon substrate with the following values given in Table 1.

| IDC | N  | W [µm] | G [µm] | L [mm] | λ [µm] |
|-----|----|--------|--------|--------|--------|
| 1   | 32 | 100    | 100    | 8      | 400    |
| 2   | 40 | 100    | 75     | 8      | 350    |
| 3   | 50 | 100    | 50     | 8      | 300    |

The impedance of the IDCs with and without HfO$_2$ was measured as a function of frequency. A vector impedance analyzer (VIA) was used, with a frequency range of 2 MHz to 1 GHz, to measure
the IDCs. The data from the impedance analyzer can be used in the following equation to obtain the total capacitance

\[ Z = \sqrt{R^2 + \left(\frac{1}{\omega C}\right)^2} \]  

(4)

Note that if the capacitance increases then the impedance decreases. In Figure 6 we show the impedance as a function of the number of electrodes and we also show the change in impedance after the IDCs are coated with HfO\(_2\). It can be seen from the plots that the impedance decreases at greater number of electrodes and after the IDCs are coated with HfO\(_2\), as expected from the numerical simulations.

![Impedance plots](image)

**Figure 6.** Plots showing the impedance for the following values: (a) \(N = 32\), \(N = 40\) and \(N = 50\), (b) IDC1 with and without HfO\(_2\), (c) IDC2 with and without HfO\(_2\) and (d) IDC1 with and without HfO\(_2\).

To validate the IDC sensor experimentally, we present an application of the IDC sensor with \(N = 40\) as a proof-of-concept. We recorded the current vs. voltage curves for the IDC with \(N = 40\) to evaluate the effect of incorporating Bovine Serum Albumin (BSA) and Anti-Bovine Serum Albumin (Anti-BSA) on the surface of the electrode. Figure 7 shows the current vs. voltage measurements of the IDC sensor. These measurements indicate that the BSA and Anti-BSA concentration influences the electrical characteristics of the deposited samples. An increase in conductivity was observed when adding the BSA and a bigger increase when adding the Anti-BSA. These results show that our designed IDCs have potential to be used as immunosensors for disease diagnosis.
Figure 7. The current vs. voltage measurements of the IDC sensor with \(N = 40\) incorporating Bovine Serum Albumin (BSA) and Anti-Bovine Serum Albumin (Anti-BSA). Note the increase in the conductivity when adding BSA or Anti-BSA to the sensor.

6. Conclusions

We have proven that the nickel IDC sensor coated with a 60 nm layer of hafnium dioxide increases the electrical response of the capacitance. The sensing hafnium dioxide layer has been tested for three different IDC sensor configurations for frequencies from 2 MHz to 20 MHz at room temperature. The obtained results have been compared with the numerical simulation of the IDC sensor by COMSOL Multiphysics. Our results show that IDC sensors can be successfully designed using Finite Element Method software such as COMSOL. The performance of our IDC sensor was tested with Bovine Serum Albumin and Anti-Bovine Serum Albumin as a proof-of-concept that the IDC can be used as a sensor.

Acknowledgments

This work was supported by the program “Cátedras CONACYT” and by the project “Centro Mexicano de Innovación en Energía Solar” from Fondo Sectorial CONACYT-Secretaría de Energía-Sustentabilidad Energética.

Author Contributions

G.G. performed the analytical model of the IDC sensor, compared the analytical model with numerical simulations and experimental results. E.S.K.-M. performed numerical simulations in COMSOL and obtained experimental measurements on the IDC sensor. E.L.-L. and H.H.-A. performed the deposit of HfO\(_2\) films on the IDC sensor. J.G. helped with numerical simulations and with the experimental apparatus to measure capacitance in the IDC sensor. All authors proofread the paper and helped write the final document.

Conflicts of Interest

The authors declare no conflict of interest.
References

1. Mamishev, A.V.; Sundara-Rajan, K.; Yang, F.; Du, Y.; Zahn, M. Interdigital sensors and transducers. *IEEE Proc.* 2004, 92, 808–845.
2. Mukhopadhyay, S.C. Novel planar electromagnetic sensors: Modeling and performance evaluation. *Sensors* 2005, 5, 546–579.
3. Boutejdar, A.; Abdel-Rahman, A.; Batmanov, A.; Burte, P.; Omar, A. Miniaturized band-stop filter based on multilayer-technique and new coupled octagonal defected ground structure with interdigital capacitor. *Microw. Opt. Technol. Lett.* 2010, 52, 510–514.
4. Hobdell, J. Optimization of interdigital capacitors. *IEEE Trans. Microw. Theory Technol.* 1979, 27, 788–791.
5. Esfandiari, R.; Maki, D.; Siracusa, M. Design of interdigital capacitors and their application to GaAs monolithic filters. *IEEE Trans. Microw. Theory Technol.* 1983, doi:10.1109/TMTT.1983.1131429.
6. Jackson, J.D. *Classical Electrodynamics*; Wiley: New York, NY, USA, 1999.
7. Alley, G.D. Interdigital capacitors and their application to lumped-element microwave integrated circuits. *IEEE Trans. Microw. Theory Technol.* 1970, 18, 1028–1033.
8. Kollipara, R.T.; Mohammed, A.S.; Plant, T.K.; Tripathi, V.K. Modeling and design of interdigital structures. *IEEE Trans. Electron Devices* 1991, 38, 2575–2577.
9. Wang, Y.; Chong, N.; Cheng, Y.L.; Chan, H.L.W.; Choy, C.L. Dependence of capacitance on electrode configuration for ferroelectric films with interdigital electrodes. *Microelectron. Eng.* 2003, 66, 880–886.
10. Roberson, J. High dielectric constant gate oxides for metal oxide Si transistors. *Rep. Prog. Phys.* 2006, 69, 327–396.
11. Igreja, R.; Dias, C.J. Analytical evaluation of the interdigital electrodes capacitance for a multi-layered structure. *Sens. Actuators A Phys.* 2004, 112, 291–301.
12. Gevorgian, S.S.; Martinsson, T.; Linner, P.L.J.; Kollberg, E.L. CAD Models for multilayered structure interdigital capacitors. *IEEE Trans. Microw. Theory Technol.* 1996, 44, 896–904.

© 2015 by the authors; licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution license (http://creativecommons.org/licenses/by/4.0/).