The improvement of Mo/4H-SiC Schottky diodes via a P$_2$O$_5$ surface passivation treatment

Cite as: J. Appl. Phys. 127, 025704 (2020); https://doi.org/10.1063/1.5133739
Submitted: 25 October 2019 . Accepted: 29 December 2019 . Published Online: 10 January 2020

A. B. Renz, V. A. Shah, O. J. Vavasour, Y. Bonyadi, F. Li, T. Dai, C. W. C. Baker, S. Hindmarsh, Y. Han, M. Walker, Y. Sharma, Y. Liu, B. Raghothamachar, M. Dudley, P. A. Mawby, and P. M. Gammon

ARTICLES YOU MAY BE INTERESTED IN

Reduction of threading dislocation density in top-down fabricated GaN nanocolumns via their lateral overgrowth by MOCVD
Journal of Applied Physics 127, 025306 (2020); https://doi.org/10.1063/1.5110602

Electronic states and interband tunneling conditions in type-II quantum well heterostructures
Journal of Applied Physics 127, 025705 (2020); https://doi.org/10.1063/1.5133801

Understanding and optimizing EBIC pn-junction characterization from modeling insights
Journal of Applied Physics 127, 024502 (2020); https://doi.org/10.1063/1.5139894

Lock-in Amplifiers
Find out more today

Zurich Instruments

J. Appl. Phys. 127, 025704 (2020); https://doi.org/10.1063/1.5133739
© 2020 Author(s).
The improvement of Mo/4H-SiC Schottky diodes via a P$_2$O$_5$ surface passivation treatment

A. B. Renz, V. A. Shah, O. J. Vavasour, Y. Bonyadi, F. Li, T. Dai, G. W. C. Baker, S. Hindmarsh, Y. Han, M. Walker, Y. Sharma, Y. Liu, B. Raghothamachar, M. Dudley, P. A. Mawby, and P. M. Gammon

AFFILIATIONS
1 School of Engineering, University of Warwick, Coventry CV4 7AL, United Kingdom
2 Department of Physics, University of Warwick, Coventry CV4 7AL, United Kingdom
3 Dynex Semiconductor Ltd., Lincoln LN6 3LF, United Kingdom
4 Department of Materials Science and Chemical Engineering, Stony Brook University, Stony Brook, New York 11794, USA

ABSTRACT
Molybdenum (Mo)/4H-silicon carbide (SiC) Schottky barrier diodes have been fabricated with a phosphorus pentoxide (P$_2$O$_5$) surface passivation treatment performed on the SiC surface prior to metallization. Compared to the untreated diodes, the P$_2$O$_5$-treated diodes were found to have a lower Schottky barrier height by 0.11 eV and a lower leakage current by two to three orders of magnitude. Physical characterization of the P$_2$O$_5$-treated Mo/SiC interfaces revealed that there are two primary causes for the improvement in electrical performance. First, transmission electron microscopy imaging showed that nanopits filled with silicon dioxide had formed at the surface after the P$_2$O$_5$ treatment that terminates potential leakage paths. Second, secondary ion mass spectroscopy revealed a high concentration of phosphorus atoms near the interface. While only a fraction of these are active, a small increase in doping at the interface is responsible for the reduction in barrier height. Comparisons were made between the P$_2$O$_5$ pretreatment and oxygen (O$_2$) and nitrous oxide (N$_2$O) pretreatments that do not form the same nanopits and do not reduce leakage current. X-ray photoelectron spectroscopy shows that SiC beneath the deposited P$_2$O$_5$ oxide retains a Si-rich interface unlike the N$_2$O and O$_2$ treatments that consume SiC and trap carbon at the interface. Finally, after annealing, the Mo/SiC interface forms almost no silicide, leaving the enhancement to the subsurface in place, explaining why the P$_2$O$_5$ treatment has had no effect on nickel- or titanium-SiC contacts.

© 2020 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/1.5133739

I. INTRODUCTION
SiC is the most mature among the wide bandgap semiconductor materials. Due to the higher operating temperature, the lower specific on-resistance $R_{ON}$, and the higher critical electric field, SiC devices are more suitable to operate in high power, high voltage, and high temperature applications than their silicon (Si) counterparts. Since commercial SiC devices first became available in 2001, unipolar devices such as Schottky barrier diodes (SBDs) and metal-oxide-semiconductor field-effect transistors (MOSFETs) have been highly competitive in the power device market in the blocking voltage range of 600–1700 V, offering fast, low loss switching compared to Si insulated gate bipolar transistors (IGBTs) in this voltage range. This, in turn, enables compact power converter solutions, opening up a wide application space in the automotive, industrial machines, and harsh environment sectors. The SBD remains the most widely adopted and the most mature SiC device, yet it continues to improve. Commercial device designs almost universally employ junction barrier Schottky (JBS) architectures, p+ implantations beneath the Schottky metal helping to minimize reverse leakage and increase the surge current capability by shifting the peak electric field down to the p-n interface, away from the surface. Improvements to the SiC SBD have focused on the choice of the Schottky contact metal, which governs the Schottky barrier height (SBH) at the metal/semiconductor interface. Until recently, SiC suppliers have opted for titanium (Ti) and titanium-silicides over nickel (Ni) and nickel-silicides as the Schottky contact metal, resulting in a low SBH and hence minimal turn-on voltage, due to its lower work function compared to Ni.
In this paper, we investigate the impact of surface passivation treatments on both the SiC surface and the Mo/SiC Schottky interface. Several passivation treatments, including annealing in hydrogen, nitrogen, nitrous oxide, or argon ambient, annealing in phosphorous-containing ambient as well as boron incorporations have been employed in metal-oxide-semiconductor (MOS) structures on SiC in an attempt to reduce the density of interface states near the silicon dioxide (SiO2)/SiC interface.\textsuperscript{16–25} Among these methods, annealing in N\textsubscript{2}O ambient has been found to be the most effective technique.\textsuperscript{22} However, recent reports on the impact of phosphorus pentoxide (P\textsubscript{2}O\textsubscript{5}) depositions as a surface passivation for SBDs and MOSFETs\textsuperscript{26–29} have shown an improvement both in leakage current densities for SBDs and in channel mobility for transistors. As this treatment also improved the on-state performance of the measured devices, the benefits of nitridation prior to metallization of SBDs were exceeded. Hence, it has been shown that pretreatments of SBDs have the potential to minimize the disadvantages of using anode metals with low barrier heights.

In this paper, we investigate the impact of surface passivation treatments on both the SiC surface and the Mo/SiC Schottky interface. The passivation treatments not only focus on P\textsubscript{2}O\textsubscript{5} deposition but also include the growth of oxide layers in O\textsubscript{2} and N\textsubscript{2}O ambients. After these grown or deposited layers were removed, a Mo Schottky contact metal was deposited. The fabricated SBDs were compared to those on untreated (control) surfaces and analyzed electrically using forward and reverse I-V characteristics. Having identified improvements to the diodes that underwent a P\textsubscript{2}O\textsubscript{5} passivation treatment, including significantly reduced leakage current, these and the control samples are analyzed using x-ray photoelectron spectroscopy (XPS), high-resolution transmission electron microscopy (HRTEM), atomic force microscopy (AFM), scanning electron microscopy (SEM), and synchrotron X-ray topography to identify the physical parameters that explain the electrical improvements.

II. EXPERIMENTAL PROCEDURE

Mo/SiC Schottky diodes were fabricated to analyze the effect of different passivation treatments on the turn-on and reverse leakage current levels. These were fabricated using highly n-type (nitrogen-doped), 4° off-axis 4H-SiC substrates supplied by Dow Corning, on which a lightly doped (1 × 10\textsuperscript{15} cm\textsuperscript{-3}) 35 µm epitaxial layer was grown. These starting wafers were diced into 14 × 14 mm\textsuperscript{2} chips and cleaned using a standard RCA 1/HF (10%)/RCA 2/HF (10%) process. Subsequently, one of three passivation routines was applied to the SiC samples:

1. The deposition of P\textsubscript{2}O\textsubscript{5} in a tube furnace at 1000 °C for 2 h, the samples having been mounted on a carrier wafer and placed in front of a silicon diphosphate (SiP\textsubscript{2}O\textsubscript{7}) source wafer (the P\textsubscript{2}O\textsubscript{5} treatment).
2. Thermal oxidation in an Ar:O\textsubscript{2} (4 slm:1 slm) ambient at 1400 °C for 4 h (henceforth referred to as the O\textsubscript{2} treatment).
3. Thermal oxidation in an Ar:N\textsubscript{2}O (4 slm:1 slm) ambient at 1300 °C for 4 h (the N\textsubscript{2}O treatment).

A fourth set of control samples was fabricated in parallel, which underwent no passivation treatment. Next, all the treated samples were cleaned in dilute HF (10%) to remove the oxide layers before the individual active areas of Schottky diodes were defined and mesasolated by dry etch. For device insulation, a 1 µm thick SiO\textsubscript{2} layer was deposited by low pressure chemical vapor deposition (LPCVD) using tetraethyl orthosilicate (TEOS) as a precursor, covering the active areas before the contact formation. Ti(30 nm)/Ni (100 nm) ohmic contacts were then formed on the backside of the samples after a rapid thermal anneal at 1000 °C for 2 min in Ar (5 slm) ambient. Schottky contacts were then formed by opening a window in the thick SiO\textsubscript{2} layer and evaporating 100 nm of Mo before annealing them at 500 °C in Ar (5 slm) ambient. Finally, a 1 µm thick Al metal overlay was evaporated on top of the die, which serves as a field plate. A cross section of the fabricated final device structure can be found in Fig. 1.

Several chips have been fabricated across a number of different wafers from the batch. The results presented here are repeatable across the die from the same and different wafers.

III. RESULTS

A. Current voltage (I-V)

The rectifying characteristics of all the diodes were characterized via I-V measurements at room temperature using a Keysight...
B1505A parameter analyzer and a semiprobe semiautomatic probe station. On-state parameters were then extracted from the on-state characteristics, assuming that thermionic emission\textsuperscript{2,6} was the governing conduction mechanism at the Schottky interface. The ideality factor ($\eta$) and SBH were measured between leakage current densities of $1 \times 10^{-7}$ and $1 \times 10^{-3}$ A cm\textsuperscript{-2}. A typical set of on-state characteristics (at room temperature) for the Mo/SiC diodes are shown in Fig. 2(a), as well as their barrier heights and ideality factors (plotted as $\eta - 1$) in Fig. 2(b) for at least 15 different SBDs of each type. All the diodes had very low values of $\eta$, confirming that thermionic emission is the dominant current transport mechanism.\textsuperscript{6} Without any surface treatment, the control samples had a relatively wide spread of SBH and $\eta$, which averaged at 1.41 eV and 1.03, respectively (Fig. 2). A summary of the extracted electrical parameters is shown in Table I.

From this baseline, the O\textsubscript{2} surface treatment appears to have worsened the electrical characteristics, resulting in a higher average SBH of 1.43 eV and $\eta$ of 1.09, while there remains a wide spread of the results. On the contrary, the SBH was significantly lowered by applying the N\textsubscript{2}O and P\textsubscript{2}O\textsubscript{5} treatments, with average values of 1.28 eV and 1.27 eV, respectively. These diodes also had extremely low $\eta$, all below 1.02, and a tight, repeatable distribution.

Figure 2(c) shows the ideality factor and the SBH taken from 80 to 320 K, for a typical control diode and P\textsubscript{2}O\textsubscript{5}-treated diode. Both diodes follow typical trends, explained elsewhere,\textsuperscript{2,6} with $\eta$ increasing and SBH decreasing at low temperatures. There is little difference in the ideality factor, which remains below 1.1 until 175 K for both diodes. However, it can be seen that the room temperature offset in the SBH of 0.10–0.13 eV is maintained across the temperature range.

The most significant outcome of this study is shown in Fig. 3, which summarizes the leakage current density (at $V_R = 500$ V) of at least 60 diodes per treatment. Despite the reduction in SBH demonstrated in Fig. 2 and Table I for the P\textsubscript{2}O\textsubscript{5}-treated diodes, these can be seen to give the lowest leakage current levels, with a median value of $1.5 \times 10^{-6}$ A cm\textsuperscript{-2}, three orders of magnitude lower than the control diodes. This is contrary to the expectation that the reduced SBH (and hence a lower turn-on voltage) will result in an increased leakage, as happened when Infineon moved from Ti to Mo.\textsuperscript{13,14}

In Bonyadi et al.,\textsuperscript{15} these Mo/SiC diodes were compared to Ni and Ti SiC diodes that underwent the same pretreatments. These results showed that a P\textsubscript{2}O\textsubscript{5}-treated Mo/SiC diode had a SBH equivalent to Ti, but a leakage current lower than any Ni diode,

![FIG. 2. Typical on-state I-V characteristics (a) of the Schottky diodes, measured at 22 °C. SBH and ideality factors (b) for these diodes at room temperature as well as from 80 to 320 K (c) for a typical control and P\textsubscript{2}O\textsubscript{5}-treated diode.](https://example.com/fig2.png)

| Sample       | Schottky barrier height (eV) | Ideality factor | Reverse leakage current at −500 V (A cm\textsuperscript{-2}) |
|--------------|------------------------------|-----------------|----------------------------------------------------------|
| Control      | 1.38 ± 0.08                  | 1.05 ± 0.09     | 1.47 × 10\textsuperscript{-2} ± 3.01 × 10\textsuperscript{-2} |
| O\textsubscript{2} treated | 1.43 ± 0.04                  | 1.09 ± 0.04     | 2.34 × 10\textsuperscript{-3} ± 3.56 × 10\textsuperscript{-3} |
| N\textsubscript{2}O treated | 1.28 ± 0.06                  | 1.02 ± 0.01     | 4.07 × 10\textsuperscript{-3} ± 9.28 × 10\textsuperscript{-3} |
| P\textsubscript{2}O\textsubscript{5} treated | 1.27 ± 0.03                  | 1.02 ± 0.01     | 2.12 × 10\textsuperscript{-5} ± 6.13 × 10\textsuperscript{-5} |
thus combining the benefits of both low- and high-SBH metals. Furthermore, the Mo diodes were the only diodes to undergo any significant leakage current reduction after any of the pretreatments. To investigate the mechanisms by which the P2O5 treatment improves the diode characteristics, a series of physical analyses were carried out.

**B. Surface chemistry study using X-ray photoelectron spectroscopy (XPS) and secondary ion mass spectroscopy (SIMS)**

X-ray photoelectron spectroscopy (XPS) characterization was performed in order to investigate the physical and chemical properties of the SiC surface after removal of the previously grown or deposited oxides. Samples were prepared using the oxide growth and deposition procedures described above, with the oxides being removed in HF (10%) solution afterwards. The samples were then immediately loaded into a Kratos Axis Ultra DLD XPS system. The samples were illuminated with Al Kα X-rays (1486.6 eV), the spectrometer work function was calibrated using polycrystalline Ag foil prior to the experiments, and the spectra were analyzed at takeoff angles (ToA) of 90° and 15°, giving 3Å depths of 10 nm and <3 nm, respectively. High-resolution core spectra were taken for Si 2p, C 1s, O 1s, P 2p, and N 1s, and the data were analyzed using the CasaXPS software package, employing Shirley backgrounds and Voigt (Gaussian-Lorentzian) line shapes. The Si 2p and C 1s of the untreated sample spectra are shown in Figs. 4(a) and 4(b). All spectra are shown for a 90° ToA.

Due to the presence of adventitious carbon in XPS, carbon clusters cannot be quantified directly from the XPS spectra. In order to analyze the effect of surface treatments on carbon clusters, the Si/C stoichiometry of the surface is extracted using the relative atomic concentration of SiC components in the C 1s and Si 2p spectra. An overview of the obtained Si:C ratios can be seen in Fig. 4(c).

For the 90° ToA, the results were close to stoichiometric. The control sample showed stoichiometry closest to 1.0 and, consistent with the carbon cluster model, the O2 treatment gave a 4.3% carbon-rich surface and the N2O treatment restored stoichiometry. The P2O5 treatment gave a 2.4% silicon enrichment, showing clear evidence of a surface modification and indicating that silicon, or possibly SiO2, may have a role in improved diode performance. For the 15° ToA, the O2 and N2O treatments gave carbon enrichments of 13% and 20%, while P2O5 gave the lowest carbon enrichment of 7.5%. The 15° ToA quantification was more significantly affected by adventitious carbon, which may have influenced the analysis, but it is also more sensitive to the surface composition, suggesting that the surface may be more carbon-rich than the 10 nm below it. For both measurements, the P2O5 treatment has shown to combat carbon enrichment.

The P 2p spectrum of the P2O5-treated sample is shown in Fig. 4(d) and confirms the presence of phosphorus pentoxide following the P2O5 treatment.28–30 This shows that traces of P2O5 can be found near the surface even after the removal of the oxide via HF. This peak was not observed for any of the other samples. Secondary ion mass spectrometry (SIMS) was used to further confirm the presence of phosphorus after the P2O5 treatment and metallization and to investigate its depth distribution. One sample was prepared using the P2O5 treatment and Mo deposition, as described above. SIMS was carried out using Si, C, and P+ matrix markers at a high resolution (<1 nm) near the Mo/SiC interface (100–200 nm). Figure 5 shows the SIMS spectra. Phosphorus concentrations of up to 1.5 × 1019 cm−3 could be detected at the Mo/SiC interface.

This surface chemistry study has shown, using XPS, that a phosphorous deposition (P2O5) process in N2 ambient does not lead to carbon enrichment at the interface, unlike the O2 treatment and the N2O treatment at a shallow probing depth. Furthermore, both XPS and SIMS results show that phosphorus remains are found after HF etching and postmetallization.

**C. Surface morphology study using atomic force microscopy (AFM) and scanning electron microscopy (SEM)**

AFM and SEM images were taken for a P2O5-treated sample and an untreated control sample. A Bruker Icon AFM was used in a peakforce tapping mode. The probe tip was made of Si on a nitride lever. The scan area of the presented images is 5 × 5 μm2. Four scans were taken for both samples across different positions on the chip with little difference between the regions. For the SEM investigation, the same samples were investigated in a Zeiss SUPRA 55-VP FEGSEM at an accelerating voltage of 15 kV. Two scans were taken for both samples, with representative images shown in Fig. 6.

As a result of the AFM images, RMS roughness values below 1 nm were measured for both samples, with average values of 351 pm for the control sample and 711 pm for the P2O5-treated sample. The P2O5-treated sample shows clear circular features with a density of approximately 5 × 107 cm−2, as shown in Fig. 7(a). Their size and shape vary across the sample, with widths between
70 and 200 nm and depths ranging from 1 to 3 nm, although the measurable depth was limited by the AFM tip.

In the untreated sample, normal SiC surface steps are clearly visible, while the circular surface features of visible post-P2O5 treatment are also faintly visible, though not as deep pits, but rather very small peaks. The same surface features were not seen in the post-N2O/O2 treatment. The SEM showed the extent of these defects over a wider area. Figure 6 shows the P2O5-treated and control surfaces at 1 μm and 200 nm fields of view, respectively.

With the AFM micrographs, the difference between the control and P2O5-treated surfaces is visible. The P2O5-treated surface shows the same feature sizes and shapes as the AFM micrographs, with similar densities of $5.5 \times 10^9$ cm$^{-2}$ and a slightly rougher surface. The surface morphology study has shown that the P2O5 treatment has induced a high intensity of surface features, not seen in the control sample.

D. Cross-sectional analysis using transmission electron microscopy (TEM)

Cross-sectional TEM specimens of the control and P2O5-treated Mo/SiC SBDs were prepared using a focused ion beam. The interface of these devices was observed in either a JEOL 2100 TEM or a JEOL ARM 2000F TEM. Energy-dispersive x-ray
analysis (EDX) was performed in the JEOL ARM200F equipped with a 100 mm² Oxford Instruments windowless EDX detector.

In places along the P2O5-treated interface, such as that shown in Fig. 8(a), features can be seen which propagate approximately 10 nm into the SiC. These are distributed nonuniformly across the observed interface, with region widths varying from 80 to 120 nm. EDX mapping results confirm that these are amorphous features with an increased oxygen concentration, which are most likely formed due to the incorporation of oxygen during the P2O5 treatment, since no such features and oxygen concentrations were found in the untreated SiC sample.

The oxide in these pits, therefore, remains after the HF dip that removed the P2O5 layer.

In contrary, the untreated control sample shows a uniform interface, with an interfacial region less than 2 nm thick.

E. Substrate and epitaxial defect characterization using synchrotron x-ray topography

To investigate a potential connection between the high density ($5 \times 10^9$ cm$^{-2}$) of surface defects and typical SiC defects—basal plane dislocations (BPDs), threading edge dislocations (TEDs), and threading screw dislocations (TSDs)—in the underlying epitaxial layer and substrate, synchrotron x-ray topographs were taken from untreated and treated (all three surface treatments) samples that had previously undergone SEM and AFM analyses. The imaging was carried out at beamline 1-BM at Advanced Photon Source, Argonne National Laboratory, USA. To image all dislocations in the substrate and epitaxial layers, 1120 reflections were recorded. For stacking fault detection, 1010 and 1011 reflections were recorded. Grazing incidence angle scans (resulting in a penetration depth of 35 μm) were also performed along the 1128 plane to detect threading dislocations and BPDs in the epitaxial layer. A grazing incidence angle scan of the untreated control sample revealed that no BPDs were observed except around a 3C inclusion, which indicates that they are all converted to TEDs during the epigrowth. No deflected dislocations were observed for the control sample. For the P2O5-treated sample, some BPDs were seen and this sample showed the highest density of TEDs measured across all samples. No stacking faults could be observed for any of the analyzed samples. An overview of the measured defect densities of all investigated samples can be seen in Table II. There is some significant difference between the values extracted, but it is expected that most of these differences come from the varying locations of the chips from across the wafer. All these bulk defect densities are on average 5 orders of magnitude lower than the measured surface feature density of $5 \times 10^9$ cm$^{-2}$. This suggests that the observed features on AFM and SEM micrographs are not related to defects that originate in the bulk or epitaxy.

IV. DISCUSSION

The electrical measurements of the P2O5-treated diodes revealed a reduction in the off-state leakage of the Mo/SiC SBDs of 2–3 orders of magnitude, compared to those that had not been treated. Furthermore, these devices had a SBH 0.11 eV lower than the untreated control samples, which appears to defy the logical leakage current vs turn-on voltage trade-off dictated by the Schottky barrier height. It is worth noting that the leakage of these Mo diodes is also lower than identical Ni/SiC diodes produced previously, despite a barrier height of $>0.3$ eV being lower. At the same time, both the ideality factor of the devices and the uniformity of the results were improved by the P2O5 treatment, suggesting an overall improvement in the homogeneity of the metal-semiconductor interface.

AFM images, shown in Fig. 7, and TEM images, shown in Fig. 8, revealed that the P2O5 treatment has a physical impact on the SiC surface, creating "nanopits" that are 3–10 nm deep and wide. Despite the wafer having undergone a HF dip to remove the oxide left on the surface after the pretreatments, EDX analysis suggests that a significant quantity remained within the surface pits. Despite evidence of phosphorous at the surface from SIMS, it was not possible to identify phosphorous in the nanopits within the detection limit of EDX.
The oxide-filled nanopits are believed to have the biggest impact on the electrical characteristics of the device. From synchrotron x-ray topography analysis, it is evident that their high density \( \left(5 \times 10^9 \text{ cm}^{-2}\right)\) does not correlate with any identifiable bulk or epitaxial defects, which means that the nanopits observed here are different from other nanopits\(^3\) that have been shown to be the source of a high leakage forming at the surface of threading dislocations.

Regardless of their origin, the termination of the surface features, which are barely visible on the AFM scan of the control sample, has the effect of homogenizing the interface, given that current is prevented from passing through these areas. Any source of inhomogeneity at a Schottky interface causes a degradation of the diode’s I-V characteristics, with dirt, defects, and grain boundaries all having been linked to an increase in the distribution of SBH at an interface, leading to a degradation of I-V characteristics.\(^5\)–\(^7\) The electrical results shown in Table I confirm that the termination of these defective areas results in a set of diodes with minimal spread in SBH between devices.

It is proposed, therefore, that the oxide-terminated nanopits are a source of leakage within the control samples, yet they are terminated in the \( \text{P}_2\text{O}_5 \)-treated diodes. The leakage may arise either by (1) being a region of low SBH or (2) by simply being an imperfection, an area in which the electric field is higher locally than across the rest of the interface.

If case 1 were true and areas of low SBH were being terminated, one might expect the average SBH of the \( \text{P}_2\text{O}_5 \)-treated diodes, obtained by I-V analysis, to be greater than that of the untreated control samples. Contrary to this, the barrier height of the \( \text{P}_2\text{O}_5 \)-treated diodes was, on average, 0.11 eV lower. However, this
does not eliminate this possibility. SIMS and XPS analysis both showed that a significant amount of phosphorous (>1×10^{19} \text{ cm}^{-3}) is present at the interface, left over from the removed P_2O_5 layer. Without any high temperature activation, only a small fraction of these phosphorus atoms will have become active dopants. Indeed, basic calculations relating N_D to the Fermi level position \( E_F \) confirm that an increase in active dopants from 1×10^{15} \text{ cm}^{-3} in the control diodes to 7×10^{18} \text{ cm}^{-3} in the P_2O_5 diodes would result in the Fermi level being 0.11 eV closer to the conduction band and hence the same reduction in barrier height. Despite the increase in doping, \( E_D \) calculations\(^2\) confirm that the dominant conduction mechanism at 7×10^{16} \text{ cm}^{-3} will remain thermionic emission and not thermionic fieldmission. This theory is supported by the very low ideality factors in the P_2O_5 diodes, which would not be the case if the doping was high enough for thermionic field emission to dominate. Therefore, the increase in subsurface doping, combined with the homogenization of the barrier height after the oxide termination of surface defects, could explain the reduction of the barrier, while simultaneously decreasing leakage.

In the case of the N_2O treatment, the leakage current was not improved, but the SBH and ideality factors were reduced. For the O_2 treatment, no improvement of the electrical characteristics was seen. Both of these treatments are different from the deposited P_2O_5 treatment, in that they consume the top few nanometers of SiC while forming an oxide. XPS results confirm that, in the case of O_2, the stoichiometry of the SiC subsurface was poor, with carbon enrichment near the interface. However, N_2O restored the stoichiometry at the deep probing depth, but left a carbon-rich surface at a shallow probing depth. This is consistent with the carbon cluster model, where thermal oxidation treatments trap carbon beneath the oxide and, in turn, cause low channel mobility in SiC MOSFETs. In contrast, the P_2O_5 treatment retained a Si-rich interface, principally because the deposited layer does not consume the SiC but fills the previously described nanopits. However, the previously described n-type doping of the interface beneath the contact may have occurred in the N_2O sample, explaining its improved SBH and ideality factor.

Finally, these subtle changes in the contact subsurface can only occur because almost no silicide is formed after a Mo/SiC interface is annealed. This is due to the high melting temperature of Mo and has the result of preserving the monolayers of treated SiC beneath the interface, as seen in the TEM images of Fig. 8. This explains why the P_2O_5 treatment has no effect on other metals, such as Ti and Ni, which do form significant silicides at the interface. This leads to the question as to whether this treatment will work on other refractory metals, such as tungsten, niobium, and tantalum. Furthermore, this was a study performed on SiC wafers from one supplier, with 35 μm of epitaxy. Whether the P_2O_5 treatment will have the same beneficial effect on wafers from other suppliers, other epitaxy thicknesses, and at SiC interfaces with other refractory metals is still a work in progress.

V. CONCLUSION

A P_2O_5 surface passivation treatment prior to metallization has demonstrated a significant improvement in the performance of Mo/SiC Schottky barrier diodes. The electrical characterization showed that P_2O_5-treated diodes have a leakage current two orders of magnitude lower than untreated control diodes, a reduction in the Schottky barrier height of 0.11 eV (and hence lower turn-on voltage), and a small improvement in the ideality factor. The P_2O_5 treatment appears to have two effects on the contact subsurface. First, the leakage is likely improved due to the formation of oxide-filled nanopits, witnessed in AFM and TEM scans, which terminate potential leakage paths from imperfections at the SiC surface and homogenize the interface. Second, the barrier is lowered due to a phosphorous-rich region below the contact, which increases the n-type doping and lowers the SBH. Finally, the enhancement of this subcontact region is only possible because there is no silicide formed at the Mo/SiC interface, which would otherwise consume the top few nanometers of SiC (as in Ti and Ni). These results offer both increased performance of SiC SBDs and present opportunities to improve SBD performance and SiC surface passivation.

ACKNOWLEDGMENTS

The work presented in this paper was carried out as part of the Engineering and Physical Sciences Research Council (EPSRC) under Project Nos. EP/P017363/1 and EP/R00448X/1. We gratefully acknowledge the support of Dr. Mark Crouch and Corinne Malby of the University of Warwick clean room staff for their support during device fabrication. Topographs were recorded using the resources of the Advanced Photon Source (Beamline 1-BM), a U.S. DOE Office of Science User Facility operated for the DOE Office of Science by the Argonne National Laboratory under Contract No. DE-AC02-06CH11357.

REFERENCES

1. T. Kimoto and J. A. Cooper, Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices and Applications (John Wiley & Sons, New York, 2014).
2. F. Roccaforte, P. Fiorenza, G. Greco, R. L. Nigro, F. Giannazzo, F. Iacolano, and M. Saggio, “Emerging trends in wide band gap semiconductors (SiC and GaN) technology for power devices,” Microelectron. Eng. 187–188, 66–77 (2018).
3. X. She, A. Q. Huang, O. Lucia, and B. Ospinemi, “Review of silicon carbide power devices and their applications,” IEEE Trans. Ind. Electron. 64, 8193–8205 (2017).
4. D. Navarro, F. Herrera, H. Zenitani, M. Miura-Mattausch, N. Yorino, H. J. Mattausch, M. Takasagawa, J. Kobayashi, and M. Hara, “Compact modeling of SiC Schottky barrier diode and its extension to junction barrier Schottky diode,” Jpn. J. Appl. Phys. 57, 04FRR03 (2018).
5. F. Roccaforte, G. Brezeanu, P. Gambmon, F. Giannazzo, S. Rascnà, and M. Saggio, and “Schottky contacts to silicon carbide: Physics, technology and applications,” in Advancing Silicon Carbide Electronics Technology, I. Metal
Contacts to Silicon Carbide: Physics, Technology, Applications (Materials Research Forum LLC, 2018).

9. R. Tung, "Electron transport at metal-semiconductor interfaces: General theory," Phys. Rev. B 45, 13509 (1992).

10. P. Gammon, A. Pérez-Tomias, V. Shah, O. Vavasour, E. Donchev, J. Pang, M. Myronov, C. Fisher, M. Jennings, D. Leadley, and P. A. Mawby, “Modeling the inhomogeneous SiC Schottky interface,” J. Appl. Phys. 114, 232704 (2013).

11. Z. Ouennoughi, S. Toumi, and R. Weiss, "Study of barrier inhomogeneities using I-V-T characteristics of Mo/4H-SiC Schottky diode," Physica B 456, 176–181 (2015).

12. H. B. Michaelson, “The work function of the elements and its periodicity,” J. Appl. Phys. 48, 4729–4733 (1977).

13. S. A. Reshanov, C.-M. Zetterling, and M. Ostling, “Barrier height evolution in a non-uniform interface of Ti or Mo Schottky diodes based on 4H-SiC,” Int. J. Electron. Lett. 4, 367–375 (2016).

14. T. Zhang, C. Raynaud, and D. Plason, “Measure and analysis of 4H-SiC Schottky barrier height with Mo contacts,” Eur. Phys. J. Appl. Phys. 85, 10102 (2019).

15. L. G. Stober, J. P. Konrath, F. Patocka, M. Schneider, and U. Schmid, “Controlling 4H-SiC Schottky barriers by molybdenum and molybdenum nitride as contact materials,” IEEE Trans. Electron Devices 63, 578–583 (2015).

16. R. Rupp, R. Elpelt, R. Gerlach, R. Schömmer, and M. Draghi, “A new SiC diode with significantly reduced threshold voltage,” in 2017 29th International Symposium on Power Semiconductor Devices and ICs (ISPSD) (Trans Tech Publications, 2014), Vol. 778, pp. 513–518.

17. Y. Bonyadi, P. M. Gammon, Y. K. Sharma, G. Baker, and P. A. Mawby, “An investigation into the impact of surface passivation techniques using metal-semiconductor interfaces,” in Materials Science Forum (Trans Tech Publications, 2017), Vol. 897, pp. 443–446.

18. A. Latreche, Z. Ouennoughi, and R. Weiss, “Temperature dependence of the inhomogeneous parameters of the Mo/4H-SiC Schottky barrier diodes,” J. Non-Cryst. Solids 311–312, 885008 (2016).

19. D. Lee, C. Kim, H. Lee, S. Lee, H. Kang, H. Kim, H. K. Park, J. Heo, and H. J. Kim, “Improving the barrier height uniformity of 4H-SiC Schottky barrier diodes by nitric oxide post-oxidation annealing,” IEEE Electron Device Lett. 35, 868–870 (2014).

20. A. B. Renz, V. A. Shah, O. Vavasour, Y. Bonyadi, G. Baker, F. Li, T. Dai, M. Walker, P. A. Mawby, and P. M. Gammon, “Surface effects of passivation within Mo/4H-SiC Schottky diodes through MOS analysis,” in Materials Science Forum (Trans Tech Publications, 2019), Vol. 963, pp. 511–515.

21. R. Ghandi, B. Buono, M. Domeij, R. Esteve, A. Schoner, J. Han, S. Dimitrijev, S. A. Reshanov, C.-M. Zetterling, and M. Ostling, “Surface-passivation effects on the performance of 4H-SiC BJTs,” IEEE Trans. Electron Devices 58, 259–265 (2010).

22. R. Pascu, F. Craciuntoiu, M. Kusko, M. Mihalea, G. Pristavu, M. Badila, and G. Brezeana, “SiO2/4H-SiC interface states reduction by POCl3 post-oxidation annealing,” in 2015 International Semiconductor Conference (CAS) (IEEE, 2015), pp. 1–4.

23. D. Okamoto, M. Sometani, S. Harada, R. Kosugi, Y. Yonezawa, and H. Yano, “Improved channel mobility in 4H-SiC MOSFETs by boron passivation,” IEEE Electron Device Lett. 35, 1176–1178 (2014).

24. Z. Chen, Y. Xu, E. Garfinkel, L. C. Feldman, T. Buyukbulut, W. Ou, J. Serfass, A. Wan, and S. Dhar, “Kinetics of nitrogen incorporation at the SiO2/4H-SiC interface during an NO passivation,” Appl. Surf. Sci. 317, 593–597 (2014).

25. L. Cantin, H. Von Bardeleben, Y. Ke, R. Devaty, and W. Choyke, “Hydrogen passivation of carbon Pb like centers at the 3C- and 4H-SiC/SiO2 interfaces in oxidized porous SiC,” Appl. Phys. Lett. 88, 092108 (2006).

26. A. Siddiqui, H. Elgabra, and S. Singh, “The current status and the future prospects of surface passivation in 4H-SiC transistors,” IEEE Trans. Device Mater. Reliab. 16, 419–428 (2016).

27. Y. K. Sharma, A. C. Ahyi, T. Isaacs-Smith, A. Modic, M. Park, Y. Xu, E. L. Garfinkel, S. Dhar, L. C. Feldman, and J. R. Williams, “High-mobility stable 4H-SiC MOSFETs using a thin PSG interfacial passivation layer,” IEEE Electron Device Lett. 34, 175–177 (2013).

28. Y. K. Sharma, A. C. Ahyi, T. Isaacs-Smith, X. Shen, S. T. Pantelides, X. Zhu, L. C. Feldman, J. Rozen, and J. R. Williams, “Phosphorous passivation of the SiO2/4H-SiC interface,” Solid State Electron. 68, 103–107 (2012).

29. Y. K. Sharma, A. C. Ahyi, T. Isaacs-Smith, A. Modic, Y. Xu, E. Granfukel, M. R. Jennings, C. Fisher, S. M. Thomas, P. A. Mawby, S. Dhar, L. C. Feldman, and J. R. Williams, “Thin PSG process for 4H-SiC MOSFET,” in Materials Science Forum (Trans Tech Publications, 2014), Vol. 778, pp. 513–516.

30. B. V. R. Chowdari, K. L. Tan, W. T. Chia, and J. R. Williams, “X-ray photoelectron spectroscopic studies of molybdenum phosphate glassy system,” J. Non-Cryst. Solids 119, 95–102 (1990).

31. H. He, K. Alberti, T. L. Barr, and J. Klinowski, “ESCA studies of aluminophosphate molecular sieves,” J. Phys. Chem. 107, 13703–13707 (1993).

32. T. Clark, T. Pok, G. G. Roberts, and R. W. Sykes, “An investigation by electron spectroscopy for chemical analysis of chemical treatments of the (100) surface of n-type InP epitaxial layers for Langmuir film deposition,” Thin Solid Films 70, 261–283 (1980).

33. T. Katsuno, Y. Watanabe, H. Fujisawa, M. Konishi, H. Naraoka, J. Morimoto, T. Morino, and T. Endo, “Analysis of surface morphology at leakage current sources of 4H-SiC Schottky barrier diodes,” Appl. Phys. Lett. 98, 222111 (2011).

34. M. Sze and K. K. Ng, Physics of Semiconductor Devices (John Wiley & Sons, New York, 2006).