SAIL: Machine Learning Guided Structural Analysis Attack on Hardware Obfuscation

Prabuddha Chakraborty, Jonathan Cruz, and Swarup Bhunia
Department of Electrical & Computer Engineering
University of Florida, Gainesville, FL, USA

Abstract—Obfuscation is a technique for protecting hardware intellectual property (IP) blocks against reverse engineering, piracy, and malicious modifications. Current obfuscation efforts mainly focus on functional locking of a design to prevent black-box usage. They do not directly address hiding design intent through structural transformations, which is an important objective of obfuscation. We note that current obfuscation techniques incorporate only: (1) local, and (2) predictable changes in circuit topology. In this paper, we present SAIL, a structural attack on obfuscation using machine learning (ML) models that exposes a critical vulnerability of these methods. Through this attack, we demonstrate that the gate-level structure of an obfuscated design can be retrieved in most parts through a systematic set of steps. The proposed attack is applicable to all forms of logic obfuscation, and significantly more powerful than existing attacks, e.g., SAT-based attacks, since it does not require the availability of golden functional responses (e.g., an unlocked IC). Evaluation on benchmark circuits show that we can recover an average of around 84% (up to 95%) transformations introduced by obfuscation. We also show that this attack is scalable, flexible, and versatile.

I. INTRODUCTION

Hardware intellectual property (IP) based system-on-chip (SoC) design has become a prevalent practice in the semiconductor industry. However, the global economic trend that dictates a horizontal business model incorporates many untrusted parties in the modern chip design flow. In particular, most chip designers rely on untrusted 3rd-party fabrication facilities. Such a trend diminishes a chip designer’s control on the IPs and makes them vulnerable to various forms of attacks, including piracy, reverse-engineering, overproduction, malicious modifications, or Trojan attacks, leading to serious economic and security threats [11] [3]. To address these security issues, hardware obfuscation techniques have been actively studied for the past decade. They aim at transforming a design - both functionally and structurally based on a key, such that an obfuscated design functions correctly only if the right key inputs are provided. Fig. 1, summarizes the two main goals for obfuscation: 1) preventing black-box usage, and 2) hiding design intent. Using functional locking techniques such as XOR gate insertion locking scheme [5], [6], [7], black-box usage of the IP/IC can be prevented. However, an attacker may also be interested in understanding the intent of a design through reverse engineering of the netlist. In order to address this important need, judicious structural transformations need to be introduced in a design. Current obfuscation approaches primarily rely on: 1) insertion of various modification cells (e.g., XOR, XNOR gates) controlled by key bits, and 2) re-synthesis of the design after obfuscation, to obtain any structural changes in the design.

Like any security solutions, IP protection achieved through obfuscation largely depends on its robustness against possible attacks. Over the years, several attacks on obfuscation have been proposed, which broadly fall into two categories: 1) functional attacks, such as SAT attack [2], and 2) structural attacks, such as ANTI-SAT block removal attack [4]. However, most reported attacks on obfuscation have been functional attacks. The only structural attack [4], is actually not designed to deobfuscate an IP, but to facilitate a subsequent SAT attack [2]. Based on a thorough statistical analysis, we make two key observations regarding structural changes: 1) obfuscation introduces sparse and local structural changes in a design, and 2) the changes are very deterministic (i.e., follow a set of well-known logic synthesis rules). Motivated by these observations, we introduce a new paradigm of attack on obfuscation, called SAIL (Structural Analysis using Machine Learning), which exposes a critical vulnerability in logic obfuscation approaches. It can retrieve the original design and hence, the design intent, through structural analysis guided by machine learning. Given an obfuscated design, we extract...
each obfuscation gate locality (subgraphs, considering netlist as a graph) and revert them to their pre-synthesis state using the reconstruction neural network trained on 11160 [Pre-Synthesis, Post-Synthesis] locality pairs. Using this information gained on the pre-synthesis obfuscated netlist, an attacker can more easily carry out key guessing and reverse engineering attacks by observing the structure. We also use a change prediction ML model to improve accuracy and reduce computation time.

SAIL is a more powerful attack than SAT [2] based functional attacks due to the following reasons: (1) unlike SAT, SAIL does not require golden responses, e.g., from an unlocked IP, which may be difficult to obtain for an attacker, 2) it can be applied to both combinational and sequential designs, 3) unlike SAT attack, which fails for specific functions, e.g., multiplier, it works well for all designs and does not depend on the underlying boolean function, and finally, 4) it is scalable in terms of accuracy and computation time with respect to both key and benchmark size. We quantitatively and qualitatively analyze the effectiveness of SAIL attack using the systematic framework and tool that we have developed as shown in Fig. 2. From our results, we demonstrate that SAIL attack is very effective against different key gate insertion heuristics and key sizes. We achieve an average of 84.14%, and up to 94.98% recovery of the obfuscated structures for a set of benchmark circuits.

In particular, we make the following key contributions:

- We analyze, both quantitatively and qualitatively, the nature of structural changes in a gate-level netlist introduced due to different steps of obfuscation. We present the salient observations in this regard that create the foundation of the proposed attack.
- We present a complete framework of SAIL attack with systematic set of steps that builds on this analysis. It includes (1) Change Prediction Model that can predict whether the obfuscation gates have undergone changes due to obfuscation; and (2) a Reconstruction Model that can locally revert the structural changes post re-synthesis.
- We also present construction of a Change Prediction Boosted Reconstruction Model using both the Reconstruction Model and the Change Prediction Model for improved recovery.
- Finally, we present comprehensive evaluation of the attack on benchmark circuits and demonstrate that it is scalable with respect to the key length, different key-gate insertion heuristics, and design size.

II. BACKGROUND AND RELATED WORKS

Logic obfuscation attempts to hide the functionality of a design by inserting gates that act as a lock and are controlled by key inputs. Functional behavior in the design is only restored upon entering the correct key. In general, there are two types of logic locking: combinational and sequential. For combinational logic locking, combinational gates (XOR/XNOR, AND, etc.) are inserted into a design with one input serving as a key-bit. To lock a design with an N-bit key at least N combinational key-gates must be added. On the other hand, sequential logic locking modifies the finite state machine by adding additional key-state transitions. These transitions are properly traversed by applying the correct sequence of key-bits and subsequently unlock the design. The focus of this paper is on combinational logic locking. In this obfuscation scheme [5], [6], [7], a design is locked to hide functionality with an N-bit key by inserting appropriate key gates (e.g., XOR for key-bit ‘0’ and XOR followed by an inverter for key-bit ‘1’).

Most of the attacks on obfuscation try to retrieve the key, based on functional analysis of the design. A key sensitization attack tries to retrieve the key-bits by applying a pattern of non-key inputs such that a key-input is mapped to an observable output (sensitization) [13]. In [2], a SAT-based algorithm is proposed to completely or partially retrieve the key from a combinational design. It requires the obfuscated netlist and an unlocked IC/netlist is required to carry out the attack. Moreover, SAT formulation is an NP-Complete problem and the heuristic-based solutions are not guaranteed to give a solution within reasonable time. Different protections [9], [10], [8] against SAT attack [2] have been proposed that generally involve adding extra logic to increase either the number of iterations of the attack or the time to complete each iteration. In [1], an approximate key is retrieved that shows output corruptibility for very few inputs and can bypass the protections offered by [9]. To the best of our knowledge, the only structural attack on obfuscation [4] is aimed at removal of ANTI-SAT blocks [9] to facilitate a subsequent SAT attack. Conversely, our work aims at quantitatively and qualitatively analyzing and evaluating the effect of obfuscation on the structure of the gate-level netlist and the deterministic heuristics involved in structural hiding. The only ML based attack on obfuscation [12] is a key retrieval attack, which also requires an unlocked IC and is expected to suffer from scalability issues. In comparison, we propose a netlist structural analysis based attack that does not require golden responses and is very scalable.

III. MOTIVATION

In this section, we discuss two fundamental observations on obfuscation-induced structural changes and we justify the use of machine learning models for structural analysis based attacks.

A. Obfuscation Induced Changes Are Local

When a netlist is obfuscated using a XOR-based locking scheme, a re-synthesis of the netlist is performed in an attempt to camouflage the key-gates that are inserted. In the best case, the key XOR-Gate itself will combine with local gates and transform into a new structure or cease to be connected to the Key Input. We refer to this as Level −3 change. In a slightly worse case, the XOR-Gate inserted due to obfuscation may remain intact but its neighboring gates may change due to logic simplification. We call this a Level −2 change. Finally, the third scenario observed involves no change of the inserted obfuscation gates or surrounding gates after re-synthesis, referred to as Level −1 changes. As a result, the obfuscated design remains vulnerable to removal and key guessing attacks. Moreover, we observe that this process does not aid in hiding the design intent and fails to obfuscate the design from a reverse engineering standpoint.

In Table I, for 3720 gate localities, we note 36.5% of key inserted localities do not go through any structural
change. Another 57.31% of the localities only show Level-2 changes which are very easy to revert using certain rules which can be manually devised or learned through statistical methods. Only the remaining 6.18% of the localities are properly obfuscated. However, some of these changes are predictable and can be locally reverted as well with the help of statistically generated rules/algorithms.

In Fig. 3(a)-(d), we show the most common Level-2 and Level-3 changes that we have observed during our experiments and the resulting localities after we perform the reconstruction. In Fig. 3(a), we see the inverter moving from behind the XOR gate to its front. This transformation is a very common scenario and can confuse the reverse engineer into thinking the Inverter is not an obfuscation gate. By observing the locality (up to 10 gates) around the key-Gate, our statistically learned rules can determine the state of the locality before synthesis and recover it, thereby removing confusion. In Fig. 3(b), we observe a very common level-3 change, where the inverter comes between the key input wire and the XOR gate. This change can also be easily recovered and stitched back into the design. Fig. 3(c) and Fig. 3(d) depict more complex level-3 changes but our models are still able to locally recover from such changes.

B. Why Machine Learning? The Synthesis Tool Optimization is Deterministic

In the previous section, we have statistically established that the changes induced by obfuscation gate localities are local and limited. We can go one step further and try to recover, from these limited changes, a local snapshot of the key-gate inserted region. Recovering a small locality around the obfuscation gate connected to the key input wire is enough to obtain insight into the obfuscation that was carried out.

Given the designs before and after synthesis, we enumerate each unique transformation (each unique [Input Locality, Output Locality] pair) carried out by the synthesis tool. We observe that very few rules are used by the synthesis tool for carrying out most of the transformations. In Table II, we observe 10.69% of the transformations are done with only one rule. With six rules, the synthesis tool does 41.07% of the transformations and only 180 rules govern 90.02% of the changes. If we can statistically learn these limited number of rules then we can revert the changes introduced by them. This is the main reason why a machine learning reversion attack is possible. Table II statistics is based on observing 3720 different localities (of size 3 gates) across multiple iterations of obfuscations over the 7 largest ISCAS-85 benchmarks.

The number of types of change is limited and that alone allows a learning process to generate the required rules for reversion given enough statistical data. This claim is further corroborated by the quantitative recovery results in Section V. In the next section, we will introduce our recovery attack models in details.

### Table I: Number of each type of changes for IPs.

| #Rules | %Change | #Rules | %Change | #Rules | %Change |
|--------|---------|--------|---------|--------|---------|
| c1355  | 33      | 87     | 0       | c1908  | 31      | 88     | 1       |
| c2670  | 45      | 66     | 9       | c3540  | 205     | 256    | 19      |
| c5315  | 324     | 362    | 77      | c6288  | 432     | 382    | 36      |
| c7092  | 291     | 291    | 38      | Avg    | 1358 (36.50%) | 2132 (57.31%) | 230 (6.18%) |

### Table II: Limited number of rules govern most changes.

| #Rules | %Change | #Rules | %Change | #Rules | %Change |
|--------|---------|--------|---------|--------|---------|
| 1      | 10.69   | 38     | 70.29   | 180    | 90.02   |
| 6      | 41.07   | 81     | 80.00   | 290    | 95.00   |
| 11     | 51.02   | 120    | 85.00   | 476    | 100.00  |

![Fig. 3: Example recovery using our model.](image)
can be used to predict whether or not a locality in the test set (original obfuscated designs) is changed due to synthesis. We use a Random Forest as the ML model for our experiments. We have tried SVM, Logistic Regression, and several other ML models, but Random Forest gives the best results in terms of both computation efficiency and accuracy.

C. Reconstruction Model

The Reconstruction/Reversion Model is used to locally revert the changes caused by the synthesis performed after the obfuscation. The model is trained using a dataset containing [Post-Synthesis Locality, Pre-Synthesis Locality] pairs constructed using the pseudo-self referencing scheme. Once trained, the model can be used to predict the Pre-Synthesis Locality given a Post-Synthesis Locality from the test set (original obfuscated designs). The model used for obtaining the results is a multichannel, multilayer neural network. To further improve the efficiency, we train multiple such models for varying Post-Synthesis Locality sizes (from 3 gates locality up to 10 gates locality) and combine them using a standard cumulative confidence voting ensemble scheme as seen in Fig. 2.

Although the Reconstruction/Reversion model works well on its own, the accuracy can be further boosted by using the change prediction model to determine which localities to reconstruct and which localities to leave alone.

V. RESULTS AND ANALYSIS

To evaluate the effectiveness of our attack we apply XOR logic locking on several ISCAS-85 benchmarks. We generate training and testing sets of 11160 samples and 3720 samples, respectively. To generate such a big training set, we obfuscate each benchmark multiple times in separate instances using random key-gate insertion heuristics using the tool provided in [11]. In each instance [8,8,8,32,64,64,64] bit keys are inserted for c1355, c1908, c2670, c3540, c5315, c6288, and c7552, respectively. The following sections describe our results in detail.

A. Change Prediction Model

By looking at the post-synthesized design, we can statistically determine if the key-gate inserted locality underwent any change. This is possible only because the synthesis tool is not random and exhibits deterministic nature. This effect is further exacerbated for designs that have regular repetitive structures such as c6288 which shows 98.43% change prediction accuracy for input locality size of 10 gates. On average, all benchmarks show 81.76% accuracy for 10 gates input locality size showing us that the method works for a varied range of designs. Fig. 4, shows the accuracy of the model for different benchmarks and the effect of input locality size on the accuracy. The average is shown in “Red” clearly indicates that the accuracy increases with the input locality size and plateaus after locality of size 6 gates.

B. Reconstruction Model

To evaluate the reconstruction model, we analyze how much of the changes due to obfuscation can be recovered locally considering an output locality size of 3 gates, referred to as a snapshot. We can correctly recover many changes as evident from Table III. In case of 1 to 2 incorrect gate(s) in the snapshot (Gate Error = 1 and Gate Error = 2), the snapshot prediction is partially incorrect but remains useful for subsequent analysis. We propose a metric R as shown in Eqn. 1. GE[x] stands for GateError = x. A snapshot with 1 gate type wrong has a weight of 2/3 and the snapshot with 2 gate types wrong has a weight of 1/3. Link Error is defined as the number of incorrect connections between the gates in the predicted locality. The ensemble we use as the final reconstruction model is made from combining several models, separately trained using datasets with different input locality (Post-Synthesis locality) sizes. As seen in Fig. 5, for different benchmarks the optimal Post-Synthesis locality size varies and the ensemble is the best way to stabilize the variance.

\[
R = (GE[0] \ast 1) + (GE[1] \ast 0.66) + (GE[2] \ast 0.33)
\] (1)

In Table IV, we observe the amount of complete recovery (Gate Error = 0 and Link Error = 0) for each type of changes. For Level-1 changes (no change) 17.4 % of the localities are incorrectly modified. To reduce

|    | G=0 L=0 | G=1 L=0 | G=2 L=0 | R-Metric |
|----|---------|---------|---------|----------|
| c1355 | 73.49   | 55.83   | 4.16    | 75.91    |
| c1908 | 67.00   | 54.50   | 5.00    | 70.87    |
| c2670 | 72.00   | 55.83   | 4.16    | 75.92    |
| c3540 | 56.00   | 45.75   | 4.58    | 82.80    |
| c5315 | 67.50   | 49.47   | 4.79    | 81.93    |
| c6288 | 58.54   | 54.50   | 5.00    | 80.43    |
| c7552 | 68.50   | 52.54   | 4.62    | 80.15    |
| Avg  | 63.05   | 52.19   | 5.60    | 80.15    |

Fig. 4: Accuracy of change prediction model.

Fig. 5: Effect of Post-Synthesis locality size on the R-Metric for different benchmark circuits. E: Ensemble.

TABLE III: Accuracy for Reconstruction Model without Change Prediction boost. G: Gate Error, L: Link Error.
TABLE VI: Gate Error = 0, Link Error = 0 accuracy for Reconstruction Model (Without Change Prediction Boost) across different types of changes.

| Level-1 | Level-2 | Level-3 | R-Metric |
|---------|---------|---------|----------|
| c1355   | 57.57   | 57.47   | 54.87    | N/A (0/0) |
| c1908   | 77.41   | 77.30   | 73.88    | 0.00 (0/1) |
| c2670   | 82.22   | 65.15   | 43.99    | 41.44 (4/9) |
| c3540   | 58.28   | 58.69   | 54.59    | 40.84 (4/19) |
| c6315   | 90.65   | 91.11   | 82.52    | 46.75 (30/77) |
| c6288   | 86.34   | 72.42   | 53.82    | 69.56 (32/46) |
| c7552   | 54.66   | 18.83   | 10.51    | 38.46 (30/79) |
| Avg     | 82.61   | 59.11   | 47.39    | 43.00 (109/230) |

TABLE VII: Effect of key size variation on accuracy.

| IP   | 0.5x | 1x  | 2x  | 3x  | 0.5x | 1x  | 2x  | 3x  |
|------|------|-----|-----|-----|------|-----|-----|-----|
| IP   | c1355| 90.0 | 73.3 | 71.2 | 71.6 | 90.0 | 80.7 | 82.3 | 82.3 |
| IP   | c1908| 90.0 | 80.0 | 68.3 | 65.0 | 91.3 | 78.2 | 84.2 | 81.6 |
| IP   | c2670| 75.0 | 73.9 | 76.3 | 79.7 | 90.0 | 86.8 | 86.6 | 87.8 |
| IP   | c3540| 75.0 | 73.9 | 76.3 | 79.7 | 90.0 | 86.8 | 86.6 | 87.8 |
| IP   | c6315| 75.0 | 73.9 | 76.3 | 79.7 | 90.0 | 86.8 | 86.6 | 87.8 |
| IP   | c6288| 75.0 | 73.9 | 76.3 | 79.7 | 90.0 | 86.8 | 86.6 | 87.8 |
| IP   | c7552| 75.0 | 73.9 | 76.3 | 79.7 | 90.0 | 86.8 | 86.6 | 87.8 |
| Avg  | 82.4  | 74.5  | 74.9  | 75.2  | 90.0  | 84.1  | 85.2  | 85.9  |

VI. Implications and Effectiveness

A. Scalability

1) Effect of Key Size on Performance: To observe the effect of variation of number of Key Size, we randomly inserted X (X = [8, 8, 8, 9, 32, 64, 64, 64]) bit keys in c1355, c1908, c2670, c3540, c6315, c6288, and c7552, respectively. We perform this random insertion on each benchmark separately multiple times to increase our test data size. Next, we generate test data sets with key bits 0.5X ([4, 4, 4, 16, 32, 32, 32]), 2X ([16, 16, 16, 64, 128, 128, 128]) and 3X ([24, 24, 24, 96, 192, 192, 192]) by similar methods. Table VII, shows Gate Error = 0 Link Error = 0 accuracy and R-Metric for reconstruction across different key sizes. We can see a general increase in reconstruction efficiency as the key size decreases. As the ratio KeyGate/TotalGate increases, the chance that key-gates are inserted in close proximity also increases. Increases in this ratio can sometimes lead to more complex transformations of the key-gates after synthesis which makes it harder to recover. For these reasons, we see a drop in reconstruction accuracy as we increase the key size. The effect is not persistent as we observe the accuracy is very stable between 1x and 3x. Therefore, increasing the key size can slightly improve structural obfuscation, but the design is still very much exposed to a reversion attack.

2) Effect of Different Key-Gate Insertion Heuristics: Different heuristics can be used to find the most suitable place to insert the obfuscation gates. In Table VIII, we see the snapshot recovery results for Logic Cone size based insertion (CS), cyclic insertion (CY) and secure logic locking insertion (SLL) [11]. We observe these methods are vulnerable to our snapshot recovery attack and have an R-Metric of over 80%.

B. Versatility

The structural information obtained through SAIL can be used in many ways. We discuss some of them next.
Fig. 6: Visual representation of SAIL recovery on C6288, with 95% accuracy. Each node is a gate and edges are connections. Green nodes are correctly recovered, and red nodes are incorrectly recovered. Cyan nodes are key inputs.

1) **Key Recovery from Snapshot**: For XOR based locking, recall only a XOR gate is inserted for $keybit = 0$ and a XOR gate followed by an Inverter is inserted for $keybit = 1$. From the locality recovered using SAIL, we can easily predict the value of the key-bit just by observing the gates in the locality.

2) **Aiding Reverse Engineering**: Reverse engineering a netlist to extract its functionality can be severely hampered if a design is obfuscated and re-synthesized. Using SAIL attack, we can recover each key-gate locality in the design and make netlist reverse engineering easier. For example, in Fig. 6, if we can successfully stitch the snapshots, most of the changes that obfuscation introduced can be recovered.

**VII. Conclusion**

We have reported a powerful and hitherto unexplored attack modality on logic obfuscation, namely SAIL attack, which exposes a critical vulnerability of these methods. Unlike existing functional attack modes, our attack uses a fundamentally different approach that relies on ML models to retrieve structural changes with high accuracy. The attack becomes possible since these obfuscation methods introduce only small, localized, and predictable transformations in circuit topology. We have presented systematic steps of the attack that lead to the development of an automatic deobfuscation tool. We have studied the efficacy of the attack in terms of both accuracy and computation time for various obfuscation methods and large key sizes. While we report a very high accuracy of structural recovery for a set of benchmarks, we believe enhanced feature selection and training approaches can further improve the effectiveness of the attack. SAIL attack, on one hand, is expected to enable robust security analysis of existing obfuscation methods and on the other hand, help the development of new methods that are resilient to structural attacks. To protect against SAIL attack on obfuscation, we believe, one needs to incorporate the following two features: (1) distributed and global structural changes; and (2) unpredictable patterns of changes. Future work will include exploration of robust SAIL-resistant hardware obfuscation methods.

**REFERENCES**

[1] K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin, “AppSAT: Approximately Deobfuscating Integrated Circuits,” HOST, 2017.
[2] P. Subramanyan, S. Ray, and S. Malik, “Evaluating the security of logic encryption algorithms,” HOST, 2015.
[3] R. Torrance and D. James, “The State-of-the-Art in IC Reverse Engineering,” CHES, 2009.
[4] M. Yasin, B. Mazumdar, O. Sinanoglu, and J.V. Rajendran, “Removal Attacks on Logic Locking and Camouflaging Techniques”, IEEE TETC, 2017.
[5] J.V. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri, “Security Analysis of Logic Obfuscation,” DAC, 2012.
[6] J.V. Rajendran, H. Zhang, C. Zhang, G. S. Rose, Y. Pino, O. Sinanoglu and R. Karri, “Fault Analysis-Based Logic Encryption,” IEEE TC, 2015.
[7] J.A. Roy, F. Koushanfar, and I.L. Markov, “EPIC: Ending Piracy of Integrated Circuits”, DATE, 2008.
[8] M. Yasin, B. Mazumdar, J.V. Rajendran, and O. Sinanoglu, “SARLock: SAT attack resistant logic locking,” HOST, 2016.
[9] Y. Xie, and A. Srivastava, “Anti-SAT: Mitigating SAT Attack on Logic Locking,” IEEE TCAD, 2018.
[10] M. Li, K. Shamsi, T. Meade, Z. Zhao, B. Yu, Y. Jin, and D. Z. Pan, “Provably Secure Camouflaging Strategy for IC Protection,” IEEE TCAD, 2017.
[11] S. Amir, B. Shakya, X. Xu, Y. Jin, S. Bhunia, M. Tehranipoor, and D. Forte, “Development and Evaluation of Hardware Obfuscation Benchmarks,” HaSS, 2018.
[12] F. Tehranipoor, N. Karimian, M.M. Kermani, and H. Mahmoodi, “Deep RNN-Oriented Paradigm Shift through BOCA-Net: Broken Obfuscated Circuit Attack,” CoRR, 2018.
[13] M. Yasin, J.V. Rajendran, O. Sinanoglu, R. Karri, “On improving the security of logic locking,” IEEE TCAD, 2016.