Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node

Alfio Di Mauro, Francesco Conti, Pasquale Davide Schiavone, Davide Rossi, Luca Benini

Abstract—Binary Neural Networks (BNNs) have been shown to be robust to random bit-level noise, making aggressive voltage scaling attractive as a power-saving technique for both logic and SRAMs. In this work, we introduce the first fully programmable IoT end-node system-on-chip (SoC) capable of executing software-defined, hardware-accelerated BNNs at ultra-low voltage. Our SoC exploits a hybrid memory scheme where error-vulnerable SRAMs are complemented by reliable standard-cell memories to safely store critical data under aggressive voltage scaling. On a prototype in 22nm FDX technology, we demonstrate that both the logic and SRAM voltage can be dropped to 0.5V without any accuracy penalty on a BNN trained for the CIFAR-10 dataset, improving energy efficiency by 2.2X w.r.t. nominal conditions. Furthermore, we show that the supply voltage can be dropped to 0.42V (50% of nominal) while keeping more than 99% of the nominal accuracy (with a bit error rate ~1/1000). In this operating point, our prototype performs 4GOp/s (15.4 Inference/s on the CIFAR-10 dataset) by computing up to 13 binary ops per pJ, achieving 22.8 Inference/mW while keeping within a peak power envelope of 674uW – low enough to enable always-on operation in ultra-low power smart cameras, long-lifetime environmental sensors, and insect-sized pico-drones.

Index Terms—SRAM Voltage Scaling, Binary Neural Networks, Ultra-Low Power, IoT, Near-Threshold Computing.

I. INTRODUCTION

The latest advances in the Internet-of-Things (IoT) are changing the nature of edge-computing devices. End-nodes have to support, in-place, an increasing range of functionality, for example, video and audio sensory data processing, and complex systems control strategies. These new capabilities will enable applications such as an entirely new class of biomedical devices [1], autonomous insect-sized drones [2], cheap smart sensors [3] to continuously check the stability of bridges, tunnels, and other buildings. Machine learning algorithms and specifically deep neural networks (DNNs) have shown outstanding performance in performing these tasks. However, while DNNs fits well the performance and power budgets of embedded GPUs and FPGAs, deploying such compute-intensive algorithms on battery-powered IoT end-node platforms, characterized by heavily constrained power budgets (typically 100 µW to 100 mW), still constitutes a huge challenge, as they are expected to achieve lifetimes in the orders of months, years or even decades. As such, recent research efforts from both industry and academia have focused on enabling the deployment of deep inference on devices operating in the 10–100 mW power range [4]–[11].

The most common approach to reducing average power consumption, widely used in commercial microcontrollers and IoT end-nodes, is duty cycling (a.k.a. sleep-walking). According to this paradigm, the system stays in deep-sleep mode for most of the time, featuring a power consumption in the range of 100 µW to 10 µW, and wakes up to perform the acquisition and classification task (e.g. with a CNNs), only when it wakes up, either by an externally triggered event or by an internal timer. However, in the first case, this approach requires trigger fine-tuning to reduce the number of false-positive activations, which could be fairly difficult to achieve in a real scenario, and which would feature poor generalization capabilities in other contexts. Alternatively, if a time-based trigger is employed, therefore exploiting a simple triggering mechanism, the computing cost of an accurate CNNs is so high that the active energy becomes rapidly dominant even at low duty cycling rates. As a result, the latter approach is inefficient whenever fast reaction time is required at the sensor edge.

A common technique to reduce the active power of deeply embedded computing platforms is near-threshold computing [12]. Scaling voltage together with frequency allows improving significantly the energy efficiency of computations, by exploiting the quadratic dependency of dynamic power with supply voltage. However, aggressive voltage scaling has a significant impact on the operating frequency of the logic, and on the reliability of the memory elements of the system, especially those based on SRAMs. While the frequency degradation at low voltage can be recovered by exploiting powerful and efficient hardware accelerators, the SRAM reliability issue remains an unsolved problem. Therefore, in most cases 6T-SRAMs have to be replaced by more resilient, custom solutions such as SRAMs composed of 8T or 10T bitcells supported by reading and writing assist circuits [13], [14]. Among the approaches adopted to improve the resiliency of memory elements at low voltage, usage of standard cell memories is particularly convenient since they are built on top of standard library cells such as flip-flop or latches, much more resilient than SRAMs when operating close to the threshold voltage of transistors [15], [16]. This comes with a significant cost in terms of area. On the other hand, a relatively large on-chip memory is necessary to enable complex algorithms based on DNNs [9], [17].

In the last years, BNNs [18]–[20] became popular in the...
embedded computing domain for having achieved remarkable accuracy on many complex classification tasks, narrowing the gap that separates them from the state-of-the-art fixed point or floating point CNNs. Compared to fixed or floating point CNN implementation, which relies on convolutions, BNNs are characterized by a very lightweight hardware implementation of the data path. Binary convolution can be implemented with simple logic elements such as XNOR gates, requiring a very limited amount of area-hungry adders for partial sum accumulation. Moreover, BNNs also feature lower memory footprints compared to CNNs, reducing the amount of energy consumed on the memory side for weights and intermediate results storage.

Those features make BNNs a good candidate for all those scenarios where power consumption is a major concern, but at the same time, a high responsiveness to the sensor stimuli needs to be ensured (e.g. pico-sized autonomous navigation robots or surveillance nodes). The low power envelope that characterizes BNNs allows us to use them as data pre-filtering algorithms, specifically, to extract semantically meaningful information in an always-on operating mode [21]. In this context, BNNs can be used as a first inference stage of a staged inference pipeline, composed by low-power, less-accurate early inference stages, and computationally-powerful fixed or floating point CNN implementations as latter stages [22]. As the memory footprint of BNNs is significantly lower than CNNs, bigger topologies can be supported in the same power/performance budget, enhancing the generalization capability of the early stages, thereby lowering the false positive triggering occurrence. Additionally, the employment of BNNs as preliminary filtering stage does not prevent the adoption of conventional power-saving strategies like duty-cycling or sleep-walking at run time, whenever the application latency requirements allow it.

One of the advantages of DNNs, as well as BNNs, is the high robustness to noise [23]. The high resiliency of BNNs to random errors is given by the fact that as opposed to traditional neural networks, where activations and weights are represented by integer numbers, no bit in their activations and weights is inherently more significant than any other. As a consequence, no bit is more vulnerable than any other: information processing is spread equally among all bits, and only a very high error rate can bring a dramatic loss in quality-of-results. The BNNs noise robustness is a very powerful feature since it enables very aggressive power reduction techniques to be applied also on the memories.

In this work, we advance the state-of-the-art with regards to ultra-low power deep inference with BNNs with three key contributions:

i) We propose a strategy to execute noisy BNNs on micro-controllers. To the best of our knowledge, in this work, we propose the first complete and fully programmable end node SoC architecture and BNN inference data and code allocation strategy enabling the execution of hardware accelerated BNNs at ultra-low voltage.

ii) We describe and demonstrate on silicon a hybrid memory architecture composed of big SRAMs for error-resilient data and smaller (Standard Cell Memories) SCMs to hold vulnerable data such as microcontroller instructions and stacks. In this work, we also provide a methodology to efficiently exploit such memory architecture. The hybrid memory architecture template presented in this work is easily applicable to other platforms.

iii) We present a self-test strategy for Bit Error Rate measurement performed on large SRAM. This approach allows characterizing SRAM memories at ultra-low voltages, thereby estimating the amount of noise injected in the BNN.

iv) We demonstrate the validity of this architectural concept on an advanced prototype manufactured in GlobalFoundries 22nm FDX technology, using the safe SCMs to hold a micro-controller program testing SRAM bit error rates with millions of random reads/writes, operating down to 420 mV (50% of the nominal supply voltage) for both logic and memories.

Finally, we show that using the embedded hardware accelerator for BNNs, our prototype can be operated at 18 MHz down-scaling voltage to 420 mV for both logic and memories. In this operating point, the prototype achieves up to 99% of the nominal accuracy on a BNN trained for the CIFAR-10 dataset, while operating with an energy efficiency of 170fJ/op and within a power envelope of 674 μW – enabling embedding of advanced BNN-based cognitive functionality in ultra-low power “TinyML” devices such as biomedical sensors, long-lifetime environmental sensors, and insect-sized pico-UAVs.

The rest of the paper is organized as follows: Section II discusses other works in the state-of-the-art related to this proposed work. Section III introduces the proposed SoC architecture. Section IV discusses the simulations we performed to evaluate the resilience of BNNs against SRAM errors. Section V details the experimental methodology used to evaluate the SoC and the results of the evaluation in terms of Bit Error Rate (BER), power and energy efficiency. Section VI draws conclusions.

II. RELATED WORK

Recently, there has been a strong push towards the deployment of sophisticated artificial intelligence (in particular DNNs) on tiny end-node architectures dedicated to the extreme edge of the IoT – fostering a fast-growing TinyML research community [24], which has explored the field from two converging directions. On the one hand, in the direction of shrinking DNN topology [25], reducing the amount [26] and numerical precision of network parameters [27], moving from floating point down to highly quantized numerical representations, e.g. 8 or 4 bits, and ultimately to BNNs [18]. On the other hand, edge computing platforms are supporting this trend by becoming more and more specialized to efficiently execute machine learning workloads [17], [28]. In this section, we focus on the latter research direction and describe research works related to the SoC proposed in this paper in a top-down fashion. We start from software-programmable architectures targeting the end-nodes of the IoT, go through specialized heterogeneous and error-resilient hardware architectures, and end with dedicated architectures for CNN inference exploiting extreme quantization and error resiliency.

A. IoT End-Node Architectures

A fundamental element of all IoT end-node architectures is software programmability, typically based on tiny micro-
controllers with ARM Cortex-M class processors. Significant commercial examples of such micro-systems have been proposed by all major embedded systems vendors such as TI [29], STMicroelectronics [30], NXP [31], and Ambiq [32]. These systems feature aggressive sleep-walking capabilities thanks to sub-10 µW deep-sleep modes leading to an extremely small average power. On the other hand, current research in IoT end-nodes is moving towards optimizing both active and sleep states exploiting near-threshold and sub-threshold operation. These techniques further improve the energy efficiency and reduce power consumption during computation [33], [34], [35], [36], [37]. Mr. Wolf [38] couples aggressive deep-sleep capabilities with an energy-proportional architecture, exceeding the computational capabilities of ULP microcontrollers by 2 orders of magnitude while offering a competitive energy efficiency also at low and sporadic workloads. This is achieved thanks to a heterogeneous parallel architecture composed of an always-on autonomous I/O subsystem, coupled with a parallel accelerator with 8 floating-point capable RISC-V cores. To target specific computation domains such as CNNs, some commercial architectures leverage lightweight SW acceleration and optimized DSP libraries to improve performance. A well-known example is that of CMSIS developed by ARM, a set of libraries to optimize DSP applications on Cortex-M architectures, and CMSIS-NN [39], tuned to the deployment of embedded neural networks. An extension to these libraries has been proposed by Rusci et al. [40] targeting highly quantized networks such as 4-bit, 2-bit and binarized networks [41].

However, due to their 32-bit nature, fully programmable solutions can only partially exploit the benefits of quantized NNs. While this approach significantly reduces the memory footprint of CNN, several additional operations are required to pack/unpack activation and weights to arithmetic formats suitable for software processing (e.g. 16-bit or 8-bit) [40], degrading performance and energy efficiency of inference. Modern microcontrollers introduced dedicated ISA extensions to efficiently perform sub-word, sub-byte and SIMD operations [42], [43], and mitigate such performance degradation.

To improve the overall efficiency of systems dedicated to NN acceleration, recent SoCs couple programmable processors with hardwired accelerators, in some cases exploiting low-precision functional units to exploit resiliency of CNNs to quantization. Intel presented an IoT edge mote integrating an x86 processor core accelerated by dedicated functional units for CNN cryptography workloads [44]. Conti et al. proposed Fulmine [28], a heterogeneous SoC coupling four general-purpose processors with a convolutional accelerator. While convolutional layers of CNNs run on the accelerator, other functions such as activations and pooling execute on the software processing cluster. GAP-8 [45] includes a specialized accelerator for convolutional neural networks supporting 16-bit precision for activations and 16-bit, 8-bit and 4-bit precision for weights, achieving up to 600 GMAC/s/W within 75 mW of power envelope. Another notable device is the low-power vision sensor node presented by Qualcomm Technologies [46], which performs end-to-end always-on visual detection tasks thanks to an ultra-low power QVGA CMOS sensor and a full digital processor subsystem integrated as a single device. Such architecture allows to perform video processing at the sensor edge in a 1 mW power envelope, exploiting low-resolution sensing, data sparsity and event-driven computing, ultimately outputting only meta-information when meaningful events are detected.

In this work we propose a near-threshold SoC joining the flexibility of a software programmable 32-bit RISC-V processor integrated into a state-of-the-art microcontroller featuring a rich set of peripherals, with the performance boost of a dedicated accelerator for BNN workloads, pushing quantization to the limit. On top of the flexibility and performance of this heterogeneous architecture, in this paper, we propose a heterogeneous memory architecture exploiting the error resiliency of BNN with respect to random errors in the memory system. To our best knowledge, the SoC described in this paper reports the lowest full system power for active operation and always-on BNN inference presented in industry or academia.

B. Heterogeneous and Error Resilient Memory Architectures

Optimizing the memory hierarchy is one of the main concerns in IoT end-nodes operating in near-threshold, since memory can be the dominant source of power consumption, potentially jeopardizing their energy efficiency [34], [47], [48]. While many approaches rely on the custom design of low-voltage memories [44], [49], which come with the associated area and power overheads (e.g. 8T or 10T bitcells, read and write assist circuits) [13], an emerging trend relies on approximate SRAMs, often joined with precision/performance tunability or heterogeneous memory architectures. Frustaci et al. [50] proposed an approximated SRAMs for error-tolerant applications, in which energy is saved at the cost of the occurrence of read/write errors by exploiting voltage scaling, selective error correction code (SECC), and selective write assist techniques (SNBB). Compared to the voltage scaling at iso-quality, the joint adoption of these techniques can provide more than $2 \times$ energy reduction at a negligible area penalty. Other works propose the adoption of emerging technologies to realize approximate memory cells, such as RRAM [51] and memristors [52].

Although all the aforementioned approaches are effective, they all require the design of custom SRAM banks (either approximated or not), they feature deep circuit-level optimizations, that cannot be easily integrated into automatic memory generators. Other approaches exploit heterogeneous memory architectures mixing standard SRAMs and latch-based Standard Cell Memories (SCM). While SRAMs can not be considered reliable at relatively high voltages (e.g. 0.8V in the technology considered in this work), SCMs can operate in the same operating range of the rest of the logic, typically much wider [15]. Tagliavini et al. [55], proposed an HW/SW methodology to design energy-efficient ULP systems which combine the key ideas of a hybrid memory design where part of the memory system is approximated and part is precise, with an error-aware allocation strategy. Similarly to this work, our approach leverages standard 6T-SRAM cells that can be realized with memory generators provided by silicon vendors, and SCM that can be implemented with standard semi-custom design flows relying on industrially qualified standard-cells for implementation. On the other hand, our work exploits
The resiliency of binarized neural networks, where the position of the flip-bit error within the words is irrelevant to the quality of the final result, making them a much more suitable candidate for approximate computing.

C. Dedicated Hardware Accelerators for DNNs and BNNs

Many dedicated hardware accelerators specifically designed to bring deep learning at an ultra-low power budget have been proposed. Most designs employ fixed-point representation for weights and activations (e.g., Orlando [54] achieving up to 2.9 TOP/s/W). Pruning and compression are popular techniques to further reduce the power budget [55]–[59].

Binary Neural Networks [18], [19] constitute a particularly interesting niche application due to their properties, as they can be trained to achieve similar results to full-precision counterparts [60] while keeping a smaller footprint, a more scalable structure and a higher resilience to errors, as further explored in Section II-A. FINN [61], was the first architecture capable of reaching more than 200 Gops/s/W on an FPGA. Many of the most recent efforts towards the deployment of BNNs on silicon, such as BRein [62], XNOR-POP [63], Conv-RAM [6], as well as the BTN accelerator proposed by Yin et al. [64], and the BNN accelerator presented by Wang et al. [65], and Khwa et al. [66] have achieved an energy efficiency in the range of 10-50 TOP/s/W using in-memory computing. Similar results have been claimed by more “traditional” ASICs such as UNPU [4] and XNORBIN [67]. Mixed-signal [5], and in-memory mixed-signal approaches [68]–[71] are able to achieve up to 10-100× higher efficiency, but paying a very significant cost in terms of design time, verification, and scalability to real systems. Yang et al. [23] exploits one such system in their work, where similarly to what we propose SRAM is aggressively voltage-scaled to achieve a power benefit.

Our own system exploits a similar technique to Yang’s, with the important distinction that their work is an extremely specialized ASIC, capable of executing a single BNN topology. Rather, our design is a complete and fully programmable IoT end node on the line of those discussed in Section II-A augmented with a very small hardware accelerator [72].

III. QUENTIN SoC

This section introduces the system architecture of Quentin SoC, focusing on the micro-architecture of the binarized neural network accelerator (XNE) and on the heterogeneous system architecture and its implementation strategy enabling the power/performance/precision tunable capabilities of the system. The architecture of Quentin is reported in Fig. 1.

A. System Architecture

The system in exam consists of an advanced microcontroller based on the open-source PULPissimo system[1] part of the Parallel Ultra-Low-Power (PULP) platform[2]. The SoC is built around a RISC-V processor (RISCY) [42] optimized for energy-efficient digital signal processing. The core’s pipeline features 4 stages, floating-point and it is fully compliant with the RV32IMFC ISA [73]. On top of the standard RISC-V ISA the processor features digital signal processing extensions targeting energy-efficient near-sensor data analytic. These extensions include hardware loops, the automatic increment of pointers accesses, bit manipulation instructions, fixed-point and packed single-instruction-multiple-data (SIMD) operations, andunaligned memory accesses.

The system features a full set of peripherals which include Quad-SPI (QSPI) supporting up to two external devices, I2C, 2x I2S, a parallel camera interface, UART, GPIOs, JTAG, and a DDR HyperBus interface to connect off-chip up to 64 Mbytes of external Dynamic RAM (DRAM) or FLASH memory, and a small ROM used to store the boot-code. An I/O DMA (µDMA [74]) autonomously manages data transfers through peripherals to minimize the workload of the processor. To improve the efficiency of the system and the flexibility of transfer from/to the peripherals each peripheral has a dedicated clock domain. Two Frequency Locked Loops (FLLs) adjust the frequency of the peripheral subsystem and core subsystem. Moreover, peripherals are equipped with clock dividers that allow fine-tuning the frequency of according to the desired bandwidth. This architecture allows to tune the performance of computation and IO transfers, minimizing the system-level power consumption for the desired performance target.

B. Hybrid Memory Architecture

The L2 memory of the proposed SoC, shown in the bottom part of Fig. 1 consists of a heterogeneous memory architecture designed to operate on a wide voltage range and to optimize access to the different regions of the memory depending on their purpose. From an architectural point of view, the memory is composed of two regions. The first one is a 64 KB private memory that can be used by Fabric Controller (FC) for storing its program, the stack, and other private data. This portion of the memory, connected to the interconnect through two ports (e.g. one for instructions and one for data), is typically

1https://github.com/pulp-platform/pulpissimo
2https://pulp-platform.org

Fig. 1: Quentin SoC Architecture. The core subsystem is highlighted in violet, the peripheral one in blue, and the memory one in green.
not shared with other initiators, hence it does not incur any kind of conflicts guaranteeing full bandwidth. The second portion, called L2 interleaved memory (Fig. 1), is composed of four 114 KB banks that can be accessed in parallel by the masters (i.e., pDMA [74], instruction, and data port) while minimizing the banking conflict probability thanks to the interleaved addressing scheme implemented by the interconnect. From a performance viewpoint, this memory organization enables transparent sharing of the L2, increasing by 4x the system memory bandwidth compared to the traditional single-port memory architecture typical of AHB-based MCUs [30], without the use of power-hungry dual-port memories.

Both memory regions described above are heterogeneous also from the memory technology point of view, being implemented as a hybrid mix of SRAM and standard-cell based memory cuts (SCM). The SCMs are based on the architecture described in [75]. Each of the interleaved banks has 112 KB of SRAM and 2 KB of SCM, while the private banks have 8 KB of SCM as shown in Figure 1 while the rest is implemented as SRAM. The SCM portion of the private bank is implemented as a 3-read 2-write ports register file: two of the read ports and one of the write ports are dedicated to the data and instructions interfaces of the RISC-V core while one read and one write ports are used by the interconnect arbiter for any other master node of the system. Despite the intrinsic flexibility of synthesizable IPs that make them more suitable to implement multi-port cuts, one of the main advantages of latch-based memories is the capability, empirically proven in this work, to operate reliably in a much wider supply voltage range than SRAMs. Moreover, they feature significantly smaller read and write energy with respect to traditional SRAMs, up to 4x depending on the configuration (i.e. leakage dominated vs. dynamic dominated) [75]. On the other hand, they pay a significant area overhead with respect to SRAMs, that makes them suitable only for implementing very small memory regions, usually in the orders of few kB [75].

C. XNOR Neural Engine and BNN Execution Model

To execute with high performance and energy efficiency binary neural networks, the Quentin SoC also contains a dedicated hardware accelerator called XNOR Neural Engine (XNE) [72]. The XNE is connected as a master to the interleaved L2 memory. It has four ports, for an overall memory bandwidth of 128 bits per cycle. All the configuration registers are memory-mapped and accessible by the core. The XNE can execute both convolutional and fully connected layers, autonomously from the core, once all data reside in L2.

Figure 2 schematizes the internal architecture of the XNE. It is divided in a control submodule responsible of receiving jobs from the core; a streamer submodule translating internal data streams into actual memory transfers on the memory interconnect towards L2; and a datapath that performs binary matrix-vector product. The controller includes a memory-mapped slave interface to a configuration register file, a controller finite-state machine and a small microcoded loop that is used to implement the following BNN layer execution pattern.

An input buffer is loaded with a stationary set of 128 input feature bits, with each bit representing a different input channel (0 represents a ‘-1’ value, 1 a ‘+1’ value). The stationary input is multiplied with 128 bits of weights that are dynamically streamed in each cycle, using 128 parallel XNOR gates. The XNOR gates are followed by a 128-way reduction tree that performs a POPCOUNT operation. Overall, the XNOR & POPCOUNT unit performs a full 128x128 binary matrix-vector product in 128 cycles, which is used to implement the innermost loops of a convolutional or linear BNN layer. To implement the outer loops, popcount outputs are accumulated in a set of 128 registers (one per output channel) of 16-bit each. After the accumulation is completed, the accumulated values are activated and binarized by comparing them with a set of 8-bit activation thresholds that are streamed in from memory and left-shifted by a configurable amount to be comparable with the 16-bit accumulators. The execution is iterated as specified by the microcoded loop to implement a
full BNN layer; if the granularity of the layer is smaller than 128 input or output channels, the datapath can be configured accordingly. Figure 2b describes the full execution schedule as pseudo-Python code; we refer to Conti et al. [72] for further detail.

Since the XNE operates at the granularity of a single BNN layer, the execution of a full network relies also on the operation of two other modules in the SoC: the RI5CY core, operating as a lightweight controller; and the UDMA engine, which is used to load inputs from I/O. While the Quentin SoC is designed with the capability to access an external IoT DRAM if necessary, in this work we focus on the execution of relatively small, fully on-chip BNNs, which can be run within an ultra-low power budget by means of aggressive voltage scaling and access I/O exclusively to fetch input frames. Figure 3 shows the execution profile of an example four-layer BNN, along with the C runtime code that is used to run it. Runtime API calls wrap the memory-mapped control interfaces that both the UDMA and the XNE expose to configure them; therefore control is realized with fully compliant ANSI C code using regular load/store operations and requires no extension to the RISC-V ISA. In the runtime code, _udma_get_input_ API calls are synchronous and _xne_run_ asynchronous, with an explicit _xne_wait_ bringing RI5CY to sleep.

### D. Chip Implementation

Figure 4 shows the floorplan of the Quentin SoC, while Table I summarizes its main features. The SoC was implemented in 22nm FD-SOI technology using a flip-well (LVT) standard cell library. The design was synthesized with Synopsys Design Compiler 2016.12, while Place & Route was performed with Cadence Innovus 16.10. Fig. 6 shows a micrograph of the Quentin SoC.

The floorplan area of the SoC is 2.31 mm\(^2\) and its effective area is 1.22 mm\(^2\) (6154KGE). Its main modules are highlighted in Figure 4. The two largest components of the SoC are the SRAM banks of the L2 memory subsystem (i.e., 504 kB), and by the 16 kB of SCM banks. Although the latch based implementation features approximately a 10X area overhead compared to approaches based exclusively on SRAMs (Table II, Fig. 5), it allows major energy savings [75], and it enables more flexible power management strategies that can be played

![Fig. 6: Quentin SoC chip micrograph.](image-url)

### TABLE I: Quentin SoC features.

| Feature                  | Technology | CMOS 22nm FD-SOI |
|--------------------------|------------|-----------------|
| Chip Area                |            | 2.3mm\(^2\)    |
| Memory Transistors       |            | 520 kbytes      |
| Equivalent Gates (NAND2) |            | 1.8 Mgates      |
| Voltage Range            |            | 0.42 V – 0.8 V  |
| Body Bias Range          |            | 0.00 V – 1.4 V  |
| Frequency Range          |            | 32 kHz – 670 MHz|
| Frequency Range (with FBB)|          | 32 kHz – 938 MHz|
| Power Range              |            | 300 µW – 10.4 mW |
| Power Range (with FBB)   |            | 300 µW – 66.2 mW |
at the system level. For example, SRAMs and SMCs can be independently power-gated. Additionally, on SCMs, it is possible to scale the operating voltage more aggressively than for SRAM. Our tests reported no errors when the supply voltage on the SCMs is scaled down to 0.42V; contrarily, errors on SRAMs become appreciable already at 0.575V (section V), limiting the voltage scaling capability of the system.

To exploit both the energy advantage of SCMs and area density advantage of SRAMs, and to enhance the power/performance/precision tuning capabilities of Quentin, the chip was implemented as a multi-power-domain system. The SRAM cuts have separate power connections from the rest of the logic for both periphery and array, as shown in Figure 7. This configuration allows us to independently tune the supply voltage of logic circuits, memory arrays, and memory periphery. Moreover, it allows the system to operate in an ultra-low-power, highly voltage-scaled mode using only the 16 KB SCMs memories, and to shut down the SRAM via an off-chip power switch.

IV. BNN ERROR RESILIENCE ANALYSIS

As argued in Section I, BNNs have been shown to be partially resilient to high error rates. For example, Yang et al. [23] use a statistical model to quantify the accuracy drop of a BNN in an application-specific architecture, reporting ~5% of accuracy loss with respect to the nominal accuracy under a bit error rate of $10^{-4}$. In this section, we evaluate the final classification accuracy of different pre-trained BNN topologies under multiple SRAM BER conditions. The goal of our analysis is to exploit the BNNs error resilience to enable major energy efficiency on SoC architectures featuring heterogeneous memory subsystems. Our results are silicon-proven on the Quentin chip. We performed our analysis on the CIFAR-10 classification data set.

The BER reported in our experiments refers to data being fetched from the SRAM. In Quentin, the source where XNE fetches and stores binary data (i.e. weights, activations and partial results of internal BNN layers) is not fixed at design time. As described in Section III, this data can be resident in either the interleaved SCM or SRAM memories; the XNE accelerator always holds partial sums inside its accumulation buffer; only fully binarized outputs are stored back to the shared memory.

In this scenario, we identified three potential sources of errors affecting the final BNN classification accuracy: i) weights reading ii) input features reading iii) activations storage. In our experiments, the XNE data-flow partial results are not affected by errors, as they are held inside the local buffer of the accelerator. Additionally, output activations are binarized by comparing the final accumulation value $y$ with a safe 8-bit threshold value $\tau$, which is stored in the error-free SCM memory. Input features, weights, and activations reside in the SRAM, potentially corrupted by errors.

To evaluate the accuracy loss when data are corrupted by a certain BER, we performed a set of simulations using the PyTorch 1.0.1 framework. We targeted a set of pre-trained networks on CIFAR-10 based on Hubara’s implementation [19]. We added uniformly distributed errors to input, weights, and activations of all layers of the network according to the target BER values to evaluate. We tested the noisy BNNs on the test set of the CIFAR-10 data-set. The networks have not been retrained to compensate for the additional noise injected during the simulation. This exploration ultimately allows evaluating the overall effect, in terms of final classification accuracy, of an aggressive voltage scaling performed on the SRAM. In other words, the SRAM supply voltage change can be performed dynamically, depending on the tolerable quality-of-results drop of a target application. In our experiments, we also explored the case where errors were occurring with recurring patterns. In this scenario, we did not observe any significant difference in the final classification accuracy with respect to the case where errors were uniformly distributed.

Fig. 8 shows the results in terms of classification accuracy versus the BER. The classification accuracy of each network is reported as an average over 100 randomized experiments over the CIFAR-10 test set; the standard deviation of the results over this sample is always less than 1% of the reported value. We report results on Hubara’s topology, as well as on a network inspired by the one proposed by Yang et al. We also report results on our topology, similar to Hubara’s [19] but fit to be deployable on the Quentin SoC. Figure 8 shows the topology of this latter network, which we called micro-VGG (uVGG). Table III reports the salient characteristics of these networks. For what concerns the network proposed by Yang et al. [23], we were not able to reproduce the exact training setup. Our PyTorch implementation, on which our

---

[Fig. 8: $uVGG$ BNN topology.](https://github.com/itayhubara/BinaryNet.pytorch)
experimental results are based, achieves significantly lower accuracy results than what Yang et al. [23] report (78.6% instead of 85%).

In the remainder of the paper, we focused on our proposed network, which can tolerate a BER of $10^{-4}$ with negligible accuracy drop (<4%) and a BER of $10^{-3}$ with an accuracy drop of 7%, while fitting perfectly in the SRAM of the Quentin SoC.

V. EXPERIMENTAL RESULTS

In this section, we describe the results of experiments that allowed us to correlate the SRAM supply voltage scaling to the classification accuracy of the uVGG BNN presented in Section IV. As a first step, we evaluated the level of noise that could potentially corrupt the data stored in the SRAM by measuring how the Bit Error Rate (BER) correlates with the memory array and peripheral voltage supplies. As a second experiment, we measured the current drained by each power domain of the SoC to extract the power consumption. The power contribution reported in this section refers to the independent power rails described in Fig 4. Finally, we computed the energy efficiency of the SoC and evaluated the power saving when the supply voltage of the SRAM is scaled and the quality-of-results (i.e. top-1 network accuracy) is degraded by less than 1%.

A. Experimental setup

All the measurements related to SRAM BER evaluation and power domains power consumption have been performed using an Advantest SoC hp93000 integrated circuit testing device. Supply voltages have been precisely regulated utilizing dedicated hp93000 power supply device channels. Power measurements have been performed using current measurement channels integrated into the hp93000 device and connected in series to the voltage supply channels.

BER experimental data have been obtained by running a self-test C application on the RISCY microprocessor executing from the private SCM of the core, which is error-free in all operating points tested. We loaded the test program into the SCM through the SoC internal debug interface via a standard JTAG interface driven by the hp93000 digital channels. Fig 10 shows the block diagram of the experimental setup.

B. Bit Error Rate analysis

Measuring Bit Error Rates from outside, i.e. directly from the tester equipment, requires a very large testing time. In our tests, we observed that the number of bits to observe to detect a single-bit memory failure can be in the order of $10^9$ or higher, e.g. for SRAM operating at nominal supply voltage conditions. Additionally, to acquire relevant statistics on memory errors, tests have to be repeated many times. To reduce the number of pads dedicated to SoC debug subsystems, modern microcontrollers often employ serial debug interfaces connected to a shared bus. Therefore, accessing the memory locations through a serial JTAG debug interface designed for reliability rather than for high speed, could be a severe limitation for the execution of tests targeting BER measurement. In our tests, we estimated that a single BER measurement point is acquired in several 10th of minutes, assuming to test 448kB of tests, we observed that the number of bits to observe to detect a factor of approximately 100X.

To issue memory transactions to the SRAM, and observe errors on the bits, our self-test application runs directly on the RISCY core of the SoC, which operates at the highest reliable frequency for each condition. Pseudo-random test patterns are generated by the core using a lightweight 32 bits Linear Feedback Shift Register (LFSR) implemented in C code. The test application sequentially covers the entire SRAM shared address space. Errors are counted by comparing, bit-wise, the data read at each memory location with the ground-truth value generated by the LFSR generator using the same initial seed. At each supply voltage point, the test is repeated in a loop to have a reliable measurement of the BER. Note that this approach could generate artifacts in the error statistics when a memory location is filled in successive iterations with the

| BNN topology | Nominal accuracy | Mem. footprint |
|--------------|-----------------|----------------|
| Based on Yang et al. [23] | 78.6% | 319 kB |
| Hubara et al. [19] | 90.9 | 4545 kB |
| uVGG | 85.6% | 312 kB |

* Including both activations and weights.

TABLE III: Parameters of BNNs used in the resilience experiment.

Fig. 9: BNN resilience versus bit-error rate.

Fig. 10: High level block diagram of the experimental setup.
same test vector; to avoid this problem, and to make our measurement more robust, the software LFSR uses a different seed to generate test data at each new iteration.

In our tests, we measured only the BER related to SRAM banks. SCM, which is hosted by the same power domain as the circuit logic, was reserved for storing the core instructions of the self-test application and test results (i.e. the number of errors). Note that the storage of the software instruction on an error-free memory space is mandatory for the application to be able to run. In SoCs featuring single-power-domain memory subsystems (i.e. not having the possibility to store core instructions in a separate error-free memory), SRAM errors could affect also core instructions – making aggressive voltage scaling infeasible, as a single corrupted bit on a core instruction could cause errors in the core control flow, making the entire SoC entering unpredictable states, and ultimately the system to fail. For each operating point in our experiments, we performed 1800 on-chip test runs, writing 448kB at each iteration.

Fig. 11 reports the BER at each SoC operating voltage. By construction, our test could not observe more than $8 \times 10^8$ bits. Therefore, the reciprocal of this value represents the lower bound of the on-chip test application, i.e. $1.25 \times 10^{-8}$. The results of the BER analysis versus the supply voltage are reported in Fig. 11. When the supply voltage is higher than 0.6 V, no BER is observable by our tests.

Below a supply voltage of 0.6 V, as expected, we observed a BER increasing with the memory supply voltage decrease, reaching a BER of $10^{-2}$ at the lowest supply voltage point where the memory was still accessible. The BER measurements confirm that SRAM supply voltage can be scaled at the cost of a higher number of errors, noise-tolerant applications can be deployed on Quentin SoC and there is enough margin for trading off the amount of noise injected on the data and the potential energy efficiency gain deriving from the voltage scaling.

### C. Power and energy consumption

In this section, we discuss results related to the power and energy consumption of the SoC. These measurements, together with the evaluation of the maximum operating frequency, which is reported in Fig. 12, allow evaluating the overall energy efficiency of the system. The critical path of the system is in the paths going from the core to the memory system. Power measurements were performed during the execution of a test application on the Quentin SoC. To precisely control the supply voltages and clock frequencies of the SoC, therefore to measure the energy consumption of individual SoC power domains with enough accuracy, all the measurements were performed on the Advantest SoC IC tester mentioned in V-A.

The application we used as a benchmark was designed to emulate realistic working conditions, using the XNE accelerator over a randomized pattern of bits. By using a synthetic uniformly distributed and uncorrelated set of binary inputs, we maximized the switching activity both on the XNE input circuitry and the XNOR-based datapath, practically obtaining a worst-case power consumption. The main application is executed by the core while the BNN layer output computation is accelerated by the XNE; while the accelerator is active, the core is in clock-gating and it wakens up at the end of each XNE job. Instruction code was stored in the error-free SCM,

| OP mode | $V_{dd_{ma/mp/quentin}}$ | Freq.   |
|---------|--------------------------|---------|
| Nominal | 0.8V                     | 565 MHz |
| HEFF    | 0.5V                     | 145 MHz |
| ULP     | 0.42V                    | 18 MHz  |

| Weights | Activation thresholds | Input features | Output features | Instructions and Stack |
|---------|-----------------------|----------------|----------------|-----------------------|
| SRAM    | SCM                   | SCM            | SRAM           | SCM                   |
| SCM Exec.| SCM                  | SCM            | SCM            | SCM                   |

**TABLE IV**: Supply voltage range of Memory Array (MA), Memory Periphery (MP) and Quentin power domains at Nominal, High Efficiency (HEFF) and Ultra-Low Power (ULP) modes.

**TABLE V**: Network parameters and core instruction memory storage.
supplied at the same voltage as the core. Data (i.e. binary weights, activation, and partial results) were stored in the error-prone SRAM supplied at the scaled voltage, except for critical 8-bit threshold data which is stored in the interleaved SCM. Table [V] reports more details on how data are stored in memory.

The measurements reported in this section refer to three relevant operating conditions of the SoC. The nominal operating point (namely Nominal) refers to a supply voltage of 0.8 V. This is the operating point for which we performed the Static Timing Analysis (STA). The High Efficiency (HEFF) point is the operating condition at which the chip reported the highest energy efficiency. The Ultra-Low Power (ULP) point is the operating condition where the chip reported the minimum power consumption. Table [V] provides more details about those three points.

Fig.13 reports the power consumption breakdown of the Quentin SoC. We measured contributions from the three power domains by observing the total current drained from the power supply by each power domain. We performed all power measurements at three different frequencies (fmax, fmax/2, 10 MHz) and used a simple least squares model to detect static and dynamic power. As shown by the plot in Fig.13, in ULP mode (i.e. at a supply voltage of 0.42 V), leakage power dominates the dynamic power. In this operating point, the SoC reliably works at its lowest power consumption, 674 μW, yet achieving a sustainable frequency of 18 MHz, and energy efficiency of 6.2 Tops/s/W, which is not lower than the one reported at the nominal operating condition. In ULP mode, the leakage power contributes to approximately 80% of the total power consumption. In this operating point, Quentin can perform 15.4 Inference/s, reaching an energy efficiency of 22.8 Inference/s/mW. When compared to the execution of the same workload on the embedded RISCY core, hardware-accelerated execution achieves 21.6× better energy efficiency in the Nominal operating point (167 fJ/op using the XNE, 3.6 pJ/op performing it in software at VDD=0.8V): whereas the overall power consumption drops when using the core, the performance achieved is significantly lower (6.6 op/cycle) [41]. Note that the software baseline used as a comparison represents already a significant improvement (more than 10X) to the performance reported by leading microcontroller architecture (e.g. arm cortexM4).

Overall, we observed that the biggest leakage contribution originates from the SRAM arrays, which are working 380 mV below the nominal specifications. In HEFF mode (i.e. at a supply voltage of 0.5 V), the SoC can sustain a clock frequency of 145 MHz, consuming 2.5 mW. In this operating point, we report the highest energy efficiency achieved by the system, i.e. 12.7 Tops/s/W (49.2 Inference/s/mW). In HEFF operating mode, the leakage represents 32% of the total power consumption. Fig.12 reports the SoC maximum frequency operating point, i.e. 12.7 Tops/s/W (49.2 Inference/s/mW). In HEFF operating mode, the leakage represents 32% of the total power consumption. Fig.12 reports the SoC maximum frequency used for the energy efficiency computation. Other relevant measurement points covering the entire operating range are reported in Table [V].

Fig.14 shows the energy per binary operation when the SoC is executing either from SCMs only or SCMs plus SRAMs; The absolute lowest energy per binary operation is 76 fJ OP, which is achieved at 0.46 V when executing from SCM only. Note that to execute a full neural network from SCM only is unrealistic since those memories are generally too small because of the low area density. The lowest energy per operation achievable when executing from SCMs and SRAMs is 78 fJ OP, and is reached at 0.5 V. Overall, this plot demonstrates that our approach allows achieving comparable energy per operations both on SCMs and SRAMs. The aggressive voltage scaling performed in our experiments, together with a carefully crafted memory partition, significantly improves the energy efficiency when executing from dense SRAMs, ultimately relaxing the memory constraints for error-resilient applications deployment. The energy per operation reached at 0.5 V represents an improvement of 2.2X compared to the energy per operation measured at nominal condition 170 fJ.

Table [V] compares our work to BNN accelerator implementations that, similarly to our case, exploit BNN error-resilience to maximize energy efficiency. To our best knowledge, this work represents the first complete general purpose microcon-
a BNN.

on the quality of the result, i.e. the classification accuracy of 170 fJ OP (from constraints, the energy efficiency can be improved by 2.2X performance (e.g. in terms of inference per second) is not a critical any accuracy loss. Thereby, we can conclude that, if perfor-

troller architecture capable to exploit a heterogeneous memory hierarchy to execute error-resilient applications at the highest achievable energy efficiency.

D. Power accuracy tradeoff

From the analysis discussed in the previous section, we concluded that the final classification accuracy can be traded in spite of higher energy efficiency or lower power. Fig 15 shows the accuracy loss versus the supply voltage on both memories and core logic. Fig 16 reports the accuracy loss versus the power consumption reduction enabled by the aforementioned supply voltage scaling.

When the SoC operates in HEFF mode, we did not observe any accuracy loss. Thereby, we can conclude that, if performance (e.g. in terms of inference per second) is not a critical constraints, the energy efficiency can be improved by 2.2X (from 170 fJ OP to 78 fJ OP) without any appreciable penalty on the quality of the result, i.e. the classification accuracy of a BNN.

Furthermore, if a small classification accuracy loss can be tolerated by the application, smaller than 1% in our analysis on typical target network topologies, the power consumption can be further pushed down, reducing it by 3.7X with respect to the HEFF operating mode. In this operating condition, the energy efficiency degrades compared to the HEFF operating point. This is caused by the fact that the total power consumption becomes leakage dominated as the supply voltage is reduced (Fig 13). Thereby, the performance reduction caused by the voltage scaling is not followed by a proportional power reduction. The ULP mode, where the chip consumes 674 µW, is suitable for always-on operating scenarios, or IoT end-node with an expected lifetime in the order of months or years, as well as applications where the peak power dissipation is a critical concern (e.g. implantable devices).

| Name       | Technology | Core area [mm²] | Power [mW] | Energy eff. [TOP/s/W] | On-chip memory [KByte] | Peak perf. [GOP/s] | Type            | BNN              |
|------------|------------|-----------------|------------|-----------------------|------------------------|-------------------|------------------|------------------|
| BRein      | 65nm Digital | 3.9             | 600        | 6                     | -                      | 1380              | DNN ASIC        | Configurable     |
| UNPU       | 65nm Digital | 16              | 7.37       | 51                    | 256                    | 7372              | DNN ASIC        | Configurable     |
| Bankman et al. | 28nm (Mixed signal) | 4.84          | 0.094      | 772                   | 329                    | 72                | DNN ASIC        | Fixed topology   |
| BinarEye   | 28nm Digital | 1.4             | 2.2        | 230                   | 328                    | 90                | DNN ASIC        | Configurable     |
| Yin et al. | 28nm Digital | 4.8             | 3.4-20.8   | 765                   | 224                    | 3270              | DNN ASIC        | Configurable     |
| This work (0.8V) | 22nm (Digital) | 2.3             | 21.6a      | 5.98a/14b             | 520                    | 129a              | Heterog. SoC core + periph + mem + BNN acc. | SW defined |
| This work (0.8V) SW Impl. | 22nm (Digital) | 16a            | 0.276a     | 3.73b                 | 33a                    | 4a                |                  |                  |
| This work (0.5V) | 28nm (Digital) | 2.52a          | 13a/23.9b  |                      |                        |                    |                  |                  |
| This work (0.42V) | 28nm (Digital) | 0.674a         | 6.2a/14b   |                      |                        |                    |                  |                  |

TABLE VI: Comparison of silicon-proven Application-Specific ICs for Binary Neural Networks.

Fig. 15: SoC supply voltage / Accuracy tradeoff.

Fig. 16: Power accuracy tradeoff evaluation for the uVGG BNN topology.
In this paper, we presented a strategy to maximize energy efficiency in complex heterogeneous SoC. Our results demonstrated how to trade-off the energy consumption of an FDX 22nm SoC with the final classification accuracy of Binary Neural Networks, executed on a dedicated hardware accelerator. The proposed approach exploits the intrinsic noise robustness of BNN, i.e. the fact that a significant amount of noise on network parameters, quantified in terms of BER, marginally degrades the final classification accuracy. Our measurements show that to a wise L2 memory partitioning, the system can operate reliably at very low voltages (i.e. down to 0.42 V).

Therefore, we show that by over scaling the supply voltage of the SRAMs of the SoC significantly below the nominal specifications, the energy per binary operation can be reduced by a factor of 2.2X compared to the nominal supply voltage. In this voltage over-scaled regime, we demonstrate that the reported energy efficiency gain does not affect the end-to-end classification accuracy of the BNN when the voltage is scaled down to 0.5 V. Additionally, we show that, if a small penalty on the final classification accuracy is tolerable, e.g. within 1%, the SoC can be operated in an ultra-low power mode, further reducing the overall power consumption (674 µW at 18 MHz, 0.42 V) without exceeding the energy consumption per binary operation shown at nominal operating conditions.

VII. ACKNOWLEDGEMENT

This work was supported by the European H2020 FET project OPRECOMP (g.a. 732631)

REFERENCES

[1] H. Greenspan, B. van Ginneken, and R. M. Summers, “Guest Editorial: Deep Learning in Medical Imaging: Overview and Future Promise of an Exciting New Technique,” IEEE Transactions on Medical Imaging, vol. 35, no. 5, pp. 1153–1159, May 2016.

[2] D. Palossi, A. Loquercio, F. Conti, E. Flamand, and L. Benini, “A 64mW DNN-based Visual Navigation Engine for Autonomous Nano-Drones,” IEEE Internet of Things Journal, vol. 6, no. 5, pp. 8357–8371, Oct. 2019.

[3] M. Manic, K. Amarasinghe, J. J. Rodriguez-Andina, and C. Rieger, “Intelligent Buildings of the Future: Cyberaware, Deep Learning Powered, and Human Interacting,” IEEE Industrial Electronics Magazine, vol. 10, no. 4, pp. 32–49, Dec. 2016.

[4] J. Lee, C. Kim, S. Kang, D. Shin, S. Kim, and H. Yoo, “UNPU: An Energy-Efficient Deep Neural Network Accelerator With Fully Variable Weight Bit Precision,” IEEE Journal of Solid-State Circuits, vol. 54, no. 1, pp. 173–185, Jan 2019.

[5] D. Bankman, L. Yang, B. Moons, M. Verhelst, and B. Murmann, “An Always-On 3.8µJ/86% CIFAR-10 Mixed-Signal Binary CNN Processor with All Memory on Chip in 28nm CMOS,” in Proceedings of 2018 IEEE International Solid-State Circuits Conference.

[6] A. Biswas and A. P. Chandrakasan, “Conv-RAM: An Energy-Efficient SRAM with Embedded Convolution Computation for Low-Power CNN-Based Machine Learning Applications,” in Proceedings of 2018 IEEE International Solid-State Circuits Conference.

[7] A. A. Bahou, G. Karunaratne, R. Andri, L. Cavigelli, and L. Benini, “XNORBIN: A 95 TOPs/W Hardware Accelerator for Binary Convolutional Neural Networks,” arXiv:1803.05849 [cs], Mar. 2018.

[8] E. Flamand, D. Rossi, F. Conti, L. Loi, A. Pullini, F. Rotenberg, and L. Benini, “GAP-S: A RISC-V SoC for AI at the Edge of the IoT,” in 2018 IEEE 29th International Conference on Application-Specific Systems, Architectures and Processors (ASPAC). Milano, Italy: IEEE, Jul. 2018, pp. 1–4.

[9] X. Xu, Y. Ding, S. X. Hu, M. Niemier, J. Cong, Y. Hu, and Y. Shi, “Scaling for edge inference of deep neural networks,” Nature Electronics, vol. 1, no. 4, pp. 216–222, Apr. 2018.

[10] S. Sharify, A. D. Lascorz, K. Siu, P. Judd, and A. Moshovos, “Loom: Exploiting Weight and Activation Precisions to Accelerate Convolutional Neural Networks,” in Proceedings of the 55th Annual Design Automation Conference, ser. DAC ’18. New York, NY, USA: ACM, 2018, pp. 20:1–20:6.

[11] Y. H. Chen, T. Krishna, J. S. Emer, and V. Sze, “Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks,” IEEE Journal of Solid-State Circuits, vol. 52, no. 1, pp. 127–138, Jan. 2017.

[12] R. G. Dreslinski, M. Wieckowski, D. Blauw, D. Sylvester, and T. Mudge, “Near-threshold computing: Reclaiming moore’s law through energy efficient integrated circuits,” Proceedings of the IEEE, vol. 98, no. 2, pp. 253–266, Feb 2010.

[13] N. Verma and A. P. Chandrakasan, “A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy,” in 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Feb. 2007, pp. 328–406.

[14] N. Verma and A. P. Chandrakasan, “A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy,” IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 141–149, Jan 2008.

[15] A. Tenem, D. Rossi, F. Meinerzhagen, L. Benini, and A. Burg, “Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI,” in Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific, Jan. 2015, pp. 81–86.

[16] D. Esposito, A. G. M. Strollo, and M. Alioto, “Power-precision scalable latch memories,” pp. 1–4, May 2017.

[17] V. Sze, Y.-H. Chen, T.-J. Yang, and J. Emer, “Efficient Processing of Deep Neural Networks: A Tutorial and Survey,” arXiv:1703.09039 [cs], Mar. 2017.

[18] M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, “XNOR-Net: Scaling for edge inference of deep neural networks,” Nature Electronics, vol. 1, no. 4, pp. 216–222, Apr. 2018.

[19] I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio, “Quantized Neural Networks: Training Neural Networks with Low Precision Weights and Activations,” arXiv:1609.07061 [cs], Sep. 2016.

[20] I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio, “Binarized neural networks,” in Advances in Neural Information Processing Systems 29, D. D. Lee, M. Sugiyama, U. V. Luxburg, I. Guyon, and R. Garnett, Eds. Curran Associates, Inc., 2016, pp. 4107–4115. [Online]. Available: http://papers.nips.cc/paper/6573-binarized-neural-networks.pdf
A. Garofalo, M. Rusci, F. Conti, D. Rossi, and L. Benini, “Optimizing Interarchical Cascaded Processing,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 8, no. 4, pp. 884–894, Dec 2018.

L. Yang, D. Bankman, B. Moons, M. Verhelst, and B. Murmann, “Bit Error Tolerance of a CIFAR-10 Binarized Convolutional Neural Network Processor,” in Proceedings - IEEE International Symposium on Circuits and Systems, 2018.

“tinyML Summit,” https://tinymlsummit.org/.

S. Daniel and W. Pete, TinyML. O’Reilly Media, Inc., 2019.

S. Han, J. Pool, J. Tran, and W. Dally, “Learning bothWeights and Connections for Efficient Neural Networks,” in Advances in Neural Information Processing Systems, 2015, pp. 1135–1143.

T. Karnik, D. Kurian, P. Aseron, R. Dorrance, E. Alpman, A. Nicoara, R. Popov, L. Azarenkov, M. Moiseev, L. Zhao, S. Ghosh, R. Miosocki, A. Gupta, M. Akhiia, S. Muthukumar, S. Bhardari, Y. Satish, K. Jain, R. Flory, C. Kanthapanit, E. Quijano, S. R. Jackson, H. Luo, S. Kim, V. Vaidya, A. Elsherbeni, R. Liu, F. Sheikh, O. Tickoo, I. Klotchkov, M. Corradi, S. Sinrivan, Y. Hosokate, H. Wang, and V. De, “A cm-scale self-powered intelligent and secure IoT edge mote featuring an ultra-low-power SoC in 14nm tri-gate CMOS,” in 2018 IEEE International Solid-State Circuits Conference - (ISSCC), Feb 2018, pp. 46–48.

E. Flamand, D. Rossi, F. Conti, I. Loi, A. Pullini, F. Rotenberg, and L. Benini, “Gap-8: A risc-v soc for ai at the edge of the iot,” in 2018 IEEE 29th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), July 2018, pp. 1–4.

R. Sivalingham, E. Park, and E. Gousev, “Ultra-Low Power Always-On Computer Vision,” https://rebootingcomputing.ieee.org/images/files/pdf/iccvt-2019_rebooting-computing-paper.pdf.

P. D. Schiavone, D. Rossi, A. Pullini, A. D. Mauro, F. Conti, and L. Benini, “Quantized NNs as the Definitive Solution for Inference on Low-Power TinyML,” in 2019 IEEE International Solid-State Circuits Conference (ISSCC), Feb 2019, pp. 138–140.

X. Lin, C. Zhao, and W. Pan, “Towards Accurate Binary Convolutional Neural Network,” in Advances in Neural Information Processing Systems 30, I. Guyon, U. V. Luxburg, S. Bengio, H. Wallach, R. Fergus, K. Q. Weinberger, and R. Garnett, Eds. Curran Associates, Inc., 2017, pp. 6086–6094.

B. H. Calhoun and A. P. Chandrakasan, “A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation,” IEEE Journal of Solid-State Circuits, vol. 53, no. 3, pp. 680–688, March 2018.

F. Frustaci, M. Khayatzadeh, D. Blauw, D. Sylvestre, and M. Alioto, “SRAM for Error-Tolerant Applications With Dynamic Energy-Quality Management in 28 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 50, no. 5, pp. 1310–1323, May 2015.

B. Li, P. Gu, Y. Shan, Y. Wang, Y. Chen, and H. Yang, “RRAM-Based Analog Approximate Computing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 12, pp. 1905–1917, Dec 2015.

B. Li, Y. Shan, M. Hu, Y. Wang, Y. Chen, and H. Yang, “Memristor-based approximated computation,” in International Symposium on Low Power Electronics and Design (ISLPED), Sep. 2013, pp. 242–247.

G. Tagliavini, D. Rossi, A. Marongiu, and L. Benini, “Synergistic Architecture and Programming Model Support for Approximate Micropower Computing,” in VLSI (ISVLSI), 2015 IEEE Computer Society Annual Symposium On. IEEE, 2015, pp. 280–285.

B. Moons and M. Verhelst, “An Energy-Efficient Precision-Scalable ConvNet Processor in 40-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 52, no. 4, pp. 1902–1917, Apr. 2017.

A. Sill, H. Mostafa, E. Calabrese, A. Rios-Navarro, R. Tapiador-Morales, I. A. Lungu, M. B. Milde, F. Corradi, A. Linares-Barranco, S. C. Liu, and T. Delbrück, “NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps,” IEEE Transactions on Neural Networks and Learning Systems, 2018.

S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M. A. Horowitz, and W. J. Dally, “EIE: Efficient Inference Engine on Compressed Deep Neural Networks,” Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016, vol. 16, pp. 243–254, 2016.

Z. Yuan, J. Yue, H. Yang, Z. Wang, J. Li, Y. Yang, Q. Guo, X. Li, M. Hu, and Y. Chen, “RRAM-Based Analog Approximate Computing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 12, pp. 1905–1917, Dec 2015.

M. Desoli, N. Chawla, T. Boesch, S. P. Singh, E. Guidetti, F. De Ambroggi, T. Majo, P. Zambotti, M. Ayodhwyasi, H. Singh, and N. Patwardhan, “A 2.9TOPS/W deep convolutional neural network SoC in FD-SOI 28nm for intelligent embedded systems,” Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 60, pp. 238–239, 2017.

B. Moons and M. Verhelst, “An Energy-Efficient Precision-Scalable ConvNet Processor in 40-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 52, no. 4, pp. 1902–1917, Apr. 2017.

A. Aimar, H. Mostafa, E. Calabrese, A. Rios-Navarro, R. Tapiador-Morales, I. A. Lungu, M. B. Milde, F. Corradi, A. Linares-Barranco, S. C. Liu, and T. Delbrück, “NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps,” IEEE Transactions on Neural Networks and Learning Systems, 2018.

B. Moons and M. Verhelst, “An Energy-Efficient Precision-Scalable ConvNet Processor in 40-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 52, no. 4, pp. 1902–1917, Apr. 2017.
S. Vishwanathan, and R. Garnett, Eds. Curran Associates, Inc., 2017, pp. 345–353.

[61] Y. Unruoglu, N. J. Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre, and K. Vissers, “FINN: A Framework for Fast, Scalable Binarized Neural Network Inference,” in Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, ser. FPGA ’17. New York, NY, USA: ACM, 2017, pp. 65–74.

[62] K. Ando, K. Ueyoshi, K. Orimo, H. Yonekawa, S. Sato, H. Nakahara, S. Takamaeda-Yamazaki, M. Ikebe, T. Asai, T. Kuroda, and M. Motomura, “Brein memory: A single-chip binary/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 tops at 0.6 w;”, IEEE Journal of Solid-State Circuits, vol. 53, no. 4, pp. 983–994, April 2018.

[63] L. Jiang, M. Kim, W. Wen, and D. Wang, “XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-Io2 DRAMS,” in 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED). Jul. 2017, pp. 1–6.

[64] S. Yin, P. Ouyang, J. Yang, T. Lu, X. Li, L. Liu, and S. Wei, “An energy-efficient reconfigurable processor for binary-and ternary-weight neural networks with flexible data bit width,” IEEE Journal of Solid-State Circuits, vol. 54, no. 4, pp. 1120–1136, 2019.

[65] Y. Wang, J. Lin, and Z. Wang, “An energy-efficient architecture for binary weight convolutional neural networks,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 2, pp. 280–293, 2018.

[66] W.-S. Khwa, J.-J. Chen, J.-F. Li, X. Si, E.-Y. Yang, X. Sun, R. Liu, P.-Y. Chen, Q. Li, S. Yu, and M.-F. Chang, “A 65nm 4Kb Algorithm-Dependent Computing-in-Memory SRAM Unit-Macro with 3.9ns and 55.8TOPS/W Fully Parallel Product-Sum Operation for Binary DNN Edge Processors,” in Proceedings of 2018 IEEE International Solid-State Circuits Conference.

[67] A. A. Bahou, G. Karunaratne, R. Andri, L. Cavigelli, and L. Benini, “XNORBIN: A 95 TOPs/W hardware accelerator for binary convolutional neural networks,” 21st IEEE Symposium on Low-Power and High-Speed Chips and Systems. COOL Chips 2018 - Proceedings, pp. 1–3, 2018.

[68] H. Valavi, P. J. Ramadge, E. Nestler, and N. Verma, “A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute,” IEEE Journal of Solid-State Circuits, vol. 54, no. 6, pp. 1789–1799, June 2019.

[69] J. Zhang and N. Verma, “An In-memory-Computing DNN Achieving 700 TOPS/W and 6 TOPS/mm2 in 130-nm CMOS,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 9, no. 2, pp. 358–366, June 2019.

[70] D. Bankman, L. Yang, B. Moons, M. Verhelst, and B. Mummur, “An Always-On 3.8 µ J/86% CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 54, no. 1, pp. 158–172, Jan 2019.

[71] A. Agrawal, A. Jaiswal, D. Roy, B. Han, G. Srivinvasan, A. Ankit, and K. Roy, “Xcel-ram: Accelerating binary neural networks in high-throughput sram compute arrays,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 8, pp. 3064–3076, 2019.

[72] F. Conti, P. D. Schiavone, and L. Benini, “XNOR Neural Engine: A Hardware Accelerator IP for 21.6-1/op Binary Neural Network Inference,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 11, pp. 2940–2951, Nov. 2018.

[73] A. Waterman, Y. Lee, D. A. Patterson, K. Aisanovic, V. I. U. level Isa, A. Waterman, Y. Lee, and D. Patterson, “The risc-v instruction set manual,” 2014.

[74] A. Pullini, D. Rossi, G. Haugou, and L. Benini, “µDMA: An autonomous I/O subsystem for IoT end-nodes,” in 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), Sept 2017, pp. 1–8.

[75] A. Teman, D. Rossi, P. Meinerzhagen, L. Benini, and A. Burg, “Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI,” in The 20th Asia and South Pacific Design Automation Conference, Jan 2015, pp. 41–46.

[76] B. Moons, D. Bankman, L. Yang, B. Mummur, and M. Verhelst, “Binarye: An always-on energy-accuracy-scalable binary cnn processor with all memory on chip in 28nm emos,” in 2018 IEEE Custom Integrated Circuits Conference (CICC), 2018, pp. 1–4.

[77] Luca Benini received the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 1997. He has served as the Chief Architect of the Platform 2012/STHORM Project with STMicroelectronics, Grenoble, France, from 2009 to 2013. He held visiting/consulting positions with cole Politechnique Fédrale de Lausanne, Stanford University, and IMEC. He is currently a Full Professor with the University of Bologna, Bologna, Italy. He has authored over 700 papers in peer-reviewed international journals and conferences, four books, and several book chapters. His current research interests include energy-efficient system design and multicore system-on-chip design. Dr. Benini is a member of Academia Europaea. He is currently the Chair of Digital Circuits and Systems with ETH Zrich, Zrich, Switzerland.

[78] Alfo Di Mauro received the M.Sc. degrees in Electronic Engineering from the Electronics and Telecommunications Department (DET) of Politecnico di Torino in 2016. Since September 2017, he is currently pursuing the Ph.D. at the Integrated System Laboratory (IIS) of the Swiss Federal Institute of Technology of Zurich. His research focuses on the design of digital Ultra-Low Power (ULP) System-on-Chip (SoC) for Event-Driven edge computing.

[79] Francesco Conti received the Ph.D. degree from the University of Bologna, Italy, in 2016. He is currently a Post-Doctoral Researcher with the Integrated Systems Laboratory, ETH Zurich, Switzerland, and also with the Energy-Efficient Embedded Systems Laboratory, University of Bologna. He has co-authored over 20 papers on international conferences and journals. His research focuses on energy efficient multicore architectures and the applications of deep learning to low power digital systems.

[80] Pasquale Davide Schiavone received the B.Sc. and M.Sc. degrees in computer engineering from the Polytechnic of Turin in 2013 and 2016, respectively. He is currently pursuing the Ph.D. degree with the Integrated Systems Laboratory, ETH Zurich. His research interests include low power microprocessors design in multi-core systems and deep-learning architectures for energy-efficient systems.

[81] Davide Rossi received the PhD from the University of Bologna, Italy, in 2012. He has been a post doc researcher in the Department of Electrical, Electronic and Information Engineering Guglielmo Marconi at the University of Bologna since 2015, where he currently holds an assistant professor position. His research interests focus on energy efficient digital architectures in the domain of heterogeneous and reconfigurable multi and many-core systems on a chip. This includes architectures, design implementation strategies, and runtime support to address performance, energy efficiency, and reliability issues of both high end embedded platforms and ultra-low-power computing platforms targeting the IoT domain. In these fields he has published more than 100 papers in international peer-reviewed conferences and journals. He is recipient of Donald O. Pederson Best Paper Award 2018.