Article

Analysis and Design of a Microphone Preamplifier for Mobile Applications

Saemin Im and Sang-Gyu Park *

Department of Electronic Engineering, Hanyang University, Seoul 04763, Korea; saemin@hanyang.ac.kr
* Correspondence: sanggyu@hanyang.ac.kr

Abstract: A design of an on-chip ac-coupling preamplifier for mobile applications is presented. A microphone preamplifier should have a large input impedance to mitigate the effective-gain reduction caused by the microphone’s non-zero output impedance. From a review of previously reported microphone preamplifier structures in terms of input impedance, feasibility of on-chip ac-coupling, and noise performance, we chose an inverting amplifier structure with capacitive feedback. In addition, to provide dc bias path, we used off-state MOSFET switches as pseudo-resistors of very large resistance in the giga-ohm range. The large resistance enables on-chip ac-coupling with sufficient noise performance. A fast start-up is achieved by turning-on the switch for a short period during the preamplifier start-up. The gain of the preamplifier can be programmed from 0 dB to 21 dB with 3 dB steps. A 2-stage pseudo-class-AB amplifier was adopted to reduce power consumption. The proposed preamplifier was implemented using a 28 nm CMOS process and achieves 107 dB dynamic range in a 20 kHz bandwidth under 0 dB gain setting and balanced differential input signal. The preamplifier dissipates a power of 270 µW with a 1.8 V supply.

Keywords: programmable-gain amplifier; low-noise amplifier; on-chip ac-coupling; microphone preamplifier

1. Introduction

Recent advances of mobile audio devices such as true wireless stereos and cellular phones require microphone read-out integrated circuits (M-ROICs) with wide dynamic range (DR). Furthermore, the power consumption of the M-ROIC should be kept low to make the battery life acceptably long. Besides electrical performance, the silicon area occupied by the M-ROIC and the area occupied on the printed circuit board (PCB) by the silicon chip and auxiliary passive devices such as ac-coupling capacitors becomes more critical for the mobile applications, because the number of the required audio recording channels is increasing to enhance the audio quality by techniques such as echo cancellation and environmental noise cancellation [1,2].

A microphone is a small sensor device that produces electrical signals from sound pressure. The electrical signals should be converted into digital signals by an audio ADC for the desired digital signal processing. However, the small amplitude of the microphone’s output signals, and the uncertain dc level of the output make it impractical for a microphone to drive ADCs directly. Therefore, a preamplifier is usually used in an M-ROIC to handle such obstacle [3–8].

Microphones have non-zero output resistance, which is usually in the kilo-ohms range. This dictates that the preamplifier should have a large input impedance to avoid the reduction of the effective gain. There are a variety of preamplifier structures that aim for different performances, and each of them has different drawbacks. For example, inverting an amplifier with resistive feedback can achieve over 100 dB dynamic range (DR). However, the required noise level for the SNR limits the input impedance of the preamplifier, which leads to effective gain reduction [3–6]. Moreover, typical resistive feedback architectures...
require large off-chip ac-coupling capacitors to obtain a lower cut-off frequency of less than 20 Hz, which is undesirable in mobile applications requiring a very small footprint.

This paper presents a high performance programmable-gain microphone preamplifier with on-chip ac-coupling capacitors for driving an audio ADC. The preamplifier adopts an inverting architecture with capacitive feedback because of its large input impedance. Pseudo-resistors with very large resistance were employed to realize ac-coupling with on-chip capacitors of practical size. The proposed preamplifier was designed and fabricated in a 28 nm CMOS process. The designed preamplifier shows peak SNR of 107 dBA, peak SNDR of 95.5 dBA, DR of 107 dB, and the power consumption of 270 µW at 1.8 V supply voltage.

The rest of this paper is organized as follows: In Section 2, the optimum preamplifier architecture for the mobile applications is selected after reviewing previously reported architectures, and the method to implement very large resistance needed for on-chip ac-coupling is proposed. In Section 3, detailed circuit level descriptions along with simulation results are presented. The measurement results of the fabricated chips are reported in Section 4 and the conclusions are given in Section 5.

2. Architecture

2.1. Target Specification

A microphone produces electrical signals from the input sound pressure variations. The amplitude of the produced electrical signal for a given sound pressure depends on the sensitivity of the microphone. Typical electret condenser microphones (ECMs) or microelectromechanical systems (MEMS) microphones produce an output signal amplitude of about 70 mVpk at 100 dB sound pressure level [9–12]. If we assume that the maximum preamplifier output swing is 800 mVpk with 1.8 V supply, we can infer that the required gain for the preamplifier is about 21 dB.

As already mentioned in the introduction, when choosing a preamplifier structure, the input impedance of the preamplifier should be taken into account. With a non-zero output impedance of the microphone, a small input impedance of the preamplifier lowers the effective gain of the preamplifier, leading to noise performance degradation. Figure 1 shows a simplified block diagram of a microphone (in the solid box) and a preamplifier with the gain of G (in the dashed box). The $R_{out,mic}$, $R_{in,pre}$, and $V_{ni,pre}$ represent the output impedance of the microphone, the input impedance of the preamplifier, and the input-referred noise of the preamplifier, respectively. Then, the effective gain $G_{eff}$ of the preamplifier in Figure 1 can be expressed as

$$G_{eff} = \frac{R_{in,pre}}{R_{out,mic} + R_{in,pre}} G.$$  

(1)

From Equation (1), we observe that the non-zero $R_{out,mic}$ lowers the effective gain of the preamplifier. To compensate the effective gain reduction, the preamplifier gain G should be increased. However, this leads to the increase of the output noise and reduction of SNR at the preamplifier output. For example, if the $R_{out,mic}$ is 5 kΩ and the $R_{in,pre}$ is 10 kΩ, then the effective gain is reduced by 3.5 dB. The reduced effective gain can be recovered by increasing G by 3.5 dB, which is accompanied by an 3.5 dB ($= G \times V_{ni,pre}$) increase of the preamplifier output noise.

The discussion above shows that the input impedance of a preamplifier is an important parameter, and the architecture of the preamplifier should be selected carefully to get a large input impedance, while managing the trade-offs between various parameters such as DR and area occupation.
In the next sub-sections, we compare and analyze previously reported architectures of microphone preamplifiers in terms of input impedance, SNR, and the feasibility of on-chip ac-coupling to select an optimal preamplifier architecture. The target A-weighted SNR is 100 dB when the preamplifier gain is 0 dB. Since the output impedance of the microphone varies from several hundred ohms to several kilo ohms [9–12], the microphone’s output impedance is assumed to be 5 kΩ. To keep the effective gain reduction less than 1%, the target input impedance for the preamplifier is determined to be larger than 500 kΩ. The target specifications for the microphone preamplifier are summarized in Table 1.

Table 1. Target specifications.

| Parameter               | Target Specification |
|-------------------------|----------------------|
| Supply Voltage          | 1.8 V                |
| Bandwidth               | 20 Hz–20 kHz         |
| Peak SNR (A-weighted)   | >100 dB              |
| Input impedance         | >500 kΩ              |

2.2. Resistive Feedback Architecture

Figure 2a shows an inverting amplifier with resistive feedback [3–6]. The gain of the amplifier is set by the ratio of resistors $R_1$ and $R_2$ ($G = -R_2/R_1$) and the input impedance of it is $R_1$. Then, the output noise of the preamplifier from the thermal noise of resistors can be expressed by

$$V_{n,\text{out}}^2 = 8k_B T R_1 G (G + 1) f_B,$$

(2)

where $k_B$, $T$, and $f_B$ represent the Boltzmann constant, absolute temperature, and the bandwidth, respectively. If the maximum amplifier output swing is 800 mV pk-diff, to obtain a 100 dB SNR, the output noise should be smaller than $3.2 \times 10^{-11}$ V². If we apply this to Equation (2), then for a 100 dB A-weighted SNR over $f_B = 20$ kHz with a gain of 0 dB ($R_1 = R_2$), we find that the maximum $R_1$ is 32.5 kΩ. The cut-off frequency of the ac-coupling high-pass filter in the circuit of Figure 2a is $1/(2\pi R_1 C_{AC})$. For the 20 Hz cut-off frequency with $R_1 = 32.5$ kΩ, $C_{AC}$ should be 330 nF. This capacitance is too large to be integrated on the silicon. From this, we can determine that it is difficult to achieve a low-noise performance and on-chip ac-coupling at the same time when inverting the amplifier architecture with resistive feedback. Moreover, when the output resistance of the microphone is 5 kΩ, for a small $R_1$ of 32.5 kΩ, the amplifier suffers from a substantial gain reduction of 1.3 dB. Note that $R_1 = 32.5$ kΩ was obtained assuming noise-less OTA. To accommodate the noise of a practical OTA, $R_1$ should be made even smaller, which would exacerbate the input impedance and the capacitance size issues.

Figure 1. Block diagram of microphone and preamplifier.
Figure 2. Architecture of (a) resistive inverting preamplifier and (b) resistive non-inverting preamplifier. Figure 2b shows the non-inverting preamplifier architecture with resistive feedback [8,13,14]. The ac-coupling circuit, which consists of $R_1$, $R_2$, and $C_{AC}$ at the input of the preamplifier, determines the input common mode level (ICML) and the input impedance of the preamplifier. The gain of this amplifier can be easily calculated to be $G = 1 + R_3/R_4$. In contrast to the inverting architecture, the non-inverting architecture can achieve both a large input impedance and a high SNR if the size of passive devices in the preamplifier is chosen properly. For the large swing range, $R_1 = R_2$ can be used, and the corresponding input impedance of the preamplifier is $R_1/2$. From this, we can determine that $R_1 = 1 \, \text{MO} (=R_2)$ is required to get the 500 k$\Omega$ input impedance. With $R_1 = 1 \, \text{MO}$, $C_{AC} = 15.9 \, \text{nF}$ is required for the 20 Hz cut-off frequency.

The total output noise of the non-inverting architecture from the thermal noise of the resistors can be expressed as

$$V_{n,\text{out}}^2 = 8k_B T(R_1 || R_2) G^2 \int_{20}^{20k} \frac{df}{1 + [2\pi(R_1 || R_2)C_{AC}f]^2} + 8k_B T R_4(G - 1)(2G - 1)f_B.$$  

(3)

The first and the second term of the right-hand side of Equation (3) represent the noise from the ac-coupling circuit and the preamplifier itself, respectively. From the first term, we can notice that the larger the $C_{AC}$ is, the lower the noise from the ac-coupling circuit can be. With $R_1 = R_2 = 1 \, \text{MO}$ and the $C_{AC} = 15.9 \, \text{nF}$, the noise from the ac-coupling circuit is estimated to be $3.37 \times 10^{-14} \, \text{V}^2$ (A-weighted), which is only 0.1% of the total noise budget for the 100 dB SNR and is negligible. Therefore, the noise is mainly from the second term of Equation (3) and the noise of the operational transconductance amplifier (OTA), which is not included in Equation (3). These noises are independent from input coupling and can be made to satisfy the 100 dB SNR requirement by choosing a small $R_4$ and designing a low noise OTA. In other words, in the non-inverting structure, satisfying the input resistance requirement and the SNR requirement can be separated from each other. Still, $C_{AC} = 15.9 \, \text{nF}$ is too large to be integrated in a silicon. Therefore, we conclude that it is difficult to design a preamplifier with resistive feedback that satisfies the noise performance, large input impedance, and the on-chip ac-coupling feasibility simultaneously.

2.3. Capacitive Feedback Architecture

Figure 3 shows the inverting amplifier architectures with capacitive feedback [8,13,14]. The input impedance of the both architectures is $1/(2\pi fC_1)$, which can be very large in the audio band ($f < 20 \, \text{kHz}$) for a small capacitor. For example, for $C_1 = 1 \, \text{pF}$, the input
impedance at 20 kHz is about 8.0 MΩ, which becomes 800 kΩ for C₁ = 10 pF. We observe that, to make the input impedance larger than 500 kΩ, C₁ should be smaller than 16 pF.

The difference between the structures of Figure 3a,b is the location of the Rₐc, which sets the input common-mode level of the OTAs. In Figure 3a, Rₐc are between the input and the output terminals of the OTA and functions as a feedback resistor. In this scheme, the ICML of the OTA becomes the same as the output common-mode level (OCML) of the OTA due to the unity gain feedback at dc. In Figure 3b, Rₐc are between the virtual ground node at the OTA input and V_cm. By placing Rₐc there, the ICML of the OTA is set at V_cm because no current flows through Rₐc.

![Figure 3. Architecture of capacitive preamplifier with (a) the Rₐc placed between the input terminal and output terminal of the OTA and (b) the Rₐc placed at the virtual ground of the OTA.](image)

The in-band output noise from the thermal noise of the resistors of Figure 3b are

\[
V_{n,\text{out}}^2 = 8k_BT R_{AC} \int_{20}^{20k} \frac{1}{1 + (2\pi R_{AC} C_2 f)^2} df,
\]

(4)

and

\[
V_{n,\text{out}}^2 = 8k_BT R_{AC} \int_{20}^{20k} \frac{1}{(2\pi R_{AC} C_2 f)^2} df,
\]

(5)

Figure 4 shows the A-weighted output noise power calculated using (4) and (5) as a function of Rₐc when the gain is 0 dB for several values of C₁ (=C₂). The upper triangles and the lower triangles represent the noise from (4) and (5), respectively. Solid lines, dash-dot lines, and dash-dot-dot lines represent the noise power for C₁ of 1 pF, 10 pF and 100 pF, respectively. The horizontal dashed-line represents the noise power of N₁ = 3.2 × 10⁻¹² V², which corresponds to 10% of the total noise budget for 100 dB SNR. If the noise from Rₐc is limited to 10%, then most of the noise budget can be allocated to the OTA, which is advantageous for a low-power design. In Figure 4, we observe that, although the noise powers from (4) and (5) are different when Rₐc is small, they are essentially identical in the target region below the horizontal line. From Figure 4, we can determine that the required Rₐc for the noise power to be smaller than N₁ are 1.38 TΩ, 13.8 GΩ, and 138 MΩ for C₁ of 1 pF, 10 pF and 100 pF, respectively.

The lower cut-off frequency of the amplifier of Figure 3a is 1/(2πRₐc C₂), which corresponds to 0.12 Hz, 1.2 Hz, and 12 Hz, for C₁ of 1 pF, 10 pF and 100 pF, respectively. The lower cut-off frequency of the amplifier of Figure 3b is 1/(2πRₐc C₂), where A₀ is the open-loop gain of the OTA. This cut-off frequency is smaller than that of the amplifier of Figure 3a by a factor of A₀. This reduction can be helpful if the cut-off frequency of the amplifier of Figure 3a is too high, especially when we need to use small resistance resistors. However, we note that the use of small resistance requires the use of large capacitors from the noise requirement, which would increase the silicon area and lower the input impedance.
from the noise requirement, which would increase the silicon area and lower the input SNR and on-chip ac-coupling feasibility requirements. From the capacitor area and input impedance point of view, \( C_1 = 1 \, \text{pF} \) and \( R_{AC} = 1.38 \, \text{T} \Omega \) or \( C_1 = 10 \, \text{pF} \) and \( R_{AC} = 13.8 \, \text{G} \Omega \) combinations seem to be the best choices. However, they require the realization of huge resistance. The resistance is too large to be implemented on-chip with conventional resistors such as polysilicon resistors. Therefore, we have to find other ways to implement large resistance.

A very large resistance can be obtained by using MOSFETs in sub-threshold or off states. Figure 5a shows a pseudo-resistor consisting of two diode-connected MOSFETs \([13–15]\). In the circuit, if \( V_2 - V_1 < 2V_{th} \), where \( V_{th} \) is the threshold voltage of the MOSFETs, the MOSFETs are in the off-state and the pseudo resistor produces a very large resistance. We can easily achieve resistance from several giga-ohms to several hundred giga-ohms using MOSFETs of a small area. If we apply these pseudo-resistors to the preamplifier with capacitive feedback, an on-chip ac-coupling of the preamplifier input can be realized.

\[
\begin{align*}
\text{Output noise from (4) and (5) versus } R_{AC} \text{ with several } C_1 &= C_2. \\
\end{align*}
\]

We have observed that amplifiers of both Figure 3a,b can satisfy the input resistance, SNR and on-chip ac-coupling feasibility requirements. From the capacitor area and input impedance point of view, \( C_1 = 1 \, \text{pF} \) and \( R_{AC} = 1.38 \, \text{T} \Omega \) or \( C_1 = 10 \, \text{pF} \) and \( R_{AC} = 13.8 \, \text{G} \Omega \) combinations seem to be the best choices. However, they require the realization of huge resistance. The resistance is too large to be implemented on-chip with conventional resistors such as polysilicon resistors. Therefore, we have to find other ways to implement large resistance.

A very large resistance can be obtained by using MOSFETs in sub-threshold or off states. Figure 5a shows a pseudo-resistor consisting of two diode-connected MOSFETs \([13–15]\). In the circuit, if \( V_2 - V_1 < 2V_{th} \), where \( V_{th} \) is the threshold voltage of the MOSFETs, the MOSFETs are in the off-state and the pseudo resistor produces a very large resistance. We can easily achieve resistance from several giga-ohms to several hundred giga-ohms using MOSFETs of a small area. If we apply these pseudo-resistors to the preamplifier with capacitive feedback, an on-chip ac-coupling of the preamplifier input can be realized.

\[
\begin{align*}
\text{Output noise from (4) and (5) versus } R_{AC} \text{ with several } C_1 &= C_2. \\
\end{align*}
\]

When designing a capacitive feedback amplifier with ac-coupling, one more thing to consider is the start-up time. In the circuit, a very small cut-off frequency implies a very long time constant, which can lead to a long start-up time. Adopting the pseudo-resistor of Figure 5a leads to the increase of the start-up time because of high impedance at the OTA input. This can be resolved by using MOSFET switches in the off state as resistors, which is shown in Figure 5b. During a normal operation of the preamplifier, the MOSFET switch is in the off state \( V_{ctrl} = V_{DD} \) and produces very large resistance. However, when
the preamplifier starts up, the MOSFET switch is turned on \( (V_{\text{ctrl}} = 0) \) for a short period and enables quick establishment of the bias condition.

In this section, we conclude that the capacitive feedback architecture is better than the resistive feedback one in terms of the input impedance and the noise performance. Moreover, on-chip ac-coupling can be easily obtained with sufficient noise performance by adopting pseudo-resistors in the capacitive feedback architecture. Because huge resistances can be easily realized using the pseudo-resistors, the advantage of the structure of Figure 3b of the scaled-down cut-off frequency becomes less significant in our design. Furthermore, the structure of Figure 3b requires the generation of stable \( V_{\text{cmi}} \). Considering these factors, we chose the capacitive feedback architecture of Figure 3a where the resistors were implemented by pseudo-resistors of Figure 5b as the architecture for our microphone preamplifier. In the next section, we describe the detailed circuit-level design and simulation results.

3. Circuit Level Design

Figure 6a shows the architecture of the proposed microphone preamplifier. The switches are off during the normal operation of the preamplifier \( (V_{\text{ctrl}} = 0) \), and they are turned on for a short period of time during the start-up \( (V_{\text{ctrl}} = V_{\text{DD}}) \). To reduce the nonlinear characteristics of the switches, the switches are realized as CMOS transmission gates, where the NMOS and PMOS have same size of \( W/L = 0.25 \mu\text{m}/0.15 \mu\text{m} \). It can also reduce the charge injection when the switches are being turned off.

In this preamplifier, the gain is determined by \( C_1/C_2 \). Figure 6b shows the array of capacitors, out of which we select certain sub capacitors to get a desired \( C_2 \). When designing the switching of sub capacitors, we need to consider the preamplifier output change at the gain-switching moment. If the output voltage does not change instantaneously to the new value that is proper for the new gain, this will lead to an offset in the differential output. Although this offset is eventually removed by the charge flow through \( R_{\text{AC}} \), it takes a very long time because of very large \( R_{\text{AC}} \). In the proposed scheme shown in Figure 6b, the top plates of the sub-capacitors \( (C_{2i}) \) are always connected to the virtual ground (i.e., OTA input), while the bottom plates are switched between the preamplifier output node and the common-mode voltage. When the preamplifier gain is increased, the bottom plates of the selected sub capacitors are switched from the output to the common-mode voltage. Then, the charge stored in those capacitors moves to the capacitors whose bottom plate is still connected to the output node. This increases the output voltage to the level which is proper for the new gain. When the gain is lowered, the bottom plates of the selected sub capacitors are switched from the common-mode voltage to the output voltage. Then, the charge redistribution between the sub capacitors instantaneously lowers the output voltage to the level proper for the new gain. Note that before the switching, the capacitor whose bottom plate is switched from the common-mode output to the output node was fully discharged.

Figure 7 shows the simulated resistance of the pseudo-resistor. One of the terminals is connected to the common mode voltage of 0.9 V and the voltage of the other terminal is swept from 0 V to 1.8 V. A concern when using pseudo-resistors is the variation of the resistance. Therefore, we repeated simulations at three process corners (TT, FF, SS) and three temperatures \( (T = 25 \degree \text{C}, 27 \degree \text{C}, 85 \degree \text{C}) \). From Figure 7, we observe that in the off-state the resistance is about 250 GΩ regardless of the corner condition or the temperature, while it is affected by the conditions in the on-state or the sub-threshold range. We attribute this to the limitation of the PDK. Having admitted the limitation, we can still confirm that the resistance stays larger than 10 GΩ for 0.3 V < \( V < 1.6 \) V. Note that in the region where we become concerned about low resistance of the pseudo-resistor, the simulation results correctly predict corner-condition-and-temperature dependency. As mentioned above, when the voltage is between 0.6 V and 1.4 V, the resistance is about 250 GΩ. From the noise power discussion in the previous section, we observed that this value of resistance along with \( C_1 = 10 \text{pF} \) could be used to limit the noise power to below \( N_1 = 3.2 \times 10^{-12} \text{V}^2 \), which
is 10% of the total noise budget. However, we also note that 250 GΩ is not large enough to be used with $C_1 = 1 \text{ pF}$ to satisfy the same noise requirement.

The preamplifier gain is programmable from 0 dB to 21 dB with 3 dB steps. To keep the input impedance constant for all gain settings, $C_1$ was fixed at 10 pF and $C_2$ was made programmable by selecting the desired capacitor from capacitor arrays.

![Architecture of the proposed microphone preamplifier](image1)

*Figure 6.* (a) Architecture of the proposed microphone preamplifier and (b) schematic diagram of the capacitor array for $C_2$.

![Resistance of the transmission gate switch](image2)

*Figure 7.* Resistance of the transmission gate switch in the off state simulated at three process corners (TT, SS, FF) and three temperatures (LT = −25 °C, RT = 27 °C, HT = 85 °C).

It is important to select a proper OTA architecture to achieve the desired performance. For example, a telescopic architecture can be selected when a high gain OTA is required. If the supply voltage is low, an OTA with current source level shifting technique [16] or an OTA with an active load with cross-coupled bulk [17] can be selected. In our work, we adopted a two-stage pseudo class-AB OTA to realize a power efficient low noise OTA. Figure 8 shows the schematic diagram of the OTA used in this work. The OCML of the first stage is stabilized by the resistor $R_1$. A large resistance of $R_1 = 1 \text{ MΩ}$ is used to prevent the open-loop gain reduction. The OCML of the OTA is stabilized by a common-mode feedback (CMFB) circuit employing a simple differential pair. The bias current $I_B$ was copied from the reference current that was generated by a conventional constant-gm circuit. Figure 9 shows the AC simulation result of the OTA with the 10 kΩ load resistance. From the simulation, we observe that the loop gain and the phase margin are 73.4 dB and 61°, respectively.
The size of the devices in the OTA is listed in Table 2. To reduce the flicker noise, we used large input transistors ($W_1/L_1 = 1664 \mu m/3 \mu m$) and to minimize the thermal noise, $g_{m2}/g_{m1}$ was made small. Note that the large $M_1$ and $M_2$ lower the bandwidth of the OTA due to its large parasitic capacitances at the output nodes of the first stage. However, the large trans-conductance of the OTA required for a good SNR already leads to a unity-gain bandwidth much larger than the 20-kHz bandwidth of a microphone amplifier. Therefore, the large parasitic capacitance does not become a problem in our design.

The simulated A-weighted input-referred noise of the OTA in the signal bandwidth of $20 \text{ Hz} < f < 20 \text{ kHz}$ was $1.3 \times 10^{-12} \text{ V}^2$, where the contribution by the thermal noise and the flicker noise were 40% and 60%, respectively. All transistors operate in the saturation region except for $M_1$, which operates in the weak inversion region because of its large $W/L$ ratio to obtain a large $g_{m1}$.

![Figure 8. Schematic diagram of the OTA.](image)

Figure 8. Schematic diagram of the OTA.

![Figure 9. AC simulation results of designed OTA.](image)

Figure 9. AC simulation results of designed OTA.

| Device | Size       | Device | Size       | Device | Size      |
|--------|------------|--------|------------|--------|-----------|
| $M_0$  | 414 $\mu m/1 \mu m$ | $M_4$  | 8 $\mu m/6 \mu m$ | $C_{C1}$ | 11 $k\Omega$ |
| $M_1$  | 1664 $\mu m/3 \mu m$ | $M_5$  | 300 $\mu m/1.5 \mu m$ | $C_{C1}$ | 4 $pF$    |
| $M_2$  | 800 $\mu m/20 \mu m$ | $M_6 = M_7$ | 75 $\mu m/1.5 \mu m$ | $C_{C2}$ | 6 $k\Omega$ |
| $M_3$  | 16 $\mu m/6 \mu m$ | $R_1$  | 1 $M\Omega$ | $C_{C2}$ | 10 $pF$   |

The AC noise simulations of the pre-amplifier indicates that the total output noise is $2.2 \times 10^{-11} \text{ V}^2$ (A-weighted) when the preamplifier gain is 0 dB. Of the total noise, the thermal noise and flicker noise contribution are $1.2 \times 10^{-11} \text{ V}^2$ and $0.96 \times 10^{-12} \text{ V}^2$, respectively. This corresponds to an A-weighted SNR of 101.6 dB. The noise from the pseudo-resistor is less than 1% of the total noise. Figure 10 shows the output spectrum...
obtained from the transient noise simulation of the proposed preamplifier with the gain of 0 dB with a 4.3 kHz, 800 mV \textit{pk-diff} balanced input signal. From the result, we obtain the SNR and SNDR of 101.4 dB (A-weighted) and 94.7 dB (A-weighted), respectively.

Figure 11 shows the results of the transient simulations of the preamplifier to observe the start-up behavior. The supply voltage is ramped up from 0 V to 1.8 V with a rising time of 1 μs at \( t = 10 \text{ s} \). When the switches stay off and behave as pseudo-resistors, the settling of the OTA input nodes is very slow, and the required settling time was tens of seconds. However, if the switch is turned on, the input node voltage of the OTA is stabilized very quickly with settling time of tens of microseconds. Figure 12 shows the frequency response of the preamplifier for all gain settings obtained from ac simulations. From the results, we observe that the lower cut-off frequency is lower than 1 Hz for all gain settings. In addition, we can observe flat frequency response over the audio bandwidth between 20 Hz and 20 kHz. In fact, the lower and upper 3 dB frequency of the frequency response is much lower than 20 Hz and higher than 20 kHz, respectively. The high upper 3 dB frequency is the result of a very large trans-conductance of the OTA, which is needed for a high SNR performance. When the upper 3 dB frequency is higher than necessary, a concern is that the noise in the extra bandwidth is aliased down to the signal band when sampled by a down-stream ADC and the SNR is degraded. However, in this work, we assumed an oversampling ADC with a large oversampling ratio, which is usually used for audio applications. In this case, the aliasing can be avoided and the noise in the extra bandwidth can be safely removed by a low-pass filtering decimation filter. The very low lower 3 dB frequency is the result of a very large \( R_{AC} \). As explained in Section 2.3, a large \( R_{AC} \) is actually beneficial because it reduces the total noise in the signal band. Because the large resistance could be obtained easily using pseudo-resistors, we did not try to increase the lower 3 dB frequency.

![Figure 10. Power spectrum from a transient noise simulation of the proposed preamplifier.](image)

![Figure 11. Transient simulation results of start-up operation.](image)
4. Measurement Results and Discussion

The proposed preamplifier was fabricated using a 28 nm CMOS technology. Figure 13 shows the chip microphotograph of the fabricated circuit. The white rectangle in Figure 13 indicates the preamplifier and the active area occupied by the preamplifier is 0.19 mm$^2$.

Figure 14 shows the frequency response with the balanced input signal with 1.8 V supply for all gain settings measured with an Agilent 81160A function generator and an Agilent MSO9104A oscilloscope. The measured data matches the simulation results of Figure 12 well, and very flat frequency responses were obtained in the audio band. The small reduction of gain in the low frequency range is from the limit of the measurement system, and the slight peaking at around 1 MHz is from the interaction of the large input capacitance of the measurement system and the output impedance of the preamplifier.

Figure 15 shows the output power spectrum of the preamplifier measured with the gain of 0 dB and 800 mV$_{pk}$ 1.5 kHz sinusoidal input supplied by an Audio Precision AP-2700. The single-ended output of AP-2700 was converted to a differential signal by a balun consisting of a center-tapped transformer before being applied to the preamplifier. The supply voltage was 1.8 V. From the results, we can observe that the corner frequency of flicker noise is about 200 Hz due to the OTA’s large input transistors. The third order distortion is the dominant distortion component whose power is about 100 dB lower than the signal power. The powers of other harmonic components are lower than the signal power by more than 120 dB and is buried in the noise.
The preamplifier produces the maximum output swing of $1.8 \, \text{V}_{\text{pk-diff}}$. With a single-ended signal applied, the peak A-weighted SNDR was reduced to $85.6\, \text{dBA}$ mainly due to even-order harmonics. Maximum SNRs were obtained at the input signal level of $0\, \text{dBFS} (=1.8\, \text{V}_{\text{pk-diff}})$, which produces the maximum output swing of $1.8\, \text{V}_{\text{pk-diff}}$. With a single-ended signal applied, the peak A-weighted SNDR was reduced to $85.6\, \text{dBA}$ mainly due to even-order harmonics. However, the SNRs with a single-ended signal is almost identical to those with balanced input signal.

Figure 14. Measured frequency response of the preamplifier with the balanced input signal.

Figure 15. Output spectrum of preamplifier for $G = 0\, \text{dB}$ with $800\, \text{mV}_{\text{pk}}$, $1.5\, \text{kHz}$ balanced sinusoidal input.

Figure 16 shows the measured A-weighted SNR and A-weighted SNDR versus input level when (a) the balanced signal was applied and (b) the single-ended signal was applied. The maximum A-weighted SNR and A-weighted SNDR with the balanced signal were $107\, \text{dBA}$ and $95.5\, \text{dBA}$, respectively. The measured DR of the preamplifier is $107\, \text{dB}$. Maximum SNRs were obtained at the input signal level of $0\, \text{dBFS} (=1.8\, \text{V}_{\text{pk-diff}})$, which produces the maximum output swing of $1.8\, \text{V}_{\text{pk-diff}}$. With a single-ended signal applied, the peak A-weighted SNDR was reduced to $85.6\, \text{dBA}$ mainly due to even-order harmonics. However, the SNRs with a single-ended signal is almost identical to those with balanced input signal.
Figure 16. Measured SNR and SNDR of preamplifier versus input level (A-weighted). (a) When the balanced signal was applied and (b) when the single-ended signal was applied with preamplifier gain of 0 dB.

The measured power consumption with the supply voltage of 1.8 V was 270 μW. Table 3 summarizes measurement results of the preamplifier. In the table, we present A-weighted and unweighted SNR, SNDR, and DR for balanced and single-ended input signals with the gain of 0 dB and 21 dB. Comparisons with previously published results are provided in Table 4. The power-efficiency is compared by employing the figure of merit (FoM) factor, which is defined as FoM = DR + 10log_{10}(Bw(Hz)/Power(W)). Since the gain of [5] is fixed at 20 dB, the SNR, SNDR, DR, and FoM of [5] was adjusted by adding the 20 dB gain for fair comparisons. From Table 4, we can observe that our design represents comparable performance with the state of the art designs. Ref. [5] reports the highest FoM among the comparisons. However, the resistive architecture of [5] limits the input impedance to 10 kΩ, and it employed external ac-coupling capacitor. Our work, as well as [8], both report capacitive on-chip ac-coupling preamplifiers. A pseudo-resistor was employed in our work to realize an on-chip ac-coupling, while switched capacitor networks were adopted as biasing resistors in [8].

Table 3. Summary of the measured performance.

| Input Signal | Gain   | SNDR_{pk} | DR     | SNDR_{pk}* | DR*  |
|--------------|--------|-----------|--------|----------|------|
| Balanced     | 0 dB   | 95.6 dB   | 103.4 dB     | 95.5 dBA | 107 dBA |
|              | 21 dB  | 77.6 dB   | 82.9 dB      | 80.3 dBA | 86 dBA  |
|              | 0 dB   | 95.5 dB   | 102.1 dB     | 85.6 dBA | 104.6 dBA |
|              | 21 dB  | 77.2 dB   | 82.5 dB      | 79 dBA   | 86 dBA  |

* A-weighted.

Table 4. Performance comparison.

| Parameter       | This Work | [8]  | [5]  |
|-----------------|-----------|------|------|
| Process         | 28 nm     | 40 nm| 65 nm|
| Architecture    | Capacitive| Capacitive| Resistive|
| Ac-coupling     | On-chip   | On-chip| External|
| Supply Voltage (V) | 1.8 | 1.5 | 1.2 |
| Gain (dB)       | 0 to 21   | 0 to 19.5 | 20 |
| Peak SNDR (dB)  | 95.5      | 101   | 108.6 dBA *+ |
| Peak DR (dB)    | 107       | 106   | 109.3 dBA *+ |
Table 4. Cont.

| Parameter               | This Work | [8]  | [5]  |
|-------------------------|-----------|------|------|
| FoM (dB)                | 185.7     | 183.8| 189.6⁺|
| Power Consumption (µW)  | 270       | 330  | 185  |
| Active Area (mm²)       | 1.19      | 0.19 | 0.12 |

* Unweighted. ⁺ Adjusted to the gain of 0 dB

5. Conclusions

In this work, a design of on-chip ac-coupling microphone preamplifier is presented. Since the architecture of the preamplifier greatly affects its performance, we compared the previously reported preamplifiers in terms of input impedance, noise performance, and the feasibility of on-chip ac-coupling. We chose the inverting architecture with capacitive feedback. An on-chip ac-coupling and a fast start-up time were achieved at the same time by adopting CMOS-transmission-gate switches as pseudo resistors. In the normal operation of the preamplifier, the switches are turned off for producing a very large resistance, whereas they are turned on for fast settling during the start-up. The proposed microphone preamplifier was designed and fabricated using a 28 nm CMOS process. To accommodate the various microphones and line-in signals, the preamplifier has a variable gain from 0 dB to 21 dB in steps of 3 dB. To minimize the power consumption, a two-stage pseudo class-AB OTA was employed. Measurement results showed that the preamplifier had a peak SNDR of 95.5 dBA and DR of 107 dBA with a power consumption of 270 µW.

Author Contributions: Conceptualization, S.I. and S.-G.P.; methodology, S.I. and S.-G.P.; validation, S.I. and S.-G.P.; formal analysis, S.I. and S.-G.P.; investigation, S.I. and S.-G.P.; writing—original draft preparation, S.I.; writing—review and editing, S.-G.P. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by National R&D Program through the National Research Foundation of Korea (NRF) funded by Ministry of Science and ICT (No. 2020M3H2A1076786).

Acknowledgments: The CAD tools were provided by IC Design Canter (IDEC), Korea.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Kuo, S.M.; Morgan, D.R. Active noise control: A tutorial review. Proc. IEEE 1999, 87, 943–973. [CrossRef]
2. Elliott, S.J.; Curtis, A.R.D.; Bullmore, A.J.; Nelson, P.A. The active minimization of harmonic enclosed sound fields, part III: Experimental verification. J. Sound Vibrat. 1987, 117, 35–58. [CrossRef]
3. Sukumaran, A.; Karanjkar, K.; Jhanwar, S.; Krishnapura, N.; Pavan, S. A 1.2V 285uA analog front end chip for a digital hearing aid in 0.13um CMOS. In Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Singapore, 11–13 November 2013; pp. 397–400.
4. Kim, S.; Lee, S.J.; Cho, N.; Song, S.-J.; Yoo, H.-I. A fully integrated digital hearing aid chip with human factors considerations. IEEE J. Solid State Circuits 2008, 43, 266–274. [CrossRef]
5. Song, S.; Lee, C.; Jang, M.; Chae, Y. A 185 µW –105.1 dB THD 88.6 dB SNDR Negative-R Stabilized Audio Preamplifier. In Proceedings of the IEEE 45th European Solid State Circuits Conference (ESSCIRC), Cracow, Poland, 23–26 September 2019; pp. 261–264.
6. Kim, S.; Cho, N.; Song, S.; Yoo, H. A 0.9 V 96 uW fully operational digital hearing aid chip. IEEE J. Solid State Circuits 2007, 42, 2432–2440. [CrossRef]
7. Im, S.; Park, S.-G. A 154-uW 80-dB SNDR analog-to-digital front-end for digital hearing aids. Analog. Integr. Circuits Signal Process. 2016, 89, 383–393. [CrossRef]
8. Barbieri, A.; Nicollini, G. 100+dB A-weighted SNR microphone preamplifier with on-chip decoupling capacitors. IEEE J. Solid State Circuits 2012, 47, 2737–2750. [CrossRef]
9. Van Rhijn, A. Integrated circuits for high performance electret microphones. In Proceedings of the 114th AES Convention, Amsterdam, The Netherlands, 22–25 March 2003.
10. Amplifiers for 3 Wire Analog Electret Microphones; LMV1032-06/LMV1032-15/LMV1032-25 Data Sheet; Texas Instrument: Dallas, TX, USA, 2013.
11. Acoustic Components & Accessories; Hosiden. Available online: https://hbl.co.uk/wp-content/uploads/2016/01/Acoustic_ComponentAccessorie.pdf (accessed on 7 July 2021).
12. Acoustic Interface Design Guide; Knowles. Available online: https://www.mouser.com/datasheet/2/218/07-KA-895_designguide_final_v1-1120.pdf (accessed on 7 July 2021).
13. Harrison, R.R.; Charles, C. A low-power low-noise CMOS amplifier for neural recording applications. IEEE J. Solid State Circuits 2003, 38, 958–965. [CrossRef]
14. Um, J.-Y.; Sim, J.-Y.; Park, H.-J. A Gate-leakage insensitive 0.7-V 233-nW ECG amplifier using non-feedback PMOS pseudo-resistors in 0.13-um N-well CMOS. J. Semicond. Technol. Sci. 2010, 10, 309–315. [CrossRef]
15. Delbruck, T.; Mead, C.A. Adaptive photoreceptor with wide dynamic range. Proc. IEEE Int. Symp. Circuits Syst. 1994, 4, 339–342.
16. Renteria-Pinon, M.; Ramirez-Angulo, J.; Dias-Sanchez, A. Simple scheme for the implementation of low voltage fully differential amplifiers without output common-mode feedback network. J. Low Power Electron. Appl. 2020, 4, 34. [CrossRef]
17. Ballo, A.; Grasso, A.D.; Pennisi, S. Active load with cross-coupled bulk for high-gain high-CMRR nanometer CMOS differential stages. Wiley Int. J. Circuit Theory Appl. 2019, 47, 1700–1704. [CrossRef]