In Situ SiO₂ Passivation of Epitaxial (100) and (110)InGaAs by Exploiting TaSiOₓ Atomic Layer Deposition Process

Mantu K. Hudait, Michael B. Clavel, Jheng-Sin Liu, and Shuvodip Bhattacharya

Advanced Devices & Sustainable Energy Laboratory (ADSEL), Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, Virginia 24061, United States

ABSTRACT: In this work, an in situ SiO₂ passivation technique using atomic layer deposition (ALD) during the growth of gate dielectric TaSiOₓ on solid-source molecular beam epitaxy grown (100)In₀.₅₃Ga₀.₄₇As and (110)In₀.₅₃Ga₀.₄₇As on InP substrates is reported. X-ray reciprocal space mapping demonstrated quasi-lattice matched In₀.₅₃Ga₀.₄₇As epitaxy on crystallographically oriented InP substrates. Cross-sectional transmission electron microscopy revealed sharp heterointerfaces between ALD TaSiOₓ and (100) and (110)In₀.₅₃Ga₀.₄₇As epilayers, wherein the presence of a consistent growth of an ~0.8 nm intentionally formed SiO₂ interfacial passivating layer (IPL) is also observed on each of (100) and (110)In₀.₅₃Ga₀.₄₇As. X-ray photoelectron spectroscopy (XPS) revealed the incorporation of SiO₂ in the composite TaSiOₓ and valence band offset (ΔEᵥ) values for TaSiOₓ relative to (100) and (110)In₀.₅₃Ga₀.₄₇As orientations of 2.52 ± 0.05 and 2.65 ± 0.05 eV, respectively, were extracted. The conduction band offset (ΔE_c) was calculated to be 1.3 ± 0.1 eV for (100)In₀.₅₃Ga₀.₄₇As and 1.43 ± 0.1 eV for (110)In₀.₅₃Ga₀.₄₇As using TaSiOₓ band gap values of 4.60 and 4.82 eV, respectively, determined from the fitted O 1s XPS loss spectra, and the literature-reported composition-dependent In₀.₅₃Ga₀.₄₇As band gap. The in situ passivation of In₀.₅₃Ga₀.₄₇As using SiO₂ IPL during ALD of TaSiOₓ and the relatively large ΔEᵥ and ΔE_c values reported in this work are expected to aid in the future development of thermodynamically stable high-κ gate dielectrics on In₀.₅₃Ga₀.₄₇As with reduced gate leakage, particularly under low-power device operation.

INTRODUCTION

High mobility channel materials, e.g., In₀.₅₃Ga₀.₄₇As and Ge, coupled with metal-gate/high-κ dielectric gate structures and multigate transistor architectures were considered as an option for continued transistor scaling and the enhanced performance for high-speed electronics.¹ The rationale for using low band gap In₀.₅₃Ga₀.₄₇As (0.53 ≤ x ≤ 1.0) is its superior electron mobility (μₑ), allowing for higher transistor drive current (I₈N) at lower operating voltages during n-channel field-effect transistors (FETs) operation.²⁻⁶ Furthermore, the μₑ of In₀.₅₃Ga₀.₄₇As epilayers has been demonstrated to be dependent on the epilayer’s crystallographic orientation.⁷⁻⁸ Additionally, high-κ gate dielectric/semiconductor heterointerface engineering approaches have been adopted to passivate surface dangling bonds at the dielectric/semiconductor heterointerface by forming an in situ or ex situ interface passivating layer (IPL) to achieve high interfacial quality and superior gate electrostatics with interface defect densities, Dₓ, as low as ~4 × 10¹¹ cm⁻² eV⁻¹.¹ This approach has been successfully demonstrated using atomic layer deposited amorphous TaSiOₓ on (i) InP/InGaAs/InAlAs quantum well FETs,³ (ii) InGaAs FinFETs,⁴ and (iii) GaAs/InGaAs tunnel FETs.⁵,¹⁰ Moreover, successful integration of high-κ dielectrics, for example, Al₂O₃,¹¹⁻¹³ HfO₂,¹⁴ and TaSiOₓ,⁵,¹⁵,¹⁶⁻¹⁸ on crystallographically oriented (100)-In₀.₅₃Ga₀.₄₇As and (110)In₀.₅₃Ga₀.₄₇As would aid in paving the way for In₀.₅₃Ga₀.₄₇As FinFET adoption, of which a representative device architecture is shown in Figure 1.

Although atomic layer deposited TaSiOₓ high-κ dielectric layers have been investigated on the (100)In₀.₅₃Ga₀.₄₇As/InP...
system, the majority of the reported work has utilized chlorine (Cl)-based precursors, namely TaCl₅ and SiCl₄ wherein the reaction byproducts formed during the process can have a detrimental impact on the dielectric quality, including but not limited to thickness nonuniformity and nonideal oxide stoichiometry (i.e., oxide charge). To circumvent these issues, we propose the adoption of Cl-free precursors, such as tantalum(V) ethoxide (Ta₂(OC₂H₅)₁₀) and tris(tert-butoxy)silanil (Si(OH)(OC(CH₃)₃)₃), for the atomic layer deposition (ALD) of TaSiOₓ. These two precursors were used by Kukli et al. for the deposition of tantalum oxide and metal silicates/oxides for gate dielectrics, respectively. During the hafnium silicate ALD process using tris(tert-butoxy)silanol precursor, Gordon et al. demonstrated an abrupt and smooth 1 nm SiO₂ layer at the interface of silicon substrate and the hafnium silicate. In addition, tunable thicknesses of metal silicate and metal oxide films in the range of 0.1−0.15 nm and 0.3−0.7 nm, respectively, per cycle were demonstrated. In this work, the in situ formation of an SiO₂ passivating layer at the amorphous TaSiOₓ, and crystallographically oriented InGaAs heterointerfaces can be achieved, using the experimental methodologies outlined in refs, because the 1 nm SiO₂ layer was demonstrated per cycle during the deposition of hafnium silicate using the tris(tert-butoxy)silanol precursor on Si. The adoption of Cl-free precursors will avoid the detrimental formation of HCl during deposition, thereby negating both Cl contamination and incidental oxide etch during TaSiOₓ film growth. For this work, crystallographically oriented epitaxial (100)InGaAs and (110)InGaAs layers were achieved via the solid source molecular beam epitaxy (MBE) growth process, and the detailed material analysis was evaluated through X-ray diffraction (XRD) measurements, atomic force microscopy (AFM), and transmission electron microscopy (TEM). The growth of interfacial SiO₂ and TaSiOₓ was achieved using ALD, and X-ray photoelectron spectroscopy (XPS) was employed to study the chemical nature, as well as the band alignment properties at the dielectric/InGaAs heterointerface. As revealed by TEM micrographs, a consistent thickness of ~0.8 nm intentionally formed SiO₂ IPL was successfully achieved on each of (100)InGaAs and (110)InGaAs. Demonstrated experimental results of ALD amorphous TaSiOₓ on (100)-In₀.₆₄Ga₀.₃₆As and (110)In₀.₆₄Ga₀.₃₆As films with the in situ SiO₂ passivating layer are important for achieving low gate leakage metal−oxide−semiconductor (MOS) devices.

## RESULTS AND DISCUSSION

Materials Analysis. Figure 2 shows the crystallographically oriented, beryllium (Be)-doped p-type (100)InGaAs and (110)InGaAs epitaxial structures used in this work. During growth, in situ reflection high-energy electron diffraction (RHEED) images were recorded in order to determine the surface reconstruction and qualitatively assess surface morphology at the growth front. Figure 3 shows the RHEED images from the surface of the (100)In₀.₆₄Ga₀.₃₆As and (110)In₀.₆₄Ga₀.₃₆As epilayers, revealing (2 × diffused-4)-fold and (1 × diffused-4)-fold surface reconstructions, respectively. Typically, a 4-fold surface reconstruction is not well-defined under arsenic-stabilized growth conditions, whereas sharp and luminous 4-fold surface reconstructions are readily apparent under metal-stabilized growth conditions (i.e., utilizing an excessively high growth temperature or insufficient As₂ flux). It has been reported that (110)In₀.₆₄Ga₀.₃₆As epilayers exhibit streaky (1 × 1)-fold RHEED patterns when grown at a lower growth temperature of 280 °C qualitatively different to the results observed here. We note that (1 × 1) surfaces, e.g., (100)Si, are ideal reconstructions typically unobserved on (100)-oriented III−V materials because of a nonuniform surface charge distribution (i.e., a polar surface); however, due to the nonpolar nature of (110)-oriented III−V surfaces, one could reasonably expect a lower-order, e.g., (1 × 1), surface reconstruction. Consequently, we attribute the observed difference in (110)-In₀.₆₄Ga₀.₃₆As surface reconstruction to the increased growth temperature, which entails increased surface energy and a resulting change in the dimerization processes underlying surface reconstruction. That said, the distinctly sharp and luminous RHEED patterns observed from the surface of the In₀.₆₄Ga₀.₃₆As epilayers investigated herein demonstrate coherent two-dimensional epitaxy, which will be further evaluated by way of AFM and TEM in subsequent sections.

Surface Morphology via AFM. Demonstration of smooth surface morphology provides a key indicator for the quality of the as-grown materials, particularly so for (110)In₀.₆₄Ga₀.₃₆As epilayers because of their tendency to exhibit crystallographically faceted surfaces during and after growth. It has been reported that lower growth temperatures (e.g., 280 °C)
are needed to achieve smooth surface morphologies for (110)In\textsubscript{1−x}Ga\textsubscript{x}As epitaxially grown on (110)InP substrates.\textsuperscript{3} However, a balance must be maintained between the growth temperature, V/III ratio, and growth rate during growth of (110)In\textsubscript{1−x}Ga\textsubscript{x}As in order to achieve smooth surface morphologies and superior electrical transport and optical properties. Figure 4a,b shows the 20 μm × 20 μm AFM micrographs of the (100)In\textsubscript{1−x}Ga\textsubscript{x}As and (110)In\textsubscript{1−x}Ga\textsubscript{x}As surfaces, respectively. The smooth surface morphology of the (100)In\textsubscript{1−x}Ga\textsubscript{x}As/InP structure indicates lattice-matched or closely lattice-matched growth having a root mean square (rms) roughness of 0.28 nm, in contrast to the 7.34 nm rms roughness of the (110)-In\textsubscript{1−x}Ga\textsubscript{x}As structure. This can be attributed to the high growth temperature employed for the (110)In\textsubscript{1−x}Ga\textsubscript{x}As/InP structure, relative to the crystallographic orientation. As reported by Yerino et al.,\textsuperscript{8} reduced growth temperatures would limit the surface mobility of adatoms, thereby reducing the likelihood of hillock formation and lowering overall surface roughness. Moreover, Yerino et al. established a complex interdependence between the morphological and optical properties and Hall mobility as a function of growth temperature and the V/III ratio.\textsuperscript{8} Although a lower growth temperature and higher V/III ratio are needed to achieve a smooth surface morphology, the higher growth temperature promotes point defects.\textsuperscript{8} Thus, a higher growth temperature is desirable in order to mitigate the point defects at the cost of the formation of hillocks and roughness. In this work, no attempt has been made to optimize the surface morphology as a function of growth parameters.

**Compositional and Crystallinity Analysis via X-ray.** Symmetric (004) and asymmetric (115) reciprocal space maps (RSMs) were recorded from the (100)In\textsubscript{1−x}Ga\textsubscript{x}As/InP and (110)In\textsubscript{1−x}Ga\textsubscript{x}As/InP structures, respectively, revealing their closely lattice-matched nature.

Using both the (004) (not shown here) and (115) RSMs, the In compositions of the (100)In\textsubscript{1−x}Ga\textsubscript{x}As and (110)In\textsubscript{1−x}Ga\textsubscript{x}As epilayers were found to be ~49 and ~53%, respectively. Additional cross-sectional TEM analysis will aid in identifying the effect on the structural properties, if any, of the lattice-mismatch in the (100)In\textsubscript{1−x}Ga\textsubscript{x}As/InP structure, and if there was any quantifiable crystallographic faceting during (110)-In\textsubscript{1−x}Ga\textsubscript{x}As growth.

**Surface Treatment of (100)InGaAs via NH\textsubscript{4}OH and (NH\textsubscript{4})\textsubscript{2}S.** Surface precleanning is necessary to remove deleterious native oxides from the InGaAs surface prior to the deposition of ALD TaSiO\textsubscript{3}. In order to confirm this, we have studied the impact of (i) NH\textsubscript{4}OH and (ii) (NH\textsubscript{4})\textsubscript{2}S precleanning procedures and compared the results with Ar\textsuperscript{+}-sputtered (100)InGaAs surfaces prepared in vacuo. Figure 6a–c shows the binding energy (BE) peak evolution of the In 3d, Ga 2p, and As 3d core levels (CLs) from the surface of a (100)InGaAs epilayer with the above stated surface treatments, as recorded via XPS. The as-grown (100)InGaAs surface was sputtered using low-energy Ar\textsuperscript{+} ions for 2 min under vacuum to remove residual native oxides and thus, it can be directly compared to the surfaces following the precleanning procedures defined earlier. We note that 1.5 nm Al\textsubscript{2}O\textsubscript{3} was subsequently deposited after each surface treatment in order to encapsulate the treated InGaAs surface and prevent reoxidation while transporting the samples to the XPS analysis chamber. From Figure 6c, one can find that (NH\textsubscript{4})\textsubscript{2}S effectively removed all native oxide species from the In\textsubscript{0.5}Ga\textsubscript{0.5}As surface without additional native oxide regrowth during the subsequent ALD of Al\textsubscript{2}O\textsubscript{3}. Likewise, the NH\textsubscript{4}OH surface treatment was similarly observed to remove all Ga, As, and In native oxide species from the In\textsubscript{0.5}Ga\textsubscript{0.5}As surface without additional native oxide regrowth during subsequent ALD Al\textsubscript{2}O\textsubscript{3}. On the basis of our previous (NH\textsubscript{4})\textsubscript{2}S surface passivation results on GaAsSb,\textsuperscript{27} the additional small peak observed in the Ga 2p CL spectra is
likely asymmetry introduced by low signal and high noise levels. Consequently, all investigated surface treatments (i.e., NH$_4$OH and (NH$_4$)$_2$S) show promise for the removal of native oxides prior to the deposition of the intended TaSiO$_x$ dielectric.

**Si Incorporation in Ta$_2$O$_5$ via Si/Ta Super-Cycles for TaSiO$_x$.** Prior to the deposition of TaSiO$_x$ dielectric layer, Si and Ta pulse switching sequence was established during the thermal ALD process, in order to achieve targeted Si composition of approximately 20% in TaSiO$_x$. Figure 7a shows the Si/Ta super-cycle sequence used during the thermal ALD of TaSiO$_x$ (∼20% Si, as determined via variable angle spectroscopic ellipsometry and XPS) on (100)InGaAs and (110)InGaAs. Prepulsing of ((CH$_3$)$_3$CO)$_3$SiOH was implemented prior to the first Ta$_2$(OC$_2$H$_5$)$_{10}$ subcycle in order to intentionally form a thermodynamically stable interfacial SiO$_x$ region that would prevent reoxidation of the InGaAs surface.

In this work, a 1:6 Si/Ta super-cycle was used in order to incorporate approximately 20% Si into the (Ta$_2$O$_5$)$_{1-x}$SiO$_x$ layer. To verify the incorporation of Si into the composite dielectric, XPS measurements were performed, wherein Figure 7b shows representative the TaSiO$_x$ surface survey spectra as a function of Si composition and lattice constant identified via XRD.

**Figure 6.** XPS spectra of (100)InGaAs surface: (a) post-sputtered surface, (b) after 1.5 nm Al$_2$O$_3$ deposition with 10 min NH$_4$OH surface treatment, and (c) 1.5 nm Al$_2$O$_3$ deposition with 10 min (NH$_4$)$_2$S surface treatment, showing the effective removal of arsenic and gallium oxides.

**Figure 7.** (a) Representative ALD super cycle during TaSiO$_x$ deposition, and (b) XPS surface spectra from TaSiO$_x$ on (100) and (110)In$_{1-x}$Ga$_x$As. The positions of the Si 2s and 2p peaks indicate the incorporation of SiO$_2$ into the composite dielectric.

Cross-sectional TEM analysis would then further confirm the formation of an SiO$_2$ IPL, the heterointerface abruptness between TaSiO$_x$ and InGaAs as well as between TaSiO$_x$ and the IPL, and the thickness of the TaSiO$_x$ dielectric.

**TaSiO$_x$/InGaAs Heterointerface Abruptness via TEM.** Figures 8a–d and 9a–d show cross-sectional TEM micrographs of TaSiO$_x$ deposited on (100)In$_{1-x}$Ga$_x$As and (110)In$_{1-x}$Ga$_x$As, respectively, showing the entire heterostructure and each heterointerface of interest. One can find from Figure 8a that a dislocated region extending ∼150 nm in the growth direction exists because of the unintentional lattice mismatch at the (100)In$_{1-x}$Ga$_x$As/InP heterointerface, supporting the reduced In composition (and thus lattice constant) identified via XRD.
analysis (see Figure S). Figure 8b–d shows the heterointerface between the TaSiO\(_x\) and (100)In\(_{Ga_{1-x}}\)-As epi layer, including the intentionally formed Si\(_2\)O\(_x\) interface layer, with increasing magnification. Similarly, Figure 9a–d shows the heterointerface between TaSiO\(_x\) and (110)In\(_{Ga_{1-x}}\)-As under increasing magnification. In both cases, we note that target TaSiO\(_x\) thickness was approximately 5 nm. From Figures 8d and 9d, one can find a sharp interface between the intentionally formed Si\(_2\)O\(_x\) interlayer (and overlying TaSiO\(_x\)) and the crystallographically oriented In\(_{Ga_{1-x}}\)-As epi layers. The previously discussed single Si\(_2\)O\(_x\) full-cycle (see Figure 7a) was found to contribute to the growth of an approximately 8 Å interfacial Si\(_2\)O\(_x\) layer, which is in agreement with the work reported in ref \(^{21}\). Given the unusually high single-cycle growth rate observed, particularly given the low deposition rate of tris(tert-butoxy)silanol (TBOS)/H\(_2\)O-based ALD reactions, the potential for a catalytic growth reaction between the Ta and Si precursors cannot be excluded. Nevertheless, the presence of such a thin Si\(_2\)O\(_x\) would be expected to aid in the passivation of electrically active defect states at the III/V oxide interface and provide a thermodynamically stable barrier layer.

**TaSiO\(_x\)/InGa\(_{As}\) Heterointerface Band Alignment via XPS.** In order to determine the electronic band structure at the TaSiO\(_x\)/In\(_{Ga_{1-x}}\)-As heterointerface, XPS spectra were recorded for each orientation utilizing three distinct sample types: (i) 1.5 nm TaSiO\(_x\)/1 μm In\(_{Ga_{1-x}}\)-As; (ii) 5 nm TaSiO\(_x\)/1 μm InGa\(_x\)As; and (iii) 1 μm InGa\(_x\)As without the overlying TaSiO\(_x\). The valence band offset (\(\Delta E_v\)) can then be defined as:

\[
\Delta E_v = (E_{Ta\ 4f_{7/2}}^{TaSiO_x} - E_{VBM}^{TaSiO_x}) - (E_{As\ 3d_{5/2}}^{InGaAs} - E_{VBM}^{InGaAs})
\]

where, \(E_{Ta\ 4f_{7/2}}^{TaSiO_x}\) and \(E_{As\ 3d_{5/2}}^{InGaAs}\) are the Ta 4f\(_{7/2}\) and As 3d\(_{5/2}\) CL binding energies from the 5 nm, bulk-like TaSiO\(_x\) (sample (ii)) and 1 μm In\(_{Ga_{1-x}}\)-As without the overlying TaSiO\(_x\) (sample (iii)), respectively. \(E_{VBM}\) is the valence band maxima (VBM) of the respective bulk-like materials (samples (ii) and (iii)), and is determined by the linear extrapolation of the leading edge of the valence band spectra to the spectral base line.\(^{29}\) We note that an accurate determination of the VBM value of each material is critical for the measurement of valence band offsets. According to Kraut’s method,\(^{28}\) the VBM can be determined by fitting an instrumentally broadened valence band density of states (DOS), for which the VBM is uniquely identified as the energy at which the DOS goes to zero, thereby allowing the extraction by linear extrapolation of the VBM from the experimental onset of photoemission.\(^{28-30}\) \(\Delta E_{CL} = E_{Ta\ 4f_{7/2}}^{TaSiO_x} - E_{As\ 3d_{5/2}}^{InGaAs}\) is extracted from the XPS spectra at the TaSiO\(_x\)/In\(_{Ga_{1-x}}\)-As interface, i.e., sample (i). Similarly, the TaSiO\(_x\) band gap can be extracted via the linear extrapolation of the onset (threshold) of the energy loss spectrum, relative in this case to the O 1s spectrum, corresponding to electronic excitations because of inelastic losses during band-to-band transitions in thin oxide films. This has been demonstrated to be quantifiable from photoemission spectra, appearing in the higher kinetic energy range of primary CLs (i.e., O 1s photoelectrons).\(^{31,32}\) Having determined the interfacial \(\Delta E_v\) and bulk-like TaSiO\(_x\) band gap, the conduction band offset (\(\Delta E_c\)) can be estimated using eq 2 to obtain the complete band alignment at the TaSiO\(_x\)/In\(_{Ga_{1-x}}\)-As heterointerface.

\[
\Delta E_c = E_{G}^{TaSiO_x} - \Delta E_v - F_{VBM}^{InGaAs}
\]

Figure 10a–c show the CL and valence band spectra from each of the aforementioned samples for the epitaxially grown (100)In\(_{Ga_{1-x}}\)-As orientation. Figure 10a shows the BE information for the (i) Ta 4f CL and VBM spectra of bulk-like TaSiO\(_x\), where the Ta 4f\(_{7/2}\) CL is fitted to the 5 Å oxidation state, which is its most stable form.\(^{33,34}\) Figure 10a also depicts the BE information of the (ii) As 3d CL and VBM spectra for bulk In\(_{Ga_{1-x}}\)-As, and (iii) the BE information of the Ta 4f and As 3d CLs at the interface between TaSiO\(_x\) and (100)In\(_{Ga_{1-x}}\)-As. All measured binding energies are summarized in Table 1. The values for \((E_{Ta\ 4f_{7/2}}^{TaSiO_x} - E_{VBM}^{TaSiO_x}), (E_{As\ 3d_{5/2}}^{InGaAs} - E_{VBM}^{InGaAs})\) and \(\Delta E_{CL}\) were determined to be 24.39, 40.82, and −13.91, respectively. Thus, the resulting \(\Delta E_c\) between TaSiO\(_x\) and (100)In\(_{Ga_{1-x}}\)-As was determined to be \(-2.52 \pm 0.05\) eV using eq 1. An uncertainty of 0.05 eV arises from the selection of data points.

**Figure 8.** Cross-sectional TEM micrographs of the (a) TaSiO\(_x\)/(100)In\(_{Ga_{1-x}}\)-As structure, and (b–d) oxide/In\(_{Ga_{1-x}}\)-As heterointerface with expanded views of the oxide/IPL/In\(_{Ga_{1-x}}\)-As heterointerfaces, respectively.

**Figure 9.** Cross-sectional TEM micrographs showing the (a) TaSiO\(_x\)/(110)In\(_{Ga_{1-x}}\)-As structure, (b) at the In\(_{Ga_{1-x}}\)-As/InP interface (c) expanded view of the In\(_{Ga_{1-x}}\)-As epi layer, wherein facetting can be observed, and (d) oxide/IPL/In\(_{Ga_{1-x}}\)-As heterointerface, respectively.
Figure 10. XPS spectra of the (a(i)) Ta 4f7/2 CL and VBM of bulk-like (5 nm) TaSiOx; (a(ii)) As 3d5/2 CL and VBM of bulk-like (100)InGa1−As; (a(iii)) Ta 4f7/2 CL and As 3d5/2 CLs at the oxide/semiconductor interface taken from the 1.5 nm TaSiOx/(100)-InGa1−As sample; and (b) O 1s loss spectra used to extract the TaSiOx band gap. (c) Resulting band alignment at the TaSiOx/(100)InGa1−As oxide/semiconductor interface.

Figure 11. XPS spectra of the (a(i)) Ta 4f7/2 CL and VBM of bulk-like (5 nm) TaSiOx; (a(ii)) As 3d5/2 CL and VBM of bulk-like (110)InGa1−As; (a(iii)) Ta 4f7/2 and As 3d5/2 CLs at the oxide/semiconductor interface taken from the 1.5 nm TaSiOx/(110)-InGa1−As sample; and (b) O 1s loss spectra used to extract the TaSiOx band gap. (c) Resulting band alignment at the TaSiOx/(110)InGa1−As heterointerface.

Table 1. XPS CL-to-VBM Binding-Energy Difference and Band Offset Parameters for ALD Amorphous TaSiOx on Epitaxial (100)InGa1−As and (110)InGa1−As Epilayers

| BE difference | (100)InGa1−As | (110)InGa1−As |
|----------------|---------------|---------------|
| $E_{\text{InGa}_1}\text{As }3d_{5/2}-E_{\text{InGa}_1}\text{As }VBM$ | 40.88 ± 0.05 | 40.88 ± 0.05 |
| $\Delta E_C$ (eV) | 24.39 ± 0.05 | 24.16 ± 0.05 |
| $\Delta E_C$ (eV) | −13.91 ± 0.05 | −14.06 ± 0.05 |
| $\Delta E_C$ (eV) | −2.52 ± 0.05 | −2.65 ± 0.05 |
| $E_V$ of TaSiOx (eV) | 4.6 | 4.82 |
| $\Delta E_C$ (eV) | 1.3 ± 0.1 | 1.43 ± 0.1 |

over the linear region when fitting the VBM data. Figure 10b shows the O 1s spectra used to fit the band gap of the TaSiOx thin film. The resulting band gap, extracted as the onset of the energy loss spectrum relative to the O 1s peak, was determined to be ~4.60 eV. $\Delta E_C$ was then calculated to be 1.3 ± 0.1 eV using eq 2 and taking into consideration the alloy composition of InGa1−As to determine its corresponding band gap energy. Figure 10c schematically represents the resulting band alignment at the TaSiOx/(100)InGa1−As heterointerface in accordance with the values summarized in Table 1.

Lastly, Figure 11a–c shows the CL and the valence band spectra from each of the aforementioned samples for the epitaxially grown (110)InGa1−As orientation. Figure 11a shows the BE information of the (i) Ta 4f CL and VBM spectra of bulk-like TaSiOx. Also shown are the BE information for the (ii) As 3d CL and VBM spectra for (110)InGa1−As, and (iii) Ta 4f and As 3d CLs at the TaSiOx/(110)InGa1−As interface. As before, all measured binding energies are also summarized in Table 1. Following the XPS measurements for the (110)-InGa1−As/InP orientation, the values for $(E_{\text{TaSiO}_x}−E_{\text{VBM}})$, $(E_{\text{InGa}_1}\text{As }3d_{5/2}-E_{\text{InGa}_1}\text{As }VBM)$ and $\Delta E_{\text{CL}}$ were determined to be 24.16, 40.88, and −14.06 eV, respectively. Thus, the resulting $\Delta E_C$ of TaSiOx relative to (110)InGa1−As was determined to be −2.65 ± 0.05 eV using eq 1, which was larger than the observed $\Delta E_C$ for the (100)InGa1−As orientation. Figure 11b depicts the O 1s spectra used to fit the band gap of the TaSiOx film, found to be ~4.82 eV, which was also larger than the observed TaSiOx band gap for the (100)InGa1−As orientation, potentially implying an increase in Si (SiO2, $\chi = 0.9$ eV)58 incorporation within TaSiOx for (110) oriented films. $\Delta E_C$ was determined to be 1.43 ± 0.1 eV using eq 2 taking into consideration the compositionally dependent and measured InGa1−As and TaSiOx band gaps, respectively. At a glance, SiOx, with its band gap of ~9 eV, enhances the band gap of the resulting (Ta2O3)1−x(SiO2)x composite dielectric as a function of incorporation, thereby allowing for higher energy band discontinuities and increased carrier confinement.15,16,58 Figure 11c illustrates the resulting band alignment of the TaSiOx/(110)InGa1−As heterointerface in accordance with the values summarized in Table 1.

**CONCLUSIONS**

Crystallographically oriented epitaxial (100)InGa1−As and (110)InGa1−As layers were grown on InP substrates using MBE and evaluated for their structural and band alignment properties. X-ray analysis revealed the quasi-lattice-matched composition of the InGa1−As epilayers, as further corroborated by TEM analysis. Cross-sectional TEM micrographs revealed abrupt heterointerfaces between the atomic layer deposited TaSiOx and InGa1−As epilayers, essential for reducing interface scattering and increasing carrier mobility in InGa1−As transistors. Moreover, TEM analysis identified the presence of an (intentionally grown) SiO2 interlayer at the TaSiOx/InGa1−As interface, which could aid in the passivation of electrically active interface defect states. Valence and conduction band offsets between TaSiOx and InGa1−As were determined to be greater than 1.0 eV, a necessary component of gate leakage.
suppression in TaSiO$_x$/In$_x$Ga$_{1-x}$As MOS structures. Thus, these results provide guidance for the integration of TaSiO$_x$-based high-$\kappa$ gate dielectrics with In$_x$Ga$_{1-x}$As MOS devices in future FET applications.

**EXPERIMENTAL SECTION**

**Material Synthesis.** Crystallographically oriented p-type Be-doped 1 µm thick In$_x$Ga$_{1-x}$As (0.49 $\leq x \leq 0.53$) layers were grown on epitaxy-ready (100)InP and (110)InP substrates via solid source MBE. InP oxide desorption was performed using an arsenic over pressure of $\sim 10^{-3}$ Torr at 575 and 550 °C for (100)InP and (110)InP, respectively, noting that the temperatures referred to throughout this work are the thermocouple temperatures. During oxide desorption and each In$_x$Ga$_{1-x}$As epitaxy growth, in situ RHEED was used to monitor the sample surface. The growth temperature and the As$_2$/(In + Ga) flux ratios were 530 °C/450 °C and 30/32 for the (100)In$_x$Ga$_{1-x}$As and (110)In$_x$Ga$_{1-x}$As samples, respectively. The reduction in growth temperature between (100) and (110) orientations was a necessary step in order to reduce the magnitude of crystallographic faceting on the sample surface during growth. Following each growth, the substrate temperature was reduced to 275 °C under a gradually reducing As$_2$ over pressure, then further decreased to 150 °C for sample retrieval.

**Materials Characterization.** Each sample was characterized using AFM for surface morphology, high-resolution XRD for In composition and epilayer crystallinity, and cross-sectional TEM to elucidate the interfacial properties at the oxide/In$_x$Ga$_{1-x}$As interface. Cross-sectional TEM samples were prepared using conventional sample preparation methods, i.e.: mechanical polishing, dimpling, and Ar$^+$ ion milling at low temperature. Band offsets between the ALD TaSiO$_x$ and each crystallographically oriented In$_x$Ga$_{1-x}$As epilayer were determined using a Phi Quantera scanning XPS microprobe instrument with a monochromatized Al Kα (beam energy of 1486.7 eV) X-ray source. During XPS measurements, a constant flow of electrons were maintained in order to neutralize positive charge accumulation on the oxide surface. In addition, the band gap of TaSiO$_x$, on each crystallographically oriented In$_x$Ga$_{1-x}$As surface was determined using O 1 s loss spectra fitting. 1.5 nm TaSiO$_x$/1 µm (100)In$_x$Ga$_{1-x}$As and (110)In$_x$Ga$_{1-x}$As samples were used for the measurement of binding energies at the oxide/semiconductor interface. Additionally, (i) 5 nm TaSiO$_x$/1 µm In$_x$Ga$_{1-x}$As, and (ii) 1 µm InGaAs (i.e., without TaSiO$_x$) were used to acquire BE data for bulk TaSiO$_x$ and In$_x$Ga$_{1-x}$As, respectively. The Ta 4f and As 3d CL BE spectra, as well as the TaSiO$_x$ and InGaAs valence band BE spectra, were collected with a pass energy of 26.0 eV and an exit angle of 45°. The binding energies were corrected by adjusting the C 1s CL peak position to 285.0 eV for each sample surface. Curve fitting was performed using CasaXPS v2.3.14 employing a Lorentzian convolution with a Shirley-type background.

During sample preparation, each In$_x$Ga$_{1-x}$As surface was degreased using acetone, isopropanol, and deionized (DI) water in 60 s sequential increments. After degreasing, samples were treated with 20% (NH$_4$)$_2$S for 10 min prior to TaSiO$_x$ ALD, wherein the sulfur passivation timing was selected based on our previously-reported work on GaAsSb.[27] S and 1.5 nm TaSiO$_x$ thin films were then deposited at 250 °C using a Cambridge NanoTech ALD system with tantalum(V) ethoxide, TBOs, and DI water as precursors. An initial TBOs/H$_2$O full-cycle was used to prime the sample surface, followed by 16/3 (Ta/Si) super-cycles for the 5 nm/1.5 nm TaSiO$_x$, respectively, wherein each super-cycle consisted of one SiO$_2$ cycle for every six Ta$_2$O$_5$ cycles. The approximate growth rate used was 0.5 Å/cycle.

**AUTHOR INFORMATION**

**Corresponding Author**

E-mail: mantu.hudait@vt.edu. Phone: (540) 231-6663. Fax: (540) 231-3362 (M.K.H.).

**ORCID**

Mantu K. Hudait: 0000-0002-9789-3081
Michael B. Clavel: 0000-0002-2925-6099

**Notes**

The authors declare no competing financial interest.

**ACKNOWLEDGMENTS**

M.B.C. acknowledge partial support from the NSF under grant number ECCS-1507950. Authors would like to acknowledge S. Saluru and A. Ghosh for technical discussion. The authors would like to acknowledge the NCFL-Institute for Critical Technology and Applied Science as well as Virginia Tech Nanofabrication facilities for assistance during materials characterization and fabrication.

**REFERENCES**

(1) Chau, R.; Datta, S.; Doczy, M.; Doyle, B.; Jin, B.; Kavaliros, J.; Majumdar, A.; Metz, M.; Radosavljevic, M. Benchmarking Nanotechnology for High-performance and Low-power Logic Transistor Applications. IEEE Trans NanoTechnol. 2005, 4, 153–158.

(2) Takagi, S.; Isawa, T.; Tezuka, T.; Numata, T.; Nakahara, S.; Hirashita, N.; Moriymata, Y.; Usuda, K.; Toyoda, E.; Dissanayake, S. Carrier-Transport-Enhanced Channel CMOS for Improved Power Consumption and Performance. IEEE Trans. Electron Device 2008, 55, 21–39.

(3) Radosavljevic, M.; Chau-Kung, B.; Corcoran, S.; Hudait, M. K.; Dewey, G.; Fastenau, J. M.; Kavaliros, J.; Liu, W. K.; Lubyshev, D.; Metz, M.; Millard, K.; Rachmady, W.; Shah, U.; Chau, R. Advanced High-K Gate Dielectric for High-Performance Short-Channel In$_x$Ga$_{0.53}$As Quantum Well Field Effect Transistors on Silicon Substrate for Low Power Logic Applications. IEDM Technical Digest, 2009; pp 319–322.

(4) Radosavljevic, M.; Dewey, G.; Fastenau, J. M.; Kavaliros, J.; Kothar, Y.; Chu-Kung, B.; Liu, W. K.; Lubyshev, D.; Metz, M.; Millard, K.; Mukherjee, N.; Pan, L.; Pillarsetty, R.; Rachmady, W.; Shah, U.; Chau, R. Non-planar, Multi-gate InGaAs Quantum Well Field Effect Transistors With High-k Gate Dielectric and Ultra-scaled Gate-to-drain/Gate-to-source Separation for Low Power Logic Applications. IEDM Technical Digest, 2010; pp 126–129.

(5) Radosavljevic, M.; Dewey, G.; Basu, D.; Boardman, J.; Chu-Kung, B.; Fastenau, J. M.; Kabehie, S.; Kavaliros, J.; Le, V. C.; Liu, W. K.; Lubyshev, D.; Metz, M.; Millard, K.; Mukherjee, N.; Pan, L.; Pillarsetty, R.; Rachmady, W.; Shah, U.; Then, H. W.; Chau, R. Electrostatics Improvement in 3-D Tri-gate Over Ultra-Thin Body Planar InGaAs Quantum Well Field Effect Transistors with High-K Gate Dielectric and Scaled Gate-to-Drain/Gate-to-Source Separation. IEDM Technical Digest, 2011; pp 765–768.

(6) Hudait, M. K.; Dewey, G.; Datta, S.; Fastenau, J. M.; Kavaliros, J.; Liu, W. K.; Lubyshev, D.; Pillarsetty, R.; Rachmady, W.; Radosavljevic, M.; Rakshit, T.; Chau, R. Heterogeneous Integration of Enhancement Mode In$_x$Ga$_{0.53}$As Quantum Well Transistor on Silicon Substrate Using Thin (<2μm) Composite Buffer Architecture for High-speed and Low-voltage (0.5V) Logic Applications. IEDM Technical Digest, 2007; pp 625–628.

(7) Krivc, S.; Poljak, M.; Suligoj, T. Electron Mobility in Ultra-thin InGaAs Channels: Impact of Surface Orientation and Different Gate Oxide Materials. Solid-State Electron. 2016, 115, 109–119.

(8) Yerino, C. D.; Liang, B.; Huffaker, D. L.; Simmonds, P. J.; Lee, M. L. Review Article: Molecular beam epitaxy of lattice-matched InAlAs
and InGaAs layers on InP (111)A, (111)B, and (110). J. Vac. Sci. Technol. B 2017, 35, 010801.

(9) Dewey, G.; Chu-Kung, B.; Boardman, J.; Fastenau, J. M.; Kavalieros, J.; Kotlyar, R.; Liu, W. K.; Lubychev, D.; Metz, M.; Mukherjee, N.; Oakey, P.; Pillarsetty, R.; Radosavljevic, M.; Then, H. W.; Chau, R. Fabrication, Characterization, and Physics of III-V Heterojunction Tunneling Field Effect Transistors (H-TFET) for Steep Sub-Threshold Swing. IEDM Technical Digest, 2011; pp 785–788.

(10) Dewey, G.; Chu-Kung, B.; Kotlyar, R.; Metz, M.; Mukherjee, N.; Radosavljevic, M. III-V Field Effect Transistors for Future Ultra-low Power Applications. VLSI Technology Technical Digest, 2012; pp 45–46.

(11) Trinh, H. D.; Chang, E. Y.; Wu, P. W.; Wong, Y. Y.; Chang, C. T.; Hsieh, Y. F.; Yu, C. C.; Nguyen, H. Q.; Lin, Y. C.; Lin, K. L.; Hudait, M. K. The Influences of Surface Treatment and Gas Annealing Conditions on the Inversion Behaviors of the ALD Al2O3/n-In0.53Ga0.47As MOSCAPs. Appl. Phys. Lett. 2010, 97, 042903.

(12) Fu, Y.-C.; Peralagu, U.; Millar, D. A. J.; Lin, J.; Povey, I.; Li, X.; Monaghan, S.; Droopad, R.; Hurley, P. K.; Thayne, I. G. The Impact of Forming Gas Annealing on the Electrical Characteristics of Sulfur Passivated Al2O3/n-In0.53Ga0.47As (110) Metal-Oxide-Semiconductor Capacitors. Appl. Phys. Lett. 2017, 110, 142905.

(13) Yokoyama, M.; Suzuki, R.; Taoka, N.; Takenaka, M.; Takagi, S. Impact of Surface Orientation on (100), (111)A, and (111)B InGaAs Surfaces with In Content of 0.53 and 0.70 on Their Al2O3/InGaAs Metal-Oxide-Semiconductor Interface Properties. Appl. Phys. Lett. 2016, 108, 192111.

(14) Kent, T.; Tang, K.; Chobpattana, V.; Negara, M. A.; Edmonds, M.; Mitchell, W.; Sahu, B.; Galatage, R.; McIntyre, P.; Kimmel, A. C. The Influence of Surface Preparation on Low Temperature H2O ALD on InGaAs (001) and (110) Surfaces. J. Chem. Phys. 2015, 143, 164711.

(15) Adelmann, C.; Lin, D.; Nyns, L.; Schepers, B.; Delabie, A.; Van Elshocht, S.; Caymax, M. Atomic-Layer-deposited Tantalum Silicate as a Gate Dielectric for III-V MOS Devices. Microelectron. Eng. 2011, 88, 1098–1100.

(16) Adelmann, C.; Delabie, A.; Schepers, B.; Rodriguez, L. N. J.; Franquet, A.; Conard, T.; Opsomer, K.; Vaesen, I.; Moussa, A.; Pourtois, G.; Pierloot, K.; Caymax, M.; Van Elshocht, S. Atomic Layer Deposition of Tantalum Oxide and Tantalum Silicate from Chloride Precursors. Chem. Vap. Deposition 2012, 18, 225–238.

(17) Chou, H. Y.; Afanas’ev, V. V.; Thoan, N. H.; Adelmann, C.; Lin, H. C.; Houssa, M.; Stemsas, A. Internal Photoemission at Interfaces of ALD Ta2O5 Insulating Layers Deposited on Si, InP and In0.53Ga0.47As. IOP Conf. Ser.: Mater. Sci. Eng. 2012, 41, 012019.

(18) Afanas’ev, V. V.; Chou, H.-Y.; Thoan, N. H.; Adelmann, C.; Lin, H. C.; Houssa, M.; Stemsas, A. Charge Instability of Atomic-layer Deposited Ta2O5 Insulators on Si, InP, and In0.53Ga0.47As. Appl. Phys. Lett. 2012, 100, 202104.

(19) Han, J. H.; Ungur, E.; Franquet, A.; Opsomer, K.; Conard, T.; Moussa, A.; De Gendt, S.; Van Elshocht, S.; Adelmann, C. Atomic Layer Deposition of Tantalum Oxide and Tantalum Silicate from TaCl5, SiCl4, and O2: Growth Behavior and Film Characteristics. J. Mater. Chem. C 2013, 1, 5981–5989.

(20) Kukli, K.; Ritala, M.; Leskelä, M. Atomic Layer Epitaxy Growth of Tantalum Oxide thin Films from Ta(OC2H5)5 and H2O. J. Electrochem. Soc. 1995, 142, 1670–1675.

(21) Gordon, R. G.; Becker, J.; Hausmann, D.; Suh, S. Alternating Layer Chemical Vapor Deposition (ALD) of Metal Silicates and Oxides for Gate Insulators. Mat. Res. Soc. Symp. Proc. 2001, 670, K2.4.1–K2.4.6.

(22) Sears, L. E. Investigations of Surface Reconstructions and Inverse Stransi Krastanov Growth in Phs. Ph. Thesis, The University of Michigan, 2009.

(23) Brillson, L. J. Surfaces and Interfaces of Electronic Materials; Wiley-VCH: Weinheim, Germany, 2010.

(24) Bhat, R.; Koza, M. A.; Hwang, D. M.; Brasil, M. J. S. P.; Nahory, R. E.; Oe, K. OMVCD Growth of InP, InGaAs, and InGaAsP on (110) InP Substrates. J. Cryst. Growth 1992, 124, 311–317.

(25) Vardy, R.; Mahajan, S.; Bhat, R. Microstructural Characteristics of (110) InGaAs Layers Grown by OMVPE. Mater. Sci. Eng. B 1995, 33, 148–155.

(26) Ueda, O.; Nakata, Y.; Nakamura, T.; Fujii, T. TEM Investigation of CuAu-I Type Ordered Structures in MBE-Grown InGaAs Crystals on (110) InP Substrates. J. Cryst. Growth 1991, 115, 375–380.

(27) Sears, L. E.; Clavel, M.; Hudait, M. K. Tailoring the Valence Band Offset of Al2O3 on Epitaxial GaAs, Sub, with Tunable Antimony Composition. ACS Appl. Mater. Interfaces 2015, 7, 28624–28631.

(28) Kraut, E. A.; Grant, R. W.; Waldrop, J. R.; Kowalczyk, S. P. Semiconductor Core-Level to Valence-Band Maximum Binding-Energy Differences: Precise Determination by X-ray Photoelectron Spectroscopy. Phys. Rev. B: Condens. Matter Mater. Phys. 1983, 28, 1965–1977.

(29) Zhu, Y.; Jain, N.; Hudait, M. K.; Maurya, D.; Varghese, R.; Priya, S. X-ray Photoelectron Spectroscopy Analysis and Band offset Determination of CeO2 Deposited on Epitaxial (100), (110), and (111) Ge. J. Vac. Sci. Technol. B 2014, 32, 011217.

(30) Zhu, Y.; Jain, N.; Mohata, D. K.; Datta, S.; Lubychev, D.; Fastenau, J. M.; Liu, A. K.; Hudait, M. K. Band Offset Determination of Mixed As/Sb type-II Staggered Gap Heterostructure for n-Channel Tunnel Field Effect Transistor Application. J. Appl. Phys. 2013, 113, 024319.

(31) Miyazaki, S. Photoemission Study of Energy-band Alignments and Gap-state Density Distributions for High-k Gate Dielectrics. J. Vac. Sci. Technol. B 2001, 19, 2212–2216.

(32) Miyazaki, S. Characterization of High-k Gate Dielectric/Silicon Interfaces. Appl. Surf. Sci. 2002, 190, 66–74.

(33) Atanassova, E.; Spasov, D. Thermal Ta2O5-Alternative to SiO2 for Storage Capacitor Application. Microelectron. Reliab. 2002, 42, 1171–1177.

(34) Atanassova, E.; Dimitrova, T.; Kopinarov, J. AES and XPS study of thin RF-sputtered Ta2O5 layers. Appl. Surf. Sci. 1995, 84, 193–202.

(35) Fujimura, N.; Ohra, M.; Mikihara, K.; Miyazaki, S. Evaluation of Valence Band Top and Electron Affinity of SiO2 and Si-based Semiconductors Using X-ray Photoelectron Spectroscopy. J. Appl. Phys. 2016, 117, 085306.

(36) Ceervo, M. Ion-beam Sputtering of (Ta2O5)x(SiO2)y Composite Thin Films. Thin Solid Films 1995, 258, 91–103.