SHARP: An Adaptable, Energy-Efficient Accelerator for Recurrent Neural Networks

REZA YAZDANI AMINABADI, Microsoft, Canada
OLATUNJI RUWASE, MINJIA ZHANG, and YUXIONG HE, Microsoft, USA
JOSE-MARIA ARNAU and ANTONIO GONZÁLEZ, Universitat Politecnica de Catalunya, Spain

The effectiveness of Recurrent Neural Networks (RNNs) for tasks such as Automatic Speech Recognition has fostered interest in RNN inference acceleration. Due to the recurrent nature and data dependencies of RNN computations, prior work has designed customized architectures specifically tailored to the computation pattern of RNN, getting high computation efficiency for certain chosen model sizes. However, given that the dimensionality of RNNs varies a lot for different tasks, it is crucial to generalize this efficiency to diverse configurations.

In this work, we identify adaptiveness as a key feature that is missing from today’s RNN accelerators. In particular, we first show the problem of low resource utilization and low adaptiveness for the state-of-the-art RNN implementations on GPU, FPGA, and ASIC architectures. To solve these issues, we propose an intelligent tiled-based dispatching mechanism for increasing the adaptiveness of RNN computation, in order to efficiently handle the data dependencies. To do so, we propose Sharp as a hardware accelerator, which pipelines RNN computation using an effective scheduling scheme to hide most of the dependent serialization. Furthermore, Sharp employs dynamic reconfigurable architecture to adapt to the model’s characteristics.

Sharp achieves $2\times$, $2.8\times$, and $82\times$ speedups on average, considering different RNN models and resource budgets, compared to the state-of-the-art ASIC, FPGA, and GPU implementations, respectively. Furthermore, we provide significant energy reduction with respect to the previous solutions, due to the low power dissipation of Sharp (321 GFLOPS/Watt).

CCS Concepts: • Computer systems organization → Parallel architectures; • Computing methodologies → Machine learning;

Additional Key Words and Phrases: Recurrent Neural Network (RNN), Long-Short-Term Memory (LSTM), accelerator, scheduling, reconfigurability, low power

ACM Reference format:
Reza Yazdani Aminabadi, Olatunji Ruwase, Minjia Zhang, Yuxiong He, Jose-Maria Arnau, and Antonio González. 2023. SHARP: An Adaptable, Energy-Efficient Accelerator for Recurrent Neural Networks. ACM Trans. Embedd. Comput. Syst. 22, 2, Article 30 (January 2023), 23 pages.
https://doi.org/10.1145/3552513

This work has been supported by the CoCoUnit ERC Advanced Grant of the EU’s Horizon 2020 program (Grant No. 833057), the Spanish State Research Agency (MCIN/AEI) under Grant No. PID2020-113172RB-I00, and the ICREA Academia program.

Authors’ addresses: R. Yazdani Aminabadi, Microsoft, Canada; email: reyazda@microsoft.com; O. Ruwase, M. Zhang, and Y. He, Microsoft, USA; emails: [olruwase, minjiaz, yuxhe@microsoft.com]; J.-M. Arnau and A. González, Universitat Politècnica de Catalunya, Spain; emails: [jarnau, antonioj]@ac.upc.edu.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© 2023 Association for Computing Machinery.
1539-9087/2023/01-ART30 $15.00
https://doi.org/10.1145/3552513

ACM Transactions on Embedded Computing Systems, Vol. 22, No. 2, Article 30. Publication date: January 2023.
1 INTRODUCTION

Recurrent Neural Networks (RNNs) represent a well-known Deep Learning (DL) model \[6, 15, 29\], with increasing popularity for applications that are based on sequence-to-sequence processing \[8, 32, 37, 38\], such as speech recognition \[24\] and machine translation \[5\]. A key attribute of this class of neural networks is that they use past information to improve model accuracy. Long-Short-Term Memory (LSTM) \[15\] and Gated-Recurrent Unit (GRU) are the two most commonly used RNNs. They can potentially remember useful information over a long period of time, providing high accuracy. RNNs have shown great effectiveness in many sequence processing problems and have fostered state-of-the-art research innovations, such as in natural language processing tasks, e.g., machine reading comprehension \[30, 39, 46\] and language modeling \[2, 20, 25\], and speech recognition \[21, 28\].

To meet the requirements of real-time inference at large scale, a high-performance and energy-efficient accelerator for RNN is highly desired. However, two reasons make it very difficult to accomplish efficient RNN computation by CPUs or GPUs in parallel \[1, 31\]: (1) recurrent behavior of RNN architecture which imposes several data dependencies, and (2) limited parallel tasks due to the enforced low batch size by Service-Level Agreements (SLAs) in the inference evaluation \[9, 17\].

First, RNN has complex dependencies and serialization, which limits the amount of parallelism that can be exploited by many cores. Take the state-of-the-art RNN in cuDNN library \[4\] on GPU as an example. Figure 1 shows that FLOP efficiency, i.e., the relative FLOPs performance to the peak, for a high-end GPU (Titan V), when running different applications. Note that the evaluation is measured by enabling tensor-core units (TCUs) using the FP16/FP32 mixed precision, as explained in \[43\]. As seen, GPU is extremely under-utilized when performing services of batch size 1. Furthermore, even when using a larger batch size of 64, the GPU achieves moderate utilization, between 4% and 28% of peak performance. The reason is that GPU only operates efficiently when there is high level of parallelism available, such as for training. However, for RNN inference, even though the amount of computation (matrix-vector multiplications) increases for long sequences, as in speech recognition or machine translation tasks, the parallelism is limited due to recurrent steps and data dependencies.

Second, for the online inference scenario, queries come in one-by-one and have stringent latency SLA, often in single milliseconds \[9, 17\]. This requirement further reduces data reuse and available parallelism in RNN inference. Recently, there have been several efforts on either CPU \[45\], or GPU \[1, 17\], to improve the efficiency of RNN inference. However, they show poor scalability for either small or large models with different sequence length.

Because the performance of a RNN on general-purpose processors has difficulties to meet the requirements of real-time inference in modern applications, accelerating a RNN through either customized architectures \[31, 40\] or neural processing units (NPUs) \[9, 18\] has been recently explored. These systems are implemented on either ASICs or FGPA. FGPA are attractive for their cost and reconfigurability, whereas ASICs are more energy-efficient. However, we show that even though previous accelerators have achieved good performance improvement over CPUs and GPUs, they suffer from two important issues, which are low resource utilization and suboptimal energy consumption. There are two reasons why existing approaches have low resource utilization: (1) they are efficient only for certain configurations, but they become inefficient when the model configurations start to change; and (2) they do not achieve a well-balanced execution pipeline as the available hardware resources increase. Although the two state-of-the-art implementations, Microsoft’s BrainWave \[9\] and Google’s TPU \[18\], can achieve high utilization on certain models (e.g., CNNs) and configurations, they only achieve an average utilization of 18% and 3.5% for LSTMs,
respectively. We elaborate on the scaling issues of two state-of-the-art ASIC- and FPGA-based RNN accelerators in Section 3.

In this article, we propose Sharp, an adaptable and energy-efficient architecture for RNN inference acceleration. We show that by carefully analyzing the unique challenge and special characteristics of RNNs, we could combine a system-level scheduling scheme and a hardware reconfigurability design to efficiently overcome the data dependencies and low parallelism issue, which yields the most efficient workload-dispatching configuration for each model and addresses the low resource utilization challenges from the previous designs. In particular, we introduce the unfolded scheduling which significantly reduces the length of the RNN critical path while also strictly overlapping the computations and data transfer time. Furthermore, we introduce dynamic reconfigurability that allows the accelerator to adaptively get high resource utilization for different RNN configurations and handle padding caused by matrix-vector multiplication more effectively. Moreover, we show that even though the total power per time unit increases marginally, our design achieves much higher energy-efficiency than existing approaches by making the RNN computations a lot faster.

Overall, we sum up the article’s contributions as follows:

- We propose Sharp, a Scalable, High-performance RNN Accelerator, which removes pipeline stalls and resources’ idleness through Reconfiguration and better handles Padding in matrix-vector multiplication.
- We analyze RNN’s critical-path delay, considering its data dependencies, and identify opportunities to hide the latency of sequential parts. We then develop a new scheduling scheme resolving all dependencies.
- To increase the adaptability of our system running different models, we implement a reconfigurable compute engine that delivers the most efficient resource mapping.
- We conduct a thorough evaluation and demonstrate average speedups of 2×, 2.8×, and 82× with respect to the state-of-the-art ASIC, FPGA, and GPU implementations. Furthermore, we obtain 1.7× and 7.4× higher FLOPS/Watt compared to the previous ASIC and FPGA designs, respectively.

The remainder of this article is organized as follows. Section 2 provides some background on LSTM as an RNN network. Section 3 furthermore introduces some challenges and opportunities regarding RNN acceleration design. Next, we introduce our proposed scheduling technique in Section 5. Afterward, we describe Sharp’s design in Section 4. Then, Section 6 discusses the architecture’s reconfigurability. We describe the evaluation methodology in Section 7 and show the
Fig. 2. LSTM computation overview. By looking at the formulas, we see two types of data dependency—intra-sequence and across sequence—in an LSTM cell.

experimental results in Section 8. Finally, Section 9 reviews some related work, and Section 10 sums up the main conclusions of this work.

2 RNN BACKGROUND

RNN architectures can simply capture short-term dependencies. However, exploiting long-term dependencies is challenging and useful at the same time, increasing the quality of the deep-learning models. With this regard, Long-Short-Term Memory (LSTM) is considered as the most successful and widely used RNN design, with applications in speech recognition [21, 28], machine translation [42], and language modeling [2, 20, 25]. In this section, we explain in detail the structure and behavior of LSTM networks.

An LSTM network is composed of a chain of LSTM cells, and each cell processes two vectors, $x_t$ and $h_t$, at each timestep, corresponding to the input and hidden vectors of the forward and recurrent connections, respectively. It employs four gates in order to recurrently update the cell state and also compute the output. At each recurrent phase, the gates carry out the following actions: the input gate ($i_t$) decides how the current input affects the cell state, while the forget gate ($f_t$) removes the amount of useless information from the current cell state; the cell-update gate ($g_t$) modulates the amount of input information that is considered as a candidate to update the cell state; finally, the output gate ($o_t$) decides what information to emit from the cell.

Figure 2 formulates the detailed computation of LSTM at each timestep. As depicted, each LSTM gate performs two matrix-vector multiplications (MVMs), which finally decide how to update the cell state ($c_t$), and how to generate the hidden output vector ($h_t$) that is recurrently sent to the following timestep. Two kinds of dependencies exist in these computations: intra-sequence, since all the gate’s activations must be ready before updating the cell or generating the output; and across-sequence, meaning that each step has to wait until its recurrent input is received from the previous timestep. Later, we will discuss the parallelism constraints due to the sequential behavior imposed by these dependencies.

3 CHALLENGES AND OPPORTUNITIES

Most of the previous accelerators are designed for a variety of neural networks rather than being tightly optimized for RNNs, specifically LSTM. For instance, NPUs [9, 18] have the parallel multiply-accumulation (MAC) stage as the heart of their pipeline and are not optimized in case the serial part becomes the performance bottleneck for some models. On the other hand, customized accelerators [12, 31] use a relatively small resource budget, which therefore causes a large delay for MVM, hence overlap the remaining LSTM computation that needs to run sequentially. However, when using more MACs, the issue of efficiently handling LSTM’s dependencies still remains.
Figure 3 shows the latency and utilization of BrainWave for different LSTM sizes. As the size of the hidden layers decreases, utilization drops drastically, whereas the latency remains the same. However, an efficient design should operate faster as the LSTM workload reduces. The reason for such performance inefficiency is that BrainWave’s pipeline is mainly optimized for some particular large models rather than being adaptable to various models. As stated in [9], for small LSTM, BrainWave’s utilization drops due to two main reasons: (i) the design of large tile dimension for the multiplication units, resulting in wasteful work and resource under-utilization; and (ii) the deep pipeline which delays the writing of the dependent data back. In other words, the pipeline is not well balanced in assigning resources to different stages based on the models’ requirements, which causes many stalls in case one stage is slower.

On the other hand, some designs obtain good performance efficiency for a specific model only when resources are limited, but are inefficient with larger resource budgets. For instance, we thoroughly evaluate E-PUR [31], the state-of-the-art dense RNN accelerator, by experimenting across different numbers of multiply-adder units. Figure 4 shows the performance improvement obtained by increasing resources when accelerating EESEN [24], one of the benchmarks used in [31]. As seen, by raising the multiply-add units above 4K, we are not able to achieve an efficient speedup compared to the increase in the number of resources.

An LSTM cell computes eight different MVMs which can run in parallel at each timestep. Previous proposals mainly use vector-vector (VV) [31], vector-matrix (VM) [9], and matrix-matrix (MM) [18] primitives, which are the most simple, straightforward hardware approaches. However, they are less flexible since their vector and matrix dimensions are set to a fixed size, which results
in resources’ under-utilization in many cases. In this work, we use vector-scalar (VS) as the basic primitive and implement VV and VM by merging VSs in different dimensions. This way, we can implement resizable primitives by using VSs of different sizes.

To address the aforementioned challenges, we propose SHARP in the next section, as a reconfigurable RNN accelerator design with an efficient pipelining mechanism combined with a new scheduling.

4 SHARP’S ARCHITECTURE

In this section, we present the architecture of SHARP. First, we describe the accelerator’s pipeline considering LSTM processing flow. Next, we elaborate on each pipeline stage. Finally, we discuss the balance between different component’s latency in order to keep the pipeline fully utilized.

4.1 Overview

Figure 5 illustrates the SHARP’s hierarchical pipelined architecture composed of three stages: Compute Unit, Activation MFU (A-MFU), and Cell Updater. Moreover, SHARP uses local FIFOs at all stages in order to control the dataflow and also decouple the producer and consumer pattern as well as computation and memory accesses. Considering LSTM computations, the pipeline performs the following tasks at each timestep: First, Compute Unit multiplies the weight matrix and input/hidden vector in a tiled-based fashion, by fetching data from weight and I/H buffers, respectively; second, after completing each gate’s MVM for both input and hidden vectors, A-MFU runs the activation function, i.e., sigmoid or hyperbolic tangent, on the MVM’s result. Finally, Cell Updater uses all four gates’ activated results to update the cell state and produce the hidden outputs for the next step.

In addition to the functional units, SHARP includes two memory components in order to store the synaptic weight matrices and input and hidden vectors necessary for one RNN layer’s evaluation. This way, we can avoid most of the expensive off-chip memory accesses, which is identified as the main feature in most of the state-of-the-art hardware implementations [9, 18, 31]. Regarding the I/H buffer, we use SRAM in order to reduce the access latency and since it often gets modified between sequence processing. Moreover, we model weight buffer as a multi-banked SRAM memory, providing terabytes per second of bandwidth in order to feed the MAC functional unit with maximum throughput. Due to the predictable pattern of RNN computation, we can easily interleave the weight matrices across different memory banks and fully utilize the multiply units.
Fig. 6. Vector Multiply plus weight and I/H memory buffers (left) and R-Add-Reduce (right) structure. By using different configurations shown in Figure 7, we partition the multiplication outputs and reroute tree-adder’s outputs using four multiplexers accordingly. Based on the selected MVM tiling configuration, we generate 1k to 8k outputs.

without having collisions in accessing similar memory line. Additionally, we use two double-buffered scratchpad memories for storing the cell state and intermediate results produced between the recurrent timesteps.

In the following, we go over the main difference of the SHARP’s design compared to the previous work. Specifically, we will present the reconfigurability for the multiply-add operations and choose the best tiling dimension for the matrix multiplication based on the application need and the hardware availability. In the next section, we discuss several scheduling methods and propose one which can tightly couple with SHARP’s pipeline, resulting in both high throughput and low latency compared to the previous designs.

4.2 Resizable MVM Tile-Engine

Prior works often use the Dot Product Unit (DPU), which operates on two vectors, to perform MVM by dispatching the weight matrix columnwise [9, 18, 31, 40]. However, we observe that the former scheme has to reduce the result vectors into several outputs which may require two reduction levels (such as in [9]). In contrast, we consider rowwise selection for the basic vector operation. Figure 6 (left) shows our Compute Unit structure plus the weight and input and hidden buffers. The Compute Unit is equipped by NK-width VS multipliers, each multiplying an input/hidden by k-row elements of the weight matrix and producing NK partial results. The Compute Unit then generates one or multiple vectors of partial sums by accumulating the result vectors, requiring only one-level reduction. As depicted by Figure 7, we can allocate the N VS units both rowwise or columnwise, generating resizable MVM tile-engines to go over gate’s computation in a tiled fashion. In the next section, we will show that different choices of K and VS mapping impact performance and utilization of SHARP when running different models.

We design Reconfigurable Add Reduce (R-Add-Reduce) using a tree-adder that sums all the K-vector results into a K partial sum (Figure 6). This way, we reduce the results in the case where all the VS units are mapped columnwise as shown in Config 4 of Figure 7. Therefore, R-Add-Reduce has a maximum latency of log(N), when traversing all tree-adder’s levels. In order to hide this delay, we pipeline all the levels of tree, resulting in a one-cycle add-reduction if the pipeline is full. As Figure 7 depicts, we can update between 1K and 8K accumulators by choosing the different configurations, as we reach the four last levels of tree. Upon completion of each MVM, the accumulators are
Fig. 7. Different MVM configurations chosen based on the $k$-width of the VS units. We consider 32 as the $k$.

released for the next phase of the different types of RNN cell’s computation. As the computation of Figure 2 formulates, the input and hidden vectors must be processed before sending out the result from $R-Add-Reduce$ to $Activation MFU$.

4.3 Gate Activation and Cell Update

$Activation MFU$ is as a configurable multi-functional unit, composed of different arithmetic functions operating several floating-point operations including shift, addition, division, and exponentiation. By combining these units, we implement the two activation functions (sigmoid and hyperbolic tangent) applied to the gate’s outputs. We use the same approach proposed in [31], in order to configure MFU data transfer based on each activation function. For instance, MFU carries out the following actions to get the sigmoid of $X$:

$$X = e^X \rightarrow X = X + 1 \rightarrow X = \frac{1}{X}. \quad (1)$$

Based on our synthesis evaluation using Synopsys Design Compiler [33] combined with a 32 nm technology library, we calculate MFU’s critical-path delay as 29.14 ns for hyperbolic tangent function. We then partition these operations as shown in Figure 5, to efficiently pipeline them, achieving one-cycle latency for performing the activation function on each gate’s output.

As soon as all four gates’ activation results are ready, $Cell Updater$ starts the following two sequential tasks: updating the cell state, and producing the hidden outputs. Regarding the calculation of cell state ($c_t$), $Cell Updater$ uses the outputs of input, forget, and cell-update gates, plus the previous cell state (see Figure 2). Then, to compute the hidden outputs ($h_t$), a hyperbolic tangent is applied to the new cell state, and the result is multiplied by the mask generated from the output gate. Therefore, $Cell-Updater$ also includes an A-MFU plus several pointwise fp16-multiply vector units and a fp32-add vector unit. We pipeline all the operations in order to assure that the calculation of every $\frac{K}{4}$ element of hidden outputs (combining the four gates outputs) finish at each cycle (providing that pipeline is always full).

4.4 Pipeline Efficiency

RNN computation consists of several data dependencies, which makes it very challenging to design an efficient pipeline to overlap the independent and the sequential parts. We employ $Unfolded$ scheduler (Section 5) on top of our pipeline design in order to improve performance under different resource configurations. As the MVM operations include an important share of RNN processing, the main focus of previous proposals is to provide more parallelism by increasing MAC resources and reduce RNN latency. However, we observe that for several applications RNN computation can cause a lot of stalls due to its serialization, which limits parallelization. For instance, LSTM models with small dimensions that process long sequences are the most tangible examples that require
dealing with lots of dependencies besides the parallel task of MVMs. Thus, we cannot achieve a reasonable performance improvement by only providing high amounts of parallelism.

In order to achieve the best throughput, all the pipeline stages should be kept fully utilized. This means that the different components must have similar latency in order for the pipeline to flow without any stalling. Otherwise, it happens that one stage operates faster or slower than others, causing stalls or idleness. This results in under-utilization because of uneven distribution of the amount of work and the number of resources between different stages. In our design, we divide the workload of RNN based on their types of operation, whether they are dependent or independent, and then explore various numbers of resources for each part. Our experiments show that there is a high correlation between the scheduling scheme and the way pipeline resources are allocated to each part of RNN computation. Furthermore, there is not just one best resource mapping (tiling dimension) to evaluate all the RNN models, since each model has different requirements based on the ratio between parallel and serial tasks. Therefore, by adding some level of reconfigurability at the Compute Unit and R-Add-Reduce components, we increase our design’s adaptability by tailoring the best configuration for each model. We elaborate on the reconfigurability technique in Section 6.

5 SHARP’S LSTM SCHEDULE

There have been several scheduling approaches proposed in the previous LSTM implementations. These schemes mainly focus on the different processing order of the gates \[^{[9, 31]}\] and the input and hidden vectors \[^{[12, 45]}\]. However, they result in sub-optimal resource utilization due to inefficient handling of data dependencies because of not pipelining the whole LSTM. Existing works mainly focus on speeding up MVMs with a high level of parallelism. But according to Amdahl’s Law, overall performance is bounded by the serial execution of the cell state and hidden units. To overcome this challenge, we propose Unfolded schedule, which removes all the parallelism inefficiencies by strictly overlapping the dependent and independent parts of computation.

There have been two basic schedulers employed in the previous proposals: Sequential \[^{[9, 12, 18]}\] and Intergate \[^{[31, 40]}\]. Figure 8(a) and (c) show the two schemes graphically. Sequential scheduling computes the gates in a sequential manner, one gate after another, whereas Intergate scheduling runs all gates’ multiplication together by sharing MAC resources. Although the two techniques have equal latency in processing the gates which includes the MVM and gate activation, there is a slight difference between them. Intergate scheduling can better hide the latency of updating the cell state and computing the hidden units, by pipelining them with the gates’ computation (output-based tiling). On the other hand, Sequential scheduling has to wait until reaching the last gate (Output) for continuing with the cell-state update and producing hidden units. We will show that the latter schedule outperforms the former in cases that MVM is highly parallelized and operates too fast. However, the challenge is that it makes the serial portion of LSTM computation the main bottleneck.

Figure 8(d) depicts the Unfolded technique graphically. As illustrated, we first process the input MVM of each timestep and save its result in an intermediate buffer. In other words, we unfold the MVM of the input and hidden vectors in order to hide the serialization delay of the recurrent step \(t\) with the input MVM of step \(t + 1\) (across-sequence dependency), as there is no dependency between the input sequence vectors. Then, after accumulating the hidden MVM’s output with the buffered input results, we can apply the activation function, update the cell state, and generate the hidden outputs. By processing all gates simultaneously, we can overlap the computation of cell state and hidden units (intra-sequence dependency), by pipelining them in the output-based tiling manner. By using such computation order, we completely overlap the critical-path delay for evaluating LSTM, significantly increasing the utilization rate of parallel MAC resources by hiding the two types of LSTM dependencies shown in Figure 2.
Figure 8 shows the LSTM critical-path timeline, including the gates’ MVMs plus the recurrent serial computation, for the different scheduling methods. In order to go over the gate’s MVM, we divide the weight matrix into several blocks (shown as red boxes) to dispatch to the MVM tile-engine. Critical path is considered as the longest part of the LSTM computation between recurrent steps. Due to the dependency of the hidden vector, we cannot completely dispatch the next step’s MVM while we are processing the last sequential portion of the current step. **Sequential** scheme pipelines each gate’s computation, including MVM and activation function. Since all the four gates’ outputs must be ready before issuing the cell and hidden update, they run serial to the last gate’s MVM. **Batch** scheduling is a variant of the previous one, with the difference that it only processes a batch of each gate at a time, allowing to pipeline the whole LSTM computation. By issuing all the gates’ MVMs at the same time for the **Intergate** approach, we can better overlap the computation and decrease the latency for the cell and hidden update by four times. Our proposal, **Unfolded** scheduling, not only leverages the advantage of **Intergate** technique for hiding the intra-sequence dependency, but also handles the across-sequence dependency. As shown in Figure 8(d), while processing the last sequential computation of the cell state and hidden outputs for the current timestep, the MAC units can still be busy with calculating the next step’s input MVM.

We evaluate **Unfolded** schedule on GPU and achieve around 20% performance improvement compared to the **Sequential** scheme. The performance speedup is measured based on the hand-tuned optimized kernels. We observe two sources of inefficiencies for GPU architecture, preventing us from completely exploiting the **Unfolded** scheduling. First is that the GPU cores require to pay the cost of synchronization to reduce the partial summation across threads, whereas this synchronization is implicit in the SHARP’s architecture by using the tree-based structure. Second, to parallelize the input/hidden GeMM with the sequential part of LSTM computation, we use two streams to launch these kernels. Although, the kernels running on different streams require different
hardware resources to do either GeMM (by using Tensor Cores) or the LSTM-Cell update (through CUDA cores), We find out that the GPU hardware resources cannot be efficiently utilized by the two streams. On the other hand, this approach is more straightforward to the specific SHARP’s acceleration design and through the SHARP’s pipeline, we can tightly tailor the hardware resources to the type of computation. In order to obtain the performance benefits for the Unfolded scheme, we define a new memory layout, which divides the weight matrix into two partitions of input and hidden. Moreover, as we process all the gates together, we put their weights into consecutive parts of the memory based on the tiling dimension selected for MVM processing. We go over the different configurations of the MVM tile-engine in the following section.

A similar approach, introduced by [31, 45], also tries to partition the input and hidden evaluations of LSTM. Their scheme separates the whole input MVMs across all the sequence timesteps, focusing on either improving data locality for accessing weight matrices [31] or optimizing LSTM execution through faster scheduling of GEMMs [45]. In contrast, Unfolded scheduling unfolds the work of each timestep individually, and by doing so, we overlap the data dependency between recurrent serial processing. Therefore, our mechanism introduces a more efficient pipelining for LSTM in order to maximize resource utilization.

6 IMPROVE ADAPTABILITY VIA RECONFIGURABILITY

An efficient RNN acceleration design should be able to adapt and scale performance across the space of applications (with different model characteristics) and resource budgets. This means two things: (i) for a fixed resource budget, achieve high-performance execution for different applications (with different model characteristics), and (ii) for a fixed application, scale performance proportionally with resource budget.

In this section, we evaluate SHARP under several configurations for different model characteristics. Then, we will show how the design’s parameters impact the performance of the system regarding various RNN topology. Finally, to improve the adaptability and scalability of our system, we define some level of reconfigurability in order to tailor the tile-engine of SHARP’s architecture to each model.

6.1 Adaptability Issue

As explained in Section 4.4, MVM operations are the main part of the RNN pipeline. Thus, the way they are assigned to the MAC units defines the pipeline efficiency. However, as we observed, there is not just one fixed configuration to dispatch weight matrices to the MVM tile-engine. This is due to two reasons: first, there is always some padding when tiling the matrix MVM; second, there is high performance difference when choosing various tile dimensions for an RNN model. Here, we elaborate more on these adaptability issues and then propose reconfiguration at the MVM tile’s architecture, in order to flexibly adapt to each model’s requirements and achieve the highest performance and utilization.

6.1.1 MVM Padding. By using one multiplication tile-engine to go through the whole MVM of the weight matrix, we incur several paddings due to not fitting the last portion of rows and columns of the matrix into a tile. Therefore, this results in some resource under-utilization because of not occupying the multipliers that fall out of the matrix dimension. Furthermore, this padding will continue to exist until multiplying the last column of the matrix. Note that the only case that padding does not exist is when the size of the matrix is a multiple of the tile dimension. However, practically speaking, we cannot have as many tile-engines as the different RNN models. In order to handle such inefficiency, we apply reconfiguration in a way that flexibly changes the tile dimension when reaching the last row segment.
6.1.2 Model Diversity. As specified in Section 4.2, Compute Unit is constructed based on a tile with $K$-row and $N$-column multipliers. Considering the same resources, by choosing different $K$ widths, the tile dimension (rows and columns) varies, and therefore results in various latency to complete the $K$ partial results of MVM. For instance, if $K$ is too small (Config4 at Figure 7), we place the multipliers more columnwise, producing partial results faster than the case that $k$ is too large (Config1 at Figure 7). Figure 9 shows the $k$-width exploration results in four charts corresponding to 1K, 4K, 16K, and 64K multiply-adders, respectively. Each chart illustrates the performance evaluation of choosing several $K$ widths from 32 to 512, regarding the different LSTM hidden dimensions. Note that we assume equal size for both the hidden and input vectors in our experiments. Moreover, we run all the models for the same sequence length of 25 timesteps. As seen, there is not just one best configuration for tiling the MVM operations. For instance, in the case of 4K MAC units, there are different optimal $K$-widths (128, 256, and 512) for each LSTM dimension that result in the highest performance speedup.

6.2 Re-Configurable Compute Unit

In order to increase the adaptability of our design, we modify the Compute Unit component (as shown in Figure 6) in a way to configure the MVM tile-engine based on each LSTM model dimension. Initially, we consider 32 as the $K$-width of each VS unit. Then, by mapping the VS units at either rows or columns of the weight matrix, we can generate different MVM tiles. Figure 7 depicts the four possible tile configurations of SHARP. Even though the number of multiplications does
Fig. 10. Performance speedup achieved using the padding reconfiguration technique regarding different resource budgets and for the various LSTM dimensions.

not differ at each configuration, the data dispatching pattern should match to the row and column selection scheme. This also affects the number of partial results generated by the $R$-Add-Reduce stage. Therefore, we rearrange the memory organization of the weight matrix by interleaving them based on the configured tile dimension. We also interleave the weights in a way to keep all the VS units uniformly busy.

After delivering the multiplication results to the $R$-Add-Reduce stage, the tree-adder uses a reconfigurable routing mechanism in order to emit the correct partial results corresponding to the MVM tile configuration. By employing four multiplexers, we support the four configurations shown in Figure 7, by selecting between the outputs of the last four levels of the tree-adder. Figure 6 illustrates the configurations in different colors and also the four multiplexers we use to reroute adders’ outputs to match the tiling topology. For example, in the case of Config1 of Figure 7, we select eight partial sums from the fourth last level ($\log N - 3$) of the tree-adder to send to the accumulators. Then, by reaching to the end of input and hidden vectors, we will have $8 \times K$ MVM results. SHARP’s controller multiplexes based on each model’s specification, by configuring the bit selects, form a table that stores them for the different LSTM dimensions.

### 6.2.1 Impact on Padding

In order to measure the effectiveness of our scheme, we have evaluated padding reconfiguration for the different LSTM models and similar range of resources as for Figure 9. Regarding the MVM tile-engine, we configure $K_{opt}$ for each combination of LSTM dimension and MAC resources. Then, we compare the accelerator’s performance for the two cases, applying fixed or reconfigurable configurations. Note that the controller reconfigures the tile-engine dynamically, in a way that $K$ gets as close as to the remaining number of rows. Figure 10 shows the speedups achieved for SHARP by using reconfigurability when running various LSTM models, considering different MAC units. As seen, we improve performance in almost all the cases, except for 512 hidden dimension. The reason is that as 512 is a multiple of $K_{opt}$, it causes no padding during MVM tiling, and hence, there is no benefit of reconfiguration. In total, we can get up to 1.22× speedup by applying our approach to alleviate padding.

### 6.2.2 Impact on Adaptability

By using the reconfigurability, we can generate almost all the $K_{opt}$ widths for the MVM tile-engine regarding the LSTM models shown in Figure 9, by combining the basic 32-width VS units. We can select between the four options from 32 to 256 for the $K$, achieving most of the performance benefits considering a variety of model dimensions. Note that we explore the configurations offline in order to determine the parameters that reach the best performance for each application. This generates a table with several entries, each storing the
optimal configuration for each LSTM’s hidden dimension, including the multiplexing and control logic applied for the tree-adder. The table is preloaded in an on-chip memory in SHARP, minimizing the cost of reconfiguration both performance- and energywise.

Reconfiguration in SHARP has negligible runtime cost and it works as follows. Prior to the execution of each LSTM layer, its optimized architecture’s configuration is fetched from the aforementioned table. Then, SHARP sets the control signals of the multiplexers for the tree-adder accordingly, which has negligible performance overhead. Note that the expensive operations such as experimentally finding the optimal configuration or changing the memory layout are performed offline. Runtime operations only include an access to a small table and setting the control signals of several multiplexers.

For every LSTM network, its weights are rearranged and interleaved offline according to the access pattern of the optimal configuration. Then, we fetch the memory blocks likewise in order to fill in the on-chip buffers, the SRAM banks corresponding to the VS units. Except for the initial delay to fetch the memory requests (this delay is proportional to the model’s size and the LSTM dimension), we can overlap the rest with the computation of the MVM tile-engine. Furthermore, after having the weight matrices reside on-chip, there will be no off-chip memory bottleneck restricting SHARP’s performance. Regarding the input sequences, the I/H buffer (see Figure 4) works in a ping-pong manner. While the MVM tile-engines are processing the current batch of data, SHARP prefetches the next part of input data.

In order to measure the effectiveness of reconfigurability, we compare the configured $K$ against an ideal case of using a hardened $K$ for each model. Our numbers show very similar performance evaluation as all the multiplexing latency is covered by the $R$-Add-Reduce slack time, imposing no extra cycle to send out the partial sums. The only overhead is for the reconfiguration logic at the controller to select the best configuration, which only happens at the beginning of each LSTM layer’s computation.

By combining the reconfigurability with our scheduling technique, we improve the scalability of our architecture by increasing the performance efficiency with high utilization of the available resources. More specifically, by carefully pipelining the LSTM computation and balancing the latency of pipeline stages, we can overlap most of the data dependencies that limit the parallelism of the MVM operations. Furthermore, comparing with the previous methods that show a poor scaling factor by increasing the number of resources (see Figure 4), we significantly improve the utilization by handling the serialization of LSTM computation more efficiently. For instance, as seen in Figure 9, the speedup numbers are relatively higher in the cases of using more resource budgets such as 16K/64K.

7 EVALUATION METHODOLOGY

In order to evaluate SHARP, we developed an architectural C++ cycle-accurate simulator to accurately model all the pipeline stages described in Section 4. SHARP’s design is configured using the parameters shown in Table 1. Because we consider different resource budgets from 1K to 64K MACs, we can obtain a range of peak throughput between 0.46 and 29.8 TFLOPS/s. However, by increasing the resources, we require higher peak bandwidth from the on-chip memory components, up to 561 GB/s for the 64K-MAC configuration. To achieve this bandwidth, we increase the banks of SRAM buffers proportional to the VS units of SHARP’s architecture.

In order to estimate the latency, power, and area of our design, we implemented all the logic components in Verilog using the Synopsys Design-Ware library [33]. Then, we synthesized them with Synopsys Design Compiler using the commercial 32 nm technology library [34]. For the technology library, we used 0.85 V power configuration and the typical-typical process corner. Furthermore, we modeled the on-chip SRAM buffers in CACTI-P [22] with the same technology.
Table 1. SHARP’s Configuration

| Parameter                        | Value                  |
|---------------------------------|------------------------|
| Technology - Frequency          | 32 nm - 500 MHz        |
| Weight - I/H Buffer             | 26 MB - 2.3 MB         |
| Cell State                      | 192 KB                 |
| Intermediate Buffer             | 24 KB                  |
| MFUs                            | 64 Units               |
| Multiplication Precision        | 16-bit Floating Point  |
| Multiply-Adder Units            | 1K, 4K, 16K, 64K       |
| Peak Bandwidth (GB/s)           | 11, 44, 170, 561       |
| Peak Throughput (TFLOPs)        | 0.46, 1.86, 7.4, 29.8  |

Table 2. Area Breakdown of Different Configurations of SHARP

| Number of MACs | 1K   | 4K   | 16K  | 64K  |
|----------------|------|------|------|------|
| Compute Unit (%)| 7.4  | 22.4 | 52.6 | 80.9 |
| SRAM Buffers (%)| 86.2 | 72.7 | 44.3 | 17.6 |
| MFU + Cell Updater (%)| 6.3  | 4.7  | 2.8  | 1.08 |
| Pipeline Controller (%) | 0.09 | 0.1  | 0.3  | 0.4  |
| Reconfiguration Logic (%)   | 0.08 | 0.06 | 0.04 | 0.02 |
| Total Area (mm$^2$)         | 101.1| 133.3| 227.6| 591.9|

parameters. The simulator incorporates the timing of the critical-path delay from the synthesis results and memory latencies. Finally, to model the off-chip DRAM main memory, we use the Micron Power model for an 8-GB LPDDR [36]. The cycle-accurate simulator provides the activity factor for the different components and the total cycle count, which are used to compute execution time, dynamic and static energy by combining them with the estimations of the Design Compiler, CACTI, and Micron power models.

Table 2 shows the area breakdown for the different versions of SHARP. For the 1K-MAC configuration, more than 86% of the area is allocated by the SRAM buffers. However, as we increase the number of MACs, the compute unit becomes the dominant part of the accelerator’s area. This is because we use half-precision for the multiplication and full-precision for the accumulation. The area usage can be significantly reduced by using different low-precision schemes such as K-Means [14] or linear quantization, as shown in the previous works [11, 13, 35]. By adding the reconfigurability, we only add less than 2% overhead in the Add-reduce module and lower than 0.1% in the total area of accelerator.

To set the frequency of the system, we consider the critical path delay and access times reported by Design Compiler and CACTI, respectively. We take the maximum delay among the different components, which is 1.94 ns for the half-precision (16-bit) multiplication, resulting in nearly 500 MHz frequency.

Regarding the previous implementations, we implemented E-PUR scheduling [31] by modifying SHARP’s architecture in order to enable a thorough comparison of our design with the state-of-the-art ASIC-based LSTM acceleration. Moreover, since BrainWave is not open sourced, we developed a cycle-accurate performance model for the BrainWave FPGA implementation [9]. Similar to previous designs [9, 31], we assume the input features and model parameters already exist in the main memory before the accelerator begins the LSTM processing. We validated the correctness of our model, by comparing against the number of cycles reported in [9], using the Structurally
Fig. 11. Performance evaluation of the four schedulers for the different LSTM models and resource budgets. We consider sequence length as 25 in all cases and similar size for hidden and input vectors. Speedup numbers are normalized to *Sequential* scheduling.

Constrained Model Critical-Path analysis. In order to have a fair comparison, our BrainWave implementation does not account for the network latency.

The LSTM hidden dimensions are selected from the LSTM networks of popular applications such as machine reading comprehension [30], language modeling [44], speech recognition [24], and machine translation [42].

8 EXPERIMENTAL RESULTS

This section presents an experimental evaluation of SHARP, by measuring the impact of our proposed techniques on improving performance in terms of (1) reducing execution time and increasing resource utilization, and (2) reducing energy consumption. Here, we present the result of LSTM as the most well-known RNN model; however, the same improvement can be achieved in other networks that have similar design, such as GRU. First, we show the latency and utilization of the different LSTM’s configuration for several hidden dimensions. Next, we compare our numbers with different state-of-the-art systems. Then, we show the energy consumption of SHARP for various scheduling approaches. Finally, we report some results on the power breakdown.

Figure 11 shows the performance comparison of the schedulers discussed in Section 5. Each set of four bars shows the speedups normalized to the first bar (*Sequential* scheduling). We evaluate the numbers considering all resource budgets and the LSTM models used for experimenting the design. Regarding the MVM tile-engine (N×k-width VS units), we consider 32 rows for the k and mapping all the VS units to the columns of the weight matrix.

As Figure 11 depicts, *Unfolded* scheme always obtains the best performance of all, since it removes most of the data dependencies and highly utilizes the parallel MACs. However, the benefit diminishes by increasing the LSTM dimension or reducing the number of MACs. The reason is that MVMs become the main performance bottleneck under those conditions, and hence, the way we order the LSTM computation cannot have the expected impact. On the other hand, *Intergate* scheduling outperforms *Sequential* and *Batch* scheduling. Comparing with our proposal, it provides less benefit as it only removes the intra-sequence dependency whereas across-sequence dependency still remains. *Batch* and *Sequential* schedules show almost similar execution, due to not efficiently handling all the data dependencies.
Figure 12 shows the execution time and resource utilization considering the different resource budgets for SHARP and the LSTM models used for the design experimentation. The MVM tile-engine \((N \times k\)-width VS units\) is configured based on the exploration result shown in Figure 9. Moreover, the tile is dynamically reconfigured to reduce the padding impact. As depicted, SHARP scales well as it linearly reduces the execution time (AVG case) by increasing the number of MACs from 1K to 64K. Furthermore, we obtain relatively high utilization for all the cases, ranging from 50% to 98% for 64K- to 1K-MAC resource budgets, respectively. Compared to the ASIC-based EPUR architecture, resulting in 24%, 49%, 74%, and 95% utilization for 1K–64K configurations, our design scales better for a variety of resource budgets, particularly when increasing MAC units \((1.3^\times–2^\times)\). These performance benefits come from both the efficient scheduling as well as the reconfigurability of SHARPs’ architecture. With scheduling, we efficiently distribute the workload among different pipelining stages, whereas by reconfigurable MVM tiling, we decide on the amount of work assigned for each stage. Consequently, by relaxing the two main dependencies of LSTM computation, we are able to manage the resources more effectively.

We compare SHARP against the state-of-the-art GPU, FPGA, and ASIC implementations, i.e., cuDNN [4], GRNN [17], BrainWave [9], and E-PUR [31]. We show the hardware specification of each of these platforms in Table 3. Figure 13 shows the speedup achieved for the SHARP compared to the most recent scalable, efficient implementations on GPU. We use NVIDIA Titan V for the GPU evaluation that has a theoretical peak throughput of 29.8 TFLOPs (FP16). Speedup numbers are reported for all the different configurations, executing the various LSTM models that we have tested. As seen, our ASIC implementation outperforms the GPU’s in almost all the cases by up to one to two orders of magnitude. Considering the 64K-MAC configuration, which has equal peak throughput as Titan V, SHARP obtains \(172–625^\times\) and \(72–93^\times\) faster LSTM inference than the cuDNN and GRNN GPU implementations.

Table 4 shows the performance speedup achieved by our accelerator compared to the Stratix-10 version of BrainWave. Note that we reduce SHARP’s frequency from 500 MHz to 250 MHz,
Table 3. Hardware Configurations

| Architecture | #Cores | Clock Speed (MHz) | Compute Precision | Power (W) |
|--------------|--------|------------------|-------------------|-----------|
| Titan V      | 5,120  | 1,200            | float16           | 250       |
| BrainWave    | 96,000 | 250              | float16           | 125       |
| EPUR         | 1,024  | 500              | float16           | 1         |

Table 4. DeepBench LSTM Inference Speedup Over BrainWave [9]

| LSTM Hidden Dimension | Timesteps | Speedup (X) |
|-----------------------|-----------|-------------|
| 256                   | 150       | 5.39        |
| 512                   | 25        | 3.57        |
| 1,024                 | 25        | 1.85        |
| 1,536                 | 50        | 1.73        |

Fig. 13. SHARP’s speedup versus the most recent GPU implementations.

similar to the BrainWave’s design, so as to have a fair comparison. In addition, we increase our MACs to 96K to have equal resource budget. We choose the LSTM configurations from Baidu DeepBench [26], similar to BrainWave’s experiments. As seen, we achieve more than 1.65x speedup for all the LSTM models and the speedups are significantly larger for the smaller dimensions. This shows that we alleviate the adaptability issue of BrainWave (see Figure 3).

Furthermore, we compare LSTM performance considering several real-world applications in Speech Recognition, Video Captioning, and also Machine Translation. Table 5 shows the configuration of the different networks used for measuring the performance evaluation. Table 6 shows the speedup SHARP achieves when running each network compared to E-PUR for the different number of MACs. Note that we use the same clock frequency of 500 MHz for both EPUR and SHARP. The results show that we obtain relatively higher speedups as we increase the number of resources. As a result, we improve the scalability of RNN acceleration for a range of resource budgets and different models.

Furthermore, we measure the energy consumption for both SHARP and E-PUR considering different number of resources while using the same clock frequency. Figure 14 shows the energy consumption, normalized to E-PUR using 1K MACs, for the different LSTM dimensions. As it illustrates, SHARP obtains better energy efficiency for the smaller models when there are less resources available (1K- and 4K-MAC). This is due to the effectiveness of both Unfolded scheduling as well as flexible tiling. Moreover, reconfiguration handles the padding of LSTM’s MVM which is critical for the performance of smaller models and when there is less number of MACs (Figure 10).
Table 5. LSTM Network’s Configuration

| Benchmark    | Layers | LSTM Type | Hidden Units | Timesteps |
|--------------|--------|-----------|--------------|-----------|
| EESEN [24]   | 5      | Bi-dir    | 340          | 300–700   |
| GMAT [42]    | 17     | Uni-dir   | 1,024        | 50–100    |
| BYSDNE [27]  | 5      | Uni-dir   | 340          | 30        |
| RLDRADSPR [19]| 10     | Stacked   | 1,024        | 300–512   |

Table 6. SHARP’s Speedups w.r.t. EPUR [31]

| Number of MACs | 1K   | 4K   | 16K  | 64K  |
|----------------|------|------|------|------|
| EESEN          | 1.07 | 1.25 | 1.68 | 1.9  |
| GMAT           | 1.01 | 1.51 | 1.53 | 1.66 |
| BYSDNE         | 1.05 | 1.24 | 1.8  | 2.22 |
| RLDRADSPR      | 1.03 | 1.11 | 1.45 | 2.3  |

Fig. 14. Energy consumption of the SHARP for different hidden dimensions. The numbers are normalized to E-PUR with 1K-MAC resources.

Moreover, we achieve higher energy reduction for larger SHARP’s designs, as we achieve better scalability than E-PUR (Table 6) through efficiently utilizing SHARP’s MAC resources. Note that even though we increase power dissipation by between 1.4% and 36%, as the LSTM inference takes less time, therefore our energy number, which is $\text{power} \times \text{time}$, decreases more. In total, we reduce SHARP’s energy consumption on average by 7.3%, 18.2%, 34.8%, and 40.5% when using 1K–64K MACs, respectively.

Figure 15 depicts the breakdown of power dissipation among the main components of our design. We consider an average case to compute the power for the different resource budgets. As the figure illustrates, a large share of the power goes to the SRAM buffers, which is the dominant consumer for 1K- and 4K-MAC configurations. On the other hand, as we increase the number of resources, the compute unit dissipates more power. Furthermore, main memory consumes more power and energy as the number of MACs grows, due to the high bandwidth requirement. The activation part takes almost similar amount of power as it does not change between different designs. Finally, the pipeline controller which also includes the reconfiguration logic has less than 1% share of the total power.
Fig. 15. Power breakdown of SHARP for different resource configurations. We average the percentages for running different applications. SHARP consumes 8.11, 11.36, 22.13, and 47.7 watts of power under 1K–64K MACs.

9 RELATED WORK

To optimize the performance and energy of RNNs, a plethora of customized architecture [12, 31, 40] and neural-processing [9, 18] designs have been recently proposed in order. Most of the previous accelerators’ implementations are FPGA-based [3, 9, 16], whereas only a few works have been explored for ASIC design [18, 31]. Furthermore, these designs are either targeted for mobiles and wearables [31], or data centers and cloud networks [9, 18]. The latter cases normally restrict themselves to a relatively small resource budget, whereas the former employ a large amount of parallelism. SHARP aims to optimize RNN for a variety of design points and considering different model characteristics.

We have gone through some of the previous works [9, 18, 31] throughout the article and compare them against SHARP’s evaluation results in Section 8. The rest of the implementations focus on two main problems for RNN acceleration: optimizing the inference computation [10, 23], and reducing memory requirements by compression and pruning techniques [12, 40].

In this article, we mainly target dense and uncompressed RNN models. Furthermore, we consider that all the synaptic weights fit on-chip for one layer execution, similar to E-PUR [31] and BrainWave [9]. Other designs, such as ESE [24] and C-LSTM [40], take another approach that tries to pipeline the memory fetches with the LSTM computations in order to hide the latency of accessing off-chip data. However, we observe that such design schemes cannot provide good scalability and performance efficiency with high amount of parallelism, resulting in low utilization. We build SHARP in a way to optimize for various purposes from wearables to mobile systems and cloud networks. Also, we ensure that it achieves a scalable performance for a range of models.

Apart from FPGA and ASIC, researchers and practitioners are also looking into using GPUs for RNN [1, 7, 41]. They are mainly designed for maximizing training throughput, whereas the GPU utilization is limited by insufficient parallelism when the model size and batch size are small, which is difficult to make full usage of massive GPU cores.
10 CONCLUSIONS

In this article, we propose SHARP, a scalable, high-performance RNN accelerator, which consists of a novel scheduling scheme—Unfolded—that strictly overlaps the LSTM computation by hiding almost all the dependencies, and a dynamically reconfigurable architecture to improve the adaptability. SHARP tailors the resource allocation based on the requirements of a particular model. It achieves significant performance speedup, energy-saving, and utilization improvement, for all the design points and various RNN models. Compared to the state-of-the-art ASIC, FPGA, and GPU implementations, we improve the performance by $2\times$, $2.8\times$, and $82\times$, respectively, considering 64K-MAC. Our scheme can also be applied for FPGAs, e.g., BrainWave, besides being targeted for ASIC design. Finally, we obtain an average utilization of 50%, for a peak throughput of 30 TFLOPs/s, resulting in 0.32 TFLOPS/watt which is $1.7\times$ and $7.4\times$ more energy-efficient than current ASIC and FPGA implementations, respectively.

REFERENCES

[1] Jeremy Appleyard, Tomáš Kocisky, and Phil Blunsom. 2016. Optimizing performance of recurrent neural networks on GPUs. CoRR abs/1604.01946 (2016). arXiv:1604.01946. http://arxiv.org/abs/1604.01946.

[2] Sarath Chandar, Chinnadhurai Sankar, Eugene Vorontsov, Samira Ebrahimi Kahou, and Yoshua Bengio. 2019. Towards non-saturating recurrent units for modelling long-term dependencies. CoRR abs/1902.06704 (2019). arXiv:1902.06704. http://arxiv.org/abs/1902.06704.

[3] Andre Xian Ming Chang, Berin Martini, and Eugenio Culurciello. 2015. Recurrent neural networks hardware implementation on FPGA. CoRR abs/1511.05552 (2015). arXiv:1511.05552. http://arxiv.org/abs/1511.05552.

[4] Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran, Bryan Catanzaro, and Evan Shelhamer. 2014. cuDNN: Efficient primitives for deep learning. CoRR abs/1410.0759 (2014). arXiv:1410.0759. http://arxiv.org/abs/1410.0759.

[5] Kyunghyun Cho, Bart van Merrienboer, Çaglar Gülçehre, Fethi Bougares, Holger Schwenk, and Yoshua Bengio. 2014. Learning phrase representations using RNN Encoder-Decoder for Statistical Machine Translation. CoRR abs/1406.1078 (2014). arXiv:1406.1078. http://arxiv.org/abs/1406.1078.

[6] Junyoung Chung, Çağlar Gülçehre, KyungHyun Cho, and Yoshua Bengio. 2014. Empirical evaluation of gated recurrent neural networks on sequence modeling. CoRR abs/1412.3555 (2014). arXiv:1412.3555. http://arxiv.org/abs/1412.3555.

[7] Greg Diamos, Shubho Sengupta, Bryan Catanzaro, Mike Chrzanowski, Adam Coates, Erich Elsen, Jesse Engel, Awni Y. Hannun, and Sanjeev Satheesh. 2016. Persistent RNNs: Stashing recurrent weights on-chip. In Proceedings of the 33rd International Conference on Machine Learning (ICML ’16). 2024–2033.

[8] Jeff Donahue, Lisa Anne Hendricks, Sergio Guadarrama, Marcus Rohrbach, Subhashini Venugopalan, Kate Saenko, and Trevor Darrell. 2014. Long-term recurrent convolutional networks for visual recognition and description. CoRR abs/1411.4389 (2014). arXiv:1411.4389. http://arxiv.org/abs/1411.4389.

[9] J. Fowers, K. Ovtcharov, M. Papamichael, T. Massengill, M. Liu, D. Lo, S. Alkalay, M. Haselman, L. Adams, M. Ghandi, S. Heil, P. Patel, A. Sapek, G. Weisz, L. Woods, S. Lanka, S. K. Reinhardt, A. M. Caulfield, E. S. Chung, and D. Burger. 2018. A configurable cloud-scale DNN processor for real-time AI. In Proceedings of ISCA ’18. 1–14. https://doi.org/10.1109/ISCA.2018.00012

[10] Y. Guan, Z. Yuan, G. Sun, and J. Cong. 2017. FPGA-based accelerator for long short-term memory recurrent neural networks. In Proceedings of the 22nd ASP-DAC. 629–634. https://doi.org/10.1109/ASPDAC.2017.7858394

[11] Udit Gupta, Brandon Reagen, Lillian Pentecost, Marco Donato, Thierry Tambe, Alexander M. Rush, Gu-Yeon Wei, and David Brooks. 2019. MASR: A modular accelerator for sparse RNNs. In Proceedings of the 2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT’19). 1–14. https://doi.org/10.1109/PACT.2019.00009

[12] Song Han, Junlong Kang, Huizi Mao, Yiming Hu, Xin Li, Yunbin Li, Dongliang Xie, Hong Luo, Song Yao, Yu Wang, Huazhong Yang, and William J. Dally. 2016. ESE: Efficient speech recognition engine with compressed LSTM on FPGA. CoRR abs/1612.00694 (2016). arXiv:1612.00694. http://arxiv.org/abs/1612.00694.

[13] Song Han, Huizi Mao, and William J. Dally. 2016. Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding. arXiv:cs.CV/1510.00149.

[14] J. A. Hartigan and M. A. Wong. 1979. Algorithm AS 136: A K-means clustering algorithm. Journal of the Royal Statistical Society. Series C (Applied Statistics) 28, 1 (1979), 100–108.

[15] Sepp Hochreiter and Jürgen Schmidhuber. 1997. Long short-term memory. Neural Computation 9, 8 (1997), 1735–1780. https://doi.org/10.1162/neco.1997.9.8.1735 arXiv:https://doi.org/10.1162/neco.1997.9.8.1735

ACM Transactions on Embedded Computing Systems, Vol. 22, No. 2, Article 30. Publication date: January 2023.
[16] Javier Hoffmann, Osvaldo Navarro Guzmán, Florian Kästner, Benedikt Janßen, and Michael Hühner. 2017. A survey on CNN and RNN implementations. In Proceedings of the 7th International Conference on Performance, Safety and Robustness in Complex Systems and Applications. CYBER, 33–39.

[17] Connor Holmes, Daniel Mawhirtier, Yuxiong He, Feng Yan, and Bo Wu. 2019. GRNN: Low-latency and scalable RNN inference on GPUs. In Proceedings of EuroSys ’19. 4:1–4:16.

[18] Norman P. Jouppi, Cliff Young, Nishant Patil, David Patterson, Gaurav Agrawal, Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers, Rick Boyle, Pierre-luc Cantin, Clifford Chao, Chris Clark, Jeremy Coriell, Mike Daley, Matt Dau, Jeffrey Dean, Ben Gelb, Tara Vazir Ghaemmaghami, Rajendra Gottipati, William Gulland, Robert Hagmann, C. Richard Ho, Doug Hogberg, John Hu, Robert Hundt, Dan Hurt, Julian Ibarz, Aaron Jaffey, Alek Jaworski, Alexander Kaplan, Harshit Khaitan, Daniel Killebrew, Andy Koch, Naveen Kumar, Steve Lacy, James Laudon, James Law, Dniethu Le, Chris Leary, Zhuyuan Liu, Kyle Lucke, Alan Lundin, Gordon MacKean, Adriana Maggiore, Maire Mahony, Kieran Miller, Rahul Nagarajan, Ravi Narayanaswami, Ray Ni, Kathy Nix, Thomas Norrie, Mark Omernick, Narayana Penukonda, Andy Phelps, Jonathan Ross, Matt Ross, Amir Salek, Emad Samadiani, Chris Severn, Gregory Sizikov, Matthew Snellham, Jed Souter, Dan Steinberg, Andy Swing, Mercedes Tan, Gregory Thorson, Bo Tian, Horia Toma, Erick Tuttle, Vijay Vasudevan, Richard Walter, Walter Wang, Eric Wilcox, and Doe Hyun Yoon. 2017. In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA’17). ACM, New York, NY, 1–12. https://doi.org/10.1145/3079856.3080246

[19] Jaeyoung Kim, Mostafa El-Khamy, and Jungwon Lee. 2017. Residual LSTM: Design of a deep recurrent architecture for distant speech recognition. (2017). arXiv:1701.03360.

[20] Yair Lakretz, Germán Kruszewski, Theo Desbordes, Dieuwke Hupkes, Stanislas Dehaene, and Marco Baroni. 2019. The emergence of number and syntax units in LSTM language models. CoRR abs/1903.07435 (2019), arXiv:1903.07435. http://arxiv.org/abs/1903.07435.

[21] M. W. Y. Lam, X. Chen, S. Hu, J. Yu, X. Liu, and H. Meng. 2019. Gaussian process LSTM recurrent neural network language models for speech recognition. In Proceedings of ICASSP’19. 7235–7239. https://doi.org/10.1109/ICASSP.2019.8683660

[22] S. Li, K. Chen, J. H. Ahn, J. B. Brockman, and N. P. Jouppi. 2011. CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques. In IEEE/ACM ICCAD.

[23] S. Li, C. Wu, H. Li, B. Li, Y. Wang, and Q. Qiu. 2015. FPGA acceleration of recurrent neural network based language model. In Proceedings of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. 111–118. http://arxiv.org/abs/1503.07435.

[24] Yajie Miao, Mohammad Gowayyed, and Florian Metze. 2015. EESEN: End-to-end speech recognition using deep RNN models and WFST-based decoding. CoRR abs/1507.08240 (2015), arXiv:1507.08240. http://arxiv.org/abs/1507.08240.

[25] S. Li, K. Chen, J. H. Ahn, J. B. Brockman, and N. P. Jouppi. 2011. CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques. In IEEE/ACM ICCAD.

[26] S. Li, K. Chen, J. H. Ahn, J. B. Brockman, and N. P. Jouppi. 2011. CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques. In IEEE/ACM ICCAD.

[27] Joe Yue-Hei Ng, Matthew Hausknecht, Sudheendra Vijayanarasimhan, Oriol Vinyals, Rajat Monga, and George Toderici. 2015. Beyond Short Snippets: Deep Networks for Video Classification. (2015). arXiv:1503.08909.

[28] Daniel S. Park, William Chan, Yu Zhang, Chung-Cheng Chiu, Barret Zoph, Ekin D. Cubuk, and Quoc V. Le. 2019. SpecAugment: A simple data augmentation method for automatic speech recognition. Interspeech 2019 (Sep. 2019). https://doi.org/10.21437/interspeech.2019-2680

[29] Harnick Salehinejad, Juliane Baarbe, Sharan Sankar, Joseph Barfett, Errol Colak, and Shahrokh Valae. 2018. Recent advances in recurrent neural networks. CoRR abs/1801.01078 (2018), arXiv:1801.01078. http://arxiv.org/abs/1801.01078.

[30] Min Joon Seo, Aniruddha Kembhavi, Ali Farhadi, and Hannaneh Hajishirzi. 2016. Bidirectional attention flow for recurrent neural networks. In Proceedings of the 11th Annual Conference of the International Speech Communication Association. 1045–1048.

[31] Yair Lakretz, Germán Kruszewski, Theo Desbordes, Dieuwke Hupkes, Stanislas Dehaene, and Marco Baroni. 2019. The emergence of number and syntax units in LSTM language models. CoRR abs/1903.07435 (2019), arXiv:1903.07435. http://arxiv.org/abs/1903.07435.

[32] Ilya Sutskever, Oriol Vinyals, and Quoc V. Le. 2014. Sequence to sequence learning with neural networks. CoRR abs/1409.3215 (2014), arXiv:1409.3215. http://arxiv.org/abs/1409.3215.

[33] Synopsys. 2010. https://www.synopsys.com/.

[34] Synopsys. 2021. Synopsys DesignWare Library. https://www.synopsys.com/dw/buildingblock.php.

[35] Hamid Tabani, Jose-Maria Arnau, Jordi Tubella, and Antonio González. 2017. An ultra-low power hardware accelerator for acoustic scoring in speech recognition. In 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT’17). 41–52. https://doi.org/10.1109/PACT.2017.11

[36] TN-41-01. 2007. Calculating Memory System Power for DDR3, Micron Technology. Technical Report.
[37] Subhashini Venugopalan, Marcus Rohrbach, Jeff Donahue, Raymond J. Mooney, Trevor Darrell, and Kate Saenko. 2015. Sequence to sequence—video to text. CoRR abs/1505.00487 (2015). arXiv:1505.00487. http://arxiv.org/abs/1505.00487.

[38] Oriol Vinyals, Alexander Toshev, Samy Bengio, and Dumitru Erhan. 2014. Show and tell: A neural image caption generator. CoRR abs/1411.4555 (2014). arXiv:1411.4555. http://arxiv.org/abs/1411.4555.

[39] Shuohang Wang and Jing Jiang. 2018. An LSTM model for cloze-style machine comprehension. In Proceedings of the 19th International Conference on Computational Linguistics and Intelligent Text Processing.

[40] Shuo Wang, Zhe Li, Caiwen Ding, Bo Yuan, Yanzhi Wang, Qinru Qiu, and Yun Liang. 2018. C-LSTM: Enabling efficient LSTM using structured compression techniques on FPGAs. CoRR abs/1803.06305 (2018). arXiv:1803.06305. http://arxiv.org/abs/1803.06305.

[41] Felix Weninger, Johannes Bergmann, and Björn Schuller. 2015. Introducing CURRENNT: The Munich open-source CUDA recurrent neural network toolkit. Journal of Machine Learning Research 16, 1 (2015), 547–551.

[42] Yonghui Wu, Mike Schuster, Zhifeng Chen, Quoc V. Le, Mohammad Norouzi, Wolfgang Macherey, Maxim Krikun, Yuan Cao, Qin Gao, Klaus Macherey, Jeff Klingner, Apurva Shah, Melvin Johnson, Xiaoqiang Liu, Lukasz Kaiser, Stephan Gouws, Yoshikiyo Kato, Taku Kudo, Hideto Kazawa, Keith Stevens, George Kurian, Nishant Patil, Wei Wang, Cliff Young, Jason Smith, Jason Riesa, Alex Rudnick, Oriol Vinyals, Greg Corrado, Macduff Hughes, and Jeffrey Dean. 2016. Google’s neural machine translation system: Bridging the gap between human and machine translation. CoRR abs/1609.08144 (2016). arXiv:1609.08144. http://arxiv.org/abs/1609.08144.

[43] Scott Yokim. 2018. Tensor Ops Made Easier in cuDNN. https://devblogs.nvidia.com/tensor-ops-made-easier-in-cudnn/.

[44] Wojciech Zaremba, Ilya Sutskever, and Oriol Vinyals. 2014. Recurrent neural network regularization. CoRR abs/1409.2329 (2014). arXiv:1409.2329.

[45] Minjia Zhang, Samyam Rajbhandari, Wenhan Wang, and Yuxiong He. 2018. DeepCPU: Serving RNN-based deep learning models 10× faster. In 2018 USENIX Annual Technical Conference. 951–965.

[46] Haichao Zhu, Li Dong, Furu Wei, Wenhui Wang, Bing Qin, and Ting Liu. 2019. Learning to ask unanswerable questions for machine reading comprehension. CoRR abs/1906.06045 (2019).

Received 11 October 2021; revised 4 April 2022; accepted 18 July 2022