Improving Calculation Accuracy of Digital Filters Based on Finite Field Algebra

Dmitry Kaplun 1, Sergey Aryashev 2, Alexander Veligosha 3, Elena Doynikova 4, Pavel Lyakhov 1,5 and Denis Butusov 1,6,*

1 Department of Automation and Control Processes, Saint Petersburg Electrotechnical University “LETI”, 197376 Saint Petersburg, Russia; dikaplun@etu.ru (D.K.); k-fmf-primath@stavsu.ru (P.L.)
2 Scientific Research Institute of System Analysis, Russian Academy of Sciences, 117218 Moscow, Russia; aserg@cs.niisi.ras.ru
3 Military Academy after Peter the Great, 142210 Serpuhov, Russia; aveligosha@mail.ru
4 Laboratory of Computer Security Problems, Saint Petersburg Institute for Informatics and Automation of the Russian Academy of Sciences, 199178 Saint Petersburg, Russia; doynikova@comsec.spb.ru
5 Department of Applied Mathematics and Mathematical Modeling, North-Caucasus Federal University, 355009 Stavropol, Russia
6 Youth Research Institute, Saint Petersburg Electrotechnical University “LETI”, 197022 St. Petersburg, Russia
* Correspondence: dnbutusov@etu.ru

Featured Application: Nowadays digital filters are widely used in receivers of different software-defined radio (SDR) communication systems. The main factor affecting the development of SDR is the characteristics of analog-to-digital and digital-to-analog converters. SDR technology allows us to replace existing and developed designs of receivers and transceivers of a heterodyne structure with a limited number of hardware units controlled by specialized software. This helps to simplify the constructions, make them cheaper, improve their performance, and support any modulation types. Furthermore, such an approach can be fruitful in signal reception and demodulation for different types of digital modulations such as DPSK, QAM, GMSK, etc. The main operations in the SDR receiver are heterodyning and filtering, which are performed digitally. In this case, digital filtering determines almost all parameters of the output channel of such a receiver. Therefore, the parameters of digital filters in these receivers have to meet more strict requirements, including the accuracy of calculations and hardware costs. The use of finite field algebra will significantly increase the accuracy of calculations in digital filters of such receivers and reduce hardware costs.

Abstract: The applications of digital filters based on finite field algebra codes require their conjugation with positional computing structures. Here arises the task of algorithms and structures developed for converting the positional notation codes to finite field algebra codes. The paper proposes a method for codes conversion that possesses several advantages over existing methods. The possibilities and benefits of optimization of the computational channel structure for digital filter functioning based on the codes of finite field algebra are shown. The modified structure of computational channel is introduced. It differs from the traditional structure by the fact that there is no explicit code converter in it. The main principle is that the “reference” values of input samples, which are free from the error of the analog-digital converter, are used as input samples. The proposed approach allows achieving a higher quality of signal processing in advanced digital filters.

Keywords: digital filter; finite field algebra; conversion device; module; memory device; residue
1. Introduction

For the effective implementation of digital signal processing (DSP) algorithms, especially digital filters (DF), number-theoretic methods based on prime numbers [1–3] are of great importance. Many of these methods allow parallel computing, thus the research on theory and application of numerical systems with parallel structure is of particular interest in the field of DSP, image processing systems, cryptographic systems, quantum automated machines, neural computers systems, massive concurrency of operations, cloud computing, etc. [4–9]. Such systems are best suited for parallel computing. One of the most fruitful research areas here is the algebra of finite field, which provides an impressive level of internal parallelism [10] to the DSP systems.

Recent studies in designing DSP computing devices based on the finite field algebra (FFA) have shown that FFA has a superior potential for improvement of performance and reliability of numerical information processing being compared with the traditional positional numeral system (PNS) [11].

Since the FFA is an integer numeral system, it is possible to represent the processed data in DSP devices with arbitrary accuracy. From [11,12], it is known that the FFA advantages appear most clearly when tabular schemes are in use. Therefore, as the integral technology improves (e.g., the production of storage devices with high information density) along with the technical basis of the tabular computational method, efficiency of using FFA codes is steadily increasing.

Most popular designs of computing devices operating in FFA codes are focused on the implementation of computational processes of the same type despite their different specialization. These processes are the sequences of arithmetic operations (addition and multiplication) with integer numbers. This determines interest in researching the FFA implementation in highly efficient digital filtering algorithms. The following advantages of FFA can be outlined from [11–13]:

1. Independence of formation of numbers’ bits. Whereby each bit carries information about the entire original number instead of the intermediate number resulting from the formation of lower-order bits. This implies the possibility of numbers’ bits independent parallel processing.

2. The low bitness of residues representing a number. It results from a small number of possible code combinations. It allows using tabular arithmetic where the typical arithmetic operations are transformed into operations performed by simple selection of the result of calculations from the table (memory device).

3. The FFA has natural corrective abilities. The FFA codes allow efficient detection and correction of errors while transmitting signals and performing arithmetic operations [14].

Considering the abovementioned issues, we can conclude that it is advisable to use the FFA for the synthesis of DF with the required quality indicators. The FFA advantages compared with PNS allow providing the required frequency and accuracy characteristics of filters and digital signal processing in real-time [13]. Modern means of digital signal processing (for example, digital receivers) have strict requirements for the quality of signal processing. The analysis carried out in [12,13] showed that the use of FFA allows one to achieve the required indicators of signal processing quality. Let us give some preliminaries first.

2. The Basics of Operations on Numbers in the FFA

The theoretical basis of FFA is the theory of comparisons. Two integers, \( A_1 \) and \( A_2 \), that have the same residues being divided by module \( p \) are called comparable in modulus \( p \), and the relation of comparability takes the following form:

\[ A_1 \equiv A_2 \mod p \] (1)

From view of numbers comparability only residue \( \alpha \) is used. It is obtained by dividing the number \( A \) by the number \( p \). Thus, the following comparison is true:

\[ \alpha \equiv A \mod p \] (2)
Finding the residue is the transformation of the number \( A \) modulo \( p \). The operation of determining the residue is performed by the following rule [11]:

\[
\forall A \in \mathbb{Z} : \lfloor |A| \rfloor_p \leftrightarrow A - \lfloor A/p \rfloor_p
\]  

(3)

The residues of number \( A \) modulo \( p \) will belong to the number range \( \alpha \in (0, 1, 2, \ldots, p - 1) \). While performing calculations it is always possible to replace the comparison that establishes a relationship between integer classes of numbers having the same residue with the equality including this residue. For example, if

\[
A + B \equiv C \mod p
\]

(4)

Then Equation (4) can be written as follows:

\[
(A + B) \mod p = C \mod p
\]

(5)

Calculations with residues are rather simple since they can get values no more than \( p - 1 \) [11,12]. Therefore

\[
(A \pm B) \mod p \text{ is equivalent to } (A \mod p + B \mod p) \mod p
\]

(6)

\[
A \cdot B \mod p \text{ is equivalent to } (A \mod p \cdot B \mod p) \mod p
\]

(6)

Therefore, for any operations of multiplication, addition, subtraction, one can replace the result of calculations at each step by its residue. Representation of numbers in the FFA is provided by the smallest non-negative residues \( \alpha_i \) according to the system of mutually simple modules in the following form:

\[
p_i (\forall i \in [1;n]; A(\alpha_1, \alpha_2, \ldots, \alpha_n)).
\]

(7)

Addition, subtraction, and multiplication of two numbers \( A \) and \( B \) can be performed by the addition, subtraction, or multiplication of the residues \( \alpha_i \) and \( \beta_i \) for each module \( p_i \), independently. If the value \( P \) is chosen as the product of modules \( p_i \), then actions with large numbers can be performed in such a system with a large number of small modules \( p_i \). The value \( P \) determines the complete range of representation of numbers in the FFA code.

The following identity can be written [11]:

\[
\forall A \in (0,1,2,\ldots, p_i - 1) \mod p_i : A = \sum_{i=1}^{n} \lfloor |A| \rfloor_{p_i} + m_i |P|_{m_i} \mod p
\]

(8)

where \( m_i = \lfloor P^{-1} \rfloor_{m_i} \).

The identity (8) is the basis for generating the finite field arithmetic code. If the fixed series of positive integers \( p_1, p_2, \ldots, p_n \) are modules than the finite field arithmetic (the system of residual classes) is a such nonpositional number system in which any positive integer is represented as a set of residues from dividing the represented number by the selected base of the system as follows:

\[
A(\alpha_1, \alpha_2, \ldots, \alpha_n)
\]

(9)

where \( \alpha_1, \alpha_2, \ldots, \alpha_n \)—the smallest non-negative number residues by modules \( p_1, p_2 \ldots, p_n \), respectively.

The numbers \( \alpha_i \) by the selected modules are formed as follows:

\[
\alpha_i = \text{rest } A \mod p_i = A - \left\lfloor \frac{A}{p_i} \right\rfloor \mod p_i \quad (\forall i \in [1,n])
\]

(10)

where \( A/p_i \)—integer quotient; \( p_i \)—bases-mutually prime numbers.
In number theory, it is proved [11,12] that if \( i \neq j, (p_j, p_i) = 1 \), then the number representation (10) is the only one if \( 0 \leq A \leq P_n \), where \( P_n = p_1 \cdot p_2 \cdot \ldots \cdot p_n \)—is the number range, i.e., there is the number \( A \) for which

\[
\begin{align*}
A &\equiv a_1 \pmod{p_1} \\
A &\equiv a_2 \pmod{p_2} \\
& \vdots \\
A &\equiv a_n \pmod{p_n}
\end{align*}
\]  

(11)

Thus, the conclusion can be done that is advisable to use the methods of organizing calculations based on the representation of the processed data in the FFA codes in the algorithms of digital filtering. It should be noticed that this task is solved on the basis of a systematic approach. Namely, for the synthesis of DF operating on the basis of the FFA codes a number of tasks should be solved including:

- the task of converting the processed data from the positional representation to the FFA code. It requires the development of an efficient way of converting;
- the task of converting the processed data represented in the FFA code to the positional representation. It requires the development of an efficient way of converting;
- the task of implementation of the digital filtering algorithm in the FFA codes. The implemented algorithm should provide the required quality indicators of the filter output signal (accuracy, the calculation time of the output sample, reliability);
- the task of providing the required degree of structural fault tolerance of the filter [15].

Currently, there are numerous studies devoted to solving the abovementioned tasks and other problems in DSP. Their solution will allow one to fully utilize the advantages of the FFA and ensure efficient signal processing in the digital filters [12,13]. In Figure 1, the variant of a simplified structural diagram of DF operating in the FFA codes is represented.

![Converter of position code to FFA code](image)

**Figure 1.** The variant of simplified structural diagram of digital filters (DF) operating in the finite field algebra (FFA) codes.

### 3. Digital Filters in the FFA

Here we describe an implementation of the converter of position code to the FFA code. An opportunity to exclude an influence of the errors of analog-to-digital converter on the filter output sample is considered.

Analysis of the modern implementations of computational algorithms in the FFA codes allows concluding that the time of reverse conversion to positional representation in them takes more than 50% of the common time of calculations [11,12].
Insufficient development of the theoretical foundations of construction of code converters and, following this, the insufficient development of methods and means for their implementation becomes a critical place in the entire cycle of development and implementation of computing devices of DF operating on the basis of the FFA. It leads to loss of its advantages.

In [13,16,17] the algorithms of operation and hardware implementation of the devices for interfacing the positioning and computing FFA devices are reviewed. The devices in which the determination of residue is based on the use of the property of residues’ cyclical nature are considered. Following the Equation (1)

\[ |a_1|_{p_i} \in \{0 \ldots p_n - 1\}, \] (12)

the residue \(a_i\) will repeat \(d\) times in the range of convertible numbers. The cycle of its reiteration will depend on the value of module \(p_i\). In other words, the value \(d\) can be determined from the Equations (13) and (14).

\[ d = \left\lfloor \frac{2^s}{p_i} \right\rfloor, \text{ for } a_i \in \{0, \ldots, p_i - 1\} \] (13)

\[ d = \left\lfloor \frac{2^s}{p_i} \right\rfloor + 1, \text{ for } a_i \in \{0, \ldots, g\} \] (14)

where \(g\)—is the residue of dividing the number \(2^s\) by \(p_i\); \(s\)—is the bit width of the number being converted in the FFA code. In accordance with the Equations (13) and (14) the residue \(a_i\) corresponds to \(d\) numbers from the range of \(2^s\). To calculate the residue \(a_i\) of initial number \(A\) it should be uniquely determined that the number \(A \in \{d\}\), i.e.,

\[ A \in d \text{ for } d = \left\lfloor \frac{2^s}{p_i} \right\rfloor, \text{ for } a_i \in \{0, \ldots, p_i - 1\} \]

\[ A \in d \text{ for } d = \left\lfloor \frac{2^s}{p_i} \right\rfloor + 1, \text{ for } a_i \in \{0, \ldots, g\} \]

For this goal the range of binary numbers presented in the FFA code can be divided into the subranges. The number of subranges and the values of numbers in them are determined by the value \(E = 2^{s/2}\). The values of numbers in subranges will be within the numbers’ intervals with a step equal to one. They will be determined by the following expressions:

\[ E_1 = 0, 1, \ldots, 2^{s/2} - 1; \]
\[ E_2 = 2^{s/2}, 2^{s/2} + 1, \ldots, 2^{s/2} + 2^{s/2} + 1 - 1; \]
\[ \vdots \]
\[ E_k = 2^{(\frac{s}{2})+(\frac{s}{2})-1}, 2^{(\frac{s}{2})+(\frac{s}{2})-1} + 1, \ldots, 2^s - 1. \] (15)

From the expression (15) it follows that the upper \(s/2\) bits of number unambiguously determine the number of subrange \(E_i\) in which the number is. While the lower \(s/2\) bits of number \(A\) determines the index of number in the subrange. Thus, based on the cyclicity property of residues modulo, the finding of residue for the number \(A\) will include determination of subrange number and reading the residue from the memory device for each subrange. Considering the Equations (13)–(15), the algorithm of residue finding on the basis of subrange determination will include the following procedures:

1. Determining the numbers subrange in the positional numeral system (PNS) \(D_p = 2^s\)
2. Splitting the range \(D_p\) into subranges (15).
3. Determining the subrange by the \(s/2\) upper bits of initial number \(A\).
4. Getting the residue \(a_i\) from the memory device using the specific address by the \(s/2\) lower bits of initial number \(A\).

The block diagram of the proposed interfacing device includes the register where the initial number \(A\) is written, the \(2^{s/2}\) comparison schemes and the \(2^{s/2}\) memory devices. The proposed method
of residue finding provides it for two modular cycles of the converter. The time of residue formation does not change with an increase in the bit width of the converted source numbers.

The disadvantage of the proposed algorithm is that the hardware costs required for its implementation are high. In addition, the residue values repeat in the memory devices. This indicates an incomplete use of modular code ring properties.

While researching the proposed algorithm of formation of a modulo residue it was found that the first values of residues in the subranges of expression (15) for the modules getting the values \( p_i < 2^{s/2} \) change by a value

\[
C_s = 2^{s/2} - p_i, \quad (16)
\]

while for the modules getting the values \( p_i > 2^{s/2} \), these values are constant and determined as

\[
C_s = 2^{s/2}. \quad (17)
\]

Using these properties, the algorithm of residue determination can be described as follows:

\[
a_i = |R + C_s|, \quad (18)
\]

where \( R \)—the number determined by the \( s/2 \) lower bits of the number \( A \); \( C_s \)—the value calculated using Equation (16) and written to the memory device (MD) by the address that gets the value in accordance with the upper \( s/2 \) bits of number \( A \). The block diagram of the proposed converting device is provided in Figure 2.

The developed algorithm provides the residue formation for three modular cycles of the interfacing device. Thus, we can conclude that the developed conversion method provides significantly better performance than the existing conversion methods considered in [10].

It should be noted that the algorithm provides operation in the conveyor mode, i.e., matching the speed of arrival of input data into the computing device of a DF and calculation of its output sample on the basis of FFA.

![Figure 2. The block diagram of the proposed converting device.](image-url)

The abovementioned method of data representation in the FFA codes meets the requirements of the real-time signal processing devices in terms of performance indicators. Application of the conversion device for data in the FFA codes complicates the overall filter structure, requires additional costs to synchronize the operation of its elements in the mode of calculations conveyor. The question arises about the possibility of excluding the conversion device from the structure of the computation channel of DF to improve the accuracy of the calculation of the output sample.
In [15,16] the models of calculation accuracy for output samples in a positional digital filter and in the filter operating on the basis of FFA are provided. The model of calculation accuracy in the positional DF considering that while calculating the output sample the intermediate results will be rounded off, can be represented as follows:

\[
e_{\text{er com}}(nT) = Q_{\text{ADC}}(nT) + e_{q \text{ coef}}(nT) + e_{q \text{ is}}(nT) + e_{\text{ro out}}(nT) + e_{\text{add}}(nT),
\]

(19)

where \(e_{\text{er com}}(nT)\) — the common calculation error for the output sample; \(Q_{\text{ADC}}(nT)\) — the error of analog-to-digital converter (ADC); \(e_{q \text{ coef}}(nT)\) — the error of coefficients quantization when they are represented in a computational digital filtering algorithm; \(e_{q \text{ is}}(nT)\) — the error of input sample quantization when they are represented in a computational digital filtering algorithm; \(e_{\text{ro out}}(nT)\) — the error introduced by the intermediate results rounding off; \(e_{\text{add}}(nT)\) — the error resulting from the fact that the input of each subsequent stage will receive an intermediate sample, which already has an error that accumulates when the intermediate sample “passes” through the stages of the filter.

Moreover, the common model of calculation accuracy for an output sample in the positioning DF considering that the intermediate results will be truncated can be represented as follows:

\[
e_{\text{er com}}(nT) = Q_{\text{ADC}}(nT) + e_{q \text{ coef}}(nT) + e_{q \text{ is}}(nT) + e_{\text{tr out}}(nT) + e_{\text{add}}(nT)
\]

(20)

where \(e_{\text{tr out}}(nT)\) — the error introduced by truncation of intermediate calculation results in the filter links.

In the computational device of DF, operating on the basis of FFA, there is no such disadvantages as the operations of truncation (rounding off) of intermediate calculation results, the additional errors, the errors of quantification of input data and filter coefficients. Therefore, there is no accumulation of errors in the filter when calculating the output sample.

Then the accuracy model of output sample calculation for the DF operating on the basis of FFA can be represented as follows [14]:

\[
e_{\text{er com}}(nT) = Q_{\text{ADC}}(nT).
\]

(21)

Analysis of Equations (19)–(21) allows concluding that the accuracy of DF operating on the basis of FFA is significantly higher than the accuracy of positioning filters. Analysis of the influence of errors that occur when calculating the output sample of the FFA filter during signal processing in radio channels showed that the signal-to-noise ratio (SNR) is about 68–70 dB.

If the amplitude of the input signal is less than a half of the voltage of the full scale of ADC, then there is an additional attenuation about \(-20\) dB. In this case, the SNR value is calculated as follows: \(\text{SNR} = 74\) dB \(- 20\) dB = 54 dB. However, as soon as radio channels are subject to significant fading, it can be argued that the SNR value will be 40–50 dB.

Thus, it can be concluded that in case of exclusion of ADC from the signal processing path, for example, from the digital receiver path (Figures 3 and 4) the value of SNR can be increased.

As soon as while building the digital receiver the range of data being processed in the digital signal processing device (Figures 3 and 4) is known, namely, the bit width of used ADC is known, then there is an opportunity to represent input data being processed in the filters’ computational channel in the FFA codes without ADC and the device of their conversion. Considering Equation (12), the values of residues for any module of the selected base system do not exceed the value of the module and their count is equal to the module value. Then as a source of input data for the DF’s computational channel a memory device can be used. It records the values of residuals for the selected module.

Therefore, the FFA ring property allows one to significantly simplify the hardware implementation of the computing device of the filter, to increase its performance and to exclude the error of output sample calculation. Thus

\[
e_{\text{er com}}(nT) = 0.
\]

(22)
In the case of such calculations, the error introduced by analog-to-digital conversion of input data is excluded from the channel of FFA digital filter. This further increases the accuracy of the calculation of the filter output sample. The structure of the computational channel of DF operating based on the FFA is shown in Figure 5.

![Figure 3. The structure of digital receiver by radio frequency.](image)

![Figure 4. The structure of digital receiver by intermediate frequency.](image)

![Figure 5. The structure of the computational channel of DF operating based on the FFA.](image)

Thus, the data converter from positional representation to the FFA code can be excluded from the DF structure. The ADC can be used as a control device for the selection of the required residue from the memory device of the output sample. In this case, one ADC can be used for all computational channels of the FFA DF.

4. Testing of DF in the FFA

Let us evaluate the proposed solutions experimentally. Evaluation of the efficiency of the proposed conversion method is conducted based on the comparison of its conversion time with the existing methods. Evaluation is made considering the number of operation cycles of comparable devices. It is provided in Table 1.
Table 1. Comparative evaluation of performance of existing and developed conversion methods.

| Conversion Method                                          | Number of Operation Cycles of Conversion Device | Benefit in Performance, Times (Of the Developed Method to the Existing Methods) |
|-----------------------------------------------------------|-----------------------------------------------|--------------------------------------------------------------------------------|
|                             | Bit Width of Initial Data, Bit                |                                                  |
|--------------------------------|------------------------------------------------|--------------------------------------------------------------------------------|
| Lowering bit width [18]      | Serial adder 19                               | 6.3/10.3                                         |
|                                 | Parallel adder 9                              | 3/3                                               |
| The method based on the block adders residue [19]        | 12                                             | 4/6                                               |
| The method based on the hierarchical neural network of finite ring [20] | 24                                             | 8/12                                              |
| The method based the distributed arithmetic and the parallel neural network [20] | 15                                             | 5/5                                               |
| The developed method based on the determination of subranges | 3                                              | -                                                 |

The data provided in Table 1 allows concluding that the proposed method for data conversion is efficient and can be used to build DF operating in the FFA codes.

The existing methods for data conversion from the positional representation to the FFA code are based on the sequential bitwise conversion of the source number. To get the modulo residue the arithmetic operations with the number bits are conducted. The type and the number of arithmetic operations depend on the conversion method. It determines the number of operation cycles for the conversion device (see Table 1).

Let the base system be given \( p_1 = 5, p_2 = 9, p_3 = 13 \). The range of the processed data in this case is \( p = 585 \). In the case of this implementation, the DF structure will include three computational channels (see Figure 1). Each computational channel, except the computational device implementing the filtering algorithm, includes the data conversion device (see Figure 2).

In the considered case, when the conversion device is excluded from the structure of the calculation (Figure 5), in the memory device for the input sample, for example, modulo \( p_2 = 9 \), the residue values for \( p = 585 \) will be recorded in the form of Table 2.

Table 2. The residues values for the range \( p = 585 \) modulo \( p_2 = 9 \).

| The Residues Values | The Range Numbers | The Residues Values | The Range Numbers |
|---------------------|------------------|---------------------|------------------|
| \( \alpha_1 = 0 \)  | 0,9,18,27,36,45,54,63,72,81, ... | \( \alpha_5 = 4 \)  | 4,13,22,31,40,49,58,67,76,85, ... |
| \( \alpha_2 = 1 \)  | 1,10,19,28,37, 46,55,64,73,82, ... | \( \alpha_6 = 5 \)  | 5,14,23,32,41,50,59,68,77,86, ... |
| \( \alpha_3 = 2 \)  | 2,11,20,29,38, 47,56,65,74,83, ... | \( \alpha_7 = 6 \)  | 6,15,24,33,42,51,60,69,78,87, ... |
| \( \alpha_4 = 3 \)  | 3,12,21,30,39, 48,57,66,75,84, ... | \( \alpha_8 = 7 \)  | 7,16,25,34,43,52,61,70,79,88, ... |
|                     |                  | \( \alpha_9 = 8 \)  | 8,17,26,35,44,53,62,71,80,89, ... |

Let us consider an example of a calculation of residue value for the number \( X = 32,015 \) modulo \( p = 17 \) for the method “Lowering the bit width with the parallel adder” (Table 1). Representing the number \( X = 32,015 \) in binary code and dividing it into blocks of 4 bits we obtain

\[
X = 32015 = 0111 1101 0000 1111, 
\]
i.e., we have 4 numbers: $a_3 = 7$, $a_2 = 13$, $a_1 = 0$, $a_0 = 15$. Then we can write

$$32015_{17}^+ = |7 \cdot 2^{12}|_{17}^+ + |13 \cdot 2^8|_{17}^+ + |0 \cdot 2^4|_{17}^+ + |15 \cdot 2^0|_{17}^+ =$$

$$= |7 \cdot 16|_{17}^+ + |13 \cdot 1|_{17}^+ + |0 \cdot 16|_{17}^+ + |15 \cdot 1|_{17}^+ = |10 + 13 + 0 + 15|_{17}^+ = 4$$

In the case of parallel implementation of this algorithm, the time of residue calculation is

$$T_{FC} = t_{LUT} + t_{LUT} \times \log_2 \left\lfloor \frac{n}{k} \right\rfloor$$

(23)

where $k$—the block size (in the example $k = 4$); $n = 16$—the bit width of the input number $X$; $t_{LUT}$—time of getting from the LUT-table (is taken equal to three cycles).

For the considered example, the time of residue calculation considering Equation (23) is equal to nine cycles, which corresponds to the Table 1.

To implement the considered converter (the number of hardware devices is brought to the amount of LUT-tables) eleven LUT-tables are required. For the suggested method (Figure 2), three LUT-tables are required. For the computational channel without conversion device (Figure 5), one LUT-table is required.

Following Equation (21), the error introduced to the processes signal by the twelve bit ADC is $\Delta = 0.00024414$. As an example, a non-recursive DF of the forty-fifth order is taken [13]. For evaluation the samples of impulse response of the filter taking values: $N_1 = -0.000105023$, $N_2 = -0.000125856$, $N_{17} = 0.0364568$, $N_{18} = 0.0328505$ are selected. To simplify the provided values the sample sign of the impulse response is not considered and it is supposed that the ADC error decreases the values of the selected samples.

While calculating the output sample of the filter and representing the samples of impulse response in the binary code considering the ADC errors, their values can be written as follows: $N_1 = 0.000139117$, $N_2 = 0.0001185284$, $N_{17} = 0.03621266$, $N_{18} = 0.03260636$.

The values of samples of impulse response in the FFA code for the module $p_1 = 5$ without error (in decimal notation and in FFA code) will be written as follows:

$N_1 = (105023)_{10} = (3)_{\text{FFA}}$,  
$N_2 = (125856)_{10} = (1)_{\text{FFA}}$,  
$N_{17} = (36456800)_{10} = (0)_{\text{FFA}}$,  
$N_{18} = (32850500)_{10} = (0)_{\text{FFA}}$.

Considering the error introduced by the ADC, the values of samples of impulse response in the FFA code for the module $p_1 = 5$ will be written (in decimal notation and in FFA code) as follows:

$N_1 = (139117)_{10} = (2)_{\text{FFA}}$,  
$N_2 = (1185284)_{10} = (4)_{\text{FFA}}$,  
$N_{17} = (362126600)_{10} = (0)_{\text{FFA}}$,  
$N_{18} = (326063600)_{10} = (0)_{\text{FFA}}$.

As it follows from the conducted evaluation the values of the first and the second samples in the FFA code changed because of the ADC error influence. This error will change the filter frequency response in the process of calculation of its output sample. Considering that the error introduced by the ADC can affect the values of the significant number of impulse response samples, the distortion of frequency response will be significant.

5. Discussion

The known methods [18–21] for data conversion from the positional representation to the FFA code are based on the sequential bitwise conversion of the source number. To get the modulo residue the arithmetic operations with the number bits are conducted. The type and the number of arithmetic
operations depend on the conversion method. It determines the number of operation cycles for the conversion device. Our study has shown that the data converter from positional representation to the FFA code can be excluded from the DF structure. In this case, the ADC can be used as a control device for the selection of the required residue from the memory device of the output sample. We described the structure of the computational channel and provided several practical tests, aimed both at speed characteristics study and error estimation. The optimization technique was given and experimentally tested.

The obtained results open the possibility for efficient and compact hardware implementation of the digital filters on modern devices (DSP, FPGA, ASIC, etc.) for processing signals in various areas, such as radio communication, hydroacoustics, radars and echolocation systems, as well as in industry, defense, law enforcement, and other fields of science and technology [22]. Further research will be devoted to the comparison of the proposed approach with existing techniques of low-precision digital filters [23] and control systems [24] implementation based on an alternative discrete operator technique [25,26] and Gaussian approximation approach [27]. We will also try to build efficient adaptive DF [28] based on the proposed approach.

6. Conclusions

Thus, the conclusion can be made that building of computational channel of the DF operating in the FFA codes without the converter and ADC influence on the input data values allows increasing accuracy of calculation of filter output sample. Similar estimates are valid not only for the impulse response samples of the filter but also for the input signals. In the first case, the impulse response of the filter is changed. In the second case, the output sample will be distorted. For example, if an adaptive DF will be implemented, the error of the output sample will require setting up the filter coefficients. It, in turn, will require high time costs.

The actual variant of construction and organization of calculations in the computational channel of the DF will depend on the requirements for performance and accuracy of the output sample calculation. Finally, we can conclude that the properties of finite field algebra ensure the construction of efficient computational algorithms and structures of DF with high performance and accuracy of the output sample calculation.

Author Contributions: Conceptualization, D.K. and S.A.; bata curation, A.V. and D.B.; formal analysis, E.D. and D.B.; funding acquisition, D.K.; investigation, S.A. and D.B.; methodology, A.V. and P.L.; project administration, D.K., S.A., and P.L.; resources, S.A. and E.D.; software, A.V. and P.L.; supervision, D.K. and S.A.; validation, P.L. and D.B.; visualization, A.V. and E.D.; writing—original draft, D.K., A.V., and D.B.; writing—review and editing, E.D. and D.B. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the grant of the Russian Science Foundation (Project No:19-19-00566).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Machado, J.T.; Lopes, A.M. Multidimensional Scaling and Visualization of Patterns in Prime Numbers. Commun. Nonlinear Sci. Numer. Simul. 2020, 83, 105128. [CrossRef]
2. Guariglia, E. Primality, fractality, and image analysis. Entropy 2019, 21, 304. [CrossRef]
3. Zhang, Y. Bounded gaps between primes. Ann. Math. 2014, 179, 1121–1174. [CrossRef]
4. Szabo, N.S.; Tanaka, R.I. Residue Arithmetic and Its Applications to Computer Technology; McGraw-Hill: New York, NY, USA, 1967.
5. Molahosseini, A.S.; Sorouri, S.; Zarandi, A.A.E. Research challenges in next-generation residue number system architectures. In Proceedings of the 7th International Conference on Computer Science & Education (ICCSE), Melbourne, VIC, Australia, 14–17 July 2012; pp. 1658–1661. [CrossRef]
6. Mohan, P.V.A. Residue Number Systems: Theory and Applications; Birkhäuser: Basel, Switzerland, 2016.
7. Chervyakov, N.I.; Lyakhov, P.A.; Nagornov, N.N.; Kaplun, D.I.; Voznesenskiy, A.S.; Bogayevskiy, D.V. Implementation of Smoothing Image Filtering in the Residue Number System. In Proceedings of the 8th Mediterranean Conference on Embedded Computing (MECO), Budva, Montenegro, 10–14 June 2019. [CrossRef]
8. Younes, D.; Steffan, P. A comparative study on different moduli sets in residue number system. In Proceedings of the International Conference on Computer Systems and Industrial Informatics (ICCSIH), Sharjah, United Arab Emirates, 18–20 December 2012; pp. 1–6. [CrossRef]
9. Nakahara, H.; Nakamichi, H.; Iwai, K.; Sasa, T. An FFT circuit for a spectrometer of a radio telescope using the nested RNS including the constant division. ACM SIGARCH Comput. Archit. News 2017, 44, 44–49. [CrossRef]
10. Kalmykov, I.A.; Veligosha, A.V.; Kaplun, D.I.; Klionskiy, D.M.; Gulvanskii, V.V. Parallel-pipeline implementation of digital signal processing techniques based on modular codes. In Proceedings of the XIX conference on Soft Computing and Measurements (SCM), St. Petersburg, Russia, 25–27 May 2016; pp. 213–214.
11. Kaplun, D.; Butusov, D.; Ostrovskii, V.; Veligosha, A.; Gulvanskii, V. Optimization of the FIR Filter Structure in Finite Residue Field Algebra. Electronics 2018, 7, 372. [CrossRef]
12. Omondi, A.; Premkumar, B. Residue Number Systems: Theory and Implementation; Imperial College Press: London, UK, 2007.
13. Veligosha, A.V.; Kaplun, D.I.; Klionskiy, D.M.; Kupriyanov, M.S. Implementation of digital filters in the residue number system. In Proceedings of the IEEE NW Russia Young Researchers in Electrical and Elec-tronig Engineering Conference (EIConnRusNW), St. Petersburg, Russia, 2–3 February 2016; pp. 220–224.
14. Veligosha, A.V.; Kaplun, D.I.; Klionskiy, D.M.; Bogaevskiy, D.V.; Gulvanskii, V.V.; Kalmykov, I.A. Error Correction of Digital Signal Processing Devices using Non-Positional Modular Codes. Autom. Control Comput. Sci. 2017, 51, 167–173.
15. Veligosha, A.; Kaplun, D.; Voznesenskiy, A.; Bogaevskiy, D. Structural and informational diversity of digital filters based on multivariate arithmetic of finite field. In Proceedings of the Conference of Open Innovation Association (FRUCT), Moscow, Russia, 10–12 April 2019; pp. 479–485. [CrossRef]
16. Kaplun, D.I.; Gulvanskiy, V.V.; Klionskiy, D.M.; Kupriyanov, M.S.; Veligosha, A.V. Implementation of non-positional digital filters. In Proceedings of the XIX IEEE International Conference on Soft Computing and Measurements (SCM), St. Petersburg, Russia, 25–27 May 2016; pp. 220–224.
17. Veligosha, A.V.; Bratchenko, N.Y.; Kaplun, D.I.; Klionskiy, D.M.; Gulvanskii, V.V.; Bogaevskiy, D.V. Data representation in the modular code. In Proceedings of the 38th Progress in Electromagnetics Research Symposium, St. Petersburg, Russia, 22–25 May 2017; pp. 449–452. [CrossRef]
18. Chervyakov, N.I.; Lyakhov, P.A.; Babenko, M.G.; Lavrinenko, I.N.; Lavrinenko, A.V.; Nazarov, A.S. The architecture of a fault-tolerant modular neurocomputer based on modular number projections. Neurocomputing 2018, 272, 96–107. [CrossRef]
19. Zhang, D.; Jullien, G.A.; Miller, W.C. A neural-like network approach to finite ring computations. IEEE Trans. Circuits Syst. 1990, 37, 1048–1052. [CrossRef]
20. Chervyakov, N.I.; Lyakhov, P.A.; Babenko, M.G.; Garyanina, A.I.; Lavrinenko, I.N.; Lavrinenko, A.V.; Deryabin, M.A. An efficient method of error correction in fault-tolerant modular neurocomputers. Neurocomputing 2016, 205, 32–44. [CrossRef]
21. Mitra, S.K. Digital Signal Processing: A Computer-Based Approach; McGraw-Hill: New York, NY, USA, 1998.
22. Molahosseini, A.; Sousa, L.D.; Chang, C. Embedded Systems Design with Special Arithmetic and Number Systems; Springer: Cham, Switzerland, 2017.
23. Karimov, T.I.; Butusov, D.N.; Andreev, V.S.; Rybin, V.G.; Kaplun, D.I. Compact Fixed-Point Filter Implementation. In Proceedings of the 22nd Conference of FRUCT Association, Jyvaskyla, Finland, 15–18 May 2018; Volume 2, pp. 73–78.
24. Middleton, R.H.; Goodwin, G.C. Improved Finite Word Length Characteristics in Digital Control Using Delta Operators. IEEE Trans. Autom. Control 1986, 31, 1015–1021. [CrossRef]
25. Butusov, D.N.; Karimov, T.I.; Kaplun, D.I.; Karimov, A.I. Delta operator filter design for hydroacoustic tasks. In Proceedings of the 6th Mediterranean Conference on Embedded Computing (MECO), Bar, Montenegro, 11–15 June 2017; pp. 1–4.
26. Kauraniemi, J.; Laakso, T.I.; Hartimo, I. Delta Operator Realizations of Direct-Form IIR Filters. *IEEE Trans. Circuits Syst. II Analog Digit. Signal Process.* 1998, 45, 41–52. [CrossRef]

27. Capizzi, G.; Coco, S.; Sciuto, G.L.; Napoli, C. A New Iterative FIR Filter Design Approach Using a Gaussian Approximation. *IEEE Signal Process. Lett.* 2018, 25, 1615–1619. [CrossRef]

28. Veligosha, A.V.; Kaplun, D.I.; Bogaevskiy, D.V.; Gulvanskiy, V.V.; Voznesenskiy, A.S.; Kalmykov, I.A. Adjustment of adaptive digital filter coefficients in modular codes. In Proceedings of the IEEE North West Russia Section Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW), St. Petersburg, Russia, 29 January–1 February 2018; pp. 1167–1170.

© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).