Abstract—The low power high speed parallel architecture for cyclic convolution based on fermet number transform (FNT) operated at ultra low voltages are presented.the power consumption, Delay and Area of this new novel 4-2 Compressor Architecture is compared with Existing architecture.

Therefore the proposed 4-2 compressor architectures shows better performance In the proposed architecture the outputs are efficiently used to improve Low power, high speed, performance, and less delay. FNT is exact with no round off errors and Truncation errors. The Binary Arithmetic in FNT performs the Exact Computation. To perform the cyclic convolution in FNT some techniques are implemented. To perform the (FNT) and (IFNT) the techniques used are code Conversion method without Addition (CCWA) and Butterfly Operation without Addition (BOWA). Here the Point wise Multiplication in the Convolution is accomplished by Modulo $2^n+1$ Partial Products Multipliers (MPPM) and Output partial products which are Inputs to the IFNT. Thus Modulo $2^n+1$ Carry save Propagation Additions are avoided in the FNT and the IFNT except their final stages and the Modulo $2^n+1$ multiplier. Thus the Power and Execution delay of the entire FNT will be reduced which is only because of usage of above techniques in the Design. This will be done by using Very Large Scale Integration (VLSI) technology. The synthesis results using 180nm SOC Technology is been used. Therefore the proposed one has less Power better Throughput Performance and involves less hardware complexity.

I. INTRODUCTION

Here the cyclic convolution is performed based on FNT, is used in DSP (digital signal processing) Applications for Security of information transmission and reception purpose. For obtaining low power we are being using Novel architecture of xor-xnor, mux style 4-2 compressor [8]

Area is more, Delay is more. All these are overcome by using xor-xnor, mux style 4-2 compressor. Generally Convolution is a basic operation in DSP [1] but when finite word length is calculating for the convolution their exists round off and truncation errors and is very computational expensive operation. Therefore to reduce computational complexity we are opting for cyclic convolution or circular convolution, it is simpler and easy and produces less output samples and it is one of the most important and efficient operation in DSP.

Cyclic convolution can be performed efficiently using FNT rather than both DFT and FFT. The cyclic based on FFT is widely used operation in signal processing in a complex domain. cyclic convolution and correlation without roundoff errors and better efficiency than the FFT. However there is one interesting case of the NTT [3] is Fermat number transform.

The cyclic convolution based on FNT is simple and less computational complexity because the expensive multiplications in FFT in FNT with its integer power 2. Fermat number is a positive integer of the form $F_n=2^{2^t}+1$ where $t$ is nonnegative integer. FNT [4],[5] is suitable to digital computation therefore fnt implementation is exact without roundoff errors. The Fermat number transform has been used in many applications such as video processing, digital filtering, and multiplication of large numbers and also in Pseudo random generator.

Important operations of cyclic convolution based on FNT with the unit root 2 includes i) ccwa (code

1T. Jyothsna M.Tech, 2M.Pradeep

1 M. Tech,E.C.E Department, 2M. Tech, Associate Professor in E.C.E Department

Shri Vishnu Engineering College for Women, Vishnupur, Bhimavaram, India

Email: jyothsna8@gmail.com, pradeepm999@gmail.com
convolution without addition) ii) bowa (butterfly operation without addition) and mppm. The CCWA and BOWA both consists of novel modulo $2^n+1$-2 compressor in the diminished-1 representation of $X$ i.e., $X=X-1[9]$. 

II. CODE CONVERSION WITHOUT ADDITION

It is first stage in FNT. here CC converts the normal binary code (NBC) into the diminished-1 representation. The delay and area of cc of n-bit NBC is close to the ones of an n-bit carry propagation adder. To reduce the cost we propose the CCWA which is been performed by modulo $2^n+1$-2 compressor.

10, 11, 12, 13 are four inputs applied to modulo $2^n+1$-2 compressor. Outputs obtained are sum vector $H_0^*$ and carry vector $H_1^*$ in the diminished-1 representation [5].

• The existing 4-2 compressor:

Compressors are the basic components in many applications particularly in partial product summation in multipliers. Multiplication is a basic arithmetic operation in applications such as DSP which rely on efficient implementation of ALU and floating point units to execute operations like convolution and filtering.

Fig 1: Existing 4-2 compressor

As we used two full adder the complexity increases and power is more, area occupied is more hence delay is more. In order to obtain low power high speed, less area we proposed Novel Architecture of xor-xnor, mux style 4-2 compressor [6].

• proposed novel architecture of 4-2 compressor:

In this proposed new compressor architecture the design of low power, high speed, delay and area of these new compressor architecture are compared with existing one.

![Proposed 4-2 Compressor Architecture](image)

Fig 2: modulo $2^n+1$-2 compressor.

In this each full adder are broken into their constituent XOR blocks. Both the xor and xnor values are computed efficiently used to reduce delay. This is due to availability of the selection bit at the mux block so that before the arrival of input. Thus the time required for switching of transistors is reduced.

![modulo $2^n+1$-2 compressor](image)

Fig 3: modulo $2^n+1$-2 compressor.

The equations of output in the proposed architecture are shown below

\[
\begin{align*}
\text{Sum} &= (x_1 \oplus x_2) \cdot x_3 \cdot x_4 + \overline{(x_1 \oplus x_2)} \cdot (x_3 \oplus x_4) \cdot \overline{Cin} + \overline{(x_1 \oplus x_2)} \cdot \overline{x_3} \cdot \overline{x_4} \cdot \overline{(x_3 \oplus x_4) \cdot Cin} \\
\text{Carry} &= \overline{(x_1 \oplus x_2)} \cdot x_3 + (x_1 \oplus x_2) \cdot x_1 \\
&= (x_1 \cdot x_2 \cdot x_3 \cdot x_4) \cdot \overline{Cin} + (x_1 \cdot x_2 \cdot x_3 \cdot x_4) \cdot x_4
\end{align*}
\]

In this modulo $2^n+1$-2 compressor, the novel architecture of 4-2 compressor [7, 8] [fig 2] as shown above is called for required number of times to perform the CCWA. Outputs are sum vector $H_0^*$ & $H_1^*$. The MSB $H_1^*$ is complimented and connected back to its LSB. The obtained results consisting of two diminished-1 values.

III. BUTTERFLY OPERATION WITHOUT ADDITION

BOWA is the one of operation performed in FNT after the CCWA has been performed. It consists of two modulo $2^n+1$-2 compressors, a multiplier and some inverters as shown below in fig 4. It can be performed without carry propagation chain so as to reduce delay and area. Here the designed low power 4-2 compressor of novel architecture thus the power generated will be less.
Fig 4: Butterfly operation without Addition
K*,L*,M*,N* are corresponding to two inputs and two outputs of previous BO in the diminished-1 number system respectively.

IV. MODULO $2^N + 1$ PARTIAL PRODUCT MULTIPLIER

After performing the calculations of CCWA and BOWA both of them will produce the carry-save order then MPPM[10] is used perform point wise multiplications so that final carry-propagation addition of two partial products in multiplier is avoided therefore the execution delay will be reduced. Modulo2^n+1 multiplier is proposed by Efstathiou, there are n+3 partial products. An full adder based Daddatree [7] reduces the n+3 partial products into two summands. Dadda multiplier is faster than other multipliers therefore it gives the fast performance than other multipliers. In the proposed cyclic convolution based on FNT of parallel architecture, the BOWA accepts four operands in diminished-1 number system. Every point wise multiplication produce two partial products rather than one product. It takes away the final modulo $2^n+1$ adder of two partial products in the multiplier thus the final modulo $2^n+1$ adder is removed and modulo $2^n+1$ partial product multiplier is used to save the area and delay.

V. PARALLEL ARCHITECTURE OF CYCLIC CONVOLUTION

Parallel architecture of cyclic convolution for cyclic is designed by using CCWA, BOWA and MPPM as shown below. Point wise multiplication and generates N pair of partial products. Later IFNT of partial products are performed to produce sequence {Pi} of the cyclic convolution.

![Parallel Architecture of cyclic convolution based on FNT](image)

It consists of Two FNTS , IFNT and point wise multiplication modulo $2^n+1$. It has two input sequences {ai} and {bi} produce two sequences {Ai} and {Bi} (i=1, 2 …N- 1). Sequences {Ai} and {Bi}, then AI and Bi applied to N MPPM to perform the point wise multiplication and generates N pair of partial products.

Later IFNT of partial products are performed to produce sequence {Pi} of the cyclic convolution.

(a) Parallel FNT structure  
(b) Parallel IFNT structure

Fig6: Structures for FNT and IFNT ($Ft=2^n+1$)

It has $log2N$+1 stages of operations.

The efficient FNT structure involves $log^2N+1$ stages of operations. The original operands are converted into the diminished-1 representation in the CCWA stage, containing the information of modulo $2^n+1$ addition or subtraction in the first butterfly operation stage of the previous FNT structure. Then the results are sent to the next stage of BOWA. After $log^2N$-1 stages of BOWAs, the results composed of two diminished-1 operands are obtained. The final stage of FNT consists of modulo $2^n+1$ carry-propagation adders which are used to evaluate the final results in the diminished-1 representation.

Implementation:

4-2 compressor and also for the existing architecture in order simulate both the codes and compare the low power calculations for both the architectures. All this has been done as follows. Verilog code is written and then simulated using QuestaSim tool from Mentor Graphics. The System-on-Chip (SOC) approach is adopted using Cadence tools, SOC Encounter software the Power and Area Analysis is
done and reduced by Xilinx Xpower/RTL Precision Synthesistool and the power and area is optimized.

IMPLEMENTATION:

VERILOG CODE

SIMULATION

SYNTHESIS

LOW POWER CIRCUIT

LAYOUT

PHYSICAL DESIGN WITH ASIC FPGA AND SOC

RESULTS OF OLD FULL ADDER 4-2 COMPRESSOR:

RESULTS OF PROPOSED 4-2 COMPRESSOR

Existing compressor RTL POWER

Proposed 4-2 compressor RTL POWER
Timing report:

REFERENCES

[1] T. Jyothsna et al Int. Journal of Engineering Research and Application “Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT)”, ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1203-1207

[2] J. G. Proakis and D. G. Manolakis, Digital signal processing: principles, algorithms, and applications, Prentice Hall, New Jersey, 2007.

[3] A. B. O’Donnell, C. J. Bleakley, “Area efficient fault tolerant convolution using RRNS with NTTs and WSCA”, Electronics Letters, 2008, 44(10), pp.648-649

[4] R. Conway, “Modified Overlap Technique Using Fermat and Mersenne Transforms”, IEEE Trans. Circuits and Systems II: Express Briefs, 2006, 53(8), pp.632 – 636

[5] H. H. Alaeddine, E. H. Baghious and G. Madre et al., “Realization of multi-delay filter using Fermat number transforms”, IEICE Trans. Fundamentals, 2008, E91A(9), pp. 2571-2577

[6] L. M. Leibowitz, “A simplified binary arithmetic for the Fermat number transform,” IEEE Trans. Acoustics Speech and Signal Processing, 1976, 24(5):356-359

[7] C. Cheng, K.K. Parhi, “Hardware efficient fast DCT based on novel cyclic convolution structures”, IEEE Trans. Signal processing, 2006, 54(11), pp. 4419- 4434

[8] K. Prasad and K. K. Parhi, “Low-power 4-2 and 5-2 compressors,” in Proc. of the 35th Asilomar
Conf. On Signals, Systems and Computers, vol. 1, 2001, pp. 129–133.

[9] C. H. Chang, J. Gu, M. Zhang, “Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits” IEEE Transactions on Circuits and Systems I: Regular Papers, Volume 51, Issue 10, Oct. 2004 Page(s):1985 – 1997

[10] H. T. Vergos, C. Efstathiou, D. Nikolos, “Diminishedone modulo 2n + 1 adder design”,

IEEE Trans. Computers, 2002, 51(12), pp. 1389-1399

[11] C. Efstathiou, H. Vergos, G. Dimitrakopoulos, et al., “Efficient diminished-1 modulo 2n + 1 multipliers”, IEEE Trans. Computers, 2005, 54(4), pp. 491-496

[12] M. Nagamatsu, S. Tanaka, J. Mori, et. al. “15-ns 32 × 32-b CMOS multiplier with an improved parallel structure”, IEEE Journal of Solid-State Circuits, 1990, 25(2), pp. 494-497