A 7.6-nW 1-kS/s 10-Bit SAR ADC for Biomedical Applications

Yunfeng Hu 1,*, Bin Tang 1, Lexing Hu 1, Haibo Liang 1, Bin Li 2, Zhaohui Wu 2 and Xiaojia Liu 1

1 University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, China
2 School of Microelectronics, South China University of Technology, Guangzhou 510640, China
* Correspondence: huyf@zsc.edu.cn

Abstract: This paper presents a 10-bit successive approximation register analog-to-digital converter with energy-efficient low-complexity switching scheme, automatic ON/OFF comparator and automatic ON/OFF SAR logic for biomedical applications. The energy-efficient switching scheme achieves an average digital-to-analog converter switching energy of 63.56 $CV_{\text{ref}}^2$, achieving a reduction of 95.34% compared with the conventional capacitor switching scheme for CDACs. With the switching scheme, the ADC can lower the dependency on the accuracy of $V_{cm}$ and complexity of DAC control logic and DAC driver circuit. Moreover, dynamic circuits and automatic ON/OFF technology are used to reduce power consumption of comparator and SAR logic. The prototype is designed and fabricated in a 180 nm CMOS with a core size of 500 $\mu$m $\times$ 300 $\mu$m (0.15 mm$^2$). It consumes 7.6 nW at 1 kS/s sampling rate and 1.8-V supply with an achieved signal-to-noise-and distortion ratio of 45.90 dB and a resulting figure of merit of 51.7$fJ/\text{conv.-step}$.

Keywords: analog-to-digital converter (ADC); energy-efficient; successive approximation register (SAR)

1. Introduction

The development of low-power integrated circuits (ICs) will help bring portable and implantable biomedical devices and biosensors to the market. Analog front end (AFE) circuits in these products may consume most of the total power budget because they usually need to remain online to sense input signals continuously [1]. Various biomedical signals and their frequency ranges are shown in Table 1. Most biomedical signals have frequencies below 1 kHz. Figure 1 shows the basic processing units in a biomedical implantable device [2]; ADC is an intermediate unit that converts analog signals into digital signals. Successive-approximation register (SAR) analog-to-digital converter (ADC) has become an appropriate choice for low-power biomedical applications in recent years due to its low-power characteristics [2–5]. Figure 2 shows the basic components in an SAR ADC. Among the building blocks in an SAR ADC, a capacitive DAC always consumes a significant part of the total power consumption [6–8]. Recently, some energy-efficient switching schemes have been proposed to reduce the energy consumption of DAC capacitor arrays. [8–10]. Compared to conventional techniques [11], Charge-Recovery [8], Charge-Sharing [8], Capacitor-Splitting [8], Set-and-down [10], and $V_{cm}$-based [9] techniques reduce the switching energy by 12.52%, 24.99%, 37.48%, 81.26%, and 87.52%, respectively. However, these schemes have various drawbacks. Capacitor-Splitting [8] and $V_{cm}$-based [9] schemes have complex DAC drive circuits, the Set-and-down scheme [10] has large common-mode voltage shift, and the $V_{cm}$-based scheme [9] has a high dependence on the middle reference voltage ($V_{cm}$).
Table 1. Frequency ranges of various biomedical signals.

| Biomedical Signals | Frequency Range |
|--------------------|-----------------|
| ECG [2]            | 0.05–100 Hz     |
| ECoG [12]          | 70–110 Hz       |
| EMG [13]           | 50–150 Hz       |
| EEG [14]           | 0–100 Hz        |

Figure 1. Block diagram of biomedical implantable device.

Figure 2. Building blocks of SAR ADC.

In this paper, the energy-efficient and low-complexity switching scheme [15] is used to realize successive approximation conversion. In the first comparison, no switching energy was consumed due to the use of top-plate sampling technology [10]. In the second comparison, no switching energy was consumed due to the closed-loop charge recycling method [16]. From the third comparison to the \((N-1)\)th comparison, the reference voltage of the corresponding capacitor in the lower voltage capacitor array changes from \(gnd\) to \(V_{ref}\). In the last comparison, the reference voltage of the last capacitor in the lower voltage capacitor array changes from \(gnd\) to \(V_{cm}\). From the third comparison to the last comparison, since there is only one capacitor-switching reference voltage for each comparison, the power consumption is low. As a result, the energy-efficient and low-complexity switching scheme achieves an average switching energy of \(\frac{63.56}{N} \ V_{ref}^2\). Compared with the conventional switching scheme [11], this switching scheme reduces the switching energy by 95.34%. In addition, only the least significant bit (LSB) depends on the accuracy of \(V_{cm}\), and each capacitor only uses two reference voltages, which reduces the dependence on the accuracy of \(V_{cm}\) and the complexity of DAC control logic and DAC driver circuit. An automatic ON/OFF comparator is used to achieve low power consumption. The comparator consists of three parts: the automatic ON/OFF clock circuit, the dynamic preamplifier stage, and the dynamic latch stage. The automatic ON/OFF clock circuit allows the comparator to work only during comparing. Automatic ON/OFF SAR Logic consists of three parts: automatic ON/OFF clock circuit, shift control, data latch. The automatic ON/OFF clock signal is generated by the comparator output signal, and the clock is output only when the comparator is active. In order to simplify the DAC control logic and DAC driver circuit, the latch of SAR logic uses a dynamic latch with differential output. When the proposed SAR ADC uses 180 nm CMOS process and operates at a sampling rate of 1 ks/s, the ADC achieves 45.90 dB SNDR and 58.79 dB SFDR and consumes only 7.6 nW [17]. The proposed SAR ADC is suitable for portable and implantable medical sensors.

This paper is organized as follows. Section 2 describes the ADC architecture and low-power circuits. Section 3 shows the measurement results and the comparison with other ADCs. Finally, Section 4 concludes.
2. Proposed ADC Architecture

As shown in Figure 3, the proposed SAR ADC consists of comparator, SAR logic, capacitor array DAC and DAC drive circuit. Because each capacitor of the capacitor array DAC has only two reference voltages, the DAC drive circuit and DAC control logic are simple. In addition, because the last capacitor uses $V_{cm}$ as the reference voltage, the number of unit capacitors is reduced by half.

This paper is organized as follows. Section 2 describes the ADC architecture and low-power circuits. Section 3 shows the measurement results and the comparison with other ADCs. Finally, Section 4 concludes.

2. Proposed ADC Architecture

As shown in Figure 3, the proposed SAR ADC consists of comparator, SAR logic, capacitor array DAC and DAC drive circuit. Because each capacitor of the capacitor array DAC has only two reference voltages, the DAC drive circuit and DAC control logic are simple. In addition, because the last capacitor uses $V_{cm}$ as the reference voltage, the number of unit capacitors is reduced by half.

![Figure 3. Proposed 10-bit SAR ADC architecture.](image)

2.1. Switching Scheme

As shown in Figure 4, the operation of the switching scheme can be performed in five phases: sampling, the 1st comparison, the 2nd comparison, the 3rd to $(N-1)$th comparison, and the $N$th comparison.

**Sampling:** In the sampling phase, the input signals are sampled on the top-plates of all capacitors via sampling switch, with the bottom-plates of the largest capacitors connecting to $V_{ref}$ and other capacitors to gnd.

**The 1st comparison:** After sampling, the sampling switches are turned off. The output voltages of the DAC capacitor array are found to be

\[
\begin{align*}
V_{DACP}(1) &= V_{ip} \\
V_{DACN}(1) &= V_{in}
\end{align*}
\]

The comparator compares the sampling signals ($V_{ip}$ and $V_{in}$) and gets $D_1$(MSB). No switching energy is consumed in the first comparison.

\[E_1 = 0\] (2)

**The 2nd comparison (level-shift-gnd):** If $D_1 = 1$, the reference voltage of the largest capacitor in the positive capacitor array changes from $V_{ref}$ to gnd. If $D_1 = 0$, the reference voltage of the largest capacitor in the negative capacitor array becomes gnd. As a result, the voltage of the higher side is decreased by $V_{ref}/2$, and the output voltages are found to be

\[
\begin{align*}
V_{DACP}(2) &= V_{ip} - D_1 \frac{V_{ref}}{2} \\
V_{DACN}(2) &= V_{in} - (1 - D_1) \frac{V_{ref}}{2}
\end{align*}
\] (3)
Figure 4. Switching procedure of 4-bit SAR DAC.

The comparator compares $V_{DACP}(2)$ with $V_{DACN}(2)$ and gets $D_2$. Due to the closed-loop charge recycling method [16], there is no switching energy consumption in the second comparison.

$$E_2 = 0$$ (4)

The 3rd to $(N-1)$th comparison (“up” operation): According to the previous comparison results, the reference voltage of the corresponding capacitor in the lower voltage capacitor array is switched from $V_{ref}$ to $gnd$, while the other one (in the higher voltage capacitor array) remains unchanged. For example, in the third comparison, if $D_2 = 1$, the reference voltage of the second largest capacitor in the negative capacitor array is switched from $V_{ref}$ to $gnd$. If $D_2 = 0$, the reference voltage of the second largest capacitor in the positive capacitor array is switched from $gnd$ to $V_{ref}$. The ADC repeats the procedure until the $(N-1)$th comparison is completed. The output voltages of each comparison are found to be

$$\begin{align*}
V_{DACP}(i) &= V_{ip} - D_1 \frac{V_{ref}}{2} + \sum_{j=2}^{i-1} (1 - D_j) \frac{V_{ref}}{2} \\
V_{DACN}(i) &= V_{in} - (1 - D_1) \frac{V_{ref}}{2} + \sum_{j=2}^{i-1} D_j \frac{V_{ref}}{2}
\end{align*}$$ (5)

The comparator compares $V_{DACP}(i)$ with $V_{DACN}(i)$ and gets $D_i$. During the switching procedure, there is only one capacitor switch for each comparison, resulting in less switch-
ing activity and lower energy. Based on the switching energy calculation method in [6], the switching energy of each comparison is found to be

\[
E_i = \left\{ \begin{array}{l}
2^{N-i-1} - 2^{N-2i} - D_{i-1} \sum_{j=1}^{i-2} D[j]2^{N-j-1} \\
-(1 - D_{i-1}) \sum_{j=1}^{i-2} (1 - D[j])2^{N-j-1}
\end{array} \right\} CV_{ref}^2 \tag{6}
\]

Nth comparison: In the Nth comparison, the reference voltage of the last capacitor in the lower side is switched from \textit{gnd} to \(V_{cm}\) while the other one (on the higher side) remains unchanged. The output voltages and switching energy are found to be

\[
V_{DACP}(N) = V_{ip} - D_1 \frac{V_{ref}}{2} + \sum_{j=2}^{N-1} (1 - D[j]) \frac{V_{ref}}{2}
\]

\[
V_{DACN}(N) = V_{in} - (1 - D_1) \frac{V_{ref}}{2} + \sum_{j=2}^{N-1} D[j] \frac{V_{ref}}{2}
\]

\[
E_N = \left\{ \begin{array}{l}
D_1(1 - D_{N-1}) \left[ 2^{-2} - 2^{-N} - \sum_{j=1}^{N-2} (1 - D[j])2^{-j-1} \right] \\
+(1 - D_1)D_{N-1} \left[ 2^{-2} - 2^{-N} - \sum_{j=1}^{N-2} D[j]2^{-j-1} \right]
\end{array} \right\} CV_{ref}^2 \tag{8}
\]

The average switching energy of the switching scheme is derived as

\[
E_{\text{average}} = \frac{1}{D_1D_2\cdots D_N=0\cdots 0} \left( \sum_{i=1}^{N} E_i \right) = \left( 2^{N-4} - 2^{-1} + 2^{-4} \right) CV_{ref}^2 \tag{9}
\]

Figure 5 shows switching energy at each output code for different switching schemes. The average switching energy of the switching scheme used for 10-bit SAR ADC is 63.56 \(CV_{ref}^2\). Compared with the conventional switching scheme [11], the used switching scheme [15] and Capacitor-Splitting [8], Set-and-down [10], and \(V_{cm}\)-based [9] schemes reduce the switching energy by 95.34\%, 37.48\%, 81.26\%, and 87.52\%, respectively. Figure 6 presents the 500-run Monte Carlo simulation results of the proposed DAC switching scheme with unit capacitor mismatch of \(\sigma_u/C_u = 1\%\). The RMS DNL and the RMS INL of the proposed DAC switching scheme are 0.325 LSB and 0.326 LSB, respectively.

2.2. Automatic ON/OFF Comparator

A low-power two-stage full dynamic comparator is reported in [18]. In order to save more power consumption of the comparator, an automatic ON/OFF clock circuit is added to the comparator. As shown in Figure 7a, the comparator consists of automatic ON/OFF clock circuit, dynamic preamplifier stage, and dynamic latch stage. In the dynamic preamplifier stage, \(V_{DACP}\) and \(V_{DACN}\) are the output signals of the DAC capacitor array and are connected to the differential inputs of the comparator. \(AP\) and \(AN\) are differential outputs of the dynamic preamplifier stage. In the dynamic latch stage, \(COMP\) and \(COMN\) are the comparison results, which are obtained by \(AP\), \(AN\), and \(CCLK\) driving the latch. In the process of result latching, no power-to-ground current path is formed, so the comparator only has a dynamic power supply. The automatic ON/OFF clock circuit generates the clock for comparator operation. When the \(\mathcal{RST}\) is high or \(P_{10} + N_{10}\) (\(P_{10}\) and \(N_{10}\) are the 10th comparison result that latched in SAR logic) is high, there is no clock output, the comparator is in the OFF state, and the comparator has no power consumption. Figure 7b shows the timing diagram of the comparator.
2.2. Automatic ON/OFF Comparator

A low-power two-stage full dynamic comparator is reported in [18]. In order to save more power consumption of the comparator, an automatic ON/OFF clock circuit is added to the comparator. As shown in Figure 7a, the comparator consists of automatic ON/OFF clock circuit, dynamic preamplifier stage, and dynamic latch stage. In the dynamic preamplifier stage, $V_{DACP}$ and $V_{DACN}$ are the output signals of the DAC capacitor array and are connected to the differential inputs of the comparator. $AP$ and $AN$ are differential outputs of the dynamic preamplifier stage. In the dynamic latch stage, $COMP$ and $COMN$ are the comparison results, which are obtained by $AP$, $AN$, and $CCLK$ driving the latch. In the process of result latching, no power-to-ground current path is formed, so the comparator only has a dynamic power supply. The automatic ON/OFF clock circuit generates the clock for comparator operation. When the $RST$ is high or $P10 + N10$ (P10 and N10 are the 10th comparison result that latched in SAR logic) is high, there is no clock output, the switching energy $CV_{ref}$.

Figure 5. Switching energy against output codes. The black [11], red [8], blue [10], green [9], and magenta curves are switching energy.

Figure 6. DNL and INL versus output code of the proposed switching scheme.
comparator is in the OFF state, and the comparator has no power consumption. Figure 7b shows the timing diagram of the comparator.

![Dynamic preamplifier stage](image1) ![Dynamic latch stage](image2)

Figure 7. Automatic ON/OFF comparator. (a) Schematic diagram; (b) Timing diagram.

2.3. Automatic ON/OFF SAR Logic

As shown in Figure 8, the automatic ON/OFF SAR logic consists of an automatic ON/OFF clock circuit, a sequencer, and a data register. The sequencer is a shift register that shifts the set signal through a series of D flip-flops. The set signal is then used to activate the Latch in the data register. When the last D flip-flop in the sequencer is triggered, the sequencer will be reset and await the next conversion cycle. The data register is composed of dynamic latches, which can latch the differential outputs of the comparator and output differential data. Differential output makes DAC logic circuit simpler. The automatic ON/OFF clock circuit is used to provide the drive clock signal for the shift register. Drive clock is only ON while comparison results are being latched, thus reducing SAR logic power consumption. Figure 8b shows the timing diagram of the SAR logic.

2.4. DAC Driver Circuit

As shown in Figure 9, each capacitor requires two reference voltages. The reference voltages of C_2 to C_9 capacitors are \( V_{\text{ref}} \) and gnd, and the drive circuit can be realized by CMOS inverter. The reference voltage of C_1 capacitor is \( V_{\text{cm}} \) and gnd, and the driving circuit adopts a hybrid structure of CMOS transmission gate and CMOS inverter circuit.

2.5. Capacitor Array

Figure 10 illustrates the floorplan of the capacitor array DAC for a single side. Both sides have identical layout design. DAC capacitors and dummy capacitors are represented by squares (unit capacitors) in different colors. DAC capacitors are surrounded by dummy capacitors to minimize the proximity effects and second-order lithographic errors. Additionally, a common centroid layout is used to reduce parasitic effects.
2.4. DAC Driver Circuit

As shown in Figure 9, each capacitor requires two reference voltages. The reference voltages of C2 to C9 capacitors are Vref and gnd, and the drive circuit can be realized by CMOS inverter. The reference voltage of C1 capacitor is Vcm and gnd, and the driving circuit adopts a hybrid structure of CMOS transmission gate and CMOS inverter circuit.

Figure 8. Automatic ON/OFF SAR logic. (a) Block diagram; (b) Timing diagram.
3. Results

Figure 11 shows the chip micrograph of the ADC prototype fabricated in 180 nm CMOS process with a core area of 0.15 mm² (500 µm × 300 µm). Figure 12 shows the measurement environment. The power supply device provides power and reference voltage for the SAR ADC chip. The FPGA generates timing signals to control the work of SAR ADC chip. The signal generator generates a differential sinusoidal signal and connects to the analog signal input of the SAR ADC chip. The logic analyzer is connected to the digital signal output of the SAR ADC chip and collects the output data. The PC takes out the measured data from the logic analyzer and then analyzes various performance indicators of the chip. As shown in Figure 13, the signal-to-noise-and-distortion ratio (SNDR) is 45.15 dB, and the effective number of bits (ENOB) is 7.2 bit at 1.8 V supply and 1 kS/s sampling rate. The SAR ADC consumes 7.6 nW, and the calculated FoM is 51.7 fJ/conv.-step. The Figure-of-Merit (FoM) was calculated from the following equation:

\[ FoM = \frac{\text{Power}}{2^{\text{ENOB}} \times f_{\text{sampling}}} \]  

(10)

Table 2 shows the performance comparison between the proposed ADC and other ADCs. Compared with another 180 nm ADC, the proposed ADC has a convincing performance. If the proposed SAR ADC uses the 65 nm process, it may have better performance.
Figure 11. Chip micrograph.

Figure 12. Measurement environment. (a) Block diagram; (b) Photo.
4. Conclusions

This paper has presented a low-power SAR ADC for biomedical applications. The ADC uses an energy-efficient, low-complexity switching scheme to reduce power consumption. Because of the top-plate sampling and level-shift-gnd operations, the switching scheme did not consume energy in the first and second comparisons. Thanks to the use of $V_{cm}$ for the last capacitor, the total capacitance is reduced by half, so the energy consumption of DAC is also reduced. In addition, because of the automatic ON/OFF technology, the comparator and SAR logic only generate energy consumption during operation. The proposed SAR ADC achieves FoM of 51.7 fJ/conv.-step at 1.8 V supply and 1 KS/s sampling rate. If the ADC adopts a low-voltage design method, more energy consumption will be saved. The proposed low-power SAR ADC is suitable for biomedical applications.

Author Contributions: Conceptualization, Y.H.; methodology, Y.H.; software, Y.H. and B.T.; validation, Y.H., B.T. and L.H.; formal analysis, Y.H.; investigation, Y.H. and H.L.; resources, Y.H., B.L. and Z.W.; data curation, Y.H., B.T. and L.H.; writing—original draft preparation, Y.H.; writing—review and editing, L.H., B.L. and X.L.; visualization, Y.H., B.T. and L.H.; supervision, Y.H.; project administration, Y.H. and Z.W.; funding acquisition, B.L. and Y.H. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the National Natural Science Foundation of China (no. 60976026), the Key Field Project of Colleges and Universities in Guangdong Province (no. 2021ZDZX1081), the Key Project of Social Welfare and Basic Research Project in Zhongshan City (2021B2020), the Construction Project of Professional Quality Engineering in 2020 (no. YLZY202001), and the Construction Project of Professional Quality Engineering in 2021 (no. JD202101).

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.
References

1. Weibo, H.; Yen-Ting, L.; Tam, N.; Lie, D.Y.C.; Ginsburg, B.P. An 8-Bit Single-Ended Ultra-Low-Power SAR ADC With a Novel DAC Switching Method and a Counter-Based Digital Control Circuitry. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2013, 60, 1726–1739. [CrossRef]

2. Aneesh, K.; Manoj, G.; Sam, S.S. Design Approaches of Ultra-Low Power SAR ADC for Biomedical Systems—A Review. *J. Circuits Syst. Comput.* 2022, 31, 2230009. [CrossRef]

3. Mao, W.; Li, Y.; Heng, C.; Lian, Y. A Low Power 12-bit 1-kS/s SAR ADC for Biomedical Signal Processing. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2019, 66, 67–77. [CrossRef]

4. Hou, Y.; Qu, J.; Tian, Z.; Atef, M.; Yousef, K.; Lian, Y.; Wang, G. A 61-nW Level-Crossing ADC with Adaptive Sampling for Biomedical Applications. *IEEE Trans. Circuits Syst. II Express Briefs* 2019, 66, 56–60. [CrossRef]

5. Kamata, T.; Ueda, M.; Hirai, Y.; Tani, S.; Asano, T.; Isami, S.; Kurata, T.; Tatsumi, K.; Matsuoka, T. An analog front-end employing 87 dB SNDR stochastic SAR-ADC for a biomedical sensor. In Proceedings of the 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS), Strasbourg, France, 25–28 June 2017; pp. 301–304. [CrossRef]

6. Zangming, Z.; Yuhua, L. A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-um CMOS for Medical Implant Devices. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2015, 62, 2167–2176. [CrossRef]

7. Byung-Geun, L. Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* 2015, 23, 1103–1110. [CrossRef]

8. Ginsburg, B.P.; Chandrakasan, A.P. An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. In Proceedings of the 2005 IEEE International Symposium on Circuits and Systems, Kobe, Japan, 23–26 May 2005; pp. 184–187. [CrossRef]

9. Yan, Z.; Chi-Hang, C.; Chio, U.F.; Sai-Weng, S.; Seng-Pan, U.; Martins, R.P.; Maloberti, F. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS. *IEEE J. Solid-State Circuits* 2010, 45, 1111–1121. [CrossRef]

10. Liu, C.C.; Chang, S.J.; Huang, G.Y.; Lin, Y.Z. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure. *IEEE J. Solid-State Circuits* 2010, 45, 731–740. [CrossRef]

11. Johns, D.; Martin, K. *Analog Integrated Circuit Design*; John Wiley & Sons, Inc.: New York, NY, USA, 1997.

12. Hill, N.J.; Gupta, D.; Brunner, P.; Gunduz, A.; Adamo, M.A.; Ritaccio, A.; Schalk, G. Recording Human Electroctocorticographic (ECog) Signals for Neuroscientific Research and Real-time Functional Cortical Mapping. *J. Vis. Exp.* 2012, e3993. [CrossRef] [PubMed]

13. Wang, J.; Tang, L.; Bronlund, J.E. Surface EMG Signal Amplification and Filtering. *Int. J. Comput. Appl.* 2013, 82, 15–22. [CrossRef]

14. Kumar, J.S.; Bhuvaneswari, P.T.V. Analysis of Electroencephalography (EEG) Signals and Its Categorization—A Study. *Procedia Eng.* 2012, 38, 2525–2536. [CrossRef]

15. Hu, Y.; Yi, Z.; He, Z.; Li, B. Energy-efficient, area-efficient, high-accuracy and low-complexity switching scheme for SAR ADC. *IEEE Trans. Circuits Syst. II Express Briefs* 2017, 64, 244–248. [CrossRef]

16. Hu, Y.; Liu, A.; Li, B.; Wu, Z. Closed-loop charge recycling switching scheme for SAR ADC. *Electron. Lett.* 2017, 53, 66–68. [CrossRef]

17. Hu, Y.; Chen, L.; Chen, H.; Wen, Y.; Zhang, H.; Wu, Z.; Li, B. A 7.6-nW 1-kS/s 10-bit SAR ADC for Biomedical Applications. In Proceedings of the 2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Bangkok, Thailand, 11–14 November 2019; pp. 129–132. [CrossRef]

18. Harpe, P.; Cantatore, E.; van Roermund, A. A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step. *IEEE J. Solid-State Circuits* 2013, 48, 3011–3018. [CrossRef]

19. Zhang, D.; Alvandpour, A. A 12.5-ENOB 10-kS/s Redundant SAR ADC in 65-nm CMOS. *IEEE Trans. Circuits Syst. II Express Briefs* 2016, 63, 244–248. [CrossRef]

20. Wenliang, G.; Guoxing, W.; Kuan-Tiong, L.; Kea-Tiong, T. A 10-bit 1kS/s-30kS/s successive approximation register analog-to-digital converter for biological signal acquisition. In Proceedings of the 2013 6th International Conference on Biomedical Engineering and Informatics, Hangzhou, China, 16–18 December 2013; pp. 403–407. [CrossRef]

21. Yen-Po, C.; Dong-suk, J.; Yoommyng, L.; Yejoong, K.; Zhioyoong, F.; Inhee, L.; Langhals, N.B.; Kruger, G.; Oral, H.; Berenfeld, O.; et al. An Injectable 64 nW ECG Mixed-Signal SoC in 65 nm for Arrhythmia Monitoring. *IEEE J. Solid-State Circuits* 2015, 50, 375–390. [CrossRef]