Verifying Real-Time Systems using Explicit-time Description Methods

Hao Wang and Wendy MacCaull
Centre for Logic and Information
St. Francis Xavier University
Antigonish, Canada
{hwang, wmaccaul}@stfx.ca

Timed model checking has been extensively researched in recent years. Many new formalisms with time extensions and tools based on them have been presented. On the other hand, Explicit-Time Description Methods aim to verify real-time systems with general untimed model checkers. Lamport presented an explicit-time description method using a clock-ticking process (Tick) to simulate the passage of time together with a group of global variables for time requirements. This paper proposes a new explicit-time description method with no reliance on global variables. Instead, it uses rendezvous synchronization steps between the Tick process and each system process to simulate time. This new method achieves better modularity and facilitates usage of more complex timing constraints. The two explicit-time description methods are implemented in DIvINE, a well-known distributed-memory model checker. Preliminary experiment results show that our new method, with better modularity, is comparable to Lamport’s method with respect to time and memory efficiency.

1 Introduction

Model checking is an automatic analysis method which explores all possible states of a modeled system to verify whether the system satisfies a formally specified property. It was popularized in industrial applications, e.g., for computer hardware and software, and has great potential for modeling and monitoring complex and distributed business processes. Timed model checking, the method to formally verify real-time systems, is attracting increasing attention from both the model checking community and the real-time community. However, general model checkers like SPIN [14] can only represent and verify the qualitative relations between events, which constrains their use for real-time systems. The quantified time notions, including time instant and duration, must be taken into account for timed model checking. For example in a safety critical application such as in an emergency department, after an emergency case arrives at the hospital, general model checking of hospital protocol can only verify whether “the patient receives a certain treatment”, but to save the patient’s life, it should be verified whether the protocol ensures that “the patient receives a certain treatment within 1 hour”.

Many formalisms with time extensions have been presented as the basis for timed model checkers. A typical example is timed automata [5], which is an extension of finite-state automata with a set of clock variables to keep track of time. Lamport [16] calls this approach as Implicit-Time Description Methods. UPPAAL [8] is a well-known timed-automata-based model checker; it has been successfully applied to various real-time controllers and communication protocols. Conventional temporal logics like Linear Temporal Logic (LTL) or Computation Tree Logic (CTL) must be extended [6] to handle the specification of properties of timed automata. The foundation for the decidability results in timed automata is based on the notion of region equivalence over clock assignment [9]. Models in a timed-automata-based model checker can not represent which time instant a transition is executed at within
Verifying Real-Time Systems using Explicit-time Description Methods

a time region; such model checkers can only deal with specification involving a time region or a pre-specified time instant. However, many real-time systems, especially those with pre-emptive scheduling features, need to record the time instant when the pre-emption happens for succeeding calculation. For example, triage is widely practiced in medical procedures; the caregiver $C$ may be administering some required but non-critical treatment on patient $A$ when another patient $B$ presents with a critical situation, such as a cardiac arrest. $C$ then must move to the higher priority task of treating $B$, but it is necessary to store the elapsed time of $A$’s treatment to determine how much time is still needed or the treatment needs to be restarted. The stop-watch automata [4], an extension of timed automata, is proposed to tackle this; unfortunately as Krcál and Yi discussed in [15], since the reachability problem for this class of automata is undecidable, there is no guarantee for termination in the general case.

On the other hand, Lamport [16] advocated the Explicit-Time Description Methods which aim to use ordinary model checkers to realize timed model checking. He presented an explicit-time description method using a clock-ticking process (Tick) to simulate the passage of time and a pair of global variables to store the time lower and upper bounds for each modeled system process. The main advantage of the explicit-time approach is that it does not need specialized languages or tools for time description. The method has been implemented with popular model checkers SPIN (sequential) [14] and SMV [17]. Recently, Van den Berg et al. [10] successfully applied LEDM to verify the safety of railway interlockings for one of Australia’s largest railway companies. The additional benefit of the explicit-time approach is that as it explicitly records the passage of time so the current time instant can be accessed easily, the pre-emptive scheduling problem discussed in the previous paragraph that causes difficulty using the timed-automata-based model checkers can be modeled naturally with explicit-time description methods.

In this paper, we propose a new explicit-time description method called Sync-based Explicit-time Description Method (SEDM), which does not rely on global variables; instead it uses rendezvous synchronization steps between the Tick process and each system process. After the Tick process completes synchronization steps with every system processes, the global clock increments by one time unit. While, as Lamport commented [16], “The approach (LEDM) cannot be used in process-based languages and formalisms with no explicit global state, such as CCS, CSP, Petri nets, streams and I/O automata”, SEDM can do exactly that. As an added advantage, SEDM allows the timing constraints to be defined either globally or locally so the whole system can be modeled in a way that enhances its modularity. We choose DiVINE [7], a well-known distributed model checker, because it accommodates the up-to-date multi-core architecture, i.e., clusters of multi-core CPU’s and it has been tested successfully in large-scale clusters, even in a large-scale optical grid [19]. Experimental results show that SEDM is comparable to LEDM with respect to time and memory efficiency so SEDM can be used in place of LEDM.

The remainder of the paper is organized as follows. After a brief introduction to DiVINE, Section 2 presents the LEDM with its DiVINE implementation. The new method SEDM with its DiVINE implementation is presented in Section 3. Section 4 describes our experiments and the results. Section 5 concludes the paper.

2 Preliminaries

The syntax outlined in 2.1 being incomplete, is meant for the presentation of the time-explicit description methods; the complete description can be found in [3].
2.1 The DiVINE Model Checker and its Modeling Language

DiVINE is an explicit-state LTL model checkers based on the automata-based procedure by Vardi and Wolper [13]. The property to be specified is described by an LTL formula, both the system model and the LTL formula are represented by automata, then the model checking problem is reduced to detecting in the combined automaton graph whether there is an accepting cycle, i.e., a cycle in which one of the vertices is marked “accepting”. With the distributed algorithms to assign different portions of the state space to be explored by different machines, DiVINE can: (1) verify much larger system models; (2) finish the verification in significantly less time (in comparison with the well-known explicit-state LTL model checker SPIN).

DVE is the modeling language of DiVINE. Like in Promela (the modeling language of SPIN), a model described in DVE consists of processes, message channels and variables. Each process, identified by a unique name \textit{procid}, consists of a list of local variable declarations, process states declarations, initial state declaration and a list of transitions. A transition transfers the process state from \textit{stateid}_1 to \textit{stateid}_2, the transition may contain a guard (which decides whether the transition can be executed), a synchronization (which communicates data with another process) and effects (which assigns new values to local or global variables). So we have

\[
\text{Transition ::= stateid}_1 \rightarrow \text{stateid}_2 \{ \text{Guard Sync Effect} \}
\]

The \textit{Guard} contains the keyword \textit{guard} followed by a boolean expression and the \textit{Effect} contains the keyword \textit{effect} followed by a list of assignments. The \textit{Sync} follows the denotation for communication in CSP, ‘!’ for the sender and ‘?’ for the receiver. The synchronization can be either asynchronous or rendezvous. The \textit{chanid} is the channel for the synchronization; value(s) can be transferred in it. So we have

\[
\text{Sync ::= sync chanid!SyncValue} \mid \text{chanid?SyncValue}
\]

The property to be specified can be written as an LTL formula and a corresponding property process can be automatically generated. Modeled system processes and the property process progress synchronously, so the latter can observe the system’s behavior step by step and catch errors.

2.2 Lamport Explicit-time Description Method

The passage of time and timed quantified values can be expressed in untimed languages and properties to be specified can be expressed in conventional temporal logics. In LEDM, current time is represented with a global variable \textit{now} that is incremented by an added \textit{Tick} process. As we mentioned earlier, ordinary model checkers can only deal with integer variables, and the real-time system can be modeled in discrete-time only using an explicit-time description. The \textit{Tick} process increments \textit{now} by 1.

Placing lower-bound and upper-bound timing constraints on transitions in processes is the common way to model real-time systems. Figure 1 shows a simple example of only two transitions, transition \textit{S}: \textit{stateid}_1 \rightarrow \textit{stateid}_m \textit{is followed by the transition A}: \textit{stateid}_m \rightarrow \textit{stateid}_n. An upper-bound timing constraint on when a transition \textit{A}: \textit{stateid}_m \rightarrow \textit{stateid}_n must occur is expressed by a guard on the transition in the \textit{Tick} process so as to prevent an increase in time from violating the constraint. A lower-bound constraint on when the transition \textit{A} may occur is expressed by a guard on \textit{A} so it cannot be executed earlier than it should be. Each system process \textit{P}_i has a pair of count-down timers as global variables \textit{ubtimer}_i
and \( \text{ubtimer}_i \) for the timing constraints on its transitions. A large enough integer constant \( \text{INFINITY} \) is defined; those upper bound timers with the value of \( \text{INFINITY} \) are not active and the \text{Tick} process does not decrement them. All upper bound timers are initialized to \( \text{INFINITY} \) and all lower bound timers are initialized to zero. For transition \( A \), the timers will be set to the correct values by its preceding transition \( S \). As \( \text{now} \) is incremented by 1, each non-\( \text{INFINITY} \) \( \text{ubtimer} \) and non-zero \( \text{lbtimer} \) is decremented by 1.

Initially, \((\text{ubtimer}_i, \text{lbtimer}_i)\) are set to \((\text{INFINITY}, 0)\). The transition \( S \) is executed at time instant \( t_0 \), and \((\text{ubtimer}_i, \text{lbtimer}_i)\) are set to \((\tau_2, \tau_1)\). After \( \tau_1 \) time units, i.e., at time instant \( t_1 \) when \((\text{ubtimer}_i, \text{lbtimer}_i)\) is equal to \((\tau_2 - \tau_1, 0)\), the transition \( A \) is enabled. Both timers will be reset or set to new time bounds after the execution of \( A \). If the transition \( A \) is still not executed when the time reaches \( t_2 \) and \( \text{ubtimer}_i \) is equal to 0, the transition in the \text{Tick} process is disabled, which means the clock has to stop here. Only after \( \text{ubtimer}_i \) is set by transition \( A \), the \text{Tick} process can start again. In this way, the time upper-bound constraint is realized.

The \text{Tick} process and the system process \( P_i \) in DVE are described in Figure 2 and Figure 3.

process \( P_i\text{.Tick} \) {
    state tick;
    init tick;
    trans
        tick \rightarrow tick { guard all \( \text{ubtimers} \rangle 0; \)
            effect now = now + 1,
            decrements all timers; }
}

Figure 2: \text{Tick} process in DVE for LEDM

We observe that the value of \( \text{now} \) is limited by the size of type \text{integer} and careless incrementing can cause overflow error. This can be avoided by incrementing \( \text{now} \) using modular arithmetic, i.e., setting \( \text{now} = (\text{now} + 1) \mod \text{MAXIMAL} \) (\text{MAXIMAL} is the maximal integer value supported by the model checker). The value limit can also be increased by linking several integers, i.e., every time \((\text{int}_1 + 1) \mod \text{MAXIMAL} \) becomes zero again, \( \text{int}_2 \) increments by 1, and so on. Note that the variable \( \text{now} \) is only incremented in the \text{Tick} process and does not appear in any other process. So for general system models in which time
3 The New Sync-based Explicit-Time Description Method

This section presents the new SEDM, followed by two examples to illustrate its modularity advantage and capability to model pre-emptive scheduling problems.

3.1 The Method

In the new SEDM, the passage of time is also simulated by an additional Tick process. In one time unit, it completes synchronization steps with each system process. The current time is the count of previous synchronization steps, so all the timing variables can be defined either locally or globally. In this way, local timers can be added or removed without affecting the model globally and good modularity can be achieved. Note that the now variable can also be removed for a similar reason, but if any system process contains any enabling condition that is dependent on a certain time instant, it is safe to define a now variable locally.

For the same example in Figure 1, \( P_i \) has local timers \((\text{ubtimer}_i, \text{lbtimer}_i)\). For the transition \( A: \text{stateid}_m \rightarrow \text{stateid}_n \), each of the timers will be set to the correct values \((\tau_2, \tau_1)\) by its preceding transition, \( S: \text{stateid}_i \rightarrow \text{stateid}_m \). The execution is similar to Lamport’s method except: (1) the timers are decremented locally by 1 after each synchronization with the Tick process; (2) if the transition \( A \) is still not executed when the time reaches \( t_2 \) and \( \text{ubtimer}_i \) is equal to 0, there is no synchronization step before executing transition \( A \). Because the Tick process has to synchronize with each process for each tick, it must wait for \( P_i \)'s next sync statement.

The Tick process, for two system processes, in DVE is described in Figure 4. The local ubtimer and lbtimer can be defined and used in a system process as in Figure 5.

Readers may argue against the usage of round-robin scheduling of all synchronization steps in one tick: \( P_1 \) always ticks before \( P_2 \). Actually, a time model to be verified is built to cover every possible execution of all system steps, which can be assured in SEDM by separating transitions for system steps and transitions for time synchronization in all system processes. Therefore, we do not need to cover every possible sequence of all synchronization steps, one sequence is enough for the verification.

Readers may also be concerned about the size of the state space and time efficiency as SEDM adds \( N \) synchronization steps for every time unit, \( N \) being the number of system processes. However, the experimental results (see Section 4) show that as the model grows bigger, the time and memory efficiency

\[
\text{process } P_i \{ \\
\text{state } \ldots, \text{state}_l, \text{state}_m, \text{state}_n; \\
\text{init } \ldots; \\
\text{trans} \\
\ldots \rightarrow \ldots; \\
\text{state}_l \rightarrow \text{state}_m \{ \ldots; \text{effect set timers for transitionA}; \}, \\
\text{state}_m \rightarrow \text{state}_n \{ \text{guard lbtimer}[i]==0; \text{effect } \ldots; \}, \\
\ldots \rightarrow \ldots; \\
\}
\]

Figure 3: System process \( P_i \) in DVE for LEDM

lower and upper bounds suffice, the variable now should be removed.
process P_Tick {
  state tick1, tick2;
  init tick1;
  trans
    tick1 -> tick2 { sync chan1!; },
    tick2 -> tick1 { sync chan2!; };
}

Figure 4: Tick process in DVE for SEDM

process P_i {
  int ubtimer, lbtimer;
  state state_l, state_m, state_n, ...;
  init ...;
  trans
    ... -> ... ;
    state_l -> state_m { ...; effect set timers for transitionA ; },
    state_m -> state_m { guard ubtimer>0; sync chan1? ;
                        effect decrement timers by 1 ; },
    state_m -> state_n { guard lbtimer==0 & & ...; ... ; },
    ... -> ... ;
}

Figure 5: System process P_i in DVE for SEDM

and size of state space are comparable to those of LEDM.

3.2 An Example with Complex Timers

As the time can be accessed locally with SEDM, complex timing constraints, e.g., fixed time delay (the special case when ubtimer==lbtimer), multiple independent (possibly overlapping) timers and dependent timers, can be expressed more conveniently than with LEDM because with the latter method new global variables must defined and the Tick process must be updated.

Figure 6 describes five transitions A, B, C, D, E in P_i (see the upper part of the figure) and their associated timeline. Transition A: stateid_m -> stateid_n has a fixed time delay, $\tau_0$; transition B: stateid_n -> stateid_o has upper and lower bounds, ($\tau_2, \tau_1$); transition C: stateid_n -> stateid_p has upper and lower bounds, ($\tau_4, \tau_3$). After the execution of transition A, there is a time period, $(t_3, t_4)$, during which both transition B and C are enabled and chosen non-deterministically. Transition D: stateid_o -> stateid_q and E: stateid_p -> stateid_q have the upper and lower bounds which are dependant on the execution time of B or C. The process P_i in DVE is described in Figure 7.

3.3 An Example of Pre-emptive Scheduling

Following the triage example described in Section 1, we consider a system of multiple parallel tasks with different priorities, assuming that the right to an exclusive resource is deprivable, i.e., a higher priority task B may deprive the resource from the currently running task A. In this case, the elapsed time of A’s execution must be stored for a future resumed execution.
Figure 6: States and timeline for complex timers using SEDM

process P_i {
    ...;
    trans
        ... -> ... ;
        state_l -> state_m { ...; effect fixdelay=\tau_0; },
        state_m -> state_m { guard fixdelay>0; sync chan1?;
            effect fixdelay=fixdelay-1; },
        state_m -> state_n { guard fixdelay==0 ; ...;
            effect ubtimer1=\tau_3, lbtimer1=\tau_1,
            ubtimer2=\tau_4, lbtimer2=\tau_2; },
        state_n -> state_n { guard ubtimer2>0; sync chan1?;
            effect decrement timers by 1;},
        state_n -> state_o { guard ubtimer1>0 && lbtimer1==0; ...;},
        state_n -> state_p { guard ubtimer2>0 && lbtimer2==0; ...;},
        ... -> ... ;
}

Figure 7: System process \( P_i \) in DVE with complex timers

Figure 8 shows a portion of a state transition diagram for task A, assuming A needs the exclusive resource \( R \) for 10 time units; when \( R \) becomes available at time instant \( t_0 \), A starts its execution by entering the state Exec; at time instant \( t_1 \), B deprives A’s right to \( R \), and A changes to the state Deprived and stores the elapsed \( t_1 - t_0 \) time units; when \( R \) becomes available again, A resumes its execution to state Exec for the remaining \( 10 - (t_1 - t_0) \) units. Implementation of this example using any one of the three explicit-time description methods is straightforward. Figure 9 shows the process for task A in DVE using SEDM (assuming A has the lowest priority).
Verifying Real-Time Systems using Explicit-time Description Methods

Figure 8: An Example of Pre-emptive Scheduling

byte isROccupied=0; // 0 means available
process A {
  default(Tag, tag_A)
  int timeToGo=10;
  state s_i, s_Exec, s_Deprived, ...
  init ...
  trans
    ... -> ...
    s_i -> s_Exec { guard isROccupied==0;
      effect isROccupied=Tag, ltimer=timeToGo;
    }
    s_Exec -> s_Exec { guard ltimer>0; sync chan1?;
      effect ltimer=ltimer-1; },
    s_Exec -> s_Deprived { guard isROccupied=Tag && ltimer>0;
      effect timeToGo=ltimer; },
    s_Deprived -> s_Deprived { guard isROccupied!=0; sync chan1?; }
    s_Deprived -> s_Exec { guard isROccupied==0;
      effect isROccupied=Tag, ltimer=timeToGo; },
    s_Exec -> s_Next { guard ltimer==0;
      effect isROccupied=0; },
    ...
}

Figure 9: Process in DVE for Pre-emptive Scheduling Example using SEDM

4 Experiments in DIvINE

For the convenience of comparison, we experiment with the Fischer’s mutual exclusion algorithm, a well-known benchmark for timed model checking, which is also used by Lamport in his experiments
The brief description of the algorithm is adapted from [16]. Our experiments model the algorithm in DiVINE using LEDM and SEDM, and compare the time and memory efficiency and size of state space.

Fischer’s algorithm is a shared-memory, multi-threaded algorithm. It uses a shared variable \( x \) whose value is either a thread identifier (starting from 1) or zero; its initial value is zero. For the convenience of specification of the safety property in our experiments, we use a counter \( c \) to count the number of threads that are in the critical section. The program for thread \( t \) is described in Figure 10.

\begin{verbatim}
ncs: noncritical section;
a: wait until \( x = 0 \);
b: \( x := t \);
c: if \( x \neq t \) then goto a;
cs: critical section;
d: \( x := 0 \); goto ncs;
\end{verbatim}

Figure 10: Program of thread \( t \) in Fischer’s algorithm

The timing constraints are, first, that step \( b \) must be executed at most \( \delta \) time units (as a upper bound) after the preceding execution of step \( a \); and second, that step \( c \) cannot be executed until at least \( \varepsilon \) time units (as a lower bound) after the preceding execution of step \( b \). For step \( c \), there is an additional upper bound \( \varepsilon_{\text{upper}} \) to ensure fairness. For convenience, we use the same value for three constraints, i.e., \( \delta = \varepsilon = \varepsilon_{\text{upper}} = T \). The algorithm is tested for 6 threads. The safety property, “no more than one process can be in the critical section”, is specified as \( G(c < 2) \) for the model.

| \( T \) | LEDM | SEDM |
|---|---|---|
| | States | Time | Memory | States | Time | Memory |
| 2 | 644987 | 1.8 | 4700.1 | 1838586 | 2.9 | 4865.3 |
| 4 | 3048515 | 3.3 | 4942.8 | 6923088 | 4.3 | 5641.9 |
| 6 | 11201179 | 7.2 | 6343.4 | 18460632 | 9.3 | 7402.0 |
| 8 | 32952899 | 18.6 | 9958.9 | 48177552 | 21.2 | 11905.0 |
| 10 | 82428155 | 49.2 | 18016.2 | 113914104 | 46.1 | 21894.8 |
| 12 | 182767747 | 115.0 | 34906.3 | 244265616 | 108.8 | 41454.5 |
| 14 | 369377435 | 290.9 | 65205.1 | 482259672 | 230.0 | 78936.2 |
| 16 | 693683459 | 617.5 | 122549.0 | 889586256 | 611.2 | 148010.0 |

Figure 11: Time (in seconds), number of states and memory usage (in MB) for Fischer’s algorithm using two explicit-time methods in DiVINE with 16 CPUs

The version 0.8.1 of the DiVINE-Cluster is used. This version has the new feature of pre-compiling the model in DVE into dynamically linked C functions; this feature speeds up the state space generation significantly. According to the published experimental results of DiVINE [19], we choose the OWCTY (One Way to Catch Them Young) algorithm for better time efficiency as our example property is known to hold.

All experiments are executed on the Mahone cluster of ACEnet [1], the high performance computing consortium for universities in Atlantic Canada. The cluster is a Parallel Sun x4100 AMD Opteron (dual-core) cluster equipped with Myri-10G interconnection. Parallel jobs are assigned using the Open MPI library.
Verifying Real-Time Systems using Explicit-time Description Methods

Figure 11 compares time and memory efficiency for the two explicit-time description methods in both versions of DiVINE with 16 CPUs; it also shows how the size of state spaces increase as $T$ increases.

While SEDM has the bigger number of states for all models, as the model becomes larger, the time increases more slowly than with LEDM: time increases by a factor of 343 as $T$ increases from 2 to 16 with LEDM; time increases by a factor of 204 as $T$ increases from 2 to 16 with SEDM; It is also interesting to find that starting from $T = 10$, the time spent with SEDM is less than the time with LEDM.

Because SEDM adds $N$ synchronization steps (recall that $N$ is the number of system processes) for each time units, the size of state space of the model generated by our method is bigger than that by Lamport’s method. But as the model becomes bigger, the difference becomes insignificant. For $T = 2$, $\frac{\text{states(SEDM)}}{\text{states(LEDM)}} = 2.85$, while for $T = 16$, the two numbers of state size become comparable.

The memory usages of both methods are comparable. Because OWCTY algorithm requires that the whole state space fit into the (distributed) memory, enough memory resource must be allocated in order for the verification to succeed.

Note that when increasing the number of CPUs an added portion of memory needs to be counted for increasing inter-node communications.

5 Discussion and Conclusion

In this paper, we propose a new method, SEDM using rendezvous synchronization steps, so the timing constraints can be defined either globally or locally, compared to the heavy reliance on global variables in LEDM. Consequently, SEDM makes it possible to model discrete time with some process-based untimed languages without explicit global variables. With SEDM, real-time systems can be modeled with a high degree of modularity and more complex timing constraints can be modeled more conveniently.

As Lamport mention in [16], the explicit-time description methods are not designed to beat specialized timed model checkers like UPPAAL: it is obvious that time-automata-based model checkers can handle continuous time semantics while EDMs can only deal with discrete time semantics. However, EDMs are intended to offer more options for the verification of real-time systems. First, explicit-time description methods provide a solution for accessing and storing the current time instant for the preemptive scheduling models. Second, while the size of state space in an explicit-time method grows along with the number of time units, it is less sensitive to the number of concurrently running timers. This suggests that the explicit-time method implemented in an un-timed model checker may verify more complex system behaviors. Third, as Van den Berg et al. mention in [10], in some real-world scenarios when significant resources already have been invested into the model for a general model checker such as SPIN or SMV, it is much easier and therefore preferable to extend the existing model to represent time notions rather than to re-model the entire system for a specialized timed model checker. Last but not least, explicit-time description methods enable the usage of existing large-scale distributed model checkers such as DiVINE so that we can verify much bigger real-time systems.

This research is part of an ambitious research and development project, Building Decision-support through Dynamic Workflow Systems for Health Care [12]. Verification that the health care process design meets its specifications and monitoring the process to check specifications for each instance (patient) are essential. Real world health care workflow processes are highly dynamic and local changes are the norm. In addition to work in verification, members of our research group [2] are currently investigating parallel and distributed approaches to reasoning about structured knowledge bases (ontologies). Interfacing these reasoners and distributed model checkers with workflow engines will permit runtime monitoring of complex, highly variable and safety critical processes. Currently, we are using explicit-time description
methods to model and verify real-world health care processes.

As a continuous effort in practical timed model checking, we also study the efficiency problem of explicit-time descriptions and have made some progress based on optimizing the tick process [20], so that EDMs can be applied to problems of larger scale. Dutertre and Sorea [13] and Clarke et al. [11] recently presented two different abstraction techniques for timed automata and the abstraction outcome can be verified using un-timed model checkers. We also intend to study the possibility of this kind of technique in distributed model checkers.

Acknowledgment

This research is sponsored by NSERC, an Atlantic Computational Excellence Network (ACEnet) Post Doctoral Research Fellowship and by the Atlantic Canada Opportunities Agency through an Atlantic Innovation Fund project. The computational facilities are provided by ACEnet. We also thank Jiri Barnat, Keith Miller and the anonymous reviewers of QFM’09 for their helpful comments.

References

[1] Atlantic Computational Excellence network (ACEnet). http://www.ace-net.ca/. Last accessed on Nov. 2009.
[2] Centre for Logic and Information, St. Francis Xavier University. http://logic.stfx.ca/. Last accessed on Nov. 2009.
[3] DiVinE project. http://divine.fi.muni.cz/. Last accessed on Nov. 2009.
[4] Yasmina Abdeldaim & Oded Maler (2002): Preemptive Job-Shop Scheduling Using Stopwatch Automata. In: Joost-Pieter Katoen & Perdita Stevens, editors: TACAS, Lecture Notes in Computer Science 2280. Springer, pp. 113–126.
[5] Rajeev Alur & David L. Dill (1994): A Theory of Timed Automata. Theor. Comput. Sci. 126(2), pp. 183–235.
[6] Rajeev Alur & Thomas A. Henzinger (1991): Logics and Models of Real Time: A Survey. In: J. W. de Bakker, Cornelis Huizing, Willem P. de Roever & Grzegorz Rozenberg, editors: REX Workshop, Lecture Notes in Computer Science 600. Springer-Verlag, pp. 74–106.
[7] Jiri Barnat, Lubos Brim, Ivana Černá, Pavel Moravec, Petr Roček & Pavel Šimeček (2006): DiVinE – A Tool for Distributed Verification (Tool Paper). In: Computer Aided Verification, Lecture Notes in Computer Science 4144. Springer-Verlag, pp. 278–281.
[8] Johan Bengtsson, Kim G. Larsen, Fredrik Larsson, Paul Pettersson & Wang Yi (1995): UPPAAL — a Tool Suite for Automatic Verification of Real-Time Systems. In: Proc. of Workshop on Verification and Control of Hybrid Systems III, number 1066 in Lecture Notes in Computer Science. Springer-Verlag, pp. 232–243.
[9] Johan Bengtsson & Wang Yi (2003): Timed Automata: Semantics, Algorithms and Tools. In: Jörg Desel, Wolfgang Reisig & Grzegorz Rozenberg, editors: Lectures on Concurrency and Petri Nets, Lecture Notes in Computer Science 3098. Springer, pp. 87–124.
[10] Lionel van den Berg, Paul A. Strooper & Kirsten Winter (2007): Introducing Time in an Industrial Application of Model-Checking. In: Stefan Leue & Pedro Merino, editors: FMICS, Lecture Notes in Computer Science 4916. Springer, pp. 56–67.
[11] Edmund M. Clarke, Flavio Lerda & Muralidhar Talupur (2007): An Abstraction Technique for Real-time Verification. In: S. Ramesh & P. Sampath, editors: Next Generation Design and Verification Methodologies, Lecture Notes in Computer Science. Springer-Verlag, pp. 1–17.
[12] Jeff Dallien, Wendy MacCaull & Allen Tien (2008): Initial Work in the Design and Development of Verifiable Workflow Management Systems and Some Applications to Health Care. In: 5th International Workshop on Model-based Methodologies for Pervasive and Embedded Software. IEEE Computer Society, pp. 78–91.
[13] Bruno Dutertre & Maria Sorea (2004): Modeling and Verification of a Fault-Tolerant Real-Time Startup Protocol Using Calendar Automata. In: Yassine Lakhnech & Sergio Yovine, editors: FORMATS/FTRTFT, Lecture Notes in Computer Science 3253. Springer-Verlag, pp. 199–214.

[14] Gerard J. Holzmann (1991): Design and Validation of Computer Protocols. Prentice Hall.

[15] Pavel Krčál & Wang Yi (2004): Decidable and Undecidable Problems in Schedulability Analysis Using Timed Automata. In: Kurt Jensen & Andreas Podelski, editors: TACAS, Lecture Notes in Computer Science 2988. Springer, pp. 236–250.

[16] Leslie Lamport (2005): Real-Time Model Checking is Really Simple. In: Dominique Borrione & Wolfgang J. Paul, editors: CHARME, Lecture Notes in Computer Science 3725. Springer-Verlag, pp. 162–175.

[17] Ken L. McMillan (1992): Symbolic model checking - an approach to the state explosion problem. Ph.D. thesis, Carnegie Mellon University.

[18] Moshe Y. Vardi & Pierre Wolper (1986): An Automata-Theoretic Approach to Automatic Program Verification (Preliminary Report). In: LICS. IEEE Computer Society, pp. 332–344.

[19] Kees Verstoep, Henri E. Bal, Jiri Barnat & Lubos Brim (2009): Efficient large-scale model checking. In: IPDPS. IEEE, pp. 1–12.

[20] Hao Wang & Wendy MacCaull (2009): An Efficient Explicit-time Description Method for Timed Model Checking. In: Parallel and Distributed Methods in verification, 8th International Workshop, PDMC 2009, Held as Part of the Formal Methods Week 2009, Eindhoven, the Netherlands, November 2-6, 2009.