HALP: HARDWARE-AWARE LATENCY PRUNING

Maying Shen, Hongxu Yin, Pavlo Molchanov, Lei Mao, Jianna Liu, Jose M. Alvarez
NVIDIA
{mshen,dannyy,pmolchanov,lmao,jiannal,josea}@nvidia.com

ABSTRACT

Structural pruning can simplify network architecture and improve inference speed. We propose Hardware-Aware Latency Pruning (HALP) that formulates structural pruning as a global resource allocation optimization problem, aiming at maximizing the accuracy while constraining latency under a predefined budget. For filter importance ranking, HALP leverages latency lookup table to track latency reduction potential and global saliency score to gauge accuracy drop. Both metrics can be evaluated very efficiently during pruning, allowing us to reformulate global structural pruning under a reward maximization problem given target constraint. This makes the problem solvable via our augmented knapsack solver, enabling HALP to surpass prior work in pruning efficacy and accuracy-efficiency trade-off. We examine HALP on both classification and detection tasks, over varying networks, on ImageNet and VOC datasets. In particular, for ResNet-50/-101 pruning on ImageNet, HALP improves network throughput by 1.60×/1.90× with +0.3%−0.2% top-1 accuracy changes, respectively. For SSD pruning on VOC, HALP improves throughput by 1.94× with only a 0.56 mAP drop. HALP consistently outperforms prior art, sometimes by large margins.

1 INTRODUCTION

Convolutional Neural Networks (CNNs) act as the central tenet behind the rapid development in computer vision tasks such as classification, detection, segmentation, image synthesis, among others. As performance boosts, so do model size, computation, and latency. With millions, sometimes billions of parameters (e.g., GPT-3 [Brown et al. (2020)], modern neural networks face increasing challenges upon ubiquitous deployment, that mostly faces stringent constraints such as energy and latency [Dai et al. (2019); Molchanov et al. (2016; 2019)]. In certain cases like autonomous driving, a breach of real-time constraint not only undermines user experience, but also imposes critical safety concerns. Even for cloud service, speeding up the inference of neural networks directly translates into higher throughput, allowing more clients and users to benefit from the service.

One effective and efficient method to reduce model complexity is through network pruning. The primary goal of pruning is to remove the parameters, along with their computation, that are deemed least important for inference [Alvarez & Salzmann (2016); Han et al. (2015); Liu et al. (2019b); Molchanov et al. (2019)]. Compatible with other compression streams of work such as quantization [Cai et al. (2020); Wang et al. (2020b); Zhu et al. (2016)] and distillation [Hinton et al. (2015); MULLAPADI et al. (2019); YIN et al. (2020)], network pruning enables a flexible tuning of model complexity towards varying constraints, while requiring much less design efforts by neural architecture search [Tan et al. (2019); Vahdat et al. (2020); Wu et al. (2019)] and architecture redesigns [Howard et al. (2017); MA et al. (2018); Tan & Le (2019)]. Thus, in this work, we study pruning, in particular structured pruning that removes filters (or neurons) to benefit off-the-shelf platforms, e.g., GPUs.

As the pruning literature develops, the pruning criteria also evolves to better reflect final efficiency. The early phase of the field focuses on maximum parameter removal in seek for minimum representations of the pretrained model. This leads to a flourish of approaches that rank neurons effectively to measure their importance [Molchanov et al. (2019); Wang et al. (2020b)]. As each neuron/filter possesses intrinsically different computation, following works explore proxy to enhance redundancy removal, FLOPs being one of the most widely adopted metrics [LI et al. (2020); Wu et al. (2020); YU & HUANG (2019)] to reflect how many multiplication and addition computes
needed for the model. However, for models with very similar FLOPs, their latency can vary significantly \cite{fan2019}. Recently, more and more works start directly working on reducing latency \cite{chen2018, yang2018}. However, not much was done in the field of GPU friendly pruning methods due to non-trivial latency-architecture trade-off. For example, as recently observed in \cite{radu2019}, GPU usually imposes staircase-shaped latency patterns for convolutional operators with varying channels, which inevitably occur per varying pruning rate, see the latency surface in Fig. 1. This imposes a constraint that pruning needs to be done in groups to achieve latency improvement. Moreover, getting the exact look-up table of layers under different pruning configuration will benefit maximizing performance while minimizing latency.

Pruning different layers in the deep neural network will result in different accuracy-latency trade-off. Typically, removing channels from the latter layers has smaller impact on accuracy and smaller impact on latency versus removing channels from the early layers. We ask the question, if it is better to remove more neurons from latter layer or less from early layer to achieve the same accuracy-latency trade-off. By nature, the problem is combinatorial and requires the appropriate solution.

In this paper, we propose hardware-aware latency pruning (HALP) that formulates pruning as a resource allocation optimization problem to maximize the accuracy while maintaining a latency budget. The overall workflow is shown in Fig. 1. For latency estimate per pruned architecture, we pre-analyze the operator-level latency values by creating a look-up table for every layer of the model on the target hardware. Then we introduce an additional score for each neuron group to reflect and encourage latency reduction. To this end, we first rank the neurons according to their importance estimates, and then dynamically adjust their latency contributions. With neurons re-calibrated towards the hardware-aware latency curve, we now select remaining neurons to maximize the gradient-based importance estimates for accuracy, within the total latency constraint. This makes the entire neuron ranking solvable under the knapsack paradigm. To enforce the neuron selection order in a layer to be from the most important to the least, we have enhanced the knapsack solver so that the calculated latency contributions of the remaining neurons would hold. HALP surpasses prior art in pruning efficacy, see Fig. 2 and the more detailed analysis in Section 4.

Our main contributions are summarized as follows:

- We propose a latency-driven structured pruning algorithm that exploits hardware latency traits to yield direct inference speedups.
• We orient the pruning process around a quick yet highly effective knapsack scheme that seeks for a combination of remaining neuron groups to maximize importance while constraining to the target latency.
• We introduce a group size adjustment scheme for knapsack solver amid varying latency contributions across layers, hence allowing full exploitation of the latency landscape of the underlying hardware.
• We compare to prior art when pruning ResNet, MobileNet, VGG architectures on ImageNet, PASCAL VOC and demonstrate that our method yields consistent latency and accuracy improvements over state-of-the-art methods. Our ImageNet pruning results present a viable 1.6× to 1.9× speedup while preserving very similar original accuracy of the ResNets.

2 RELATED WORK

Pruning methods. Depending on when to perform pruning, current methods can generally be divided into three groups [Frankle & Carbin (2019b): i) prune pretrained models [Han et al. (2015); Luo et al. (2017); Li et al. (2017); He et al. (2018); Molchanov et al. (2016); Gale et al. (2019); ii) prune at initialization [Frankle & Carbin (2019a); Lee et al. (2019); de Jorge et al. (2020), and iii) prune during training [Alvarez & Salzmann (2016); Gao et al. (2019); Lym et al. (2019). Despite notable progresses in the later two streams, pruning pretrained models remains as the most popular paradigm, with structural sparsity favored by off-the-shelf inference platforms such as GPU.

To improve on inference efficiency, many previous pruning methods trim down the neural network aiming to achieve a high compression rate while maintaining an acceptable accuracy. The estimation of neuron importance has been widely studied in literature [Hu et al. (2016); Luo et al. (2017); Molchanov et al. (2016). For example, Molchanov et al. (2019) proposes to use Taylor expansion to measure the importance of neurons and prunes the least-ranked ones until a desired number of neurons are pruned. However, a compression ratio does not directly translate into computation reduction ratio, amid the fact that each neuron/filter possesses different computation.

There are recent methods that focus primarily on reducing FLOPs. Some of them take FLOPs into consideration when calculating the neuron importance to encourage penalizing neurons that induce high computations [Wu et al. (2020). An alternative line of work propose to select the best pruned network from a set of candidates [Li et al. (2020); Yang et al. (2018). However, it would take a long time for candidate selection due to the large amount of candidates. In addition, these methods use FLOPs as a proxy of latency, which is usually inaccurate as networks with similar FLOPs might have significantly different latencies [Tan et al. (2019).

Latency-aware compression. Emerging compression techniques shift attention to directly prune to cut down on latency. One popular stream is Neural Architecture Search (NAS) methods [Dai et al. (2019); Dong et al. (2018); Tan et al. (2019); Wu et al. (2019) that adaptively adjusts the architecture of the network for a given latency requirement. They incorporate the platform constraints into the optimization process in both the architecture and parameter space to jointly optimize the model size and accuracy. Despite remarkable insights, NAS methods remain computationally expensive in general compared to their pruning counterparts.

Latency-oriented pruning has also gained a growing amount of attention. Chen et al. (2018) presents a framework for network compression under operational constraints, using Bayesian optimization to iteratively obtain compression hyperparameters that satisfies the constraints. Along the same line, NetAdapt [Yang et al. (2018) iteratively prunes neurons across layers under the guidance of the empirical latency measurements on the targeting platform. While these methods push the frontier of latency constrained pruning, the hardware-incurred latency surface in fact offers much more potential under our enhanced pruning policy - as we show later, large rooms for improvements remain un-exploited and realizable.

3 METHOD

In this section, we first formulate the pruning process as an optimization process, before diving deep into the importance estimation for accuracy and latency. Then, we elaborate on how to solve the
optimization via knapsack regime, augmented by dynamic grouping of neurons. We finalize the method by combining these key steps under one realm of HALP.

3.1 Objective Function

Consider a neural network that consists of \( L \) layers performing linear operations on their inputs, together with non-linear activation layers and potentially pooling layers. Suppose there are \( N_l \) neurons (output channels) in the \( l \)-th layer and each neuron is encoded by parameters \( W_l^{n} \in \mathbb{R}^{C_l^{in} \times K_l \times K_l} \), where \( C_l^{in} \) is the number of input channels and \( K_l \) is the kernel size. By putting all the neurons across the network together, we get the neuron parameter set \( \mathbf{W} = \{ \{ W_l^{n} \}_{n=1}^{N_l} \}_{l=1}^{L} \), where \( N = \sum_{l=1}^{L} N_l \) is the total number of neurons in the network.

Given a training set \( \mathcal{D} = \{ (x_i, y_i) \}_{i=1}^{M} \), the problem of network pruning with a given constraint \( C \) can be generally formulated as the following optimization problem:

\[
\arg \min_{\mathbf{W}} \mathcal{L}(\mathbf{W}, \mathcal{D}) \quad \text{s.t.} \quad \Phi \left( f(\mathbf{W}, x_i) \right) \leq C
\]

where \( \mathbf{W} \subset \mathbf{W} \) is the set of remaining neurons after pruning and \( \mathcal{L} \) is the loss of the task. \( f(\cdot) \) encodes the network function, and \( \Phi(\cdot) \) maps the network to the constraint \( C \), such as latency, FLOPs, or memory. We primarily focus on latency for \( \Phi(\cdot) \) in this work while the method easily scales to other constraints.

The key to solving the aforementioned problem relies on identifying the portion of the network that satisfies the constraint while incurring minimum performance disruption:

\[
\arg \max \sum_{l=1}^{L} I_l(p_l), \quad \text{s.t.} \quad \sum_{l=1}^{L} T_l(p_{l-1}, p_l) \leq C, \quad \forall l, 0 \leq p_l \leq N_l,
\]

where \( p_l \) denotes the number of kept neurons at layer \( l \), \( I_l(p_l) \) signals the maximum importance to the final accuracy with \( p_l \) neurons, and \( T_l(p_{l-1}, p_l) \) checks on the associated latency contribution of layer \( l \) with \( p_{l-1} \) input channels and \( p_l \) output channels. \( p_0 \) denotes a fixed input channel number for the first convolutional block, e.g., 3 for RGB images. We next elaborate on \( I_l(\cdot) \) and \( T_l(\cdot) \) in detail.

**Importance score.** To get the importance score of a layer to final accuracy, namely \( I_l(p_l) \) in Eq. 2, we take it as the accumulated score from individual neurons \( \sum_{j=1}^{p_l} I_l^j \). We first approximate the importance of neurons using the Taylor expansion of the loss change \( \text{Molchanov et al. (2019)} \). Specifically, we prune on batch normalization layers and the importance of the \( n \)-th neuron in the \( l \)-th layer is calculated as

\[
I_l^j = \left| g \cdot \gamma_l^n + g \cdot \beta_l^n \right|,
\]

where \( g \) denotes the gradient of the weight, \( \gamma_l^n \) and \( \beta_l^n \) are the corresponding weight and bias from the batch normalization layer, respectively. Unlike a squared loss in \( \text{Molchanov et al. (2019)} \), we use absolute difference as we observe slight improvements.

In order to maximize the total importance, we keep the most important neurons at a higher priority. To this end, we rank the neurons in the \( l \)-th layer according to their importance score in a descending order and denote the importance score of the \( j \)-th ranked neuron as \( I_l^j \), thus we have

\[
I_l(p_l) = \sum_{j=1}^{p_l} I_l^j, \quad 0 \leq p_l \leq N_l, \quad I_l^1 \geq \cdots \geq I_l^{N_l}.
\]

**Latency contribution.** We empirically obtain the layer latency \( T_l(p_{l-1}, p_l) \) in Eq. 2 by pre-building a layer-wise look-up table with pre-measured latencies. This layer latency corresponds to the aggregation of the neuron latency contribution of each neuron in the layer, \( c_l^j \):

\[
T_l(p_{l-1}, p_l) = \sum_{j=1}^{p_l} c_l^j, \quad 0 \leq p_l \leq N_l.
\]

The latency contribution of the \( j \)-th neuron in the \( l \)-th layer can also be computed using the entries in the look up table as:

\[
c_l^j = T_l(p_{l-1}, j) - T_l(p_{l-1}, j-1), \quad 1 \leq j \leq p_l.
\]
In practice, we first rank globally neurons by importance and then consider their latency contribution. Thus, we can draw the following properties. If we remove the least important neuron in layer $l$, then the number of neurons will change from $p_l$ to $p_l - 1$, leading to a latency reduction $c_l^{-1}$ as this neuron’s latency contribution score. We assign the potential latency reduction to neurons in the layer by the importance order. The most important neuron in that layer would always have a latency contribution $c_l^{1}$. At this stage, finding the right combination of neurons to keep imposes a combinatorial problem, and in the next section we tackle it via reward maximization considering latency and accuracy traits.

### 3.2 Augmented Knapsack Solver

Given both importance and latency estimates, we now aim at solving Eq. 2. By plugging back in the layer importance Eq. 3 and layer latency Eq. 5, we come to

$$ \max \sum_{l=1}^{L} \sum_{j=1}^{p_l} T_l^j, \quad \text{s.t.} \quad \sum_{l=1}^{L} \sum_{j=1}^{p_l} c_l^j \leq C, \quad 0 \leq p_l \leq N_l, \quad T_l^j \geq T_l^{j+1} \geq \ldots \geq T_l^{N_l}. \quad (7) $$

This simplifies the overall pruning process into a knapsack problem only with additional preceding constraints. The preceding enforcement originates from the fact that for a neuron with rank $j$ in the $l_{th}$ layer, the neuron latency contribution only holds when all the neurons with rank $r = 1, \ldots, j - 1$ are kept in the $l_{th}$ layer and the rest of the neurons with rank $r = j + 1, j + 2, \ldots, p_l$ are removed. Yet the problem is solvable by specifying each item with a list of preceding items that need to be selected before its inclusion.

We augment the knapsack solver to consider the reordered neurons with descending importance score so that all the preceding neurons will removed before it. A detailed description of the pseudo code of the augmented knapsack solver is provided in Algo. 1. The augmented solver is required to make sure that the latency cost is correct.

### 3.3 Neuron Grouping

Considering each neuron individually results in burdensome computation during pruning. We next explore grouping neurons so that a number of them can be jointly considered and removed enabling faster pruning [Yin et al. 2020]. This helps exploit hardware-incurred channel granularity guided by the latency, and speed up knapsack solving of Eq. 7.

We refer to the difference of neurons counts between two latency cliffs of the staircase-patterned latency as the latency step size. In our method, we group $s$ channels in a layer as an entirety, where the value of $s$ is equal to the latency step size. The neurons are grouped by the order of importance. Then we aggregate the importance score and latency contribution for the grouped entity. When dealing with skip connections in ResNet and group convolutions in MobielNet, we not only
group neurons within a layer, we also group the neurons sharing the same channel index from the connected layers. Note that the latency step size for different layers might be different. For cross-layer grouping, we use the largest group size among the layers. Latency-aware grouping enables additional performance benefits when compared to a heuristic universal grouping, as we will later show in the experiments.

One noticeable benefit of neuron grouping is the simplification of knapsack problem that scales linearly with the number of candidates under consideration (see Line 2 of Alg. 1). As an example, by grouping neurons together for a ResNet50, the total number of (grouped) neurons can be greatly reduced from 26,560 to only 215, this drastically speedups the solver. Such saving can be especially beneficial as network size scales up, a very likely trend that literature foresees.

3.4 Final HALP Regime

With all aforementioned steps, we formulate the final HALP as follows. The pruning process takes a trained network as input and prunes it iteratively to satisfy the requirement of a given latency budget $C$. We perform one pruning every $r$ minibatches and repeat it $k$ pruning steps in total. In particular, we set $k$ milestones gradually decreasing the total latency to reach the goal via exponential scheduler [de Jorge et al., 2020], with $C^{1} > C^{2} > \ldots > C^{k}$, $C^{k} = C$. The algorithm gradually trims down neurons using steps below:

- **Step 1.** For each minibatch, we get the gradients of the weights and update the weights as during the normal training. We also calculate each neuron’s importance score as Eq. 5.
- **Step 2.** Over multiple minibatches we calculate the average importance score for each neuron and rank them accordingly. Then we count the number of neurons remaining in each layer and dynamically adjust the latency contribution as in Eq. 6.
- **Step 3.** We group neurons as described in Sec. 3.3 and calculate group’s importance and latency reduction. Then we get the nearest preceding group for each layer.
- **Step 4.** We execute the Alg. 1 to select the neurons being remained with current latency milestone. Repeat starting from the Step 1 until $k$ milestones are reached.

Once pruning finishes we fine-tune the network to recover accuracy.

4 Experiments

We demonstrate the efficacy and feasibility of the proposed HALP method in this section. We use ImageNet ILSVRC2015 [Russakovsky et al., 2015] for classification. We first study the impact of grouping size $s$ on the pruned top-1 accuracy and the inference time to show the effectiveness of our grouping scheme. We then study four architectures (ResNet50, ResNet101, MobileNetV1 and VGG16) on different GPUs and compare our pruning results with the state-of-the-art methods on classification task. Finally, we further show the generalization ability of our algorithm by testing with object detection task. We introduce the details of experimental setting in appendix Sec. A.

Unless otherwise stated, we target a NVIDIA TITAN V GPU for main experiments and measure latency at batch size 256. We include experimental results for smaller batch size in the appendix, which also show the efficacy of our algorithm.

4.1 Results on ImageNet

To demonstrate the effectiveness of the proposed HALP method, we compare HALP with several state-of-the-art methods on the large scale dataset ImageNet.

**ResNets.** We start by pruning ResNet50 and ResNet101 and compare our results with state-of-the-art methods in Tab. 1 on TITAN V. In order to have a fair comparison of the latency, for all the other methods, we recreate pruned networks according to the pruned structures they published and measure the latency. Those methods showing ‘-‘ in the table do not have pruned structures published so we are unable to measure the latency. For our method, by setting the percentage of latency to remain after pruning to be $X$, we get the final pruned model and refer to it as HALP-$X\%$. We report FPS (frames per second) in the table and calculate the speedup of a pruned network as the ratio of FPS between pruned and unpruned models.
The table compares the performance of different pruning methods for ResNet50. The table shows the FLOPs, Top1 accuracy, Top5 accuracy, FPS, and speedup for each method.

**Table 1: ImageNet structural pruning results.** We compare HALP for ResNet50 with two different dense baselines (left), ResNet101 (right up), MobileNet (right middle), and VGG16 (right bottom) pruning experiments, with detailed comparison to state-of-the-art pruning methods over varying performance metrics.

From the results comparison we can find that for pruned networks with similar FLOPs using different methods, our method achieves the highest accuracy and also the fastest inference speed. This also shows that FLOPs do not correspond 1:1 to the latency. Among these methods for ResNet50 comparison, EagleEye Li et al. (2020) yields the closest accuracy to ours, but the speedup is lower than ours. In Table 1, for the pruned ResNet50 network with 3G FLOPs remaining, our method achieves a 4% higher top1 accuracy and slightly (.04×) faster inference. It is expected that the advantage of our method for accelerating the inference is more obvious when it comes to a more compact pruned network, which is 14% (or .20×) additionally faster for a 2G-FLOPs network while increasing accuracy by .2%. When we further prune the network to 1G, we get a pruned network that has more FLOPs but still faster inference speed (.17×) compared to EagleEye-1G, while we also get .3% higher accuracy. We analyze the pruned network structure in detail in the supplementary material. We plot the results comparison in Fig. 2 where we also add the results of training our pruned network with a teacher model RegNet-Y-16GF (top 82.9%) Radosavovic et al. (2020). With knowledge distillation, our model is 2.70× faster than the original model at 1% accuracy drop.

**Scalability to other networks.** We next experiment with other models including both MobileNetV1 [Howard et al. (2017)] and VGG [Simonyan & Zisserman (2015)]. Same as pruning on ResNets, we perform pruning with many different latency constraints and compare with prior art in Tab. 1. As shown, among these methods, the proposed HALP performs significantly better with higher top-1 accuracy and larger inference speedup.

**Scalability to other hardware.** Our approach is not limited to a single platform. We can compute the latency look-up table to apply HALP to a different platform. We repeat the ResNet50 experiments as described earlier on a Jetson TX2 and compare our results with other methods. The latency is measured with a batch size 32. As shown in Fig. 3 in a Jetson TX2, our approach presents faster inference time while maintaining similar FLOPs and better accuracy.
4.2 HALP Acceleration on GPUs with TensorRT

To make it closer to the real application in production, we also export the models into onnx format and test the inference speed with TensorRT. We run the inference of the model with FP32, FP16 and also INT8. For INT8, we quantize the model using entropy calibration with 2560 randomly selected ImageNet training images. Since the INT8 TensorCore speedup is not supported in TITAN V GPU, we only report the quantized results on RTX3080 GPU. The accelerations and the corresponding top1 accuracy drop (compared to PyTorch baseline model) are listed in Table 2. We can further build a TensorRT INT8 lookup table to achieve potentially larger speedup, which remains as our future work.

4.3 Design Effort for Pruning

In addition to noticeable performance boosts, HALP in fact requires less design effort compared to prior art, as summarized in Table 3. NetAdapt (Yang et al. [2018]) and AutoSlim (Yu & Huang [2019]) generate many proposals during iterative pruning. Then evaluations of the proposals are needed to select the best candidate that will proceed to the next pruning iteration. EagleEye (Li et al. [2020]) pre-obtains 1000 candidates before pruning and evaluates all of them in order to get the best one. Such pruning candidate selection is intuitive but causes a lot of additional time costs. The computation cost for MetaPruning (Liu et al. [2019a]) and AMC (He et al. [2018]) can be even higher because they need to train auxiliary network to generate the pruned structure.

Compared to these methods, our method does not require auxiliary network training nor subnetwork evaluation. The latency contribution in our method can be quickly obtained during pruning by the pre-generated latency lookup table. Although creating the table for the target platform might cost time, we only do it once for all pruning ratios. Solving the augmented knapsack problem brings extra computation, however, after neuron grouping, it only takes around additional 30 minutes of CPU time in total for ResNet50 pruning and less than 1 minute for MobileNetV1, which is negligible compared to the fine-tuning process or training additional models. Moreover, this is significantly lower than other methods, for example the fastest of them EagleEye (Li et al. [2020]) requires 30 GPU hours.

4.4 Efficacy of Neuron Grouping

We first show the benefits of latency-aware neuron grouping and compare the performance under different group size settings.

Performance comparison. As described in Sec. 3.3, we group $s$ neurons in a layer as an entirety so that they are removed or kept together. Choosing different group sizes can lead to different performances, and also different computation cost on the augmented knapsack problem solving. In our method, we set an individual group size for each layer according to each layer's latency step size in the look-up table. We name the grouping in our method as latency-aware grouping (LG). For instance, for a ResNet50, using this approach we set the individual group size of 23 layers to 32, of 20 layers to 64, and 10 layers to 128. Layers closer to the input tend to use a smaller group size. Another option for neuron grouping is to heuristically set a fixed group size for all layers as literature does (Yin et al. [2020]).

Fig. 4 shows the performance of our grouping approach compared to various fixed group sizes for a ResNet50 pruned with different constraints. As shown, using small group sizes yields the worst performance independently of the latency constraint. At the same time, a very large group such as...
256 do also harms the final performance. Intuitively, a large group size averages the contribution of many neurons and therefore is not discriminative enough to select the most important ones. Besides, large groups might promote pruning the entire layer in a single pruning iteration, leading to performance degradation. On the other hand, small group sizes such as 2 promote removing unimportant groups of neurons. These groups do not significantly improve the latency, but they can contribute to the final performance. In contrast, our latency-aware grouping performs the best, showing the efficacy of our neuron grouping scheme.

Algorithm efficiency improvement. Setting the group size according to the latency step size not only improves the performance, but also reduces computation cost on knapsack problem solving for neuron selection since it reduces the total number of object $N$ to a smaller value. In our ResNet50 experiment, except for the first convolution layer, the group size of other layers varies from 32 to 128. By neuron grouping, the value of $N$ can be reduced to 215, which takes around one minute on average at each pruning step to solve the knapsack problem on CPU. We have 30 pruning steps in total in our experiments, thus the time spent on neuron selection is around 30 minutes in total, which can be negligible compared to training time.

4.5 Generalization to Object Detection.

To show the generalization ability of our proposed HALP algorithm, we also apply the algorithm to the object detection task. In this experiment, we take the popular architecture Single Shot Detector (SSD) by Liu et al. (2016) on the PASCAL VOC dataset by Everingham et al. (2010). Following the “07+12” setting in Liu et al. (2016), we use the union of VOC2007 and VOC2012 trainval as our training set and use the VOC2007 test as test set. We pretrain a SSD512 detector with ResNet50 as the backbone. The details of the SSD structure are elaborated in the appendix. Same to classification task, we prune the trained detector and finetune afterwards. We only prune the backbone network in the detector.

The results in Fig. 5 show that the pruned detectors maintain the similar final mAP but reduce the FLOPs and improve the inference speed greatly, with 77% FLOPs reduction and around 1.94× speedup at the cost of only 0.56% mAP drop. We compare the pruned detector to some other commonly-used detectors in the table. The results show that pruning a detector using HALP improves performance in almost all aspects.

5 Conclusion

We proposed hardware-aware latency pruning (HALP) that focuses on structured pruning for underlying hardware towards latency budgets. We formulated pruning as a resource allocation optimization problem to achieve maximum accuracy within a given latency budget. We further proposed a latency-aware neuron grouping scheme to further improve latency reduction. Over multiple neural network architectures, classification and detection tasks, and changing datasets, we have shown the efficiency and efficacy of HALP by showing consistent improvements over state-of-the-art methods.
REPRODUCIBILITY STATEMENT

For reproducibility purpose, we have included all the experimental setup, details, and all hyperparameters in the paper and the Appendix. The code will be released upon acceptance.

REFERENCES

Jose M Alvarez and Mathieu Salzmann. Learning the number of neurons in deep networks. In Advances in Neural Information Processing Systems, pp. 2270–2278, 2016.

Tom B Brown, Benjamin Mann, Nick Ryder, Melanie Subbiah, Jared Kaplan, Prafulla Dhariwal, Arvind Neelakantan, Pranav Shyam, Girish Sastry, Amanda Askell, et al. Language models are few-shot learners. arXiv preprint arXiv:2005.14165, 2020.

Yaohui Cai, Zhewei Yao, Zhen Dong, Amir Gholami, Michael W Mahoney, and Kurt Keutzer. Zerq: A novel zero shot quantization framework. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 13169–13178, 2020.

Changan Chen, Frederic Tung, Naveen Vedula, and Greg Mori. Constraint-aware deep neural network compression. In Proceedings of the European Conference on Computer Vision (ECCV), pp. 400–415, 2018.

Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran, Bryan Catanzaro, and Evan Shelhamer. cudnn: Efficient primitives for deep learning. arXiv preprint arXiv:1410.0759, 2014.

Ting-Wu Chin, Ruizhou Ding, Cha Zhang, and Diana Marculescu. Towards efficient model compression via learned global ranking. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 1518–1528, 2020.

Xiaoliang Dai, Peizhao Zhang, Bichen Wu, Hongxu Yin, Fei Sun, Yanghan Wang, Marat Dukhan, Yunqing Hu, Yiming Wu, Yangqing Jia, P Vajda, M Uyttendaele, and Niraj K Jha. ChamNet: Towards efficient network design through platform-aware model adaptation. In CVPR, 2019.

Pau de Jorge, Amartya Sanyal, Harkirat S Behl, Philip HS Torr, Gregory Rogez, and Puneet K Dokania. Progressive skeletonization: Trimming more fat from a network at initialization. arXiv preprint arXiv:2006.09081, 2020.

Jin-Dong Dong, An-Chieh Cheng, Da-Cheng Juan, Wei Wei, and Min Sun. Dpp-net: Device-aware progressive search for pareto-optimal neural architectures. In Proceedings of the European Conference on Computer Vision (ECCV), pp. 517–531, 2018.

Mark Everingham, Luc Van Gool, Christopher KI Williams, John Winn, and Andrew Zisserman. The pascal visual object classes (voc) challenge. International journal of computer vision, 88(2): 303–338, 2010.

Jonathan Frankle and Michael Carbin. The lottery ticket hypothesis: Finding sparse, trainable neural networks. International Conference on Learning Representations (ICLR), 2019a.

Jonathan Frankle and Michael Carbin. The lottery ticket hypothesis: Finding sparse, trainable neural networks. In International Conference on Learning Representations, 2019b. URL https://openreview.net/forum?id=rJl-b3RcF7

Trevor Gale, Eric Elsen, and Sara Hooker. The state of sparsity in deep neural networks. arXiv preprint arXiv:1902.09574, 2019.

Susan Gao, Xin Liu, Lung-Sheng Chien, William Zhang, and Jose M Alvarez. Vacl: Variance-aware cross-layer regularization for pruning deep residual networks. In Proceedings of the IEEE/CVF International Conference on Computer Vision Workshops, pp. 0–0, 2019.

Song Han, Huizi Mao, and William J Dally. Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv preprint arXiv:1510.00149, 2015.
Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for image recognition. corr abs/1512.03385 (2015), 2015.

Yihui He, Ji Lin, Zhijian Liu, Hanrui Wang, Li-Jia Li, and Song Han. Amc: Automl for model compression and acceleration on mobile devices. In Proceedings of the European Conference on Computer Vision (ECCV), pp. 784–800, 2018.

Geoffrey Hinton, Oriol Vinyals, and Jeff Dean. Distilling the knowledge in a neural network. arXiv preprint arXiv:1503.02531, 2015.

Andrew G Howard, Menglong Zhu, Bo Chen, Dmitri Kalenichenko, Weijun Wang, Tobias Weyand, Marco Andreetto, and Hartwig Adam. Mobilenets: Efficient convolutional neural networks for mobile vision applications. arXiv preprint arXiv:1704.04861, 2017.

Hengyuan Hu, Rui Peng, Yu-Wing Tai, and Chi-Keung Tang. Network trimming: A data-driven neuron pruning approach towards efficient deep architectures. arXiv preprint arXiv:1607.03250, 2016.

Jonathan Huang, Vivek Rathod, Chen Sun, Menglong Zhu, Anoop Korattikara, Alireza Fathi, Ian Fischer, Zbigniew Wojna, Yang Song, Sergio Guadarrama, et al. Speed/accuracy trade-offs for modern convolutional object detectors. In Proceedings of the IEEE conference on computer vision and pattern recognition, pp. 7310–7311, 2017.

Namhoon Lee, Thalaiyasingam Ajanthan, and Philip Torr. SNIP: Single-shot network pruning based on connection sensitivity. In International Conference on Learning Representations, 2019. URL https://openreview.net/forum?id=B1VZqjAcYX.

Bailin Li, Bowen Wu, Jiang Su, and Guangrun Wang. Eagleeye: Fast sub-net evaluation for efficient neural network pruning. In European Conference on Computer Vision, pp. 639–654. Springer, 2020.

Hao Li, Asim Kadav, Igor Durdanovic, Hanan Samet, and Hans Peter Graf. Pruning filters for efficient convnets. International Conference on Learning Representations (ICLR), 2017.

Tsung-Yi Lin, Priya Goyal, Ross Girshick, Kaiming He, and Piotr Dollár. Focal loss for dense object detection. In Proceedings of the IEEE international conference on computer vision, pp. 2980–2988, 2017.

Wei Liu, Dragomir Anguelov, Dumitru Erhan, Christian Szegedy, Scott Reed, Cheng-Yang Fu, and Alexander C Berg. Ssd: Single shot multibox detector. In European conference on computer vision, pp. 21–37. Springer, 2016.

Zechun Liu, Haoyuan Mu, Xiangyu Zhang, Zichao Guo, Xin Yang, Kwang-Ting Cheng, and Jian Sun. Metapruning: Meta learning for automatic neural network channel pruning. In Proceedings of the IEEE/CVF International Conference on Computer Vision, pp. 3296–3305, 2019a.

Zhuang Liu, Mingjie Sun, Tinghui Zhou, Gao Huang, and Trevor Darrell. Rethinking the value of network pruning. In International Conference on Learning Representations, 2019b. URL https://openreview.net/forum?id=rJlnB3C5Ym.

Ilya Loshchilov and Frank Hutter. Theoretical analysis of self-training with deep networks on unlabeled data. In International Conference on Learning Representations, 2017. URL https://openreview.net/forum?id=Skq89Scxx.

Jian-Hao Luo, Jianxin Wu, and Weiyao Lin. Thinet: A filter level pruning method for deep neural network compression. In Proceedings of the IEEE international conference on computer vision, pp. 5058–5066, 2017.

Sangkug Lym, Esha Choukse, Siavash Zangeneh, Wei Wen, Sujay Sanghavi, and Mattan Erez. Prunetrain: fast neural network training by dynamic sparse model reconfiguration. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1–13, 2019.
Ningning Ma, Xiangyu Zhang, Hai-Tao Zheng, and Jian Sun. Shufflenet v2: Practical guidelines for efficient cnn architecture design. In *Proceedings of the European conference on computer vision (ECCV)*, pp. 116–131, 2018.

Pavlo Molchanov, Stephen Tyree, Tero Karras, Timo Aila, and Jan Kautz. Pruning convolutional neural networks for resource efficient inference. *arXiv preprint arXiv:1611.06440*, 2016.

Pavlo Molchanov, Arun Mallya, Stephen Tyree, Iuri Frosio, and Jan Kautz. Importance estimation for neural network pruning. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pp. 11264–11272, 2019.

Ravi Teja Mullapudi, Steven Chen, Keyi Zhang, Deva Ramanan, and Kayvon Fatahalian. Online model distillation for efficient video inference. In *Proceedings of the IEEE/CVF International Conference on Computer Vision*, pp. 3573–3582, 2019.

Nvidia. Convolutional Networks for Image Classification in PyTorch. [https://github.com/NVIDIA/DeepLearningExamples/tree/master/PyTorch/Classification/](https://github.com/NVIDIA/DeepLearningExamples/tree/master/PyTorch/Classification/), 2020.

Adam Paszke, Sam Gross, Soumith Chintala, Gregory Chanan, Edward Yang, Zachary DeVito, Zeming Lin, Alban Desmaison, Luca Antiga, and Adam Lerer. Automatic differentiation in pytorch. In *NIPS-W*, 2017.

Ilija Radosavovic, Raj Prateek Kosaraju, Ross Girshick, Kaiming He, and Piotr Dollár. Designing network design spaces. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pp. 10428–10436, 2020.

Valentin Radu, Kuba Kaszyk, Yuan Wen, Jack Turner, José Cano, Elliot J Crowley, Björn Franke, Amos Storkey, and Michael O’Boyle. Performance aware convolutional neural network channel pruning for embedded gpus. In *2019 IEEE International Symposium on Workload Characterization (IISWC)*, pp. 24–34. IEEE, 2019.

Shaoqing Ren, Kaiming He, Ross Girshick, and Jian Sun. Faster r-cnn: Towards real-time object detection with region proposal networks. *Advances in neural information processing systems*, 28: 91–99, 2015.

Olga Russakovsky, Jia Deng, Hao Su, Jonathan Krause, Sanjeev Satheesh, Sean Ma, Zhiheng Huang, Andrej Karpathy, Aditya Khosla, Michael Bernstein, Alexander C. Berg, and Li Fei-Fei. Imagenet large scale visual recognition challenge. *Int. J. Comput. Vision*, 115 (3):211–252, December 2015. ISSN 0920-5691. doi: 10.1007/s11263-015-0816-y. URL [https://doi.org/10.1007/s11263-015-0816-y](https://doi.org/10.1007/s11263-015-0816-y).

Karen Simonyan and Andrew Zisserman. Very deep convolutional networks for large-scale image recognition. *International Conference on Learning Representations (ICLR)*, 2015.

Mingxing Tan and Quoc Le. Efficientnet: Rethinking model scaling for convolutional neural networks. In *International Conference on Machine Learning*, pp. 6105–6114. PMLR, 2019.

Mingxing Tan, Bo Chen, Ruoming Pang, Vijay Vasudevan, Mark Sandler, Andrew Howard, and Quoc V Le. Mnasnet: Platform-aware neural architecture search for mobile. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pp. 2820–2828, 2019.

Arash Vahdat, Arun Mallya, Ming-Yu Liu, and Jan Kautz. Unas: Differentiable architecture search meets reinforcement learning. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pp. 11266–11275, 2020.

Chaoqi Wang, Guodong Zhang, and Roger Grosse. Picking winning tickets before training by preserving gradient flow. In *International Conference on Learning Representations*, 2020a. URL [https://openreview.net/forum?id=SkgsACVKh](https://openreview.net/forum?id=SkgsACVKh).

Huan Wang, Can Qin, Yulun Zhang, and Yun Fu. Neural pruning via growing regularization. In *International Conference on Learning Representations (ICLR)*, 2021.
Tianzhe Wang, Kuan Wang, Han Cai, Ji Lin, Zhijian Liu, Hanrui Wang, Yujun Lin, and Song Han. Apq: Joint search for network architecture, pruning and quantization policy. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 2078–2087, 2020b.

Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, Yuandong Tian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. Fbnet: Hardware-aware efficient convnet design via differentiable neural architecture search. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 10734–10742, 2019.

Yu-Cheng Wu, Chih-Ting Liu, Bo-Ying Chen, and Shao-Yi Chien. Constraint-aware importance estimation for global filter pruning under multiple resource constraints. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops, pp. 686–687, 2020.

Tien-Ju Yang, Andrew Howard, Bo Chen, Xiao Zhang, Alec Go, Mark Sandler, Vivienne Sze, and Hartwig Adam. Netadapt: Platform-aware neural network adaptation for mobile applications. In Proceedings of the European Conference on Computer Vision (ECCV), pp. 285–300, 2018.

Hongxu Yin, Pavlo Molchanov, Jose M Alvarez, Zhizhong Li, Arun Mallya, Derek Hoiem, Niraj K Jha, and Jan Kautz. Dreaming to distill: Data-free knowledge transfer via DeepInversion. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 8715–8724, 2020.

Zhonghui You, Kun Yan, Jinmian Ye, Meng Ma, and Ping Wang. Gate decorator: Global filter pruning method for accelerating deep convolutional neural networks. arXiv preprint arXiv:1909.08174, 2019.

Jiahui Yu and Thomas Huang. Autoslim: Towards one-shot architecture search for channel numbers. arXiv preprint arXiv:1903.11728, 2019.

Chenzhuo Zhu, Song Han, Huizi Mao, and William J Dally. Trained ternary quantization. arXiv preprint arXiv:1612.01064, 2016.
A EXPERIMENTAL SETTINGS

For image classification, we focus on pruning networks on the large-scale ImageNet ILSVRC2012 dataset [Russakovsky et al. (2015)] (1.3M images, 1000 classes). Each pruning process consumes a single node with eight NVIDIA Tesla V100 GPUs. We use PyTorch [Paszke et al. (2017)] V1.4.0 model zoo for pretrained weights for our pruning for a fair comparison with literature.

In our experiments we perform iterative pruning. Specifically, we prune every 320 minibatches after loading the pretrained model with \( k = 30 \) pruning steps in total to satisfy the constraint. We finetune the network for 90 epochs in total with an individual batch size at 128 for each GPU. For finetuning, we follow NVIDIA’s recipe [Nvidia (2020)] with mixed precision and Distributed Data Parallel training. The learning rate is warmed up linearly in the first 8 epochs and reaches the highest learning rate, then follows a cosine decay over the remaining epochs [Loshchilov & Hutter (2017)]. For latency lookup table construction, we target a NVIDIA TITAN V GPU with batch size 256 for latency measurement to allow for highest throughput for inference, and target a Jetson TX2 with inference batch size 32. We pre-generate a layer latency look-up table on the platform by iteratively reducing of the number of neurons in a layer to characterize the latency with NVIDIA cuDNN [Chetlur et al. (2014)] V7.6.5. We profile each latency measurement 100 times and take the average to avoid randomness.

B EFFICACY OF NEURON GROUPING ON MOBILENET

In this section, we show the benefits of latency-aware neuron grouping and the performance under different group size settings on MobileNetV1.

Since MobileNet has group convolutional layers to speedup the inference, we take the group convolutional layer with its preceding connected convolutional layer together as coupled cross-layers [Gao et al. (2019)] to make sure the input channel number and output channel number of the group convolution remain the same. All the 27 convolutional layers can be divided into 14 coupled layers. In our method, with the neuron grouping, we set the individual group size of 1 coupled layer to 16, of 3 coupled layers to 32 and 10 coupled layers to 64. Also, for MobileNetV1 pruning, we add the additional constraint that each layer has at least one group of neurons remaining to make sure that the pruned network is trainable.

We compare our latency-aware neuron grouping with an heuristic option by setting a fixed group size for all layers. Fig. 6 shows the comparison results between our neuron grouping method and various fixed group sizes for a MobielNet pruned with different latency constraints on ImageNet. As shown, similar to ResNet50, using small group sizes such as 8, 16 leads to worse performance; a large group size like 128 also harms the performance significantly. Our observations on ResNet50 pruning also hold in MobileNetV1 setting, further emphasizing the efficacy of our latency-aware neuron grouping.

C COMPARISON WITH EAGLEEYE ON IMAGENET

We now use the same unpruned baseline model provided by EagleEye [Li et al. (2020)] to compare our proposed HALP method with EagleEye [Li et al. (2020)] varying the latency constraint. As shown in Fig. 7 our approach dominates EagleEye by consistently delivering a higher top-1 accuracy with a significantly faster inference time.

We then analyze the structure difference between our pruned model and the EagleEye model. As mentioned in the main text that the proposed HALP method tries to make the number of remaining neurons in each layer fall to the right side of a step if the latency on the targeting platform presenting a staircase pattern. Fig. 8 shows two examples of pruned layers after pruning from HALP-45% and EagleEye-2G model. In the left figure, we show that the layer in our pruned model has only 5 more neurons pruned than that in EagleEye model, the latency is reduced to a much lower level which is a 0.76ms drop while we have 31 more input channels. In the right figure, we also show that sometimes we can remain a lot more neurons (30 neurons) in layer with only little latency (0.21ms) increase. These two examples both show the ability of method to fully exploit the latency traits and benefit the inference speed.
Table 4: HALP for object detection on the PASCAL VOC dataset.

| Model                          | mAP  | FLOPs (G) | params (M) | FPS (BS=1) | FPS (BS=32) |
|-------------------------------|------|-----------|------------|------------|-------------|
| SSD512-RN50, base model       | 77.98| 65.56     | 21.97      | 68.24      | 103.48      |
| SSD512-RN50-slim              | 75.83| 46.09     | 16.33      | 76.49      | 114.40      |
| SSD300-RN50                   | 76.72| 31.44     | 26.29      | 122.28     | 262.93      |
| FasterRCNN-VGG16 [Ren et al. (2015)] | 70.10| 91.23     | 137.08     | 29.21      | -           |
| RetinaNet-RN50 [Lin et al. (2017)] | 77.27| 106.50    | 36.50      | 36.92      | -           |
| SSD512-RN50-HALP (Ours)       | 77.42| 15.38     | 10.40      | 132.57     | 323.36      |

Figure 6: Performance comparison of our latency-aware grouping to different fixed sizes for a MobileNetV1 pruned with different latency constraints on ImageNet. We compare to heuristic-based group selection studied by Yin et al. (2020). LG denotes the proposed latency-aware grouping in HALP that yields consistent latency benefits per final accuracy.

Our method benefits a lot from the non-linear latency characteristic since we are trying to keep as many neurons as possible under the latency constraint. If the latency of the layer on the targeting platform shows linear pattern, the advantage of our method becomes smaller. Fig. 8 shows the latency behavior of the example layers on the targeting platform when reducing the number of input and output channels. As we can see, the staircase pattern becomes less obvious as the number of input channel reduces and the GPU has sufficient capacity for the reduced computation. This happens during pruning, especially for large prune ratios. In such a case, the FLOP count reflects the latency more accurately, and the performance gap between reducing FLOPs and reducing latency can possibly become small. Nevertheless, our method can help avoid some latency peaks as shown in Fig. 8 which could otherwise happen using other pruning methods.

D PRUNING RESULTS ON OBJECT DETECTION

In this section we show the detailed pruning results on objection detection task for Sec. 4.5. To prune the detector, we first train a SSD512 with ResNet50 as backbone. We also train some other popular models for performance comparison. The detailed numbers of Fig. 5 are shown in Tab. 4.

E RESULTS WITH SMALL BATCH SIZE

In the main paper, we use a large batch 256 in the experiment to allow for highest throughput for inference, which also makes the latency of the convolution layers show apparent staircase pattern so that we can take full advantage of the latency characteristic. In this section, we show that with small batch size 1 that no obvious staircase pattern showing up in layer latency, our HALP algorithm still delivers better results compared to other methods.

When we use batch size 1 for inference, the layer latency of ResNet50 does not show obvious staircase pattern in most of the layers due to the insufficient usage of GPU. Therefore in this experiment, we use the latency lookup table granularity as a neuron grouping size, which in our case is 2, to fully
Table 5: Pruning ResNet50 on the ImageNet dataset (TITAN V) targeting on inference with batch size 1. HALP-X% indicates that X% latency to remain after pruning. The speedup is calculated as the ratio of FPS between the pruned network and the unpruned model.

| Method                  | FLOPs (G) | Top1 Acc (%) | Top5 Acc (%) | FPS (imgs/s) | Speedup |
|-------------------------|-----------|--------------|--------------|--------------|---------|
| No pruning              | 4.1       | 76.2         | 92.87        | 181          | 1×      |
| 0.75× ResNet50 He et al. (2015) | 2.3       | 74.8         | -            | 192          | 1.06×   |
| AutoSlim Yu & Huang (2019) | 2.0       | 75.6         | -            | 181          | 1.00×   |
| MetaPruning Liu et al. (2019a) | 2.0       | 75.4         | -            | 190          | 1.05×   |
| EagleEye-2G Li et al. (2020) | 2.1       | 76.4         | 92.89        | 190          | 1.05×   |
| GReg-2 Wang et al. (2021) | 1.8       | 75.4         | -            | 196          | 1.09×   |
| HALP-90% (Ours)         | 2.9       | 76.4         | 93.10        | 220          | 1.22×   |
| 0.50× ResNet50 He et al. (2015) | 1.1       | 72.0         | -            | 193          | 1.07×   |
| AutoSlim Yu & Huang (2019) | 1.0       | 74.0         | -            | 191          | 1.06×   |
| MetaPruning Liu et al. (2019a) | 1.0       | 73.4         | -            | 196          | 1.09×   |
| EagleEye-1G Li et al. (2020) | 1.0       | 74.2         | 91.77        | 192          | 1.06×   |
| GReg-2 Wang et al. (2021) | 1.3       | 73.9         | -            | 206          | 1.14×   |
| HALP-80% (Ours)         | 2.3       | 75.3         | 92.35        | 247          | 1.37×   |

Figure 8: Two examples of pruned layers from HALP model and EagleEye Li et al. (2020) model. The scattered black points are the locations of the layers fall to after pruning.

exploit the hardware latency traits during pruning. We show our pruned results and the comparison with other methods in Tab. 5. As shown in the table, while other methods reduce the total FLOPs of the network after pruning, they do not reduce the actual latency much, which is up to 1.09× faster than the original one at the cost of 2.8% top1 accuracy drop. Compared to these methods, although we get less FLOPs reduction using our proposed method, the pruned models are faster and get higher accuracy, which is 1.22× faster than the unpruned model while getting slightly higher accuracy and 1.37× faster with only 0.9% accuracy drop.

F IMPLEMENTATION DETAILS

Convert latency in float to int. Solving the neuron selection problem using the proposed augmented knapsack solver (Algo. 1 in the main paper), requires the neuron latency contribution and the latency constraint to be integers as shown in line 4 of the algorithm. To convert the measured latency from a full precision floating-point number to integer type, we multiply the latency by 1000 and perform rounding. Accordingly, we also scale and round the latency constraint value.

Deal with negative latency contribution. The neuron latency contribution in our augmented knapsack solver must be a non-negative value since we have \( dp_{array} \in \mathbb{R}^C \) and we need to visit \( dp_{array}[c - c_n] \) as in line 5 of Algo. 1 in the main paper. However, by analyzing the layer latency from the look-up table we find that for some layers the measured latency might even increase when reducing some number of neurons. This means that the latency contribution could possibly be negative. The simplest way to deal with the negative values is to directly set the negative latency contributions to be 0. This leads to the problem that the summed latency contribution would be larger than the actual latency value, causing less neurons being selected. Thus, during our implementation, we keep those negative latency values as they are, but update the vector size of \( dp_{array} \)
to $\mathbb{R}^{C-\min(\min(e), 0)}$ where $\min(e)$ is the minimum latency contribution. With such, the vector size of $dp_array$ would be extended when there is negative latency contribution. This makes it possible to add one neuron with negative latency contribution to a subset of neurons whose summed latency is larger than the latency constraint. After the addition, the total latency will still remain under the constraint.

**Pruning of the first layer.** In our experiments, we leave the first convolutional layer of ResNets unpruned to help maintain the top-1 classification accuracy. For MobileNet, the first convolutional layer is coupled with its following group convolutional layer. In our MobileNet experiments, we prune the first coupled layers at most to the half of neurons.

**SSD for object detection.** Our SSD model is based on [Liu et al. (2016)](https://arxiv.org/abs/1610.02378). When we train SSD-VGG16, we use the exactly same structure as described in the paper. When we train a SSD-ResNet50, the main difference between our model and the model described in the original paper is in the backbone, where the VGG is replaced by the ResNet50. Following [Huang et al. (2017)](https://arxiv.org/abs/1602.07714), we apply the following enhancements in our backbone:

- The last stage of convolution layers, last avgpool and fc layers are removed from the original ResNet50 classification model.
- All strides in the 3rd stage of ResNet50 layers are set to $1 \times 1$.

The backbone is followed by 6 additional coupled convolution layers for input size $512 \times 512$, or 5 for input size $300 \times 300$. A BatchNorm layer is added after each convolution layer. The settings of these additional convolution layers are listed in Tab. 6 each layer is represented as (output channel, kernel size, stride, padding).

| layer        | SSD512     | SSD512-slim | SSD300     |
|--------------|------------|-------------|------------|
| layer1-conv1 | (512, 3, 1, 1) | (256, 1, 1, 0) | (512, 3, 1, 1) |
| layer1-conv2 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer2-conv1 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer2-conv2 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer3-conv1 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer3-conv2 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer4-conv1 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer4-conv2 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer5-conv1 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer5-conv2 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer6-conv1 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |
| layer6-conv2 | (512, 3, 2, 1) | (256, 1, 1, 0) | (512, 3, 2, 1) |

Table 6: The additional convolution layers in SSD.

The detector heads are similar to the ones in the original paper. The first detection head is attached to the last layer of the backbone. The rest detection heads are attached to the corresponding additional layers. No additional BatchNorm layer in the detector heads.

**G FLOPS-constrained Pruning**

Our implementation of latency-constrained pruning can be easily converted to be a FLOPs-constrained. When constraining on FLOPs, $\Phi(\cdot)$ in the objective function (Eq.1 in the main paper) becomes the FLOPs measurement function and $C$ becomes the FLOPs constraint. Since the FLOPs of a layer linearly decreases as the number of neurons decreases in the layer, we do not need to group neurons in a layer any more. The problem can also be solved by original knapsack solver since each neuron’s FLOPs contribution in a layer is exactly the same and no preceding constraint is required. We conduct some experiments by constraining the FLOPs and compare the results with EagleEye [Li et al. (2020)](https://arxiv.org/abs/1911.09271). We name the experiments using the same algorithm as HALP but targeting on optimizing the FLOPs as FLOP-T. As shown in Tab. 7 with our pruning framework applying the knapsack solver, our results show higher top-1 accuracy compared to the pruned networks of
| Method          | FLOPs (G) | Top1 Acc (%) | Top5 Acc (%) |
|-----------------|-----------|--------------|--------------|
| No pruning      | 4.1       | 77.23        | 93.70        |
| EagleEye-3G     | 3.08      | 77.10        | 93.36        |
| FLOP-T (Ours)   | 2.99      | 77.36        | 93.62        |
| EagleEye-2G     | 2.06      | 76.38        | 92.90        |
| FLOP-T (Ours)   | 1.95      | 76.64        | 93.21        |
| EagleEye-1G     | 1.03      | 74.18        | 91.78        |
| FLOP-T (Ours)   | 0.96      | 74.84        | 92.26        |

Table 7: Pruning ResNet50 on the ImageNet dataset with FLOPs constraint and comparison with state-of-the-art method EagleEye (ECCV’20) Li et al. (2020). We remeasure the FLOPs, top1 and top5 accuracy of EagleEye to get results with two digits.

EagleEye with similar FLOPs remaining. We also observe a larger gap between the methods when it comes to a more compact network.

H FLOPS VS. LATENCY

FLOPs can be regarded as a proxy of inference latency; however, they are not equivalent [4, 33, 35, 40, 42]. We do global filter-wise pruning and have the same problem as NAS. The latency on a GPU usually imposes staircase-shaped patterns for convolutional operators with varying channels and requires pruning in groups. In contrast, FLOPs will change linearly. Depth-wise convolution, compared to dense counterparts, has significantly fewer FLOPs but almost the same GPU latency due to execution being memory-bound. The discrepancy also holds for ResNets where the same amount of FLOPs impose more latency in earlier layers than later ones as the number of channels increases and feature map dimension shrinks – both increase compute parallelism. For example, the first $7 \times 7$ conv layer and the first bottleneck $3 \times 3$ conv in ResNet50 have nearly identical FLOPs but the former is 60% slower on-chip.

We compare our results of FLOPs-targeted (FLOP-T) showed in Sec. G and results using latency-targeted pruning (HALP) in Tab. 8. As shown in the table, using different optimization targets leads to quite different FPS vs FLOPs curves. In overall, with similar FLOPs remaining, using our HALP algorithm targeting on reducing the actual latency can get more efficient networks with more image being processed per second.

| method | Top1(%) | FLOPs (G) | FPS (imgs/s) | FPS vs FLOPs |
|--------|---------|-----------|--------------|--------------|
| FLOP-T | 74.84   | 0.962     | 2202         | FLOP-T       |
| HALP   | 74.92   | 1.210     | 2396         | HALP         |
| FLOP-T | 76.64   | 1.949     | 1436         | FLOP-T       |
| HALP   | 76.55   | 1.957     | 1672         | HALP         |
| FLOP-T | 77.36   | 2.988     | 1146         | FLOP-T       |
| HALP   | 77.45   | 2.988     | 1203         | HALP         |

Table 8: ResNet50 pruning with FLOPs/latency constrain.

https://tikh.dev/depsep-conv-vs-perf-investigations/