Abstract. Compact semiconductor device models are essential for efficiently designing and analyzing large circuits. However, traditional compact model development requires a large amount of manual effort and can span many years. Moreover, inclusion of new physics (e.g., radiation effects) into an existing compact model is not trivial and may require redevelopment from scratch. Machine Learning (ML) techniques have the potential to automate and significantly speed up the development of compact models. In addition, ML provides a range of modeling options that can be used to develop hierarchies of compact models tailored to specific circuit design stages. In this paper, we explore three such options: (1) table-based interpolation, (2) Generalized Moving Least-Squares, and (3) feedforward Deep Neural Networks, to develop compact models for a p-n junction diode. We evaluate the performance of these “data-driven” compact models by (1) comparing their voltage-current characteristics against laboratory data, and (2) building a bridge rectifier circuit using these devices, predicting the circuit’s behavior using SPICE-like circuit simulations, and then comparing these predictions against laboratory measurements of the same circuit.

Key words. Compact model, p-n junction diode, 1N4148 switching diode, circuit simulation, cubic splines, generalized moving least-squares, deep neural networks, SPICE.

1. Introduction. Circuit simulation, sometimes referred to as SPICE simulation, is foundational to modern circuit design [1]. In circuit simulation, so-called “compact models” are used to capture the dynamics of voltages, currents, and charges in individual circuit components (e.g., transistors, diodes, resistors, capacitors, etc.). Given a circuit composed of many such components connected to each other, a circuit simulator combines the compact models of the individual components to enforce Kirchhoff’s voltage and current laws across the network. This is done by building a non-linear system of Differential-Algebraic Equations (DAEs); each equation in this system is of the form \( a + b + c + \ldots = 0 \), where the individual terms \( a, b, c, \ldots \) are provided by compact models. The circuit simulator numerically solves the system of equations as a whole, using a combination of time-stepping algorithms and non-linear solvers [2, 3].

As modern circuits can easily have many thousands of components (leading to DAE systems of similar size), it is important that each individual compact model be computationally inexpensive. In practice, typical compact models consist of only a handful of algebraic and ordinary differential equations, which are generally a combination of empirical formulas and simplified solutions to semiconductor transport equations.

Remark 1.1. In addition to compact models, there also exist “first-principles”, or TCAD (Technology Computer-Aided Design), semiconductor device models that typically provide much more accurate descriptions of device physics over a wide range of operating conditions. Such TCAD models work by predicting the electric field at every point within a three-dimensional semiconductor device, and the resulting movement of charge carriers (electrons and holes) in the device. But doing so is computationally very expensive. Therefore, TCAD codes such as Charon [4] are orders of magnitude slower than compact models. For this reason, TCAD is almost never used directly in a circuit simulator. Indeed, one can view compact models used in circuit simulators as much faster reduced-order approximations of corresponding TCAD models.

Developing compact models for new electrical components is a difficult task requiring extensive expertise in solid state physics, circuit design, model calibration, and numerical
analysis. For example, the BSIM family of compact models for Metal-Oxide-Semiconductor (MOS) transistors is the result of over 20 years of work by Prof. Chenming Hu and his team of PhD students and postdocs at UC Berkeley [5, 6, 7]. Besides long development times that can span many person-years, reliance on simplified solutions in traditional compact models may compromise their ability to generalize. As a result, adding new physics to a legacy compact model (e.g., to scale the model down to a more advanced CMOS technology node, to take into account radiation effects in harsh environments, etc.) often requires extensive redevelopment.

We believe that a “data-driven” approach, i.e., using Machine Learning (ML) techniques, appropriately specialized for the semiconductor device physics domain, to automate the development of compact models directly from electrical data, has the potential to overcome the challenges above. Moreover, ML techniques provide a wide range of regression methods that can be used to develop hierarchies of compact models tailored to specific circuit design stages, specific circuit simulation tasks, and even specific compute infrastructures. Indeed, in a world where compact model development is fully automated, where a variety of compact models capturing different facets of a device’s behaviour, with different computational efficiency and accuracy tradeoffs, can all be generated at the push of a button, it is conceivable that a circuit designer would use a different compact model for initial exploration and a different one for late-stage design, one for timing analysis and another one for sensitivity analysis, one for CPU simulation and one for GPU simulation, and so on. The benefits would be immense – enabling rapid, cost-effective, and robust circuit design flows calibrated against real-world electrical data from day one.

Thus, we believe that the application of ML techniques to compact model development should be thoroughly and systematically explored. To that end, in this paper, we investigate three markedly different ML regression approaches – Table-Based Interpolation (TBI), Generalized Moving Least-Squares (GMLS), and Deep Neural Networks (DNNs) – for developing data-driven compact device models. Specifically, we apply these approaches to develop compact models for a 1N4148 high-speed switching diode, a common mass-produced semiconductor device with well-documented electrical and thermal characteristics [8, 9].

The first approach, TBI (Section 3.1), is a local parametric regression technique that uses cubic splines to construct a piecewise polynomial approximation of available electrical data [10, 11]. TBI is used extensively in many modeling and simulation contexts, including compact semiconductor device modeling, where it offers simplicity, computational efficiency, and the ability to generate differentiable approximations. The drawbacks of table-based models include significant memory requirements and datasets restricted to rectangular grids. We refer to [11] and [12] for relevant recent work.

The second approach (Section 3.2), uses GMLS approximants [13] to build compact device models; this method, unlike TBI, can be applied to scattered data as well. GMLS is an example of non-parametric regression, which uses local kernels to build estimates from scattered data. Scientific computing applications of GMLS range from the design of meshfree discretizations for PDEs [14] to data transfers for coupled multiphysics simulations [15, 16]. We believe that we are the first to apply GMLS to compact device modeling; in this paper, we not only develop GMLS-based device models but also demonstrate them in circuit simulations.

Finally, in Section 3.3 we develop DNN [17] device models. DNNs are compositions of non-linear activation functions and affine transformations, and represent global non-linear parametric regression. The success of DNNs in various classification tasks is well documented [18]. Their application to scientific computing is more recent [19, 20] but is generating significant interest. It should be noted that DNN applications to circuit simulations

1Such datasets result from scattered electrical measurements of devices with more than two terminals, which will be considered in forthcoming work.
predate these efforts, but have stayed fairly dormant over the years. It is likely though that this research direction will intensify and attract more attention, as evidenced by recent work [28]. At the same time, compact DNN models of devices are few and far between in the literature. Early examples include [23], [29], and [30], where DNNs were used to model various metal oxide and field effect transistors. More recent work includes a multi-layer perceptron (MLP) model of a transistor device [31], and a compact model for a thin TFET device using a hybrid MLP architecture with two different activation functions [32].

Our work provides further insights into the development of DNN compact models, informed by performing circuit simulations using such data-driven devices. In particular, our results strongly suggest that a “reasonable” Mean Square Error (MSE) fit of $I-V$ characteristic curves alone may not be enough to ensure convergence of a data-driven device in circuit simulations and/or physically correct simulation results; for this, the compact model should also possess actual device physics properties, such as passivity, monotonicity, zero current at zero voltage, etc. A key contribution of this paper is the development of a DNN training strategy, based on transformed sets of electrical measurements, that consistently produces physically correct compact diode models across a range of DNN architectures; these models perform robustly in circuit simulations, and produce results that are in excellent agreement with laboratory measurements.

The rest of the paper is organized as follows. Section 2 provides some background information about the technical approach and the software tools used in this work. Section 3 describes the core techniques underlying the three regression methods above. Section 4 presents simulation results; to assess the performance of data-driven compact device models, we first compare their $I-V$ characteristics with laboratory measurements using three different data views that expose different aspects of device operation. Then, we use these compact models to build a full-wave bridge rectifier circuit, simulate the circuit, and compare simulation results against laboratory measurements. In Section 5, we discuss our conclusions and outline directions for future research.

2. Preliminaries.

2.1. Workflow. The main focus of this paper is the development and testing of data-driven compact models based on three different regression approaches, exemplified using a 1N4148 high-speed switching diode. Figure 2.1 shows the steps involved in our compact model development and testing workflow, as applied to this diode.
As shown in the figure, we first obtain $I-V$ electrical measurements in the lab. Then, we apply our three different regression methods to this data, thereby generating three different sets of data-driven compact models for the device. We then simulate these data-driven compact models to obtain their $I-V$ characteristics, and we also simulate circuits where such models are deployed. Circuit simulations are then compared against laboratory measurements.

**Software:** We have implemented the entire workflow of Figure 2.1 both in MATLAB® and in Python. For TBI, we use two tools (1) STEAM [11, 12], an open-source MATLAB® tool developed at UC Berkeley, and (2) a Python implementation of cubic splines developed for this work. For GMLS, we use the open-source Compadre toolkit [33], available as a Python package. For DNNs, we use TensorFlow [34], an open-source tool available as a Python library. And for compact model and circuit simulations, we use: (1) the Berkeley Model and Algorithm Prototyping Platform (MAPP) [35], an open-source circuit simulator written in MATLAB®, and (2) Spyce, a Python-based research circuit simulator developed at Sandia National Laboratories.

### 2.2. A compact p-n junction diode model.

A p-n junction diode has two terminals labeled $p$ and $n$, with $n$ serving as the “reference” terminal. The voltage difference between $p$ and $n$ is denoted $v_{pn}$, and the current flowing into the diode at the non-reference terminal $p$ is denoted $i_{pn}$. The current flowing into the reference terminal is $i_{np} = -i_{pn}$. A compact diode model is a mapping $f_{PN} : \mathbb{R} \rightarrow \mathbb{R}$ that gives the diode current as a function of the applied voltage, i.e., $i_{pn} = f_{PN}(v_{pn})$. Constructing a compact diode model thus boils down to specifying the function $f_{PN}$. In addition, the derivative of this function with respect to $v_{pn}$ is required by the non-linear solver in the circuit simulator.

**Remark 2.1.** In traditional compact models, $f_{PN}$ is usually given by an analytic expression and a set of $k$ parameters $\vec{p} = (p_1, \ldots, p_k)$ that represent physical constants and/or variables that can be used to calibrate $f_{PN}$ to data. As a result, the derivative of $f_{PN}$ can be obtained by automatic differentiation (AD), and does not have to be provided as part of the model [36]. A typical example is the Shockley diode equation [37].

$$
 i_{pn} = f_{PN}(v_{pn}, (I_S, V_T, q)) = I_S \left( e^{\frac{qI_{pn}}{eV_T}} - 1 \right). \tag{2.1}
$$

Here, $I_S$ is the reverse bias saturation current, $V_T$ is the thermal voltage, and $q$ is the “quality factor”, a non-physical parameter used to account for imperfect p-n junctions in real diodes. AD may also be applied to some parametric regression models for $f_{PN}$, such as TBI. However, AD is not applicable to non-parametric regression such as GMLS, in which case the compact model must also provide its derivative. As a result, the accuracy of the regression fit for $f_{PN}$ alone is not enough to ensure the quality of such models; testing them in actual circuits should be an integral part of the development and validation process.

In contrast to a traditional compact model such as (2.1), data-driven models estimate $f_{PN}$ and its derivative by applying a regression technique $\mathcal{R}$ to a dataset $D_{PN} = \{v_{pn}^k, i_{pn}^k\}_{k=1}^m$. The dataset contains measurements of the device’s $I-V$ characteristic curve and corresponds to an $m \times 2$ matrix of real numbers.

### 2.3. $I$–$V$ measurements of a 1N4148 diode.

The $I-V$ characteristic of a device is a basic set of electrical measurements and a fundamental way to understand the performance of various materials and devices under test (DUT). $I-V$ measurements obtain the current vs. voltage characteristic (denoted $D_{PN}$ above) of a device by applying a series of voltage stimuli to the device and measuring the resulting current responses. For this work, we used a Keysight B1505A Parametric Analyzer on a 1N4148 diode specimen to obtain $D_{PN}$. This parametric
The analyzer uses Source Measurement Units (SMUs) that combine a current source, a voltage source, an ammeter, and a voltmeter into a single unit; see Figure 2.2 for a schematic. We chose the B1505A’s HPSMU (High Power Source Measurement Unit) for its ability to supply ample current over an extended voltage range while maintaining adequate measurement resolution.

For this work we sampled the $I-V$ curve at $m = 9682$ points, resulting in a dataset $D_{PN}$ given by a $9682 \times 2$ matrix of real numbers. The voltage stimuli ranged from $v_{pn}^{\min} = -125$ V to $v_{pn}^{\max} = 0.8$ V, in increments $\Delta v_{pn}$ ranging between 10 mV and 20 mV. The non-uniformity of the voltage increments is due to rounding errors and the fact that the measurements have inherent noise and stability issues, and are at the limit of forced voltage step resolution.

3. Core techniques for developing data-driven compact models. In this section, we apply three different regression techniques $R$ to the dataset $D_{PN}$ above, to develop three different sets of data-driven compact device models for the 1N4148 diode.

3.1. Table-Based Interpolation (TBI) devices. A TBI diode compact model is a function $i_{pn} = f_{PN}(v_{pn})$ that smoothly interpolates the data points defined by the rows of $D_{PN}$. There are many ways to construct such a function – including cubic splines, Chebyshev polynomials, and Barycentric Lagrange interpolation [10, 38]. In this paper, we use cubic splines; they are simple to describe and construct, they produce robust, $C^2$-regular compact models that converge well in circuit simulations, and they offer inexpensive compact model evaluation as well as derivative computation as they only require cheap univariate cubic polynomial evaluation (with pre-computed coefficients that can be stored and looked up very efficiently). Examples of such cubic spline driven TBI compact models can be found in [11] and [12].

**Remark 3.1.** A table-based model for devices with more than two terminals involves multivariate cubic spline interpolation. The main drawback of such models is that they require electrical data sampled over a rectangular grid of voltages and cannot be easily extended to scattered electrical data. This is not an issue for the univariate splines considered in this work.

Below, we briefly review the construction of the univariate cubic splines used in this work. To improve convergence of the resulting compact models in circuit simulations, our development differs in important ways from standard splines found in the literature such as natural splines.

To declutter notation, just for this subsection we switch to labeling the data points in $D_{PN}$ as $(x_k, y_k)$, $k = 1, \ldots, m$. Thus, we have that $x_1 = v_{pn}^{\min}$, $x_m = v_{pn}^{\max}$, and $x_k = v_{pn}^k$ for $1 < k < m$. Likewise, $y_k = i_{pn}^k$. Without loss of generality, we assume that $x_1 < x_2 < \ldots < x_m$.

The voltage measurements $x_k$ induce a partition of the $x$-axis into $m + 1$ intervals $(-\infty, x_1), [x_1, x_2), [x_2, x_3), \ldots, [x_{m-1}, x_m), [x_m, +\infty)$. We refer to the first and last interval as “boundary” intervals and the rest as “interior” intervals. A cubic spline defined with respect to this partition is a piecewise cubic polynomial $f(x)$ which interpolates the data $(x_k, y_k)$, $k = 1, \ldots, m$, and has continuous first and second derivatives.
i.e., it is of class $C^2(\mathbb{R})$. We denote the restriction of $f(x)$ to the $i^{th}$ interval above as $C_i(x) = a_i x^3 + b_i x^2 + c_i x + d_i$, for $1 \leq i \leq m + 1$. Succinctly,

$$f(x) = \begin{cases} C_i(x), & \text{if } x < x_1, \\ C_{i+1}(x), & \text{if } x \in [x_i, x_{i+1}) \text{ for each } 1 \leq i \leq m - 1, \text{ and} \\ C_{m+1}(x), & \text{if } x \geq x_m. \end{cases}$$

To determine the $(m+1)$ polynomial coefficients $\{a_i, b_i, c_i, d_i\}_{i=1}^{m+1}$ defining the cubic spline segment on each interval, we enforce the following $(m+1)$ constraints:

- $C_i(x_i) = y_i$ and $C_{i+1}(x_i) = y_i; 1 \leq i \leq m$: interpolation ($2m$ constraints).
- $C'_i(x_i) = C'_{i+1}(x_i); 1 \leq i \leq m$: continuity of first derivatives ($m$ constraints).
- $C''_i(x_i) = C''_{i+1}(x_i); 1 \leq i \leq m$: continuity of second derivatives ($m$ constraints).
- $a_1 = b_1 = 0 \text{ and } a_{m+1} = b_{m+1} = 0$: linearity at boundary intervals ($4$ constraints).

These conditions are sufficient to determine a unique, globally $C^2$ piecewise cubic interpolant $f(x)$ of the data in $\mathcal{D}_{PN}$. In practice, given the electrical measurements $\mathcal{D}_{PN}$, the constraints above are used to pre-compute and store the coefficient set $\{a_i, b_i, c_i, d_i\}_{i=1}^{m+1}$ in memory.

To evaluate the compact model, i.e., to compute $f_{PN}$ and $f'_{PN}$ at a query point $x^*$, one first locates the interval containing $x^*$, and retrieves the four coefficients corresponding to the restriction of $f_{PN}$ to that interval. Then the corresponding cubic polynomial and its derivative are calculated and returned.

### 3.2. GMLS devices

GMLS is a non-parametric regression approach for approximating linear functionals from scattered data [13]. Here, we use GMLS to estimate $f_{PN}$ and $f'_{PN}$ from the data $\mathcal{D}_{PN}$. Below, we describe the basics necessary for this task and refer to [13] for further details.

Consider a $C^1$ function $f : \mathbb{R} \to \mathbb{R}$ with domain $\mathcal{D} \subseteq \mathbb{R}$, a point cloud $X$ of size $m$, $X = \{x_1, \ldots, x_m\} \subset \mathcal{D}$ with a fill distance $h_X$, and a collection of point samples $f = \{f(x_i)\}_{i=1}^{m}$ on the cloud. Let $P_k(\mathbb{R})$ denote the set of all real polynomials of degree less than or equal to $k > 0$ with dimension $\dim P_{k}(\mathbb{R}) = k + 1$ and basis $\phi = \{\phi_q\}_{q=1}^{k+1}$.

Finally, $\rho_\epsilon(r)$ will denote a radially symmetric kernel function that is at least $C^1(\mathbb{R})$ and whose support is contained in $(-\epsilon, \epsilon)$ for some real $\epsilon > 0$.

Given a point $x^* \in \mathcal{D}$, GMLS computes approximations $\tilde{f}(x^*) \approx f(x^*)$ and $\tilde{d}_x f(x^*) \approx d_x f(x^*)$ that are exact for all $f \in P_k(\mathbb{R})$ (polynomial reproduction) in two steps. To describe these steps, let $W(x^*) \in \mathbb{R}^m \times m$ be a diagonal matrix with element $W_{ii}(x^*) = \rho_\epsilon(|x^* - x_i|)$. Let $B \in \mathbb{R}^{m \times (k+1)}$, the matrix with element $B_{ij} = \phi_j(x_i); i = 1, \ldots, m; j = 1, \ldots, k + 1$. And let $\|\cdot\|_W$ be the Euclidean $l^2$ norm on $\mathbb{R}^m$ weighted by $W(x^*)$. The two GMLS steps are:

**Step 1. Computing the GMLS coefficient vector.** Solve the weighted least-squares problem

$$\mathbf{c}(f) = \arg \min_{\mathbf{c} \in \mathbb{R}^{k+1}} \frac{1}{2} \| B \mathbf{c} - f \|^2_W . \quad (3.1)$$

**Step 2. Computing the GMLS approximants.** Set

---

2The GMLS derivative approximation in (3.2) appears to violate the product rule and for this reason it was often referred to as the "diffuse derivative approximation" in the literature; see [39]. This confusion stems from misconstruing how the GMLS approximation works and assuming (erroneously) that $d_x f(x^*)$ is defined by differentiating $\tilde{f}(x^*)$. In fact, the GMLS derivative approximation is derived independently of the GMLS field approximation and does not involve differentiation of the latter; see [13].
To evaluate the GMLS compact diode model at a given query point \( v_{pn}^* \), we proceed as follows. If \( v_{pn}^* \in [v_{pn}^{\min}, v_{pn}^{\max}] \), we associate the first and the second columns of \( \mathcal{D}_{PN} \), \( X \subset \mathbb{R} \), and a sample set \( f \in \mathbb{R}^m \), respectively, solve (3.1) and define \( f_{PN}(v_{pn}^*) \) and \( d_x f_{PN}(v_{pn}^*) \) according to (3.2). If \( v_{pn}^{*} \notin [v_{pn}^{\min}, v_{pn}^{\max}] \), we evaluate \( f_{PN}(v_{pn}^*) \) and \( d_x f_{PN}(v_{pn}^*) \) as follows. Let \( v_{pn}^{clo} \) be the point from \( \mathcal{D}_{PN} \) that is closest to \( v_{pn}^* \). Note that \( v_{pn}^{clo} \) is either \( v_{pn}^{\min} \) or \( v_{pn}^{\max} \). We then set

\[
f_{PN}(v_{pn}^*) := f_{PN}(v_{pn}^{clo}) + (v_{pn}^{*} - v_{pn}^{clo}) d_x f_{PN}(v_{pn}^{clo}) \quad \text{and} \quad d_x f_{PN}(v_{pn}^*) := d_x f_{PN}(v_{pn}^{clo}),
\]

respectively, where \( f_{PN}(v_{pn}^{clo}) \) and \( d_x f_{PN}(v_{pn}^{clo}) \) are the GMLS estimates at \( v_{pn}^{clo} \).

In this work, we use the Compadre toolkit [33] for performant implementation of GMLS, with polynomial orders \( k = 1, 2, 3 \), and kernel \( \rho(r) = (1 - r/\varepsilon)^p \), with \( p = 4 \) and \( \varepsilon = h_X \). Compadre uses an adaptive procedure to adjust \( \varepsilon \) until \( \text{supp}(\rho, (|x^* - x_i| \cap X = \text{guaranteed to contain enough points to ensure the desired degree of polynomial reproduction. For real polynomials and quasi-uniform point clouds, the number of points selected by this procedure does not exceed 2(k + 1).}

Compadre solves the weighted least-squares problem (3.1) using QR factorization, which formally requires \( 2(k+1)^2 (m - (k+1)/3) \) flops [40, p.240]. However, the actual number of non-zero rows in \( B \) equals the number of points selected by Compadre’s adaptive procedure and is bounded by \( 2(k+1), k = 1, 2, 3, \) i.e., it is orders of magnitude less than the size \( m \) of the dataset \( \mathcal{D}_{PN} \). As a result, the actual cost per model evaluation is \( O((k+1)^3) \) rather than \( O((k+1)^2 m) \). In practice, we did not observe noticeable differences in the performance of GMLS compact models as we increased the polynomial degree from 1 to 3.

3.3. DNN devices. In this work, we use a simplified DNN definition from [41]. Let \( d \) and \( D \) be two natural numbers defining the input dimension and the depth of the network, respectively. Consider a set of natural numbers \( \{n_0, \ldots, n_D\} \) such that \( n_0 = d \), and a set of matrix-vector tuples \( \{A_i, b_i\}, i = 1, \ldots, D \) such that \( A_i \in \mathbb{R}^{n_{i-1} \times n_i} \) and \( b_i \in \mathbb{R}^{n_i} \). The elements of \( A_i \) and \( b_i \) are usually called the weights and the biases of the DNN respectively. Finally, let \( \sigma : \mathbb{R} \rightarrow \mathbb{R} \) be a non-linear “activation” function. The action of the resulting DNN on an input vector \( x \in \mathbb{R}^d \) is defined as

\[
\begin{align*}
\{ y_0 := x, \\
y_k := \sigma(A_k y_{k-1} + b_k) \quad \text{for} \quad k = 1, \ldots, D-1, \\
y_D := A_D y_{D-1} + b_D
\end{align*}
\]

where \( \sigma \) is applied component-wise. We denote the transformation of the input vector by the DNN as \( \mathcal{N}(x) \), that is, \( y_D = \mathcal{N}(x) \). The mapping \( \mathcal{N} : \mathbb{R}^d \rightarrow \mathbb{R}^{n_D} \) defines a global non-linear function parameterized by the unknown weights and biases \( \{A_i, b_i\} \). To determine these parameters one “trains” the network by solving a constrained optimization problem,

\[
\{ A_i, b_i \} = \arg\min \mathcal{L}(\mathcal{N}(X_T), Y_T) \quad \text{subject to} \quad \mathcal{C}(\{ A_i, b_i \})
\]

where \( \mathcal{L} \) is a “loss” function measuring the mismatch between the network’s output and the training output, \( \mathcal{C} \) is a non-linear constraint operator, \( X_T = \{x_{T,1}, \ldots, x_{T,m}\} \) is a set of training inputs, and \( Y_T = \{y_{T,1}, \ldots, y_{T,m}\} \) are the corresponding outputs. We refer to the pair \( \{X_T, Y_T\} \) as the training set and denote it by \( \mathcal{T} \). In this work, we train the neural network model using Adam, a variant of stochastic gradient descent, with a maximum of \( E \) epochs.
For classification tasks, the non-linearity of $N$ is used to transform input datasets representing different classes into linearly separable sets. In contrast, here we shall use $L$ as a regression tool to build a compact diode model from $I - V$ measurements. To that end, we set the input dimension $n_0 = 1$, the output dimension $n_D = 1$ and define $L$ as the mean square (MSE) error, a common choice for regression tasks. Furthermore, since circuit simulations require differentiable compact models, we only consider smooth activation functions $\sigma$ and forego the widely used piecewise linear ReLU activation. As a constraint operator $C$, we use non-negativity of the weights to ensure monotonicity of the function $f_{PN}$, as required by the physics of p-n junction diodes.

We train the network using three different options for the training set $T$. The first one is $T := \mathcal{D}_{PN}, i.e.,$ the original set of $I - V$ measurements with bounding box $[i_{pn}^{\min}, i_{pn}^{\max}] \times [v_{pn}^{\min}, v_{pn}^{\max}]$. The second option is the transformed dataset $\mathcal{D}^{V,I}_{PN} := \{T_V(v_{pn}^k), T_I(v_{pn}^k)\}$, where

$$T_V(v_{pn}) = \begin{cases} \frac{v_{pn}}{V^+} & \text{if } v_{pn} \geq 0, \\ \frac{v_{pn}}{V^-} & \text{if } v_{pn} < 0 \end{cases} \quad \text{and} \quad T_I(i_{pn}) = \begin{cases} -\left(\log_{10}(-i_{pn}) - B^{-}\right)/A^- & \text{if } i_{pn} \in (-\infty, -P_{\min}^{-}] \\ -1 + S(i_{pn} + P_{\min}^{-}) & \text{if } i_{pn} \in (-P_{\min}^{-}, P_{\min}^{+}) \\ (\log_{10}(i_{pn}) - B^{+})/A^+ & \text{if } i_{pn} \in [P_{\min}^{+}, \infty) \end{cases} \quad \text{(3.5)}$$

with $P_{\min} = 10^{\frac{5}{6}}$. $A^{\pm} = (P_{\max}^{\pm} - P_{\min}^{\pm})/\tau$, $B^{\pm} = P_{\min}^{\pm} - A^{\pm}$, and $S = 2/(P_{\min}^{+} - P_{\min}^{-})$. The last option is the partially transformed set $\mathcal{D}^{I}_{PN} := \{v_{pn}^k, T_I(v_{pn}^k)\}$, i.e., only $i_{pn}$ is transformed, not $v_{pn}$. For the numerical examples, we set $V^+ = 0.1$, $V^- = 15.625$, $P_{\min}^{-} = -10$, $P_{\max}^{-} = 14$, and $P_{\max}^{+} = -5$. Given a training set $T_{PN}^{\mathcal{D}}$ the training process yields an instance of (3.3) which we label as $\mathcal{N}_{PN}$. The data-driven compact device model is then defined as

$$f_{PN}(v_{pn}) = \begin{cases} \mathcal{N}_{PN}(v_{pn}) & \text{if } T = \mathcal{D}_{PN} \\ T_I^{-1} \circ \mathcal{N}_{PN}^{V,I} \circ T_V(v_{pn}) & \text{if } T = \mathcal{D}^{V,I}_{PN} \\ T_I^{-1} \circ \mathcal{N}_{PN}^{I}(v_{pn}) & \text{if } T = \mathcal{D}^{I}_{PN} \end{cases} \quad \text{(3.6)}$$

Training DNNs on appropriately transformed electrical measurement data is one of the key ideas in this paper. Our results in Section 4 show that this strategy consistently produces DNN compact models that provide accurate data fit and perform well in circuit simulations.

The heuristics supporting the application of transformations is motivated by the physics of p-n junction diodes: when $v_{pn} < 0$, $i_{pn}$ is a very small, negative current (in our dataset, this current ranged from about $-0.5$ nano-Amperes to $-1.5$ micro-Amperes). To mitigate the inaccuracy of the MSE loss function to differentiate between such small values, we transform the current in the reverse bias regime roughly as $i_{pn} \rightarrow -\log_{10}(-i_{pn})$. In so doing, a negative nano-Ampere current transforms into 9 and a negative micro-Ampere becomes a 0. To preserve the negativity of the transformed currents, we shift them by a constant negative value; for example, if the shift is $-10$, a negative nano-Ampere and a negative micro-Ampere transform into $-1$ and $-4$ respectively. Such large values are easily resolvable by the MSE loss function, and hence the resulting DNNs tend to match the training data more accurately.

Conversely, when $v_{pn} > 0$, $i_{pn}$ is usually a positive current than takes on a much wider range of values (in our dataset, this current ranged from 0.5 pico-Amperes to 35 milli-Amperes). To resolve these values with the MSE loss function, we again apply a log transformation, followed by a shift so that the positivity of $i_{pn}$ is preserved. For instance, with a shift of 14, a pico-Ampere becomes a 2 and a milli-Ampere transforms into an 11.
However, since we have used different transformations for \(i_{pn} < 0\) and \(i_{pn} > 0\), we will have a discontinuity at \(i_{pn} = 0\), which can cause convergence problems in circuit simulations. To get around this, we choose a small interval around \(i_{pn} = 0\), apply the respective transformations only outside this interval, and apply a continuity-preserving linear transformation within this interval. This approach ensures that an MSE loss function in conjunction with the transformed set \(D_{VI_{PN}}\) resolves both positive and negative p-n junction currents very well, leading to a much better fit.

Configuring and training a DNN involves choosing several parameters, such as the number of hidden layers \(D - 1\), the number of neurons \(n\) per hidden layer, the activation function, whether or not to use a kernel constraint, whether or not to transform \(v_{pn}\), and whether or not to transform \(i_{pn}\). In this work, we experimented with DNNs containing 1 and 2 hidden layers, with 5, 10, 25, 50, or 100 neurons per hidden layer, and 3 different activation functions (eLU, sigmoid, and tanh). Taken together with the 3 binary choices of whether to have a kernel constraint, transform \(v_{pn}\), and/or transform \(i_{pn}\), this corresponds to a parameter space of size \(2 \times 5 \times 3 \times 2 \times 2 \times 2 = 240\). We systematically explored this space, generating all 240 DNN compact models. Then we simulated them all using Spyce, to determine their \(I-V\) characteristics as well as their performance in a bridge rectifier circuit. We do not need to discuss all the DNNs here; a carefully chosen representative sample of “interesting” DNNs (summarized in Table 3.1) suffice to highlight the key points we wish to make.

| Model          | \(\sigma\) | \(D - 1\) | \(n\) | \(T\) | \(C\) |
|----------------|------------|-----------|-------|-------|-------|
| M1-50-E        | eLU        | 1         | 50    | \(D_{PN}\) | Non-neg |
| M2-50-E        | eLU        | 2         | 50    | \(D_{PN}\) | Non-neg |
| M1-50-S        | sigmoid    | 1         | 50    | \(D_{PN}\) | Non-neg |
| M2-50-S        | sigmoid    | 2         | 50    | \(D_{PN}\) | Non-neg |
| M1-50-T        | tanh       | 1         | 50    | \(D_{PN}\) | Non-neg |
| M1-50-S-neg    | sigmoid    | 1         | 50    | None  |       |
| M2-50-S-neg    | sigmoid    | 2         | 50    | None  |       |
| M1-10-E-VI     | eLU        | 1         | 10    | \(D_{VI_{PN}}\) | Non-neg |
| M2-10-E-VI     | eLU        | 2         | 10    | \(D_{VI_{PN}}\) | Non-neg |
| M1-10-E-VI-neg | eLU        | 1         | 10    | \(D_{VI_{PN}}\) | None   |
| M2-10-E-VI-neg | eLU        | 2         | 10    | \(D_{VI_{PN}}\) | None   |
| M1-10-T-VI     | tanh       | 1         | 10    | \(D_{VI_{PN}}\) | Non-neg |
| M2-10-T-VI     | tanh       | 2         | 10    | \(D_{VI_{PN}}\) | Non-neg |
| M2-25-T-VI     | tanh       | 2         | 25    | \(D_{VI_{PN}}\) | Non-neg |
| M2-50-T-VI     | tanh       | 2         | 50    | \(D_{VI_{PN}}\) | Non-neg |
| M2-100-T-VI    | tanh       | 2         | 100   | \(D_{VI_{PN}}\) | Non-neg |

**Table 3.1**
Summary of DNN architectures and training configurations reported in this work.

4. **Results.** In this section, we carry out two types of simulations for each data-driven diode compact model: we (1) produce its \(I-V\) characteristics, and (2) simulate a bridge rectifier circuit (schematic shown at the bottom right of Figure 2.1) that uses 4 instances of the model. The input signal to the rectifier is a sine wave with frequency 10Hz and phase shift approximately \(\pi/1.63\). This simulation provides device model validation at a circuit level. We compare the results of both simulations against laboratory data. To visualize how well a data-driven diode compact model matches measured data, we arrange results in plots
Simulations comparing a cubic spline TBI diode compact model against laboratory data containing 3 top sub-plots and 1 bottom sub-plot (see, for example, Figure 4.1). The top sub-plots show the $I$–$V$ characteristics of the compact model, overlaid on top of laboratory data, using three different “data views” defined as follows:

- Standard (top-left sub-plot): $i_{pn}$ is plotted as a function of $v_{pn}$ for $-2V \leq v_{pn} \leq 0.8V$.
- Semilog (top-middle sub-plot): $\log_{10}(\text{abs}(i_{pn}))$ is plotted as a function of $v_{pn}$ for $-2V \leq v_{pn} \leq 0.8V$.
- Scaled (top-right sub-plot): $T_I(i_{pn})$ is plotted as a function of $T_V(v_{pn})$, for $v_{pn}^{\min} \leq v_{pn} \leq v_{pn}^{\max}$, where $T_V$ and $T_I$ are the transformations defined in (3.5) and (3.6), respectively.

Together, the three data views provide a comprehensive picture of the model: the standard view highlights the forward bias regime where the diode conducts positive, exponentially-growing current $i_{pn}$ for positive $v_{pn}$. The semilog view highlights the “zero crossing point”, where the diode transitions from reverse bias (where it conducts very little current) to forward bias. The scaled view exposes the entire region of operation of the diode, from avalanche breakdown (where $i_{pn}$ starts to become more and more negative at very low $v_{pn}$, risking irreversible damage to the device) all the way to forward bias.

The bottom sub-plot in each figure shows a bridge rectifier circuit simulation using 4 instances of the data-driven diode compact model (see schematic at the bottom right of Figure 2.1), overlaid on top of laboratory data.

Figure 4.1 shows simulation results for a cubic spline TBI diode compact model, generated via STEAM and MAPP. Figure 4.2 shows the same for 3 GMLS compact models (with polynomial orders 1, 2, and 3). In both cases, we see that the data-driven models are in excellent agreement with laboratory data. We do not show results for TBI and GMLS models generated via Spyce, because they are virtually identical to the MAPP/STEAM results shown here.

We now turn to compact DNN models. Using the original dataset $\mathcal{D}_{pn}$ as the training set failed to produce even a single accurate DNN compact model. For all parameter choices described in Section 3.3, the learned DNN models were both inaccurate and unphysical.

Figures 4.3–4.6 illustrate these failures using representative examples drawn from the
Fig. 4.2. Simulations comparing GMLS diode compact models against laboratory data

Fig. 4.3. Typical $I-V$ characteristics of DNN compact models learned without data transformations but with the non-negative kernel constraint enforced: M1-50-E (top), M1-50-S (middle) and M1-50-T (bottom). These results also highlight distinctions between eLU, sigmoid and tanh activation functions.

240 combinations examined in this work. Figure 4.3 shows typical results obtained with eLU, sigmoid and tanh activation functions for networks having one hidden layer and enforcing non-negative kernel constraints. Figures 4.4 and 4.5 compare the first two examples
from Figure 4.3 with networks having one additional hidden layer. While the standard data views on these plots suggest regression fit improvements as a result of introducing an extra hidden layer, the semilog and scaled data views reveal that this is not necessarily the case. In particular, we observe significant qualitative changes in the behavior of the compact DNN models that are counterintuitive.

![Diagram](image1)

**Fig. 4.4.** Typical $I-V$ characteristics of DNN compact models learned without data transformations but with the non-negative kernel constraint enforced: M1-50-E (top), M2-50-E (bottom). These results show that increasing the depth can significantly change the regression fit without improving its quality.

![Diagram](image2)

**Fig. 4.5.** Typical $I-V$ characteristics of DNN compact models learned without data transformations but with the non-negative kernel constraint enforced: M1-50-S (top), M2-50-S (bottom). These results show that increasing the depth can significantly change the regression fit without improving its quality.

For example, the semilog view shows that M1-50-E does not have a zero switching point whereas M1-50-S does. Interestingly, with two hidden layers, the roles reverse and now M2-50-E exhibits a zero switching point, whereas M2-50-S does not. Note, however, that the zero switching for M2-50-E occurs at a highly non-physical value of almost $-2V$. 
Figure 4.6 shows results with two DNN compact models that do not enforce the non-negative kernel constraint. In the case of M1-50-S-neg, which has a single hidden layer, the unphysical nature of the model can already be seen in the standard data view plot. The same view suggests that increasing the number of hidden layers to two seems to dramatically improve the model. However, the semilog and scaled data views again confirm that the resulting model M2-50-S-neg is unphysical. In particular, we see that similar to M1-50-S-neg, the model has multiple zero switching points, unlike the real diode which has only one.

Our results indicate that DNN performance markedly improves by switching the training set to the transformed dataset $D_{VI}^{V}$ However, an important takeaway is that not all activation functions lead to satisfactory compact models. In particular, we found that eLU activation performed much worse than sigmoid or tanh. For example, the top plot in Figure 4.7 shows simulations of the M1-10-E-VI compact model; from the standard $I-V$ characteristic plot, it is apparent that the model greatly overestimates the current in the forward bias region. Indeed, at $v_{pn} = 0.8V$, the current predicted by the model is so high that the Y-axis tick labels on the standard view have all been compressed to the point that they overlap one another. Still, the transformations of the training set ensure that the model behaves well and has good convergence properties during circuit simulation; the circuit simulation plot shows that the model even gets reasonably close to matching laboratory data when it comes to circuit behaviour. As in other cases, we did not observe a significant improvement in the model when the number of layers was increased to two; see the results in the bottom part of Figure 4.7.

Figure 4.8 shows an interesting corner case: with eLU activation and data transformations, it looks like removing the non-negative weight constraint actually helps the model become more accurate, both in its $I-V$ characteristic and in circuit simulations.

We hypothesize that this behavior is caused by eLU. Recall that eLU is the identity function for positive inputs and an exponential converging to a negative value for negative inputs. Thus, if the weights in the DNN are constrained to be positive, the DNN’s behavior is constrained to be close to linear, which is a bad fit for a diode. Thus, in this special case, allowing negative weights actually helps the DNN become more non-linear, and hence mimic the data more closely.

With regard to eLU, it is worth pointing out that besides getting better models without the
non-negative kernel constraint, this was one of the few cases where increasing the number of layers actually improved the model fit. As Figure 4.8 shows, the M2-10-E-VI-neg model still overestimates the current in the forward bias region, but to an extent noticeably smaller than M1-10-E-VI-neg. This improvement in the $I-V$ characteristic of M2-10-E-VI-neg translates into more accurate circuit simulations as well; in fact, the difference in the circuit simulations between M2-10-E-VI-neg and M1-10-E-VI-neg is visible to the naked eye, as seen from the two circuit simulations shown in Figure 4.8.

By far, our most positive DNN finding is that combining sigmoid or tanh activation with data transformations can produce extremely accurate, physically consistent, and efficient DNN models. The top plot in Figure 4.9 shows this for the M1-10-T-VI case; with just a single hidden layer and 10 neurons, this tanh activated DNN is able to model all aspects of the diode’s $I-V$ characteristic very well, and perform very accurately in circuit simulations as well. In fact, as evidenced by the results in the bottom part of Figure 4.9 and the plots in Figure 4.10, increasing the number of layers and/or neurons does not significantly increase model accuracy; the base model with just 10 neurons and a single hidden layer is already so good that it is difficult to improve upon it. We found that similar results held true with sigmoid activation. Also, combining tanh/sigmoid with data transformations proved very
resilient to other training parameters; no matter what we chose for the other parameters, the resulting DNN models were always accurate and converged robustly (producing plots almost indistinguishable from those in Figures 4.9 and 4.10).

Finally, we found that applying the data transformation to $i_{pn}$ was far more critical than applying it to $v_{pn}$. In fact, the performance of the DNN compact model showed only minor degradation (often invisible in plots) when we applied $T_I$ but omitted applying $T_V$ to the training dataset.

To summarize, the examples in Figures 4.3–4.6 and Figures 4.7–4.10 highlight the following key points:

- Data transformations are critical to obtaining accurate and physically consistent DNN compact models;
- The positive weight constraint enforcing monotonicity of $i_{pn}$ with respect to $v_{pn}$ is crucial; without this, the resulting DNN is often highly unphysical. One exception is eLU activation, which produces better models without this constraint; see Figures 4.7 and 4.8;
- Generally, increasing the number of layers and/or neurons is not guaranteed to improve the model and can prompt significant qualitative changes in its behavior.
FIG. 4.9. Simulations comparing the M1-10-T-VI (top) and M2-10-T-VI (bottom) compact DNN diode models against laboratory data

Also, we note that even if the standard $I-V$ characteristic of a data-driven compact model appears to match laboratory data satisfactorily, the characteristic needs to be viewed on a semilog plot, as well as on a $(T_V, T_I)$ scaled plot, to assess how well the model represents the physics of the device. For example, although all 3 models in Figure 4.3 look reasonable on the standard plot, the semilog and scaled plots reveal unphysical behaviours such as current overestimation in both forward and reverse bias, as well as the absence of or shifts in the zero crossing point.

5. Conclusions. In this paper, we investigated three different regression approaches to develop data-driven compact models for a 1N4148 diode from laboratory measurements. The first two (TBI via cubic splines and GMLS) are examples of local parametric and non-parametric regression models. Simulation results demonstrate that both of these approaches deliver accurate and physically consistent compact device models that show excellent agreement with laboratory $I-V$ measurements in all device operational regimes. Furthermore, both compact models performed robustly in circuit simulations; the simulated output of a bridge rectifier circuit was in excellent agreement with laboratory measurements. The TBI model has higher memory requirements than GMLS but faster model evaluation. The use of
the performant Compadre toolkit however enables highly efficient GMLS computation. As a result, both models can be deemed appropriate for the one-junction device considered in this work.

For two-junction devices that will be the subject of a forthcoming paper, TBI via multivariate splines will require data on a rectangular grid, whereas GMLS will not have such a restriction. For such devices, GMLS may be more appropriate for scattered electrical measurements.

Our experiences with DNNs highlight the potential of this regression technique for compact model development. In particular, using data transformations and sigmoid/tanh activation, we were able to accurately regress a complex dataset spanning multiple scales and comprising more than 9000 data points by a shallow network with just 10 neurons. This makes our DNN compact model by far the most memory efficient of all three kinds of data-driven models considered here; unlike DNNs, TBI and GMLS models both require memory of the order of the size of the entire dataset. This could be a significant advantage for DNNs when modeling devices with more than one p-n junction. DNN models are also computationally efficient: being a global regression, DNNs do not require dataset searches as TBI and GMLS models do; their main cost is a few evaluations of their non-linear activation functions.
At the same time, applying DNNs to approximate physics-based models requires deeper understanding of their properties as regression tools. Although DNNs potentially have the best generalizability of all the models considered in this work, their regression accuracy depends on a complex interplay between depth, width, activation functions, loss functions, constraint operators, etc. Although we have gained some insights on training DNNs for compact model development (as described in Section [4]), we believe that our understanding is far from complete, and that devices with more than two terminals will pose significant additional challenges in identifying the best combinations of data transformations, architectures, constraint operators, etc.

Furthermore, circuit simulations underscore the importance of ensuring correct physical behavior from data-driven compact models. For example, a good fit in the forward bias region is not enough to ensure robust and physically correct circuit simulations; this requires accurate representation of the zero crossing and the leakage current in the reverse bias regime as well. Without these features, circuit simulations are likely to be unphysical at best, and completely meaningless at worst.

The results in this paper suggest that data transformations are currently the most effective heuristics for achieving acceptable accuracy in data-driven DNN compact diode models. The transformations developed in this work aim to reduce the vast difference in scales present in the $I-V$ diode characteristic curve, which enables good data fits using a standard MSE loss function. A custom loss function that adapts to multiscale data is another potential option to improve DNN fit. We plan to pursue this work in the future.

**Acknowledgments.** Supported by the Laboratory Directed Research and Development program at Sandia National Laboratories, a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy’s National Nuclear Security Administration under contract DE-NA-0003525. This paper describes objective technical results and analysis. Any subjective views or opinions that might be expressed in the paper do not necessarily represent the views of the U.S. Department of Energy or the United States Government.

The work of P. Bochev has also been supported by the U.S. Department of Energy, the Office of Science, and the Office of Advanced Scientific Computing Research under Award Number DE-SC-000230927, as well as the Collaboratory on Mathematics and Physics-Informed Learning Machines for Multiscale and Multiphysics Problems (PhILMs) project.

**REFERENCES**

[1] L. W. Nagel. *SPICE2: A computer program to simulate semiconductor circuits*. PhD thesis, EECS Department, University of California, Berkeley, 1975.

[2] E. R. Keiter, K. V. Aadithya, T. Mei, T. V. Russo, R. L. Schiek, P. E. Sholander, H. K. Thornquist, and J. C. Verley. Xyce parallel electronic simulator: Users’ guide, version 6.11. Technical Report SAND2019-5949, Sandia National Laboratories, Albuquerque, NM, 2019.

[3] E. R. Keiter, K. V. Aadithya, T. Mei, T. V. Russo, R. L. Schiek, P. E. Sholander, H. K. Thornquist, and J. C. Verley. Xyce parallel electronic simulator: Reference guide, version 6.11. Technical Report SAND2019-5950, Sandia National Laboratories, Albuquerque, NM, 2019.

[4] https://charon.sandia.gov/index.html

[5] Y. S. Chauhan, D. D. Lu, S. Venugopalan, S. Khandelwal, J. P. Duarte, N. Payvadosi, A. Niknejad, and C. Hu. *FinFET modeling for IC simulation and design: Using the BSIM-CMG standard*. Academic Press, 2015.

[6] W. Liu and C. Hu. *BSIM4 and MOSFET modeling for IC simulation*. World Scientific, 2011.

[7] W. Liu and C. Hu. BSIM3v3 MOSFET model. 9(03):671–701, 1998.

[8] https://www.diodes.com/assets/Datasheets/ds12019.pdf

[9] https://en.wikipedia.org/wiki/1N4148_signal_diode

[10] C. de Boor. *A Practical Guide to Splines*. Springer-Verlag New York, 1978.

[11] A. Gupta, T. Wang, A. G. Mahmutoglu, and J. Roychowdhury. STEAM: Spline-based tables for efficient and accurate device modelling. In *ASPDAC ’17: The 22nd Asia and South Pacific Design Automation Conference*, pages 463–468, 2017.
[41] J. A. A. Opschoor, P. C. Petersen, and C. Schwab. Deep ReLU networks and high-order finite element methods. Research Report 2019-07, ETH Zurich, January 2019.