Dynamic and Static Switching in ITO/SnOx/ITO and Its Synaptic Application

Jongmin Park 🟣, Hyunwoong Park 🟣, Daewon Chung 🟣 and Sungjun Kim *

Division of Electronics and Electrical Engineering, Dongguk University, Seoul 04620, Korea
* Correspondence: sungjun@dongguk.edu

Abstract: The attempts to devise networks that resemble human minds are steadily progressing through the development and diversification of neural networks (NN), such as artificial NN (ANN), convolution NN (CNN), and recurrent NN (RNN). Meanwhile, memory devices applied on the networks are also being studied together, and RRAM is one of the most promising candidates. The fabricated ITO/SnOx/TaN device showed two forms of current–voltage (I-V) curves, classified as dynamic and static. It was triggered from the forming process, and the difference between the two curves resulted from the data retention measured at room temperature for $10^3$ s. The dynamic curve shows a time-dependent change in the data, and the cause of the data preservation period was considered through X-ray photoelectron spectroscopy (XPS) and linear fitting in conduction mechanisms. To confirm whether the memory performance of the device may be implemented on the synapse, the change in the plasticity was confirmed using a rectangular-shaped pulse. Paired-pulse facilitation (PPF) was implemented, and the change from short-term potentiation (STP) to long-term potentiation (LTP) was achieved.

Keywords: RRAM; dynamic; static; conduction mechanism; synaptic application

1. Introduction

Even though device contraction has reached its limit, interest in integration technologies such as vertical stacking and packaging are increasing day by day to meet consumers’ increasing needs. Traditional devices, such as DRAM and Flash memory, show that stable and fast operation are also being vertically stacked to meet the needs of the markets [1–5]. However, since the scaling-down issue of the capacitor and the complex structure of the transistor prevent the increase in integration density, the next-generation memory needed to break the limit is being studied. Among the next-generation memories, resistive random-access memory (RRAM) has a simple, metal–insulator–metal (MIM) structure so it can be easily applied to existing fabrication processes and has excellent integration advantages. It also shows fast switching speed encouraged by the removal of the capacitor and has a low operating voltage that makes it suitable for neuromorphic array configuration that requires low power consumption [6–10].

Research on the practical use of tin oxide (SnO$_x$) has been conducted by many groups in applications in gas sensors and n-type thin-film transistors. In particular, it is used as an electrode of a solar cell in recognition of its potential as a transparent electrode due to its high transparency. The wide bandgap of ~3.6 eV of SnO$_x$ makes its application useful in the field of RRAM, and related research is being conducted [11,12]. Unlike conventional SnO$_x$, which demands an annealing process to achieve resistive switching (RS) characteristics, the as-deposited SnO$_x$ used in this paper showed RS characteristics. As-deposited SnO$_x$ by direct current (DC) reactive magnetron sputtering has already been verified the RS in a Ag/SnO$_x$/ITO device by Da chen and Shi-Hua Huang, and it showed a low resistance of less than 3 kΩ and a resistance window of less than ~10 [13,14]. In addition, Jidong Jin et al. reported that the DC-sputtered SnO$_x$ showed poor RS on the stack of an Al/SnO$_x$/Pt...
device [15]. Our DC-sputtered SnO$_x$ was fabricated at room temperature and showed normal RS behavior.

In recent years, artificial neural networks with various types of concepts and applications have been studied. Due to this influence, the memory device has started to be divided into two branches of static device and dynamic device. Unlike traditional static devices that produce only the data of ‘0’ and ‘1’ in accordance with the electrical pulses, the dynamic devices are influenced by spatiotemporal signals that the conductance is time-dependent on decay characteristics [16–19]. The ITO/SnO$_x$/TaN device showed two distinct forms of I–V curves and different temporal dependence of retention triggered by the forming process. Different conduction mechanisms were applied on each curve through linear fitting, and we considered the switching mechanism of the dynamic curve. A resistance of more than about 1 kΩ and a resistance window of about 100 times were extracted from the read voltage. We confirmed that simple synaptic functions, such as paired-pulse facilitation (PPF), could be implemented in the dynamic curve, and the transition from short-term plasticity (STP) to long-term plasticity (LTP) was based on the excessive electrical stimulation [20–24].

2. Results and Discussions

The schematic and FE-SEM image of ITO/SnO$_x$/TaN device is shown in Figure 1a. The bottom electrode (BE) is in contact with the probe tip that maintains the ground bias, while DC and AC voltages are put into the top electrode (TE). The FE-SEM image shows the information of the thickness of each layer; a SnO$_x$ of about 40 nm and ITO of about 90–100 nm were well-deposited by sputtering. To find out the atomic bonding of thin films at a specific point, XPS was investigated according to the depth mode. The depth mode was conducted by etching from TE to BE, and atomic distribution was confirmed that etch times of 200 s and 248 s, respectively, correspond to the interface of SnO$_x$ between TE and BE. The Sn 3d$_{5/2}$ in Figure 1b,c were fitted to ascribe the three components of Sn$^{4+}$ at 486.8 eV, Sn$^{2+}$ at 486.1 eV and Sn$^0$ at 485.0 eV. In addition, the O 1s core-level XPS spectra in Figure 1d,e include the information about oxygen atoms binding with Sn. Like Sn 3d$_{5/2}$, it was deconvoluted into three components of O-Sn$^{4+}$ at 530.6 eV, O-Sn$^{2+}$ at 530.0 eV and chemisorbed oxygen at 532.0 eV [25,26]. The common finding from Figure 1b–e is that the peak intensity of O-Sn$^{4+}$ increases further at an etch time of 248 s, suggesting that two types of SnO$_x$ existed in the thin film. The area ratio between Sn$^{2+}$ and Sn$^{4+}$ in Table 1 also indicates the increase in O-Sn$^{4+}$ bonds. It can be divided into tin monoxide (SnO) derived from O-Sn$^{2+}$ and tin dioxide (SnO$_2$) derived from O-Sn$^{4+}$. Khan et al. reported that increasing the SnO phase in SnO$_2$ thin films reduces oxygen vacancies and decreases carrier concentration, resulting in an increase in resistivity [27]. Therefore, Sn$^{4+}$ contributes to the conductivity of SnO$_x$ and it influences the flow of electrons.

![Figure 1](image_url)  
**Figure 1.** (a) The schematic image of ITO/SnO$_x$/TaN device and FE-SEM image includes the thickness information of each layer. The O 1s core-level spectra of (b) ITO/SnO$_x$ interface and (c) SnO$_x$/TaN interface. The Sn 3d$_{5/2}$ core level spectra of (d) ITO/SnO$_x$ interface and (e) SnO$_x$/TaN interface. The XPS analysis was conducted through the Shirley background and GL(10).
Table 1. Percentage of oxygen–tin bonds in ITO/SnO$_x$/TaN RRAM device. Area was calculated at the core level of O 1s and Sn 3d, respectively.

| Etch Time | Area Ratio O-Sn$^{2+}$ | O-Sn$^{4+}$ | Area Ratio Sn$^{2+}$ | Sn$^{4+}$ | Ratio of Sn$^{2+}$/Sn$^{4+}$ |
|-----------|------------------------|-------------|----------------------|---------|------------------------|
| 200 s     | 46.3%                  | 44.8%       | 53.9%                | 32.0%   | 1.68                   |
| 248 s     | 36.0%                  | 50.2%       | 51.9%                | 45.6%   | 1.14                   |

The function of long-term memory (LTM) for outputting data of ‘0’ and ‘1’ and the function of short-term memory (STM) for displaying decay characteristics through spatiotemporal pulse are divided by the artificial occurrence of the forming process. Figure 2a shows the dynamic I–V curves of a device reacted by a negative voltage, and it proceeded in the clockwise direction. Meanwhile, the forming process of the ITO/SnO$_x$/TaN device is shown in the inset of Figure 2b, and Figure 2b shows that static I–V curves operated in the counterclockwise direction. Unlike static curves in which resistance was converted to the low state by negative voltage, the resistance window of dynamic curves increased as the magnitude of the negative voltage increases. This can be seen from the retention in Figure 2c, which was measured at room temperature for 1000 s. A read voltage of 0.5 V was used after giving the double linear sweep of expressed negative voltage, and the states were decayed over time in the STM region and maintained in the LTM region.

The change in the I–V curves indicates that the direction of applied voltage makes a significant contribution on the operation of the device and conduction mechanism [28,29]. To figure out the conduction mechanism on each curve, we conducted linear fitting and confirmed that there was a difference between the dynamic and static curves as shown in Figure 3a. In Figure 3b, the linear plot of ln(I/V) versus $V^{1/2}$ for Poole–Frenkel (P–F) emission in a high-resistance state (HRS) was well-fitted so that the electrons captured by Sn$^{4+}$ were thermally excited into the conduction band. The expression of P–F emission is below [30]:

$$J = q\mu N_C \exp \left[-\frac{q(\phi T - \sqrt{qE/\pi\epsilon\epsilon_0})}{kT} \right]$$  \hspace{1cm} (1)

where $\mu$ is the electron drift mobility, $N_C$ is the density of states in conduction band, $-q\phi T$ is the trap energy, $E$ is the electric field across the dielectric, $k$ is the Boltzmann’s constant, $T$ is the absolute temperature, $\epsilon_i$ is the dielectric constant, and $\epsilon_0$ is the permittivity in the vacuum. Based on the equation and linear fitting line, the $\epsilon_i$ was calculated as 11.4, which is consistent with the values of 9–14 declared in the paper [31–33]. When the voltage was swept back in the low-resistance state (LRS), the most linearity could also be achieved in the plot of ln(I) versus $V$ as shown in Figure 3c and showed the $\epsilon_i$ of 13.8. This state was maintained until the voltage reaches from $-2.0$ V to $-1.3$ V, before it conformed to the Mott–Gurney law ($I\sim V^2$) at the low electric field and governed by space charge-controlled current [34,35]. This is due to the filled trap sites in SnO$_x$; the injected carriers from the
anode are much more than thermally excited electrons. After the device goes through the forming process, the results on linear fitting are completely transformed such that HRS and LRS are converted into Schottky emission and Ohmic conduction, respectively. The immense forming voltage induces the decomposition of O-Sn⁴⁺ bonding and generates the large amount of interstitial defect states below the conduction band. The interstitial defect states lower the Schottky barrier, located between TaN and SnOₓ, and transform the conduction mechanism from P-F emission to Schottky emission [36]. The process of forming produces an excessive number of defect sites and has a profound effect on the performance of memory. The filamentary models according to the direction of the electric field and each conductive mechanism are shaped in Figure 3g–h. In dynamic switching, Sn⁴⁺ ions are migrated along the electric field toward the ITO electrode. However, after the forming voltage induces a highly conductive filament, it converts into static switching and performs a Schottky emission.

![Figure 3](image_url)

**Figure 3.** (a) Expressed conduction mechanism according to the linear fitting on the dynamic and static curves. The Pool–Frenkel emission in the dynamic curve of the (b) HRS and (c) LRS. (d) The LRS in the dynamic curve dominated by space charge-controlled current followed the Mott–Gurney law (I–V²). The linear fitting of (e) Schottky emission and (f) Ohmic conduction (I–V²) in the static curve. (g) Filamentary model of dynamic switching with P-F emission. (h) Filamentary model of static switching with Schottky emission.

Before trying to imitate the synaptic functions in accordance with the above dynamic and static curves, we investigated the change in conductance with the rectangular-shaped electrical pulse; the strength of pulse was adjusted through the voltage size and the width. As shown in Figure 4a, the size was increased from 1 V to 4 V and the width was increased from 100 ns to 10 µs. The read process was performed at 0.1 V and the calculated conductance started from 20 µS increased by 12 times according to the intensity of the pulse. The PPF in Figure 4b was conducted in the dynamic curve and confirmed that the decrease in plasticity facilitation became severe when the gap between paired pulses (−2 V, 1 µs) widened. It was conducted in five different cells five times and showed that the conductance hardly increases after the gap exceeds 40 µs. The STM function was implemented in the dynamic curve, and the function conversion from STM to LTM could be confirmed through Figure 4c,d. The same 10 pulses but different voltage was used. No conversion occurred at the voltage of −4 V, but with the use of −6 V, the current gradually raised...
and then achieved. In conclusion, it is in common with the DC retention in Figure 2c and ITO/SnOx/TaN device is suitable as a device for composing the neural networks.

![Image](image_url)

**Figure 4.** (a) The investigation of conductance value affected by the strength of the pulse. The bluer the color, the weight is more strengthened. And the greener the color, the weight is less strengthened. (b) The synaptic function called PPF, which was implemented through the paired pulses (−2 V, 1 μs). The potentiation of (c) short term and (d) long term. Pulses with different intensities can be used in different applications.

3. Materials and Methods

The ITO/SnOx/TaN RRAM device was prepared in the patterning size of 100 × 100 μm² on the Si substrate with the thermally grown SiO₂ of 300 nm, and it was pre-sputtered (GMEK Korea Inc., Anyang, Korea) TaN electrodes were located. The SnOx and ITO were deposited through DC reactive sputtering, and ITO was lifted off after the patterning process. We used the Sn metal target (99.99%, 3 inch), while adding 10 sccm of Ar gas and 15 sccm of O₂ gas for reactive reaction. The DC power of 50 W was delivered to the metal target and after pre-sputtering for about 10 min, the thickness of 40 nm was deposited at the rate of 1.45 Å/s. The deposition of ITO (90:10 wt%, 99.99%) was also conducted through a similar process with SnOx; the difference is that 90 W of DC power was applied and a reduced amount of O₂ gas of 1 sccm was used with the Ar gas of 10 sccm. The ITO showed a deposition rate of 1.73 Å/s, and a thickness of 100 nm was deposited for the device fabrication. Information about the thickness and the atomic bonding of each thin film was confirmed through the field-emission scanning electron microscope (FE-SEM, Hitachi S-4800, Hitachi High-Tech Corporation, Tokyo, Japan) image and X-ray photoelectron spectroscopy (XPS, Nexsa, Thermo Fisher Scientific, Waltham, MA, USA). The Keithley 4200-SCS (Tektronix, Beaverton, OR, USA) semiconductor parameter analyzer was cited for the verification of electrical properties, and the 4225-PMU ultrafast module was connected to the 4200-SCS to implement the synaptic function.

4. Conclusions

To figure out the application in both the short term and the long term, two different types of I-V curves, dynamic and static, were confirmed. At room temperature, the retention in the dynamic curve was slowly degraded, while in static, it maintained well for 10³ s. To consider the formation and rupture of filaments, the linear fitting of conduction mechanisms was conducted to each curve. It was found that Sn⁴⁺ had a profound effect on switching, and then the synaptic function was mimicked with a rectangular-shaped pulse. PPF was
implemented successfully and showed that the interval between pulses promotes the plasticity of the device. Lastly, the conversion from STP to LTP was achieved by utilizing the spiking signals and showed that the memory property could be applied as the synaptic device. Therefore, we concluded that the device stacks of ITO/SnO\textsubscript{x}/TaN could be working as a good candidate for neuromorphic networks.

**Author Contributions:** J.P. and H.P. designed the experiment, conducted the electrical measurements, and wrote the original manuscript; D.C. carried out data curation; S.K. supervised the work. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported in part by the National Research Foundation of Korea (NRF), grant funded by the Korean government (MSIP) under Grant 2021K1A3A1A49098073 and Korea Institute of Energy Technology Evaluation and Planning (KETEP) grant funded by the Korea government (MOE) under Grant 2022400000020.

**Data Availability Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Kang, U.; Chung, H.J.; Heo, S.; Park, D.H.; Lee, H.; Kim, J.H.; Ahn, S.H.; Cha, S.H.; Ahn, J.; Kwon, D.; et al. 8Gb 3D DDR3 DRAM using through-silicon-via technology. *IEEE J. Solid State Circuits* **2009**, *45*, 130–131. [CrossRef]

2. Lee, D.U.; Kim, K.W.; Kim, H.; Kim, J.Y.; Park, Y.J.; Kim, J.H.; Kim, D.S.; Park, H.B.; Shin, J.W.; Cho, J.H.; et al. A 1.2V 8Gb 8-Channel 128Gb/s High-Bandwidth Memory (HBM) Stacked DRAM with Effective Microbump I/O Test Methods Using 29nm Process and TSV. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 9–13 February 2014; pp. 432–433. [CrossRef]

3. Fukuzumi, Y.; Katsumata, R.; Kito, M.; Kido, M.; Sato, M.; Tanaka, H.; Nagata, Y.; Matsuoka, Y.; Iwata, Y.; Aochi, H.; et al. Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory. In Proceedings of the 2007 IEEE International Conference on Electron Devices Meeting (IEDM), Washington, DC, USA, 10–12 December 2007; pp. 449–452. [CrossRef]

4. Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; Katsumata, R.; Kito, M.; Fukuzumi, Y.; Sato, M.; Nagata, Y.; Matsuoka, Y.; et al. Bit Cost Scalable technology with Punch and plug process for ultra high density flash memory. In Proceedings of the 2007 IEEE Symposium on VLSI Technology, Kyoto, Japan, 12–14 June 2007; pp. 14–15. [CrossRef]

5. Kim, J.; Hong, A.J.; Kim, S.M.; Song, E.B.; Park, J.H.; Han, J.; Choi, S.; Jang, D.; Moon, J.-T.; Wang, K.L. Novel Vertical-Stacked Array-Transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (Solid State Drive). In Proceedings of the 2009 Symposium on VLSI Technology, Kyoto, Japan, 15–17 June 2009; pp. 186–187.

6. Lee, H.Y.; Chen, PS.; Wu, T.Y.; Chen, Y.S.; Wang, C.C.; Tseng, P.J.; Lin, C.H.; Chen, F.; Lien, C.H.; Tsai, M.-J. Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO\textsubscript{x}—based RRAM. In Proceedings of the 2008 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2008; pp. 297–300. [CrossRef]

7. Milo, V.; Zambelli, C.; Olivo, P.; Pérez, E.; Mahadevaiah, M.K.; Ossorio, O.G.; Wengeter, C.; Ielmini, D. Multilevel HfO\textsubscript{x}-based RRAM devices for low-power neuromorphic networks. *APL Mater.* **2019**, *7*, 081120. [CrossRef]

8. Wong, H.-S.P.; Lee, H.-Y.; Yu, S.; Chen, Y.-S.; Wu, Y.; Chen, P.-S.; Lee, B.; Chen, F.T.; Tsai, M.-J. Metal oxide RRAM. *Proc. IEEE 2012*, **100**, 1951–1970. [CrossRef]

9. Chen, H.Y.; Brivio, S.; Chang, C.C.; Frascaroli, J.; Hou, T.H.; Hudec, B.; Liu, M.; Lv, H.; Molas, G.; Sohn, J.; et al. Resistive random-access memory (RRAM) technology: From material, device, selector, 3D integration to bottom-up fabrication. *J. Electroceram.* **2017**, *39*, 21–38. [CrossRef]

10. Hong, X.; Loy, D.J.; Dananjaya, P.A.; Tan, F.; Ng, C.; Lew, W. Oxide-based RRAM materials for neuromorphic computing. *J. Mater. Sci.* **2018**, *53*, 8720–8746. [CrossRef]

11. Madelung, O. Semiconductors: Data Handbook, 3rd ed.; Springer: Berlin/Heidelberg, Germany, 2004.

12. Klein, A.; Körber, C.; Wachau, A.; Säuberlich, F.; Gassenbauer, Y.; Harvey, S.P.; Profitt, D.E.; Mason, T.O. Transparent Conducting Oxides for Photovoltaics: Manipulation of Fermi Level, Work Function and Energy Band Alignment. *Materials* **2010**, *3*, 4892–4914. [CrossRef] [PubMed]

13. Chen, D.; Huang, S.H. Investigation of resistive switching behavior of Ag/SnO\textsubscript{x}/ITO device. *J. Micro/Nanolithogr. MEMS MOEMS* **2015**, *14*, 024501. [CrossRef]

14. Pyo, J.; Woo, S.; Lee, K.; Kim, S. Demonstration of Threshold Switching and Bipolar Resistive Switching in Ag/SnO\textsubscript{x}/TaN Memory Device. *Metals 2021*, **11**, 1605. [CrossRef]

15. Jin, J.; Zhang, J.; Kemal, R.E.; Luo, Y.; Bao, P.; Althobaiti, M.; Hesp, D.; Dhanak, V.R.; Zheng, Z.; Mitrovic, I.Z.; et al. Effects of annealing conditions on resistive switching characteristics of SnO\textsubscript{x} thin films. *J. Alloy. Compd.* **2020**, *819*, 130–131. [CrossRef]

16. Hu, R.; Li, X.; Tang, J.; Li, Y.; Zheng, X.; Gao, B.; Qian, H.; Wu, H. Investigation of Resistive Switching Mechanisms in Ti/TiO\textsubscript{x}/Pd-Based RRAM Devices. *Adv. Electron. Mater.* **2021**, *12*, 2100827. [CrossRef]
17. Zhong, Y.; Tang, J.; Li, X.; Gao, B.; Qian, H.; Wu, H. Dynamic memristor-based reservoir computing for high-efficiency temporal signal processing. Nat. Commun. 2021, 12, 408. [CrossRef]
18. Ohno, T.; Hasegawa, T.; Tsuruoka, T.; Terabe, K.; Ginzewski, J.K.; Aono, M. Short-term plasticity and long-term potentiation mimicked in single inorganic synapses. Nat. Mater. 2011, 10, 591-595. [CrossRef]
19. Shin, J.; Kang, M.; Kim, S. Gradual conductance modulation of Ti/WOx/Pt memristor with self-rectification for a neuromorphic system. Appl. Phys. Lett. 2021, 119, 012102. [CrossRef]
20. Kim, D.; Lee, J.S. Designing artificial sodium ion reservoirs to emulate biological synapses. NPG Asia Mater. 2020, 12, 62. [CrossRef]
21. Ismail, M.; Mahata, C.; Kim, S. Electronic synaptic plasticity and analog switching characteristics in Pt/TiOx/AlOx/AlTaON/TaN multilayer RRAM for synaptic application. Appl. Surf. Sci. 2021, 564, 150452. [CrossRef]
22. Sun, Y.; He, N.; Wen, D.; Sun, F. The nonvolatile resistive switching memristor with Co-Ni layered double hydroxide hybrid nanosheets and its application as a artificial synapse. Appl. Surf. Sci. 2021, 564, 150452. [CrossRef]
23. Yan, X.; Zhao, Q.; Chen, A.P.; Zhao, J.; Zhou, Z.; Wang, J.; Wang, H.; Zhang, L.; Li, X.; Xiao, Z.; et al. Vacancy-Induced Synaptic Behavior in 2D WS2 Nanosheet-Based Memristor for Low-Power Neuromorphic Computing. Small 2019, 15, 1901423. [CrossRef]
24. Ryu, J.-H.; Kim, B.; Hussain, F.; Mahata, C.; Ismail, M.; Kim, Y.; Kim, S. Bio-inspired synaptic functions from a transparent zinc-tin-oxide-based memristor for neuromorphic engineering. Appl. Surf. Sci. 2021, 544, 148796. [CrossRef]
25. Hsu, C.C.; Chuang, P.Y.; Chen, Y.T. Resistive switching characteristic of low-temperature top-electrode-free tin-oxide memristor. IEEE Trans. Electron Devices 2017, 64, 3951–3954. [CrossRef]
26. Rahmani, M.K.; Ismail, M.; Mahata, C.; Kim, S. Effect of interlayer on resistive switching properties of SnO2-based memristor for synaptic application. Results Phys. 2020, 18, 103325. [CrossRef]
27. Khan, A.F.; Mehmood, M.; Rana, A.M.; Bhatti, M.T. Effect of annealing on electrical resistivity of rf-magnetron sputtered nanostructured SnO2 thin films. Appl. Surf. Sci. 2009, 255, 8562–8565. [CrossRef]
28. Chiu, F. A review on conduction mechanisms in dielectric films. Adv. Mater. Sci. Eng. 2014, 2014, 578168. [CrossRef]
29. Gui, F. A simplified method to determine carrier transport mechanisms of metal-oxide resistive random-access memory (RRAM) devices. Mater. Today: Proc. 2021, 46, 6976–6978. [CrossRef]
30. Chiu, F.C.; Lee, C.Y.; Pan, T.M. Current conduction mechanisms in Pr2O3/oxynitride laminated gate dielectrics. J. Appl. Phys. 2009, 105, 074103. [CrossRef]
31. Hsu, C.C.; Chuang, P.Y.; Lin, Y.S. Volatile memory characteristics of a solution-processed tin oxide semiconductor. IEEE Electron Device Lett. 2019, 40, 395–398. [CrossRef]
32. Yazdanparast, S.; Koza, J.A.; Switzer, J.A. Copper nanofilament formation during unipolar resistance switching of electrodeposited cuprous oxide. Chem. Mater. 2015, 27, 5974–5981. [CrossRef]
33. Barr, T.J.; Sampaio, R.N.; DiMarco, B.N.; James, E.M.; Meyer, G.J. Phantom electrons in mesoporous nanocrystalline SnO2 thin films with cation-dependent reduction onsets. Chem. Mater. 2017, 29, 3919–3927. [CrossRef]
34. Kim, S.; Kim, H.J.; Jung, S.; Kim, M.H.; Lee, S.; Cho, S.; Park, B.G. Tuning resistive switching parameters in Sn3N4-based RRAM for three-dimensional vertical resistive memory applications. J. Alloy. Compd. 2016, 663, 419–423. [CrossRef]
35. Xing, Y.; Sueoka, B.; Cheong, K.Y.; Zhao, F. Nonvolatile resistive switching memory based on monosaccharide fructose film. Appl. Phys. Lett. 2021, 119, 163302. [CrossRef]
36. Huang, Y.J.; Lee, S.C. Graphene/h-BN Heterostructures for Vertical Architecture of RRAM Design. Sci. Rep. 2017, 7, 9679. [CrossRef]