Electron trapping in amorphous Al$_2$O$_3$

L. Sambuco Salomone, F. Campabadal, and A. Faigón

Citation: Journal of Applied Physics 123, 085304 (2018); doi: 10.1063/1.5005546
View online: https://doi.org/10.1063/1.5005546
View Table of Contents: http://aip.scitation.org/toc/jap/123/8
Published by the American Institute of Physics
Electron trapping in amorphous Al$_2$O$_3$

L. Sambuco Salomone,$^1$ F. Campabadal,$^2$ and A. Faigón$^{1,3}$

$^1$Laboratorio de Física de Dispositivos – Microelectrónica, Departamento de Física, Facultad de Ingeniería, Universidad de Buenos Aires, Av. Paseo Colón 850, C1063ACV Buenos Aires, Argentina
$^2$Instituto de Microelectrónica de Barcelona (IMB), Centro Nacional de Microelectrónica (CNM), Consejo Superior de Investigaciones Científicas (CSIC), Barcelona, Spain
$^3$Consejo Nacional de Investigaciones Científicas y Técnicas (CONICET), Buenos Aires, Argentina

(Received 18 September 2017; accepted 11 February 2018; published online 28 February 2018)

The electron trapping in MOS capacitors with amorphous Al$_2$O$_3$ as an insulating layer was studied through pulsed capacitance-voltage technique. A positive shift of the voltage value corresponding to a constant capacitance ($V_C$) was observed. The dependences of the voltage instability with the applied bias and the charging time were investigated. Two different contributions could be distinguished: a hysteresis phenomenon observed on each measurement cycle, and a permanent accumulated $V_C$-shift to which each measurement cycle contributes. A physical model based on tunneling transitions between the substrate and defects within the oxide was implemented. From the fitting procedure within the energy range covered in our measurements (1.7–2.7 eV below the conduction band edge), the trap density was found to decrease exponentially with trap energy depth from $3.0 \times 10^{26}$ cm$^{-3}$ eV$^{-1}$ to $9.6 \times 10^{19}$ cm$^{-3}$ eV$^{-1}$, with a uniform spatial distribution within the first 2 nm from the semiconductor interface for the hysteresis traps. Published by AIP Publishing. https://doi.org/10.1063/1.5005546

I. INTRODUCTION

In recent years, Alumina (Al$_2$O$_3$) became a promising material to be used in different applications in microelectronics. For example, it was proposed as a component of advanced non-volatile memories. In this case, the Al$_2$O$_3$ is the interpoly dielectric/blocking layer in floating-gate/charge trapping non-volatile memories.1–10 The high dielectric constant of the dielectric/blocking layer in floating-gate/charge trapping non-volatile memories affects its reliability and data retention.16–19

For example, it was proposed as a component of advanced non-volatile memories. In this case, the Al$_2$O$_3$ is the interpoly dielectric/blocking layer in floating-gate/charge trapping non-volatile memories.1–10 The high dielectric constant of the dielectric/blocking layer in floating-gate/charge trapping non-volatile Flash memories.1–10 The high dielectric constant of the Al$_2$O$_3$ layer increases the control gate to floating-gate/trapping layer coupling ratio without reducing the physical thickness of the top dielectric, which ensures a sufficient data retention. In addition to the $k$ value, it is desirable that the blocking layer has a wide bandgap, ensuring good data retention by reducing the leakage from the trapping layer to the control gate. The usual atomic layer deposition (ALD) technique leads to an amorphous layer (a-Al$_2$O$_3$) with a bandgap only 6.2 eV wide.11 A postdeposition anneal (PDA) at a temperature higher than 1100°C produces a crystallization to the cubic phase (c-Al$_2$O$_3$),12–14 reaching a desirable 8.7 eV bandgap.15

Electron traps in Al$_2$O$_3$ are orders of magnitude higher than in conventional SiO$_2$. This contributes to a non-negligible charge captured inside the Al$_2$O$_3$ layer during program operation and a low-field leakage current due to trap-assisted tunneling affecting memories reliability and data retention.16–19

The change in the structure of the Al$_2$O$_3$ layer from amorphous to crystalline could be accompanied by a modification of the defects’ main traits. An increase in the density of shallow electron traps during high temperature PDA was reported,20 maintaining a similar value for deep traps.21 An abnormal voltage instability was observed for PDA temperatures higher than 1000°C, which seems to be related to the presence of mobile positive charges.22 Also, a dielectric relaxation due to a slow polarization of the Al$_2$O$_3$ layer was reported.23 Additionally, PDA at a high temperature generates a trap-rich transition region between the SiO$_2$ tunnel layer and the Si$_3$N$_4$ trapping layer.24 Thus, it is not clear yet whether Al$_2$O$_3$ layer (as-deposited amorphous or crystallized) has better electric properties.

In a previous work, we characterized the voltage instabilities of MOS capacitors with amorphous Al$_2$O$_3$ as an insulating layer for times longer than a second through a constant capacitance-voltage transient (CCVT) technique, identifying two types of electron traps at deep energy levels.25 Due to the low applied bias, this technique only allowed to sweep a narrow trap energy range. In this work, we extend our study on trapping in amorphous Al$_2$O$_3$ layers to short times and shallower energies through pulsed capacitance-voltage (C-V) measurements. This technique has been shown to be useful for the characterization of electron traps in crystallized Al$_2$O$_3$.5,21,26–30

II. EXPERIMENTAL DETAILS

A. Samples description

MOS capacitors with Al$_2$O$_3$ grown by atomic layer deposition (ALD) as insulating layer were studied. The samples were fabricated on a p-type silicon wafer with a resistivity of 0.1–1.4 $\Omega$ cm (boron doping concentration of $10^{16}$–$3 \times 10^{17}$ cm$^{-3}$). A field oxide of 400 nm was grown by thermal oxidation at 1100°C and windows were opened for the Al$_2$O$_3$ ALD by photolithography and wet etching. The ALD process was performed at 200°C and consisted of 95 ALD cycles, using trimethylaluminium (TMA) and water (H$_2$O) as precursors. The process resulted in an oxide thickness of 11.7 nm as measured by ellipsometry. Next, metallization with Al/(0.5%)Cu was performed. Finally, the wafers underwent a forming gas (N$_2$/(10%)H$_2$) annealing step at...
350°C for 20 min. Transmission electron microscopy (TEM) images showed that the Al2O3 layer is amorphous, as expected for the low annealing temperature. We could not detect the presence of an interfacial layer between Si and Al2O3 through microscopy, neither through kinetics analysis, consistent with reported results in similar samples.31 More details about fabrication are given in Ref. 32.

B. Measurement system

The pulsed C-V measurement set-up is illustrated in Fig. 1. An HP 8112A pulse generator applies a pulsed voltage signal \( V_G \) on the gate electrode of the MOS capacitor. The pulse parameters are the rise and fall times, the minimum \( V_{G,min} \) and maximum \( V_{G,max} \) voltages, and the time the signal is held in its maximum level \( t_{ON} \), which represents the stress time.

The variable voltage \( V_G \) induces a current \( I_C \) across the device with capacitance \( C \) according to

\[
I_C = C \frac{dV_G}{dt},
\]

This current is converted to a voltage output signal through a transconductance amplifier. Maintaining a constant sweep rate during the rise and fall ramps of the pulse, the output signal is proportional to the device capacitance. Both, the applied pulsed signal \( V_G \) and the output signal \( V_{OUT} \) are acquired by a GW Instek GDS-2062 digital storage oscilloscope. Thus, the application of the pulse allows measuring a C-V cycle, i.e., the accumulation-to-inversion curve during the rising edge and the inversion-to-accumulation curve during the falling edge. A relatively high sweep rate is desirable to avoid trapping/detrapping during rise/fall ramps. In this work, a fixed sweep rate of 20 kV/s was used.

To improve the resolution in the acquisition of the output signal, we replaced the simple amplifier stage by the one shown in Fig. 2. The idea is to use a reference capacitor \( C_{REF} \) with a constant value around half the oxide capacitance of the MOS device. The first stage comprises the same operational amplifier configuration for both capacitors, converting displacement currents \( I_{MOS} \) and \( I_{REF} \) into voltage signals. Then, the signals are subtracted by the last stage. Therefore, this simple circuit centers the output signal around zero voltage, allowing to extend the channel voltage range, and thus improving the resolution. Finally, the value of the MOS capacitance is obtained by the following equation:

\[
C = \frac{R_E}{R_S R_D} \left( \frac{dV_G}{dt} \right)^{-1} V_{OUT} + C_{REF}.
\]

In this case, \( R_D = 100 \, \text{k} \Omega, R_E = 1.1 \, \text{k} \Omega, R_S = 9 \, \text{k} \Omega, \) and \( C_{REF} = 98 \, \text{pF} \).

Figure 3 shows the pulsed and output signals displayed in the oscilloscope screen for a typical pulse with \( V_{G,min} = -1 \, \text{V}, V_{G,max} = 1.9 \, \text{V}, \) and \( t_{ON} = 200 \, \mu s, \) whereas Fig. 4 shows a comparison between this pulsed C-V cycle (lines) and a C-V cycle acquired with an HP 4277A LCZ meter at 1 MHz (symbols). As shown, both measurement methods lead to similar results in the accumulation-depletion range.

III. EXPERIMENTAL RESULTS

Successive C-V cycles were measured with a minimum voltage \( V_{G,min} = -1 \, \text{V} \) and a fixed \( V_{G,max} \) with stress time \( t_{ON} \)
increasing from 350 µs and 3500 s. After that, the device was at rest for ~3 days, after which another set of C-V cycles were measured with a higher $V_{G,max}$ value. $V_{G,max}$ varies from 0.4 V to 3.1 V with a step of 0.3 V. Then, the device was at rest for one month and a new C-V cycle with $V_{G,min} = 1.6$ V was measured.

Figure 5 shows the C-V curves corresponding to the last half of the cycle (inversion-to-accumulation) after the device was stressed at $V_{G,max} = 1.9$ V for different $t_{ON}$ values. As stress time increases, the curves shift towards positive voltages, which is evident in the depletion region. In weak inversion, this effect is masked by an increase in the capacitance due to a partial formation of the inversion layer. Figure 5(b) shows the results for longer times. For $t_{ON} > 1$ s, the C-V curves take the shape of the low-frequency ones, as the time the device is at positive bias is enough to populate the electron inversion layer. Very similar results are observed with other $V_{G,max}$ values. The curves’ shift towards positive voltages with increasing stress times is consistent with electron trapping in defects inside the dielectric layer by tunneling transitions from the substrate.

Figure 6 shows the first ($t_{ON} = 350$ µs) and the last ($t_{ON} = 3500$ s) C-V cycles measured with $V_{G,max} = 2.5$ V, and an accumulation-to-inversion curve measured after 3 days at rest. The hysteresis value increases from 20 mV in the first cycle to 560 mV in the last one ($t_{ON} = 3500$ s). Some traps with large trapping/detrapping time constants could not be discharged between pulses, leading to a displacement of the last accumulation-to-inversion curve with respect to the first one. After 3 days at rest, this shift was only partially recovered. Thus, it is possible to distinguish between defects with trapping and detrapping time constants of the same order of magnitude, which are responsible for the increase in the hysteresis value after stress, therefore called hysteresis traps, and other defects that have much higher detrapping time constants, leading to a shift of the entire C-V cycle, without an increase in the hysteresis value, therefore called permanent traps.

To analyze the electron trapping process in more depth, we tracked the shift of the voltage $V_C$ corresponding to a fixed capacitance value. We choose a reference capacitance in the high-derivative part of the C-V curve, in order to have the best resolution in measuring $V_C$-shifts. A value close to the mean value between the maximum and minimum capacitance values satisfies this condition and $C = 120$ pF was chosen for the reference capacitance value. Figure 7 shows $V_C$ as a function of $t_{ON}$ for different $V_{G,max}$ from the inversion-to-accumulation curves. As shown, the $V_C$ value at the beginning of each set of C-V cycles is higher, consistent with the above-mentioned permanent traps. To study the $V_C$-shift during each set of C-V cycles, Fig. 8 shows the same $\Delta V_C$ vs. $t_{ON}$ curves having subtracted the permanent trapping. All the curves show no trapping for stress times shorter than ~100 ms. This is also evident in Fig. 5(a) in the similarity of the curves for 350 µs and 35 ms. For longer times, a ~log($t$) behavior is evident, with a slope increasing with $V_{G,max}$ from 0.4 V up to 2.5 V. For $V_{G,max}$ values equal to or higher than 2.5 V, $\Delta V_C$ vs. $t_{ON}$ curves overlap. The log($t$) behavior and the bias dependent slope suggest a tunneling front advancing...
into the dielectric with a broad energy distribution of electron traps. It is worthy to note that after one month at rest, a new \( V_{C}\) vs. \( t_{ON} \) curve for \( V_{G,\text{max}} = 1.6 \) V was measured which is superimposed on the corresponding curve in Fig. 8. The similarity of both curves led us to conclude that the permanent trapping does not affect the charging dynamics, at least for the densities of trapped electrons involved in our measurement.

After all the C-V cycles shown in Fig. 7, \( V_{C}\)-shift induced by the permanent trapping was around 390 mV. After the month the device was at rest, only 70 mV was recovered, or more than 80% of the electrons remained trapped within the oxide. In order to study the stability of these trapped electrons, several half an hour steps of negative voltage stress were applied on the device followed by a pulsed C-V measurement with \( V_{G,\text{min}} = -1 \) V, \( V_{G,\text{max}} = 1.6 \) V, and \( t_{ON} = 350 \) \( \mu \)s. As shown in Fig. 9, the \( V_{C}\) value from inversion-to-accumulation curve is partially recovered, and this recovery is faster as the applied voltage is more negative. However, after the device is at rest between successive sessions, \( V_{C}\) turns around again toward positive voltages, showing that a fraction of the recovery is apparent. One possibility is that a fraction of the permanent electron traps are discharged under negative voltages and charged again when the device is at rest. Another hypothesis is that in addition to the discharging of the permanent traps, other kinds of defects are positively charged under negative voltages and restored to a neutral state when the bias is removed.

IV. MODELING

A physics-based model has been developed in order to reproduce the experimental results. According to the assumption that electron trapping/detrapping are due to tunnel transitions between electronic states in the substrate and electron traps within the insulator layer, the density of trapped electrons \( n_{t}\) evolves according to
\[
\frac{d}{dt} n_t = \tau^{-1}(N_f s - n_t),
\]
where \(N_t\) is the density of traps, \(x\) is the position of the trap from the substrate–insulator interface, \(E_t\) is the absolute value of the energy level of the trap referred to the conduction band edge of the insulator, \(f_s\) is the steady state occupation probability, and \(\tau\) is the tunneling time constant between the electronic states in the substrate and the electron traps, which can be evaluated using Bardeen’s method, resulting in the electronic states in the substrate and the electron traps, accounting through a previously developed numerical model, \(35\) resulting in a relatively insensitive to applied fields\(34\) and was taken as a constant.

Finally, the \(V_C\)-shift can be calculated from the density of trapped electrons through

\[
\Delta V_C = \frac{q}{C_{ox}} \int_0^{E_t} \left( \int_0^x n_t dE_t \right) \left( 1 - \frac{x}{D_{ox}} \right) dx,
\]
where \(q\) is the elementary charge, \(C_{ox}\) is the oxide capacitance, and \(E_t\) is the energy bandgap of the insulator.

All variables depend on the trap position and energy, and because the charging process modifies the energy profile of the structure according to the Poisson equation, both time constant and steady state occupation probability vary with time.

We assumed that elastic transitions dominate and any inelastic process could be included in the prefactor \(\tau_0\). This issue will be discussed in Sec. V.

If the traps involved in the experiments are close enough to the substrate, then tunneling transitions with the metal gate have negligible probabilities, so that \(f_s\) equals the Fermi-Dirac occupation probability according to the Fermi level at the substrate.

Carrier quantization at the semiconductor is taken into account through a previously developed numerical model, \(35\) which assumes that band bending depends linearly on the position through an effective electric field, leading to a triangular potential well for the electrons in the inversion layer. With this approximation, Schrödinger equation can be solved analytically, obtaining both electronic wave functions and subbands energy.

For the numerical simulation of the system, we discretized space and energy, and time derivatives were replaced by finite-difference approximations, using the implicit Euler method. In each time step, the charging equation (3) is first solved and then the energy diagram is updated solving the Poisson equation. An automatic time step control was employed to ensure the accuracy of the obtained values for the density of trapped electrons. The following parameters were used: for the effective electron mass in a-Al_{2}O_{3} \(m_{ox} = 0.3m_0\) for the conduction band offset \(\Phi_{C} = 2.1\text{ eV}\), \(36\) from the fitting of the C-V curve considering carrier quantization at the substrate, the doping concentration \(N_D = 1.4 \times 10^{17} \text{ cm}^{-3}\), the as-grown flatband voltage shift \(\Delta V_{FB} = 510\text{ mV}\), and the dielectric constant \(\kappa = 8.7\), almost identical to the reported value \(\kappa = 8.6\). \(8\) It is worthy to note that from the classical expression for the accumulation capacitance \(C_{acc} = \frac{q_0}{\kappa}\), a lower value \(\kappa = 7.9\) was obtained. To take into account the initial \(\Delta V_{FB}\) value, a fixed negative charge uniformly distributed in space \(N_f = 3.5 \times 10^{18} \text{ cm}^{-3}\) was considered. The spatial distribution of this fixed charge does not affect the simulations.

The fitting procedure is explained through Fig. 10, where the spatially dependent relative position of the substrate Fermi level with respect to the dielectric conduction band edge is shown for different \(V_G\) values. Each pair of the input parameters \(V_G \) and \(t_{ON}\) determines a region in both space and energy, within which the electrons responsible of the next \(\Delta V_C\) are trapped yielding then the distribution \(n_f(x,E_t)\) which leads to \(N_f(x,E_t)\) via the Fermi-Dirac occupation function.

The simulation results for the \(V_C\)-shift due to the charging of the hysteresis traps are presented in Fig. 8. As shown, the model fairly reproduces the experimental results. From the fitting procedure, a value \(\tau_0 = 100\text{ ms}\) was obtained, independent of \(V_{G,max}\) being therefore a common value for all trap energy levels covered by the experiments.

Regarding the density of electron traps, it was observed that they are roughly uniformly distributed in space, whereas a decreasing dependence on trap energy depth was obtained as shown in Fig. 11, smoothed by the analytical expression.

\[\Phi_{C} = 2.1\text{ eV},\]

\[t_{ON} = 0.35\text{ s},\]

\[V_{G} = 0\text{ V,}\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]

\[1\text{ nm},\]
\[ N_t(E_t) = N_{t1} + N_{t2} \exp \left( -\frac{E_t - E_0}{\lambda_E} \right). \] (7)

where \( N_{t1} = 9.6 \times 10^{18} \text{ cm}^{-3} \text{ eV}^{-1} \), \( N_{t2} = 3.0 \times 10^{20} \text{ cm}^{-3} \text{ eV}^{-1} \), \( E_0 = 1.7 \text{ eV} \), and \( \lambda_E = 150 \text{ meV} \).

The experimentally observed saturation of \( V_C \)-shift as stress voltage \( V_{G,\text{max}} \) reaches 2.5 V can be explained by considering that close to this bias, the substrate Fermi energy crosses the lowest energy subband, which concentrates more than 98% of the inversion charge. A further increase of \( V_{G,\text{max}} \), and thus of the Fermi level, does not result in new traps filling, as there are no new electrons enabled to tunnel into them.

Figure 12 shows the simulated density of trapped electrons as a function of the distance to the Si/Al₂O₃ interface at a stress voltage \( V_G = 1.9 \text{ V} \) for different stress times. For the maximum experimental stress times, the tunneling front reaches a distance of \( \sim 1.4 \text{ nm} \) from Si/Al₂O₃ interface, confirming that tunneling from/to the gate electrode can be neglected. A decrease in the density of trapped electrons close to the interface is also observed, because surface band bending is lowered as charging proceeds.

V. DISCUSSION

A. The role of lattice relaxation during electron trapping

Electron tunneling is an inherently elastic process during which the carrier neither gains nor loses energy. At a finite temperature, the atoms oscillate around their equilibrium positions. In the particular case of an electrically active defect, this motion allows electrons in the substrate to reach the defect by tunneling even at energies not equal to that one for the defect at zero temperature. Once the electron is trapped, the Coulomb interaction between the trapped electron and the positive nuclei distorts the lattice, moving the atoms to a new equilibrium configuration. During this lattice relaxation, the excess energy is released through multiphonon emission. A quantum-mechanical treatment of the problem leads to a closed expression for the multiphonon emission probability.\(^{37,38}\)

In order to evaluate the possible contribution of multiphonon emission due to lattice relaxation during the charging process of the hysteresis traps, Fig. 13 shows normalized \( \Delta V_C \) vs. \( t_{\text{ON}} \) curves. The overlap of the normalized curves implies that the same \( \tau_0 \) in Eq. (4) allows to reproduce all the experimental curves. If a bias dependent inelastic process like lattice relaxation multiphonon emission were present, \( \tau_0 \) in Eq. (3) should be the tunneling time constant given by Eq. (4) divided by the multiphonon emission constant. The common \( \tau_0 \) obtained is thus indicative that multiphonon emission, if present, is bias independent. This is the case for strong electron–phonon interaction for which the multiphonon emission probability depends on the relaxation energy being thus bias independent.\(^{39}\) More experiments are needed in order to discriminate this case from pure elastic tunneling.
Lattice relaxation could play a role in order to explain the behavior of the permanent traps. These traps appear to be stable even after one month at rest or negative bias discharging experiments (Fig. 9). A possible explanation of these experimental results is that once the electron was trapped in these defects, they relax and their energy level moves to a deeper level, thus increasing the charge retention.

B. Physical origin of the electron trapping

Regarding the defects associated with the electron trapping in amorphous Al2O3, their physical origin is still not conclusively determined. In crystalline Al2O3 layers, several works reported electron traps in the range $E_r = 1.8–2.2$ eV, whereas other works showed that these defects can extend up to $\sim 2.6$ eV below conduction band edge. Our results are similar to these reports, which suggests that the defects responsible of the electron trapping in amorphous Al2O3 could be of the same kind as those observed in crystalline layers. If so, the exponential decay of the trap distribution with energy depth found in this work could justify a higher number of works reporting traps in the lower energy-depth range. Regarding its origin, in other work, electron energy loss and photoluminescence spectroscopy techniques were applied to amorphous Al2O3 layers and the results were compared with theoretical predictions of corundum ($\alpha$-Al2O3) and cubic ($\gamma$-Al2O3) layers with oxygen vacancies, showing a good agreement between experimental and theoretical results, suggesting that oxygen vacancies could be responsible for the electron trapping in both amorphous and crystalline Al2O3 layers.

C. Effects on nonvolatile memories

It was reported that charge trapping nonvolatile memories with Al2O3 as blocking layer, like TaN/Al2O3/Si3N4/SiO2/Si (TANOS) cells, exhibit a non-negligible fraction of stored electrons within the Al2O3 layer after programming. This modiﬁes program/erase transients, cyclic endurance, and data retention. The hysteresis traps we reported are in agreement with the traps reported in these works, which can be cyclically charged and discharged. However, we saw no reports about the presence of a permanent electron trapping contribution within Al2O3 as shown in this work. As mentioned above, the hysteresis traps dominate the charging during stress and permanent traps represent only a small contribution. However, the effects of the latter could be significant, as the number of stress cycles increases, distorting the local electric field. As an example, the presence of a large amount of electrons in the blocking layer reduces the electric field in the tunnel oxide during program operation, worsening the programming speed. Moreover, the discharge of permanent traps could arise as a problem for data retention at long times, which compels us to be careful when a ten year memory window is extrapolated from short times, because the leakage could be accelerated by their presence.

VI. CONCLUSIONS

The electron trapping in the amorphous Al2O3 insulating layer of MOS capacitors was studied through a pulsed capacitance-voltage technique. When the samples were stressed with positive gate voltage, the C-V curve shifted toward positive voltages, consistent with the presence of electrons trapped within the Al2O3 layer. To analyze the trapping dynamic, the voltage at a fixed capacitance value ($V_C$) was tracked. The $V_C$-shift evolves with a near $\log(t)$ behavior, suggesting a tunneling front advancing into the dielectric. The slope of the $V_C$ vs. stress time curves increases with stress voltage. A fraction of the trapped electrons could not be discharged even after long rest times, so two kinds of traps can be distinguished: hysteresis traps and permanent traps.

To reproduce the experimental results, a tunneling-based physical model was proposed. The simulations fairly reproduced the experimental results, yielding a density of electron traps uniform in space and exponentially decaying in energy. The role of lattice relaxation and its relationship with permanent traps was discussed.

ACKNOWLEDGMENTS

This work was supported in part by Universidad de Buenos Aires with grant Q025, the CONICET, the ANPCyT PICT 2014-1812-A, the Instituto de Tecnologías y Ciencias de la Ingeniería (INTECIN), and the Spanish Ministry of Economy and Competitiveness through Project TEC2011-27292-C02-02.

The authors thank Ignacio Martinez Vasquez for the help in developing the computer-controlled measurement system.

References

1. D. Wellekens, P. Blomme, B. Govoreanu, J. D. Vos, L. Haspeslagh, J. Van Houdt, D. P. Brunco, and K. van der Zanden, “Al2O3 based Flash interpoly dielectrics: A comparative retention study,” in European Solid-State Device Research Conference (ESSDERC 2006), Montreux, Switzerland, September 2006, pp. 238–241.

2. B. Govoreanu, D. Wellekens, L. Haspeslagh, J. D. Vos, and J. Van Houdt, “Investigation of the low-field leakage through high-k interpoly dielectric stacks and its impact on nonvolatile memory data retention,” in IEEE International Electronic Devices Meeting (IEDM), San Francisco, USA, May 2006, pp. 1–4.

3. D. Shum, G. Jaschke, M. Canning, R. Kakoschke, R. Duschl, R. Sikorski, F. Erler, M. Stiftinger, A. Duch, J. R. Power, G. Tempel, R. Strenz, and R. Allinger, “ALD-Al2O3 as an inter-poly dielectric for a product demonstrator in a proven eFlash technology,” in IEEE Memory Workshop, Monterey, USA, May 2009, pp. 1–4.

4. R. Kakoschke, L. Pescini, J. R. Power, K. van der Zanden, E.-O. Andersen, Y. Gong, and R. Allinger, “Use of Al2O3 as inter-poly dielectric in a production proven 130 nm embedded Flash technology,” in Solid-State Electron., 52, 550–556 (2008).

5. X. F. Zheng, W. D. Zhang, B. Govoreanu, D. R. Aguado, J. F. Zhang, and J. Van Houdt, “Energy and spatial distributions of electron traps throughout SiO2/Al2O3 stacks as the IPD in Flash memory application,” in IEEE Trans. Electron Devices 57(1), 288–296 (2010).

6. L. Larcher, A. Padovani, V. della Marca, P. Pavan, and A. Bertacchini, “Investigation of trapping/detrapping mechanisms in Al2O3 electron/hole traps and their influence on TANOS memory operations,” in International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), Hsinchu, Taiwan, April 2010, pp. 52–53.

7. C. H. Lee, K. I. Choi, M. K. Cho, H. Y. Song, K. C. Park, and K. Kim, “A novel SONOS structure of SiO2/SiN/Al2O3 with TaN metal gate for multi-giga bit flash memories,” in IEEE International Electronic Devices Meeting (IEDM), Washington, USA, December 2003, pp. 26.5.1–26.5.4.

8. M. Specht, R. Reisinger, M. Städele, F. Hofmann, A. Gschwandtner, E. Landgraf, R. J. Luyken, T. Schulz, J. Hartwich, L. Dreeskomfeld, W. Rösner, J. Kretz, and L. Risch, “Retention time of novel charge trapping memories using Al2O3 dielectrics,” in European Solid-State Device
Research Conference (ESSDERC 2003), Estoril, Portugal, September 2003, pp. 155–158.

9. A. Padovani, L. Larcher, D. Heh, and G. Bersuker, “Modeling TANOS memory program transients to investigate charge-trapping dynamics,” IEEE Electron Device Lett. 30(8), 882–884 (2009).

10. A. Padovani, A. Arreghini, L. Vandelli, L. Larcher, G. Van den Bosch, P. Pavan, and J. Van Houdt, “A comprehensive understanding of the erase of TANOS memories through charge separation experiments and simulations,” IEEE Trans. Electron Devices 58(9), 3147–3155 (2011).

11. V. V. Afanas’ev, M. Houssa, A. Stesmans, and M. M. Heyns, “Band alignments in metal-oxide-silicon structures with atomic-layer-deposited Al2O3 and ZrO2,” J. Appl. Phys. 91(5), 3079–3084 (2002).

12. V. V. Afanas’ev, A. Stesmans, B. J. Mrstik, and C. Zhao, “Impact of annealing-induced compaction on electronic properties of atomic-layer-deposited Al2O3,” Appl. Phys. Lett. 81(9), 1678–1680 (2002).

13. M. Kundu, M. Ichikawa, and N. Miyata, “Effect of oxygen pressure on the structure and thermal stability of ultrathin Al2O3 films on Si(001),” J. Appl. Phys. 91(1), 492–500 (2002).

14. M. Lisiansky, A. Heiman, M. Kovler, A. Fenigstein, Y. Roizin, I. Levin, A. Gladkikh, M. Oksmann, R. Edrei, A. Hoffman, Y. Shneider, and T. Claasen, “SiO2/Si3N4/Al2O3 stacks for scaled-down memory devices: Effects of interfaces and thermal annealing,” Appl. Phys. Lett. 89, 153506 (2006).

15. D. R. Aguaud, B. Govoreanu, W. D. Zhang, M. Jurczak, K. De Meyer, and J. Van Houdt, “A novel trapping/detrapping model for defect profiling in high-k materials using the two-pulse capacitance-voltage technique,” IEEE Trans. Electron Devices 57(10), 2726–2735 (2010).

16. R. Rao and F. Ira, “Detrapping dynamics in Al2O3 metal-oxide-semiconductor,” J. Appl. Phys. 107, 103708 (2010).

17. R. Rao and F. Ira, “Threshold voltage instability in high-k based flash memories,” Microelectron. Reliab. 50, 1273–1277 (2010).

18. E. P. Gusev, M. Copel, E. Cartier, J. L. R. Baumvol, C. Krug, and M. A. Gribelyuk, “High-resolution depth profiling in ultrathin Al2O3 films on Si,” Appl. Phys. Lett. 76(2), 176–178 (2000).

19. F. Campabadal, J. M. Rafi, M. Zabala, O. Beldarrain, A. Faigón, H. Castán, A. Gómez, H. García, and S. Dueñas, “Electrical characteristics of metal-insulator-semiconductor structures with atomic layer deposited Al2O3, HfO2, and nanolaminates on different silicon substrates,” J. Vac. Sci. Technol. B 29, 01AA07 (2011).

20. J. Bardeen, “Tunneling from a many-particle point of view,” Phys. Rev. Lett. 6(2), 57–59 (1961).

21. L. Lundström and C. Svensson, “Tunneling to traps in insulators,” J. Appl. Phys. 43(12), 5045–5047 (1972).

22. L. S. Salomone, O. Beldarrain, F. Campabadal, and A. Faigón, “Quantized bands model for the determination of the dielectric constant of high-k layers,” in IEEE Argentine Conference of Micro-NanoElectronic Technology and Applications (2015), pp. 43–46.

23. V. V. Afanas’ev, M. Houssa, A. Stesmans, C. Merckling, T. Schram, and J. A. Kijt, “Influence of Al2O3 crystallization on band offsets at interfaces with Si and TiN,” Appl. Phys. Lett. 99, 072103 (2011).

24. K. Huang and A. Phys., “Theory of light absorption and non-radiative transitions in p-n junctions,” Proc. R. Soc. A 204, 406–423 (1950).

25. C. H. Henry and D. V. Lang, “Nonradiative capture and recombination by multiphonon emission in GaAs and GaP,” Phys. Rev. B 15(2), 989–1016 (1977).

26. T. Grasser, “Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities,” Microelectron. Reliab. 52, 39–70 (2012).

27. B. Govoreanu, R. Degraeve, J. Van Houdt, and M. Jurczak, “Statistical investigation of the floating gate memory cell leakage through high-k interlayer dielectrics and its impact on scalability and reliability,” in IEEE International Electron Devices Meeting (IEDM), San Francisco, USA, December 2006, pp. 1–4.

28. M. B. Zahid, D. R. Aguaud, R. Degraeve, W. C. Wang, B. Govoreanu, M. Toledano-Luque, V. V. Afanas’ev, and J. Van Houdt, “Applying complementary trap characterization technique to crystalline γ-phase-Al2O3 for improved understanding of nonvolatile memory operation and reliability,” IEEE Trans. Electron Devices 57(11), 2907–2916 (2010).

29. T. V. Perevalov, O. E. Tereshenko, V. A. Gritsenko, V. A. Pustovarov, A. P. Yelisseyev, C. Park, J. H. Han, and C. Lee, “Oxygen deficiency defects in amorphous Al2O3,” J. Appl. Phys. 108, 013501 (2010).