Abstract: This work introduces a process to optimize the design of a down-conversion mixer using an innovative strategy based on the $g_m/I_D$ methodology. The proposed process relies on a set of technology-oriented lookup tables to optimize the trade-off between gain, power dissipation, noise, and distortion. The design is implemented using a 0.13 µm CMOS technology, and to the best of our knowledge, it possesses the best (post-layout simulation) figure of merit (FOM) among the works presented in literature. The FOM is defined as the product of gain and third-order intercept divided the product between average noise figure and power dissipation. Finally, the core of the mixer takes only 31 µm by 28 µm and it draws a current of 1 mA from the 1.5 V DC supply.

Keywords: mixer; Gilbert’s cell; gm over ID; optimized design strategy

1. Introduction

The down-conversion mixer is a critical block in the design of systems based on the software-defined radio (SDR) architecture. Due to technology limits of the analog to digital converters (ADC), the RF signals at high frequency cannot be directly sampled. The mixer is, thus, a key component to perform the down-conversion of the antenna signal at intermediate frequencies compatible with commercial ADCs.

In literature, several approaches were introduced to maximize the mixer performance. For example, Wei et al. [1] use a folded topology to diminish the transistors stacked on top of each other. With a folded structure, the circuit can employ a lower supply voltage, however, it requires an extra current source that has the negative effect of reducing both gain and bandwidth. MacEachern et al. [2] propose a topology that relies on the charge injection method. Their approach allows to improve both gain and linearity, however, it has the drawback that requires a significantly higher bias current and hence it worsens power consumption. Seo et al. [3] exploit a switched biasing technique for the tail current source that results in a substantial reduction of the noise figure. Unfortunately, this benefit comes at the expenses of a significantly larger supply voltage and power dissipation than the traditional Gilbert’s cell. Hence, these approaches utilize very complicated hardware solutions to maximize the performance of the mixer. This work presents the design approach followed to optimize the circuit of a conventional double-balanced Gilbert mixer cell (Figure 1).

This architecture is very common in homodyne (also known as direct-conversion) receivers because it exhibits a favorable port-to-port isolation factor and negligible even harmonic distortion [4]. Unfortunately, the presence of three MOS transistor pairs on top of each other calls for a relatively large supply voltage to keep them operating in saturation.

As illustrated in Figure 1, the RF voltage is fed into the stage consisting of the transistors M1 and M2. The transistors M3–M6, perform RF voltage-to-current conversion and switch the polarity of the RF inputs at the LO frequency rate. In theory, given the symmetry of the circuit, any common-mode RF and LO frequency component at the output should be zero.
This paper aims to extend the Jespers and Murmann \( g_m/I_D \)-based approach \([5,6]\) to optimize the design of a double-balanced mixer based on the Gilbert cell. A new set of lookup tables were computed to take into account the performance of the mixer in the three MOSFET inversion regions. With these new set of lookup tables, the designer is able to maximize the overall performance of the basic cell without introducing complex circuit solutions. The reported mixer was used in the design of the positioning system reported in \([6–9]\).

Figure 1. Double-balanced Gilbert cell mixer.

The rest of the paper is arranged as follow. Section 2 introduces the methodology we applied to overcome the inaccuracies associated with the traditional square law model of the MOSFET devices. Section 3 describes the design methodology introduced to maximize the performance of the Gilbert cell. Section 4 presents the results achieved and compares them with other works presented in the literature. Finally, Section 5 provides a set of conclusions and closes the paper.

2. Theoretical Background

The traditional approach to design analog circuits is based on modeling the drain current \( I_D \) of MOSFET devices in saturation region with the following square law Equation (1)

\[
I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \equiv I_{D, sat}
\]

where \( \mu \) is the mobility of the carriers in the inversion layer channel, \( C_{ox} \) is the gate oxide capacitance, \( W/L \) is the ratio between the width and the channel length of the MOSFET, \( V_{GS} \) is the gate-source voltage and, finally, \( V_{TH} \) is the MOSFET threshold voltage. Given the continuous shrinking of the channel length of the MOSFETs employed in today’s integrated circuits, Equation (1) becomes grossly inaccurate. With the current nanometer channel lengths, several second-order effects are no longer negligible and must be considered \([10]\).

The typical models used for describing the behavior of nanoscale MOSFETs includes several hundred parameters, thus, it is too complicated to come up with a simple analytical abstraction that would be suitable for analog circuit design. When \( V_{GS} \leq V_{TH} \) (sub-threshold operation) the drain current does not go to zero as predicted by the square-law equation. The current in and near sub-threshold takes an exponential form. This is because the MOSFET acts as if it was a lateral BJT. In sub-threshold (also known as weak inversion) the current is mainly dominated by its diffusion
component (rather than its drift component) and as a result, it has an expression that resembles closely the current equation of a BJT [11] (Figure 2):

\[
I_D = I_0 e^{\frac{q(V_{GS}-V_{TH})}{mkT}} \left(1 - e^{-\frac{qV_{TH}}{mkT}}\right)
\]

where \(k\) is the Boltzman constant, \(q\) is the electronic charge measured in Coulomb, \(T\) is the temperature, and \(m\) is a coefficient accounting for how the body effect at the drain end of the channel affects the control of the charge in the channel. The coefficient \(m\) (also known as the subthreshold factor) is process dependent and it typically varies between 1.3 and 1.7. [12].

![Figure 2. Drain current with the drift and diffusion contribution. The drift current dominates in strong inversion, diffusion current in weak inversion.](image)

In weak inversion, the current available to drive any capacitive load is quite small so the MOSFET consumes very little power, but it can be quite slow. In addition, the definition of \(V_{TH}\) is problematic. On the contrary, if the transistor operates in strong inversion it consumes more power but exhibits the best performance in terms of speed. The operation between strong and weak inversion is called moderate inversion and due to the growing demand for low supply voltage applications, it has become more and more attractive. In moderate inversion, the MOSFET achieves the best tradeoff between speed and DC-power consumption. Unfortunately, no simple analytical equation exists for the drain current of a MOSFET in moderate inversion. The EKV model [13], the BSIM model [14], the ACM model [15], and the PSP model [16] on which most simulation tools rely are too complicated for hand analysis.

Using a table-based procedure like the \(g_m/I_D\) methodology is more effective. It allows the ability to achieve accurate results with a very limited number of design iterations. This method consists of generating a set of lookup tables starting from the DC-analysis of the transistor. Each table computes a different width-independent figure of merit (FOM), closely linked to the design specifications (e.g., transit frequency, intrinsic gain, transconductance efficiency, current density, and relative capacitances). The design process consists in choosing the inversion level of the MOSFETs so that the figures of merit extracted, and the \(W/L\) ratios associated with each transistor are able to meet the required design specifications [6,10]. The \(g_m/I_D\) ratio, also known as the transconductance efficiency or gain-power
efficiency, is a proxy for the inversion level the transistor. Using, for simplicity, the square-law model, for a MOSFET operating in saturation region, the transconductance $g_m$ is defined as:

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) = \frac{2I_D}{V_{GS} - V_{TH}}. \quad (3)$$

Hence the $g_m$ over $I_D$ ratio depends only on the overdrive voltage $V_{OV} = V_{GS} - V_{TH}$.

$$\frac{g_m}{I_D} = \frac{2}{V_{OV}}. \quad (4)$$

In other words, setting the $g_m/I_D$ ratio is equivalent to setting the operating region of the MOSFET. For values of $g_m/I_D$ between 5 S/A and 8 S/A the MOSFET is in strong inversion. For $g_m/I_D$ in the range between 20 S/A and 25 S/A the MOSFET is in weak inversion. The choice of the inversion level is essentially determined by the trade-off between speed (transit frequency, $f_T = g_m/C_{GG}$), intrinsic gain ($g_m/g_{DS}$), and gain-power efficiency ($g_m/I_D$) and it depends on the target application.

The key feature that makes the table-based design approach suggested so effective is that all FOMs are width independent. If for sake of simplicity we resort again to the square-law, we note that:

$$f_T = \frac{g_m}{C_{GG}} \approx \frac{3}{2} \frac{\mu V_{OV}}{L^2},$$

$$\frac{g_m}{S_{DS}} \approx \frac{2}{\lambda V_{OV}},$$

$$\frac{I_D}{W} = \frac{\mu C_{ox} V_{OV}^2}{2L}. \quad (5)$$

In strong inversion (low $g_m/I_D$ ratio) the transistor exhibits higher speed than in weak inversion, but the intrinsic gain is lower, and the power dissipation is higher (to obtain a given value of $g_m$ the drain current required is higher than in weak inversion). In weak inversion, that is, for a large $g_m/I_D$ ratio, the intrinsic gain increases, while the $f_T$ decreases. This is due to the corresponding increase of the width of the transistor its total intrinsic capacitances. Finally, the drain current decreases for increasing values of $g_m/I_D$, which means that the DC power consumption drops. The region in the middle between strong and weak inversion is called moderate inversion and usually gives a good compromise in terms of speed, gain, and power consumption.

Figure 3 shows the graphs for transit frequency, intrinsic gain and current density versus $g_m/I_D$ for the NMOS transistor from the IHP (Innovate for High-Performance Microelectronics) process [17–22] used for implementing the mixer. The curves are sketched for the minimum channel lengths ($L = \text{minimum}$) and for a drain-source voltage, $V_{DS}$, equal to half the DC-power supply, $V_{DD}$. The $g_m/I_D$ design method is both scalable and easily adaptable to the design of different target systems. These charts represent the starting point for implementing the design. The design flow proposed provides the designer with the flexibility to start by choosing any of the tabulated figures of merit as his primary objective and then proceed by systematically extracting all other features depending on the specific performances to be optimized.

3. Design Optimization

For Gilbert’s cell (Figure 1), given the desired value of the load resistance, $R_L$, the mixer gain ($A_v$) is determined by the transconductance value ($g_m$) of the transistors M1 and M2:

$$A_v \approx \frac{2}{\pi} g_m R_L. \quad (6)$$

The traditional design approach starts from Equation (6) by first computing the $g_m$ necessary to obtain the desired gain and then choosing the width $W$ and channel length $L$ of the MOSFETs using the square law Equation (7):

$$g_m = \sqrt{\frac{2\mu C_{ox} I_D}{L}}, \quad (7)$$
where $C_{\text{ox}}$ is the oxide capacitance of the MOSFET and the $\mu$ the mobility of the carriers. The bias current supplied by the tail current source ($I_{\text{BIAS}}$) is split equally among the transistors in the transconductance stage (TS). Similarly, the current flowing through M1 and M2 is evenly split between the transistors in the switching stage (SS):

$$I_{\text{BIAS}} = 2 \times I_D(\text{TS}), \quad I_D(\text{SS}) = 2 \times I_D(\text{TS}).$$

Unfortunately, in today’s nanometer integrated circuits, the behavior of the MOS transistors does not follow the square-law model. For this reason, in the approach we advocate, the W/L ratio of the transistors is chosen using $g_m/I_D$-based lookup tables. The algorithm used to optimize the sizing of the transistors considers the devices in the switching stage and the transconductance stage separately. The algorithm allows exploring a larger solution space to find the optimal bias point that meets design specifications, by separately sweeping the $g_m/I_D$ of the two stages. The proposed algorithm is composed of the eight steps represented in Figure 4.

![Figure 3](image-url)  
**Figure 3.** IHP 0.13 μm process lookup tables (a) current density $I_D/W$ vs. $g_m/I_D$; (b) transit frequency $f_T$ vs. $g_m/I_D$; and (c) intrinsic gain $g_m/g_{DS}$ vs. $g_m/I_D$.

![Figure 4](image-url)  
**Figure 4.** The design framework.
Step 1. To be able to run the framework, we must, first of all, generate Jespers and Murmann’s lookup tables (LUTs) for the MOS transistors of the 0.13 µm process used to design the circuit (these LUTs are denoted in Figure 4 with the name “process LUTs”). A graphical view of these lookup tables is provided in Figure 3.

Step 2. Given the desired design specs. (i.e., gain and load resistance), Equation (6) can be used to derive the value of $g_m$.

Step 3. Once the value of $g_m$ is found, the algorithm sweeps $g_m/I_D$ in the whole feasible range (i.e., from 5 S/A to 25 S/A) and computes the associated currents $I_D^{(SS)}$ and $I_D^{(TS)}$.

Step 4. Given Jesper and Murmann’s lookup table of the current density ($I_D/W$ vs. $g_m/I_D$) the algorithm extracts $W^{(SS)}$ and $W^{(TS)}$ for all values of $g_m/I_D$ explored. To maximize the speed of the mixer the length $L$ of all transistors is set to the minimum value (130 nm) allowed by the technology used to implement the circuit [20,21].

Step 5. The algorithm performs a systematic analysis of the mixer’s performances. For each bias point it computes the DC-power consumption, it checks that all transistors operate in saturation and it prunes any unfeasible solution.

Step 6. For each point that represents a feasible solution, the algorithm computes the gain of the mixer and then discards any point that exhibits a gain that does not meet the specifications. This procedure is repeated for the noise figure and the third-order intercept of the mixer. The system performance metrics computed in this step are captured and stored in the form of lookup tables (these LUTs are denoted in Figure 4 with the name “system LUTs”).

Step 7. Given the solution space computed in the last step, to compute the best bias point of the circuit, an overall figure of merit (FOM) is introduced.

Step 8. The algorithm returns the best circuit bias point to be used to design the down-conversion mixer, by looking up the solution (i.e., the value of $g_m/I_D$) corresponding the maximum value of the FOM.

Several performance metrics can be used to define the FOM of the circuit. The designer can choose the one he prefers without performing any software modification. In facts, the algorithm computes the FOM value by simply exploring the lookup tables related to the system performance (conversion gain, noise figure, and so on). In our design, to obtain the best balance between the various parameters specified, we defined the following figure of merit (FOM):

$$FOM = \frac{G_{[dB]} \cdot IIP3_{[mW]}}{NF_{[dB]} \cdot P_{DC_{[mW]}}},$$

where $G$ is the gain, $IIP3$ is the input third-order intercept, $NF$ is the average noise figure and $P_{DC}$ is the power dissipation. The definition of the FOM is up to the designer and it is based on the target application of the mixer. Once the lookup tables for the performance metrics of the system (gain, noise figure, etc.) are generated the designer select the figure of merit as a function of the relative importance of the various performance metrics.

4. Results

The supply current drained by the mixer should be of less than 2 mA with a 1.5 V voltage. The desired gain had to be greater than 10 dB with a load of 500 Ohms, and the IIP3 had to be better than ~5 dB. The circuit performances were validated for a LO sine wave with a frequency of 5.7 GHz and a maximum power of 0 dBm.

Figure 5 summarizes the feasible solutions (red color) obtained by the algorithm. From this figure, it is possible to observe that the transistors in the transconductance stage (TS) should be biased with a $g_m/I_D$ between 5 S/A and 13 S/A while the transistors in the switching stage (SS) can be biased at any $g_m/I_D$ level.
The proposed method. With a LO power of 0 dBm, the post-layout mixer gain is about 11 dB. This corresponds to a loss of about 2 dB compared with the theoretical gain expected. The main reason lies in the parasitics introduced by the bias current source physical implementation. Similarly, the post-layout IIP3 is −3.1 dBm lower than the ideal value of 2.8 dBm. In terms of power dissipation, with a voltage supply of 1.5 V, the mixer-core consumes only 2.1 mW. Although the performance in post-layout simulations are worse than the theoretical values expected, they still exceed the design specification and therefore validate the proposed design approach.
Figure 6. (a) Mixer IIP3 vs. $g_m/I_D^{TS}$ and $g_m/I_D^{SS}$ ratios. (b) Average noise figure vs. $g_m/I_D^{TS}$ and $g_m/I_D^{SS}$ ratios. (c) Mixer conversion gain vs. $g_m/I_D^{TS}$ and $g_m/I_D^{SS}$ ratios. (d) Mixer power dissipation vs. $g_m/I_D^{TS}$ and $g_m/I_D^{SS}$ ratios.
problematic. This result is obtained using a traditional double-balanced circuit architecture and did unequivocally whether their figures come from measurements or simulation, a fair comparison is other CMOS Gilbert mixers found in literature. Using the proposed approach (see Table 1) our mixer final layout of the mixer's core is sketched in Figure 9. The mixer-core measures less than 21 μm by 31 μm (bonding pads and baluns excluded).

Figure 7. Figure of merit (FOM) versus $g_m/ID_{TS}$ and $g_m/ID_{SS}$ ratios.

Finally, the FOM as a function of $g_m/ID_{TS}$ and $g_m/ID_{SS}$ ratios is presented in Figure 7. Note that post-layout simulations are worse than the theoretical values expected, they still exceed the design specification and therefore validate the proposed design approach.

(a)

(b)

(c)

Figure 8. Post-Layout Simulation (a) Mixer Conversion Gain vs. LO power (b) Mixer NF vs frequency (c) Mixer OIP3.
To assess the quality of our design we compared its performances with the performances of other CMOS Gilbert mixers found in literature. Using the proposed approach (see Table 1) our mixer achieves the best (post-layout simulation) FOM. Unfortunately, since not all references state unequivocally whether their figures come from measurements or simulation, a fair comparison is problematic. This result is obtained using a traditional double-balanced circuit architecture and did not require the introduction of any of the dedicated topological improvements that can be found in literature. Nevertheless, the proposed approach is completely general and if desired it can be easily extended to other circuit architectures that have the potential to improve a mixer performance. The final layout of the mixer’s core is sketched in Figure 9. The mixer-core measures less than 21 µm by 31 µm (bonding pads and baluns excluded).

![Figure 9. The mixer layout.](image)

Table 1. Comparison of the Gilbert cell mixers performance.

| Reference | Technology | Gain [dB] | IIP3 [dBm] | NF avg [dB] | PDC [mW] | FOM |
|-----------|------------|-----------|------------|-------------|-----------|-----|
| [3]       | 0.13 µm    | 8         | -3         | 11.2        | 5.57      | 0.12|
| [23]      | 0.18 µm    | 10        | 4          | 10          | 10        | 0.16|
| [24]      | 0.13 µm    | 8.95      | -2.2       | 11.4        | 3.7       | 0.16|
| [25]      | 0.13 µm    | 21        | -1.8       | 15.7        | 18.3      | 0.06|
| [26]      | 0.18 µm    | 13.5      | -3.25      | 21.22       | 7.2       | 0.06|
| [27]      | 0.18 µm    | 20.4      | -4.6       | 12.2        | 5.44      | 0.11|
| [28]      | 0.13 µm    | 13.4      | -          | -           | 52        | -   |
| This Work | 0.13 µm    | 11.24     | -3.1       | 11.6        | 2.1       | 0.32|

5. Conclusions

A new optimization approach is introduced and applied to the design of a down-conversion mixer based on the Gilbert cell. The algorithm implemented allows reducing the iteration time required to optimize the design of the circuit by providing a series of lookup tables that can be explored to obtain the best circuit bias point meeting the specification. The main advantage of the proposed methodology is that if the design specifications vary, only the FOM needs to be changed. As a result, redesigning the mixer takes a significantly shorter amount of time. In facts, the lookup tables are generated only the first time and can be subsequently re-used for any different set of design specifications.

The results demonstrate that the mixer designed with the proposed framework is able to achieve the best tradeoff in overall performance without the need for using any complex ad-hoc circuit
topologies present in literature. However, if desired the method can be extended also to more complex circuits to possibly allow to further improve the overall performance of mixers.

**Author Contributions:** Conceptualization, G.P., G.A. and C.T.; formal analysis, G.P.; circuit design, G.P.; validation, C.T. and G.A.; review and editing, C.T. and G.A.; software setup, G.C.; resource administration, G.C.

**Funding:** This research received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Wei, B.L.; Dai, Y.J.; Lu, Y.J.; Zhang, X.X.; Liu, H.M. A sub IV high-gain Low-Noise CMOS down conversion folded mixer for 2.4GHz ISM band applications. In Proceedings of the International Symposium on Intelligent Information Technology Application Workshops, Shanghai, China, 21–22 December 2008; pp. 689–692.
2. NacEachern, L.A.; Manku, T. A Charge-Injection Method for Gilbert Cell Biasing. In Proceedings of the IEEE Canadian Conference on Electrical and Computer Engineering (CCECE 98), Waterloo, ON, Canada, 25–28 May 1998; pp. 365–368.
3. Seo, J.B.; Park, K.M.; Kim, J.H.; Park, J.H.; Lee, Y.S.; Ham, J.H.; Yun, T.Y. A Low-Noise UWB CMOS Mixer Using Switched Biasing Technique. In Proceedings of the RFT2007—IEEE International Workshop on Radio Frequency Integration Technology, Singapore, 9–11 December 2007.
4. Gilbert, B. A Precise Four-Quadrant Multiplier with Subnanosecond Response. *IEEE J. Solid-State Circuits* **1968**, *3*, 365–373. [CrossRef]
5. Flandre, D.; Jespers, P.; Silveira, F. A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a Silicon-On-Insulator micropower OTA. *IEEE J. Solid-State Circuits* **1996**, *31*, 1314–1319.
6. Jespers, P.; Murmann, B. *Systematic Design of Analog CMOS Circuits Using Pre-Computed Lookup Tables*; Cambridge University Press: Cambridge, UK, 2017.
7. Piccinni, G.; Avitabile, G.; Coviello, G. Narrowband distance evaluation technique for indoor positioning systems based on Zadoff-Chu sequences. In Proceedings of the IEEE 13th International Conference on Wireless and Mobile Computing, Networking and Communications (WiMob), Rome, Italy, 9–11 October 2017.
8. Piccinni, G.; Avitabile, G.; Coviello, G. A novel Distance Measurement Technique for Indoor Positioning Systems based on Zadoff-Chu Sequences. In Proceedings of the 15th IEEE NEWCAS, Strasbourg, France, 25–28 June 2017.
9. Piccinni, G.; Avitabile, G.; Talarico, C.; Coviello, G. Analysis and Modeling of a Novel SDR-based High-Precision Positioning System. In Proceedings of the 15th IEEE SMACD, Strasbourg, France, 25–28 July 2018.
10. Tsividis, Y.; McAndrew, C. *Operation and Modeling of the MOS Transistor*; Oxford University Press: New York, NY, USA, 2011.
11. Pulfray, D.L. *Understanding Modern Transistors and Diodes*; Cambridge University Press: New York, NY, USA, 2010.
12. Weste, N.H.; Harris, D. *CMOS VLSI Design: A Circuits and Systems Perspective*; Addison-Wesley: Boston, MA, USA, 2005.
13. Liu, W.D.; Jin, X.D.; Xi, X.M.; Chen, J.; Jeng, M.; Liu, Z.H.; Cheng, Y.H.; Chen, K.; Chan, M.S.; Hui, K.; et al. BSIM3v3. 3 MOSFET Model Users’ Manual; The Regents of the University of California: Berkeley, CA, USA, 2005.
14. Enz, C.C.; Krummenacher, F.; Vittoz, E.A. An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications. *Analog Integr. Circuits Signal Process. J. Low-Volt. Low-Power Des.* **1995**, *8*, 83–114.
15. Galup-Montoro, C.; Schneider, M.C.; Cunha, A.I.A.; de Sousa, F.R.; Klimach, H.; Siebel, O.F. The advanced compact MOSFET (ACM) model for circuit analysis and design. In Proceedings of the IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 16–19 September 2007; pp. 519–526.
16. Smit, G.D.J.; Scholten, A.J.; Klaassen, D.B.M.; Toorn, R.V.D. “PSP 102.4”. *Technical Note NXP-TN-2013-0031*; NXP Semiconductors: Eindhoven, The Netherlands, 2013.
17. Piccinni, G.; Avitabile, G.; Talarico, C.; Coviello, G. Distributed Amplifier Design for UWB positioning systems using the gm over id methodology. In Proceedings of the IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods (SMACD), Lisbon, Portugal, 27–30 June 2016.
18. Piccinni, G.; Avitabile, G.; Talarico, C.; Coviello, G. Gm over ID for UWB Distributed Amplifier. In Proceedings of the IEEE 59th Midwest Symposium on Circuit and Systems (MWSCAS), Abu Dhabi, UAE, 16–19 October 2016.
19. Piccinni, G.; Avitabile, G.; Talarico, C.; Coviello, G. UWB distributed amplifier design using lookup tables and gm over ID methodology. *Analog Integr. Circ. Sig. Process.* **2017**, *90*, 615–624. [CrossRef]
20. Piccinni, G.; Avitabile, G.; Talarico, C.; Coviello, G. A novel design optimization framework for regulated cascode transimpedance amplifiers. In Proceedings of the 2017 European Conference on Circuit Theory and Design (ECCTD), Catania, Italy, 4–6 September 2017.
21. Piccinni, G.; Avitabile, G.; Talarico, C.; Coviello, G. Gilbert cell mixer design based on a novel systematic approach for nanoscale technologies. In Proceedings of the 18th IEEE WAMICON, Cocoa Beach, FL, USA, 24–25 April 2017.
22. Piccinni, G.; Avitabile, G.; Talarico, C.; Coviello, G. A Novel Optimization Framework for the Design of Gilbert Cell Mixers. In Proceedings of the accepted for poster presentation in IEEE 60th Midwest Symposium on Circuit and Systems (MWSCAS), Boston, MA, USA, 6–9 August 2017.
23. Motieifar, A.; Pour, Z.A.; Bridges, G.; Shafai, C. An Ultra-Wideband (UWB) Mixer with 0.18UM RF CMOS Technology. In Proceedings of the 2006 Canadian Conference on Electrical and Computer Engineering (CCECE), Ottawa, ON, Canada, 7–10 May 2006; pp. 697–700.
24. Gao, Y.; Huang, F.; Wu, L.; Cheng, J. A Low-Power Reconfigurable Mixer for MB-OFDM UWB Receivers. In Proceedings of the Microelectronics Electronics, 2009 Asia Pacific Conference on Postgraduate Research PrimeAsia, Shanghai, China, 19–21 January 2009; pp. 97–100.
25. Chen, I.C.; Yang, J.R. 2–13GHz Broadband CMOS Low Voltage Mixer with Active Balun Designed for UWB Systems. In Proceedings of the IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, China, 15–17 December 2010; pp. 1–4.
26. Wu, C.H.; Chou, H.T. A 1.2-V High-Gain UWB Mixer Utilizing Current Mirror Topology. In Proceedings of the IEEE International Conference on Ultra-Wideband (ICUWB), Nanjing, China, 20–23 September 2010; Volume 1, pp. 1–4.
27. He, T.; Wang, G.; Yousef, K.; Jin, J. A High Conversion Gain Wideband Mixer Design for UWB Applications. In Proceedings of the 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 26–29 May 2019.
28. Qayyum, J.A.; Albrecht, J.D.; Ulusoy, A.C. A Compact V-Band Up-conversion Mixer With-1.4-dBm OP1dB in SiGe HBT Technology. *IEEE Microw. Wirel. Compon. Lett.* **2019**, *29*, 276–278. [CrossRef]

© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).