Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication

Alex Pappachen James, Dinesh S. Kumar, and Arun Ajayan

Abstract—Brain inspired circuits can provide an alternative solution to implement computing architectures taking advantage of fault tolerance and generalisation ability of logic gates. In this brief, we advance over the memristive threshold circuit configuration consisting of memristive averaging circuit in combination with operational amplifier and/or CMOS inverters in application to realizing complex computing circuits. The developed memristive threshold logic gates are used for designing FFT and multiplication circuits useful for modern microprocessors. Overall, the proposed threshold logic outperforms previous memristive-CMOS logic cells on every aspect, however, indicate a lower chip area, lower THD, and controllable leakage power, but a higher power dissipation with respect to CMOS logic.

Index Terms—Threshold logic, memristors, digital circuits, digital integrated circuits, programmable circuits

I. INTRODUCTION

There has been several attempts to functionally and electrically mimic the neuron activity and its networks [1]. However, major challenge that deters the progress in VLSI implementations of brain like logic gates is the scalability of the networks and its practical limitations in solving large variable boolean logic problems. The possibility to mimic the brain like circuits and logic networks is a topic of intense debate. One possibility is to apply the threshold logic gates in designing conventional computational blocks, while other option is to develop a completely trainable architecture that does not strictly bind itself to conventional computing topologies. In this brief, we restrict the notion of the brain mimicking to develop a generalised memristive threshold logic cell in application to designing conventional computing blocks. Nonetheless, this topic is one of the forefront challenges in development of on-chip brain computing, and would require us to investigate not just new circuit design logic, but also new devices and systems.

Threshold logic is the primary logic of human brain that inspires from the neuronal firing and training mechanisms. The progress in threshold logic circuits [2] are often limited to implementation of logic gates with few number of input variables, this leads to limited progress being made in the development of practical computing circuit topologies.

Memristor like switching devices [3] unlike many other electronic devices has an interesting appeal in on-chip brain computing, as it offers switching state through its bi-level resistance values. Further these resistors are mapped to the binary memory space and offer the advantage of low on-chip area and low leakage currents. We explore this aspect of memristor, and extend over our previous work [4] in designing FFT computing useful for signal processing applications, and vedic additions and multiplications for efficient ALU design. The resulting circuits can be used in combination with conventional CMOS circuits to develop threshold logic processor designs.

II. COMPUTING CIRCUITS WITH THRESHOLD LOGIC

The memristive threshold logic (MTL) cell shown in Fig. 1 is the basic cell which consists of two parts; a memristor based input

A.P. James is a faculty with Electrical and Electronic Engineering department, Nazarbayev University. D.S. Kumar and A. Ajayan are member research staff with Enview R&D labs. Contact Email: apj@ieee.org

Manuscript received Oct. 7, 2013; revised Feb. 16, 2014; July 14, 2014; 12 Oct., 2014.

Fig. 1: Memristive threshold logic cell

TABLE I: COMPARING PREVIOUS CIRCUIT [4] WITH PRESENT PROPOSED CIRCUIT BY IMPLEMENTING A 2-INPUT NOR LOGIC GATE.

| Logic Family | Power dissipation (pW) |
|--------------|----------------------|
| RTL without op-amp [4] | 8.30 |
| MTL without op-amp | 3.00 |
| RTL with op-amp [4] | 19.70 |
| MTL with op-amp | 16.61 |

For an N input cell, the resistance circuit part consist of N memristors having equal memristance values, \(M_1 = M_2 = \ldots = M_n = M\). The output voltage \(V_A\) for \(N\) input voltages \(V_i\) can be represented as \(V_A = \left(\sum_{i=1}^{N} V_i\right)/N\). Table II shows truth table for two input NAND and NOR gates. \(V_1\) and \(V_2\) are the input voltage that can take values of \(V_{il}\) (voltage low) or \(V_{ih}\) (voltage high). For practical purposes, the boundary conditions are avoided, and in general for any \(N\) inputs, if \(V_{REF} \in \left(\left((N - 1) V_{il} + V_{ih}\right)/N, V_{hi}\right)\) we obtain NAND logic and if it is in between \(V_{il}\) and \(\left((N - 1) V_{il} + (N - 1) V_{ih}\right)/N\) we obtain NOR logic. The combined effect of \(V_{REF}^{op}\) at operational amplifier and \(V_{TH}\) of the inverter provides a stable threshold logic unit, where \(V_{TH}\) is the threshold voltage of the inverter.

The operational amplifier ensures a wider range of threshold value limiting the role of inverter as a means to ensure stable binary states. The impact of having operational amplifier in the output of the cell is shown in Fig. 2a, while Fig. 2b captures the variations of the output voltage for different values of \(V_{REF}^{op}\). The advantages of using op-amp in order to fix the threshold of the circuit can be clearly observed, from the Fig. 2. Only for the gates that having inputs higher than 2 input require the use an op-amp in the circuit. In addition to this It has been observed during simulation that, without using an op-amp in the circuit and a +/-15% variability in channel lengths does not have any effect on the output of NAND logic, while minor variations in NOR logic. On the contrary, we observed no variation in outputs even with +/-15% variability in channel lengths when op-amps are incorporated. The reason for this is because the amplification in the voltage range made by the op-amp increases the voltage range to +/-1. This offers broader selection range of CMOS inverters thresholds ensuring that the threshold values lie inside this range even if the
Fig. 2: Relation between output of the memristive divider and output of the inverter of the proposed cell. (a) shows the effect of op-amp on the output of the cell, and (b) shows the variation in output of the cell for different values of $V_{\text{REF}}$.

Fig. 3: The graphs illustrate the effect of change in the technology length on the output of MTL logic family without op-amp.

Fig. 5: Operating range of two input (a) NOR cell (b) NAND memristive threshold logic cell with $V_{\text{REF}} = 0.5V$.

TSMC (Taiwan Semiconductor Manufacturing Company) technology to reflect the practical applicability in standard silicon technologies. The SPICE (Simulation Program with Integrated Circuit Emphasis) models take into account the extracted parasitics from CMOS layout, so as to ensure the accuracy for practical realisation. Memristor model has a non-ideal behaviour and take into account the boundary effects. In practise, the memristor and CMOS layers can be separated into different layers [6], [7]. Memristors can be fabricated directly above the CMOS circuits by making them as a part of the interconnect. A 2D array of vias provides electrical connectivity between the CMOS and the memristor layers. Since the variability between the memristors are practically limited and there is a large threshold range for $V_{\text{REF}}$ for achieving desired logical functionality, the errors resulting from memristance tolerance can be ignored.

**TABLE II: TRUTH TABLE FOR THE MEMRISTIVE THRESHOLD LOGIC CELL**

| $V_1$ | $V_2$ | $V_\text{H}$ | NOR 1 | NAND 2 |
|-------|-------|---------------|-------|--------|
| $V_L$ | $V_L$ | $\frac{V_L+V_\text{H}}{2}$ | $V_\text{H}$ | $V_L$ |
| $V_L$ | $V_\text{H}$ | $\frac{V_L+V_\text{H}}{2}$ | $V_L$ | $V_\text{H}$ |
| $V_\text{H}$ | $V_L$ | $\frac{V_L+V_\text{H}}{2}$ | $V_\text{H}$ | $V_\text{H}$ |
| $V_\text{H}$ | $V_\text{H}$ | $\frac{V_L+V_\text{H}}{2}$ | $V_\text{H}$ | $V_\text{H}$ |

1 $N$ input NOR threshold: $V_L < V_{\text{REF}} < (N-1)V_L + V_\text{H}$
2 $N$ input NAND threshold: $(N-1)V_L + V_\text{H} < V_{\text{REF}} < V_\text{H}$

Fig. 5 shows the operating range for NOR and NAND logic for two input cell where $V_\text{H} = 1V$ and $V_L = 0V$. It is observed that the gate provides robust functional performance even when there is an input signal variability of 20%. Figure 6a shows the input and output signal waveform of a two input NOR cell. Figure 6b shows the circuit diagrams of OR, AND and XOR functions implemented using the proposed NOR logic cell, where the $V_{\text{REF}} = V_L + \delta$ with $\delta$ representing the incremental threshold value required for the functional implementation of threshold logic cell. As the number of input increases the voltage range in which a threshold can be fixed will get narrow. Hence for each number of inputs the threshold value $V_{\text{REF}}$ have to be fixed separately. In order to avoid this problem a $V_{\text{REF}}$ value close to $V_L$ and $V_\text{H}$ for NOR and NAND configuration should be selected. $V_L + \delta$ is a voltage value that is close to $V_L$ and less than $(N-1)V_L + V_\text{H}/N$. This will give the freedom of using the cell without changing $V_{\text{REF}}$ for increased number of inputs.

Total harmonic distortion (THD) of the NOR and NAND cells are calculated using test inputs whose signal frequency changes from 20Hz to 20MHz. The comparison of the THD results with other logic families is shown in Fig. 7a. It is observed that the memristive threshold logic has better immunity to THDs when compared to other logic families. This implies an improved accuracy and simplicity of circuit design for timing sensitive digital circuit applications.
The area given in Table III and mentioned in other tables are based on the device length and width without consideration to wires and interconnects. Since, the physical layout area can vary significantly based on the optimal layout configurations, it will be difficult to compare the technologies based on the layout in a quantified manner. For example, the on-chip area for a 2 input proposed NOR cell in ElectricVLSI resulted in an area of 95 $\mu$m$^2$ for MTL gate, while for CMOS gate this was 125 $\mu$m$^2$, when using 0.25$\mu$m technology. Because the physical design of the cells would require additional optimisation for the area, through out this paper, we use only aspect ratios of the devices to make the comparison between the circuits from different logic families.

Other memristive-CMOS threshold logic gates: There do not exist FFT or multiplier based circuit implementations with memristive threshold logic circuits that can be fairly compared with the example circuits reported in this paper. However, there do exists memristor-CMOS based threshold logic cells that are close counterparts to the proposed cell, that could be used to implement similar computing circuits. For example, RTLG [8] and EEMTL [9] uses reconfigurable architectures that can be used to develop circuits for digital logic problems by changing the memristance of the memristor, and requires additional programming circuits leading to larger area requirements and higher power dissipation than the proposed cell. RTLG uses two op-amps in a single cell, one for programmable part and another for thresholding part. In addition, the programming require pulse generation units based on FPGA and DSP processor, and related interfacing circuits. On the other hand, for EEMTL, in-order to implement a N input cell requires N memristors and (2$\times$N+8) transistors, while in the proposed cell this is N memristors and 12 transistors (maximum). In the proposed cell, the number of transistors will not increase as per the number of inputs, and is one of the advantage over other threshold logic cells such as EEMTL. The comparison between proposed method, RTLG and EEMTL based on the number of transistors required to implement different logic gates is given in the Table IV. However, since these cell technologies are not mature yet for large scale implementations, a fair comparison for larger circuits build with threshold logic is done only with established technologies such as CMOS.

| Truth Table | RTLG [8] | EEMTL | MTL [9] |
|-------------|---------|-------|--------|
| NOR / NAND (N input) | 24 | 2$\times$N+8 | 10 |
| OR / AND (N input) | 24 | 2$\times$N+8 | 12 |

For the fameous in comparison op-amp used in all locytes have many number of transistors. Number of transistors is for implementing a 4-level hard threshold function. This number can significantly increase based on the complexity of the threshold function used.

The use of the proposed memristive logic circuits in designing conventional logic circuit is demonstrated using two examples. The first example reports the design of a FFT circuit using memristive threshold logic, while the second example reports the design of a multiplier circuit. Both these circuit configurations are useful in processors for computing purposes.

**Memristive Threshold FFT circuit:** FFT/IFFT is widely used in digital signal processing for various filter implementations. The basic equation of 4-point DFT is $X(k) = \sum_{n=0}^{N-1} x(n)e^{-j2\pi nk/N}$, $k = 0, 1, 2, 3$. Using this equation, we can represent the signal flow graph [10] of 4-point DFT as shown in Fig. 8a. Implementation of the FFT processor [11] can be done as shown in Fig. 8b where all the inputs to the circuit are 8 bits long. Having a closer look at the exponential term of a 4-point DFT i.e. $e^{-j2\pi n}$ is $\pm 1$ or $\pm j$, the multiplications with $\pm 1$ and $\pm j$ are trivial, and no multipliers are needed to implement them. Each FFT unit have 4 inputs and one corresponding FFT output. Inputs are given to the FFT units as shown in Fig. 8a. The inputs which are to be subtracted are complemented and added. From Fig. 8a, it can be seen that the real part and the imaginary part of the

![Image](image_url)

Fig. 6: (a) Input and output signal waveforms of the two input proposed cell with op-amp in NOR logic (b) Circuit diagrams of the logic gates using proposed cell - (i) OR gate (ii) AND gate (iii) XOR gate.

![Image](image_url)

Fig. 7: (a) Total harmonic distortion (b) Noise spectral density, of A - MTL NAND, B - MTL NOR, C - CMOS NAND, D - CMOS NOR, E - PSEUDO NAND, F - PSEUDO NOR, G - DYNAMIC CMOS NAND, and H - DYNAMIC CMOS NOR.

| Logic Family | Area ($\mu$m$^2$) | Power dissipation ($\mu$W) | Leakage ($\mu$A) | Energy ($\mu$J) |
|--------------|------------------|-------------------------|-----------------|---------------|
| CMOS         | 9.4              | 28.6p                   | 16.32p          | 28.62p        |
| MTL (without op-amp) | 4.55          | 3.00µ                   | 14.30µ          | 0.30µ         |
| MTL (with op-amp) | 31.30             | 19.70µ                  | 80.96µ          | 1.09µ         |

Table III: Comparison of Area, Power Dissipation, Leakage Power and Energy of the 2-Input Cell with other Logic Families in NOR Configuration.

The values for MTL with op-amp are obtained at a maximum speed of 10MHz and for MTL (without op-amp) & CMOS logics the values are obtained at a max speed of 1GHz.

| Boolean Function | RTLG [8] | EEMTL | MTL [9] |
|------------------|---------|-------|--------|
| NOR / NAND (N input) | 24 | 2$\times$N+8 | 10 |
| OR / AND (N input) | 24 | 2$\times$N+8 | 12 |
first output in 4-point FFT requires only addition operation. Hence the inputs to the first 2 FFT units in Fig. 8b are not complimented. These FFT units are implemented using 3 Carry-Lookahead Adders (CLA) as shown in Fig. 8c.

Other than the first 2 FFT units, rest of the six FFT units have 2 additions and 2 subtractions. Inputs to be added are given to the first CLA whereas the inputs that are to be subtracted are complimented and then added using the second CLA. In order to obtain the 2’s complement, 1 is to be added to the LSBs of inverted inputs. For this we utilize the C0 pin of the carry look ahead adders and a logic high is applied to the C0 pin of both the 8-bit CLA. This operation equates to adding one twice. Now, the outputs of these CLAs are added using the third CLA whose output result in the required transform. The Carry-Lookahead adders are implemented using the proposed memristive threshold logic circuits.

Signal waveform of the 8th bit from the 4 inputs to the FFT circuit are shown in Fig. 9a, while Fig. 9b shows the least significant bit of the resulting output signals. Table V shows the quantitative performance comparison of the memristive logic and CMOS logic FFT implementations. It is observed that the proposed logic shows reduced area requirement, however, has higher power dissipation. The proposed logic has zero leakage power in its memristor components and the leakage power is entirely contributed by the op-amps. Clearly, the leakage power can be reduced by designing a low power and low leakage op-amp circuit.

In order to show the effect on the higher point FFTs, we have implemented a 8-point FFT using vedic multipliers and CLAs with MTL and did the performance comparison with CMOS technology. The results are shown in the Table VI. From the table it can be seen that the advantage of the MTL is its lower on-chip area. The size of the circuit would sufficiently relate to the scalability and performance issue of FFT circuit implementation.

Memristive Threshold Vedic Multiplier: Vedic multiplier is a multiplier architecture that uses vedic mathematic [12] method for its multiplication algorithm. Among the sixteen methods presented in the Vedic Mathematics, due to the parallelism in the mode of operation, we are using Urdhva Thirayakhyam (vertical and crosswise method) [13] method for our multiplier architecture. In this technique, all the partial products can be found in parallel and the entire multiplication can be completed by using additional two or three levels of adders.

Based on this algorithm, the architectural block diagram and the working principle for a 2bit multiplier is shown in Fig. 10a. Figure 11a shows the equivalent circuit of a 2 bit vedic multiplier algorithm implemented using memristive threshold logic and Fig. 11b shows the waveform of the corresponding circuit, where A, 1 and B0 B1 are the 2 bit inputs and S0 S1 S2 and S3 are the four bits of the result. In this algorithm, the 2 bit multiplier is the basic multiplier unit that can be used for making the higher bit multipliers.

In order to implement an N bit memristive threshold vedic multiplier as shown in Fig. 10b, we need four N/2 bit multipliers, two N bit CLAs, one N/2 bit CLA and a half adder, where N must be in the power of 2. As shown in Fig. 10b, by using four 2 bit multipliers, we can implement 4 bit multiplier. Similarly, by using four 4 bit multiplier, we can implement 8 bit multiplier and will continue the same procedure for any higher bits.

Suppose, the task is to implement a 8 bit multiplication then it would need four 4 bit multiplier, two 8 bit CLAs, one 4 bit CLA and one half adder. First, the 8 bits of both multiplicand and multiplier is

---

**TABLE V: Comparison of Area, Power Dissipation and Leakage Power of the Proposed FFT Circuit with CMOS Logic**

| Logic Family | Area($\mu m^2$) | Power dissipation($W$) | Leakage Power($W$) |
|--------------|-----------------|------------------------|-------------------|
| CMOS         | 75942.8         | 11.941                 | 6.218             |
| MTL *        | 42632.4         | 16.156                 | 13.464            |

* Higher input gates implemented using circuits with Op-amp

**TABLE VI: Performance Comparison of 8-point FFT Implemented using MTL and CMOS Technologies**

| Logic Family | Area($\mu m^2$) | Power dissipation($W$) |
|--------------|-----------------|------------------------|
| CMOS         | 0.4155          | 0.356                  |
| MTL *        | 0.224           | 79.12                  |

* Higher input gates implemented using circuits with Op-amp

---

Fig. 8: (a) Signal flow graph of a 4-point DFT processor (b) Block diagram of a 4 point DFT processor (c) Block diagram of FFT units used in the DFT processor

Fig. 9: (a) 8th bit of the 4 inputs to a FFT unit and (b) shows the output sum, carry and Cout of the 8th bit.

Fig. 10: (a) Architecture block diagram for a 2 bit vedic multiplier is shown in (i), while (ii) explains the working principle for each stage of the architecture (b) Block diagram for an N bit multiplier
Table VII: Comparison of Overall Area, Power Dissipation and Leakage Power of Proposed Multiplier Circuit with CMOS Logic

| Multiplier | Logic Family | Area($\mu$m²) | Power Dissipation(W) | Leakage Power(W) |
|------------|--------------|---------------|----------------------|------------------|
| 2 bit      | CMOS         | 169.67        | 0.247n               | 0.115n           |
|            | MTL          | 50.05         | 1.09\mu             | 0.173n           |
| 8 bit      | CMOS         | 21993.54      | 28.97\mu            | 15.13n           |
|            | MTL*         | 9628.55       | 3.01\mu             | 32.19\mu*        |

* 2 bit multipliers implemented without using op-amp, all higher input gates implemented with op-amp.
* Memristor effectively have no leakage power, the given value is that contributed by the CMOS inverter

logic gates the proposed cell indicate lower area requirements and lower power dissipation. Further, this brief, reports the successful application of the MTL cells in the examples of FFT and vedic multiplication computing circuits. The MTL cell show robustness to process variability in temperature, memristances and technology lengths indicating the fault tolerance ability of brain like logic circuits. The generalisation ability of the cell, i.e., a single cell structure with multiple functionality is again a characteristic of the proposed logic. The power dissipation and leakage power of the proposed logic is contributed by the op-amp part of the circuit, and can be improved in future by the developing low power high-speed op-amps. However, the design and optimisation of the op-amp that can handle a wide range of threshold with high speed and low power dissipation is left as an open problem for future work.

REFERENCES

[1] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, “Nanoscale memristor device as synapse in neuromorphic systems,” Nano Letters, no. 10, pp. 1297–1301, 2010.
[2] V. Beu, J. Quintana, and M. Avedillo, “Visi implementations of threshold logic-a comprehensive survey,” Neural Networks, IEEE Transactions on, vol. 14, no. 5, pp. 1217–1243, 2003.
[3] R. Williams, “How we found the missing memristor,” Spectrum, IEEE, vol. 45, no. 12, pp. 28–35, 2008.
[4] A. P. James, L. R. V. J. Francis, and D. S. Kumar, “Resistive threshold logic,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 22, no. 1, pp. 190–195, 2014.
[5] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York:Oxford Univ. Press, 2011.
[6] K. Eshraghian, K. R. Cho, S. K. Kavehei, O. and Kang, D. Abbott, and S. M. S. Kang, “Memristor mos content addressable memory (mcam): Hybrid architecture for future high performance search engines,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 19, no. 8, pp. 1407–1417, 2011.
[7] Q. Xia, W. Robinet, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, and R. S. Williams, “Memristor cmos hybrid integrated circuits for reconconfigurable logic,” Nano letters, vol. 9, no. 10, pp. 3640–3645, 2009.
[8] T. Tran, A. Rothenbuhler, E. Barnes Smith, V. Saxena, and K. Campbell, “Reconfigurable threshold logic gates using memristive devices,” Journal of Low Power Electronics and Applications, vol. 3, no. 2, pp. 174–193, 2013.
[9] I. Rajendran, H. Manem, R. Karri, and G. S. Rose, “An energy-efficient memristive threshold logic circuit,” Computers, IEEE Transactions on, vol. 61, no. 4, pp. 474–487, 2012.
[10] K. K. Parhi, VLSI digital signal processing systems: design and implementation. John Wiley & Sons, 2007.
[11] W. K. Parhi, VLSI digital signal processing systems: design and implementation. John Wiley & Sons, 2007.
[12] W. Li and L. Wanhammar, “Efficient radix-4 and radix-8 butterfly elements,” in Proc. of NorChip Conf, 1999, pp. 262–267.
[13] B. K. Tirthaj, Vedic Mathematics. Motilal Banarsidas, 1965.
[14] R. Pushpangadan, V. Sukumaran, R. Innocent, D. Saksukumar, and V. Sundar, “High speed multiplier for digital signal processors,” IEEE Journal of Research, vol. 55, no. 6, pp. 282–286, 2009.