A New Multilevel Inverter Based on Harvest of Unused Energies for Photovoltaic Applications

S. J. Salehi, M. A. Shmasi-Nejad*, H. R. Najafi

Department of Electrical and Computer Engineering, University of Birjand, Birjand, Iran

PAPER INFO

Paper history:
Received 16 July 2022
Received in revised form 16 September 2022
Accepted 20 September 2022

Keywords:
Multilevel Inverter
Photovoltaic
Unused Energies
Harvest of Maximum Energy
Selective Harmonic Elimination

ABSTRACT

In multilevel inverters, unused energies are created due to the asynchronous use of the input DC sources. When the input DC sources are replaced by renewable systems such as photovoltaic arrays, some of the input energies remain unused. This paper presents a new multilevel inverter topology that can harvest the unused energies and return them to another output which leads to the harvest of the maximum input energy. The harvest of maximum energy (HME) based multilevel inverter structure consists of two terminals. One is connected to AC-load and another is joined to DC-load or rechargeable batteries. Another merit of the proposed multilevel inverter is that the number of its switches is comparable to other structures where unused energies cannot be harvested. Selective harmonic elimination (SHE) has been used as the switching strategy in the proposed multilevel structure. To verify the performance of the HME-based multilevel inverter topology, the experimental results for a type seven-level inverter were performed by the TMS320F28379D DSP.

doi: 10.5829/ije.2022.35.12c.14

1. INTRODUCTION

In comparison with two-level inverters, multilevel inverters (MLI) have been rapidly developed by researchers due to lower total harmonic distortion (THD), lower switching frequency, the smaller size of the filter, and lower dv/dt stress on the load. They have been rapidly used in photovoltaic systems [1-8]. The MLI are classified to three main groups: neutral-point clamped (NPC) [9, 10], flying capacitor (FC) [11, 12] and cascaded H-bridge (CHB) topologies [13, 14]. In NPC and FC structures, the clamped diodes and capacitors are responsible for transmitting the input voltage to constitute the N-level voltage at the output, respectively. The main advantage of these topologies is that they require only one isolated DC source. However, to achieve higher voltage levels, they need a high number of semiconductor devices (switches and diodes) and passive elements. Another drawback of NPC and FC topologies is that the neutral point voltage is unbalanced. However, many researchers have reported several improved structures to overcome such limitation; but, there are still a high number of semiconductor devices in their topologies [15-17]. The CHB multilevel inverters are suitable for reactive power compensators, battery chargers, photovoltaic systems, electrical vehicles, and so on. Unlike the NPC and FC topologies, the CHB structure acted in asymmetric mode (inequality of input DC-sources) to achieve a number of higher voltage levels. The most important disadvantage of the CHB topology is that there are several isolated DC sources in its structure [18, 19]. Recently, the switched-source (SS) and switched-capacitor (SC) based topologies have been introduced by researchers which reduced the number of semiconductor devices [20-24]. In the SS topologies, we can obtain structures with a very low number of switches. This reduces drastically switching losses, cost, and volume of the drive system. However, there are several DC sources in this structure. The SC multilevel inverters can behave as the boost converter. So, the SC multilevel inverters can be used for applications such as photovoltaic systems that produce a low voltage on their

*Corresponding Author Institutional Email: mshamsi@birjand.ac.ir
(M. A. Shamsi-Nejad)
inputs. They can generate a number of high voltage levels at the output with a small number of DC sources. It can be concluded from the above discussion, that in the CHB, SS, and SC topologies, to achieve the number of high voltage levels and low THD on the load, they need a number of high input DC sources. This subject leads to the appearance of unused energies in the multilevel inverters. For more understanding, according to Figure 1, consider the seven-level SS-based multilevel inverter that has been introduced by Prabaharan et al. [25].

First, assume that the switching state equals \( S_1 S_2 T_1 T_2 T_3 T_4 = 101010 \) and the current commutation paths are accord with the arrow lines shown in Figure 1a. In this condition, the input DC source \( u_1 \) is transferred to the load. Right at this moment, the input DC-source \( u_2 \) is unemployed. Moreover, according to Figure 1b, in the switching state \( S_1 S_2 T_1 T_2 T_3 T_4 = 011010 \), when the input DC source \( u_2 \) is transmitted to the load, the input DC source \( u_1 \) is unemployed. Therefore, in multilevel inverters which contain several input DC sources, there are moments when some or all of the DC sources remain unused. It means that, if the input DC sources \( u_1 \) and \( u_2 \) are replaced by the photovoltaic systems, some of the input energies will not be used by the inverter. In this paper, a new multilevel inverter is introduced so that it can harvest the unused energies and return them to another load which leads to the harvest of maximum input energy. It is obvious that the proposed topology must have the least number of semiconductor devices. For this reason, Prabaharan et al. [25] the inverter which is shown in Figure 1, is selected as the base structure for this purpose. To evaluate the performance of the HME-based multilevel inverter, the selective harmonic elimination (SHE) technique is selected as the switching strategy. The SHE is a low switching frequency strategy that provides us with low switching losses [26-29]. In summary, the benefits and properties of the proposed multilevel inverter can be listed as follows:

- The proposed HME-based multilevel inverter can harvest the maximum energy which could not be harvested by previous multilevel inverters.
- In the proposed topology, the number of switches is comparable to other structures.
- The SHE method is selected as the switching strategy.
- The proposed multilevel inverter can be implemented by an experimental setup.

## 2. PROPOSED HME-BASED MULTILEVEL INVERTER

### 2.1. Seven-level Structure

The proposed seven-level HME-based inverter is shown in Figure 2. However, it can be generalized to N-level configuration. As shown in Figure 2, the HME-based multilevel inverter consists of two terminals AB and XY which are connected to AC and DC load, respectively. It should be noted that the XY terminal is responsible for transferring the unused energies that did not previously exist on Prabaharan’s inverter in Figure 1. The semiconductor
devices \((S_1S_2S_3D_1D_4)\) and \((S_3S_4D_2D_3D_5)\) are arranged to transfer the power to the AB and XY terminals, respectively. They are configured in the new structure so that there is no common current path between the two terminals. For instance, when the \(S_3\) is turned on, \((S_1S_2)\) is turned off and \(D_1\) is reverse biasing. In this condition, the DC-source voltage \(u_1\) is transferred to the XY terminal through \(D_2\) and \(S_3\) devices.

At this moment, \(D_1\) is direct biasing and it can conduct the current to the AC load in the AB terminal. The switching states of the seven-level HME-based inverter have been listed in Table 1. As shown in Table 1, there are seven switching states for producing seven-level of voltage in the output. The switches \((S_1S_2)\) and \((S_3S_5)\) are logically NOT the switches \(S_3\) and \(S_6\), respectively. In addition, the diodes \(D_1\) and \(D_2\) (also \(D_4\) and \(D_5\)) can simultaneously be turned on and off. So, it is guaranteed that there is no common current between the AB and XY terminals. The commutation pathways according to switching states have been depicted in Figure 3. For example, in Figure 3(b), the DC-sources \(u_1=V\) and \(u_2=2V\) are simultaneously transferred to the XY and AB terminals for DC and AC loads, respectively. In this condition, the \(V_{AB}=+2V\) and \(V_{XY}=+V\). In Figures 3(e), 3(f) and 3(g), according to the activating of \(T_2\) and \(T_4\) in the H-bridge section, the sign of \(V_{AB}\) is negative. The other switching modes in Figure 3 are analyzed according to Table 1.

| \(S_1\) | \(S_2\) | \(S_3\) | \(S_4\) | \(S_5\) | \(S_6\) | \(T_1\) | \(T_2\) | \(T_3\) | \(T_4\) | \(V_{AB}\) | \(V_{XY}\) |
|------|------|------|------|------|------|------|------|------|------|--------|--------|
| 1    | 1    | 0    | 1    | 1    | 0     | 1    | 0    | 1    | 0     | +3V    | 0      |
| 0    | 0    | 1    | 1    | 1    | 0     | 1    | 0    | 1    | 0     | +2V    | +V     |
| 1    | 1    | 0    | 0    | 0    | 1     | 1    | 0    | 1    | 0     | +V     | +2V    |
| 0    | 0    | 1    | 0    | 0    | 1     | 1    | 0    | 1    | 0     | 0      | +3V    |
| 1    | 1    | 0    | 0    | 0    | 1     | 1    | 0    | 1    | 0     | -V     | +2V    |
| 0    | 0    | 1    | 1    | 1    | 0     | 0    | 1    | 0    | 1     | -2V    | +V     |
| 1    | 1    | 0    | 1    | 1    | 0     | 0    | 1    | 0    | 1     | -3V    | 0      |

TABLE 1. The switching states of proposed seven-level HME-based inverter

![Diagram](a) ![Diagram](b) ![Diagram](c) ![Diagram](d)
Figure 3. Schematic of switching states for generating different voltage levels on AC and DC loads with $u_1=V$ and $u_2=2V$. (See Table 1): (a) State 1 for $V_{AB}=+3V$ and $V_{XY}=0V$. (b) State 2 for $V_{AB}=+2V$ and $V_{XY}=+V$. (c) State 3 for $V_{AB}=+V$ and $V_{XY}=+2V$. (d) State 4 for $V_{AB}=0V$ and $V_{XY}=+3V$. (e) State 5 for $V_{AB}=+V$ and $V_{XY}=+2V$. (f) State 6 for $V_{AB}=2V$ and $V_{XY}=+V$. (g) State 7 for $V_{AB}=3V$ and $V_{XY}=0V$

It should be noted that, for decreasing the voltage ripple, we can consider a capacitor on the output XY terminal. However, in this work, to accurate calculation of the used and unused energy, we decided that it does not consider.

2.2. Generalized HME-based Multilevel Inverter

An N-level structure can be implemented in modular form by serializing the several units of the HME-based multilevel inverter which is shown in Figure 4.

It should be noted that the terminal XY is unipolar which can generate the voltage in forming of multilevel. In symmetric mode ($u_1 = u_2 = \ldots = u_n$), the number of switches ($N_{sw}$) and the number of generated voltage levels on the terminals AB ($N_{level,AB}$) and XY ($N_{level,XY}$) can be calculated as follows:

$$
\begin{align*}
N_{sw} &= \frac{3N_{level,AB} + 5}{2} \\
N_{level,AB} &= 2n + 1 \\
N_{level,XY} &= n + 1
\end{align*}
$$

(1)

where $n$ is the number of units.

In asymmetric mode, by considering the pattern of DC-sources voltage as ($u_1 = V$, $u_2 = 2V$, $u_3 = 3V$, ..., $u_n = nV$), the number of switches and voltage levels can be formulated as follows:

$$
\begin{align*}
N_{sw} &= \frac{3}{2}(4N_{level,AB} - 3 + \frac{5}{2}) \\
N_{level,AB} &= n^2 + n + 1 \\
N_{level,XY} &= \frac{n^2 + n + 2}{2}
\end{align*}
$$

(2)

Although, there are multiple voltage patterns in the asymmetric mode for achieving the number of high

![Figure 4. Generalizing of the proposed HME-based multilevel inverter to the N-level structure. (a) Symmetric mode and (b) Asymmetric mode](image-url)
voltage levels such as \( u_1 = V \), \( u_2 = 2V \), \( u_3 = 4V \), …, \( u_n = 2^{n-1}V \), they increase the total standing voltage (TSV) of some switches that are not appropriate.

3. COMPARISON OF THE HME-BASED MULTILEVEL INVERTER WITH OTHER TOPOLOGIES

It should be noted that harvesting maximum energy requires the use of a large number of switches. However, the proposed inverter is comparable to other structures that cannot absorb these energies. Table 2 shows the number of switches for six different multilevel inverters. In Table 2, the inverter is a multilevel inverter type of switched-source that has been introduced by Babaei and Hosseini [24]

Figure 5 shows the curve of the number of switches in terms of the number of voltage levels for multilevel inverters listed in Table 2. Any curve that has a lower slope means fewer switches in its structure. For example, in symmetric mode, as shown in Figure 5(a), to achieve a 50-level voltage in the inverter output, 28, 54, 78 and 96 switches are required for the Prabaharan, Babaei, HME and CHB topologies, respectively. Also, in asymmetric mode, according to point M shown in Figure 5(b), the HME-based multilevel inverter has a smaller number of switches than the CHB topology for voltages above 21 levels. So, the proposed HME-based multilevel inverter is comparable to other multilevel inverter topologies.

4. CALCULATION OF THE TRANSFERRED ENERGY TO THE TERMINAL XY

In this section, the transferred energy to terminal XY is calculated. This is the same unused energy in conventional multilevel inverters such as Babaei and Hosseini [24], Prabaharan et al. [25], etc.

For this purpose, the SHE method is considered as a switching strategy due to its staircase manner and easy analysis. Here, for facilitating the equations, it is assumed that the load is pure resistive in both terminals AB and XY. Figure 6 shows the voltage waveforms in terminals AB and XY in the proposed seven-level HME-based inverter under the SHE switching strategy. In Figure 6, \( V_{dcm} \) and \((\alpha_1, \alpha_2, \alpha_3)\) are the smallest voltage level on the loads and switching angles, respectively. For calculating the transferred energy to the terminal XY, it should be integrated from the power. According to the in-phase of voltage and current in terminal XY, the transferred energy to the terminal XY (\( E_{XY} \)) can be written as follows:

\[
E_{XY} = \int_0^t V_{xy}(t)I_{xy}(t) \, dt = \int_0^\alpha \frac{3V_{dcm}}{R} \, dt + \int_0^\alpha \frac{2V_{dcm}}{R} \, dt + \cdots + \int_0^\alpha \frac{3V_{dcm}}{R} \, dt
\]
where $V_{XY}(\omega t)$ and $I_{XY}(\omega t)$ are the instantaneous voltage and current in terminal XY, respectively.

Moreover, $R$ is the resistance of DC load. By solving equation 3, in one complete cycle ($t=2\pi$), the $E_{XY}$ is obtained as follows:

$$E_{XY} = \frac{2V_{dc}^2}{R} \left(10\alpha + 6\alpha_1 + 2\alpha_2\right)$$

Equation (4) describes the unused energy in a seven-level inverter under the SHE switching strategy which can be harvested by the proposed HME-based inverter in the terminal XY. It can be generalized to the N-level conditions as follows:

$$E_{XY,N_{\text{levels}}} = \frac{2V_{dc}^2}{R} \left[(2N_{\text{levels}} - 4)\alpha_1 + (2N_{\text{levels}} - 8)\alpha_2 + (2N_{\text{levels}} - 12)\alpha_3 + \ldots + 2\alpha_{N-1}\right]$$

Now, assume that there is a relationship between switching angles as $\alpha_i = k\alpha_1$ ($\alpha_2 = 2\alpha_1$, $\alpha_3 = 3\alpha_1$, ... ) which is close to the real conditions. By defining $P_0$ as $P_0 = \left(V_{dc}/R\right)\alpha_1$, the curve $E_{XY}/P_0$ in terms of the number of voltage levels can be depicted in Figure 7. By comparing the real and linear curves in Figure 7, it can be seen that as the number of inverter voltage levels increases (with increasing the number of DC inputs), the unused energy increases with nonlinear behavior. So, the harvest of maximum energy at a high number of voltage levels is more important than the inverters with a low number of voltage levels.

5. EXPERIMENTAL RESULTS

The introduced HME-based seven-level inverter can be implemented as illustrated in Figure 8.

The experimental setup consists of a TMS320F28379D DSP as the processor, a gate driver, the proposed HME-based multilevel inverter, several R-L loads, two 1/7 Ω series resistance as the current sensors, and multiple power supplies. In the gate driver circuit, the HCPL-3120 is used as both a DSP ground isolator and a switch driver. Moreover, in this circuit, two 74HC245 buffers are applied to prevent the current consumption by the DSP. The important point about the gate driver circuit is that the gate driver power supply ground should only be connected to the negative terminal of DC-source $u_1$ (see Figure 2). To select the switches and diodes, it should be noted that, in the experimental works, due to limitations in DC-link power supplies, the selected switches and diodes should have a low voltage drop. For this reason, the switches and diodes in our setup have been chosen as IRG41BC30S IGBTs and MBRF20100CT Schottky diodes, respectively.

In our experimental implementation, the values of DC-sources $u_1$ and $u_2$ are selected as 50v and 100v, respectively. For obtaining different values of DC-source voltage, they can be variable by two high current buck-boost converter modules. Figure 9 shows the inverter output voltages $V_{AB}$ and $V_{XY}$ with constant pure resistive load $Z=50$ Ω under various modulation indexes. According to a selection of DC sources as $u_1=50v$ and $u_2=100v$, the maximum voltage level of both $V_{AB}$ and $V_{XY}$ was expected to be 150v ($V=50v$, $2V=100v$, $3V=150v$) but as shown in Figure 9(a), it is equal to 140v. This is due to the voltage drop across the switches and diodes. In Figure 9(b), as was expected, by reducing the modulation index, the width of the largest voltage AB
level is diminished. So, it is expected that the fundamental harmonic of voltage AB is also reduced. Unlike the behavior of voltage AB, by reducing the modulation index, the width of the largest voltage XY level is increased. So, it is expected that the mean value of voltage XY is increased. It can be concluded from the above discussion, the rechargeable batteries are a suitable option for DC load when the SHE method is used as a switching strategy.

It should be noted that, in our work, two 1Ω series resistances with the AB and XY outputs have been used as current sensors. So, for achieving the real values of currents $I_{\text{AB}}$ and $I_{\text{XY}}$, the amplitude of the current waveforms must be multiplied by 1. Figure 10 shows the experimental results with changing of load impedance from $Z_1=58 \ \Omega + 12 \ \text{mH}$ to $Z_2=135 \ \Omega + 66 \ \text{mH}$ under constant modulation index $M=0.7$. Since the impedance $Z_2$ is more inductive than the impedance $Z_1$, two events are expected to occur when the impedance $Z_2$ is applied to both inverter terminals.

First, according to Figure 10(a), the voltage $V_{\text{AB}}$ becomes like a pulsating wave when the polarity changes. In this condition, due to the unipolar of the terminal XY, the voltage $V_{\text{XY}}$ does not have the pulsating-shaped wave. Second, as shown in Figures 10(b) and 10(c), the currents $I_{\text{AB}}$ and $I_{\text{XY}}$ get closer to the sine wave. However, the amplitude of currents $I_{\text{AB}}$ and $I_{\text{XY}}$ has been diminished from 1.8 A to 0.5 A and from 2.4 A to 1 A, respectively.

6. CONCLUSION

A new multilevel inverter based on the harvest of maximum energy was proposed in this paper. The HME-based multilevel inverter consists of two independent AC and DC outputs which can be harvested the unused energies from the XY terminal. The new structure can be
modular form. The most important merit of the proposed topology is that if the inverter input DC sources are replaced by photovoltaic systems, they can be harvested the maximum power and energy from them. So, in future work, we intend to connect the inverter to the grid with photovoltaic arrays so that it can be injected the maximum energy into it. Moreover, the number of semiconductor devices of the proposed multilevel inverter is comparable to traditional inverters. The simulation and experimental results indicate that the HME-based inverter has a good performance for the constant and variable loads under the SHE switching strategy.

7. REFERENCES

1. Fang, J., Blaabjerg, F., Liu, S. and Goetz, S.M., “A review of multilevel converters with parallel connectiviy”, IEEE Transactions on Power Electronics, Vol. 36, No. 11, (2021), 12468-12489. doi: 10.1109/TPTEL.2021.307521.

2. Tashuwa, I.E., Dung, G.D. and Adole, B.S., “Review of multilevel inverters and their control techniques”, European Journal of Engineering and Technology Research, Vol. 5, No. 6, (2020), 659-664. doi: 10.24018/ejers.2020.5.6.1707.

3. Gupta, K.K., Ranjan, A., Bhatnagar, P., Sahu, L.K. and Jain, S., “Multilevel inverter topologies with reduced device count: A review”, IEEE Transactions on Power Electronics, Vol. 31, No. 1, (2015), 135-151. doi: 10.1109/TPTEL.2015.2405012.

4. Rahimi Mirazizi, H. and Agha Shafiyi, M., “Evaluating technical requirements to achieve maximum power point in photovoltaic powered z-source inverter”, International Journal of Engineering, Vol. 31, No. 6, (2018), 921-931. doi: 10.5829/ije.2018.31.06C.09.

5. Tousi, B. and Ghanbari, T., “Transformer-based single-source multilevel inverter with reduction in number of transformers”, International Journal of Engineering, Vol. 29, No. 5, (2016), 621-629. doi: 10.5829/idosi.ij.2016.29.5shb.05.

6. NANDHINI, G.M. and Ganimozhi, T., “New hybrid cascaded multilevel inverter”, (2013). doi: 10.5829/idosi.ij.2013.26.11b.13.

7. Alemi-Rostami, M. and Rezazadeh, G., “Selective harmonic elimination of a multilevel voltage source inverter using whale optimization algorithm”, International Journal of Engineering, Vol. 34, No. S4, (2021), 1898-1904. doi: 10.5829/ije.2021.34.0SB.11.

8. Arehanpanahi, M. and Paknia, D., “A new single-phase symmetrical cascade multilevel inverter with low number of power switches”, International Journal of Engineering, Transactions B: Applications, Vol. 31, No. 8, (2018), 1228-1233. doi: 10.5829/ije.2018.31.08b.10.

9. Liu, X., Lv, J., Gao, C., Chen, Z. and Chen, S., “A novel staticom based on diode-clamped modular multilevel converters”, IEEE Transactions on Power Electronics, Vol. 32, No. 8, (2016), 5964-5977. doi: 10.1109/TPS.2016.2616495.

10. Palansamy, R., Aravindh, P. and Vijayakumar, K., “Effectual svpwm for 3-level npc-mli with grid connected pv system”, International Journal of Electrical Engineering and Technology, Vol. 11, No. 3, (2020). doi: 10.34218/IEEEET.11.3.2020.006.

11. Kopacz, R., Harasimczuk, M., Trochimiuk, P., Wrona, G. and Rąbkowski, J., “Medium voltage flying capacitor dc–dc converter with high-frequency tcm-q2l control”, IEEE Transactions on Power Electronics, Vol. 37, No. 4, (2021), 4233-4248. doi: 10.1109/TPWRL.2021.3122329.

12. Abdelhamid, E., Corradini, L., Mattaveli, P., Bonanno, G. and Agostinelli, M., “Sensorless stabilization technique for peak current mode controlled three-level flying-capacitor converters”, IEEE Transactions on Power Electronics, Vol. 35, No. 3, (2019), 3208-3220. doi: 10.1109/TPEL.2019.2930011.

13. Mhesan, H., Wei, Y., Siwakoti, Y.P. and Mantooth, H.A., “A fault-tolerant hybrid cascaded h-bridge multilevel inverter”, IEEE Transactions on Power Electronics, Vol. 35, No. 12, (2020), 12702-12715. doi: 10.1109/TPEL.2020.2996997.

14. Lashab, A., Sera, D., Kerekles, T., Terriche, Y., Bouzid, A., Vasquez, J.C. and Guerrero, J.M., ”A cascaded h-bridge with integrated boosting circuit”, IEEE Transactions on Power Electronics, Vol. 36, No. 1, (2020), 18-22. doi: 10.1109/TPEL.2020.3000724.

15. Tashakor, N., Kilicras, M., Bagheri, E. and Goetz, S., “Modular multilevel converter with sensorless diode-clamped balancing through level-adjusted phase-shifted modulation”, IEEE Transactions on Power Electronics, Vol. 36, No. 7, (2020), 7725-7735. doi: 10.1109/TPEL.2020.3041599.

16. Obara, H., Ohno, T., Katayama, M. and Kawamura, A., “Flying-capacitor linear amplifier with capacitor voltage balancing for high-efficiency and low distortion”, IEEE Transactions on Industry Applications, Vol. 57, No. 1, (2020), 614-627. doi: 10.1109/APEC.2019.8721986.

17. Sadigh, A.K., Dargahi, V. and Corzine, K.A., “New active capacitor voltage balancing method for flying capacitor multilevel converter based on logic-form-equations”, IEEE Transactions on Industrial Electronics, Vol. 64, No. 5, (2016), 3467-3478. doi: 10.1109/TIE.2016.2585228.

18. Yang, K., Lan, X., Zhang, Q. and Tang, X., “Unified selective harmonic elimination for cascaded h-bridge asymmetric multilevel inverter”, IEEE Journal of Emerging and Selected Topics in Power Electronics, Vol. 6, No. 1, (2018), 2138-2146. doi: 10.1109/JESTPE.2018.2808539.

19. Wang, L., Wu, Q. and Tang, W., “Novel cascaded switched-diode multilevel inverter for renewable energy integration”, IEEE Transactions on Energy Conversion, Vol. 32, No. 4, (2017), 1574-1582. doi: 10.1109/TEC.2017.2710352.

20. Vaheedi, H., Sharifzadeh, M. and Al-Haddad, K., “Modified seven-level pack u-cell inverter for photovoltaic applications”, IEEE Journal of Emerging and Selected Topics in Power Electronics, Vol. 6, No. 3, (2018), 1508-1516. doi: 10.1109/JESTPE.2018.2821663.

21. Ye, Y., Cheng, K.W.E., Liu, J. and Ding, K., “A step-up switched-capacitor multilevel inverter with self-voltage balancing”, IEEE Transactions on Industrial Electronics, Vol. 61, No. 12, (2014), 6672-6680. doi: 10.1109/TIE.2014.2314052.

22. Zamiri, E., Vosoughi, N., Hosseini, S.H., Barzegarkhoo, R. and Sabahi, M., “A new cascaded switched-capacitor multilevel inverter based on improved series–parallel conversion with less number of components”, IEEE Transactions on Industrial Electronics, Vol. 63, No. 6, (2016), 3582-3594. doi: 10.1109/TIE.2016.2529563.

23. Yu, H., Chen, B., Yao, W. and Lu, Z., “Hybrid seven-level converter based on t-type converter and h-bridge cascaded under spwm and svm”, IEEE Transactions on Power Electronics, Vol. 33, No. 1, (2017), 689-702. doi: 10.1109/TPEL.2017.2664068.

24. Babaei, E. and Hosseini, S.H., “New cascaded multilevel inverter topology with minimum number of switches”, Energy Conversion and Management, Vol. 50, No. 11, (2009), 2761-2767. https://doi.org/10.1016/j.enconman.2009.06.032.

25. Prabaharan, N., Saravanan, S., Jerin, A.R.A. and Palansamy, K., “A reduced switch asymmetric multilevel inverter topology using
unipolar pulse width modulation strategies for photovoltaic application". Recent Developments on Power Inverters, (2017), 29-48. doi: 10.5772/67863.

26. Abd Halim, W.; Azam, T.N.A.T.; Applasamy, K.; and Jidin, A., "Selective harmonic elimination based on newton-raphson method for cascaded h-bridge multilevel inverter". International Journal of Power Electronics and Drive System (IJPEDS), Vol. 8, No. 3, (2017), 1193-1202. doi: 10.11591/ijpeds.v8.i3.pp1193-1202.

27. Wu, M.; Wang, K.; Yang, K.; Konstantinou, G.; Li, Y.W.; and Li, Y., "Unified selective harmonic elimination control for four-level hybrid-clamped inverters". IEEE Transactions on Power Electronics, Vol. 35, No. 11, (2020), 11488-11501. doi: 10.1109/TPEL.2020.2985090.

28. Dahidah, M.S.; Konstantinou, G.; and Agelidis, V.G., "A review of multilevel selective harmonic elimination pwm: Formulations, solving algorithms, implementation and applications". IEEE Transactions on Power Electronics, Vol. 30, No. 8, (2014), 4091-4106. doi: 10.1109/TPEL.2014.235526.

29. Perez-Basante, A.; Ceballos, S.; Konstantinou, G.; Pou, J.; Andreu, J. and de Alegría, I.M., "(2n+ 1) selective harmonic elimination pwm for modular multilevel converters: A generalized formulation and a circulating current control method". IEEE Transactions on Power Electronics, Vol. 33, No. 1, (2017), 802-818. doi: 10.1109/TPEL.2014.2355226.