Performance improvement of AC-DC power converters under unbalanced conditions

S.F. Zarei**a, M.A. Ghasemi**, H. Mokhtari*, and F. Blaabjerg

a. Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran.
b. Department of Electrical Engineering, Bu-Ali-Sina University, Hamadan, Iran.
c. Department of Energy Technology, Aalborg University, Aalborg, Denmark.

Received 3 May 2019; received in revised form 1 June 2019; accepted 25 June 2019

KEYWORDS
AC-DC power converters; Asymmetrical short circuit faults; DC link voltage control; Interlink converter; Unbalanced input voltages.

Abstract. In this paper, a single synchronous reference-frame based control method is proposed to improve the performance of AC-DC interlink converters feeding DC loads under unbalanced AC grid conditions. Unbalanced grid voltages cause undesirable double frequency (2ωb) oscillations on the DC link voltage in AC-DC converters. In the medium/high power applications, low switching frequency and the oscillatory power of the input filter considerably degrade the functionality of the existing methods for removing 2ωb ripples from DC link voltage. In this paper, an analytical equation for the terminal active power is derived considering the input filter inductance. Accordingly, suitable current references for the control are proposed to eliminate the undesirable 2ωb ripples from DC-link voltage considering low switching frequency. It is shown that the filter inductance adds a non-linear term to the active power equation, which complicates the current reference calculation. Also, a real-time recursive method is proposed to solve the equations and find the current references. To evaluate the performance of the proposed method, different grid unbalanced conditions, including asymmetrical short circuit faults, are applied to a test system in the PSCAD/EMTDC environment. Furthermore, the functionality of the proposed method is compared with that of the existing method for unbalanced conditions.

© 2021 Sharif University of Technology. All rights reserved.

** 1. Introduction

Voltage Source Converters (VSC) provide efficient and controllable power conversion from AC power to DC, and vice versa. DC power has been used in industrial plants [1–3] and High-Voltage Direct Current (HVDC) systems [4–6]. However, in recent years, trends to use DC power in the DC grid and DC microgrid have been on the rise. DC grids represent a future alternative to AC grids, which benefit from high efficiency, lower weight structure, and less footprint [7–10]. Specifically, medium-voltage DC grids are mainly preferred in the high power industry applications.

A VSC is responsible for regulating the DC voltage and controlling the exchanged power with the AC grid [11,12]. Therefore, any AC grid short circuit fault or disturbance directly affects the DC voltage. This becomes a more challenging issue considering the unbalanced nature of distribution systems and various asymmetrical temporary short-circuit faults in AC systems [13–15]. This problem is intensified in
high power applications where the DC-link voltage control-loop bandwidth (BW) is limited due to the low switching frequency [16]. A low control BW deteriorates the disturbance rejection capability of the converter [17]. Also, under unbalanced conditions, the effect of the power absorbed by the input filter inductor cannot be ignored. In this condition, the sum of the instantaneous active powers of the three phases is not zero anymore, which results in ripples with the frequency of $2\omega_0$ ($\omega_0$: fundamental frequency) on the instantaneous active power injected into the DC side and DC link capacitor. Furthermore, the filter inductance introduces a right-side zero in the linearized dynamic equation of the system, which can affect the stable operation of the converter [18]. To avoid this problem, the bandwidth of the DC link voltage control loop must be lowered, which again decreases the disturbance rejection capability of the converter. As a result, the conventional control of the DC link could not work properly under unbalanced conditions [18].

Under an unbalanced condition and during asymmetrical short circuit faults, due to the unbalanced grid voltages, the absorbed power from the grid has a pulsating component with the frequency of $2\omega_0$. This pulsating component flows through the DC link capacitor and causes the same frequency components on the DC link voltage. These components degrade the converter functionality and impose greater stress on the capacitor, converter switches, and the DC loads (in DC microgrids application). The power converter control methods under unbalanced conditions can be divided into five categories as follows [19–24]:

1. **Instantaneous Active Reactive Control (IARC):** In this method, the converter behaves like symmetric resistance at all three phases and absorbs instantaneous constant active power from the grid. Also, the reactive power ripple is considered to be zero under unbalanced conditions. Although this approach provides ripple-free instantaneous active power, the output currents are highly distorted;

2. **Instantaneously Controlled Positive-Sequence (ICPS):** In this method, the converter instantaneously controls the positive-sequence current in order to control the active power by forcing the negative sequence to zero. This method does not limit the reactive power ripples and less distorted currents are drawn. However, power quality of the currents is not satisfactory yet;

3. **Positive-Negative-Sequence Compensation (PNSC):** This method takes an active power from the grid by producing positive- and negative-sequence sinusoidal currents. In this scheme, sequence current components are selected such that active power $2\omega_0$ ripples are forced to zero;

4. **Average Active-Reactive Control (AARC):** In this method, the converter controls the average of the instantaneous active power. Since this method filters the active power ripples in the control system, the ripples still exist in the actual instantaneous active power;

5. **Balanced Positive-Sequence Control (BPSC):** In this method, the converter only absorbs a positive sequence current from the grid. Absorbing balanced currents from unbalanced grid results in instantaneous active power with relatively large ripples.

Among the five approaches, the first three ones (IARC, ICPS, and PNSC) provide a flow of ripple-free instantaneous active power from the grid at the point of connection. However, the first two ones result in harmonic polluted currents taken from the grid, which is not permitted due to the power quality limits. The absorbed currents are sinusoidal if the Positive-Negative Sequence Compensation (PNSC) method is employed. In this method, the positive and negative sequence components are selected to force the active power $2\omega_0$ ripples to zero.

Following a comparison of the different strategies, the PNSC method is the widely used method in the literature to control the power converter under unbalanced conditions [19–24]. The PNSC scheme is implemented in the Double Synchronous Reference Frame (DSRF) scheme proposed by [25–27]. A DSRF simultaneously employs two clockwise and counterclockwise synchronous reference frames to control the positive and negative sequence currents. Song and Nam [26] and Suh et al. [28] derive an instantaneous power expression at the grid connection point to calculate the current references to remove the pulsating components of the active power. They enhanced the converter performance under unbalanced conditions, but they did not consider the input AC filter effect. Having used the same method, Yazdani and Iravani [16] introduced a unified dynamic model and control strategy for the power converter. Nevertheless, because of using band trap filters in the control structure, the bandwidth of the system inherently is low. To overcome this, Hu and He [29] employed an approach based on the $\alpha\beta$ frame. Changing the frame from the grid voltage oriented synchronous $dq$ frame to the stationary $\alpha\beta$ frame loses the inherent benefit of the synchronous $dq$ frame, which is the decoupling between $d$ and $q$ axes and, also, complicates the control of the converter. Furthermore, upon improving the current controller in [30], the DC voltage regulation for asymmetric wind power Permanent Magnet Synchronous Generator (PMSG) systems in [31], instantaneous power control for suppressing the second-harmonic DC-Bus voltage in [32], power control of three-phase rectifiers under non-ideal grid conditions in [33], and direct power control of Pulse
Width Modulation (PWM) rectifier in [34,35] were also mentioned in assuming PNSC method. However, none of these methods consider the input filter inductance. Yongsur and Lipo [27], Hu and He [29], Rojin et al. [36] proposed control methods that controlled the instantaneous active power at the converter terminals using the terminal voltages instead of the grid voltages. Using the terminal voltages, the filter inductance is considered, and the power equations are linearized. However, the proposed controllers are non-linear. Researchers Almeda et al. [37], Zarei et al. [38], and Al-Akasheh and Yuan [39] proposed methods based on single grid voltage oriented synchronous dq frame. They proposed using a resonant compensator in the voltage control loop to mitigate the \(2\omega_m\) DC link voltage oscillations. This remedy requires high bandwidth for the voltage control loop, resulting in a high switching frequency. Furthermore, this method is presented for only the inverter mode of operation and the rectifying mode of operation has not been considered.

In this paper, the first, the problem is analytically formulated in a grid voltage-oriented single synchronous “dq” reference frame, which reduces the number of transformations and gives a better insight into the problem. Then, the inverter current references are calculated to remove the undesirable ripples from the active power. It is shown that the filter inductance adds a non-linear term to the instantaneous active power equation, which complicates the current reference calculation. Then, a recursive real-time strategy is proposed to find the current reference considering the filter inductance, which avoids undesirable ripples in the DC link voltage during unbalanced input voltage conditions. Furthermore, the current controller is modified in order to track the proposed current references.

The rest of the paper is organized as follows. The conventional control of the converters including the DC link voltage control strategy is introduced in Section 2. Section 3 describes the effects of the unbalanced AC grid on the DC link voltage quality. In Section 4, the proposed current references calculation and the current control strategy are presented. Finally, simulation results and the conclusion of the study are provided in Sections 5 and 6, respectively.

2. Conventional control of the power converters in normal balanced grid condition

Figure 1 shows the converter power circuit with its control loops and elements. In this structure, a grid voltage-oriented control strategy is used, which aligns the \(d\)-axis of the reference frame with the grid voltage space vector. Then, the working frame in this study is based on the grid voltage-oriented synchronous “dq” reference frame. Based on Figure 1, the dynamic equations of the converter input filter in the grid voltage oriented synchronous “dq” frame are:

\[
L_f \frac{dx_{id}}{dt} = -R_f x_{id} + L_f \omega x_{iq} + m_d \frac{V_{DC}}{2} - v_{gd},
\]

\[
L_f \frac{dx_{iq}}{dt} = -R_f x_{iq} - L_f \omega x_{id} + m_q \frac{V_{DC}}{2} - v_{gq}.
\]

In these equations, there are couplings between the \(d\) and \(q\) axis frames (\(+L_f \omega x_{id}\) and \(-L_f \omega x_{id}\)). To obtain independent dynamics, decoupling signals are fed

![Figure 1. AC-DC power converter circuit with its control loops.](image-url)
to the current control block. Also, to compensate the load dynamics, a feed-forward from the grid voltages \((v_{gd}, v_{gq})\) is used (see the current control block in Figure 1) [40].

A PI compensator is a commonly used controller in the literature for the current control block. The optimum PI coefficients are computed using the *amplitude optimization* method [41]. Based on [41], an optimum current control PI compensator is as follows:

\[
PI = \frac{1}{\tau} L f s + \tau f,
\]

where \(\tau^{-1}\) is the bandwidth of the current control loop, which is limited by the converter switching frequency.

Considering Eq. (3) along with Eqs. (1)–(2) and the current control block in Figure 1, the closed-loop transfer function of the current control loops, which is of first-order dynamic, is obtained in the following after applying the feed-forward and decoupling signals cancellation [18]:

\[
\frac{i_{qd}}{i_{qd}} = \frac{i_{qg}}{i_{qg}^o} = \frac{1}{1 + \tau s},
\]

where \(i_{qd}\) and \(i_{qg}^o\) are the current references in the \(d\) and \(q\) axis frames in the Laplace domain, respectively. The other blocks in Figure 1 are described in the following subsections.

### 2.1. Phase locked loop

Converters can control the DC link voltage and inject a predefined reactive power only when they are properly synchronized with the AC grid. Therefore, a proper synchronization algorithm must be utilized. A Phase-Locked Loop (PLL) is a commonly used method for synchronization purposes that estimates the angle of the grid voltage space vector. In three-phase systems, a PLL processes \(v_{gq}\) with a compensator and creates a synchronous phase angle, \(\theta\), using a resettable integrator, whose output is reset to zero whenever it exceeds \(2\pi\), as shown in Figure 1. This integrator is implemented by means of a Voltage-Controlled Oscillator (VCO) [41]. It is worth noting that a PLL compensator has an integrator, which guarantees a zero steady-state error in extracting the phase angle. Then, considering the grid voltage oriented control scheme, \(v_{gq}\) is settled at zero by the correct operation of the PLL [25].

### 2.2. Reactive power control block

As shown in Figure 1, the current reference in the \(q\) axis is computed from the reactive power set-point. The converter apparent power can be calculated in the grid voltage-oriented synchronous “dq” frame as:

\[
P_g + jQ_g = \frac{3}{2} (v_{gd} + jv_{gq})(i_{id} + ji_{iq})^*,
\]

Upon employing the grid voltage-oriented control scheme and considering the PLL operation, \(v_{gq}\) will be reduced to zero and the input active and reactive power equations can be simplified as:

\[
P_g = \frac{3}{2} v_{gd} i_{id}.
\]

\[
Q_g = -\frac{3}{2} v_{gd} i_{iq}.
\]

Using Eq. (7) and considering the reactive power injected by the AC filter capacitance, the current reference in the \(q\) axis will be obtained from the reactive power set point as:

\[
i_{qg}^{ref} = \frac{Q_g^*}{\omega L_g} + \frac{3}{2} C_f \omega v_{gd}.
\]

where \(Q_g^*\) is the converter reactive power.

### 2.3. DC link voltage control block

As mentioned earlier, control of the DC link voltage is the main duty of the converter to provide DC loads with a reliable power. The dynamic equation of the DC link capacitor can be rewritten as follows:

\[
P_{in} = P_{out} + \frac{1}{2} C_{DC} \frac{d}{dt}(V_{DC}^2).
\]

The conventional control scheme assumes that \(P_{in}\) can be replaced by \(P_g\) which is the absorbed power by the converter at the grid connection point [18]. Therefore, using Eqs. (6) and (9), one can write:

\[
\frac{3}{2} v_{gd} \dot{i}_{td} = P_{out} + \frac{1}{2} C_{DC} \frac{d}{dt}(V_{DC}^2).
\]

In Eq. (10), \(P_{out}\) can be considered as a disturbance that can be compensated by a feed-forward signal, as shown in the DC link voltage control block in Figure 1. The second term on the right-hand side of Eq. (10) contains a nonlinear term that complicates the DC link voltage controller design. To remove this nonlinearity and simplify the controller design, the energy stored in the DC link capacitor \(W_{DC}\) (a \(\frac{1}{2} V_{DC}^2\)) is defined as a new control variable instead of the DC link voltage [42, 43]. This remedy converts the nonlinear equation (10) to a linear one as:

\[
\frac{3}{2} v_{gd} \dot{i}_{td} = P_{out} + \frac{d}{dt}(W_{DC}).
\]

Eq. (11) shows that \(i_{td}\) is the single control input by which \(W_{DC}\) settles at its set-point. Hence, the reference value of \(i_{td}\) must be obtained from the DC link voltage control loop as given in Eq. (12) [42] and it is shown in Figure 1 (see DC link voltage control block):

\[
i_{td}^* = \frac{P_{out}}{\omega_L v_{gd}} + PI.(W_{DC}^* - W_{DC}).
\]

As mentioned earlier, the first term on the right-hand side of Eq. (12) is a feed-forward signal to compensate the effect of \(P_{out}\). Also, the PI compensator with
proper tuning ensures that \( W_{DC} \) will reach its reference value with a zero steady state error.

3. Effects of AC grid asymmetrical faults and imbalances on the converter operation and the DC link voltage control

The interlink converter regulates its DC side voltage and reactive power. Also, it is mentioned that asymmetrical faults and imbalances in the AC grid can disturb the DC side voltage control functionality. To discuss this challenge, assume that the AC grid voltages and currents in the stationary “abc” reference frame are unbalanced as follows:

\[
\begin{align*}
v_{ya} &= V_1 \cos(\theta) + V_2 \cos(\theta + \delta) \\
v_{yb} &= V_1 \cos(\theta - \frac{2\pi}{3}) + V_2 \cos(\theta + \delta + \frac{2\pi}{3}) \\
v_{yc} &= V_1 \cos(\theta + \frac{2\pi}{3}) + V_2 \cos(\theta + \delta - \frac{2\pi}{3})
\end{align*}
\]  

(13)

\[
\begin{align*}
i_{ia} &= I_1 \cos(\theta - \alpha_1) + I_2 \cos(\theta - \alpha_2) \\
i_{ib} &= I_1 \cos(\theta - \alpha_1 - \frac{2\pi}{3}) + I_2 \cos(\theta - \alpha_2 + \frac{2\pi}{3}) \\
i_{ic} &= I_1 \cos(\theta - \alpha_1 + \frac{2\pi}{3}) + I_2 \cos(\theta - \alpha_2 - \frac{2\pi}{3})
\end{align*}
\]  

(14)

where subscripts 1 and 2 indicate positive and negative sequence components, respectively. Also, \( \alpha_1, \alpha_2, \) and \( \delta \) are the corresponding phase angles.

Substituting Eqs. (13) and (14) into Eq. (15) along with some simplification results in Eq. (16), which is the total instantaneous active power flowing from the AC grid to the converter:

\[
P_g = v_{ya,i_{ta}} + v_{yb,i_{tb}} + v_{yc,i_{tc}}.
\]  

(15)

\[
P_g = \frac{3}{2} \left[ V_1 I_1 \cos(\alpha_1) + V_2 I_2 \cos(\alpha_2 + \delta) \right] + \frac{3}{2} \left[ V_2 I_1 \cos(\theta + \delta - \alpha_1) + V_1 I_2 \cos(\theta - \alpha_2) \right].
\]  

(16)

The second part on the right-hand side of Eq. (16) is of pulsating nature with a frequency of \( 2\omega_0 \).

Besides, the instantaneous power absorbed by the AC filter is also important in this regard. To clarify the subject even more, the instantaneous power of the input filter is:

\[
P_{L_f} = L_f \left[ \frac{di_{ta}}{dt} i_{ta} + \frac{di_{tb}}{dt} i_{tb} + \frac{di_{tc}}{dt} i_{tc} \right].
\]  

(17)

Using Eq. (14) and after some simplifications, Eq. (17) changes to:

\[
P_{L_f} = -3L_f \omega I_1 I_2 \sin(2\theta + \alpha_1 + \alpha_2).
\]  

(18)

As shown in Eq. (18), the instantaneous power of \( L_f \) has a zero average value and an oscillating component with the frequency of \( 2\omega_0 \) in the unbalanced current condition \( (I_2 \neq 0) \). This oscillating component affects the DC side voltage, specifically when there are severe faults and imbalances in the AC grid. In other words, flowing of an oscillating power into the DC side as well as the DC link capacitor based on Eq. (9) causes the DC link voltage to have an undesirable ripple with the same frequency.

It is worth noting that the instantaneous power of \( P_{L_f} \) can be forced to zero by the flow of balanced currents \( (I_2 = 0) \) through the input filter. This control strategy is called BPSC scheme, as described in Section 2, which only absorb a positive sequence current from the grid. As mentioned earlier, absorbing balanced currents from unbalanced grid results in instantaneous active power with relatively large ripples. For this reason, the studies in the literature have widely used PNSC scheme which absorbs both positive and negative sequence currents under unbalanced conditions. However, the impact of filter instantaneous power \( P_{L_f} \) should be considered in the current reference calculation, which has been considered and covered in this paper.

In the next section, the proposed control methods are presented to overcome the above challenges.

4. Proposed control scheme for AC-DC converter under unbalanced AC grid condition

In high power-consuming applications, the switching frequency of converters is limited to a few kHz and therefore, the bandwidth of the current and DC link voltage control loops is rather low. This means that the DC link voltage control loop cannot compensate the pulsating components of the voltage ripples. Also, the ripples with a frequency of \( 2\omega_0 \) in the converter input filter are important in this case since they affect the pulsating power delivered to the DC side of the converter.

Considering the limited BW and the input filter inductance effect, this paper proposes the current references in the grid voltage-oriented synchronous “dq” reference frame to remove the ripples from the instantaneous active power and the DC link voltage. Also, the current controller \((G_i(s))\) is modified to ensure accurate reference tracking.

4.1. Proposed current references and their calculation approach

In this part, the current references in the grid-voltage oriented synchronous “dq” reference frame are calculated such that the ripples with a frequency of \( 2\omega_0 \) in the instantaneous active power are removed. Eq. (19) shows the power balance at the converter terminal:

\[
P_m = P_g - P_{L_f}.
\]  

(19)
where $P_g$ and $P_{L_g}$ are given in Eqs. (16) and (18), respectively. Substituting Eqs. (16) and (18) into Eq. (19) along with doing some simplification yields:

$$P_{in} = \frac{3}{2} V_1 x_1 + \frac{3}{2} V_2 [x_3 \cos(\delta) + x_4 \sin(\delta)] + \frac{3}{2} [V_2 x_1 \cos(\delta) - V_2 x_2 \sin(\delta) + V_1 x_3 + 2 L_f \omega (x_2 x_3 + x_1 x_4)] \cos(\theta)$$

$$- \frac{3}{4} [V_2 x_1 \sin(\delta) + V_2 x_2 \cos(\delta) + V_1 x_4 - 2 L_f \omega (x_2 x_4 - x_1 x_3)] \sin(\theta),$$

where $x_1$, $x_2$, $x_3$, and $x_4$ are $I_1 \cos(\alpha_1)$, $I_1 \sin(\alpha_1)$, $I_2 \cos(\alpha_2)$, and $I_2 \sin(\alpha_2)$, respectively.

This equation in comparison with Eq. (6) shows the instantaneous active power at the terminal of the converter ($P_{in}$) and not at the grid connection point ($P_g$). As it is expected, $P_{in}$ has a DC and a pulsating component. The DC component is equal to the constant active power reference of $P_{ref}^*$ in Figure 1, which comes from the DC link voltage control loop, and the pulsating part should be settled to zero. In doing so, proper values of $x_1$, $x_2$, $x_3$, and $x_4$ can be obtained by solving Eqs. (21)–(23):

$$P_{ref}^* = \frac{3}{2} V_1 x_1 + \frac{3}{2} V_2 [x_3 \cos(\delta) + x_4 \sin(\delta)],$$

$$V_2 x_1 \cos(\delta) - V_2 x_2 \sin(\delta) + V_1 x_3 + 2 L_f \omega (x_2 x_3 + x_1 x_4) = 0,$$

$$V_2 x_1 \sin(\delta) + V_2 x_2 \cos(\delta) + V_1 x_4 + 2 L_f \omega (x_2 x_4 - x_1 x_3) = 0.$$

Eqs. (22) and (23) ensure that the terminal power will not have a pulsating component, thereby removing the pulsating component from the DC link voltage. To find the unknown four variables in Eqs. (21)–(23), another equation is needed. By computing the grid voltage-oriented synchronous “dq” frame components of the currents in Eq. (14) and substituting them into Eq. (7), the DC component of the reactive power gives the fourth equation as follows:

$$Q_{ref} = -\frac{3}{2} V_1 x_2.$$

Solving Eqs. (21)–(24) gives the unknown variables $x_1$, $x_2$, $x_3$, and $x_4$, which are equal to $I_1 \cos(\alpha_1)$, $I_1 \sin(\alpha_1)$, $I_2 \cos(\alpha_2)$, and $I_2 \sin(\alpha_2)$, respectively. Then, substituting these variables into Eq. (14) and calculating the grid voltage oriented synchronous dq frame equivalents of the currents give the current control references as:

$$I_{d}^{ref} = x_1 + x_3 \cos(\theta) - x_4 \sin(\theta),$$

$$I_{q}^{ref} = x_2 - x_3 \sin(\theta) - x_4 \cos(\theta).$$

These current references ensure that the undesirable oscillations on the DC link voltage will be removed.

It is worth noting that the grid voltage parameters of $V_1$, $V_2$, and $\delta$ are needed to solve the above equations. They can be obtained by measuring the grid voltage, transferring them to the grid-voltage oriented synchronous “dq” reference frame, and using a method based on a virtual quadrature signal generator as described in [44]. Using this method ensures a minimum interference over the control loop with a fast response and a smooth overshoot [44].

As shown in Eqs. (21)–(24), the equations for calculating the current references are nonlinear and cannot be solved by routine methods. To solve them, the following real-time recursive method is proposed:

**Step 1.** Eq. (26) is the first equation, which is used in the first step of calculation obtained from Eq. (21), where superscripts “$k$” and “$k-1$” represent the values at “$k$” and “$k-1$” time steps. Using this equation, $x_1^k$ can be obtained by substituting previous step values of $x_2$ and $x_3$ into Eq. (26). It should be mentioned that initial values of $x_2$ and $x_4$ ($x_2^0$ and $x_4^0$) are considered zero in the first step of simulation when running the system.

$$\frac{3}{2} V_1 x_1^k = P_{ref}^* - \frac{3}{2} V_2 [x_3^{k-1} \cos(\delta) + x_4^{k-1} \sin(\delta)].$$

**Step 2.** Using $x_1^k$ obtained by the previous step and considering $x_2^k$ from Eq. (24), $x_3^k$ and $x_4^k$ are given in Eq. (27) as shown in Box I.

**Step 3.** In this step, the values $x_3^k$ and $x_4^k$ obtained from Step 2 are used in Step 1 to determine $x_1^{k+1}$. By calculating $x_1^{k+1}$, $x_3^{k+1}$ and $x_4^{k+1}$ values are

$$[x_1^{k+1} \ x_2^{k+1} \ x_3^{k+1} \ x_4^{k+1}] = \left[\frac{V_2}{(V_1 + 2 L_f \omega x_2^k)^2 + (2 L_f \omega)^2 \ x_1^k} \right] \times \left[\begin{array}{c}
\frac{1}{2} \ (V_1 (-x_1^k \ cos(\delta) + x_2^k \ sin(\delta)) + 2 L_f \ omega \ sin(\delta) (x_2^{k+1} + x_4^{k+1}))
\frac{1}{2} \ (V_1 (-x_1^k \ sin(\delta) + x_2^k \ cos(\delta)) - 2 L_f \ omega \ cos(\delta) (x_4^{k+1} + x_2^{k+1}))
\end{array}\right].$$

Box I
computed using Eq. (27) according to Step 2. This recursive process is continuously performed in each step, and the current references of Eq. (25) are updated correspondingly.

It is worth noting that the proposed current reference generation method works in real time, which takes the inputs and accordingly produces proper current references under both balanced and unbalanced conditions. Under the balanced condition, according to Eq. (27), the resulting current references are also balanced since $V_2 = 0$. Following the occurrence of an unbalanced condition, $V_2$ will take a non-zero value and then, the proposed method automatically updates the current references in a real-time scheme. Figure 2 graphically represents the proposed procedure for obtaining the proposed current references.

4.2. Modified current controller
As Eq. (25) shows, the derived current references have pulsating components in addition to a constant component. Then, the controller should have a large gain for this pulsating component as well as for the constant component. To ensure this, the following modified compensator is suggested:

$$C_i(s) = \frac{1}{\tau} \frac{L_f s + R_f}{s} \frac{s^2 + 2\zeta(2\omega_0) s + (2\omega_0)^2}{s^2 + (2\omega_0)^2},$$

(28)

where the gain $1/\tau$ demonstrates the bandwidth of the current controller.

This compensator has an integrator, which ensures a zero steady-state error in tracking the constant component of the current references. Also, another resonant term is employed to ensure a zero steady-state error for the components with the frequency of $2\omega_0$. Finally, to improve the transient behavior of the current control loop, zero as the value of the input filter pole $s = -(R_f + r_m)/L_f$ is also added to this compensator.

Under unbalanced conditions, the input signal of the PLL ($\delta_k$) has $2\omega_0$ term ripples, which may degrade the PLL operation and the synchronization process. In order to solve this problem, a modified PLL compensator is used as follows [18]:

$$C_{PLL} = k_1 \frac{s + z}{s^2 + 2\zeta(2\omega_0) s + (2\omega_0)^2}.$$

(29)

where $k_1$ and $z$ are the compensator gain and zero, respectively.

This compensator has a mid-reject characteristic in the frequency of $2\omega_0$. Therefore, the negative sequence components characterized by pulsating nature at a frequency of $2\omega_0$ will be removed. A pole at $s = 0$ is also added to ensure a zero steady-state error in finding the synchronous angle. Moreover, to improve this frequency and time-domain characteristics of the PLL loop, zero to $s = -z$ has also been added.

5. Simulation result
This section examines the functionality of the proposed method. The test system in Figure 1 is simulated, which consists of a 20 kV AC grid with its Thévenin equivalent, a 20/5 kV 16 MVA transformer ($\Delta - \Delta$ connection) with 5% leakage reactance, and a 16 MVA converter that regulates the DC link voltage. The DC link voltage is selected as 10 kV and the total load of the DC grid is 10 MW (two 5 MW loads). It is further assumed that the AC grid is an unbalanced network with $V^-/V^+$ ratio of 6%. The modified and conventional PLL compensators are given in Eqs. (30) and (31), respectively.

$$C_{PLL} = \frac{0.06 \times s + 2.21}{s} \frac{s^2 + (2\pi \times 100)^2}{s^2 + 1538 \times s + (2\pi \times 100)^2}.$$

(30)

$$C_{PLL} = \frac{0.07 \times s + 5.17}{s}.$$

(31)

The converter parameters are shown in Table 1.
Table 1. Converter parameters.

| Parameter | Value  | Parameter | Value  |
|-----------|--------|-----------|--------|
| $R_f$     | 0.01 Ω | $C_{DC}$  | 1000 μF |
| $L_f$     | 3.5 mH | $f_{sw}$  | 2 kHz  |
| $C_f$     | 250 μF | DC load   | 10 MW  |

Also, the current controller and the DC link voltage controllers are:

$$C_i = \frac{2.19s + 6.25}{s^2 + 620s + (2\pi \times 100)^2}, \quad (32)$$

$$C_v = \frac{96s + 3000}{s}. \quad (33)$$

The AC grid is simulated with its Thevenin model with an equivalent impedance of 0.8 Ω and the voltage values of (in kV):

$$V_a = 11.55 \angle 0, \quad V_b = 10.43 \angle -118, \quad V_c = 12.36 \angle 122.$$  

To show the performance of the proposed scheme, different scenarios are considered for the test system of Figure 1, and it is compared with that of the existing method in the literature. The compared existing method works based on removing double frequency oscillations from instantaneous active power at the grid connection point. This method improves the converter’s performance under unbalanced conditions compared to the conventional method described in Section 2. However, the input filter inductance effect has not been included.

5.1. Evaluation of the PLL response
In this part, the operations of the conventional and modified PLL compensators are compared. Assume that the converter has been connected to the AC grid and the grid voltages are unbalanced at the imbalance ratio of 6%. A temporary Single Line to Ground (SLG) fault in the location shown in Figure 1 with $R_{fault} = 1$ Ω occurs at $t = 1.5$ sec. The stationary “abc” and the grid-voltage oriented synchronous “dq” reference frames voltage waveforms on the converter side of the transformer are depicted in Figure 3(a) and (b), respectively. As shown in the figure, due to the delta connection of the transformer, the effect of an SLG fault in the grid side of the transformer appears at other two phases on the converter side of the transformer. The output frequencies of the conventional and modified PLLs are depicted in Figure 4. As shown in the figure, the conventional PLL finds the frequency of the AC grid with 5% ripple when the grid is unbalanced. However, during the fault, the frequency oscillates in a larger range, and then it adversely affects the power converter functionality. On the other hand, the modified PLL tracks the frequency of the AC grid with negligible ripple in both normal and faulty conditions. To provide a fair comparison in the following subsections, the modified PLL is employed for both proposed and existing methods.

5.2. Operation under unbalanced condition
To investigate the steady-state operation of the proposed method, two 5 MW load step changes at times 0.75 sec and 1 sec are applied on the DC side of the power converter. The grid voltages are unbalanced at the imbalance ratio of 6%, which are shown in Figure 5(a). The DC link voltage waveforms for both the existing and proposed methods are depicted...
in Figure 5(b). As shown in this figure, there are oscillations (2ω₀ components) with a small amplitude (2.5%) in the response of the existing method, which is allowed in terms of standard limits. On the other hand, the proposed method has effectively eliminated these ripples.

5.3. Operation under moderate short circuit faults
An SLG fault with \( R_{fault} = 1 \, \Omega \) occurs on the grid side of the transformer at \( t = 1.5 \, \text{sec} \). Figure 6(a) shows the power converter input voltages in which two phases “a” and “b” are affected by the fault due to the delta connection of the transformer. Figure 6(b) demonstrates the response of the proposed and existing methods. As expected, the ripples on the DC side voltage increase if the existing method is used, but it is eliminated by the proposed method.

5.4. Operation under severe short circuit fault
In this part, a severe SLG fault with \( R_{fault} = 1 \, \Omega \) is applied to the system at 1.5 sec. This fault extremely decreases the phase voltage on the grid side of the transformer. The converter-side voltage of the transformer and the DC link voltages with the existing and proposed methods are presented in Figure 7(a) and (b), respectively. As can be seen from this figure, there are pulsating voltage ripples with a large amplitude when the existing control is employed, while the proposed method effectively eliminates these ripples. This large value of oscillation creates over-voltage on the DC link voltage, which may unnecessarily trigger the DC side over-voltage protection even under temporary short-circuit faults with a small duration (of few hundreds of milliseconds).

The input currents are depicted in Figure 7(c) and (d) for the proposed and existing schemes, respectively. As shown in Figure 7(d), ignoring the impact of the filter inductance in the control scheme of the existing method results in current references with a large amplitude. However, considering the filter inductance in the proposed control scheme considerably improves the current references and correspondingly the actual currents, as shown in Figure 7(c). This is also an important subject in terms of power converter over-current protection. Power converters are protected against over-currents by means of current limiter incorporated into the current control scheme. The current limiter instantaneously applies a limit to output current and in the case of an overload or a short-circuit fault, the output current amplitude is limited. In such circumstances, the DC link controller cannot maintain the control task, and the power converter should be tripped. According to the results in Figure 7(c) and (d), using the existing control scheme may result in activation of the current limiter, which is avoided by employing the proposed
scheme. Therefore, using the proposed method not only avoids any unnecessary disconnection of the power converter due to the double frequency ripples in DC link voltage, but also improves the power quality of the input currents drawn from the grid.

Figure 8. The variations on the waveforms of $V_1$ and $V_2$ and calculated values of $x_1$, $x_2$, $x_3$, and $x_4$ when a severe single-line-to-ground fault with $R_{fault} = 1 \Omega$ occurs on the grid side of the transformer at $t = 1.5$ sec: (a) $V_1$ and $V_2$ variations, (b) $x_1$ variation, (c) $x_2$ variation, (d) $x_3$ variation, and (e) $x_4$ variation.

To further analyze the proposed real-time recursive method, the variations of the variables $x_1$, $x_2$, $x_3$, and $x_4$ are depicted in Figure 8. As shown in Figure 8 (a), by applying the fault at $t = 1.5$ sec, the positive sequence voltage decreases from 4 kV to 2.78 kV, and the negative sequence voltage increases from 0.25 kV to 1.17 kV, which shows a severe unbalanced condition. As mentioned earlier, before fault occurrence, the grid is unbalanced at the imbalance ratio of 6% (i.e., 0.25/4=0.06) and it increases to 42%
(1.17/2.78=0.42) when the fault occurs. By occurring
the fault, the proposed method automatically updates
x₁, x₂, x₃, and x₄ values to find the proper current
references as it works in real time with a closed-loop
manner. The variations of x₁, x₂, x₃, and x₄ are
depicted in figures 8(b)-(e), respectively. As shown
in these figures, when the fault occurs, the values are
changed from previous steady-state values (unbalanced
condition) to the new steady-state values (short circuit
condition). As can be seen from the results, the
proposed method does not need any fault occurrence
detection strategy, since the values are updated in real
time in a closed-loop system, as described in Figure 2.

6. Conclusion

This paper enhanced the performance of the power
converters by reducing the pulsating (2ωₘ) ripples in
the DC link voltage under unbalanced input voltage
conditions. This performance improvement becomes
more essential in medium/high power applications in
which the switching frequency is low, and the effect of
the input filter cannot be neglected. In this paper, the
problem was analytically formulated considering the
input filter inductance. Then, a recursive approach was
proposed for solving the related nonlinear equations to
determine the proper current references. Also, in order
to ensure current reference tracking with a sinusoidal
reference, the compensator performance was improved
upon adding a resonant transfer function with a mid-
pass filter characteristic. The performance of the
proposed method was examined using different time
domain simulations in the PSCAD/EMTDC environ-
ment. The results indicated that with the changes
made to the control system and by determining proper
current references, the performance of the overall
system in removing the pulsating terms from the DC-
link and the instantaneous output power was enhanced
compared to the results of existing approach as in the
literature.

Nomenclature

\( m_{abc} \) Modulation indices in “abc” frame
\( m_d, m_q \) Modulation indices in grid voltage
oriented synchronous “dq” frame
\( V_{gabc} \) Grid voltages in “abc” frame
\( i_{abc} \) Terminal currents in “abc” frame
\( i_{abc} \) Output currents in “abc” frame
\( V_{dq} \) Grid voltages in grid voltage oriented
synchronous “dq” frame
\( i_{dq} \) Terminal currents in grid voltage
oriented synchronous “dq” frame
\( i_{odq} \) Output currents in grid voltage
oriented synchronous “dq” frame

\( i_{td}, i_{tq} \) Terminal current references in grid
voltage oriented synchronous “dq” frame
\( V_{id}, V_{iq} \) Terminal voltage references in grid
voltage oriented synchronous “dq” frame produced by current controller
\( V_{DC} \) DC link voltage
\( P_g \) Instantaneous active power in the grid
connection point
\( P_{in} \) Instantaneous active power in converter
terminal point
\( P_{out} \) Instantaneous active power in DC
loads side
\( \omega, \theta \) Frequency and angular frequency
produced by phase locked loop
\( R_f \) Equivalent for input filter resistance
and conduction and switching losses of
the converter
\( L_f, C_f \) Converter filter inductance, and
capacitance
\( P_{ref} \) Active power reference produced by
DC-link voltage control loop
\( Q_s \) Reactive power reference
\( C_{DC} \) DC link capacitor capacitance

abc/dq “abc” to “dq” transformation

Acknowledgment

This work was supported by the Iran National Science
Foundation (INSF) [grant number 90004908].

References

1. Dragičević, T., Lu, X., Vasquez, J.C., et al. “DC
microgrids-Part II: A review of power architectures,
applications, and standardization issues”, IEEE Trans-
actions on Power Electronics, 31(5), pp. 3528-3549
(2016).

2. Wu, B., High-Power Converters and AC Drives, John
Wiley & Sons (2006).

3. Dragičević, T., Lu, X., Vasquez, J.C., et al. “DC
microgrids-Part I: A review of control strategies
and stabilization techniques”, IEEE Transactions on
Power Electronics, 31(7), pp. 4876–4891 (2016).

4. Haugland, P. “It’s time to connect: Technical descrip-
tion of HVDC Light® technology”, ABB Technical
Report (2008).

5. Dorn, J., Davies, M., Dommaschk, M., et al. HVDC
PLUS-Basics and Principle of Operation, Power
Transmission Division and Power Transmission Solu-
tions, Energy Sector, Siemens A, Germany (2011).

6. Mura, F. and Doncker, R.D., Preparation of a
Medium-Voltage DC Grid Demonstration Project,
7. Kwon, M. and Choi, S. “Control scheme for autonomous and smooth mode switching of bidirectional DC-DC converters in a DC microgrid”, *IEEE Transactions on Power Electronics, 33*(8), pp. 7094-7104 (2018).

8. Li, X., Guo, L., Li, Y., et al. “Flexible interlinking and coordinated power control of multiple DC microgrids clusters”, *IEEE Transactions on Sustainable Energy, 9*(2), pp. 904-915 (2018).

9. Xia, Y., Wei, W., Yu, M., et al. “Power management for a hybrid AC/DC microgrid with multiple subgrids”, *IEEE Transactions on Power Electronics, 33*(4), pp. 3520-3533 (2018).

10. Aplonia, E., Meng, K., Al Hosani, M., et al. “Unified power flow algorithm for standalone AC/DC hybrid microgrids”, *IEEE Transactions on Smart Grid, 10*(1), pp. 630-649 (2019).

11. Eghtedarpour, N. and Farjah, E. “Power control and management in a hybrid AC/DC microgrid”, *IEEE Transactions on Smart Grid, 5*(3), pp. 1494-1505 (2014).

12. Ghasemi, M.A., Parmiani, M., Zarei, S.F., et al. “Fast maximum power point tracking for PV arrays under partial shaded conditions”, In *18th European Conference on Power Electronics and Applications (EPE’16 ECCE Europe)*, pp. 1-12 (2016).

13. Ashouri, M., Khazmij, H., da Silva, F.F., et al. “Protection of multi-terminal VSC-HVDC grids based on the response of the first carrier frequency harmonic current”, In *2018 53rd International Universities Power Engineering Conference (UPEC)*, pp. 1-5 (2018).

14. Zarei, S.F. and Parmiani, M. “A comprehensive digital protection scheme for low-voltage microgrids with inverter-based and conventional distributed generations”, *IEEE Transactions on Power Delivery, 32*(1), pp. 441-452 (2017).

15. Zarei, S.F., Mohbati, H., Ghasemi, M.A., et al. “Reinforcing fault ride through capability of grid forming voltage source converters using an enhanced voltage control scheme”, *IEEE Transactions on Power Delivery, 34*(5), pp. 1827-1842 (2018).

16. Yazdani, A. and Iravani, R. “A unified dynamic model and control for the voltage-sourced converter under unbalanced grid conditions”, *IEEE Transactions on Power Delivery, 21*(3), pp. 1620-1629 (2006).

17. Zarei, S.F., Mohbati, H., and Ghasemi, M.A. “Enhanced control of grid forming VSCs in a micro-grid system under unbalanced conditions”, In *9th Annual Power Electronics, Drives Systems and Technologies Conference (PEDSTC)*, pp. 380-385 (2018).

18. Yazdani, A. and Iravani, R., *Voltage-Sourced Converters in Power Systems: Modeling, Control, and Applications*, John Wiley & Sons (2010).

19. Rodriguez, P., Timbus, A.V., Teodorescu, R., et al. “Flexible active power control of distributed power generation systems during grid faults”, *IEEE Transactions on Industrial Electronics, 54*(5), pp. 2583-2592 (2007).

20. Camacho, A., Castilla, M., Miret, J., et al. “Flexible voltage support control for three-phase distributed generation inverters under grid fault”, *IEEE Transactions on Industrial Electronics, 60*(4), pp. 1429-1441 (2013).

21. Miret, J., Castilla, M., Camacho, A., et al. “Control scheme for photovoltaic three-phase inverters to minimize peak currents during unbalanced grid-voltage sags”, *IEEE Transactions on Power Electronics, 27*(10), pp. 4262-4271 (2012).

22. Camacho, A., Castilla, M., Miret, J., et al. “Active and reactive power strategies with peak current limitation for distributed generation inverters during unbalanced grid faults”, *IEEE Transactions on Industrial Electronics, 62*(8), pp. 1515-1526 (2015).

23. Guo, X., Liu, W., and Lu, Z. “Flexible power regulation and current-limited control of the grid-connected inverter under unbalanced grid voltage faults”, *IEEE Transactions on Industrial Electronics, 64*(9), pp. 7425-7432 (2017).

24. Tafti, H.D., Maswood, A.I., Konstantinou, G., et al. “Active/reactive power control of photovoltaic grid-tied inverters with peak current limitation and zero active power oscillation during unbalanced voltage sags”, *IET Power Electronics, 11*(6), pp. 1066-1073 (2018).

25. Teodorescu, R., Liserre, M., and Rodriguez, P., *Grid Converters for Photovoltaic and Wind Power Systems*, 29, John Wiley & Sons (2011).

26. Song, H. and Nam, K. “Dual current control scheme for PWM converter under unbalanced input voltage conditions”, *IEEE Transactions on Industrial Electronics, 46*(5), pp. 955-960 (1999).

27. Yongnug, S. and Lipo, T.A. “Control scheme in hybrid synchronous stationary frame for PWM AC/DC converter under generalized unbalanced operating conditions”, *IEEE Transactions on Industry Applications, 42*(3), pp. 825-835 (2006).

28. Suh, Y., Tijaras, V., and Lipo, T.A. “A control method in dq synchronous frame for PWM boost rectifier under generalized unbalanced operating conditions”, In *2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference, Proceedings (Cat. No. 02CH37289)*, pp. 1425-1430 (2002).

29. Hu, J. and He, Y. “Modeling and control of grid-connected voltage-sourced converters under generalized unbalanced operation conditions”, *IEEE Transactions on Energy Conversion, 23*(3), pp. 903-913 (2008).

30. Ali, Z., Christofides, N., Hadjidemetriou, L., et al. “An advanced current controller with reduced complexity
and improved performance under abnormal grid conditions”, In IEEE Manchester Power Tech, pp. 1-6 (2017).

31. Hu, Y., Zhu, Z.Q., and Olsavíc, M. “An improved method of DC bus voltage pulsation suppression for asymmetric wind power PMSG systems with a compensation unit in parallel”, IEEE Transactions on Energy Conversion, 32(3), pp. 1231–1239 (2017).

32. Hu, Y., Zhu, Z.Q., and Olsavíc, M. “Instantaneous power control for suppressing the second-harmonic DC-bus voltage under generic unbalanced operating conditions”, IEEE Transactions on Power Electronics, 32(5), pp. 3908–4006 (2017).

33. Zhou, D., Tu, P., and Tang, Y. “Multivector model predictive power control of three-phase rectifiers with reduced power ripples under nonideal grid conditions”, IEEE Transactions on Industrial Electronics, 65(9), pp. 6850–6859 (2018).

34. Zhang, Y., Qu, C., and Gao, J. “Performance improvement of direct power control of PWM rectifier under unbalanced network”, IEEE Transactions on Power Electronics, 32(3), pp. 2319–2328 (2017).

35. Zhang, Y., Gao, J., and Qu, C. “Relationship between two direct power control methods for PWM rectifiers under unbalanced network”, IEEE Transactions on Power Electronics, 32(5), pp. 4084–4094 (2017).

36. Reis, D., Bojó R.I., Limongi, L.R., et al. “New stationary frame control scheme for three-phase PWM rectifiers under unbalanced voltage dips conditions”, IEEE Transactions on Industry Applications, 46(1), pp. 268–277 (2010).

37. Almeida, P.M., Monteiro, K.M., Barbosa, P.G., et al. “Improvement of PV grid-tied inverters operation under asymmetrical fault conditions”, Solar Energy, 133, pp. 363–371 (2016).

38. Zarei, S.F., Ghasemi, M.A., Peyghami, S., et al. “Characterization of proportional-integral-resonant compensator for DC link voltage control”, In 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), pp. 1–8 (2018).

39. Al-Alyashe, M. and Yuan, X. “Application of non-ideal resonant controllers for DC link voltage ripple reduction in large wind turbine converters, 8th IET International Conference on Power Electronics, Machines and Drives (PEMD 2016), Glasgow, pp. 1-6 (2016).

40. Delghavi, M.B. and Yazdani, A. “Islanded-mode control of electronically coupled distributed-resource units under unbalanced and nonlinear load conditions”, IEEE Transactions on Power Delivery, 26(2), pp. 661–673 (2011).

41. Zamani, M.A. Yazdani, A., and Sidhu, T.S. “A control strategy for enhanced operation of inverter-based microgrids under transient disturbances and network faults”, IEEE Transactions on Power Delivery, 27(4), pp. 1737–1747 (2012).

42. Yazdani, A. and Dash, P.P. “A control methodology and characterization of dynamics for a photovoltaic (PV) system interfaced with a distribution network”, IEEE Transactions on Power Delivery, 24(3), pp. 1538–1551 (2009).

43. Khajehoddin, S.A., Karimi-Ghartemani, M., Jain, P.K., et al. “A control design approach for three-phase grid-connected renewable energy resources”, IEEE Transactions on Sustainable Energy, 2(4), pp. 423–432 (2011).

44. Rizzo, M., Lisserre, M., Bueno, E.J., et al. “Distortion-free saturators for power converters under unbalanced conditions”, IEEE Transactions on Power Electronics, 30(6), pp. 3364–3375 (2014).

Biographies

Seyed Fariborz Zarei received the BSc degree in Electrical Engineering from Amirkabir University of Technology, in 2012, the MSc and PhD degrees in Electrical Engineering from Sharif University of Technology, Tehran, Iran, in 2014 and 2019, respectively. He was a PhD visiting scholar at the Department of Energy Technology, Aalborg University, Denmark, in 2018. Dr. Zarei is currently an Assistant Professor with the Department of Electrical and Computer Engineering, Qom University of Technology, Iran. His research interests include the application of power electronics in power systems, control and protection of power inverters, and the protection of microgrid and power systems.

Mohammad Amin Ghasemi received the BSc degree from Tehran University, Tehran, Iran in 2008 and the MSc and PhD degrees from Sharif University of Technology (SUT), Tehran, Iran in 2010 and 2016, respectively, all in Electrical Engineering. He is currently an Assistant Professor at the School of Electrical Engineering, Bu-Ali Sina University, Hamadan, Iran. His current research interests include modeling and control of power converters, microgrids, and renewable energy sources.

Hossein Mokhtari (M’03-SM’14) was born in Tehran, Iran on August 19, 1966. He received the BSc degree in Electrical Engineering from Tehran University, Tehran in 1989. He received the MSc degree in Power Electronics from the University of New Brunswick, Fredericton, NB, Canada in 1994, and the PhD degree in Power Electronics/Power Quality from the University of Toronto, Toronto, ON, Canada in 1999. From 1999 to 2002, he worked in the Consulting Division of Power Systems Dispatching Projects, Electric Power Research Center Institute, Tehran. Since 2000, he has been at the Department of Electrical Engineering, Sharif University of Technology, Tehran.
where he is currently a Professor. He is also a Senior Consultant to several utilities and industries.

Fred Błažewicz (S’86-M’88-SM’97-F’03) was with ABB-Scandia, Randers, Denmark from 1987 to 1988. From 1988 to 1992, he received the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of Power Electronics and Drives in 1998. Since 2017, he has become a Villum Investigator. He is honoris causa at University Politehnica Timisoara (UPT), Romania and Tallinn Technical University (TTU) in Estonia. His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics, and adjustable speed drives. He has published more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and the editor of ten books in power electronics and its applications. He has received 29 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was the Editor-in-Chief of the IEEE Transactions on power electronics from 2006 to 2012. He has been a Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2018, he is the President Elect of IEEE Power Electronics Society. He serves as the Vice-President of the Danish Academy of Technical Sciences. He is nominated in 2014, 2015, 2016, and 2017 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.