FBNetV5: Neural Architecture Search for Multiple Tasks in One Run

Bichen Wu¹, Chaojian Li²*, Hang Zhang¹, Xiaoliang Dai¹, Peizhao Zhang¹, Matthew Yu¹, Jialiang Wang¹, Yingyan Lin², Peter Vajda¹

¹Meta Reality Labs, ²Rice University

{wbc,zhanghang,xiaoliangdai,stzpz,mattcyu,jialiangw,vajdap}@fb.com
{cl114,yingyan.lin}@rice.edu

Abstract

Neural Architecture Search (NAS) has been widely adopted to design accurate and efficient image classification models. However, applying NAS to a new computer vision task still requires a huge amount of effort. This is because 1) previous NAS research has been over-prioritized on image classification while largely ignoring other tasks; 2) many NAS works focus on optimizing task-specific components that cannot be favorably transferred to other tasks; and 3) existing NAS methods are typically designed to be “proxy-less” and require significant effort to be integrated with each new task’s training pipelines. To tackle these challenges, we propose FBNetV5, a NAS framework that can search for neural architectures for a variety of vision tasks with much reduced computational cost and human effort. Specifically, we design 1) a search space that is simple yet inclusive and transferable; 2) a multitask search process that is disentangled with target tasks’ training pipeline; and 3) an algorithm to simultaneously search for architectures for multiple tasks with a computational cost agnostic to the number of tasks. We evaluate the proposed FBNetV5 targeting three fundamental vision tasks – image classification, object detection, and semantic segmentation. Models searched by FBNetV5 in a single run of search have outperformed the previous state-of-the-art in all the three tasks: ImageNet [15] image classification, ADE20K [65] semantic segmentation, and COCO [32] object detection.

1. Introduction

Recent breakthroughs in deep neural networks (DNNs) have fueled a growing demand for deploying DNNs in perception systems for a wide range of computer vision (CV) applications that are powered by various fundamental CV tasks, including classification, object detection, and semantic segmentation. To develop real-world DNN based perception systems, the neural architecture design is among the most important factors that determine the achievable task performance and efficiency. Nevertheless, designing neural architectures for different applications is challenging due to its prohibitive computational cost, intractable design space [12, 17, 40], diverse application-driven deployment requirements [29, 57, 61], and so on.

To tackle the aforementioned challenges, the CV community has been exploring neural architecture search (NAS) to design DNNs for CV tasks. In general, the expectations for NAS are two-fold: First, to build better neural architectures with stronger performance and higher efficiency; and second, to automate the design process in order to reduce the human effort and computational cost for DNN design. While the former ensures effective real-world solutions, the latter is critical to facilitate the fast development of DNNs to more applications. Looking back at the progress of recent years, it is fair to say that NAS has met the first expectation in advanc-
ing the frontiers of accuracy and efficiency, especially for image classification tasks. However, existing NAS methods still fall short of meeting the second expectation.

The reasons for the above limitation include the following. First, over the years the NAS community has been over fixated on benchmarking NAS methods on image classification tasks, driven by the commonly believed assumption that the best models for image classification are also the best backbones for other tasks. However, this assumption is not always true [9,18,61,64], and often leads to suboptimal architectures for many non-classification tasks. Second, many existing NAS works focus on optimizing task-specific components that are not transferable or favorable to other tasks. For example, [46] only searches for the encoder part within the encoder-decoder structure of segmentation tasks, while the optimal encoder is coupled with the decoder designs. [20] is customized to RetinaNet [31] in object detection tasks. As a result, NAS advances made for one task do not necessarily favor other tasks or help reduce the design effort. Finally, a popular belief in current NAS practice is that it is better for NAS to be “proxyless” and a NAS method should be integrated into the target tasks’ training pipeline for directly optimizing the corresponding architectures based on the training losses of each target task [3,4,63]. However, this makes NAS unscalable when dealing with many new tasks, since adding each new task would require nontrivial efforts to integrate the NAS techniques into the existing training pipeline of the target task. In particular, many popular NAS methods conduct search by training a supernet [3,53,63], adding dedicated cost regularization to the loss function [16], adopting special initialization [63], and so on. These techniques often heavily interfere with the target task’s training process and thus requires much engineering effort to re-tune the hyperparameters to achieve the desired performance.

In this work, we propose FBNetV5, a NAS framework, that can simultaneously search for backbone topologies for multiple tasks in a single run of search. As a proof of concept, we target three fundamental computer vision tasks — image classification, object detection, and semantic segmentation. Starting from a state-of-the-art image classification model, i.e., FBNetV3 [13], we construct a supernet consisting of parallel paths with multiple resolutions, similar to HRNet [16,54]. Based on the supernet, FBNetV5 searches for the optimal topology for each target task by parameterizing a set of binary masks indicating whether to keep or drop a building block in the supernet. To disentangle the search process from the target tasks’ training pipeline, we conduct search by training the supernet on a proxy multitask dataset with classification, object detection, and semantic segmentation labels. Following [21], the dataset is based on ImageNet, with detection and segmentation labels generated by pretrained open-source models. To make the computational cost and hyper-parameter tuning effort agnostic to the number of tasks, we propose a supernet training algorithm that simultaneously search for task architectures in one run. After the supernet training, we individually train the searched task-specific architectures to uncover their performance.

Excitingly, in addition to requiring reduced computational cost and human effort, extensive experiments show that FBNetV5 produces compact models that can achieve SotA performance on all three target tasks. On ImageNet [15] classification, our model achieved 1.3% higher top-1 accuracy under the same FLOPs as compared to FBNetV3 [13]; on ADE20K [65] semantic segmentation, our model achieved 1.8% higher mIoU than SegFormer [60] with 3.6× fewer FLOPs; on COCO [32] object detection, our model achieved 1.1% higher mAP with 1.2× fewer FLOPs compared to YOLOX [19]. It is worth noting that all our well-performing architectures are searched simultaneously in a single run, yet they beat the SotA neural architectures that are delicately searched or designed for each task.

2. Related Works

Neural Architecture Search for Efficient DNNs. Various NAS methods have been developed to design efficient DNNs, aiming to 1) achieve boosted accuracy vs. efficiency trade-offs [23,25,45] and 2) automate the design process to reduce human effort and computational cost. Early NAS works mostly adopt reinforcement learning [47,67] or evolutionary search algorithms [42] which require substantial resources. To reduce the search cost, differentiable NAS [4,8,33,52,57] was developed to differentially update the weights and architectures. Recently, to deliver multiple neural architectures meeting different cost constraints, [3,63] propose to jointly train all the sub-networks in a weight-sharing supernet and then locate the optimal architectures under different cost constraints without re-training or fine-tuning. However, unlike our work, all the works above focus on a single task, mostly image classification, and they do not reduce the effort of designing architectures for other tasks.

Task-aware Neural Architecture Design. To facilitate designing optimal DNNs for various tasks, recent works [24,35,54] propose to design general architecture backbones for different CV tasks. In parallel, with the belief that each CV task requires its own unique architecture to achieve the task-specific optimal accuracy vs. efficiency trade-off, [7,20,31,46,50] develop dedicated search spaces for different CV tasks, from which they search for task-aware DNN architectures. However, these existing methods mostly focus on optimizing task-specific components of which the advantages are not transferable to other tasks. Recent works [11,16] begin to focus on designing networks for multiple tasks in a unified search space and has shown promising results. However, they are designed to be “proxyless” and the search process needs to be integrated to downstream tasks’ training pipeline. This makes it less scalable.
to add new tasks, since it requires non-trivial engineering effort and compute cost to integrate NAS to the existing training pipeline of a target task. Our work bypasses this by using a disentangled search process, and we conduct search for multiple tasks in one run. This is computationally efficient and allows us to utilize target tasks’ existing training pipelines with no extra efforts.

3. Method

In this section, we present our proposed FBNetV5 framework that aims to reduce the computational cost and human effort required by NAS for multiple tasks. FBNetV5 contains three key components: 1) A simple yet inclusive and transferable search space (Section 3.1); 2) A search process equipped with a multitask learning proxy to disentangle NAS from target tasks’ training pipelines (Section 3.2); and 3) a search algorithm to simultaneously produce architectures for multiple tasks at a constant computational cost agnostic to the number of target tasks (Section 3.3).

3.1. Search Space

To search for architectures for multiple tasks, we design the search space to meet three standards: 1) Simple and elegant: we favor simple search space over complicated ones; 2) Inclusive: the search space should include strong architectures for all target tasks; and 3) Transferable: the searched architectures should be useful not only for one model, but also transferable to a family of models.

Inspired by HRNet [16,54], we extend a SotA classification model, FBNetV3 [13], to a supernet with parallel paths and multiple stages. Each path has a different resolution while blocks on the same path have the same resolution. This is shown in Figure 2 (bottom-left). We divide an FBNetV3 into 4 partitions along the depth dimension, each partition outputs a feature map with a resolution down-sampled by 4, 8, 16, and 32 times, respectively. Stage 0 of the supernet is essentially the FBNetV3 model. For following stages, we use the last 2 layers of each partition to construct a block per stage. During inference, we first compute Stage 0 of the supernet, and then compute the remaining blocks by topological order. Similar to [54], we insert (lightweight) fusion modules (see Appendix B) between stages to fuse information from different paths (resolutions). A block-wise model configuration of the supernet can be found in Appendix A.

The aforementioned supernet contains blocks with varying significance to different tasks. By conventional wisdom, a classification architecture may only need blocks on the low-resolution paths, while segmentation or object detection would favor blocks with a higher resolution. Based on this, we search for network topologies, i.e., which blocks to select or skip for different tasks. Formally, for a supernet with \( P \) paths, \( S \) stages, and \( B = S \times P \) blocks, a candidate architecture can be characterized by a binary vector \( \mathbf{a} = \{0, 1\}^B \), where \( a_i = 1 \) means to select block-\( i \) and \( a_i = 0 \) means to skip and remove the corresponding connections from and to this block. More details about the implementation of fusion modules with skipped blocks are provided in Appendix B.

We believe that this search space is simple and elegant. It only contains binary choices for each of the \( B \) blocks. This is much simpler than other search space design that considers how to mix different types of operators (convolutions and transformers) together, or how to wire operators with complicated connections. Furthermore, the search space is inclusive. As a sanity check, the search space include most of the mainstream network topologies for CV tasks, e.g., 1) the simple linear topology for most of the classification models, 2) the U-Net [44] and PANet [34] topology for se-
mantic segmentation, and 3) the Feature-Pyramid Networks (FPN) [30] and BiFPN [50] for object detection, as illustrated in Appendix C. The searched architecture topology is transferable. FBNet contains a series of models from small to large. We conduct search on a FBNet-A based supernet, and the topology can be transferred to other models. It is worth noting that transferring topology to models of different sizes, depths, and resolutions is also a common practice adopted by works such as FPN [30] and BiFPN [50]).

3.2. Disentangled Search Process

A popular belief is that NAS should be proxyless and the search process should be integrated into each target task’s training pipeline for achieving better results. However, implementing and integrating the search process to each target task’s pipeline can require significant engineering effort. Moreover, many NAS techniques heavily interfere with the target task’s training and thus requires much engineering effort to re-tune the hyperparameters.

To avoid the above limitations, we design a search process that is disentangled with target tasks’ training pipeline. Specifically, we conduct search by training a supernet on a multitask dataset where each image is annotated with labels from all target tasks. Following [57], the supernet training jointly optimize the model weights and more importantly, task-specific architecture distributions (e.g., the SEG, DET, and CLS Arch. Prob. in Figure 2). The goal of the search process is to obtain a task-specific architecture distribution from which we can sample architectures for the target tasks. The searched models can then be trained using the existing training pipeline of the target tasks without the necessity of implementing the search process into the tasks’ training pipeline or re-tune the existing hyper-parameters. The search process is shown in Figure 2.

As there is no large-scale multitask dataset publicly available, we follow [21] to construct a pseudo-labeled dataset based on ImageNet. Specifically, we use 1) original ImageNet labels for classification, 2) open-source CenterNet2 [66] pretrained on the COCO object detection dataset to generate pseudo detection labels, and 3) open-source MaskFormer [10] pretrained on the COCO-stuff semantic segmentation dataset (171 classes) to generate pixel-wise segmentation labels. In addition, we follow [21] to filter out object detection results with a confidence lower than 0.5, and set segmentation predictions whose maximum probability lower than 0.5 to be the “don’t-care” category. As such, this dataset can easily extend to include more tasks by using open-source pretrained models to generate task-specific pseudo labels.

3.3. Search Algorithm

Our search algorithm is based on the differentiable neural architecture search [33, 52, 57] for low computational cost compared with other methods, such as sampling-based methods [13, 48]. For multiple tasks, a simple idea is to apply the conventional single-task NAS (Algorithm 1) T times for each task. To make this more scalable, we derive a novel search algorithm with a constant computational cost agnostic to the number of tasks (Algorithm 4). For better clarity, We introduce the derivation of the search algorithm in four steps corresponding to Algorithm 1, 2, 3, and 4, respectively. We summarize and compare the four search algorithms at each step in Table 1. We visualize Algorithm 4 in Figure 2.

| Search Algorithms | #Tasks to Handle | Search Cost |
|-------------------|------------------|-------------|
|                   | #Forward #Backprop. | Per Iter | Per Iter |
| Algorithm 1       | 1                | 1           | 1         |
| Algorithm 2       | T                | T           | T         |
| Algorithm 3       | T                | 1           | T         |
| Algorithm 4       | T                | 1           | 1         |

3.3.1 Differentiable NAS for a Single Task

We start from a typical differentiable NAS designed for a single task, which can be formulated as

$$\min_{a \in \mathcal{A}, w} \ell_t(a, w),$$

(1)

where \(a\) is a candidate architecture in the search space \(\mathcal{A}\), \(w\) is the supernet’s weight, and \(\ell_t(\cdot)\) is the loss function of task \(t\) that also considers the cost of architecture \(a\). Following [14, 57], the cost of an architecture can be defined in terms of FLOPs, parameter size, latency, energy, etc.

In our work, we search in a block-level search space. For block-\(b\) of the supernet, we have

$$y = a_b f_b(x) + (1 - a_b) x,$$

(2)

where \(x, y\) are input and output of block-\(b\) function \(f_b(\cdot)\). \(a_b \in \{0, 1\}\) is a binary variable that determines whether to compute block-\(b\) or skip it. Under this setting, the search space \(\mathcal{A} = \{0, 1\}^B\) for Equation (1) is combinatorial and contains \(2^B\) candidates, where \(B\) is the number of blocks. To solve it efficiently, we relax the problem as

$$\min_{\pi, w} \mathbb{E}_{a \sim p_\pi} \{\ell_t(a, w)\},$$

(3)

where \(a \in \{0, 1\}^B\) is a random variable sampled from a distribution \(p_\pi\), parameterized by \(\pi \in \{0, 1\}^B\). For each block, we independently sample \(a_b \sim \text{Bernoulli}(\pi_b)\) from a Bernoulli distribution with an expected value of \(\pi_b\). The probability of architecture \(a\) computes as

$$p_\pi(a) = \prod_{b=1}^{B} \pi_b^{a_b} (1 - \pi_b)^{(1-a_b)},$$

(4)
Under this relaxation, we can jointly optimize the super-net’s weight $w$ and architecture parameter $\pi$ with stochastic gradient descent. Specifically, in the forward pass, we first sample $a \sim p_{\pi}$, and compute the loss with input data $x$, weights $w$, and architecture $a$. Next, we compute gradient with respect to $w$ and $a$. Since architecture $a$ is a discrete random variable, we cannot pass the gradient directly to $\pi$. Previous works have adopted the Straight-Through Estimator [2] to approximate the gradient to $\pi$ as $\frac{\partial l}{\partial \pi} \approx \frac{\partial \ell}{\partial \pi}$. Alternatively, Gumbel-Softmax [26, 37, 57] can also be used to estimate the gradient. We train $w$ and $\pi$ jointly using SGD with learning rate $\eta, \eta_{\pi}$. After the training finishes, we sample architectures $a$ from the trained distribution $p_{\pi}$ and pass them to target task’s training pipeline. This process is summarized in Algorithm 1.

### Algorithm 1 Differentiable NAS for a Single Task

1: for iter = 1, · · · , N do
2: Sample a batch of data $x$
3: Sample $a \sim p_{\pi}$
4: Forward pass to compute $\ell^t(a, w, x)$
5: Backward pass to compute $\frac{\partial \ell^t}{\partial w}, \frac{\partial \ell^t}{\partial a}$
6: Straight-Through Estimation $\frac{\partial \ell^t}{\partial \pi} \leftarrow \frac{\partial \ell^t}{\partial a}$
7: Gradient update $w \leftarrow w - \eta \frac{\partial \ell^t}{\partial w}, \pi \leftarrow \pi - \eta_{\pi} \frac{\partial \ell^t}{\partial \pi}$.
8: end for
9: Sample $a \sim p_{\pi}$ for target task

3.3.2 Extending to Multiple Tasks

We are interested in searching architectures for multiple tasks, which can be formulated as

$$\min_{a^1, \cdots, a^T, w^1, \cdots, w^T} \sum_{t=1}^{T} \ell^t(a^t, w^t).$$

(5)

This is a rather awkward way to combine $T$ independent optimization problems together. To simplify the problem, we first approximate Equation (5) as

$$\min_{a^1, \cdots, a^T, w} \sum_{t=1}^{T} \ell^t(a^t, w),$$

(6)

where $w$ is the weight of an over-parameterized supernet shared among all tasks, and $a^t$ is the architecture sampled for task $t$. One concern of using Equation (6) to approximate Equation (5) is that in multitask learning, the optimization of different tasks may interfere with each other. We conjecture that in an over-parameterized supernet with large enough capacity, the interference is small and can be ignored. Also, unlike conventional multitask learning, our goal is not to train a network with multitask capability, but to find optimal architectures $a^t$ for each task. We conjecture that the task interference has limited impact on the search results.

Using the same relaxation trick as Equation (3), we re-write Equation (6) as

$$\min_{\pi^1, \cdots, \pi^T, w} \sum_{t=1}^{T} \mathbb{E}_{a^t \sim p_{\pi^t}} \{\ell^t(a^t, w)\}.$$  

(7)

where $a^t$ are architectures sampled from a task-specific distribution $p_{\pi^t}$ parameterized by $\pi^t$. To solve this, we can slightly modify Algorithm 1 to reach Algorithm 2.

### Algorithm 2 Differentiable NAS for multiple tasks

1: for iter = 1, · · · , N do
2: Sample a batch of data $x$
3: for task $t = 1, \cdots, T$ do
4: Sample $a^t \sim p_{\pi^t}$
5: Forward pass to compute $\ell^t(a^t, w, x)$
6: Backward pass to compute $\frac{\partial \ell^t}{\partial w}, \frac{\partial \ell^t}{\partial a}$
7: Accumulate $\Delta_w = \Delta_w + \frac{\partial \ell^t}{\partial w}$
8: Straight-Through Estimation $\Delta_{\pi^t} \leftarrow \frac{\partial \ell^t}{\partial a}$
9: end for
10: Gradient update $w \leftarrow w - \eta \Delta_w$
11: Gradient update $\pi^t \leftarrow \pi^t - \eta_{\pi} \Delta_{\pi^t}$ for $t = 1, \cdots, T$
12: end for
13: Sample $a^t \sim p_{\pi^t}$, and for target task $t$

With Algorithm 2, we did not gain efficiency compared with running the Algorithm 1 for $T$ times, since we need to compute $T$ forward and backward passes in each iteration. With the same number of iterations, we end up with a $T$ times higher compute cost. But in the next two sections, we show how we adopt importance sampling and REINFORCE to reduce the number of forward and backward passes to $1$.

3.3.3 Reducing $T$ Forward Passes to 1

Reviewing Algorithm 2, the need to run multiple forward passes comes from lines 4 and 5 that for each task, we need to sample different architectures from different $p_{\pi^t}$ to estimate the expected task loss $\mathbb{E}_{a^t \sim p_{\pi^t}} \{\ell^t(a^t, w)\}$ under $p_{\pi^t}$.

Using Importance Sampling [38], we reduce $T$ forward passes into $1$. Instead of sampling $T$ architectures from $T$ distributions, we can just sample architectures once from a common proxy distribution $q$ and let $T$ tasks share the same architecture $a$ in their the forward pass. Though not sampling from $p_{\pi^t}$, we can still compute an unbiased estimation of the task loss expectation $\mathbb{E}_{a^t \sim p_{\pi^t}} \{\ell^t(a^t, w)\}$ as

$$\mathbb{E}_{a^t \sim p_{\pi^t}} \{\ell^t(a^t, w)\} = \mathbb{E}_{a \sim q} \{\frac{p_{\pi^t}(a)}{q(a)} \ell^t(a, w)\}$$

$$\approx \frac{1}{N} \sum_{i=1}^{N} \frac{p_{\pi^t}(a_i)}{q(a_i)} \ell^t(a_i, w), \text{ with } a_i \sim q.$$  

(8)
$N$ is the number of architecture samples. $q$ can be any distribution as long as it satisfies the condition that $q(a) \neq 0$ where $p_{\pi_t}(a) \neq 0$. Equation (8) will always be an unbiased estimator. We empirically design $q$ as a distribution that we first uniformly sample a task from $\{1, \cdots, T\}$, and sample the architecture from $p(a)_{\pi_t}$. For any architecture $a$, its probability can be calculated as $q(a) = 1/T \sum_{i} p(a)_{\pi_t}$ with $p(a)_{\pi_t}$ computed by Equation (4). Using importance sampling, we redesign the search algorithm as Algorithm 3 to reduce the number of forward passes from $T$ to 1.

**Algorithm 3 Reduce forward passes with Importance Sampling**

1: for iter = 1, · · · , N do
2: Sample a batch of data $x$
3: Sample $a \sim q$
4: Forward pass to compute $y = f(a, w, x)$
5: for task $t = 1, \cdots, T$ do
6: Importance Sampling $\gamma_t \leftarrow p_{\pi_t}(a)/q(a)$
7: Compute task loss $\ell_t \leftarrow \gamma_t \times f(a, w, y)$
8: Backward pass to compute $\partial \ell_t / \partial a$
9: Accumulate $\Delta_w = \Delta_w + \gamma_t \partial \ell_t / \partial a$
10: Straight-Through Estimation $\Delta_{\pi_t} \leftarrow \partial \ell_t / \partial a$
11: end for
12: Gradient update $w \leftarrow w - \eta \Delta_w$
13: Gradient update $\pi_t \leftarrow \pi_t - \eta \Delta_{\pi_t}$ for $t = 1, \cdots, T$
14: end for
15: Sample $a^t \sim p_{\pi_t}$ for target task

3.3.4 Reducing $T$ Backward Passes to 1

Algorithm 3 only requires 1 forward pass but $T$ backward passes. This is because to optimize the architecture distribution for task-$t$, we need to run a backward pass to compute $\partial \ell_t / \partial a$, which we use to estimate $\partial \ell_t / \partial \pi_t$ and to update the task architecture parameter $\pi_t$. To avoid this, we use REINFORCE [56] to estimate the gradient $\partial \ell_t / \partial \pi_t$ as

$$
\nabla_{\pi_t} \mathbb{E}_{a \sim p_{\pi_t}} \{ \ell_t(a) \} = \nabla_{\pi_t} \sum_{a \in A} p_{\pi_t}(a) \ell_t(a)
$$

$$
= \sum_{a \in A} \ell_t(a) \nabla_{\pi_t} p_{\pi_t}(a) = \sum_{a \in A} \ell_t(a) p_{\pi_t}(a) \nabla_{\pi_t} \log p_{\pi_t}(a)
$$

$$
= \mathbb{E}_{a \sim p_{\pi_t}} \{ \ell_t(a) \nabla_{\pi_t} \log p_{\pi_t}(a) \}
$$

$$
\approx \frac{1}{N} \sum_{i=1}^{N} \ell_t(a_i) \nabla_{\pi_t} \log p_{\pi_t}(a_i), \text{ with } a_i \sim p_{\pi_t}.
$$

Equation (9) is also referred to as the score function estimator of the true gradient $\partial \ell_t / \partial \pi_t$. The intuition is that for any sampled architecture $a_i$, we score its gradient by the loss $\ell_t(a_i)$, such that architectures that cause larger loss will be suppressed and vice versa. This technique is more often referred to as the policy gradient in Reinforcement Learning. For NAS, a similar technique is adopted by [6, 62] to search for classification models. Using Equation (9), we no longer need to run backpropagation to compute $\partial \ell_t / \partial \pi_t$ for each task. We still need to compute the gradient to the supernet weights $\partial \ell / \partial w$, but we can first sum up the task losses $\ell_t$ and run backward pass only once. This is summarized in Algorithm 4 and visualized in Figure 2. We discuss more important details of this algorithm in Appendix E. Note that we still have two for-loops in each iteration to compute the task loss $\gamma_t \ell_t$ from the network’s prediction $y$ and the gradient estimator for $\partial \ell_t / \partial \pi_t$, but their computational cost is negligible compared with the forward and backward passes.

**Algorithm 4 A Single Run Multitask NAS with Importance Sampling and REINFORCE**

1: for iter = 1, · · · , N do
2: Sample a batch of data $x$
3: Sample $a \sim q$
4: Forward pass $y = f(a, w, x)$
5: for task $t = 1, \cdots, T$ do
6: Importance Sampling $\gamma_t \leftarrow p_{\pi_t}(a)/q(a)$
7: Accumulate loss $\ell = \ell_t + \gamma_t \times \ell_t(a, w, y)$
8: end for
9: Backward pass to compute $w \leftarrow w - \frac{\partial \ell}{\partial w}$
10: for task $t = 1, \cdots, T$ do
11: REINFORCE $\pi_t \leftarrow \pi_t - \eta \ell_t \nabla_{\pi_t} \log p_{\pi_t}(a)$
12: end for
13: end for
14: Sample $a^t \sim p_{\pi_t}$ for target task

4. Experiments

4.1. Experiment Settings

We implement the search process and target task’s training pipeline in D2Go\(^1\) powered by Pytorch [39] and Detectron2 [58]. For the search (training supernet) process, we build a supernet extended from an FBNetV3-A model as illustrated in Section 3.1. During search, we first pretrain the supernet on ImageNet [15] with classification labels for 1100 epochs, mostly following a regular classification training recipe [22, 51]. More details are included in Appendix F.2. This step takes about 60 hours to finish on 64 V100 GPUs. Then we train the supernet on the multitask proxy dataset for 9375 steps using SGD with a base learning rate of 0.96. We decay the learning rate by 10x at step-3125. We set the

\(^1\)https://github.com/facebookresearch/d2go
We use FBNetV3-G as our backbone. We call the new head as Lite R-CNN. See the architecture of the two light-weight heads in Appendix G. For object detection, we use Faster R-CNN’s detection head with light-weight ROI and RPN. We call the new head as Lite R-CNN. See the architecture design of the two light-weight heads in Appendix G.

4.2. Comparing with SotA Compact Models

We compare our searched architectures against both NAS searched and manually designed compact models for ImageNet [15] classification, ADE20K [65] semantic segmentation, and COCO [32] object detection. We search topologies for all tasks by training supernet once, sampling one topology for each task, and transfer the searched topology to different versions of FBNetV3 models with different sizes. We use FBNetV3-{A, C, F} and build two smaller models FBNetV3-A\(^{\dagger}\) and FBNetV3-A\(^{\dagger}\) by mainly shrinking the resolution and channel sizes from FBNetV3-A, respectively. See Appendix D. We name a model using the template FBNetV5-\{version\}-\{task\}. For a given task, all models share the same searched topology, as in Figure 3.

Comparing with all the existing compact models including automatically searched and manually designed ones, our FBNetV5 delivers architectures with better accuracy/mIoU/mAP vs. efficiency trade-offs in all the ImageNet [15] classification (e.g., 1.3% top-1 accuracy under the same FLOPs as compared to FBNetV3-G [57]), ADE20K [65] segmentation (e.g., 1.8% higher mIoU than SegFormer with MiT-B1 as backbone [60] and 3.6× fewer FLOPs), and COCO [32] detection tasks (e.g., 1.1% mAP with 1.2× fewer FLOPs as compared to YOLOX-Nano [41]). See Tables 2, 3, 4 and Figure 1 for a detailed comparison.

4.3. Ablation Study on FBNetV5’s Search Algorithm

To verify the effectiveness of the search algorithm proposed in Section 3.3 (i.e., Algorithm 4), we compare the proposed multitask search (Algorithm 4) with single-task search (Algorithm 1) and random search. We sample four architectures from two trained distributions (by Algorithm 4 and Algorithm 1) and a random distribution where each block has a 0.5 probability being sampled. We compare sampled architectures with their best accuracy/mIoU/mAP vs. efficiency trade-off and report the results in Table 5. First, random architectures achieve strong performance. This demonstrates the effectiveness of the search space design. But compared to the random search, using the same FLOPs, models from multitask search obviously outperforms randomly sampled
Table 4. Comparisons with SotA compact models on the COCO object detection task. mAPs are based on COCO val. For [19,41,61], we cite their FLOPs with the given resolution. For R-CNN models, since their input sizes are not fixed, we report the average FLOPs on the COCO val dataset. See Appendix H for details.

| Backbone Head | Short, Long Size | FLOPs | mAP (%) |
|---------------|------------------|-------|---------|
| ShuffleNetV2 1.0 [36] NanoDet-m [41] | 320, 320 | 720M | 20.6 |
| EfficientNet-B0 [39] | Lite R-CNN | 224, 320 | 793M | 23.1 |
| FBNetV5-A DET | Lite R-CNN | 224, 320 | 713M | 25.0 |
| MobileDet [61] SSDLite [45] | 320, 320 | 920M | 25.6 |
| ShuffleNetV2 1.0 [36] NanoDet-m [41] | 416, 416 | 1.2G | 23.5 |
| Modified CSP v5 [19] YOLOX-Nano [19] | 416, 416 | 1.1G | 25.3 |
| EfficientNet-B2 [39] | Lite R-CNN | 224, 320 | 1.2G | 24.9 |
| FBNetV5-A DET | Lite R-CNN | 224, 320 | 908M | 26.4 |
| ShuffleNetV2 1.5 [36] NanoDet-m [41] | 416, 416 | 2.4G | 26.8 |
| EfficientNet-B3 [39] | Lite R-CNN | 224, 320 | 1.6G | 26.2 |
| FBNetV5-A-DET | Lite R-CNN | 224, 320 | 1.35G | 27.2 |
| FBNetV5-A-DET | Lite R-CNN | 320, 640 | 1.37G | 28.9 |
| FBNetV5-A-DET | Lite R-CNN | 320, 640 | 1.80G | 30.4 |

models by achieving ↑0.3% higher accuracy on image classification, ↑1.6% higher mIoU on semantic segmentation, and ↑0.4% higher mAP on object detection. Compared with single-task search, models searched by multitask search deliver very similar performance (e.g., 2.8G vs. 2.7G FLOPs under the same mIoU on ADE20K [65]) while reducing the search cost for each task by a factor of $T$ times.

4.4. Searched Architectures for Different Tasks

To better understand the architectures searched by FBNetV5, we visualize them in Figure 3. For the SEG model (Figure 3-top), its blocks between Fusion 1 and Fusion 6 match the U-Net’s pattern that gradually increases feature resolutions. See Figure 5-top for a comparison. For the DET model (Figure 3-middle), we did not find an obvious pattern to describe it. We leave the interpretation to each reader. Surprisingly, the CLS model contains a lot of blocks from higher resolutions. This contrasts the mainstream models [3,4,29,57,63] that only stack layers sequentially. Given that our searched CLS model demonstrates stronger performance than sequential architectures, this may open up a new direction for the classification model design.

5. Conclusion

We propose FBNetV5, a NAS framework that can search for neural architectures for a variety of CV tasks with reduced human effort and compute cost. FBNetV5 features a simple yet inclusive and transferable search space, a multi-task search process disentangled with target tasks’ training pipelines, and a novel search algorithm with a constant compute cost agnostic to number of tasks. Our experiments show that in a single run of search, FBNetV5 produces efficient models that significantly outperform the previous SotA models in ImageNet classification, COCO object detection, and ADE20K semantic segmentation.

6. Discussion on Limitations

There are several limitations of our work. First, we did not explore a more granular search space, e.g., to search for block-wise channel sizes, which can further improve searched models’ performance. Second, while our framework can search for multiple tasks in one run, we do not support adding new tasks incrementally, which will further improve the task-scalability. One potential solution is to explore whether we can transfer the searched architectures from one task (e.g., segmentation) to similar tasks (e.g., depth estimation) without re-running the search.
References

[1] Irwan Bello, Barret Zoph, Ashish Vaswani, Jonathon Shlens, and Quoc V Le. Attention augmented convolutional networks. In Proceedings of the IEEE/CVF International Conference on Computer Vision, pages 3286–3295, 2019. 15

[2] Yoshua Bengio, Nicholas Léonard, and Aaron Courville. Estimating or propagating gradients through stochastic neurons for conditional computation. arXiv preprint arXiv:1308.3432, 2013. 5

[3] Han Cai, Chuang Gan, Tianzhe Wang, Zhekai Zhang, and Song Han. Once-for-all: Train one network and specialize it for efficient deployment. arXiv preprint arXiv:1908.09791, 2019. 2, 8

[4] Han Cai, Ligeng Zhu, and Song Han. ProxylessNAS: Direct neural architecture search on target task and hardware. arXiv preprint arXiv:1812.00332, 2018. 2, 8

[5] Nicolas Carion, Francisco Massa, Gabriel Synnaeve, Nicolas Usunier, Alexander Kirillov, and Sergey Zagoruyko. End-to-end object detection with transformers. In European Conference on Computer Vision, pages 213–229. Springer, 2020. 15

[6] Francesco Paolo Casale, Jonathan Gordon, and Nicolo Fusi. Probabilistic neural architecture search. arXiv preprint arXiv:1902.05116, 2019. 6

[7] Wuyang Chen, Xinyu Gong, Xianming Liu, Qian Zhang, Yuan Li, and Zhangyang Wang. Fasterseg: Searching for faster real-time semantic segmentation. arXiv preprint arXiv:1912.10917, 2019. 2

[8] Xin Chen, Lingxi Xie, Jun Wu, and Qi Tian. Progressive darts: Bridging the optimization gap for NAS in the wild. arXiv preprint arXiv:1912.10952, 2019. 2

[9] Yukang Chen, Tong Yang, Xiangyu Zhang, Gaofeng Meng, Xinyu Xiao, and Jian Sun. DêtNAS: Backbone search for object detection. Advances in Neural Information Processing Systems, 32:6642–6652, 2019. 2

[10] Bowen Cheng, Alexander G. Schwing, and Alexander Kirillov. Per-pixel classification is not all you need for semantic segmentation. arXiv preprint arXiv:2107.06278, 2021. 4, 7, 14, 15

[11] Hsin-Pai Cheng, Feng Liang, Meng Li, Bowen Cheng, Feng Yan, Hai Li, Vikas Chandra, and Yiran Chen. ScaleNAS: One-shot learning of scale-aware representations for visual recognition. arXiv preprint arXiv:2011.14584, 2020. 2

[12] Yuanzheng Ci, Chen Lin, Ming Sun, Boyu Chen, Hongwen Zhang, and Wanli Ouyang. Evolving search space for neural architecture search. In Proceedings of the IEEE/CVF International Conference on Computer Vision (ICCV), pages 6659–6669, October 2021. 1

[13] Xiaoliang Dai, Alvin Wan, P. Zhang, B. Wu, Zijian He, Zhen Wei, K. Chen, Yuandong Tian, Matthew E. Yu, Péter Vajda, and J. Gonzalez. FBNetV3: Joint architecture-recipe search using neural acquisition function. ArXiv, abs/2006.02049, 2020. 2, 3, 4, 7, 12

[14] Xiaoliang Dai, Peizhao Zhang, Bichen Wu, Hongxu Yin, Fei Sun, Yanghan Wang, Marat Dukhan, Yuning Hu, Yiming Wu, Yangqing Jia, et al. ChanNet: Towards efficient network design through platform-aware model adaptation. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pages 11398–11407, 2019. 4

[15] Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. Imagenet: A large-scale hierarchical image database. In 2009 IEEE Conference on Computer Vision and Pattern Recognition, pages 248–255, 2009. 1, 2, 6, 7, 8, 14

[16] Mingyu Ding, Xiaochen Lian, Linjie Yang, Peng Wang, Xiaojie Jin, Zhiwu Lu, and Ping Luo. HR-NAS: Searching efficient high-resolution neural architectures with lightweight transformers. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pages 2982–2992, 2021. 2, 3, 7

[17] Xuanyi Dong and Yi Yang. NAS-bench-201: Extending the scope of reproducible neural architecture search. arXiv preprint arXiv:2001.00326, 2020. 1

[18] Xianzhi Du, Tsung-Yi Lin, Pengchong Jin, Golnaz Ghiassi, Mingxing Tan, Yin Cui, Quoc V Le, and Xiaodan Song. Spinenet: Learning scale-permuted backbone for recognition and localization. In Proceedings of the IEEE/CVF conference on computer vision and pattern recognition, pages 11592–11601, 2020. 2

[19] Zheng Ge, Songtao Liu, Feng Wang, Zeming Li, and Jian Sun. YOLOX: Exceeding YOLO series in 2021. arXiv preprint arXiv:2107.08430, 2021. 2, 8, 16

[20] Golnaz Ghiassi, Tsung-Yi Lin, and Quoc V Le. NAS-FPN: Learning scalable feature pyramid architecture for object detection. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pages 7036–7045, 2019. 2

[21] Golnaz Ghiassi, Barret Zoph, Ekin D Cubuk, Quoc V Le, and Tsung-Yi Lin. Multi-task self-training for learning general representations. In Proceedings of the IEEE/CVF International Conference on Computer Vision, pages 8856–8865, 2021. 2, 4

[22] Ben Graham, Alaaeldin El-Nouby, Hugo Touvron, Pierre Stock, Armand Joulin, Hervé Jégou, and Matthijs Douze. Levit: a vision transformer in convnet’s clothing for faster inference. arXiv preprint arXiv:2104.01136, 2021. 6, 7, 14

[23] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for image recognition. In Proceedings of the IEEE conference on computer vision and pattern recognition, pages 770–778, 2016. 2, 7

[24] Andrew Howard, Mark Sandler, Grace Chu, Liang-Chieh Chen, Bo Chen, Mingxing Tan, Weijun Wang, Yukun Zhu, Ruoming Pang, Vijay Vasudevan, et al. Searching for MobileNetV3. In Proceedings of the IEEE/CVF International Conference on Computer Vision, pages 1314–1324, 2019. 2, 7, 15

[25] Jie Hu, Li Shen, and Gang Sun. Squeeze-and-excitation networks. In Proceedings of the IEEE conference on computer vision and pattern recognition, pages 7132–7141, 2018. 2, 15

[26] Eric Jiang, Shixiang Gu, and Ben Poole. Categorical reparameterization with gumbel-softmax. arXiv preprint arXiv:1611.01144, 2016. 5

[27] Alexander Kirillov, Ross Girshick, Kaiming He, and Piotr Dollár. Panoptic feature pyramid networks. In Proceedings of
Tan, Xinggang Wang, et al. Deep high-resolution representation learning for visual recognition. *IEEE transactions on pattern analysis and machine intelligence*, 2020. 2, 3, 12

[55] Wenhai Wang, Enze Xie, Xiang Li, Deng-Ping Fan, Kaitao Song, Ding Liang, Tong Lu, Ping Luo, and Ling Shao. Pyramid vision transformer: A versatile backbone for dense prediction without convolutions. In *IEEE ICCV*, 2021. 7, 15

[56] Ronald J Williams. Simple statistical gradient-following algorithms for connectionist reinforcement learning. *Machine learning*, 8(3):229–256, 1992. 6

[57] Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, Yuandong Tian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. FBNNet: Hardware-aware efficient convnet design via differentiable neural architecture search. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pages 10734–10742, 2019. 1, 2, 4, 5, 7, 8, 14

[58] Yuxin Wu, Alexander Kirillov, Francisco Massa, Wan-Yen Lo, and Ross Girshick. Detectron2. https://github.com/facebookresearch/detectron2, 2019. 6, 7, 14, 15

[59] Tete Xiao, Yingcheng Liu, Bolei Zhou, Yuning Jiang, and Jian Sun. Unified perceptual parsing for scene understanding. In *Proceedings of the European Conference on Computer Vision (ECCV)*, pages 418–434, 2018. 7

[60] Enze Xie, Wenhai Wang, Zhiding Yu, Anima Anandkumar, Jose M Alvarez, and Ping Luo. Segformer: Simple and efficient design for semantic segmentation with transformers. *arXiv preprint arXiv:2105.15203*, 2021. 2, 7, 15

[61] Yunyang Xiong, Hanxiao Liu, Suyog Gupta, Berkin Akin, Gabriel Bender, Pieter-Jan Kindermans, Mingxing Tan, Vikas Singh, and Bo Chen. MobileDets: Searching for object detection architectures for mobile accelerators. *arXiv preprint arXiv:2004.14525*, 2020. 1, 2, 8

[62] Zhicheng Yan, Xiaoliang Dai, Peizhao Zhang, Yuandong Tian, Bichen Wu, and Matt Feiszli. FP-NAS: Fast probabilistic neural architecture search. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pages 15139–15148, 2021. 6

[63] Jiahui Yu, Pengchong Jin, Hanxiao Liu, Gabriel Bender, Pieter-Jan Kindermans, Mingxing Tan, Thomas Huang, Xiaodan Song, Ruoming Pang, and Quoc Le. BigNAS: Scaling up neural architecture search with big single-stage models. In *European Conference on Computer Vision*, pages 702–717. Springer, 2020. 2, 7, 8

[64] Xiong Zhang, Hongmin Xu, Hong Mo, Jianchao Tan, Cheng Yang, Lei Wang, and Wenqi Ren. DCNAS: Densely connected neural architecture search for semantic image segmentation. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pages 13956–13967, 2021. 2

[65] Bolei Zhou, Hang Zhao, Xavier Puig, Sanja Fidler, Adela Barriuso, and Antonio Torralba. Scene parsing through ade20k dataset. In *Proceedings of the IEEE conference on computer vision and pattern recognition*, pages 633–641, 2017. 1, 2, 7, 8

[66] Xingyi Zhou, Vladlen Koltun, and Philipp Krähenbühl. Probabilistic two-stage detection. In *arXiv preprint arXiv:2103.07461*, 2021. 4

[67] Barret Zoph and Quoc V Le. Neural architecture search with reinforcement learning. *arXiv preprint arXiv:1611.01578*, 2016. 2
A. Block Configurations of FBNetV3-A Supernet

To explain how to extend an FBNetV3 [13] to the supernet in FBNetV5, we list the code snippets below. It includes the block configurations of both FBNetV3-A and the supernet extended from FBNetV3-A. It is compatible with with official implementation of FBNetV3 A.

```python
# Official FBNetV3-A
input_size: 224
# Partition 0
[
    ["conv_k3_hs", 16, 2, 1, {"expansion": 1}],
    ["ir_k3_hs", 24, 2, 1, {"expansion": 4}],
    ["ir_k5_hs", 24, 1, 3, {"expansion": 2}],
]
# Partition 1
[
    ["ir_k5_sehsig_hs", 40, 1, 4, {"expansion": 3}],
    ["ir_k5_sehsig_hs", 40, 2, 1, {"expansion": 5}],
]
# Partition 2
[
    ["ir_k5_sehsig_hs", 120, 1, 5, {"expansion": 3}],
    ["ir_k3_sehsig_hs", 120, 1, 2, {"expansion": 6}],
]
# Partition 3
[
    ["ir_k5_sehsig_hs", 120, 1, 5, {"expansion": 3}],
    ["ir_k3_sehsig_hs", 120, 1, 2, {"expansion": 6}],
]
```

Listing 1. Code snippets of FBNetV3-A

```python
# Supernet extended from FBNetV3-A
input_size: 224
# Path 0, Stage 0
[
    ["conv_k3_hs", 16, 2, 1],
    ["ir_k3_hs", 16, 1, 2, {"expansion": 1}],
    ["ir_k5_hs", 24, 2, 1, {"expansion": 4}],
    ["ir_k5_hs", 24, 1, 3, {"expansion": 2}],
]
# Path 1, Stage 0
[
    ["ir_k5_sehsig_hs", 40, 2, 1, {"expansion": 5}],
    ["ir_k5_sehsig_hs", 40, 1, 4, {"expansion": 3}],
]
# Path 2, Stage 0
[
    ["ir_k5_sehsig_hs", 120, 1, 5, {"expansion": 3}],
    ["ir_k5_sehsig_hs", 120, 1, 2, {"expansion": 6}],
]
# Path 3, Stage 0
[
    ["ir_k5_sehsig_hs", 120, 1, 5, {"expansion": 3}],
    ["ir_k5_sehsig_hs", 224, 1, 1, {"expansion": 6}],
]
```

Listing 2. Code snippets of the supernet extended from FBNetV3-A

B. Details about the Fusion Module

Following HRNet [54], in the supernet and searched network, we design the Fusion module to fuse feature maps with different resolutions with each other. The original HRNet’s fusion modules are computationally expensive. To reduce cost, we design a parameter-free and (almost) compute-free fusion module.

Each block in the network is fused to all blocks at the next stage. For a block at a given path: 1) if the output feature is at the same path (resolution), the fusion module is essentially a identity connection (blue arrows in Figure 4). 2) To fuse the feature to a path with larger channel size and lower resolution, we first down-sample the input feature to the target size, and repeat the original channels by $\lceil \frac{C_{out}}{C_{in}} \rceil$ times, where $C_{in}, C_{out}$ are input/output channel sizes. If $C_{out}$ is not divisible by $C_{in}$, we drop the extra channels. This is shown as the red arrows in Figure 4. 3) To fuse to a feature with higher resolution and smaller channel sizes, we first up-sample the feature map. Then, we pad the input feature’s channels with zero such that the channel size becomes $C_{in}' = \lceil \frac{C_{in}}{C_{out}} \rceil \times C_{out}$. Finally, we take every $C_{in}' / C_{out}$ channels as a group and compute a channel-wise average to produce a new output channel. This is shown as Figure 4 blue arrows. Features fused to the same block will be summed together as input to the block.

This fusion module does not require any parameters, and only requires a negligible amount of compute for down-sampling, up-sampling, padding, and channel-wise average.

In the supernet and the searched architectures, if any block (e.g., the ones in (Stage s-1, Path p) or (Stage s, Path p-1)) is skipped, the corresponding connections in the fusion modules from and to the block will also be removed, except the connections from and to other blocks in the same path.
Figure 4. Illustration of the fusion module aggregating information from different paths (resolutions).

Figure 5. The search space can represent the topology of U-Net [44], PANet [34], FPN [30], and BiFPN (without the extra edge) [50].

C. Visualization of the Mainstream Topologies for CV Tasks

To demonstrate our search space is inclusive, we visualize how it can represent some of the mainstream network topologies for CV tasks in Figure 5. These include 1) the U-Net (Figure 5-top) and PANet (Figure 5-middle) topology for semantic segmentation and 2) the FPN (Figure 5-top) and BiFPN (Figure 5-bottom) topology for object detection.

D. FBNetV3-A_C and FBNetV3-A_R

We provide the code snippets below to demonstrate the details about the architectures of FBNetV3-A_C and FBNetV3-A_R, by mainly shrinking the resolution and channel sizes from FBNetV3-A, respectively.

E. Important Implementation Details of Algorithm 4

We provide several important implementation details of Algorithm 4.
sampling multiple architectures. Algorithm 1-4 show we sample 1 architecture in each forward pass. Although it still gives an unbiased estimation of the task loss, small sample sizes lead to large variations. In practice, we implement the supernet training with distributed data parallel in Pytorch, such that each thread independently samples an architecture from the same distribution. We use 16 threads for supernet training, therefore, sampling 16 architectures per iteration to reduce the estimation variance.

Self-normalized importance sampling. In Equation (8), we compute the importance weight as \( r(a) = p_\pi(a)/q(a) \). In some extreme cases if \( q(a) \) is too small relative to \( p_\pi(a) \), \( r(a) \) will become very large that destabilize the supernet training. To prevent this, we actually use the self-normalized importance sampling and re-write Equation (8) as

\[
\mathbb{E}_{a' \sim p_\pi} \{ \ell'(a', w) \} \approx \frac{\sum_{i=1}^{N} r(a_i) \ell'(a_i, w)}{\sum_{i=1}^{N} r(a_i)},
\]

(11)

with \( a_i \sim p_\pi \). This still gives an unbiased estimation, but will prevent the loss from becoming exceedingly large. During supernet training, we implement this through an all-gather operation to collect \( r(a_i) \) from all threads and compute the normalized importance weight.

Loss normalization. In Equation (9), we scale the gradient \( \nabla \pi \log p_\pi(a) \) by the associated loss \( \ell'(a) \) to determine whether we should suppress or encourage the sampled architecture \( a \). However, one challenge is that for different tasks, the loss \( \ell' \) may have different mean and variance, so the gradients of different tasks can be scaled differently. To address this, instead of using the raw task-loss in Equation (9), we use a normalized task-loss, computed as \( \ell'(a) = (\ell(a) - \mu_i)/\sigma_i \), where \( \mu_i, \sigma_i \) is the mean and standard deviation of the task loss in the past 200 steps. The mean \( \mu_p \) provides a baseline to evaluate how does the sampled architecture \( a \) compare with the average. This is similar to the Reinforcement Learning approach of using “advantage” instead of reward for policy gradient. The scaling factor \( 1/\sigma_i \) ensures that all losses are scaled properly without needing to tune the task-specific learning rate.

Cost regularization. In addition to the original task loss, e.g., cross-entropy for classification, we add a cost regularization term computed as \( \lambda_c \max(0, \frac{\sum a_c b_c}{\sum b_c} - 0.5) \), where \( c_b \) is the cost (e.g., FLOPs) of block-b, and \( a_c \) denotes whether to select block-b or not. \( \lambda_c \) is a loss coefficient. 0.5 is the relative cost target.

Warmup training. Similar to the observation of [57], before training the architecture parameters \( \pi \), we need to first sufficiently train the model weights \( w \). This is because at the beginning of the supernet training, the loss will always drop regardless of the choice of architecture \( a \). In our implementation, we use warmup training to first train \( w \) sufficiently and then begin to update \( \pi \) and \( w \) jointly.

F. Details about the Search and Training Process Implementation

F.1. Search Process Implementation

We introduce the implementation details of the search process of FBNetV5. As discussed in Section 3, our search is conducted by training a supernet on a multitask proxy dataset. Details of the dataset creation can be found in Section 3.2, supernet design can be found in Section 3.1. Our search is based on the supernet extended from an FBNetV3-A model as illustrated in Section 3.1. On top of the supernet we use the FBNet-V3 style classification head attached to the end of Path 3. We use a Faster R-CNN head attached to Path 2 for object detection, and a single convolutional layer as the segmentation head attached to Path 2 for semantic segmentation. Note since we only care about topologies, heads used during search can be different from the heads for downstream task. We pretrain the extended supernet on the ImageNet for classification, and then train it on the multitask proxy dataset. We implement the search algorithm in D2go\(^3\) powered by Pytorch [39] and Detectron2 [58]. To train the supernet, we use a total batch size of 768. The images are resized such that the short size is 256, and we take a random crop with size 224x224 to feed to the model. We train the supernet for 9375 steps using SGD with a base learning rate of 0.96. We decay the learning rate by 10x at 3125 steps. We set the initial sampling probability of all blocks to 0.5. We do not update the architecture parameters until 6250 steps, and we the architecture parameter’s learning rate is 0.01 of the regular learning rate for weights. We use 16 V100 GPUs to train the supernet. It takes about 10 hours to finish.

F.2. Training Process Implementation

For training the task-specific architectures searched by FBNetV5, we follow existing SotA training recipes for each task [10,22,58] and use PyTorch [39] for all the experiments.

For ImageNet [15] image classification, we use the FBNetV3 style MBPool+FC classification head on top of the final feature map from Path 3 in Figure 2. We adopt the distillation based training settings in [22,51] and use a large pretrained model that has a 85.5% top-1 accuracy on ImageNet as the teacher model. We use a batch size of 4096 on 64 V100 GPUs for 1100 epochs, using SGD with momentum 0.9 and weight decay \( 2 \times 10^{-5} \) as the optimizer, initializing the learning rate as 4.0 with 11 epochs warm-up from 0.01, and decaying it each epoch with a factor of 0.9875.

For ADE20K semantic segmentation, we modify the MaskFormer’s [10] segmentation head to a lighter version, \( i.e., \) we use a pixel decoder with a \( 3 \times 3 \) convolution layer and shrink the transformer decoder to only contain 1 Transformer layer, dubbed as Lite MaskFormer. The pixel decoder

\(^3\)https://github.com/facebookresearch/d2go
is attached to the end of Path 1, and the transformer decoder is attached to Path 3. We use the same training settings for ResNet backbone in [10] to train all the searched architectures except using 320k iterations for bigger models (FBNetV5-A/C/F-SEG in Table 3) following [55]. We initialize the backbone with the weights of the ImageNet-pretrained supernet.

For COCO [32] object detection, we use the searched architectures as the backbone feature extractor. We attach a Faster R-CNN [43] head on Path 1 of the supernet. We redesign the ROI and RPN head to have a lighter architecture, and reduce the number of ROI proposals to 30 and name this version as Lite R-CNN. We follow most of the default training settings in [58] while using a batch size of 256 to train all the searched architectures for 150k iterations with a base learning rate of 0.16, and decay the learning rate by 10 after 140K steps. We keep an exponential moving average (EMA) of the model weights, and evaluate on the EMA model. The same as the settings in ADE20K above, we initialize the backbone with the weights from the ImageNet-pretrained supernet.

G. Design of light Detection and Segmentation Head

G.1. Architecture of the Lite MaskFormer Head

MaskFormer [10] consists of three components, a pixel decoder (PD), a transformer decoder (TD), and a segmentation module (SM). The pixel decoder is used to generate the per-pixel embeddings. The transformer decoder is designed to output the per-segment embeddings which encode the global information of each segment. The segmentation module converts the per-segment embeddings to mask embeddings via a Multi-Layer Perceptron (MLP), and then obtain final prediction via a dot product between the per-pixel embeddings from the pixel decoder and the mask embeddings.

We squeeze both the pixel decoder and the transformer decoder to build the Lite MaskFormer used in our experiments.

Our pixel decoder takes the output from Path 1 and leverage a 3×3 convolution layer to generate the per-pixel embeddings.

Our transformer decoder follows the design of MaskFormer’s transformer decoder, i.e., the same with DETR [5]. But we shrink it to only contain 1 Transformer [1] layer and attach it to the output of Path 3.

We further demonstrate the distribution of our models’ FLOPs in Table 6. The total FLOPs is the sum of BB, PD, TD, and SM FLOPs, and it is computed based on the input resolution of (short_size × short_size) following [10, 60].

G.2. Architecture of the Lite Faster R-CNN Head

For object detection, we attach Faster R-CNN [43] head to our searched backbones. Faster R-CNN detection contains two component, a region proposal network (RPN) and a region-of-interest (ROI) head. We use light-weight RPN and ROI heads to save the overall compute cost.

Our ROI head contains an inverted residual block (IRB) [45] with kernel size 3, expansion ratio 3, output channel size 96. We also use Squeeze-Excitation [25] and HSigmoid activation following [24]. The output of RPN is fed to a single convolution layer to generate RPN output.

Our RPN head contains 4 IRB blocks with the same kernel size of 3; expansion ration of 4, 6, 6, 6; output channel size of 128, 128, 128, 160. The IRB blocks do not use SE or HSigmoid. We use an ROI Pool operator to extract feature maps from a region-of-interest, and reshape the spatial size to 6x6. The first IRB block further down-samples the input resolution to 3x3. The output of the IRB blocks are projected by a single conv layer to predict ROI output (bounding box prediction, class prediction, etc.).

During inference, we select the 30 regions post NMS and feed them to ROI. Under this setting, our models’ FLOPs distribution is shown in Table 7. Note that the total FLOPs of our model is computed based on the reference input size. The total FLOPs is the sum of BB, RPN, and ROI FLOPs. The average FLOPs reported in Table 4 is computed based on images in the COCO val set.

| Model           | Short Size | BB   | PD   | TD   | SM   | Total  | Avg.   |
|-----------------|------------|------|------|------|------|--------|--------|
| FBNetV5-A_c-Det | 213×320    | 399  | 152  | 182  | 733  | 713    |        |
| FBNetV5-A_r-Det | 213×320    | 601  | 152  | 182  | 935  | 908    |        |
| FBNetV5-A_c-Det | 213×320    | 1054 | 158  | 186  | 1398 | 1354   |        |
| FBNetV5-A_r-Det | 320×481    | 912  | 347  | 182  | 1441 | 1367   |        |
| FBNetV5-A_c-Det | 320×481    | 1372 | 347  | 182  | 1901 | 1800   |        |

Table 6. FLOPs of FBNetV5 segmentation models. BB, PD, TD, SM columns reports the million (M) FLOPs of the backbone, pixel decoder, transformer decoder and segmentation module of a model given the input size as (short_size × short_size). Column Total is the sum of BB, PD, TD, SM.
H. Average FLOPs of R-CNN models.

In Table 4 and Table 7, we report the average FLOPs of our model on the COCO validation dataset. This is because our R-CNN based detection model does not fix the input size, while our baselines [19, 41] takes a fixed input size. It is a more fair to use the average FLOPs of R-CNN models to compare models with a fixed input size.

During inference, our R-CNN model re-size images using the following strategy. We first define two parameters \( \text{min\_size} \) (set to 224 or 320) and \( \text{max\_size} \) (set to 320 or 640). For an input image, we first resize the image such that its short size becomes \( \text{min\_size} \) while keeping the aspect ratio the same. After this, if the longer side the image becomes larger than \( \text{max\_size} \), we re-size the image again to make sure the longer side becomes \( \text{max\_size} \), while not changing the aspect ratio.

To compute the average FLOPs, we first compute the backbone (BB), RPN, ROI, and total flops of the model based on a reference input (e.g., 213x320 or 320x481), as in Table 7. Then, we compute the number of pixels in the reference image, and the average number of pixels for all images in the dataset. We compute a ratio \( \text{ratio} \) between the average and reference pixel number. Finally, we compute the average FLOPs as \( \text{ratio} \times (\text{BB} + \text{RPN}) + \text{ROI} \), where BB, RPN, ROI denotes the backbone, RPN, ROI FLOPs of the model. We do not scale ROI since the backbone and RPN flops is determined by the input resolution while ROI’s FLOPs do not depend on input resolution.