A New VCII Application: Sinusoidal Oscillators

Vincenzo Stornelli 1, Gianluca Barile 1, Leonardo Pantoli 1, Massimo Scarsella 1, Giuseppe Ferri 1, Francesco Centurelli 2, Pasquale Tommasino 2 and Alessandro Trifiletti 2

1 Department of Industrial and Information Engineering and Economics, University of L’Aquila, 67100 L’Aquila, Italy; vincenzo.stornelli@univaq.it (V.S.); gianluca.barile@univaq.it (G.B.); leonardo.pantoli@univaq.it (L.P.); massimo.scarsella@student.univaq.it (M.S.)
2 Department of Information Engineering, Electronics and Telecommunications, Sapienza University of Rome, 00185 Rome, Italy; francesco.centurelli@uniroma1.it (F.C.); pasquale.tommasino@uniroma1.it (P.T.); alessandro.trifiletti@uniroma1.it (A.T.)

* Correspondence: giuseppe.ferri@univaq.it

Abstract: The aim of this paper is to prove that, through a canonic approach, sinusoidal oscillators based on second-generation voltage conveyor (VCII) can be implemented. The investigation demonstrates the feasibility of the design results in a pair of new canonic oscillators based on negative type VCII (VCII−). Interestingly, the same analysis shows that no canonic oscillator configuration can be achieved using positive type VCII (VCII+) since a single VCII+ does not present the correct port conditions to implement such a device. From this analysis, it comes about that, for 5-node networks, the two presented oscillator configurations are the only possible ones and make use of two resistors, two capacitors and a single VCII. Notably, the produced sinusoidal output signal is easily available through the low output impedance Z port of VCII, removing the need for additional voltage buffer for practical use, which is one of the main limitations of the current mode (CM) approach. The presented theory is substantiated by both LTSpice simulations and measurement results using the commercially available AD844 from Analog Devices, the latter being in a close agreement with the theory. Moreover, low values of THD are given for a wide frequency range.

Keywords: VCII; RC oscillator; sinusoidal oscillator; current mode; voltage conveyor application

1. Introduction

There has always been an interest in designing sinusoidal oscillators due to several applications in different areas such as communication, instrumentation, biomedical, etc. [1–3]. Compared to LC and RLC sinusoidal oscillators, RC-active type oscillators are advantageous from the integration point of view. In the early implementations of RC-active sinusoidal oscillators, operational amplifiers (Op-Amps) were used as active elements [4–6]. A systematic approach was introduced in [5] to design Op-Amp-based oscillators with a single active element and the minimum number of passive elements. The design method of [5] resulted in Op-Amp-based oscillator configurations composed of one active device, two capacitors and four resistors.

However, the limited frequency performance and slew rate of Op-Amps as well as their high power consumption imposed a restriction in the application of Op-Amp-based sinusoidal oscillators. A literature survey shows that, after revealing the potential capabilities of current-mode (CM) signal processing, efforts have been made to design RC-active sinusoidal oscillators using various CM active building blocks (ABBs) [7–34]. Undoubtedly, second-generation current conveyor (CCII) as the main ABB of CM signal processing is the most widely used one for this purpose. Different approaches were employed to realize CCII-based oscillators. For example, in [8], the Op-Amps were replaced with composite current conveyors, resulting in CM oscillators. Unfortunately, this approach did not reach a simple realization because each amplifier could only be implemented with at least two CCIs and two resistors. The extension of the approach presented in [5] was
employed in [9] to synthesize CCII-based oscillators. Although the resulting sinusoidal oscillators enjoyed a canonic structure with the minimum possible number of elements, they were still not readily cascadable, i.e., they required additional voltage buffers to be actually usable in a real-world application. Most of the other CM oscillator realizations reported in [10–34] using different ABBs instead of CCIIs also suffered from a large number of active and/or passive elements.

Recently, the dual circuit of CCII, called second-generation voltage conveyor (VCII), has attracted the attention of researchers [35–44]. In particular, the recent study reported in [35,36] showed that this device helps to benefit from CM signal processing features and overcome the limitations in CCII-based circuits. Particularly, unlike CCII, there is a low-impedance voltage output port in VCII which allows it to be easily cascaded with other high-impedance processing blocks, without the need for extra voltage buffers in voltage output applications. Compared to CCII, VCII has proven superior performance in many applications [37]; up to now, this device has not been employed in the realization of sinusoidal oscillators.

However, the VCII, combining the advantages of CM processing with a voltage-mode interfacing, could provide sinusoidal oscillators operating up to higher frequency than Op-Amp-based ones. Moreover, breaking the gain-bandwidth tradeoff, it could ease decoupling oscillation frequency and oscillation condition even at the higher end of the spectrum. Among the possible implementations of VCII-based sinusoidal oscillators, those requiring the minimum number of (active and) passive components, so-called canonic, are of particular interest to minimize silicon area and power consumption. The aim of this work is only to present possible VCII-based canonic sinusoidal oscillator realizations, replicating the general approach presented in [5,9] which, as previously anticipated, has been used to synthesize Op-Amp-based and CCII-based sinusoidal oscillators. We will show that it is possible to implement sinusoidal oscillators with a minimum number of elements using a single negative type VCII (VCII−), two resistors and two capacitors, so demonstrating a new practical application of the VCII. The notable advantage of the proposed VCII−-based oscillator is that it is easily cascadable from port Z of VCII−, alleviating the need for any extra voltage buffer. Moreover, THD values are low also for higher frequency oscillators. However, the results of this study show that the applied approach does not reach any canonic configuration using positive type VCII (VCII+). The effect of non-idealities in the VCII has been considered, and the proposed approach has been tested by both simulations and measurement results.

The organization of this paper is the following: in Section 2, an introduction on the VCII as active building block as well as the basics of the general configuration of the VCII-based oscillator is introduced. Section 3 proposes, in detail, the study on the possible realizations of VCII-based oscillators, and the effects of non-idealities in VCII are considered in Section 4. Simulations and measurement results are given in Section 5. Finally, Section 6 concludes the paper.

2. General Configuration of the VCII-Based Oscillator

The symbolic representation and internal structure of VCII are shown in Figure 1. In this block, Y is a low-impedance (ideally zero) current input terminal. The current entering into Y node is transferred to X terminal which is a high-impedance (ideally infinity) current output port. The voltage produced at X terminal is transferred to Z terminal which is a low-impedance (ideally zero) voltage output terminal. The relationship between port currents and voltages are given by: \( v_Z = \alpha v_X \), \( i_X = \beta i_Y \) and \( v_Y = 0 \). In the ideal case we have \( \alpha = 1 \) and \( \beta = \pm 1 \). If \( \beta = 1 \) we are considering a VCII+, whereas if \( \beta = -1 \) we have a VCII−.

Using the approach presented in [5,9], the general configuration of an RC-active oscillator based on a single VCII is shown in Figure 2, where \( N_{GC} \) represents 4-terminal network consisting of only capacitors and conductances.
Using the approach presented in [5,9], the general configuration of an RC-active oscillator based on a single VCII is shown in Figure 2, where \( N_{GC} \) represents a 4-terminal network consisting of only capacitors and conductances.

The characteristic equation (CE) of the whole system can be calculated replacing, in the circuit of Figure 2, the equivalent model of a VCII of Figure 1b and considering a fictitious input at the \( Y \) node (of course, no input signal will be present in an actual oscillator circuit), as shown in Figure 3a at the building block level and Figure 3b in more detail.

Figure 3. Positive feedback system: (a) general schematic; (b) positive feedback in the VCII-based oscillator.
The configurations in Figures 2 and 3 can hence be seen as a positive feedback system for which the current transfer function (TF) is given by:

\[
T_I(s) = \frac{i_{\text{out}}(s)}{i_{\text{in}}(s)} = \frac{A(s)}{1 - A(s)\beta(s)}.
\]

(1)

Since \(A(s) = \pm 1\) and \(\beta(s) = i_f(s)/i_{\text{out}}(s)\), (1) becomes:

\[
T_I(s) = \pm \frac{1}{1 \mp i_f(s)/i_{\text{out}}(s)}.
\]

(2)

However, since from Figure 3b \(i_{\text{out}} = -i_X\) and in an oscillator circuit there is no input \((i_{\text{in}} = 0)\), we have \(i_f = i_Y\) and the TF is given by:

\[
T_I(s) = \pm \frac{1}{1 \mp i_Y(s)/i_{\text{out}}(s)}.
\]

(3)

From (3), we can derive the condition of existence (CE) as:

\[
i_X(s) \pm i_Y(s) = 0.
\]

(4)

By assuming \(v_Z = v_X, v_Y = 0\), the transconductance functions of the passive network in Figure 2 can be expressed by a rational expression as:

\[
\frac{i_X(s)}{v_Z(s)} = \frac{N_X(s)}{D(s)}
\]

(5)

\[
\frac{i_Y(s)}{v_Z(s)} = \frac{N_Y(s)}{D(s)}
\]

(6)

where \(N_X(s)\) and \(N_Y(s)\) are the numerators at \(X\) and \(Z\) nodes, respectively, while \(D(s)\) is a common denominator. Using (5) and (6) in (4), the CE becomes:

\[
N_X(s) \pm N_Y(s) = 0
\]

(7)

In (7), the plus and minus signs are for VCII– and VCII+ respectively. To ensure a pure sinusoidal oscillation, the CE in (7) should be a second-order polynomial with purely imaginary roots. This requires the network \(N_{GC}\) to include at least two capacitors. It has to be noted that, in Figure 2, by using a VCII+ rather than a VCII–, at least three capacitors are required to provide a phase shift to generate a positive feedback loop. Therefore, no canonic oscillator is possible using VCII+, and for the following, we will consider the VCII in Figure 2 as a VCII–. By then assuming a network with only two capacitors, Equation (7) will be in the form:

\[
as^2 + bs + c = 0.
\]

(8)

In order to start the oscillation, the following commonly known criteria must be satisfied:

\[
b = 0
\]

(9)

\[
c/a > 0
\]

(10)

with \(c \neq 0, a \neq 0\), so that, according to the Barkhausen criterion, purely imaginary poles for the closed-loop transfer function are obtained. The oscillation frequency is:

\[
\omega_o = \sqrt{\frac{c}{a}}.
\]

(11)
3. Oscillator Circuits

In this section we analyze the possible VCII−based oscillators based on the scheme of Figure 2. The passive NGC is assumed as a general n-node network consisting of b possible branches between two nodes. Each node is a junction where two or more branches are connected, and each branch is an admittance connected between two nodes represented as:

\[ Y_i = sC_i + G_i. \]  

(12)

In the following, we analyze the CE to see if oscillation is possible for the particular case study of a five-node network. From this analysis we see that for a four-node network it is not possible to obtain a second-order polynomial for (7), whereas for a six-node network (or more) only non-canonic oscillators using more than the minimum number of passive components are possible.

NGC as a Five-Node Network

In Figure 4 we assume NGC as a five-node network. We start analyzing this network by performing KCL at node \( Y \) as reported in the following:

\[ i_Y = i_3 + i_6 + i_7 = i_3 + Y_6V_Z + Y_7V_Z. \]  

(13)

Since no current is flowing into \( Y_8 \) and \( Y_9 \), these admittances can be assumed as open circuit \((Y_8 = Y_9 = 0)\). Routine analysis of Figure 4 results in \( i_3 \) as:

\[ i_3 = \frac{Y_3(Y_1 + Y_2)}{Y_1 + Y_2 + Y_3 + Y_4}V_Z. \]  

(14)

Using (13)–(14), we have:

\[ \frac{i_Y}{V_Z} = \frac{Y_3(Y_1 + Y_2)}{Y_1 + Y_2 + Y_3 + Y_4} + Y_6 + Y_7. \]  

(15)

Similar analysis for \( i_x \) results:

\[ \frac{i_X}{V_Z} = -\frac{Y_2(Y_3 + Y_4)}{Y_1 + Y_2 + Y_3 + Y_4} - Y_5 - Y_7 \]  

(16)

Figure 4. The NGC as a five-node network.
Using (15) and (16) in (7), the CE of the five-node network is found as:

\[-Y_2Y_4 + Y_3Y_1 + (Y_6 - Y_5)(Y_1 + Y_2 + Y_3 + Y_4) = 0. \tag{17}\]

It can be noticed that CE does not depend on \(Y_7, \ldots, Y_{10}\) which means that these branches can be assumed to be open circuit. For the other branches we can make different choices. If two branches have non-zero admittances, the following CEs are possible:

\[Y_1, Y_3 \neq 0 \rightarrow CE : Y_1Y_3 = 0\]  \tag{18a}
\[Y_1, Y_5 \neq 0 \rightarrow CE : Y_1Y_5 = 0\]  \tag{18b}
\[Y_1, Y_6 \neq 0 \rightarrow CE : Y_1Y_6 = 0\]  \tag{18c}
\[Y_2, Y_4 \neq 0 \rightarrow CE : Y_2Y_4 = 0\]  \tag{18d}
\[Y_2, Y_5 \neq 0 \rightarrow CE : Y_2Y_5 = 0\]  \tag{18e}
\[Y_2, Y_6 \neq 0 \rightarrow CE : Y_2Y_6 = 0\]  \tag{18f}
\[Y_3, Y_5 \neq 0 \rightarrow CE : Y_3Y_5 = 0\]  \tag{18g}
\[Y_3, Y_6 \neq 0 \rightarrow CE : Y_3Y_6 = 0\]  \tag{18h}
\[Y_4, Y_5 \neq 0 \rightarrow CE : Y_4Y_5 = 0\]  \tag{18i}
\[Y_4, Y_6 \neq 0 \rightarrow CE : Y_4Y_6 = 0\]  \tag{18j}

In the general case, (18) can be expressed as

\[CE : \ Y_aY_b = 0\]  \tag{19}

By assuming \(Y_a = sC_a + G_a\) and \(Y_b = sC_b + G_b\), (19) can be written as:

\[s^2C_aC_b + s[C_aG_b + C_bG_a] + G_aG_b = 0\]  \tag{20}

From (20) it is not possible to have imaginary roots. Therefore, in case of two non-zero branches, no oscillation is possible.

Finally, we investigate the possibility of achieving oscillations from (17) in the case that three branches of \(N_{GC}\) present non-zero admittance.

For \((Y_1 = Y_5 = Y_6 = 0)\) or \((Y_3 = Y_5 = Y_6 = 0)\), we have \(Y_2Y_4 = 0\), while for \((Y_2 = Y_5 = Y_6 = 0)\) or \((Y_4 = Y_5 = Y_6 = 0)\), we have \(Y_1Y_3 = 0\). In both these cases, the CE has the general form of (19).

For \((Y_1 = Y_2 = Y_3 = 0)\), \((Y_1 = Y_2 = Y_6 = 0)\), \((Y_1 = Y_4 = Y_5 = 0)\), \((Y_1 = Y_4 = Y_6 = 0)\), \((Y_2 = Y_3 = Y_5 = 0)\), \((Y_2 = Y_3 = Y_6 = 0)\), \((Y_3 = Y_4 = Y_5 = 0)\), \((Y_3 = Y_4 = Y_6 = 0)\) the CE has the following form:

\[Y_c(Y_a + Y_b) = 0.\]  \tag{21}

For \((Y_1 = Y_3 = Y_6 = 0)\) and \((Y_2 = Y_4 = Y_5 = 0)\), the CE is obtained as:

\[Y_aY_b + Y_c(Y_a + Y_b) = 0.\]  \tag{22}

The CEs of (21) and (22) do not result in pure imaginary roots; therefore, these cases cannot give oscillator topologies.

Considering instead the cases \((Y_1 = Y_2 = Y_3 = 0)\), \((Y_1 = Y_2 = Y_4 = 0)\), \((Y_1 = Y_3 = Y_4 = 0)\) and \((Y_2 = Y_3 = Y_4 = 0)\), the CE has the following general form:

\[Y_c(Y_a - Y_b) = 0.\]  \tag{23}

It is easy to verify that the CE in (23) cannot be associated with an oscillator topology if only two capacitors are used (we need three of them at least).
Finally, for \((Y_1 = Y_3 = Y_5 = 0)\) and \((Y_2 = Y_4 = Y_6 = 0)\), the CEs will be given by (24a) and (24b), respectively:

\[
\begin{align*}
Y_2Y_4 - Y_6(Y_2 + Y_4) &= 0 \\
Y_1Y_3 - Y_5(Y_1 + Y_3) &= 0
\end{align*}
\]  

(24a) and (24b)

which are equations with the general form:

\[
Y_aY_b - Y_c(Y_a + Y_b) = 0.
\]  

(25)

In (25), oscillation condition is related to the choice of \(Y_c\) and \(Y_a\) or \(Y_b\) as a capacitance. In order to design an oscillator with the minimum number of components, we now have to verify the choice of the components in (25). It can be demonstrated that it is possible to have a minimum of two capacitors and at least two resistors in order to have a constant term in the constituting equation. In fact, with this choice we obtain a complete polynomial. In this case, having only three branches of the type \(sC + G\) with \(C \geq 0\), \(G \geq 0\), it is a matter of choosing an admittance between \(Y_a\), \(Y_b\), \(Y_c\) of the type \(sC + G\); the two remaining admittances will be a capacitance \(sC\), and a conductance \(G\). Inserting all possible combinations of options into (25), two sets of CEs which show imaginary roots are obtained.

For \(Y_c = sC_c + G_c\); \(Y_a = sC_a\); \(Y_b = G_b\), the CE becomes

\[
-s^2C_aC_c + s[C_bG_b - C_aG_c - C_cG_b] - G_bG_c = 0.
\]  

(26)

For \(Y_c = sC_c + G_c\); \(Y_b = sC_b\); \(Y_a = G_a\), the CE becomes

\[
-s^2C_bC_c + s[C_bG_a - C_cG_b - C_bG_c] - G_aG_c = 0.
\]  

(27)

From (26) and (27), the oscillation condition \((C_c)\) and oscillation frequency \((\omega_0)\) for the two cases are obtained respectively as:

\[
C_o : \frac{G_c}{G_b} + \frac{C_c}{C_a} = 1, \quad \omega_0 = \sqrt{\frac{G_bG_c}{C_aC_c}}
\]  

(28a)

\[
C_o : \frac{G_c}{G_a} + \frac{C_c}{C_b} = 1, \quad \omega_0 = \sqrt{\frac{G_bG_c}{C_bC_c}}
\]  

(28b)

Thus, the minimum number of elements necessary to obtain an oscillator based on the scheme of Figure 2 is four, being two of these capacitors and two resistors. Considering the two cases \((Y_1 = Y_3 = Y_5 = 0)\) and \((Y_2 = Y_4 = Y_6 = 0)\) and the possible choices for \(Y_a\) and \(Y_b\), we obtain a total of four canonic oscillators, corresponding to the following CEs:

\[
-s^2C_1C_5 + s[C_1G_3 - C_1G_5 - C_3G_3] - G_3G_5 = 0
\]  

(29)

\[
-s^2C_3C_5 + s[C_3G_1 - C_3G_5 - C_5G_1] - G_1G_5 = 0
\]  

(30)

\[
s^2C_2C_6 + s[C_6G_4 + C_2G_6 - C_2G_4] + G_4G_6 = 0
\]  

(31)

\[
s^2C_4C_6 + s[C_6G_2 + C_4G_6 - C_4G_2] + G_2G_6 = 0
\]  

(32)

However, this number is reduced again to two if we consider that from each of the cases \((Y_1 = Y_3 = Y_5 = 0)\) and \((Y_2 = Y_4 = Y_6 = 0)\) we obtain two equal oscillators if we exchange the order of the elements which are connected in series. These two configurations are shown in Figure 5, and the corresponding transfer functions, oscillation frequencies \(\omega_0\) and oscillation conditions are reported in Table 1. The oscillation frequencies and oscillation conditions in (28) show a strong interdependence since they are functions of the same parameters. Since the oscillation condition requires that the sum of the ratios of the capacitances and of the conductances is constant and equal to 1, a possible strategy for frequency tuning requires varying both resistors or both capacitors, maintaining their ratio.
constant. For example, a ratio of 2 between $C_a$ and $C_c$ can be obtained by using two parallel capacitors equal to $C_a$ to obtain $C_c$; all three capacitors can be varied together; thus their ratio remains constant unless there are mismatches and the effect of parasitics.

Figure 5. VCII-based oscillators obtained in the case NGC is a five-node network. (a) Series-parallel impedances configuration; (b) parallel-series impedances configuration.

Table 1. Main equations of the canonic VCII-based oscillators.

| Figure 5a | Figure 5b |
|-----------|-----------|
| $T_1(s) = -\frac{s^2C_5C_6 + sC_5G_5 + C_5G_6 + G_6G_7}{sC_5G_5 + sC_5G_6 + G_6G_7}$ | $T_1(s) = \frac{sC_5G_5}{sC_5G_5 + sC_5G_6 + G_6G_7}$ |
| $\omega_0 = \sqrt{\frac{C_5}{C_6}}$ | $\omega_0 = \sqrt{\frac{C_5}{C_6}}$ |
| $C_p$: $\frac{G_5}{G_6} + \frac{C_5}{C_6} = 1$ | $C_p$: $\frac{G_5}{G_6} + \frac{C_5}{C_6} = 1$ |

4. Analysis of Parasitic Effects: A Case Study

The only two possible canonic topologies for the VCII-based oscillator are synthesized in Figure 6, where $Z_A$ and $Z_B$ are a series-connected RC network and a parallel-connected RC network; we define $t_A = R_AC_A$ and $t_B = R_BC_B$ as the time constants associated with these networks. The two oscillator topologies shown in Figure 6 correspond to the cases:

Type I: $Z_A = \frac{R_5}{1 + sR_5C_5}$, $Z_B = R_1 + \frac{1}{sC_3}$  \hspace{1cm} (33a)

Type II: $Z_A = R_2 + \frac{1}{sC_4}$, $Z_B = \frac{R_6}{1 + sR_6C_6}$  \hspace{1cm} (33b)

where $R_i = 1/G_i$. From Figure 6, the oscillation condition can be obtained as:

$\alpha |\beta| \frac{Z_A}{Z_B} = 1$  \hspace{1cm} (34)

where $\beta$ and $\alpha$ are the VCII current and voltage gains (ideally both equal to 1), and the oscillation frequency is given by:

$\omega_0 = \frac{1}{\sqrt{t_A t_B}}$.  \hspace{1cm} (35)

The oscillation condition and the oscillation frequency are affected by the non-idealities of the VCII, i.e., finite port impedances, gain errors ($\alpha < 1$, $|\beta| < 1$) and poles of the voltage and current buffers. In order to analyze the effects of these non-idealities on the oscillator...
behavior, a model of a real VCII has been developed and implemented (see Figure 7), able to take into account the non-idealities.

Figure 6. General topology of the canonic VCII-based oscillators.

In the general case, we can model the VCII with the first-order transfer functions

$$\alpha(s) = \frac{\alpha_0}{1 + s\tau_z}$$  \hspace{0.5cm} (36) 

$$\beta(s) = -\frac{\beta_0}{1 + s\tau_x}$$  \hspace{0.5cm} (37) 

and complex port impedances

$$Y_x(s) = G_x + sC_x$$  \hspace{0.5cm} (38) 

$$Z_y(s) = R_y + sL_y$$  \hspace{0.5cm} (39) 

$$Z_z(s) = R_z + sL_z.$$  \hspace{0.5cm} (40) 

In order to better understand the effects of non-idealities and to compare the performance of the two topologies in Figure 5, different cases have been considered under the hypothesis that the ideal design has been carried out starting from the oscillation condition (34). When the non-idealities of the VCII are taken into account, Equation (34) becomes

$$\alpha(s)|\beta(s)| \frac{1}{Z_B + Z_y + Z_z} \frac{1}{1/Z_A + Y_x} = 1.$$  \hspace{0.5cm} (41)
By a simple inspection of the impedances $Z_A$ and $Z_B$ given by (33), and of the port impedances (38)–(40), it is evident that the Type I canonic oscillator should be less affected by non-idealities. In fact, in this case $Y_x$ can be absorbed in $Z_A$ ($G_x$ and $C_x$ are summed to $1/R_5$ and $C_5$, respectively), and $Z_y$ and $Z_z$ in $Z_B$: a parallel RC network is used in parallel to a port impedance modeled as an RC parallel network, and a series impedance is connected in series to port impedances modeled as RL series networks. In contrast, for the Type II canonic oscillator, a series network is connected in parallel to the parallel RC port impedance, and a series impedance is connected in series to port impedances modeled as RL series networks. However, for the sake of completeness, we report below the expression for the oscillation frequency when inductive parasitics are also considered:

$\omega_0' = \sqrt{\frac{G_5'}{C_5C_3R_1'}} = \omega_0\sqrt{\frac{1 + G_x/G_5}{1 + G_1(R_y + R_z)}}$ (43)

where $R_1' = R_1 + R_y + R_z$ and $G_5' = 1/R_5' = G_5 + G_x$, and the oscillation condition becomes

$\frac{\alpha |\beta|}{R_5 \left(1 + \frac{R_5}{R_3}\right) \left(1 + \frac{R_y + R_z}{R_1}\right) + \frac{C_5}{C_3}} = 1$. (44)

If the parasitic capacitance $C_5$ at the X terminal is also considered, Equations (43) and (44) have to be slightly modified by considering $G_5' = C_5 + C_x$ instead of $C_5$. Inductances $L_y$ and $L_z$ can be neglected in several applications and have not been considered in the following. However, for the sake of completeness, we report below the expression for the oscillation frequency when inductive parasitics are also considered:

$\omega_0' = \omega_0\sqrt{\frac{1 + G_x/G_5}{(L_y + L_z)(1 + G_x/G_5) \frac{G_x G_1}{C_5} + (1 + C_x/C_5) \left[1 + G_1(R_y + R_z)\right]}}$ (45)

4.1. Resistive Port Impedances

If only the resistive parasitics $G_x$, $R_y$ and $R_z$ in (39)–(41) are considered, the oscillation condition for the Type I canonic oscillator becomes:

$\frac{\alpha |\beta| s(R_5||R_3)C_3}{[1 + s(R_5||R_3)C_5][1 + s(R_1 + R_y + R_z)C_3]} = 1$. (42)

It is evident from (42) that the effect of the port impedances is limited, since they are simply summed to the ones from the NGC network (that have to be chosen as much larger than the corresponding parasitics to make them negligible). The oscillation frequency in Table 1 is modified as follows:

$\omega_0' = \sqrt{\frac{G_5'}{C_5C_3R_1'}} = \omega_0\sqrt{\frac{1 + G_x/G_5}{1 + G_1(R_y + R_z)}}$ (43)

where $R_1' = R_1 + R_y + R_z$ and $G_5' = 1/R_5' = G_5 + G_x$, and the oscillation condition becomes

$\frac{\alpha |\beta|}{R_5 \left(1 + \frac{R_5}{R_3}\right) \left(1 + \frac{R_y + R_z}{R_1}\right) + \frac{C_5}{C_3}} = 1$. (44)

If the parasitic capacitance $C_5$ at the X terminal is also considered, Equations (43) and (44) have to be slightly modified by considering $G_5' = C_5 + C_x$ instead of $C_5$. Inductances $L_y$ and $L_z$ can be neglected in several applications and have not been considered in the following. However, for the sake of completeness, we report below the expression for the oscillation frequency when inductive parasitics are also considered:

$\omega_0' = \omega_0\sqrt{\frac{1 + G_x/G_5}{(L_y + L_z)(1 + G_x/G_5) \frac{G_x G_1}{C_5} + (1 + C_x/C_5) \left[1 + G_1(R_y + R_z)\right]}}$ (45)

4.2. Single-Pole Transfer Functions

If the non-ideal transfer functions in (36) and (37) are also considered in addition to the terminal resistive parasitics in (38)–(40), the denominator of the oscillation condition in (34) becomes of fourth degree:

$\frac{\alpha |\beta| sG_5'R_5'}{as^4 + bs^3 + cs^2 + ds + e} = 1$ (46)

Prime variables are considered for $R_5'$, $G_5'$ and $R_1'$ to account for parasitic resistances $R_y$ and $R_z$ and admittance $Y_x$, as in the previous subsection, and we have

$a = R_5'C_5'R_1'C_3x_1x_2$ (47a)

$b = R_5'C_5'R_1'C_3(x_1 + x_2) + x_1x_2(R_5'C_5' + R_1'C_3)$ (47b)
\[
c = R_5' C_5' R_1' C_3 + \tau_x \tau_z + (R_5' C_5' + R_1' C_3)(\tau_x + \tau_z)
\]

(47c)

\[
d = R_5' C_5' + R_1' C_3 + \tau_x + \tau_z
\]

(47d)

\[
e = 1
\]

(47e)

A real value is obtained for the left-hand side, under the hypothesis of a purely imaginary denominator. By equating to zero the real part of the denominator at \( \omega = \omega_0 \), we get:

\[
\omega_0'^2 = \frac{c}{2a} \left( 1 - \sqrt{1 - \frac{4a^2}{c^2}} \right) \approx \frac{c}{2a} \left( 1 - \frac{2a}{c} \right) = \frac{1}{e}
\]

(48)

where \( c \) is given by (47c). The approximation \( \frac{4a}{c} \ll 1 \) is justified under the hypothesis that the parasitic time constants \( \tau_x \) and \( \tau_z \) are significantly lower than the time constants \( \tau_A = R_5' C_5' \) and \( \tau_B = R_1' C_3 \). Finally, the oscillation frequency \( \omega_0' \) can be expressed in terms of the ideal value \( \omega_0 \), by using the expression of coefficient \( c \):

\[
\omega_0' \approx \frac{1}{\sqrt{e}} = \omega_0 \frac{1}{\sqrt{1 + \frac{\tau_x \tau_z}{\tau_A \tau_B}}}
\]

(49)

Under the simplifying assumptions \( \tau_x = \tau_y = \tau_{par} \) and \( \tau_A = \tau_B = \tau_z \), the relative error on the oscillation frequency \( (1 - \omega_0'/\omega_0) \) can be readily expressed as a function of the ratio \( \tau_{par}/\tau \), thus providing a design guideline for the bandwidth of the VCII transfer functions. The graph in Figure 8 shows that errors lower than 10% can be obtained if the time constant ratio is lower than 0.06.

![Figure 8](image-url)

Figure 8. Relative error on the oscillation frequency vs. the time constant ratio \( \tau_{par}/\tau \).

5. Experimental Results

The performance of the Type I canonic oscillator of Figure 5a has been verified by both LTSpice simulations and experimental results. In particular, the approximated expression for \( \omega_0 \) in (49) has been checked for different values of \( \tau \) and \( \tau_x = \tau_z \), and errors lower than 1% have been found.

Then, we have used the commercially available AD844 to configure a VCII as shown in Figure 9. A single VCII is realizable using two AD844 ICs, whose Spice model can be found in [45]. The situation is quite different in the case of an integrated design, where a single VCII block can be exploited to design the oscillator, as shown in the previous sections.

The circuit was supplied with a dual ±5 V voltage, achieving a total power consumption of 14 mA.
Firstly, simulation of the topology in Figure 5a has been carried out to evaluate performance in terms of robustness to parasitics, and to estimate the achievable THD. In particular, the circuit has been designed with $C_3 = 2C_5 = 2 \text{nF}$ and $R_5 = 2R_1 = 15 \Omega$, and an oscillation frequency $f_0 = 10.6 \text{kHz}$ was expected.

However, AD844 parasitics can slightly change the oscillation frequency and/or cause failing of oscillation condition: in this case, starting from the nominal design, the resistance $R_1$ can be changed (to $7.3 \text{k}\Omega$ in the present case, see the schematic in Figure 10) to allow fulfillment of oscillation condition in (41): the obtained oscillation frequency is $f_0 = 10.8 \text{kHz}$, as shown in Figure 11.

A model for the VCII composed of AD844 components, shown in Figure 9, has been extracted from Spice simulations according to the equations presented in Section 4. At terminal $X$, we have found $C_x = 5.5 \text{pF}$ in parallel with a resistor $R_x = 3 \text{M}\Omega$. Purely resistive input impedances have been extracted at node $Y$ ($R_y = 50 \Omega$) and $Z$ ($R_z = 15 \Omega$). Finally, a dominant pole has been found for both the transfer function $\alpha(s)$ at $f = 49 \text{MHz}$ (corresponding to $\tau_x = 3.25 \text{ns}$), and for $\beta(s)$ at $f = 764 \text{MHz}$ ($\tau_z = 208 \text{ps}$).

![Figure 9. Realization of a VCII using the AD844.](image)

![Figure 10. VCII oscillator based on the AD844.](image)

The element values used for the different design case studies, the simulated THD and the oscillation frequency evaluated with both the LTSpice AD844 non-linear model and with the VCII linear model, including parasitics, are summarized in Table 2. The linear model is accurate enough to be used for circuit design, and excellent simulated performance has been achieved in terms of THD with the proposed VCII topology.
Figure 10. VCII oscillator based on the AD844.

The element values used for the different design case studies, the simulated THD and the oscillation frequency evaluated with both the LTSpice AD844 non-linear model and with the VCII linear model, including parasitics, are summarized in Table 2. The linear model is accurate enough to be used for circuit design, and excellent simulated performance has been achieved in terms of THD with the proposed VCII topology.

Figure 11. Simulated output spectrum of the oscillator shown in Figure 10.

Table 2. Simulation results at different frequencies.

| C₃ = 2C₅ (nF) | R₅ (kΩ) | R₁ (kΩ) | f₀ (Spice) (Hz) | f₀ (Model) (Hz) | f₀ Error (%) | THD (%) |
|---------------|---------|---------|-----------------|-----------------|--------------|---------|
| 2000          | 15      | 7.3     | 10.8            | 10.74           | 0.6          | 0.7     |
| 200           | 15      | 7.35    | 107.3           | 107.0           | 0.3          | 0.4     |
| 20            | 15      | 7.35    | 1.073 K         | 1.070 K         | 0.3          | 0.4     |
| 2             | 15      | 7.3     | 10.80 K         | 10.70 K         | 0.9          | 0.5     |
| 0.2           | 15      | 6.9     | 108.1 K         | 107.2 K         | 0.9          | 0.7     |
| 0.2           | 1.5     | 0.65    | 1.080 M         | 1.040 M         | 3.7          | 1.7     |

Finally, experimental verification of performance has been carried out, exploiting the test bench shown in Figure 12: for data acquisition, the Digilent Analog Discovery 2™ board was used [46]. The design of Figure 5a was implemented as the reference topology for the oscillator. Measurements were carried out in the range (10–10⁶) Hz and are reported in Table 3. In agreement with simulation results, the oscillator shows a very low THD value even at 1 MHz (considering 10 harmonics). The average relative frequency error between measured and ideal values is −5.2% and is comparable with tolerances of the passive components.

Figure 12. Test bench for the experimental verification of the VCII oscillator based on the AD844.
Table 3. Measured results.

| R1 (kΩ) | R5 (kΩ) | C3 (F) | C5 (F) | Ideal Frequency (Hz) | Measured Frequency (Hz) | Error (%) | THD (%) |
|---------|---------|--------|--------|-----------------------|-------------------------|----------|--------|
| 15      | 6.8     | 2 µ    | 1 µ    | 11.1                  | 10.8                    | -3       | 1.12   |
| 15      | 6.8     | 200 n  | 100 n  | 111                   | 109                     | -1.9     | 0.94   |
| 15      | 6.8     | 20 n   | 10 n   | 1.11 k                | 1.08 k                  | -2.7     | 0.92   |
| 15      | 6       | 2 n    | 1 n    | 11.9 k                | 11.5 k                  | -3.3     | 0.47   |
| 15      | 6       | 200 p  | 100 p  | 119 k                 | 109 k                   | -7.8     | 0.56   |
| 15      | 0.64    | 200 p  | 100 p  | 1.15 M                | 1.0 M                   | -12.9    | 2.24   |

An example of the output signal, both in the time and frequency domains, is reported in Figure 13a,b for a frequency of 1 MHz.

![An example of the output signal](image1)

**Figure 13.** Output waveform of the canonic VCII-based oscillator of Figure 5a. (a) Time domain, (b) frequency domain for an output frequency of 1 MHz.

Figure 14 shows the THD and frequency error trends vs. frequency.

![Figure 14. THD and frequency error vs. frequency](image2)

**6. Conclusions**

By means of a systematic analysis, the possibility of realizing VCII-based oscillators is studied and demonstrated. The investigation results in a pair of new canonic oscillators...
based on VCII−. However, it is shown that, using the systematic approach, no oscillator configuration is possible using VCII+. The two found oscillator configurations are the only possible ones which use only two resistors, two capacitors and a single VCII−. Compared to Op-Amp-based oscillators, designed using the same systematic approach which employs two capacitors and four resistors, the proposed VCII-based oscillator is preferred in terms of low number of capacitors and resistances. Another interesting feature of the found VCII-based oscillator is that the produced sinusoidal output signal is easily available through the low output impedance Z port, while the CCII-based oscillators designed using the same systematic approach requires an additional voltage buffer for practical use. Simulations and experimental results using AD844 as VCII are reported to validate the theory.

A comparison with oscillator topologies based on different ABBs, with particular attention to canonic topologies, is reported in Table 4. The table reports the type of active building block (ABB) the oscillator is based on, the number of active and passive components, specifying how many of them are grounded, the availability of a quadrature output and the independence of oscillation condition from oscillation frequency that allows tuning the oscillator acting on a single component. It has to be noted that the independence from the oscillation condition on oscillation frequency often requires additional passive (and sometimes also active) components, thus resulting in non-canonic topologies. Notable exceptions are the oscillators of [21,26] that use complex ABBs with gain, whose value contributes to satisfying the oscillation condition.

Table 4. Comparative table of sinusoidal oscillator topologies.

| Ref. | ABB Type | ABB Number | C (Grounded) | R (Grounded) | Output Phases | Indep. w/o C₀ |
|------|----------|------------|--------------|--------------|---------------|---------------|
| [5]  | Op-Amp   | 1          | 2 (2)        | 4 (2)        | 1             | NO            |
| [7]  | OTA      | 3          | 2 (2)        | –            | 2             | YES           |
| [9]  | CCII     | 1          | 2 (2)        | 2 (1)        | 1             | NO            |
| [9]  | CCII     | 1          | 2 (1)        | 3 (1)        | 1             | YES           |
| [12] | FTFN     | 1          | 2 (1)        | 5 (1)        | 1             | YES           |
| [13] | CCII     | 2          | 2 (2)        | 2 (1)        | 1             | YES           |
| [16] | CDTA     | 2          | 2 (1)        | –            | 2             | NO            |
| [19] | OTRA     | 1          | 2 (0)        | 3 (1)        | 1             | YES           |
| [21] | CCCCTA   | 1          | 2 (2)        | 1 (1)        | 1             | YES           |
| [23] | CCIII    | 2          | 2 (2)        | 3 (1)        | 1             | YES           |
| [25] | UVC      | 1          | 2 (1)        | 3 (1)        | 1             | YES           |
| [26] | VDTA     | 1          | 2 (2)        | –            | 2             | YES           |
| [29] | CFOA     | 1          | 3 (2)        | 4 (2)        | 1             | YES           |
| [47] | CFOA     | 1          | 2 (2)        | 2 (1)        | 1             | NO            |
| [47] | CFOA     | 1          | 2 (1)        | 3 (1)        | 1             | YES           |
| [48] | OTRA     | 1          | 2 (0)        | 2 (0)        | 1             | NO            |
| [48] | OTRA     | 1          | 2 (0)        | 3 (1)        | 1             | YES           |
| [49] | CFOA     | 1          | 3 (2)        | 3 (3)        | 1             | YES           |
| [50] | CDBA     | 2          | 2 (2)        | 3 (0)        | 2             | YES           |
| [51] | OTRA     | 1          | 3 (1)        | 3 (0)        | 1             | YES           |
| This Work | VCII | 1          | 2 (1)        | 2 (1)        | 1             | NO            |

Op-Amp: operational amplifier; OTA: operational transconductance amplifier; CCII: second generation current conveyor; FTFN: four terminal floating nullor; CDTA: current differencing transconductance amplifier; OTRA: operational transresistance amplifier; CIII: third generation current conveyor; UVC: universal voltage conveyor; VDTA: voltage dependent transconductance amplifier; CFOA: current feedback operational amplifier; CDBA: current differencing buffered amplifier; VCII: second generation voltage conveyor.

Author Contributions: Conceptualization, M.S. and G.B.; methodology, G.B. and F.C.; software, G.B.; validation, G.F., P.T., VS. and L.P.; formal analysis, M.S. and F.C.; investigation, P.T. and VS.; resources, VS. and G.F.; data curation, VS. and L.P.; writing—original draft preparation, L.P. and G.B.; writing—review and editing, VS., G.B., L.P., M.S., G.F., F.C. and A.T.; visualization, F.C. and L.P.; supervision, L.P., G.F., VS. and P.T.; project administration, G.F., VS. and A.T.; funding acquisition, VS. All authors have read and agreed to the published version of the manuscript.
**Funding:** The work did not receive any external funding.

**Data Availability Statement:** No new data were created or analyzed in this study. Data sharing is not applicable to this article.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Jaikla, W.; Adhan, S.; Suwanjan, P.; Kumngern, M. Current/voltage controlled quadrature sinusoidal oscillators for phase sensitive detection using commercially available IC. *Sensors* 2020, 20, 1319. [CrossRef] [PubMed]
2. Mohsen, M.; Said, L.; Elwakil, A.; Madian, A.; Radwan, A. Extracting optimized bio-impedance model parameters using different topologies of oscillators. *IEEE Sensors J.* 2020, 20, 9947–9954. [CrossRef]
3. Li, G.; Cui, J.; Yang, H. A new detecting method for underwater acoustic weak signal based on differential double coupling oscillator. *IEEE Access* 2021, 9, 18842–18854. [CrossRef]
4. Senani, R. New canonic sinusoidal oscillator with independent frequency control through a single grounded resistor. *Proc. IEEE* 1979, 67, 691–692. [CrossRef]
5. Bhattacharyya, B.; Tavakoli Darkani, M. A unified approach to the realization of canonic RC-active, single as well as variable, frequency oscillators using operational amplifiers. *J. Franklin. Inst.* 1984, 317, 431–439. [CrossRef]
6. Senani, R.; Bhaskar, D.R.; Gupta, M.; Singh, A.K. Canonic OTA-C sinusoidal oscillators: Generation of new grounded-capacitor versions. *Am. J. Electr. Electron. Eng.* 2015, 3, 137–146.
7. Gupta, S.; Senani, R. State variable synthesis of single-resistance-controlled grounded capacitor oscillators using only two CFOAs: Additional new realisations. *IEE Proc. Circuits Devices Syst.* 1998, 145, 135–138. [CrossRef]
8. Soliman, A.M. Current-mode oscillators using single output current conveyors. *Microelectron. J.* 1998, 29, 907–912. [CrossRef]
9. Celma, S.; Martinez, P.A.; Carlosena, A. Approach to the synthesis of canonic RC-active oscillators using CCIJ. *IEE Proc. Circuits Devices Syst.* 1994, 141, 493–497. [CrossRef]
10. Khan, A.A.; Bimal, S.; Dey, K.K.; Roy, S.S. Novel RC sinusoidal oscillator using second-generation current conveyor. *IEEE Trans. Instrum. Meas.* 2005, 54, 2402–2406. [CrossRef]
11. Bajer, J.; Lahiri, A.; Birolek, D. Current-mode CCIJ based oscillator circuits using a conventional and a modified Wien-bridge with all capacitors grounded. *Radio Eng.* 2011, 20, 245–251.
12. Çam, U.G.; Toker, A.; Cicçekoglu, O.G.; Kutman, H. Current-mode high output impedance sinusoidal oscillator configuration employing single FFTN. *Analog Integr. Circuits Signal Process.* 2000, 24, 231–238. [CrossRef]
13. Lahiri, A. New canonic active RC sinusoidal oscillator circuits using second-generation current conveyors with application as a wide frequency digitally controlled sinusoidal generator. *Act. Passiv. Electron. Compon.* 2011, 2011, 274394. [CrossRef]
14. Horng, J.-W. Current-mode third-order quadrature oscillator using CTDs. *Act. Passiv. Electron. Compon.* 2009, 2009, 789171. [CrossRef]
15. Utpathput, P.; Mekhum, W.; Jaikla, W. Current-mode multiphase sinusoidal oscillator using CCCCTAs and grounded elements. In Proceedings of the NEWCAS 11 IEEE 9th Int. New Circuits and Systems Conference, Bordeaux, France, 26–29 June 2011; pp. 345–349.
16. Jin, J.; Wang, C. Current-mode universal filter and quadrature oscillator using CTDs. *Turk. J. Electr. Eng. Comput. Sci.* 2014, 22, 276–286. [CrossRef]
17. Agrawal, D.; Maheshwari, S. An active-C current-mode universal first order filter and oscillator. *J. Circuits Systems Comput.* 2019, 28, 1950219. [CrossRef]
18. Soliman, A.M. Current-mode oscillators using inverting CCIJ. *J. Act. Passiv. Electron. Devices* 2011, 6, 305–320.
19. Cam, U. A novel single-resistance-controlled sinusoidal oscillator employing single operational transresistance amplifier. *Analog Integr. Circ. Sig. Proc.* 2002, 32, 183–186. [CrossRef]
20. Gupta, S.S.; Sharma, R.K.; Bhaskar, D.R.; Senani, R. Sinusoidal oscillators with explicit current output employing current-feedback op-amps. *Int. J. Circuit Theory Appl.* 2010, 38, 131–147. [CrossRef]
21. Li, Y. Derivation for current-mode Wien oscillators using CCCCTAs. *Analog Integr. Circ. Sig. Proc.* 2015, 84, 479–490. [CrossRef]
22. Abdualma’atti, M.T.; Alsuhaibani, E.S. New current-feedback operational-amplifier based sinusoidal oscillators with explicit current output. *Analog Integr. Circ. Sig. Proc.* 2015, 85, 513–523. [CrossRef]
23. Sharma, R.K.; Arora, T.S.; Senani, R. On the realization of canonic single-resistance-controlled oscillators using third generation current conveyors. *IET Circuits Devices Syst.* 2017, 11, 10–20. [CrossRef]
24. Chen, H.-P.; Hwang, Y.-S.; Ku, Y.-T. Voltage-mode and current-mode resistorless third-order quadrature oscillator. *Appl. Sci.* 2017, 7, 179. [CrossRef]
25. Pushkar, K.L. Single-resistance controlled sinusoidal oscillator employing single universal voltage converter. *SCIRP Circuits Syst.* 2018, 9, 1–7. [CrossRef]
26. Banerjee, K.; Singh, D.; Paul, S.K. Single VDTA based resistorless quadrature oscillator. *Analog Integr. Circ. Sig. Proc.* 2019, 100, 495–501. [CrossRef]
27. Komanapalli, G.; Pandey, R.; Pandey, N. New sinusoidal oscillator configurations using operational transresistance amplifier. *Int. J. Circuit Theory Appl.* 2019, 47, 666–685. [CrossRef]
28. Yuce, F.; Yuce, E. Supplementary CCII based second-order universal filter and quadrature oscillators. *AEU Int. J. Electron. Commun.* 2020, 118, 153138. [CrossRef]

29. Srivastava, D.K.; Singh, V.K.; Senani, R. A class of single-CFOA-based sinusoidal oscillators. *Am. J. Electr. Electron. Eng.* 2020, 8, 1–10.

30. Kumari, S.; Gupta, M. A new CMOS design of high transconductance current follower transconductance amplifier and its applications. *Analóg Integr. Circ. Sig. Process.* 2018, 95, 325–349. [CrossRef]

31. Pushkar, K.L.; Bhaskar, D.R. Voltage-mode third-order quadrature sinusoidal oscillator using VDIBAs. *Analóg Integr. Circ. Sig. Process.* 2019, 98, 201–207. [CrossRef]

32. Bhagat, R.; Bhaskar, D.R.; Kumar, P. Quadrature sinusoidal oscillators using CDBAs: New realizations. *Circuits Systems Sig. Process.* 2021, 40, 2634–2658. [CrossRef]

33. Gupta, S.; Arora, T.S. Design and experimentation of VDTA based oscillators using commercially available integrated circuits. *Analóg Integr. Circ. Sig. Process.* 2021, 106, 713–728. [CrossRef]

34. Roy, S.; Pal, R.R. Electronically tunable third-order dual-mode quadrature sinusoidal oscillators employing VDCCs and all grounded components. *Integr. VLSI J.* 2021, 76, 99–112. [CrossRef]

35. Safari, L.; Barile, G.; Stornelli, V.; Ferri, G. An overview on the second generation voltage conveyor: Features, design and applications. *IEEE Trans. Circuits Syst. Part II Express Briefs* 2019, 66, 547–551. [CrossRef]

36. Safari, L.; Barile, G.; Ferri, G.; Stornelli, V. A new low-voltage low-power dual-mode VCII-based SIMO universal filter. *Electronics* 2019, 8, 765. [CrossRef]

37. Safari, L.; Barile, G.; Ferri, G.; Stornelli, V. Traditional Op-Amp and new VCII: A comparison on analog circuits applications. *AEU Int. J. Electron. Commun.* 2019, 110, 152845. [CrossRef]

38. Pantoli, L.; Barile, G.; Leoni, A.; Muttillo, M.; Stornelli, V. A novel electronic interface for micromachined Si-based photomultipliers. *Micromachines* 2018, 9, 50[7. [CrossRef] [PubMed]

39. Barile, G.; Ferri, G.; Safari, L.; Stornelli, V. A new high drive class-AB FVF-based second generation voltage conveyor. *IEEE Trans. Circuits Syst. Part II Express Briefs* 2020, 67, 405–409. [CrossRef]

40. Centurelli, F.; Monsurrò, P.; Tommasino, P.; Trifiletti, A. On the use of voltage conveyors for the synthesis of biquad filters and arbitrary networks. In Proceedings of the ECCTD 17 23rd Eur. Conf. Circuit Theory and Design, Catania, Italy, 4–6 September 2017.

41. Yesil, A.; Minaei, S. New simple transistor realizations of second-generation voltage conveyor. *Int. J. Circuit Theory Appl.* 2020, 48, 2023–2038. [CrossRef]

42. Al-Shahrani, S.M.; Al-Abdi, M.A. Efficient inverse filter based on second-generation voltage conveyor (VCII). *Arab J. Sci. Eng.* 2021. [CrossRef]

43. Al-Abdi, M.A. Realization of inverse filters using second generation voltage conveyor (VCII). *Analóg Integr. Circ. Sig. Process.* 2021. [CrossRef]

44. Kumnern, M.; Torteanchai, U.; Khateb, F. CMOS class AB second generation voltage conveyor. In Proceedings of the 2019 IEEE International Circuits and Systems Symposium (ICSyS), Kuantan, Malaysia, 18–19 September 2019.

45. Analog Devices. AD844 Datasheet and Product Info|Analog Devices. Analog.com. 2020. Available online: https://www.analog.com/en/products/ad844.html (accessed on 6 June 2021).

46. Analog Discovery 2 [Digilent Documentation]. Available online: https://reference.digilentinc.com/reference/instrumentation/analog-discovery-2/start (accessed on 6 June 2021).

47. Soliman, A.M. Current feedback operational amplifier based oscillators. *Analóg Integr. Circ. Sig. Process.* 2000, 23, 45–55. [CrossRef]

48. Chien, N.-C. New realizations of single OTRA-based sinusoidal oscillators. *Act. Passiv. Electron. Compon.* 2014, 2014, 938987. [CrossRef]

49. Srivastava, D.K.; Singh, V.K.; Senani, R. Novel single-CFOA-based sinusoidal oscillator capable of absorbing all parasitic impedances. *Am. J. Electr. Electron. Eng.* 2015, 3, 71–74.

50. Arora, T.S.; Gupta, S. A new voltage mode quadrature oscillator using grounded capacitors: An application of CDBA. *Eng. Sci. Technol.* 2018, 21, 43–49. [CrossRef]

51. Komanapalli, G.; Pandey, N.; Pandey, R. New realization of third order sinusoidal oscillator using single OTRA. *AEU Int. J. Electron. Commun.* 2020, 93, 182–190. [CrossRef]