**Article**

**Novel Low Voltage and Low Power Array Multiplier Design for IoT Applications**

Jin-Fa Lin *, Cheng-Yu Chan and Shao-Wei Yu

Department of information and communication, Chaoyang University of Technology, Taichung 41349, Taiwan; s10830606@gm.cyut.edu.tw (C.-Y.C.); s10830616@gm.cyut.edu.tw (S.-W.Y.)

* Correspondence: jflin@cyut.edu.tw

Received: 7 November 2019; Accepted: 26 November 2019; Published: 30 November 2019

**Abstract:** In this paper, a novel latch-adder based multiplier design, targeting low voltage and low power IoT applications is presented. It employs a semi-dynamic (dynamic circuit with static keeper circuit) full adder design which efficiently incorporates the level sensitive latch circuit with the adder cell. Latch circuit control signals are generated by a chain of delay cell circuits. They are applied to each row of the adder array. This row-wise alignment ensures an orderly procedure, while successfully removing spurious switching resulting in reduced power consumption. Due to the delay cell circuit of our design is also realized by using full adder. Therefore, it is unnecessary to adjust the transistor sizes of the delay cell circuit deliberately. Post-layout simulation results on 8 × 8 multiplier design show that the proposed design has the lowest power consumption of all design candidates. The total power consumption saving compared to conventional array multiplier designs is up to 38.6%. The test chip measurement shows successful operations of our design down to 0.41 V with a power consumption of only 427 nW with a maximum frequency 500 KHz.

**Keywords:** multiplier; latch-adder; low voltage; low power

1. Introduction

Multiplications are basic arithmetic operations used in virtually all applications involving digital signal processing (DSP). Early multiplier designs focused on pursuing high performance operation or low circuit complexity [1]. The prevalence of battery-operated mobile devices has resulted in power/energy consumption becoming a far more prominent design factor. For example, power consumption of multiplier designs is over 25% of the 64-point radix-4 pipelined FFT processor [2]. Additionally, there are many applications such as biomedical devices that do not require speedy operations, but the power consumption is a primary concern [3]. A key factor in low power multiplier design is the elimination of spurious signal transitions [4]. Techniques such as clock gating, signal bypassing, and delay calibration for simultaneous transition, have been presented to reduce circuit activities. In an array multiplier, futile computations occur on those columns or rows of full adder, corresponding to zero bits in the input operands. In order to lower power consumption, we must first disable futile computation and/or bypass results from the previous stage. The computation can be disabled by either freezing its inputs or gating the logic evaluation. The former approach requires either input gating or multiplexing circuits, while the latter approach needs extra gating logic along the evaluation path. The output signal bypassing must be realized by a multiplexer. It is evident that both gating logic and multiplexing circuitry will introduce circuit, power and possibly delay overheads. If the power saving scheme is applied to a finer circuit granularity, the circuit and power overheads potentially become significant. The power saving scheme must, therefore, be carefully implemented to ensure that the saving will not be adversely offset by the overhead. In [5], a coarse grain power saving scheme is presented. An array multiplier is first partitioned into small clusters and
clock gating is applied to those clusters when either input is zero. This approach requires logic 0 input detection circuitry and some extra data latch circuits. In [6,7], a delay balanced approach (between sum and carry signals) is adopted and the adder array is tiled temporally to align the signal transitions. The effectiveness of this approach depends on a presumed 2:1 delay ratio between the sum and carry paths. Such a premise may not be valid for different adder circuits or layouts.

In [8], a multiplier is first portioned into parallel execution ones to reduce the critical path. A scaled down $V_{DD}$, a quadratic factor, can then be applied to reduce the power consumption. An additional row bypassing technique is also introduced to eliminate the addition of zero partial products. This design, however, requires additional shifters and detection circuitry to align the accumulation of partial results. Similar ideas of row bypassing were adopted in [9–11] in conjunction with an input operands interchange scheme. The schematic of a multiplier with row bypassing scheme is illustrated in Figure 1a. The input tri-state buffers (colored red) serve as input data signal gating when bypassing holds. The multiplexers are used to select between the full adder design output and the bypass signal. As shown in Figure 2, the main drawback of such an implementation is the voltage degradation at the floating tri-state output. The phenomenon is particularly prominent when working in lower operation frequency and/or standby mode. The degraded signals may cause both P- and N-logics to be turned on simultaneously resulting in static power dissipation. An alternative to row bypassing is column bypassing was introduced in [10]. The corresponding multiplier schematic is given in Figure 1b. The idea comes from the observation that when a multiplicand bit is zero; all full adder designs along the corresponding diagonal (column) will have “Cin” and the sum and input equal zero. The third input is then bypassed to the “Sum” output. Additionally, the “Cin” inputs to the carry propagation adder at the bottom of the array multiplier are always zero when column bypassing holds and are therefore, quickly evaluated by ANDing with the multiplicand bit. Note that, the blue block shown in Figure 1 is the extra compensating circuit for ensuring the stability for multiplier [10–16].

In [12], the partial products are latched to synchronize the input signal transition from one adder row to another in a predetermined chronological sequence. This requires carefully calibrated delay cells to synchronize the operation. As shown in Figure 3, the basic latch-adder cell is a C$^2$MOS version 28 T adder design plus two keeper circuits to hold the values of “Sum” and “Cout”. Complementary enable signals “E” and “E_bar” control the timing of adder outputs. This approach observes the data flow and can further reduce the spurious signal transitions in the sum logic. The synchronization measure requires carefully calibrated delay cells to ensure correct timing as shown in Figure 3b. The power overhead of the incurred control logic must be confined so as not to offset the power saving from synchronized operations. In general, the circuit overhead of the bypassing scheme based multiplier design is higher than the latch-adder based approach. This overhead is mainly attributed to the selection logic needed for signal bypassing [14]. The bypassing scheme, however, does not require the elaborate transistor size tweaking needed in other delay sensitive schemes.

In this paper, we will present a novel latch-adder based low voltage and low power multiplier design for applications requiring low working frequencies (no more than 1 MHz). Due to the delay cell circuit, the proposed design is also realized by using full adder. Therefore, there is no need to adjust the transistor sizes of the delay cell circuit deliberately to extend the delay and ensure its low power consumption works efficiency.
input detection circuitry and some extra data latch circuit s. In [6,7], a delay balance approach (between sum and carry signals) is adopted and the adder array is tiled temporally to align the signal transitions. The effectiveness of this approach depends on a presumed 2:1 delay ratio between the sum and carry paths. Such a premise may not be valid for different adder circuits or layouts.

Figure 1. Parallel multiplier designs based on bypassing techniques.
2. Proposed Design

Based on the initial work presented in [12], a refined latch-adder based multiplier design is developed. Figure 4a shows the array structure of the proposed design. Structurally, it consists of carry save adder array followed by a carry propagation adder, a chain of delay cells, and a latch control signal generator. (For simplicity, the partial product generation logic is not shown.) The signal and latch control timings are shown in Figure 4b. RCI and RSI are latch signals which carry logic and sum logic circuits in its row of the adder array, respectively. They also serve as the control signals to strobe the operations of carry logic and sum logic circuits. The delay discrepancy in sum and carry paths

Figure 2. DC power problem in bypassing designs using input tri-state buffers.

Figure 3. Latch-adder based low power multiplier design [12]. (a) Circuit structure. (b) Timing diagram. (c) MOS circuit schematic of C2MOS based latch-adder. (d) Inverter based delay cell.
within a full adder is taken into account so that the evaluation phase of the sum logic falls slightly behind that of the carry logic.

Figure 4. Proposed latch adder based multiplier design. (a) Circuit structure. (b) Timing diagram. (c) MOS circuit schematic of dynamic circuit based latch-adder.
In Figure 4, a typical 1-bit full adder design generates a “Cout” signal first, which is then fed to the sum logic circuit, as shown. In order to avoid spurious signal transition at the sum logic, when “Cout” is not ready it is necessary to delay the operation of a sum calculation. Due to the carry save scheme, all adders in the same row operate concurrently and then pass the result to the adders in the following row. This suggests a progressive style of evaluation from row to row.

To simplify the circuit of control signal generation, the latch control signal applied to the sum logic is also applied to the carry logic in the next row (RSi = RCi + 1). In other words, the operations of the sum and carry logics are time skewed in the same row but in two adjacent rows. Based on this structure, we then work on the basic adder cell with embedded latch function (or latch-adder in short). Recall that the latch-adder cell shown in Figure 3 is realized in the C^2MOS version 28 T adder design with two additional keeper circuits to hold the values of “Sum” and “Cout”. A total of 40 MOS transistors are needed, twelve of which arise from the latch control. This extra circuit overhead is considerable as is the power consumption of the design.

In view of the described circuit issues, the proposed design adopts a semi-dynamic circuit design, i.e., dynamic full adder plus static keeper where the latch control signals RCi and RSi originate from the delay cell. The design of the proposed latch-adder cell is shown in Figure 4c. The bulky pull-up pMOS logic for sum and carry path are each replaced by one pre-charge pMOS transistor. When the latch control signal and the pre-charge signal of the dynamic circuit are low, the logic is pre-charged to high. When the control signal turns low, the logic is evaluated by performing a conditional discharge. Two simple state keeper logics are placed at the output nodes as data latches. They can also resolve the charge sharing problem common in dynamic circuits. Alternatively, the inverter of the state keeper logic leads to a domino logic like design. When signals “Sum” and “Cout” are fed to the following row, the property of low-to-high only transitions ensures that no incorrect discharge at the beginning of the evaluation phase will occur.

Note that the output of the carry logic is also fed internally to the sum logic within the same adder cell without going through an inverter. However, the deliberate time skew between their latch control signals ensure the correct operations of the two directly connected dynamic circuits. Compared with previous latch-adder cell based designs [12,13], the proposed design also uses latch-adder as delay cell circuits. For this reason, it is unnecessary to adjust the transistor sizes of the delay cell circuit to lengthen the delay (the same-sized carry module and sum module designs are used in both adder cell and delay cell). Note that the delay circuit used in [12] is a 4-transistor C^2MOS inverter and one more inverter per row is needed to generate complementary control signals as shown in Figure 3.

3. Simulation and Measurement Results

To evaluate the power saving merits of the proposed design, 5 multiplier designs are included for comparison. These include a conventional array multiplier design using typical 28T full adder cells, a latch-adder based multiplier designs given in [12], two bypassing scheme based multipliers presented in [9,10], and the proposed work. The layouts of these designs were developed first, with post layout simulations conducted to obtain results for comparison. Considering the simulation condition will largely affect the evaluation results, it is determined based on our target applications. As previously mentioned, our focus was IoT applications with relaxed speed but critical power constraints. The sampling frequency of environment data, (such as temperature and humidity), is usually below 1 MHz. The power consumption, nonetheless, is crucial to battery life time. Rather than relying on expensive state-of-the-art process technology for low power operations, the selected technology was the TSMC 180 nm CMOS process. The working frequency was selected as 1 MHz and the V_{DD} was set to 0.6 V.

Two 1-bit latch-adders simulation results are listed in Table 1 to show the performance edge of the proposed design when compared with design [12]. By interpreting the post-layout simulation results, we concluded that, the proposed design is 28.9% faster in operational speed, 11.5% lower in power consumption, and 37% improvement in the PDP index when compared with design [12]. As previously
mentioned, the delay cell of the proposed design is also optimized for timing (used adder as delay cell) to ensure that sufficient delay is reserved for the readiness of input signals.

Table 1. Performance comparison of 1-bit latch-adder designs (at 0.6 V/1 MHz).

| 1-bit latch-adder | Power (nW) | Delay (nS) | PDP (fJ) |
|-------------------|------------|------------|----------|
| Proposed design   | 4.86       | 3.71       | 18.03    |
| Design [12]       | 5.49       | 5.22       | 28.66    |

A total of 5000 test patterns are generated randomly with equal probability of zeros and ones. All nMOS/pMOS transistors were of size 1.0 um/2.5 um, except the transistors of keeper logic and delay circuits (design [12]). The circuit arrangement is depicted in Figure 5. The simulation waveforms were first examined to illustrate the suppression of spurious signal transitions of the proposed design. In Figure 6, the snapshot of waveforms for consecutive multiplications in four designs is given. The first row is the clock signal where one multiplication is performed in each clock cycle. The same internal node from each design is sampled and shown. We clearly observe that the conventional design and design [10], (using a column bypassing scheme), exhibit many more signal transitions than the other latch adder based designs. Such glitches correspond to futile transitions which are detrimental to power performance. Design [12], and the proposed design, both adopt a delay-controlled evaluation strategy and encounter no glitches at all. In addition, the proposed design employs a semi-dynamic logic structure to further reduce layout size. When the clock is zero, the output nodes of the full adder are pre-charged to zero. Although this requires extra pre-charge power, the dynamic power consumption is reduced overall because the entire P-logic is replaced by a small pre-charge transistor, greatly reducing the capacitive load.

Figure 5. Simulation arrangement.

Table 2 gives the post-layout simulation results of 8 × 8 multiplier design under the setting of (0.6 V, 1 MHz). Figure 7 shows a breakdown of power consumption for all multipliers. The power consumption is divided into two parts, one for the delay line/control signal generation and the other one for the array multiplier itself. In both delay line controlled multiplier designs, the power consumption overheads of the delay line and control signal generation range from 21–26%. The power savings in the array multipliers, however, are significant and the overall power consumptions are better than the other designs. Compared with the conventional design, the saving is up to 38.6%. Design [12] trails the proposed work and is ranked in the second place. Note that the power performance of design [9,10] using a row and column bypassing scheme are inferior to the conventional array multiplier design without using any power saving technique. This is because the adder inputs are gated by tri-state buffers which become floating when bypassing holds. The voltage degradation due to leakage current can be large when the working frequency is lower. This leads to larger DC power consumption in
the adder cell. If the circuit is in standby mode, the effect of leakage power consumption will become even more prominent. This adverse effect can be somewhat alleviated at higher frequency operations. However, the overall power saving behavior remains inferior to our designs.

Figure 6. Snapshot of simulation waveforms. Conventional design is the top row. Design [10], design [12] come next, and finally is proposed design.

Table 2. Performance comparison of 8*8 multiplier designs.

| 8*8-bit Multiplier | Conventional | Design [9] | Design [10] | Design [12] | Proposed |
|--------------------|--------------|------------|-------------|-------------|----------|
| Layout Area (um²)  | 11,463       | 15,360     | 13,518      | 15,880      | 10,750   |
| Delay(nS)          | 63.98        | 126.4      | 114.00      | 90.15       | 74.31    |
| Power consumption (µW) | 1.58       | 1.82       | 1.61        | 1.25        | 0.94     |
| Power-delay-product (fJ) | 101.09 | 230.05     | 183.54      | 112.69      | 69.85    |

Figure 7. Breakdown of power consumption of different multipliers based on post-layout simulations.

In addition to power performance, delay times to obtain valid multiplication results are also recorded. The conventional design leads in this performance index, followed by the proposed designs, and design [12]. The fully complementary logic structure of the 28 T full adder used in the conventional design gives it the speed edge in low VDD operations. The proposed design, however, exhibits sufficient speed performance for the target applications. Finally, a compound performance index of power consumption and speed, the power delay product, is included in the comparison. The proposed design scores highest indicating well-balanced designs for both power and speed.
Table 2 shows the layout areas of these designs. They are used to illustrate circuit complexity. The proposed design has the smallest layout areas, which are smaller than the conventional design without employing any extra circuit for latch and delay cells. We can attribute this factor to the semi-dynamic logic structure, which largely simplifies the circuit complexity of the basic adder cell. Design [9,10] and design [12] all require larger layout areas than the conventional design.

Figure 8 displays the power consumptions of these multiplier designs under different V_{DD} values (The working frequency remains as 1 MHz). Our design displays the least power consumption in all settings. The power consumption saving against other designs increases with the V_{DD} value.

The proposed latch-adder based low power multiplier was designed and fabricated using TSMC-180 nm CMOS technology. It contains an 8 × 8 multiplier kernel and a 16-bit linear feedback shift register (LFSR) as a built-in test pattern generator. As illustrated in Figure 9a, the input clock signal will go through input buffer and then pass to a LFSR design. This circuit provides a random pattern for the proposed multiplier design to measure the average power consumption. In order to acquire a better result, the 16-bit signal (generated by LFSR) goes through the following buffers and latches to confirm the test multiplier’s input signals can be simultaneous. The detailed chip layout schematic is shown in Figure 9. The overall chip size is 1.02 × 1.02 mm². The size of the proposed multiplier design kernel circuit is only 0.33 × 0.24 mm² of chip area. The test platform used is shown in Figure 9c and combines a signal generator (Agilent-33250A), logic analyzer (Acute-LA2164P), oscilloscope (Agilent MSO-X 3204A), digital current meter (Agilent-34410A), and two power supplies (Agilent-E3610A).

Figure 10 shows measurement waveforms of the proposed design. Each signal from up to down is input clock signal, the output signal P14, and the P15 (product). The maximum working frequency (f_{max}) is also measured. When V_{DD} equals 0.6 V, f_{max} is 11.7 MHz, which is over 11 times the target working frequency. This number is very close to the simulated 13.5 MHz shown in Table 2. For V_{DD} settings ranging from 0.6 V to 0.9 V, the power consumptions at the target 1 MHz working frequency are shown in Figure 11. The post layout simulation results are also included for comparison. After adding the essential measure auxiliary circuit, (including parasitic), and I/O pads, the measured power consumptions are about 10.5–11.2% higher than the post-layout simulation results. With the design running at 500 KHz, the required V_{DD} value of proposed low power multiplier can be reduced to 0.41 V, and the power consumption is only 427 nW.
Figure 9. An 8*8 multiplier. (a) On-chip configuration for the testing. (b) Chip layout schematic. (c) Photo of the test setup.

Figure 10. The measurement waveforms @0.6 V/1 MHz.
The authors also thank the National Chip Implementation Center (CIC), Taiwan for technical support in simulations.

Acknowledgments: The authors also thank the National Chip Implementation Center (CIC), Taiwan for technical support in simulations.

Author Contributions: J.-F.L. proposed the idea and method; C.-Y.C. and S.-W.Y. performed the simulations and experiments; J.-F.L. analyzed the data; J.-F.L. reviewed the manuscript.

Funding: This work was supported by the Ministry of Science and Technology, Taiwan under contract No. 107-2221-E- 324-017-MY2 and the grants form of Taichung Veterans General Hospital and Chaoyang University of Technology (TCVGH-CYUT1088803) Taichung, Taiwan.

Acknowledgments: The authors also thank the National Chip Implementation Center (CIC), Taiwan for technical support in simulations.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Ohkubo, N.; Suzuki, M.; Shinbo, T.; Yamanaka, T.; Shimizu, A.; Sasaki, K.; Nakagome, Y. A 4.4 ns CMOS 54×54-b multiplier using pass-transistor multiplexer. *IEEE J. Solid-State Circuits* 1995, 30, 251–257. [CrossRef]
2. Hasan, M.; Arslan, T.; Thompson, J.S. A novel coefficient ordering based low power pipelined radix-4 FFT processor for wireless LAN applications. *IEEE Trans. Consum. Electron.* 2003, 49, 128–134. [CrossRef]
3. Anand, S.; Routray, S.K. Issues and Challenges in Healthcare Narrowband IoT. In Proceedings of the 2017 International Conference on Inventive Communication and Computational Technologies (ICICCT), Coimbatore, India, 10–11 March 2017; pp. 486–489.
4. Chandrakasan, A.P.; Sheng, S.; Bordersen, R.W. Low-power CMOS digital design. *IEEE J. Solid-State Circuits* 1992, 27, 473–484. [CrossRef]
5. Fayed, A.A.; Bayoumi, M.A. A Novel architecture for low-power design of parallel multipliers. In Proceedings of the IEEE Computer Society Workshop on VLSI 2001, Orlando, FL, USA, 19–20 April 2001; pp. 149–154.
6. Mahant-Shetti, S.S.; Balsara, P.T.; Lemonds, C. High performance low power array multiplier using temporal tiling. *IEEE Trans. VLSI Syst.* 1999, 7, 121–124. [CrossRef]
7. Sakuta, T.; Lee, W.; Balsara, P.T. Delay balanced multipliers for low power/low voltage DSP core. In Proceedings of the IEEE Symposium on Low Power Electronics, San Jose, CA, USA, 9–11 October 1995; pp. 36–37.
8. Hong, S.G.; Kim, S.; Papaefthymiou, M.C.; Stark, W.E. Low power parallel multiplier design for DSP applications through coefficient optimization. In Proceedings of the 12th Annual IEEE International ASIC/SOC Conference, Washington, DC, USA, 18 September 1999; pp. 286–290.

9. Ohban, J.; Moshnyaga, V.G.; Inoue, K. Multiplier energy reduction through bypassing of partial products. Asia-Pac. Conf. Circuits Syst. 2002, 2, 13–17.

10. Wen, M.C.; Wang, S.J.; Lin, Y.N. Low-power parallel multiplier with column bypassing. IEE Electron. Lett. 2005, 41, 581–583. [CrossRef]

11. Economakos, G.; Anagnostopoulos, K. Bit level architectural exploration technique for the design of low power multipliers. In Proceedings of the ISCAS 2006 International Symposium on Circuits and Systems, Island of Kos, Greece, 21–24 May 2006; pp. 21–24.

12. Chong, K.S.; Gwee, B.H.; Chang, J.S. A micropower low-voltage multiplier with reduced spurious switching. Trans. VLSI Syst. 2005, 13, 255–265. [CrossRef]

13. Chong, K.-S.; Gwee, B.-H.; Chang, J.-S. Low energy 16-bit booth leapfrog array multiplier using dynamic adders. IET Circuits Devices Syst. 2007, 1, 170–174. [CrossRef]

14. Hwang, Y.-T.; Lin, J.-F.; Sheu, M.-H.; Sheu, C.-J. Low power multiplier designs based on improved column bypassing schemes. In Proceedings of the APCCAS 2006–2006 IEEE Asia Pacific Conference on Circuits and Systems, Singapore, 4–7 December 2006; pp. 594–597.

15. Choi, S.; Ahn, J.; Byun, K.; Nam, B.G. Energy-efficient static sparse-tree adder based on MUX-less bypassing architecture. Electron. Lett. 2014, 50, 1914–1915. [CrossRef]

16. Yan, J.T.; Chen, Z.E. Low-cost low-power bypassing-based multiplier design. In Proceedings of the 2010 IEEE International Symposium on Circuits and Systems, Paris, France, 30 May–2 June 2010; pp. 2338–2341.

© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).