HEAT: HARDWARE-EFFICIENT AUTOMATIC TENSOR DECOMPOSITION FOR TRANSFORMER COMPRESSION

Jiaqi Gu², Ben Keller¹, Jean Kossaifi¹, Anima Anandkumar¹,³, Bruce Khailany¹, David Z. Pan²
¹NVIDIA, ²The University of Texas at Austin, ³Caltech
jggu@utexas.edu

ABSTRACT

Transformers have attained superior performance in natural language processing and computer vision. Their self-attention and feedforward layers are overparameterized, limiting inference speed and energy efficiency. Tensor decomposition is a promising technique to reduce parameter redundancy by leveraging tensor algebraic properties to express the parameters in a factorized form. Prior efforts used manual or heuristic factorization settings without hardware-aware customization, resulting in poor hardware efficiencies and large performance degradation.

In this work, we propose a hardware-aware tensor decomposition framework, dubbed HEAT, that enables efficient exploration of the exponential space of possible decompositions and automates the choice of tensorization shape and decomposition rank with hardware-aware co-optimization. We jointly investigate tensor contraction path optimizations and a fused Einsum mapping strategy to bridge the gap between theoretical benefits and real hardware efficiency improvement. Our two-stage knowledge distillation flow resolves the trainability bottleneck and thus significantly boosts the final accuracy of factorized Transformers. Overall, we experimentally show that our hardware-aware factorized BERT variants reduce the energy-delay product by 5.7× with less than 1.1% accuracy loss and achieve a better efficiency-accuracy Pareto frontier than hand-tuned and heuristic baselines.

1 INTRODUCTION

Transformer models have demonstrated record-breaking performance on natural language processing (NLP) tasks (Peters et al., 2018; Devlin et al., 2019; Brown et al., 2020). However, the linear projection layers in multi-head self-attention (MHSA) and feedforward networks (FFNs) contain a large number of parameters that limit the efficient deployment of Transformers. Therefore, compressing large-scale Transformers is an essential problem in practical NLP tasks.

Tensor decomposition (Kolda & Bader, 2009) leverages the higher-order structure in tensors to efficiently express it in a factorized form, e.g., CP (Phan, 2011), tucker (Tucker, 1966), tensor-train (TT) (Oseledets, 2011) decomposition. It has found many applications in computer vision (Panagakis et al., 2021). Tensor factorization can be applied to matrices by first tensorizing (Anandkumar et al.,...
Figure 2: (a) Plot different tensorization shapes and ranks in the space. Computations (MACs) and parameter counts are not accurate indicators of real hardware cost (lower energy-delay product means the application consumes less energy and runs faster (Laros III et al., 2013)). (c) Different tensors in BERT-base show different low-rankness, thus requiring per-tensor customization.

However, three critical issues remain unresolved. First, improvements in compression metrics do not necessarily translate to better hardware efficiency, a distinction ignored by most prior work. As shown in Fig. 2(a) and 2(b), number of multiply-accumulate operations (MACs) and parameters are imprecise indicators of energy efficiency and execution speed on real hardware. This implies that a high compression ratio may not translate to real hardware efficiency benefits. Moreover, we observe heterogeneous low-rank characteristics in different weight matrices in Fig. 2(c), but previous methods ignore this heterogeneity and manually assign a global setting to all matrices based on heuristics (Deng et al., 2019; Hrinchuk et al., 2020; Chen et al., 2018; Kossaifi et al., 2019), failing to explore the huge design space. An additional challenge of factorized Transformers is the non-trivial performance drop after tensor decomposition. Direct re-training cannot recover the accuracy of factorized Transformers due to the optimization difficulty of cascaded tensor contractions, which hinders their practical deployment.

To solve these challenges, we propose HEAT, a hardware-efficient tensor decomposition framework that features automated tensor decomposition with hardware-aware optimization, shown in Fig. 1. HEAT can efficiently explore the huge design space of tensorization while significantly improving the hardware efficiency based on the following approaches: (1) compared to prior hardware-unaware tensor decomposition work, HEAT incorporates hardware cost feedback in the tensorization optimization flow to find expressive and hardware-efficient tensorization settings; (2) instead of manually selecting a global rank setting via trial-and-error, HEAT leverages the heterogeneous low-rank property of different tensors and adopts a novel Rank SuperNet-based method to automatically search for efficient per-tensor rank settings in the exponentially large space with one-shot re-training cost; (3) HEAT resolves the trainability challenge of factorized Transformers by introducing a two-stage knowledge distillation flow to significantly boost the task performance.

Based on the approaches in HEAT, we make the following contributions:

- We deeply investigate the hardware efficiency of tensor decomposition-based model compression methods and propose an automatic framework for hardware-efficient Transformer factorization.
- We move beyond conventional compression metrics and incorporate hardware cost into optimization to find hardware-efficient tensorization settings.
- We propose a novel Rank SuperNet to explore the exponential space of heterogeneous per-tensor rank settings to push forward the accuracy-efficiency Pareto front with one-shot re-training cost.
- We discuss the trainability bottleneck of factorized Transformer and resolve it via a two-stage distillation recipe to remedy the task performance degradation from factorization.

2
Our searched factorized BERT models outperform the original BERT with an estimated 5.7× lower energy-delay product (EDP) and surpass hand-tuned and heuristic baselines with 25%–30% lower EDP and 1.3% accuracy improvement on SQuAD-v1.1 and SST-2 datasets.

2 HEAT AUTOMATIC TENSOR DECOMPOSITION FRAMEWORK

2.1 UNDERSTANDING HARDWARE-EFFICIENT TENSOR DECOMPOSITION

Tensor Decomposition. We first briefly introduce the basics of tensor decomposition. As shown in Fig. 3, a matrix $W \in \mathbb{R}^{M \times N}$ is tensorized into a high-order tensor $X$ and further approximated by the product or summation of a series of smaller core tensors. Representative decompositions include CP (Phan, 2011), Tucker (Tucker, 1966), and tensor-train matrix (TTM) (Oseledets, 2011). For example, the order-$d$ TTM decomposition is formulated by

$$X((i_1,j_1),\cdots,(i_d,j_d))=G^{(1)}((i_1,j_1),\cdots)\cdots G^{(d)}((i_d,j_d)),$$

where each $G^{(i)}\in \mathbb{R}^{n_{i-1} \times m_i \times n_i \times r_i}$ is called a core tensor, the size of tensorized $X$ is called tensorization shape, i.e., $s=(m_1,\cdots,n_1,\cdots)$, where $M=\prod_i m_i$ and $N=\prod_i n_i$. The variable dimensions of cores are called decomposition ranks, i.e., $r=(r_0, r_1, \cdots, r_d)$. The compression ratio is $c=\sum_i r_i m_i n_i r_i / M N$.

To find a hardware-efficient decomposition, the goal is to determine the tensorization shape $s$ and rank $r$ for each matrix $W$ that minimizes energy-delay product while maintaining high accuracy.

Design Space. The design space of possible $(s,r)$ pairs is exponentially large. We use Tucker decomposition as an example. Given an $M \times N$ matrix $W$, we assume its candidate factorization orders are $D=(d_1,\cdots,d_i,\cdots,d_k)$. For any order $d_i \in D$, we define $S_i$ as all possible tensorization shapes, and we have $|S_i|=O((d_i!)^2)$. For each tensorization shape $s_j=(m_1,\cdots,m_{d_i/2},n_1,\cdots,n_{d_i/2})\in S_i$, we denote the set of total possible ranks as $R_{ij}$, and one example rank setting is $r=(r_1,\cdots,r_d)\in R_{ij}$. There are $O(\sum_{i,j}|R_{ij}|)\approx O(\sum_i M N (d_i!)^2)$ different factorization settings for this matrix. If we wish to explore per-tensor factorization settings for a DNN with $L$ weight matrices, then the complexity explodes to $O(\prod_{l}^{L}(\sum_i M N (d_i!)^2))$. For example, the total possible decompositions for BERT-base are roughly $10^{1032}$. Exploring this huge combinatorial design space via brute-force search is intractable, especially considering that it requires costly model re-training and hardware cost simulation to evaluate each factorization shape-rank pair $(s,r)$.

Formulation. To make this intractable problem efficiently solvable, we formulate the search as a three-level hierarchical optimization as follows,

**Level 3**: Train factorized model: \(\Theta^*(s^*,r^*) = \arg\min_{\Theta} \mathcal{L} (\Theta(s^*,r^*), D_{trn})\).

**Level 2**: Search rank: \(r^* = \arg\min_{r} \left(1 - \text{Acc}(\Theta^*(s^*,r))\right) \mathcal{C}_{r}(s^*,r|\alpha)^\gamma\),

\[ \Theta^*(s^*,r) = \arg\min_{\Theta} \mathcal{L} (\Theta(s^*,r), D_{trn}), \]

**Level 1**: Search shape: \(s^* = \text{Pareto}((\mathcal{C}_{r}(s,r|\alpha),c,c)\epsilon = \|W - W^*(s,r)\|_F / \|W\|_F, \mathcal{C}_{r}(s,r|\alpha) = \min_{m,p} \text{Cost}(s,r,m,p|\alpha))\).

In **Level 1**, given an accelerator architecture $\alpha$, we find a Pareto optimal tensorization shape $s^*$ that minimizes decomposition error $\epsilon$, compression ratio $c$, and the minimum hardware cost $\mathcal{C}_{r}(s^*,r|\alpha)$ obtained by optimizing tensor contraction path $(p)$ and hardware mapping $(m)$. We use a standard energy-delay product (EDP) as the hardware cost to reflect both energy consumption and runtime cost. Then in **Level 2**, we search for optimal per-tensor rank settings $r^*$ while minimizing hardware cost and maximizing the task-specific performance. In **Level 3**, we train the factorized Transformer model with the optimal $(s^*,r^*)$ settings to find its optimal parameters $\Theta^*(s^*,r^*)$. 

Figure 3: Illustration of tensor decomposition.
2.2 The Proposed HEAT Framework

To solve this three-level optimization problem efficiently, we propose a three-stage framework HEAT, summarized in Fig. 4. In the first stage, we simulate each shape candidate on a given inference accelerator architecture $\alpha$ and build a hardware cost table for all shapes $T : S \times R \rightarrow \text{Cost}$, from which we select one Pareto optimal shape $s^*$ with low decomposition error $\epsilon$, low compression ratio $c$, and low hardware cost. All matrices with the same size share this tensorization shape. We import the optimal shape $s^*$ to the second stage, a one-shot rank search flow that efficiently explores per-tensor rank settings with minimum model re-training cost. With the searched optimal shape and rank ($s^*$, $r^*$), we enter the last step, a knowledge distillation-based re-training flow to recover the accuracy of factorized Transformer.

2.2.1 Level 1: Pareto Optimal Tensorization Shape Search

The shape of the high-order tensor $X$ is critical to the approximation error and hardware efficiency. Unlike prior work that empirically selects the tensorization shape based on heuristics, we wish to find one that can achieve low approximation error with minimal hardware cost, which corresponds to multi-objective optimization. To determine the real hardware cost of a given tensorization, as shown in Fig. 5, we must find a near-optimal contraction path $p$ and map it to the hardware $\alpha$ with an optimal mapping $m$.

Tensor Contraction Path Optimization. A factorized linear layer requires a series of tensor contractions, which can be described by a symbolic Einsum equation, as shown in Fig. 6. The order in which these tensors are contracted, or the contraction path, is critical to hardware efficiency. For example, we show a CP factorized layer in Fig. 6. The $(768 \times 768)$ matrix is first reshaped to an order-3 $(768 \times 12 \times 64)$ tensor. Given a rank of 280, this tensor is decomposed into a length-280 weight vector and three CP cores. Multiplying the input $x$ with CP cores corresponds to this Einsum equation: $bc, a, da, ea, ca \rightarrow bde$. A naive tensor contraction path of this equation is shown on the left tree of Fig. 6. Each node represents a 2-operand tensor operation. Simply following the left-to-right association order leads to considerable computation and intermediate storage overhead due to the many outer product operations. In contrast, a MAC-optimal path with a more efficient association order reduces hardware cost by orders of magnitude (Smith & Gray, 2018). Note that not all nodes in the tree need to be calculated on the fly. We can pre-compute static and contracting nodes to eliminate redundant memory and computation cost, e.g., element-wise multiplication and batched inner products. Static nodes mean their inputs are known before inference, and contracting nodes
mean those operations reduce the tensor size. Hence, we only need to implement the pre-computed MAC-optimal path on the hardware accelerator.

**Map Fused Einsum to Hardware.** To efficiently implement factorized tensor operations, we customize our accelerator Simba-L (Shao et al., 2019) to perform a 1024-element matrix-vector multiplication each cycle to achieve high utilization on factorized Einsum workloads. However, individually implementing each 2-operand node in p would realize minimal efficiency benefit since the intermediate tensors are always stored in DRAM, introducing nontrivial data movement cost. Instead, we implement a fused Einsum, minimizing redundant DRAM accesses by storing intermediate results in on-chip SRAM whenever possible to obtain the minimum hardware cost $\text{Cost}^*(s, r|a)$ (See Appendix A1). We use Timeloop (Parashar et al., 2019) to search for an efficient mapping m while minimizing energy-delay product, map the fused Einsum to the accelerator, and evaluate the energy and runtime.

**Search for the Pareto Optimal Shape:** $s^*$. We construct a search space for shape candidates. In Fig. 7, we perform integer factorization on the matrix height/width, select top-k shapes with maximum entropy since we prefer uniform shapes across axes, and permute the axes to form the shape candidates S. Then we decompose the matrix with all shape candidates to get the approximation error and evaluate their hardware costs to form a cost table $\mathcal{T}$ (See details in Appendix A2). We visualize the cost table in Fig. 7. We automatically detect the points on the Pareto-optimal surface and heuristically select the best shape $s^*$ with the lowest decomposition error. We repeat this process for all different sizes of matrices in the model, completing the Level 1 optimization.

**2.2.2 Level 2: Weight-Sharing Per-Tensor Rank Optimization**

**One-Shot Rank Search via Weight-Sharing SuperNet.** The challenges in the Level 2 optimization are twofold: (1) the exponentially large per-tensor rank search space and (2) the prohibitive cost of accuracy evaluation on a shape-rank pair. These barriers make it impossible to select the best rank by enumeration. Inspired by the high efficiency in weight-sharing neural architecture search (NAS) (Wu et al., 2019; Cai et al., 2020), we propose a SuperNet where each SubNet corresponds to a per-tensor rank setting. As shown in Fig. 8, at each iteration, we randomly sample valid ranks for each tensor, and different SubNets share the same set of parameters. Hence, we can...
efficiently explore a large space of different rank settings. Training this SuperNet can easily suffer from instability issues due to a large rank sampling variance, so we adopt four techniques to stabilize the SuperNet convergence. (1) We only sample the first \( r \) vectors along each axis to reduce the search space. (2) We limit the rank difference across iterations to reduce variance. (3) We adopt sandwich rules (Yu & Huang, 2019) to train the largest, smallest, and randomly sampled SubNets together. (4) We normalize the reconstructed matrix \( W^r(s, r) \) with a scaling factor \( \sqrt{\text{Var}(W)/\text{Var}(W^r)} \) to match the target variance of \( W \) and avoid statistical instability.

**Per-Tensor Rank Selection via Evolutionary Search:** \( r^* \). We randomly sample 2,560 SubNets from the Rank SuperNet and train a random forest \( P : \langle s, r \rangle \rightarrow \text{Acc} \) to predict the validation accuracy based on the factorization settings, which is a fast proxy to reduce validation cost. In Fig. 9, we observe a high fidelity (high Spearman correlation) between the predicted and the re-trained F1. In addition to accuracy maximization, network hardware cost must also be considered. The total energy \( E_{\text{tot}} \) and runtime \( T_{\text{tot}} \) of the model is simply the sum of all layer costs. We use evolutionary search to find the optimized factorization settings: \( \min_{r} (1 - \text{Acc})(E_{\text{tot}} \cdot T_{\text{tot}})^\gamma \), where \( \gamma \) is empirically set to 0.25.

### 2.2.3 LEVEL 3: TRAINABILITY BOOST WITH TWO-STAGE DISTILLATION

Since decomposition errors will accumulate through layers, re-training is necessary to recover accuracy. However, optimization of factorized tensors is difficult, making trainability a bottleneck for factorized Transformers. To solve this issue, we propose a two-stage distillation flow. First, we perform optimal layer-wise projection to find the tensor decomposition that minimizes matrix approximation error, \( \min_{W_i} \| W_i - W_i^r \|_F \). Then we distill the layer-wise knowledge from the teacher \( T \) to the factorized student \( S \) both on the attention maps \( A \) and hidden states \( h \) on each Transformer block.

\[
\mathcal{L}_{\text{attn}} + \mathcal{L}_{\text{hidden}} = \sum_i \mathcal{L}_{\text{attn}}^i + \mathcal{L}_{\text{hidden}}^i
\]

\[
= \sum_i \cos(\text{Embed}(A_i^T, A_i^S) + \cos(\text{Embed}(h_i^S, h_i^T))
\]
Table 1: Compare our HEAT-series with baseline decomposition methods on BERT-base SQuAD-v1.1 in terms of #Params, F1 score, and energy-delay product (EDP) across three decomposition methods.

After the layer-wise alignment, we only apply last-layer logit distillation to provide more optimization freedom for the student,

$$\mathcal{L}_{\text{logit}} = \frac{1}{2} \mathcal{L}_{\text{KL}}(y^S / \tau, y^T / \tau) + \frac{1}{2} \mathcal{L}_{\text{CE}}(y^S, y^T).$$

(4)

3 RESULTS

3.1 EXPERIMENT SETUP

Datasets, Models, and Training Settings. We search the decomposition settings on BERT-base/DistilBERT with the question-and-answer dataset SQuAD-v1.1 and evaluate on SQuAD and SST-2 datasets. We use the original model fine-tuned on SQuAD as the teacher model. We searched 3 variants, from HEAT-a1 to HEAT-a3, with different energy-delay product (EDP) to cover different design points. Breakdown on the compression ratio, runtime, and energy cost of HEAT variants are in Appendix A13 and A14. We evaluate three representative tensor decomposition methods: TTM, Tucker, and CP. We follow the standard BERT fine-tuning settings. Please see Appendix A3, A4, and A5 for detailed settings of the SuperNet training, evolutionary search, and knowledge distillation.

Hardware Settings. We use Timeloop (Parashar et al., 2019) as the mapper and hardware cost simulator, with energy models based on 5nm technology. Detailed architecture configurations of our customized Simba-L accelerator and simulation settings can be found in Appendix A2.

3.2 MAIN RESULTS

Results on BERT-base SQuAD.v1-1. We compare our searched factorization settings with (1) the original fine-tuned BERT, (2) SR-Manual: manually-selected shape and rank settings, and (3) S(Ours)-R(TensorLy): searched optimal tensorization shapes and heuristic ranks by TensorLy (Kossaifi et al., 2019) based on the target compression ratio. In Table 1 and Fig. 12, HEAT achieves the best performance-efficiency Pareto front, surpassing manual and heuristic tensor decomposition baselines.

With TTM decomposition, HEAT improves the F1 score by +0.65% with 8% fewer parameters and 8.8% lower hardware cost on average. The compact HEAT-a1 benefits the most from our heterogeneous per-tensor rank settings and significantly outperforms manual and heuristic decomposition with +1.6% higher F1 scores. However, compared to the original BERT, we note that TTM-factorized BERT is not very hardware-efficient, as the TTM optimal contraction path reconstructs the weight matrix and performs the standard linear operation.

With Tucker decomposition, HEAT-series boosts the F1 score by +1.03 with +30% higher efficiency than handcrafted settings that typically reshape the matrix to a high-order tensor (e.g., order 6 or
Results on BERT-base SST-2. We re-train HEAT-variants on SST-2 to evaluate the generalization of the decomposition settings searched on SQuAD. In Table 2, we observe that when adapted to a new downstream task with a smaller sequence length (128), our searched Tucker and CP factorization can still largely maintain the F1 score with 4-10× higher hardware efficiency.

Results on DistilBERT SQuADv-1.1 and SST-2. Our tensor decomposition method can be applied to compact Transformers as an orthogonal compression technique. Based on DistilBERT (Sanh et al., 2019), a 6-layer compact version of BERT-base, we searched three HEAT-variants in Table 3. Our HEAT-series can achieve comparable F1 scores with 5.7× higher efficiency on SQuAD-v1.1. On SST-2, HEAT-series can maintain the accuracy while saving 3-10× hardware cost.

Ablation on SuperNet Training Techniques. We perform ablation studies on the Rank SuperNet training techniques in Fig. 11. We individually remove one technique at a time and show the F1 score distribution of 1,024 SubNets. With all training techniques, our HEAT framework achieves the best SuperNet convergence with the highest SubNet F1 scores.

Ablation on Re-Training Recipes. We compare different re-training methods in Table 4 and visualize four representative attention maps, which are key indicators of the model representability. Direct re-training with cross-entropy loss suffers from severe performance loss due to optimization difficulty, and the attention map can barely be recovered. One-stage distillation is not effective since the layer-wise loss is not compatible with logit distillation loss, especially in the later optimization stage. When we decouple layer-wise and logit distillation, especially when attention and hidden state distillation are combined in the first stage, we observe significant improvement in accuracy. The abundant patterns in the visualized attention maps are mostly recovered.
Figure 12: Comparison of our searched factorization with baselines in the accuracy vs. EDP space on BERT-base SQuAD-v1.1.

Table 4: Compare different re-training recipes of TTM-factorized HEAT-a3 on SQuAD-v1.1. All methods are trained for 16 epochs in total.

4 RELATED WORK

Compression with Tensor Decomposition. In the literature on Transformer compression, tensor decomposition is applied to compress the embedding layers (Hrinchuk et al., 2020; Chen et al., 2018; Yin et al., 2021a). However, we do not decompose the embedding matrix due to limited hardware efficiency benefits (See Appendix A7). Multi-linear attention (Ma et al., 2019) was proposed based on block-term tensor decomposition to achieve parameter-efficient Transformer. TIE (Deng et al., 2019) applied TT format to all linear matrices and proposed a new hardware design to minimize redundant computations. Recently, hybrid compression approaches have achieved strong results in Transformer compression. Low-rank decomposition was applied with weight pruning (Liu et al., 2021) or quantization to slim down BERT by $7.5\times$. Our work delves deeply into tensor decomposition, and the proposed HEAT framework can be jointly applied with other orthogonal methods, which is one promising future direction.

Optimization of Factorized NNs. Knowledge distillation was used to transfer the expressivity from a pre-trained teacher Transformer to the compact student model (Liu et al., 2021; Sanh et al., 2019). Bayesian tensorized NNs are put forward to automatically determine the rank in low-rank decomposition without manual settings (Hawkins et al., 2020). Our search framework is more scalable than the Bayesian method and considers the real accuracy and hardware cost instead of just matrix decomposition error and compression ratios.

5 CONCLUSION

In this work, we explore the large design space of hardware-efficient tensor decomposition and present HEAT, an automatic decomposition framework for Transformer model compression. We move beyond conventional manual factorization focusing only on compression ratios or computations. We consider hardware cost in the optimization loop and efficiently find expressive and hardware-efficient tensorization shapes. Our SuperNet-based one-shot rank search flow can efficiently generate optimized per-tensor decomposition rank settings. We employ a two-stage distillation flow to solve the trainability bottleneck of factorized Transformers and significantly boost their task performance. Experiments show that HEAT reduces up to $5.7\times$ energy-delay product on our customized accelerator with less than 1.1% accuracy drop. Compared to manual and heuristic tensor decomposition methods, our searched HEAT-variants show 1-3% higher accuracy with $\sim30\%$ less hardware cost on average.
REFERENCES

Animashree Anandkumar et al. Tensor decompositions for learning latent variable models. *Journal of Machine Learning Research*, 2014.

Tom Brown, Benjamin Mann, Nick Ryder, Melanie Subbiah, et al. Language models are few-shot learners. In *Proc. NeurIPS*, volume 33, pp. 1877–1901, 2020.

Han Cai, Chuang Gan, and Song Han. Once for all: Train one network and specialize it for efficient deployment. In *Proc. ICLR*, 2020.

Patrick H. Chen, Si Si, Yang Li, et al. GroupReduce: Block-Wise Low-Rank Approximation for Neural Language Model Shrinking. In *Proc. NeurIPS*, 2018.

Vin de Silva and Lek-Heng Lim. Tensor rank and the ill-posedness of the best low-rank approximation problem. *SIAM Journal on Matrix Analysis and Applications*, pp. 1084–1127, 2008.

Chunhua Deng, Fangxuan Sun, Xuehai Qian, et al. TIE: Energy-efficient Tensor Train-based Inference Engine for Deep Neural Network. In *Proc. ISCA*, 2019.

Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. BERT: pre-training of deep bidirectional transformers for language understanding. In *NAACL*, pp. 4171–4186, 2019.

Jiaqi Gu, Hanqing Zhu, Chenghao Feng, Mingjie Liu, Zixuan Jiang, Ray T. Chen, and David Z. Pan. Towards memory-efficient neural networks via multi-level in situ generation. In *Proc. ICCV*, pp. 5229–5238, October 2021.

Cole Hawkins, Xing Liu, and Zheng Zhang. Towards Compact Neural Networks via End-to-End Training: A Bayesian Tensor Approach with Automatic Rank Determination. *SIAM*, 2020.

Oleksii Hrinchuk, Valentin Khrulkov, Leyla Mirvakhabova, et al. Tensorized Embedding Layers. In *Proc. EMNLP*, 2020.

Tamara G Kolda and Brett W Bader. Tensor decompositions and applications. *SIAM Rev.*, 51(3): 455–500, 2009.

Jean Kossaifi, Yannis Panagakis, Anima Anandkumar, and Maja Pantic. Tensorly: Tensor learning in python. *Journal of Machine Learning Research*, 20(26):1–6, 2019.

Jean Kossaifi, Zachary C. Lipton, Arinbjörn Kolbeinsson, Aran Khanna, Tommaso Furlanello, and Anima Anandkumar. Tensor regression networks. *J. Mach. Learn. Res.*, 21(1), 2020.

James H. Laros III, Kevin Pedretti, Suzanne M. Kelly, Wei Shu, Kurt Ferreira, John Vandyke, and Courtenay Vaughan. *Energy Delay Product*, pp. 51–55. Springer London, 2013. ISBN 978-1-4471-4492-2. doi: 10.1007/978-1-4471-4492-2_8. URL https://doi.org/10.1007/978-1-4471-4492-2_8.

Yuanxin Liu, Zheng Lin, and Fengcheng Yuan. ROSITA: Refined BERT cOmpreSsion with InTe-grAteD techniques. In *Proc. AAAI*, 2021.

Xindian Ma, Peng Zhang, Shuai Zhang, et al. A Tensorized Transformer for Language Modeling. In *Proc. NeurIPS*, 2019.

Alexander Novikov, Dmitry Podoprikhin, Anton Osokin, , and Dmitry Vetrov. Tensorizing neural networks. In *Proc. NIPS*, 2015.

Ivan V Oseledets. Tensor-train decomposition. *SIAM*, 2011.

Yannis Panagakis, Jean Kossaifi, Grigorios G Chrysos, James Oldfield, Mihalis A Nicolaou, Anima Anandkumar, and Stefanos Zafeiriou. Tensor methods in computer vision and deep learning. *Proceedings of the IEEE*, 109(5):863–890, 2021.

Angshuman Parashar, Priyanka Raina, Yakun Sophia Shao, Yu-Hsin Chen, Victor A. Ying, Anurag Mukkara, Rangharajan Venkatesan, Brucek Khailany, Stephen W. Keckler, and Joel Emer. Timeloop: A systematic approach to dnn accelerator evaluation. In *Proc. ISPASS*, pp. 304–315, 2019.
Matthew E. Peters, Mark Neumann, Mohit Iyyer, Matt Gardner, Christopher Clark, Kenton Lee, and Luke Zettlemoyer. Deep contextualized word representations. In NAACL, 2018.

A.H. NFEA Phan. Nfea: Tensor toolbox for feature extraction and applications. Technical Report, 2011.

Victor Sanh, Lysandre Debut, Julien Chaumond, et al. DistilBERT, a distilled version of BERT: smaller, faster, cheaper and lighter. In Proc. NeurIPS, 2019.

Yakun Sophia Shao, Jason Clemons, Rangharajan Venkatesan, Brian Zimmer, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, Stephen G. Tell, Yanqing Zhang, William J. Dally, Joel Emer, C. Thomas Gray, Brucek Khailany, and Stephen W. Keckler. Simba: Scaling deep-learning inference with multi-chip-module-based architecture. In Proc. MICRO, pp. 14–27, 2019.

Nicholas D. Sidiropoulos, Lieven De Lathauwer, Xiao Fu, Kejun Huang, Evangelos E. Papalexakis, and Christos Faloutsos. Tensor decomposition for signal processing and machine learning. IEEE Trans. on Signal Processing, 65(13):3551–3582, 2017.

Daniel G. A. Smith and Johnnie Gray. opt_einsum - a python package for optimizing contraction order for einsum-like expressions. Journal of Open Source Software, 3(26):753, 2018.

Andros Tjandra, Sakriani Sakti, and Satoshi Nakamura. Tensor decomposition for compressing recurrent neural network. In Proc. IJCNN, 2018.

L.R. Tucker. Some mathematical notes on three-mode factor analysis. Psychometrika, 1966.

Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, Yuandong Tian, et al. FBNet: Hardware-aware Efficient Convnet Design via Differentiable Neural Architecture Search. In Proc. CVPR, 2019.

Chunxing Yin, Bilge Acun, Carole-Jean Wu, and Xing Liu. Tt-rec: Tensor train compression for deep learning recommendation models. In Proc. ICCV, 2021a.

Miao Yin, Siyu Liao, Xiao-Yang Liu, Xiaodong Wang, and Bo Yuan. Towards extremely compact rnns for video recognition with fully decomposed hierarchical Tucker structure. In Proc. CVPR, 2021b.

Jiahui Yu and Thomas S. Huang. Universally slimmable networks and improved training techniques. In Proc. ICCV, 2019.

Jinnian Zhang, Houwen Peng, Kan Wu, et al. MiniViT: Compressing Vision Transformers with Weight Multiplexing. In Proc. CVPR, 2022.

Peining Zhen, Ziyang Gao, Tianshu Hou, et al. Deeply Tensor Compressed Transformers for End-to-End Object Detection. In Proc. AAAI, 2022.
A1 Memory Access Types for Fused Einsum

To implement fused einsum, we separate all nodes in the tensor contraction path \( p \) into 4 categories according to their memory access types, as shown in Fig. 5.

- **Type 1**: Load dynamic (D) input from DRAM and static (S) weights from the global buffer (GB), and write the intermediate tensor back to GB for data reuse.
- **Type 2**: Only read/write from/to GB without costly DRAM transaction.
- **Type 3**: Load both operands from GB and write the final results back to DRAM.
- **Type 4**: Load one dynamic input from DRAM and write the final results to DRAM.

Different node types are simulated with corresponding memory access constraints in Timeloop, so we can implement a fused einsum without unnecessary DRAM access.

A2 Hardware Cost Simulation Settings

To construct the hardware cost table \( \mathcal{T} \), we construct the tensorization shape candidate spaces in Table A5. For each shape, we collect all candidate ranks that are multiples of 32 or 8 and satisfy the compression ratio constraints. We use Timeloop with TSMC 5 nm energy model to simulate the fused einsum operation corresponding to each shape-rank pair. Our Simba-L architecture has a 2.91 MB global buffer and 32 PEs. Each PE has 32 32-KB weight buffers, one 64-KB input buffer, 32 384-B accumulation buffers, and 1024 8-bit MAC units. The hardware mapping objective of Timeloop-mapper is to minimize the energy-delay product. Based on the simulated hardware cost table \( \mathcal{T} \), we use the paretoset library to automatically select the Pareto optimal tensorization shape for the subsequent rank search flow.

Table A5: Tensorization shape search space for the query, value, key, and projection weight matrices with three factorization methods.

| Model | Candidate orders | Top-k Candidate shapes | Candidate ranks | Compression Ratio Limits | #Candidates |
|-------|------------------|------------------------|-----------------|--------------------------|-------------|
| TTM   | 6, 8, 10         | 3                      | Multiple of 32  | 0.35~0.5                 | 3235        |
| Tucker| 4, 6, 8          | 3                      | Multiple of 8   | 0.35~0.5                 | 4754        |
| CP    | 2, 3             | 3                      | Multiple of 32  | 0.35~0.5                 | 44          |

A3 Rank SuperNet Training Settings

With the searched optimal tensorization shape \( s^* \), we construct a Rank SuperNet with maximum ranks following a \(~60\%\) target compression ratio. We use the original fine-tuned BERT-base as the teacher model and launch the 10-epoch logit distillation flow to train the Rank SuperNet. We use Adam optimizer with a learning rate of 3e-5 and a linear decay schedule. In the limited difference technique, we restrict the maximum allowed rank change across iterations to 3. We use a sandwich rule with one largest SubNet, one smallest SubNet, and two randomly sampled SubNets.

A4 Per-tensor Rank Search Settings

With the trained Rank SuperNet, we uniformly sample 2560 SubNets with the largest and smallest SubNets and evaluate their validation F1 scores on a 5% validation set. We use 95% SubNet evaluation data to train a random forest ensemble model as the accuracy predictor. The model is an AdaBoostRegressor with 100 ExtraTreeRegressor, each tree regressor containing 60 decision trees with a maximum depth of 10.

In the evolutionary search stage, we use 200 populations with 40 parents, 80 mutations with 50% mutation probability, and 80 crossovers. After 100 steps, we obtain the optimal per-tensor rank settings.
A5 Knowledge Distillation Settings

We use a two-stage knowledge distillation flow to train the model with the searched \((s^*, r^*)\) settings. We use the original BERT-base as the teacher model. We first launch an 8-epoch layer-wise distillation flow with attention and hidden state mapping with a constant learning rate of \(3e^{-5}\) for TTM and Tucker, \(1e^{-5}\) for CP. Then, we launch an 8-epoch logit distillation flow with an initial learning rate of \(1e^{-5}\) on SQuAD-v1.1 and \(6e^{-6}\) on SST-2 and a linear decay rate with 10% warm-up.

A6 Breakdown of Searched HEAT Variants

Compression Ratio. We plot the compression ratio breakdown of our searched HEAT-variants in Fig. A13. We can observe that deeper layers tend to have higher redundancy and thus have fewer parameters. Feedforward networks tend to have a lower compression ratio (fewer parameters) than query/value/key matrices.

Latency and Energy. In Fig. A14, the fully-connected (FC) layers in FFNs have lower compression ratios but nearly \(4\times\) higher latency than other linear layers. The batched matrix multiplication (BMM) in attention operations, i.e., \(QK^T\) and \(AV\), only take around 5.3% total latency and 19.5% total energy in the entire network, which validates that the most costly operations in Transformer are indeed linear layers.

A7 Decomposition on Embedding Layers

Some prior work applies low-rank decomposition on the embedding layer in Transformer models and claims it can save parameters. However, when off-chip DRAM capacity is not a limiting factor, this embedding layer decomposition comes with a non-trivial accuracy drop and no hardware efficiency benefits. Indexing the original look-up table only contains DRAM read without extra computations. In contrast, indexing factorized tensors is very costly and requires tensor dot-product among all
decomposed core tensors. The computation overhead far outweighs the saved storage capacity. Therefore, we do not decompose the embedding layers.