Magnitude Comparison and Sign Detection based on the 4-Moduli Set \( \{2^n+1, 2^n−1, 2^n+3, 2^n−3\} \)

Mohsen Mojahed\(^1\), Amir Sabbagh Molahosseini\(^2\), Azadeh Alsadat Emrani Zarandi\(^3\)
1- Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran.
Email: mojahed@iauk.ac.ir
2- Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran.
Email: sabbagh@iauk.ac.ir (Corresponding author)
3- Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran.
Email: a.emrani@uk.ac.ir

Received: February 2021 Revised: April 2021 Accepted: June 2021

ABSTRACT:
The 4-moduli set residue number system (RNS), \( \{2^n + 3, 2^n − 3, 2^n + 1, 2^n − 1\} \), with a wide dynamic range, has recently been proposed as a balanced 4-moduli set for utilizing the cases that demand fast calculations such as deep learning and implementation of asymmetric cryptographic algorithms. Up to now, only an unsigned reverse converter has been designed for this moduli set. Thus, there is a need for two separate units, a sign detection circuit, and a comparator to use this set in cases requiring sign and comparison. Nevertheless, the existence of these components demands high hardware that makes the implementation of the RNS impractical. Therefore, this paper presents the design of a sign detection circuit and a signed reverse converter that can overcome this problem by reusing the hardware. To achieve an integrated hardware design, first, we optimized the previous unsigned reverse converter for this 4-moduli set and next, we derived an approach from the structure of the reverse converter for detecting signs and recognizing comparators. Finally, using the sign signals extracted from the reverse converter, we change reverse converter into a unit that perform sign detection and comparison. The simulation has been conducted using ISE Design Suite 14.7 tool and the Spartan6 family technology. Empirical results show that, the proposed multifunctional unit has an approximately identical performance with respect to delay and area compared to the previous reverse converter. Besides, the proposed signed reverse converter relies on a 46% and 28% reduction in area and delay compared to the previous unsigned reverse converter which uses a comparator and also a multiplexer to detect a sign in the output.

KEYWORDS: Residue Number System, Reverse Converter, Computer Arithmetic, Sign Detection.

1. INTRODUCTION

The efficiency of VLSI circuits, including digital signal processing, encryption systems, deep learning, and cases in which excessive and repetitive addition and multiplication operations are needed, is determined based on efficiency of the arithmetic units like adders and multipliers. A suitable representation of numbers increases the efficiency of the functions of arithmetic unit. By increasing the bit width, the calculation speed decreases in the binary number system; this happens because of the possibility of carry propagation from Least Significant Bits (LSB) to Most Significant Bits (MSB). Thus, this limitation has introduced different numerical systems such as the residue number system (RNS) [1]. Residue number system has been recognized as a tool for creating parallelism to perform arithmetic operations such as addition and multiplication efficiently [2]. Aside from traditional RNS applications including digital signal processing [3] and encryption [4], this technology has been used in emerging applications as in deep learning [5-8], DNA calculations [9], and modern encryptions [10]. The most important point in designing the RNS system is choosing the moduli set [11]. The parallelism degree, the complexity of operations among modules, and the dynamic range depend on the type of moduli set. Accordingly, many specific moduli sets have been presented for RNS and categorized as arithmetic moduli sets (balanced) and conversion-friendly moduli sets (unbalanced) [12-23]. Balance moduli sets are suitable for operations such as encryption and convolutional deep learning, in which the internal addition and multiplication rate is considerably more than the required conversions. One of the remarkable balanced moduli sets is \( \{2^n + 3, 2^n − 3\} \)
3,2^n + 1, 2^n - 1] as it uses the entirely balance moduli, 2^n ± 1 and 2^n ± 3. However, including the 2^n ± 3 moduli leads to more complexities of the inter-modular operations such as reverse conversion, sign detection, and comparison. These problems indicate a limit for using this kind of moduli sets in unsigned applications, whereas most software applications including deep learning require working with signed numbers. In this paper, for the first time, the sign detecting component and comparator for the \{2^n + 3, 2^n - 3, 2^n + 1, 2^n - 1\} moduli set is proposed. First of all, the previous unsigned reverse converter has been optimized for this moduli set to reduce hardware complexity and delay. Next, we derive an algorithm for sign detection and magnitude comparison for this moduli set. The proposed method uses the same reverse converter to extract sign. It is achievable to create a unit that can perform a set of operations, i.e. sign detection, comparison, and signed reverse conversion. Experimental results show the effect of the proposed method. In the rest of paper, Sections 2 and 3 deal with the background and concisely state the formulas and the leading construction of unsigned reverse converter in the \{2^n + 3, 2^n - 3, 2^n + 1, 2^n - 1\} moduli set. Section 4 reports the reverse converter, and sections 5-7 depict the proposed algorithm for sign detection and magnitude comparison. Finally, performance evaluation is presented in sections 8-9.

2. RELATED WORKS

One of the most important obstacles in using RNS is the absence of efficient sign detection and magnitude comparison circuits. Unlike the binary number system, by the value of which sign detection based on bits is carried out, in the residue number system this method is not applicable since the numbers are non-weighted. The sign of a number in RNS is determined according to the division of its dynamic range into two equal parts and also according to this point that the number is located whether in the upper half of the range or in the lower half of that. This operation is usually carried out by a comparator in RNS and is considered difficult and complex. A comparator is normally located in the output of the reverse converter to detect a sign in a conditional operation [24]. A new approach has recently been proposed for improving and increasing the efficiency of reverse converters through which we can achieve the sign inside a reverse converter in order to minimize the area, delay, and energy consumption. Therefore, numerous studies have been conducted towards the field of sign detection and magnitude comparison for conversion-friendly moduli sets [25-29]. Nevertheless, owing to the shortage of extensive dynamic range, such moduli sets are not appropriate for a number of applications which require implementation of high-speed arithmetic such as encryption. Currently, researchers have aimed to find large dynamic range moduli sets (over three modules) [22-23]. Designing a signed reverse converter for such moduli sets is accompanied with many complexities. Nonetheless, in [31], a new method for designing reverse converters, for a particular class of moduli sets with \{2^k, 2^p - 1\} form, commonly known as C-Class, is presented. Using the above leads to the creation of computational channels that easily process the RNS numbers. The Chinese Remainder Theorem 1 (New-CRT-I) is regarded as one of the options to design a reverse converter for such sets based on the relation \(X = x_1 + 2^kY\). The division of the dynamic range into two parts provides an upper half which is smaller than \(M/2\) and a MSB which equals zero and is situated within the spectrum of positive numbers. However, the lower half is bigger than \(M/2\) and has a MSB which equals one and is located within the spectrum of negative numbers. The number of \(M/2\) with a MSB equal to zero possesses \(K\) states, half of which have a MSB equal to zero and are situated within the spectrum of positive numbers, and the rest has a MSB equal to one situated within the spectrum of negative numbers. In [31], the sign is identified through designing a sign detection unit which constitutes a number of logic gates and through analyzing the MSB. In [32-33], another categorization of moduli sets, known as A-Class, with the \{2^k, 2^p - 1, 2^{2n} - 1\} form, is identified by implementing some changes in the previous sign detection unit and by applying the New-CRT-I. In the present study, a similar method alongside using the MRC algorithm is utilized for detecting the sign.

3. BACKGROUND

The Residue Number System (RNS) is a modular number system that is able to do arithmetic operations in a parallel manner without carry propagating between the residues. The residue number system is designed based on a moduli set whose moduli are pairwise relatively prime such as \(\{P_1, P_2, ... P_n\}\). Then, weighted binary numbers get converted into the \((x_1, x_2, ... x_n)\) form of residues through using the equation \(x_i = X \mod P_i = |X|_{P_i}\). The product of the moduli, namely \(M = P_1 \times P_2 \times ... \times P_n\), defines the dynamic range. The dynamic range displays the spectrum of integers that can be shown in the residue number system. This dynamic range is equal to \(D_R = [0, M]\) for unsigned residue number system. Therefore, for the signed residue number system, the dynamic range is divided into two parts (1) and (2):

Odd : \(\left\{ \begin{array}{l} 0, \frac{M-1}{2} : \text{Positive} \\ \frac{M+1}{2}, M - 1 : \text{Negative} \end{array} \right\} \)
The RNS number can be transformed to regular number using the reverse converter. This reverse conversion can be based on the Mixed-Radix Conversion (MRC) method or the Chinese Remainder Theorem 1 (New-CRT-I) [20]. For instance, the weighted number X can be achieved based on the residues ($x_1, x_2, ... x_n$) and the moduli set {$P_1, P_2, ..., P_n$} through using the Chinese Remainder Theorem 1 and (3).

\[ X = x_1 + P_1|k_1(x_2 - x_1) + k_2P_2(x_3 - x_2) + ... + k_{n-1}P_{n-2}P_3 ... P_{n-1}(x_n - x_{n-1})|P_{n-3} ... P_n \]  

(3)

The multiplicative inverses can be obtained using the following relations:

\[ |k_1 \times P_1|P_{n-3} ... P_n = 1 \]  
\[ |k_2 \times P_1 \times P_2|P_{n-3} ... P_n = 1 \]  
\[ |k_3 \times P_1 \times P_2 \times ... \times P_{n-1}|P_n = 1 \]  

(4)\(\) (5)\(\) (6)

First, the reverse converter can be obtained for the 4-moduli set {$2^n + 1, 2^n - 1, 2^n + 3, 2^n - 3$} using the New-CRT-I. Thus, principle and architectural [22] formulas have been investigated here briefly. At first, two conversions for {$2^n + 1, 2^n - 1$} and {$2^n + 3, 2^n - 3$} moduli sets occur in a parallel and simultaneous manner.

In the first stage, the reverse converter carries out the conversion process for the {$2^n + 1, 2^n - 1$} moduli set, using the New CRT-I algorithm and (7).

\[ X_I = x_1 + (2^n + 1)|K_1(x_2 - x_1)\]  

(7)

Also, in parallel to this stage, the reverse converter carries out the conversion process for the {$2^n + 3, 2^n - 3$} moduli set, using the New-CRT-I algorithm and (8).

\[ X_I = x_3 + (2^n + 3)|K_3(x_4 - x_3)\]  

(8)

Eventually, through using the values obtained from (7) and (8), ($X_I, X_J$) for the general moduli set {$2^{2n} - 1, 2^{2n} - 9$}, using the New-CRT-I algorithm, the value of $X$ is realized by utilizing (9).

\[ X = X_I + (2^{2n} - 9)|K(X_I - X_J)\]  

(9)

Where the three multiplicative inverses, $K_I$, $K_J$, and $K$, have been proved and calculated in [20].

Thus, the general structure of the reverse converter for the 4-moduli set {$2^n + 1, 2^n - 1, 2^n + 3, 2^n - 3$} is depicted in Fig. 1. In this structure, operand preparation unit 1 (Opu-I), Opu-J, and Opu-F conduct the required shifts and inversions. Then, the reverse conversion was implemented using the carry-save adder (CSA) and the carry propagate adder (CPA).

![Fig. 1. General overview of the unsigned reverse converter [20.]](image)

4. REVERSE CONVERTER

In this section, by changing the structure of the reverse converter of [22-23] and by using the New-CRT-I and MRC algorithms for the 4-moduli set {$2^n + 1, 2^n - 1, 2^n + 3, 2^n - 3$}, we conduct it into a reverse converter with a sign detection and magnitude comparison circuit. In the first stage (section 4.1), by using the New-CRT-I algorithm, the reverse converter for the subset {$2^n + 1, 2^n - 1$} is obtained. In the second stage (section 4.2), by using the New-CRT-I algorithm, the reverse converter for the subset {$2^n + 3, 2^n - 3$} is obtained, and finally, by using the MRC, the reverse converter for the final moduli set {$2^{2n} - 1, 2^{2n} - 9$} is obtained (section 4.3).

4.1. Reverse Converter for $I = \{2^n + 1, 2^n - 1\}$

The Reverse Converter for the {$2^n + 1, 2^n - 1$} moduli set is as follows:

\[ X_I = x_3 + (2^n + 1)|K_3(x_4 - x_3)\]  

(10)

Therefore, considering the multiplicative inverses $K_I = 2^{n-1}$ and the relation $P_1|Z|P_2 = |P_1Z|P_1P_2$, the abovementioned equation can be rewritten follows:
4.2. Reverse Converter for \( J = \{2^n + 3, 2^n - 3\} \)

The equation of the reverse converter for the two-moduli set \( \{2^n + 3, 2^n - 3\} \) is based on the same equations presented in [22-23] as shown by (12).

\[
X_f = x_2 + (2^n + 3)|K_f(x_3 - x_2)|_{2^n-3}
\]

(12)

Considering that the two moduli, \( 2^n + 3 \) and \( 2^n - 3 \), are relatively prime to each other, the inverse multiplication is calculated as follows:

\[
|K_f \times (2^n + 3)|_{2^n-3} \rightarrow |K_f \times (2^n + 3)|_{2^n-3} = |K_f \times 6|_{2^n-3}
\]

\[
K_f = \left\{ \begin{array}{ll}
\frac{1}{2^{n-3}} & \text{even } n \\
\frac{1}{2^{n-1}} & \text{odd } n
\end{array} \right.
\]

(13)

Therefore, we have:

\[
K_f = \left\{ \begin{array}{ll}
\frac{2^{n-1} - 2}{2^{n-3}} & n \text{ even } n \\
\frac{2^{n-1} - 1}{2^{n-1}} & n \text{ odd } n
\end{array} \right.
\]

(14)

Now, the value of \( X_f \) is expressible using the inverse multiplication calculated in (14) as (15) suggests.

\[
X_f = x_2 + (2^n + 3) |K_f(x_3 - x_2)|_{2^n-3}
\]

(15)

It should be noted that in the abovementioned equation, the residue value \( x_2 \) belongs to the \( 2^n + 3 \) modulo and its bit width is \( (n + 1) \).

4.3. Reverse Converter for the \( \{2^{2n} - 1, 2^{2n} - 9\} \)

The final value of \( X \) is calculated using (16) to (19).

\[
X = V_1 + V_2 P_1 + V_3 P_1 P_2 + \cdots + V_n P_{n-1} P_1
\]

(16)

\[
V_1 = x_1
\]

(17)

\[
V_2 = \left| (x_2 - V_1)P_1^{-1}P_2 \right|_{P_2}
\]

(18)

\[
V_3 = \left| (x_3 - V_1)P_1^{-1}P_3 - V_2 \right|_{P_3}
\]

(19)

Generally, (17) to (19) are expressible as (20).

\[
V_n = \left| \left( (x_n - V_1)P_1^{-1}P_n - V_2 \right)P_2^{-1}P_3 - \cdots - V_{n-1} \right|_{P_{n-1}}
\]

(20)

Thus, by using the defined equations, the reverse converter can be expressed for the residue values, \( (X_f, X_j) \), and the moduli set \( \{2^{2n} - 1, 2^{2n} - 9\} \) as (21) and (22) propose.

\[
V_f = X_f
\]

(21)

\[
V_j = \left| (X_f - V_1)(2^{2n} - 9)^{-1}P_{2n-1} \right|_{2^n-1}
\]

(22)

Now, the inverse multiplication of \( (2^{2n} - 9)^{-1}P_{2n-1} \) can be calculated as it is expressed in (23).

\[
K = (2^{2n} - 9)^{-1}P_{2n-1} \rightarrow K = -2^{2n-3}
\]

(23)

Through placing the obtained inverse multiplication value in (23), the (24) can be obtained.

\[
V_j = \left| (X_f - V_1)(2^{2n} - 3)^{-1}P_{2n-1} \right|_{2^n-1}
\]

(24)

\[
V_j = \left| (X_f - V_1)(2^{2n} - 3)^{-1}P_{2n-1} \right|_{2^n-1}
\]

(25)

\[
X = V_1 + V_2 P_1 + V_3 P_1 P_2 + \cdots + V_n P_{n-1} P_1
\]

(26)

\[
X = \left( \begin{array}{ccc}
0 & \cdots & 0 \end{array} \right)_{2^{2n-1} \times 2^n} + \left( \begin{array}{ccc}
0 & \cdots & 0 \end{array} \right)_{2^{2n-3} \times 2^n} - \left( \begin{array}{ccc}
0 & \cdots & 0 \end{array} \right)_{2^{2n-1} \times 2^n}
\]

(27)

Thus, (25) can be rewritten as (26):

\[
X = \left( \begin{array}{ccc}
0 & \cdots & 0 \end{array} \right)_{2^{2n-1} \times 2^n} + \left( \begin{array}{ccc}
0 & \cdots & 0 \end{array} \right)_{2^{2n-3} \times 2^n} - \left( \begin{array}{ccc}
0 & \cdots & 0 \end{array} \right)_{2^{2n-1} \times 2^n}
\]

(28)

The structure of the proposed reverse converter is shown in Fig. 2.
Since detecting the signed numbers is considered a prerequisite for assessing the magnitude of the signed numbers in the RNS, we first discuss sign detection in section 5 and then extend magnitude comparison in section 6.

5. SIGN DETECTION

The reason why the residue number system is not as pervasive and common is that this system contains a number of difficult and complex operations, for instance division, overflow detection, magnitude comparison, and sign detection. Therefore, for the first time for the \(\{2^n + 1, 2^n - 1, 2^n + 3, 2^n - 3\}\) moduli set, a sign detection and a magnitude comparison circuit have been presented. However, in [33] using a similar method, a sign detection circuit has been provided for the five-module set \(\{2^{2n},2^n + 1, 2^n - 1, 2^n + 3, 2^n - 3\}\), to which a comparator circuit has been added. The inspiration for this article is taken from [31-33] and will be further discussed later on.

Generally, the residue number system has been used for unsigned positive numbers and the reverse converter output generates an unsigned value. Therefore, in order to implement this system for signed numbers, the output of the reverse converter should be modified. At first, the common method to detect the sign of the number was to compare the output of the reverse converter with half of the dynamic range of \(M/2\), as illustrated in Fig. 3.

In this section, the target is designing an efficient unit for detecting the sign by using a comparator and multiplexer in the reverse converter output to detect the sign. Hence, to detect the sign of the 4-moduli set \(\{2^n + 1, 2^n - 1, 2^n + 3, 2^n - 3\}\), the presented methods in [31-33] have been utilized. Fig 4 illustrates the spectrum of positive and negative numbers in the 4-moduli set \(\{2^n + 1, 2^n - 1, 2^n + 3, 2^n - 3\}\).

As illustrated in Fig. 4, the dynamic range is divided into two parts. The numbers within the range of \([0, 2^{2n-1} - (10 \times 2^{2n-1} - 4)]\) have the MSB of zero and they are situated within the spectrum of positive numbers. However, the MSB of the numbers within the range of \(\{2^{4n-1} - (10 \times 2^{2n-1} - 4), 2^{4n-1}\}\) is one and they are situated within the spectrum of negative ones. The numbers within the range of \(\{2^{4n-1}, 2^{4n} -(10 \times 2^{2n} - 9)\}\) also have MSB of one but they are located in the spectrum of negative numbers. In other words, the numbers within the range of \(\{2^{4n-1} - (10 \times 2^{2n-1} - 4), 2^{4n-1}\} -\) which is the range of challenge – have MSB of zero, but they are situated...
within the spectrum of negative numbers. Having overcome this challenge, the sign can be calculated.

The structure of the reverse converter allows us to find an effective method to detect the sign. It is worth noting that one method for detecting the sign is to take into consideration the dynamic range, where \( X \in [0, M/2) \) or \( X \in (M/2, M) \), is an indication of the positive or negative spectrum of the residue number system. When \( V_2 \neq \frac{P_2 - 1}{2} \), the spectrum of the numbers taken into account for \( V_2 \) is divided into two parts; the MSB bit value of the upper part is zero and \( X \) is situated within the spectrum of positive numbers and the MSB bit value of the lower part is one and \( X \) is situated within the spectrum of negative numbers. When \( V_2 = \frac{P_2 - 1}{2} \), we need to put \( V_1 \) under scrutiny in order to detect the sign of \( X \). Therefore, when \( V_1 > \frac{P_1 - 1}{2}, X \) is situated within the spectrum of negative numbers, otherwise \( X \) is situated within the spectrum of positive numbers.

\[
V_1 = X_j \quad (27)
\]
\[
V_1 = x_4 + p_3[x_5(x_4 - x_3)]_{p_4} \quad (28)
\]
\[
V_2 = [(X_j - X_j)]_{p_{11}}|p_2| \quad (29)
\]
\[
X = V_1 + P_1 V_2 \quad (30)
\]
\[
P_N = (2^{2n} - 9) \quad (31)
\]
\[
P_M = (2^{2n} - 1) \quad (32)
\]

Thus, using (27) to (38), we can detect the sign.

\[
\text{Sign} = (V_{2,2n-1} \lor L) \rightarrow \text{Sign} = \begin{cases} 0 & \text{if } X > Y \\ 1 & \text{otherwise} \end{cases} \quad (33)
\]
\[
L = (L_1 \land (L_2 \lor L_3)) \quad (34)
\]
\[
L_1 = (V_{2,2n-1} \land V_{2,2n-2} \land \cdots \land V_{1,0}) \quad (35)
\]
\[
L_2 = (V_{1,2n-1}) \quad (36)
\]
\[
L_3 = (V_{1,2n-1} \land V_{1,2n-2} \land \cdots \land V_{1,2}) \quad (37)
\]
\[
L = (V_{2,2n-1} \land V_{2,2n-2} \land \cdots \land V_{1,2}) \quad (38)
\]

Having detected the sign, if it is negative, we need to modify the output of the reverse converter. Therefore, if a sign detection circuit produces one, the output is negative and it should be modified. If \( \hat{X} \) indicates a signed outcome, then the value of \( \hat{X} \) can be obtained based on (39) and (40).

\[
\hat{X} = X - M \quad (39)
\]
\[
M = (2^{2n} - 1)(2^{2n} - 9) = (2^{4n} - 10 	imes 2^{2n} + 9) \quad (40)
\]

The complement of two values of \( M \) is a 4n bit number that is expressible as (41).

\[
2^{4n} - M = 2^{4n} - (2^{4n} - (10 	imes 2^{2n} - 9)) = (10 	imes 2^{2n} - 9) \quad (41)
\]

Now, to modify the output of the reverse converter, if negative, the \((10 \times 2^{2n} - 9)\) value must be added to the output. Hence, if needed, the hardware presented in Fig 5 can be used as the output modifying circuit.

\[\text{Sign} \rightarrow \text{MUX} \rightarrow \text{CPA} \rightarrow \text{CSA} \rightarrow \text{CPA} \]

**Fig. 5.** The output modifier circuit [33].

### 6. SIGNED COMPARATOR

The residue number system is a non-weighted numerical system. Hence, comparing the numbers in this system is difficult and complicated, especially when the comparison takes place between two signed numbers, unlike the case with the binary numerical system. Here, we show how we compare signed numbers for the selected moduli set based on the formulas of the reverse converter. In sign detection, we have used the parallel method for the operation, therefore, we can also use the parallel method to compare two signed numbers in the residue number system. This method could be used for comparing the two numbers, \( X \) and \( Y \), in the residue number system. As it is apparent, we have used the New-CRT-I and the MRC method to detect the signs of these two numbers. Therefore, this method has also been used to compare the two signed numbers. According to the MRC method, \( X = V_{1X} + V_{2X} P_j \) and \( Y = V_{1Y} + V_{2Y} P_j \) and also \( P_j = (2^{2n} - 9) \), the \( V_{1X}, V_{2X}, V_{1Y} \) and \( V_{2Y} \) values alongside with signs are calculated in a parallel manner. Through an analytical analysis, it becomes apparent that when two numbers have different signs, the positive number is the bigger one in the set, otherwise when the two numbers have the same sign, first \( V_{2X} \) and \( V_{2Y} \) values should be compared and then the bigger number is considered the biggest. If \( V_{2X} \) and \( V_{2Y} \) are equal, \( V_{1X} \) and \( V_{1Y} \) values should be analyzed and compared. The outcome of this analysis determines the bigger number. This means that if \( V_{1X} \) and \( V_{1Y} \) values are equal, the final product portrays that \( X \) and \( Y \) values are equal and if \( V_{1X} \) is bigger than \( V_{1Y} \), \( X \) is bigger than \( Y \) and vice versa. Also, this comparator circuit for the signed numbers of the residue number system is expressible using (42) to (44).

\[
E = ((\text{Sign}(X) \oplus \text{Sign}(Y)) \land (V_{2X} =
\]
\[
\begin{align*}
V_{2y} \land (V_{1x} = V_{1y}) \\
G = \\
(Sign(X) \land Sign(Y)) \lor ((Sign(X) \oplus Sign(Y)) \lor (V_{2x} > V_{2y}) \lor ((V_{2x} = V_{2y}) \land (V_{1x} > V_{1y}))]
\end{align*}
\]

This operation is shown in Fig. 1 (Algorithm 1). As soon as the signs of the two numbers are detected, this operation becomes calculable. While the method of comparing two signed numbers is obtained with a little delay, it needs a vast area since comparing the two numbers requires two parallel reverse converters (Fig.7).

**Algorithm 1:** Signed magnitude comparison

This method can be adapted for the comparison of two RNS numbers, X and Y.

function Comparison(X\textsubscript{1}, ..., X\textsubscript{n}, Y\textsubscript{1}, ..., Y\textsubscript{n})
Compute Sign(X), Sign(Y), V\textsubscript{1x}, V\textsubscript{2x}, V\textsubscript{1y}, V\textsubscript{2y}:

If (Sign(X) = Sign(Y))
   If (V\textsubscript{2x} = V\textsubscript{2y}) Then
      COMP ← E; ▶ (X = Y)
   Else If (V\textsubscript{1x} > V\textsubscript{1y}) Then
      COMP ← G; ▶ (X > Y)
   Else COMP ← L; ▶ (X < Y)
   End;
End;
Else
   If (V\textsubscript{2x} > V\textsubscript{2y}) Then
      COMP ← G; ▶ (X > Y)
   Else COMP ← L; ▶ (X < Y)
   End;
End;
Else
   If (Sign(X) = 0) Then
      COMP ← G; ▶ (X > Y)
   Else COMP ← L; ▶ (X < Y)
   End;
End;
Return COMP;
End Function;

Fig. 6. Algorithm of the comparing two proposed signed numbers.

The presented method for comparing two signed numbers could easily be converted into a sequential method using the two cycles of the clock. The output values get stored in the register and eventually, after producing the second output, the logic of the comparison could be completed.

7. EXAMPLE

This section presents a numerical example. Suppose that we plan to obtain the sign of an RNS number based in the \{2^n + 1, 2^n − 1, 2^n + 3, 2^n − 3\} moduli set. If we consider \( n = 3 \) for this moduli set, \{9, 7, 11, 5\} values are obtained and the dynamic range equals 3465. Now, suppose that we want to detect the sign of the residue number \( 5, 4, 6, 3 \) that is equal to the binary value 1733.

According to the presented definitions, if \( X \in [0, 1732] \), then \( X \) is positive, and if \( X \in [1733, 3464] \), then \( X \) is negative. Therefore, the value 1733 is situated within the spectrum of negative numbers, so we have to obtain 1733 − 3465 = −1732 as the output of the reverse converter in order to modify the output. Thus, the structure of the proposed reverse converter produces the complement of two values of −1732 which is equal to 2364.

\[
X = 1733 \Rightarrow \text{RNS}_{5,4,6,3} (5,4,6,3)
\]

Therefore, the values \( X_1, X_2, V_1, V_2 \), and \( \text{Sign} \) are as follows.

\[
\begin{align*}
X_1 &= 5 + 9(4 - 5)|_7 = 32 \\
X_2 &= 6 + 11(3 - 6)|_5 = 28 \\
V_1 &= 28 \\
V_2 &= [(28 - 32)8]_{63} = 31
\end{align*}
\]
Given the fact that \( V_2 = 31 \), we need to analyze the value of \( V_1 \) in order to detect the sign. Considering that \( V_1 = 28 \) and \( V_1 > 27 \), the sign of \( X \) is, therefore, negative.

\[
\begin{align*}
L_1 &= \left(V_{2,2n-1} \land V_{2,2n-2} \land \cdots \land V_{2,0}\right) = 1 \\
L_2 &= \left(V_{1,2n-1}\right) = 0 \\
L_3 &= \left(V_{1,2n-1} \land V_{1,2n-2} \land \cdots \land V_{1,2}\right) = 1 \\
L &= \left(V_{2,2n-1} \land V_{2,2n-2} \land \cdots \land V_{1,2}\right) \\
\text{Sign} &= \left(V_{2,2n-1} \land L\right) = 1
\end{align*}
\]

Now, if the sign of \( X \) is negative, we need to modify the output of the reverse converter. To modify the output, the value \((10 \times 2^{2n} - 9)\) should be added to the output. This operation is shown through the circuit presented in Fig. 8.

\[
X = 1733, \quad M = 3465 \quad \rightarrow \quad \bar{X} = X - M = 1733 - 3465 = -1732 \\
\bar{X} = -1732 = -(0110110000100) \\
2's\ compliment \rightarrow (100100111100) = 2364
\]

Therefore, the output is 2364.

8. THE ANALYTICAL EVALUATION

In order to analyze performance and efficiency, we compare the proposed hardware with the designs in [22-23], which possesses the greatest efficiency among the presented methods. In this section, we evaluate delay and the area of each design based on its core components including the Full Adder (FA), Half Adder (HA), multiplexer (MUX), and the basic gates (G). Therefore, the time delay and the area of each part is \( D_{FA}, D_{HA}, D_{MUX}, D_{G} \) and \( A_{FA}, A_{HA}, A_{MUX}, A_{G} \), respectively. The delay and the logic gate level of XOR are \( 2D_{G} \) and \( 3A_{G} \), respectively. It is worth noting that the logarithmic terms are related to the number of levels or the so-called CSA tree structure. Since some parts of the modeled circuits are identical with the main resource presented in [22-23] and do not include significant changes, it has been taken into consideration with the values of the main resource from a hardware analysis point of view. As Fig. 1. and Fig. 2. illustrate, inside the internal structure of OPU, rotational operations, shift, and complement of one take place. CSA-n bit area is considered equal to \( n \) FAs and its delay equal to one FA; also, the area and delay of one CPA-n bit is considered equal to \( n \) FAs. Table 1 and Table 2 present the analytical evaluations of the original [22-23] and proposed designs.

| Component | Delay | Area |
|-----------|-------|------|
| \( X_l \) | N/A (it is not on the critical delay path) | \((2n + 2)A_{FA} + (2n - 2)A_{HA} + (4n - 1)A_{G}\) |
| \( X_f \) | \((3n + [\log 2n]) + 2)D_{FA}\) | \((2n^2 + 2n) + 2)A_{FA} + (n)A_{HA}\) |
| OPU-IJ | \(D_{G}\) | \((2n)A_{G}\) |
| CPA | \((2n)D_{FA}\) | \((2n)A_{FA}\) |
| OPU | \((2n)G\) | \((6n)A_{G}\) |
| CSA Tree | \((2n)D_{FA}\) | \((4n + 1)A_{FA}\) |
| CPA | \((4n)D_{FA}\) | \((4n)A_{FA}\) |

| Component | Delay | Area |
|-----------|-------|------|
| Total Sign | \((5n + [\log 2n]) + 2)D_{FA}\) | \((2n^2 + 6n) + 4)A_{FA}\) |
| Reverse | \((6n)D_{G}\) | \((8n)A_{G}\) |
| Sign Detection | \(([\log 4n] + 1)D_{G}\) | \((4n + 3)A_{G}\) |

Since the main aim of this work is to present a method for extracting the sign and comparing the magnitude of two numbers inside the reverse converter, we extract the sign using the comparator and reverse converter in [22] and compare it with the extracted sign in the proposed method. Therefore, through analytical
evaluation, the occupancy area and the delay for the [22] reverse converter, using (45) to (53), are considered.

\[
A_{\text{Sign\_Regular}} = A_{\text{Reverse\_Converter}} + A_{\text{Comparator}} + A_{\text{Cpa}} + A_{\text{MUX}_{2\times 1}} \quad (45)
\]

\[
A_{\text{Reverse\_Converter}} = (2n^2 + 14n + 5)A_{FA} + (3n - 2)A_{HA} + (12n - 1)A_G + (4n - 1)A_{Xor} + (6n)A_{\text{MUX}_{2\times 1}} \quad (46)
\]

\[
A_{\text{Comparator}} = (12n - 2)A_{\text{And}} + (4n - 1)A_{Or} + (4n - 1)A_{\text{Xor}} \quad (47)
\]

\[
A_{\text{Cpa}} = (4n)A_{FA} \quad (48)
\]

\[
A_{\text{Sign\_Regular}} = \frac{A_{\text{Reverse\_Converter}} + A_{\text{Cpa}}}{(2n^2 + 18n + 5)A_{FA} + (3n - 2)A_{HA} + (12n - 1)A_G + (4n - 1)A_{\text{Xor}} + (6n)A_{\text{MUX}_{2\times 1}}} \quad (49)
\]

It should be noted that the delay of comparator overlaps with the CPA delay, and due to this it has not been taken into consideration.

\[
D_{\text{Sign\_Regular}} = D_{\text{Reverse\_Converter}} + D_{\text{Cpa}} + D_{\text{MUX}_{2\times 1}} \quad (50)
\]

\[
D_{\text{Reverse\_Converter}} = (9n + [\text{log} 2n] + 4)D_{FA} + (3)D_G \quad (51)
\]

\[
D_{\text{Cpa}} = (4n)D_{FA} \quad (52)
\]

\[
D_{\text{Sign\_Regular}} = \frac{D_{\text{Reverse\_Converter}} + D_{\text{Cpa}}}{(13n + [\text{log} 2n] + 4)D_{FA} + (3)D_G + D_{\text{MUX}_{2\times 1}}} \quad (53)
\]

The occupancy area and the delay of the proposed design are also expressed using (54) to (57).

\[
A_{\text{Sign\_Proposed}} = A_{X_1} + A_{V_1} + A_{V_2} + A_{\text{Sign}} \quad (54)
\]

\[
D_{\text{Sign\_Proposed}} = D_{X_1} + D_{V_1} + D_{V_2} + D_{\text{Sign}} \quad (55)
\]

\[
A_{\text{Sign\_Proposed}} = \frac{A_{X_1} + A_{V_1} + A_{V_2}}{(2n^2 + 6n + 4)A_{FA} + (3n - 2)A_{HA} + (6n - 1)A_G + (4n + 3)A_G} \quad (56)
\]

\[
D_{\text{Reverse\_Converter}} = (5n + [\text{log} 2n] + 2)D_{FA} + D_G + \frac{D_{\text{Cpa}}}{(\text{log} 4n)} \quad (57)
\]

9. THE EXPERIMENTAL EVALUATION

In this section, we analyze and evaluate the important circuits parameters in designing a signed reverse converter and a magnitude comparator for 4-moduli set \([2^n + 3 \cdot 2^n - 3 \cdot 2^n + 1 \cdot 2^n - 1]\). Considering that this work is proposing the signed reverse converter and magnitude comparator for this moduli set for the first time, its evaluation takes place in comparison with the unsigned reverse converter proposed in [22]. We have utilized the ISE Design Suite 14.7 tool, and the results of this analysis are presented in Tables 3 and 4 using the Spartan6 family technology. In this work, [22] which is the latest work presented in this context, has been used for comparison purposes.

### Table 3. The Delay of different designs (ns).

| n  | [22] With Sign | [22] With Sign & Magnitude | Proposed With Sign | Proposed With Sign & Magnitude |
|----|----------------|---------------------------|--------------------|---------------------------------|
| 3  | 24.40          | 31.03                     | 15.72              | 23.18                           |
| 4  | 29.41          | 35.70                     | 21.11              | 28.72                           |
| 5  | 34.29          | 42.94                     | 26.47              | 31.30                           |
| 6  | 38.66          | 50.37                     | 30.99              | 36.18                           |
| 7  | 43.50          | 55.98                     | 35.01              | 39.80                           |
| 8  | 47.97          | 61.13                     | 39.47              | 42.54                           |

### Table 4. The Area of different designs (LUT).

| n  | [22] With Sign | [22] With Sign & Magnitude | Proposed With Sign | Proposed With Sign & Magnitude |
|----|----------------|---------------------------|--------------------|---------------------------------|
| 3  | 102            | 227                       | 61                 | 155                             |
| 4  | 153            | 323                       | 98                 | 222                             |
| 5  | 198            | 421                       | 122                | 277                             |
| 6  | 238            | 501                       | 151                | 348                             |
| 7  | 272            | 578                       | 168                | 394                             |
| 8  | 316            | 664                       | 201                | 475                             |

According to the evaluations presented in Tables 3 and 4, the delay and area of the proposed circuits are compared with the initial design, in which two numbers should be taken out of the reverse converter. These also bring about an improvement in the Area-Delay-Product (ADP), as shown in Fig.8.
10. CONCLUSION
In this paper, the signed reverse converter and the magnitude comparator for the 4-moduli set \( \{2^n + 3, 2^n - 3, 2^n + 1.2^n - 1\} \) have been proposed for the first time. The proposed unit utilizes a hardware that works in a parallel manner with the converter and extracts and produces the signed outcome and perform magnitude comparison of numbers from the inside of the reverse converter. We have also presented the first sign detection unit and the magnitude comparator of two numbers in order to detect the sign and compare, respectively. Currently, the proposed model cannot appear scalable for other similar moduli sets. In addition, multiplicative inverses for this moduli set result in complicating the hardware and overloading the converter. Also, further studies could perhaps propose a model that entails a component including a sign detecting circuit, a comparator, and scaling for a particular group of moduli sets in the \( \{2^p - 1, 2^{2n} - \delta\} \) form.

11. APPENDIX
The full list of symbols used throughout the paper is shown in Table 5.

| Symbol | Description |
|--------|-------------|
| RNS    | Residue number system |
| CRT    | Chinese remainder theorem |
| MRC    | Mixed radix conversion |
| \( D_\theta \) | Dynamic range |
| OPU    | Operand preparation unit (Shift & Route) |
| CSA    | Carry save adder |
| CPA    | Carry propagate adder |
| EAC    | End around carry |
| FA     | Full adder |
| HA     | Half adder |

REFERENCES
[1] H. L. Garner, "The Residue Number System," in *IRE Transactions on Electronic Computers*, Vol. EC-8, No. 2, pp. 140-147, June 1959.
[2] P. V. A. Mohan, "Residue Number Systems: Theory and Applications*, Switzerland: Springer, 2016.
[3] C. Chang, A. S. Molahasseein, A. A. E. Zarandi and T. F. Tay, "Residue Number Systems: A New Paradigm to Datapath Optimization for Low-Power and High-Performance Digital Signal Processing Applications," in *IEEE Circuits and Systems Magazine*, Vol. 15, No. 4, pp. 26-44, Fourthquarter 2015.
[4] L. Sousa, S. Antao and P. Martins, "Combining Residue Arithmetic to Design Efficient Cryptographic Circuits and Systems," in *IEEE Circuits and Systems Magazine*, Vol. 16, No. 4, pp. 6-32, Fourthquarter 2016.
[5] B. Moons, D. Bankman, and M. Verhelst, “Embedded deep learning: algorithms, architectures and circuits for always-on neural network processing”. Cham, Switzerland: Springer, 2019.
[6] d’Acremont, Antoine; Fablet, Ronan; Baussard, Alexandre; Quin, Guillaume. 2019. "CNN-Based Target Recognition and Identification for Infrared Imaging in Defense Systems" *Sensors* 19, No. 9: 2040.
[7] N. Samimi, M. Kamal, A. Afzali-Kusha and M. Pedram, "Res-DNN: A Residue Number System-Based DNN Accelerator Unit," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 67, No. 2, pp. 658-671, Feb. 2020.
[8] S. Salamat, M. Imani, S. Gupta and T. Rosing, "RNSnet: In-Memory Neural Network Acceleration Using Residue Number System," 2018 *IEEE International Conference on Rebooting Computing (ICRC)*, McLean, VA, USA, 2018, pp. 1-12.
[9] X. Zheng, B. Wang, C. Zhou, X. Wei and Q. Zhang, "Parallel DNA Arithmetic Operation With One Error Detection Based on 3-Moduli Set," in *IEEE Transactions on NanoBioscience*, Vol. 15, No. 5, pp. 499-507, July 2016.
[10] P. Martins and L. Sousa, "The Role of Non-Positional Arithmetic on Efficient Emerging Cryptographic Algorithms," in *IEEE Access*, Vol. 8, pp. 59533-59549, 2020.
Majlesi Journal of Electrical Engineering

[11] K. Navi, A. S. Molahosseini and M. Esmaeildoust, "How to Teach Residue Number System to Computer Scientists and Engineers," in IEEE Transactions on Education, Vol. 54, No. 1, pp. 156-163, Feb. 2011.

[12] P. V. A. Mohan, "RNS-To-Binary Converter for a New Three-Moduli Set \(2^{(n+1)}, 2^n, 2^n - 1\)," in IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 54, No. 9, pp. 775-779, Sept. 2007.

[13] P. V. A. Mohan and A. B. Premkumar, "RNS-to-Binary Converters for Two Four-Moduli Sets \(2^n - 1, 2^n, 2^n + 1, 2^{n+1} - 1\) and \(2^n - 1, 2^n, 2^n + 1, 2^{n+1} + 1\)," in IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 54, No. 6, pp. 1245-1254, June 2007.

[14] Y. Wang, X. Song, M. Abouhamid and H. Shen, "Adder based residue to binary number converters for \(2^n - 1, 2^n, 2^n + 1\)," in IEEE Transactions on Signal Processing, Vol. 50, No. 7, pp. 1772-1779, July 2002.

[15] A. Hasiat and A. Sweidan, "Residue number system to binary converter for the moduli set \(2^{n-1}, 2^n - 1, 2^n + 1\)," Elsevier J. Syst. Architect., Vol. 49, pp. 53-58, 2003.

[16] P. A. Mohan, "New reverse converters for the moduli set \(2^n - 1, 2^n + 1, 2^n - 3, 2^n + 3\)," AEU - International Journal of Electronics and Communications, Vol. 62, No. 9, pp. 643–658, 2008.

[17] A. Hasiat, "A New Scaler for the Expanded 4-Moduli Sets \(2^k - 1, 2^k + 1, 2^{2k} - 1, 2^{2k} + 1\)," 2020 11th International Conference on Information and Communication Systems (ICICS), Irbid, Jordan, 2020, pp. 429-433.

[18] Hasiat, A. Sweidan, "Residue number system to binary converter for the moduli set \(2^{n-1}, 2^n - 1, 2^n + 1\)," International Elsevier Journal of Systems Architecture 49, pp. 53–58, 2003.

[19] P.V.A. Mohan, "New reverse converters for the moduli set \(2^n - 1, 2^n + 1, 2^n - 3, 2^n + 3\)," Int. J. Electron. Commun. (AEU), Vol. 62, No. 9, pp. 643–658, 2008.

[20] A. S. Molahosseini, K. Navi, C. Dadkhah, O. Kavehei and S. Timarchi, "Efficient Reverse Converter Designs for the New 4-Moduli Sets \(2^n - 1, 2^n + 1, 2^n + 1, 2^{n+1} + 1\) and \(2^n - 1, 2^n, 2^n + 1, 2^n + 1\)," Based on New CRTs," in IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 57, No. 4, pp. 823-835, April 2010.

[21] P. M. Matutino, R. Chaves and L. Sousa, "Binary-to-RNS Conversion Units for moduli \(2^n \pm 1\)," 2011 14th Euromicro Conference on Digital System Design, Oulu, 2011, pp. 460-467.

[22] G. Jaberipur, H. Ahmadifar, "A ROM-less Reverse RNS Converter for Moduli Set \(2^n \pm 1, 2^n \pm 3\)," IET Computers & Digital Techniques, Vol. 8, No. 1, pp. 11-22, Jan 2014.

[23] H. Ahmadifar, G. Jaberipur, “A New Residue Number System with 5-Moduli Set \(2^{2k}, 2^n \pm 1, 2^n \pm 3\),” The Computer Journal, Vol. 58, Issue 7, July 2015, Pages 1545–1565.

[24] N. Stamenković, B. Jovanović and V. Stojanović, "Reverse conversion for residue number system realizations of digital signal processing hardware," Proc. 18th Telecommun. Forum (TELFOR), pp. 1-4, 2010.

[25] Hasiat and L. Sousa, “Sign identifier for the enhanced three moduli set \(2^{n+k}, 2^n - 1, 2^{n+1} - 1\),” J. Signal Process. Syst., Vol. 91, No. 8, pp. 953–961, Aug. 2019.

[26] Hasiat and L. Sousa, “On the design of RNS inter-modulo processing units for the arithmetic-friendly moduli sets \(2^{n+k}, 2^n - 1, 2^{n+1} - 1\),” Comput. J., Vol. 62, no. 2, pp. 292–300, 2018.

[27] L. Sousa and P. Martins, “Sign detection and number comparison on RNS 3-moduli sets \(2^n - 1, 2^n + 1, 2^{n+1} + 1\)", Circuits Syst. Signal Process., Vol. 36, No. 3, pp. 1224-1246, 2017.

[28] S. Kumar and C. Chang, "A VLSI-efficient signed magnitude comparator for \(2^n - 1, 2^n, 2^{2n+1} - 1\) RNS," 2016 IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, QC, 2016, pp. 1966-1969.

[29] R. Kumar and R. A. Mishra, "Design of Efficient Sign Detector for Moduli Set \(2^n - 1, 2^n, 2^n + 1\) in Residue Number System," 2019 International Conference on Electronic, Electronics and Computer Engineering (UPCON), ALIGARH, India, 2019, pp. 1-5.

[30] S. Kumar and C. Chang, "A Scaling-Assisted Signed Integer Comparator for the Balanced Five-Moduli Set RNS \(2^n - 1, 2^n, 2^n + 1, 2^{n+1} - 1, 2^{n+1} - 1\)," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 12, pp. 3521-3533, Dec. 2017.

[31] Emran Zarandi, A. Molahosseini, L. Sousa and M. Hosseinzadeh, "An Efficient Component for Designing Signed Reverse Converters for a Class of RNS Moduli Sets of Composite Form \(2^k, 2^k\)," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 01, pp. 48-59, 2017.

[32] S. Molahosseini, A. A. E. Zarandi, P. Martins and L. Sousa, "A Multifunctional Unit for Designing Efficient RNS-Based Datapaths," in IEEE Access, Vol. 5, pp. 25972-25986, 2017.

[33] M. Mojahed, A. S. Molahosseini, A. A. E. Zarandi, "A Multifunctional Unit For Reverse Conversion and Sign Detection Based On The 5-Moduli Set," Computer Science 22, No. 1, 2021.