Article

Improved Device Distribution in High-Performance SiNx Resistive Random Access Memory via Arsenic Ion Implantation

Te-Jui Yen 1, Albert Chin 1,3,4 and Vladimir Gritsenko 2,3,4

Abstract: Large device variation is a fundamental challenge for resistive random access memory (RRAM) array circuit. Improved device-to-device distributions of set and reset voltages in a SiNx RRAM device is realized via arsenic ion (As⁺) implantation. Besides, the As⁺-implanted SiNx RRAM device exhibits much tighter cycle-to-cycle distribution than the nonimplanted device. The As⁺-implanted SiNx device further exhibits excellent performance, which shows high stability and a large 1.73 × 10⁵ resistance window at 85°C retention for 10⁴ s, and a large 10⁵ resistance window after 10⁵ cycles of the pulsed endurance test. The current–voltage characteristics of high- and low-resistance states were both analyzed as space-charge-limited conduction mechanism. From the simulated defect distribution in the SiNx layer, a microscopic model was established, and the formation and rupture of defect-conductive paths were proposed for the resistance switching behavior. Therefore, the reason for such high device performance can be attributed to the sufficient defects created by As⁺ implantation that leads to low forming and operation power.

Keywords: SiNx RRAM; ion implantation; neuron mimicking device

1. Introduction

In the past few decades, resistive random access memory (RRAM) [1–26] has attracted massive attention due to its simple process, high density, multilevel state, high operation speed, and low power consumption [1–5]. The RRAM device has high potential to be implemented for artificial intelligence (AI) and neuromorphic computing [6,7] in several kinds of emerging memories. Resistance switching behaviors are highly related to the materials of switching layer and electrodes. Numerous materials can serve as resistance switching layers, such as AlOₓ [8], HfOₓ [9], GeOₓ [10,11], TiO₂ [12], SiOₓ [13], and SiNx [14–16]. However, the resistance state is distributed randomly and difficult to control. Such a large resistance distribution limits the vitally important memory array circuit size [17,18]. In order to overcome this challenge, we pioneered the GeOₓ RRAM device, which performed relatively improved distribution [10–12]. In addition, the all-non-metal SiNx RRAM device was demonstrated, which reached reasonable distribution [15]. SiNx was chosen as a switching layer due to its wide usage in integrated circuit as the passivation layer and charge storage layer in NAND flash memory. However, previous SiNx works [14–16], like other dielectric RRAM devices, did not exhibit good distribution for memory array application [17,18]. Here we introduce a novel method to address this issue. It is important to notice that high compliance current (Iₜₜ) and high forming voltage will damage the dielectric layer and create unrecoverable defects, which will lead to poor retention time, decreased endurance cycles, and wide resistance distribution. Based on the discussion above, we improved the RRAM device’s integrity by implanting arsenic (As) ions into the SiNx...
layer. The reason for choosing As ion (As\textsuperscript{3+}) for implantation is its heavy atomic mass to create defects and a short stopping range within the switching layer. The As\textsuperscript{3+} implantation into SiN\textsubscript{x} cannot be used as a dopant, which is quite different from the As\textsuperscript{3+} implantation for the Si metal–oxide–semiconductor field-effect transistor. Besides, As is a semimetal; however, its property becomes that of a semiconductor with a band gap of 1.2–1.4 eV if amorphized [27], which is used for ion implantation in this case. As\textsuperscript{3+}-implanted RRAM devices exhibited high stability of pulsed endurance and excellent 85 °C retention. In addition, tight set and reset voltage (V\textsubscript{set} and V\textsubscript{reset}) distributions were achieved, which is crucial for the application of a large-size cross-point memory array circuit [17,18].

2. Materials and Methods

A highly p-type doped P\textsuperscript{3+} silicon wafer with a resistivity of 0.001–0.005 ohm-cm was prepared and used as a bottom electrode. Through the standard RCA clean process, the native oxide on the P\textsuperscript{3+} silicon wafer was removed. Subsequently, a 35 nm thick SiN\textsubscript{x} was deposited via plasma-enhanced chemical vapor deposition (PECVD) under a 300 °C temperature, with a NH\textsubscript{3}, SiH\textsubscript{4} (8% in Ar), and N\textsubscript{2} gas flow of 6, 125, and 200 sccm, respectively. Then, the As ions were implanted into a SiN\textsubscript{x} layer at a 10 keV energy and \(10^{15}\) cm\(^{-2}\) dose. Finally, a 50 nm Ni layer was deposited through an electron beam evaporator and used as the top electrode. The ion implantation doping concentration and energy can influence the number of created defects and the penetration depth of the As ions, respectively. The 35 nm SiN\textsubscript{x} layer was chosen from the stopping and range of ions in matter (SRIM) simulation to avoid As\textsuperscript{3+} penetration into the bottom electrode at an implantation energy of 10 keV. This energy value is the lowest energy available for a typical ion implantation equipment. An ion implantation doping concentration of \(5 \times 10^{15}\) cm\(^{-2}\) is the highest available concentration in a typical ion implantation equipment. The current–voltage (I–V) characteristics were extracted by a semiconductor parameter analyzer (HP4155B) and a probe station. Bias voltage was applied to the top electrode, and the bottom electrode was grounded. AC endurance was obtained by a pulse generator (Agilent 81110A). The implanted As atom profile and the created defect profile inside the SiN\textsubscript{x} layer were obtained from the SRIM simulation. Figure S1a,b displays top and cross-sectional view images from scanning electron microscopy (SEM) and transmission electron microscopy (TEM), respectively. A device dimension of 120 µm diameter was obtained, and a SiN\textsubscript{x} layer thickness of 35 nm was measured.

3. Results

In Figure 1a, the forming process of the As\textsuperscript{3+}-implanted and normal nonimplanted SiN\textsubscript{x} RRAM devices is displayed. Before the forming process in Figure 1a, the resistances of the As\textsuperscript{3+}-implanted and nonimplanted SiN\textsubscript{x} RRAM devices were \(3.45 \times 10^9\) and 37.5 \(\times 10^9\) ohm at 1 V, respectively. Thus, the resistance of the nonimplanted device was 10.9 times higher than that of the As\textsuperscript{3+}-implanted device before forming. During the forming process, a relatively high voltage was applied to break the Si–N bonds and created the defect-conductive path for electrons. The forming current and voltage were highly related to device performance. In the forming process of the nonimplanted device, I\textsubscript{cc} was increased from 100 µA with a 100 µA increment. When I\textsubscript{cc} increased to 500 µA, the resistance state was able to switch to LRS. In sharp contrast, the resistance state of the As\textsuperscript{3+}-implanted device can be switched to LRS even at a low 100 µA. The forming voltage of the As\textsuperscript{3+}-implanted RRAM device was 7.1 V under 100 µA I\textsubscript{cc}. In contrast, the nonimplanted SiN\textsubscript{x} device needed a high 500 µA I\textsubscript{cc} current and 11 V applied voltage to achieve the forming process. Thus, the As\textsuperscript{3+}-implanted SiN\textsubscript{x} device exhibited a significantly lower initial power than the nonimplanted devices, which was due to a large number of defects created by ion implantation for current conduction. Such low forming power will decrease the nonrecoverable defects, which is important for device switching performance. A negative voltage applied to the top electrode causes a slightly higher forming voltage and is unfavorable for low power operation. Figure S2 shows the device-to-device distribution of the forming voltage. The
mean value (μ) of the As⁺-implanted and nonimplanted devices are 7.03 and 10.96 V, respectively. Besides, the standard deviation (σ) is largely improved by As⁺ implantation. After the forming process, the reset and set processes were executed to switch the resistance states of the RRAM devices. The higher high- and low-resistance-state (HRS and LRS) currents of the nonimplanted RRAM device, after the forming process, resulted from the excessive defects created by the high forming voltage and current. Figure 1b displays the set and reset characteristics of the As⁺-implanted and normal SiNx RRAM devices. The RRAM device implanted with As ions exhibited a lower reset current and voltage than the nonimplanted device. Such lower reset power in combination with low forming power can decrease the unrecoverable damage to the switching layer during the device set–reset operation. On the other hand, the nonimplanted SiNₓ device shows higher HRS and LRS currents, which are related to excess electric-field-induced defects from the high forming voltage and high Icc. The high defects not only increase the off-state HRS leakage current, but also increase both the voltage and current to switch the LRS back to HRS. Such high HRS and LRS currents will decrease the on-state/off-state resistance window, which is crucial for high-memory-density multiple-state memory array.

![Figure 1. The I–V characteristics at (a) the forming process and (b) the set–reset process of the As⁺-implanted and nonimplanted SiNx RRAM devices.](image)

Figure 2a,b shows the 85 °C retention and pulsed endurance characteristics, respectively, which are the crucial performance indexes for RRAM devices. For retention measurements, the device was switched to LRS, and the read voltage was applied at 1, 10, 100, 1000 and 10,000 s to record the LRS current. The same methodology was applied to measure the HRS current. The on-state/off-state resistance window of the As⁺-implanted device showed a slight decrease from 1.96 × 10³ to 1.73 × 10³ after a 10⁴ s retention test at 85 °C. In sharp contrast, the normal SiNₓ RRAM device showed severe degradation, which decreased from 3.95 × 10² to 45 after 10⁴ s retention at 85 °C. To switch the resistance state properly during the endurance test, pulse voltages of +6 and −6 V with a 2 μs width were applied for both devices. For the pulsed cycling test, the resistance window of normal SiNₓ RRAM devices was decreased rapidly from 1.4 × 10² to 17 after a 10⁴ cycle operation. For comparison, the As⁺-implanted SiNₓ RRAM device exhibited an excellent 10³ resistance window, even after 10⁵ endurance cycles. The poor retention and endurance data of the normal SiNₓ RRAM device can be attributed to high reset current and high forming voltage.
Figure 2. The (a) 85 °C retention and (b) pulsed endurance characteristics of the As⁺-implanted and nonimplanted SiNx RRAM devices.

In Figure 3a,b, we analyzed the device-to-device and cycle-to-cycle $V_{\text{set}}-V_{\text{reset}}$ distributions of the As⁺-implanted and nonimplanted SiNx RRAM devices. The coefficient of variation (CV) was used to evaluate the distribution, which was defined as the $\sigma$ divided by $\mu$ (CV = $\sigma/\mu \times 100\%$). For the RRAM devices, lower CV values of device-to-device and cycle-to-cycle result in better uniformity and stability, respectively. The operation voltages of the device-to-device distribution were obtained from the average of the first 10 cycles of the 25 devices. The $V_{\text{set}}$ and $V_{\text{reset}}$ CV values of the nonimplanted SiNx RRAM devices were 17% and 19.8%, respectively. On the other hand, the As⁺-implanted device showed better uniformity with 10.7% and 9.8% $V_{\text{set}}$ and $V_{\text{reset}}$ CV values. For the cycle-to-cycle measurements, a voltage sweep rate of 0.5 V/s was used. For the As⁺-implanted device, the $V_{\text{set}}$ and $V_{\text{reset}}$ were ramped at 0~4 and 0~2 V, respectively. The $V_{\text{set}}$ and $V_{\text{reset}}$ of the nonimplanted device were ramped at 0~5 and 0~3 V, respectively. For the cycle-to-cycle distribution, the As⁺-implanted device also exhibited excellent $V_{\text{set}}$ and $V_{\text{reset}}$ CV values of only 2.2% and 3.8%. In sharp contrast, the normal SiNx device exhibited $V_{\text{set}}$ and $V_{\text{reset}}$ CV values of 8.3% and 7.6% cycle-to-cycle distribution. Figure 3a,b exhibits the cycle-to-cycle and device-to-device distributions of the set–reset resistances ($R_{\text{set}}$-$R_{\text{reset}}$), respectively. The As⁺-implanted RRAM exhibited significantly tighter distribution of $R_{\text{set}}$ and $R_{\text{reset}}$ than those of the nonimplanted case. In Table 1, we summarize the SiNx RRAM device distribution data [15,16]. The As⁺-implanted SiNx RRAM device in this work exhibited good device-to-device (D2D) uniformity and excellent cycle-to-cycle (C2C) reliability, which is crucial for memory array circuit and neuron mimicking applications.

Figure 3. The (a) device-to-device and (b) cycle-to-cycle of $V_{\text{set}}-V_{\text{reset}}$ distribution of As⁺- and without implanted SiNx RRAM devices.
Table 1. The operation distribution performances of various SiN<sub>x</sub> RRAM devices.

| Reference | Switching Layer Materials | Thickness (nm) | CVs of V<sub>set</sub> and V<sub>reset</sub> (D2D) | CVs of V<sub>set</sub> and V<sub>reset</sub> (C2C) |
|-----------|---------------------------|---------------|-----------------------------------------------|-----------------------------------------------|
| 15        | PECVD-SiN<sub>x</sub>     | 25            | 18.3%/23.2%                                  | 14%/21.4%                                    |
| 15        | PVD-SiN<sub>x</sub>       | 25            | 10.7%/12.1%                                  | 11.3%/11.4%                                  |
| 16        | PECVD-SiN<sub>x</sub>     | 7.5           | 29%/17.77%                                   | –                                            |
| 16        | LPCVD-SiN<sub>x</sub>     | 7.5           | 16%/7.59%                                    | –                                            |
| This work | As<sup>+</sup>-implanted PECVD-SiN<sub>x</sub> | 35           | 10.7%/9.8%                                   | 2.2%/3.8%                                    |

To understand the conduction behavior of the As<sup>+</sup>-implanted RRAM devices, the SRIM simulation was performed to calculate the As atom distribution and created defect distribution. The SRIM simulation only allows a maximum of 10<sup>6</sup> cm<sup>−2</sup> dose in the simulation owing to the required large computing resource. As shown in Figure 4a, the peak of As atom concentration was centered at 16.7 nm from the SiN<sub>x</sub> surface and decreased to negligible from 16.7 to 35 nm. The 35 nm SiN<sub>x</sub> layer was chosen from the SRIM simulation to avoid the As<sup>+</sup> penetration into the bottom electrode at an implantation energy of 10 keV. This energy value is the lowest energy available for a typical ion implantation equipment. It is important to notice that the implanted As ions will break massive numbers of the Si–N bonds and create defects at the same time. This is why the created defect profile shown in Figure 4b is similar to the As atom profile in Figure 4a. Consequently, the As<sup>+</sup>-implanted RRAM created more defects within the SiN<sub>x</sub> layer than the nonimplanted device.

![As Ions Distribution](image)

**Figure 4.** The simulation results of the (a) As atoms and (b) 3D defect distribution of the As<sup>+</sup>-implanted SiN<sub>x</sub> layer with a thickness of 35 nm.

To investigate the electron transport mechanism, the I–V curves of the As<sup>+</sup>-implanted and normal SiN<sub>x</sub> RRAM devices were analyzed. Here, various defect-related conduction mechanisms were fitted. However, some of the fitting results were against physical principles, such as unreasonable dielectric constant and hopping distance, which were observed in the Poole–Frenkel (P–F) emission [20,21] and hopping conduction [22,23,28] mechanisms, respectively. As depicted in Figure 5a, the HRS and LRS currents of the As<sup>+</sup>-implanted SiN<sub>x</sub> RRAM devices were fitted well with space-charge-limited conduction (SCLC) [23–26], which can be divided into three regions corresponding to the slopes of 1, 2, and >2. When the slope equals 1 (I ∝ V), the curves follow Ohm’s law, which is expressed as [29]:

\[
J = \frac{q_n \mu V}{d},
\]

(1)
where \( n_0 \), \( \mu \), and \( d \) are the free carrier density, electron mobility, and dielectric thickness, respectively. In the low-field region (region I), the current is dominated by free carriers. After the applied voltage was higher than the transition voltage (\( V_{tr} \)) and lower than the trap-filled limit voltage (\( V_{TFL} \)), the curve was fitted to slope = 2 (\( J \propto V^2 \)) and expressed as [15,29]:

\[
J = \frac{9 \mu \varepsilon \theta V^2}{8d^3},
\]

where \( \varepsilon \) and \( \theta \) are the static dielectric constant and the ratio of the free carrier density to all carrier density. In region II, the free carrier density will increase along with the increasing applied voltage and contributes to the trap-filled limit current. Once all the traps are filled (\( V > V_{TFL} \)), the current will increase rapidly, which is the trap-free current corresponding to a slope higher than 2 (region III). The HRS and LRS of the nonimplanted device exhibited SCLC and ohmic behavior, respectively, as depicted in Figure 5b. Note that if the Ni electrode plays a role in conduction, the self-rectifying phenomenon would be observed. However, there is no obvious self-rectifying behavior in the measured data. Thus, the formation and rupture of the conducting path are dominated by the defects in the SiNx layer.

Figure 5. The analyzed I–V curves of the (a) As⁺-implanted and (b) nonimplanted SiNx RRAM devices.

The measured I–V curves of the As⁺-implanted and nonimplanted devices, before the forming process, were analyzed in Figure S4a,b, respectively. It can be observed that the As⁺-implanted RRAM device exhibited the same SCLC conduction mechanism before and after the forming process. On the other hand, the conduction mechanisms of the nonimplanted SiNx RRAM device before forming is the hopping conduction, which changes to SCLC after the forming process. This is due to a massive number of the defects created by the high forming power.

According to the measured data and the simulation results, the potential microscopic conduction schematic diagram can be constructed as displayed in Figure 6. In the as-fabricated step, the As⁺-implanted SiNx RRAM device shows extra defects created by ion implantation, which corresponds to the measured higher initial state current as depicted in Figure 1a. In addition, the distribution of implant-induced defects in Figure 6a was constructed according to the simulation results shown in Figure 4b. Before the forming step, the nonimplanted device exhibits lower current than the As⁺-implanted device, as shown by a smaller number of as-fabricated defects in Figure 6b. After applying a high forming voltage and a high \( I_{cc} \), a massive number of defects were induced randomly for current conduction by the high electric field in the nonimplanted SiNx RRAM device (Figure 6d). In contrast, a relatively low voltage and current were needed to induce sufficient defects to form the current conductive path in the As⁺-implanted SiNx device. From the SRIM
simulation results shown in Figure 4b, the As⁺-implantation-induced defects follow a Gaussian distribution in the SiNx layer. The defects in the tail of the Gaussian profile is too low to form a conduction pass. After the set process, extra defects will be formed in the tail region of the Gaussian profile. The current tends to flow via the lowest resistance and through those electric-field-created defects near the bottom of the SiNx layer, the green-dash square region, as depicted in Figure 6c. After the set process, the resistance states were switched from HRS to LRS. Since both the As⁺-implanted and normal SiNx RRAM devices exhibited typical bipolar switching characteristics [19], the negative voltage bias was required. In Figure 1b, the measured current of the As⁺-implanted device decreases rapidly when the reset voltage is close to −1.5 V, representing that the conducting path was ruptured as depicted by the red-dash square region in Figure 6e. Figure 6f shows the HRS case of the nonimplanted SiNx RRAM device. The conducting filament should be dissolved after reset. However, the measured high HRS current in Figure 1b indicates that the conducting filaments were not completely dissolved, resulting in the high leakage current.

**Figure 6.** The schematic diagram of defect distribution and potential resistance switching characteristics in As⁺-implanted and nonimplanted SiNx RRAM devices. (a), (c) and (e) are the As-fabricated state, LRS and HRS of the As⁺-implanted SiNx RRAM. (b), (d) and (f) are the As-fabricated state, LRS and HRS of the nonimplanted SiNx RRAM. Thinner conducting path lines in (f) because it is only leakage current.

### 4. Conclusions

In this work, we compared the SiNx RRAM device with As⁺ implantation with the nonimplanted device. By applying As⁺ implantation, the uniformity and reliability of the SiNx RRAM device can be improved significantly. The 85 °C retention and pulsed endurance tests also exhibited excellent stability. Such high-performance, tight-operation-voltage-distribution, and CMOS-compatible RRAM devices have high potential for memory array circuit and future neuromorphic computing applications.
Supplementary Materials: The following are available online at https://www.mdpi.com/article/10.3390/nano11061401/s1, Figure S1: (a) Top-view SEM and (b) cross-sectional TEM image of the SiN$_x$ RRAM device. Figure S2: Forming voltage distributions of As$^+$-implanted and nonimplanted SiN$_x$ RRAM devices. Figure S3: The (a) device-to-device and (b) cycle-to-cycle of $R_{set}$–$R_{reset}$ distributions of the As$^+$-implanted and nonimplanted SiN$_x$ RRAM devices. Figure S4: The analyzed I–V curves of the (a) As$^+$-implanted and (b) nonimplanted SiN$_x$ RRAM devices before the forming process.

Author Contributions: T.-J.Y. performed the experiments; A.C. is the principal investigator (PI) monitoring the project; V.G. is the co-PI for this work. All authors reviewed the manuscript. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the Ministry of Science and Technology of Taiwan, project no. 107-2221-E-009-092-MY3.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data presented in this study are available on request from the corresponding author. The data are not publicly available due to privacy.

Acknowledgments: We would like to thank the National Yang Ming Chiao Tung University nano facility center and the Taiwan Semiconductor Research Institute for providing the laboratory instruments.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Waser, R.; Aono, M. Nanoionics-based resistive switching memories. Nat. Mater. 2007, 6, 833–840. [CrossRef]
2. Pan, F.; Gao, S.; Chen, C.; Song, C.; Zeng, F. Recent progress in resistive random access memories: Materials, switching mechanisms and performance. Mater. Sci. Eng. R 2014, 83, 1–59. [CrossRef]
3. Wong, H.S.P.; Lee, H.Y.; Yu, S.; Chen, Y.S.; Wu, Y.; Chen, P.S.; Lee, B.; Chen, F.T.; Tsai, M.J. Metal–Oxide RRAM. Proc. IEEE 2012, 100, 1951–1970. [CrossRef]
4. Zahoor, F.; Azni Zulkifli, T.Z.; Khanday, F.A. Resistive random access memory (RRAM): An overview of materials, switching mechanism, performance, multilevel cell (mlc) storage, modeling, and applications. Nanoscale Res. Lett. 2020, 15, 90. [CrossRef]
5. Shen, Z.; Zhao, C.; Qi, Y.; Yu, W.; Liu, Y.; Mitrovic, I.Z.; Yang, L.; Zhao, C. Advances of RRAM Devices: Resistive Switching Mechanisms, Materials and Biomic Synaptic Application. Nanomaterials 2020, 10, 1437. [CrossRef]
6. Gao, B.; Wu, H.; Wu, W.; Wang, X.; Yao, P.; Xi, Y.; Zhang, W.; Deng, N.; Huang, P.; Liu, X.; et al. Modeling disorder effect of the oxygen vacancy distribution in filamentary analog RRAM for neuromorphic computing. In Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; pp. 91–94.
7. Wong, H.-S.P.; Salahuddin, S. Memory leads the way to better computing. Nat. Nanotechnol. 2015, 10, 191–194. [CrossRef] [PubMed]
8. Hickmott, T.W. Low-frequency negative resistance in thin anodic oxide films. J. Appl. Phys. 1962, 33, 2669. [CrossRef]
9. Yu, S.; Guan, X.; Wong, H.S.P. Conduction mechanism of TiN/HfO(x)/Pt resistive switching memory: A trap-assisted-tunneling model. Appl. Phys. Lett. 2011, 99, 063507. [CrossRef]
10. Cheng, C.H.; Chou, K.Y.; Chin, A.; Yeh, F.S. Novel ultra-low power RRAM with good endurance and retention. In Proceedings of the 2010 Symposium on VLSI Technology, Honolulu, HI, USA, 15–17 June 2010; pp. 85–86.
11. Cheng, C.H.; Chou, K.Y.; Chin, A.; Yeh, F.S. Very high performance non-volatile memory on flexible plastic substrate. In Proceedings of the 2010 International Electron Devices Meeting, San Francisco, CA, USA, 6–8 December 2010; pp. 512–515.
12. Cheng, C.H.; Chen, P.C.; Wu, Y.H.; Yeh, F.S.; Chin, A. Long endurance nano-crystal TiO$_2$ resistive memory using TaON buffer layer. IEEE Electron Device Lett. 2011, 32, 1749–1751. [CrossRef]
13. Yen, T.J.; Gismatulin, A.; Volodin, V.; Gritsenko, V.; Chin, A. All nonmetal resistive random access memory. Sci. Rep. 2019, 9, 6144. [CrossRef] [PubMed]
14. Gismatulin, A.A.; Gritsenko, V.A.; Yen, T.J.; Chin, A. Charge transport mechanism in SiN$_x$-based memristor. Appl. Phys. Lett. 2019, 15, 253502. [CrossRef]
15. Yen, T.J.; Chin, A.; Gritsenko, V. High performance all nonmetal SiNx resistive random access memory with strong process dependence. Sci. Rep. 2020, 10, 2807. [CrossRef] [PubMed]
16. Kim, S.; Cho, S.; Ryoo, K.C.; Park, B.G. Effects of conducting defects on resistive switching characteristics of SiN$_x$-based resistive random-access memory with MIS structure. J. Vac. Sci. Technol. 2015, 33, 0662201. [CrossRef]
17. Chen, Y.D.; Chin, A. An offset readout current sensing scheme for one-resistor RRAM-based cross-point array. IEEE Electron Device Lett. 2019, 40, 208–211. [CrossRef]
18. Zackriya, M.; Kittur, H.M.; Chin, A. A novel read scheme for large size one-resistor resistive random access memory array. Sci. Rep. 2017, 7, 42375. [CrossRef]
19. Gao, B.; Kang, J.F.; Chen, Y.S.; Zhang, F.F.; Chen, B.; Huang, P.; Liu, L.F.; Liu, X.Y.; Wang, Y.Y.; Tran, X.A.; et al. Oxide-based RRAM: Unified microscopic principle for unipolar and bipolar switching. In Proceedings of the 2011 International Electron Devices Meeting, Washington, DC, USA, 5–7 December 2011; pp. 420–423.

20. Lee, S.; Kim, H.; Yun, D.J.; Rhee, S.W.; Yong, K. Resistive switching characteristics of ZnO thin film grown on stainless steel for flexible nonvolatile memory devices. *Appl. Phys. Lett.* 2009, 95, 262113. [CrossRef]

21. Lim, E.W.; Ismail, R. Conduction mechanism of valence change resistive switching memory: A survey. *Electronics* 2015, 4, 586–613. [CrossRef]

22. Fang, R.; Chen, W.; Gao, L.; Yu, W.; Yu, S. Low temperature characteristics of HfO$_x$-based resistive random access memory. *IEEE Electron Device Lett.* 2015, 36, 567–569. [CrossRef]

23. Zhang, Y.; Deng, N.; Wu, H.; Yu, Z.; Zhang, J.; Qian, H. Metallic to hopping conduction transition in Ta$_2$O$_5$–x/TaO$_y$ resistive switching device. *Appl. Phys. Lett.* 2014, 105, 063508. [CrossRef]

24. Yu, L.E.; Kim, S.; Ryu, M.K.; Choi, S.Y.; Choi, Y.K. Structure effects on resistive switching of Al/TiO$_x$/Al devices for RRAM applications. *IEEE Electron Device Lett.* 2008, 29, 331–333.

25. Kim, S.; Jeong, H.Y.; Choi, S.Y.; Choi, Y.K. Comprehensive modeling of resistive switching in the Al/TiO$_x$/TiO$_2$/Al heterostructure based on space-charge-limited conduction. *Appl. Phys. Lett.* 2010, 97, 2–4. [CrossRef]

26. Wang, S.Y.; Huang, C.W.; Lee, D.Y.; Tseng, T.Y.; Chang, T.C. Multilevel resistive switching in Ti/Cu$_x$O/Pt memory devices. *J. Appl. Phys.* 2010, 108, 114110. [CrossRef]

27. Available online: https://en.wikipedia.org/wiki/Arsenic (accessed on 16 March 2021).

28. Yen, T.J.; Chin, A.; Gritsenko, V. Exceedingly high performance top-gate p-type SnO thin film transistor with a nanometer scale channel layer. *Nanomaterials* 2021, 11, 92. [CrossRef]

29. Chiu, F. A review on conduction mechanisms in dielectric films. *Adv. Mater. Sci. Eng.* 2014, 2014, 578168. [CrossRef]