A Post-training Quantization Method for the Design of Fixed-Point-Based FPGA/ASIC Hardware Accelerators for LSTM/GRU Algorithms

Emilio Rapuano, Tommaso Pacini, and Luca Fanucci

Department of Information Engineering, University of Pisa, Pisa 56122, Italy

Correspondence should be addressed to Emilio Rapuano; emilio.rapuano@phd.unipi.it

Received 5 November 2021; Revised 21 March 2022; Accepted 15 April 2022; Published 11 May 2022

Copyright © 2022 Emilio Rapuano et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Recurrent Neural Networks (RNNs) have become important tools for tasks such as speech recognition, text generation, or natural language processing. However, their inference may involve up to billions of operations and their large number of parameters leads to large storage size and runtime memory usage. These reasons impede the adoption of these models in real-time, on-the-edge applications. Field-Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs) have emerged as promising solutions for the hardware acceleration of these algorithms, thanks to their degree of customization of compute data paths and memory subsystems, which makes them take the maximum advantage from compression techniques for what concerns area, timing, and power consumption. In contrast to the extensive study in compression and quantization for plain feed forward neural networks in the literature, little attention has been paid to reducing the computational resource requirements of RNNs. This work proposes a new effective methodology for the post-training quantization of RNNs. In particular, we focus on the quantization of Long Short-Term Memory (LSTM) RNNs and Gated Recurrent Unit (GRU) RNNs. The proposed quantization strategy is meant to be a detailed guideline toward the design of custom hardware accelerators for LSTM/GRU-based algorithms to be implemented on FPGA or ASIC devices using fixed-point arithmetic only. We applied our methods to LSTM/GRU models pretrained on the IMDb sentiment classification dataset and Penn TreeBank language modelling dataset, thus comparing each quantized model to its floating-point counterpart. The results show the possibility to achieve up to 90% memory footprint reduction in both cases, obtaining less than 1% loss in accuracy and even a slight improvement in the Perplexity per word metric, respectively. The results are presented showing the various trade-offs between memory footprint reduction and accuracy changes, demonstrating the benefits of the proposed methodology even in comparison with other works from the literature.

1. Introduction

Deep Neural Networks (DNNs) are nowadays very popular tools for the resolution of any kind of task, ranging from finance and medicine to music, gaming, and various other domains. However, inference of a DNN may involve up to billions of operations and their high number of parameters leads to large storage size and runtime memory usage [1]. For this reason, a particular attention is given to the hardware acceleration of these models, especially when memory and power budgets are limited by the application constraints. This is the case of real-time, on-the-edge applications [2], where data elaboration is performed as close as possible to the sensors in order to guarantee benefits in terms of latency and bandwidth [3]. Modern solutions mostly use embedded Graphics Processing Units (GPUs), Field-Programmable Gate Arrays (FPGAs), and Application-Specific Integrated Circuits (ASICs) for the design of DNN hardware accelerators, choosing in dependence of several trade-offs concerning cost, performance, and flexibility [4, 5].

GPUs can handle very computationally expensive models in a flexible way, with the drawback of a reduced degree of customization which can lead to excessive power
consumption, incompatibly with most on-the-edge applications [6, 7]. On the other hand, ASICs and FPGAs give the possibility to create specialized hardware that can be designed to minimize power consumption and area footprint while trying to keep a high throughput [8, 9]. In particular, FPGAs have emerged as a promising solution for hardware acceleration as they provide a good trade-off between flexibility and performance [10–12]. The main disadvantage of FPGA solutions consists in their limited hardware resources, making the hardware acceleration of complex DNN algorithms more challenging [11]. To alleviate DNNs storage and computation requirements, thus becomes an essential step to fit the limited resources of FPGA devices and to reduce the area footprint for a more efficient ASIC-based accelerator. With this purpose, many methods have been proposed from both hardware and software perspective [1]: techniques such as quantization and pruning are commonly applied to Neural Network models to reduce their complexity before hardware implementation. In contrast to the extensive study in compression and quantization for plain feed forward neural networks (such as Convolutional Neural Networks), little attention has been paid to reducing the computational resource requirements of Recurrent Neural Networks (RNNs) [1, 13, 14]. The latter have subtle and delicately designed structure, which makes their quantization more complex and needing for more careful considerations with respect to other DNN models. This work proposes a detailed description of a new effective methodology for the post-training quantization of RNNs. In particular, we focus on the quantization of Long Short-Term Memory (LSTM) RNNs [15] and Gated Recurrent Unit (GRU) RNNs [16], known in the literature as two of the most accurate models for tasks such as speech recognition [17], text generation [18], machine translation [19], natural language processing (NLP) [20], and movie frames generation [21, 22]. The proposed quantization strategy is meant to be a first step toward the design of custom hardware accelerators for LSTM/GRU-based algorithm to be implemented on FPGA or ASIC devices. With this purpose in mind, the results are presented showing the various trade-offs between model complexity reduction and model accuracy changes. The metric used to quantify model complexity is the estimated memory footprint needed for the hardware implementation of a LSTM/GRU accelerator after quantization. In summary, the main contributions of this work include the following:

(i) Detailed description of a new quantization method for LSTM/GRU RNNs which is friendly toward the energy/resource-efficient hardware acceleration of these models on ASICs or FPGAs

(ii) Software implementation of LSTM/GRU quantized layers, compliant with the Python Tensorflow 2 framework [23].

(iii) Evaluation of LSTM/GRU-based models’ performance after quantization using the IMDb sentiment classification task and the Penn TreeBank (PTB) language modelling task.

The paper is organized as follows: Section 2 gives an overview of the state of the art concerning LSTM/GRU models and the quantization techniques developed for them in the literature. Section 3 describes in detail the proposed quantization strategy. Section 4 discusses the results obtained with LSTM/GRU-based models pretrained on the IMDb sentiment classification dataset and on the PTB language modelling dataset. Section 5 shows a comparison between the proposed method and other quantization algorithms taken from the literature. Finally, Section 6 draws the conclusions of this work.

2. Background

The traditional plain feed forward neural network approaches can only handle a fixed-size vector as input (e.g., an image or video frame) and produce a fixed-size vector as output (e.g., probabilities of different classes) through a fixed number of computational steps (e.g., the number of layers in the model) [24]. RNNs, instead, employ feedback paths inside that make them suitable for processing input data whose dimension is not fixed [24]. This characteristic makes them able to process sequences of vectors over time and keep “memory” of the results from previous timesteps, so that each new output will be produced with past information combined with the new coming input.

Among many types of RNNs [25, 26], two of the most used are LSTM [15] and GRU [16]. In particular, LSTM networks were designed to solve the gradient vanishing problem that makes standard Vanilla RNNs dependent from the length of the input sequence. On the other hand, GRU has become more and more popular, thanks to its lower computation cost and complexity. This work focuses on the quantization methods for these two kinds of RNN, chosen for their popularity within the literature so that we can make fair comparison. The LSTM and GRU functional schemes are depicted in Figures 1 and 2.

Pale yellow blocks constitute the so-called gates, divided into two categories depending on the activation function applied: tanh or sigmoid (indicated with the symbol $σ$). Pale red blocks are associated to pointwise operations. The gate mechanism makes these kinds of RNN a good option to deal with the vanishing gradient problem, since they can model long-term dependencies in the data. For what concerns the LSTM cell (Figure 1), the functionality of each gate can be summarized as follows:

(i) Forget gate: decides what information will be deleted from the cell state $c_{t-1}$

(ii) Input gate: decides which values of the input sequence (i.e., concatenation of current input $x_t$ and previous output $h_{t-1}$) will contribute to the state update

(iii) Cell gate: creates a vector of new candidate values ($\tilde{c}_t$) that could be added to the state

(iv) Output gate: decides the output of the cell $h_t$ by combining information from the updated state $c_t$ and current input sequence ($x_t, h_{t-1}$)
The four gates signals will be, respectively, referred with subscripts \( f, i, c, o \). The following equations describe the mathematical behaviour of the LSTM cell [15].

\[
\begin{align*}
\begin{cases}
  i_t &= \sigma(x_t \cdot U_i + h_{t-1} \cdot W_i + b_i), \\
  f_t &= \sigma(x_t \cdot U_f + h_{t-1} \cdot W_f + b_f), \\
  o_t &= \sigma(x_t \cdot U_o + h_{t-1} \cdot W_o + b_o), \\
  c_t' &= \tanh(x_t \cdot U_c + h_{t-1} \cdot W_c + b_c), \\
  c_t &= \sigma(f_t \cdot c_{t-1} + i_t \cdot c_t'), \\
  h_t &= \tanh(c_t) \cdot o_t.
\end{cases}
\end{align*}
\]

Each gate has its own weights matrices \((U \text{ and } W)\) and bias \((b)\). \( U \) and \( W \) are, respectively, multiplied (through matrix-vector scalar product) with the current input vector \( x_t \) and with the cell output from previous timestep \( h_{t-1} \). The + and \( \ast \) symbols are intended as pointwise sum and product operations, respectively.

On the other hand, the GRU model (Figure 2) is a significantly lighter RNN approach, with fewer network parameters since only three gates are used:

(i) Reset gate: decides the amount of past information \((h_{t-1})\) to forget

(ii) Update gate: decides what information to discard and what new information to add (acting similar to the forget and input gate of an LSTM)

(iii) Output gate: decides the output of the cell \( h_t \)

Keeping the same convention for symbols, but with gates subscripts being \( r \) (reset), \( z \) (update), \( h \) (output), the equations describing the GRU cell are the following [16]:

\[
\begin{align*}
  r_t &= \sigma(x_t \cdot U_r + h_{t-1} \cdot W_r + b_r), \\
  h'_t &= \tanh(x_t \cdot U_h + (r_t \cdot h_{t-1}) \cdot W_h + b_h), \\
  h_t &= [(1 - z_t) \cdot h'_t + (z_t \cdot h_{t-1})].
\end{align*}
\]

Due to the recurrent nature of LSTM and GRU layers, it is quite difficult for CPUs to accomplish their computation in parallel [27]. GPUs can explore little parallelism due to the branching operations [27]. Taking performance and energy efficiency into consideration, FPGA-based and ASIC-based accelerators can constitute a better choice.

Many studies demonstrated that fixed-point and dynamic fixed-point representations are an effective solution to reduce DNN model requirements for what concerns memory, computational units, power consumption and timing, without a significant impact on model accuracy [28–32]. FPGAs and ASICs are the only computing platforms that allow the customization of pipelined compute data paths and memory subsystems at the level of data type precision, taking maximum advantage of this kind of optimization techniques.

The process meant to change the representation of data from floating point to fixed point is called quantization, and it may be applied independently to

(i) Weights of the network
(ii) Input data
(iii) Output data

Additionally, approximation techniques can be applied to the non-linear activation functions within a Neural Network with the purpose of reducing hardware complexity for their execution [33]. As already stated, the intrinsic structure of RNNs requires the presence of closed loop paths, leading to additional constraints that make their quantization more complex with respect to other DNN models. Numerous studies already demonstrated that RNNs can take advantage of compression techniques as well as other kinds of models. In particular, different methods have been described to quantize weights and data during the training phase of the model [1, 13, 34–42] or through a retraining/fine-tuning process [31, 43, 44]. The results generally show the possibility to achieve comparable accuracy but with a reduced memory footprint and computational complexity, depending on the bit-width chosen for the fixed-point representation. The most effective memory footprint reduction is achieved by considering Binary, Ternary, or Quaternary Quantization [1, 34, 35, 45] where only 2–4 bits are used to represent weights and/or data. Quantization-aware training requires in-depth knowledge on model compression (model designers and hardware developers may not have such expertise), and it increases model design efforts and training time significantly [46]. Moreover, the original training code or the entire training data may not be shared with model compression engineers. For these reasons, a post-training quantization approach may be preferable in some real-world scenarios where the user wants to run a black-box floating-point model in low-precision [47]. Most of the works cited so far present their results only...
focusing the quantization effects on the model accuracy, while little attention is given on how the quantization strategies can meet architectural considerations when dealing with the design of hardware accelerators. On the other hand, different studies use a post-training quantization approach with the purpose to accelerate RNN inference on hardware platforms that go from CPUs [14, 24] to FPGAs [37, 48–50]. Typical strategy is to quantize the weights of the model only [48, 51] or to additionally quantize a part of the whole collection of intermediate signals [38]. This leads to the necessity to construct a floating-point-based hardware accelerator [27, 52], or an accelerator composed of both fixed-point and floating-point computational units [51]. To the best of our knowledge, few works in the literature give enough details on how to deal with the obstacles of RNNs post-training quantization when a full fixed-point-based hardware is implemented. The purpose of this work is exactly to present a new post-training quantization methodology, described in detail in order to give the designer useful guidelines toward the implementation of a fixed-point-based FPGA/ASIC hardware accelerator for RNN inference.

3. Methods

In this section, our quantization strategy is described in detail. The following methodology has been implemented as a software tool based on the Python Tensorflow 2 API [23]. The quantization tool takes as input an RNN floating-point model and gives as output the quantized version of that model, which can be accelerated on a hardware device exploiting fixed-point arithmetic. More precisely, uniform-symmetric [32] quantization is used to convert each floating-point value $x$ into its integer version $x_{int}$, as shown in equation 3:

$$x_{int} = \text{round}\left(\frac{x}{\text{LSB}_x}\right).$$

(3)

The LSB$_x$ is the value to be associated with the least significant bit for the two’s complement (C2) representation of the integer $x_{int}$, that will be processed by the hardware. The de-quantized floating-point value can then be obtained by multiplying $x_{int}$ by LSB$_x$. The LSB value for independent signals can be chosen as a power of two (depending on the precision desired for the representation) or determined by the number of bits wanted to represent those signals. Once the LSB values of the independent signals have been determined or chosen, the rules of fixed-point arithmetic must be considered in order to determine remaining LSB values:

(i) The sum operation can be applied on two integers having the same LSB value and the result will have that same LSB value

(ii) The product operation can be executed on numbers having different LSB values (LSB$_a$, LSB$_b$), but the result will have its LSB value determined by equation 4:

$$\text{LSB}_{\text{prod}} = \text{LSB}_a \cdot \text{LSB}_b.$$  

(4)

In the specific case of RNN quantization, additional constraints must be considered apart from the ones already stated. Indeed, the presence of closed loop paths requires some feedback signals (i.e., cell state $c_t$ or cell output $h_t$) to be modified before re-entering the LSTM/GRU cell. In general, we can consider the possibility to modify the LSB value of these signals through a specific multiplier applying equation 5:

$$\text{LSB}_{t-1} = \text{LSB}_t \cdot M,$$

(5)

where $\text{LSB}_{t-1}$ and $\text{LSB}_t$ are, respectively, the LSB values for the cell input and output signals; $M$ is a multiplicative factor that lets $\text{LSB}_t$ become coherent with previous timesteps execution. In the particular case of all LSB values being a power of two, and with the hypothesis of LSB values becoming smaller going from the input to the output of the cell, this loop operation can simply consist in a truncation applied on the fixed-point representation of the feedback signal (i.e., cutting out a certain amount of bits from the right side of the C2 string). By executing the truncation operation, the LSB value of a fixed-point number changes as shown in equation 6:

$$\text{LSB}_{\text{trunc}} = \text{LSB}_x \cdot 2^{b_x},$$

(6)

where $\text{LSB}_x$ is the LSB value before truncation and $b_x$ determines the number of bits to be truncated. Truncation is a very simple operation to be performed by a custom hardware accelerator designed for ASICs/FPGAs, bringing advantage in terms of resource utilization and power consumption with respect to the use of a generic multiplier. For this reason, from now on, we will keep the hypothesis that all the signals of the network will be characterized by power-of-two LSB values. Once the $\text{LSB}_x$ value is known for all the signals within the network, the necessary bit-width for their fixed-point representation ($N_{\text{bit}}$) can be calculated through equation 7:

$$N_{\text{bit}} = \begin{cases} \log_2\left(\frac{x_{\text{max}} + 1}{\text{LSB}_x}\right) + 1 & \text{if } x_{\text{max}} \geq 0, \\ \log_2\left(\frac{x_{\text{max}}}{\text{LSB}_x}\right) + 1 & \text{if } x_{\text{max}} < 0, \end{cases}$$

(7)

where $|x_{\text{max}}|$ constitutes the maximum absolute value assumed by the generic signal $x$ when running the model on the whole dataset or part of it. Thanks to the analysis of signals dynamics, the quantization tool is able to give information to the hardware designer on the necessary bit-width to exploit in each point of the network. This pre-analysis becomes particularly important when dealing with $c_t$ and $h_t$ signals within LSTM or GRU cells, since their dynamics are not known before the inference execution. On the other hand, at the output of activation functions, the signals dynamic is fixed. ($x_{\text{max}} = 1$) and the pre-analysis is not necessary. Further details are given in the next sections to clarify how our method works when applied specifically to an LSTM cell (Section 3.1) or a GRU cell (Section 3.2).

3.1. LSTM Quantization. Figure 3 shows the aliases given to the LSB values in each point of the LSTM cell.
Input vectors are quantized with LSB in and multiplied by the matrices representing gates weights (quantized on LSB weights) through a scalar product operation performed by the Multiply and ACCumulate (MAC) block. The bias sum within each gate does not influence the LSB value, but biases must be a priori quantized with LSB in · LSB weights respective to the fixed-point sum rule previously mentioned.

Successively, activation functions are applied, modifying the LSB value by a factor LSB act (as it will become clear later). Finally, the cell state (quantized on LSB state) takes part in the calculations through the pointwise operations shown in the upper data-path. Activation functions have been approximated following a method similar to what is described in [33], where each function becomes a combination of linear segments. Each segment is characterized by two parameters:

(i) The inclination \( a \) (quantized with LSB act) that acts as a multiplicative factor on the activation function input

(ii) A bias \( \beta \) (quantized with LSB in · LSB weights · LSB act) to be summed to the activation function output

In our case study, we chose to use 7 segments to approximate the sigmoid function (the same ones presented in [33]) and 9 segments to approximate the tanh function, like shown in Figure 4.

For a question of simplicity, we chose to use a unique LSB act value for the \( a \) coefficients of both functions. The characterizing parameters chosen for the two approximated functions are summarized in Table 1 and obtained by fixing LSB act = 2\(^{-5}\).

The various segments have been characterized so that the percentage error made by using our approximated functions rather than the original ones stays in the order of 1%. Figure 5 shows the absolute error obtained on the output of the approximated functions compared with the output of the original functions, in the given input range \([-6, 6]\).

It can be noticed that, once the thresholds of the activation functions have been defined, the dynamics of MAC output signals can be limited to reduce the necessary bit-widths for their representation (e.g., \( x_{\text{max}} = 5 \) before sigmoid).

Under the hypothesis that the LSB values at the output of the LSTM cell will be smaller than the input ones, truncation becomes essential to make the feedback loop consistent. In other words, thanks to the truncation operation, we can be sure that for subsequent timesteps of the RNN execution, input data \((x_t, h_t)\) and cell state \(c_t\) will always be represented with a constant LSB value. This explains the presence of the State Truncation and Output Truncation blocks in Figure 3.

![Figure 3: LSB values within the LSTM cell.](image)

![Figure 4: Approximated linear activation functions.](image)
Table 1: Approximated activation functions parameters.

| Input interval | Tanh | Output |
|----------------|------|--------|
| \( x \geq 2.375 \) | \( y = 1 \) |
| \( 1.5 \leq x < 2.375 \) | \( y = 0.09375x + 0.765625 \) |
| \( 1 \leq x < 1.5 \) | \( y = 0.28125x + 0.484375 \) |
| \( 0.5 \leq x < 1 \) | \( y = 0.59375x + 0.171875 \) |
| \(-0.5 \leq x < 0.5 \) | \( y = 0.9375x \) |
| \(-1 \leq x < -0.5 \) | \( y = 0.59375x - 0.171875 \) |
| \(-1.5 \leq x < -1 \) | \( y = 0.28125x - 0.484375 \) |
| \(-2.375 \leq x < -1.5 \) | \( y = 0.09375x - 0.765625 \) |
| \( x < -2.375 \) | \( y = -1 \) |

Additional truncation blocks can be inserted in order to reduce intermediate signals bit-width, thus reducing the overall hardware occupancy and power consumption. We decided to add truncation blocks in the points highlighted in yellow in Figure 3, i.e., after \( mul_0 \) pointwise multiplier and after the pointwise tanh operation. The orange dot located at the \( mul_1 \) multiplier indicates a truncation operation that must be applied for the respect of the fixed-point sum computed at the successive pointwise adder. In other words, in correspondence with the orange dot, there is no degree of freedom for the designer, differently from what happens with the yellow dots.

Considering what has been discussed so far, the following equations must be verified for the correct LSTM computation on a fixed-point-arithmetic hardware:

\[
\begin{align*}
\text{LSB} & \_\text{gate} = \text{LSB}_\text{in} \cdot \text{LSB}_\text{weights} \cdot \text{LSB}_\text{act}, \\
\text{LSB} & \_\text{mul}_0 = \text{LSB}_\text{state} \cdot \text{LSB}_\text{gate} \cdot 2^{b_{\text{mul}_0}}, \\
\text{LSB} & \_\text{mul}_1 = \text{LSB}_\text{mul}_0 \cdot \text{LSB}_\text{state}_\text{out}, \\
\text{LSB} & \_\text{state} = \text{LSB}_\text{state}_\text{out} \cdot 2^{b_{\text{state}}}, \\
\text{LSB} & \_\text{pwish} = \text{LSB}_\text{state}_\text{out} \cdot \text{LSB}_\text{act} \cdot 2^{b_{\text{tanh}}}, \\
\text{LSB} & \_\text{mul}_2 = \text{LSB}_\text{pwish} \cdot \text{LSB}_\text{gate}.
\end{align*}
\]

In summary, the parameters constituting our degrees of freedom are as follows:

(i) \( \text{LSB}_\text{in} \): The precision used to quantize LSTM inputs

(ii) \( \text{LSB}_\text{state} \): The precision used to quantize the LSTM cellstate

(iii) \( \text{LSB}_\text{weights} \): The precision used to quantize LSTM weights

(iv) \( b_{\text{mul}_0}, b_{\text{tanh}} \): The number of bits to truncate after \( \text{mul}_0 \) multiplier and pointwise tanh, respectively

In Section 4, more details about the trade-off choices are given.

3.2. GRU Quantization. For what concerns the GRU cell, analogous considerations can be made for the starting conditions and for the approximation applied to the activation functions. Nevertheless, the sequence of operations is different and described with the new scheme shown in Figure 6.

In the GRU case, only one free truncation (yellow dot) can be individuated after the \( \text{mul}_1 \) multiplier, while other three constrained truncation blocks (orange dots) are exploited.

The equations describing the quantized GRU cell behaviour are the following:

\[
\begin{align*}
\text{LSB} & \_\text{gate} = \text{LSB}_\text{in} \cdot \text{LSB}_\text{weights} \cdot \text{LSB}_\text{act}, \\
\text{LSB} & \_\text{mul}_0 = \text{LSB}_\text{state} \cdot \text{LSB}_\text{gate}, \\
\text{LSB} & \_\text{mul}_1 = \text{LSB}_\text{state} \cdot \text{LSB}_\text{gate} \cdot 2^{b_{\text{mul}_1}}, \\
\text{LSB} & \_\text{state} = \text{LSB}_\text{state} \cdot 2^{b_{\text{state}}}, \\
\text{LSB} & \_\text{pwish} = \text{LSB}_\text{state}_\text{out} \cdot \text{LSB}_\text{act} \cdot 2^{b_{\text{tanh}}}, \\
\text{LSB} & \_\text{mul}_2 = \text{LSB}_\text{pwish} \cdot \text{LSB}_\text{gate}.
\end{align*}
\]

The parameters that constitute the degrees of freedom in this case are:

(i) \( \text{LSB}_\text{in} \): The precision used to quantize GRU inputs
In Section 4, more details about the trade-off choices are given.

4. Results

For the evaluation of our quantization method, we consider two models pretrained on the IMDb dataset for the sentiment classification task and two models pretrained on the Penn Treebank (PTB) dataset for the language modelling task. The results on the two datasets are treated separately in Section 4.1 and Section 4.2.

4.1. IMDb Results. The IMDb dataset contains 50000 different film reviews, and the task consists in distinguishing positive reviews from negative ones. The dataset was loaded from the Python Tensorflow library [23], limiting the vocabulary to the first 10000 most-used words. As an additional constraint, the length of each review was limited or padded to 235 words, which is the average review length in the given dataset.

The considered floating-point models are composed of

(i) An Embedding layer shrinking the input sequences from 235 elements to 32
(ii) 32 LSTM or GRU cells
(iii) A fully connected layer with one neuron producing the final binary output (positive/negative review)

The models were trained on a subset of 40000 reviews and tested on the remaining 10000, giving a test accuracy of 89.19% for the LSTM-based model and 90.24% for the GRU-based model. These values have then been compared to the accuracy obtained with two equivalently structured models where the LSTM/GRU layers have been quantized using the methodology described in Section 3.

4.1.1. LSTM IMDb Results. The trade-off analysis has been carried out by acting on the following parameters: LSB\textsubscript{in}, LSB\textsubscript{state}, LSB\textsubscript{weights}, b\textsubscript{mul}, b\textsubscript{tanh}. For a matter of simplicity, only the most significant cases have been reported among all the possible combinations of these parameters. In particular, we considered cases characterized by:

(i) \( b\textsubscript{mul} \) sized to have a precision equal to LSB\textsubscript{state} at the output of the mul\textsubscript{0} and mul\textsubscript{1} pointwise multipliers. In this way, the operations are executed on the smallest number of bits allowed by the rules previously mentioned, and the State truncation block is unused
(ii) \( b\textsubscript{tanh} \) sized to preserve a precision equal to LSB\textsubscript{state} at the output of the final pointwise tanh operation
(iii) LSB\textsubscript{weights} values ranging from \( 2^{-10} \) to \( 2^{-2} \) and LSB\textsubscript{in}, LSB\textsubscript{state} values ranging from \( 2^{-10} \) to \( 2^{-6} \). These ranges were chosen by considering the accuracy trends obtained: bigger LSB values lead to accuracy values too low compared with the original one, while smaller LSBs do not cause additional benefit.

For a clearer understanding of the results, we compared the accuracy metric with the total reduction of the Memory Footprint (MF) needed for the hardware acceleration of the LSTM layer with the considered precision and truncation settings. The MF metric was determined considering two main contributions:

(i) Memory footprint needed for the weights of the network.

This can be estimated through equation 10:

\[
MF\text{weights} = 4 \cdot (N\text{units} + N\text{features}) \cdot N\text{units} + N\text{units}^2
\]

where \( N\text{features} \) represents the number of elements composing the \( x_i \) input, and \( N\text{units} \) indicates the...
number of cells used in the model (consisting in the dimension of the \( h_t \) vector as well).

(ii) Memory footprint needed for intermediate signals. In the hypothesis of building a hardware accelerator where a set of registers is located after each block shown in Figure 3 (i.e., cell inputs, gates output after truncation, pointwise operators result, cell state, cell output), this is the contribution of those registers on the total MF, considering the different bit-width \( N_{\text{bit}} \) of each signal.

As we noticed, the main contribution to the total MF is given by the weights. This means that the cases with the smallest MF are typically linked to bigger \( \text{LSBweights} \) values.

Consequently, we organized data by fixing the couples of values (\( \text{LSBstate}, \text{LSBin} \)) and evaluating accuracy/MF values to varying of \( \text{LSBweights} \).

The obtained curves are shown in Figure 7.

For a matter of clarity, some curves have been hidden from the figure since they had no particular trend compared to what is already shown, causing overlapping. We refer to the metrics of the floating-point model with the “FP” subscript (\( M_{\text{FP}}, \text{Acc}_{\text{FP}} \)), while the metrics concerning the quantized models are expressed with subscript “Q” (\( M_{\text{Q}}, \text{Acc}_{\text{Q}} \)).

Considering the various cases shown in the graph, we can see a MF reduction that goes from 64.1% to 89.4% compared with the floating-point model (\( M_{\text{FP}} = 272 \text{ Kb} \)), while the accuracy changes between the 0.3% and the 17% (\( \text{Acc}_{\text{FP}} = 89.19\% \)).

We can also notice that the choice concerning weights precision (\( \text{LSBweights} \)) can, in most cases, lead to significant MF reductions at the cost of negligible accuracy loss. In particular, valuable results are met by setting \( \text{LSBweights} = 2^{-3} \), leading to a 5-bits fixed-point representation for the weights of the layer.

The chosen settings for truncation become unfeasible when the \( \text{LSBstate}, \text{LSBin} \) values become bigger than \( 2^{-7} \). In these cases, a lighter truncation approach would be needed to achieve decent accuracy, but anyway obtaining results that are less efficient than most curves presented. The case giving the best accuracy/MF trade-off is characterized by (\( \text{LSBstate}, \text{LSBin}, \text{LSBweights} \)) = \((2^{-10}, 2^{-10}, 2^{-3})\), leading to \( M_{\text{Q}} = 38.84 \text{ Kb} \) (85.7% less than \( M_{\text{FP}} \)) and \( \text{Acc}_{\text{Q}} = 88.86\% \) (0.33% less than \( \text{Acc}_{\text{FP}} \)).

4.1.2. GRU IMDb Results. In the case of the GRU-based model, the trade-off analysis has been carried out by acting on the following parameters: \( \text{LSBin}, \text{LSBstate}, \text{LSBweights}, b_{\text{mul}} \).

The considered cases are characterized by

(i) \( b_{\text{mul}} \) sized to have a precision equal to \( \text{LSBstate} \) at the output of the \( mul_1 \) pointwise multiplier. This truncation setting was empirically justified by the evidence that the GRU model is more sensitive to the precision given in its unique feedback path, thus requiring more bits

(ii) \( \text{LSBweights} \) values ranging from \( 2^{-10} \) to \( 2^{-2} \) and \( \text{LSBin}, \text{LSBstate} \) values ranging from \( 2^{-10} \) to \( 2^{-6} \) (same considerations made for the LSTM case study)

The MF metric was evaluated similarly to what was done with the LSTM, but with changes due to the different GRU cell scheme. In particular, the contribution of the weights is reduced (since only 3 gates are implemented), becoming:

\[
M_{\text{weights}} = 3 \cdot (N_{\text{units}} + N_{\text{features}}) \cdot N_{\text{units}} + N_{\text{units}}. \tag{11}
\]

The results are graphed in Figure 8 by varying \( \text{LSBweights} \) with fixed couples of values (\( \text{LSBstate}, \text{LSBin} \)).

Even for the GRU-based model, our quantization method leads to significant MF reduction (from 61.4% to 89.7%) with respect to the floating-point case (\( M_{\text{FP}} = 204 \text{ Kb} \)), while the accuracy changes between the 0.01% and the 14.3% (\( \text{Acc}_{\text{FP}} = 90.24\% \)). The curves trends show a particular dependence from the \( \text{LSBstate} \) value, which must be smaller than \( 2^{-8} \) to find cases with an acceptable 1% accuracy drop. The best accuracy/MF trade-off is once again met by setting \( \text{LSBweights} = 2^{-3} \). The best case is characterized by (\( \text{LSBstate}, \text{LSBin}, \text{LSBweights} \)) = \((2^{-10}, 2^{-10}, 2^{-3})\), giving \( \text{Acc}_{\text{Q}} = 90.23\% \) (0.01% drop) and \( M_{\text{Q}} = 34.94 \text{ Kb} \) (82.9% reduction).

4.2. PTB Results. We extended our results on the Peen Tree Bank (PTB) corpus dataset [53], using the standard pre-processed splits with a 10 K size vocabulary. The dataset contains 929 K training tokens, 73 K validation tokens, and 82 K test tokens. The task consists in predicting the next word completing a sequence of 20 timesteps.

For fair comparison with existing works, we considered floating-point models composed of

(i) An Embedding layer shrinking the input features to 300

(ii) 300 LSTM or GRU cells

(iii) A Fully Connected layer with 10000 neurons producing the final label

The models were trained considering the Perplexity per word (PPW) metric, which is an index of how much “confused” the language model is when predicting the next word.

The PPW values obtained by testing the resulting models are 92.79 for the LSTM-based model and 91.33 for the GRU-based model. These values have then been compared to the perplexity obtained with two equivalently structured models where the LSTM/GRU layers have been quantized using the methodology described in Section 3.

4.2.1. LSTM PTB Results. Keeping as a reference the discussion made in Section 4.1, the trade-off choices taken for the PTB LSTM-based model are listed below:

(i) \( b_{\text{mul}} \) sized to have a precision equal to \( \text{LSBstate} \) at the output of the \( mul_0 \) and \( mul_1 \) pointwise multipliers. In this way, the operations are executed on the smallest number of bits allowed by the rules previously mentioned, and the State truncation block is unused
(ii) $b_{\text{tanh}}$ sized to preserve a precision equal to LSB_{state} at the output of the final pointwise tanh operation

(iii) LSB_{weights} values ranging from $2^{-5}$ to $2^{5}$ and LSB_{in}, LSB_{state} values ranging from $2^{-5}$ to $2^{5}$. These ranges were chosen by considering the perplexity trends obtained: higher values deeply compromise the quality of the model. It can be noticed that they are different from the IMDb case study. This is explained by the different dynamics for input, state, and weights signals.

The obtained curves are shown in Figure 9.

From the graph, we can see a MF reduction that goes from 53.1% to 84.4% compared with the floating-point model ($MF_{FP} = 22650$ Kb), while the PPW changes between
Figure 9: LSTM quantization results on the PTB dataset.

Figure 10: GRU quantization results on the PTB dataset.

the 1% and the 38.5% (PPW\textsubscript{FP} = 92.79). Even for the PTB case study, we can notice that the choice concerning weights precision (LSB\textsubscript{weights}) is the one that most of all determines MF reduction, at the cost of negligible increase in the PPW metric. On the other hand, LSB\textsubscript{in} is the one affecting PPW metric the most: varying LSB\textsubscript{in} while keeping LSB\textsubscript{state} fixed actually generates widely spaced curves. The case we selected in simulation is characterized by \((LSB\textsubscript{state}, LSB\textsubscript{in}, LSB\textsubscript{weights}) = (2^{-5}, 2^{-5}, 2^{-1})\), giving PPW\textsubscript{Q} = 93.75 (0.96 greater than PPW\textsubscript{FP}) and \(MF_Q = 7789\) Kb (65.6% reduction).

4.2.2. GRU PTB Results. The chosen quantization/truncation settings are as follows:

(i) \(b_{mul}\) sized to have a precision equal to LSB\textsubscript{state} at the output of the \(mul\) pointwise multiplier. Differently from what happened with the GRU model on IMDb, the PTB language modelling task allows us to use the minimum number of allowed bits without losing on the PPW metric

(ii) \(b_{tanh}\) sized to preserve a precision equal to LSB\textsubscript{state} at the output of the final pointwise tanh operation

(iii) LSB\textsubscript{weights} values ranging from \(2^{-5}\) to \(2^5\) and LSB\textsubscript{in} values ranging from \(2^{-3}\) to \(2^3\), and LSB\textsubscript{state} values ranging from \(2^{-5}\) to \(2^5\) (same considerations made for the LSTM PTB case study)

The obtained curves are shown in Figure 10.

In this case, the MF reduction goes from 59.4% to 87.5% compared with \(MF_{FP} = 16987.5\) Kb, while the PPW changes between the 0.8% and the 9.2% (PPW\textsubscript{FP} = 91.33). It must be noticed that some curves contain less points than others. This is due to the absence of cases where the combination of independent LSB values produces a LSB\textsubscript{gate} value greater than 1, which cannot be used to properly represent signals whose dynamic is limited by sigmoid and tanh activation functions.

The simulation on the GRU-based model for the PTB task showed that it is possible to achieve PPW\textsubscript{Q} values smaller (thus better) than PPW\textsubscript{FP}. This result implies that our post-training quantization can make the quality metric of a model improve with respect to its task. The best PPW/ MF trade-off is met by setting \((LSB\textsubscript{state}, LSB\textsubscript{in}, LSB\textsubscript{weights}) = (2^{-1}, 2^2, 2^0)\), giving PPW\textsubscript{Q} = 90.57 (0.76 less than PPW\textsubscript{FP}) and \(MF_Q = 4238.1\) Kb (75.1% reduction).

5. Comparison with Related Works

In this section, we make a comparison between the results obtained with the proposed quantization method and the results from other works in the literature. To make the benchmark the most fair possible, we consider other manuscripts working with LSTM/GRU-based models used for the IMDb and PTB tasks. Table 2, respectively, shows the similar results as Table 3 of the comparison. It must be considered that in this benchmark there may be no equivalence between models’ structures or training strategies. For this reason, the focus of our comparison is not on the original floating-point accuracy/PPW, but rather on the variation of the metric when applying quantization.

In Table 2, we can notice that our method leads to smaller negative variations than most of other works shown, especially with regard to the GRU-based model. This advantage comes at the cost of larger bit-widths for weights or activations, mainly due to the different nature of the proposed methodology which is post-training rather than based on a quantization-aware training. Similar considerations can be made for the PTB case study in Table 3. The exception is our GRU-based model achieving better PPW than its floating-point version, which is a result obtained by few other works in this field.

Notice that the comparison is made in terms of bit-widths rather than MF reduction because other works do not actually consider the hardware application of the obtained quantized models. Our method, instead, is described considering the subsequent hardware implementation of our models on architectures completely based on fixed-point arithmetic.
6. Conclusions and Future Work

DNNs have become important tools for modelling non-linear functions in many applications. However, the inference of a DNN may lead to large storage size and runtime memory usage which impede their execution in on-the-edge applications, especially on resource-limited platforms or within area/power-constrained applications. To reduce plain feed forward DNN complexity, techniques such as quantization and pruning have been proposed during years. Nevertheless, little attention has been paid to relaxing the computational resource requirements of RNNs. This work proposes a detailed description of a new effective methodology for the Post-training quantization of RNNs. In particular, we focus on the quantization for LSTM and GRU RNNs, two of the most popular models for their performance in various tasks. Our quantization tool is compliant with the Python Tensorflow 2 framework and converts a floating-point pretrained LSTM/GRU model in its fixed-point version to be implemented on a custom hardware accelerator for FPGA/ASIC devices. The comparison demonstrates that our algorithm affects models’ accuracy in the same measure of other methods. This comes at the cost of bigger bit-widths for weights/activations representation but with all the advantages of a Post-training approach. In addition, our work is the only one taking into account the hardware implementation of a fully-fixed-point-based accelerator after quantization, which is a valuable approach to improve timing performance, resource occupation, and power consumption. Future work will focus on the hardware characterization of our techniques in order to quantify the architectural benefits with respect to floating-point accelerators. In addition, quantization results may be extended to other RNN algorithms or other tasks to further demonstrate the portability of our methods.

Data Availability

The data used to support the findings of this study are included within the article.

Conflicts of Interest

The authors declare that there are no conflicts of interest regarding the publication of this paper.
Acknowledgments

This work has been co-funded by the European Space Agency under contract number 4000129792/20/NL.

References

[1] Q. He, H. Wen, S. Zhou et al., "Effective quantization methods for recurrent neural networks," 2016, https://arxiv.org/abs/1611.01076.

[2] W. Shi and S. Dustdar, "The promise of edge computing," Computer, vol. 49, no. 5, pp. 78–86, 2016.

[3] G. Giuffrida, L. Diana, F. de Gioia et al., "Clobscout: a deep neural network for on-board cloud detection on hyperspectral images," Remote Sensing, vol. 12, no. 14, p. 2205, 2020.

[4] Q. Zhang, M. Zhang, T. Chen, Z. Sun, Y. Ma, and B. Yu, "Recent advances in convolutional neural network acceleration," 2018, https://arxiv.org/abs/1807.08596.

[5] E. Nurvitadhi, D. Sheffield, J. Sim, A. Mishra, G. Venkatesh, and D. Marr, "Accelerating binarized neural networks: comparison of fpga, cpu, gpu, andasic," in Proceedings of the 21st International Conference on Intelligent Transportation Systems (ITSC), pp. 843–850, Xi'an, China, December 2016.

[6] P. Ranawaka, M. Ekpanyapong, A. Tavares, J. Cabral, K. Athikulwongse, and V. Silva, "Application specific architecture for hardware accelerating hog-svm to achieve high throughput on hd frames," in Proceedings of the IEEE 30th International Conference on Application-specific Systems, Architectures and Processors (ASAP), vol. 2160, pp. 131–134, New York, NY, USA, July 2019.

[7] M. Yih, I. M. Ota, J. D. Owens, and P. Muñoz, "Cêtre eik, "Fpga versus gpu for speed-limit-sign recognition," in Proceedings of the 21st International Conference on Intelligent Transportation Systems (ITSC), pp. 843–850, Maui, HI, USA, November 2018.

[8] J. Qiu, J. Wang, S. Yao et al., "Going deeper with embedded fpga platform for convolutional neural network," in Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 26–35, California, CA, USA, February 2016.

[9] S. Mittal, "A survey of fpga-based accelerators for convolutional neural networks," Neural Computing and Applications, vol. 32, pp. 1–31, 2018.

[10] C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, "Optimizing fpga-based accelerator design for deep convolutional neural networks," in Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 161–170, California, CA, USA, February 2015.

[11] S. Wang, Z. Li, C. Ding et al., "Enabling efficient lstm using structured compression techniques on fpgas," 2018, https://arxiv.org/abs/1803.06305.

[12] E. Rapuano, G. Meoni, T. Pacini et al., "An fpga-based hardware accelerator for cnns inference on board satellites: benchmarking with myriad 2-based solution for the cloudscout case study," Remote Sensing, vol. 13, no. 8, 2021.

[13] C. Xu, J. Yao, Z. Lin et al., "Alternating multi-bit quantization for recurrent neural networks," 2018, https://arxiv.org/abs/1802.00150.

[14] J. Li and R. Alvarez, "On the quantization of recurrent neural networks," 2021, https://arxiv.org/abs/2101.05453.

[15] H. Sak, A. W. Senior, and F. Beaufays, "Long short-term memory based recurrent neural network architectures for large vocabulary speech recognition," http://arxiv.org/abs/1402.1128.

[16] K. Cho, B. van Merrienboer, D. Bahdanau, and Y. Bengio, "On the properties of neural machine translation: encoder-decoder approaches," 2014, http://arxiv.org/abs/1409.1259.

[17] G. Hinton, L. Deng, D. Yu et al., "Deep neural networks for acoustic modeling in speech recognition: the shared views of four research groups," IEEE Signal Processing Magazine, vol. 29, no. 6, pp. 82–97, 2012.

[18] D. Pawade, A. Sakhapara, A. Sakhapara, M. Jain, N. Jain, and K. Gada, "Story scrambler - automatic text generation using word level RNN-LSTM," International Journal of Information Technology and Computer Science, vol. 10, no. 6, pp. 44–53, 2018.

[19] I. Sutskever, O. Vinyals, and Q. V. Le, "Sequence to sequence learning with neural networks," 2014, https://arxiv.org/abs/1409.3215.

[20] D. Bahdanau, K. Cho, and Y. Bengio, "Neural machine translation by jointly learning to align and translate," 2016, https://arxiv.org/abs/1409.0473.

[21] J. Donahue, L. A. Hendricks, M. Rohrbach et al., "Long-term recurrent convolutional networks for visual recognition and description," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 39, no. 4, pp. 677–691, 2017.

[22] I. Lee, K. Kim, T. Shabestary, and H. G. Kang, "Deep bidirectional long short-term memory based speech enhancement for wind noise reduction," in Proceedings of the Hands-free Speech Communications and Microphone Arrays, pp. 41–45, San Francisco, CA, USA, March 2017.

[23] K. A. P. Tensorflow, https://www.tensorflow.org/version/r2.4/apidocs/python/tf/keras, 2021.

[24] V. Rybalkin, N. Wehn, M. R. Yousefi, and D. Stricker, "Hardware architecture of bidirectional long short-term memory neural network for optical character recognition," in Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE), pp. 1390–1395, Lausanne, Switzerland, March 2017.

[25] R. Jozefowicz, W. Zaremba, and I. Sutskever, "An empirical exploration of recurrent network architectures," in Proceedings of the 32nd International Conference on Machine Learning, ser. Proceedings of Machine Learning Research, vol. 37, pp. 2342–2350, Lille, France, Jul 2015.

[26] K. Greff, R. K. Srivastava, J. Koutnik, B. R. Steunebrink, and J. Schmidhuber, "Lstm: a search space odyssey," IEEE Transactions on Neural Networks and Learning Systems, vol. 28, no. 10, pp. 2222–2232, 2017.

[27] Y. Guan, Z. Yuan, G. Sun, and J. Cong, "Fpga-based accelerator for long short-term memory recurrent neural networks," in Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference, pp. 629–634, ASP-DAC), Chiba, Japan, January 2017.

[28] G. Dinelli, G. Meoni, E. Rapuano, G. Benelli, and L. Fanucci, "An fpga-based hardware accelerator for cnns using on-chip memories only: design and benchmarking with intel movidius neural compute stick," International Journal of Reconfigurable Computing, vol. 2019, Article ID 7218758, 13 pages, 2019.

[29] B. Jacob, S. Kliger, B. Chen et al., "Quantization and training of recurrent networks for efficient integer-arithmetic-only inference," in Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pp. 2704–2713, Salt Lake City, UT, USA, June 2018.

[30] M. Courbariaux, I. Hubara, D. Soudry, R. El-Yaniv, and Y. Bengio, "Binarized neural networks: Training deep neural networks with weights and activations constrained to+ 1 or−1," pp. 1–8, 2016, https://arxiv.org/abs/1602.02830.
[31] S. Shin, K. Hwang, and W. Sung, “Fixed-point performance analysis for recurrent neural networks,” IEEE Signal Processing Magazine, vol. 32, no. 4, 158 pages, 2015.

[32] R. Krishnamoorthi, “Quantizing deep convolutional networks for efficient inference: a whitepaper,” 2018, https://arxiv.org/abs/1806.08342.

[33] H. Amin, K. M. Curtis, and B. R. Hayes-Gill, “Piecewise linear approximation applied to nonlinear function of a neural network,” IEEE Proceedings - Circuits, Devices and Systems, vol. 144, no. 6, pp. 313–317, 1997.

[34] M. Z. Alom, A. T. Moody, N. Maruyama, B. C. V. Essen, and T. M. Taha, “Effective quantization approaches for recurrent neural networks,” 2018, https://arxiv.org/abs/1802.02615.

[35] J. Ott, Z. Lin, Y. Zhang, S.-C. Liu, and Y. Bengio, “Recurrent neural networks with limited numerical precision,” 2017, https://arxiv.org/abs/1608.06902.

[36] R. Alvarez, R. Prabhavalkar, and A. Bakhtin, “On the efficient representation and execution of deep acoustic models,” 2016, https://arxiv.org/abs/1607.04683.

[37] M. Lee, K. Hwang, J. Park, S. Choi, S. Shin, and W. Sung, “Fpga-based low-power speech recognition with recurrent neural networks,” in Proceedings of the IEEE International Workshop on Signal Processing Systems, pp. 230–235, Dallas, TX, USA, October 2016.

[38] Z. Que, H. Nakahara, E. Nurvitadhi et al., “Optimizing reconfigurable recurrent neural networks,” in Proceedings of the IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 10–18, Fayetteville, AR, USA, May 2020.

[39] C. Gong, Y. Chen, Y. Lu, T. Li, C. Hao, and D. Chen, “VecQ: minimal loss dnn model compression with vectorized weight quantization,” 2020, https://arxiv.org/abs/2005.08501.

[40] S. Chang, Y. Li, M. Sun et al., “Mix and match: a novel fpq-centric deep neural network quantization framework,” https://arxiv.org/abs/2012.04240.

[41] I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio, “Quantized neural networks: training neural networks with low precision weights and activations,” 2016, http://arxiv.org/abs/1609.07061.

[42] P. Wang, X. Xie, L. Deng, G. Li, D. Wang, and Y. Xie, “Hitnet: hybrid ternary recurrent neural network,” in Proceedings of the Advances in Neural Information Processing Systems, S. Bengio, H. Wallach, H. Larochelle, K. Grauman, N. Cesa-Bianchi, and R. Garnett, Eds., , December 2018, https://proceedings.neurips.cc/paper/2018/file/82c96096dd4281b7c95cde7e4623496/Paper.pdf.

[43] S. Han, H. Mao, and W. J. Dally, ”Deep compression: compressing deep neural networks with pruning, trained quantization and huffman coding,” 2016, https://arxiv.org/abs/1510.00149.

[44] A. Zhou, A. Yao, Y. Guo, L. Xu, and Y. Chen, “Incremental network quantization: towards lossless cnns with low-precision weights,” 2017, https://arxiv.org/abs/1702.03044.

[45] T. Guan, X. Zeng, and M. Seok, “Recursive binary neural network learning model with 2.28b/weight storage requirement,” 2017, https://arxiv.org/abs/1709.05306.

[46] S. J. Kwon, D. Lee, Y. Jeon, B. Kim, B. S. Park, and Y. Ro, “Post-training weighted quantization of neural networks for language models,” 2021, https://openreview.net/forum?id=21d6Xx1j7c.

[47] R. Zhao, Y. Hu, J. Dotzel, C. De Sa, and Z. Zhang, “Improving neural network quantization without retraining using outlier channel splitting,” Edited by K. Chaudhuri and R. Salakhutdinov, Eds., in Proceedings of the 36th International Conference on Machine Learning, ser. Proceedings of Machine Learning Research, vol. 97, pp. 7543–7552, pp. 7543–, June 2019, https://proceedings.mlr.press/v97/zhao19c.html.

[48] A. X. M. Chang, B. Martini, and E. Culurciello, “Recurrent neural networks hardware implementation on fpga,” 2016, https://arxiv.org/abs/1511.05552.

[49] V. Rybalkin, A. Pappalardo, M. M. Ghaffar, G. Gambardella, N. Wehn, and M. Blott, “Finn-l: library extensions and design trade-off analysis for variable precision lstm networks on fpgas,” 2018, https://arxiv.org/abs/1807.04093.

[50] E. Nurvitadhi, D. Kwon, A. Jafari et al., “Why compete when you can work together: fpga-asic integration for persistent rnns,” in Proceedings of the IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 199–207, FCCM), San Diego, CA, USA, May2019.

[51] S. Han, J. Kang, H. Mao et al., “Ese: efficient speech recognition engine with sparse lstm on fpga,” 2017, https://arxiv.org/abs/1612.00694.

[52] Z. Sun, Y. Zhu, Y. Zheng et al., “Fpga acceleration of lstm based on data for test flight,” in Proceedings of the IEEE International Conference on Smart Cloud (SmartCloud), pp. 1–6, New York, NY, USA, Sep2018.

[53] M. P. Marcus, B. Santorini, and M. A. Marcinkiewicz, “Building a large annotated corpus of English: the Penn Treebank,” Computational Linguistics, vol. 19, no. 2, pp. 313–330, 1993.