Electronic load system with interleaved structure applicable to DC, single-phase AC, and three-phase AC

BYUNG-WOO PARK¹, SUNG-JUN PARK², AND FEEL-SOON KANG³, (Member, IEEE)

¹Department of Energy Innovation R&D, Green Energy Institute, Mokpo, Chonnam 58656, Korea
²Department of Electrical Engineering, Chonnam National University, Gwangju 61186, Korea
³Department of Mechatronics Engineering, Gyeongsang National University, Jinju 52725, Korea

Corresponding author: Feel-soon Kang (e-mail: feelsoon@gnu.ac.kr)

This work was supported by the Gwangju Jeonnam local Energy Cluster Manpower training of the Korea Institute of Energy Technology Evaluation and Planning (KETEP) grant funded by the Korea government Ministry of Knowledge Economy (No. 20214000000560).

ABSTRACT We propose an electronic load system with an interleaved structure applicable to DC, single-phase AC, and three-phase AC. Applying the interleaved method makes it possible to reduce voltage and current ripple, thereby reducing voltage and current stress applied to components and guaranteeing a long lifespan. The operation of the proposed electronic load is described in detail by explaining the relationship between the command value of the electronic load and the duty ratio of each switch in the interleaved structure. Adding a feedforward term to the PI controller improves the controller's response, and the simulation results of DC and single-phase AC operation are presented. The validity of the proposed electronic load is verified through the 10kW prototype test.

INDEX TERMS Aging test, Burn-in test, Electronic load, Feed-forward control, Interleaved structure, Voltage ripple

I. INTRODUCTION

As for the power supply, many products with improved performance and efficiency have been produced recently due to the development of power electronic technology, but the development of test equipment for the reliability test process that uses the most electricity in the production process is still insufficient. In particular, the equipment reliability test process is essential in producing most power supplies and converters because it includes the primary process of reducing potential defects and product quality and stability. This reliability test process is an aging and burn-in process, and a load test is performed for a prescribed time with the output power according to the rating of the produced power supply. The load is a structure that consumes most of the electrical energy as heat, and the most commonly used load is resistive. It is not easy to continuously change the load once we determine the resistance of the load for testing. An electronic load is being used to improve the disadvantages of the resistive load [1]-[4]. The electronic load uses a semiconductor switch instead of a mechanical switch to control the load current. It has operation modes such as constant current (CC), constant voltage (CV), constant power (CP), and constant resistance (CR).

An electronic recycling load can reduce power consumption by heat from the load resistance by preventing unnecessary power consumption by using the recycling load and regenerating it to the input source. Recycling load, which returns more than 80% of the power consumed as 100% heat in the conventional resistive load using a mechanical switch to the input side, does not require an air conditioner to reduce heat generation in the existing electronic load [5],[24]. Until the early 2000s, energy recycling electronic loads were mainly based on AC power sources such as uninterruptible power supplies or AC motor drivers [25],[26]. An AC electronic load for the UPS burn-in test, which consists of an input ac-to-dc converter that simulates various loads, and an output terminal of a grid-connected converter that recycles energy, was introduced in [26]. The steady-state operation characteristics are excellent since the iterative controller is applied, but the dynamic performance is limited [28]. A single-stage configuration combining ac-to-dc and the dc-to-dc converter was introduced to obtain a fast response [27]. In
In this case, the response speed can be improved, but the voltage ripple of the capacitor increases as the dc-link is shared [28],[29]. These recycling electronic load systems still have problems of increasing system costs and complicated maintenance.

Since these electronic load systems generally operate with high power for an extended period, a circuit configuration with high reliability is essential. In addition, it is necessary to increase the efficiency of operation through a load configuration that can respond to DC loads, single-phase, and three-phase AC loads [6]-[12].

This paper proposes an electronic load system applicable to single-phase and three-phase AC and DC power. In particular, the proposed interleaved structure and switching method reduce voltage and current ripple to reduce stress and extend the lifespan of an electronic load system [13]-[23]. In addition, the proposed electronic load constitutes a unified system based on a single phase. However, it has the advantage of applying a three-phase AC load through parallel operation, and it is also easy to expand the load capacity. The circuit configuration and basic operating principle of the proposed electronic load system are explained in detail, and the feasibility is verified through simulation and experiments using a 10kW prototype.

II. PROPOSED 3-PHASE INTERLEAVED ELECTRIC LOAD SYSTEM

Fig. 1 shows a three-phase electronic load system to which the interleaved method is applied. A full-wave diode rectifier is located at the input stage so that both single-phase AC and DC can be used as input power sources. Therefore, the input voltage finally applied to the switch is in the form of a rectified voltage or a DC voltage.

A three-phase interleaved circuit is constructed using Q1, Q3, Q5, and R1, R3, R5 in a primary circuit having R2, R4, and R6 resistors connected to three switches (Q2, Q4, Q6). The upper arm and lower arm pair of switches are configured in the form of one module. For each resistance for six electronic load operation analyses, 10Ω is applied to simplify the formula. For example, to generate an equivalent resistance of 20Ω using three switches (Q2, Q4, Q6), the parallel resistance (\(R_p1\)) of the parallel circuits by (2).

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/
Fig. 3(a) shows the current waveform when the switching signal of the same phase is applied to the three switches without applying the interleaved operation. Fig. 3(b) shows the current waveform during interleaved operation. The waveform of the total input current synthesized in each switching method is shown in Fig. 3(c). As shown in Fig. 3(c), the difference between the peak value of the total input current and the average current is as much as a multiple of the interleaved phase. It causes a difference in the ripple of the current flowing through the reactor. If the interleaved method is applied, the current's peak and average current values can be reduced. In addition, since the frequency of the current also increases by the number of interleaved phases, there is an advantage in that the weight and volume can be reduced by using a small capacity inductor.

The equivalent circuit for the proposed n-phase interleaved electric load system is shown in Fig. 4. The equivalent circuit of n-phase interleaved structure.

Fig. 5 shows the current flowing through the load resistor, the capacitor current, and the capacitor voltage. In Fig. 4, when the switch \(Q_n\) is turned on, the voltage across the load resistor has the same as \(V_c\) to be expressed as \(I_R=V_c/R\). Kirchhoff’s current law expresses that the current flowing through the capacitor can be expressed as \(I_c=I_L-I_R\). Here, the change amount of charge \((\Delta Q)\) due to the current flowing through the capacitor is expressed as the area of the capacitor current, so it is the same as (3).

\[
\Delta Q = DT \times \left( \frac{V_c}{R} - I_{av} \right)
\]  

(3)

From the relationship between voltage and charge in a capacitor, the capacitor voltage by the single-arm of Fig. 4 is the same as (4).

\[
\Delta V_c = DT \times \frac{V_c}{R} \left( 1-D \right)
\]

\[
= \frac{TV_c}{RC} \times D(1-D)
\]  

(4)
Here, $D$ is the duty ratio of the switch, $T$ is the period, $V_{in}$ is the input voltage, $R$ is the load resistance, and $C$ is the capacitance. In the case of two-phase interleaved, the average current flowing through the load resistor is doubled, as shown in Fig. 5, and this reduces the ripple of capacitor $C$ by 50% compared to single-arm.

$$\Delta V_C = kD(1-D)$$

(5)

Here, $k = \frac{TV_{in}}{RC}$, $V_C = V_{in}$, $\alpha L = 0$

(5) shows the equivalent expression when there is only one switch. Here, if one interleaved circuit is added, the average current flowing through the load is doubled, and the capacitor's ripple is reduced by 50%, as shown in (6).

$$\Delta V_C = \frac{DT \times \left( \frac{V_C}{R} - 2L_{in} \right) \times \left( \frac{V_C}{R} - 2D \frac{V_C}{R} \right)}{C}$$

$$= \frac{DT \times V_C (1-2D)}{C}$$

$$= \frac{TV_{in}}{RC} D(1-2D) = kD(1-2D)$$

(6)

is the ripple of the capacitor voltage for the two interleaved. If it is generalized to $N$ interleaved numbers, it is the same as (7).

$$\Delta V_C = \frac{TV_{in}}{RC} D(1-ND) = kD(1-ND)$$

(7)

**FIGURE 6.** Relationship between the number of interleaved phases and capacitor voltage ripple.

Fig. 6 compares the capacitor voltage ripple when the number of interleaved phases increases from 1 to 6. According to the duty ratio of each phase switch, the capacitor ripple voltage is reduced by a ratio of 1/n. The proposed electronic load system shows that the duty ratio of the interleaved phase switch can be determined by considering the capacitor voltage ripple.

**FIGURE 7.** Switching operation according to duty ratio, (a) operation using three lower switches $D<0.5$, (b) operation using three upper switches, maintaining the lower switch ON state, $D>0.5$.

The proposed 3-phase interleaved electronic load system requires switching on/off duty ratio control to operate in CR(constant resistance), CC(constant current), CV(constant voltage), and CP(constant power) mode. As shown in Fig. 7, when the duty ratio is 0.5 or less, the upper switch is turned off, and only the lower switch is controlled, and when the duty ratio is 0.5 or higher, the upper switch is controlled on the state of the lower switch.

In CR mode, when the command of the resistive load is 2Ω, the switch operation will be described as an example. For the convenience of analysis, all load resistances are 10Ω, and when both the upper and lower switches are turned on, the current flowing in each phase is assumed to be 10A.

**A. SIMULTANEOUS CONTROL OF UPPER AND LOWER SWITCH REGARDLESS OF LOAD**

Suppose the upper and lower switch are simultaneously controlled to generate a command of 2Ω. In that case, the parallel resistance of each phase can be expressed as $(R_1||R_2)=5Ω$, and the combined equivalent resistance at this time is about 1.66Ω. The duty ratio $D$ to make it a 2Ω command value is about 0.8. The current waveform according to the switching operation is shown in Fig. 8.
In the case of three-phase interleaved switching, when one period $T$ is expressed in degrees, the phase difference due to the interleaved operation has a phase difference of 120 degrees by $360/n$, and each switch performs ON/OFF operation according to a set duty ratio. At this time, when the duty ratio of each phase is more significant than 1/3, corresponding to 120 degrees, the current overlap and appears in the form of overlapping current like $I_{T}$.

B. SEPARATION CONTROL OF UPPER AND LOWER SWITCHES ACCORDING TO LOAD

As the switching operation applied in this paper, the duty ratio according to the control command is divided into two sections. When the duty ratio between the upper and lower switches is 0.5 or less, the resistance and current are the same as when the lower switch is maintained in an ON state. When the duty ratio is 0.5 or more, switching is possible, as shown in Fig. 9(a), which maintains the lower switch in the ON state and allows a constant load value through the duty control of the upper switch. By reducing the peak of the final output current, the ripple is reduced, but the rated current of the switch becomes smaller. Since the lower switch always maintains the ON state, there is an effect of improving the efficiency due to the switching loss reduction. According to the upper and lower switch's duty ratio, Fig. 9(b) shows an equivalent circuit of the proposed interleaved method.

C. CONTROLLER DESIGN

Fig. 10 shows the control block diagram of the proposed interleaved electronic load system. The operation mode of the electronic load is divided into a constant resistance (CR) mode, a constant current (CC) mode, a constant voltage (CV) mode, and constant power (CP) mode.
A switching signal is generated by controlling the duty ratio $D$ for following the command using the PI controller for each mode's reference of resistance, current, voltage, and power. The command for each operation mode compensates for the command value of the duty ratio by adding the feedforward term calculated through the input voltage/current and interleaved resistance to the PI controller. It improves control speed and precision according to the resistance that varies according to the interleaved switching operation. The following formula calculates the feedforward term. When the upper and lower switches are turned on, six load resistors $R$ (10Ω) are connected parallel. It is denoted by the parallel equivalent resistance $R_p$.

$$ R_p = \frac{R}{6} \quad @Q_4 \sim Q_6 = ON \quad (8) $$

When the lower switch is in the ON state, the actual resistance $R_E$ becomes twice $R_p$ in (8).

$$ R_E = R_p \times 2 \quad @Q_2 = Q_4 = Q_6 = ON \quad (9) $$

$$ R_E = \frac{2R_p}{D} \quad (10) $$

When $D$ has a control value other than 1, the actual resistance $R_E$ is expressed by the parallel equivalent resistance $R_p$ and the duty ratio $D$, which can be defined again as $R_p^*$ and $D^*$ by the command value.

$$ D^* = \frac{2R_p^*}{R_E} \quad (11) $$

$$ I^* = \frac{V}{R_E} = \frac{V}{(R_E/D^*)} = \frac{VD^*}{R_E} \quad (12) $$

If these command values are expressed in input voltage/current and the feedforward value $D^*$ is calculated, it can be expressed as (13).

$$ D^* = \frac{R_p \times I^*}{V} \quad (13) $$

### III. SIMULATION AND EXPERIMENT RESULTS

#### TABLE I

| Parameter       | Value | Unit |
|-----------------|-------|------|
| Input voltage   | 220   | Vac  |
| Inductor        | 20    | μH   |
| Inductor ESR    | 0.08  | Ω    |
| Capacitor       | 10    | μF   |
| Capacitor ESR   | 0.001 | Ω    |
| Load Resistor   | 27.5  | Ω    |
| Switching frequency | 20   | kHz  |
Fig. 12 is the simulation result when the power command changes from 5kW to 20kW in CP mode control. Fig. 13 shows the response when the resistance command is changed from 5Ω to 45Ω in CR mode control. In both modes, it can be confirmed that the power control is well performed, showing a fast response to the command's change.

B. INPUT CURRENT AND OUTPUT VOLTAGE RIPPLE CHARACTERISTICS ACCORDING TO THE NUMBER OF INTERLEAVED PHASES
Fig. 14 shows the output voltage and input current of the proposed 3-phase interleaved electronic load system. We can check the enlarged waveform’s output voltage and input current ripple. Table II shows the input current and output voltage ripple rates according to the number of interleaved phases. As shown in Table II, it can be confirmed that the output voltage ripple decreases, and the input current ripple decreases as the number of interleaved phases increases, as shown in (7).

TABLE II
RIPPLE RATES OF THE INPUT CURRENT AND OUTPUT VOLTAGE ACCORDING TO THE NUMBER OF INTERLEAVED PHASES

| Parameter  | 1-phase configuration | 2-phase interleaved | 3-phase interleaved |
|------------|-----------------------|---------------------|---------------------|
| Vc max [V] | 311.61                | 310.39              | 308.86              |
| Vc min [V] | 304.63                | 307.28              | 306.94              |
| Vc ripple [V] | 6.98             | 3.11                | 1.29                |
| ΔVc=ΔVo [%] | 2.26               | 1.0                 | 0.62                |
| Iin max [A] | 33.90             | 32.79               | 32.38               |
| Iin min [A] | 31.13             | 31.44               | 32.15               |
| Iin ripple [A] | 2.77              | 1.35                | 0.23                |
| Δlin [%] | 8.5                 | 4.2                 | 1.5                 |

C. SIMULATION FOR EACH OPERATIONAL MODE WHEN WORKING AS DC ELECTRONIC LOAD SYSTEM

Fig. 15(a) is the simulation result when the resistance command changes from 4Ω to 14Ω when the proposed three-phase interleaved electronic load system operates in CP mode.

Fig. 15(b) is a waveform that operates as a 10kW electronic load with an input voltage of DC 750V and an average input current of 13.3A at a resistance command of 14Ω. The waveform below shows the upper and lower switching signals operating as 3-phase interleaved. Fig. 15(c) shows the waveform in which the input current is accurately controlled according to the command while the input voltage is kept constant at 750V when the power command is changed from 2kW to 10kW back 6kW when operating in CP mode.

D. EXPERIMENTAL RESULTS

Fig. 16 shows the electronic load system of the proposed three-phase interleaved method. It was designed for 10kW, and the controller was designed using DSP TMS320F28055. The front part of Fig. 16(a) consists of a central control board, an operation mode selection switch, and a fan for heat dissipation of the load resistor. The lower part has an AC input stage, a rectifier, and an input LC filter and is composed of an interleaved switch module using three IGBT modules. The load resistance in Fig. 16(b) is six finned heater
resistances of 27.5Ω, and it has a maximum rated capacity of about 10kW when operating 6 in parallel.

FIGURE 16. A photograph of a prototype of the proposed 3-phase interleaved method electronic load system, (a) front and top view, (b) side view and rear load resistor, (c) control board based on TMS320F28055.

Fig. 17 is the experimental waveform when the lower switch of the 3-phase interleaved electronic load system operates with duty ratios of 30% and 80%.

Fig. 18 shows the control response by the PI controller applied to a general electronic load system. Under the same P-gain and I-gain conditions, it can be seen that a typical PI controller applied to an existing electronic load system takes 400ms to reach a steady state when the load increases and 700ms when the load decreases. Since this corresponds to more than 10 cycles of the commercial frequency, it is necessary to improve the control response.

FIGURE 17. The lower switch signal of the proposed 3-phase interleaved electronic load system, (a) at 30% duty ratio, (b) at 80% duty ratio.
FIGURE 18. Load variation characteristics in the traditional electronic load system using the PI controller, (a) when the load current increases, (b) when the load current decreases.

FIGURE 19. Response when a feedforward term is added to the PI control in the proposed 3-phase interleaved method, (a) When the load current increases, (b) Waveform enlargement when load current increases, (c) When load current decreases, (d) Waveform enlargement when load current decreases.

Fig. 19 shows the experimental waveform of the proposed interleaved electronic load system, which improves the control response by adding a feedforward term to the PI controller. Fig. 19(a) shows the control response when the load increases. The enlarged waveform in Fig. 19(b) shows the excellent control response that enters the steady-state in a short period. Fig. 19(c) is an experimental waveform showing the control response when the load is reduced. As can be seen from the enlarged waveform in Fig. 19(d), it shows the high-speed control response.

Fig. 20(a) shows the input voltage and input voltage waveform when the input current increases from 0A to 45A and then decreases to 0A when the proposed 3-phase interleaved method is operated as an AC electronic load system. Fig. 20(b) is an enlarged waveform of the red dotted line box in Fig. 20(a), showing fast control response characteristics with the addition of a feedforward term.
20(c) is an experimental waveform when the proposed three-phase interleaved method is operated as a DC electronic load. When the input current from 0A to 7.5kW by increasing by 3.5A per step is repeated, it shows the DC input voltage and DC input step wave current that maintains an average of 318V. Fig. 20(d) is an enlarged waveform of the red dotted line box in Fig. 20(c), and it can be seen that the fast response characteristic is shown with the addition of the feedforward term.

![Waveform Image](image)

**FIGURE 20.** Rated load test of the proposed three-phase interleaved electronic load, (a) when the rated current is increased from 0 to 45A when operating as an ac electronic load, (b) enlarged red box in (a), (c) When the rated current is increased by 3.5A per step when operating as a dc electronic load, (d) Enlargement of the red box in (c).

V. CONCLUSION

An electronic load system with an interleaved structure is proposed as applicable to DC, single-phase AC, and three-phase AC. The operating principle of the interleaved method applied to the proposed electronic load is explained in detail, and its feasibility is verified through simulation and a 10kW prototype experiment. In the case of the three-phase interleaved method, the voltage ripple variation was 0.62%, which was 1.64% less than that in the case where the interleaved structure was not applied. The current ripple variation was 1.5%, which was 7% less than when the interleaved structure was not used. By adding a feedforward term to the PI controller, the response characteristics of the controller were improved, and it was confirmed through the 10kW prototype experiment that the operation of each mode as a DC and AC electronic load system according to the controller command was performed well.

REFERENCES

[1] C. E. Lin, M. T. Tsai, W. I. Tsai, C. L. Huang, "Consumption power feedback unit for power electronics burn-in test," in Proc. 21st Annual Conf. on IEEE Ind. Electron., Orlando, FL, USA, 6-10 Nov. 1995.

[2] C. A. Ayres and I. Barbi, "A Family of Converters for UPS Production Burn-In Energy Recovery," IEEE Trans. Power Electron., Vol. 12, No. 12, pp. 615-622, July 1997.

[3] C. A. Ayres and I. Barbi, "CCM operation analysis of a family of converters for power recycling during the burn-in test of synchronized UPSs," in proc. 27th Annual IEEE Power Electron. Specialists Conf., Baveno, Italy, 23-27, June 1996.

[4] C. A. Ayres and I. Barbi, "Power recycler for DC power supplies burn-in test: Design and experimentation," in Proc. Applied Power Electronics Conference (APEC), San Jose, CA, USA, 3-7 March 1996, pp. 72-78.

[5] Intepro System, “DC/DC Burn-in Test Systems,” 2006.

[6] K. I. Hwu and Y. T. Yau, “Active load for burn-in test of buck-type DC-DC converter with ultra-low output voltage,” in Proc. Twenty-
Interleaved Bidirectional Coupled-Inductor Based DC–DC Converter

R. Hu, Z. Yan, L. Wang, M.-C. Wong, J. Zeng, J. Liu, B. Hu,
“An Agency of inverter and related protection equipments
T. Ishikawa, “Grid-connected photovoltaic power systems : Survey
IEEE 38th Annual Power Electronics Specialists Conference
“A Novel Turn-On/Off Snubber for Interleaved Boost Converter,
Switching Interleaved Buck–Boost LED Driver With Coupled
Converter With Soft Commutations and Voltage Follower
S. Y. Tseng, J. Z. Shiang, H. H. Chang, W. S. Jwoand, C. T. Hsieh,
For Two-Phase Interleaved LLC Converter Based on Virtual
Inductor,
“Backstepping Supertwisting Control of Four-Phase Interleaved
Switching Multiphase Interleaved Boost Converter With High
an Active Clamp Circuits,
R. Beiranvand and S. H. Sangani, “A Family of Interleaved High
SiC MOSFETs for High Efficiency Energy Recycling,
IEEE Tran.
Backstepping Supertwisting Control of Four-Phase Interleaved
Boost Converter for PEM Fuel Cell,
IEEE Trans. Power Electronics, vol. 8, no. 2, pp. 1642-1655, June 2022.
Wide Input Voltage DC Electronic Load Architecture With High
Voltage Gain for EV Applications,
IEEE Access, vol. 10, pp. 27698-27716, Mar. 2022.
A Family of Interleaved High Step-Up DC–DC Converters by Integrating a Voltage Multiplier and an Active Clamp Circuits,
IEEE Trans. Power Electronics, vol. 37, no. 7, pp. 8001-8014, July 2022.
An Interleaved High Step-Up DC-DC Converter Based on Integration of Coupled Inductor and Built-in-Transformer With Switched-Capacitor Cells for Renewable Energy Applications,
IEEE Access, vol. 10, pp. 34-45, Mar. 2022.
Passivity-Based Control for Interleaved Double Dual Boost Converters in DC Microgrids Supplying Constant Power Loads,
IEEE Trans. Transportation Electrification, vol. 8, no. 2, pp. 1642-1655, June 2022.
A Novel Current Sharing Scheme for Two-Phase Interleaved LLC Converter Based on Virtual Controllable Voltage Sources,
IEEE Trans. Power Electronics, vol. 37, no. 2, pp. 1210-1216, Feb. 2022.
An Interleaved PFC Boost Converter With Soft Commutations and Voltage Follower Characteristics,
IEEE Trans. Ind. Elect., vol. 69, no. 7, pp. 6732-6740, July 2022.
A Soft-Switching Interleaved Buck-Boost LED Driver With Coupled Inductor,
IEEE Trans. Power Electronics, vol. 37, no. 1, pp. 577-587, Jan. 2022.
A Novel Turn-On/Off Snubber for Interleaved Boost Converter,
IEEE 38th Annual Power Electronics Specialists Conference (PESC’07), 2007, pp. 2718-2724.
Grid-connected photovoltaic power systems : Survey of inverter and related protection equipments,
International Energy Agency, 2002.
An Interleaved Bidirectional Coupled-Inductor Based DC–DC Converter
With High Conversion Ratio for Energy Storage System,
IEEE Trans. Ind. Elect., vol. 69, no. 6, pp. 5648-5659, June 2022.
A wide bandwidth electronic load,
IEEE Trans. Ind. Elect., vol. 59, no. 2, pp. 733-739, Feb. 2012.
Self-load bank for UPS testing by circulating current method,
IEEE Elect. Power Appl., vol. 141, no. 4, pp. 191-196, Jul. 1994.
Research on the power electronic load based on repetitive controller,
Proc. IEEE Appl. Power Electron. Conf. Expo., pp. 1735-1740, 2008.
Research on Power Electronic Load: Topology, Modeling, and Control,
Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition, Washington, DC, USA, 15-19 Feb. 2009, pp. 1661-1666.
Wide Input Voltage DC Electronic Load Architecture With SiC MOSFETs for High Efficiency Energy Recycling,
IEEE Tran.
IEEE Access, vol. 35, no. 12, pp. 13053-13067, Dec. 2020.
Seamless Transition Mode Control for SiC Energy-recycling DC Electronic Loads,
In proc. IEEE Applied Power Electronics Conference and Exposition (APEC), New Orleans, LA, USA, 15-19 March 2020.