1. Introduction

Due to its wide band gap and chemical stability, gallium nitride (GaN) is a promising material for applications in high-power and high-temperature electronic devices [1]. Meanwhile, GaN is a convenient material which is used in the light emitting devices operated in the blue and ultraviolet spectral ranges [2]. As a consequence of that GaN-based light emitting diodes (LEDs) shall be used in [3, 4] as general illumination sources instead of incandescent and fluorescent lamps [5]. In addition, GaN-based semiconductor is also investigated as optical detectors in the long wavelength (1.2 to 1.6 μm) light wave telecommunication. Mostly, these diodes show significantly high dark currents under reverse biases which limits their sensitivity in usage of photodetectors.
In this work, we present tunnelling of heavy holes as a major source of leakage current under reverse bias condition. Additionally, dependence of current on temperature and bias voltage are in agreement with the tunnelling [6, 7]. At large reverse bias voltages, power-law dependence verified the presence of space charge limited conduction mechanism. Under whole forward bias condition, that LED devices require to obtain sufficient carrier injection, electron as the tunnelling entity is identified. Remarkably, double diode behavior is observed together with several distinct regions in which trap-assisted tunnelling current has been identified at low and moderate forward bias and SCLC at large one [8–11]. The extracted energy value in SCLC regime claims that electrons are still the tunnelling entity and behave as minority carriers within p⁺-p-layer and might originate the experimentally observed negative capacitance issue at low frequencies in admittance data, so called SCLC model in the literature [12]. Analytically derived admittance expression in the revised version of SCLC model by Ehrenfreund et al [13] was applied to explain the inductive effect yielding good fits to the experimentally measured admittance data. In this work, it is worth to note that inductance manifested not only in forward bias direction, but also in the reverse one that is reported in the work of Perera et al [14] where interface-mediated recombination is the origin of observation of negative capacitance, as given in the [3, 13, 15–20]. The expression they used corresponds to the additive term in the revised version of SCLC model. These two mentioned sources (minority carrier injection and presence of recombination phenomena) might cause inductance effects in the admittance data of present p-i-n junction.

2. Experimental methods

Four samples were produced through using a metal–organic vapor phase epitaxy (MOVPE) technique. These structures consisted of 1.8 \( \mu \text{m} \) not intentionally doped (NID) layer, 1 \( \mu \text{m} \) n-layer with Si-doped (\( 5 \times 10^{18} \text{ cm}^{-3} \)), an undoped layer and 0.27 \( \mu \text{m} \) p⁺-p-layer with Mg-doped (\( 1 \times 10^{17} \text{ cm}^{-3} \)). Schematic structure of the GaN-based p-i-n structure was depicted as the inset of figure 1(a) where the thicknesses of undoped GaN layer were 0.6 \( \mu \text{m} \) and 0.2 \( \mu \text{m} \) for Q10-E1/ Q10-H2 and Q9-E2/Q9-H2, respectively. The mesa was dry etched, using BCl3/Cl2/N2 inductively coupled plasma reactive ion etching, to reach the n-layer. A thin spreading layer of palladium (Pd) and gold (Au) (20nm/20nm) was deposited as a p-contact, over an area of 4 \( \times \) 4 mm². The n-contact was made of titanium (Ti), aluminum (Al) and gold (Au) (10nm/30nm/300nm). To ensure good ohmic contacts, the diodes are finally rapid thermal annealed under N₂ atmosphere.

In the experiment, forward bias condition was satisfied when the Pd/Au contact was wired (+) terminal and Ti/Al/Au contact was wired (−) terminal. For a temperature-dependent current–voltage measurement, Keithley 2400 source meter, equipped with Lake Shore 334 temperature controller, was used. An HP4192A LRC-meter operated in the frequency range \( f = \omega / 2\pi = 7–10^6 \text{ Hz} \) was employed to measure the admittance \( (Y) \) from which the capacitance \( C \equiv \text{Im}[Y(\omega)] / \omega \) and the conductance \( G(\omega) = \text{Re}[Y(\omega)] \) were extracted.

Figure 1. (a) current–voltage characteristics of GaN p-i-n diodes within dark ambient at room temperature, (b) demonstration of double diode behavior, i.e. first derivative of logarithm of current against voltage curve, on Q10-E1.

3. Results

Room temperature current–voltage \( (I-V) \) characteristics are obtained through \( I-V \) measurement within dark ambient at room temperature and illustrated in figure 1(a). Clearly, the junction possesses diode characteristic with poor rectification. Moreover, as anticipated though figure 1(b), different exponential current regimes are clearly identified in the forward bias voltage curves, denoting multiple types of transport of carriers across the junction i.e. double diode behavior [8–11]. In such case, one of the ways to identify the number of equivalent diodes and the behavior of each of these diodes are to plot the first derivative of the logarithm of the current against voltage rather than the logarithm of current versus voltage (see figure 1(b)). Through this approach (see figure 1(b)), not only peak values are obtained for the electrical transport of each of diodes, but also the associated bias voltage interval is precisely determined. Although both of them contribute to the \( I-V \) characteristic, each one is dominant at a certain voltage range, and hence three bias intervals are exhibited and show the presence of different carrier conduction mechanism.
3.1. Temperature-dependent current–voltage measurement of GaN p-i-n diodes

To discern the charge carrier path, a general diode equation is fitted and the results are analyzed in terms of activation energy of the saturation currents, \( I_0 \), and temperature dependence of the exponential factor, \( A(= q/nkT) \), by performing temperature-dependent current–voltage measurement. Figure 2 shows temperature-dependent \( I–V \) measurements within the studied temperature range from 300 to 400 K at 10 K intervals. Considering the general expression of current–voltage relation as

\[
I = I_0 \exp[A(T)V - 1]
\]

with

\[
I_0(T) \propto \exp\left(\frac{E_A}{kT}\right).
\]

where \( I_0(T) \) and \( A(T) \) are temperature-dependent quantities that represent the governing current mechanism [21]. Transport models and their functional form for \( I_0 \) and \( A \) are given in table 1. Clearly, temperature dependence of \( I_0(T) \) and \( A(T) \) differs as to the transport model. In general, diode quality factor \( n \) of unity together with energy band gap (\( E_G \)) value of semiconductor as activation energy \( E_A \) indicates diffusion kind conduction mechanism. For the recombination type carrier conduction, one expect \( n \) as 2 with \( E_A \approx E_G/2 \). Furthermore, temperature independent \( A \) with unrealistic quality factor \( \lfloor n > 2 \rfloor \) shows tunnelling type carrier conduction [22].

3.1.1. Forward bias condition. Forward \( I–V \) characteristic of the p-i-n structure demonstrates two main exponential region at low and intermediate bias region (see figure 3). From the slope of straight line, the diode quality factor and saturation current are extracted. In order words, through variation of \( A(= q/nkT) \) versus \( 1/T \) and \( \ln I_0 \) versus \( 1/T \), shown in figure 3, diode quality factor and activation energy are obtained. Temperature insensitive of \( A \) together with unrealistic quality factor are characteristic of tunnelling current in the p-i-n structure. The activation energy for the first region (at low voltage) is determined 75 meV for the moderate temperature interval while it is 120–140 meV at high temperature side. For the second exponential regime, \( E_A \) is obtained as 208 meV with temperature insensitive of \( A \), proving tunnelling type conduction continues for the intermediate bias voltage interval. These \( E_A \) values are in good agreement to those that have been previously reported as a characteristic energies in tunnelling process for electron (120–220 meV) [4, 7, 23] and heavy hole (50–80 meV) [4]. Upon \( V_F \) exceeds 5.0 V (\( V_F > 5.0 \) V), another conduction mechanism, namely space charge limited regime, appears in \( I–V \) curves.

3.1.2. Reverse bias condition. In the reverse bias direction (see figure 4) activation energies are determined as 80 meV and 144 meV for low bias voltages (\( V_F < 1.3 \) V). For the reverse bias interval of 1.3 and 2.3 V, temperature invariant \( A \) shows tunnelling kind conduction mechanism with an activation energy as 60 meV. At large reverse bias voltages (2.3 < \( V_F < 10 \) V), the power-law dependence (\( I \propto V^{1.5} \)) indicates the presence of space charge limited currents in the third region. Remarkably, tunnelling type conduction process occurs in the reverse direction and reported in the literature [6, 7, 24, 25].

3.2. Admittance measurement of GaN-based p-i-n structure

Admittance measurements are performed over the four samples and one of them (Q10-E1) is selected for presentation. Room temperature \( C–V \) characteristic of GaN-based p-i-n structure is depicted in figure 5 within the frequency range of 1 kHz–1 MHz. In the \( C–V \) experiment, the bias voltage is scanned from negative to positive side, i.e. from reverse to forward bias direction. As shown in figure 5, bias and frequency independent capacitances are eventual for the bias range of −10 V up to 2V. The value of capacitance (2.2 nF) denotes each p- and i-layer’s capacitance, determined by the geometry and dielectric constant by \( C = 9.5\varepsilon_0 S/(d) \), which is connected in series and hence total measured capacitance is given by

\[
C_m^{-1} = C_{i}^{-1} + C_{ij}^{-1} + C_{ip}^{-1} + C_{pj}^{-1}
\]
where $C_{i+}/p$ and $C_{i}$ correspond to the geometric capacitances of $p^+/p$- and $i$-layers of the present structure. In reverse and small forward bias voltage, apparent frequency invariant property at the 1 kHz–1 MHz range with a constant value of capacitance shows that the structure is in depleted/inverted regime so the measured capacitance is independent of bias voltage (see figure 5(a)). As the bias is increased from 2 V to 4 V, measured capacitance begins to rise gradually towards 5 nF, corresponding to geometric capacitance of $p^+/p$-layer. Remarkably, the step in capacitance has frequency-dependent. Moreover, it also shows the reduction in distance among parallel plate capacitor, i.e. $\langle d \rangle$ decreases. After that, a sharp increase in capacitance is eventual within a narrow bias voltage interval (in between 4.5 to 5.5 V). After reaching a maxima, the measured capacitance begins to decline. Obviously, the maxima shifts to lower bias voltage, when $f$ decreases in $C–V$ curves. Moreover, it is worth noting that sharp increase reaching a maxima and reduction in capacitance features is totally occurred within $p^+/p$-layer in the $p-i-n$ structure. The voltage dependence of the measured conductance (shown in figure 5(b)), on the other hand, follows that of the static conductance ($dI/dV$) in which $G(V) \propto dI/dV$ for the entire bias range, supporting the consistency of dc (from the $I–V$ measurement) and ac (from the admittance spectroscopy) experiment results. For the small frequency range ($1 < f < 1000$ Hz), $G/C–V$ characteristic is displayed in figures 5(c) and (d), respectively. Under the reverse bias direction at low values, a hump appears in the $C–V$ plot (see also the inset in the figure 5(d)) while at a large reverse bias voltage, the geometric
capacitance begins to decline even below zero whence frequency decreases from 1000 Hz to 7 Hz. Log–log variation of conductance reverse bias voltage, depicted in figure 5(c), demonstrates three bias ranges as in the reverse $I$–$V$ characteristic without frequency-dependent feature.

Apart from bias dependence, frequency variation of capacitance is presented for the predetermined bias voltages under the forward/reverse direction and depicted in figures 6 and 7. For the first bias region in the forward direction ($1.0 < V_F < 2.6$ V), $C$ versus log$\,f$ curve (shown in figure 6(a)) indicates a frequency dispersed capacitance step; varying from high capacitance value ($\sim 12$ nF) at low-frequency (7 Hz) to geometric value (2.2 nF) at high-frequency (1 kHz and above). Moreover, the step has bias-dependent; as the bias gets larger from 1 V to 2.6 V, the saturated capacitance grows in values and differs from the geometric capacitance of $p^+/p$- and i-layers of present structure towards to the location within interior region in $p^+/p$-layer, turning the p-i-n structure to an Schottky one. For the second bias region in the forward direction ($3.0 < V_F < 4.5$ V), frequency-dependent capacitance of a p-i-n structure as a function of bias voltage is displayed in figure 6(b). As shown, the negative contribution to the measured capacitance exists and its effect becomes more pronounced at higher forward bias voltages as the frequency decreases. Moreover, onset of negative contribution to the capacitance moves to the higher frequencies when applied bias increases. Furthermore, above 1 kHz, negative capacitance issue disappears and saturates around 3 nF that roughly corresponds to the geometric capacitance of $p^+/p$- and i-layers of present structure.

As the forward bias is further increased ($V_F > 5.0$ V), the behavior changes drastically and presented in figure 6(c); it shows a minimum at a distinct frequency. The minimum shifts to higher values as the bias increases and additionally it strongly increase towards low frequency, indicating presence of dispersive transport [19, 26] that would be discussed in the next section. Remarkably, similar characteristics are observed in negative biases, and is illustrated in figure 7 for the predetermined reverse bias voltage intervals.

4. Discussion

Temperature-dependent current–voltage and admittance measurement were performed to find out dc and ac electrical properties of the GaN-based p-i-n structure at hand. Several distinct regions were observed at the forward bias direction. In the low forward bias range (called as region I), temperature independent $A$ together with unrealistic quality factor suggested tunnelling kind carrier transport [4, 7, 8, 24, 27]. Also, the activation energies, which is deduced plotting $\ln I_0$ versus $1/T$ (Arrhenius plot), were determined as 75 meV and 114 meV at the moderate and high temperature intervals. They were the characteristic energies for heavy hole and electron in tunnelling current of GaN p-n junction [4, 7, 24, 27]. The activation energy value of 208 meV of intermediate bias range (region II) and temperature insensitive of $A$ were obtained, proposing electron tunnelling and it reinforced the proposition.

For the bias value greater than 5 V, space charge limited conduction process was discerned. As the tunnelling entity, electron was identified since activation energy was determined.
as 117 meV. In reverse bias direction, three bias intervals were shown as in the forward case; at low values, two activation energies were obtained as 144 meV and 80 meV for the first region and they were attributed as electrons and holes as tunnelling entity. For an intermediate bias interval and space charge limited region, the extracted activation energy implied that hole was the tunnelling entity. Also, the power-law dependence ($I_R \propto V^{3.5}$) verified the presence of space charge limited currents, taking place in the third region at reverse bias direction.

The presence of tunnelling current at forward/reverse bias direction implied the existence of trap-assisted (probably Mg related [24, 28–32]) multi-step tunnelling as the carrier conduction mechanism for the present GaN-based p-i-n structure [8, 21]. For the intermediate and large bias values, electrons (holes) tunnelled in the forward (reverse) direction and this carrier behaved as minority carrier in the present structure. $C-V$ curves revealed that the measured capacitance corresponded to the charge present within the interior region of p-layer of the present p-i-n structure, where electrons were considered as minorities. This held for the reverse bias direction as well in which holes were minorities within the i-layer of the structure. Minority carrier injection and trap-mediated tunnelling/recombination originated from the eventual inductance effect in admittance measurement. Therefore, capacitance together with conductance–voltage characteristics of the GaN-based p-i-n structure over a wide frequency (7 Hz–1 MHz) at room temperature were presented in figure 5. We presented the bias dependence of admittance measurement in two part; one was in between 1 kHz and 1 MHz range, while the other was in the range of 7 Hz–1000 Hz. In the range of 1 kHz–1 MHz frequencies, striking feature of $C-V$ measurement was in the positive bias voltage (forward bias condition) where capacitance went over a peak and decreased as the bias was further increased. Also, the capacitance was completely negative for the frequency above 2 MHz (not shown). Meanwhile, bias dependence of conductance exhibited similar feature as in $I-V$ curves at low-frequencies and demonstrated the bias intervals that were used in $I-V$ curves in the forward/reverse directions. In the negative values of bias voltage, on the other hand, apparent stagnant value of capacitance (around 2.2 nF) for the frequencies 1 kHz–1 MHz range showed drastically different feature, in which negative capacitance was clearly observed (see figure 5(d)) beyond −7 V. Also, a barely seen hump in $C-V$ curves within the bias interval of 1 and 2 V was highlighted and presented as the inset of figure 5(d), indicating a transition of junction limited to bulk limited process under reverse bias condition. Negative capacitance became more pronounced when $f$ decreased towards 7 Hz. Conductance variation, on the other hand, manifested slight dependence over frequency compared to capacitance changes and depicted in figure 5(c).

On the other side, the frequency dependence of capacitance at selected bias range are shown in figures 6 and 7, respectively, under forward and reverse directions. The capacitance at lower biases (first region in both forward/reverse direction) was positive for whole scanned frequency interval but at higher biases (the second region in forward direction and third region in reverse direction), the capacitance changed from its geometric value at high frequencies to negative values with decreasing in frequency below 1 kHz. Negative capacitance phenomenon has been displayed over different kind junctions like p–n junction, Schottky diodes, p-i-n junction and light emitting diodes (LED) formed through inorganic and organic materials [13, 20, 33] such as InGaN/GaN multi quantum wells [3], Au/n-GaN and Pt/n-GaN Schottky diodes [11, 34] and a-Si:H based p−i−n− diodes [16] and finally polymer LED [13, 15, 17–19, 26]. The mechanisms over the negative capacitance in different devices have been attributed to the

Figure 6. The capacitance-frequency curves of GaN-based p-i-n structure for the forward bias intervals: (a) $1.0 < V_F < 2.6$ V (b) $3.0 < V_F < 4.5$ V (c) $5.0 < V_F < 5.7$ V.
contact injection [35] interface state [36] and minority carrier injection [12]. Overall, the negative capacitance issue was the consequence of charge in the current flowing in the structure as a result of changing the applied bias voltage, leading to a frequency-dependent electrical response. In literature, this ac response was well explained in space charge limited region in forward bias direction (so called SCLC model) for a low mobility disorder material [13, 15, 18] and admittance relation was derived as

\[
Y(\Omega) = \frac{eA}{\tau L} \times \frac{\Omega^3}{2i(\bar{\mu}(\Omega))^2[1 - e^{-i\Omega}\bar{\mu}(\Omega)] + 2\bar{\mu}(\Omega)\Omega - i\Omega^2}
\]  

where \(\Omega (= \omega \tau_L)\) is normalized frequency, \(\bar{\mu}(\Omega) (= \mu(\Omega)/\mu_{dc})\) is normalized mobility over the dc mobility \(\mu_{dc}\), \(\tau_L\) is the transit time. In the sense of the Scher and Montroll (SM) theory, dispersive transport of carriers appears in the mobility expression as

\[
\bar{\mu}(\Omega) = \frac{\mu(\Omega)}{\mu_{dc}} = 1 + M(\Omega^{\alpha - 1})
\]

where \(M\) is the proportionality constant and \(\alpha\) denoted a dispersion parameter and changes in between 0 and 1.

The derived admittance expression is in good agreement with the measured capacitance \((\text{Im}[Y(\omega)/\omega])]\) and the conductance \((=\text{Re}[Y(\omega)])\) data in which the frequency-dependence of conductance/capacitance as a function of applied bias voltage was similar to that which we presented in figures 6 and 7 of this work. Lately, Ehrenfreud et al revised the expression by a term

\[
\Delta C_f(\omega) = -\frac{X C_g}{1 + \omega^2 \tau_r^2}
\]

where \(X\) is the dimensionless parameter and \(\tau_r\) is the recombination time that denotes a time interval for electron–hole recombinations. In fact, this additive term in capacitance \(C(\omega)\) is also proposed in before by Perera et al [14] to account the transient current \(\delta I(t) = I(t) - I(\infty)\) as

\[
C(\omega) = \frac{1}{\delta V} \int_0^\infty \delta I(t) \cos(\omega t) dt
\]

with \(\delta V\) is the small voltage step superimposed over a dc bias. Finally, the equation for the capacitance turn into the expression as

\[
C(\omega) = C_0 - \frac{\Delta G_f \tau - \Delta C_f}{1 + (\omega \tau)^2}
\]

where \(C_0\) is geometrical capacitance, \(\Delta G_f\) is the variation in conductance and \(\tau\) is a time constant of the trap and reflects the relaxation time of current. In the simulation work of Perera et al [14], frequency dependence of the measured capacitance as a function of bias is well produced and interpreted as this negative capacitance issue is originated from the carrier capture and emission of interface states. Also, it successfully explains the presence of an inductive contribution over the measured capacitance not only under forward bias condition, but also at reverse biases. However, although this approach satisfactorily explains \(C - \log f\) characteristic under forward/reverse condition (given in figures 6(b) and 7), it fails to interpret \(C - \log f\) variation presented in 6(c). Besides, this approach predicts symmetric dark current–voltage behavior. Luckily, SCLC model incorporating the transit time dispersion seems adequate to resolve such \(C - \log f\) variation in the present structure [13, 15, 34]. Therefore,
the measured admittance data were fitted to the relation with and without the additive term and demonstrated as solid lines in figure 6(b) as examples at selected forward bias voltages for clarity. Clearly, fitting of the derived admittance expression to the experimentally measured capacitance is well. However, though SCLC model based on single type charge carrier, the relation (6) included not only bipolar charge injection, but also radiative recombination in which light emission was observed as in this work. Indeed, light emission began around 4V (not shown) under forward bias condition for the present p-i-n structure. Although the expression given in equations (4)–(6) seemed adequate to resolve the negative capacitance issue in both forward/reverse direction, we cannot exclude a minority carrier injection effect that also results in similar C-logf variation. Minority carrier injection and SCLC model might coexist and play a major role in the inductance effect in the present junction, but we cannot discriminate which of them is dominant in the observations of negative capacitance issue.

5. Conclusion

The electrical response of a MOCVD grown GaN based p-i-n structure was investigated by temperature-dependent current-voltage and admittance measurements. Trap-assisted tunneling was discerned as the carrier conduction mechanism; in the forward direction, electron was tunneling entity, while in the reverse case, the heavy hole was the tunneling entity. Extracted activation energy was used in determination of tunneling entity and they were in close agreement with the published results in the literature. These tunneling entities behaved as minority carrier that might originate negative capacitance issue together with the well-known space charge limited current (SCLC) model. Applications of the revised SCLC model that took into account both recombination phenomenon and trap-mediated tunneling issue, resulted in good agreement of calculated capacitance to the experimentally measured one. We tentatively proposed that both minority carrier injection effect and revised SCLC model played a major role in observations of negative capacitance over the GaN-based p-i-n structure.

Acknowledgments

This work was supported by the Yildiz Technical University Project (BAPK Project no. 2015-01-01-DOP02).

ORCID iDs

Neslihan Ayarci Kuruoğlu  https://orcid.org/0000-0002-9659-7280

References

[1] Trivedi M and Shenai K 1999 J. Appl. Phys. 85 6889–97

[2] Strite S and Morhoc H 1992 J. Vac. Sci. Technol. B 10 1237

[3] Yang W, Li D, He J, Wang C and Hu X 2014 Phys. Status Solidi C 11 714–7

[4] Reynolds C L Jr and Patel A 2008 J. Appl. Phys. 103 086102

[5] Pimpuktar S, Speck J S, DenBaars S P and Nakamura S 2009 Nat. Photon. 3 180–2

[6] Forrest S M D, Smith R and Stocker H 1980 Appl. Phys. Lett. 36 580–2

[7] Cao X A, Stokes E B, Sandvik P M, LeBoeuf S F, Kretchmer J and Walker D 2002 IEEE Electron Device Lett. 23 535–7

[8] Schulze T, Korte L, Conrad E, Schmidt M and Rech B 2010 J. Appl. Phys. 107 023711

[9] Song Y, Park M, Gulians E and Anderson W 2000 Sol. Energy Mater. Sol. Cells 64 225–40

[10] Rath J K 2012 Electrical Characterization of HIT Type Solar Cells (Berlin: Springer) pp 377–404

[11] Kadoumi M, Boualdirja W, Saidane A, Belahsene S and Ramdane A 2015 Superlattice Micros. 82 269–86

[12] Champness C H and Clark W R 1990 Appl. Phys. Lett. 56 1104–6

[13] Ehrenfreund E, Lungenschmied C, Dennler G, Neugebauer H and Sariciftci N 2007 Appl. Phys. Lett. 91 012112

[14] Perera A, Shen W, Ershov M, Liu H, Buchanan M and Schaff W 1999 Appl. Phys. Lett. 74 3167–9

[15] Martens H C F, Huiberts J N and Blom P M W 2000 Appl. Phys. Lett. 77 1852–4

[16] Lemmii F and Johnson N 1999 Appl. Phys. Lett. 74 251–3

[17] Gomans H, Kernerink M, Andersson G and Pijper R 2004 Phys. Rev. B 69 155216

[18] Castro F, Bueno P, Graefl C, Nuësch F, Zuppipoli L, Santos L and Farla F 2005 Appl. Phys. Lett. 87 013505

[19] Berleh S and Brütting W 2002 Phys. Rev. Lett. 89 286601

[20] Lungenschmied C, Ehrenfreund E and Sariciftci N 2009 Org. Electron 10 115–8

[21] Matsuura H, Okisato T, Okushi H and Tanaka K 1984 J. Appl. Phys. 55 1012–9

[22] Chitnis A, Kumar A, Shtalovan M, Adivarahan V, Lunev A, Yang J, Simin G, Khan M, Gaska R and SHur M 2000 Appl. Phys. Lett. 77 3800–2

[23] Yan D, Lu H, Chen D and Zhang R and Zheng Y 2010 Appl. Phys. Lett. 96 083504

[24] Fedson J B, Chow T P, Lu H and Bhat I B 1998 Appl. Phys. Lett. 72 2841–3

[25] Dumin D J and Pearson G L 1965 J. Appl. Phys. 36 3418–26

[26] Martens H, Brom H and Blom P 1999 Phys. Rev. B 60 R8489–92

[27] Kim J, Tak Y, Chae S, Kim J and Park Y 2013 J. Appl. Phys. 114 013101

[28] Seghier D and Gislon H 1999 Physica B 273 46–9

[29] Kuznetsov N and Irvine K 1998 Semiconductors 32 335–8

[30] Yoshizumi Y, Hashimoto S, Tanabe T and Kiyama M 2007 J. Cryst. Growth 298 875–8

[31] Wang W, Liao C, Chang Y, Lee Y, Ho C and Wu M 2013 IEEE Elect. Device Lett. 34 1376–8

[32] Smorochkova I, Elssass C, Ibbetson J, Kleiber M, Heying B, Fina P, Haus E, DenBaars S P and Speck J and Mishra U 1999 J. Appl. Phys. 86 4520–6

[33] Feng L, Li Y, Li D, Hu X, Wang W, Wang C and Xing Q 2012 Appl. Phys. Lett. 101 233506

[34] Kuruoglu N A, Ozdemir O, Bozkurt K, Belahsene S, Martinez A and Ramdane A 2017 IEEE Trans. Electron Devices 64 2881–5

[35] Ying Z and Ho W 1988 Phys. Rev. Lett. 60 57–60

[36] Wu X, Yang E S and Evans H L 1990 J. Appl. Phys. 68 2845–8