New Squaring and Square-rooting Circuits Using Cdba

J. K. Pathak, A. K. Singh, Raj Senani

1Department of Electronics and Communication Engineering, Echelon Institute of Technology, Faridabad, India
2Department of Electronics and Communication Engineering, Faculty of Engineering and Technology, Sharda University, Ghaziabad, India
3Division of Electronics and Communication Engineering, Netaji Subhas Institute of Technology, Sector 3, Dwarka, New Delhi, India

*Corresponding author: senani@ieee.org

Received September 19, 2014; Revised December 08, 2014; Accepted December 18, 2014

Abstract

One new squaring and two new square-rooting circuits based on CDBAs have been introduced. The new squarer circuit consists of a CDBA, two NMOS transistors and one resistor. On the other hand, the first square-rooting circuit consists of two CDBAs, two NMOS transistors while the second square-rooting circuit consists of only a single CDBA, two NMOS transistors and two PMOS transistors. The proposed circuits exhibit wide input voltage range, very small error and offer low output impedance to facilitate easy cascading without requiring additional buffers. PSPICE simulation results are included which confirm the practical workability of the new circuits.

Keywords: squarer, square-rooter, current differencing buffered amplifier

Cite This Article: J. K. Pathak, A. K. Singh, and Raj Senani, “New Squaring and Square-rooting Circuits Using Cdba.” American Journal of Electrical and Electronic Engineering, vol. 2, no. 6 (2014): 175-179. doi: 10.12691/ajeee-2-6-4.

1. Introduction

Squaring and square-rooting circuits are widely used for continuous-time signal processing in measurement and instrumentation systems [1]. In order to maintain compatibility with existing voltage processing circuits as well as taking advantages [2] of the current-mode circuits, the new active element called Current differencing buffered amplifier (CDBA) [3] has received significant attention in literature since it can operate in both current-mode as well as voltage-mode. In earlier literature, the CDBA has been shown to offer a lot of flexibility in linear analog circuit design [3,4,5,6]. However, the use of CDBA in realizing non-linear functions has rather been limited [7,8,9].

The purpose of this paper is to present new squaring and square-rooting circuits based on CDBAs. The proportionality constant of the new circuits can be controlled by the value of an external resistor. The effectiveness of the proposed circuits is verified through SPICE simulations.

2. The Current-differencing Buffered Amplifier (CDBA)

A practical CDBA can be described by the following relationships that take into account the various non-idealities:

\[ V_p = V_n = 0, I_z = \beta_p I_p - \beta_n I_n, V_w = \alpha V_Z \]  

where \( \beta_p = 1 - \varepsilon_p \) and \( \varepsilon_p (|\varepsilon_p|<<1) \) is the current tracking error from p-terminal to z-terminal, \( \beta_n = 1 - \varepsilon_n \) and \( \varepsilon_n (|\varepsilon_n|<<1) \) is the current tracking error from n-terminal to z-terminal, and \( \alpha = 1 - \varepsilon_v \) and \( \varepsilon_v (|\varepsilon_v|<<1) \) is the voltage-tracking error from z-terminal to w-terminal of the CDBA. The circuit symbol of the CDBA is shown in Figure 1.

Figure 1. Symbolic notation of the CDBA

![CDBA Circuit Symbol](image)

3. Squarer Circuit

Figure 2 shows the proposed squarer circuit. Assuming matched MOS transistors operating in triode region, a straight forward analysis of the circuit gives
where $V_{\text{ref}}$ is the proportionality constant, $(W/L)$ is the aspect ratio of MOS transistors, $K=\mu nC_{\text{ox}}$ is the process trans-conductance parameter of the MOS transistor. The proportionality constant $V_{\text{ref}}$ can be controlled by resistor $R$.

The output current $I_o$ is given by

$$I_o = \frac{V_o}{R} = \frac{\beta_nKWV^2_{in}}{L} = dV^2_{in}$$

where $d$ is the proportionality constant. Thus, the circuit can work in trans-admittance mode also.

4. Square-rooting Circuits

![Figure 3](image1.png)

Figure 3. The first proposed square-rooting circuit

Figure 3 shows the first proposed square-rooting circuit. Assuming MOS transistors $M_1$ and $M_2$ to be matched and operating in triode region, the output voltage is found to be

$$V_o = \frac{2L_1V^2_{in}}{KW_1R\beta_n(1 + \beta_n\alpha^2)} = bV^2_{in} \quad \text{for } V_{in} > 0$$

where $b$ is the proportionality constant, $(W/L)$ is the aspect ratio of MOS transistors, $K=\mu nC_{\text{ox}}$ is the process trans-conductance of the MOS transistor and the proportionality constant $b$ can be controlled by the resistor $R$. It is interesting to point out that the same circuit can work for the negative value of $V_{in}$ if we connect $R$ to p-terminal instead of n-terminal of the CDBA.

In the derivation of equation (4), to enable the cancellation of the non-linear terms, $L_1=L_2$ and $W_2=\alpha \beta_n^2 W_1$ have been taken where $(W_1/L_1)$ and $(W_2/L_2)$ are the aspect ratios of the MOS transistors $M_1$ and $M_2$ respectively.

![Figure 4](image2.png)

Figure 4. The second proposed square-rooting circuit

Figure 4 shows the second proposed square-rooting in which the MOS transistors $M_1$ and $M_2$ are operating in triode region and are used to obtain the basic square-rooting function. The MOS transistors $M_3$ and $M_4$ are also operating in the triode region and are used to realize floating voltage controlled resistor [10]. After taking the model parameters of the CMOS process from [11], $V_{\text{ei}}=2.63V$, $L_1=L_2$, $W_1=0.2455W_2$, a routine analysis of the proposed circuit then gives the following expression for its output voltage

$$V_o = \sqrt{\frac{2\alpha^2\beta_pL_1V^2_{in}}{R_{eq}(K_pW_2 + K_nW_1\beta_p\alpha^2)}} = eV^2_{in} \quad \text{for } V_{in} > 0$$

where $e$ is the proportionality constant, $(W_1/L_1)$ and $(W_2/L_2)$ are the aspect ratios of MOS transistors $M_1$ and $M_2$ respectively, $K_n=\mu nC_{\text{ox}}$ and $K_p=\mu pC_{\text{ox}}$ being the process transconductances of the NMOS and PMOS transistor respectively.

Here, the proportionality constant $e$ can be controlled by the resistor $R_{eq}$ which is given by

$$R_{eq} = \frac{V_{in}}{I_{in}} = \frac{L_3}{KW_3(V_n - V_p - V_{in} + V_{tp})}$$

where $(W_3/L_3)$ is the aspect ratio of the MOS transistor $M_3$, $V_n$ and $V_p$ are the gate voltages of $M_3$ and $M_4$ respectively, $V_{in}$ and $V_{tp}$ are the threshold voltage of $M_3$ and $M_4$ respectively. To cancel non-linear terms, $W_3$ is taken equal to $\mu nW_3/\mu p$.

The same circuit can work for the negative value of $V_{in}$ if we connect the CMOS transistors constituting $R_{eq}$ to the n-terminal of the CDBA instead of the p-terminal.

5. SPICE Simulation Results

To verify the theoretical results, the squarer circuit has been simulated in SPICE using the CDBA from [11] operating at $\pm 5V$ DC supply with 0.35 $\mu m$ CMOS process parameters. The value of R is made equivalent to

$$\frac{L}{10\alpha\beta_pKW}$$

so that proportionality constant becomes equal to 10.

Using SPICE, the values of $\alpha$, $\beta_p$ and $\beta_n$ of the CDBA were found to be 1.0000998, 1.002501 and 1.002501 respectively. With $L_1=L_2=28 \mu m$, $W_1=W_2=35 \mu m$, the value of R, to make proportionality constant equal to 10, has been adjusted to 990$\Omega$. Figure 5 shows the DC transfer characteristics of the proposed squarer circuit. Figure 6 shows the transient response of the circuit to a sinusoidal input of $4V_{pp}$, having zero average value and frequency of 1 kHz.

The square rooting circuit 1 of Figure 3 has been simulated in SPICE using the CDBA [11] operating at $\pm 5$ Volts DC supply with 0.35 $\mu m$ CMOS process parameters. In the simulations the value of $R$ is made equivalent to

$$\frac{2L_4}{W_1\beta_nK(1 + \beta_n\alpha^2)}$$

so that the proportionality constant $b$ becomes equal to 1. To realize unity gain inverting amplifier, a CDBA-based inverter has been used. By
selecting $L_1=L_2=21 \, \mu m$, $W_1=21 \, \mu m$ then $W_2=\alpha^2 \beta^2 W_1$ comes out to be approximately equal to $21 \, \mu m$. To get unity proportionality constant $b$, the value of $R$ was adjusted to 12 kΩ. Figure 7 shows the DC transfer characteristics of the proposed square-rooting circuit. Figure 8 shows the transient response of the circuit to a sinusoidal input of $1V_{pp}$, average of 0 Volts and frequency of 1 kHz.

In the simulations of the square rooting circuit 2 of Figure 4, CDBA from [3] was used operating at ±12V DC supply with the value of $R_{eq}$ made equivalent to \[ \frac{2\alpha^2 \beta_\mu L_4}{(K_\mu W_2 + K_\alpha W_1 \beta_\mu \alpha^2)} \] so that proportionality constant $e$ becomes equal to 1. By selecting $L_1=L_2=24 \, \mu m$, $W_1=40 \, \mu m$ then $W_2=0.2455W_1$ comes out to be equal to $81.45 \, \mu m$. To obtain unity proportionality constant, the value of $R_{eq}$ was adjusted to 8722Ω by selecting $L_3=L_4=67 \, \mu m$, $W_3=15 \, \mu m$, $W_4=57.11 \, \mu m$, $V_p = 4V$ and $V_n = -4V$. The circuit of Figure 4 was also simulated using the same aspect ratios of MOS transistors and adjusted value of $R_{eq}$. Figure 9 shows the DC transfer characteristics of the square rooting circuit. Figure 10
shows the transient response of the circuit to a sinusoidal input of 1V_p-p, average of 0.5V and frequency of 1 kHz. Apart from the DC transfer characteristics and transient response of the proposed circuits, Table 1 shows the input voltage range, % error for this range and the band width of the proposed circuits.

![Figure 9. DC transfer characteristics of the square rooting circuit 2](image)

![Figure 10. Output voltage waveform obtained from the square rooting circuit 2 for 1 KHz sinusoidal input](image)

**Table 1. Input voltage range, % error and band width of the proposed circuits**

| Parameters                        | Squarer circuit | Square rooting circuit 1 | Square rooting circuit 2 |
|-----------------------------------|-----------------|--------------------------|--------------------------|
| Input voltage range (v)           | -3.53 to 3.53   | 0 to 5.0                 | 0.6 to 3.0               |
| %Error = \( \frac{I_{\text{output}} - S_{\text{output}}}{I_{\text{output}}} \times 100\% \) | Less than 2.5%  | Less than 1.0%           | Less than 2.0%           |
| Band width (MHz)                  | 30.0            | 3.46                     | 2.04                     |

where \( I_{\text{output}} \) = Ideal value of output, \( S_{\text{output}} \) = Simulated value of output

**6. Comparison with the Existing CDBA-Based Squarer and Square Rooting Circuits**

Squarer circuit can also be realized from the four quadrant multiplier proposed by Keskin in [7] by taking two input signals to be same but such a realization will need an additional summer and difference circuits also. By contrast, in the proposed squarer circuit, only an additional inversion circuit is required. On the other hand, the current-mode squarer proposed by Lawanwisut and Siripruchyanun [9] needs four current-controlled CDBAs against one as required by the proposed squarer circuit. Furthermore, no square-rooting circuit has been reported earlier using CDBAs.

As compared to the squarer circuit based on Current Conveyors (CC) [12], the proposed squarer circuit has low output impedance to facilitate easy cascading without the need of additional buffers. Also, the band width of the proposed square-rooting circuits is 3.46 MHz as compared to 400 kHz for the CC-based square-rooting circuit of [12]. Furthermore, the proposed square-rooting circuit 1 employs only two active elements and the square-rooting circuit 2 employs only one active element as compared to three active elements (one CCII+ and two op-amps) used in the CC-based circuits of [12].

**7. Concluding Remarks**

New squarer and square-rooting circuits based on the CDBA have been proposed. These circuits exhibit wide input voltage range, smaller errors and have a low output impedance to facilitate easy cascading without requiring additional buffers. The proportionality constant of these circuits can be controlled by the value of an external resistor. Squarer circuit also works in trans-admittance mode. SPICE simulations have verified the workability of the proposed circuits.

**Acknowledgement**

This work was performed at the Analog Signal Processing Research Lab of NSIT, New Delhi.

**References**

[1] Ismail, M. “Analog VLSI: Signal and Information Processing (International Edition),” McGraw-Hill Inc. 1994.
[2] Roberts, G. W. and Sedra. A. S., “All current-mode frequency selective circuits,” Electronics Letters, 2. 759-761. 1989.
[3] Acar, C. and Ozoguz, S., “A new versatile building block: current differencing buffered amplifier suitable for analog signal processing filters,” Microelectronics Journal, 30. 157-160. 1999.

[4] Acar, C. and Sedef, H., “Realization of n-th-order current transfer function using current-differencing buffered amplifiers,” International Journal of Electronics, 90. 277-283. 2003.

[5] Maheshwari, S. and Khan, I. A., “Current controlled current differencing buffered amplifier: Implementations and Applications,” Active and Passive Electronic Components, 4. 219-227. 2004.

[6] Pathak, J. K., Singh, A. K. and Senani, R., “Systematic realization of quadrature oscillators using current differencing buffered amplifiers,” IET Circuits, Devices and Systems, 5. 203-211. 2011.

[7] Keskin, A.U., “A Four quadrant analog multiplier employing single CDBA,” Analog Integrated Circuits and Signal Processing, 40. 99-101. 2004.

[8] Siripruchyanun, M., “A Design of Analog Multiplier and Divider Using Current Controlled Current Differencing Buffered Amplifiers,” International Symposium on Integrated Circuits, 568-571. 2007.

[9] Lawanwisut, S. and Siripruchyanun, M., “Temperature Insensitive Electronically Controllable Current-mode Squarer Based on CC-CDBAs,” Proceedings of the 1st International Conference on Technical Education (ICTE2009), 225-228. 2009.

[10] Al-Shahrani, S.M., “CMOS wideband auto-tuning phase shifter circuit,” IET, Electronics Letters, 43. 804-806. 2007.

[11] Senani, R. and Singh, A. K., “A new Universal Current mode biquad filter”, Frequenz, 56. 55-59. 2002.

[12] Liu, S.I., “Square-rooting and vector summation circuits using current conveyors,” IEE Proc. Circuits, Devices and Systems. 142. 223-226. 1995.