Floorplanning and Topology Generation for Application-Specific Network-on-Chip

Bei Yu, Sheqin Dong
Department of Computer Science & Technology
TNList∗
Tsinghua University, Beijing, China

Song Chen, Satoshi GOTO
Graduate School of IPS
Waseda University, Kitakyushu, Japan

Abstract— Network-on-Chip(NoC) architectures have been proposed as a promising alternative to classical bus-based communication architectures. In this paper, we propose a two phases framework to solve application-specific NoCs topology generation problem. At floorplanning phase, we carry out partition driven floorplanning. At post-floorplanning phase, a heuristic method and a min-cost max-flow algorithm is used to insert switches and network interfaces. Finally, we allocate paths to minimize power consumption. The experimental results show our algorithm is effective for power saving.

I. INTRODUCTION

Network-on-Chip(NoC) architectures have been proposed as a promising alternative to classical bus-based and point-to-point communication architectures when the CMOS technology entered the nanometer era [1, 2, 3]. In NoCs, the communication among various cores is achieved by on-chip micro-networks components(such as switch and network interface) instead of the traditional non-scalable buses.

Comparing with bus-based architectures, NoCs have better modularity and design predictability. Besides, the NoC approach offers lower power consumption and greater scalability.

NoCs can be designed as regular or application-specific network topologies. For regular Noc topology design, some existing NoC solutions assume a mesh-based NoC architecture [4, 5], and their focus is on the mapping problem. For application-specific topology design, the design challenges are different in terms of irregular core sizes, various core locations, and different communication flow requirements [6, 7, 8, 9, 10]. Most SoCs are typically composed of heterogeneous cores and the core sizes are highly non-uniform. An application-specific NoCs architecture with structured wiring, which satisfies the design objectives and constraints is more appropriate. In this paper, we focus on synthesis problem of application-specific NoCs architecture.

Network components, such as switches and network interfaces(NI), consume area and power. The area consumption of these network components should be considered during topology generation. Besides, power efficiency is one of the most important concerns in NoCs architecture design. Many characteristics influence NoCs power consumption: total wirelength; communication flow distributions and path choosing. In this paper, we propose a methodology to design the best topology that is minimize power consumption of interconnects and network components.

There are a number of works addressing NoCs topology generation. In [6], a novel NoC topology generation algorithms were presented, however their solutions only consider topologies based on a slicing structure where switch locations are restricted to corners of cores. In [7], Murali et al. proposed a two steps topology generation procedure using a min-cut partitioner to cluster highly communicating cores on the same switch and a path allocation algorithm to connect the clusters together. In [9], Chan et.al. presented an iterative refinement strategy to generate an optimized NoC topology that supports both packet-switched networks and point to point connections.

In most of the previous works, system-level floorplanning tool is used only estimates the area and the wire lengths. Partition is carried out at pre-floorplanning, so physical information such as the distances among cores are not able to be taken into account. Besides, area of switches and network interfaces are not consider during topology generation.

In this paper, we integrate partition into floorplanning to make use of physical information such as the length of interconnects among cores. At post-floorplanning optimization, a heuristic method is used to insert switches and a min-cost max-flow algorithm is used to insert network interfaces. Finally, we allocate paths to minimize power consumption.

The remainder of this paper is organized as follows. Section 2 defines the partition driven floorplanning problem. Section 3 presents our algorithm flow. Section 4 reports our experimental results. At last, Section 5 concludes this paper.
II. Problem Formulation

Definition 1 (Core Communication Graph (CCG))
The core communication graph is a directed graph, \( \bar{G} = (\bar{V}, \bar{E}) \) with each vertex \( v_i \in \bar{V} \) representing a core and the edge \( \bar{e}_{ij} \) representing the communication requirement between the core \( v_i \) and \( v_j \). The weight of edge \( \bar{e}_{ij} \) is denoted as \( w_{ij} \).

Definition 2 (Switch Communication Graph (SCG))
The switch communication graph is a directed graph, \( G = (V, E) \) with each vertex \( v_i \in V \) representing a switch, and the directed edge \( e_{ij} = \{v_i, v_j\} \in E \) denotes a communication trace from \( v_i \) to \( v_j \).

A simple CCG with six cores is shown in Fig. 1(a). After partition, corresponding SCG with three switches are generated as shown in Fig. 1(c).

Definition 3 (Cluster Bounding Resource) The cluster bounding resource of a cluster is evaluated by the half perimeter wirelength of the minimal bounding box enclosing the cluster.

Problem 1 (NoCs Topology Generation) The topology generation problem can be defined as follows: given a set of \( n \) cores \( C = \{c_1, c_2, \ldots, c_n\} \), a switches number constraint \( m \), a core communication graph (CCG) and network components power model, find an NoC topology that satisfies several objectives: minimize area consumption of cores and network components (\( n \) switches and \( n \) network interfaces); minimize the communication energy.

Cores with more communication requirements are inclined to be assigned into the same cluster to minimize communication energy. Relative positions of cores should be considered during partition to minimize area consumption. Besides, positions of network components, such as switches and network components, should be taken into account to minimize interconnect length. Finally, the actual physical connections between switches are established to find paths minimizing traffic flows energy across the switches.

III. Topology Synthesis Algorithm

As shown in Fig. 2, the algorithm flow consists of two phases: (I) partition driven floorplanning, (II) post-floorplanning optimization.

In Phase I, we integrate partition into floorplanning. When generate a new packing, we carry out partition to assign each core into one cluster. Partition should consider not only communication requirements among cores but also physical information of cores.

In Phase II, in switches insertion, a heuristic method is adopted to calculate every switch’s position in white space. In network interfaces insertion, we present a Min-Cost Max-Flow based method to insert each NI in white space. Finally, an effective incremental path allocation method is proposed to minimize power consumption.

A. Partition Driven Floorplanning

Traditionally, floorplanning tool is only used to evaluate the wire lengths between each cores and switches. And partition is carried out before floorplanning, so physical information such as the distances among modules are not able to be taken into account during partition.

In this paper, we integrate partition into floorplanning phase. During floorplanning, after generating a new chip floorplan, we can estimate the interconnect length between module \( i \) and module \( j \), denoted as \( \text{len}_{ij} \). Given core communication graph (CCG) and switches number constraint \( m \), partition assign cores into \( m \) min-cut clusters. Those cores with larger communication requirements and less distances are assigned to the same cluster and hence use the same switch for communication. On the one hand, cores with larger communication requirements are more inclined to cluster together to minimize interconnect power consumption. On the other hand, cores with less distances should be cluster to minimize cluster bounding resource.

The partitioning is done in such a way that the edges of the graph that are cut between the partitions have lower weights than the edges that are within a partition and the number of vertices assigned to each partition is almost the same. In partition, we define new edge weight \( w'_{ij} \) in CCG:

\[
w'_{ij} = \alpha_w \times \frac{w_{ij}}{\max_w} + \alpha_d \times \frac{\text{mean\_dis}}{\text{dis}_{ij}}
\]
where $w_{ij}$ denotes communication requirement between core $i$ and core $j$, $dis_{ij}$ denotes distance between core $i$ and $j$, $max_w$ is the maximum communication requirement over all flows and $mean\_dis$ is average distance among cores.

During floorplanning, we use CBL [12] to represent every floorplan generated. CBL is a topological representation dissecting the chip into rectangular rooms. The cost function in simulated annealing is:

$$\Phi = \lambda_A A + \lambda_F F + \lambda_R R$$  \hspace{1cm} (2)

where $A$ represent the floorplan area; $F$ represents the total communication amount between clusters; and $R$ represents the sum of all cluster bounding resources. The parameters $\lambda_A$, $\lambda_F$ and $\lambda_R$ can be used to adjust the relative weighting between the contributing factors.

B. Switches Insertion

Once a floorplan with $m$ clusters $P = \{p_1, p_2, \ldots, p_m\}$ is obtained, the next step is to find the latency and power consumption on the wires. In order to do this, the position of the switches needs to be determined. Each cluster has one switch and communication among clusters are through switches. We denote the set of switches as $SW = \{sw_1, sw_2, \ldots, sw_m\}$, and switch $sw_k$ belongs to cluster $p_k$. Due to the restriction that switches cannot be placed on a core, the location must be within a white space.

We partition the dead space into grids and each grid provides sites for switches insertion. Then a heuristic method is proposed to insert each switch into one grid (as shown in Fig. 3(a)), where $i \in p_k$ means core $i$ is assigned to cluster $p_k$.

We sort switches by their communication requirements, and assign each switch into one of its candidate grids one by one. If one free grid(label $g$) is candidate grid of switch $sw_k$, then the insertion cost $Cost_{gw}$ is defined as follow:

$$Cost_{gw} = \sum_{i,j} w_{ij}, \forall e_{ij} \in E$$ \hspace{1cm} (3)

where $i \in p_k$ means core $i$ is assigned to cluster $p_k$.

We sort switches by their communication requirements, and assign each switch into one of its candidate grids one by one. If one free grid(label $g$) is candidate grid of switch $sw_k$, then the insertion cost $Cost_{gw}$ is defined as follow:

$$Cost_{gw} = \sum_{i,j} w_{ij}, \forall e_{ij} \in E \& i \in p_k \& j \notin p_k$$ \hspace{1cm} (4)

For switch $sw_k$, its communication requirement is defined as follow:

$$flow_k = \sum_{i,j} w_{ij}, \forall e_{ij} \in E \& i \in p_k \& j \notin p_k$$ \hspace{1cm} (3)

where $i \in p_k$ means core $i$ is assigned to cluster $p_k$.

We sort switches by their communication requirements, and assign each switch into one of its candidate grids one by one. If one free grid(label $g$) is candidate grid of switch $sw_k$, then the insertion cost $Cost_{gw}$ is defined as follow:

$$Cost_{gw} = \sum_{i,j} w_{ij}, \forall e_{ij} \in E \& i \in p_k \& j \notin p_k$$ \hspace{1cm} (4)

where $dis_{gi}$ is the distance from grid $g$ to core $i$. Each switch chooses one of the candidate grids with lest insertion cost to insert. As shown in Fig. 3(b), $sw_1$ inserts into grid 4 and $sw_2$ inserts into grid 5.

C. Network Interfaces Insertion

After switches insertion, every switch is assigned a grid in white space. Then we carry out minimum cost flow based network interfaces insertion to assign each NI into one grid. We define set of Network Interfaces as $NI = \{ni_1, ni_2, \ldots, ni_n\}$, where $n$ is number of cores. Each core $c_k$ needs one network interface $ni_k$ to connect to switch.

Definition 4 ($l$-bounding box) Given a core $c_k$, whose width is $wid_k$ and height is $hei_k$. The $l$-bounding box of $c_k$ is $Bl_k$, which has the same centric position. Besides, width of $Bl_k$ is $(wid_k + 2 \times l)$ and height is $(hei_k + 2 \times l)$ (as shown in Fig 4(a)).

For each core $c_k$, we construct its $l$-bounding box. The free grids in the $l$-bounding box are $c_k$’s candidate grids, denoted as $CG_k$.

We construct a network graph $G^* = (V^*, E^*)$, and then use a min-cost max-flow algorithm to determine which grid each network interface belong to. A simple example is shown in Fig 4(a):

- $V^* = \{s, t\} \cup NI \cup Grids$. 

Fig. 3. A floorplan with four cores, in which white spaces are divided into grids(label from 1 to 10). (a)Core c1 and c3 are partitioned into one cluster and c2 and c4 are partitioned into another cluster. Two dots are initial positions of two switches. (b)Switches are assigned to grids one by one and finally two switches $sw_1$ and $sw_2$ have decided their positions.

Fig. 4. A simple example of network interfaces insertion. (a) When $l$ sets as the width of grid, $l$-box of core c3 includes five free grids(label 1, 2, 3, 6, 7). (b) Corresponding network flow model.
| Table I: Notation used in Path Allocation |
|------------------------------------------|
| $t_{ij}$ | power consumption to connect $e_{ij}$. |
| $Pre(i)$ | $\{v_k | \forall v_k \in V \& e_{ki} \in E\}$ |
| $Post(i)$ | $\{v_k | \forall v_k \in V \& e_{ik} \in E\}$ |
| $\text{dis}_e(i, j, d)$ | minimum distance from node $v_i$ to $v_d$ while edge $e_{ij}$ is used. |
| $\text{dis}_n(i, d)$ | minimum distance from node $v_i$ to $v_d$. |
| $\text{path}(i, d)$ | denote which node $v_i$ connect to go to $v_d$. |

- $E^* = \{(s, ni_k)|ni_k \in NI\} \cup \{(ni_k, gj)|gj \in CG_k\} \cup \{(gj, t)|gj \in Grids\}$. 

- Capacities:
  - $C(s, ni_k) = 1, C(ni_k, gj) = 1, C(r_j, t) = 1$. 

- Cost: $F(s, ni_k) = 0, F(gj, t) = 0; F(ni_k, gj) = F_{kj}$. 

where $F_{kj}$ equals to distance from grid $j$ to switch $sw_k$.

Network Interfaces insertion can be solved effectively by minimum cost flow algorithm (run in polynomial time [4]).

D. Energy Aware Path Allocation

After switches insertion, we use dynamic programming based method for path allocation to minimize power assumption.

Given switch communication graph (SCG) $G = (V, E)$ representing communication requirement among switches. The communication requirement of $e_{ij} \in E$ denoted as $ws_{ij}$:

$$ws_{ij} = \sum_{a \in p_i} \sum_{b \in p_j} (w_{ab} + w_{ba})$$  \hspace{1cm} (5)

where $p_i$ is cluster $i$ and $w_{ab}$ is communication requirement from core $c_a$ to core $c_b$.

We denote nodes in SCG as $v_1, v_2, \ldots, v_m$, where $m$ is the number of switches. We assume SCG only exists directed edge $e_{ij}$ that $i < j$ because $e_{ij}$ represents both communication from switch $sw_i$ to $sw_j$ and $sw_j$ to $sw_i$.

As shown in Table I, we define set $Pre(i)$ as $v_i$’s front-end nodes and $Post(i)$ as $v_i$’s back-end nodes. We also define two kind of distance $\text{dis}_e(i, j, d)$ and $\text{dis}_n(i, d)$. Besides, $\text{path}(i, d)$ denotes which node $v_j$ should connect to go to $v_d$. We use the following ways to solve $\text{dis}_e$, $\text{dis}_n$ and $\text{path}$:

$$\text{dis}_e(i, j, d) = \begin{cases} t_{id}, & j = d \& i \in Pre(d) \\ t_{ij} + \text{dis}_n(j, d), & \text{otherwise} \end{cases}$$  \hspace{1cm} (6)

$$\text{dis}_n(i, d) = \begin{cases} 0, & i = d \\ \min_k \text{dis}_e(i, k, d), & \forall k \in Post(i) \end{cases}$$  \hspace{1cm} (7)

$$\text{path}(i, d) = j, \ \forall j \ s.t. \ \text{dis}_e(i, j, d) = \text{dis}_n(i, d)$$  \hspace{1cm} (8)

Fig. 5. A simple example of paths allocation with seven switches. (a) Initial network, the value on each edge $e_{ij}$ is $t_{ij}$. (b) After $InitSolve(7)$, the value on each edge $e_{ij}$ is $\text{dis}_e(i, j, 7)$ and each bold edge $e_{ij}$ means $\text{path}(i, 7) = j$. (c) Compare with (b), $t_{67}$ decreases from 4 to 2, update some edges (labeled as dotted arrows). (d) Compare with (b), $t_{57}$ increases from 2 to 10, update some edges (labeled as dotted arrows).

Algorithm 1 $InitSolve(d)$

1: // Given $d$, solve all $\text{dis}_e(i, j, d)$ and $\text{dis}_n(i, d)$;
2: Initialize all $D(i, j, d) \leftarrow M$;
3: for all $k \in Pre(d)$ do
4:  $\text{dis}_e(k, d, d) \leftarrow t_{kd}$;
5:  $\text{dis}_n(k, d) \leftarrow t_{kd}$;
6: end for
7: for $i = d - 1$ to 1 do
8:  for all $j \in Post(i)$ do
9:   $\text{dis}_e(i, j, d) \leftarrow t_{ij} + \text{dis}_n(j, d)$;
10: end for
11: $\text{dis}_n(i, d) \leftarrow \min_j \text{dis}_e(i, j, d), \forall j \in Post(i)$;
12: $\text{path}(i, d) \leftarrow j$;
13: end for

We use a dynamic programming based method to solve distance $\text{dis}_e(i, j, d)$, $\text{dis}_n(i, d)$ and $\text{path}(i, d)$, as shown in Algorithm 1.

Theorem 1 The required time for Algorithm $InitSolve()$ is at most $O(|E|)$. The run time to solve all the nodes is bounded by $O(|V| \cdot |E|)$. 

If $(t, i, j)$ changes, instead resolving all the $\text{dis}_e(i, j, d)$ and $\text{dis}_n(i, d)$, we can effectively update them. If $(t, i, j)$ decreases, we use Algorithm 2 otherwise we use Algorithm 3.

We consider a simple paths allocations as shown in Fig. 5. A SCG with seven switches is shown in (a), the value on each edge $e_{ij}$ is initial $t_{ij}$. Using Algorithm 1 setting $d = 7$, we can solve each $\text{dis}_e(i, j, 7)$ (labeled on each edge in (b)). If $t_{67}$ decreases from 4 to 2, we use Algorithm 2 to update some $\text{dis}_e(i, j, 7)$ and $\text{dis}_n(i, 7)$. As shown...
in (c), queue q pushes edges $e_{67}, e_{36}, e_{46}, e_{13}, e_{23}$ one by one (labeled as dotted arrows). And $path_{3,7}$ changes from 5 to 6 and $path_{1,7}$ changes from 2 to 3. If $t_{57}$ increases from 2 to 10, we use Algorithm 3 to update $dis_e(i, j, 7)$ and $dis_n(i, 7)$. As shown in (d), queue q pushes edges $e_{37}, e_{35}, e_{45}, e_{13}, e_{23}$ one by one (labeled as dotted arrows). And $path_{3,7}$ changes from 5 to 6.

### IV. EXPERIMENTAL RESULTS

We implemented our algorithm in the C++ programming language and executed on a Linux machine with a 3.0GHz CPU and 1GB Memory. During floorplanning we use hMetis[13], an efficient hierarchical graph partitioning tool.

#### A. Power Model

NoC power consumption consists of two parts: power consumed by interconnects and power consumed by switches. For each network link $e$, we assume $P_e$ represents bit energy on link $e$ and the corresponding switches. $P_e = P_l + P_s$, where $P_l$ and $P_s$ are bit energy on interconnects and switches, respectively. Power consumption is $P = P_s \times f$, where $f$ represents communication requirements passing the link and the corresponding switch.

#### B. Results and discussion

We have applied our topology generation procedure to three sets of benchmarks. The first set of benchmarks are several video processing applications obtained from [2]: MPEG4, MWD and VOPD. The next set of benchmarks are obtained from [6]: 263decmp3dec, 263encmp3dec and mp3encmp3dec. The last benchmark is obtained from [8]: D38_tvopd. Fig[6] shows two floorplan generated for the 263decmp3dec and D38_tvopd benchmark.

We performed experiments to evaluate our topology generation algorithm. For comparison, we have also generated another approach PBF, which is similar to the min-cut based algorithm presented in [7]. In PBF, partition is solved only before floorplanning. Table IV shows comparisons between our experimental results and PBF. The column Power means the actual power consumption and column Hops means average number of hops. Our method can save 41.8% of power and 2.6% of hops number. For test cases that have more communication requirements, such as 263encmp3dec, our algorithm can save much more power (reduce power consumption from 58.6 mW to 19.2 mW). The column W.S means the white spaces and column Time is run time. The white space of our method increases from 12.31% to 13.92% and run time is reasonable. Since power saving is the most important concern, the deteriorating is acceptable.

We further demonstrated the effectiveness of Algorithm 2 and Algorithm 3. To update routing when link cost changes, we performed another contrastive approach DSP. DSP re-solves all the distances of flows by Dijkstra’s short-

| Algorithm 2 DecreaseUpdate(i, j, Δt, d) |
|-----------------------------------------|
| 1: //Update when $t_{ij}$ change to $(t_{ij} - Δt)$; |
| 2: $t_{ij} \leftarrow (t_{ij} - Δt)$; |
| 3: queue q.push($e_{ij}$); |
| 4: while q is not empty do |
| 5: $e_{ab} \leftarrow$ q.pop(); |
| 6: $dis_e(a, b, d) \leftarrow t_{ab} + dis_n(b, d)$; |
| 7: if $t_{ab} + dis_n(b, d) < dis_e(a, d)$ then |
| 8: $dis_n(a, d) \leftarrow t_{ab} + dis_n(b, d)$; |
| 9: $path(a, d) \leftarrow b$; |
| 10: q.push($e_{pa}$), $\forall p \in Pre(a)$; |
| 11: end if |
| 12: end while |

| Algorithm 3 IncreaseUpdate(i, j, Δt, d) |
|-----------------------------------------|
| 1: //Update when $t_{ij}$ change to $(t_{ij} + Δt)$; |
| 2: $t_{ij} \leftarrow (t_{ij} + Δt)$; |
| 3: queue q.push($e_{ij}$); |
| 4: while q is not empty do |
| 5: $e_{ab} \leftarrow$ q.pop(); |
| 6: $dis_e(a, b, d) \leftarrow t_{ab} + dis_n(b, d)$; |
| 7: if $PATH[a][d] = b$ then |
| 8: Find $k \in Post(a)$ to minimize $dis_n(k, d) + t_{ak}$; |
| 9: $dis_n(a, d) \leftarrow dis_n(k, d) + t_{ak}$; |
| 10: $path(a, d) \leftarrow k$; |
| 11: q.push($e_{pa}$), $\forall p \in Pre(a)$; |
| 12: end if |
| 13: end while |

---

Table II

| ports | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|-------|---|---|---|---|---|---|---|
|        | 0.22 | 0.33 | 0.43 | 0.55 | 0.66 | 0.78 | 0.90 |

Table III

| Wire length(mm) | 1 | 4 | 8 | 12 | 16 |
|-----------------|---|---|---|----|----|
|                 | 0.6 | 2.4 | 4.8 | 7.2 | 9.6 |

---

Table V

| V# | Flow# | Update# | Run Time(s) | Diff |
|----|-------|---------|-------------|------|
| t_01 | 20 | 34 | 20 | 0.024 | 0.008 | -66.7% |
| t_02 | 100 | 130 | 30 | 0.604 | 0.016 | -97.4% |
| t_03 | 400 | 457 | 50 | 20.30 | 0.08 | -99.6% |

We use Orion[11] as power simulator. Table II gives the switch bit energy in 0.18um technology and Table III gives the power model of links.

---

IV. EXPERIMENTAL RESULTS
We implemented our algorithm in the C++ programming language and executed on a Linux machine with a 3.0GHz CPU and 1GB Memory. During floorplanning we use hMetis[13], an efficient hierarchical graph partitioning tool.

A. Power Model

NoC power consumption consists of two parts: power consumed by interconnects and power consumed by switches. For each network link $e$, we assume $P_e$ represents bit energy on link $e$ and the corresponding switches. $P_e = P_l + P_s$, where $P_l$ and $P_s$ are bit energy on interconnects and switches, respectively. Power consumption is $P = P_s \times f$, where $f$ represents communication requirements passing the link and the corresponding switch.

B. Results and discussion

We have applied our topology generation procedure to three sets of benchmarks. The first set of benchmarks are several video processing applications obtained from [2]: MPEG4, MWD and VOPD. The next set of benchmarks are obtained from [6]: 263decmp3dec, 263encmp3dec and mp3encmp3dec. The last benchmark is obtained from [8]: D38_tvopd. Fig[6] shows two floorplan generated for the 263decmp3dec and D38_tvopd benchmark.

We performed experiments to evaluate our topology generation algorithm. For comparison, we have also generated another approach PBF, which is similar to the min-cut based algorithm presented in [7]. In PBF, partition is solved only before floorplanning. Table IV shows comparisons between our experimental results and PBF. The column Power means the actual power consumption and column Hops means average number of hops. Our method can save 41.8% of power and 2.6% of hops number. For test cases that have more communication requirements, such as 263encmp3dec, our algorithm can save much more power (reduce power consumption from 58.6 mW to 19.2 mW). The column W.S means the white spaces and column Time is run time. The white space of our method increases from 12.31% to 13.92% and run time is reasonable. Since power saving is the most important concern, the deteriorating is acceptable.

We further demonstrated the effectiveness of Algorithm 2 and Algorithm 3. To update routing when link cost changes, we performed another contrastive approach DSP. DSP re-solves all the distances of flows by Dijkstra’s short-

| Table V |
|---------|
| Comparison for Fault Tolerant |
| V# | Flow# | Update# | Run Time(s) | Diff |
|------|-------|---------|-------------|------|
| t_01 | 20    | 34      | 20          | 0.024 |
| t_02 | 100   | 130     | 30          | 0.604 |
| t_03 | 400   | 457     | 50          | 20.30 |

We use Orion[11] as power simulator. Table II gives the switch bit energy in 0.18um technology and Table III gives the power model of links.
TABLE IV
THE CONSUMPTION BETWEEN THE PDF AND THE PBF

| Benchmark | V# | E# | Part# | Power(mW) | Hops | W.S(%) | Time(s) |
|-----------|----|----|-------|-----------|------|--------|---------|
|           |    |    |       | PBFI ours | PBFI ours | PBFI ours | PBFI ours |
| MPEG4     | 12 | 13 | 3     | 25.9      | 16.0 | 1.17   | 1.0     |
|           |   |    | 4     | 24.3      | 14.1 | 1.25   | 1.041   |
|           |   |    |       | 63.3      | 16.43| 15.2   | 15.07   |
| MWD       | 12 | 12 | 3     | 3.05      | 3.08 | 1.33   | 1.33    |
|           |   |    | 4     | 3.19      | 3.02 | 1.25   | 1.25    |
|           |   |    |       | 42.2      | 15.2  | 12.22  | 15.46   |
| VOPD      | 12 | 14 | 3     | 7.43      | 6.12 | 1.0    | 1.0     |
|           |   |    | 4     | 7.62      | 6.59 | 1.0    | 1.15    |
|           |   |    |       | 12.1      | 13.65 | 17.32  |         |
| 263decmp3dec | 14 | 15 | 3     | 4.96      | 3.92 | 1.0    | 1.0     |
|           |   |    | 4     | 7.86      | 4.35 | 1.25   | 1.0     |
|           |   |    |       | 13.6      | 14.50 | 24.96  |         |
| 263encmp3dec | 12 | 12 | 3     | 24.7      | 19.2 | 1.0    | 1.0     |
|           |   |    | 4     | 58.6      | 19.2 | 1.0    | 1.0     |
|           |   |    |       | 6.06      | 8.82 | 13.19  |         |
| mp3encmp3dec | 13 | 13 | 3     | 8.4       | 4.4  | 1.0    | 1.0     |
|           |   |    | 4     | 11.2      | 8.6  | 1.0    | 1.0     |
|           |   |    |       | 15.2      | 15.64 | 21.0   |         |
| D_{38 t}vopd | 38 | 47 | 3     | 12.7      | 8.2  | 1.33   | 1.33    |
|           |   |    | 4     | 12.3      | 6.8  | 1.44   | 1.44    |
|           |   |    |       | 15.1      | 24.5 | 92.7   |         |
| Avg       | -  | -  | -     | 15.16     | 8.83 | 1.14   | 1.11    |
| Diff      | -  | -  | -     | -41.8%    | -2.6%| -      | -       |

Fig. 6. Experimental results of 263decmp3dec and D_{38 t}vopd with four clusters.

We have applied another set of test cases: t_{01}, t_{02} and t_{03}. For each case, table V reports the number of nodes V#, flow number and update times Update#. We can see that our updating algorithm can save lots of run time: t_{01} saves 66.7%, t_{02} saves 97.4% and t_{03} can save 99.6%.

V. CONCLUSIONS

We have proposed a two phases framework to solve topology synthesis for NoCs: phase one is partition driven floorplanning; phase two is switches insertion, network interfaces insertion and paths allocations to minimize power consumption. Experimental results have shown that our framework is effective and can save power consumption by 41.8%.

REFERENCES

[1] L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm", IEEE Computer, 2002.
[2] D. Bertozzi et al. "NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip", IEEE Transactions on Parallel and Distributed Systems, 2005.
[3] R. Marculescu et al. "Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, 2009.
[4] J. Hu, R. Marculescu, "Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints", ASPDAC, 2003.
[5] S. Murali, G. D. Micheli, "Bandwidth-Constrained Mapping of Cores onto NoC Architectures", DATE, 2004.
[6] K. Srinivasan, K. S. Chatha and G. Konjevod, "Linear programming based techniques for synthesis of network-on-chip architectures", IEEE Transactions on VLSI, 2006.
[7] S. Murali et al. "Designing Application-Specific Networks on Chips with Floorplan Information", ICCAD, 2006.
[8] S. Murali et al. "Synthesis of Networks on Chips for 3D Systems on Chips", ASPDAC, 2009.
[9] J. Chan, S. Parameswaran, "NoCOUT : NoC Topology Generation with Mixed Packet-switched and Point-to-Point Networks", ASPDAC, 2008.
[10] Shan Yan and Bill Lin, "Application-specific Network-on-Chip architecture synthesis based on set partitions and Steiner Trees", ASPDAC, 2008.
[11] H. Wang, X. Zhu, L. Peh, S. Malik, "Orion: A Power-Performance Simulator for Interconnection Networks", Int. Symp. on Microarchitecture, 2002.
[12] Xianlong Hong, Sheqin Dong. Non-slicing floorplan and placement using corner block list topological representation. IEEE Transaction on CAS, 51:228–233, 2004.
[13] G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, "Multi-level Hypergraph Partitioning: Application in VLSI Domain", DAC, 1997.
[14] R.K.Ahuja, T.L.Magnanti, and J.B.Orlin. Network Flows: Theory, Algorithms, and Applications. Prentice Hall, 2005.