A Voltage Multiplier Circuit Based Quadratic Boost Converter for Energy Storage Application

Javed Ahmad 1, Mohammad Zaid 2, Adil Sarwar 2, Chang-Hua Lin 1, Shafiq Ahmad 3, Mohamed Sharaf 3, Mazen Zaindin 4 and Muhammad Firdausi 3

1 Department of Electrical Engineering, National Taiwan University of Science and Technology, No. 43, Keelung Rd., Sec.4, Da’an Dist., Taipei City 10607, Taiwan; D10807822@mail.ntust.edu.tw (J.A.); link@mail.ntust.edu.tw (C.-H.L.)
2 Department of Electrical Engineering, ZHCET, Aligarh Muslim University, Aligarh, Uttar Pradesh 202002, India; zaidahmadzhcet@gmail.com (M.Z.); adil.sarwar@zhcet.ac.in (A.S.)
3 Industrial Engineering Department, College of Engineering, King Saud University, PO Box 800, Riyadh 11421, Saudi Arabia; mfsharaf@ksu.edu.sa (M.S.); 438106660@student.ksu.edu.sa (M.F.)
4 Department of Statistics and Operations Research, College of Science, King Saud University, PO Box 800, Riyadh 11421, Saudi Arabia; zaindin@ksu.edu.sa
* Correspondence: ashafiq@ksu.edu.sa; Tel.: +966-543-200-930

Received: 28 October 2020; Accepted: 18 November 2020; Published: 20 November 2020

Abstract: In this paper, a new transformerless high voltage gain dc-dc converter is proposed for low and medium power application. The proposed converter has high quadratic gain and utilizes only two inductors to achieve this gain. It has two switches that are operated simultaneously, making control of the converter easy. The proposed converter’s output voltage gain is higher than the conventional quadratic boost converter and other recently proposed high gain quadratic converters. A voltage multiplier circuit (VMC) is integrated with the proposed converter, which significantly increases the converter’s output voltage. Apart from a high output voltage, the proposed converter has low voltage stress across switches and capacitors, which is a major advantage of the proposed topology. A hardware prototype of 200 W of the proposed converter is developed in the laboratory to validate the converter’s performance. The efficiency of the converter is obtained through PLECS software by incorporating the switching and conduction losses.

Keywords: energy storage system; high gain; voltage multiplier circuit (VMC); continuous current mode (CCM); efficiency

1. Introduction

High gain dc to dc converters have increasingly become popular due to their suitability in solar Photovoltaic (PV) systems, electric vehicles, and HVDC transmission systems. The output voltage from solar PV modules, fuel cells, and batteries is generally low and needs to be boosted up to maintain the dc-link voltage at the inverter’s input. Conventional boost converters suffer from high voltage stress across the switch, low gain, and poor efficiency at higher duty ratios [1]. The high gain dc-dc boost converter uses a combination of inductors, capacitors, diodes, and switches to transfer the power between capacitors and inductors to increase the output voltage. These converters use various combinations, such as voltage multiplier cells (VMCs), coupled inductors, switched capacitors, and switched inductors to increase the output voltage. Each of these techniques has its own merits and demerits [1]. Many topologies utilizing different strategies to increase the output voltage are reported in the literature.

Moreover, the challenge is to keep the number of components in the converter low to decrease the cost and increase the converter’s efficiency. The dc-dc converter’s isolated topologies are used in low...
and medium power applications where isolation is not necessary and very high efficiency [2] is not required. VMC is also a very popular way to increase the voltage of the circuit substantially. To get very high output voltage isolated topologies with transformer and coupled inductor are used to increase the converter’s voltage gain. These problems are addressed in the new high gain boost topologies. A dc-dc switched-capacitor based VMC is employed in [3] to increase the gain of the boost converter. Although it utilizes many capacitors and diodes, the technique is very simple and effective in increasing the converter’s output voltage gain. A new buck-boost converter derived from conventional boost and buck-boost converter is proposed in [4], but the stress across one switch is high, and the voltage gain in boost range is limited. In [5], a modified boost converter is proposed for electric vehicle applications, but the converter utilizes three inductors; its gain is still less than the converter proposed in this paper. A boost converter with continuous input current and low voltage stress across switching devices is presented in [6]. The converter is suitable for solar PV applications. Switched inductors and switched capacitors-based topologies are proposed in [7,8]. The switched capacitor-based topologies have higher gain than the switched inductor-based topologies. A hybrid converter using switched inductors and capacitors is proposed in [9]. The combination has substantially increased the gain of the converter of the proposed hybrid converter. Other structures of the dc-dc converter with switched-capacitor are presented in [10,11].

However, high inrush current through capacitors while charging is the main disadvantage of the switched capacitor topologies. Different dc-dc converters can be connected in differential connection [12] mode to obtain very high gain with reduced voltage stress. To get high voltage gain at low duty ratios, a coupled inductor is used in dc-dc converters. By changing the turn ratio “n” of the coupled inductor, the converter’s gain can be increased to very high values. These circuits have high efficiency and low values of stress across switching elements, but the energy stored in leakage inductance may cause severe voltage spikes across the switch, for which a proper resonant or clamp circuit needs to be designed. The coupled inductor can also be incorporated with VMC to increase the converter’s gain further, but in this case, the number of components may increase, making the circuit bulky and costly [13–15]. Another high gain converter suitable for electric vehicle applications is proposed in [16]. High gain and low stress across capacitors and continuous input current are desirable features required in the dc-dc converter [17,18] used in fuel cell and electric vehicle applications.

Interleaved boost converters [19–21] are derived from H-bridge structures and have very low voltages stress across devices. The input current drawn from the source is also very small; however, these structures need multiple VMCs to increase the voltage to desirable limits. In some interleaved structures, the number of components may increase to obtain high voltage at the output. Z-source dc-dc converters can be employed to get continuous input current with reduced voltage stress [22,23] with moderate voltage gain. The parasitic resistance of the inductor influences the voltage gain and efficiency of the converter. The higher the value of parasitic resistance, the lower the voltage gain and losses will increase, resulting in a drop of efficiency at higher [24] duty ratios. Some other new dc-dc converter structures with high voltage gain are proposed in [25,26]. Quadratic boost converters provide high voltage gain, especially at low duty ratios. The non-isolated configurations of these structures do not use any transformer and are suitable in solar PV applications for medium power applications. The voltage stress across switch, diodes, and capacitors is generally low in these structures, which is another advantage apart from high-gain; however, the number of components may increase [27–30] if a very high quadratic gain is required.

The paper’s main contribution is the proposed new dc-dc converter with desirable characteristics like high voltage gain with a reduced number of components, low voltage stress on switching devices, and continuous input current. Further, the proposed converter has a quadratic gain, which is achieved by using only two inductors. It is to be noted that a smaller number of inductors in the circuit makes the circuit less bulky. The other key feature of the proposed converter is that the duty ratio can be changed widely to obtain the desired output voltage which is not possible in Z-source type of converters [22,23].

The main advantages of the proposed topology are as follows:
(1) The voltage gain is higher than the conventional quadratic boost converter (CQBC) \[18\], and twice the quadratic boost converter (TCQBC) proposed in \[30\]. The voltage gain of more than 10 times can be achieved for the duty of less than 0.5.

(2) The voltage stress across switches of the proposed converter is much less than the output voltage $V_o$, which is an improvement over the quadratic converters proposed in \[18,30\] in which the voltage stress is equal to $V_o$. Moreover, the diodes and capacitors also have low voltage stress, leading to the selection of low voltage rating devices and subsequently improving the converter’s efficiency.

(3) To achieve this high voltage gain, the coupled inductor is not used, and hence the problem of leakage inductance and the need for a snubber circuit is avoided.

(4) The input current is continuous, which is another significant advantage of the proposed topology.

(5) The control of the proposed converter is easy, as two switches are turned ON and OFF simultaneously.

In Section 2 the structure and working of the proposed converter is discussed. In Section 3 losses in the converter and non-ideal gain of the converter are shown. In Section 4 comparison of the proposed converter with other converters are shown. In Sections 5 and 6, hardware results and conclusions are discussed.

2. Proposed Topology

2.1. Structure

The circuit of CQBC and TCQBC are shown in Figure 1a,b. It can be seen that both these converters use two inductors, but their gain is less than the proposed topology. The switch is also directly connected across the load, which makes the voltage stress across the switch equal to output voltage $V_O$. The proposed converter structure is presented in Figure 1c with a voltage multiplier cell, which increases the output voltage gain. Two Inductors ($L_1$ and $L_2$), four diodes ($D_1$, $D_2$, $D_3$, $D_4$), four capacitors ($C_1$, $C_2$, $C_3$, and $C_4$), and two switches ($S_1$ and $S_2$) are used to realize the proposed converter. This VMC can also be placed before diode $D_1$, but the voltage gain would not be that high, as in the converter case presented in Figure 1c. One more configuration is also possible in which the VMC is placed at two points before diode $D_1$ and before diode $D_4$. This increases the voltage gain further but makes the circuit more complex and less efficient.

The VMC integration increases the output voltage and reduces the voltage stress on the diodes and switches with respect to the output voltage. This VMC can also be placed before diode $D_1$, but the voltage gain would not be that high, as in the converter case presented in Figure 1c. One more configuration is also possible in which the VMC is placed at two points before diode $D_1$ and before diode $D_4$. This increases the voltage gain further but makes the circuit more complex and less efficient.

![Figure 1. Cont.](image)
2.2. Working

**Mode 1**: In this mode, both the switches are ON, and diode $D_3$ conducts. This interval exists for a time interval of $DT$ where $D$ is the duty ratio, and $T$ is the time period. The equivalent circuit for the first mode of operation is shown in Figure 2. During the first mode of operation, the inductor $L_1$ is energized by the capacitor $C_1$, and the charge of the capacitor $C_1$ decreases during the first mode of operation, as shown in Figure 3. While the DC supply energizes inductor $L_2$, capacitor $C_2$ discharges into $C_3$, and the energy of capacitor $C_4$ is transferred to the load.

![Figure 2](image-url)  
Figure 2. The first mode of operation.
The related equations during the first mode of operation are as follows:

\[ V_{L1} = V_{in} + V_{C1} \]  
\[ V_{L2} = V_{in} \]  
\[ V_{C3} = V_{in} + V_{C2} \]

**Mode 2:** When both the switches are turned off during the second mode of operation, the diode D1, D2, and D4 are conducting while diode D3 is reversed biased. During the second mode of operation, the capacitor C1 is charged by the DC power supply, the energy of the inductors is transferred to the capacitor C2 while the capacitor C3 charges C4. The equivalent circuit for the second mode of operation is shown in Figure 4. The related equations are as follows:

\[ V_{L1} = V_{C1} + V_{C3} - V_O \]  
\[ V_{L2} = V_{in} - V_{C1} \]  
\[ V_{C3} = V_O - V_{C2} \]
Now applying volt-sec balance in inductor $L_2$

$$\int_0^T V_{L2}(t) \, dt = 0 \quad (7)$$

$$V_{in} \times DT + (V_{in} - V_{C1}) \times (1 - D)T = 0 \quad (8)$$

$$V_{C1} = \frac{V_{in}}{1 - D} \quad (9)$$

Now applying volt-sec balance in inductor $L_1$

$$\int_0^T V_{L1}(t) \, dt = 0 \quad (10)$$

$$(V_{in} + V_{C1}) \times DT + (V_{C1} + V_{C3} - V_O) \times (1 - D)T = 0 \quad (11)$$

After combining the above equations, the voltage gain ($M$) of the converter can be written as:

$$M = \frac{V_O}{V_{in}} = \frac{(3 - D^2)}{(1 - D)^2} \quad (12)$$

The voltage across the capacitors are as follows:

$$V_{C1} = \frac{V_{in}}{1 - D} = \frac{V_O(1 - D)}{(3 - D^2)} \quad (13)$$

$$V_{C2} = \frac{V_{in}(1 + D - 2D^2)}{(1 - D)^2} = \frac{V_O(1 + D - 2D^2)}{(3 - D^2)} \quad (14)$$

$$V_{C3} = \frac{V_{in}(2 - D)}{(1 - D)^2} = \frac{V_O(2 - D)}{(3 - D^2)} \quad (15)$$

For the continuous mode of operation, the value of the inductors and capacitors should be selected as follows

$$L_1 \geq \frac{R(1 - D)^2(2 - D)D}{4f_s(3 - D^2)} \quad (16)$$

$$L_2 \geq \frac{R(1 - D)^2D}{4f_s(3 - D^2)} \quad (17)$$

$$C_1 = \frac{2V_{in}D}{R(1 - D)f_s \Delta V_{C1}} = \frac{2V_{in}(3 - D^2)D}{R(1 - D)^2 f_s \Delta V_{C1}}$$

$$C_2 = \frac{V_O}{Rf_s \Delta V_{C2}} = \frac{V_{in}(3 - D^2)}{R(1 - D)^2 f_s \Delta V_{C2}}$$

$$C_3 = \frac{V_O}{Rf_s \Delta V_{C3}} = \frac{V_{in}(3 - D^2)}{R(1 - D)^2 f_s \Delta V_{C3}}$$

$$C_4 = \frac{V_{in}D}{Rf_s \Delta V_{C4}} = \frac{V_{in}(3 - D^2)D}{R(1 - D)^2 f_s \Delta V_{C4}} \quad (18)$$

2.3. Voltage and Current Stress across Components

The voltage and current stress across the switches and diodes are presented in Table 1. The voltage across the diode and switches is lower than the output voltage, which is not valid in the conventional quadratic boost converter. The selection of the lower rating components means a reduction in the manufacturing cost.
3. Loss and Non-Ideal Gain Analysis

3.1. Bifurcation of Losses

The bifurcation of losses at 45 W is shown in Figure 5a. Switches and diodes constitute more than 60% of the total losses. Loss analysis is done in PLECS software by developing a converter’s thermal model and putting the switching and conduction loss data in the look-up table from the datasheet. The converter’s efficiency is 92.6% at 45 W and 12 V. From Figure 5b, as Vin increases, the converter’s maximum efficiency improves substantially. This is because at higher input voltages, a small duty ratio is required to get the same amount of voltage gain, and hence conduction losses are significantly reduced. Higher input voltage leads to lower current in the circuit for the same output voltage, improving efficiency by reducing the conduction losses.

![Figure 5](image)

**Figure 5. Cont.**

**Table 1.** Voltage stress and current across the switches and diodes.

| Component | Voltage Stress (Volt) | Average Current During Their Conduction (Amp) | Average Current for the Complete Cycle (Amp) | RMS Current (Amp) |
|-----------|-----------------------|-----------------------------------------------|-----------------------------------------------|-------------------|
| S₁        | \( V_{in}(1-D) \)     | \( \frac{V_{o}(1+D-D^3)}{R(1-D)^2} \)     | \( \frac{V_{o}(1+D-D^3)}{R(1-D)^2} \)     | \( \frac{V_{o}(1+D-D^3)}{R(1-D)^2} \)     |
| S₂        | \( V_{in}(1-D) \)     | \( \frac{V_{o}(1+D-D^3)}{R(1-D)^2} \)     | \( \frac{V_{o}(1+D-D^3)}{R(1-D)^2} \)     | \( \frac{V_{o}(1+D-D^3)}{R(1-D)^2} \)     |
| D₁        | \( V_{in}(1-D) \)     | \( \frac{2V_{o}}{R(1-D)} \)                 | \( \frac{2V_{o}}{R(1-D)} \)                 | \( \frac{2V_{o}}{R(1-D)} \)                 |
| D₂        | \( V_{o}(2-D-D^3) \)  | \( V_{r} \)                                 | \( V_{r} \)                                 | \( V_{r} \)                                 |
| D₃        | \( V_{o}(2-D-D^3) \)  | \( V_{r} \)                                 | \( V_{r} \)                                 | \( V_{r} \)                                 |
| D₄        | \( V_{o}(2-D-D^3) \)  | \( V_{r} \)                                 | \( V_{r} \)                                 | \( V_{r} \)                                 |

Appl. Sci. 2020, 10, x FOR PEER REVIEW 8 of 16
3.2. Non-Ideal Gain

Using the principle of energy conservation, the proposed converter’s non-ideal gain with parasitic inductor resistance can be derived as follows.

\[
\begin{align*}
\text{P}_{\text{in}} &= \text{P}_{\text{o}} + \text{P}_{\text{L\_total}} \\
\text{P}_{\text{in}} &= \frac{\text{V}_{\text{in}} \text{V}_{\text{O}} (3 - D^2)}{R(1 - D)^2} \\
\text{P}_{\text{L\_total}} &= \left( \frac{2 \text{V}_{\text{O}}}{R(1 - D)} \right)^2 r_{L1} + \left( \frac{2 \text{V}_{\text{O}}}{R(1 - D)^2} \right)^2 r_{L2} \\
\text{P}_{\text{o}} &= \frac{\text{V}_{\text{O}}^2}{R} \\
\text{V}_{\text{O}} &= \frac{\text{V}_{\text{in}} R (1 - D)^2 (3 - D^2)}{R(1 - D)^4 + 4r_{L1}(1 - D)^2 + 4r_{L2}}
\end{align*}
\]

where \(r_{L1}\) and \(r_{L2}\) are parasitic resistances of \(L_1\) and \(L_2\).

It can be seen that the non-ideal gain depends on load resistance (\(R\)) and parasitic resistances. The variation of this gain with duty-cycle is as shown in Figure 6. As the load resistance is decreased, the voltage gain also reduces for the same value parasitic resistances.

Figure 5. (a) Bifurcation of losses in the proposed converter at 45 W, (b) efficiency of the proposed converter.

Figure 6. Non-ideal gain of the proposed converter.
4. Comparison with Other Recent Topologies

The comparison of the proposed converter with similar kinds of existing converters is shown in Table 2. The voltage gain of the proposed is compared with the other converters and presented in Figure 7. The proposed converter can achieve a voltage gain of 16 at a low duty ratio of around 0.6, which is relatively high compared to the other converter presented in Figure 7. The converter proposed in [7] has four inductors, but its gain is much less than the proposed converter. As discussed earlier, the gain of the CQBC presented in [18] is much less than the proposed converter.

Table 2. Comparison of the proposed topology with other similar topologies.

| Topology    | N_L (Inductors) | N_C (Capacitors) | N_SW (Switches) | N_D (Diodes) | M (V_o/V_in)                  | S (V_S/V_in)                  |
|-------------|-----------------|------------------|-----------------|--------------|-------------------------------|-------------------------------|
| [6]         | 2               | 4                | 1               | 4            | $\frac{3-D}{1-D}$ ($n=1$)    | $\frac{1}{1-D}$ ($n=1$)      |
| [7]         | 4               | 1                | 2               | 7            | $\frac{1-D}{1-D}$ ($n=1$)    | $\frac{1}{1-D}$ ($n=1$)      |
| [8]         | 2               | 3                | 2               | 3            | $\frac{1-D}{1-D}$ ($n=1$)    | $\frac{1}{1-D}$ ($n=1$)      |
| [14]        | 1+1 coupled inductor | 3           | 1               | 5            | $\frac{2-D}{n=1}$ ($n=1$)    | $\frac{2}{1-D}$ ($n=1$)      |
| [18]        | 2               | 2                | 1               | 3            | $\frac{1}{1-D}$ ($n=1$)      | $\frac{1}{1-D}$ ($n=1$)      |
| [21]        | 2               | 4                | 2               | 4            | $\frac{1-D}{1-D}$ ($n=1$)    | $\frac{1}{1-D}$ ($n=1$)      |
| [25]        | 2               | 3                | 1               | 2            | $\frac{1-D}{1-D}$ ($n=1$)    | $\frac{1}{1-D}$ ($n=1$)      |
| [30]        | 3               | 3                | 1               | 5            | $\frac{2}{1-D}$ ($n=1$)      | $\frac{2}{1-D}$ ($n=1$)      |
| [31]        | 3               | 3                | 1               | 5            | $\frac{1}{1-D}$ ($n=1$)      | $\frac{1}{1-D}$ ($n=1$)      |
| Proposed    | 2               | 4                | 2               | 4            | $\frac{3-D}{1-D}$ ($n=1$)    | $\frac{S_1}{1-D}$ ($n=1$)    |

Figure 7. Ideal voltage gain comparison with other existing topologies.

Similarly, the converter proposed in [21] has utilized two switches, and the total number of components used in the converter is also the same as the proposed converter; still, its gain is high. The converter proposed in [30] has twice the gain as compared to CQBC, but even with three inductors and the same number of components, its gain is less than the proposed converter. The normalized voltage stress across the proposed converter switches as a function of voltage gain is plotted in Figure 8.
The voltage stress across switch $S_1$ is the lowest among all the topologies, and the stress across switch $S_2$ up to a gain of 11 times is also less than the topologies proposed [7,14,18,25,30].

5. Experimental Verification of the Proposed Converter

A laboratory prototype is developed by using the power circuit board technique (PCB). The main circuit and gate driver circuit with various components are soldered on the power circuit board, as shown in Figure 9. The testing parameters are shown in Table 3, and the experimental setup is presented in Figure 10. Two power supplies are used—one for the gate driver circuit and another for the main converter circuit.

![Prototype of the proposed converter.](image)

5.1. Experimental Results at $V_{\text{in}} = 12$ V

As shown in Figure 11a, the measured output voltage is 90 volts, which is slightly lower than the ideal calculated voltage at 0.4 duty ratio and 12 volts input. It can further be observed that the inductor currents are continuous, and the converter is operating in CCM. The capacitor voltages are shown in Figure 11c. The measured voltage across capacitor $C_1$ is 19.9 volts; for $C_2$, it is 37.5 volts, and for $C_3$, it is 49 volts. The voltage stress across the switches is lower than half of the output voltage. In the case of the first switch, the stress is around 20 volts and in the case of the second switch is around 35 volts, as shown in Figure 11d. It can be validated from hardware results that the converter is working satisfactorily and the high voltage gain along with reduced voltage stresses.

![Normalized Voltage stress vs. Voltage Gain.](image)

**Figure 8.** Normalized Voltage stress vs. Voltage Gain.

**Figure 9.** Prototype of the proposed converter.
Table 3. Specifications of the proposed converter.

| Elements                     | Specification                                    |
|------------------------------|--------------------------------------------------|
| Input Voltage ($V_{in}$)     | 12 V/20 V                                        |
| Maximum Output Power         | 200 W                                            |
| Switching Frequency          | 50 kHz                                           |
| Load Resistance              | $R = 200/250 \Omega$, Electronic load simulator |
| Inductors                    | $L_1 = 550 \mu H$ and $L_2 = 330 \mu H$         |
| Capacitors                   | $C_1 = 220 \mu F/63 V$, $C_2 = C_3 = 47 \mu F/100 V$ and $C_4 = 47 \mu F/200 V$ |
| Power MOSFET ($S_1$ and $S_2$) | SPW52N50C3                                       |
| Diodes ($D_1$, $D_2$, $D_3$ and $D_4$) | PFCD86                                           |
| Gate Drivers IC              | TLP250H                                          |
| Gate Driver Voltage Regulator IC | MCWI03-48S15                                   |
| Microcontroller              | STM32 Nucleo H743ZI2                              |

The hardware prototype tested at a duty ratio of 0.4, and the results are presented in Figure 10.

5.1. Experimental Results at $V_{in} = 12$ V

As shown in Figure 11a, the measured output voltage is 90 volts, which is slightly lower than the ideal calculated voltage at 0.4 duty ratio and 12 volts input. It can further be observed that the inductor currents are continuous, and the converter is operating in CCM. The capacitor voltages are shown in Figure 11c. The measured voltage across capacitor $C_1$ is 19.9 volts; for $C_2$ it is 37.5 volts, and for $C_3$ it is 49 volts. The voltage stress across the switches is lower than half of the output voltage. In the case of the first switch, the stress is around 20 volts and in the case of the second switch is around 35 volts, as shown in Figure 11d It can be validated from hardware results that the converter is working satisfactorily and the high voltage gain along with reduced voltage stresses.
5.2. Experimental Results at $V_{in} = 20$ V

Figure 12 shows the experimental waveforms of the proposed converter at $V_{in} = 20$ V. The output voltage is found to be 155 V. The inductor currents are also continuous and are shown in Figure 12b. In Figure 12c, the input current is shown. The average value of input current is equal to 4.8 A. It can be observed that the input current is continuous, which is another advantage of the converter. The continuous input current is a desirable feature of this converter, especially for solar PV applications.

Figure 12. Cont.
6. Conclusions

A voltage multiplier circuit based quadratic boost converter has been realized, and a prototype is developed for energy storage application. Comparing the proposed topology with other recently proposed boost and quadratic boost topology shows its better performance in terms of voltage gain and voltage stress across the switch for a wide range of duty cycles. Loss analysis with the converter’s thermal model also shows efficiency above 91% for the entire 200 Watt input power operation. The peak efficiency of 94.5% is obtained for an input voltage of 24 Volts. The proposed converter with continuous input current would be a strong candidate for energy storage and renewable energy application.

Author Contributions: Conceptualization, J.A., M.Z. (Mohammad Zaid) and A.S.; Formal analysis, J.A., M.Z. (Mohammad Zaid) and A.S.; Funding acquisition, S.A., M.S., M.Z. (Mazen Zaindin) and M.F.; Investigation, J.A., M.Z. (Mohammad Zaid) and A.S.; Methodology, J.A., M.Z. (Mohammad Zaid), A.S., C.-H.L., S.A., M.S., M.Z. (Mazen Zaindin) and M.F.; Project administration, C.-H.L., S.A., M.S., M.Z. (Mazen Zaindin) and M.F.; Resources, C.-H.L.; Software, C.-H.L.; Supervision, M.Z. (Mohammad Zaid), A.S. and C.-H.L.; Writing—original draft, J.A., M.Z. (Mohammad Zaid) and A.S.; Writing—review and editing, S.A., M.S., M.Z. (Mazen Zaindin) and M.F. All authors have read and agreed to the published version of the manuscript.

Funding: This research received funding from Deputyship for Research & Innovation, “Ministry of Education” in Saudi Arabia through the project number IFKSURG-1438-089.

Acknowledgments: The authors extend their appreciation to the Deputyship for Research & Innovation, “Ministry of Education” in Saudi Arabia for funding this research work through the project number IFKSURG-1438-089.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Forouzesh, M.; Siwakoti, Y.P.; Gorji, S.A.; Blaabjerg, F.; Lehman, B. Step-Up DC–DC Converters: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications. IEEE Trans. Power Electron. 2017, 32, 9143–9178. [CrossRef]
2. Tofoli, F.L.; De Paula, W.J.; Júnior, D.D.S.O.; Pereira, D.D.C. Survey on non-isolated high-voltage step-up dc–dc topologies based on the boost converter. IET Power Electron. 2015, 8, 2044–2057. [CrossRef]
3. Rosas-Caro, J.C.; Ramirez, J.M.; Peng, F.Z.; Valderrabano, A. A DC-DC multilevel boost converter. IET Power Electron. 2010, 3, 129–137. [CrossRef]
4. Sarikhani, A.; Allahverdinejad, B.; Hamzeh, M. A Non-Isolated Buck-Boost DC-DC Converter with Continuous Input Current for Photovoltaic Applications. IEEE J. Emerg. Sel. Top. Power Electron. 2020, 1. [CrossRef]
5. Malik, M.Z.; Chen, H.; Nazir, M.S.; Khan, I.A.; Abdalla, A.N.; Ali, A.; Chen, W. A New Efficient Step-Up Boost Converter with CLD Cell for Electric Vehicle and New Energy Systems. *Energies* **2020**, *13*, 1791. [CrossRef]

6. Saravanan, S.; Babu, N.R. Design and Development of Single Switch High Step-Up DC–DC Converter. *IEEE J. Emerg. Sel. Top. Power Electron.* **2017**, *8*, 855–863. [CrossRef]

7. Tang, Y.; Fu, D.; Wang, T.; Xu, Z. Hybrid Switched-Inductor Converters for High Step-Up Conversion. *IEEE Trans. Ind. Electron.* **2015**, *62*, 1480–1490. [CrossRef]

8. Tang, Y.; Wang, T.; He, Y. A Switched-Capacitor-Based Active-Network Converter With High Voltage Gain. *IEEE Trans. Power Electron.* **2014**, *29*, 2959–2968. [CrossRef]

9. Faridpak, B.; Bayat, M.; Nasiri, M.; Samanbakhsh, R.; Farrokhifar, M. Improved Hybrid Switched Inductor/Switched Capacitor DC–DC Converters. *IEEE Trans. Power Electron.* **2020**, *36*, 3053–3062. [CrossRef]

10. Wu, G.; Ruan, X.; Ye, Z. Nonisolated High Step-Up DC–DC Converters Adopting Switched-Capacitor Cell. *IEEE Trans. Ind. Electron.* **2015**, *62*, 383–393. [CrossRef]

11. Duong, T.-D.; Nguyen, M.-K.; Tran, T.-T.; Lim, Y.-C.; Choi, J.-H. Transformerless High Step-Up DC–DC Converters with Switched-Capacitor Network. *Electron.* **2019**, *8*, 1420. [CrossRef]

12. De Andrade, J.M.; Salvador, M.A.; Coelho, R.F.; Lazzarin, T.B. General Method for Synthesizing High Gain Step-Up DC–DC Converters Based on Differential Connections. *IEEE Trans. Power Electron.* **2020**, *35*, 13239–13254. [CrossRef]

13. Frivaldsksy, M.; Hanko, B.; Prazenica, M.; Morgos, J. High Gain Boost Interleaved Converters with Coupled Inductors and with Demagnetizing Circuits. *Energies* **2018**, *11*, 130. [CrossRef]

14. Lee, S.-W.; Do, H.-L. Quadratic Boost DC–DC Converter With High Voltage Gain and Reduced Voltage Stresses. *IEEE Trans. Power Electron.* **2019**, *34*, 2397–2404. [CrossRef]

15. Hasanpour, S.; Siwakoti, Y.P.; Mostaon, A.; Blaabjerg, F. New Semiquadratic High Step-Up DC/DC Converter for Renewable Energy Applications. *IEEE Trans. Power Electron.* **2020**, *36*, 433–446. [CrossRef]

16. Liu, Z.; Du, J.; Yu, B. Design Method of Double-Boost DC/DC Converter with High Voltage Gain for Electric Vehicles. *World Electr. Veh. J.* **2020**, *11*, 64. [CrossRef]

17. Loranca-Coutiño, J.; Villarreal-Hernandez, C.A.; Mayo-Maldonado, J.C.; Valdez-Resendiz, J.E.; Lopez-Nuñez, A.R.; Ruiz-Martinez, O.F.; Rosas-Caro, J.C. High Gain Boost Converter with Reduced Voltage in Capacitors for Fuel-Cells Energy Generation Systems. *Energies* **2020**, *9*, 1480. [CrossRef]

18. Shahir, F.M.; Babaei, E. A new structure for non-isolated boost dc–dc converter based on voltage-lift technique. In *Proceedings of the 8th Power Electronics, Drive Systems & Technologies Conference (PEDSTC)*, Mashhad, Iran, 14–16 February 2017; pp. 25–30.

19. Alzahrani, A.; Ferdowsi, M.; Shamsi, P. A Family of Scalable Non-Isolated Interleaved DC-DC Boost Converters With Voltage Multiplier Cells. *IEEE Access* **2019**, *7*, 11707–11721. [CrossRef]

20. Meraj, M.; Bhaskar, M.S.; Iqbal, A.; Al-Emadi, N.; Rahman, S. Interleaved Multilevel Boost Converter With Minimal Voltage Multiplier Components for High-Voltage Step-Up Applications. *IEEE Trans. Power Electron.* **2020**, *35*, 12816–12833. [CrossRef]

21. Pan, C.-T.; Chuang, C.-F.; Chu, C.-C. A Novel Transformer-less Adaptable Voltage Quadrupler DC Converter with Low Switch Voltage Stress. *IEEE Trans. Power Electron.* **2014**, *29*, 4787–4796. [CrossRef]

22. Padmakothy, P.; Natrajjan, S. Single switch quasi Z-source based high voltage gain DC-DC converter. *Int. Trans. Electr. Energy Syst.* **2020**, *30*, 1–25. [CrossRef]

23. Meinagh, F.A.A.; Yuan, J.; Yang, Y. Analysis and design of a high voltage-gain quasi-Z-source DC–DC converter. *IET Power Electron.* **2020**, *13*, 1837–1847. [CrossRef]

24. Martinez, W.; Cortes, C.; Yamamoto, M.; Imaoka, J. Effect of inductor parasitic resistances on the voltage gain of high step-up DC–DC converters for electric vehicle applications. *IET Power Electron.* **2018**, *11*, 1628–1639. [CrossRef]

25. Karthikeyan, M.; Elavarasu, R.; Ramesh, P.; Bharatiraja, C.; Padmanabhan, S.; Miheț-Popa, L.; Mitolo, M. A Hybridization of Cuk and Boost Converter Using Single Switch with Higher Voltage Gain Compatibility. *Energies* **2020**, *13*, 2312. [CrossRef]

26. Lakshmi, M.; Hemamalini, S. Nonisolated High Gain DC–DC Converter for DC Microgrids. *IEEE Trans. Ind. Electron.* **2018**, *65*, 1205–1212. [CrossRef]

27. Yang, P.; Xu, J.; Zhou, G.; Zhang, S. A new quadratic boost converter with high voltage step-up ratio and reduced voltage stress. In *Proceedings of the 7th International Power Electronics and Motion Control Conference*, Harbin, China, 2–5 June 2012; pp. 1164–1168.
28. Jalilzadeh, T.; Rostami, N.; Babaei, E.; Maalandish, M. Non-Isolated Topology for High Step-Up DC-DC Converters. IEEE J. Emerg. Sel. Top. Power Electron. 2018, 1. [CrossRef]

29. Babaei, E.; Maheri, H.M.; Sabahi, M.; Hosseini, S.H. Extendable Nonisolated High Gain DC–DC Converter Based on Active–Passive Inductor Cells. IEEE Trans. Ind. Electron. 2018, 65, 9478–9487. [CrossRef]

30. Ahmad, J.; Zaid, M.; Sarwar, A.; Tariq, M.; Sarwer, Z. A New Transformerless Quadratic Boost Converter with High Voltage Gain. Smart Sci. 2020, 1–21. [CrossRef]

31. Ahmad, J.; Pervez, I.; Sarwar, A.; Tariq, M.; Fahad, M.; Chakrabortty, R.K.; Ryan, M.J. Performance Analysis and Hardware-In-the-Loop (HIL) Validation of Single Switch High Voltage Gain DC-DC Converters for MPP Tracking in Solar PV System. IEEE Access 2020, 1. [CrossRef]

Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).