A Communication-Centric Observability Selection for Post-Silicon System-on-Chip Integration Debug

Yuting Cao, Hao Zheng  
CSE, U of South Florida, Tampa, FL  
{cao2, haozheng}@mail.usf.edu

Sandip Ray  
ECE, U of Florida, Gainesville, FL  
sandip@ece.ufl.edu

ABSTRACT

Reconstruction of how components communicate with each other during system execution is crucial for debugging system-on-chip designs. However, limited observability is the major obstacle to the efficient and accurate reconstruction in the post-silicon validation stage. This paper addresses this problem by proposing several communication event selection methods guided by system-level communication protocols. Such methods are optimized for on-chip communication event tracing infrastructure to enhance observability. The effectiveness of these methods is demonstrated with experiments on a non-trivial multicore SoC prototype. The results show that with the proposed method, more comprehensive information on system internal execution can be inferred from traces under limited observability.

1. INTRODUCTION

A modern System-on-Chip (SoC) design is typically constructed by composing a large number of pre-designed “intellectual properties” or “IPs” that coordinate through complex protocols to implement system-level behavior. Over the last decade, the number and heterogeneity of IPs integrated in an SoC design have continued to grow, and the trend is towards an even sharper growth gradient as we develop sophisticated systems targeting complex applications like automobiles and Internet-of-Things. Unsurprisingly, this has led to an increasing count of design bugs [1,2]. These systems are often deployed in critical applications, bugs discovered after their deployment in field can be extremely expensive, resulting in catastrophic loss of company revenues, compromise of personal and national security, and even human life.

Post-silicon debug is a critical component of the validation of modern microprocessors and SoC designs. It is performed on silicon implementation, to make sure that the finished system works as intended under actual operating conditions. Unfortunately, it is also highly complex, performed under aggressive schedules and accounting for more than 50% of the overall design validation cost [2]. A major challenge in post-silicon debug is the severely limited observability where only a small number of debug interface signals are available to observe a vast space of internal executions of SoC designs.

In this paper, we consider post-silicon integration debug of SoC designs, which concerns debugging anomalies in executions of communication protocols among various IPs. Executions in modern SoC designs entail significant interleavings of a large number of such protocols, and errors can occur because of a subtle race condition in a specific interleaving which is difficult to exercise or repeat [2]. Furthermore, while individual IPs are often reused across products, their specific integration, — and consequently, the protocols involved in their communications —, is unique to each individual SoC. This results in unique bugs arising in the communication component of each SoC, which are hard to isolate, replay, triage, and root-cause. The situation is particularly exacerbated by the fact that due to partial observability only a small set of events in the participating protocols can be actually observed in each execution, making it harder to pinpoint the exact interleaving involved in the execution.

In order to address the above challenge, this paper presents a number of communication event selection methods aiming to increase coverage metrics that are relevant to various debug objectives. These methods are optimized for an on-chip communication event tracing infrastructure that can be typically found in modern SoC designs. The main contributions of this paper include the following.

- This work considers enhancing observability with respect to an on-chip real-time tracing infrastructure instead of trace buffers. Using trace buffers can only offer a limited window of observability while the real-time tracing provides more comprehensive observability over the entire course of system execution, which is indispensable for SoC integration debug.

- New coverage metrics are proposed for evaluating relevance and comprehensiveness of information captured on observed traces with respect to system-level communication protocols. The traditional metric, state restoration ratio (SRR), is not applicable for SoC integration debug.

- Communication event selection methods are driven by the proposed coverage metrics optimized for the real-time tracing infrastructure so that observed traces only capture the most relevant communication events under limited observability.

2. BACKGROUND

In architectural documents, system-level protocols are often represented as message flows, therefore they are referred to as system flows in this paper.
**Definition 2.1.** A system flow is defined as a tuple $F = (P, T, E, L)$ where $P$ is a finite set of places, $T$ is a finite set of transitions, $E$ is a finite set of events, and $L : T \rightarrow E$ is a labeling function that maps each transition $t \in T$ to an event $e \in E$.

An SoC typically implements several flows denoted as $\vec{F}$. In this paper, $F_i \in \vec{F}$ denotes one such flow. In a system flow, an event is a tuple $(\text{src}, \text{dest}, \text{cmd})$ where $\text{cmd}$ is a command sent from a source component $\text{src}$ to a destination component $\text{dest}$. An event is generated when block $\text{src}$ communicates with block $\text{dest}$. An example CPU write flow is shown in Figure 1.

For each transition $t \in T$, its preset, denoted as $*t \subseteq P$, is the set of places connected to $t$, and its postset, denoted as $t \subseteq P$, is the set of places that $t$ is connected to. A state $s \subseteq P$ of a flow is a subset of places marked with tokens. There are two special states associated with each flow; $s_0 \subseteq P$ is the set of initially marked states, also referred to as the initial state, and the end state $s_\perp \subseteq P$ is the set of end states not going to any transitions. Each flow is associated with one start and several end events. An event $e \in E$ is a start event if $e = L(t)$ and $*t \subseteq s_0$. An event $e \in E$ is an end event if $e = L(t)$ and $t \subseteq s_\perp$.

In Figure 1, $s_0 = \{p_1\}$, and $s_\perp = \{p_9\}$, its start event is $(\text{CPU}_X: \text{Cache}_X: \text{wr}\_req)$, and its end event is the one labeled for transitions $t_8, t_9$, and $t_{10}$. The occurrence of a start event indicates the beginning of a flow execution, while the occurrence of an end event indicates the complete of a flow execution.

A transition $t$ can be fired in a state $s$ if $*t \subseteq s$. Firing $t$ causes the labeled event to be emitted, and leads to a new state $s' = (s - *t) \cup t$. Therefore, executing a flow induces a sequence of events. Execution of a flow completes if its $s_\perp$ is reached.

**Definition 2.2.** An instance of a flow $F_j \in \vec{F}$ is $F_{i,j}$ where $j$ denotes the instance index. Similarly, every element of $F_{i,j}$ is an instance of the corresponding element in $F_i$.

During an execution of a SoC design, instances of the set of flows $\vec{F}$ that it implements are executed. Suppose that the set of flow instances executed is $\{F_{i,j} | F_i \in \vec{F}\}$. The following definition relates flow executions with event sequences.

**Definition 2.3.** Given a SoC design that implements a set of flows $\vec{F}$, an execution on its instances $\{F_{i,j} | F_i \in \vec{F}\}$ yields a trace $\rho$ such that $\rho = \{e_0, \ldots, e_n | e_i \in \bigcup E_{i,j}\}$ where $E_{i,j}$ is the set of events of flow instance $F_{i,j}$.

From a trace, an execution of flow instances can be inferred by following the transition firing semantics of system flows defined above.

## 3. COMMUNICATION TRACING

System execution typically involves a number of flow instances executed concurrently. In order to reconstruct flow executions off-chip, communication events involved in flow executions must be collected and off-loaded. Modern SoC designs are typically instrumented with extensive dfx circuitry for various debug functions. This section describes an on-chip infrastructure for real-time tracing of communication events during system execution. The architecture of this infrastructure is shown in Figure 2.

### 3.1 Communication Tracing Module (CTM)

The communication tracing module consists of communication monitors and an off-load unit. Communication monitors are attached to communication links of interest. A monitor observes signal events transferred on a link, and generates a communication event if a pattern on the observed signal events is recognized. A signal event is an assignment to a set of design signals. A flow event is an abstract construct used in flow specifications, and is typically implemented by a sequence of signal events. Communication events generated by monitors can be viewed as encodings of flow events in a SoC design. An important function of a monitor is to compress a sequence of signal events across a potentially large number of cycles into a single cycle communication event, which is beneficial to reduce the bandwidth demand on the trace interface. Once a communication event is detected, a monitor can selectively encode information that is useful for the off-chip analysis including operation commands, addresses, etc.

Communication events from monitors can be stored in the...
3.2 Limited Observability

As indicated in the previous section, limited bandwidth of trace ports may cause some communication events not to be observed. The frequency of event dropping is roughly affected by the gap between the rate of events generated by all monitors and the bandwidth of trace ports. The factors affecting the rate of communication event generation include the design micro-architecture, test programs used during debug, and the number of flows and flow events selected for observation. One simple technique to reduce the frequency of event dropping is large buffers for events waiting for off-load. On every cycle, events from all monitors are stored into the corresponding queues. An output controller scans all event queues, and off-loads buffered events one at a time.

4. FLOW EVENT SELECTION

As shown in the previous section, not observing less important events can help prevent important events from being dropped. In this section, importance of events is characterized by a number of coverage metrics for different debug purposes. After defining the coverage metrics, we describe communication event selection methods driven by these coverage metrics. The objective of these selection methods is to maximize the coverage metrics under the resource constraints of the communication tracing infrastructure. Unlike previous work on trace signal selection [4, 5], the methods presented in this section target selecting flow events for observation instead of individual design signals.

4.1 Selecting Flows to Observe

An critical activity performed in post-silicon stage is to validate application usage scenarios. In this activity, individual target usage scenarios, e.g., for a smartphone, playing videos or surfing the Web, while receiving a phone call, are exercised, while possible failures e.g., hangs, crashes, deadlocks, overflows, etc., are monitored. Usage scenario validation forms a key part of SoC integration validation. Each usage scenario usually involves interleaved execution of several flows among IPs in the SoC design, e.g., a usage scenario that entails receiving a phone call in a smartphone when the phone is asleep involves flows among the antenna, power management unit, CPU, etc. Therefore, only the flow events of the involved flows in a usage scenarios are typically observed. As explained in the previous section, observing a restricted subset of events can reduce incidents of events being dropped.

4.2 Flow Execution Coverage Metrics

In this section, we consider the problem of characterizing the important or relevance of flow events by defining coverage metrics for different debug purposes.

The first metric is flow instance coverage (FIC), which is defined below.

\[
FIC = \frac{I}{N}
\]

where \(I\) is the number of flow instances observed, and \(N\) is the total number of flow instances executed. FIC defines a fraction of the number of flow instances actually observed versus the total number of flow instances executed. We say that a flow instance is observed in a trace if any event of that flow instance is observed in the trace. Note that the parameter \(N\) is not essential when this metric is applied to evaluate different observabilities as all of them are evaluated assuming the same \(N\).

The purpose of FIC is to offer a metric to evaluate different observabilities to support a coarse-grained global view of system execution. In this coarse-grained global view, we are interested in all flow instances executed in the entire course of a debug run, instead of detailed execution of individual flow instances. It may provide valuable information about anomaly behavior in system execution, e.g., an unusually high number of wake-up calls to a CPU from the power management unit. In this case, we want to select an observability that maximize FIC. Obviously, one observability is better than another one if its FIC derived from an observed trace is higher.

As explained in the introduction, many errors are due to intricate interleaved execution of flows, e.g., a firmware execution flow executed before a firmware authenticate flow completes, signaling a security breach. Therefore, the coarse-
grained global view obtained by only observing flow instances is inadequate. Observed traces must capture sufficient information to allow interleaved execution of different flow instances to be extracted. The interleaving relations between two flow instances \( F_{i,j} \) and \( F_{x,y} \) are shown in Figure 3. In this figure, the length of arrows shows the duration of a flow instance execution, while the arrows at both ends indicate the time when a flow instance is initiated and when it completes. Figure 3 shows three possible interleavings: (1) \( F_{i,j} \) starts before \( F_{x,y} \) starts, and it completes after \( F_{x,y} \) completes; (2) the initiation and completion of \( F_{i,j} \) occur earlier than the initiation and completion of \( F_{x,y} \); (3) \( F_{i,j} \) completes before \( F_{x,y} \) starts. An observability needs to be selected in order to support such interleavings to be captured on the observed traces. To evaluate different observabilities, we define the complete execution coverage (CEC) metric as below.

\[
CEC = \frac{C}{N} \quad (2)
\]

where \( C \) is the number of complete flow instances extracted from an observed trace, and similarly \( N \) is the total number of flow instances executed. A complete flow instance is observed if both its start and end events are found in the observed trace.

4.3 Coverage Driven Event Selection

This section presents observability selection methods driven by coverage metrics described in the previous section. The inputs to a selection method are a set of flows to observe and a coverage metric, and the output is a subset of flow events for observability that maximize the coverage metric.

To select an observability targeting coverage metric FIC, it is necessary to select a subset of flow events that cover all flows under observation such that an event in an observed trace can uniquely identify a flow instance. In practice, most SoC designs include architectural support for tagging, which allows uniquely identifying different flow instances from observing properly tagged events. Because of the unique correspondence between flow instances and observed events, all flow events are FIC-equivalent. Therefore, we aim to select a subset of events that maximizes the FIC.

Given a set of flows to observe, there can be many different selections of events of those flows. In order for the observed traces on the selected events to have high FIC, the losses of the selected events must be low. Recall the hypothesis presented in the previous section indicating that the losses of events can be reduced if the number of links under observation is reduced. By this hypothesis, for two sets of selected events, if the number of links to observe for one set of selected events is smaller than that of another set, then the former is preferred.

Next, we consider observability selection targeting the coverage metric CEC. In order for observed traces to have high CEC, the start and end events of all flow instances should be observable. Therefore, the start and end events of all flows to observe must be selected.

To facilitate more effective debug, it is necessary to know additional information beyond the initiation and completion of each flow instance. More specifically, it would be useful to know which path in the flow is followed when an instance of that flow is executed. Consider the flow in Figure 1 for an example. It has three possible execution paths. Observing only the start and end events (labelings of \( t_1 \) and \( t_{10} \)) is not sufficient to tell which execution path is actually followed. Given an observed trace shown below,

\[
(CPU_x:Cache_x:wr_req), \ (Cache_x:CPU_x:wr_resp), \ldots
\]

we are not able to confirm whether it is a result of executing that flow following the rightmost path \((p_1, t_1, p_2, t_5, p_9, p_3)\) or one of the other two paths with all the intermediate events not observed. To obtain the information on paths following by a flow execution, some unique event from each path needs to be selected. Consider the same flow example. Either one of \( \{t_2, t_4\} \) needs to be selected in order to identify the leftmost or middle path. Moreover, one event from \( \{t_4, t_5, t_6, t_7\} \) needs to be selected to identify the middle path. As the above illustration shows, there are different ways to select additional events to observe for detailed executions of a set of flows. Similarly, these different selections are evaluated based on the number of links that need to be observed for the selected events.

5. EXPERIMENTS

5.1 The Model

To evaluate the presented framework, a non-trivial SoC design meeting the following requirements is desired.

- It implements sophisticated system flows.
- Flows are well documented.
- On-chip communication fabric is concurrent, and can support multiple active flow executions in parallel.

However, to the best of our knowledge, we cannot find an open-source design that meets the above requirements. Therefore, we developed a multi-core SoC prototype, as shown in Figure 4, to evaluate the proposed methods. Even though this model is simple compared to real SoC designs, it is much more sophisticated than the gate-level benchmark suites typically considered as targets for post-silicon debug research. In particular, while simplified, the system is representative of industrial complexity. All the flows are abstracted from real industrial protocols. Note that a typical industrial sub-system includes between 8 and 32 flows. We implement a total of 16 system-level flows, including cache coherence,
5.2 Experimental Results

The prototype is simulated in a random test environment where CPUs and three other peripheral blocks are programmed to randomly select a flow to initiate with a delay between 1 to 10 cycles. Each of these blocks activates 100 flow instances, and a total of 500 flow instances are activated during the entire simulation.

Table 1 shows the experimental results when different flows are observed. Under the columns FIC and CEC, the numbers A/B represent the ratios as defined in Section 4.

FIFO_SIZE & FIC & CEC  
--- & --- & ---  
8 & 470/500 (0.94) & 101/500 (0.202)  
16 & 490/500 (0.98) & 178/500 (0.356)  
32 & 499/500 (0.998) & 307/500 (0.614)  

Table 2: Impacts of different capacities of event queues.

By power management, downstream read/write protocols for CPUs, upstream read/write for the peripheral blocks, etc. A different paper [6] details some of the flows.

We implemented this SoC as a cycle- and pin-accurate RTL model written in VHDL. The above system-level protocols are supported by block-level protocols based on the ARM AXI4-lite [7]. A total of 32 monitors are inserted into this model guided by the implemented flows. Since the proposed framework is to support communication-centric debug, the focus of this model is the implementation of system flows for on-chip interconnect. The interconnect is a switch-based network, that allows multiple flow instances in-flight simultaneously. The CPUs are treated as test generators where software programs are simulated in VHDL. Therefore, there is no instruction cache. Blocks GFX, PMU, Audio, etc, are also described as abstract models that generate events to initiate flows or to respond to incoming requests.

Table 1: Results with different flows under observation. The capacity of all the queues is 8.

| Scope   | FIC       | CEC       |
|---------|-----------|-----------|
| CPU     | 192/200 (0.96) | 103/200 (0.515) |
| CPU0    | 100/100 (1)   | 100/100 (1)   |

Table 3: Comparisons of different event selection methods

in the size of queues leads to a significant improvement in FIC and CEC values of observed traces. These results validate the hypothesis described in Section 3.2.

Table 3 compares the result of the proposed flow event selection algorithm with another system level flow guided selection approach proposed in [6]. We generate two sets of selections guided by FIC and CEC individually (SEL1 and SEL2) and compare their results with selection SEL3 generated by [6]. And the results are evaluated by the previously mentioned two metrics and the numbers of links used. The second row NO-SELECTION represents the analysis result when no selection method is applied, and all flow events on the 32 links are observed.

The SEL1 on the third row is generated by our method that is primarily guided by the FIC. In the beginning, several sets of flow events with the optimal FIC effects (covering all flows) are generated, and within them we select the set with the minimal numbers of links required, that is 8 in this situation. The result shows that the FIC is improved to its maximum value 1. While on the other hand CEC is reduced to 0. This is expected as CEC is not considered for this selection. Then for the second selection SEL2, we considers the CEC only and its result is shown in the fourth row. It first selects all 32 initiating and terminating events of all flows to enhance CEC. Because several flow events are transferred on the same link (for example, both (CPU_0:Cache_0:wr_req) and (CPU_0:Cache_0:rd_req) are transferred on the same link), these events take 12 links in total. Moreover, SEL2 selects four flow events including t_2 and t_4 that indicates the path of a flow, as discussed in Section 4.3 occupying 4 links. Compared to the NO-SELECTION, the result of SEL2 takes only 16 links, and it shows significant improvement on the CEC (almost double) as more start and end events are observed. Consequently, more details regarding the interleaving relationship of fired flow instances are revealed in SEL2. This improvement comes in the cost of less flow instances being observed, shown by the decrease in FIC value.

The fifth row SEL3 shows the result of using flow selection from [6]. This method ranks each flow event by their Frequency Coverage (FC) value in descending order, and apply greedy algorithm to select the optimal set of flow events. The FC considers the fact that some flow events are shared by multiple flows thus are always preferred. The concept of FC is very similar with FIC as it enforces the maximum number of flows being covered for a set of flow events. However, the FC in [6] is different in two aspects: (1) it does not consider the number of links used for such selection. Consequently, the capacity improvement may not be as significant as our method where we always select the set with the optimal number of links; (2) Because FC considers each flow event individually, it is possible the selected combination of events achieves high coverage only on certain flows. While our method ensures that the selected flow event set covers all flows.
We applied the algorithm in \cite{6} and selected top 16 (half of the total link number) flow events with the highest FC. The result of SEL3, however, does not show any improvement compared to NO-SELECTION, the FIC actually reduced from 470 to 466 due to the two factors mentioned above. It is also to be noted for SEL3, each of the selected flow occupies one link individually, taking 16 links in total, that is double of SEL1. As a result, the FIC of SEL3 is comparably worse than both SEL1 and NO-SELECTION. On the other hand, none of the initiation and termination events are selected due to their uniqueness to their belonging flows (not shared by any other flows), leading to 0 CEC. This is expected as this algorithm does not consider special meanings of such critical events.

**Area overhead.** The SoC model is synthesized to the Xilinx Zynq FPGA xc7z020ckg484-1. The area overhead of the debug infrastructure is measured by the additional FPGA resources including LUTs, FFs, block RAMs (BRAMs), etc. From the obtained result, the demand on logic resources is small to implement the monitoring infrastructure; On tops of the original design area, this new implementation requires additional 315 LUTs, 119 FFs, and 822 Muxs, that are 0.6%, 0.6% and 3% of the original design area.

6. RELATED WORK

Gharehbaghi and Fujita \cite{8} \cite{9} \cite{10} describe transaction-level debug with an on-chip instrumentation that allows transaction level message abstraction using formal specifications of the bus communication protocols. Their approach does not check system-level protocols as it only focus on communication protocols among component interfaces. \cite{11} presents another on-chip instrumentation BiPeD that learns communication interface protocol during pre-silicon stage, and reconfigures its detection hardware to check the learned protocols during the post-silicon validation. Similar to \cite{8} \cite{9} \cite{10}, interpreting the observed traces are not done at the system level. \cite{12} presents a processor verification framework on an acceleration platform. Although both \cite{12} and this paper consider interpretation of low level behavior on hardware signals at a higher level, \cite{12} considers verification of individual processors, while this work targets post-silicon debug of SoC designs where processors are just some IP blocks. Since the work in \cite{12} is developed for an acceleration platform, its monitoring infrastructure does not consider area restriction of the monitors. On the other hand, area overhead is a top restriction in our monitor design. Furthermore, the design under verification can be slowed down to capture the speed of the monitors to make sure that all observed events can be outputted \cite{12}. However, on-chip debug infrastructure cannot interfere with normal chip operations in the post-silicon environment where this work is positioned.

Previous work on trace signal selection such as \cite{4} is typically applied to gate level design models, and the quality of the results is evaluated by the commonly used state restoration ratio. However, it is difficult to scale those methods to large and complex SoC designs. More importantly, signals selected at the gate level are often irrelevant to system-level functionalities. There is an attempt to raise the abstraction level for trace signal selection to the register transfer level (RTL) guided by assertions \cite{5}, however that work does not consider system level functionalities either. On the other hand, our framework considers selection of communication events guided by system-level protocols, instead of raw hardware signals. \cite{13} proposed an similar concept where signal selection is conducted on system-level communication protocols. While \cite{13} shows significant improvement compared to other low level based signal selection algorithms, its effect is mitigated by the resource limitation of the on-chip debug infrastructure. The selecting scheme proposed in \cite{13} is guided by a metric that treat every communication protocol event equally. It failed to consider special events that are critical for an comprehensive interpretation of the system behavior. Furthermore, the algorithm in \cite{13} requires the interleaving graph of all flow instances to generate a set of selection. Obtaining such interleaving graph requires the type and number of instances of each flow. Such requirement is impractical as itself is one of the critical information needed to be extracted during post silicon validation.

7. CONCLUSION

This paper describes several communication event selection methods aiming to boost flow execution coverages under limited observability. The observed traces on the selected communication events capture more comprehensive information to allow better understanding of the communications of components during system execution, thus facilitating debug. In the future, we plan to perform in-depth studies of the proposed methods on more complex SoC designs with diverse interconnects such as the RocketChip SoC design.

Acknowledgment: The work presented in this paper is partially supported by a gift from the Intel Corporation.

8. REFERENCES

\[1\] S Yerramilli. Addressing post-silicon validation challenge: Leverage validation and test synergy. In *Keynote, Intl. Test Conf*, 2006.

\[2\] Priyadarsan Patra. On the cusp of a validation wall. *IEEE Des. Test*, 24(2):193–196, March 2007.

\[3\] M. Talupur, S. Ray, and J. Erickson. Transaction flows and executable models: Formalization and analysis of message-passing protocols. In *FMCAD*, pages 168–175, Austin, TX, 2015.

\[4\] Kanad Basu and Prabhat Mishra. Efficient trace signal selection for post silicon validation and debug. In *VLSI Design*, pages 352–357. IEEE, 2011.

\[5\] Sai Ma, Debjit Pal, Rui Jiang, Sandip Ray, and Shobha Vasudevan. Can’t see the forest for the trees: State restoration’s limitations in post-silicon trace signal selection. *ICCAD ’15*, pages 1–8, 2015.

\[6\] Matthew Curtis Amrein. System-level trace signal selection for post-silicon debug using linear programming. Master’s thesis, 2015.

\[7\] Amba axi and ace protocol specification. http://www.arm.com.

\[8\] A. M. Gharehbaghi and M. Fujita. On-chip transaction level debug support for system-on-chips. In *ISOCC*, pages 124–127, Nov 2009.

\[9\] A. M. Gharehbaghi and M. Fujita. Transaction-based debugging of system-on-chips with patterns. In *ICCD’09*, pages 186–192, Oct 2009.

\[10\] A. M. Gharehbaghi and M. Fujita. Transaction-based post-silicon debug of many-core system-on-chips. In *ISQED*, pages 702–708, March 2012.
[11] A. DeOrio, J. Li, and V. Bertacco. Bridging pre- and post-silicon debugging with biped. In *ICCAD’12*, pages 95–100, Nov 2012.

[12] D. Chatterjee, A. Koyfman, R. Morad, A. Ziv, and V. Bertacco. Checking architectural outputs instruction-by-instruction on acceleration platforms. In *DAC’12*, pages 955–961. ACM, 2012.

[13] D. Pal, A. Sharma, S. Ray, F. M de Paula, and S. Vasudevan. Application level hardware tracing for scaling post-silicon debug. In *DAC’18*, 2018.