Ferroelectric based FETs and synaptic devices for highly energy efficient computational technologies

D. Esseni, R. Fontanini, D. Lizzit, M. Massarotto, F. Driussi, M. Loghi

DPIA, University of Udine, Via delle Scienze 206, 33100 Udine, Italy; email: david.esseni@uniud.it.

May 4, 2021

1 Abstract

The technological exploitation of ferroelectricity in CMOS electron devices offers new design opportunities, but also significant challenges from an integration, optimization and modelling perspective. We here revisit the working principle and the modelling of some novel ferroelectric based devices, with an emphasis on energy efficiency and on applications to new computational paradigms.

Keywords: Negative Capacitance, Ferroelectric Tunneling Junctions, Ferroelectric FETs, Neuromorphic Computing.

© 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

2 Introduction

The slowing down of the CMOS geometrical scaling has steered the research in electron devices for computing applications to new functionalities for innovative computational paradigms and to the energy efficiency. The energy dissipation in CMOS digital circuits can be improved by an aggressive $V_{DD}$ scaling that, however, is hampered by the requirement of a large ratio $[I_{on}/I_{off}]$. This led to the quest for transistors featuring a room temperature subthreshold swing below 60mV/dec [1–5], and thus capable of improving $[I_{on}/I_{off}]$ in near-threshold or sub-threshold circuits. At the same time, the rise of artificial intelligence has emphasized the need for hardware platforms conceived for new computational paradigms, such as crossbar arrays for artificial deep neural networks [6], and new hybrid memristive-CMOS circuits for spike-based neuromorphic processors [7,8].

The discovery of a robust ferroelectricity in hafnium oxides opened exciting perspectives for a exploitation of ferroelectric materials in CMOS technologies [9–10], with prospective applications including negative capacitance transistors, non volatile memories and memristors [11,12].

In this paper we review a few selected topics from this exciting research field.
Correlated domain dynamics and negative capacitance operation

The negative capacitance (NC) operation of ferroelectric materials and devices has been originally proposed based on a homogeneous Landau theory [1], and for a Metal-Ferroelectric-Insulator-Metal (MFIM) capacitor sketched in Fig.1(a). In such a single domain picture an NC stabilization condition can be derived as $(C_D+C_F)<1/(2|\alpha|t_F)$ [13, 15], where $\alpha$ is the anisotropy constant of the polarization ($P$) term in the ferroelectric dynamic equations, and $C_D=\varepsilon_0\varepsilon_D/t_D$, $C_F=\varepsilon_0\varepsilon_F/t_F$, with $t_D$, $\varepsilon_D$, $t_F$, $\varepsilon_F$ being the thickness and relative permittivity of the dielectric and ferroelectric materials, respectively.

A more thorough investigation based on the multi-domain Landau, Ginzburg, Devonshire (LGD) theory has recently pointed out that the coupling constant $k$ of the domain wall energy has an important influence on the NC stabilization [13,14] (see Fig.1), and a $k$ dependent stability condition was derived in [15,16].

From an experimental standpoint, NC observations have been first reported for ferroelectric films connected in series to an external resistance [17,18], then discussed for steep slope FETs [19–21], and more recently assessed in Metal-Ferroelectric-Insulator-Metal capacitors [22,23].

From the standpoint of the multi-domain LGD equations, the NC behaviour corresponds to a strongly correlated domain dynamics as illustrated by the simulations reported in Fig.2 and obtained with the modelling approach discussed in [15,16]. For a relatively large domain wall coupling constant $k=2 \cdot 10^{-9}$ m$^3$/F, the trajectories for all domains are tightly correlated, whereas for a smaller $k$ we see that the switching occurs via a domain nucleation process.

Figure 3 reports the domain averaged voltage drop, $V_{D,AV}$, for the $k$ values used in Fig.2. The correlated switching process results in a hysteresis free NC behavior and, during the $V_T$ ramp, $V_{D,AV}$ increase faster than $V_T$ itself, thus leading to a larger than one voltage gain $[\partial V_{D,AV}/\partial V_T]$, which is the original idea behind the NC exploitation in nanoscale FETs [1].

The possible advantages of a ferroelectric NC operation have been investigated up to a full-chip level and in a high quality industrial technology [24]. While the benefits of the NC operation on the sub-threshold characteristics of actual transistors seem only modest, design studies for NC
Figure 2: Simulated spontaneous polarization versus ferroelectric field of each individual domain in an Hf$_{0.5}$Zr$_{0.5}$O$_2$Ta$_2$O$_5$ MFIM structure. Simulation parameters are $\varepsilon_F = 33$, $\varepsilon_D = 23.5$, $t_F = 11.6$ nm, $t_D = 13.5$ nm, $\alpha = -4.6 \times 10^8$ m/F, $\beta = 9.8 \times 10^8$ m$^3$/C$^2$/F and $\gamma = 0$, that provide good agreement with experiments of [23]. The simulated device has $n_D = 20 \times 20$ domains.

transistors are still being actively reported [25–27].

4 Polarization dependent tunnelling in FTJs

Ferroelectric Tunnelling Junctions (FTJs) are promising candidates as highly energy efficient memristors, in fact the polarization switching is an ultra low energy mechanism to enable the potentiation and depression and, moreover, the readout impedance is very large. The originally proposed FTJ relies on a metal-ferroelectric-metal (MFM) junction [28], whose band diagram is sketched in Fig.4(a). The metal electrodes must have different screening lengths, $\lambda_1$ and $\lambda_2$, to obtain a polarization dependent tunnelling.

The MFIM architecture sketched in Fig.4(b), instead, separates the switching element and the tunnelling oxide, and an experimental demonstration of a Back-End-Of-Line (BEOL), four level FTJ memristor has been recently reported in [29].

A robust operation of an MFIM based FTJ requires that during reading the oxide voltage drop $V_D$ is large enough to have $qV_D > |\Phi_{M,D} - \chi_F|$ (see Fig.4(c)), so that tunnelling is limited by the thin dielectric layer. This can be achieved for a small enough $C_D = \varepsilon_D/t_D$ which, however, enhances the depolarization field $E_{DEP}$ destabilizing the polarization state during retention (see Fig.4(d)). It is evident that device design entails quite delicate tradeoffs that demands a sound modelling support. In this respect, Fig.5 shows the simulated read current characteristics for an HZO/Al$_2$O$_3$ FTJ. A four level operation is observed and the simulated read currents are in fairly good agreement with experiments in [29].

5 Polarization dependent $I_{DS}$ in FeFETs

Ferroelectric FETs (FeFETs) represent an alternative device concept for neuromorphic and in-memory computing systems. Several BEOL-compatible HfO based ferroelectric capacitors [30, 31],
Figure 3: Voltage enhancement across the thin insulator in NC condition (blue line), compared to the hysteretic one (green line), versus applied external voltage (same simulations reported also in Fig.2). The NC condition allows a voltage gain (red line) greater than 1 across the central $V_T$ region, between $-4 \text{ V}$ and $4 \text{ V}$.

as well as ferroelectric memristors have already been demonstrated [32–34].

Figure 6 shows a 2D-FeFET with an $n$-type polysilicon active region and, as such, compatible with a BEOL integration. Simulation results are obtained using Sentaurus TCAD and are reported in Fig.7 for very different values of channel doping concentrations. Because the ferroelectric layer is placed between a metal electrode and a semiconductor channel material, the semiconductor depletion can set serious limitations to the ferroelectric switching to a negative polarization (i.e. a polarization pointing to the metal contact, see Fig.6).

In this respect, a high channel doping concentration can avoid the complete depletion of the thin polysilicon layer during the switching to negative polarization. While this is a desirable behavior from a polarization switching perspective, high doping concentrations reduce the conductance modulation induced by the ferroelectric switching, as it is shown in Fig.7. On the other hand doping concentrations lower than about $10^{19} \text{ cm}^{-3}$ can enlarge the difference in the read current for positive and negative polarization (see Fig.7), however during the switching to negative polarization the polysilicon gets fully depleted and a minority carrier inversion is needed. In this case the physical mechanisms for the supply of minority carriers become crucial.

For an SRH generation of minority carriers we need small carrier lifetimes, in which case the polysilicon channel can help because the defects at the grain boundaries largely enhance the generation rates compared to mono-crystal silicon [35]. An alternative design option may be give by mid-gap Schottky contacts able to supply both electrons and holes, but at the cost of a larger contact resistance.
Figure 4: (a) Band diagram for an MFM based FTJ, where $\lambda_1$ and $\lambda_2$ (with $\lambda_1 > \lambda_2$) are the screening lengths in the metal electrodes. (b) Cross-section of a MFIM based FTJ (see also Fig. 1(a)) used for simulations in Sec.4. (c) Band diagram across a MFIM based FTJ during reading $V_T = V_R$. $qV_D$ should be larger than the ferroelectric tunnelling barrier $[\Phi_{M,D} - \chi_{FE}]$, so that the ferroelectric conduction band profile can drop below $E_{f,MD}$. The band diagram is shown for two different dielectric constants $\varepsilon_{D2} > \varepsilon_{D1}$ of the tunnelling oxide. (d) Same as in (c) but for the retention condition at $V_T = 0$. The depolarization field $E_{DEP} \approx P_r [\varepsilon_F (C_D/C_F + 1)]^{-1}$, where $P_r$ is the remanent polarization, should be minimized, and it larger the smaller is $\varepsilon_D$. $E_0$ and $\Phi_{M,D}$ are respectively the vacuum level and the work function of the MD electrodes. $\chi_F, \chi_D$ are the electron affinity of the ferroelectric and dielectric, $E_{f,MD}, E_{f,MF}$ are the Fermi levels of the MD and MF electrode (see also Fig. 1(a)).
6 Outlook and conclusions

The ferroelectricity has introduced substantial innovation in the design of electron devices. The support of modelling and simulation is important to unleash the potentials of these materials, particularly in new applications such as hybrid memristive-CMOS neuromorphic processing systems.

Acknowledgements: This work was supported by the European Union through the BeFerroSynaptic project (GA:871737).
Figure 5: Simulations for the read current of an HZO/Al₂O₃ FTJ ($t_F = 12$ nm, $t_D = 2$ nm) versus read voltage $V_R$. The box plots for experiments were inferred from the cycle to cycle variations reported Fig.3(d) of [29] (device area $\approx 3.14 \cdot 10^{-4}$ cm$^2$). The inset shows the signal waveforms for the write and read operation. The reset voltage is $-8$ V.

Figure 6: Cross-sectional view of the simulated FeFET. The polysilicon channel is n-type with donor doping varying between $N_D = 5 \cdot 10^{18}$ cm$^{-3}$ and $N_D = 1 \cdot 10^{20}$ cm$^{-3}$ with a thickness $t_c = 20$ nm and length $L_c = 500$ nm. Source and drain regions are n-type doped ($N_D = 5 \cdot 10^{20}$ cm$^{-3}$). Ferroelectric thickness is $t_f = 20$ nm and Landau coefficients are reported in the caption of Fig.2. The polarization is positive when it points to the polysilicon channel.
Figure 7: Quasi-static $I_{DS}-V_{GS}$ transcharacteristic for different channel dopings for a $V_{DS} = 0.05$ V. Results obtained by using a constant mobility of 100 cm$^2$/Vs.
References

[1] S. Salahuddin and S. Datta, *Nano Letters*, vol. 8, n. 2, 2008.

[2] A.C. Seabaugh et al., *Proc. of IEEE*, vol. 98, n. 12, pp. 2095-2110, 2010.

[3] A. M. Ionescu and H. Riel, *Nature*, vol. 479, pp. 329-337, 2011.

[4] D. Esseni et al., *Semicond. Science and Techn.*, vol. 32, p. 083005, 2017

[5] H. Wang et al., *IEEE EDL*, vol. 39, n. 3, 2018

[6] S. Ambrogio et al., *Nature*, vol. 558, pp. 60-67, 2018.

[7] E. Chicca et al., *Appl. Phys. Lett.*, vol. 116, p. 120501, 2020.

[8] S. Yu et al., *Proc. of IEEE*, vol. 106, n. 2, p. 260, 2018.

[9] T. S. Bösecke et al., *2011 Proceed. of IEDM*, pp. 24.5.1-24.5.4, 2011.

[10] D. Zhou et al., *Acta Materialia*, vol. 99, pp. 240-246, 2015.

[11] T. Mikolajick et al., *Proceed. of IEDM*, pp. 15.5.1-15.5.4, 2019.

[12] S. Slesazeck et al., *Nanotechnology*, vol. 30, p. 352003, 2019.

[13] M. Hoffmann et al., *Nanoscale*, vol. 10, pp. 891-899, 2018.

[14] H. W. Park et al., *Adv. Mater.*, vol. 31, n. 1805266, 2019.

[15] T. Rollo et al., *Nanoscale*, vol. 12, pp. 6121-6129, 2020.

[16] T. Rollo et al., *Proceed. of IEDM*, pp. 142-145, 2019.

[17] A. I. Khan et al., *Nature Materials Letters*, vol. 14, pp. 182-186, 2015.

[18] S. Song et al., *Sci. Rep.*, vol. 6, p. 20825, 2016.

[19] K. S. Li et al., *Proceed. of IEDM*, vol. 6, pp. 22.6.1-22.6.4, 2015.

[20] M. H. Lee et al., *Proceed. of IEDM*, pp. 12.1.1-12.1.4, 2016.

[21] P. Sharma et al., *Symposium on VLSI Tech.*, pp. T154-T155, 2017.

[22] M. Hoffmann et al., *Proceed. of IEDM*, vol. 565, pp. 31.6.1-31.6.4, 2018.
[23] M. Hoffmann et al., Nature, vol.565, pp.464-467, 2019.

[24] Z. Krivokapic et al., Proceed. of IEDM, pp.357-360, 2017.

[25] T. Rollo et al., IEEE EDL, vol.39, n.4, pp.603-606, 2018

[26] T. Rollo et al., Proceed. of IEDM, pp. 213-216, 2018.

[27] S. Esaki et al., IBM Tech. Discl. Bull. 13 ,2161, 1971.

[28] L. Pentapati et al., IEEE TED, VOL. 67, p.365-370, 2020.

[29] B. Max et al., Journal of Electr. Dev. Soc., vol.7, pp.1175-1181, 2019.

[30] T. Francois et al., Proceed. of IEDM, pp. 362-365, 2019.

[31] Y.D. Lin et al., Proceed. of IEDM, pp. 346-349, 2019.

[32] M. Halter et al., ACS Appl. Mater. Int., vol. 12, pp. 17725-17732, 2020.

[33] F. Mo et al., IEEE JEDS, vol. 8, pp. 717-723, 2020.

[34] K. Ni et al., Proceed. of IEDM, pp. 296-299, 2018.

[35] P. K. Hurley et al., App. Phys. Lett., vol.54, pp.1525-1527, 1989.