Investigation of the Temperature Effect on Electrical Characteristics of Al/SiO$_2$/n++-Si RRAM Devices

Piotr Wiśniewski $^{1,2,*}$, Mateusz Nieborek $^{1,3}$, Andrzej Mazurak $^3$ and Jakub Jasiński $^3$

$^1$ Centre for Advanced Materials and Technologies CEZAMAT, Warsaw University of Technology, 02-822 Warsaw, Poland
$^2$ Center for Terahertz Research and Applications (CENTERA), Institute of High-Pressure Physics, Polish Academy of Sciences, 01-142 Warsaw, Poland
$^3$ Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, 00-662 Warsaw, Poland
* Correspondence: piotr.wisniewski@pw.edu.pl

Abstract: In this work, we investigate the effect of temperature on the electrical characteristics of Al/SiO$_2$/n++-Si RRAM devices. We study the electroforming process and show that forming voltage and time-to-breakdown are well described by Weibull distribution. Experimental current–voltage characteristics of Al-SiO$_2$-(n++Si) structures are presented and discussed at different temperatures. We show that some intermediate resistance states can be observed at higher temperatures. In our analysis, we identify Space Charge Limited Conduction (SCLC) as the dominating transport mechanism regardless of the operating temperature.

Keywords: resistive switching; RRAM; memristor; silicon oxide; MIS; MOS; temperature measurements; SCLC; TDDB; Weibull

1. Introduction

Development of modern nanoelectronics relies on technological advancement and concepts of novel devices that improve the performance of the systems. Continuous work of scientists and engineers has resulted in aggressive scaling of modern integrated circuits (IC) and performance boosters that allow maintaining progress in IC performance [1,2]. Simultaneously, a similar effort has been put into the development of memory devices which are indispensable in modern circuits. However, in order to maintain such progress, novel devices are needed. In recent years, new memory device concepts have emerged, e.g., Resistive RAM (RRAM) [3–6], Spin Transfer Torque RAM (STT-RAM) [7,8], Ferroelectric RAM (FeRAM) [9], and Phase-Change RAM (PCRAM) [10]. Resistive RAM (RRAM) has drawn attention due to its simple construction and potential to scale the device’s dimensions to achieve high density, low power, and high-speed operation. Potentially, they allow performing computation on a large amount of data in a parallel way, and in order to achieve such superior performance, different novel computing paradigms have been tested, e.g., brain-inspired computing, in-memory computing, stochastic computing, and neuromorphic computing [11–13]. Various oxide materials have been tested as candidates for resistive switching layers in RRAM devices [14–16]. Some works have presented research on SiO$_2$ as a promising material for those devices [17–20]. In our recent works, we showed that well-known silicon oxide in a materials stack of Al/SiO$_2$/n++-Si can also exhibit resistive switching properties [21,22]. However, little work relates to the effect of temperature on the device’s performance [23–25].

In this work, we investigate the effect of temperature variation on the electrical properties of devices in order to study their electrical transport mechanisms and understand their behavior. We analyze the electroforming voltage and show that it strongly depends on the temperature within a certain temperature range, whereas it saturates and does not depend on temperature for low temperatures. We show that forming voltage and time to
breakdown follow the Weibull distributions and are strongly dependent on temperature. Current–voltage characteristics at higher temperature tend to vary and we can observe intermediate resistance states. We investigate and discuss the current values at ON and OFF cycles as a function of temperature and show that it is Space Charge Limited Conduction current, and that regardless of the operating temperature it remains almost the same.

2. Materials and Methods

Structures were fabricated using standard CMOS processes on a 4-inch n-type highly doped wafer (resistivity less than 0.005 Ω·cm). First, wafers were cleaned using the RCA method, and wet oxidation was carried out. Wet oxidation was performed in a high-temperature furnace (Thermco 2803 Furnace System) at 1000 °C, resulting in 300 nm of silicon oxide layer. Etching was performed in buffered oxide solution (BHF). Photolithography was used to define the windows for wet etching of oxide. Then a dry oxidation process was performed at 800 °C for 10 min to fabricate a thin silicon oxide layer which will serve as a resistive switching layer. It resulted in 5–6 nm thin oxide layer. Al metal electrode was sputtered and a second lithography step was performed to etch the areas that define the top electrode. In the end, the bottom electrode was fabricated on the bottom Si surface, and annealing was performed in a H\textsubscript{2}/Ar atmosphere. Both metal electrodes are 200 nm thick. Active area of a device is 7 × 7 µm\textsuperscript{2}. Measurements were carried out with Keithley 4200-SCS Semiconductor Characterization System (Keithley Instruments, LLC, Solon, OH, USA) and Süss MicroTec PM8 low noise probe shield combined with ATT C60 chiller unit. The system allows controlling the measured wafer temperature within the range of −60–250 °C. DC measurements were performed using a static source-measure unit (SMU). Measurement setup and a schematic picture of the investigated device are presented in Figure 1a. In Figure 1b, we have shown a top-view SEM photo of an exemplary device.

![Figure 1. Schematic sketch of the investigated structure and measurement setup used for electrical characterization (a) and a top-view SEM photo of an investigated device with shaded device area (b).](image-url)
3. Results and Discussion

The RRAM device generally consists of Metal–Insulator–Metal (MIM) structure. A dielectric layer is sandwiched between two metallic electrodes. Usually, the device needs an initialization through the electroforming process by applying the proper voltage. It induces soft dielectric breakdown. As a result, local defects are formed that can create a conductive filament (CF), forming a path for current flow. A current limit needs to be set by the compliance system during the forming process, e.g., through the series transistor (1T1R structure) or by the measurement setup option. The current limitation is needed to avoid the hard and destructive breakdown of the dielectric layer and control the conductive filament’s size. After forming process, the device is in a low resistance state (LRS). Conductive filament shunts the dielectric. The reset process can break CF by applying reverse polarization. The device is in the high resistance state (HRS) and can be set into the LRS when polarization is opposite to the reset operation. The set and reset operation mechanism is related to the field-driven migration of defects within the dielectric [26]. It results in the formation or opening of the CF and, therefore, a change in the resistance state. It is the so-called bipolar RRAM.

In our work, we investigated Metal–Insulator–Semiconductor (MIS) Al/Silicon-Oxide/n++-Si structure. The thickness of the silicon oxide layer was measured using spectroscopic ellipsometry and resulted in 5–6 nm. Investigated structures have an area of 7 × 7 μm². We have measured samples with oxide layer fabricated with the same process flow using X-ray photoelectron spectroscopy (XPS). In Figure 2, we show the typical current–voltage characteristics and obtained XPS spectra. Based on the measurements, we have calculated the oxygen (O) to silicon (Si) ratio, which resulted in O/Si in the range 1.73–1.77. This result indicates that the obtained oxide layer prior to the electroforming process has an oxygen deficiency which may result in oxide vacancies that contribute to the formation of the conductive filament during the SET cycle. Moreover, from Figure 2b on Si2p spectra we can observe that there are some silicon inclusions within the oxide layer. It has also been observed for sputter deposited silicon-oxide layers [27], and its role on resistive switching was discussed in work [28]. Hence, the conductive filament is probably a mixture of Si species and oxide vacancies.

![Figure 2](image_url)

Figure 2. Typical I-V characteristics of a fresh Al/SiO₂/n++-Si RRAM device measured at 25 °C (a) and XPS spectra (b) for silicon oxide used as a resistive switching layer.

In order to understand the device behavior, we analyzed the electroforming process for various temperatures. In Figure 3, we show forming voltage statistics at different temperatures. At every temperature, we measured 30 fresh structures. We can observe that the forming voltage decreases with the increase of temperature, which agrees with theory and other experiments on breakdown phenomena [29,30]. For temperatures below 0 °C, we observe that forming voltage value saturates and is weakly dependent on temperature (down to −50 °C).
We also investigated the forming process of devices with temperature and voltage bias as parameters. Based on the measurements, the forming voltage and forming time (time-to-breakdown) $t_{bd}$ values were extracted. The Weibull distribution had been used for oxide breakdown modeling [31,32]. Since the voltage breakdown is analogue to forming process in the RRAM switching layer, the same statistics was adopted to model forming and switching processes in resistive memory devices [33–36]. The cumulative distribution function for the Weibull distribution of statistical variable $x$ is:

$$F(x; \beta, \lambda) = 1 - e^{-(\frac{x}{\lambda})^\beta}$$  \hspace{1cm} (1)$$

for $x \geq 0$, where $\beta > 0$ is the shape parameter (or Weibull slope) that measures statistical dispersion and $\lambda > 0$ is the scale parameter, a value at which the value of statistical variable is $F \approx 0.63$. When the Weibull plot is used for data presentation, the axes are $\ln(-\ln(1 - F(x)))$ versus $\ln(x)$, and then the cumulative distribution function can be linearized, since

$$W = \ln(-\ln(1 - F(x))) = \beta(\ln(x)) - \beta(\ln(\lambda))$$ \hspace{1cm} (2)$$

In Figure 4, we show the Weibull plot of forming voltage at different temperatures. We can observe that most of the data fit well to the Weibull statistics. Plots for low temperatures are very close, which means that there is a certain limit value that is needed to strongly affect the breakdown process. At higher temperatures, we observe some deviation from a straight line, particularly at 125 °C, where the standard deviation (SD) is the highest (see also Figure 3a). It also is visible at shape parameter of Weibull statistics, which is the smallest for extracted data. In Table 1, we show the extracted parameters of the Weibull distribution for forming voltage at various temperatures.
Table 1. Weibull distribution parameters for forming voltage of investigated RRAM devices at various temperatures.

| Temperature (°C) | Shape Parameter β | Scale Parameter λ (V) |
|------------------|-------------------|-----------------------|
| −50              | 43.57             | 4.18                  |
| −25              | 59.93             | 4.14                  |
| 25               | 38.95             | 4.00                  |
| 85               | 45.30             | 3.71                  |
| 125              | 30.01             | 3.54                  |
| 250              | 40.99             | 3.17                  |

The Weibull distributions of the time-dependent dielectric breakdown (TDDB) measurements with constant voltage stress are presented in Figures 5 and 6. Fits to the Weibull plots were used to extract the parameters of respective Weibull distributions. The generated Weibull distributions well match the experimental data as shown in Figures 5b and 6b.

Figure 5. Weibull plot (a) and distribution (b) of time to breakdown for different values of voltage stress at room T = 25 °C.

Figure 6. Weibull plot (a) and distribution (b) of time to breakdown for voltage stress value of 3.8 V and temperature as a parameter.

In Table 2, we show Weibull distribution parameters for time-dependent breakdown for forming process of investigated RRAM devices at various temperatures and different stress voltages. Forming time ($t_{bd}$) decreases with the increase of forming voltage and
temperature. Scale factor changes with the temperature. For \( V = 3.8 \text{ V} \), we can see that at 85 °C the scale factor is ~6 times lower than at 25 °C, whereas at 125 °C it is ~20 times lower. In general, the effect of voltage stress value is weaker than the effect of temperature on forming time. As we can observe at \( T = 85 \text{ °C} \), the parameters of the distributions of TDDB for several stress voltage values are very close. The Weibull slope \( \beta \) is within range 1–3 for investigated voltage stress values and temperatures.

Table 2. Weibull distributions for time-dependent breakdown for forming process of investigated RRAM devices at various temperatures and different stress voltages.

| Temperature (°C) | Stress Voltage (V) | Shape Parameter \( \beta \) | Scale Parameter \( \lambda \) (s) |
|-----------------|-------------------|--------------------------|------------------------|
| 25              | 3.7               | 1.09                     | 60.16                  |
| 25              | 3.8               | 1.19                     | 9.65                   |
| 25              | 3.9               | 0.99                     | 5.93                   |
| 25              | 4.0               | 1.25                     | 1.84                   |
| 25              | 3.8               | 2.88                     | 113.78                 |
| −25             | 3.8               | 1.62                     | 1.49                   |
| 85              | 3.8               | 1.24                     | 1.12                   |
| 85              | 3.9               | 1.20                     | 1.03                   |
| 85              | 4.1               | 1.86                     | 0.50                   |
| 125             | 3.8               |                          |                        |

We have also analyzed the current–voltage characteristics at different temperatures. In Figure 7, we show the I-V curves for a few structures measured at 25, 85, and 125 °C in a sequence. We can observe that at 25 °C devices behave in a similar way. We can easily distinguish between High Resistance State (HRS) and Low Resistance State (LRS) for SET and RESET cycles. During SET cycle, we can observe that after reaching the compliance current (CC) level, sometimes current drops abruptly and then returns to its previous level. When a CC level is obtained, the measurement unit works as a current source. It may cause a partial filament dissolution due to local heating; therefore, CF is broken which results in a current drop. After that, as voltage sweep is continued and an electric field induces filament formation. Those instabilities may be related to the relatively high current value passing true devices in CC mode, resulting in local Joule heating [37]. At 85 °C we notice that the HRS is slightly different for different structures during the SET cycle, whereas for LRS we observe some intermediate resistance states (IRS). We also observe current drops for HRS above 1.0 V. In the RESET cycle, HRS current varies significantly, whereas at LRS we can see sudden current rises. In RESET cycle, when a structure is in IRS and the voltage is big enough, we sometimes observe an abrupt switch to LRS. At 125 °C all those effects are even more pronounced, and variability is higher. In Figure 8, we present the measurement showing cycle-to-cycle variability at different temperatures. We can observe that temperature affects the HRS state, in particular for RESET cycle. Those results indicate that thermal effects have a pronounced effect on the device’s performance and may cause partial filament formation/disruption [29].
Table 2. Weibull distributions for time-dependent breakdown for forming process of investigated RRAM devices at various temperatures and different stress voltages.

| Temperature (°C) | Stress Voltage (V) | Shape Parameter β | Scale Parameter 𝝀 (s) |
|-----------------|-------------------|-------------------|---------------------|
| 25              | 3.7               | 1.09              | 60.16               |
| 25              | 3.8               | 1.19              | 9.65                |
| 25              | 3.9               | 0.99              | 5.93                |
| 25              | 4.0               | 1.25              | 1.84                |
| −25             | 3.8               | 2.88              | 113.78              |
| 85              | 3.8               | 1.62              | 1.49                |
| 85              | 3.9               | 1.24              | 1.12                |
| 85              | 4.1               | 1.20              | 1.03                |
| 125             | 3.8               | 1.86              | 0.50                |

We have also analyzed the current–voltage characteristics at different temperatures. In Figure 7, we show the I-V curves for a few structures measured at 25, 85, and 125 °C in a sequence. We can observe that at 25 °C devices behave in a similar way. We can easily distinguish between High Resistance State (HRS) and Low Resistance State (LRS) for SET and RESET cycles. During SET cycle, we can observe that after reaching the compliance current (CC) level, sometimes current drops abruptly and then returns to its previous level. When a CC level is obtained, the measurement unit works as a current source. It may cause a partial filament dissolution due to local heating; therefore, CF is broken which results in a current drop. After that, as voltage sweep is continued and an electric field induces filament formation. Those instabilities may be related to the relatively high current value passing true devices in CC mode, resulting in local Joule heating [37]. At 85 °C we notice that the HRS is slightly different for different structures during the SET cycle, whereas for LRS we observe some intermediate resistance states (IRS). We also observe current drops for HRS above 1.0 V. In the RESET cycle, HRS current varies significantly, whereas at LRS we can see sudden current rises. In RESET cycle, when a structure is in IRS and the voltage is big enough, we sometimes observe an abrupt switch to LRS. At 125 °C all those effects are even more pronounced, and variability is higher. In Figure 8, we present the measurement showing cycle-to-cycle variability at different temperatures. We can observe that temperature affects the HRS state, in particular for RESET cycle. Those results indicate that thermal effects have a pronounced effect on the device’s performance and may cause partial filament formation/disruption [29].

Figure 7. I-V characteristics of Al/SiO₂/n++-Si RRAM device measured at (a) 25 °C, (b) 85 °C, and (c) 125 °C for six different structures. Arrows indicate the voltage sweep direction, LRS is marked in green color, whereas HRS in red color.
In Figure 8, we show the I-V characteristics of Al/SiO$_2$/n++-Si RRAM device measured at (a) 25 °C, (b) 85 °C, and (c) 125 °C showing cycle-to-cycle variability. Arrows indicate the voltage sweep direction.

In Figure 9, we show the differential resistance value of the Al/SiO$_2$/n++-Si RRAM device measured at various temperatures and voltage ± 100 mV for HRS and LRS. In order to not affect the structure’s state by sweeping the voltage within wide range, we turned off the device and then measured the I-V for low voltages (<0.5 V) for different temperatures subsequently. Similarly, we carried out measurements for LRS after setting on the device. Resistance for HRS and LRS differs between polarizations due to the asymmetry of the
current–voltage characteristics. Nevertheless, the trend is similar. We found that resistance decreases with temperature, which is a semiconductor-type relation of $R$ vs. $T$ function. In LRS, this dependence is relatively week or not visible, whereas in HRS it is stronger. For higher temperatures, we observe a change in the slope of the curve and a sudden decrease in resistance. A possible explanation of such behavior is that in HRS, the CFs paths are broken, and there is a gap that restricts the current flow. When temperature rises, the CF thermal expansion causes the shrinkage of the gap. In turn, it results in a higher current and a decrease of resistance. In LRS, a gap is closed so CF filament is already formed. However, in um size structures, there might be many CFs, and some of them may not be formed. Some of them might be partially broken, so increased temperature also results in decreased resistance.

![Figure 9](image)

**Figure 9.** Differential resistance value of Al/SiO$_2$/n++-Si RRAM device measured at various temperatures and $V = \pm 100$ mV for HRS and LRS.

In Figure 10, we show current–voltage characteristics of the Al/SiO$_2$/n++-Si RRAM device with fitted slope curves at various temperatures. We observe Space Charge Limited Conduction (SCLC) at HRS for both polarizations, regardless of the measurement temperature. For SET cycle at low voltages, current is proportional to the voltage, then we have a quadratic and higher order dependence $I \sim V^m$, where $m = 4$ and 7. SCLC is related to the transport through a region containing traps. Depending on the trap states energetic distribution we can obtain different slopes of curve [38]. For RESET cycle we observe only parabolic dependence at HRS. At LRS, we observe linear dependence for low voltages and $I \sim V^m$ with $m$ between 1.2 and 1.8, which may indicate some randomly distributed traps due to incomplete formation or local rupture of conductive filaments. Nevertheless, regardless of the temperature, the transport type remains the same. Current level may vary with temperature, but slopes in different regions of the I–V curve almost do not change.
4. Conclusions

This work investigates the temperature effect on the electrical characteristics of SiO$_2$-based Metal–Insulator–Semiconductor RRAM devices. We analyzed the electroforming process and current–voltage characteristics of Al/SiO$_2$/$n^{++}$-Si structure and identified the

Figure 10. Current-voltage characteristics of Al/SiO$_2$/$n^{++}$-Si RRAM device with fitted slope curves at various temperatures, (a) 25 °C, (b) 85 °C and (c) 125 °C.
transport mechanisms. It is mainly Space Charge Limited Conduction related to the transport through traps within the oxide layer. Electroforming voltage and time-to-breakdown follow the Weibull distribution, which can be used to analyze the statistical properties. We discuss the effect of temperature on resistance at low voltages. Our work shows that temperature has a pronounced effect on the I-V characteristics of investigated devices.

**Author Contributions:** Conceptualization, P.W., A.M. and J.J.; methodology, P.W., M.N., A.M. and J.J.; validation, P.W.; formal analysis, P.W. and A.M.; investigation, P.W., M.N., A.M. and J.J.; data curation, P.W., M.N., A.M. and J.J.; writing—original draft preparation, P.W. and A.M.; writing—review and editing, P.W. and J.J.; visualization, J.J.; supervision, P.W.; project administration, P.W.; All authors have read and agreed to the published version of the manuscript.

**Funding:** The research was funded by POB Technologie Materiałowe of Warsaw University of Technology within the Excellence Initiative: Research University (IDUB) programme.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Kim, Y.-B. Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics. *Trans. Electr. Electron. Mater.* 2010, 11, 93–105. [CrossRef]
2. Theis, T.N.; Solomon, P.M. In Quest of the “Next Switch”: Prospects for Greatly Reduced Power Dissipation in a Successor to the Silicon Field-Effect Transistor. *Proc. IEEE* 2010, 98, 2005–2014. [CrossRef]
3. Waser, R.; Aono, M. Nanionics-based resistive switching memories. *Nat. Mater.* 2007, 6, 833–840. [CrossRef]
4. Jelmini, D. Resistive switching memories based on metal oxides: Mechanisms, reliability and scaling. *Semicond. Sci. Technol.* 2016, 31, 063002. [CrossRef]
5. Akinaga, H.; Shima, H. Resistive random access memory (ReRAM) based on metal oxides. *Proc. IEEE* 2010, 98, 2237–2251. [CrossRef]
6. Wong, H.S.P.; Lee, H.Y.; Yu, S.; Chen, Y.S.; Wu, Y.; Chen, P.S.; Lee, B.; Chen, F.T.; Tsai, M.J. Metal-oxide RRAM. *Proc. IEEE* 2012, 100, 1951–1970. [CrossRef]
7. Kent, A.D.; Worledge, D.C. A new spin on magnetic memories. *Nat. Nanotechnol.* 2015, 10, 187–191. [CrossRef]
8. Wang, Z.; Hao, X.; Xu, P.; Hu, L.; Jung, D.; Kim, W.; Satoh, K.; Yen, B.; Wei, Z.; Wang, L.; et al. STT-MRAM for Embedded Memory Applications. In Proceedings of the 2020 IEEE International Memory Workshop (IMW), Dresden, Germany, 17–20 May 2020. [CrossRef]
9. Mikolajick, T.; Dehm, C.; Hartner, W.; Kasko, I.; Kastner, M.J.; Moert, M.; Mazure, C. FeRAM technology for high density applications. *Microelectron. Reliab.* 2001, 41, 947–950. [CrossRef]
10. Raoux, S.; Webnic, W.; Ledmini, D. Phase change materials and their application to nonvolatile memories. *Chem. Rev.* 2010, 110, 240–267. [CrossRef]
11. Zhu, J.; Zhang, T.; Yang, Y.; Huang, R. A comprehensive review on emerging artificial neuromorphic devices. *Appl. Phys. Rev.* 2020, 7, 011312. [CrossRef]
12. Molas, G.; Nowak, E. Advances in Emerging Memory Technologies: From Data Storage to Artificial Intelligence. *Appl. Sci.* 2021, 11, 11254. [CrossRef]
13. Dang, B.B.; Liu, K.; Wu, X.; Yang, Z.; Xu, L.; Yang, H.; Huang, R. One-phototransistor-one-memristor Array with High-linearity Light-tunable Weight for Optic Neuromorphic Computing. *Adv. Mater.* 2022, 2204844. [CrossRef]
14. Yuan, F.Y.; Deng, N.; Shih, C.-C.; Tseng, Y.-T.; Chang, T.-C.; Chang, K.-C.; Wang, M.-H.; Chen, W.-C.; Zheng, H.-X.; Wu, H.; et al. Conduction Mechanism and Improved Endurance in HfO2-Based RRAM with Nitridation Treatment. *Nanoscale Res. Lett.* 2017, 12, 574. [CrossRef]
15. Yu, S.; Guan, X.; Wong, H.-S.P. Conduction mechanism of TiN/HfOx/Pt resistive switching memory: A trap-assisted-tunneling model. *Appl. Phys. Lett.* 2011, 99, 063507. [CrossRef]
16. Jung, P.Y.; Panda, D.; Chandrasekaran, S.; Rajasekaran, S.; Tseng, T.Y. Enhanced Switching Properties in TaOx Memristors Using Diffusion Limiting Layer for Synaptic Learning. *IEEE J. Electron Devices Soc.* 2020, 8, 110–115. [CrossRef]
17. Mehonic, A.; Cueff, S.; Wojdak, M.; Hudziak, S.; Jambois, O.; Labbe, C.; Garrido, B.; Rizk, R.; Kenyon, A.J.; Cueff, S.; et al. Resistive switching in silicon suboxide films. *J. Appl. Phys.* 2012, 111, 074507. [CrossRef]
18. Chang, Y.-F.; Chen, P.-Y.; Fowler, B.; Chen, Y.-T.; Xue, F.; Wang, Y.; Zhou, F.; Lee, J.C. Understanding the resistive switching characteristics and mechanism in active SiOx-based resistive switching memory. *J. Appl. Phys.* 2012, 112, 123702. [CrossRef]
19. Mehonic, A.; Shluger, A.L.; Gao, D.; Valov, I.; Miranda, E.; Ielmini, D.; Bricalli, A.; Ambrosi, E.; Li, C.; Yang, J.J.; et al. Silicon Oxide (SiOx): A Promising Material for Resistance Switching? *Adv. Mater.* 2018, 30, 1801187. [CrossRef]

20. Li, C.; Han, L.; Jiang, H.; Jang, M.H.; Lin, P.; Wu, Q.; Barnell, M.; Yang, J.J.; Xin, H.L.; Xia, Q. Three-dimensional crossbar arrays of self-rectifying Si/SiO2/Si memristors. *Nat. Commun.* 2017, 8, 15666. [CrossRef]

21. Wiśniewski, P.; Jasiński, J.; Mazurak, A.; Stonio, B.; Majkusiak, B. Investigation of Electrical Properties of the Al/SiO2/n++-Si Resistive Switching Structures by Means of Static, Admittance, and Impedance Spectroscopy Measurements. *Materials* 2021, 14, 6042. [CrossRef]

22. Wiśniewski, P.; Jasiński, J.; Mazurak, A. Conductance modulation in Al/SiO2/n-Si MIS resistive switching structures. In Proceedings of the 2021 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSOI-ULIS), Caen, France, 1–3 September 2021; pp. 5–8. [CrossRef]

23. Polino, N.; Laudato, M.; Ambrosi, E.; Bricalli, A.; Ielmini, D. Joule Heating in SiOx RRAM Device Studied by an Integrated Micro-Thermal Stage. In Proceedings of the ESSDERC 2019—49th European Solid-State Device Research Conference (ESSDERC), Cracow, Poland, 23–26 September 2019; pp. 126–129. [CrossRef]

24. Yoon, S.J.; Ryu, J.-H.; Ismail, M.; Chen, Y.-C.; Chang, Y.-F.; Yun, M.J.; Kim, H.-D.; Kim, S. Compliance current and temperature effects on non-volatile memory switching and volatile switching dynamics in a Cu/SiOx/p++-Si device. *Appl. Phys. Lett.* 2019, 115, 212102. [CrossRef]

25. Das, N.C.; Kim, M.; Hong, S.M.; Jang, J.H. Vacuum and Low-Temperature Characteristics of Silicon Oxynitride-Based Bipolar RRAM. *Micromachines* 2012, 3, 604. [CrossRef]

26. Larentis, S.; Nardi, F.; Balatti, S.; Gilmer, D.C.; Ielmini, D. Resistive switching by voltage-driven ion migration in bipolar RRAMPart II: Modeling. *IEEE Trans. Electron Devices* 2012, 59, 2468–2475. [CrossRef]

27. Omura, Y.; Yamaguchi, R.; Sato, S. Study on the Impacts of Hole Injection and Inclusion of Sub-Oxide and Metallic Si Atoms on Repeatable Resistance Switching of Sputter-Deposited Silicon Oxide Films. *IEEE Trans. Device Mater. Reliab.* 2018, 18, 561–567. [CrossRef]

28. Yamaguchi, R.; Sato, S.; Omura, Y. Roles of chemical stoichiometry and hot electrons in realizing the stable resistive transition of sputter-deposited silicon oxide films. *Jpn. J. Appl. Phys.* 2017, 56, 041301. [CrossRef]

29. Chen, G.Y.; Lee, F.M.; Lin, Y.Y.; Tseng, P.H.; Hsu, K.C.; Lee, D.Y.; Lee, M.H.; Lung, H.L.; Hsieh, K.Y.; Wang, K.C.; et al. The impact of forming temperature and voltage on the reliability of filamentary rram. In Proceedings of the 2019 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), Hsinchu, Taiwan, 22–25 April 2019. [CrossRef]

30. Pic, D.; Goguenheim, D.; Ogier, J.L. Assessment of temperature and voltage accelerating factors for 2.3–3.2 nm SiO2 thin oxides stressed to hard breakdown. *Microelectron. Reliab.* 2008, 48, 335–341. [CrossRef]

31. Kim, Y.H.; Onishi, K.; Kang, C.S.; Cho, H.J.; Choi, R.; Krishnan, S.; Akbar, M.S.; Lee, J.C. Thickness dependence of Weibull slopes of HfO2 gate dielectrics. *IEEE Electron Device Lett.* 2003, 24, 40–42. [CrossRef]

32. Kauerat, T.; Degraeve, R.; Ragnarsson, L.Å.; Roussel, P.; Sahaf, S.; Groeseneken, G.; O’Connor, R. Methodologies for sub-1nm EOT TDDB evaluation. In Proceedings of the 2011 International Reliability Physics Symposium, Monterey, CA, USA, 10–14 April 2011; pp. 7–16. [CrossRef]

33. Govoreanu, B.; Kubicek, S.; Kar, G.; Chen, Y.Y.; Paraschiv, V.; Rakowski, M.; Degraeve, R.; Gouy, L.; Clima, S.; Jossart, N.; et al. Investigation of Forming and Its Controllability in Novel HfO2-Based 1T1R 40nm-Crossbar RRAM Cells. In Proceedings of the 2011 International Conference on Solid State Devices and Materials, Nagoya, Japan, 27–30 September 2011. [CrossRef]

34. Long, S.; Cagli, C.; Perniola, L.; Miranda, E.; Jimenez, D.; Lv, H.; Liu, Q.; Li, L.; Huo, Z.; et al. Compact analytical models for the SET and RESET switching statistics of RRAM inspired in the cell-based percolation model of gate dielectric breakdown. In Proceedings of the 2013 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 14–18 April 2013; pp. 1–8. [CrossRef]

35. Long, S.; Cagli, C.; Ielmini, D.; Liu, M.; Suñé, J. Reset statistics of nio-based resistive switching memories. *IEEE Electron Device Lett.* 2011, 32, 1570–1572. [CrossRef]

36. Luo, W.C.; Lin, K.L.; Huang, J.J.; Lee, C.L.; Hou, T.H. Rapid prediction of rram reset-state disturb by ramped voltage stress. *IEEE Electron Device Lett.* 2012, 33, 597–599. [CrossRef]

37. Zhang, X.; Xu, L.; Zhang, H.; Liu, J.; Tan, D.; Chen, L.; Ma, Z.; Li, W. Effect of Joule Heating on Resistive Switching Characteristic in AlOx Cells Made by Thermal Oxidation Formation. *Nanoscale Res. Lett.* 2020, 15, 11. [CrossRef]

38. Zhang, P.; Ang, Y.S.; Garner, A.L.; Val/terms, A.; Luginsland, J.W.; Ang, L.K. Space-charge limited current in nanodiodes: Ballistic, collisional, and dynamical effects. *J. Appl. Phys.* 2021, 129, 100902. [CrossRef]