Nanostructured bulk Si for thermoelectrics synthesized by surface diffusion/sintering doping

Sora-at Tanusilp, a Naoki Sadayori* b and Ken Kurosaki* acde

Nanostructured bulk silicon (bulk nano-Si) has attracted attention as an advanced thermoelectric (TE) material due to its abundance and low toxicity. However, oxidation will occur easily when bulk nano-Si is synthesized by a conventional method, which deteriorates the TE performance. Various methods to prevent such oxidation have been proposed but they need specific techniques and are thus expensive. Here, we propose a simple and cost-effective method named Surface Diffusion/Sintering Doping (SDSD) to synthesize bulk nano-Si for TEs. SDSD utilizes Si nanoparticles whose surface is coated with a native thin oxide layer. SDSD is composed of two steps, (1) a molecular precursor containing a doping element is added onto the oxide layer of Si nanoparticles and (2) the nanoparticles are sintered into a bulk state. During sintering, the doping element diffuses through the oxide layer forming conductive paths, which results in a high carrier concentration as well as high mobility. Furthermore, owing to the nanostructures, low lattice thermal conductivity (κlat) is also achieved, which is an ideal situation for TEs. In this study, we show that P-doped bulk nano-Si synthesized by SDSD shows good TE performance due to its high carrier concentration, high carrier mobility, and low κlat. Since SDSD takes advantage of oxidation, it is cost-effective and suitable for mass production to synthesize bulk nano-Si for TEs.

1. Introduction

Thermoelectrics (TEs) can convert heat gradients into electricity and vice versa, making them important to the future of power generation from waste heat.1 The effectiveness of TE materials is quantified by the dimensionless figure of merit (zT = S2σT/κel + κlat), where S, σ, T, κel, and κlat are the Seebeck coefficient, electrical conductivity, absolute temperature, and electronic and lattice components of the thermal conductivity, respectively).2 Current TE materials such as Bi2Te3 and PbTe contain highly toxic and/or rare elements, which limits their wide utilization in consumer markets. Thus, many wish to develop a high-zT material made from inexpensive, non-toxic, and Earth-abundant elements.

Si is a typical representative of such elements. Conventional bulk Si exhibits good electrical properties (i.e., high S2σ), while its κlat is high (>100 W m−1 K−1), leading to a zT of ~0.01 at room temperature.3 An ideal way to enhance zT is by scattering phonons without scattering electrons, which leads to decrease in κlat with maintaining high S2σ, results in enhanced zT. This situation can be realized by nanostructuring.4–7

A traditional method to synthesis nanostructured bulk Si (bulk nano-Si) is consolidating fine nanoparticles of highly doped Si through ball milling (BM) followed by hot pressing or spark plasma sintering (SPS). This method has been demonstrated to synthesis various nanostructured bulk TE materials, including Bi2Te3-based alloys.8 However, the procedure should be done under a carefully controlled inert atmosphere to prevent oxidation of the surface of nanoparticles, because the oxide layer scatters charge carriers significantly, results in poor electrical conduction.

Monolayer doping (MLD) for Si wafers has been proposed by Javey et al.9 MLD is a method of surface diffusion doping and composed of two steps generally. The first step is adding of precursor molecules having doping elements onto the wafer surface, and the next step is thermal annealing to decompose the precursor molecules followed by diffusing the doping elements into inside of the Si wafer. MLD has been applied to develop various advanced nanostructured devices,10–14 including nanowire field effect transistor,12 nanoimprinted ultra-shallow junction for three dimensional architecture integrated circuit,13 and high-efficiency photovoltaics.14 To the best of our knowledge, there is no example of MLD or related surface diffusion doping for Si nanoparticles to synthesize bulk nano-Si for TEs.

Here, we propose an effective method named Surface Diffusion/Sintering Doping (SDSD) to synthesize bulk nano-Si.
SDSD is composed of MLD and SPS, in which Si nanoparticles coated with a suitable precursor containing desired amounts of a doping element is sintered by SPS. During the SPS, not only sintering but also diffusing of the doping element from the precursor into Si occur, which realizes to synthesize bulk nano-Si with desired carrier type and concentration.

2. Experimental section

Fine Si nanoparticles were prepared by ball-milling from commercial non-doped Si powders (Kojundo Chemical Laboratory Co., Ltd., 3N, particle size: 5 μm). The ball-milling was performed in 2-propanol (Kanto Chemical Co., Inc.) under a nitrogen atmosphere using Microbead mill MSC100 (Nippon Coke & Engineering Co., Ltd.). The size of thus obtained Si nanoparticles was determined by a dynamic light scattering (DLS) method using Microtrac MT3300EXII (MicrotracBEL Co.). In the present study, a phosphonate precursor was selected as the precursor to synthesize P-doped n-type bulk nano-Si. The phosphonate precursor, R-CH2-P(=O)(OR1)2 (R, R1 = alkyl), is a proprietary developed material provided by Nitto Denko Corporation. An elemental analysis has proved that the precursor contains 20.1 wt% P. Appropriate amounts of the phosphonate precursor and Si nanoparticles were dispersed in 2-propanol to coat the phosphonate precursor onto the surface of the Si nanopowder. After stirring for 1 hour, the mixtures were centrifuged and decanted to remove the supernatant, then dried in vacuum. The amounts of the phosphonate precursor were set as 0 to 30 wt% in total amounts of the mixtures, corresponding to 0–9% molar parts of precursor phosphorus to Si. The obtained mixtures were consolidating by SPS using SPS-1030 (Sumitomo Coal Mining Co., Ltd.) with uniaxial pressure of 80 MPa at 1373 K for 10 min in an Ar atmosphere to form bulk-state samples.

The phase state was checked at room temperature by powder X-ray diffraction analysis using Ultima IV (Rigaku Co.) with Cu Kα radiation. The microstructure and element distribution of the bulk samples were analyzed by field-emission transmission electron microscopy (FE-TEM) at 200 kV using JEM-2800 (JEOL Ltd.) and energy dispersive X-ray analysis (EDX) using NORAN System 7 (Thermo Fisher Scientific Inc.). S and σ of the bulk samples were measured simultaneously from room temperature to 1073 K using ZEM-3 (ADVANCE RIKO, Inc.) under a He atmosphere. The Hall coefficient ($R_H$) was measured by the van der Pauw technique using Resistest8300 (TOYO Co.) from room temperature to 773 K in vacuum under an applied magnetic field of 0.5 T. The Hall carrier concentration ($n_H$) and Hall mobility ($\mu_H$) were calculated from $R_H$ assuming a single-band model and a Hall factor of 1; i.e., $n_H = 1/eR_H$ and $\mu_H = \sigma R_H$, where $e$ is the elementary electric charge. $\kappa$ was calculated by $\kappa = \alpha C_p d$, where $\alpha$, $C_p$, and $d$ are the thermal diffusivity, heat capacity, and density, respectively. $\alpha$ was measured from room temperature to 1073 K by a flash diffusivity method using LFA-457 (NETZSCH). $C_p$ was estimated from the Dulong–Petit model, $C_p = 3nR$, where $n$ and $R$ are the number of atoms per formula unit and the gas constant, respectively. $d$ was calculated from the measured weight and dimensions of the bulk samples. $k_{\text{lat}}$ was calculated by subtracting $\kappa_{\text{el}}$ from $\kappa$, where $\kappa_{\text{el}}$ was estimated by the Wiedemann–Franz law, i.e., $\kappa_{\text{el}} = L\sigma T$ ($L$ is the Lorenz number: $2.44 \times 10^{-8}$ W K$^{-2}$). Each TE property was repeatedly measured a few times at each measurement temperature; the 10% deviation for $zT$ was approximately evaluated from 2%, 3%, and 3% deviations for $S$, $\sigma$, and $\kappa$, respectively.

3. Results and discussion

The powder XRD pattern of the Si nanoparticles (Fig. 1a) shows broad peaks. The average particle diameter determined by DLS and the crystallite size determined from the XRD pattern are 0.6 μm and 25 nm, respectively. On the other hand, the powder XRD pattern of a bulk sample (Fig. 1b) whose doping level is 9% molar parts to Si shows sharp peaks compared with the Si nanoparticles, meaning that grain growth occurs during SPS.

To confirm the surface diffusion, two bulk samples with the same doping level of 2% molar parts to Si were synthesized and

---

**Fig. 1** Powder XRD patterns of (a) the Si nanoparticles and (b) a bulk sample whose doping level is 9% molar parts to Si.
characterized by TEM/EDX. One was incompletely sintered by SPS at 873 K and the other was fully sintered by SPS at 1373 K. The density values of the bulk samples synthesized by SPS at 873 K and 1373 K are 1.8 g cm$^{-3}$ (77% T.D.) and 2.3 g cm$^{-3}$ (99% T.D.), respectively. The Si grains of the incompletely sintered sample are rectangular-shaped with the size of a few hundred nanometers (Fig. 2a and b). Further, the EDX analysis reveals that almost all P exist at the grain boundaries, meaning that the surface diffusion does not occur at this stage. On the other hand, the fully sintered sample is composed of isotropic

![Fig. 2](image_url)

(a and c) TEM image together with the EDX mappings of P and (b and d) EDX mappings of Si. (a and b) For the incompletely sintered sample and (c and d) for the fully sintered sample. (e) STEM image of the fully sintered sample. The doping level of the samples is 2% molar parts to Si.

![Fig. 3](image_url)

SEM images for the fracture surface of the bulk sample synthesized by SPS at 1373 K. The doping level of the sample is 3% molar parts to Si. The two images are obtained from the same sample; left: low magnification, right: high magnification.

![Fig. 4](image_url)

(a) Carrier concentration, $n_H$, and (b) mobility, $\mu_H$, as a function of the doping level, $x$% molar parts to Si. All the data are obtained at room temperature.
grains, in which P is dispersed and almost all P exist in the grains (Fig. 2c and d). As can be confirmed by the TEM image (Fig. 2e), the fully sintered sample shows dense structure with the grain sizes varying from tens to hundred nanometers. The scanning electron microscope (SEM) images for the fracture surface of the bulk sample synthesized by SPS at 1373 K are shown in Fig. 3. The doping level of the sample is 3% molar parts to Si. The SEM observation was performed at room temperature in vacuum using HITACHI S-3400N. From the SEM images, it can be confirmed that a dense and crack-free bulk sample with the grain size of approximately 0.2 μm is obtained. Since the precursor that we used is easy to burn, it is considered that hydrogen and carbon are evaporated in the form of CO₂ and H₂O during sintering. According to the quantitative EDX analysis of the sintered bulk samples, the amount of hydrogen and carbon are below the detection limit. These results mean that the surface diffusion as well as sintering doping are successfully carried out during SPS at 1373 K.

By increasing the amount of the phosphonate precursor added onto the surface of the Si nanoparticles, the n_H of the bulk samples increases (Fig. 4a). The maximum n_H value is 2.0 × 10²⁰ cm⁻³ obtained at the doping level of 2% molar parts to Si, then saturates. Note that here, the μ_H continues to increase and keeps high values under the saturated carrier concentration region (Fig. 4b). Native oxide layer on the Si nanoparticles is needed for effective binding of the phosphonate precursor onto

Fig. 5  Temperature dependences of (a) Seebeck coefficient, S, (b) electrical conductivity, σ, (c) power factor, S²σ, (d) thermal conductivity, κ, (e) lattice thermal conductivity, κ_latt, and (f) dimensionless figure of merit, zT of the bulk samples with the doping level of x% molar parts to Si. The zT data for typical non-nanostructured n-type bulk Si are shown as a solid line for comparison.
All bulk samples show negative $S$ values. Furthermore, for all samples, the absolute $S$ show positive temperature dependence while the $\sigma$ show negative temperature dependence (Fig. 5a and b). These results mean that the n-type doping is successfully done. Results of the high-temperature Hall measurement for a bulk sample whose doping level is 3% molar parts to Si are shown in Fig. 6. The $n_H$ keeps almost constant even though temperature increases, meaning that the carriers are sufficiently doped up to the degenerated level. On the other hand, with increasing temperature, the $\mu_H$ decreases with $\mu_H \propto T^{-0.2}$ (up to 500 K) and $\mu_H \propto T^{-0.5}$ (from 500 to 773 K), suggesting that the scattering mechanism changes at around 500 K. Below 500 K, the impurity scattering ($\mu_{imp} \propto T^{2.5}$) is more predominant than the acoustic phonon scattering ($\mu_{ac} \propto T^{-1.5}$), while above 500 K, the acoustic phonon scattering become more predominant. The $S$ and $\sigma$ vary in accordance with the doping level, i.e., high doping level leads to low absolute $S$ but high $\sigma$. As the results, high power factor $S^2\sigma = 2.5$ mW m$^{-1}$ K$^{-2}$ at around 1000 K in maximum is obtained for the bulk sample with the doping level of 9% molar parts to Si corresponding to the carrier concentration of $1.7 \times 10^{20}$ cm$^{-3}$ at room temperature (Fig. 5c). Due to the grain boundary phonon scattering in nanoscale, the $\kappa$ and the $\kappa_{flat}$ are significantly reduced (Fig. 5d and e). The oxide thin layer existed at the grain boundaries may scatter phonons effectively. Owing to the simultaneous realization in the high $S^2\sigma$ and low $\kappa_{flat}$, the enhanced $zT = 0.34$ at around 1000 K in maximum is obtained for the bulk sample with the doping level of 9% molar parts to Si (Fig. 5f). This $zT$ value is approximately 2 times larger than typical non-nanostructured n-type bulk Si. 

4. Conclusion

The present study demonstrates that a proposed method named Surface Diffusion/Sintering Doping (SDSD) is effective to synthesize bulk nano-Si for TEs. P-doped n-type bulk nano-Si synthesized by SDSD shows an ideal properties for TEs, i.e., high carrier concentration ($\sim 2.0 \times 10^{20}$ cm$^{-3}$ at room temperature), high carrier mobility ($\sim 35$ cm$^2$ V$^{-1}$ s$^{-1}$ at room temperature), and low lattice thermal conductivity ($\sim 6$ W m$^{-1}$ K$^{-1}$ at 1073 K) are realized at the same time, which results in the enhanced $zT$ of 0.34 at around 1000 K. Since SDSD has high versatility, this method can be applied to other semiconductor/dopant combinations for various applications.

Conflicts of interest

The authors declare no competing financial interest.

Acknowledgements

This work was supported in part by JST, PRESTO Grant Number JPMJPR15R1.

References

1 L. E. Bell, Science, 2008, 321, 1457–1461.
2 G. J. Snyder and E. S. Toberer, Nat. Mater., 2008, 7, 105–144.
3 L. Weber and E. Gmelin, Appl. Phys. A: Solids Surf., 1991, 53, 136–140.
4 M. S. Dresselhaus, G. Chen, M. Y. Tang, R. G. Yang, H. Lee, D. Z. Wang, Z. F. Ren, J. P. Fleurial and P. Gogna, Adv. Mater., 2007, 19, 1043–1053.
5 S. K. Bux, R. G. Blair, P. K. Gogna, H. Lee, G. Chen, M. S. Dresselhaus, R. B. Kaner and J. P. Fleurial, Adv. Funct. Mater., 2009, 19, 2445–2452.
6 A. Yusufu, K. Kurosaki, Y. Miyazaki, M. Ishimaru, A. Kosuga, Y. Ohishi, H. Muta and S. Yamanaka, Nanoscale, 2014, 6, 13921–13927.
7 K. Kurosaki, A. Yusufu, Y. Miyazaki, Y. Ohishi, H. Muta and S. Yamanaka, Mater. Trans., 2016, 57, 1018–1021.
8 B. Poudel, Q. Hao, Y. Ma, Y. Lan, A. Minnich, B. Yu, X. Yan, D. Wang, A. Muto, D. Vashaee, X. Chen, J. Liu, M. S. Dresselhaus, G. Chen and Z. Ren, *Science*, 2008, 320, 634–638.

9 J. C. Ho, R. Yerushalmi, Z. A. Jacobson, Z. Fan, R. L. Alley and A. Javey, *Nat. Mater.*, 2007, 7, 62–67.

10 L. Ye, M. P. de Jong, T. Kudernac, W. G. van der Wiel and J. Huskens, *Mater. Sci. Semicond. Process.*, 2017, 62, 128–134.

11 F. Gao and A. V. Teplyakov, *Appl. Surf. Sci.*, 2017, 399, 375–386.

12 O. Hazut, A. Agarwala, I. Amit, T. Subramani, S. Zaidiner, Y. Rosenwaks and R. Yerushalmi, *ACS Nano*, 2012, 6(11), 10311–10318.

13 W. P. Voorthuijzen, M. D. Yilmaz, W. J. M. Naber, J. Huskens and W. G. van der Wiel, *Adv. Mater.*, 2011, 23(11), 1346–1350.

14 R. A. Puglisi, C. Garozzo, C. Bongiorno, S. Di Franco, M. Italia, G. Mannino, S. Scalese and A. La Magna, *Sol. Energy Mater. Sol. Cells*, 2015, 132, 118–122.

15 M. van Druenen, G. Collins, C. Glynn, C. O’Dwyer and J. D. Holmes, *ACS Appl. Mater. Interfaces*, 2018, 10(2), 2191–2201.

16 S. Wolf, *Microchip Manufacturing*, Lattice Press 2003.

17 Y. Ohishi, J. Xie, Y. Miyazaki, A. Yusufu, H. Muta, K. Kurosaki, S. Yamanaka, N. Uchida and T. Tada, *Jpn. J. Appl. Phys.*, 2015, 54, 071301.