Heterogeneously structured phase-change materials and memory

Wonjun Yang, Namwook Hur, Dong-Hyeok Lim, Hongsik Jeong, and Joonki Suh

ARTICLES YOU MAY BE INTERESTED IN

Intrinsic memristive mechanisms in 2D layered materials for high-performance memory
Journal of Applied Physics 129, 050902 (2021); https://doi.org/10.1063/5.0035764

Phase change materials in photonic devices
Journal of Applied Physics 129, 030902 (2021); https://doi.org/10.1063/5.0027868

Developing solid-state photon upconverters based on sensitized triplet–triplet annihilation
Journal of Applied Physics 129, 050901 (2021); https://doi.org/10.1063/5.0034943
Heterogeneously structured phase-change materials and memory

Cite as: J. Appl. Phys. 129, 050903 (2021); doi: 10.1063/5.0031947
Submitted: 20 October 2020 · Accepted: 4 January 2021 · Published Online: 5 February 2021

Wonjun Yang, Namwook Hur, Dong-Hyeok Lim, Hongsik Jeong, and Joonki Suh

AFFILIATIONS
Department of Materials Science and Engineering, Ulsan National Institute of Science and Technology, Ulsan 44919, Republic of Korea

a)Author to whom correspondence should be addressed: jsuh@unist.ac.kr

ABSTRACT
Phase-change memory (PCM), a non-volatile memory technology, is considered the most promising candidate for storage class memory and neuro-inspired devices. It is generally fabricated based on GeTe–Sb2Te3 pseudo-binary alloys. However, natively, it has technical limitations, such as noise and drift in electrical resistance and high current in operation for real-world device applications. Recently, heterogeneously structured PCMs (HET-PCMs), where phase-change materials are hetero-assembled with functional (barrier) materials in a memory cell, have shown a dramatic enhancement in device performance by reducing such inherent limitations. In this Perspective, we introduce recent developments in HET-PCMs and relevant mechanisms of operation in comparison with those of conventional alloy-type PCMs. We also highlight corresponding device enhancements, particularly their thermal stability, endurance, RESET current density, SET speed, and resistance drift. Last, we provide an outlook on promising research directions for HET-PCMs including PCM-based neuromorphic computing.

Published under license by AIP Publishing. https://doi.org/10.1063/5.0031947

I. INTRODUCTION
The emergence of data-driven technologies demands ultrahigh density and fast-access memories. Traditionally, in the von Neumann architecture, the basic concept of classical computing has a memory hierarchy that ranges from processor cache and dynamic random-access memory (DRAM) to solid-state drives (SSDs). There is a mismatch in operating speed and bandwidth between such memories, which fundamentally limits computing speed and efficiency. In particular, a new element is required to fill the gap between DRAM and SSD. Storage class memory (SCM) was first proposed by IBM as the next-generation class of memory in 2008. Phase-change memory (PCM), which is a random-access memory based on phase-change chalcogenides, has emerged as a leading non-volatile SCM candidate, largely owing to its relatively good scalability, fast operating speed, and multi-level storage ability. In addition, PCM is potentially well-suited to the future neuro-inspired computing systems toward non-von Neumann computing architectures.

Phase-change materials, of which GeTe–Sb2Te3 (GST) pseudo-binary alloys are representative, experience a reversible transformation between the amorphous and crystalline phases, accompanied by a recognizable contrast in electrical resistivity and optical reflectivity. The RESET operation activated by the melt-quenched amorphization process requires a mA-level current, resulting in high power consumption, while the SET programming pulse limits the operating speeds of memories. In addition, conventional alloy-based PCMs suffer from inhomogeneity in their phase and chemical compositions, both spatially and temporally, upon repetitive cycling. This leads to large fluctuations in the electrical resistance of both the SET and RESET states. Owing to the considerable volume difference between the amorphous and crystalline phases, structural relaxation also occurs in the volume-expanded amorphous GST. In short, the high energy consumption and inherent cell variation of PCMs are critical issues that must be addressed for future technological applications of PCM, such as SCM and neuromorphic computing.

To date, a number of attempts have been made to reduce energy consumption and improve the reliability of PCMs. For the former, the RESET current needs to be substantially reduced. One material-based solution is to simply increase the resistance of the crystalline phase with substitutional dopants in alloy-based PCMs. Various dopants have been investigated for GST pseudo-binary alloys, which has successfully led to a 30%–60% reduction in the
RESET current. However, this approach causes poor long-term device stability due to phase segregation. Alternatively, new device structures, such as (i) edge-contact structure, (ii) μ-trench, (iii) confined structure, and (iv) ring-shape, have been proposed to minimize the effective contact area between the PCM layer and the bottom electrode. As expected, the RESET current is dramatically reduced to a few-μA, but the resultant high current density (∼40 MA/cm²) still causes a tolerance issue for metal connecting wires in the circuitry.

More recently, heterogeneously structured PCMs (HET-PCMs) were introduced to represent the best compromise between device performance and consistency. For instance, an interlayer functioning as a thermal barrier can be inserted between the PCM and bottom electrode to effectively localize heating by blocking heat dissipation. This particular type of heterostructured PCM exhibits the desired low operation energy while unexpectedly improving stability-related properties. Another major class of HET-PCMs is based on superlattice-like (SLL) heterostructures; one example is interfacial PCM (iPCM), first proposed by the Tominaga group in 2011. It showed excellent switching responsiveness and consumed substantially less energy during the SET process, possibly due to the confined local atomic switching of Ge atoms. To date, there have been many debates over its novel mechanism of interfacial atomic switching, but it is generally accepted that the increasing number of interfaces introduces a series of thermal boundary resistances, thus potentially enhancing their performance significantly. There have been recent attempts to more actively explore the role of such confinement layers. Ding et al. reported the best device characteristics in their heterostructured PCMs of Sb₂Te₃/TiTe₂ in 2019, underlining a selection rule of the confinement layer.

The aim of this article is to review such impactful results from heterogeneously structured PCMs, mostly in chronological order. In this Perspective article, the development of HET-PCMs is introduced first, followed by a comprehensive comparison of the operating mechanisms of conventional homogeneous PCMs with those of HET-PCMs. Fabrication and device enhancements in HET-PCMs are summarized thoroughly. Last, our perspective on the further optimization required for HET-PCM-based devices and their potential application in neuromorphics is provided.

II. DEVELOPMENT OF HETEROGENEOUS PCMs

One fundamental limitation in implementing PCM as an emerging non-volatile memory (NVM) element originates from the melt-quenching process because it requires high power and introduces a significant amount of stress caused by a volume change of up to 7%. Such Joule-heating-induced phase transitions suffer from critical issues hindering the reliable operation of scaled devices, including thermal instability and resistance drift. Early on, designing a new class of homogeneous alloys was reported as an efficient way to overcome energy consumption and reliability challenges, with pseudo-binary GST, doped GST, and doped Sb₂Te being representative examples. However, device performance is still limited when compared with that of other NVM technologies. More recently, heterogeneously structured PCMs, either using interfacing dissimilar components or adopting SLL multi-stacks, have resulted in marked improvements in device performance in terms of speed, energy efficiency, and reliability. Here, we present a progress report for heterogeneously structured PCMs with superior performance, following a brief review of homogeneous phase-change alloys.

A. Homogeneous phase-change alloys

1. Materials perspective

The first reported electrical switching phenomenon in phase-change materials was by Ovshinsky in 1968, but the applied pulse was too long for immediate use as NVM. A few decades later, phase-change materials based on GST and Ag- and In-doped Sb₂Te (AIST) were tested for use in memory and optical devices, but such conventional phase-change memory still exhibited low SET speed (∼50 ns), poor data retention (∼85°C for 10 years), high-resistance drift (drift exponent: ∼0.101), and high RESET energy. To function as main memory, lower RESET energy and higher endurance are commonly required. More specifically, faster switching speeds are required to replace DRAM, while other technical challenges, such as scalability, manufacturing cost, and data retention, must be addressed to substitute flash memory. To enhance the device performance of PCMs for use as main memory, doped phase-change materials based on GST and GeTe were actively investigated by doping with various elements, such as C, N, O, Cu, Ca, Zn, Ni, Sc, and Si. Thanks to the incorporated dopants, the increased resistivity and crystallization temperature resulted in lower RESET currents and improved retention temperatures in the range of 119–183°C. Theoretically estimated from the first-principles calculation, the local order of the amorphous matrix could show enhanced thermal stability in amorphous doped GST. However, the lack of ABAB-type squared rings, caused by increasing the tetrahedral Ge atoms, limits the extremely fast crystallization speed. Recently, carbon-doped GST with 40 nm nodes was successfully fabricated on an industrial level with a >10² resistance ratio, a high crystallization speed potential of 20 ns, a retention temperature of 128°C, and a high endurance of ∼10⁸ cycles. Although doped GST shows advanced device performance in terms of retention temperature and SET speed, there are still limitations stemming from the trade-off between amorphous stability and SET speed, while the RESET current and endurance properties limit the use of PCM as main memory.

Under the limited material selection of PCMs with the FCC structure of the GST pseudo-binary line, a novel study of TiₓSb₀.₅Teₓ (TST) by Zhu et al. reported simultaneous improvements in the SET speed and stability by doping the hexagonally structured Sb₂Te₃, widely known to possess very fast switching speed. Indeed, TST-based devices showed ten times faster SET speed (∼6 ns at 1.3 V) than GST (∼75 ns at 1.6 V), and the endurance was as high as ∼10⁷ cycles, but its thermal stability still remained inferior to doped GST or GeTe with the reported retention temperatures of 92–141°C. The RESET energy of TST (0.95 × 10⁻⁹ J) for an 80 nm bottom electrode contact (BEC) was much lower than that of conventional GST (4.20 × 10⁻⁹ J). Although the Ti–Te–Ti “extrinsic bond” supported fast nucleation in the hexagonal lattice of TST, the segregated TiTe₂ nano-lamella structures prevented a further reduction of the crystallization time to sub-nanoseconds. Subsequently, various elements, such as Ti, Al, and Sc, were implemented in...
Sb$_2$Te, Sb$_4$Te, and Sb$_2$Te$_3$. Rao et al. introduced Sc-doped Sb$_2$Te$_3$ (SST) with a high device performance, such as an ultra-fast crystallization speed of 0.7 ns compared with GST, as shown in Fig. 1(d). Figure 1(a) shows their selection of dopants, transition metals with a cubic lattice structure, high melting temperature over 900 K, and high cohesive energy with Te. They suggested the mechanism of SST, which showed dominant four-membered rings in amorphous SST in a density functional theory (DFT)-based molecular dynamics (MD) simulation. In Fig. 1(e), every Sc atom has one fourfold ABAB ring, and ∼80%–90% of Sb atoms form ABAB rings, which indicates a high nucleation rate. In contrast, the Sc dopant in Sb$_2$Te$_3$ introduced strong Sc–Te–Sc–Te "extrinsic bonds" with a dominant ABAB ring environment in the amorphous states. These "extrinsic bonds" might act as crystallization nuclei, supporting nucleus growth dominance. Accordingly, SST-based devices possess endurance as high as $10^5$ for 0.8 ns pulse width and $4 \times 10^7$ for 50 ns pulse width, respectively. Although Sc-doped Sb$_2$Te$_3$ has a benefit of fast SET speed, its thermal stability of 87 °C indicates a trade-off in device performance. In order to address the lack of thermal stability, aluminum and scandium have been doped into Sb$_2$Te to enhance device performance while maintaining high crystallization speeds. We note that SST phase-change materials have a great potential to achieve a longer cyclability under fast operating speed <10 ns when the device geometry of SST is further shrunk.

In later studies, Sc-doped GST was introduced to further enhance the retention temperature. In 2018, Sc-doped GST was presented by Wang et al. with thermal stability up to 119 °C, which is higher than those of Sc-doped Sb$_2$Te$_3$ families. In addition, it had a SET speed of ~6 ns at 2.5 V, endurance of ~5 × 10$^6$ cycles, and RESET energies of 3.37 nJ for 190 nm and 0.96 nJ for 80 nm BEC, respectively, which are similar to those of TST. Considering these superior device properties, Sc-doped GST is potentially expected to show the best performance among homogeneous alloys. Therefore, although doping can effectively enhance the retention temperature, a fast crystallization speed of <10 ns has not been reported simultaneously with a high endurance level of over $10^8$ cycles in homogeneous PCMs.

2. Device architecture perspective

We discussed above various ways to increase the efficiency of PCM devices via material design, especially by introducing dopants to conventional phase-change materials. Research studies on improving device efficiency through cell design have also been actively conducted. Since the BEC area and RESET current (thus, energy) are linearly proportional to each other as shown in Fig. 2(a), the strategy to minimize the contact size was primarily considered from a device architectural perspective. Five types of cell structures are introduced including cross-bar array and mushroom, edge-contact, ring, and confined structures, as presented in Figs. 2(b)–2(f).

Basically, a PCM device consists of PCM and an ovonic threshold switching (OTS) selector with an array structure, called a cross-bar array. The OTS selector selects a specific cell for operation, and then the PCM operates with the aid of the imposed electro-thermal energy. As a relatively simple design, the mushroom-structured GST with a 180 nm device, while Sasago et al. implemented a cross-bar array of PCM with poly-Si selectors. The technology node was then reduced to 80 nm and the cell size was minimized to $4 \times F^2$ (where F represents the technology node) in the PCM; the RESET current was gradually reduced to 160 µA.
Another structure is the edge-contact structure. The thin bottom electrode can contact the stair-like GST structure and confine a phase-change region around the edge, which can further reduce the RESET current. Similar to the edge-contact structure, the ring structure and the $\mu$-trench structure were demonstrated to minimize the BEC area. As an effort to reduce the BEC area, other research groups also suggested confined-structure PCMs. Hwang et al. reported the first confined PCM, shrinking the BEC area from 75 nm to 40 nm. A reduction of the writing current was also reported, but it suffered from an abnormal resistance distribution, presumably caused by the poor uniformity of the BEC. A sub-50 nm BEC area was achieved by Lee et al., and the corresponding simulation results supported the finding of low thermal disturbance among adjacent PCM cells.

By further developing the confined structure, a dash-type confined PCM was first realized with a 7.5 nm wide dash-contact, effectively minimizing the technology node to 20 nm by chemical vapor deposition (CVD). Most dash-type confined PCM devices are fabricated utilizing CVD or atomic layer deposition (ALD) to completely fill the high aspect ratio, with its small pore size. Brightsky and co-workers first proposed a dash-confined GST with a metallic nitride surfactant layer for low-resistance drift and multi-level cells (MLCs). Later, other results using various deposition techniques were also reported. In all cases, the metallic surfactant layer could provide a conductive path, making time- and temperature-dependent properties less sensitive for read operations. Specifically, as the current barely affected the partial amorphous region, the drift characteristic was improved. Moreover, due to its catalytic behavior, it also promoted growth near the contact area without any void formation. Recently, Kim et al. suggested the potential for a neuromorphic device with low-resistance drift and 1000 programmable states. Considering the excellent performance of dash-type confined PCM and the need for a device with a smaller pole area, ALD is the most promising method for manufacturing high-density PCM devices, as has been actively studied by Hwang and co-workers and Adinolfi et al. for GST and OTS materials, respectively.

### B. Heterogeneously structured PCMs

Prior to the introduction of iPCM, the main objective of developing heterogeneously structured PCM alloys was MLC implementation despite there being relatively little interest in improving endurance and retention characteristics. On the other hand, there have been many attempts to use heterogeneous structures in thin-film thermoelectric technology through the reduction of thermal conductivity, and Sb$_2$Te$_3$/TiTe$_2$ is a good example of such a heterostructure. Similarly, this concept has been applied to the recent TiTe$_2$/Sb$_2$Te$_3$ HET-PCM application, which is currently attracting enormous interest in the field. Among many device metrics, the most decisive properties of PCMs for SCM or neuromorphic applications are endurance, drift, and MLCs, as stated in the International Roadmap for Devices and Systems (IRDS) 2020 edition. Since the above properties can be much improved in a heterogeneously structured PCM, we present the main research trends in this new group of phase-change materials.

#### 1. Heterogeneous PCM with a single interfacial layer

Generally speaking, Joule heating dominantly occurs near the interface between the PCM and the bottom electrode. Owing to the high thermal conductivity of the metallic electrodes (which is proportional to the electrical conductivity at the given temperature...
according to the Wiedemann–Franz law), generated heat tends to be dissipated into the environment. In addition to the melt-quenching process, considerable heat dissipation is also closely related to inefficient phase-change characteristics. To optimize and design the thermal properties, the development of a heterogeneously structured PCM was suggested, with an additional layer with low thermal conductivity inserted between the PCM and bottom electrode. However, such an interfacial layer can potentially add extra electrical resistances in series, possibly resulting in higher power consumption in operation. Numerous studies have demonstrated heterogeneously structured PCMs by inserting varied (atomically) thin layers, such as fullerene, tungsten oxide, graphene, and MoS₂. These adlayers could act as confined layers, with the characteristics of a thermal barrier or diffusion barrier, to enhance the switching energy efficiency and endurance of the device. Fullerene (C₆₀), tungsten trioxide (WO₃), and titanium dioxide (TiO₂) have been used as thermal confinement layers with low thermal conductivities compared with a tungsten electrode. In those reports, the reduction of the RESET voltage and the increase of SET resistance resulted in an efficient Joule heating process. In particular, Choi et al. suggested an ultrathin (4 nm) interfacial layer of TiO₂, suggesting the possibility of optimizing thermal conductivity and resistance by controlling the film thickness.

Atomic intermixing between such a 3D thermal barrier layer (which has interfacial defects associated with non-saturated bonds on its surface) and the bottom electrode limits the endurance, usually to less than 10⁵ cycles. Ahn et al. reported the effect of a graphene layer, known to be a mechanically, chemically, and thermally stable 2D diffusion barrier. In their work, a graphene layer was located between the GST and W plug as displayed in Fig. 3(a). Although the graphene was just a few atoms thick, its desired properties, such as high thermal boundary resistance (TBR) and minimal electrical contact resistance, resulted in a 40% lower RESET current while maintaining 10⁵ cycles. As shown in Fig. 3(b), when the graphene layer was larger than the dimension of the bottom electrode (control sample), the current level required

![Graphene-PCM device](image)

**Fig. 3.** (a) Cross-sectional HR-TEM image of a graphene-PCM device. (b) RESET current reduction (~40%) in the G-PCM device (with patterned graphene), compared with control samples without the graphene and with a graphene layer, which points to the enhanced confinement of heat by the inserted graphene layer at the interface. Reproduced with permission from Ahn et al., Nano Lett. 15, 6809 (2015). Copyright 2015 American Chemical Society. (c) Cross-sectional HR-TEM image of the MoS₂-PCM device. (d) DC read resistance vs current during RESET for the MoS₂-PCM device. The MoS₂-PCM device shows more than 30% reduction in switching current and power. Reproduced with permission from Neumann et al., Appl. Phys. Lett. 114, 082103 (2019). Copyright 2019 AIP Publishing.
for the RESET operation was higher than in the case of GST without graphene. By contrast, when the graphene layer had dimensions comparable to the bottom electrode (G-PCM), it had fast switching time with a lower current value. This is because the graphene adlayer in G-PCM supports increasing RESET resistance, which makes switching possible even with a lower RESET current. Similarly, Zhu et al. also reported a GST-graphene–GST heterogeneous structure where the active region in the PCM was confined to under the graphene layer, thus significantly decreasing both the RESET current and energy. However, such a small active region could result in only one order of an on/off ratio, which would be a critical issue when determining high- and low-resistance levels. Like graphene, MoS₂ could achieve a reduced effective volume of critical issue when determining high- and low-resistance levels. In their recent research, Neumann et al. introduced a thermal confinement layer using a monolayer of MoS₂ and fabricated a hetero-

device inserted with a three-atom-thick monolayer of MoS₂ (∼6 Å) between GST and BEC (TiN) showed a 30% reduction in switching current and power.

2. SLL phase-change materials

Among the various attempts to lower the switching energy, one of the most notable results was achieved by lowering the dimension of entropic energy loss. As shown in Fig. 4(a), it was possible to reduce the entropic loss by confining the movement of Ge to 1D, and the supporting results also indicate a crystal–crystal phase transition. iPCM, which was first introduced by the Tominaga group, had a sensational impact on stagnant PCM research. With an ultra-delicate fabrication methodology and material design using layer-by-layer composition, many groups have demonstrated improved device performance compared with conventional GST. In this section, we discuss various SLL-PCMs, mainly containing GeTe and Sb₂Te₃ layers.

The first SLL structure of PCM was reported by Chong et al., who prepared GeTe/Sb₂Te₃ (where / represents a van der Waals gap) SLL-PCMs exhibiting lower RESET current (6 mA) compared with a bulk alloy (16 mA) under an identical current pulse width (70 ns) and an endurance of ∼10⁵ cycles. It is noticeable that van der Waals gaps between two adjacent layers still existed even after 10⁶ cycles, suggesting that the lower thermal conductivity of the SLL-PCM could be a reason for the reduced RESET and SET currents. In 2011, Simpson et al. introduced iPCM, which has a layer thickness between 5 Å and 40 Å, made up of GeTe and Sb₂Te₃ layers using physical vapor deposition (PVD). Using a laser static tester, iPCM could be transformed to the SET phase at high power (16.5 mW) in ∼25 ns, but continuous heating resulted in melting and subsequent ablation. In addition to superior properties including the SET and RESET currents and endurance, iPCM had a SET speed four times faster than a GST alloy at low power (9.5 mW). iPCM showed not only a prompt SET operation but also lower power consumption for the SET operation of 11 pJ for iPCM compared to 90 pJ for GST. Moreover, the RESET operation required 0.73 mA at 3.5 V for iPCM, compared with 1.25 mA at 6 V for a GST alloy at the same pulse width of 50 ns, and the endurance was >1 × 10¹⁰ cycles regardless of film thickness. In this study, thermal conductivity was estimated to be 0.33 W m⁻¹ K⁻¹ for iPCM and 0.21 W m⁻¹ K⁻¹ for a GST thin film, differing from previous reports. They explained the above phenomenon in terms of reducing the change in configurational entropy between SET and RESET states by controlling the local atomic switching of Ge atoms. Many studies of GeTe/Sb₂Te₃ SLL-PCM were carried out by industrial [6,7] and academic research groups. Ohyanagi et al. fabricated a 50 nm diameter GeTe/Sb₂Te₃ superlattice, consisting of [GeTe (1 nm)/Sb₂Te₃ (4 nm)]₈, onto the bottom electrode. The GeTe/Sb₂Te₃ had a low RESET current of 70 μA and a high endurance of ∼10⁵ cycles with a fast SET speed of 10 ns. From the same group, Takaura et al. introduced a novel topological switching.
noticed the low RESET voltage (0.6 V) compared with that of GST (1 V). The group also studied the switching mechanism of the GeTe/Sb2Te3 superlattice and revealed that the region around the top GeTe layer in the SLL-PCM was responsible for switching. Additionally, they demonstrated a modified SLL-PCM structure consisting of Sb2Te3 (10 nm)/[GeTe (1 nm)/Sb2Te3 (1 nm)]/Ge50Te50 (3 nm), which had an even lower RESET current of under 60 μA. In more recent studies, Mitrofanov et al. presented the temperature-dependent resistance change of [(GeTe)x/Sb2Te3]10 iPCM on a 3 nm Sb2Te3 seed layer. The iPCM showed a ~10^2 RESET/SET resistance ratio and over 10^7 cycles of endurance. During aging above 150 °C, resistance changed to a new resistance state with 400 times higher SET resistance. Therefore, they concluded that there were originally more than two atomic arrangements of iPCM related to the electrical properties. Okabe et al. studied iPCM by preparing [GeTe (1 nm)/Sb2Te3 (4 nm)]10 with Sb2Te3 as a starting layer on a TiN bottom electrode with a diameter of 80 nm. Varied thicknesses of the GeTe/Sb2Te3 basis showed a proportional relationship with thermal conductivity. They reported the TBR of GeTe/Sb2Te3 as ~3.4 m2 K GW−1, seven times lower than those of the GST/TiN and GST/SiO2 interfaces. Moreover, thermal conductivity was measured as 0.4 W m−1 K−1, which is lower than that of GST (~0.5 W m−1 K−1). However, lower thermal conductivity could not fully explain the reduced RESET current; therefore, they supported it with void formation on the bottom electrode by atomic diffusion, which potentially makes Joule heating more effective. Other groups investigated iPCM with the molecular beam epitaxy (MBE) technique. Bonardi et al. showed that the GeTe/Sb2Te3 iPCM is indeed made up of GST and Sb2Te3 due to the intermixing across the interface between GeTe and Sb2Te3 layers. As shown in Fig. 4(b), such MBE-deposited iPCM showed a higher RESET resistance state compared with bulk GST. From the results, the RESET current of iPCM corresponds to 0.4–0.5 mA (1–1.5 mA for the bulk counterpart), and SET speed and operation energy were also reduced substantially. They suggested that increasing thermal resistance with the existence of van der Waals gaps is a key parameter for such high performance of the device. In these studies, the performance of the iPCM supported the melt-quenching process, which is different from other reports, and the exact mechanism of the iPCM is still under debate in this regard. The SLL structure could also reduce resistance drift, which is critical for operating MLCs. In recent work, Zhou et al. showed a resistance drift of SLL-PCM of 0.02 for GeTe (4 nm)/Sb2Te3 (2 nm) and a further reduction of 0.006 for GeTe (2 nm)/Sb2Te3 (2 nm) compared with that for a GST alloy of 0.16.

3. Stacking confinement layers between phase-change materials

Despite collective efforts to find evidence for order-to-order transition in SLL-PCMs, a convincing experimental observation for a non-melting phase transition has not yet been made. From DFT calculations and sophisticated TEM studies, there is some evidence for thermal-based transitions only. These studies considered that the low operating energy of SLL-PCMs is caused by the increase in thermal confinement due to multiple interfaces. Since then, attempts have been made to optimize the properties of SLL-PCMs using different thermal confinement layers. There have also been many reports about a combination of two different PCMs or a combination of one PCM and one blocking layer, such as GaSb/Sb2Te3, GeTe/Sb2Te3, TiTe2/Sb2Te3, and V2O5/Sb2Te3 with other SLL PCMs. Most of the results reported enhanced thermal stability, reasonably good endurance over 10^7 cycles, and a higher on-off ratio.

Among them, Ding et al. reported the most remarkable device performance using a delicately designed multilayer HET-PCM with confinement layers. They chose a confinement layer under a well-defined selection rule: higher melting temperature, smaller in-plane lattice parameter, chemical stability, octahedral local atomic arrangement, high thermal resistivity, similar electrical resistance, and a compatible complementary metal–oxide–semiconductor process. Under these criteria, the confinement layers performed many functional duties, such as effective diffusion and thermal barriers, interface protection, promoting crystallization, and controlling the resistance window. TiTe2, a transition metal dichalcogenide (MX2), was employed as a confinement layer to simultaneously satisfy all of the properties (a Tm of ~1470 K, a thermal conductivity of ~0.12 W m−1 K−1, and a lattice constant of ~3.78 Å) and stacked with Sb2Te3 as the phase-change material (~900 K, ~0.78 W m−1 K−1, and ~4.26 Å). The HET-PCM consisted of TiTe2 (~3 nm)/Sb2Te3 (~5 nm) with a total thickness of ~69 nm. Owing to the diffusion barrier characteristics, the device showed reduced fluctuations in electrical resistance for both RESET and SET states compared with those of the GST-based device. In addition, thanks to the simple composition (binary) of quasi-2D Sb2Te3 blocks, the stochastic property was markedly reduced, leading to far more consistent conductance. The HET-PCM device also showed extremely low drift in the RESET state due to the diminishing content of Ge-related structural defects and nano-sized effects that suppress atomic diffusion dynamics near TiTe2 walls. In addition, the low-resistance drift of ~0.005 was 50 times lower than that of the GST alloy (~0.11) by suppressing the through-plane heat loss during programming. In Fig. 4(c), RESET energy was calculated as 0.91 and 7.35 nJ for the HET-PCM and GST alloy, respectively, at the bottom electrode with a diameter of 190 nm. When the diameter was reduced to 80 nm, the RESET energy was also reduced to 0.27 nJ and 2.10 nJ, respectively, via effective Joule heating. The power consumption of the HET-PCM was then reduced by more than 87% due to enhanced thermal barrier resistance and diminished melting region. Furthermore, the device showed ~8 ns SET speed at ~1.5 V, whereas the Sb2Te3 film required ~4 V for change at ~8 ns. Also, the endurance of ~2×10^5 was 3 orders greater than that of the GST alloy (~10^4 cycles).

In addition to such greatly enhanced performance, the HET-PCM device also showed a continuum of electrical resistance values, which can potentially be used for neuro-inspired computing. The continuous conductance change can be achieved by either the iterative RESET operation or the cumulative SET operation. More interestingly, owing to the high accuracy of the cumulative SET operation, it seems to offer more than 5 bits of distinctive MLCs. These memory cells already showed high accuracy vector-matrix multiplications and pattern classifications. Shen et al. also studied a [TiTe2 (2.6 nm)/Sb2Te3 (8 nm)] SLL-PCM in comparison...
with Ti-doped Sb$_2$Te$_3$ and GeTe/Sb$_2$Te$_3$ iPCM. Since this HET-PCM structure was not fabricated by delicate van der Waals epitaxy, both the Sb$_2$Te$_3$ and TiTe$_2$ layers suffered from intermixing of cations (Sb$_2$Te$_3$ $\sim$ 15 at. %, TiTe$_2$ $\sim$ 10 at. %). Considering the GeTe layer contained less than 30% of Ge atoms even in the center of the GeTe block in the SLL GeTe/Sb$_2$Te$_3$, and only 22 at. % of Sb atoms were visible in the Sb$_2$Te$_3$ block, the TiTe$_2$/Sb$_2$Te$_3$ multilayer did not show strong intermixing, which is possibly responsible for the long endurance property ($\sim 2 \times 10^7$ cycles). In addition, the RESET current density of the TiTe$_2$/Sb$_2$Te$_3$ was around 1.8 MA/cm$^2$, which is an order lower than the iPCM ($\sim 19$ MA/cm$^2$), and it exhibited a much faster SET speed of 10 ns comparable to the cases of iPCM and GST alloys at the same required voltage.\cite{88}

III. PHASE TRANSITION MECHANISM IN PCMs

A. Conventional PCMs

Earlier studies of phase-change materials using X-ray absorption spectroscopy showed evidence of different local structures between the crystalline and amorphous phases. In the crystalline phase, Ge atoms were octahedrally coordinated, and in the amorphous phase, they had a tetrahedral coordinated structure. To explain the fast reversible phase transition in GST, which has distinct local structures, the umbrella-flip model suggested an atomic flip transition of Ge atoms from octahedral to tetrahedral sites, triggered when the strain relaxation energy was sufficient, as illustrated in Fig. 5(a).\cite{95} Both the amorphous and crystalline phases have many local structures, such as defective octahedral and pyramidal local structures, especially in the case of amorphous GST, where only $\sim$30% of Ge atoms exist on tetrahedral symmetry sites. Subsequent \textit{ab initio} studies based on DFT showed inconsistent results with the umbrella-flip model.\cite{96} Nevertheless, as will be seen in Sec. III B, the idea of the umbrella-flip model provided an important concept for iPCM.

Because all phases of GST within a PCM cell consist of various local structures and the resistance level is affected by the relative volume ratio, it is more difficult to describe the entire system with a simple phase transition model. Therefore, to describe the phase transition characteristics more statistically, a ring statistics analogy using \textit{ab initio} simulations has been applied. Many studies reported that ABAB square fragments (A: Ge, Sb and B: Te) dominated the structure of amorphous GST,\cite{97} and the crystallization process could be explained by ordering of the pre-existing disordered ABAB building blocks. In fact, the roles of vacancies are also important: the vacancies in amorphous GST provide the requisite space for crystallization to occur. ABAB blocks exist even at high temperatures ($>$1000 K). Because the concentration of ABAB blocks, which varies with temperature, determines the maximum cluster size of the connected square rings, it provides important information about the behavior of the crystallization characteristics of the PCM. As illustrated in Fig. 5(b), Kohara et al. claimed that even folded rings, especially dominant ABAB building blocks in melt-quenched amorphous GST, support fast crystallization speed. Owing to the reorientation of disordered ABAB squares, phase transition could be achieved without any broken bonds, as supported by \textit{ab initio} molecular dynamics (AIMD) and reverse
Monte Carlo simulation. In contrast, as-deposited amorphous GST showed that homo-polar (Ge–Ge, Sb–Sb) and Ge–Sb bonding were dominant and acted as crystallization nuclei. Amorphization can be understood as a process in which a specific long bond (>bond cut-off distance) is broken and the central Ge atom changes from a symmetrical three-center Te–Ge–Te to an asymmetrical three-center Te–Ge–Te. This process can be viewed as ordered ABAB blocks being destroyed, resulting in disordered ABAB blocks. In addition, because these asymmetric Te–Ge–Te arrangements have lone-pair electrons at partially hybridized Ge, the amorphous phase can be stabilized by forming Ge–Ge bonds with other asymmetric Te–Ge–Te.

In the case of AIST, there was a broad distribution of numbered rings in the amorphous state, indicating a lack of crystallization nuclei and ABAB squared rings. Moreover, the local environments of Sb atoms showed similar distorted octahedral sites in both a- and c-AIST. Because of these results, crystallization in AIST was suggested as alignment of octahedral Sb bonds along the crystalline c-axis with small displacements of bond-interchange. The bond-interchange model indicated a growth-dominated recrystallization in AIST compared with GST. Although the ring structure model is widely used to explain the phase transition of doped Ge atoms at the interface of two distinct PCMs, which caused efficient reduction of the configurational entropic loss.

Studies by Ohyanagi et al. and Takaura et al. showed similar results to previous research. Hence, the phase change mechanism of the GeTe/Sb2Te3 SLL structure (GST-superlattice or GST-SL) was suggested by order-to-order transition. Generally, order-to-order transition was explained with four types of atomic migration in the GST-SL. Kooi (with no quintuple layers, known as the most stable phase by DFT simulation at lower temperatures), Petrov, inverted Petrov, and Ferro models, as shown in Fig. 5(c). Note that vacancies and adjacent atoms could swap with each other and be replaced by van der Waals gaps in the GST-SL. The most popular order-to-order transition models are the Ferro-to-inverted Petrov and Petrov-to-inverted Petrov models. The Ferro-to-inverted Petrov model suggests that the inverted Petrov structure (high-resistance state) is obtained by only one Ge atom flipping in the Ge–Te layers of the Ferro structure (low-resistance state), while the Petrov-to-inverted Petrov model is represented by two Ge atoms flipping in the Ge–Te layers of the Petrov model. Furthermore, atomic transition in the GST-SL was suggested by two steps of lateral motion of Ge, not in the vertical direction, to present the most stable atomic structure of GST-SL. All of these mechanisms focus on Ge atomic transition with formation of van der Waals gaps, which is a similar concept to that of the umbrella-flip model.

However, cross-sectional high-angle annular dark-field imaging-scanning transmission electron microscopy (HAADF-STEM) of GST-SL showed the Kooi group but no Petrov, inverted Petrov, or Ferro structures. Bang et al. suggested that a mechanism of iPCM should be modified because of the strong dependency of GeTe layers and lack of z-contrast in TEM images of iPCM. In current studies, the evidence for GST/Sb2Te3 intermixing in the GST-SL structure is shown as Ge-enriched GST, nine blocks of GST, or GeSb2Te5 layers. Lotnyk et al. showed chemically driven intermixing between GeTe/Sb2Te3 with the fabrication of Ge-rich GST/Sb2Te3 structures at a low deposition temperature. Therefore, intermixed Ge and Sb atoms toward the van der Waals gaps could be one possible switching mechanism in iPCM. Thanks to TEM studies on iPCM, there are new trials under way to determine the mechanism of GeTe/Sb2Te3, focused on the intermixing atoms between van der Waals gaps, which include ab initio DFT or MD simulations.

Basically, van der Waals gaps consist of vacancy sites; several types of vacancy-supported phase transition models for understanding iPCM can also be applied. As a modified form of the umbrella-flip model called Ge/Sb intermixing, Sb atoms should be interacted with vacancies besides the atomic transition of Ge atoms in iPCM. Saito et al. introduced Ge/Sb intermixing on the cation layer, which is crucial for phase transition in iPCM. In the SET operation, long and low-intensity pulses suggest that pseudo-binary composition (GeTe-Sb2Te3) blocks, such as Ge5Sb2Te5 or Ge1Sb2Te3 blocks, are formed with a van der Waals gap at the center. This is supported by a previous TEM study on iPCM. In contrast, short and high-intensity pulses for the RESET operation would form non-pseudo-binary composition blocks, which would be quenched at the end of the programmed current. As shown in Fig. 5(d), the mechanism is explained by bi-layer switching across the nearest van der Waals gap, resulting in the resistance change. Starting from the hexagonal structure at the SET state, Te atoms near a van der Waals gap form numerous tetrahedral vacancies in the van der Waals gap. In that region, there are two asymmetric compositions of GST blocks, which are separated by the van der Waals gap. When the RESET pulse injects, Ge atoms in the Ge-rich GST block with enough thermal energy switch to the tetrahedral vacancy sites. After a critical quantity of Ge atom switch, Te layers slide across the van der Waals gaps, and energetically more favorable octahedral Ge atoms are automatically formed. This layer sliding results in the transformation of tetrahedral vacancy sites into octahedral vacancy sites. Sb atoms switch to the octahedral vacancy sites, leading to new van der Waals gaps with two
non-pseudo-binary GST blocks. As non-pseudo-binary composition breaks the electronic balance in GST blocks, it forms p-type and n-type GST blocks, resulting in the resistance change. In contrast to the above mechanism, Wang et al. argued that the role of Ge atoms for the switching mechanism in iPCM was not clarified. They fabricated Sb$_2$Te$_3$ with bilayer defects using magnetron sputtering and post-annealing to closely analyze Sb–Te intermixing. The Sb$_2$Te$_3$ thin film consisted of Te layers, each terminated with bilayer defects. Without Ge atoms in this sample, a swapped bilayer formed by Sb–Te intermixing. DFT calculations supported the idea that the intermixed structure had a relatively low energy cost compared with the non-intermixed structure. Therefore, they concluded that Ge atoms were not crucial, but Sb–Te intermixing showed a more essential role in stabilizing swapped bilayers.

Subsequently, Han et al. investigated Ge/Sb intermixing in iPCM using the four interfacial intermixing models, Kooi, Ferro, Petrov, and inverted Petrov, with different Ge/Sb intermixing ratios (25:75, 50:50, and 75:25). Different values of the intermixing ratio were chosen based on the results of TEM observations by different groups. As the Ferro-based structure is known as the most favorable structure for iPCM at high temperatures, that was the structure they chose for MD simulations. Interestingly, the results claimed that the first switching atom was dependent on the Ge/Sb intermixing ratio. For the 25:75 ratio, the Sb atom would first be switched in the phase transition mechanism. In contrast, for the 50:50 and 75:25 ratios, the Ge atom would take the role of the Sb atom. To elucidate this mechanism, the electron localization function of the relaxed intermixing models near the van der Waal gap suggested that the weakest bond in each structure may change Sb–Te to Ge–Te. From these simulation results, a discussion of switched atom priority in various iPCM operating situations is introduced.

Based on the device performance results of recent iPCMs, in 2019, Okabe et al. suggested that effective Joule heating was the main reason for the lower thermal conductivity in iPCM and void formation above the bottom electrode at high deposition temperatures. In their study, the iPCM performance supported the melt-quenching process, which is similar to results from the Kooi group. Given the varying views, the phase transition mechanism in iPCM needs further debate. The case of order-to-order transition models, they could be applied to designing a broad variety of engineered 2D van der Waals solids.

Recently, the interfacially induced epitaxial growth of GeSb$_2$Te$_4$ on Sb$_2$Te$_3$ templates was introduced with [(GST)$_i$/ (Sb$_2$Te$_3$)$_j$]$_x$. As the melting temperatures of GST and Sb$_2$Te$_3$ were 862 K and 998 K, respectively, the Sb$_2$Te$_3$ layer existed after the SET operation. AIMD results showed that the Sb$_2$Te$_3$ template GST could fully crystallize in 80 ps, while the GST template amorphous state could not. Thanks to more unpaired electrons with less antibonding on Sb$_2$Te$_3$ surfaces, a faster growth-dominant switching mechanism was suggested in GST/Sb$_2$Te$_3$ SLL.

IV. FABRICATION AND DEVICE PERFORMANCE
A. Deposition and fabrication processing

Following the introduction of the GeTe/Sb$_2$Te$_3$ PCM in 2007, such superlattice PCM devices (SL-PCM) have been extensively studied for realizing high-performance, multi-level, low-power emerging NVM technologies. Another simple HET-PCM structure can be realized by inserting atomically thin films, such as graphene or transition metal dichalcogenides, between the phase change materials and bottom electrode heater, forming a single hetero-interface with atomic sharpness. A major role of such 2D material-based interlayers in HET-PCMs is as thermal diffusion barrier and a charge injector. Most recently, atomically sharp hetero-surfaces in Sb$_2$Te$_3$/(Ti, Sn) HET-PCM reportedly improved noise and drift characteristics.

Here, we focus on how to realize such HET-PCMs, mainly with complicated SLL structures, with deposition methods including the widely adopted PVD techniques, such as sputtering, molecular beam epitaxy (MBE), and pulsed laser deposition (PLD), as well as ALD.

The most widely investigated SL-PCM, GeTe/Sb$_2$Te$_3$, which has excellent phase transition memory characteristics, is fabricated by sputtering onto various substrates, e.g., Si (100) and (111), SiO$_x$ amorphous Si, WSi, TiN, Al$_2$O$_3$, and polymer substrates. Sputtering produces highly oriented thin films on most substrates, even a polymer. As shown in Fig. 6(a), an out-of-plane XRD pattern shows highly (001) textured GST-SL films on Si (100), In the Tominaga group’s work, sputtering deposition for SL-PCM
generally consists of three steps. The first step is surface treatment. For example, Ar plasma treatment is used to remove the native oxide of the Si substrate surface or surface oxide of the electrode surface. The surface of the Si substrate becomes amorphous Si after the Ar plasma process. The second step is to form a seed layer. After depositing an as-grown amorphous Sb2Te3 film of ∼3 nm, heat treatment at ∼250 °C is performed. Due to differences in selective reactivity between Sb–Si and Te–Si, Te is the dominant chemical bond with the amorphous Si. As a result, an exclusive Te quasi-monolayer is formed on an amorphous Si layer that supports the following growth of highly oriented chalcogenide films. In this case, thanks to the van der Waals nature of Sb2Te3, a highly crystalline thin film with >100 nm in-plane grain size and textured along [0001] can be acquired regardless of the substrates used for growth. When the seed layer is GeTe, it is reportedly known to obtain alloys, not superlattice structures, whereas a Sb2Te3 seed layer prior to SL-PCM improves the quality of textured crystalline films. As the third step, alternative deposition (GeTe/Sb2Te3) is conducted at the same temperature (∼200–250 °C) with various units and total layer thicknesses. Optimal growth temperatures reported in the literature are in the range of 230–250 °C. Below 200 °C, amorphous or polycrystalline Sb2Te3 films are obtained, and above 250 °C, Te desorption impedes stoichiometric deposition. However, the GeTe layer is known to be thermodynamically unstable between Sb2Te3 slabs at a temperature of ∼250 °C, and most of the GeTe layers start to intermix with the Sb2Te3 slabs. As shown in Fig. 6(b), during the GeTe deposition sequence, some of the Ge atoms are replaced with the outermost Sb cation site in the Sb2Te3 block, and the Ge atoms gradually permeate into the center of the Sb2Te3 block because the central Sb cation site is energetically favored by the Ge atom, resulting in the formation of a GeTe layer in the Sb2Te3. Despite such intermixing, the sputtering method described above is considered to have the most advantages for making SLL structures compared to other deposition methods.

In addition, when Sb2Te3 is used as a single target, a thin film with Te deficiency often appears. A Te deficiency of greater than 4% leads to misorientation of the atomic planes of the superlattice by a few degrees with respect to the substrate. This can be beneficial for synthesizing stoichiometric superlattices under a Te-rich deposition environment by co-sputtering the Te target with Sb2Te3. Saito et al. recently described this approach as the most important strategy for preparing stoichiometric, well-oriented SL-PCM films. They demonstrated that stoichiometric films can be successfully obtained from an Sb33Te67 target with much increased x-ray diffraction peak intensity. Recently, Hinterp et al. succeeded in depositing highly textured Sb2Te3 thin films on W, TiN, amorphous Si, and native thermal silicon oxide layers. Because native oxide layers and polyimide substrates can also lead to the formation of a surface layer containing a few Te terminated planes, it is essential in the future to investigate the different principles behind the formation of a Te terminated layer on different substrates.

MBE growth requires a more delicate surface treatment; therefore, there are more restrictions on the choice of the substrate than with sputtering. Of course, in the case of an amorphous substrate such as SiO2, textured SL-GST can be synthesized if a substrate surface treatment, such as Ar+ sputtering or exposure to a 20 keV electron beam, is performed. However, for most other cases, SL-PCM synthesis is performed using a Si(111) – (√3 × √3)R30°–Sh passivated substrate. Because the close-packed planes of Si and Sb2Te3 have lattice mismatches as large as ∼11%, GST-SL is typically grown on Sb-passivated Si(111). For example, in-plane twisted domains are observed in GST-SL films on a Si(111) substrate, while they are suppressed in GST-SL films on an Sb-passivated Si(111) substrate. Using MBE, growth can be initiated with GeTe as well as with Sb2Te3, but lower interfacial roughness and narrower peaks are obtained when starting with Sb2Te3. In addition, many studies have been published directly showing that GeTe–Sb2Te3 superlattices reconfigure into alternating GST and Sb2Te3 when grown at the usual temperature of 230 °C and completely reconfigure into the trigonal structure of GST when annealed at 400 °C. This originates from the thermodynamic tendency of Ge atoms to diffuse into an Sb2Te3 slab.

For the PLD technique, the detailed process is described elsewhere, and only a few points will be considered here. With PLD technology, prior to the growth of GeTe thin films, a high-quality seeding layer of Sb2Te3 (∼250 °C) is required on a Si(111) substrate. In the subsequent processes, there are also problems similar to those encountered by sputtering and MBE, such that, instead of GeTe/Sb2Te3 sequential layers, a GST/Sb2Te3 structure appears. To address this, a deposition method to minimize intermixing was attempted by reducing the temperature to ∼140 °C after forming the seed layer. GeSbTe building blocks were still observed, and intermixed GeSb also appeared in the outermost cation layer. Thus, despite various improved deposition methodologies, there are few convincing ways to make SL GeTe/Sb2Te3 without Ge–Sb intermixing in the cation layer. Considering that the most problematic part of PCM originates from the melt-quenching process of GST alloys, research on SL-PCM synthesis, which is essential for implementing the floating process of a Ge–Te layer or TRAM, is very meaningful. Ding et al. reported recently the results of optimizing the thermal barrier layer properties of SL-Sb2Te3/TiTe2, resulting in improved drift performance. This study originated from a method to recognize and effectively utilize melt-quenched processes in SL-PCM. The synthesis method proceeds as that for SL-GeTe/Sb2Te3 except for the high temperature of ∼300 °C. The development of CVD or ALD for SL-PCM formation is still in its early stages. The main targets of development for ALD-grown PCM thin films are the +2 oxidation state of the Ge precursor, the Te precursor with higher reactivity, the precursor for high density, and the development of process methods for stoichiometric as-deposited films. That is, the main goal is to synthesize an improved thin film alloy of GeTe–Sb2Te3 tie-line, and recently, attempts have been made to prevent phase separation with GST124, Sb2Te3, etc., even after the subsequent heat treatment. From the superlattice point of view, the chemical adsorption capacity of elements is insufficient compared to those of other thin films; therefore, the intermixing and alloying problems appear to be more serious than in any other PVD-based as-grown thin films. At the current level, following the quality of sputtering, a GST alloy is a realistic goal, and the development of a superlattice thin film is not expected in the near future.

B. Device performance

In Sec. II, we discussed the device performance of various phase-change materials, such as doped PCM and SLL-PCM. For
device applications based on PCMs, a few key performance parameters, including (1) thermal stability and SET speed and (2) resistance drift and RESET current density, should be considered.

1. Thermal stability and SET speed

Thermal stability is a fundamentally important parameter for memory devices to retain their information under dynamic thermal cycles.\(^{125}\) For phase-change materials, thermal stability is generally considered for the amorphous phase. When a sufficient amount of heat is supplied either during a read operation or from adjacent cells, the amorphous phase tends to be reconstructed by local crystallization. As a result, the RESET resistance becomes reduced, and the data recorded in the phase-change material can be unintentionally perturbed. In a memory device, one major parameter for gauging thermal stability is the retention temperature \(T_{\text{ret}}\), which is defined as the available data retention temperature for 10 years. The retention temperature can be determined from the Arrhenius equation, \(t = \tau \exp(-E_a/k_BT_{\text{ret}})\), where \(\tau\) is a proportional time constant and \(E_a\) is the activation energy of crystallization. The failure time \(t\) is defined as the time taken for the initial resistance value to drop by half, which is usually 10 years.

The superior thermal stability observed in HET-PCMs recently has drawn much attention.\(^{126,127}\) Basically, as the surface-to-volume ratio increases, the interfacial energy plays an important role for various material properties including the phase transformation characteristics. Recently, Wang et al.\(^{127}\) showed enhanced phase-change properties in terms of size and interfacial effects. In their work, the crystallization temperature \(T_c\) of the Sb\(_2\)Se is increased as the film thickness increases, especially below 10 nm. The increase of the surface area-to-volume ratio leads to an increase in the activation energy, which is in good agreement with the model based on the Gibbs free energy calculation.\(^{128}\) In addition, the VO\(_2\)-covered Sb\(_2\)Se film has a higher \(T_c\) than the uncovered film, which is due to the fact that additional interface energy generated by the interface layer enhances the nucleation barriers.\(^{129}\)

Typically, the crystallization temperatures are closely related to thermal stability of the material. According to the Arrhenius equation, the 10-year data retention temperature increases with decreasing thickness and the VO\(_2\)-covered films have slightly longer data retention than the uncovered ones. In addition, the crystallization behavior can be obtained from temperature and thickness dependent resistance data. The kinetic exponent \((n)\) determined from the Johnson–Mehl–Avrami (JMA) model\(^{130}\) reduces to around 1.5 as the film thickness decreases from 50 nm to 2 nm. The kinetic exponent value seems to decrease monotonically with increasing temperature, which means that the crystallization process changes gradually from the nucleation-dominated mode into a nucleation-grain-growth hybrid mode.\(^{131}\) Specifically, the crystallization behavior of an ultrathin film (2–5 nm) can be characterized as the 1D growth-dominated mode with a high crystallization rate.\(^{132}\) In addition, as the film thickness increases from 2 nm to 50 nm, the average kinetic exponent initially increases and then decreases. This slope variation is due to the size effect of the film.\(^{133}\)

This also supports the notion that the crystallization behavior can change from a 1D growth-dominated mode for 2 nm and 5 nm thin films to a nucleation-grain-growth hybrid mode for thicker films. This mechanism change leads to a reduction in critical crystalline cluster size, which is associated with the energy barrier between amorphous (amor) and crystalline (cry) states. Consequently, the reduced surface of the related crystalline-amorphous boundary leads to a decrease in the energy barrier for crystallization \(E_B\).\(^{134}\) The crystallization rate typically enhances with decreasing \(E_B\), and therefore, scaling the thickness diminishes the crystallization time of PCM. The influence of an interfacial layer (IFL) on the crystallization time of PCMs can be explicated by the formation energy of a crystalline cluster of size. A threshold size of the crystalline cluster exists at which the IFL/cry-PCM interface energies are comparable to the IFL/amor-PCM interface energies. This means that the IFL/amor-PCM interface energy dominates the change in total free energy when the film thickness is larger than the threshold size of the crystalline cluster. Consequently, the energy barrier for crystallization will be reduced owing to the decreasing IFL/cry-PCM interface, providing an acceleration of the crystallization rate. For those reasons, both the PCM thickness decrease and the coverage of IFL can lead to a reduced crystallization time.

2. Resistance drift and RESET current density

In Sec. IV B1, the improvement of SET speed and thermal stability of heterogeneously structured PCM was described from the viewpoint of crystallization kinetics. Of course, the SET operation can be further explained in terms of thermal efficiency, but this section focuses on reset current density and drift, describing the functional aspects of the thermal barrier of IRF and atomic-level chemical aspects.

Resistance drift is the phenomenon of increasing resistance as the structure relaxes, arising from volume expansion of amorphous states in PCM. This phenomenon can be described based on the power law dependence equation \(R(t) = R_0 \left(\frac{t}{\tau}\right)^n\), where \(\tau\) represents the resistance drift coefficient.\(^{135}\) The time-dependent changeable resistance can interrupt and destroy the MLC system, as determined by individual resistance levels. Resistance drift is thus very important in implementing stable MLC devices.\(^{136}\) The resistance drift of various PCM devices is compared in Figs. 7(a)–7(c). The resistance drift coefficient of amorphous GST (a-GST) is known to be 0.101.\(^{137}\) For a closer look at the doped PCM cases, carbon- and nitrogen-doped PCM are shown. C-doped GST had good device performance, but its resistance drift was much higher than that of GST.\(^{137}\) In contrast, N-doped GST had a low-resistance drift of 0.023 similar to that of TST.\(^{136}\) The other two binary alloys, a-Ge\(_{15}\)Te\(_{85}\)\(^{137,138}\) and a-Sb\(_2\)Te\(_3\)\(^{139}\), showed low-resistance drift in the range of \(0.05–0.07\). Further reduction occurred by TST, which had a resistance drift of 0.02.\(^{139}\) In contrast, heterogeneous structures, such as iPCM and HET-PCM, have much lower resistance drifts compared to homogeneous PCM. GeTe/Sb\(_2\)Te\(_3\) iPCM had a value of 0.006, as mentioned in Sec. II.\(^{31}\) The most effective resistance drift was improved by TiTe\(_2\)/Sb\(_2\)Te\(_3\) devices with the remarkably low value of 0.002.\(^{140}\) Ding et al. suggested two reasons for the low drift in a HET-PCM device. First, the HET-PCM presents simplified chemical bonding and structural motifs in amorphous Sb\(_2\)Te\(_3\) compared with other PCMs. Considering sheet resistance
data in Fig. 7(c) where only an ∼5 nm Sb2Te3 thin film is sandwiched by SiO2 layers, regardless of the optimized thermal barrier layer, the sheet resistance can be considered to be due to the characteristics of Sb2Te3 itself. In addition, in the case of Sb2Te3, this does not apply at all since the resistance drift in GeTe and GST alloys is caused mainly by the diminishing content of Ge-related structural defects such as tetrahedral Ge motifs and the reinforcement of structural distortion of octahedral motifs. Second, the nanosize effects can change the structural relaxation dynamics. Specifically, from the DFT calculation, the Te–Te antibonding interaction between the wall and the nearby Te–Sb–Te bonding pairs of Sb2Te3 hindered the reinforcement of structural distortion toward the walls. This also resulted in quenching of atomic diffusion dynamics of supercooled Sb2Te3 liquids and restricting structural relaxation. Interestingly, Ding et al. also showed a dramatic reduction in power consumption for the RESET operation. As earlier shown in Fig. 4(c), they experimented with various electric current pulses of 1000 ns (t). The RESET energy (E) was calculated as \( E = I \times U \times t \) (where I is the RESET current and U the RESET voltage). The RESET energy was 0.91 nJ and 7.35 nJ for the HET-PCM and GST devices, respectively. Decreasing the diameter of the BEC from 190 nm to 80 nm, the RESET energy reduced to 0.27 nJ and 2.10 nJ, respectively. They partly attributed the dramatic enhancement in power consumption to partial melting in the Sb2Te3 and unchanged TiTe2. The TiTe2 confinement layers also enhanced TBR properties, suppressing the through-plane heat loss during programming.

C. Perspective for future device performance

In this section, device performance of various phase change materials has been discussed, including thermal stability, endurance, RESET current density, SET speed, and resistance drift. Discussion of the material design aspect suggested both SLL structures and doped SbTe families have potential for good device performance, though there are still some trade-off issues, such as SET speed and thermal stability. In contrast, HEP-PCM with a confinement layer or a thermal barrier has the potential to enhance device performance effectively with the SLL structure. Therefore, a HET-PCM based on Sb2Te3 is expected to result in remarkable PCM devices. Introducing a fast operation speed and a lower drift coefficient might be beneficial for neuromorphic devices. However, there is still a lack of research on the thermal stability issues of both iPCM and HET-PCM, and further study is required. Nevertheless, heterogeneous phase change materials, especially those introducing various van der Waals gaps with a thermal stability layer, are suggested for future studies.

In contrast, the cell design discussion in Sec. II A 2 included a dash-type confined structure for implementing high-density devices on a limited chip area for 3D stacking. Normally, both homogeneous and heterogeneous PCMs, as discussed in Sec. II, are fabricated by PVD, especially sputtering, limiting the BEC area. However, Zhu et al. claimed that the lower contact size of conventional PCMs leads to a high RESET current density, which is not desirable for use with OTS materials. The reported OTS materials commonly operate at under 10 MA/cm². As heterogeneous PCM has the potential to reduce the RESET current density compared with GST, future study of the fabrication of heterogeneous PCMs with CVD or ALD is required.

V. EMERGING APPLICATIONS: PCM IN NEUROMORPHIC DEVICES

Various emerging memory devices have been tested recently for their suitability in neuromorphic devices. As shown in Fig. 8(a), a cross-bar array is a prototypical synapse network in neuromorphic chips to facilitate the simultaneous integration of multiple presynaptic neuron signals passing through each synapse for generating post-synaptic neuron signal. Because “learning” is represented as a formation process of specific synaptic weight patterns in the network, a rule of changing synapses (i.e., learning rule) has to be provided explicitly. One of frequently demonstrated learning rules is STDP (spike-timing dependent plasticity), indicating a synaptic weight change (∆w) depending on the temporal difference.
(Δ = post-synaptic spiking – pre-synaptic spiking) as shown in Fig. 8(b) (left). STDP can be implemented in PCM when pre-synaptic and post-synaptic spikes are represented as amplitude-modulated pulse train with positive voltages and a single pulse with a negative voltage. According to the timing of both spikes, an effective voltage can cross the threshold voltages $V_{P_{\text{min}}}$ or $V_{d_{\text{min}}}$ for potentiation ($\Delta w > 0$) or depression ($\Delta w < 0$), respectively, in Fig. 8(b) (right). Some device characteristics are summarized in Table I, including device performance, reliability, and suitability for neuromorphic devices. PCM is essentially different from other NVMs in that it has a high on/off ratio and good retention. Its endurance is inferior to that of MRAM but slightly better than that of resistive random-access memory (RRAM). In particular, PCM has been found to be suitable for a deep neural network (DNN) inference. The reason for its good on/off ratio and retention is that the basic switching mechanism is a first-order phase transition process between two defined states. In addition, even with a large on/off difference, the on-state resistance is high. Thus, the reading

TABLE I. Summary and comparison of neuromorphic device technologies in terms of performance, reliability, and their suitability for DNN training, DNN inference, and SNNs.

|                  | RRAM          | PCM           | MRAM          | FeRAM         | Li-ion        |
|------------------|---------------|---------------|---------------|---------------|---------------|
| ON/OFF ratio     | 20–50         | $10^2$–$10^4$ | 1.5–2         | $10^2$–$10^3$ | 40–$10^3$     |
| Endurance        | $10^5$–$10^8$ | $10^6$–$10^9$ | $>10^{12}$    | $10^{10}$     | $>10^5$       |
| Retention        | Medium        | Large         | Medium        | Large         | ...           |
| Drift            | Weak          | Yes           | No            | No            | No            |
| Linearity        | Low           | Low           | None          | None          | High          |
| Integration density | High        | High          | High          | Low           | Low           |
| Energy efficiency | 0.1–1 pJ/bit | 10 pJ/bit     | 100 fJ/bit    | 100 fJ/bit    | 100 fJ/bit    |
| Switching speed  | <10 ns        | 10–100 ns     | <10 ns        | 30 ns         | <10 ns        |
| Suitability for DNN training | No          | No            | No            | No            | Yes           |
| Suitability for DNN inference | Moderate     | Yes           | No            | No            | Yes           |
| Suitability for DNN algorithms | Yes          | Yes           | Moderate      | Yes           | Moderate      |
operation energy is low; therefore, it is considered to be highly advantageous for DNN inference, which requires a large number of read operations for highly integrated PCM.

On the contrary, the two definite states of PCM increase the switching energy and reduce the switching speed. Moreover, the amorphous state is strongly affected by resistance drift. The reason for the high write energy is that it is required to reach the melting point of the phase transition material in the melt-quenching process, which is RESET switching, and the glass transition process, which is SET switching, requires sufficient time for atomic ordering. Because the PCM switching process uses thermal energy as the driving force of the phase transition, it can be explained as structural relaxation due to latent heat after phase transition. Device imperfections are a common problem that must be addressed for applications in neuromorphic devices, although they vary slightly by memory devices.

A large on/off resistance difference can increase the amount of information that can be processed at once by a crossbar array, which is popular in neuromorphic computing architectures. For example, if there is a 100-fold difference between two states in resistance, the number of PCMs in on and off states can be determined easily from the accumulated resistance of ten PCMs. However, it is not easy to distinguish between 100 PCMs being off and 1 PCM being on due to the small difference in resistance. Although PCM shows a much larger on/off ratio than RRAM or MRAM, it is difficult to maintain a high on/off ratio while implementing the multi-level analog behavior required in a neuromorphic system. To solve this problem, multi-cell methods have been used. However, in superlattice structures, stacked PCM layers can be switched sequentially with less interference from each other, similar to the multi-cell method. Thus, although the possibility of large on/off and multi-level operations in superlattice structures has been confirmed, it is still approximately 5-bit (32 levels), and symmetrically reversible operation remains a major challenge.

In terms of retention, PCM is rated to have better retention characteristics than RRAM or MRAM. However, neuromorphic devices require a high-temperature environment due to the heat generated by the high-density array. Retention is an indicator of neuromorphic device performance for inference. When learning is complete and the information recorded in the PCM begins to deteriorate because of temperature, it is fatal because a neuromorphic computing system can lead to false inference. As described in Sec. IV, we could see improvements in thermal stability in doped systems and superlattice structures, but because of the presence of tradeoffs such as endurance degradation, a comprehensive assessment of thermal stability is urgently required in various material groups with heterogeneous structures.

Neuromorphic computing systems require a high-density synaptic device array with a large number of write operations. The devices proposed to date are not suitable for training yet because of their lack of endurance. When operating as a conventional memory device, even if the endurance is slightly lowered, the resistance state could be corrected through various methods, such as write-and-verify. However, in the case of a neuromorphic system, because high-density arrays are required, interference between many cells cannot be avoided, making it difficult to use conventional methods. In particular, because such systems operate as multi-level or analog-like, endurance is a more difficult problem to address. Nevertheless, we have seen endurance improvements to ~10^9 cycles in PCM and HET-PCM. As the interface acts as a thermal barrier, heat is well confined, and the crystallization and metal-quench processes can proceed stably. Thus, adequate heat control is a shortcut to making neuromorphic devices suitable for training by improving their endurance.

The synapses that make up the human brain work at a time-scale of several milliseconds and are known to consume ~10 fJ per synaptic event. On the surface, neuromorphic devices operate at a higher speed than biological synapses, but they also consume incomparably higher energy and so are much less efficient. Some studies have focused on reduction of the energy consumed per synaptic event. Organic field-effect transistors have also been used for artificial synapses operating at very low energies (~1 fJ), and it has been reported that up to 1 a) is possible in magnetic Josephson junction devices. In contrast, PCM requires a relatively high RESET current compared to RRAM and MRAM, and the SET speed is low. As a result, both RESET and SET require high operating energy. Compared to conventional GST, TiTe2/Sb2Te3 systems have low RESET currents and high SET speeds while preserving endurance and the on/off ratio. Therefore, although there has been some improvement in the heterostructure, there is a need to further improve the RESET current and SET speed through fusion with other technologies as well as using other materials and structures.

Resistance drift is much higher in PCM than in other memory devices. In the amorphous state, resistance increases with time; this is not considered a major disadvantage in conventional memory devices due to two resistance states becoming more distinguishable. In a multilevel operation, resistance drift is a fatal problem in PCM devices. Because the resistance state originally recorded may be read differently over time, some techniques to combat this problem have been studied. For example, even when resistance drift occurs, the order of resistance values does not change; therefore, a method such as introducing a reference resistance for resistance value comparison can be used. However, because neuromorphic devices require much higher levels than 2-bit and are expected to accelerate computation through vector–matrix multiplication, it is still difficult to use conventional methods. In addition, because the resistance drift coefficient is known to have a dependence on the initial resistance value and temperature, many studies have been conducted to suppress the drift phenomenon rather than using a complementary method. Among them, the reduction of the drift coefficient observed from binary alloys Ge–Te and Sb–Te, GST, GeTe/Sb2Te3 iPCM, and TiTe2/Sb2Te3, compared to conventional GST, shows the possibility of controlling the resistance drift through material design and device structure. Particularly, TiTe2/Sb2Te3 performed stable states at iterative RESET operation and high linearity at cumulative SET operation as shown in Figs. 8(c) and 8(d). In particular, because resistance drift is understood as a structural relaxation process, heterogeneity as an atomic confinement barrier as well as a thermal barrier plays a key role in the utilization of PCM in neuromorphic devices.

Thus far, only the intrinsic characteristics of PCM devices and their potential in neuromorphic devices have been discussed. Heterogeneity overcomes the limitations of existing PCM to a great extent, but there are still some technical challenges that need to be
addressed. Based on the advantages of PCM, such as definite resistance states, we hope to achieve innovative research results in RESET current and SET speed related to minimizing operation energy for use in future neuromorphic devices.

AUTHORS’ CONTRIBUTIONS

W.Y. and N.H contributed equally to this work.

ACKNOWLEDGMENTS

This work was supported by the MOTIE (Ministry of Trade, Industry & Energy) (No. 20010008) and the KSRC (Korea Semiconductor Research Consortium) support program for the development of future semiconductor devices. We also acknowledge partial support by the Nano Material Technology Development Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, ICT and Future Planning (Nos. 1.190128.01 and 1.200095.01) of UNIST (Ulsan National Institute of Science and Technology).

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

1. R. F. Freitas and W. W. Wilcke, IBM J. Res. Dev. 52, 439 (2008).
2. G. W. Burr, M. J. Breitwisch, M. Franceschini, D. Garetto, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, L. A. Lastras, A. Padilla, B. Rajendran, S. Raoux, and R. S. Shenoy, J. Vac. Sci. Technol. B 28, 223 (2010).
3. W. W. Feng, C. M. Neumann, and H.-P. Wong, in IEEE Transactions on Electron Devices (IEEE, 2017), pp. 4374–4385.
4. M. Suri, O. Bichler, Q. Hubert, L. Perniola, V. Sousa, C. Jahan, D. Vuillaume, C. Gamrat, and B. DeSalvo, Solid State Electron. 79, 227 (2013).
5. S. Ambrogio, P. Narayanan, H. Tsai, R. M. Shelley, I. Boybat, C. di Nolfo, S. Sidler, M. Giordano, M. Bodini, N. C. P. Farinha, B. Killeen, C. Cheng, Y. Joudi, and G. W. Burr, Nature 558, 60 (2018).
6. G. W. Burr, R. M. Shelley, S. Sidler, C. di Nolfo, J. Jang, I. Boybat, R. S. Shenoy, P. Narayanan, K. Virwani, E. U. Giacometti, B. N. Kurdi, and H. Hwang, IEEE Trans. Electron Devices 62, 3498 (2015).
7. I. Boybat, M. Le Gallo, S. R. Nandakumar, T. Moratis, T. Parnell, T. Tuma, B. Rajendran, Y. Leblebici, A. Sebastian, and E. Eleftheriou, Nat. Commun. 9, 2514 (2018).
8. S. R. Nandakumar, M. Le Gallo, I. Boybat, B. Rajendran, A. Sebastian, and E. Eleftheriou, J. Appl. Phys. 124, 152135 (2018).
9. Y. Ha, J. Yi, H. Horii, I. Park, S. Ioo, S. Park, U.-I. Chung, and J. Moon, in Symposium on VLSI Technology (IEEE, 2003), pp. 175–176.
10. P. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravaggi, P. Zuliani, M. Tosi, A. Benvenuti, P. Besana, and S. Cadeo, in Symposium on VLSI Technology (IEEE, 2004), pp. 18–19.
11. P. Pellizzer, A. Benvenuti, B. Gleixner, Y. Kim, B. Johnson, M. Magistretti, T. Marangon, A. Pirovano, R. Bez, and G. Atwood, in Symposium on VLSI Technology (IEEE, 2006), pp. 122–123.
12. H. Hwang, S. Lee, S. Ahn, S. Lee, K. Ryoo, H. Hong, H. C. Koo, F. Yeung, J. Oh, and H. Kim, in IEEE International Electron Devices Meeting (IEEE, 2003), pp. 37.1–37.1.4.
13. J. Lee, H. Park, S. Cho, Y. Park, B. Bae, J. Park, J. Park, H. An, J. Bae, and D. Ahn, in IEEE Symposium on VLSI Technology (IEEE, 2007), pp. 102–103.
C. S. Hwang, Y. J. Kim, and H. C. Park, J. Electrochem. Soc.

D. G. Cahill, Appl. Phys. Lett.

C. S. Hwang, Chem. Mater.

and J. J. Cha, Adv. Mater.

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron Devices Meeting

IEEE International Electron DevicesMeeting
102. D. Bang, H. Awano, J. Tomina, A. V. Kolobov, P. Fons, Y. Saito, K. Makino, T. Nakano, M. Hase, and Y. Takagaki, Sci. Rep. 4, 5727 (2014).

103. X. Yu and J. Robertson, Sci. Rep. 5, 12612 (2015).

104. P. Kowalczyk, F. Hippiert, N. Bernier, C. Mocuta, C. Sabbione, W. Batista-Pessoa, and P. Noé, Small 14, 1704514 (2018).

105. J.-J. Wang, J. Wang, H. Du, L. Lu, P. C. Schmitz, J. Reindl, A. M. Mio, C.-L. Jia, E. Ma, and R. Mazzarello, Chem. Mater. 30, 4770 (2018).

106. J.-J. Wang, J. Wang, Y. Xu, T. Xín, Z. Song, M. Pohlmann, M. Kaminski, L. Hu, H. Du, and C.-L. Jia, Phys. Status Solidi RRL 13, 1900320 (2019).

107. G. Han, F. Liu, W. Li, Y. Huang, N. Sun, and F. Ye, J. Phys. Condens. Matter 32, 253401 (2020).

108. B. Casarin, A. Caretta, J. Momand, B. J. Kooi, M. A. Verheijen, V. Bragaglia, R. Calarco, M. Chukalina, X. Yu, and J. Robertson, Sci. Rep. 6, 22353 (2016).

109. Tomina, A. Kolobov, P. Fons, T. Nakano, and S. Murakami, Adv. Mater. Interfaces 1, 1300027 (2014).

110. A. V. Kolobov, P. Fons, Y. Saito, and J. Tomina, ACS Omega 2, 6223 (2017).

111. Y. Saito, P. Fons, A. V. Kolobov, and J. Tomina, ACS Appl. Mater. Interfaces 12, 33397 (2020).

112. Y. Saito, P. Fons, A. V. Kolobov, K. Mitrofanov, K. Makino, J. Tomina, Sci. Rep. 6, 284002 (2016).

113. Y. Saito, P. Fons, A. V. Kolobov, K. Mitrofanov, K. Makino, J. Tomina, Phys. Status Solidi RRL 13, 1900105 (2019).

114. Y. Saito, P. Fons, I. Hilmi, A. Lotnyk, J. Momand, B. J. Kooi, M. A. Verheijen, V. Bragaglia, and R. Calarco, Adv. Funct. Mater. 29, 1900252 (2019).

115. Y. Saito, P. Fons, I. Hilmi, A. Lotnyk, J. Momand, B. J. Kooi, M. A. Verheijen, V. Bragaglia, and R. Calarco, Adv. Funct. Mater. 29, 1802746 (2019).

116. J.-J. Wang, J. Wang, H. Du, L. Lu, P. C. Schmitz, J. Reindel, A. M. Mio, C.-L. Jia, E. Ma, and R. Mazzarello, Phys. Status Solidi RRL 12, 1900320 (2018).

117. G. Han, F. Liu, W. Li, Y. Huang, N. Sun, and F. Ye, J. Phys. Condens. Matter 32, 253401 (2020).

118. B. Casarin, A. Caretta, J. Momand, B. J. Kooi, M. A. Verheijen, V. Bragaglia, R. Calarco, M. Chukalina, X. Yu, and J. Robertson, Adv. Funct. Mater. 26, 12363 (2016).

119. Y. Saito, P. Fons, A. V. Kolobov, K. Mitrofanov, K. Makino, J. Tomina, Sci. Rep. 6, 284002 (2016).

120. J.-J. Wang, J. Wang, H. Du, L. Lu, P. C. Schmitz, J. Reindel, A. M. Mio, C.-L. Jia, E. Ma, and R. Mazzarello, Phys. Status Solidi RRL 13, 19000320 (2019).

121. Y. Saito, P. Fons, I. Hilmi, A. Lotnyk, J. Momand, B. J. Kooi, M. A. Verheijen, V. Bragaglia, and R. Calarco, Adv. Funct. Mater. 29, 1900252 (2019).

122. A. Lotnyk, U. Ross, T. Dankwort, I. Hilmi, L. Kienle, and B. Rauschenbach, Acta Mater. 141, 92 (2017).

123. I. Halmi, A. Lotnyk, J. W. Gerlach, P. Schumacher, and B. Rauschenbach, Mater. Des. 168, 107657 (2019).

124. H. C. F. Martens, R. Vlutters, and J. C. Prangsma, J. Appl. Phys. 95, 3977 (2004).

125. S. Lee, Y. Jung, and R. Agarwal, Nano Lett. 11, 41601 (2020).

126. C.-L. Jia, E. Ma, and R. Mazzarello, Adv. Mater. Interfaces 1, 1300027 (2014).

127. H. C. F. Martens, R. Vlutters, and J. C. Prangsma, J. Appl. Phys. 95, 3977 (2004).

128. A. Lotnyk, U. Ross, T. Dankwort, I. Hilmi, L. Kienle, and B. Rauschenbach, Acta Mater. 141, 92 (2017).