Wafer-scale van der Waals Dielectrics of Inorganic Molecular Crystals

Kailang Liu  
Huazhong University of Science and Technology

Bao Jin  
Huazhong University of Science and Technology

Wei Han  
Huazhong University of Science and Technology

Xiang Chen  
Nanjing University of Science and Technology

Penglai Gong  
Southern University of Science and Technology

Li Huang  
Southern University of Science and Technology  https://orcid.org/0000-0003-0741-4903

Yinghe Zhao  
Huazhong University of Science and Technology

Liang Li  
Anhui University

Sanjun Yang  
Huazhong University of Science and Technology

Xiaozong Hu  
Zhengzhou University

Junyuan Duan  
Huazhong University of Science and Technology

Lixin Liu  
Huazhong University of Science and Technology

Fuwei Zhuge  
Huazhong University of Science and Technology  https://orcid.org/0000-0003-3673-2257

Tianyou Zhai  (zhaity@hust.edu.cn)  
Huazhong University of Science and Technology  https://orcid.org/0000-0003-0985-4806

Article

Keywords: van der Waals dielectrics, Sb2O3, scalable fabrication
Abstract

Van der Waals (vdW) dielectrics such as hBN are widely used to preserve the intrinsic properties of two-dimensional (2D) semiconductors and support the fabrication of high-performance 2D devices. This is fundamentally attributed to their dangling-bond-free surface, carrying far lower density of charged scattering sources and trap states with respect to the conventional dielectrics (SiO$_2$ etc.). However, their wafer-scale fabrication and compatible integration with 2D semiconductors remain cumbersome, giving rise to the difficulties in scalable fabrication of high-performance 2D devices. Here we report a high-$\kappa$ vdW dielectric ($\varepsilon_r=11.5$) composed of inorganic molecular crystal (IMC) Sb$_2$O$_3$, allowing for large-scale fabrication and facile integration via standard thermal evaporation process thanks to its particular crystal structure. Similarly, our vdW dielectric also supports remarkably improved 2D devices with respect to the typical conventional dielectric SiO$_2$. The monolayer MoS$_2$ field effect transistors (FET) supported by our vdW dielectric exhibits high on/off ratio ($10^8$), greatly enhanced electron mobility (from 20 to 80 cm$^2$/Vs) and reduced transfer-curve hysteresis over an order of magnitude. Our results may open a new avenue towards compatible fabrication of vdW dielectrics using IMCs and lead to the scalable fabrication of high-performance 2D devices.

Introduction

Two-dimensional (2D) semiconductors have attracted enormous research interests for their great potentials as channel materials in the next-generation field-effect transistors (FETs) with high mobility and great gate controllability at atomic thinness$^{[1-5]}$. However, due to such a thinness, their electrical performance can be severely deteriorated by surrounding disorders, generally arising from chemical adsorbates and its neighboring dielectrics. Such disorders may bring charged scattering sources and trap states, resulting in the device performance inferior to their intrinsic properties$^{[6,7]}$. Since the discovery of high-quality graphene supported on hBN$^{[6]}$, using vdW dielectrics has become a universal approach to preserve the intrinsic properties of 2D materials$^{[8-11]}$ and support the fabrication of high-performance devices$^{[7,12,13]}$. The advantages of vdW dielectrics over conventional oxides (SiO$_2$ etc.) substantially stem from their atomically flat surface, free of dangling bonds and with low-density disorders$^{[6,14-17]}$. In particular, the 2D FETs using vdW dielectrics exhibit excellent characteristics, including enhanced mobility and better switching stability$^{[12,13,18]}$. However, such vdW dielectrics are prepared via either the mechanical exfoliation$^{[12,13]}$ or vapor deposition growth on specially-designed substrate at high temperature$^{[16-19]}$, incompatible to the standard semiconductor manufacturing processes. Till now, scalable growth of such vdW dielectric materials as well as its integration with 2D semiconductors remain challenging.

Here we report a vdW dielectric film of inorganic molecular crystal (IMC) Sb$_2$O$_3$, which can be readily fabricated via standard thermal evaporation deposition (STED) process thanks to its particular crystal structure. The molecular structure is well preserved during the evaporation owing to the high molecular stability, which is confirmed by our theoretical calculations. The deposited film, free of dangling bonds,
can serve as vdW dielectrics. Its synthesis approach allows for scalable fabrication and facile integration with 2D semiconducting materials for devices fabrication at scale. To demonstrate that our vdW dielectric film similarly possess comparative advantages over the conventional dielectrics, we investigate the device performance of 2D MoS$_2$ FET supported on Sb$_2$O$_3$ and standard SiO$_2$ substrate respectively. We confirm that our MoS$_2$/Sb$_2$O$_3$ FETs significantly outperform the MoS$_2$/SiO$_2$ devices, including a higher on-state current, greatly enhanced electron mobility and reduced hysteresis. Specifically, our monolayer MoS$_2$/Sb$_2$O$_3$ FET exhibits a high on/off ratio of $10^8$ and an enhanced electron mobility of 82 cm$^2$/Vs at room temperature, in contrast to 20 cm$^2$/Vs for the same device supported on SiO$_2$. In addition, all the MoS$_2$/SiO$_2$ FETs demonstrate a considerable hysteresis in double-sweep transfer characteristic curves due to the trap states within the SiO$_2$ substrate, which turn out to be negligibly small for the MoS$_2$/Sb$_2$O$_3$ FETs, with a reduction of more than an order of magnitude. Based on the quantitative analysis of hysteresis, we also estimate a far lower density of trap states (nearly two orders of magnitudes) on Sb$_2$O$_3$ substrate in comparison to standard SiO$_2$. The scalable fabrication of vdW dielectrics via compatible integration processes is a prerequisite for the scale-up of high-performance 2D devices. Our approach of fabricating vdW dielectrics using IMCs may open up unprecedented opportunities to promote such promising 2D devices to technological applications.

**Results**

Our vdW dielectric film is fabricated via STED (Fig. 1a) at room temperature. We use IMC Sb$_2$O$_3$ powder as the evaporation source. It consists of ultra-small Sb$_4$O$_6$ molecules in the form of bicyclic cages (Sb-O bond length 1.98 Å) [20–22]. All the molecules are bonded together via vdW interaction (Fig. 1b). Due to such a weak intermolecular interaction, Sb$_2$O$_3$ molecules are prone to sublime at elevated temperature in high vacuum before its melting, without the breakage of the Sb-O bonds. Its evaporation temperature is measured to be around (490°C) via thermogravimetric analysis at ambient pressure (Figure S1), much lower than its melting point (656°C), which implies the sublimation process of molecules at elevated temperature (The evaporation temperature in our vacuum chamber is supposed to be much lower according to Clausius-Clapeyron relation). The molecular vapor evaporated from Sb$_2$O$_3$ powder, free of dangling bonds all around, deposit on the substrate to form a vdW substrate (Fig. 1a). Our STED process permits the fabrication of homogeneous wafer-scale film (Fig. 1c and Figure S2) and the film thickness can be precisely controlled (Fig. 1d and Figure S2). Atomic force microscopy (AFM) is used to characterize the morphology of our film. It reveals its great homogeneity and flatness of our deposited film in micro-metric scale, without discernible voids or bumps (Fig. 1e and f). The homogeneity of morphology and elemental distribution are also confirmed by scanning electron microscope (SEM) and elemental maps of energy-dispersive X-ray spectroscopy (EDS) (Figure S3).

To confirm the molecular structure of our deposited film, Raman spectroscopy is employed to probe the vibrational modes of the molecules. We find that all the Raman peaks of Sb$_2$O$_3$ film can be assigned to the intra-molecule Raman mode (see Table S1) and match well with those of Sb$_2$O$_3$ powder used as the
deposition source, implying that Sb$_2$O$_3$ evaporates in the form of molecular vapor with the molecular structure preserved. The stability of Sb$_2$O$_3$ molecules can be confirmed from the perspective of theoretical calculations via investigating the vacancy formation energy within the molecule. The formation energies of typical O, Sb, and double O vacancy are all found to be over 5 eV (Table S2), indicative of a robust molecule without the formation of vacancies and dangling bonds. Moreover, we investigate our eventual Sb$_2$O$_3$ film with X-ray diffraction (XRD), high-resolution transmission microscopy (HRTEM) as well selected-area electron diffraction pattern (SAED), which further reveal the polycrystalline structure of our Sb$_2$O$_3$ film (Figure S4). It is worth noting that the benign grain boundaries in our Sb$_2$O$_3$ film generally are free of dangling bonds$^{[23]}$, which in principle would not introduce effective defects into the dielectric.

We now investigate the dielectric properties of our Sb$_2$O$_3$ film. To determine its band gap, a 40 nm Sb$_2$O$_3$ film is deposited on glass substrate for absorption spectroscopy measurement (see Methods). The band gap of Sb$_2$O$_3$ film is determined to be 3.95 eV from its absorption spectrum (Fig. 2a), in good agreement with its density of states (DOS) distribution (Fig. 2b). Such a wide band gap renders our Sb$_2$O$_3$ film an insulator, as ascertained by the conductive test of a two-terminal device (Fig. 2c). Its resistivity of over 10$^9$ Ω cm at 300 K can be extracted from its I-V curve (Fig. 2c). To test its breakdown electric field, Sb$_2$O$_3$ film is sandwiched between two electrodes (Figure S6). As demonstrated in Fig. 2d, the breakdown voltage of our Sb$_2$O$_3$ film can be estimated to be 180 MV/m, comparable to that of SiO$_2$.

In order to determine the dielectric constant of Sb$_2$O$_3$, we fabricate a series of parallel-plate capacitors, using Sb$_2$O$_3$ of 300 nm as the dielectric sandwiched between degenerately doped Si substrate and metal pads. The capacitance with respect to area S are measured at increasing frequency are respectively measured (Fig. 2e inset). We then extract the static capacitance at low frequency (10 kHz) and estimate the capacitance per unit area to be C = 0.34 nF/mm$^2$. The relative dielectric constant of our Sb$_2$O$_3$ film then can be calculated to be $\varepsilon_r = 11.5$ via the formula $C = \varepsilon_r\varepsilon_0/d$ where $\varepsilon_0$ is dielectric constant of vacuum and d is the thickness of Sb$_2$O$_3$ film. The measured dielectric constant of our Sb$_2$O$_3$ matches well with the reported value$^{[24]}$. In addition, such a high dielectric constant is comparable to typical high-κ dielectric Al$_2$O$_3$. As the low dielectric constant of hBN ($\sim 5$)$^{[12]}$ is one of its limitations in the FET application, our Sb$_2$O$_3$ vdW dielectric, in contrast, possesses the highest dielectric constant in all the reported vdW dielectrics (Figure S7).

In analogy to typical vdW dielectric h-BN, our Sb$_2$O$_3$ film of molecular crystal is free of dangling bonds, naturally holding low-density charge scattering centers and charge trap states. Our vdW film can potentially support high-performance 2D electronic devices of higher mobility and smaller hysteresis as well. To demonstrate its advantages in this regard, we fabricate 2D FETs respectively on our Sb$_2$O$_3$ vdW substrate and standard SiO$_2$ substrate, then systematically investigate their temperature-dependent device characteristics.
The well-studied 2D semiconductor MoS$_2$ is chosen as the representative channel materials and all the FET devices are fabricated using the same processes (see Methods). For a clear comparison, our Sb$_2$O$_3$ substrate is composed of 40-nm film deposited on the standard SiO$_2$/Si substrate to fully screen the charged center and trap states on SiO$_2$ substrate (Fig. 3a). 2D MoS$_2$ flakes are prepared via mechanical exfoliation and transferred onto the substrates. Their thickness are confirmed via optical measurement (Figure S8) and AFM (Figure S9a and b) before the device fabrication. Degenerately doped Si serves as FET back gate in our measurement (Fig. 3a). To minimize the effect of contact resistance in our devices, we use In/Au metal to form low-resistance contact with MoS$_2$ [25]. Moreover, we also degas all the devices in high vacuum ($10^{-6}$ torr) for 3 hours to reduce air adsorption on our device surface before the tests are carried out [26]. The FET based on monolayer MoS$_2$ supported on Sb$_2$O$_3$ substrate is demonstrated in Fig. 3b.

For monolayer MoS$_2$, the band offsets at valance band maximum (VBM) and conduction band minimum (CBM) can be estimated from its band alignment to Sb$_2$O$_3$ (the vacuum level at 0 eV while the well-known VBM and CBM of MoS$_2$ are extracted from reference [27]) (Fig. 3c). These band offsets over 1 eV effectively confine the charges within the MoS$_2$ channel during the device measurement. The Ohmic contact of electrodes to 2D MoS$_2$ and great gate control of our FET can be verified from the linear output curves ($I_{ds}$-V$_{ds}$) both at 40 K (Fig. 3d) and 300 K (Figure S9c). From the typical double-sweep transfer characteristics curves ($I_{ds}$-V$_{gs}$) of monolayer MoS$_2$/Sb$_2$O$_3$ FET measured at 40 K( Fig. 3e), we observe a negligibly small hysteresis window (sweep rate in all our measurements ~ 1 V/S) and estimate the electron mobility $\mu_{FE}$ at the linear range to be over 80 cm$^2$/Vs (see Methods). In contrast, monolayer MoS$_2$ FET on SiO$_2$ exhibits a considerable hysteresis and much lower mobility (~ 20 cm$^2$/Vs) despite the same device fabrication processes and measurement conditions (Figure S13). For a clear comparison of dielectric effect (Sb$_2$O$_3$ and SiO$_2$) on FET mobility, we plot together their electron mobility at various gate voltage (V$_{gs}$) (Fig. 3f). The maximum electron mobility appears at around V$_{gs}$ = 50V, corresponding to the charge carrier density $n = 4.0 \times 10^{12}$/cm$^2$ (see Methods), in agreement with the reported MoS$_2$ FETs [25]. The FET mobility monotonically decreases at higher temperature for our devices (Fig. 3g), presumably due to rising phonon scattering. In comparison to the reported measurements at room temperature, our monolayer MoS$_2$/Sb$_2$O$_3$ FET exhibits a mobility $\mu_{FE}$ of over 70 cm$^2$/Vs, even higher than the reported value of MoS$_2$ supported on hBN [12, 16] (Fig. 3g).

Similar contrast experiments are also carried out using few-layer MoS$_2$ as channel materials. The thickness-dependent mobility of supported different substrates are measured at various temperature (Fig. 3g). The comparative advantages of our vdW substrate for thicker MoS$_2$ can also be clearly identified though the mobility improvement becomes less apparent, by a factor of 2 (from 40 cm$^2$/Vs on SiO$_2$ to 90 cm$^2$/Vs on Sb$_2$O$_3$ for trilayer MoS$_2$ at 40 K ). This is generally attributed to the rise of screening effect for thicker MoS$_2$ to the charged disorders on the underlying dielectric. Interestingly, the MoS$_2$ thickness more sensitively affect the mobility for the SiO$_2$ supported devices (mobility changes by
a factor of 2 for monolayer and trilayer MoS$_2$) while MoS$_2$ of various thickness on Sb$_2$O$_3$ demonstrate similar mobility (see Fig. 3g). This also implies the low-density of disorders on our Sb$_2$O$_3$ substrate, without apparent scattering to the carrier transport of all the MoS$_2$ channel.

We now focus on the hysteresis of our MoS$_2$ FET to investigate the charge trapping states of our vdW Sb$_2$O$_3$ and SiO$_2$ substrates. The hysteresis of transfer characteristic curves features the instability of a FET at work, usually caused by the trapping states located in channel semiconductors, dielectric and at their interface$^{[28]}$. Using vdW dielectric has been proved effective to minimize the hysteresis of 2D semiconductor FETs$^{[12,29]}$. In Fig. 3e, we already demonstrated the ultra-small hysteresis in the double-sweep transfer curves. Such a small hysteresis demonstrate a clear contrast to that obtained from a typical SiO$_2$-supported monolayer MoS$_2$ FET (Fig. 4a). The variation of the onset voltage $\Delta V_{on}$, which is usually used to quantify the FET hysteresis, reduces over an order of magnitude from 5.1 V for MoS$_2$/SiO$_2$ to 0.24 V for MoS$_2$/Sb$_2$O$_3$ FET at 40 K. We also investigated the temperature-dependent transfer characteristics of our FET (Fig. 4b and d). We firstly note that the onset voltage ($V_{on}$) position apparently shifts toward lower voltage with the increasing temperature, presumably resulted from the Fermi level downward shift due to rising thermal excitation in MoS$_2$, in agreement with the reported works$^{[30,31]}$. As to the amount of hysteresis $\Delta V_{on}$, the temperature variation from 40 K to 300 K leads to a slight increase of hysteresis for MoS$_2$/Sb$_2$O$_3$ FET. Such a small dependence implies to a low density of effective trap states within our Sb$_2$O$_3$ dielectric as the hysteresis is generally induced by the charge carriers trapped into the trap states during the FET on/off switching (Fig. 4). In contrast, the hysteresis of monolayer MoS$_2$/SiO$_2$ FET sensitively depends on the temperature (Figure S13). The double-sweep transfer curves exhibit a large hysteresis window at 300 K and its $\Delta V_{on}$ reaches 12 V. This observation accordingly points to a high density of trap states on SiO$_2$ substrate, which can even be thermally activated at higher temperature$^{[31]}$.

To confirm the source of trap states, we also investigate the thickness-dependent hysteresis of MoS$_2$ FETs. For all the MoS$_2$/Sb$_2$O$_3$ FETs at various temperature, the transfer characteristic curves exhibit small hysteresis window and $\Delta V_{on}$ negligibly depends on MoS$_2$ thickness (Fig. 4d). Such an observation implies that the trap states are not caused by the bulk defects in MoS$_2$ considering that the density of such trap states are in principle thickness-dependent. For MoS$_2$/SiO$_2$ FETs, as one can anticipate, the hysteresis demonstrates no obvious dependence on MoS$_2$ thickness but increases considerably with temperature due to the thermal activation of trap states at higher temperature. As our Sb$_2$O$_3$ substrates are exposed in air for long time (a few days), air adsorption onto our Sb$_2$O$_3$ film may introduce some the trap states and leads to the hysteresis$^{[25]}$. Our experimental results, however, ruled out this possibility. It turns out that the typical gas can hardly adsorb onto Sb$_2$O$_3$ molecules, as revealed by our theoretical calculations owing to its inert surface (see Table S3).
In order to quantitate the trap states density on Sb$_2$O$_3$ and SiO$_2$ substrates, we investigate the variation of threshold voltage $\Delta V_{th}$ in double-sweep transfer characteristic curves, which correlates to the charge of trap states density $\Delta Q$ according to $\Delta V_{th} = \Delta Q \times C$ [28], where C and $\Delta Q$ respectively stand for the gate capacitance and trapped charges. The values of $\Delta V_{th}$ for all our MoS$_2$/Sb$_2$O$_3$ devices can hardly be precisely extracted by linearly extrapolating the transfer curves due to the almost negligible hysteresis window (see Fig. 3e, Figure S9 d). We estimate $\Delta V_{th}$ for monolayer MoS$_2$/Sb$_2$O$_3$ device to be lower than 0.1 V without observable dependence on temperature, thus corresponding to a trap states density of $6.9 \times 10^9$/cm$^2$. In contrast, the trap states density on SiO$_2$ demonstrates a trap charge states of 4V at 40 K. It furthermore increases to 9V at 300 K under thermal activation, corresponding to a trap states density $4.3 \times 10^{11}$/cm$^2$, which matches well with the reported value extracted from MoTe$_2$ FET [28]. We thus confirm a remarkable reduction of trap states by nearly two orders of magnitude for our Sb$_2$O$_3$ substrate with respect to SiO$_2$.

Our approach substantially relies on the particular structure of Sb$_2$O$_3$ and its excellent insulating properties. Our results may merely open up the opportunities for the scalable fabrication of vdW dielectrics via compatible processes. Evidently, such an approach of compatible fabrication is not limited to the Sb$_2$O$_3$, but applicable to other IMCs. In this regard, it would be of great interest to explore other IMCs (for instance with large bandgap and higher dielectric constants). As to our Sb$_2$O$_3$ film, the fabrication process can still be optimized via the modulation of substrate temperature and deposition rate in more advanced deposition systems. For instance, the deposition at low temperature may lead to formation of amorphous Sb$_2$O$_3$ film, which may furthermore modulate the film morphology (such as film roughness) as well as dielectric properties.

As a representative example, the monolayer MoS$_2$/Sb$_2$O$_3$ FETs demonstrated a mobility enhancement of 4 times using a FET measurement. However, the contact issue at the InAu-MoS$_2$ interface may still exists for two-terminal devices, possibly leading to some underestimation of the vdW dielectric effect on the FET mobility enhancement. Its full potentials may be realized via the measurement of Hall devices. In principle, such a vdW dielectric may improve the device performance based on other 2D materials [2] and can be potentially used in other device architectures [32–34].

**Conclusion**

In summary, we demonstrated a novel approach to fabricate vdW dielectrics via thermal evaporation deposition using IMCs. Such an approach allows for precise deposition control, scalable fabrication and facile integration to other 2D materials. In addition, taking MoS$_2$ FET as an initial demonstration, we unambiguously confirm that our vdW dielectric is capable of supporting higher-quality 2D electronic devices with respect to SiO$_2$, with a significant electron mobility enhancement and a great hysteresis reduction. Our vdW dielectric not only overcomes the drawbacks of other vdW dielectrics (hBN etc.) in terms of process compatibility to standard semiconductor manufacturing, but also keeps their
comparative advantages in the fabrication of high-performance electronic devices over conventional
dielectrics. Our results potentially lead to the scalable fabrication of 2D devices with their intrinsic
properties preserved using vdW dielectrics.

Methods

**Thermal evaporation deposition.** The thermal evaporation deposition of Sb$_2$O$_3$ is carried out via standard
deposition system (Nexdep, Angstrom Engineering) in high vacuum (10$^{-6}$ torr). The deposition rate is well
controlled by an in-situ crystal quartz monitor. We use a low deposition rate of 0.06 Å/S for all the fabrication of
Sb$_2$O$_3$ film to keep the flatness of Sb$_2$O$_3$ film.

**AFM.** The morphology characterization and thickness calibration of Sb$_2$O$_3$ film as well as the thickness
measurement of MoS$_2$ are carried out with AFM (Bruker Dimension FastScan).

**Absorption spectroscopy.** Absorption spectrum of Sb$_2$O$_3$ film deposited on glass substrate is obtained via
Shimadzu SolidSpec-3700i UV-VIS-NIR spectrophotometer.

**Optical spectroscopy.** Raman spectra and photoluminescence are obtained in a confocal Raman system (WITek
Alpha300) with an excitation laser of 532 nm at 2 mW.

**Computation methods.** The first-principles calculations were performed in the Vienna ab initio simulation
package (VASP). The computation details for density of states for Sb$_2$O$_3$, vacancy formation energy within Sb$_2$O$_3$
molecule and gas adsorption are respectively described in supplementary information.

**MoS$_2$ FET fabrication and test.** 2D MoS$_2$ are prepared via mechanical exfoliation using scotch and PDMS. The
SiO$_2$ substrates are firstly well cleaned with Ar plasma (Diener Pico). The fabricated Sb$_2$O$_3$ substrates are
normally exposed in air before the exfoliation of MoS$_2$. After the confirmation of MoS$_2$ via optical measurement.
PMMA is spin-coated onto the substrates with MoS$_2$. Afterwards, the electrodes are defined via standard
electron beam lithography (EBL), followed by the deposition of 10 nm In and 90 nm Au evaporated via electron
beam. After the metal lift-off in acetone, the devices are transferred into a chamber equipped with
semiconductor analyzer Keithly 4200. We pump the chamber and keep it in high vacuum (10$^{-6}$ torr) for 3 hours to
eliminate the gas adsorption on device surfaces before the device test. Afterwards, devices tests are carried out
at increasing temperature from 40 K to 300 K.

**FET mobility extraction.** The FET mobility is extracted from transfer curve via the formula

$$
\mu_{FE} = \frac{L}{WCV_{ds}} \frac{dI_{ds}}{dV_{gs}}
$$

where L and W are respectively the width and length of channel material, C is the gate capacitance, $V_{ds}$ and $I_{ds}$
are respectively the biased voltage and current between source and drain, and $V_{gs}$ is gate voltage. The
The capacitance of SiO$_2$ substrate is estimated to be $1.15 \times 10^{-8}$ F/cm$^2$ for the dielectric constant (3.5) and thickness (300 nm). The capacitance of our Sb$_2$O$_3$ substrate deposited on SiO$_2$/Si is estimated to be $1.15 \times 10^{-8}$ F/cm$^2$ for the dielectric constant (11.5) and thickness (40 nm).

**Carrier density estimation.** The charge carrier density of channel materials is estimated via $n = C (V_{gs} - V_{th}) / e$ where $V_{gs}$ is the gate voltage and $V_{th}$ is the threshold voltage (determined from the FET transfer characteristic curves) and $e$ is electron charge.

**References**

1. Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS$_2$ transistors. *Nat. Nanotech.* **6**, 147–150 (2011).
2. Li, L. et al. Black phosphorus field-effect transistors. *Nat. Nanotech.* **9**, 372–377 (2014).
3. Kang, K. *et al.* High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. *Nature* **520**, 656–660 (2015).
4. Liu, Y., Duan, X., Huang, Y. & Duan, X. Two-dimensional transistors beyond graphene and TMDCs. *Chem. Soc. Rev.* **47**, 6388–6409 (2018).
5. Aljarb, A. *et al.* Ledge-directed epitaxy of continuously self-aligned single-crystalline nanoribbons of transition metal dichalcogenides. *Nat. Mater.* (2020), DOI: 10.1038/s41563-020-0795-4.
6. Dean, C. R. *et al.* Boron nitride substrates for high-quality graphene electronics. *Nat. Nanotech.* **5**, 722–726 (2010).
7. Rhodes, D., Chae, S. H., Ribeiro-Palau, R. & Hone, J. Disorder in van der Waals heterostructures of 2D materials. *Nat. Mater.* **18**, 541–549 (2019).
8. Wang, L. *et al.* One-dimensional electrical contact to a two-dimensional material. *Science* **342**, 614–617 (2013).
9. Cui, X. *et al.* Multi-terminal transport measurements of MoS$_2$ using a van der Waals heterostructure device platform. *Nature Nanotech.* **10**, 534–540 (2015).
10. Cadiz, F. *et al.* Excitonic linewidth approaching the homogeneous limit in MoS$_2$-based van der Waals heterostructures. *Phys. Rev. X* **7**, 021026 (2017).
11. Cao, Y. *et al.* Unconventional superconductivity in magic-angle graphene superlattices. *Nature* **556**, 43–50 (2018).
12. Lee, G. *et al.* Flexible and transparent MoS$_2$ field-effect transistors on hexagonal boron nitride-graphene heterostructures. *ACS Nano* **7**, 7931–7936 (2013).
13. Lee, G.-H. *et al.* Highly stable, dual-gated MoS$_2$ transistors encapsulated by hexagonal boron nitride with gate-controllable contact, resistance, and threshold Voltage. *ACS Nano* **9**, 7019–7026 (2015).
14. Xue, J. *et al.* Scanning tunnelling microscopy and spectroscopy of ultra-flat graphene on hexagonal boron nitride. *Nat. Mater.* **10**, 282–285 (2011).
15. Decker, R. et al. Local electronic properties of graphene on a BN substrate via scanning tunneling microscopy. *Nano Lett.* **11**, 2291–2295 (2011).

16. Kim, S. M. et al. Synthesis of large-area multilayer hexagonal boron nitride for high material performance. *Nat. Commun.* **6**, 8662 (2015).

17. Chen, T. A. et al. Wafer-scale single-crystal hexagonal boron nitride monolayers on cu (111). *Nature* **579**, 219–223 (2020).

18. Illarionov, Y. et al. Ultrathin calcium fluoride insulators for two-dimensional field-effect transistors. *Nat. Electron.* **2**, 230–235 (2019).

19. Wang, L. et al. Epitaxial growth of a 100-square-centimetre single-crystal hexagonal boron nitride monolayer on copper. *Nature* **570**, 91–95 (2019).

20. Svensson, C. Refinement of the crystal structure of cubic antimony trioxide Sb$_2$O$_3$. *Acta Crystallogr. B.* **31**, 2016–2018 (1975).

21. Pereira, A. L. J. et al. Structural and vibrational study of cubic Sb$_2$O$_3$ under high pressure. *Phys. Rev. B* **85**, 174108 (2012).

22. Han, W. et al. Two-dimensional inorganic molecular crystals. *Nat. Commun.* **10**, 4728 (2019).

23. Zhou, Y. et al. Thin-film Sb$_2$Se$_3$ photovoltaics with oriented one-dimensional ribbons and benign grain boundaries. *Nat. Photonics* **9**, 409–415 (2015).

24. Young, K. F. and Frederikse, H. P. R. Compilation of the static dielectric constant of inorganic solids. *J. Phys. Chem. Refer. Data* **2**, 313–410 (1973).

25. Wang, Y. et al. Van der Waals contacts between three-dimensional metals and two-dimensional semiconductors. *Nature* **568**, 70–74 (2019).

26. Late, D. J. et al. Hysteresis in single-layer MoS$_2$ field effect transistors. *ACS Nano* **6**, 5635–5641 (2012).

27. Liu, Y., Stradins, P. & Wei, S.-H. Van der Waals metal–semiconductor junction: weak Fermi level pinning enables effective tuning of Schottky barrier. *Sci. Adv.* **2**, e1600069 (2016).

28. Amit, I. et al. Role of charge traps in the performance of atomically thin transistors. *Adv. Mater.* **29**, 1605598 (2017).

29. Lee, C.-H. et al. Atomically thin p–n junctions with van der Waals heterointerfaces. *Nature Nanotech.* **9**, 676–681 (2014).

30. Zhu, W. et al. Electronic transport and device prospects of monolayer molybdenum disulphide grown by chemical vapour deposition. *Nat. Commun.* **5**, 3087 (2014).

31. Park, Y. et al. Thermally activated trap charges responsible for hysteresis in multilayer MoS$_2$ field-effect transistors. *Appl. Phys. Lett.* **108**, 083102 (2016).

32. Britnell, L. et al. Field-effect tunneling transistor based on vertical graphene heterostructures. *Science* **335**, 947–950 (2012).
33. Ju, L. et al. Photoinduced doping in heterostructures of graphene and boron nitride. *Nat. Nanotech.* **9**, 348–352 (2014).

34. Vu, Q. A. et al. Two-terminal floating-gate memory with van der Waals heterostructures for ultrahigh on/off ratio. *Nat. Commun.* **7**, 12725 (2016).

**Declarations**

**Acknowledgements**

This work was supported by the National Nature Science Foundation of China (21825103, 51727809, 11904154), the Hubei Provincial Nature Science Foundation of China (2019CFA002), the Fundamental Research Funds for the Central Universities (2019kfyXMBZ018). We also acknowledge the Analytical and Testing Center of Huazhong University of Science and Technology for the TEM characterizations and analysis. Computational time is partially supported by the Center for Computational Science and Engineering of Southern University of Science and Technology.

**Author contributions**

K.L and T.Z conceived the ideas. K.L and B.J. designed and carried out most the experiments under T.Z.’s supervision. K.L, B.J and X.H deposited the film. K.L and J. D performed the absorption spectrum measurement. P.G, and L. H carried out the works of first-principle calculations. X. C, L.L, S.Y and F. Z helped to analyze the data. K.L, W.H, L.L and T.Z worked on the images with the assistance from all the others. K.L wrote the paper with the inputs of all the co-authors.

**Competing financial interests**

The authors declare no competing financial interests.

**Figures**
Figure 4

Hysteresis of MoS2 FETs supported on Sb2O3 and SiO2 substrate. a, Double-sweep transfer characteristic curves of monolayer MoS2/Sb2O3 and MoS2/SiO2 FETs respectively. b, Temperature-dependent hysteresis of monolayer MoS2/Sb2O3 FET. c, Schematic figure depicting the charge trapping from channel material into dielectric trap states during the FET switching, giving rise to the hysteresis window in double-sweep transfer characteristics curves. d, Temperature-dependent hysteresis (ΔVon) of MoS2 FET with various layer number supported on SiO2 and Sb2O3 substrates.