Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique

Kishore Sanapala* and R. Sakthivel

VLSI Division, School of Electronics Engineering, VIT University, Vellore - 632014, Tamil Nadu, India; kishore.technova@gmail.com, rsakthivel@vit.ac.in

Abstract

**Background/Objectives:** As technology scaling down, subthreshold operation is playing a vital role in the design of digital circuits to achieve ultra low power consumption with considerable performance. **Methods/Statistical Analysis:** This paper presents a novel body bias technique, where the body terminal of NMOS is reverse biased to VDD which reduces the subthreshold leakage. The basic logic gates are designed using proposed body bias scheme. To analyze the performance, standard 28 transistor full adder cell is implemented using the proposed technique and the performance parameters - power, delay, PDP are calculated and compared with the conventional CMOS Full adder. The simulations are done in cadence 90 nm technology for VDD = 0.2v. **Findings:** The simulation results show that the circuits designed using the proposed technique achieves more than 31% savings in power and more than 15% savings in PDP than traditional body bias technique used in static CMOS configuration. **Applications/Improvements:** These circuits are widely applicable in portable battery operated devices such as cellular phones, wearable electronics and remote sensors where ultra low power consumption is required with low to medium performance.

**Keywords:** Body Bias, CMOS, Full Adder, Logic Gates, Subthreshold Operation, Ultra Low Power

1. Introduction

With the advancements in technology towards the sub-nm regime, subthreshold region of operation is gaining more importance. Digital circuits operating in subthreshold region use a supply voltage less than the threshold voltage of the transistors. In this region, the circuits consume less energy but at the cost of degradation in the performance. Until as of late, maximizing the frequency of operation overwhelmed to the point where this weak inversion or subthreshold region operation gathered very little focus. Recent explorations in applications where low energy operation is required, demands subthreshold circuits. These advancements towards portability for which subthreshold circuits are appropriate have made into two classes of applications. More energy constrained systems and portable battery operated devices are the two different classifications. In the energy constrained systems energy conservation is the primary constraint where performance is of secondary. Portable battery operated devices require high performance for sometime however likewise spend some significant divisions of their operations doing non-execution assignments. Mobile phone is the best example, as it remains in idle mode for many hours, until it receives the input from the wireless link or the user. Hence subthreshold circuits are the ideal ones for these kind energy constrained and portable applications.

When the PMOS and NMOS drive the same current, the operation of circuit with minimum supply voltage occurs. In MOS transistor, the subthreshold conduction takes place when the applied gate voltage is under the threshold voltage (Vth). In long channel devices this Vth is independent of the drain bias, but in sub-micrometer channel length devices the scenario is different and causes Drain Induced Barrier Lowering (DIBL). The general equation for subthreshold current is:
Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique

\[
I_{\text{sub}} = I_0 e^{\frac{(V_{gs} - V_T)}{nV_{th}}} 
\]

\[
I_0 = \mu_0 C_{ex} \frac{W}{L} (n-1) V_{th}^2 
\]

Where

- \(V_T\) Thermal voltage (KT/q)
- \(V_{gs}\) gate to source voltage
- \(n\) subthreshold slope factor (1+C_{dep}/C_{ox})
- \(C_{dep}\) depletion capacitance
- \(C_{ox}\) oxide capacitance
- \(W\) Effective channel width
- \(L\) length of the channel
- \(\mu_0\) zero bias mobility

On considering the static CMOS configuration as a reference, where PMOS body terminals connects to \(V_{DD}\) and NMOS body terminals connects to ground. We proposed a novel body biasing technique where PMOS body terminals are forward biased to \(V_{DD}\) and NMOS body terminals are reverse biased to \(V_{DD}\). In this paper, the subthreshold logic gates are designed using the proposed body bias technique. Also a conventional 28T full adder circuit is implemented using the proposed body bias logic and different performance parameters are compared with the existing static CMOS full adder design.

2. Impact of Body Bias Configuration

As Silicon on Insulator (SOI) technology devices are more advantageous than the other devices as in MOSFET, it is easy to isolate the body terminal from other electrical points in VLSI\(^5\). This benefit made convenient to the designers in controlling the threshold voltage \((V_{th})\) by biasing the body of MOSFET independently. This independent body bias dynamically varies the threshold voltage of the MOSFET and the effect of \(V_{th}\) variation due to body bias is known as body effect. The basic equation which shows how body bias impacts on threshold voltage is\(^6\):

\[
V_{th} = V_{th0} + \gamma(\sqrt{2\phi_b} - V_{sb} - \sqrt{2\phi_b}) 
\]

where \(\phi_b\) flatband voltage
\(\gamma\) body effect coefficient
\(V_{th0}\) \(V_{th}\) with zero substrate bias
\(V_{sb}\) source to body bias voltage.

In order to maintain the minimum threshold voltage \((V_{th})\) in static CMOS configuration, the body terminals of PMOS is connected to \(V_{DD}\) and the NMOS body terminals connected to ground. In the proposed logic the body of the PMOS connected to \(V_{DD}\) (as in standard CMOS configuration) but the NMOS body is reverse biased to \(V_{DD}\). The supply voltage \(V_{DD}\) is chosen as 0.2V to operate designed circuits under subthreshold region for achieving ultra low power consumption. When the body of NMOS is biased with negative supply the channel depletion region increases which causes the raise in threshold voltage. As leakage currents are the main sources of power consumption in subthreshold circuits, this raise in threshold voltage significantly reduces the subthreshold leakage current. The body bias design is shown in Figure 1.

3. Subthreshold Logic Circuits using the Proposed Body Bias Scheme

Logic gates are the essential building blocks of the digital design and they keep on being a theme of interest particularly as devices are scaled under nanometer regime. The basic CMOS inverter and the two input logic gates NAND, NOR, AND, OR, XOR are designed using the proposed reverse body bias logic in cadence virtuoso 90nm technology. And also the standard CMOS full adder which is the basic module in many digital VLSI systems is implemented. The subthreshold designs of some basic gates and 28T static CMOS full adder\(^7\) using reverse body bias logic is shown in Figure 2.
4. Results and Discussion

The basic logic gates and the 28T CMOS full adder designs using the proposed body bias logic are simulated and compared with the standard CMOS logic. All the designs are operated under subthreshold region and the chosen supply voltage ($V_{DD}$) is 0.2V. The output waveforms of the designed subthreshold circuits inverter, NAND, NOR, AND, OR, XOR and 28T full adder using the proposed body bias logic are shown in Figure 3.

For proper comparisons all the circuits are operated at frequency of 20 kHz and supply voltage of 200mV. The performance parameters power, delay and PDP obtained from the simulations are compared in Table 1. From Table 1 it is shown that there is a significant reduction in the power and PDP of the designed logic circuits when operated in subthreshold region using the proposed body bias configuration. For a basic CMOS inverter, it is observed that by using proposed body bias more than 33% savings in power and more than 15% savings in PDP are achieved.

Table 1. Performance comparison of subthreshold digital circuits

| Design     | Power (pW) | Delay (ns) | PDP (aJ) |
|------------|------------|------------|----------|
| CMOS Inverter conventional | 172.7 | 3.71 | 0.6407 |
| CMOS Inverter proposed | 114.9 | 4.7 | 0.54 |
| CMOS NAND conventional | 200.1 | 8.75 | 1.75 |
| CMOS NAND proposed | 132.4 | 9.92 | 1.31 |
| CMOS NOR conventional | 134.8 | 9.89 | 1.33 |
| CMOS NOR proposed | 92.63 | 11.21 | 1.03 |
| CMOS AND conventional | 291.6 | 11.02 | 3.21 |
| CMOS AND proposed | 194.8 | 12.01 | 2.33 |
| CMOS OR conventional | 396.6 | 17.33 | 6.87 |
| CMOS OR proposed | 271.2 | 21.62 | 5.86 |
| CMOS 12T XOR conventional | 670.7 | 21.52 | 14.43 |
| CMOS 12T XOR proposed | 453.0 | 18.2 | 8.24 |
| CMOS 28T FA conventional | 943.4 | 50.9 | 48.019 |
| CMOS 28T FA proposed | 644.9 | 64.6 | 41.66 |

To evaluate the performance of the proposed body bias scheme, the implemented full adder is simulated at different supply voltages ($V_{DD}$) from 0.2v to 1.2V and...
the performance parameters power, delay and PDP are compared in the Figures 4, 5 and 6 respectively.

**Figure 4.** Power comparison at different \( V_{DD} \)

**Figure 5.** Delay comparison at different \( V_{DD} \)

**Figure 6.** Power * Delay comparison at different \( V_{DD} \)

From the comparisons made in Figures 4, 5 and 6 it is observed that:

- The full adder design using the proposed body bias scheme achieved more than 31% power savings than standard CMOS configuration at different supply voltages from \( V_{DD} = 0.2V \) to 1.2V. Also the magnitude of percentage decrease in power is more with the increase in \( V_{DD} \). This is due to the decrease in subthreshold leakage currents.

- The delay of the full adder design using the proposed scheme dominated the standard CMOS configuration at all the supply voltages from \( V_{DD} = 0.2V \) to 1.2V. Particularly in subthreshold region of operation (\( V_{DD} = 0.2V \)) the proposed scheme incurred a penalty of 27% increase in delay because of less output driving capability due to the increase in threshold voltage of the device.

- The PDP of the proposed full adder design achieves almost 15% savings compared to the standard CMOS configuration at supply voltages ranging from \( V_{DD} = 0.2V \) to 1.2V.

5. **Conclusion**

In this paper, the design of the basic logic gates operating in subthreshold region using the proposed reverse body bias technique is presented and is compared with the standard CMOS configuration. The simulations are performed in cadence 90nm technology. The simulations results shows that the circuits designed using the proposed scheme achieved more than 33% savings in power and more than 15% savings in PDP.

Also the 28T CMOS full adder is designed and simulated at different supply voltages from \( V_{DD} = 0.2V \) to 1.2V. The results show that the proposed scheme achieved almost 15% savings compared to the standard CMOS configuration.

Hence from the comparisons, the proposed body bias scheme is one of the best alternatives to achieve ultra power consumption with accepted performance.

6. **References**

1. Soeleman H, Roy K. Ultra low power subthreshold digital logic circuits. Proceedings of IEEE Conference on Low Power Electronics and Design; San Diego, CA, USA. 1999 Aug 17. p. 94–6.
2. Wang A, Calhoun BH, Chandrakasan A. Subthreshold design for ultra low-power systems. 1st ed. US; Springer: 2006.
3. Rabaey JM, Chandrakasan A, Nikolic B. Digital integrated circuits : A design perspective. 2nd ed. UK; Pearson Education: 2003.
4. Calhoun BH, Wang A, Chandrakasan A. Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE Journal of Solid State Circuits. 2005 Sep; 40(1):1778–86.
5. Chung IY, Park YJ, Shick Min H. A new SOI inverter using dynamic threshold for low-power applications. IEEE Electron Device Letters. 1997 Jun; 18(6):248–50.
6. Kao JT, Miyazaki M, Chandrakasan A. A 175 Mv Multiply Accumulate Unit using an adaptive supply voltage and body bias architecture. IEEE Journal of Solid State Circuits. 2002 Nov; 37(11):1545–54.

7. Weste NH, Harris D. CMOS VLSI design - A circuits and systems perspective. 3rd ed. US; Pearson Education: 2004.