Low-Power Silicon Strain Sensor Based on CMOS Current Reference Topology

Nicolas Roisin$, Thibault P. Delhaye$, Nicolas André$, Jean-Pierre Raskin$, Denis Flandre$

$Institute of Information and Communication Technologies, Electronics and Applied Mathematics (ICTEAM), UCLouvain, Place du levant 3, 1348 Louvain-la-Neuve, Belgium

Abstract

A strain sensor inspired by a Widlar self-biased current source topology called β-multiplier is developed to obtain a strain-dependent reference current with high supply rejection. The sensor relies on the piezoresistive effect in the silicon MOS transistors that form the current reference circuit. The device behavior is analytically computed and verified with experimental measurements under four-point bending test. A basic implementation with an integrated resistor reaches a strain sensitivity of 2.54 nA/µϵ (gauge factor of 324) for a temperature sensitivity of 52.06 nA/°C. A more advanced full-transistor circuit based on current subtraction principle is furthered implemented in order to reach strain sensitivity up to 12.02 nA/µϵ (gauge factor of 1773) and temperature sensitivity of -28.72 nA/°C. This implementation includes a CMOS active load to tune the strain and temperature sensitivities with a total power consumption between 20 and 150 µW.

Keywords: Strain, Piezoresistivity, Silicon, CMOS, Reference circuit

1. Introduction

Many physical effects can be exploited to record strain in a material such as capacitive [1][2], piezoelectric for dynamic strain [3][4], optic with interferometers [5][6][7] and piezoresistive [8][9][10]. The two last means are widely used, especially with fiber Bragg grating and interferometric sensors for optical measurements and metallic strain gauges for piezoresistive sensing. Optical sensors offer various advantages such as accuracy and the ease of multiplexing but comes with brittleness and high power consumption due to the spectrum analyzer that can consume several Watts. Their robustness against external conditions (electromagnetic interferences, chemicals, temperature, and so on.) make them suitable for harsh environments found in industrial areas, biomedical, automotive or aerospace applications [11]. Piezoresistive strain gauges provide a cheap solution easy to implement. It is based on a mature technology that was one of the first used to record strain of a material [12]. The principle of the metallic gauge is based on a change in the dimensions that limits the gauge factor (GF) at around 2.

New types of materials such as ceramic or semiconductor can be used in order to improve this factor and reach higher strain sensitivity [13][14]. The principle of strain sensing with those materials does not rely on dimensions variation but on intrinsic changes in the carrier mobility. Some of them, such as graphene [15] or carbon nanotubes [16], allow high gauge factor up to 1000. However, the fabrication cost and complexity, added to the fragility, make long-term applications difficult. On the other hand, silicon is a well-known material in electronics with reasonable cost and fabrication complexity [17]. Its crystalllographic configuration leads to high piezoresistive variation with potential gauge factor above 150 [18].

One of the biggest advantages of silicon gauges lies in its straightforward integration in a complete circuit to boost and tune the performances of the sensor. In this case, the sensing element is no more an external component which has to be inserted in a dedicated circuit, but the circuit itself.

Self-biased reference circuit refer to implementations where the reference current or voltage is set independently of external sources [19]. They provide stable output signal that depends on physical parameter such as carrier mobility, resistance, breakdown voltage, dimensions and so on. In this work, a self-biased current reference inspired by Widlar topology, called β-multiplier [20], is modified in order to create a strain-dependent reference current with high supply rejection. Four implementations are analyzed: (i) a basic implementation with a resistor (βR), (ii) a full-transistor implementation with positive (β+) or (iii) negative (β−) strain response and (iv) a current subtraction implementation based on full-transistor circuits (βsub).

The analytical analysis of the circuits is first realized in Section 2 to present the different implementations and to model the strain impact on the reference currents. Then, the results of measurements on the sensor are presented and discussed in Section 3. We first tested the transistors separately in order to extract the key parameters, i.e. the carrier mobility and the threshold voltage, along with their strain and temperature dependencies. We complete the study with the strain and temperature analyses of the β-multipliers to evaluate the performances of the different implementations.

2. Analytical Model

2.1. Piezoresistive effect

The piezoresistive effect in silicon is mainly due to the change in the carrier mobility that is much higher than the
change in the dimensions [21]. By considering infinitesimal displacement, the relative variation of the mobility can be expressed as
\[ - \frac{d\mu_i}{\mu_i} = \pi_{ij}\sigma_i + \pi_{lt}\sigma_t, \]
where \( i \) stands for the electron (n) or holes (p) contributions, \( \pi_i \) and \( \pi_t \) are, respectively, the piezoresistive coefficients in the longitudinal and transverse directions while \( \sigma_i \) and \( \sigma_t \) are the applied stresses in those two directions. We consider the longitudinal direction to be the direction of the transistor channel while the transverse direction is perpendicular to it. In ceramic material, the strain-stress relation can be expressed by considering elastic deformation [22] as
\[ \sigma_j = E \cdot \varepsilon_j, \]
where \( E \) is the Young’s modulus of around 165 GPa for silicon in the [110] crystal direction [23] and \( \varepsilon_j \) is the applied strain in direction \( j \).

Solving relation (1) leads to
\[ \mu_i = \mu_{i,0} e^{-(\pi_{ij}\sigma_i + \pi_{it}\sigma_t)}, \]
where \( \mu_{i,0} \) is the mobility in the relaxed case.

The piezoresistive coefficients are intrinsic parameters that are linked to the effective masses variations of the electrons and the holes. As the variations of the effective mass depend on the crystal direction of the applied strain, so do these coefficients [24].

In this work, we consider MOS transistor with channel oriented in parallel and perpendicular to the [110] direction of the crystal as displayed in Fig. 1.

In this orientation, the transverse and longitudinal piezoresistive coefficients \( \pi_{ij} \) and \( \pi_{li} \) can be expressed as [25]
\[ \pi_{ij} = \frac{\pi_{i11} + \pi_{i12} - \pi_{i44}}{2}, \]
\[ \pi_{li} = \frac{\pi_{l11} + \pi_{l12} + \pi_{l44}}{2}, \]
where \( \pi_{i11}, \pi_{i12} \) and \( \pi_{l44} \) are the main components of the piezoresistance tensor. The values for n-type and p-type silicon are given in Table 1 [26].

|       | \( \pi_{11} \) | \( \pi_{12} \) | \( \pi_{44} \) | \( \pi_t \) | \( \pi_l \) |
|-------|---------------|---------------|---------------|----------|----------|
| n-Si  | -1022         | 534           | -136          | -176     | 312      |
| p-Si  | 66            | -11           | 1381          | -663     | 718      |

Table 1: Main components of the piezoresistance tensor for p- and n-type transistors [26]. The effective longitudinal and transverse piezoresistive coefficients for strain applied in the [110] direction are also computed. The values are expressed in TPa⁻¹.

At the circuit level, it was found that perpendicular transistors placed in current mirror configuration lead to higher strain sensitivity with regards to ratio of the transistor currents [27, 28, 29]. Indeed, this configuration leads to an effective sensitivity that is equal to the difference of the piezoresistive coefficients of the two transistors. If these coefficients are of opposite sign, an enhanced strain sensitivity can be obtained. Such features can be found by placing PMOS (NMOS) transistors perpendicularly along the [110] ([100]) directions. This perpendicular current mirror works as the main sensing element of our proposed solution for strain sensing applications.

2.2. Current reference configuration

In this work, we first imagined a \( \beta \)-multiplier-like reference shown in Fig. 2a as strain sensor. This is inspired by a self-biased reference based on Widlar current source topology. A cascade configuration is implemented in order to further reduce the supply sensitivity.

In this circuit, the two PMOS transistors \( M_1 \) and \( M_4 \) impose the same current in both the absence of strain branches while the two NMOS transistors and the resistor impose a quadratic relation between the currents of the two branches. The transistors are assumed in saturation with long channel model and no mismatch between them. When the upper and lower parts of the circuits are connected, the equilibrium in the absence of strain leads to
\[ I_a = 2 \left( 1 - \frac{1}{\sqrt{K_{21}}} \right) \frac{R^2 \beta_{n,0}}{R}, \]
where \( R \) is the resistance, \( K_{21} \) is the ratio between the width of the NMOS transistors, \( \beta_{n,0} = \frac{W}{L} C_{ox} \mu n_0 \) with \( C_{ox} \) the capacitance of the transistor gate, \( W \) the width and \( L \) the length of the transistor \( M_1 \). This last term leads to the name \( \beta \)-multiplier for the current reference.

Under strain conditions, the mobility of the different transistors is impacted. The expression of the reference current under
uniaxial stress is then given by

\[ I_a = 2 \left( e^{(\pi_3 \pi_1 \pi_1) / \sqrt{K_{21}}} - e^{-2\pi_1 \sigma} \right) e^{-2\pi_1 \sigma} \frac{R^2}{\beta_n 0}, \]

where \( \pi_j \) is the piezoresistive coefficient of transistor \( M_j \), \( \pi_r \) is the piezoresistive coefficient of the resistor and \( \sigma \) is the uniaxial stress applied on the circuit.

A second circuit is presented in Fig. 2b where the resistor is replaced with an active load. The transistor adds a control on the reference current by tuning the gate voltage \( V_{bias} \). This tuning allows to control the power consumption of the circuit along with the sensitivities to strain and temperature.

The reference current in this case can be expressed as

\[ I_b = 2V_{ov} \beta_{n,0} \left( e^{(\pi_3 \pi_1 \pi_1) / \sqrt{K_{21}}} - e^{-2\pi_1 \sigma} \sqrt{K_{21}} \right)^2 \]

\[ \left( e^{(\pi_3 \pi_1 \pi_1) / \sqrt{K_{21}}} - e^{-2\pi_1 \sigma} \sqrt{K_{91}} \right) \],

where \( \pi_j \) is the ratio between the width of the transistors \( M_0 \) and \( M_1 \), and \( V_{ov} = (V_{bias} - V_{th,n}) \) with \( V_{th,n} \) the threshold voltage of transistor \( M_n \).

The complete development to find the expressions of the reference currents \( I_a \) and \( I_b \) can be found in Appendices A and B respectively.

In both circuits, the PMOS and NMOS pairs \( (M_1/M_2, M_3/M_4 \) and \( M_5/M_6) \) are oriented perpendicularly to maximize the strain sensitivity. This configuration is necessary to observe the variations caused by the applied strain on the equilibrium current.

2.3. Current subtraction configuration

It is possible to reach a larger strain sensitivity by combining circuits with positive and negative strain responses. Furthermore, a reduction of the temperature sensitivity can be achieved if the temperature responses of the two circuits are of the same sign thanks to the current subtraction approach \cite{39}. In order to obtain negative strain response, a rotation by 90° of the sensitive transistors in Fig 2b is made. Two \( \beta \)-multiplier circuits can then be combined with a current subtraction circuit as displayed in Fig. 3. The sensing parts with positive and negative strain sensitivities are highlighted in blue while the current subtraction part is represented in red.

The output current of this circuit is given by

\[ I_c = C_+ I_{b,+} - C_- I_{b,-} , \]

where \( I_{b,+} \) and \( I_{b,-} \) are the current of the \( \beta \)-multiplier with positive and negative responses, respectively. \( C_+ \) and \( C_- \) are constants that can be tuned by changing the ratio between the size of the MOSFETs of the \( \beta \)-multipliers and the current subtraction, i.e. \( M_{27} \) and \( M_{30} \). The linear combination of the two currents \( I_{b,+} \) and \( I_{b,-} \) with chosen constants ensures a positive output current \( I_c \) regardless the applied strain.

3. Experiment and discussion

3.1. Experimental set-up

The circuits were fabricated using UMC L180 technology. The transistors have low threshold voltage with 1.8 V voltage maximum supply voltage. For the temperature measurements, a bare die was put on a heating stage while the strain measurements were performed in a four-point bending machine. In this last case, the device under test (DUT) is ground down to a thickness of 50 um and next glued with M-Bond 200 adhesive from Vishay on a 1 mm-thick aluminium strip. The strain is then applied using a four-point bending machine as displayed in Fig. 4. The bottom cylinders are spaced of 3 cm while a space of 8 cm is set for the the upper ones. The four-point bending method is a well-known mechanical test that allows a simple, stable and homogeneous deformation on a glued device \cite{31}. A reference metallic strain gauge of 350Ω from Micro-Measurements is mounted next to the die in order to measure the strain applied to the device. The resistance of the gauge was measured with a Series 2000 digital multimeter from Keithley.

The electrical measurements are made with a B-1500 Semiconductor Device Parameter Analyzer from Keysight. The electrical contact was made with tungsten probes directly on the die under test for both temperature or strain experiments.
3.2. Transistor analysis

The tested NMOS and PMOS transistors have both a gate width of 8.5 µm and gate length of 5 µm. Each transistor type is duplicated and rotated by 90° in order to retrieve the transverse and longitudinal piezoresistive coefficients.

The significant parameters, i.e. the mobility and the threshold voltage, were extracted from I-V curves at different strain levels with the method from Jeppson [32]. This method is based on a least-square fit that is stable and insensitive to the mobility degradation and series resistances. We measured the drain current and we varied the gate voltage between 0 and 1.8 V while the source and the drain were, respectively, put to ground (1.8 V) and 50 mV (1.75 V) the for the NMOS (PMOS) transistors (resp.). The body for both types of transistor is connected to the source.

The low-field mobilities obtained in the relaxed case at 25°C are 1131 cm²V⁻¹s⁻¹ and 191 cm²V⁻¹s⁻¹ for the NMOS and PMOS transistors, respectively. The threshold voltages in these conditions are, respectively, 73.6 mV and -330.5 mV for the NMOS and PMOS transistor.
The results of the strain measurements are displayed in Fig. 5. The piezoresistive coefficients are extracted by computing a linear interpolation on the mobility variation using relation [1]. We obtain a transverse and longitudinal coefficients of -255 (-437) TPa⁻¹ and -283 (486) TPa⁻¹ for the NMOS (PMOS) transistors, respectively. The PMOS transistor presents high and opposite piezoresistive coefficients while the coefficients for the NMOS transistor are smaller and of the same sign.

Table 2 compares the experimentally measured data with piezoresistive coefficients published in the literature. The results we obtained are in agreement with the ones shown in other works. The differences observed in the piezoresistive coefficients between the different works can be due to extrinsic perturbations that influence the strain response. Indeed, the bias condition as well as the regime of the measured transistors can have a strong impact on the extracted coefficients due to the different scattering mechanisms [33].

|                  | $\pi_{n,l}$ | $\pi_{n,t}$ | $\pi_{p,l}$ | $\pi_{p,t}$ | Dimensions               |
|------------------|-------------|-------------|-------------|-------------|--------------------------|
| This work        | -255        | -283        | -437        | 486         | WxL = 8.5 $\mu$m x 5 $\mu$m |
| Wacker et al. [34] | -470        | -220        | -450        | 520         | WxL = 16 $\mu$m x 16 $\mu$m |
| Bradley et al. [35] | -250        | -320        | -385        | 415         | L = 15 $\mu$m             |

Table 2: Longitudinal and transverse piezoresistive coefficients in TPa⁻¹ experimentally measured and from the literature.

![Figure 5: Mobility variation with regards to the applied strain for NMOS and PMOS transistors oriented in the longitudinal or transverse directions. The extracted piezoresistive coefficients are written next to the curves.](image)

The results of the temperature measurements are displayed in Fig. 6 and 7. Mobility and threshold voltage sensitivities of -7.33 cm²V⁻¹s⁻¹°C⁻¹/1.69 mm²V⁻¹s⁻¹°C⁻² and -0.79 mV°C⁻¹ are, respectively, found for n-type transistors while the p-type transistors show a mobility sensitivity of -0.58 cm²V⁻¹s⁻¹°C⁻¹/1504.57 μm²V⁻¹s⁻¹°C⁻² and a threshold voltage sensitivity of 0.90 mV°C⁻¹. The dashed curves are computed using the theoretical model provided by the circuit supplier. The curves are in good agreement with the experimental work for both NMOS and PMOS transistors.

![Figure 6: Mobility variation with regards to the temperature for NMOS and PMOS transistors. The temperature sensitivity extracted from the measurements is written next to it. The dashed lines represent the theoretical model from the transistor technology given by the UMC foundry.](image)

![Figure 7: Threshold voltage with regards to the temperature for NMOS and PMOS transistors. The temperature sensitivity extracted from the measurements is written next to it. The dashed lines represent the theoretical model from the transistor technology given by the UMC foundry.](image)

### 3.3. $\beta$-multiplier analysis

The $\beta$-multiplier circuits are tested similarly with the four-point bending method. Strain and temperature measurements are conducted on four circuits where the output current is measured according to the supply voltage for the implementation with resistor or bias voltage for the full-transistor ones. The first circuit is the $\beta$-multiplier with resistor ($\beta_R$) displayed in Fig. 2a where the output current is $I_a$. The resistor is made of poly-silicon and reaches a value of 10 kΩ. The configuration with an active load is then investigated with two transistor orientations leading to positive ($\beta_+$) and negative ($\beta_-$) strain sensitivities. The output currents of these circuits represented in Fig. 2b are $I_{a+}$ ($I_{a-}$) for the positive (negative) contribution. Finally, the output current $I_a$ of the circuit with current subtraction ($\beta_{sub}$) represented in Fig. 3 is measured.
The gauge factor $GF$ is used to analyze and compare the
strain sensitivity. This factor is defined as the relative current
variation with regards to the strain, i.e.
\[
\frac{\Delta I}{I(\varepsilon = 0)} = GF \cdot \varepsilon \tag{9}
\]

The current variations under strain stimuli are displayed in
Fig. 8 while the variations according to the temperature are
shown in Fig. 9.

![Current vs Strain](image)

Figure 8: Output current with regards to the strain of the different implementa-
tions at $V_{DD} = 1.8$ V and $V_{bias} = 1.2$ V, i.e. the $\beta$-multiplier with resistor ($\beta_R$), the full-transistor $\beta$-multipliers with positive ($\beta_+$) and negative ($\beta_-$) strain responses and the current subtraction implementation ($\beta_{sub}$). The gauge factors extracted from the measurements are written next to the curves. The dashed lines represent the theoretical results obtained with the piezoresistive coefficients inserted in the analytical relations.

![Current vs Temperature](image)

Figure 9: Output current with regards to the temperature of the different implementa-
tions at $V_{DD} = 1.8$ V and $V_{bias} = 1.2$ V, i.e. the $\beta$-multiplier with resistor ($\beta_R$), the full-transistor $\beta$-multipliers with positive ($\beta_+$) and negative ($\beta_-$) strain responses and the current subtraction implementation ($\beta_{sub}$). The temperature sensitivities extracted from the measurements are written next to the curves. The dashed lines represent the theoretical results obtained by simulation using the spice model of the UMC180 transistors given by the UMC foundry.

The dashed curves represent the theoretical results obtained by simulations for the temperature data and analytically for the strain results. The simulations are made using the spice model given by the UMC foundry for the UMC180 transistors while the strain impact is computed by injecting the piezoresistive coefficients found (cfr. Table 2 in relations (9) and (7)).

3.3.1. $\beta$-multiplier with resistor (Fig. 2a)

![Current vs Strain and Temperature](image)

Figure 10: Output current sensitivity to supply voltage of the $\beta$-multiplier with resistor ($\beta_R$) with regards to the applied strain. The inset represents the raw results with the arrow at the supply voltage where the sensitivity is computed (1.8 V).

![Current vs Temperature](image)

Figure 11: Output current sensitivity to supply voltage of the $\beta$-multiplier with resistor ($\beta_R$) with regards to the temperature. The inset represents the raw results with the arrow at the supply voltage where the sensitivity is computed (1.8 V).

The implementation $\beta_R$ shows a gauge factor of 324 (2.59 nA/µε) and temperature sensitivity of 52.06 nA/°C with a supply voltage of 1.8 V. The sensitivity to supply voltage of the implementation is investigated in Fig. 10. A sensitivity of 0.79 μA/V is obtained in the relaxed case. The sensitivity increased with the strain due to the voltage limit to keep the transistors in saturation regime being closer to the operating voltage of 1.8 V. Under high strain condition of 1000 µε, the sensitivity is up to 3.28 μA/V. The effect of the temperature on the supply sensitiv-
ity presents the same behavior and is displayed in Fig. 11.

We
obtained a sensitivity of 0.79 $\mu$A/V at 25°C that increases up to 8.74 $\mu$A/V at 100°C. The cascode implementation allows low supply sensitivity but brings the bias limit of the circuit close to the operating point.

3.3.2. $\beta$-multiplier with active load (Fig. 2(b) and subtraction circuit (Fig. 3)

The implementation $\beta_+$ and $\beta_-$ show a gauge factor of -263 (-4.37 nA/µε) and 415 (6.47 nA/µε) depending on the transistor orientation while the temperature sensitivities are -34.09 nA/°C and -34.09 nA/°C, respectively.

The active load allows a current control by tuning the bias voltage. As consequence, the strain and temperature sensitivities of the output current depend on the voltage applied. The gauge factor variations according to the bias voltage is shown in Fig. 12. A maximum gauge factor of 415 (resp. -290) around 1.2 V (resp. 1.6 V) is found for $\beta_+$ (resp. $\beta_-$) implementation. At higher bias voltage, the current flowing through the devices increases the gate voltage of the current mirrors. This bring the transistors into the triode regime and degraded the gauge factor of the circuit.

![Figure 12: Gauge factor computed according to the bias voltage for the full-transistor implementations in strong inversion with positive ($\beta_+$) and negative ($\beta_-$) responses. The inset presents the raw I-V results with the arrow indicating the direction of the strain increase from 0 to 1000 µε.](image)

![Figure 13: Gauge factor computed according to the bias voltage for the full-transistor current subtraction implementation ($\beta_{sub}$) in strong inversion. The inset presents the raw I-V results with the arrow indicating the direction of the strain increase from 0 to 1000 µε.](image)

The temperature sensitivity depending on the bias voltage is represented in Fig. 14. At 1.2 V, sensitivities of -47.74 nA/°C and -34.09 nA/°C are obtained for the output currents of $\beta_+$ and $\beta_-$, respectively.

The circuit with current subtraction $\beta_{sub}$ presents the highest factor with 1773 (12.02 nA/µε) and a temperature sensitivity of -28.72 nA/°C for a bias voltage of 1.2 V. The gauge factor of the current subtraction circuit is displayed in Fig. 13.

As the temperature sensitivities are both negative for $\beta_+$ and $\beta_-$ circuits, the current subtraction leads to lower temperature sensitivity. On top of that, we obtained strain sensitivity nearly three times higher.

![Figure 14: Temperature sensitivity according to the bias voltage for full-transistor implementations in strong inversion, i.e. $\beta$-multiplier with positive ($\beta_+$) and negative ($\beta_-$) strain response combined with a current subtraction circuit ($\beta_{sub}$). The inset shows the raw I-V curves of the measurements for the current of $\beta_{sub}$.](image)

![Figure 15: Power and current consumption according to the bias voltage for full-transistor implementations, i.e. $\beta$-multiplier with positive ($\beta_+$) and negative ($\beta_-$) strain response combined with a current subtraction circuit ($\beta_{sub}$).](image)

The improvement of the performances is however counter-balanced by the larger power consumption of 145.45 µW. It is possible to reduce the current consumption (and therefore the power consumed) of the circuit by reducing the bias voltage as...
Table 3: Summary of the main performances at $V_{DD} = 1.8$ V and $V_{bias} = 1.2$ V of the different implementations, i.e. the $\beta$-multiplier with resistor ($\beta_R$), the full-transistor $\beta$-multipliers with positive ($\beta_+$) and negative ($\beta_-$) strain responses and the current subtraction implementation ($\beta_{sub}$).

| Implementation | $\beta_R$ | $\beta_+$ | $\beta_-$ | $\beta_{sub}$ |
|----------------|----------|----------|----------|-------------|
| Strain sensitivity (nA/µε) | 2.59 | 6.47 | -4.37 | 12.02 |
| Gauge Factor (f) | 324 | 415 | -263 | 1773 |
| Temperature sensitivity (nA/°C) | 52.06 | -47.74 | -34.09 | -28.72 |
| Power Consumption (µW) | 28.6 | 56.96 | 60.02 | 145.45 |

Table [3] summarizes the performances of the diagonal implementations. The modifications of the $\beta_R$ implementation allow for reaching higher strain sensitivity and gauge factor (from 324 to 1773) at the cost of higher power consumption (from 28.6 µW to 145.6 µW). Furthermore, the more advanced solution $\beta_{sub}$ also shows better temperature sensitivity compared with the basic reference circuit (from 52.06 nA/°C to -28.72 nA/°C).

4. Conclusion

In this work, we developed a new strain sensor based on $\beta$-multiplier topology in order to reduce the device sensitivity to supply voltage. The piezoresistive effect in silicon is exploited directly in the elements composing the circuit. This allows the circuit to work directly as the sensing element, leading to high strain sensitivity and easy-to-measure output. We presented a reference circuit adapted for strain sensing applications by changing the relative orientations of the transistors. The strain impact on the reference currents is analytically described and verified with the experimental results. The theoretical methodology developed shows the possibility to easily compute the strain impact in reference circuit. The analytical work should allow further predictions of the performance of the circuit depending on the elements and device orientations.

The transistors used in the circuits were first characterized to predict the response of the different implementations. The basic topology with resistor gives a strain sensitivity of 2.54 nA/µε (gauge factor of 324) with a low power consumption of 28.6 µW. The temperature sensitivity was 52.06 nA/°C. This solution was improved with full-transistor implementation combined in a current subtraction circuit. This leads to high strain sensitivity of 12.02 nA/µε (gauge factor of 1773) at the cost of higher power consumption of 145.45 µW. The temperature sensitivity was lowered down to -28.72 nA/°C with the subtraction principle. Furthermore, the full-transistor principle allows to tune the performances of the circuit with a gauge factor between 800 and 1800 for a power consumption between 20 and 200 µW.

Appendix A. Output current in $\beta$-multiplier with resistor

By applying Kirchhoff’s voltage law on the resistor and NMOS transistors $M_1$ and $M_2$ from Fig. 2a, the following relation is obtained

$$V_{GS,1} = V_{GS,2} + RI_{D,2}. \quad (A.1)$$

where $V_{GS,i}$ and $I_{D,i}$ stand for the gate-to-source voltage and drain current of transistor $M_i$, respectively. If the transistors are working in saturation and by neglecting the Early effect, $V_{GS,i}$ is given by

$$V_{GS,i} = V_{n,i}^\text{th} + \sqrt{\frac{2I_{D,i}}{\beta_{n,i}(\sigma)}}, \quad (A.2)$$

where $V_{n,i}^\text{th}$ is the threshold voltage of transistor $i$ and $\beta_{n,i}(\sigma) = \left(\frac{W}{L}\right)\mu_nC_{ox}j$ standing for the electrons (n) or holes (p) contribution. At the level of the PMOS transistors $M_3$ and $M_4$, the current mirror configuration gives

$$\begin{align*}
V_{SG,3} &= V_{SG,4} \\
I_{D,2} &= I_{D,1} \\
I_{D,3} &= I_{D,4}
\end{align*} \Rightarrow \frac{I_{D,1}}{\beta_{p,3}(\sigma)} = \frac{I_{D,2}}{\beta_{p,4}(\sigma)}. \quad (A.3)$$

The currents of the transistors $M_1$ and $M_4$ are equal, the same goes for transistors $M_2$ and $M_3$. Substituting relations (A.2) and (A.3) in relation (A.1), we obtain

$$V_{n,2}^\text{th} + \sqrt{\frac{2I_{D,2}}{\beta_{n,2}(\sigma)}} + RI_{D,2} = V_{n,1}^\text{th} + \sqrt{\frac{2I_{D,2}}{\beta_{n,1}(\sigma)}\beta_{p,4}(\sigma)} \quad \beta_{p,3}(\sigma), \quad (A.4)$$

$$RI_{D,2} = \sqrt{I_{D,2}} \sqrt{\frac{\beta_{p,3}(\sigma)}{\beta_{p,4}(\sigma)}} - \frac{1}{\sqrt{\beta_{n,2}(\sigma)}} f(\sigma) + \Delta V_{n} = 0, \quad \Delta V_{n}^\text{th}, \quad \frac{\sqrt{f(\sigma)} + \sqrt{f(\sigma)^2 + 4R\Delta V_{n}^\text{th}}}{2R}. \quad (A.5)$$

By assuming no threshold voltage mismatch between the transistors, i.e. $\Delta V_{n}^\text{th} = 0$, we obtain

$$I_{D,2} = \left\{ \begin{array}{ll}
0 & \text{if } f(\sigma)^2 < 4R\Delta V_{n}^\text{th} \\
\frac{f(\sigma)}{R} & \text{otherwise}
\end{array} \right. . \quad (A.6)$$
Equation (A.6) shows two solutions for the current $I_{D2}$. In order to avoid the zero-current solution, a start-up circuit is thus needed.

Using relation (3), the current is given by

$$I_{D2} = \frac{2}{R^2} \left( \frac{\beta_{p,2}(\sigma)}{\beta_{p,2}(\sigma) - \frac{1}{\sqrt{K_2}} \beta_{n,2}(\sigma)} \right)^2. \tag{A.7}$$

We used the exponential relation for the gain, i.e. $\beta(\sigma) = \beta^0 \cdot e^{-\pi \sigma}$, to find

$$I_{D2} = \frac{2}{R^2} \left( \frac{\pi \sigma}{\beta_{n,2}(\sigma)} - \frac{1}{\sqrt{K_2}} e^{-2\pi \sigma} \right)^2, \tag{A.8}$$

with $\pi = \pi_{n,2}(\sigma = 0) = \pi_{p,2}(\sigma = 0) = \pi_{n,2}(\sigma = 0) = \frac{\pi}{K_2}$. $\pi_n$ is the piezoresistive coefficient of transistor $M_n$ and $\pi_n$ is the one of the resistor.

In the absence of strain, we find the classical expression for the reference current of the $\beta$-multiplier:

$$I_{D2} = \frac{2}{R^2} \left( 1 - \frac{1}{\sqrt{K_2}} \right). \tag{A.9}$$

**Appendix B. Output current in full-transistor $\beta$-multiplier**

A similar development than in Appendix [Appendix A] can be done for the full-transistor circuit. In this case, the resistor is replaced by a transistor ($M_n$) in triode region as displayed in Fig. 2.

By Kirchhoff’s law and the saturation current relation (by neglecting the Early effect)

$$V_{GS,1} = V_{GS,2} + V_{DS,9} \tag{B.1}$$

$$\sqrt{\frac{2I_{D1,1}}{\beta_{n,1}(\sigma)}} + V_{n,1}^{th} = \sqrt{\frac{2I_{D2}}{\beta_{n,2}(\sigma)}} + V_{n,2}^{th} + V_{DS,9} \tag{B.2}$$

$$V_{DS,9} = V_{GS,9} - V_{n,2}^{th} \sqrt{(V_{GS,9} - V_{n,2}^{th})^2 - \frac{2I_{D1,1}}{\beta_{n,1}(\sigma)}}, \tag{B.3}$$

By using the exponential law for the gain, i.e. $\beta = \beta^0 \cdot e^{-\pi \sigma}$

$$\sqrt{\frac{2I_{D2}}{\beta^0} \left( \frac{\pi \sigma}{\beta_{n,2}(\sigma)} - \frac{1}{\sqrt{K_2}} e^{-2\pi \sigma} \right)} - \frac{1}{\sqrt{K_2}} e^{-2\pi \sigma} = V_{n,2}^{th} - \frac{2I_{D1,1}}{\beta_{n,1}(\sigma)} \Delta V_n^{th}, \tag{B.4}$$

with $V_{n,j} = V_{GS,j} - V_{n,j}^{th}$.

The equation is put to the square a first time, giving

$$\frac{2I_{D2}}{\beta^0}(f(K_{21}, \sigma))^2 - \Delta V_n^{th}$$

$$= (V_{ov,9})^2 \pm 2(V_{ov,9}) \sqrt{(V_{ov,9})^2 - \frac{2I_{D1,1}}{\beta_{n,1}(\sigma)} + V_{ov,9} - \frac{2I_{D1,1}}{\beta_{n,1}(\sigma)}} \tag{B.5}$$

with $I_{D2} = I_{D9}$ and $\beta^0 = \beta_{n,1} = \frac{\pi}{K_n}$, expression (B.5) can be expressed as

$$\frac{2I_{D2}}{\beta^0} \left( f(K_{21}, \sigma)^2 + \frac{1}{\beta_{n,1}(\sigma)} e^{-2\pi \sigma} \right) - \Delta V_n^{th} - (V_{ov,9})^2$$

$$= \pm 2(V_{ov,9}) \sqrt{(V_{ov,9})^2 - \frac{2I_{D1,1}}{\beta_{n,1}(\sigma)} + V_{ov,9} - \frac{2I_{D2}}{\beta_{n,1}(\sigma)}} \tag{B.6}$$

We have a second-order equation for $I_{D2}$ by elevating equation (B.5) to the square a second time:

$$\frac{4I_{D2}}{\beta^0} g(K_{21}, \sigma) (V_{ov,9})^2 - 2\Delta V_n^{th} - 2(V_{ov,9})^2$$

$$+ \frac{4I_{D2}}{\beta^0} g(K_{21}, \sigma) e^{-2\pi \sigma} - 2(V_{ov,9})^2$$

$$= 4(V_{ov,9})^2 ((V_{ov,9})^2 - \frac{2I_{D2}}{\beta^0}), \tag{B.7}$$

$$\left( I_{D2} \right)^2 \left[ \frac{4}{\beta^0} g(K_{21}, \sigma, \sigma)^2 \right] + I_{D2,1} \right)^2$$

$$\left[ \frac{4}{\beta^0} g(K_{21}, \sigma, \sigma) (-\Delta V_n^{th} - 2(V_{ov,9})^2) + \frac{4I_{D2}}{\beta_{n,1}(\sigma)^2} e^{-2\pi \sigma} \right]$$

$$+ \left[ (\Delta V_n^{th} - 2(V_{ov,9})^2 - 4(V_{ov,9})^2) \right] = 0, \tag{B.8}$$

$$I_{ref} = \frac{2B + \sqrt{B^2 - 4AC}}{2A}. \tag{B.9}$$

By neglecting the threshold voltage mismatch, $C$ becomes zero. Again, two solutions are obtained with the zero-current one. A start-up circuit is thus needed for this circuit too. The
non-zero solution is given by

\[
I_{D_2} = \frac{-B \pm \sqrt{B^2 - 2\Delta}}{2\Delta} \quad \text{(B.10)}
\]

\[
= \frac{-B}{\lambda} \quad \text{(B.11)}
\]

\[
= \left[ \frac{2}{\sqrt{g(K_{21}, K_{21}, \sigma)}}(2(V_{ov})^2 + 8V_{0\text{ref}}N_{0}) \right]^{1/2} \quad \text{(B.12)}
\]

\[
= \frac{4}{\sqrt{g(K_{21}, K_{21}, \sigma)}}(g(K_{21}, K_{21}, \sigma) - \frac{1}{K_{21} \sigma}) \quad \text{(B.13)}
\]

\[
= 2k_2\beta_0 e^{\frac{\pi g(K_{21}, K_{21}, \sigma)}{2}} \quad \text{(B.14)}
\]

The reference current can be expressed as

\[
I_{D_2} = 2k_2\beta_0 e^{\frac{\pi g(K_{21}, K_{21}, \sigma)}{2}} \quad \text{(B.15)}
\]

References

[1] H. Cao, S. K. Thakar, M. L. Oseng, C. M. Nguyen, C. Jebali, A. B. Kouki, J. C. Chao, Development and Characterization of a Novel Integrated Capacitative Stress Sensor for Structural Health Monitoring. IEEE Sensors Journal 15(11) (2015) 6542–6548. doi:10.1109/JSEN.2015.2461591.

[2] A. Downey, S. Lallamme, F. Uberti, Distributed thin film sensor array for damage detection and localization in: J. P. Lynch (Ed.), Proceedings of SPIE - The International Society for Optical Engineering, Vol. 9803. Department of Civil, Construction, and Environmental Engineering, Iowa State University, Ames, IA, United States, 2016, p. 980308. doi:10.1117/12.2219301.

[3] Z. T. Chew, T. Ruan, M. Zhu, M. Baleur, J.-M. Dilhac, Single Piezoelectric Transducer as Strain Sensor and Energy Harvester Using Time-Multiplexing Operation, IEEE Transactions on Industrial Electronics 64(12) (2017) 9646–9656. doi:10.1109/TIE.2017.2711562.

[4] Y. Yamashita, S. Takamatsu, H. Okada, T. Iioh, T. Kobayashi, Ultra-Thin Piezoelectric Sensor Array Integrated on a Flexible Printed Circuit Involving Transfer Printing Methods, IEEE Sensors Journal 16(24) (2016) 8840–8846. doi:10.1109/JSEN.2016.2678936.

[5] S. Lueb, K. Krehb, Application of quasi-distributed and dynamic length and power change measurement using optical frequency domain reflectometry, IEEE Sensors Journal 12 (11) (2012) 237–245. doi:10.1109/JSEN.2011.2157126.

[6] Y. Guo, J. Kong, H. Liu, D. Hu, L. Qin, Design and Investigation of a Reusable Surface-Mounted Optical Fiber Bragg Grating Strain Sensor, IEEE Sensors Journal 16 (23) (2016) 8456–8462. doi:10.1109/JSEN.2016.2614009.

[7] K. Y. Song, Z. He, K. Hotate, Distributed strain measurement with millimeter-order spatial resolution based on Brillouin optical correlation domain analysis, Optics Letters 31 (17) (2006) 2526–2528. doi:10.1364/OL.31.002526.

[8] A. Fiorillo, C. Critiello, S. Puliano, Theory, technology and applications of piezoresistive sensors: A review. Sensors and Actuators A: Physical 281 (2018) 156–175. doi:https://doi.org/10.1016/j.sna.2018.07.006.

[9] V. Gridchin, V. Lazinsky, M. Sarina, Piezoresistive properties of polystyrene films. Sensors and Actuators A: Physical 49 (1) (1995) 67–72. doi:https://doi.org/10.1016/0924-2247(95)01013-0.

[10] D. Zymekis, K. Togushi, R. Ohigashi, T. Yamashita, S. Takamatsu, T. Itoh, T. Kobayashi, Printed strain sensor array for application to structural health monitoring, Smart Materials and Structures 26 (10). doi:10.1088/1361-665X/aa8831.

[11] S. Pettinato, B. Baretton, V. Sedov, V. Ralchenko, S. Salvadori, Fabry-Perot pressure sensors based on polycrystalline diamond membranes. Materials 14(7). doi:10.3390/ma14071780.

[12] J. X. Zhang, K. Hoshino, Chapter 6 - mechanical transducers: Cantilevers, acoustic wave sensors, and thermal sensors in: J. X. Zhang, K. Hoshino (Eds.), Molecular Sensors and Nanodevices (Second Edition), second edition Edition, Micro and Nano Technologies, Academic Press, 2019, pp. 311–412. doi:10.1016/j.sj.2019.02.004.

[13] S. A. Jafar, N. K. Gupta, Condition monitoring of the strength and stability of civil structures using thick film ceramic sensors, Measurement 46(7) (2013) 2223–2231. doi:10.1016/j.measurement.2013.03.018.

[14] https://www.mdpi.com/1996-1944/14/17/1780.

[15] T. P. Delhaye, N. Andretti, L. A. Francis, D. Flandre, New universal figure of merit for embedded si piezoresistive pressure sensors, IEEE Sensors Journal 21(1) (2021) 213–221. doi:10.1109/JSEN.2020.3013017.

[16] Q. Zhong, J. hun Lee, X. Shen, X. Chen, J.-K. Kim, Graphene-based wearable piezoresistive physical sensors, Materials Today 36 (2020) 158–179. doi:https://doi.org/10.1016/j.mattod.2019.12.004.

[17] K. Ke, V. Soloski Bonah, D. Yuan, I. Manas-Zloczower, Piezoresistive thermoplastic polyurethane nanocomposites with carbon nanostructures, Carbon 139 (2019) 52–58. doi:10.1016/j.carbon.2018.06.037.

[18] G. Fisher, M. R. Seacrist, R. W. Standley, Silicon crystal growth and processing Materials, Journal of Engineering Materials and Technology 110(3) (1998) 294. doi:https://doi.org/10.1115/1.3226051.

[19] A. Taroni, M. Prudenziati, G. Zanarini, Semiconductor sensors: I—I piezoresistive devices, IEEE Transactions on Industrial Electronics and Control Instrumentation IEICIT-17 (6) (2007) 415–421. doi:10.1109/TIE.1997.5800687.

[20] E. Vittor, J. Furlath, Cmos analog integrated circuits based on weak inversion operation, IEEE Journal of Solid-State Circuits 12(3) (1977) 224–231. doi:10.1109/JSSC.1977.1050882.

[21] S. Liu, R. Baker, Process and performance comparison of a cmos beta multiplier voltage reference, in: 1998 Midwest Symposium on Circuits and Systems, MWSCAS.1998.759429.

[22] G. K. Johns, Modeling piezoresistivity in silicon and polysilicon, Journal of Applied Engineering Mathematics April 2 (2006) 1–5.

[23] Z. D. Jastrzebski, R. Komanduri, The Nature and Properties of Engineering Materials, Journal of Engineering Materials and Technology 110(3) (1988) 294. doi:10.1115/1.3226051.

[24] M. A. Hopcroft, W. D. Nix, T. W. Kenny, What is the Young’s Modulus of Silicon ?, Journal of Microelectromechanical Systems 19(2) (2010) 229–238.

[25] Y. Tan, X. Li, L. Tian, Z. Yu, Analytical electron mobility model for abitrary stressed silicon, IEEE Transactions on Electron Devices 55 (6) (2008) 1386–1390. doi:10.1109/TED.2008.921074.

[26] Y. Kanda, A graphical representation of the piezoresistance coefficients.
Nicolas Roisin received the M.S. degree from the University of Louvain, Louvain-la-Neuve, Belgium, in 2019, where he is currently pursuing the Ph.D. degree with the Institute of Information and Communication Technologies, Electronics and Applied Mathematics (ICTEAM). His research topics are oriented towards strained silicon in sensing and optical applications.

Thibault Delhaye received the M.S. degree from the University of Louvain, Louvain-la-Neuve, Belgium, in 2015, where he is currently pursuing the Ph.D. degree with the Institute of Information and Communication Technologies, Electronics and Applied Mathematics (ICTEAM). He was a Visiting International Research Student with The University of British Columbia, Canada, in fall 2018. His research topic is on highly sensitive and ultra-low-power MEMS pressure sensor based on SOI technology.

Nicolas André received the M.S. degree in electrical engineering from the Louvain School of Engineering, Université Catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, in 2004, and the Ph.D. degree in applied sciences in the field of microelectromechanical systems (MEMS) co-integration from UCL in 2011. From 2011 to 2012, he was a Visiting International Researcher on bio-inspired methods to improve the LED efficiency. He has coauthored more than 100 research articles in international journals and holds two patents. He was a team member in several Walloon, FEDER, and EU projects as STARFLO, FEDER MINATIS, and MICRO+. His expertise is about microfabrication and sensors (flow, humidity, pressure, and light) integrated with SOI CMOS Circuits.

Jean-Pierre Raskin (M’97–SM’06) received the M.S. and Ph.D. degrees in applied sciences from the Université catholique de Louvain, Louvain-la-Neuve, Belgium, in 1994 and 1997, respectively. He was a Visiting Professor with Newcastle University, Newcastle upon Tyne, U.K., from 2009 to 2010. His research interests are the modeling, wideband characterization, and fabrication of advanced SOI MOSFETs as well as micro and nanofabrication of MEMS/NEMS sensors and actuators, including the extraction of intrinsic material properties at nanometer scale.
Denis Flandre received the M.S. degree in electrical engineering, and the Ph.D. and Research Habilitation degrees from the Université catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, in 1986, 1990 and 1999, respectively. His doctoral research was on the modeling of Silicon-on-Insulator (SOI) MOS devices for characterization and circuit simulation, his Postdoctoral thesis on a systematic and automated synthesis methodology for MOS analog circuits. Since 2001, he has been a full-time Professor with UCL. He has participated or coordinated numerous research projects funded by regional and European institutions. He has organized or lectured many short courses on SOI technology, devices and circuits in universities, industrial companies, and conferences. He has authored or coauthored more than 1000 technical papers or conference contributions. He is a Co-Inventor of 11 patents. He is currently involved in the research and development of SOI MOS devices, digital and analog circuits, as well as sensors and MEMS, for special applications, more specifically high-speed, low-voltage low-power, microwave, biomedical, radiation-hardened, and high-temperature electronics and microsystems.