Review on State-of-the-Art Unidirectional Non-Isolated Power Factor Correction Converters for Short-/Long-Distance Electric Vehicles

SAWSAN S. SAYED and AHMED M. MASSOUD, (Senior Member, IEEE)

1Department of Electrical and Computer Engineering, McGill University, Montreal, QC H3A 0G4, Canada
2Department of Electrical Engineering, Qatar University, Doha, Qatar

Corresponding author: Sawsan S. Sayed (sawsan.sayed@mail.mcgill.ca)

This work was supported in part by the National Priorities Research Program (NPRP) through the Qatar National Research Fund under Grant 10-0130-170286, and in part by the Qatar National Library (Open Access Funding).

ABSTRACT Electrification of the transportation sector has originated a worldwide demand towards green-based refueling infrastructure modernization. Global researches and efforts have been pondered to promote optimal Electric Vehicle (EV) charging stations. The EV power electronic systems can be classified into three main divisions: power charging station configuration (e.g., Level 1 (i.e., slow-speed charger), Level 2 (i.e., fast-speed charger), and Level 3 (i.e., ultra-fast speed charger)), the electric drive system, and the auxiliary EV loads. This paper emphasizes the recent development in Power Factor Correction (PFC) converters in the on-board charger system for short-distance EVs (e.g., e-bikes, e-trikes, e-rickshaw, and golf carts) and long-distance EVs (passenger e-cars, e-trucks, and e-buses). The EV battery voltage mainly ranges between 36 V and 900 V based on the EV application. The on-board battery charger consists of either a single-stage converter (a PFC converter that meets the demands of both the supply-side and the battery-side) or a two-stage converter (a PFC converter that meets the supply-side requirements and a DC-DC converter that meets the battery-side requirements). This paper focuses on the single-phase unidirectional non-isolated PFC converters for on-board battery chargers (i.e., Level 1 and Level 2 charging infrastructure). A comprehensive classification is provided for the PFC converters with two main categories: (1) the fundamental PFC topologies (i.e., Buck, Boost, Buck-Boost, SEPIC, Ćuk, and Zeta converters) and (2) the modified PFC topologies (i.e., improved power quality PFC converters derived from the fundamental topologies). This paper provides a review of up-to-date publications for PFC converters in short-/long-distance EV applications.

INDEX TERMS AC-DC converter, battery charger, charging infrastructure, DC-DC converter, electric vehicle, power factor correction.

NOMENCLATURE

| Abbreviation | Description                      |
|--------------|----------------------------------|
| CICM         | Continuous Inductor Current Mode.|
| DBR          | Diode Bridge Rectifier.          |
| DICM         | Discontinuous Inductor Current Mode.|
| DCVM         | Discontinuous Capacitor Voltage Mode.|
| EV           | Electric Vehicle.                |
| V2G          | Vehicle-to-Grid.                 |
| V2H          | Vehicle-to-Home.                 |
| V2V          | Vehicle-to-Vehicle.              |
| V2B          | Vehicle-to-Building.             |
| V2X          | Vehicle-to-Everything.           |
| EVSE         | EV supply Equipment.             |
| PFSM         | Power Flow and System Management.|
| PQDM         | Power Quality and Devices Management.|
| PFC          | Power Factor Correction.         |

I. INTRODUCTION

The automotive sector’s electrification empowers sustainable energy sources and mitigates noise and air pollution (i.e., diminishing dependence on conventional refueling infrastructure) [1]. According to the International Renewable Energy Agency (IRENA) analysis, it is predicted that
one billion Electric Vehicles (EVs) will be deployed on the roads by 2050, a growth of 200,000% compared to a decade ago [1]. In the past decade, China, United States, and the European markets had the largest share in light-duty EVs (i.e., cars and vans) sales. However, the penetration of heavy-duty EVs (i.e., e-buses and e-trucks) has been pinpointed in China with potential growth in other regions. Besides, the short-distance EVs category (i.e., e-bikes, e-trikes, and e-rickshaw) are emerging and competing against their conventional EVs [1]–[4].

A. ELECTRIC VEHICLES: CONTEMPORARY DEVELOPMENT

The penetration of EVs is expected to be on a high rise in the following decades, and by 2050, some countries such as Norway, Netherlands, France, United Kingdom, Japan, and China are planning to halt their fuel-based vehicle industry [1]. In the meantime, continuous technological development is anticipated in batteries technologies (e.g., high driving range and battery swapping), the maturity of smart charging (Vehicle-to-Grid (V2G), Vehicle-to-Home (V2H), Vehicle-to-Vehicle (V2V), Vehicle-to-Building (V2B), and Vehicle-to-Everything (V2X)), fast-charging stations (e.g., power up to 600 kW), and the ancillary power services provided by the EVs (e.g., peak load management, smart charging incentives, and EVs demand realization by renewable sources production) [1], [5].

EVs were introduced in the early 1800s; yet, in the last decade, despite EVs’ sales over-estimation, the growing attention on clean energy and development of the energy storage technologies have advanced the global markets and governments towards the penetration of EVs [3], [5], [6]. Lithium-ion (Li-ion) battery-based EVs are the popular trend in markets due to their high energy density. Throughout the last 20 years, the price of Li-ion battery has fallen from US$ 1,000 per kWh to US$ 120 per kWh, while the energy density has improved from 90 Wh/kg to 300 Wh/kg (i.e., upgraded driving range distance) [5], [6]. Range anxiety represents a barrier against customers’ purchase of EVs, and the up-to-date available practical driving range is around 620 miles/charge [7]. Li-ion and other types of batteries are in the evaluation and study phase to allow adaptation of mixed battery types in different highly-utilized automotive markets (e.g., trucks, trains, and buses) [6], [8]. In addition, intensive research has been pioneered towards battery management to estimate the batteries’ State-of-Charge (SOC), State-of-Health (SOH), State-of-Power (SOP), and State-of-Life (SOL) in the EV application. These factors play an essential role in securing extended battery life, reduced operating cost, improved driving range, and avoidance of over-charge and over-discharge issues [9]–[12]. An illustration of the EV’s battery charging speed (ideally) versus time and the SOC is presented in FIGURE 1 [13]. Besides, the lack of public charging infrastructure is another obstacle, which encompasses grid-connected and renewable sources-connected fast-charging stations.

B. ELECTRIC VEHICLES CHARGING INFRASTRUCTURE: CHALLENGES

The challenges in the EV charging infrastructure can be broadly layout into two main sectors: grid/charging station power management (i.e., Power Flow and System Management (PFSM) sector) and charging station power electronics (i.e., Power Quality and Devices Management (PQDM) sector). The challenges and issues related to each sector are declared in TABLE 1 [1]–[8], [14]–[20]. This paper focuses on the problems related to the power quality management part in EV charging infrastructure, specifically, the Power Factor Correction (PFC) converter in AC-based distribution network (i.e., the front-end AC-DC and DC-DC converter stages).

C. POWER FACTOR CORRECTION (PFC) CONVERTERS

In the last two decades, numerous on-board PFC converter topologies and design approaches have been devised for EV charging applications [4], [8], [10], [14], [17], [21], [22]. Unidirectional chargers offer simple and low-cost converter power flow, long battery life (i.e., avoidance of discharge), and moderate grid support (e.g., reactive power support) with minimized power infrastructure updates [14], [22]. On the other hand, bidirectional chargers involve advanced adjustments and coordination between the grid, charging station, and EV fleets [14], [22]. On-board chargers supply the EV’s battery through a single-phase (i.e., Level 1 or Level 2 EV charging infrastructure) or three-phase supply (i.e., Level 2 EV charging infrastructure) that can be available in private locations (e.g., private residential houses), as presented in FIGURE 2. While the off-board charger (i.e., Level 3 EV charging infrastructure) is located in public charging stations, allowing fast or ultra-fast charging [5], [10], [14], [17], [19].

Active PFC converter is suitable for non-linear loads [23]. The PFC stage for the on-board charger consists of two conversion stages, an AC-DC converter (e.g., a Diode Bridge Rectifier (DBR)) and a single-stage isolated or non-isolated DC-DC converter [5], [22]. A single-stage non-isolated
DC-DC converter is feasible with the EV charging application due to the battery’s floating ground with the EV body [24]. Also, the EV charging standards do not impose any obligation for the isolation interface [24]. Besides, a two-stage converter configuration for the EV charging is feasible by the DBR integration with an isolated or non-isolated DC-DC converter, a PFC converter as the first stage, which realizes the supply-side requirements. This is commonly followed by an isolated or non-isolated DC-DC converter, a PFC converter to suppress the current harmonics injection and provide a near-unity power factor ($PF$) and low Total Harmonic Distortion (THD). The AC-DC conversion solely with a DBR and a bulky output capacitor is not practical for EV charging due to AC mains non-unity $PF$, high THD, and large DC-filter size [21].

Three-phase input active PFC systems can be achieved in two main converter configurations, direct three-phase configuration and phase modular configuration [23]. The former type (FIGURE 2(b)) is not practical as the PFC converter typically has a single fully-controlled semiconductor device that cannot unfold the three-phase signals. While in the latter type, the modular phase configuration (FIGURE 2(c)), each phase has a separate PFC converter and DC-DC converter stages. A single-phase active PFC converter configuration (FIGURE 2(a)) is a typical structure for the on-board EV chargers in Level 1 and Level 2 charging infrastructure.

The conventional PFC converters for EVs charging employ the boost topology cascaded with a DBR. Besides, improved versions have been proposed (e.g., bridgeless boost, interleaved boost, and bridgeless interleaved boost topologies) to accommodate power levels above 3.5 kW [25]. In addition, the technological development in wide bandgap devices (e.g., Gallium Nitride (GaN) and Silicon Carbide (SiC)) advances the deployment of efficient PFC converters for high-power operating ranges [26]. The multilevel converters are commonly endorsed for Level 3 charging infrastructure.

### TABLE 1. Challenges in the EV charging infrastructure.

| Challenges and Issues | References |
|-----------------------|------------|
| 1. Bidirectional and unidirectional charging management for V2G, V2H, V2V, V2B, and V2X power flow. | [1],[2],[5],[13],[14],[16],[19] |
| 2. Optimal EV fleet charging patterns (e.g., considering charging location, charging speed, battery capacity and state of charge, vehicle type, and driving range) for monetary incentives. | [1],[2],[8],[15],[18], [19] |
| 3. Smart charging interface for users for flexible and easy EV charging. | [1],[15] |
| 4. Data collection and pattern forecasting for congestion management. | [1],[8],[15],[18] |
| 5. Power-sharing among extreme-fast charging stations for robust charging infrastructure. | [1],[5],[8] |

### Distribution network management:

| Challenges and Issues | References |
|-----------------------|------------|
| 1. Voltage and frequency control for network stability during steady-state and dynamic conditions. | [1],[8],[15],[19] |
| 2. Management of renewable sources in islanded micro-grids for intermittent power supply. | [1],[15],[17],[19] |
| 3. Load and energy storage management for optimal supply utilization (e.g., peak shaving). | [1],[2],[8],[15],[17] |
| 4. Cybersecurity and communication protection protocols. | [1],[8],[15] |

| Challenges and Issues | References |
|-----------------------|------------|
| 1. Charging cable interface (e.g., conductive charging and inductive charging). | [1],[13],[14],[20] |
| 2. Energy storage technologies for back-up supply. | [1],[2],[17],[19] |
| 3. Battery technologies, performance, and swapping. | [1],[3],[6],[8],[9], [11],[14],[17],[19] |
| 4. Grid-connected front-end converter (i.e., AC-DC) performance, efficiency, and cost. | [1],[2],[3],[8],[10], [14],[17],[21],[22] |
| 5. Battery-side converter (i.e., DC-DC converter) performance, efficiency, and cost. | [1],[3],[5],[8],[10], [14],[17],[21],[22] |
| 6. Customer-side protection and safety. | [1],[2],[5],[7],[8] |

### D. FOCUS AND CONTRIBUTION

EVs span a broad range of applications. It can be categorized in this paper into two main types: low-voltage battery EV applications (e.g., e-bikes, e-trikes, and e-rickshaw) with the battery voltage in the range of 36 V-120 V (i.e., low-speed EVs) and medium-voltage battery applications (e.g., passenger e-cars, e-trucks, and e-buses) with the battery voltage in the range of 230 V-900 V (i.e., high-speed EVs) [7], [24].
On-board chargers for the EVs are required for Level 1 and Level 2 charging infrastructure, where a single-phase source can be the power supply to the charger (i.e., the input AC voltage to the charger can be between 120 V-240 V). Based on the input AC voltage level, the on-board charger steps up/down the DC voltage to match the battery DC voltage level. This paper considers various battery voltage levels between 36 V-900 V with input AC voltage level between 120 V-240 V (i.e., Level 1 and Level 2 charging infrastructure). The battery capacity of the EV is directly proportional to the driving range. Therefore, low-speed EVs have less battery capacity and low driving range, yet, less battery charging time. While the fast-speed EVs have higher battery capacity and more extended driving range, yet, longer battery charging time. Hence, Level 1 and Level 2 charging infrastructure are recommended for the low-speed EVs, and Level 3 charging infrastructure is suitable for the high-speed EVs. TABLE 2 shows the battery capacity, driving range, battery voltage level, and charging time required with Level 1 charging infrastructure for different EV types [27]–[34].

Unidirectional on-board charger offers simple design and control, low cost, low maintenance, and power flow compatibility with all the charging levels (i.e., Level 1, Level 2, and Level 3 charging infrastructure) compared to the bidirectional charger [14]. A bidirectional on-board charger can be essential for economic benefits, and it is compatible with Level 2 and Level 3 charging infrastructure. This paper focuses on the unidirectional on-board chargers, while a comprehensive up-to-date review on bidirectional on-board chargers can be tackled in a separate review paper. In addition, this paper considers the non-isolated on-board charger for its simple design, low cost, high power density, and high energy density compared to the isolated topologies.

Several publications have tackled the categorization of the unidirectional non-isolated single-phase PFC converters (e.g., Buck, Boost, Buck-Boost converters, and their derivatives) [14], [25], [35]–[37], [40]. Besides, improved power quality versions of the fundamental topologies have been developed (e.g., modified bridge topologies, bridgeless topologies, interleaved topologies) either in Continuous Inductor Current Mode (CICM), Discontinuous Inductor Current Mode (DICM), and/or Discontinuous Capacitor Voltage Mode (DCVM) [17], [25], [35]–[40]. These studies focused on the converter structure, converter topology’s pros and cons in terms of power quality factors, and optimal selection of the converter’s components for a reduced converter size. However, an up-to-date classification, considering the recently developed unidirectional non-isolated single-phase modified PFC topologies, is unavailable. Also, these studies did not identify the battery’s voltage level as a factor for appraising among the PFC converter topologies. This paper presents a categorization of the unidirectional non-isolated single-phase PFC converters and their up-to-date state-of-the-art development, their practical power quality performance (including power and voltage operating ranges), and converter topologies appraisal for EVs application (Level 1 and Level 2 EV charging infrastructures) (i.e., converter capability to process power between 0.3 kW-7 kW). Yet, the technical design analysis of the converters covered in this paper is out of the paper scope.

This paper delivers a review on the developed unidirectional non-isolated on-board PFC converters (i.e., G2V for low-speed and high-speed EVs). These EVs are run by low-voltage to medium-voltage battery packs (e.g., 36 V-900 V), and they are charged with power in the range of 0.3 kW to 7 kW in Level 1 and Level 2 charging infrastructure [7], [41]. The paper classifies the converter topologies into two main categories: fundamental PFC topologies (7 PFC topologies), modified PFC topologies (43 PFC topologies that are derived from the fundamental PFC topologies), and two main sub-categories: single-stage PFC converters and two-stage PFC converters, as shown in FIGURE 3.

The main contribution of this paper is as follows.

- Capitalize the contemporary state-of-the-art single-phase PFC converters, unidirectional and non-isolated converters, towards comprehensive recommendation in the low-speed and high-speed EV (i.e., short-range and long-range mobility EV) applications, focusing on G2V integration.
- Performance evaluation for the addressed unidirectional non-isolated single-phase PFC converter topologies, practical assessment, in terms of power quality factors (e.g., power factor, THD, efficiency, and voltage and power operating ranges), cost and size.

The paper sections are organized as follows (FIGURE 4). Section II provides an overview of the three EV charging

### TABLE 2. Examples of the available EV products in the market (e-bikes, passenger e-cars, and e-buses) and their battery characteristics.

| EV (Mobility Type) | Battery Capacity | Driving Range | Battery Voltage | Charging Time* |
|--------------------|------------------|---------------|-----------------|----------------|
| Allian + 9.9S (e-bike) [27] | 0.625 kWh | 60 miles/charge | 36 V | 10.17 hour |
| Stromer ST3 (e-bike) [28] | 0.814 kWh | 87 miles/charge | 48 V | 10.33 hour |
| Gazelle C8 (e-bike) [29] | 0.5 kWh | 43 miles/charge | 36 V | 10.15 hour |
| BMW i3s (e-car) [30] | 42.2 kWh | 153 miles/charge | 352 V | 9.53 hour |
| Tesla Model V 100D (e-car) [31] | 100 kWh | 295 miles/charge | 350 V | 17.40 hour |
| KIA Soul (e-car) [32] | 64 kWh | 243 miles/charge | 356 V | 11.07 hour |
| Design Line Eco-Smart (e-bus) [33], [34] | 262 kWh | 99 miles/charge | Not Reported | NA for Level 1** |

*The charging time is based on charging current 10% of the Ah battery rating limited to not exceeding 16 A (for Level 1 charging infrastructure), initial SOC 1%, and final SOC 100%.
**e-buses are charged in Level 2 and Level 3 EV charging infrastructures [34].
levels infrastructure. Section III presents the power quality issues in the PFC converters for EV applications. Section IV delivers the first classification of the PFC converter, the fundamental PFC topologies. Section V presents the modified Boost-derived PFC converter topologies. Section VI covers the modified Buck-derived PFC converter topologies. Section VII covers the modified Buck-Boost-derived PFC converter topologies. Finally, Section VII provides an overall summary of the work.

II. EV CHARGING INFRASTRUCTURE: OVERVIEW OF THE 3-CHARGING LEVELS

Charging standards, workgroups, and organizations have been developed to allow flexible international EVs penetration and ease of multi-vendor integration [14], [42]. The charging standards entail three charging levels in both AC and DC distribution systems. The charging levels are classified based on the power level (i.e., power range), power type (i.e., single-phase AC, three-phase AC, or different DC voltage levels), charger location (i.e., on-board charger or off-board charger), charging speed (i.e., slow-speed, fast-speed, or extreme fast speed), and charging time [10], [13]–[17], [20]. The installation of the charging equipment is intrinsically related to the application environment. Level 1 and Level 2 AC require 120 V or 230 V and 240 V or 400 V, respectively. Meanwhile, Level 3 AC requires a voltage in a range of 208 V-600 V. Therefore, Level 1 and Level 2 can achieve home-based EV charging due to the accessibility of the conventional outlets and/or the commercialized EV Supply Equipment (EVSE). On the other hand, DC-based charging levels (Level 1 and Level 2: 200 V-450 V, Level 3: 200 V-600 V) and Level 3 AC require grid-connected supply mechanisms. The details of the maximum allowed power, voltage, and current for EV charging in the AC and DC distribution networks are clarified in TABLE 3 [5], [10], [14], [17], [19].

FIGURE 3. The classification of the single-phase unidirectional non-isolated PFC converter topologies in this paper.
On-board chargers can enable V2H, V2B, and V2V operation (FIGURE 5), facilitating smart charging and monetary benefits for both the customers and the grid. While off-board chargers can authorize V2G power flow (FIGURE 5), thus, providing ancillary services to the power distribution network [7], [14], [15], [18].

Today, charging stations based on the AC distribution network (FIGURE 6) is a common practice for EVs charging...
III. PFC CONVERTERS: POWER QUALITY ASPECTS

The battery charger (i.e., the charging stations or charging converters) operation directly influences the battery’s lifetime and charging time [14]. Besides, the PFC converters’ penetration with nonlinear loads into the grid can degrade the power quality. The main desired features of a PFC converter are (FIGURE 7): continuous sinusoidal input current, low harmonics generation limited at THD < 5% (i.e. IEEE 519-2014 and IEC 61000-3-2 standards), high power factor ($pf \geq 0.9$), high efficiency ($\geq 95\%$) at varying load conditions and line voltage levels (i.e., IEEE 2030.1.1-2015 standard), flexible step-up and step-down chopper behavior, simplified control of input AC current and output DC voltage, reduced semiconductor devices (e.g., single-switch for a single-phase PFC), reduced passive elements, reduced filters size, reduced control sensors (e.g., DICM allows inherent unity power factor control and single control loop requirement; therefore, single sensor operation), reliability, cost-effective, reduced converter size, high power density, high energy density, reduced Electromagnetic Interface (EMI) noise (e.g., by mitigating the high-frequency harmonics generated from the switching devices, alleviating the rate of change in voltage and current signals produced due to the capacitive and inductive elements, replacing fast recovery diodes with slow diodes if applicable, and/or implementing zero crossing voltage or current for the switching devices (i.e., soft switching techniques)), and switching frequency selection based on the operating power range for cost-effective operation and filter mitigation [14], [23], [35], [43]–[45]. Usually, in high-power applications, passive and active filters are employed to meet the stringent grid requirement for power quality improvement. However, their bulky and costly nature degrades the overall system efficiency. Alternatively, in the low-power application, optimized size and controlled DC voltage, and power flow can be attained via the PFC converters [35].

The branding of the front-end AC-DC converter as a PFC converter can misrepresent its key factor integration purpose to $pf$ correction, which can also be attained with a passive converter (i.e., $pf \geq 0.9$) [23]. The crucial roles of the PFC converter are THD minimization and output DC voltage control. On the other hand, the front-end passive AC-DC converter, DBR, operates as a unidirectional uncontrolled rectifier to convert the AC mains signal to an unregulated DC voltage or a bridgeless AC-DC rectification in combination with a DC-DC converter can achieve a regulated output voltage with significant losses mitigation. Brief advantages and disadvantages of the half-bridge, full-bridge, and bridgeless type PFC converters are presented in TABLE 4 [36], [38], [46]–[48].

IV. FUNDAMENTAL PFC CONVERTER TOPOLOGIES

The power quality of the PFC converter relies heavily on the practical components selection for the converter: semiconductor switches (e.g., high switching frequency for reduced components size, a limited upper frequency for inductor’s magnetic losses mitigation and switching losses reduction, switch sizing based on the load current and breakdown voltage capability, and selection of the switch with minimum conduction losses for the operating power-level), inductors (e.g., selection of CICM or DICM for reliable and efficient conversion operation and size selection compromising between high-density design, ripple reduction, and fast transient response), capacitors (e.g., selection of the DCVM, selection of the output capacitor size for limited output voltage overshoot and ripples, and reduced losses with minimal internal series resistance), diodes (e.g., fast OFF/ON turn action), and control circuitry (e.g., feedback control for output regulation). PFC converters can operate in CICM, DICM, and/or DCVM. The advantages and disadvantages of each operating mode are described in TABLE 5 [38], [40], [48]–[52].

In the following sections, the PFC converter is presented in the following order: fundamental topologies, modified Boost-derived topologies, modified Buck-derived topologies, modified Buck-Boost-derived topologies, modified Single-Ended Primary-Inductor Converter (SEPIC)-derived topologies, modified Ćuk-derived topologies, modified Zeta-derived topologies, and modified Luo-derived topologies.
subdivided into a DBR in combination with the non-isolated single-switch converters (Buck, Boost, Buck-Boost, SEPIC, Ćuk, and Zeta topologies) (FIGURE 9), isolated single-switch converters (fly-back and forward topologies), and isolated multi-switch converters (push-pull, half-bridge, full-bridge, and multi-level topologies) [14], [15], [17], [21], [35]–[37], [53]–[56].

The fundamental Buck topology has major issues, namely inherent discontinuous input current (i.e., high ripples) due to the switch connected in series with the AC mains, limitation to voltage step-down mode, and dead-angle issue in the DICM when the input voltage is less than the output voltage (i.e., distorted input current with high THD and low pf) [57]. Therefore, an input filter is required for a practical application of the fundamental Buck topology (FIGURE 9(a)), and its application is limited. However, the Buck topology is an efficient option for low input/output voltage applications with unlimited lower limit voltage. Besides, it is efficient in open circuit operation. Also, it is resilient to inrush input current issues [35], [53], [58], [59]. The Buck topology is usually employed in low-power applications (< 300 W) where the converter can attain the input current’ harmonic elements within the margins of the IEC 61000-3-2 requirements [50]. In [53], a practical performance evaluation of the fundamental Buck converter with an input LC filter has been presented for power rating set to 1.2 kW, input AC voltage by 100 V, considering both the Pulse-Width-Modulation (PWM) and Pulse-Space-Modulation (PSM). The pf was attained between 0.85-0.94 in PWM operation and 0.96-0.99 in PSM operation. The input current THD was between 26%-40% in PWM operation and between 0.5%-20% in PSM operation (i.e., high current harmonics content between half-load and full-load conditions in both operations; however, in PSM operation, increased inductor size can limit the harmonics below 5% between the half-load and full-load conditions).

The fundamental Boost topology (FIGURE 9(b)) offers a continuous input current. However, it has low efficiency during light-loading conditions. The charging of a fully discharged vehicle with the Boost topology commences with a low-efficiency converter. Also, the Boost topology is limited to the voltage step-up mode. Therefore, the converter design requires to be based on the maximum load voltage. Besides, the output capacitor current has high-ripples content and large inrush current [36], [37], [48]. Due to the high output voltage from the Boost topology, larger than the line voltage,
the output capacitor is imposed to a high voltage rating (160 V – 400 V).

Nevertheless, the Boost topology excels in self-PFC in the DICM compared to the Buck topology, which poorly performs in the DICM. The practical performance of a fundamental Boost topology in CICM has been investigated in [36] for an input AC voltage in the range between 90 V and 265 V and power rating by 1.7 kW. The results showed that the converter’s efficiency improves with the increase of the line voltage with an overall efficiency between 91% and 98%; however, the THD performance was not clarified. Besides, a 1 kW fundamental Boost converter prototype has been developed in [60] with an operating efficiency between 89%-96% for an input AC voltage between 90 V-265 V. Also, in [61], an efficient 3.3 kW Boost PFC converter prototype has been studied and realized with the fundamental Boost topology combined by an auxiliary circuit for high-switching frequency and losses minimization (i.e., zero-voltage switching for the Boost switch and zero-current switching for the auxiliary circuit switch).

The front-end AC-DC converter for the Nissan LEAF 2013 EV model is composed of a DBR in a combination of a fundamental Boost-based PFC converter [62]. The on-board charger of this model is compatible with two AC standard forms: 120 V/60 Hz and 240 V/50 Hz; besides, it has an additional charging access port for fast DC charging. The experimental data in [62] showed that the efficiency of the fundamental Boost PFC converter with the DBR was between 92%-96% for a power range between 3.3kW-6.6kW and the pf was between 0.92 to 0.99. The efficiency of the charger deviated largely with the input AC voltage variations. Nevertheless, a presentation of the THD performance, devices’ stress, and generated noises for the PFC converter was not demonstrated.

The fundamental Buck-Boost topologies offer a variable input/output voltage stepping. Therefore, they are preferred for EV charging applications (i.e., suitable for various battery voltage levels). The fundamental single-switch Buck-Boost topology (FIGURE 9(c)) and the fundamental cascaded Buck-Boost topology (FIGURE 9(d)) suffer from a discontinuous input current and large inrush current. The fundamental SEPIC topology (FIGURE 9(e)) has a continuous input current and discontinuous output current (i.e., high output ripples). It does not have issues with large inrush current due to the capacitive isolation. The fundamental Ćuk topology (FIGURE 9(f)) is similar to the SEPIC topology. However, the output voltage of the Ćuk topology is negative (i.e., an additional circuit is required for polarity reversal), and both the input and output currents are continuous. Meanwhile, the fundamental Zeta topology’s (FIGURE 9(g)) output voltage is positive. However, the input current is discontinuous.

An experimental performance assessment of the fundamental Buck-Boost PFC converter has been presented in [53] considering both the PWM and PSM operation with a power rating of 1.2 kW and input AC voltage by 100 V. The results showed that the Buck-Boost converter attained
performance standards requiring high-efficiency at different line ranges; yet, current THD is high compared to the Boost topology [53], [73]. Meanwhile, the Buck-Boost topologies offer both Buck and Boost mode operations, yet they suffer from increased component stress and reduced efficiency. Besides, the voltage gain of the Buck-Boost topologies is limited in wide universal input AC voltage applications (limited step-down voltage gain) due to the low duty ratio and, consequently, limited switching frequency.

The following sections cover the modified versions of the fundamental unidirectional non-isolated PFC converters.

**V. BOOST-BASED MODIFIED PFC CONVERTER TOPOLOGIES**

The fundamental single-phase unidirectional Boost converter has been developed into nine modified topologies (FIGURE 10, FIGURE 11, and FIGURE 12): interleaved Boost, bridgeless Boost, bridgeless interleaved Boost, semi-bridgeless Boost, phase-shifted semi-bridgeless Boost, bridgeless interleaved resonant Boost, bridgeless dual Boost, totem-pole bridgeless Boost, and improved interleaved phase-shifted semi-bridgeless Boost. The interleaved topologies allow high-power operation (≥1 kW) with improved power quality and efficiency. In the interleaved topology, two boost converters operate in parallel (interleaved) with a 180° phase shift, permitting a reduction in the inductor size, EMI filter size, and switching losses (with an increase in effective switching frequency). Regardless, an increased number of components and auxiliary circuits is inevitable. On the other hand, the bridgeless topologies have been introduced to eliminate the DBR losses and allow efficient power operation up to 7 kW. The Boost-based topologies can be sorted approximately in terms of their power processing (incrementally), EMI noise (reduction), input ripple (reduction), and cost (incrementally) as follows: (1) bridgeless Boost topology, (2) bridgeless dual Boost topology, (3) totem-pole Boost topology,
FIGURE 11. Boost-based modified PFC topologies (a) interleaved Boost topology, (b) bridgeless Boost topology, (c) bridgeless interleaved Boost topology, (d) semi-bridgeless Boost topology, and (e) phase-shifted semi-bridgeless Boost topology.

(4) interleaved Boost topology, (5) semi-bridgeless Boost topology, (6) phase-shifted semi-bridgeless Boost topology, (7) bridgeless interleaved Boost topology, (8) bridgeless interleaved resonant Boost topology, and (9) improved interleaved phase-shifted semi-bridgeless Boost topology. The aforementioned topologies are showcased in FIGURE 11 and FIGURE 12, and they are discussed in TABLE 6 (merits versus demerits) and TABLE 7 (power rating, $pf$, and THD) [10], [19], [35]–[38], [40], [60], [74]–[92]. In addition, in [93], a zero-voltage transition switch for the bridgeless Boost topology was addressed with several types of auxiliary circuits of zero current switching switches operation.
VI. BUCK-BASED MODIFIED PFC CONVERTER TOPOLOGIES

Similar to the improved Boost topologies, the fundamental Buck topology has been expanded to six modified topologies: bridgeless Buck topologies and interleaved Buck topologies (FIGURE 13, FIGURE 14, and FIGURE 15).

A bridgeless Buck topology (FIGURE 14(a)) has been proposed in [73] to improve the performance of the Buck converter as a PFC converter for high-power levels (around 1 kW). The bridgeless topologies offer current flow with a reduced number of switching devices, thus, minimizing the thermal stress. The topology in FIGURE 14(a) consists of two back-to-back fundamental Buck converters without the DBR. This bridgeless Buck topology allows higher efficiency operation with reduced input current THD compared to the fundamental Buck topology by reducing the number of simultaneous operating semiconductors and conduction losses generated from the DBR (i.e., DBR elimination). The deployed diodes at the output side, $D_3$ and $D_4$, are silicon diodes of low reverse recovery losses, while the boost topologies usually employ silicon-carbide diodes (i.e., increased cost and losses). The switches’ location provides additional merit for start-up inrush current control. A trade-off exists between the output voltage selection and the THD and pf quality of the converter (e.g., power levels below 850 W must operate in output voltage below 160 V to meet the THD level requirement). Voltage balancing for the output capacitors is not an issue as automatic balancing is guaranteed. In terms of the input current and voltage sensing, complex methods and increased sensors are required (since the current flow is in two different paths in each half-cycle).

The input EMI filter size of the bridgeless Buck topology in FIGURE 14(a) is similar to the fundamental Boost topology due to the connection between the capacitors’ midpoint and the input neutral line. Besides, modified versions of the bridgeless Buck converter (FIGURE 14(a)) have been presented in [40] and [73] (the topologies maintain the same features of the main topology in FIGURE 14(a)); yet, the performance of the modified versions have not been evaluated. The efficiency of FIGURE 14(a) has been evaluated practically over a power range between 70 W – 700 W with an input AC voltage of 115 V and 230 V and output DC voltage by 160 V. The results demonstrated high operating efficiency (between 93%-95%) for all the loading conditions and universal line voltages. However, for an input 115 V, the input current THD was between 31%-43%, and the pf was between 0.89-0.92. While for an input 230 V, the THD was between 19%-23%, and the pf was between 0.66-0.94. The high THD content in the presented design’s input current and low pf remains an obstacle to applying the bridgeless Buck topology in FIGURE 14(a). The inherited dead-angle issue (i.e., distortion at the zero crossings) requires further investigation to reduce the harmonics content and improve the utilization of the active power.

A similar topology has been tackled in [94] (a bridgeless Buck converter (FIGURE 14(b))); yet, the performance evaluation was limited to 120 W. In [58], a modified bridgeless Buck topology has been developed to address the dead-angle issue by integrating a fly-back circuit;
TABLE 6. Merits and demerits of the Boost-based modified topologies (Figure 11 and Figure 12).

| Topology | Merits | Demerits |
|----------|--------|----------|
| Interleaved Boost (FIGURE 11(a)) - [10],[35]-[37], [74],[75],[78]-[81],[83],[84] | • Ripple current reduction and/or reduced inductor size. • Reduced input EMI filter size (due to reduced high-frequency components in input current ripples). • Reduced stress on the output capacitor (due to reduced output current ripples) compared to the non-interleaved configuration. • Increased efficiency for applications up to 3.5 kW. • Practical efficiency in CICM between 91% and 98%. • Input current THD < 5% and unity pf between half-load and full-load. | • Significant DBR losses (compared to the fundamental Boost topology). • A decline in efficiency with an increase in power level. • Additional control requirement for the current sharing among the interleaved stages in CICM. DICM operation can avoid this issue. • Asymmetrical current sharing may reduce converter efficiency. |
| Bridgeless Boost (FIGURE 11(b)) - [36]-[38],[40], [74],[75],[77],[79], [82],[85],[88],[89], [90],[91] | • DBR elimination through using two switches. • High operating efficiency for applications up to 2 kW. • Similar gating signal for both switches. • A modified topology of the bridgeless Boost topology “totem-pole bridgeless Boost topology” is shown in FIGURE 12(c). | • Increased input EMI filter size (bulky and costly). • Complex input current measurement and sensing by sensing the current through the switches and diodes path separately (due to non-unified grounds during each half-cycle). • Requirement of current transformer (bulky and costly), Hall effect (costly), or differential amplifier (signal with noise) sensors for the switches and diodes current sensing (further elaboration in [75]). • Requirement of low-frequency transformer or optical coupler for input voltage sensing (due to floating input line with respect to the converter ground). • Large input filter size (due to high THD in the input current). |
| Bridgeless Interleaved Boost (FIGURE 11(c)) - [10],[36]-[38],[79] | • DBR elimination. • Ripple current reduction and/or reduced inductor size. • Reduced input EMI filter size. • Reduced stress on the output capacitor. • Efficient operation for application up to 6 kW. • Practical efficiency in CICM between 93% and 99%. • Input current THD < 5% and unity pf between half-load and full-load. | • Complex input current and input voltage measurement and sensing (similar to the bridgeless Boost topology). • Increased number of components. • Additional control requirement for the current sharing among the interleaved stages in CICM. DICM operation can avoid this issue. • Asymmetrical current sharing may reduce converter efficiency. |
| Semi-Bridgeless Boost (FIGURE 11(d)) - [10],[36]-[38],[40],[75],[77], [82] | • Reduced DBR losses (two slow-diodes at the input side). • Reduced input EMI filter size. • Simplified input voltage sensing compared to the bridgeless topologies (due to avoidance of floating ground issue). • Practical efficiency in CICM between 96% and 99%. | • Complex input current measurement and sensing. • Increased diode losses. • High diodes (output side) reverse recovery losses and increased EMI noises at an increased switching frequency. |
| Phase-Shifted Semi-Bridgeless Boost (FIGURE 11(e)) - [25],[36]-[38], [40],[75],[92] | • Reduced DBR losses. • Ripple reduction in the input current. • Reduced input EMI filter size. • High efficiency during the light load operation. • Simplified input voltage and input current sensing (by using resistances). • Practical efficiency in CICM between 94% and 99%. • Improved light-loading efficiency (97%) compared to the interleaved Boost topology (95%) and the fundamental Boost topology (95%) at 240 V line voltage. • Input current THD < 5% and unity pf between half-load and full-load. | • Low efficiency during full load operation (due to high-power stress on the switches). • Increased diode losses compared to the bridgeless Boost topology (due to the two slow-speed diodes at the input side). • High diodes (output side) reverse recovery losses and increased EMI noises at an increased switching frequency. • Undesired circulating current in the inductors at each cycle. Solved by the improved topology in FIGURE 12(d). |
| Bridgeless Interleaved Resonant Boost (FIGURE 12(a)) - [36],[86] | • Reduced diodes losses (four slow diodes) compared to the bridgeless interleaved Boost topology (four fast diodes). • Efficient for application up to 6 kW. • Reduced input EMI filter size. • Practical efficiency in CICM between 96% and 98%. | • Complex input current sensing. • Additional control requirement for the current sharing among the interleaved stages in CICM. DICM operation can avoid this issue. • Asymmetrical current sharing may reduce converter efficiency. |
| Bridgeless Dual Boost (FIGURE 12(b)) - [37],[38],[40], [75],[76],[92] | • DBR elimination. • Efficient operation during light-loading conditions (decoupled gating signals with synchronous switching behavior, enabling reduced switching and conduction losses). • Higher efficiency in wide-range input AC voltage compared to the fundamental Boost topology. | • Complex input current and input voltage measurement and sensing (similar to the bridgeless Boost topology). • High diodes reverse recovery losses and increased input EMI filter size compared to the fundamental Boost topology. • Undesired circulating current in the inductors at each cycle. |

nonetheless, the proposed design was limited to a low-power range (up to 100 W). Also, a bridgeless Buck topology with dual-switch (FIGURE 14(c)) and single-switch (FIGURE 14(d)) configurations in DCVM (i.e., bridgeless Buck with additional LC input circuit) has been addressed in [50] to achieve the advantages of both the CICM and DICM (i.e., simple control and reduced current stress) with high operating efficiency for applications up to 100 W.
Besides, an interleaved Buck topology (FIGURE 15(a)) has been addressed in [67] and [95], which has advantages similar to the interleaved Boost topology (i.e., reduced EMI filter size, reduced input current ripples, and reduced component stress). Nevertheless, the presented converter operating performance was limited to 300 W with good $pf$ and efficiency at all loading conditions. While the current THD was between 10%-15% for input AC voltage by 230 V, and the current THD was between 30%-40% for input AC voltage by 115 V. A bridgeless interleaved Buck topology (FIGURE 15(b)) has been introduced in [97] to increase the power level of the bridgeless Buck converter and merge the benefits of the DBR elimination and the interleaved operation. This topology is a replication of the bridgeless Buck topology in FIGURE 14(a) with a parallel configuration. The bridgeless interleaved topology gives a high operating efficiency from light-load to full-load operating conditions (95%-97 efficiency with input AC voltage by 85 V and 264 V) for power applications between 30 W and 700 W. Nevertheless, similar to the rest of the Buck-based modified topologies, the harmonics quality of the input current is a drawback to this topology.

A summary of the operating performance conditions of the above-mentioned Buck-based topologies is presented in TABLE 8.

VIII. BUCK-BOOST-BASED MODIFIED PFC CONVERTER TOPOLOGIES

The limited output voltage from the Boost topologies, output DC voltage consistently higher than the input peak voltage, imposes a two-stage converter charger (PFC converter and a step-down DC-DC converter), therefore, increasing the size and reducing the reliability of the on-board charger. Although the Boost topologies can offer 99% efficiency still, the overall efficiency of the system will suffer in case of operating the subsequent converter (e.g., Inductor-Inductor-Capacitor (LLC) resonance converter [98], [99]) in non-optimal conditions due to the varying range of the load-side such as the battery of the EVs. When the battery’s SOC is low (i.e., the DC link voltage is lower than the input grid), then the Boost topologies are not practical, and they can threaten the overall converters’ efficiency, in the case of a two-stage battery charger. The Buck topologies have a tradeoff between the $pf$ and output voltage selection due to the dead-angle problem. The Buck-Boost topologies can establish a single-stage converter or two-stage converters for EV’s battery charging with high-performance PFC capability, battery voltage matching, wide output voltage operating, and high converter efficiency.
TABLE 8. The power limit, $p_f$, and current THD of the Buck-based modified topologies (Figure 14 and Figure 15).

| Topology                        | Power Rating | $p_f$  | THD*   |
|---------------------------------|--------------|--------|--------|
| Bridgeless Buck – Type 1 [73]   | 40 W-700 W   | 0.89-0.92 | 31%-43% |
|                                 | 120 V-230 V  | 0.66-0.94 | 19%-23% |
| Bridgeless Buck – Type 2 [94]   | 40 W-120 W   | 120 V-95.96 | Not    |
|                                 |              | 0.89-0.99 | Reported** |
| Bridgeless Buck – Type 3 [50]   | 100 W-100 W  | 100 V-100 V | 8%-49%** |
|                                 | (Power: 100W) | 0.89-0.99 |        |
|                                 | (Power: 35 W) | 0.77-0.95 |        |
| Interleaved Buck with a DBR [67],[95],[96] | 30 W-300 W | 0.93-0.95 | 30%-40% |
|                                 | 115 V-230 V  | 0.96-0.99 | 10%-15% |
|                                 | (Power: 100W) | 0.96-0.97 | 30%-35% |
| Interleaved Buck [97]           | 30 W-700 W   | 115 V-230 V | 30%-33% |
|                                 | (Power: 100W) | 0.95-0.957 | 11%-23% |

*The voltage values are the input AC voltage.
**Satisfied the IEC 61000-3-2 class D limits.

Meanwhile, for the case of a two-stage converter battery charger, the battery charging speed can be controlled by integrating a high-power density DC-DC converter of lower-rated devices (i.e., reduced losses generation).

A. BUCK-BOOST-BASED DERIVED PFC TOPOLOGIES (FIGURE 17-Figure 18)

The bridgeless rectification trend has been developed into the Buck-Boost converter family (i.e., bridgeless Buck-Boost, SEPIC, Ćuk, and Zeta topologies). The fundamental Buck-Boost topology with a DBR elimination (FIGURE 17(a)) has been developed in [100] and [101] with a prototype rated at 350 W and 850 W, respectively, and operating in the DICM. The bridgeless Buck-Boost topology in FIGURE 17(a) consists of two standard single-switch Buck-Boost converters, with each single converter operating over a half-cycle of the line voltage. The converter in [101] offered high-power quality performance with the current THD between 2.3%-5% and almost unity power factor for a line voltage between 170 V-255 V and loading conditions between 100 W-600W. However, the converter’s efficiency...
for the previous loading conditions was between 45%-82%, while higher efficiency is expected for an increased power range. This topology relies on two-switch and two-gate drive circuitry (i.e., less reliability). Besides, the converter involves complex voltage and current measurements and separate current sensors for each half-cycle of the line. Also, this topology suffers from high EMI filter requirements due to the discontinuous input current. Another bridgeless Buck-Boost topology in DICM (FIGURE 17(b)) has been proposed in [38] for a 1 kW power charging EV application. This topology demonstrated high-power quality performance at 110 V input AC voltage and 400 V output DC voltage, where the input current THD was between 3.1%-4.1%, and unity pf was observed for power application in the range of 250 W-1 kW. The operating efficiency of the converter was between 90%-96% for an input AC voltage between 80 V-110 V, where the switches were the main contributors to the emitted losses due to operating the converter in the DICM. However, the proposed topology in FIGURE 17(b) also suffers from a discontinuous input current, increasing the EMI filter requirement. Nevertheless, in the previous studies, the soft-switching technique was deployed to mitigate the EMI emissions. Also, similar bridgeless Buck-Boost topologies in DICM have been introduced in [70] (FIGURE 17(c) and FIGURE 17(d)). Still, the performance evaluation was limited to 300 W with input AC voltage by 110 V and the output DC voltage by 48 V. An inductor was introduced at the input-side of the bridgeless topologies in FIGURE 17(c) and FIGURE 17(d) to mitigate the EMI filter size. A family of bridgeless Buck-Boost topologies has been introduced in [102]; yet, the topologies are complex, and the application was limited to 200 W. Also, the power quality performance was not quantified.

The fundamental cascaded Buck-Boost topology (FIGURE 9(d)) has been developed into a bridgeless configuration in [103]. The bridgeless cascaded Buck-Boost topology (FIGURE 17(e)) offers a reduced number of conducted semiconductors (3 devices) compared to its fundamental topology with the DBR (4 devices). The bridgeless topology escalates the EMI interference and raises the difficulty in voltage sensing. Nonetheless, the study in [103] showed that the efficiency of the cascaded Buck-Boost converter in bridgeless topology (FIGURE 17(e)) was between 95%-97% for power demand between 200 W-600 W, while the efficiency of the topology with DBR (FIGURE 9 (d)) was between 93%-95.5%. Almost unity power factor (0.98-0.99) was achieved, and current THD between 8.22%-9.89% were recorded with an input AC voltage between 200 V-400V. Nevertheless, the converter operation was limited to Boost operation, neglecting the merits of Buck operation. In [24], a single-stage (DBR and a PFC converter) single-phase on-board battery charger has been recommended with an interleaved cascaded Buck-Boost topology (FIGURE 18(a)). The study emphasized eliminating the isolated DC-DC converter stage due to its impact on reducing the overall operating efficiency of the charger and increasing the converter size (i.e., neglecting the isolation between the AC-side and the battery-side as it is not enforced by the EVs standards). However, the topology has the disadvantage of discontinuous current nature of the input-side due to the switches operation and the DBR, requiring an EMI filter at the input-side of the converter. The topology in FIGURE 18(a) can operate in Buck and Boost modes with high operating efficiency. A 3.7 kW prototype was developed to test the interleaved cascaded Buck-Boost converter with an input AC voltage between 120 V-240 V. The recorded operating efficiency and pf for power rating between 100 W-3.7 kW were between 86%-98% and 0.91-1, respectively, for input AC voltage by 120 V. While the operating efficiency and pf were between 91%-98% and 0.93-1, respectively, for input AC voltage by 208 V. Meanwhile the operating efficiency and pf were between 91%-98% and 0.95-1, respectively, for input AC voltage by 240 V. Almost unity power factor was achieved for all the previous conditions between half-loading and full-loading settings. However, the study lacks harmonics content justification. Besides, the high-power rating comes with the compromise of increased components count, yet, with reduced component voltage and current stress.

In [104], a Buck-Boost topology with the DBR integration in CICM (FIGURE 18(b)) has been proposed with two switches controlled via a transition mode control logic with independent step-up and step-down switches of unique duty ratios for controlled output DC voltage. In the Buck mode, the switch SW1 is controlled to be in the off state with a zero duty ratio setting, while the duty ratio of SW2 is controlled to obtain a regulated output voltage. Meanwhile, in the Boost mode, the duty ratio of SW2 is set to one, while the duty ratio of SW1 is controlled to regulate the output voltage. A practical prototype for the topology in
TABLE 9. The power limit, $pf$, and current THD of the Buck-Boost-based modified topologies (Figure 17 and Figure 18).

| Topology          | Power Rating | $pf^*$ | THD* |
|-------------------|--------------|--------|------|
| Bridgeless Buck-Boost – Type 1 [100],[101] | 100 W- 850 W | 170 V-255 V: 170 V-255 V: | 2.3%-5%** |
| Bridgeless Buck-Boost – Type 2 [38] | 250 W- 1 kW | 110 V: 110 V: | 3.1%-4.1% |
| Bridgeless Buck-Boost – Type 3 [70] | 60 W- 300 W | 110 V: 110 V: | 2.02%-2.45% |
| Bridgeless Buck-Boost – Type 4 [70] | 60 W- 300 W | 110 V: 110 V: | 9.7%-20.8% |
| Bridgeless Buck-Boost – Type 5 [103] | 200 W- 600 W | 200 V-400 V: 220 V-380 V: | 8.22%-9.89% |
| Interleaved Buck-Boost [24] | 100 W- 3.7 kW | 120 V-240 V: 0.91-0.999 | Not Reported |
| Two-Switch Buck-Boost with a DBR [104] | 300 W- 1 kW | 85 V-265 V: 85 V-265 V: | 3%-5% |

*The voltage values are the input AC voltage.
**Satisfied the IEC 61000-3-2 class D limits.

FIGURE 18(b) was developed for applications up to 1 kW with an input AC voltage between 85 V-265 V and the output DC voltage between 150 V-450 V (i.e., both step-down and step-down operation). The prototype exhibited good power quality performance with an efficiency between 91%-96%, $pf$ between 0.991-0.998, and current THD between 3%-5% at universal line inputs and 300 W to 1 kW power operating range. However, the DBR losses counted 24% of the losses generated by the converter.

A summary of the operating performance conditions of the above-mentioned Buck-Boost-based topologies is presented in TABLE 9.

B. SEPIC-BASED DERIVED PFC TOPOLOGIES (FIGURE 20 and FIGURE 21)

The fundamental SEPIC topology has a higher voltage and current stress on the switches and diodes compared to the Boost topologies. Therefore, its utilization has been limited to low-power applications. Nonetheless, the SEPIC topology in DICM allows continuous input current compared to the Boost topology in DICM (i.e., large input filter requirement for the Boost topology) due to the two inductors in the SEPIC topology. The implementation of the bridgeless topologies has been extended to the SEPIC converter (FIGURE 19). A bridgeless SEPIC topology (FIGURE 20(a)) has been proposed in [105] operating in the DICM. In addition to the bridgeless topology and DICM advantages, this topology offers a single or two semiconductors operating each half-cycle (i.e., reduced conduction losses) and reduced voltage stress on semiconductor devices compared to the fundamental SEPIC topology with the DBR. Three inductors are required for the bridgeless SEPIC topology in FIGURE 20(a), yet, for optimal cost and design sizing, a single magnetic core can be utilized for the three inductors. Besides, an isolated gate drive is required, due to the series switches interconnection, compared to the fundamental SEPIC topology. The major limitation of the topology implementation is the floating output terminal between the two capacitors and the voltage conversion restriction to step-up operation (i.e., step-down and Buck operation is not applicable). The power quality of a simulated-based bridgeless SEPIC topology (FIGURE 20(a)) for power rating 200 W and experimental-based for power rating 60 W were studied in [105]. The study showed that with an input AC voltage of 120 V and output DC voltage of 400 V, the simulated-based outcomes resulted in 2.16% current THD and 97% efficiency. Meanwhile, the practical prototype was tested with an input AC voltage of 30 V and output DC voltage of 200 V, which achieved a current THD of 2.5% and 91% efficiency without an input filter. An improved version of the topology in FIGURE 20(a) has been introduced in [106] for applications up to 100 W.

Another type of bridgeless SEPIC topology operating in the DICM has been introduced in [52] (FIGURE 20(b)) to avoid the requirement of the isolated gate drive in [105]. The topology in FIGURE 20(b) consists of an interleaved SEPIC converter, where each stage operates in half-cycle of the line voltage. This topology has a larger component number, fewer conducting semiconductors per half-cycle, and similar overall switching losses compared to the fundamental SEPIC topology. Besides, similar voltage and current stress compared to the fundamental SEPIC topology, yet, lower Root-Mean-Square (RMS) current stress is achieved for the interleaved components in the bridgeless topology. The bridgeless SEPIC topology in FIGURE 20(b) was developed practically for low-power rating, power between 20 W-100 W, input AC voltage by 85 V and 220 V, and output DC voltage of 48 V, without a filter at the input side. The recorded results showed an operating efficiency between 92.5%-93.5%. While with an input AC voltage of 100 V, the current THD was 1.6% at an operating power of 65 W. A similar bridgeless SEPIC
FIGURE 20. SEPIC-based modified PFC topologies (a) bridgeless SEPIC topology—type 1, (b) bridgeless SEPIC topology—type 2, (c) bridgeless SEPIC topology—type 3, (d) bridgeless SEPIC topology—type 4, and (e) bridgeless SEPIC topology—type 5.

FIGURE 21. Continue SEPIC-based modified PFC topologies (a) bridgeless SEPIC topology—type 6 and (b) interleaved SEPIC topology with a DBR.

topology has been studied in [107] for applications up to 350 W. In addition, similarly to the bridgeless-Boost topology configuration in [85], a bridgeless SEPIC topology has been introduced in [108] and [109] for applications up to 130-150 W. Besides, an improved bridgeless SEPIC topology (FIGURE 20(c)) in DICM has been studied in [110], which allows increased voltage gain, reduced switch stress, and improved operating efficiency for universal input AC voltage by the integration of a multiplier cell for applications up to 200 W. However, the topology in FIGURE 20(c) is limited to Boost-mode operation, and it suffers from similar characteristics and disadvantages as the fundamental Boost topology (e.g., output DC voltage always higher than the input-side voltage and high inrush current). Moreover, the bridgeless SEPIC topology in FIGURE 20(c), including the topologies in FIGURE 20(b) and [107], suffer from circulating current at the output inductor (i.e., increased losses) with the output inductor operating in DICM. An experimental prototype has been developed for the topology in FIGURE 20(c) with the input AC voltage between 120 V-220 V and output DC voltage by 400 V. The current THD, $pf$, and efficiency were between 9.7%-27.2%, 0.965-0.995, and 95.7%-96.5%, respectively, for a power range between 100 W and 200 W. An improved bridgeless SEPIC topology for circulating current mitigation (i.e., efficiency improvement) (FIGURE 20(d)) has been addressed in [111] for applications up to 100 W in CICM and without input voltage sensing (i.e., increased control reliability). The efficiency of the topology in FIGURE 20(d) was between 89%-94% for an input AC voltage between 85 V-135 V and the DC output voltage by 60 V. Furthermore, in [112] (FIGURE 20(e)) and [113] (FIGURE 21(a)), a single-switch bridgeless SEPIC topology has been introduced for applications between 100 W-160 W, which eliminates the circulating current losses with the condition that both the input interleaved inductors and output inductor operate in DICM. Nevertheless, the power quality performance of the topologies requires further clarifications.
An increased power processing SEPIC topology has been introduced in [114] with an interleaved configuration and DBR integration (FIGURE 21(b)). The issue with the power-sharing mismatch among the interleaved branches was solved by utilizing coupled inductors. The switches of the interleaved branches are phase-shifted by $180^\circ$ to reduce current ripples, harmonics, and EMI filter size. The studied topology in [114] holds the following benefits compared to the fundamental SEPIC topology and the interleaved non-coupled SEPIC topology: current ripple cancelation and reduced THD, reduced switching losses in both CICM and DICM, reduced output voltage ripples, reduced power-sharing mismatch, and improved resistivity against duty cycle mismatch. Simulated-based results for the interleaved inductor coupled SEPIC topology was presented in [114] for 3.3 kW rated power. The results showed the impact of varying the battery’s SOC from 420 DC voltage to 200 DC voltage with an input AC voltage of 240 V. Through stepping the DC voltage down, the current THD went from 2% to 3.4% with a unity power factor at both operating conditions. Besides, the power quality with input AC voltage by 120 V and power by 1.6 kW was examined, and the results presented prominent outcomes (current THD at 1.37% and almost unity power factor), yet, the converter’s operating efficiency was not elucidated. The work on the interleaved coupled inductor SEPIC topology (FIGURE 21(b)) has been extended in [115]. To avoid the switching losses, the study considered DICM to realize zero voltage switching for the switches (i.e., reduced turn-on switching losses) and zero current switching for the diodes (i.e., reduced turn-off reverse recovery losses). An experimental prototype was developed for the interleaved inductor coupled SEPIC topology, with two interleaved phases, considering both DC voltage stepping-up (190 V) and stepping-down (90 V) with input AC voltage by 110 V and rated power 500 W. The overall operating efficiency and current THD were between 91%-97% and 5.7%-10.3%, respectively, with unity $pf$ for the power range between 100 W-500W. At the rated power (500 W), the operating efficiency was 96%, and the current THD was 5.7%. The EMI filter at the input side was eliminated by the proper design of the coupled inductors in the two phases for current ripple mitigation. Also, the work of [114] has been expanded in [116] for applications up to 1 kW with an experimental prototype of high power quality performance and high operating efficiency. A bridgeless interleaved SEPIC topology is also a potential solution for increased power processing while mitigating the DBR losses [117], [118], yet, the research work on this topic is limited.

A summary of the operating performance conditions of the above-mentioned SEPIC-based topologies is presented in TABLE 10.

### C. ĆUK-BASED DERIVED PFC TOPOLOGIES (FIGURE 23)

Besides the SEPIC topology, the Ćuk topology (FIGURE 9(f)) has better current ripples mitigation due to the continuous input current and continuous output current operation. Therefore, the bridgeless configuration has been applied to the Ćuk topology to evade the DBR losses and improve the converter’s efficiency (FIGURE 22). The bridgeless Ćuk topology (FIGURE 23(a)) has been first introduced together with the bridgeless SEPIC topology (FIGURE 20(b)) in [52]; however, the work focused on the SEPIC topology only. In [119], three bridgeless Ćuk topologies (FIGURE 23(a), FIGURE 23(b), and FIGURE 23(c)) in DICM have been introduced and studied, including the bridgeless Ćuk topology that was introduced in [52]. Due to the similarity between the bridgeless SEPIC topologies and bridgeless Ćuk topologies, the advantages of the former can be extended to the latter. The gate signals of the bridgeless Ćuk topologies are driven by a similar signal (i.e., simplified control). Besides, the input EMI filter size and output ripples can be reduced considerably with the input/output inductors in coupled core configuration and non-floating.

#### TABLE 10. The power limit, $pf$, and current THD of the SEPIC-based modified topologies (Figure 20 and Figure 21).

| Topology                  | Power Rating  | $pf$  | THD*       |
|--------------------------|---------------|-------|------------|
| Bridgeless SEPIC – Type 1 [105] | 60 W, 200 W  | 0.999 | 2.16%      |
| Bridgeless SEPIC – Type 2 [52] | 20 W, 100 W (Power: 65 W): 0.999 | 100 V | 1.6%       |
| Bridgeless SEPIC – Type 3 [110] | 100 W, 200 W | 0.965-0.995 | 1.2% - 2.7%** |
| Bridgeless SEPIC – Type 4 [111] | 100 W | 85 V-135 V: 0.994-0.999 | Not Reported** |
| Bridgeless SEPIC – Type 5 [112] | 160 W | 50 V-100 V: 0.999 | 4.9%** |
| Bridgeless SEPIC – Type 6 [113] | 100 W | 110 V: 0.98 | Not Reported** |
| Interleaved SEPIC with a DBR [114] | 1.5 kW, 3.3 kW | 1.20 V-240 V: 0.999 | 1.37% - 3.43% |
| Interleaved SEPIC with a DBR [115] | 100 W, 500 W | 120 V: 0.999 | 5.7% - 10.3% |

*The voltage values are the input AC voltage. **Satisfied the IEC 61000-3-2 class D limits.

#### FIGURE 22. A classification for the Ćuk-based modified PFC topologies.
FIGURE 23. Ćuk-based modified PFC topologies (a) bridgeless Ćuk topology—type 1, (b) bridgeless Ćuk topology—type 2, (c) bridgeless Ćuk topology—type 3, (d) bridgeless Ćuk topology—type 4, (e) inductor switched Ćuk topology with a DBR, and (f) bridgeless inductor switched Ćuk topology.

ground configuration at the input-side of the converters. The application of the bridgeless Ćuk topologies in [119] has been limited to power between 10 W-150 W with DICM and with simulated-based and practical-based performance evaluation for the topologies in FIGURE 23(a) and FIGURE 23(c). The simulated-based results obtained the efficiency and the current THD between 94%-95% and 1%-1.5%, respectively, with the input AC voltage by 120 V and the output DC voltage by 48 V. Meanwhile, the practical prototype demonstrated efficiency and current THD near the simulated results. However, the output voltage from the topologies in FIGURE 23(a), FIGURE 23(b), and FIGURE 23(c) require inverting circuits to reverse the output voltage polarity. Besides, the topologies in FIGURE 23(a) and FIGURE 23(c) both allow step-up and step-down operation, while the topology in FIGURE 23(b) is limited to step-up operation. The bridgeless Ćuk topology in FIGURE 23(a) suffers from circulating current in the interleaved inductors during each half-cycle due to the interconnection of two interleaved capacitors thus, reducing the effective power transfer (i.e., redundant power losses). Meanwhile, the bridgeless Ćuk topology in FIGURE 23(b) has a high number of components (two capacitors at the output side). Besides, the load-side has a floating terminal due to the capacitor connection. Also, a floating ground exists for the upper switch due to the series switches arrangement. The bridgeless Ćuk topology in FIGURE 23(c) avoids the issues associated with FIGURE 23(a) and FIGURE 23(b), yet, it has additional diode losses across the inactive switches as the diodes operate as a return path for the current during each half-cycle. Furthermore, to abolish the issue of the output voltage negative polarity in the bridgeless Ćuk topologies, a non-inverted output voltage bridgeless Ćuk topology (FIGURE 23(d)) has been introduced in [120] without imposing additional inverting circuitry. Unity pf, low current THD, and high operating efficiency (90%-97%) in DICM were achieved with the bridgeless non-inverting Ćuk topology, yet, the application was limited to a power rating of 150 W.

An improved bridgeless Ćuk topology has been introduced in [121] with a topology similar to FIGURE 23(c) to avoid the problems encountered by type 1 (FIGURE 23(a)) and type 2 (FIGURE 23(b)). Also, it eliminates the diode losses associated with the inactive switches in type 3 (FIGURE 23(c)) by applying a control signal to the inactive switch to disable the diodes’ operation as a return path. A single gate driver signal is provided to both switches in synchronism at each half-cycle. Therefore, the bridgeless Ćuk topology in [121] avoids the circulating current in the interleaved inductors, eliminates floating neutral points, and improves the converter efficiency by reducing the diode losses. An experimental prototype of the improved bridgeless Ćuk topology was developed in [121] for battery charging application up to 900 W in DICM with input AC voltage between 110 V-220 V and output DC voltage by 300 V. The presented results showed an operating efficiency between 88%-92%, current THD less than 5%, and unity power factor for power between 150 W and 850 W. In addition, the bridgeless Ćuk topology type 3...
TABLE 11. The power limit, \( pf \), and current THD of the Ćuk-based modified topologies (Figure 23).

| Topology         | Power Rating | \( pf^* \) | THD*          |
|------------------|--------------|-------------|---------------|
| Bridgeless Ćuk – Type 1 [119] | 10 W - 150 W | 100 V-120 V; 100 V-120 V; | 1%-1.5%       |
| Bridgeless Ćuk – Type 3 [119,121] | 850 W | 100 V-220 V; 100 V-220 V; | 1.25%-1.5%** |
| Improved Bridgeless Ćuk – Type 3 [121] | 150 W - 850 W | 110 V-220 V; 110 V-220 V; | <5%**         |
| Bridgeless Ćuk – Type 4 [120] | 30 W - 150 W | 110 V; 110 V; | 2.6%-7.66%** |
| Inductor Switched Ćuk with a DBR [122,125] | 85 V-265 V | 85 V-265 V | W; W; |
| Bridgeless Switched Ćuk [125] | 130 W - 850 W | 130 V-260 V; 130 V-260 V; | 2.5%-9.5%    |

* The voltage values are the input AC voltage.
** Satisfied the IEC 61000-3-2 class D limits.

FIGURE 24. A classification for the Zeta-based modified PFC topologies.

(File 23(c)) in [119] was compared to the topology in [121] for the same power range application. The topology in FIGURE 23(c) showed operating efficiency between 87%-90%, current THD below 5%, and \( pf \) between 0.98-1 for power range between 150 W-850 W. Therefore, the improved bridgeless Ćuk topology in [121] achieved higher power quality performance than the topology in FIGURE 23(c). Nevertheless, the topology in [121] still requires inverting circuitry for a positive output voltage.

A single-stage Ćuk topology with a DBR (FIGURE 23(e)) has been addressed in [122] for electric bike battery charging with rated output power by 500 W and DC voltage by 48 V. The topology proposed in [122] considers a robust Ćuk topology with switched inductor operation (by splitting the output inductors and diodes to half) for improved efficiency at steep voltage step-down (i.e., improved static gain) from input AC voltage between 85 V-265 V to output DC voltage by 48 V. Several works have recommended methods for boosting the voltage gain of the fundamental DC-DC converters (e.g., coupled inductors utilization, cascaded converter operation, quadratic converter utilization, and switched inductor or switched capacitor configurations) [84, 122–124]. The switched inductor or switched capacitor method modifies the fundamental converter by splitting the inductor or splitting the capacitor with two to three diodes. The network splitting lifts the converter’s DC gain through series and/or parallel charging and discharging of the inductors or capacitors. The switched inductor Ćuk topology in [122] (FIGURE 23(e)) demonstrated a practical prototype in CICM with reduced losses, unity power factor operation, and current THD between 4.8%-7.3%. The work in [125] pioneered its study towards a single-stage converter charger (i.e., directly feeding the battery from the front-end PFC converter) with an improved version of the PFC converter topology presented in [122]. A bridgeless inductor switched Ćuk topology (FIGURE 23(f)) operating in DICM for the output inductors has been addressed in [125] for applications up to 850 W, input AC voltage between 130 V-260 V, and output DC voltage between 45 V-65 V. The two switches in FIGURE 23(f) operate simultaneously for reduced control complexity while the inductor at the input side operates in CICM for ripples mitigation. The prototype of the bridgeless switched inductor Ćuk topology (FIGURE 23(f)) in [125] achieved
a good power quality performance with unity power factor, current THD between 2.5%-5.5%, and efficiency between 79%-87% for power between 130 W-850 W and input AC voltage between 130 V-260 V. Meanwhile, under the same testing conditions, the efficiency of the single-stage DBR-based switched inductor Ćuk topology (FIGURE 23(e)) was recorded as 78%-84%. On the other hand, the efficiency of the DBR-based fundamental Ćuk topology with a two-stage converter configuration [126] (i.e., considering the integration of an isolated DC-DC converter) was recorded at 76%-83%.

A summary of the operating performance conditions of the above-mentioned Ćuk-based topologies is presented in TABLE 11.

### TABLE 12. The power limit, $pf$, and current THD of the Zeta-based modified topologies (Figure 25).

| Topology                  | Power Rating | $pf*$ | THD*        |
|---------------------------|--------------|-------|-------------|
| Bridgeless Zeta – Type 1  | 40 W         | 50 V-100 V | 0.9-0.99 | 2% - 5.5% |
| Bridgeless Zeta – Type 2  | 1 kW         | 110 V | 0.999 | 3.39% |
| Interleaved Zeta with a DBR | 50 W        | 90 V-264 V | 0.89-0.99 | <10% |

* The voltage values are the input AC voltage.

### TABLE 13. The power limit, $pf$, and current THD of the Luo-based modified topologies (Figure 27).

| Topology                  | Power Rating | $pf*$ | THD*        |
|---------------------------|--------------|-------|-------------|
| Bridgeless Luo            | 100 W        | 173 V-267 V | 0.98-0.99 | 4%-9.9%** |
| Interleaved Luo with a DBR | 100 W    | 160 V-260 V | 0.999 | 1.5%-2% |
| Bridgeless Modified Luo – Type 1 | 100 W | 90 V-260 V | 0.993-0.999 | 1.2%-1.8% |

* The voltage values are the input AC voltage.
** Satisfied the IEC 61000-3-2 class D limits.
TABLE 14. Appraisal among the single-phase unidirectional Boost-derived modified PFC topologies (Figure 11 and Figure 12).

| Topology | Device Count | Operating Mode | Output Voltage | Sizing | EMI Noise | Efficiency | Cost |
|----------|--------------|----------------|----------------|--------|-----------|------------|------|
| Interleaved Boost with a DBR (FIGURE 11(a)) [36],[80] | L: 2 C: 1 SW: 2 SD: 4 FD: 2 Total: 11 | CICM | 400 V | 400 µH at 3.4 kW | fsw at 70 kHz | Cdc at 82 µF | Low (Inductors’ Current Ripple 180° Phase-Shifted) | 91%-97% at 100 W-3.4 kW | Medium |
| Bridgeless Boost (FIGURE 11(b)) [88] | L: 2 C: 1 SW: 2 SD: 0 FD: 2 Total: 7 | CICM | Not Reported | fsw at 100 kHz | L and C Values Not Reported | High (V_in Always Floating with Respect to V_out) | 96%-94% at 150 W-500 W | Low |
| Bridgeless Interleaved Boost (FIGURE 11(c)) [36],[79] | L: 4 C: 1 SW: 2 SD: 0 FD: 4 Total: 13 | CICM | 400 V | 400 µH at 3.4 kW | fsw at 70 kHz | Cdc at 82 µF | Low (Inductors’ Current Ripple 180° Phase-Shifted) | 94%-99% at 100 W-4.5 kW | High |
| Semi-Bridgeless Boost (FIGURE 11(d)) [82] | L: 2 C: 1 SW: 2 SD: 2 FD: 2 Total: 9 | CICM | 400 V | 1.08 mH at 750 W | fsw at 110 kHz | Cdc at 470 µF | Medium (V_in and V_out Share the Same Ground) | 96%-99% at 50 W-750 W | Medium |
| Phase-Shifted Semi-Bridgeless Boost (FIGURE 11(e)) [36] | L: 2 C: 1 SW: 2 SD: 2 FD: 2 Total: 9 | CICM | 400 V | 400 µH at 3.4 kW | fsw at 70 kHz | Cdc at 82 µF | Medium (V_in and V_out Share the Same Ground) | 93%-99% at 100 W-3.4 kW | Medium |
| Bridgeless Dual Boost (FIGURE 12(b)) [76] | L: 2 C: 0 SW: 2 SD: 0 FD: 2 Total: 6 | CICM | 200 V | 550 µH at 500 W | fsw at 130 kHz | Cdc Not Reported | High (V_in Always Floating with Respect to V_out) | Not Reported | Low |
| Toten-Pole Bridgeless Boost (FIGURE 12(c)) [91] | L: 1 C: 1 SW: 2 SD: 2 FD: 2 Total: 6 | DICM | 400 V | 135 µH at 350 W | fsw at 30 kHz-250 kHz | Cdc at 470 µF | High (DICM Operation) | 96%-98% at 350 W | Low |
| Improved Interleaved Phase-Shifted Semi-Bridgeless Boost (FIGURE 12(d)) [92] | L: 4 C: 1 SW: 2 SD: 2 FD: 8 Total: 10 | Critical Conduction Mode | 388 V | 210 µH at 600 W | fsw Not Reported | Cdc at 500 µF | Low (Inductors’ Current Ripple 180° Phase-Shifted) | 93%-98% at 600 W | High |

Where C is the number of capacitors, L is the number of inductors, SW is the number of switches, SD is the number of slow diodes, and SF is the number of fast diodes. Cdc is the DC link capacitor across the battery. fsw is the switching frequency of the switches. V_in is the input AC voltage. V_out is the output DC voltage.

*The number of devices operating per half-cycle.

D. ZETA-BASED DERIVED PFC TOPOLOGIES (FIGURE 25)
The fundamental Zeta topology has been modified in [127] to eliminate the DBR stage and develop a bridgeless Zeta PFC converter via an interleaved Zeta configuration (FIGURE 25(a)). Each interleaved phase operates either in the positive cycle or the negative cycle. The main drawback of the bridgeless Zeta topology in FIGURE 25(a), including the fundamental Zeta topology, is the direct series connection of the AC supply with a switch (i.e., increased harmonics level and EMI noise). Nevertheless, compared to the Ćuk topologies, positive output DC voltage is attained in the Zeta topologies without auxiliary circuitry. The design of the bridgeless Zeta converter in [127] was limited to low-power applications, 40 W, with DICM and operating...
TABLE 15. Appraisal among the single-phase unidirectional Buck-derived modified PFC topologies (Figure 14 and Figure 15).

| Topology                                      | Device Count | Devices Operating* | Operating Mode | Output Voltage | Sizing | EMI Noise | Efficiency | Cost  |
|-----------------------------------------------|--------------|---------------------|----------------|----------------|--------|-----------|------------|-------|
| Bridgeless Buck – Type 1 (FIGURE 14(a))       | L: 2 C: 2 SW: 2 SD: 2 FD: 2 Total: 10 | L: 1 C: 1 SW: 1 SD: 1 FD: 1 Total: 5 | CICM           | 160 V         | 60 μH at 700 W | High (Dead Angle Issue) | 93%-95% at 70 W-700 W | Medium |
| Bridgeless Buck – Type 2 (FIGURE 14(b))       | L: 2 C: 1 SW: 2 SD: 2 FD: 2 Total: 9 | L: 1 C: 1 SW: 1 SD: 1 FD: 1 Total: 5 | DICM           | 85 V          | 150 μH and 300 μH at 120 W | High (DICM Operation) | 85%-90% at 120 W | Medium |
| Bridgeless Buck – Type 3 (FIGURE 14(c))       | L: 3 C: 3 SW: 2 SD: 2 FD: 1 Total: 11 | L: 2 C: 2 SW: 1 SD: 1 FD: 1 Total: 7 | DCVM           | 48 V          | 2.2 mH and 180 μH at 100 W | Low (DCVM Operation) | 95%-96% at 100 W | Medium |
| Bridgeless Buck [58]                          | L: 4 C: 2 SW: 4 SD: 4 FD: 2 Total: 16 | L: 2 C: 2 SW: 2 SD: 2 FD: 1 Total: 9 | DICM           | 130 V         | 0.1 mH and 0.4 mH at 100 W | High (DICM Operation) | 82%-91% at 100 W | High   |
| Interleaved Buck with a DBR (FIGURE 15(a))   | L: 2 C: 1 SW: 2 SD: 4 FD: 2 Total: 11 | L: 2 C: 1 SW: 2 SD: 2 FD: 2 Total: 9 | CICM           | 80 V          | 24.7 μH at 300 W | Low (Inductors’ Current Ripple 180° Phase-Shifted) | 89%-96% at 30 W-300 W | Medium |
| Bridgeless Interleaved Buck (FIGURE 15(b))    | L: 4 C: 2 SW: 4 SD: 2 FD: 4 Total: 16 | L: 2 C: 1 SW: 2 SD: 1 FD: 2 Total: 8 | CICM           | 160 V         | 80 μH at 700 W | Low (Inductors’ Current Ripple 180° Phase-Shifted) | 95%-97% at 70 W-700 W | High   |

Where C is the number of capacitors, L is the number of inductors, SW is the number of switches, SD is the number of slow diodes, and SF is the number of fast diodes. $C_{DC}$ is the DC link capacitor across the battery. $f_{sw}$ is the switching frequency of the switches. $V_{in}$ is the input AC voltage. $V_{out}$ is the output DC voltage.

*The number of devices operating per half-cycle.

Efficiency between 87%-95%. The bridgeless Zeta topology has been expanded in [128] for EV charging applications up to 780 W, yet, the design considered isolated Zeta converter configuration, which increases the size of the PFC converter. A non-isolated bridgeless Zeta PFC topology in DICM with reduced components count (FIGURE 25(b)) has been introduced in [129] for EV charging application up to 1 kW, yet, the power quality performance of the converter needs additional investigation. An interleaved Zeta topology in DICM with the DBR integration (FIGURE 25(c)) has been studied in [130] for power applications up to 400 W. The topology in FIGURE 25(c) suffers from a discontinuous input current, high EMI noise, high harmonics content, and high DBR losses with an increased power processing level. The interleaved Zeta topology was tested in wide universal input AC voltage between 90 V-264 V, output DC voltage by 200 V, and power demand between 50 W-400 W. The efficiency of the topology in FIGURE 25(c) was between 77%-91%, the $pf$ was between 0.89-0.99, while the current THD was below 10%. Further topologies can be derived from the fundamental Zeta topology, such as an interleaved bridgeless Zeta topology, to eliminate the DBR losses and enhance the conversion efficiency. Therefore, bridgeless Zeta topologies can be a potential choice for EV charging as a PFC converter. However, the research on the Zeta PFC topologies development for EV charging applications has been extremely limited [127]-[132].

A summary of the operating performance conditions of the above-mentioned Zeta-based topologies is presented in TABLE 12.
TABLE 16. Appraisal among the single-phase unidirectional Buck-Boost-derived modified PFC topologies (Figure 17 and Figure 18).

| Topology                          | Device Count | Operating Mode* | Output Voltage | Sizing               | EMI Noise          | Efficiency | Cost   |
|----------------------------------|--------------|----------------|----------------|----------------------|--------------------|------------|--------|
| Bridgeless Buck-Boost Type 1     | L: 2 C: 1 SW: 2 SD: 2 FD: 2 Total: 9 | DICM           | 48 V           | 150 μH at 850 W fSW at 20 kHz Cdc Not Reported | Medium      | 45%–82% at 100 W–600 W |
| (FIGURE 17(a)) [101]             | L: 1 C: 1 SW: 1 SD: 1 FD: 1 Total: 5 |                |                |                      |                    |            |        |
| Bridgeless Buck-Boost Type 2     | L: 1 C: 2 SW: 2 SD: 0 FD: 2 Total: 7 | DICM           | 400 V          | 24.45 μH at 1 kW fSW at 50 kHz Cdc at 824 μF | Low         | 90%–96% at 250 W–1 kW |
| (FIGURE 17(b)) [38]              | L: 1 C: 2 SW: 2 SD: 0 FD: 1 Total: 6 |                |                |                      |                    |            |        |
| Bridgeless Buck-Boost Type 3     | L: 3 C: 3 SW: 2 SD: 0 FD: 2 Total: 10 | DICM           | 48 V           | 16 μH and 450 μH at 300 W fSW at 60 kHz Cdc at 6800 μF | Medium      | 89%–93% at 60 W–300 W |
| (FIGURE 17(c)) [70]              | L: 3 C: 3 SW: 1 SD: 0 FD: 1 Total: 7 |                |                |                      |                    |            |        |
| Bridgeless Buck-Boost Type 4     | L: 3 C: 3 SW: 2 SD: 0 FD: 2 Total: 10 | DICM           | 48 V           | 16 μH and 450 μH at 300 W fSW at 60 kHz Cdc at 6800 μF | Medium      | 89%–94% at 60 W–300 W |
| (FIGURE 17(d)) [70]              | L: 2 C: 2 SW: 1 SD: 0 FD: 1 Total: 7 |                |                |                      |                    |            |        |
| Bridgeless Cascaded Buck-Boost   | L: 1 C: 3 SW: 2 SD: 1 FD: 2 Total: 11 | CICM           | 400 V          | fSW at 50 kHz L and C Values Not Reported | Medium      | 95%–97% at 200 W–600 W |
| (FIGURE 17(e)) [103]             | L: 1 C: 1 SW: 2 SD: 1 FD: 2 Total: 7 |                |                |                      |                    |            |        |
| Interleaved Cascaded Buck-Boost  | L: 2 C: 1 SW: 2 SD: 2 FD: 2 Total: 15 | CICM           | 270 V–430 V    | 800 μH at 3.7 kW fSW Not Reported Cdc at 80 μF | High        | 93%–98% at 370 W–3.7 kW |
| (FIGURE 18(a)) [24]              | L: 2 C: 1 SW: 2 SD: 2 FD: 2 Total: 9 |                |                |                      |                    |            |        |
| Two-Switch Buck-Boost with a DBR | L: 2 C: 2 SW: 1 SD: 2 FD: 1 Total: 8 | CICM           | 150 V–450 V    | 30 mH and 2.52 mH at 1 kW fSW at 30 kHz Cdc at 950 μF | Medium      | 91%–96% at 300 W–1 kW |
| (FIGURE 18(b)) [104]             | L: 2 C: 2 SW: 1 SD: 2 FD: 1 Total: 8 |                |                |                      |                    |            |        |

Where C is the number of capacitors, L is the number of inductors, SW is the number of switches, SD is the number of slow diodes, and SF is the number of fast diodes. Cdc is the DC link capacitor across the battery. fSW is the switching frequency of the switches. $V_{in}$ is the input AC voltage. $V_{out}$ is the output DC voltage.

*The number of devices operating per half-cycle.

E. LUO-BASED DERIVED PFC TOPOLOGIES (FIGURE 27)

In efforts to improve the voltage gain of the Zeta topology, the Luo family converters have been derived (positive output Luo converters) with several circuit topologies, in the succeeding voltage gain, passive elements count, and semiconductor devices count proliferation order: elementary circuit (the fundamental Zeta topology (single-switch)), self-lift circuit (single-switch), re-lift circuit (two-switches), triple-lift circuit (two-switches), and quadruple-lift circuit (two-switches) [133], [134]. The step-up and step-down modes are attained solely by the elementary circuit. Meanwhile, the other aforementioned circuit topologies are derived from the elementary circuit, and they are limited to the Boost mode with an increased voltage gain compared to the elementary circuit. Besides, a modified version of the positive output Luo converters has been introduced for the aforementioned circuit.
TABLE 17. Appraisal among the single-phase unidirectional SEPIC-derived modified PFC topologies (Figure 20 and Figure 21).

| Topology | Device Count | Devices Operating* | Operating Mode | Output Voltage | Sizing | EMI Noise | Efficiency | Cost |
|----------|--------------|---------------------|----------------|----------------|--------|-----------|------------|------|
| Bridgeless SEPIC – Type 1 (FIGURE 20(a)) [105] | L: 3 C: 4 SW: 2 SD: 0 FD: 2 Total: 11 | L: 3 C: 4 SW: 1 SD: 0 FD: 1 Total: 9 | DICM | 200 V-400 V | 3.6 mH and 377 μH at 200 W | $f_{sw}$ at 50 kHz | DC at 440 μF | 91%-97% at 60 W-200 W | Medium |
| Bridgeless SEPIC – Type 2 (FIGURE 20(b)) [52] | L: 3 C: 3 SW: 2 SD: 2 FD: 1 Total: 11 | L: 3 C: 3 SW: 1 SD: 1 FD: 1 Total: 9 | DICM | 48 V | 2.2 mH and 68 μH at 65 W | $f_{sw}$ at 50 kHz | DC at 2200 μF | 91%-93% at 20 W-100 W | Medium |
| Bridgeless SEPIC – Type 3 (FIGURE 20(c)) [110] | L: 3 C: 4 SW: 2 SD: 2 FD: 3 Total: 14 | L: 3 C: 3 SW: 1 SD: 1 FD: 2 Total: 10 | DICM | 400 V | 2.2 mH and 180 μH at 200 W | $f_{sw}$ at 50 kHz | DC at 1000 μF | 96%-97% at 50 W-200 W | High |
| Bridgeless SEPIC – Type 4 (FIGURE 20(d)) [111] | L: 4 C: 3 SW: 2 SD: 2 FD: 2 Total: 13 | L: 2 C: 2 SW: 1 SD: 1 FD: 1 Total: 7 | CICM | 60 V | 600 μH and 200 μH at 100 W | $f_{sw}$ at 65 kHz | DC at 1.8 mF | 89%-94% at 20 W-100 W | High |
| Bridgeless SEPIC – Type 5 (FIGURE 20(e)) [112] | L: 3 C: 3 SW: 1 SD: 4 FD: 1 Total: 12 | L: 2 C: 3 SW: 1 SD: 3 FD: 1 Total: 10 | DICM | 48 V | 2.2 mH and 22 μH at 160 W | $f_{sw}$ at 50 kHz | DC at 3300 μF | Not Reported | Medium |
| Bridgeless SEPIC – Type 6 (FIGURE 21(a)) [113] | L: 4 C: 3 SW: 1 SD: 2 FD: 4 Total: 14 | L: 2 C: 2 SW: 1 SD: 1 FD: 2 Total: 8 | CICM | 50 V | 600 μH and 480 μH at 3.3 kW | $f_{sw}$ at 100 kHz | DC at 2 mF | 91% at 100 W | High |
| Interleaved SEPIC with a DBR (FIGURE 21(b)) [114] | L: 4 C: 3 SW: 2 SD: 4 FD: 2 Total: 15 | L: 1 C: 1 SW: 1 SD: 1 FD: 0 Total: 4 | CICM | 200 V-420 V | 600 μH and 480 μH at 3.3 kW | $f_{sw}$ at 100 kHz | DC at 2 mF | Not Reported | High |
| Interleaved SEPIC with a DBR (FIGURE 21(b)) [115] | L: 4 C: 3 SW: 2 SD: 4 FD: 2 Total: 15 | L: 4 C: 3 SW: 2 SD: 2 FD: 2 Total: 13 | DICM | 50 V-200 V | 400 μH at 500 W | $f_{sw}$ at 150 kHz | DC at 2 mF | 91%-97% at 100 W-500 W | High |

Where C is the number of capacitors, L is the number of inductors, SW is the number of switches, SD is the number of slow diodes, and SF is the number of fast diodes. $C_{DC}$ is the DC link capacitor across the battery, $f_{sw}$ is the switching frequency of the switches.

*The number of devices operating per half-cycle.

Positive output Luo circuits with a single-switch converter configuration. Also, double output Luo converters have been introduced by an interleaved symmetrical circuit configuration to enable double-positive supply. Besides the self-lift technique, which enhances the voltage gain in arithmetic progression, a powerful voltage boosting technique known as the super-lift has been introduced to Luo converters to escalate the voltage gain in geometric progression. Several circuit configurations have been introduced for the super-lift positive output Luo converter, which has a higher voltage boosting capability compared to the positive output Luo converters. However, due to the limited step-up functionality, the
TABLE 18. Appraisal among the single-phase unidirectional Cuk-derived modified PFC topologies (Figure 23).

| Topology                                | Device Count | Devices Operating* | Operating Mode | Output Voltage | Sizing                      | EMI Noise                      | Efficiency | Cost     |
|-----------------------------------------|--------------|--------------------|----------------|----------------|-----------------------------|-------------------------------|------------|----------|
| Bridgeless Ćuk – Type 1 (FIGURE 23(a)) | L: 3         | L: 2               | DICM           | 48 V           | 1 mF and 22 μH at 300 W     | fsw at 50 kHz                 | High       | Medium   |
|                                         | C: 3         | C: 2               |                |                |                             | Cdc at 1200 μF                |            |          |
|                                         | SW: 2        | SW: 1              |                |                |                             |                               |            |          |
|                                         | SD: 2        | SD: 1              |                |                |                             |                               |            |          |
|                                         | FD: 1        | FD: 1              |                |                |                             |                               |            |          |
|                                         | Total: 11    | Total: 7           |                |                |                             |                               |            |          |
| Bridgeless Ćuk – Type 3 (FIGURE 23(c)) | L: 4         | L: 2               | DICM           | 300 V          | 1 mF and 22 μH at 300 W     | fsw at 50 kHz                 | High       | High     |
|                                         | C: 3         | C: 2               |                |                |                             | Cdc at 1200 μF                |            |          |
|                                         | SW: 2        | SW: 1              |                |                |                             |                               |            |          |
|                                         | SD: 2        | SD: 1              |                |                |                             |                               |            |          |
|                                         | FD: 2        | FD: 1              |                |                |                             |                               |            |          |
|                                         | Total: 13    | Total: 7           |                |                |                             |                               |            |          |
| Improved Bridgeless Ćuk – Type 3       | L: 4         | L: 2               | Input Inductors in CICM and Output Inductors in DICM | 300 V | 4 mF and 150 μH at 900 W | fsw at 50 kHz | Medium (CICM and DICM Operation) | 88%-92% at 150 W-850 W | High     |
| (FIGURE 23(c))                         | C: 3         | C: 2               |                |                |                             | Cdc at 2000 μF                |            |          |
|                                         | SW: 2        | SW: 1              |                |                |                             |                               |            |          |
|                                         | SD: 2        | SD: 1              |                |                |                             |                               |            |          |
|                                         | FD: 2        | FD: 1              |                |                |                             |                               |            |          |
|                                         | Total: 13    | Total: 7           |                |                |                             |                               |            |          |
| Bridgeless Ćuk – Type 4 (FIGURE 23(d)) | L: 3         | L: 2               | DICM           | 48 V           | 1 mH and 22 μH at 150 W    | fsw at 100 kHz                | High       | 90%-97% at 150 W | Medium   |
|                                         | C: 3         | C: 2               |                |                |                             | Cdc at 2 mF                   |            |          |
|                                         | SW: 1        | SW: 1              |                |                |                             |                               |            |          |
|                                         | SD: 2        | SD: 1              |                |                |                             |                               |            |          |
|                                         | FD: 3        | FD: 1              |                |                |                             |                               |            |          |
|                                         | Total: 12    | Total: 7           |                |                |                             |                               |            |          |
| Inductor Switched Ćuk with a DBR        | L: 3         | L: 2               | CICM           | 48 V           | 15 mF and 4.5 mF at 500 kW | fsw at 25 kHz                 | Medium     | 78%-84% at 200 W-850 W | Medium   |
| (FIGURE 23(e))                         | C: 2         | C: 2               |                |                |                             | Cdc at 8000 μF                |            |          |
|                                         | SW: 1        | SW: 1              |                |                |                             |                               |            |          |
|                                         | SD: 4        | SD: 2              |                |                |                             |                               |            |          |
|                                         | FD: 2        | FD: 2              |                |                |                             |                               |            |          |
|                                         | Total: 12    | Total: 9           |                |                |                             |                               |            |          |
| Bridgeless Inductor Switched Ćuk       | L: 3         | L: 3               | Input Inductor in CICM and Output Inductors in DICM | 45 V-65 V | 6 mH and 40 μH at 850 W | fsw at 20 kHz                | Medium     | 79%-87% at 200 W-850 W | Medium   |
| (FIGURE 23(f))                         | C: 2         | C: 2               |                |                |                             | Cdc at 11.75 mF               |            |          |
|                                         | SW: 2        | SW: 2              |                |                |                             |                               |            |          |
|                                         | SD: 2        | SD: 1              |                |                |                             |                               |            |          |
|                                         | FD: 2        | FD: 2              |                |                |                             |                               |            |          |
|                                         | Total: 11    | Total: 10          |                |                |                             |                               |            |          |

Where C is the number of capacitors, L is the number of inductors, SW is the number of switches, SD is the number of slow diodes, and SF is the number of fast diodes. Cdc is the DC link capacitor across the battery. fsw is the switching frequency of the switches.

*The number of devices operating per half-cycle.

Positive output Luo PFC converters suffer from a similar disadvantage as the Boost PFC topologies (i.e., the requirement of additional step-down DC-DC integration for the battery voltage matching and high-stress in the components at the down-stream stages). In addition, negative output Luo converters (derived from the fundamental single-switch Buck-Boost topology (FIGURE 9(c))) have been introduced. The elementary negative output Luo converter (FIGURE 27(a)) has an additional capacitor and inductor at the output side compared to the fundamental single-switch Buck-Boost converter.

A bridgeless elementary negative output Luo PFC topology (FIGURE 27(b)) in DICM has been studied in [135] for applications up to 400 W. The bridgeless elementary negative output Luo PFC topology has a discontinuous input current at both the positive and negative cycles (i.e., increased harmonics flow and EMI interference) due to the direct input connection to a switch. While continuous output current is achieved with the output inductor. Besides, an auxiliary inverting circuit is required for the negative output DC voltage. A performance evaluation of the bridgeless elementary negative output Luo topology was conducted under the following testing conditions: input AC voltage between 173 V-267 V, output DC voltage between 50 V-200 V, and power demand between 100 W-400 W. The current THD was between 4%-9.9%, the pf was between 0.98-0.99, and the IEC 61000-3-2 limits were met and were below the standards. However, the converter’s efficiency performance was not remarked. An interleaved elementary negative output Luo PFC converter (FIGURE 27(c)) in DICM has been addressed in [136] for EV charging applications with power up to 750 W. The two interleaved branches in
TABLE 19. Appraisal among the single-phase unidirectional Zeta-derived modified PFC topologies (Figure 25).

| Topology | Device Count | Devices Operating* | Operating Mode | Output Voltage | Sizing | EMI Noise | Efficiency | Cost |
|----------|--------------|---------------------|----------------|----------------|--------|-----------|------------|------|
| Bridgeless Zeta – Type 1 (FIGURE 25(a)) [127] | L: 4 | L: 2 | DICM | 60 V | 500 μH and 500 μH at 150 W | High (DICM Operation) | 87%-95% at 20 W-40 W | High |
| SW: 2 | C: 3 | C: 2 | | | \( f_{sw} \) at 30 kHz \( C_{dc} \) at 990 μF | | |
| SD: 2 | SW: 1 | SD: 1 | | | | | |
| FD: 2 | FD: 1 | | | | | | |
| Total: 13 | Total: 7 | | | | | | |
| Bridgeless Zeta – Type 2 (FIGURE 25(b)) [129] | L: 2 | L: 2 | DICM | 300 V-400 V | 1 mH and 25 μH at 1 kW | High (DICM Operation) | Not Reported | Medium |
| C: 3 | C: 2 | | | | | | |
| SW: 2 | SW: 1 | | | | | | |
| SD: 0 | SD: 0 | | | | | | |
| FD: 2 | FD: 1 | | | | | | |
| Total: 9 | Total: 6 | | | | | | |
| Interleaved Zeta with a DBR (FIGURE 25(c)) [130] | L: 4 | L: 4 | Input Inductors in CICM and Output Inductors in DICM | 200 V | 698 μH and 189 μH at 400 W | Medium (CICM Operation) | 77%-91% at 50 W-400 W | High |
| C: 3 | C: 3 | | | | | | |
| SW: 2 | SW: 2 | | | | | | |
| SD: 2 | SD: 2 | | | | | | |
| FD: 2 | FD: 2 | | | | | | |
| Total: 15 | Total: 13 | | | | | | |

Where \( C \) is the number of capacitors, \( L \) is the number of inductors, \( SW \) is the number of switches, \( SD \) is the number of slow diodes, and \( SF \) is the number of fast diodes. \( C_{dc} \) is the DC link capacitor across the battery. \( f_{sw} \) is the switching frequency of the switches.

*The number of devices operating per half-cycle.

TABLE 20. Appraisal among the single-phase unidirectional Luo-derived modified PFC topologies (Figure 27).

| Topology | Device Count | Devices Operating* | Operating Mode | Output Voltage | Sizing | EMI Noise | Efficiency | Cost |
|----------|--------------|---------------------|----------------|----------------|--------|-----------|------------|------|
| Bridgeless Elementary Negative Output Luo (FIGURE 27(b)) [135] | L: 4 | L: 2 | Input Inductors in DICM and Output Inductors in CICM | 50 V-200 V | 1.78 mH and 189 μH at 400 W \( f_{sw} \) at 20 kHz \( C_{dc} \) at 2200 μF | High (DICM Operation) | Not Reported | High |
| C: 3 | C: 2 | | | | | | |
| SW: 2 | SW: 1 | SD: 1 | FD: 1 | Total: 13 | Total: 7 | | | |
| SD: 2 | FD: 2 | | | | | | |
| Total: 13 | Total: 7 | | | | | | |
| Interleaved Elementary Negative Output Luo with a DBR (FIGURE 27(c)) [136] | L: 4 | L: 4 | Input Inductors in DICM and Output Inductors in CICM | 300 V | 50 μH and 2.35 μH at 750 W \( f_{sw} \) at 20 kHz \( C_{dc} \) at 800 μF \( C_{dc} \) at 440 nF | Low (Inductors’ Current Ripple 180° Phase-Shifted) | 60%-90% at 100 W-750 W | High |
| C: 3 | C: 3 | | | | | | |
| SW: 2 | SW: 2 | | | | | | |
| SD: 4 | SD: 2 | | | | | | |
| FD: 2 | FD: 2 | | | | | | |
| Total: 15 | Total: 13 | | | | | | |
| Bridgeless Modified Elementary Positive Output Luo – Type 1 (FIGURE 27(d)) [138] | L: 3 | L: 2 | DICM | 48 V | 50 μH and 288 μH at 100 W \( f_{sw} \) at 20 kHz \( C_{dc} \) at 2200 μF | High (DICM Operation) | Not Reported | Medium |
| C: 2 | C: 2 | | | | | | |
| SW: 2 | SW: 1 | SD: 1 | FD: 1 | Total: 11 | Total: 7 | | | |
| SD: 0 | FD: 2 | | | | | | |
| Total: 11 | Total: 7 | | | | | | |
| Bridgeless Modified Elementary Positive Output Luo – Type 2 (FIGURE 27(e)) [139] | L: 2 | | Input Inductors in DICM and Output Inductors in CICM | 300 V | 4 mH and 0.15 μH at 850 W \( f_{sw} \) at 20 kHz \( C_{dc} \) at 2 μF | Medium (CICM Operation) | 60%-90% at 150 W-850 W | Medium |
| C: 3 | C: 2 | | | | | | |
| SW: 2 | SW: 1 | SD: 0 | FD: 1 | Total: 10 | Total: 6 | | | |
| SD: 2 | FD: 2 | | | | | | |
| Total: 10 | Total: 6 | | | | | | |

Where \( C \) is the number of capacitors, \( L \) is the number of inductors, \( SW \) is the number of switches, \( SD \) is the number of slow diodes, and \( SF \) is the number of fast diodes. \( C_{dc} \) is the DC link capacitor across the battery. \( f_{sw} \) is the switching frequency of the switches.

*The number of devices operating per half-cycle.

FIGURE 27(c) operate in a 180° phase shift with respect to each other. The interleaved elementary negative output Luo PFC topology was tested under the following testing conditions: input AC voltage between 160 V-260 V, output DC voltage by 300 V, and power demand between 100 W-750 W. Unity \( pf \) was achieved with an efficiency between 60%-90% for the aforementioned power range, while the current THD was between 1.5%-2% at the full-loading condition.

In [137], an isolated positive output Luo PFC converter with DBR integration (i.e., bulky transformer requirement)
has been studied for EV charging and power up to 750 W, yet, the efficiency of the PFC converter was between 70%-90% for applications between 350 W-750 W. A bridgeless configuration for a non-isolated modified elementary positive output Luo topology (FIGURE 27(d)) in DICM has been investigated in [138] for power applications up to 100 W. Compared to the bridgeless elementary negative output Luo topology, the inverting circuitry is eliminated, yet, a bulky AC filter is attended at the input side due to the EMI emissions from the discontinuous input current (direct switch connection to the input AC supply). Besides, the elementary positive output Luo converter is modified to allow Buck mode operation. The topology in FIGURE 27(d) was tested for input AC voltage between 90 V-260 V, output DC voltage by 48 V, and power demand at 100 W. The performance evaluation of the converter showed that the current THD was between 1.2%-1.8% and pf was between 0.993-0.999. However, no data was provided for the converter’s efficiency performance. Another type of bridgeless modified elementary positive output Luo topology (FIGURE 27(e)) has been introduced in [139] for EV charging applications with power up to 850 W. The topology in FIGURE 27(e) is similar to the bridgeless Buck-Boost PFC topology in FIGURE 17(d). Two Luo converters are interleaved, and each converter operates for a half-cycle. The input current and output currents in the bridgeless topology in FIGURE 27(e) are continuous. Therefore, the current THD is mitigated, and the EMI filter size is reduced. Nevertheless, the series switch connection complicates the gate drive design. For control simplicity and alleviated input filter, the input inductor can operate in CICM, while the output inductor can operate in DICM. The bridgeless topology in FIGURE 27(e) was tested under the following testing conditions: input AC voltage between 170V-260 V, output DC voltage by 300 V, and power demand between 150 W-850 W. Unity pf was achieved with the current THD between 1.8%-2.3%. While the PFC converter efficiency integrated by a fly-back DC-DC converter was between 60%-90%. A summary of the operating performance conditions of the above-mentioned Luo-based topologies is presented in TABLE 13.

A summarized appraisal among the covered modified PFC topologies is presented in TABLE 14 to TABLE 20. Nevertheless, a proper performance assessment among the presented unidirectional non-isolated PFC topologies requires designing and benchmarking the topologies under similar testing conditions and design requirements. However, the overall PFC topologies configuration, merits, and demerits can give an initial overlook over the converter control complexity, the number of the passive elements and semiconductor devices, the operating modes (step-up and/or step down), devices’ voltage and current stress, down-stream converter requirement, EMI interference, harmonics contamination level, gate drives’ design, thermal cooling, power density, and converter sizing.

VIII. CONCLUSION

Pure electrified transportation, electric-based vehicles, and clearance of diesel-based vehicles are the present and future visions for many developed countries. Power electronics play the main role in replacing diesel-based vehicle charging with battery-based vehicle charging. This work focused on the EV charging infrastructure Level 1 and Level 2 with a single-phase and unidirectional supply. To maintain the power quality of the grid to the international standards while charging the EV from the grid, an on-board PFC converter of high power factor, low harmonics content, and high efficiency at variable operating conditions (e.g., different supply levels and different battery voltages) is required with high power density and energy density for optimized losses, size, and cost consideration. A classification of the non-isolated single-phase unidirectional PFC converters was provided, and a comprehensive review of different topologies was showcased.

ACKNOWLEDGMENT

The statements made herein are solely the responsibility of the authors.

REFERENCES

[1] Innovation Outlook: Smart Charging for Electric Vehicles, IRENA, Abu Dhabi, UAE. 2019. [Online]. Available: https://www.irena.org/-/media/Files/IRENA/Agency/Publication/2019/May/IRENA_Innovation_Outlook_EV_smart_charging_2019.pdf
[2] M. İnci, M. Büyükl, M. H. Demir, and G. Ilbey, “A review and research on fuel cell electric vehicles: Topologies, power electronic converters, energy management methods, technical challenges, marketing and future aspects,” Renew. Sustain. Energy Rev., vol. 137, Mar. 2021, Art. no. 110648, doi: 10.1016/j.rser.2020.110648.
[3] SAE Journal, “Vehicle electrification,” SAE Veh. Electr. Digit. Mag. Schedule, vol. 4, no. 3, pp. 1–27, Jun. 2013.
[4] K. Küpper, T. Pels, M. Deiml, A. Angermaier, T. Bürger, A. Weinzel, and G. Teuschl. (2015). „Tension 12 V to 800 V Efficient Powertrain Solutions. Efficient Powertrain Solutions for 12 V Up to 800 V Accessed: Feb. 7, 2021. [Online]. Available: http://siacrro/wp-content/uploads/2016/01/2.-Kupper-K.-A VL-Tension-12-V-to-800-V.pdf
[5] H. Tu, H. Feng, S. Srdic, and S. Lukic, “Extreme fast charging of electric vehicles: A technology overview,” IEEE Trans. Transport. Electrific., vol. 5, no. 4, pp. 861–878, Dec. 2019, doi: 10.1109/TTE.2019.2958709.
[6] Z. P. Cano, D. Banham, S. Ye, A. Hintemmach, J. Lu, M. Fowler, and Z. Chen, “Batteries and fuel cells for emerging electric vehicle markets,” Nature Energy, vol. 3, no. 4, p. 279, 2018, doi: 10.1038/s41560-018-0108-1.
[7] N. Hussein and A. Massoud, “Electric vehicle fast chargers: Futuristic vision, market trends and requirements,” in Proc. 2nd Int. Conf. Smart Grid Renew. Energy (SGRE), Doha, Qatar, Nov. 2019, pp. 1–6, doi: 10.1109/SGRE46976.2019.9020974.
[8] X. Chen, Z. Li, H. Dong, Z. Hu, and C. C. Mi, “Enabling extreme fast charging technology for electric vehicles,” IEEE Trans. Intell. Transp. Syst., vol. 22, no. 1, pp. 466–470, Jan. 2021, doi: 10.1109/TITS.2020.3045241.
[9] M. Zhang and X. Fan, “Review on the state of charge estimation methods for electric vehicle battery,” World Electr. Veh. J., vol. 11, no. 1, p. 23, Mar. 2020, doi: 10.3390/wev11010023.
[10] S. S. Williamson, A. K. Rathore, and F. Musavi, “Industrial electronics for electric transportation: Current state-of-the-art and future challenges,” IEEE Trans. Ind. Electron., vol. 62, no. 5, pp. 3021–3032, May 2015, doi: 10.1109/TIE.2015.2409052.
[11] S.-Y. Cho, I.-O. Lee, J.-I. Baek, and G.-W. Moon, “Battery impedance analysis considering DC component in sinusoidal ripple-current charging,” IEEE Trans. Ind. Electron., vol. 63, no. 3, pp. 1561–1573, Mar. 2016, doi: 10.1109/TIE.2015.2497661.
A. J. Sabzali, E. H. Ismail, M. A. Al-Saffar, and A. A. Fardoun, “New bridgeless DCMP Sepic and buck PFC rectifiers with low conduction and switching losses,” IEEE Trans. Ind. Appl., vol. 47, no. 2, pp. 873–881, Mar./Apr. 2011, doi: 10.1109/TIA.2010.2102996.

A. Nakajima, S. Motegi, and A. Maeda, “Comparison of the characteristic between buck and buck-boost high-power-factor converters with pulse-space-modulation,” in Proc. 25th Annu. Conf. IEEE Ind. Electron. Soc., San Jose, CA, USA, Nov. 1999, pp. 168–173, doi: 10.1109/IECON.1999.822191.

K. V. G. Raghavendra, K. Zeb, A. Muthusamy, T. N. V. Krishna, S. V. S. V. P. Kumar, D.-H. Kim, M.-S. Kim, H.-G. Cho, and H.-J. Kim, “A comprehensive review of DC–DC converter topologies and modulation strategies with recent advances in solar photovoltaic systems,” Electronics, vol. 9, no. 1, p. 31, Dec. 2019, doi: 10.3390/electronics9010031.

S. S. Sayed, A. M. Massoud: Review on State-of-the-Art Unidirectional Non-Isolated Power Factor Correction Converters

B. Keogh. (2010). Power Factor Correction Using the Buck Topology Article. Power Factor Correction Using the Buck Topology-Efficiency Benefits and Practical Design Considerations. Accessed: Apr. 8, 2021. [Online]. Available: https://www.itc-scmt.nl/ml/spu264/spu264.pdf

P. Kong, S. Wang, and F. C. Lee, “Common mode EMI noise suppression for bridgeless PFC converters,” IEEE Trans. Power Electron., vol. 24, no. 11, pp. 2523–2530, Nov. 2009, doi: 10.1109/TPEL.2009.2033068.

J. Jang and M. M. Jovanovic, “A phase-shifted gating technique with simplified current sensing for the semi-bridgeless AC–DC converter,” IEEE Trans. Power Electron., vol. 67, no. 12, pp. 10377–10387, Oct. 2012, doi: 10.1109/TVT.2012.2213104.

T. Qi, D. C. Pereira, M. C. F. Silva, F. M. Silva, and F. L. Tofoli, “Comprehensive review of high power factor AC–DC boost converters for PFC applications,” Int. J. Electr. Power. Energy. Syst., vol. 102, no. 8, pp. 1361–1381, Aug. 2015, doi: 10.1016/j.ijepes.2014.09.017.

F. Musavi, W. Eberle, and W. G. Dunford, “A phase-shifted gatting technique with simplified current sensing for the semi-bridgeless AC–DC converter,” IEEE Trans. Power Electron., vol. 62, no. 4, pp. 1568–1576, May 2013, doi: 10.1109/TPEL.2012.2231709.

D. Shukla, T. Qi, D. P. Pal, W. Wu, and H. Shao, “Design and analysis of a single-phase interleaved PFC converter operating in discontinuous capacitor voltage mode,” IEEE Trans. Power Electron., vol. 26, no. 9, pp. 4594–4603, Sep. 2011, doi: 10.1109/TPEL.2010.2086396.

S. J. Cheng, “Study on an interleaved buck power factor corrector with power semiconductor filter for input current shaping,” IEEE Trans. Power Electron., vol. 25, no. 1, pp. 263–271, Feb. 2010, doi: 10.1109/TPEL.2009.2024667.

J. Liu, W. Chen, J. Zhang, D. Xu, and F. C. Lee, “Evaluation of power losses in different CCM mode single-phase boost PFC converters via a simulation tool,” in Proc. Conf. Rec. IEEE Ind. Appl. Conf. 36th IAS Annu. Meeting, vol. 4, Chicago, IL, USA, Sep. 2001, pp. 2455–2459, doi: 10.1109/IAS.2001.959565.

S. Kulaselakan and R. Ayyanar, “A 500-kHz, 3.3-kW power factor correction circuit with low-loss auxiliary ZVT circuit,” IEEE Trans. Power Electron., vol. 33, no. 6, pp. 4783–4795, Jun. 2018, doi: 10.1109/TPEL.2017.2737660.

B. Ozpineci, “Oak Ridge national laboratory annual progress report for the power electronics and electric motors program,” U.S. Depart-ment of Energy (DOE) SciTech Connect, Washington, DC, USA, Apr. 1999, doi: 10.1109/41.633459.

L. Huber, L. Gang, and M. M. Jovanovic, “Design-oriented analysis and performance evaluation of buck PFC front end,” IEEE Trans. Power Electron., vol. 25, no. 1, pp. 85–94, Jan. 2010, doi: 10.1109/TPEL.2009.2024667.

C.-Y. Lin, Y. C. Liu, H. J. Chiu, Y. K. Lo, C. Y. Lin, P. J. Tseng, and S. J. Cheng, “Study on an interleaved buck power factor corrector with gallium nitride field effect transistor and integrated inductor,” IET Power Electron., vol. 7, no. 10, pp. 2506–2516, Oct. 2014, doi: 10.1049/iet-pel.2013.0642.

IEEE Access

IEEE Trans. Power Electron., vol. 24, no. 11, pp. 2523–2530, Nov. 2009, doi: 10.1109/TPEL.2009.2033068.

IEEE Trans. Ind. Appl., vol. 47, no. 4, pp. 787–794, Aug. 2000, doi: 10.1109/41.857959.

IEEE Trans. Ind. Appl., vol. 24, no. 11, pp. 2523–2530, Nov. 2009, doi: 10.1109/TPEL.2009.2033068.

IEEE Trans. Power Electron., vol. 23, no. 1, pp. 291–297, Jan. 2008, doi: 10.1109/TPEL.2007.911877.

IEEE Trans. Power Electron., vol. 26, no. 9, pp. 2404–2413, Sep. 2011, doi: 10.1109/TPEL.2011.2106165.

IEEE Trans. Power Electron., vol. 24, no. 11, pp. 2523–2530, Nov. 2009, doi: 10.1109/TPEL.2009.2033068.

IEEE Trans. Power Electron., vol. 26, no. 9, pp. 2404–2413, Sep. 2011, doi: 10.1109/TPEL.2011.2106165.

IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1833–1843, Jul./Aug. 2011, doi: 10.1109/TPEL.2011.2156753.

IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1381–1390, May 2008, doi: 10.1109/TPEL.2008.921107.

IEEE Trans. Power Electron., vol. 29, no. 3, pp. 1381–1390, May 2008, doi: 10.1109/TPEL.2008.921107.

IEEE Trans. Power Electron., vol. 25, no. 3, pp. 846–847, Jul./Aug. 2012, doi: 10.1109/TPEL.2011.2106165.

IEEE Trans. Power Electron., vol. 8, no. 2, pp. 1767–1781, Jun. 2020, doi: 10.1109/JESTPE.2019.2912434.
X. Lin and F. Wang, “Bridgeless SEPIC PFC rectifier with reduced components and conduction losses,” IEEE Trans. Ind. Electron., vol. 58, no. 9, pp. 4153–4160, Sep. 2011, doi: 10.1109/TIE.2010.2095393.

J.-W. Yang and H.-L. Do, “Bridgeless SEPIC converter with a ripple-free input current,” IEEE Trans. Power Electron., vol. 28, no. 7, pp. 3388–3394, Jul. 2013, doi: 10.1109/TPEL.2012.2226607.

A. M. Al Gabri, A. A. Fardoun, and E. H. Ismail, “Bridgeless PFC-modified SEPIC rectifier with extended gain for universal input voltage applications,” IEEE Trans. Power Electron., vol. 30, no. 8, pp. 4272–4282, Aug. 2015, doi: 10.1109/TPEL.2014.2351806.

H. Ma, Y. Li, J.-S. Lai, C. Zheng, and J. Xu, “An improved bridgeless SEPIC converter without circulating losses and input-voltage sensing,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 6, no. 3, pp. 1447–1455, Sep. 2018, doi: 10.1109/JETPE.2017.2768545.

M. K. Romai Noor, A. Ponniran, M. A. Z. A. Rashid, J. N. Jumadrid, M. H. Yatim, M. A. N. Kasiran, A. A. Bakar, S. M. Shah, K. S. Muhammad, and J. Itoh, “Modified single-switch bridgeless SEPIC PFC structure by eliminating circulating current and power quality improvement,” IEEE Power Electron., vol. 12, no. 4, pp. 3792–3801, Nov. 2019, doi: 10.1109/iet-pel.2018.6076.

C. Zheng, H. Ma, B. Gu, R. Chen, E. Faraci, W. Yu, J.-S. Lai, and H.-S. Koh, “An improved bridgeless SEPIC PFC rectifier with optimized magnetic utilization, minimized circulating losses, and reduced sensing noise,” in Proc. 25th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC), Mar. 2013, pp. 1906–1911, doi: 10.1109/APEC.2013.6520555.

R. Kushwaha and A. M. Al-Saffar, “Comparison of improved SEPIC PFC converter using coupled inductors in PEV battery charging applications,” in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), Mar. 2015, pp. 586–591, doi: 10.1109/APEC.2015.7104408.

C. Shi, A. Khaligh, and H. Wang, “Interleaved SEPIC power factor preregulator using coupled inductors in discontinuous conduction mode with wide output voltage,” IEEE Trans. Ind. Appl., vol. 52, no. 4, pp. 3461–3471, Jul. 2016, doi: 10.1109/TIA.2016.2553650.

R. Chen and J.-S. Lai, “Design and analysis of DCM SEPIC PFC with adjustable output voltage,” in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), Mar. 2015, pp. 477–484, doi: 10.1109/APEC.2015.7104393.

P. H. Lin, “Interleaved bridgeless power factor corrector and controlling method thereof,” U.S. Patent 8 363-438 B2, Jan. 29, 2013. [Online]. Available: https://patents.google.com/patent/US8363438B2/.

S. R. and S. R. “Investigation of closed loop current control strategies for bridgeless interleaved sepic converter,” Electr. Electron. Eng., Int. J., vol. 3, no. 3, pp. 63–70, Aug. 2014, doi: 10.14814/eiej14.3306.

A. A. Fardoun, E. H. Ismail, A. J. Sabrali, and M. A. Al-Saffar, “New efficient bridgeless Cuk rectifiers for PFC applications,” IEEE Trans. Power Electron., vol. 27, no. 7, pp. 3292–3301, Jul. 2012, doi: 10.1109/TPEL.2011.2182662.

H.-T. Yang, H.-W. Chiang, and C.-Y. Chen, “Implementation of bridgeless Cuk power factor corrector with positive output voltage,” IEEE Trans. Ind. Appl., vol. 51, no. 4, pp. 3325–3333, Jul. 2015, doi: 10.1109/TIA.2015.2409253.

R. Kushwaha and B. Singh, “A power quality improved EV charger with bridgeless Cuk converter,” IEEE Trans. Ind. Appl., vol. 55, no. 5, pp. 5190–5203, Sep. 2019, doi: 10.1109/TIA.2019.2918482.

B. R. Ananthapadmanabha, R. Maurya, and S. R. Arya, “Improved power quality switched inductor Cuk converter for battery charging applications,” IEEE Trans. Power Electron., vol. 33, no. 11, pp. 9412–9423, Nov. 2018, doi: 10.1109/TPEL.2018.2797005.

M. Abbasi, E. Babaei, and B. Tousi, “New family of non-isolated step-up/down and step-up switched-capacitor-based DC–DC converters,” IEEE Power Electron. Conf., vol. 12, no. 7, pp. 1706–1720, Jun. 2019, doi: 10.1109/ieptigig.2018.2815593.

F. L. Toftoli, D. D. C. Pereira, W. J. de Paula, and D. D. O. Júnior, “Survey on non-isolated high-voltage step-up DC–DC topologies based on the boost converter,” IEEE Power Electron., vol. 8, no. 10, pp. 2044–2057, Oct. 2015, doi: 10.1109/TPEL.2015.2460655.

J. B. R. de Lima, R. Kushwaha, and B. Singh, “Improved power quality transformerless single-stage bridgeless converter based charger for light electric vehicles,” IEEE Trans. Power Electron., vol. 36, no. 7, pp. 7716–7724, Jul. 2021, doi: 10.1109/TPEL.2020.3048790.

R. Pandey and B. Singh, “A power-factor-corrected LLC resonant converter for electric vehicle charger using Cuk converter,” IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 6278–6286, Nov. 2019, doi: 10.1109/TIA.2019.2934059.
[127] S. A. Khan, N. A. Rahim, A. H. A. Bakar, and T. C. Kwang, “Single-phase bridgeless zeta PFC converter with reduced conduction losses,” J. Power Electron., vol. 15, no. 2, pp. 356–365, Mar. 2015, doi: 10.6113/JPE.2015.15.2.356.

[128] R. Kushwaha and B. Singh, “Bridgeless isolated Zeta–Luo converter-based EV charger with PF preregulation,” IEEE Trans. Ind. Appl., vol. 57, no. 1, pp. 628–636, Jan. 2021, doi: 10.1109/TIA.2020.3061019.

[129] R. Kushwaha, V. Khadkikar, M. El Moursi, and H. Zeineldin, “An on-board fast charger using new bridgeless PFC converter with reduced DC-link capacitance,” in Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst. (PEDES), Dec. 2020, pp. 1–6, doi: 10.1109/PEDES49360.2020.9379857.

[130] K.-M. Chen, T.-J. Liang, S.-M. Chen, and K.-H. Chen, “Design and implementation of a interleaved single-phase power factor correction zeta converter,” in Proc. IEEE 10th Int. Conf. Power Electron. Drive Syst. (PEDS), Apr. 2013, pp. 171–174, doi: 10.1109/PEDS.2013.6527009.

[131] A. K. Singh and M. K. Pathak, “Single-stage ZETA-SEPIC-based multifunctional integrated converter for plug-in electric vehicles,” IET Electr. Syst. Transp., vol. 8, no. 2, pp. 101–111, Jun. 2018, doi: 10.1049/iet-est.2017.0063.

[132] B. Singh and R. Kushwaha, “An EV battery charger with power factor corrected bridgeless zeta converter topology,” in Proc. 7th India Int. Conf. Power Electron. (ICPE), Nov. 2016, pp. 1–6, doi: 10.1109/ICPE.2016.8079359.

[133] F. L. Luo and H. Ye, Advanced DC/DC Converters. Boca Raton, FL, USA: CRC Press, 2016, doi: 10.1201/9781315393780.

[134] S. Sayed, M. Elmenshawy, M. Elmenshawy, L. Ben-Brahim, and A. Massoud, “Design and analysis of high-gain medium-voltage DC–DC converters for high-power PV applications,” in Proc. IEEE 12th Int. Conf. Comput., Power Electron. Power Eng., Apr. 2018, pp. 1–5, doi: 10.1109/CPE.2018.8372547.

[135] B. Singh, V. Bist, A. Chandra, and K. Al-Haddad, “Power factor correction in bridgeless-Luo converter-fed BLDC motor drive,” IEEE Trans. Ind. Appl., vol. 51, no. 2, pp. 1179–1188, Mar./Apr. 2015, doi: 10.1109/TIA.2014.2344502.

[136] B. Singh and R. Kushwaha, “Power factor preregulation in interleaved Luo converter-fed electric vehicle battery charger,” IEEE Trans. Ind. Appl., vol. 57, no. 3, pp. 2870–2882, May 2021, doi: 10.1109/TIA.2021.3061964.

[137] R. Kushwaha and B. Singh, “A modified Luo converter-based electric vehicle battery charger with power quality improvement,” IEEE Trans. Transport. Electrific., vol. 5, no. 4, pp. 1087–1096, Dec. 2019, doi: 10.1109/TTE.2019.2952089.

[138] J. Gnanavadivel, P. Yogalakshmi, N. S. Kumar, and K. S. K. Veni, “Design and development of single phase AC–DC discontinuous conduction mode modified bridgeless positive output Luo converter for power quality improvement,” IET Power Electron., vol. 12, no. 11, pp. 2722–2730, Aug. 2019, doi: 10.1049/iet-pel.2018.6059.

[139] R. Kushwaha and B. Singh, “Design and development of modified BL Luo converter for PQ improvement in EV charger,” IEEE Trans. Ind. Appl., vol. 56, no. 4, pp. 3976–3984, Aug. 2020, doi: 10.1109/TIA.2020.2988197.

SAWSAN S. SAYED received the B.Sc. (Hons.) and M.Sc. degrees in electrical engineering from Qatar University, Qatar, in 2016 and 2018, respectively. She is currently pursuing the Ph.D. degree with the Electrical and Computer Engineering Department, McGill University, Montreal, Canada. She worked as a Graduate Assistant at Qatar University, from 2016 to 2018. She worked as a Research Assistant funded by the National Priorities Research Program at Qatar University, from 2018 to 2021. Her research interests include power systems, renewable energy, energy management, and power electronics.

AHMED M. MASSOUD (Senior Member, IEEE) received the B.Sc. (Hons.) and M.Sc. degrees in electrical engineering from Alexandria University, Egypt, in 1997 and 2000, respectively, and the Ph.D. degree in electrical engineering from Heriot-Watt University, Edinburgh, U.K., in 2004. He is currently the Associate Dean for Research and Graduate Studies at the College of Engineering, Qatar University, Qatar, and a Professor at the Department of Electrical Engineering, College of Engineering, Qatar University. He holds eight U.S. patents. He published more than 100 journal articles in the fields of power electronics, energy conversion, and power quality. His research interests include power electronics, energy conversion, renewable energy, and power quality.