Analog Gated Recurrent Neural Network for Detecting Chewing Events
Kofi Odame, Maria Nyamukuru, Mohsen Shahghasemi, Shengjie Bi, David Kotz

Abstract—We present a novel gated recurrent neural network to detect when a person is chewing on food. We implemented the neural network as a custom analog integrated circuit in a 0.18 µm CMOS technology. The neural network was trained on 6.4 hours of data collected from a contact microphone that was mounted on volunteers’ mastoid bones. When tested on 1.6 hours of previously-unseen data, the neural network identified chewing events at a 24-second time resolution. It achieved a recall of 91% and an F1-score of 94% while consuming 1.1 µW of power. A system for detecting whole eating episodes—like meals and snacks—that is based on the novel analog neural network consumes an estimated 18.8 µW of power.

Index Terms—Eating detection, wearable devices, analog LSTM, neural networks.

I. INTRODUCTION

Monitoring food intake and eating habits are important for managing and understanding obesity, diabetes and eating disorders [1][2][3]. Because self-reporting is unreliable, many wearable devices have been proposed to automatically monitor and record individuals’ dietary habits [4][5][6]. The challenge is that if these devices are too bulky (generally due to a large battery), or if they require frequent charging, then they intrude on the user’s normal daily activities and are thus prone to poor user adherence and acceptance [7][8][9][10].

We recently addressed this problem with a long short-term memory (LSTM) neural network for eating detection that is implementable on a low-power microcontroller [11][12]. However, our previous approach relied on a power-consuming analog-to-digital converter (ADC). It also required the microcontroller unit (MCU) to unnecessarily spend power to process irrelevant (i.e. non-eating related) data.

Analog LSTM neural networks have been proposed as a way to eliminate the ADC and also to minimize the microcontroller’s processing of irrelevant data. Unfortunately, the state-of-the-art analog LSTMs [13][14][15][16][17] are implemented with operational amplifiers (opamps), current/voltage converters, Hadamard multiplications and internal ADCs and digital-to-analog converters (DACs). These peripheral components represent a significant amount of overhead cost in terms of power consumption, which diminishes the benefits of an analog LSTM (see Table I).

II. EATING DETECTION SYSTEM

Figure 1 shows our proposed Adaptive Filter Unit for Analog (AFUA) long short-term memory as part of a signal processing system for detecting eating episodes. The input to the system is produced by a contact microphone that is mounted on the user’s mastoid bone. Features are extracted from the contact microphone signal and input to the AFUA neural network, which infers whether or not the user is chewing. The AFUA’s output is a one-hot encoding ((2, 0)=chewing; (0, 2)=not chewing) of the predicted class label. Finally, a microcontroller processes the predicted class labels and groups the chewing events into discrete eating episodes, like a meal, or a snack [4][5]. Following is a detailed description of the feature extraction and neural network components of the system.

A. Feature Extraction

As demonstrated in Fig. 2, chewing is characterized by quasi-periodic bursts of large amplitude, low frequency...
TABLE I: Compared to other analog LSTM circuits, AFUA has the fewest peripheral components and hence the lowest overhead cost (see Section IV-A derivation). $m$ and $n$ are number of hidden states and inputs, respectively. Note: for a given circuit, the larger the $m \times n$ product, the smaller the overhead. For fair comparison, we report AFUA overhead cost for $m \times n = 10 \times 16$.

![Table Image](image-url)

B. AFUA Neural Network

Fundamentally, an LSTM is a neuron that selectively retains, updates or erases its memory of input data [21]. The gated recurrent unit (GRU) is a simplified version of the classical LSTM, and it is described with the following set of equations [22]:

$$r_j = \sigma([W_r x_j] + [U_r h_{(t-1)}]_j) \quad (1)$$

$$z_j = \sigma([W_z x_j] + [U_z h_{(t-1)}]_j) \quad (2)$$

$$\tilde{h}_j^{(t)} = \tanh([W_x x_j] + [U_r \odot h_{(t-1)}]_j) \quad (3)$$

$$h_j^{(t)} = z_j h_{(t-1)} + (1 - z_j) \tilde{h}_j^{(t)} \quad (4)$$

where $x$ is the input, $h_j$ is the hidden state, $\tilde{h}_j$ is the candidate state, $r_j$ is the reset gate and $z_j$ is the update gate. Also, $W_r$ and $U_r$ are learnable weight matrices.

To implement the GRU in an efficient analog integrated circuit that contains no DACs, ADcs, operational amplifiers or multipliers, we can transform Eqs. (1)-(4) as follows. The $\sigma$ function of Eqn. (2) gives $z_j$ a range of $(0, 1)$, and the extrema of this range reveals the basic mechanism of the update equation, Eqn. (4). For $z_j = 0$, the update equation is $h_j^{(t)} = \tilde{h}_j^{(t)}$. For $z_j = 1$, the update equation becomes $h_j^{(t)} = h_j^{(t-1)}$. Without loss of generality, we can replace $(1 - z_j)$ with $z_j$ (this merely inverts the logic of the update gate, and inverts the sign of the $W_z$ and $U_z$ weight matrices). So, replacing $(1 - z_j)$ and rearranging the update equation gives us

$$\left( h_j^{(t)} - h_j^{(t-1)} \right)/z_j + h_j^{(t-1)} = \tilde{h}_j^{(t)}, \quad (5)$$

which is simply a first-order low pass filter with a continuous-time form of

$$\frac{\tau}{z_j(t)} \frac{dh_j}{dt} + h_j(t) = \tilde{h}_j(t), \quad (6)$$

where $\tau = \Delta T$, the time step of the discrete-time system. The gating mechanics of the continuous- versus discrete-time update equations are equivalent, modulo the inverted logic: For $z_j(t) = 0$, Eqn. (6) is a low-pass filter with an infinitely large time constant, and $h_j(t)$ does not change (this is equivalent to $h_j^{(t)} = h_j^{(t-1)}$ in discrete time). For $z_j(t) = 1$, Eqn. (6) is a low-pass filter with a time constant of $\tau = \Delta T$. Since the $\Delta T$ time step is small relative to the GRU’s dynamics, a time constant of $\tau = \Delta T$ produces $h_j(t) \approx \tilde{h}_j(t)$ (equivalent to $h_j^{(t)} = \tilde{h}_j^{(t)}$ in discrete time).

Various studies have found the reset gate unnecessary with slow-changing signals, and also for event detection [12]. Both these scenarios describe our eating detection application, so we can discard the reset gate.

Finally, if we translate the origins [23] of both $h_j(t)$ and $\tilde{h}_j(t)$ to 0, then we can replace the $\tanh$ with a saturating function that has a range of $(0, 2)$. Such a saturating function can easily be implemented in analog circuitry, by taking advantage of the unidirectional nature

![Diagram Image](image-url)
of a transistor’s drain-source current. We replace both the \( \tanh \) and the \( \sigma \) with the following saturating function,

\[
f(y) = \frac{\max(y, 0)^2}{1 + \max(y, 0)^2},
\]

translate the origin and discard the reset gate to arrive at the Adaptive Filter Unit for Analog LSTM (AFUA):

\[
z_j = f(\{W_x x\}_j + [U_z (h - 1) + b_z]_j),
\]

\[
h_j = f(\{W_x x\}_j + [U (h - 1) + b]_j),
\]

\[
\frac{\tau}{z_j} \frac{dh_j}{dt} = 2h_j - h_j,
\]

where \( [\cdot]_j \) is the \( j \)’th element of the vector. Also, \( x \) is the input, \( h_j \) is the hidden state and \( \tilde{h}_j \) is the candidate state. The variable \( \tau \) is the nominal time constant, while \( z_j \) controls the state update rate in Eqn. (10). \( W_x, U_z, W, U \) are learnable weight matrices, while \( b_z, b \) are learnable bias vectors. The AFUA resembles the eGRU [12], which we previously showed can be used for cough detection and keyword spotting. But while the eGRU is a conventional digital, discrete-time neural network, the AFUA is a continuous-time system, implementable as an analog integrated circuit.

III. AFUA CIRCUIT IMPLEMENTATION

Figure 3 shows the high-level block diagram of the AFUA neural network. It comprises two AFUA cells (with corresponding hidden states \( h_0 \) and \( h_1 \)), and it accepts two inputs, \( x_0 \) and \( x_1 \). Unlike previous LSTMs [13, 14, 15, 16, 17], the AFUA network contains no digital-to-analog converters, analog-to-digital converters, operational amplifiers or four-quadrant multipliers. Avoiding these power-consumptive components is what makes the AFUA implementation so efficient. Following are the circuit implementation details of the AFUA.

A. Dimensionalization

To realize the AFUA Eqns. (8), (9), (10) and (7) as an analog circuit, we first “dimensionalize” each variable and implement it as the ratio of a time-varying current and a fixed unit current, \( I_{\text{unit}} \) [24, 25]. For instance, we represent the update gate variable, \( z_j \), as \( I_z/I_{\text{unit}} \).

B. Activation Function

The Eqn. (7) function is implemented as the current-starved mirror shown in Fig. 4. Kirchhoff’s Current Law applied to the source of transistor \( M_3 \) gives

\[
I_{\text{out}} = I_3 = I_{\text{unit}} - I_4.
\]

The transistors are all sized equally, meaning that, from Kirchhoff’s Voltage Law, the gate source voltage of transistor \( M_3 \) is

\[
V_{GS3} = 2V_{GS1} + V_{GS4} - 2V_{GSa},
\]

where we have assumed that the body effect in \( M_2 \) and \( M_3 \) is negligible. If we operate the transistors in the subthreshold region, then Eqn. (12) implies

\[
I_{\text{out}} = I_3 = \frac{I_1I_4^2}{I_{\text{unit}}}.
\]

Combining Eqns. (11) and (13) gives us

\[
I_{\text{out}} = \frac{I_{\text{unit}}I_1^2}{I_{\text{unit}}^2 + I_1^2}.
\]

Now, the current flowing through a diode-connected nMOS is unidirectional, meaning \( I_1 = \max(I_{in}, 0) \), and we can write

\[
I_{\text{out}} = I_{\text{unit}} \cdot \frac{\max(I_{in}, 0)^2}{I_{\text{unit}}^2 + \max(I_{in}, 0)^2},
\]

which is a dimensionized analog of Eqn. (7). The measurement results in Fig. 5 illustrate the nonlinear, saturating behavior of this activation function.

C. State Update

The AFUA state update, Eqn. (10), is implemented as the adaptive filter shown in Fig. 6. The currents \( I_h, I_3 \) and \( I_z \) represent the hidden state \( h_j \), the candidate state \( \tilde{h}_j \) and the update gate, \( z_j \), respectively. From the
Fig. 4: Activation function circuit schematic. A version of the input signal, $I_{in}$, is reflected as current $I_{out}$. The tail bias current source of the M$_3$-M$_4$ differential pair limits the output current to $I_{out} \leq I_{unit}$. Also, the one-sidedness of the nMOS drain current limits $I_{out}$ to positive values only. In summary, the activation function circuit produces $0 \ A \leq I_{out} < I_{unit}$.

Fig. 5: Activation function transfer curve. Chip measurements of the Fig. 4 circuit closely match the theoretically-predicted behavior of Eqn. (15) for $I_{unit} = 10.5 \ nA$.

translinear loop principle, the Fig. 6 circuit’s dynamics can be written as

$$\frac{C_z U_T}{\kappa I_{unit}} \frac{dI_h}{dt} = 2I_h - I_{\tilde{h}}, \quad (16)$$

where $\kappa$ is the body-effect coefficient and $U_T$ is the thermal voltage [27]. Just as $z_j$ does for $h_j$ in Eqn. (10), $I_z$ controls the update speed of $I_h$ (see Fig. 7).

D. Vector Matrix Multiplication

Figure 8 depicts the components of our vector-matrix multiplication (VMM) block. These are the soma and synapse circuits that are common in the analog neuromorphic literature [28]. Crucially, the soma-synapse architecture is current-in, current-out. This means that, unlike other approaches for implementing GRU and LSTM networks [14, 15, 16], the VMM does not need power-consumptive operational amplifiers to convert signals between the current and voltage domains.

IV. CIRCUIT ANALYSIS

A. Current Consumption

Since the activation function, Eqn. (7), has a range of (0, 1), the $z_j$ and $h_j$ variables are likewise limited to (0, 1). Also, from Eqn. (10), $h_j$ spans (0, 2). This means that all update gate and candidate state currents have a maximum value of $I_{unit}$, while the hidden state currents have a maximum value of $2I_{unit}$. With this information, we can calculate upper-bounds on the current consumption of each circuit component.
1) Activation Function: Not counting the input current that is supplied by the VMM, Fig. 8 shows that the only current consumed by the activation function block is the differential-pair tail current of $I_{\text{unit}}$. There are two activation functions per AFUA cell (one each for $z_j$ and $\tilde{h}_j$). So, for an $m$-unit AFUA layer, the activation function blocks draw a total current of $m \times 2I_{\text{unit}}$.

2) State Update: The total current flowing through the four branches of the state update circuit (Fig. 6) is $2\tilde{I}_h + 2I_z + I_h$, which has a worst-case value of $6I_{\text{unit}}$. For our $m$-unit AFUA network, the state update circuits consume at most $m \times 6I_{\text{unit}}$.

3) VMM soma: The soma is a current-mode buffer that drives a differential signal onto each row of the VMM (see Fig. 8). For the somas on the input and bias rows, the maximum current consumption is $2I_{\text{unit}}$. The somas driving the hidden state rows consume at most $4I_{\text{unit}}$ each. So, with $n$ inputs, $m$ hidden states and one bias row, the somas will consume a maximum total current of $(n + 2m + 1) \times 2I_{\text{unit}}$.

4) VMM core: As depicted in Fig. 8, each multiplier element in the VMM core comprises a number of current sources that are switched on or off, depending on the values of the weight bits. At worst, all current sources are switched on, in which case the VMM elements that process state variables each consume $6I_{\text{unit}}$, while those that process input variables or biases each consume $3I_{\text{unit}}$. The maximum current draw of each VMM column for an $n$-input AFUA layer with $m$ hidden states is therefore $(n + 2m + 1) \times 3I_{\text{unit}}$. There are $2m$ columns, to give a total maximum VMM core current consumption of $m(n + 2m + 1) \times 6I_{\text{unit}}$.

5) Total Current Consumption: From the previous subsections, we conclude that the worst-case total current consumption of an $n$-input AFUA layer with $m$ hidden states is

$$I_{\text{tot}} \leq (m(14 + 6(n + 2m)) + 4m + 2n + 2) \times I_{\text{unit}},$$

(17)

where 'core' includes the activation function, VMM core and state update current consumption. The VMM soma is peripheral to the AFUA's operation and represents overhead cost. For instance, a 16-input, 10-unit AFUA layer would spend 3% of its power budget as overhead.

Empirically, we found that the average current consumption of some of the AFUA blocks is significantly lower than their estimated worst-case values. In particular, the VMM consumes only $48I_{\text{unit}}$ on average (see Fig. 9). This leads to an average AFUA total current consumption of $62I_{\text{unit}}$. The specific choice of $I_{\text{unit}}$ depends on the desired operating speed, as we discuss in the following subsection.
B. Estimated Power Efficiency

The power efficiency of neural networks is conventionally measured in operations per Watt. But this metric does not apply directly to a system like the AFUA, since it executes all of its operations continuously and simultaneously. However, we can estimate the AFUA’s power efficiency by considering the performance of an equivalent discrete time system.

To arrive at the discrete-form AFUA unit, we first replace the state variables of Eqs. (8), (9) and (10) with their discrete-time counterparts. This includes the discretization $\Delta T$ operations/step performed by the network. Assuming the operations per time step, to make for a total of 16 subtractions, each discretized AFUA unit executes $z$ vectors and $W$ matrices, where $z$ and $W$ are scalars, meaning that each discretized AFUA unit executes 14 multiply operations per time step. Also, there are 2 divisions due to the two activation functions (see Eqn. (7)). Not counting additions and subtractions, each discretized AFUA unit executes 16 operations per time step, to make for a total of 32 operations/step performed by the network. Assuming the sampling period of $\Delta T = 2$ ms used in our previous eating detection systems [6][11], this implies the AFUA performs the equivalent of 16,000 operations per second.

Now, setting $\tau = \Delta T = 2$ ms requires a unit current of $I_{\text{unit}} = \frac{C_z U_T}{\kappa T} = 500 \cdot \frac{C_z U_T}{\kappa}$, where $C_z = 57 \\text{fF}$ is the integrating capacitor of the translinear loop filter, $U_T = 26 \text{ mV}$ at room temperature and $\kappa \approx 0.42$. This gives $I_{\text{unit}} = 1.8 \text{ pA}$. With a total current consumption of $62 I_{\text{unit}}$, a voltage supply of 1.8 V and 16K operations per second, the AFUA’s equivalent operations per Watt is 76 TOps/W.

C. Mismatch

Due to random variations in doping and geometry, transistors that are nominally identical will exhibit mismatch when fabricated in a physical ASIC. To understand the effect of mismatch and other non-idealities on the AFUA neural network’s performance, we performed Monte Carlo analyses with foundry-provided manufacturing and test data. The Monte Carlo analyses included mismatch and process variation, as well as power supply voltage and temperature corners of $\{1.6\text{V}, 2\text{V}\}$ and $\{0^\circ\text{C}, 35^\circ\text{C}\}$, respectively. Nominal power supply voltage and temperature are 1.8 V, 27°C. Median accuracy is 90 %.

V. EXPERIMENTAL METHODS

A. Data Collection

Training and testing data was collected from study volunteers in a laboratory setting. All aspects of the study protocol were reviewed and approved by the Dartmouth College Institutional Review Board (Committee for the Protection of Human Subjects-Dartmouth; Protocol Number: 00030005).

The data used for this study was previously collected in a controlled laboratory setting from 20 participants (8 females, 12 males; aged 21-30) that were instructed to perform both eating and non-eating-related activities. During these activities, a contact microphone (see Fig. [11]) was secured behind the ear with a headband, to measure any acoustic signals present at the tip of the mastoid bone [31]. The output of the contact microphone was digitized and stored using a 20 kSa/s, 24-bit data acquisition device (DAQ).

Participants were asked to eat a variety of foods—including carrots, protein bars, crackers, canned fruit, instant food, and yogurt—for at least 2 minutes per food type. This resulted in a 4 hour total eating dataset.
Fig. 11: Left panel: a contact microphone was used to collect acoustic data from the mastoid bone as study participants performed various eating and non-eating tasks [31]. Right panel: prototype of the complete wearable device that we are developing for dietary monitoring [6].

Non-eating activities included talking and silence for 5 minutes each and then coughing, laughing, drinking water, sniffing, and deep breathing for 24 seconds each. This resulted in 4 hours total of non-eating data. Each activity occurred separately and was classified based on activity type as eating or non-eating.

We down-sampled the DAQ data to 500 Hz and applied a high pass filter with a 20 Hz cutoff frequency to attenuate noise. We segmented the positive class data (chewing), and negative class data (not chewing) into 24-second windows with no overlap. The positive and negative class data were labelled with the one-hot encoding $(2, 0)$ and $(0, 2)$, respectively. Finally, we extracted the ZCR-RMS and ZCR-ZCR features of the windows to produce 2-dimensional input vectors to be processed by the AFUA network.

B. Neural Network Training

For training, the AFUA neural network was implemented in Python, using a custom layer defined by the discretized system of Eqn. 18. Chip-specific parameters were extracted for each neuron and incorporated into the custom layers. The AFUA network was trained and validated on the laboratory data (train/valid/test split: 68/12/20) using the TensorFlow Keras v2.0 package. Training was performed with the ADAM optimizer [32] and a weighted binary cross-entropy loss function to learn full-precision weights.

Python training was followed by a quantization step that converted the full-precision weights to signed 3-bit values $(0, \pm 1, \pm 2, \pm 3)$. An alternative approach would have been to directly incorporate the quantization process into the network’s computational graph [12]. However, we found that such an approach only slows down training with no improvement in our network’s classification performance.

C. Chip Measurements

The AFUA was implemented, fabricated and tested as an integrated circuit in a standard 0.18 µm CMOS process with a 1.8 V power supply. To simplify the measurement process and associated instrumentation, the ASIC I/O infrastructure includes current buffers that scale input currents by $1/100$ and that multiply output currents by 100.

The AFUA neural network was programmed by storing the 3-bit version of each learned weight onto its corresponding on-chip register in the VMM array.

The network was then evaluated on the test dataset. Specifically, each 24-second long window of 2-dimensional feature vectors from the test dataset was dimensionalized and scaled to $100 \times I_{\text{unit}}$ and input to the ASIC with an arbitrary waveform generator. We set $I_{\text{unit}} \approx 10$ nA with an off-chip resistor. According to Eqn. 19, this $I_{\text{unit}}$ creates a time constant of $\tau = 0.36 \mu s$, allowing for faster-than-real-time chip
measurements—an important consideration, given the large amount of test data to be processed.

Output currents $I_{h0}, I_{h1}$ were each measured from the voltage drop across an off-chip sense resistor. The ASIC’s steady-state response was then taken as the classification decision. An output value of $(I_{h1}, I_{h0}) = (2 I_{\text{unit}}, 0)$ means that the circuit classified the input as chewing, while $(I_{h1}, I_{h0}) = (0, 2 I_{\text{unit}})$ corresponds to non-eating. From these measurements, we calculated the algorithm’s test accuracy, loss, precision, recall, and F1-score.

VI. RESULTS AND DISCUSSION

A. Classification Performance

Figure 14 shows the AFUA chip’s typical response to input data. The input currents $I_{x1}, I_{x0}$ represent the ZCR-RMS and ZCR-ZCR features extracted from the contact microphone signal. Inputting a stream of $I_{x1}, I_{x0}$ patterns produces output currents $I_{h1}, I_{h0}$, which represent the hidden states of the AFUA network.

According to our encoding scheme, $(I_{h1}, I_{h0}) = (2 I_{\text{unit}}, 0)$ means that the circuit classified the input as chewing, while $(I_{h1}, I_{h0}) = (0, 2 I_{\text{unit}})$ corresponds to a prediction of not chewing. But the presence of noise and circuit non-ideality produces some ambiguity in the encoding: some AFUA output patterns can be interpreted as either chewing or not chewing, depending on the choice of threshold used to distinguish between $0 A$ and $2 I_{\text{unit}}$. Figure 15 is the receiver operating curve (ROC) produced by varying this threshold current. The highlighted point on the ROC is a representative operating point, where the classifier produced a sensitivity of 0.91 and a specificity of 0.96.

Fig. 14: AFUA chip measurement response to different input patterns $(I_{x1}, I_{x0})$ taken from the test dataset. The circuit’s class prediction is encoded as output currents $(I_{h1}, I_{h0})$.

Fig. 15: Receiver operating curve from AFUA chip measurements. These results were produced from the AFUA chip response to 1.6 hours of previously-unseen test data. The highlighted point corresponds to a sensitivity of 0.91 and a specificity of 0.96.

B. System-level Considerations

In this section, we consider the impact of using the AFUA neural network in a complete eating event detection system. To process a 500 Hz signal, the ZCR and RMS feature extraction blocks consume a total of 0.68 $\mu$W of power. The microcontroller is active for 9% of the time, during which it consumes 180 $\mu$W of power. For the remaining 91% of the time, the microcontroller consumes 0.72 $\mu$W while in standby mode. On average (red dashed line), the whole system consumes an estimated 18.8 $\mu$W.

Fig. 16: Power consumption of eating detection system. The feature extraction and AFUA circuitry continuously consume 1.8 $\mu$W of power. The microcontroller is active for 9% of the time, during which it consumes 180 $\mu$W of power. For the remaining 91% of the time, the microcontroller consumes 0.72 $\mu$W while in standby mode. On average (red dashed line), the whole system consumes an estimated 18.8 $\mu$W.

The feature extraction and AFUA circuitry are always
TABLE II: Comparison between proposed eating detection system and previous solutions. Three of the classification algorithms [31, 4, 5] were implemented offline; since these are not embedded solutions, their power consumption is not reported.

|               | Window Size (s) | Accuracy  | F1-Score | Precision | Recall | Power (mW) |
|---------------|-----------------|-----------|----------|-----------|--------|------------|
| This work     | 24              | 0.94      | 0.94     | 0.96      | 0.91   | 0.019      |
| FitByte [33]  | 5               | -         | -        | -         | -      | 0.019      |
| TinyEats [11] | 4               | 0.95      | 0.95     | 0.95      | 0.95   | 40         |
| Auracle [31]  | 3               | 0.91      | 0.95     | 0.95      | 0.87   | OFFLINE    |
| EarBit [4]    | 35              | 0.90      | 0.91     | 0.87      | 0.96   | OFFLINE    |
| AXL [5]       | 20              | -         | 0.91     | 0.87      | 0.95   | OFFLINE    |

on, while the microcontroller remains in standby mode until a potential chewing event is detected. The fraction of time the microcontroller is in the active mode depends on how often the user eats, as well as the sensitivity and specificity of the AFUA network. Assuming the user spends 6% of the day eating [35], then, using the classifier operating point highlighted in Fig. [15] the fraction of time that the microcontroller is active is

\[
\text{ACTIVE} = \frac{\text{EAT} \times \text{SENS} + (1 - \text{SPEC}) \times (1 - \text{EAT})}{\text{EAT} \times (1 - \text{EAT})} = 0.06 \times 0.91 + (1 - 0.96) \times (1 - 0.06) = 0.09.
\]

So, the microcontroller consumes an average of 180 $\mu$W $\times$ 0.09 + 0.72 $\mu$W $\times$ (1 - 0.09) = 16.9 $\mu$W. As Fig. [16] shows, the average power consumption of the complete AFUA-based eating detection system is 18.8 $\mu$W. If we attempted to implement the system with a front-end ADC (12-bit, 500 Sa/s [6, 36]) followed by a digital LSTM [37, 38], then the ADC alone would consume over 240 $\mu$W of power [39].

Table [I] compares our work to other recent eating detection solutions. The different approaches all yield generally the same level of classification accuracy, but our work differs in one critical aspect: while others depend on offline processing, or on tens of milli Watts of power to operate, our approach only requires an estimated 18.8 $\mu$W of power. This opens up the possibility of unobtrusive, batteryless wearable devices that can be used for long-term monitoring of dietary habits.

VIII. ACKNOWLEDGMENTS

This work was supported in part by the U.S. National Science Foundation, under award numbers CNS-1565269 and CNS-1835983. The views and conclusions contained in this document are those of the authors and do not necessarily represent the official policies, either expressed or implied, of the sponsors.

REFERENCES

[1] Ki Soo Kang. “Nutritional counseling for obese children with obesity-related metabolic abnormalities in Korea”. In: Pediatric gastroenterology, hepatology & nutrition 20.2 (2017), pp. 71–78.
[2] Laura M O’Connor et al. “Dietary dairy product intake and incident type 2 diabetes: a prospective study using dietary data from a 7-day food diary”. In: Diabetologia 57.5 (2014), pp. 909–917.
[3] Robert Turton et al. “To go or not to go: A proof of concept study testing food-specific inhibition training for women with eating and weight disorders”. In: European Eating Disorders Review 26.1 (2018), pp. 11–21.
[4] Abdelkareem Bedri et al. “EarBit: using wearable sensors to detect eating episodes in unconstrained environments”. In: Proceedings of the ACM on interactive, mobile, wearable and ubiquitous technologies 1.3 (2017), pp. 1–20.
[5] Muhammad Farooq and Edward Sazonov. “Accelerometer-based detection of food intake in free-living individuals”. In: IEEE sensors journal 18.9 (2018), pp. 3752–3758.
[6] Shengjie Bi et al. “Auracle: Detecting eating episodes with an ear-mounted sensor”. In: Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies 2.3 (2018), pp. 1–27.
[7] Ana Isabel Canhoto and Sabrina Arp. “Exploring the factors that support adoption and sustained use of health and fitness wearables”. In: Journal of Marketing Management 33.1-2 (2017), pp. 32–60.

[8] Yiwen Gao, He Li, and Yan Luo. “An empirical study of wearable technology acceptance in healthcare”. In: Industrial Management & Data Systems (2015).

[9] Lucy E Dunne et al. “The social comfort of wearable technology and gestural interaction”. In: 2014 36th annual international conference of the IEEE engineering in medicine and biology society. IEEE, 2014, pp. 4159–4162.

[10] Brian K Hensel, George Demiris, and Karen L Courtney. “Defining obtrusiveness in home telehealth technologies: A conceptual framework”. In: Journal of the American Medical Informatics Association 13.4 (2006), pp. 428–431.

[11] Maria T Nyamukuru and Kofi M Odame. “Tiny Eats: Eating Detection on a Microcontroller”. In: 2020 IEEE Second Workshop on Machine Learning on Edge in Sensor Systems (SenSys-ML). IEEE, 2020, pp. 19–23.

[12] Justice Amoh and Kofi M Odame. “An optimized recurrent unit for ultra-low-power keyword spotting”. In: Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies 3.2 (2019), pp. 1–17.

[13] Ian D Jordan and Il Memming Park. “Birhythmic analog circuit maze: a nonlinear neurostimulation testbed”. In: Entropy 22.5 (2020), p. 537.

[14] Kazybek Adam, Kamilya Smagulova, and Alex Pappachen James. “Memristive LSTM network hardware architecture for time-series predictive modeling problems”. In: 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). IEEE, 2018, pp. 459–462.

[15] Olga Krestinskaya, Khaled Nabil Salama, and Alex Pappachen James. “Learning in memristive neural network architectures using analog backpropagation circuits”. In: IEEE Transactions on Circuits and Systems I: Regular Papers 66.2 (2018), pp. 719–732.

[16] Jianhui Han et al. “ERA-LSTM: An efficient ReRAM-based architecture for long short-term memory”. In: IEEE Transactions on Parallel and Distributed Systems 31.6 (2019), pp. 1328–1342.

[17] Zhou Zhao et al. “Long short-term memory network design for analog computing”. In: ACM Journal on Emerging Technologies in Computing Systems (JETC) 15.1 (2019), pp. 1–27.

[18] Qin Li et al. “NS-FDN: Near-Sensor Processing Architecture of Feature-Configurable Distributed Network for Beyond-Real-Time Always-on Key-word Spotting”. In: IEEE Transactions on Circuits and Systems I: Regular Papers (2021).

[19] Michael W Baker, Serhii Zhak, and Rahul Sarapeshkar. “A micropower envelope detector for audio applications [hearing aid applications]”. In: Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS’03. Vol. 5. IEEE, 2003, pp. V–V.

[20] R Sarapeshkar et al. “An analog bionic ear processor with zero-crossing detection”. In: ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005. IEEE, 2005, pp. 78–79.

[21] Sepp Hochreiter and Jürgen Schmidhuber. “Long short-term memory”. In: Neural computation 9.8 (1997), pp. 1735–1780.

[22] Kyunghyun Cho et al. “Learning phrase representations using RNN encoder-decoder for statistical machine translation”. In: arXiv preprint arXiv:1406.1078 (2014).

[23] Steven H Strogatz. Nonlinear dynamics and chaos: with applications to physics, biology, chemistry, and engineering. CRC press, 2018.

[24] K.M. Odame and B.A. Minch. “The translinear principle: a general framework for implementing chaotic oscillators”. In: International Journal of Bifurcation and Chaos 15.08 (2005), pp. 2559–2568.

[25] Kofi Odame and Bradley Minch. “Implementing the Lorenz oscillator with translinear elements”. In: Analog Integrated Circuits and Signal Processing 59.1 (2009), pp. 31–41.

[26] J Mulder et al. “Dynamic translinear RMS-DC converter”. In: Electronics letters 32.22 (1996), pp. 2067–2068.

[27] Christian C. Enz, François Krummenacher, and Eric A. Vittoz. “An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications”. In: Analog Integr. Circuits Signal Process. 8.1 (1995), pp. 83–114. ISSN: 0925-1030. DOI: http://dx.doi.org/10.1007/BF01239381.

[28] Jonathan Binas et al. “Precise deep neural network computation on imprecise low-power analog hardware”. In: arXiv preprint arXiv:1606.07786 (2016).

[29] MarcelJM Pelgrom, Aad CJ Duinmaijer, and Anton PG Welbers. “Matching properties of MOS transistors”. In: IEEE Journal of solid-state circuits 24.5 (1989), pp. 1433–1439.

[30] AS Orgenci, G Dundar, and S Balkur. “Fault-tolerant training of neural networks in the presence of MOS transistor mismatches”. In: IEEE Transactions on Circuits and Systems II: Ana-
Shengjie Bi et al. “Toward a wearable sensor for eating detection”. In: Proceedings of the 2017 Workshop on Wearable Systems and Applications. 2017, pp. 17–22.

Diederik P Kingma and Jimmy Ba. “Adam: A method for stochastic optimization”. In: arXiv preprint arXiv:1412.6980 (2014).

Abdelkareem Bedri et al. “Fitbyte: Automatic diet monitoring in unconstrained situations using multimodal sensing on eyeglasses”. In: Proceedings of the 2020 CHI Conference on Human Factors in Computing Systems. 2020, pp. 1–12.

[34] MSP430FR596x, MSP430FR594x Mixed-Signal Microcontrollers datasheet. (Rev. G). Texas Instruments. Dallas, TX, Aug. 2018.

Jim P Stimpson, Brent A Langellier, and Fernando A Wilson. “Peer Reviewed: Time Spent Eating, by Immigrant Status, Race/Ethnicity, and Length of Residence in the United States”. In: Preventing Chronic Disease 17 (2020).

[36] Texas Instruments. CC2640R2F Datasheet. Sept. 2020.

Dongjoo Shin et al. “14.2 DNPU: An 8.1 TOPS/W reconfigurable CNN-RNN processor for general-purpose deep neural networks”. In: 2017 IEEE International Solid-State Circuits Conference (ISSCC). IEEE. 2017, pp. 240–241.

Juan Sebastian P Giraldo and Marian Verhelst. “Laika: A 5uW programmable LSTM accelerator for always-on keyword spotting in 65nm CMOS”. In: ESSCIRC 2018-IEEE 44th European Solid State Circuits Conference (ESSCIRC). IEEE. 2018, pp. 166–169.

[39] Texas Instruments. ADS1000-Q1 Datasheet. Oct. 2015.