Continuous Commutation Failure Suppression Method Based on Self-adaptive Auto-disturbance Rejection Proportional-integral Controller for HVDC Transmission System

Tonghua Wu, Yuping Zheng, Qipu Liu, Guoqiang Sun, Xiaohong Wang, and Xindong Li

Abstract—Once an asymmetrical fault occurs on the AC side of the receiving-end of a high-voltage direct current (HVDC) transmission system, the current reference will be affected by the control regulation on the DC inverter side and the commutation voltage asymmetry. In this case, the advance firing angle will fluctuate periodically, causing security threats to the system. If the fault cannot be cleared in time, the effect may be even more serious. However, the traditional proportional-integral (PI) controller cannot effectively suppress the periodic components in the input error signal, which is an important cause of continuous commutation failure. Thus, the system requires more time to recover from the fault. Motivated by this, a self-adaptive auto-disturbance rejection PI controller is proposed in this study. The controller has the advantages of fast response speed and strong anti-interference ability of the auto-disturbance rejection controller. On one hand, it can automatically adjust PI, and the parameters can maintain the system’s adaptive ability. On the other hand, the discretization process satisfies the computer simulation requirements. By applying the proposed controller to a system under constant current control and extinction angle control, the dynamic response speed can be improved and the robust performance of the system can be ensured when dealing with a wide range of perturbations. Finally, simulation results show that the proposed algorithm can effectively suppress the continuous commutation failure of DC transmission systems.

Index Terms—High-voltage direct current (HVDC) transmission, continuous commutation failure, periodic fluctuation, self-adaptive auto-disturbance rejection proportional-integral (PI) controller, computer simulation.

I. INTRODUCTION

U
nder the national development strategy of “power transmission from West to East, mutual supply between North and South and nationwide interconnection”, high-voltage direct current (HVDC) transmission featured by cross-regional ability, large capacity, and asynchronous grid interconnection, is playing an important role in the grid development of China [1], [2]. However, the semi-controlled device commutated thyristor cannot be turned off through the gate electrode, which relies on grid voltage to help recover the blocking capability. Therefore, commutation failure (CF) is a pivotal factor that hinders the development of DC transmission. As the DC transmission capacity increases, the corresponding short-term power interruptions and other problems can seriously threaten the safe and stable operation of the AC system [3].

The occurrence of CF is related to many factors such as the AC bus voltage, commutation reactance, DC current, converter transformer ratio, and advance trigger angle. Among these, the main reason for CF is that the AC bus voltage drops owing to a ground fault. Generally, the first CF is inevitable. For short-term failure, recovery is normally possible after the fault clearance [4]. If the fault cannot be cleared in time, continuous CF may occur during the DC system recovery period. Continuous CF will lead to the blocking and interruption of power transmission in the DC system, which can result in AC power flow transfer and protection malfunctions.

Reference [5] analyzes the recordings of a DC fault in Tianguang HVDC transmission system of China, which indicates that abundant second-order harmonics will appear in the DC system when continuous CF occurs in a single-phase-to-ground fault. This has been verified by the simulation of the inverter-side failure in an AC system by a real-time digital simulator (RTDS). This study uses this feature to construct 100 Hz protection for the DC system and applies it in practice.
Reference [6] conducts an elaborate analysis of a fault when the main transformer is charging at an ultrahigh voltage, which causes a magnetizing inrush current and voltage distortion at the inverter-side commutation bus, and leads to periodic CF in the DC system. The recordings show that the magnetizing inrush current causes the converter bus voltage to exhibit abundant second-order harmonics with a long decay period. The influence on the converter bus voltage is similar to the asymmetric fault of the inverter-side AC system. Periodic CF will occur if the fault cannot be cleared in time. The most common fault is a single-phase-to-ground fault in the AC power grid. Therefore, it is necessary to analyze the mechanism of continuous CF caused by an asymmetric fault in the inverter-side AC system and propose a corresponding control strategy.

Existing research has mainly focused on forecasting and topology improvements rather than the analysis of continuous CF and the corresponding control strategy [3], [7]–[9]. However, DC control has a significant impact and can be adjusted sufficiently during this period. Compared with suppressing a single CF, it is more beneficial to suppress continuous CF for improving system stability, which is easier to realize. Reference [10] adds a virtual resistance module to the control system. In the recovery period after a CF, the virtual resistance module can suppress the surge of the DC current, which has a certain effect on suppressing continuous CF. However, the virtual resistance current limiter introduces harmonic current into the control block and thus generates large fluctuations in the current order, which restricts applications under asymmetric faults. Reference [11] shows that the DC current surge and temporary drop in commutation voltage after a fault lead to a gap in the commutation voltage time area. Therefore, a DC current regulation command is designed in [11]. However, this method requires an integration delay of virtual commutation time $\Delta t$, which causes the command not to be responded in time and influences the following suppression of CF.

Reference [12] conducts an analysis using a voltage-dependent current order limiter (VDCL). It is considered that the severe disturbance in the input DC voltage can cause fluctuations in the trigger angle command, resulting in continuous CF. It is also considered that an AC bus voltage with a relatively slow change characteristic is more suitable as an input. However, it ignores the mechanism of fluctuations in electrical quantities. The control strategy mentioned above does not improve the continuous CF problem from the perspective of this mechanism.

There are several methods for suppressing continuous CFs at present such as suppression methods based on full-control devices [13]. Reference [14] introduces a flexible DC transmission system that uses full-control devices to fundamentally solve the problem of CF, but the cost is high and the voltage level and transmission capacity are limited.

An HVDC transmission system exhibits nonlinearity and multivariable strong coupling when disturbed, whereas a traditional PI control framework provides a typical linear control. Therefore, it requires to redesign the controller to improve the performance during transient process.

Auto-disturbance rejection control (ADRC) is a novel control technology that does not depend on a mathematically accurate model of the controlled plant, and manages to automatically detect and compensate for internal and external disturbances. It can achieve good control results even when the control object encounters uncertain disturbances or changes in parameters. This kind of control, owing to its higher adaptability and robustness, is partly applied in the switch and excitation of thermal power units.

Reference [15] proposes a low-frequency oscillation suppression method for a traction network based on ADRC. ADRC can overcome the contradiction between rapidity and overshoot in the PI controller. This allows for the estimation of the disturbance in time and nonlinear dynamic compensation, which results in better performance than that of the PI controller.

Reference [16] applies ADRC to a DC transmission system for the first time, which uses the extended state observer to extract the disturbance signal, and compensates for the input to obtain a good control effect. However, the effects of discrete systems on the high-frequency flutter and communication delays in the differential tracker are not considered in [16], nor is the relation to CF. Therefore, this paper deals with the need for discretization simulations, redesigns the ADRC, and introduces the $\text{fal}$ function to realize the parameter self-tuning process.

We propose a self-adaptive auto-disturbance rejection proportional integral controller (SAADR-PI) to improve the constant current and constant extinction angle control on the rectifier and inverter sides, respectively.

The remainder of this paper is organized as follows. Section II discusses the mechanisms of single CF and continuous CF, and it is pointed out that the main factors leading to continuous CF are harmonic components in the trigger angle. In Section III, based on the deficiency of the linear PI controller, an SAADR-PI control strategy is proposed to enhance the accuracy of the tracking command value during the transient process. In Section IV, the performance of the proposed strategy is validated through several simulations in RTDS. The results verify the effectiveness of the mechanism analysis of continuous CF and the control strategy proposed in this paper. Finally, Section V concludes this paper.

II. CF MECHANISM AND INFLUENCING FACTORS

A. Single CF and Continuous CF

The Graetz bridge is the most basic structure that constitutes an HVDC converter. As indicated in Fig. 1, it includes six thyristors and triggers in the order of T1-T6. This enables the system to operate in rectification or inverter mode by adjusting the firing angles. Because of the leakage reactance of the converter transformer and the impedance of the AC system, there is an overlap time $\mu$ in the commutation. In addition, when two adjacent converter valves in the same bridge arm group are commutated, the valve that has just been turned off needs to withstand a reverse voltage for a period of time to restore the blocking capability. This period of time is called deionization, and the corresponding angle is the margin angle $\gamma$. 
Figure A1 in Appendix A shows the voltage and current waveforms of the Graetz bridge in the rectifier and inverter modes. Taking the commutation of inverter-side T1 to T3 as an example, Fig. A1 shows that T1, T2, and T3 are simultaneously conducted during the commutation overlap time $\mu_r$, and T2 and T3 are simultaneously conducted during $\gamma_r$. If the commutation process is not complete or the commutation process is complete but the valve blocking capability is not restored, the valve forward voltage becomes positive, and the valve that is expected to be turned off will be conducted once again. This is called CF [17].

CF can be divided into single and continuous CF. A single CF implies that only one CF occurs in DC transmission. The first CF after an AC system fault on the inverter side occurs very quickly, and the DC system operates under hysteresis control. The operation begins only if the AC fault is detected. As the operation time is limited, even if preventive control measures are taken, it is difficult to avoid the first CF in DC transmission.

Continuous CF in DC transmission implies that there are one or more CFs in the DC system after the first CF. After the first CF, the DC system control block has sufficient time to adjust and recover from the fault. Therefore, the occurrence of continuous CF is related to the functioning of the DC system control block [18]. A single CF has a short duration, and its impact on the AC system is limited. A continuous CF has a long duration, during which electrical quantities such as the DC current, DC voltage, and commutated bus voltage change drastically, causing adverse impacts that are harmful to the safety and stability of the AC/DC system. Thus, it is necessary to study and improve it.

B. DC Control Block

The control block of the DC system adopts a hierarchical control, namely, the system control level, pole control level, and valve control level. The lower the level is, the faster the response of the control will be. The response speed of the valve control is measured in milliseconds. Most research and improvements are aimed at the structure of the pole control level.

This study aims at the control framework in the CIGRE benchmark model [19]. As indicated in Fig. A2 in Appendix A, $U_{dc}$ is the inverter-side DC voltage; $\gamma_{inv}$ is the inverter-side extinction angle; $I_{order}$ is the DC current reference value given by the main control; and $\beta_{invcc}$ and $\beta_{invcea}$ are the inverter-side advance trigger angle command outputs from the constant current control and constant extinction angle control, respectively.

The measurement is often replaced by a first-order inertia section, where the inertia time constant $T$ reflects the response speed of the measuring device, and the gain $G$ converts the actual values of DC voltage and current into a per-unit value. Figure A2 shows that the rectifier side adopts a constant current controller, and that the inverter side combines a constant current controller and constant extinction angle controller. In addition, the inverter side is equipped with a DC-current bias control, which enables smooth switching from constant extinction angle control to constant current control.

In general, $I_{order}$ is set as 1 p.u. After a fault occurs, $\gamma$ quickly falls and enables constant extinction angle control. To avoid the first CF, the output of constant extinction angle control will increase the advance trigger angle $\beta_{inv}$. The speed of the trigger angle increases depending on the traditional linear PI controller parameters. Considering the CIGRE HVDC benchmark model parameters, it takes 110 ms for $\beta_{inv}$ to increase to 90° [19]. This time is too slow for fault transient control, which makes it difficult to avoid the first CF.

C. Effect of Second-order Harmonic on Continuous CF

After the first CF occurs, one or multiple CFs may occur during the recovery process owing to the drastic change in the output angle command under DC control. DC transmission may develop from a single CF to a continuous CF. Reference [20] points out that the negative-sequence voltage and the positive-sequence third-order harmonic component of the AC system will cause the secondary component to fluctuate, which will then cause the DC current command value to fluctuate drastically. This is the key reason for continuous CF.

Figure A3 in Appendix A shows the simulation results of the CIGRE benchmark model on the RTDS platform. The single-phase ground fault on the AC side occurs at 2 s, and the fluctuation of the electrical quantity can be observed during the two consecutive CFs. The figure shows that the delay trigger angle, extinction angle, and DC current all have second-order harmonic components. In the practical application of AC/DC hybrid power grid engineering, 100 Hz protection is also an important part of DC system protection [21]. Therefore, harmonic filtering on the DC side is a pivotal factor in solving the control during a fault.

III. SUPPRESSION MEASURES OF CONTINUOUS CF

According to the above analysis of continuous CF, the strategy to suppress this problem should start with the following two aspects: first, to solve the second-order harmonic component in the collected electrical quantity; and second, to enhance the tracking accuracy of the trigger angle command and reduce the delay effect. To this end, the following control strategy is proposed to deal with continuous CF.

After the DC system detects a fault, the control strategy starts. After DC low-pass filtering, a second-order band-stop filter with a center frequency of 100 Hz is added to filter out the second-order harmonic component of the DC current signal for reducing the second-order harmonic component of
the advance trigger angle command $\beta_{adv}$.

Given that the linear PI controllers cannot achieve good performance for nonlinear systems such as HVDC, a novel controller is designed based on the idea of the ADRC theory to replace the original PI controller and improve the tracking accuracy of the trigger angle command under internal and external disturbances. The steps will be introduced in detail as below.

### A. Mathematical Model of Line Committed Converter HVDC

The dynamic equation of the line commutated converter (LCC) HVDC transmission system can be expressed as:

\[
\begin{align*}
L_{d\alpha} \frac{dI_{\alpha}}{dt} &= -R_d I_{\alpha} + \frac{3\sqrt{2}}{\pi} V_{w} \cos \alpha - \frac{3}{\pi} X_r I_{\alpha} - V_c \\
L_{d\beta} \frac{dI_{\beta}}{dt} &= -R_d I_{\beta} + \frac{3\sqrt{2}}{\pi} V_{w} \cos \beta - \frac{3}{\pi} X_r I_{\beta} + V_c \\
C_i \frac{dV_{ai}}{dt} &= V_{ai} - I_{\alpha} - I_{\beta}
\end{align*}
\]

where $L_{d\alpha}$ and $L_{d\beta}$ are the rectifier-side and inverter-side total impedances, respectively; $C_i$ is the DC capacitor; $R_d$ is the DC resistance; $V_w$ is the voltage of the DC capacitor; and $X_r$, $V_{ai}$, and $I_{\alpha}$ are the commutation reactance, AC bus voltage, and DC current on the rectifier side, respectively. Correspondingly, $X_r$, $V_{ai}$, and $I_{\alpha}$ represent those on the inverter side. $\alpha$ is the rectifier-side delay firing angle; and $\beta$ is the inverter-side advance firing angle. Considering the trigger delay of the control section, we obtain:

\[
\begin{align*}
\frac{d\alpha}{dt} &= \frac{1}{\tau_c}(-\alpha + \alpha_o + u_\alpha) \\
\frac{d\beta}{dt} &= \frac{1}{\tau_\beta}(-\beta + \beta_o + u_\beta)
\end{align*}
\]

where $\tau_c$ is the constant time of delay firing angle $\alpha$; $\tau_\beta$ is the constant time of advance firing angle $\beta$; $\alpha_o$ and $\beta_o$ are the reference delay firing angle and the reference advance firing angle, respectively; and $u_\alpha$ and $u_\beta$ are the control laws of the rectifier-side delay firing angle and the inverter-side advance firing angle, respectively.

For the control targets of the rectifier side and the inverter side, the constant current control is the tracking current command, and (3) is guaranteed:

\[
y_r = I_{\alpha} - I_{d,order} = 0
\]

The inverter-side constant extinction angle $\gamma$ should guarantee the following output:

\[
y_r = \gamma - \gamma_o = \arccos \left( \frac{\sqrt{2} X_r I_{\alpha}}{V_{ai}} \right) - \gamma_o = 0
\]

where $\gamma_o$ is the reference inverter-side extinction angle.

By deriving (1) on both sides, we obtain:

\[
\frac{d^2I_{\alpha}}{dt^2} = \frac{1}{L_{d\alpha}} \left[ -R_d + \frac{3}{\pi} X_r \frac{dI_{\alpha}}{dt} - \frac{dV_w}{dt} + \frac{3\sqrt{2}}{\pi} \cos \alpha - V_{w} \frac{dV_{ai}}{dt} \sin \alpha \right]
\]

Then, by substituting (2) into (1), the standard form of input/output is derived as:

\[
I_{\alpha}^{(2)} = f \left( I_{\alpha}, I_{\alpha}^{(1)}, w_r \right) + b, u_a
\]

where $w_r$ is the disturbance variable in the rectifier-side state function. The function and parameter in (6) are as follows:

\[
f \left( I_{\alpha}, I_{\alpha}^{(1)}, w_r \right) = \frac{1}{L_{d\alpha}} \left[ -R_d + \frac{3}{\pi} X_r \frac{dI_{\alpha}}{dt} - \frac{dV_w}{dt} + \frac{3\sqrt{2}}{\pi} \cos \alpha - V_{w} \frac{dV_{ai}}{dt} \sin \alpha \right]
\]

\[
b_r = -\frac{3\sqrt{2}}{\pi T_e I_{\alpha}} V_{ai} \sin \alpha
\]

Equation (6) satisfies the ADRC standard form and can be controlled with a second-order ADRC. Similarly, by deriving the inverter-side constant extinction angle control, we can obtain:

\[
\frac{d\gamma}{dt} = -\frac{1}{\sqrt{1 - \left( \cos \beta + \frac{\sqrt{2}}{\pi} X_r I_{\alpha} / V_{ai} \right)^2}} \left[ -\frac{d\beta}{dt} \sin \beta + \frac{\sqrt{2} X_r \left( I_{\alpha} V_{ai} - I_{\alpha} V_w \right)}{V_{ai}^2} \right]
\]

By combining (2), the standard form of input or output is expressed as:

\[
I_{\beta}^{(1)} = f \left( I_{\beta}, w_r \right) + b, u_{\beta}
\]

where $w_r$ is the disturbance variable on the inverter-side state function; and $b_{\beta}$ is given as:

\[
b_{\beta} = -\frac{\sin \beta}{T_{\beta} \sqrt{1 - \left( \cos \beta + \frac{\sqrt{2}}{\pi} X_r I_{\alpha} / V_{ai} \right)^2}^2}
\]

Similarly, a first-order ADRC can be used as a control.

### B. Design of SAADR-PI Controller

The ADRC consists of three parts: tracking differentiator (TD), extended state observer (ESO), and nonlinear state error feedback (NLSEF). The ADRC compensates for the disturbance to the system by accurately estimating the total disturbance. Simplifying the system equivalent to a series integral structure by estimation and compensation, the control law of the controlled plant can be easily designed. The advantages include independence of the precise mathematical model of the controlled object, strong anti-disturbance ability, and good adaptability. A typical block diagram of an ADRC controller is shown in Fig. 2.

[Fig. 2. Auto-disturbance rejection algorithm control block diagram.]

In Fig. 2, $v(t)$ is the input signal; $z(t)$ is the observer output signal; $e(t)$ is the error signal; $u(t)$ is the control signal;
\( w(t) \) is the disturbance signal; and \( y(t) \) is the output signal. Since the tracking differentiator is implemented in a simulation system, a discrete algorithm must be used. This paper proposes optimal control synthesis function of the discrete form of the tracking differentiator. Discretization is also used in the rest of the system design.

Taking the second-order system \( \ddot{x} = f(x, \dot{x}, w(t)) + bu(t) \) as an example, the specific algorithm has three parts:

1) Setting \( v(k) \) as the input signal at sampling instant \( k \), the transition process can be arranged and the input can be extracted as (12).

\[
\begin{align*}
  v_1(k+1) &= v_1(k) + hv_2(k) \\
  v_2(k+1) &= v_2(k) + h\text{tan}(v_1(k) - v(k), v_2(k), r, h_0)
\end{align*}
\]

where \( v_1(k), v_1(k+1) \) are the arranged transition processes at sampling instant \( k \) and \( k+1 \), respectively, which are differentiable smooth signals; \( v_2(k) \) and \( v_2(k+1) \) represent \( dv_1(k)/dt \) and \( dv_1(k+1)/dt \), respectively; \( h \) is the integration step length; and \( h_0 \) is the parameter that determines the filtering effect when the input signal is contaminated by noise. The function \( \text{fhan}(v_1, v_2, r, h) \) is expressed as:

\[
\begin{align*}
  d &= rh \\
  a &= \sqrt{d^2 + 8r |y|} \\
  a_0 &= \frac{a_0 - d}{2} \text{sgn}(y) |y| > d_0 \\
  r &= \frac{a}{d} |a| \leq d
\end{align*}
\]

where \( r \) and \( h \) are the adjustment parameters.

2) The observation of system states and extended states (total disturbances) by input \( u \) and output \( y \) can be expressed as:

\[
\begin{align*}
  e(k) &= z_1(k) - y(k) \\
  z_1(k+1) &= z_1(k) + h\left(z_1(k) - \beta_{01} \text{fal}(e(k), \alpha_{01}, \delta_0)\right) \\
  z_2(k+1) &= z_2(k) + h\left(z_2(k) - \beta_{02} \text{fal}(e(k), \alpha_{02}, \delta_0) + b_0 u\right) \\
  z_3(k+1) &= z_3(k) - \beta_{03} \text{fal}(e(k), \alpha_{03}, \delta_0)
\end{align*}
\]

where \( \alpha_{01}, \alpha_{02}, \beta_{01}, \beta_{02}, \) and \( \beta_{03} \) are the adjustment parameters; and \( b_0 \) is the estimated value of \( b \). The function \( \text{fal}(\cdot) \) can be expressed as:

\[
\text{fal}(e, a, \delta) = \begin{cases} 
  \frac{e}{\delta^a} & |e| \leq \delta, \delta > 0 \\
  |e| \cdot \text{sgn}(e) & |e| > \delta > 0
\end{cases}
\]

where \( \alpha \) is a constant related to the tracking effect, which is inversely proportional to the tracking effect, whereas the filtering effect is degraded when \( \alpha \) decreases; and \( \delta_0 \) is a constant that affects the filtering effect and is proportional to the filtering effect, whereas its increase causes a tracking delay. When the signal error is large, the function \( \text{fal}(\cdot) \) produces a small feedback gain. This satisfies the requirements of system stability and rapidity.

3) Finally, the state error feedback control law is designed as:

\[
\begin{align*}
  e_1 &= v_1(k) - z_1(k) \\
  e_2 &= v_2(k) - z_2(k) \\
  u_0 &= k_\rho \text{fal}(e_1, a_1, \delta) + k_\rho \text{fal}(e_2, a_2, \delta) \\
  u &= u_0 - z_3(k)/b_0
\end{align*}
\]

where \( e_1 \) and \( e_2 \) are the errors between the arranged transition process \( v_1 \) and system output estimate \( z \) and the differential of this error, respectively. The nonlinear control of the series integral plant is realized by selecting the nonlinear parameters \( a_1, a_2, \delta, \) and parameters \( k_\rho \) and \( k_\rho \) reasonably.

C. DC System Control Based on SAADR-PI

The SAADR-PI controller inherits the advantages of fast response speed and strong anti-interference ability of the ADRC controller. Moreover, it can automatically adjust the PI parameters through the function \( \text{fal}(\cdot) \) to maintain the adaptive ability of the system. By applying it to the current and turn-off angle control strategy, the dynamic response speed and the robust performance of the system can both be improved.

This paper applies an SAADR-PI controller to the rectifier-side constant current and the inverter-side constant extinction angle control strategy to replace the traditional linear PI controller. The DC system closed-loop control block diagram is shown in Fig. 3. The green frame on the left in Fig. 3 is a second-order band-stop filter with a center frequency of 100 Hz to filter out the second-order harmonic component in the DC current and extinction angle measurement. The red frame on the right is the algorithm mentioned above. The constant current control realized by a PI controller on the inverter side is not improved because the inverter side is rarely in the constant current control state. It will only start when the rectifier-side AC bus voltage drops significantly, and hence, it is completely different from the situation discussed in this paper.

The parameters of the tracking differentiator are adjusted according to the requirements of the transition process. The larger the speed factor \( r \) is, the faster the tracking speed will be [22]. Adjusting the parameters of the extended state observer enables the controller to estimate the combined effect of the parameter input and external disturbances as quickly and accurately as possible. \( \beta_{01} \) and \( \beta_{02} \) are the feedback gains of the state error. The larger the values are, the smaller the lag of the disturbance estimation and the faster the convergence will be.

The parameter \( a \) in the function \( \text{fal}(\cdot) \) determines the degree of nonlinearity. The following principles are based on engineering application experience. In a proportional link, \( 0 < a < 1 \) is set to achieve the goal of “large gain for small error, small gain for large error”. The differential link requires that the differential gain is small (large) when the differential error is small (large), so we set \( \alpha > 1 \). Thus, the differential effect will be smaller when it is close to the steady
state, which will help improve the performance of the control system [23], [24].

IV. SIMULATION ANALYSIS

The CIGRE HVDC benchmark model is built using the RTDS simulation software to verify the control method for suppressing continuous CF [25]. Figure A4 in Appendix A shows the main circuit diagram of the CIGRE HVDC benchmark model.

The main parameters of the test model are listed in Table BI in Appendix B, and the parameter settings in the control strategy are shown in Table BI.

A ground fault is applied on the inverter-side commutation bus, and the adjustable grounding inductance value \( L_f \) is used to simulate the different distances of the AC system faults from the commutation bus. The smaller the grounding inductance value is, the closer the AC system fault is to the commutation bus, and the more serious the fault will be [26]. The simulation analysis of the responses of the three control methods in different inverter-side AC system failure cases is given below.

1) Control method 1: only the original CIGRE HVDC benchmark model control block is used.

2) Control method 2: based on the control of the CIGRE HVDC benchmark model, the virtual resistance current-limiting method proposed in [10] is added.

3) Control method 3: the proposed SAADR-PI controller is used.

Control methods 1 and 2 are compared with control method 3 proposed in this paper in order to verify the effect of the proposed algorithm in suppressing continuous CF. This paper focuses on the response of physical quantities such as the extinction angle, DC current, DC voltage, and DC transmission power after failure. Among these, the extinction angle response curve is used to judge whether the DC power transmission fails to commutate. The DC current, DC voltage, and transmission power response curve are used to observe the dynamic process during the fault. To facilitate the comparison, the response curves of the above physical quantities using the three control methods are placed in the same coordinate system. In Fig. 4, the lines of green, blue, and red separately represent the results of control methods 1-3.

When there is a single ground fault at 4 s on the inverter-side converter bus, the grounding inductance \( L_f = 0.89 \) H, and the fault lasts for 0.5 s. Under the fault condition, the simulation results of the respective electric quantities using the three control methods are shown in Fig. 4(a). It can be seen from Fig. 4(a) that for control method 1, the extinction angle is reduced to 0° twice, corresponding to the two consecutive CFs. The existence of the second-order harmonic in the DC current is the main cause of two consecutive CFs.

With regard to the first CF, the fault time on the inverter-side AC bus is very short, and the DC system control block has limited action. After the fault, it is difficult to avoid the first CF. However, an appropriate control method such as control method 2 can effectively avoid the second CF. VDCL is activated by the virtual resistor in advance, but the first CF cannot be avoided. Control method 3 effectively avoids the first CF and continuous CF.

Since the controller does not change the original control frame, the inverter side still adopts constant extinction control during the fault. The DC voltage is always approximately 0.9 p.u. during the AC voltage drop, and the power level is also 0.9 p.u.. Moreover, it recovers to the rated operation point within 0.1 s after the fault is cleared. This shows the effective tracking capability of the SAADR-PI controller and meets the requirements of actual engineering operations.

Similarly, by applying a phase-to-phase short circuit and a two-phase grounding fault to an AC system, the fault inductance is set to be 1.12 H and 0.95 H, respectively, and the system simulation waveforms are shown in Fig. 4(b) and (c). It can be seen that similar to a single-phase ground fault, the proposed algorithm can successfully suppress the occurrence of the first CF and continuous CF. Moreover, the initial operation power is restored within 0.1 s after the fault.

As the probability of CF is closely related to the initial fault time, it is necessary to examine the impact of different initial fault times on the performance of the control strategy.
The white marks in Figs. C1-C3 show that no CF occurs in the original CIGRE benchmark model. The green marks indicate that no CF occurs under the proposed control strategy. The yellow marks indicate that only the first CF occurs under the proposed control strategy. And the red marks indicate that a continuous CF occurs more than twice. It can be seen from the figure that continuous CF is most likely to occur between 4.006 s and 4.016 s because the valve is about to be commutated or is under the process of commutation. Therefore, the control strategy responds too late. For the rest of the time when the fault is quite severe, the voltage drop on the AC side makes it impossible to support the completion of the commutation, which will also result in the occurrence of continuous CF.

V. CONCLUSION

This study analyzes the characteristics of electric quantity changes after asymmetrical faults such as phase-to-ground on an inverter-side AC bus. Then, a method is proposed to suppress continuous CF based on ADRC. The conclusions are as follows.

1) After a fault occurs, abundant second-order harmonic components appear in the DC current and extinction angles of the DC system, causing the trigger angle to exhibit significant periodic fluctuations. This is the main cause of continuous CF in the system.

2) A control strategy for a discrete computer simulation is designed based on the ADRC theory. By improving the response rate and enhancing the robustness under external disturbances, the system can effectively suppress continuous CF and shorten the recovery time after system failure. The simulation results verify the effectiveness of the proposed algorithm.

APPENDIX A

This paper lists the critical ground impedances of the three algorithms for different faults and initial times. The initial time is 20 ms per cycle, with steps every 2 ms from 4 s to 4.018 s. The grounding reactance varies from 0.5 H to 1.5 H.

The grounding reactance varies from 0.5 H to 1.5 H.
Appendix B

The parameters of CIGRE HVDC benchmark model and SAADR-PI controller are given in Tables BI and BII, respectively.

### Table BI

| Parameter                          | Rectifier | Inverter |
|------------------------------------|-----------|----------|
| Rated AC voltage                   | 345 kV    | 230 kV   |
| Benchmark capacity                 | 100 MVA   | 100 MVA  |
| Rated DC voltage \(U_d\)           | 500 kV    | 500 kV   |
| Rated DC current \(I_d\)           | 2 kA      | 2 kA     |
| Transformer leakage resistance     | 0.18 p.u. | 0.18 p.u.|

| Parameter                          | Rectifier | Inverter |
|------------------------------------|-----------|----------|
| Converter station equivalent resistance \(x\) | 0.0342 p.u. | 0.03247 p.u. |
| Equivalent potential source impedance \((R+jL)\) | (3.737 + j0)Ω | (0.7406 + j11.461)Ω |
| System frequency                   | 50 Hz     | 50 Hz    |
| Minimum trigger angle \(\alpha\)   | 15°       | 15°      |
| Time constant                      | 0.02 s    | 0.05 s   |
TABLE BII
SELECTION OF SAADR-PI CONTROLLER PARAMETERS

| Control                | Controller submodule | Parameter name | Value |
|------------------------|----------------------|----------------|-------|
| Differential tracker   |                      | \( r \)        | 10    |
|                        |                      | \( h_a \)      | 0.01  |
|                        | Extended state observer | \( a_{01} \)   | 1     |
|                        |                      | \( a_{02} \)   | 0.5   |
|                        |                      | \( a_{03} \)   | 0.25  |
| Constant current control |                      | \( b_s \)      | -38   |
|                        | Extended state observer | \( \beta_{01} \) | 100   |
|                        |                      | \( \beta_{02} \) | 500   |
|                        |                      | \( \beta_{03} \) | 1200  |
|                        |                      | \( \delta_s \)  | 0.01  |
| Nonlinear feedback control law |                  | \( a_i \)        | 0.75  |
|                        |                      | \( a_2 \)       | 1.5   |
|                        |                      | \( k_s \)       | 0.25  |
|                        |                      | \( k_d \)       | 35    |
|                        |                      | \( \delta \)    | 0.5   |
| Differential tracker   |                      | \( r \)        | 2     |
|                        |                      | \( h_s \)      | 0.01  |
|                        | Extended state observer | \( a_{01} \)   | 1     |
|                        |                      | \( a_{02} \)   | 0.5   |
|                        |                      | \( b_s \)      | -30   |
|                        | Extended state observer | \( \beta_{01} \) | 575   |
|                        |                      | \( \beta_{02} \) | 1125  |
|                        |                      | \( \delta_s \)  | 0.01  |
| Constant extinction angle control |                  | \( a_i \)        | 0.75  |
|                        |                      | \( k_s \)       | 0.35  |
|                        |                      | \( \delta \)    | 0.5   |

APPENDIX C

Fig. C1. Statistics of simulation results of single-line-to-ground faults under different ground reactance and fault times.

Fig. C2. Statistics of simulation results of line-to-line faults under different ground reactance and fault times.

Fig. C3. Statistics of simulation results of two-line-to-ground faults under different ground reactance and fault times.

TABLE CI
CRITICAL GROUND IMPEDANCE BETWEEN ALGORITHMS FOR DIFFERENT FAULTS AND INITIAL TIMES

| Initial time | Single-phase grounding fault (H) | Two-phase short-circuit fault (H) | Two-phase short-circuit grounding fault (H) |
|--------------|----------------------------------|----------------------------------|-------------------------------------------|
|              | Traditional PI Virtual resistance | SAAADR-PI Traditional PI Virtual resistance | SAAADR-PI Traditional PI Virtual resistance | SAAADR-PI |
| 4.000        | 0.93 0.83 0.57                  | 1.26 1.18 1.02                  | 0.96 0.82 0.63                           |
| 4.002        | 0.84 0.81 0.67                  | 1.32 1.21 0.98                  | 1.03 0.78 0.68                           |
| 4.004        | 0.65 0.65 0.68                  | 1.22 1.18 1.10                  | 0.92 0.78 0.73                           |
| 4.006        | 0.87 0.79 0.73                  | 1.21 1.12 1.13                  | 0.92 0.83 0.79                           |
| 4.008        | 0.92 0.82 0.60                  | 1.14 1.05 0.91                  | 0.84 0.71 0.61                           |
| 4.010        | 0.89 0.77 0.61                  | 1.25 1.15 0.92                  | 0.97 0.80 0.60                           |
| 4.012        | 0.77 0.74 0.64                  | 1.27 1.20 0.94                  | 0.86 0.75 0.62                           |
| 4.014        | 0.69 0.68 0.72                  | 1.34 1.17 1.16                  | 1.07 0.72 0.70                           |
| 4.016        | 0.86 0.80 0.78                  | 1.26 1.18 1.15                  | 0.85 0.84 0.84                           |
| 4.018        | 0.92 0.76 0.61                  | 1.29 1.03 0.99                  | 0.96 0.73 0.62                           |
REFERENCES

[1] X. Zhou, S. Chen, Z. Lu et al., “Technology features of the new generation power system in China,” Proceedings of the CSEE, vol. 38, no. 7, pp. 1893-1904, Jul. 2018.

[2] T. An, C. Han, Y. Wu et al., “HVDC grid test models for different application scenarios and load flow studies,” Journal of Modern Power Systems and Clean Energy, vol. 5, no. 2, pp. 262-274, Jul. 2016.

[3] Y. Xue, X. Zhang, and C. Yang, “A continuous commutation failure suppression method based on self-adaptive auto-disturbance rejection controller,” IEEE Transactions on Power Delivery, vol. 33, no. 3, pp. 1448-1458, Jun. 2018.

[4] Y. Tang and C. Zheng, “Review on influencing factors of commutation failure in HVDC systems,” Proceedings of the CSEE, vol. 39, no. 2, pp. 499-513, Jan. 2019.

[5] T. Zhu, W. Ning, and K. Ou, “Discussion on commutation failure in HVDC transmission system,” Power System Protection and Control, vol. 36, no. 23, pp. 116-120, Dec. 2008.

[6] X. Li, S. Chen, T. Li et al., “Research on the periodic commutation failure by 1000 kV UHV transformer energizing for LinFeng HVDC Project,” Power System Technology, vol. 38, no. 10, pp. 2671-2679, Dec. 2014.

[7] Z. Wei, Y. Yuan, X. Lei et al., “Direct-current predictive control strategy for inhibiting commutation failure in HVDC converter,” IEEE Transactions on Power Systems, vol. 39, no. 5, pp. 2409-2417, Sept. 2014.

[8] H. Son and H. Kim, “An algorithm for effective mitigation of commutation failure in high-voltage direct-current systems,” IEEE Transactions on Power Delivery, vol. 31, no. 4, pp. 1437-1446, Aug. 2016.

[9] L. Wang, G. Wang, H. Li et al., “Risk evaluation of commutation failure in multi-infed HVDC systems under AC system fault conditions,” Automation of Electric Power Systems, vol. 35, no. 3, pp. 9-14, Mar. 2011.

[10] C. Guo, C. Li, Y. Liu et al., “A DC current limitation control method based on virtual-resistance to mitigate the continuous commutation failure for conventional HVDC,” Proceedings of the CSEE, vol. 36, no. 18, pp. 4930-4937, Sept. 2016.

[11] L. Liu, S. Lin, and Z. He, “A novel method based on virtual commutation area insufficient to mitigate the continuous commutation failure for HVDC,” Proceedings of the CSEE, vol. 38, no. 18, pp. 5361-5368, Jul. 2018.

[12] R. Li, Y. Li, and X. Chen, “A control method for suppressing the continuous commutation failure of HVDC transmission,” Proceedings of the CSEE, vol. 38, no.17, pp. 5029-5042, Jul. 2018.

[13] L. Jing, Bin Wang, X. Dong et al., “An overview of continuous commutation failure in HVDC transmission system,” Electric Power Automation Equipment, vol. 39, no. 9, Jan. 2019.

[14] X. Ni, C. Zhao, C. Guo et al., “Enhanced line commutated converter with embedded fully controlled sub-modules to mitigate commutation failures in high voltage direct current systems,” IET Power Electronics, vol. 9, no. 2, pp. 198-206, Oct. 2016.

[15] G. Zhang, Z. Liu, S. Yao et al., “Suppression of low-frequency oscillation in traction network of high-speed railway based on auto-disturbance rejection control,” IEEE Transactions on Transportation Electrification, vol. 2, no. 2, pp. 244-255, Jun. 2016.

[16] Y. Tao, S. Shen, D. Li et al., “Study on auto-disturbance-rejection control for HVDC system,” Automation of Electric Power Systems, vol. 26, no. 22, pp. 22-26, Nov. 2002.

[17] Y. Yuan, Z. Wei, X. Lei et al., “Survey of commutation failures in DC transmission systems,” Electric Power Automation Equipment, vol. 33, no. 11, pp. 140-147, Jan. 2013.

[18] X. Li, S. Chen, X. Lei et al., “Optimization of commutation failure prevention and automatic recovery for east China multi-infed high-voltage direct current system,” Automation of Electric Power Systems, vol. 39, no. 6, pp. 134-140, Jun. 2005.

[19] S. Mirsaedi and X. Dong, “An enhanced strategy to inhibit commutation failure in line-commutated converters,” IEEE Transactions on Industrial Electronics, vol. 67, no. 1, pp. 340-349, Jan. 2020.

[20] L. Zeng, Y. Li, Y. Zhang et al., “Research on mechanism and control strategy of continuous commutation failures in HVDC system caused by asymmetrical fault in inverter-side AC system,” Proceedings of the CSEE, vol. 39, no. 11, pp. 3159-3168, Jun. 2019.

[21] C. Fu, H. Rao, and X. Li, “HVDC 50 Hz and 100 Hz protection of AC/DC hybrid transmission system,” Automation of Electric Power Systems, vol. 32, no. 12, pp. 57-60, Dec. 2008.

[22] X. Xu, Y. Zou, and J. Guo, “Control system of cascade multilevel STATCOM based on auto-disturbance rejection controller,” Proceedings of the CSEE, vol. 27, no. 31, pp. 40-44, Nov. 2007.

[23] H. Li, J. Shang, Y. Chen et al., “The applications of nonlinear PI controller based on the fail function in the DC-DC converter,” Transactions of China Electrotechnical Society, vol. 29, no. 1, pp. 326-331, Sept. 2014.

[24] H. Huang, L. Wu, and J. Han. “A study of active disturbance rejection control on unit coordinated control system in thermal power plant,” Proceedings of the CSEE, vol. 24, no. 10, pp. 170-175, Oct. 2004.

[25] M. Szczechman, T. Wess, and C. V. Thio, “A benchmark model for HVDC system studies,” in Proceedings of International Conference on AC and DC Power Transmission, London, UK, Sept. 1991, pp. 374-378.

[26] Y. Sun, L. Peng, F. Ma et al., “Design a fuzzy controller to minimize the effect of HVDC commutation failure on power system,” IEEE Transactions on Power Systems, vol. 23, no. 1, pp. 100-107, Feb. 2008.

[27] C. Li, C. Liu, Z. Zhang et al., “Analysis of commutation failure in HVDC power transmission system considering prediction control of commutation failure and initial fault angle,” Automation of Electric Power Systems, vol. 42, no. 3, pp. 56-63, Mar. 2018.