STeP-CiM: Strain-Enabled Ternary Precision Computation-In-Memory Based on Non-Volatile 2D Piezoelectric Transistors

Niharika Thakuria*, Reena Elangovan, Sandeep K. Thirumala†, Anand Raghunathan and Sumeet K. Gupta

School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, United States

We proposed 2D piezoelectric FET (PeFET)-based compute-enabled non-volatile memory for ternary deep neural networks (DNNs). PeFETs hinge on ferroelectricity for bit storage and piezoelectricity for bit sensing, exhibiting inherently amenable features for computation-in-memory of dot products of weights and inputs in the signed ternary regime. PeFETs consist of a material with ferroelectric and piezoelectric properties coupled with a transition metal dichalcogenide channel. We utilized (a) ferroelectricity to store binary bits (0/1) in the form of polarization (−P/+P) and (b) polarization-dependent piezoelectricity to read the stored state by means of strain-induced bandgap change in the transition metal dichalcogenide channel. The unique read mechanism of PeFETs enables us to expand the traditional association of +P (−P) with low (high) resistance states to their dual high (low) resistance depending on read voltage. Specifically, we demonstrated that +P (−P) stored in PeFETs can be dynamically configured in (a) a low (high) resistance state for positive read voltages and (b) their dual high (low) resistance states for negative read voltages, without afflicting a read disturb. Such a feature, which we named as polarization-preserved piezoelectric effect reversal with dual voltage polarity (PiER), is unique to PeFETs and has not been shown in hitherto explored memories. We leveraged PiER to propose a Strain-enabled Ternary Precision Computation-in-Memory (STeP-CiM) cell with capabilities of computing the scalar product of the stored weight and input, both of which are represented with signed ternary precision. Furthermore, using multi-word line assertion of STeP-CiM cells, we achieved massively parallel computation of dot products of signed ternary inputs and weights. Our array-level analysis showed 91% lower delay and improvements of 15% and 91% in energy for in-memory multiply-and-accumulate operations compared to near-memory design approaches based on 2D FET-based SRAM and PeFET, respectively. We also analyzed the system-level implications of STeP-CiM by deploying it in a ternary DNN accelerator. STeP-CiM exhibits 6.11× to 8.91× average improvement in performance and 3.2× average improvement in energy over SRAM-based near-memory design. We also compared STeP-CiM to near-memory design based on PeFETs showing 5.67× to 6.13× average performance improvement and 6.07× average energy savings.

Keywords: deep neural network, ferroelectric, in-memory-computing, non-volatile memory, piezoelectric, ultralow precision, strain, ternary
1 INTRODUCTION

Deep neural networks (DNNs) have transformed the field of machine learning and are deployed in many real-world products and services (Lecun et al., 2015). However, enormous storage and computational demands limit their application in energy-constrained edge devices (Venkataramani et al., 2016). Precision reduction in DNNs has emerged as a popular approach for energy-efficient realization of hardware accelerators for these applications (Courbariaux and Bengio, 2015; Mishra et al., 2017; Choi et al., 2018; Colangelo et al., 2018; Wang et al., 2018). State-of-the-art DNN hardware for inference employs 8-bit precision, and recent algorithmic efforts have shown the pathway for aggressive scaling up to binary precision (Choi et al., 2018; Colangelo et al., 2018). However, accuracy suffers significantly at binary precision. Interestingly, ternary precision networks offer a near-optimal design point in the low precision regime with significant accuracy boost compared to binary DNNs (Li et al., 2016; Zhu et al., 2016) and large energy savings with mild accuracy loss compared to higher precision DNNs (Mishra et al., 2017; Wang et al., 2018). Due to these features, ternary precision networks have garnered interest for their hardware realizations (Jain et al., 2020; Thirumala et al., 2020). Ternary DNNs can be implemented using classical accelerator architectures (e.g., tensor processing unit and graphical processing unit) by employing specialized processing elements and on-chip scratchpads to improve energy efficiency, but they are nevertheless limited by memory bottleneck. In this regard, computing-in-memory (CiM) brings a new opportunity that can greatly enhance efficiency of DNN accelerators by reducing power-hungry data transfer between memory and processors.

1.1 Related Works on Low Precision Computing-In-Memory for DNNs

Several previous works have explored hardware realization of low-precision CiM for DNN workloads. For example, binary networks such as XNOR-RRAM (Sun et al., 2018) and XNOR-SRAM (Yin et al., 2020) feature large parallel vector-matrix multiplication capability, but they suffer from low accuracies due to aggressive quantization of weights and inputs to binary values. At the other end of the spectrum, DNNs with 4–8 bits have attained high accuracies, albeit at the cost of considerably increased energy consumption and reduction in throughput (Liu et al., 2015; Chi et al., 2016). In this regard, ternary DNNs are attractive as they achieve a remarkably large upswing in accuracy compared to the binary networks while significantly reducing the energy consumption compared to higher precision networks (Mishra et al., 2017; Wang et al., 2018). In other words, ternary DNNs yield a near-optimal design point in the context of energy-accuracy trade-offs for energy-constrained applications, which has motivated several ternary CiM designs. Yoo et al. (2019) proposed eDRAM-based ternary CiM. However, the repetitive refresh operations add burden to the energy-constrained edge devices. Emerging technologies such as resistive RAM (RRAM) (Chen et al., 2018; Liu et al., 2020; Doevenspeck et al., 2021) and spin transfer/orbit torque magnetic RAM (STT/SOT-MRAM) (Doevenspeck et al., 2020; Bian et al., 2021) are also being actively explored for ternary precision networks due to their high density and low leakage power. However, their power-hungry current driven write (Si et al., 2021) lowers their favorability as a candidate for ternary CiM hardware targeted for energy-constrained environments. The common aspect in all the aforementioned works is that they used signed ternary weights with binary inputs and do not attempt to exploit the accuracy benefits of pure signed ternary networks, that is, with weights $\{-1, 0, 1\}$ and inputs $\{-1, 0, 1\}$. Recent works have brought attention to hardware accelerator designs for pure signed ternary regime with static random access memory (SRAM) and non-volatile ferroelectric transistor–based DNN architectures (Jain et al., 2020; Thirumala et al., 2020). These works report high parallelism, low energy, and small accuracy loss, making a case for hardware architectures for signed ternary CiM. However, a downside of both designs is the requirement of hardware additions for achieving ternary CiM functionality. SRAM-based ternary CiM implementations, such as those by Jain et al. (2020), raise concerns for area efficiency and leakage energy. The use of non-volatile ferroelectric transistors in the ternary CiM design (Thirumala et al., 2020) remits area cost and leakage energy. However, existing ferroelectric-based non-volatile memories suffer from other disadvantages that are discussed subsequently.

1.2 Background of Ferroelectric-Based Memories

Ferroelectric RAM or FERAM (Kim et al., 2007) is one of the earliest memories based on ferroelectric materials. It utilizes a ferroelectric capacitor along with an access transistor in a 1T-1C configuration. FERAMs feature high density, large endurance, high retention, and electric field–driven write, which is more energy efficient compared to current-based write in other non-volatile memories (Si et al., 2021). However, it suffers from issues such as destructive read and low distinguishability between the memory states. Ferroelectric FETs (FEFETs), in which the ferroelectric material is integrated within the gate stack of a transistor (Yu et al., 2021), offer appealing attributes that mitigate the concerns of FERAMs. For instance, FEFETs feature separation of read-write paths, non-destructive read, and high distinguishability while retaining the benefits of electric field–driven write (Yu et al., 2021) and offering other advantages such as multilevel storage (Ni et al., 2018; Dutta et al., 2020; Kazemi et al., 2020; Liao et al., 2021). However, they are known to suffer from variability, endurance, and retention concerns due to traps at the ferroelectric–dielectric interface and depolarization fields in the ferroelectric. Moreover, it is challenging to scale their write voltage. In order to achieve write voltage reduction, ferroelectric-metal-FETs (FEMFETs) were proposed by Ni et al. (2018) and Kazemi et al. (2020) which connect a ferroelectric capacitor with the gate of a transistor, allowing independent optimization of the cross-sectional area of two components. This is helpful in scaling the write voltage to logic-compatible levels. The ferroelectric
capacitor can be formed directly on the gate stack or at the back-end of the line. In addition to write-voltage reduction, FEMFETs mitigate the variability concerns of FEFETs due to the presence of metal between the ferroelectric and the dielectric of the transistor, which addresses the trap-related issues (Ni et al., 2018; Kazemi et al., 2020). However, this inter-layer metal (ILM) is floating and therefore is susceptible to potential changes due to gate leakage, which leads to bit-sensing challenges (Thirumala and Gupta, 2018).

To address the issues of FERAM, FEFETs, and FEMFETs, while still retaining the advantages of electric field–driven write, we (Thakuria et al., 2020) had explored another flavor of a ferroelectric material–based memory called piezoelectric FET (PeFET). PeFET utilizes both ferroelectric and piezoelectric properties of the ferroelectric material. PeFET consists of a ferroelectric capacitor coupled with a 2D transition metal dichalcogenide (TMD) FET in a four-terminal structure with gate, drain, source, and back contacts. The capacitor is designed with a material exhibiting strong ferroelectric and piezoelectric properties. PeFET utilizes polarization retention of the ferroelectric capacitor for bit storage. Its write operation involves applying suitable voltage across the ferroelectric capacitor to switch the polarization, similar to that of an FERAM. Therefore, PeFETs inherit the advantages of low power electric field–driven switching, large endurance, and high retention. Also, since the ferroelectric layer is controlled by metal layers on both ends, it does not suffer from severe trap-related issues observed in FEFETs. For read, PeFETs employ a unique mechanism based on dynamic bandgap change in the TMD FET induced by voltage-dependent strain of the ferroelectric/piezoelectric capacitor. This leads non-destructive read and separation of read-write paths (discussed later).

Furthermore, there is no floating metal in PeFETs (unlike FEMFETs). This prevents issues related to gate leakage. One design challenge in PeFETs is limited distinguishability, which can be improved by choosing ferroelectric material exhibiting high piezoelectricity, for example, PZT-5H (Malakooti and Sodano, 2013) and TMD material with high sensitivity of bandgap change to pressure, for example, MoS2 (Peña-Álvarez et al., 2015). We use monolayer MoS2 in this work due to its high bandgap coefficient.

1.4 Contributions in This Work

In this study, we identified that the unique read mechanism of PeFET can be extended beyond standard memory implementation proposed in Thakuria et al. (2020). We build on this understanding to present PeFET-enabled signed ternary CiM design. The key contributions of this study are as follows:

1. We established through simulations that LRS of +P can be swapped to HRS while HRS of −P to LRS by reversing the polarity of applied voltage across the piezoelectric during sensing. We named this feature as polarization preserved piezoelectric effect reversal with dual voltage polarity (PiER).

2. We explored PiER for ternary input encoding. We show that PiER motivates exploration of PeFET-based non-volatile memory that naturally supports signed ternary CiM.

3. We proposed a ternary compute-enabled non-volatile memory (STeP-CiM) using PeFET and PiER functionality that performs scalar multiplication of signed inputs and weights without extra transistors.

4. We showed parallel in-memory dot product computation with STeP-CiM based on current sensing, as opposed to voltage sensing in the previous ternary designs by Jain et al. (2020) and...
Thakuria et al. (2020). We discussed the implications of current sensing for signed ternary GIM and evaluated the energy and delay of STeP-CiM in comparison to near-memory (NM) baselines based on PeFET (PeFET-NM) and SRAM (SRAM-NM).

5. We evaluated the system-level implications of STeP-CiM by implementing it in a DNN accelerator and quantify its energy, performance benefits and tradeoffs over PeFET-NM and SRAM-NM baseline designs.

2 DEVICE STRUCTURE, MATERIALS, AND METHODS OF MODELING AND SIMULATION

2.1 Device Structure and Operation of PeFET

PeFET is a four-terminal non-volatile device consisting of drain (D), gate (G), source (S), and back (B) contacts. We present the structure and schematic of a PeFET device in Figures 1A,B. Its non-volatility is enabled by a ferroelectric material (PE) positioned between G and B, which also functions as the write port of the device, as illustrated in Figure 1A. In addition to ferroelectricity, PE, which is PZT-5H in this work, exhibits good piezoelectric response (high piezoelectric coefficient value, $d_{33} = 630 \text{ p.m.}/\text{V}$) (Malakooti and Sodano, 2013) for successful sensing. On the other side of G, an oxide layer of Al2O3 is deposited and a 2D-TMD channel of monolayer MoS2 is grown over it. The monolayer MoS2 undergoes bandgap change caused by the transfer of polarization-induced strain from PE to TMD. We select MoS2 due to its high coefficient of bandgap change for applied pressure, $\alpha_{\text{TMD}} = 800 \text{ meV/GPa}$ (Peña-Álvarez et al., 2015).

PE stores binary bit information (1 or 0) in the form of stable polarization states (+P or −P). The polarization state is controlled by voltage at the write port or gate to back voltage ($V_{\text{GB}}$) as illustrated by Figures 1C–H. To write +P (logic 1), we apply $V_{\text{GB}} = V_{\text{DD}} > V_{\text{C}}$, where $V_{\text{C}}$ is the coercive voltage of PZT-5H (Figure 1C). $V_{\text{GB}} > V_{\text{C}}$ induced +P switching is shown by the polarization–electric field ($P$-$E$) response in Figure 1D. On the contrary, application of $V_{\text{GB}} < V_{\text{C}}$ causes polarization to switch to −P state (or logic 0), as signified in Figures 1F,G. At a structural level, a perovskite material such as PZT-5H exist in +P (or −P) polarized state due to upward (or downward) displacement of Ti4+/Zr4+ from their centrosymmetric position, as depicted in Figures 1E,H.

To read the stored polarization in PE, we apply a positive voltage ($V_R$) across G and B. We present a description of the read mechanism in PeFET through Figure 2. First, $V_R < |V_{\text{C}}|$ is applied to ensure that current state of polarization in PE is not disturbed. $V_R$ has the following role: (i) it actuates strain (piezoelectric effect) in the PE, which is in turn transduced to the TMD channel and (ii) simultaneously turns on the TMD channel. If +P had been stored in the PE, $V_R$ enhances charge separation along the direction of polarized charge, as shown in Figure 2A. This causes an increase in PE thickness ($\Delta t_{\text{PE}} > 0$) and yields positive strain ($S_{\text{PE}} = \frac{\Delta t_{\text{PE}}}{t_{\text{PE}}} > 0$). The experimentally characterized strain–electric field ($S$-$E$) response of PZT-5H
Hence, enhanced drain to source current (current as low/high resistance states (LRS/HRS), respectively. 

positive but lower than negative strain expands the bandgap (effect of reduced/expanded bandgap change leading to bandgap expansion toward the intrinsic value. The (responsible for dynamic modulation of bandgap in TMD (diminishes charge separation (to stress (highlighted in the 
P

Thakuria et al. STeP-CiM

To perform circuit simulations of PeFET, we employ a simulation framework that integrates HSPICE, COMSOL, and Verilog A–based models of various components in PeFETs. A representation of the modeling framework is provided in Figure 3. First, we discuss the HSPICE-based circuit-compatible model, Miller model, used for capturing the ferroelectric behavior of PE. The equivalent circuit of the PE is compatible model, Miller model, used for capturing the . First, we discuss the HSPICE-based circuit-compatible model, Miller model, used for capturing the ferroelectric behavior of PE. The equivalent circuit of the PE is compatible model, Miller model, used for capturing the ferroelectric behavior of PE. The equivalent circuit of the PE is compatible model, Miller model, used for capturing the ferroelectric behavior of PE. The equivalent circuit of the PE is compatible model, Miller model, used for capturing the .

2.2 Modeling and Simulation

To perform circuit simulations of PeFET, we employ a simulation framework that integrates HSPICE, COMSOL, and Verilog A–based models of various components in PeFETs. A representation of the modeling framework is provided in Figure 3. First, we discuss the HSPICE-based circuit-compatible model, Miller model, used for capturing the ferroelectric behavior of PE. The equivalent circuit of the PE is shown in Figure 3. We utilize Eqs 1, 2 to simulate the polarization–electric field switching behavior of PE. Figure 4A presents calibration of the simulated P-E characteristics with experimental characterization of PZT-5H by Malakooti and Sodano (2013). The hysteresis window of P-E response of PZT-5H is 18 kV/cm with $E_C = 9$ kV/cm (Malakooti and Sodano, 2013). The calibrated values of saturation polarization ($P_S$), remnant polarization ($P_R$), coercive electric field ($E_C$), and dielectric permittivity ($\varepsilon_{PE}$) used in our model are provided in Table 1. The polarization switching delay, $\tau_{PE}$, is incorporated using a resistor ($R_{PE}$)—capacitor ($C_{PE}$) network (Figure 3), wherein $R_{PE} = \frac{P_{PE}}{C_{PE}}$ and $C_{PE}$ is given by Eq. 3. For thickness of PE used in this work ($t_{PE} = 600$ nm), $V_{CE} = E_C \times t_{PE} \sim 0.54$ V. Based on this, we select the write voltage of PeFET to be $V_{GW} = 0.8 \, \text{V} > V_C$. We use $\tau_{PE} = 1.8$ ns, as reported by Larsen et al. (1991) for PZT.

\[ P = P_S \tanh \left( \frac{E \pm E_C}{2\delta} \right) + \varepsilon_{PE} P_S, \]  
\[ \delta = a \left[ \ln \left( \frac{P_S + P_R}{P_S - P_R} \right) \right]^{-1}, \]  
\[ C_{PE} = A_{PE} \left( \frac{dP}{dE} \right). \]  

Next, we model a 3D structure of PeFET in COMSOL Multiphysics Suite (Figure 3) that integrates solid mechanics, electrostatics, and their couplings using Eqs 4–7. Using this model, we analyze piezoelectric effect in PE and transduction of stress to 2D-TMD during read. We employ strain–charge Eqs 4, 5 to our 100 nm × 180 nm × 600 nm PE composed of PZT-5H. To obtain strain in PE ($\varepsilon_{PE}$), we provide $V_R = 0.4 \, \text{V}$ to the gate contact (labeled as 7 in Figure 4B). Therefore, $E$ across PE = $V_{GW}/t_{PE} = 6.7 \, \text{kV/cm}$. $E$ translates to strain by means of piezoelectric coupling coefficients, $d$. We use parameter values of $d$ and $d_{ij}$ that are reported in Malakooti and Sodano (2013) based on experimentally characterized strain vs. electric field response of PZT-5H. Stress in PE $\sigma_{PE}$ (Eq. 4), generated due to interactions of...
various materials in the model (Eq. 7), contribute to $S_{PE}$ by means of the compliance parameter, $s_E$. Electric displacement field, $D$, caused by $\sigma_{PE}$ and $E$ is modeled using Eq. 5.

$$S_{PE} = s_E \sigma_{PE} + d^T E,$$

(4)

$$D = d \sigma_{PE} + \epsilon_0 \epsilon_r^T \sigma_{PE},$$

(5)

$$\nabla \cdot D = \rho,$$

(6)

$$\nabla \cdot \sigma_{PE} = 0.$$

(7)

Furthermore, to boost efficiency of transduction of stress from PE ($\sigma_{PE}$) to TMD ($\sigma_{TMD}$), we incorporate the hammer and nail effect. Hammer and nail is effective when the area of nail/2D-TMD ($A_{TMD}$) is sufficiently smaller than that of PE ($A_{PE}$), that is, $A_{TMD} < A_{PE}$. Smaller $A_{TMD}$ than $A_{PE}$ allows stress from PE (hammer labeled as 8 in Figure 4B) to be better localized to TMD that lies above the nail (labeled 3, 7 in Figure 4B), thereby facilitating efficient transfer. We define a device parameter $\kappa$ in Eqs 8, 9 to help us later analysis of this principle.

---

**FIGURE 3** | HSPICE-compatible model of PeFET formed by integrating (i) Miller model of polarization–electrical field behavior of PE, (ii) 3D COMSOL model of PeFET simulating pressure in PE and its transduction to TMD on application of gate voltage, and (iii) electrostatics and transport model of TMD augmented with bandgap modulation behavior.

**FIGURE 4** | (A) Calibration of simulated polarization-electrical response with experiments. (B) 3D COMSOL model of PeFET with components labeled, their material specification, and top view of PeFET signifying hammer which is the top surface area of PE (8) and nail which is the gate below active MoS2 (7). Pressure in MoS2 in the active/nail region is ~11x higher than PE.
TABLE 1 | Parameters used in the PeFET model.

| Parameter | Value | References |
|-----------|-------|------------|
| Remnant polarization of PZT-5H, \( P_r \) [C/m²] | 0.32 | Malakooti and Sodano, (2013) |
| Saturation polarization of PZT-5H, \( P_s \) [C/m²] | 0.35 |  |
| Coercive electric field of PZT-5H, \( E_c \) [kV/cm] | 9 |  |
| Dielectric constant of PZT-5H, \( \epsilon_r \) | 4000 |  |
| Out-of-plane piezoelectric coupling coefficient of PZT-5H, \( d_{33} \) [pm/V] | 650 |  |
| In-plane piezoelectric coupling coefficient of PZT-5H, \( d_{31} \) [pm/V] | -320 |  |
| Polarization switching time, \( t_{PW} \) [ns] | 1.8 |  |
| Thickness of monolayer MoS₂, \( t_{TMD} \) [nm] | 0.65 |  |
| Bandgap of monolayer MoS₂, \( E_G \) [eV] | 1.5 |  |
| Mobility of monolayer MoS₂, \( \mu \) [cm²/Vs] | 90 | Hosseini et al. (2015); Yu et al. (2017) |
| Contact resistance, \( R_C \) [Ω] | 200 | Schulman et al. (2018) |
| Thickness of PZT-5H, \( t_{OX} \) [nm] | 300 |  |
| Area of hammer, \( A_{Ham} (L_{PE} \times W_{PE}) \) [nm²] | 100 × 180 |  |
| Area of active MoS₂/nail beneath MoS₂, \( A_{TMD} (L_{TMD} \times W_{TMD}) \) [nm²] | 20 × 20 |  |
| Thickness of nail, \( t_{nail} \) [nm] | 10 |  |
| Thickness of Al₂O₃ used as gate oxide, \( t_{Gu} \) [nm] | 3 |  |
| Permittivity of Al₂O₃ used as gate oxide, \( \epsilon_r \) | 12.5 |  |
| Length of source/drain contacts, \( L_{SD} \) [nm] | 40 |  |
| Supply/drain/write voltage, \( V_{DD} \) [V] | 0.8 |  |
| Gate voltage during read/compute, \( V_{GS} \) [V] | 0.4 |  |

\[
\kappa = \frac{A_{TMD}}{A_{PE}} \quad (8)
\]
\[
= \frac{L_{TMD}W_{TMD}}{L_{PE}W_{PE}} < 1. \quad (9)
\]

Here, \( L_{TMD} = 20 \text{ nm} \) is the feature size of PeFET and \( W_{TMD} \) is the width of TMD. We use minimum width of TMD as per design rules, \( W_{PE} = W_{TMD} = 1.5 \times L_{TMD} = 30 \text{ nm} \), to maintain low \( \kappa \) and maximize \( \sigma_{TMD} \). We choose a wide PE \( (W_{PE}) \) while leveraging the total device length of PeFET including contacts for \( L_{PE} \). Such a design consideration allows us to achieve \( L_{PE} = 100 \text{ nm} > L_{TMD} \) that assists in further diminishing \( \kappa \), without incurring additional overhead. Details about \( W_{PE} \) are provided in Section 3.1. Moreover, we choose metals with high stiffness (e.g., Pd and Cr) for the gate (beneath the nail) and bottom contact of PE and source/drain contacts (Figure 4B). We surround the PeFET including the source/drain contacts and TMD with an encapsulant material that has high elastic modulus (e.g., Al₂O₃) (Schulman Daniel S., 2019). The purpose of the capping layer is to restrain the expansion of the whole PE/gate stack/TMD structure (Newns et al., 2012). By constraining the TMD from the top, it helps to localize the piezoelectricity-induced strain in PE toward compressing the TMD material (via the gate by stack).

We use \( \sigma_{TMD} \) obtained from the COMSOL model as input to the Verilog A model of 2D-TMD FET. This model first converts \( \sigma_{TMD} \) to a bandgap change, \( \Delta E_G = \alpha_{TMD} \sigma_{TMD} \), where \( \alpha_{TMD} \) is the bandgap coefficient of TMD (Table 1). We use a capacitive network-based model (Suryavanshi and Pop, 2016) modified for a back-gated device to model the electrostatics of the 2D FET. The charge density and source/drain quasi-Fermi level of a TMD material are self-consistently solved in the model (Suryavanshi and Pop, 2016). We incorporate the effect of bandgap modulation \( (\Delta E_G) \) induced by transduction of piezoelectric strain (Eq. 10) in the calculation for quasi-Fermi level. Next, the continuity equation is used to derive drain to source current of TMD (Suryavanshi and Pop, 2016). The drain to source current (Eq. 11) reflects not only the effect of electrostatics but also that of bandgap modulation in PeFET device characteristics.

\[
E_G = E_0 - \Delta E_G, \quad (10)
\]
\[
I_{DS} = f (E_G, V_{GS}, V_{DS}), \quad (11)
\]

where \( E_0 \) is the bandgap of TMD at zero gate to back voltage. Finally, the HSPICE compatible model of PeFET is a combination of Miller equation for PE/FE with the polarization-induced piezoelectric response incorporated 2D-TMD FET model. The parameters used in our simulations are based on prior literature and experiments (Table 1).

3 CHARACTERISTICS OF 2D PIEZOELECTRIC FET

3.1 Strain Transfer Through the Hammer-and-Nail Principle

To analyze the hammer and nail principle in our 3D COMSOL model of PeFET (Figure 4B), we use \( W_{PE} = 180 \text{ nm} \) that results in \( \kappa = 0.03 < 1 \) according to Eq. 9. We show \(-11\times\) increase in \( \sigma_{TMD} \) compared to \( \sigma_{PE} \) for \( V_R = V_{GB} = 0.4 \text{ V} \) in Figure 4B. At this \( V_R \), \( \sigma_{TMD} \) causes bandgap of TMD to decrease (increase) by 48.4 mV when \( PE \) is in +P/-P state.

Tuning of \( \kappa \) enables design time optimization of the distinguishability of memory states in PeFET. We know from Section 2.1 that positive stress appears in a +P polarized PeFET on application of \( V_{GB} = V_R \). By decreasing \( \kappa \), we further enhance the hammer and nail effect or localization of positive stress on...
TMD. As a result, resistance of TMD decreases to a greater extent. Hence, \( I_{\text{LRS}} \) increases. Contrarily, for \(-P\), negative stress caused by \( V_{B} \) is accentuated for smaller \( \kappa \). This results in a more resistive HRS in TMD (\( I_{\text{HRS}} \) decreases). The combined effect of improved \( I_{\text{LRS}} \) and diminished \( I_{\text{HRS}} \) improves distinguishability (= \( I_{\text{LRS}}/I_{\text{HRS}} \)) significantly. According to our approach in Section 2.2, we increase \( W_{PE} \) keeping other dimensions fixed, to achieve lower \( \kappa \). This leads to a tradeoff between improved distinguishability and area increase which, in turn, can potentially increase latency and energy. Considering these aspects, we design our PeFET here with \( \kappa = 0.03 \) that provides us with a distinguishability of 5× (details in next section) and sufficient drain current for desirable sense margin for dot product computations (elaborate discussion in Section 5.3).

3.2 Device Characteristics of PeFET

Let us start with a brief discussion on the biases required for ±P storage in PeFET. To write +P (or 1), we provide \( V_{GB} \) with 0.8 V = \( V_{DD} > V_{C} \) of PZT-5H (= 0.54 V at \( t_{PE} \) of 600 nm as per Figure 4A). Similarly, \(-P\) (0) is stored at \( V_{GB} = -0.8 \text{ V} < -V_{C} \).

Now, we divulge into the polarization/strain-dependent transfer characteristics (\( I_{DS}/V_{GS} \)) of PeFET. To avoid polarization switching while obtaining transfer characteristics, we apply a positive gate voltage \( V_{G} = V_{R} = 0.4 \text{ V} \) (< \( V_{C} \) of PZT-5H = 0.54 V at \( t_{PE} = 600 \text{ nm} \)) while the back contact (\( V_{B} \)) is kept at 0 V akin to Figure 5A. Note that \( V_{B} \) at the gate turns on the channel (controls electrostatics) while triggering piezoelectric response by dint of \( V_{GB} = V_{R} \) across PE. For comparison, we also simulate a device with \( V_{GB} = 0 \) (sweeping \( V_{G} \) and \( V_{B} \) at the same time), from which we obtain polarization-independent nominal transfer characteristics of MoS\(_2\)-based 2D FET.

When \( V_{GB} = V_{R} = 0.4 \text{ V} \) is applied, PeFET with +P undergoes positive strain in PE (follow gray arrow in Figure 5B) that results in bandgap reduction \( \Delta E_{G} = 48.4 \text{ mV} \), yielding 2.3× enhanced \( I_{DS} \) (= \( I_{\text{LRS}} \)) compared to the baseline (MoS\(_2\)-FET with \( V_{GB} = 0 \)), as shown in Figure 5C. Contrarily, when a \(-P\) state PeFET receives the same \( V_{R} \), \( I_{DS} \) diminishes by 2.2× compared to baseline which we refer to as \( I_{\text{HRS}} \) (Figure 5C). This is because of negative strain (follow orange arrow in Figure 5B) in PE, which ultimately reflects as increase of bandgap toward the intrinsic value. Note that these results correspond to \( V_{DS} = 0.8 \text{ V} \) and = 0.03. Overall, the distinguishability or \( I_{\text{LRS}}/I_{\text{HRS}} = 5\times \).

Let us now present the PiER characteristics of PeFETs, which is associated with the dependence of PeFET characteristics on the polarity of \( V_{GB} \) and eventually enables us to design signed ternary CM.

3.3 Polarization Preserved Piezoelectric Effect Reversal With Dual Voltage Polarity

Until now, our analyses focused on piezoelectric response generated when PE is subjected to \( V_{GB} = V_{R} > 0 \). Recall that we maintain \( V_{B} = 0 \), while sweeping \( V_{G} \) to \( V_{R} \) to achieve the same. With this bias, PeFET in +P yields LRS whereas \(-P\) leads to HRS (Figure 5C).

Interestingly, the sensed resistance states with ±P are reversed when voltage across PE is negative, that is, \( V_{GB} = -V_{R} < 0 \). Again, since \( V_{R} < |V_{C}| \), stored state of polarization is undisturbed. For
the same polarization stored in PE, negative V_GB induces opposite piezoelectric response in PE compared to positive V_GB. This allows the same polarization to induce opposite resistance states in TMD for V_GB = –V_R compared to V_GB = V_R. Note that we bias V_G = V_R = V_DD/2 and V_B = V_DD, respectively, such that V_GB = –V_DD/2 = –V_R, also illustrated in Figure 5D. Since V_G controls electrostatics in TMD apart from piezoelectricity in PE, we ensure that a positive gate voltage greater than the device threshold voltage is applied to keep the PeFET ON even when V_GB < 0.

We elucidate the reversal of piezoelectric effect and its impact on the TMD resistance now. Let the stored polarization in PE be –P. When V_GB = –V_R, charge separation occurs in the same direction as that of initial polarization. This causes t_PE to elongate, thereby generating positive strain in PE for –P (follow gray arrow in Figure 5E). We know from our previous understanding that bandgap reduction of TMD occurs when it elongates, thereby requiring the positive strain in PE for V_GB < 0.

We summarize this discussion in Table 2.

From our analysis of PeFET device characteristics in PIERCe configuration (Figure 5F: V_G = 0.4 V, V_B = 0.8 V, and V_GB = –0.4 V), we observe that PeFET with –P exhibit 3× larger drain current (I_LRS) whereas that with +P shows 2.2× lower drain current (I_HRS) compared to baseline (i.e., PeFET without bandgap modulation: V_GB = 0). Overall, distinguishability –3× is achieved, which is similar to that for read described in Section 3.2, but with polarization state mapping to LRS and HRS swapped.

Note that we use strain-independent electron mobility, μ_e = 90 cm²/Vs for MoS2 in our PeFET model (Hosseini et al., 2015; Yu et al., 2017). However, studies have shown that mobility of MoS2 improves (degrades) subject to positive (negative) uniaxial strain such as that experienced by PeFET (Hosseini et al., 2015). Note that in PeFET, LRS and HRS are outcome of positive and negative strain, respectively. This implies improvement of I_LRS (due to enhanced μ_e) and degradation of I_HRS (caused by lowered μ_e). Consequently, a higher distinguishability of PeFET may be expected than the reported value in this work.

4 TERNARY COMPUTE-ENABLED MEMORY BASED ON PEFET

In this section, we propose a PeFET-based non-volatile memory with the capability to perform dot product computations in the signed ternary regime. We refer to the proposed memory as Strain-enabled Ternary Precision Computation-in-Memory (STeP-CiM).

4.1 STeP-CiM Cell

STeP-CiM presented in Figures 6A,B consists of two PeFET-based bit cells (M1 and M2). M1 and M2 store bit information (1/0) in the form of +P/–P polarization. M1 and M2 use 2D TMD FET-based access transistors (AX1, AX2, RAX1, and RAX2) that are switched on/off using word line (WL). Access transistors AX1 and AX2 connect bit lines BL1 and BL2 with the gate terminals (G1 and G2) of the respective PeFETs M1 and M2. Recall that the gate terminal is a common control knob for the channel of the 2D-TMD FET and PE in M1/M2. Hence, BL1 and BL2 can actuate ferroelectric switching for read as well as piezoelectric response in PE for read/compute depending on the voltage they are driven to. The bias conditions of BL1/BL2 and impact on write-read-compute operation are discussed in detail in Section 4.2.2. (Figure 6). Note that RAX1 and RAX2 are read access transistors that connect drains (D1 and D2) of PeFETs in M1 and M2 to read bit lines RBL1 and RBL2, respectively. The back terminals of PeFETs in M1 and M2 are shared and connected to compute word line, CWL. Read and compute are achieved by sensing strain-induced resistance changes in the PeFETs (more in Section 4.2.2 and Section 5) in terms of RBL1 and RBL2 currents. During hold, voltages of BL1, BL2, RBL1, RBL2, CWL, and WL are 0 V.

It should be noted that M1/M2 of STeP-CiM cell can be used as standard memory with binary storage. Hence, STeP-CiM cell can be reconfigured to serve as a standard memory (with 2 bit cells) or a compute-enabled memory for ternary precision as per application needs (further discussion on this in Section 6). Using two access transistors (such as AX1 and RAX1 in M1) does not lead to any area penalty in the layout shown in Figure 6C. This is because the layout area is dictated by the PeFET footprint arising from the wide PE requirement for hammer and nail effect. As per our layout analysis, both AX and RAX can be accommodated within the PE layout area.

### Table 2: Summary of bias conditions and the PeFET resistance state with PIERRe and PIERCe modes.

| Mode      | Operation           | Gate voltage (V_G = V_m) | Back contact voltage (V_B) | Voltage across PE (V_GaL) | Sensed resistance of PeFET with +P | Sensed resistance of PeFET with –P |
|-----------|---------------------|--------------------------|-----------------------------|---------------------------|-----------------------------------|-----------------------------------|
| PIERRe    | Read/compute        | 0.4                      | 0                           | 0.4 V = V_R ↑              | E_R ↓: LRS                         | E_R ↓: HRS                         |
| PIERCe    | Signed ternary compute | 0.4                      | 0.8                         | –0.4 V = –V_R ↓             | E_R ↓: HRS                         | E_R ↓: LRS                         |
The access transistors in STeP-CiM cell (AX₁, AX₂, RAX₁, and RAX₂) serve two other purposes, in addition to achieving selective access to the cells in a memory array. First, AX₁/AX₂ of the un-accessed cells disconnect BL₁/2 from the respective PE capacitance, which is large due to high dielectric permittivity of PZT-5H, ε_CPE = 4000 (Malakooti and sodano., 2013). This averts the increase in the total BL capacitance due to large PE capacitance (C_PE) and improves write energy efficiency and performance. Second, RAX₁/RAX₂ provides means to disconnect un-accessed PeFET from RBLs thereby avoiding unwanted RBL currents. It is an important aspect in this design as floating gate terminals of PeFETs in the un-accessed cells (disconnected from BL₁/2 by AX₁/AX₂) may develop a potential greater than the threshold voltage of TMD FET due to noise and leakage, leading to spurious currents on RBLs. The advantage of using two access transistors (AX and RAX) per PeFET is decoupling of write and read/compute operations, which enhances the design margins, especially for the dot product computation. With this background, we now describe the write and read operations next, and CiM operations in the subsequent section.

4.2 Write and Read Operations of STeP-CiM Cell

4.2.1 Write

The encoding for signed ternary weights stored in a STeP-CiM cell is provided in Table 3A. To store ternary “1” in STeP-CiM, +P and −P are written in M₁ and M₂ as per Table 3A. This operation is depicted by Figures 6D–F. First, BL₁ is driven to V_DD > V_C and BL₂ to 0 V. RBL₁/2 are kept at 0 V. Next, WL is asserted to −P to −P polarization switching when V_GB = 0.8 V > V_C and (F) +P → −P polarization switching when V_GB = −0.8 V < V_C. +P and −P states being written to M₁ and M₂ constitute ternary storage of W = +1.

4.2.2 Read

In order to sense the stored polarization value in the STeP-CiM cell, a positive V_GB (>) V_R < V_C) need to be applied across the PEs of M₁ and M₂ for them to be in PiERRe condition (refer to Table 2). Moreover, gates G₁ and G₂ of M₁ and M₂ should receive V_R for PeFETs to conduct. To achieve this, we drive BL₁

![Diagram](image-url)
TABLE 3 | Signed ternary scheme of \{-1, 0, 1\} in (A) weights (W) represented in terms of polarization stored in PeFETs M₁ and M₂. (B) Sensed states of weights. (C) Inputs (I) encoded utilizing biases in word line (WL) and read word line (CWL). It should be noted that the inputs place PeFETs M₁ and M₂ into different resistance regimes, \textit{PiERCe} and \textit{PiERRe}. (D) Outputs (O) used for MAC computation in STeP-CiM. Subtracted currents on read bit lines RBL₁ and RBL₂ signify ternary outputs. (E) Truth table of the scalar product in the signed ternary regime using STeP-CiM.

(A) Weight (W) encoding

| M₁  | M₂  | W  | \(I_{\text{RBL1}}\) (for M₁) | \(I_{\text{RBL2}}\) (for M₂) |
|-----|-----|----|-------------------------------|-------------------------------|
| -P  | -P  | 0  | \(l_{\text{ERS}}\)           | \(l_{\text{ERS}}\)           |
| +P  | -P  | 1  | \(l_{\text{ERS}}\)           | \(l_{\text{ERS}}\)           |
| -P  | +P  | -1 | \(l_{\text{ERS}}\)           | \(l_{\text{ERS}}\)           |

(B) Read current (\textit{PiERRe} mode) for weights in (A)

| WL | CWL | I  | \(I_{\text{RBL1}}\) | \(I_{\text{RBL2}}\) | \(I_{\text{RBL1}} - I_{\text{RBL2}}\) | O  |
|----|-----|----|-----------------|-----------------|-------------------------|----|
| 0  | 0   | 0  | 0               | 0               | 0                       | 0  |
| 0  | VDD | 1  | \(l_{\text{ERS}}\) | \(l_{\text{ERS}}\) | 0                       | 0  |
| VDD| VDD | -1 | \(l_{\text{ERS}}\) | \(l_{\text{ERS}}\) | \(l_{\text{ERS}} - l_{\text{ERS}}\) | 1  |

(C) Input (I) encoding

| WL | CWL | I  | \(I_{\text{RBL1}}\) | \(I_{\text{RBL2}}\) |
|----|-----|----|-----------------|-----------------|
| 0  | 0   | 0  | 0               | 0               |
| 0  | VDD | 1  | \(l_{\text{ERS}}\) | \(l_{\text{ERS}}\) |
| VDD| VDD | -1 | \(l_{\text{ERS}}\) | \(l_{\text{ERS}}\) |

(D) Output (O) encoding in terms of \(I_{\text{RBL1}} - I_{\text{RBL2}}\)

| WL | CWL | I  | \(I_{\text{RBL1}}\) | \(I_{\text{RBL2}}\) | \(I_{\text{RBL1}} - I_{\text{RBL2}}\) | O  |
|----|-----|----|-----------------|-----------------|-------------------------|----|
| 0  | 0   | 0  | 0               | 0               | 0                       | 0  |
| 0  | VDD | 1  | \(l_{\text{ERS}}\) | \(l_{\text{ERS}}\) | \(l_{\text{ERS}} - l_{\text{ERS}}\) | 1  |
| VDD| VDD | -1 | \(l_{\text{ERS}}\) | \(l_{\text{ERS}}\) | \(l_{\text{ERS}} - l_{\text{ERS}}\) | -1 |

(E) Truth table of the scalar product (\(I \times W = 0\)) in the signed ternary regime using STeP-CiM

| WL | CWL | I  | M₁  | M₂  | W  | \(I_{\text{RBL1}}\) | \(I_{\text{RBL2}}\) | \(I_{\text{RBL1}} - I_{\text{RBL2}}\) | O  |
|----|-----|----|-----|-----|----|-----------------|-----------------|-------------------------|----|
| 0  | 0   | 0  | -P  | -P  | 0  | 0               | 0               | 0                       | 0  |
| 0  | VDD | 1  | -P  | -P  | 0  | \(l_{\text{ERS}}\) | \(l_{\text{ERS}}\) | \(l_{\text{ERS}} - l_{\text{ERS}}\) | 1  |
| VDD| VDD | -1 | -P  | +P  | -1 | \(l_{\text{ERS}}\) | \(l_{\text{ERS}}\) | \(l_{\text{ERS}} - l_{\text{ERS}}\) | -1 |
and BL2 to $V_R = 0.4$ V while CWL is kept at 0 V. In addition, RBL1 and RBL2 are switched to $V_{DD} = 0.8$ V to facilitate drain to source conduction of PeFETs. The schematic with biases for the read operation and waveform are demonstrated in Figures 7A,B.

On asserting WL with $V_{DD} = 0.8$ V, $V_{GB} = V_{BL1/BL2} - V_{CWL} = 0.4$ V for both $M_1$ and $M_2$. Let us explore the sensing of ternary “1”. In this case, as $+P$ is stored in $M_1$, bandgap reduces ($\Delta E_G < 0$) in response to $V_{GB} = 0.4$ V and $I_{LRS}$ is sensed on RBL1 (corroborating with Table 2). Contrarily, for $-P$ in $M_2$, bandgap expands with $V_{GB}$, that is, $\Delta E_G > 0$ (dotted line of Figure 7A), leading to increased resistance of $M_2$ or $I_{HRS}$ on RBL2. $I_{LRS}$ on RBL1 and $I_{HRS}$ on RBL2 indicate ternary “1” storage, as also listed in Table 3B. For ternary “−1” (−$P$ in $M_1$ and $+P$ in $M_2$), we obtain $I_{HRS}$ on RBL1 and $I_{LRS}$ on RBL2. For ternary “0”, which is encoded by −$P$ in both $M_1$ and $M_2$, $I_{HRS}$ is observed on RBL1 and RBL2.

4.3 Segmented Architecture of STeP-CiM

If standard memory array architecture is followed for STeP-CiM cell wherein CWL runs throughout the row, $C_{Pe}$ from all cells in the row add to CWL capacitance. This could lead to large energy overheads (Thakuria and Gupta, 2022), since $C_{Pe}$ for PZT-5H is large (as discussed before). To mitigate this, we design an array for STeP-CiM that employs segmentation similar to FERAMs (Rickes et al., 2002). Figure 8 illustrates
the segmented array architecture of STeP-CiM-based cells. Segmentation may not be required for CiM in DNNs that utilize high parallelism by computing the dot products for all the columns simultaneously. However, if this proposed array is used as a standard memory (as discussed before), segmentation will be important for high energy efficiency, especially in edge devices. Therefore, we employ the segmented architecture with an objective to support the reconfiguration of the proposed design from a compute-enabled ternary memory for DNNs to a standard memory, as per the application needs.

A segment in the segmented array (Thakuria and Gupta, 2022) is sized as 64 × 256 (Figure 8). Each segment has an exclusive global plate line (GPL) that runs along the column direction. GPL acts as an input to buffers in each local row of the segment. The output of the buffers is used to drive a local read word line LCWL for each local row comprised of 64 STeP-CiM cells. Notice that, the capacitance on LCWL is from $C_{PE}$ of 64 STeP-CiM cells instead of the entire row, which enhances the energy efficiency. WL provides the supply voltage to the buffers and also activates access transistors of each STeP-CiM in the accessed segment. Bit lines $BL_1$, $BL_2$, $RBL_1$, and $RBL_2$ run along the column. The 64 STeP-CiM cells in a segmented row are accessed simultaneously for read and write.

Appropriate biasing of GPL during write and read operations is important to ensure that LCWL voltage is identical to CWL voltage discussed in Section 4.2. For write, we apply the two phase $0 \rightarrow V_{DD}$ signal to GPL, instead of CWL in Section 4.2.1. When WL is asserted with $V_{DD} + V_{TH}$, LCWL is driven to $0 \rightarrow V_{DD} + V_{TH}$ by the active buffers connected to GPL and LCWL. $V_{GB} = V_{DD}$ in $\Phi_1$ and $-P \rightarrow +P$ write occurs, while $+P \rightarrow -P$ occurs in $\Phi_2$ when $V_{GB} = -V_{DD}$, similar to Section 4.2.1. During read, GPL voltage is 0 V with WL = $V_{DD}$ such that LCWL is at 0, as in Section 4.2.2. Other lines are biased in an identical fashion as described in Section 4.2.1 (for write) and Section 4.2.2 (for read). WL is de-asserted for all un-accessed rows of an accessed segment. An unaccessed segment is put on hold by pulling its GPL, WLs (other than that of the row accessed by another segment) and all RBLs, BLs to 0 V.

5 IN-MEMORY TERNARY COMPUTATION USING STEP-CiM

In this section, we explain ternary in-memory scalar multiplication and dot product computation using STeP-CiM. We target signed ternary precision for weights, inputs, and the scalar product having values {−1, 0, 1} (Li et al., 2016). As discussed in Section 4.2.1, combination of polarization states of $M_1$ and $M_2$ in STeP-CiM constitute a ternary weight (Table 3A). The ternary inputs encoded with WL and CWL voltages to utilize the resistance states of both conditions, $PiERRe$ (CWL = 0) and $PiERCe$ (CWL = $V_{DD}$ = 0.8 V), are indicated in Table 3A. More details on this are as follows. $BL_1$ and $BL_2$ are driven to $V_{DD} = 0.4$ V so that $V_{GB} < |V_C|$ appears across PE of $M_1$ and $M_2$ (similar to Section 4.2.2). RBL$_1$ and RBL$_2$ are driven to $V_{DD}$ during compute. In accordance with the ternary weights and applied input, different instances of $RBL_1$ and $RBL_2$ currents ($I_{RBL1}$ and $I_{RBL2}$) are observed. Finally, the scalar product or output is obtained as $O = I_{RBL1} - I_{RBL2}$. Notice from Table 3D that $O = \{-1, 0, 1\}$ is interpreted as $\{(I_{RHS} - I_{LRS}), 0, (I_{LRS} - I_{HRS})\}$, respectively.

5.1 Ternary Scalar Multiplication Using STeP-CiM

Before delving into details of ternary scalar multiplication with STeP-CiM, we elaborate on what the input encoding ($I$) in Table 3C represents in terms of resistance states. Subsequently, we evaluate examples of ternary scalar multiplication. The truth table for scalar product is available in Table 3E.

5.1.1 Ternary input ($I$) = +1

$I = +1$ corresponds to CWL = 0 and WL being asserted with $V_{DD}$. With $BL_1$ and $BL_2$ being $V_R$ during compute (as mentioned before), we have $V_{GBL1} = V_{BL1} - V_{CW1} = V_R$ for $I = +1$. Note that $V_{GB}$, being a positive voltage here, puts PeFETs in $PiERRe$ resistance regime (corroborating with Table 2). That is, $+P$ is read
as LRS ($I_{LRS}$) and −P as HRS ($I_{HRS}$). With this background, we elaborate the scalar products for different weight ($W$) conditions with $I = +1$ (for which PeFETs are in PiEERe). Please refer to Table 3E for further clarity on the descriptions of $W$, $I$, and corresponding $O$.

(a) $W = +1$: According to this weight encoding, $M_1$ and $M_2$ store +P and −P, respectively. Since PeFETs are in PiEERe because of $I = +1$, $M_1$ and $M_2$ are in LRS and HRS, respectively. Hence, $I_{RBL1} = I_{LRS}, I_{RBL2} = I_{HRS}$ and $O = W \times I = I_{LRS}^{-}I_{HRS}$. $O$ corresponds to scalar product of +1 in Table 3E. Figures 7A,B shows the waveform for this example.

(b) $W = -1$: $M_1$ and $M_2$ are written with −P and +P, respectively; hence, they exhibit HRS and LRS for $I = 1$. Hence, $I_{RBL1} = I_{HRS}, I_{RBL2} = I_{LRS}$ and $O = I_{HRS}^{-}I_{LRS}$ corresponding to scalar product = −1.

(c) $W = 0$: Both $M_1$ and $M_2$ have −P stored in them and are in HRS for $I = 1$. Thus, $I_{RBL1} = I_{HRS}, I_{RBL2} = I_{HRS}$ and $O = I_{HRS}^{-}I_{HRS} = 0$ (corresponding to scalar product of 0).

### 5.1.2 Ternary Input ($I = -1$)

For $I = -1$, CWL and WL are both switched to $V_{DD}$. Since, BL$_1$ and BL$_2$ remain at $V_R (= V_{DD}/2)$ during compute, we have $V_{GBL1,2} = V_{BL1,2} - V_{CWL} = -V_{DD}/2 - V_R$ for $I = -1$. With $V_{GB} < 0$, now PeFETs $M_1$ or $M_2$ are in PiEERe resistance regime. Hence, −P and −P are sensed as HRS ($I_{HRS}$) and LRS ($I_{LRS}$). Note that the sensed states are reversed for the same stored polarization compared to previous example due to PiEERe (refer to Section 3.3 for detailed mechanism). The scalar products with $I = -1$ for varying weights are evaluated as follows.

(a) $W = +1$: Although $M_1$ and $M_2$ have +P and −P stored in them [same as in example 5.1(a)], they now exhibit HRS and LRS, respectively, now due to PeFETs being in PiEERe. This is caused by interaction of the stored polarization with negative $V_{GB}$ (refer to Table 2) when $I = -1$. Ultimately, $I_{RBL1} = I_{HRS}, I_{RBL2} = I_{LRS}$ and $O = I_{HRS}^{-}I_{LRS} = -1$ (Table 3E). Figures 7C,D represent this example with waveforms, highlighting the differences from $I = 1$ and $W = 1$.

(b) $W = -1$: In this case, polarization in $M_1$ and $M_2$ is −P and +P, respectively. Due to PiEERe, $I_{RBL1} = I_{HRS}, I_{RBL2} = I_{HRS}$, and $O = I_{HRS}^{-}I_{HRS} = +1$.

(c) $W = 0$: With $M_1$ and $M_2$ both storing −P and −P. Hence, $O = I_{HRS}^{-}I_{LRS} = 0$.

### 5.1.3 Ternary Input ($I = 0$)

In this case, CWL and WL are de-asserted with 0 V. PeFETs are non-conducting. $I_{RBL1}$ and $I_{RBL2}$ are 0V, hence O = 0, irrespective of the weights.
5.2 Ternary Multiply-and-Accumulate With STeP-CiM

In this section, we elaborate on the design details of a STeP-CiM array for achieving ternary MAC, with reference to the schematic in Figure 9A. Prior to the operation, weight vector with \( W \) is mapped and programmed to \( M_{ij} \) and \( M_{ij} \) of each row of STeP-CiM, following the procedure discussed in Section 4.2.1. The input vector \( I_i \) encoded as WL and CWL voltages is applied to the rows accessed for MAC. Currents flowing through RBL1 and RBL2 due to scalar product of \( I_i \) and \( W_i \) add up on the respective lines. These currents are used to evaluate the dot product. Our method for current-based sensing is as follows: first, we compare \( I_{RBL1} \) and \( I_{RBL2} \) to determine which branch has higher current. The output of the comparator in Figure 9B determines the sign (\( S_n \)) of the final MAC output. If \( I_{RBL1} > I_{RBL2}, S_n = 1 \), whereas for \( I_{RBL1} < I_{RBL2}, S_n = -1 \). Next, the comparator output is fed to a current subtractor circuit (Figure 9C), which determines the magnitude of the difference of bit currents, \( I_{RBL1} - I_{RBL2} \). The output of the subtractor is actually an integer multiple of \( I_{RBL1} - I_{RBL2} \), that is, \( I_{RBL1} - I_{RBL2} = a (I_{RBL1} - I_{RBL2}) \), where "a" is the integer multiple. To determine the value of "a", we employ a flash analog to digital converter (ADC), as in Figure 9D. Finally, the dot product is computed as \( O = S_n \times a = a \) depending on which of \( I_{RBL1} \) and \( I_{RBL2} \) is greater, as discussed earlier. Notice that our method of subtracting of RBL currents before digitization of the sensed current from the array saves us an ADC compared to other ternary designs that employ ADCs on each bit line (Jain et al., 2020; Thirumala et al., 2020) due to their use of voltage-based sensing. The benefits of this are evidenced at the system-level results.

Next, we throw light on the design of our peripherals and the non-idealities caused by their interaction with current-based sensing scheme for MAC. The read bit line drivers in Figures 9A,B used for biasing RBL1 and RBL2 to \( V_{DD} \) during MAC operation (as per the biasing scheme discussed in Section 5) are the primary source of non-idealities. Note in Figure 9B that the transistor \( P_{12} \) (\( P_{22} \)) of the comparator is connected in series to transistor \( P_{12} \) (\( P_{22} \)) of read bit line driver, with drain of \( P_{12} \) (\( P_{22} \)) connected to RBL1 (RBL2). Although this configuration is necessary for mirroring RBL1 and RBL2 current to the comparator required for MAC (whose functionality we have discussed previously), rising current on RBL1 (RBL2) with multiple row access causes voltage on the source node \( S_1 \) (or \( S_2 \)) of \( P_{12} \) (\( P_{22} \)) to be pulled to value less than \( V_{DD} \) by resistive divider action of the pull up transistors of comparator/read bit line and access transistors on RBL. This leads to non-ideal current on RBL1 and RBL2. We reference this as loading effect in the future. In other words, RBL1/R2 is biased at a value less than \( V_{DD} \) due to the loading effect, and this value is dependent on RBL current. Higher the RBL current, larger is the voltage drop across the biasing transistors, and lower is the RBL voltage. In our analysis presented in the subsequent section, we discuss the loading effect for STeP-CiM array and how it can alter the sense margin from one output to another, which is an undesirable effect.

Before proceeding to investigate the sense margin for different outputs, it is important to reflect on the number of cells that can be accessed together robustly while performing the MAC operation. We decide the same on the basis of ADC precision and sparsity of input and weight vectors. Higher ADC precision has been shown to overshadow energy efficiency achieved at the array level with CiM (Jain et al., 2020). Therefore, following their energy estimations, we consider the 3-bit flash ADC of Figure 9D. Moreover, DNNs are known to exhibit \( >50\% \) sparsity. Considering this into account, we assert \( N_w = 16 \) cells simultaneously to obtain a maximum dot product output of 8, which can also be robustly computed by the 3-bit ADC. This analysis and the design decisions have been borrowed from our earlier work on ternary memories (Jain et al., 2020; Thirumala et al., 2020). It is noteworthy that outputs \( >8 \) (rare due to sparsity \( >50\% \)) are interpreted as eight by the system (due to limited ADC precision). However, this has negligible impact on the overall system accuracy, as confirmed by our system analysis described later.

5.3 Sense Margin and Variation Analysis for Signed Ternary MAC

We evaluate the robustness of signed ternary MAC operation performed in a column of 16 rows. We study different instances of accessing word lines 1–16 to understand their effect on RBLs loading and its translation to sense margin. In essence, we want to establish combinations of \( I_i \) and \( W_i \) that reflect minimum loading (best case) and maximum loading (worst case) of RBLs to define sense margin.

(A) Let us first consider the case where the loading effect is minimum (i.e., with lowest RBL current). To start with, we first analyze the condition for scalar product, \( O = 1 \). Corroborating with our previous understanding of scalar product computation in Section 5.1, we expect \( I_{RBL1} \) on RBL1 and \( I_{RBL2} \) on RBL2 for this output. We provide an input sequence where a row (say \( r_1 \)) receives \( I_1 = 1 \) and the remaining 15 rows (e.g., \( r_2 \) to \( r_{16} \)) receive \( I_2 ... 16 = 0 \). This is achieved with \( W_1 = 1 \) for \( I_1 = 1 \). Rows \( 2 ... 16 \) do not contribute significantly to currents on RBLs as \( I_2 ... 16 = 0 \) (\( WL = 0V \), which disconnects PeFETs from RBLs). Similarly, to obtain a MAC output of "a", a number of rows store \( W \) and \( I \) and receive \( I_1 ... a = 1 \). The remaining rows receive input, \( I_{a+1} ... 16 = 0 \). Ws of rows \( a+16 \) are not of much significance here since they are non-contributing by dint of their inputs \( I = 0 \). Hence, \( I_{RBL1} = aI_{RBL1}, I_{RBL2} = aI_{RBL2}, O_a = aI_{RBL2} = a \). Here, \( a = \) number of rows with \( I = 1 \) and \( a \leq 16 \). Note that the RBLs in this example are loaded with currents only from the rows having \( I = 1 \), which is akin to a scenario of minimum loading of RBL for a desired output. This example is illustrated in Figure 10A.

(B) Next, we consider another example whose expected outcome is similar to the case study in (A), but with \( W \) and \( I \) different from example (A). Here, our intent is to obtain the combinations of \( W_i \) and \( I_i \) that maximizes current on RBLs to mimic a worst-case example of loading effect. Again, starting with \( O = 1 \), we program the weight of row \( i \) as \( W_i = 1 \) (i.e., \( M_{i2} = +P, M_{i1} = -P \) and remaining...
The cell in row 1 with $I_1 = 1$ is in PiERRe mode. This implies that for $W_1 = 1$, $M_1$ is in LRS and $M_2$ in HRS. Correspondingly, the contribution to $I_{RBL1}$ and $I_{RBL2}$ is $I_{LRS}$ and $I_{HRS}$. Rows 2 to 16 with $I = -1$ are in PiERCe. Hence, for $W_2 \ldots 16 = 0$ (i.e., $-P$, $-P$ as per Table 3A), both $M_1$ and $M_2$ are in LRS (Table 2), we observe $I_{LRS}$ on RBL1 and RBL2. Ultimately, we obtain $I_{RBL1} = 16I_{LRS}$ and $I_{RBL2} = I_{HRS} + 15I_{LRS}$. Overall, $O_2 = I_{RBL1} - I_{RBL2} = I_{LRS} - I_{HRS}$, which corresponds to output of 1. However, $I_{RBL1}$ and $I_{RBL2}$ in this scenario is significantly higher than example (A), reflecting worst-case loading effect.

Similarly, to obtain a MAC output of “$a$” while loading the RBLs maximally, “$a$” number of rows get input and weight as 1 (i.e., $I_1 \ldots a = 1$, $W_1 \ldots a = 1$) which contribute as $I_{RBL1} = aI_{LRS}$ and $I_{RBL2} = aI_{HRS}$. The remaining rows receive input of $-1$ and weight 0 (i.e., $I_{a+1} \ldots 16 = -1$, $W_{a+1} \ldots 16 = 0$). Hence, from these rows we receive $I_{RBL1} = (16-a)I_{LRS}$ and $I_{RBL2} = (16-a)I_{LRS}$. For all the 16 rows, $I_{RBL1} = 16I_{LRS}$ and $I_{RBL2} = 16I_{LRS} + a(I_{HRS} - I_{LRS})$ and $O_a = a \times (I_{LRS} - I_{HRS}) = a$.

From (A) and (B), it is clear that the former and latter have highest and lowest loading effects. We take these into account while determining the maximum and minimum currents for each output (Figures 10A,B). Based on this approach, we define the worst-case sense margin for an expected output “$a$” (say) to be $O_{Min\_load,a} - O_{Max\_load,a-1}/2$. Here, $O_{Min\_load,a}$ is based on minimal loading of RBL1 and RBL2 for output “$a$” calculated using the method in (A), while $O_{Max\_load,a-1}$ is the maximum...
loading of \( RBL_1 \) and \( RBL_2 \) for the prior output “\( a-1 \)” using method in (B). Figure 10B depicts this method of calculating sense margin. The calculated sense margin is plotted in Figure 10C. Note that the minimum sense margin of \( >1 \mu A \) is obtained by optimizing the widths of the loading transistors in the read bit line drivers.

We further perform variation analysis (Figure 10E) using Monte Carlo HSPICE simulations and analyze the sensing errors in ternary MAC based on sense margins in Figure 10D. We consider \( \sigma V_{TH} = 15 \) mV, random variation of \( V_{TH} \) (Smets et al., 2019; Sebastian et al., 2021) in transistors in STeP-CiM. As the expected MAC output increases, we observe overlap of output currents with adjacent states resulting in an error magnitude of \( \pm 1 \) and rising trend of sensing error probability. We calculate a total of such 10 errors from 16 outputs, each undergoing 1000 Monte Carlo iterations. Combined with occurrence probability of error for each state (Jain et al., 2020), the overall error is sufficiently small not to affect DNN accuracy.

### 5.4 Architecture for Increased Parallel Computation of MAC

Next, we discuss the STeP-CiM array used for performing parallel in-memory dot product computation between ternary inputs and weights. The size of our STeP-CiM array is \( 256 \times 256 (= N_V \times N_C) \).

The array is segmented into 16 blocks, wherein each block consists of \( 16 \times 256 (= N_V \times N_C) \) STeP-CiM cells. All \( N_V \) rows and \( N_C \) columns of the block are asserted during a block access for dot product computation. Hence, a block can perform simultaneous ternary multiplication of input vector \( I \) with \( N_V \) elements and weight matrix \( W \) of size \( N_V \times N_C \). We follow a similar architecture as proposed in (Jain et al., 2020) to compute dot product with input vectors \( N_V > 16 \). In this case, partial sums are stored in a peripheral compute unit (PCU) using a sample and hold circuitry. The partial sums are accumulated after several block accesses to get the final dot product. The dot products are then quantized, and passed through an activation function to provide inputs to the next DNN layer (Jain et al., 2020).

### 6 RESULTS AND ANALYSIS

#### 6.1 Array-Level Analysis

Here, we present analysis of STeP-CiM for array-level metrics, namely cell area, latency and energy for write, read and MAC operations. We compare them with near-memory designs based on PeFETs (PeFET-NM) and 2D FET based SRAM (SRAM-NM). The STeP-CiM cell presented in Figure 6A can be readily...
repurposed for near-memory compute by maintaining $\text{CWL} = 0$ V (akin to PiERRe condition), during these operations. We name this mode as PeFET-NM. Whereas, during in-memory ternary dot product computations, STeP-CiM operate with either $\text{CWL} = 0$ (PiERRe) for $I = 1$ or $\text{CWL} = \text{V}_{\text{DD}}$ (PiERCe) for $I = -1$. SRAM-NM cell is designed with two 2D FET SRAM bit cells for ternary weight storage. The 2D FETs have a feature size of 20 nm (similar to $L_{\text{TME}}$ of PeFET). Consistent with PeFET based NM/STeP-CiM, $\text{V}_{\text{DD}} = 0.8$ V and array size of 256 × 256 is used for SRAM-NM. For PeFET-NM and SRAM-NM, scratchpad memories are accessed row-by-row for performing vector-matrix multiplication (Jain et al., 2020). On the other hand, in STeP-CiM the same is performed by accessing 16 rows of a block simultaneously. We reiterate that the primary distinction between STeP-CiM and PeFET-NM is during compute, while they are identical for memory operations—write and read.

6.1.1 Area
We present our area analysis of STeP-CiM (or PeFET-NM) and SRAM-NM using thin-cell layout (Khare et al., 2002) based on scalable layout ($F$-based) rules, where $F$ = feature size. In this work, $F = 20$ nm for PeFET and 2D FET based on which SRAMs are designed. We use these rules in conjunction with Intel defined 20 nm gate/metal pitch rules (Intel 20 nm Lithography). The area of PeFET-NM/STeP-CiM obtained from the layout in Figure 6C is $202.5F^2$ whereas that of SRAM-NM is $378F^2$. We estimate the area of SRAM-NM based on the layout analysis of 2D FET SRAM by (Thakuria et al., 2020). Finally, we report in Figure 11A that the layout footprint of PeFET-NM/STeP-CiM is 46% smaller than SRAM-NM.

6.1.2 Read and Write Comparisons
Performance and energy of STeP-CiM and PeFET-NM are identical since they are essentially the same bit cell during read/write operations, as also discussed earlier. Figure 11B indicates that the read latency of STeP-CiM/PeFET-NM is similar to SRAM-NM. We do not observe faster read in the former despite their compact cell area, since we must account for bit line charging time in current-based sensing mechanism employed during read. In case of SRAM-NM, where we utilize voltage-based sensing, this delay may be ignored since $\text{RBL}_1/\text{RBL}_2$ are pre-charged to $\text{V}_{\text{DD}}$.

Next, we elaborate our read energy results. We calculate the read energy in Figure 11C considering active energy for 20% utilization, as reported for L2 cache by (Park et al., 2012) and leakage energy for remaining 80% utilization. The active read energy of STeP-CiM/PeFET-NM is 9× higher compared to SRAM-NM. This is because, current-based sensing in STeP-CiM/PeFET-NM necessitate switching $\text{BL}_1$, $\text{BL}_2$ to $\text{V}_{\text{DD}}/2$ and $\text{RBL}_1$, $\text{RBL}_2$ to $\text{V}_{\text{DD}}$ during read, causing energy overheads. In case of SRAM-NM, we utilize voltage-based sensing in which $\text{BL}/\text{BLB}$ discharge by a small voltage of 50 mV from their pre-charged state. This incurs low active read energy in SRAM-NM than in current-based sensing of STeP-CiM and PeFET-NM. However, leakage energy from the 80% idle utilization dominates in SRAM-NM, while it is insignificant in STeP-CiM/PeFET-NM. This helps reduce the read energy overhead of STeP-CiM/PeFET-NM over SRAM-NM to 5% as shown in Figure 11C.

Now, we present the write analysis. Due to polarization switching delay in STeP-CiM/PeFET-NM, they show 3.97× higher write energy over SRAM-NM (Figure 11D).

Interestingly, the write energy of STeP-CiM/PeFET-NM is 18% lower than SRAM-NM (Figure 11E). Note that, similar to read, total write energy is reported considering 20% active utilization and 80% leakage in an L2 cache (Park et al., 2012). Although the active energy of STeP-CiM/PeFET-NM is 2× higher than SRAM-NM due to polarization switching, we observe benefits in total write energy due to low utilization rates of modern day caches and dominating leakage energy in SRAM-NM (Park et al., 2012). In this scenario, SRAM-NM is leaking for the remaining 80% utilization, while PeFET-NM/STeP-CiM do not, resulting in overall improvement in the latter.

6.1.3 MAC
The highlight of STeP-CiM is that we can access 16 multiple rows parallelly. On the contrary, it needs to be done sequentially in NM baselines. This property benefits both performance and energy of MAC operations using STeP-CiM. Compared to SRAM-NM, we observe ~91% benefits in MAC latency of STeP-CiM, while PeFET-NM shows comparable latency as SRAM-NM (Figure 11F).

With respect to MAC energy in Figure 11G, STeP-CiM shows 15% improvement over SRAM-NM. Note that we obtain benefits in MAC energy with STeP-CiM because of high parallelism mentioned earlier, despite overheads of current sensing. On the contrary, Figure 11G shows overhead of MAC energy of PeFET-NM over SRAM-NM. This is attributed to high energy consumption of current-based sensing in the former compared to low energy voltage-based sensing. It is important to mention that since >90% operations in DNNs are MACs, overheads in standard read and write operations are amortized due to significant MAC benefits of the proposed STeP-CiM design. Consequently, large improvements in system performance and energy is observed in STeP-CiM, which we discuss in system-level analysis next.

6.2 System Evaluation
Here, we evaluate the system-level energy and performance benefits of CiM using STeP-CiM in five state-of-the-art DNN benchmarks, viz. AlexNet, ResNet34, Inception, LSTM and GRU.

6.2.1 Simulation Framework
We design our compute-in-memory (CiM) architecture based on TiM-DNN (Jain et al., 2020) with 32 STeP-CiM arrays, where each array consists of 256 × 256 STeP-CiM cells, providing a total memory capacity of 2 mega ternary words (512 kB). By activating 16 rows simultaneously in each of these arrays, we can perform 8196 parallel vector MAC operations with a vector length of 16. The peripheral circuitry of the STeP-CiM array consists of ADCs (Figure 9) and small compute elements to sense the MAC outputs and perform partial-sum reduction
(Jain et al., 2020). We compare the STeP-CiM system with two NM baseline architectures, SRAM-NM and PeFET-NM, constructed with the corresponding memory technologies. We perform the MAC computations and partial-sum reduction in the near-memory compute (NM) units, the inputs to which are read in a sequential row-by-row manner from each memory array. We design two variants of the near-memory baseline—(i) iso-capacity and (ii) iso-area. The iso-capacity SRAM-NM and PeFET-NM baselines contain 32 memory arrays of size $512 \times 256$ (identical to STeP-CiM system). We design the iso-area baseline architectures with 21 SRAM-NM and 35 PeFET-NM memory arrays, each of size $512 \times 256$. We design the SRAM-NM iso-area baseline with a smaller number of memory arrays compared to PeFET-NM because SRAM-NM suffers area overhead due to large footprint of SRAM cell. Further, the STeP-CiM array is $1.09\times$ larger in area compared to PeFET-NM due to the area overhead of the ADCs. We leverage the lower area of PeFET-NM to place a larger number of memory arrays compared to STeP-CiM.

### 6.2.2 Performance

Figure 11H shows the performance benefits of STeP-CiM over iso-capacity and iso-area SRAM-NM and PeFET-NM baselines. We obtain $6.11\times$ and $6.13\times$ average speed-up over the iso-capacity SRAM-NM and PeFET-NM respectively, across the benchmarks considered. Similarly, the average speed-up over iso-area SRAM-NM and PeFET-NM is $8.91\times$ and $5.67\times$, respectively. The performance improvements over the near-memory baselines arise from the massively parallel in-memory MAC computation capability of STeP-CiM. The SRAM-NM and PeFET-NM iso-capacity baselines have similar performances due to similar memory read latency (discussed in the array-level results). Note that, performance enhancement of STeP-CiM over iso-area SRAM-NM is greater than over iso-capacity SRAM-NM. This is due to higher throughput of STeP-CiM than SRAM-NM at iso-area, in addition to the benefits of massively parallel MAC operations. The boosted throughput follows from the larger number of memory arrays of STeP-CiM (32 vs. 21 of SRAM-NM) available for computation at iso-area. Contrarily, the performance benefits of STeP-CiM over PeFET-NM at iso-area is slightly diminished (relative to the iso-capacity case) because PeFET-NM has a comparatively larger number of memory arrays (35 arrays of PeFET-NM compared to 32 of STeP-CiM at iso-capacity).

### 6.2.3 Energy

We now present the system-level energy benefits of STeP-CiM compared to near-memory baselines in Figure 11I. We note that in this evaluation, the iso-area and iso-capacity baselines are equivalent since the total energy depends on the total number operations that remain the same across these baselines. Therefore, we report the energy benefits of STeP-CiM against the iso-area baselines. We achieve $3.2\times$ and $6.07\times$ average energy reduction compared to iso-area/capacity SRAM-NM and PeFET-NM respectively for the benchmarks considered. The superior energy efficiency of the proposed STeP-CiM system is due to the parallelism offered by the STeP-CiM arrays as a result of multiple-word line assertion for in-memory computation. PeFET-NM consumes higher energy compared to SRAM-NM because of comparatively higher read-energy caused by switching of multiple bit lines required for current-based sensing (as discussed in Section 6.1). We would like to mention here that since the bit-cell for STeP-CiM is reused for PeFET-NM, it is optimized for ternary computation rather than read.

We compare the proposed architecture with existing state-of-the-art ternary DNN accelerators in Table 4. With respect to TeC DNN (Thirumala et al., 2020) and TiM-DNN (Jain et al., 2020), we achieve $2.45\times$ and $4.9\times$ improvement in TOPS/W respectively. Moreover, the benefits in TOPS/mm² are $7\times$ and $15.15\times$ compared to TeC DNN and TiM-DNN, respectively. The improvements are obtained due to compact size and scaled technology nodes used (20 vs. 45 nm and 32 nm) and superior compute energy efficiency. Compared to state-of-the-art GPUs, we observe up to $1486\times$ and $5880\times$ in TOPS/W and TOPS/mm², respectively. Note, however, that the comparisons are made between simulation and experimental results of GPUs.

### 7 CONCLUSION

In this work, we proposed a non-volatile memory (STeP-CiM) for ternary DNNs that has the ability to perform signed ternary dot product computation-in-memory. The CiM operation in our design is based on piezoelectric-induced dynamic bandgap modulation in PeFETs. We proposed a unique technique called Polarization Preserved Piezoelectric Effect Reversal with Dual Voltage Polarity (PiER) which we show is amenable for signed ternary computation-in-memory. Using this property along with multi-word line assertion, STeP-CiM performs massively parallel dot product computations between signed ternary operations in hardware-efficient manner.
ternary inputs and weights. From our array-level analysis, we observed 91% lower delay and energy improvement of 15% and 91% for in-memory multiply-and-accumulate operations compared to near-memory approaches designed with 2D FET SRAM and PeFET, respectively. Our system-level evaluations show that STeP GiM achieves up to 6.13× and 8.91× average performance improvement; up to 6.07× and 3.2× reduction in energy compared to PeFET and SRAM based on near-memory baselines, respectively, across five state-of-the-art DNN benchmarks.

DATA AVAILABILITY STATEMENT

The raw data supporting the conclusion of this article will be made available by the authors, without undue reservation.

REFERENCES

Al Bahou, A., Karunaratne, G., Andri, R., Cavigelli, L., and Benini, L. (2018). “XNORBIN: A 95 Tots/w Hardware Accelerator for Binary Convolutional Neural Networks,” in IEEE Symposium on Low-Power and High-Speed Chips and Systems, COOL Chips 2018 - Proceedings (Yokohama, Japan: Institute of Electrical and Electronics Engineers Inc.), 1–3. doi:10.1109/CoolChips.2018.8373076

Aldoosty-Shahraki, M., Pourfath, M., and Esseni, D. (2019). An MoS2-Based Piezoelectric FET: A Computational Study of Material Properties and Device Design. IEEE Trans. Electron Devices 66, 1997–2003. doi:10.1109/TED.2019.2899371

Bian, Z.-J., Guo, Y., Liu, B., and Cai, H. (2021). “In-MRAM Computing Elements with Single-step Convolution and Fully Connected for BNN/TNN,” in MRAM Computing Elements with Single-step Convolution and Fully Connected for BNN/TNN. In 2021 IEEE International Conference on Integrated Circuits, Technologies and Applications, ICTA 2021 (Zhuhai, China: Institute of Electrical and Electronics Engineers Inc.), 141–142. doi:10.1109/ICTA53157.2021.9661808

Chen, W.-H., Li, K.-X., Lin, W.-Y., Hsu, K.-H., Li, P.-Y., Yang, C.-H., et al. (2018). “A 65nm 1Mb Nonvolatile Computing-In-Memory ReRAM Macro with Sub-16ns Multiply-And-Accumulate for Binary DNN AI Edge Processors,” in Digest of Technical Papers - IEEE International Solid-State Circuits Conference (San Francisco, CA, United States: Institute of Electrical and Electronics Engineers Inc.), 494–496. doi:10.1109/ISSCC.2018.8310400

Chi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., et al. (2016). “PRIME: A Novel Processing-In-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory,” in Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016 (Seoul, South Korea: Institute of Electrical and Electronics Engineers Inc.), 27–39. doi:10.1109/ISCA.2016.13

Choi, J., Wang, Z., Venkataramani, S., Chuang, P. I.-J., Srinivasan, V., and Gopalakrishnan, K. (2018). FACT: Parameterized Clipping Activation for Quantized Neural Networks. Available at: http://arxiv.org/abs/1805.06085.

Colangelo, P., Nasiri, N., Nuvvithadi, E., Mishra, A., Margala, M., and Nealis, K. (2018). “Exploration of Low Numeric Precision Deep Learning Inference Using Intel FPGAs,” in Proceedings - 26th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2018 (Boulder, CO, United States: Institute of Electrical and Electronics Engineers Inc.), 73–80. doi:10.1109/FCCM.2018.00020

Courbariaux, M., and Bengio, Y. (2015). BinaryConnect: Training Deep Neural Networks with Binary Weights during Propagations. Montreal, Canada. doi:10.5555/2969442.2969588

Das, S. (2016). Two Dimensional Electrostrictive Field Effect Transistor (2D-EFET): A sub-60mV/decade Steep Slope Device with High on Current. Sci. Rep. 6. doi:10.1038/srep34814

Doevenspeck, J., De Grave, R., Fantini, A., Cosemans, S., Malik, A., Debacker, P., et al. (2021). OxRAM-Based Analog In-Memory Computing for Deep Neural Network Inference: A Conductance Variability Study. IEEE Trans. Electron Devices 68, 2301–2305. doi:10.1109/TED.2021.3068966

Doevenspeck, J., Garello, K., Verhoef, B., Degraeve, R., van Bekkum, S., Crotti, D., et al. (2020). “SOT-MRAM Based Analog In-Memory Computing for DNN Inference,” in 2020 IEEE Symposium on VLSI Technology (IEEE), 1–2. doi:10.1109/VLSITechnology18217.2020.9265099

Drutta, S., Ye, H., Chakraborty, W., Luo, Y.-C., Joe, M. S., Grisafe, B., et al. (2020/2020). Monolithic 3D Integration of High Endurance Multi-Bit Ferroelectric FET for Accelerating Compute-In-Memory. IEEE Int. Electron Devices Meet. 36, 41–46.4. doi:10.1109/IEDM13553.2020.9371974

Hosseini, M., Eslahi, M., Pourfath, M., and Esseni, D. (2015). Strain Induced Mobility Modulation in Single-Layer MoS2. J. Phys. D. Appl. Phys. 48, 375104. doi:10.1088/0022-3727/48/37/375104

Hueting, R. J. E., van Hemert, T., Kaleli, B., Wolters, R. A. M., and Schmitz, J. (2015). On Device Architectures, Subthreshold Swing, and Power Consumption of the Piezoelectric Field-Effect Transistor ($\psi$/psi $\delta$FET). IEEE J. Electron Devices Soc. 3, 149–157. doi:10.1109/JEDS.2015.2409303

Jain, S., Gupta, S. K., and Raghunathan, A. (2020). TIM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. IEEE Trans. VLSI Syst. 28, 1567–1577. doi:10.1109/TVLSI.2020.2993045

Kazemi, A., Rajaei, R., Ni, K., Datta, S., Niemier, M., and Hu, X. S. (2020). “A Hybrid FmFET-CMOS Analog Synapse Circuit for Neural Network Training and Inference,” in 2020 IEEE International Symposium on Circuits and Systems (IEEE), 1–5. doi:10.1109/ISCAS45731.2020.9180722

Khare, M., Ku, S. H., Donaton, R. A., Greco, S., Brodsky, C., Chen, X., et al. (2002). A High Performance 90nm SOI Technology with 0.992 μm/sup 2/6T-SRAM Cell. Tech. Dig. - Int. Electron Devices Meet., 407–410. doi:10.1109/IEDM.2002.1175865

Kim, J.-H., Jung, D. J., Kang, Y. M., Kim, H. H., Jung, W. W., Kang, J. Y., et al. (2007). “A Highly Reliable FRAM (Ferroelectric Random Access Memory),” in 2007 International Reliability Physics Symposium Proceedings. 45th Annual (IEEE), 554–557. doi:10.1109/RELPHY.2007.369950

Larsen, P. K., Kampshöjer, G. L. M., Ulenaars, M. I. E., Spierings, G. A. C. M., and Cuppen, R. (1991). Nanosecond Switching of Thin Ferroelectric Films. Appl. Phys. Lett. 59, 611–613. doi:10.1063/1.104502

Lecun, Y., Bengio, Y., and Hinton, G. (2015). Deep Learning. Nature 521, 436–444. doi:10.1038/nature14539

Li, F., Zhang, B., and Liu, B. (2016). Ternary Weight Networks. Available at: http://arxiv.org/abs/1605.04711.

Li, X., Wu, J., Ni, K., George, S., Ma, K., Sampson, J., et al. (2019). Design of 2T/Cell and 3T/Cell Nonvolatile Memories with Emerging Ferroelectric FETs. IEEE Des. Test. 36, 39–45. doi:10.1109/MDAT.2019.2902094

Liao, C.-Y., Hsiang, K.-Y., Hsieh, F.-C., Chiang, S.-H., Chang, S.-H., Liu, J.-H., et al. (2021). Multibit Ferroelectric FET Based on Nonidentical Double HfZrO2 for 3T/Cell Nonvolatile Memories with Emerging Ferroelectric FETs. IEEE Electron Device Lett. 42, 617–620. doi:10.1109/LED.2021.3065054

Liu, Q., Guo, B., Yao, P., Wu, D., Chen, J., Pang, Y., et al. (2020). “332 A Fully Integrated Analog ReRAM Based 78.4TOPS/W Compute-In-Memory Chip with

AUTHOR CONTRIBUTIONS

NT and SG conceived the idea and designed the analysis. ST contributed to the idea of current-based sensing. NT and RE used the device and array and performed system-level simulations and analyses. NT, RE, and SG wrote the manuscript. NT, RE, ST, AR, and SG analyzed the data, discussed the results, agreed on their implications, and contributed to the preparation of the manuscript. AR and SG supervised the project.

FUNDING

This research was supported, in part, by the Army Research Office (W911NF-19-1-048) and the SRC/NSF-funded E2CDA program (1640020).
Fully Parallel MAC Computing,” in 2020 IEEE International Solid-State Circuits Conference - (ISSCC) (San Francisco, CA, United States: IEEE), 500–502. doi:10.1109/ISSCC1947.2020.9062953
Liu, X., Mao, M., Liu, B., Li, H., Chen, Y., Li, B., et al. (2015). "Reno,” in Proceedings - Design Automation Conference (Institute of Electrical and Electronics Engineers Inc.). doi:10.1145/2744769.2744900
Malakooti, M. H., and Sodano, H. A. (2013). Noncontact and Simultaneous Measurement of the D33 and D31 Piezoelectric Strain Coefficients. Appl. Phys. Lett. 102, 061901. doi:10.1063/1.4791573
Mishra, A., Nurvitadhi, E., Cook, J. J., and Marr, D. (2017). "Newns, D. M., Elmegreen, B. G., Liu, X.-H., and Martyna, G. J. (2012). High Frontiers in Nanotechnology | www.frontiersin.org July 2022 | Volume 4 | Article 905407
Thakuria, N., Schulman, D., Das, S., and Gupta, S. K. (2020b). “2-D Strain FET (2D-SFET) Based SRAMs Part I: Device-Circuit Interactions. IEEE Trans. Electron Devices 67, 4866–4874. doi:10.1109/TED.2020.3023244
Thirumala, S. K., and Gupta, S. K. (2018). "Gate Leakage in Non-volatile Ferroelectric Transistors: Device-Circuit Implications,” in Device Research Conference - Conference Digest, DRC (Santa Barbara, CA, United States: Institute of Electrical and Electronics Engineers Inc.). doi:10.1109/DRC.2018.8442186
Thirumala, S. K., Jain, S., Gupta, S. K., and Raghunathan, A. (2020). "Ternary Compute-Enabled Memory Using Ferroelectric Transistors for Accelerating Deep Neural Networks,” in 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE) (IEEE), 31–36. doi:10.23919/DATE48585.2020.9116495
Venkataramani, S., Roy, K., and Raghunathan, A. (2016). "Efficient Embedded Learning for IoT Devices,” in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (Macao, China: Institute of Electrical and Electronics Engineers Inc.), 308–311. doi:10.1109/ASPDAC.2016.7428029
Wang, H., Jiang, X., Xu, N., Han, G., Hao, Y., Li, S.-S., et al. (2018a). Revised Analysis of Design Options and Minimum Subthreshold Swing in Piezoelectric FinFETs. IEEE Electron Device Lett. 39, 444–447. doi:10.1109/LED.2018.2791967
Wang, P., Xie, X., Deng, L., Li, G., Wang, D., and Xie, Y. (2018b). HitNet: Hybrid Ternary Recurrent Neural Network. wiki chip (2012). Intel 20nm Lithography. Available at: https://en.wikichip.org/wiki/20_nm_lithography_process
Yin, S., Jiang, Z., Seo, J.-S., and Seok, M. (2020). XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. IEEE J. Solid-State Circuits 55, 1–11. doi:10.1109/JSSC.2019.2963616
Yoo, T., Kim, H., Chen, Q., Kim, T. T.-H., and Kim, B. (2019). “A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks,” in 2019 IEEE/ACM International Symposium on Low Power Electronics and Design (IEEE), 1–6. doi:10.1109/ISLPED.2019.8824826
Yu, S., Hur, J., Luo, Y.-C., Shim, W., Choe, G., and Wang, P. (2021). Ferroelectric H2O2-Based Synaptic Devices: Recent Trends and Prospects. Semicond. Sci. Technol. 36, 104001. doi:10.1088/1361-6641/ac1b11
Yu, Z., Ong, Z.-Y., Li, X., Xu, J.-B., Zhang, G., Zhang, Y.-W., et al. (2017). Analyzing the Carrier Mobility in Transition-Metal Dichalcogenide MoS2 Field-Effect Transistors. Adv. Funct. Mat. 27, 1604093. doi:10.1002/adfm.201604093
Zhu, C., Han, S., Mao, H., and Dally, W. J. (2016). Transistor from Subthreshold to Linear: Understanding the Carrier Mobility in Non-Volatile Memories. Nano Lett. 16, 5226–5231. doi:10.1021/acs.nanolett.6b00755
