RecSSD: Near Data Processing for Solid State Drive Based Recommendation Inference

Mark Wilkening
Harvard University
Cambridge, Massachusetts, USA
wilkening@g.harvard.edu

Udit Gupta
Harvard University
Facebook
Cambridge, Massachusetts, USA
ugupta@g.harvard.edu

Samuel Hsia
Harvard University
Cambridge, Massachusetts, USA
shsia@g.harvard.edu

Caroline Trippel
Facebook
Menlo Park, California, USA
ctrippel@fb.com

Carole-Jean Wu
Facebook
Menlo Park, California, USA
caroledoanwu@fb.com

David Brooks
Harvard University
Cambridge, Massachusetts, USA
dbrooks@eecs.harvard.edu

Gu-Yeon Wei
Harvard University
Cambridge, Massachusetts, USA
guyeon@seas.harvard.edu

ABSTRACT

Neural personalized recommendation models are used across a wide variety of datacenter applications including search, social media, and entertainment. State-of-the-art models comprise large embedding tables that have billions of parameters requiring large memory capacities. Unfortunately, large and fast DRAM-based memories levy high infrastructure costs. Conventional SSD-based storage solutions offer an order of magnitude larger capacity, but have worse read latency and bandwidth, degrading inference performance. RecSSD is a near data processing based SSD memory system customized for neural recommendation inference that reduces end-to-end model inference latency by 2× compared to using COTS SSDs across eight industry-representative models.

CCS CONCEPTS

- Hardware → External storage
- Computer systems organization → Neural networks

KEYWORDS

near data processing, neural networks, solid state drives

ACM Reference Format:

Mark Wilkening, Udit Gupta, Samuel Hsia, Caroline Trippel, Carole-Jean Wu, David Brooks, and Gu-Yeon Wei. 2021. RecSSD: Near Data Processing for Solid State Drive Based Recommendation Inference. In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS ’21), April 19–23, 2021, Virtual, USA. ACM, New York, NY, USA, 13 pages. https://doi.org/10.1145/3445814.3446763

1 INTRODUCTION

Recommendation algorithms are used across a variety of Internet services such as social media, entertainment, e-commerce, and search [20, 37, 43–45]. In order to efficiently provide accurate, personalized, and scalable recommendations to users, state-of-the-art algorithms use deep learning based solutions. These algorithms consume a significant portion of infrastructure capacity and cycles in industry datacenters. For instance, compared to other AI-driven applications, recommendation accounts for 10× the infrastructure capacity in Facebook’s datacenter [20, 28, 30]. Similar capacity requirements can be found at Google, Alibaba, and Amazon [43–45].

One of the key distinguishing features of neural recommendation models is processing categorical input features using large embedding tables. While large embedding tables enable higher personalization, they consume up to hundreds of GBs of storage [20, 32]. In fact, in many cases, the size of recommendation models is set by the amount of memory available on servers [20]. A promising alternative is to store embedding tables in SSDs. While SSDs offer orders of magnitude higher storage capacities than main memory systems, they exhibit slower read and write performance. To hide the longer SSD read and write latencies, previous SSD based systems overlap computations from other layers in the recommendation models and cache frequently accessed embedding vectors in DRAM-based main memory [17, 41, 42].

We propose RecSSD, a near data processing (NDP) solution customized for recommendation inference that improves the performance of the underlying SSD storage for embedding table operations. In order to fully utilize the internal SSD bandwidth and reduce round-trip data communication overheads between the host CPU and SSD memory, RecSSD offloads the entire embedding table operation, including gather and aggregation computations, to the SSDs. Compared to baseline SSD, we demonstrate that RecSSD provides a 4× improvement in embedding operation latency and
2× improvement in end-to-end model latency on a real OpenSSD system. In addition to offloading embedding operations, RecSSD exploits the locality patterns of recommendation inference queries. RecSSD demonstrates that a combination of host-side and SSD-side caching complement NDP and reduce end-to-end model inference latency. To demonstrate the feasibility and practicality of the proposed design in server-class datacenter systems, we implement RecSSD on a real, open-source Cosmos+OpenSSD system within the Micron UNVMe driver library.

The key contributions of this paper are:

- We design RecSSD, the first NDP-based SSD system for recommendation inference. Improving the performance of conventional SSD systems, the proposed design targets the main performance bottleneck to datacenter scale recommendation execution using SSDs. Furthermore, the latency improvement further enables recommendation models with higher storage capacities at reduced infrastructure cost.
- We implement RecSSD in a real system on top of the Cosmos+OpenSSD hardware. The implementation demonstrates the viability of Flash-based SSDs for industry-scale recommendation. In order to provide a feasible solution for datacenter scale deployment, we implement RecSSD within the FTL firmware; the interface is compatible with existing NVMe protocols, requiring no hardware changes.
- We evaluate the proposed design across eight industry representative models across various use cases (e.g., social media, e-commerce, entertainment). Of the eight, our real system evaluation shows that five models — whose runtime is dominated by compute-intensive FC layers — achieve comparable performance using SSD compared to DRAM. The remaining three models are dominated by memory-bound, embedding table operations. On top of the highly optimized hybrid DRAM-SSD systems, we demonstrate that RecSSD improves performance by up to 4× for individual embedding operations, translating into up to 2× end-to-end recommendation inference latency reduction.

2 BACKGROUND

2.1 Recommendation Systems

Often found in commercial applications, recommendation systems recommend items to users by predicting said items’ values in the context of the users’ preferences. In fact, meticulously tuned personalized recommendation systems form the backbone of many internet services — including social media, e-commerce, and online entertainment [22, 30, 43–45] — that require real-time responses. Modern recommendation systems implement deep learning-based solutions that enable more sophisticated user-modeling. Recent work shows that deep-learning based recommendation systems not only drive product success [13, 37, 40] but also dominate the data-center capacity for AI training and inference [20, 21, 29]. Thus, there exists a need to make datacenter-scale recommendation solutions more efficient and scalable.

Overview of Model Architecture As shown in Figure 1, deep learning-based recommendation models comprise both fully-connected (FC) layers and embedding tables of various sizes. FC layers stress compute capabilities by introducing regular MAC operations while embedding table references stress memory bandwidth by introducing irregular memory lookups. Based on the specific operator composition and dimensions, recommendation models span a diverse range of architectures. For instance, the operators that combine outputs from Bottom FC and embedding table operations depend on the application use case. Furthermore, recommendation models implement a wide range of sizes of FC layers and embedding tables.

Processing Categorical Inputs Unique to recommendations, models process categorical input features using embedding table operations. Embedding tables are organized such that each row is a unique embedding vector typically comprising 16, 32, or 64 learned features (i.e., number of columns for the table). For each inference, a set of embedding vectors, specified by a list of IDs (e.g., multi-hot encoded categorical inputs) is gathered and aggregated together. Common operations for aggregating embedding vectors together include sum, averaging, concatenation, and matrix multiplication [30, 43–45]. Figure 1 shows an example using summation. Inference requests are often batched together to amortize control overheads and better utilize computational resources. Additionally, models often comprise many embedding tables. Currently, production-scale datacenter store embedding tables in DRAM while CPU perform embedding table operations, optimizations such as vectorized instructions and software prefetching [2].

The embedding table operations pose unique challenges:

1. **Capacity:** Industry-scale embedding tables have up to hundreds of millions of rows leading to embedding tables that often require up to ~10GBs of storage [20]. In fact, publications from industry illustrate that the aggregate capacity of all embedding tables in a neural recommendation model can require TBs of storage [41, 42].

2. **Irregular Accesses:** Categorical input features are sparse, multi-hot encoded vectors. High sparsity leads to a small fraction of embedding vectors being access per request. Furthermore, access patterns between subsequent requests from
different users can be quite different causing embedding table operations to incur irregular accesses.

(3) **Low Compute Intensity**: The overall compute intensity of the embedding tables are orders of magnitude lower than other deep learning workloads precluding efficient execution using recently proposed SIMD, systolic array, and dataflow hardware accelerators [20].

These three features – large capacity requirements, irregular memory accesses, and low compute intensity – make Flash technology an interesting target for embedding tables.

### 2.2 Flash Memory Systems

Architecture of Flash NAND flash memory is the most widely used SSD building block on the market. Compared to traditional disk-based storage systems, NAND flash memories offer higher performance in terms of latency and bandwidth for reads and writes [12]. Figure 2 illustrates the overall architecture of NAND Flash storage systems. To perform a read operation, the host communicates over PCIe using an NVMe protocol to a host controller on the SSD. The host requests logical blocks, which are served by a *flash translation layer* (FTL) running on a microprocessor on the SSD. The FTL schedules and controls an array of Flash controllers, which are organized per channel and provide specific commands to all the Flash DIMs (chips) on a channel and DMA capabilities across the multiple channels. In order to transfer data between the Flash controller’s DMA engines and the host NVMe DMA engine, the controller uses an on-board DRAM buffer.

**Flash Translation Layer (FTL)** In order to maintain compatibility with existing drivers and file systems, Flash SSD systems implement the FTL. The FTL exposes a logical block device interface to the host system while managing the underlying NAND Flash memory system. This includes performing key functions such as (1) maintaining indirect mapping between logical and physical pages, (2) maintaining a log-like write mechanism to sequentially add data in erase blocks and invalidate stale data [33], (3) garbage collection, and (4) wear leveling. As shown in Figure 2, to perform this diverse set of tasks, the FTL runs on a general purpose microprocessor.

#### Figure 2: In order to support a high performance and simple logical block interface to the host while handling the peculiarities of NAND Flash memories, SSDs are designed with a Microprocessor operating alongside dedicated memory controllers.

### 3 SSD STORAGE FOR NEURAL RECOMMENDATION

To better understand the role of SSD storage for neural recommendation inference, we begin with initial characterization. First, we present the memory access pattern characterization for recommendation models running in a cloud-scale production environment and describe the locality optimization opportunities for performing embedding execution on SSDs. Then, we take a step further to study the impact of storing embedding tables and performing associated computation in SSDs as opposed to DRAM [26]. The characterization studies focus on embedding table operations, followed by the evaluation on the end-to-end model performance.

#### 3.1 Embedding Access Patterns in Production Models

One important property of SSD systems is that SSDs operate as block devices where data is transferred in coarse chunks. This is an important factor when considering efficient bandwidth use of SSDs. The hardware is designed for sequential disk access, where data is streamed in arbitrarily large chunks. However, larger access granularity penalizes performance for workloads that require random, sparse accesses – embedding table access and operation in neural recommendation models. Therefore, it is important to understand unique memory access patterns of embedding tables. Furthermore, caching techniques become even more important to exploit temporal reuse and maximize spatial locality from block accesses.

Figure 3 depicts the reuse distribution of embedding tables in the granularity of 256B, 1KB, and 4KB, respectively. The x-axis represents pages accessed over the execution of real-time recommendation inference serving (sorted by the corresponding hit counts in the ascending order) whereas the y-axis shows the cumulative hit counts, by analyzing embedding table accesses logged for recommendation models running in a cloud-scale production environment. Access patterns to embedding tables follow the power-law distribution. Depending on the page sizes, the slope of the tail changes. The *majority of reuse remains concentrated in a few hot memory regions* – a few hundred pages capture 30% of reuses while caching a few thousand pages can extend reuse over 50%.

**Performance Characteristics of SSD Storage** Compared to DRAM-based main memory systems, Flash-based storage systems have orders of magnitude higher storage densities [12] enabling higher capacities at lower infrastructure cost, around 4-8x cheaper than DRAM per bit [16]. Despite these advantages, Flash poses many performance challenges. One single flash memory package provides a limited bandwidth of 32-40MB/sec [11]. In addition, writes to flash memory are often much slower, incurring $O(ms)$ latencies. To help address these limitations, SSDs are built to expose significant internal bandwidth by organizing flash memory packages as an array of connected channels (e.g., 2-10) handled by a single memory controller. Since logical blocks can be striped over multiple flash memory packages, data accesses can be conducted in parallel to provide higher aggregated bandwidth and hide high latency operations through concurrent work.
Figure 3: Access patterns to neural recommendation embedding tables follow the power-law distribution.

Figure 4: Locality patterns vary significantly across different embedding tables. Using a 16-way LRU 4KB page cache of varying total capacities, the hit rate varies wildly from under 10% to over 90% across different embedding tables.

The concentration of hot pages varies across individual embedding tables. Figure 4 characterizes the memory locality patterns across different, individual embedding tables. Using a 16-way, LRU, 4KB page cache of varying cache capacities, the hit rate varies wildly from under 10% to over 90% across the different embedding tables of recommendation models running in a cloud-scale production environment. As the capacity of the page cache increases, more embedding vectors can be captured in the page cache, leading to higher reuses. With a 16MB page cache per embedding table, more than 50% of reuses can be achieved across all the embedding tables analyzed in this study. The specific page cache capacity per embedding table can be further optimized for better efficiency.

Locality in embedding table accesses influences the design and performance of SSD systems in many ways. First, on-board SSD caching is difficult due to the limited DRAM capacity and the potentially large reuse distances. Despite this, the distribution of reuse and the relatively small collection of hot pages suggest reasonable effectiveness of static partitioning strategies, where hot pages can be stored in host-side DRAM. But, most importantly, the varying page reuse patterns (Figure 4) suggests that, although in some cases, caching can be used to effectively deal with block access, strategies for more efficiently handling sparse access is also needed.

Previous work [17] has thoroughly investigated advanced caching techniques, while we propose orthogonal solutions which specifically target increasing the efficiency of sparse accesses. We evaluate our proposed techniques by using somewhat simpler caching strategies (standard LRU software caching and static partitioning) and sweeping the design space across a variety of input locality distributions.

3.2 Performance of Individual Embedding Operations

Given their unique memory access patterns, storing embedding tables in SSD versus DRAM has a large impact on performance given the characteristics of the underlying memory systems. Figure 5 illustrates the performance of a single embedding table operation using DRAM versus SSD across a range of batch-sizes. The embedding table has one million rows, with an embedding vector dimension of 32, and 80 lookups per table, typical for industry-scale models such as Facebook’s embedding-dominated recommendation networks [19, 20]. For an optimized DRAM-based embedding table operation, we analyze the performance of the SparseLengthsSum operation in Caffe2 [1]. As shown in Figure 5, compared to the DRAM baseline, accessing embedding tables stored in the SSD incurs three orders of magnitude longer latencies. This is a result of software overhead in accessing embedding tables over PCIe as well as the orders-of-magnitude lower read bandwidth in the underlying SSD system — 10K IOPS or 10MB/s random read bandwidth on SSD versus 1GB/s on DRAM. Thus, while SSD storage offers appealing capacity advantage for growing industry neural recommendation models, there is significant room to improve the performance of embedding table operations.

3.3 Performance of End-to-End Recommendation Models

While embedding tables enable recommendation systems to more accurately model user interests, as shown in Figure 1, embedding is only a component when considering end-to-end recommendation inference. Thus, to understand the end-to-end performance impact
by offloading embedding tables to the SSD memory, we characterize the performance impact on recommendation inference over a representative variety of network model architectures.

Our evaluations use eight open-source recommendation models [19] representing industry-scale inference use cases from Face- book, Google, and Alibaba [20, 22, 30, 43–45]. For the purposes of this study, models are clustered into two categories based on the respective performance characteristics: embedding-dominated and MLP-dominated. MLP-dominated models, such as Wide and Deep (WD), Multi-Task Wide and Deep (MTWND), Deep Interest (DIN), Deep Interest Evolution (DIEN), and Neural Collaborative Filtering (NCF), spend the vast majority of their execution time on matrix operations. On the other hand, embedding-dominated models, such as DLRM-RMC1, DLRM-RMC2, and DLRM-RMC3, spend the majority of their time processing embedding table operations. We refer the reader to [19] for detailed operator breakdowns and benchmark model characterizations.

Figure 6 shows the execution time of the eight recommendation models at a batch-size of 64 when embedding tables are stored in DRAM and in SSD, respectively. The execution time for MLP-dominated models remains largely unaffected between the two memory systems. Compared to DRAM, storing tables in SSD for WND, MTWND, DIEN, and NCF increases the model latency by 1.01×, 1.01×, 1.09×, and 1.01×, versus DRAM. For the purposes of this study, models are clustered into two categories based on the respective performance characteristics: embedding-dominated and MLP-dominated. MLP-dominated models, such as Wide and Deep (WD), Multi-Task Wide and Deep (MTWND), Deep Interest (DIN), Deep Interest Evolution (DIEN), and Neural Collaborative Filtering (NCF), spend the vast majority of their execution time on matrix operations. On the other hand, embedding-dominated models, such as DLRM-RMC1, DLRM-RMC2, and DLRM-RMC3, spend the majority of their time processing embedding table operations. We refer the reader to [19] for detailed operator breakdowns and benchmark model characterizations.

Figure 6: Performance degradation from using Flash based embedding table operations is model dependant. Storing tables in SSD for WND, MTWND, DIEN, and NCF increases model latency by 1.01×, 1.01×, 1.09×, and 1.01×, versus DRAM.

3.4 Opportunities for Acceleration and Optimization

Given the performance characterization of individual embedding operations and end-to-end models when embeddings are stored in SSDs, we identify many opportunities for inference acceleration and optimization. First, the overwhelming majority of execution time in MLP-dominated models is devoted to matrix operations; thus SSDs systems offer an exiting solution to store embedding tables in high-density storage substrates, lowering infrastructure costs for datacenter scale recommendation inference.

While SSDs is an appealing target for MLP-dominated models, there is significant room for performance improvement, particularly when embedding table operations are offloaded to SSDs for embedding-dominated recommendation models. To bridge the performance gap, this paper proposes to use near data processing (NDP) by leveraging the existing compute capability of commodity SSDs. Previous work has shown that NDP-based SSD systems can improve performance across a variety of different application spaces such as databases and graph analytics [31, 34]. NDP solutions work particularly well when processing gather-reduce operations over large quantities of input data using lightweight computations. Embedding table operations follow this compute paradigm as well. NDP can help reduce round-trip counts and latency overheads in PCIe communication as well as improve the SSD bandwidth utilization by co-locating compute with the Flash-based storage systems (more detail in Section 4).

In summary, the focus of this work is to demonstrate the viability of SSD-based storage for the MLP-dominated recommendation models and to customize NDP-based SSD systems for neural recommendation in order to unlock the advantages of SSD storage capacity for the embedding-dominated models.

4 RECSSD DESIGN

We present RecSSD, a near-data processing (NDP) solution for efficient embedding table operations on SSD memory. Compared to traditional SSD storage systems, RecSSD increases bandwidth to Flash memories by utilizing internal SSD bandwidth rather than external PCIe, greatly reducing unused data transmitted over PCIe by packing useful data together into returned logical blocks, and reduces command and control overheads in the host driver stack by reducing the number of I/O commands needed for the same amount of data. To maintain compatibility with existing NVMe protocol and drivers, RecSSD is implemented within the FTL of the SSD, requiring no modifications to the hardware substrate and paving the way for datacenter scale deployment. This section describes the overall RecSSD design and implementation. First we outline how embedding operations are mapped to the FTL in SSD systems; next, we detail how RecSSD exploits temporal locality in embedding table operations to improve performance; and finally, we describe the feasibility of implementing RecSSD in real systems.

4.1 Mapping Embedding Operations to the FTL

RecSSD is designed to accelerate embedding table operations for recommendation inference. In most high-level machine learning frameworks, these embedding operations are implemented as specific custom operators. These operators can be implemented using a variety of backing hardware/software technologies, typically DRAM based data structures for conventional embedding operations. RecSSD implements embedding operations using SSD storage by moving computation into the SSD FTL, and on the host using custom NDP based drivers within the higher-level framework operator implementation.

Given the large storage requirements, embedding table operations (e.g., SparseLengthSum in Caffe2), span multiple pages within SSD systems. A standard FTL provides highly optimized software that supports individual page scheduling and maintenance; RecSSD operates on top of request queues and data buffers designed for individual Flash page requests and operations. In order to support multi-page SparseLengthSum (SLS) operations, we add a scheduling...
layer — with accompanying buffer space and request queues — on top of the existing page scheduling layer. The proposed SLS scheduling layer feeds individual page requests from a set of in-flight SLS requests into the existing page-level scheduler to guarantee high throughput across SLS requests. The existing page-level scheduling proceeds as normal to ensure page operations maximize the available internal memory parallelism.

Figure 7 details the proposed RecSSD design, which augments SSD systems with NDP to improve internal Flash memory bandwidth and overall performance of embedding table operations.

**Data-structures** In particular, to support NDP SLS, RecSSD adds two major system components: a pending-SLS request buffer and a specialized embedding cache. These components are colored red in Figure 7.

Each SLS operation allocates an entry in the pending SLS request buffer. Each entry contains five major elements: (Input Config) buffer space to store SLS configuration data passed from the host, (Status) various data structures storing reformatted input configuration and counters to track completion status, (Pending Flash Page Requests) a queue of pending Flash page read requests to be submitted to the low-level page request queues, (Pending Host Page Requests) a queue of pending result logical block requests to be serviced to the host upon completion, and (Result Scratchpad) buffer space to store SLS configuration data passed from the host.

**Initiating Embedding Request** When the FTL receives an SLS request in the form of a write-like NVMe command, the FTL allocates an SLS request entry. The FTL then triggers the DMA of the configuration data from the host using the NVMe host controller (step 1a). Upon receipt of that configuration data, the FTL will need to process the data, initializing completion status counters and populating custom data structures containing the reformatted input data (populating element 2 - Status). This processing step computes which flash Pages must be accessed and separates input embeddings by Flash Page, such that the per-page processing computation can easily access its own input embeddings. During this scan of the input data, a fast path may also check for availability of input embeddings in an embedding cache (discussed later this section), avoiding flash Page read requests (step 2a), and otherwise placing those flash page requests in the pending queue (step 2b). Upon completion of the configuration processing the request entry is marked as configured, and pending Flash page requests may be pulled and fed into the low-level page request queues (step 3a). If the page exists within the page cache already, the page may be directly processed (step 3b). When the FTL receives a SLS read-like NVMe command (asynchronous with steps 2-5), it searches for the associated SLS request entry and populates the pending host page request queue (step 1b).

**Issuing Individual Flash Requests** At a high level of the FTL scheduler polling loop, the scheduler will maintain a pointer to an entry in the SLS request buffer. Before processing low-level request queues, the scheduler will fill the queues from the current SLS entry’s pending Flash page request queue. The scheduler will then perform an iteration of processing the low level page request queues, and increment the SLS request buffer pointer regardless of completion, such that requests are handled fairly in a round robin fashion.

**Returning Individual Flash Requests** Upon completion of a Flash page read request which is associated with an SLS request (step 4), the extraction and reduction computation will be triggered for that page. The embeddings required for the request which reside in that page will be read from the page buffer entry and accumulated into the appropriate result embedding in the result buffer space for that SLS request (step 5). The reformatted input configuration allows the page processing function to quickly index which embeddings need to be processed and appropriately update the completion counters.

**Returning Embedding Requests** Again at a high level of the FTL scheduler polling loop, the scheduler will check for completed host page requests within an SLS request. If completed pages are ready, and the NVMe host controller is available, the scheduler will trigger the controller to DMA the result pages back to the host (step 6). Upon completion of all result pages in an SLS request the SLS request entry will be deallocated. The NVMe host controller will automatically track completed pages and complete NVMe host commands.

### 4.2 Exploiting Temporal Locality in Embedding Operations

**Multi-threading and Pipelining** Aside from the base NDP implementation, there are a number of conventional optimizations that can be applied on top of the NDP Flash operation. Multi-threading and software pipelining can be used to overlap NDP SLS I/O operations with the rest of the neural network computation. For this we use a threadpool of SLS workers to fetch embeddings and feed post-SLS embeddings to neural network workers. We match our SLS worker count to the number of independent available I/O queues in our SSD driver stack. We then match our neural network workers to the available CPU resources.

**DRAM caching is another technique which has been previously studied** [17] in the context of recommendation inference serving. With our NDP implementation, there is the option for both host DRAM caching and SSD internal DRAM caching.

**Host-side DRAM Caching** Because our NDP SLS operator returns accumulated result embeddings to the host, we cannot use our workload’s existing NDP SLS requests to populate a host DRAM embedding cache. In order to still make use of available host DRAM, we implement a static partitioning technique utilizing input data profiling which can partition embedding tables such that frequently accessed embeddings are stored in host DRAM, while infrequently used embeddings are stored on the SSD. This solution is motivated by the characterization in Section 3.1, showcasing the power law distribution of page access. Because there exist relatively few highly accessed embeddings, static partitioning becomes a viable solution. With this feature, our system requests the SSD embeddings using our NDP function, and post processes the returned partial sums to include embeddings contained in the DRAM cache on the host.

**SSD-side DRAM Caching** For host DRAM caching, it is entirely feasible to use a large fully associative LRU software cache. However, for SSD internal DRAM caching, we must more carefully consider the implementation overheads of our software caching techniques. The FTL runs on a relatively simple CPU, with limited
RecSSD: Near Data Processing for Solid State Drive Based Recommendation Inference

Figure 7: The lifetime of an SSD based SLS operator. The addition of an SLS request buffer and a specialized embedding cache support the multi-page operation.

DRAM space. The code and libraries available are specifically designed for embedded systems, such that the code is compact and has low computation overhead, as well as having more consistent performance. The SSD FTL is designed without dynamic memory allocation and garbage collection. When implementing any level of associativity, the cost of maintaining LRU or pseudo LRU information on every access must be balanced against cache hit-rate gains. For the current evaluations we implement a direct-mapped SSD-side DRAM cache.

We also note that in addition to maintaining compatibility with existing NVMe protocol, by implementing support for embedding table operations purely through software within the SSD FTL, we ensure RecSSD is fully compatible with existing commodity SSD hardware. This method of implementation relies on the lightweight nature of the required computation, such that the SSD microprocessor does not become overly delayed in its scheduling functions by performing the extra reduction computation.

5 METHODOLOGY AND IMPLEMENTATION

This section describes the methodology and experimental setup used to evaluate the proposed RecSSD design. Here we summarize the OpenSSD platform, Micron UNVMe, recommendation models, and input traces used. Additional details can be found in the Appendix.

OpenSSD In order to evaluate the efficacy of offloading the SLS operator onto the SSD FTL, we implement a fully functional NDP SLS operator in the open source Cosmos+ OpenSSD system [4]. The development platform, Cosmos+ OpenSSD, has a 2TB capacity, fully functional NVMe Flash SSD, and a customizable Flash controller and FTL firmware. In order to provide a feasible solution for datacenter scale deployment, we implement RecSSD within the FTL firmware; the interface is compatible with existing NVMe protocol, requiring no hardware changes.

Micron UNVMe In addition to the NVMe compatible OpenSSD system, the RecSSD interface is implemented within the Micron UNVMe driver library [10]. We modify the UNVMe driver stack to include two additional commands, built on top existing command structures for NVMe read/write commands and distinguished by setting an additional unused command bit, as described in Section 4. The command interface enables flexible input data and command configurations, while maintaining compatibility with the existing NVMe host controller. The UNVMe driver makes use...
of a low latency userspace library, which polls for the completion of NVMe read commands, and uses the maximum number of threads/command queues.

**Neural Recommendation Models** To evaluate RecSSD, we use a diverse set of eight industry-representation recommendation models provided in DeepRecInfra [19], implemented in Python using Caffe2 [1]. In order to evaluate the performance of end-to-end recommendation models on real systems, we integrate the SparseLengthsSum operations (embedding table operations in Caffe2) with the custom NDP solution. We offload embedding operations to RecSSD, we design a low-overhead Python-level interface using CTYPES, which allows us to load the modified UNVMe as a shared library and call NVMe and NDP SLS I/O commands. In the future these operations could be ported into a custom Caffe2 operator function, and compiled along with the other Caffe2 C++ binaries.

**Input Traces and Performance Metrics** In addition to the recommendation models themselves, we instrument the networks with synthetically generated input traces. We instrument the opensource synthetic trace generators from Facebook’s open-sourced DLRM [30] with the locality analysis from industry-scale recommendation systems shown in Figure 4. The synthetic trace generator is instrumented with likelihood distributions for input embeddings across stack distances of previously requested embedding vectors. We generate exponential distributions based on a parameter value, \( K \). Sweeping \( K \) generates input traces with varying degrees of locality; for instance, setting \( K \) equal to 0, 1, and 2 generates traces with 13\%, 54\%, and 72\% unique accesses respectively [17, 20]. Given the high cache miss rates and our locality analysis, we assume a single embedding vector per SSD page of 16KB. For the evaluation results, we assume embedding tables have 1 million vectors and host-side DRAM caches store up to 2K entries per embedding table.

Because our prototype limits us to single-model single-SSD systems, we do not focus our results on latency-bounded throughput, but rather direct request latencies, a critical metric for determining the performance viability of SSD based recommendation. We average latency results across many batches, ensuring steady-state behavior.

**Physical Compute Infrastructure** All experiments are run on a Quad-core Intel Skylake desktop machine. Our machine uses G.SKILL TridentZ Series 64GB (4 x 16GB) 288-Pin DDR4 SDRAM DDR4 3200 (PC4 25600) Desktop Memory Model F4-3200C14Q-64GTZ DRAM. DRAM has nanosecond-scale latencies, and 10s of GB/s in throughput. Our prototype SSD system supports 10K IOPs per channel with 8 channels and a page size of 16KB, leading to maximum throughput with sequential read of just under 1.4GB/s. Newer SSD systems will have higher throughput. Single page access latencies are in the 10s to 100s of microseconds range.

6 EVALUATING RECSSD

Here we present empirical results evaluating the performance of RecSSD. Overall, the results demonstrate that RecSSD provides up to 2x speedup over baseline SSD for recommendation inference. This section first analyzes the fundamental tradeoffs of RecSSD using micro-benchmarks based on embedding table operations. Following the micro-benchmark analysis, the section compares the performance of end-to-end recommendation models between baseline SSD systems and RecSSD. Expanding upon this analysis, we present performance tradeoffs between baseline SSD systems and RecSSD using both host-side and SSD-side DRAM caching in order to exploit temporal locality in embedding table accesses. Finally, the section conducts a sensitivity study on the impact of individual recommendation network architectural parameters on RecSSD performance. The sensitivity analysis provides insight into RecSSD’s performance on future recommendation models.

6.1 Accelerating Embedding Table Operations

Figure 8 presents the performance of embedding table operations (i.e., SparseLengthsSum in Caffe2 [2]). For RecSSD, the execution time is categorized five components (i.e., Config Write, Config Process, Translation, and Flash Read) over a range of batch sizes. Config Write and Config Process represent the time taken to transfer configuration data to the SSD and the time to process the configuration, respectively; after the transfers, internal data structures are populated and Flash page requests begin issuing. Translation represents the time spent on processing returned Flash pages, extracting the necessary input embedding vectors, and accumulating the vectors into the corresponding result buffer space. Flash Read indicates the time in which the FTL is managing and waiting on Flash memory operations.

It is difficult to compare the computational throughput of Translation independently with the IO bandwidth of flash, as the computation is synchronously tightly-coupled with the IO scheduling mechanisms within the FTL. With hardware modification this computation could be decoupled and made parallel. However, we can indirectly observe the bottleneck by observing the dominating time spent in the FTL, whether it is translation computation or flash read operations.

Following the characterization from Section 3.1, we study two distinct memory access patterns: SEQ and STR. The Sequential(SEQ) memory access pattern represents use cases where embedding table IDs are contiguous. This is unlikely to happen in datacenter-scale recommendation inference applications, as shown in Figure 4, but represents use cases with extremely high page locality. The Random(STR) memory access patterns are generated with strided embedding table lookup IDs and representative of access patterns where each vector accessed is located on a unique Flash page. Given
shows that with static partitioning, RecSSD across a wide variety use cases. Furthermore, while current recommendation use cases exhibit sparse access patterns, future optimizations in profiling and restructuring embedding tables may increase the locality.

Performance with Low Locality Embedding Accesses
Under the Random memory lookup access pattern, RecSSD achieves up to a 4× performance improvement over baseline SSD. This performance improvement comes from the increased memory level parallelism. RecSSD increases memory level parallelism by concurrently executing Flash requests for each embedding operation, increasing utilization of the internal SSD bandwidth. As shown in Figure 8, roughly half the time in the RecSSD’s FTL is spent on Translation. Given the limited hardware capability of the 1GHz, dual core ARM A9 processors of the Cosmos+OpenSSD system[4], we expect that with faster SSD microprocessors or custom logic, the Translation time could be significantly reduced.

Performance with High Locality Embedding Accesses
Compared to the baseline SSD system using conventional NVMe requests, Sequential access patterns with high spatial locality result in poor NDP performance. Compared to random or low locality access patterns, sequential or high locality embedding accesses access fewer Flash pages but require commensurate compute resources to aggregate embedding vectors. In the baseline system, the SSD page cache will hold pages while embedding vectors requests are sequentially streamed through the system and accumulated by the CPU. While, RecSSD also access fewer Flash pages, the embedding vectors are aggregated using the dual-core ARM A9 processor on the Cosmos+OpenSSD system; this accounts for over half the execution time (Translation) as shown in Figure 8. With sequential accesses, the benefits of aggregating faster server class, host Intel CPU outweighs the lack of overhead of multiple NVMe commands. We anticipate more sophisticated processors on the NDP system would close eliminate the slight performance degradation using RecSSD.

6.2 Accelerating End-to-End Recommendation Models
In addition to individual embedding table operations, here we evaluate RecSSD across a selection of industry-representative recommendation models. To start, we showcase the raw potential of NDP, by presenting the simplest naive experimental configuration. Figure 9 presents the relative speedup of RecSSD over a conventional SSD baseline, without operator pipelining and caching techniques, and using randomly generated input indices. We observe that many models exist where NDP provides no observable benefits, and for models where performance is limited by embedding operations and SSD latencies, NDP can provide substantial assistance with up to 7× speedup. The maximum speedup across models shown here is higher than that of the individual embedding operations (Figure 8) due to differences in underlying model parameters such as feature size and indices per lookup as discussed in Section 6.4.

6.3 Exploiting Locality in End-to-End Models
In addition to the end-to-end model results, we evaluate the performance of RecSSD with operator pipelining and caching. These optimization techniques, as presented in Section 4, are applied on top of RecSSD and conventional SSD systems. Figure 10(a-c) presents relative speedup results for RecSSD with just SSD-side caching and the conventional SSD baseline with host-side caching. RecSSD utilizes a large, but direct mapped, cache within the SSD DRAM while the baseline utilizes a fully associative LRU cache within host DRAM. Batchizes are swept between 1 and 32, along with the three input trace locality conditions \( K = 0, 1, 2 \). Hit rates for RecSSD’s SSD DRAM cache are labeled above each speedup bar. The baseline LRU cache hit rates follow the inverse of the locality distribution, with 84%, 44%, and 28% hits in the cache corresponding to \( K \) equal to 0, 1, and 2 respectively. Note, the LRU cache hit rates span the diverse set of embedding access patterns from the initial characterization of production-scale recommendation models shown in Figure 4.

With high locality (i.e., low \( K \)), conventional SSD systems achieve higher performance than RecSSD. On the other hand, with low locality RecSSD outperforms the conventional baseline. This is because the direct mapped caching hit rate cannot match that of the more complex fully associative LRU cache on the host system, exemplified in the high batch size runs for RM1. Furthermore, RM2 has lower SSD cache hit rates compared to RM1/3, a result of the larger number of embedding lookups required per request and temporal locality being across requests not lookups. Even so, without host DRAM caching, RecSSD outperforms the baseline by up to 1.5X for lower locality traces, where many SSD pages must be accessed and the benefits of increased internal bandwidth shine.

Figure 10(d-f) presents relative speedup results for RecSSD using static table partitioning as well as SSD caching. With static table partitioning, we make use of available host DRAM by statically placing the most frequently used embeddings within the host DRAM cache as detailed in Section 4. The hit rates labeled above each bar represent the hit rates of RecSSD in the statically partitioned host DRAM cache, not the SSD cache.

Following the conventional SSD baseline, static partitioning helps in leveraging the available host DRAM memory. For high temporal locality however it cannot match the hit rate of the fully associative LRU cache. With higher batch sizes as well as higher indices per request (seen in RM2), the hit rate asymptotically approaches 25%, the size of the static partition relative to the used ID space. Overall, Figure 10 shows that with static partitioning, RecSSD achieves a 2× performance improvement over the conventional
Figure 10: Relative full model performance improvement including caching techniques. The percentages above each bar represent the hitrate of either the SSD cache (a-c) or the host partition (d-f) for RecSSD. The baseline LRU cache hitrates always follow the inverse of the locality distribution, with 84%, 44%, and 28% hits in the cache corresponding to $K$ equal to 0, 1, and 2, respectively.

SSD baseline. This occurs when the baseline host LRU cache has a relatively low hit rate such that many SSD pages must be accessed, while RecSSD is able to achieve comparable host DRAM hitrates with static partitioning.

In general, the above results show that the advantages of RecSSD shine when pages must be pulled from the SSD, and when the host level caching strategies available for RecSSD (static partitioning) are of comparable effectiveness to the baseline LRU software cache. Although RecSSD shows diminishing returns with improved caching and locality, we note that because RecSSD is fully compatible with the existing NVMe interface, it can be employed in tandem with conventional strategies and switched based on the embedding table locality properties.

6.4 Sensitivity Study: Impact of Model Architecture

In this section we more closely examine the impact of model parameters differentiating the performance of our benchmark models. Table 1 details the parameter space of RM1/2/3. We specifically note that absolute table size does not impact our results. Growing table sizes do provide motivation to move from capacity constrained DRAM to flash SSDs, however embedding lookup performance is dependant on access patterns, not absolute table size.

Table 1: Differentiating benchmark parameters.

| Benchmark | Feature Size | Indices | Table Count |
|-----------|--------------|---------|-------------|
| RM1       | 32           | 80      | 8           |
| RM2       | 64           | 120     | 32          |
| RM3       | 32           | 20      | 10          |

In Figure 11a we see how feature size and quantization, which affect the size of embedding vectors relative to the page size, show decreasing relative performance as this ratio grows. This is because the baseline is able to make more efficient use of block accesses as the lowest unit of memory access approaches the size of a memory block, while RecSSD must perform more computation on the SSD microprocessor per page accessed from Flash. In Figure 11b we see that although increasing table count diminishes performance, this quickly becomes outscaled by increases in performance from the increased indices per lookup. The performance loss from increasing table count is due to the implementation of our NDP interface. Because a single NDP call handles a single table, the amortization of command overheads is on a per table basis. On the other hand, increasing the number of indices per lookup increases the amortization of this control overhead as well as the value of accumulating these embeddings on the SSD, where only one vector is sent to the host for all the indices accumulated in a single lookup.
7 RELATED WORK

SSD Systems Recent advances in flash memory technology have made it an increasingly compelling storage system for at-scale deployment. Compared to disk based solutions, SSDs offer 2.6× and 3.2× bandwidth per Watt and bandwidth per dollar respectively [12]. Furthermore, given the high density and efficiency, SSDs are being used as datacenter DRAM-replacements as well [12]. In fact, prior work from Google and Baidu highlight how modern SSD systems are being used for web-scale applications in datacenters [31, 34]. Furthermore, given recent advances in Intel’s Optane technology, balancing DRAM-like latency and byte-addressability with SSD-like density, we anticipate the type of applications that leverage SSD based storage systems to widen [24]. In fact, training platforms for terabyte scale personalized recommendation models rely heavily on SSD storage capabilities for efficient and scalable execution [41].

In order to enable highly efficient SSD execution, modern storage solutions rely on programmable memory systems [15]. Leveraging this compute capability, there has been much work on both software and hardware solutions for Near Data Processing in SSDs for other datacenter applications [14, 18, 25, 31, 35, 36, 38, 39]. Previous works which target more general SSD NDP solutions have relied on hardware modifications, complex programming frameworks, and heavily modified driver subsystems to support the performance requirements of more complex and general computational tasks. Our system trades-off this generality for simplicity and application specific performance and cost efficiency.

Accelerating Recommendation Inference Given the ubiquity of AI and machine learning workloads, there have been many proposals for accelerating deep learning workloads. In particular, recent work illustrates that recommendation workloads dominate the AI capacity in datacenters [20]. As a result, recent work proposes accelerating neural recommendation. For example, the authors in [23, 27] propose a customized memory management unit for AI accelerators (i.e., GPUs) in order to accelerate address translation operations across multi-node hardware platforms. Given the low-compute intensity of embedding table operations, recent work also explores the role of near memory processing for Facebook’s recommendation models [26]. Similarly, researchers have proposed the application of flash memory systems to store large embedding tables found in Facebook’s recommendation models [17], exploring advanced caching techniques to alleviate challenges with large flash page sizes. These techniques can be used in tandem with RecSSD. In this paper, we explore the role combining near data processing and NAND flash memory systems for at-scale recommendation in order to reduce overall infrastructure cost. Furthermore, we provide a real system evaluation across a wide collection of recommendation workloads [19].

8 CONCLUSION

In this paper we propose, RecSSD, a near data processing solution customized for neural recommendation inference. By offloading computations for key embedding table operations, RecSSD reduces round-trip time for data communication and improves internal SSD bandwidth utilization. Furthermore, with intelligent host-side and SSD-side caching, RecSSD enables high performance embedding table operations. We demonstrate the feasibility of RecSSD by implementing it in a real-system using server-class CPUs and an OpenSSD compatible system with Micron UNVM’se driver library. RecSSD reduces end-to-end neural recommendation inference latency by 4× compared to off-the-shelf SSD systems and comparable performance to DRAM-based memories. As a result, RecSSD enables highly efficient and scalable datacenter neural recommendation inference.

ACKNOWLEDGMENTS

We would like to thank the anonymous reviewers for their thoughtful comments and suggestions. We would also like to thank Glenn Holloway for his valuable technical support. This work was sponsored in part by National Science Foundation Graduate Research Fellowships (NSFGRFP), and the ADA (Applications Driving Architectures) Center.

A ARTIFACT APPENDIX

A.1 Abstract

RecSSD is composed of a number of open sourced artifacts. First, we implement a fully-functional NDP SLS operator in the open source Cosmos+ OpenSSD system [4], provided in the RecSSD-OpenSSDFirmware repository [7]. To maintain compatibility with the NVMe protocols, the RecSSD interface is implemented within Micron’s UNVMe driver library [10], provided in the RecSSD-UNVMeDriver repository [9]. To evaluate RecSSD, we use a diverse set of eight industry-representative recommendation models provided in DeepRecInfra [19], implemented in Python using Caffe2 [1] and provided in the RecSSD-RecInfra repository [8]. In addition to the models themselves, we instrument the open-source synthetic trace generators from Facebook’s open-sourced DLRM [30] with our locality analysis from production-scale recommendation systems, also included in the RecSSD-RecInfra repository.

A.2 Artifact Check-list (Meta-Information)

- **Compilation**: GCC, Python3, PyTorch, Caffe2, Xilinx SDK 2014.4
- **Model**: DeepRecInfra
- **Run-time environment**: Ubuntu 14.04
- **Hardware**: Cosmos+ OpenSSD, two Linux Desktop machines, remote FDU
- **How much time to prepare workflow (approximately)**?: 4-8 hours, once hardware is acquired
- **How much time is needed to complete experiments (approximately)**?: 10+ hours
- **Publicly available**: Software will be open-sourced and publicly available. Required hardware platform is potentially still purchasable through original developers.
- **Code licenses (if publicly available)**?: GNU GPL

A.3 Description

A.3.1 How to Access. RecSSD is provided through a number of publically available GitHub repositories [7–9], as well as a publically available archive on Zenodo, DOI: 10.5281/zenodo.4321943.
A.3.2 Hardware Dependencies. Cosmos+ OpenSSD system [4], two Linux Desktop class machines, and a remote PDU for a fully remote workflow.

A.3.3 Software Dependencies. Xilinx SDK 2014.4 for programming the OpenSSD. The Cosmos+ OpenSSD FTL firmware and controller Bitstream. Python3, PyTorch, and Caffe2 for running recommendation models.

A.3.4 Models. Uses recommendation model benchmarks from DeepRecInfra [19], and trace generation from Facebook’s open-sourced DLRM [30].

A.4 Installation
To set up the SSDDev machine, start by downloading the Cosmos+ OpenSSD software available on their GitHub[5]. You will need to install Xilinx SDK 2014.4, and follow the instructions in their tutorial[5] to set up a project for the OpenSSD board. For RecSSD, we use the prebuilt bitstream and associated firmware. After setting up the project, replace the ./GreedyFTL/src/ directory with the code from the RecSSD-OpenSSD/Firmware GitHub repository. The OpenSSD tutorial contains detailed instructions on running the firmware, and the physical setup of the hardware.

To set up the SSDHost machine, download and make the RecSSD-UNVMeFirmware repository. This repository provides a user level driver library to connect the RecSSD-RecInfra recommendation models to the OpenSSD device. Once the SSDHost has been booted with the OpenSSD running, use lspci to detect the PCIe device identifier of the board, and use unvme-setup bind PCIeID to attach the driver to the specific device. Make note of ./test/unvme/libflashrec.so, which must be later copied into RecSSD-RecInfra, such that the Python3 runtime can load and run the necessary driver functions to make use of our implemented NDP techniques.

Next, download the RecSSD-RecInfra repository. Copy the libflashrec.so file into ./models/libflashrec.so. Make sure to download and install Python3 and PyTorch[6].

A.5 Experiment Workflow
Detailed walk-throughs of the technical steps required are documented within the provided individual repositories and from the OpenSSD tutorial[5]. At a high level the expected workflow is as follows.

(1) With the SSDHost machine powered off, use the Xilinx SDK on the SSDDev machine to launch the FTL firmware on the OpenSSD.
(2) Power on and boot the SSDHost machine. Connect the UNVMe driver library to the device through unvme-setup bind.
(3) Run ./models/input/create_dist.sh within RecSSD-RecInfra to generate the desired synthetic locality patterns for input traces.
(4) Run the python based experimental sweeps scripts within RecSSD-RecInfra /models/ to run various recommendation models using either baseline SSD interfaces or our NDP interfaces.

A.6 Evaluation and Expected Results
Most of our results are reported as inference latency, output from scripts run on the SSDHost machine. We compare relative latency results across a large number of batches in order to guarantee regular steady state behavior. Figure 10 presents expected results for the important RM1, RM2, and RM3 models, while Figure 11 presents results for an RM3-like model while tuning specific model parameters.

Figure 8 reports breakdowns in time spent within the FTL for NDP requests using microbenchmarks within the RecSSD-UNVMeFirmware repository. To reproduce these results, run ./test/unvme/unvme_embed_test. Unlike model latency results, these measurements are performed within the FTL and directly reported through output to the SDK, therefore they must be recorded from the SDK running on the SSDDev machine.

Figures 3 and 4 use proprietary industry data and are not reproducible using our open-sourced infrastructure.

REFERENCES
[1] [n.d.]. Caffe2. https://caffe2.ai/.
[2] [n.d.]. Caffe2 Operator Catalog. https://caffe2.ai/docs/operators-catalogue.html#sparsetlengthsum.
[3] [n.d.]. Cosmos+ OpenSSD GitHub. https://github.com/Cosmos-OpenSSD/Cosmos-plus-OpenSSD.
[4] [n.d.]. Cosmos+ OpenSSD Platform.
[5] [n.d.]. Cosmos+ OpenSSD Tutorial. https://github.com/Cosmos-OpenSSD/Cosmos-plus-OpenSSD/blob/master/doc/Cosmos%2B%20OpenSSD%202017%20Tutorial.pdf.
[6] [n.d.]. PyTorch. https://pytorch.org/.
[7] [n.d.]. RecSSD-OpenSSD/Firmware GitHub. https://github.com/wilkening-mark/RecSSD-OpenSSD/Firmware.
[8] [n.d.]. RecSSD-RecInfra GitHub. https://github.com/wilkening-mark/RecSSD-RecInfra.
[9] [n.d.]. RecSSD-UNVMeFirmware GitHub. https://github.com/wilkening-mark/RecSSD-UNVMeFirmware.
[10] [n.d.]. UNVMe - A User Space NVMe Driver Project. https://github.com/zenglg/unvme.
[11] Nitin Agarwal, Vijayan Prabhakaran, Ted Webber, John D. Davis, Mark Manasse, and Rina Panigrahy. 2008. Design Tradeoffs for SSD Performance. In USENIX 2008 Annual Technical Conference (Boston, Massachusetts) (ATC’08). USENIX Association, USA, 57–70.
[12] David G Andersen and Steven Swanson. 2010. Retracing flash in the data center. IEEE micro 4 (2010), 52–54.
[13] Michael Chui, J Manyika, M Miremadi, N Henke, R Chung, P Nel, and S Malhotra. 2018. NOTES FROM THE AI FRONTIER INSIGHTS FROM HUNDREDS OF USE CASES.
[14] Jaeyoung Do, Yang-Suk Kee, Jignesh M. Patel, Chanik Park, Kwanghyun Park, and David J. DeWitt. 2013. Query Processing on Smart SSDs: Opportunities and Challenges. In Proceedings of the 2013 ACM SIGMOD International Conference on Management of Data (New York, New York, USA) (SIGMOD ’13). Association for Computing Machinery, New York, NY, USA, 1221–1230. https://doi.org/10.1145/2463676.2465295
[15] Jaeyoung Do, Sudipta Sengupta, and Steven Swanson. 2019. Programmable solid-state storage in future cloud datacenters. Commun. ACM 62, 6 (2019), 54–62.
[16] Assaf Eisenman, Darryl Gardner, Islam AbdelRahman, Jens Axboe, Siying Dong, Kim Hazelwood, Chris Petersen, Asaf Cidon, and Sachin Katti. 2018. Reducing DRAM Footprint with NVM in Facebook. In Proceedings of the Thirteenth EuroSys Conference (Porto, Portugal) (EuroSys ’18). Association for Computing Machinery, New York, NY, USA, Article 42, 13 pages. https://doi.org/10.1145/3190508.3190524
[17] Assaf Eisenman, Maxim Naumov, Darryl Gardner, Misha Smelyanskiy, Sergey Papyrev, Kim Hazelwood, Asaf Cidon, and Sachin Katti. 2018. Bandana: Using non-volatile memory for storing deep learning models. arXiv preprint arXiv:1811.05922 (2018).
[18] BenceHeu Gu, Andre S. Yoon, Duck-Ho Bae, Insoon Jo, Jinyoung Lee, Jonghyun Youn, Jeong-Uk Kang, Moonzoon Kwon, Chanho Yoon, Sangyeun Cho, Jaehoon Jeong, and Duckyun Chang. 2016. Riscv: A Framework for Near-data Processing of Big Data Workloads. In Proceedings of the 63rd Annual Symposium on Computer Architecture (Seoul, Republic of Korea) (ISCA ’16). IEEE Press, Piscataway, NJ, USA, 153–165. https://doi.org/10.1109/ISCA.2016.23
