Abstract

The gate-all-around silicon nanowire transistor (GAA-NW) has manifested itself as one of the most fortunate candidates for advanced node integrated circuits (ICs). As the GAA transistor has stronger gate control, better scalability, as well as improved transport properties, the device has been considered as a potential alternative for scaling beyond FinFET. In recent publications, the basic feature and scalability of nanowire have been widely explored primarily focusing on intrinsic device characteristics. Although the GAA-NW has superior gate control compared to other architectures, the device is surrounded by huge vertical gate metal line and S/D contact metal lines. The presence of this vast metal line forms a strong parasitic capacitance. While scaling down sub-7 nm node dimensions, these capacitances influence strongly on the overall device performances. In this chapter, we have discussed the effects of various parasitic capacitances on scaling the device dimensions as well as their performances at high-frequency operations. TCAD-based compact model was used to study the impacts of scaling GAA-NW’s dimensions on power performance and area gain perspective (PPA).

Keywords: CMOS scaling, GAA-NW, parasitic capacitances, compact modeling, TCAD, PPA

1. Introduction

Since the beginning of solid-state technology, a continuous reduction of transistor size has delivered the smaller and faster electronic technology in every new generation. Since the last few decades, Moore’s law [1] was gifted with many prime movers, such as the mobility boosted by strained silicon [2] and reduced gate leakage using the high-k/metal gate [3] and most importantly, planar MOSFET was replaced by the FinFET to achieve better leakage control [4]. Since then, the major industries followed FinFET technology for their 16/14 nm and 10 nm node, respectively [5–7]. However, while scaling down below the 10 nm node, again
the short channel effects (SCE) such as subthreshold leakage rise significantly and became a major concern in scaling FinFET architecture. As per international technology roadmap for semiconductor (ITRS 2015) prediction, the contacted gate pitch (CGP) in 7 nm node transistor would be ~42 nm, making a gate length of less than 15 nm [8]. Although the FinFET has gate wrapping around the channel, at these shorter dimensions, a much stronger gate control is required. Therefore, gate-all-around (GAA) architecture has emerged as an alternative to FinFET [9]. The gate in NW covered all over around silicon channel providing a stronger control, therefore preventing more unwanted leakages. However, reduction of effective width ($W_{ef}$) in NW reduces the current driving capacity significantly. Although the drive current in NW can be increased by stacking multiple wires per fin, however, a taller fin device increases parasitic capacitances which may limit the benefit of scaling [10]. Though numerous studies have been carried out for analyzing the intrinsic and parasitic capacitance [11–14], however, there is still a requirement for an extensive analysis to model the GAA-NW’s major parasitic components. Thus, this chapter deals with the capacitance model of a GAA-NW transistor as well as the overall scaling performances at ring oscillator circuits.

2. GAA-NW device

To continue Moore’s law, transistor sizes are scaled down to the 7 nm node (N7) and 5 nm node (N5) specifications [15, 16]. A contacted gate pitch (CGP) of 42 and 32 nm were used in both the N7 and N5 devices. Gate length (L$_g$) of 14 and 10 nm with a wire diameter of 7 (D7) and 5 nm (D5) was considered in all the N7 and N5 specifications [10]. Channel material for n-channel and p-channel GAA-NW was considered with Si and Si$_{50}$Ge$_{50}$, respectively. An epitaxial-shaped source (S) and drain (D) regions were used as contacts. The S/D regions were doped with an active doping concentration of $3 \times 10^{20}$/cm$^3$ for both n-channel and p-channel

Figure 1. Compact GAA-nanowire transistor with cross-sectional views. (a) Compact NW device. (b) Cross-sectional views.
devices with a specific contact resistivity of $5 \times 10^{-9}$ Ωcm$^2$. Gate dielectric of 0.5 nm oxide and 1.5 nm high-k (HfO$_2$) layers was used. A gate spacer of 5 nm thickness was applied to both the gate-to-source and gate-to-drain regions (relative permittivity, $\varepsilon_r = 4.4$). A midpoint work function value for metal gate was used in both the devices during initial simulation. Considering a fixed NW pitch (NWP) of 14 and 10 nm offset, the two-stacked-NW device creates a fin height of 31 and 29 nm, respectively. Other specifications and setup for each device were considered similar to the reference [10, 15]. The simulated compact NW is shown in Figure 1(a) and a cross-sectional view showing inside details in Figure 1(b).

3. Simulation methodology

To estimate various parasitic capacitances in a GAA-NW and their impacts on overall scaling performances at a higher frequency, a TCAD-based compact model study was performed. Figure 2 shows a flow diagram used to analyze the DC and AC performances of the scaled GAA-NW transistor.

A two-stacked GAA-NW transistor was implemented using the Sprocess module of TCAD tool Sentaurus [17]. Given a continuous channel in FinFET, the selective region was etched away to form a round-shaped NW channel [18]. The 7 nm width-based FinFET transformed into the 7 nm diameter-based GAA-NW. Then the diameter and the gate length of NW were scaled down further to 5 and 10 nm, respectively [10]. All the parameters for device simulation were considered similar to the default 7 nm FinFET model [17].

3.1. Subthreshold current estimation

Electrical performances were estimated separately for both the off-state and for the on-state conditions. The Sdevice [19] simulation with Shockley-Read-Hall (SRH), auger, band-to-band tunneling (BTBT) recombination, bandgap narrowing, anisotropic density gradient, interface charge, mobility model with multivalley correction, thin inversion layer correction with high-k dielectric and quantum correction for the inversion layer were used to obtain the properties such as subthreshold slope (SS) and drain-induced barrier lowering (DIBL). Then, these

![Figure 2. Flow diagram describes the TCAD-based compact model of GAA-NW.](http://dx.doi.org/10.5772/intechopen.81099)
intrinsic properties (SS and DIBL) for different gate lengths, wire diameters and vertical pitches were fitted into the BSIM-CMG model [20]. Thus the fitted model provided subthreshold characteristics of a NW used for circuit-level simulations.

3.2. The drive current estimation

To estimate the on-state drive current, the ballistic flow has been considered along with drift-diffusion currents. As the channel length in N7 and N5 devices was scaled down to the carrier’s mean free path range [21], the total drive current in NW was considered to be quasi-ballistic in nature [21]. The scattering-free ideal ballistic current is defined by Eq. (1), where \( q \) is the electronic charge, \( V_{\text{inj}} \) is the carrier’s injection velocity and \( N_{\text{inv}} \) is the number of inversion charges. Sband [22] simulation provided these pure ballistic current characteristics for the different wire diameter and applied voltages

\[
I_{\text{Bal}} = q \times V_{\text{inj}} \times N_{\text{inv}}
\]  

(1)

The quasi-ballistic current is represented by Eq. (2). Quasi-ballistic current is the product of pure ballistic current times the ballistic ratio. The ballistic ratio (BR) is the ratio between actual saturation current and ideal ballistic currents.

\[
I_{\text{quasi-ballistic}} = I_{\text{Bal}} \times BR
\]

(2)

The ballistic current is independent of gate lengths, but BR is strongly dependent on the gate length, wire diameter and channel stress [21]. The BR for D7 NW was assumed to be similar to a 7 nm width-based FinFET although the NW might have lower BR than FinFET; since it strongly depends on the body configuration of the device, this possible small error on BR was further screened by electrostatics and access resistance [10]. The BR for D5 device (Figure 3) was extrapolated because it is expected to have significantly lower BR than the D7, similar to [10]. The variations of BR with the applied channel stress and channel length reduction for

![BR estimation for D5 NW](image)

Figure 3. Ballistic ration (BR) considered for the 7 nm diameter (D7) based of LNW and extrapolated BR for the 5 nm diameter (D5) GAA-NW.
both the n-channel and p-channel FinFET (tensile for NMOS and compressive for PMOS) are shown in Figure 4(a) and (b) [23–26].

Next, for both the D5 and D7 devices, Sband simulated results such as carrier’s injection velocity ($V_{\text{inj}}$) and the number of inversion charges ($N_{\text{inv}}$) were multiplied with electronic charge ($q$) to obtain the $I_{\text{Bal}}$, as plotted in Figure 5(a) [10].

The variations of pure ballistic current ($I_{\text{Bal}}$) with the gate voltages are plotted in Figure 5(a) and after multiplying with BR, the obtained $I_{\text{quasi-ball}}$ is shown in Figure 5(b). Then, these quasi-ballistic characteristics were fitted into the BSIM-CMG model by fitting the mobility and carrier’s velocity equations similar to [10]. As well as the intrinsic capacitances, interface trap and other device properties for each NW were fitted into the BSIM-CMG model.

The final drive current was obtained after including the front end of the line/mid of the line (FEOL/MOL) R&C parasitics into the BSIM-CMG model file [20]. Then, SPICE simulation was performed with this fitted model to obtain high-frequency properties for a 15th-stage ring

![Figure 4. BR variation on varying channel stress in both the n-channel and p-channel FinFET’s.](image)

![Figure 5. Ballistic characteristics: (a) simulated ideal ballistic currents for both the D7 and D5 n-channel GAA-NW, (b) quasi-ballistic currents considering the extracted BR.](image)
oscillator (RO) inverter circuits [27]. The ring oscillator setup is discussed in Section 6. All the simulations were performed at a fixed saturation drive voltage of 0.65 V and targeted off-state current ($I_{\text{off}}$) of 3.5 nA per fin.

4. Parasitic capacitance estimation

In this section, various parasitic capacitances associated with the metal gate of the NW transistors are discussed. We start with a basic fin channel architecture and then the formation of vertical nanosheet and then finally a GAA-NW with a higher vertical pitch. The vertical stacking of GAA-NW is essential for higher drive currents, but then again, the area associated with the wrapping metal lines is also increased as the fin height is increased, thus by doing so expected stronger parasitic capacitances.

4.1. Vertical pitch variation (fin to NW)

The transition from fin channel to GAA channel enables much stronger gate control. The bottom region of the channel fin was released and covered with the gate dielectric layers, as shown in Figure 6(I), as a result of making the channel gate-all-around vertical nanosheet. Next, the single nanosheet was gradually transformed into two isolated NWs. Subsequently the vertical pitch between two NWs was increased from 7 to 19 nm (Figure 6(III)–(IX)). The transition from a single NS to multiple NW improves the sub-threshold slope (SS) characteristic due to a stronger control in all-around architecture. The variations of subthreshold slope (SS) for all these structures have been plotted in Figure 7(a). The SS values are improved by shifting from Figure 6(I)–(V) but remain constant after Figure 6(VI)–(IX). This is because, once a uniform metal layer is processed between two NWs, the work function fluctuations might be stabilized, thus providing a maximum SS improvement. However, the variations of active channel area in Figure 6(I)–(IV) also affect the drive currents. The deviation of $I_{\text{on}}$ (drift-diffusion) for all the structures was

![Figure 6](image_url)

Figure 6. The channel regions cross-sectional view for GAA transistors: Fin to vertical nanosheet (NS) to higher pitch nanowires (NW).
plotted in Figure 7(b). Thus it can be concluded that up to a certain fin height with higher vertical pitch, NW stacking improves SS compared to a continuous fin channel; however, SS benefit may be limited by the lowered active channel area along with the increased parasitic capacitances.

4.2. The capacitance model

To analyze the overall parasitic capacitances on increasing the fin height, a schematic model depicting gate and source contact lines of a NW is shown in Figure 8. This model represents half of the NW architecture as a simplified model for calculating major capacitances associated with gate-to-source sidewall only. Similarly, the gate-to-drain sidewall capacitances can be calculated by reflecting this model as gate and drain contact sidewalls. At this point, the model represents four different major capacitances $C_p1$, $C_p2$, $C_p3$ and $C_p4$. The capacitance $C_p1$ represents the
wire fringe capacitances between the gate sidewall and all the nanowire surfaces. The spacer
between the source contact and gate contact line was considered to be \( T_{\text{spacer}} = 5 \) nm; this narrow
spacing forms a strong parallel palate capacitance between gate and source. Therefore, the Cp2
represents the major parasitic capacitance between source sidewall and gate sidewall. The Cp2
is expected strongly dependent on NW’s vertical pitch. The Cp3 is a fringe capacitance between
the top gate surface and the source contact sidewall. And, Cp4 is an overlap (around 2 nm)
capacitance between the nanowire and gate metal line. As we have seen previously, achieving
a better electrostatic control with higher drive performance, the multiple stacking with higher
vertical pitches are essential. However, both of these requirements increase the fin height as well
as the Cp2. These two conflicting points need to be carefully optimized in both the process varia-
tion and for the best electrical performances. Among these capacitances, the Cp2 has a major
contribution on overall device performance; thus, a detailed calculation methodology of Cp2 is
presented here.

4.3. Parallel plate capacitance (Cp2)

In calculating the values of Cp2, a conventional parallel plate capacitance formula \( \varepsilon A/d \)
was used, wherein \( d \) and \( \varepsilon \) are the spacer width and permittivity, respectively. However,
the active area \( (A) \) was calculated by considering a special development. Area \( (A) \) is the
average of AREAsource and AREAgate wherein the AREAsource is the cross-marked source
sidewall region after excluding the wire diameters as shown in Figure 9. And AREAgate is
the cross-marked gate sidewall regions after excluding wire regions as well as by drawing
a new perimeter related to the spacer width \( T_{\text{spacer}} = 5 \) nm. This is mainly to exclude the
contributions of continuous electric flux shared by two parallel plates through the connected
NWs. The NW with two different wire diameters \( (7 \) nm = D7 and 5 nm = D5) was varied for
different vertical pitches. Values of all the capacitances are calculated and presented in the
next section.

\[
C_{p2} \text{ Calculated as, } \quad C = \frac{\varepsilon_0 A}{T_{\text{spacer}}}
\]

\( A \) = average of AREAsource and AREAgate
AREAsource = Source sidewall area excluding the nanowires
AREAgate = Gate sidewall area excluding a new perimeter by
drawing at a distance equal to the spacer thickness.

Gate sidewall spacer thickness \( (T_{\text{space}}) = 5 \) nm
Gate sidewall spacer k-value \( (\varepsilon_r) = 4.4 \)
Gate height above top nanowire = 30nm
Gate and Source width = 48nm

Figure 9. The cross-sectional side view of source and gate contacts regions for calculating the active area in Cp2.
4.4. The capacitance values

The comprehensive model formula presented in papers [11, 12] is used to calculate all the parasitic capacitances. Considering the initial values from [12] the capacitances, \( C_{p1} \), \( C_{p2} \), \( C_{p3} \) and \( C_{p4} \) are plotted for all the architectures presented in Figure 6. Figure 10(a) shows the \( C_{p1} \) variations with the vertical pitches. As per the active area shape changes in Figures 6(I)–(IV), a continuous increase of wire fringe capacitance \( C_{p1} \) was observed; however, it remains constant after Figure 6(V)–(IX) for the higher vertical pitches. The values of parallel plate capacitance \( C_{p2} \) were calculated after considering the effective area of S/G sidewalls and have been plotted in Figure 10(b). It was observed that, unlike \( C_{p1} \), the values of \( C_{p2} \) experience a continuous rise with increasing the vertical pitch from Figure 6(I)–(IX). The overlap capacitance \( C_{p3} \) remains constant as the top surface of gate metal and source contact is similar for all the structures (Figure 11). \( C_{p4} \) shows increases till Figure 6(IV) and then remains constant for Figure 6(V)–(IX) (similar to the trend of \( C_{p1} \)). Although the overlapped region of 2 nm was considerably minor, the values of \( C_{p4} \) show marginally higher than the values of fringe capacitance \( C_{p1} \). Among all these
capacitances, $C_{p2}$ witnessed the most significant parasitics which is strongly dependent on fin height (vertical pitch). The value of $C_{p2}$ in Figure 6(IX) experienced a 22% higher capacitance than in Figure 6(I).

5. Ring oscillator simulation

To benchmark the power performance and area gain for both the 7 nm diameter (D7)- and the 5 nm diameter (D5)-based GAA-NW, ring oscillator-level circuit simulations were performed [10]. Considering an inverter-based ring oscillator (RO), the RC delay and active power consumption as well as leakage power loss were calculated for each device. The ring oscillator (RO) with a 15-stage inverter was simulated using the SPICE simulation setup [27]. All the inverter stages had a fan out three and loaded with an optimum back end of the line (BEOL) load [28]. A median value of interconnect wire length for the critical path was loaded as the BEOL load including all parasitics in each inverter stage (50 CGP long) [28]. Then, a minimum delay optimization technique for a critical path was used to optimize the benefits of scaling D5 NW with various device configurations such as tighter vertical pitches and reduced gate lengths. The schematic of RO chain setup is shown in Figure 12(a).

Figure 12(b) shows two-stacked D7 and D5 NW devices. Moving from D7 to D5 NW provides a 26% reduction in $W_{eff}$ as well as a 2 nm reduction in fin height (with an equal vertical pitch of 14 nm). Reducing the wire diameter from D7 to D5 offers only 2 mV/decade and 4 mV/V SS and DIBL improvements [10]. However, reduction in $W_{eff}$ delivers a significant reduction in overall drive current (~35%) [10]. This reduction in drive current might be improved by reducing the NW’s gate length from 14 to 10 nm as well as by stacking more numbers of NW per fin with a reduced vertical pitch. On the other hand, stacking multiple NW increases parasitic capacitances along with the fin height. In this section, we have discussed the benefit of scaling on power and speed performance for both the 7 nm node (D7/D5 @N7) and the 5 nm node (D5@N5) GAA-NW.

$$P_{dyn} = \int C_{eff} V_{dd}^2$$  \hspace{1cm} (3)

Figure 12. Ring oscillator testbench: (a) the inverter chain with FO three (b) cross-sectional NW showing the wire diameters and various specifications.
5.1. Power-delay optimization at 7 nm node (N7) dimensions

For all the 7 nm node (N7) specifications, a 42 nm CGP and 14 nm gate length were considered [10]. The dynamic power consumptions in an oscillator circuit were calculated based on the formula presented by Eq. (3), where $C_{\text{eff}}$ is the effective load capacitance, $f$ is the operating frequency and $V_{\text{dd}}$ is the drive voltage. The RC delay was calculated in both the D7 and D5 devices based on the values obtained in [10].

The change in ring oscillator performances (RC delay and power loss) with the variation of $V_{\text{dd}}$ from 0.4 to 0.9 V is displayed in Figure 13. The optimum delay versus drive voltage variation has been presented in Figure 13(a). Figure 13(b) shows the active power loss for both the D7 and the D5 devices. Nearly a 20% rise in delay was observed for the D5 device compared to the D7 device, largely due to the reduction of drive currents. This reduced drive current (active area) in D5 device at the same applied voltage consumes less active power than the D7 device. However, the actual benefit can be visualized by plotting the power-delay product (energy) and leakage power loss for both the devices at a targeted frequency.

Figure 14(a) shows a change in energy consumption with the variations of frequency for both the devices. While operating at the same frequency, a significant rise in energy consumption was observed for the D5 device in comparison to the D7 device. To achieve an equal drive current in the D5 device always require a higher drive voltage in comparison to the D7 device, therefore consuming more energy leading to overall degraded performances. Besides that, while operating at the same frequency, the D5 device consumes more leakage power than the D7 device (Figure 14(b)).

5.2. Power-delay optimization at 5 nm node (N5) dimensions

Although the electrostatics were improved marginally by reducing the nanowire’s diameter, the overall performance was degraded at the same gate length. Therefore, in order to
understand the overall benefit of scaling the wire diameter, we scaled the gate length from 14 to 10 nm. At the 10 nm gate length, the D5 showed a significant SS improvement compared to the D7 device (~10 mV/decade) [10]. A 10 nm gate length and 32 nm CGP were defined in D5 NW for the N5 specifications. Furthermore, the vertical pitch between two D5 NWs was reduced to 12 nm. To equalize the drive current, a four-stacked D5 NW at N5 specifications was compared with the two-stacked D7 NW at N7 specifications with increased BEOL load. In this case, the D5 shows an improved delay performance compared to the D7 device (Figure 15(a)). It should be noted that the D5 consumes more active power than the D7 device, as shown in Figure 15(b). These minimal improvements in delay and power were further normalized by the energy versus speed performances, as shown in Figure 16(a). Figure 16(b) shows the comparable leakage power characteristics for both the devices. Though, after considering taller fin in the D5 case, the power-delay product shows a comparable trend for low-frequency operation, however, it starts consuming more energy as it goes toward high-frequency operation. Now, with these NW configurations, a fin height in four-stacked D5

![Energy @ N7](image)

Figure 14. Speed estimation for both the D7 and D5 NW with: (a) energy, (b) leakage power.

![Leakage Power @ N7](image)

![Delay_D5@N5](image)

![Dynamic Power_D5@N5](image)

Figure 15. Performances (D5@32 nm and D7@42 nm CGP): (a) delay versus V_{dd}, (b) power versus V_{dd}. 

![Dynamic Power_D5@N5](image)
A three-stacked D5 device delivers nearly equivalent drive currents with a two-stacked D7 device (only 6% loss) [10]. Subsequently, using D5 NW the drive current can be increased by stacking a greater number of wires per fin as the D5 may provide an area benefit with a 32 nm CGP. On the other hand, stacking more numbers of D5 NW will increase the parasitic capacitance (mainly $C_p$) in comparison to the rise in gate capacitances (FEOL). The fin height variation with different NW stacking is shown in Figure 17. When moving from two-stacked to five-stacked NW D5 NW device, a 91% rise in drive current has been observed (18.03–34.44 μA), but this increases the total fin height by 90% (from 29 to 55 nm). On the other hand, moving from two-stacked to three-stacked D7 NW device (14 nm wire pitch) improves the drive currents by 30.5% (25.95–33.87 μA), but the fin height is increased by 45% (from 31 to 45 nm) only. The three-stacked D7 NW delivers almost equal drive currents with the five-stacked D5 NW at much lower fin height (33.87 and 34.44 μA). Thus, after considering all the parasitic impacts, a fair comparison is needed to observe the actual benefit of scaling wire diameter (D5).

Optimizing the fin height in a NW transistor remains very sensitive to overall device design. Keeping this in mind, the total energy consumptions per device with increased fin height were plotted in Figure 18 for both the D5 and D7 devices with multiple stacking. For both
the D7 and D5, a single-stacked NW to a five-stacked NW was considered. Along with the multiple stacking, three different vertical pitches (16, 14 and 12 nm) were varied for the D7 device and four different pitches (16, 14, 12 and 10 nm) for the D5 device. A continuous rise in energy consumptions was observed while going from single NW to multiple NW in both the D7 and D5 devices. The fin height has been reduced by reducing the NW vertical pitch, thus shrinking the energy loss. It was observed that the D7 NW always consumes higher energy than the D5 NW at specific fin height. However, with a lowered fin height, D5 NW delivers lower drive currents which further reduces the overall device speed.

Figure 17. The cross-sectional NWs schematic showing upswing in fin heights with multiple stacking of NWs.

Figure 18. Variations of energy with varying fin height from single stacked to five stacked NW.
The variations of speed (frequency) with increasing the fin height for both D7 and D5 devices are plotted in Figure 19. At an identical fin height, the D7 device always delivers higher speed than the D5 device. Hence, considering both the D7 and D5 NW transistors, the fin height was increased by stacking single wire to five multiple wires. Until a three-stacked design for both the D7 and D5 NWs, a linear rise in frequency with fin height was observed. However, the frequency gets saturated with increasing fin height beyond the three-stacked NW design. Further rise in fin height will start degrading the frequency performance. This is mainly caused by the rise in parasitic capacitances. Generally, the capacitance loaded with a transistor is the sum of both intrinsic gate capacitance and FEOL parasitic capacitances. Increasing the fin height increases the total area of gate metal stack positioned next to a source and a drain contact lines. This effect remains hidden in both the D7 and D5 NWs up to a certain fin height. At the same fin height, the D7 drives have slightly higher speed in comparison to the D5 device as it has lower parasitic influence. Furthermore, increasing the fin height started degrading the total speed performance of D5 device quite early. Hence multiple stacking is also a major limiter for providing a higher speed.

Along with the speed, the total energy consumption with different frequency operations is also plotted in Figure 20. The energy consumptions are largely affected by the escalation of parasitic capacitances. Due to that reason, it starts consuming more energy while raising the operating frequency. Moving from single NW to five-stacked NW experiences an exponential rise in energy loss in both the devices. Although the single-stacked D5 NW consumes 27% lower energy than the single-stacked D7 NW, it also provides 20% reduction in speed performance. This gap however is quickly normalized while operating at higher frequencies.
frequency. Around 45–50 GHz operation, the D5 device requires four- to five-stacked NW and starts consuming more energy than the two- to three-stacked D7 NW. We have observed that the D5 NW at N5 specification consumes lower energy at the low-frequency operations, but it starts consuming higher energy than the D7 device at high-frequency operation. Multiple stacking increases both on currents as well as parasitic losses. Thus, the NW with shorter fin height should be considered to achieve the benefit of scaling at low-frequency performance.

6. Conclusion

The GAA lateral nanowire is a promising candidate for scaling beyond the FinFET technology. It provides superior electrostatic benefits such as better SS and DIBL at the shortest gate length. However, it has a very complex process as well as huge impacts of parasitics. The study conducted here was mainly focused on the effects of all the parasitic capacitances on overall device performance with scaling beyond the 7 nm node dimensions targeting the 5 nm node technology. The TCAD study compared the electrostatic performance and compact modeling which shows a basic inverter operation connected as a ring oscillator. A capacitance model was discussed considering the major parasitic components and their impacts on advance dimensional scaling. The compact modeling showed that reducing the wire diameter improved the electrostatics marginally but degraded the overall performance. Therefore, a deep analytical and experimental study is required to conclude the overall scaling benefits of GAA-NW transistor.
Acknowledgements

Authors would like to thank Doyong Jang, Marie Garcia Bardon and Praveen Raghavan of IMEC for their valuable and special training on compact modeling.

Author details

Uttam Kumar Das* and Tarun Kanti Bhattacharyya

*Address all correspondence to: uttamece.jgec@gmail.com

Indian Institute of Technology Kharagpur, Kharagpur, India

References

[1] Moore GE. Cramming more components onto integrated circuits. Electronics. 1965;38(8): 114-117

[2] Mistry K, Armstrong M, Auth C, Cea S, Coan T, Ghani T, Hoffmann T, et al. Delaying forever: Uniaxial strained silicon transistors in a 90 nm CMOS technology. In: Symposium on VLSI Technology; 2004. pp. 50-51

[3] Auth C, Cappellani A, Chun JS, Dalis A, Davis A, Ghani T, Glass G, et al. 45 nm high-k+ metal gate strain-enhanced transistors. In: 2008 Symposium on VLSI Technology. IEEE; 2008. pp. 128-129

[4] Auth C, Allen C, Blattner A, Bergstrom D, Brazier M, Bost M, Buehler M, et al. A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In: 2012 Symposium on VLSI Technology (VLSIT). IEEE; 2012. pp. 131-132

[5] Wu SY, Lin CY, Chiang MC, Liaw JJ, Cheng JY, Yang SH, Chang SZ, et al. An enhanced 16 nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu/low-k interconnect for low power and high performance applications. In: 2014 IEEE International Electron Devices Meeting (IEDM). IEEE; 2014. pp. 3-1

[6] Natarajan S, Agostinelli M, Akbar S, Bost M, Bowonder A, Chikarmane V, Chouksey S, et al. A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm² SRAM cell size. In: 2014 IEEE International Electron Devices Meeting (IEDM); 2014. pp. 3-7

[7] Auth C, Aliyarukunju A, Asoro M, Bergstrom D, Bhagwat V, Birdsall J, Bisnik N, et al. A 10 nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local Parasitic Capacitances on Scaling Lateral Nanowire

http://dx.doi.org/10.5772/intechopen.81099
interconnects. In: 2017 IEEE International Electron Devices Meeting (IEDM). IEEE; 2017. pp. 29-1

[8] International Technology Roadmap for Semiconductors (ITRS) 2.0. The Semiconductor Industry Association, Technical Report [Online]. 2015. Available from: http://www.itrs2.net/itrs-reports.html

[9] Kim SD, Guillorn M, Lauer I, Oldiges P, Hook T, Na MH. Performance trade-offs in FinFET and gate-all-around device architectures for 7 nm-node and beyond. In: IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). IEEE; 2015. pp. 1-3

[10] Das UK, Garcia Bardon M, Jang D, Eneman G, Schuddinck P, Yakimets D, et al. Limitations on lateral nanowire scaling beyond 7-nm node. IEEE Electron Device Letters. 2017;38(1):9-11

[11] Lacord J, Ghibaudo G, Boeuf F. Comprehensive and accurate parasitic capacitance models for two-and three-dimensional CMOS device structures. IEEE Transactions on Electron Devices. 2012;59(5):1332-1344

[12] Lacord J, Martinie S, Rozeau O, Jaud M-A, Barraud S, Barbé JC. Parasitic capacitance analytical model for sub-7-nm multigate devices. IEEE Transactions on Electron Devices. 2016;63(2):781-786

[13] Seo Y, Kang M, Shin H. Analysis of parasitic capacitance and performance in gate-all-around and tri-gate channel vertical FET. In: 2017 Silicon Nanoelectronics Workshop (SNW). IEEE; 2017. pp. 63-64

[14] Kim J, Woo C, Kang M, Shin H. Analysis on extension region in nanowire FET considering RC delay and electrical characteristics. In: 2017 Silicon Nanoelectronics Workshop (SNW). IEEE; 2017. pp. 43-44

[15] Liebmann L, Zeng J, Zhu X, Yuan L, Bouche G, Kye J. Overcoming scaling barriers through design technology co-optimization. In: 2016 IEEE Symposium on VLSI Technology. IEEE; 2016. pp. 1-2

[16] Mertens H, Ritzenthaler R, Pena V, Santoro G, Kenis K, Schulze A, Litta ED, et al. Vertically stacked gate-all-around Si nanowire transistors: Key process optimizations and ring oscillator demonstration. In: 2017 IEEE International Electron Devices Meeting (IEDM). IEEE; 2017. pp. 37-44

[17] Sentaurus™ Process User Guide, L-2016.12. Mountain View, CA, USA: Synopsys; 2016

[18] Sentaurus™ Project Demonstrates. Three-dimensional device simulations of 10 nm FinFETs using Monte Carlo Model and Drift-Diffusion Model with ballistic mobility. Version L-2016.12. Mountain View, CA, USA: Synopsys

[19] Sentaurus Device User Guide, L-2016.12. Mountain View, CA, USA: Synopsys; 2016

[20] BSIM-CMG. Multi-Gate MOSFET Compact Model (Technical Manual) [Online]. 2016. Available from: http://wwwdevice.eecs.berkeley.edu/bsim/?page=BSIMCMG
[21] Datta S. Electronic Transport in Mesoscopic Systems. Cambridge, UK: Cambridge University Press; 1997

[22] Sentaurus™ Device Monte Carlo. Sentaurus Band Structure User Guide, L-2016.12. Mountain View, CA, USA: Synopsys; 2016

[23] Guo W, Choi M, Rouhi A, Moroz V, Eneman G, Mitard J, Witters L, et al. Impact of 3D integration on 7 nm high mobility channel devices operating in the ballistic regime. In: 2014 IEEE International Electron Devices Meeting (IEDM). IEEE; 2014. pp. 7-1

[24] Moroz V, Smith L, Huang J, Choi M, Ma T, Liu J, Zhang Y, Lin XW, Kawa J, Saad Y. Modeling and optimization of group IV and III–V FinFETs and nano-wires. In: Proceedings of International Electron Devices Meeting; 2014. pp. 4-7

[25] Moroz V, Huang J, Choi M, Smith L. Material engineering for 7nm FinFETs. In: ECS Transactions. Vol. 61, No. 3; 2014. pp. 103-110

[26] Lenzi M, Palestri P, Gnani E, Reggiani S, Gnudi A, Esseni D, et al. Investigation of the transport properties of silicon nanowires using deterministic and Monte Carlo approaches to the solution of the Boltzmann transport equation. IEEE Transactions on Electron Devices. 2008;55(8):2086-2096

[27] Guide, Virtuoso Spectre Circuit Simulator User. San Jose, CA, USA: Cadence; 2004

[28] OpenCores. 2009. http://opencores.org/ (Cit. on pp. 63, 64)
