Article

New Fabrication Method of Silicon Sub-Micron Beams with Monolithic Contacts for Thermoelectric Transport Properties Analysis

Andrej Stranz 1,2,*, Marc Salleras 2 and Luis Fonseca 2

Abstract: Micromachined devices were developed and fabricated using complementary metal-oxide-semiconductor (CMOS)/micro-electro-mechanical systems (MEMS) technology allowing for the analysis of transport properties of silicon sub-micron beams having monolithic contacts. The beams were fabricated by a combination of deep reactive ion etching (RIE) and potassium hydroxide (KOH) etching techniques on standard p and n silicon bulk and silicon-on-insulator (SOI) wafers. Simultaneous fabrication of many devices on one wafer allows for the extraction of statistical information to properly compare the different layers and contacts. Fabricated devices are presented, underlining the feasibility of the proposed microdevice. The methods used to manipulate the geometry and the surface roughness of the single crystalline silicon beams are described. The presented measurement device offers the possibility to determine simultaneously all the main transport values, thermal, and electrical conductivities as well as the Seebeck coefficient.

Keywords: silicon; thermoelectric; microdevice; CMOS fabrication

1. Introduction

In applications, such as the Internet of Things (IoT)-networks, wearable devices, and lab-on-chip modules, there is a need for electrical power of less than 1 mW to drive the autonomous units or to detect heat from chemical reactions for medical applications [1–3]. One possible, sustainable way to provide this energy is to harvest waste energy from the environment. There are several possibilities to harvest the available energy and convert it into electrical energy, e.g., from vibrations, radiation, and thermal gradients. In this paper, sub-micron single crystalline silicon beams fabricated from commercially available p- and n-type wafers are presented. Such beams can be implemented in thermoelectric microgenerators to convert thermal energy from the environment into electricity, providing power for autonomous devices. Especially in those situations where no vibrations or solar radiation are present, energy conversion from thermal gradients might be the only feasible option to provide electrical power to devices.

Silicon-based nanostructures have been studied intensively in research as an alternative to materials currently used in thermoelectric applications [4–7]. From the investigations described in [5], the power density of the silicon NW-based microgenerator was obtained to be 41.2 µW cm⁻². Silicon is compatible with state-of-the-art electronics manufactured in large volumes, i.e., technologies for processing are available offering a well-developed infrastructure. Additional advantages of silicon, such as its high availability as raw material, no health hazards, and high environmental compatibility, justify further research and development efforts for its implementation in thermoelectric applications.
Despite its many advantages, the main challenge of silicon as a material for thermoelectric applications is to reduce the high thermal conductivity of single crystalline silicon, while keeping a high electrical conductivity and high Seebeck coefficient. A possible strategy is to decrease its intrinsic thermal conductivity by reducing the geometry in one or two dimensions. A further decrease is achieved by the introduction of surface roughness or micropores in the nanometer range [8–12]. In bulk single crystalline silicon, the thermoelectric transport properties of electrical conductivity, thermal conductivity, and Seebeck coefficient depend on the doping level and temperature [13–16]. The figure of merit \( ZT \) is used to evaluate the performance of the material for thermoelectric applications.

\[
ZT = \frac{S^2 \sigma}{\kappa} T
\]

where \( S \) is the Seebeck coefficient, \( \sigma \) is the electrical conductivity, and \( \kappa \) is the thermal conductivity. It has been reported in the literature that heavily doped bulk silicon shows an order of magnitude higher \( ZT \) values at room temperature compared to lightly doped silicon [17,18]. The improvement is caused by higher electrical conductivity \( \sigma \) and thus higher power factor \( S^2 \sigma \) for heavily doped silicon, and reduced thermal conductivity due to enhanced phonon-impurity scattering. An additional reduction in the thermal conductivity can be achieved by tailoring the geometry and surface of single-crystalline bulk silicon beams and nanowires, which further improves the thermoelectric performance of this material. As the energy to be harvested is waste heat at no cost, a moderate reduction in thermal conductivity might be enough to justify the use of single-crystal silicon in thermoelectric harvesting applications. Other factors like material availability, processing costs, and its extremely mature fabrication technology outweigh a less optimal \( ZT \) value for silicon. The importance of fabrication flexibility is based on the fact that, for micro energy harvesting applications, expensive heat exchangers should be avoided. Therefore, device parameters, such as the active area or the length of the thermoelectric (TE)-legs, should be easily adjustable to fit the existing thermal conditions in the given application.

The transport properties in crystalline silicon can be significantly changed by nanosstructuring. Most approaches focus on the reduction in thermal conductivity by increasing phonon scattering at interfaces and surfaces. The phonon mean free path in single crystalline silicon is about 250 nm at room temperature [19]. In silicon nanostructures, such as nanowires with a diameter below 250 nm, the propagation of phonons at room temperature is significantly disturbed by scattering at the nanowire surface. This results in reduced thermal conductivity in such one-dimensional structures. On the other hand, the electrical conductivity is not affected, since the mean free path of electrons is only about a few nm at room temperature [20]. Accordingly, the reduction in thermal conductivity in silicon nanowires is experimentally confirmed and theoretically supported by several groups [21–24]. The \( ZT \) value for silicon nanowires is determined to be 0.7 at room temperature, shifting silicon into the range of bismuth telluride, the state-of-the-art thermoelectric material. Thus far, experimental evidence relies on the analysis of single nanowires fabricated using vapor–liquid–solid (VLS) processes, electroless etching (EE), or electron beam lithography (EBL) followed by reactive ion etching (RIE). An additional way to reduce the thermal conductivity, which is discussed in the literature, is to increase the phonon scattering by roughening the sidewalls or surfaces of nanostructures [25–27].

One of the most applied methods to measure the transport properties of nanostructures is to place them between two suspended membranes [28–33]. Using focused ion beam (FIB)-technology, the nanostructures, mostly nanowires or nanoribbons, are contacted with the metal on the suspended platforms by deposition of platinum. The majority of the reports found in the literature describe an approach where the measuring microdevice and the nanostructures to be measured are fabricated separately and combined subsequently into a measurement system. This report presents a fabrication method of microdevices with integrated silicon beams for transport properties analysis. Furthermore, the proposed microdevice can be deployed to analyze the transport properties of materials like nitrides,
oxides, or metals which are deposited using CMOS-compatible processes on silicon wafers. By following the proposed time-controlled fabrication scheme, the material of interest can be completely suspended and characterized while keeping monolithic contacts between bulk and nanostructure.

2. Materials and Methods
2.1. Materials

Off-the-shelf <100> oriented, 4-inch bulk silicon and SOI wafers (Ultrasil Corporation, Hayward, CA, USA) were used for the fabrication of silicon beams embedded between two platforms to investigate the impact of the geometry, contacts, and surface roughness of those beams. The boron- and phosphorus-doped, double-side polished bulk silicon wafers with a nominal resistivity for n-type wafers of 145–290 $\Omega \cdot \text{cm}$ and for p-type wafers of 4–400 $\Omega \cdot \text{cm}$ had a thickness of (300 ± 10) $\mu$m. Both SOI wafers had a device layer of (5 ± 0.5) $\mu$m and a resistivity of 7–13 $\Omega \cdot \text{cm}$ for p-type and 1–10 $\Omega \cdot \text{cm}$ for n-type layer, respectively. The boron-doped p-type SOI wafer had a BOX layer thickness of (1 ± 5%) $\mu$m and the phosphorus-doped n-type SOI wafer had a BOX layer thickness of (2 ± 5%) $\mu$m. The handle layer of the p-type SOI wafer had a thickness of (523 ± 25) $\mu$m and the n-type wafer of (510 ± 25) $\mu$m. The realization of the devices has benefited from the well-developed and established fabrication line in a CMOS/MEMS cleanroom, where all manufacturing steps were well orchestrated. The available space on a 4-inch wafer allowed the fabrication of more than 1500 microdevices on a single wafer. This large number of devices allowed us to identify and analyze measurement errors that might occur due to, e.g., material inhomogeneity, fabrication uncertainties, or metal-silicon contact deviations. Thinking towards the realization of silicon-based thermoelectric modules, n- and p-type doped semiconductors are required. High commercial availability of n- and p-type bulk and SOI silicon wafers with different doping levels enable to meet this requirement, especially cost-effective bulk silicon, which might be of interest for industrial applications. Figure 1 shows schematically the structures fabricated from a 4-inch wafer.

Figure 1. Schematic of the layout concept of microdevices with suspended platforms for manufacturing out of one 4” bulk- and SOI wafer. (a) Arrangement of units on the wafer. (b) Regular unit with microdevices. (c) Single microdevice. (d) Two platforms with a silicon beam in between and supporting bridges.
2.2. Device Fabrication

On a single 4-inch wafer, 32 test units were realized (Figure 1a). In the main center area of the wafer, 16 regular units were arranged. An additional 16 units containing fewer microdevices were arranged on the sides of the wafer to optimize the utilization of the wafer area. Each regular unit consists of 91 microdevices and a device-free area for handle purposes (Figure 1b). One single microdevice has dimensions of (1.5 × 1.5) mm$^2$. Aside from the regular devices described below, devices with shorter supporting bridges, as well as structures to analyze the metal-semiconductor contacts and electrical conductivity, are fabricated. For measurements or further processing steps, single units can be separated from the wafer if required. The silicon beams between the suspended platforms in the center of the device are designed to have a width of 8 µm. The length of the beams varies within the unit. There are beams with lengths of 20 µm, 30 µm, and 40 µm. The variation of the beam length can be used to investigate the linearity of the transport properties as a function of the surface texture since the scattering mechanisms inside the material shows other characteristics compared to scattering on surfaces. Even the scattering on different types of rough surfaces differs [34,35].

The microdevice is built up of a frame on which twenty-eight contact pads are located with dimensions of (150 × 150) µm$^2$ each (Figure 1c). The pads can be contacted with probes to apply electrical current and measure the voltage drop. Additionally, four extra microdevices are distributed uniformly within the unit where the suspended platforms are connected by beams having the same width as the platforms (42 µm). These beams are expected to have bulk properties due to their dimensions and can be used as a reference structure to determine the thermal contact resistance between the platinum (Pt) heater, deposited silicon nitride (SiN) layer, and silicon platform. Furthermore, another four microdevices are distributed uniformly within the unit without any beams between the platforms. Those devices serve as a reference to determine the heat flux through the silicon nitride/platinum (SiN/Pt) supporting bridges that connect the platforms to the frame. The fabrication of identical devices distributed all over the wafer provides statistical analysis of the data specifying measurement errors.

As shown in Figure 1c, each of the two suspended platforms in the center is connected with six SiN/Pt supporting bridges. Four platinum leads are intended for the measurement and subsequent calculation of the platform’s temperature in a four-wire configuration by using the temperature coefficient of resistance of the deposited platinum sensors. Two leads are used to contact the silicon beneath the SiN isolating layer. Together with the two connections on the opposite platform, the I–V curves of the silicon beams between the platforms, as well as the Seebeck voltage, can be determined. Both platinum serpentine coils on the platforms can be used, both as sensors and as heaters. Temperature sensors are also located at the four anchor regions on the frame, where the SiN/Pt supporting bridges connect the platforms to the frame, to verify the frame temperature. The platinum resistance coils on the platforms and the frame have an overall length of 300 µm, a width of 2 µm, and a thickness of 0.3 µm.

The platforms are (38 × 42) µm$^2$ in size and the 6 SiN/Pt supporting bridges are (475 × 6 × 0.3) µm$^3$.

The fabrication sequence is depicted in Figure 2. In the beginning, a 0.3 µm layer of SiN is deposited on the silicon wafer by low-pressure chemical vapor deposition (LPCVD). The contact windows and the area between the platforms are patterned using optical lithography, and the SiN is removed by dry etching. Subsequently, the photoresist is spun on the wafer, and patterned for the chromium/platinum (Cr/Pt) metallization (30/300 nm) using a lift-off process. After the lift-off is completed, 300 nm of silicon oxide (SiO) is deposited by LPCVD on top of the wafer. The resulting structure on the top side of the wafer is used for the pattern alignment on the back-side of the wafer by double-side photolithography, where large openings of the mask material for the silicon back-side etching will be eventually defined. The subsequent photoresist patterning on the top side defines the platforms, the silicon beam between the platforms, and the supporting bridges’
geometries. After that, dry etching of SiO/SiN is performed until the silicon is reached. The exposed silicon is further etched by dry etching for a given time.

Figure 2. Schematic of a fabrication sequence for the microdevice with suspended platforms and beams.

In this step, the height of the beams is defined according to the duration of the etching procedure for bulk silicon samples. On the other hand, for SOI samples, the thickness of the wafer device layer defines the height of the beams since the etching process stops at the buried oxide (BOX) layer. In the next step, the dry etching of the wafer from the backside is performed. After the back-side etching of silicon, the platforms are suspended, and they are supported by six Si/SiN/Pt/SiO arms in the case of bulk silicon samples. In the case of SOI samples, the BOX layer is removed after the back-side silicon etching. In this step, the SiO layer on the top is also removed. For the bulk silicon samples, the SiO layer on the top is removed by hydrofluoric acid (HF) as well, before KOH etching. Hereafter the silicon is still present under SiN/Pt supporting bridges. To finally suspend the SiN/Pt arms, the silicon below is removed by wet chemical etching using a KOH solution. For allowing the entire under-etching of the supporting bridges and simultaneously, the reduction in the width of the silicon beam between the platforms, the designs were rotated by 45 degrees in the (100) oriented wafers (Figure 3 left). After dry etching, the rotated design resulted in exposing the (110) oriented silicon sidewalls under the supporting bridges, as well as the sidewalls of the beams between the platforms. Exposed to KOH solution, the (110) oriented silicon crystal plane is etched perpendicular to the surface of the sidewalls, removing silicon under the supporting bridges from both sides (Figure 3 right). While the silicon under the supporting bridges is completely removed, the width-reduced silicon beam between the platform remains after KOH etching. This is ensured by designing the starting width of the beams between the platform to be 2 µm wider than the silicon under the SiN/Pt supporting bridges.
Figure 3. (a) SOI wafer after the final back-side dry etching to suspend the platforms. (b) Wet etching simulation of silicon in KOH solution for the proposed microdevices after the final dry etching. Initial geometry before wet etching. (c) Simulated results for the geometry after 20 min. in KOH-based etchant.

After removing the silicon under the supporting SiN/Pt bridges, the remaining silicon beam between the platforms can be exposed to KOH solutions of different concentrations and at different temperatures to tailor its roughness.

Experiments show that the surface roughness of silicon after KOH etching depends on the concentration and the solution temperature [36]. Careful application of the time-dependent reduction in the silicon beam width and surface texture engineering opens an opportunity to analyze the modification of transport properties when going from bulk to nano, or the effect of nanofeatures on bulk structures.

3. Results and Discussion

Figure 4 shows SOI devices after suspending the platforms and removing the silicon by KOH solution under the SiN/Pt supporting bridges. The BOX layer, as well as the protective oxide layer on top, are etched by buffered HF. Figure 4a shows the top view of the device with structured metallization and contact pads. A closer view of the two platforms with the silicon beam in between is shown in Figure 4b. Here, the serpentine structure of the platinum lines for heating and sensing, as well as the four-wire arrangement to measure the voltage drop over the serpentine structures, are clarified. In Figure 4b, the four contacts to the silicon under the silicon nitride layer are also visible. Their purpose is to measure the electrical potential. The resulting voltage drop across the silicon beam as a result of a temperature difference between the platforms (Seebeck voltage) can be measured. Additionally, the electrical resistance of the beam can be calculated by applying a current through the silicon beam and measuring the corresponding voltage drop. Figure 4c shows the platforms from the back-side. The silicon under the SiN/Pt supporting bridges is removed and the Pt lines are observable through the silicon nitride. Since the etching rate of KOH depends on the type and doping level of silicon, it was not possible to use a fixed time for all samples. To verify the progress of silicon removal under the supporting bridges, the samples were checked by removing them from the etchant and investigating them under the microscope at different time intervals. The removal of silicon under the supporting bridges is a time-dependent process. The etching rate of <110> silicon is expected to be approx. 100 µm/h [37] for 40% KOH concentration at 80 °C.
Figure 4. (a) General top view of a suspended device manufactured from an SOI wafer. (b) Platforms with a silicon beam between them, after removing the silicon under the supporting SiN/Pt bridges with KOH. (c) Back-side view of the platforms indicating successful removal of silicon. (d) General top view of a “small” device with shorter supporting beams after BOX layer and KOH etching (no stiction was observed).

For better control of the etching process, the temperature was reduced to 40 °C. This decreased the etching rate nominally to 10 µm/h. As already mentioned, the silicon beams between the platforms were designed to be 2 µm wider compared to the supporting bridges. After the complete removal of the silicon under the latter, silicon beams between the platforms were found to have widths from 1.1 µm to 1.8 µm. This is smaller than the expected value of 2 µm. The reason for this is the different doping types and levels of wafers. The doping type and level of silicon affect the etching rate. Figure 4d shows a SEM image of an SOI test device with short SiN/Pt supporting bridges. For these devices, the back-side was not dry-etched to suspend the platforms. The platforms were suspended by etching the BOX layer. As in the case of bulk silicon, the removal of the silicon under the supporting SiN/Pt bridges and the width reduction in the silicon beam between the platforms is done by a time-controlled etch in the KOH solution. Such devices, with shorter supporting beams, are more mechanically stable and were used for additional tests.

Figure 5a,b show n-type silicon beams of different lengths and heights after silicon removal under the supporting beams. These microdevices were fabricated from bulk silicon wafers. In contrast to devices fabricated out of SOI wafers, where the height of the beams is defined by the device layer thickness, the height of the beams made of bulk silicon wafers is adjusted by the duration of the dry etching step.
The etching duration from the top side, as well as from the bottom side, defines the beam height. After the KOH wet etching, smooth sidewalls of the silicon beams were found, as was expected from etching with 40% concentrated KOH solution. To further reduce the beam widths or increase the surface roughness, lower concentrations of KOH solutions were used. The solution concentration was changed to 20% while keeping the temperature at 40 °C. The results of the etched beam from n-type and p-type SOI samples are shown in Figure 5c,d, respectively. As the etching process progressed, the silicon beams were shaped into a rod. The surface of the rod was much rougher compared to the smooth surface of the beams, which were etched with a solution of 40% KOH.

The continuous reduction in the beam cross-sectional area by KOH solution resulted in higher tensile stress in the silicon beams. The tensile stress is caused by the SiN/Pt supporting bridges oriented in the direction of the silicon beams. The tensile stress inside the supporting bridges induced during the thermal deposition of the material tears apart the silicon beams between the platforms when the cross-section area is reduced. The critical width of the silicon beams to withstand the tensile stress was observed to be about 1 µm. Figure 6a shows an example of a broken beam after etching with a lower concentrated KOH solution. An example of a device where a couple of supporting bridges oriented in the beam direction between one platform and the frame were broken is presented in Figure 6b. In this device, it was possible to reduce the diameter of the silicon beam below 1 µm, avoiding the beam breaking.
Figure 6. (a) Broken silicon beam between the platforms due to the internal tensile stress. (b) A device with two broken supporting SiN/Pt bridges reducing the internal tensile stress inside the silicon beam and enabling further reduction in the cross-sectional area of the silicon beam.

From this observation, it can be concluded that the platforms should be designed to be anchored to the frame on three sides in a T-like arrangement, or even only on two sides (supporting bridges perpendicular to the silicon beam) to reduce the internal tensile stress inside the silicon beams for the fabrication of thinner structures.

4. Conclusions

In this report, a new cost-efficient method to fabricate single crystalline silicon beams embedded in a characterization device for the analysis of thermoelectric transport properties is introduced. The concept and the fabrication flow are described in detail. The approach of monolithic contacts between bulk and sub-micron silicon beams enables the realization of the minimum possible contact resistance. The method offers an opportunity to analyze the transport properties of silicon structures reducing the dimensions continuously from micro to nano. The introduced microdevice allows for the investigation of the transport properties in both directions by switching the function of the platforms between the heater and temperature sensor. Furthermore, the impact of the surface texture on transport properties can be investigated through the adjustment of the surface roughness using a simple method based on the concentration variation of the KOH solution. It was shown that not only SOI wafers but also 4-inch off-the-shelf bulk wafers can be used to manufacture suspended devices. This fact, and the avoidance of time-consuming e-beam lithography and FIB techniques, make this fabrication method more cost-effective. The internal tensile stress of the SiN/Pt supporting bridges was identified as the root of the limitation for the minimum silicon beam diameter achievable, slightly below one micrometer, before breaking. To avoid the beam breaking due to the internal stress of the SiN/Pt supporting bridges and to enable further reduction in the beam width towards a few hundred nm or even below, it is necessary to redesign the device in a way that the tensile load in the beam is avoided.

Author Contributions: Conceptualization, A.S.; methodology, A.S., M.S. and L.F.; software, A.S. and M.S.; validation, A.S., M.S. and L.F.; formal analysis, A.S. and M.S.; investigation, A.S., M.S. and L.F.; resources, L.F.; data curation, A.S.; writing—original draft preparation, A.S.; writing—review and editing, A.S., M.S. and L.F.; visualization, A.S.; supervision, M.S. and L.F.; project administration, L.F.; funding acquisition, L.F. All authors have read and agreed to the published version of the manuscript.

Funding: This work was financially supported by European Union in a framework of the P-Sphere project 665919 and by Agencia Española de Investigación (AEI) and Fondo Europeo de Desarrollo Regional (FEDER) through projects MINAUTO.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: All relevant data are provided in the article.
Conflicts of Interest: The authors declare no conflict of interest.

References

1. Narducci, D. Thermoelectric harvesters and the internet of things: Technological and economic drivers. J. Phys. Energy 2019, 1, 024001. [CrossRef]

2. Park, H.; Lee, D.; Park, G.; Park, S.; Khan, S.; Kim, J.; Kim, W. Energy harvesting using thermoelectricity for IoT (Internet of Things) and E-skin sensors. J. Phys. Energy 2019, 1, 042001. [CrossRef]

3. Nestorov, G.G.; Kopparthy, V.L.; Crews, N.D.; Guilbeau, E.J. Thermoelectric lab-on-a-chip ELISA. Anal. Methods 2015, 7, 2055–2063. [CrossRef]

4. Gadea, G.; Pacios, M.; Morata, Á.; Tarancón, A. Silicon-based nanostructures for integrated thermoelectric generators. J. Phys. D Appl. Phys. 2018, 51, 423001. [CrossRef]

5. Donmez Noyan, I.; Dolcet, M.; Salleras, M.; Stranz, A.; Calaza, C.; Gadea, G.; Pacios, M.; Morata, A.; Tarancón, A.; Fonseca, L. All-silicon thermoelectric micro/nanogenerator including a heat exchanger for harvesting applications. J. Power Sources 2019, 413, 125–133. [CrossRef]

6. Pennelli, G.; Macucci, M. High-power thermoelectric generators based on nanostructured silicon. Semicond. Sci. Technol. 2016, 31, 054001. [CrossRef]

7. Choi, J.; Cho, K.; Kim, S. Flexible Thermoelectric Generators Composed of n- and p-Type Silicon Nanowires Fabricated by Top-Down Method. Adv. Energy Mater. 2017, 7, 1602138. [CrossRef]

8. Glynn, C.; Jones, K.-M.; Mogili, V.; McSweeney, W.; O’Dwyer, C. The Nature of Silicon Nanowire Roughness and Thermal Conductivity Suppression by Phonon Scattering Mechanisms. ECS J. Solid State Sci. Technol. 2017, 6, N3029–N3035. [CrossRef]

9. Hao, Q.; Xu, D.; Zhao, H.; Xiao, Y.; Medina, F.J. Thermal Studies of Nanoporous Si Films with Pitches on the Order of 100 nm—Comparison between Different Pore-Drilling Techniques. Sci. Rep. 2018, 8, 9056. [CrossRef] [PubMed]

10. Nomura, M.; Shiomi, J.; Shiga, T.; Anufriev, R. Thermal phonon engineering by tailored nanostructures. Jpn. J. Appl. Phys. 2018, 57, 080101. [CrossRef]

11. Park, W.; Romano, G.; Ahn, E.C.; Kodama, T.; Park, J.; Barako, M.T.; Sohn, J.; Kim, S.J.; Cho, J.; Marconnet, A.M.; et al. Phonon Conduction in Silicon Nanobeam Labyrinths. Sci. Rep. 2017, 7, 6233. [CrossRef] [PubMed]

12. Swinkels, M.Y.; Zardo, I. Nanowires for heat conversion. J. Phys. D Appl. Phys. 2018, 51, 353001. [CrossRef]

13. Weber, L.; Gmelin, E. Transport properties of silicon. Appl. Phys. A 1991, 53, 136–140. [CrossRef][CrossRef]

14. Slack, G.A. Thermal Conductivity of Pure and Impure Silicon, Silicon Carbide, and Diamond. J. Appl. Phys. 1964, 35, 3460–3466. [CrossRef]

15. Glassbrenner, C.J.; Slack, G.A. Thermal Conductivity of Silicon and Germanium from 3 °K to the Melting Point. Phys. Rev. 1964, 134, A1058–A1069. [CrossRef]

16. Geballe, T.H.; Hull, G.W. Seebeck Effect in Silicon. Phys. Rev. 1955, 98, 940–947. [CrossRef]

17. Ohishi, Y.; Xie, J.; Miyazaki, Y.; Aikebaier, Y.; Muta, H.; Kurosaki, K.; Yamanaka, S.; Uchida, N.; Tada, T. Thermoelctric properties of heavily boron- and phosphorus-doped silicon. Jpn. J. Appl. Phys. 2015, 54, 071301. [CrossRef]

18. Stranz, A.; Kähler, J.; Waag, A.; Peiner, E. Thermoelectric Properties of High-Doped Silicon from Room Temperature to 900 K. J. Electron. Mater. 2013, 42, 2381–2387. [CrossRef]

19. Ju, Y.S. Phonon heat transport in silicon nanostructures. Appl. Phys. Lett. 2005, 87, 153106. [CrossRef]

20. Schierning, G. Silicon nanostructures for thermoelectric devices: A review of the current state of the art. Phys. Status Solidi 2018, 51, 1235–1249. [CrossRef]

21. Boukai, A.I.; Bunimovich, Y.; Tahir-Kheli, J.; Yu, J.-K.; Iii, W.A.G.; Heath, J.R. Silicon nanowires as efficient thermoelectric materials. Nature 2008, 451, 168–171. [CrossRef] [PubMed]

22. Hochbaum, A.I.; Chen, R.; Delgado, R.D.; Liang, W.; Garnett, E.C.; Najarian, M.; Majumdar, A.; Yang, P. Enhanced thermoelectric performance of rough silicon nanowires. Nature 2008, 451, 163–167. [CrossRef] [PubMed]

23. Sadhu, J.; Tian, H.; Ma, J.; Azeredo, B.; Kim, J.; Balasundaram, K.; Zhang, C.; Li, X.; Ferreira, P.M.; Sinha, S. Quenched Phonon Drag in Silicon Nanowires Reveals Significant Effect in the Bulk at Room Temperature. Nano Lett. 2015, 15, 3159–3165. [CrossRef]

24. Ferrando-Villalba, P.; D’Ortenzi, L.; Dalkirianis, G.G.; Cara, E.; Lopeandia, A.F.; Abad, L.; Rurai, R.; Cartoxà, X.; Leo, N.D.; Saghí, Z.; et al. Impact of pore anistropy on the thermal conductivity of porous Si nanowires. Sci. Rep. 2018, 8, 12796. [CrossRef] [PubMed]

25. Liu, L.; Chen, X. Effect of surface roughness on thermal conductivity of silicon nanowires. J. Phys. Appl. 2010, 107, 033501. [CrossRef]

26. Kim, H.; Park, Y.-H.; Kim, I.; Kim, J.; Choi, H.-J.; Kim, W. Effect of surface roughness on thermal conductivity of VLS-grown rough Si nanowires. Appl. Phys. A 2011, 104, 23–28. [CrossRef]

27. Lim, J.; Hippalgaonkar, K.; Andrews, S.C.; Majumdar, A.; Yang, P. Quantifying Surface Roughness Effects on Phonon Transport in Silicon Nanowires. Nano Lett. 2012, 12, 4275–4282. [CrossRef]

28. El Sachat, A.; Alzina, F.; Sotomayor Torres, C.M.; Chavez-Angel, E. Heat Transport Control and Thermal Characterization of Low-Dimensional Materials: A Review. Nanomaterials 2021, 11, 175. [CrossRef]

29. Hippalgaonkar, K.; Huang, B.; Chen, R.; Sawyer, K.; Eruci, P.; Majumdar, A. Fabrication of Microdevices with Integrated Nanowires for Investigating Low-Dimensional Phonon Transport. Nano Lett. 2010, 10, 4341–4348. [CrossRef]
30. Kim, P.; Shi, L.; Majumdar, A.; McEuen, P.L. Thermal Transport Measurements of Individual Multiwalled Nanotubes. *Phys. Rev. Lett.* **2001**, *87*, 215502. [CrossRef]

31. Rojo, M.M.; Calero, O.C.; Lopeandia, A.F.; Rodriguez-Viejo, J.; Martín-Gonzalez, M. Review on measurement techniques of transport properties of nanowires. *Nanoscale* **2013**, *5*, 11526–11544. [CrossRef] [PubMed]

32. Shi, L.; Li, D.; Yu, C.; Jang, W.; Kim, D.; Yao, Z.; Kim, P.; Majumdar, A. Measuring Thermal and Thermoelectric Properties of One-Dimensional Nanostructures Using a Microfabricated Device. *J. Heat Transf.* **2003**, *125*, 881–888. [CrossRef]

33. Yang, L.; Huh, D.; Ning, R.; Rapp, V.; Zeng, Y.; Liu, Y.; Ju, S.; Tao, Y.; Jiang, Y.; Beak, J.; et al. High thermoelectric figure of merit of porous Si nanowires from 300 to 700 K. *Nat. Commun.* **2021**, *12*, 3926. [CrossRef] [PubMed]

34. Martin, P.; Aksamija, Z.; Pop, E.; Ravaioli, U. Impact of Phonon-Surface Roughness Scattering on Thermal Conductivity of Thin Si Nanowires. *Phys. Rev. Lett.* **2009**, *102*, 125503. [CrossRef] [PubMed]

35. Maire, J.; Anufriev, R.; Hori, T.; Shiomi, J.; Volz, S.; Nomura, M. Thermal conductivity reduction in silicon fishbone nanowires. *Sci. Rep.* **2018**, *8*, 4452. [CrossRef]

36. Sato, K.; Shikida, M.; Yamashiro, T.; Tsunekawa, M.; Ito, S. Roughening of single-crystal silicon surface etched by KOH water solution. *Sens. Actuators A Phys.* **1999**, *73*, 122–130. [CrossRef]

37. KOH Etching. Integrated Microfabrication Lab (Cleanroom). Available online: https://cleanroom.byu.edu/KOH (accessed on 10 April 2022).