An Ultralow Power LiₓTiO₂-Based Synaptic Transistor for Scalable Neuromorphic Computing

Ngoc-Anh Nguyen, Olivier Schneegans, Raphaël Salot, Yann Lamy, John Giapintzakis, Van Huy Mai, and Sami Oukassi*

Artificial synapses based on electrochemical synaptic transistors (SynTs) have attracted tremendous attention toward massive parallel computing operations. However, most SynTs still suffer from downscaling limitations and high energy consumption. To overcome such drawbacks, a complementary metal–oxide–semiconductor (CMOS) back-end-of-line compatible solid-state SynT is presented, which includes an ultrathin (10 nm thick) quasimorphous LiₓTiO₂ channel. A nonvolatile conductance modulation (<75 nS) is achieved through reversible lithium intercalation into the channel, and synaptic functions, such as long-term potentiation/depression involve ultralow switching energy of 2 fJ µm⁻². Moreover, this SynT shows excellent endurance (>10⁵ weight updates) and recognition accuracy (>95% on the MNIST data test using crossbar simulations). Furthermore, a comprehensive electrochemical study allows deeper insight into the specific pseudocapacitive mechanism at the origin of conductance modulation. These results underline the high potential of LiₓTiO₂-based SynTs for energy-efficient neuromorphic applications.

1. Introduction

The present Von Neumann computing architecture faces huge difficulties in complex tasks, such as recognition or classification problems, which require adaptive information processing. In order to overcome this bottleneck, neuromorphic computing[1,2] appears as a novel and highly promising architecture,[3,4] which takes inspiration from the mammalian brain structure. In such a system, artificial neurons and synapses mimic their biological counterparts.

Complementary metal–oxide–semiconductor (CMOS) devices can emulate artificial synapses. However, the high energy consumption and the large number of involved elements and area occupancy prevent efficient downscaling.[5,6] Thus in recent years, memristors have attracted much interest since the conductance of these (more scalable) devices[6–8] can be easily modified as a function of external electrical stimuli, hence emulating the evolution of biological synaptic weights. Different types of memristors have been developed, which can be subdivided into two-terminal devices and three-terminal devices.[9] Each configuration has its own strengths and weaknesses.[1,10] Specifically, the three-terminal configuration allows decoupling the WRITE operation (synaptic weight modulation, using the gate and source electrodes) from the READ operation (using the source and drain electrodes), which allows better control of conductance tuning[11] (e.g., better linearity and symmetry of switching, and lower read-write noise).[12]

Among three-terminal artificial synapses, electrochemical synaptic transistors (SynTs) appear as suitable candidates due to their similarities with biological synapses. In a SynT, the gate dielectric is an electrolyte film, which conducts only ions (but not electrons). When an external voltage pulse (WRITE) is applied between the gate and source, mobile ions intercalate into the channel film through electrochemical reactions, which yields modulation of the channel’s electronic conductivity. The aforementioned working mechanism of SynTs shows similarities with that of biological synapses where Ca²⁺, Na⁺,
K⁺ ions are mainly used to modify the postsynaptic signals.\textsuperscript{[13]} This similarity potentially places SynTs in a close position to its inspiration, the biological synapses, in terms of operation, energy, and speed.

However, elaboration of most electrochemical SynTs toward further scalability and CMOS compatibility suffers several kinds of difficulties. Liquid and solid polymer electrolytes (ionic liquids,\textsuperscript{[14]} ion gels,\textsuperscript{[15]} PEO-LiClO₄\textsuperscript{[16–19]} show clear limitations toward wafer scale integration.\textsuperscript{[20]} Furthermore, channels composed of mechanically exfoliated layers\textsuperscript{[16,18,21]} appear not suitable for future elaboration of networks composed of a large number of synaptic components. For these reasons, fabrication of all-solid-state wafer-scale SynTs is highly desirable and is drawing considerable attention.\textsuperscript{[22–28]} Besides, a comprehensive electrochemical view—clearly missing to date—of ion intercalation into the active material (the main root of conductance modulation) is needed to better explore the full potential of electrochemical SynTs.

In this work, we present an all-solid-state, wafer-scale fabricated SynT composed of an ultrathin (10 nm thick) quasiamorphous LiₓTiO₂ channel and a LiPON electrolyte. This SynT shows excellent synaptic plasticity, with nano-Siemens conductance level, and outstanding low energy consumption per spike (fJ µm⁻² range). We also simulated an Artificial Neural Network (ANN) model to analyze the pattern recognition performance on different datasets. Finally, various electrochemical tests were carried out to better understand the mechanism of Li (de)intercalation driving the conductance modulation in our SynT.

2. Results and Discussion

2.1. Artificial Electrochemical Synapse Composition and Configuration

In a mammalian brain, Chemical synapses are by far the most prevalent and are the main player involved in excitatory synapses.\textsuperscript{[29]} In a nervous system, information is transmitted among neurons via such synapses, as schematically illustrated in Figure 1a. Action potentials from the presynaptic neuron propagate along the axon and arrive at synapses where they induce the release of neurotransmitter vesicles into the synaptic cleft. Upon the reception of these chemical messengers (cations), excitatory postsynaptic currents (EPSCs) are stimulated across the postsynaptic region. The bonding strength between two neurons is dictated by its synaptic weight.\textsuperscript{[30,31]}

The operation mechanism of electrochemical Synts shares similarities with chemical synapses. Mobile ions are driven by electrical impulses to modulate the strength of the signal transmission. Figure 1b shows an illustrative view of our microfabricated SynT device. The cell core (synaptic element) is a vertical stack consisting of an ultrathin (10 nm) titanium dioxide (TiO₂) channel, an electrolyte (reservoir of Li⁺ ions) made of amorphous lithium phosphorus oxynitride (LiPON), and a top gate made of Ti. This vertical configuration was considered to allow for shorter diffusion path, thus increasing the operational speed.\textsuperscript{[17,32]}

![Figure 1. a) Illustration of chemical synapses in a mammalian brain. b) Schematic view of our microfabricated SynT. c) SEM and EDS characterizations of SynT’s gate stack. d) HRTEM image with the focus on the neighborhood of TiO₂ channel (inset: FFT on the selected Zone A).](image-url)
Amorphous TiO$_2$ was selected as channel material because of its well-studied intrinsic merits as suitable host for Li-ion intercalation in energy storage applications.\cite{11-13,35} Additionally, TiO$_2$ in its amorphous form is known to exhibit pseudocapacitive characteristics which allow fast, reversible ion intercalation without phase transition.\cite{36,37} Furthermore, TiO$_2$ undergoes an insulator-to-metal transition upon ion intercalation, thus making it an appealing material for ion-based SynTs.\cite{38,39} LiPON has been chosen as solid-state electrolyte for its high chemical and electrochemical stability,\cite{40-43} and scalability.\cite{44,45}

The inset of Figure 1b shows a schematic cross-section of the transistor. Square-shaped voltage pulses applied to the gate mimic the biological impulses of the presynaptic neurons. Under these spikes, Li$^+$ ions are inserted into the channel material (red layer), connecting the source and drain electrodes via the electrolyte (blue layer), hence creating a change in electrical conductance. This conductance change is captured by electrically sampling with a small, constant potential bias ($V_d$) the current flowing between the source and drain.

From Figure 1c, we can observe that the channel length (between source and drain electrodes) is about 3 µm, using scanning electron microscopy (SEM). The LiPON layer thickness is 200 nm, as desired. The composition of the layers is observed with the help of energy dispersive X-ray spectrometry (EDS), where elements P and O represent the LiPON electrolyte. Furthermore, no interfacial interdiffusion is discerned with the detectable elements. The stoichiometry of the atomic layer deposition (ALD) TiO$_2$ layer was confirmed with X-ray photoelectron spectroscopy (see Figure S2 in the Supporting Information).

High-resolution transmission electron microscopy (HRTEM) has been carried out to inspect the channel’s structural properties (Figure 1d). The stacked layers are differentiated based on the thicknesses and their contrasts. The 10 nm thickness of the TiO$_2$ layer is clearly confirmed from the image. Besides, the HRTEM analysis gives valuable information about channel film properties, indicating the presence of 2 nm size nanocrystallites embedded in the amorphous matrix. We performed the fast Fourier transform (FFT) referencing method on selected zones, and could conclude that the channel was primarily amorphous, and the nanoinclusions were of rutile phase (see Figure S3 in the Supporting Information).

### 2.2. Working Principles and Electrical Response

Figure 2a depicts the evolution of the SD channel conductance $G_{SD}$, by application of a bidirectional sweeping gate voltage from −3.0 to 3.0 V (at a rate of 50 mV s$^{-1}$). A small bias of 0.1 V was applied to read the change in source–drain current ($I_{SD}$). Initially, $G_{SD}$ was very low ($G_{SD} \leq 20$ nS at $V_G = 0$ V). Then $G_{SD}$ increased up to a 100 times higher value, reaching 250 nS, due to intercalation of Li$^+$ ions into the TiO$_2$ quasiamorphous channel. For the backward sweep (Li$^+$ extraction), $G_{SD}$ decreased gradually back to its low conductance state, exhibiting a clear counter-clockwise hysteresis pattern. We can see that the highest slopes (which correspond to a more effective conductance variation) are located within the [−0.5, 1.5 V] $V_G$ potential region, whereas other regions demonstrated slow, saturated modification of channel conductance. For this reason, we selected the [−0.5, 1.5 V] potential window (inset of Figure 2a) to develop our SynTs.

To demonstrate the ability to modify the analog states required for an artificial synapse, we programmed SynT with a train of 10 voltage pulses with different amplitudes relative to the open-circuit voltage (OCV) measured between the gate and source electrodes at rest. Note that in electrochemical devices, chemical potential gradients are generated by modifying the ionic content of one electrode, and this phenomenon is termed nanobattery effect.\cite{46} Therefore, it is essential to program SynTs with a gate potential $V_G$ whose amplitude takes into account the OCV values of the cell. After the application of each pulse, the gate terminal was switched OFF for 1 s, when the READ action occurs, to prevent the electron movement and perturbation of the programmed state. Figure 2b illustrates the change of conductance states ($\Delta G$) under the influence of WRITE pulses with a same duration of 0.1 s but different magnitudes ($\Delta V$), from 100 to 300 mV. The pulses of higher amplitude result in a more pronounced change of conductance states. A simple linear fitting better shows the relation between the changes of source-drain conductance ($G_{SD}$) and the pulse amplitudes.

Here, one can observe that by varying the pulse amplitudes, we are driving the SynT channel conductance along the “Li$^+$ insertion” conductance curve from Figure 2a but at a different $V_G$ sweeping rate.

Moreover, maintaining the programmed states is of great importance to synaptic elements in an artificial neural network for a high learning precision.\cite{47} In Figure 2c,d, we demonstrate the retention of the SynTs with both potentiation and depression (increase and decrease of conductance level, respectively). A series of pulses with ±200 mV magnitude and 0.5 s duration was used for programming the device. The pulses were followed by a resting time of 50 s, while the $G_{SD}$ was recorded. The channel conductance was found to keep the programmed states during the tested periods (further investigation was carried out with a state retention test of over 4000 s, see Figure S4 in the Supporting Information). Hence, the fact that written states could be held stable over a long period of time assures the long-term plasticity characteristic of our SynT.

As shown in Figure 3a, emulation of neuromorphic behavior, such as long-term potentiation (LTP) and long-term depression (LTD) was achieved by alternatively programming the SynT with 50 identical pulses (±100 mV, 0.1 s) and settling and reading time of 1 s. The conductance states were modified in an analog way from a low conductance level of 28 nS to a high conductance level of 74 nS, which corresponds roughly to a 1 nS increase from one state to the next one. The device-to-device variation was confirmed to be small across SynTs by conducting the same characterization in multiple devices (see Figure S5 in the Supporting Information).

The injected charge over 50 operations has been recorded in order to estimate the amount of energy to program a state to an adjacent one. The energy consumption for SynT devices is calculated by the expression

$$E_w = \Delta Q \times V_w \quad (1)$$
where $\Delta Q$ is the injected charge and $V_w$ is the voltage used for programming. The average charge transferred for SynT was 90 pC, and the voltage used for writing is 0.1 V. Therefore, 9 pJ is spent for each writing operation. For our SynT with a TiO$_2$ area of $70 \times 80 \mu$m$^2$, we obtain the normalized energy consumption of 1.6 fJ $\mu$m$^{-2}$. Assuming the energy

**Figure 2.** a) Charge transfer curve (channel conductance $G_{SD}$ as a function of gate voltage $V_G$) with a gate sweep of 50 mV s$^{-1}$ in the potential range $[-3 V; 3 V]$ (inset: Focused working window of $[-0.5 V; 1.5 V]$). b) Conductance $G_{SD}$ change under incremental voltage amplitude pulses from 100 mV to 300 mV with a duration $t_d$ of 0.1 s. c) Retention (during 50 s) of $G_{SD}$ after each potentiation pulse (200 mV, 0.5 s), and d) retention of $G_{SD}$ after each depression pulse ($-200$ mV, 0.5 s). The two experiments are performed on the same device without any disruption.

**Figure 3.** a) Long-term plasticity demonstration with 100 states of potentiation and depression. b) Correlation between the number of states and AR. c) Endurance test with 1000 cycles and $10^5$ operations.
per write operation is directly proportional to the channel area, we obtain a projected programming energy of 16 aJ for a scaled $100 \times 100 \text{nm}^2$ device. Hence, together with the conductance levels in the range of nano-Siemens, our SynT can be considered as one of the most energy-efficient all-solid-state synaptic devices realized in both READ and WRITE operations.

The symmetry property of conductance modulation or the weight update between potentiation and depression processes is characterized by the asymmetric ratio (AR), defined as

$$AR = \frac{\max(\frac{G_p(n) - G_d(n)}{G_p(50) - G_d(50)})}{\min(\frac{G_p(n) - G_d(n)}{G_p(50) - G_d(50)})} \text{ for } n = 1 \text{ to } 50$$

where $G_p(n)$ and $G_d(n)$ are channel conductance values at the $n$th state after the potentiation and depression pulses. For our SynT, the AR was calculated to be 0.31 (in Figure 3a) for 100 pulses per cycle, indicating a good symmetry in comparison to results reported in literature.[32,48]

To analyze the relationship between the number of states per cycle and its AR, we performed a series of programming cycles on a device with a different number of intermediate states and analyzed the corresponding AR (see Figure 3b top). The number of gate pulses increases from 10 to 50 pulses, yielding an increase of AR from 0.1 for 10 pulses to 0.38 for 50 pulses. Thus, one needs to consider the compensation between the desired programming states and their AR for each application.

$\Delta G = (G_{\text{max}} - G_{\text{min}})_{\text{1th}} - (G_{\text{max}} - G_{\text{min}})_{1000\text{th}} = 0.5 \text{nS}$

Moreover, the ON/OFF ratio varies only slightly ($\approx 6.2\%$) after $10^5$ weight updates (see Figure S6 in the Supporting Information). Although the change of the maximum and minimum states is visible between the 1st and the 1000th cycle, our SynT can keep the reversibility ideally up to $10^5$ operations in ambient moisture testing condition (see Figure S7 in the Supporting Information). This endurance is considered largely sufficient for ANN pattern recognition training using artificial synaptic hardware, since not all of the synapses will be repeatedly updated in the course of the training epochs.[49]

### 2.3. Neuromorphic Computing Simulation

To underline the low noise and high linearity characteristics of our SynT, we simulated an artificial neural network (Figure 4) with experimental inputs from SynTs to perform supervised learning with a back-propagation algorithm. Two datasets have been used: a small image version ($8 \times 8$ pixels) of handwritten

**Figure 4.** a) Simulated three-layered ANN with one hidden layer. b) Crossbar array representation where SynTs serve as synaptic elements. Accuracy of the MNIST data recognition tests of c) small digits d) large digits.
Table 1. Summary on materials and switching properties of selected works on CMOS compatible, all-solid-state SynTs.

| Channel       | Electrolyte | \(C_{\text{isc}}\) [nS] | \(C_{\text{Ins}}/C_{\text{min}}\) | # States | Prog. Energy [fJ \(\mu\text{m}^{-2}\)] | Endurance [Writes] | Refs. |
|---------------|-------------|--------------------------|-----------------------------------|----------|--------------------------------------|--------------------|-------|
| LiCoO\(_2\)  | LiPON       | 290 000                  | 1.56                              | 200      | –                                    | >8 \times 10^5     | [22]  |
| WO\(_3\)     | LiPON       | 24                       | 40                                | 100      | 100                                  | >10^5              | [23]  |
| LiCoO\(_2\)  | Li\(_2\)POSe | 40                       | 19                                | 80       | –                                    | >720               | [24]  |
| WO\(_2\)\(_7\)| Li\(_2\)PO\(_4\) | 3500                     | 6.4                               | 60       | 1.4 \times 10^6                      | >420               | [25]  |
| aNb\(_2\)O\(_3\)| LiSiO\(_2\) | 100                      | 10                                | 100      | 20                                   | >10^5              | [26]  |
| WO\(_3\)Al\(_2\)O\(_3\)| Li\(_2\)PO\(_4\) | 50                       | 2.24                              | 80       | –                                    | –                  | [28]  |
| Li\(_2\)TiO\(_3\)| LiPON       | 75                       | 2.6                               | 100      | 1.6                                  | >10^5              | This work |

In Table 1, we present the materials and switching properties of the SynT in this work and other reported SynTs. The purpose of this table is to benchmark synaptic devices following wafer scale integration, and using microfabrication techniques and materials that are compatible with CMOS BEOL integration.

By scaling down the channel to 10 nm, our amorphous TiO\(_2\) film exhibits extrinsic pseudocapacitive behavior, which allows simultaneously for ultralow energy consumption and fast/reversible conductance modulation. Both features are indispensable for artificial synapse application. We can observe that low power dissipation is the highlight that this artificial synapse offers. The operational conductance (a few tens of nS) is comparable or lower than other types of three-terminal SynTs. In addition, by reaching an outstanding low energy consumption per spike (1.6 fJ \(\mu\text{m}^{-2}\)), close to the biological energy range of femt joule, our present SynTs appear as an excellent candidate for large-scale energy-efficient neural networks. This high energy-efficient property stems from the choice of a resistive yet ion-intercalation-sensitive channel material TiO\(_2\). Furthermore, with a 10 nm TiO\(_2\), the intercalation process of Li ion happens at a fast pace without the solid-state diffusion limit. This has an important effect for SynTs because the conductance modulation can be stimulated by fast gate voltage pulses. This important phenomenon will be discussed thoroughly in Section 2.4.

2.4. Electrochemical Analysis of Li\(^+\) Intercalation

In the specific context of SynTs there is a correlation between conductance modulation and the various ion exchange reactions taking place in the electrodes’ bulk and at the interfaces with the solid electrolyte.\(^{[55]}\) In the following, the study of a vertical Li\(_{1+x}\)TiO\(_2\)/LiPON/Li structure has been carried out in an effort to investigate the channel Li\(_{1+x}\)TiO\(_2\) electrochemical reactions and the relative uncorrelated effects on our SynT electrical response. The corresponding results are presented in Figure 5.

The vertical structures (Figure 5a) showed an average OCV around 1.5 V after fabrication, thus substantiating a diffusion of Li\(^+\) ions into TiO\(_2\) during LiPON deposition.\(^{[41,36,57]}\) A first charge (delithiation) capacity corresponding to an initial Li\(_{0.3}\)TiO\(_2\) stoichiometry (Figure 5b) corroborated this fact and agreed with values obtained at the SynT level (Figure S8 in the Supporting Information). Furthermore, the following discharge (lithiation) exhibited an unexpected potential profile (1 V plateau) and a high (Li\(_{0.3}\)TiO\(_2\)) capacity; both characteristics have been already reported\(^{[36,37]}\) and attributed to an activation process.\(^{[58]}\) Subsequent cycling curves have consistent features, revealing the highly reversible ion (de)intercalation reactions.

Figure 5c presents results of cyclic voltammetry (CV) analysis that has been carried out in order to compare the TiO\(_2\) response upon ion (de)intercalation in two configurations: lithium excess (vertical structure) and deficiency (SynT). Li\(^+\) ions can be intercalated into TiO\(_2\) with the consecutive reduction of Ti(IV) to Ti(III) redox centers, given as

\[
\text{TiO}_2 + x\text{Li}^+ + xe^- \leftrightarrow \text{Li}_x\text{TiO}_2
\]

with \(0 \leq x \leq 1\). In a lithium excess configuration, TiO\(_2\) films show broad anodic and cathodic peaks (at 1.88 and 1.66 V, respectively) corresponding to Li\(^+\) ion intercalation. However, in a lithium deficiency configuration, anodic and cathodic peaks...
(−0.5 and 0.8 V, respectively, see Figure S9 in the Supporting Information, for peak potential explanation) exhibit lower current densities due to insufficient ion quantity for a complete (de)intercalation reaction \( x_{\text{available}} = 0.32 \). Notwithstanding, the potential window of the redox peaks corresponds to the largest variation of electronic conductance, highlighting the correlation between both phenomena (Figure S10 in the Supporting Information).

To further investigate the Li\(^+\) ion (de)intercalation kinetics, additional CV experiments of vertical structures were performed at varying scan rates (Figure 5d,e). The reaction kinetics is resolved by examining the variation of peak current \( i_p \) with scan rate \( v \) using the power-law relationship\(^{[59]} \)

\[
i_p = av^b
\]

where the \( b \)-value of 0.5 indicates a diffusion-controlled process and the value of 1 suggests a surface-controlled or diffusion-irrelevant capacitive behavior.

An examination of the CV scan rate dependence allows discriminating quantitatively the contributions of diffusion and surface controlled processes to the current response at a fixed potential (Figure 5d; and Figure S11 in the Supporting Information) following\(^{[60]} \)

\[
i(V) = k_1\sqrt{v} + k_2v
\]

Interestingly, pseudocapacitive contribution dominates, overwhelmingly, the stored charge in \( \text{TiO}_2 \) over the entire potential window at scan rates between 10 mV s\(^{-1}\) and 1 V s\(^{-1}\) (51% and 90%, respectively). Consequently, a higher SynT performance

---

**Figure 5.** a) Schematic view of Ti/Li\(_x\)TiO\(_2\)/LiPON/Li vertical structure during GCPL charge process. b) Comparison of 1st and 10th cycle upon GCPL (The cell is charged to 3.0 V and discharged to 0.5 V with the current density of ±2.6 \( \mu \text{A cm}^{-2} \)). c) Voltammogram comparison of transistors and vertical structure. d) CV study at 10 mV s\(^{-1}\) and the calculated pseudocapacitive current contribution. e) Logarithmic relationship between cathodic peak current (Li\(^+\) insertion) and scan rates between 1 mV s\(^{-1}\) and 1 V s\(^{-1}\). f) The source–drain conductance modulation under the increasing Gate voltage scan rates between 50 mV s\(^{-1}\) to 1 V s\(^{-1}\). g) EIS spectra (at \( V = 1.2 \) V) before and after 100 CV cycles. h) Specific capacity and Coulombic efficiency variation with current density and cycle number.
is expected using such channel material insofar as diffusion-controlled processes are completely inefficient in these conditions. The high rate incorporation of Li into amorphous TiO$_2$ is a unique characteristic that allows fast conductance modification at the channel of SynT. Figure 5e presents a plot of log ($i$) versus log ($v$) for the redox peaks of TiO$_2$. It is shown that the material exhibits fast surface driven intercalation ($b = 0.99$) up to 50 mV s$^{-1}$ and remains the predominant contribution ($b = 0.8$) up to 1 V s$^{-1}$, which is consistent with the extrinsic pseudocapacitive intercalation in amorphous TiO$_2$.[36,37,61,62] In the literature, a mixed intercalation process was reported for this system. Ye et al. suggested that the separation of b values for amorphous TiO$_2$ is due to deeper sites in bulk being inaccessible for Li$^+$ ion intercalation on higher scan rates, thus decreasing the gravimetric current response with the increase of the thicknesses.[37]

Figure 5f depicts the recorded variation of $G_{SD}$ and its change of maximum conductance when experiencing increasing sweeping rates of $V_C$ within the voltage range of $V_C = [-0.5, 1.5]$ V. For a full programming cycle (50 states of potentiation and 50 states of depression, in this voltage range), the average voltage difference between two adjacent states is calculated to be 40 mV. Thus, with such potential gap, the switching time for 50 mV s$^{-1}$ sweeping rate is 0.8 s. Similarly, we have 4 ms switching operations at 1 V s$^{-1}$, while maintaining the “M-shaped” conductance modulation with only a 7% decrease of $G_{max}$. This observation highlights the beneficial effect of TiO$_2$ pseudocapacitive behaviour to alleviate kinetic inhibition in all-solid state configuration. In addition to TiO$_2$, other intercalation materials serving as channels (LiCoO$_2$, WO$_3$, etc.) can be engineered to be “extrinsic pseudocapacitive” materials by thinning their film thickness to a few nanometers, thus significantly reducing the ion diffusion length and making the whole system more agile in terms of operation.[63] The electrochemical impedance spectroscopy (EIS) plots remain unchanged over 100 cycles (Figure 5g), proving consistency with a major and stable ion conductor contribution (ion conductivity $\sigma_{LiPON} = 0.5 \mu S \cdot cm^{-1}$, characteristic frequency $f_{cLiPON} = 38$ kHz, see extraction details in Figure S12, Supporting Information).

The specific capacity and coulombic efficiency (CE) per cycle are shown in Figure 5h (Supporting Information). CE is the ratio of total charge extracted out of active material to the total charge inserted into the active material over a cycle. Here we demonstrated a high rate capability of TiO$_2$ electrode with a capacity fading less than 50% for a 100 times current rate increase. As the current density was switched back to the low current rate, the capacity recovered its initial value. This recovery of the total capacity indicated that the capacity fading with incremental current rate was only related to kinetics limitation, and not material degradation or parasitic reactions. This high rate and reversibility were also confirmed by >100% CE. These characteristics of TiO$_2$ confirmed a high-quality channel material for fast intercalation operations and high endurance.

Overall, the electrochemical study allowed proving that i) TiO$_2$ was initially lithiated up to 0.32 Li, ii) the initial lithiation was reversible, iii) the electronic conductance modulation was correlated to (de)intercalation reactions of Li$^+$ ions in TiO$_2$, and iv) TiO$_2$ exhibited a pseudocapacitive behavior, with a fast and reversible (de)intercalation thus conferring to SynTs high performances in terms of response time and endurance.[60]

3. Conclusion

In summary, we report a low energy consumption, all-solid-state SynT prepared with wafer-scale microfabrication processes. The devices were assembled with an amorphous 10 nm thick TiO$_2$ channel and a LiPON electrolyte in a vertical configuration facilitating fast ions doping, nano-Siemens conducting level, and femtoujoule writing energy. Synaptic plasticity characteristics required for an artificial synaptic component are also demonstrated. The stability and endurance of the transistors are confirmed by more than 1000 cycles and 10$^5$ reversible programming states in ambient conditions. With the SynTs' experimental results as inputs, the simulated crossbar array obtained high accuracy of 95.5% on MNIST pattern recognition tests.

We proposed a systematic study of the vertical structures, involving several kinds of electrochemical characterizations. These investigations revealed valuable information on the electrochemical reactions which occur: i) contribution of the channel bulk and its interfacial region, ii) electrolyte contribution, and iii) the reaction mechanism reversibility. Therefore, we can make a clear correlation between electrochemical reactions and the performance characteristics of our Li$_x$TiO$_2$-based three-terminal devices. The fast operation rate stemmed from the rapid Li diffusion into the pseudocapacitive amorphous TiO$_2$ layer, while high ionic activities around the potential 1.68 V versus Li/Li$^+$ suggested a highly efficient working voltage range. The EIS and rate capability tests further confirmed the TiO$_2$ thin film’s resilience under different sweeping rates, thus making it an appropriate channel material for SynTs used for online training and high-speed, low-power neuromorphic systems.

In future work, the writing energy can be reduced by shrinking the dimensions of the devices. Miniaturization of the area for the gate stack has been reported to be practical to reduce the power spent on programming SynTs.[23] Similarly, by thinning the TiO$_2$ amorphous channel, the electrical conductivity is lower horizontally and faster vertically in terms of Li incorporation into ultrathin pseudocapacitive films. However, to assure the amount of mobile Li in the system, a stoichiometric Li$_2$TiO$_3$ is compulsory. Instead of relying on the passive Li diffusion after the PVD LiPON step, we will develop an ALD technique that allows depositing lithiated TiO$_2$ film.

4. Experimental Section

**Elaboration of SynT and EC Half-Cell:** All the devices used on this study were fabricated on 8″ Si wafers with 300 nm SiO$_2$ grown thermally to serve as a dielectric insulator layer. The transistor is composed of several different layers, namely 300 nm Ti bottom metal, 10 nm TiO$_2$ channel, 200 nm LiPON electrolyte, and 300 nm Ti top metal. While Ti and LiPON layers were deposited by physical vapor deposition (CVD) in an Endura PVD 200 mm tool (Applied Materials) equipped with Ti and LiPON sputtering targets, ALD of thin film TiO$_2$ was performed in Savannah ALD tool (Cambridge NanoTech) with Tetakis(dimethylamido) titanium (TDMAT) as precursor and water as oxidant. The devices were
prepared by successive deposition and patterning of each layer using UV photolithography and etching, details can be found in Figure S1 of the Supporting Information. Photoresists employed to realize the photomask are positive MICROPOSIT S1818 and Shipley SPR 220. Bottom Ti metal electrodes were formed using TiH2:Ti(OEt)4:1NH4OH etching solution. TiO2 was patterned using Reactive Ion Etching (RIE) technique with CHF3/Ar plasma inside the reactor of a Corial tool (Plasma-Therm). The wafer was then annealed with Rapid Thermal Annealing (RTA) at 400 °C for 30 min under air exposure. After depositing both layers LiPON and Ti on top of TiO2 layer to form a vertical gate stack, the Ti gate metal was etched using the same RIE method. The transistor was completed by patterning the electrolyte LiPON with a TMAH aqueous solution. For the half-cell devices, bottom electrode Ti and active material TiO2 were patterned in a similar manner. LiPON electrolyte and Li metal were deposited on the wafer via shadow masking by RF-magnetron sputtering and thermal vaporization, respectively.

Physical Characterization Methods: A cross section of SynT was imaged with a MERLIN scanning electron microscope (ZEISS) coupled with focused ion beam (FIB) (HELIOS 450 S). The image was taken with a 45° tilted sample using 6 kV electron beam energy and 1.1 nm beam current. A 9 nm carbon layer was locally deposited to avoid electrostatic charging and improve the quality of the images. The elemental distribution of sample was subsequently analyzed by energy-dispersive X-ray spectroscopy (EDS) with secondary electron detector (HESE2) and energy selective backscattered detector (ESB). A closed-up image of the Ti/TiO2/LiPON stack to visualize the thin TiO2 channel was obtained by performing high-resolution transmission electron microscopy (HRTEM) technique (Jeol 3010) at 400 kV.

Electrical Characterizations: The electrical and electrochemical experiments were carried out using a VMP3 potentiostat (Biologic). For the transistors, the tests were done using a low current measurement set up placed inside a Faraday cage to eliminate the possible electromagnetic noise. SynTs were characterized controlled by EC-lab program. For the transistors, the tests were done using high-resolution transmission electron microscopy (HRTEM) technique (Jeol 3010) at 400 kV.

Supporting Information
Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements
This work was funded by the French “Important Project of Common European Interest” IPCEI NANO 2022. The authors thank Dr. Anne-Marie PAPON for HRTEM technical help and result discussion. Figure 1a is created with BioRender.com.

Conflict of Interest
The authors declare no conflict of interest.

Data Availability Statement
The data that support the findings of this study are available from the corresponding author upon reasonable request.

Keywords
electrochemical reactions, electronic devices, neuromorphic computing, surfaces interfaces and thin films, synaptic transistors

Data Availability Statement
The data that support the findings of this study are available from the corresponding author upon reasonable request.

Received: June 1, 2022
Revised: July 28, 2022
Published online: September 23, 2022

[1] N. K. Upadhyay, H. Jiang, Z. Wang, S. Asapu, Q. Xia, J. J. Yang, Adv. Mater. Technol. 2019, 4, 1800589.
[2] A. Sebastian, M. L. Gallo, R. Khaddam-Aljameh, E. Eleftheriou, Nat. Nanotechnol. 2020, 15, 529.
[3] J. Zhu, T. Zhang, Y. Yang, R. Huang, Appl. Phys. Rev. 2020, 7, 011312.
[4] H. Huang, C. Ge, Z. Liu, H. Zhong, E. Guo, M. He, C. Wang, G. Yang, K. Jin, J. Semicond. 2021, 42, 013103.
[5] V. Milo, G. Malavena, C. Monzio Compagnoni, D. Ielmini, Materials 2020, 13, 166.
[6] S. D. Ha, S. Ramanathan, J. Appl. Phys. 2011, 110, 071101.
[7] D. Ielmini, R. Waser, Resistive Switching: From Fundamentals of Nanionic Redox Processes to Memristive Device Applications, Wiley, Weinheim 2016.
[8] Resistive Switching: Oxide Materials, Mechanisms, Devices and Operations (Eds: J. Rupp, D. Ielmini, I. Valov), Springer International Publishing, Cham 2017.
[9] D. Ielmini, S. Ambrogio, Nanotechnology 2020, 31, 092001.
[10] S. Jiang, S. Nie, Y. He, R. Liu, C. Chen, Q. Wan, Mater. Today Nano 2019, 8, 100059.
[11] W. Zhang, B. Gao, J. Tang, P. Yao, S. Yu, M.-F. Chang, H.-J. Yoo, H. Qian, H. Wu, Nat. Electron. 2020, 3, 371.
[12] Y. Li, Z. Wang, R. Midya, Q. Xia, J. J. Yang, J. Phys. D: Appl. Phys. 2018, 51, 503002.
[13] A. Citri, R. C. Malenka, Neuropsychopharmacol. 2008, 33, 18.
[14] C. S. Yang, D. S. Shang, N. Liu, G. Shi, X. Shen, R. C. Yu, Y. Q. Li, Y. Sun, Adv. Mater. 2017, 29, 1700906.
[15] J. Zhu, Y. Yang, R. Jia, Z. Liang, W. Zhu, Z. U. Rehman, L. Bao, X. Zhang, Y. Cai, L. Song, R. Huang, Adv. Mater. 2018, 30, 1800195.
[16] M. T. Sharbaty, Y. Du, J. Torres, N. D. Arduolino, M. Yun, F. Xiong, Adv. Mater. 2018, 30, 1802333.
[17] Y. Li, E. J. Fuller, S. Asapu, S. Agarwal, T. Kurita, J. J. Yang, A. A. Talin, ACS Appl. Mater. Interfaces 2019, 11, 38982.
[18] B. Yao, J. Li, X. Chen, M. Yu, Z. Zhang, Y. Li, T. Lu, J. Zhang, Adv. Funct. Mater. 2021, 31, 2100069.
