Electrostatic Performance of InSb, GaSb, Si and Ge p-channel Nanowires

Celso Martinez-Blanque, 1 Enrique G. Marin, 2 Alejandro Toral, 1 José M. Gonzalez-Medina, 1 Francisco G. Ruiz, 1, a) Andrés Godoy, 1, b) and Francisco Gámiz 1

1) Dpto. de Electrónica y Tecnología de Computadores, Facultad de Ciencias, Universidad de Granada. Av. Fuentenueva S/N, 18071 Granada, Spain

2) Dipartimento di Ingegneria dell’Informazione, Università di Pisa, Via G. Caruso 16, 56122 Pisa, Italy

The electrostatic performance of p-type nanowires (NWs) made of InSb and GaSb, with special focus on their gate capacitance behavior, is analyzed and compared to that achieved by traditional semiconductors usually employed for p-MOS such as Si and Ge. To do so, a self-consistent \( k \cdot p \) simulator has been implemented to achieve an accurate description of the Valence Band and evaluate the charge behavior as a function of the applied gate bias. The contribution and role of the constituent capacitances, namely the insulator, centroid and quantum ones are assessed. It is demonstrated that the centroid and quantum capacitances are strongly dependent on the semiconductor material. We find a good inherent electrostatic performance of GaSb and InSb NWs, comparable to their Ge and Si counterparts making these III-Sb compounds good candidates for future technological nodes.

a) Electronic mail: franruiz@ugr.es

b) Electronic mail: agodoy@ugr.es
I. INTRODUCTION

In the downscaling roadmap of Metal-Oxide-Semiconductor Field-Effect-Transistors (MOSFETs), industry has already reached the milestone of transition from planar to three-dimensional devices enforced by the necessity of controlling the Short Channel Effects (SCEs). In this context, nanowires (NWs) have been postulated as the most efficient structure to reduce SCEs as they provide a higher gate electrostatic control of the channel compared to other multigate devices. In addition, the requirements of both high performance and low power devices demand the use of materials different to Si, able to reduce the supply voltage while maintaining or increasing the on current ($I_{ON}$).

In this scenario, and due to their high bulk mobility, III-V materials have attracted extensive research interest in recent years\textsuperscript{1}, being recognized as promising building blocks for the next generation of electronics and photonics\textsuperscript{2}. Most of current works in the literature focus on n-type devices, where materials such as GaAs, InAs and InGaAs have already demonstrated impressive performance. Unfortunately, the enhancement in the electron mobility of these materials is not accompanied by a similar enhancement in the hole mobility, resulting in a poorer performance for pMOS transistors. To achieve fully operational complementary-MOS (CMOS) circuits, the tolerable asymmetry between both transistors cannot be very marked, and thus, the search for a high performance nMOS is bound to find its equivalent pMOS. Several materials are currently being investigated as technologically feasible p-type channels, being Ge one of the preferred choices due to its high bulk mobility\textsuperscript{3}. Nonetheless, increasingly more attention has been focused on antimonide compounds, such as InSb and GaSb, owing to their excellent bulk hole mobilities among the rest of III-V compounds\textsuperscript{4}. Particularly, GaSb has demonstrated the ability to provide both, high bulk hole and electron mobility, $\sim 1400 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and $7000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, respectively\textsuperscript{5}.

A high mobility, however, does not guarantee a good performance. A potential substitute of silicon must also guarantee a large charge modulation in the channel, namely a good electrostatic control of it. This characteristic of a device is mainly determined by the gate capacitance and the inversion charge. In this sense, III-V materials have been largely accused to be affected by a Density of States (DOS) bottleneck. However, there are few studies dealing with this issue and its impact on the overall performance of pMOS NWs.

To this purpose, in this work we address the electrostatic properties and gate capacitance
of GaSb and InSb NWs, and compare them to that achieved by Si and Ge devices, assessing whether the expected high mobility of these compound semiconductors may be degraded by a poorer electrostatic performance.

The outline of the paper is as follows. First, Section II describes the numerical simulator developed for this study and the main parameters employed to model each material. Next, in Section III the main results regarding the bandstructure, charge distribution and gate capacitance for the different NWs are shown and analyzed, focusing on the main differences between the four considered materials. That Section also provides insights on the influence of the insulator capacitance, which is modified by changing the dielectric material. Finally, the main conclusions of this work are drawn in Sec. IV.

II. NUMERICAL SIMULATOR

In this study we are interested in the electrostatic behavior of cylindrical gate-all-around (GAA) p-type NWs made of four different materials: two III-V antimonides, GaSb and InSb, and two group IV semiconductors, Si and Ge. Particularly, we have studied NWs with 5nm diameter oriented along the [111] direction (Fig. 1), since this orientation exhibits the best transport properties for holes in Si and Ge. To allow a fair comparison of the electrostatics, the same high-$\kappa$ insulator, Al$_2$O$_3$, with thickness $T_{\text{ins}} = 1.5\text{nm}$ and relative dielectric constant $\varepsilon_r = 9$, is considered in all cases. This way, the contribution of the insulator capacitance ($C_{\text{ins}}$) is identical for all the NWs and the comparison can be focused
on the channel material.

In order to describe the electrical performance of the semiconductor NWs under study, we have used a self-consistent solver for the two-dimensional (2D) Schrödinger and Poisson equations in the transversal cross-section of the cylindrical GAA NWs. The effective mass approximation with non-parabolic corrections has demonstrated to provide a simple but accurate description of the band structure of III-V compounds close to the Conduction Band (CB) minimum and has, therefore, been used in similar studies of n-type NWs. However, this method fails in the description of the more complex Valence Band (VB) of group IV (Si, Ge) and III-V semiconductors due to the coupling of the different subbands encompassing the VB: Heavy Holes (HH), Light Holes (LH) and Split-Off (SO). Thus, to achieve an accurate description of the VB of such materials, it is mandatory to use a model which accounts for the coupling between these subbands.

In this work, the $k \cdot p$ method, which explicitly accounts for the coupling between VB subbands has been implemented to calculate the VB structure and the associated envelope wave functions. The $k \cdot p$ simulation scheme employs a reduced set of parameters which can be obtained semi-empirically as they are tuned with other atomistic descriptions. The results presented in this work have been benchmarked against atomistic methods, such as Tight-Binding (TB), providing a good agreement around the band edges. For indirect gap materials, such as Si and Ge, a six-band model is accurate enough since the different

|             | Si   | Ge  | GaSb | InSb |
|-------------|------|-----|------|------|
| $E_g$ (eV)  | 1.17 | 0.742 | 0.812 | 0.235 |
| $\Delta_{SO}$ (eV) | 0.044 | 0.286 | 0.76 | 0.81 |
| $E_P$ (eV)   | –   | –   | 18.0 | 23.3 |
| $m_c$       | –   | –   | 0.039 | 0.0135 |
| $\gamma_1$  | 3.55 | 13.27 | 13.4 | 34.8 |
| $\gamma_2$  | 0.65 | 4.32 | 4.7 | 15.5 |
| $\gamma_3$  | 1.26 | 5.61 | 6.0 | 16.5 |
| $\epsilon_r$ | 11.7 | 16.2 | 15.7 | 16.8 |
| $\Xi_0$ (eV) | 4.05 | 4.00 | 4.06 | 4.59 |

**TABLE I.** $k \cdot p$ parameters for Si, Ge, GaSb and InSb.
subbands forming the VB are considered explicitly, whereas the rest of bands, including the CB, are regarded as remote. However, for direct materials with a small gap, such as the III-Sb compounds here analyzed, the proximity of the CB to the VB has a non negligible influence on the resulting VB structure. The CB can also be explicitly accounted for in an eight-band $k \cdot p$ model\textsuperscript{16}. The implemented model uses a set of semi-empirical parameters directly related to the different anisotropic effective masses of the involved subbands, the so-called Luttinger parameters, that can be found in the literature\textsuperscript{8}. These parameters are valid for both, six-band and eight-band $k \cdot p$ models. However, for the latter, they have to be reduced to exclude the effect of the CB, which is explicitly taken into account in the model\textsuperscript{16}. The $k \cdot p$ parameters used in this study, and the references from where they have been extracted, are presented in Table I. The Kane coupling parameter $E_P$ has been reduced for GaSb, as suggested in\textsuperscript{17}, to avoid the appearance of spurious solutions.

III. RESULTS AND DISCUSSION

A. Valence Band bandstructure

Figure 2 depicts the VB of the four NWs with the different materials: from top to bottom and left to right, Si, Ge, GaSb and InSb, respectively. Two different gate overdrive voltages, $V_G - V_T$ (with $V_T$ the threshold voltage), are depicted for each of these devices, 0V (left) and $-0.4$ V (right). Here, $V_T$ has been evaluated as the voltage that maximizes $\frac{d^2Q_i}{dV_G^{\text{THR}}}$, where $Q_i$ is the semiconductor charge. The depicted bandstructures energies are referred to the maximum of the VB, and the Fermi energy is represented as an horizontal dashed line. Additionally, Fig. 3 plots the DOS as a function of the energy for each of the devices and biases considered in Fig. 2.

The VB structure calculated with the $k \cdot p$ method has been re-ordered using an algorithm that minimizes the changes of the subband group velocity\textsuperscript{19}. As a result, although the VB structure in the NW is the result of a mix between the bulk hole subbands (HH, LH and SO), Fig. 2 shows that we can still sort the resulting them into HH-dominated (HHD) subbands and LH-dominated (LHD) subbands, exhibiting two trends corresponding to different curvatures. HHD subbands have lower curvature and group velocity, and higher DOS than the LHD ones.
FIG. 2. Bandstructure for 5nm diameter cylindrical NWs with channel materials: Si (upper left), Ge (upper right), GaSb (bottom left) and InSb (bottom right), at a gate overdrive voltage of 0V (left) and −0.4 V (right). The energy is referred to the VB edge, and the Fermi level is depicted as a dashed line.

At a first glance, the Si device presents the highest DOS due to: i) the larger number of subbands per unit energy, and ii) their lower curvature, both for HHD and LHD subbands. The Ge, InSb and GaSb NWs exhibit similar bandstructures, where the HH band is much less influential, resulting in just one HHD subband and a lower DOS. When increasing the gate overdrive voltage from 0 V to −0.4 V, a reduction in the energy distance between the HHD and the LHD subbands, and also between the first and second LHD subbands is observed for all materials (Fig. 2) resulting in an increased DOS (Fig. 3).

B. Hole distribution and centroid

Employing the bandstructure and wave functions obtained from the $k \cdot p$ simulations, the charge distribution can be evaluated. Our results show an almost isotropic behavior of the charge for the four devices under study, due to the [111] orientation considered. Fig. 4 depicts the radial hole distribution $p(r)$ in the NWs made of different materials (dotted line for Si, solid line for Ge, dash-dotted for GaSb and dashed for InSb) when two different gate overdrive voltages are considered: 0V (a) and −0.4 V (b).
FIG. 3. DOS evaluated for 5nm diameter cylindrical NWs with four different channel materials: Si (upper left), Ge (upper right), GaSb (bottom left) and InSb (bottom right), at a gate overdrive voltage of 0V (left) and −0.4 V (right). The energy is referred to the VB edge, and the Fermi level is depicted as a dashed line.

In the subthreshold and near-threshold regimes, Fig. 4(a), the charge for all the devices presents a quite similar trend, with the maximum located at the device center. Nevertheless, when the applied gate voltage increases, Fig. 4(b), the charge distribution is shifted towards the semiconductor-insulator interface, presenting a clear peak far from the device center for Si and Ge, whereas for GaSb and InSb it exhibits a broader flat hole distribution at the center of the NW.

The displacement of the charge towards the semiconductor-insulator interface can be quantitatively evaluated using the charge centroid. We will consider the logarithmic weighting of the hole distribution proposed in, which is closely related to the gate capacitance analyzed in the next Section. So that, the centroid (Δ) of the hole distribution, referred to the semiconductor-insulator interface, is calculated as:

\[ \Delta = R \left( 1 - \exp \left( -2\pi x_i \right) \right) \]
FIG. 4. Hole density along the radial axis for 5nm cylindrical NWs made of different materials (Si dotted blue, Ge solid red, GaSb dash-dotted orange and InSb dashed green) at a gate overdrive voltage of 0V (a) and $-0.4$ V (b). Vertical lines and symbols denote the position of the centroid $\Delta$ for each material: circle for Si, triangle for Ge, star for GaSb and square for InSb. $r = 0$ corresponds to the center of the NW.

with $x_i$ defined as:

$$x_i = \frac{1}{2\pi} \frac{\int_0^R r \log(\frac{R}{r}) p(r) \, dr}{\int_0^R r p(r) \, dr}.$$  \hfill (2)

Figure 4 indicates the position of the centroid with a vertical line and a symbol laying on their respective curves. At low charge densities ($V_G - V_T = 0$ V), carriers are mainly located close to the center of the device in all the cases and very similar values are found for the centroid. For large overdrive voltages ($V_G - V_T = -0.4$ V), the charge centroid moves closer to the interface, more markedly for Si than for the other materials.

Figure 5 provides deeper insight in the dependence of the centroid on $V_G - V_T$ for the four devices under consideration. As can be seen, the Si device has the lower value for the whole range of gate overdrive voltages analyzed. In the subthreshold regime, the centroid remains constant showing similar results regardless the material considered consistently with the charge distribution presented in Fig. 4. When the device gets into inversion, the charge centroid decreases, (as the charge is shifted towards the interface) with different trends for each material. Si shows the largest modulation of the centroid with $V_G$, whilst InSb shows the smallest. With the exception of Si, a noteworthy reduction on the centroid control by the gate is observed when $V_G - V_T < -0.2$ V. As it will be shown next, this slope reduction
FIG. 5. Variation of the centroid position with respect to the semiconductor-insulator interface for the same devices as in Fig. 4.

has a direct effect on the gate capacitance of those devices.

C. Gate Capacitance

The best figure to assess the gate control over the channel charge is the gate capacitance, $C_G$. With the reduction of the channel length, it has become challenging to keep high values for $C_G$, being this one of the main reasons to employ GAA geometries. Thus, a comparison of this magnitude for the four devices under consideration will provide a good measure of their electrostatic performance.

For the cylindrical GAA under study, and assuming an isotropic distribution of the charge density in the cross-section, the Gauss’s Law is straightforwardly applicable. Thus, $C_G$ can be regarded as the contribution of three series capacitances:

$$\frac{1}{C_G} = \frac{1}{C_{\text{ins}}} + \frac{1}{C_c} + \frac{1}{C_q} \quad (3)$$

As aforementioned, the same dielectric ($\text{Al}_2\text{O}_3$) has been considered throughout this work, ($T_{\text{ins}} = 1.5 \text{ nm}$ and $\varepsilon_{\text{ins}} = 9\varepsilon_0$). So that, $C_{\text{ins}}$ can be evaluated as:
$$C_{\text{ins}} = \frac{2\pi \varepsilon_{\text{ins}}}{\ln (1 + \frac{T_{\text{ins}}}{R})}$$  (4)

where $\varepsilon_{\text{ins}}$ is the insulator dielectric constant, and the rest of the parameters have been previously defined. $C_c$ and $C_q$ are the centroid and quantum capacitance terms, respectively, that can be evaluated as:

$$C_c = \frac{\partial Q_i}{(\partial \psi_s - \psi_c)}$$  (5)

and

$$C_q = \frac{\partial Q_i}{\partial \psi_c}$$  (6)

where $\psi_c$ and $\psi_s$ correspond to the potential evaluated at the device center and the semiconductor-insulator interface, respectively. $C_c$ and $C_q$ can be combined into the so-called inversion capacitance $C_{\text{inv}} = \partial Q_i/\partial \psi_s$. $C_q$, has been related to the finite DOS resulting from quantization\textsuperscript{18,22}. As for $C_c$, it can be calculated as\textsuperscript{21,23}:

$$\frac{1}{C_c} = \frac{x_i}{\varepsilon_s} + \frac{Q_i}{\varepsilon_s} \frac{dx_i}{dQ_i}$$  (7)

where $\varepsilon_s$ is the semiconductor dielectric constant and $x_i$ was defined in \textsuperscript{2}, remarking the close relation between $C_c$ and the charge centroid\textsuperscript{21}.

In Fig. 6, the gate capacitances and their components are depicted for the four materials considered here. We observe a similar trend on the total gate capacitance for all of them. The Si device provides the highest value of $C_G$ in the whole range of gate voltages but the rest of materials show a comparable performance in terms of $C_G$ with a maximum variation of 15% in strong inversion. For a better understanding of the behavior of each device, the different constituent capacitances must be analyzed. As aforementioned, $C_{\text{ins}}$ is the same for the four devices, so we will restrict our analysis to $C_q$ and $C_c$. Due to the extremely low values of $C_q$ in the subthreshold regime, the influence of $C_{\text{ins}}$ and $C_c$ in the total capacitance can be neglected in this range. For gate voltages close to $V_T$ and slightly higher, $C_G$ is influenced by both $C_c$ and $C_q$. In Si, the faster enhancement of $C_q$, due to the larger DOS, is spoiled by a low $C_c$. For Ge, InSb and GaSb, $C_q$ increases more softly, remaining below 20 pF cm\textsuperscript{−1} up to $V_G - V_T$ around −0.2 V. This DOS bottleneck is, however, compensated by the higher $C_c$ with respect to Si, in weak inversion. The behavior of $C_c$ is controlled by the dielectric constant of the semiconductor and the centroid. For Si, the lower semiconductor dielectric...
FIG. 6. Gate capacitance $C_G$ for 5nm cylindrical NWs with different materials (Si in blue dotted line, Ge in red solid line, GaSb in orange dash-dotted line and InSb in green dashed line) as a function of the gate overdrive voltage $V_G - V_T$. The constituents capacitances $C_{\text{ins}}, C_c$ and $C_q$ are also depicted.

constant, makes the $C_c$ term lower than for Ge, InSb and GaSb for small gate overdrives. Nevertheless, as the gate voltage becomes more negative, this effect is compensated by the smaller value of the centroid (see Fig. 5). The centroid warping in Fig. 5 also explains the degradation of $C_c$ in Ge, InSb and GaSb. In spite of this degradation, GaSb provides similar $C_c$ values as compared to Si for $V_G - V_T \leq -0.4$V.

From Fig. 6 it can be observed that the total gate capacitance is limited by the low value of $C_{\text{ins}}$, which veils the effect of the rest of capacitances for large overdrive voltages. This capacitance does not depend on the channel material, and can be raised by using higher $\kappa$ materials as gate insulators. New simulations have thus been carried out with HfO$_2$, a high-$\kappa$ dielectric with $\varepsilon_{\text{ins}} = 25\varepsilon_0$ and $T_{\text{ins}} = 1.5$ nm. Fig. 7 compares $C_G$ as a function of the overdrive voltage for the four semiconductors and the two insulators, Al$_2$O$_3$ and HfO$_2$. As can be seen, $C_G$ values achieved with HfO$_2$ double those attained with Al$_2$O$_3$. Again, the Si device presents the best performance in terms of gate capacitance, but GaSb holds the comparison showing an excellent electrostatics behavior in the whole range of applied
FIG. 7. Gate capacitance $C_G$ for 5 nm cylindrical NWs with two different high-$\kappa$ insulators, $\text{Al}_2\text{O}_3$ and HfO$_2$, with a similar thickness of 1.5 nm. Si in blue dotted line, Ge in red solid line, GaSb in orange dash-dotted line and InSb in green dashed line as a function of the gate overdrive voltage $V_G - V_T$.

bias. On the other hand, Ge and InSb NWs show similar trends with a slight reduction as $V_G - V_T$ becomes more negative. Hence, these results demonstrate the excellent electrostatic performance, in terms of gate capacitance, of the p-channel antimonide NWs considered in this study. In particular, GaSb is the most attractive alternative as it provides $C_G$ values similar to Si in addition to the already demonstrated excellent transport properties.

IV. CONCLUSION

A comprehensive study of the electrostatic performance of 5nm diameter NWs has been carried out focusing on p-type channels made of four different materials: InSb, GaSb, Ge and Si. To do so, we have developed a numerical simulator that self-consistently solves the Poisson equation and the eight-band $\mathbf{k} \cdot \mathbf{p}$ method in the cross section of cylindrical NWs. Our results indicate that, in spite of their lower effective mass and smaller density of states, GaSb and InSb p-type NWs hold the comparison with Si and, in the case of GaSb, outperforms Ge in terms of gate capacitance and inversion charge. Thus, their good electrostatic performance combined with the expectation of superior transport characteristics place GaSb and InSb as
attractive alternatives for p-type CMOS logic based on NWs.

REFERENCES

1. J. A. del Alamo, “Nanometre-scale electronics with IIIIV compound semiconductors,” Nature, vol. 479, no. 7373, pp. 317–323, 2011.
2. H. Riel, L. E. Wernersson, M. Hong, and J. A. del Alamo, “III-V compound semiconductor transistors - from planar to nanowire structures,” MRS Bulletin, vol. 39, no. 08, pp. 668–677, 2014.
3. R. Pillarisetty, “Academic and industry research progress in germanium nanodevices,” Nature, vol. 479, pp. 324–328, 2011.
4. M. Borg and L. E. Wernersson, “Synthesis and properties of antimonide nanowires,” Nanotechnology, vol. 24, no. 20, p. 202001, 2013.
5. K. Shimoida, Y. Yamada, H. Tsuchiya, and M. Ogawa, “Orientational Dependence in Device Performances of InAs and Si Nanowire MOSFETs Under Ballistic Transport,” IEEE Transactions on Electron Devices, vol. 60, no. 1, pp. 117–122, Jan. 2013.
6. M. Shin, “Full-quantum simulation of hole transport and band-to-band tunneling in nanowires using the k·p method,” Journal of Applied Physics, vol. 106, no. 5, p. 054505, 2009.
7. M. V. Fischetti and S. E. Laux, “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,” Journal of Applied Physics, vol. 80, no. 4, p. 2234, 1996.
8. I. Vurgaftman, J. R. Meyer, and L. R. Ram-Mohan, “Band parameters for III-V compound semiconductors and their alloys,” Journal of Applied Physics, vol. 89, no. 11, p. 5815, 2001.
9. N. Neophytou, O. Baumgartner, Z. Stanojević, and H. Kosina, “Bandstructure and mobility variations in p-type silicon nanowires under electrostatic gate field,” Solid-State Electronics, vol. 90, pp. 44–50, Dec. 2013.
10. Y. M. Niquet and C. Delerue, “Carrier mobility in strained Ge nanowires,” Journal of Applied Physics, vol. 112, no. 8, p. 084301, 2012.
11. C. Martinez-Blanque, F. G. Ruiz, A. Godoy, E. G. Marin, L. Donetti, and F. Gámiz, “Influence of alloy disorder scattering on the hole mobility of SiGe nanowires,” Journal of Applied Physics, vol. 116, no. 24, p. 244502, Dec. 2014.
12 E. G. Marin, F. G. Ruiz, A. Godoy, I. M. Tienda-Luna, and F. Gámiz, “Mobility and capacitance comparison in scaled ingaas versus si trigate mosfets,” IEEE Electron Device Letters, vol. 36, no. 2, pp. 114–116, Feb 2015.

13 B. Lassen, M. Willatzen, R. Melnik, and L. C. Lew Yan Voon, “Electronic structure of free-standing InP and InAs nanowires,” Journal of Materials Research, vol. 21, no. 11, pp. 2927–2935, 2006.

14 M. Shin, S. Lee, and G. Klimeck, “Computational Study on the Performance of Si Nanowire pMOSFETs Based on the k·p Method,” IEEE Transactions on Electron Devices, vol. 57, no. 9, pp. 2274–2283, Sep. 2010.

15 V. V. Ravi Kishore, N. Ćukarić, B. Partoens, M. Tadić, and F. M. Peeters, “Hole subbands in freestanding nanowires: six-band versus eight-band k·p modelling,” Journal of physics. Condensed matter : an Institute of Physics journal, vol. 24, no. 13, p. 135302, Apr. 2012.

16 T. B. Bahder, “Eight-band k·p model of strained zinc-blende crystals,” Physical Review B, vol. 41, no. 17, pp. 11 992–12 001, 1990.

17 R. G. Veprek, S. Steiger, and B. Witzigmann, “Operator ordering, ellipticity and spurious solutions in k·p calculations of III-nitride nanostructures,” Optical and Quantum Electronics, vol. 40, no. 14-15, pp. 1169–1174, Jan. 2009.

18 E. G. Marin, F. G. Ruiz, I. M. Tienda-Luna, A. Godoy, and F. Gámiz, “Analytical Gate Capacitance Modeling of III-V Nanowire Transistors,” IEEE Transactions on Electron Devices, vol. 60, no. 5, pp. 1590–1599, May 2013.

19 Z. Stanojević, V. Sverdlov, O. Baumgartner, and H. Kosina, “Subband engineering in n-type silicon nanowires using strain and confinement,” Solid-State Electronics, vol. 70, pp. 73 – 80, 2012, selected Full-Length Papers from the {EUROSOI} 2011 Conference.

20 J. A. Lopez-Villanueva, P. Cartujo-Cassinello, F. Gámiz, J. Banqueri, and A. J. Palma, “Effects of the inversion-layer centroid on the performance of double-gate MOSFET’s,” IEEE Transactions on Electron Devices, vol. 47, no. 1, pp. 141–146, 2000.

21 Y. Lee, K. Kakushima, K. Natori, and H. Iwai, “Gate capacitance modeling and diameter-dependent performance of nanowire MOSFETs,” IEEE Transactions on Electron Devices, vol. 59, no. 4, pp. 1037–1045, 2012.

22 S. Luryi, “Quantum capacitance devices,” Applied Physics Letters, vol. 52, pp. 501–503, 1988.
F. G. Ruiz, I. M. Tienda-Luna, A. Godoy, L. Donetti, and F. Gámiz, “A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOS-FETs,” *IEEE Transactions on Electron Devices*, vol. 57, no. 10, pp. 2477–2483, Oct. 2010.