Design and Simulation of an 8-bit Dedicated Processor for calculating the Sine and Cosine of an Angle using the CORDIC Algorithm

Aman Chadha1,a, Divya Jyoti2,b and M. G. Bhatia3,c
1,2 Thadomal Shahani Engineering College, Bandra (W), Mumbai, INDIA
3 Ameya Centre for Robotics and Embedded Technology, Andheri (W), Mumbai, INDIA
a aman.x64@gmail.com, b dj.rajdev@gmail.com, c mgbhatia@acret.in

Abstract - This paper describes the design and simulation of an 8-bit dedicated processor for calculating the Sine and Cosine of an Angle using the CORDIC Algorithm (COordinate Rotation Digital Computer), a simple and efficient algorithm to calculate hyperbolic and trigonometric functions. We have proposed a dedicated processor system, modeled by writing appropriate programs in VHDL, for calculating the Sine and Cosine of an angle. System simulation was carried out using ModelSim 6.3f and Xilinx ISE Design Suite 12.3. A maximum frequency of 81,353 MHz was reached with a minimum period of 12.292 ns. 126 (3%) slices were used. This paper attempts to survey the existing CORDIC algorithm with an eye towards implementation in Field Programmable Gate Arrays (FPGAs). A brief description of the theory behind the algorithm and the derivation of the Sine and Cosine of an angle using the CORDIC algorithm has been presented. The system can be implemented using Spartan3 XC3S400 with Xilinx ISE 12.3 and VHDL.

Keywords - CORDIC, VHDL, dedicated processor, datapath, finite state machine.

I. INTRODUCTION

Over the years, the field of Digital Signal Processing (DSP) has been essentially dominated by Microprocessors. This is mainly because of the fact that they provide designers with the advantages of single cycle multiply-accumulate instruction as well as special addressing modes [4]. Although these processors are cheap and flexible, they are relatively less time-efficient when it comes to performing certain resource-intensive signal processing tasks, e.g., Image Compression, Digital Communication and Video Processing. However as a direct consequence of rapid advancements in the field of VLSI and IC design, special purpose processors with custom-architectures are designed to perform certain specific tasks. They need fewer resources and are less complex than their general purpose counterparts. Instructions for performing a task are hardwired into the processor itself, i.e., the program is built right into the microprocessor circuit itself [2]. Due to this, the execution time of the program is considerably less than that if the instructions are stored in memory. Emerging high level hardware description and synthesis technologies in conjunction with Field Programmable Gate Arrays (FPGAs) have significantly lowered the threshold for hardware development as opportunities exist to integrate these technologies into a tool for exploring and evaluating micro-architectural designs [4]. Because of their advantage of real-time in-circuit reconfigurability, FPGAs based processors are flexible, programmable and reliable [1]. Thus, higher speeds can be achieved by these customized hardware solutions at competitive costs. Also, various simple and hardware-efficient algorithms exist which map well onto these chips and can be used to enhance speed and flexibility while performing the desired signal processing tasks [1],[2],[3].

One such simple and hardware-efficient algorithm is CORDIC (COordinate Rotation Digital Computer) [5]. Primarily developed for real-time airborne computations, it uses a unique computing technique highly suitable for solving the trigonometric relationships involved in plane co-ordinate rotation and conversion from rectangular to polar form. John Walther extended the basic CORDIC theory to provide solution to and implement a diverse range of functions [7]. It comprises a special serial arithmetic unit having three shift registers, three adders/subtractors, Look-Up Table (LUT) and special interconnections. Using a prescribed sequence of conditional additions or subtractions, the CORDIC arithmetic unit can be designed to solve either of the following equations:

\[
Y' = K (Y \cos \lambda + X \sin \lambda) \\
X' = K (X \cos \lambda - Y \sin \lambda)
\]  

(1)

Where, K is a constant.

By making slight adjustments to the initial conditions and the LUT values, it can be used to efficiently implement trigonometric, hyperbolic, exponential functions, coordinate transformations etc. using the same hardware. Since it uses only shift-add arithmetic, the VLSI implementation of such an algorithm is easily achievable [4].

II. CORDIC ALGORITHM

The CORDIC algorithm is an iterative technique based on the rotation of a vector which allows many transcendental and trigonometric functions to be calculated. The key aspect of this method is that it is achieved using only shifts, additions/subtractions and table look-ups which map well into hardware and are ideal for FPGA implementation. The CORDIC algorithms presented in this paper are well known in the research and super-computing circles.
A. Algorithm Fundamentals

Vector rotation is the first step to obtain the trigonometric functions. It can also be used for polar to rectangular and vice-versa conversions, for vector magnitude, and as a building block in certain transforms such as the Discrete Fourier Transform (DFT) and Discrete Cosine Transform (DCT). The algorithm is derived from Givens [6] rotation as follows:

In Fig. 1, the diagonal blue line is at an angle $\phi$ above the horizontal. The diagonal red line is actually the blue line rotated anti-clockwise by an angle $\phi$. The new X and Y values are related to the old X and Y values as follows:

\[
\begin{align*}
x' &= x \cos \phi - y \sin \phi \\
y' &= y \cos \phi + x \sin \phi
\end{align*}
\]  

For CORDIC, the final angle $\phi$ the angle whose sine or cosine we want to calculate and initial angle $\phi_1$ is set to a convenient value such as 0. Rather than rotating from $\phi_1$ to $\phi_2$ in one full sweep, we move in steps with careful choice of step values. Rearranging (2) gives us:

\[
\begin{align*}
x' &= \cos \phi \left[ x - y \tan \phi \right] \\
y' &= \cos \phi \left[ y + x \tan \phi \right]
\end{align*}
\]

Restricting the rotation angles such that $\tan \phi = \pm 2^i$, transforms the multiplication by the tangent term to a simple shift operation [1]. Arbitrary angles of rotation are obtained by successively performing smaller elementary rotations. If $i$, the decision at each iteration, is which direction to rotate rather than whether to rotate or not, then $\cos(\delta_i)$ is constant as $\cos(\delta_i) = \cos(-\delta_i)$. Then the iterative rotation can be expressed as:

\[
\begin{align*}
x_{i+1} &= K_i \left[ x_i - y_i \cdot d_i \cdot 2^{-i} \right] \\
y_{i+1} &= K_i \left[ y_i + x_i \cdot d_i \cdot 2^{-i} \right]
\end{align*}
\]

Where, $K_i = \cos(\tan^{-1} 2^i) = \frac{1}{\sqrt{1+2^{-2i}}} = \left(\sqrt{1+2^{-2i}}\right)^{-1}$

\[d_i = \pm 1\]

Removing the scale constant from the iterative equations yields a shift-add algorithm for vector rotation. The product of the $K_i$'s can be applied elsewhere in the system or treated as part of a system processing gain. That product approaches 0.6073 as the number of iterations reaches infinity. Therefore, the rotation algorithm has a gain, $A_n \approx 1.65$. The exact gain depends on the number of iterations, and follows the following equation:

\[A_n = \prod_{i=0}^{n} \sqrt{1 + 2^{-2i}}\]

The angle of a composite rotation is realized by the sequence of the directions of the elementary rotations. That sequence can be represented by a decision vector. The set of all possible decision vectors is an angular measurement system based on binary arctangents. Conversions between this angular system and any other can easily be accomplished using a LUT. A better conversion method uses an additional adder-subtractor that accumulates the elementary rotation angles post iteration. The angle accumulator adds a third difference equation to the CORDIC algorithm:

\[z_{i+1} = z_i - d_i \cdot \tan^{-1} 2^{-i}\]

As discussed above, when the angle is in the arctangent base, this extra element is not needed. The CORDIC rotator is normally operated in one of two modes, i.e., the Rotation mode and the Vectoring mode.

B. Rotation Mode

The first mode of operation, called rotation by Volder [5],[4], rotates the input vector by a specified angle (given as an argument). Here, the angle accumulator is initialized with the desired rotation angle. The rotation decision based on the sign of the residual angle is made to diminish the magnitude of the residual angle in the angle accumulator. If the input angle is already expressed in the binary arctangent base, the angle accumulator is not needed [4],[1]. The equations for this are:

\[
\begin{align*}
x_{i+1} &= x_i - y_i \cdot d_i \cdot 2^{-i} \\
y_{i+1} &= y_i + x_i \cdot d_i \cdot 2^{-i} \\
z_{i+1} &= z_i - d_i \cdot \tan^{-1} 2^{-i}
\end{align*}
\]

Where, $d_i = \begin{cases} -1 & \text{if } z_i < 0 \\ +1 & \text{otherwise} \end{cases}$

\[
\begin{align*}
x_a &= A_n \left[ x_0 \cos z_0 - y_0 \sin z_0 \right] \\
y_a &= A_n \left[ y_0 \cos z_0 + x_0 \sin z_0 \right] \\
z_a &= 0
\end{align*}
\]

C. Vectoring Mode

In the vectoring mode, the CORDIC rotator rotates the input vector through whatever angle is necessary to align the result vector with the x axis. The result of the
vectoring operation is a rotation angle and the scaled magnitude i.e. the x component of the original vector. The vectoring function works by seeking to minimize the y component of the residual vector at each rotation. The sign of the residual y component is used to determine which direction to rotate next. When initialized with zero, accumulator contains the traversed angle at the end of the iterations [4]. The equations in this mode are:

\[
\begin{align*}
    x_{i+1} &= x_i - y_i \cdot d_i \cdot 2^{-i} \\
    y_{i+1} &= y_i + x_i \cdot d_i \cdot 2^{-i} \\
    z_{i+1} &= z_i - d_i \cdot \tan^{-1}(2^{-i})
\end{align*}
\]

(9)

Where, \( d_i = \begin{cases} +1 & \text{if } y_i < 0 \\ -1 & \text{otherwise} \end{cases} \)

Then:

\[
\begin{align*}
    x_n &= A_n \sqrt{x_0^2 + y_0^2} \\
    y_n &= 0 \\
    z_n &= z_0 + \tan^{-1}\left(\frac{y_n}{x_n}\right) \\
    A_n &= \prod_{0}^{n} \sqrt{1 + 2^{-2i}}
\end{align*}
\]

(10)

The CORDIC rotation and vectoring algorithms as stated are limited to rotation angles between \(-\pi/2\) and \(\pi/2\). For composite rotation angles larger than \(\pi/2\), an additional rotation is required [1]. Volder [4] describes an initial rotation of \(\pm \pi/2\). This gives the correction iteration:

\[
\begin{align*}
    x' &= -d \cdot y \\
    y' &= d \cdot x \\
    z' &= z + d \cdot \frac{\pi}{2}
\end{align*}
\]

(11)

Where, \( d_i = \begin{cases} +1 & \text{if } y < 0 \\ -1 & \text{otherwise} \end{cases} \)

There is no growth for this initial rotation. Alternatively, an initial rotation of either \(\pi\) or 0 can be made, avoiding the reassignment of the x and y components to the rotator elements. Again, there is no growth due to the initial rotation:

\[
\begin{align*}
    x' &= d \cdot x \\
    y' &= d \cdot y \\
    z' &= \begin{cases} z & \text{if } d = 1 \\
                            z - \pi & \text{if } d = -1 \end{cases}
\end{align*}
\]

(12)

Where, \( d_i = \begin{cases} +1 & \text{if } x < 0 \\ -1 & \text{otherwise} \end{cases} \)

Both reduction forms assume a modulo 2\(\pi\) representation of the input angle. The second reduction may be more convenient when wiring is restricted, as is often the case with FPGAs.

D. Evaluation of Sine and Cosine using CORDIC

In rotational mode the sine and cosine of the input angle can be computed simultaneously. Setting the y component of the input vector to zero reduces the rotation mode result to:

\[
\begin{align*}
    x_n &= A_n \cdot x_n \cos z_0 \\
    y_n &= A_n \cdot x_n \sin z_0
\end{align*}
\]

(13)

If \(x_0\) is equal to \(1/A_n\), the rotation produces the unscaled sine and cosine of the angle argument, \(z_0\). Very often, the sine and cosine values modulate a magnitude value. Using other techniques (e.g., a LUT) requires a pair of multipliers to obtain the required modulation. The algorithm performs the multiply as part of the rotation operation, and therefore eliminates the need for a pair of explicit multipliers. The output of the CORDIC rotator is scaled by the rotator gain. If the gain is not acceptable, a single multiply by the reciprocal of the gain constant placed before the CORDIC rotator will yield unscaled results [1].

E. Advantages

- Number of gates required in hardware implementation on an FPGA, are minimum. Thus, hardware complexity is greatly reduced compared to other processors such as DSP multipliers. Hence, it is relatively simple in design.
- Due to reduced hardware requirement, cost of a CORDIC hardware implementation is less as only shift registers, adders and look-up table (ROM) are required.
- Delay involved during processing is comparable to that of a division or square-rooting operation.
- No multiplication and only addition, subtraction and bit-shifting operation ensures simple VLSI implementation.
- Either if there is an absence of a hardware multiplier (e.g. microcontroller, microprocessor) or there is a necessity to optimize the number of logic gates (e.g. FPGA), CORDIC is the preferred choice [4].

F. Applications

- The algorithm was basically developed to offer digital solutions to the problems of real-time navigation in B-58 bomber [5].
- This algorithm finds use in 8087 Math coprocessor, the HP-35 calculator [8], radar signal processors [8] and robotics.
- CORDIC algorithm has also been described for the calculation of DFT, DHT, Chirp Z-transforms, filtering, Singular value decomposition and solving linear systems [4].
Most calculators, especially the ones built by Texas Instruments and Hewlett-Packard use CORDIC algorithm for calculation of transcendental functions.

III. SYSTEM ARCHITECTURE

In this paper, the FPGA implementation of simple 8-bit dedicated processor for calculating the sine and cosine of an angle using CORDIC Algorithm is presented. The processor was implemented by using Xilinx ISE Design Suite 12.3 and VHDL. Fig. 2 shows functional block diagram of our 8-bit processor. It mainly consists of an 8-bit multiplexers, registers, arithmetic logic unit (ALU), tri-state buffer, comparator, and control unit. The logic circuit for dedicated microprocessor is divided into two parts: the datapath unit and control unit [9].

Input of two registers can be either from an external data input or from the output of ALU unit. Two control signals In_X and In_Y select which of two sources are to be loaded into registers. Two control signals XLoad and YLoad load a value into respective registers. Bottom multiplier determines the source of two operands of ALU. This allows the selection of one of the two subtraction operations X-Y or Y-X. A comparator unit is used to test condition of equal to or greater than and it accordingly generates status signals. Tristate buffer is used for outputting result from register X.

A. Datapath Unit

Datapath is responsible for the actual execution of all data operations performed by the dedicated processor [9]. Fig. 3 shows the datapath unit for the 8-bit dedicated processor.

B. Control Unit

Fig. 4 shows the block diagram of control unit and Fig. 5 shows the corresponding state diagram.
If Reset = ‘1’ then state $S_5$ occurs. In this state registers are initialized to ‘0’ by asserting the Clear signal. If Reset = ‘0’ then at rising edge of clock, the state is upgraded from $S_5$ to state $S_0$. During the state $S_0$ two inputs are loaded in two registers. After completion of state $S_0$, state $S_1$ is reached. In this state output of registers is checked in comparator for equality and greater than conditions. If both values are same, state $S_4$ occurs else $S_2$ or $S_3$ will continue depending on status of signal neq1. State $S_1$ is repeated again. Default state is $S_5$.

IV. IMPLEMENTATION AND VERIFICATION

All the units in dedicated processor were designed. These units were described in VHDL-modules and synthesized using ISE Design Suite 12.3. ModelSim simulator was used to verify the functionalities of each unit. Finally all the units were combined together and once again tested by using ModelSim simulator. Fig. 6 shows the RTL schematic of the CORDIC processor generated from Xilinx ISE.

### Table I

| $\text{ln}_X$ | $\text{ln}_Y$ | $\text{XLoad}$ | $\text{YLoad}$ | $\text{XY}$ | $\text{Clear}$ |
|---------------|---------------|----------------|----------------|-------------|---------------|
| 1             | 1             | 1              | 1              | 0           | 0             |
| 0             | 0             | 0              | 0              | 0           | 0             |
| 0             | 0             | 1              | 0              | 1           | 0             |
| 0             | 0             | 0              | 1              | 0           | 0             |
| 1             | 1             | 0              | 0              | 0           | 1             |

The following table shows the synthesis report of the datapath unit:

### Table II

| $\text{ln}_X$ | $\text{ln}_Y$ | $\text{ALU}(0,1,2)$ | $\text{OE}$ | $\text{Done}$ | $\text{State}$ |
|---------------|---------------|---------------------|-------------|---------------|---------------|
| 1             | 1             | 101                 | 0           | 0             | $S_0$         |
| 0             | 0             | 101                 | 0           | 0             | $S_1$         |
| 0             | 0             | 101                 | 0           | 0             | $S_2$         |
| 0             | 0             | 101                 | 0           | 0             | $S_3$         |
| 1             | 1             | 101                 | 1           | 1             | $S_4$         |

#### B. Control Unit

Simulation result of the control unit is shown in Fig. 8.

The following table shows the synthesis report of the control unit:

### Table III

| $\text{ALU}(0,1,2)$ | $\text{OE}$ | $\text{Done}$ | $\text{State}$ |
|---------------------|-------------|---------------|---------------|
| 1                   | 101         | 0             | $S_0$         |
| 0                   | 101         | 0             | $S_1$         |
| 0                   | 101         | 0             | $S_2$         |
| 0                   | 101         | 1             | $S_4$         |

C. Dedicated CORDIC Processor

Once the datapath unit and control unit were simulated, they were combined and a dedicated processor was constructed. Simulation shows the CORDIC calculation operation of the Sine and Cosine of an angle. Simulation result for the dedicated processor is as shown in Fig. 9.
The following table shows the synthesis report of the 8-bit dedicated processor:

### TABLE IV
SYNTHESIS REPORT OF THE 8-BIT DEDICATED PROCESSOR

| Logic Utilization | Used | Available | Utilization |
|-------------------|------|-----------|-------------|
| Number of Slices  | 126  | 3584      | 3%          |
| Number of Slice Flip Flops | 58   | 7168      | 0%          |
| Number of 4 input LUTs | 238  | 7168      | 3%          |
| Number of bonded IOBs | 28   | 141      | 19%         |
| Number of GCLKs | 8    | 8         | 12%         |

For a Speed Grade of -5, the minimum period required is 12.292 ns, which corresponds to a maximum frequency of 81.353 MHz. The minimum input arrival time before clock and maximum output required time after clock are 9.657 ns and 8.133 ns respectively.

The following table shows the comparison between the actual Sine and Cosine values and the ones obtained from Test-Bench analysis in VHDL.

### TABLE V
COMPARISON OF SUCCESSIVE ANGLE ROTATION VALUES

| Angle (A) | Rotation | sin(A) (Actual) | sin(A) (Test-Bench) | Error   |
|-----------|----------|-----------------|---------------------|---------|
| 0.000000 | 5        | 0.00000000      | 0.01483516          | -1.4835e-002 |
| 0.000000 | 10       | 0.00000000      | 0.00177259          | -1.1725e-003 |
| 0.000000 | 15       | 0.00000000      | 0.00012920          | -1.2922e-005 |
| 0.000000 | 20       | 0.00000000      | -0.00000043         | 4.2874e-007  |
| 0.523599 | 5        | 0.50000000      | 0.48362630          | 1.6373e-002  |
| 0.523599 | 10       | 0.50000000      | 0.49892865          | 1.0713e-003  |
| 0.523599 | 15       | 0.50000000      | 0.50030905          | -3.9407e-005 |
| 0.523599 | 20       | 0.50000000      | 0.50000106          | -1.0561e-006 |
| 1.000000 | 5        | 0.84417098      | 0.80881306          | 3.2657e-002  |
| 1.000000 | 10       | 0.84417098      | 0.84080033          | 6.7065e-004  |
| 1.000000 | 15       | 0.84417098      | 0.84193505          | -2.2515e-005 |
| 1.000000 | 20       | 0.84417098      | 0.84178168          | -8.7478e-007 |
| 3.141593 | 5        | 0.00000000      | -0.01483516         | 1.4835e-002  |
| 3.141593 | 10       | 0.00000000      | -0.00117259         | 1.1725e-003  |
| 3.141593 | 15       | 0.00000000      | -0.00001292         | 1.2922e-005  |
| 3.141593 | 20       | 0.00000000      | -0.00000043         | -4.2874e-007 |

| Angle (A) | Rotation | cos(A) (Actual) | cos(A) (Test-Bench) | Error   |
|-----------|----------|-----------------|---------------------|---------|
| 0.000000 | 5        | 1.00000000      | 0.99998899          | 1.1004e-004 |
| 0.000000 | 10       | 1.00000000      | 0.99999931          | 6.8748e-007 |
| 0.000000 | 15       | 1.00000000      | 8.3498e-011         | 9.2037e-005 |
| 0.000000 | 20       | 1.00000000      | 9.2037e-014         | 1.1004e-004 |
| 0.523599 | 5        | 0.86602540      | 0.86663437          | 6.1766e-004 |
| 0.523599 | 10       | 0.86602540      | 0.86660286          | 2.2545e-005 |
| 0.523599 | 15       | 0.86602540      | 0.86602479          | 6.0975e-007 |
| 0.523599 | 20       | 0.86602540      | 0.86602479          | 2.2545e-005 |
| 1.000000 | 5        | 0.54030231      | 0.53880658          | 4.7763e-002 |
| 1.000000 | 10       | 0.54030231      | 0.54134537          | -1.0430e-003 |
| 1.000000 | 15       | 0.54030231      | 0.54026724          | 3.5067e-005 |
| 1.000000 | 20       | 0.54030231      | 0.54030094          | 1.3623e-006 |
| 3.141593 | 5        | -1.0000000      | -0.99988995         | 1.1004e-004 |
| 3.141593 | 10       | -1.0000000      | -0.99999931         | 6.8748e-007 |
| 3.141593 | 15       | -1.0000000      | -1.00000000         | 8.3498e-011 |
| 3.141593 | 20       | -1.0000000      | -1.00000000         | 9.2037e-014 |

V. CONCLUSION

We have successfully simulated an 8-bit dedicated processor for calculating the Sine and Cosine of an angle, on ModelSim simulator using the VHDL language. Our processor has six main components namely, control unit, multiplier unit, ALU unit, register unit, tristate buffer unit and comparator. Our dedicated processor has a maximum frequency of 81.353 MHz was reached with a minimum period of 12.292 ns. 126 (3%) slices were used. Our System can be implemented on Xilinx Spartan 3 XC3S400 using ISE Design Suite 12.3 and VHDL language. Our dedicated processor has a distinct advantage over a general purpose processor, since it repeatedly performs same task its design is more efficient and consumes less resources and is less time intensive.

REFERENCES

[1] R. Andraka, “A survey of CORDIC algorithms for FPGA based computers,” Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, pp. 191 – 200.

[2] V. Sharma, FPGA Implementation of EEAS CORDIC based Sine and Cosine Generator, M. Tech Thesis, Dept. of Electronics and Communication Engineering, Thapar University, Patiala, 2009.

[3] S. Panda, Performance Analysis and Design of a Discrete Cosine Transform Processor using CORDIC Algorithm, M. Tech Thesis, Dept. of Electronics and Communication Engineering, NIT Rourkela, Rourkela, Orissa, 2010.

[4] R. K. Jain, B. Tech Thesis, Design and FPGA Implementation of CORDIC-based 8-point 1D DCT Processor, NIT Rourkela, Rourkela, Orissa, 2011.

[5] J. Volder, “The CORDIC Trigonometric Computing Technique,” IRE Transactions on Electronic Computing, Vol EC-8, Sept 1959, pp. 330-334.

[6] F. Ling, “Givens rotation based least squares lattice and related algorithms,” IEEE Transactions on Signal Processing, Jul 1991, pp. 1541 – 1551.

[7] J. S. Walther, "A unified algorithm for elementary functions," Proceedings of the Spring Joint Computer Conference, 1971, pp. 379-385.

[8] R. Andraka. "Building a High Performance Bit-Serial Processor in an FPGA," Proceedings of Design SuperCon, Jan 1996, pp. 1-2.

[9] E. O. Hwang, Digital Logic and Microprocessor Design with VHDL, Thomson/Nelson, 2006, pp. 379-413, pp. 290-311.