Article

Evolution Trends and Paradigms of Low Noise Frequency Synthesis and Signal Conversion Using Silicon Technologies

Jean-Guy Tartarin *, Éric Tournier and Christophe Viallon

LAAS-CNRS, Université de Toulouse, CNRS, UPS, 7 Avenue du Colonel Roche, F-31031 Toulouse, France; tournier@laas.fr (É.T.); viallon@laas.fr (C.V.)
* Correspondence: tartarin@laas.fr

Abstract: Silicon technologies for HF applications have been proven for more than two decades, and technologies have greatly evolved. Whether CMOS or BiCMOS technologies, the unique combination of radio frequency, baseband, and digital functions allow a very high level of integration. While it is possible to achieve fully integrated transceivers, the major advantages of these silicon technologies lie mainly in their unparalleled performance in the field of frequency synthesis and frequency conversion. We propose in this paper a review of the major results obtained on these RF components since the beginning of the 2000s, also considering the impact of the technology node. The back-end of line (BEOL) process on which depends the quality of microwave monolithic integrated circuits (MMICs) is briefly presented in the introductory part. If circuit performances are tightly bound to the active devices (i.e., the heterojunction bipolar transistor SiGe HBT or CMOS transistor), passive elements (i.e., quality factor of inductors and varactors, losses of transmission, or interconnection lines) as well as the definition of the substrate also play a major role. The core of the article is oriented toward the noise of synthesized signals and frequency conversion. Frequency synthesis is presented through the analog design of a voltage-controlled oscillator (VCO) or through the direct digital frequency synthesis (DDFS), for which respective figures of merit are presented and discussed in a second section. The spectral purity of the oscillators being decisive in the definition of the throughput of a link is approached through the comparison of different figures of merit (FoM) for a set of circuits achievements over the selected period. If the realization of free oscillators is closely bound to the phase-locked loop (PLL)-type control loop for VCOs, the DDFS solution provides more direct and more flexible alternative at first sight. Therefore, these two solutions are analyzed collectively. Finally, the oscillator integrated in the transmitter or receiver supplies the needed LO (local oscillator) power to the frequency mixer in the frequency conversion module: henceforth, the third part of this study focuses on high-frequency mixer realizations. We thus consider this LO power in some advanced figure of merit mentioned in the second section. The design trade-off of the mixer is presented in an approach combining LO (conversion gain, channel isolation, and phase noise) and RF (HF noise figure and channel isolation) constraints. The final section provides a summary of the results and trends mentioned in the paper.

Keywords: MMIC; CMOS; SiGe HBT; low phase noise; spurious signals; VCO; DDFS; DDS; mixer; frequency conversion

1. Introduction

The integration of electronic functions has been one of the motivations for technological developments. Since the first MMIC developed in 1975 by R. Pengelly and J. Turner [1], it was possible to develop both active and passive devices on the same substrate. If the first MMICs were developed at the border between X-band and Ku-band [2], then the first low-noise amplifiers (LNA) and power amplifiers (PA) demonstrators were developed in S-band for multifunction electronically scanned adaptive radar (MESAR) purposes under a joint program between Plessey Central Research Laboratories and Roke Manor Research Limited. There has been a lot of progress since the first achievement to the commercialization of...
MMIC circuits, first developed on GaAs substrates in the 1980s, then on silicon substrates at the end of the 1990s for BiCMOS technologies such as initiated by IBM [3] followed by many telecommunication companies. From this latter technology, it was possible to combine CMOS transistors for digital functions with SiGe HBTs for high-frequency analog applications, although the Si substrate has higher loss than the GaAs substrate. The active device fabrication process optimization is crucial as it defines the maximum operating frequency (transition frequency \( f_t \) or maximum oscillation frequency \( f_{\text{max}} \)) and the available power of a technology. If the trade-off between power and frequency defines a technology’s roadmap, noise performance is also required on additive noise sources (noise floor for the low noise amplifier LNA on the receiver side) and on excess noise sources (to be considered with additive linear noise sources for frequency synthesis). At the beginning, the CMOS process was envisaged for low-frequency digital applications while III-V GaAs or InP devices were dedicated to high-frequency analog applications. The introduction of Germanium in the base of silicon heterojunction bipolar transistors (SiGe HBT) has opened the way for high-frequency applications due to the good electron mobility together with the reduction of the base resistivity. Then, the association of SiGe:C HBT (the addition of carbon to reduce the exodiffusion of Boron and to allow steep doping profiles) and CMOS made possible BiCMOS processes for a low-cost high integration level with digitally controlled functions. The evolution trend of \( f_t \) and \( f_{\text{max}} \) as proposed in the BiCMOS survey in [4], is linked to the shrinking in the dimension of the transistors and to the mastery of their process. Advanced European projects such as DOTSEVEN [5], or the TARANTO project [6], paved the way to the increase in \( f_t \) and \( f_{\text{max}} \) (such as the T-Music project under DARPA control [7]). For HBT, the development of double-polysilicon self-aligned (DPSA) process, have considerably improved the operating frequency [8], with \( f_{\text{max}} \) up to 400 GHz [9]. Reducing the gate length also targets the same trends for denser CMOS nodes. While the CMOS frequency limit has improved significantly with the reduction in gate length (shrinking of the technology node) to compete with SiGe BiCMOS, the latter still offers the best frequency/noise/power performance. It should be pointed out that the HBT roadmap for BiCMOS technologies is not linked to the law of shrinkage of CMOS node (Moore’s law), but the decisive reduction in the CMOS gate length reduces the gap between HBT and CMOS when these bipolar devices are not technologically upgraded (improved) and do not offer a significant advantage on their performances over the downscaled CMOS devices. For standalone RF functions, the area of the chip is dominated by inductors and pads, and BiCMOS technology can represent a lower-cost solution than CMOS, even considering its more complex process (estimated at around +20% for BiCMOS) It should be noted that the size of these passive elements does not change significantly from one process to another one (including III-V technologies). However, the reduction of the CMOS node becomes a major argument when the digital functions balance favorably with the analog functions, thanks to the scaling of the chip with the lithographic dimension. 

This article focuses on (SiGe Bi)CMOS silicon circuits operating at frequencies below 100 GHz (and above 2.5 GHz) where most of the high-frequency applications are proposed. If demonstrators of fully integrated transceivers have been proposed in the literature [10,11] even above 100 GHz [12], BiCMOS technologies can hardly compete with GaAs (or InP and also GaN) technologies for high-power or low-level amplification. However, the benefit of mixed-signal makes this technology a first choice for frequency conversion, by considering a fully integrated chip with local oscillator (PLL or DDFS) with the mixer, even to the baseband signal module (Figure 1, depicts an architecture of a zero-IF demodulation).
Figure 1. Zero-IF receiver architecture, comprising the analog and digital part which can be integrated on the same (Bi)CMOS chip for high purity frequency signal (down)conversion.

This article provides an overview of the frequency synthesis (VCO used for PLL or DDFS) and of the frequency mixer developed over the past two decades on CMOS and BiCMOS silicon technologies. The objective is to identify some effective design topologies, or trends, for each HF function and to propose a discussion on the articulation between the frequency synthesis of the local oscillator and the frequency mixer (Figure 1, red box). In fully integrated MMIC transceivers (TxRx), either transmit (power amplifier, PA) or receive (low noise amplifier, LNA) amplifiers can be designed on the same (Bi)CMOS chip. However, if these circuits can be processed with silicon HF technologies according to the needs of a specific radio-link budget, the best performances in power or in noise factor (respectively, in transmission or reception) are achieved with III-N or III-V technologies.

From selecting a technological development to designing specific high-frequency functions, there is a gap that is not easily bridged. The choice of a technology depends on the quality of its active and passive devices in a complete BEOL vision. Each device is usually assessed by specific figures of merit (FoMs). These FoM are diverse and change when considering the device alone (active or passive device) or when it comes to integrating it into different circuits or systems. These FoM must be representative or relevant to the targeted applications, at the device level as well as at the circuit level.

On the one hand, $f_{\text{max}}$ or $f_i$ are always useful at first to assess the ability of a transistor to operate in a given frequency band, while the compression point or the noise figure are, respectively, more relevant to select the transistor for designing amplifiers, respectively, at the transmitter or receiver side. On the other hand, passive devices such as transmission lines, capacitors (varactors), and inductors are essentially characterized by their losses or quality factors. In the end, it is quite difficult to anticipate the figure of merit of a circuit, but this FoM must be sufficiently revealing of the aptitudes of the circuit under concern to fulfill its mission, and thus help users in their technological selection. Here, the circuits under concern are the VCO, the DDFS, and the mixer: all these circuits can be efficiently embedded together on the same MMIC chip, as the design of such complex analog and mixed-signal circuits is possible in a (Bi)CMOS technology for VLSI products. An example of a 20 GHz PLL and mixer is given in Figure 2, realized with BiCMOS7RF process from ST microelectronics.
Interfacing between the VCO and the PLL is a common view for the engineering of a frequency source, while association of the VCO with the mixer is less usual (Figure 3). However, from an RF design perspective, there are various parameters to optimize between the LO access of the mixer and the dynamic output access of the VCO. Indeed, the VCO output power sets the conversion gain of the mixer, while the mixer load sets the pulling of the VCO as well as part of its phase noise (depending on the chosen topology). Then, using a buffer amplifier cascaded with the VCO can help addressing roughly these trade-offs. Few of the VCO publications consider the output power to be a major factor of merit, as is discussed in the section on frequency sources. The design of the VCO with the PLL is not the only way, and an optimization of the VCO together with the mixer in an analog-oriented design as depicted in Figure 3 has been found to be very efficient by previous works from the authors (not published) and is largely used for the design of monolithic transceivers. Thus, if the recent topology mixers also embed image rejection filters, and if the VCO is generally balanced with two 90° phase-shifted outputs connected to the I-Q mixers (a simplified structure is presented in Figure 1), the PLL is still designed aside with the VCO in a first intention. A fully integrated frequency converter, i.e., the frequency synthesizer and the mixer, in a (Bi)CMOS technology (DDFS digital solution or the VCO with the phase/frequency detector, charge pump and loop filter, frequency divider on the same die with the mixer) stands as an attractive solution in terms of performance/cost as far as VCOs offer state-of-the-art phase noise performances. In Figure 3, the green parts represent the digital functions, and the red parts depict the analog circuits. The second section of this article presents a study on the analog and digital solutions that can be used for frequency synthesis using VCO and DDFS, respectively. For the sake of simplicity, the discussion does not include the whole PLL circuit. In the third section, an overview on mixers is also performed. Then, the last section aims to bridge the frequency synthesis with the mixer for an efficient design of a frequency converter in (Bi)CMOS technologies. To make a simple but fair comparison between designs of the same family of circuits which can be optimized for different purposes, it is common practice to use a figure of merit (FoM). Within this paper, various FoMs are presented and discussed. The purpose of such FoMs is to objectively translate the impact of the main performance parameters of an electronic function through a single figure. An efficient FoM must include most of the characteristics of the circuit: one has to keep in mind that a trade off between some of these parameters is usually mandatory in order to optimize the targeted parameter at the expense of another one. Then, an appropriate FoM should remain unchanged if a simultaneous
modification of two dependent parameters occurs in the same proportion compared to that of their dependence.

![Figure 3](image)

**Figure 3.** Two approaches for the design of a frequency converter. PLL oriented (purple box) starts with PLL integration and then with adding the modules for interfacing with the mixer. Analog-oriented design (blue box) considers the mixer’s performances together with the VCO design (impact of the coupler topology, of the LO access load of the mixer, output power of the VCO for the gain conversion optimization) and then combines with the PLL modules. The need for a buffer amplifier, and its impact on the DC consumption and phase noise must be included in both approaches.

### 2. Analog and Digital Frequency Synthesis

The frequency synthesis of microwave and millimeter wave sources can be developed by analog or digital circuit design, using a phase-locked loop (PLL) or direct digital frequency synthesis (DDFS) design, or even both. One crucial requirement for the frequency source generation concerns the lowering of its phase noise that enables the modulation scheme with large symbol constellations. The next section presents a review over up to two decades, related to (Bi)CMOS VCOs and DDFS.

#### 2.1. Voltage Controlled Oscillator

The conception of tunable oscillators allowing very high performances of phase-noise to reach a high data rate is still a challenge for the designers. Different topologies of VCOs are available to fulfill the specific requirements of such equipment, as expected in its final context. FoMs have been developed and improved to better match with the intrinsic quality of these circuits. The introduction of an essential FoM still today (related to the phase noise electrical parameters) was proposed by Leeson [13]. When an oscillator’s phase noise is optimized in the $-20 \, \text{dB/dec}$ region (i.e., neglecting the $1/f$ noise sources), then the corner frequency delimiting the RF noise floor and the $1/f$ excess noise source $f_c$ is set to zero. Leeson’s formula can be expressed as:

\[
\mathcal{L}(f_m) = 10\log \left[ \left( \frac{f_0}{f_m} \right)^2 \frac{R_L F k T}{Q_L^2 V_0^2} \right]
\]

where $f_0$ is the output frequency, $f_m$ is the offset from the output frequency, $Q_L$ is the loaded quality factor of the resonating tank, $R_L$ is the equivalent parallel load resistance of the resonator at $f_0$, $F$ is the oscillator excess noise factor, $k$ is Boltzmann’s constant, $T$ is the absolute temperature in K, and $V_0$ is the amplitude of the oscillation, sometimes expressed as output power, and in general tends to be close to the saturated output power condition. The advantage of HBT over ultrascaled CMOS concerns their elevated oscillation amplitude (and possibly better $f_t/f_{\text{max}}$), their lower $1/f$ noise contribution as well as the improved $Q$-factor for passive devices (high-quality substrate and thick metals, using small inductors), that represent keystone parameters for the design of low phase noise VCOs, as suggested by Equation (1). When the $1/f$ flicker noise source is preponderant on the thermal noise contribution, leading to a $1/f^3$ instead of a $1/f$ frequency regression around the carrier, other FoMs should be used, based on Leeson’s empirical formula as found in [13], also considering the DC power consumption as proposed in [14] which leads to the formulation of FoM$_{1/f}$ proposed by D. Ponton in [15].
If the designers first used this FoM from Equation (1) as a major parameter, most of them remained pragmatic and considered the VCO in its final integration with other modules (i.e., mixers). Then, new FoMs started to add parametric to Leeson’s formula to better account for the final integration with other analog circuits. Thus, the performance of an oscillator is largely evaluated by normalizing the FoM by frequency and DC power, as shown in Equation (2) where $P_{DC}$ is referenced relative to 1 mW and usually designated by FoM$_1$.

$$\text{FoM}_1 = L(f_m) - 10 \log \left( \frac{f_0}{f_m} \right)^2 \left( \frac{1}{P_{DC}} \right) = -10 \log \left[ \frac{R_L}{Q_L} \frac{F k T}{k_0} \frac{V_0^2}{P_{DC}} \right]$$ (2)

In the expression of FoM$_1$, the oscillator frequency $f_0$ is compensated; therefore, the excess noise factor $F$ related to the active device and to the topology of the oscillator becomes a first-order parameter, as well as the loaded quality factor $Q_L$ of the resonating tank and the output power related to the amplitude of the oscillation $V_0$. If the set of FoMs proposed in this article are negative, we can also find in the literature a positive representation of Equation (2) and of Equation (5). Here, the lower the FoM, the better the performances in the same logic as for Leeson’s expression. Some authors consider that $P_{DC}$ from FoM$_1$ can be associated with the dynamic power of the oscillator $V_0^2/(2 R_L)$ as a power conversion efficiency factor. However, then the dynamic output power (also related to the oscillator’s DC to AC power conversion) is not considered as an independent nor major parameter. A similar analogy could be made between the linear gain of an amplifier and its compression point to reveal the power level at the output of the amplifier. Nevertheless, in Equation (2), the SSB rejected noise is already normalized by the output power in $L(f_m)$. These considerations have been used to augment Equation (2) into FoM$_{P_{RF}}$ by formally considering such a signal swing (then dynamic power $P_{out}$) in Equation (3) [16], as it decides whether or not a buffer amplifier is needed when connecting the VCO to the mixer.

$$\text{FoM}_{P_{RF}} = L(f_m) - 10 \log \left[ \frac{f_0}{f_m} \right]^2 \left( \frac{P_{out}}{P_{DC}} \right)$$ (3)

In addition, since this is evaluating tunable oscillators, Equation (4) adds the tuning range in the previous equations, expressed in percentage through TR% in FoM$_{P_{RF} & T}$, with a small adjustment from the expression first proposed in [16] and also used in other works, some of them being referenced in the dedicated figure later in this article.

$$\text{FoM}_{P_{RF} & T} = L(f_m) - 10 \log \left[ \frac{f_0}{f_m} \right]^2 \left( \frac{\text{TR} \%}{10} \right)^2 \left( \frac{P_{out}}{P_{DC}} \right)$$ (4)

The same consideration is already applied through the widely used FoM$_T$, as expressed by Equation (5) derived from Equation (2).

$$\text{FoM}_T = L(f_m) - 10 \log \left[ \frac{f_0}{f_m} \right]^2 \left( \frac{\text{TR} \%}{10} \right)^2 \left( \frac{1}{P_{DC}} \right)$$ (5)

Lastly, some designers also consider the area of the chip (normalized to 1 mm$^2$) in some FoM$_A$ [17], but we do not discuss this FoM within this article. Figure 4 depicts the number of publications on VCOs over the selected period starting with the first BiCMOS articles.
CMOS-related works are up to six times that of BiCMOS studies, regardless of frequency. “SiGe VCO” and “BiCMOS VCO” follow the same trend as they are more or less related to the same articles. From these thousands of published articles, the references that were selected for the bibliography of this work relates to specific topologies or state-of-the-art performances or widely cited papers. Some of the references used for the discussion in this paper are represented in Figures 5–11 [16–32], along with some other nonreferenced pertinent publications and commercial products [33–40].

An interesting point is the evolution of the publication timeline selected by technological node (Figure 5): the trend clearly indicates the effort to shrink the gate length of CMOS transistors (starting at 0.35 µm in the middle of the 1990s and decreasing down to 40 or 28 nm in the 2010s) with the objective of increasing the maximum oscillating frequency $f_{\text{max}}$. If VCOs based on CMOS on silicon and more recently CMOS on SOI technologies always take advantage of the latest researches, it is not clear how this size reduction of the gate length really improves the Leeson’s factor or other FoM from Equations (1)–(5), as the dynamic power also decreases and the low-frequency noise (LFN) increases when reducing the area of the active device (also losses or $Q$-factors of passives degrade with frequency). It must also be noticed that HBT devices are less impacted by the technological node, as the frequency dependence of these vertical devices dimensions mainly depend on the base thickness. This explains why the HBT are confined to a CMOS technological node between 0.13 µm and 0.35 µm in Figure 5. This evolution trend of technologies concerns both the transistors via their maximum oscillating frequency, their gain, their power and their electrical noise, and the passive devices aiming high-quality factors for transmission lines, capacitors, and inductors (using thick metal layers or 3D-multilayers facilities). Many strategies have been developed for this purpose, as clearly summarized by [41–43]. Compared to CMOS, SiGe HBT feature lower $1/f$ noise, higher voltage capability, and higher output resistance for a given frequency, which represents an advantage for VCO design.
A special focus is given for frequencies above 5 GHz, even if few papers reported lower frequencies, using 65 nm CMOS technologies [27] or 0.25 μm BiCMOS technology [24]. This timeline starts with the first X-band MMIC BiCMOS VCO in 1996 [30]. Obviously, CMOS on Si nodes are well reported, also with the onset of CMOS on SOI from 2017. In Figure 6, the oscillation frequency of the selected (Bi)CMOS MMIC VCOs works is reported over the past two decades, where the same trend as in Figure 5 can be sensed through the increase in the synthesized frequencies.

An interesting way to represent the evolution trends is also to plot the oscillation frequency (a) and the Leeson’s factor (b) versus the technological node as proposed in Figure 7. It could be expected to obtain degraded FoM when using a short gate length at low oscillation frequency for CMOS VCOs, as the low-frequency noise (LFN) source on the gate of CMOS transistors increases with the reduction of the gate pad (notice: PMOS features better phase noise than NMOS). But in [27] where a 65 nm technological node is used to design a 2.46 GHz CMOS VCO, both the Leeson’s phase noise taken at 1 MHz distance of the oscillation frequency (Figure 7b), FoM_T (Figure 10a,b), and FoM_{P_{RF} & T} (Figure 11a,b) are positioned more or less at the state of the art of academic papers. It can be appreciated from Figure 8b that the Leeson’s factor $L(f_m)$, $L(1 \text{ MHz})$ for this work is almost proportional to the oscillation frequency, at least in its best case of trend. FoM_T and FoM_{P_{RF} & T} are by their mathematical construction, independent from the frequency of oscillation; this makes the comparison easier between the selected articles as proposed in what follows.

---

**Figure 5.** MMIC VCOs technological trends: the technological node used is plot versus the year of publication. BiCMOS HBT-based VCOs (□ and also authors’ personal work ♦▲) and CMOS-based VCOs on Si (○) and SOI (+). The regression line illustrates Moore’s law. Some references used in the paper are noted close to the associated symbol [16–40].

**Figure 6.** Evolution of oscillating frequencies for MMIC (Bi)CMOS VCOs from 1995 to 2020. Some references used in the paper are noted close to the associated symbol [16–40].
From Figure 7a, the best performance for CMOS VCOs on silicon, regarding Leeson’s equation, is obtained for frequencies of oscillation below 10 GHz [26,27] while this figure of merit degrades by 20 dB or more for frequencies above 30 GHz. The same differentiation can be conducted on BiCMOS VCOs below 30 GHz [16,19,23,25] and above 40 GHz [20,21,31]. It is worth noticing that the performances of the VCO regarding the size of the active device or the quality factor of passive elements strongly depend on the frequency: the Q-factor of inductors degrades as the losses increase with frequency, whereas LFN sources degrade as the transistor size is reduced to reach higher frequencies (and to cope with the parasitic effects on the gain of the transistor). This is clearly illustrated in Figure 8b with the parameter \( L(f_m) \) plotted versus the oscillation frequency. It is interesting noticing the improvement of \( L(f_m) \) over the proposed period in Figure 8a. This can be attributed to an improvement of the gain of active devices with a better process mastering of the passive elements and of the noise sources in the active transistors. Still some realizations offer variable \( L(f_m) \) performances when used for higher-frequency bands. At first glance, the technological node does not appear as a first-order differentiating parameter for the quality of the oscillators: it just broadens the frequency range to synthesize RF signals.

![Figure 7](image_url)

**Figure 7.** Evolution of the MMICs VCO oscillation frequencies (a) and Leeson’s factor (b) versus the technological node. Some references used in the paper are noted close to the associated symbol [16–40].

From Figure 8 and on the next figures related to FoMs, the performances of commercial MMIC VCOs are plotted for SiGe HBT and III-V HBT (narrow bandgap) technologies [33–40]. The best results for commercial circuits, compared with R&D works, can be explained by the high technology readiness level (TRL9) associated with such circuits, thus by a better mastering of defects (LFN sources) or electrical performances of active devices, as well as the losses of passive elements. GaAs or InGaP HBT-based VCOs take advantage of the high-quality passive elements and low LFN transistors allowing high voltage swings as required by Leeson’s formula. In addition, it should be considered that these commercial solutions are available in the lower-frequency band of the study, for which the mastery of the technology has been more effectively exploited both at the front- and back-end-of line levels. Then, the technological node is not really a marker of improved or degraded figures of merit. However, the targeted oscillation frequency makes it more or less easy to simultaneously obtain a high gain (or low losses for the passive) and low-frequency noise reduction of the transistor, due to the size reduction of the active device linked to the rise in frequency.
Thus, the topology of the circuit must be considered as a differentiating element: more precisely, the passive inductance-capacitance structure of the resonant tank must be considered in conjunction with the optimization of the conversion of the LFN sources in the active device (and with its biasing mode). Among the very large number of architectures (some of the main architectures being summarized in a simplified form in Figure 9), we can mention the classical Clapp or Colpitts simple structure, push-push cross-coupled, quadrature VCO, tail capacitive feedback, biasing class B/C/D topologies, which are often upgraded or merged according to the strategy for improving the phase noise, the power efficiency, or the tuning range (TR). Some topologies can reduce the LFN contribution as for Clapp or Colpitts structures where the noise source at the input of the transistor flows back to the resonating tank.

A reflective topology (negative resistance) has proven to give better results than transmission topology in X-band [16] once the input LFN source is lowered thanks to an appropriate biasing. However, a trade-off must be performed between the phase noise, the dynamic output power, and the power consumption. As seen in Figure 10a,b, the performances of these first MMIC BiCMOS VCOs between 10 and 30 GHz based on different topologies [16,19,23,25] are still competing with the state of the art two decades later. Moreover, a Clapp or Colpitts topology generates a small amplitude of oscillation, and it is usually designed with a Cascode amplifier to meet the RF power level requirements. Most designs using CMOS or SiGe HBT technology are based on a crosscoupled Colpitts structure [21,28,29,32], where the core oscillator frequency is only half of the output frequency. However, this crosscoupled schematic introduces a delay between the symmetrized transistors, usually at the price of a frequency reduction. In addition, the delay time introduced by the structure symmetry necessitates higher $f_{\text{max}}/f_1$ (smaller) devices, at the cost of degraded LFN and $P_{RF}$ if the targeted oscillation frequency is well below $f_{\text{max}}$. To alleviate the impact of the delay time, Colpitts push-push topology [19] is prone to improve the phase noise by adjusting the series feedback inductors on the emitters or sources together with the resonating tank structure and also to broaden the negative resistance over the desired TR. In addition, a 3 dB improvement on $P_{RF}$ can be achieved with these differential topologies. However, if this topology allows a fundamental advantage for parasitic reduction and for improved $Q$ of the varactor, push-push structure makes it difficult to achieve a good isolation between the resonating tank and the negative resistance. Phase noise performances $\mathcal{L}(f_m)$, FoM$_T$ or also FoM$_{\text{max}P_{RF}}$ can significantly vary with almost 50 dB variation for these FoMs, resulting in degraded FoM$_T$ and FoM$_{\text{max}P_{RF}}$ as seen in Figures 10 and 11. Considering almost the same frequency of oscillation, the metrics from [16] published in 2003 (using a 0.35 µm BiCMOS) and from [28] published in 2017 (using a 56 nm CMOS on SOI) propose 3 decades lower FoM$_T$ than that for the
first published X-band VCO to the authors' knowledge [30] (developed with a 0.35 µm BiCMOS). By contrast, VCOs from [27] (CMOS on Si) and [29] (CMOS on SOI) present a similar FoM_T (Figure 10a,b) for almost identical technological node and for the same period of publication, but for frequencies, respectively, at 2.46 and 64 GHz. Of course, the mastery of all design optimization positions, the quality of the electrical and noise models, and the improvement of the technological processes with time largely explain such differences as illustrated in Figures 10 and 11. Therefore, commercial products clearly propose the best FoM_T and FoM_{P_{RF},T} but usually at moderate frequencies (X-band) and with quite recent designs (after 2007 for the best InGaP HBT MMIC VCO [35] and 2015 for SiGe BiCMOS VCO [36]). In Figure 10, the increase in FoM_T for the higher frequencies above 40 GHz is also clear, as justified earlier by the difficulty to achieve low-loss passive devices for the resonating tank together with high gain-power and low-noise active devices when frequency increases. However, some articles present adjustments such as a fine optimization of the Q-factor of the varactor [41], the introduction of noise filtering techniques [24], or also the use of a gm-boosted topology [32], which helps to keep these FoMs at the state of the art of R&D results [20,21,29,31].

Figure 9. Main simplified topologies of HF oscillators with (a) parallel, (b) reflection, (c) crosscoupled, and (d) balanced push-push architectures.

Beyond the transistor configuration (negative resistance), the resonating tank must enable a large tuning range with effective high-Q as formulated in Equation (1) for which the reduction of the losses is crucial, as accounted for in Equations (4) and (5) for FoM_T and FoM_{P_{RF},T}, respectively, depicted in Figures 10 and 11. However, varactors generally feature poor Q at elevated frequencies, as inductors do in spite of optimized small inductors (and thick metal lines). The design of the tank inductor is constrained by both the Q-factor and the oscillation amplitude. To minimize the phase noise, according to Leeson’s formula, the resonant tank must work with high capacitance and low inductance. The inductance value is determined according to the varactor size that meets the specification of TR. If some
articles make use of high-Q active capacitors to compensate the loss of the passives [20], the topology of the tank is closely bound to the noisy active device, and this represents the main optimization axis if the LFN sources are accurately represented and positioned in the transistor electrical model. Lastly, the biasing of the active device can boost the power efficiency as needed in FoMs from Equations (2) to (5). Class-C can improve by 3 dB the phase noise that can be achieved using the Class-B biasing mode. On the other hand, (P)MOS transistors could unfortunately be biased in the triode region when biased in class C, resulting in losses in the active device and thus phase noise degradation. The saturation of the transistor must be avoided at all costs, using limiting or automatic gain control techniques. However, if these techniques have been proved to be efficient to avoid a phase noise degradation, they do not necessarily improve it, and the related FoMs do not necessarily stand out on the trends from Figures 10 and 11 by comparison with conventional topologies.

Figure 10. Evolution of the FoM\textsubscript{T} metric (Equation (5)) (a) with the year of publication (b) versus the oscillation frequency. Some references used in the paper are noted close to the associated symbol [16–40].

Lastly, from a raw comparison between Figures 10 and 11, it can be observed that there is no big gap on FoM\textsubscript{T} between commercial and R&D oscillators in Figure 10, whereas this distinction is clearer on FoM\textsubscript{P\textsubscript{RF} & T} in Figure 11. As FoM\textsubscript{P\textsubscript{RF} & T} is not widely distributed and used in the literature, this means that \textit{P}_\text{RF} dynamic output power is not strongly considered as a major parameter by some R&D designers, but it is obviously a representative parameter for manufacturers. Thus, [16,18,23,25,31] based on HBT BiCMOS process provide high-performance FoM\textsubscript{T} and FoM\textsubscript{P\textsubscript{RF} & T}, while [20] deviates from the best trend for FoM\textsubscript{P\textsubscript{RF} & T} in Figure 11b. It can be noted the advantage of HBT devices used in these selected articles, over their CMOS counterparts regarding the FoM\textsubscript{P\textsubscript{RF} & T} metric, thanks to higher output voltages. Obviously, \textit{P}_\text{RF} is related to the complexity of the architecture of the VCO (and to its \textit{P}_\text{DC} consumption if designers aim to optimize FoM\textsubscript{T}). However, it also determines the power budget between the output of the oscillator and the LO input of the mixer (the necessity to use or not use a buffer amplifier). The low number of articles specifying the \textit{P}_\text{RF} parameter should be noted in Figure 11 compared to Figure 10.
2.2. Direct Digital (Frequency) Synthesis (DDFS or DDS)

For programmable frequency generation above gigahertz, PLLs have long been the only usable technique. Despite DDFS being known since the 1970s [44] and actively developed since the 1980s, it has been mostly used to generate arbitrary waveforms (AWG) at low frequencies (<1 GHz). Indeed, in its initial form, the DDS is made with a phase accumulator (Pacc), a phase-to-amplitude converter (PAC) implemented with a memory (RAM or ROM), a digital-to-analog converter (DAC), and takes a frequency control word FCW at the input to control the output frequency, as shown in Figure 12. The fundamental equation of the DDFS calculates the output frequency $f_{\text{out}}$, from a fixed clock frequency $f_{\text{clk}}$, the number of bits $n$ of the Pacc, and the FCW:

$$f_{\text{out}} = \frac{f_{\text{clk}}}{2^n} \text{FCW}$$

The ROM/RAM PAC allows storing samples from any waveform, providing the AWG behavior of the DDFS, but at the same time is the design bottleneck of the whole DDFS: high area, high consumption, frequency limitation. Moreover, when a PLL generates output frequencies from a lower-frequency reference (a few tens or hundreds of megahertz), the DDFS generates output frequencies from a higher-frequency reference ($f_{\text{clk}}$) and is limited by the Nyquist–Shannon theorem. For example, for an identical 10 GHz synthesized output frequency, only some subcomponents are needed to work at 10 GHz in the PLL (VCO and frequency divider) while the others work at lower frequencies (phase/frequency detector, charge pump and filter), whereas all the DDFS components are needed to work at least...
at 25 GHz to satisfy the Nyquist–Shannon theorem. Then, DDFSs are less suited than PLL when generating high frequencies. Regardless, some DDFSs have been shown to work up to 32 GHz but in InP DHBT technologies and with a very high power consumption of 9.45 W [45].

Nevertheless, the DDFS features many advantages over PLL that make them advantageous at high frequencies, such as fast frequency switching, subhertz resolution, or intrinsic fractional frequency behavior. With (Bi)CMOS technologies working at even higher frequencies over the years, various evolutions of the basic structure have appeared to reach a reasonable power consumption without losing much performance at high frequencies. Considering the bottleneck of the DDS, the PAC as a RAM or ROM, many compression techniques have been utilized to reduce the size of these memories and overcome some of their limitations regarding frequency and consumption. The easiest one is to take only the most significant $r$ bit out of the total $n$ bit of the Pacc: these $r$ bit phase have less precision than the internal Pacc $n$ bit phase and, when converted to a signal amplitude, create further spectrum noise/spurious contributions to the quantification noise of the output DAC. Keeping $n$ bit in the Pacc ensure maximum precision on the phase (important for having subhertz resolution). As well, other PAC families allowing RAM/ROM replacement have also been studied in the literature, such as algorithms which calculate the next sample step by step. However, they do not solve the frequency limitation problems: they cannot run at a sufficiently high frequency nor under low consumption. A comprehensive review of all these techniques around the classical DDFS (i.e., with a digital PAC) can be found in [46]: angular decomposition, angular rotation based methods, sine amplitude compression, and polynomial approximations.

2.2.1. Radio Frequency DDFSs

When increasing the clock signal $f_{c_{lk}}$, all PAC in the pure digital domain start consuming excessive power or simply cannot run, mainly because reading the samples or calculating them is too slow. Therefore, it is necessary to remove the PAC module out of the purely digital world and replace it somewhere else to allow high-frequency operation ($>1$ GHz) together with a moderate consumption ($<1$ W).

In this paper, we focus on such RF-aware DDFS (RF-DDFS) techniques under a moderate consumption, which are most of the time qualified as “ROM-less” in reference to the initial basic structure where the PAC is a power-hungry ROM in the digital part: “Digital-PAC-less” should be more appropriate, because all PAC in the digital domain whatever their implementation (memory or hardware calculation logic) are generally both frequency limited and power-hungry, with only a few exceptions.

After removing the digital PAC, giving the waveform its final shape requires an adequate nonlinearity somewhere else, in the DAC or after, so that the reshaping is, at least for a part, in the analog world. The digital ramp at the Pacc output is then simply decoded by an EXOR between $(n − 1)$ bits and the MSB so that the DAC receives a digital triangle waveform at its input. In this case, we can write that the number of bits at the output of the Pacc is equal to the number of bits at the input of the DAC $(m = r)$. Two major techniques are then used to implement the nonlinearity:

1. Inside the DAC which becomes nonlinear (NL-DAC) and shapes the output waveform at the same time it converts it to analog (Figure 13);
2. After the DAC which remains linear and outputs an analog triangle waveform to a final analog stage which reshapes it in the analog world. We call it an analog sine PAC (AS-PAC) (Figure 14).

All these RF-DDFSs come with a drawback: by removing either the storing in a memory or the digital calculation of the waveform samples (i.e., removing the PAC, whatever its technique from the digital part), the RF-DDFS is no longer able to generate arbitrary waveforms anymore. It generates only a few waveforms, particularly the most needed one, the sine. At the extreme, by keeping only the most significant bit (MSB) from the Pacc, a simple squared waveform at frequency $\frac{f_{c_{lk}}}{2^{n-1}}$ FCW can be obtained: the $m$ bit DAC is
no longer required and can be replaced by a simple output buffer: it is the “pulse output DDFS”). The MSB is not the only bit of phase that can be used in such a way: it is possible to use any of them, with a doubling of the frequency each time you decrease the weight of the retained bit by one.

![Figure 13](image1.png)

**Figure 13.** RF-DDFS with a nonlinear DAC (NL-DAC).

![Figure 14](image2.png)

**Figure 14.** RF-DDFS with an analog sine mapping.

In this paper, we focus our attention on silicon technologies (CMOS and BiCMOS SiGe), but we also add GaAs and InP realizations we have found in the literature when it does not impact too much the scale of the graphs. Not much fully characterized RF-DDFSs have been published over the years as shown in Figure 15, for CMOS, SiGe, InP, and GaAs technologies.

![Figure 15](image3.png)

**Figure 15.** Number of fully characterized published RF-DDFS versus year of publication.
Only published RF-DDFS with measurements at a $f_{clk}$ greater than 1 GHz were considered in this paper. In particular, DDFS “chip-set” exhibiting high output frequencies greater than 1 GHz thanks to an analog internal up-conversion stage are not considered (if $f_{clk} < 1$ GHz) as in [47]. All published standalone functions of DDFS (Pacc, PAC or DAC), even when claimed to be relevant to DDFS were also pushed aside at the profit of fully functional DDFSs. We also kept only the final journal reference for DDFSs published multiples times in conferences first. We found a total of 24 references.

RF-DDFSs of the first previously mentioned technique (with NL-DAC) were proposed, to the author’s knowledge, by [48]. It was introduced to lower the consumption, with still a constraint in the clock frequency up to only 230 MHz. A number of other successful implementations have come after [49–63]. Figure 16 shows the maximum clock frequency versus consumption for different RF-DDFSs based on NL-DAC topologies for SiGe and GaAs technologies. CMOS RF-DDFSs are plotted as well, whatever their technique. We can also cite two other RF-DDFS in InP technology: [64] for a DDFS of the same nonlinear DAC type at 24 GHz under 19.8 W and [45] for a DDFS of the initial topology (ROM-PAC) at 32 GHz under 9.45 W. Because of both their high frequency of operation and high consumption, they are not included in the graphs to keep full scale for all other references. CMOS technologies are clearly not suited for high-frequency operations compared to other technologies but obtain an honorable frequency of operation of 3.5 GHz in [65] with a quite low consumption of 601 mW. It is to be noted that this reference surprisingly still uses a digital PAC, created by an automated logic synthesizer software. This 3.5 GHz can be compared to the frequency at which today’s most microprocessors are running. Unfortunately, microprocessors maximum frequency have been almost stuck for many years now, and CMOS RF-DDFS based on synthesized logic will probably follow this tendency and will not be able to significantly increase their frequency of operation soon. Reference [66] is also a CMOS RF-DDFS working at 2.5 GHz, based on an optimized hardware implementation of the CORDIC algorithm.

Reference [67] is another example of an RF-DDFS still based on a digital PAC, working over 1 GHz, at 1.7 GHz, in a 0.35 µm SiGe technology. Its PAC, while digital is all the same simplified to convert to sine-only waveform, and the power dissipation is high as expected for a digital PAC (even simplified), at 3 W.

The second method to design RF-DDFSs (based on AS-PAC) has been proposed by McEwan et al. in [68] through behavioral simulations. The initial purpose was also to lower the consumption. The first successful measured implementation of an AS-PAC on a BiCMOS SiGe:C 0.25 µm technology was first conducted by Thuries et al. (author’s papers) in [69] for the standalone AS-PAC, and [70] for a full DDFS at 6 GHz. Between the two, McEwan et al. also published a complete DDFS in CMOS 0.35 µm but with a very limited frequency of 10 MHz [71]. After that, many other contributors implemented the same idea in more recent SiGe technologies [72–75] and obtained both high-frequency and moderate consumption DDFS. Figure 16 also shows RF-DDFSs with an AS-PAC (only SiGe at these frequencies). It is clear that this second family (AS-PAC) gives better performances in terms of both the maximum frequency and the consumption than the first (NL-DAC).
2.2.2. DDFS Figures of Merit

The $f_{\text{clk}}$ and $P_{\text{DC}}$ cannot be the only important parameters in a DDFS. To make the comparison meaningful, the technological node, the spurious free dynamic range (SFDR which define the power ratio of the fundamental signal to the strongest spurious signal in the output), the phase noise, the output power, the sizes of the accumulator ($n$) and the DAC ($m$), and the topologies (NL-DAC or AS-PAC), the frequency control word (FCW) at which measurements are conducted should also been considered. Unfortunately, all these parameters are not always given in published papers (such as output power, phase noise, integration area of the core, and not the whole chip with PADs).

As previously introduced, FoMs are largely employed to make more or less fair comparisons between the designed circuits. In the case of DDFS, there are a few FoMs in the literature. The first one is the most widely used and considers only $f_{\text{clk}}$ and $P_{\text{DC}}$ as we have shown in Section 2.2.1 until now:

$$\text{FoM}_1 = \frac{f_{\text{clk max}} [\text{GHz}]}{P_{\text{DC}} [\text{mW}]}$$

(7)

It gives the best score to DDFS which work at the highest frequency with the lowest consumption, no matter what the other parameters are, which is not very fair.

A second one, found in [56], which is less used, is:

$$\text{FoM}_2 = \frac{f_{\text{clk max}} [\text{Hz}]}{f_i [\text{Hz}]} \times 100 \%$$

(8)

and is all about frequencies ($f_i$ is the cut-off frequency of the employed devices) which is no more informative, even less than $\text{FoM}_1$ of Equation (7). Actually, it can be given in parallel to $\text{FoM}_1$, but giving multiple FoMs for the same function is against the all-in-one philosophy of FoM, and the real initial parameters should be preferred to multiple FoMs.

The spectral purity is one the main drawbacks of the DDFS, because it generates periodic waveforms on the basis of $n$ bit integer counting in the Pacc, with overflows, resulting in a mathematical period generally different to the wanted (apparent) one: it is the case each time $2^n$ is not exactly divided by FCW.

For example, with $2^n = 8$ and FCW = 3, the counting on each period of the clock ($T_{\text{clk}}$) is 0, 3, 6, 1, 4, 7, 2, 5, back to 0 with two overflows. The apparent period is $\frac{8}{3} T_{\text{clk}}$ but the true (mathematical) period is $8 T_{\text{clk}}$. The fundamental frequency at the output is then $\frac{f_{\text{clk}}}{5}$, and

Figure 16. $f_{\text{clk}}$ versus consumption $P_{\text{DC}}$ for DDFSs in (a) All-type CMOS (full scale) and (b) All-type CMOS, an NL-DAC or AS-PAC SiGe and GaAs technologies [49–59,61–63,65,66,70,72,73,75].
the main apparent output frequency is only its third harmonic: all other harmonics are also there and more or less pollute the whole spectrum, with a strong dependency to FCW.

More generally, the apparent output frequency is given by Equation (6), but the true fundamental frequency is:

\[ f_{\text{out, fund}} = \frac{f_{\text{clk}}}{2^n \cdot \text{GCD}(2^n, \text{FCW})} \]  

with GCD the greatest common divisor, and the apparent \( f_{\text{out}} \) is its \( \left[ \frac{\text{FCW}}{\text{GCD}(2^n, \text{FCW})} \right] \)th harmonic.

To these unavoidable spurious from the Pacc counting with \( 2^n \) values, one should add those due to the truncation of bits at the output of the Pacc [76]. Indeed, in an RF-DDFS, the DAC input keeps only the \( r \) most significant bits from the \( n \) (after the controlled inverter of Figure 13 or 14). These spurious are also added to the quantization noise of the DAC. This signal-to-noise ratio (SNR), in the case of a sine that we want to generate, is linked to the DAC resolution \( r \) by the well-known equation:

\[ \text{SNR [dB]} = 6.02 r + 1.76 \]  

Taking the spurious into account is performed through the SFDR and can be given in a narrow band (Nyquist-Shannon band) or in the whole spectrum. Keeping the band narrow ensures the exclusion of frequency replica around each multiple of the clock frequency, which is a legitimate behavior shared by all sampled waveforms.

The following other FoMs have been found in publications [56,59,65,73,77]:

\[ \text{FoM}_3 = \frac{f_{\text{clk}} \cdot f_{n \cdot \text{bit} \cdot \text{SFDR}[\text{dB}]} - f_{\text{DC}[W]} \cdot \text{Area}_{\text{norm}}}{\text{P}_{\text{DC}[W]}} \]  

A good FoM for a complex circuit such as the DDFS is not simple, because the Pacc, the DAC, and the PAC do not behave identically regarding power consumption, frequency of operation, and number of bits and do not contribute to the final SFDR the same way. We choose here the following definition, inspired by the previous ones in Equations (7), (13), and (14):

\[ \text{FoM} = \frac{f_{\text{clkmax}[\text{GHz}] \cdot f_{n \cdot \text{bit} \cdot \text{SFDR}[\text{dB}]} - f_{\text{DC}[W]} \cdot \text{Area}_{\text{norm}}}{\text{P}_{\text{DC}[W]}} \]
of the integration area equal to $1 - \frac{0.25}{0.35} = 28.6\%$. This shrinking coefficient is often more exact for CMOS devices than for their bipolar counterpart but still goes in the right way inside an FoM. Publications which give only the full area with no information on the core area are a bit penalized.

- The transition frequency $f_t$ is not always given in the publications; therefore, while being a parameter of interest, we do not use it.
- The FCW word is also of importance, because if it perfectly divides (null remainder) $2^n$ (e.g., for 8 bit: $2^8 = 256$), the output period is exactly the fundamental period, and the corresponding spurious disappear. However, of course, this is one of all the $n$ (e.g., 8) best cases for FCW: with all the other $2^n - n$ (e.g., 248) integer values of FCW, the remainder is again different from zero, and the spurious are there again. The FoM should reflect those numerous $(2^n - n)$ FCW worst cases that occur during real running conditions and not the few $n$ best ones. Unfortunately, this information is not always given and is not taken into account.

The main problem with an FoM is that it completely hides the range value of each parameter. By looking at Figure 17 which shows the evolution of the chosen FoM with the year and month of publication through all technologies, it is clear that CMOS RF-DDFSs are the most interesting from a pure FoM point of view. However, it should not hide that the CMOS technologies are far behind the others one from the frequency of operation point of view. Moreover, they use CMOS transistors for which the integration area is optimized, as well as the ease with which designers can increase the value of $n$, often with the automized help of CAD softwares such as in [65]. As a consequence, the smaller $f_{\text{clk max}}$ is largely compensated in the FoM by the $n$ and the $\text{Area}_{\text{norm}}$.

For these reasons, while keeping the curve on the same graph, we should avoid an “FoM-only” comparison between CMOS RF-DDFSs FoM (in blue) with RF-DDFSs from the others technologies. Giving the $f_{\text{clk max}}$ a greater proportion than the $\text{Area}_{\text{norm}}$ and/or $n$ in Equation (15) could also help.

![Figure 17. Retained FoM (Equation (15)) versus year and month of publication [45,49–67,70,72,73,75].](image)

CMOS are the main technologies used for the last published DDFSs with the highest available FoMs. Unfortunately, at the same time, they are still now far behind regarding the $f_{\text{clk max}}$ (Figure 16). Previously, SiGe technologies have shown the best results for designing RF-DDFSs since 2005, but have been less used in the last decade. Nevertheless, they keep undeniable advantages on all performances while sharing with pure CMOS technologies the CAD approach on their CMOS components, which should help in designing some critical digital parts (such as optimized Pacc with parallel/pipelined approaches). Moreover, they offer access to high-performance HBT transistors to make RF-aware topologies such as AS-PAC able to work at very high frequency together with offering better SFDR performances.
3. Mixers

The mixer performs frequency translation by multiplying baseband, IF or RF signal with LO as illustrated in Figure 1 in receiving configuration. As the ideal multiplication operator is difficult to achieve in practice, a nonlinearity or a switch driven by LO signal is employed to bring it out. From the point of view of the RF-IF signal path, the circuit should be as linear as possible to avoid corrupting the frequency-translated information. Hence, a mixer is characterized by a conversion gain and by a noise figure (NF) at a given LO power or voltage. Its level of linearity is evaluated through input/output 1 dB compression point (I/OCP) and 3rd order input/output intercept point (I/OIP3). Because switching or driving nonlinearity adds a lot of undesired tones at circuit ends, balanced architectures are preferred, when possible, to clean up the signals and improve port-to-port isolation.

During the 1990s, when this survey starts, the only silicon-based mixers exceeding 10 GHz employ SiGe transistors [80,81]. Bipolar mixers remain under 5 GHz [82] while CMOS ones catch up to GHz [83,84]. The original vertical Gilbert cell is employed to demonstrate BJT and SiGe HBT frequency capabilities, while CMOS counterparts are integrated in current switching passive or sampling mixers. In what follows, the discussion focuses on the evolution over time of the comparative performances of the two families of mixers that are the Gilbert cell and its derivatives, as well as the passive mixers, which also incorporates several variants (voltage or current conveyors and sampling mixers). Unlike the previous circuits, the use of FoM is not very widespread in the case of mixers. Indeed, the complexity of the circuit makes it more difficult to characterize, and all the necessary information is not always available to compare the solutions with respect to each other.

Figures 18 and 19 plot publication timeline regarding technological nodes, circuits architectures, and active devices, as well as RF operating frequencies. The most significant references featuring RF frequencies mainly comprised between 10 and 100 GHz have been selected from the literature, i.e., those which introduce new ideas, report state-of-the-art performances, and provide sufficient detail to allow meaningful comparisons with other works.

These figures show to what extent applications are driving technological developments with local multipoint distribution service (LMDS) or multipoint video distribution system (MVDS) between 10 and 40 GHz in the 2000s, then the 24 GHz band initially planned for automotive radar systems until 2010 before moving to the 77 GHz band, high-data rate wireless communications (WPAN and outdoor point-to-point links) operating at 60 GHz from 2007, and more recently the 24–40 GHz and even higher bands targeting 5G. Unsurprisingly, SiGe BiCMOS technologies drove the trend until process size reduction
allowed CMOS devices to compete with SiGe, at least in frequency, starting in the mid-2000s. CMOS technologies have gradually established themselves at all frequencies up to 100 GHz. The performance offered is sufficient for the majority of applications. However, SiGe remains relevant in some applications, i.e., when high output power is required, such as in up-converters targeting mm-wave 5G transmitters [85–87].

Figure 19. Mixers technological trends: technological node versus RF operating frequency [81–110].

Regarding linearity, passive mixers are also well known for their excellent behavior which brings some welcome degrees of freedom in the design of LNA-mixer front-ends. Their conversion losses allow IIP3 and ICP to reach much higher values than with Gilbert mixers. However, to compare the true potential of one or the other of these solutions, output-referenced data are more relevant as they do not depend on conversion gain. OCP is chosen as an indicator of linearity in the following discussion as too few papers present linearity in terms of IP3. The next figure reports OCP of various mixers plotted against technological node (Figure 20a) and frequency (Figure 20b). Only mixers without output amplifier are considered to avoid unfair comparisons or mixers employing unity-gain buffer, assuming that the latter does not influence mixer’s OCP.

The best OCPs are achieved by Gilbert mixers and particularly SiGe-based ones [86,88,89]. High-voltage supplies allow SiGe mixers to deliver more output power than CMOS. They also outperform CMOS mixers in most performance metrics thanks to the better high-frequency gain and the lower noise of the HBT but at the cost of increased power consumption [90]. For CMOS Gilbert mixers, there is more to say. The Gilbert Mixer is an all-in-one vertically integrated circuit embedding mixing switches inside an amplifier, allowing the circuit to provide conversion gain. Two factors restrict its linearity: the transconductance amplifier saturation when input voltage exceeds a few $U_T$, and the output voltage swing limitation due to voltage headroom of tail current, differential amplifier and mixing stages. When CMOS versions do not deviate much from Gilbert’s original design, OCP values seem to stay well behind SiGe [87,88]. However, improvements allowing CMOS to come closer to SiGe are possible by combining several linearization techniques. Among them, the current bleeding technique helps in reducing the current flowing through the mixing quad and load resistors [91]. References [92,93] use this technique and replace the original input differential amplifier by more linear single-ended (SE) amplifiers. Folded architecture is also used to allow separate tuning of bias currents and to increase output voltage swing [94]. Another approach called multiple gated transistor adds transistors around the main transconductance amplifier to cancel out IM3 tones [95,96].

Figure 20b shows no clear trend of OCPs as a function of frequency or technological node. Except for some low values resulting from an assumed trade-off in a very low
power context [97,98], passive mixers appear to offer comparable OCPs to Gilbert mixers when one would have thought to see them above. However, the best achievements do not necessarily appear in this survey. Virtually all of the standalone passive mixers shown are pumped by an external RF source that delivers a sinusoidal signal, which clearly does not optimize linearity. Moreover, passive mixers are more often embedded in much larger works with the recent technological nodes [99,100]. A passive mixer comes in different forms depending on whether a power, voltage, or current transfer is desired. Standalone passive mixers designed to reach low impedance matching (typ. 50 Ω) provide most of the available data, but they may not reach the best linearity due to large mixing devices $v_{DS}$ swing. Voltage and current switching mixers (i.e., driven by an LO square voltage) intend to solve this problem but are typically integrated into front-ends that provide the required set of impedances to the RF and IF ends of the mixer as well as a square voltage to the LO end. It is then difficult to retrieve the performance of the mixer alone [99–101]. However, the best OCPs shown in Figure 20 among passive mixers (−2 and −3 dBm) are attributed to two voltage passive mixers [102,103] loaded by high input impedance unity-gain source followers.

The LO power ($P_{LO}$) driving different classes of mixers is plotted in Figure 21 against technological node, and it tends to decrease with channel length shrinking and frequency (not shown). Circuits with LO buffer have been excluded from these plots. Half of the remaining papers include a passive balun on the LO access which generates an average increase of 0.5 dB on $P_{LO}$. The larger LO drive usually required for passive mixers compared to Gilbert mixers does not stand out clearly. However, it becomes a bit more obvious in Figure 22 when OCP is plotted versus $P_{LO}$. If we exclude the ultra low power mixers from [97,98], the excess power required by a passive mixer is 5–10 dB more than Gilbert mixers for comparable OCPs. This difference, visible for technological nodes larger than 0.13 μm in Figure 21, vanishes with the latest CMOS technologies where lower gate-source voltage and therefore lower $P_{LO}$ is needed to reach similar $r_{ON}$. On these nodes, $P_{LO}$ ranges become similar for passive and Gilbert mixers for OCPs around 0 dBm [103].

![Figure 20](image_url)

**Figure 20.** OCP of Gilbert and passive mixers including their respective derivative any technology combined: (a) OCP versus technological node and (b) OCP versus RF operating frequency.
Figure 21. $P_{LO}$ plotted versus technological node for Gilbert and passive mixers.

Figure 22. OCP versus $P_{LO}$.

The LO feedthrough is another widely shared data, allowing comparison of LO-to-RF isolation between mixers. Published data in the 10–140 GHz range are reported in Figure 23. Single-balanced (SB) papers are separated from double-balanced (DB) ones and from Gilbert cell derivatives using special feedthrough reduction techniques [104–107]. Such techniques often involve inductors to resonate with parasitic capacitors at mixing pairs common nodes. They also tend to improve noise and linearity but at the expense of a reduced bandwidth. Apart from these particular circuits, no noticeable difference exists between passive and active mixers. Taking care of the layout symmetry is enough to lead to LO-to-RF isolation in the 30–40 dB range. Passive SB mixers [108] can also bring isolation levels on the same order as their DB counterparts [102,103], which can lead to interesting design simplifications in some specific cases, e.g., in I/Q direct conversion receivers.
Figure 23. LO-to-RF isolation versus frequency.

The DSB noise figure (NF) is shown in Figure 24 versus frequency. As might be expected, Gilbert mixers and their variants are more suited to provide low NF than power-matched passive mixers, knowing that conversion losses convert into noise. A better noise performance is however possible using voltage or current switching mixer when LO voltage duty cycle is lower than 50% to reduce conversion losses. This approach, widely used for applications located in the low end of the RF spectrum \([111–113]\), is reaching millimeter-wave frequencies \([103,110]\). In [110] (author’s paper), an NF of 6.3 dB is obtained at 19 GHz by a voltage sampling mixer. This result contains the noise contributions of switching devices but also of the baseband amplifier, including baseband amplifier contribution.

4. Discussion and Conclusions

From the previous sections, a large review is proposed for the frequency synthesis of RF signal and frequency conversion. For each of these functions, FoMs or main electrical parameters were presented and discussed to fairly compare the designs over the last two decades (i.e., from the first RF circuit designs). Concerning the RF signal generation, first, it can be noticed that the frequency synthesis based on the VCO (embedded in the final PLL)
and on the DDFS appear to be definitively complementary and not really in competition with each other. Their main advantages do not really conflict with each other, and high frequency is achieved with RF VCOs while a high level of integration (small area) and reconfigurability is to the advantage of DDFS. Then, the initial choice strongly depends on the targeted first order constraint.

For its part, DDFS provides wide frequency range but only up to a few GHz above 10 GHz when using SiGe technologies, these former ones gaining access to higher-frequency ranges (with \( f_t \) and \( f_{\text{max}} \) of the latest technologies close to the THz!). On their side, DDFS based on CMOS are frequency limited, even when considering smaller CMOS nodes as the transition frequency \( f_t \) collapses for gate length below 28 nm [114]. As a consequence of the frequency limitation, the HF circuit performance scaling with technological node also peaks at 28 nm for VCOs phase noise, as evoked in [115]. Another strong advantage of the DDFS structure is that it enables simple and direct frequency/phase/amplitude modulations without the use of any mixer needed in an analog structure (PLL+mixer). Then, the architecture of a digital structure is, in theory, more flexible and reconfigurable.

By presenting itself as the only possible alternative for the synthesis of a sine-type signal at very high frequency (the silicon DDFS remaining below 20 GHz at the time of publication), the VCO results from a set of compromises. From all the presented VCO structures, it is evidenced that the lowest phase noise does not necessarily coincide with the best FoM as one might legitimately believe when it comes to frequency synthesis at high spectral purity. Achieving a large tuning range of high purity VCO is at the expense of multiple VCOs high \( Q \)-factor design (and then larger dice area). Other different parameters are weighted in these FoM, one of them concerning the dynamic power that is used to feed the mixer LO access.

Thus, the mixer design is closely bound to the PLL (VCO outputs), and the collective design of the VCO with the mixer should be considered as early as possible in the design process. First, because several phases (typ. 0°, 90°, 180°, and 270°) of the same signal are required for the proper operation of the receiver’s frequency translation and image rejection and because differential LO signals help to reject LO residuals on the RF and IF ports. Secondly, the LO voltage waveform must be tailored to the chosen mixer topology to optimize its performance. A square signal with sharp transitions is for example desirable, mainly to avoid noise issues in Gilbert mixers and linearity issues in passive mixers. As this approach is hardly applicable to millimeter-wave frequencies, one solution to reduce the switching transition times is by increasing the amplitude of a nearly sinusoidal LO signal. However, in the case of a CMOS Gilbert mixer, LO voltage amplitude must remain sufficiently low to prevent the mixing transistors from entering the triode region and thus degrading the linearity. For switching passive mixers, a rail-to-rail voltage swing optimizes the conversion losses and noise figure. Very recently, a nearly square wave signal of 1.2\( V_{p-p} \) has been demonstrated up to 35 GHz by cascading several fast inverters in [100] and using a 28 nm CMOS node. As a low duty cycle LO waveform is too difficult to achieve at these frequencies, it is possible to mimic a low duty cycle switch by using a cascade of two MOS switches driven by two time-shifted square wave signals. This approach has been successfully implemented by the authors at 26 GHz using a 28 nm FD-SOI CMOS process to build a subharmonic sampling mixer operating at an RF frequency of 77 GHz [116].

At last, it is obvious that silicon technologies offer a variety of unparalleled functions and performances, with a very strong potential for integrating analog and digital functions. Many investigations are still going on to improve both the technology and the circuit topology. A decade before, the use or FBAR opened the way to very low phase noise at fixed frequencies [117,118], and it could be considered as an efficient alternative to low \( Q \)-factor 2D inductors to design VCOs if associated with high \( Q \)-factor varactor. Beyond the functions mentioned in this article, we can also evoke the derivative functions used in chips dedicated to active antennas (AESA) for telecommunications and Radar, such as multifunction chips (corechip) [119], and many are the fully integrated TxRx realizations which demonstrate the potential of these technologies [10]. The applications are numer-
ous for low-cost applications markets such as automotive, industrial, or consumer IoT, 5G [120,121] or Radar applications [122,123]. The strength of silicon-based technologies is that they meet the coexisting design parameters concerning the electrical performances, the miniaturization and the cost of a technological process which are essential for large market production as well as highly integrated modules dedicated to high-frequency applications (bricks and tiles for RF modules). However, it should be noted that the increase in frequency (reduction in size) is obtained at the expense of the cost of the chip linked to the complexity of the technological process.

**Author Contributions:** Conceptualization, J.-G.T., É.T. and C.V.; methodology, J.-G.T., É.T. and C.V.; formal analysis, J.-G.T., É.T. and C.V.; writing—original draft preparation, J.-G.T., É.T. and C.V. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Pengelly, R.; Turner, J. Monolithic Broadband GaAs F.E.T Amplifiers. *Electron. Lett.* 1976, 12, 251. [CrossRef]
2. Pengelly, R. Integrated Microwave Transistor Amplifiers. *Electron. Power* 1976, 22, 449. [CrossRef]
3. Harame, D.; Ahlgren, D.; Coolbaugh, D.; Dunn, J.; Freeman, G.; Gillis, J.; Groves, R.; Henderson, G.; Johnson, R.; Joseph, A.; et al. Current Status and Future Trends of SiGe BiCMOS Technology. *IEEE Trans. Electron Devices* 2001, 48, 2575–2594. [CrossRef]
4. Chevalier, P.; Liebl, W.; Rücker, H.; Gauthier, A.; Manger, D.; Heinemann, B.; Avenier, G.; Böck, J. SiGe BiCMOS Current Status and Future Trends in Europe. In *2018 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS)*; IEEE: New York, NY, USA, 2018; pp. 64–71. [CrossRef]
5. Schroter, M.; Boeck, J.; d’Alessandro, V.; Fregonese, S.; Heinemann, B.; Jungemann, C.; Liang, W.; Kamrani, H.; Mukherjee, A.; Pawlak, A.; et al. The EU DOTSEVEN Project: Overview and Results. In Proceedings of the 2016 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Austin, TX, USA, 23–26 October 2016. [CrossRef]
6. Gauthier, A.; Aouimeur, W.; Okada, E.; Guitard, N.; Chevalier, P.; Gaquière, C. A 30.1 mW/μm² SiGe:C HBT Featuring an Implanted Collector in a 55-nm CMOS Node. *IEEE Electron Device Lett.* 2020, 41, 12–14. [CrossRef]
7. Chappell, W. Briefing Prepared for T-MUSIC Proposer’s Day. 2019. Available online: https://www.darpa.mil/attachments/T-MUSIC_ProposersDay_Presentations_Combined.pdf (accessed on 7 December 2021).
8. Chevalier, P.; Schröter, M.; Bolognesi, C.R.; d’Alessandro, V.; Alexandrova, M.; Böck, J.; Flückiger, R.; Fregonese, S.; Heinemann, B.; Jungemann, C.; et al. Si/SiGe:C and InP/GaAsSb Heterojunction Bipolar Transistors for THz Applications. *Proc. IEEE 2017, 105, 1035–1050. [CrossRef]
9. Tartarin, J.G. Non-Destructive Techniques for Evaluating the Reliability of High Frequency Active Devices. *Microelectron. Reliab.* 2019, 100–101, 113359. [CrossRef]
10. Ghazinour; Wennekers; Schmidt; Yi, Y.; Reuter; Teplik. A Fully-Monolithic SiGe-BiCMOS Transceiver Chip for 24 GHz Applications. In Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, Toulouse, France, 28–30 September 2003; pp. 181–184. [CrossRef]
11. Moquillon, L.; Garcia, P.; Pruvost, S.; Le Tual, S.; Marchetti, M.; Chabert, L.; Bertholet, N.; Scuderì, A.; Scaccianoce, S.; Serratore, A.; et al. Low-Cost Fully Integrated BiCMOS Transceiver for Pulsed 24-GHz Automotive Radar Sensors. In Proceedings of the 2008 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 21–24 September 2008; pp. 475–478. [CrossRef]
12. Bryllert, T.; Gunnarsson, S.E.; Zirath, H.; Yan, Y.; Vasiliev, V. A 110–170 GHz Transceiver in 130 nm SiGe BiCMOS Technology for FMCW Applications. In *Millimetre Wave and Terahertz Sensors and Technology XI*; Salmon, N.A., Gumbmann, F., Eds.; SPIE: Berlin, Germany, 2018; p. 16. [CrossRef]
13. Leeson, D. A Simple Model of Feedback Oscillator Noise Spectrum. *Proc. IEEE 1966, 54, 329–330. [CrossRef]
14. Andreani, P.; Fard, A. More on the 1/f² Phase Noise Performance of CMOS Differential-Pair LC-Tank Oscillators. *IEEE J. Solid-State Circuits* 2006, 41, 2703–2712. [CrossRef]
15. Ponton, D.; Knoblinger, G.; Rothmeier, A.; Tiebout, M.; Fulde, M.; Palesti, P. Assessment of the Impact of Technology Scaling on the Performance of LC-VCOS. In Proceedings of the ESSCIRC, Athens, Greece, 14–18 September 2009; IEEE: Athens, Greece, 2009; pp. 364–367. [CrossRef]
16. Tartarin, J.G.; Wong, K.; Tournier, É.; Llopis, O. X-Band and K-Band Low-Phase-Noise VCOs Using SiGe BiCMOS Technology. In Proceedings of the International SiGe Technology and Device Meeting, Princeton, NJ, USA, 15–17 May 2006. [CrossRef]
17. Yang, Z.Y.; Chen, R.Y. High-Performance Low-Cost Dual 15 GHz/30 GHz CMOS LC Voltage-Controlled Oscillator. *IEEE Microw. Wirel. Components Lett.* 2016, 26, 714–716. [CrossRef]
18. Peng, Z.; Hou, D.; Chen, J.; Xiang, Y.; Hong, W. A 28 GHz Low Phase-Noise Colpitts VCO with Wide Tuning-Range in SiGe Technology. In Proceedings of the 2018 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Melbourne, Australia, 15–17 August 2018. [CrossRef]
19. Wong, W.; Cibiel, G.; Tartarin, J.G.; Tournerie, É.; Plana, R.; Llopis, O. X Band BiCMOS SiGe 0.35 μm Voltage Controlled Oscillator in Parallel and Reflection Topology and External Phase Noise Improvement Solution. In Proceedings of the IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Philadelphia, PA, USA, 8–10 June 2003; pp. 281–284. [CrossRef]

20. Zou, Q.; Ma, K.; Yeo, K.S. A Low Phase Noise and Wide Tuning Range Millimeter-Wave VCO Using Switchable Coupled VCO Cores. *IEEE Trans. Circuits Syst. Regul. Pap.* **2015**, *62*, 554–563. [CrossRef]

21. Plouchart, J.O.; Ferriss, M.; Sadhu, B.; Sanduleanu, M.; Parker, B.; Reynolds, S. A 73.9–83.5 GHz Synthesizer with Wideband RF/Microwave PLL Fractional/Integer Frequency Synthesizer with Integrated VCOs and LDOs. *STMicroelectronics*. In *Proceedings of the 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, Seattle, WA, USA, 2–4 June 2013; pp. 123–126. [CrossRef]

22. Wu, Q.; Quach, T.; Mattamana, A.; Elabd, S.; Dooley, S.R.; McCoy, J.J.; Orlando, P.L.; Creech, G.L.; Khalil, W. A 10 mW 37.8 GHz Current-Redistribution BiCMOS VCO with an Average FOMT of −193.5 dBc/Hz. In *Proceedings of the 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, San Francisco, CA, USA, 17–21 February 2013; pp. 150–151. [CrossRef]

23. Lee, C.; Yao, T.; Mangan, A.; Yau, K.; Copeland, M.; Voinigescu, S. SiGe BiCMOS 65-GHz BPSK Transmitter and 30 to 122 GHz LC-Varactor VCOs with up to 21% Tuning Range. In Proceedings of the IEEE Compound Semiconductor Integrated Circuit Symposium, Monterey, CA, USA, 24–27 September 2003; pp. 179–182. [CrossRef]

24. Djemel, K.; Aloulou, R.; Cordeau, D.; Mnif, H.; Paillot, J.M.; Loulou, M. Design, Optimization and Implementation of a New Low Phase Noise 2.4 GHz Differential Push-Push VCO in a 0.25 μm BiCMOS SiGe:C Technology. In *Proceedings of the 2020 IEEE International Conference on Design Test of Integrated Micro Nano—Systems (DTS)*, Hammamet, Tunisia, 7–10 June 2020. [CrossRef]

25. Kuhnert, H.; Heinrich, W. Coplanar SiGe VCO MMICs beyond 20 GHz. In *Proceedings of the 2001 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Ann Arbor, MI, USA, 12–14 September 2001; pp. 231–233. [CrossRef]

26. Liu, S.; Sun, D.; Ding, R.; Huang, S.; Zhu, Z. High-Efficiency Class-C LC-VCO With AFC-Based Phase Noise Compensation. *IEEE Microw. Wirel. Components Lett.* **2018**, *28*, 1125–1127. [CrossRef]

27. Song, J.H.; Kim, B.S.; Nam, S. An Adaptively Biased Class-C VCO With a Self-Turn-Off Auxiliary Class-B Pair for Fast and Robust Startup. *IEEE Microw. Wirel. Components Lett.* **2016**, *26*, 34–36. [CrossRef]

28. Xu, X.; Sugira, T.; Yoshimasu, T. A 0.3 V -190.2 dBc/Hz FoM 14-GHz Band LC-VCO IC with Harmonic Tuned LC Tank in 56-nm SOI CMOS. In *Proceedings of the 2018 13th European Microwave Integrated Circuits Conference (EuMIC)*, Madrid, Spain, 23–25 September 2018; pp. 202–205. [CrossRef]

29. Forsberg, T.; Wernehag, J.; Sjöland, H.; Törnänen, M. Two Ultra-Low Power mm-Wave Push-Pull VCOs in FD-SOI CMOS. In *Proceedings of the 2018 Asia—Pacific Microwave Conference (APMC)*, Kyoto, Japan, 6–9 November 2018; pp. 1130–1132. [CrossRef]

30. Soyuer, M.; Burghartz, J.; Ainspan, H.; Jenkins, K.; Xiao, P.; Shahani, A.; Dolan, M.; Hrame, D. An 11-GHz 3-V SiGe Voltage-Controlled Oscillator with Integrated Resonator. In *Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting*, Minneapolis, MN, USA, 29 September–1 October 1996; pp. 169–172. [CrossRef]

31. Sapone, G.; Ragone, E.; Italia, A.; Palmisano, G. A 0.13 μm SiGe BiCMOS Colpitts-Based VCO for W-Band Radar Transmitters. *IEEE Trans. Microw. Theory Tech.* **2013**, *61*, 185–194. [CrossRef]

32. Levinger, R.; Katz, O.; Vovnoboy, J.; Ben-Yishay, R.; Elad, D. A K-Band Low Phase Noise and High Gain Gm Boosted Colpitts VCO for 76–81 GHz FMCW Radar Applications. In *Proceedings of the 2015 IEEE MTT-S International Microwave Symposium (IMS)*, San Francisco, CA, USA, 22–27 May 2016. [CrossRef]

33. Analog Devices. 14.7–15.4 GHz Phase Locked Oscillator. In *Datasheet HMC535*: Analog Devices: Norwood, MA, USA, 2016. Available online: https://www.analog.com/media/en/technical-documentation/data-sheets/hmc535.pdf (accessed on 8 December 2021).

34. Analog Devices. 12.17 GHz to 13.33 GHz MMIC VCO with Half Frequency Output. In *Datasheet HMC1167*: Analog Devices: Norwood, MA, USA, 2016. Available online: https://www.analog.com/media/en/technical-documentation/data-sheets/hmc1167.pdf (accessed on 7 December 2021).

35. TriQuint. 12.5–13.5 GHz VCO with Divide by 2. In *Datasheet TGV2529-SM*, TGV2529-SM; TriQuint: Hillsboro, OR, USA, 2012. Available online: http://www.qorvo.com/products/d/da005179 (accessed on 7 December 2021).

36. STMicroelectronics. Wideband RF/Microwave PLL Fractional/Integer Frequency Synthesizer with Integrated VCOs and LDOs. In *Datasheet STuW81300*; STMicroelectronics: Geneva, Switzerland, 2019. Available online: https://www.st.com/resource/en/datasheet/stuw81300.pdf (accessed on 7 December 2021).

37. Infineon. Silicon Germanium 24 GHz Radar Transceiver MMIC. In *Datasheet BGT24LTR11N16*; Infineon: Neubiberg, Germany, 2018. Available online: https://www.infineon.com/cms/en/product/sensor/radar-sensors/radar-sensors-for-iot/24ghz-radar/bgt24ltr11n16/ (accessed on 7 December 2021).

38. Infineon. BGT70: Single-Chip SiGe Transceiver Chipset for E-Band Backhaul Applications from 71 to 76 GHz. In *Application Note AN377*; Infineon: Neubiberg, Germany, 2014. Available online: https://www.infineon.com/cms/en/product/RF-wireless-control/mmw-backhaul-and-fronthaul/bgt70/ (accessed on 7 December 2021).

39. RFMD. 9.8GHz to 11.3GHz MMIC VCO with F0/2 and F0/4 Outputs. In *Datasheet RFVC1843-RFMD-datasheet-10853657*; RFMD: Greensboro, NC, USA, 2006. Available online: https://datasheet.octopart.com/RFVC1843-RFMD-datasheet-10853657.pdf (accessed on 7 December 2021).

Available online: http://www.qorvo.com/products/d/da005179 (accessed on 7 December 2021).
40. Qorvo. 85-4200 MHz Wideband Synthesizer/VCO with Integrated 6 GHz RF Mixer. In Datasheet RFFC5071A; Qorvo: Greensboro, NC, USA, 2019. Available online: https://www.qorvo.com/products/p/RFFC5071A (accessed on 7 December 2021).
41. Quemerais, T.; Gloria, D.; Golanski, D.; Bounov, S. High-Q MOS Varactors for Millimeter-Wave Applications in CMOS 28-nm FDSOI. IEEE Electron Device Lett. 2015, 36, 87–89. [CrossRef]
42. Kim, H.J.; Bowrothu, R.; Lee, W.; Yoon, Y.K. Ultra-High Q-Factor Through Fused-Silica Via (TFV) Integrated 3D Solenoid Inductor for Millimeter Wave Applications. In Proceedings of the 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 1–4 June 2021; pp. 1187–1192. [CrossRef]
43. Cayron, A.; Viallon, C.; Bushueva, O.; Ghannam, A.; Parra, T. High-Performance Compact 3-D Solenoids for RF Applications. IEEE Microw. Wirel. Components Lett. 2018, 28, 479–481. [CrossRef]
44. Tierney, J.; Rader, C.; Gold, B. A Digital Frequency Synthesizer. Audio Electroacoust. IEEE Trans. 1971, 19, 48–57. [CrossRef]
45. Turner, S.; Kotecki, D. Direct Digital Synthesizer with Sine-Weighted DAC at 32-GHz Clock Frequency in InP DHBT Technology. IEEE J. Solid-State Circuits 2006, 41, 2284–2290. [CrossRef]
46. Langlois, J.P.; Al-Khalili, D. Phase to Sinusoid Amplitude Conversion Techniques for Direct Digital Frequency Synthesis. Circuits Devices Syst. IEEE Proc. 2005, 151, 519–528. [CrossRef]
47. Yamagishi, A.; Ishikawa, M.; Tsukahara, T. A 2-V, 2-GHz Low-Power Direct Digital Frequency Synthesizer Chip-Set for Wireless Communication. Solid-State Circuits IEEE J. 1998, 33, 210–217. [CrossRef]
48. Mortezapour, S.; Lee, E. Design of Low-Power ROM-Less Direct Digital Frequency Synthesizer Using Nonlinear Digital-to-Analog Converter. IEEE J. Solid-State Circuits 1999, 34, 1350–1359. [CrossRef]
49. Yu, X.; Dai, F.F.; Irwin, J.D.; Jaeger, R.C. A 12 GHz 1.9 W Direct Digital Synthesizer MMIC Implemented in 0.18 μm SiGe BiCMOS Technology. IEEE J. Solid-State Circuits 2008, 43, 1384–1393. [CrossRef]
50. Yoo, T.; Yeho, H.C.; Jung, Y.H.; Cho, S.J.; Kim, Y.S.; Kang, S.M.; Baek, K.H. A 2 GHz 130 mW Direct-Digital Frequency Synthesizer With a Nonlinear DAC in 55 nm CMOS. IEEE J. Solid-State Circuits 2014, 49, 2976–2989. [CrossRef]
51. Yuan, L.; Zhang, Q.; Shi, Y. A 2 GHz Direct Frequency Synthesizer Based on Multi-Channel Structure. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS) , Lisbon, Portugal, 24–27 May 2015; pp. 3064–3067. [CrossRef]
52. Yu, X.; Dai, F.; Shi, Y.; Zhu, R. 2 GHz 8-Bit CMOS ROM-Less Direct Digital Frequency Synthesizer. In Proceedings of the 2005 IEEE International Symposium on Circuits and Systems, Kobe, Japan, 23–26 May 2005; Volume 5, pp. 4397–4400. [CrossRef]
53. Yu, X.; Dail, F.F.; Yang, D.; Kakani, V.; Irwin, J.D.; Jaeger, R.C. A 9-Bit 9.6GHz 1.9W Direct Digital Synthesizer RFIC Implemented in 0.18 μm SiGe BiCMOS Technology. In Proceedings of the 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Honolulu, HI, USA, 3–5 June 2007; pp. 241–244. [CrossRef]
54. Yu, X.; Dail, F.F.; Yang, D.; Kakani, V.; Irwin, J.D.; Jaeger, R.C. A 9-Bit 6.3GHz 2.5W Quadrature Direct Digital Synthesizer MMIC. In Proceedings of the 2007 IEEE Symposium on VLSI Circuits, Kyoto, Japan, 14–16 June 2007; pp. 52–53. [CrossRef]
55. Geng, X.; Dai, F.; Irwin, J.; Jaeger, R. A 9-Bit 2.9 GHz Direct Digital Synthesizer MMIC with Direct Digital Frequency and Phase Modulations. In Proceedings of the 2009 IEEE MTT-S International Microwave Symposium Digest, Boston, MA, USA, 7–12 June 2009; pp. 1125–1128. [CrossRef]
56. Chen, J.H.; Kuo, C.C.; Hsin, Y.M.; Wang, H. A 15–50 GHz Broadband Resistive FET Ring Mixer Using 0.18 μm CMOS Technology. In Proceedings of the 2010 IEEE MTT-S International Microwave Symposium, Anaheim, CA, USA, 23–28 May 2010; pp. 784–787. [CrossRef]
57. Wu, D.; Chen, G.; Chen, J.; Liu, X.; Zhao, L.; Jin, Z. A 6GHz Direct Digital Synthesizer MMIC with Nonlinear DAC and Wave Correction ROM. In Proceedings of the 2010 IEEE Radio Frequency Integrated Circuits Symposium, Anaheim, CA, USA, 23–25 May 2010; pp. 421–424. [CrossRef]
58. Geng, X.; Dai, F.; Irwin, J.; Jaeger, R. 24-Bit 5.0 GHz Direct Digital Synthesizer RFIC with Direct Digital Modulations in 0.13 μm SiGe BiCMOS Technology. IEEE J. Solid-State Circuits 2010, 45, 944–954. [CrossRef]
59. Geng, X.; Dai, F.; Irwin, J.; Jaeger, R. An 11-Bit 8.6 GHz Direct Digital Synthesizer MMIC with 10-Bit Segmented Sine-Weighted DAC. IEEE J. Solid-State Circuits 2010, 45, 300–313. [CrossRef]
60. Li, X.; Zhang, Y.; Wang, Z.; Zhang, Y.; Zhang, M.; Cheng, W.; Gao, H. A 14- GHz 8-Bit Direct Digital Synthesizer in InP DHBT Technology. In Proceedings of the 2019 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Nanjing, China, 28–30 August 2019. [CrossRef]
61. Yeoh, H.C.; Jung, J.H.; Jung, Y.H.; Baek, K.H. A 1.3- GHz 350–mW Hybrid Direct Digital Frequency Synthesizer in 90-nm CMOS. IEEE J. Solid-State Circuits 2010, 45, 1845–1855. [CrossRef]
62. Guo, T.; Tang, K.; Zheng, Y. A 1GHz Configurable Chirp Modulation Direct Digital Frequency Synthesizer in 65nm CMOS. In Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 22–28 May 2021. [CrossRef]
63. Guo, X.; Wu, D.; Zhou, L.; Liu, H.; Wu, J.; Liu, X. A 2- GHz 32-Bit ROM-Based Direct-Digital Frequency Synthesizer in 0.13 Mm CMOS. Analog. Integr. Circuits Signal Process. 2018, 94, 127–138. [CrossRef]
64. Turner, S.; Chan, R.; Feng, J. ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology. IEEE Microw. Wireless Compon. Lett. 2008, 18, 566–568. [CrossRef]
65. Martinez Alonso, A.; Miyahara, M.; Matsuzawa, A. A 12.8-nS-Latency DDFS MMIC With Frequency, Phase, and Amplitude Modulations in 65-nm CMOS. IEEE J. Solid-State Circuits 2018, 53, 2840–2849. [CrossRef]
66. Jun-an, Z.; Guangjun, L.; Ruitao, Z.; Jiaoxue, L.; Yafeng, W.; Bo, Y. A 2.5-GHz Direct Digital Frequency Synthesizer in 0.18 μm CMOS. Analog. Integr. Circuits Signal Process. 2015, 82, 369–379. [CrossRef]

67. Baek, K.H.; Merlo, E.; Choe, M.J.; Yen, A.; Sahrling, M. A 1.7-GHz 3V Direct Digital Frequency Synthesizer with an on-Chip DAC in 0.35μm SiGe BiCMOS. In Proceedings of the ISSCC, 2005 IEEE International Digest of Technical Papers, Solid-State Circuits Conference, San Francisco, CA, USA, 6–10 February 2005; Volume 1, pp. 114–158. [CrossRef]

68. McEwan, A.; Collins, S. Analogue Interpolation Based Direct Digital Frequency Synthesis. In Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS’03), Bangkok, Thailand, 25–28 May 2003; Volume 1, pp. 1–621. [CrossRef]

69. Thuries, S.; Tournier, É. A DDS-Oriented Phase-to-Amplitude Converter Using a SiGe:C Bipolar Transistors Differential Pair. In Proceedings of the 2005 IEEE International Workshop on Radio-Frequency Integration Technology: Integrated Circuits for Wideband Communication and Wireless Sensor Networks, Singapore, 30 November–2 December 2005; pp. 211–214. [CrossRef]

70. Thuries, S.; Tournier, É; Cathelin, A.; Godet, S.; Graffeuil, J. A 6-GHz Low-Power BiCMOS SiGe:C 0.25 μm Direct Digital Synthesizer. IEEE Microw. Wireless Compon. Lett 2008, 18, 46–48. [CrossRef]

71. McEwan, A.; Collins, S. Direct Digital-Frequency Synthesis by Analog Interpolation. Circuits Syst. II Express Briefs IEEE Trans. 2006, 53, 1294–1298. [CrossRef]

72. Laemmle, B.; Wagner, C.; Knapp, H.; Jaeger, H.; Maurer, L.; Weigel, R. A Differential Pair-Based Direct Digital Synthesizer MMIC with 16.8-GHz Clock and 488-mW Power Consumption. IEEE Trans. Microw. Theory Technol. 2010, 58, 1375–1383. [CrossRef]

73. Yang, C.Y.; Weng, J.H.; Chang, H.Y. A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35 μm SiGe BiCMOS. IEEE J. Solid-State Circuits 2011, 46, 2064–2072. [CrossRef]

74. Jensen, B.; Khafaji, M.; Johansen, T.; Krozer, V.; Scheytt, J. Twelve-Bit 20-GHz Reduced Size Pipeline Accumulator in 0.25 μm SiGe:C Technology for Direct Digital Synthesizer Applications. IET Circuits, Devices Syst. 2012, 6, 19–27. [CrossRef]

75. Shrestha, A.; Moll, J.; Raemer, A.; Hrobak, M.; Krozer, V. 20 GHz Clock Frequency ROM-Less Direct Digital Synthesizer Comprising Unique Phase Control Unit in 0.25 μm SiGe Technology. In Proceedings of the 2018 13th European Microwave Integrated Circuits Conference (EuMIC), Madrid, Spain, 23–25 September 2018; pp. 206–209. [CrossRef]

76. Nicholas, H.; Samueli, H. An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation. In Proceedings of the 41st Annual Symposium on Frequency Control, Philadelphia, PA, USA, 27–29 May 1987; pp. 495–502. [CrossRef]

77. Wang, C.C.; Lou, P.Y.; Tsai, T.Y.; Shih, H.Y. 74-dBc SFDR 71-MHz Four-Stage Pipeline ROM-Less DDFS Using Factorized Second-Order Parabolic Equations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2019, 27, 2464–2468. [CrossRef]

78. Li, Y.; Bakkaloglu, B.; Chakrabarti, C. A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2007, 15, 90–103. [CrossRef]

79. Ashrafi, A.; Adhami, R.; Milenkovic, A. A Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method. IEEE Trans. Circuits Syst. Regul. Pap. 2010, 57, 863–872. [CrossRef]

80. Case, M.; Maas, S.; Larson, L.; Rensch, D.; Harame, D.; Meyerson, B. An X-Band Monolithic Active Mixer in SiGe HBT Technology. In Proceedings of the 1996 IEEE MTT-S International Microwave Symposium Digest, San Francisco, CA, USA, 17–21 June 1996; Volume 2, pp. 655–658. [CrossRef]

81. Dürr, W.; Erben, U.; Schüppen, A.; Dietrich, H.; Schumacher, H. Low-Power Low-Noise Active Mixers for 5.7 and 11.2 GHz Using Commercially Available SiGe HBT MMIC Technology. Electron. Lett. 1998, 34, 1994. [CrossRef]

82. Voinigescu, S.; Maliepaard, M. 5.8 GHz and 12.6 GHz Si Bipolar MMICs. In Proceedings of the 1997 IEEE MTT-S International Microwave Symposium Digest, San Francisco, CA, USA, 6–8 February 1997; pp. 372–373. [CrossRef]

83. Crols, J.; Steyaert, M. 1.5 GHz Highly Linear CMOS Downconversion Mixer. IEEE J. Solid-State Circuits 1995, 30, 736–742. [CrossRef]

84. Chan, P.Y.; Rufougaran, A.; Ahmed, K.A.; Abidi, A.A. A Highly Linear 1-GHz CMOS Downconversion Mixer. In Proceedings of the ESSCIRC ’93: Nineteenth European Solid-State Circuits Conference, Seville, Spain, 22–24 September 1993; Volume 1, pp. 210–213. [CrossRef]

85. Mazor, N.; Sheinman, B.; Katz, O.; Levinger, R.; Bloch, E.; Carmon, R.; Ben-Yishay, R.; Elad, D. Highly Linear 60-GHz SiGe Downconversion/Upconversion Mixers. IEEE Microw. Wir. Prop. Lett. 2007, 29, 276–278. [CrossRef]

86. Milner, L.E.; Hall, L.T.; Chakraborty, S.; Ritchie, C.G.; Heimlich, M.C. A Broadband 25 to 42 GHz SiGe Upconverter. In Proceedings of the 2004 Microwave Symposium (AMS), Sydney, Australia, 13–14 February 2004. [CrossRef]

87. Glenn, J.; Case, M.; Harame, D.; Meyerson, B.; Poisson, R. 12-GHz Gilbert Mixers Using a Manufacturable Si/Ge Epitaxial-Based Bipolar Technology. In Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, Minneapolis, MN, USA, 2–3 October 1995; pp. 186–189. [CrossRef]

88. Hackl, S.; Bock, J.; Wurzer, M.; Scholtz, A. 40 GHz Monolithic Integrated Mixer in SiGe Bipolar Technology. In Proceedings of the 1999 IEEE MTT-S International Microwave Symposium Digest, Seattle, WA, USA, 2–7 June 2002; pp. 1241–1244. [CrossRef]

89. Issakov, V.; Knapp, H.; Tiebout, M.; Thiede, A.; Simburger, W.; Maurer, L. Comparison of 24 GHz Low-Noise Mixers in CMOS and SiGe:C Technologies. In Proceedings of the 2009 European Microwave Integrated Circuits Conference (EuMIC), Rome, Italy, 28–29 September 2009.
| Authors                  | Title                                                                 | Conference/Location                                                                                   | Year |
|-------------------------|----------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------|------|
| Peng, Y.; He, J.; Hou, H.; Wang, H.; Chang, S.; Huang, Q.; Zhu, Y. | A K-Band High-Gain and Low-Noise Folded CMOS Mixer                    | IEEE Microw. Wirel. Components Lett. 2009, 20, 227–229.                                               | 2009 |
| Ahn, D.; Kim, D.W.; Hong, S. | A K-Band High-Gain Down-Conversion Mixer in 0.18μm CMOS Technology. | IEEE Microw. Wirel. Components Lett. 2007, 17, 247–249.                                               | 2007 |
| Kim, S.K.; Cui, C.; Huang, G.; Kim, S.; Kim, B.S. | A 77 GHz Low LO Power Mixer With a Split Self-Driven Switching Cell in 65 nm CMOS Technology. | IEEE Microw. Wirel. Components Lett. 2012, 22, 480–482.                                               | 2012 |
| Chen, F.; Wang, Y.; Lin, J.L.; Tsai, Z.M.; Wang, H. | A 24-GHz High Linearity Down-Conversion Mixer in 90-nm CMOS. | Proceedings of the 2018 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Melbourne, VIC, Australia, 15–18 August 2018; IEEE; Melbourne, VIC, Australia, 2018. | 2018 |
| Wu, C.L.; Yun, Y.; Yu, C.; O. K. | High Linearity 23–33 GHz SOI CMOS Downconversion Double Balanced Mixer. | Electron. Lett. 2011, 47, 1283.                                                                        | 2011 |
| Wu, C.L.; Yu, C.; O. K. K. | Amplification of Nonlinearity in Multiple Gate Transistor Millimeter Wave Mixer for Improvement of Linearity and Noise Figure. | IEEE Microw. Wirel. Components Lett. 2015, 25, 310–312.                                               | 2015 |
| Cheng, J.H.; Hsieh, C.L.; Wu, M.H.; Tsai, J.H.; Huang, T.W. | A 0.33 V 683 μW K-Band Transformer-Based Receiver Front-End in 65 nm CMOS Technology. | IEEE Microw. Wirel. Components Lett. 2015, 25, 184–186.                                               | 2015 |
| Lin, Y.H.; Hsiao, S.C.; Tsai, J.H.; Huang, T.W. | A 0.7-mW V-Band Transformer-Based Positive-Feedback Receiver Front-End in a 65-nm CMOS. | IEEE Microw. Wirel. Components Lett. 2020, 30, 613–616.                                               | 2020 |
| Ahmed, A.; Huang, M.Y.; Munzer, D.; Wang, H. | A 43–97-GHz Mixer-First Front-End With Quadrature Input Matching and On-Chip Image Rejection. | IEEE J. Solid-State Circuits 2011, 56, 705–714.                                                        | 2011 |
| Krishnamurthy, S.; Iotti, L.; Niknejad, A.M. | Design of High-Linearity Mixer-First Receivers for mm-wave Digital MIMO Arrays. | IEEE J. Solid-State Circuits 2021, 66, 3375–3387.                                                       | 2021 |
| Liu, Y.; Fang, Y.; Gao, H. | A 60 GHz Down-Conversion Passive Mixer in 65 nm CMOS Technology. | In Proceedings of the 2021 IEEE MITT-S International Wireless Symposium (IWS), Nanjing, China, 23–26 May 2021. | 2021 |
| Chang, T.; Lin, J. | 1.1-11 GHz Ultra-Wideband Resistive Ring Mixer in 0.18μm CMOS Technology. | In Proceedings of the IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, San Francisco, CA, USA, 11–13 June 2006. | 2006 |
| Liu, P.; Wu, T.; Chen, Z.; Yu, Y.; Zhao, C.; Liu, H.; Wu, Y.; Kang, K. | A 15-27 GHz Low Conversion Loss and High Isolation Resistive Ring Mixer for Direct Conversion Receiver. | In Proceedings of the 2019 International Conference on Microwave and Millimeter Wave Technology (ICMWT), Guangzhou, China, 19–22 May 2019. | 2019 |
| Lin, Y.S.; Lan, K.S.; Wang, C.C.; Chi, C.C.; Lu, S.S. | 6.3 mW 94 GHz CMOS Down-Conversion Mixer With 11.6 dB Gain and 54 dB LO-RF Isolation. | IEEE Microw. Wirel. Components Lett. 2016, 26, 604–606.                                               | 2016 |
| Liu, Z.; Jiang, Z.; Chen, Z.; Zhang, L.; Liu, H.; Wu, Y.; Zhao, C.; Kang, K. | A 24 GHz CMOS Mixer Using Symmetrical Design Methodology with I/Q Imbalance Calibration. | In Proceedings of the 2017 IEEE Asia Pacific Microwave Conference (APMC), Kuala Lumpur, Malaysia, 13–16 November 2017; pp. 903–905. | 2017 |
| Liu, Z.; Dong, J.; Chen, Z.; Jiang, Z.; Liu, P.; Wu, Y.; Zhao, C.; Kang, K. | A 62-90 GHz High Linearity and Low Noise CMOS Mixer Using Transformer-Coupled Cascode Topology. | IEEE Access 2018, 6, 19338–19344.                                                                      | 2018 |
| Peng, Y.; He, J.; Hou, H.; Wang, H.; Chang, S.; Huang, Q.; Zhu, Y. | A K-Band High-Gain and Low-Noise Folded CMOS Mixer Using Current-Reuse and Cross-Coupled Techniques. | IEEE Access 2019, 7, 133218–133226.                                                                   | 2019 |
| Parveg, D.; Varone, M.; Karkkinen, M.; Karaca, D.; Vahdati, A.; Halonen, K.A.I. | Wideband Millimeter-Wave Active and Passive Mixers in 28 nm Bulk CMOS Technology. | In Proceedings of the 2015 10th European Microwave Integrated Circuits Conference (EuMIC), Paris, France, 7–8 September 2015; pp. 116–119. | 2015 |
| Zhang, N.; Xu, H.; Wu, H.T.; Kennedy, K. | W-Band Active Down-Conversion Mixer in Bulk CMOS. | IEEE Microw. Wirel. Components Lett. 2009, 19, 98–100.                                                   | 2009 |
| Magnani, A.; Viallon, C.; Burciu, I.; Epert, T.; Borgarino, M.; Parra, T. | A K-Band BiCMOS Low Duty-Cycle Resistive Mixer. | In Proceedings of the IEEE 14th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF 2014), Newport Beach, CA, USA, 19–23 January 2014; pp. 95–97. | 2014 |
| Camus, M.; Butaye, B.; Garcia, L.; Sie, M.; Pellat, B.; Parra, T. | A 5.4 mW/0.07 mm² 2.4 GHz Front-End Receiver in 90 nm CMOS for IEEE 802.15.4 WPAN Standard. | IEEE J. Solid-State Circuits 2008, 43, 1372–1383.                                                      | 2008 |
| Soer, M.; Klumperink, E.; Ru, Z.; van Vliet, F.; Nauta, B. | A 0.2-2.0GHz 65nm CMOS Receiver without LNA Achieving > 11 dBm IP3 and <6.5 dB NF. | In Proceedings of the 2009 IEEE International Solid-State Circuits Conference—Digest of Technical Papers, San Francisco, CA, USA, 8–12 February 2009; pp. 222–223. | 2009 |
| Mirzaei, A.; Darabi, H.; Lee, J.; Chang, Y. | Analysis and Optimization of Direct-Conversion Receivers With 25% Duty-Cycle Current-Driven Passive Mixers. | IEEE Trans. Circuits Syst. Regul. Pap. 2010, 57, 2353–2366.                                              | 2010 |
| Wu, K.; Hello, M.M. | Silicon Based Millimeter Wave ASICs: From Circuits to System Applications. | In Proceedings of the 2020 IEEE 20th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), Singapore, 26–29 January 2020; pp. 70–76. | 2020 |
| Dietlacher, F. | Silicon Technology Trends. | In Proceedings of the Winter School SERENA H2020—Technology and Integration Platforms for Future mm-Wave Communication and Radar Applications, Gothenburg, Sweden, 15–17 January 2020. | 2020 |
116. Flete, A.; Viallon, C.; Cathelin, P.; Parra, T. A ×3 Sub-Sampling Mixer for a 77 GHz Automotive Radar Receiver in 28 nm FD-SOI CMOS Technology. In Proceedings of the IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF 2022), Las Vegas, NV, USA, 16–19 January 2022.

117. Aissi, M.; Tournier, É.; Dubois, M.A.; Parat, G.; Plana, R. A 5.4 GHz 0.35 µm BiCMOS FBAR Resonator Oscillator in Above-IC Technology. In Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 6–9 February 2006; pp. 1228–1235. [CrossRef]

118. Aissi, M.; Tournier, É.; Dubois, M.-A.; Billard, C.; Ziad, H.; Plana, R. A 5 GHz Above-IC FBAR Low Phase Noise Balanced Oscillator. In Proceedings of the 2006 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, San Francisco, CA, USA, 10–13 June 2006. [CrossRef]

119. Corbiere, R.; Louis, B.; Tartarin, J.G. A Novel Active Variable Gain X-Band Amplifier in SiGe Technology. In Proceedings of the 2010 IEEE MTT-S International Microwave Symposium, Anaheim, CA, USA, 23–28 May 2010. [CrossRef]

120. Kibaroglu, K.; Sayginer, M.; Rebeiz, G.M. A Low-Cost Scalable 32-Element 28-GHz Phased Array Transceiver for 5G Communication Links Based on a 2×2 Beamformer Flip-Chip Unit Cell. IEEE J. Solid-State Circuits 2018, 53, 1260–1274. [CrossRef]

121. Lv, W.; Liao, B.; Li, Y.; Ding, N.; Sun, L.; Duan, Z.; Dai, Y. A 24-27GHz Phased Array Transceiver with 6bit Phase Shifter and 31.5dB Gain Control for 5G Communication in 65nm CMOS. In Proceedings of the 2020 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), Nanjing, China, 23–25 November 2020; pp. 23–24. [CrossRef]

122. Ozturk, E.; Genschow, D.; Yodprasit, U.; Yilmaz, B.; Kissinger, D.; Debski, W.; Winkler, W. A 60 GHz SiGe BiCMOS Double Receive Channel Transceiver for Radar Applications. In Proceedings of the 2017 12th European Microwave Integrated Circuits Conference (EuMIC), Nuremberg, Germany, 8–10 October 2017; pp. 269–272. [CrossRef]

123. Voelkel, M.; Pechmann, S.; Hussein, E.M.; Kissinger, D.; Weigel, R.; Hagelauer, A. A Cascadable Integrated Bistatic Six-Port Transceiver at 60 GHz in a 130-nm BiCMOS Technology for SIMO-Radar Applications. In Proceedings of the 2019 IEEE Asia-Pacific Microwave Conference (APMC), Singapore, 10–13 December 2019; pp. 622–624. [CrossRef]