Online Application Guidance for Heterogeneous Memory Systems

M. BEN OLSON, Intel® Corporation, USA
BRANDON KAMMERDIENER, University of Tennessee, USA
KSHITIJ A. DOWSHI, Intel® Corporation, USA
TERRY JONES, Oak Ridge National Laboratory, USA
MICHAEL R. JANTZ, University of Tennessee, USA

As scaling of conventional memory devices has stalled, many high end and next generation computing systems have begun to incorporate alternative memory technologies to meet performance goals. Since these technologies present distinct advantages and tradeoffs compared to conventional DDR* SDRAM, such as higher bandwidth with lower capacity or vice versa, they are typically packaged alongside conventional SDRAM in a heterogeneous memory architecture. To utilize the different types of memory efficiently, new data management strategies are needed to match application usage to the best available memory technology. However, current proposals for managing heterogeneous memories are limited because they either: 1) do not consider high-level application behavior when assigning data to different types of memory, or 2) require separate program execution (with a representative input) to collect information about how the application uses memory resources.

This work presents a new data management toolset to address the limitations of existing approaches for managing complex memories. It extends the application runtime layer with automated monitoring and management routines that assign application data to the best tier of memory based on previous usage, without any need for source code modification or a separate profiling run. It evaluates this approach on a state-of-the-art server platform with both conventional DDR4 SDRAM and non-volatile Intel® Optane™ DC memory, using both memory-intensive high performance computing (HPC) applications as well as standard benchmarks. Overall, the results show that this approach improves program performance significantly compared to a standard unguided approach across a variety of workloads and system configurations. The HPC applications exhibit the largest benefits, with speedups ranging from 1.4x to 7x in the best cases. Additionally, we show that this approach achieves similar performance as a comparable offline profiling-based approach after a short startup period, without requiring separate program execution or offline analysis steps.

CCS Concepts: • Software and its engineering → Runtime environments; • Computer systems organization → Heterogeneous (hybrid) systems.

Additional Key Words and Phrases: datasets, neural networks, gaze detection, text tagging

*Extension of Conference Paper: While not a true extension, this work builds upon prior contributions published at the IEEE International Conference on Networking, Architecture, and Storage (Best Paper Award) [61] and the ACM/IEEE International Symposium on Memory Systems [59]. The tools and approach developed for these earlier works are described in Section 3. All other sections present original results and contributions.

Authors’ addresses: M. Ben Olson, matthew.olson@intel.com, Intel® Corporation, Chandler, Arizona, USA; Brandon Kammerdiener, bkammerd@vols.utk.edu, University of Tennessee, Knoxville, USA; Kshitij A. Doshi, kshitij.a.doshi@intel.com, Intel® Corporation, Chandler, Arizona, USA; Terry Jones, trjones@ornl.gov, Oak Ridge National Laboratory, Oak Ridge, Tennessee, USA; Michael R. Jantz, mrjantz@utk.edu, University of Tennessee, Knoxville, USA.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© 2021 Association for Computing Machinery.

arXiv:2110.02150v1 [cs.PF] 5 Oct 2021
1 INTRODUCTION

Recent years have witnessed the rise of computing systems with more diverse hardware capabilities and heterogeneous architectures. The memory hierarchy in particular has become more significantly more complex as main memory is now often composed of different device technologies, each with their own performance and capacity characteristics. For example, Intel®’s latest Xeon processors (codenamed Cascade Lake) support access to conventional DRAM as well as non-volatile Optane™ DC memory within the same address space. While this configuration greatly expands the capacity of main memory, access to the non-volatile tier has limited bandwidth and longer latencies. Other systems, such as the (now defunct) Intel® Knights Landing (KNL), and many GPU-based platforms, package high bandwidth (but lower capacity) memories (commonly known as “on-package” or “die-stacked” RAMs) alongside conventional memory to enable better performance for a portion of main memory. Future memory systems are expected to be even more complex as architectures with three (or more) types of memory and more flexible operating modes have already been announced [16].

Despite their potential benefits, heterogeneous memory architectures present new challenges for data management. Computing systems have traditionally viewed memory as a single homogeneous address space, sometimes divided into different non-uniform memory access (NUMA) domains, but consisting entirely of the same storage medium (i.e., DDR* SDRAM). To utilize heterogeneous resources efficiently, alternative strategies are needed to match data to the appropriate technology in consideration of hardware capabilities, application usage, and in some cases, NUMA domain.

Spurred by this problem, the architecture and systems communities have proposed a range of hardware and software techniques to manage data efficiently on heterogeneous memory systems. The existing solutions exhibit various advantages, disadvantages, and tradeoffs, with most hardware-based techniques offering more ease of use and software transparency at the expense of flexibility and efficiency, while software-based solutions provide more fine-grained control of data placement (and thus, better performance) in exchange for additional effort from developers and users. Section 2 provides a more detailed overview of these existing approaches. Unfortunately, there is currently no silver bullet as the more flexible and more efficient software-based approaches still require significant efforts (and, in many cases, expert knowledge) to be effective.

To fill this gap, we began developing a hybrid data management solution for complex memory systems based on automated application guidance [59, 61]. Our previous approach employs source code analysis and offline architectural profiling to collect information about how applications use different regions in their virtual address space. It also includes a recommendation engine, based on sorting and bin-packing heuristics, to decide which memory tier to use for data allocated during subsequent executions of the same application. While this approach can significantly improve performance for many applications, it still has some significant limitations. Specifically, 1) it requires earlier execution with a representative input to collect information about how the application uses program data objects, and 2) it only provides static placement recommendations and cannot adjust data-tier assignments as application usage shifts.

This work addresses these limitations by extending our previous approach and toolset with online components that are able to collect and apply application-level memory tiering guidance during production execution and without the need for a separate profile run. We evaluate our online approach using HPC as well as standard (SPEC® CPU) computing benchmarks on an Intel® Cascade Lake platform with two tiers of memory: conventional DDR4 SDRAM and non-volatile Optane™ DC. Our experiments show that our updated toolset can generate effective tiering guidance with...
very low overhead and typically achieves performance similar to our previous offline profiling-based approach after a short initial startup period. The primary contributions of this work are:

1. We extend the Simplified Interface to Complex Memory (SICM) runtime with new techniques for profiling memory usage during production execution. For the benchmarks in this study, our approach is able to collect detailed data-tiering guidance with negligible execution time overhead in most cases and less than 10% overhead in the worst case.

2. We design and implement an online data tiering solution that leverages this application feedback to steer data allocation and placement across a heterogeneous memory hierarchy. Our approach, inspired by solutions to the classical ski rental problem, only migrates data when the expected cost of doing so is outweighed by the cost of leaving it in place.

3. We demonstrate the effectiveness of this approach on a state-of-the-art heterogeneous memory system with both conventional DRAM and large capacity non-volatile RAM. The results show that the online approach significantly outperforms unguided execution on average and achieves speedups ranging from 1.4x to more than 7x for our selected HPC workloads. We also find that it exhibits similar performance as a comparable offline profiling-based approach after a short initial startup period.

The remainder of this article is organized as follows. Section 2 describes related memory management approaches for both heterogeneous and conventional memory machines. Section 3 presents background information on the tools and software that provide the basis for this work. Section 4 describes the design and implementation of our approach for adapting this earlier toolset for online execution. Section 5 describes details of our experimental framework. Section 6 presents evaluation of the described approach as well as analysis of all results. Section 7 describes our ongoing and planned efforts to continue and build upon this work, and Section 8 concludes the paper.

2 RELATED WORK

2.1 Data Management Strategies for Conventional Systems

Data placement is a long-standing and well-studied problem in computer science. Many prior works have successfully used program profiling and analysis to improve data management across the cache, memory, and storage hierarchies. Some researchers have proposed static techniques with offline profiling and/or source code analysis to allocate hot fields and objects closer together in the heap, thereby improving caching efficiency [1, 11, 31, 36, 44, 47, 65]. Others have combined online profiling with high-level language features, such as object indirection and garbage collection, to enable similar benefits transparently, and in an adaptive runtime environment [10, 13, 14, 22, 28–30, 67, 72, 73, 76].

A number of other works integrate application-level guidance with physical data management in the operating system and hardware. Some projects developed frameworks or APIs to expose kernel resources to applications [8, 23] or to facilitate communication between upper- and lower-level data management routines [6, 7, 35, 40]. More recent efforts have combined these cross-layer approaches with automated collection of high-level guidance to address a variety of issues, including: DRAM energy efficiency [34, 60], cache pollution [27], traffic congestion for non-uniform memories [17], and data movement costs for non-uniform caches [55, 70]. While these works evince some of the benefits of integrating usage feedback during data management, their purposes and goals are very different from this project.

---

1 Described in Section 3.1, the SICM project, which is part of the DOE Exascale Computing Project [41], is a memory allocator and runtime system designed to facilitate usage of HPC applications on complex memory machines. Its source code adopts and extends the popular jemalloc allocator [24].
2.2 Data Management Strategies for Heterogeneous Memory Systems

Propelled by the simultaneous growth of data analytics and stalling of conventional DRAM scaling, research interest in alternative memory technologies has grown significantly in the last decade. The shifting landscape has pushed the architecture, systems, and high-performance computing communities to propose new strategies, tools, and techniques for mapping application data across heterogeneous device tiers.

2.2.1 Hardware-Managed DRAM Caches: One common strategy is to exercise the faster, smaller capacity tier(s) as a hardware-managed cache. For example, Intel®’s Cascade Lake includes a “memory-mode” option, which applies this approach with DDR4 as a direct-mapped cache to storage class Optane™ DC memory [32]. While hardware-managed caching provides some immediate advantages, such as software-transparency and backwards compatibility, it is inflexible, often less efficient, and reduces the system’s available capacity.

Some works have proposed architectural strategies to address these issues, for example, by: co-locating tags and data in DRAM to increase efficiency [49, 53], keeping track of cache contents in TLBs and page tables to reduce metadata traffic [33, 45, 75], or swapping data lines out of the cache to preserve capacity [15, 68]. Mittal and Vetter provide a modern (2016) survey of this research [54]. In contrast to these works, this work extends and develops techniques to increase efficiency solely through software-driven data placement, without relying on architectural modifications or non-standard hardware. Some recent work has also shown that profile guidance can enhance data management on systems which support hardware-directed caching and OS paging simultaneously, but for different portions of their address space [20]. We expect the approach proposed in this work can also boost performance on platforms with such mixed data management options.

Software-Directed Heterogeneous Memory Management: The alternative strategy of software-based data tiering uses either the OS by itself, or the OS in conjunction with the application to assign data into different memory tiers, with facilities to allow migrations of data between tiers as needed. Some heterogeneous memory systems also provide API’s that allow applications to control the placement of their data objects through the use of source code annotations [12, 57]. These finer-grained controls enable developers to coordinate tier assignments with data allocation and usage patterns, potentially exposing powerful efficiencies.

Several prior works have integrated software-based data management with program profiling to facilitate the assignment of data to memory tiers. For instance, some prior works integrate coarse-grained architectural profiling with page-level management in the OS [3, 39, 46, 52]. Since these works do not attempt to coordinate tier assignments with application data structures and events, they may be vulnerable to inefficiencies that arise from the high-level software working at cross-purposes from the OS and hardware.

Some other projects employ application-level tools to tag and profile certain data structures, and then use heuristic models to assign objects to the appropriate tier [2, 4, 18, 42, 63, 66]. While these efforts demonstrate that application guidance can be useful for certain usage scenarios, they require manual source code modifications or expensive online detection to attach recommendations to data objects. Several prior works, including our own, have attempted to address this limitation with static and lightweight runtime tools that are able to attach tiering guidance to program data automatically [19, 20, 59, 61, 74]. However, all of these previous works employ offline profiling and analysis to collect information about how the application uses memory, and generate only static tier recommendations. In contrast, this project leverages lightweight architectural profiling and novel runtime algorithms to enable automated, feedback-directed data placement with very low execution time overhead. Moreover, it does so without requiring earlier, profiled execution of the same application with representative input.
3 OFFLINE APPLICATION GUIDANCE FOR HETEROGENEOUS MEMORY SYSTEMS

The online data tiering approach described in this work builds upon our earlier efforts to improve application performance on heterogeneous memory systems. Our previous work extended the SICM runtime and API to implement an offline profile-based approach for guiding data placement on multi-level memory systems. This section provides a brief overview of SICM as well as our offline approach, which is called MemBrain.

3.1 Simplified Interface to Complex Memory

The U.S. Department of Energy (DOE) Exascale Computing Project (ECP) is a large, multi-disciplinary effort with the goal of achieving exaFLOP performance in the supercomputing domain [41, 58]. The Simplified Interface to Complex Memory (SICM) is one of the ECP subprojects. It seeks to deliver a simple and unified interface to the emerging complex memory hierarchies on exascale nodes [5, 43, 62]. To achieve this goal, SICM employs two separate interfaces, as shown in, as shown in Figure 1. The high-level interface delivers an API that allows applications to allocate, migrate, and persist their data without detailed knowledge of the underlying memory hardware. To implement these operations efficiently, the high-level API invokes the low-level interface, which interacts directly with device-specific services in the OS. Our prior work extends both layers of SICM with profiling tools and analysis, as well as new data management algorithms, to enable guided data placement on complex memory platforms [59].

3.2 MemBrain: Automated Application Guidance for Hybrid Memory Systems

To automate the conversion of program profiles to tier recommendations for different memory regions, this work adopts a similar strategy as our previous offline approach called MemBrain [61]. MemBrain generates data-tier guidance by associating profiles of memory behavior (such as bandwidth and capacity) with program allocation sites. Each allocation site corresponds to the source code file name and line number of an instruction that allocates program data (e.g., malloc or new) and may optionally include part or all of the call path leading up to the instruction. A separate analysis pass converts the profiles into tier recommendations for each site prior to guided execution. Figure 2 presents an overview of this approach.

3.2.1 Converting Site Profiles to Tier Recommendations. MemBrain includes three options for converting memory usage profiles into tier recommendations for each allocation site:

Knapsack: The knapsack approach views the task of assigning application data into different device tiers as an instance of the classical 0/1 knapsack optimization problem. In this formulation, each allocation site is an item with a certain value (bandwidth) and weight (capacity). The goal is to fill a knapsack such that the total capacity of the items does not exceed some threshold (chosen as the size of the upper tier), while also maximizing the aggregate bandwidth of the selected items.

Hotset: The hotset approach aims to avoid a weakness of knapsack, namely, that it may exclude a site on the basis of its capacity alone, even when that site exhibits high bandwidth. Hotset simply sorts sites by their bandwidth per unit capacity, and selects sites until their aggregate size exceeds the threshold.
Fig. 2. Data tiering with offline application guidance [61]. (a) Compile executable with source code annotations at each allocation site, (b) Profile memory usage of each site in a separate program run using architectural sampling, (c) Employ bin-packing / sorting heuristics to assign data-tier recommendations to each site, (d) Apply data-tiering recommendations during subsequent program executions.

a soft capacity limit. For example, if the capacity of the upper tier is C, then hotset stops adding the sorted sites after the total weight is just past C. By comparison, knapsack will select allocation sites to maximize their aggregate value within a weight upper bound of C.

Thermos: Since hotset (intentionally) over-prescribes capacity in the upper tier, cold or lukewarm data could potentially end up crowding out hotter objects during execution. The thermos approach aims to address this occasional drawback. It only assigns a site to the upper tier if the bandwidth (value) the site contributes is greater than the aggregate value of the hottest site(s) it may displace. In this way, thermos avoids crowding out performance-critical data, while still allowing large-capacity, high-bandwidth sites to place a portion of their data in the upper-level memory.

4 ONLINE APPLICATION GUIDANCE FOR HETEROGENEOUS MEMORY SYSTEMS

Our earlier approaches for guiding data tiering are limited because they require a separate, profiled execution of each application (with representative input) and only generate static data-tier recommendations for subsequent program runs. This work addresses these limitations by adapting MemBrain for use as an online and fully automated feedback-directed optimization. Specifically, our updated approach monitors application memory behavior, converts this information into data-tier recommendations, and enforces these recommendations to distribute data efficiently across the memory hierarchy, all within a single run of the application.

Realizing this vision required two major extensions to our existing SICM+MemBrain framework: 1) Updates to the profiling infrastructure, including new arena allocation schemes and OS instrumentation, to increase the efficiency of collecting and organizing memory usage information, and 2) A new online decision engine that analyzes the profiles of all active memory regions and decides when and how to migrate application data across the available memory hardware. This section presents design and implementation details for these new components.

4.1 Effective Memory Usage Monitoring with Low Overhead

The earlier MemBrain approach attempts to provide memory tier recommendations for the data associated with each program allocation context. To do so, it requires two bits of information for each allocation context: 1) the cumulative resident set size (RSS) of the data it allocates, and 2) the usage rate of its data relative to other contexts. To collect this information, it employs an
offline profile run where each allocation context is associated with a distinct page-aligned region of virtual addresses, known collectively as an *arena*. During the profile run, each new data object is allocated to an arena that is unique to its own allocation context. This approach ensures objects from different allocation contexts do not share the same page, which facilitates profile collection.

To estimate the relative access rate of the data in each arena, our profiling tools employ architectural features commonly available in modern processors. Specifically, the profiler uses the Linux perf facility [64] to sample the addresses of data accesses that miss the last level cache (LLC). It then maps each sampled address to its corresponding arena and maintains a count of the number of accesses to data in each arena. In this way, the counts comprise a heatmap of the relative usage of each allocation context at the end of the profile run. Additionally, the profiler estimates the maximum resident set size of each allocation context by keeping track of the number of physical pages associated with each arena. For this work, we have updated this mechanism to reduce its overhead, as described in Section 4.1.2.

4.1.1 Hybrid Arena Allocation to Reduce Locking. While our earlier approach is suitable for offline profiling, it can incur significant execution time overheads (more than 2x, in some cases) and often takes too long to build effective guidance for usage in an online feedback-directed optimization (FD0). On further investigation, we found that most of the execution time overhead is due to thread contention during allocation to shared arena spaces. In our original profiling configuration, all application threads that allocate from the same program context use the same arena, as shown in Figure 3(a). If two or more threads try to allocate from the same context simultaneously, one thread will acquire a lock and force the other threads to wait while it completes its allocation request. While such locking can degrade the performance of the profile run, the slowdowns can be avoided during subsequent guided executions by using a different arena allocation strategy. In our original

[Figure 3]
offline approach, the guided run creates a unique set of arenas for every program thread (i.e., one arena for each memory hardware tier) to obviate the need for locking, as shown in Figure 3(b).

However, this strategy is not feasible for an entirely online approach where profiling is performed alongside guided execution. Moreover, the naïve approach of creating a unique set of arenas for every allocation context for every thread is also not sufficient because many of the applications that run on complex memory hierarchies employ dozens of threads and reach hundreds or thousands of allocation contexts. Hence, creating thousands of unique arenas for every program thread fragments the address space and reduces spatial locality. It also slows down operations to aggregate and analyze memory usage profiles of each arena, which can also reduce the efficacy of this approach.

To address these issues, we developed a hybrid arena allocation scheme that aims to enable profiling of most application data without the need for locking in most cases. Our approach exploits the observations that: 1) most of the lock contention during profiling arises due to frequent allocations of very small data objects, and 2) even if they are cold or their usage patterns unknown, such allocations can often be assigned to the smaller, faster tier(s) of memory with little penalty since they do not require much capacity.

Figure 3(c) presents our hybrid allocation scheme. The allocator for the hybrid scheme creates two sets of arenas: one set of thread private arenas, each of which may contain data created from any allocation context, and another set of arenas shared among all program threads, each of which corresponds to exactly one allocation context. By default, all program data is allocated to the private arena corresponding to the thread that created it. However, the runtime also keeps track of the cumulative size of the data allocated at each allocation context. When the number of active bytes corresponding to a particular context exceeds a predefined threshold (say, 4 MB), new data created from that context are allocated to the shared arena designated for that context.

In this way, frequent allocations from contexts with smaller capacity requirements can complete without needing to lock a shared resource. Additionally, by choosing an appropriately small threshold, the private arenas will never require much physical capacity, and can always be assigned to the smaller, faster tier(s) with little penalty. Hence, the online profiler does not attempt to track the origin of data in the thread private arenas, and only profiles the usage of the shared arenas.

4.1.2 System-Level Integration for More Effective Capacity Profiling. Another challenge in adapting the SICM+MemBrain approach for use as an online FDO is that the approach it uses to measure the capacity requirements of each arena can incur significant overheads and is often too slow to be effective. Specifically, our previous approach employed a separate runtime thread to periodically count up the number of resident physical pages using the Linux pagemap facility [71]. There are two main drawbacks to using this approach in an online framework: 1) to prevent the application from modifying addresses as they are read, the profiling thread has to lock each arena as it walks over the heap, and 2) it can be very slow for large applications because it requires numerous seek and read system calls to collect information about each and every virtual page.

For this work, we developed an alternative strategy that leverages existing data structures and deeper integration with the Linux kernel to enable fast and effective capacity profiling for large scale applications. Linux organizes the virtual address space of each process into a set of Virtual Memory Areas (VMAs), where each VMA is comprised of a contiguous range of virtual addresses with similar access permissions and other properties. The metadata for each region is kept in a structure called the vm_area_struct, and information regarding each VMA, such as its address range, backing file, and permissions, can be read by applications via the proc interface.

For this enhancement, we extended Linux’s proc interface with facilities for applications to create a new VMA for a given virtual address range, provided that the given range is already part of the process’s virtual address space. Additionally, we added instrumentation in the page fault and
page release paths of the Linux memory manager to track the number of resident physical pages corresponding to each VMA.\(^2\) To track the RSS of each arena, the application runtime creates new VMAs for each contiguous range of addresses within each arena by writing to the custom proc interface. The online profiling thread then reads from this same proc interface to collect up-to-date counts of the number of resident pages for each VMA (and by extension, each arena).

While our current implementation relies on Linux kernel modifications, some recent features make it possible to implement this approach without any changes to kernel code. For example, the extended Berkeley Packet Filter (eBPF), which has been supported in Linux since version 4.1, enables users to write and attach custom instrumentation to a live kernel image, without any risk of crashing or hanging system code [25]. In the future, we plan to remove dependence on kernel modifications by adapting our approach to use eBPF to track resident memory for each arena.

4.2 Deciding When and How to Migrate Application Data

An important component of any online FDO is how it decides if and when to expend computing resources on program optimization. Optimizing too early can lead to poor optimization decisions due to inaccurate or incomplete profile information. Such premature optimization is especially harmful in the context of this work due to the high cost of migrating data across memory tier boundaries. However, optimizing too late is also harmful because the program will spend a longer portion of its execution time without the benefit of the optimization. Previous works that use offline profiling or static tier recommendations avoid this dilemma because the information needed to optimize is readily available at the start of program execution.

To construct an online FDO for data tiering, we express the problem of choosing when to migrate application data as an instance of the classical ski rental problem. The ski rental problem describes a class of optimization problems where, at every time step, one must pay a repeating cost (i.e., renting a pair of skis) or pay a larger one-time cost to reduce or eliminate the repeating cost (i.e., buying a pair of skis). This formulation has been used to solve online problems in a range of domains including just-in-time (JIT) compilation [9], cache coherence [37], and cloud computing [38]. For this work, we view the problem of whether to move application data across tiers as a choice between continuing to pay the repeating cost of keeping relatively warm data in a slow memory tier and paying the larger cost of remapping application data to a different tier.

Our solution follows the break-even algorithm, which is known to be the best deterministic algorithm for solving the ski rental problem [50]. Algorithm 1 presents pseudocode of our approach. As the application executes, a separate runtime thread counts the total number of memory access samples and number of pages resident on each memory tier in each virtual arena. The runtime then examines this information at regular intervals to determine if and how it should move any data to a different memory tier. For this operation, it first estimates the optimal data-tier assignments for every arena and allocation site using one of the three MemBrain strategies (i.e., knapsack, hotset, or thermos) with the current memory profile. Next, it computes and compares two costs: 1) the rental cost, which is the expected cost of keeping the current data-tier assignments, and 2) the purchase cost, which is the cost of migrating application data to match the MemBrain recommendations.

To compute the rental cost, our approach calculates \((a)\) the number of data reads that are resolved in the slower memory tier, but which would have been resolved on the faster memory if the optimal data-tier assignments were enforced, as well as \((b)\) the number of reads resolved in faster memory that would have been resolved in slower memory with the recommended data placement. The runtime can estimate these values online by scaling the relevant sample counts in the current profile by the sample period. If \((a)\) is greater than \((b)\), then \((a - b)\) is also multiplied by the average

\(^2\)This instrumentation is actually straightforward to implement in recent Linux kernels as it follows existing code to track of the resident set size of each memory control group.
Algorithm 1 Online Guided Data Tiering. The constants $EXTRA_NS_PER_SLOWER_ACCESS$ and $NS_PER_PAGEMOVED$ are roughly equal to the average additional latency per data access on the slower memory tier (in ns), and the average execution time cost (in ns) of remapping a single virtual page from one tier of memory to the other, respectively.

1: procedure GetRentalCost($prof$, $recs$)
2:  $rentalCost \leftarrow a \leftarrow b \leftarrow 0$;
3:  for (site, curTier, accs, pages) in $prof$ do
4:      $recTier \leftarrow GetRecTier(site, recs)$;
5:      if $curTier = OPTANE_TIER$ and $recTier = DRAM_TIER$ then
6:         $a \leftarrow a + accs$;
7:      else if $curTier = DRAM_TIER$ and $recTier = OPTANE_TIER$ then
8:         $b \leftarrow b + accs$;
9:      if $a > b$ then
10:         $rentalCost \leftarrow ((a - b) \times EXTRA_NS_PER_SLOWER_ACCESS)$;
11: return $rentalCost$;
12: procedure GetPurchaseCost($prof$, $recs$)
13:  $totalPagesToMove \leftarrow 0$;
14:  for (site, curTier, accs, pages) in $prof$ do
15:      $recTier \leftarrow GetRecTier(site, recs)$;
16:      if $curTier = DRAM_TIER$ and $recTier = OPTANE_TIER$ then
17:         $totalPagesToMove \leftarrow totalPagesToMove + pages$;
18:      else if $curTier = OPTANE_TIER$ and $recTier = DRAM_TIER$ then
19:         $totalPagesToMove \leftarrow totalPagesToMove + pages$;
20:  return ($totalPagesToMove \times NS_PER_PAGEMOVED$);
21: procedure MaybeMigrate
22:  $prof \leftarrow CollectCurrentProfile ();$
23:  $recs \leftarrow GetTierRecs (prof)$; ▷ uses one of the MemBrain approaches (Sec. 3.2.1)
24:  $rentalCost \leftarrow GetRentalCost (prof, recs)$;
25:  $purchaseCost \leftarrow GetPurchaseCost (prof, recs)$;
26:  if $rentalCost > purchaseCost$ then
27:      EnforceTierRecs(recs); ▷ remap arenas (invokes move_pages via SICM)
28: procedure ONLINEGDT ▷ entry point, starts in a separate runtime thread
29:  EnableProfiling ();
30: while True do
31:      Wait (IntervalTime);
32:      MaybeMigrate ();
33:      ReweightProfile (); ▷ optionally reweight to “forget” older profile information

additional latency necessary to read data from the slower devices. For example, on our experimental platform, the average read latency of the Optane™ DC tier is about 300ns longer than the DDR4 SDRAM memory tier [32]. Thus, the rental cost is calculated as $(a - b) \times 300ns$.

To estimate the purchase cost, the runtime computes the number of pages of data it would need to move to enforce the optimal tier recommendations, and multiplies this value by the average rate
Fig. 4. Data tiering with online application guidance. (a) Users first compile the application with a custom pass to insert annotations at each allocation call site, (b) Program execution proceeds inside a custom runtime layer, which automatically profiles memory usage behavior, converts it into tier recommendations for each allocation site, and enforces these recommendations during program execution. In (b), interactions and operations drawn with dashed lines only occur at regular, timer-based intervals, while the solid lines correspond to activities that can occur throughout the program execution.

with which the platform is able to migrate data between tiers. On our Linux-based platform, we found that moving data between tiers (via the move_pages system call) requires about 2μs for each 4 KB page. Thus, we estimate the purchase cost as 2μs times the total number of pages that would move if the tier recommendations were to be enforced.

At each decision interval, the runtime simply compares the rental and purchase costs. If the cumulative rental cost ever exceeds the purchase cost, the current data-tier recommendations are enforced. Specifically, any arenas that are mapped to the faster tier and that contain relatively cold program data will first be remapped to the slower tier to make space for the hotter data. Next, arenas with relatively warm program data residing in the slower tier will then be remapped to the faster tier. Additionally, the runtime updates a side table with the current site-tier assignments to ensure accurate bookkeeping going forward.

Before completing the interval, the runtime may optionally reset or re-weight the profile information to gradually forget older intervals and enable faster adaptation to new memory behavior. However, in our current implementation, profile information is never reset or re-weighted. Memory access samples always accumulate over time, and capacity estimates are updated instantaneously as the application maps and unmaps physical memory in its address space. We have found that this configuration tends to work well for applications with relatively stable memory usage patterns, including most of the memory-intensive applications we used for this study.

4.3 Summary of Online Approach

Figure 4 shows an overview of our online approach. The online approach still employs compiler analysis to annotate each allocation instruction, and potentially several layers of function call context, with a unique identifier. Once the annotated executable has been built, the profile-guided data tiering process is entirely automatic. During program execution, the custom runtime collects memory usage information, converts it to tier recommendations for the application’s allocation sites and existing program data, and enforces these data-tier recommendations, all within the same program run, and without any need for additional input or direction from the user.
Table 1. Workload descriptions and statistics. The columns on the right show the # of allocation sites reached during execution, as well as the execution time and peak resident set size of each benchmark with the default (unguided first touch) configuration. The CORAL table also shows the arguments that were used to construct the different inputs for each workload as well as the absolute figure of merit (FoM) for the default configuration. All experiments with the SPEC® CPU 2017 benchmarks use the standard ref program input.

| Application          | Description                                                                 | Input                       | FoM                      | Time | GB   | Sites |
|----------------------|------------------------------------------------------------------------------|----------------------------|--------------------------|------|------|-------|
| LULESH               | Hydrodynamics stencil calculation, very little communication between computa- | Medium: 
- s 486 -t 6 -r 11 -b 0 -c 64 -p  
- s 886 -t 3 -r 11 -b 0 -c 64 -p  
Large: 
- s 856 -t 3 -r 11 -b 0 -c 64 -p  | 1.06E+03 6.2m 66.2 87     |      |      |       |
| AMG                  | Parallel algebraic multigrid solver for linear systems on unstructured grids | Medium: 
-problem 2 -n 348 348 348  
Large: 
-problem 2 -n 528 528 528  
Huge: 
-problem 2 -n 600 600 600  | 5.66E+08 7.7m 72.2 209   |      |      |       |
| SNAP                 | Minimizes the computational needs of PAR-TEL, a Boltzmann transport equa-   | Medium: 
-nx=272, ny=192, nz=64  
Large: 
-nx=272, ny=272, nz=120  
Huge: 
-nx=272, ny=272, nz=192  | 6.0E+02 12.9m 64.1 87     |      |      |       |
| QMCPACK              | Quantum Monte Carlo simulation of the electronic structure of atoms, mole-  | Medium: 
-NIO S64 with VSMC method, 40 walkers  
Large: 
-NIO S128 with VSMC method, 40 walkers  
Huge: 
-NIO S256 with VSMC method, 48 walkers  | 6.0E+02 10.2m 16.5 1408   |      |      |       |

5 EXPERIMENTAL SETUP

5.1 Platform Details

Our evaluation platform contains a single Intel® Xeon® Gold 6246R processor (codenamed “Cascade Lake” or CLX) with 16 compute cores, each running with a clock speed of 3.4 GHz, and a shared 35.75 MB L3 cache. Its memory system includes 192 GB (6 x 32 GB) of 2933 MT/s DDR4 SDRAM and 768 GB (6 x 128 GB) of 2666 MT/s Optane™ DC persistent memory. For data reads, the Optane™ tier requires 2x to 3x longer latencies and sustains 30% to 40% of the bandwidth as the DDR4 memory. While latency for writes is similar on both tiers, the DDR4 tier supports 5x to 10x more write bandwidth than the Optane™ tier [32].

We installed Debian 10 with Linux kernel version 5.7.2 as the base operating system. For all software-based tiering configurations (i.e., first touch, offline, and online), we used system configuration tools (e.g., daxctl, ndct1, etc.), to assign the DDR4 and Optane™ device tiers to separate NUMA nodes. This configuration allows applications and system software to track and modify allocations to each type of memory using the standard NUMA API [40].

5.2 Workloads

Our evaluation employs applications from two popular sets of benchmark programs: CORAL [48], which includes several widely used HPC applications and proxy applications, and SPEC® CPU 2017 [69], which is comprised of a variety of industry standard applications for stressing processor and memory performance. From CORAL, we selected three proxy applications (LULESH, AMG, and SNAP) and one full scale scientific computing application (QMCPACK) based on their potential to stress cache and memory performance on our platform. To study the impact of online tiering guidance with more varied inputs and capacity requirements, we also constructed and evaluated three separate input sizes for each CORAL application. The top part of Table 1 provides descriptions and relevant usage statistics for each CORAL application-input pair included in this study.

, Vol. 1, No. 1, Article . Publication date: October 2021.
The benchmarks in SPEC® CPU 2017 are designed to test a variety of system behavior, and include several single-threaded and CPU-bound applications as well as memory intensive programs. For this study, we focused our evaluation on those floating point (FP) benchmarks that provide the option to distribute their processing over a configurable number of application threads through the use of OpenMP directives. When configured to use larger numbers of software threads, these FP workloads tend to have relatively high memory bandwidth requirements, and thus, magnify the importance of data placement on our platform. The bottom part of Table 1 provides descriptions and other relevant usage statistics for our selected SPEC® CPU benchmarks. All of our experiments with these benchmarks use the standard ref program input.

5.3 Common Experimental Configuration

All applications were compiled using the LLVM compiler toolchain (v. 7.1.0) with default optimization settings and -march=x86_64. C/C++ codes use the standard clang frontend, and Fortran codes are converted to LLVM IR using Flang [56]. All guided and non-guided configurations use SICM with the unmodified jemalloc allocator (v. 5.2.0) with oversize_threshold set to 0, background_thread set to true, and max_background_threads set to 1. Setting oversize_threshold to 0 disables a feature of jemalloc that allocates objects larger than a specific size to a dedicated arena (to reduce fragmentation). The other two parameters control the number of background threads, which enable jemalloc to purge unused pages asynchronously.

To prepare executables for guided execution, we configure the compilation pass to clone up to three layers of call path context to each allocation site. Our previous work has shown that this amount of context is sufficient to obtain the benefits of this approach for most applications [21, 61]. For the default and offline configurations, each benchmark is configured to use 16 software threads to match the number of cores on our experimental platform. The offline configuration always uses the same program input for the profile and evaluation runs. The online configuration, as well as the profile run of the offline configuration, only create 15 software threads for each application because they require an additional runtime thread to profile and periodically enforce data-tier recommendations. We tested the alternative strategy of over-provisioning compute resources by running 16 application threads alongside this extra thread, and leaving it to the system scheduler to resolve conflicts for computing cores. However, we found that this approach consistently produced much worse performance than the 15-thread configuration with our benchmarks.

To reduce sources of variability between runs, all of our experiments execute each application in isolation on an otherwise idle machine. Prior to each experimental run, an automated script clears out the Linux page cache and disables transparent huge pages for the application process.

To estimate the usage rate of each site, the offline and online profilers use the Linux perf [64] facility to sample memory reads from the target application that miss the last level processor caches. Specifically, we sample MEM_LOAD_L3_MISS_RETIRED event on our platform with a PEBS reset value of 512. We also compute the resident set size for each site by counting the number of active (4 KB) pages associated with the site’s corresponding VMA, as described in Section 4.1.2.

For the online approach, we experimented with a number of interval lengths for analyzing profile information and migrating program data (i.e., the IntervalTime parameter in Algorithm 1), including: 0.1s, 1s, 10s, and 100s. We found that relatively short intervals of 1s or less were more sensitive to shifts in memory usage, but also incurred higher overheads due to more frequent interruptions and data migrations. Of the interval lengths we tested, 10s provided the best balance of relatively low migration overheads with relatively quick convergence to a good data-tiering configuration.

---

3Specifically, our study includes all FP benchmarks in SPEC® CPU 2017 with OpenMP directives with the exception of 619.lbm_s, which is omitted because it only allocates a single, large heap object throughout its entire run, and is therefore not likely to exhibit benefits with guided object placement.

4Setting oversize_threshold to 0 disables a feature of jemalloc that allocates objects larger than a specific size to a dedicated arena (to reduce fragmentation). The other two parameters control the number of background threads, which enable jemalloc to purge unused pages asynchronously.
and provided the best overall performance for the applications we tested. Hence, all of our online results in the next section use an interval length of 10s.

Additionally, we configured the hybrid arena allocator to promote an allocation context to its own thread-shared arena after it allocates more than 4 MB of data (in total) to the thread-private arenas. With this configuration, all of our benchmarks allocate the vast majority of their data objects to the shared arenas. Specifically, the peak capacity of the private arenas is no more than a few MBs in all but two benchmarks (621.wrf_s and 627.cam4_s). In the worst case of 627.cam4_s, the peak RSS of the private arenas is 0.3 GBs.

Lastly, in previous works with offline guided data tiering, we have found that the thermos approach is the most effective approach for converting profile information to memory tier recommendations [59, 61]. Hence, in this work, all of the offline and online guided data tiering configurations use thermos to partition the allocation sites into sets for the faster and slower memory tiers.

5.4 Reporting Details

Aside from the results showing profile overhead, which use execution time, all performance measurements for each configuration and application are presented as throughput. For the CORAL benchmarks, we report the application-specific figure of merit (FoM), which, for our selected benchmarks, is always a measure of throughput. For SPEC® CPU 2017, we report time per operation (i.e., the inversion of wall clock execution time) for each benchmark run.

Except for the CORAL benchmarks with large and huge input sizes, all results are reported as the mean average of five experimental runs relative to the default configuration. The larger CORAL inputs often require multiple hours for even a single run, and so we only conducted one run of each to limit computing time. For experiments with multiple runs, we estimate variability and significance of our results by computing the 95% confidence intervals for the difference between the mean results of the experimental and default configurations, as described in [26]. These intervals are plotted as error bars around the sample means in the relevant figures. However, it is important to note that variability is too low for these bars to be visible in some figures.

6 EVALUATION

6.1 Online Profile Overhead

Let us first consider the performance overhead of collecting memory usage information during program execution. For this evaluation, we compare the previous offline profiling approach and our online profiling enhancements described in Section 4 (but without any data migration mechanisms), to a default configuration. In the default configuration, each benchmark program is configured to use 16 application threads (one for each hardware thread on our evaluation platform) and the unmodified jemalloc allocator with default execution options. In contrast, each profile configuration uses only 15 program threads and an extra thread to conduct all profiling operations. For brevity, this section omits results for the CORAL benchmarks with the large and huge input sizes.

Figure 5 shows the execution time overhead of the previous offline and current online profiling mechanisms relative to the default configuration. In addition to the two profiling configurations, we also tested two other configurations to isolate the impact of using one less application thread as well as the effect of the hybrid arena allocation strategy described in Section 4.1.1. The default-15 configuration is identical to the baseline, but uses only 15 application threads. Hybrid arenas uses our custom allocator to apply the hybrid arena allocation strategy, and also uses only 15 application threads, but does not collect any profile information.

The results show that using one less application thread to reserve one core for profiling only has a marginal impact for these workloads on our 16-core processor. Overall, both the CORAL and SPEC® sets run about 4% slower with one less thread, on average, with a worst case slow down
of 10% for SNAP. The hybrid arena allocator has a mixed effect. In some cases, such as SNAP and QMCPACK, this approach actually improves performance over the default allocator. However, for some SPEC® benchmarks, such as 627.cam4_s and 638.imagick_s, it can cause significant slowdowns. On average, and in comparison to the default configuration, the hybrid allocator improves performance by 3% for the CORAL benchmarks, and degrades performance by 6% for SPEC®.

We also find that the new online profiler, which includes the hybrid arena allocator and more efficient RSS accounting, significantly outperforms the previous offline profiling approach. On average, execution with the online profiler is 8% faster with the CORAL benchmark set and 26% faster with SPEC® compared to the offline profiling approach. Relative to the default configuration with no online profiling and an extra application thread, the online profiler adds 5% and 14% execution time overhead for CORAL and SPEC®, respectively. If the system includes at least one free computing core to run the profile thread, the overhead is even lower. Specifically, in comparison to the default configuration, the online profiler adds <1% and <10% execution time cost, on average, for the CORAL and SPEC® benchmark sets, respectively.

In most cases, the execution time cost is due to the use of the alternative arena allocation strategy during profiling. Indeed, comparing the online profiler and hybrid arenas configurations directly shows that enabling the memory access and RSS tracking adds only about 3.5% overhead, on average, across all of our selected benchmarks. Hence, while the overhead for profiling is already relatively low compared to previous works, further optimization efforts that enable the runtime to compute and organize the necessary information for each allocation context without affecting data locality could reduce it even further.
Time per Profile Interval. In addition to the overall performance improvements shown in Figure 5, the enhancements developed for this work also reduce the length of time necessary to collect a full memory usage profile. These reductions enable the runtime to make faster and more effective tiering decisions based on more recent memory behavior. Table 2 shows the mean average and maximum number of seconds necessary to collect and analyze profiles of every allocation context during program execution for all of the selected benchmarks. We find that the enhancements substantially reduce the time per profile interval. On average, profile interval time is reduced by more than 11x across both benchmark sets. The vast majority of this improvement is driven by the system-level instrumentation that tracks the number of pages mapped for each arena. Since it is no longer necessary to count the number of pages mapped for each arena during each profile interval, the profiler can estimate the capacity of each allocation context much more quickly.

6.2 Performance of Guided Data Management with Varying Capacity Constraints

Our next set of experiments aim to evaluate the performance of offline and online guided data management with varying capacity constraints in the faster memory tier. For this evaluation, we again use the CORAL benchmarks with medium input sizes as well as the selected SPEC® CPU 2017 benchmarks. To evaluate each workload and configuration with different capacity constraints, we extended our Linux kernel with new facilities to control the amount of DRAM available for a given process. Specifically, we added an option to the memory control group (cgroup) interface [51] to allow individual processes or process groups to limit the amount of physical memory that they are able to allocate and keep resident on a particular NUMA node at any given point in time. Thus, if a process attempts to map a virtual page to a new physical page on a node whose specified limit has already been reached, the kernel will force the process to use a page from a different NUMA node to satisfy the fault, or fallback to page reclaim if no other memory is available.

To prepare these experiments, we first measured the peak resident set size of a run of the default configuration of each benchmark application. Subsequent experiments then use the cgroup controls to limit the capacity available in the DRAM tier to be a percentage of the measured peak RSS of the running application. Specifically, we tested configurations with DRAM capacity limited to 10%, 20%, 30%, 40%, and 50% of the peak RSS of the application. For comparison against a standard data tiering approach that does not use any profile guidance, we also ran each benchmark with each capacity limit with an unguided first touch configuration. The first touch configuration simply satisfies all memory demands from the application with allocations from the DRAM tier if capacity is available, and otherwise, from the Optane™ tier.

Figure 6 presents the performance of each benchmark with first touch as well as the offline and online guided data tiering approaches. All results show throughput relative to the default configuration with no capacity limitations in the DRAM tier (i.e., all memory objects use the faster memory devices), and thus, higher is better. We can make several key observations based on these results. First, profile guided data tiering enables significant speedups compared to first touch for all four CORAL benchmarks. In the best cases, the offline approach is up to 7.3x faster than first touch (LULESH, 20% DRAM), while the online approach is up to 7.1x faster (QMCPACK, 50% DRAM). Average (geometric mean) speedups with the CORAL benchmarks range from 2.1x to 3.3x for the offline approach, and 1.8x to 2.5x for the online approach, across the different capacity limits.

The performance impact of profile guided data tiering with the SPEC® benchmark set is more modest, but still significant. Several benchmarks (specifically, 607.cactuBSSN_s, 621.wrf_s, 638.imagick_s, and 644.nab_s) exhibit little or no improvement with guided data management. In some cases (specifically, 638.imagick_s, and 644.nab_s), the online approach actually slightly degrades performance because the overhead of profiling is not offset by any gains in efficiency. However, guided data tiering does enable significant speedups for the other SPEC® benchmarks. For instance,
Comparing the Offline and Online Approaches. While there are a few cases where the online approach outperforms the offline approach, in general, the offline approach enables faster execution of applications in the DRAM tier.

The offline approach speeds up some configurations of 603.bwaves_s and 654.roms_s by more than 50%, while the online approach speeds up these applications by up to 18% and 35%, respectively, compared to first touch. The best case for both the offline and online approaches is 628.pop2_s with 20% DRAM capacity, which speeds up by more than 84% with either guided approach. Overall, and across the different capacity limits, average speedups for the full group of SPEC® benchmarks ranges from 5.7% to 14.6% for the offline approach and 1.8% to 8.6% for the online approach.

Fig. 6. Performance (throughput) of offline and online guidance based approaches, compared to the unguided first touch configuration, with varying amounts of capacity available in the faster DDR4 memory tier. All results are shown relative to a configuration with all program data allocated to the DDR4 tier (higher is better). Note that the DDR4 tier capacities shown along the x-axis are calculated as a percentage of the peak resident set size during execution with the default configuration.
times than the online approach. To explain why, we analyzed the individual online profiles of several of our selected benchmarks. We found that the capacity and usage of data associated with each allocation site may shift substantially during early portions of the run, but after a short initial period, the sorted rank of each site and selection of sites assigned to the upper tier remains relatively stable from interval to interval. Indeed, in every case we analyzed, the online approach converges to a solution similar to the offline approach after this short initial period.

To understand how this behavior impacts the operation of the online approach, consider Figure 7, which plots the total memory (DRAM + Optane™) bandwidth as well as the number of GBs migrated between memory tiers over time with the online approach for the four CORAL benchmarks with their medium input sizes. Thus, we see that memory bandwidth for the online run is relatively low during early portions of the run, that is, until the runtime has enough profile information to make good data placement decisions. Additionally, the majority of data migration occurs during this early period of relatively poor performance. Even after the runtime identifies a good data placement strategy, later intervals may still sometimes interrupt the application to change data placement, but these migrations have relatively little impact on system bandwidth.

Hence, we find there are two main reasons that the performance of the online approach sometimes lags the offline approach for these benchmarks. For one, the offline approach does not incur any
overhead for profiling and is able to use an additional computing core, which would otherwise be
used for profiling, for program execution. We expect that future efforts could reduce this overhead
by disabling some or all of the profiler after the initial startup period. Additionally, even if the
online approach converges to a similar or better solution than the offline approach, the application
still executes with suboptimal data placement during the initial profiling period. We found that
this effect can have a considerable negative impact in some cases, as this initial period can be a
significant portion of the total execution time for some benchmarks (e.g., AMG in Figure 7b). Even
with these limitations, the online approach is still preferable to the offline approach in cases where:
1) it is not feasible to collect or maintain offline profile data, or 2) it is not possible or very difficult
to construct and profile program inputs that are representative of production execution.

6.3 Performance Analysis with Large Memory Workloads

We conclude our evaluation by examining the impact of guided data tiering on the CORAL bench-
marks with the large and huge input sizes. There are several benefits of evaluation with such
large scale memory workloads. Since these workloads require more memory capacity than there is
available DRAM on our platform, there is no need to artificially limit the available capacity of the
faster memory tier. As a result, data movement costs are also more realistic because the system
may migrate data into and out of the entire DRAM tier. Additionally, this approach allows for
direct comparison between guided (and unguided) software-based data tiering approaches and the
hardware-managed DRAM caching available on our platform.

Figure 8 shows the performance of the four CORAL benchmarks with the offline and online
approaches alongside the hardware-managed DRAM caching option on our platform. Each
bar shows throughput relative to the unguided first-touch configuration, and thus, higher is
better. We find that the offline and online approaches significantly outperform unguided
first touch in almost every case. In the best case, LULESH with the large input achieves speedups
of more than 7.7x and 6.1x for the offline and online approaches, respectively.

For LULESH, AMG, and SNAP, the guided approaches achieve similar, or somewhat better,
performance than the hardware-managed caching mode on our platform. The biggest improvement
comes with the large input of AMG, which is almost 70% faster with the offline approach and 45%
faster with the online approach compared to HW caching. For these cases, there is also significant
potential for memory energy savings with the guided approaches, as hardware-managed caching
typically generates much more data movement between tiers than software-based approaches.

For QMCPACK, however, hardware-managed caching is much more efficient than either guided
approach, and achieves speedups ranging from 2.8x to 7x faster compared to the guided approaches.
This case highlights one of the remaining limitations of our profile guided approaches. On further
analysis, we found that the larger QMCPACK inputs use a single allocation site for the vast majority
of their data allocations. Specifically, this site creates between 60% and 63% of all resident program
data during runs with the large and huge inputs. Despite its large size, the data created at this site
also exhibits the most frequent usage per byte relative to the other data in the application. As a

---

5In Intel®’s literature, the hardware-managed caching option for our platform is referred to as memory mode.
result, this data is almost always assigned to the DRAM tier during guided execution, even if a significant portion of it is relatively cold for some time. Hence, while the guided approaches still outperform first touch, they lag the performance of the hardware-based approach, which is able to evict and replace cold data in the DRAM cache at a much finer granularity.

One approach we are considering to address this limitation is to fragment large sets of data created from the same site into separate sets based on different data features, such as the age of the data, or the PID of the allocating thread. In this way, the runtime could distinguish data that share the same allocation context, while still limiting the number of data groups that it needs to profile and manage to guide data placement effectively.

7 FUTURE WORK

We are currently pursuing several avenues of future work. As described in Section 6.3, we are experimenting with different options for clustering program data into groups with similar expected usage with the goal of enabling more effective prediction and management of memory usage. In addition to tools that rely on source code analysis and compiler integration, we are also building versions of this approach that do not require access to program source code or recompilation. These tools will leverage the application runtime and allocator to identify address ranges with similar expected usage, and will then send this information to a system-level daemon that tracks and manages data allocations and placement for multiple processes. Using these tools, we also plan to conduct experiments to examine and quantify the benefits of high-level knowledge of application source code for guiding data placement.

At the same time, we are experimenting with features of managed language runtime systems, such as the Java virtual machine (JVM), to further enhance guided data management. High-level language VMs (HLL-VMs) offer a number of features that can simplify (and often boost the efficiency of) classifying and migrating heap data. Specifically, these systems typically shield applications from directly accessing the locations of objects on the heap, thereby freeing them from the need to update references with relocated addresses when objects migrate. Other features of HLL-VMs, such as garbage collection, and emulation engines that are designed for FDOs, can also make guidance-based data management easier to deploy and more effective for managed language applications.

This study targeted a state-of-the-art heterogeneous memory platform with conventional DDR4 SDRAM and non-volatile Optane™ RAM. As we take this work forward, we will modify our tools and framework for use with other architectures and emerging technologies, including systems with three or more tiers of distinct memory hardware, and will explore the challenges and opportunities that arise from guiding data management on more complex memory architectures.

8 CONCLUSIONS

This work develops the first ever fully automatic and online profile guided data tiering solution for heterogeneous memory systems. It extends our previous offline profiling-based approach with new techniques to collect data tiering guidance with very low, and often negligible, performance overhead. It also develops a novel online algorithm that periodically analyzes this high-level information and uses it to steer data allocation and placement across a heterogeneous memory architecture. The evaluation shows that this approach significantly outperforms unguided data placement on a state-of-the-art Intel® platform with DDR4 SDRAM and Optane™ NVRAM, with speedups ranging from 1.4x to 7x for a standard set of HPC workloads. Additionally, we find that, aside from a short startup period needed for convergence, the online approach achieves performance similar to that of a well-tuned offline approach. However, because it adapts automatically to the program as it runs, it does not need to collect or store profile information from a separate execution, which can be unwieldy, and may lead to stale or unrepresentative profile guidance.
REFERENCES

[1] Laksono Adhianto, Sinchan Banerjee, Mike Fagan, Mark Krentel, Gabriel Marin, John Mellor-Crummey, and Nathan R. Tallent. 2010. HPCToolkit: Tools for performance analysis of optimized parallel programs. *Concurrency and Computation: Practice and Experience* 22, 6 (2010), 685–701.

[2] Neha Agarwal, David Nellans, Mark Stephenson, Mike O’Connor, and Stephen W. Keckler. 2015. Page Placement Strategies for GPUs Within Heterogeneous Memory Systems. *SIGPLAN Not.* 50, 4 (March 2015), 607–618. https://doi.org/10.1145/2775054.2694381

[3] Neha Agarwal and Thomas F. Wenisch. 2017. Thermostat: Application-transparent Page Management for Two-tiered Main Memory. In *Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems* (Xi'an, China) (ASPLOS '17). ACM, New York, NY, USA, 631–644. https://doi.org/10.1145/3037697.3037706

[4] Shoaiak Akram. 2021. Performance Evaluation of Intel Optane Memory for Managed Workloads. *ACM Trans. Archit. Code Optm.* 18, 3, Article 29 (April 2021), 26 pages. https://doi.org/10.1145/3451342

[5] ANL 2019. U.S. Department of Energy and Intel to deliver first exascale supercomputer. ANL. https://www.anl.gov/article/us-department-of-energy-and-intel-to-deliver-first-exascale-supercomputer

[6] Gaurav Banga, Peter Druschel, and Jeffrey C. Mogul. 1999. Resource containers: a new facility for resource management in server systems. In *Proceedings of the third symposium on Operating systems design and implementation* (New Orleans, Louisiana, USA) (OSDI ’99). USENIX Association, Berkeley, CA, USA, 45–58. http://dl.acm.org/citation.cfm?id=296806.296810

[7] Nathan Beckmann and Daniel Sanchez. 2013. Jigsaw: Scalable Software-defined Caches. In *Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques* (Edinburgh, Scotland, UK) (PACT ’13). IEEE Press, Piscataway, NJ, USA, 213–224. http://dl.acm.org/citation.cfm?id=2523721.2523752

[8] Adam Belay, Andrea Bittau, Ali Mashitizadeh, David Terei, David Mazières, and Christos Kozyrakis. 2012. Dune: safe user-level access to privileged CPU features. In *Proceedings of the 10th USENIX conference on Operating Systems Design and Implementation* (Hollywood, CA, USA) (OSDI ’12). USENIX Association, Berkeley, CA, USA, 335–348. http://dl.acm.org/citation.cfm?id=2387880.2387913

[9] Jacob Brock, Chen Ding, Xiaoran Xu, and Yan Zhang. 2018. PAYJIT: Space-Optimal JIT Compilation and Its Practical Implementation. In *Proceedings of the 27th International Conference on Compiler Construction* (Vienna, Austria) (CC 2018). Association for Computing Machinery, New York, NY, USA, 71–81. https://doi.org/10.1145/3178372.3179523

[10] Jacob Brock, Xiaoming Gu, Bin Bao, and Chen Ding. 2013. Pacman: Program-assisted Cache Management. *SIGPLAN Not.* 48, 11 (June 2013), 39–50. https://doi.org/10.1145/2525670.2466482

[11] Brad Calder, Chandra Krintz, Simmi John, and Todd Austin. 1998. Cache-conscious Data Placement. *SIGPLAN Not.* 33, 11 (Oct. 1998), 139–149. https://doi.org/10.1145/291006.291036

[12] Christopher Cantalupo, Vishwanath Venkatesan, Jeff Hammond, Krzysztof Czurlyo, and Simon David Hammond. 2015. memkind: An Extensible Heap Memory Manager for Heterogeneous Memory Platforms and Mixed Memory Policies. https://www.osi.gov/biblio/1245908

[13] Sigmund Cherem and Radu Rugina. 2004. Region analysis and transformation for Java programs. In *Proceedings of the 4th international symposium on Memory Management* (Vancouver, BC, Canada) (ISMM ’04). ACM, New York, NY, USA, 85–96. https://doi.org/10.1145/1029873.1029884

[14] Trishul M. Chilimbi and Ran Shaham. 2006. Cache-conscious Coallocation of Hot Data Streams. In *Proceedings of the 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation* (Ottawa, Ontario, Canada) (PLDI ’06). ACM, New York, NY, USA, 252–262. https://doi.org/10.1145/1133981.1134011

[15] Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2014. CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache. In *Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture* (Cambridge, United Kingdom) (MICRO-47). IEEE Computer Society, Washington, DC, USA, 1–12. https://doi.org/10.1109/MICRO.2014.63

[16] Ian Cutress. 2021. Intel to Launch Next-Gen Sapphire Rapids Xeon with High-Bandwidth Memory. https://www.anandtech.com/show/16795/intel-to-launch-next-gen-sapphire-rapids-xeon-with-high-bandwidth-memory

[17] Mohammad Dasthi, Alexandra Fedorova, Justin Funston, Fabien Gaud, Renaud Lachaize, Baptiste Lepers, Vivien Quema, and Mark Roth. 2013. Traffic management: a holistic approach to memory placement on NUMA systems. In *ACM SIGPLAN Notices*, Vol. 48. ACM, Association for Computing Machinery, New York, NY, USA, 381–394.

[18] Subramanya R. Dulloor, Amitabha Roy, Zheguang Zhao, Narayanan Sundaram, Nadathur Satish, Rajesh Sankaran, Jeff Jackson, and Karsten Schwan. 2016. Data Tiering in Heterogeneous Memory Systems. In *Proceedings of the Eleventh European Conference on Computer Systems* (London, United Kingdom) (EuroSys ’16). Association for Computing Machinery, New York, NY, USA, Article 15, 16 pages. https://doi.org/10.1145/2901318.2901344
Online Application Guidance for Heterogeneous Memory Systems

Francisco, California, USA (SODA ’90), Society for Industrial and Applied Mathematics, USA, 301–309.

[38] Ali Khanafar, Murali Kodialam, and Krishna P. N. Puttaswamy. 2013. The constrained Ski-Rental problem and its application to online cloud cost optimization. In 2013 Proceedings IEEE INFOCOM. IEEE, New York, NY, USA, 1492–1500. https://doi.org/10.1109/INFCOM.2013.6566944

[39] Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn. 2021. Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In 2021 USENIX Annual Technical Conference (USENIX ATC 21). USENIX Association, Berkeley, CA, 715–728. https://www.usenix.org/conference/atc21/presentation/kim-jonghyeon

[40] A. Kleen. 2004. A NUMA API for Linux.

[41] D. Kote, S. Lee, and I. Qualters. 2019. Exascale Computing in the United States. Computing in Science Engineering 21, 1 (Jan 2019), 17–29. https://doi.org/10.1109/MCSE.2018.2875366

[42] Mohammad Laghari, Najeeb Ahmad, and Didem Unat. 2018. Phase-Based Data Placement Scheme for Heterogeneous Memory Systems. In 2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). IEEE Computer Society, Washington, DC, USA, 189–196. https://doi.org/10.1109/CAHPC.2018.8645903

[43] Mike Lang. 2021. SICM. https://www.exascaleproject.org/research-project/sicm/

[44] Chris Lattner and Vikram Adve. 2005. Automatic Pool Allocation: Improving Performance by Controlling Data Structure Layout in the Heap. In Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation (Chicago, IL, USA) (PLDI ’05). ACM, New York, NY, USA, 129–142. https://doi.org/10.1145/1065010.1065027

[45] Yongjun Lee, Jongwon Kim, Hakbeom Jang, Hyounggun Yang, Jangwool Kim, Jinkyu Jeong, and Jae W. Lee. 2015. A Fully Associative, Tagless DRAM Cache. In Proceedings of the 42Nd Annual International Symposium on Computer Architecture (Portland, Oregon) (ISCA ’15). ACM, New York, NY, USA, 211–222. https://doi.org/10.1145/2749469.2750383

[46] Y. Li, S. Ghose, J. Choi, J. Sun, H. Wang, and O. Mutlu. 2017. Utility-Based Hybrid Memory Management. In 2017 IEEE International Conference on Cluster Computing (CLUSTER). IEEE Computer Society, Washington, DC, USA, 152–165.

[47] Song Liu, Kartik Pattabiraman, Thomas Moseibroda, and Benjamin G. Zorn. 2011. Flikker: Saving DRAM Refresh-power Through Critical Data Partitioning. In Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems (Newport Beach, California, USA) (ASPLOS XVI). ACM, New York, NY, USA, 213–224. https://doi.org/10.1145/1950365.1950391

[48] LLNL. 2014. CORAL Benchmark Codes. https://asc.llnl.gov/CORAL-benchmarks.

[49] Gabriel H Loh and Mark D Hill. 2011. Efficiently enabling conventional block sizes for very large die-stacked DRAM caches. In Proceedings of the 42Nd Annual International Symposium on Computer Architecture (Atlanta, Georgia, USA) (ISCA ’15). ACM, New York, NY, USA, 211–222. https://doi.org/10.1145/2111977.2112020

[50] Mark S. Manasse. 2008. Ski Rental Problem. Springer US, Boston, MA, 849–851. https://doi.org/10.1007/978-0-387-30162-4_378

[51] Paul Menage. 2021. CGROUPS. https://www.kernel.org/doc/Documentation/cgroup-v1/cgroups.txt. Accessed 2021-09-24.

[52] M.R. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski, and G.H. Loh. 2015. Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories. In High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on. IEEE Computer Society, Washington, DC, USA, 126–136. https://doi.org/10.1109/HPCA.2015.7056027

[53] Justin Meza, Jichuan Chang, HanBin Yoon, Onur Mutlu, and Parthasarathy Ranganathan. 2012. Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management. IEEE Computer Architecture Letters 11, 2 (2012), 61–64.

[54] S. Mittal and J. S. Vetter. 2016. Whirlpool: Improving Dynamic Cache Management. IEEE Transactions on Parallel and Distributed Systems 27, 6 (June 2016), 1852–1863. https://doi.org/10.1109/TPDS.2015.2461155

[55] Anurag Mukkara, Nathan Beckmann, and Daniel Sanchez. 2016. Whirlpool: Improving Dynamic Cache Management with Static Data Classification. In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems (Atlanta, Georgia, USA) (ASPLOS ’16). ACM, New York, NY, USA, 113–127. https://doi.org/10.1145/2872362.2872363

[56] NVIDIA. 2016. GP100 Pascal Whitepaper. https://images.nvidia.com/content/pdf/tesla/whitepaper/pascal-architecture-whitepaper.pdf.

[57] Barack Obama. 2015. Executive Order – Creating a National Strategic Computing Initiative. White House. https://obamawhitehouse.archives.gov/the-press-office/2015/07/29/executive-order-creating-national-strategic-computing-initiative

[58] M. Olson, Brandon Kammerdiener, Michael Jantz, Kshitij Doshi, and Terry Jones. 2019. Portable application guidance for complex memory systems. In MEMSYS ’19: Proceedings of the International Symposium on Memory Systems, Vol. 0. ACM, New York, NY, USA, 156–166. https://doi.org/10.1145/3357526.3357575
[60] Matthew Benjamin Olson, Joseph T. Teague, Divyani Rao, Michael R. Jantz, Kshitij A. Doshi, and Prasad A. Kulkarni. 2018. Cross-Layer Memory Management to Improve DRAM Energy Efficiency. ACM Trans. Archit. Code Optim. 15, 2, Article 20 (May 2018), 27 pages. https://doi.org/10.1145/3196886

[61] M. B. Olson, T. Zhou, M. R. Jantz, K. A. Doshi, M. G. Lopez, and O. Hernandez. 2018. MemBrain: Automated Application Guidance for Hybrid Memory Systems. In 2018 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE Computer Society, Washington, DC, USA, 1–10. https://doi.org/10.1109/NAS.2018.8515694

[62] ORNL 2019. U.S. Department of Energy and Cray to Deliver Record-Setting Frontier Supercomputer at ORNL. ORNL. https://www.ornl.gov/news/us-department-energy-and-cray-deliver-record-setting-frontier-supercomputer-ornl

[63] Ivy Bo Peng, Roberto Gioiosa, Gokcen Kestor, Pietro Cicotti, Erwin Laure, and Stefano Markidis. 2017. RTHMS: A Tool for Data Placement on Hybrid Memory System. In Proceedings of the 2017 ACM SIGPLAN International Symposium on Memory Management (Barcelona, Spain) (ISMM 2017). ACM, New York, NY, USA, 82–91. https://doi.org/10.1145/3092255.3092273

[64] kernel.org 2019. perf: Linux Profiling with Performance Counters. kernel.org. https://perf.wiki.kernel.org/index.php/Main_Page

[65] Matthew L. Seidl and Benjamin G. Zorn. 1998. Segregating Heap Objects by Reference Behavior and Lifetime. SIGPLAN Not. 33, 11 (Oct. 1998), 12–23. https://doi.org/10.1145/291006.291012

[66] H. Servat, A. J. Peña, G. Llort, E. Mercadal, H. Hoppe, and J. Labarta. 2017. Automating the Application Data Placement in Hybrid Memory Systems. In 2017 IEEE International Conference on Cluster Computing (CLUSTER). IEEE Computer Society, Washington, DC, USA, 126–136.

[67] Yefim Shaf, Manish Gupta, Hubertus Franke, Andrew Appel, and Jaswinder Pal Singh. 2002. Creating and Preserving Locality of Java Applications at Allocation and Garbage Collection Times. In Proceedings of the 17th ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications (Seattle, Washington, USA) (OOPSLA ’02). ACM, New York, NY, USA, 13–25. https://doi.org/10.1145/582419.582422

[68] Jaewoong Sim, Alaa R. Alameldeen, Zeshan Chishti, Chris Wilkerson, and Hyesoon Kim. 2014. Transparent Hardware Management of Stacked DRAM As Part of Memory. In Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (Cambridge, United Kingdom) (MICRO-47). IEEE Computer Society, Washington, DC, USA, 13–24. https://doi.org/10.1109/MICRO.2014.56

[69] SPEC. 2017. SPEC CPU 2017. https://www.spec.org/cpu2017/

[70] Po-An Tsai, Nathan Beckmann, and Daniel Sanchez. 2017. Jenga: Software-Defined Cache Hierarchies. In Proceedings of the 44th Annual International Symposium on Computer Architecture (Toronto, ON, Canada) (ISCA ’17). ACM, New York, NY, USA, 652–665. https://doi.org/10.1145/3079856.3080214

[71] Unknown. 2021. pagemap, from the userspace perspective. https://www.kernel.org/doc/Documentation/vm/pagemap.txt

[72] Zhenjiang Wang, Chenggang Wu, and Pen-Chung Yew. 2010. On Improving Heap Memory Layout by Dynamic Pool Allocation. In Proceedings of the 8th Annual IEEE/ACM International Symposium on Code Generation and Optimization (Toronto, Ontario, Canada) (CGO ’10). ACM, New York, NY, USA, 92–100. https://doi.org/10.1145/1772954.1772969

[73] Zhenjiang Wang, Chenggang Wu, Pen-Chung Yew, Jianjun Li, and Di Xu. 2012. On-the-fly Structure Splitting for Heap Objects. ACM Trans. Archit. Code Optim. 8, 4, Article 26 (Jan. 2012), 20 pages. https://doi.org/10.1145/2086696.2086705

[74] Kai Wu, Yingchao Huang, and Dong Li. 2017. Unimem: Runtime Data Managementon Non-volatile Memory-based Heterogeneous Main Memory. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (Denver, Colorado) (SC ’17). ACM, New York, NY, USA, Article 58, 14 pages. https://doi.org/10.1145/3126908.3126923

[75] Vinson Young, Prashant J. Nair, and Moinuddin K. Qureshi. 2017. DICE: Compressing DRAM Caches for Bandwidth and Capacity. In Proceedings of the 44th Annual International Symposium on Computer Architecture (Toronto, ON, Canada) (ISCA ’17). ACM, New York, NY, USA, 627–638. https://doi.org/10.1145/3079856.3080243

[76] Chengliang Zhang and Martin Hirzel. 2008. Online Phase-Adaptive Data Layout Selection. In Proceedings of the 22Nd European Conference on Object-Oriented Programming (Paphos, Cyprus) (ECOOP ’08). Springer-Verlag, Berlin, Heidelberg, 309–334. https://doi.org/10.1007/978-3-540-70592-5_14

, Vol. 1, No. 1, Article . Publication date: October 2021.