Design Space Exploration of Power Delivery For Advanced Packaging Technologies

Md Obaidul Hossen, Student Member, IEEE, Yang Zhang, Student Member, IEEE, Hesam Fathi Moghadam, Yue Zhang, Michael Dayringer, and Muhammed S Bakir, Senior Member, IEEE

Abstract—In this paper, a design space exploration of power delivery networks is performed for multi-chip 2.5-D and 3-D IC technologies. The focus of the paper is the effective placement of the voltage regulator modules (VRMs) for power supply noise (PSN) suppression. Multiple on-package VRM configurations have been analyzed and compared. Additionally, 3D IC chip-on-VRM and backside-of-the-package VRM configurations are studied. From the PSN perspective, the 3D IC chip-on-VRM case suppresses the PSN the most even with high current density hotspots. The paper also studies the impact of different parameters such as VRM-chip distance on the package, on-chip decoupling capacitor density, etc. on the PSN.

Index Terms—2.5-D and 3-D integration, power integrity, interconnect, modeling, IR drop, noise, decoupling capacitor.

I. INTRODUCTION

POWER requirements in modern high performance computing systems are becoming increasingly stringent. Traditionally, the power supplies are placed off-chip to provide necessary load currents to the on-chip active circuitry. These systems typically have resistive and parasitic losses from the interconnects and metal pads. Large passive components (i.e., capacitors) are placed to somewhat compensate these effects. However, the power delivery challenges are becoming increasingly prominent as more and more transistors are being packed into a single chip. As a result, number of bumps/pads, on-chip wires, etc. is also increasing. These added components contribute to the parasitics of the power delivery path. Recently, on-chip regulators have gained significant attention because of their fine grain voltage control, increased availability of power, increased performance, decreased inductor size, etc. [1]–[4]. These technologies eliminate the need for multiple VRs in the case of multiple supply voltage systems while reducing the parasitic length of the power delivery path, enabling active power management required by high performance computing devices. In short, these are efforts to bring the power supply circuitry closer to the active circuits.

Power supply noise (PSN) modeling has been under extensive research over the last couple of decades [5]–[9]. The power supply is assumed ideal in the prior studies. Moreover, there are VRM parasitics which impact the PSN of the system. Also, a distributed package level PDN along with the distributed decoupling capacitors are important in accurately characterizing the PSN of any given architecture. Therefore, in this paper, based on prior Power Delivery Network (PDN) modeling efforts [7], [9], [10], different voltage regulator module (VRM) placement methodologies e.g., on-package, 3D stacked VRM-chip, VRM placed on the backside of the package, etc. have been explored. First, the benchmark architectures for analysis are described in Section II. Section III shows the DC IR drop results for different architectures. Transient noise of different configurations is analyzed and compared in Section IV. Finally, in Section V, the concluding remarks are stated.

II. PDN MODELING AND SPECIFICATIONS

Several benchmark configurations have been analyzed in this paper. In Fig. 1(a) the VRM chip is placed next to the active chip on the same package and thus, the long interconnect distance from the power supply to the chip is reduced. The configuration shown in Fig. 1(b) considers a VRM chip placed on the backside of the package. Fig. 1(c) shows the 3D IC stacking of a processor chip on top of the VRM chip.

### TABLE I: PDN parameters

| Parameter | Value |
|-----------|-------|
| TSV resistivity | $8 \times 10^{-9} \Omega \cdot \text{m}$ |
| Package wire thickness (metal planes) | 10 μm per layer |
| On-chip PDN wire dimensions | 5 μm thick, 3.3 μm wide, 30 μm pitch |
| On-chip PDN wire resistivity | $1.7 \times 10^{-9} \Omega \cdot \text{m}$ |
| On-chip decoupling capacitor | 5.3 nF/μm² |
| C4 bump diameter/pitch | 40 μm/100 μm |

The overall analysis flow is as described in the prior work [7], [9]. Throughout this paper, a 1 cm × 1 cm chip is considered. The active chip is assumed to have a 1 V supply voltage rail and a total power of 100 W. VRM parasitic resistance and inductance are extracted from the literature [12], [13]. The equivalent series resistance (Cesr) and inductance (Cesl) of the capacitors are also incorporated in the model. The second region is the board-level lumped parameters along with their decoupling capacitance. Bump parasitics have two sources: solder bumps between the package and the board, and C4 bumps between the package and the chip. Discrete decoupling capacitors have equivalent series resistance (ESR), equivalent series inductance (ESL), and equivalent series capacitance (ESC). These decoupling capacitors are then distributed throughout the package. The overall specifications of
III. DC IR DROP COMPARISON OF DIFFERENT BENCHMARK CONFIGURATIONS

In this section, the DC IR drop for different configurations i.e., on-package VRM, 3D IC chip-on-VRM, and the backside-of-the-package VRM, etc. have been analyzed. In each configuration, adding additional VRMs to the system reduces DC IR drop. The impact of multiple VRMs on PSN suppression is more pronounced if there are hotspots in the chip. Fig. 3 summarizes the results for different VRM-processor configurations. In the backside-of-the-package VRM and 3D IC chip-on-VRM cases, owing to the shorter distance, the IR drop is smaller compared to the prior on-package VRM cases. In the backside-of-the-package configuration, the through package vias and metal layers in the package PDN are important components of the power delivery path. In the 3D IC case, however, due to the dense bumps between the chips, the TSVs in the VRM chip and the microbumps between the VRM and the active chip are the only contributors of the parasitics in the PDN path. As a result, the IR drop for the 3D IC case is 24% and 15.9% smaller than that with four on-package VRMs, and backside of the package VRM cases, respectively.

Since the multiple on-package VRMs case brings the regulator circuit closer to the active chip, there are different trade-off analyses which determine how close we can bring these chips. Fig. 4 shows the DC IR drop results for three different distances between the chips. In the baseline model, the distance between the VRM and the processor chip was fixed to 1 mm. To investigate the impact of this on power delivery performance, the distance was varied from 3 mm to 0.1 mm. Fig. 4 summarizes the results for 3 mm, 1 mm and 0.1 mm distances. As expected, if the distance is increased, the interconnect length for power supply increases, which eventually increases the IR drop.

IV. COMPARISON OF TRANSIENT NOISE FOR DIFFERENT CONFIGURATIONS

The PDN of a system typically contains many inductive elements. Evaluating the transient i.e., $L \frac{di}{dt}$ noise of a system is thus important for verifying the noise levels. In this section, for different configurations, step response of the system will
be shown. The supply voltage rises from 0 V to 1 V with a rise time of 1 ns. Fig. 5 shows the transient noise profile for multiple on-package VRMs. As expected, with increased number of VRMs surrounding the chip, there is less PSN. In all the cases, the transient noises generated from the interaction of capacitive and inductive (mainly package) elements oscillate and settle down to the DC IR drop value of the corresponding case. The second droop is suppressed by the discrete decaps placed on the package. That is why the most dominant transient droop in all the cases is the first droop noise. The four on-package VRMs case achieves almost 24.45% improvement in PSN compared to the single on-package VRM case. When

![Fig. 5: Comparison of transient noise for different on-package VRM configurations](image)

...the VRM chip is placed on the backside of the package. VRM-to-chip PDN is mostly dominated by package vias and bumps. Package vias typically have low aspect ratio compared to TSVs; these TSVs contribute less to the resistance and more to the inductance of the system. Solder bumps between the package and the board play a similar role compared to the microbumps. Also, the number of microbumps is higher than the number of solder bumps. In the 3D IC chip-on-VRM case, the VRM is directly supplying power from the bottom of the chip. Hence, the inductive components are the TSVs in the VRM chip, and the microbumps between the VRM and the active chip. These are minimal compared to the inductive components in the other cases described in this study. In both of the cases, the package is less involved, which reduces the overall package parasitics in the PDN. Fig. 6 compares the best case from the on-package VRM cases with the backside-of-the-package and 3D IC chip-on-VRM configurations. For the backside-of-the-package VRM case, the maximum PSN is 82.64 mV. This itself is 10.65% improvement compared to the four on-package VRMs case. The 3D IC chip-on-VRM case provides a maximum PSN of 58.8 mV.

![Fig. 6: PSN comparison for different key benchmarks](image)

Throughout the paper, we observe that the transient noise is dominated by the first droop noise. This noise is dependent on the on-chip decap allocation. Throughout this paper, a decap density of 5.3 nF/mm² has been used for the analysis. Typically, on-die decap can take 20-30% area depending on the available space [17]. Moreover, depending on the type of capacitors used, the decap density can vary [18]. Typically using MOS capacitors, a decap density of 10-20 nF/mm² can be achieved. The four on-package VRMs case, the 3D IC chip-on-VRM case, and the backside-of-the-package VRM case have been simulated for a varying decap density. The density is varied from 1 nF/mm² to 15 nF/mm². To simplify the analysis, uniform power density has been considered. Fig. 7 summarizes the results from this study. As expected, with increased decap allocation, the PSN decreases. For the 3D IC case, the maximum PSN reduced from 64 mV for 1 nF/mm² to 36 mV for 15 nF/mm². The other two cases follow a trend similar to this.

![Fig. 7: Maximum PSN of some key configurations for different on-chip decap density](image)

**V. CONCLUSION**

This paper performs a power delivery network analysis for different benchmark configurations including voltage regulator modules. Multiple on-package VRMs, 3-D IC chip-on-VRM, and backside-of-the-package VRM cases are studied. The latter two cases enable supplying power directly from the bottom of the chip. Because of the proximity from the power supply to the active circuitry, the power delivery noise of the 3D IC chip-on-VRM case and the backside-of-the-package VRM case are the least. With distributed on-chip decoupling capacitor and package level discrete decaps, the PSN is minimized in all the configurations. The impact of on-chip decap density variation is also quantified. For 3D IC chip-on-VRM case with uniform current density, 25% improvement in PSN is possible if three times more decap is used compared to the one used for this analysis.
REFERENCES

[1] E. A. Burton, G. Schrom, F. Paillet, J. Douglas, W. J. Lambert, K. Radhakrishnan, and M. J. Hill, “Fivr? fully integrated voltage regulators on 4th generation intel core? socs,” in Applied Power Electronics Conference and Exposition, 2014. APEC 2014. IEEE International, March 2014, pp. 432–439.

[2] N. Sturcken, E. O’Sullivan, N. Wang, P. Herget, B. Webb, L. Romankiw, M. Petracca, R. Davies, R. Fontana, G. Decad, I. Kymissis, A. Petrochev, L. Carloni, W. Gallagher, and K. Shepard, “A 2.5d integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8a/mm²,” in Solid-State Circuits Conference, 2012. ISSCC 2012. IEEE International, Feb 2012, pp. 400–402.

[3] W. Kim, M. S. Gupta, G. Y. Wei, and D. Brooks, “System level analysis of fast, per-core dvfs using on-chip switching regulators,” in 14th IEEE International Symposium on High Performance Computer Architecture, Salt Lake City, UT, 2008, Feb 2008, pp. 123–134.

[4] H. K. Krishnamurthy, V. Vaidya, S. Weng, K. Ravichandran, P. Kumar, S. Kim, R. Jain, G. Matthew, J. Tschanz, and V. De, “20.1 a digitally controlled fully integrated voltage regulator with on-die solenoid inductor with planar magnetic core in 14nm tri-gate emos,” in 2017 IEEE International Solid-State Circuits Conference (ISSCC), Feb 2017, pp. 336–337.

[5] J. Xie and M. Swaminathan, “Electrical and thermal cosimulation with nonconformal domain decomposition method for multiscale 3-d integrated systems,” Components, Packaging and Manufacturing Technology, IEEE Transactions on, vol. 4, no. 4, pp. 588–601, April 2014.

[6] R. Zhang, K. Wang, B. Meyer, M. Stan, and K. Skadron, “Architecture implications of pads as a scarce resource,” in Proc. IEEE Int. Symp. on Computer Architecture, June 2014, pp. 373–384.

[7] Y. Zhang, S. Grady, and M. S. Bakir, “Power delivery network benchmarking for interposer and bridge-chip-based 2.5-d integration,” IEEE Electron Device Letters, vol. 39, no. 1, pp. 99–102, Jan 2018, doi:10.1109/LED.2017.2779813.

[8] X. Zhang, T. Tong, S. Kanev, S. K. Lee, G.-Y. Wei, and D. Brooks, “Characterizing and evaluating voltage noise in multi-core near-threshold processors,” in Proc. Int. Symp. on Low Power Electronics and Design, 2013, pp. 82–87.

[9] J. H. C. Chen, C.-H. Chen, C.-P. Hung, and H.-M. Tong, “Tsv technology for 2.5d ic solution,” in 2012 IEEE 62nd Electronic Components and Technology Conference (ECTC), May 2012, pp. 284–288.

[10] Altera, “Device-Specific Power Delivery Network (PDN) Tool 2.0 User Guide.” [Online]. Available: https://www.altera.com/content/dam/altera-www/global/

[11] O. Semiconductor, “Methods to Characterize Parasitic Inductance and Resistance of Modern VRM.” [Online]. Available: http://www.onsemi.com/pub/Collateral/ Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 1, pp. 81–92, Jan 2002.