Abstract—To continue scaling beyond 2-D CMOS with 3-D integration, any new 3-D IC technology has to be comparable or better than 2-D CMOS in terms of scalability, enhanced functionality, density, power, performance, cost, and reliability. Transistor-level 3-D integration carries the most potential in this regard. Recently, we proposed a stacked horizontal nanowire based transistor-level 3-D integration approach, called SN3D [1][2] that solves scaling challenges and achieves tremendous benefits with respect to 2-D CMOS while keeping manageable thermal profile. In this paper, we present the cost analysis of SN3D and show comparison with 2-D CMOS, conventional TSV based 3-D (T3-D) and Monolithic 3-D (M3-D) integrations. In our cost model, we capture the implications of manufacturing, circuit density, interconnects, bonding and heat in determining die cost and evaluate how cost scales as transistor count increases. Since, SN3D is a new 3-D IC fabric, based on our proposed manufacturing pathway [2] we assumed complexity of fabrication steps as proportionality constants in our cost estimation model. Our analysis revealed SN3D have 86% and 74% reduction in area; 55% and 43% reduction in interconnect distribution and total interconnect length required; reduced metal layer requirement; and 70% and 68% reduction in total cost in comparison to 2-D CMOS and Monolithic 3-D (M3-D) integrations respectively.

Index Terms—3-D IC, 3-D CMOS, Fine-Grained 3-D, SN3D, 3-D Manufacturing, 3-D cost, SN3D Cost

I. INTRODUCTION

Transistor-level 3-D integration is considered the most promising direction for replacing 2-D CMOS due to its density and performance benefits. Our proposal for transistor-level 3-D integration called stacked horizontal nanowire based 3-D IC fabric (SN3D), is based on stacked horizontal nanowires and uses architected features for circuit functionality, interconnection, and thermal management. Previously we reported huge gains with SN3D design [1-3]. In this paper, we focus on cost aspects and show a detailed comparison with 2-D CMOS, TSV based 3-D CMOS (T3-D) and monolithic 3-D (M3-D) integrations.

Fig. 1 shows core components of the fabric and overview of circuit mapped SN3D fabric. Stacked suspended horizontal nanowires (Fig. 1A) are the building blocks, which are prefabricated, and predopped. Architected fabric components: Gate-All-Around junctionless nanowire FETs (Fig. 1B), Common Contact (CC- Fig. 1C.i), Common Gate (CG- Fig. 1C.ii), Horizontal Bridges (HB- Fig. 1C.iii), Horizontal Insulation (HI- Fig. 1D) and Fabric Vias (FV- Fig. 1E) are formed onto these nanowires through material deposition techniques[4][5]. Active devices here are junctionless nanowire transistors that do not require any doping variation for Drain/Source/Channel regions. Previously we demonstrated
Fig. 2. Interconnect Hierarchy (A) 2D CMOS, (B) Through Silicon Via (TSVs) based 3-D IC, (C) Monolithic 3-D (M3D), (D) SN3D.

The cost model used for 2-D CMOS, T3-D, M3-D and SN3D is illustrated in the Fig. 3. As SN3D IC follows a new fabrication approach that does not have prior cost data, the early cost estimation model showed (Fig. 3.) is built upon the prior estimates of the major cost dictating aspects, such as, interconnect, die area, the complexity of process steps, and metal layers requirement. Initially, the die area and the interconnect requirement is estimated based on SN3D design and metal layer count serve as the independent variables in the circuit system considered. Finally, the estimated die area and metal layer count serve as the independent variables in the cost function developed, where, the fabrication complexity i.e., the total number of different process steps required, are parameterized as proportionality parameters. Also, to note, the cost model presented is applicable to four of the fabrication approaches considered, because the underlying fabrication processes are same for all, therefore the model enables the fair relative comparison of SN3D cost estimates with the rest. Towards which, the next sections present the scheme for interconnect, die area and metal layers estimation.
A. Interconnect Estimation for SN3D

Interconnect projection for a placement of logic gates is an important variable for early estimation of wiring space requirement, metal layer requirement, delays, power dissipation, and cost. For that, this section shows the hierarchical partitioning and placement strategy considered for SN3D fabric and estimates the interconnect density for circuits implement in SN3D. The interconnect estimates obtained would be used in later sections for estimation of metal layers, dissipation, and cost (Fig.3). For a hierarchically partitioned circuit system (as shown in Fig.4) implemented in SN3D, the number of metal interconnect terminals \( (T_m) \) required by a module containing \( N_G \) blocks is given by Rent’s [6] empirical expression as (it is applicable at all levels of hierarchy)

\[
T_m = k N_G^p \tag{1}
\]

Where \( k \) is the average number of terminals (input and output) per each block (Fig.4), and \( p \) is the rent’s constant which specifies the complexity of the design considered. From this, the total number of interconnects \( (I_T) \) required for a circuit system is proportional to the number of terminals and is given by the expression [7]

\[
I_T = \alpha k N_G (1 - N_G^p) \tag{2}
\]

Where \( \alpha \) is the fraction of the on-chip terminals that are sink terminals, and it is related to average fanout \( f.o. \), as \( \alpha = f.o./f.o.+1 \). In SN3D approach, a significant number of these interconnects are replaced by fabric interconnects, which reduces the interconnect routing on top metal layers. These interconnects reduction is expressed quantitatively next; a modified rent’s expression [9] and an interconnect density function [8] is formulated for SN3D. Consider a circuit design with \( N_G \) gates as represented by Fig.4, they can be equally distributed in to \( n \) nanowire transistor layers (we consider \( n = 10 \) in this paper) in the SN3D fabric. This partitioning scheme is represented in Fig.5A, here each layer incorporates \( \frac{N_G}{n} \) gates.

The number of terminals emanating from each layer \( (T_i) \) due to such partition can be given by Rent’s expression as

\[
T_i = k \left( \frac{N_G}{n} \right)^p \tag{3}
\]

Where \( i \) is the layer’s number and \( n \) is the total number of layers. Summation of \( T_i \) over all the layers (Fig.5A) gives the total number of terminals \( T_{SN3D} \) available in SN3D over all the layers.

\[
T_{SN3D} = \sum_{i=1}^{n} T_i = n k \left( \frac{N_G}{n} \right)^p \tag{4}
\]

Next, the Fig.5B represents partitioning and placement scheme in SN3D fabric, where, the total terminals \( (T_{SN3D}) \) emanating are utilized in two distinct ways: \( T_{feat} \) terminals for 3-D interconnect features specific to SN3D, such as CG, CC and HB (Fig.1 and 2D); and \( T_m \) terminals for metal layer interconnects. Hence, \( T_{SN3D} \) is comprised of (Fig.5B)

\[
T_{SN3D} = T_m + T_{feat} \tag{5}
\]

Now, from eq(1), eq(4) and eq(5)

\[
T_{feat} = n k \left( \frac{N_G}{n} \right)^p - k N_G^p
\]

\[
T_{feat} = n \left( 1 - n^{p-1} \right) k \left( \frac{N_G}{n} \right)^p
\]

From which, the average number of terminals consumed by fabric’s 3-D interconnects features per each nanowire layer is

\[
T_{feat,i} = T_{feat} \left( \frac{n}{n} \right) = \left( 1 - n^{p-1} \right) k \left( \frac{N_G}{n} \right)^p
\]

Similarly, the number of terminals contributing top metal layer interconnects per each nanowire layer \( (T_{m,i}) \) is the difference of total number of terminals per each layer \( T_i \) (eq(3)) and layer’s fabric interconnect terminals \( (T_{feat,i}) \)

\[
T_{m,i} = T_i - T_{feat,i}
\]
The effective average number of terminals per each block in the circuit is given by

$$i(l) = f(N_G, l, k, p)$$

where

- $N_G$ is the number of logic blocks in the circuit,
- $l$ is the Manhattan distance in multiples of $u$ (the unit distance called gate pitch),
- $k$ is the average number of terminals per each block in the circuit system.

As discussed in Eq. (5), the reduction in metal interconnects due to fabric interconnects is expressed through $K_{SN3D,m}$. Thus, employing $K_{SN3D,m}$ for $k [9]$, the modified expression for $i(l)$ [8] in SN3D is,

**Region I:**

$$i_{SN3D} (l) = \frac{k(1 - n^{p-1})}{2} \left( \frac{l^2}{3} - 2\sqrt{N_G}\frac{l}{2} + 2N_G l \right) 2^{p-4}$$

**Region II:**

$$i_{SN3D} (l) = \frac{a(kn^{p-1})}{6} \left( 2\sqrt{N_G} - l \right)^3 2^{p-4}$$

where $a$ is the fraction of the on-chip terminals that are sink terminals, and is related to average fanout, $f_{ao}$, as

$$a = \frac{f_{ao} - 1}{f_{ao}}$$

The normalization factor $\tau$ is given by [8]

$$\tau = \frac{2N_G(1 - n^{p-1})}{-n^{p-1} + 2^{p-1} - 2^{p-1} l + 2^{p-1} l^2 - 2^{p-1} l^3}$$

Now, integration of $i(l)$ over a range of interconnect lengths gives the total number of interconnects available over that range, which is named as cumulative interconnect density function $I_{SN3D}(l)$ [8],

$$I_{SN3D}(l) = \int_{c}^{l} i_{SN3D}(c) dc$$

Fig. 6 shows the interconnect distribution $i(l)$ and cumulative interconnects distribution $I(l)$ functions evaluated for SN3D, M3D and 2-D designs. It can be noticed that SN3D shows huge reduction in interconnect distributions (Fig.6) from local to global interconnects range due to the availability of fine-grained 3-D fabric routing features (Fig.1 & 2D) from device to system level. This impact is pictorially depicted in Fig.7: the quantity of 3-D interconnects is given by $I_{TF,eq}$ (Eq. 7) which is represented in the figure by interconnect lines among the blocks; and the reduced metal layer interconnects is given by $I_{SN3D}(2\sqrt{N_G})$ Eq. (9) which is represented as metal lines on the top. The reduction in total interconnects $I_{SN3D}(2\sqrt{N_G})$ over $I_{2D}(2\sqrt{N_G})$ is 54% (this can be further enhanced by exploring the efficient routing options in SN3D fabric). This reduction reduces the average interconnect length and total wiring requirement of the chip, consequently alleviates the metal layers requirement, wire delays, power loss and cost.
Die area for gate-limited designs is proportional to the total number of gates available in the design \[10\], accordingly, it can be formulated for 2-D, T3-D, M3-D as:

\[ A_{2D} = N_G A_{G,2D} \]
\[ A_{3D} = N_G A_{G,3D} + N_{TSV} A_{TSV} \]
\[ A_{M3D} = N_G A_{G,M3D} + N_{MIV} A_{MIV} \]

Where \( N_G \) is the total number of gates in the design and \( A_G \) is the average area of each gate. The average gate area in 2-D CMOS \( (A_{G,2D}) \) is taken from \[10\] as \( 3125 \lambda^2 \), correspondingly, assuming an efficient 2 layer 3-D integration, the average gate area for T3-D and M3-D is considered half the 2-D CMOS gate area \( (i.e., A_{G,3D} = A_{G,M3D} = A_{G,2D}/2) \). Additionally, to note from above expressions, T3-D and M3-D suffer from area overhead due to TSVs and MIVs respectively. Here, \( N_{TSV} \) and \( N_{MIV} \) are the number of TSVs and MIVs required respectively; \( A_{TSV} \) and \( A_{MIV} \) are the block out area for each TSV and MIV respectively. \( N_{TSV} \) is estimated from \[10\], and \( N_{MIV} \) for a transistor-level-monolithic 3-D design could be expressed from \eqref{eq:TSV} and \eqref{eq:MIV} as \( (M3-D \text{ is limited to 2 tier design}) \)

\[ I_{TSV} = \frac{a_k(1 - 2^{-p-1})N_G (1 - N_G^2)}{2} \]

\[ I_{MIV} = \frac{a_k(1 - 2^{-p-1})N_G (1 - N_G^2)}{2} \]

Similarly, die area for SN3D is given by

\[ A_{D,SN3D} = N_G A_{G,SN3D} \]

Based on our previous SN3D layout designs \[1-3\], the average gate area \( A_{G,SN3D} \) calculated for SN3D is \( 432 \lambda^2 \). Fig.8 represents single gate layout \[2\] in SN3D consuming the footprint of only one NW transistor (other transistors are implemented in subsequent nanowires on the bottom layers) plus the footprint for fabric vias, and HBs. It is to be noticed that block out area for fabric vias is incorporated in the gate area of SN3D.

Thus, solving the given die area expressions, Fig.9 shows the die area estimates for 2-D CMOS, 3-D, M3-D and SN3D approaches for 5,10 and 20 million logic gate designs. From the figure, SN3D shows a huge reduction in area compared to other approaches; the reduction is 86% and 74% with respect to 2-D CMOS and M-3D respectively. Subsequent sections will use these area estimates for metal layer estimation and cost projection.

C. **Metal layer Estimation**

The metal layer estimation algorithm \[11\] is based on the iterative bottom-up placement of interconnect distribution onto the available routing area in successive metal layers. The total interconnect routing length available on a metal layer is given by \[11\]

\[ L_{av,i} = \frac{\mu_i A_{D,SN3D} - A_{Vias,i}}{W_i} \]

Where \( A_{D,SN3D} \) is the SN3D die area, \( i \) indicates the metal layer count, \( \mu_i \) is layer's routing efficiency, \( A_{Vias,i} \) is the layer's total via block out area and \( W_i \) is the layer's metal wire pitch. \( A_{Vias,i} \) is estimated as \[11\]

\[ A_{Vias,i} = 2A_{V,i} (N_G f.o - I(i)) \]

Where \( A_{V,i} \) is block out area of single via on layer \( i \), \( N_G \) is the total gate count, \( f.o \) is the average fanout per each gate and \( I(i) \) is the cumulative interconnect density which gives the total number of interconnects routed until current layer. Here, \( (N_G f.o) \) is the total number of fanout interconnects available in the design, thus, \( (N_G f.o - I(i)) \) gives total number of fanout interconnects routed above current metal layer \( i \) \[11\], twice this number gives the approximate number of vias passing through current metal layer \[11\]. Fig.9 illustrates the metal layer estimation algorithm. Starting from bottom metal layer, the interconnects available through interconnect distribution function are routed iteratively until the layer’s available routing length \( L_{av,i} \) is deplete. The subsequent interconnects are routed similarly on the next metal layers as depicted in the Fig.9. The upper bound condition for iterative routing of interconnects in a metal layer is

\[ \chi L(I_i) - \chi L(I_{i-1}) \leq L_{av,i} \]
Where \( L(l_i) \) is the cumulative interconnect wire length until the \( i^{th} \) layer, and \( \chi = \frac{4}{f \sigma + 3} \) is the factor that accounts for fraction of interconnects shared with in a common net [11]. Upon completion of all the interconnects available in interconnection distribution, the routing algorithm terminates, and the value of \( i \) gives the estimation of metal layers required for the circuit system considered. Table 1 presents the results of metal layer estimation for 2D, T3-D, M3-D and SN3D approaches for 5, 10 and 20 million logic gate designs. SN3D shows 2.5x reduction in metal layer requirement, which would reduce the cost of metal layers, that is discussed in the next section.

**TABLE 1 METAL LAYER ESTIMATION**

| \( N_g \) | 2D CMOS | TSV 3D | M3D | SN3D |
|----------|---------|--------|-----|------|
| 5 M      | 5       | 5      | 3   | 3    |
| 10 M     | 6       | 5      | 4   | 3    |
| 20 M     | 7       | 6      | 5   | 4    |

**D. Cost Approximation**

Cost of a chip is comprised of its constituent costs: die cost, metal layers cost, cooling cost and bonding cost (package costs are not considered).

\[
C = C_{\text{die}} + C_{\text{metal}} + C_{\text{cooling}} + C_{\text{bonding}}
\]  

Projection of this constituent costs for a fabrication approach needs both prior cost data from foundry and the design phase information available. As SN3D is a new fabrication approach, which has no previous cost data from the foundry, we have developed a cost model which best captures the design phase information available and presents a forecast proportional to actual cost, those, it enables faithful comparison of SN3D cost with 2-D, T3-D and M3-D approaches. The design phase information like die area \( (A_{\text{2D}}) \), metal layers \( (n_m) \) and fabrication process steps requirement, serve as the determinants. Accordingly, the general expression for die cost and metal cost can be expressed as

\[
C_{\text{die}} + C_{\text{metal}} = (c_{\text{pd}}A_{\text{Die}}) + (c_{\text{pm}}n_mA_{\text{Die}})
\]  

Where \( A_{\text{Die}} \) and \( n_m \) (estimated is previous section) are the variables dependent on physical design of the circuit system, \( c_{\text{pd}} \) and \( c_{\text{pm}} \) are the proportionality constants parameterized corresponding to the process steps involved in fabrication. \( c_{\text{pd}} \) is a parameter proportional to process steps involved in the fabrication of active devices on die and \( c_{\text{pm}} \) is the parameter proportional to process steps involved in fabrication of metal layers on top of the die. Next, we formulate these parameters for different fabrication approaches.

The sequential processes involved in any IC fabrication can be classified into five major process steps, photolithography, diffusion, deposition, etching, and implantation. Next, we quantize and parameterize these process steps in terms of an arbitrary cost. Let \( k_c \) be an arbitrary cost consumed by unit area of silicon chip when subjected to each of the five processes. This is conveyed in the Fig.10A, where, a unit area of substrate is subjected to one photolithography, one diffusion, one implantation, one deposition and one etching process steps. Thus, \( k_c \) can be expressed into constituent cost constants of photolithography \( k_{\text{pl}} \), diffusion \( k_{\text{df}} \), deposition \( k_{\text{dp}} \), etching \( k_{\text{et}} \) and implantation \( k_{\text{im}} \).

\[
k_c = k_{\text{pl}} + k_{\text{df}} + k_{\text{dp}} + k_{\text{et}} + k_{\text{im}}
\]  

Now, Fig.10C [12] depicts the relative cost of these major process steps involved in the semiconductor industry. From these relative cost statistics (Fig.10C) [12], the above constituent cost constants can be appropriately deduced to fraction of \( k_c \), i.e., \( k_{\text{pl}} = 0.32k_c; k_{\text{df}} = 0.22k_c; k_{\text{et}} = 0.18k_c; k_{\text{dp}} = 0.16k_c; \) and \( k_{\text{im}} = 0.12k_c \).

Next, determining the number of different process steps from the process sequence [2] [13-17] of a particular fabrication approach would give cost per unit area \( (c_p) \) for that approach.

\[
c_p = n_{\text{pl}}k_{\text{pl}} + n_{\text{df}}k_{\text{df}} + n_{\text{et}}k_{\text{et}} + n_{\text{dp}}k_{\text{dp}} + n_{\text{im}}k_{\text{im}}
\]

\[
c_p = (0.32n_{\text{pl}} + 0.22n_{\text{df}} + 0.18n_{\text{et}} + 0.16n_{\text{dp}} + 0.12n_{\text{im}})k_c
\]  

Where \( n_{\text{pl}}, n_{\text{df}}, n_{\text{et}}, n_{\text{dp}} \) and \( n_{\text{im}} \) are the number of photolithography, diffusion, etching, deposition, and implantations steps required respectively. For example, Fig.10B conveys the number of different process steps required for SN3D die (Table.2) [2] [13], therefore, \( c_p \) for SN3D die \( (c_{\text{pd}}) \) is calculated from eq(13) as 26.54k \. Similarly, Table.2 presents the number of different process steps required per unit area of 2D CMOS [14], T3-D [15], M3-D [16] and SN3D [2] [13] dies, and for unit area of a metal layers [14]. It is to be noticed that T3-D and M3-D require more than twice the 2-D process steps because two stacked dies would incur equal but separate process steps and the process steps excess to twice the 2-D CMOS are to drill TSVs and MIVs through the dies. Substituting this process steps count in eq(13), and from eq (12) and (11), the final cost expression formulated for 2-D, T3-D, M3-D and SN3D are

\[
C_{\text{2D}} = 6.26k_cA_{\text{2D}} + 2k_cn_ma_A_{\text{2D}} + C_{\text{cooling}}
\]  

**TABLE 2 PROCESS STEPS**

| Process            | 2D [14] | 3D/3M/3D [15-17] | SN3D [2][13] | Metal [14] |
|--------------------|---------|------------------|--------------|------------|
| Photolithography   | 9       | 19               | 2            | 2          |
| Diffusion          | 4       | 8                | 2            | -          |
| Implantation       | 7       | 14               | -            | -          |
| Deposition         | 4       | 10               | 4            | -          |
| Etching            | 5       | 13               | 51           | 4          |

**Fig. 10. Parameterizing Process Steps A) Unit process parameter for cost, B) SN3D process parameter for cost, C) Relative Cost of the process steps**
same (i.e., 2) for all the approaches because metal layer process cost-statistics from Fig.10C, SN3D shifts the processes cost. Moreover, as noted in SN3D process count in Table.2 and constant 26.54, huge reduction in the die area reduces the die integration approaches along with its components costs. SN3D therefore, it incurs a low cooling cost.

Where 6.26, 7.26, 7.26, and 26.54 are the die process parameters ($c_{pd}$) calculated for 2-D, T3-D, M3-D and SN3D respectively; whereas, metal layers’ process parameter $c_{pm}$ is same (i.e., 2) for all the approaches because metal layer process steps are identical in all the approaches. $A_{2D},A_{3D},A_{M3D},$ and $A_{SN3D}$ are the die areas estimated in section B for 2-D, T3-D, M3-D and SN3D respectively, and metal layer estimates ($n_m$) for all the approaches are from Table.1. Hence, by evaluating the above expressions, SN3D cost is estimated and compared to conventional fabrication approaches.

Fig.11 shows the cost estimates evaluated for four of the integration approaches along with its components costs. SN3D cost estimate shows huge saving due to following reasons. First, though the number of process steps increases in SN3D due to voluminous package of devices (this is reflected in process constant 26.54), huge reduction in the die area reduces the die cost. Moreover, as noted in SN3D process count in Table.2 and process cost-statistics from Fig.10C, SN3D shifts the processes to relatively cheaper deposition and etching steps compared to extreme lithography steps needed in sub nanometric regime in conventional approaches. Second, reduction in metal interconnects and metal layer requirement alleviates the metal layer cost for SN3D. Third, SN3D does not require any bonding cost (Fig.11), whereas 3-D and M3-D incur significant bonding cost. The bonding costs presented are estimated based on relative cost data from [10]. Fourth, the cooling cost is linearly proportional to the temperature of the chip [10]; 3-D and M3D require relatively high cooling cost because of the extreme working temperatures due to minimum heat escape path in the stacked dies. Whereas SN3D owing to its fine-grained thermal management scheme heats up less [18] compared to other three, therefore, it incurs a low cooling cost.

### III. Conclusion

We have presented in detail an approach for relative cost estimation of different fabrication methodologies which is based on the quantitative estimation of major cost dictating aspects, and compared the cost of SN3D IC with 2-D CMOS, T3-D and M3-D (Fig.12) costs. This cost evaluation methodology is generic and it is applicable for relative cost estimation of any fabrication methodologies, whereas the parameterized constants change according to the process complexity (number of different process steps) and can be derived from eq (13). Such kind of cost estimation would enable a fair comparison of cost estimates at design phase, and, as it is in units of an arbitrary cost ($k_c$) which serves as a base enabling consistent comparison between different fabrication approaches, the cost estimated would be proportional to the actual cost. Our results show SN3D consumes 70%, 67% and 68% lower cost than 2-D, T3-D and M3-D respectively, proving it to be promising 3-D integration direction for research.

### IV. References

[1] N. K. Macha, et al., “Fine-grained 3-D CMOS concept using stacked horizontal nanowire,” 2016 NANOARCH IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Beijing, 2016, pp. 151-152.

[2] N. K. Macha, M. A. Iqbal, and M. Rahman, “New 3-D CMOS Fabric with Stacked Horizontal Nanowires,” 2017, Submitted for publication, 2017.

[3] Naveen Macha, Sandeep Geedipally, Mostafizur Rahman, “Ultra high density 3D SRAM cell design in Stacked Horizontal Nanowire (SN3D) fabric”, 2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), vol. 00, no., pp. 155-161, 2017.

[4] M. Rahman, P. Narayanan, S. Khasanvis, J. Nicholson, and C. A. Moritz, “Experimental prototyping of beyond-CMOS nanowire computing fabrics,” Proc. 2013 IEEE/ACM Int. Symp. Nanoscale Archit. NANOARCH 2013, pp. 134–139, 2013.

[5] M. Rahman, J. Shi, M. Li, S. Khasanvis, and C. A. Moritz, “Manufacturing pathway and experimental demonstration for nanoscale fine-grained 3-D integrated circuit fabric,” IEEE-NANO 2015 - 15th Int. Conf. Nanotechnol., pp. 1241–1247, 2016.

[6] B. S. Landman and R. L. Russo, “On a Pin Versus Block Relationship For Partitions of Logic Graphs,” IEEE Trans. Comput., vol. C-20, no. 12, pp. 1469–1479, 1971.

[7] W. E. Donath, “Placement and Average Interconnection Lengths of Computer Logic,” IEEE Trans. Circuits Syst., vol. 26, no. 4, pp. 272–277, 1979.

[8] J. A. Davis, et al., “A stochastic wire-length distribution for gigascale integration (GSI). Part I: Derivation and validation,” IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 580–589, Mar. 1998.

[9] Shukri J Souri, “3D ICs Interconnect Performance Modeling and Analysis,” Ph.D. dissertation, pp. 29–41, 2002.

[10] X. Dong, J. Zhao, and Y. Xie, “Fabrication cost analysis and cost-aware design space exploration for 3-D ICs,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 29, no. 12, pp. 1959–1972, 2010.

[11] P. Chong and R. K. Brayton, “Estimating and optimizing routing utilization in DSM design,” in Proc. Workshop Syst.-Level Interconnect Prediction, 1999, pp. 97–102.

[12] Y. Lai, “Cost Per Wafer,” Imid 2009, pp. 1069–1072, 2009.

[13] R. M. Y. Ng, T. Wang, F. Liu, X. Zuo, J. He, and M. Chan, “Vertically stacked silicon nanowire transistors fabricated by inductive plasma etching and stress-limited oxidation,” IEEE Electron Device Lett., vol. 30, no. 5, pp. 520–522, 2009.

[14] James D. Plummer, et al., “Modern CMOS Technology,” in Silicon VLSI Technology: Fundamentals, Practice and Modeling, ed. New Jersey: Prentice-Hall, 2000, ch. 2, pp. 49–92.
[15] Pangracious, Vinod & Marrakchi, Zied & Mehrez, Habib. (2015). Three-Dimensional Integration: A More Than Moore Technology. 350. 13-41. 10.1007/978-3-319-19174-4_2.

[16] C. Liu and S. K. Lim, “A design tradeoff study with monolithic 3D integration,” Proc. - Int. Symp. Qual. Electron. Des. ISQED, no. 404, pp. 529–536, 2012.

[17] Y. Lee, P. Morrow, and S. K. Lim, “Ultra High Density Logic Designs Using Transistor-Level Monolithic 3D Integration,” ICCAD ’12 Proceedings of the International Conference on Computer-Aided Design, pp. 539–546.

[18] M. A. Iqbal, M. Rahman “New Thermal Management Approach for Transistor-level 3-D Integration”, IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2017.