Monte Carlo simulations of spin transport in nanoscale In$_{0.7}$Ga$_{0.3}$As transistors: temperature and size effects

B. Thorpe$^1$, S. Schirmer$^2$, and K. Kalna$^1$

$^1$ Swansea Academy of Advanced Computing, Swansea University, Bay Campus, Swansea, SA1 8EN, United Kingdom
$^2$ Department of Physics, Faculty of Science & Engineering, Swansea University, Singleton Park, Swansea, SA2 8PP, United Kingdom
$^3$ Nanoelectronic Devices Computational Group, Department of Electronic and Electrical Engineering, Faculty of Science & Engineering, Swansea University, Bay Campus, Swansea, SA1 8EN, United Kingdom

E-mail: b.j.thorpe@swansea.ac.uk, s.schirmer@swansea.ac.uk, k.kalna@swansea.ac.uk

Abstract. Spin-based metal-oxide-semiconductor field-effect transistors (MOSFET) with a high-mobility III-V channel are studied using self-consistent quantum corrected ensemble Monte Carlo device simulations of charge and spin transport. The simulations including spin-orbit coupling mechanisms (Dresselhaus and Rashba coupling) examine the electron spin transport in the 25 nm gate length In$_{0.7}$Ga$_{0.3}$As MOSFET. The transistor lateral dimensions (the gate length, the source-to-gate, and the gate-to-drain spacers) are increased to investigate the spin-dependent drain current modulation induced by the gate from room temperature of 300 K down to 77 K. This modulation increases with increasing temperature due to increased Rashba coupling. Finally, an increase of up to 20 nm in the gate length, source-to-gate, or the gate-to-drain spacers increases the spin polarization and enhances the spin-dependent drain current modulation at the drain due to polarization-refocusing effects.

Keywords: InGaAs FET, spin transport, Dresselhaus and Rashba coupling, Monte Carlo simulation.
MC simulations of spin transport in nanoscale In\textsubscript{0.7}Ga\textsubscript{0.3}As transistors

1. Introduction

Transistors using electron spin in their operation have been proposed as an alternative to conventional devices for a number of years to unlock potential novel functionality, reduce power consumption, and increase performance [1,2]. Among the most promising spin-based semiconductor devices is the spin field-effect transistor (spinFET) [3], a candidate for future high-performance digital computing and memory with ultra low energy needs [4]. The spinFET architecture is similar to that of a conventional semiconductor transistor, with the key difference that the source and drain contacts are ferromagnetic.

The source injects spin polarised carriers into the transistor channel. The drain, by contrast, acts as a spin filter by preferentially transmitting carriers, whose magnetic moments align with that of the source [5]. A source-to-drain current can be then modulated by the voltage applied to a gate contact due to a spin rotation caused by the Rashba spin-orbit coupling [6]. This model was generalized to include other effects such as spin dephasing due to bulk inversion asymmetry (so called Dresselhaus coupling) [7] and used to predict spin transport effects for 2D III-V heterostructure HEMTs [8,9].

Spin dephasing is one of the main limiting factors for a spinFET [10,11]. To minimise the spin dephasing and maximise the spin control [12], a tuning of Rashba coupling was independently suggested [10,11]. The strength of the Rashba coupling, which depends on the electric field, can be tuned by applying a gate voltage. In theory, we can adjust the gate voltage so that the Rashba coupling effectively cancels the Dresselhaus coupling. However, this approach comes with a significant drawback. The gate bias required to cancel the spin-orbit coupling results in an off-current half of the on-current [13], making such devices unsuitable for digital applications because the off-current must be orders of magnitude smaller (typically 5 to 8 orders of magnitude) [14]. The simulation data suggests that the on-off ratio would only be around 15-20% in a real device [15]. Therefore, this work will not consider the transistors based on a tuning of Rashba coupling but will focus on inversion channel FETs [16].

Finally, the FET studied has a In\textsubscript{0.7}Ga\textsubscript{0.3}As channel because the control of spin-orbit interaction by a gate voltage was reported experimentally in In\textsubscript{0.53}Ga\textsubscript{0.47}As/In\textsubscript{0.52}Al\textsubscript{0.48}As and InP/In\textsubscript{0.77}Ga\textsubscript{0.23}As/InP heterostructures [17,18]. The FETs with a channel made of InGaAs are intensively studied as potential replacements for Si channels for More Moore digital solutions [19]. The recent advances in the nanoscale InGaAs FETs include gate-all-around nanowire FETs [20,21], gate-all-around nanosheet FETs [22], and FinFETs [23].

In this work, a new 2D (real space) electron-spin quantum corrected finite-element (FE) ensemble Monte Carlo (MC) device simulation tool [24] is employed to investigate the effects of lattice temperature and device dimensions in a 25 nm gate length In\textsubscript{0.7}Ga\textsubscript{0.3}As spinFET. The ensemble MC device technique is a semiclassical transport technique for semiconductor devices [25] self-consistently simulating the carrier movement classically and the carrier scattering quantum-mechanically coupled with solutions of Poisson equation (accounting for long-range electron-electron
interactions) in a device simulation domain. The 2D MC device simulation tool [26] i) has incorporated quantum corrections [27,28] using the effective quantum potential [29], and ii) has been enhanced to include a non-equilibrium spin transport [24] so is capable to accurately model a highly non-equilibrium electron-spin transport at nanoscale [30].

An electron spinFET brings many advantages into spin based logic operations when compared to the current electron charge based logic. The speed of spin logic operation would be substantially faster, even the increase depends on the efficiency of a spin injection at the source, operational temperature of the spinFET, and on the efficiency of spin detection in the drain. A power dissipation of spin logic operations would be orders of magnitude smaller than a power dissipation of charged electron logic operations. A spinFET would also not suffer from any short channel effects when further scaled down with a tiny off-spin-current, a non-existent DIBL, and a sub-threshold slope below 60 mV/dec at 300 K. The overall area of a spinFET would be much smaller than the area of a classical FET allowing for a substantial increase in a spin transistor density on a chip. Finally, a spinFET would be able to operate in a quantum logic, not just in classical logic operations.

This paper is organized as follows. In Sec. 2 the device design and geometry, and the simulation technique are described. In Sec. 3 the underlying theory for the effects of lattice temperature on spin-orbit coupling is summarized, and the simulation results are discussed. In Sec. 4 the effects of device dimensions on spin transport are explored by varying the length of the gate, and the length of the left and right spacers, respectively. Conclusions are drawn in Sec. 5. Finally, two appendices (Appendix A and Appendix B) collect the parameters used for temperature dependence of band energies, and show a spin polarization angle and a magnitude of the spin polarization along the device channel, respectively.

2. Device Design and Simulation

2.1. Nanoscale Transistor Geometry

A nanoscale In\textsubscript{0.7}Ga\textsubscript{0.3}As FET, which has been designed as a potential contender to Si metal-oxide-semiconductor (MOS) FET for the sub-10 nm planar low-power technology [30,31], is specifically investigated to study the spin transport in a device structure which can be realistically fabricated within the complementary MOS (CMOS) technology [32]. A schematic of the device is given in Fig. 1. The transistor is fabricated on a Si substrate by growing a 400 nm GaAs buffer layer (using intermediate layers or graded layers or a wafer bonding), a 7 nm thick In\textsubscript{0.3}Ga\textsubscript{0.7}As channel grown epitaxially, a 4.6 nm layer of high-$\kappa$ Ga\textsubscript{2}O\textsubscript{3}/(Gd\textsubscript{x}Ga\textsubscript{1-x})(GGO, $\kappa = 20$) separating the channel from a metal gate with a work function of 4.05 eV. The GaAs buffer has a background uniform $p$-type doping of $1 \times 10^{18}$ cm$^{-3}$. The source/drain (S/D) in the transistor has a $n$-type Gaussian-like doping including doping extensions, as depicted in Figure 1 with a maximum doping of $2 \times 10^{19}$ cm$^{-3}$. 
Figure 1. Cross-section of n-channel In$_{0.7}$Ga$_{0.3}$As MOSFET with a gate length of 25 nm and indicated lateral and transverse dimensions. The dielectric layer with a thickness of 4.6 nm between the channel and the gate is made of a gallium oxide/gadolinium gallium oxide stack (Ga$_2$O$_3$/GdGaO), forming a high-$\kappa$ dielectric layer with a low density of interface states [27]. The dashed blue lines indicate the position of the source and the drain contacts, which are mimicked by electron reservoirs in the simulations. The labels $X_{GL}$, $X_{GG}$ and $X_{GR}$ refer to the source-to-gate spacer, the gate length and the gate-to-drain spacer, respectively.

A spin transistor requires source and drain contacts that are ferromagnetic, the source acting as a spin injector, the drain contact as a spin detector. Since we are primarily interested in the spin transport along the transistor channel, the spin-injection from the source is assumed to be 100% efficient. The idealistic 100% injection efficiency is often used in spin transport simulations [7, 8, 33, 34] because the injection efficiency depends on particular details of ferromagnetic contact fabrication. The idealistic 100% injection efficiency of the source can be relatively easily adjusted to more realistic injection efficiencies [24]. Highly efficient electrical spin injection has been demonstrated for AlGaAs 2DEGs using Mn doped Esaki diodes with reported efficiencies as high as 75% [35] albeit at extremely low temperatures (less than 4 K).

2.2. Spin Transport Simulation

The transistor simulations are performed in the device on-region (providing the logical 1 in a binary logic) at a source-drain voltage of 0.9 V and a gate voltage of 0.7 V [30]. The MC simulations are run with 100,000 super-particles in a time step of 1 fs (to minimise plasma oscillations) for a total time of 10 ps. Three injection spin directions are considered with spins aligned parallel to the direction of transport ($x$ axis), the growth direction of the heterostructure ($y$ axis), and the plane of the 2DEG ($z$ axis). The spins of the electrons in the channel are initially assumed to be randomly oriented such that there is no net magnetic field. For each time-step, the average spin polarization vector
MC simulations of spin transport in nanoscale \text{In}_{0.7}\text{Ga}_{0.3}\text{As} transistors

of the current $S(t)$ is recorded at the drain contact. The average components of the spin polarization vector are obtained by averaging the individual $x$, $y$ and $z$ components of the spin polarization vectors of all electrons located at different positions along the channel, in particular at the (left) edge of the drain at the time $t$. The magnitude of $S(t) \leq 1$ defines the polarization in the direction of $S(t)$, with 1 corresponding to the maximum spin polarization. This provides a measure of the loss of spin polarization due to scattering as the electrons traverse the channel.

The angle $\theta$ between $S_{\text{drain}}$ and the injected state $S_{\text{inj}}$ is given by

$$\theta = \cos^{-1} \left( \frac{|S_{\text{drain}}|}{S_{\text{drain}} \cdot S_{\text{inj}}} \right).$$

The magnitude and the angle of the polarization vector determine the expected modulation of the drain current, $\xi(M_D, \theta)$ (Eq. (9) [24]) as

$$\xi(M_D, \theta) = \frac{1 + M_D \cos \theta}{1 + M_D}$$

where $M_D = |S_{\text{drain}}|$ is the magnitude of the polarization vector at the drain edge. For $\theta = 0$, we have $\xi(M_D, \theta) = 1$. This motivates the definition of the spin-dependent drain current modulation, $V_S$, as

$$V_S(M_D, \theta) = 1 - \xi(M_D, \theta) = \frac{M_D}{M_D + 1} (1 - \cos \theta)$$

in the following referred to simply as the spin modulation. $V_S$ ranges from 0 for $\theta = 0$ to 1 for $\theta = 180^\circ$ and $M_D = 1$ and is a measure distinguishing the on- and off-state from the drain current. Maximum modulation requires a high spin polarization and a large effective rotation angle $\theta$.

In the following, when we refer to the (spin) polarization angle, we shall imply the angle $\theta$ of the polarization vector at a given time or point in space relative to the initial polarization vector of the injected spins, while (spin) polarization shall refer to the magnitude of the (spin) polarization vector. Spin polarization always refers to the electron spins, and we shall often simply use polarization.

3. Temperature Dependence

Our first aim is to explore the temperature dependence of the spin polarization at the drain edge for a fixed geometry and at a fixed gate voltage. The former depends primarily on the temperature dependence of the Rashba and Dresselhaus coupling. All characteristics of the spin transistor (spin polarization, spin angle) are monitored by averaging physical quantities of interest over the all particles and a simulation time as usual in the Monte Carlo technique [25], with the temperature dependence taken into account through the change in energy assuming a Fermi-Dirac distribution [30].
3.1. Rashba and Dresselhaus coupling

The temperature dependence of Dresselhaus and Rashba parameters $\gamma$ and $\alpha_{br}$ relates to the temperature dependence of the lattice constant $a_0$, leading to an increase in the band energies $E_0, E_1, \Delta_0$ and $\Delta_1$ with decreasing temperature. This effect has been studied for GaAs [37,38], and the temperature dependence of the bandgap energies for GaAs has been investigated experimentally [38,39], leading to the relation

$$E_g(T_L) = E_{g0} - \alpha_B \left( 1 + \frac{2}{\exp(\theta/T_L) - 1} \right), \quad (3)$$

where $T_L$ is the lattice temperature and the parameters $E_{g0}, \alpha_B$ and $\theta$ are obtained by fitting experimental data. The temperature dependence for InAs, needed to fit a In$_x$Ga$_{1-x}$As ternary compound, with $x$ being the content of In, is not as well documented in the literature, with only limited experimental data for the fitting parameters $\theta$ and $\alpha_B$ published for the inter-band energies [40,41]. The fitting parameters used to calculate the band energy dependence in our simulations are listed in Table A1 in Appendix A. The resulting dependence of the Dresselhaus ($\gamma$) and Rashba ($\alpha_{br}$) coefficients as a function of the lattice temperature is shown in Fig. 2. Both coefficients increase nonlinearly due to the changes in the interband energies, both varying cubically as expected. The shape of the Rashba curve fits well with similar calculations for GaAs [36].

3.2. Polarization at Drain Edge

The spin dynamics are explored between 77 K and 300 K at a gate voltage ($V_G$) of 0.7 V and a drain voltage ($V_D$) of 0.9 V (the transistor drive bias [32]). Note that the In$_{0.7}$Ga$_{0.3}$As FET has a threshold voltage ($V_T$) of 0.2 V as required to provide $V_D - V_T \equiv V_G = 0.7$ V [26,27]. This covers practical temperatures from liquid nitrogen
cooling up to room temperature, in which the MC simulator using the Fermi-Dirac statistics has been tested [42]. Fig. 3a shows that the spin polarization across the device channel increases linearly with decreasing temperature. The lowering of the temperature decreases the number of electron scattering events as the electrons travel through the channel, which is expected to decrease the decay of the spin polarization, therefore leading to a higher net spin polarization at the drain edge. However, both the Rashba and Dresselhaus coupling also decrease with temperature, which reduces the rotation angle $\theta$ between the initial spin polarization and the spin polarization at the drain edge, as shown in Fig. 3b. Indeed, for $S_z$ injection polarization, the rotation angle $\theta$ at 300 K is about twice as large as for 77 K. Thus, we have two competing effects, increasing spin polarization and decreasing rotation angles. Combining both effects shows that the latter is dominant, i.e., the spin modulation by the gate actually increases with increasing temperature (Fig. 3c) due to increasing spin-orbital Dresselhaus and Rashba coupling of electrons with increasing temperature. This spin-orbital coupling is induced by the high electric fringing field present beneath the gate, especially, at the drain side of the gate [43].

4. Device Scaling

In this section, we aim to elucidate the effect of the device scaling on the drain edge polarization. Therefore, a spin polarization, a rotation angle $\theta$, and a spin modulation defined by Eq. (2) at the drain contact are plotted in Figs. 4-5 together with a minimum spin polarization, a spin polarization recovery, and a maximum rotation angle $\theta_{\text{max}}$ in $x$, $y$, and $z$ directions at operational bias of a gate voltage of 0.7 V and a drain voltage of 0.9 V (a so-called drive voltage). The spin polarization at the drain edge is an average spin polarization of all electrons entering the drain (modelled by a reservoir in the simulations) over all simulation time. All the following quantities are obtained also by averaging all electrons along the channel over all simulation time. The rotation angle of the polarization at the drain edge is a cumulative effect of the Rashba and Dresselhaus
coupling experienced by electron spins as they move across the channel. The minimum
spin polarization is the lowest spin polarization occurring along the channel, the spin
polarization recovery is the difference between the spin polarization at the drain edge
and the minimum of the spin polarization along the channel, and the maximum rotation
angle \( \theta_{\text{max}} \) is the maximum polarization angle reached along the channel.

If the channel length, or the distance between the gate and the source, or the
distance between the gate and the drain (so-called spacers) is decreased/increased,
the spatially distributed electric field will increase/decrease, affecting the spin-orbital
coupling. Therefore, we vary the three transistor design parameters: the length of the
gate \( X_{GG} \) shown in Fig. 5, the distance between the gate and the source \( X_{GR} \) in Fig.
5 and the distance between the gate and the drain \( X_{GL} \) in Fig. 6. All other device
dimensions and material parameters (e.g., the thickness of the layers in the y-direction
and their composition) remains the same.

4.1. Gate Length Dependence

The gate length is varied from 25 nm to 45 nm (see Fig. 1) while the spacer distances
are fixed, i.e., 25 nm for \( X_{GG} \) and 26 nm for \( X_{GL} \) and \( X_{GR} \). Since increasing the gate
length increases the length of the channel, the spin polarization at the drain edge
should decrease with the increasing gate length. However, Fig. 4a does not show any
decrease in the spin polarization at the drain edge with increased gate length. For

**Figure 4.** Spin polarization, rotation angle \( \theta \), spin modulation [Eq. (2)], all at
the drain, then minimum spin polarization, spin polarization recovery, and maximum
rotation angle \( \theta_{\text{max}} \) in \( x, y, \) and \( z \) directions (symbols) as a function of the gate length
\( (V_G=0.7 \text{ V and } V_D=0.9 \text{ V}) \) with linear fits (full lines) to elucidate trends.
MC simulations of spin transport in nanoscale In$_{0.7}$Ga$_{0.3}$As transistors

(a) Spin polarization at the drain edge.
(b) Polarization angle $\theta$ at the drain edge.
(c) Spin modulation at the drain edge.
(d) Minimum spin polarization.
(e) Spin polarization recovery.
(f) Maximum rotation angle $\theta$.

Figure 5. Spin polarization, rotation angle $\theta$, spin modulation [Eq. (2)], all at the drain, then minimum spin polarization, spin polarization recovery, and maximum rotation angle $\theta_{max}$ in $x$, $y$, and $z$ directions (symbols) as a function of the source-to-gate spacer length ($V_G=0.7$ V and $V_D=0.9$ V) with fits to elucidate.

$S_y$ and $S_z$ initialized spins, the spin polarization at the drain edge slightly increases. This behaviour is clearly evident in the spin polarization along the channel plots in Fig. B1 (d-f) and is consistent with earlier simulation results [24] indicating that the spin polarization does not decrease monotonically along the channel, as it might be expected if the spin polarization decayed exponentially. Rather, analysis of the spin polarization as a function of the position along the channel suggests that the initial decay is small, resulting in a marginally reduced minimum spin polarization (Fig. 4d), but this decrease is more than offset by an increased spin polarization recovery (Fig. 4e). The recovery of the spin polarization (akin to a refocusing effect in an NMR system [44]) in the gate-to-drain spacer region, where a large fringing field occurs, was reported previously [24].

At the same time, since the spin-orbit coupling mediated by a large fringing electric field [45] surrounding the region beneath the gate acts over a longer distance, one might expect the polarization angle of the polarization to increase with the increasing gate length, and indeed, both Fig. B1a-c and Fig. 4f show an increase in the maximum polarization angle achieved. Although this increase is followed by a steeper drop between the gate and drain with increasing gate length, Fig. 4b still shows a linear increase of the polarization angle of the polarization at the left drain edge if the spins are initially $S_y$ and $S_z$ polarized. Combined, the increase in both the spin polarization and the polarization angle at the drain edge with increasing gate length results in an overall
MC simulations of spin transport in nanoscale In$_{0.7}$Ga$_{0.3}$As transistors

Figure 6. Spin polarization, rotation angle $\theta$, spin modulation [Eq. (2)], all at the drain, then minimum spin polarization, spin polarization recovery, and maximum rotation angle $\theta_{\text{max}}$ in $x$, $y$, and $z$ directions (symbols) as a function of the gate-to-drain spacer length ($V_G=0.7 \, \text{V}$ and $V_D=0.9 \, \text{V}$) with linear fits to elucidate trends.

Spin modulation increase with the gate length for $S_y$ and $S_z$ polarization, as shown in Fig. 4c. For $S_x$ polarization, the effect of increasing the gate length on the spin polarization, polarization angle and spin modulation at the drain edge appears to be neutral.

4.2. Source-To-Gate/Gate-to-Drain Spacer

The effect, if any, of increasing the source-to-gate spacer length is less obvious to analyse. A simple model would suggest that increasing the source-to-gate spacer length would be detrimental to the spin polarization at the drain edge due to the increased channel length, and we previously conjectured that increasing the source-to-gate spacer length does not increase the Rashba and Dresselhaus coupling, which leads to the rotation effect and increase in the polarization angle (relative to the initial polarization vector). However, Fig. 5f suggests the maximum polarization angle does in fact increase with increasing source-to-gate spacer lengths. Furthermore, Fig. 5a suggests that increasing the source-to-gate spacer length increases the spin polarization at the drain edge, at least for $S_y$ and $S_z$ polarization, while the effect is neutral for $S_x$ polarization. A similar effect is observed for the polarization angle $\theta$. Fig. 5f shows that the maximum polarization angle increases in all cases, but the increase is partly offset by a steeper decrease between the gate and drain (Fig. B2a-c). As a result (Fig. 5b) we observe a small net increase in the polarization angle at the drain edge for $S_y$ and $S_z$, while the
effect is neutral for $S_x$ polarization. Combining the effect of increasing the source-to-gate spacer length on the spin polarization and polarization angle leads to an increase in the spin modulation at the drain edge for $S_y$ and $S_z$ polarization, but a neutral or marginally detrimental effect for $S_x$ polarization (Fig. 5c). We also observe a decrease in the minimum spin polarization along the channel (Fig. 5d), which is consistent with our expectations that increasing the distance between the source and gate contacts ($X_{GL}$) decreases spin polarization as the electrons spend more time in the source-to-drain region of the channel, thus experiencing more scattering events, before being influenced by the fringing field generated by the gate. However, the source-to-gate polarization is partially offset by a stronger spin polarization recovery in the gate-to-drain region of the channel (see Figs. 5e and B2d-f).

When it comes to increasing the gate-to-drain spacer length, the results are more interesting. Except for $S_z$ polarization, where the effect is neutral, the minimum spin polarization along the channel decreases (Fig. 6d). However, the decrease is compensated for by an increase in the spin polarization recovery (Fig. 6e), because the spin polarization has more time to refocus, resulting in a slight increase in the spin polarization at the drain edge for $S_y$ and $S_z$ polarization, and a neutral effect for $S_x$ (Fig. 6a). In all cases, we observe that the spin polarization increases or remains constant with increasing the gate-to-drain spacer length. Again, this is consistent with the refocusing hypothesis and conflicts with a simple model that predict a monotonic decrease in the spin polarization with the channel length \[46\]. In addition to the increase in the overall spin polarization, Fig. 6f also shows an increase in the maximum polarization angle $\theta_{\text{max}}$ with increasing right spacer length. However, this increase is more than offset by a sharper drop in the polarization angle between the gate and drain, resulting in a decrease of the polarization angle $\theta$ at the drain edge with the distance between the gate and drain (Fig. 6b and B3a-c). For $S_y$ and $S_z$ polarization, the dependence of $\theta_{\text{max}}$ and $\theta$ at the left drain edge on the gate-to-drain length appears to be non-linear, resulting in a similar non-linear dependence of the spin modulation (Fig. 6c). In particular, the latter graph suggests that there may be an optimum gate-to-drain spacer length that maximizes the spin modulation for $S_y$ and $S_z$, while increasing the gate-to-drain spacer length appears to be overall detrimental to the spin modulation of $S_x$ polarization.

5. Conclusions

Spin transport in a nanoscale In$_{0.7}$Ga$_{0.3}$As MOSFET with spin-polarized carriers is explored using ensemble Monte Carlo device simulations. We report on the behaviour of spin polarization, both its magnitude and polarization angle relative to the initial polarization vector, as a function of temperature (300K–77K) while varying device lateral geometry. Specifically, the effects of varying the gate lengths, and the source-to-gate and the gate-to-drain spacers on both the magnitude and the angle of the spin polarization vector are studied.
MC simulations of spin transport in nanoscale In$_{0.7}$Ga$_{0.3}$As transistors

The simulation results for the temperature dependence show that the magnitude of the spin polarization in the drain region increases with decreasing temperature. However, decreasing the temperature also reduces the Rashba coupling and the degree of rotation the polarization vector undergoes as the spin-polarized electrons travel through the channel. Combining these effects show that the spin modulation, which quantifies the modulation of the drain current due to the spin-orbit coupling, actually increases with increasing temperature.

Our simulation results show that increasing the gate and spacer lengths (within realistic limits) is either neutral or increases the magnitude of the spin polarization at the drain edge due to the refocusing effect [24], which is enhanced when the gate or the spacer lengths increase, although this enhancement is limited to the nanoscale dimensions of the device. This increase in the spin polarization is inconsistent with a simple model, which would suggest that increasing the gate length and, especially, the spacer lengths should decrease the magnitude of the spin polarization at the drain edge due to the increased channel length resulting in a greater depolarization. Beyond that, the simple model predicting a decrease of the spin polarization at the drain edge becomes valid.

While it remains to be seen what architectures are ultimately best for spin-FETs and spintronics applications, the results presented on spin transport and control mechanisms in realistic systems can be utilized to develop new designs for spin applications that properly take into account trade-offs such as increased spin polarization and injection efficiency vs. reduced polarization control at lower temperatures, and optimize controllable design parameters such as channel and spacer lengths to maximize spin-refocusing effects. Although the simulations are limited to a particular design of an InGaAs FET, spin refocusing effects play an important role in NMR and ESR, and if they could be exploited in semiconductor spinFET designs, this might lead to more practical and functional designs for new applications.

Acknowledgments

BT appreciated the support for his studentship, and SS and KK for the research from the Sêr Cymru National Research Network in Advanced Engineering by Welsh Government.

References

[1] Awschalom D D, Bassett L C, Dzurak A S, Hu E L and Petta J R 2013 Science 339 1174–1179
[2] Wolf S A, Awschalom D D, Buhrman R A, Daughton J M, von Molinár S, Roukes M L, Chhtchelkanova A Y and Treger D M 2001 Science 294 1488–1495
[3] Datta S and Das B 1990 Appl. Phys. Lett. 56 665–667
[4] 2020 International roadmap for devices and systems (IRDS™), 2020 edition, https://irds.ieee.org/editions/2020
[5] Moodera J S, Santos T S and Nagahama T 2007 J. Phys., Condens. Matter 19(6) 165202
[6] Rashba E I 1959 Fizika Tverd. Tela 1 407–421
[7] Bournel A, Dollfus P, Cassan E and Hesto P 2000 Appl. Phys. Lett. 77 2346–48
MC simulations of spin transport in nanoscale In$_{0.7}$Ga$_{0.3}$As transistors

8 Bournel A, Delmouly V, Dollfus P, Tremblay G and Hesto P 2001 Physica E 10 86–90
9 Shen M, Saikin S, Cheng M C and Privman V 2004 Mathematics and Computers in Simulation 65 351–363
10 Schliemann J, Egues J C and Loss D 2003 Phys. Rev. Lett. 90(14) 146801
11 Cartoixá X, Ting Y and Chang Y 2003 Appl. Phys. Lett. 83 1462–1464
12 Scherübl Z, Fülpö G, Madsen M H, Nygård J and Csonka S 2016 Phys. Rev. B 94(3) 035444
13 Bandyopadhyay S and Cahay M 2004 Phys. Rev. B 70 241302
14 Tajalli A and Leblebici Y 2011 IEEE Trans. Circuits Syst. I, Reg. Papers 58 2189–2200
15 Shaﬁr E, Shen M and Saikin S 2004 Phys. Rev. B 70 241302
16 Sugahara S, Takamura Y, Shuto Y and Yamamoto S 2016 Field-Effect Spin-Transistors (Dordrecht: Springer Netherlands) pp 1243–1279
17 Nitta J, Akazaki T, Takayanagi H and Enoki T 1997 Phys. Rev. Lett. 78(7) 1335–1338
18 Engels G, Lange J, Schüpers T and Lüth H 1997 Phys. Rev. B 55(4) R1958–R1961
19 Benbakhti B, Martínez A, Kalna K, Hellings G, Eneman G, Meyer K D and Meuris M 2012 IEEE Trans. Nanotechnol. 11 808–817
20 Kilpi O P, Andrić S, Svensson J, Ram M S, Lind E and Wernersson L E 2021 IEEE Electron Device Letters 42 1596–1598
21 Tomiok K and Motohisa J 2021 2021 Silicon Nanoelectronics Workshop (SNW) pp 1–2
22 Lee S, Cheng C W, Sun X, D'Emic C, Miyazoe H, Frank M M, Lofaro M, Bruley J, Hashemi P, Ott J A, Ando T, Spratt W, Cohen G M, Lavoie C, Bruce R, Patel J, Schmid H, Czornomaz L, Narayanan V, Mo R and Leobandung E 2018 IEDM Tech. Dig. pp 912–915
23 Lu W, Lee Y, Murdzek J, Gertsch J, Vardi A, Kong L, George S M and del Alamo J A 2018 IEDM Tech. Dig. pp 895–898
24 Thorpe B, Kalna K, Langbein F and Schirmer S 2017 J. Appl. Phys. 122 223903
25 Jacoboni C and Lugli P 1989 The Monte Carlo Method for Semiconductor Device Simulation (Springer Vienna)
26 Kalna K, Wilson J A, Moran D A J, Hill R J W, Long A, Droopad R, Passlack M, Thayne I G and Asenov A 2007 IEEE Trans. Nanotechnol. 6 106–112
27 Kalna K, Seoane N, García-Loureiro A J, Thayne I G and Asenov A 2008 IEEE Trans. Electron Devices 55 2297–2306
28 Seoane N, Aldegunde M, Nagy D, Elmessary M A, Indalecio G, García-Loureiro A J and Kalna K 2016 Semicond. Sci. Technol. 31 075005
29 Ferry D K 2000 Superlatt. Microstruct. 28 419 – 423
30 Islam A, Benbakhti B and Kalna K 2011 IEEE Trans. Nanotechnol. 10 1424–1432
31 Skotnick T, Hutchby J, King T J, Wong H S and Boeuf F 2005 IEEE Circuits Devices Mag. 21 16–26
32 del Alamo J A 2011 Nature 479 317–323
33 Bournel A, Dollfus P, Galdin S, Musalem F X and Hesto P 1997 Solid State Commun. 104 85–89
34 Bournel A, Dollfus P, Bruno P and Hesto P 1998 Eur. Phys. J. AP 4 1–4
35 Oltsher M, Ciorga M, Utz M, Schuh D, Bougeard D and Weiss D 2014 Phys. Rev. Lett. 113 236602
36 Fabian J and Matos-Abiague A 2007 Acta Phys. Slovaca 57 565–907
37 Wang W and Fu J 2016 Physica B: Cond. Matt. 482 14–18
38 Hubner J, Dohrmann S, Hagele D and Oestreich M 2009 Phys. Rev. B 79 193307
39 Lautenschlager P, Garriga M, Logothetidis S and Cardona M 1987 Phys. Rev. B 35 9174
40 Kim T J, Hwang S Y, Byun J S, Barange N S, Kim J Y and Kim Y D 2012 J. Korean Phys. Soc. 61 97–101
41 Passler R 2001 J. Appl. Phys. 89 6235
42 Islam A and Kalna K 2011 Semicond. Sci. Technol. 26 055007
43 Kalna K and Asenov A 2002 Semicond. Sci. Technol. 17 579–584
44 Hahn E L 1950 Phys. Rev. 80(4) 580–594
MC simulations of spin transport in nanoscale In_{0.7}Ga_{0.3}As transistors

[45] Han J and Ferry D K 1999 Solid-St. Electron. 43 335–341
[46] Das K, Dejene F, Van Wees B and Vera-Marun I 2019 Appl. Phys. Lett. 114
[47] Kim T J, Hwang S Y, Byun J, Diware M S, Kim J Y and Kim Y D 2012 J. Korean Phys. Soc. 61 1821
Table A1. Fitting parameters as bandgap $E_{g0}$, $\theta$, and $\alpha_B$ used to obtain the temperature dependent band energies and Kane parameters. $E_0$ and $E_1$ are the zero and the first energy bands (the zero energy is set to the bottom of the conduction band), $\Delta_0$ and $\Delta_1$ are the zero and the first spin-orbit splitting energies, $P_0$ and $P_1$ are the optical matrix elements for the zero and the first energy bands. $P_0$ and $P_1$ are assumed to be temperature independent for InAs and $E_{g0/1} + \Delta_{0/1}$ has the same temperature dependence as $E_{g0/1}$.

| Parameter | GaAs$^a$ | InAs | In$_{0.3}$Ga$_{0.7}$As |
|-----------|-----------|-------|----------------------|
| $E_{g0}$ (eV) | 1.571 | 0.414$^b$ | 1.224 |
| $\alpha_B$ (meV) | 57 | 147$^b$ | 48.30 |
| $\theta$ (K) | 240 | 1.224 | 212.10 |
| $E_{g0}$ (eV) | 4.456 | 41.00$^c$ | 4.455 |
| $\alpha_B$ (meV) | 59 | 262$^c$ | 53.60 |
| $\theta$ (K) | 323 | 4.455 | 304.70 |
| $E_{g1}$ (eV) | 1.907 | 28.10$^d$ | 1.577 |
| $\alpha_B$ (meV) | 58 | 147$^d$ | 49.03 |
| $\theta$ (K) | 240 | 1.577 | 212.10 |
| $E_{g1}$ (eV) | 4.659 | 4.936$^e$ | 4.742 |
| $\alpha_B$ (meV) | 59 | 159$^e$ | 60.50 |
| $\theta$ (K) | 323 | 4.742 | 273.80 |
| $2P_0^2/\hbar^2$ | 30.58 | 64.00$^e$ | - |
| $\theta$ (K) | 1040 | 159$^e$ | - |
| $2P_1^2/\hbar^2$ | 8.84 | - | - |

a) Ref. [38]. b) Ref. [41]. c) Ref. [47]. d) Assumed to have the same dependence as $E_{g0}$ due to lack of data. e) Ref. [40].

Appendix A. Parameters used for Temperature dependence of Band Energies

Table A1 summarises fitting material parameters for GaAs, InAs, and In$_{0.3}$Ga$_{0.7}$As used in the calculations of band energies.

Appendix B. Auxiliary Figures

Figs. B1, B2, and B3 plot a spin polarization angle $\theta$ and a magnitude of spin polarization along the device channel at a drive voltage (a gate voltage of 0.7 V, a drain voltage of 0.9 V) for different gate lengths, source-to-gate spacers, and gate-to-drain spacers, respectively.
Figure B1. A spin polarization angle and a magnitude of the spin polarization for the $x$, $y$, and $z$ components as function of the position along the channel for the different gate lengths.

Figure B2. A spin polarization angle and a magnitude of the spin polarization for the $x$, $y$, and $z$ components as function of the position along the channel for the different source-to-gate spacer lengths.
Figure B3. A spin polarization angle and a magnitude of the spin polarization for the $x$, $y$, and $z$ components as function of the position along the channel for the different gate-to-drain spacer lengths.