Optimizing Routerless Network-on-Chip Designs: An Innovative Learning-Based Framework

Ting-Ru Lin†, Drew Penney*, Massoud Pedram†, Lizhong Chen*§

Abstract—Machine learning applied to architecture design presents a promising opportunity with broad applications. Recent deep reinforcement learning (DRL) techniques, in particular, enable efficient exploration in vast design spaces where conventional design strategies may be inadequate. This paper proposes a novel deep reinforcement framework, taking routerless networks-on-chip (NoC) as an evaluation case study. The new framework successfully resolves problems with prior design approaches being either unreliable due to random searches or inflexible due to severe design space restrictions. The framework learns (near-)optimal loop placement for routerless NoCs with various design constraints. A deep neural network is developed using parallel threads that efficiently explore the immense routerless NoC design space with a Monte Carlo search tree. Experimental results show that, compared with conventional mesh, the proposed deep reinforcement learning (DRL) routerless design achieves a 3.25x increase in throughput, 1.6x reduction in packet latency, and 5x reduction in power compared with a conventional routerless NoC. DRL achieves a 1.47x increase in throughput, 1.18x reduction in packet latency, and 1.14x reduction in average hop count albeit with slightly more power overhead.

1 INTRODUCTION

Improvements in computational capabilities are increasingly reliant upon advancements in many-core chip designs. These designs emphasize parallel resource scaling and consequently introduce many considerations beyond those in single core processors. As a result, traditional design strategies may not scale efficiently with this increasing parallelism. Early machine learning approaches, such as simple regression and neural networks, have been proposed as an alternative design strategy. More recent machine learning developments leverage deep reinforcement learning to provide improved design space exploration. This capability is particularly promising in broad design spaces, such as network-on-chip (NoC) designs.

NoCs provide a basis for communication in many-core chips that is vital for system performance [8]. NoC designs involve many trade-offs between latency, throughput, wiring resources, and other overhead. Exhaustive design space exploration, however, is often infeasible in NoCs and architecture design in general due to immense design spaces. Thus, intelligent exploration approaches would greatly improve and benefit NoC designs.

Applications include recently proposed novel routerless NoCs [27], [2]. Conventional router-based NoCs incur significant power and area overhead due to complex router structures. Routerless NoCs eliminate these costly routers by effectively using wiring resources while achieving comparable scaling to router-based NoCs. Prior research has demonstrated up to 9.5x reduction in power and 7x reduction in area compared with Mesh [2], establishing routerless NoCs as a promising alternative for NoC designs. Like many novel concepts and approaches in the architectural field, substantial ongoing research is needed to explore the full potential of the routerless NoC design paradigm. Design challenges for routerless NoCs include efficiently exploring the huge design space (easily exceeding $10^{12}$) while ensuring connectivity and wiring resource constraints. This makes routerless NoCs an ideal case study for intelligent design exploration approaches.

Routerless NoC approach has, thus far, followed two approaches. The first, Isolated Multi-Ring (IMR) [27], uses an evolutionary approach (genetic algorithm) for loop design based on random mutation/exploration. The second approach (REC) [2] recursively adds loops following a strict methodology based on the NoC size, thus severely restricting broad applicability. Briefly, neither approach guarantees efficient generation of fully-connected routerless NoC designs under various constraints.

In this paper, we propose a novel deep reinforcement learning framework for design space exploration, and demonstrate a specific implementation using routerless NoC design as our case study. Efficient design space exploration is realized using a Monte-Carlo Tree Search (MCTS) that generates training data to a deep neural network which, in turn, guides the search in MCTS. Together, the framework self-learns loop placement strategies obeying design constraints. Evaluation shows that the proposed deep reinforcement learning design (DRL) achieves a 3.25x increase in throughput, 1.6x reduction in packet latency, and 5x reduction in power compared with a conventional mesh. Compared with REC, the state-of-the-art routerless NoC, DRL achieves a 1.47x increase in throughput, 1.18x reduction in packet latency, and 1.14x reduction in average hop count albeit with slightly more power overhead. When scaling from a 4x4 to a 10x10 NoC under synthetic workloads, the throughput drop is also reduced dramatically from 31.6% in REC to only 4.7% in DRL.

Key contributions of this paper include:

- Fundamental issues are identified in applying deep reinforcement learning to routerless NoC designs;
- An innovative deep reinforcement learning framework is proposed and implementation is presented for routerless NoC design with various design con-
strains;
- Cycle-accurate architecture-level simulations and circuit-level implementation are conducted to evaluate the design in detail;
- Broad applicability of the proposed framework with several possible examples is discussed.

The rest of the paper is organized as follows: Section 2 provides background on NoC architecture and reinforcement learning techniques; Section 3 describes the issues in prior methods for routerless NoC problems and the need for a better method; Section 4 details the proposed deep reinforcement learning framework; Section 5 illustrates our evaluation methodology; Section 6 provides simulation results; Section 7 reviews related work; and Section 8 conclude the paper.

2 BACKGROUND

2.1 NoC Architecture

Single-ring NoCs: Nodes in a single-ring NoC communicate using one ring connecting all nodes.\(^1\) Packets are injected at a source node and forwarded along the ring to a destination node. An example single-ring NoC is seen in Figure 1(a). Single-ring designs are simple, but have low bandwidth capabilities, severely restricting their applicability in large-scale designs. Specifically, network saturation is rapidly reached as more nodes are added due to frequent end-to-end control packets [1]. Consequently, most single-ring designs only scale to a modest number of processors [21].

Router-based NoCs: Routers in NoC designs generally consist of input buffers, routing and arbitration logic, and a crossbar connecting input buffers output links. These routers enable a decentralized communication system in which routers check resource availability before packets are sent between nodes [2]. Mesh (or mesh-based architectures) are a common router-based NoC and have become the de facto choice due to their scalability and relatively high bandwidth [27]. The basic design, shown in Figure 1(b), features a 2D grid of nodes with a router at every node. These routers can incur 11% chip area [12] and, depending upon frequency and activity, up to 28% chip power [7], [15] overhead (although some recent work [30], [5] has shown a much smaller router overhead when configured with narrow links and shallow/few buffers at the cost higher latency; this indirectly shows that routers are the main cost in existing NoCs). Hierarchical-ring is a common multi-ring design that uses a hierarchy of local and global rings. Figure 1(c) illustrates this hierarchy in which the dotted global ring connects as local rings together. Routers are only needed for nodes intersected by the global ring as they are responsible for packet transfer between ring groups [3]. Extensive research has explored router-based NoC optimization [7], [40], [16], but these solutions can only slightly reduce power and area overhead [27].

Routerless NoCs: Significant overhead associated with router-based topologies has motivated routerless NoC designs. Early proposals [40] used bus-based networks in a hierarchical approach by dividing the chip into multiple segments, each with a local broadcast bus. Segments are connected by a central bus with low-cost switching elements. These bus-based networks inevitably experience contention on local buses and at connections with the central bus, resulting in poor performance under heavy traffic. Recently, isolated multi-ring (IMR) NoCs have been proposed that exploit additional interconnect wiring resources available in modern semiconductor processes [27]. Nodes are connected via at least one ring and packets are forwarded from source to destination without switching rings. IMR improves over mesh-based designs in terms of power, area, and latency, but requires significant buffer resources: each node has a dedicated input buffer for each ring passing through its interface, thus a single node may require many packet-sized buffers [27], [2]. Recent routerless NoC design (REC) [2] has mostly eliminated these costly buffers by adopting shared packet-size buffers among loops. REC uses just a single flit-sized buffer for each loop, along with several shared extension buffers to provide effectively the same functionality as dedicated buffers [2].

Both IMR and REC routerless NoCs designs differ from previous designs in that no routing is performed during traversal, so packets in a loop cannot be forwarded to another loop [27], [2]. Both designs must therefore satisfy two requirements: every pair of nodes must be connected by at least one loop and all routing is done at the source node. Figure 2 delineates these requirements and highlights differences between router-based and routerless NoC designs. Figure 2(a) depicts an incomplete 4x4 ring-based NoC with three loops. These loops are unidirectional so arrows indicate the direction of packet transfer for each ring. Node \(F\) is isolated and cannot communicate with other nodes since no ring passes through its interface. Figure 2(b) depicts the NoC with an additional loop through node \(F\). If routers are used, such as at node \(A\), this ring would complete the NoC, as all nodes can communicate with ring switching. Packets from node \(K\), for example, can be transferred to node \(P\) using path 3, which combines \(path1\) and \(path2\). In a routerless design, however, there are still many nodes that cannot communicate as packets must travel along a single ring from source to destination. That is, packets from node \(K\) cannot communicate with node \(P\) because \(path1\) and \(path2\) are isolated from each other. Figure 2(c) depicts an example REC routerless NoC for 4x4[2]. Loop placement for larger networks is increasingly challenging.

Routerless NoCs can be built with simple hardware interfaces by eliminating crossbars and VC allocation logic. As a result, current state-of-the-art routerless NoCs have

---

\(1\) Note that rings and loops are used interchangeably in this paper.
achieved 9.5x power reduction, 7.2x area reduction, and 2.5x reduction in zero-load packet latency compared with conventional mesh topologies [2]. Packet latency, in particular, is greatly improved by single-cycle delays per hop, compared to standard mesh, which usually requires two cycles for the router alone. Hop count in routerless designs can asymptotically approach the optimal mesh hop count using additional loops at the cost of power and area. Wiring resources, however, are finite, meaning that one must restrict the total number of overlapping rings at each node (referred to as node overlapping) to maintain physical realizability. In Figure 2 (b), node overlapping at node A, for example, is three, whereas node overlapping at node F is one. Routerless NoC design is a trivial task if wiring resources are ignored, but, with strict node overlapping, design becomes substantially more challenging. As discussed in Section 3, existing methods either do not satisfy or do not enforce these potential constraints. We therefore explore potential applications of machine learning to design constraints such as node overlapping.

### 2.2 Reinforcement Learning

#### Background of Reinforcement Learning: Reinforcement learning is a branch of machine learning that explores actions in an environment to maximize cumulative returns/rewards. Fundamental to this exploration is the environment, \( \mathcal{E} \), in which a software agent takes actions. In our paper, this environment is represented by a routerless NoC design. The agent attempts to learn an optimal policy \( \pi \) for taking a sequence of actions \( \{a_t\} \) from each state \( \{s_t\} \), acquiring returns \( \{r_t\} \) at different times \( t \) in \( \mathcal{E} \) [38]. Figure 3 depicts the exploration process in which the agent learns to take an action \( a_t \) (adding a loop) given a state \( s_t \) (information about an incomplete routerless NoC) with the end goal of maximizing returns (minimizing average hop count). The agent is encouraged to explore a broad set of states in order to maximize cumulative returns. At each of these states, there is a transition probability, \( P(s_{t+1}|s_t, a_t) \), which represents the probability of transitioning from \( s_t \) to \( s_{t+1} \) given \( a_t \). The learned value function \( V^*(s) \) under policy \( \pi \) is represented by

\[
v^*(s) = \mathbb{E}[\sum_{t=0}^{\infty} \gamma^t * r_t | s_0 = s, \pi]
\]

where \( \gamma \) is a discount factor (\( \leq 1 \)) and \( R \) is the discounted cumulative return.

The goal of reinforcement learning is to maximize cumulative returns \( R \) and, in case of routerless NoC design, to minimize average hop count. To this end, the agent attempts to learn the optimal policy \( \pi^* \) that satisfies

\[
\pi^*(s) = \arg \max_{\pi} \mathbb{E}[\sum_{t=0}^{\infty} \gamma^t * r_t | s_0 = s, \pi].
\]

Equation 1 under \( \pi^* \) thus satisfies the Bellman equation

\[
V^*(s) = \mathbb{E}[r_0 + \gamma V^*(s_1) | s_0 = s, \pi^*] = p(s_0) \sum_{a_0} \pi^*(a_0; s_0) \sum_{s_1} P(s_1|s_0, a_0)[r(s_0, a_0) + \gamma V^*(s_1)],
\]

where \( p(s_0) \) is the probability of an initial state \( s_0 \). Equation 5 suggests that an agent, after learning the optimal policy function \( \pi^* \), can minimize the average hop count of a routerless NoC. The set of possible loops, however, poses a significant challenge for reinforcement learning exploration. For instance, there are over a trillion \((\binom{784}{5} = 2.44 \times 10^{12})\) ways to choose just five loops from the 784 possible rectangular loops for an 8x8 NoC. This challenge requires efficient exploration and a powerful approximator that can learn an appropriate policy function and/or value function.

#### Deep Reinforcement Learning: Breakthroughs in deep learning have spurred researchers to rethink potential applications for deep neural networks (DNNs) in diverse domains. One result is deep reinforcement learning, which synthesizes DNNs and reinforcement learning concepts to address complex problems [32, 36, 37]. This synthesis mitigates data reliance without introducing convergence problems via efficient data-driven exploration based on DNN output. Recently, these concepts have been applied to Go, a grid-based strategy game involving stone placement. In this model, a trained policy DNN learns optimal actions by searching a Monte Carlo tree that records actions suggested by the DNN during training [36, 37]. Deep reinforcement learning can outperform typical reinforcement learning by generating a sequence of actions with better cumulative returns [32, 36, 37].
3 Motivation

3.1 Design Space Exploration

Deep reinforcement learning provides a powerful foundation for design space exploration using continuously refined domain knowledge. This capability is advantageous since existing methods for routerless NoC designs have limited design space exploration capabilities. Specifically, the evolutionary approach [27] explores the design space by evaluating generations of individuals and offspring. Selection uses an objective function while evolution relies on random mutation, leading to an unreliable search since past experiences are ignored. Consequently, exploration can be misled and, when applied to routerless NoCs, generate configurations with high average hop count and long 48-hop loops in an 8x8 NoC [2]. The recursive layering approach (REC) overcomes these reliability problems using a predefined configuration for each network size, thus strictly limiting design flexibility. Latency improves as the generated loops pass through fewer nodes on average [2], but hop count still suffers in comparison to router-based NoCs as it is restricted by the total number of loops. For an 8x8 NoC, the average hop count is 5.33 in mesh and 8.32 in the state-of-the-art recursive layering design, corresponding to a 1.5x increase [2].

Both approaches are also limited by their inability to enforce design constraints, such as node overlapping. Specifically, node overlapping is a byproduct of their algorithms, rather than a design constraint. In IMR, ring selection is based solely on inter-core-distance and ring lengths [27] so node overlapping may vary significantly based on random ring mutation. Constraints could be built into the fitness function, but these constraints are likely to be violated to achieve better performance. Alternatively, in REC, loop configuration for each network size is strictly defined. A 4x4 NoC must use exactly the loop structure shown in Figure 2 (c) so node overlapping cannot be changed without modifying the algorithm itself. These constraints must be considered during loop placement since an optimal design will approach these constraints to allow many paths for packet transfer.

3.2 Reinforcement Learning Challenges

Several considerations apply to deep reinforcement learning in any domain. To be more concrete, we discuss these considerations in the context of routerless NoC designs.

Specification of States and Action: State specification must include all information for the agent to determine optimal loop placement and should be compatible with DNN input/output structure. An agent that attempts to minimize average hop count, for example, needs information about the current hop count. Additionally, information quality can impact learning efficiency since inadequate information may require additional inference. Both state representation and action specification should be a constant size throughout the design process because the DNN structure is invariable.

Quantification of Returns: Return values heavily influence NoC performance so they need to encourage beneficial actions and discourage undesired actions. For example, returns favoring large loops will likely generate a NoC with large loops. Routerless NoCs, however, benefit from diverse loop sizes; large loops help ensure high connectivity while smaller loops may lower hop counts. It is difficult to achieve this balance since the NoC will remain incomplete (not fully connected) after most actions. Furthermore, an agent may violate design constraints if the return values do not appropriately deter these actions. Returns should be conservative to discourage useless or illegal loop additions.

Functions for Learning: Optimal loop configuration strategies are approximated by learned functions, but these functions are notoriously difficult to learn due to high data requirements. This phenomenon is observed in AlphaGo [36] where the policy function successfully chooses from 19² possible moves at each of several hundred steps, but requires more than 30 million data samples. An effective approach must consider this difficulty, which can be potentially addressed with optimized data efficiency and parallelization across threads, as discussed later in our approach.

Guided Design Space Search: An ideal routerless NoC would maximize performance while minimizing loop count based on constraints. Similar hop count improvement can be achieved using either several loops or a single loop. Intuitively, the single loop is preferred to reduce NoC resources, especially under strict overlapping constraints. This implies benefits from ignoring/trimming exploration branches that add loops with suboptimal performance improvement.

4 Proposed Scheme

4.1 Overview

The proposed deep reinforcement learning framework is depicted in Figure 4. Framework execution begins by initializing the Monte Carlo Tree Search (MCTS) with an empty tree and a neural network without a priori training. The whole process consists of many exploration cycles. Each cycle begins with a completely disconnected NoC and adds loops (actions) in steps until the NoC is fully connected. As shown in the figure, several loops may be added in one step. The DNN (dashed “DNN” box) selects a good initial loop, which in a sense directs the search to a particular region in the design space; then several additional loops are added by following MCTS (dashed “MCTS” box) in that region. The MCTS starts from the current NoC layout (a MCTS node), and tree traversal selects loop placements using either greedy exploration with a probability $\epsilon$ or an “optimal” action until a leaf (one of many explored NoC configurations) is reached. Additional steps can be taken to add more loops and reach a fully connected network. At the end of the cycle, an overall reward (e.g., based on hop count) is calculated and combined with information on state, action, and value estimates to train the neural network and update the search tree (the dotted “Learning” lines). The exploration cycle repeats many times until a (near)-optimal routerless NoC design is found (“Stop”). Once the search completes, full system simulations are used to verify and evaluate the design. In the framework, the DNN generates coarse designs while MCTS efficiently refines these designs based on prior knowledge to continuously improve NoC configurations. Different from traditional supervised learning, the framework does not require a training dataset.
beforehand; instead, the DNN and MCTS are gradually trained by themselves from past exploration cycles.

The above actions, rewards, and state representations in the proposed framework can be generalized for design space exploration in router-based NoCs and in other NoC-related research. Several generalized framework examples are discussed in Section 6.7. The remainder of this section addresses the application of the framework to routerless NoC design as a way to present low-level design and implementation details. Other routerless NoC implementation details including deadlock, livelock, and starvation are addressed in previous work [27], [2] so are omitted here.

### 4.2 Routerless NoCs Representation

**Representation of Routerless NoCs (States):** State representation in our framework uses a hop count matrix to encode current NoC state as shown in Figure 5. A 2x2 routerless NoC with a single clockwise loop is considered for simplicity. The overall state representation is a 4x4 matrix composed of four 2x2 submatrices, each representing hop count from a specific node to every node in the network. For example, in the upper left submatrix, the zero in the upper left square corresponds to distance from the node to itself. Moving clockwise with loop direction, the next node is one hop away, then two, and three hops for nodes further along the loop. All other submatrices are generated using the same procedure. This hop count matrix encodes current loop placement information using a fixed size representation to accommodate fixed DNN layer sizes. In general, the input state for an N x N NoC is an N^2 x N^2 hop count matrix. Connectivity is also implicitly represented in this hop count matrix by using a default value of 5 * N for unconnected nodes.

**Fig. 5. Hop count matrix of a 2x2 routerless NoC.**

**Representation of Loop Additions (Actions):** An action is defined as adding a loop to an N x N NoC. We choose to restrict loops to rectangles to minimize the longest path. With this restriction, the longest path will be between diagonal nodes at the corners of the NoC, as in REC [2]. Actions are encoded as (x1, y1, x2, y2, dir) where x1, y1, x2 and y2 represent coordinates for diagonal nodes (x1, y1) and (x2, y2) in the NoC, and dir indicates packet flow direction within a loop. dir > 0.5 represents clockwise circulation for packets whereas dir ≤ 0.5 represents counterclockwise circulation. For example, the loop in Figure 5 represents the action (0, 0, 1, 1, 1). We enforce rectangular loops by checking that x1 ≠ x2 and y1 ≠ y2.

### 4.3 Returns After Loop Addition

The agent is encouraged to fully explore the state space using a reward function that returns zero for all valid actions. Conversely, the agent is discouraged from taking repetitive, invalid, or illegal actions using negative returns (penalties). A repetitive action refers to adding a duplicate loop, receiving a −1 penalty. An invalid action refers to adding a non-rectangular loop, corresponding to a −1 penalty. Finally, an illegal action refers to adding a loop that causes the node overlapping constraint of 2 * (N − 1) to be violated, resulting in a severe −5 * N penalty. The agent receives a final return to characterize overall performance by subtracting average hop count in the generated NoC from average mesh hop count. Minimal average hop count is therefore found by minimizing the magnitude of cumulative returns.

### 4.4 Deep Neural Network

**Residual Neural Networks:** Sufficient network depth is essential and, in fact, leading results have used at least ten DNN layers [36], [37], [13]. High network depth, however, causes overfitting for many standard DNN topologies. Residual networks offer a solution by introducing additional shortcut connections between layers that allow robust learning even with network depths of 100 or more layers. A building block for residual networks is shown in Figure 6(a). Here, the input is X and the output, after two weight layers, is F(X). Notice that both F(X) and X (via the shortcut connection) are used as input to the activation function. This shortcut connection provides a reference for learning optimal weights and mitigates the vanishing gradient problem during back propagation [13]. Figure 6(b) depicts a residual box (Res) consisting of two convolutional (conv) layers. Here, the numbers 3x3 and 16 indicate a 3x3x16 convolution kernel.

**DNN architecture:** The proposed DNN uses the two-headed architecture shown in Figure 6(c), which learns both the policy function and the value function. This structure has been proven to reduce the amount of data required to learn the optimal policy function [37]. We use convolutional layers because loop placement analysis is similar to spatial analysis in image segmentation, which performs well on convolutional neural networks. Batch normalization is used after convolutional layers to normalize the value distribution and max pooling (denoted “pool”) is used after specific layers to select the most significant features. Finally, both policy and value estimates are produced at the output.
as the two separate heads. The policy, discussed in section 4.2, has two parts: the four dimensions, \( x_1, y_1, x_2, y_2 \), are generated by a softmax function following a ReLU while \( \text{dir} \) is generated separately using a tanh function. Tanh is used for direction as its output is between -1 and 1 whereas ReLU’s output is between 0 and \( \infty \). The value head uses a single convolutional layer followed by a fully connected layer, without an activation function, to predict cumulative returns.

\[
\text{ReLU}(x) = \begin{cases} 
0 & \text{if } x < 0 \\
2x & \text{if } x \geq 0 
\end{cases}
\]

The whole training procedure repeats the following equation repeatedly:

\[
\theta = \theta + \gamma * \nabla \log \pi(a_t; \theta) d\theta.
\]

where \( \gamma \) is a learning rate and \( c \) is a constant.

4.5 Routerless NoC Design Exploration

An efficient approach for design space exploration is essential for routerless NoC design due to the immense design space. Deep reinforcement learning approaches are therefore well-suited for this challenge as they can leverage recorded states while learning. Some work uses experience replay, which guides actions using random samples. These random samples are useful throughout the entire learning process, so improve collected state efficiency [32], but break the correlation between states. Another approach is the Monte Carlo tree search (MCTS), which is more closely correlated to human learning behavior based on experience. MCTS stores previously seen routerless NoC configurations as nodes in a tree structure. Each node is then labeled with the expected returns for exploration starting from that node. As a result, MCTS can provide additional insight during state exploration and help narrow the scope of exploration to a few promising branches [36] to efficiently learn optimal loop placement.

In our implementation, each node \( s \) in the tree represents a previously seen routerless NoC and each edge represents an additional loop. Additionally, each node \( s \) stores a set of statistics: \( \nabla V(s_{next}) \), \( \nabla P(a; s) \), and \( N(a; s) \). \( \nabla V(s_{next}) \) is the mean cumulative return from \( s_{next} \) and is used to approximate the value function \( V^{\pi}(s_{next}) \). \( P(a; s) \) is the
prior probability of taking action \( a_i \) based on \( \pi(a = a_i; s) \). Lastly, \( N(a_i; s) \) is the visit count, representing the number of times \( a_i \) was selected at \( s \). Exploration starts from state \( s \), then selects the best action \( a^* \) based on expected exploration returns given by

\[
a^* = \arg \max_{a_i} U(s, a_i) = c * P(a_i; s) \sqrt{\frac{\sum_j N(a_j; s)}{1 + N(a_i; s)}},
\]

where \( U(s, a_i) \) is the upper confidence bound and \( c \) is a constant [35]. The first term in Equation 21 encourages broad exploration while the second emphasizes fine-grained exploitation. At the start, \( N(a_i; s) \) and \( \sum_j N(a_j; s) \) are similar for most routerless NoCs so exploration is guided by \( P(a_i; s) = \pi(a = a_i; s) \). Reliance upon DNN policy decreases with time due to an increasing \( N(a_i; s) \), which causes the search to asymptotically prefer actions/branches with high mean returns [37]. Search is augmented by an \( \epsilon \)-greedy factor where the best action is ignored with probability \( \epsilon \) to further balance exploration and exploitation.

There are three phases to the MCTS algorithm shown in Figure 7: search, expansion+evaluation, and backup. (1) Search: an agent selects the optimal action (loop placement) by either following Equation 21 with probability \( 1 - \epsilon \) or using a greedy search with probability \( \epsilon \). Algorithm 1 details the greedy search that evaluates the benefit from adding various loops and selects the loop with the highest benefit. \( \text{CheckCount}() \) returns the total number of nodes that can communicate after adding a loop with diagonal nodes at \((x1, y1)\) and \((x2, y2)\). Next, the \( \text{Imprv}() \) function returns the preferred loop direction based on the average hop count improvement. The tree is traversed until reaching a leaf node (NoC configuration) without any children (further developed NoCs). (2) Expansion+evaluation: the leaf state is evaluated using the DNN to determine an action for rollout/expansion. Here, \( \pi(a = a_i; s) \) is copied, then later used to update \( P(a_i; s) \) in Equation 22. A new edge is then created between \( s \) and \( s_{\text{next}} \) where \( s_{\text{next}} \) represents the routerless NoC after adding the loop to \( s \). (3) Backup: After the final cumulative returns are calculated, statistics for the traversed edges are propagated backwards through the tree. Specifically, \( \nabla(s_{\text{next}}), P(a_i; s), \) and \( N(s, a_i) \) are all updated.

4.6 Multi-threaded Learning

The framework incorporates a multi-threaded approach, in which many threads independently explore the design space while collaboratively updating global parameters. This facilitates efficient exploration for optimal routerless NoC configurations [31]. Figure 8 depicts the proposed framework with multi-threaded exploration. At the start, thread 0 creates a parent DNN with initial weights/parameters \( \theta \), then creates many child threads (1 to \( n \)) that create their own child DNNs, each of which acts as an individual learning agent. The parent thread sends DNN parameters to child threads and receives parameter gradients from child threads. This multi-threaded approach stabilizes convergence by averaging both large gradients and small gradients during training [31]. The parent thread additionally maintains a search tree that records past child thread actions for each MCTS query.

**Algorithm 1 Greedy Search**

1: Initialization: \( \text{bestLoop} = [0, 0, 0, 0], \text{bestCount} = 0, \text{bestImprv} = 0, \) and \( \text{dir} = 0 \)
2: for \( x1 = 1:+1;N \) do
3: \( \quad \text{for} \ y1 = 1:+1;N \) do
4: \( \quad \quad \text{for} \ x2 = x1+1:+1;N \) do
5: \( \quad \quad \quad \text{for} \ y2 = y1+1:+1;N \) do
6: \( \quad \quad \quad \quad \text{count} = \text{CheckCount}(x1, y1, x2, y2) \)
7: \( \quad \quad \quad \quad \text{if} \ \text{count} \neq \text{bestCount} \) then
8: \( \quad \quad \quad \quad \quad \quad \text{bestCount} = \text{count} \)
9: \( \quad \quad \quad \quad \quad \quad \text{bestLoop} = [x1, y1, x2, y2] \)
10: \( \quad \quad \quad \quad \quad \quad \text{bestImprv} = \text{dir} = \text{Imprv}(x1, y1, x2, y2) \)
11: \( \quad \quad \quad \quad \text{else if} \ \text{return} == \text{bestCount} \) then
12: \( \quad \quad \quad \quad \quad \quad \text{imprv}' = \text{Imprv}(x1, y1, x2, y2) \)
13: \( \quad \quad \quad \quad \quad \quad \text{bestLoop} = [x1, y1, x2, y2] \)
14: \( \quad \quad \quad \quad \quad \quad \text{bestImprv} = \text{imprv}' \)
15: \( \quad \quad \quad \quad \quad \quad \text{dir} = \text{dir'} \)
16: \( \quad \quad \quad \quad \text{return} = \text{bestLoop}, \text{dir} \)
17: return \text{bestRing}, \text{dir}

**Fig. 8. Multi-threaded framework.**

5 Methodology

We evaluate the proposed deep reinforcement learning (DRL) routerless design against the previous state-of-the-art routerless design (REC) [2] and several mesh configurations. All simulations use Gem5 with Garnet2.0 for cycle-accurate simulation [6]. For synthetic workloads, we test uniform random, toroidal, bit complement, bit rotation, shuffle, and transpose traffic patterns. Performance statistics
are collected for 100,000 cycles across a range of injection rates, starting from 0.005 flts/node/cycle and incremented by 0.005 flts/node/cycle until the network saturates. Results for PARSEC are collected after benchmarks are run to completion with either sim-large or sim-medium input sizes.3 Power and area estimations are based on Verilog post-synthesis simulation, following a similar VLSI design flow in REC that synthesizes the Verilog implementation in Synopsys Design Compiler and conducts Place & Route in Cadence Encounter under 15nm NanGate FreePDK15 Open Cell Library [33].

We regard node overlapping as a more appropriate measure than link overlapping (i.e., the number of links between adjacent nodes) for manufacturing constraints. For fair comparison, we use the node overlapping generated by the algorithm in REC as a reference. Node overlapping values are given in Table 1. Loop configurations for DRL are generated using our proposed framework, described in Section 4, with the desired node overlapping.

For synthetic and PARSEC workloads, REC and DRL variants use identical configurations for all other parameters, matching prior testing [2] for comparable results. Results nevertheless differ slightly due to differences between Gem5 and Synfull [4], used in REC testing. In REC and DRL, each input link is attached to a flit-sized buffer with 128-bit link width. Packet injection and forwarding can each finish in a single cycle up to 4.3 GHz. For all mesh simulations, we use a standard two-cycle router delay in our baseline (Mesh-2). We additionally test an optimized one-cycle delay router (Mesh-1) and, in PARSEC workloads, an “ideal” router with zero router delay (Mesh-0) leaving only link and contention delays. These mesh configurations all use 256-bit links, 2 VCs per link, and 4-flit input buffers. Packets are categorized into control and data packets, with 8 bytes and 72 bytes, respectively. The number of flits per packet is then given as packet size divided by link width. Therefore, in REC and DRL simulations, control packets are 1 flit and data packets are 5 flits. Similarly, in mesh simulations, control packets are 1 flit while data packets are 3 flits. For PARSEC workloads, L1D and L1I cache sizes are set to 32 KB with 4-way associativity and L2 cache is set to 128 KB with 8-way associativity. Link delay is set to one cycle per hop for all tests.

### 6 RESULTS & ANALYSIS

#### 6.1 Design Space Exploration

The agent starts without a priori experience or training data. Over time, as the search tree is constructed, the agent begins to explore more useful loop configurations, which provide increased performance. Configurations satisfying design criteria can be found in seconds and minutes for 4x4 and 10x10 NoCs, respectively. Figure 9 illustrates a 4x4 DRL design. The generated topology is interestingly structured similarly to REC [2], using only rectangular loops, but replaces one inner loop with a larger loop and explores different loop directions. The resulting topology is by no means arbitrary and, in a 4x4 NoC, is completely symmetric and far more regular than IMR. We observe similar structure for 8x8 and 10x10 topologies, but omit these due to space constraints.

#### 6.2 Synthetic Workloads

**Packet Latency:** Figure 10 plots the average packet latency of four synthetic workloads for a 10x10 NoC. Tornado and shuffle are not shown as their trends are very similar to bit rotation. Zero-load packet latency for DRL is the lowest in all workloads. For example, with uniform random traffic, zero-load packet latency is 9.89, 11.67, 19.24, and 26.85 cycles for DRL, REC, Mesh-1, and Mesh-2, respectively. This improvement for both REC and DRL over Mesh configurations results from reduced per hop latency (one cycle). DRL improves over REC due to additional connectivity and better loop placement. Observing Table 1, in a 10x10 NoC, DRL provides four additional paths that tend to connect more nodes due to a more effective search process.

**Throughput:** DRL provides substantial throughput improvements for all traffic patterns. For uniform traffic, throughput is approximately 0.1, 0.125, 0.195, and 0.305 for Mesh-2, Mesh-1, REC, and DRL, respectively. Notably, in transpose, DRL improves throughput by 208.3% and 146.7% compared with Mesh-2 and Mesh-1. Even in bit complement and DRL over Mesh configurations results from reduced per hop latency (one cycle). DRL improves over REC due to additional connectivity and better loop placement. Observing Table 1, in a 10x10 NoC, DRL provides four additional paths that tend to connect more nodes due to a more effective search process.

#### 6.3 PARSEC Workloads

We compare real-world application performance for REC, DRL, and three mesh configurations with a set of PARSEC
We generate Mesh-0 results by artificially reducing packet latency by the hop count for every recorded flit since such a configuration is difficult to simulate otherwise. As a result, performance is close to but slightly worse than a truly "ideal" zero-cycle-router mesh. NoC sizes of 4x4 and 8x8 are evaluated using Gem5.

**Packet Latency:** As shown in Figure 11, for the 4x4 network, variations in loop configuration are relatively small, being heavily influenced by full-connectivity requirements. Nevertheless, in the 4x4 NoC, DRL improves performance over REC in all but two applications where performance is similar. For example, DRL reduces packet latency by 4.7% in fluidanimate compared with REC. Improvements over mesh configurations for fluidanimate are greater with a 68.5%, 60.4%, and 54.9% improvement compared with Mesh-2, Mesh-1, and Mesh-0. On average, DRL reduces packet latency by 70.7%, 62.8%, 56.1%, and 2.6% compared with Mesh-2, Mesh-1, Mesh-0, and REC, respectively.

DRL improvements are substantial in the 8x8 NoC as DRL can explore a larger loop configuration design space. For example, in fluidanimate, average packet latency is 21.7, 16.4, 12.9, 11.8, and 9.7 in Mesh-2, Mesh-1, Mesh-0, REC, and DRL, respectively. This corresponds to a 55.6%, 41.0%, 25.3%, and 18.2% improvement for DRL compared with Mesh-2, Mesh-1, Mesh-0, and REC. On average, DRL reduces packet latency by 60.0%, 46.2%, 27.7%, and 13.5% compared with Mesh-2, Mesh-1, Mesh-0, and REC, respectively.

**Hop Count:** Figure 12 compares the average hop count for REC, DRL, and Mesh-2 for 4x4 and 8x8 NoCs. Only Mesh-2 is considered as differences in hop count are negligible between mesh configurations (they mainly differ in per-hop delay). For 4x4 networks, REC and DRL loop configurations are relatively similar so improvements are limited, but DRL still provides some improvement in all workloads compared with REC. In streamcluster, average hop count is 1.79, 2.48, and 2.34 for mesh, REC, and DRL, respectively. On average, DRL hop count is 22.4% higher than mesh and 3.8% less than REC. For larger network sizes, we again observe the benefit from increased flexibility in loop configuration that DRL exploits. This optimization allows more loops to be generated, decreasing average hop count compared with REC by a minimum of 12.7% for bodytrack and a maximum of 14.3% in fluidanimate. On average, hop count for DRL is 13.7% less than REC and 35.7% higher than mesh.

**Execution Time:** Execution times for 8x8 PARSEC workloads are given in Table 2. Reductions in hop count and packet latency may not necessarily translate to reduced execution time as applications may be insensitive to NoC performance (notably streamcluster). Nevertheless, in fluidanimate, a NoC sensitive workload, DRL reduces execution time by 30.7% over Mesh-2, 16.4% over Mesh-1, and 3.17% over REC. Overall, DRL provides the smallest execution time for every workload and, on average, DRL's execution is 13.3% faster than Mesh-2, 7.1% faster than Mesh-1, and 1.0% faster than REC. Note that NoC traffic for PARSEC workloads is known to be light, so the significant throughput advantage of DRL over mesh and REC (as seen in Figure 10) is not fully demonstrated here.

**Power**

Figure 13 compares the power consumption of REC, DRL, and Mesh (Mesh-2) across PARSEC workloads. Results are generated after Place & Route in Cadence Encounter under 15nm technology node [33]. The global activity factor is estimated with the link utilization statistics from Gem5 simulations. Verilog implementation uses this activity factor for several sets of parameters to appropriately represent
average power across the 8x8 NoC. Values are reported using weighted averages. A clock frequency of 2.0 GHz is used, comparable to commercial many-core processors.

Static power is 0.18mW for REC and 0.23mW for DRL, both of which are considerably lower than the 1.23 mW of Mesh. The slight increased from REC to DRL is expected as resources required to support the additional links, such as loop selection and buffers, will scale relatively linearly. Other resources, including ejection buffers, are constant in all configurations as a similar number will satisfy the equivalent traffic [2]. Dynamic power is the lowest for DRL due to improved resource utilization, leading to lower global activity factors and fewer active cycles compared with REC. As a result, DRL has lower dynamic power than REC in all workloads. DRL also provides significant savings over mesh due to reduced routing logic and fewer buffers. On average, dynamic power for DRL is 80.8% and 11.7% less than Mesh and REC, respectively.

6.5 Area

Figure 14 compares the interface area for REC, DRL, and Mesh (Mesh-2) configurations. Area values in the figure are given using weighted averages to represent all nodes in an 8x8 NoC. REC has the smallest area at 6,083 $\mu m^2$ as there are just 10.4 loops per node on average. The area for DRL is a bit larger at 7,652 $\mu m^2$ due to an increased average of 13.3 loops per node. Finally, the area for mesh is much higher at 45,278 $\mu m^2$. This difference is mainly attributed to the ability of routerless NoCs to avoid using crossbars and virtual channels. Note that the above area results for REC and DRL have already included the small look-up table at source. The table is needed to identify which loop to use for each destination (if multiple loops are connected), but each entry has only a few bits [2]. Precisely, the area for the table and related circuitry is 443 $\mu m^2$, equivalent to only 0.9% of the Mesh router (power is 0.028mW or 1.13% of Mesh).

We have also evaluated the additional repeaters necessary to support DRL. The total repeater area is 0.159 $mm^2$, so the additional overhead for DRL compared to REC represents just 1.1% of Mesh.

Fig. 14. Area comparison (after P&R).

6.6 Discussion

Power and Area Overhead: DRL primarily improves performance over REC due to more effective loop configurations. Specifically, DRL generates NoC configurations with a higher average loop count per node (but still within the same maximum node overlapping as REC), thus having more overall loops and links. These additional resources, however, actually allow better utilization for other interface resources, resulting in lower average dynamic power. The additional area overhead is likewise expected.

In both power and area analysis, we assume that each node interface uses the exact number of loops generated by REC and DRL. This gives an advantage to REC by assuming that fewer loops lead to smaller interface area. In practice, to reduce design and verification efforts, all the nodes in a routerless NoC will likely use the same interface determined by the node overlapping cap, and simply leave unused loop ports idle. In that case, the static power and area for REC and DRL will be the same due to equal node overlapping.

Comparison with IMR: REC has previously been shown to improve over IMR in all aspects [2]. In synthetic testing, REC achieves an average 1.25x reduction in zero-load packet latency and a 1.61x improvement in throughput over IMR. Similarly, in real benchmarks, REC achieves a 41.2% reduction in average latency. Both static and dynamic power are also significantly lower in REC due to reduced buffer requirements and more efficient wire utilization. Finally, REC area is just 6,083 $\mu m^2$ while IMR area is 20,930 $\mu m^2$, corresponding to a 2.4x increase. Comparisons between REC and DRL were therefore the primary focus in previous subsections since REC better represents the current state-of-the-art in routerless NoCs. The large gap between IMR and REC also illustrates that traditional design space search (e.g., genetic algorithm in IMR) is far from sufficient, which calls for more intelligent search strategies.

Reliability: Reliability concerns for routerless NoC stem from the limited path diversity since wiring constraints restrict the total number of loops. For a given node overlapping, DRL designs provide more loops and thus more
paths between nodes as more nodes approach the node overlapping cap. In the 8x8 NoC, there are, on average, 2.77 paths between any two nodes in REC. This increases to 3.79 paths, on average, between any two nodes in DRL. DRL can therefore tolerate more link failures before the NoC fails.

**Scalability:** DRL scales very well compared with both REC and mesh configurations. For PARSEC workloads, shown in Figure 11, the difference in packet latency between REC and DRL increases from an 2.6% improvement in the 4x4 NoC to a 13.5% improvement in the 8x8 NoC. Average hop count, shown in Figure 12, exhibits a similar trend. DRL improves average hop count by 3.8% in a 4x4 NoC and 13.7% in an 8x8 NoC. Scaling improvements are more evident in synthetic workloads. Figure 15, for example, shows scaling results for 4x4 to 10x10 NoC sizes with uniform random workloads. Note that the same axis values are used for all NoC sizes to emphasize scaling performance. Whereas REC throughput decreases from 0.285 flits/node/cycle to 0.195 flits/node/cycle, corresponding to a 31.6% decrease, the throughput for DRL only changes slightly from 0.32 to 0.305 flits/node/cycle, corresponding to a 4.7% reduction. Increasing the NoC size allows more flexibility in loop exploration, and thus more effective use of wiring resources for a given node overlapping constraint. Additionally, loop designs for \( \times M \) NoCs using DRL is straightforward to implement, only requiring modifications to the DNN for dimension sizes.

![Graph showing synthetic scaling for NoC configurations](image)

Fig. 15. Synthetic Scaling for NoC Configurations.

### 6.7 Broad Applicability

Routerless NoC design represents just one possible application for the framework presented in this paper. This framework, with modifications to state/action representations, could also be applied to router-based NoC designs. Specifically, one related application is in 3-D NoCs where higher dimensionality encourages novel design techniques. Prior work has explored small-world router-based designs [9], [10] using a relatively limited learning-based approach. The design space exploration would be more effective if our framework is used. Specifically, state representation using hop count remains compatible with the current DNN structure by concatenating matrices for each 2D layer. Actions can involve adding links between nodes in the same layer (intra-layer links) or different layers (inter-layer links). One DNN can be used for each action type to achieve an efficient deep reinforcement learning process with a smaller design space. A significant advantage of our framework is that strict constraints can be enforced on link addition, such as 3-D distance, to meet timing/manufacturing capabilities.

The proposed framework can also be generalized to apply to other research problems related to NoCs. While detailed exploration is beyond the scope of this paper, we briefly mention here a few promising examples that can benefit from our framework. One example is to exploit the underutilized wiring resources in silicon interposer [20], [25] and use the framework to explore better ways of connecting CPU cores and stacked memories. The framework could similarly be used to improve the latency and throughput of chiplet networks [43], [29] by exploring novel interconnects structures that are non-intuitive and hard for human to conceive. NoCs for domain-specific accelerators (e.g., [24] and many others) are another possible application of the framework. Due to the data-intensive nature, accelerators can greatly benefit from high performance [26] and possibly reconfigurable [14] NoCs, where the framework can be extended to explore better connectivity among processing elements (PEs) and between PEs and memory.

### 7 Related Work

Research on routerless NoCs has been limited to two methods. IMR uses a genetic algorithm with random mutations to generate loop configuration. REC constructs layers recursively, generating an exact structure for a given NoC size. Our approach fundamentally differs from IMR and REC as it can guarantee fully connected loop configurations with various design constraints. This advantage is crucial to allow improved flexibility in diverse applications.

Many studies have explored machine learning applied to architecture and related tools [11], [17], [18], [19], [23], [22], [39], [42], [41], [44], [34], [28], but none have explored application to routerless NoCs. Performance prediction, for example, is a popular topic for machine learning application, e.g., Ipek et al. [17], [18] pair artificial neural networks with sigmoid activation functions to build a predictive design-space model. Machine learning has also been applied to architectural components, e.g., Jiménez et al. [39] use a perceptron-based approach for last level cache reuse prediction. Similar research is limited to specific aspects of architectural design and is thus complementary to our work on routerless NoCs.

Machine learning has also been used to address NoC design concerns such as congestion. Ipek et al. [19] use reinforcement learning to mitigate traffic congestion with an approximate return function. The learned function allowed improved path selection for packet transfer using current traffic statistics such as queue lengths. That work, however, uses a single learned function and does not enforce specific design constraints. In contrast, our framework involves both a policy and value function, using a two-headed DNN structure, both of which are subject to strict design constraints.
8 CONCLUSION

Design space exploration using deep reinforcement learning promises broad application to architectural design. Current Routerless NoC designs, in particular, have been limited by their ability to search design space, making routerless NoCs an ideal case study to demonstrate our innovative framework. The proposed framework integrates deep learning and Monte Carlo search tree with multi-threaded learning to efficiently explore large design space under constraints. Full system simulations show that, compared with state-of-the-art routerless NoCs, our proposed deep reinforcement learning NoC can achieve a 1.47x increase in throughput, 1.18x reduction in packet latency, and 1.14x reduction in average hop count, with only a few percent of power overhead. The proposed framework has broad applicability to other NoC design exploration problems with constraints, and future work can be conducted to investigate this further.

ACKNOWLEDGMENT

This research is supported, in part, by the National Science Foundation (NSF) grants #1566637, #1619456, #1619472 and #1750047, and Software and Hardware Foundations.

REFERENCES

[1] T. W. Ainsworth and T. M. Pinkston, “On characterizing performance of the cell broadband engine element interconnect bus,” in International Symposium on Networks-on-Chip (NOCS), May 2007.

[2] F. Alazemi, A. Azizimazreah, B. Bose, and L. Chen, “Routerless networks-on-chip,” in IEEE International Symposium on High Performance Computer Architecture, Feb. 2018.

[3] R. Ausavarungnirun, C. Fallin, X. Yu, K. K.-W. Chang, G. Nazario, R. Das, G. H. Loh, and O. Mutlu, “Design and evaluation of hierarchical rings with deflection routing,” in International Symposium on Computer Architecture and High Performance Computing, Oct. 2014.

[4] M. Badr and N. E. Jerger, “Synfull: synthetic traffic models capturing cache coherent behaviour,” in International Symposium on Computer Architecture (ISCA), 2014.

[5] J. Balkind, M. McKeown, Y. Fu, T. M. Nguyen, Y. Zhou, A. Lavrov, M. Shahrad, A. Fuchs, S. Payne, X. Liang, M. Matl, and D. Wentzlaff, “Openpiont: An open source manycore research framework,” in Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, Feb 2016.

[6] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basil, J. Hessnes, D. R. Hower, T. Krishna, S. Sardashii, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “The gem5 Simulator,” Computer Architecture News, vol. 39, pp. 1-7, 2011.

[7] L. Chen and T. M. Pinkston, “Nord: Node-router decoupling for effective power-gating of on-chip routers,” in International Symposium on Microarchitecture, Dec. 2012.

[8] W. J. Daily and B. Towsley, “Route packets, not wires: On-chip interconnection networks,” in Proceedings of the 38th Annual Design Automation Conference, June 2001.

[9] S. Das, J. R. Doppa, D. H. Kim, P. P. Pande, and K. Chakrabarty, “Optimizing 3d noc design for energy efficiency: A machine learning approach,” in International Conference on Computer-Aided Design, Nov. 2015.

[10] S. Das, J. R. Doppa, P. P. Pande, and K. Chakrabarty, “Energy-efficient and reliable 3d network-on-chip (noc): Architectures and optimization algorithms,” in International Conference on Computer-Aided Design, Nov. 2016.

[11] Q. Fettes, M. Clark, R. Bunescu, A. Karanth, and A. Loury, “Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques,” IEEE Transactions on Computers (TC), Oct. 2018.

[12] P. Gratz, C. Kim, R. McDonald, S. W. Keckler, and D. Burger, “Implementation and evaluation of on-chip network architecture,” in International Conference on Computer Design, Nov. 2007.

[13] K. He, X. Zhang, S. Ren, and J. Sun, “Deep residual learning for image recognition,” in IEEE Conference on Computer Vision and Pattern Recognition (CVPR), June 2016.

[14] B. Hong, Y. Ro, and J. Kim, “Multi-dimensional parallel training of winograd layer on memory-centric architecture,” in International Symposium on Microarchitecture, Oct. 2018.

[15] Y. Hoskote, S. Vangal, A. Singh, H. Borkar, and S. Borkar, “A 5-ghz me interconnect for a teraflops processor,” in IEEE Micro, Nov. 2007.

[16] J. Howard, S. Dighe, S. R. Vangal, G. Ruhl, N. Borkar, S. Jain, V. Erraguntla, M. Konow, M. Riepen, M. Gries, G. Droege, T. Lund Larsen, S. Stehli, B. Borkar, V. K. De, and R. V. D. Wijngaard, “A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvs for performance and power scaling,” in IEEE Journal of Solid-State Circuits, Jan. 2011.

[17] E. Ipek, S. A. McKee, B. de Supinski, M. Schulz, and R. Caruana, “Efficiently exploring architectural design spaces via predictive modeling,” in International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Oct. 2006.

[18] E. Ipek, S. A. McKee, K. Singh, R. Caruana, B. de Supinski, and M. Schulz, “Efficiently architectural design space exploration via predictive modeling,” in ACM Transactions on Architecture and Code Optimization (TACO), Jan. 2008.

[19] E. Ipek, O. Mutlu, J. F. Martinez, and R. Caruana, “Self-optimizing memory controller: A reinforcement learning approach,” in International Symposium on Computer Architecture, July 2008.

[20] N. E. Jerger, A. Kannan, Z. Li, and G. H. Loh, “Noc architectures for silicon interposer systems,” in International Symposium on Microarchitecture, Dec. 2014.

[21] N. E. Jerger, T. Krishna, and L.-S. Peh, On-Chip Networks, 2nd ed. Morgan Claypool, 2017.

[22] D. A. Jiménez, “An optimized scaled neural branch predictor,” in International Conference on Computer Design, Oct. 2013.

[23] D. A. Jiménez and C. Lin, “Dynamic branch prediction with perceptrons,” in International Symposium on High Performance Computer Architecture, Jan. 2001.

[24] N. P. Jouppi, C. Young, N. Patil, D. Patterson, A. Agrawal, R. Bajwa, S. Bates, B. Bhatia, N. Boden, A. Borchers, R. Boyle, P. Luc Cantin, C. Chao, C. Clark, J. Coriell, M. Daley, M. Dau, J. Dean, B. Gelb, T. V. Ghemmaghami, R. Gottippati, W. Gulland, R. Hagmann, C. R. Ho, D. Hoberg, J. Hu, R. Hundt, D. Hurt, J. Ibarz, A. Jaffey, A. Jaworski, A. Kaplan, H. Kaitan, A. Koch, N. Kumar, S. Lacy, J. Laudon, J. Law, D. Le, C. Leary, Z. Liu, K. Lucke, A. Lundin, G. MacKean, A. Maggiore, M. Mahony, K. Miller, R. Nagarajan, R. Narayanaswami, R. Nik, N. Nix, T. Norrie, M. Omernick, N. Penukonda, A. Phelps, and J. Ross, “In-datacenter performance analysis of a tensor processing unit,” in International Symposium on Computer Architecture, Dec. 2017.

[25] A. Kannan, N. E. Jerger, and G. H. Loh, “Enabling interposer-based disintegration of multi-core processors,” in International Symposium on Microarchitecture, Dec. 2015.

[26] H. Kwon, A. Samajdar, and T. Krishna, “Rethinking noc for spatial neural network accelerators,” in International Symposium on Networks-on-Chip, Oct. 2017.

[27] S. Liu, T. Chen, L. Li, X. Feng, Z. Xu, H. Chen, F. Chong, and Y. Chen, “Imr: High-performance low-cost multi-ring noc,” in IEEE Transactions on Parallel Distributed Systems, June 2016.

[28] Y. Liu, E. Z. Zhang, and X. Shen, “A cross-input adaptive framework for gpu program optimizations,” in International Symposium on Parallel & Distributed Processing, July 2009.

[29] G. H. Loh, N. E. Jerger, A. Kannan, and Y. Eckert, “Interconnect-memory challenges for multi-chip, silicon interposer systems,” in International Symposium on Memory Systems, Oct. 2015.

[30] M. McKeown, A. Lavrov, M. Shahrad, P. J. Jackson, Y. Fu, J. Balkind, T. M. Nguyen, K. Lim, Y. Zhou, and D. Wentzlaff, “Power and energy characterization of an open source 25-core manycore processor,” in International Symposium on High Performance Computer Architecture, Feb 2018.

[31] V. Mnih, A. Badia, M. Mirza, A. Graves, T. Harley, T. P. Lillicrap, D. Silver, and K. Kavukcuoglu, “Asynchronous methods for deep reinforcement learning,” in International Conference on Machine Learning, June 2016.

[32] V. Mnih, K. Kavukcuoglu, D. Silver, A. Graves, I. Antonoglou, D. Wierstra, and M. Riedmiller, “Playing atari with deep reinforcement learning,” in 33rd International Conference on Machine Learning, June 2016.

[33] Nangate Inc., “Nangate freePDK15 open cell library,” [Online]. Available: http://www.nangate.com.
[34] B. Reagen, J. M. Hernández-Lobato, R. Adolf, M. Gelbart, P. Wahtmoug, G.-Y. Wei, and D. Brooks, “A case for efficient accelerator design space exploration via bayesian optimization,” in *International Symposium on Low Power Electronics and Design*, July 2017.

[35] C. D. Rosin, “Multi-armed bandits with episode context,” in *Annals of Mathematics and Artificial Intelligence*, Mar. 2011.

[36] D. Silver, A. Huang, C. J. Maddison, A. Guez, L. Sifre, G. van den Driessche, J. Schrittwieser, I. Antonoglou, V. Panneershelvam, M. Lanctot, S. Dieleman, D. Grewe, J. Nham, N. Kalchbrenner, I. Sutskever, T. Lillicrap, M. Leach, K. Kavukcuoglu, T. Graepel, and D. Hassabis, “Mastering the game of go with deep neural networks and tree search,” in *Nature*, Jan. 2016.

[37] D. Silver, J. Schrittwieser, K. Simonyan, I. Antonoglou, A. Huang, A. Guez, T. Hubert, L. Baker, M. Lai, A. Bolton, Y. Chen, T. Lillicrap, F. Hui, L. Sifre, G. van den Driessche, T. Graepel, and D. Hassabis, “Mastering the game of go without human knowledge,” in *Nature*, Oct. 2017.

[38] R. S. Sutton and A. G. Barto, *Reinforcement Learning: An Introduction*, 2nd ed. Cambridge, USA: MIT Press, 1998.

[39] E. Teran, Z. Wang, and D. A. Jiménez, “Perceptron learning for reuse prediction,” in *International Symposium on Microarchitecture*, Oct. 2016.

[40] A. N. Udipi, N. Muralimanohar, and R. Balasubramonian, “Towards scalable, energy-efficient, bus-based on-chip networks,” in *International Symposium on High-Performance Computer Architecture*, Jan. 2010.

[41] J.-Y. Won, X. Chen, P. Gratz, J. Hu, and V. Soteriou, “Up by their bootstraps: Online learning in artificial neural networks for cmp uncore power management,” in *International Symposium on High Performance Computer Architecture*, June 2014.

[42] A. YazdaniBakhsh, J. Park, H. Sharma, P. Lofili-Kamran, and H. Esmaeilzadeh, “Neural acceleration for gpu throughput processors,” in *International Symposium on Microarchitecture*, Dec. 2015.

[43] J. Yin, Z. Lin, Ö. Kayiran, M. Poremba, M. S. B. Altaf, N. E. Jerger, and G. H. Loh, “Modular routing design for chiplet-based systems,” in *International Symposium on Computer Architecture*, June 2018.

[44] Y. Zeng and X. Guo, “Long short term memory based hardware prefetcher,” in *International Symposium on Memory Systems*, Oct. 2017.