A Calibration Technique for DVMC with Delay Time Controllable Inverter

**Ri Cui**<sup>1,a)</sup> **Kazuteru Namba**<sup>1,b)</sup>

Received: June 3, 2015, Revised: September 1, 2015, Accepted: October 21, 2015

**Abstract:** This paper presents a novel calibration method for Delay Value Measurement Circuit (DVMC), a class of embedded time to digital converter (TDC), using a variable clock generator for accurate delay measurement. The proposed method uses a design for calibration as well as a variable clock generator. The design utilizes a delay time controllable (DTC) inverter. It also uses two OR-NAND gates which work as selectors; we reconfigure the construction of the ring oscillator (RO) in DVMC when calibrating the DTC inverter. The proposed scheme accomplishes more accurate calibration compared to the traditional calibration which only uses the variable clock generator. For example, when using a variable clock generator with the resolution of 5.2 ps, the resolution of the proposed method is 0.58 ps while the traditional method is 5.2 ps.

**Keywords:** TDC (Time-to-Digital Converter), DVMC (Delay Value Measurement Circuit), calibration, variable clock generator, process variation, delay time controllable inverter

1. Introduction

With the scaling of semiconductor process technology, performance of modern VLSI chips will improve significantly. Operating frequency of integrated circuit will come into multi-gigahertz domain. However, the recent high density technology brings about delay defects caused by manufacturing defects such as resistive opens and shorts [1]. In particular, small-delay defects, the defect size of which is not large enough to cause a timing failure under the system clock cycle, have become a significant issue. For example, small-delay defects caused by a resistive open caused by a minimally connecting via can become a complete open in operation due to metal migration.

Embedded time to digital converter (TDC) is very useful to detect delay defects. There are many kinds of TDC architecture. Single delay chain architecture TDCs were proposed in Refs. [2], [3], [4], time resolution of measurement in this method related to inverter delay on delay chain. Vernier delay line based TDCs were proposed in Refs. [5], [6], [7], [8], [9]; this method improves the time resolution by using two delay lines with different inverter delays. Tanabe et al. presented a novel embedded TDC, called Delay Value Measurement Circuit (DVMC) [2]. However, embedded TDCs, including DVMC, do not make an accurate measurement without calibration because process variation changes the delay time of delay elements in the embedded TDCs. So, we need to calibrate the embedded TDCs to mitigate the effect of process variation; so several TDC calibration schemes were presented [10], [11], [12], [13], [14]. We can calibrate TDCs by measuring the delay time of the delay elements in the embedded TDCs. A TDC calibration normally uses a variable clock generator. However its resolution is low due to the low resolution of the variable clock generator.

This paper presents a novel calibration for DVMC. The proposed calibration uses a design for calibration as well as a variable clock generator to achieve calibration with high resolution. The proposed design utilizes delay time controllable (DTC) inverter.

The rest of the paper is organized as follows: Section 2 explains the preliminaries. Section 3 describes the detail of the proposed calibration technique. Section 4 is evaluation of proposed method. Finally Section 5 presents the summary and the conclusion.

2. Preliminaries

2.1 DVMC (Delay Value Measurement Circuit)

Figure 1 shows the construction of the DVMC [2], which consists of a ring oscillator (RO), scan flip-flops (FFs) and a transition counter (TRC); the RO consists of inverters and a NAND gate, which work as delay elements. The DVMC has two inputs, start and stop, and measures a time interval between transitions of the two inputs.

Measurement is performed as follows: First, the transition on start triggers the oscillation on the RO. The TRC counts up the oscillation. When occurring the transition on stop, the scan FFs capture the output value of the RO. Finally, the time interval between the transitions is calculated from the captured value and TRC [2].

Tanabe et al. [2] gives the following equation to calculate the time interval $\Delta T$ between transition of start and stop signals:

$$\Delta T = (T_a(M - 1) + T_a)N + T_a(m - 1) + T_a$$

---

<sup>1</sup> Graduate School of Advanced Integration Science, Chiba University, Chiba 263–8522, Japan

<sup>a)</sup> sayinchi@chiba-u.jp

<sup>b)</sup> namba@ieee.org
where $T_n$ and $T_a$ are the delay time of an inverter and a NAND gate, $M$ is the number of delay elements in the RO (i.e., the inverters and NAND gate), $N$ is the value of TRC and $m$ is the number of gates in which signal transition arrives in the final cycle of the DVMC measurement, (i.e., after the final change of TRC). This lacks precision as explained in Section 3.3.

2.2 Related Works

Process variation on the RO affects measurement results. So, we need to calibrate TDC before we use and mitigate the effect of this variation; several calibration techniques have been studied by many researchers [10], [11], [12], [13], [14].

A self-calibration was proposed in Refs. [10], [11]. This method mitigates bubble errors, which frequently occur near rising edge of stop signal due to setup and hold time violation at FFs. Furthermore, this method tolerates nonlinearity characteristics which TDCs have due to delay-time variation at delay buffers. However the resolution of this calibration depends on that of the variable clock generator, which is low.

An indirect calibration was proposed in Ref. [12]. This method uses two square waves with different frequencies of $f_1$ and $f_2$; these signal waves are input to every two FFs. The result of AND-operation of the outputs of the two FFs are a square wave with a frequencies of $f_p = \Delta_{12} f_1 f_2$, where $\Delta_{12}$ is the offset difference value of the two FFs. The value $\Delta_{12}$ is the objective value of this method, and can be calculated from $f_p$, $f_1$ and $f_2$. This method requires reference signals with very low jitter for accurate calibration; so it is not practical.

Figure 2 illustrates direct calibration. Two transitions with the time interval of $\Delta T$ are generated at variable clock generator and input to the TDC under measurement. It is assumed that the clock generator has calibrated before TDC calibration; it is guaranteed that $\Delta T$ is accurate. Direct calibration utilizes a variable clock generator, which supplies time interval sequences to TDC. The resolution of the calibration depends on that of the variable clock generator. However the resolution is low for the TDC calibration.

Levine et al. presented a class of direct calibration [13], [14]. In this method, a temporal noise is added to the arbiter input artificial; the noise is physically created by programming a timing generator. Unlike indirect calibration, it does not need inputs with very low jitter. However, it requires an on-chip noise source with a relatively large standard deviation, which is hard to be implemented.

3. Proposed Calibration

This section explains the proposed calibration. The proposed method is a class of direct calibration, and accomplishes more accurate calibration compared to the traditional calibration which only uses the variable clock generator. The proposed calibration utilizes a design for calibration as well as a variable clock generator; the proposed design uses a DTC inverter. Section 3.1 explains the DTC inverter. Section 3.2 presents a construction of DVMC with the proposed design. Section 3.3 explains measurement on the proposed design. Equation (1) lacks precision; Section 3.3 explains it and shows a more precision equation. Section 3.4 presents the proposed calibration. Finally Section 3.5 discusses the errors in clock and voltage generators.

3.1 DTC Inverter

Figure 3 shows the construction of the DTC inverter. In the DTC inverter, PMOS and NMOS transistors are inserted between original transistors and the voltage sources $V_{dd}$ and ground; we can control the delay time of the inverter by changing the gate bias voltage of the inserted transistors ($V_{biasp}$ and $V_{biasn}$) [15]. The delay time is controllable with higher resolution than the
variable clock generator. Figure 4 shows HSPICE simulation results using PTM 22 nm process technology [16] ($V_{dd} = 1$ V). The delay time of the DTC inverter changes depending on the bias voltage. In Fig. 4 (a), a falling transition is input to the DTC inverter. $V_{biasp}$ changes from 0 to 0.5 V. $V_{biasn}$ is constantly set to 1 V. The delay time changes from 8.2 ps to 28.0 ps depending on the bias voltage. In Fig. 4 (b), a rising transition is input. $V_{biasn}$ changes from 1 to 0.5 V. $V_{biasp}$ is set to 0 V. The delay time increases from 12.7 ps to 47.4 ps.

3.2 Proposed Schematic of DVMC

Figure 5 shows the construction of the proposed DVMC. Similar to the traditional DVMC (shown in Fig. 1), the proposed DVMC consists of a RO, scan FFs and a TRC. The TRC counts the transition at the output of the RO, and TRC construction is the same as the traditional one shown in Fig. 1. The RO of the proposed DVMC differs from that of the traditional one. The oscillator in the traditional DVMC consists of a NAND gate and multiple inverters. In contrast, the proposed oscillator consists of a DTC inverter and two OR-NAND gates as well as multiple inverters. The OR-NAND gates work as selectors, the DVMC is configured according to the value of the control signal $ctrl$ as shown in Fig. 6. The loop in the RO includes the DTC inverter when $ctrl$ is low (called as full-loop mode); it does not when $ctrl$ is high (called as measurement mode).

3.3 Measurement on Proposed DVMC

Measurement is done by a similar manner to the original DVMC [2]. The control signal $ctrl$ is set to high during measurement; the DVMC works in the measurement mode. The bias voltages for the DTC inverter are set to $V_{biasp} = 0$ and $V_{biasn} = V_{dd}$.

In the original DVMC, measurement results are given by Eq. (1). However, the proposed method uses the design for cali-
bration; so the equation cannot be applied to the proposed method without modification. In addition, (1) lacks precision as explained below: It is well-known that the rising time of delay element differs from its falling time. Furthermore, the delay time of inverters differ from each other due to process variation. These facts were not considered in Ref. [2].

Here we give equations considering the above matters. Let \( M \) be the number of delay elements (i.e., OR-NAND gates, a DTC inverter and inverters) in the RO. For example, \( M = 7 \) for DVMC shown in Fig. 5. Let \( t_r(i) \) and \( t_f(i) \) be the delay time of the \( i \)-th delay element (\( 0 \leq i < M \)) for rising and falling transitions respectively. Every OR-NAND gate has three inputs; the delay time for every input differs from each other. The control signal \( ctrl \) keeps high during measurement; so we do not consider the delay time from the control inputs of the OR-NAND gates. We need to consider other two inputs. Let \( t_r(i) \) and \( t_f(i) \) be the delay time from the input of OR gate (called as feedback input) and \( T_r(i) \) and \( T_f(i) \) be the delay time from the input of NAND gate (called as regular input) for \( i = 0, 2 \). The delay time of the DTC inverter changes depending on the bias voltage. Let \( t_r(1) \) and \( t_f(1) \) be the delay time of the DTC inverter for \( V_{biasp} = 0 \) and \( V_{biasn} = V_{dd} \). Let \( T_r(m) \) and \( T_f(m) \) be the delay time from the feedback input of the second delay element (i.e., the right OR-NAND gate) to the output of the \( m \)-th delay element for rising and falling transitions at the OR-NAND gate; they are given by:
\[
T_r(m) = \sum_{i=1}^{\lceil \frac{m}{2} \rceil} t_r(2i) + \sum_{i=2}^{\lceil \frac{m}{2} \rceil} t_f(2i - 1)
\]
\[
T_f(m) = \sum_{i=1}^{\lfloor \frac{m}{2} \rfloor} t_r(2i) + \sum_{i=2}^{\lfloor \frac{m}{2} \rfloor} t_f(2i - 1)
\]
where \( \lfloor x \rfloor \) and \( \lceil x \rceil \) are the floor and ceiling functions. Let \( N \) be the value of TRC and \( m \) be the number of gates which start signal finally arrives in the final cycle of DVMC measurement. When a rising transition occurs at the zeroth delay element (i.e., the left OR-NAND gate), the time interval \( \Delta T \) between start and stop signals is given by:
\[
\Delta T = T_r(0) + t_r(1) + T_r(2) - t_f(2) + T_r(M) N 2
\]
\[
+ T_f(M) N 2 + \left\{ T_r(m) \quad (N \text{ is even})
\right. = T_f(m) \quad (N \text{ is odd})
\]

When a falling transition occurs at the zeroth delay element, \( \Delta T^* \) is given by the equation obtained by replacing all suffixes ‘r’ ('f') with ‘f’ ('r') in the above equation.

In the proposed measurement procedure the parameters \( N \) and \( m \) are obtained and then \( \Delta T^* \) is calculated; the remaining values, namely \( t_r(i), t_f(i), T_r(i) \) and \( T_f(i) \), are measured in the calibration. The pair \((N, m)\) is called as a measurement result.

### 3.4 Proposed Calibration

The goal of the proposed calibration is to measure the accurate values of \( t_r(i), t_f(i), T_r(i) \) and \( T_f(i) \). To do this, we changes \( t_r(1) \) and \( t_f(1) \) by changing the bias voltage. We can increase \( t_f(1) \) by changing \( V_{biasp} \). Let \( \Delta t_f(\Delta V) \) be the increment in the delay time of the DTC inverter for \( V_{biasp} = \Delta V \) and \( V_{biasn} = V_{dd} \); the delay time of the DTC inverter appears as \( t_f(1) + \Delta t_f(\Delta V) \). We can increase \( t_r(1) \) by changing \( V_{biasn} \). Let \( \Delta t_r(\Delta V) \) be the increment in the delay time of the DTC inverter for \( V_{biasp} = V_{dd} - \Delta V \) and \( V_{biasn} = 0 \).

The proposed method calibrates the DVMC in two steps. 1) First we calibrate the DTC inverter by measuring \( \Delta t_r(\Delta V) \) and \( \Delta t_f(\Delta V) \). 2) Subsequently, we measure \( t_r(i), t_f(i), T_r(i) \) and \( T_f(i) \). Both steps utilize \( \Delta T \) generated by a clock generator. Just like the traditional direct calibration, it is assumed that the clock generator has calibrated before TDC calibration.

#### 3.4.1 Calibration of the DTC Inverter

In the calibration of the DTC inverter, \( ctrl \) is set to low; the DVMC works in full-loop mode. The difference \( \Delta t_r(\Delta V) \) is measured as follows:

Step 1. Set \( V_{bias} = V_{dd} \) and \( V_{biasp} = 0 \).

Step 2. Find \( \Delta T \) which gives a measurement result for falling transition such that \( N \) is even number.

Step 3. Set \( V_{bias} = V_{dd} - \Delta V \).

Step 4. Find \( \Delta T^* \) which gives the same measurement result for falling transition.

Step 5. Calculate \( \Delta t_r(\Delta V) = \Delta T - \Delta T^* \).

Next, we prove the equation in Step 5. The following equations are true:
\[
\Delta T = T_r(0) - t_f(0) + T_f(M) N 2 + T_r(M) N 2 + T_f(m)
\]
\[
\Delta T^* = T_r(0) - t_f(0) + T_f(M) + \Delta t_r(\Delta V) N 2
\]
\[
+ T_f(m) N 2 + \{ T_r(m) + \Delta t_r(\Delta V) \}
\]
where \( T_f(m) \) and \( T_r(m) \) be the delay time from the feedback input of the zeroth delay element (the left OR-NAND gate) to the output of the \( m \)-th delay element for rising and falling transitions at the OR-NAND gate. From these, it is true that \( \Delta T^* - \Delta T = \Delta t_r(\Delta V) (N + 1) \), so the equation in Step 5 is true.

We can measure the difference \( \Delta t_r(\Delta V) \) in a similar manner, in which \( V_{biasp} \) changes instead of \( V_{biasn} \).

The resolution of the DTC inverter depends on \( N \); we can roughly estimate that the resolution is \( (\frac{N}{2} + 1) \) times as high as that of the variable clock generator (which generates the differences \( \Delta t_r \) and \( \Delta t_f \)). Thus larger number of \( N \) provides better resolution. However, this is not always correct because we cannot generate any discrete bias voltages \( \Delta t_r(\Delta V) \) and \( \Delta t_f(\Delta V) \); the generateable voltage depends on the resolution of the bias voltage generator. The recent generator has enough high resolution for the proposed scheme; this is discussed using experimental results in Section 4.

#### 3.4.2 Measurement of Delay Time of Every Delay Element

Next, we measures the delay time of delay elements in the RO. In this measurement, \( ctrl \) is set to high; the DVMC works in measurement mode. The delay time \( t_r(i) \) (\( i > 1 \), \( i \) is even) is measured as follows:

Step 1. Set \( V_{bias} = V_{dd} \) and \( V_{biasp} = 0 \).

Step 2. Find \( \Delta T \) which gives a measurement result such that \( N \) is even number and \( m = i \).

Step 3. Increase \( V_{biasp} \) until \( m = i - 1 \); let \( \Delta V \) be the ultimate value of \( V_{biasp} \).

Step 4. Set \( V_{biasp} = 0 \).
Step 5. Find $\Delta T'$ which gives a measurement result such that $N$ is the same as the above and $m = i + 1$.

Step 6. Increase $V_{biasp}$ until $m = i$; let $\Delta V'$ be the ultimate value of $V_{biasp}$.

Step 7. Calculate $t_r(i) = (\Delta T' - \Delta t_f(\Delta V')) - (\Delta T - \Delta t_f(\Delta V))$.

The delay times $t_r(i)$ ($i > 1, i$ is odd) and $t_r(i)$ are measured in a similar manner.

Next, we prove the equation in Step 7. The following equations are true:

$$\Delta T = T_r(0) + t_r(1) + \Delta t_f(\Delta V') + T_r(2) - t_r(2)$$

$$+ T_r(M) \left[ \frac{N}{2} + T_r(M) \frac{N}{2} + T_r(i-1) \right]$$

$$\Delta T' = T_r(0) + t_r(1) + \Delta t_f(\Delta V') + T_r(2) - t_r(2)$$

$$+ T_r(M) \left[ \frac{N}{2} + T_r(M) \frac{N}{2} + T_r(i) \right]$$

From these it is true that

$$\Delta T' - \Delta T = \Delta t_f(\Delta V') - \Delta t_f(\Delta V) + t_r(i)$$

Thus the equation in Step 7 is true.

This algorithm gives any delay time in Eq. (2) except $T_r(0)$, $t_r(1)$ and $T_r(2)$. These three times are not measured precisely in the proposed calibration. Instead, the sum $T_r(0) + t_r(1) + T_r(2)$ are precisely measured; this is enough to calculate $\Delta T$ using Eq. (2) as long as $\Delta T$ are not shorter than $T_r(0) + t_r(1) + T_r(2)$.

Step 1. Measure any $\Delta T$.

Step 2. Calculate $T_r(0) + t_r(1) + T_r(2)$ using the following equation:

$$T_r(0) + t_r(1) + T_r(2) = \Delta T + t_r(2) - T_r(M) \left[ \frac{N}{2} \right]$$

$$- T_r(M) \left\{ \begin{array}{ll} N & \text{ (N is even)} \\ T_r(m) & \text{ (N is odd)} \end{array} \right\}$$

This equation is equivalent to Eq. (2).

The equation in Step 7 is true.

Figure 7 shows an example timing chart to illustrate the merit of the proposed calibration. In this example, $T_r(0) + t_r(1) + T_r(2) + t_r(3)$ is measured. Because the resolution of variable clock generator is low, generatable stop signals are limited. As the result the traditional calibration can bring about a significant error. In contrast, the proposed calibration achieves little error by extending the delay time of the DTC inverter; this means the proposed method obtains $T_r(0) + t_r(1) + T_r(2) + t_r(3)$ with high accuracy bringing in the calibration with high resolution.

3.5 Errors in Clock and Voltage Generators

We discuss the errors in the external clock generator. The proposed calibration method is a class of direct calibration methods [13], [14]. All methods in this class use the external clock generator; so they (i.e., both proposed and traditional methods) can be equally affected by the errors in the external clock generator.

Next we discuss the errors from the bias voltage generator. Process variation can impact the accuracy of voltage generator; however it does not affect the accuracy of calibration results. This is because we need not to obtain an accurate bias voltage of DTC inverter; we need only the accurate delay time of the DTC inverter for every expected output voltage of the bias voltage generator.

In summary, the superiority of the proposed calibration is unchallenged even when considering the errors in the clock and bias voltage generators.

4. Evaluation

4.1 Resolution

We experimentally confirmed that the proposed calibration properly works with HSPICE simulation. This simulation uses netlist designed in the PTM 22 nm process technology; parasitic capacitance and resistance are not considered in the netlist design.

We applied the proposed calibration on the DVMC for $M = 7$. The clock generator of Ref. [17] was used; the clock period can be set by 5.2 ps from 500 ps to 1,000 ps. We used an on-chip tunable wide ranged multiple output voltage reference circuit [18] to generate the bias voltage of $V_{biasp}$ and $V_{biasn}$ for the DTC inverter; the generator of Ref. [18] can generate bias voltages with 13-bit resolution [19]. In the calibration of the DTC inverter, the maximal value $N$ is 16.

First we assume that we can generate arbitrary bias voltages; the resolution of the proposed calibration of the DVMC is given by $\Delta t_f(\Delta V) = (\Delta T' - \Delta T)/2 = 5.2(\Delta T' + 1) = 0.58$ ps.

Table 1 summarizes the resolution comparison between the proposed and traditional calibration; the proposed calibration accomplishes higher resolution.

While it was assumed that we can generate arbitrary bias voltages, real voltage generator is capable of generating only limited
Tables 2 and 3 show the voltage increment $\Delta V$ required to increase the delay time of the DTC inverter by $\Delta t_r(\Delta V)$ and $\Delta t_f(\Delta V)$, which is set from 0.58 ps to 5.20 ps every 0.58 ps; these values are generated as follows: $\Delta V$ is set from 0.01 V to 0.50 V every 0.01 V; for every $\Delta V$ we performed the calibration of the DTC inverter shown in Section 3.4.1. We used HSPICE simulation in Steps 2 and 4. Tables 2 and 3 show the minimum values of $\Delta V$ in which $\Delta t_r(\Delta V)$ is equal to the value of the left column in the Tables. We can regard that a voltage generator has enough high resolution if it can generate all voltages in the Tables. The voltages shown in the Tables can be generated by using a voltage generator with 6-bit resolution or higher, which the voltage generator of Ref. [18] meets with a large margin. In summary, the comparison shown in Table 1 is valid even when considering practical voltage generator.

4.2 Area Overhead

Next, we compare the area of the proposed DVMC with the design for calibration to the traditional DVMC without design for calibration [2]. The difference between the traditional and proposed DVMC is the construction of RO and the number of scan FFs. In addition, the proposed DVMC requires a bias voltage generator. The number of transistors in the traditional DVMC with $M-2$ delay elements is $26M + 54K - 36$, where $K$ is the number of TFFs in TRC. In contrast that in the proposed DVMC with $M$ delay elements is $26M + 54K + 78$ which includes 26 transistors for bias voltage generators; we used the voltage generator shown in Ref. [18]. So, it is conclude that the proposed DVMC requires 114 more transistors than the traditional DVMC.

Figure 8 shows area comparison of the proposed DVMC with $M$ delay elements and the traditional DVMC with $M-2$ delay elements for $K = 6$. We designed the layout with Cadence Virtuoso in an industrial 180 nm technology; Fig. 9 shows a sample layout of the proposed DVMC with $M = 7$ and $K = 3$.

5. Conclusion

This paper presented a calibration method for DVMC. The
proposed method uses a design for calibration as well as a variable clock generator; the design uses a delay time controllable (DTC) inverter. Furthermore, the design uses two OR-NAND gates which work as selectors; the construction of the DVMC changes in calibration of the DTC inverter. The proposed method accomplishes an accurate calibration. For example, when using a variable clock generator of Ref. [17] with the resolution of 5.2 ps, the resolution of the proposed method is 0.58 ps while the traditional method is 5.2 ps.

Acknowledgments The authors gratefully thank Prof. Kentaroh Katoh (Tsuruoka National College of Technology) for his valuable comments and suggestions. This work was supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys, Inc., Cadence Design Systems, Inc., Mentor Graphics, Inc., Rohm Corporation and Toppan Printing Corporation. This work was supported by JSPS KAKENHI Grant Number 15K00069.

References

[1] Ahmed, N. and Tehranipoor, M.: Nanometer Technology Designs: High-Quality Delay Tests, New York (2007).
[2] Tanabe, T., Katoh, K., Namba, K. and Ito, H.: A Delay Measurement for VLSI Circuit by Subtraction, Trans. IEICE, Vol.J93-D, No.4, pp.460–468 (2010) (in Japanese).
[3] Katoh, K., Namba, K. and Ito, H.: A low-area on-chip delay measurement system using embedded delay measurement circuit, Proc. IEEE, Asian Test Symposium (ATS ’10), pp.343–348 (2010).
[4] Pei, S., Li, H. and Li, X.: A low overhead on-chip path delay measurement circuit, Proc. IEEE, Asian Test Symposium (ATS ’09), pp.145–150 (2009).
[5] Vercesi, L., Liscidini, A. and Castello, R.: Two-Dimensions Vernier Time-to-Digital Converter, Solid-State Circuits IEEE, Vol.45, No.8, pp.1504–1512 (2010).
[6] Dudek, P., Szczepanski, S. and Hatfield, J.V.: A High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line, Solid-State Circuits IEEE, Vol.35, No.2, pp.240–247 (2000).
[7] Lu, P. and Andreani, P.: A 1-1 MASH 2-D Vernier Time-to-Digital Converter with 2nd-order noise shaping, Proc. IEEE International Symposium (ISCAS), pp.1324–1327 (2014).
[8] Yu, J., Dai, F.F. and Jaeger, R.C.: A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13um CMOS Technology, Solid-State Circuits IEEE, Vol.45, No.4, pp.830–842 (2010).
[9] Lu, P., Andreani, P. and Liscidini, A.: A 2-D GRO Vernier Time-to-Digital Converter with Large Input Range and Small Latency, Proc. IEEE International Symposium (RFIC), pp.151–154 (2013).
[10] Ito, S., Nishimura, S., Kobayashi, H., Uemori, S., Tan, Y., Takai, N., Yamaguchi, T.J. and Nitsu, K.: Stochastic TDC Architecture with Self-Calibration, Proc. IEEE Asia Pacific Conference on Circuits and Systems, Kuala Lumpur, Malaysia, pp.1027–1030 (2010).
[11] Katoh, K., Doi, Y., Ito, S., Kobayashi, H., Ensi, L., Takai, N. and Kobayashi, O.: An Analysis of Stochastic Self-Calibration of TDC Using Two Ring Oscillators, Proc. IEEE Asian Test Symposium (ATS ’13), pp.140–146 (2013).
[12] Gutnik, V. and Chandrakasan, A.: On-chip picosecond time measurement, Proc. IEEE VLSI Circuits, 2000, Digest of Technical Papers 2000 Symposium, pp.52–53 (2013).
[13] Levine, P.M. and Roberts, G.W.: A calibration technique for a high-resolution flash time-to-digital converter, Proc. IEEE International Symposium (ISCAS), pp.I-253–I-256 (2004).
[14] Levine, P.M. and Roberts, G.W.: High-resolution flash time-to-digital conversion and calibration for system-on-chip testing, Proc. IEEE Computers and Digital Techniques, pp.415–426 (2005).
[15] Shams, M.: A unified delay model for CMOS logic styles, Proc. IEEE Circuits and Systems (ICECS), pp.874–877 (2003).
[16] available from (http://ptm.asu.edu/).
[17] Kaeriyama, S., Kajita, M. and Mizuno, M.: A 1-to-2GHz 4-phase on-chip clock generator with timing-margin test capability, Proc. IEEE Solid-State Circuits, pp.174–594 (2007).
[18] Kapur, G., Markan, C.M. and Pyara, V.P.: On-chip Tunable Wide Ranged Multiple Output Voltage Reference, 2012 Proc. IEEE South-EastCon, pp.1–4 (2012).
[19] Yanyi, L.W., Cohen, M.H. and Absheir, P.A.: A 1.2 GHz Adaptive

Ri Cui received his B.E. degree from Dalian University of Technology of China in 2011. He is working toward the Master degree at Chiba University. His research interest is very large scale integration (VLSI).

Kazuteru Namba received his B.E., M.E. and Ph.D. from Tokyo Institute of Technology in 1997, 1999 and 2002, respectively. He joined Chiba University in 2002. He was a Visiting research scientist at Northeastern University in 2012–13. He is currently an Associate Professor of Graduate School of Advanced Integration Science, Chiba University. His current research interests include dependable computing. He is a member of IPSJ, IEICE and IEEE.

(Recommended by Associate Editor: Tohru Ishihara)