Review

Entropy Sources Based on Silicon Chips: True Random Number Generator and Physical Unclonable Function

Yuan Cao, Wanyi Liu, Lan Qin, Bingqiang Liu, Shuai Chen, Jing Ye, Xianzhao Xia and Chao Wang

1 College of Internet of Things Engineering, Hohai University, Changzhou 213022, China
2 Rock-Solid Security Lab., Binary Semiconductor Co., Ltd., Suzhou 215000, China
3 School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China
4 Wuhan National Laboratory of Optoelectronics, Huazhong University of Science and Technology, Wuhan 430074, China
5 State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, University of Chinese Academy of Sciences, Beijing 100190, China
6 China Automotive Technology and Research Center Co., Ltd., Tianjin 300300, China
* Correspondence: chao_wang_me@hust.edu.cn

Abstract: Entropy is a measure of uncertainty or randomness. It is the foundation for almost all crypographic systems. True random number generators (TRNGs) and physical unclonable functions (PUFs) are the silicon primitives to respectively harvest dynamic and static entropy to generate random bit streams. In this survey paper, we present a systematic and comprehensive review of different state-of-the-art methods to harvest entropy from silicon-based devices, including the implementations, applications, and the security of the designs. Furthermore, we conclude the trends of the entropy source design to point out the current spots of entropy harvesting.

Keywords: entropy; TRNG; PUF; information security

1. Introduction

Since the concept of information entropy was introduced by Claude Shannon in 1948 [1], entropy has been widely used in cryptography and cybersecurity. It has been considered as a standard measurement of index to quantize the randomness of secret keys, which are used to protect the sensitive data [2]. The higher the randomness of the keys, the higher the security of the data. There are two types of entropy source, dynamic and static entropy source, which can be generated from silicon chips. Dynamic entropy sources that provide true randomness are usually extracted from the indeterminate physical processes, such as the jitter of ring oscillators (RO) [3,4] and thermal noise from the digital-to-analog converter (DAC) [5], or unpredictable events, such as the human-driven timing of mouse movements and keyboard strokes [6]. Because the indeterminate physical processes are completely determined by the dynamic parameters of the system, this type of entropy is categorized as dynamic entropy. True random number generators (TRNGs) extract the dynamic entropy from random and microscopic fluctuations in physical processes (thermal noise, shot noise, avalanches, clock drift, jitter, atmospheric noise, external electromagnetics, quantum phenomena, etc.), which can generate independent, uniformly distributed, unpredictable random numbers [7,8]. The pseudo random number generator (PRNG) is another type of random number generator, also known as deterministic random bit generator (DRBG), used to produce keys. However, the generated random numbers from PRNG can be predictably traced back to the seed (initial states). In other words, by knowing the seed, it is possible to reconstruct the sequence of numbers produced by a particular PRNG. Therefore, the entropy of the random data generated by PRNG
comes from the seed [9]. Strictly speaking, PRNG is an entropy extension and cannot be considered as an entropy source.

The manufacturing variations of nano-scale circuits are generated in the manufacturing process. In other words, static entropy that is extracted from these manufacturing variations are stable once the device is completely fabricated. Physical unclonable function (PUF) takes advantage of this feature to extract the static entropy from uncontrollable and unpredictable variations in the semiconductor manufacturing process and convert it into a binary stream with a predetermined length, which can be used as a key or ID [10–14]. PUF provides a root of trust (RoT) at the hardware layer. Its tamper-resistant property and its ability to securely identify devices by querying, without the need for permanent keys storage or well-defined algorithm support, vastly reduce the risk of many powerful physical attacks, such as reverse engineering, probing, fault injection attacks, security tokens, etc. [15–18].

Complementary metal-oxide-semiconductor (CMOS)-technology-based designs are advantageous in terms of cost and ease for mass production. Though the emerging technology [19–23] (such as memristor, magnetic tunnel junction, carbon nanotubes, graphene and so on) based designs show attractive performance, they may not be applicable to the industry now. Therefore, we focus on introducing the CMOS based designs in this survey.

Table 1 gives a brief summary of dynamic/static entropy.

| Dynamic Entropy          | Static Entropy            |
|--------------------------|---------------------------|
| Source                   | Indeterminate physical process | Manufacturing process |
| Attribute                | Vary with the time         | Barely changes over time |
| Example                  | Thermal noise, shot noise | Path delay, oscillation frequency |

This survey paper systematically reviews and summarizes some existing works that are focused on entropy extraction from silicon-based devices of two security primitives: TRNG and PUF. The rest of this paper is organized as follows. Section 2 gives the definition of entropy. Section 3 introduces the method of harvesting entropy from TRNG, which also primarily covers the potential dangers and threats associated with TRNG. Section 4 studies the methods of obtaining entropy from different PUF models and analyzes the possible risks and attacks. The unified design of TRNG-PUF is presented in Section 5. Section 6 studies and analyzes the typical applications of TRNG and PUF as entropy sources in the field of information security. This work is summarized, and potential future research areas are suggested in Section 7.

2. Entropy Definition

The essence of entropy is the internal chaos of a system. The German physicist Rudolf Clausius proposed the concept of entropy in 1865 [24]. It was initially defined in thermodynamics as the rate of change of the input heat relative to the temperature in a reversible process.

\[ dS = \left( \frac{dQ}{T} \right)_{\text{reversible}} \]  

where \( T \) is the thermodynamic temperature of the substance, \( dQ \) is the heat input during the heat conduction process, \( dS \) is the essential entropy change, and the subscript “reversible” indicates a reversible process.

Around 1877, Boltzmann proposed that the entropy of a system and the number of all possible microstates satisfy the following simple relationship:

\[ S = k_B \ln \Omega \]  

This formula is called the Boltzmann formula, where \( k_B \) is the Boltzmann constant, and \( \Omega \) is the total number of microstates contained in the macrostate of the system. According
to this formula, entropy is a measure of the degree of distribution of microstates. In 1948, Shannon extended the concept of entropy in statistical physics to the process of information channels [1]. The entropy defined by Shannon is called Shannon entropy or information entropy, i.e.,

$$H(X) = -\sum_{x \in X} p(x) \log_2 p(x)$$  \hspace{1cm} (3)

where $X$ is a discrete random variable, and $p(x)$ represents the probability of $x$ in the random variable. The lower the probability of a statement being correct, the more uncertainty it has, and thus the more informative it is. Shannon entropy quantifies the mean informative.

The joint entropy of two discrete random variables, $X$ and $Y$, refers to the information entropy of the element pair $(x, y)$ of $X$ and $Y$. The joint entropy is defined as follows:

$$H(X, Y) = -\sum_{x \in X, y \in Y} p(x, y) \log_2 p(x, y)$$  \hspace{1cm} (4)

Conditional entropy refers to the entropy value of $X$ when the random variable $X$ is given by the random variable $Y$. Conditional entropy is defined as follows:

$$H(X | Y) = -\sum_{x \in X} p(y) \sum_{y \in Y} p(x | y) \log_2 p(x | y)$$  \hspace{1cm} (5)

The relationship between conditional entropy, joint entropy and information entropy is

$$H(X, Y) = H(Y | X) + H(X)$$  \hspace{1cm} (6)

In cryptographic system analysis, minimum entropy is the most conservative measure of the unpredictability of a set of outcomes. Formally, the minimum entropy of a random variable $X$ is

$$H_{\text{min}}(X) = -\log_2 (\max_{x \in X} p(X = x))$$  \hspace{1cm} (7)

In this paper, without specifically mentioning it, we use Shannon entropy.

3. TRNG

Generally, the device that is responsible for producing random numbers is called an RNG. An ideal RNG should generate patternless, independent, and identically distributed numbers or bit streams. There are two kinds of RNG: PRNG and TRNG. The primary distinction between them is that the output of PRNG depends on the initial seed, while TRNG harvests randomness in the uncontrollable process of entropy sources.

The evaluation of randomness for a TRNG (or the entropy source) is not easy. It is even harder than the design of TRNG itself. Basically, mainstream methods to test randomness are entropy estimate, standard statistical tests, robust estimate and attack analysis.

Shannon-entropy (Equation (3)) and minimum-entropy (Equation (7)) estimates are widely used in TRNG for estimating the nominal and worst-case entropy of the random output, respectively. Standard statistical tests, such as Crypt-X [25], ENT utility [26], TestU01 [27], Diehard [28] and National Institute of Standards and Technology (NIST) statistical test suite [29], are used to check if an input bitstream is patternless and equally distributed among “0” and “1”. Robust estimations require the under-test TRNG to work at various conditions, of which temperature and voltage sweeps are mostly adopted. The results of entropy estimates and statistical tests can reflect the robustness of the design. Furthermore, attack analysis helps with optimization with respect to attack resistance.

In this chapter, we will analyze how to build a TRNG, starting with the reviews and discussions of pseudo random and true random.
3.1. PRNG

The main method of establishing PRNG, or deterministic RNG (DRNG), is to build mathematical models or formulas. The seed of a PRNG is utilized to produce random bit sequences. As a result, PRNGs are unable to generate any kind of entropy or a truly random bitstream, and their output is entirely determined by their input seed. Nevertheless, in some circumstances, PRNG can increase and compress the entropy of the input seed.

Linear PRNGs have low consumption and assure high throughput. Linear feedback shift registers (LFSRs) are a widely used class of PRNG [30–33]. As shown in Figure 1, the majority of LFSRs are comprised merely of flip-flops (FF), XOR, and ADD operations, which are compact and conducive to digital design. Linear congruential generator (LCG) is a popular algorithm for PRNG [34–36]. The storage-bit truncation operation, implemented in computer hardware, can realize modulo arithmetic. The following equation defines the output pseudo-random value $X_i$:

$$X_{i+1} = (aX_i + b) \mod m$$  \hspace{1cm} (8)

where $X_i$, $a$, $b$ and $m$ are the $i$-th output pseudo random value, multiplier, increment and modulus, respectively.

![Figure 1. Two general types of LFSR: (a) Galois LFSR, (b) Fibonacci LFSR.](image)

Cryptography and security applications make extensive use of random numbers and random bits. The three main components of a cryptographically secure RNG (CSRNG) are an entropy source, an algorithm for accumulating and providing random bits to the consuming applications, and a way to combine the first two components appropriately for cryptographic applications. In NIST Special Publication 800-90A [37], a CSPRNG functional model is discussed in detail (shown in Figure 2), where the entropy input is provided to a CSPRNG mechanism for the seed.

The tests (evaluations) for CSPRNGs are stricter than for other PRNGs. For example, CSPRNGs should pass the next-bit test. It is proved that if an RNG passes the next-bit test, then it can pass all other polynomial–time statistical tests for randomness [38]. In addition, CSPRNG is usually implemented with a many-to-one function, i.e., the hash function, to make the guess of the reverse mapping very hard.

A hash-based CSPRNG is shown in NIST Special Publication 800-90A as known as Hash_DRBG. The details of the pseudorandom bits generation function are shown in Figure 3. The hash function is used in instantiate, reseed and generate processes. $V$ is
updated whenever DRBG is called during the process, while C depends on the seed. A counter (reseed counter) records the number of requests for pseudorandom bits.

Figure 2. A CSPRNG mechanism in NIST Special Publication 800-90A.

Figure 3. A hash based CSPRNG: Hash_DRBG.
The values of V and C are the secret values on which the security of the CSPRNG depends. The security strength of such a DRNG is the security strength of the hash function for pre-image resistance.

Secure Hash Algorithm-3 (SHA3) [39] is a standard cryptographic algorithm that produces 224, 256, 384, and 512 bits of hash values by using internal bits of $5 \times 5 \times 64 = 1600$ bits length. Earlier Secure Hash Algorithm-1 (SHA1) and Secure Hash Algorithm-2 (SHA2) used a fixed-size memory block that is 512, 1024, etc., but this is not compulsory in SHA3, and it can vary according to the requirement. The size of the message is of infinite length in SHA3, which makes it more powerful than the previous versions [40].

SHA3 uses a new Sponge Function, named Keccak, that makes it more secure as compared to earlier. The Keccak permutation, in contrast to other Merkle–Damgard-based hash algorithms, operates on a state with a fixed size of $b$ bits. In the Keccak-f permutation (f[$b$]), the state size $b$ can be 25, 50, 100, 200, 400, 800, 1600. Yet, Keccak f[1600] was chosen for the SHA3 standard, which can be represented as a $5 \times 5 \times 64$ bits 3D array. The initializing, absorbing, and squeezing phases of the Keccak permutation are shown in Figure 4.

![Figure 4. SHA3 sponge function in [39].](image)

3.2. TRNG

In contrast to PRNG, TRNG captures randomness in entropy sources.

A TRNG is a security primitive which produces unpredictable and random numbers. Figure 5 depicts a TRNG with a universal design. The random output of TRNG should not be predictable, even if all the design details (e.g., schematic, algorithm, timing, and operations) are well known.

![Figure 5. TRNG model.](image)

Due to its non-periodicity and non-reproducibility, an ideal TRNG can guarantee the security of the information system. The entropy source is the root part of TRNG, while the entropy harvesting components and post-processing also rule the TRNG designs. The entropy source provides all the unpredictability. The goal of the entropy harvesting component is to maximize the capture of randomness. The existence of post-processing techniques that whiten the spectrum and remove bias from raw data depends on the security requirements and the caliber of the raw data.
TRNG can be divided into two categories based on the composition: (1) a pure TRNG (PTRNG) implementation without complex post-processing; and (2) a hybrid PTRNG that applies design elements from DRNGs and PTRNGs, where the additional complex mathematical post-processing can be utilized as security anchor.

3.2.1. Entropy Sources of TRNG

A TRNG can also be divided by the types of entropy sources and entropy harvesting components. In this subsection, we will discuss the entropy source in the integrated circuit (IC) chips.

In integrated circuit design, noise is inevitable and undesired. However, in TRNGs, enlarging and capturing unpredictable and human-uncontrollable noise sources are the root principles. For a good entropy source model, the source itself should be white noise with a Gaussian distribution. Thus, a good entropy source is consistent with the observed properties of noise.

A. Electric noise

Thermal noise, shot noise, and flicker noise (1/f noise) are the three basic types of electric noise. Thermal noise is presented in any device (such as diodes, triodes, and metal oxide semiconductor field effect transistor (MOSFET)) with resistance, caused by the random collision of electrons with thermally excited atoms that is analogous to the Brownian motion of small particles in a liquid. Thermal noise will persist unless all devices are superconducting and are approximately expressed by

\[ \overline{i^2_{\text{thermal}}} = 2kTg_m \]  \hspace{1cm} (9)

where \( i^2 \) is the current variation, \( k \) is Boltzmann’s constant, \( T \) is the temperature and \( g_m \) is the transconductance of the device. Thermal noise is white, which is a good entropy source. The power spectral density of thermal noise drops gradually to 0 at up to a few hundred terahertz; in other words, it is easy to harvest thermal noise in gigahertz.

Shot noise is caused by unavoidable random statistical fluctuations of the electric current when charge carriers traverse a gap, which was clarified by W. Schottky. The shot noise is white noise and can be written as

\[ \overline{i^2_{\text{shot}}} = 2qI_D\Delta f \] \hspace{1cm} (10)

where \( q \) is the electronic charge, \( I_D \) is the average value of a series of random independent pulses, and \( \Delta f \) is the bandwidth in hertz. Shot noise increases with the bandwidth of measurement, whose standard variance is

\[ \sigma = \sqrt{\overline{i^2}} = \sqrt{2qI_D\Delta f} \] \hspace{1cm} (11)

The 1/f noise originates from carrier number fluctuations (CNF) \cite{41} in MOSFETs. The dynamic charge trapping could also induce fluctuations of the carrier mobility, giving rise to the correlated mobility fluctuations (CMF) \cite{42–44}. The noise voltage of 1/f noise is given by

\[ \overline{v^2_{1/f}} = \frac{K}{C_{ox}WL} \frac{1}{f} \] \hspace{1cm} (12)

where \( K \) is a process variable, \( W \) and \( L \) are size parameters of MOSFET, and \( C_{ox} \) is the gate dielectric capacitance per unit area. 1/f noise is directly inverse to the frequency \( f \). The noise current of 1/f noise decreases with the increase in frequency, while the current of thermal noise remains constant. There is a corner frequency, above which 1/f noise dominates. Below the corner frequency, thermal noise dominates. The 1/f noise may also cause a correlation of the RNG output according to Equation (12). The 1/f noise is less effective than a TRNG that works at a higher frequency.
B. Chaos

This category of entropy source is based on a deterministic chaotic system or circuit. As the random states and output are generated from the deterministic rules, it seems weird for a TRNG. However, a chaotic map is particularly sensitive to the initial conditions, so the chaotic map can be triggered by nondeterministic physical processes (for example, environmental noise or electrical noise generated) that result in long-term unpredictability [45–47].

Generally, a chaotic map should be driven by a clock signal, which makes the throughput adjustable, dynamically, at runtime. Chaotic maps can be classified into two categories, continuous time and discrete time, depending on whether the current state is related to the previous states. The continuous time chaotic maps are mainly established by analog devices [48]. A discrete-time chaotic map can be implemented by digital a circuit IC that can be constructed by only a few digital devices [49]. Thus, a good digital chaos-based TRNG has great potential in lightweight hardware implementations.

C. Jitter noise

The difference between the actual clock and the ideal clock in the time domain is known as jitter, and it is an important statistic for assessing the reliability of the clock signal. There are many causes of jitter, including equipment noise, power noise, external interference, load changes, and so on.

In TRNG designs, ring oscillators (ROs) are a crucial component in producing jitter. The following analysis theoretically explains the principle of TRNG design based on jitter noise. The total jitter of the RO in the strong inversion can be expressed mathematically as [50]

\[ \sigma^2_T = \frac{kT}{f_0} \left( \frac{2}{V_{DD} - V_{th}} \left( \gamma_N + \gamma_P \right) + \frac{2}{V_{DD}} \right) \]  

where \( k \), \( T \), \( f_0 \), \( \gamma_N \), \( \gamma_P \), \( V_{th} \) and \( V_{DD} \) are the Boltzmann constant, absolute temperature, saturation current, oscillation frequency, noise coefficients of negative channel metal-oxide-semiconductor (NMOS) and positive channel metal-oxide-semiconductor (PMOS) transistors, threshold voltage and power supply voltage, respectively.

The jitter variance also depends on the operating region of CMOS transistors. The subthreshold region contributes significantly higher noise currents since the diffusion currents and transconductances are relatively small in the subthreshold region. The total jitter generated by the inverters conducted in the weak inversion (subthreshold region) is given by [51]

\[ \sigma^2_{sw} = \frac{q}{f_0} \left( 1 + e^{-V_{DD}/2U_t} \right) \]  

where \( q \) is the Coulomb constant, and \( U_t \) is the thermal voltage given as \( (kT)/(q) \). To maximize entropy, some designs bias the RO to the subthreshold region, which can also significantly save energy consumption [52]. Due to their simple structure and efficiency, TRNGs using phase jitter have been extensively researched [3,4,53].

D. Metastability

The metastability is a phenomenon, an undefined or unbounded duration state, that can be attained by a circuit or a system before it is set to a more stable state. The following is an illustration of metastability for two inverters (Figure 6):
An unexpected state caused by metastability in cross-coupled inverters, latches, D-Flip-flops (DFFs), and SRAMs can be used to create a random bit stream at a high bit rate [54–57]. The major problem with this random source is that metastability suffers from process variations. Thus, post-processing units are required in most designs.

3.2.2. Entropy Harvest Method/Components

In this chapter, we focus on TRNG designs that originate from solid-state devices or can be easily implemented and integrated on-chip with other circuit modules for mass production. Most silicon TRNGs are designed to harvest physical or environmental randomness using one of four entropy sources, namely, noise-based, chaos-based, jitter-based, or metastability-based TRNGs. Some representative TRNG designs are summarized in Table 2.

Table 2. Performance comparison of TRNG designs.

| Design | Technology and Feature | Entropy Type | Throughput (Mbps) | Entropy | Advantage |
|--------|------------------------|--------------|------------------|---------|-----------|
| [58]   | 200 nm Oscillator ADC   | Noise        | 4.7              | NA      | Simple structure |
| [59]   | 65 nm Differential amplifier | Noise | 3000 | 0.9996 (max) | High energy efficiency |
| [60]   | Charge-Trapping FinFET | Noise | 2000 | 0.97 | Strong robustness |
| [48]   | 55 nm 3-T Chaotic Map   | Chaotic      | 2                | 0.9997 | Low power |
| [47]   | 180 nm ADC+Chaotic Map  | Chaotic      | 0.27             | 1       | Ultra-low power |
| [49]   | FPGA ACRS0              | Chaotic      | 1600             | 0.995   | High speed All digital Lightweight |
| [3]    | 130 nm RO               | Jitter       | 0.1              | 0.999   | On-chip entropy assurance Simple structure |
| [53]   | Artix-7 FPGA RO         | Jitter       | 138              | NA      | Simple structure Lightweight |
| [61]   | Zynq-7000 FPGA Oscillator+TDC | Jitter | 12.5 | 0.999 | Lightweight High area efficiency |
| [57]   | Spartan 3E FPGA JK Flip-flop | Metastability | 5              | NA      | Lightweight High area efficiency Easy integration |
| [62]   | 130 nm Noise enhanced latch | Metastability | 2.39 | 0.9 (min) | Low power Power attack tolerant |

A. Noise-Based TRNG

Noise-based TRNG utilizes electronic noise to generate random bitstreams. For this category of TRNG design, the common challenge is that the noise amplitude is always
orders of magnitude smaller than the digital output of the TRNG. Thus, many of these TRNGs are equipped with operational amplifiers to boost the noise magnitude for entropy capturing [58,59], which can consume significant power and area. In addition to traditional analog-to-digital converter (ADC) methods, time-to-digital converter (TDC) methods are widely used to quantify noise in noise-based TRNGs.

Normally, the noise-based TRNGs are easier to achieve a high throughput due to the superiority in the distribution of electrical noise mentioned above.

Recently, a novel TRNG design was demonstrated utilizing stochastic short-term recovery of charge-trapping fin field-effect transistor (CT-FinFET) devices [60]. The main idea to harvest the noise is to digitalize the recovery current. The sensing scheme for measuring the recovery time of CT-FinFET is shown in Figure 7a. The $I_{DS}$ is captured by a resister, and $V_{cell}$ is compared with a $V_{ref}$ to output $V_O$, which is the Flag signal. The short-term recovery of the CT-FinFET is repeatedly sampled using an RO-based time-to-digital count converter (TDCC) unit and then serialized into a bit stream (shown in Figure 7b), whose throughput is up to 1.5 GHz. The typical read current curve of a FinFET device is shown in Figure 7c, and the short-term recovery time can be traced by a read voltage signal given on the gate. The counter stops as the FLAG jumps from “0” to “1” when the traced voltage is smaller than $V_{REF}$ as shown in Figure 7d. Thus, the short-term recovery is converted to the 16-bit output of the TDCC. Due to the existence of noise, the recovery time is slightly different, which impacts the least significant bits (LSB) variations of the 16-bit output. In [60], it is reported that the short-term recovery exhibits a stochastic nature in the 9 lowest-order bits of the count number that pass the NIST tests without post-processing.

![Figure 7. The TRNG using stochastic short-term recovery of CT-FinFET in [60]. (a) The sense circuit, (b) the entropy extraction circuit, (c) the erase (ERS), program (PGM) and read (READ) operations of CT-FinFET, and the work current dropping curve within 1 s after PRG, showing a short term recovery characteristic. (d) The sensing scheme of measuring the recovery time of CT-FinFET.](image-url)

Another representative noise-based TRNG design is demonstrated utilizing a dynamic voltage feedback tuning (DVFT) mechanism to guarantee the feasibility and robustness of TRNG harvest randomness from the power supplier [63]. The noise generated by various power suppliers shows promise based on their measurement results. Since the Gaussian distribution of the noise implies that half of the distribution is greater than the mean and
half is less than the mean, discriminating the voltages between, above and below the mean can produce random streams. As shown in Figure 8, benefiting from the DVFT design, no amplifier is used to prevent the TRNG from the exhausting area and power consumption. In an ideal case, R1 drops the power voltage to (VDD/2). For ideal inverters, (VDD/2) is the balance point to capture noise. Considering the random noise, these inverters act as amplifiers to amplify the input variations and push the output away from (VDD/2) to 0 and VDD. The addition to the TRNG circuit is the DVFT, which includes a buffer (B1), a pre-charged capacitor (C), and a transistor (T1). The buffer B1 is used to isolate the TRNG output from the feedback; the capacitor C integrates the past zeros and ones; and the transistor T1’s effective resistance varies with the voltage driven by C. When the inverter chain’s input is not near (VDD/2), assuming $V_{GS}$ of $T_1$ is increased, $I_{DS}$ is also increased. As $I_{DS}$ increases, so does the voltage drop across R1, lowering the voltage at p1, the inverter chain’s input to (VDD/2). When voltage at the input of the inverter chain decreases, the DVFT circuit tunes the voltage by an opposite feedback process, which results in the self-adjusting TRNG mechanism. Under the DVFT mechanism, the inverter chain captures the variations of power supplies and outputs random bits.

![Figure 8. The dynamic voltage feedback tuning structure.](image)

### B. Chaos-based TRNG

Luo et al. [49] present a novel TRNG design method based on a chaotic cellular automata 30 (CA30) topology. The state evolution of the CA30 scheme is chaotic [64], and the authors have implemented an asynchronous circuit realization of CA30 (ACR30) to harvest random behaviors. For the whole design shown in Figure 9, nine ACR30s are employed to set up the self-timed ring, and eight of them are used to generate true random number sequences. Eight DFFs are clocked by the Pass/Capture signal to sample the random bits. Since the ACR30 has a “stable” state that can lock the state of the oscillation chain, two detectors are added to pull out of the “stable” state of the ACR30-based ring structure. The footprint of this schematic is approximately equivalent to 75 NAND gates, which is a very lightweight design.

Due to the purely digital nature of the chaotic TRNG design, the authors can realize this TRNG structure in FPGA devices, which consume only 53 LUTs and 22 DFFs in total and achieve a power efficiency of 8.2 pJ/byte. The practical measurements of the TRNG chip achieve a power efficiency of 0.63 pJ/bit at a clock speed of 250 MHz, which takes the auxiliary circuits and IO pins into consideration, and the achieved throughput is 1 Gb/s. The harvested random numbers passed all the tests of NIST SP800–22 with a high passing rate and passed all the IID test cases with a minimum entropy of 7.07026 (8-bits) in NIST Test Suite SP800–90B.
C. Jitter-based TRNG

Figure 10 shows a conventional design of oscillator-based TRNGs, whose randomness is derived from the instability of oscillating signals caused by the noise (i.e., jitter) in the circuit. The entropy source consists of two oscillators, for example, RO. The slow RO samples the output (oscillating signal) of the fast RO in a sampling unit, such as a D flip-flop.

Another method to extract jitter noise is to utilize TDC (time-to-digital converter) as the entropy harvester [61,65,66]. As it is discussed in Section 3.2.2 A, TDC is utilized to measure or capture slight time intervals between two signal edges. When the entropy source is jitter, TDC can trace signal edges, and convert the pulse width to binary data. The jitter is contained in oscillation edges, and the output of the TDC has captured entropy, which is generally shown in the LSBs of the TDC output.

In [61], TDC effectively acquires jitters accumulated independently by each edge, as shown in Figure 11. Once the run signal is valid, the six stages will have an identical mean period and inevitably collide due to noise influence. The “Stage F OUT” is connected to a delay chain, where the time of the adjacent oscillating edges is digitized. When the run signal fails, edge 1 will trigger the corresponding DFFs to sample the state of the delay line, where the DFF output $C_0 - C_{n-1}$ is encoded into the TRNG raw bits. Through post-processing based on the binary linear codes [67], the proposed TRNG occupies 33 slices and achieves a throughput of 12.5 Mbps with post-processing of Golay code on a Xilinx Zynq-7000 FPGA, and the generated bit streams pass the NIST SP 800-90B test and the AIS-31 test.
Figure 11. Three-edge RO-based true random number generator with time-to-digital conversion TRNG.

D. Metastability-based TRNG

Recently, a latch-based TRNG that harvests the metastable region’s enhanced random noise with 8-bit von Neumann post-processing was presented in [62] as shown in Figure 12.

Figure 12. (a) Latched cell and (b) TRNG core presented in [62].

To enhance the noise, the equalization phase of the two inverters in the latch is divided into a low-resistance (LR) phase and a high-resistance (HR) phase by turning S3 on and off, respectively. In the LR phase, the gate and drain voltages in each inverter are quickly
equalized. In the HR phase, the RC delay time is added, and a damped oscillation is introduced. Thus, small noise is amplified into large-amplitude noise with a random phase. An additional sense circuit is utilized to read $V_{GL}$ and $V_{GR}$ differences, as shown in Figure 12b.

The entropy harvesting component consists of four entropy sources (ESs) and 4-bit XOR circuits. To remove residual bias and correlations, 8-bit von Neumann post-processing with waiting (VN8W) is used. While VN8W has a larger area overhead, it brings higher throughput and higher energy efficiency for the TRNG core. The randomness of the TRNG output is verified by the NIST SP 800-22 and NIST SP 800-90B tests. The fabricated chips achieve a power efficiency of 0.186 pJ/bit at 0.3 V, consume a core area of 661 $\mu$m$^2$, and a total area of 5561 $\mu$m$^2$ including VN8W. Furthermore, to verify the power noise injection attack tolerance, one chip with two TRNGs is measured under a supply noise frequency range of 0.1–59.335 MHz with a 1.1× growth step. According to the test results, the proposed TRNG has shown robustness against power noise injection attacks, whose output passes the NIST SP 800-22 and NIST SP 800-90B tests as well.

### 3.3. Post Processing

The randomness of TRNGs may be weakened due to the PVT variations [68]. Post-processing is used to correct the statistically flawed output raw stream. It not only masks the defects of output bits, but also increases throughput in some applications. The widely used simple correctors are XOR [69,70], LFSR [71], von Neumann corrector (VNC) [72] and so on. Post-processing can also be as complicated as resilient function [73] and hash function [37].

The XOR correctors gather the TRNG raw bits from several entropy sources and XOR them altogether to produce a 1-bit output. XOR correctors require that the number of entropy sources is greater than 1, but it reduces the throughput. The more entropy sources there are, the higher the entropy will become in the output bitstreams.

The LFSR correctors are seeded by the raw bits and expand the random output by a pseudo-random mechanism. The risk of this kind of post processing is that if the entropy of the input bits is low, the pseudorandom will predominate in the output bits, crashing the true random and decreasing entropy.

VNC is an ideal method to reduce bias. It compares pairs of bits and outputs “1”, “0”, or “null” ([1,0] = 0; [0,1] = 1; other = null). However, when this method is used to deal with highly biased data, the output rate is greatly reduced.

These correctors can be implemented online or offline, but the security of these algorithms is hardly guaranteed when an attacker targets the entropy source. NIST special publication 800-90A actually recommends employing one of the proven post-processing methods based on cryptographically secure primitives, e.g., block ciphers or cryptographic hash functions with a health test mechanism, to make TRNGs cryptographically useful. Yet, the obvious drawback of cryptographically secure post-processing is that the extra power overhead and area is unbearable for lightweight applications.

### 3.4. Risks and Attacks

Attack analysis can also be used to evaluate the TRNG randomness, which is strongly related to system security. It is a common practice in applied cryptography to check the security of all building elements independently. For this reason, evaluating the robustness of the generator and all its parts is of great interest [74].

It is reported that attacks on the RNGs are possible, both passively and actively, such as side-channel attacks (SCA) [74], fault injection attacks [75–77] and machine learning attacks [78]. With the rapidly advancing machine learning algorithms, new challenges are coming soon. A general structure of possible attacks is shown in Figure 13. Active attacks tend to modify the behavior of the generator to control its output. In contrast, passive attacks collect some information about the generator to predict future values with a non-negligible probability or to easily tune an upcoming active attack.
SCA obtains privacy from side-channel information, including timing, power, electromagnetic and other physical signals, when edge devices interact with the external environment. Bayon et al. [74] showed the vulnerability of RO-based TRNG to the EM active noninvasive attack. To retrieve the information on the RO-TRNG embedded in the device, they used a so-called differential frequency analysis. Since ROs are more sensitive to the environmental conditions than those of the system clock, RO frequency contributions to the power spectral density (PSD) can be discerned by performing differential frequency analysis. Benefiting from this, the authors successfully retrieved the frequency and location of the oscillating ROs. Having retrieved the information on the location of the RO-TRNG and its working frequencies, it is able to properly tune the active electromagnetic attack. The test results in [74] show that if under attack, the two ROs are synchronized and operated at the same frequency, and the TRNG would not pass the complete test suite.

A fault attack introduces deliberate faults into the computation of the cryptographic function and exploits the faulty results to extract information about the secret key. Environmental elements that can be used for injecting faults are varied, such as high temperature, ultralow temperature, strong electromagnetic, and strong light environment [75]. For example, most oscillator-based TRNGs are vulnerable to frequency injection attacks [76,77]. The oscillation phase of free-running ROs can be locked by injecting frequency into the power. As a result, the white entropy source (jitter) is destroyed. Figure 14 shows the attack result on a TRNG in automated teller machines. The dark dots represent "0", and the white dots represent "1" in the TRNG output.

Figure 14. Frequency injection attack results on a TRNG which was implemented in [77]. (a) no injection, (b) 1.822880 MHz injection and (c) 1.929629 MHz injection.
Recently, a deep-learning-based SCA was developed to attack a TRNG, which was implemented on FPGA [78]. The original MURO-TRNG is presented in [73]. To implement the SCA, a bitstream modification process is used to add extra flip-flops (FFs) into the original MURO-TRNG core, where the distribution of power consumption overlaps can be distinguished (shown in Figure 15). If 200 extra flip-flops are added to the bitstream of the device under attack, an accuracy of close to 100% can be achieved, using the proposed bitstream modification process. Strictly speaking, the deep learning attack in [78] has not broken the core since the extra bitstream modification process is necessary. However, machine learning attacks remain a potential threat, and they have demonstrated some possible trends for successfully attacking a TRNG with the insertion of a hardware Trojan into the original design or chip.

![Figure 15](image1.png)

**Figure 15.** Power consumption of MURO-TRNG core [78]. (a) The origin design, (b) 200 extra flip-flops are added. Note that N is the number of added FFs.

To protect the design from attack over a larger range of noise, decoupling capacitors can be placed close to the power rail or around the ROs in the layout [79]. In terms of countermeasures to attacks and environmental variations, structure optimization [80] or a reliable online health test mechanism [3,81] is necessary.

4. PUF

PUF derives entropy from the physical properties of the integrated circuit (IC). Each chip varies, owing to manufacturing unpredictability. PUFs extract the static entropy from manufacturing process fluctuations as opposed to TRNGs. Once the chip is constructed, the manufacturing process differences are coagulated and alter very little during the course of the chip’s lifetime. As a result, we can refer to this type of entropy as static entropy.

The primary function of PUF is to serve as a source for identification and authentication. Every device should have a distinctive label in order to ensure genuine authentication. To explain the usage, two concepts are proposed, intra-PUF variation and inter-PUF variation, which are calculated by the Hamming distance (HD). Intra-PUF variation and inter-PUF variation are also called inter-die HD and intra-die HD, respectively. Intra-die PUF variation is defined as the number of bits in a PUF response that vary when an identical challenge is repeatedly queried on a given PUF device in a given environment, while inter-die PUF variation is defined as the number of bits in a PUF response that vary between different devices for a set of shared challenges. For the application of secure authentication, intra-PUF variation should be low so that the PUF can be verified. On the other hand, inter-PUF variation should be high (ideally 50% on average) so that two separate PUFs have maximally decorrelated responses.

Basically, a PUF generates a sequence (response) of the unique signature by input initial states (challenge), so-called challenge–response pairs (CRPs). Each PUF can be represented as a black box, \( R = f(C) \), as illustrated in Figure 16, where the \( f() \) is secret.
The PUF circuits tend to be robust and small in size, which makes them well suited for radio-frequency identifiers (RFIDs), smart cards, and other small and low-cost internet-of-things (IoT) devices [82].

Based on the number of CRPs, PUF can be divided into two categories: weak PUF and strong PUF. Strong PUFs are typically used for authentication, while weak PUFs are used for key storage. Explicitly stated, weak PUFs have the following properties:

- A small number of CRPs (grows linearly with area or unit component).
- Response is reproducible and stable to a certain challenge, and robust to the environment.
- Response is random and unpredictable, which only depends on the process variations of IC.
- Even if the \( f() \) is leaked, the mapping of response and challenge pairs cannot be rebuilt in another device or chip.

The weak PUFs can generate only one or a limited number of CRPs [83]. In contrast, the requirements for strong PUFs are as follows:

- The number of CRPs must be very large, which makes it impossible for the opponent to enumerate all CRPs in a fixed time. The CRP space grows exponentially with the area.
- CRPs should be stable enough to be effective against ambient conditions and multiple readings.
- Open access mode: any entity with access to a strong PUF can apply multiple stimuli and can read out the corresponding responses. There are no incentives and no response to PUFs that are protected, controlled, or restricted access.
- Security: neither the attacker nor the manufacturer of the PUF can correctly predict the response to a randomly chosen stimulus. This conclusion holds, even if the above two parties can access strong PUF for a considerable period of time, even with proper physical measurements.

Strong PUFs provide enough CRPs for authentication without the need for any additional cryptographic hardware. However, any internal functionality of significant PUF leaking is prohibited. On the other hand, a robust PUF may be sufficiently mined for CRPs to allow for the training of machine learning models that can accurately predict CRPs.

In terms of randomness, PUF was evaluated similarly to TRNG. However, there are differences in the robustness tests. Uniqueness and reliability are the most important indicators in PUF evaluation. Uniqueness measures the ability to distinguish two identically designed PUF instances. It can be measured by calculating the inter-die HD:

\[
\text{inter-die HD} = \frac{2}{m(m-1)} \sum_{u=1}^{m-1} \sum_{v=u+1}^{m} \frac{\text{HD}(R_u, R_v)}{n} \times 100\% \quad (15)
\]

where \( R_u \) and \( R_v \) are the n-bit response of two different chips, \( u \) and \( v \), to the same challenge \( C \). The inter-die HD is usually measured for the appropriate number of chips in a nominal environment for hundreds or thousands of challenges.

The reliability of a PUF can be measured by the intra-die HD of its responses when the same challenge is applied to the same PUF instance. Some designs also use the bit error rate (BER) to evaluate the reliability. The intra-die HD is expressed as follows:

\[
\text{intra-die HD} = \text{BER} = \frac{1}{k} \sum_{j=1}^{k} \frac{\text{HD}(R_{ui}, R_{vj})}{n} \times 100\% \quad (16)
\]
where the $R_i$ is an n-bit response to an input challenge $C$ produced by a PUF chip $i$ under the nominal operating condition, and the same set of challenges are then applied $k$ times to obtain the response $R_{i,j}$ for $j = 1, 2, \ldots, k$.

### 4.1. PUF Models

In this section, the architectures and models of typical silicon-based PUFs are discussed. Weak PUFs and strong PUFs are discussed separately due to their different mechanisms. Some representative PUF designs are summarized in Table 3.

#### Table 3. Performance comparison of PUF designs.

| Design | Technology | Entropy Type | Inter-Die HD | Intra-Die HD | Advantage |
|--------|------------|--------------|--------------|--------------|-----------|
| [10]   | Virtex4 FPGA Digital RO | Oscillator | 46.15% (1.2 V, 20 °C) | 0.48% (worst, 1.08 V, 120 °C) | Simple structure, Easy integration |
| [84]   | Current starved RO | Oscillator | 49.97% (1.1 V, 27 °C) | 4.12% (worst, 0.9 V, 27 °C) | Reliability enhanced |
| [85]   | General SRAM FPGA | Oscillator | 49.97% (nominal FPGA power, 25 °C) | <14% (worst, −20 °C) | Easy integration |
| [86]   | 110 nm SRAM+ECC Linear shift register | SRAM | 49.10% (1.5 V, 25 °C) | 5.35% (worst, 1.5 V, 85 °C) | Better reliability |
| [87]   | 110 nm General APUF | Delay | 40% (1.8 V, 27 °C) | 4.82% (worst, 1.85 V, 42.5 °C) | Easy integration |
| [88]   | 65 nm Voltage | SRAM | 50.26% (0.9 V, 27 °C) | 4.66% (0.9 V, 50 °C) | Low power, ML resistant |

#### 4.1.1. Weak PUF

**A. Oscillator PUF**

Oscillator PUF [10,11,89] contains $N$ identically designed oscillators, and transforms the frequencies of free oscillating oscillators to binary data by counters. The frequencies are compared to generate response bits. The entropy source of this category of PUF is unpredictable mismatch delay variations in every single delay stage, where the oscillators’ frequency relays on. RO PUF is a widely implemented PUF, which is shown in Figure 17. If there are $N$ ROs, then the number of possible pairings is $N(N - 1)/2$. However, the number of CRPs is limited due to correlations. Thus, RO PUF is a weak PUF.

Note that the responses of RO PUF are measured by counters. The RO PUF is susceptible to the same set of environmental variations and noise sources. As a result, some research has concentrated on error correction or PVT resistance in applications [84,90].

![Figure 17. RO-based PUF](image-url)
B. SRAM PUF

A popular weak PUF structure exploits the positive feedback loop in an SRAM \cite{12,91,92}. The basic block is shown in Figure 18. The challenge to an SRAM PUF is a memory address, while the corresponding PUF response is the content of the uninitialized memory cells at this address. A basic SRAM cell is shown in Figure 19. The SRAM cell has two stable states, stored as “1” or “0”, and the feedback mechanism will force the cell to fall into a state when the cell is powered up, protecting the storage data from noise. When no write operations are made, the ideal SRAM cell has an equal opportunity to be pushed into “1” or “0”. Yet in actual designs, the transistors’ threshold is slightly different, which results in a certain state of the feedback loop due to the process variations. Thus, the SRAM PUF is reached. However, a small number of SRAM cells are unstable and show stochastic states at every power-up. Since the feedback loop in SRAM is controlled only by process variations, if the two feedback loops show enough similarity, the noises result in an output bit flip. To sum up, SRAM PUF is applicable to either generating reliable secure keys (reliability and uniqueness requirement) or providing random entropy to the device (randomness requirement) \cite{12}. Thus, most SRAM-based PUFs are implemented with proper corrections.

![SRAM PUF block](image)

**Figure 18.** SRAM PUF block.

![SRAM cell](image)

**Figure 19.** SRAM cell. The $V_{th}$ mismatch results in the SRAM powering up in either a logic “0” ($A = 0$, $B = 1$) or logic “1” ($A = 1$, $B = 0$).

In \cite{86}, to improve the stability of responses in SRAM PUF, PMOS is added as an SRAM power switch to guarantee an ns-level $T_{ramp}$ (the time it takes for VDDs to increase from zero to a supply voltage VDD) of SRAM cell, which can decrease the power-up time and drop the probability of bit flips. When the chip is powered on, the SRAM power switch is turned on by default. Then, the power on SRAM values is labeled as $R_A$. When VDD is stable, they turn off the SRAM power switch and reboot the SRAM after a time of $T_{sleep}$. With an ns-level $T_{ramp}$, the VDD of SRAM rapidly increases from zero, and the power-up value is represented as $R_P$. The $R_P$ achieves a worst-case BER of 5.35% at 1.5 V core VDD, 85 °C, and a $T_{ramp} < 1$ ns with these actions. Under the same conditions, the $R_A$ has a worst-case BER of 13.4%, which is significantly higher.
4.1.2. Strong PUF

A. Arbiter PUF

An arbiter PUF (APUF) is a delay-based strong PUF that has a race condition between two symmetrical digital paths. Each delay stage contains two multiplexors that are controlled by challenges (C₀ ∼ Cₙ₋₁) shown in Figure 20.

![Figure 20. The basic APUF.](image)

When it begins to work, after a trigger signal is activated, the trigger signal is driven on two paths that are determined by a pre-input challenge and end in an arbiter, who determines which of the two paths is faster to generate the binary response that fits the black-box model (R = f(C)). APUFs can be efficiently implemented in application-specific integrated circuits (ASICs) and FPGAs [82,87].

B. Other representative strong PUF

Generally, the PUF, whose response is dependent on all entropy source units, is easy to guarantee a large number of CRPs and constitute a strong PUF [93–95]. In the case of APUF, the 1-bit response is defined by all the delay units. The selection of delay units at each stage is determined by the challenges (C₀ ∼ Cₙ₋₁). Thus, the race result at the final arbiter is the integral over the delay time of all challenge-affected paths. Because all delay units affect the 1-bit response at the same time, the CRP space of an N-stage APUF is 2ⁿ.

The essence of signal racing is the comparison of voltages at a given moment. In terms of voltage comparison, Venkatesh et al. present a subthreshold voltage-divider-based strong PUF in [88], which is shown in Figure 21. The arrangement of the voltage divider is similar to an APUF. The challenge inputs, C₀ through Cₙ₋₁, determine which of the N unit PUF cells in both arrays are connected to the differential inputs of a comparator. A 1-bit response is generated by comparing the drain voltage of two symmetrical voltage dividers. V₁ and V₂ are controlled by challenges. It is a strong PUF with a 2ⁿ CRP space.

![Figure 21. The subthreshold voltage-divider-based strong PUF.](image)
4.2. Risks and Attacks

As PUFs are proposed for authentication and key generation, reproducibility and robustness should be ensured. PUFs, however, are vulnerable to some attacks.

4.2.1. Working Conditions

PUFs are sensitive to working conditions, especially temperature and voltage. The BER gradually increases as temperature and voltage shift away from the reference state. For example, the RO-based PUFs compare the frequency of challenge selected ROs to generate a response bit. The frequency of challenge selected ROs will vary due to temperature sweep, which may result in an error bit (shown as Figure 22).

![Figure 22. If the oscillation frequencies of the two selected ROs have a large difference in temperature sensitivity, a response bit flip can occur.](image)

To be resistant to temperature variations, ROs are designed to be robust to temperature in [84]. The regular inverters of the ROs are replaced by current-starved (CS) inverters to improve the reliability of the PUF. By leveraging on the extra gate biasing of the CS inverter to control its drain current, an optimal bias is determined to account for the counteracting effects of temperature and supply voltage on RO frequency. Even in the worst case, the reliability is still above 94%.

4.2.2. Silicon Aging

The quality of PUFs suffers from several noticeable degradations and hard faults due to silicon aging [96]. These degradations and faults cannot be rectified, and they make a PUF chip unreliable to use. In order to explore the real effect of aging and eliminate the interference of dynamic entropy, an extremely mass of CRPs should be collected multiple times, and their BER should be measured. For example, in [97], each SRAM PUF chip was read out around 11 million times, and 16 devices were tested. Through long-time miscellaneous measurements, the reliability of SRAM PUF worsens within a limited boundary due to the aging effect, whose BER increases by about 0.74% each month over a 2-year period. The proportion of stable PUF bits decreased from 85.9% to 83.7%. Mohd et al. also demonstrated that the reliability of TCO-PUF [98] and arbiter-PUF degrades by about 4.5% and 2.41%, respectively, after 10 years, while RO-PUFs and SRAM-PUFs degrade by about 12.76% in 10 years and 7% in 4.5 years, respectively [99].

Additionally, the reliability of some PUFs can be enhanced by accelerating aging. For instance, the reliability of SRAM PUF can be improved by increasing the magnitude of the difference in the threshold voltages of the two PMOS devices in the cross-coupled inverters [100,101]. The effect is shown in the Figure 23.
4.2.3. Modeling Attack

Weak PUFs have a limited number of CRPs, which limits their use mainly to random key generation, and their challenge–response interfaces are usually obfuscated to prevent direct access to exhaustively rebuilding the CRPs for playback or spoofing attack. Strong PUFs have an exponential number of CRPs which cannot be exhaustively measured within a reasonable time, which makes them well suited for IoT device authentication [102]. Due to the large CRP space, high response reproducibility to the same challenge under varying operational conditions after device manufacturing is harder to achieve, and modeling attack by machine learner becomes feasible. It may be hard for a strong PUF design to resist a machine learning attack merely by sophisticated design alone without considering the nature of data science.

For a simple 64-bit APUF, the ML algorithm can predict the response with a high accuracy of 95% when the training data only contain 640 CRPs, while 18,050 CRPs are needed to achieve a high accuracy of 99.9%. Take the BER of PUF itself into consideration. It is demonstrated that the arbiter PUF can be learned efficiently [103].

Numerous variations of APUF have been proposed to resist ML attacks. Unfortunately, most of these designs failed in the new attacks [104]. Moreover, Ahmad et al. presented a new machine learning procedure for attacking the XOR arbiter PUF. In their design, smaller training datasets are needed and achieve a higher efficiency for large XOR PUFs [105]. In other words, it is possible to attack a strong PUF successfully that relies merely on static obfuscation.

To thwart machine learning attacks, designers must deal with how deep learning networks work. There are several solutions to be considered:

- Do not give it enough data for training. Very sophisticated deep learning is very powerful against very complex design modeling. However, it requires a lot of data to obtain an accurate prediction. For authentication, if the mechanism generates a response only once or a few times, it is acceptable, even if the response is very slow in many applications. For attackers, it may end up taking years to collect the training data. “SHIC PUF” deliberately and significantly slows down the response generation time from the input of a challenge to lengthen the time required to collect the response by the attacker [106].

- Contaminate the data accessible by the attackers. There are some design ideas that poison the response data collected by the attackers, and the legitimate user knows how to differentiate the true and fake responses [107]. In [108], by adding some extra models, such as PRNG and a fake PUF, an active deception protocol was guaranteed to prevent ML attacks.

- Make use of dynamic characteristics/parameters. If the CRP space can change with dynamic characteristics or parameters (time, e.g.), then even if the attacker can build a successful model from previously collected CRPs, it will not be useful for breaking the same PUF after its CRPs have been refreshed.
4.2.4. Side Channel Attack on PUFs

SCAs are powerful non-invasive attacks. Mahmoud et al. proposed the first side-channel boosted ML attack on XOR-based PUFs [109]. When the PUF is initialized such that the inputs to the XOR gate are all zeros, and the total power trace is measured. Because no two paths are exactly the same, a unique glitch in the power trace can be measured when an APUF response switches from “0” to “1”. Thus, APUFs with a response of “1” can be extracted.

SCAs are combined with ML methods to achieve a reduction in the size of training data and attack time. In [110], an optimized attack is discussed, which includes weight vector estimation based on linear programming and generating new CRPs using the cutting-plane method. By implementing the attack with SCA in [109], the simulation results show an extensive reduction in attack complexity compared with previously proposed ML-based attacks. It achieves an average reduction of 66% in attack time.

5. TRNG-PUF United Design

Since the entropy sources of traditional TRNGs and PUFs are different, TRNGs and PUFs are individually designed in different modules or chips. However, it is expected to have both hardware security primitives (TRNG and PUF) in a single chip to strengthen the security of security applications [111,112]. Furthermore, the constrained resources in IoT devices have led to the unified designs of secure cores, such as ADC-based TRNG/PUF and SRAM-based TRNG/PUF. There are a few PUF and TRNG unified designs reported in the literature [5,113–115] which is a new trend in entropy harvest designs.

SRAMs are widely used as PUFs and TRNGs in commercial chips due to their ubiquitous availability, but the quality of existing SRAM-based TRNGs is limited due to the limited amount of entropy [12,116]. In [113], Sachin et al. proposed an SRAM with unified TRNG and multibit PUF for complete in-memory dynamic and static entropy generation method as shown in Figure 24. In this design, two categories of TDCs are connected to the bitline and trace the bit changes. The random behavior of the SRAM bitline discharge rate, which is caused by electronical noises, is used to produce TRNG. A 4-bit RO-based TDC is utilized as the entropy extractor. When PUF bits are asked, two bitlines are racing at bit change speed. The static entropy is harvested by the 2-bit TDC, which is similar to an arbiter.

In [113], the TRNG digital output is generated by digitizing the jittered bitline discharge time due to leakage via the RO-based TDC. When the SRAM data are changed from “0” to “1”, the EN is driven by a skewed inverter pair during the bitline voltage crosses 60% to 40% of VDD. The time of the jittered bitline voltage crossing the pulse window is converted to the RO-based TDC output, where the 4-bit LSBS are used as random number bits. The power source $V_{\text{tune}}$ is reconfigurable, which adjusts the frequency of RO to maintain the average count at the intended target within a threshold. As for PUF, the multi-bit static entropy per PUF bitcell is obtained by digitizing the bitline discharge time difference. Suppose the discharge times of bitline0 and bitline1 are $t_0$ and $t_1$, respectively. PUF bit0 is generated by a direct comparison between $t_0 - t_1$ with 0. PUF bit1 is generated by comparing $t_0 - t_1$ with a ($t_p/t_n$) delay.

In [5], the PUF and TRNG are implemented by analog current-steering DAC and voltage-controlled-oscillator (VCO) devices, shown in Figure 25.
Figure 24. In-memory unified TRNG and multi-Bit PUF. (a) The core circuit design of unified TRNG and PUF, (b) random number generation by RO-based TDC, and (c) 2-bit TDC for PUF generation.

Two DACs are initialized symmetrically to provide the working current of two identical VCOs. Each DAC output is quantized by a ring VCO. An XOR-based subtractor extracts the difference between the quantized phase outputs of the two VCOs, which is the key method to harvesting both dynamic and static entropy. The deterministic and periodic phase difference of the DAC-controlled VCOs is the static entropy source, while the electronic noises and jitter are extracted as the dynamic entropy source. If there were no mismatches between two symmetrically set DACs, both VCOs would run at the same frequency, and the quantized output would be zero. The frequency of VCO can be written as

\[ f_{\text{vco}} = k_{\text{vco}} \cdot v_{\text{in}}, \]

where \( v_{\text{in}} \) is output voltage of DAC and \( k_{\text{vco}} \) is VCO’s tuning gain.

Due to the mismatch in the current sources, the sampled phase difference between the two VCOs is

\[ \phi[n] = \text{mod}(2\pi k_{\text{vco}} v_{\text{in}}(1 + \Delta v_{\text{in}}) n T_s, 2\pi) \]

\[ \approx \text{mod}(2\pi f_{\text{vco}} n T_s (\Delta k_{\text{vco}} + \Delta v_{\text{in}}), 2\pi) \]

where \( T_s \) is the sampling period, \( k_{\text{vco}} \) is the fractional random mismatch in VCO gain, and \( k_{\text{in}} \) is the fractional random mismatch in DAC output voltage. \( \phi[n] \) is a deterministic, repeatable, and periodic signal which depends on the mismatch between the DACs, which
is the static entropy source. Thus, the static entropy module is established to create a weak PUF by sampling $\phi[n]$, whose most significant bit (MSB) is used as the PUF bit. In the presence of noise and jitter, the LSBs of the summation in the subtractor vary dynamically with time, where the dynamic entropy can be harvested. By running the VCO for a long time, long PUF and TRNG bitstreams can be generated. Yet, the length of PUF is limited to avoid temporal correlation.

![Figure 25. Unified analog PUF and TRNG based on current-steering DAC and VCO.](image)

A review of silicon-based TRNG/PUF designs is shown in Table 4. Among all of these designs [5,113–115], the unified implementations of TRNG and PUF demonstrated to reduce the integration effort, cost, and area.
| Design | Technology | Entropy Type | Throughput (Mbps) | Robustness | Advantage |
|--------|------------|--------------|------------------|------------|-----------|
| [5]    | 65 nm DAC VCO | Electronic noise Oscillator | TRNG 100 | Injection attack & ML attack resistance | High speed, Lightweight, Better Robustness |
| [113]  | 28 nm SRAM TDC | Jitter based Current mismatch | TRNG 4.5, PUF 12,616 | Visual attack resistance | High speed, High area efficiency |
| [114]  | 3D NbOx array | Thermal noise Current mismatch | TRNG NA | Injection attack resistance | High reliability |
| [115]  | FPGA DD-cell | Jitter based Oscillator | TRNG 12.5 | PVT variations resistance | Lightweight, All digital |

Table 4. Performance comparison of the state-of-the-art TRNG/PUF unified design implementations.

6. Applications

As the promising hardware security, the research interest in PUF and TRNG has been increasing year by year, triggering a wave of research upsurge in the emerging field of IoT. TRNGs are essential in many applications, such as communication systems, statistical sampling, computer simulation, and cryptography. The unpredictable and aperiodic output of TRNG enables it to provide continuous random numbers for application scenarios, such as gambling, long-term key generation, secure seeding of hybrid random number generators, random number generation against side-channel attacks and replay attacks, etc. As an emerging lightweight hardware security primitive, PUF has the advantages of low power consumption, fast response registration, and low measurement cost, and shows excellent potential in encryption key generation and device identification and authentication applications.

6.1. The Applications of Random Numbers in Cryptography

The main uses of random numbers in cryptography are generating nonce, salt, initialization vector, and key (symmetric key or asymmetric key) [117].

6.1.1. Nonce Generation

The nonce is the abbreviation of the number once. As the name implies, a random number that can only be used once in cryptography is called a nonce. That is, once the random number is applied, it becomes invalid and cannot be used again. A nonce can be generated whether it is a PRNG or a TRNG, and its primary function is to prevent replay attacks. In the authentication protocol or data encryption transmission system, the nonce will be used as seed data and a seed vector to participate in identification or data validity judgment.

As shown in Figure 26, in the identity authentication system based on the symmetric algorithm, after system A generates the nonce as the authentication initiator, it sends the nonce to the unknown identity system B. Then, system B uses the authentication key to encrypt the nonce and returns the obtained ciphertext C to system A. Finally, system A uses the same authentication key to encrypt the nonce to generate ciphertext D and judges whether the identity of system B is legal by comparing the values of C and D. The role of the nonce is critical; if the value of the nonce is fixed, it means that the ciphertext C is unchanged. In this way, the attacker can intercept the authentication ciphertext C by monitoring. Every time system A initiates authentication, the attacker returns the fixed ciphertext C to system A to forge the real identity. This method is called the replay attack [118].
In a data encryption transmission system, such as a recharge system, some data play a significant role, such as account recharge information. If the nonce remains unchanged or changes regularly, the generated recharge instruction will not alter or change periodically, then the attacker can replay it through the line and can forge the recharge information to complete the illegal recharge operation on the account. Xu et al. [119] introduced a system that can recover IoT devices in a short period of time. This architecture uses TRNG as an entropy source to generate an attacker’s unpredictable nonce, thus resisting replay attacks and enhancing the security of the system.

6.1.2. Salt Generation

In cryptography, salts are random data that are used as an additional input to a one-way function that hashes data, passwords or passphrases. Salts are used to safeguard passwords in storage. Historically, a password was stored in plaintext on a system, but over time, additional safeguards were developed to protect a user’s password against being read from the system. Salt is one of those methods. Figure 27 shows the process of adding salt hash to save the password. When the user registers, the user needs to provide the password (and other user information), and then the system uses the random number to generate a salt value for the user. The system connects the salt value and the user’s password together, hashes the connected value to obtain the hash value, and then puts the hash value and the salt value into the database separately. When the user logs in, the user provides the user’s name and password, and the system finds the corresponding hash value and salt value through the user’s name. Similarly, the system connects the salt value with the password provided by the user, hashes the connected value to obtain the hash’, and confirms whether the password is correct by comparing whether the hash and hash’ are equal.

Salt defends against a pre-computed hash attack, e.g., rainbow tables [120]. Since salts do not have to be memorized by humans, they can make the size of the hash table required for a successful attack prohibitively large without placing a burden on the users. In this way, cracking becomes prohibitively expensive for hackers using rainbow table attacks, and similarly, brute-force cracking becomes unlikely. If you need to achieve a higher level of security, you can use a CPU-consuming hash algorithm to combat brute force cracking, such as password-based key derivation function 2 (PBKDF2). Ali et al. [121] discussed encryption and decryption of the dam data using the AES algorithm with derived keys via the PBKDF2 and RNG sequences generator and slave key for salting protection. They propose a derived key based on the AES algorithm plus 256 bits. The encryption result is combined with the dynamic random salt value generated by the RNG sequence generator and protected by the slave key, thus improving the security of the management system.
6.1.3. Initialization Vector Generation

The random number generation initialization vector (IV) is mainly used in the cipher book chaining (CBC), cipher feed back (CFB), and output feed back (OFB) modes of block ciphers [122,123]. Taking CBC as an example, the advantage of this mode is that the plaintext information structure is well hidden, and there are nested associations between all levels of packet data. As shown in Figure 28, the first plaintext data block of this mode needs to be XORed with the IV, which can be a fixed value or random value. However, most developers or protocol specifications choose to use random IV because under the premise that the plaintext is fixed, the random IV will make the first plaintext data block a random variable, thus making each ciphertext generated by subsequent operations randomly changing. If a random IV is generated before each encryption, for the same data, the ciphertext of each encryption changes randomly. In this way, the difficulty and cost of cracking are significantly increased, which dramatically increases the strength of data security.

---

Figure 27. Salt + hash prevents brute force cracking to protect data security.
Al Zain et al. [124] proposed a block-based cipher scheme that uses a two-dimensional discretized chaos standard map (CSM) for encryption in three operating modes: electronic code book (ECB), OFB, and CBC. In the proposed 2D discrete CSM with OFB and CBC, the IV is used as the master key, where the IV is randomly generated to resist various types of brute force attacks. The proposed 2D discrete CSM with OFB and CBC is compared with the 2D discrete CSM with ECB. The results show that the 2D discrete CSM based on OFB and CBC has higher security than ECB from a cryptographic point of view.

6.1.4. Dynamic Key Generation

In the symmetric encryption algorithm system, the one-time valid key has a critical application, called the dynamic random key, in some applications. A new key is agreed upon before each interaction between the two parties, and then the key is used for channel encryption and other processing. The significance of the dynamic random key is that the keys used by both parties change every time they communicate, and the cracker can only crack one of the historical keys but cannot break the entire system. Therefore, the cracking cost can be increased, and the security risk can be reduced. At the same time, the dynamic random key can effectively prevent line replay attacks because the key changes every time, so the same ciphertext cannot be restored to the same plaintext, and vice versa. This means that the key generation needs to be random. Take a counter as an example: if the dynamic key is regular, then as long as one key is cracked, other keys can be restored after analysis. Therefore, the randomness of the key must be guaranteed to be truly secure.

Nowadays, more and more designers use a security chip with TRNG to generate random numbers and use the random numbers directly as keys or as a seed for generating keys. In [125], the true random number generator-pseudo random number generator (TRNG-PRNG) module is used to generate keys randomly. Therefore, in the process of encryption and decryption, the key value is difficult to be used by unauthenticated users (i.e., malicious attackers), thus improving the robustness of the architecture against malicious attackers. Figure 29 is a typical random number generator application inside a safety controller. The random number is used to generate a dynamic key to dynamically encrypt the data bus and peripheral registers so that the encrypted data transmission is realized between the CPU and the peripheral, and there is no plaintext in the whole process. Therefore, high-quality random numbers play an essential role in information security.

Figure 28. The encryption and decryption process of the first plaintext XOR with IV in CBC mode.
systems. If the randomness of random numbers is not secure enough, the entire system is very likely to be broken by attackers.

![Diagram](image)

**Figure 29.** Random numbers generate dynamic key for dynamic encryption of peripheral bus.

### 6.2. Low-Cost Authentication

There are two main applications of PUFs: low-cost authentication and secure key generation. Strong PUFs are typically used for authentication, while weak PUFs are used for key storage. This subsection introduces the application of PUF in low-cost authentication, and the application of PUF in secure key generation will be introduced in the next subsection.

#### 6.2.1. PUF-Based Authentication Protocol

Authentication is the process between a user and a verifier who uses corroborative evidence to confirm the identity of the user [126]. Since PUFs do not require secure non-volatile memory, anti-tamper circuits, or additional support for cryptographic acceleration hardware, PUF-based solutions require less area, power, and masking layers than traditional secure authentication methods. The simplest form of a PUF-based authentication protocol proceeds in two phases: registration and authentication, as shown in Figure 30. During the registration (which happens in a secure facility), when the trusted party has a real PUF device A, a small subset of possible challenges is randomly selected and applied to the PUF to generate a corresponding set of responses. The CRP for each token is recorded by the server in a secure database for future authentication. The amount of CRP stored per token can be relatively small since the large CRP space for strong PUFs and the secrecy of the selected subset make it difficult for an adversary to construct a clone to impersonate the token. During the verification phase, the server side selects a challenge that was previously recorded but never used for the authentication operation, and obtains a PUF response from chip A. If the response matches (i.e., is close enough) to a previously recorded response, the PUF device is real.
There are a few recent research works aiming at developing PUF-based authentication protocols for the IoT. Chaterjee et al. [127] proposed a private PUF-based anonymous authentication protocol named 3PAA. The protocol allows users to anonymously authenticate the application provider (AP) \( k \) times through a trusted party without revealing the CRP. This makes the system more resilient to PUF modeling attacks. However, the protocol only allows the application provider to verify the authenticity of the user, but the user cannot verify that he/she is communicating with a legitimate application provider rather than an attacker. Therefore, once the AP is compromised, the security of this protocol is broken. Lounis et al. [128] proposed a novel lightweight T2T mutual authentication protocol (T2T-MAP) based on PUFs. Similar to other PUF-based authentication protocols, T2T-MAP also consists of an enrollment phase and a verification phase, but it is worth noting that in addition to performing authentication, T2T-MAP also allows the establishment of a symmetric cryptographic encryption between two transaction keys. The ability of T2T-MAP to prevent CRP leakage and resist attacks, such as machine learning and node sabotage, is stronger. In addition, the protocol also features fast authentication, reasonable communication overhead, and low energy consumption, thus achieving the characteristics of being retractable, lightweight, fast, and efficient.

6.2.2. Privacy Preserving Mutual Authentication

Traditional PUF-based authentication protocol schemes risk exposing secret IDs to machine learning-based side-channel attacks that can successfully clone PUFs by analyzing thousands of challenge-response behaviors [87, 129, 130]. In addition, this scheme requires additional infrastructure, and the IoT remote needs to verify server credentials before outputting a response using PUF. Furthermore, each authentication routine in traditional PUF-based protocols uses a new set of challenges, which causes the channel response log to be gradually exhausted, and eventually, the product can only be retired early or recalled for new registration.

Privacy-preserving mutual authentication (PPMA) is a recently proposed scheme. It is an authentication protocol based on the TRNG/PUF architecture. During the authentication process, the nonce generated by TRNG masks the PUF response, confusing the information exchange and replacing the traditional PUF-based authentication protocol [131]. PPMA allows the reuse of challenge–response pairs, while significantly reducing the likelihood of secret leakage. In this scheme, the server encrypts the PUF challenge with a random value \( R_1 \) generated by the TRNG before sending it, as shown in Figure 31. Subsequently, in the following authentication stage, the IoT mote (short for remote, a mote is a wireless...
transceiver that also acts as a remote sensor) decrypts the challenge and creates a new random value \( R_1 + R_2 \) by combining the decrypted \( R_1 \) and its own locally generated random number \( R_2 \). After this, the IoT mote encrypts the PUF response with \( R_2 \) and \( R_1 + R_2 \), respectively, before sending it back to the server over the insecure channel. The server uses this pair of encrypted responses to obtain a random value \( R_1 \). If the \( R_1 \) obtained from the decrypted response is equal to the random value generated by the original TRNG, then the authentication process is completed. Compared to traditional schemes where the attacker has access to the initial challenge–response value, PPMA only has access to the encrypted version, significantly reducing the scope of side-channel attacks. In addition, using a pair of random tweaks generated by IoT edge devices and servers improves resilience to replay attacks. This symmetrical use of random value \( R_1 \) and \( R_2 \) on both sides of the server and IoT mote makes mutual verification possible.

![Figure 31. PPMA protocol.](image)

6.3. Secure Key Generation

IoT devices with limited resources provide a challenging environment for establishing privacy and security protection mechanisms. While various cryptographic algorithms can be devised to address the above challenges, all these measures ultimately rely on securely maintained keys. Because of its limited challenge–response space, weak PUF architectures are frequently used to generate encryption keys and create passwords in communications and digital signatures to protect systems [10]. However, due to the effects of noise and altering environmental conditions, even on the same IC with the same challenge, there is no guarantee that the output of each evaluation will be the same [132]. In addition, in contrast to cryptographic primitives, such as RSA, which use keys to satisfy certain mathematical properties, the PUF output is randomly determined by manufacturing variables. Therefore, the output of the PUF is not appropriate as an encryption key directly. PUF generates a key that can be used for encryption operations, which consists of two parts: initialization and regeneration. The entire process is shown in Figure 32. Firstly, the error correcting code (ECC), consisting of initialization and regeneration, ensures that the PUF continues to generate stable output, even under significant environmental changes such as voltage and temperature fluctuations. Second, the key generation process converts the PUF output into an encryption key. For encryption operations that use a randomly selected number as the key, the output of the ECC can simply be hashed to the desired length and used as the encryption key. The hashed PUF output can be used as symmetric key for algorithms such as AES. In the initialization step, the PUF circuit generates an output, and the error correction syndrome of this output is calculated (e.g., the BCH code can be used to calculate the syndrome), which is the information that allows correction of bit-flips in the regenerated PUF output. To reproduce the same PUF output, the PUF circuit first generates the output.
If there is a saved bit vector, it is used to select the pair. The PUF then uses the syndrome from the initialization step to correct for changes in the circuit output. In this way, the PUF can reproduce the output of the initialization step.

![PUF Circuit Diagram](image)

**Figure 32.** Secure key generation with PUF [10].

The PUF with key generation capability can be tightly integrated with a processor, enabling a physically secure processor [133]. Due to various model-building attacks [134,135], it is now recognized that it is difficult to provide security guarantees for simple challenge–response-based lightweight authentication protocols built on strong PUFs. One way to thwart modeling attacks is to limit the number of exposed CRPs by limiting the number of authentication rounds. The price of this is that PUFs must be destroyed once a predetermined number of authentication rounds is reached [136]. A recent study of strong PUF-based authentication mechanisms concluded that PUF-based secure authentication mechanisms are best constructed from PUF-derived keys [137]. In [138], a PUF-based mutual authentication protocol was proposed, which uses PUF-generated keys to authenticate IoT devices while avoiding key storage using dynamic keys.

In addition, PUF can also provide password keys for security authentication protocols based on cryptographic algorithms to authenticate IoT devices. Miguel et al. [139] described a novel anti-counterfeiting approach for IoT devices, using the unique characteristics of memory chips to derive a cryptographic secret combined with a blockchain for trusted and reliable verification of device identities. They proposed using an SRAM-based PUF to generate cryptographic keys that are employed in a zero-knowledge proof to authenticate an IoT device. In this way, even low-cost devices can sign messages by using PUF-derived keys, thereby preventing their communication with the blockchain, which makes the proposal applicable to any device with limited resources connected to the blockchain [140].

### 7. Conclusions

TRNGs and PUFs are the fundamental primitives to harvest entropy. In this paper, we highlight the importance of TRNGs and PUFs in information security systems because modern cryptography highly depends on randomness extraction.

TRNGs using electric circuits have shown wide prospects due to being carried out on compact electronic chips and thus are worth further investigation. We examine several techniques for collecting electrical noise acting as trustworthy entropy sources, including classical noise amplifiers, oscillators, metastability, and chaos. Oscillator- and metastability-based TRNGs are more portable and easier to implement, while chaos is the most suitable technique for fast random number generators. Furthermore, on-chip auto-calibration and entropy assurance are gradually showing their importance to guaranteeing the high entropy of TRNG.

PUF circuits can produce distinct, confidential information for each circuit. Two categories of PUFs, strong PUF and weak PUF, are clarified based on the CRP space. Strong PUF provides enough CRPs but is more threatened by machine learning attacks, which makes...
the PUF-based protocol or system more susceptible. Recent research shows that further investigations are necessary, especially on the concepts of attacks and security analysis.

Recent research shows that the unified design of TRNGs and PUFs is becoming more popular, which decreases consumption and achieves stronger security for authentication. However, no strong PUF unified with TRNG structure has been reported, which could be a promising research field.

We reviewed their designs, the underlying assumptions, and the properties of their implementations. In addition, examples of information security applications, including system security and authentication security, are also presented and discussed.

With this review, we hope that the current spots of entropy harvesting are pointed out.

Author Contributions: Methodology, C.W.; project administration, Y.C.; supervision C.W.; funding acquisition Y.C., C.W. and J.Y.; writing—original draft, W.L. and L.Q.; writing—review and editing Y.C., C.W., S.C., J.Y., B.L. and X.X. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by National Key R & D Program of China (2019YFB1310001), National Natural Science Foundation of China (62274056), Key Research and Development Program of Jiangsu Province (BE2022098), Postdoctoral Science Foundation of Jiangsu Province (2021K605C), National Natural Science Foundation of China (NSFC) under grant No. (U20A20202), and Youth Innovation Promotion Association CAS.

Data Availability Statement: Data are available on request.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Shannon, C.E. A Mathematical Theory of Communication. Bell Syst. Tech. J. 1948, 27, 379–423. [CrossRef]
2. Vassilev, A.; Hall, T.A. The Importance of Entropy to Information Security. Computer 2014, 47, 78–81. [CrossRef]
3. Chen, T.; Ma, Y.; Lin, J.; Cao, Y.; Lv, N.; Jing, J. A Lightweight Full Entropy TRNG with On-Chip Entropy Assurance. IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst. 2021, 40, 2431–2444. [CrossRef]
4. Prada-Delgado, M.A.; Martínez-Gómez, C.; Baturone, I. Auto-Calibrated Ring Oscillator TRNG Based on Jitter Accumulation. In Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, 12–14 October 2020. [CrossRef]
5. Danesh, M.; Venkatasubramaniam, A.B.; Kapoor, G.; Ramesh, N.; Sadassivuni, S.; Chandrasekaran, S.T.; Sanyal, A. Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2020, 28, 2280–2289. [CrossRef]
6. Viega, J.; Messier, M. Secure Programming Cookbook for C and C++: Recipes for Cryptography, Authentication, Input Validation & More; O’Reilly Media: Sebastopol, CA, USA, 2003.
7. Hasan, R.S.; Tawfeeq, S.K.; Mohammed, N.Q.; Khaleel, A.I. A true random number generator based on the photon arrival time registered in a coincidence window between two single-photon counting modules. Chin. J. Phys. 2018, 56, 385–391. [CrossRef]
8. Abutaleb, M. A novel true random number generator based on QCA nanocomputing. Nano Commun. Netw. 2018, 17, 14–20. [CrossRef]
9. Barker, E.B.; Kelsey, J.M. Recommendation for Random Number Generation Using Deterministic Random Bit Generators (Revised); US Department of Commerce, Technology Administration, National Institute of Standards and Technology: Gaithersburg, MD, USA 2007.
10. Suh, G.E.; Devadas, S. Physical Unclonable Functions for Device Authentication and Secret Key Generation. In Proceedings of the 2007 44th ACM/IEEE Design Automation Conference, San Diego, CA, USA, 4–8 June 2007.
11. Maiti, A.; Casarona, J.; McHale, L.; Schaumont, P. A large scale characterization of RO-PUF. In Proceedings of the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Anaheim, CA, USA, 13–14 June 2010. [CrossRef]
12. Holcomb, D.E.; Burleson, W.P.; Fu, K. Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers. IEEE Trans. Comput. 2009, 58, 1198–1210. [CrossRef]
13. Li, Z.; Zhu, L.; Huang, M.; Chen, Z.; Chen, S.; Li, B. Racing APUF: A Novel APUF against Machine Learning Attack with High Reliability. In Proceedings of the 2019 IEEE 4th International Conference on Signal and Image Processing (ICISP), Wuxi, China, 19–21 July 2019. [CrossRef]
14. Chen, S.; Xiong, W.; Xu, Y.; Li, B.; Szefter, J. Thermal Covert Channels Leveraging Package-on-Package DRAM. In Proceedings of the 2019 18th IEEE International Conference on Trust, Security and Privacy in Computing and Communications/13th IEEE International Conference on Big Data Science and Engineering (TrustCom/BigDataSE),Rotorua, New Zealand, 5–8 August, 2019. [CrossRef]
15. Yilmaz, Y.; Gunn, S.R.; Halak, B. Lightweight PUF-Based Authentication Protocol for IoT Devices. In Proceedings of the 2018 IEEE 3rd International Verification and Security Workshop (IVSW), Costa Brava, Spain, 2–4 July 2018. [CrossRef]
16. Al-Meer, A.; Al-Kuwari, S. Physical Unclonable Functions (PUF) for IoT Devices. arXiv 2022, arXiv:2205.08387.
17. Mexis, N.; Anagnostopoulos, N.A.; Chen, S.; Bambach, J.; Arul, T.; Katzenbeisser, S. A Lightweight Architecture for Hardware-Based Security in the Emerging Era of Systems of Systems. Acm J. Emerg. Technol. Comput. Syst. 2021, 17, 1–25. [CrossRef]
18. Chen, S.; Li, B.; Chen, Z.; Zhang, Y.; Wang, C.; Tao, C. Novel Strong-PUF-Based Authentication Protocols Leveraging Shamir’s Secret Sharing. IEEE Internet Things J. 2021. [CrossRef]
19. Erozan, A.T.; Wang, G.Y.; Bishnoi, R.; Aghassi-Hagmann, J.; Tahoori, M.B. A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2020, 28, 1485–1495. [CrossRef]
20. Perach, B.; Kvatsinsky, S. An Asynchronous and Low-Power True Random Number Generator using STT-MTJ. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2019, 27, 2473–2484. [CrossRef]
21. Gutierrez, S.V. Memristor-based security primitives. In Proceedings of the 2022 IEEE European Test Symposium (ETS), Barcelona, Spain, 23–27 May 2022; pp. 1–2. [CrossRef]
22. Srinivasu, B.; Chattopadhyay, A. Cycle PUF: A Cycle operator based PUF in Carbon Nanotube FET Technology. In Proceedings of the 2021 IEEE 21st International Conference on Nanotechnology (NANO), Montreal, QC, Canada, 28–30 July 2021; pp. 13–16. [CrossRef]
23. Vafajelu, E.I.; Di Natale, G.; Indaco, M.; Prinetto, P. STT MRAM-based PUFs. In Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 9–13 March 2015; pp. 872–875. [CrossRef]
24. Yu, B. Tutorial: Information theory and statistics. In Proceedings of the 7th International Conference on Machine Learning and Applications, San Diego, CA, USA, 30 August–3 September 2011.
25. Caelli, W. Crypt X Package Documentation; Information Security Research Centre and School of Mathematics, Queensland University of Technology: Brisbane, Australia, 1992.
26. Walker, J. ENT: A Pseudorandom Number Sequence Test Program. Available online: https://www.fourmilab.ch/random/ (accessed on 28 January 2008).
27. L’Ecuyer, P.; Simard, R. TestU01: A C Library for Empirical Testing of Random Number Generators. ACM Trans. Math. Softw. 2007, 33. [CrossRef]
28. Brown, R.G.; Eddelbuettel, D.; Bauer, D. Dieharder: A Random Number Test Suite. 2004. Available online: http://webhome.phy.duke.edu/~rgb/General/dieharder.php (accessed on 26 September 2022).
29. Bassham, L.E.; Rukhin, A.L.; Soto, J.; Nechvatal, J.R.; Smid, M.E.; Barker, E.B.; Leigh, S.D.; Levenson, M.; Vangel, M.; Banks, D.L.; et al. SP 800-22 Rev. 1a. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications. Available online: https://csrc.nist.gov/publications/detail/sp/800-22/rev-1a/final (accessed on 30 April 2010).
30. Datta, D.; Datta, B.; Dutta, H.S. Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number. In Proceedings of the 2017 Devices for Integrated Circuit (DevIC), Kalyani, India, 23–24 March 2017; pp. 346–349. [CrossRef]
31. Li, W.; Yang, X. A Parallel and Reconfigurable Unified Architecture for Fibonacci and Galois LFSR. In Proceedings of the 2015 7th International Conference on Intelligent Human-Machine Systems and Cybernetics, Hangzhou, China, 26–27 August 2015; Volume 1, pp. 203–206. [CrossRef]
32. Kiruthiga, S.; Shangeeth, M.; Kumar S.P.; R.; Sowndarya, R. LFSR using CDFF and GDI. In Proceedings of the 2020 6th International Conference on Advanced Computing and Communication Systems (ICACCS), Coimbatore, India, 6–7 March 2020; pp. 595–598. [CrossRef]
33. Oommen, R.; George, M.K.; Joseph, S. Study and Analysis of Various LFSR Architectures. In Proceedings of the 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET), Kotayam, India, 21–22 December 2018; pp. 1–6. [CrossRef]
34. Akhila, N.; Kumari, C.U.; Swathi, K.; Padma, T.; Kora, P. Implementation of Modified Dual-Coupled Linear Congruential Generator in Data Encryption Standard Algorithm. In Proceedings of the 2021 Third International Conference on Inventive Research in Computing Applications (ICIRCA), Coimbatore, India, 2–4 September 2021; pp. 490–496. [CrossRef]
35. Akhila, N.; Kumari, C.U.; Swathi, K.; Padma, T.; Rao, N.M. Performance Analysis of Pseudo Random Bit Generator Using Modified Dual-Coupled Linear Congruential Generator. In Proceedings of the 2021 International Conference on Intelligent Technologies (CONIT), Hubli, India, 25–27 June 2021; pp. 1–5. [CrossRef]
36. Peng, T.; Xin Yi, X.; Xu, K.; Feng HU, L. Linear congruential interleaves design for IDMA system. In Proceedings of the 2011 IEEE 13th International Conference on Communication Technology, Jinan, China, 25–28 September 2011; pp. 220–222. [CrossRef]
37. Barker, E.; Kelsey, J. SP 800-90A Rev. 1—Recommendation for Random Number Generation Using Deterministic Random Bit Generators; Technical Report; NIST: Gaithersburg, MD, USA, 2015.
38. Yao, A.C. Theory and application of trapdoor functions. In Proceedings of the 23rd Annual Symposium on Foundations of Computer Science (sfcs 1982), Chicago, IL, USA, 3–5 November 1982; pp. 80–91. [CrossRef]
39. Dworkin, M.J. FIPS PUB 202 - SHA3 Standard: Permutation-Based Hash and Extendable-Output Functions. Available online: https://csrc.nist.gov/publications/detail/fips/202/final (accessed on 4 August 2015).
40. Kumar, A.; Arora, V. Analyzing the performance and security by using SHA3 in WEP. In Proceedings of the 2015 IEEE International Conference on Engineering and Technology (ICETECH), Coimbatore, India, 20 March 2015; pp. 1–4. [CrossRef]
41. Deen, M.J.; Marinov, O.; Macucci, M.; Basso, G. Low-Frequency Noise in Electronic Devices—Past, Present and Future. _AIP Conf. Proc._ **2009**, *1129*, 197. [CrossRef]

42. Ioannidis, E.; Haendler, S.; Theodorou, C.; Lasserre, S.; Dimitriadis, C.; Ghibaudo, G. Evolution of low frequency noise and noise variability through CMOS bulk technology nodes from 0.5 μm down to 20 nm. _Solid-State Electron._ **2014**, *55*, 28–31. [CrossRef]

43. Ioannidis, E.G.; Haendler, S.; Bajolet, A.; Rosa, J.; Mancau, J.P.; Dimitriadis, C.A.; Ghibaudo, G. Evolution of low frequency noise and noise variability through CMOS bulk technology nodes. In _Proceedings of the 2013 22nd International Conference on Noise and Fluctuations (ICNF)_; Montpellier, France, 24–28 June 2013; pp. 1–4. [CrossRef]

44. Lopez, D.; Haendler, S.; Leyris, C.; Bidal, G.; Ghibaudo, G. Low-Frequency Noise Investigation and Noise Variability Analysis in High-κ/Metal Gate 32-nm CMOS Transistors. _IEEE Trans. Electron Devices_ **2011**, *58*, 2310–2316. [CrossRef]

45. Stejanovski, T.; Pihl, J.; Kocarev, L. Chaos-based random number generators. Part II: Practical realization. _IEEE Trans. Circuits Syst. Fundam. Theory Appl._ **2001**, *48*, 382–385. [CrossRef]

46. Pareschi, F.; Setti, G.; Rotvai, R. Implementation and Testing of High-Speed CMOS True Random Number Generators Based on Chaotic Systems. _IEEE Trans. Circuits Syst._ **2010**, *57*, 3124–3137. [CrossRef]

47. Kim, M.; Ha, U.; Lee, K.J.; Lee, Y.; Yoo, H.J. A 82-nW Chaotic Map True Random Number Generator Based on a Sub-Ranging SAR ADC. _IEEE J.-Solid-State Circuits_ **2017**, *52*, 1953–1965. [CrossRef]

48. Han, L.; Cao, Y.; Qian, L.; Xie, H.; Chang, C.H. An Ultra-Low Power 3-T Chaotic Map based True Random Number Generator. In _Proceedings of the 2021 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)_; Shanghai, China, 16–18 December 2021; pp. 1–6. [CrossRef]

49. Luo, Y.; Wang, W.; Best, S.; Wang, Y.; Xu, X. A High-Performance and Secure TRNG Based on Chaotic Cellular Automata Topology. _IEEE Trans. Circuits Syst._ **2020**, *67*, 4970–4983. [CrossRef]

50. Abidi, A. Phase Noise and Jitter in CMOS Ring Oscillators. _IEEE J.-Solid-State Circuits_ **2006**, *41*, 1803–1816. [CrossRef]

51. Guler, U.; Dundar, G. Modeling CMOS Ring Oscillator Performance as a Randomness Source. _IEEE Trans. Circuits Syst._ **2014**, *61*, 712–724. [CrossRef]

52. Cao, Y.; Chang, C.H.; Zheng, Y.; Zhao, X. An energy-efficient true random number generator based on current starved ring oscillators. In _Proceedings of the 2017 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)_; Beijing, China, 19–20 October 2017; pp. 37–42. [CrossRef]

53. Kumar, D.; Anand, R.; Goswami, M. A 138 Mbps jitter based power efficient true random number generator. In _Proceedings of the 2020 International Conference on Electronics, Information, and Communication (ICEIC)_; Barcelona, Spain, 19–22 January 2020; pp. 1–5. [CrossRef]

54. Tokunaga, C.; Blaauw, D.; Mudge, T. True Random Number Generator With a Metastability-Based Quality Control. _IEEE J.-Solid-State Circuits_ **2008**, *43*, 78–85. [CrossRef]

55. Holleman, J.; Bridges, S.; Otis, B.P.; Diiorio, C. A 3 μW CMOS True Random Number Generator With Adaptive Floating-Gate Offset Cancellation. _IEEE J.-Solid-State Circuits_ **2008**, *43*, 1324–1336. [CrossRef]

56. Srinivasan, S.; Mathew, S.; Erraguntla, V.; Krishnamurthy, R. A 4Gbps 0.57pJ/bit Process-Voltage-Temperature Variation Tolerant All-Digital True Random Number Generator in 45 nm CMOS. In _Proceedings of the 2009 22nd International Conference on VLSI Design_; New Delhi, India, 5–9 January 2009; pp. 301–306. [CrossRef]

57. Wieczorek, P.Z.; Golofit, K. Dual-Metastability Time-Competitive True Random Number Generator. _IEEE Trans. Circuits Syst._ **2014**, *61*, 134–145. [CrossRef]

58. Petrie, C.; Connelly, J. A noise-based IC random number generator for applications in cryptography. _IEEE Trans. Circuits Syst. Fundam. Theory Appl._ **2000**, *47*, 615–621. [CrossRef]

59. Bae, S.G.; Kim, Y.; Park, Y.; Kim, C. 3-Gb/s High-Speed True Random Number Generator Using Common-Mode Operating Comparator and Sampling Uncertainty of D Flip-Flop. _IEEE J.-Solid-State Circuits_ **2017**, *52*, 605–610. [CrossRef]

60. Yang, J.; Ding, Q.; Gong, T.; Luo, Q.; Xue, X.; Gao, Z.; Yu, H.; Yu, J.; Xu, X.; Yuan, P.; et al. Robust True Random Number Generator using Stochastic Short-Term Recovery of Charge Trapping FinFET for Advanced Hardware Security. In _Proceedings of the 2020 IEEE Symposium on VLSI Technology_; Honolulu, HI, USA, 16–19 June 2020; pp. 1–2. [CrossRef]

61. Grujić, M.; Verbauwhede, I. TROT: A Three-Edge Ring Oscillator Based True Random Number Generator With Time-to-Digital Conversion. _IEEE Trans. Circuits Syst._ **2022**, *69*, 2435–2448. [CrossRef]

62. Zhang, R.; Wang, X.; Liu, K.; Shinozaka, H. A 0.186-pJ per Bit Latch-Based True Random Number Generator Featuring Mismatch Compensation and Random Noise Enhancement. _IEEE J.-Solid-State Circuits_ **2022**, *57*, 2498–2508. [CrossRef]

63. Tehrani-poor, F.; Wortman, P.; Karimian, N.; Yan, W.; Chandy, J.A. DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. _IEEE Trans. Very Large Scale Integr. (VLSI) Syst._ **2018**, *26*, 1084–1097. [CrossRef]

64. Jen, E. Aperiodicity in one-dimensional cellular automata. _Phys. Nonlinear Phenom._ **1990**, *45*, 3–18. [CrossRef]

65. Lu, Y.; Liang, H.; Yao, L.; Wang, X.; Qi, H.; Yi, M.; Jiang, C.; Huang, Z. Jitter-Quantizing-Based TRNG Robust Against PVT Variations. _IEEE Access_ **2020**, *8*, 108482–108490. [CrossRef]

66. Grujić, M.; Rožić, V.; Yang, B.; Verbauwhede, I. A Closer Look at the Delay-Chain based TRNG. In _Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS)_; Florence, Italy, 27–30 May 2018; pp. 1–5. [CrossRef]

67. Lacharme, P. Post-Processing Functions for a Biased Physical Random Number Generator. In _Fast Software Encryption_; Springer: Berlin/Heidelberg, Germany, 2008; pp. 334–342. [CrossRef]
68. Golic, J. New Methods for Digital Generation and Postprocessing of Random Data. *IEEE Trans. Comput.* 2006, 55, 1217–1229. [CrossRef]

69. Shaltiel, R. How to get more mileage from randomness extractors. *Random Struct. Algorithms* 2008, 33, 157–186. [CrossRef]

70. Li, X.; Cohen, A.B.; Murphy, T.E.; Roy, R. Scalable parallel physical random number generator based on a superluminescent LED. *Opt. Lett.* 2011, 36, 1020. [CrossRef] [PubMed]

71. Tkacik, T.E. A Hardware Random Number Generator. In *Proceedings of the Cryptographic Hardware and Embedded Systems—CHES 2002*, Redwood Shores, CA, USA, 13–15 August 2002; Springer: Berlin/Heidelberg, Germany, 2003; pp. 450–453. [CrossRef]

72. Von Neumann, J. Various techniques used in connection with random digits. *Appl. Math. Ser.* 1951, 12, 3.

73. Sunar, B.; Martin, W.J.; Stinson, D.R. A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks. *IEEE Trans. Comput.* 2007, 56, 109–119. [CrossRef]

74. Bayon, P.; Bossuet, L.; Aubert, A.; Fischer, V. Fault model of electromagnetic attacks targeting ring oscillator-based true random number generators. *J. Cryptogr. Eng.* 2016, 6, 61–74. [CrossRef]

75. Gai, K.; Ding, Y.; Wang, A.; Zhu, L.; Choo, K.K.R.; Zhang, Q.; Wang, Z. Attacking the Edge-of-Things: A Physical Attack Perspective. *IEEE Internet Things J.* 2022, 9, 5240–5253. [CrossRef]

76. Bayon, P.; Bossuet, L.; Aubert, A.; Fischer, V.; Poucheret, F.; Robisson, B.; Maurine, P. Contactless Electromagnetic Active Attack on Ring Oscillator Based True Random Number Generator. In *Constructive Side-Channel Analysis and Secure Design*; Springer: Berlin/Heidelberg, Germany, 2012; pp. 151–166. [CrossRef]

77. Markettos, A.T.; Moore, S.W. The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators. In *Lecture Notes in Computer Science*; Springer: Berlin/Heidelberg, Germany, 2009; pp. 317–331. [CrossRef]

78. Yu, Y.; Moraitis, M.; Dubrova, E. Can Deep Learning Break a True Random Number Generator? *IEEE Trans. Circuits Syst. Express Briefs* 2021, 68, 1710–1714. [CrossRef]

79. Tang, Q.; Kim, B.; Lao, Y.; Parhi, K.K.; Kim, C.H. True Random Number Generator circuits based on single- and multi-phase beat frequency detection. In Proceedings of the 2014 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 15–17 September 2014; pp. 1–4. [CrossRef]

80. Bahadur, V.; Selvakumar, D.; Vijendran; Sobha, P.M. Reconfigurable side channel attack resistant true random number generator. In *Proceedings of the 2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA)*, Bengaluru, India, 10–12 January 2016; pp. 1–6. [CrossRef]

81. Yang, B.; Rožič, V.; Mentens, N.; Dehaene, W.; Verbauwhede, I. TOTAL: TRNG on-the-fly testing for attack detection using Lightweight hardware. *IEEE Trans. Autom. Control & Test in Europe Conference & Exhibition (DATE)*, Dresden, Germany, 14–18 March 2012; pp. 1–6. [CrossRef]

82. Ebrahimabadi, M.; Younis, M.; Lalouani; Karimi, N. A Novel Modeling-Attack Resilient Arbiter-PUF Design. In Proceedings of the 2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID), Guwahati, India, 20–24 February 2021; pp. 123–128. [CrossRef]

83. Maes, R.; Verbauwhede, I. Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions. In *Information Security and Cryptography*; Springer: Berlin/Heidelberg, Germany, 2010; pp. 3–37. [CrossRef]

84. Liu, C.Q.; Cao, Y.; Chang, C.H. ACRO-PUF: A Low-power, Reliable and Aging-Resilient Current Starved Inverter-Based Ring Oscillator Physical Unclonable Function. *IEEE Trans. Circuits Syst. Express Briefs* 2017, 64, 3138–3149. [CrossRef]

85. Guajardo, J.; Kumar, S.S.; Schrijen, G.J.; Tuyts, P. FPGA Intrinsic PUFs and Their Use for IP Protection. In *Proceedings of the Cryptographic Hardware and Embedded Systems—CHES 2007*, Vienna, Austria, 10–13 September 2007; Paillier, P.; Verbauwhede, I.; Eds.; Springer: Berlin/Heidelberg, Germany, 2007; pp. 63–80.

86. Gong, M.; Zhang, H.; Wang, C.; Tong, Q.; Zhenglin, L. Design and implementation of robust and low-cost SRAM PUF using PMOS and linear shift register extractor. *Microelectron. J.* 2020, 103, 104844. [CrossRef]

87. Lee, J.; Lim, D.; Gassend, B.; Suh, G.; van Dijk, M.; Devadas, S. A technique to build a secret key in integrated circuits for identification and authentication applications. In *Proceedings of the 2004 Symposium on VLSI Circuits*. Digest of Technical Papers (IEEE Cat. No.04CH37525), Honolulu, HI, USA, 17–19 June 2004; pp. 176–179. [CrossRef]

88. Venkatesh, A.; Venkatasubramaniyan, A.B.; Xi, X.; Sanyal, A. 0.3 pJ/Bit Machine Learning Resistant Strong PUF Using Subthreshold Voltage Divider Array. *IEEE Trans. Circuits Syst. Express Briefs* 2020, 67, 1394–1398. [CrossRef]

89. Amsaad, F.; Razaque, A.; Baza, M.; Kose, S.; Bhatia, S.; Srivastava, G. An Efficient and Reliable Lightweight PUF for IoT-based Applications. In *Proceedings of the 2021 IEEE International Conference on Communications Workshops (ICC Workshops)*, Montreal, QC, Canada, 14–23 June 2021; pp. 1–6. [CrossRef]

90. Kömürcü, G.; Pusane, A.E.; Dündar, G. Robust RO-PUFs with enhanced challenge-response set. In *Proceedings of the 2014 11th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON)*, Nakhon Ratchasima, Thailand, 14–17 May 2014; pp. 1–6. [CrossRef]

91. Holcomb, D.E.; Burleson, W.P.; Fu, K. Initial SRAM State as a Fingerprint and Source of True Random Numbers for RFID Tags. Available online: https://spqrslab1.github.io/papers/holcomb-FERNS-RFIDSec07.pdf (accessed on 31 August 2022).

92. Su, Y.; Holleman, J.; Otis, B. A 1.6pJ/bit 96% Stable Chip-ID Generating Circuit using Process Variations. In *Proceedings of the 2007 IEEE International Solid-State Circuits Conference*, San Francisco, CA, USA, 11–15 February 2007; pp. 406–411. [CrossRef]

93. Zhuang, H.; Xi, X.; Sun, N.; Orshansky, M. A Strong Subthreshold Current Array PUF Resilient to Machine Learning Attacks. *IEEE Trans. Circuits Syst.* 2020, 67, 135–144. [CrossRef]
94. Liu, K.; Fu, Z.; Li, G.; Pu, H.; Guan, Z.; Wang, X.; Chen, X.; Shinohara, H. 36.3 A Modeling Attack Resilient Strong PUF with Feedback-SPN Structure Having <0.73% Bit Error Rate Through In-Cell Hot-Carrier Injection Burn-In. In Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; Volume 64, pp. 502–504. [CrossRef]

95. Xu, C.; Zhang, J.; Law, M.K.; Jiang, Y.; Zhao, X.; Mak, P.I.; Martins, R.P. Modeling Attack Resistant Strong PUF Exploiting Obscured Interconnections with ≤0.83% Bit-Error Rate. In Proceedings of the 2021 IEEE Asian Solid-State Circuits Conference (A-SSCC), Busan, Korea, 7–10 November 2021; pp. 1–3. [CrossRef]

96. Maiti, A.; Schaumont, P. The Impact of Aging on a Physical Unclonable Function. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2014, 22, 1854–1864. [CrossRef]

97. Wang, R.; Selimis, G.; Maes, R.; Goossens, S. Long-term Continuous Assessment of SRAM PUF and Source of Random Numbers. In Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 9–13 March 2020; pp. 7–12. [CrossRef]

98. Mispan, M.S.; Halak, B.; Chen, Z.; Zwolinski, M. TCO-PUF: A subthreshold physical unclonable function. In Proceedings of the 2015 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Glasgow, UK, 29 June–2 July 2015; pp. 105–108. [CrossRef]

99. Mispan, M.S.; Halak, B.; Zwolinski, M. NBTI aging evaluation of PUF-based differential architectures. In Proceedings of the 2016 IEEE 22nd International Symposium On On-Line Testing and Robust System Design (IOLTS), Sant Feliu de Guixols, Spain, 4–6 July 2016; pp. 103–108. [CrossRef]

100. Garg, A.; Kim, T.T. Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect. In Proceedings of the 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, Australia, 1–5 June 2014; pp. 1941–1944. [CrossRef]

101. Islam, M.N.; Patil, V.C.; Kundu, S. On Enhancing Reliability of Weak PUFs via Intelligent Post-Silicon Accelerated Aging. *IEEE Trans. Circuits Syst.* 2018, 65, 960–969. [CrossRef]

102. Zalivaka, S.S.; Ivanuik, A.A.; Chang, C.H. Low-cost fortification of arbiter PUF against modeling attack. In Proceedings of the 2017 IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, USA, 28–31 May 2017; pp. 1–4. [CrossRef]

103. ührmair, U.R.; Sehnke, F.; ölter, J.S.; Dör, G.; Devadas, S.; ürgen Schmidhuber, J. Modeling attacks on physical uncloneable functions. In Proceedings of the CCS ’10: 17th ACM Conference on Computer and Communications Security 2010, Chicago, IL, USA, 4–8 October 2010. [CrossRef]

104. Khalafalla, M.; Gebotys, C. PUFs Deep Attacks: Enhanced modeling attacks using deep learning techniques to break the security of double arbiter PUFs. In Proceedings of the 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 25–29 March 2019; pp. 204–209. [CrossRef]

105. Aseeri, A.O.; Zhuang, Y.; Alkatheiri, M.S. A Machine Learning-Based Security Vulnerability Study on XOR PUFs for Resource-Constrained Internet of Things. In Proceedings of the 2018 IEEE International Congress on Information Technology (ICIOT), San Francisco, CA, USA, 2–7 July 2018; pp. 49–56. [CrossRef]

106. Rührmair, U.; Jaeger, C.; Bator, M.; Stutzmann, M.; Lugli, P.; Csaba, G. Applications of High-Capacity Crossbar Memories in Cryptography. *IEEE Trans. Nanotech.* 2011, 10, 489–498. [CrossRef]

107. Ebrahimabadi, M.; Lalouani, W.; Younis, M.; Karimi, N. Countering PUF Modeling Attacks through Adversarial Machine Learning. In Proceedings of the 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, FL, USA, 7–9 July 2021; pp. 356–361. [CrossRef]

108. Gu, C.; Chang, C.H.; Liu, W.; Yu, S.; Wang, Y.; O’Neill, M. A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst.* 2021, 40, 1183–1196. [CrossRef]

109. Mahmoud, A.; Rührmair, U.; Majzoobi, M.; Koushanfar, F. Combined Modeling and Side Channel Attacks on Strong PUFs. Cryptology ePrint Archive Paper 2013/632. 2013. Available online: https://eprint.iacr.org/2013/632 (accessed on 26 September 2022).

110. Liu, Y.; Xie, Y.; Bao, C.; Srivastava, A. A Combined Optimization-Theoretic and Side-Channel Approach for Attacking Strong Physical Uncloneable Functions. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2018, 26, 73–81. [CrossRef]

111. Arjona, R.; Baturone, I. A dual-factor access control system based on device and user intrinsic identifiers. In Proceedings of the IECON 2016—42nd Annual Conference of the IEEE Industrial Electronics Society, Florence, Italy, 23–26 October 2016; pp. 4731–4736. [CrossRef]

112. Prada-Delgado, M.A.; Vázquez-Reyes, A.; Baturone, I. Physical unclonable keys for smart lock systems using Bluetooth Low Energy. In Proceedings of the IECON 2016—42nd Annual Conference of the IEEE Industrial Electronics Society, Florence, Italy, 23–26 October 2016; pp. 4808–4813. [CrossRef]

113. Taneja, S.; Rajanna, V.K.; Alioto, M. In-Memory Unified TRNG and Multi-Bit PUF for Ubiquitous Hardware Security. *IEEE J. Solid-State Circuits* 2022, 57, 153–166. [CrossRef]

114. Ding, Q.; Jiang, H.; Li, J.; Liu, C.; Jie, Y.; Chen, P.; Zhao, Y.; Ding, Y.; Gong, T.; Yang, J.; et al. Unified 0.75 pJ/Bit TRNG and Attack Resilient 2F/2Bit PUF for Robust Hardware Security Solutions with 4-layer Stacking 3D NbOx Threshold Switching Array. In Proceedings of the 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 11–16 December 2021; pp. 39.2.1–39.2.4. [CrossRef]
115. Sala, R.D.; Scotti, G. The DD-Cell: A Double Side Entropic Source exploitable as PUF and TRNG. In Proceedings of the 2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), Villasimius, Italy, 12–15 June 2022; pp. 353–356. [CrossRef]

116. Rahman, M.T.; Forte, D.; Wang, X.; Tehranipoor, M. Enhancing noise sensitivity of embedded SRAMs for robust true random number generation in SoCs. In Proceedings of the 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST), Yilan, Taiwan, 19–20 December 2016; pp. 1–6. [CrossRef]

117. Fischer, V. A Closer Look at Security in Random Number Generators Design. In Constructive Side-Channel Analysis and Secure Design; Springer: Berlin/Heidelberg, Germany, 2012; pp. 167–182. [CrossRef]

118. Aura, T. Strategies against replay attacks. In Proceedings of the Proceedings 10th Computer Security Foundations Workshop, Rockport, MA, USA, 10–12 June 1997. [CrossRef]

119. Xu, M.; Huber, M.; Sun, Z.; England, P.; Peinado, M.; Lee, S.; Marochko, A.; Mattoon, D.; Spiger, R.; Thom, S. Dominance as a New Trusted Computing Primitive for the Internet of Things. In Proceedings of the 2019 IEEE Symposium on Security and Privacy (SP), San Francisco, CA, USA, 19–23 May 2019; pp. 1415–1430. [CrossRef]

120. Horalek, J.; Holík, F.; Horák, O.; Petr, L.; Sobeslav, V. Analysis of the use of Rainbow Tables to break hash. J. Intell. Fuzzy Syst. 2017, 32, 1523–1534. [CrossRef]

121. Ali, H.J.; Jawad, T.M.; Zuhair, H. Data security using random dynamic salting and AES based on master-slave keys for Iraqi dam management system. Indones. J. Electr. Eng. Comput. Sci. 2021, 23, 1018. [CrossRef]

122. Dworkin, M. Recommendation for Block Cipher Modes of Operation: Methods and Techniques; Technical Report; National Institute of Standards and Technology: Gaithersburg, MD, USA, 2001.

123. Vaidehi, M.; Rabi, B.J. Design and analysis of AES-CBC mode for high security applications. In Proceedings of the Second International Conference on Current Trends In Engineering and Technology—ICCTET 2014, Coimbatore, India, 8 July 2014; pp. 499–502. [CrossRef]

124. AlZain, M.A. Efficient Segment-based Image Ciphering using Discretized Chaotic Standard Map with ECB, OFB and CBC. Int. J. Adv. Comput. Sci. Appl. 2022, 13. [CrossRef]

125. Kowsalya, T.; Babu, R.G.; Parameshchakari, B.D.; Nayar, A.; Mehmood, R.M. Low Area PRESENT Cryptography in FPGA Using TRNG-PRNG Key Generation. Comput. Mater. Contin. 2021, 68, 1447–1465. [CrossRef]

126. Menezes, A.J.; van Oorschot, P.C.; Vanstone, S.A. Handbook of Applied Cryptography; CRC Press: Boca Raton, FL, USA, 2018. [CrossRef]

127. Chaterjee, U.; Mukhopadhyay, D.; Chakraborty, R.S. 3PAA: A Private PUF Protocol for Anonymous Authentication. IEEE Trans. Inf. Forensics Secur. 2021, 16, 756–769. [CrossRef]

128. Lounis, K.; Zulkernine, M. T2T-MAP: A PUF-Based Thing-to-Thing Mutual Authentication Protocol for IoT. IEEE Access 2021, 9, 137384–137405. [CrossRef]

129. Puntin, D.; Stanzione, S.; Iannaccone, G. CMOS unclonable system for secure authentication based on device variability. In Proceedings of the 32nd International Symposium on Computer Architecture (ISCA'05), Madison, WI, USA, 4–8 June 2005; pp. 25–36. [CrossRef]

130. Ali, H.J.; Jawad, T.M.; Zuhair, H. Data security using random dynamic salting and AES based on master-slave keys for Iraqi dam management system. Indones. J. Electr. Eng. Comput. Sci. 2021, 23, 1018. [CrossRef]

131. Ali, H.J.; Jawad, T.M.; Zuhair, H. Data security using random dynamic salting and AES based on master-slave keys for Iraqi dam management system. Indones. J. Electr. Eng. Comput. Sci. 2021, 23, 1018. [CrossRef]

132. Hiller, M. Key Derivation with Physical Unclonable Functions. Ph.D. Thesis, Technische Universität München, München, Germany, 2016.

133. Suh, G.; O’Donnell, C.; Sachdev, I.; Devadas, S. Design and implementation of the AEGIS single-chip secure processor using physical random functions. In Proceedings of the 32nd International Symposium on Computer Architecture (ISCA’05), Madison, WI, USA, 4–8 June 2005; pp. 25–36. [CrossRef]

134. Rührmair, U.; Söltzer, J.; Sehnke, F.; Xu, X.; Mahmoud, A.; Stoyanova, V.; Dror, G.; Schmidhuber, J.; Burleson, W.; Devadas, S. PUF Modeling Attacks on Simulated and Silicon Data. IEEE Trans. Inf. Forensics Secur. 2013, 8, 1876–1891. [CrossRef]

135. Becker, G.T. The Gap Between Promise and Reality: On the Insecurity of XOR Arbiter PUFs. In Constructive Side-Channel Analysis and Secure Design; Springer: Berlin/Heidelberg, Germany, 2012; pp. 167–182. [CrossRef]

136. Yu, M.D.; Hiller, M.; Delvaux, J.; Sowell, R.; Devadas, S.; Verbauwhede, I. A Lockdown Technique to Prevent Machine Learning on PUFs for Lightweight Authentication. IEEE Trans.-Multi-Scale Comput. Syst. 2016, 2, 146–159. [CrossRef]

137. Delvaux, J. Security Analysis of PUF-Based Key Generation and Entity Authentication. Ph.D. Thesis, Shanghai Jiao Tong University, Shanghai, China, 2017.

138. Satamraju, K.P.; Malarkodi, B. A PUF-based Mutual Authentication Protocol for Internet of Things. In Proceedings of the 2020 5th International Conference on Computing, Communication and Security (ICCCS), Patna, India, 14–16 October 2020; pp. 1–6. [CrossRef]

139. Prada-Delgado, M.Á.; Baturome, I.; Dittmann, G.; Jelitto, J.; Kind, A. PUF-derived IoT identities in a zero-knowledge protocol for blockchain. Internet Things 2020, 9, 100057. [CrossRef]

140. Khan, M.A.; Salah, K. IoT security: Review, blockchain solutions, and open challenges. Future Gener. Comput. Syst. 2018, 82, 395–411. [CrossRef]