SPICE simulation of 32-kHz crystal-oscillator operation based on Si tunnel FET

Tetsufumi Tanamoto1), Chika Tanaka2), and Shinichi Takagi3)

Abstract The tunnel field-effect transistor (TFET) is one of the promising transistors which is expected to replace some complementary metal-oxide semiconductor (CMOS) circuits. Here, we apply a SPICE simulation of a Si TFET using high-K gate insulator to a simple circuit of 32-kHz crystal oscillator and compare the power consumption of Si TFET with conventional CMOSs calculated from the predictive transistor model (PTM). We considered \( L = 65 \text{ nm} \) and \( L = 90 \text{ nm} \) devices based on a table model whose values are derived from technology computer aided design (TCAD) calculations. We show that the power consumptions of TFETs are about 22.3\%–38.6\% lower than those of CMOSs for \( L = 65 \text{ nm} \) devices, and we show the 13.6\%–36.1\% lower power consumption of TFETs for \( L = 90 \text{ nm} \) devices.

Keywords: tunnel field-effect transistor (TFET), crystal oscillation, CMOS, IoT
Classification: Electron devices, circuits and modules

1. Introduction

The era of the Internet of Things (IoT), where many electronic appliances are connected to one another through the Internet, is fast approaching—and with it comes the need for lower power consumptions by electronic circuits and devices. Although the lower supply voltage for lower power consumptions by electronic devices such as FinFET, various novel structures and materials other than silicon are preferable [18]. However, when we remember that low-cost production is required for IoT devices and that this requirement is different from that of the high-performance devices as used in data centers, it becomes desirable to manufacture TFETs from silicon [20]. In addition, IoT devices spend most of their time in idling or standby states, so it can be said that the high \( I_{on} \) is not a significant issue for IoT devices. Even the slightest lower power consumption consumes battery energy. Thus, the Si TFETs may be a promising candidate for TFETs if we limit their usage to specific circuits in the low-cost applications. One of such circuits is the 32-kHz crystal-oscillator circuit that generates a conventional clock for each circuit. (32 kHz is a power of 2 \( (2^{15}) \) value, and a precise 1 second period (1 Hz frequency) is obtained by using a 15-stage binary counter.) In Ref. [22], we demonstrated numerically that the power consumption of a 32-kHz crystal-oscillator of TFET is lower than those of low-power CMOSs of \( L = 120 \mu \text{m} \), by using a compact model based on the BTBT mode. Because TFETs have device structures different from conventional transistors, the capacitance profiles are also different from those of conventional transistors [23]; therefore, the simulations based on a TCAD model are desirable. In addition, in Ref. [22], we examined only the \( L = 120\text{-nm} \) devices; therefore, we must also investigate how the lower power consumption TFET changes according to the transistor size. In Ref. [24], we also simulated a Si TFET using high-K materials by using TCAD models. In this paper, we investigate the Si TFET using a table model for \( L = 65 \text{ nm} \) and \( L = 90 \text{ nm} \) by comparing their counter part of conventional CMOSs based on the Predictive Transistor Model (PTM) [25].
2. Si TFET

The Si TFET in this paper has a pocketless structure where the equivalent oxide thickness (EOT) of the gate oxide is reduced to 0.29 nm. We reached this device structure by starting from the basic structure of the Si TFET. General planar TFETs have a doping gradient in the source region, which causes a spread of the BTBT turn-on gate bias. The spread of the BTBT currents reflects different doping profiles and increases the S.S. to more than 60 mV/decade [26]. Thus, it is difficult to obtain a high on-state current due to the BTBT generation in a local small area in the structure. To solve this problem, the formation of a pocket region with polarity opposite to the source region has been proposed by simulation studies in conventional Si TFET (Fig. 1(b)) [5, 6]. Because the pocket can keep a high electric field at the source-pocket junction as a result of the built-in potential, the rapid rise of source-to-pocket BTBT current at the turn-on voltage is realized and a steep S.S. of less than 60 mV/decade is expected. The tunneling direction in devices is perpendicular to the gate and these types of TFETs are called as vertical TFETs (VTFETs). However, it is difficult to fabricate this structure. In order to increase the gate controllability, the source-pocket junction depth must be ultra-shallow. For example, if the pocket junction depths is larger than approximately 3 nm, the drive current will be seriously reduced, as shown in Ref. [26]. Hence, a low-energy implantation process is needed, which is difficult to achieve. Taking into consideration the thermal process of dopant diffusion, the formation of this kind of shallow pocket region is a challenging problem. In addition, we noticed that an EOT scaling of Si TFETs improved their device characteristics as shown in Refs. [27, 28], and we demonstrated numerically that the pocketless structure (Fig. 1(b)) improved the S.S. of Si TFETs as shown in Ref. [24].

In this paper, we conducted SPICE simulations to determine the performance of a 32-kHz crystal oscillation circuit. The table models for $L = 65$ nm and $L = 90$ nm TFETs were generated using TCAD simulations similar to Ref. [24], such that S.S. becomes as small as possible. The device parameters are presented in Table I, in which $L_{ov}$ is gate-to-source overlap length. As shown in Ref. [24], a $L_{ov}$ that is too long might decreased the $I_{on}$, because of an increase in the source resistance. The table models were embedded into the Verilog-A in the SPICE simulations. We compared the power consumption of TFETs with those of CMOSs whose models were derived from the PTM [25]. In order to fairly compare TFET and CMOS performances, we used the same area and speed for both devices. Because the original CMOS models of $L = 65$ nm and $L = 90$ nm in PTM had much higher speeds than those of TFETs, we used higher threshold voltage for CMOSs such that the speed of TFETs had a similar order to that of CMOSs. The speeds of the transistors were estimated by using ring oscillators with an even number of inverters with a NAND component (Fig. 2).

Table I. Device parameters of pocketless Si TFET.

|                | $L = 65$ nm | $L = 90$ nm |
|----------------|-----------|-----------|
| EOT [nm]       | 0.29      | 0.29      |
| $L_{ov}$ [nm]  | 52        | 77        |
| Source concentration [cm$^{-3}$] | 7.5e+19 | 7.5e+19 |
| Drain concentration [cm$^{-3}$]   | 1.0e+20 | 1.0e+20 |
| Substrate concentration [cm$^{-3}$] | 5.0e+17 | 5.0e+17 |

As mentioned in the previous section, we reduce the speed of CMOSs by increasing the threshold voltage of the CMOS model. Figs. 3(a)–(d) show the outputs of TFET and CMOS ring oscillators. The threshold voltages of the CMOSs were determined by comparing these oscillation periods. The resultant threshold voltage of the 90-nm CMOS was 0.463 V and that of the 65-nm CMOS was 0.49 V. Figs. 4 and 5 show the $I_{DS}$-$V_{DS}$ characteristics of pTFET and nTFET with nMOS and pMOS. An average S.S. was determined by the S.S. between $V_{GS} = 0$ and 0.3 V, while the average S.S. of the $L = 65$-nm device was given by 50.6 nmV/decades and that of the $L = 90$-nm device was given by 52.8 nmV/decades. As can be seen, the $I_{on}$ of TFETs of both $L = 65$ nm and $L = 90$ nm are smaller than those of CMOSs at both $V_D = 0.3$ V and $V_D = 50$ mV. On the other hand, although the $I_{on}$ of TFETs are on the same order as those of CMOSs at $V_D = 0.3$ V (Fig. 4), the $I_{on}$ of n-type TFETs are smaller than those of CMOSs at $V_D = 50$ mV (Fig. 5). In both regions of $V_D$, the slope of the $I_{DS}$-$V_{DS}$ curves of TFETs are steeper than those of CMOSs. This slope is considered to be related to the amplifying ability of the circuits, because the amplifying ability is in proportional to the transconductance $g_m$, and the slope of the inverter characteristics becomes larger when $g_m$ is large. The gate-to-drain capacitance $C_{gd}$ and the gate-to-source $C_{gs}$ are calculated from the TCAD simulation as in Ref. [24] and taken into the table model of Verilog-A. Fig. 6 shows the $C_{gs}$-$V_{G}$ and $C_{gd}$-$V_{D}$ characteristics of nTFET and pTFET of $L = 65$ nm which are used in the present table model. The corresponding capacitances of CMOS models are used in the range of PTM model. For TFETs, the tunneling current through the gate oxides are not included assuming an ideal gate stack whose leak current is negligible. Fig. 7 shows the response of NAND circuit for $EN = 1$ (Enable is ON) which is equivalent to an inverter performance. As the slope of the response increases, as shown in Fig. 7(a)(b), the amplifying ability of the NAND component also increases. We

![Fig. 1. TFET device structures. (a) Vertical structure (b) Pocketless structure.](image)

![Fig. 2. Ring oscillators consisting of a NAND and two inverters (ro3).](image)
consider that the slopes of TFET NAND output, which are larger than those of CMOS NAND output, leads to effective generation of oscillations and low power consumption of crystal-oscillators as shown below. From Fig. 7(c) and (d), the through-currents of TFETs in the NAND circuit are much lower than those of CMOSs. This means that the resistances of TFETs are higher than those of CMOSs, as shown in Fig. 4 and Fig. 5. The slight change of the threshold voltage does not significantly affect our results regarding the 32-kHz crystal-oscillator operations, and we do not fine-tune the threshold voltage in this paper. In the following, it will be shown that the power consumptions of TFETs are not so much lower than those of CMOSs. These points will be discussed in later sections.

4. 32-kHz crystal-oscillator operation

Because there are many parameters, even in a simple circuit of crystal-oscillator, we prepared the three datasets. Table II shows the three types of parameter sets for examining the performance of crystal-oscillators in TFETs and CMOSs. The parameters were chosen such that they are in the same order of the magnitudes with widely used models obtained from published data sheets. The calculations show that, as the capacitance $C_1/C_0$ increases or $W$ increases, the oscillation stabilizes. Thus, first we chose $C_0$ and increased $C_1$ or $W$ gradually. In Table II, $C_1$s were chosen as smallest as possible such that the 32-kHz oscillations were observed when $C_0$ and $W$ are given. The parallel resonant frequency $f_p$ and the series resonant frequency $f_s$ are defined by $f_p = \frac{1}{2\pi\sqrt{C_0L_1}}$ and $f_s = \frac{1}{2\pi\sqrt{C_0C_1/(C_0+C_1)}}$. We found that, as $C_1/C_0$ increased, the difference between $f_p$ and $f_s$ became greater. The circuit capacitances (pF order) described in Table II are larger than the device capacitances shown in Fig. 6. Thus, it can be said that the detailed capacitance characteristics of the TFETs (Fig. 6) will not significantly affect the circuit performance.

Fig. 9 shows the 32-kHz crystal oscillation using 65-nm TFETs and CMOSs for $V_D = 0.3$ V and 0.4 V. When the results of TFETs were compared with those of CMOSs, the amplitudes of the outputs of TFETs were slightly larger than those of CMOSs. This is considered to be the result of the Miller effect [29] as discussed in Ref. [22]. Fig. 10 shows the corresponding current through the oscillation circuit. The current is numerically monitored at the drain voltage of the NAND circuit. We can see that the amplitudes of currents of the TFETs were about a half of those of the CMOSs. Thus, it can be said that the detailed capacitance characteristics of the TFETs and CMOSs will not significantly affect the circuit performance.

Table III shows the average power consumptions of both TFETs and CMOSs, where the currents are averaged after the oscillations stabilize from Fig. 10. It is proven that the power consumptions of TFETs are about 22.3%~38.6% lower than those of CMOSs.

For $L = 90$ nm, similarly to the results of $L = 65$ nm cases, we can see the increase of the output amplitudes of TFETs compared with those of CMOSs and the lower power consumption of TFETs. Table IV shows the average power consumptions of both TFETs and CMOSs, and we can see the 13.6%~36.1% lower power consumption of TFETs compared with those of CMOSs.

| Capacitance | TFET | CMOS |
|-------------|------|------|
| GS | 0.3 V | 0.4 V |
| DS | 0.5 V | 0.6 V |
| GD | 1.0 V | 1.2 V |

Fig. 3. Simulation of ring oscillators consisting of a NAND and two inverters (Fig. 2, ro3) and a NAND and ten inverters (ro11). (a) TFET of $L = 65$ nm (b) CMOS of $L = 65$ nm based on PTM where $Vth = 0.463$ V. (c) TFET of $L = 90$ nm (d) CMOS of $L = 90$ nm based on PTM where $Vth = 0.49$ V.

Fig. 4. $I_D-V_G$ characteristics of TFET and CMOS at $V_D = 0.3$ V. (a)(b) TFET and CMOS of $L = 65$ (c)(d) TFET and CMOS of $L = 90$ nm. TFET parameters were calculated as in Ref. [24]. CMOS parameters were obtained from PTM [25] such that the speed of ring oscillators had the similar periods as those of TFETs.

Fig. 5. $I_D-V_G$ characteristics of TFET and CMOS at $V_D = 50$ mV. (a)(b) TFET and CMOS of $L = 65$ nm (c)(d) TFET and CMOS of $L = 90$ nm. TFET parameters were calculated as in Ref. [24]. CMOS parameters were obtained from PTM [25] such that the speed of ring oscillators had the similar periods as those of TFETs.

Fig. 6. The gate-to-source Capacitance $C_{gs}$ and the gate-to-drain Capacitance $C_{gd}$ characteristics of nTFET and pTFET of $L = 65$ nm devices calculated TCAD simulation as in Ref. [24]. We have similar characteristics for $L = 90$ nm devices.
TFETs. Table III and IV are plotted in Fig. 12. From Table III and Table IV, TFETs exhibit less effective compared with CMOSs. In addition, in both Table III and Table IV, the results of \( V_D = 0.4 \) V show greater power consumption than those of \( V_D = 0.3 \) V. This might be partly because the doping concentrations of Table I were determined by minimizing the S.S. of \( L = 1 \) µm in Ref. [24]. The \( L_{ov} \) of \( L = 65 \) nm and \( L = 90 \) nm were optimized by fixing the three doping concentrations. However, \( V_D \) dependence is not well understood at present. There are many parameters in the crystal-oscillator circuit, and it is considered that each device has its own optimal characteristics, depending on \( V_D \). In order to compare different devices, we have to fix most of their parameters for fair comparisons. Thus, it is possible that one parameter set which is best for one device may not be best for other devices. This is a problem that will require future investigation. In any case, it is expected that the power consumption of TFET is lower than that of CMOSs. It appears that the power reductions of TFETs in Tables III and IV are not as large as predicted by the through-current reductions shown in Fig. 7(c) and (d). It is considered that this is the results of the polarity of the current oscillations polarities shown in Fig. 10. The currents of TFETs generally have the same polarities. On the other hand, the CMOS currents have both positive and negative polarities. In the NAND gate shown in Fig. 8, the opposite current means that the oscillating circuit generates electric power. Let us consider the reason why there is smaller opposite current flow in TFETs by regarding the NAND circuit as an inverter. The opposite currents flow when the output voltage of the inverter is higher than the drain voltage of pMOS at \( V_D < 50 \) mV. This is in the case of Fig. 5. We therefore deduced that the higher resistance of TFETs (clear low \( I_{off} \)) blocks the backward current from the LCR circuit of the part of Fig. 8 to the power source. Thus, although the currents through the NAND gate shown in Fig. 7 of CMOSs are much larger than those of TFETs, the final power consumptions of TFETs are not so large. Finding the appropriate \( I-V \) characteristics suitable for a 32-kHz crystal-oscillator will require future investigation.

5. Oscillation margin

Let us check the stability of the oscillations. The oscillation margin was estimated by checking whether the oscillation is possible when \( R_5 \) increases. The oscillation margin \( M_{osc} \)
is defined from the load resonance frequency \( f_L \), the load resistance \( R_L \), and the load capacitance \( C_L \), which were given by
\[
f_L = f_s \left( \frac{C_1}{2(C_0 + C_1)} + 1 \right), \quad R_L = R(1 + C_0/C_1)^2, \quad \text{and} \quad C_L = \left( C_1/2 \right) / \left( f_L/f_s - 1 \right) - \frac{C_0}{R} \quad [30].
\]
The calculated values are listed in Table V. The oscillation margin degree was given by \( M_{osc} \equiv R_5/R_L \). The general condition of the stable oscillation is considered to be given by \( M_{osc} \geq 5 \). Fig. 11 shows the numerical results of the 32-kHz oscillations when \( R_5 \) increased to meet the condition of the oscillation margin (\( M_{osc} \geq 5 \)). As can be seen, as \( R_5 \) increased, the amplitudes of oscillation were inclined to the decreases in the devices of the datasets A and C. In contrast, the oscillations were stable for the devices of the dataset B devices. Thus, it is confirmed that the oscillation margin depends on parameter regions.

6. Conclusion

We calculated the power consumption of a TFET based on the TCAD table model for an application of 32-kHz crystal-oscillator circuits. We compared the power consumptions of 65-nm and 90-nm TFETs with those of CMOS based on the PTM model under the conditions of equal area and speed. We showed that the power consumption of TFETs is smaller than those of CMOSs for several circuits. The origin of this low power consumption of TFETs comes from the low \( I_{off} \) and the steeper S.S. of TFETs, which induces a larger amplification of signals in the 32-kHz crystal-oscillator circuits. The disadvantage of using TFET would be an extra cost of fabrication because the circuits other than the crystal-oscillator are made by conventional transistors. The trade-off between the lower consumption and the extra fabrication cost would be a future problem.

Acknowledgments

This work was carried out in Toshiba Corporation supported by JST CREST Grant Number JPMJCR1332, Japan. We thank K. Kukita, T. Hioki, S. Takaya, Y. Nishi, T. Marukame, S. Kawanaka, H. Harma, K. Kushida, K. Adachi, M. Goto, M. Fujimatsu, A. Nishiyama and S. Yasuda for discussions.
References

[1] A. M. Ionescu and H. Riel: “Tunnel field effect transistors as energy efficient electronic switches,” Nature 479 (2011) 329 (DOI: 10.1038/nature10679).

[2] K. K. Bhuwalka, et al.: “A simulation approach to optimize the electrical parameters of a vertical tunnel FET,” IEEE Trans. Electron Devices 52 (2005) 1541 (DOI: 10.1109/TED.2005.850618).

[3] F. Mayer, et al.: “Static and dynamic TCAD analysis of IMOS performance: From the single device to the circuit,” IEEE Trans. Electron Devices 53 (2006) 1852 (DOI: 10.1109/TED.2006.877372).

[4] R. Kumar: “NCMOS: A high performance CMOS logic,” IEEE J. Solid-State Circuits 29 (1994) 631 (DOI: 10.1109/4.284718).

[5] C. Pan and A. Naeemi: “Prospect of tunneling green transistor for 0.1 V CMOS,” IEDM Dig. Tech. Papers (2010) 16.1.1 (DOI: 10.1109/IEDM.2010.5703372).

[6] C. Hu, et al.: “Green transistor - A VDD scaling path for future low power ICs,” VLSI Tech. Dig. (2008) 14 (DOI: 10.1109/VTSA.2008.453077).

[7] C. Hu: “Reduce IC power consumption by >10x with a green transistor?,” IEEE 2009 Device Research Conference (2009) 22 (DOI: 10.1109/DRC.2009.5354973).

[8] P.-F. Wang, et al.: “Complementary tunneling transistor for low power application,” Solid-State Electron. 48 (2004) 2281 (DOI: 10.1016/j.sse.2004.04.006).

[9] A. C. Seabaugh and Q. Zhang: “Low-voltage tunnel transistors for beyond CMOS logic,” Proc. IEEE 98 (2010) 2095 (DOI: 10.1109/PROC.2010.207047).

[10] H. Lu and A. Seabaugh: “Tunnel field-effect transistors: State-of-the-art,” IEEE J. Electron Devices Soc. 2 (2014) 44 (DOI: 10.1109/JEDS.2014.2326622).

[11] S. Takagi, et al.: “Tunneling MOSFET technologies using III-V/Ge materials,” IEEE IEDM Tech. Dig. (2016) 516 (DOI: 10.1109/IEDM.2016.7838454).

[12] D. E. Nikonov and I. A. Young: “Benchmarking of beyond-CMOS exploratory devices for logic integrated circuits,” IEEE J. Explor. Solid-State Computat. 1 (2015) 3 (DOI: 10.1109/JXCD.2015.2418033).

[13] R. Mukundraj and et al.: “Ultra low power circuit design using tunnel FETs,” 2012 IEEE Computer Society Annual Symposium on VLSI (2012) (DOI: 10.1109/ISVLSI.2012.70).

[14] C. Pan and A. Naemmi: “An expanded benchmarking of beyond-CMOS devices based on Boolean and neuromorphic representative circuits,” IEEE J. Explor. Solid-State Computat. 3 (2017) 101 (DOI: 10.1109/JXCD.2018.2793536).

[15] M. O. Li, et al.: “Single particle transport in two-dimensional heterojunction interlayer tunneling field effect transistor,” J. Appl. Phys. 115 (2014) 074508 (DOI: 10.1063/1.4866076).

[16] M. Kim, et al.: “High Ion/Ioff Ge-source ultrathin body strained-SOI tunnel FETs,” IEEE IEDM Tech. Dig. Papers (2014) (DOI: 10.1109/IEDM.2014.7047043).

[17] S. Takagi, et al.: “III-V/Ge channel MOS device technologies in nano CMOS era,” Jpn. J. Appl. Phys. 54 (2015) 06FA01 (DOI: 10.7567/JJAP.54.06FA01).

[18] K. Kato et al.: “Proposal and demonstration of oxide-semiconductor/(Si, SiGe, Ge) bilayer tunneling field effect transistor with type-II energy band alignment,” IEEE IEDM Tech. Dig. Papers (2017) 15.6 (DOI: 10.1109/IEDM.2017.8268383).

[19] T. Mori, et al.: “Demonstrating performance improvement of complementary TFET circuits by ION enhancement based on isoelectronic trap technology,” IEEE IEDM Tech. Dig. Papers (2016) 512 (DOI: 10.1109/IEDM.2016.7838453).

[20] S. Takagi, et al.: “III–V and Ge tunneling FET technologies for low power LSIs,” IEEE VLSI Symposium Tech. Dig. Papers (2015) T22 (DOI: 10.1109/VLSIT.2015.7223687).

[21] P. C. Huang, et al.: “Investigation of electrical characteristics of vertical junction Si n-type tunnel FET,” IEEE Trans. Electron Devices 65 (2018) 551 (DOI: 10.1109/TED.2018.2874534).

[22] T. Tanamoto, et al.: “SPICE simulation of tunnel FET aiming at 32 kHz crystal-oscillator operation,” IEICE Electron. Express 15 (2017) 1232 (DOI: 10.1587/elex.15.20171232).

[23] S. Mookerjea, et al.: “On enhanced Miller capacitance effect in interband tunnel transistors,” IEEE Electron Device Lett. 30 (2009) 1102 (DOI: 10.1109/LED.2009.2028907).

[24] K. Kuikita, et al.: “Simulation of planar single-gate Si tunnel FET with average subthreshold swing of less than 60 mV/decade for 0.3 V operation,” Jpn. J. Appl. Phys. 57 (2018) 04FD09 (DOI: 10.7567/JJAP.57.04FD09).

[25] Predictive Technology Model (PTM), http://ptm.asu.edu/.

[26] P. Patel: “Department of electrical engineering and computer sciences,” Dr. Thesis, University of California, Berkeley (2010).

[27] T. Mori, et al.: “EOT scaling in tunnel field-effect transistors: Trade-off between subthreshold steepness and gate leakage,” Ext. Abstr. SSDM (2012) 74 (DOI: 10.7567/SSDM.2012.PS-3-5).

[28] K. Jeon, et al.: “Si tunnel transistors with a novel silicided source and 46 mV/dec swing,” IEEE VLSI Tech. Dig. (2010) 121 (DOI: 10.1109/VLSIT.2010.5556195).

[29] S. Mookerjea, et al.: “On enhanced Miller capacitance effect in interband tunnel transistors,” IEEE Electron Device Lett. 30 (2009) 1102 (DOI: 10.1109/LED.2009.2028907).

[30] https://global.kyocera.com/pdct/electro/product/pdf/hand_e.pdf.