A PARTICLE SWARM OPTIMIZATION APPROACH FOR LOW POWER VERY LARGE SCALE INTEGRATION ROUTING

Nallathambi, G. and S. Rajaram

Department of Electronics and Communication Engineering, Thiagarajar College of Engineering, TIFAC CORE in Wireless Technologies, Madurai, Tamil Nadu 625005, India

Received 2013-12-31; Revised 2014-01-21; Accepted 2014-02-01

ABSTRACT

This study deals with the particle swarm optimization approach for optimal power dissipation in VLSI interconnect driven routing technique. Interconnect power dissipation is a major challenging research problem in Deep Submicron (DSM) regime that affects the overall circuit performance. The Buffer Insertion Buffer Sizing and Wire Sizing (BISWS) is considered for minimizing the power dissipation in VLSI circuits using interconnect wires. The shortest path constraints, buffer insert constraints and wire size constraints are used to analysis the power consumption considered for analysis. The closed form expressions for optimal power allocation is also derived. These expressions can be used to estimate the power dissipation efficiently in the physical design stages of the VLSI. It is observed that the power dissipation is optimal using the shortest path between source to sink. A novel optimization algorithm is introduced to model delay and bandwidth analytically derived and analyzed. The proposed optimization algorithm is analyzed and compared for 65, 45 and 32 nm CMOS technologies.

Keywords: Power Dissipation, Buffer Insertion, Wire Size, Shortest Path, VLSI Routing

1. INTRODUCTION

In Very Large Scale Integration (VLSI) design, interconnect delay affects the circuit performance and complexity (Tang et al., 2001). In Deep Submicron and Nanometer design, interconnect has become dominating factor in circuit performance and reliability. Thus the performance of the VLSI circuit is very much depends on wire routing and buffer insertion along the path.

The techniques for interconnect delay such as wire sizing, buffer insertion and buffer sizing are used. Dong et al. (2009) have introduced a heuristic method to solve buffer insertion and wire sizing problem. However, this method did not handle routing with obstacles. Without using any optimization technique or algorithm, the mathematical equation become complex and number of parameters will be used to solve this routing problem. To solve this complex problem, Particle Swarm Optimization (PSO) is an optimization technique which is an evolutionary computational technique developed (Engelbrecht, 2005). PSO is a robust optimization technique based on movement and intelligent of swarm. Ayob et al. (2010; 2012) employed Particle Swarm Optimization (PSO) to solve buffer insertion problem in VLSI routing, with considerations on wire and buffer obstacles.

PSO approach in VLSI routing was first implemented by the authors (Dong et al., 2009). The algorithm was targeting to have shortest path in MRST problem. The problem does not include any buffer and obstacle in VLSI grid graph. The problem is to obtain the optimal path having the minimum value of interconnect delay from source to sink in VLSI using Grid Graph model. The routing path is obtained and then the buffer is inserted to minimize the delay. This technique will have the path with the
shortest distance from source to sink whereas the shortest path is considered to have minimum delay. Mahanthi and Rao (2013) have introduced a stochastic based Particle Swarm Optimization algorithm is used to optimize buffer locations to find the shortest path and also simultaneously minimize the congestion.

The objective of this study is to study the impact of pre detective technology model library functions using standard nanometer specifications for efficient routing technique. The particle swarm optimization algorithm is used for optimizing the link between source and sink. The manhattan bending is used for optimizing this algorithm is incorporated. The shortest path routing is established between the source and sink. Buffers are appropriately inserted using PSO algorithm by implementing the shortest path routing in a source to sink. This proposed algorithm is useful for finding the minimum power dissipation of buffers inserted in a VLSI routing. The closed form expression for power dissipation is derived and is simulated with numerical results.

This study is organized as follows. Section II presents the proposed method for inter connect driven routing. Section III analyzes the performance of the proposed model using PSO algorithm. Simulation results are discussed in section IV and section V concludes the study.

2. MATERIALS AND METHODS

2.1. Power Dissipation

The interconnect width and spacing are optimized under two scenerious, 1. Spacing is kept at its minimum value and 2. Spacing is kept the same line width, for various International Technology Roadmap for Semiconductor (ITRS) Technology model.

The total capacitance of the wire Equation (1):

\[ C_i = C_g + 2C_c \]  

(1)

Where:

- \( C_g \) = The gate capacitance
- \( C_c \) = The coupling capacitance

Equation (2 and 3):

\[ C_s = e^{\left(\frac{w}{h} + 2.04\left(\frac{s}{s + 0.54h}\right)^{1.77}\left(\frac{t}{t + 4.53h}\right)^{0.07}\right)} \]  

(2)

\[ C_c = e^{\left(1.41\left(\frac{h}{s}\right)^{0.46} + 2.37\left(\frac{w}{w + 0.31s}\right)^{0.23}\left(\frac{h}{h + 8.96s}\right)^{0.76}\right) \times e^{\frac{-2s}{8.96s}}} \]  

(3)

Where:

- \( t \) = The interconnect thickness
- \( w \) = The interconnect width
- \( h \) = The dielectric height
- \( s \) = The spacing between the neighbor interconnects

The proposed Pre detective Technology Model (PTM) model library functions (http://public.itrs.net/Files/2001ITRS/Home) can be incorporated using nanometer technological specifications to optimize the power. The closed form expression for power dissipation is carried out in this study with buffer as well as without buffer Equation (4):

\[ P_i = P_w - P_b \]  

(4)

Where:

- \( P_i \) = The total power dissipation
- \( P_w \) = A without buffer power dissipation
- \( P_b \) = A with buffer power dissipation

Global interconnects are comprised of wires and buffers. An optimal repeater insertion technique is used to minimize the wire length (shortest path between source to sinks), power dissipation and wire size. This wire size is inversely proportional to the power dissipation and buffer insertion is directly proportional to the power dissipation.

2.2. Single Long Uniform Wire Routing Without Buffer Insertion Approach

A single long 45 nm technological node wire interconnects is considered for routing. The gate capacitance \( C_g \) is kept as 1.92 fF/mm for each segment. The route length is calculated from source to sink represented by segments. The total capacitance is measured with respect to ground for \( x \) segments is calculated by 1.92fF*\( x \). The total power is calculated without buffer insertion is Equation (5):

\[ P_i = V_{dd} \times f_c \times C_{tg} \]  

(5)

Where:

- \( V_{dd} \) = A supply voltage in interconnect driven routing
- \( f_c \) = A clock frequency
- \( C_{tg} \) = The total gate capacitance

2.3. Single Long Uniform Wire Routing With Buffer Insertion Approach

The buffer is inserted to the Manhattan’s bending degrades the power dissipation in the wire interconnect
signal. The total buffer insertion is limited to three. The power is dissipated by using wire segments and buffers from source to a sink node Swaminathan et al. (2013), the total power dissipation with buffer insertion is subtracted with the total power dissipation without buffer insertion is calculated and is given by Equation (6):

\[ P_t = P_{tnb} - P_{tnb} \]

Where:
- \( P_{tnb} = \) The total power without buffer insertion
- \( P_{tnb} = \) the total power with buffer insertion

Kaur and Sulochanna (2013) the uniform buffer insertion is an efficient technique for driving long interconnects. The objective of a uniform buffer insertion is to minimize the power dissipation and delay a long interconnect.

The total power dissipation with buffer insertion is calculated by Equation (7):

\[ P_{tnb} = V_{dd} \times f \times (C_{pt} - n_b) + n_b \times b_{os} \]

Where:
- \( n_b = \) The number of buffers
- \( b_{os} = \) The buffer value in one segment

The total power dissipation without buffer insertion is represented by Equation (8):

\[ P_{tnb} = V_{dd} \times f \times C_{pt} \]

(8)

The buffer is inserted in an interconnect signal wire connected from a source to a sink node. Hence the power dissipation gets degraded and is calculated.

2.4. Two Uniform Wire Routing Without Buffer Insertion Approach

The node wire dimension is assigned as 45 nm. Let \( S_{min} = W_{min} = 102.5 \) nm. The parameters are taken from the Predictive Technology Model (PTM). The gate capacitances are 7.265 fF/mm and 1.92 fF/mm. \( V_{dd} = 1V, f_c = 15\)GHZ. The total cross coupling capacitance is calculated by Equation (9):

\[ C_{ct} = (C_{g1} + C_{g2} + C_{g3}) \times C_{cos} \]

where, \( C_{g1}, C_{g2}, C_{g3} \) are the gate capacitances between two uniform parallel wire in three manhattan bending. \( C_{cos} \) is the coupling capacitance in one segment. The total gate capacitance is Equation (10):

\[ C_t = C_{gt} + C_{pt} \]

where, \( C_{g1}, C_{g2}, C_{g3} \) are the gate capacitance in wire one and \( C_{g4}, C_{g5}, C_{g6} \) are the gate capacitance value in wire two. The total capacitance is calculated by adding the total coupling capacitance and total gate capacitance. It is calculated by Equation (11):

\[ P_t = (C_{g1} + C_{g2} + C_{g3} + C_{g4} + C_{g5} + C_{g6}) \times C_{cos} \]

(10)

The total Power dissipation in two uniform wire is calculated by Equation (12):

\[ P_w = V_{dd} \times f \times (C_t + 2 \times C_{ct}) \]

(12)

The total power dissipation with buffer in Two uniform wire calculated by Equation (13):

\[ P_{tb} = V_{dd} \times f \times (C_{pt} - n_b) + 2C_{ct} \times (n_b \times b_{os}) \]

(13)

The total power dissipation in the interconnect signal wires is calculated by Equation (14):

\[ P_t = P_{tn} - P_{tb} \]

(14)

Now, the percentage of power saving due to the buffer insertion is calculated by Equation (15):

\[ \frac{P_{tn} - P_{tnb}}{P_{tn}} \times 100 \]

(15)

Where:
- \( P_{tn} = \) The total power dissipation without buffer
- \( P_{tnb} = \) The total power dissipation with buffer

2.5. Delay and Bandwidth Interconnections

The delay of the line segment is optimal. Therefore the optimal delay per unit length can be obtained, (Yan et al., 2013; Narasimhan and Sridhar, 2010) Equation (16):

\[ D = 2\sqrt{\frac{1}{2}(1 + C_t / C_{ct})} \frac{1}{\sqrt{f_c}} \]

(16)

The global interconnection total delay \( D \) and the number of interconnects \( N \) decide the interconnect
Nallathambi, G. and S. Rajaram / Journal of Mathematics and Statistics 10 (1): 58-64, 2014

bandwidth B with the optimal buffer insertion can be defined as (Yan et al., 2013) Equation (17 and 18):

\[
B = \frac{N}{D} \tag{17}
\]

\[
B.W = \frac{1}{\ln 2 \times 2 \sqrt{R_c}} (1 + \sqrt{\frac{1}{2} (1 + \frac{C_p}{C_o}) \times \frac{1}{\sqrt{RC}} (w + s)}) \tag{18}
\]

Where:

- \(C_o\) = The input capacitance
- \(C_p\) = The output capacitance
- \(r_s\) = The resistance

2.6. Interconnect Driven Routing Using PSO Algorithm

- Initialize each particle with a random velocity and random position
- Calculate the cost for each particle
- If the current cost is lower than the best value, treat the particle is gBest
- Calculate the new velocity and position to each particle
- Repeat steps 2-4 until maximum iteration or minimum error criteria is not attained

The algorithm is initialized with particles at random positions and then it explores the search space to find better solutions. In every iteration, each particle adjusts its velocity to follow two best solutions (Datta et al., 2013) the first is the cognitive part, where the particle follows its own best solution found so far. This is the solution that produces the lowest cost (has the highest fitness). This value is called pBest (particle best) (Yusof et al., 2011; Tang and Mao, 2006). The other best value is the current best solution of the swarm, i.e., the best solution by any particle in the swarm. This value is called gBest (global best) (Kennady and Eberhart, 1995; Eberhart and Shi, 2001).

Each particle adjusts its velocity and position is given by Equation (19 and 20):

\[
V_i = V + C_1 \times R_1 \times (P_{\text{best}} - x) + C_2 \times R_2 \times (Q_{\text{best}} - x) \tag{19}
\]

\[
X_i = x + V_i \tag{20}
\]

Where:

- \(V\) = The current velocity
- \(V_i\) = the new velocity
- \(x\) = The current position

\(X_i\) = The new position

\(R_1\) and \(R_2\) are distributed random numbers, \(C_1\) and \(C_2\) are acceleration coefficients. \(C_1\) influences the cognitive behavior, i.e., how much the particle will follow its own best solution and \(C_2\) is the factor for social behavior, i.e., how much the particle will follow the swarm’s best solution. It has a limited number of parameters and the impact of parameters to the solutions is small compared to other optimization techniques. PSO algorithm determines the shortest path between source to sink. PSO algorithm determine the optimum power that dissipates within the constraint of three manhattan style routing bending with buffer insertion as agreed.

3. RESULTS

In this section, the power dissipation for various buffers is simulated through MATLAB simulations. The power dissipation is compared with various nanometer technology parameters.

Figure 2 and 3 show the power dissipation for number of buffers is simulated in various nanometer technological parameter values for single and two uniform wire routing. Figure 1 shows the power saving for number of buffers is simulated in various nanometer technological parameter value for two uniform wire routing.

4. DISCUSSION

Figure 2 and 3 is shown that the number of buffers are increased, the power dissipation is also increased. It is clearly shown that at 65 nm power dissipation is more when compared to 32 nm power dissipation. It is seen that for ten buffer insertion, for 32 nm technology model, the power dissipation value is \(2 \times 10^{11}\), but for 65 nm technology model, the power dissipation value is \(18 \times 10^{11}\). It is inferred that the power dissipation is same for both single and two uniform wire routing.

The Table 1 and 2 \(w_{\text{opt}}, w_{\text{opt}}, s_{\text{opt}}, h_{\text{opt}}, k_{\text{opt}}, \tau_{\text{opt}}, p_{\text{opt}}\) and \(B_{\text{opt}}\) are the optimal results with considering the self heating effect and \(w_{\text{opt}}, s_{\text{opt}}, h_{\text{opt}}, k_{\text{opt}}, \tau_{\text{opt}}, p_{\text{opt}}\) and \(B_{\text{opt}}\) are the traditional optimization without considering the self heating effect which is from (Tang and Mao, 2006).

Figure 1 shows routing. It is shown that the number of buffers are increased, the power saving is also increased. The power saving is maximum for 32 nm technology model when compared with 45 nm technology model. It is seen that 32 and 65 nm technology models power saving is the same.
Table 1. Comparison of interconnect dimension parameters between two kinds of optimization results

| Tech node (nm) | $w_{opt}$ (mm) | $s_{opt}$ (mm) | $s_{1,opt}$ (mm) | $h_{opt}$ (mm) | $h_{1,opt}$ (mm) | $k_{opt}$ | $k_{1,opt}$ |
|----------------|----------------|----------------|------------------|----------------|------------------|----------|------------|
| Previous       | 90             | 972            | 898              | 398            | 353              | 2.1      | 1.4        |
| Work (Yan et al., 2013) | 65             | 886            | 774              | 336            | 298              | 1.7      | 0.9        |
| Proposed Work  | 40             | 657            | 536              | 232            | 214              | 1.1      | 0.5        |
|                | 32             | 556            | 422              | 104            | 110              | 1.8      | 0.2        |

Table 2. Comparison of interconnect delay, power dissipation and bandwidth between two kinds of optimization results

| Tech node (nm) | $\tau_{opt}$ | $\tau_{1,opt}$ | $P_{opt}$ | $P_{1,opt}$ | $B_{opt}$ | $B_{1,opt}$ |
|----------------|--------------|-----------------|-----------|-------------|-----------|------------|
| Previous       | 90           | 101.3           | 0.21      | 0.26        | 2.63      | 2.36       |
| Work (Yan et al., 2013) | 65           | 76.2            | 0.58      | 0.64        | 2.84      | 2.43       |
| Proposed Work  | 40           | 94.4            | 1.39      | 1.50        | 3.17      | 2.75       |

Fig. 1. Total power saving Vs number of buffer in two uniform wire routing

Fig. 2. Total power dissipation Vs number of Buffers in single uniform wire routing
The global interconnection power distribution is inversely proportional to the width and spacing of the interconnection, which is same as that of the delay. Lower power distribution requires large interconnection width and spacing. The aim of the global interconnect design is to get a small delay per unit length, low power dissipation and large bandwidth simultaneously unfortunately, it can be seen from the above discussion, small delay and low power dissipation, require large interconnection width and spacing. But large bandwidth requires small interconnection width and spacing (Tep and Yusof, 2010).

Table 2 The interconnection less delay, less power dissipation and large bandwidth can be achieved compared to my work. Table 1 shows the optimal wire width \( w_{opt} \), \( s_{opt} \) buffer size \( k_{opt} \) and the length \( h_{opt} \) between two buffers considering the self heating effect is larger than without considering the self heating.

5. CONCLUSION

The optimal power dissipation for simultaneous buffer insertion and sizing is better than traditional uniformed buffer insertion in terms of optimal shortest path and optimal power allocation. The self heating effect, the interconnection wire delay, power dissipation and bandwidth, which depend on the interconnect resistance per unit length and capacitance, are analyzed. The proposed optimal model is validated and compared on 90, 65, 40 and 32 nm cmos technology. Performance analysis in this study will facilitate future work on new technology specifications and improved power dissipations and bandwidth and decrease the delay.

6. REFERENCES

Ayob, M.N, Z.M. Yusof, A. Adam, A.F.Z. Abidin and I. Ibrahim et al., 2010. A particle swarm optimization approach for routing in VLSI. Proceedings of the 2nd International Conference Computational Intelligence, Communication Systems and Networks, Jul. 28-30, IEEE Xplore Press, Liverpool, pp: 49-53. DOI: 10.1109/CICSyN.2010.42

Ayob, N.M., F. Hassan, A.H. Ismail and H.H. Basri, 2012. A firefly algorithm approach for routing in VLSI. Proceedings of the IEEE Symposium Computer Applications and Industrial Electronics, Dec. 3-4, IEEE Xplore Press, Kota Kinabalu, pp: 43-47. DOI: 10.1109/ISCAIE.2012.6482066

Datta, K., I. Sengupta and H. Rahaman, 2013. Particle swarm optimization based reversible circuit synthesis using mixed control toffoli gates. J. Low Power Electr., 9: 363-372. DOI: 10.1166/jolpe.2013.1261
Dong, C., G. Wang, Z. Chen, S. Sun, D. Wang, 2009. VLSI routing algorithm based on improved DPSO. Proceedings of the International Conference Intelligent Computing and Intelligent Systems, Nov. 20-22, IEEE Xplore Press, Shanghai, pp: 802-805. DOI: 10.1109/ICICISYS.2009.5358030

Eberhart, R.C. and Y. Shi, 2001. Particle swarm optimization: developments, applications and resources. Proceedings of the Congress Evolutionary Computation, May 27-30, IEEE Xplore Press, Seoul Korea, pp: 81-86. DOI: 10.1109/CEC.2001.934374

Engelbrecht, A.P., 2005. Fundamental of Computational Swarm Intelligence. 1st Edn., Wiley, Hoboken, NJ, ISBN-10: 9780470091913, pp: 672.

Kaur, D. and V. Sulochanna, 2013. Crosstalk minimization for coupled rlc interconnects using bidirectional buffer and shield insertion. Int. J. VLSI Des. Commun. Syst., 4: 31-42.

Kennady, J. and R. Eberhart, 1995. Particle swarm optimization. Proceedings of IEEE International Conference Neural Networks, Nov. 27-Dec. 01, IEEE Xplore Press, Perth, WA., pp: 1942-1948. DOI: 10.1109/ICNN.1995.488968

Mahanthi, V. and G.A. Rao, 2013. Particle swarm optimization approach for MST problem in VLSI routing. Int. J. Eng. Res. Technol.

Narasimhan, A. and R. Sridhar, 2010. Variability aware low-power delay optimal buffer insertion for global interconnects. IEEE Trans. Circ. Syst. I, Reg., 57: 3055-3063. DOI: 10.1109/TCSI.2010.2073790

Swaminathan, K., G. Lakshminarayanan, K. Seok-Bum, 2013. High speed low power ping pong buffering based network interface for network on chip. J. Low Power Electr., 9: 322-331. DOI: 10.1166/jolpe.2013.1265

Tang, M. and J.F. Mao, 2006. Optimization of global interconnects in high performance VLSI circuits. Proceedings of the International Conference Embedded Systems and Design, VLSI Design, Jan. 3-7, IEEE Xplore Press, pp: 123-128. DOI: 10.1109/VLSID.2006.126

Tang, X., R. Tian, H. Xiang, D.F. Wong, 2001. A new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraint. Proceedings of the IEEE/ACM International Conference a Particle Swarm Optimization Approach for Low Power VLSI Routing, Nov. 4-8, IEEE Xplore Press, San Jose, CA, USA., pp: 49-56. DOI: 10.1109/ICCAD.2001.968

Tep, A.B.M. and Z.B.M. Yusof, 2010. Power dissipation in VLSI wire routing using Particle Swarm Optimization technique. PhD Thesis, University Technology Malaysia.

Yan, Z., D. Gang, W. Ning, D. Yaoshun and L. Xiaoxian et al., 2013. A novel interconnect optimal buffer insertion model considering the self-heating effect. J. Semicond., 34: 115004-115004. DOI: 10.1088/1674-4926/34/11/115004

Yusof, Z.M., T.Z. Hong, A.F.Z. Abidin, M.N.A. Salam and A. Adam et al., 2011. A binary particle swarm optimizationapproach for buffer insertion in VLSI routing. Int. J. Innovat. Manage. Inform. Product. 2: 34-39.