Low Power and Low Area Junction-less Tunnel FET Design

U Ragavendran & M Ramachandran

Abstract

We present Junction less Tunnel FET with Si:SiGe, Si:AlGaAs and Si:InGaAsP and investigate their DC characteristics. The proposed structures present tremendous performance at a very low supply voltage. The key idea is to study device performance, which can be exploited as a digital switching device for 22 nm technology. Comparison of different heterostructures numerical simulations indicates that ION increases from 0.0024345 to 0.006532 A/μm, when Si:SiGe is replaced with Si:InGaAsP for 22nm channel with supply voltage of 0.5V at a temperature of 300K.

Keyword: TFET, Flip-flop, Low power design, low-power integrated circuits; Junctionless FET

1. Introduction

MOSFET have been first designed in the year 1933 by J.E.Lillienfeld and since then they have been undergoing constant scaling and optimization in accordance to the Moore’s Law. Today, the researches on MOSFET devices have reached to an edge beyond which the switching mechanism need to be changed to achieve an efficient structure with the desirable transistor characteristics and optimized output. The Tunnel Field Effect transistor (TFET) is a type of transistor that uses Quantum Tunneling for transistor switching purposes [11]. It is a promising candidate with faster switching speed, low powered, energy efficient, lower threshold voltage and low leakage current [3]. The major shortcoming of TFET is the low ON current, which is lower than MOSFET causing hindrance in commercialization of TFETs at a wider scale. Though, TFET in today’s world finds its applications in ultra-low power switching application which can be implemented. It needs modifications in its structure to increase the value of on current, so that it can replace the use of MOSFET. The Junctionless TFET works on the principle of charge plasma effect and quantum tunneling. The charge plasma effect is created at the source; this generates of the charge carriers (Electrons) then help in the flow of current [2]. The electrons then tunnel through the valence band of the source to the conduction band of the channel by the quantum tunneling. Due to the absence of metallurgical junction in junctionless FET there is lesser amount of blockage caused in the tunneling process increasing the tunneling probability across the tunneling barrier [1]. When we supply the control gate voltage the channel gets induced with negative charge and acts as n+ region that easily conducts the electrons that enable further flow of current through the device. The heterostructure helps in increasing the ratio of ON versus OFF current by reducing in the length of the potential barrier. Whereas the homostructure has higher ON current due to the constant vibrations that occur at the band gap, once at the tunneling barrier due to the use of the same material the vibrations remain synchronized, the number of electrons passing through the barrier increases thereby increase in the ON as well as OFF current[1].

2. Device Structure

The heterostructure JLTFT consists no doping junction but two different material at the source and channel-drain, with no metallurgical junction between them. The homostructure JLTFT consists of single material throughout the source-channel-drain region with no change in doping concentration. The device has two gates named control gate and the auxiliary gate. The control gate is used to control the channel and the auxiliary gate voltage is used to control the number of charge carriers formed at the source by the charge plasma effect. The structure consists of double gate, that is has gates on either side of the channel and the source respectively. The contacts are given at the source end, drain end, at the control gates and the auxiliary gates. The doping concentration is 1x10^19 cm^-3 throughout the source-channel-drain. The hafnium dioxide is used as the gate oxide and silicon dioxide has been used as spacer between the control and the auxiliary gate. The gate metal used at the control gate is aluminum (Work function=4.2 eV) and the auxiliary gate used is the platinum (Work function = 5.2eV). The same structure is then used with same material on source as well as the drain side. The structure thereby formed is known as homostructure JLTFT.

2.1 Hetero-Structure JLTFT

The Si:SiGe Heterostructure JLTFT consists of SiGe as source and Silicon as the drain. Similarly we compare this base structure with several other structures such as Si:AlGaAs and Si:InGaAsP in which the source is of AlGaAs and InGaAsP respectively and the drain is of silicon material.
2.2 Homostructure JLTFET

The homostructure JLTFET is formed using single material in the source as well as in the drain. We have used Silicon, SiGe, AlGaAs and InGaAsP to check their corresponding performances with respect to heterostructure JLTFET.

3. Simulation and Result

The 2-Dimensional structure has been simulated using Synopsis Senators. Since in the TFET structure the tunneling current flow depends on the band structure of the materials, Band to band tunneling model has been implemented. Shockley-Read-Hall is used to model traps and defects. Trap Assist tunneling model is used to account for the electron tunneling through the band gap via trap states. Since, the channel is heavily doped the Band Gap narrowing model has been used.

3.1 Electron Density of Si:SiGe Heterostructure JLTFET

![In Figure 2: Electron Density](image)

above structure electron density is highest at intrinsic region and the interface of source-channel which is due to the fact that tunneling takes place at this interface hence an accumulation of electrons. It’s higher at source side than drain because electrons are being injected from source that results in higher electron density. Among Hetero-structure JLTFET models shows overall better results with higher $I_{ON}$, optimally lower $I_{OFF}$, lower threshold voltage and higher value of trans-conductance.

3.2 Comparison between Heterostructure JLTFET

![Figure 2: Comparison between all the heterostucture JLTFET](image)

3.3 Comparison between Heterostructure and Homostructure JLTFET

![Figure 3: Comparison between all the heterostructure and homostructure JLTFET](image)

On comparing Hetero-structure JLTFET models with that of Homo-structure JLTFET models, the homo-structure models show higher $I_{ON}$ but this gain is offset by higher $I_{OFF}$ giving a lower $I_{ON}/I_{OFF}$ ratio than hetero-structure models and a higher threshold voltage than hetero-structure models, thus making case for H-JLTFET models.

4. Conclusion

We conducted simulations of Heterostructure-JLTFET using various materials namely Si, SiGe, AlGaAs and InGaAsP. For the experiment we varied drain voltage, control gate voltage and auxiliary gate voltage, also in order to form an experimental basis for comparison we performed simulations with Homostructure-JLTFET of above mentioned materials. Simulations showed that an increase in auxiliary gate voltage although leading to an increase in ON current also increases OFF current making a case for optimally lower auxiliary gate voltage. Materials with higher band-gap energy show higher ON current and better device parameters including lower threshold voltage. The models showed strong current and good even at low voltages i.e., 0.5V. Comparing with output data of Homostructure-JLTFET, Heterostructure -JLTFET shows optimized output which is far ahead in performance. We can conclude that H-JLTFET with exceptional results for small geometric size exhibits tremendous possibilities for low power applications.

### Table 1: Parameters

| Parameters                                      | Values   |
|------------------------------------------------|----------|
| Source/channel/drain doping (N)                 | $1 \times 10^{19}$ cm$^{-3}$ |
| Effective Oxide Thickness($t_{ox}$)             | 2 nm     |
| Control gate work function (Al)                 | 4.2 eV   |
| Auxiliary gate work function (Pt)               | 5.3 eV   |
| Gate Length (L)                                 | 22 nm    |
| Channel thickness (T)                           | 5 nm     |
| Supply voltage ($V_{dd}$)                       | 1V       |
| Dielectric Constant of Spacer (SiO$_2$)        | 3.9      |
| Dielectric Constant of Gate Dielectric (HfO$_2$) | 25       |
References

[1] P. K. Asthana, Y. Goswami, S. Basak, S. B. Rahi and B. Ghosh, “Improved Performance of Junctionless Tunnel Field Effect Transistor with Si and SiGe Hetero-Structure for Ultra Low Power Applications”, RSC Adv., 2015.

[2] M. Jagadesh Kumar and Kanika Nadda, “Bipolar Charge- Plasma Transistor: A Novel Three Terminal Device”, IEEE Transactions On Electron Devices, VOL. 59, NO. 4, April 2012.

[3] Shiromani Balmukund Rahi, Pranav Asthana and Shoubhik Gupta, “Heterogatejunctionless tunnel field-effect transistor: future of low-power devices”, Springer Science, Business Media New York 2016, November, 2016.

[4] Satish M. Turkane, A.K. Khureshi, "Review of Tunnel Field Effect Transistor (TFET)", International Journal of Applied Engineering Research, 2016, Vol. 11.7.

[5] Michael Riordan, Lillian Hoddeson, Conyers Herring, "The Invention of the transistor", The American Physical Society, 1999, Reviews of Modern Physic, Vol. 71, No. 2, published by The American Physical Society, pp.S336-S345.

[6] Ragavendran, U., Viral Mehta, Vishal Fegade, and M. Ramachandran. "Dynamic Analysis of Single Fold Symmetric Composite Laminates.” International Journal of Civil Engineering and Technology 8, no. 11 (2017): 536-545.

[7] Merzbacher, Eugen, "The Early History of Quantum Tunneling", Physics Today, American Institute of Physics, August, 2002.

[8] Jakubowski, Lidia Lukasiak and Andrzej, "History of Semiconductors", January, 2010, Journal of Telecommunications and Information Technology.

[9] J.J. Lau, A. Ortiz-Condez and F.G. Sanchez, “Extraction of the threshold voltage of MOSFETs: an overview”, HongKong : Electron Devices Meeting, Proceedings, IEEE, August, 1997.

[10] Ragavendran, U., M. Ramkumarraja, and M. Ramachandran. "Low power VLSI architecture for LTEs binary to gray converters." In 2017 3rd International Conference on Applied and Theoretical Computing and Communication Technology (iCATccT), pp. 107-109. IEEE, 2017.

[11] Ghosh, M. W. Akram and Bahniman, “Analog performance of double gate junctionless tunnel field effect transistor”, Journal of Semiconductors, July, 2014, Vol. 35.7.

[12] Duraisamy, K., Ragavendran, U ‘Low Power Analog Multiplier Using MIFGMOS’, Journal of Computer Science (JCS), vol. 9, no. 4, pp. 514-520, 2013.

[13] Flynn, Grant McFarland and Michael "Limits of Scaling MOSFETs", Departments of Electrical Engineering and Computer Science, Stanford University, January, 1995.

[14] Esfandyarpour, Rahim, "Tunnel Field Effect Transistor" Stanford University, June, 2012.

[15] U. Ragavendran, M. Ramachandran, Low Power Spike Analysis of Neuron Circuit with Floating Gate Transistors (PGMOS), International Journal of Pure and Applied Mathematics 119(12), 2018

[16] Synopsys, Sentaurus TCAD, Industry-Standard Process and Device Simulators: Datasheet, 2012.