Wideband Doherty Power Amplifier: A Design Approach

Jorge Julián Moreno Rubio 1,*, Edison Ferney Angarita Malaver 1 and Luis Ángel Lara González 2

1 Grupo de Investigación en Telecomunicaciones—GINTEL, Universidad Pedagógica y Tecnológica de Colombia, Sogamoso 152211, Colombia; edison.angarita@uptc.edu.co
2 Instituto de Recursos Minero-Energéticos—IRME, Universidad Pedagógica y Tecnológica de Colombia, Sogamoso 152211, Colombia; luisangel.lara@uptc.edu.co
* Correspondence: jorgejulian.moreno@uptc.edu.co; Tel.: +57-313438443

Abstract: This paper presents a simple method to design wideband Doherty power amplifiers (DPAs) based on the synthesis of a combiner network which can mimic the response of an ideal compensation of the device reactive output equivalent network and exploit the maximum power capabilities of the device. Using the Wolfspeed’s CGH40006 and CG2H40025 GaN HEMT devices, two DPAs were designed and simulated to demonstrate the effectiveness of the proposed approach. In both cases, a 1.4 GHz bandwidth was obtained together with an efficiency higher than 44 and 49% at 6 dB OBO. The saturated output power was higher than 41.2 and 47 dBm over the band, for the DPAs using the CGH40006 and CG2H40025 devices, respectively.

Keywords: GaN-based FETs; wideband Doherty power amplifier; broadband matching networks

1. Introduction

The power amplifier (PA) is a key element of a wireless communication system transmitter. This is the circuit which transforms the energy coming from DC sources into RF energy, turning it into the main consumer of energy in the system. On the other hand, the need to increase the spectrum utilization and data transmission rate in 4G and 5G wireless networks has led to complex modulation schemes, which then creates modulated signals with a high peak-to-average power ratio (PAPR) [1,2]. This characteristic of the system demands high energy efficiency in both power back-off and full saturation. Additionally, broadband requirements are common features of modern communication systems. As such, each circuit must be designed with this characteristic [3].

By virtue of these facts, outphasing [4], Doherty, and load-modulated [5,6] PAs have been proposed in the literature. In this context, the Doherty power amplifier (DPA) is considered as one of the most useful and well-established solutions. This is not only because of its good efficiency in a large power regime, but also due to its simplicity in comparison with other architectures that mostly involve the additional digital control processing of signals, which makes them much more complicated.

The importance of the DPA design for broadband applications is evidenced by many publications which have explored solutions to extend the bandwidth. For example, in [7], a broadband DPA was designed using a technique supported by an initial estimation of the bandwidth which required nothing more than linear simulations. A nonterminated branch line coupler was used as an output combiner in [8] to improve the bandwidth. Wu et al. improved the bandwidth of a DPA through a Klopfenstein taper in [9], while in [10], a three-port input and output network technique is proposed to overcome the bandwidth constraints of the DPA. Despite these proposals, a direct and general solution to obtain wideband DPAs is not clearly supported for different sizes of transistors.

In this paper, a simple but effective methodology to design wideband DPAs is introduced. It is based on the design of closed equations which immediately lead to a wideband combiner network. The effectiveness of the proposed methodology is verified through the...
design of two different DPAs using devices with different power capability. The first DPA was designed employing a 6 W GaN HEMT device, while the second one used a 25 W GaN HEMT. In both cases, competitive results, in terms of efficiency, output power, and bandwidth, were obtained [7,8,11,12], demonstrating a high level of generalization for the proposed methodology.

2. Estimation of the Device’s Output Reactive Network

Let us consider the network shown in Figure 1, in which a current generator is in parallel with a capacitor \( C_{\text{OUT}} \), while an inductor \( L_{\text{OUT}} \) is in series to them. The current generator represents the drain current of a field effect transistor (FET), and \( C_{\text{OUT}} \) and \( L_{\text{OUT}} \) stand for its equivalent output reactive network, as proposed in [13–17]. From this perspective, the current generator can be turned off by just applying a gate voltage \( V_G \) lower than the device’s threshold voltage \( V_{\text{thr}} \). Under this condition, \( C_{\text{OUT}} \) and \( L_{\text{OUT}} \) can be estimated by looking at the output impedance \( Z_{\text{OUT}} \) (see Figure 1) at two (or more) different frequencies.

\[
Z_{\text{OUT}} = j \left( \omega L_{\text{OUT}} - \frac{f}{\omega C_{\text{OUT}}} \right) \quad (1)
\]

where \( f \) is the frequency of interest and \( \omega = 2\pi f \). Thus, \( Z_{\text{OUT}} \) can be simulated using the nonlinear model of the device, under the condition of a gate voltage \( V_G < V_{\text{thr}} \). Then, using Equation (1), \( L_{\text{OUT}} \) and \( C_{\text{OUT}} \) are estimated.

Since the purpose of this paper is to present a methodology as analytical as possible through which the designer will have full command of the design process, the optimal load is defined theoretically rather than experimentally (e.g., load pull). Thus, as reported in [18], considering tuned load and class B conditions, the optimal load to be synthesized at the current generator reference plane (see Figure 1) is obtained by

\[
Z_{\text{opt}} = \frac{2(V_{\text{DD}} - V_k)}{I_{\text{MAX}}} \quad (2)
\]

where \( V_{\text{DD}} \) is the drain bias voltage, \( V_k \) is the knee voltage, and \( I_{\text{MAX}} \) is the maximum current, as shown in [18].

Since the capacitance \( C_{\text{OUT}} \) represents a relatively small magnitude impedance at the design frequencies, for simplicity, the second, third, and higher harmonic loads will be considered within a short circuit. This consideration permits the use of Equation (2) to calculate the optimal load. However, the second harmonic, at the very least, should be monitored during the design process. Fortunately, many simulation tools are available nowadays to do so. Moreover, the optimal load for class B conditions is always close to the optimal load for class AB, and it is simpler to calculate.
3. Ideal Compensation of $C_{OUT}$ and $L_{OUT}$

Starting from the estimation of the device output equivalent network and assuming a symmetric DPA (the same device for the main and auxiliary amplifiers), an usual next step is the compensation of $C_{OUT}$ and $L_{OUT}$ to eliminate the problem of a frequency dependent load, which is one of the main bandwidth limitation issues. If ideality is allowed for the sake of better understanding, the obvious and perfect solution is the inclusion of a negative series inductance and a negative shunt capacitor, connected to the drain pin of the device, as sketched in Figure 2. Consequently, it can be said that the intrinsic device’s drain has been virtually accessed. In other words, the current generator reference plane is externalized.

![Figure 2. Ideal externalization of the current generator plane.](image)

Within this context, an output network for a DPA can be designed, as explained in [18]. Figure 3 shows the DPA output network with an ideal compensation of the reactive elements $C_{OUT}$ and $L_{OUT}$ which uses a $\pi/2$ electrical length transmission line as impedance inverter. Notice that, in this case, the bandwidth limitation is only governed by the impedance inverter, at least at the output. Assuming a 6 dB Doherty region, $R_L = Z_{opt}/2$.

![Figure 3. DPA output network with ideal compensation of $C_{OUT}$ and $L_{OUT}$.](image)

To evaluate the bandwidth of this ideal approach, two DPAs are designed using the Wolfspeed CGH40006 and CG2H40025 GaN devices. For these devices, the optimal load is estimated as $Z_{opt} = 42$ and 14 $\Omega$ ($R_L = 21$ and 7 $\Omega$), whereas from Equation (1), the reactive components $C_{OUT} = 1.19$ and 3.39 pF and $L_{OUT} = 0.46$ and 0.49 nH are obtained, respectively. As an example in this regard, the impedance inverter is designed at a reference frequency $f = 3$ GHz.

The schematics of the designed DPAs are shown in Figure 4. Notice that the input matching networks (IMNs) for the main and auxiliary devices are designed, including a stability network and a bias tee which is implemented utilizing a high impedance (80 $\Omega$) transmission line with $\pi/2$ of electrical length at $f = 3$ GHz. The effect of adding the bias-Tee over the DPA performance is not significant, and therefore, no adjustment to the other elements is necessary. Figure 5 shows the efficiency and gain profiles versus output power of the designed DPAs for a frequency sweep from 2 GHz to 3.4 GHz. These simulations demonstrated a 1.4 GHz potential bandwidth between 2 and 3.4 GHz, under the condition of compensating perfectly $C_{OUT}$ and $L_{OUT}$.
4. Proposed Solution

By observing the solution shown in Figure 4, the main amplifier output network can be simplified at back-off, as depicted in Figure 6. Notice that, as usual, the term “back-off” refers to the turned-off condition of the auxiliary amplifier. In this way, the admittance seen by the main device, at the frequency of interest, can be calculated as

$$Y_{L, OBO} = Y_1 = \left( -j\omega L_{OUT} - \frac{4R_L}{4R_L - \frac{1}{j\omega C_{OUT}}} \right)^{-1} = P_1 + jQ_1$$  \hspace{1cm} (3)
Thus, $Y_1$ is the ideal admittance at the external drain pin plane, at 6 dB power back-off, as a function of frequency.

The full-power condition of the DPA means that both main and auxiliary devices are current and voltage saturated. The equivalent output circuit for the main amplifier is presented in Figure 7. The common load $R_L$ becomes $2R_L$, owing to the load modulation produced by the auxiliary amplifier current. In this case, the admittance at the drain pin is given by

$$Y_{L, FULL} = Y_2 = \left(-j\omega L_{OUT} - \frac{2R_L}{2R_L - \frac{1}{j\omega C_{OUT}}}\right)^{-1} = P_2 + jQ_2 \quad (4)$$

Figure 7. Main amplifier “ideal” output network in “full-power”.

$Y_1$ and $Y_2$ are the initial point of the proposed methodology. Using these two admittance values, a synthesis of a quite simple but real OMN is carried out. This network emulates the effects of the negative inductor ($-L_{OUT}$), the negative capacitor ($-C_{OUT}$), and the impedance inverter in Figure 4. For this purpose, a series transmission line connected to an open stub is proposed. The solution for back-off and full-power conditions are shown in Figure 8a,b, respectively.

Thus, from Figure 8a, the following relation is obtained:

$$Y_1 = P_1 + jQ_1 = Y_L \frac{G_L + j(B + YT)}{(Y - BT) + jG_L T} \quad (5)$$

where $T = \tan \theta$, $B = Y_S \tan \varphi$, while $Y_1$ is calculated using Equation (3)

$$\begin{cases} 
P_1(Y - BT) - Q_1G_L T = YG_L \\
Q_1(Y - BT) + P_1G_L T = Y(B + YT) 
\end{cases} \quad (6)$$

Figure 8. Main amplifier output network in (a) back-off and (b) full-power.
Similarly, from Figure 8b

\[ Y_2 = P_2 + jQ_2 = Y \frac{G_L + j(B + YT)}{(Y - BT) + \frac{G_L}{2}T} \]  

(7)

with \( Y_2 \) obtained from Equation (4), or

\[
\begin{cases}
  P_2(Y - BT) - Q_2 \frac{G_L}{2}T = Y \frac{G_L}{2} \\
  Q_2(Y - BT) + P_2 \frac{G_L}{2}T = Y(B + YT)
\end{cases}
\]

(8)

By solving Equations (6) and (8) simultaneously for B, Y, and T, the following design closed equations are obtained

\[
\begin{cases}
  B = \frac{Q_2 - Q_1 + (P_2^2 - P_1^2)MG_L}{(Q_2 - Q_1)M} \\
  Y = \sqrt{\frac{Q_1(1 - BM) + P_1G_LM}{M}} - \frac{B}{M} = \sqrt{\frac{Q_2(1 - BM) + P_2G_LM - B}{M}}
\end{cases}
\]

(9)

where \( M = \frac{(P_1 - 2P_2)}{(2P_2Q_1 - P_1Q_2)}. \)

Finally, the output network for the auxiliary device is proposed as a replica of the one for the main device while adding a 90° transmission line before the common load, as shown in Figure 9, with 2R_L as characteristic impedance. From T, \( \theta \) can be obtained as \( \theta = \arctan T \), while \( Y_S \) and \( \phi \) can be extracted from \( \phi = \arctan(B/Y_S) \). In the latter case, \( Y_S \) can be assumed as a free selection variable, and then \( \phi \) is obtained.

Figure 9. Proposed combiner topology: wideband solution.

Using Equation (9) with a reference frequency of 3 GHz, the obtained calculations for the CGH40006 and CG2H40025 Wolfspeed devices are shown in Table 1.

Table 1. Calculations for the CGH40006 and CG2H40025 GaN HEMT devices.

| Device     | Ref. Freq. | L_OUT   | C_OUT   | R_L  | \( \theta \) | \( 1/Y \) | \( \phi \) | \( 1/Y_S \) |
|------------|------------|---------|---------|------|-------------|----------|----------|-----------|
| CGH40006   | 3 GHz      | 0.46 nH | 1.19 pF | 21 Ω | 19.6°       | 100.9 Ω | 23.5°    | 20 Ω      |
| CG2H40025  | 3 GHz      | 0.49 nH | 3.39 pF | 7 Ω  | 26.5°       | 12.8 Ω  | 39.6°    | 20 Ω      |

The schematics of the designed DPAs are presented in Figure 10. The simulated PAE and gain profiles are shown in Figure 11, while Figure 12 presents the gain, output power, and PAE versus frequency. As can be noticed, the obtained bandwidth is comparable with the ideal compensation one (see Figure 5). Moreover, in this case, a bandwidth of 1.4 GHz was obtained in both circuits.
Figure 10. Designed DPAs: (a) using the CGH40006 and (b) CG2H40025.

Figure 11. Simulated gain and PAE versus output power of the proposed DPAs: (a) using the CGH40006 and (b) CG2H40025.

Figure 12. Simulated gain, PAE, and output power versus frequency of the proposed DPAs: (a) using the CGH40006 and (b) CG2H40025.
For the first DPA, a maximum output power between 41.2 and 42.6 dBm was obtained over the band, together with a 6-dB-BOO PAE from 44% to 63%. The saturated PAE was in the range of 47% to 60%. The second DPA obtained a maximum power between 47 and 48.4 dBm and a 6-dB-BOO PAE from 49% to 62%, with full-power PAE from 49% to 71%. The presented results show a full exploitation of the devices’ power capabilities.

5. Conclusions

This paper presents a simple methodology to design wideband DPAs. This exploits a combiner network implemented using a series transmission line connected to an open stub one, which imitates the conditions obtained using a negative capacitor and inductor to compensate the intrinsic reactive device’s output network. The combiner can be easily calculated using closed equations. As a case study, two DPAs are designed using 6 W and 25 W GaN HEMT devices. The obtained simulation results show the potential of the presented approach.

Author Contributions: Conceptualization, J.J.M.R., E.F.A.M. and L.Á.L.G.; methodology, J.J.M.R., E.F.A.M. and L.Á.L.G.; software, J.J.M.R. and E.F.A.M.; validation, J.J.M.R., E.F.A.M. and L.Á.L.G.; formal analysis, J.J.M.R.; investigation, J.J.M.R., E.F.A.M. and L.Á.L.G.; resources, J.J.M.R., E.F.A.M. and L.Á.L.G.; data curation, J.J.M.R.; writing—original draft preparation, J.J.M.R.; writing—review and editing, J.J.M.R., E.F.A.M. and L.Á.L.G.; visualization, J.J.M.R., E.F.A.M. and L.Á.L.G.; supervision, J.J.M.R.; project administration, J.J.M.R.; funding acquisition, J.J.M.R., E.F.A.M. and L.Á.L.G. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Grebennikov, A.; Bulja, S. High-efficiency Doherty power amplifiers: Historical aspects and modern trends. *Proc. IEEE. Dec. 2012*, *100*, 3190–3219. [CrossRef]
2. Camarchia, V.; Pirola, M.; Quaglia, R.; Jee, S.; Cho, Y.; Kim, B. The Doherty power amplifier: Review of recent solutions and trends. *IEEE Trans. Microw. Theory Techn.* *2015*, 63, 559–571. [CrossRef]
3. Pang, J.; Chu, C.; Wu, J.; Dai, Z.; Li, M.; He, S.; Zhu, A. Broadband GaN MMIC Doherty Power Amplifier Using Continuous-Mode Combining for 5G Sub-6 GHz Applications. *IEEE J. Solid-State Circuits* *2022*. Early Access Article. [CrossRef]
4. Holzer, K.D.; Yuan, W.; Walling, J.S. Wideband techniques for outphasing power amplifiers. *IEEE Trans. Circuits Syst. I: Regul. Pap. 2018*, 65, 2715–2725. [CrossRef]
5. Sheppard, D.J.; Powel, J.; Cripps, S.C. An efficient broadband reconfigurable power amplifier using active load modulation. *IEEE Microw. Wirel. Compon. Lett.* *2016*, 26, 443–445. [CrossRef]
6. Quaglia, R.; Cripps, S. A Load Modulated Balanced Amplifier for Telecom Applications. *IEEE Trans. Microw. Theory Techn.* *2018*, 66, 1328–1338. [CrossRef]
7. Moreno Rubio, J.J.; Camarchia, V.; Pirola, M.; Quaglia, R. Design of an 87% Fractional Bandwidth Doherty Power Amplifier Supported by a Simplified Estimation Method. *IEEE Trans. Microw. Theory Techn.* *2018*, 66, 1319–1327. [CrossRef]
8. Giófre’, R.; Piazzon, L.; Colantonio, P.; Giannini, F. An ultra-broadband GaN Doherty Amplifier with 83% of fractional bandwidth. *IEEE Microw. Wireless Compon. Lett.* *2014*, 24, 775–777. [CrossRef]
9. Wu, D.Y.-T.; Boumaiza, S. A modified Doherty configuration for broadband amplification using symmetrical devices. *IEEE Trans. Microw. Theory Techn.* *2012*, 60, 3201–3213. [CrossRef]
10. Abouenmr, A.E.; Chen, W.; Huang, F.; Maktoomi, M.; Zhang, W.; Helaoui, M.; Ghannouchi, F.M. Systematic Design Methodology of Broadband Doherty Amplifier Using Unified Matching/Combining Networks with an Application to GaN MMIC Design. *IEEE Access 2021*, 9, 5791–5805. [CrossRef]
11. Moreno Rubio, J.J.; Fang, J.; Camarchia, V.; Quaglia, R.; Pirola, M.; Ghione, G. 3–3.6 GHz Wideband GaN Doherty Power Amplifier Exploiting Compensation Stages. *IEEE Trans. Microw. Theory Techn.* *2012*, 60, 2543–2548. [CrossRef]
12. Chen, X.; Chen, W.; Ghannouchi, F.M.; Feng, Z.; Liu, Y. A broadband Doherty power amplifier based on continuous-mode technology. *IEEE Trans. Microw. Theory Techn.* *2016*, 64, 4505–4517. [CrossRef]
13. Moreno Rubio, J.J.; Quaglia, R.; Baddley, A.; Tasker, P.J.; Cripps, S.C. Design of a Broadband Power Amplifier Based on Power and Efficiency Contour Estimation. *IEEE Microw. Wirel. Compon. Lett.* *2020*, 30, 772–774. [CrossRef]
14. Moreno Rubio, J.J.; Angarita Malaver, E.F. The Doherty Power Amplifier: Design strategy. In *Proceedings of the 2015 IEEE Thirty Fifth Central American and Panama Convention (CONCAPAN XXXV)*, Tegucigalpa, Honduras, 11–13 November 2015; pp. 1–5. [CrossRef]
15. Quaglia, R.; Camarchia, V.; Moreno Rubio, J.J.; Pirola, M.; Ghione, G. A 4-W Doherty Power Amplifier in GaN MMIC Technology for 15-GHz Applications. *IEEE Microw. Wirel. Compon. Lett.* 2017, 27, 365–367. [CrossRef]

16. Rubio JJ, M.; Quaglia, R.; Piacibello, A.; Camarchia, V.; Tasker, P.J.; Cripps, S. 3–20-GHz GaN MMIC Power Amplifier Design Through a $C_{\text{OUT}}$ Compensation Strategy. *IEEE Microw. Wirel. Compon. Lett.* 2021, 31, 469–472. [CrossRef]

17. Rubio JJ, M.; Camarchia, V.; Quaglia, R.; Malaver EF, A.; Pirola, M.A. 0.6–3.8 GHz GaN Power Amplifier Designed Through a Simple Strategy. *IEEE Microw. Wirel. Compon. Lett.* 2016, 26, 446–448. [CrossRef]

18. Colantonio, P.; Giannini, F.; Limiti, E. *High Efficiency RF and Microwave Solid State Power Amplifiers*, 1st ed.; Wiley: Chichester, UK, 2009; pp. 49–82, 435–493.