Black Phosphorus Based Field Effect Transistors with Simultaneously Achieved Near Ideal Subthreshold Swing and High Hole Mobility at Room Temperature

Xinke Liu*, Kah-Wee Ang*, Wenjie Yu, Jiazhu He, Xuewei Feng, Qiang Liu, He Jiang, Dan Tang, Jiao Wen, Youming Lu, Wenjun Liu, Peijiang Cao, Shun Han, Jing Wu, Wenjun Liu, Xi Wang, Deliang Zhu & Zhubing He

Black phosphorus (BP) has emerged as a promising two-dimensional (2D) material for next generation transistor applications due to its superior carrier transport properties. Among other issues, achieving reduced subthreshold swing and enhanced hole mobility simultaneously remains a challenge which requires careful optimization of the BP/gate oxide interface. Here, we report the realization of high performance BP transistors integrated with HfO₂ high-k gate dielectric using a low temperature CMOS process. The fabricated devices were shown to demonstrate a near ideal subthreshold swing (SS) of ~69 mV/dec and a room temperature hole mobility of exceeding >400 cm²/Vs. These figure-of-merits are benchmarked to be the best-of-its-kind, which outperform previously reported BP transistors realized on traditional SiO₂ gate dielectric. X-ray photoelectron spectroscopy (XPS) analysis further reveals the evidence of a more chemically stable BP when formed on HfO₂ high-k as opposed to SiO₂, which gives rise to a better interface quality that accounts for the SS and hole mobility improvement. These results unveil the potential of black phosphorus as an emerging channel material for future nanoelectronic device applications.

With the continuous shrinking of silicon field-effect transistors (FETs) over the past few decades, it has led to extraordinary improvement in the computation speed, functionality, and cost of the microprocessors. However, the relentless scaling of gate length is approaching its fundamental scaling limit, which leads to increasing gate leakage. Undoubtedly, further transistor miniaturization has become increasingly challenging. In order to sustain Moore’s law, new materials (e.g. metal gate/high-k) and new device architectures (e.g. Fin structure, raised S/D etc) are required to be integrated in the silicon transistors, leading to improved device performance. To enable further performance enhancement, the semiconductor industry has been actively exploring innovative approaches for enhancing the carrier transport in nanoscale transistors. This may be achieved via the adoption of new channel materials with superior carrier transport properties than traditional silicon. However, attempts to use III–V compound semiconductors as replacement for silicon have seen very little success and still remain

*These authors contributed equally to this work. Correspondence and requests for materials should be addressed to K.-W.A. (email: eleakw@nus.edu.sg) or D.-Z. (email: dlzhu@szu.edu.cn) or Z.H. (email: he.zb@sustc.edu.cn)
a very challenging task. With a bandgap larger than that of silicon and atomically thin geometry, 2-dimensional (2D) materials (MX$_2$, e.g. MoS$_2$, WSe$_2$, etc) have an advantage for suppressing the source-to-drain tunneling current in ultra-scaled transistors and offers superior immunity to short-channel effects. However, these semiconductors have relatively high effective mass and theoretical predication suggests that MX$_2$ FETs may be better suited for low-power applications rather than high performance logic.

Recently, several studies on black phosphorus (BP) FETs have been reported. BP is the most stable form among the various allotropic modifications of phosphorus, and is a layered solid stacked with atomic layers via weak van der Waals interactions similar to graphite. Unlike MX$_2$, semiconductor, BP is predicted to have a much lighter effective mass than that of MX$_2$ (0.08–0.15 m$_e$ along one of the in-plane directions) and the effective mass of BP is highly anisotropic with crystal orientation. In addition, the bandgap of BP is expected to increase with decreasing layer thickness between ~0.3 eV and ~1.5 eV. However, monolayer phosphorene cannot be easily obtained via mechanical exfoliation, which could be due to the strong inter-layer coupling so that multilayer flakes are easier accessed. Work done by H. Liu et al. in ref. 15 suggested that the higher hole mobility could be obtained using few-layer (FL) BP of thickness around 5 nm. To date, most of BP FETs were fabricated on exfoliated FL flake on SiO$_2$/Si substrate, and exhibit large subthreshold swing in the range of 1.5–17.2 V/decade, which could be due to the poor interface quality between BP and SiO$_2$. Similar to introducing high-κ materials into Si FETs, some preliminary work on the integration of high-κ with BP has been carried out and the devices show some positive results, such as improved subthreshold swing.

In this work, low temperature CMOS-compatible process was adopted to realize BP FETs which simultaneously achieved a near ideal sub-threshold swing and a high room temperature hole mobility using HfO$_2$ as the gate dielectric and Nickel (Ni) as the source/drain electrodes. In addition, detailed material studies on FL and bulk BP have been carried out by low-temperature Raman spectroscopy and high-resolution x-ray photoelectron spectroscopy.

Results and Discussion

FL and bulk BP films are mechanically exfoliated on HfO$_2$(5nm)/Si substrate, where the HfO$_2$, layer was deposited by atomic layer deposition (ALD) tool. Atomic force microscopy (AFM) was used to directly measure the thickness of FL and bulk BP film, as shown in Fig. 1(a,b). The measured thickness is 4.50 and 41.78 nm, for FL and bulk BP film, respectively. According to the 0.85 nm monolayer thickness of BP, the layer number of FL and bulk BP is ~5 and ~45, respectively. Figure 1(c) shows the Raman spectra of the FL and bulk BP film at 300 K using a 514 nm excitation laser. As compared to that of FL BP film, similar to MoS$_2$ and graphene, bulk BP shows smaller intensity, which is due to the effect of optical interference. The A$_{1g}$, B$_{2g}$, and A$_{2g}$ peaks can be well identified at Raman frequency of ~360.25, ~37.79, and ~465.99 cm$^{-1}$, respectively, which is in good agreement with previously reported results. Raman mode A$_{1g}$ is related to the out-of-plane vibration of phosphorus atoms; Raman modes B$_{2g}$ and A$_{2g}$ are associated to the in-plane vibration of phosphorus atoms, and the vibration directions of Raman modes B$_{2g}$ and A$_{2g}$ are in normal angle. As compared to the FL BP, the Raman modes A$_{1g}$ and B$_{2g}$ of bulk BP have a slightly blue-shift of 0.75 and 0.58 cm$^{-1}$, respectively. Similar to the MoS$_2$, the out-of-plane Raman mode A$_{2g}$ blue-shift of bulk BP is due to the increasing restoring force as the number of layer increases, or out-of-plane Raman mode A$_{2g}$ is stiffened with the increase of thickness because of the additional interlayer van der Waals interaction. The shift...
in the frequency of the Raman mode $A^J_2$ is consistent with the transition from few layers to bulk. As for the case of MoS$_2$, in-plane Raman mode $E^J_2$ has a red-shift when the layer is increased, which is attributed to the dielectric screening mainly due to the presence of Mo atoms. In the case of BP, only phosphorus atoms are involved in vibration, dielectric screening should be negligible while the stacking induced structure changes may dominate$^{27}$. As shown in Fig. 1(c), in-plane Raman mode $B^g_2$ of bulk BP have a slightly blue-shift of 0.80 cm$^{-1}$, and in-plane Raman mode $A^J_2$ of bulk BP remains almost the same, when the thickness is increased to bulk. This could be due to the unique anisotropic structure of BP with different lattice parameters in various directions, which have different sensitivity to the external impact. Theoretical calculations show the lattice parameter along the out-of-plane direction changes significantly from bulk to few-layer BP, while the one in other two directions remain almost unchanged, which could be used to explain the anomalous vibration behaviors of BP$^{28}$. It has been reported in ref. 15 that the $A^J_2$ and $A^J_2$ Raman modes shifts toward each other with increasing thickness due to the double resonance scattering can be the spectral fingerprint of identifying the single- and few-layer nature of the BP. In ref. 29 by J. L. Dattatray, the $A^J_2$ Raman mode of BP has a blue-shift of 1.6 cm$^{-1}$ as the thickness decreasing, but $B^g_2$ and $A^J_2$ Raman modes of BP remain unchanged. It is noted that the BP samples in refs 15,29 are exfoliated on SiO$_2$/Si substrate. It is speculated that the underlying substrate (SiO$_2$ or HfO$_2$) does affect the Raman peak position. In addition, the FL or monolayer BP was reported to be very sensitive to the ambient conditions, such as water and oxygen, as similar to the graphene and other 2D materials.

The band structures for monolayer, FL, and bulk BP are calculated using ab initio density function theory (DFT) with hybrid density functional HSE06. The generalized gradient approximation in the Perdew, Burke, and Ernzerhof (PBE) with ultrasoft pseudopotentials was used in the calculation of geometrical structure optimization process. For the calculation of monolayer and five-layer systems, we cut out $<0 1 0>$ plan of bulk BP and configured 20 Å thickness of vacuum layer at c-axis, using $3 \times 4 \times 1$ and $6 \times 8 \times 1$ k-point grids for structural relaxation and band structure, respectively. The results are shown in Fig. 2(a–c). The direct bandgap value for monolayer, FL, and bulk BP is 1.53, 0.62, and 0.39 eV, respectively. The minimum conductance band and maximum valence band point is shifted from G point to the point located between G and Q, as the thickness increas-

$$\omega(T) = \omega_0 + XT,$$  
where $\omega_0$ is the Raman mode peak position at zero Kelvin temperature, and $X$ is the first-order temperature coefficient of the same mode. The slope of fitted lines gives the first-order
temperature coefficient of the specific Raman mode, and shown as an inset in Fig. 4. By rounding up $X$ to the nearest two decimal points, the $A_{g1}^1$, $B_{2g}$, and $A_{g2}^2$ Raman modes show a $X$ around $-0.01 \text{ cm}^{-1}/\text{K}$ for both FL and bulk BP samples. Although the thermal coefficient ($X$) corresponding to $A_{g1}^1$, $B_{2g}$, and $A_{g2}^2$ Raman modes of bulk BP has not been reported in the literature, the $X$ values of these Raman modes for the FL BP (5 layers) is found to be comparable to the reported values ($-0.01 \text{ cm}^{-1}/\text{K}$) in ref. 29. This indicates that the crystal structure of BP on HfO$_2$ remains intact and is comparable to BP on SiO$_2$. This is crucial to enable the realization of high performance device. The $X$ obtained in this work is also similar to the one obtained for monolayer and bulk of MoS$_2$ grown by chemical vapor deposition (CVD) or exfoliation in refs 30,31, and about one order larger than the one obtained for exfoliated monolayer WS$_2$\cite{32}. As compared to WS$_2$, both FL and bulk BP are much more sensitive to the temperature. This would be due to the fact that the BP has better mechanical flexibility, which originates from its unique puckered crystal structure. Furthermore, the variation in the Raman peak position as a function of temperature for FL and Bulk BP samples is attributed to the temperature effect that results in anharmonicity and thermal or volume expansion.

Figure 5(a) shows the device structure of BP FETs which have been fabricated on HfO$_2$/Si substrate. The side-view of BP layer is shown as the inset of Fig. 5(a). The top-view of the fabricated devices is shown as the inset of Fig. 5(b). The fabricated devices with a gate length $L$ of 3 $\mu$m and a gate width $W$ of 8 $\mu$m were electrically measured. As shown in Fig. 5(b), the gate leakage current $I_G$ is in the range of $10^{-9}$–$10^{-10}$ A under a drain voltage of...
−0.1 V in the measured gate voltage range. As shown in Fig. 5(c), the fabricated BP FETs exhibit an on/off current ratio of ~10² and a near-ideal subthreshold swing $SS \approx 69 \text{mV/decade}$. The output drain current in this work is limited by the high contact resistance which could be further enhanced using source/drain engineering or doping technique. A threshold voltage $V_{\text{th}} \approx 1.7 \text{V}$ was extracted using the linear-extrapolation method, which extrapolates the $(I_{D}-V_{G})$ characteristic measured at $V_{D} = 0.1 \text{V}$, from the point of maximum slope to the intercept with the gate voltage axis. The effective interface state density $D_{it}$ can be estimated by the equation of subthreshold swing $SS$:

$$SS = \frac{kT}{qC_{IT}C_{OX}} \ln(10) \times \left(1 + \frac{C_{S}}{C_{IT}C_{OX}}\right),$$

where $k$ is the Boltzmann constant, $T$ is the temperature in Kelvin, $q$ is the electronic charge, $C_{S}$ is the depletion capacitance of BP, $C_{IT}$ is the BP/HfO$_2$ interface state capacitance, and $C_{OX}$ is the unit gate capacitance of 0.044 F/m$^2$ (5 nm HfO$_2$). When the applied gate voltage is near to the threshold voltage, $C_{S}$ is the negligible compared to $C_{IT}$, and then the effective interface state density $D_{it}$ at BP/HfO$_2$ interface can be estimated using the following equation:

$$D_{it} = \frac{4}{q} \times \frac{e^{\frac{qS_{SS}}{kT \ln(10)} - 1}}{C_{IT}C_{OX}}.$$

Based on the extracted SS of ~69 mV/decade, the effective interface state density $D_{it}$ at the BP/HfO$_2$ interface is calculated to be $4.38 \times 10^{12} \text{cm}^{-2}\text{eV}^{-1}$. The interface states could be related to the dangling bonds due to the formation of phosphorus vacancies at the BP/HfO$_2$ interface. Comparing to other 2D material such as MoS$_2$, the density of point defects (sulfur vacancies) has been reported to be $1.2 \times 10^{13} \text{cm}^{-2}$, which is higher than that achieved in this work. A peak hole field effect mobility $\mu$ of ~413 cm$^2$/V.s at 300 K can be extracted using $\mu = \frac{dI_{D}/dV_{G}}{L/WC_{OX}V_{D}}$, where $C_{OX}$ is 0.044 F/m$^2$ (dielectric constant HfO$_2$ of 25) and $V_{D} = 0.1 \text{V}$. 

**Figure 5.** (a) Schematic drawing of fabricated BP FETs, and the inset shows the side view of BP film. (b) Gate leakage current as a function of gate voltage for the fabricated BP FETs, and inset shows the top-view of the fabricated BP FETs. The gate leakage current is in the range of $10^{-8}~10^{-10} \text{A}$ under a drain voltage of $-0.1 \text{V}$ in the measured gate voltage range. (c) Linear- and log-scale drain current as a function of gate voltage for the fabricated BP FETs with a gate length of 3 $\mu$m and a gate width of 8 $\mu$m. The gate voltage was swept from 0 V to positive voltage. Low hysteresis was obtained in this work, which further verifies the achievement of good BP/HfO$_2$ interface quality as supported by the near-ideal subthreshold swing. The device shows on/off current ratio of ~$10^2$. (d) Output characteristics $(I_{D}-V_{D})$ of fabricated BP FETs. The output drain current is about 0.4 mA under drain voltage of $-1 \text{V}$ and gate-over-drive $-1.0 \text{V}$. 
The high room temperature hole mobility achieved in this work is attributed to the better BP/HfO₂ interface quality. This is supported by the XPS results as shown in Fig. 6(b,c) where P-O bonds are replaced by P-Hf bonds. Good BP/HfO₂ interface quality, in term of low interface state density and suppression of P-O bonds, is the primary factor contributing to the good mobility achieved in this work. In Fig. 5(d), the output current of fabricated BP FETs is about 0.4 mA under a drain voltage of −1 V and a gate-over-drive of −1.0 V. A figure of merits shown in Fig. 6(a) benchmarks the room-temperature hole mobility performance as a function of SS between this work and recently reported work. The highest hole mobility μ of ~1000 cm²/V.s was obtained in ref. 14 on SiO₂/Si substrate, but the SS is ~4.6 V/decade, which is too high to be practical for device application. In general, SS of BP FETs fabricated on SiO₂/Si substrate is in the range of 1.5–17.2 V/decade, which is due to the poor interface quality located at BP/SiO₂ interface. With an incorporation of high-k material (Al₂O₃, HfO₂, etc) as the gate dielectric, the SS of BP FETs could be further reduced down to near-ideal value (~60 mV/decade), which indicates that better interface quality could be obtained for BP/high-k interface. As compared to the reported mobility (0.1–368 cm²/V.s) of MoS₂ and WS₂ FETS, the mobility of BP FETs is significantly higher, this could be due to the lower effective mass of BP and better interface quality of BP/oxide, which explicates the advantage of BP over other 2D materials in the electronic application. Also, the presence of high-k dielectric (HfO₂) for BP FETs in this work can enhance the carrier mobility due to charging screening effect, which has also been observed in other 2D material (MoS₂, etc) based devices. Also, the carrier mobility carrier mobility in phosphorene is mainly limited by remote charge impurities, not phonon scattering. Lower interface state density in this work can lower charges interface state scattering, which results in mobility enhancement. In this work, both high room temperature hole mobility and near-ideal SS are simultaneously obtained for BP FETs on HfO₂/Si substrate using a low temperature CMOS compatible process. Further, high-resolution X-ray photoelectron spectroscopy (XPS) is employed to study the interface chemical properties of BP/HfO₂ and BP/SiO₂ interface, as shown in Fig. 6(b,c). A board P-O peak (~137.22 eV) was observed on the BP/SiO₂ sample, and was replaced by Hf-P peak (~135.22 eV) in BP/HfO₂ sample. Also, the P-P peak for the BP/SiO₂ sample is shifted to higher binding energy by 0.94 eV from 130.95 eV (BP/HfO₂) to 131.89 eV (BP/SiO₂). Based on P 2p XPS spectra, P-O bonding signal in BP/HfO₂ interface is suppressed by the presence of Hf-P bonding in the BP/HfO₂ sample, which implies that the BP is much more chemically stable on HfO₂ surface, leading to high BP/HfO₂ interface quality. In other words, the high mobility performance achieved in this work is primarily attributed to the low interface state density and suppression of P-O bonds at the BP/HfO₂ interface.

Conclusions
Using low temperature CMOS-compatible process, this work demonstrated high performance BP transistors with a near ideal subthreshold swing (SS) and enhanced hole mobility (μ) via the integration of HfO₂ high-k gate dielectric. Record figure-of-merits with SS ~69 mV/dec and room temperature μ >400 cm²/Vs were simultaneously achieved, which are attributed to the improvement of BP/HfO₂ interface quality as evidenced by the suppression of P-O bonding as compared to that observed in BP/SiO₂ interface. The use of high-k gate dielectric further allows the achievement of low gate leakage current in the order of 10⁻⁸–10⁻¹⁰ A. Our experimental findings could pave the way for the adoption of BP as a new channel material for next generation transistor applications.

Methods
**Sample Preparation and Device Fabrication.** Bulk BP crystal was purchased from 2D Semiconductor. 5 nm HfO₂ gate dielectric was deposited on a highly doped blanket p-type silicon wafer, using
tetrakis(ethylmethylamino) hafnium and H₂O as precursors, by atomic layer deposition (ALD) at a temperature of 200 °C with a deposition rate of 0.70 nm/cycle. Before HfO₂ deposition, the highly doped blanket p-type silicon wafer went through a native oxide removal step using a dilute HF (HF:H₂O = 1:100). BP flake with a thickness of 10 nm was mechanically exfoliated on HfO₂/Si substrate in a dry glove box. Once locating the FL BP sample based on the optical contrast and Raman measurement, electron beam resist poly(methyl methacrylate) PMMA was spin-coated to protect the flakes because of its fast degradation in ambient. Next, electron beam lithography was employed to pattern the source/drain electrodes, and 100 nm Nickel contact metal was deposited using a thermal evaporation. Finally, the remaining resist was removed by the acetone lift-off process. The highest temperature during the device fabrication is 200 °C in the HfO₂ deposition step.

Materials and Electrical Characterizations. Raman spectra were collected in a Renishaw inVia confocal system in the backscattering configuration. The wavelength of the laser was 514.5 nm (2.41 eV) from an argon ion laser, the grating of 2400 grooves mm⁻¹ was used to obtain more details of line shapes of the Raman band. The laser power on the sample was set at around 1.0 μW to avoid laser induced heating. The application of a 100x objective lens with a numerical aperture of 0.9 can provide us a spot size of ~1 μm, and spectral resolution was 1 cm⁻¹. The Si peak at 520 cm⁻¹ was used as a reference for wavelength calibration. Atomic force microscopy (AFM) images were obtained under tapping mode using Bruker Dimension Icon. All the electronic measurements were performed at room temperature using Keithley 4200 semiconductor analyzer. XPS spectra were obtained using VG ESCALAB 220 i-XL system with a mono-chromatized Al Kα (1486.6 eV) x-ray source (a constant pass energy of 20 eV)³⁷.

References
1. Leong, M., Doris, B., Kedzierski, J., Rim, K. & Yang, M. Silicon device scaling to the sub-10-nm regime. Science 306, 2057–2060 (2004).
2. Yeo, Y.-C., Ranade, P., King, T.-J. & Hu, C. Effects of high-k gate dielectric materials on metal and silicon gate workfunctions. IEEE Electron Device Letters 23, 342–344 (2002).
3. Jurczak, M., Collaert, N., Veloso, A., Hoffmann, T. & Riesemans, S. Review of FinFET technology. In 2009 International SOI Conference, Foster City, CA. IEEE. (doi: 10.1109/SOI.2009.5318794).
4. Yin, C. et al. Fabrication of raised S/D gate-all-around transistor and gate misalignment analysis. IEEE Electron Device Letters 24, 658–660 (2003).
5. Alam, K., Takagi, S. & Takenaka, M. A Ge ultrathin-body n-channel tunnel FET: Effects of orientation. IEEE Transactions on Electron Devices 61, 3594–3600 (2014).
6. Shi, M., Martin, J. S., Bournel, A. & Dollfus, P. Optimization of III–V FETs architecture for high frequency and low consumption applications. In 2010 Proceeding of the European Solid-State Device Research Conference, Sevilla, IEEE. (doi: 10.1109/ESSDERC.2010.5618188).
7. Oktyabrsky, S. et al. Challenges and progress in III–V MOSFETs for CMOS circuits. International Journal of High Speed Electronics and Systems 18, 761–772 (2008).
8. Das, S., Chen, H.-Y., Penumatcha, A. V. & Appenzeller, J. High Performance Multi-layer MoS₂ Transistors with Scandium Contacts. Nano Lett. 13, 100–105 (2013).
9. Fang, H. et al. High-performance single Layered WSe₂ p-FETs with chemically doped contacts. Nano lett. 12, 3788–3792 (2012).
10. Haratipour, N. & Koester, S. J. Multi-layer MoTe₂ p-channel MOSFETs with high drive current., in 2014 72nd Annual Device Research Conference, Santa Barbara, CA, IEEE. (doi: 10.1109/ADRCD.2014.6872352).
11. Pradhan, N. R. et al. Field-effect transistors based on few-layered α-MoTe₂. ACS Nano 8, 5911–5920 (2014).
12. Cheng, R. et al. Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics. Nat. Commun. 5, 5143 (2014).
13. Khiutsagur, C., Xu, W., Kim, C. H. & Koester, S. J. Design and analysis of MoS₂-based MOSFETs for ultra-low-leakage dynamic memory applications., in 2014 72nd Annual Device Research Conference, Santa Barbara, CA. IEEE. (doi: 10.1109/ADRCD.2014.6872360).
14. Li, L. et al. Black phosphorus field-effect transistors. Nat. Nanotechnol. 9, 372–7 (2014).
15. Liu, H. et al. Phosphorene: An unexplored 2D semiconductor with a high hole Mobility. ACS Nano 8, 4033–4041 (2014).
16. Koenig, S. P., Doganov, R. A., Schmidt, H., CastroNeto, A. H. & Özyilmaz, B. Electric field effect in ultrathin black phosphorus. Appl. Phys. Lett. 104, 103106 (2014).
17. Na, J. et al. Few-layer black phosphorus field-effect transistors with reduced current fluctuation. ACS Nano 8, 11753–11762 (2014).
18. Xia, F., Wang, H. & Jia, Y. Redistributing black phosphorus as an anisotropic layered material for optoelectronics and electronics. Nat. Commun. 5, 4458 (2014).
19. Hong, T. et al. Polarized photocurrent response in black phosphorus field-effect transistors. Nanoscale 6, 8978 (2014).
20. Zhu, W. et al. Flexible black phosphorus ambipolar transistors, circuits and AM demodulator. Nano Lett. 15, 1883–1890 (2015).
21. Haratipour, N., Robbins, M. C. & Koester, S. J. Black phosphorus p-MoTe₂. ACS Nano 2695–2700 (2010).
22. Lu, W. et al. Plasma-assisted fabrication of monolayer phosphorene and its Raman characterization. Nano Research 7, 853–859 (2014).
23. Wang, Y., Ni, Z., Shen, Z., Wang, H. & Wu, Y. Interference enhancement of Raman signal of graphene. Appl. Phys. Lett. 92, 043121 (2008).
24. Koh, Y. K., Bae, M.-H., Cahill, D. G. & Pop, E. Reliably Counting Atomic Planes of Few-Layer Graphene (n = 4). ACS Nano 5, 269–274 (2010).
25. Liu, X. et al. Low temperature carrier transport study of monolayer MoS₂ field effect transistors prepared by chemical vapor deposition under an atmospheric pressure. J. Appl. Phys. 118, 124506 (2015).
26. Lee, C. et al. Anomalous lattice vibrations of single- and few-layer MoS₂. ACS Nano 4, 2695–2700 (2010).
27. Qiao, J., Kong, X., Hu, Z.-X., Yang, F. & Ji, W. High-mobility transport anisotropy and linear dichroism in few-layer black phosphorus. Nat. Commun. 5, 4475 (2014).
28. Dattatraya, J. L. Temperature dependent phonon shifts in few-layer black phosphorus. ACS Appl. Mater. Interface 7, 5857–5862 (2015).
29. Lanzillo, N. et al. Temperature-dependent phonon shifts in monolayer MoS₂. Appl. Phys. Lett. 103, 093102 (2013).
30. Yan, R. S. et al. Temperature-dependent phonon shifts in monolayer MoS₂. ACS Appl Mater Interfaces 6, 1158–1163 (2014).
31. Tripuranthaka, M. & Dattatraya, J. L. Temperature dependent phonon shifts in single-layer WS₂. ACS Appl Mater Interfaces 6, 1158–1163 (2014).
33. Hong, J. et al. Exploring atomic defects in molybdenum disulphide monolayers. Nat. Commun. 6, 6293 (2015).
34. Liu, X. et al. High performance field-effect transistor based on multilayer tungsten disulfide. ACS Nano 8, 10396–10402 (2014).
35. Radisavljevic, B. & Kis, A. Mobility engineering and a metal-insulator transition in monolayer MoS2. Nat. Mater. 12, 815 (2013).
36. Ong, Z.-Y., Zhang, G. & Zhang, Y. W. Anisotropic charged impurity-limited carrier mobility in monolayer phosphorene. J. App. Phys. 116, 214505 (2014).
37. Wood, J. D. et al. Effective Passivation of Exfoliated Black Phosphorus Transistors against Ambient Degradation. Nano Lett. 14, 6964–6970 (2014).

Acknowledgements
The authors would like to acknowledge the financial support from National Natural Science Foundation of China (Nos 61504083, 51371120, 51302174, and 61306126), Public welfare capacity building in Guangdong Province (2015A010103016), National Science Foundation of Shenzhen University (grant no. 201501), the Science and Technology Foundation of Shenzhen, Shenzhen Science and Technology Innovation Committee (Grant No. ZDSYS20140509142721431), Natural Science Foundation of Shenzhen University (grant no. 000062), Shenzhen Oversea High level Talents for Innovation and Entrepreneurship (Grant No. KQX20130628152708145), Science and Technology Commission of Shanghai Municipality (project number: 12ZR1453000), CAS International Collaboration and Innovation Program on High Mobility Materials Engineering, National University of Singapore Faculty Research Committee Grants (R-263-000-B21-133 and R-263-000-B21-731), IMRE/15-2C0111, and A*STAR Science and Engineering Research Council Grant (R-263-000-B89-305).

Author Contributions
K.-W.A., D.Z. and Z.H. supervised the project. X.L., K.-W.A. and W.Y. fabricated the device and wrote the manuscript. J.H., X.F., Q.L., H.J., D.T. and J.W. performed the electrical measurements. Y.L., W.L., P.C. and S.H. did the simulation work, and J.W., W.L. and X.W. helped in the result discussion. All the authors discussed the results and reviewed the manuscript.

Additional Information
Competing financial interests: The authors declare no competing financial interests.

How to cite this article: Liu, X. et al. Black Phosphorus Based Field Effect Transistors with Simultaneously Achieved Near Ideal Subthreshold Swing and High Hole Mobility at Room Temperature. Sci. Rep. 6, 24920; doi: 10.1038/srep24920 (2016).

This work is licensed under a Creative Commons Attribution 4.0 International License. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in the credit line; if the material is not included under the Creative Commons license, users will need to obtain permission from the license holder to reproduce the material. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/