Multi-domain ferroelectricity as a limiting factor for voltage amplification in ferroelectric field-effect transistors

A. Cano$^{1}$ and D. Jiménez$^{2}$

$^1$ European Synchrotron Radiation Facility, 6 rue Jules Horowitz, BP 220, 38043 Grenoble, France
$^2$ Departament d’Enginyeria Electrònica, Escola d’Enginyeria, Universitat Autònoma de Barcelona, 08193 Bellaterra, Spain

(Dated: January 15, 2013)

We revise the possibility of having an amplified surface potential in ferroelectric field-effect transistors pointed out by S. Salahuddin and S. Datta [Nano Lett. 8, 405 (2008)]. We show that the negative-capacitance regime that allows for such an amplification is actually bounded by the appearance of multi-domain ferroelectricity. This imposes a severe limit to the maximum step-up of the surface potential obtainable in the device. We indicate new device design rules taking into account this scenario.

The operation of field-effect transistors (FETs) generates a heat whose dissipation imposes severe restrictions to the miniaturization of integrated circuits. The lowering of the FET operating voltage is therefore highly desirable, which has to be accompanied with a reduction of the threshold voltage to maintain performances. This, however, implies the increase in the stand-by power since the inverse of the so-called subthreshold slope appears limited to 60 mV/decade at room temperature. At present, this is considered as an important roadblock for the transistor scaling down [1]. Recently Salahuddin and Datta have suggested that the 60 mV/decade limit can be overcome in ferroelectric FETs as the sketched in Fig 1 [2]. These FETs has a long history as candidates for nondestructive readout memory elements [3]. The idea of Salahuddin and Datta is to exploit a negative capacitance regime of the ferroelectric in which the surface potential of the semiconductor $V_s$ is up-converted and therefore the so-called body factor of the transistor $m = (\partial V_s/\partial V_g)^{-1}$, where $V_g$ is the gate potential, becomes smaller than one.

The physics behind this negative capacitance regime is associated to depolarization field effects, i.e., the electric field that accompanies the polarization of the (finite-size) ferroelectric. As a result of this field, there is a shift in ferroelectric transition point and the ferroelectric can operate in its (otherwise unstable) paraelectric state. What is more, in such a state, the voltage drop $\Delta V$ through the ferroelectric decreases by increasing the gate voltage. This yields the desired amplification, since the changes in the surface potential $V_s$ are then larger than the ones in the gate voltage ($V_g = \Delta V + V_s$). This possibility is explained in Fig. 2. Here we plot the load line $Q = C_s V_s = C_s (V_g - \Delta V)$, where $Q$ and $C_s$ are the charge and the semiconductor capacitance respectively, and the $Q(\Delta V)$ characteristic of the ferroelectric. The slope of this later is always positive if the ferroelectric is well inside its paraelectric phase [Fig. 2 (a)] and therefore the intersection between this function and the load line shifts towards higher voltages if the gate voltage is increased. The ferroelectric then behaves as the conventional oxide in the FET. However, when the ferroelectric $Q(\Delta V)$ characteristic acquires its S-shaped form, its slope is negative for $\Delta V = 0$ [Fig. 2 (b) and (c)]. This happens below the nominal transition temperature of the ferroelectric (see below). If such a slope is more negative than $-C_s$ [Fig. 2 (b)], then the intersection with the load line shifts towards lower voltages as the gate voltage increases. This means that the surface potential is enhanced as we explained before, which can be associated with a negative-capacitance behavior of the ferroelectric. If the ferroelectric $Q(\Delta V)$ characteristic gets sufficiently flat for low voltages then there appears three points of intersection with the load line [Fig. 2 (c)], from which only the marked with dots correspond to stable states for the ferroelectric (now in its ferroelectric state). The voltage amplification holds until these points shift again towards higher values if the gate voltage is increased as shown in Fig. 2 (c). This eventually translates into hysteresis loops for gate voltages varying cyclically from positive to negative.

According to these reasonings, the maximum amplification of the gate potential is expected to be limited by the eventual transition into the ferroelectric state. Salahuddin and Datta have tacitly assumed that this transition implies the single-domain state in which the spontaneous polarization is uniform through the ferroelectric. The actual situation, however, can be far more subtle. As a result of the depolarizing field the ferroelectric instability is generally equivalent to the appearance

---

$1$ A. Cano, D. Jiménez.

$2$ European Synchrotron Radiation Facility, 6 rue Jules Horowitz, BP 220, 38043 Grenoble, France.

$3$ Departament d’Enginyeria Electrònica, Escola d’Enginyeria, Universitat Autònoma de Barcelona, 08193 Bellaterra, Spain.

$4$ Nano Lett. 8, 405 (2008).

---

FIG. 1: Schematic cross section of a ferroelectric FET (left) and equivalent circuit for the metal/ferroelectric/semiconductor stack (right).
The aim of this paper is to show that the negative capacitance regime with the step-up conversion of the surface potential is obtained in ferroelectric FETs.

To obtain the response of the FET to the applied voltage we follow the Landau-like approach described in [4]. On one hand, the behavior of the ferroelectric is described by the equations

\[ aP + bP^3 - \varepsilon \nabla^2 P = -\partial_z V, \quad (1a) \]

\[ (\varepsilon_\parallel (\partial_x^2 + \partial_y^2) + \varepsilon_0 \partial_z^2) V - \partial_z P = 0. \quad (1b) \]

Here \( P \) is the distribution of polarization along the ferroelectric \( z \)-axis and \( V \) the electrostatic potential in the ferroelectric. Eq. \( (1a) \), which can be derived from a Ginzburg-Landau-Devonshire free energy, represents the constitutive equation for the ferroelectric whose electrostatics, as follows from Maxwell’s equations, is eventually determined by Eq. \( (1b) \). The instability that gives rise to ferroelectricity is described by the vanishing of the coefficient \( a = a'(T - T_c^0) \) as usual, where \( T_c^0 \) is the nominal transition temperature (in the absence of depolarizing field) while the rest of coefficients are assumed to be positive constants. We thus assume a second-order (continuous) phase transition, which \( a \) priori is the most favorable scenario for the amplification of the FET gate voltage. On the other hand, the semiconductor is assumed to be undoped (or lightly doped) operating within its subthreshold regime as in Ref. [2]. Thus, its mobile carrier density can be neglected and we simply have the equation \( \nabla^2 V_s = 0 \) for the electrostatic potential in the semiconductor. At the ferroelectric-semiconductor interface these quantities have to satisfy the electrostatic matching conditions \( V = V_s \) and \( \varepsilon_0 \partial_z V - P = \varepsilon_s \partial_z V_s \), where \( \varepsilon_s \) is the dielectric constant of the semiconductor [5]. In addition, we have the boundary conditions \( V = V_g \) at the gate and \( V_s = 0 \) in the semiconductor beyond its depletion layer (see Fig. [1]). \( V_g \) is assumed to be below the FET threshold voltage in the following.

As long as the ferroelectric stays in its paraelectric phase the body factor of the FET is given by

\[ m = 1 + \frac{\varepsilon_s}{1 + \varepsilon_0 a} \frac{l}{w}. \quad (2) \]

Here \( l \) and \( w \) represent the thickness of the ferroelectric and the width of the semiconductor depletion layer respectively. Noting that \( \varepsilon_0 |a| \ll 1 \) in the vicinity of the ferroelectric instability one obtains \( m \approx 1 + \varepsilon_s l / w a = 1 + \frac{C_s}{C_{FE}} \), where \( C_s = \varepsilon_s / w \) and \( C_{FE} = 1 / (al) \), which is the result reported by Salahuddin and Datta [2]. The desired up-conversion of the surface potential is obtained if the body factor is \( m < 1 \). This is possible if the bare polarization stiffness \( a \) gets negative and hence the ferroelectric can act as a negative capacitance \( C_{FE} < 0 \). If depolarizing fields were totally screened, that would mean the instability of the paraelectric phase with respect the spontaneous polarization of the system. This polarization, however, is accompanied with some depolarizing field in the FET, which produces an increase in the polarization stiffness. In consequence, the ferroelectric can remain in its paraelectric phase even if the bare stiffness is \( a < 0 \). In fact, the ferroelectric can be proven to be stable with respect to uniform distributions of polarization up to the point \( a_\ast = -\frac{1}{\varepsilon_0 + \varepsilon_s l / w} \) where the expression [3] for the body factor would give zero. This point, however, generally does not correspond to the transition point in the ferroelectric FET as we show in the following.

The actual phase transition point is determined by the point at which the equations [1] have their first nontrivial solution \( \{ P \neq 0 \} \) for \( V_g = 0 \). This can be found by following the general procedure outlined in [4]. For the FET geometry and the typical values for the depletion width of lightly doped semiconductors \( w \sim 0.1 - 1 \mu m \), such a solution corresponds to a polarization wave \( P_0(x, z) = p_0 \cos(k_x x) \cos(k_z z) \), with...
$k_z = \frac{\pi}{a}$ and $k_x = (\varepsilon_\parallel/c)^{-1/4}(\frac{\pi}{a})^{1/2}$, and appears at

$$a_c \simeq -\sqrt{\frac{c}{\varepsilon_\parallel}} \frac{\pi}{T}.$$  \hspace{1cm} (3)

The parameters entering in this expression can be estimated as $\varepsilon_\parallel/\varepsilon_0 \sim 1 - 100$ and $c \sim d_{at}^2/\varepsilon_0$, where $d_{at}$ is the characteristic atomic distance ($c \sim 10^{-9} - 10^{-11}$ Jm$^3$/C$^2$, see e.g. [9]). In the FET setups $w,l \gg d_{at}$, and consequently $a_c \gg a_*$. So, in fact, much before the paraelectric phase can get unstable with respect to the uniform polarization, the ferroelectric transits into its (multi-domain) ferroelectric phase at $a_c$. At this point, the body factor (3) takes the value

$$m_{\min} \simeq 1 - \frac{\varepsilon_s \frac{\pi}{\varepsilon_\parallel}}{a_*} \left( \frac{\varepsilon_\parallel}{w} \right),$$  \hspace{1cm} (4)

which we anticipate to be the minimum obtainable in the ferroelectric FET. It is worth noting that $m_{\min}$ depends on material parameters of both the semiconductor and the ferroelectric, but not on the thickness of this latter.

The above numbers give $m_{\min} \sim 0.99$ only, though this could be further reduced to $\sim 0.7$ considering the state-of-the-art semiconductor capacitance $C_s = 0.1 \text{ F/m}^2$ (which however requires strong doping and therefore is beyond our model).

As we have mentioned, the expression (2) for the body factor is valid as long as the ferroelectric stays in its paraelectric phase. That is, for $a \geq a_*$. To obtain the corresponding expression for $a \leq a_c$ it is important to take into account that there is a non-zero background polarization in the ferroelectric. Close to the transition point such a polarization is well described by the polarization wave $P_0$ found before and, to our purposes, higher harmonics can be neglected. Within this approximation the amplitude of the polarization wave is $p_0 \simeq \pm \frac{\sqrt{\varepsilon_\parallel}}{b} \frac{|a-a_c|}{a_*}$. Furthermore we express the total polarization as $P_{tot} = P_0(x,z) + \delta P$, where $\delta P$ is due to the applied gate voltage, and linearize the equations with respect to this quantity ($P_{tot}^3 \simeq P_0^3 + 3P_0^2 \delta P$). We then obtain the body factor

$$m \simeq 1 + \varepsilon_s \frac{l}{w} \left( \frac{a_*}{a_c} + \frac{1}{3} |a-a_c| \right).$$  \hspace{1cm} (5)

As we see, the body factor in fact increases once the ferroelectric enters in its (multi-domain) ferroelectric phase. This hardening results from the cubic $P^3$ term that eventually stabilizes the system. Nevertheless, the ferroelectric stays in the negative capacitance regime for some range of temperatures below the transition point. The precise computation of this range requires to go beyond the single harmonic approximation to describe properly the evolution of the ferroelectric ground state, which is beyond the scope of the present work. It is worth mentioning that the negative capacitance regime in the (multi-domain) ferroelectric phase also manifests in the unusual hysteresis loops with negative slopes described in Ref. [7] to rationalize experimental data on ferroelectric thin films [8]. The behavior of the body factor is illustrated in Fig.3 as a function of the control parameter $a$. The maximum amplification of the gate voltage corresponds to Eq. (4) at the transition point $a_c$. We note that, in order to obtain a significant gain, the semiconductor capacitance should be engineered to be $C_s = \frac{1}{\pi} \sqrt{\frac{\varepsilon_\parallel}{\varepsilon_0}}$ per surface area. This design rule is independent of the ferroelectric thickness. Such a thickness simply sets the amplification window that, for practical purposes, has to be tuned about room temperature. In a multi-domain scenario the gradient coefficient $c$ plays a more important role, giving the above design rule in sharp contrast the reported in Ref. [2].

In conclusion, we have shown that appearance of multi-domain ferroelectricity may substantially limit the maximum voltage amplification expected in ferroelectric field-effect-transistors.

D.J. acknowledges support from projects Explora TEC2008-01883-E/TEC and TEC2009-09350

FIG. 3: Schematic behavior of the ferroelectric FET body factor $m$ as a function of the control parameter $a = a'(T-T_0)$: (blue line) ignoring non-uniform distributions of polarization (red line) taking into account multi-domain ferroelectricity. Since ferroelectricity is expected in a multi-domain state, $m$ remains finite with its minimum at the corresponding transition point $a_c$. Otherwise it could be downed to zero at the paraelectric $\leftrightarrow$ uniform ferroelectric transition point $a_*$.
Interfaces are difficult to process and buffer layers are frequently needed to avoid e.g. interdiffusion problems. In addition, different species such as SiO$_x$ may appear at the interface. This can be seen as an additional capacitance $C_{\text{int}}$ in series with the semiconductor capacitance $C_s$. Its influence on the body factor can be easily taken into account by replacing $C_s = \epsilon_s/w$ in Eqs. (2), (4) and (5) by there resulting effective capacitance $C_sC_{\text{int}}/(C_s + C_{\text{int}})$.

[6] W.Y. Shih, W.-H. Shih and I.A. Aksay, Phys. Rev. B 50, 15575, (1994). O.G. Vendik, S.P. Zubko and L.T. Ter-Martirosyan, Appl. Phys. Lett. 73, 37 (1998); A.G. Zembligotov, N.A. Pertsev, H. Kohlsted and R. Waser, J. Appl. Phys. 91 2247 (2003);

[7] A.M. Bratkovsky and A.P. Levanyuk, Appl. Phys. Lett. 89, 253108 (2006).

[8] D. J. Kim et al., Phys. Rev. Lett. 95, 237602 (2005); Y. S. Kim et al. Appl. Phys. Lett. 86, 102907 (2005); Y. S. Kim et al., Appl. Phys. Lett. 88, 072909 (2006).