Energy-aware Task Scheduling with Deadline Constraint in DVFS-enabled Heterogeneous Clusters

Xinxin Mei, Qiang Wang, Xiaowen Chu*, Hai-Liu, Yiu-Wing Leung, Zongpeng Li

Abstract—Energy conservation of large data centers for high performance computing workloads, such as deep learning with big data, is of critical significance, where cutting down a few percent of electricity translates into million-dollar savings. This work studies energy conservation on emerging GPU-GPU hybrid clusters through dynamic voltage and frequency scaling (DVFS). We aim at minimizing the total energy consumption of processing a batch of offline tasks or a sequence of real-time tasks under deadline constraints. We derive a fast and accurate analytical model to compute the appropriate voltage/frequency setting for each task, and assign multiple tasks to the cluster with heuristic scheduling algorithms. In particular, our model stresses the nonlinear relationship between task execution time and processor speed for GPU-accelerated applications, for more accurately capturing real-world GPU energy consumption. In performance evaluation driven by real-world power measurement traces, our scheduling algorithm shows comparable energy savings to the theoretical upper bound. With a GPU scaling interval where analytically at most 36% of energy can be saved, we record 33-35% of energy savings. Our results are applicable to energy management on modern heterogeneous clusters.

Index Terms—Graphics Processing Units, Dynamic Voltage and Frequency Scaling, Task Scheduling

1 INTRODUCTION

Energy conservation and power management is now a major subject of study in high performance computing platforms. It aims in reducing the energy consumed by computer systems while maintaining a good level of quality of service (QoS). As the demand for computation and data processing is growing exponentially, especially with the rapid development of deep learning algorithms, the high-performance distributed systems equipped with many-core accelerators (such as GPUs, Intel MICs, and FPGAs) are becoming more and more indispensable in many academic and industrial applications. However, the cost to power those systems during their lifetime surpasses that to manufacture them. For example, the GPU-accelerated DeepMind computing center, best known for defeating professional human players in the strategy board game of Go, was acquired for about 600 million dollars, while its annual electricity bill is pegged at 150 million [1], [2]. Besides, the advanced

- Xinxin Mei, Qiang Wang, Xiaowen Chu and Yiu-Wing Leung are with the Department of Computer Science, Hong Kong Baptist University. E-mail: {xxmei, qiangwang, chxw, yyleung}@comp.hkbu.edu.hk
- Hai Liu is with the Department of Computing, Hang Seng University of Hong Kong. E-mail: hliu@hsu.edu.hk
- Zongpeng Li is with the Department of Computer Science, the University of Calgary. E-mail: zongpeng@ucalgary.ca
- Xinxin Mei and Qiang Wang contributed equally to this work. Xiaowen Chu is the corresponding author.
- This manuscript is an extension of the INFOCOM 2017 paper entitled "Energy efficient real-time task scheduling on CPU-GPU hybrid clusters".

language model GPT-3 [3], designed with over 150 billion parameters to generate human-like texts, needs at least 4.6 million dollars of training cost. Moreover, training deep learning models and recent automated machine learning (autoML) [4] techniques require a lot of trials and errors that would probably increase the cost several-fold. Even saving a few percentages of the energy consumed in such computing centers can bring tremendous financial gains.

Graphical processing units (GPUs) have become prevalent and necessary accelerators in modern data centers, especially those for deep model training. Compared to the mainstream CPUs, modern GPUs are always around one order of magnitude faster and more power-efficient in terms of Flops-per-Watt [5], [6]. In the TOP-500 supercomputer list [7] as of November 2020, 149 are equipped with accelerators, and 140 out of them are equipped with GPUs. Even in the Green-500 List that ranks supercomputers by performance per Watt, 8 out of the top 10 most energy-efficient supercomputers are accelerated with GPUs [8].

Though the hybrid CPU-GPU clusters can achieve higher energy efficiency, their energy consumption is still very high. E.g., a single DGX A100 server from Nvidia consumes up to 6,500 Watts, nearly 50% of which come from its 8 GPUs. To power a large-scale cluster remains a major item of expense for data centers, and the energy efficiency of GPU-accelerated clusters is an important direction of research due to the complicated relationship between the runtime performance and power consumption [9], [10], [11]. Despite the growing need for energy conservation on GPU-accelerated hybrid clusters, GPU energy management techniques only start to witness developments.

Two commonly used techniques for saving energy in data centers are dynamic voltage and frequency scaling (DVFS) and dynamic resource sleep (DRS). DVFS refers to
the capability of adjusting the voltage and frequency of a processor dynamically, while DRS puts idle servers into deep sleep states (or simply turning them off) to conserve energy \[12, 13\]. However, simply transplanting CPU DVFS strategies onto GPU platforms could be ineffective \[14, 15\], mainly due to the following two reasons. First, most existing works on CPU DVFS only consider scaling the CPU voltage or frequency alone, while existing works have shown that the GPU core voltage, GPU core frequency, and GPU memory frequency are the major factors that affect the dynamic GPU power \[6, 16, 17\]. Second, the execution time on a CPU is typically inversely proportional to the processor frequency, which is not always true on a GPU \[18\]. Many GPU-accelerated applications are memory-bounded and their performance is not only related to the GPU core frequency but also GPU memory frequency. Hence the tradeoff between the application execution time and its average power on GPUs becomes more complicated.

This article is an extension of our previous conference paper \[19\], which has explored how to efficiently assign multiple online tasks to the cluster with heuristic scheduling algorithms and GPU DVFS techniques. Based on that, we conduct a comprehensive study on energy efficient task mapping on CPU-GPU heterogeneous clusters with deadline constraints. Our major objective is to minimize the total energy consumption of executing either a batch of tasks (offline mode) or a sequence of real-time tasks (online mode), while guaranteeing the task deadlines. This requires both appropriate GPU voltage/frequency configuration and task scheduling strategy. Such a problem is of practical significance in the resource management of data centers \[20, 21\]. To tackle the energy minimization problem, we need to accurately understand the GPU performance model and power model. Towards this end, we consider three scaling variables that have significant impact on task execution time and power consumption: GPU core voltage, GPU core frequency, and GPU memory frequency. We first introduce our GPU performance and power model, which captures the nonlinear relationship between task execution time and the GPU core/memory frequency. We then apply optimization techniques to compute the optimal voltage and frequency setting in terms of minimizing the energy consumption for a single task with and without deadline constraints. As for task scheduling and mapping on hybrid servers, we first propose the offline solution EDL to it. We then extend the offline EDL algorithm to the online problem, where we combine GPU DVFS and dynamic resource sleep (DRS). One challenge in this scheduling problem is to achieve a good balance between dynamic energy consumption (which prefers low voltage/frequency and long execution time) and static energy consumption (which prefers high voltage/frequency and low execution time). Since the optimal DVFS settings obtained in our first step do not consider static energy, we introduce another variable named readjustment factor to allow a non-optimal voltage/frequency setting for better task packing and hence less static energy consumption. Our major contributions in this work can be summarized as follows.

- We propose energy efficient task scheduling algorithms on hybrid CPU-GPU clusters for both the offline and online modes with the following features: (i) it exploits GPU DVFS to conserve energy consumption without violating task deadlines; (ii) it effectively packs a set of tasks on a number of servers to reduce static energy consumption; (iii) it intelligently adjusts the DVFS setting for better energy savings.
- We conduct real GPU experiments on a set of benchmark applications to understand how much energy can be saved by GPU DVFS. We then design extensive simulations based on our experimental data to evaluate the effectiveness of our scheduling algorithm. Our simulation results show that nearly 34% of the energy consumption can be saved. We make the model implementation open-source\[1\] for reproducing our experimental results.

The rest of the paper is organized as follows. Section 2 reviews related work. Section 3 describes our GPU power and performance models considering DVFS, and formulates the energy optimization problem. Section 4 presents our optimization techniques and scheduling algorithms. Section 5 presents simulation results. Finally, we conclude the paper in Section 6.

2 RELATED WORK

2.1 GPU DVFS Performance and Power Modeling

To maximize the energy efficiency brought by GPU DVFS, some existing models \[22, 23, 24\] generally adopted machine learning methods to clarify the application patterns and predict the effects of DVFS on performance and energy. However, as the demand of task scheduling can be diverse, it is necessary to precisely predict the performance and power of a GPU application under different DVFS settings.

As for performance modeling, recent studies leveraged the profiling technique to collect the kernel instruction information and then utilized either data-driven methods or pipeline analysis to model the kernel execution time. For example, Ali et al. \[25\] applied principle component analysis (PCA) to select 12 most crucial profiled performance counters and then adopted an MLP model to fit the kernel execution time. Wu et al. \[26\] developed a performance model based on pattern clustering and classification considering the effect of DVFS. Besides, some research projects \[9, 10, 27\] developed a benchmark suite to demystify those GPU micro-architecture parameters. Based on the basic hardware information, a series of studies \[17, 28, 29\] proposed several analytical models to estimate different degrees of memory traffic and computational workload of a kernel, and then calculate the execution cycles according to different cases. Nath et al. \[30\] and Qiang et al. \[17\] also theoretically discussed the effect of GPU DVFS on the kernel execution time, which is much different from CPU DVFS.

As for power modeling, some state-of-the-art models have achieved remarkable accuracy using machine learning techniques. Vignesh et al. \[31\] proposed an instantaneous GPU power prediction model using statistical regression techniques with those pivotal performance counters.

\[1\]https://github.com/HKBU-HPML/GPU-DVFS-Job-Schedule
Bishwajit et al. [32] explored the performance of several machine-learning prediction techniques on the GPU power prediction problem at different DVFS settings. Recently, João et al. [33] designed a set of over thirty carefully crafted micro-benchmarks to stress the main GPU components under different frequency settings, which decomposed the contribution of different parts to the final power. These work finally demonstrated decent accuracy and generalization across different GPU platforms and applications.

Although the existing profiling based methods for performance and power estimation have achieved considerable accuracy, collecting those instruction information may introduce dozens to hundreds of time consumption compared to purely executing the kernel [17], which is critical to make an instantaneous decision for online real-time task scheduling. To decrease the modeling overhead, we present a low-cost but accurate analytical GPU-specific DVFS model, which shrinks the parameter set and focuses on the sensitivity of performance and power to GPU DVFS.

### 2.2 DVFS Scheduling Algorithm

A rich body of theoretical studies model processor power consumption with a single variable, the processor speed, which can be controlled by varying the processor’s voltage and frequency. Yao et al. studied task scheduling on a single processor. They proved that for the offline problem, the optimal speed during task processing is a constant [34]. Aydin et al. and Albers et al. proved that the offline multiprocessor scheduling problem to minimize energy consumption while meeting the task deadline is NP-hard [35], [36]. Aydin et al. also proved that evenly distributing the workloads among the multiple processors can minimize the energy consumption [35]. Hong et al. proved that for a multiprocessor system, there is no online optimal scheduler [37]. Irani et al. studied speed scaling along with DRS [38]. They found that the algorithms with DRS perform similarly to those without DRS.

Gharaibeh et al. verified that a CPU-GPU hybrid cluster can achieve better performance and energy efficiency than a typical CPU cluster, for extremely large real-world graphic applications [39]. Liu et al. integrated CPU DVFS and GPU task migration on a heterogeneous cluster [40]. In their model, a task can be divided into a CPU-subtask and a GPU-subtask, and the execution of the two subtasks is asynchronous. The CPU voltage is scaled for better CPU-GPU load-balance. Liu et al. studied power-efficient online scheduling algorithms on CPU-GPU heterogeneous clusters [41]. In their model, the task is allowed to execute on either one CPU processor or one GPU processor. They examined earliest-deadline-first (EDF) and first-fit (FF) heuristic scheduling algorithms. They conducted experiments on a CPU-GPU platform, but because of the difficulty to measure GPU power consumption of different voltage/frequency states, they calculated the data instead. Xie et al. [42] explored how to minimize the total energy consumption by properly scheduling the tasks to the processors without violating their deadlines. They proposed a variant of the HEFT algorithm and discussed the cases with and without using DVFS. Deng et al. [43] proposed an improved cuckoo search algorithm combined with a heuristic modification strategy. Their DVFS model considered different types of CPU processors. Other recent studies [44], [45], [46] also employed the DVFS techniques to provide efficient task scheduling in terms of fairness and energy conservation.

We compare some recent proposed methods with ours in Table 1. Our work differs from existing ones in two aspects. First, the above literature, except our former conference version [19], all assumed that the processor execution speed is linearly proportional to the processor voltage/frequency (despite the findings in [17], [47]), and the energy consumption is monotonically increasing in the scaling interval. Following these assumptions, the appropriate voltage or frequency level is determined by the processor workload [48]. In contrast, our energy function can be non-monotonic with optimal voltage/frequency scaling, and the optimal voltage/frequency is more related to task properties than processor workload. Second, our work discusses the impact of GPU DVFS on both online and offline task scheduling, which is partially absent in the previous work.

### 3 System Modeling and Problem Formulation

#### 3.1 System Modeling

**3.1.1 GPU DVFS Power and Performance Modeling**

In the typical heterogeneous data center, the GPUs are the co-processors of the CPUs. They have independent core processors and memory space. The voltage/frequency of both the GPU computing core and GPU memory system can be scaled. We denote the GPU core voltage, core frequency, memory voltage, and memory frequency by $V_{Gc}$, $f_{Gc}$, $V_{Gm}$, $f_{Gm}$, respectively. We can model the GPU runtime power and execution time with the functions of these four variables.

In our previous studies [6], [17], we scaled all of the four adjustable parameters of GPUs across five architecture generations (from Fermi to Volta), and exhaustively studied the impact of GPU DVFS on the system energy conservation (typically a platform equipped with one CPU and one GPU) with a set of over twenty applications taken from CUDA SDK [49] and Rodinia benchmark suite [50]. We introduce some findings as follows.

1) Scaling GPU memory voltage nearly has no influence on the system energy, because the GPU memory voltage has a narrow adjustable range and the GPU memory power consumption only accounts for a small part of the whole system. Thus in the modeling, to simplify the GPU power and performance modeling, we do not consider the GPU memory voltage scaling, either. On the other hand, scaling the memory frequency influences
the task execution time significantly and the runtime power considerably.

2) The GPU maximum core frequency is proportional to the core voltage \((V_{Gc})\), but the frequency referred model in literature, i.e. \(f_{Gc} = \beta V_{Gc}\), does not hold. We denote the \(f_{Gc} - V_{Gc}\) relationship as \(f_{Gc} = \gamma V_{Gc} + c_{G} V_{Gc}\). We derive a specialized \(g_l(V_{Gc})\) function for our experimental Pascal platform based on the measured average runtime power consumption.

3) The system energy consumption is influenced by both the GPU core and memory frequency. They affect the system energy mostly in the application execution time. According to our experiments, different applications show different degrees of sensitivity to even one kind of frequency scaling.

In reality, the voltage/frequency scalable range of different GPU products may vary. Without loss of generosity, we compute the normalized value of \(f_{Gc}, V_{Gc}\) and \(f_{Gm}\) instead of the real value.

We model the GPU runtime power in Equation (1), where \(P^{G0}\) is the summation of the power consumption unrelated to the GPU voltage/frequency scaling; \(V_{Gc}, f_{Gc}, f_{Gm}\) denote the GPU core voltage, GPU core frequency, and GPU memory frequency respectively. \(\gamma\) and \(c_{G}\) are constant coefficients that depend on the hardware and the application characteristics, indicating the sensitivity to memory frequency scaling and the core voltage/frequency scaling respectively [51]. In this work, the parameters in the power modeling of an application are derived from its measured average runtime power consumption.

\[
P^{G} = \mathcal{J}(V_{Gc}, f_{Gc}, f_{Gm}) = P^{G0} + \gamma f_{Gm} + c_{G}(V_{Gc})^2 f_{Gc}^{G}
\]

(1)

Performance modeling of GPU DVFS is rather complex [17], [47], [52]. In this work, we seek a first-order mathematical model with a concise form to simplify the subsequent analysis of task scheduling. We formulate the performance function \(\mathcal{J}(\cdot)\) of a GPU-accelerated application as shown in Eq. (2) [16], where \(D\) represents the component that is sensitive to GPU frequency scaling, and \(t^0\) represents the other component in task execution time. \(\delta\) is a constant factor that indicates the sensitivity of this application to GPU core frequency scaling. We can always adjust the value of \(D\) and \(\delta\) to model the sensitivity to GPU memory frequency scaling as \(1 - \delta\). With \(\delta\), \(t^0\) and \(D\) set to different values, the model is capable of simulating the various DVFS effects of a variety of applications.

\[
t = \mathcal{J}(V_{Gc}, f_{Gc}, f_{Gm}) = D(\frac{\delta}{f_{Gc}} + \frac{1 - \delta}{f_{Gm}^{G}}) + t^0
\]

(2)

It is notable that \(f_{Gc}\) and \(V_{Gc}\) are correlated. For a fixed \(V_{Gc}\), the maximum allowed core frequency \(f_{Gc}^{max}\) is determined by \(V_{Gc}\). We use \(V_{Gc} = g_l(V_{Gc})\) to denote this relationship, which has been shown to be sublinear in [29].

With the above GPU DVFS power and performance model, the GPU energy \(E^{G}\) consumed to process one task is the product of the runtime power and the execution time, as shown in Equation (3).

\[
E^{G} = \int_{0}^{t} P^{G} d\tau = \overline{P^{G}} \times t
\]

(3)

3.1.2 CPU-GPU Cluster Modeling

Fig. 1 shows the model of CPU-GPU cluster considered in this work. In the cluster, there are \(m\) servers, each with multiple pairs of CPU-GPU. In this work, we assume that the cluster has only one type of CPU/GPU, but different servers may have different numbers of CPU-GPU pairs. We also assume that each task can be assigned to only one CPU-GPU pair, and one CPU-GPU pair can only execute one task at a moment. In practice, the number of CPU cores in a server should be no less than the number of GPUs. The energy consumption of the additional CPU cores, if any, can be modeled as static energy if they are idle, or be handled by existing CPU energy management techniques if they are used to run CPU jobs.

A CPU-GPU pair can be in one of three states: runtime (or busy), idle, and off. A runtime CPU-GPU pair consumes both dynamic and static power; an idle CPU-GPU pair consumes only low static power; and a turned-off CPU-GPU pair consumes no power. A CPU-GPU pair can be turned off by shutting down the server, which can only happen if there is no job assigned to any of its CPU-GPU pairs. However, there is considerable energy cost from the turning on/off operations. We use \(\Delta\) to denote the average energy overhead to turn on/off a single CPU-GPU pair. If any CPU-GPU pair is busy, the other CPU-GPU pairs on the same server without workload have to remain in the idle state.

\[
E_J = (P^{G0} + \gamma f_{Gm} + c_{G}(V_{Gc})^2 f_{Gc}^{G}) \times (D(\frac{\delta}{f_{Gc}} + \frac{1 - \delta}{f_{Gm}^{G}}) + t^0)
\]

(4)

Since the power consumption of a single CPU core is much less than that of a GPU, it is simplified as a constant in our model, i.e., we include the average CPU runtime power into \(P^{G0}\) in Eq. (1) for each GPU-CPU pair. Naturally, the CPU will be kept active if the associated GPU is active, which means that the GPU and CPU share the same execution time to process a task. Under these conditions, the runtime energy consumption \(E_J\) of a CPU-GPU pair to process one single task can be reformulated as Eq. (4).
3.2 Problem Formulation

3.2.1 Assumption

We formulate our task scheduling problem considering GPU DVFS as follows. For ease of reference, the major mathematical notations are summarized in Table 2. Our CPU-GPU energy optimization problem arises from the following system setting:

1) A CPU-GPU hybrid cluster that consists of \( m \) servers, \( S = S_1, S_2, \ldots, S_m \), and the \( j \)-th server \( S_j \), has \( l_j \) CPU-GPU pairs;

2) A task set of \( n \) independent and non-preemptive tasks \( J = J_1, J_2, \ldots, J_n \) arriving over time, where the \( i \)-th task \( J_i \) is represented by a tuple \( J_i = \{ a_i, d_i, \phi_i, F_i \} \), where \( a_i \) denotes the arrival time and \( d_i \) denotes the task deadline. Every task is non-preemptive that once the processing starts, it cannot be stopped until the task is completed.

Our objective is to minimize the total energy, \( E_{\text{total}} \), while satisfying the task deadline constraints:

\[
\min E_{\text{total}}
\quad \text{s.t.} \; \mu_i \leq d_i, \forall i.
\]

where \( \mu_i \) denotes the time that job \( J_i \) finishes.

Besides, we assume that during the execution of a task, the voltage/frequency setting remains the same. We guarantee the scheduling feasibility by assuming sufficient servers. We make these two assumptions throughout this work. For every \( J_i \) in the task set, we need to compute its GPU voltage/frequency configuration as \( V_i^G, f_i^G, f_i^M \), and its mapping \( \phi(J_i) \) where \( \phi(J_i) \) denotes the time the cluster begins to execute \( J_i \) according to the scheduling algorithm, and \( \phi(J_i) \) denotes the assignment of \( J_i \). \( \phi(J_i) = S_{kj}^l, \quad l = 1 \)

indicates that \( J_i \) is mapped onto the \( k \)-th CPU-GPU pair on the \( j \)-th server.

Fig. 2 shows an example of our task scheduling solution where every server has just one CPU-GPU pair. There are totally five tasks and three servers. Server \( S_1 \) is assigned with only one task while \( S_2 \) and \( S_3 \) are assigned with two tasks. When the server completes all the assigned tasks, it is turned off and consumes no energy. The total energy consumption equals all the energy the five tasks consume.

3.2.2 Offline Case

For the offline case, all the tasks arrive at \( T = 0 \). \( E_{\text{total}} \) is shown as Eq. (6). \( E_{\text{run}} \) represents the runtime energy to process the tasks and \( E_{\text{idle}} \) represents the total energy consumption by all the CPU-GPU pairs at idle states before the task completion. \( F_j \) represents the longest processing time of all the CPU-GPU pairs on the \( j \)-th server. To minimize the total energy, we need to minimize both the runtime energy and the idle energy.

\[
E_{\text{total}} = \sum_{i=1}^{n} P_i (\mu_i - \kappa_i) + P_{\text{idle}} \sum_{j=1}^{M} \sum_{k=1}^{l_j} (F_j - \tau_{kj})
\]

3.2.3 Online Case

For the online case, all the tasks can arrive at any \( T \). The total energy consumption, \( E_{\text{total}} \), can be decomposed into three parts: \( E_{\text{run}}, E_{\text{idle}}, E_{\text{overhead}} \), as Eq. (7) shows. \( E_{\text{run}} \) denotes the energy consumption to process all the tasks, i.e., \( E_{\text{run}} = \sum_{i=1}^{n} E_{j_i} \). \( E_{\text{idle}} \) denotes the idle system energy. It equals the summation of the idle energy of all the CPU-GPU pairs, \( E_{\text{idle}} = P_{\text{idle}} \sum_{j=1}^{M} \sum_{k=1}^{l_j} \eta_{kj} \), where \( \eta_{kj} \) is the total idle period of the \( k \)-th CPU-GPU pair on the \( j \)-th server. \( E_{\text{overhead}} \) denotes the overhead to turn on/off the servers. \( E_{\text{overhead}} = \omega \Delta \), where \( \omega \) is the total number of the turn-on behaviours in the cluster (counted based on the unit of a CPU-GPU pair). \( E_{\text{run}} \) is closely related to the GPU voltage/frequency setting while the others are more relevant to the scheduling algorithm.

\[
E_{\text{total}} = E_{\text{run}} + E_{\text{idle}} + E_{\text{overhead}}
\]

\[
= \sum_{i=1}^{n} P_i (\mu_i - \kappa_i) + P_{\text{idle}} \sum_{j=1}^{M} \sum_{k=1}^{l_j} \eta_{kj} + \omega \Delta
\]

### Table 2: Frequently used notations

| Name | Descriptions |
|------|--------------|
| \( J \) | The whole task set. |
| \( J_i \) | The \( i \)-th task in the task set. |
| \( a_i \) | The arrival time of \( J_i \), \( a_i \) is a unit number. |
| \( d_i \) | The required deadline of \( J_i \). We assume \( d \leq t^* + a_i \). |
| \( \gamma_i \) | Parameters related to the runtime power of \( J_i \). |
| \( D_i^{\phi_i}, \delta_i \) | Parameters related to the performance of \( J_i \). |
| \( \phi_i \) | The power consumption function of \( J_i \). |
| \( \mu_i \) | The default runtime power of \( J_i \) on one CPU-GPU pair. |
| \( \tau_i \) | The default execution time of \( J_i \) on one CPU-GPU pair. |
| \( S_j \) | The \( j \)-th server. |
| \( l_j \) | The number of CPU-GPU pairs on \( S_j \). |
| \( \rho \) | The energy overhead of turning on a CPU-GPU pair. |
| \( \Delta \) | The time slot. |
| \( T \) | The time when the cluster begins executing \( J_i \). |
| \( F_j \) | The time when the cluster finishes executing \( J_i \). |
| \( M(T) \) | The number of tasks in \( J(T) \). |
| \( N^{OFF} \) | The number of occupied servers at \( T \). \( M(T) < m \). |
| \( N^ON \) | The number of online tasks. \( N^{OFF} = n(0) \). |

### Table 2: Frequently used notations

| Name | Descriptions |
|------|--------------|
| \( J_i \) | The \( i \)-th task in the task set. |
| \( a_i \) | The arrival time of \( J_i \), \( a_i \) is a unit number. |
| \( d_i \) | The required deadline of \( J_i \). We assume \( d \leq t^* + a_i \). |
| \( \gamma_i \) | Parameters related to the runtime power of \( J_i \). |
| \( D_i^{\phi_i}, \delta_i \) | Parameters related to the performance of \( J_i \). |
| \( \phi_i \) | The power consumption function of \( J_i \). |
| \( \mu_i \) | The default runtime power of \( J_i \) on one CPU-GPU pair. |
| \( \tau_i \) | The default execution time of \( J_i \) on one CPU-GPU pair. |
| \( S_j \) | The \( j \)-th server. |
| \( l_j \) | The number of CPU-GPU pairs on \( S_j \). |
| \( \rho \) | The energy overhead of turning on a CPU-GPU pair. |
| \( \Delta \) | The time slot. |
| \( T \) | The time when the cluster begins executing \( J_i \). |
| \( F_j \) | The time when the cluster finishes executing \( J_i \). |
| \( M(T) \) | The number of tasks in \( J(T) \). |
| \( N^{OFF} \) | The number of occupied servers at \( T \). \( M(T) < m \). |
| \( N^ON \) | The number of online tasks. \( N^{OFF} = n(0) \). |

### Table 2: Frequently used notations

| Name | Descriptions |
|------|--------------|
| \( J_i \) | The \( i \)-th task in the task set. |
| \( a_i \) | The arrival time of \( J_i \), \( a_i \) is a unit number. |
| \( d_i \) | The required deadline of \( J_i \). We assume \( d \leq t^* + a_i \). |
| \( \gamma_i \) | Parameters related to the runtime power of \( J_i \). |
| \( D_i^{\phi_i}, \delta_i \) | Parameters related to the performance of \( J_i \). |
| \( \phi_i \) | The power consumption function of \( J_i \). |
| \( \mu_i \) | The default runtime power of \( J_i \) on one CPU-GPU pair. |
| \( \tau_i \) | The default execution time of \( J_i \) on one CPU-GPU pair. |
| \( S_j \) | The \( j \)-th server. |
| \( l_j \) | The number of CPU-GPU pairs on \( S_j \). |
| \( \rho \) | The energy overhead of turning on a CPU-GPU pair. |
| \( \Delta \) | The time slot. |
| \( T \) | The time when the cluster begins executing \( J_i \). |
| \( F_j \) | The time when the cluster finishes executing \( J_i \). |
| \( M(T) \) | The number of tasks in \( J(T) \). |
| \( N^{OFF} \) | The number of occupied servers at \( T \). \( M(T) < m \). |
| \( N^ON \) | The number of online tasks. \( N^{OFF} = n(0) \). |
Empirically, when a dynamic turning off mechanism is involved, $E_{\text{run}}$ should be the majority of $E_{\text{total}}$. We elaborate in the next section that for a single task, there exists an optimal solution in the DVFS scaling interval to minimize $E_{\text{run}}$.

3.3 Complexity Analysis

We first prove that the offline task scheduling problem in Section 3.2.2 is NP-hard. Then the online case can be proved similarly. We discuss our problem with two cases: $l_j = 1$ and $l_j \neq 1$. If $l_j = 1$, each server has only one CPU-GPU pair. The servers can be turned off as soon as the tasks are completed so that $E_{\text{idle}}$ in Eq. (6) is eliminated. Our problem is simplified to find the optimal voltage/frequency setting of every task without missing its deadline. Under this circumstance, the minimized energy is independent of the scheduling algorithm: we can construct a one-to-one task-to-server mapping in the simplest way because of the sufficient server resource, or we can schedule multiple tasks onto one server to reduce the server using. We note the complexity of the optimization problem of each task as $\Phi \in \mathbb{R}$.

The energy efficient task scheduling problem is computational difficult with $l_j \neq 1$. We prove it to be NP-hard by reducing the classical NP problem to it.

Theorem 1. The task scheduling problem with the objective of minimizing the energy consumption while meeting all task deadlines under the off-line model is NP-hard.

$$E_{\text{total}} = E_{\text{run}} + P_{\text{idle}} \sum_{j=1}^{M} F_j - P_{\text{idle}} \sum_{j=1}^{M} \sum_{k=1}^{l_j} \tau_{kj}$$

$$= E_{\text{run}} + P_{\text{idle}} \sum_{j=1}^{M} F_j - P_{\text{idle}} \sum_{j=1}^{n} t_{j}$$

$$= (E_{\text{run}} - P_{\text{idle}} \sum_{j=1}^{n} t_{j}) + P_{\text{idle}} \sum_{j=1}^{M} F_j$$  (8)

Proof. We prove the NP hardness with a conditional assumption that all the tasks are insensitive to the GPU voltage/frequency scaling, which can be obtained by assuming $P_G = P_G^0$ in Eq. (1) and $t = t^0$ in Eq. (2). Then the task processing time and the runtime power consumption of the tasks are fixed, so that $(E_{\text{run}} - P_{\text{idle}} \sum_{j=1}^{n} t_{j})$ is a constant. Therefore minimizing $E_{\text{total}}$ is equivalent to minimizing $\sum_{j=1}^{M} F_j$.

We consider a special case: $m = 1$ and a very large common deadline that can always be met. Since the deadline is large, we can also assume $l_i < n$. Our problem is transformed into assigning $n$ independent tasks to $l_i$ identical CPU-GPU pairs such that the longest processing time (make-span) of all the CPU-GPU pairs is as small as possible, which is identical to the NP-hard multiprocessor scheduling problem [53]. The other way around, the multiprocessor scheduling problem is equivalent to our problem when $m = 1$, the task deadlines can always be met and the task length/power consumption does not rely on DVFS.

To summarise, because a simplified version of our problem can be translated into a classical NP problem, our problem is also of NP hardness.

4 DVFS ENERGY MINIMIZATION FOR CPU-GPU HYBRID CLUSTERS

4.1 Solution for a Single Task

As a first step, we consider the following sub-problem: for a single task, given its power and performance models, what is the optimal voltage/frequency setting that minimizes the runtime energy regardless of its deadline?

Eq. (9) shows the mathematical formulation of the problem. Notice that $V_{Gc}$ and $f_{Gc}$ are correlated variables, and $f_{Gc}$ is upper bounded by a function of $V_{Gc}$, denoted by $g_1(V_{Gc})$.

$$\arg \min f_{J} = \arg \min \{(P^0_G) + \gamma f_{Gm} + c^G(V_{Gc})^2 f_{Gc}$$

$$\times (D(\delta \frac{\delta}{f_{Gm}} + 1 - \delta \frac{\delta}{f_{Gm}} + t^0))

s.t., V_{Gc} \leq V_{Gmax}, f_{Gmin} \leq f_{Gc} \leq f_{Gmax},

f_{Gmin} \leq V_{Gc} \leq g_1(V_{Gc})$$  (9)

As the memory frequency $f_{Gm}$ is independent of $V_{Gc}$ and $f_{Gc}$, we can analyze core scaling and memory frequency scaling separately. We first consider GPU core voltage and frequency scaling. Given a fixed memory frequency $f_{Gm}$, the solution to Eq. (9) satisfies Theorem 1.

Theorem 1. With a fixed memory frequency, the runtime energy of a task is minimum when the GPU core frequency is maximum corresponding to the GPU core voltage, i.e.,

$$E_{J_{\text{min}}}(f_{Gm}) = \arg \min E_{J}(V_{Gc}; g_1(V_{Gc}), f_{Gm})$$

Theorem 1 transforms a two-variable optimization problem into a single-variable optimization problem. It implies that when we scale the GPU core alone to conserve energy, we only need to find an appropriate core voltage and set the core frequency to the largest allowed value.

Proof. We obtain the first-order partial derivatives as:

$$\frac{\partial E_{J}}{\partial f_{Gm}} = 2V_{Gc}f_{Gm}f_{Gc}(t^0 + D\delta(1-\delta)/f_{Gm}^2)$$

and $\frac{\partial E_{J}}{\partial f_{Gc}} = c^G(V_{Gc})^2(t^0 + D(1-\delta)/f_{Gm}^2) - D\delta f_{Gm}^2(t^0 + f_{Gm}^2)$. Because $\frac{\partial E_{J}}{\partial f_{Gc}} > 0$, $E_{J}$ cannot attain its minimum on the interior of the domain, and $E_{J}$ is a monotonically increasing function of $V_{Gc}$. The minimum is on the boundary of $g_1(V_{Gc})$. $f_{Gc}$ can be eliminated such that finding the minimum of $E_{J}$ is only related to $V_{Gc}$.

We also give a graphical proof of Theorem 1. In Fig. 3 we plot the contour curves of $E_{J_1}(V_{Gc})$ and $\frac{\partial E_{J}}{\partial f_{Gc}} = 0$ together. As the figure shows, the optimal solution is along the red curve of $g_1(V_{Gc})$, where $g_1(V_{Gc})$ is tangent to the contour curve of $E_{J} = E_{J_{\text{min}}}$.

We then consider GPU memory frequency scaling alone. If the core voltage and frequency settings are fixed as $V_{Gc}^0$ and $f_{Gm}^0$, we can easily compute the optimal memory frequency by setting $\frac{\partial E_{J}}{\partial f_{Gm}} = 0$. We denote $f_{Gm}^e = \sqrt{(P^0 + cV_{Gc}^2f_{Gc}^0)D(1-\delta)}/(\gamma(t^0 + D\delta f_{Gc}))$, that the optimal memory frequency equals: $f_{Gm}^e(f_{Gm}^e < f_{Gm}^0(\text{if} f_{Gm}^e < f_{Gm}^0) \text{or} f_{Gm}^e < f_{Gm}^0(f_{Gm}^0 < f_{Gm}^e < f_{Gm}^0))))$. Note that the analytical optimal solution for core scaling or memory scaling alone coincides with that of the practical
The updated solution is mainly minimizing $E$ in terms of feasibility [54].

Algorithm 1 Voltage/frequency configuration

Input: The task set $J$ with the property table.
Output: $n_1, J$ with the optimized voltage/frequency.
1: $n_1 ← 0, J_i$: the number of deadline-prior tasks
2: for $i = 1$ to $n$ do
3: compute $\{T^{Gc}, f^{Gm}, f^{Gc}, t_i\}$;
4: if $t_i > d_i$ then
5: // $J_i$ is deadline-prior, update the configuration
6: compute $\{T^{Gc}, f^{Gc}, f^{Gm}, t_i\}$;
7: $n_1 ← n_1 + 1$;
8: end if
9: end for

4.2 Solution for Multiple Tasks

If we apply the derived optimal solution for each deadline-prior and energy-prior task in the task set, we obtain a fixed computed task length $\hat{t}$, and a minimized $E_{run}$. In this section, we consider the problem: given the optimal computed task length of each task, how to schedule a number of tasks on the CPU-GPU cluster? In the following, we first propose our solution, the EDL $\theta$-readjustment scheduling algorithm, for the offline case. Then we extend the EDL $\theta$-readjustment scheduling algorithm to the online problem, where we combine the GPU DVFS and dynamic resource sleep (DRS).

After executing Algorithm 1, we get the number of the deadline-prior tasks in the task set ($n_1$) and the task length of each task ($\hat{t}_i$). Apparently, we need to assign the deadline-prior tasks with appropriate configuration to the cluster as earlier as possible, otherwise the task deadlines would be missed. The deadline-prior tasks would occupy $n_1$ CPU-GPU pairs.

For the remaining energy-prior tasks, we sort them in the deadline-increasing order and assign them to the CPU-GPU pairs sequentially, which is named as the earliest-deadline-first (EDF) scheduling. The EDF algorithm is proved to be optimal in terms of feasibility [54].

As a typical strategy to handle online job scheduling, we divide time into equal time slots, and schedule newly arrived tasks in a time slot as a batch. The duration of a time slot should be significantly shorter than the average job execution time. The system is initiated with a set of offline tasks, which arrive at time slot $T = 0$; and the online tasks arrive at different time slots $T \neq 0$. The set of tasks arriving at time slot $T$ is denoted by $J(T)$. At the beginning of each time slot, we sort the newly arrived tasks in deadline-increasing order and assign them sequentially. This is referred as earliest-deadline-first (EDF) scheduling, which is proved to be optimal in terms of feasibility [54].

The task mapping follows a simple principle that always tries to assign the task with the derived optimal task length to the CPU-GPU pair with the lightest workload. The objective is mainly minimizing $E_{run}$. We define another param-
A better balance between the two conflicting objectives: minimizing $E_{run}$ and minimizing $E_{idle}$.

**Definition 2** (Task deferral threshold). Given $\hat{t}_i$ as the optimal execution time with minimized runtime energy of $J_i$, instead of fixing the task execution time as $\hat{t}_i$, we allow it to vary in the interval of $[\theta \hat{t}_i, \hat{t}_i]$, $0 < \theta < 1$ by readjusting the frequency setting, in order to further reduce the total energy.

$\theta$ describes how much we can sacrifice the runtime energy for a shorter make-span and less occupied servers. It applies proper voltage/frequency readjustments during the process of task scheduling. When a $\theta$-readjustment is applied, we allow the non-optimal voltage/frequency setting for the energy-prior task in order to make usage of the currently alive servers with idle CPU-GPU pair(s). This behavior transfers a number of energy-prior tasks into low-priority tasks. By default, $\theta = 1$ and no readjustment is allowed. By varying the value of $\theta$, we actually control the maximum allowed portion of such transformation we can make in a task set. Because $\theta$ is designed to further reduce the idle energy, intuitively $\theta < 1$ is effective only when $l > 1$ and the idle energy is non-negligible.

We demonstrate some examples about the effectiveness of $\theta$ parameter with an artificial test set listed in Table 4.2. The five tasks have the same default execution time as $t = 5 + 25(\frac{1}{P_{max}^2} + \frac{1}{P_{min}^2})$. The idle power consumption of a CPU-GPU pair is 30 W. Every two CPU-GPU pairs are grouped into one server. We assume $\theta = 0.9$ and $\gamma = 0$. After executing Algorithm 1, we get the optimal execution time of each task, as the last column in Table 5.2 shows. Of the five tasks, $J_2$ is deadline-prior and need to be assigned as soon as possible. We note the CPU-GPU pairs as $S_{11}, S_{12}, S_{13}, ..., etc$. Firstly we assign $J_2$ to $S_{11}$. Then we sort other tasks according to EDF: $J_1, J_3, J_4, J_5$ and decide the scheduling for them one by one. $J_1$ cannot be assigned to $S_{11}$ so that we schedule it to $S_{12}$. In the second step, because $S_{12}$ has the shorter processing time, we try to assign $J_3$ to $S_{12}$. The remaining time before the deadline of $J_3$ is $d_3 - t = 34.17$, which is shorter than $\hat{t}_3$. We then consider the $\theta$ readjustment with an allowable interval of $t_{3} \in [31.90, 35.44]$. The minimum execution time of $J_3$ is 25.83. The remaining time fits into the interval so that we can re-adjust the runtime voltage/frequency to make the execution time equal 34.17. Likewise, we assign $J_4$ to $S_{11}$ and $J_5$ to $S_{12}$ to have the final mapping: $S_{11}(J_2, J_4), S_{12}(J_1, J_3, J_5)$. With the same task set but $\theta = 1$, we would get another mapping: $S_{11}(J_2), S_{12}(J_1, J_4), S_{12}(J_3, J_5)$. The latter one would consume more energy. $\theta = 0.9$ is more effective in saving the system energy.

### 4.2.1 Offline Scheduling

We describe our EDL $\theta$-readjustment scheduling algorithm in Algorithm 2. Line 16 considers the relationship between $\theta \hat{t}_i$ and $t_{min}$, where $t_{min}$ denotes the minimum execution time of a task, due to the natural fact that an execution time shorter than $t_{min}$ is unreachable. When the $\theta$ readjustment is effective, as listed in lines 17-19, we need to configure the voltage/frequency setting again. The problem is similar to the deadline-constrained optimization where $d_r - \mu_{SPT}$ can be regarded as the new task deadline. By executing Algorithm 2 and Algorithm 3, we are able to assign $n$ tasks to $m_1$ CPU-GPU pairs. In the last step, we execute Algorithm 3 to group $m_1$ identical CPU-GPU pairs into servers. We sort the CPU-GPU pairs based on their execution time and cluster them accordingly. This grouping method ends in the minimum total idle time period.

| Task | $P_{max}^i$ | $P_{min}^i$ | $t_i^0$ | $t_i^*$ | $\delta$ | $d$ | $P$ | $t$ |
|------|-------------|-------------|--------|--------|---------|-----|-----|-----|
| $J_1$ | 100 | 300 | 5 | 30 | 0.8 | 100 | 125.23 | 25.83 |
| $J_2$ | 100 | 300 | 5 | 30 | 0.5 | 50 | 167.31 | 36 |
| $J_3$ | 100 | 300 | 5 | 30 | 0.8 | 100 | 135.20 | 35.44 |
| $J_4$ | 100 | 300 | 5 | 30 | 0.2 | 300 | 141.39 | 39.10 |
| $J_5$ | 100 | 300 | 5 | 30 | 0.2 | 300 | 127.60 | 30.86 |

**Algorithm 2** The EDL $\theta$-readjustment scheduling algorithm

**Input:** $n, \hat{t}$ with the optimized voltage/frequency, $\theta$.

**Output:** $n_1$, $J$, $\{f_{GC}, f_{GC}^*, f_{GM}^{\mu}, \mu_i, \mu_i\}$ and the mapping of $J_i, m_1$ CPU-GPU pairs with workloads.

1. **for** all deadline-prior tasks do
2. Schedule each of them to a CPU-GPU pair;
3. **end for**
4. $n_2 \leftarrow n - n_1$; // $n_2$: the number of energy-prior tasks
5. **for** all energy-prior tasks do
6. $\{J_1, ..., J_r, ..., J_n\} \leftarrow$ sort them in EDF order;
7. **end for**
8. $m_1 \leftarrow n_1$;
9. // $m_1$: the number of occupied CPU-GPU pairs
10. **for** $r = 1$ to $n_2$ do
11. $\mu_{SPT} \leftarrow \min(\mu_1, ..., \mu_{m_1})$;
12. // Find the CPU-GPU pair, $S_{SPT}$, with the shortest processing time
13. if $d_r - \mu_{SPT} \leq \hat{t}_r$ then
14. Assign $J_r$ to $S_{SPT}$;
15. **else**
16. $\theta \leftarrow \max(\hat{t}_r, t_{min})$; // $t_{min}$: the minimum execution of $J_r$
17. if $d_r - \mu_{SPT} \leq \theta \hat{t}_r$ then
18. $\{f_{GC}^*, f_{GC}, f_{GM}^{\mu}, \mu_i\} \leftarrow \hat{t}_r = d_r - \mu_{SPT}$; // $\theta$-readjustment DVFS is allowed for $J_r$, reconfigure $J_r$
19. Assign $J_r$ to $S_{SPT}$;
20. **else**
21. Assign $J_r$ to a new CPU-GPU pair;
22. $m_1 \leftarrow m_1 + 1$;
23. **end if**
24. **end if**
25. **end for**
to get the final task-to-server scheduling scheme and the total energy consumption.

Algorithm 3 Server mapping

Input: \( m_1 \), the task mapping.
Output: \( E^{\text{total}} \), \( S_{kj} \) of \( J_i \).
1: for all \( m_1 \) occupied CPU-GPU pairs do
2: Sort in \( \mu \)-descending order;
3: \( M, E^{\text{total}} \leftarrow \) Group them into \( M \) separate servers according to \( l_j \);
4: end for

4.2.2 Online Scheduling

In the following, we extend Algorithm 2 to the online problem. Algorithm 4 shows our online EDL scheduling framework. At \( T = 0 \), we process the initial set of tasks. Line 1 would output \( M(0) \) occupied servers, and the task mapping solution for all the initial tasks.

Algorithm 4 Online EDL scheduling framework

Input: \( J, S, \theta \).
Output: \( M(t) \), the corresponding runtime power state of the \( M(t) \) occupied servers, \( \{j^{\hat{G}}, j^{G}, f_1^{\hat{G}}, f_1^{G}, \kappa_i, \mu_i \} \) and the mapping of \( J_i, \forall i \).
1: for all \( T > 0 \) do
2: Process the tasks leaving at the current time slot;
3: if there are arriving tasks then
4: Assign the tasks to the server according to Algorithm 5 and turn on the servers if needed;
5: end if
6: end if
7: end for

Our online scheduling has three major components: processing leaving tasks, turning off the servers, and assigning the newly arrived tasks. We describe these components one by one as follows.

Processing leaving tasks. At each time slot, we identify the set of tasks with \( [\mu_i] = T \). We set the corresponding CPU-GPU pairs to idle during the time period of \( (\mu_i, T) \). If a CPU-GPU pair still has tasks to process, we assign the next task to it at time slot \( T \).

Turning off the servers. After processing the departured tasks, we dynamically turn off the servers using the DRS technique. We do not turn off the server immediately when there is no task to execute on it in the next time slot. Instead, we turn it off after all the CPU-GPU pairs on this server have been idle for at least a period of \( \rho \). This strategy avoids frequent turn-on energy overhead in the case of job arrivals in the near future, at the price of slightly increased idle energy consumption.

Assigning the newly arrived tasks. Algorithm 5 shows our assignment strategy for task set \( J(T) \). We divide the solution into two phases. In the first phase (lines 1-4), we compute the optimal voltage/frequency setting that minimizes the runtime energy for each task. With this setting, we obtain a fixed task length of each task. Then in the second phase (lines 5-23), we pack the tasks to servers according to the obtained task lengths and the task deadlines. We always try to assign a task to the CPU-GPU pair with the lightest workload (lines 6-9). Note that in line 6 we need to find the larger value of \( \mu_{SPT} \) and \( T \), in the case that the CPU-GPU pair has been idle. If the task cannot fit into the selected pair, we check if a voltage/frequency readjustment is possible by setting its task length equal to the remaining time before the deadline (line 14). In line 18, if the task cannot fit into any active CPU-GPU pairs even with the readjustment, we assign it to a new CPU-GPU pair. We turn on the server containing this CPU-GPU pair and set its other CPU-GPU pairs to the idle state.

The complexity of this algorithm is \( n(\log n + \Phi + m) \), where \( \Phi \) denotes the complexity of solving the optimization problem in the previous section.

Algorithm 5 The EDL \( \theta \)-readjustment upon task arrival

Input: \( T, M'(T), J(T), n(T), \theta, l_i \).
Output: the voltage/frequency setting and the mapping of \( J(T), M(T) \). // \( M(T) \): the number of occupied servers after turning off the servers in the previous part
1: for all tasks in \( J(T) \) do
2: Find the optimal voltage/frequency setting without missing the deadline for each task;
3: \( \{J_1, ..., J_r, ..., J_n(T)\} \leftarrow \) sort the tasks according to the computed optimal length in EDF order;
4: end for
5: for \( r = 1 \) to \( n(T) \) do
6: \( \mu_{SPT} \leftarrow \min(\mu_1, ..., \mu_{M'(T)}) \);
7: // Find the CPU-GPU pair, \( S_{SPT} \), with the shortest processing time
8: if \( d_r - \mu_{SPT} \geq t_r \) then
9: Assign \( J_r \) to \( S_{SPT} \);
10: else
11: \( t_\theta \leftarrow \max\{\theta t_r, t_{r_{\min}} \}; // t_{r_{\min}} \): the minimum execution of \( J_r \)
12: if \( d_r - \max(T, \mu_{SPT}) \geq t_\theta \) then
13: \( \{V_i^{G}, f_i^{G}, f_{i^{\hat{G}}} \} \leftarrow d_r = \max(T, \mu_{SPT}) \); // \( \theta \)-readjustment DVFS is allowed for \( J_r \), reconfigure \( J_r \)
14: Assign \( J_r \) to \( S_{SPT} \);
15: else
16: Assign \( J_r \) to a new CPU-GPU pair;
17: Set the other CPU-GPU pairs on this server to idle;
18: \( M'(T) \leftarrow M'(T) + 1 \);
19: end if
20: end if
21: end for
22: \( M(T) \leftarrow M'(T) \);

5 PERFORMANCE EVALUATION

In this section, we evaluate the performance of our EDL scheduling algorithm, including the offline case (i.e. a batch of jobs arrive at \( T = 0 \)) and the online case (i.e. jobs arrive randomly at any \( T > 0 \)). We first describe our simulation configuration in Section 5.1 including GPU scaling configuration, cluster configuration and task set generator. We apply the same GPU and cluster configuration for both
Algorithm 6 The bin-packing scheduling algorithm

Input: $J$, $S$.  
Output: $M(t)$, the voltage/frequency setting and the mapping of $J$. 

1: for all offline tasks do  
2: \{ $J_{1}, \ldots, J_{r}, \ldots, J_{N_{OFF}}$ \} $\leftarrow$ sort the offline tasks in the earliest-deadline-first order;  
3: end for  
4: for $r = 1$ to $N_{OFF}$ do 
5: Compute the optimal \{ $V_{r}^{Gc}, f_{r}^{Gc}, f_{r}^{Vm}, t_{r}$ \} for $J_{r}$, and the optimal task utilization $u_{r}$; 
6: Assign $J_{r}$ to the CPU-GPU pairs according to the worst-fit heuristic, where the utilization of a CPU-GPU pair is no larger than $1$ [54]; 
7: end for  
8: for all $T > 0$ do 
9: Processing the tasks leaving at the current time slot; 
10: Turn off the idle servers when appropriate; 
11: if $J(T) \neq \emptyset$ then 
12: Sort $J(T)$ in EDF order; 
13: for $r = 1$ to $n(T)$ do 
14: Compute the optimal \{ $V_{r}^{Gc}, f_{r}^{Gc}, f_{r}^{Vm}, t_{r}$ \} for $J_{r}$; 
15: Assign $J_{r}$ to the CPU-GPU pairs according to the first-fit heuristic, following the criteria in [41], and turn on the servers when needed; 
16: end for 
17: end if 
18: end for

offline and online cases. As for task set generation, we adopt different task set characteristics for the offline and online cases. Then we present the experimental results and simulation results of GPU DVFS on a single task in Section 5.2. After that, we report the experimental results of our EDL scheduling algorithm on the offline and online cases in Section 5.3 and 5.4 respectively.

5.1 Simulation Configuration

5.1.1 The GPU Scaling Interval

In order to assess the effectiveness of GPU DVFS, we first conduct real experiments by a commercial power meter to measure the real power consumption and record the execution time for a set of benchmark applications under different DVFS settings on an Nvidia Pascal GPU, GTX 1080Ti [17]. We then conduct simulations based on the gathered data sets. Literally the range of scalable GPU voltage and frequency varies among different GPU products. Without loss of generality, we compute the normalized values of $f_{Gc}, V_{Gc}$ and $f_{Vm}$ based on the factory default values, instead of the absolute values.

In our experiments, for each fixed $V_{Gc}$, we gradually scale up $f_{Gc}$ until the GPU board becomes unstable to get the corresponding $f_{Gc}^{max}$. We fit the $f_{Gc}^{max} = g_{1}(V_{Gc})$ relationship according to the measurement data as $g_{1}(x) = \sqrt{(x-0.5)/2} + 0.5$. On our real GPU platform, the scaling interval is: $V_{Gc} \in [0.8, 1.24], f_{Gc} \in [0.89, g_{1}(V_{Gc})], f_{Vm} \in [0.8, 1.1]$. However, we consider this work from a perspective of discussing the potential of DVFS, thus in the simulation we allow a wider analytically scaling interval to be: $f_{Gm}^{max} \in [0.5, 1.2], V_{Gc} \in [0.5, 1.2]$, and $f_{Gc}(V_{Gc}) \in [0.5, g_{1}(V_{Gc})]$ where $f_{Gc}^{max} \approx 1.09$. The GPU voltage/frequency in the interval is continuously adjustable. In this analytical interval, the power consumption $P$ is strictly convex.

5.1.2 Cluster Configuration

On our real CPU-GPU platform, it has $P_{idle} = 37$ W (24 W for the CPU and 13 W for the GPU), and ($V_{Gc}, f_{Gc}, f_{Gm}$) = (1, 1, 1) indicating the corresponding GPU configuration of (1.05 V, 1800 MHz, 5000 MHz). We use the data for each simulated CPU-GPU pair.

We choose $\rho = |\Delta P_{idle}|$, which is derived from the case that the task arriving at the next time slot would occupy the same server and each server has a single CPU-GPU pair ($P_{idle} \rho \leq \Delta$). We set $\Delta = 90$ Watts and $P_{idle} = 37$ Watts to have $\rho = 2$. Note that there might be other substitutions for $\rho$ which provides better energy conserving performance, but since this paper focuses on DVFS technique, we stay with a simple strategy in the setting of $\rho$.

In addition, we assume there are at most 2048 CPU-GPU pairs, and every 1/2/4/8/16 CPU-GPU pairs are grouped into a server, i.e., $\sum_{j=1}^{m} l_{j} = 2048, l_{j} = 1/2/4/8/16$.

5.1.3 Task Set Generator

The simulated task property is also based on real data. We measure the average runtime power and the execution time with 5 $V_{Gc}/f_{Gc}$ samples and 4 $f_{Gm}$ samples, of 20 GPU benchmark applications in [17]. For each task, we use $5 \times 4 = 20$ data samples to fit the power consumption to get $\{ P_{i}^{0}, \gamma_{i}, P_{i}^{*} \}$, and the performance to obtain $\{ l_{i}, t_{i}, \delta_{i} \}$. We utilize these 20 applications with good fitting results to construct an application library, where $P_{i}^{0} \in [175, 206], \gamma_{i}/P_{i}^{*} \in [0.1, 0.2], P_{i}^{0}/P_{i}^{*} \in [0.20, 0.41], \delta_{i} \in [0.07, 0.91], D \in [1.66, 7.61]$ and $l_{i} \in [0.1, 0.95]$.

As for the offline cases, we quantize the workload of the task set by the task set utilization ($U_{j}$), which is defined as the summation of the task utilization (i.e., $U_{j} = \sum_{i=1}^{m} \frac{u_{i}}{m_{i}} \sum_{j=1}^{l_{j}} l_{j}$) based on 1024 CPU-GPU pairs. For example, $U_{j} = 1$ represents that the summation of the utilization of all the tasks is 1024. In our simulations, we use 2048 pairs as the baseline rather than 1024, for ease of discussing the mapping feasibility. For example, if a task set with $U_{j} = 1$ occupies more than 1024 CPU-GPU pairs, then there is no feasible solution for this task set with the corresponding scheduling algorithm. Since we allow a maximum of 2048 CPU-GPU pairs, we can still compute the actual occupied processor numbers. A general bound to guarantee the feasibility is $U_{j} \leq \frac{m_{i} l_{i}}{m_{i} l_{i}}$ [55].

As for the online cases, the simulated task properties are also based on real measurement results. We still use the task set utilization to quantize the offline tasks and the online tasks. We assign the initial offline task set utilization and the online task set utilization as $U_{OFF}$ and $U_{ON}$ separately, which contain $N_{OFF}$ and $N_{ON}$ tasks. In this work, $U_{OFF} = 0.4$ and $U_{ON} = 1.6$. We simulate the task arrival in one day and choose the basic time unit as one minute, i.e., $T \in [1, 1440]$. We generate the number of arriving tasks at each time slot, $n(T), T \in [1, 1440]$ according to the Poisson
distribution and refine it until \( \sum_{T=1}^{1440} n(T) = N^{ON} \). At each time slot, we pick the \( \left( \sum_{T=1}^{T-1} n(T) + 1 \right) \)-th to \( \left( \sum_{T=1}^{T} n(T) \right) \)-th task from the online task set to construct the current arrival tasks, of which \( a_i = T \).

Unless the total task utilization is greater than \( U_j \), at each time, we randomly pick out a task from the library and generate an integer in \([10, 50]\). We multiply the integer with \( \{ t^0, t^* \} \) of the task to generate tasks of various lengths. We then generate the task utilization according to the uniform distribution in \((0, 1)\), thus the expectation of the task utilization is 0.5, i.e., \( \bar{U} = 0.5 \). We use the default execution time and the task utilization to derive the task deadline, i.e., \( d_i = a_i + t_i^0/u_i \). We modify the property of the last task to make the total task utilization exactly equal to \( U_j \). With the above methods, we are able to generate a task set of \( n \) tasks, with a total utilization of \( U_j \).

For each \( l \) and \( \theta \) setting, we generate 100 groups of the above task sets. We compute the average \( E_{idle} \), \( E_{overhead} \), \( E_{run} \) and the number of occupied servers separately. The total energy consumption is a summation of \( E_{idle} \), \( E_{overhead} \) and \( E_{run} \).

### 5.2 DVFS on a Single Task

In this subsection, we present the experimental results and simulation results of GPU DVFS on a single task. Our realistic experiments show that the average energy conservation of 20 benchmarks is 4.3% for GTX 1080Ti, which is close to the results in [17]. The reason for this low effect is (1) The static power \( P^{Gc} \) takes a big portion in the total power consumption; (2) The scaling intervals of \( f^{Gc} \) and \( f^{Gm} \) are narrow. According to our measurements, scaling down the core voltage and applying the corresponding maximum allowed core frequency can significantly reduce the energy consumption. The memory frequency scaling influences the energy consumption mostly on the execution time, and different applications have different optimal memory frequency settings. Thus, to discuss the potential of GPU DVFS, we shrink the static power \( P^{Gc} \) and enlarge the scaling intervals of two frequencies in our simulations. Fig. 5.2 shows the derived optimal voltage/frequency setting and the corresponding energy saving of our 20 benchmark applications. Legend ‘Wide’ stands for our simulated scaling interval, and ‘Narrow’ stands for the realistic scaling interval. For both intervals, the optimal core voltage/frequency is relatively low, close to the allowed lowest setting. The optimal memory frequency varies, depending on the application characteristics. The derived optimal voltage/frequency settings coincide with our measurements. The energy conservation of the ‘Wide’ case finally achieves an average value of 36.4%.

### 5.3 Offline EDL DVFS Performance

In this section, we evaluate the performance of our EDL scheduling algorithm on the offline case. We compare it to the typical EDF-BF/WF algorithm [35] and the LPT-TF algorithm [31]. We modify the typical algorithms to fit our model. To make the other three algorithm support DVFS, in the first step, we apply the voltage/frequency scaling according to Algorithm 1 for each task, so each task would get an optimized task length. In the second step, we firstly schedule those deadline-prior tasks to the servers, and then schedule the energy-prior tasks according to the EDF-BF, EDF-WF, and LPT-FP algorithms. Ultimately, we compute the overall energy consumption and the occupied servers according to Algorithm 3. The overall workflow is similar to our EDL algorithm.

We conduct the scheduling algorithms first without GPU DVFS and then with it. We refer to the energy consumption without DVFS and \( l = 1 \) (\( E_{idle} = 0 \)) as the baseline. We compare the energy consumption with DVFS to the baseline energy and compute the energy saving. We also evaluate the number of occupied servers. The larger energy saving and the fewer servers indicate better algorithm performance. For the figures in this section, legend EDF-SPT denotes our EDL algorithm.

#### 5.3.1 Baseline Performance

We first investigate the performance of the four scheduling algorithms without DVFS. We perform our EDL algorithm with \( \theta = 1 \).

Figure 5a shows the baseline energy consumption of different task set utilization. The four solid blue lines in Figure 5a are overlapped, which also proves that the baseline energy is independent of the scheduling algorithm. The baseline energy increases linearly to the task set utilization.

For ease of comparison, we compute the normalized energy consumption of other \( l \) values (normalized to the baseline energy). The difference between the normalized energy and the baseline is caused by the idle energy consumption. Algorithms with less idle energy consumption and less servers show better performance. Figure 5b shows the normalized energy of \( l > 1 \). The idle energy is non-trivial when the \( U_j \) is small and \( l \) is large. The LPT-TF scheduling algorithm has the highest idle system energy.
When \( l = 16 \) and \( U_l = 0.2 \), LPT-FF consumes about 31% idle energy. When \( U_l \) is large, the energy consumptions converge to their baseline, where LPT-FF and EDF-WF show slow convergence speed. Our EDL algorithm has the least idle system energy, and the idle energy converges to zero fast.

We first conduct the EDL DVFS algorithm with \( \theta = 1 \). Analytically, the energy saving of the DVFS-based scheduling algorithm has an upper bound, which equals the average runtime energy saving of the benchmark applications. Our benchmark-based simulation task set is a combination of both energy-prior and deadline-prior tasks, and the deadline-prior tasks need to sacrifice the energy saving for the deadline so that the overall saving cannot exceed the theoretical average energy savings of the 20 benchmark applications, which is 36.4% in our case.

We plot the absolute DVFS-based energy consumption with the broken lines in Figure 5a and the energy saving in Figure 5b when \( l = 1 \). The energy saving slightly varies around 33%, with a mean value of 33.5%. The about 3% of energy saving loss compared to the theoretical upper bound is caused by the deadline-prior tasks in the task set.

Figure 6 shows the number of occupied servers of different server modes when \( l > 1 \). Overall speaking, small \( l \) have higher energy savings/decrease due to lower idle energy consumption. The LPT-BF DVFS algorithm saves the most energy, while the EDF-WF algorithm consumes the most energy. Our EDL DVFS algorithm is quite close with the EDF-BF DVFS, but when \( l \) and \( U_l \) are large, it saves slightly less energy, about 5.1% of energy decrease with \( l = 16 \) and \( U_l = 1.6 \), than the EDF-BF DVFS scheduling algorithm.

5.3.2 DVFS Performance

We plot the number of occupied servers with \( l = 1 \) in Figure 7. It turns out that LPT-FF DVFS algorithm occupies the most servers. Our EDF DVFS algorithm still consumes much fewer server resources than LPT-FF DVFS. The performance of EDF-BF DVFS and EDF-WF DVFS are identical.
5.3.3 Effectiveness of the EDL Readjustment

We then validate the EDL DVFS algorithm with other \( \theta \) values. The \( \theta \) is designed for reducing the system idle energy, so it is effective when \( l > 1 \) only. We measure the system energy consumption with \( \theta = 0.8, 0.85, 0.9, 0.95 \) and 1, each for 1000 times. We compute the average energy savings of each \( \theta \) and compare them to those of LPT-FF DVFS, which conserves the most energy in our previous experimental results. Figure 9 shows the results. When \( l \leq 4 \), the average energy savings of different \( \theta \) are almost the same, which are no more than 3\% smaller than those of the LPT-FF DVFS algorithm. However, when \( l \) increases, our \( \theta \)-readjustment scheme can decrease the overall idle energy and make the EDL DVFS lines approach the LPT-FF DVFS line.

![Fig. 9. Energy savings of EDL \( \theta \)-readjustment DVFS algorithm.](image)

5.4 Online EDL DVFS Performance

We compare our EDL algorithm for the online case to a classical bin-packing heuristic algorithm described in Algorithm 6. The idea of bin-packing heuristic has been used in [41], and we modify their algorithm to fit our system model. The complexity of this algorithm is \( n(\log n + \Phi + nm) \), larger than that of the EDL algorithm, mainly caused by the frequent updates of the processor load.

5.4.1 Baseline Performance

As proven in [37], there is no optimal solution for our online task scheduling problem. In this work, we refer to the performance of the task scheduling algorithms without GPU DVFS as the baseline performance. In particular, we execute the EDL algorithm without runtime readjustment, i.e., \( \theta = 1 \).

We show the total energy decomposition in Figure 10 where the two highest bars denote the baseline energy consumption. The EDL algorithm has similar energy consumption to the bin-packing algorithm when \( l \) is small, but leads to larger idle energy consumption when \( l \) is large. The runtime energy consumption is independent of \( l \) or the scheduling algorithm, with a constant value of 120.22 MJ.

![Fig. 10. Decomposition of the total energy consumption. “EDL” and “BIN” denote our EDL readjustment algorithm and the bin-packing algorithm without GPU DVFS, while “EDL-D” and “BIN-D” denote the algorithms with GPU DVFS.](image)

5.4.2 DVFS Performance

We conduct DVFS experiments with \( \theta = 1 \) and \( \theta = 0.9 \) firstly, and then discuss the readjustment with other values of \( \theta \). For each group of experiments, we use the same offline and online task sets as those of the baseline simulation.

Figure 10 shows the DVFS energy consumption with three lower bars. The runtime energy consumption of the DVFS algorithms is still a constant. It reduces from 122.22 MJ to 79.87 MJ; about 34.7\% of runtime energy is saved with GPU DVFS. When \( l = 1 \), the three algorithms have similar energy consumption, about 80.03-80.24 MJ, where the bin-packing DVFS algorithm is slightly better. For other values of \( l \), the EDL readjustment \((\theta = 0.9)\) DVFS algorithm consumes less total energy than the EDL DVFS \((\theta = 1)\) algorithm. When \( l = 16 \), the total energy consumption of the three algorithms are 102.49, 99.73, 85.27 MJ respectively. We further compare the idle energy and the turn-on overhead in Figure 11. The DVFS algorithms lead to increases of idle system energy, especially for the EDL DVFS algorithm without runtime adjustment. If the runtime \( \theta \)-readjustment is applied, the idle energy is effectively controlled. When \( l = 16 \), the idle energy of the EDL non-DVFS, DVFS without readjustment and DVFS \( \theta \)-readjustment algorithms are 18.44, 22.61 and 19.82 MJ, respectively. The turn-on overhead is still marginal in the whole energy portfolio. In general, the bin-packing algorithm is more effective in controlling the turn-on overhead, which means that the newly arriving tasks are more likely to be assigned to...
current busy servers, while it is the opposite for the EDL DVFS algorithm without readjustment.

To summarize, the bin-packing first-fit algorithm with the EDF order has better performance in the energy conservation in both the baseline and the DVFS simulation. Besides, a runtime readjustment is needed when a server has many CPU-GPU pairs. A better balance between the runtime energy and the idle energy & turn-on overhead is preferred when GPU DVFS is applied.

5.4.3 Effectiveness of the EDL Readjustment

In the previous section, we have confirmed that the \( \theta \)-readjustment is effective in controlling the idle energy when GPU DVFS is applied. We now discuss the impact of \( \theta \) on the effectiveness of the readjustment strategy.

![Energy Consumption](image)

Fig. 11. Comparison between the energy consumption of the non-DVFS and DVFS scheduling algorithms.

![Energy Saving](image)

Fig. 12. The energy consumption with runtime readjustments.

We conduct the EDL DVFS \( \theta \)-readjustment algorithm with five different values of \( \theta \). We plot the average idle energy, turn-on overhead, runtime energy and the total energy in Figure 12. It is clear from our experimental results that smaller \( \theta \) will result in slightly larger runtime energy consumption but less idle energy and turn-on energy. With \( \theta \neq 1 \), we consume less total energy, less idle energy and less turn-on overhead, especially for large \( l \). For example, when \( l = 16 \), applying \( \theta = 0.95 \) reduces the total energy consumption from 102.49 MJ to 100.94 MJ, and reduces the idle energy from 22.61 MJ to 21.05 MJ. It is notable that when \( \theta 
eq 1 \), the turn-on overhead do not vary much to \( \theta \) for the same \( l \), while the idle energy decreases with a smaller \( \theta \) and a larger \( l \), and the runtime energy increases with a smaller \( \theta \) and a smaller \( l \). Much more energy is consumed when \( \theta = 1 \), therefore a runtime readjustment is quite necessary. For all the experiments, \( \theta = 0.8 \) ends in the minimum total energy consumption only except \( l = 1 \).

Figure 13 shows the energy reduction compared to the baseline total energy consumption of the EDL algorithm of all the \( \theta \) configurations. Theoretically speaking, the energy reduction has an upper bound which is the average runtime energy reduction of the set of benchmark applications, i.e. 35% in our case. With an appropriate \( \theta \), our online EDL algorithm can conserve 30-33% of energy, almost comparable to the theoretical upper limit. But as \( l \) becomes larger, the energy reduction gradually decreases due to the considerable idle energy. Besides, the energy conservation of larger \( l \) depends on the \( \theta \)-readjustment more strongly. The selection of parameter \( \theta \) depends on the ratio of the runtime energy over the idle energy. Our simulation results show that setting \( \theta \) to 0.8 generally guarantees better energy conservation for those servers that are equipped with more CPU-GPU pairs.

![Energy Reduction](image)

Fig. 13. The energy reduction compared to the baseline energy consumption.

6 Conclusion

In this paper, we study the energy conserving problem on CPU-GPU hybrid clusters. We propose the GPU-specific
DVFS power and performance models, and derive the appropriate GPU voltage/frequency setting through the mathematical optimization. We also design a heuristic scheduling algorithm for both the offline and online modes to assign multiple tasks to the cluster, which uses the runtime DVFS readjustment to make a good balance between the dynamic energy consumption and static energy consumption. We find that for both the offline and online tasks, the static energy is non-negligible, that a better balance of the dynamic and static energy is quite necessary. Our $\theta$-readjustment EDL algorithm can reserve the advantage of GPU DVFS and avoid large idle power overhead caused by low utilization of those servers with multiple CPU-GPU pairs.

In this work, we make a number of assumptions in the problem formulation to simplify the problem, such as homogeneity of CPUs and GPUs. We leave a more practical formulation and solution for our future work. It is also interesting to consider the case that a single task can occupy multiple GPUs, which is a typical case of modern distributed deep learning applications.

**ACKNOWLEDGEMENTS**

This work was supported in part by the Hong Kong RGC GRF grant under the contract HKBU 12200418 and grant RMGS2019-1-23 71 from Hong Kong Research Matching Grant Scheme.

**REFERENCES**

[1] J. Clark, “Google cuts its giant electricity bill with DeepMind-powered AI,” [Online] https://www.datacenterknowledge.com/archives/2016/07/19/google-cuts-its-giant-electricity-bill-with-deepmind-powered-air-Google.

[2] D. Silver, A. Huang, C. J. Maddison, A. Guez, L. Sifre, G. VanDenDriessche, J. Schrittwieser, I. Antonoglou, V. Panneershelvam, M. Lanctot et al., “Mastering the game of go with deep neural networks and tree search,” nature, vol. 529, no. 7636, p. 484, 2016.

[3] D. Floridi and M. Chiriatti, “Cpt-3: Its nature, scope, limits, and consequences,” Minds and Machines, vol. 30, no. 4, pp. 681-694, 2020.

[4] X. He, K. Zhao, and X. Chu, “Automi: A survey of the state-of-the-art,” Knowledge-Based Systems, vol. 212, p. 106622, 2021.

[5] R. A. Bridges, N. Imam, and T. M. Mintz, “Understanding gpu power: A survey of profiling, modeling, and simulation methods,” ACM Computing Survey, vol. 49, no. 3, p. 27, Sep. 2016.

[6] X. Mei, Q. Wang, and X. Chu, “A survey and measurement study of gpu power consumption,” Digital Communications and Networks, vol. 3, no. 2, pp. 89–100, 2017.

[7] E. Strohmaier, J. Dongarra, H. Simon, and M. Meuer, “TOP500,” [Online] http://www.top500.org/TOP500.

[8] W. FENG and T. SCOGLAND, “The Green500 list, November 2020,” [Online] https://www.top500.org/green500/lists/2020/11/, Green500.

[9] X. Mei, K. Zhao, C. Liu, and X. Chu, “Benchmarking the memory hierarchy of modern gpus,” in IFIP International Conference on Network and Parallel Computing, 2014.

[10] X. Mei and X. Chu, “Dissecting gpu memory hierarchy through microbenchmarking,” IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 1, pp. 72–86, Jan. 2017.

[11] Z. Tang, Y. Wang, Q. Wang, and X. Chu, “The impact of gpu dvfs on the energy and performance of deep learning: An empirical study,” in Proceedings of the Tenth ACM International Conference on Future Energy Systems, ser. e-Energy '19. New York, NY, USA: Association for Computing Machinery, 2019, pp. 315–325.

[12] X. Fan, W.-D. Weber, and L. A. Barroso, “Power provisioning for a warehouse-sized computer,” in Proceedings of the 34th Annual International Symposium on Computer Architecture, ser. ISCA ’07, 2007, pp. 13–23.

[13] C. Isci, A. Buyuktosunoglu, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, “An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget,” in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 39, 2006, pp. 347–358.

[14] R. Ge, R. Vogt, J. Majumder, A. Alam, M. Burtscher, and Z. Zong, “Effects of dynamic voltage and frequency scaling on a k20 gpu,” in Proceedings of the 42nd International Conference on Parallel Processing, Oct 2013, pp. 826–833.

[15] Y. Abe, H. Sasaki, M. Peres, K. Inoue, K. Murakami, and S. Kato, “Power and performance analysis of gpu-accelerated systems,” in Proceedings of the 2012 Workshop on Power-Aware Computing and Systems. Hollywood, CA: USENIX, 2012.

[16] Y. Abe, H. Sasaki, S. Kato, K. Inoue, M. Edahiro, and M. Peres, “Power and performance characterization and modeling of gpu-accelerated systems,” in Proceedings of the 28th IEEE International Parallel and Distributed Processing Symposium, May 2014, pp. 113–122.

[17] Q. Wang and X. Chu, “Gpgpu performance estimation with core and memory frequency scaling,” IEEE Transactions on Parallel and Distributed Systems, vol. 31, no. 12, pp. 2865–2881, 2020.

[18] D. H. K. Kim, C. Imes, and H. Hoffmann, “Racing and pacing to idle: Theoretical and empirical analysis of energy optimization heuristics,” in 2015 IEEE 3rd International Conference on Cyber-Physical Systems, Networks, and Applications, Aug 2015, pp. 78–85.

[19] X. Mei, X. Chu, H. Liu, Y. Leung, and Z. Li, “Energy efficient real-time task scheduling on multi-gpu hybrid clusters,” in Proceedings of IEEE Conference on Computer Communications, 2017, pp. 1–9.

[20] A. Beloglazov, J. Abawajy, and R. Buyya, “Energy-aware resource allocation heuristics for efficient management of data centers for cloud computing,” Future Generation Computer Systems, vol. 28, no. 5, pp. 755 – 768, 2012, special Section: Energy efficiency in large-scale distributed systems.

[21] Z. Tang, L. Qi, Z. Cheng, K. Li, S. U. Khan, and K. Li, “An energy-efficient task scheduling algorithm in dvfs-enabled cloud environment,” Journal of Grid Computing, vol. 14, no. 1, pp. 55–74, 2016.

[22] K. Fan, B. Cosenza, and B. Juurlink, “Predictable GPUs Frequency Scaling for Energy and Performance,” in Proceedings of the 48th ICPP, 2019. IEEE, 2019.

[23] J. Guerreiro, A. Ilic, N. Roma, and P. Tomás, “Dvfs-aware application classification to improve gppus energy efficiency,” Parallel Computing, vol. 83, pp. 93 – 117, 2019.

[24] Y. Huang, B. Guo, and Y. Shen, “Gpu energy consumption optimization with a global-based neural network method,” IEEE Access, vol. 7, pp. 64303–64314, 2019.

[25] A. Karami, F. Khunjush, and S. A. Mirsoleimani, “A statistical performance analyzer framework for OpenCL kernels on Nvidia GPUs,” J. Supercomputing, vol. 71, no. 4, pp. 2190–2202, Apr. 2015.

[26] G. Wu et al., “GPGPU performance and power estimation using machine learning,” in Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture, 2015, pp. 564–576.

[27] H. Wong, M. Papadopoulou, M. Sadeghi-Alvandi, and A. Moshovos, “Demystifying gpu microarchitecture through microbenchmarking,” in Proceedings of IEEE International Symposium on Performance Analysis of Systems Software (ISPASS), 2010, pp. 235–246.

[28] S. Hong and H. Kim, “An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness,” in Proceedings of the 36th ISCA, ser. ISCA ’09. ACM, 2009.

[29] S. Song, C. Su, B. Rountree, and K. W. Cameron, “A simplified and accurate model of power-performance efficiency on emergent GPU architectures,” in Proceedings of the 27th IPDPS, 2013.

[30] R. Nath and D. Tulssen, “The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU,” in Proceedings of the 48th MICRO, 2015.

[31] V. Adhinarayanan, B. Subramaniam, and W. Feng, “Online power estimation of graphics processing units,” in Proceedings of the 16th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid), May 2016, pp. 245–254.

[32] B. Dutta, V. Adhinarayanan, and W.-c. Feng, “GPU power prediction via ensemble machine learning for DVFS space exploration,” in Proceedings of the 15th ACM International Conference on Computing Frontiers (CF). New York, NY, USA: ACM, 2018, pp. 240–243.
[33] J. Guerreiro, A. Ilic, N. Roma, and P. Tomas, “Gpgpu power modeling for multi-domain voltage-frequency scaling,” in Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb 2018, pp. 789–800.

[34] Z. Deng, Z. Yan, H. Huang, and H. Shen, “Energy-aware task scheduling for heterogeneous distributed embedded systems,” IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 12, pp. 3426–3442, 2017.

[35] C. Imes, S. Hofmeyr, and H. Hoffmann, “Energy-efficient application resource scheduling using machine learning classifiers,” in Proceedings of the 47th International Conference on Parallel Processing, 2018.

[36] B. Salami, H. Noori, and M. Naghibzadeh, “Fairness-aware energy efficient scheduling on heterogeneous multi-core processors,” IEEE Transactions on Computers, vol. 70, no. 1, pp. 72–82, 2021.

[37] J. Guerreiro, A. Ilic, N. Roma, and P. Tomas, “Gpgpu power modeling for multi-domain voltage-frequency scaling,” in Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb 2018, pp. 789–800.

[38] K. S. Hong and J. Y. Leung, “On-line scheduling of real-time tasks,” IEEE Transactions on Computers, vol. 41, no. 10, pp. 1326–1331, Oct 1992.

[39] S. Irani, S. Shukla, and R. Gupta, “Algorithms for power savings,” ACM Transactions on Algorithms, vol. 3, no. 4, Nov. 2007.

[40] C. Liu and J. W. Layland, “Scheduling algorithms for multi-programmed systems,” Commun. ACM, vol. 19, no. 1, pp. 46–61, Jan. 1976.

[41] O. H. Ibarra and C. E. Kim, “Heuristic algorithms for scheduling independent tasks on nonidentical processors,” J. ACM, vol. 24, no. 2, pp. 280–289, Apr. 1977.

[42] H. Aydin and Qi Yang, “Energy-aware partitioning for multiprocessor real-time systems,” in Proceedings of IEEE 36th Annual Foundations of Computer Science, Oct 1995, pp. 374–382.

[43] Z. Deng, Z. Yan, H. Huang, and H. Shen, “Energy-aware task scheduling for heterogeneous distributed embedded systems,” IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 12, pp. 3426–3442, 2017.

[44] C. Liu, J. Li, W. Huang, J. Rubio, E. Speight, and X. Lin, “Power-efficient time-sensitive mapping in heterogeneous systems,” in Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, 2012, pp. 21–32.

[45] B. Salami, H. Noori, and M. Naghibzadeh, “Fairness-aware energy efficient scheduling on heterogeneous multi-core processors,” IEEE Transactions on Computers, vol. 70, no. 1, pp. 72–82, 2021.

[46] B. Salami, H. Noori, and M. Naghibzadeh, “Fairness-aware energy efficient scheduling on heterogeneous multi-core processors,” IEEE Transactions on Computers, vol. 70, no. 1, pp. 72–82, 2021.

[47] X. Xiao, C. Zeng, X. Xiao, R. Li, and K. Li, “Energy-efficient scheduling algorithms for real-time parallel applications on heterogeneous distributed embedded systems,” IEEE Transactions on Parallel and Distributed Systems, vol. 25, no. 12, pp. 2301–2311, 2014.

[48] J. Guerreiro, A. Ilic, N. Roma, and P. Tomas, “Gpgpu power modeling for multi-domain voltage-frequency scaling,” in Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb 2018, pp. 789–800.

[49] NVIDIA, “CUDA SDK 10.0,” [Online] https://developer.nvidia.com/cuda-10.0-download-archive.

[50] S. Che et al., “Rodinia: A benchmark suite for heterogeneous computing,” in Proceedings of IEEE International Symposium on Workload Characterization (ISWC), IEEE, 2009, pp. 44–54.

[51] Z. Deng, Z. Yan, H. Huang, and H. Shen, “Energy-aware task scheduling for heterogeneous distributed embedded systems,” in Proceedings of the Eighth International Conference on Future Energy Systems, 2017, p. 1–11.

[52] C. Imes, S. Hofmeyr, and H. Hoffmann, “Energy-efficient application resource scheduling using machine learning classifiers,” in Proceedings of the 47th International Conference on Parallel Processing, 2018.

[53] B. Salami, H. Noori, and M. Naghibzadeh, “Fairness-aware energy efficient scheduling on heterogeneous multi-core processors,” IEEE Transactions on Computers, vol. 70, no. 1, pp. 72–82, 2021.

[54] S. Che et al., “Rodinia: A benchmark suite for heterogeneous computing,” in Proceedings of IEEE International Symposium on Workload Characterization (ISWC), IEEE, 2009, pp. 44–54.

[55] Z. Deng, Z. Yan, H. Huang, and H. Shen, “Energy-aware task scheduling for heterogeneous distributed embedded systems,” in Proceedings of the Eighth International Conference on Future Energy Systems, 2017, p. 1–11.