Hardware Automated Dataflow Deployment of CNNs

Technical Report Haddoc/2016-06TR03

K.Abdelouahab\textsuperscript{1}, M.Pelcat\textsuperscript{1,2}, J.Serot\textsuperscript{1}, C.Bourrasset\textsuperscript{3}, J.C.Quinton\textsuperscript{4}, and F.Berry\textsuperscript{1}

\textsuperscript{1}Institut Pascal, Clermont Ferrand, France
\textsuperscript{2}IETR, INSA Rennes, France
\textsuperscript{3}CEPP Atos/Bull, Montpellier, France
\textsuperscript{4}Laboratoire Jean Kuntzmann, Grenoble, France

June 2017
Abstract

Deep Convolutional Neural Networks (CNNs) are the state of the art systems for image classification and scene understanding. However, such techniques are computationally intensive and involve highly regular parallel computation. CNNs can thus benefit from a significant acceleration in execution time when running on fine grain programmable logic devices. As a consequence, several studies have proposed FPGA-based accelerators for CNNs. However, because of the huge amount of the required hardware resources, none of these studies directly was based on a direct mapping of the CNN computing elements onto the FPGA physical resources. In this work, we demonstrate the feasibility of this so-called direct hardware mapping approach and discuss several associated implementation issues. As a proof of concept, we introduce the HADDOC2 open source tool, that is able to automatically transform a CNN description into a platform independent hardware description for FPGA implementation.
1 Introduction

Convolutional Neural Networks (CNNs) [1] have become a de-facto standard that increased the robustness and accuracy of machine vision systems. It is possible nowadays to build high performance image classification systems by deploying large-scale, pre-trained CNNs models. However, this accuracy comes at the price of a high computational cost as state of the art CNNs may require up to 38 GOP to classify a single frame [2]. As a result, implementing CNNs with real-time constraints is challenging task. A possible way to address this challenge is to take advantage of the massive fine grain parallelism offered by FPGA devices to embody the large amount of intrinsic parallelism exhibited by CNN-based algorithms. In this case, the problem boils down to find an adequate and efficient mapping between the computation model of the latter and the execution model supported by the former. Based on our previous experience in the implementation of real-time vision applications on FPGA-based platforms [3], we advocate the use of a stream-based dataflow model to solve this mapping problem. In this approach, a CNN-based algorithm is described as graph of dataflow actors exchanging data through unidirectional channels and this graph is statically and physically mapped onto the target FPGA using a library of pre-defined computing elements to implement actors.

In the sequel, we demonstrate the feasibility of this so-called Direct Hardware Mapping (DHM) approach for implementing realistic CNN-based applications onto Field-Programmable Gate Arrays (FPGAs). Moreover, we introduce HADDOC2, a software framework providing a fully automated implementation path for CNNs onto FPGAs using the DHM approach. The HADDOC2 tool is compatible with the widely used Caffe deep learning framework [4] and generates platform independent synthetizable VHDL code. In other words, we introduce in this work a tool that automatically maps a Caffe pre-trained model onto an FPGA device.

2 CNNs : Computations and parallelism sources

CNNs are a category of feed forward artificial neural networks that are bio-inspired by the visual cortex of the brain. The huge improvement of CNN-based algorithms was made possible by two factors: On one hand, the availability of massive-sized annotated image data-sets [5] allowed to train robust large scale feature extractors and accurate classifiers. On the other hand, the growth of high performance processors and, especially Graphics Processing Units (GPUs), provided the computational power required to train deeper and more complex neural networks [6]. A typical CNN structure, as shown in figure 1 will perform a succession of convolutions interspersed with sub-sampling layers. The last stages include typically two or three fully connected neural network for classification tasks. The depth (number of layers) of a CNN ensures better accuracy and less over-fitting. As a result, depth of neural networks tend to increase (8 to 19 layers to VGG [7]).

![Figure 1: An example of a CNN topology with 3 convolutional layers (C1,C2,C3) two subsampling layers and one fully connected stage (FC).](image-url)
2.1 Convolution layers

Convolutional layers are the most computationally intensive and are responsible – in a typical implementation – for more than 90% of the CNN execution time \[8\]. Each layer \(l\) extracts \(N\) feature maps from \(C\) input channels by performing \(N\) convolutions of size \(K \times K\) on each input. This filtering is followed by the application of a non-linear activation function \(\text{act}\) and a bias term \(b_n\) to each set of features. As shown in equation\[1\] \(N \times C\) convolutions are required to process a given layer.

\[
\forall l = 1 : L \quad \text{(Number of conv layers)} \\
\forall n = 1 : N \quad \text{(Number of output feature maps)} \\
\forall i = 1 : Ix \quad \text{(Feature map rows)} \\
\forall j = 1 : Iy \quad \text{(Feature map columns)} \\

f^{(l)}[n, i, j] = b^{(l)}[n] + \sum_{c=1}^{C} \sum_{p=1}^{K} \sum_{q=1}^{K} \Phi^{(l)}[c, i+p, j+q] \cdot w^{(l)}[n, c, p, q]
\]

where

- \(f^{(l)}\) is a tensor of output feature maps of layer \(l\)
- \(b^{(l)}[n]\) is the bias term applied to feature \(n\)
- \(\Phi^{(l)}\) is a tensor of input feature maps of layer \(l\)
- \(w^{(l)}\) is tensor of pre-learned filters

As already pointed out in \[9\], the computations described in equations\[1\] exhibit a large amount of potential parallelism:

- **Inter Layer parallelism**: CNNs have a feed-forward hierarchical structure consisting of a succession of data-dependent layers. Layers can therefore that can be executed in a pipelined fashion where the execution of layer \((l)\) can start before the execution of layer \((l-1)\) ends.

- **Inter neuron parallelism**: Each neuron of a layer is independent when processing features. Thereby, a full data-parallelism can be exploited when computing concurrently each of the \(N^{(l)}\) element of equation\[1\]

- **Inter convolution parallelism**: All of the convolutions performed by a single neuron can also be evaluated simultaneously by computing concurrently the \(C^{(l)}\) convolutions of equation\[1\]

- **Intra convolution parallelism**: 2D image convolution can be implemented in a pipelined fashion \[10\] allowing the \(K \times K\) multiplications to be computed concurrently in equation\[1\]

2.2 Subsampling layers

A common operation when conceiving CNNs is to periodically insert subsampling (or pooling) layers in-between successive convolutional layers. These downsample the inputs by selecting the average, or, more commonly, the maximum of a given neighborhood of each pixel as described in equation\[2\]
$\forall l = 1 : L \text{ (Number of pool layers)}$
$\forall n = 1 : N \text{ (Number of output feature maps)}$
$\forall i = 1 : Ix \text{ (feature map rows)}$
$\forall j = 1 : Iy \text{ (feature map columns)}$

$$f^{(l)}[n, i, j] = \max_{p, q \in [1:K]} \left( \phi^{(l)}[n, i + p, j + q] \right)$$ (2)

Pooling layers reduce the amount of parameters required to process the next stages of the network, which controls overfitting in one hand and decrease the computation load on the other.

2.3 Fully connected layers

A Fully Connected (FC) neural network –with usually 3 or 4 hidden layers– terminates CNNs and acts as a classifier. In this case, no parameters are shared across the feature-maps (feature maps and learned parameters have the same dimension). In this case, FC layer activations are computed with the inner product operation followed by a bias offset as detailed in equation 3, where $<,>$ denotes the inner product operator.

$$\forall l = 1 : L \text{ (Number of FC layers)}$$
$\forall n = 1 : N \text{ (Number of output feature maps)}$

$$f^{(l)}[n] = \text{act} \left[ b^{(l)}[n] + \sum_{c=1}^{C^{(l)}} < \phi^{(l)}[c], w^{(l)}[n, c] > \right]$$ (3)

3 Direct Hardware Mapping of CNN entities

3.1 Dataflow processing of CNNs

The foundations of dataflow Models of Computation (MoC) were formalized by [11] in order to create an architecture where multiple fragments of instructions can process simultaneously a stream of data. Programs respecting dataflow semantics are described as a network (graph) of fundamental processing units commonly called actors and communicating abstract data messages called tokens on unidirectional First-In First-Out (FIFO) channels.

In terms of architecture-application matching, the CNN’s layout fits naturally with a stream-based model of computation. All of the operations involved in feed forward propagation of a CNN –described in the latter section– can be executed following the stream-based dataflow MoC. In fact, CNN-based algorithms can be modeled as modeled as dataflow process networks (DPNs) where nodes correspond to processing actors and edges correspond to communication channels. Each actor follows a purely data-driven execution model where execution (firing) is triggered only by the availability of input operands.

The DHM approach consists of physically mapping entirely graph of actors onto the target device. Each actor becomes a computing unit with its specific instance on the FPGA and each edge is mapped to a signal.
3.2 DHM of Convolution layers

As stated in section 2.1, convolutional layers are the most computation intensive tasks in a given network. However, DHM approach fully exploits all the parallelism sources of these layers. All neurons of a layer are mapped on the device to take advantage of intra-neuron parallelism (Fig 2-a). In neurons, each convolution is mapped separately (Fig 2-b) and finally, within a convolution engine, each multiplier is instantiated separately (Fig 2-c). As an example, figure 3 illustrates how a convolution layer C1 \((C=3, N=5, K=3)\) extracts 5 features from a 3-channel input pixel flow. In this example, 15 convolution and 5 activation blocks are mapped onto the FPGA as a result of the layer graph transformation, which corresponds to 135 multiplications, 20 summations and 5 activations.

Figure 2: The 3 levels of DHM implementation of CNN entities: (a) in convolution layers, (b) in neurons, (c) in convolution engines

Figure 3: Applying the 3 levels of DHM (fig 2) to a dummy convolutional layer C1 \((N=5, C=3, K=3)\): 15 separate convolution engines (135 Multipliers and 15 adders) plus 5 adders and 5 activation blocks are required to process the layer in a full parallel fashion. (bias omitted)
4 Optimizing DHM-based CNN accelerators

Direct Hardware Mapping of CNNs completely removes the need for an external memory to store intermediate results or parameters. Moreover, thanks to the fully pipelined execution model, the global throughput is only limited by the maximum clock frequency. However, these advantages come at the cost of a high resource consumption since the whole graph has to be mapped onto the physical resources of the FPGA. In certain cases, this could limit the complexity of the CNNs that can be handled by the DHM approach. It is crucial, therefore, to ensure that the core operations involved in CNN actors can be translated efficiently in hardware. The most important issues, by far, are those related to on-chip memory requirements on one hand, and the implementation of arithmetic operators on the other.

4.1 Neighborhood extraction

The literature provides multiple approaches to efficiently accelerate the computation of convolutions. Dataflow-based accelerators—such as in [10]—are based on a fully pipelined architecture that is able to process one convolution per clock cycle. Such an architecture can be divided into 2 parts: neighborhood extraction (NE) and Multiply-ACCumulation (MAC).

Neighborhood Extraction (NE) relies on buffers to grant a full access to the $K(l) \times K(l)$ neighbors of each pixel (as shown in figure 4). Such an architecture is advantageous since it can directly extract the neighborhood of streams of pixels each clock-cycle.

Multiply Accumulate (MAC) performs a multiplication of neighborhood pixels with pre-learned kernels then accumulates the result to output feature maps. As long as the access to full neighborhood pixels is guaranteed, each of the multiplications can be performed in a parallel way using $K(l) \times K(l)$ multipliers (as shown in Fig 2-c).

In the case of CNNs, Combining NE and parallel MAC strategy fully exploits the intra Kernel parallelism of CNNs which grants high acceleration to convolutions and, consequently, the feature extraction process. However, mapping a full CNN graph involving millions of convolutions comes down to map millions of memory buffers on the FPGA fabric which increases the power consumption of the system and lowers the maximum frequency (and thus the computation throughput).

![Figure 4: Architecture of a 3 x 3 neighborhood extractor : 2 Buffers with image length size are required to perform a 3 x 3 convolution on streams of pixels $p_{ij}$](image)

4.2 Neighborhood Extraction Factorization (NEF)

One way to address the latter issue is to factorize the neighborhood extraction process in order to optimize the memory print of convolutional layers. In this case, it is possible to rely only on on-chip memory buffers to process a hole convolutional layer.
Thus, since multiple neurons in a given layer have same input features to process (only the convolution kernels change), the neighborhood extraction entity can be factorized for each input feature map which divides the memory requirements of each layer by a factor $N^{(l)}$ (cf figure 5). For instance, while the first layer of the AlexNet CNN ($N=96, C=3, K=11$) would require $96 \times 3 \times 11 \times 11 = 34KB$ of buffer memory to be processed, a factorization of neighborhood extractors needs $0.3KB$ which corresponds to 96 times less memory requirements. Full results of NEF on Alexnet layers are detailed in figure 6.

Figure 5: Data-path of a convolutional layer (bias omitted): The factorization of neighborhood extraction process reduces the memory buffers by a factor of 5 when compared to figure 3

Figure 6: Ratio of memory requirements between architectures w/ and wo/ NEF for Alexnet convolutional layers: 390% less memory is required when factorizing the neighborhood extractors
4.3 Constant multiplication

4.3.1 Fixed-point computing for CNNs

Several studies \[12,13\] have demonstrated that CNNs, and more generally deep learning applications, usually tolerate approximate computations with short fixed-point arithmetic. Frameworks such as Ristretto \[13\], for example, can perform fine-tuning of data representation in order to support fixed-point numerical representations with variable data lengths. In particular, an 8-bit (resp. 2-bit) precision is sufficient to infer the AlexNet \[14\] (resp. LeNet \[15\]) CNNs with little to no degradation in classification accuracy. The DHM approach advocated in this work can indeed take advantage of this to significantly reduce the amount of required hardware resources by first inferring the minimal required precision and then \textit{deriving} the size of the hardware resources to exactly match this precision with the adequate bit-width.

4.3.2 Multiplications with Logic Elements

Convolutions require many multiplications. If these multiplications are implemented using hardwired Digital Signal Processing (DSP) blocks within the target FPGA, this dramatically limits the complexity of the CNN that can be implemented. For instance, the second layer of the LeNet5 network ($C = 6, N = 16, K = 5$) requires 2400 multipliers. This number largely exceeds the number of hard-wired multiplier blocks provided by many FPGAs especially by embedded devices. We overcome this problem by systematically forcing the synthesis tool to implement multiplications with logical elements instead of DSP blocks, leading the resulting implementations to rely on AND gates and trees of half-adders \[16\].

In this case, the logic elements required to implement a convolution increase quadratically with precision. Moreover, due to the large number of multiplications involved in CNNs, the available logic on embedded FPGA devices may not be suffice to support a full complex CNN graph. We take advantage of the fact that in the case of CNNs the convolution kernels – and hence the second operand of the multiplications – are actually constants and derived from the offline training stage. It is therefore possible to use a specialized version for those multiplier instances. While this approach limits the flexibility of the system – it requires to re-compile and re-synthesise the VHDL design whenever parameters values are changed –, it delegates to the synthesis tool the task to perform low-level area and performance optimizations. More particularly, multiplications by 0 (resp 1) are removed (resp. replaced by a simple signal connection) and multiplications by a power of 2 are implemented using shift registers.

Moreover, we find that a large proportion of CNN parameters are, after quantization process, equal to zero, one or a power of two. This is illustrated in figure 7 where 72% of the AlexNet multiplications (with an 8 bit precision) can be either removed, or replaced with signals or shift registers. Figure 8 shows how the logic elements required to implement a pipelined convolution decrease as the proportion of these "special" kernels increase.

| Multiplicand | Variable | Constant |
|--------------|----------|----------|
| LE Based     | ALM: 380 (0.67 %) | ALM : 121 (0.21 %) |
|              | DSP : 0 (0 %)      | DSP : 0 (0 %) |
| DSP Based    | ALM : 71 (0.12 %)  | ALM : 70 (0.12 %)  |
|              | DSP : 10 (6.41 %)   | DSP : 7 (4.48 %)   |

Table 1: Resource utilization of a random $3 \times 3$ convolution engine on an Altera Cyclone V device with different implementations.
Figure 7: Number of kernels with a null, unitary and power-of-two elements using 8-bits representation. (a)-LeNet5 [15], (b)-bvlc Alexnet [14], (c)-compressed Alexnet [17]

Figure 8: LE usage of a parallel MAC ($K = 11$): The hardware cost of a MAC operation decreases with the number of parameters that are equal to a power-of-two. The intercept term (at 100%) corresponds to the hardware usage of adder trees

5 The HADDOC2 utility

The HADDOC2 framework is set of tools built upon the principles and optimization techniques described in the previous section. It is capable of automatically generating a platform independent hardware description of a CNN from a Caffe model [4]. First, layer specifications (Layer type, Number of input channels $C$, Number of output features $N$, kernel size $K$) are extracted from the Caffe model and the learned parameters are read, rounded to a fixed-point representation format and written as generic parameters in a configuration file. Second, a top-level VHDL file is created by transforming the dataflow graph described in Caffe. The top-level instantiates a set of generic layers parametrized according to the Caffe model specifications. These layers are described using a small number of basic predefined actors. These actors, written in a structural VHDL, follow the dataflow execution semantics discussed in the latter sections. The output is a platform independent VHDL code that can be implemented on the FPGA device using the adequate
synthesis tool. The HADDOC2 framework and the library of CNN actors supporting the DHM approach are open-source and available online[1].

Figure 9: Hardware generation: the CNN layer arrangement is described in the top-level files while kernel parameter values and layer specification are written on the configuration file.

Listing 1: Caffe description of a conv layer

```plaintext
name: "LeNet"

...

layer {
  name: "conv2"
  type: "Convolution"
  bottom: "pool1"
  top: "conv2"
  param {
    lr_mult: 1
  }
  param {
    lr_mult: 2
  }

  convolution_param {
    num_output: 50
    kernel_size: 3
    stride: 1
    weight_filler {
      type: "xavier"
    }
    bias_filler {
      type: "constant"
    }
  }
}

...
```

Listing 2: Generated VHDL code of the layer

```vhdl
architecture RTL of lenet is

...

conv2: convLayer
  generic map(
    PIXEL_SIZE => PIXEL_SIZE,
    IMAGE_WIDTH => CONV2_IMAGE_WIDTH,
    KERNEL_SIZE => CONV2_KERNEL_SIZE,
    NB_IN_FLOWS => CONV2_IN_SIZE,
    NB_OUT_FLOWS => CONV2_OUT_SIZE,
    KERNEL_VALUE => CONV2_KERNEL_VALUE,
    KERNEL_NORM => CONV2_KERNEL_NORM,
    BIAS_VALUE => CONV2_BIAS_VALUE
  )
  port map(
    clk => clk,
    reset_n => reset_n,
    enable => enable,
    in_data => pool1_data,
    in dv => pool1_dv,
    in fv => pool1_fv,
    out_data => conv2_data,
    out dv => conv2_dv,
    out fv => conv2_fv
  );

...
```

[1]https://github.com/KamelAbdelouahab/haddoc2
6 Experimental Results with Haddoc2

As a proof of concept, we have implemented, using the HADDOC2 framework, FPGA-based accelerators for three CNN-based applications, listed in Table 2. The first one is the Caffe version of the LeNet5 [15] CNN that requires 20.78 MOPs to process a frame of size 28x28. The second application is the face detector used in [?] which requires 622.08 MOPs to process a 320x240 frame. The last one is introduced in [18] to perform car type classification and requires 268.28 MOPs to process 96x96 frames. The two first CNNs have been trained using Caffe while the third model has been directly downloaded as a Caffe pre-trained model. Table 2 gives parameter values for each CNN convolutional layer. LeNet5 and CarType CNNs have 2 convolutional layers while FaceDetect has 3. The corresponding hardware descriptions of each network have been automatically generated using Haddoc2 on an Intel i7-4770 CPU and were synthesised on two FPGA devices using respectively Intel Quartus 16.1 and Xilinx Vivado 2016.4.

Table 2: Topology of the convolutional layers of studied CNNs.

|            | LeNet5 [15] | FaceDetect [19] | CarType [18] |
|------------|-------------|-----------------|--------------|
| Input size | 28 x 28     | 320 x 240       | 96 x 96 x3   |
| Layer parameters | N C K       | N C K           | N C K        |
| conv1+maxpool | 20 1 5      | 6 1 7           | 32 3 5       |
| conv2+maxpool | 50 20 5     | 10 6 7          | 32 32 5      |
| conv3       | - - -        | 30 10 3         | - - -        |
| Kops/Pixel  | 26.5         | 6.3             | 29.1         |

Table 3 reports post-fitting results of the LeNet-5 accelerator on an embedded Intel Cyclone V 5CGXFC9E7 device using 3 implementation strategies. In the first case, only DSP blocks are used to map the CNN multiplications. The resulting hardware requires 72× the available resource of the device. The second case features an implementation of multiplication based on logic elements and requires 3.8× the available logic. Using tailored multipliers reduces resources by a factor of 8.6×, fitting the CNN accelerator onto an Intel Cyclone V device.

Table 3: Resource utilization by a DHM LeNet5 CNN with different implementations strategies for multipliers.

|                      | DSP-based | LE-based | LE-based + const. |
|----------------------|-----------|----------|-------------------|
| Logic Usage (ALM)    | NA        | 433500 (381%) | 50452 (44%)      |
| DSP Block usage      | 24480 (7159 %) | 0 (0%)  | 0 (0%)           |

Table 4 details post fitting results on two embedded FPGA platforms: the Intel Cyclone V 5CGXFC9E7 and the Xilinx Kintex7 XC7Z045FBG. To the best of our knowledge, these numbers are the first to demonstrate the applicability of a DHM-based approach for the implementation of CNNs on embedded FPGAs. The three hardware accelerators fit onto the embedded devices with no off-chip memory requirement. The memory footprint shown in post fitting reports corresponds to line buffers used by the dataflow-based convolution engine and both synthesis tools instantiate LUT-based memory blocks to implement these buffers. As expected when using DHM, the logic utilization in the FPGA grows with the the topology of the CNN. However, in all the studied cases, the resources are sufficient to support direct hardware mapping. Finally, the same table reports timing analysis results of the three generated hardware accelerators. With a peak frequency of 62.3 MHz for the CarType CNN, DHM grants a maximum computation throughput of 1813
GOPs/s. For the face detection neural network, the presence of a third convolutional layer in the pipeline drops the maximum frequency to 56.7 MHz (i.e 357 GOPs/s) in the Cyclone device, which corresponds to 164 classifications/sec on 512x512 images with a 3-multiscale pyramid.

Table 4: Resource Utilization of the Haddoc2-generated convolutional layers of studied CNNs with 5-bit representation on: a- an Intel Cyclone V FPGA, b- a Xilinx Kintex 7 FPGA.

|               | LeNet5 [15] | FaceDetect [19] | CarType [18] |
|---------------|-------------|-----------------|--------------|
| Logic Elements (ALMs) | 50452 (44%) | 6158 (5%)       | 48243 (42%)  |
| DSP Blocks$^1$      | 0 (0%)      | 0 (0%)          | 0 (0%)       |
| Block Memory Bits  | 2752 (1%)   | 41408 (1%)      | 28320 (1%)   |
| Frequency          | 69.14 MHz   | 56.7 MHz        | 66.0 MHz     |
| Processing capabilities | 1832 GOPs/s | 357 GOPs/s     | 1920 GOPs/s |
| Slices            | 48114 (88%) | 6221 (11%)      | 49082 (89%)  |
| DSP Blocks$^1$     | 0 (0%)      | 0 (0%)          | 0 (0%)       |
| LUTs as Memory     | 420 (1%)    | 1458 (2%)       | 1154 (1%)    |
| Frequency          | 62.13 MHz   | 44.41 MHz       | 62.3 MHz     |
| Processing capabilities | 1646 GOPs/s | 279 GOPs/s     | 1813 GOPs/s |

7 Related work

Several studies leverage on FPGA computational power and hardware flexibility to implement the feed-forward propagation of CNNs. A non exhaustive review of these can be found in [20]. In most of approaches, acceleration of CNN-based applications is provided by mapping a limited subset of processing elements onto the target device. This is the case for example in [21] where authors describe an accelerator for the AlexNet CNN [14] implemented on a large Stratix V FPGA which, to the best of our knowledge, outperforms most state-of-the-art implementations in terms of computational and outperformed most of state-of-the-art implementations such [19, 22, 23]. Most of these designs are FPGA based accelerators for convolution with a relatively similar architecture of parallel processing elements associated with embedded hardcore processors running a software layer. Other approaches like [24] relies on analytical design scheme using the roofline model and loop tiling to propose an inference engine where the attainable computation roof of the FPGA is reached. This loop tiling optimization is performed on a C code then implemented in floating point on a Virtex 7 485T using Vivaldo HLS Tool.

As it has been seen in the latter sections, feed forward propagation is an algorithm that intrinsically suits to dataflow processing. Thus, dedicated stream processors for CNNs have been proposed. The most notable contribution was neuFlow [25]: A runtime reconfigurable processor for real-time image classification. In this work, Farabet et al. introduced a grid of processing tiles that were configured on runtime to build a dataflow graph for CNN applications. It was associated to "luaFlow": a dataflow compiler that transforms a high-level flow-graph representation of an algorithm into machine code for neuFlow. Such architecture was implemented on a Virtex 6 VLX240T and provided a 12 fps categorization for 512x375 images. Thus, NeuFlow transformed a CNN graph into a set of dataflow instructions, where each instruction is described as an hardware configuration of 2D-processing elements called Processing tiles (PTs). Execution of the graph is carried out by sequencing the instructions on the target FPGA. This approach requires an external memory to store intermediate results, which in turn, even with the help of a DMA, limits the
By contrast, the DHM approach and HADDOC2 tool introduced in the present work performs all processing on the fly and does not require an external memory to store intermediate results. Throughput is therefore not limited by off-chip memory bandwidth. Previous works in [27] describe a first version of Haddoc that relied on the Caph [3], a High-Level Synthesis (HLS) tool to provide dataflow-based hardware accelerators for CNNs on FPGAs. While this implementation operated at very high frame-rates (800 classifications/sec on 256 × 256 images), the over-head that comes with the HLS heavily restrained the size of CNNs to be implemented which motivated us to bypass the Caph HLS layer by hand-crafting RTL IP cores that respects the dataflow execution model and supports the detailed DHM concepts.
Bibliography

[1] Yann LeCun, Yoshua Bengio, and Geoffrey Hinton. Deep learning. *Nature*, 521(7553):436–444, 2015.

[2] Alfredo Canziani, Adam Paszke, and Eugenio Culurciello. An Analysis of Deep Neural Network Models for Practical Applications. *Arxiv*, page 7, 2016.

[3] J Sérot and F Berry. High-Level Dataflow Programming for Reconfigurable Computing. In *Computer Architecture and High Performance Computing Workshop*, 2014.

[4] Yangqing Jia, Evan Shelhamer, Jeff Donahue, Sergey Karayev, Jonathan Long, Ross Girshick, Sergio Guadarrama, and Trevor Darrell. Caffe: Convolutional Architecture for Fast Feature Embedding. In *ACM International Conference on Multimedia*, 2014.

[5] Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. Imagenet: A large-scale hierarchical image database. In *Computer Vision and Pattern Recognition, 2009. CVPR 2009. IEEE Conference on*, pages 248–255. IEEE, 2009.

[6] Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran, Bryan Catanzaro, and Evan Shelhamer. cuDNN: Efficient Primitives for Deep Learning. *CoRR*, abs/1410.0, 2014.

[7] Karen Simonyan and Andrew Zisserman. Very deep convolutional networks for large-scale image recognition. *arXiv preprint arXiv:1409.1556*, pages 1–14, 2014.

[8] Jason Cong and Bingjun Xiao. Minimizing computation in convolutional neural networks. In *International Conference on Artificial Neural Networks*, pages 281–290. Springer, 2014.

[9] Mohammad Motamedi, Philipp Gysel, Venkatesh Akella, and Soheil Ghiasi. Design space exploration of FPGA-based Deep Convolutional Neural Networks. In *2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)*, pages 575–580, jan 2016.

[10] Richard G Shoup. Parameterized convolution filtering in a field programmable gate array. In *Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs. Oxford, United Kingdom: Abingdon EE&CS Books*, pages 274–280. Citeseer, 1994.

[11] Jack B Dennis and David P Misunas. A Preliminary Architecture for a Basic Data-flow Processor. *ISCA ’75*. ACM.

[12] Suyog Gupta, Ankur Agrawal, Pritish Narayanan, Kailash Gopalakrishnan, and Pritish Narayanan. Deep Learning with Limited Numerical Precision. In *Proceedings of the 32nd International Conference on Machine Learning (ICML-15)*, pages 1737–1746. JMLR Workshop and Conference Proceedings, 2015.
[13] Philipp Gysel, Mohammad Motamedi, and Soheil Ghiasi. Hardware-oriented Approximation of Convolutional Neural Networks. Iclr, page 8, 2016.

[14] Alex Krizhevsky, Ilya Sutskever, Hinton Geoffrey E., and Geoffrey E Hinton. ImageNet Classification with Deep Convolutional Neural Networks. Advances in Neural Information Processing Systems 25 (NIPS2012), pages 1–9, 2012.

[15] Y LeCun, L Bottou, Y Bengio, and P Haffner. Gradient Based Learning Applied to Document Recognition. Proceedings of the IEEE, 86(11):2278–2324, 1998.

[16] Altera. Implementing Multipliers in FPGA Devices. Technical report, Altera, 2004.

[17] Song Han, Jeff Pool, John Tran, and William Dally. Learning both Weights and Connections for Efficient Neural Network. In Advances in Neural Information Processing Systems (NIPS), pages 1135–1143, 2015.

[18] Heikki Huttunen, Fatemeh Shokrollahi Yancheshmeh, and Chen Ke. Car type recognition with Deep Neural Networks. IEEE Intelligent Vehicles Symposium, Proceedings, 2016-Augus:1115–1120, feb 2016.

[19] C Farabet, C Poulet, J Y Han, Y LeCun, David R. Tobergte, and Shirley Curtis. CNP: An FPGA-based processor for Convolutional Networks. In FPL International Conference on, volume 53, pages 1689–1699, 2009.

[20] Griffin Lacey, Graham W. G. W. Graham W. G. W. Taylor, Shawkı Areibi, and Areibi. Deep Learning on FPGAs: Past, Present, and Future. Arxiv, 2016.

[21] Kalin Ovtcharov, Olatunji Ruwase, Joo-young Kim, Jeremy Fowers, Karin Strauss, and Eric S Chung. Accelerating Deep Convolutional Neural Networks Using Specialized Hardware. Microsoft Research Whitepaper, pages 3–6, feb 2015.

[22] Srimat Chakradhar, Murugan Sankaradas, Venkata Jakkula, and Srihari Cadambi. A Dynamically Configurable Coprocessor for Convolutional Neural Networks. ACM-SIGARCH Comput. Archit. News.

[23] M Peemen, A Setio, B Mesman, and H Corporaal. Memory-centric accelerator design for Convolutional Neural Networks. In ICCD, 2013 IEEE.

[24] Chen Zhang, Peng Li, Guangyu Sun, Yijin Guan, Bingjun Xiao, and Jason Cong. Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks. In Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays - FPGA ’15, FPGA, pages 161–170, 2015.

[25] C Farabet, Yann LeCun, Eugenio Culurciello, B Martini, B Corda, P Akselrod, Eugenio Culurciello, and Yann LeCun. NeuFlow: A runtime reconfigurable dataflow processor for vision. In CVPRW’11,IEEE Computer Society Conference, pages 2–4, 2012.

[26] Stylianos I. Venieris and Christos Savvas Bouganis. FpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs. Proceedings - 24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016, pages 40–47, 2016.
[27] Kamel Abdelouahab, Cédric Bourrasset, Maxime Pelcat, François Berry, Jocelyn Serot, and Jean-Charles Quinton. A Holistic Approach for Optimizing DSP Block Utilization of a CNN Implementation on FPGA. In Proceedings of the 10th International Conference on Distributed Smart Camera, ICDSC ’16, pages 69–75, New York, NY, USA, 2016. ACM.