Vectorized and performance-portable quicksort

Jan Wassenberg | Mark Blacher | Joachim Giesen | Peter Sanders

1 Brain Team, Google Research, Zurich, Switzerland
2 Theoretical Computer Science, Friedrich Schiller University, Jena, Germany
3 Institute of Theoretical Informatics, Algorithm Engineering, Karlsruhe Institute of Technology, Karlsruhe, Germany

Correspondence
Jan Wassenberg, Brain Team, Google Research, Zurich, Switzerland.
Email: janwas@google.com

Funding information
None.

Abstract
Recent works showed that implementations of quicksort using vector CPU instructions can outperform the non-vectorized algorithms in widespread use. However, these implementations are typically single-threaded, implemented for a particular instruction set, and restricted to a small set of key types. We lift these three restrictions: our proposed vqsort algorithm integrates into the state-of-the-art parallel sorter ips⁴, with a geometric mean speedup of 1.59. The same implementation works on seven instruction sets (including SVE and RISC-V V) across four platforms. It also supports floating-point and 16–128 bit integer keys. To the best of our knowledge, this is the fastest sort for large arrays of non-tuple keys on CPUs, up to 20 times as fast as the sorting algorithms implemented in standard libraries. This article focuses on the practical engineering aspects enabling the speed and portability, which we have not yet demonstrated for a quicksort implementation. Furthermore, we introduce compact and transpose-free sorting networks for in-register sorting of small arrays, and a vector-friendly pivot sampling strategy that is robust against adversarial input.

KEYWORDS
quicksort, SIMD, vector instructions, vectorization

1 | INTRODUCTION

Due to fundamental properties of current and expected future CPUs, including the per-instruction energy cost, it is important for software to be designed to utilize SIMD and/or vector extensions. Packed SIMD extensions such as AVX2 are reasonably well known. More recent vector extensions such as RISC-V V and Arm SVE, inspired by the Cray-1 supercomputer, differ at the architecture level in that their vector lengths are unknown at compile time. This allows scaling the vector length across hardware generations without having to recompile the software. By contrast, packed SIMD requires separate instruction encodings for each vector size. However, we speak of SIMD/vector extensions interchangeably, because software can be written in the same way for both.

An instructive example and the focus of this article is sorting, which is an important part of many applications, including information retrieval. Replacing quicksort from a standard library by a vectorized mergesort implementation can reduce energy usage by a factor of six.1 Given these substantial gains in energy and computational efficiency, it seems surprising that vectorized sorting is not used much in practice. There are, however, some explanations for the so far limited adoption of vectorized sorting. Developing SIMD software involves specialized domain expertise, including knowledge of the various instruction sets, which is not a trivial requirement. For instance, Intel lists some 11,000 vector intrinsics (functions that map to vector instructions), and Arm NEON defines over 4000 intrinsics. This would be less of an issue

Abbreviation: HBM, high-bandwidth memory.
if an implementation could be written once and used widely. However, there are now at least five major instruction sets across three architectures: x86 (AVX-512, AVX2), Arm (NEON, SVE), and RISC-V (V extension). Thus, given the relative scarcity of domain expertise, especially for the newer instructions sets, and the nontrivial implementation complexity of state-of-the-art sorting algorithms, it is not surprising that previous implementations of vectorized sorting are specific to an instruction set. Furthermore, the availability of instruction sets is problematic. For instance, AVX-512, proposed in 2013, is still not widely supported. AMD CPUs may soon add support, whereas Intel’s heterogeneous Alder Lake platform disables AVX-512 for consistency between its two types of cores. Thus, AVX-512 cannot be relied upon, except perhaps in some supercomputers, where the hardware is typically known and rarely upgraded. However, even the prior AVX2 instructions are only available in 86% of a survey’s respondents’ CPUs.²

Here, we argue that it is no longer necessary to engineer software specific to an instruction set. For linear algebra or “vertical” algorithms, where the SIMD elements (lanes) are independent, autovectorization, that is, synthesizing vector instructions directly from C++ code by the compiler, is an appealing option. However, reordering vector lanes, which is fundamental to sorting, is infeasible via autovectorization.³ In the absence of viable compiler or language support, we use an abstraction layer, called Highway, over platform-specific intrinsics. In C++, this is fairly straightforward as wrapper functions like, for instance, Reverse are easier to use than calling the corresponding _mm512_permutexvar_epi16 intrinsic directly. Many such libraries have been developed. We briefly discuss a selection of them in Appendix A. Some difficulties arise when choosing a set of functions efficiently implementable on x86, Arm NEON, Arm SVE, and RISC-V V. The latter two involve “scalable vectors” whose sizes are unknown at compile time, which currently rules out some common C++ implementation techniques like wrapping vectors in a class to enable member functions and specifying the vector size as a compile-time constant. Furthermore, heterogeneous cloud servers and client devices offer different instruction sets, requiring the application to decide at runtime which instruction set is available for use. To the best of our knowledge, our Highway project is the only C++ library that can handle “scalable vectors” and check for the best available instruction set at runtime. Application code is expressed by using calls to Highway functions, also known as ops. The ops relevant for sorting are summarized in Appendix B.

The application only requires a single (portable) implementation, which is automatically compiled for each requested target by using the preprocessor to reinclude the code, and #pragma statements to set the target architecture. Highway then chooses the appropriate version at runtime. Here, we demonstrate the power of this approach by achieving state-of-the-art performance results across multiple architectures from a single implementation of a vectorized sorting algorithm.

Which sorting algorithms can be suitable for vectorization? Mergesort is commonly used,⁴,⁵ but typically requires $O(N)$ extra storage. Mergesort also appears to be relatively slow in practice. An implementation using wider AVX-512 vectors reports sorting throughput only comparable to the speed of a vectorized quicksort using AVX2 vectors of half the size.⁶ Looking beyond comparison-based sorts, radixsort scatters keys to separate arrays. This has generally, except for one algorithm tailored to the Cray architecture and its memory characteristics,⁷ been implemented for single elements without taking advantage of SIMD/vectors. Recent instruction sets (AVX-512, Arm SVE, RISC-V V) include support for vectorized scatter. However, the case where multiple lanes are to be scattered to the same array still remains a problem, perhaps to be handled with x86-specific conflict detection instructions, or by providing separate sets of arrays for each lane. The latter option results in numerous arrays, which must either be grown as needed, or preallocated. To avoid explicit checks whether arrays are full and to prevent committing large amounts of memory, a previously described demand-allocation scheme using virtual-memory⁸ may be applicable. However, this is less portable and practical. Taking these disadvantages of mergesort and radixsort into account, we decided to design and implement a vectorized quicksort, which is also more cache-friendly and thus requires less memory bandwidth, an increasingly scarce resource for shared-memory machines.

Quicksort was already vectorized for early supercomputers⁹,¹⁰ via compress instructions. It took several decades until microprocessors were able to emulate them using table-driven permutation instructions, which were applied to quicksort only several years ago.¹¹ Subsequent improvements include in-place partitioning using AVX-512-specific compress instructions,¹² more robust pivot selection, and adding sorting networks for small arrays.⁶ As mentioned before, all of these works target a single instruction set. Meanwhile, the in-place sample sort ips4⁶a constitutes the state-of-the-art for parallel, comparison-based sorting according to a thorough experimental study,¹³ though its current form does not take advantage of vector instructions.

This article introduces a vectorized implementation of quicksort for 16–128 bit elements, implemented using the Highway library’s “portable” ops, which are wrapper functions over platform-dependent intrinsics (see Appendix B).
In addition to the core quicksort (recursive partitioning), our algorithm includes a sorting network “base case” and robust pivot sampling. The resulting vqsort (vectorized quicksort) is the fastest sorting implementation known to us for commercially available shared-memory machines. Integrating vqsort speeds up the state-of-the-art ips4o by a geometric mean of 1.66 and 2.77 in parallel and single-core settings, respectively. We share the production-ready open-source code. Our specific contributions can be summarized as follows:

- **Generality**: Support for 32/64-bit floating-point and 16/32/64/128-bit integer keys in ascending or descending order.
- **Performance portability**: The same implementation supports seven instruction sets with close-to native performance.
- **Production-readiness**: vqsort is open-sourced, tested, bounds-checked via compiler instrumentation, documented, and works with three major compilers.

## 2 | VECTORIZED QUICKSORT

Conceptually, quicksort is a simple algorithm. It recursively sorts arrays by partitioning them with respect to some pivot element. The performance of quicksort crucially depends on the choice of the pivot element. In this section, we provide a portable partitioning, faster than AVX-512-specific code (Section 2.1), and a vectorized, cache-aware, robust pivot sampling (Section 2.2).

For small array sizes it pays off to switch to alternative sorting algorithms/strategies such as sorting networks. Here, we provide a vectorized sorting network which sorts up to 256 keys in several hundred CPU cycles (Section 2.3, and more details in Section 3). Furthermore we support reverse sort order and 128-bit keys (Section 2.3).

A simplified C++ implementation of our quicksort is shown in Algorithm 1, where T refers to the key type, \([\text{begin}, \text{end})\) is the range to sort within the \texttt{keys} array, \texttt{pivot} is a vector with all lanes set to the pivot obtained per

```
// Algorithm 1. Quicksort recursion

void Recurse(T* keys, int begin, int end, V pivot, T* buf, R& rng) {
    int bound = Partition(keys, begin, end, pivot, buf);
    int num_left = bound - begin;
    int num_right = end - bound;

    if (num_right == 0) { // Degenerate partition
        V first, last;
        ScanMinMax(keys + begin, end - begin, buf, first, last);
        if (AllTrue(Eq(first, last))) return;
        return Recurse(keys, begin, end, first, buf, rng);
    }

    if (num_left <= NBaseCase()) {
        BaseCase(keys + begin, num_left, buf);
    } else {
        V next_pivot = ChoosePivot(keys, begin, bound, buf, rng);
        Recurse(keys, begin, bound, next_pivot, buf, rng);
    }

    if (num_right <= NBaseCase()) {
        BaseCase(keys + bound, num_right, buf);
    } else {
        V next_pivot = ChoosePivot(keys, bound, end, buf, rng);
        Recurse(keys, bound, end, next_pivot, buf, rng);
    }
}
```
Section 2.2, buf is a preallocated buffer (sized according to Section 2.3), and rng returns pseudorandom unsigned 64-bit integers. The following sections explain the subroutines. For details, we refer the reader to the open-source code at https://github.com/google/highway/blob/master/hwy/contrib/sort/vqsort-inl.h.

After calling Partition (Section 2.1), which returns the starting index of the second partition, the remainder of Algorithm 1 is concerned with recursing to both partitions. It is desirable to have the recursive function end with a call to itself. This enables so-called “tail recursion,” for which a jump instruction suffices, avoiding the overhead of parameter passing and setting up a stack frame.

Note that we call ChoosePivot (Section 2.2) before recursing, rather than inside Recurse. This allows us to choose a safe pivot whenever a degenerate (empty) partition is detected. With some advance knowledge of the pivot and partitioning schemes (pivots are always one of the input keys, and Partition moves to the left any key equal to the pivot), we are assured the left partition is never empty. Conversely, the right partition is only empty if the pivot is equal to the last value in sort order. If we again choose the same pivot, there is even a risk of infinite recursion. Thus we must handle this case separately. The most likely cause is that all keys in the current range are equal. This is quite common in information retrieval applications, in which keys are often drawn from a small subset of the possible values. We check for this by scanning through the keys and computing their minimum and maximum value. This can be vectorized by accumulating per-lane min and max, then “reducing” them to a single min/max using Highway’s Min/MaxOfLanes ops. If the min and max are equal, then all keys are also equal, and thus already sorted, so we do not recurse further. Otherwise, the pivot was an unlucky choice. Because we recursively use the median of three sampling, approximately one third of the input must have been equal to the largest value. We only observe this to happen with lower-entropy keys (e.g., uniform random 16-bit integers within 32 or 64-bit elements). It happens less frequently with vectors of size 16, which imply NBaseCase = 256: large enough that a narrow range of values within such a partition is unlikely. We therefore use a simple heuristic that still guarantees forward progress: choosing the first key in sort order as the pivot will partition off at least some keys, otherwise, they are all equal, which was handled above.

Having hoisted ChoosePivot out of the recursion, we also first check whether the input is small enough to be handled directly in BaseCase (Section 2.3). If so, the pivot would not be used anyway, and guaranteeing a minimum input size is helpful for both Partition and ChoosePivot.

### 2.1 Partition

Partitioning the input array is defined as moving elements which compare less than or equal to the pivot argument before the other elements. This accounts for a large majority of compute time because it touches every key during each of the expected log\(n\) passes over the input.

Our Partition function follows the basic approach of Bramas: an in-place bidirectional scan using “compress-store” operations. In contrast to Bramas’ explicit usage of AVX-512 instructions, Highway’s CompressStore op is portable. To partition, we simply CompressStore elements at the left array side with the mask obtained by comparing inputs to pivot, and again on the right side with the negated mask, advancing the write positions according to the number of elements written, and stopping once they meet. Inputs are loaded from the left or right side to maintain the invariant that all elements from the current loop iteration could be stored either on the left or right sides. This entails checking the “capacity” (difference between the read and write positions) on either side, and loading from the one with less. To establish the invariant before the loop, we begin by loading the first and last vectors of the input to registers, to be partitioned after the loop. Note that this invariant enables a further minor optimization: checking whether the left side has less than one iteration’s worth of space, which is a constant; if so, the right side must have more.

We also find it is crucial for performance to unroll the partition loop, possibly due to the conditional branch for deciding whether to load the next elements from the left or right end of the array. We also find branchless computations of the next address to be slower on a Skylake CPU. Although branch mispredictions decrease from 2.3% to 0.9%, performance is lower overall, perhaps because correctly predicted branches have lower overhead and latency than conditional moves.

Unrolling simply repeats each step in the loop, in our case only four times as a compromise between code size, number of registers required, and sufficient latency hiding. However, four vectors may exceed the minimum guaranteed input size NBaseCase (smaller inputs are handled by BaseCase). Thus we require an additional loop that partitions small arrays. This is by definition not time-critical, so we adopt a simple approach: overwriting the input via CompressBlendedStore (to avoid overwriting partial vectors after the input) with the negated mask, and CompressStore with the original mask into a buffer. A simplified version of this code is shown in Algorithm 2.
Algorithm 2. Partition for smaller arrays

```c
void PartitionToMultipleOfUnroll(T* keys, size_t& left, size_t& right, Vec<D> pivot, T* buf) {
    size_t readL = left;
    size_t bufR = 0;
    size_t i = 0;
    for (; i + N <= num_rem; i += N) {
        const Vec<D> vL = LoadU(keys + readL);
        readL += N;

        const auto comp = Compare(pivot, vL);
        left += CompressBlendedStore(vL, Not(comp), keys + left);
        bufR += CompressStore(vL, comp, buf + bufR);
    }

    // Everything we loaded was put into buf, or behind the new
    // "left," after which there is space for bufR items. First
    // move items from "right" to "left" to free up space, then
    // copy "buf" into the vacated "right." A loop with masked
    // loads from "buf" is insufficient – we would also need to
    // mask from "right." Combining a loop with memcpy for the
    // remainders is slower than just memcpy, so we use that for
    // simplicity.
    right -= bufR;
    memcpy(keys + left, keys + right, bufR * sizeof(T));
    memcpy(keys + right, buf, bufR * sizeof(T));
}
```

The second half of this listing appends the buffer contents to the current write position in the input. Because this also handles partial vectors, it allows the main loop in `Partition` to assume its input is a multiple of four vectors.

There is one further consideration: the first `CompressBlendedStore` on the right end of the array may read past its end. Because the address-sanitizer feature of LLVM and GCC compilers checks whether vector loads are in-bounds, this may trigger errors which terminate the program. To prevent this, we first load the last vector of inputs into a register. After the remaining input has been partitioned, we make space for one vector at `writeL`, the first index of keys in the right partition. This can be done with a single vector load and store to the final vector by realizing that we wish to copy an entire vector only if at least that many keys have been written in total to the right partition. Otherwise, we arrange for the right partition (less than a vector) to be stored as the final elements of the last vector, by decreasing the load address by the number of vector lanes less the right partition size. This is safe because we ensure that the input to `Partition` consists of at least two vectors. To see why, note that the base case takes over once the array fits in 16 truncated vectors, each with up to 16 lanes. In the worst case (16 bit keys, the smallest supported size), the base case handles at least two full (non-truncated) vectors provided the vector length does not exceed 256 bytes (which is impossible for AVX-512 and Arm SVE, and can be ensured for RISC-V by limiting the requested vector length). Thus assured that enough space has been set aside, we are able to store the left keys of the final vector starting at `writeL`, and subsequently the right keys. The left keys overwrite the space made above, that is, duplicated keys. The next keys belong to the right partition: either from the second vector of the right partition, or the ones we just moved to the end. Thus `writeL`, increased by the number of left keys in the final vector, is the boundary between left and right partitions, which `Partition` returns.

The result of these efforts is portable code that outperforms AVX-512-specific code\textsuperscript{12} by a factor of 1.3, more specifically, our 9320 versus 7095 MB/s as measured by their `time PartitionAll<double>` benchmark for $2^{24}$ items, compiled via `clang++ -O2 -mavx512f`.
2.2  |  Pivot selection

ChoosePivot returns the pivot that will be passed to Recurse and hence to Partition. Many published quicksort implementations use medians of constant-sized samples\textsuperscript{15,16} This traditional approach would benefit from some adaptation for vectors and caches. Loading elements from random array indices is possible using vector Gather ops, but these are expensive and emulated on the SSE4 and NEON instruction sets. Furthermore, it seems wasteful to fetch an entire cache line from memory and then only utilize one element. We instead load nine 64-byte chunks from random 64-byte-aligned offsets, and recursively reduce their elements to a single median using medians of three as described below. The 64-byte chunk size typically corresponds to the L1 cache line size. Note that it would be onerous to detect the actual cache line size, and unnecessary for correctness.

For each element index within a chunk, we determine the median of three elements at the same index within groups of three chunks we loaded. Medians of three can be obtained with a sorting network consisting of four conditional swaps: \((0, 2), (0, 1), (1, 2)\). The first grouping in this notation corresponds to replacing elements 0 and 2 with their minimum and maximum, respectively. The latter two groupings only require a total of two swaps because it suffices to correctly order element 1, the median. We choose a sample size of three because sorting network size is superlinear in the input size (e.g., already nine swaps for five inputs).

When implemented using vector ops, this network is able to produce independent results per lane, independently of the vector width. Thus we can iterate up to the chunk size in units of the vector size, storing the resulting medians to a buffer. Note that such a loop pattern is typical of vector-length-agnostic code, which is preferred for the sake of portability.

Random bits are generated using a variant of SFC64\textsuperscript{17} chosen because it would support guaranteed-unique streams, though we did not use this capability. To obtain offsets, we use a division-free modulo algorithm\textsuperscript{18} which only requires a single random draw per value. This comes at the cost of some bias, which we expect to be acceptable. Some numbers are generated less frequently than others, but the range of numbers, that is, chunk offsets, for sorting 2\textsuperscript{30} elements is 2\textsuperscript{24}, implying a bias of only 2\textsuperscript{−8}.

We perform the above loads and median three times for a total of nine chunks loaded and 192 bytes of medians. Given expected input sizes from 2\textsuperscript{20} to 2\textsuperscript{30}, this corresponds to roughly log\(n\) samples. We then reduce the buffer to a single median, starting with the above approach to store the median of three vectors from the input buffer to a second buffer. Once there are fewer input elements than the vector size, we load single elements into vectors and again compute medians with the same approach, but only store the first lane. The remaining zero, one or two input elements are ignored. Finally, we swap the buffers, recurse until fewer than three medians remain, and choose the first to be the pivot.

A simplified version of this code is shown in Algorithm 3. \(N_1\) denotes the number of lanes per key: 2 for 128-bit, otherwise 1.

Note that this constant-sized sampling strategy may lead to \(O(N)\) recursions of the main quicksort\textsuperscript{15} in the worst case. The C++ library implementation in clang/LLVM was also vulnerable to this but has been fixed.\textsuperscript{19} To prevent or rather detect such quadratic runtimes, we impose a limit of 2 \cdot \log_2(n) + 4 recursions. If exceeded, then we switch to heapsort, which we find to be “only” 20–40 times as expensive as vectorized quicksort (Table 2). By contrast, binary quicksort or pivot switching\textsuperscript{6,20} may recurse up to 64 times for 64-bit inputs, or even 1024 times (\log_2 of the maximum double-precision floating-point exponent).

In practice, our sample is large enough to make the worst case unlikely to happen\textsuperscript{16} except in adversarial settings or skewed inputs, but detecting and handling it only adds a few hundred bytes of code plus a well-predicted branch, and guarantees \(O(n \cdot \log(n))\) worst-case runtime.

If malicious input is possible and heapsort would be unacceptably slow, a secure random generator makes it infeasible for adversaries to predict the sampling locations and thus cause a skewed pivot if the adversaries are not able to access the random generator state in memory. Otherwise, adversaries could simply clone and query the generator to determine the sample locations.

One such generator using hardware AES instructions as the round function of a generalized Feistel network is indistinguishable from random unless the adversary can perform more than 2\textsuperscript{64} work,\textsuperscript{21} which is more expensive than the heapsort fallback it might provoke. With thrifty use of this more expensive generator (obtaining five 64-bit random values for the nine 32-bit chunk offsets), the sort is only 1%–2% slower if the \texttt{VQSort\_Secure\_RNG} option is enabled. This seems to be a reasonable cost for the increase in robustness, but we disable it by default to avoid the dependency on external code.
Algorithm 3. Pivot selection via recursive median of three

```
// Replaces triplets with their median and recurses until less
// than 3 keys remain. Ignores leftovers (non-whole triplets)
V RecursiveMedianOf3(T* keys, size_t num, T* buf) {
    size_t read = 0;
    size_t written = 0;

    // Triplets of vectors
    for (; read + 3 * N <= num; read += 3 * N) {
        const auto v0 = Load(keys + read + 0 * N);
        const auto v1 = Load(keys + read + 1 * N);
        const auto v2 = Load(keys + read + 2 * N);
        Store(MedianOf3(v0, v1, v2), buf + written);
        written += N;
    }

    // Triplets of keys
    for (; read + 3 * N1 <= num; read += 3 * N1) {
        const auto v0 = SetKey(keys + read + 0 * N1);
        const auto v1 = SetKey(keys + read + 1 * N1);
        const auto v2 = SetKey(keys + read + 2 * N1);
        StoreU(MedianOf3(v0, v1, v2), buf + written);
        written += N1;
    }

    // Tail recursion; swap buffers
    return RecursiveMedianOf3(buf, written, keys);
}
```

We also considered sampling a large fraction of the input, but this is considerably slower on average. Finding the actual median deterministically would also avoid any imbalance, but is reportedly an order of magnitude slower than our Partition,\textsuperscript{22} and thus cannot accelerate it.

2.3 | Base case

We now handle small arrays separately as a “base case” of the recursion, a common optimization for quicksort.\textsuperscript{6,23} Sorting networks built upon vector instructions can have much lower constant factors than other algorithms because they execute fewer instructions and avoid conditional branches. For moderate input sizes, this outweighs their higher $O(n \cdot \log^2(n))$ complexity. With 256 or 512-bit vectors and 16–32 registers commonly available, it is feasible to sort 64–256 elements within registers—an order of magnitude more than the five-element network found in LLVM’s quicksort.

However, vector instructions entail handling input arrays that do not evenly divide the vector size. Although instruction sets typically provide some capability for only loading/storing valid lanes, AMD’s x86 implementation does not guarantee it can safely be used: “Exception and trap behavior for elements not selected for loading or storing from/to memory is implementation dependent. For instance, a given implementation may signal a data breakpoint or a page fault for doublewords that are zero-masked and not actually written.”\textsuperscript{24} Thus the function BaseCase begins by copying the input range to buf using the SafeCopyNop, which either uses masking or non-vector instructions to handle any remainder elements. To ensure correct results, we then pad the buffer with neutral elements (the last value in sort order) such
that they remain in place while sorting. Our vectorized sorting network (Section 3) can then load entire aligned vectors from the buffer, and store the sorted results there. Finally, we again copy these outputs to the original array.

Note that the buffer size is $O(1)$ with respect to the overall input to quicksort. Our sorting network reshapes $n$ inputs into a matrix of $r = 16$ rows and the smallest power of two $c \leq 16$ columns, such that $r \cdot c \geq n$ and $c$ elements fit within a vector. Thus $\text{NBaseCase}$ is $r \cdot c$ and the buffer size must be at least 256 elements, plus two vectors for padding in case vectors are larger than $c$. We also reuse this buffer in $\text{PartitionToMultipleOfUnroll}$ and $\text{ChoosePivot}$. Thus it must also fit at least nine vectors or four chunks plus two vectors. Because RISC-V (and to a lesser extent Arm SVE) vectors may be large, the buffer size may exceed the limit for stack allocation and it is therefore allocated dynamically.

A framework for generating sorting networks from a domain-specific language has been proposed. However, this relies on in-register transposition, which is slower than the transpose-free networks that we propose and describe in more detail in Section 3.

2.4 Sort order and 128-bit keys

Note that user-specified comparators interact poorly with runtime dispatch (choosing the sort implementation based on CPU capabilities). We implement the latter by calling the best available implementation through an indirect pointer. Unlike function templates such as `std::sort`, this would not allow us to inline user-specified functions. We expect that calling back to a comparator through another function pointer would be expensive. If custom comparisons are required, they can be inserted into a patched version of the `vqsort` source code, and exposed as a different sort function.

However, we do generalize comparisons to enable sorting in ascending or descending order, which can be selected using a type-tag argument: `SortAscending` or `SortDescending`. Our `vqsort` implementation is agnostic to the sort order because it builds upon an abstraction layer: `OrderAscending` and `OrderDescending`. These define `Compare`, `First`, `FirstValue` for padding, and `FirstOfLanes` (which is equivalent to the result of `First` applied to successive lanes, but implemented using Highway’s `MinOfLanes` reduction op). For every `First*` there is also a corresponding `Last*`.

Recall that 128-bit keys (or 64-bit keys with 64-bit associated data) are helpful for some information retrieval applications. SIMD/vector instruction sets generally do not support 128-bit lanes natively. We can choose to split them into 64-bit halves, such that one vector holds all lower halves of some keys, or take advantage of the fact that Highway guarantees at least 128-bit vectors to treat pairs of 64-bit lanes as unsigned 128-bit numbers. The former is likely more efficient, but may require major changes to the memory layout of applications. Thus we pursue the latter and find it to be about 0.7 times as fast as native 64-bit sorts on x86, which is surprising given that 128-bit comparisons require at least five instructions (taken care of by Highway). We reproduce the x86 implementation in Algorithm 4 for illustration; the functions called there are all Highway ops.

This returns true in both lanes iff the upper lane is less, or the upper lane is equal and the lower lane is less. The additional cost of pairs as opposed to separate halves is due to the required interactions between the upper and lower lanes. This is rather unusual and poorly supported in SIMD/vector instruction sets, especially copying the upper lane to the lower lane in the final line. However, it seems bearable, especially on x86.

Because the emulated 128-bit comparisons also depend on the sort order, we integrate them into the same abstraction, adding a layer to bridge the differences between single-lane keys and pairs: `KeyLane` versus `Key128`. These define functions such as `Swap` (for HeapSort), `SetKey` from a pointer, and others such as `ReverseKeys` for use by our sorting network. Shared code that depends on the order is grouped into `TraitsLane` and `Traits128`. Finally, a `SharedTraits` wrapper class, abbreviated as `st`, inherits from these and is passed to the top-level `Sort` function.

### Algorithm 4. 128-bit comparison using pairs of 64-bit lanes

```
V eqHL = VecFromMask(d, Eq(a, b));
V ltHL = VecFromMask(d, Lt(a, b));
V ltLX = ShiftLeftLanes<1>(ltHL);
V vecHx = OrAnd(ltHL, eqHL, ltLX);
return InterleaveUpper(d, vecHx, vecHx);
```
3 | SORTING NETWORKS

For sorting arrays in the “base case” \((n \leq 256)\) we use sorting networks. The building blocks of sorting networks are compare-and-exchange modules. A compare-and-exchange module consists of two nodes. Each node receives a value. The two values in the module are sorted using a min and a max operation. In a sorting network, the compare-and-exchange modules are combined in such a way that they always sort a fixed-length sequence of values.

Before we start sorting the arrays with sorting networks, we copy the elements into an aligned buffer as described in Section 2.3. We interpret the buffer as a matrix in row-major order, where the number of columns corresponds to the number of elements in a vector. Our vectorization strategy for sorting networks works as follows: First, the columns of the matrix are sorted, then the sorted columns are directly merged with vectorized Bitonic Merge networks.26 We set the number of rows in the matrix to 16. Actually, any reasonable number of rows can be used, because, as we will show, it is not necessary to transpose the matrix before merging the sorted columns. We use a matrix with 16 rows because then Green’s irregular sorting network,27 which has the smallest number of compare-and-exchange modules for sorting 16 elements,28 can be applied directly to sort the elements within the columns. Furthermore, 16 is a power of two. For bitonic merge, a power of two as the number of elements to merge is particularly efficient.

To illustrate our vectorization approach to sorting networks, we discuss a showcase example, where the capacity of elements in a vector is limited to four, and a total of 16 elements needs to be sorted. These restrictions result in a \(4 \times 4\) matrix. Figure 1 provides a high-level overview of sorting the \(4 \times 4\) matrix and of our approach in general.

For sorting the values in each column, pairwise minima and maxima vector operations are sufficient. Thus, sorting values within columns of a matrix with sorting networks is particularly vector-friendly. Each vectorized compare-and-exchange operation executes the same compare-and-exchange module in all columns simultaneously.

The number of instructions required to sort the elements within the columns is therefore determined by the number of compare-and-exchange modules in the sorting network. Sorting networks with a minimum number of compare-and-exchange modules are particularly suitable for sorting elements within columns. We use odd-even merge-sort26 because its five compare-and-exchange operations for four elements correspond to the lower bound.28

Usually, after sorting the values column-wise the matrix is transposed, so that the sorted column vectors become row vectors.4,5 We avoid this transposition and start merging with vectorized bitonic merge networks on the sorted columns themselves. First, the adjacent columns of the matrix are merged. All two-column submatrices are sorted after the first merge (see Figure 1). Next, the adjacent two-column submatrices are merged, resulting in sorted four-column submatrices. Since the showcase has only four columns, the matrix is now sorted. If the matrix had eight columns, another merge of the sorted four-column submatrices would be required, and so on.

The basic idea behind merging sorted columns or sorted submatrices is to permute the values of vectors so that the two nodes of each compare-and-exchange module are placed under the same index in two different vectors. In other words: After a permutation, the two nodes of a module are vertically aligned between two different vectors. In our showcase, each vector contains four values, thus a vectorized compare-and-exchange operation between two vectors executes at most four different modules. However, to demonstrate our merging strategy for sorted columns, we use a vector size of two. A vector size of two is sufficient to illustrate the first bitonic merge from Figure 1, since the operations used are symmetric at larger vector sizes.

Figure 2A contains the scalar version for merging two sorted four-element subarrays. In the first merge step, the compare-and-exchange modules \((1,8), (2,7), (3,6),\) and \((4,5)\) are executed. To execute the same modules using vectorized compare-and-exchange operations (coex) in a \(4 \times 2\) matrix, we first swap the adjacent elements of the last two vectors (see

\[\text{sorted} \begin{array}{c} 1 \end{array}\begin{array}{c} 2 \end{array}\begin{array}{c} 3 \end{array}\begin{array}{c} 4 \end{array}\begin{array}{c} 5 \end{array}\begin{array}{c} 6 \end{array}\begin{array}{c} 7 \end{array}\begin{array}{c} 8 \end{array}\sum_{i=1}^n (4i) \end{array} \]
Figure 2B left). In the second merge step the compare-and-exchange modules (1, 3), (2, 4), (5, 7), and (6, 8) are executed. In the vectorized version (Figure 2B, center), we swap the adjacent elements of the second and fourth vectors before executing the two vectorized compare-and-exchange operations. In the last step, adjacent elements must be compared and exchanged. If we had more than two values per vector, the last merge step of Figure 2B (right) could also be vectorized. But, then only half of the capacity of the vectors would be used, since the nodes of a module are within one vector and not distributed over different vectors. For our example with two elements per vector, scalar compare-and-exchange operations can be used in the last merge step instead.

Figure 2B shows how to apply bitonic merge to sorted columns. Similarly, bitonic merge can be applied directly to mergesorted submatrices. The basic idea remains the same: the values of the vectors are permuted so that the two nodes of each module are under the same index in two different vectors, and then vectorized compare-and-exchange operations can be performed between vectors representing the same modules but opposite nodes.

4 | PERFORMANCE EVALUATIONS

4.1 | Memory bandwidth is the bottleneck

So far, we have focused on efficient use of vector instructions. However, in our experience, memory bandwidth is usually the limiting factor for the performance of vectorized software. Here also, we find that partitioning cache-resident data is two to three times as fast as partitioning large amounts of data in memory (Figure 3). Even for 128-bit keys, which as we saw in Algorithm 4 require at least five instructions per comparison, in-cache partitioning is almost twice as fast as the memory bandwidth limit.

From this, we can conclude that Skylake CPUs are surprisingly efficient at executing vector instructions, but their single-core memory bandwidth seems under-provisioned relative to the vector capabilities. This gap widens when considering multiple cores. The aggregate sort throughput of concurrent sorts of 100M items (far exceeding the L3 cache size), running on a simple thread pool, plateaus after using only 40% of the cores (Figure 4).

We speculate that the memory bandwidth provisioning is a choice rather than an unavoidable constraint. Non-vector workloads are less likely to expose this limitation. Assuming SPEC 2017 benchmarks are representative, their 1.5 instructions per cycle and 0.4 loads per retired µop\textsuperscript{29} impute bandwidth requirements of 7.2 or 14.4 GB/s (for 32- or 64-bit loads)
at 3 GHz, for which Skylake cores seem adequately provisioned. However, as we have seen, vector workloads such as Partition (which includes non-negligible computation per load) can utilize more than twice that per core. Fujitsu’s A64FX demonstrates that it is feasible to integrate high-bandwidth memory (HBM) into CPUs, enabling about 1 TB/s bandwidth per chip, shared among 48 cores. The upcoming Intel Sapphire Rapids CPU with HBM may also deliver similar bandwidth increases. However, these are supercomputer or server-class CPUs and not yet widely used or available. As an alternative or complement to hardware improvements, we also consider algorithm-level changes.

4.2 More bandwidth-friendly algorithms

Recall that quicksort only splits \( N \) inputs into two partitions, requiring about \( \log_2(N) \) recursions. If we instead scatter inputs into \( K \) partitions, the base of the logarithm changes to \( K \), which seems promising. However, our method of compressing vector lanes and storing to each partition seems unsuitable for \( K \geq 8 \) and current vector lengths of 512-bits. Given
64-bit keys, we would only be writing one key on average to each partition, and CompressStore can only execute every other clock cycle on Skylake. Thus the throughput would be limited to 64 bytes per 32 cycles, or 6 GB/s at 3 GHz, which is far below the Skylake L3 cache bandwidth as seen in Figure 3. That leaves $K = 4$, which was previously found to be helpful in a non-vectorized context. That algorithm can benefit from conditional branches, which allow some comparisons to be skipped. However, we prototyped vectorized compress with $K = 4$ and found it to reach about half the speed of $K = 2$, thus negating the gain from halving the number of recursions.

If vectorized multi-pivot is unhelpful, what about the extreme case of sample sort, which is essentially a very large ($K = 256$) generalization? In particular, ips$^o$ (in-place parallel super-scalar samplesort) is a robust, highly engineered in-place sample sort that is cache efficient, avoids branch mispredictions, and makes effective use of instruction parallelism and multi-threading. For large inputs, parallel ips$^o$ outperforms previous sorting algorithms (including most radix sorters) by a considerable margin while supporting arbitrary data types.

As expected, ips$^o$ scales better than vqsort (Figure 5A) because it requires fewer passes over the data, thus reducing pressure on the shared memory system. However, in absolute terms, it is slower in aggregate for less than 19 threads. For a possible explanation, we note that ips$^o$ executes nearly four times as many instructions (34.9B in 15.8B cycles, versus 9.3B in 4.6B cycles) because its current form does not take advantage of vector instructions. As mentioned in the introduction, it may be possible to accelerate ips$^o$ using vector instructions for scattering keys, or also slightly accelerating the comparisons used to classify keys into buckets. However, this appears to be difficult given our goal of a portable and vector-length-independent algorithm. We instead pursue a simpler approach. Given that ips$^o$ scales better, but has lower single-core throughput, we can switch to vqsort after several initial recursions of ips$^o$. To this end, we simply change baseCaseSort to call vqsort, set IPS4OML_BASE_CASE_SIZE to 8192, and tweak IPS4OML_BLOCK_SIZE and IPS4OML_UNROLL_CLASSIFIER to 1024 and 6, respectively. This improves scalability (Figure 5B) and the geometric mean of speedups relative to ips$^o$ is 1.18. One may consider that underwhelming. Although this benchmark seems representative of applications that divide their tasks into independent shards, the memory bandwidth bottleneck limits the speedup that can be observed. Measurements from the CPU uncore at one second granularity confirm that each socket sees up to 74 GB/s read+write traffic, about 80% of the value observed when running the multithreaded STREAM benchmark v5.10. Thus we also measure in two other settings. First, a single instance of ips$^o$’s parallel mode using 16 threads is much less bandwidth-intensive, about 12 GB/s according to the same uncore measurements. The geometric mean of the speedups of our hybrid versus ips$^o$ is 1.66 (Table 1). Second, although a single core with near-exclusive usage of the L3 cache is likely not representative of server workloads, we include the results for completeness. Our hybrid is 2.77 times as fast as ips$^o$ (geometric mean), though still only 36%–77% the speed of vqsort (Table 2). vqsort using AVX-512 is

![Figure 5](image-url)
Table 1: Aggregate sort throughput [MB/s] using 16 threads on one Xeon Gold 6154 CPU for various algorithms and data types

|        | Ips4o | Hybrid |
|--------|-------|--------|
| f32    | 2252  | 2784   |
| i32    | 1389  | 3302   |
| i64    | 2458  | 4478   |
| u128   | 2842  | 4046   |

Note: 100M uniform random keys, turbo disabled. Bold indicates which algorithm performs the best for each data type.

Table 2: Single-core sort throughput [MB/s] on one Xeon Gold 6154 CPU for various algorithms and data types

|        | Ips4o | Hybrid | Vqsort | VQ256 | Std | Heapsort |
|--------|-------|--------|--------|-------|-----|----------|
| f32    | 116   | 390    | 1072   | 636   | 49  | 24       |
| i32    | 121   | 431    | 1032   | 685   | 48  | 23       |
| i64    | 225   | 576    | 978    | 572   | 102 | 52       |
| u128   | 271   | 521    | 675    | 405   | 168 | 60       |

Note: 1M uniform random keys, turbo disabled; VQ256 denotes vqsort using AVX2. Bold indicates which algorithm performs the best for each data type.

Table 3: Single-threaded sort throughput [MB/s] on M1 Max for 1M uniform random keys

|        | Vqsort | Std | Heapsort |
|--------|--------|-----|----------|
| f32    | 452    | 63  | 10       |
| i32    | 455    | 76  | 13       |
| i64    | 502    | 151 | 69       |
| u128   | 356    | 244 | 69       |

Bold indicates which algorithm performs the best for each data type.

In turn 21.9, 21.5, 9.6, and 4.0 times as fast as the LLVM C++ library implementation of std::sort, which as of the recent LLVM 14 also uses introsort: quicksort with a fallback to heapsort if too many recursions are detected. vqsort using AVX-512 is 1.5 to 1.7 times as fast as on AVX2, which has half the vector width but may permit slightly higher CPU clock frequencies.

During review and discussion of this work, we were made aware of vxsort, an AVX2 and AVX-512 specific quicksort with quite similar principles but only published via blog posts. We find that our vqsort is about 1.34 times as fast on AVX-512 and 1.44 times as fast on AVX2 for 100M unsigned 64-bit keys.

4.3 Performance portability

Performance portability entails not only running on other platforms, but also reaching a high degree of efficiency. We show that this is achievable on recent x86 CPUs as well as on other platforms with weaker vector units. We measured the same source code and benchmark on an Apple M1 Max system (Table 3). Note that the results are not directly comparable with the Xeon because the M1’s clock rate differs (3.2 GHz). Even with the M1’s 128-bit vectors and the older NEON instruction set, we observe a 1.5–7.2x speedup over the standard library. Thus vqsort appears to be practical and useful on multiple architectures and instruction sets.

5 LIMITATIONS

To facilitate vectorization, we imposed a constraint on sort keys, namely, that they be 16/32/64-bit integers, floating-point numbers, or pairs of 64-bit numbers representing a 128-bit integer. Note that x86 CPUs prior to Icekale are not able to efficiently reorder 8-bit elements across an entire register; the instruction for doing so requires the VBMI extension. The
constraint on the sort keys excludes some applications that need to sort tuples or large items with custom comparators. However, we argue that sorting numbers is still in widespread use: ‘columnar’ databases store the values of each column contiguously, and fields are often encoded as numbers. Database query engines typically require a stable sort (order-preserving among equivalent keys), which quicksort is not, but can be made so by appending a unique (row) identifier to the least-significant bits of the key. Thus we have one important target application, typically involving 64-bit numbers.

To understand the impact, we surveyed uses of sorting in Google’s production workloads and found that sorting numbers is actually more costly in total than sorting strings or user-defined types including tuples. Our methodology starts by searching in Google’s entire source code depot for occurrences of \texttt{std::sort} and the wrapper function \texttt{absl::c_sort}. A small fraction of these are excluded based on their filename (e.g., non-source files) or path (e.g., compiler test suites). We then exclude the vast majority whose directories do not account for a relevant number of samples in Google-wide CPU usage measurements. This leaves several hundred occurrences, which are still too numerous for manual inspection. We further filter out calls (about half) which have an extra comparator argument. Note that some of them may define a lexicographical ordering within 128 or fewer bits of data, which could be supported by \texttt{vqsort}. However, this would be laborious to prove, so we exclude them from our analysis. We then manually inspect the code, finding that the total CPU time for sort calls with up to 128-bit keys outnumbers the total for other sorts (e.g., strings and tuples) by a factor of two. Although we are surprised by this result, the straightforward and mostly automated methodology makes us reasonably confident that the analysis is valid. However, there is one major caveat: we only find calls to the standard library sort. Other potential sort-like algorithms such as tournament sort are not included in the analysis.

We remark that vectorizing sorts with custom comparators is still possible. \texttt{Partition} already calls a comparison function. The larger change required would be to replace \texttt{Min/Max} in \texttt{Partition} with comparisons and conditional swaps, which we leave for future work.

6 | CONCLUSIONS

We used the Highway cross-platform abstraction layer for implementing \texttt{vqsort} (vectorized quicksort) and utilizing the most efficient instructions available on the current CPU. The algorithm features a new recursive sorting network for up to 256 elements that mitigates the previously reported problem of excessive code size, and also a vector-friendly pivot sampling, with the surprising result that robustness versus adversarial input increases CPU cost by less than 2%.

Our measurements indicate that \texttt{vqsort} makes very good use of AVX-512 instructions. To the best of our knowledge, it is the fastest sort for large arrays of individual (non-tuple) keys on AVX2 and AVX-512, outperforming the standard library’s sort by factors of 4–20. When using Arm NEON on Apple M1 hardware, we observe a 1.5–7.2x speedup versus the standard library. Integrating \texttt{vsort} into the state-of-the-art parallel sorter \texttt{ips} yields a speedup of 1.66 (geometric mean).

In contrast to previous works, which can be seen as proofs of concept, we have focused on practical usability (support for 32/64-bit floating-point and 16/32/64/128-bit integer keys in ascending or descending order), and performance portability (supporting seven instruction sets with close-to native performance).

AUTHOR CONTRIBUTIONS

Jan Wassenberg initiated the collaboration, wrote all code, ran benchmarks on x86, drafted most of the article. Mark Blacher proposed the improved sorting network via pseudo-code and x86 prototype, ran benchmarks on arm, drafted Section 3, and revised the article. Joachim Giesen contributed to the introduction, reviewed and revised the article draft, and provided input on the experimental design. Peter Sanders proposed the integration into \texttt{ips}, contributed key ideas for the robust pivot sampling and provided input on the experimental design.

DATA AVAILABILITY STATEMENT

Data sharing is not applicable to this article as no datasets were generated or analyzed during the current study.

REFERENCES

1. Inoue H. How SIMD width affects energy efficiency: a case study on sorting. Proceedings of the IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS); 2016:1-3; IEEE.
2. Valve Corporation. Steam hardware and software survey; 2021. https://store.steampowered.com/hwsurvey/Steam-Hardware-Software-Survey-Welcome-to-Steam
3. Personal communication, ex-ARM compiler engineer.

4. Chhugani J, Nguyen AD, Lee VW, et al. Efficient implementation of sorting on multi-core SIMD CPU architecture. *Proc VLDB Endow.* 2008;1(2):1313-1324.

5. Yin Z, Zhang T, Müller A, et al. Efficient parallel sort on AVX-512-based multi-core and many-core architectures. Proceedings of the IEEE International Conference on High Performance Computing and Communications; IEEE International Conference on Smart City; IEEE International Conference on Data Science and Systems (HPCC/SmartCity/DSS); 2019:168-176.

6. Blacher M, Giesen J, Kuehne L. Fast and robust vectorized in-place sorting of primitive types. Proceedings of the Symposium on Experimental Algorithms (SEA); 2021:3:1-3:16.

7. Zagha M, Blelloch GE. Radix sort for vector multiprocessors. Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC); 1991:712-721.

8. Wassenberg J, Sanders P. Engineering a multi-core radix sort. Proceedings of the International Conference on Parallel Processing (Euro-Par); 2011:160-169.

9. Stone HS. Sorting on STAR. *IEEE Trans Softw Eng.* 1978;4(2):138-146.

10. Levin SA. A fully vectorized quicksort. *Parallel Comput.* 1990;16(2-3):369-373.

11. Gueron S, Krasnov V. Fast quicksort implementation using AVX instructions. *Comput J.* 2016;59(1):83-90.

12. Bramas B. A novel hybrid quicksort algorithm vectorized using AVX-512 on intel skylake. *CoRR* 2017; abs/1704.08579.

13. Axtmann M, Witt S, Ferizovic D, Sanders P. Engineering in-place (shared-memory) sorting algorithms. *ACM Trans Parallel Comput.* 2022;9(1):2:1-2:62. github.com/ips4o.doi:10.1145/3505286

14. Google LLC. vqsort implementation; 2022. https://github.com/google/highway/tree/master/hwy/contrib/sort

15. McIlroy MD. A killer adversary for quicksort. *Softw Pract Exp.* 1999;29(4):341-344.

16. Hartmann G. A numerical analysis of Quicksort: how many cases are bad cases? *CoRR* 2015; abs/1507.04220.

17. https://github.com/numpy/numpy/issues/16313.

18. Onell M. Efficiently generating a number in a range; 2018. https://www.pcg-random.org/posts/bounded-rands.html

19. https://bugsllvm.org/show_bug.cgi?id=20837

20. Daoud AM, Abdel-jaber H, Ababneh J. Efficient non-quadradic quick sort (NQQuickSort). Proceedings of the Conference on Digital Enterprise and Information Systems - International (DEIS); 2011:667-675.

21. Wassenberg J, Obryk R, Alakuijala J, Mogenet E. Randen - fast backtracking-resistant random generator with AES+Feistel+Reverie. *CoRR* 2018; abs/1810.02227.

22. Alexandrescu A. Fast deterministic selection. Proceedings of the Symposium on Experimental Algorithms; 2017:24:1-24:19.

23. Bingmann T, Mariancukz J, Sanders P. Engineering faster sorters for small sets of items. *Softw Pract Exp.* 2021;51(5):965-1004.

24. Advanced Micro Devices Inc. AMD64 architecture programmer's manual; 2021. https://www.amd.com/system/files/TechDocs/40332.pdf

25. Hou K, Wang H, Feng W. A framework for the automatic vectorization of parallel sort on x86-based processors. *IEEE Trans Parallel Distrib Syst.* 2018;29(5):958-972.

26. Batcher KE. Sorting networks and their applications. Proceedings of the Spring Joint Computer Conference; 1968:307-314.

27. Knuth DE. *The Art of Computer Programming. Volume 3. Sorting and Searching.* 2nd ed. Addison-Wesley; 1998.

28. Codish M, Cruz-Filipe L, Ehlers T, Müller M, Schneider-Kamp P. Sorting networks: to the end and back again. *J Comput Syst Sci.* 2019;104:184-201.

29. Limaye A, Adegbija T. A workload characterization of the SPEC CPU2017 benchmark suite. Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS); 2018:149-158.

30. Kushagra S, López-Ortiz A, Qiao A, Munro JI. Multi-pivot quicksort: theory and experiments. Proceedings of the Workshop on Algorithm Engineering and Experiments (ALENEX); 2014:47-60.

31. damageboy. This goes to eleven. https://bits.houmus.org/2020-01-28/this-goes-to-eleven-pt1

How to cite this article: Wassenberg J, Blacher M, Giesen J, Sanders P. Vectorized and performance-portable quicksort. *Softw Pract Exper.* 2022;52(12):2684-2699. doi: 10.1002/spe.3142

APPENDIX A. SELECTED VECTOR ABSTRACTION LIBRARIES

Numerous libraries have been developed to alleviate the shortcomings of intrinsics. Their goals may include portability, and/or improving usability for a single platform (e.g., type safety or reducing verbosity). However, a large majority of such C++ libraries are built around classes which have the platform-specific vector types as members. These include Agner Fog’s C++ vector class library, CppSimd, Eigen, Enoki, EVE, Inastemp, libsimdpp, MIPP, OpenCV HAL, std::experimental::simd (proposal P0214), UME::SIMD, UVE, Vc, VecCore, and Xsimd.

This approach does not work for Arm SVE and RISC-V because the popular Clang and GCC compilers do not allow the “sizeless” (size unknown at compile time) vector types to be class members. As a partial workaround, compilers allow
flags that assert the vector length will be the specified value, thus turning vectors into fixed-size types that can be class members. However, the code can then only run on processors whose vector length indeed matches the assumption. This may be acceptable for supercomputers or embedded systems, which are characterized by known and rarely changing hardware. However, this workaround is not appropriate for software running in heterogeneous clouds or client devices.

The Nsimd library uses another workaround: a compiler extension that allows classes to have a sizeless vector member. However, this is specific to the armclang compiler and SVE; it is unclear whether this will be more widely supported, in particular also for RISC-V vectors.

To the best of our knowledge, the only other library that fully supports SVE is SLEEF. This works because SLEEF is implemented in C using non-member functions, as does Highway. However, instead of relying on C++ operator overloading and type tags, the type information is encoded into verbose function names such as veq_vo_vi2_vi2, which decreases usability. SLEEF offers ops useful for the domain of trigonometry and math functions and also supports various instruction sets including IBM VSX and System/390 VXE, but not yet RISC-V V.

APPENDIX B. HIGHWAY OPS USED FOR SORTING

The set of Highway ops is documented at https://github.com/google/highway/blob/master/g3doc/quick_reference.md.

Partitioning involves comparisons of each lane via theLt or Gt ops. Note that 16 or 32-bit comparisons typically have the same latency and throughput, whereas 64-bit comparisons can be slightly more expensive. 128-bit comparisons (Lt128, a lexicographical comparison of pairs of adjacent 64-bit lanes) are considerably more expensive because they require communication across lanes. Platforms also differ in how they return the results of a comparison. In most packed SIMD architectures including NEON and AVX2, vectors lanes are set to all-zero or all-one bits. RISC-V and AVX-512 instead return one bit per lane, and Arm SVE has special predicate registers holding one bit per byte in the vector register. Highway abstracts away these platform differences behind a consistent interface.

We also use equality comparison (Eq), and AllTrue to indicate whether all lanes of the resulting mask are true.

The CompressStore op is vital for partitioning. Given a vector and a mask as input, it writes to contiguous memory all vector lanes whose corresponding mask bits are true. For AVX-512, it maps directly to an instruction except for 16-bit elements, which would require the not yet widely available VBMI2 instruction set. On Arm SVE and RISC-V, this op stores the result of a Compress instruction to memory. For instruction sets without per-lane masking, Highway emulates this operation by reordering the vector according to a pattern loaded from a table, where the index is the concatenation of the mask bits.\(^{11}\)

As an extra complication, CompressStore is allowed to overwrite memory after the valid lanes. This simplifies the Arm SVE and RISC-V implementations by avoiding a masked store. Such overwriting is fine for a padded buffer, but unacceptable for writes to the original input, for which we use the similar CompressBlendedStore op which avoids such overwriting, either with masked stores, or by non-atomically “blending” the valid result with the previous contents of memory following it. Note that this can lead to race conditions if two threads sort consecutive arrays. This issue can be avoided by padding the arrays.

Some ops are used to implement Lt128. On AVX2, VecFromMask op does not perform any work because masks are the same as vectors. On AVX-512, this op does map to one instruction, but converting to a vector enables fusing OrAnd to a single termlog instruction, and surprisingly, shifting lanes has lower latency than shifting masks.

For the sorting network, we use Min and Max to return for each lane the smaller and larger lane among two vectors. Similarly, MinOfLanes and MaxOfLanes are reductions that set each lane to the smallest or largest lane found in a vector. To implement the “wiring” in the sorting networks, we use various shuffle or permute ops. Reverse reverses the order of all lanes, whereas Reverse2 reverses the order within groups of two adjacent lanes, and similarly for Reverse4. OddEven takes the odd-numbered lanes from the first input vector and the even-numbered lanes from the second.

Loading and storing vectors from and to memory is accomplished by LoadU and StoreU, or Load and Store if the address is known to be naturally aligned (divisible by the vector size). Gather loads each lane from individual offsets relative to a base pointer. Finally, SafeCopyN copies no more than the given number of elements without accessing memory outside the valid bounds.