Non-Isolated Fourth-Order Boost DC-DC Converter for Power Management in Low Voltage Low Power DC Grids: Design and Interaction Analysis

ASHIMA KULSHRESHTHA1, ANMOL RATNA SAXENA1, (Senior Member, IEEE), AND MUMMADI VEERACHARY2, (Senior Member, IEEE)

1Department of Electrical and Electronics Engineering, National Institute of Technology Delhi, Delhi 110040, India
2Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi 110016, India

Corresponding author: Ashima Kulshreshtha (ashimakulshreshtha@nitdelhi.ac.in)

The work of Anmol Ratna Saxena was supported by the Science and Engineering Research Board (SERB), New Delhi, India, under Grant ECR/2016/001141.

ABSTRACT In this paper, a minimum-phase response fourth-order boost dc-dc converter (FBDC) exhibiting continuous input and output current is proposed. A voltage-mode controller is adopted to this converter to perform bus voltage regulation in a low voltage low power dc distribution system (LVPDS). FBDC supports additional load demand by interconnecting a second power source/battery. A systematic steady-state analysis for FBDC is established and the ripple content and other L-C design expressions are derived. The LVPDS is an integration of solar photovoltaic (PV) source using a conventional dc-dc boost converter (CBDC), and constant power load using a conventional dc-dc buck converter (CBuC). In this LVPDS, the FBDC primarily ensures dc bus voltage regulation, CBDC ensures the maximum power point tracking (MPPT) while CBuC regulates the load voltage. Various transfer function models, formulated through small-signal analysis, are used to address the controller design aspects and interconnected LVPDS stability issues. A generalized small-signal model of LVPDS is also developed to analyze the sub-system interactions arising during the coherent operation of BRC in this multi-converter system. The impact of connecting FBDC, as BRC, with other converters in the LVPDS is also analyzed. The laboratory prototype of a 48 V LVPDS is developed for experimental validation of bus voltage regulation and sub-system interactions. The theoretical and experimental results are found to be in close correlation with each other.

INDEX TERMS Fourth-order dc-dc boost converter, small-signal model, power stage design optimization, particle swarm optimization, low voltage low power dc distribution systems.

NOMENCLATURE

- BRC: Bus voltage regulating converter
- CBDC: Conventional boost converter
- CE: Characteristics Equation LVPDS
- CICO: Continuous input continuous output
- ESE: Equivalent bus impedance of source and load converter
- Vbus, ibus: Input voltage/ current of BRC
- Vbus, ibus: Loop gain of BRC
- R(s)B: Loop gain of BRC
- MLG: Minor Loop Gain
- PSOD: Particle Swarm Optimization based Design
- FBDC: Proposed Fourth-Order Boost Converter
- ESE: Passive Energy Storage Elements
- RBD: Ripple Based Design
- SD: Switching Devices
- Z(s) / Y(s): Small-Signal TF Impedance/admittance
- M(s) / J(s): Small-Signal TF voltage/current gain
- TF: Transfer Function

The associate editor coordinating the review of this manuscript and approving it for publication was Malabika Basu.
I. INTRODUCTION

Standalone single/multi-source low voltage low power dc distribution systems (LVPDS) involving small scale renewable energy generators (REGs) (such as solar photovoltaic (SPV), wind, fuel cell, and biomass, etc.), energy storage devices (batteries / ultra-capacitors) and loads have evolved as a viable solution not only to meet the power requirements of the secluded areas, still deprived of grid connectivity, but also of urban residential buildings to reduce their dependency on conventional energy sources [1]–[6]. LVPDS is formed by interconnecting several stages of dc-dc converters which process the power and carry out the power management task [3], [4]. The performance of LVPDS depends upon the performance of individual converters and hence selection of converter topologies, for various purposes, is very significant. For safe and reliable operation, standardization agencies have recommended 48 V and 24 V as safe operating voltages for residential consumers [5].

![Diagram of LVPDS](image)

**FIGURE 1.** The architecture of low voltage low power dc distribution systems.

The generalized architecture of a multi-source LVPDS is shown in Fig. 1, wherein a source converter connects the SPV with the bus and also implements MPPT. The constant power loads are supplied via dc-dc buck converters while the energy storage device(s) are interfaced through bi-directional dc-dc converters [3], [4]. A second power source is interfaced, with the dc bus, using an additional dc-dc converter termed as ‘bus regulating converter’ (BRC). The role of BRC is to meet the additional load demand and also to regulate the bus voltage ($V_{bus}$) in the presence of fluctuations in the source and load. CBDC is widely used for this purpose but it exhibits (i) non-minimum phase (NMP) behavior due to the presence of right half plane (RHP) zero and (ii) discontinuous bus-side current ($i_{bus}$). The NMP behavior restricts the dynamic response of the converter by limiting its bandwidth to the frequency of RHP zero. Further, the existence of extra phase lag leads to control difficulties. Its effect is also observed in the start-up response and step change in duty ratio [7]. On the other hand, high current ripples result in more ac losses, thereby reduced efficiency, and induces harmonics and electromagnetic interference (EMI) [7]. The high peak-peak ripples have a larger impact when the working voltages are low. Therefore, the dc-dc converters with enhanced performance are a viable option for interconnecting power sources within the LVPDS. The desired performance includes continuous input and output current exhibiting lower ripple content, low component count, high power density, faster dynamic response, etc.

Different dc-dc converters, exhibiting improved steady-state performance have been evolved by increasing the number of passive energy storage elements (ESE) and switching devices (SD) [6]–[24]. The performance and voltage gain of these converters depend upon the type of topology, the number of components, and their structural arrangement. Most of the boost topologies have continuous input current, due to the presence of an inductor at the input side, but the nature of load side current (whether continuous/discontinuous) depends on the placement of other circuit components in the converter [8], [9].

A tri-state boost converter having high voltage gain together with low source current ripple was proposed in [10] but its load current is discontinuous and it has six SDs. Boost converters proposed in [11]–[14] had two, four, five, and six switching devices, respectively. Converters having five and six ESEs were analyzed in [15]–[17]. A quasi Y-source dc-dc converter having high voltage gain together with continuous input current is proposed in [18] but its load side current is discontinuous. Although, the above-discussed higher-order dc-dc boost converters [6]–[18] have a high voltage gain either their input/output current or both input and output currents are discontinuous.

Higher-order dc-dc converters having high voltage gain together with continuous input and output (CICO) current have been reported in [8], [19]–[24]. A group of dc-dc converters exhibiting continuous currents was presented in [8] while a high-gain boost converter exhibiting continuous input and output current is reported in [19] but it has seven energy storage elements and five switching devices.

A KY-Boost converter exhibiting continuous input and output current was proposed in [20] but it has five energy storage elements and three switching devices. A high gain boost converter in [21] exhibits CICO currents but its seven ESEs and five SDs. High gain boost converters proposed in [22], [23] has three SDs and five ESEs.

It is inferred from the above discussion that although increasing the number of ESEs and SD improves the converter performance but it also increases the converter order thereby leading to control complexity. Thus, there is a need to evolve topologies exhibiting improved steady-state and dynamic performance aspects. Particularly, the boost topologies with a minimum-phase response which finds wide utility in the low power dc-distribution systems.

Referring to Fig. 1, when the FBDC is coherently operated with other source and load converters sub-system interactions take place which may have a deteriorating effect on the performance and stability of other converters. However, the severity of the performance deterioration depends upon the converter topology and its design. The instabilities imposed due to load and source converters on LVPDS were discussed in [25], [26], respectively. A systematic approach
to design the load subsystem for stabilizing an unstable source converter was proposed in [27]. A local impedance-based stability criterion, depending upon the power imbalance conditions, was proposed in [28], [29] for a distributed system. The stability of the bi-directional dc-dc converter was analyzed using local impedance stability criterion in [30], [31].

However, the effect of interactions arising due to the interconnection of bus regulating converter on other coherently operating converters needs detailed investigations. Therefore, a generalized small-signal model of the LVPDS is developed and used for analyzing the effect of subsystem interactions arising due to the interfacing of FBDC, as BRC, with other dc-dc converters in the LVPDS.

The main contributions of this paper are summarized as follows: (i) a low component count FBDC converter exhibiting continuous source and load current is proposed and analyzed as BRC in a LVPDS, (ii) a generalized small-signal model of the LVPDS is developed and used for analyzing the effect of subsystem interactions arising due to the interfacing of FBDC with other dc-dc converters in the LVPDS, and (iii) an optimized power stage design methodology is followed for designing FBDC, with the aim, to obtain minimum phase behavior and minimize sub-system interactions.

The rest of the paper is organized as follows: Section-II presents a detailed analysis of the power stage of the two-switch fourth-order boost converter. The controller design of FBDC is given in section-III. The architecture of low voltage low power dc distribution system (LVPDS) is discussed in section-IV. The derivation of the generalized small-signal model, considering the source and bus regulating dc-dc converter, is given in section-V. Experimental results are discussed in section-VI while conclusions are given in section-VII.

II. FOURTH-ORDER DC-DC BOOST CONVERTER

The circuit diagram of the proposed fourth-order boost dc-dc BRC is shown in Fig. 2. The salient features of this converter (FBDC) are: (a) exhibits minimum-phase behavior with reference to the control-to-output voltage transfer function, (b) ensures continuous input current with less ripple content, (c) ensures continuous output current with less ripple content, (d) voltage gain and switching stresses similar to CBDC, (f) low component count, and (h) simpler control structure, as compared to other higher-order dc-dc boost converters. A comparative analysis of the proposed FBDC with other state-of-the-art dc-dc boost converters is presented, in Table-11.

To characterize the proposed converter performance aspects, the continuous-conduction mode (CCM) of operation is analyzed in the following paragraphs. The proposed converter exhibits two modes of operation in one switching cycle. Switch SW₁ modulates with active duty ratio ‘D₁’ ($D_2 = 1 - D_1$) while the switch SW₂ operates complementary to it. The equivalent circuit of the converter during each mode is shown in Fig. 3(a)-(b), respectively. For uniformity in analysis, the direction of current in the inductors and capacitors marked for mode-I operation, in the equivalent circuit of Fig. 3(a), are retained for mode-II operation also. The key waveforms showing the nature of the steady-state currents and voltages in various converter components are given in Fig. 4 while the experimental results are given and discussed in section-VI. It is seen from Fig. 4 that both the inductors charges during Mode-I and discharges during Mode-II. On the other hand, the capacitor $C_1$ discharges during Mode-I and charges during Mode-II operation. The continuous nature of input current ($I_B$) and output current ($I_{bus}$) is also evident from Fig. 4.
A. **STEADY-STATE AND TIME-DOMAIN ANALYSIS**

The voltage gain of FBDC is obtained by applying inductor volt-sec balance to inductors \( L_1 \) and \( L_2 \), respectively. The corresponding equations are given by (1), where, \( T_S \) is the switching time-period. The voltage gains of the converter, given by (2), is obtained by solving (1).

\[
V_B D_1 T_S + (V_B - V_{C1}) D_2 T_S = 0 \\
(V_B - V_{bus} + V_{C1}) D_1 T_S + (V_B - V_{bus}) D_2 T_S = 0 \tag{1}
\]

\[
V_{bus} = V_B / (1 - D_1) \tag{2}
\]

The generalized expressions for the steady-state quantities of ESE and peak-peak ripple in inductor currents and capacitor voltages, given by Table-1 are derived from the instantaneous voltage applied across the inductors and the current flowing through the capacitors, respectively, during different modes of operation. The expressions for the voltage and current stresses across the switches are derived and given in Table 2 for ready reference.

B. **SMALL-SIGNAL MODELING**

The small-signal models of FBDC are formulated by assuming the dc bus as a current sink. The state-space representation of the converters, exhibiting linear time-invariant response (LTI), during each mode is given by (3).

\[
[x] = [A_m][x] + [B_m][u] \\
[y] = [E_m][x] + [F_m][u] \tag{3}
\]

### TABLE 1. Expressions for steady-state design.

| Design Equations | Steady-State Expressions |
|------------------|--------------------------|
| \( \Delta i_{L1} = \frac{V_B D_1}{L_1 f_s} \) | \( I_{L1} = I_{bus} D_1 / D_2 \) |
| \( \Delta i_{L2} = \frac{(V_{bus} - V_B) D_2}{L_2 f_s} \) | \( I_{L2} = I_{bus} \) |
| \( \Delta v_{C1} = \frac{V_{bus} D_1}{RC_1 f_s} + \Delta i_{L1} r_{C1} \) | \( V_{C1} = V_{bus} \) |
| \( \Delta v_{C2} = \Delta i_{L2} \left( \frac{1}{8C_2 f_s} + r_{C2} \right) \) | \( V_{C2} = V_{bus} \) |
| \( \Delta i_B = \Delta i_{L1} + \Delta i_{L2} \) | \( \Delta i_B = \text{peak-to-peak ripple in inductor-1 and inductor-2 current} \) |
| \( \Delta v_{bus} = \text{peak-to-peak ripple in input current} \) | \( \Delta v_{bus} = \text{peak-to-peak ripple in capacitor-1 and capacitor-2 voltage} \) |

### TABLE 2. Voltage and current stress on switching devices.

| Current Stress on Devices | Voltage Stress on Devices |
|--------------------------|--------------------------|
| \( I_{bus} + \frac{V_{bus}(i_1 + i_2) D_1}{2L_2 f_s} \) | \( \frac{V_{bus}}{1 - D_1} \) |

where \( A_{km} \in \mathbb{R}^{N \times N} \), \( B_{km} \in \mathbb{R}^{N \times 2} \), \( E_{km} \in \mathbb{R}^{2 \times N} \), \( F_m \in \mathbb{R}^{2 \times 2} \), state vector \( x = [i_{L1} \ i_{L2} \ v_{C1} \ v_{C2}]^T \), input vector \( u = [i_{bus} \ v_{B}] \), and output vector, \( y = [v_{bus} \ i_{B}]^T \). Subscript ‘m = 1, 2’ is for Mode-I and Mode-II, respectively. The state \( [A_m] \), input \( [B_m] \), output \( [E_m] \), and feed-through matrices \( [F_m] \) are given by (A1) and (A2) in Appendix-A. The small-signal models, given by (4) and (5), are obtained as discussed in [15]. Here, the quantities with a ‘hat’ represent small-signal perturbations in the respective quantity. \( d \) represents perturbation in duty ratio \( D_1 \). The key equations to derive these models are given by (A3) and (A4) in Appendix-A.

\[
(\Delta)_{B} = \begin{bmatrix} G_{vd} (s)_{B-o} & G_{id} (s)_{B-o} \end{bmatrix}^T = \begin{bmatrix} \frac{\hat{v}_{bus}}{d} & \frac{\hat{i}_{batt}}{d} \end{bmatrix}^T \tag{4}
\]

\[
(\Lambda)_{B} = \begin{bmatrix} Z (s)_{B-o} & M (s)_{B-o} \\
J (s)_{B-o} & Y (s)_{B-o} \end{bmatrix} = \begin{bmatrix} \frac{\hat{v}_{bus}}{\hat{i}_{batt}} & \frac{\hat{v}_{bus}}{\hat{i}_{batt}} \\
\frac{\hat{i}_{batt}}{\hat{v}_{bus}} & \frac{\hat{i}_{batt}}{\hat{v}_{bus}} \end{bmatrix} \tag{5}
\]

Here, \( G_{vd}(s)_{B-o} \) and \( G_{id}(s)_{B-o} \) represents the small-signal control-to-bus voltage and control-to-battery current transfer functions (TF), respectively. Small-signal TFs \( Z(s)_{B-o} \), \( M(s)_{B-o} \), \( J(s)_{B-o} \), and \( Y(s)_{B-o} \) represents the open-loop grid impedance, audio-susceptibility, reverse audio susceptibility, and input admittance, respectively.
TABLE 3. Coefficients of \( G_{vd}(s)_{B-o} \) given by (6).

| Coefficient \( s \) | Generalized Values in terms of EEF and ESR |
|---------------------|-----------------------------------|
| \( a_n \) | \(-C_2I_2V_Br_{r1}\) |
| \( b_n \) | \(C_1L_2D_1 Grid r_{r1}-C_1L_2V_B\) |
| \( c_n \) | \(D_1V_BG_r-V_Br_{r1}+D_1 Grid L_2\) |
| \( d_{d1} \) | \(D_2V_B-V_B\) |
| \( a_d \) | \((D_2-1)C_1L_1L_2\) |
| \( b_d \) | \((D_2-1)C_1L_2r_{r1}\) |
| \( c_d \) | \((D_2-1)(C_1L_1(D_2-1)+C_2L_2+C_1L_2D_2)\) |
| \( d_d \) | \(C_1r_{r1}(D_2-1)^3\) |
| \( e_d \) | \((D_2-1)^3\) |

C. CONTROLLABILITY AND OBSERVABILITY OF FBDC

Controllability and observability are important aspects of the closed-loop operation of the dc-dc converters. A converter is controllable if and only if rank ‘\( N \)’ of controllability matrix ‘\( C \)’ is equal to the order of the converter TF. The controllability matrix ‘\( C \)’ for FBDC calculated using the procedure given in [32]-[33] is given by (A5). Here, it is observed that the rank of ‘\( C \)’ is 4 which indicates that FBDC is controllable.

A geometric hybrid approach [33], [34] is used to analyze the observability of FBDC. Here, the unobservable subspace, \( O^m_1 \) of the system is obtained. The converter is completely observable if and only if, \( O^m_1 = \{0\} \), i.e. all elements of unobservable subspace are zero. The numerical values of unobservable subspaces for FBDC are given in (A6), in Appendix, where it is seen that all elements of \( O^m_1 \) are zero. Therefore, the converter is completely observable.

D. POWER STAGE DESIGN AND ANALYSIS

The generalized expression of the control-to-bus voltage TF ‘\( G_{vd}(s)_{B-o} \)’ of FBDC is given by (6) while the coefficients of its numerator and denominator are given in Table 3.

\[
G_{vd}(s)_{B-o} = \frac{\hat{v}_{bus}}{d} = \frac{a_n s^3 + b_n s^2 + c_n s + d_n}{a_d s^4 + b_d s^3 + c_d s^2 + d_d s + e_d} \tag{6}
\]

It is observed from (6) and its pole-zero plot, given in Fig. 5, that ‘\( G_{vd}(s)_{B-o} \)’ has two pairs of complex conjugate poles \( P_1 \) and \( P_2 \) placed at frequencies \( f_{p1} \) and \( f_{p2} \), respectively. It also has a pair of complex-conjugate zeros \( Z_1 \), placed at \( f_{z1} \), which exists in RHP, and a real zero \( Z_2 \) which exists inside the left-hand side plane (LHP). A deeper analysis of the control-to-bus voltage transfer function reveals that the complex-conjugate zero is placed between the poles \( P_1 \) and \( P_2 \) which may lead to the formation of an up-down glitch in its frequency response (FR) as shown in Fig. 6. The shape of the up-down glitch (i.e. its peak and width) depends on the damping of poles and zeros and the difference between the frequencies at which \( P_1 \) and \( Z_1 \) are placed [11]. This up-down glitch not only has a deteriorating effect on the dynamic response and stability of FBDC but also leads to increased sub-system interactions when interconnected with other converters in LVPS. The effect of interactions is more dominating in the frequency region where the up-down glitch is formed. Moreover, the presence of RHP zero restricts the control loop bandwidth thereby limiting its dynamic response. It is observed from Table 3 that the location of poles and zeros (magnitude and frequency), in the s-plane, depends upon the converter parameters, their parasitic resistances, and the operating point (i.e. duty ratio). Therefore, an appropriate selection of converter parameters may shift RHP zeros to LHP and also minimize the severity of up-down glitch. However, the manual selection of these parameters is very difficult due to the highly non-linear relation between the contradicting design requirements like placing zeros in LHP, minimizing up-down glitch, simultaneously meeting the steady-state requirements. Therefore, a Particle Swarm Optimization (PSO) based optimized power stage parameter selection procedure described in [11], [35] is followed, in this paper.

A multi-variable constrained optimization problem with the objective function given by (7) is formulated to minimize...
the peak and width of up-down glitch subject to the following constraints: (i) peak-to-peak ripples in inductor currents and capacitor voltages are within specified limits, (ii) the poles of \(G_{vd}(s)\) are inside LHP, (iii) the zeros of \(G_{vd}(s)\) are inside LHP, and (iv) the damping of poles and zeros must be more than the threshold limits. Eq. (7) denotes the objective function of this optimization problem.

Minimize \(|G_{vd}(s)_{B-o}| \text{ @ } f_{Z1} \) \(-\) \(|G_{vd}(s)_{B-o}| \text{ @ } f_{P2}\)  

(7)

To minimize the above objective function, subject to the constraints, the following parameters are used in the PSO optimization process: (i) number of variables: 4, (ii) particle size: 20, and (iii) number of iterations: 35. The variations in the position of each particle in the parameter space with the number of iterations are shown in Fig. 7.

The values of the power stage design parameters obtained from the PSO design are given in Table 4 while the pole-zero plot for PSO design is shown in Fig. 5. The FR of \(G_{vd}(s)_{B-o}\) is seen that the up-down glitch is not formed in the characterizing transfer-functions. It is also observed from Fig. 5 and the phase plot of Fig. 6 that the optimal selection of converter parameters has led to the shift of complex-conjugate zero of \(G_{vd}(s)_{B-o}\) inside LHP which would have otherwise required an additional damping network or magnetic coupling.

The power stage of FBDC is also designed using conventional ripple-based design (RBD) for peak-to-peak ripple in inductor currents \(\Delta i_{L1}, \Delta i_{L2}\) < 20% and capacitor voltages \(\Delta v_{C1}, \Delta v_{C2}\) < 10%. The converter design parameters, obtained by substituting these requirements in the design equations of Table 2, are given in Table 4. The pole-zero map, for these parameters, is plotted in Fig. 5 wherein it is seen that the complex zero ‘\(Z_1\)’ is placed in RHP. The FR of \(G_{vd}(s)_{B-o}\), for RBD parameters, is shown in Fig. 6, wherein the formation of a dominant up-down glitch is seen.

### III. DIGITAL CONTROLLER DESIGN

The block diagram representing the dynamics of source current \(i_B\) and dc bus voltage \(v_{bus}\), is shown in Fig. 8. A single loop voltage-mode control scheme with controller transfer function \(C_B\) is also shown in the figure. The closed-loop small-signal TFs, obtained by using the block diagram reduction technique, are given by (8)–(9), as shown at the bottom of the next page. Here, the quantities with subscript \(\{\}\) represent the open-loop TFs while subscript \(\{\}\) represents the closed-loop TFs.

where, \(J'(s)\) \(B\) = 

\[
\frac{Q(s)BZ(s)_{B-o}, Y'(s) = Q(s)B M(s)_{B-o}, H(s)_{B} = 1 + R(s)_{B}, R(s)_{B} = C(s)B G(s)_{B-o}, Q(s)_{B} = C(s)B P(s)_{B-o}}
\]

Here, \(R(s)_{B}\) is the open-loop gain of FBDC which defines its closed-loop stability.

In this section, the digital controller is designed to regulate the dc bus voltage \(v_{bus}\) using the digital redesign approach wherein the converter model in s-domain is first converted into z-domain and then the digital controller is directly designed using discretized models. To design the controller, the discretized small-signal control-to-bus voltage TF \(G_{vd}(z)_{B-o}\) is exported to the single input single output GUI environment of MATLAB. Here, the poles and zeros of the controllers are first placed to achieve absolute stability and then tuned to achieve relative stability as well [11]. The discretized control-to-bus voltage transfer functions, of FBDC, obtained by substituting the RBD and PSO design parameters from Table-4 are given in Table-5. The second-order digital controllers, for RBD and PSO design parameters, along with the obtained relative stability margins are given in Table-6 and Table-7, respectively. Here, it is observed that higher bandwidth is achieved with PSO design \((836\text{ Hz as against 382 Hz with RBD})\) as the up-down glitch is eliminated in this case.

### IV. ARCHITECTURE OF LOW VOLTAGE LOW POWER DC DISTRIBUTION SYSTEM (LVPDS)

A detailed scaled-down architecture of LVPDS with distributed control is shown in Fig. 9. The frequency-dependent impedances, admittances, and the notations of voltages and currents of all the converters along with their polarities

| TABLE 4. Design specifications and power stage parameters. |
|----------------------------------------------------------|
| **Ripple Based Design Parameters** | **PSO Design Parameters** |
| \(P_B=100\text{ W}\) | \(L_i=200\text{ mH}, L_o=250\text{ mH}\) | \(L_i=265\text{ mH}, L_o=118\text{ mH}\) |
| \(f_{vin}=100\text{ kHz}\) | \(C_i=330\mu\text{F}, C_o=33\mu\text{F}\) | \(C_i=380\mu\text{F}, C_o=200\mu\text{F}\) |
| \(v_{in}=24\text{ V}\) | \(v_{in}=48\text{ V}\) | \(v_{in}=48\text{ V}\) |

| TABLE 5. Transfer function RBD and PSO design. |
|-------------------------------------------|
| \(G_{vd}(z)_{RBD}\) | \(G_{vd}(z)_{PSO}\) |
| \((z^2-0.8592)(z^2-2z+1.005)\) | \((z^2-1.9792z+0.9792)(z^2-1.9752z+0.9829)\) |
| \((z^2-1.9742z+0.9773)\) | \((z^2-1.9742z+0.9761)\) |
are also marked. Subscript ‘B’ is used to indicate the TFs of BRC converter while suffix ‘S’ and ‘L’ are used to indicate the TFs of source and load converters in subsequent sections. Description of each converter is described below:

**A. SOURCE CONVERTER**

The SPV source is connected to the dc bus using the conventional dc-dc boost converter. The main role of the boost converter is to implement MPPT which is implemented using a two-stage controller. Here, Perturb-and-Observe MPPT algorithm is implemented which provides reference voltage \(v_{S\text{ref}}\) for the control loop having a two-pole two-zero digital controller \(\{C\}_S\). \(\{C\}_S\) regulates the output voltage of SPV at \(v_{MPP}\) which is also the input voltage of source converter \(v_S\). Therefore, the closed-loop dynamics of its source voltage \(\hat{v}_S\) and bus-side current \(\hat{i}_{bus}\), given by (10), are significant for its interaction and stability analysis.

\[
\begin{bmatrix}
\hat{i}_L \\
\hat{i}_{bus}
\end{bmatrix} =
\begin{bmatrix}
Z(s)_L & M(s)_L & G(s)_L \\
J(s)_L & Y(s)_L & P(s)_L
\end{bmatrix}
\begin{bmatrix}
\hat{i}_L \\
\hat{v}_{bus}
\end{bmatrix}
\]

(10)

here, \(Z(s)_b\) and \(Y(s)_b\) are the input impedance and output admittance of the source converter, respectively.

**B. BUS VOLTAGE REGULATING CONVERTER (BRC)**

The FBDC, analyzed in the previous section, is proposed for voltage regulation of the dc bus. BRC connects a second source for supplying additional load demand. The power supplied by the source-2 varies depending upon the maximum power generated by the SPV, state-of-charge (SoC) of the battery, and the load demand. Bus voltage, \(v_{bus}\) is regulated by the controller, \(\{C\}_B\) of BRC.

**C. LOAD CONVERTER**

The load connected to the dc bus is a constant power load fed through a conventional buck converter. The main role of this converter is to regulate the load voltage \(v_{OL}\). A simple voltage mode control is used wherein a two-pole two-zero digital controller \(\{C\}_L\) regulates the load voltage. The small-signal closed-loop model of the load side converter is given by (11).

\[
\begin{bmatrix}
\hat{i}_L \\
\hat{v}_{bus}
\end{bmatrix} =
\begin{bmatrix}
Z(s)_L & M(s)_L & G(s)_L \\
J(s)_L & Y(s)_L & P(s)_L
\end{bmatrix}
\begin{bmatrix}
\hat{i}_L \\
\hat{v}_{bus}
\end{bmatrix}
\]

(11)
TABLE 8. Digital controllers for source and load side converters.

| Source-side converter: 2nd order boost converter | \( \frac{\text{Switching frequency} (f_{\text{sw}})}{\text{Ripple Based Design}} | \text{Source voltage} (V_{\text{dc}}) | 30 \text{ V} | \text{Power} (P_{\text{dc}}) | 100 \text{ W} | L_1=400 \mu \text{H}, C_1=100 \mu \text{F} |
| Load-side converter: 2nd order buck converter | \( \frac{\text{Switching frequency} (f_{\text{sw}})}{\text{Ripple Based Design}} | \text{Load Voltage} (V_{\text{dc}}) | 24 \text{ V} | \text{Load Power} (P_{\text{dc}}) | 30 \text{ W} | L_1=400 \mu \text{H}, C_1=220 \mu \text{F} | R_{\text{bus}}=20 \Omega |

TABLE 9. Passive dc loads are sometimes directly connected to the dc bus. The power drawn by such loads depends on the bus voltage, \( v_{\text{bus}} \). For analysis, all such loads are combined and represented by an equivalent load 'R' as shown in functional block diagram Fig. 9. The design parameters for the source and load side converter are given in Table 8. The second-order controllers used for regulating the output voltage of SPV and load voltage of the load side converter are given in Table 9.

D. PASSIVE DC LOADS

The passive dc loads are sometimes directly connected to the dc bus. The power drawn by such loads depends on the bus voltage, \( v_{\text{bus}} \). For analysis, all such loads are combined and represented by an equivalent load 'R' as shown in functional block diagram Fig. 9. The design parameters for the source and load side converter are given in Table 8. The second-order controllers used for regulating the output voltage of SPV and load voltage of the load side converter are given in Table 9.

V. FORMULATION OF GENERALIZED SMALL-SIGNAL MODEL FOR SUB-SYSTEM INTERACTION ANALYSIS

In this section, a generalized small-signal model of the LVPDS is developed and used for analyzing the effect of sub-system interactions arising due to the interconnection of BRC with other converters. Although, the model here is derived for LVPDS comprising of two sources and one load converter it can be scaled up for multiple interconnected converters. The small-signal model for LVPDS is formulated from the individual closed-loop small-signal models of the BRC, source converter, and load converter given by (8), (10), and (11), respectively.

The generalized expression of the bus-side current of FBDC, obtained from Fig. 9, is given by (12).

\[
\dot{i}_{\text{bus}} = \left( \dot{i}_{bL} - \dot{i}_{bS} + \dot{v}_{\text{bus}} \right) \tag{12}
\]

Substituting the expressions of \( \dot{i}_{bL} \) and \( \dot{i}_{bS} \), obtained from (10) and (11), respectively, gives (13) which represents the dynamics of \( \dot{i}_{\text{bus}} \). Eq. (13) is then substituted in (8) to obtain the expression for \( \dot{v}_{\text{bus}} \) in terms of input quantities \( \dot{i}_{\text{bus}}, \dot{v}_{\text{batt}}, \) and \( \dot{v}_{\text{bus}} \) and is given by (14) which in simplified form is given (15).

\[
\dot{v}_{\text{bus}} = Y(s) \dot{v}_{\text{bus}} - J(s) \dot{v}_{\text{S}} - Y(s) \dot{v}_{\text{bus}} - P(s) \dot{v}_{\text{S}} \tag{13}
\]

\[
\dot{v}_{\text{bus}} (1 - Z(s)B (Y(s)_{\text{L}} - Y(s)_{\text{S}})) = M(s)G(s) \dot{v}_{\text{batt}} - Z(s)B P(s) \dot{v}_{\text{S}} \tag{14}
\]

\[
\dot{v}_{\text{bus}} = \frac{1}{CE} \left( M(s) \dot{v}_{\text{batt}} - Z(s)B P(s) \dot{v}_{\text{S}} + G(s) \dot{v}_{\text{B}} \right) \tag{15}
\]

\[\dot{v}_{\text{bus}} \text{, obtained in (15) is then substituted in (10) to obtain the expression for } \dot{v}_{\text{S}}, \text{ given by (16), in terms of input quantities (} \dot{i}_{\text{S}} \text{ and } \dot{v}_{\text{batt}} \text{) and control quantities (} \dot{v}_{\text{S}} \text{ and } \dot{v}_{\text{bus}} \text{).}

\[
\dot{v}_{\text{S}} = \frac{1}{CE} \left( M(s)G(s) \dot{v}_{\text{batt}} + (G^t(s) \dot{j} - P(s) \dot{v}_{\text{S}}) \dot{v}_{\text{S}} \right)
\]

\[
+Z(s)B \dot{v}_{\text{B}} + M(s)B \dot{v}_{\text{B}} \dot{v}_{\text{B}} \right) \tag{16}
\]

Eq. (15) and (16) together form the small-signal model of LVPDS and is given by (17).

\[
\begin{bmatrix}
\dot{v}_{\text{bus}} \\
\dot{v}_{\text{S}}
\end{bmatrix} = \frac{1}{CE} \begin{bmatrix}
Z(s)B & M(s)B \\
-Z(s)B & G(s)B \\
G^t(s) - P(s) & M(s)B & G(s)B
\end{bmatrix} \begin{bmatrix}
\dot{i}_{\text{S}} \\
\dot{v}_{\text{batt}} \\
\dot{v}_{\text{bus}}
\end{bmatrix} \tag{17}
\]

\[
CE = 1 - (Z(s)B (Y(s)_{\text{L}} - Y(s)_{\text{S}})) \tag{18}
\]

\[
\text{MLG} = 1 - CE = Z(s)B (Y(s)_{\text{L}} - Y(s)_{\text{S}}) = Z(s)B \frac{Z(s)S}{Z(s)S} \tag{19}
\]

where,

\[
Z^i(s) = Z(s)SCE - M(s)S Z(s)B,
\]

\[
G^t(s) = G(s)SCE, \quad P^t(s) = P(s)S Z(s)B M(s)S
\]

This model is derived, for the case, when the source converter is a current-fed converter and bus is regulated by BRC. Here, the quantities to be regulated are source voltage \( \dot{v}_{\text{S}} \) of source converter and bus voltage \( \dot{v}_{\text{bus}} \).

The generalized expression of the minor loop gain (MLG), which defines the stability of the interconnected converters is obtained from the characteristic equation ‘CE’. CE is given in (18) while the MLG is given by (19). Here, it is observed that the minor loop gains depend on the bus-side impedance/admittance of FBDC, source and load converter \( Z(s)_{\text{B}}, Y(s)_{\text{S}}, \) and \( Y(s)_{\text{L}}, \) respectively.

A. INTERACTION ANALYSIS OF FBDC WITH OTHER CONVERTERS IN LVPDS

In this section, the sub-system interactions arising due to the interconnection of FBDC with the LVPDS are analyzed using the small-signal model developed in the previous section. The effect of these interactions on other converters operating in LVPDS is also analyzed. From the well-established impedance stability criterion [27], [28], the interactions are minimum and the stability is ensured when (20) is satisfied.

\[
\sum |Z(s)B| < \sum |Z(s)S| \text{ } \forall f
\]

\[
\text{MLG} = \sum |Z(s)B| \sum |Z(s)S| < 1 \text{ } \forall f \tag{20}
\]

MLG and loop gains of the interconnected converters, required for interaction analysis, are obtained using (17)-(19) and plotted in Fig. 10. The FR of the closed-loop bus-side
The frequency of first resonance in the equivalent bus-side impedance for RBD is 582 Hz, which is less than the gain bandwidth of the converter. This is because the loop gain bandwidth of the source converter for RBD and PSO design are superimposed with the equivalent bus-side impedance of the converter. Here, it is observed that the FR of the source converter, respectively are plotted in Fig. 10 (a). These impedance and load converters shows the effect of interfacing FBDC on the source and load converters (b). The loop gain of source and load converters showing the effect of interfacing FBDC on the source and load converters.

To analyze the effect of sub-system interactions on the load converter, the FR of loop gain of load converter $R(s)_L$, the interfaced loop gain of load converter in case of RBD and PSO design for RBD and PSO design, respectively, are superimposed in Fig. 10 b (iii)-(iv), for RBD and PSO design, respectively. It is observed from Fig. 10 (b-iii) that the FR of $R(s)^{LV}_{RBD}$ gets distorted in the frequency range where MLG gets greater than 0 dB leading to the formation of an up-down glitch in the magnitude plot. This up-down glitch may induce conditional instability in the source converter. However, it is observed that the FR of $R(s)^{LV}_{PSO}$ is identical to $R(s)_L$ indicating that when FBDC is designed using PSO it does not alter the dynamic characteristics of the source converter.

To analyze the effect of sub-system interactions on load converter, the FR of loop gain of load converter $R(s)_L$, the interfaced loop gain of load converter in case of RBD and PSO design $R(s)^{LV}_{RBD}$ and $R(s)^{LV}_{PSO}$, respectively, are superimposed in Fig. 10 b (v)-(vi). It is observed from Fig. 10 (b-v) that the FR of $R(s)^{LV}_{RBD}$ gets distorted in the frequency range where MLG gets greater than 0 dB. Not only an up-down glitch is formed in $R(s)^{LV}_{RBD}$ but the converter behavior also changes from minimum phase to non-minimum phase, as can be seen from its phase plot in Fig. 10 (b-vi). This will not only deteriorate the dynamic performance of the LVPDS but may also destabilize it. However, the FR of $R(s)^{LV}_{PSO}$ is identical to $R(s)_L$ which depicts that the interfacing of FBDC with PSO designed parameters do not affect the performance of the load converter.

VI. RESULTS AND DISCUSSIONS

The analytical concepts developed in the previous sections are experimentally verified on the laboratory prototype of the 48V LVPDS. The image of the experimental setup is shown in Fig. 11. Here, a battery is interfaced via FBDC as a secondary source in an LVPDS to regulate the bus voltage. The zoomed image of a laboratory prototype FBDC, designed using converter parameters given in Table-3 is also shown. The digital control laws are implemented using the Texas Instruments’ F28379-D controller. The TerraSAS ETS80 solar array emulator is used to emulate the characteristics of SPV. Initially, the steady-state and dynamic results of FBDC for standalone operation is presented thereafter results for its coherent operation with other converters interfaced in LVPDS, is presented.

A. FBDC AS STANDALONE CONVERTER

The experimentally measured steady-state waveforms of inductor currents ($I_{L1}$ and $I_{L2}$), input current ($I_b$), and output voltage of FBDC, ($V_{C2} = V_{bus}$), under nominal operating conditions, are shown in Fig. 12. Here, it is seen that the input current and the output (bus-side) current are continuous and have lower peak-to-peak ripples. The lower ripples reduce the ac losses, which increases the converter efficiency and life of the power source. The variation in the voltage gain of the converter against variation in the duty ratio is plotted in Fig. 13 (a). The variation in the voltage gain of FBDC
is almost identical to that of CBDC. The experimentally obtained plot of efficiency vs power is plotted and compared with CBDC in Fig. 13 (b) which shows that even though FBDC has four energy storage elements its efficiency is almost comparable with CBDC.

The dynamic response of the converter for step-change in the load current $I_{bus}$ from 1.5 A to 2.5 A, i.e. 66.67\% change, is shown in Fig. 14. Here, it is observed that the second source supplies the additional current which increases from 3.1 A to 5.2 A. It is also seen that the bus voltage is regulated at 48 V. The experimental results to demonstrate that FBDC exhibits improved dynamic performance, for parameters designed using PSO, are given in Fig. 15. Here, the dynamic response of FBDC designed using RBD and PSO design is compared. For comparison purposes, the experimentally obtained data points, for both cases, are exported to Matlab for data handling. It can be seen in Fig. 15 (a) that although the bus voltage is regulated for both the design parameters, regulation time is quite less for PSO design as compared to RBD. Moreover, higher undershoot is observed for RBD design. This is because the loop gain bandwidth and phase margin for RBD design is less than that of PSO design. The dynamic response for the step decreases in bus current is shown in Fig. 15(b). Here, it is seen that although the converter, with RBD parameters, tries to regulate the bus voltage the response is not stable.

Fig. 16 shows the comparison of the dynamic response of the proposed FBDC with other dc-dc boost converters exhibiting continuous input and continuous output current. In this figure dynamic performance of CICO-1 [21], CICO-2 [23], and CICO [24] are compared with the proposed converter. The dynamic response is plotted for step-change in load current $I_{bus}$ from 2 A to 3.2 A. Here, it is observed that the proposed converter exhibits a better response with minimum undershoot as compared to other converters.

B. FBDC FOR DC BUS VOLTAGE REGULATION IN LVPGS

As described in previous sections, FBDC regulates the bus voltage, the load side converter regulates the load voltage, and the source converter ensures MPPT.
Depending upon the local weather conditions when the solar PV power is less than the load power; the source converter and FBDC get connected in parallel to supply the load. The 180 Wp solar panel is connected to provide power to an active load rated at 24 V, 30 W and variable passive load that varies between 30 to 190 W. As the power supplied by SPV and loads are intermittent, the FBDC regulates the dc bus voltage simultaneously supplying additional load demand. The solar panel power generation data at different insolation levels are given in Table-10. The screenshots of the solar array emulator interface software showing MPPT at different irradiance levels are shown in Fig. 17. The corresponding voltage, current, and power are also shown in the figures. In case, the battery is fully charged and the power generated by SPV and second power source is greater than the load demand then the source converter is controlled to operate at OFF MPPT point in-order to ensure power balance within the LVPDS.

Figure 18 shows the performance of LVPDS, when FBDC designed using RBD is connected as BRC. As the impedance $Z(s)_B$ of the FBDC overlaps with the impedance $Z(s)_{SL}$ of source and load converter sub-system interactions take place and affect the performance of the other interconnected converters, as shown in Fig. 10. The sub-system interaction causes low-frequency but high magnitude oscillations in the
SPV voltage, bus voltage, and input current of FBDC. These are shown in regions (i) and (ii) of Fig. 18. It is therefore inferred that the formation of up-down glitch with RBD parameters results in sub-system interactions which deteriorates the performance of LVPDS.

The experimental results for the coherent operation of converters in LVPDS are shown in Fig. 19 to 21. While carrying out the experiments, FBDC with parameters designed using PSO is used. The experimental results for variation in solar irradiation (S) from $S = 1000 \, \text{W/m}^2$ to $800 \, \text{W/m}^2$ are shown in Fig. 19 (a) where it is observed that even though the SPV power is reduced the power balance is maintained in the LVPDS. FBDC regulates the bus voltage while the load converter regulates the load voltage at 48 V and 24 V, respectively. In this case, a 190 W passive load is introduced for validating the operation of FBDC at higher irradiation levels. It is observed from Fig. 19 (b) that when the SPV generation is decreased from 180 W to 120 W, the input current drawn by FBDC is increased from 2.1 A to 4.5 A to compensate for the decrease in power and to maintain the power balance in the LVPDS. The experimental results for the coherent operation of the converters during low irradiations are shown in Fig. 20.

A 40 W passive load is connected to the bus. Fig. 20 (a) shows the effect of gradual variation in solar irradiation from $S = 600 \, \text{W/m}^2$ to $S = 200 \, \text{W/m}^2$. The source converter tracks the maximum power as it changes from $P_S = 76 \, \text{W}$ to $P_S = 30 \, \text{W}$ with SPV current ($I_S$) changed from 2.7 A to 1.1 A and SPV voltage regulated at $V_S = 28 \, \text{V}$. The load converter regulates load voltage at $V_{\text{Load}} = 24 \, \text{V}$ and FBDC regulates the bus voltage at $V_{\text{bus}} = 48 \, \text{V}$. Although, the slight steady-state error is observed in $V_{\text{bus}}$ but it is well within acceptable limits of low voltage dc grids.

### FIGURE 19. Dynamic response of LVPDS for higher irradiation levels.

### TABLE 10. Specifications of solar array emulator.

| Irradiation (W/m²) | $P_S$ (Watt) | $V_S$ (Volt) | $I_S$ (Amp) |
|-------------------|-------------|--------------|-------------|
| 1000              | 183         | 29.98        | 6.12        |
| 600               | 122         | 29.45        | 4.15        |
| 400               | 45.97       | 28.19        | 1.63        |
| 200               | 30.49       | 27.67        | 1.1         |
The experimental results for change in irradiation from $S = 400 \text{ W/m}^2$ to $S = 200 \text{ W/m}^2$ are shown in Fig. 20(b). During a decrease in solar irradiance, it is observed that the BRC converter regulates the bus voltage and compensates for additional load demand by an increase in its input current from 0.5 A to 2 A. Meanwhile, the load voltage is regulated at 24 V with a constant load current. The experimental results for the increase in load current from 0.5 A to 1 A at constant solar power are shown in Fig. 21. It is observed here that the FBDC input current increases from 1.2 A to 1.8 A. Here, it is seen that the bus voltage and the load voltage are regulated to their respective reference values while the battery current increases to meet the increased load demand.

VII. CONCLUSION
In this paper, a low component count fourth-order boost converter, which exhibits continuous input and output current, was proposed for bus voltage regulation of LVPDS. The small-signal analysis of the converter revealed the formation of an up-down glitch in the converter models. The impact of glitch was minimized by optimal selection of the values of energy storage elements. Also, it was demonstrated that the optimal parameter selection shifted the RHP zero to LHP simultaneously mitigating the impact of up-down glitch in the converter models. This not only improved the dynamic performance and stability of the FBDC but also minimized the sub-system interactions within the LVPDS. A generalized small-signal model of LVPDS was derived and used to analyze the effect of sub-system interactions arising due to interconnection of FBDC with other coherently operating converters in the LVPDS. It was shown, through frequency response analysis, that RBD design parameters resulted in sub-system interactions which was reflected in the form of sustained oscillations in the experimentally obtained time-domain results for standalone and coherent operation. The power management feature of the LVPDS was demonstrated experimentally wherein it was shown that FBDC regulates the dc bus voltage simultaneously supplying the extra load demand when the SPV generation decreases. The analytical predictions were found to be in close agreement with the experimental results.

APPENDIX
A. STATE, INPUT AND OUTPUT MATRICES FOR STATE-SPACE MODEL
The state $[A_k]$, input $[B_k]$, output $[E_k]$, and feed-through matrices $[F_k]$, for FBDC, are given in this appendix. The equations for obtaining the small-signal models in ‘s’ domain are also given.

$$A_1 = \begin{bmatrix} \frac{-R_p}{L_1} & 0 & -\frac{1}{L_1} & \frac{1}{L_1} \\ 0 & -\frac{r_{L2}}{L_2} & 0 & 0 \\ 1 & 0 & 0 & 0 \\ -\frac{1}{C_1} & 0 & 0 & 0 \end{bmatrix},$$

$$A_2 = \begin{bmatrix} \frac{-(r_{L1} + r_{C1})}{L_1} & 0 & -\frac{1}{L_1} & 0 \\ 0 & \frac{-(r_{L2} + r_{C2})}{L_2} & 0 & -\frac{1}{L_2} \\ 1 & 0 & 0 & 0 \\ 0 & \frac{1}{C_2} & 0 & 0 \end{bmatrix}\quad (A1)$$

| Table 11. Comparative analysis of the proposed converter with other state-of-the-art non-isolated higher-order boost dc-dc converters reported in literature. |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Source current  | Continuous      | Continuous      | Discontinuous   | Continuous      | Continuous      | Continuous      |
| Output current  | Discontinuous   | Discontinuous   | Continuous      | Continuous      | Continuous      | Continuous      |
| Nos. of switching devices | 5 | 5 | 3 | 5 | 5 | 3 | 2 |
| Nos. of inductors / capacitors | 2 | 5 | 2 | 2 | 1 | 2 | 2 |
| Coupled Inductors | No | Yes | No | No | No | No | No |
| Voltage Gain    | $\frac{1}{D(1-D)}$ | $\frac{1}{1 - K^1}$ | $\frac{1}{(1-D)}$ | $\frac{(2+D)}{(1-D)}$ | $\frac{(2-D)}{(2-2D)}$ | $\frac{(1+D)}{(1-D)}$ |
| $K^1 = \frac{N_3 + N_4}{N_3 - N_2}$ |
where $A = (A_1 D_1 + A_2 D_2), \Psi = (A_1 - A_2) X_{ss} + (B_1 - B_2) U$, $\Gamma = (E_1 - E_2) X_{ss} + (F_1 - F_2) U, B = (B_1 D_1 + B_2 D_2), X_{ss} = - (A_1 D_1 + A_2 D_2)^{-1}(B_1 D_1 + B_2 D_2) U X_{ss}$, and $U$ are the steady-state values of state variables and input, respectively while $R_P = r_{L1} + r_{L2} + r_C + r_{C2}$.

### B. CONTROLLABILITY AND OBSERVABILITY MATRIX

$$C = [C_1 \ C_2 \ C_3 \ C_4]$$  \hspace{1cm} \text{(A5)}$$

where

$$C_1 = \begin{bmatrix} -0.0775 \\ 0.1177 \\ -0.1875 \\ 0.2206 \end{bmatrix} \times 10^{15} \quad C_2 = \begin{bmatrix} -0.4704 \\ 0.8257 \\ -0.1028 \\ 0.4693 \end{bmatrix} \times 10^{26}$$

$$C_3 = \begin{bmatrix} -0.128 \\ 0.3217 \\ -0.019 \\ 0.0166 \end{bmatrix} \times 10^{38} \quad C_4 = \begin{bmatrix} 0.8498 \\ 0.1285 \\ -0.5719 \end{bmatrix} \times 10^{49}$$

$$O_I^1 = \begin{bmatrix} E_{11} \\ E_{11} A_1 \\ E_{11} A_1^{N-1} \end{bmatrix} \quad O_2^1 = \begin{bmatrix} E_{21} \\ E_{21} A_2 \\ E_{21} A_2^{N-1} \end{bmatrix}$$  \hspace{1cm} \text{(A6)}$$

The unobservable subspace of the system is defined as given by (16).

$$O_I^2 = O_I^1 \cap \left( e^{-A_1 D_1 T} O_2^1 \right)$$  \hspace{1cm} \text{(A7)}$$

$$O_I^1 = \begin{bmatrix} 0.2 \\ 1.92 e^3 \\ -0.07 e^3 \\ -0.75 e^3 \end{bmatrix},$$

$$O_I^2 = \begin{bmatrix} -1.021 \\ -1.041 \end{bmatrix},$$

The system is observable if $O_I^2 = 0$.

### REFERENCES

[1] P. A. Madduri, J. Poon, J. Rosa, M. Podolsky, E. A. Brewer, and S. R. Sanders, “Scalable DC microgrids for rural electrification in emerging regions,” *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 4, pp. 1195–1205, Dec. 2016.

[2] T. Dragičević, X. Lu, J. C. Vasquez, and J. M. Guerrero, “DC microgrids—Part I: A review of control strategies and stabilization techniques,” *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 4876–4891, Jul. 2016.

[3] M. Nasir, Z. Jin, H. A. Khan, N. A. Zafar, J. C. Vasquez, and J. M. Guerrero, “A decentralized control architecture applied to DC microgrid clusters for rural electrification in developing regions,” *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1773–1785, Feb. 2019.

[4] A. Kulshreshtha and A. R. Saxena, “Stability and interaction analysis of input voltage controlled converters for low voltage DC nanogrids,” in *Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst. (PEDES)*, Chennai, India, Dec. 2018, pp. 1–6.

[5] F. Bento and A. J. M. Cardoso, “Open-circuit fault diagnosis and fault tolerant operation of interleaved DC–DC boost converters for homes and offices,” *IEEE Trans. Ind. Appl.*, vol. 55, no. 5, pp. 4855–4864, Sep./Oct. 2019.

[6] T. Basso, “IEEE 1547 and 2030 standards for distributed energy resources interconnection and interoperability with the electricity grid,” *National Renew. Energy Lab., Golden, CO, USA, Tech. Rep. NREL/TP-5D00-63157*, Dec. 2014, pp. 1–22.

[7] Y. Gu, D. Zhang, and Z. Zhao, “Input/output current ripple cancellation and RHP zero elimination in a boost converter using an integrated magnetic technique,” *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 747–756, Feb. 2015.

[8] B. W. Williams, “DC-to-DC converters with continuous input and output power,” *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2307–2316, May 2013.

[9] B. W. Williams, “Generation and analysis of canonical switching cell DC-to-DC converters,” *IEEE Trans. Ind. Electron.*, vol. 61, no. 1, pp. 329–346, Jan. 2014.

[10] N. Rana, M. Kumar, A. Ghosh, and S. Banerjee, “A novel interleaved tri-state boost converter with lower ripple and improved dynamic response,” *IEEE Trans. Ind. Electron.*, vol. 65, no. 7, pp. 5456–5465, Jul. 2018.

[11] M. Veerachary and A. R. Saxena, “Optimized power stage design of low source current ripple fourth-order boost DC–DC converter: A PSO approach,” *IEEE Trans. Ind. Electron.*, vol. 62, no. 3, pp. 1491–1502, Mar. 2015.

[12] D. Kumar and A. R. Saxena, “Design and control of battery embedded fourth-order boost converter,” in *Proc. IEEE Int. Conf. Power Electron., Drive Energy Syst. (PEDES)*, Chennai, India, Dec. 2018, pp. 1–6.

[13] F. Mohammadzadeh Shahir, E. Babaei, and M. Farsadi, “Extended topology for a boost DC–DC converter,” *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2375–2384, Mar. 2019.

[14] L. S. Yang, T.-I. Liang, H.-C. Lee, and J.-F. Chen, “Novel high step-up DC–DC converter with coupled-inductor and voltage-doubler circuits,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4196–4206, Sep. 2011.

[15] V. Mummadi and B. K. Mohan, “Robust digital voltage-mode controller for fifth-order boost converter,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 263–277, Jan. 2011.

[16] M. Veerachary and P. Shaw, “Controller design and analysis for fifth-order boost converter,” *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 4894–4907, Sep. 2018.

[17] Y. Wang, Y. Qiu, Q. Bian, Y. Guan, and D. Xu, “A single switch quadratic boost high step up DC–DC converter,” *IEEE Trans. Ind. Electron.*, vol. 66, no. 6, pp. 4387–4397, Jun. 2019.

[18] X. Fang, X. Ding, S. Zhong, and Y. Tian, “Improved quasi-Y-source DC-DC converter for renewable energy,” *CPSS Trans. Power Electron. Appl.*, vol. 4, no. 2, pp. 164–170, Jan. 2020.

[19] S. U. Shin, S. W. Hong, H. M. Lee, and G. H. Cho, “High-efficiency hybrid dual-path step-up DC–DC converter with continuous output-current delivery for low output voltage ripple,” *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 6025–6038, Jun. 2020.

[20] K. I. Hwu and Y. T. Yau, “A KY boost converter,” *IEEE Trans. Power Electron.*, vol. 25, no. 11, pp. 2699–2703, Nov. 2010.

[21] M. Eydi, S. H. Hosseini, and R. Ghazii, “A new high gain DC-DC boost converter with continuous input and output currents,” in *Proc. 10th Int. Power Electron., Drive Syst. Technol. Conf. (PEDSTC)*, Shiraz, Iran, Feb. 2019, pp. 224–229.

[22] P. Shaw and M. Veerachary, “Positive output boost converter with low current stress on output capacitor,” in *Proc. IEEE Int. Conf. Power Electron., Smart Grid Renew. Energy (PESGRE)*, Cochin, India, Jan. 2020, pp. 1–6.

[23] C. Y. Chan, “Comparative study of current-mode controllers for a high-order boost DC–DC converter,” *IET Power Electron.*, vol. 7, no. 1, pp. 237–243, Jan. 2014.
ASHIMA KULSHRETHA was born in Gwalior, India, in 1989. She received the Bachelor of Engineering degree from Rajiv Gandhi Proudyogiki Vishwavidyalaya, Bhopal, in 2011, and the Master of Engineering degree from the Madhat Institute of Technology and Science, Gwalior, in 2015. She is currently pursuing the Ph.D. degree with the Department of Electrical and Electronics Engineering, National Institute of Technology, Gwalior, India. Her current research interests include dc-dc converter for the application of distributed power systems and their stability analysis and design.

ANMOL RATNA SAXENA (Senior Member, IEEE) was born in Sagar, India, in 1978. He received the Diploma in Engineering degree in electrical engineering from Government Polytechnic Newong, India, in 1997, the Bachelor of Engineering degree in electrical engineering from the Bhilai Institute of Technology, Durg, India, in 2000, the Master of Technology degree in electrical engineering from the Maulana Azad National Institute of Technology, Bhopal, India, in 2007, and the Ph.D. degree from the Indian Institute of Technology Delhi, India, in June 2014. From 2013 to 2014, he was an Assistant Professor with MITS Gwalior, India. Since December 2014, he has been with the Department of Electrical and Electronics Engineering, National Institute of Technology Delhi, India, where he is currently an Assistant Professor. His research interests include design of power electronic converters, dc-dc converters for point of load applications, digital control, modeling and robust control design of dc-dc converters, and application of power electronics to renewable power generation and electric vehicles.

MUMMADI VEERACHARY (Senior Member, IEEE) was born in Survail, India, in 1968. He received the Dr.Eng. degree in electrical engineering from the University of the Ryukyus, Nakagami, Okinawa, Japan, in 2002. Since July 2002, he has been with the Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, India, where he is currently a Professor. His research interests include power electronics and applications, design of power supplies, multi-input and modular multilevel converters for dc-grid, control theory application, and digital and intelligent control solutions for power supplies, pulsed power supply systems. He served as a Guest Editor for the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, FOR SPECIAL SECTIONS ON PHOTOVOLTAIC POWER PROCESSING SYSTEMS AND EFFICIENT AND RELIABLE PHOTOVOLTAIC SYSTEMS. He also served as a Guest Co-Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS FOR A SPECIAL SECTION ON POWER ELECTRONICS IN PHOTOVOLTAIC APPLICATIONS. He is currently serving as a Technical Editor for the IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS.