Abstract: As CMOS devices are scaled down to a nanoscale range, characteristic variability has become a critical issue for yield and performance control of gigascale integrated circuit manufacturing. Nanoscale in size, few monolayers thick, and less thermally stable high-k interfaces all together cause more significant surface roughness-induced local electric field fluctuation and thus leads to a large device characteristic variability. This paper presents a comprehensive study and detailed discussion on the gate leakage variabilities of nanoscale devices corresponding to the surface roughness effects. By taking the W/La$_2$O$_3$/Si structure as an example, capacitance and leakage current variabilities were found to increase pronouncedly for samples even with a very low-temperature thermal annealing at 300 $^\circ$C. These results can be explained consistently with the increase in surface roughness as a result of local oxidation at the La$_2$O$_3$/Si interface and the interface reactions at the W/La$_2$O$_3$ interface. The surface roughness effects are expected to be severe in future generations’ devices with even thinner gate dielectric film and smaller size of the devices.

Keywords: surface roughness; ultrathin film; nano CMOS; variability

1. Introduction

The continual downsizing process of CMOS devices has been slowed down in recent years due to difficulties encountered when approaching both physical and technological limits, which are believed to be of a couple of nanometers in feature size [1,2]. The technological limits can be split into two different categories. One group refers to the minimum achievable dimensions such as the fin width in a FinFET structure or the diameter of a silicon nanowire in a gate-all-around (GAA) structure. These limits are not only governed primarily by the available lithography techniques, but also by the gate dielectric thickness in the sense of equivalent oxide thickness (EOT), which is limited by the thin layer deposition techniques and by some other processing steps that may result in the EOT degradation [2]. However, as device gate length being scaled to a few nanometers and the gate dielectric thickness approaching the atomic scale, it is expected that the thickness fluctuation of the gate dielectric, the surface roughness on the fins in the FinFET structure or on the nanowire in the Gate-All-Around (GAA) structure, the gate dielectric/silicon interface and the gate dielectric/metal gate interface could become comparable to the gate dielectric thickness itself [3,4]. They are basically non-scalable, and it results in the second group of technological limits which are the process and device variabilities, and it becomes the most critical issue for the yield and performance control of gigascale integrated circuit manufacturing [3–5].

Thanks to the introduction of high-k materials, the physical thickness of the gate dielectric is now still maintained well above the atomic scale for the current nano CMOS technology [2]. When the EOT gate dielectric is further scaled down to a half nanometer range, the surface roughness fluctuation of this ultrathin film will become a serious issue.
and particular cares need to be taken in the process design and the device variability control [4,5]. This issue would become more severe because of further EOT scaling and the worsened interface by the post high-k processing steps. Although the state-of-the-art thin film deposition technology is able to control the thickness variation down to the atomic scale, the heterogeneous and less thermal stable natures of high-k material often make the silicon/high-k interface and metal gate/high-k interface much rougher than a thermal growth Si/SiO$_2$ interface [3]. It is well-known that one of the main causes of channel mobility degradation in the MOS structure is mainly due to the surface scattering of the rough interface. The MOS technology development has experienced continual mobility degradation along with device downsizing for decades [1]. The gate leakage current is now the second technological issue arising from the surface roughness [4,5].

2. Experimental Details

In this work, the La$_2$O$_3$ MOS capacitors were fabricated with the local oxidation of silicon (LOCOS) isolation structure. After the standard RCA cleaning processing, a 200 nm thick silicon oxide layer was thermally grown. The active device regions were defined with photolithograph and buffered hydrogen fluoric (HF) acid etching. Just before the sample being loaded into the multi-chamber high-k/metal gate deposition system, the wafer was further etched with a diluted HF solution for 5 min to remove the native chemical oxide. The La$_2$O$_3$ film with 5 nm thick was deposited by e-beam evaporation in an ultrahigh vacuum chamber. The sample was then transported within the multi-chamber system with the help of a robot arm to the magnetron sputtering chamber for tungsten film deposition. A tungsten layer of 3 nm thick was deposited which was further covered with a 50 nm thick oxygen-free TiN layer for best protection of the La$_2$O$_3$ film from moisture. The hygroscopic nature of La$_2$O$_3$ does not only significantly degrade its insulating property, but it also results in a significant increase in the surface roughness [6–9]. During high-k/metal gate processing steps, the wafers were not exposed to the ambient or had any direct contact with the operator. The possibility of contamination should have been greatly minimized. The electrodes were then patterned with a lithography process. The TEM pictures were taken with JEOL JEM-2011F with 200 kV and $C_s = 0.5$ mm. For electrical measurements, the samples were placed in a semi-automatic wafer probe with light and electromagnetic shielding. The current-voltage characteristics were measured with an Agilent B1500A Semiconductor Device Parameter Analyzer and the capacitance-voltage measurement was performed with an Agilent 4284A precision LCR meter.

3. Results and Discussion

3.1. Effects of Thermal Annealing on Interface Structure and Capacitance Value

Figure 1 shows some typical TEM pictures for as-deposited W/La$_2$O$_3$/Si stack and stacks subjected to different temperatures annealing for 30 min. The surface roughness of high-k gate dielectrics is governed by the processes involved before, during, and after the thin film deposition. In high-k/metal gate fabrication, for the state-of-the-art CMOS technology, excellent surface flatness can be obtained by using the ALD technique and the in situ metal film deposition [3]. However, it is difficult to maintain this near ideal surface. High-k metal oxides are more ionic and are less stable on silicon and in interaction with a gate electrode. Depending on the processing temperature, on the partial pressure of oxygen, several different chemical reactions and physical modifications (such as local crystallization) may take place at both interfaces and even in the bulk of the high-k layer [6–10]. Thermal annealing is thus an excellent processing step to testify the stability of the high-k film and its interfaces and to probe with the optimal process steps for device fabrication. In Figure 1a, it is noted for an as-deposited film that the La$_2$O$_3$/Si interface is sharp and it is also quite smooth. An earlier study based on the same fabrication process and parameters found that the interface roughness is 0.08 nm. The data were obtained based on Gaussian interface edge estimation on an aberration-corrected high-resolution TEM picture [9]. For the sample that underwent 300 °C annealing (see Figure 1b), no notable interface growth
was found. However, it could still be observed at some spots that the interface becomes rougher. The typical interface roughness value after 300 °C annealing is about 0.12 nm [9]. The rougher interface after 300 °C annealing can be attributed to the local oxidation of the silicon substrate [10]. For samples with annealing temperatures of 500 °C and 600 °C (see Figure 1c,d), significant growth of the interfacial silicate layer was found. When analyzed with aberration-corrected high-resolution TEM, it was observed rough surfaces at La$_2$O$_3$/Si interfaces after the thermal treatment at 300 °C. This change was attributed to the phase separation effects [9]. However, this observation can be also correlated to the local interface oxidation due to the trace amount of oxygen diffused from the tungsten electrode [3]. Wong later attributed this observation to the local interface oxidation due to the trace amount of oxygen diffused from the tungsten electrode [10]. The amorphous silicate layer formed by the oxygen diffusion, which is rather non-uniform, can make the interface rougher. Both W/La$_2$O$_3$ and La$_2$O$_3$/Si are much rougher because of non-uniform interface reactions for samples with thermal annealing. The low-k silicate layer governed the lowest achievable EOT. Hence, 300 °C annealing should be the higher annealing temperature for the La$_2$O$_3$/Si stack from the EOT point of view.

![Fig 1](image_url)

**Figure 1.** Transmission electron microscopy (TEM) picture of (a) as-deposited La$_2$O$_3$ film; (b) with 300 °C annealed, (c) 500 °C annealed and (d) 600 °C annealed sample. Samples with 500 °C and 600 °C annealing show significant growth in interface roughness and interface silicate layer.

To investigate the effective thickness and trap level of the samples, we conducted high-frequency (100 kHz) capacitance-voltage (C-V) measurements. Figure 2a depicts the bidirectional C-V characteristics for a $20 \times 20 \mu m^2$ capacitor annealed at different temperatures. For samples with as-deposited La$_2$O$_3$ film, the physical thickness is about 5 nm and the EOT value extracted from C-V measurement was 1.01 nm. Significant changes at different annealing temperatures are observed. Figure 2b plots the normalized peak capacitance value and hysteresis shift as a function of annealing temperature. The capacitance value in general decreases for higher annealing temperatures (>400 °C). It should be mainly due to the growth of the interface silicate layer. The large hysteresis of the bi-direction voltage scan in the as-deposited sample indicates a large amount of oxide traps. The almost zero hysteresis of bi-directional C-V scan and the reduction in border trap bounce in the transition region of the 500 °C and 600 °C annealed samples should also be due to the formation of interfacial SiO$_2$ which should have much better interface
properties than La$_2$O$_3$ and the removal of oxygen vacancies in La$_2$O$_3$. There was a slight increase in the capacitance value for the sample annealed at 300 °C and 400 °C. This result can be explained by the increases in interface surface roughness. The amorphous silicate layer formed by the rather non-uniform oxygen diffusion can make the interface rougher and the increases of thickness should be not significant at low temperatures [8–10]. For low-temperature annealing, both TEM and C-V results indicate that the interface layer growth is negligible. However, because of local oxidation in some spots due to the oxygen diffusion from the electrode, the interface becomes rougher. The increase in capacitance value for 300 °C annealed sample agrees with the surface roughness effect as proposed by Zhao et al. [11]. This conjecture is further supported by the anomalously large gate leakage current and its variabilities to be reported at the end of this section.

![Capacitance-Voltage Measurements](image)

**Figure 2.** (a) Bi-directional high-frequency capacitance-voltage measurements on W/La$_2$O$_3$/Si capacitors with different annealing temperatures after the La$_2$O$_3$ deposition; (b) plot of maximum capacitance and hysteresis of the C-V characteristics as a function of annealing temperature.

### 3.2. Interface Roughness Effects

In studying the metal/semiconductor contact, an anomalously large Schottky current was reported. A fundamental calculation revealed that the electron cloud near the metal surface depends on the flatness of the metal [12,13]. A comprehensive calculation from first principles indicated that the fluctuations of the electric field, measured as $\delta E/E_S$, can be approximated by [11]:

$$
\frac{\delta E}{E_S} = \Delta^2 \int_{0}^{k_c} \frac{(l_{cor}k)^2}{(1 + a(l_{cor}k))^{1+r}} dk
$$

where $E_s$ denotes the electric field resulted from a smooth surface, $\delta E$ is the increased electric field due to surface roughness; $k$ is related to surface wave vector, $\Delta$ the normalized roughness; $l_{cor}$ the normalized correlation length; $r$ the roughness exponent which is a measure of the degree of surface irregularity; $a$ is a proportional constant. The integral in (1) is the summation of the roughness spectrum approximated by the self-affine fractal model [11].

It can be noted that both $\Delta$ and $l_{cor}$ are scaled with respect to the film thickness $t_{dial}$. The roughness value ($r_s$) can range from few angstroms to several nanometers and might be negligible if it is much smaller than the film thickness ($t_{dial}$). However, when the film thickness is in a comparable range, the normalized roughness $\Delta \approx r_s/t_{dial}$ will be more significant. The second parameter governing the local field fluctuation is the normalized correlation length ($l_{cor}$), which is also inversely proportional to the film thickness, i.e.,
$l_{cor} = L_{cor}/L_{diel}$. This means that the thickness scaling would make both $\Delta$ and $l_{cor}$ and thus the electric field fluctuation larger. In short, both vertical and lateral scaling of the device to the nano-size, with device parameters close to the roughness value, will cause ever severe local electric field fluctuations. The definitions of some of the roughness parameters are illustrated in Figure 3.

\begin{equation}
\frac{\delta E}{E_S} \approx \frac{r_s^2}{\alpha L_{diel} L_{cor}}
\end{equation}

where $\alpha$ is an empirical constant governed by the irregularity of the roughness statistics.

Equation (2) reflects the major scaling issues arising from the surface roughness. For most cases, interface thickness and then surface roughness are not scalable parameters. For the same deposition technique, the $r_s$ value cannot be reduced for a thinner film. In contrast, when the film thickness approaching the atomic scale, the surface roughness would deteriorate. Thus, the electric field should be significantly enhanced as the $t_{diel}$ becomes thinner and $L_{cor}$ becomes smaller (in the case of smaller device size).

Instead of referring to a perfectly flat surface, we took the as-deposited film with roughness value, $r_{s0}$, as a reference, and assuming the post-deposition processed film has a roughness value of $r_{s1}$, then the change of electric field with reference to the as-deposited ones ($\delta E_{R0}$) can be expressed as

\begin{equation}
\frac{\delta E_{R1}}{\delta E_{R0}} = \frac{E_{R1} - E_S}{E_{R0} - E_S} = \left(\frac{r_{s1}}{r_{s0}}\right)^2
\end{equation}

Putting $r_{s0} = 0.08$ for as-deposited and $r_{s1} = 0.12$ for 300 °C annealed, it can be readily estimated that the actual local electric field in some 300 °C annealed sample can increase by 2.25 times with reference to the as-deposited ones.

For most of the current conduction mechanisms in insulators, such as Schottky emission, Fowler–Nordheim (FN) tunneling, and Poole–Frenkel (PF) emission, the current levels are exponential functions of the electric field [14]. Thus, the roughness-induced electric field fluctuations will entail a remarkable leakage current enhancement.

The impact of surface roughness on the electrical properties was realized decades ago in the metal-insulator-metal (MIM) structure as the lower interface (insulator on metal) is much rougher than the upper interface (metal on insulator). As a result, although the film is quite thick (>100 nm) and the size is quite large, obvious asymmetry forward and reverse currents were still observed [15,16]. This effect has now attracted more attention for the ultimate scale CMOS technology. By controlling the nitrogen concentration of the TiN gate electrode in a FinFET, it was found the workfunction of the gate electrode can
vary from 4.71–4.82 eV by conduction C-V measurement [17]. This change should be mostly due to surface termination and nitrogen vacancies. However, the first principle calculation showed that the workfunction variation is smaller than the experimental values. In addition, it was also found that channel mobility is smaller for a high amount of nitrogen incorporation in the gate TiN which should have a low amount of nitrogen vacancies [17]. These inconsistencies may partially arise from the different surface roughness and are worth a detailed investigation. As the device size is being pushed closer to the atomic scale, the variability issues related to the surface roughness could be the main constraint for further device downsizing. In the next section, we shall present a detailed investigation of the gate current characteristics related to the processing condition and surface roughness.

3.3. Leakage Current Characteristics

In this section, we are going to demonstrate the interface and surface roughness effects with comprehensive measurements of the electrical characteristics of W/La$_2$O$_3$/Si capacitors. Noting that yet the gate dielectric thickness and device size are far larger than the targeted CMOS technology nodes, significant variability issues were still observed because of the instability of the high-k/Si interface. It manifests the importance of this issue in nano CMOS devices.

To study the device characteristic variabilities, we measured the leakage current characteristics of W/La$_2$O$_3$/Si capacitors at 20 different locations evenly on the same wafer for each of the as-deposited and 300 °C annealed samples. Capacitors near the edge region were avoided. It was suggested that leakage current is mainly due to Poole–Frenkel emission via dielectric traps at low electric fields [3]. Figure 4a,b shows the PF plot for the as-deposited sample and a sample with 300 °C thermal annealing for 30 min.

![Figure 4. Poole–Frenkel plot of the current-voltage characteristic variability of W/La$_2$O$_3$/Si capacitors: (a) as-deposited; and (b) annealed at 300 °C for 30 min.](image)

As shown in Figure 4a, the characteristics, in general, can be plotted quite well with the PF plot and most of the curves are essentially coincident or with rather small variations. It further confirms that the as-deposited La$_2$O$_3$ should have much smaller variations in both thickness, roughness, and trap energy level. For samples annealed at 300 °C (see Figure 4b), large variations of current-voltage characteristics, in both current level and slope, are observed at different locations. The magnitudes of leakage current characteristics were increased by one to two orders of magnitude. In addition, some curves depart greatly from the PF relationship with magnitude several orders higher. Figure 5 compares the PF slope distribution for as-deposited and 300 °C annealing samples. The majority of PF
slope in a narrower range between 140 and 170 for the as-deposited sample. After 300 °C annealing, the PF slope extends to as low as 90. The large current and smaller PF slope can be partially attributed to the increased contributed contribution of Fowler–Nordheim (FN) conduction which will be discussed in detail in the latter part of this section. Other mechanisms can lead to the different behavior of PF conduction. Figure 5b illustrates the possible mechanisms giving rise to different PF slopes and current levels. Thermal annealing of high-k film usually results in the formation of a low-k interface layer. In some cases, the substrate silicon can even diffuse into the high-k layer and results in a smaller dielectric constant film and thus the smaller PF slopes (i.e., change of β to β’ in Figure 5b).

As confirmed with the TEM and XPS study [8], the 300 °C annealing is not enough to make this change. Hence, the smaller PF slope should not be due to this regime. The second mechanism can be the enhancement of the local electric field (i.e., δE in Figure 4b) due to the increased roughness. As estimated with (3), the local electric field can be enhanced by 2.25 times after 300 °C annealing. That makes the band bending/barrier of potential well lowering more significant (see the blue dashed curve on the right-hand side in Figure 5b). As a consequence, PF emission of shallow traps (with energy level denoted as Φs) is enhanced. In some cases, the thermally assisted tunneling can change into PF conduction because of the barrier lowering, and some deep traps with deep energy levels (Φd) can now contribute to the thermally assisted tunneling.

In Figure 6, we re-plot the abnormally large leakage current with the Fowler–Nordheim relationship \( J_{FN} = AE^2 \exp(-B/E) \) for the electric field in the range of 0.3 MV/cm to 1.1 MV/cm. In this field strength range, FN tunneling should not occur in our 4 nm thick La\(_2\)O\(_3\). The anomalous large current could not be explained with any other conduction mechanism for this situation. As the interface La\(_2\)O\(_3\)/silicon has a small conduction band offset and as the effective mass of electrons in the conduction band is reduced, it was estimated that the direct tunneling limit is just slightly below 5 nm [2]. Although the thermal annealing at 300 °C should not cause significant interface growth, this process is still able to make both the top and bottom interfaces rougher. Follow the same rationale as proposed, we can attribute it to the high local electric field due to surface roughness. Thus, at some spots of high roughness, the local field strength should be able to make the FN tunneling occur. Figure 6 illustrates the narrowing of the triangular barrier due to
the enhanced electric field. That makes the PF conduction in some cases evolve into FN tunneling and that is the reason for anomalously large leakage current for some locations. For these cases, the FN slope, $B = \frac{4\sqrt{2m_q\phi^{3/2}}}{3\pi\epsilon_0}$ [14], changes from $3.74$ to $7.95 \times 10^5$ V/cm because of the different roughness values.

Figure 6. (a) Leakage currents at some locations of 300 °C annealed sample were several orders of magnitude larger than other locations and these characteristics can be plotted well with the Fowler-Nordheim relationship. The FN slope changes from $3.74$ to $7.95 \times 10^5$ V/cm. (b) A possible mechanism for the leakage current enhancement involving local electric field enhancement due to surface roughness ($\delta E$). The barrier narrowing (blue dashed line) makes the FN tunneling possible (arrow with dotted line) and may convert the Poole–Frenkel conduction into FN tunneling (arrow with solid line).

The field strength modification due to surface roughness had been long realized [4,5]. It has always been ignored in the CMOS technological community as its effects were negligible because of the high uniformity of the thin film and excellent interface roughness control for the fabrication process [15,16]. Crystalline surfaces, such as metal films, are usually rougher because of the larger grain size and the uniformity limit of the employed evaporation or sputtering techniques. For this reason, the roughness effects were first observed in metal-insulator-metal (MIM) structures with larger sizes and much thicker films. Etching is another major cause for rough interfaces, due to the different etching rates of the target materials, non-uniform ion beams, and the energy distribution of ions in dry etching [17]. A typical dry-etched surface can have a roughness of several nanometers and a high value of roughness exponent [16]. Similar effects are expected to occur in other device structures and the processes involved in chemical or physical vapor deposition [18,19]. These processes have poor coverage and less film uniformity. The issue was not addressed as the film thickness and device size in most of the studies were quite large as compared to the roughness value. It is now a significant issue in the state-of-the-art nano CMOS technology [20,21]. It could also be a severe problem for the introduction of material with larger grain sizes [22] and 2D materials or in the devices based on 2D materials as the surface roughness value is even closer to the film thickness [23,24].

4. Conclusions

Although atomic-scale thin film deposition technique has been brought for the advanced fabrication process, the surface smoothness can readily be deteriorated because the reactions take place at the less thermal stability of high-k material and high-k interfaces. As the surface roughness is not a scalable parameter, it becomes more significant as the
gate dielectric film is scaled down to the subnanometer EOT range. The surface roughness would have a significant impact on the device characteristics. In this work, we have revealed the increases of capacitance and leakage current variabilities of W/La$_2$O$_3$/Si MOS capacitors subjected to low-temperature thermal annealing. These observations can be explained consistently with the increase in surface roughness due to interface reaction in the La$_2$O$_3$ film. The formation of local nanocrystallites which are easily recognized could also increase the surface roughness. Although this study only focuses on the I-V and C-V characteristics, it can be readily inferred that the thickness and local electric field fluctuations can lead to other parameter fluctuations such as surface potential, channel mobility, and low-frequency noise in the channel in addition to those effects on the gate. It is expected that similar consequences should occur in the other electronic devices when the surface roughness statistical parameters such as the relative roughness value, correlation length are comparable to the film thickness and device size.

**Author Contributions:** H.W. conceived the experiment, analyzed the data, developed the theories, and wrote the article. J.Z. performed the experiment, H.I. and K.K. conceived the experiment, provided and facility supports, discussed the results. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work is supported by project#9231249 of City University of Hong Kong, Hong Kong SAR, China.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Iwai, H.; Sze, S.M.; Taur, Y.; Wong, H.; MOSFETs. *Guide to State-of-the-Art Electron Devices*; Burghartz, J.N., Ed.; John Wiley & Sons: Chichester, UK, 2013; pp. 21–36.

2. Wong, H.; Iwai, H. On the scaling of subnanometer EOT gate dielectrics for ultimate nano CMOS technology. *Microelectron. Eng.* 2015, 138, 57–76. [CrossRef]

3. Wong, H. *Nano CMOS Gate Dielectric Engineering*; CRC Press: Boca Raton, FL, USA, 2012.

4. Markov, S.; Roy, S.; Asenov, A. Direct tunnelling gate leakage variability in nano-CMOS transistors. *IEEE Trans. Electron Devices* 2010, 57, 3106–3114. [CrossRef]

5. Lee, J.; Asenov, P.; Aldegunde, M.; Amoroso, S.M.; Brown, A.R.; Moroz, V. A worst-case analysis of trap-assisted tunneling leakage in DRAM using a machine learning approach. *IEEE Electron Device Lett.* 2021, 42, 156–159. [CrossRef]

6. Zhao, Y.; Toyama, M.; Kita, K.; Kyuno, K.; Toriumi, A. Moisture-absorption-induced permittivity deterioration and surface roughness enhancement of lanthanum oxide films on silicon. *Appl. Phys. Lett.* 2006, 88, 072904. [CrossRef]

7. Zhao, Y. Design of higher-k and more stable rare earth oxides as gate dielectrics for advanced CMOS devices. *Materials* 2012, 5, 1413–1438. [CrossRef]

8. Wong, H.; Zhou, J.; Zhang, J.; Jin, H.; Kakushima, K.; Iwai, H. The interfaces of lanthanum oxide-based subnanometer EOT gate dielectrics. *Nano. Res. Lett.* 2014, 9, 472. [CrossRef] [PubMed]

9. Inamoto, S.; Yamasaki, J.; Kakushima, K.; Iwai, H.; Tanaka, N. Annealing effects on a high-k lanthanum oxide film on Si (001) analyzed by aberration-corrected transmission electron microscopy/scanning transmission electron microscopy and electron energy loss spectroscopy. *J. Appl. Phys.* 2010, 107, 124510. [CrossRef]

10. Wong, H. Lanthana and its interface with silicon. In Proceedings of the 29th International Conference on Microelectronics—MIEL 2014, Nis, Serbia, 12–14 May 2014; pp. 35–41.

11. Zhao, Y.P.; Wang, G.C.; Lu, T.M.; Palasantzas, G.; de Hosson, J.T.M. Surface-roughness effect on capacitance and leakage current of an insulating film. *Phys. Rev. B* 1999, 60, 9157–9164. [CrossRef]

12. Smoluchowski, R. Anisotropy of the electronic work function of metals. *Phys. Rev.* 1941, 60, 661–674. [CrossRef]

13. Alikamitani, N.; Conwell, E.W.; Wagner, J.F.; Conley, J.F.; Evans, D.R.; Chin, M.; Kilpatrick, S.J.; Dubey, M. Impact of electrode roughness on metal-insulator-metal tunnel diodes with atomic layer deposited Al$_2$O$_3$ tunnel barriers. *J. Vac. Sci. Technol. A* 2012, 30, 01A113. [CrossRef]

14. Yang, B.L.; Lai, P.T.; Wong, H. Conduction mechanisms in MOS gate dielectric films. *Microelectron. Reliab.* 2004, 44, 709–718. [CrossRef]

15. Du, L.; Wong, H.; Dong, S.; Lau, W.S.; Filip, V. AFM study on the surface morphologies of TiN films prepared by magnetron sputtering and Al$_2$O$_3$ films prepared by atomic layer deposition. *Vacuum* 2018, 153, 139–144. [CrossRef]
16. Yu, D.Q.; Lau, W.S.; Wong, H.; Feng, X.; Dong, S.; Pey, K.L. The variation of the leakage current characteristics of W/Ta$_2$O$_5$/W MIM capacitors with the thickness of the bottom W electrode. *Microelectron. Reliab.* **2016**, *61*, 95–98. [CrossRef]

17. Liu, Y.; Kijima, S.; Sugimata, E.; Masahara, M.; Endo, K.; Matsukawa, T. Investigation of the TiN gate electrode with tunable work function and its application for FinFET fabrication. *IEEE Trans. Nanotechnol.* **2006**, *5*, 723–730. [CrossRef]

18. Gogolides, E.; Boukouras, C.; Kokkoris, G.; Brani, O.; Tserepi, A.; Constantoudis, V. Si etching in high-density SF$_6$ plasmas for microfabrication: Surface roughness formation. *Microelectron. Eng.* **2004**, *73–74*, 312–318. [CrossRef]

19. Meakin, P. The growth of rough surfaces and interfaces. *Phys. Rep.* **1993**, *235*, 189–289. [CrossRef]

20. Yeh, M.; Luo, G.; Hou, F.; Sung, P.; Wang, C.; Su, C.; Wu, C.-T.; Huang, Y.; Hong, T.; Chen, B.; et al. Ge FinFET CMOS inverters with improved channel surface roughness by using in-situ ALD digital O$_3$ treatment. *IEEE J. Electron Devices Soc.* **2018**, *6*, 1232–1237. [CrossRef]

21. Zheng, P.Y.; Zhou, T.; Engler, B.J.; Chawla, J.S.; Hull, R.; Gall, D. Surface roughness dependence of the electrical resistivity of W(001) layers. *J. Appl. Phys.* **2017**, *122*, 095304. [CrossRef]

22. Milano, G.; Luebben, M.; Laurenti, M.; Porro, S.; Bejtka, K.; Bianco, S.; Breuer, U.; Boarino, L.; Valov, I.; Ricciardi, C. Ionic modulation of electrical conductivity of ZnO due to ambient moisture. *Adv. Mater. Interfaces* **2019**, *6*, 1900803. [CrossRef]

23. Cho, D.-H.; Wang, L.; Kim, J.-S.; Lee, G.H.; Kim, E.S.; Lee, S.; Lee, S.Y.; Hone, J.; Lee, C. Effect of surface morphology on friction of graphene on various substrates. *Nanoscale* **2013**, *5*, 3063–3069. [CrossRef]

24. Elinski, M.B.; Liu, Z.; Spear, J.C.; Batteas, J.D. 2D or not 2D? The impact of nanoscale roughness and substrate interactions on the tribological properties of graphene and MoS$_2$. *J. Phys. D Appl. Phys.* **2017**, *50*, 103003. [CrossRef]