Effect of Pulse Current and Pre-annealing on Thermal Extrusion of Cu in Through-Silicon via (TSV)

Youjung Kim1, Sanghyun Jin2, Kimoon Park3, Jinhyun Lee4, Jae-Hong Lim4* and Bongyoung Yoo1,2,3*

1 Department of Materials Science and Chemical Engineering, Hanyang University, Ansan, South Korea, 2 Department of Material Engineering, Hanyang University, Ansan, South Korea, 3 Department of Advanced Material Science Engineering, Hanyang University, Ansan, South Korea, 4 Department of Materials Science and Engineering, Gachon University, Seongnam-Si, South Korea

Thermal stress induced by annealing the Cu filling of through-silicon vias (TSVs) requires further investigation as it can inhibit the performance of semiconductor devices. This study reports the filling behavior of TSVs prepared using direct current and pulse current Cu electrodeposition with and without pre-annealing. The thermal extrusion of Cu inside the TSVs was studied by observing the extrusion behavior after annealing and the changes in grain orientation using scanning electron microscopy and electron backscatter diffraction. The bottom-up filling ratio achieved by the direct current approach decreased because the current was used both to fill the TSV and to grow bump defects on the top surface of the wafer. In contrast, pulse current electrodeposition yielded an improved TSV bottom-up filling ratio and no bump defects, which is attributable to strong suppression and thin diffusion layer. Moreover, Cu deposited with a pulse current exhibited lesser thermal extrusion, which was attributed to the formation of nanotwins and a change in the grain orientation from random to (101). Based on the results, thermal extrusion of the total area of the TSVs could be obtained by pulse current electrodeposition with pre-annealing.

Keywords: through-silicon-via (TSV), pulse current, pre-annealing, thermal extrusion, seed layer

INTRODUCTION

The through-silicon via (TSV) is an important technology for connecting dies in 3D interconnects to overcome the physical and economic limitations associated with wiring and enhance the performance of semiconductor devices (Beica et al., 2008; Motoyoshi, 2009; Cao et al., 2013; Pan et al., 2018). In general, Cu with its high electrical conductivity is used to fill TSVs by deposition methods, such as chemical vapor deposition, physical vapor deposition, and electrodeposition. Among these, electrodeposition is a simple and efficient approach for the cost-effective production of void-free fillings (El-Giar et al., 2000).

After TSV filling, Cu is typically subjected to high-temperature processes such as annealing to stabilize its microstructure (Yang et al., 2011). However, annealing induces thermal stress, which can cause reliability problems such as degraded device performance in keep-out zone and thermal extrusion of Cu (De Wolf et al., 2011; Heryanto et al., 2012; Ryu et al., 2012; Guo et al., 2013). A keep-out zone, or keep-away zone, is an area where the transistor is affected by thermal stress from the mismatched coefficients of thermal
expansion between Si (2.3 ppm/°C) and Cu (16.7 ppm/°C); this stress can decrease the carrier mobility and device performance (Selvanayagam et al., 2009; De Wolf et al., 2011; Farooq et al., 2011; Heryanto et al., 2012; Ryu et al., 2012). Cu extruded from the surface of the Si wafer by annealing can destroy the insulating layer or interconnection layer. The stress distribution of a TSV affects the size and performance of the chip because the TSV is larger than the transistor (Chen et al., 2012). In addition, when a TSV, which connects chips and chips, is arranged in multiple arrays, the higher TSV density can cause greater effects from thermal stress during annealing. Therefore, as the dimensions of TSVs continue to decrease, TSV thermal stress becomes a more important issue.

Nanotwins, which can be formed with a pulse current, change the microstructure of Cu and enhance its mechanical properties (Liao et al., 2013; Seo et al., 2014). Lu et al. succeeded in forming nanotwin Cu using a pulse current with a high current density at a low temperature (Lu et al., 2004). Xu et al. formed nanotwin Cu thin films using a pulse current and measured the stress of Cu using an in situ measurement system; they found that the nanotwin structure formed due to stress changes induced by repeated pulse on-time and off-time cycles (Xu et al., 2007, 2009). These previous studies reported the relationship between nanotwins and enhanced mechanical properties of Cu thin films. However, there have been no studies on the properties of Cu inside TSVs fabricated by pulse current electrodeposition. In addition, Jing et al. performed a reliability assessment of Cu extrusions in TSVs with controlled annealing conditions including pre-chemical-mechanical polishing (CMP) (Jing et al., 2015). The effect of pre-CMP was also studied by De Wolf et al. who showed that the pre-CMP time and temperature after sintering reduced the Cu extrusion (De Wolf et al., 2011). Jing et al. also measured silicon stress and Cu extrusion with different annealing temperatures and pre-annealing by simulation and micro-Raman microscopy (Jing et al., 2014). However, the effect of both electrodeposition conditions and the employment of a pre-annealing process on the crystal structure and mechanical process of Cu in TSVs has not yet been reported.

Chen et al. investigated the effects of small grain size on reducing extrusion and suggested higher current density, higher additive concentration, and optimized annealing temperature ramp rate could control grain size and reduce extrusion (Chen et al., 2016, 2017). The microstructure of grain size was also observed by An et al., who proposed diffusion creep rate model of TSV-Cu (An et al., 2018). The creep deformation caused Cu extrusion through the diffusion of grain boundaries. In addition, Si anisotropy and Cu plasticity on interface cracking has been found to affect extrusion (Dai et al., 2019).

High mechanical strength and electrochemical behaviors are essential characteristics for Cu in TSV to improve the performance of devices. In this study, a nanotwin structure was formed by pulse current to enhance the properties of electrodeposited Cu. In addition, the influence of plating and annealing conditions on the crystal and mechanical properties of Cu in TSVs and changes in the thermal extrusion behaviors were investigated. TSVs were filled with Cu by direct current and pulse current electrodeposition for different processing times as well as with and without pre-annealing. The mechanical properties, morphologies, and thermal extrusion behaviors were measured experimentally, and via filling mechanisms for direct and pulse current deposition were proposed.

## MATERIALS AND METHODS

The electrolytes for Cu TSV filling were prepared by dissolving 1 M CuSO$_4$ (Yakuri Pure Chemicals, 99.5%, Japan) and 1.9 mM HCl (Daejung Chemicals & Metals, 60%, Korea) in deionized water. The pH of the electrolytes was adjusted to 0.5 using H$_2$SO$_4$ (Junsei Chemical, 95%, Japan). For void-free TSV filling, 100 ppm of suppressor (CuSupH-1, Hangaram Chemistry Co., Korea) was added. All of the Cu filling experiments were conducted without agitation in a 100-mL electrochemical cell with a typical three-electrode system consisting of a Pt-coated Ti plate and Ag/AgCl electrode (Thermo Fisher Scientific, USA) as the counter and reference electrode, respectively. A via-patterned Si wafer with an aspect ratio of 12 (diameter: 5 µm, depth: 60 µm) and SiO$_2$/Ta barrier layer/Cu seed layer were utilized as the working electrode. The Cu TSV filling was performed with direct current and pulse current deposition at current densities of 1, 3, 5, and 10 mA/cm$^2$ at room temperature using a potentiostat/galvanostat (Princeton Applied Research, VersaSTAT4, AMETEK, Inc., USA) after a diffusion time of 60 s. The filling shapes of the direct current and pulse current are shown in Figures 1A,B. The pulse current comprised various factors, such as peak current density ($i_{peak}$), on-time ($t_{on}$), and off-time ($t_{off}$). The average current density ($i_{avg}$) of the pulse current was calculated by the following equation:

$$i_{avg} = \frac{i_{peak} \times t_{on}}{t_{on} + t_{off}}.$$  (1)

In our previous study, the high peak current density and short on-time of the pulse current were optimized with a high frequency of the pulse current. For pulse current deposition, the average current density was controlled by the off-time, and the peak current and on-time were fixed at 450 mA/cm$^2$ and 2 µs, respectively.

After the Cu filling, the samples were molded with epoxy resin and polished using a polishing machine (SSAUL BESTECH, P362, Korea) to analyze the filling behavior in the TSVs. The cross-sections of the Cu-filled TSVs were observed using optical microscopy (Hirox, KH-7700, Japan). In addition, the Cu films electrodeposited with both direct current and pulse current on nonpattern wafers with a Ti layer were used for tensile stress–strain testing. The Cu film of 10 µm was electrodeposited with an applied current time of 226 min. The tensile strength of the deposited Cu was measured by a universal testing machine (UTM, INSTRON, model 3343, USA).

To investigate the effects of Cu thermal extrusion in the TSV, the TSVs were fully filled and mechanically polished to expose the top surface of the via using a polishing machine. Figure 2 shows

---

**Abbreviations:** TSV, through-silicon via; EBSD, electron backscatter diffraction; pre-CMP, pre-chemical–mechanical polishing.
the experimental procedure. The prepared samples were pre-annealed and annealed at 420°C for 60 and 20 min, respectively, using rapid thermal annealing under an N2 atmosphere after TSV filling. The ramp-up and ramp-down rate were set as 84°C/min and 7°C/min, respectively. The distributions of Cu grain orientation angles in the TSVs depending on current type (direct or pulse) and the use of pre-annealing were observed by electron backscatter diffraction (EBSD, TESCAN, MIRA3) after top polishing. Annealing was performed after top polishing under an atmosphere of 95% Ar and 5% H2 to prevent oxidation. The thermally extruded top surfaces of the TSVs were observed by field emission scanning electron microscopy (FE-SEM, TESCAN, model MIRA3) for the selected current types (direct and pulse) and with and without pre-annealing.

RESULTS AND DISCUSSION

TSV Filling Using Pulse Current

The cross-sectional optical images of Cu-filled TSVs deposited for duration of 10 min with direct and pulse currents are shown in Figure 3. In pulse current electrodeposition, the on-time and frequency are critical factors for TSV filling. The effect of on-time on TSV filling was investigated in our previous study (Jin et al., 2013). In that study, on-time and frequency affected the coulombic current density and dissolution rate, and the fastest void-free bottom-up filling was achieved with an on-time of 2 µs. Therefore, for pulse current electrodeposition, the peak current density and on-time were fixed at 450 mA/cm² and 2 µs, respectively. The TSV filling ratio using a direct current decreased with increasing average current density because of the current lost to the additional growth of bump defects on the surface (Supplementary Figure 1). The filling ratio was calculated as the height of the filled Cu relative to the depth of the TSV. Electrodeposition using direct and pulse currents had the highest filling ratios without bump defects at 1 and 3 mA/cm², respectively (number of bump defects shown in Supplementary Figure 1). During direct current electrodeposition, the suppressor on the top surface of the wafer desorbed, and thus bump defects formed in the suppressor desorbed region. Bottom-up filling did not begin with 5 or 10 mA/cm² because many bump defects formed. In contrast, the suppressor is re-supplied during the off-time using a pulse current. Therefore, the filling ratio for pulse current electrodeposition was higher than that of direct current deposition because the top surface of the wafer was strongly suppressed and thus the current was only used for TSV filling instead of defect formation. However, the supply of suppressor in the TSV was not sufficient for deposition above an average current density of 5 mA/cm² due to the short off-time. In addition, the suppressor easily desorbed from the sidewall of the TSV under very high current densities using pulse current electrodeposition, resulting in a pinch-off effect at the sidewall and a void because of the much higher current density and lower suppressor concentration (Song et al., 2012; Wheeler et al., 2013; Yang et al., 2013; Wang et al., 2016, 2018; Xiao et al., 2017).
Cross-sectional images and bottom-up filling ratios until filling completion acquired with the best defect-free conditions (1 and 3 mA/cm² for direct and pulse currents, respectively) for each deposition time are shown in Figure 4, with the results for direct current electrodeposition in Figure 4A. The initial filling using direct current electrodeposition reached completion in less than 200 s, and the filling ratio linearly increased because the current was effectively used for TSV filling. In addition, the linear slope of the filling ratio with respect to deposition time from the start might indicate a constant thickness of the diffusion layer of cupric ions and a sufficient ion supply. However, it may be difficult for the cupric ions to diffuse into the via for a TSV with a high-aspect ratio (Gambino et al., 2015; Lee and Chen, 2018).

In addition, as shown in Figure 4B, the bottom-up filling ratio using pulse current electrodeposition was lower than that using a direct current at the initial stage due to re-adsorption of the suppressor during the off-time. The adsorbed suppressor could interrupt the initial bottom-up filling; the bottom-up filling then began after the breakdown of the suppressor on the bottom of the via (Wheeler et al., 2013; Yang et al., 2013). However, the slope of the pulse current filling ratio with respect to deposition time becomes linear and steeper than that of the direct current from 200 s onward, indicating a shorter diffusion layer and higher filling ratio. The diffusion layer using a pulse current was reduced because of the supply of cupric ions provided during the off-time (Chandrasekar and Pushpavanam, 2008).

The proposed TSV filling mechanisms for direct current and pulse current electrodeposition are shown in Figure 5. The concentrations of cupric ions and suppressor decrease gradually toward the bottom of the via before electrodeposition. Figure 5A shows the filling mechanism using a direct current. The suppressor at the bottom of the TSV easily desorbs by breaking down, and the TSV filling begins from the bottom when the current is initially applied. The filling ratio remains constant over time because of the sufficient diffusion of cupric ions to the
FIGURE 5 | Schematic of suppressor and ion concentration for TSV filling and filling mechanisms with a (A) direct current and (B) pulse current ($\delta$ is the diffusion layer; the thickness of $C_{supp}$ indicates the suppressor concentration).

FIGURE 6 | Tensile stress–strain curves of samples electrodeposited with a direct current and a pulse current.

TSV. However, the suppressor on the wafer surface also desorbs, resulting in bump defects and thus a lower filling ratio. However, the sufficient supply of cupric ions and suppressor using pulse current electrodeposition results in a shorter diffusion layer of cupric ions and increased adsorption of the suppressor, as shown in Figure 5B. Therefore, bottom-up filling does not begin by adsorption of the suppressor on the via bottom. Instead, TSV filling starts after desorption of the suppressor on the bottom of the TSV with a higher filling ratio due to the short diffusion layer. In addition, unlike direct current deposition, pulse current deposition does not form bump defects on the surface because the suppressor is re-adsorbed during the off-time. In other words, the high filling ratio using pulse current deposition was attributed to the shorter diffusion layer and lack of bump defect formation.

**Mechanical Properties Using Pulse Current**

In addition to increasing the TSV filling ratio, pulse current deposition also forms a nanotwin structure. In our previous work, a high density of nanoscale twins was observed under pulse current conditions (Jin et al., 2013). In addition, the thermal extrusion behavior, which is related to mechanical strength, decreased with nanotwin structures. Lu et al. similarly concluded that nanotwins could increase mechanical strength (Lu et al., 2004). Therefore, stress–strain curves were measured to investigate the mechanical strength of Cu plated with direct and pulse currents. Figure 6 shows the stress–strain curves of samples electrodeposited with a direct current and a pulse current with an. Stress–strain curves consist of elastic and plastic regions (Sharir et al., 2008). In the elastic region, which has a linear slope before the yield strength, only elastic (reversible) deformation occurs, whereas non-reversible (permanent) deformation begins to occur in the plastic region located between the yield strength and fracture point. Therefore, the yield strength can indicate the maximum allowable strength before plastic deformation occurs (Yonenaga, 2005). The 0.2% offset strength, which is defined as the stress that results in a strain of 0.2%, was measured for engineering evaluation instead of yield strength (Albrecht et al., 2017). The Cu formed by a direct current had a 0.2% offset strength of 186 MPa, which resulted in plastic deformation at a low strain energy, while the Cu formed by a pulse current had a higher 0.2% offset strength of 372 MPa, allowing it to deform elastically without plastic deformation.
Thermal Extrusion of TSV Using Pulse Current and Pre-annealing

The thermal extrusion behaviors and EBSD analysis of TSVs prepared with direct current and pulse current plating are illustrated in Figure 7A. The thermal extrusion behavior was observed after annealing at 420°C for 20 min in an N₂ gas atmosphere. The Cu electrodeposited using direct current inside the TSV was severely expanded after annealing, which is attributed to plastic deformation from thermal stress exceeding the yield strength (Heryanto et al., 2012). In contrast, thermal extrusion occurred to a lesser extent in the Cu deposited with a pulse current, which is attributed to the Cu nanotwins allowing only for elastic deformation during annealing. However, the Cu at the edge of the TSV severely expanded even with the use of a pulse current. The proportion of the extruded area among the total TSV area for each direct current and pulse current condition was 71.9 and 47.7%, respectively. EBSD analysis was used to investigate the grain orientation before thermal extrusion. The Cu plated with a direct current had a random orientation, resulting in thermal extrusion throughout, whereas the Cu plated with a pulse current had a (101) orientation except at the TSV edge, resulting in more thermal extrusion at the edge. Thermal extrusion seems to be affected by not only nanotwins but also preferred orientation. The random crystal orientation at the edge might be attributable to the Cu seed layer formed by physical vapor deposition. Thus, further methods such as an additional annealing process are necessary to improve the crystal orientation and minimize thermal extrusion. The thermal extrusion behaviors and EBSD analysis of TSVs prepared with a direct current and pulse current after an additional pre-annealing treatment are shown in Figure 7B. Pre-annealing was carried out at 420°C for 60 min in an N₂ gas atmosphere. After pre-annealing, the proportion of the extruded area among the total TSV decreased from 71.9 to 47.0% under the direct current condition and from 47.7 to 23.7% under the pulse current condition. The pre-annealing also changed the grain orientation at the center of the Cu plated by a direct current to the (101) orientation and grain orientation at the edge of the Cu plated by...
a pulse current to the (101) orientation as determined by EBSD. **Supplementary Figure 2** shows that the dominant preferred orientation of both the direct current and pulse current Cu samples was further improved toward the (101) orientation after pre-annealing. Therefore, it is important to note that controlling the density of nanotwin boundaries and the grain orientation could improve the mechanical properties of TSVs and reduce the extent of thermal extrusion.

**CONCLUSIONS**

The filling behaviors and thermal extrusion of the high-aspect ratio Cu in TSV using pulse current with pre-annealing were much improved. In summary, The pulse current plating formed less bump defect on the surface, which indicates low current loss high filling efficiency than direct current one because the cupric ion and suppressor were supplied during off-time. In addition, mechanical properties of Cu electrodeposited using pulse current were improved. The tensile strength of Cu electrodeposited with pulse current was 425 MPa, which was higher than one of direct current (206 MPa). The higher tensile strength and more (101) preferred orientation of Cu using pulse current much reduced thermal extrusion.

**DATA AVAILABILITY STATEMENT**

The original contributions presented in the study are included in the corresponding author/s.

**REFERENCES**

Albrecht, J., Weissbach, M., Auersperg, J., and Rzepka, S. (2017). “Method for assessing the delamination risk in BEOl stacks around copper TSV applying nanoindentation and finite element simulation,” in 2017 IEEE 19th Electronics Packaging Technology Conference (EPTC) (Singapore: IEEE), 1–6.  
An, T., Qin, F., Chen, S., and Chen, P. (2018). The effect of the diffusion creep behavior on the TSV-Cu protrusion morphology during annealing. *J. Mater. Sci. Mater. Electron.* 29, 16305–16316. doi: 10.1007/s10854-018-9720-x  
Beica, R., Sharbono, C., and Ritzdorf, T. (2008). “Through silicon via copper electrodeposition for 3D integration,” in 2008 58th Electronic Components and Technology Conference (Lake Buena Vista, FL), 577–583.  
Cao, H., Hang, T., Ling, H., and Li, M. (2013). Behaviors of chloride ions in methanesulfonic acid bath for copper electrodeposition of through-silicon-via. *J. Electrochem. Soc.* 160, D146–D149. doi: 10.1149/2.052304jes  
Chandrasekar, M. S., and Pushpavanam, M. (2008). Pulse and pulse reverse plating—conceptual, advantages and applications. *Electrochem. Acta* 53, 3313–3322. doi: 10.1016/j.electacta.2007.11.054  
Chen, S., An, T., Qin, F., and Chen, P. (2017). Microstructure evolution and protrusion of electroplated Cu-filled through-silicon via subjected to thermal cyclic loading. *J. Electron. Mater.* 46, 5916–5932. doi: 10.1007/s11664-017-5577-7  
Chen, S., Qin, F., An, T., Chen, P., Xie, B., and Shi, X. (2016). Protrusion of electroplated copper filled in through silicon vias during annealing process. *Microelectron. Reliab.* 63, 183–193. doi: 10.1016/j.microrel.2016.04.005  
Chen, S., Thijis, S., Linten, D., Scholz, M., Hellings, G., and Groeseneken, G. (2012). “ESD protection devices placed inside keep-out zone (KÖZ) of through silicon via (TSV) in 3D stacked integrated circuits,” in Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2012, (Tucson, AZ), 1–8.  
Dai, Y., Zhang, M., Qin, F., Chen, P., and An, T. (2019). Effect of silicon anisotropy on interfacial fracture for three dimensional through-silicon-via (TSV) under thermal loading. *Eng. Fract. Mech.* 209, 274–300. doi: 10.1016/j.engfracmech.2019.01.030  
De Wolf, I., Croes, K., Varela Pedreira, O., Labie, R., Redolfi, A., Van De Peer, M., et al. (2011). Cu pumping in TSV: effect of pre-CMP thermal budget. *Microelectron. Reliab.* 51, 1856–1859. doi: 10.1016/j.microrel.2011.06.003  
El-Giar, E. M., Said, R. A., Bridges, G. E., and Thomson, D. J. (2000). Localized electrochemical deposition of copper microstructures. *J. Electrochem. Soc.* 147:586. doi: 10.1149/1.1393237  
Farooq, M. G., Graves-Abe, T. L., Landers, W. F., Kothandaraman, C., Himmel, B. A., Andry, P. S., et al. (2011). “3D copper TSV integration, testing and reliability,” in 2011 *International Electron Devices Meeting* (Washington, DC: IEEE).  
Gamblin, J. P., Adderley, S. A., and Knickerbocker, J. U. (2015). An overview of through-silicon-via technology and manufacturing challenges. *Microelectron. Eng.* 135, 73–106. doi: 10.1016/j.mee.2014.10.019  
Guo, W., Moroz, V., Van der Plas, G., Choi, M., Redolfi, A., Smith, L., et al. (2013). “Copper through silicon via induced keep out zone for 10nm node bulk FinFET CMOS technology,” in 2013 *IEEE International Electron Devices Meeting* (Washington, DC: IEEE).  
Heryanto, A., Putra, W. N., Trigg, A., Gao, S., Kwon, W. S., Che, F. X., et al. (2012). Effect of copper TSV annealing on via protrusion for TSV wafer fabrication. *J. Electrochem. Mater.* 41, 2533–2542. doi: 10.1007/s11664-012-2117-3  
Jin, S., Wang, G., and Yoo, B. (2013). Through-silicon-via (TSV) filling by electrodeposition of Cu with pulse current at ultra-short duty cycle. *J. Electrochem. Soc.* 160, D3300–D3305. doi: 10.1149/2.0503.12jes  

**AUTHOR CONTRIBUTIONS**

The concept for this study was designed by BY, SJ, and J-HL. BY and SJ designed the experiment. YK, SJ, and JL performed experiments on electrodeposition and KP helped in stress test. SJ and YK performed experiments on EBSD and analyzed EBSD data. All authors helped to write the manuscript.

**FUNDING**

This study was supported by the MOTIE (Ministry of Trade, Industry, & Energy (Grant No. 10067804) and KSRC (Korea Semiconductor Research Consortium) support program for the development of the future semiconductor device, Basic Science Research Program (Grant No. 2015R1A5A1037548) and the Global Frontier Hybrid Interface Materials (GFHIM) project (Grant No. 2013M3A6B1078870) through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, ICT & Future Planning and the Technology Innovation Program (20005011, Development of Materials and Process Technology for highly luminance micro display with 2000 PPI resolution) funded by the Ministry of Trade, Industry, & Energy (MOTIE, Korea).

**SUPPLEMENTARY MATERIAL**

The Supplementary Material for this article can be found online at: [https://www.frontiersin.org/articles/10.3389/fchem.2020.00771/full#supplementary-material](https://www.frontiersin.org/articles/10.3389/fchem.2020.00771/full#supplementary-material)
Jing, X., He, H., Ji, L., Xu, C., Xue, K., Su, M., et al. (2014). “Effect of thermal annealing on TSV Cu protrusion and local stress,” in 2014 IEEE 64th Electronic Components and Technology Conference (ECTC) (Lake Buena Vista, FL: IEEE), 1116–1121.

Jing, X., Lee, U., Xu, C., Niu, Z., Hao, H., Bae, J., et al. (2015). “Effect of pre-CMP annealing on TSV pumping in thermal budget and reliability test,” in 2015 IEEE 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits (Hsinchu: IEEE), 45–47.

Lee, H., and Chen, C.-M. (2018). Impurity effects in electroplated-copper solder joints. Metals 8:388. doi: 10.3390/met8060388

Liao, C.-N., Lu, Y.-C., and Xu, D. (2013). Modulation of crystallographic texture and twinning structure of Cu nanowires by electrodeposition. J. Electrochem. Soc. 160, D207–D211. doi: 10.1149/2.046306jes

Lu, L., Shen, Y., Chen, X., Qian, L., and Lu, K. (2004). Ultrahigh strength and high electrical conductivity in copper. Science. 304, 422–426. doi: 10.1126/science.1092905

Motoyoshi, M. (2009). Through-silicon via (TSV). P. IEEE 97, 43–48. doi: 10.1109/IJPROC.2008.2007462

Pan, H., Zhang, Y., Li, M., and Gao, L. (2018). “Effect of pretreatment on copper filling of high aspect ratio through-silicon via (TSV),” in 2018 19th International Conference on Electronic Packaging Technology (ICEPT) (Shanghai: IEEE), 672–675. doi: 10.1109/ICEPT.2018.8480652

Ryu, S., Lu, K., Jiang, T., Im, J., Huang, R., and Ho, P.S. (2012). Effect of thermal stresses on carrier mobility and keep-out zone around-through-silicon vias for 3-D integration. IEEE Trans. Device and Mater. Reliab. 12, 255–262. doi: 10.1109/TDMR.2012.2194784

Selvanayagam, C. S., Lau, J. H., Zhang, X., Seah, S. K. W., Vaidyanathan, K., and Chai, T. C. (2009). Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps. IEEE Trans. Adv. Packag. 32, 720–728. doi: 10.1109/TADVP.2009.2021661

Seo, S., Jin, S., Wang, G., and Yoo, B. (2014). The effect of copper dissolution in acidic electrolyte on the formation of nanotwin in pulse electrodeposited copper. J. Electrochem. Soc. 161, D425–D428. doi: 10.1149/2.03214 09jes

Sharir, A., Barak, M. M., and Shahar, R. (2008). Whole bone mechanics and mechanical testing. Vet. J. 177, 8–17. doi: 10.1016/j.tvjl.2007.09.012

Song, C., Wu, H., Jing, X., Dai, F., Yu, D., and Wan, L. (2012). “Numerical simulation and experimental verification of copper plating with different additives for through silicon vias,” in 2012 4th Electronic System-Integration Technology Conference (IEEE), 1–6. doi: 10.1109/ESTC.2012.65 42054

Wang, F., Zhao, Z., Nie, N., Wang, F., and Zhu, W. (2018). Effect of via depth on the TSV filling process for different current densities. J. Micromech. Microeng. 28:045004. doi: 10.1088/1361-6439/aaa40

Wang, Y., Zhu, W., Li, X., and Wang, F. (2016). Parameters analysis of TSV filling models of distinct chemical behaviours of additives. Electrochim. Acta 221, 70–79. doi: 10.1016/j.electacta.2016.09.144

Wheeler, D., Moffat, T. P., and Josell, D. (2013). Spatial-temporal modeling of extreme bottom-up filling of through-silicon-vias. J. Electrochem. Soc. 160, D3260–D3265. doi: 10.1149/2.040312jes

Xiao, H., He, H., Ren, X., Zeng, P., and Wang, F. (2017). Numerical modeling and experimental verification of copper electrodeposition for through silicon via (TSV) with additives. Microelectron. Eng. 170, 54–58. doi: 10.1016/j.meets.2016.12.030

Xu, D., Kwan, W. L., Chen, K., Zhang, X., Ozolins, V., and Tu, K. N. (2007). Nanotwin formation in copper thin films by stress/strain relaxation in pulse electrodeposition. Appl. Phys. Lett. 91:254105. doi: 10.1063/1.2825412

Xu, D., Sriram, V., Ozolins, V., Yang, J.-M., Tu, K. N., Stafford, G. R., et al. (2009). In situ measurements of stress evolution for nanotwin formation during pulse electrodeposition of copper. J. Appl. Phys. 105:023521. doi: 10.1063/1.3068191

Yang, C. C., Witt, C., Wang, P. C., Edelstein, D., and Rosenberg, R. (2011). Stress control during thermal annealing of copper interconnects. Appl. Phys. Lett. 98:051911. doi: 10.1063/1.3551627

Yang, L., Radisic, A., Deconinck, J., and Vereecken, P. M. (2013). Modeling the bottom-up filling of through-silicon vias through suppressor adsorption/desorption mechanism. J. Electrochem. Soc. 160, D3051–D3056. doi: 10.1149/2.010312jes

Yonenaga, I. (2005). Hardness, yield strength, and dislocation velocity in elemental and compound semiconductors. Mater. Trans. 46, 1979–1985. doi: 10.2320/matertrans.46.1979

Conflict of Interest: The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

Copyright © 2020 Kim, Jin, Park, Lee, Lim and Yoo. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner(s) are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.