A forming-free ReRAM cell with low operating voltage

Binbin Yang1, Nuo Xu2, Cheng Li3, Chenglong Huang1, Desheng Ma1, Jiahao Liu1, Daniel Arumí3, and Liang Fang1, a)

Abstract The unwanted electro-forming process is unavoidable for the practical application of most resistive random access memory (ReRAM) devices, which is always being one of the obstacles for the massive commercialization of this novel electronic device. In this letter, a forming-free Pt/Ti/(TiO$_{2-x}$/Ta$_2$O$_5$/Pt based ReRAM device is demonstrated with an additional feature of the low operation voltage. The fitting result of the measured I-V curves reveals that resistive switching of the fabricated device is conducted by the electrons trapping/de-trapping process in deep-level electron traps of the TiO$_{2-x}$ layer, which is formed through the spontaneous “oxygen grabbing” reaction in the interface of Ti and Ta$_2$O$_5$ during the film deposition. The plentiful oxygen vacancy defects and the thin resistive switching zone (TiO$_{2-x}$) ensure the forming-free and low operating voltage characteristics. Using “oxygen grabbing” to pre-produce abundant electron trapping centers for the resistive switching provides a simple way for the fabrication of the forming-free ReRAM device with low operating voltage, aiming to the high-density and low-power memory applications.

Keywords: ReRAM, resistive switching, forming-free, low operation voltage

Classification: Electron devices, circuits and modules (silicon, compound semiconductor, organic and novel materials)

1. Introduction

In the coming era of the Internet of Things (IoT) and big data, as the most promising successor of the next-generation nonvolatile memory [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15], ReRAM still meets some practical problems that need to be solved. First, in most cases, an electro-forming process is a prerequisite for the repeatable resistive switching, in which a large voltage is applied to the pristine insulating ReRAM device to generate sufficient oxygen vacancy defects or metal ions to construct a conducting path [1]. However, this electro-forming step is generally accompanied with some undesired side effects [16], such as device variations and failures, and would undoubtedly increase the complexity of the peripheral circuit. Second, most of this kind of filament-conducted resistive switching could not meet the low power consumption requirements [16, 17, 18, 19, 20], which is concerned in the IoT or mobile application scenarios.

In this study, a forming-free ReRAM device with the simple structure of Pt/Ti/(TiO$_{2-x}$/Ta$_2$O$_5$/Pt is achieved by several conventional film deposition processes. The TiO$_{2-x}$ is formed by the interface reaction between the top electrode (TE, Ti) and the oxide layer (Ta$_2$O$_5$) during the deposition process, acting as the switching zone in the resistive switching process. The electrical measurement results of the device manifest the typical resistive switching behavior, which is ascribed to the electrons trapping/de-trapping process in the deep-level trap sites. And the space-charge-limited current (SCLC) mechanism [21] takes control of the conduction in high resistance state (HRS) and low resistance state (LRS), evidenced by the I-V curves fitting result. Moreover, as plenty of electron trap centers are pre-generated in the thin switching zone (TiO$_{2-x}$) during the interface reaction, the fabricated ReRAM device is forming-free and can be switched under low voltages, holding great potential in low power applications.

2. Experimental

Fig. 1 shows the top view optical microscope image of the fabricated device, with the device structure schematic as an inset. First, the SiO$_2$ substrate was sequentially cleaned by the acetone, isopropyl alcohol, and deionized (DI) water in an ultrasonic oscillator. Then, the films were deposited on the chemically cleaned SiO$_2$ substrate through electron beam evaporation in a vacuum chamber with the pressure of 1.5 × 10$^{-6}$ Pa, having a stacking sequence of 10-nm Ti (the adhesion layer), 40-nm Pt (the bottom electrode, BE), 80-nm Ta$_2$O$_5$ (the oxide layer), 40-nm Ti (TE) and 10-nm Pt (the protection layer). A copper grid shadow mask with the arrayed opening window of 200 μm × 200 μm was used to shape the device during the deposition of the TE and protec-

DOI: 10.1587/elex.17.20200343
Received October 13, 2020
Accepted October 26, 2020
Publicized November 10, 2020
Copyedited November 25, 2020

Copyright © 2020 The Institute of Electronics, Information and Communication Engineers
tion layer. A TiO$_{2-x}$ layer was formed between the Ta$_2$O$_5$ and Ti by the spontaneous "oxygen grabbing" reaction during the deposition process, as shown in the inset of Fig. 1. The detailed mechanism will be explained later. The optical microscopy image of the device was obtained by an Optical Microscope (Nikon ECLIPSE LV150NL) in 100X. And, a semiconductor characterization system (Keithley 4200 SCS) combined with a probe station was utilized to the electrical measurement of the ReRAM cell at room temperature, during which a bias voltage was applied to the TE and the BE was grounded.

3. Results and discussion

Fig. 2(a) reflects the bipolar resistive switching behavior of the fabricated ReRAM device by showing the DC voltage sweep results of the first 10 cycles in the semi-log scale. The voltage is swept in a sequence of 0→1.5 V→0→1.0 V→0 with the step of 0.02 V and compliant current of 1 mA. The set switching, in which the resistance of the device is changed from LRS to HRS, happens in negative voltage direction whereas the reset switching, in which the resistance is changed from HRS to LRS, occurs in positive voltage direction. A more detailed resistive switching behavior analysis of this ReRAM cell could be found in our previous work [22].

![Fig. 2](image-url)

(a) Resistive switching behavior with forming-free performance. (b) Distribution of switching voltages from 150 continuous DC sweeps.

Notably, the first cycle has a smaller set voltage (near 0.5 V) than the following cycles, which evidences that the fabricated ReRAM device is free from the electro-forming step. Fig. 2(b) shows the distribution of the switching voltages from 150 continuous DC sweep cycles. Most of the switching voltages are below 1.0 V (in the form of absolute value), showing the low operating voltage attribute (0.76 and -0.69 V are the average values of Vset and Vreset, respectively). The switching voltages of recently reported representative material systems showing forming-free resistive switching characteristics are summarized in Table I [16, 17, 18, 19, 20, 23, 24, 25, 26]. The device in this article achieves the forming-free and superiorly low operating voltage characteristics without using any special processes, such as solution-process and ions implantation, which equips the device with a great advantage in terms of the CMOS-compatibility. All of these attributes facilitate its application in the low-power consumption memory with a simple peripheral circuit.

The I-V curves fitting is conducted to help to understand the resistive switching and conductive mechanism of the fabricated ReRAM device, as shown in Fig. 3. The fitting result shows that the carrier transports in both HRS and LRS follow the SCLC model, which has three different conductive stages with the increase of the applied voltage: (1) $I \propto V$; (2) $I \propto V^n$ (1<n<2); (3) $I \propto V^{n+2}$ [21]. Moreover, it reveals the existence of substantial deep-level electron traps in the matrix of the device. Emptying of these traps contributes to the HRS of the device, whereas their filled states lead to the LRS. The electron traps come from the film deposition process in the electron-beam evaporation system with high reaction temperature. When depositing the TE (Ti) on to the oxide layer (Ta$_2$O$_5$) in the high-temperature chamber, the active metal titanium automatically reacts with the oxygen atoms from the Ta$_2$O$_5$ layer, which conducts to form a thin TiO$_{2-x}$ layer with a high concentration of oxygen vacancies in the interface of Ti and Ta$_2$O$_5$. These oxygen vacancy defects occupy the deep energy levels (from ~ 0.8 eV to ~ 1 eV) in the bandgap and act as the electron trap centers to trap/de-trap electrons during the resistive switching process [12, 27]. Although this chemical reaction also leaves abundant oxygen vacancies in the oxide layer, these defects occupy shallower energy levels (from ~ 0.25 eV to ~ 0.57 eV) and trend to construct a conductive filament acting as a virtual electrode [28, 29, 30]. Therefore, resistive switching only happens in the thin TiO$_{2-x}$ layer in this study, as shown in Fig. 4. Furthermore, compared with the previously reported resistive switching behavior in the tantalum oxide with similar electrode systems [31, 32], none of them claiming any forming-free attribute, we could conclude that the spontaneously formed thin TiO$_{2-x}$ switching zone is re-
sponsible for the forming-free operation in our device.

During the fabrication process, this automatic “oxygen grabbing” process pre-produces sufficient oxygen vacancy defects in the switching zone (TiO$_2$-x) for the successful switching events, so an initial electro-forming step is not required for the workable ReRAM cell in this work. During the first switching cycle, the reset operation releases many trapped electrons, which results in a higher HRS (than the pristine state). Therefore, the subsequent switches require a larger set voltage than the first cycle. This can be concluded by the smaller current of the following cycles in the near-zero voltage region (0 to 0.3 V) in HRS (See Fig. 2(a)). Besides, the thin switching zone could also account for the characteristic of low operating voltage.

4. Conclusion

In summary, a forming-free Pt/Ti/(TiO$_2$-x)/Ta$_2$O$_5$/Pt-based ReRAM cell with low switching voltages is achieved in this study. The disappearance of the bothersome electro-forming step is ascribed to the presence of substantial deep-level electron-traps pre-produced by the spontaneous “oxygen grabbing” reaction in the active metal/oxide interface during the film deposition process. The $I$-$V$ curves fitting result demonstrates that the electron trapping/de-trapping process governs the switching between the HRS and LRS. The thin resistive switching zone results in the forming-free and the low operation voltage attributes, making the device have great potential in some high-density and low-power consumption memory applications. The adopted “oxygen grabbing” method does not need any special process or improvement in the fabrication process, providing a simple way for achieving the forming-free and low switching voltage ReRAM device.

Acknowledgments

This work is supported in part by the HJJ (Grant No. 2017ZX01028-103-002), National Key Research and Development Program of China (Grant No. 2018YFB1003304), National Natural Science Foundation of China (Grant No. 61832007) and the research foundation from NUDT under Grant ZK20-02.

References

[1] R. Waser, et al.: “Redox-based resistive switching memories-nanoionic mechanisms, prospects, and challenges,” Adv. Mater. 21 (2009) 2632 (DOI: 10.1002/adma.200900375).
[2] C.S. Hwang: “Prospective of semiconductor memory devices: from memory system to materials,” Adv. Electron. Mater. 1 (2015) 1400056 (DOI: 10.1002/adem.201400056).
[3] L. Chua: “Memristor: the missing circuit element,” IEEE Trans. Circuit Theory 18 (1971) 507 (DOI: 10.1109/TCT.1971.1083337).
[4] D.B. Strukov, et al.: “The missing memristor found,” Nature 453 (2008) 80 (DOI: 10.1038/nature06932).
[5] R. Waser and M. Aono: “Nanoionics-based resistive switching memories,” Nanoscience and Technology: A Collection of Reviews from Nature Journals 1 (2010) 158 (DOI: 10.1142/9789814287005_0016).
[6] M. Prezioso, et al.: “Training and operation of an integrated neuromorphic network based on metal-oxide memristors,” Nature 521 (2015) 61 (DOI: 10.1038/nature14441).
[7] E.R. Zhou, et al.: “Memristive spiking neural networks trained with unsupervised STDP,” Electronics 7 (2018) 396 (DOI: 10.3390/ electronics7120296).
[8] L. Liu, et al.: “Designing high-performance storage in HfO$_2$/BiFeO$_3$ memristor for artificial synapse applications,” Adv. Electron. Mater. 6 (2020) 1901012 (DOI: 10.1002/aelm.201901012).
[9] N. Xu, et al.: “Fully functional logic-in-memory operations based on a reconfigurable finite-state machine using a single memristor,” Adv. Electron. Mater. 4 (2018) 1800189 (DOI: 10.1002/aelm.201800189).
[10] N. Xu, et al.: “Time-efficient stateful dual-bit-memristor logic,” physica status solidi (RRL)-Rapid Research Letters 13 (2019) 1900033 (DOI: 10.1002/pssr.201900033).
[11] E.R. Zhou, et al.: “An improved memristor model for brain-inspired computing,” Chinese Phys. B 26 (2017) 118502 (DOI: 10.1088/1674-1056/26/11/118502).
[12] S. Jia, et al.: “Ultrahigh drive current and large selectivity in GeS selector,” Nat. Commun. 11 (2020) 4636 (DOI: 10.1038/s41467-020-18382-2).
[13] X. Zhu, et al.: “Perceiving stateful logic on memristor memory,” IEEE Trans. Circuits Syst. II, Exp. Briefs 60 (2013) 682 (DOI: 01109/TCSI2013.2378387).
[14] J. Zhou, et al.: “A memristor-based architecture combining memory and image processing,” Sci. China Inf. Sci. 57 (2014) 1 (DOI: 10.1007/s11432-013-0847-7).
[15] T. Liu, et al.: “A 130.7mm$^2$ 2-layer 32Gb ReRAM memory device in 24nm technology,” ISSCC Dig. Tech. Papers (2013) 210 (DOI: 10.1109/ISSCC.2013.6487703).
[16] Z. Wang, et al.: “Electroforming-free artificial synapses based on proton conduction in α-Mod$_3$O$_5$ films,” Adv. Electron. Mater. 6 (2020) 1901290 (DOI: 10.1002/aelm.201901290).
[17] S. Kumar and C. Rath: “Oxygen vacancy mediated stabilization of cubic phase at room temperature and resistive switching effect in Sm- and Dy-Doped HfO$_2$ thin film,” physica status solidi (a) 217 (2020) 1900756 (DOI: 10.1002/pssa.201900756).
[18] Y. Sun, et al.: “Hybrid channel induced forming-free performance in nanocrystalline-St/He-α-Sn$_2$H$_3$ resistive switching memory,” Nanotechnology 30 (2019) 365701 (DOI: 10.1088/1361-6525/ab2507).
[19] X. Zhang, et al.: “Forming-free performance of a-Sn$_2$H$_3$-based resistive switching memory obtained by oxygen plasma treatment,” Nanotechnology 29 (2018) 245701 (DOI: 10.1088/1361-6525/aab9e1).
[20] Q. Luo, et al.: “Self-rectifying and forming-free resistive-switching device for embedded memory application,” IEEE Electron Device Lett. 39 (2018) 664 (DOI: 10.1109/LED.2018.2821162).
[21] K.C. Kao, et al.: Electrical Transport in Solids (Pergamon Press, Oxford, 1981) 1st ed. 150.
[22] B.B. Yang, et al.: “A method of generating random bits by using an electronic bipolar memristor,” Chinese Phys. B 29 (2020) 048505 (DOI: 10.1088/1674-1056/ab7760).
[23] Y.L. Hsieh, et al.: “Solution-processed black phosphorus nanoflakes for integrating nonvolatile resistive random access memory and the mechanism unveiled,” Nanotechnology 30 (2019) 445702 (DOI: 10.1088/1361-6525/aab760).
[24] Y.F. Qi, *et al.*: “Enhanced resistive switching performance of aluminum oxide dielectric with a low temperature solution-processed method,” Solid-State Electronics 158 (2019) 28 (DOI: 10.1016/j.sse.2019.05.007).

[25] X. Wang, *et al.*: “Improved resistive switching characteristics of atomic layer deposited Al_{2}O_{3}/La_{2}O_{3}/Al_{2}O_{3} multi-stacked films with Al⁺ implantation,” J Mater. Sci.: Mater. Electron 30 (2019) 12577 (DOI: 10.1007/s10854-019-01618-0).

[26] Y. Abbas, *et al.*: “Tailored nanoplateau and nanochannel structures using solution-processed rutile TiO₂ thin films for complementary and bipolar switching characteristics,” Nanoscale 11 (2019) 13815 (DOI: 10.1039/C9NR03465J).

[27] K.M. Kim, *et al.*: “A detailed understanding of the electronic bipolar resistance switching behavior in Pt/TiO₂/Pt structure,” Nanotechnology 22 (2011) 254010 (DOI: 10.1088/0957-4484/22/25/254010).

[28] X.M. Wu, *et al.*: “Dielectric constant dependence of Poole-Frenkel potential in tantalum oxide thin films,” Mater. Chem. Phys. 38 (1994) 297 (DOI: 10.1016/0254-0584(94)90205-4).

[29] A. Prakash, *et al.*: “Improvement of uniformity of resistive switching parameters by selecting the electroformation polarity in IrO₂/TaOₓ/WOₓ/W structure,” Jpn. J. Appl. Phys. 51 (2012) 04DD06 (DOI: 10.1143/JJAP.51.04DD06).

[30] C. Chen, *et al.*: “Oxygen migration induced resistive switching effect and its thermal stability in W/TaOₓ/Pt structure,” Appl. Phys. Lett. 100 (2012) 253509 (DOI: 10.1063/1.4730601).

[31] M. Terai, *et al.*: “Resistance controllability of Ta₂O₅/TiO₂ stack ReRAM for low-voltage and multilevel operation,” IEEE Electron Device Lett. 31 (2010) 204 (DOI: 10.1109/LED.2009.2039021).

[32] Z. Wei, *et al.*: “Highly reliable TaOₓ ReRAM and direct evidence of redox reaction mechanism,” IEEE International Electron Devices Meeting Papers (2008) 1 (DOI: 10.1109/IEDM.2008.4796676).