Compact and Programmable yet High-Performance SoC Architecture for Cryptographic Pairings

Milad Bahadori and Kimmo Järvinen
University of Helsinki, Department of Computer Science, Helsinki, Finland
{milad.bahadori, kimmo.u.jarvinen}@helsinki.fi

Abstract—Cryptographic pairings are important primitives for many advanced cryptosystems. Efficient computation of pairings requires the use of several layers of algorithms as well as optimizations in different algorithm and implementation levels. This makes implementing cryptographic pairings a difficult task, particularly in hardware. Many existing hardware implementations fix the parameters of the pairing to improve efficiency but this significantly limits the generality and practicality of the solution. In this paper, we present a compact and programmable yet high-performance architecture for programmable system-on-chip platforms designed for efficient computation of different cryptographic pairings. We demonstrate with real hardware that this architecture can compute optimal ate pairings on a Barreto-Naehrig curve with 126-bit security in 2.18 ms in a Xilinx Zynq-7020 device and occupies only about 3200 slices, 36 DSPs, and 18 BRAMs. We also show that the architecture can support different types of pairings via microcode updates and can be implemented on other reprogrammable devices with very minor modifications.

Index Terms—Cryptographic pairing, system-on-chip, HW/SW codesign, FPGA, optimal Ate pairing, Barreto-Naehrig curves.

I. INTRODUCTION

In cryptology, bilinear pairings were first used for cryptanalysis [1] but have been later used in building various advanced cryptosystems, such as tripartite key exchange [2], identity-based encryption [3], short signatures [4], attribute-based encryption [5], [6], searchable encryption [7], functional encryption [8], [9], etc. This has created a need for efficiently computable cryptographic pairings and resulted in significant amounts of research in improving efficiency of pairings on both algorithm and implementation levels. On the theoretical side, notable research results include various types of pairing algorithms (e.g., Tate [10]–[12], R-ate [13], ate [14], R-ate [15], and optimal ate [16] pairings) and pairing-friendly elliptic curves (in particular, Barreto-Naehrig (BN) curves [17]).

On the implementation side, efficient implementations have been presented both in software [18]–[22] and hardware [23]–[37], the latter including both Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs). Pairings are very complicated operations including multiple layers of algorithms (e.g., [22] utilizes 31 algorithms to compute an optimal ate pairing) and efficient pairing computations require careful choices of parameters and algorithmic tricks. Consequently, their implementation is notoriously difficult and laborious, especially in hardware.

While software provides natural flexibility and allows support for multiple pairings as well as easily updating pairing algorithms, hardware is significantly more rigid. Although fixing parameters leads to a more efficient implementation, it may come with a significant penalty in practical feasibility because it reduces flexibility regarding types of pairings and curves and hinders the adaptation of new algorithms. In theory, flexibility could be provided with reprogrammable hardware but, in practice, it may be hard because pairings are complicated algorithms and designing separate implementations for all pairing types and parameter sets would be a daunting task. Hence, there is a clear need for flexible high-performance implementations that can be used for efficiently computing different cryptographic pairings. Typically, pairings are only a part of a cryptosystem and also other operations must be supported by an implementation in order to realize the cryptosystem (e.g., identity-based encryption, searchable encryption, or functional encryption schemes). Hence, an implementation of pairings should be compact and achieve a good speed-area tradeoff.

Hardware/Software (HW/SW) codesign paradigm is suitable for pairing computations and their use in larger cryptosystems because complicated control flows can be implemented in software while still receiving the benefits of hardware acceleration effectively with efficient yet compact accelerator cores. This is particularly due to the fact that complicated state machines required for controlling complex pairing computations are easy and efficient to implement in software whereas they incur significant area overheads in hardware. A HW/SW codesign is also scalable in the sense that it can be extended with additional cores for parallel pairings and/or other operations needed by the cryptosystem. In this paper, we will focus on programmable System-on-Chip (SoC) platforms (e.g., Xilinx Zynq SoCs) that realize the HW/SW codesign paradigm with hardwired processors (typically ARM cores) and reprogrammable hardware (i.e., FPGAs).

To keep the discussion concise and clear, we focus particularly on optimal ate pairings [16] over BN curves [17] and the specific parameters used by Beuchat et al in [22]. Nevertheless, we emphasize that the implementation is generic and can be used for implementing various pairings on different curves.

In this paper, we provide the following contributions:

• We describe a compact programmable SoC architecture for cryptographic pairings that achieves high performance and very good speed-area tradeoff. The architecture is optimized for the resources of modern reprogrammable SoCs such as DSPs, BlockRAMs, and hard ARM cores.

Abstract—Cryptographic pairings are important primitives for many advanced cryptosystems. Efficient computation of pairings requires the use of several layers of algorithms as well as optimizations in different algorithm and implementation levels. This makes implementing cryptographic pairings a difficult task, particularly in hardware. Many existing hardware implementations fix the parameters of the pairing to improve efficiency but this significantly limits the generality and practicality of the solution. In this paper, we present a compact and programmable yet high-performance architecture for programmable system-on-chip platforms designed for efficient computation of different cryptographic pairings. We demonstrate with real hardware that this architecture can compute optimal ate pairings on a Barreto-Naehrig curve with 126-bit security in 2.18 ms in a Xilinx Zynq-7020 device and occupies only about 3200 slices, 36 DSPs, and 18 BRAMs. We also show that the architecture can support different types of pairings via microcode updates and can be implemented on other reprogrammable devices with very minor modifications.

Index Terms—Cryptographic pairing, system-on-chip, HW/SW codesign, FPGA, optimal Ate pairing, Barreto-Naehrig curves.

I. INTRODUCTION

In cryptology, bilinear pairings were first used for cryptanalysis [1] but have been later used in building various advanced cryptosystems, such as tripartite key exchange [2], identity-based encryption [3], short signatures [4], attribute-based encryption [5], [6], searchable encryption [7], functional encryption [8], [9], etc. This has created a need for efficiently computable cryptographic pairings and resulted in significant amounts of research in improving efficiency of pairings on both algorithm and implementation levels. On the theoretical side, notable research results include various types of pairing algorithms (e.g., Tate [10]–[12], R-ate [13], ate [14], R-ate [15], and optimal ate [16] pairings) and pairing-friendly elliptic curves (in particular, Barreto-Naehrig (BN) curves [17]).

On the implementation side, efficient implementations have been presented both in software [18]–[22] and hardware [23]–[37], the latter including both Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs). Pairings are very complicated operations including multiple layers of algorithms (e.g., [22] utilizes 31 algorithms to compute an optimal ate pairing) and efficient pairing computations require careful choices of parameters and algorithmic tricks. Consequently, their implementation is notoriously difficult and laborious, especially in hardware.

While software provides natural flexibility and allows support for multiple pairings as well as easily updating pairing algorithms, hardware is significantly more rigid. Although fixing parameters leads to a more efficient implementation, it may come with a significant penalty in practical feasibility because it reduces flexibility regarding types of pairings and curves and hinders the adaptation of new algorithms. In theory, flexibility could be provided with reprogrammable hardware but, in practice, it may be hard because pairings are complicated algorithms and designing separate implementations for all pairing types and parameter sets would be a daunting task. Hence, there is a clear need for flexible high-performance implementations that can be used for efficiently computing different cryptographic pairings. Typically, pairings are only a part of a cryptosystem and also other operations must be supported by an implementation in order to realize the cryptosystem (e.g., identity-based encryption, searchable encryption, or functional encryption schemes). Hence, an implementation of pairings should be compact and achieve a good speed-area tradeoff.

Hardware/Software (HW/SW) codesign paradigm is suitable for pairing computations and their use in larger cryptosystems because complicated control flows can be implemented in software while still receiving the benefits of hardware acceleration effectively with efficient yet compact accelerator cores. This is particularly due to the fact that complicated state machines required for controlling complex pairing computations are easy and efficient to implement in software whereas they incur significant area overheads in hardware. A HW/SW codesign is also scalable in the sense that it can be extended with additional cores for parallel pairings and/or other operations needed by the cryptosystem. In this paper, we will focus on programmable System-on-Chip (SoC) platforms (e.g., Xilinx Zynq SoCs) that realize the HW/SW codesign paradigm with hardwired processors (typically ARM cores) and reprogrammable hardware (i.e., FPGAs).

To keep the discussion concise and clear, we focus particularly on optimal ate pairings [16] over BN curves [17] and the specific parameters used by Beuchat et al in [22]. Nevertheless, we emphasize that the implementation is generic and can be used for implementing various pairings on different curves.

In this paper, we provide the following contributions:

• We describe a compact programmable SoC architecture for cryptographic pairings that achieves high performance and very good speed-area tradeoff. The architecture is optimized for the resources of modern reprogrammable SoCs such as DSPs, BlockRAMs, and hard ARM cores.
The architecture supports microcode updates that can be used for supporting different cryptographic pairing algorithms, curves, and other parameters with the same accelerator architecture. This makes our architecture significantly more viable for practical deployment than hardware implementations with fixed parameters.

- We evaluate the proposed HW/SW codesign system on real hardware using Avnet Zedboard including a Xilinx ZCU102 evaluation board. This makes our architecture suitable for an efficient tradeoff combining high performance with low resource usage and flexibility. This is particularly true for designs that support different pairings and parameters are supported but where computations mostly rely on the same underlying fields \( \mathbb{F}_p \) and \( \mathbb{F}_{p^e} \), respectively. Multiplications in \( \mathbb{F}_p \) require six multiplications in \( \mathbb{F}_{p^e} \) [22]. Lines 3, 5, 7, and 8 are computed using formulae from [18], [38]. Line 6 requires only three multiplications and two negations in \( \mathbb{F}_p \). Line 9 follows the ideas of [39] and consists of multiple low-level algorithms and optimizations.

### III. ARCHITECTURE AND IMPLEMENTATION

In this section, we present our architecture for pairings using the HW/SW codesign approach in a programmable SoC. Most of the existing hardware-based pairing implementations have focused on maximizing the speed at the expense of the resource utilization and programmability. The few flexible designs that support different pairings and parameters are significantly slower. The HW/SW codesign approach allows an efficient tradeoff combining high performance with low resource usage and flexibility. This is particularly true for pairing computations where the main difficulty in this respect is the high number of different algorithms that must be supported but where computations mostly rely on the same low-level operations (i.e., \( \mathbb{F}_p \) arithmetic).

#### A. High-Level HW/SW Codesign

Our architecture is constructed as a generic HW/SW codesign and can be instantiated in various programmable SoCs with minor modifications. However, in this paper, we consider mainly instantiations in Xilinx all-programmable SoCs because we use Avnet ZedBoard and Xilinx ZCU102 evaluation kits for prototyping. We will refer to the specific features of those programmable SoCs whenever such a distinction is required. Also, to provide programmability and to decrease resource utilization, the HW part of our architecture uses a microprogramming approach instead of implementing hard-wired Finite State Machines (FSMs) for the specific algorithms of pairing computations. Because microprogramming provides flexibility, scalability, and programmability combined with a small area footprint that would be hard to achieve with specific FSMs in hardware.
Fig. 1 illustrates the high-level architecture of the HW/SW codesign which is divided into two main parts including SW and HW sides (called Processing System (PS) and Programmable Logic (PL) in Xilinx terminology, respectively). The SW side consists of ARM core(s), on-chip and off-chip (i.e., DDR3) memories, and other interconnection and control. The HW side consists of Pairing Cryptography Processor (PCP) and supporting modules (i.e., Xilinx IP cores including Direct Memory Access (DMA), memory and peripheral interconnects, General Purpose Input/Output (GPIO), and processor system reset). The data and control communications between the SW and HW sides are based on the capabilities of the specific programmable SoC, and we use the Advanced Extensible Interface (AXI) High Performance (HP) and General Purpose (GP) interfaces of Xilinx SoCs. The HP interface is employed for high-performance transfer of data and microcodes, and the GP interface is used for transferring commands and status (see Fig. 1). The SW side is responsible for controlling the HW side and external peripherals. Specifically, the SW side performs the high-level control and managing of the execution-flow of the pairing computation. These operations include sending and receiving data and microcode packets to/from the PCP, issuing commands to the PCP, offline and online programming of the PCP (by the microcodes) and other modules in the HW side, receiving the status of the PCP and other modules from the HW side, and making control decisions based on the received status. As shown in Fig. 1, all modules in the HW side are connected in an AXI-based structure. The high-performance data and microcode communication between the SW side and the PCP of the HW side is done via the HPx interface that connects to the AXI memory interconnect block which further connects to the PCP core via an AXI DMA block. Furthermore, the command and status communication is handled via the AXI peripheral interconnect block in the HW side. It is also used for controlling the AXI DMA block used for high-speed data and microcodes communications.

B. Pairing Cryptography Processor (PCP)

The cost of a pairing computation is generally expressed by the total number of required field operations (i.e., multiplications, additions/subtractions, constant-multiplications, and inversions). Moreover, the efficiencies of the architecture and the scheduling technique of field operations are the main factors that determine the overall performance of a pairing implementation [37]. The main objective in designing the PCP is to achieve a good trade-off between programmability, speed, and area requirements and to efficiently utilize the resources of modern FPGAs (e.g., DSPs and BRAMs) in implementing base field arithmetic (i.e., arithmetic in $\mathbb{F}_p$). Because the tower extension field arithmetic is ultimately based on $\mathbb{F}_p$ arithmetic, this allows us to efficiently implement different arithmetic operations in $\mathbb{F}_{p^2}$, $\mathbb{F}_{p^4}$, $\mathbb{F}_{p^6}$, and $\mathbb{F}_{p^{12}}$ (tower field arithmetic).

Fig. 2 depicts the architecture of the PCP, which contains external interface, arithmetic (datapath), control, Data Memory (DMEM), and Instruction Memory (IMEM) units. The external interface unit is used for command, status, data, and microcode communication with the external modules. The IMEM contains a $1024 \times 72$-bit simple dual-port RAM and a controller for different address branch scenarios. IMEM stores microcodes for algorithm(s) that are run in the PCP. Each instruction in the microcodes consists of several fields that apply the required commands to the corresponding units for a working cycle of the PCP. The IMEM is partitioned into
32 segments (i.e., 32 × 2.25Kb = 72Kb), where each segment can be loaded separately via the external interface unit during the runtime. In addition, full microcode loading of the IMEM can be done by the SW side directly during the runtime.

The control unit generates addresses for DMEM and makes decisions for loop iterations and conditional statements. The inputs and outputs of the arithmetic unit are connected to DMEM, which stores data that is required during an algorithm run. DMEM is a duplicated 1024 × 256-bit true dual-port RAM with two independent read and write ports and supports “4-read”, “2-write”, or “2-read and 1-write” operations from/to DMEM. This facilitates efficient scheduling and parallelization of \( F_p \) arithmetic. DMEM is also interfaced with the external interface unit for communicating data with the SW side.

1) Arithmetic Unit: The datapath is shown in the top right corner of Fig. 2 and it supports arithmetic in \( F_p \) with arbitrary up to 256-bit primes \( p \) (i.e., up to 128-bit security).

It consists of three parts: source registers, arithmetic blocks, and output selectors. The arithmetic blocks comprise three Montgomery Modular Multiplier Blocks (MMMBs) and two Modular Adder/Subtractor Blocks (MASBs) and they can operate in parallel and independently of each other. The inputs of all arithmetic blocks can be loaded from DMEM but the inputs of MASBs can be additionally loaded from the outputs of the arithmetic blocks. This arrangement together with the multi-read/write feature of DMEM allows efficient computation of tower extension field arithmetic. E.g., \( F_p \) multiplication requires three \( F_p \) multiplications, which can be computed as follows: \( ((a_0 + a_1) \times (b_0 + b_1)) \equiv ((\text{Out}_1 \times \text{Out}_2), (\text{Out}_3 \times \text{Out}_4), ((\text{Out}_1 + \text{Out}_4) \times (\text{Out}_2 + \text{Out}_3))) \). The modulus \( p \) and the precomputed Montgomery constant \( p' \) are registered into the arithmetic unit.

   a) MASB: The structure of MASB with a two-stage pipeline is also illustrated in Fig. 2. Addition and subtraction in \( F_p \) can be realized by two consecutive adder/subtractor circuits which produce the result in two cycles. Due to the pipeline, its throughput is one \( F_p \) addition/subtraction per cycle. Applying two MASBs and connecting the outputs of the datapath back to its inputs facilitates efficient field arithmetic operations such as \( F_p \) addition/subtraction/negation, \( F_p \) multiplication/squaring, and multiplications by small constants.

   b) MMMB: Fig. 3 shows the structure details of MMMB for computing \( F_p \) multiplications/squarings. It contains three nested parts which are organized bottom-up as a Multiply-
Add-Add Block (MAAB), a Multiply-Add-Add-Accumulator Block (MAAAB), and the overall structure of MMBB. MAAB is the primary computation block in the datapath and consists of a 64 × 64 bit Karatsuba multiplier (constructed from three parallel 32 × 32 bit multipliers) combined with adders to compute $a \times b + c + d$ (all 64-bit values) in a five-stage pipeline. MAAAB consumes most of the FPGA resources, has the highest dynamic power consumption, and also contains the critical path of PCP. In order to maximize its efficiency, it is implemented using the DSP slices. In the next part, MAAB is complemented with an accumulation operation (i.e., MAAAB). The lower part of the MAAB result is accumulated with the previous higher part as well as with the previous most significant bit of the accumulation result (i.e., the input carry). The output carry and the higher part of the MAAB result are stored for the next accumulation (see Fig. 3). The latencies for computing $r_{low}$ and $r_{high}$ are five and six clock cycles, respectively. This accumulation method and the one clock cycle difference between $r_{low}$ and $r_{high}$ are essential for efficient implementation of high-radix Montgomery modular multiplication algorithm [40]. Finally, in the top part, MAAAB (as the main computing core) as well as multiplexers, registers, and FSMs are used for implementing radix-2<sup>64</sup> Montgomery modular multiplication [40]. MMBB computes a multiplication/squaring in $\mathbb{F}_p$ with a total latency of 43 clock cycles, but a new multiplication/squaring can be started already after 38 clock cycles due to the pipelined scheme.

C. Pairing Computations with the HW/SW Codesign

1) Working Principle and Scheduling of the Architecture:

The initialization step configures both the SW and HW sides of the HW/SW codesign and must be done only once for every pairing algorithm and curve parameter set. It includes loading all inputs and curve parameters into DMEM of the PCP core in the HW side. To implement a specific pairing algorithm, an in-depth analysis of the algorithm is performed and all algorithms of the pairing are translated into microcodes (i.e., several segments and/or full sub-routine packs). The microcodes are sequences of instructions for different units of the PCP core. Each instruction set consists of fields such as arithmetic, control, next IMEM address, DMEM address values, DMEM, and IMEM fields. These fields apply all required controlling signals for the units for a working cycle of the PCP core. The microcodes are generated by hand through a customized platform and scripts. In this architecture, each instruction set has 72-bit length and it is divided to 14 fields. The microcodes are stored in the (off/on-chip) SW side memory (i.e., DRR3). Whenever a (set of) particular computation(s) needs to be executed in PCP, then the corresponding microcode(s) are loaded into IMEM by SW side through the external interface unit, as explained before. According to the aforementioned explanations, details of the memory taxonomy in the SW and HW sides, SW/HW interaction principles, and the PCP instruction set format are described in Fig. 4. Obviously, the efficiency of microcodes for computing tower extension field arithmetic greatly determines the overall performance of a pairing computation and, therefore, special care should be taken in scheduling operations and maximizing the utilization of the datapath for these operations.

Fig. 5 illustrates how to efficiently implement and schedule the tower extension field arithmetic (from $\mathbb{F}_p$ to $\mathbb{F}_{p^2}$) on the BN<sub>126</sub> curve [22], which is the main focus of this paper. On the top, it shows how to maximize the usage and scheduling of the datapath for $\mathbb{F}_p$ arithmetic (i.e., multiplications/squarings, additions/subtractions) by utilizing parallelism and pipelining. The datapath effectively hides the costs of additions/subtractions as they can be computed simultaneously with multiplications and this can be utilized for efficient computation of tower field arithmetic. In the middle, Fig. 5 depicts the realization of $\mathbb{F}_{p^2}$ arithmetic using $\mathbb{F}_p$ arithmetic and shows that a new $\mathbb{F}_{p^2}$ multiplication/squaring can be computed after 38 clock cycles and, also, that up to eleven $\mathbb{F}_{p^2}$ additions/subtractions can be done during each $\mathbb{F}_{p^2}$ multiplication/squaring. The $\mathbb{F}_p$ and $\mathbb{F}_{p^2}$ operations are further used for implementing $\mathbb{F}_{p^6}$, $\mathbb{F}_{p^8}$, and $\mathbb{F}_{p^{12}}$ arithmetic (addition, subtraction, negation, constant-multiplication, multiplication, squaring, exponentiation, and inversion).

2) Optimal Ate Pairing Computation Steps: Implementation of optimal ate pairing algorithm (Alg. 1) in our HW/SW codesign consists of three levels. The first level are the im-

---

Fig. 4. Memory taxonomy details of the SW and HW sides, SW/HW interaction principles, and PCP instruction set format of the HW/SW codesign system.
Whenever these segment packs are needed, they are loaded into the Auxiliary RAM block of the external interface unit (which can hold up to 16 segment packs). Packs are stored into the SW side memory (i.e., DDR3). Then, the related segment packs are loaded directly to IMEM. Then, the related full packs are stored in the SW side memory (i.e., DDR3). Then, the related full packs are loaded internally by the HW side without interaction with the SW side (see Fig. 4). The details about latencies of full and segment microcode packs transfers are reported and analyzed in the next section. It should be noted that the latencies of preparing and sending/receiving each command/status in the SW and HW sides are 45 and 5 clock cycles, respectively, which are small compared to the computation latencies in the PCP core. Furthermore, after initializing the PCP core, we need 26 commands and status transfers in total for an optimal ate pairing computation. The required clock cycles for transferring the full and segment microcode packs, commands, and statuses between the SW and HW sides are included in the reported times in the next section (i.e., Section IV).

Alg. 1 contains 8 parts (and as many full packs). Miller loop (lines 2–5), Frobenius operators and final addition steps (lines 6–8), and final exponentiation (line 9). They are efficiently realized on the HW/SW codesign by using the algorithms from [22].

In the final exponentiation, an $F_{p^{12}}$ inversion is required. Thanks to the tower extension field arithmetic, it can be decomposed into several additions/subtractions, multiplications, squarings, and a single inversion in $F_p$, which dominates the computational cost. We compute the inversion in $F_p$ with Fermat’s Little Theorem that gives $a^{-1} \equiv a^{p-2} \mod p$. We compute this exponentiation using the right-to-left square-and-multiply algorithm because it allows computing multiplications in parallel with squarings and results in more efficient implementation. Because the cost of multiplications is hidden, an inversion costs only $\lfloor \log_2 p - 1 \rfloor$ squarings.

All operations are implemented as different full and segment microcode packs. The entire implementation of Alg. 1 contains 8 full and 24 segment packs. Miller loop, Frobenius operators and final addition steps, and final exponentiation consist of 1/12, 1/2, and 6/10 full/segment packs, respectively. Alg. 1 is executed in the HW/SW codesign so that, first, all microcode packs are stored in the SW side memory (i.e., DDR3). Then, for executing a specific computation step, the related full pack is loaded directly to IMEM. Then, the related segment packs are stored into the SW side memory (i.e., DDR3). Then, the related segment packs are loaded directly to IMEM. Then, the related segment packs are loaded into the Auxiliary RAM block of the external interface unit (which can hold up to 16 segment packs). Whenever these segment packs are needed, they are loaded to the IMEM by the external interface unit. Loading of the full packs is done by the SW side, but the segment packs are loaded internally by the HW side without interaction with the SW side (see Fig. 4). The details about latencies of full and segment microcode packs transfers are reported and analyzed in the next section. It should be noted that the latencies of preparing and sending/receiving each command/status in the SW and HW sides are 45 and 5 clock cycles, respectively, which are small compared to the computation latencies in the PCP core. Furthermore, after initializing the PCP core, we need 26 commands and status transfers in total for an optimal ate pairing computation. The required clock cycles for transferring the full and segment microcode packs, commands, and statuses between the SW and HW sides are included in the reported times in the next section (i.e., Section IV).

Alg. 1 contains 8 parts (and as many full packs). Miller loop (lines 2–5) and lines 6–8 are the two first parts. The final exponentiation (line 9) divides into 6 consecutive parts, which are computed following the procedure in [39] and the specific algorithms from [22]. Alg. 1 over the BN$_{126}$ curve with the parameters from [22] needs, in total, 14300 multiplications/squarings in $F_p$ and only one inversion in $F_p$.}

**IV. RESULTS AND ANALYSIS**

**A. Implementation Setup and Results**

To evaluate the performance of the HW/SW codesign, we implemented it on real hardware using Avnet Zedboard with a low-cost Xilinx Zynq-7020. The target chip includes a dual-core ARM Cortex A9 and an Artix-7 FPGA. For the SW side, we used C++ and Xilinx software development kit for developing software for a real-time operating system (RTOS). For the HW side, we used Verilog (HDL) and Vivado for implementing the design to the FPGA. The resource requirements...
are summarized in Table I. The maximum clock frequencies for the FPGA and ARM are 105 and 667 MHz, respectively. Based on Vivado, the total power consumption of the chip is about 1.9W. All results are final post-place&route results and validated with real hardware, unless mentioned otherwise. Table II gives the number of clock cycles to compute different algorithms with the numbers of additions/subtractions and squaring have the same cost due to the pipeline scheme (see Fig. 5). Hence, we can estimate the costs of different parts of pairing algorithms by expressing the costs of different parts of a pairing algorithm in our HW/SW codesign is as follows:

\[ T = \left\lceil C \times \left( \left\lceil \frac{M_p}{3} \right\rceil \times L_M + I_p \times L_I \right) \right\rceil, \]

where \( C = 2 \) is the number of clock cycles for one multiplication, \( \left\lceil \frac{M_p}{3} \right\rceil \) is the number of clock cycles for one squaring, \( L_M \) is the latency of one multiplication, \( L_I \) is the latency of one addition, and \( I_p \) is the number of clock cycles for one pair of additions/subtractions. This formula allows us to compare the computational costs of different pairing algorithms.

B. Related Work, Comparison, and Discussion

In this section, we consider three main categories of the pairings implementations including FPGA (and SoC), ASIC, and pure SW implementations. Also, there are many FPGA, ASIC, and SW implementations of different pairing algorithms over various curves and parameters but, for the sake of brevity, we cite only those for optimal ate pairings over BN curves that are relevant for comparisons with our implementations. Table IV shows a comparative analysis of hardware and software results of optimal ate pairings over BN curves with 126–128-bit security levels.

In the first part of Table IV for the FPGA implementations, our Virtex-6 FPGA design, which occupies only 3072 slices, 36 DSPs, and 18 BRAMs, compares favorably to other designs in respect to flexibility, scalability, programmability, and area and still offers comparable speed. Furthermore, only [36] and [41] are flexible but they are considerably slower. Flexibility is very important for HW implementations because otherwise a different HW component is needed for different pairings and parameters.

In the second part of Table IV, [28] and [26] have focused on the inflexible and customized ASIC implementations of pairing cryptographic processors. Also, [28] achieved high-speed pairing implementation in the expense of using a large area footprint. In addition, [30] proposes designing of a flexible and programmable ASIP for cryptographic pairings over BN curves in the ASIC platform but it is considerably slower. In order to compare flexibility and programmability of our HW/SW codesign with the ASIP implementation approach, we mention that our design is fundamentally a HW/SW codesign because we need the SW side, e.g., for scheduling data and packs transfers from the main memory. This allowed us to use a compact PCP core in the HW side but also provides more flexibility than ASIP approach. Of course, it would be possible to remove the SW side by extending the existing PCP core with more complex control logic (e.g., for scheduling data transfers from the main memory) similarly to an ASIP-like approach, but this would make the PCP more complex and less flexible/programmable.

Finally, in the third part of Table IV, there are SW implementations of pairings with higher speed than our flexible and programmable Hardware (HW) (i.e., FPGA) design. SW is also always flexible and programmable by nature. However, HW has many advantages besides pure speed: such as energy/lop and price/core. E.g., as reported before, based on Vivado, our Zynq-7020 design consumes 1.9W whereas high-performance CPUs consume a few hundreds of Watts under full load. Comparing our PCP core and high-performance CPUs is not entirely fair because the PCP is optimized for speed/area. Besides, a single FPGA (even Zynq-7020) can have parallel PCPs to further increase the speed. Moreover, HW implementation (e.g. FPGA) is also usually easier to protect against side-channel attacks than pure SW implementation. Also, in the three parts of Table IV, there are some works that are faster but not flexible/programmable.

C. Computational Costs of Different Pairing Algorithms

It is common and effective to analyze computational costs of pairing algorithms by expressing the costs of different parts of algorithms with the numbers of \( \mathbb{F}_p \) and/or \( \mathbb{F}_{p^2} \) arithmetic operations. As explained before, the costs of additions/subtractions are hidden in our datapath. Furthermore, \( \mathbb{F}_{p^2} \) multiplication and squaring have the same cost due to the pipeline scheme (see Fig. 5). Hence, we can estimate the costs of different steps using only the numbers of \( \mathbb{F}_{p^2} \) multiplications/squarings. Because each \( \mathbb{F}_{p^2} \) multiplication/squaring contains three parallel \( \mathbb{F}_p \) multiplications/squarings (in our datapath) and the design computes an \( \mathbb{F}_{p^2} \) multiplication/squaring with a latency \( L_M = 38 \), we estimate that the total number of clock cycles of a pairing algorithm in our HW/SW codesign is as follows:

\[ T = \left\lceil C \times \left( \left\lceil \frac{M_p}{3} \right\rceil \times L_M + I_p \times L_I \right) \right\rceil. \]
where \( M_p \) and \( I_p \) are the numbers of multiplications and inversions in \( \mathbb{F}_p \), \( L_I \) is the latency of an inversion in \( \mathbb{F}_p \), and \( C \) is the overhead of loading modulus packs. Based on our experiments, \( C \approx 1.1 \). For the optimal ate pairing from [22] considered in this paper, we have \( M_p = 14300, I_p = 1 \), and \( L_I = 11938 \) and (4) gives \( T = 212393 \). The measurements from real hardware show that real number is 208146 clock cycles and, hence, the estimate given by (4) has an error of about 2%. Table V collects estimates of computational costs of different pairing algorithms in our HW/SW codesign by using (4) and the \( \mathbb{F}_p \) operation counts available in [30].

### TABLE II

**Cycle Counts of the HW Side (FPGA) for Different Steps of Optimal ATE Pairing Algorithm (Alg. 1 on BN\(_{128}\) Curve)**

| Design Platform (SoC/FPGA Device) | SW ↔ HW Interface | # of IMEM S/F Packs\(^1\) | PCP Core in HW Side (FPGA Side) | SW Side (ARM Core) | Time\(^1\) (ms) |
|-----------------------------------|-------------------|----------------------------|---------------------------------|-------------------|-----------------|
| Zynq-7000 SoC (xc7z020clg484-1)   | 64 bit/AXI HP0    | S: 24/F: 8                 | 156 MHz                         | 1,1938            | 208,146 |
| Virtex-6 FPGA (xcv6lx240tff1759-3)| 64 bit/HW Config  | S: 24/F: 8                 | 156 MHz                         | 1,1938            | 208,146 |
| Zynq UltraScale+ SoC (xzu9eg-fvb1156-2-e)| 128 bit/AXI HP0 | S: 24/F: 8                 | 230 MHz                         | 1,1938            | 202,098 |

\(^1\) Total computation time is estimated based on the required FPGA cycle counts in Xilinx Virtex-6 FPGA device.

### TABLE III

**Performance Characteristics of the Programmable HW/SW Codesign System in Different Platforms for Pairing Implementation**

| Design Platform (SoC/FPGA Device) | SW ↔ HW Interface | # of IMEM S/F Packs\(^1\) | PCP Core in HW Side (FPGA Side) | SW Side (ARM Core) | Time\(^1\) (ms) |
|-----------------------------------|-------------------|----------------------------|---------------------------------|-------------------|-----------------|
| Zynq-7000 SoC (xc7z020clg484-1)   | 64 bit/AXI HP0    | S: 24/F: 8                 | 156 MHz                         | 1,1938            | 208,146 |
| Virtex-6 FPGA (xcv6lx240tff1759-3)| 64 bit/HW Config  | S: 24/F: 8                 | 156 MHz                         | 1,1938            | 208,146 |
| Zynq UltraScale+ SoC (xzu9eg-fvb1156-2-e)| 128 bit/AXI HP0 | S: 24/F: 8                 | 230 MHz                         | 1,1938            | 202,098 |

\(^1\) Total computation time is estimated based on the required FPGA cycle counts in Xilinx Virtex-6 FPGA device.

### TABLE IV

**Performance Comparison of HW and SW Implementations of Optimal ATE Pairing Over BN Curves (126-128 bit Security)**

| Ref. | Platform | Flex | Area (Slice/BRAM) | Fmax (MHz) | Cycle \( \times 10^3 \) | Time (ms) |
|------|----------|------|-------------------|------------|-------------------------|-----------|
| Ours | Virtex-6 | Yes  | 3072/36/18        | 208        | 1,1938                  | 208,146   |
| [37] | Virtex-6 | No   | 3163/144/21       | 62         | 1,1938                  | 208,146   |
| [27] | Virtex-6 | No   | 7032/32/22        | 143        | 1,1938                  | 208,146   |
| [36] | Virtex-4 | Yes  | 522/7/7           | 82         | 1,1938                  | 208,146   |
| [32] | Virtex-6 | No   | 9476/47/5         | 80         | 1,1938                  | 208,146   |
| [24] | Virtex-6 | No   | 17907/37/7        | 409        | 1,1938                  | 208,146   |
| [42] | Virtex-6 | No   | 45K/128/7         | 395        | 1,1938                  | 208,146   |
| [34] | Virtex-6 | No   | 7032/32/48        | 166        | 1,1938                  | 208,146   |
| [35] | Virtex-6 | No   | 5237/64/41        | 78         | 1,1938                  | 208,146   |
| [33] | Virtex-6 | No   | 55707/30/7       | 283        | 1,1938                  | 208,146   |
| [29] | Virtex-6 | No   | 4380/1317/7      | 225        | 1,1938                  | 208,146   |
| [41] | Zynq 7020 | Yes | 390/47/7        | 125        | 1,1938                  | 208,146   |
| [28] | ASIC     | No   | 323 Gates         | 330        | 1,1938                  | 208,146   |
| [30] | ASIC     | Yes  | 97K Gates         | 5,340      | 1,1938                  | 208,146   |
| [22] | Core i7  | Yes  | —                | 2,500      | 1,1938                  | 208,146   |
| [19] | Phenom II| Yes  | —                | 3,000      | 1,1938                  | 208,146   |
| [21] | Opteron II | Yes | —                | 1,700      | 1,1938                  | 208,146   |

### TABLE V

**Computational Costs and Calculation Time of Various Pairing Algorithms on BN Curves (from [30]) and over BN\(_{128}\) Curve**

| Paired over BN\(_{128}\) curve | # Mul. \( \in \mathbb{F}_p \) | # Add/Sub. \( \in \mathbb{F}_p \) | # Inv. \( \in \mathbb{F}_p \) | # PCP Cycles | Time\(^1\) (ms) |
|---------------------------------|-----------------------------|-----------------------------|-----------------------------|--------------|-----------------|
| Opt. ate pairing                | 17,913                      | 84,956                      | 3                          | 288,984      | 1,852           |
| Ate pairing                     | 25,870                      | 121,168                     | 2                          | 867,747      | 2,747           |
| \( \eta \) pairing             | 32,155                      | 142,772                     | 2                          | 474,318      | 3,040           |
| Tate pairing                    | 39,764                      | 174,974                     | 2                          | 580,323      | 3,720           |
| Compressed \( \eta \)           | 75,568                      | 155,234                     | 0                          | 1,052,942    | 6,750           |
| Compressed Tate                 | 94,693                      | 193,496                     | 0                          | 1,319,417    | 8,458           |

\(^1\) Total computation time is estimated based on the required FPGA cycle counts in Xilinx Virtex-6 FPGA device.

### V. Conclusions

We presented a new HW/SW codesign for efficient computation of cryptographic pairing algorithms. It combines compact size, programmability, scalability, and flexibility (support for various pairing algorithms and curves) with relatively high performance. The architecture is optimized for the resources of modern reprogrammable SoCs such as DSPs, BlockRAMs, and hard ARM cores. In addition, the proposed SoC architecture supports microcode updates that can be used for supporting different cryptographic pairing algorithms, curves, and other parameters with the same accelerator architecture. We evaluated the proposed HW/SW codesign with real hardware and showed that the architecture can support different pairings via microcode updates and can be implemented on other reprogrammable platforms. We also investigated its efficiency in a high-end Xilinx UltraScale+ programmable SoC platform.

**ACKNOWLEDGMENT**

This work has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 780108 (FENTEC).
