SNEAP: A Fast and Efficient Toolchain for Mapping Large-Scale
Spiking Neural Network onto NoC-based Neuromorphic
Platform

Shiming Li
National University of Defense Technology
Changsha, China
lishiming15@nudt.edu.cn

Shasha Guo
National University of Defense Technology
Changsha, China
guoshasha13@nudt.edu.cn

Limeng Zhang
National University of Defense Technology
Changsha, China
zhanglimeng@nudt.edu.cn

Ziyang Kang
National University of Defense Technology
Changsha, China
kangziyang14@nudt.edu.cn

Shiying Wang
National University of Defense Technology
Changsha, China
wangshiying18@nudt.edu.cn

Weixia Xu
National University of Defense Technology
Changsha, China
xuweixia@nudt.edu.cn

Lei Wang
National University of Defense Technology
Changsha, China
leiwang@nudt.edu.cn

Weixia Xu
National University of Defense Technology
Changsha, China
xuweixia@nudt.edu.cn

ABSTRACT
Spiking neural network (SNN), as the third generation of artificial neural networks, has been widely adopted in vision and audio tasks. Nowadays, many neuromorphic platforms support SNN simulation and adopt Network-on-Chips (NoC) architecture for multi-cores interconnection. However, interconnection brings huge area overhead to the platform. Moreover, run-time communication on the interconnection has a significant effect on the total power consumption and performance of the platform. In this paper, we propose a toolchain called SNEAP (Spiking NEural network mAPping toolchain) for mapping SNNs to neuromorphic platforms with multi-cores, which aims to reduce the energy and latency brought by spike communication on the interconnection.
SNEAP includes two key steps: partitioning the SNN to reduce the spikes communicated between partitions, and mapping the partitions of SNN to the NoC to reduce average hop of spikes under the constraint of hardware resources. SNEAP can reduce more spikes communicated on the interconnection of NoC and spend less time than other toolchains in the partitioning phase. Moreover, the average hop of spikes is reduced more by SNEAP within a time period, which effectively reduces the energy and latency on the NoC-based neuromorphic platform.
The experimental results show that SNEAP can achieve 418× reduction in end-to-end execution time, and reduce energy consumption and spike latency, on average, by 23% and 51% respectively, compared with SpiNeMap.

KEYWORDS
spiking neural network, toolchain, partitioning, mapping, neuromorphic platform

1 INTRODUCTION
Spiking neuron networks (SNN) [1] is the third generation of artificial neural network (ANN) inspired by brain science. At present, SNNs are widely adopted in image classification, pattern recognition tasks and so on [2]. A neuron in SNN accepts stimulus and generates spikes if its membrane potential exceeds the firing threshold. Neurons communicate with each other by spikes. Compared with current popular ANNs, SNNs have more biological characteristics and require lower power consumption when simulated with neuromorphic platforms [3].
Neuromorphic platforms are gaining more attention recently. The typical examples are IBM’s TrueNorth [4], Intel’s Loihi [5], ETH’s DynaSpike [6], UML’s SpiNNaker [7] etc. All of these neuromorphic platforms are based on Network-on-Chips (NoC) to connect multiple neuromorphic cores. Each neuromorphic core, there are fixed amounts of neurons.

Mapping SNNs to various neuromorphic platforms is a key step in the application of neuromorphic platform. The general solution is dividing a SNN into multiple partitions, and then mapping these partitions to the neuromorphic cores. The neurons of each partition should not exceed the capacity of a single neuromorphic core. If these partitions cannot be mapped at once when the partitions outnumber the cores, multiple rounds of mapping are required to ensure that all partitions have been mapped and executed.

There are some mapping methods for deploying SNN to these neuromorphic platforms, such as PACMAN [8], NEUTRAMS [9], SCO [10], SpiNeMap [11], and etc. But these mapping methods have some problems. PACMAN only partitions the SNN model and then sequentially maps the result of partitioning to the ARM cores, which leads to spike congestion on the NoC. SCO adopts sequential mapping methods, which minimize the neuromorphic platform.
cores usage to reduce the overhead of hardware resources. But this method does not optimize the spikes communication between cores, resulting in increased spike latency and power consumption. Although SpiNeMap uses a two-stage optimization method to reduce the power consumption and latency of the neuromorphic platform, the entire process will take a huge amount of time for large-scale SNNs. Meanwhile, limited by the algorithm, SpiNeMap does not search out the best mapping scheme.

There are two challenges for SNN mapping. The first comes from the partitioning process. It is slow to partition the SNNs and hard to find the best solution with the minimized spike communications for larger SNNs. The second comes from the mapping process. A fast and efficient search algorithm needed to be proposed to find out the best mapping scheme that minimizes the spike latency and energy of the NoC-based neuromorphic platform. During the mapping process, the search algorithm continuously evaluates the metrics, such as average hop, latency, and energy. However, the evaluation of these metrics often requires to use real hardware or hardware simulator, which leads to a lot of time consumption and makes the entire optimization process unacceptable.

To confront these challenges, we propose a toolchain for mapping a large-scale SNN onto a NoC-based neuromorphic platform, called SNEAP (Spiking NEural network mAPping toolchain). The toolchain includes four parts: profiling, partitioning, mapping, and evaluation. We first profile the connection information and the spike traces of a SNN from the software simulator. Then we use a multi-level graph partitioning method to quickly reduce the number of inter spike communications under the constraints of hardware structure. Subsequently, a heuristic algorithm that selected from three algorithm are used to map partitions to the NoC architecture to optimize latency and energy. Finally, the mapping scheme is evaluated by NoC-based hardware simulator, Noxim++. Our contributions of this paper as follows:

- We propose a toolchain to map SNN to underlying NoC-based neuromorphic platform. During the mapping process, average neuron communication latency and power consumption is minimized.
- For large-scale SNN, we use an effective graph partitioning method to improve the quality of partitioning while reducing the partitioning time dramatically.
- We use an optimization algorithm that selected from three algorithms to minimize average neuron communication latency and power consumption during the mapping phase of the toolchain.
- Average hop is used to evaluate the average neuron communication latency and power consumption instead of using the simulator to improve the search speed.

We evaluate SNEAP using several SNNs. The experiment result shows that SNEAP can achieve 418x reduction in end-to-end execution time, and reduce average energy consumption by 23% and average spike latency by 51%, compared to SpiNeMap [11].

2 BACKGROUND & RELATED WORKS

2.1 NoC of Neuromorphic Platforms

The neuromorphic platform aims at developing VLSI systems to mimic the neuro-biological networks of the nervous system - SNN. It is a large-scale parallel system composed of a large number of computing units called neuromorphic cores interconnected by NoC. NoC is responsible for managing communication in the neuromorphic platform. NoC structure generally uses a dimensional-order routing strategy to avoid deadlocks. According to the topology of NoC, two types of NoC are commonly used: NoC-tree and NoC-mesh. Examples include the NoC-mesh for TrueNorth and Loihi, multi-stage NoC-mesh for Dynapse [6], and NoC-tree for CxQuad.

PACMAN [8] simulates the brain by connecting 1 million ARM processors together in real-time. Eighteen ARM processors are integrated into one chip multiprocessor (CMP), and 216 CMPs form a complete system with a 2D toroidal mesh structure. Dynapse [6] is an advanced mixed-signal multi-core neuromorphic processor. Dynapse has 4 cores, each core has 256 analog circuit neurons. These 256 analog neurons are placed on a 16x16 2D-Mesh. The maximum fan-in is 64 connections and the maximum fan-out is 4k connections. TrueNorth [4] has 4096 cores, and each core includes 256 Leaky Integrate-and-Fire (LIF) model neurons. Synapses, neurons, and axons are organized in the form of crossbars. 4096 cores are connected together through a 2D-mesh NoCs. Loihi [5] is a digital neuromorphic chip developed by Intel. Each chip of Loihi has 128 neuromorphic cores and each core has 1024 neuromorphic units. Each core can simulate 130,000 LIF neurons and 1.3 billion synapses with a learning engine that supports on-chip training.

2.2 Mapping Tools of Neuromorphic Platforms

Since the architecture of each neuromorphic platform is different, a dedicated toolchain is required to enable SNN to efficiently simulate on the neuromorphic platform. PACMAN [8] was proposed to address SNN mapping on SpiNNaker. PACMAN uses a simulated annealing algorithm to search out the best partitioning scheme. But PACMAN only partitions the SNN model, which leads to spike congestion on the NoC. TrueNorth [4] also has their own mapping tool - corlet [12]. It uses the layout and routing optimization scheme in the traditional VLSI field for the mapping of logical SNNs to physical cores. SpiNemap [11] is proposed for the 2D-mesh architecture of Dynapse [6]. It divides the mapping process into two phases: partitioning and placement. They design a greedy Kernighan-Lin algorithm used in the partitioning phase and use the particle swarm optimization algorithm in the placement phase. For some neuromorphic platforms designed by new devices, [10] [13] were proposed to enable SNN to effective run on these neuromorphic platforms.

3 TOOLCHAIN

3.1 Overview

The toolchain we proposed maps SNN onto the NoC-based neuromorphic platform, is called SNEAP (Spiking NEural network mAPping toolchain). As shown in Figure 1, SNEAP consists of 4 phases: 1. Profiling phase: The topological structure of the trained SNN network and the behavior of neurons are extracted by the
SNN network software simulator to form an undirected graph; 2. **Partitioning phase**: Partitioning divides the graph into multiple partitions based on the capability of the target neuromorphic platform. The multi-level partitioning algorithm is used to minimize spike communication among partitions; 3. Mapping phase: A selected algorithm is used to distribute these partitions to NoC of the target hardware, which minimizes the average-hop of all spikes on NoC of target hardware; 4. Evaluation phase: The mapping scheme is evaluated by NoC-based hardware simulator - Noxim++ [11], so as to get key performance statistics.

![Multi-level graph partitioning](image)

**Figure 1: Overview of SNEAP.**

### 3.2 Profiling

SNN software simulators (CARLsim [14], Nest [15], etc.) have been widely used by neuroscientists to precisely simulate the behavior of SNN. At present, most of SNN software simulators provide programming interfaces for developer to construct SNN. After construction, the developer can use attributes of the SNN to configure the SNN software simulator. These attributes include the number of neurons, neuron dynamic model, network topology and etc.

In this paper, we use CARLsim [14] to extract the connection information of the SNN and the behavior of spike. After we define the structure and connection scheme of SNN, we set the programming interface of CARLsim for simulation. When the simulation is finished, the log files of CARLsim are analyzed to generate graph with neurons as vertices and with synapses as edges between neurons. The weights of the edges are the number of spikes communicated on synapses. In addition, spike trace file can be obtained during the simulation. Each trace in spike trace file shows the specific behavior of each spike, and contains the ID of the source and destination neurons and firing time. Then we can perform partitioning and mapping on the SNN through the obtained graph and spike trace file.

### 3.3 Partitioning

In our work, we propose to use a multi-level graph partitioning paradigm [16] to construct our partitioning tool. This tool solve SNN partitioning problem with the goal of minimizing the number of spikes between partitions.

Partitioning problem can be transformed into $G(N, S) \rightarrow P(V, E)$. This is a classic graph partitioning problem. The graph partitioning problem is NP-complete problem. Previously works use classic algorithms to solve the problem, such as particle swarm optimization (PSO) [17], Kernighan-Lin (KL) [18], etc. However, these approaches take a lot of time to find out the better partitioned SNN. We use a multi-level graph partitioning method to optimize the partitioning of large-scale SNNs. For the purpose of SNN partitioning, we introduce the following notations.

- $G(N, S)$ = SNN graph with a set $N$ of vertices (neurons) and a set $S$ of edges $(i, j)$ (synapses).
- $P(V, E)$ = Partitioned SNN graph with a set $V$ of vertices (partitions) and a set $E$ of edges between partitions.
- $G_l(N_l, S_l)$ = The $i$-th level coarsening graph.
- $D_c[v]$ = Partitioning vector in $c$-th level uncoarsening representing vertex $v$ belong to which partition.
- $B(v)$ = The union of the partitions that the vertices adjacent $v$ belong to.
- $ED[v]_b$ = External degree. For every $b \in B(v)$, $ED[v]_b$ is the sum of the weights of edges $(u, v)$ such that $D_c[u] = b$.
- $ID[v]$ = Internal degree. $ID[v]$ is the sum of the weights of edges $(u, v)$ such that $D_c[u] = D_c[v]$.

Multi-level graph partitioning paradigm [16] consists of three steps (shown in Figure 2): Coarsening, Initial partitioning, Uncoarsening.

- **Coarsening** step is divided into multiple levels, and an original graph $G_0(N_0, S_0)$ is coarsened level by level. In the $i$-th level of coarsening, a set of vertices of $G_i$ is combined to form a single vertex of the next level coarser graph $G_{i+1}$. The vertices in graph $G_i$ are randomly selected. If a vertex $m$ is not folded yet, we fold a vertex $m$ with vertex $n$ such that the weight of the edge $(m, n)$ is maximum overall valid adjacent edges, which forms a vertex $v$ of graph $G_{i+1}$. We mark $m, n$ vertices as folded, and then repeat the above process until there is no more vertex that can be folded.

  - **Initial partitioning** step divides the graph $G_c$ generated by the coarsening step into $k$ partitions. The upper bound of the total vertex weight of each partition is decided by the number of neurons that can be accommodated in a neuromorphic core. A vertex $m$ in graph $G_c$ is randomly selected to insert into partition $k$. We search out an edge $(m, n)$ with the largest weight from the set of adjacent edges of partition $k$ and then insert vertex $n$ into partition $k$. When a vertex inserts into partition $k$, the set of adjacent edges of partition $k$ is updated. We end inserting partition $k$ process if the total vertex weight of partition $k$ reaches the upper bound of partition $k$. Follow this process until the graph is divided into $k$ partitions.

- **Uncoarsening** step, similar to the Coarsening step, is also divided into multiple levels. The partitioning $P_c$ of the coarser graph $G_c (N_c, S_c)$ is projected back to the original graph $G_0$. We use a global priority queue that stores the vertices according to their gains. Initially, all the vertices are scanned, and those whose sum of $ED$ is greater or equal to their $ID$ are inserted into the priority queue. In particular, let $v$ be such a vertex and $b \in B(v)$ such that $ED[v]_b$ is maximum in $B(v)$. We insert $v$ into the priority queue with a gain equal to $ED[v]_b - ID[v]$. A vertex $v$ is selected from the global priority queue with the highest gains. We move vertex $v$ to partition $b$ that $ED[v]_b$ is maximum while satisfying the capacity of neuromorphic core. We continue moving vertices until $x$ vertex moves
that have not decreased the sum of edge weights among partitions. In that case, the last \( k \) moves are undone. After such uncoarsening level by level, the optimized \( k \) partitions are finally obtained.

Our proposed method use heuristics to quickly compress a large graph in the Coarsening step, so that the subsequent optimization steps will reduce the time consumption due to the large reduction in the size of the graph. Furthermore, since in the Uncoarsening step the single priority queue contains only vertices whose sum of \( ED \) is greater or equal to their ID, this method has less powerful hill-climbing capabilities than the generalized KL [18] that uses multiple priority queues and considers all the vertices.

![Figure 2: Multi-level graph partitioning diagram.](image)

### 3.4 Mapping

After the SNN is divided into multiple partitions, the placement of partitions on the neuromorphic platform also influences the latency and power consumption of the platform. As shown in Figure 3, different mapping schemes will change the communication behavior of spikes on the NoC, resulting in differences in power consumption and latency. In this paper, we implement three heuristic-based search algorithms to construct the mapping tool. The tool can find out the best mapping scheme that minimizes the spike latency and energy of the NoC-based neuromorphic platform. These search algorithms are Simulated Annealing algorithm (SA), Particle Swarm Optimization (PSO), and Tabu Search algorithm (Tabu) respectively.

The optimization objective of mapping could be latency and/or energy. However, evaluation of these metrics often requires using real hardware or hardware simulator, which leads to substantial time overhead and makes the entire search process unacceptable. As mentioned in section 3.4.2, average hop is used to measure the latency and power consumption on the NoC. Compared with the above two metrics, average hop is easier to get [19]. Thus, instead of minimizing latency and energy consumption, we decide to minimize the average hop. Since we adopt XY routing algorithm in our neuromorphic platform, we propose a method of evaluating the average hop based on the XY routing algorithm, which reduces the time overhead caused by using real hardware or hardware simulator.

#### 3.4.1 Mapping Algorithms

We implement three heuristic-based algorithms (SA, PSO, Tabu) for finding a mapping scheme with the smallest average-hop. As shown in section 3.3, the partitioned SNN can be represented as a graph \( P(V, E) \). The architecture of NoC-based neuromorphic platform can be considered as a graph \( A(C, I) \), where \( C \) is the set of neuromorphic cores and \( I \) is the set of connections among these cores for a given interconnect topology. Mapping \( M \) can be transformed into \( M : P(V, E) \rightarrow A(C, I) \). Mapping \( M \) is represented by a matrix \( m_{ij} \in \{0, 1\}^{|C| \times |V|} \), where \( m_{ij} \)

is defined as:

\[
m_{ij} = \begin{cases} 1 & \text{if partition } c_i \in C \text{ is mapped to core } v_j \in V \\ 0 & \text{otherwise} \end{cases}
\]

The optimization objective of our mapping phase is to find the mapping with the minimum average hop count \( H \), i.e.

\[
H_{\text{min}} = \min \{ H(M) | i \in 1, 2, ..., N \}
\]

Where \( N \) is the number of evaluated mapping schemes.

The three algorithms use the same heuristic function (section 3.4.2) to measure a candidate mapping scheme. The input and output format of the three algorithms are also the same. The input is a random initialized scheme. The output is the best scheme the algorithm can find within the given time limitation. They differ in choosing the next scheme from neighbors. Neighbors are possible schemes derived from the current scheme. For example, in the current scheme, all partitions have a corresponding core. Swapping any two partitions and their cores leads to a new scheme. These algorithms adopt different search strategies to find the best from the new schemes. SA allows the search forwarding to a less optimal orientation with a certain possibility, which is good for jumping out of local optimum. PSO is a population-based algorithm. Every particle in the population adapts according to both the best population history solution and the best personal history solution. Tabu uses a list, which is called tabu list, to record every history moves. Using this history information, Tabu can avoid dead loop and jump out of local optimum.

#### 3.4.2 Algorithm for average hop evaluation

In the current NoC-based neuromorphic platforms, the XY static routing algorithm is mainly adopted. The XY static routing algorithm can avoid deadlocks and is very simple to implement in hardware. Thanks to the static feature of the XY routing algorithm, hop distance that spike traverses can be calculated directly without using hardware simulation. Based on this, we proposed a algorithm that can directly calculate the average hop.

We formalize the algorithm for average hop evaluation as Algorithm 1. First, we extract the communications between partitions from the spike trace. Then, we traverse the communication between any two partitions and calculate the distance between cores whose partitions are mapped. Finally, we multiply the distance by the corresponding total amount of communications to get average hop.
4 EXPERIMENT SETUP

4.1 Experiment platform

The experimental platform was constructed following two simulators and two tools.

Two simulators are SNN software simulator - CARLsim [14] and hardware simulator - Noxim++ [11]. CARLsim is a GPU-accelerated software SNN simulator that can be used to train and test SNN networks. The behavior of spike can be analyzed from the log file of CARLsim. Noxim++ is a trace-driven and cycle-accurate NoC simulator. Noxim++ is an extension version based on Noxim [20]. Noxim++ is used to simulate the execution of SNN on real NoC-based hardware, so as to evaluate key performance statistics of NoC, such as average hop, delay, and power consumption.

Two tools are partitioning tool and mapping tool. For the partitioning tool, we reference the Metis [16] with a python interface to implement it, including all key components of the multi-level partitioning paradigm. The mapping tool mainly contains three heuristic algorithms (SA, PSO, Tabu) and a component of evaluating average hop. Combined with the average hop evaluation component, these algorithms are used to search for the best mapping on the NoC-based neuromorphic platform.

Our experiment uses the hardware configuration of 5x5 2D-mesh NoC, and neuromorphic core adopts crossbar structure. Every crossbar can accommodate at most 256 neurons, meaning that a crossbar sends at most 256 spikes per time step.

All experiments were performed on i7-7700, 16GB RAM, and NVIDIA GTX1060 GPU, Ubuntu 16.04.

4.2 Evaluated SNNs

Table 1 provides a set of SNNs used to evaluate our proposed toolchain. These five SNNs have different topologies, including variety of depth and width of SNN layers and different connectivity-scheme.

### Algorithm 1 Average Hop Evaluation Algorithm

```plaintext
1: Input: the partitions (p1, p2, ..., p_n), the number of cores m, the mapping option M, the source core s, the destination core d, spike trace.
2: Output: average hop H.
3: trace length ← spike trace
4: C_{syn} ← zero matrix // communications between partitions
5: for spike in spike trace do
6:    time step, neuron source, neuron destination ← spike
7:    neuron source ∈ P_i, neuron destination ∈ P_j
8:    add a communication to C(p_i, p_j)
9: end for
10: for a in partitions do
11:    for b in partitions do
12:        s ← M(a), d ← M(b)
13:        (x, y) core ← get coordinate()
14:        hop distance ← |x_s - x_d| + |y_s - y_d|
15:        H ← H + hop distance * C(a, b) / trace length
16:    end for
17: end for
18: return H
```

| SNN Name     | Network Topology         | Spikes     |
|--------------|--------------------------|------------|
| Smooth_320   | Feedfoward, 2 layer      | 175124     |
| Smooth_1280  | Feedfoward, 2 layer      | 981808     |
| MLP_2048     | Feedfoward, 2 layer      | 15905792   |
| Edge_3120    | Feedfoward, 3 layer      | 4579546    |
| Random_512   | Feedfoward, 3 layer      | 51756245   |

### 4.3 Metrics for evaluation

We evaluate all three mapping methods in terms of the following metrics for every SNNs.

- **Energy consumption on the NoC**: This is the overall energy consumed by spikes communication on the NoC.
- **Average latency**: This is the delay experienced by spikes before reaching their destination and averaged overall spikes.
- **Congestion Count**: Beside latency and energy consumption, one essential metric that we get from the toolchain is congestion count, which reflects the degree of congestion on the NoC.

\[
\text{Congestion Count} = \sum_{t=0}^{n} C_t
\]

During each time step, congestion is defined as the number of spikes exceed the mesh edge’s load. The spikes that exceed the load cannot be transmitted at this time step, whose number is \( C_t \).

- **Edge Variance**: Same as Congestion Count, edge variance is used to reflect the degree of congestion and the load distribution on the NoC. We can get the total hop numbers of every edge on mesh network with XY static routing algorithm. Supposed there are \( n \) edges on mesh, \( e_i \) represent edge-i’s total hop numbers after all time steps.

\[
\text{Edge} = (e_1, e_2, ..., e_n)
\]

\[
\text{Edge Var} = \text{Var}(\text{Edge})
\]

5 RESULTS AND DISCUSSION

In this section, we compare SNEAP with some state-of-the-art methods proposed by SpiNeMap and SCO [10]. SpiNeMap uses SpiNeCluster to partition SNNs into clusters to minimize the total number of spikes among the clusters and SpiNePlacer to optimize the placement of clusters to crossbars of the neuromorphic hardware to minimize energy consumption and latency. SCO uses its framework to balance the utilization of crossbars in the hardware. We summarize the improvements of our method against SpiNeMap and SCO. We now describe these results in detail.

5.1 Partitioning Performance

In Figure 4, we compare the global traffic (the number of spikes among partitions) and the execution time of each SNNs under different methods normalized to SpiNeMap. Compared with SpiNeMap, SNEAP has a 890× reduction in execution time. The cause of this reduction is that the heuristic algorithm is used to compress a large graph quickly during the partitioning phase, so that the subsequent optimization process will reduce the time consumption. SNEAP has 8% fewer average the number of spikes among partitions than SpiNeMap. These improvements are as a result of the optimization algorithm of SNEAP, which is good for jumping out of local optimum.
5.2 Mapping Algorithms Comparison

As shown in Figure 5, we evaluate the convergence time of three algorithms (SA, PSO, Tabu) and then get the relationship between average hop and time consumed. We also performed the same analysis on the other four types of SNN, and the results are similar. Because SA can search the best results in the shortest time in this type of optimization problem, so in this paper we use SA to find out the best mapping scheme.

Figure 5: Comparison of convergence speed.

Figure 6 shows average latency, dynamic energy, congestion count, and edge variance on the mapping phase under different heuristic algorithms normalized to PSO proposed by SpiNeMap. As can be seen from Figure 6, SA results in about 1% to 8% and average 3% reduction in average latency, almost 2% to 33% and average 16% reduction in dynamic energy, nearly 15% to 63% and average 28% in edge variance and approximately 12% - 61% and average 25% in congestion count compared with other algorithms. In conclusion, SA can find the best mapping with lower energy and latency than other algorithms within a certain time period.

Figure 6: Evaluate various algorithm in mapping phase.

5.3 Overall Toolchain Results

5.3.1 Average latency. Figure 7(a) gives shows the average latency of overall spikes on the NoC under different method normalized to SpiNeMap. The statistic shows that compared with SpiNeMap and SCO, SNEAP has a great reduction in all of SNN cases. SNEAP results in average 51% lower than the SpiNeMap and 88% lower than SCO. These improvements are because of the optimization objective of SNEAP. SNEAP adopts objective to minimize the total number of spikes among the partitions and average hop. In addition to optimization objective, optimization algorithms are also better, which good for jumping out of local optimum.

For the case of the largest SNN Random, SNEAP achieves 92% lower average latency than SpiNeMap. While for the other case such as MLP, SNEAP only achieves 8% lower average. The cause of this consequence is different connectivity-scheme between MLP and Random. Compared to random connect (Random), full connect (MLP) has less optimizable space in the whole toolchain.

5.3.2 Energy. Figure 7(b) gives the dynamic energy of the NoCs under different method normalized to SpiNeMap. Since all experiments are based on 5x5 2D mesh structure, static energy is always a constant. Consequently, we use the dynamic energy to evaluate the energy consumption of NoCs. Compared with other methods, SNEAP has the lowest energy consumption. SNEAP results in average 23% lower than the SpiNeMap and 31% lower than SCO.

The improvement is due to the multi-level partitioning algorithm, which outperforms the greedy KL algorithm proposed by SpiNeMap. Fewer spikes communicated among the partitions, lower dynamic energy consumption.

Figure 7: Overall Results.

5.3.3 Congestion. In Figure 7(c), we report the edge variance of the NoCs under different methods normalized to SpiNeMap. As shown in Figure 7(c), SNEAP has the lowest edge variance of all our evaluated methods. For SpiNeMap, SNEAP has an average 61% reduction. For SCO, an average reduction is 1x. This reduction is due to the partitioning algorithm of SNEAP, which may adopt a non-optimal solution to jump out of local optimal compared with greedy KL used by SpiNeMap. This indirectly leads to a balanced distribution of spikes on the NoCs.
Figure 7(d) presents the congestion count of the NoCs under different methods normalized to SpiNeMap. The results of the congestion count are similar to that of the edge variance. The more balanced mapping of spikes can effectively reduce the congestion count on the NoC.

5.3.4 Execution time of toolchains. In Figure 8, we illustrate the end-to-end execution time under different toolchains. SNEAP achieves 418× lower average execution time than SpiNeMap. The causes behind this are that during the partitioning phase SNEAP has a reduced amount of execution time compared to SpiNeMap and that in mapping phase SA converges faster than PSO.

Figure 8: Execution time of toolchains.

6 CONCLUSION & FUTURE WORK

This paper presents a fast and efficient toolchain - SNEAP to map the large-scale SNN onto the NoC-based neuromorphic platform. SNEAP completes the entire mapping process in four phases: Profiling, Partitioning, Mapping, Evaluation. In the profiling phase, we use the SNN software simulator to extract the essential information of SNN such as topology and the behavior of spike. By using this information, we construct the undirected graph of SNN and generate spike trace files. In the partitioning phase, we use a multi-level graph partitioning method to quickly divided the graph of SNN into multiple SNN partitions. Our objective is to minimize the number of spikes between partitions. In the mapping phase, we use the heuristic-based algorithm (SA) to map optimized SNN partitions on the physical processing unit in hardware. Combining the optimization in the partitioning phase, heuristic-based mapping algorithm optimizes the energy consumption and spike latency on the NoC-based neuromorphic platform. Using five SNNs, we show that our toolchain can achieve 418× reduction in end-to-end execution time, and reduce average energy consumption by 23% and average spike latency by 51%, compared to SpiNeMap. In the future, the toolchain is to support mapping optimization during the learning process of SNNs. In the learning process of SNNs, the topology of the SNNs changes dynamically, which brings challenges to the partitioning and mapping tasks of the toolchain.

REFERENCES

[1] Wolfgang Maass. Networks of spiking neurons: the third generation of neural network models. Neural networks, 10(9):1659–1671, 1997.
[2] Peter U Diehl and Matthew Cook. Unsupervised learning of digit recognition using spike-timing-dependent plasticity. Frontiers in computational neuroscience, 9, 2015.
[3] Peter U Diehl, Guido Zarrella, Andrew Cassidy, Bruno U Pedroni, and Emre Neftci. Conversion of artificial recurrent neural networks to spiking neural networks for low-power neuromorphic hardware. In 2016 IEEE International Conference on Rebooting Computing (ICRC), pages 1–8. IEEE, 2016.
[4] Filipp Akopyan, Jun Sawada, Andrew Cassidy, Rodrigo Alvarez-Icaza, John Arthur, Paul Merolla, Nabil Imam, Yutaka Nakamura, Pallab Datta, Gi-Joon Nam, et al. Truenorth: Design and tool flow of a 65 mm 1 million neuron programmable neurosynaptic chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34(10):1537–1557, 2015.
[5] Mike Davies, Narayan Srinivasa, Tsung-Han Lin, Gautham Chintala, Yongqiang Cao, Sri Harsha Choday, Georgios Dimou, Prasad Joshi, Nabil Imam, Shweta Jain, et al. Loihi: A neuromorphic manycore processor with on-chip learning. IEEE Micro, 38(1):82–99, 2018.
[6] Saber Moradi, Ning Qiao, Fabio Stefanini, and Giacomo Indiveri. A scalable multicores architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (dynaps). IEEE transactions on biomedical circuits and systems, 12(1):106–122, 2017.
[7] Steve B Furber, David R Lester, Luis A Plana, Jun D Garside, Eustace Painkras, Steve Temple, and Andrew D Brown. Overview of the spinnaker system architecture. IEEE Transactions on Computers, 62(12):2454–2467, 2012.
[8] Francesco Galluppi, Sergio Davies, Alexander Rast, Thomas Sharp, Luis A Plana, and Steve Furber. A hierarchical configuration system for a massively parallel neural hardware platform. In Proceedings of the 9th conference on Computing Frontiers, pages 183–192. ACM, 2012.
[9] Yu Ji, YouHui Zhang, ShuangChen Li, Ping Chi, CiHang Jiang, Peng Qu, Yuan Xie, and WenGuang Chen. Neutrans: Neural network transformation and co-design under neuromorphic hardware constraints. In The 49th Annual IEEE/ACM International Symposium on Microarchitecture, page 21. IEEE Press, 2016.
[10] Matthew Kay Fei Lee, Yingnan Cui, Thanhnamal Sonu, Tao Luo, Jun Zhou, Wai Teng Tang, Weng-Fai Wong, and Rick Siow Mong Goh. A system-level simulator for rram-based neuromorphic computing chips. ACM Transactions on Architecture and Code Optimization (TACO), 15(4):64, 2019.
[11] Adarsha Balaji, Anup Das, Yufeng Wu, Khahin Huynh, Francesco G Dell’Anna, Giacomo Indiveri, Jeffrey L Krichnan, Nikil D Dutt, Siebren Schuftsma, and Francky Cathoor. Mapping spiking neural networks to neuromorphic hardware. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019.
[12] Arnon Amir, Pallab Datta, William P Risk, Andrew S Cassidy, Jeffrey A Kunzitr, Steve K Esser, Alexandre Andreopoulos, Theodore M Wong, Myron Flickner, Rodrigo Alvarez-Icaza, et al. Cognitive computing programming paradigm: a corelet language for composing networks of neurosynaptic cores. In The 2013 International Joint Conference on Neural Networks (IJCNN), pages 1–10. IEEE, 2013.
[13] Qiangfei Xia and J Joshua Yang. Memristive crossbar arrays for brain-inspired computing. Nature materials, 18(4):309–323, 2019.
[14] Ting-Shuo Chou, Hikaj K Kashyap, Jiwei Xing, Stanislav Listopad, Emily L Rounds, Michael Beyeler, Nikil D Dutt, and Jeffrey L Krichnan. Carlsim 4: an open source library for large scale, biologically detailed spiking neural network simulation using heterogeneous clusters. In 2018 International Joint Conference on Neural Networks (IJCNN), pages 1–8. IEEE, 2018.
[15] Marc-oliver Gewaltig and Mark-Eduard Diesmann. Nest (neural simulation tool). Scholarpedia, 2(4):1430, 2007.
[16] George Karypis and Vipin Kumar. Multilevelk-way partitioning scheme for irregular graphs. Journal of Parallel and Distributed computing, 48(1):96–129, 1998.
[17] James Kennedy. Particle swarm optimization. Encyclopedia of machine learning, pages 760–766, 2010.
[18] Brian W Kernighan and Shen Lin. An efficient heuristic procedure for partitioning graphs. Bell system technical journal, 49(2):291–307, 1970.
[19] Hyung Gyu Lee, Naehyuck Chang, Umit Y Ogras, and Radu Marculescu. On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Transactions on Design Automation of Electronic Systems (TODAES), 12(3):23, 2007.
[20] Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, and Davide Patti. Improving energy efficiency in wireless network-on-chip architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC), 14(1):9, 2018.