Robust and Accurate Fine-Grain Power Models for Embedded Systems With No On-Chip PMU

Kris Nikov, Marcos Martínez, Simon Wegener, Jose Nunez-Yanez, Zbigniew Chamski, Kyriakos Georgiou, and Kerstin Eder

Abstract—This letter presents a novel approach to event-based power modeling for embedded platforms that do not have a performance monitoring unit (PMU). The method involves complementing the target hardware platform, where the physical power data is measured, with another platform on which the CPU performance data, that is needed for model generation, can be collected. The methodology is used to generate accurate fine-grain power models for the Gaisler GR712RC dual-core LEON3 fault-tolerant SPARC processor with onboard power sensors and no PMU. A Kintex UltraScale field-programmable gate array (FPGA) is used as the support platform to obtain the required CPU performance data, by running a soft-core representation of the dual-core LEON3 as on the GR712RC but with a PMU implementation. Both platforms execute the same benchmark set and data collection is synchronized using per-sample timestamps so that the power sensor data from the GR712RC board can be matched to the PMU data from the FPGA. The synchronized samples are then processed by the Robust Energy and Power Predictor Selection (REPPS) software in order to generate power models. The models achieve less than 2% power estimation error when validated on an industrial use case and can follow program phases, which makes them suitable for runtime power profiling during development.

Index Terms—Application-specified integrated circuit (ASIC), field-programmable gate array (FPGA), LEON3, performance monitoring counter (PMC), power models.

I. INTRODUCTION

POWER analysis enables hardware designers and software developers to optimize the energy consumption of embedded systems. Robust and accurate power models are fundamental in this context, with hardware event-based power modeling being a widely used technique both for CPU as well as full system modeling [1]–[5]. Rodrigues et al. [1] presented a systematic review of common performance monitoring unit (PMU) events, also termed performance monitoring counters (PMCs), in modern microprocessors and show their effectiveness in characterizing and modeling dynamic power consumption. The challenge is how to develop accurate power models for systems without an on-chip PMU. This letter introduces an innovative, dual-platform approach for power modeling of such platforms, and includes full model validation against physical power measurements.

In the space industry, devices that operate under tight resource constraints often remain deployed for years, relying only on remote maintenance. Continuous development over the life cycle of such systems can be achieved via dynamic over-the-air software and firmware updates [6], [7]. In the case of satellite communications, energy efficiency is a critical requirement, with development focusing on processors such as the LEON3 microprocessor. Our dual-platform methodology was used to characterize the power consumption of the LEON3 on the GR712RC development platform [8], which does not have an on-chip PMU. The omission of the PMU is typical of deeply embedded devices, where any hardware that represents a power or area overhead during deployment is removed before fabrication. The models were deployed during remote software development to enable early power analysis and optimization, with the aim to ensure that any over-the-air updates meet the energy and power constraints before they are applied and without the need for direct access to the platform. The techniques described in this letter can be applied to other open embedded hardware platforms with no PMU.

Existing research toward energy models for the LEON3 processor includes instruction-level energy models for a custom LEON3 design [9]. The program execution and energy consumption data are generated using an RTL gate-level simulator targeting a 90-nm implementation at 400-MHz CPU core frequency. The models are validated using a cycle-accurate instruction set simulator, achieving a worst case estimation error of ±12% when compared to the gate-level design simulation. Another power estimation approach for the LEON3 [10] achieved an average error between 1.5% and 2.1%. The authors used field-programmable gate array (FPGA) emulation for a custom design at a 25-MHz operating frequency to obtain hardware counter measurements and use an external gate-level analysis tool for power estimates. Both approaches achieve low model errors compared to simulation-based power estimation, but lack validation against hardware measurements, which is essential to gain full confidence in the accuracy of the models. A similar dual-platform approach based on
real hardware measurements together with event data collected from a cycle-accurate instruction set emulator has been used to generate PMC-based energy models for the Arm Cortex-M0 processor [11]. However, these models use samples with coarser granularity to inform static energy consumption analysis and compile-time optimizations; they are not suitable for runtime power profiling during development.

This letter offers the following scientific contributions.

1) A dual-platform approach to collect PMCs from an FPGA soft-core implementation and to synchronize these with direct power measurements from a physical board using per-sample timestamps to enable fine-grain PMC-based power modeling for hardware platforms with no on-chip PMU.

2) A detailed power model for the LEON3 processor that has undergone comprehensive validation against hardware power measurements.

3) Portable, modular, and open-source model generation software, named Robust Energy and Power Predictor Selection (REPPS) [12], that implements several search algorithms along with k-fold cross-validation in order to identify the optimal selection of PMCs for the model.

II. POWER MODELING METHODOLOGY

The power modeling methodology is composed of two stages: 1) data collection and synchronization and 2) model generation and validation as shown in more detail in Fig. 1.

A. Data Collection and Synchronization

1) Platform Configuration: First, both the application-specified integrated circuit (ASIC) and FPGA hardware platforms need to be set up to be used in tandem to collect the data for model generation. The target ASIC is the GR712RC evaluation board, used predominantly in the space industry. The specific platform is ideal for evaluating the model generation methodology, since the on-chip LEON3 CPU RTL design is available under the GNU GPL license, allowing free and unlimited use for research and education. The LEON3 CPU on the platform features a custom dual-core implementation of the 32-bit SPARC V8 ISA, equipped with fault and radiation-resistant technologies, making it suitable for outer space operations. This processor implementation does not include a PMU, but the ASIC offers onboard power sensors. The PMU IP available for the LEON3 processors is the LEON3 Statistics Unit, L3STAT, which offers a configurable number of (up to 64) 32-bit counters that can count events in the processor core or the AHB bus of the LEON3. This processor design is synthesized together with the L3STAT unit on a Kintex UltraScale KU060 FPGA for the collection of the event counts, while power measurements are obtained from the GR712RC development board.

For this dual-platform approach to work, it is critical to ensure that the synthesized processor matches the behavior of the hardware implementation on the GR712RC that is to be modeled. The main features of the LEON3 on both platforms are a 16-KiB (4 × 4 kB) multiway instruction cache, 16-KiB (4 × 4 kB) multiway data cache, and an 80-MHz frequency clock. There are two significant differences between the processor on the development board and its FPGA synthesized version. The LEON3 on the GR712RC has a high-performance double-precision IEEE-754 floating-point unit, which is not open source, i.e., not included in the RTL distribution. To be able to run the exact program compilation on both platforms, the hardware FPU is disabled through compilation options and a software library is used instead to compute floating-point operations. Also, the memory read and write timing is different, which does not allow the FPGA to run at the same speed as the development board, 80 MHz. Thus, it is necessary to extend the timing of memory operations to five clock cycles from the regular two clock cycles on the GR712RC board. The FPGA implementation requires three wait states to be able to run programs at 80 MHz and execution time is the same as on the ASIC platform, with a negligible delta of a few microseconds. The GRMON debugger was used to control and monitor the LEON3 CPUs in both setups.

2) PMU Counter List: The modeling methodology requires a list of supported counters that can be collected using the soft-core CPU implementation on the supporting FPGA platform. The L3STAT unit for the LEON3 is used to monitor the 17 CPU-specific PMCs shown in Table I, which is the complete list of available nonzero counters during workload execution. $C_0$ is used to synchronize the PMC data to the power sensor data and $C_1$–$C_{16}$ are used in model generation.

3) Precompiled Workloads: In order to obtain the necessary data for successful platform power modeling, the workloads used to exercise the target CPU need to be carefully selected.

BEEBS [13] is an open-source benchmark suite designed for performance and energy consumption analysis of embedded architectures. It includes several subsets of workloads, representing a wide variety of embedded applications. This diversity makes BEEBS an excellent training set, ensuring that the model is robust, flexible, and not overfitted to a specific

![Fig. 1. Power modeling methodology stages.](image-url)
application type. The set of benchmarks used for training consists of the 50 distinct workloads from BEEBS, that were successfully compiled using the Gaisler RTEMS compiler and executed on the two platforms. The benchmarks were executed four times each in order to obtain statistically robust measurements. The training data has over 288,000 sample points. The average execution time variation between the four runs was 0.34% for both CPU and FPGA implementations.

The models were evaluated on a proprietary computer vision algorithm used in space satellite imaging. There are four different compiled versions of this algorithm, obtained using two different compilers and levels of optimization. The four binaries are executed three times each resulting in a test set of over 23,000 sample points. A detailed list of the train and test benchmark sets, as well as individual workload execution times, is available in the project code repository [12].

4) Data Synchronization: The most critical part of the dual-platform setup is to ensure that the power sensor data from the ASIC corresponds to the correct PMC data from the FPGA. The cross-platform synchronization methodology for the target platform consists of the following steps.

1) Configure the FPGA with the LEON3 and L3STAT.
2) Initialize the processor on the FPGA with three wait states on the memory access using GRMON.
3) Set up the L3STAT for polling the available PMCs as fast as possible, collecting around 95 samples per second.
4) Load and run the benchmarks on the FPGA and store the PMC data.
5) Program the GR712RC power sensor using the CPU cycle (TIME counter) data from the FPGA so that power can be sampled on the ASIC at the exact same time.
6) Initialize the processor on the GR712RC with three wait states on the memory access using GRMON.
7) Run the benchmark on the ASIC and store the power measurements.
8) For the same value of the TIME counter, associate the sensor data with the corresponding PMC data.

B. Model Generation and Validation

The second stage of the methodology uses the data generated by the first stage. The model generation software is an extension of [14], adapted to the data from the dual-platform setup. All code is open-source and available online [12].

1) Optimization Criteria and Search Algorithms: The methodology uses two search algorithms to find the optimal power model from the collected PMC data. The metric to optimize is the mean absolute percentage error (MAPE). The final set of model coefficients is calculated on the full set of training samples.

2) Data Analysis: Ordinary least squares (OLS) [16] linear regression is used to generate a power model expressed by \( P = \alpha + \beta_1 \times C_1 + \cdots + \beta_n \times C_n \), where the regressor weights (\( \beta_i \)) are obtained for each activity (\( C_i \)), i.e., PMC, and the residual (\( \alpha \)) represents the idle power consumption. The estimated power dissipation (\( P \)) can then be calculated based on the PMC values for a given program and its inputs.

3) Model Validation: The accuracy of the model is validated using PMU data from the test set. The measured power values for the test set are then compared to the power estimations obtained from the model. The prediction accuracy of the power models can then be assessed using the MAPE.

Table II contains the model equations as well as the MAPE values for the train and test sets. Fig. 2 shows that the PMC-based models match the average power consumption of the individual BEEBS benchmarks.

**Table II**: LEON3 Power Models Obtained From Different Model Generation Methods With Validation Results

| Model Name | Power Model Equation | MAPE [%] |
|------------|----------------------|----------|
|            |                      | Train (BEERS) | Test (test-case) |
| Power [W]  |                      |            |               |
| ASIC Data  | \( P = 0.00445617 + 0.0356434 \times \text{FREQ}[\text{MHz}] - 2.101776 \times 9.794606 \times C_1 + 3.733176 \times 9.25\times 9.25 \times C_1 + 1.373066 \times 9.25 \times 9.25 \times C_1 - 1.357438 \times 9.25 \times 9.25 \times C_1 \) | 2.58 | 6.73 |
| Power [W]  |                      |            |               |
| Bottom-Up  | \( P = 2.59797 + 5.8757 \times 9.25 \times C_1 \) | 1.52 | 1.45 |
| Power [W]  |                      |            |               |
| Top-Down   | \( P = 2.61526 - 6.08855 \times 9.25 \times C_1 + 2.01177 \times 9.25 \times C_1 - 1.70636 \times 9.25 \times C_1 + 8.83961 \times 9.25 \times C_1 + 3.733176 \times 9.25 \times C_1 + 1.373066 \times 9.25 \times C_1 - 1.357438 \times 9.25 \times C_1 \) | 1.14 | 1.72 |

Both search algorithms perform \( k \)-fold cross-validation [15] on the training set each time a new candidate PMC is analyzed for inclusion into or removal from the model. At each search step, the average model MAPE across all the folds is used as the performance metric to optimize. The final set of model coefficients is calculated on the full set of training samples.

### III. Experimental Results

Both bottom-up and top-down search algorithms are used for model PMC selection. The resulting models are compared to an ASIC only model, which solely uses frequency information from the GR712RC onboard sensors to obtain a prediction of the average power consumption. The PMC selection is done using 50-fold cross-validation, which is the maximum number of folds available for the BEEBS training set. Table II contains the model equations as well as the model performance results for the train and test sets. Fig. 2 is a visual representation of the predicted power values of the models against the actual measured data for the first run of the train set and the use_case_opt compiled version of the test set using the Gaisler RTEMS compiler with the -O3 optimization flag.

Both bottom-up and top-down searches have identified a different set of PMCs for the respective power models. The model from the bottom-up search uses a single PMC, whereas the top-down model uses 12 PMCs. This highlights the need to use different search algorithms to identify the set of PMCs in order to identify local optima.

Fig. 2(a) shows that the PMC-based models match the average power consumption of the individual BEEBS benchmarks.
during execution, including the direction of the dynamic power peaks. The predictions from the PMC-based models follow the program phases as power varies over time, with the baseline provided by the sensor data. These models are suitable for predictive power profiling, whereas the ASIC only model is not. Regarding the test set, the PMC-based models are able to predict the average power consumption and power draw spikes of the program as illustrated in Fig. 2(b). However, the models underestimate the peak power at the power draw spike points. This is caused both by the limitation in regression-based models, which cannot handle large fluctuations in the modeled data, as well as the limited selection of PMCs used. Nevertheless, the models still recognize the points of power variation, which is why the prediction error is so low.

IV. CONCLUSION

This letter proposes and demonstrates a novel dual-platform approach to generating accurate fine-grain PMC-based power models for target platforms with no on-chip PMU, but for which the RTL design is available. In this approach, the physical power data is obtained from the target hardware platform, and these measurements are then synchronized on a per-sample basis with the performance data collected from a soft-core FPGA implementation instrumented with a PMU. The synchronized samples are then processed by the REPPS software in order to generate power models. REPPS uses automatic search methods to select the set of PMC events that produce the model with the highest estimation accuracy.

This dual-platform approach has been used to generate accurate fine-grain power models for the Gaisler GR712RC dual-core LEON3 fault-tolerant SPARC processor with onboard power sensors and no PMU. The power models for the LEON3 achieve less than 2% MAPE when validated on space communications. The methodology can be used to characterize similar platforms. It is limited by the availability of a soft-core version with PMU and the number as well as types of PMCs available.

REFERENCES

[1] R. Rodrigues, A. Annamalai, I. Koron, and S. Kundu, “A study on the use of performance counters to estimate power in microprocessors,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 12, pp. 882–886, Dec. 2013.
[2] J. Nunez-Yanez and G. Lore, “Enabling accurate modeling of power and energy consumption in an ARM-based system-on-chip,” Microprocess. Microsyst., vol. 37, no. 3, pp. 319–332, 2013.
[3] S. K. Rethinagiri, O. Palomen, R. Ben Atitallah, S. Niar, O. S. Unsal, and A. C. Kestelman, “System-level power estimation tool for embedded processor based platforms,” in Proc. 6th Workshop Rapid Simulat. Perform. Eval. Methods Tools, 2014, pp. 1–8.
[4] M. J. Walker et al., “Accurate and stable run-time power modeling for mobile and embedded CPUs,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 36, no. 1, pp. 106–119, Jan. 2017.
[5] A. Seewald, U. Schultz, E. S. M. Ebeid, and H. S. Midibty, “Coarse-grained computation-oriented energy modeling for heterogeneous parallel embedded systems,” Int. J. Parallel Program., vol. 49, no. 2, pp. 135–157, 2021.
[6] G. Jurkovic and V. Srukw, “Remote firmware update for constrained embedded systems,” in Proc. 37th Int. Conf. Inf. Commun. Technol. Electron. Microelectron. (MIPRO), 2014, pp. 1019–1023.
[7] R. Lounas, M. Mezghiche, and J.-L. Lanet, “Formal methods in dynamic software updating: A survey,” Int. J. Crit. Comput. Based Syst., vol. 9, nos. 1–2, pp. 76–114, 2019.
[8] “GR712RC Dual-Core LEON3-FT Development Board.” [Online]. Available: https://www.gaisler.com/index.php/products/boards/gr712rc-board (accessed, Sep. 11, 2018).
[9] S. Penolazzi, L. Bolognino, and A. Hemani, “Energy and performance model of a SPARC Leon3 processor,” in Proc. 12th Euromicro Conf. Digit. Syst. Design Architect. Methods Tools, 2009, pp. 651–656.
[10] M. Cochet, G. Bonnecheure, J.-M. Daveau, F. Abozeid, and P. Roche, “Implementing the LEON3 Statistics Unit in 28nm FD-SOI: Power Estimation by Activity Proxy,” [Online]. Available: https://www.gaisler.com/doc/annte/ext/implementing-leon3-statistics-final.pdf (accessed Aug. 23, 2018).
[11] K. Georgiou, Z. Chamski, K. Nikov, and K. Eder, “A comprehensive and accurate energy model for Arm’s Cortex-M0 processor,” 2021, arXiv:2104.01055.
[12] K. Nikov, “Robust Energy and Power Predictor Selection,” Accessed: Sep. 24, 2021. [Online]. Available: https://github.com/TSU-TOU/TP-REPPS
[13] J. Pallister, S. Hollis, and J. Bennett, “BEEBS: Open benchmarks for energy measurements on embedded platforms,” 2013, arXiv:1308.5174.
[14] K. Nikov and J. Nunez-Yanez, “Intra and inter-core power modelling for single-ISA heterogeneous processors,” Int. J. Embedded Syst., vol. 12, no. 3, pp. 324–340, 2020.
[15] T. Fushiki, “Estimation of prediction error by using k-fold cross-validation,” Stat. Comput., vol. 21, no. 2, pp. 137–146, 2011.
[16] M. H. Kutner, C. Nachtsheim, J. Neter, and W. Li, Applied Linear Statistical Models. New York, NY, USA: McGraw-Hill, 2005.