Modular Baskets Queue

Armando Castañeda
armando.castaneda@im.unam.mx
Instituto de Matemáticas, UNAM
Ciudad de México, México

Miguel Piña
miguel_pina@ciencias.unam.mx
Faculad de Ciencias, UNAM
Ciudad de México, México

ABSTRACT
A modular version of the baskets queue of Hoffman, Shalev and Shavit is presented. It manipulates the head and tail using a novel object called load-link/increment-conditional, which can be implemented using only READ/WRITE instructions, and admits implementations that spread contention. This suggests that there might be an alternative to the seemingly inherent bottleneck in previous queue implementations that manipulate the head and the tail using read-modify-write instructions over a single shared register.

1 INTRODUCTION
Concurrent multi-producer/multi-consumer FIFO queues are fundamental shared data structures, ubiquitous in all sorts of systems. For over more than three decades, several concurrent queue shared-memory implementations have been proposed. Despite these efforts, even state-of-the-art concurrent queue algorithms scale poorly, namely, as the number of cores grows, the latency of queue operations grow at least linearly on the number of cores.

One of main the reasons of the poor scalability is the high contention in the read-modify-write (RMW) instructions, such as compare-and-set (CAS) or fetch-and-increment (FAI), that manipulate the head and the tail [1, 2, 8, 10–16]. The latency of any contendted such instruction is linear in the number of contending cores, since every instruction acquires exclusive ownership of its location’s cache line. The best known queue implementations [14, 16] exploit the semantics of the FAI instruction, that do not fail and hence always make progress. In many queue implementations, a queue operation retries a failed CAS until it succeeds [1, 2, 10–13]. An approach that lies in the middle is that of the baskets queue [8], where a failed CAS in an enqueue operation implies concurrency with other enqueue operations, and hence the items of all these operations do not need to be ordered, instead they are stored in a basket, where the items can be dequeued in any order. To overcome this seemingly inherent bottleneck, it has been recently proposed a CAS implementation from hardware transactional memory, that exhibits better performance that the usual CAS [15].

In this ongoing project, we observe that RMW instructions are not needed to consistently manipulate the head or the tail. We believe that this observation might open the possibility of concurrent queue implementations with better scalability. Concretely, we present a modular baskets queue algorithm, based on a novel object that we call load-link/increment-conditional (LL/IC) that suffices for manipulating the head and the tail of the queue. LL/IC admits implementations that spread contention and use only simple READ/WRITE instructions. LL/IC is a similar to LL/SC, with the difference that IC, if successful, only increments the current value of the linked register. The modular baskets queue stands for its simplicity, with a simple correctness proof.

2 THE MODULAR BASKET QUEUE
Model of computation. We consider the standard shared memory model [7] with \( n \geq 2 \) asynchronous processes that communicate using atomic instructions that modify the contents of the shared memory; the instructions range from simple READ and WRITE, to more complex RMW instructions such as FAI and CAS. For simplicity, the baskets queue algorithm is presented using an infinite shared array \(^1\). We consider the wait-free [5] and lock-free [6] progress conditions, and linearizability [7] as consistency condition.

Algorithm 1 The modular baskets queue.

| Shared Variables: |
|-------------------|
| \( A[0,1,\ldots] = \text{infinite array of basket objects} \) |
| \( \text{HEAD, TAIL} = \text{LL/IC objects initialized to 0} \) |

Operation ENQ(\( x \)):
(01) \textbf{while} true \textbf{do}
(02) \( \text{tail} = \text{TAIL.LL}() \)
(03) \textbf{if} \( A[\text{tail}].\text{PUT}(x) = \text{OK} \) \textbf{then}
(04) \( \text{TAIL.IC}() \)
(05) \textbf{return} \text{OK}
(06) \textbf{endif}
(07) \( \text{TAIL.IC}() \)
(08) \textbf{endwhile}
end ENQ

Operation DEQ():
(09) \( \text{head} = \text{HEAD.LL}() \)
(10) \( \text{tail} = \text{TAIL.LL}() \)
(11) \textbf{while} true \textbf{do}
(12) \textbf{if} \( \text{head} < \text{tail} \) \textbf{then}
(13) \( x = A[\text{head}].\text{TAKE}() \)
(14) \textbf{if} \( x \neq \text{CLOSED} \) \textbf{then return} \( x \) \textbf{endif}
(15) \( \text{HEAD.IC}() \)
(16) \textbf{endif}
(17) \( \text{head} = \text{HEAD.LL}() \)
(18) \( \text{tail} = \text{TAIL.LL}() \)
(19) \textbf{if} \( \text{head} = \text{head}' = \text{tail} = \text{tail}' \) \textbf{then return} \text{EMPTY} \textbf{endif}
(20) \( \text{head} = \text{head}' \)
(21) \( \text{tail} = \text{tail}' \)
(22) \textbf{endwhile}
end DEQ

The algorithm. The modular baskets queue appears in Algorithm 1. It is based on two concurrent objects: baskets and LL/IC. Roughly speaking, the baskets store groups of enqueued items that can be taken dequeued in any order, while two LL/IC objects store the head and the tail of the queue.

The sequential specification of a basket of capacity \( K \), or \( K \)-basket, satisfies the following properties, assuming the state of the object is a pair \( (S,C) \), initialized to \((\emptyset,0)\):
(1) PUT(\( x \)). Non-deterministically picks between returning FULL (regardless of the state), and doing: If \( C = K \), then return FULL, else do \( S = S \cup \{x\} \), \( C = C + 1 \) and return OK.

\(^1\)An infinite array can be implemented using a linked list whose nodes contain arrays of finite size; the list grows on demand during an execution, each node appended to the list using CAS to maintain consistency.
(2) \text{TAKE}(). If \( S \neq \emptyset \), then do \( S = S \setminus \{x\} \) and return \( x \), for some \( x \in S \), else do \( C = K \) and return \text{CLOSED}.

The baskets in the original baskets queue [8] were defined only implicitly. Recently, baskets were explicitly defined in [15]. Our basket specification provides stronger guarantees, being the main difference the following one. In [15], there is a basket_empty operation that can return either true or false if the basket is not empty, i.e. it allows false negatives. The \text{TAKE} operation of our specification mixes the functionality of basket_empty and basket_extract, as if it returns \text{CLOSED}, no item will ever be put or taken from the basket.

The specification of \text{LL}/\text{IC} satisfies the next properties, where the state of the object is an integer \( R \), initialized to 0, and assuming that any process invokes \text{IC} only if it has invoked \text{LL} before:

(1) \text{LL}(): Returns the current value in \( R \).
(2) \text{IC}(): If \( R \) has not been incremented since the last \text{LL} of the invoking process, then do \( R = R + 1 \); in any case return \text{OK}.

\textbf{Theorem 2.1.} In Algorithm 1, if the objects in \( A \), and \text{HEAD} and \text{TAIL} objects are linearizable and \text{wait-free}, then the algorithm is a linearizable lock-free implementation of a concurrent queue.

\textbf{Proof.} Since all shared objects are \text{wait-free}, every step of the implementation completes. Note that every time a \text{DEQ}/\text{ENQ} operation completes a while loop (hence without returning), an \text{ENQ} (resp. a \text{DEQ}) operation successfully puts (resp. takes) an item in (resp. from) a basket. Thus, in an infinite execution, if a \text{DEQ}/\text{ENQ} operation takes infinitely many steps, infinitely many \text{DEQ}/\text{ENQ} operations terminate. Hence the implementation is lock-free.

To prove that the algorithm is linearizable, we consider the aspect-oriented linearizability proof framework in [4]. Assuming that every item is enqueued at most once, it states that a queue implementation is linearizable if each of its finite executions is \text{free} of violation. We enumerate the violations and argue that every execution of the algorithm is free of them.

\text{VFresh}: A \text{DEQ} operation returns an item not previously inserted by any \text{ENQ} operation. Clearly, \text{DEQ} operations return items that were previously put in the baskets, and \text{ENQ} operations put items in the baskets. Thus, each execution is free of \text{VFresh}.

\text{VRepeat}: Two \text{DEQ} operations return the item inserted by the same \text{ENQ} operation. The specification of the basket directly implies that every execution is free of \text{VRepeat}.

\text{VOrd}: Two items are enqueued in a certain order, and a \text{DEQ} returns the item before any \text{DEQ} of the earlier item starts. \text{LL}/\text{IC} guarantees that if an \text{ENQ} operation enqueues an item, say \( x \), and then a later \text{ENQ} operation enqueues another item, say \( y \), then \( x \) is inserted in baskets \( A[i] \) and \( A[j] \), with \( i < j \). Then, \( x \) is dequeued first because \text{DEQ} operations scan \( A \) in index-ascending order. Thus, every execution is free of \text{VOrd}.

\text{VWit}: A \text{DEQ} operation returning \text{EMPTY} even though the queue is never logically empty during the execution of the \text{DEQ} operation. An item is logically in the queue if it is in a basket \( A[i] \) and \( i < \text{TAIL} \). When a \text{DEQ} operation returns \text{EMPTY}, there is a point in time where no basket in \( A[0, 1, \ldots, \text{TAIL} - 1] \) contains an item, and hence the queue is logically empty (it might however be the case that \( A[\text{TAIL}] \) does contain an item at that moment). Hence every execution is free of \text{VWit}. \hfill \Box

The scalability of the algorithm depends on the scalability of concrete implementations of \text{LL}/\text{IC} and basket that it is instantiated with. We propose \text{wait-free} implementations of each of the objects.

\textbf{LLAC implementations.} Let \( p \) denote the process that invokes an operation.

\textbf{A CAS-based implementation.} It uses a shared register \( R \) initialized to 0. LL first reads \( R \) and stores the value in a persistent variable \( r_p \) of \( p \), and then returns \( r_p \). IC first reads \( R \) and if that value is equal to \( r_p \), then it performs \text{CAS}(R, r_p, r_p + 1); in any case returns \text{OK}.

\textbf{Theorem 2.2.} The \text{CAS-based LLAC implementation just described is linearizable and \text{wait-free}.}

\textbf{Proof sketch.} The algorithm is obviously \text{wait-free}. For the linearizability proof, consider any finite execution \( E \) with no pending operations. We define the following linearization points. The linearization point of an LL operation is when it reads \( R \). If an IC operation performs a CAS, it is linearized at that step, otherwise it is linearized when it reads \( R \). Let \( S_f \) be the sequential execution induced by the first \( t \) linearization points of \( E \), reading its steps in index-ascending order. By induction on \( t \), it can be shown that \( S_f \) is a sequential execution of \text{LL}/\text{IC}, where \( T \) is the number of operations in \( E \). The main observation is that if there is a successful CAS before the CAS of an IC operation of process \( p \), then the contents of \( R \) is different from the value \( p \) reads in its previous LL operation.

\textbf{A READ/WRITE implementation.} It uses a shared array \( M \) with \( n \) entries initialized to 0. LL first reads all entries of \( M \) (in some order) and stores the maximum value in a persistent variable \( \text{max}_p \) of \( p \), and then returns \( \text{max}_p \). IC first reads all entries of \( M \), and if the maximum among those values is equal to \( \text{max}_p \), it performs \text{WRITE}(M[p], \text{max}_p + 1); in any case returns \text{OK}.

\textbf{Theorem 2.3.} The \text{READ/WRITE-based LLAC implementation just described is linearizable and \text{wait-free}.}

\textbf{Proof sketch.} The algorithm is obviously \text{wait-free}. We next argue that each of its executions is linearizable.

Consider any finite execution of the algorithm with no pending operations. To make or argument simple, let us suppose that there is a \text{fictitious} IC operation that atomically writes 0 in all entries of \( M \) at the very beginning of the execution.

Each IC operation is linearized at its last step. Thus, an IC that writes, is linearized at its \text{WRITE} step, and an IC that does not write is linearized at its last \text{READ} step. Let \( \text{MAX} \) be the maximum value in the shared array \( M \) at the end of the execution. For every \( R \in \{0, 1, \ldots, \text{MAX} - 1\} \), let \( \text{IC}_R \) be the IC operation that writes \( R \) for the first time in \( M \).

We will linearize every LL operation that returns value \( R \in \{0, 1, \ldots, \text{MAX} - 1\} \) at one of its steps, and argue that this step is between \( \text{IC}_R \) and \( \text{IC}_{R+1} \). This will induce a sequential execution that respect the real-time order and is a sequential execution of \text{LL}/\text{IC}, and hence a linearization.

Let \( \text{op} \) denote any LL that returns \( R \in \{0, 1, \ldots, \text{MAX} - 1\} \) and let \( e \) denote its \text{READ} step that reads \( R \) for the first time. Observe that \( \text{IC}_R \) has been linearized when \( e \) happens in the execution. We have two cases:
(1) If the shared memory $M$ does not contain a value $> R$ when $e$ occurs (hence no $IC_{R'}$ with $R' > R$ has been linearized when $e$ occurs), then $op$ is linearized at $e$.

(2) If the shared memory $M$ does contain a value $> R$ when $e$ occurs, then $op$ is linearized as follows. Let $M[j]$ be the entry that is read at step $e$. Note that this case can happen if and only if some entries in the range $M[0, \ldots, j-1]$ contain values $> R$ when $e$ happens (and hence some $IC_{R'}$ with $R' > R$ have been linearized when $e$ occurs). Moreover, it can be shown that the value $R+1$ is written in an entry in the range $M[0, \ldots, j-1]$ at some time between the invocation of $op$ and $e$. Let $i \in \{0, \ldots, j-1\}$ be the index of the entry where it is written $R+1$ for the first time. Then, $op$ is linearized right before $R+1$ is written in $M[i]$ (and hence before $IC_{R+1}$).

\[\Box\]

A mixed implementation. It uses a shared array $M$ with $K < n$ entries initialized to 0. LL reads all entries of $M$ and stores the maximum value and its index in persistent variables $\text{max}_p$ and $\text{indmax}_p$ of $p$, and returns $\text{max}_p$. IC non-deterministically picks an index $\text{pos} \in \{0, 1, \ldots, K-1\} \setminus \{\text{indmax}_p\}$. If $M[\text{pos}]$ contains a value $x$ less than $\text{max}_p + 1$, then it performs $\text{CAS}(M[\text{pos}], x, \text{max}_p + 1)$ if the CAS is successful, it returns OK. Otherwise, it reads the value in $M[\text{indmax}_p]$, and if it is equal to $\text{max}_p$, then it performs $\text{CAS}(M[\text{indmax}_p], \text{max}_p, \text{max}_p + 1)$; in any case returns OK.

Theorem 2.4. The mixed implementation just described is linearizable and wait-free.

Proof sketch. The algorithm is obviously wait-free. The linearizability proof is nearly the same as the one in the previous theorem; the only difference is that each IC operation is linearized at its last step, either a CAS (successful or not) or a READ. \[\Box\]

Basket implementations. The basket implementations appear in Algorithms 2 and 3. Structure implementations of [3].

In the first implementation, the process uses FAI to guarantee that at most two "opposite" operations "compete" for the same location in the shared array, which can be resolved with a SWAP; the idea of this algorithm is similar to the approach in the LCRQ algorithm [14].

In the second implementation, each process has a dedicated location in the shared array where it tries to put its item when it invokes PUT. When a process invokes TAKE, it first tries to take an item from its dedicated location, and if it does not succeed, it randomly picks non-previously-picked location and does the same, and repeats until it takes an item or all locations have been cancelled. Since several operations might "compete" for the same location, CAS is needed. This implementation is reminiscent to locally linearizable generic data structure implementations of [3].

Theorem 2.5. Algorithm 2 is a wait-free linearizable implementation of a $K$-basket.

Proof sketch. It is not hard to see that the algorithm is wait-free.

For the linearizability proof, given an entry $A[i]$, we will say that a PUT operation successfully puts its item in $A[i]$ if it gets $\perp$ when it performs SWAP on $A[i]$, and that a TAKE operation successfully puts

 cancels $A[i]$ if it gets $\perp$ when it performs SWAP on $A[i]$, otherwise (i.e. it gets a value distinct from $\perp$), we say that the TAKE operation successfully takes an item from $A[i]$. From the specification of FAI, for every $A[i]$, at most one PUT operation tries to successfully put its item in $A[i]$, and at most one TAKE operation tries to either successfully cancel $A[i]$ or successfully take an item from $A[i]$. If the specification of SWAP, if $A[i]$ is cancelled, no PUT operation successfully puts an item in it and no TAKE operation successfully takes an item from it. Given any execution of the algorithm, the operations are linearized as follows. A PUT operation that successfully puts its item is linearized at its last FAI instruction before returning. A TAKE operation that successfully takes an item from $A[i]$, is linearized right after the PUT operation that successfully put its item in $A[i]$. A PUT that returns $\text{FULL}$ is linearized at its return step, and similarly, a TAKE that returns $\text{CLOSED}$ is linearized at its return step. Note that, in both cases, at that moment of the execution, every entry of $A$ has been or will be either cancelled or a TAKE operation has or will successfully take an item from it. It can be shown that these linearization points induce a valid linearization of the execution.

Theorem 2.6. Algorithm 3 is a wait-free linearizable implementation of an $n$-basket.

Proof sketch. Clearly, PUT is wait-free. It is not difficult to see that TAKE is wait-free too.

For the linearizability proof, given an entry $A[i]$, we will say that a PUT operation of process $p$, successfully puts its item in

\begin{algorithm}[H]
\caption{2 $K$-basket from FAI and SWAP.}
\begin{algorithmic}
\State \textbf{Shared Variables:} $A[0,1,\ldots,K-1] = [\perp, \perp, \ldots, \perp]$ \State $\text{PUT, TAKE} \equiv 0$ \State $\text{STATE} = \text{OPEN}$
\State \textbf{Operation PUT($x$)}:
\State \hspace{1em} (01) \textbf{while} true \textbf{do}
\State \hspace{2em} (02) $\text{state} = \text{READ($\text{STATE}$)}$
\State \hspace{2em} (03) $\text{puts} = \text{READ($\text{PUTS}$)}$
\State \hspace{2em} (04) \textbf{if} $\text{state} == \text{CLOSED or puts} \geq K \text{ then return $\text{FULL}$}$
\State \hspace{2em} (05) \textbf{else}$
\State \hspace{3em} (06) $\text{puts} = \text{FAI($\text{PUTS}$)}$
\State \hspace{2em} (07) \textbf{if} $\text{puts} \geq K \text{ then return $\text{FULL}$}$
\State \hspace{2em} (08) \textbf{else if} $\text{SWAP($A$[puts],} x) == \perp \text{ then return $\text{OK}$}$
\State \hspace{3em} (09) \textbf{endif}$
\State \hspace{2em} (10) \textbf{endwhile}$
\State \textbf{end PUT}$
\State \textbf{Operation TAKE():}$
\State \hspace{1em} (11) \textbf{while} true \textbf{do}$
\State \hspace{2em} (12) $\text{state} = \text{READ($\text{STATE}$)}$
\State \hspace{2em} (13) $\text{takes} = \text{READ($\text{TAKEs}$)}$
\State \hspace{2em} (14) \textbf{if} $\text{state} == \text{CLOSED or takes} \geq K \text{ then return $\text{CLOSED}$}$
\State \hspace{2em} (15) \textbf{else}$
\State \hspace{3em} (16) $\text{takes} = \text{FAI($\text{TAKEs}$)}$
\State \hspace{2em} (17) \textbf{if} $\text{takes} \geq K \text{ then}$
\State \hspace{3em} (18) $\text{WRITE($\text{STATE, CLOSED}$)}$
\State \hspace{3em} (19) \text{return $\text{CLOSED}$}$
\State \hspace{2em} (20) \textbf{else}$
\State \hspace{3em} (21) $x = \text{SWAP($A$[puts], $\perp$)}$
\State \hspace{3em} (22) \textbf{if} $x \neq \perp \text{ then return } x \text{ endif}$
\State \hspace{3em} (23) \textbf{endif}$
\State \hspace{2em} (24) \textbf{endwhile}$
\State \textbf{end TAKE}$
\end{algorithmic}
\end{algorithm}
Algorithm 3 n-basket from CAS. Let $p$ denote the invoking process.

\begin{align*}
\text{Shared Variables:} & \quad \mathcal{A}[0,1,\ldots,n-1] = [\bot,\bot,\ldots,\bot] \\
\text{State} & = \text{OPEN} \\
\text{Persistent Local Variables of } p: & \quad \text{take}_{x} = \{0,1,\ldots,n-1\}
\end{align*}

\begin{algorithm}
\caption{Operation PUT($x$)}
\begin{algorithmic}[1]
\STATE if \text{READ}(\text{STATE}) \Rightarrow \text{CLOSED} then return \text{FULL}
\STATE else if \text{READ}($\mathcal{A}[p]$) \Rightarrow \bot then
\STATE if \text{CAS}($\mathcal{A}[p],\bot,x$) then return \text{OK}
\STATE endif
\STATE return \text{FULL}
\end{algorithmic}
\end{algorithm}

\begin{algorithm}
\caption{Function compete($pos$)}
\begin{algorithmic}[1]
\STATE $x = \text{READ}(\mathcal{A}[pos])$
\STATE if $x \Rightarrow \top$ then return $\top$
\STATE else if \text{CAS}($\mathcal{A}[pos],x,\top$) then return $x$
\STATE else return $\bot$ endif
\end{algorithmic}
\end{algorithm}

\begin{algorithm}
\caption{Operation TAKE()}
\begin{algorithmic}[1]
\STATE while true do
\STATE if \text{READ}(\text{STATE}) \Rightarrow \text{CLOSED} then return \text{CLOSED}
\STATE else
\STATE if $p \not\in \text{take}_{x}$ then $pos = p$
\STATE else $pos = \text{any element of } \text{take}_{x}$ endif
\STATE $\text{take}_{x} = \text{take}_{x} \setminus \{pos\}$
\STATE if $\text{take}_{x} = \emptyset$ then \text{WRITE}($\text{STATE, CLOSED}$) endif
\STATE $x = \text{compete}(pos)$
\STATE if $x \neq \bot, \top$ then return $x$
\STATE else if $x \Rightarrow \bot$ then
\STATE $x = \text{compete}(pos)$
\STATE if $x \neq \bot, \top$ then return $x$ endif
\STATE end if
\STATE endif
\STATE end while
\STATE \text{end TAKE}
\end{algorithmic}
\end{algorithm}

$\mathcal{A}[p]$ if its CAS is successful. A TAKE operation \textit{successfully cancels} $\mathcal{A}[i]$ if its CAS($\mathcal{A}[i], x, \top$) (in the compete function) is successful, with $x$ being distinct to $\bot$ and $\top$; and it \textit{successfully takes} an item from $\mathcal{A}[i]$ if its CAS($\mathcal{A}[i], x, \top$) (in the compete function) is successful, with $x$ being distinct to $\bot$ and $\top$.

The linearizability proof is similar to the linearizability proof in the previous theorem, with the following main differences. (1) If a PUT operation returns \text{FULL}, it can be the case that some of the other entries of $\mathcal{A}$ will never be cancelled or stored an item; the response of the PUT operation is however correct because the sequential specification of n-basket allows PUT to return \text{FULL} in any state of the object. (2) Several TAKE operations might try to either successfully cancel the same entry $\mathcal{A}[i]$ or successfully take an item from it; this is not a problem because the specification of CAS guarantees that at most one succeeds in doing this.

Given any execution of the algorithm, the operations are linearized as follows. A PUT operation that successfully puts its item is linearized at its (successful) CAS. A TAKE operation that successfully takes an item from $\mathcal{A}[i]$, is linearized right after the PUT operation that successfully put its item in $\mathcal{A}[i]$. A PUT that returns \text{FULL} is linearized at its return step, and, similarly, a TAKE that returns \text{CLOSED} is linearized at its return step. Note that at the moment of the execution a TAKE that returns \text{CLOSED}, every entry of $\mathcal{A}$ has been either cancelled or a TAKE operation has successfully take an item from it. It can be shown that these linearization points induce a valid linearization of the execution. \hfill \Box

3 PRELIMINARY EXPERIMENT

The three proposed LL/IC implementations were evaluated, and an implementation where the processes perform FAI over the same register. The latter implementation was considered as the best concurrent queues manipulate the head using FAI. The experiment was performed in an AMD Threadripper 3970X machine with 32 cores, each multiplexing 2 hardware threads, allowing 64 threads in total; each core has private L1 and L2 caches, and shares an L3 cache.

In the LL/IC implementations, each thread calls a LL followed by IC, and, between each call to these methods, work of some length is executed to avoid artificial long run scenarios (see for example [16]). This work is a cycle with random increments, one to five, where the limit of the cycle is a small number, concretely 25 in the experiment. It was measured the time it took each process to complete $5 \cdot 10^6$ interspersed LL and IC, with a respective random work; similarly, in the FAI implementation, each thread performed $5 \cdot 10^6$ FAIs with random work. The false sharing problem [9] was taken into account in the array based LL/IC implementations (i.e. READ/WRITE and the mixed one). The implementations with padding, for avoiding false sharing, were not better than than implementations without padding, which are the ones reported below.

![Figure 1: Time to perform 5,000,000 LL/IC interspersed operations per process.](image)

Figure 1 shows the result of the experiment. It report averages of 5 executions from one to 64 threads, and error bars indicating standard deviation. The FAI implementation had the best performance, followed by the CAS implementation of LL/IC. The READ/WRITE implementation of LL/IC improves its performance respect to the previous two implementations, approaching and even being better than the previous two implementations as the number of threads increases. An explanation is that contention is spread over the entries of the array, reducing the number of hits to the same cache line. Finally, the mixed version of LL/IC, with $K = 2$, had the worst performance but it is close to the LL/IC CAS implementation.

4 FINAL REMARKS

The next step of this ongoing project is finding implementations of basket and LL/IC with good scalability, and compare the performance of the resulting baskets queue with the known queue implementations. It also might be worth to explore implementations.
of LL/IC using hardware transactional memory. That approach was useful in [15] for boosting the scalability of CAS operations.

REFERENCES

[1] P. Fatourou and N. D. Kallimanis. 2011. A highly-efficient wait-free universal construction. In SPAA 2011). ACM, 325–334.
[2] P. Fatourou and N. D. Kallimanis. 2012. Revisiting the combining synchronization technique. In PPOPP 2012. ACM, 257–266.
[3] A Haas, T. A. Henzinger, A. Holzer, C. M. Kirsch, M. Lipautz, H. Payer, A. Sezgin, A. Sokolova, and H. Veith. [n.d.]. Local Linearizability for Concurrent Container-Type Data Structures. In CONCUR 2016 (LIPIcs, Vol. 59) 6.1–6.15.
[4] T. A. Henzinger, A. Sezgin, and V. Vafeiadis. 2013. Aspect-Oriented Linearizability Proofs. In CONCUR 2013 (LNCS, Vol. 8052). Springer, 242–256.
[5] M. Herlihy. 1991. Wait-Free Synchronization. ACM Trans. Program. Lang. Syst. 13, 1 (1991), 124–149.
[6] M. Herlihy and N. Shavit. 2011. On the Nature of Progress. In OPODIS 2011 (LNCS, Vol. 7109). Springer, 313–328.
[7] M. Herlihy and J. M. Wing. 1990. Linearizability: A Correctness Condition for Concurrent Objects. ACM Trans. Program. Lang. Syst. 12, 3 (1990), 463–492.
[8] M. Hoffman, O. Shales, and N. Shavit. 2007. The Baskets Queue. In OPODIS 2007 (LNCS, Vol. 4878). Springer, 401–414.
[9] W. Bolosky J. and M. L. Scott. 1993. False Sharing and Its Effect on Shared Memory Performance. In USENIX SETMS 1993. USENIX Association, USA, 3.
[10] A. Kogan and E. Petrank. 2011. Wait-free queues with multiple enqueuers and dequeuers. In PPOPP 2011. ACM, 223–234.
[11] E. Ladan-Mozes and N. Shavit. 2008. An optimistic approach to lock-free FIFO queues. Distributed Computing 20, 5 (2008), 323–341.
[12] M. M. Michael and M. L. Scott. 1996. Simple, Fast, and Practical Non-Blocking and Blocking Concurrent Queue Algorithms. In PODC 1996. ACM, 267–275.
[13] G. Milman, A. Kogan, Y. Lev, V. Luchangco, and E. Petrank. 2018. BQ: A Lock-Free Queue with Batching. In SPAA 2018. ACM, 99–109.
[14] A. Morrison and Y. Afek. 2013. Fast concurrent queues for x86 processors. In PPaPP 2013. ACM, 103–112.
[15] O. Ostrovsky and A. Morrison. 2020. Scaling concurrent queues by using HTM to profit from failed atomic operations. In PPaPP 2020. ACM, 89–101.
[16] C. Yang and J. M. Mellor-Crummey. 2016. A wait-free queue as fast as fetch-and-add. In PPaPP 2016. ACM, 161–16:13.