Write Termination circuits for RRAM: A Holistic Approach From Technology to Application Considerations

ALEXANDRE LEVISSE1,4 (Member, IEEE), MARC BOCQUET2,4, MARCO RIOS1, MOUHAMAD ALAYAN2, MATHIEU MOREAU2, ETIENNE NOWAK3 (Member, IEEE), GABRIEL MOLAS3 (Senior Member, IEEE), ELISA VIANELLO3 (Member, IEEE), DAVID ATIENZA (Fellow, IEEE)1 and JEAN-MICHEL PORTAL2.

1 Embedded Systems Laboratory (ESL), EPFL, Switzerland (email: alexandre.levisse@epfl.ch)
2 Aix Marseille Univ, Université de Toulon, CNRS, IM2NP, Marseille, France (email: jean-michel.portal@univ-amu.fr)
3 CEA-LETI, Minatec Campus, Grenoble, France
4 Alexandre Levisse and Marc Bocquet contributed equally to this work.

Corresponding author: Alexandre Levisse (email: alexandre.levisse@epfl.ch) and Jean-Michel Portal (email: jean-michel.portal@univ-amu.fr).

This work has been partially supported by the ERC Consolidator Grant COMPUSAPIEN (GA No. 725657), by the EC H2020 WiPLASH (GA No. 863337) and by the Agence Nationale de la Recherche grant NEURONIC (ANR-18-CE24-0009).

ABSTRACT While Resistive Random Access Memories (RRAM) are perceived nowadays as a promising solution for the future of computing, these technologies suffer from intrinsic variability regarding programming voltage, switching speed and achieved resistance values. Write Termination (WT) circuits are a potential solution to solve these issues. However, previously reported WT circuits do not demonstrate sufficient reliability. In this work, we propose an industrially-ready WT circuit that was simulated with a RRAM model calibrated on real measurements. We perform extensive CMOS and RRAM variability simulations to extract the actual performances of the proposed WT circuit. Finally, we simulate the effects of the proposed WT circuit with memory traces extracted from real Edge-level data-intensive applications. Overall, we demonstrate $2 \times$ to $40 \times$ of energy gains at bit level. Moreover, we show from $1.9 \times$ to $16.2 \times$ energy gains with real applications running depending on the application memory access pattern thanks to the proposed WT circuit.

INDEX TERMS RRAM, embedded memories, write termination, memory modeling, low-power design

I. INTRODUCTION

With the increased need for computing of data analytic and signal processing applications on the edge [1], regular computing architectures appear to not be adapted. The main reason is that they do not provide enough energy efficiency while running such data-intensive workloads, thereby, new architectures and technologies are being explored in the scientific community [2]. An extremely active research field focuses on the integration of emerging non-volatile memory technologies (usually referred as Resistive Random Access Memories or RRAM), as they enable a relatively low cost and fine grain integration with CMOS, a fast switching capability, a higher density and endurance than regular eFlash technologies [3]–[6]. All these characteristics make RRAM technologies an enabler for sub-28nm CMOS technologies microcontrollers [7]–[9] and open the path for new breakthrough memory integration, as data memory or as part of the cache hierarchy for Edge-level computing architectures [10], [11].

However, today the physics of these emerging devices is still not completely known. Thus, circuit designers may propose solutions based on partial knowledge of the device’s behavior, which in term might be misleading when benchmarked at the architectural level. Indeed, architectural and application designers have to rely on data and tools released by the technology and circuit community [12]–[14], and usually do not have access to the physical device behavior. It is thus mandatory to close the gap between technology and architecture, and to propose technology aware design and architecture based on accurate device modeling and
extensive circuit simulations, taking into account reliability constraints, statistical data about resistance states and timing distributions.

In this work, we propose a holistic approach to RRAM design in which we start from technology characterization and modeling. Based on these characterizations, we then propose an innovative and reliable WT circuit. Since our new WT circuit detects dynamically the switching current with a minimal impact on programming operation, it is mandatory to rely on an extremely well-fitted RRAM compact model. Moreover, this is exacerbated by the need to provide precise simulated energy to the application level. Finally, we assess the gains achieved with this WT circuit while running realistic Edge-level workloads and explore how technology and circuit parameters propagate up to the application level. The main contributions of this work are the following:

- We introduce light modification on the model from [15] and calibrate it with a new extensive set of characterization extracted on a 2k bits 1T1R cell array, with an emphasis on Reset variability.
- We propose, implement and simulate a new WT circuit enabling a dynamic detection and termination of the programming operation. We validate the functionality of the proposed circuit through extensive variability simulations.
- We characterize Edge level applications and simulate the effect of the proposed WT circuit while running these applications in an edge device architecture. We demonstrate from 1.9× to 16.2× energy gains with the considered RRAM technology and proposed WT circuit.
- We explore the design space of RRAM-enabled Edge systems and show that such holistic exploration methodologies can open new perspectives. In particular, we show that depending on the RRAM technology, WT specifications, and application memory access patterns, it is preferable to consider a LRS as a 0 or as a 1 when running a program.

From our previous work, [15] and [16], we upgrade our device model to accurately model variability. Based on this new experimental set of data, we then provide an extensive simulation of our WT circuit and give an evaluation of the proposed WT solution at the architectural level with real application workload.

The remainder of the paper is organized as follows. Section II presents the technology, circuit and architecture background of RRAM-enabled Edge devices. Section III presents the considered RRAM model and its fitting with recent RRAM characterization. Section IV introduces the proposed Write Termination circuit and exhibits simulation results considering CMOS and RRAM variability. Section V presents the Edge level application characterization flow and demonstrates application-level energy gains while using the proposed WT circuit. Finally, Section VI summarizes the main conclusions of the paper.

II. BACKGROUND

In this section, we present the necessary background regarding edge computing paradigm and systems, RRAM technologies and Write Termination circuits.

A. EDGE COMPUTING

Now that it is clear that the current cloud-based infrastructure is not scalable and cannot sustain the rise of deported data-intensive and machine learning workloads [1], new solutions have to be found to be able to run locally these applications. While new computing architectures and accelerators are being explored to cope with the new computing paradigm opened by machine learning workloads [2], [10], [11], [17]–[19], there is no clear solution on how to store the data needed by the application. As a reference, recent Convolutional Neural Networks (CNN) require from few MegaBytes (MB) to hundred of MB [20] of memory to run. While such memory size cannot be efficiently stored in SRAM (due to static leakage) the introduction of a non-volatile memory technology as Storage Class Memory (SCM) inside the memory hierarchy is considered as a potential solution. In this work, we propose to explore an Edge device relying on RRAM-based technology as the main data memory, and we explore the effect of the proposed WT circuit while running real applications.

B. RRAM TECHNOLOGIES

In the last ten years, RRAM technologies have gain interest in the scientific community and are already perceived as a future eFlash technology replacement candidate by several industrials for their advanced technology node microcontrollers [7]–[9], [21], [22]. In this context, three major technology families are under investigation: (i) filamentary RRAM technologies (called Resistive RRAM - ReRAM) including Oxide-Based RRAM (OxRAM), Conductive Bridge RRAM (CBRAM) and hybrid CBRAM-OxRAM technology [3], [5]. (ii) Magnetic Tunnel Junction (MTJ)-based RRAM technologies (MRAM) including 2-terminals Spin Transfer Torque (STT) [4], [23] and (iii) Chalcogenide-based Phase Change Memories (PCM) [6]. In this work, we focus on filamentary ReRAM technologies as they feature an extremely cheap co-integration with CMOS thanks to their simple metal-oxide-metal structure. On the other hand, it is important to consider that while there is a huge focus on MRAM technologies lately, recent works actually integrating STT-MRAM technologies [22], [23] do not demonstrate breakthrough performance improvement compared to ReRAM technologies. It should also be noted that RRAM technologies exhibiting low LRS/HRS ratios tend to have a strongly reduced resistance window [24]–[26] and show high sensitivity to CMOS aging effects [27].

Our RRAM technology relies on hafnium oxide (HfO_2) oxide-based resistive Random Access Memory (OxRAM) from [3], [28]. The device stack is composed of a HfO_2 layer and a titanium layer. Both layers have a thickness of ten nanometers, sandwiched between two titanium nitride
(TiN) electrodes. Our memory devices are processed within the back-end-of-line of a commercial 130 nanometer CMOS logic process, on top of the fourth metallic layer, as illustrated in Figure 1. We fabricated a 2k bits 1T1R cell array allowing on one side direct access to each cell in 1T1R configuration and on the other side a differential operating behavior. In this latter case, a bitcell is built with two 1T1R cells programmed in complementary states. The array in its 1T1R configuration is composed of 64 Bit-Line (BL), 32 Word-Line (WL) and 32 Source-Line (SL), providing direct access to each cell (1T1R) for characterization purpose. Indeed decoder logic routes global WL, BL and SL signal, controlled by measurement analyzer, to the selected cell. In this work, extensive characterization measurements are performed on this test chip in 1T1R configuration to calibrate our RRAM compact model.

FIGURE 1. Micro-photography of the manufactured 2k bits array used for characterization purpose [15] and Scanning Electron Microscopy image of a cross section of TiN/HfO2/Ti/TiN OxRAM device processed between metal 4 and metal 5 in the back-end-of-line of a commercial 130 nm commercial process [28].

C. WRITE TERMINATION CIRCUITS

Programming operations in RRAM technologies can be described in the following way: (i) a set operation which corresponds to a switch from a High Resistance State (HRS) down to a Low Resistance State (LRS). (ii) a reset operation that corresponds to a switch from a LRS to a HRS. The electro-forming operation (usually called forming), needed at the beginning of the device lifetime, could be described as a stronger set operation. The main limitations regarding these operations are related to the switching time and to the HRS variability, which tends to exceed several decades. For example, temporal variability is discussed and described in [29], while HRS variability has been extensively studied [3], [26], [28]. Thereby, it is now clearly admitted that RRAM adoption roadblock is mainly related to switching time variability, whatever the programming operation (Forming/Set/Reset) and High Resistance State (HRS) variability due to an inherent stochastic Reset process [28], [30], [31]. To overcome these limitations, numerous research efforts have been spent on technology optimization and recently toward circuit and system-level solutions, with the so-called Write Termination (WT), Self Termination (ST) or Auto-Programming (AP) solutions [21], [32]–[34]. In [32], the demonstrated current-mode WT circuit consists of a verdict module, write bias module, Self-Adaptive Write Mode (SAWM) module and polarity selector. One can note that this circuit exhibits large area overhead. In other works [33], [34], voltage-mode WT circuits are proposed. These designs are based on the detection of voltage variations that take place on the memory array bit-lines when resistive switching occurs, with possible impact on programming operation-biasing conditions. To avoid any perturbation on the programming path, more classical write-verify strategies are proposed as in [21]. This write-verify strategy is based on an increase of the programming pulse duration when the read-verify process detects a non-successful cell-state change. This strategy may lead to large programming time overhead for hard to program cells, typically 150ns when tree program/verify sequence has to be applied [21]. Therefore, a WT scheme with small area overhead, dynamic switching detection capability, and robustness against process and RRAM variability is required. This scheme should also isolate the sensing path from the programming path to reduce WT impact on programming conditions.

III. RRAM DEVICE COMPACT MODELING

In this section, we propose an extension to the model published in [15] to expand its range of validity and cover variability effects. The model description is proposed in the next subsection, with emphasis on the light modifications introduced mainly at the reduction and oxidation rate level and at the current calculation level. The second part of this section focuses on the characterization of our 2k bits 1T1R cells array from [35] and model fit to achieve a new model card extraction.

A. RRAM MODEL DESCRIPTION

Forming converts a highly resistive pristine oxide into a switchable sub-oxide region. After this step, standard Set and Reset operations may then occur. Due to the higher voltage bias required during Forming, with respect to Set operation, a CF is generally formed concomitantly to the sub-oxide region after Forming. The growth of the sub-oxide region is controlled by Eq. 1, where $E_{\text{a}_\text{Form}}$ is the activation energy for Forming and $T_{\text{Form}0}$ the nominal Forming rate. Moreover, the Forming process, as an initial step, determines the limit of the switchable sub-oxide region, defined as $r_{\text{CF}_{\text{max}}}$ in equation (Eq. 2).


\[
\tau_{\text{Form}} = \frac{E_{\alpha_{\text{Form}}} - q \cdot \alpha_{\text{Form}} \cdot V_{\text{RRAM}}}{k_b \cdot T}
\]

(1)

\[
\frac{\mathrm{d}r_{\text{CF}_{\text{max}}}}{\mathrm{d}t} = \frac{r_{\text{work}} - r_{\text{CF}_{\text{max}}}}{\tau_{\text{Form}}}
\]

(2)

where \(V_{\text{RRAM}}\) is the voltage applied between the top and the bottom electrodes, \(q\) is the elementary charge of the electron, \(k_b\) is the Boltzmann constant, \(T\) is the temperature in the device.

Similarly to Forming operation, Set operation relies on an electrochemical reaction whose charge transfer rate can be described by the Butler-Volmer equation [36]. From this equation the electrochemical reduction rate \(\tau_{\text{Red}} \) (Eq. 3) (resp. oxidation rate \(\tau_{\text{Ox}} \) (Eq. 4)) can be derived, here \(k_b\) denotes the Boltzmann constant, \(E_{\alpha_{\text{Red}}} \) (resp. \(E_{\alpha_{\text{Ox}}} \)) an activation energy, \(\alpha_{\text{Red}}\) (resp. \(\alpha_{\text{Ox}}\)) the charge transfer coefficient (ranging between 0 and 1) and \(\tau_{\text{RedOx}}\) the nominal redox rate.

\[
\tau_{\text{Red}} = \frac{E_{\alpha_{\text{Red}}} - q \cdot \alpha_{\text{Red}} \cdot V_{\text{RRAM}}}{k_b \cdot T}
\]

(3)

\[
\tau_{\text{Ox}} = \frac{E_{\alpha_{\text{Ox}}} + q \cdot \alpha_{\text{Ox}} \cdot V_{\text{RRAM}}}{k_b \cdot T}
\]

(4)

\[
\frac{\mathrm{d}r_{\text{CF}}}{\mathrm{d}t} = \frac{r_{\text{CF}_{\text{max}}} - r_{\text{CF}}}{\tau_{\text{Red}} - \tau_{\text{Ox}}}
\]

(5)

The growth/destruction of the filament then results from the interplay between both redox reaction velocities through the master equation Eq. 5, with the CF radius \(r_{\text{CF}}\) ranging from 0 to \(r_{\text{CF}_{\text{max}}}\).

Current computation in the proposed RRAM compact model is based on the sum of three contributions (Eq. 9), namely the pristine current (Eq. 6), the current through the filament (Eq. 8) and the suboxide region current (Eq. 7).

\[
I_{\text{Pris}} = A_{\text{Pris}} \cdot F \cdot \exp (B_{\text{Pris}} \cdot |F|)
\]

(6)

Before the Forming operation, only the pristine current (Poole-Frenkel) contributes to the overall current in the RRAM, since CF and suboxide region creation is linked to the Forming process.

\[
I_{\text{SubOx}} = \pi \left( r_{\text{CF}_{\text{max}}}^2 - r_{\text{CF}}^2 \right) \cdot A_{\text{SubOx}} \cdot F \cdot \exp (\alpha_{\text{SubOx}} \cdot |F|)
\]

(7)

\[
I_{\text{CF}} = F \cdot \pi \cdot r_{\text{CF}}^2 \cdot \sigma_{\text{CF}}
\]

(8)

\[
I_{\text{RRAM}} = I_{\text{CF}} + I_{\text{SubOx}} + I_{\text{Pris}}
\]

(9)

with \(S_{\text{SubOx}} = \pi r_{\text{CF}_{\text{max}}}^2\) area of sub-oxide region and

\[
F = \frac{V_{\text{RRAM}}}{L_X}\quad \text{average electric field.}
\]

After the Forming operation, the suboxide region is determined by \(r_{\text{CF}_{\text{max}}}\) and a Poole-Frenkel current \(I_{\text{SubOx}}\) is considered in this region, whereas an ohmic current \(I_{\text{CF}}\) takes place in the CF. Knowing the \(I_{\text{CF}}\) current, it is possible to express the evolution of the temperature \(T\) in the device. It is important to note that the temperature plays a major role in the redox reaction.

\[
\frac{\partial T}{\partial t} + T \cdot \frac{R_{\text{th}}}{C_{\text{th}}} = \frac{I_{\text{CF}} \cdot V_{\text{RRAM}} \cdot L_X}{S_{\text{SubOx}} \cdot C_{\text{th}}}
\]

(10)

**B. RRAM ELECTRICAL CHARACTERIZATION AND MODEL CARD EXTRACTION**

We performed an extensive electrical characterization of the fabricated 2k bits cells array. The considered bitcells are based on a standard one transistor & one RRAM (1T1R) structure. First, we perform quasi-static electrical characterizations and extract I-V characteristics of the RRAM cells during Forming, Set and Reset operations and reported Figure 2.a. The model (line on Figure 2.a) accurately fits characterized data (symbol on Figure 2.a) on the I-V curves. Then, we performed dynamic characterization to take into account for the voltage - timing dependencies of the RRAM cell for each operation. Figure 2.b, presents the Forming time (\(t_{\text{form}}\)) versus the Forming pulse amplitude applied on the 1T1R bitcell. The solid line shows simulation data and the box-plot characterized measurements. Here also, the model shows a perfect fit with experimentally extracted data behavior. Furthermore, it follows the classical negative exponential law of the Forming time with the increase of the applied voltage (Vapp Forming) described in [15]. The dependencies of the Set and respectively Reset voltages versus pulse duration are also perfectly modeled as represented Figure 2.c and respectively Figure 2.d.

Our solution deals with energy reduction through Write Termination during Set and Reset operations, thus variability of both operations must be considered. Knowing that the LRS variability is mainly due to selector whereas HRS variability is mainly due to a stochastic behavior of the RRAM, a strong characterization and modeling effort is conducted on HRS variability extraction. First of all, the influence of the compliance current during Forming, is studied to extract the evolution of the high resistive state resistance versus the voltage applied to the bitcell structure during Reset. It is worth to note that whatever the applied Reset voltage, the HRS resistance value range is more spread with higher values when a low compliance current is used during Forming. Here also, the model (line) greatly fit the measurement (box-plot), as reported Figure 3.a. Finally, both extracted and simulated HRS distributions are reported on Figure 3.b, for two couple of compliance currents used during Forming operation (55 µA and 200 µA) and applied Reset voltages. These results clearly show the availability of the model to simulate our RRAM technology including HRS variability.

All the simulation results are obtained with a single model card, given Table 1, which is extracted to perfectly capture the RRAM quasi-static and dynamic behavior including the variability of the HRS resistance value.
FIGURE 2. (a) Quasi-static measurements (symbol) and simulation (line) of the 1T1R cell current $I_{Cell}(A)$ versus applied voltage $V_{Cell}(V)$ for Forming, Set and Reset operations. (b) Forming time $t_{Form}(s)$ measurements (symbol) and simulation (line) versus applied forming voltage $V_{app Form}(V)$ (64 devices are considered for each forming condition). (c) and (d) are respectively measurements (symbol) and simulation (line) of the threshold voltages $V_{Set}(V)$ and $V_{Reset}(V)$ versus applied SweepRate (V/s) (with 21 and 22 measurements respectively for each ramp speed conditions).

FIGURE 3. (a) $R_{HRS}(\Omega)$ versus applied Reset voltage $V_{app Reset}(V)$ (512 devices are measured for each Reset conditions) with measurements (box-plots) and simulations (line) for two different compliance currents (forming and set operation). (b), (c), (d) and (e) are $R_{HRS}(\Omega)$ distributions, with measurements (bold line) and simulations (symbol), for various compliance and Reset voltage conditions.

TABLE 1. Set of model card parameters, defined to fit accurately all reported measurement and to ensure robust simulation convergence

| Parameter | Value |
|-----------|-------|
| $L_X$ | 5nm |
| $\tau_{Form}$ | $10^{-9}s^{-1}$ |
| $\tau_{Red}$ | $10^{-13}s^{-1}$ |
| $\tau_{Ox}$ | $5 \times 10^{-11}s^{-1}$ |
| $R_{ref}$ | $80W/(K \cdot m)$ |
| $\sigma_{Cell}$ | $10^{5}m \cdot S$ |
| $\alpha_{Form}$ | $0.33$ |
| $\alpha_{Red}$ | $0.9$ |
| $\alpha_{Ox}$ | $0.3$ |
| $\sigma_{SubOx}$ | $1m \cdot S$ |
| $\alpha_{SubOx}$ | $2$ |
| $A_{Pr_{11}}$ | $8 \times 10^{-14}A \cdot nm/V$ |
| $A_{SubOx}$ | $2 \times 10^{-6}A/(V \cdot nm)$ |
| $B_{Pr_{11}}$ | $20.0nm/V$ |
| $C_{th}$ | $10^{-12}J/(K \cdot m)$ |

IV. PROPOSED WRITE TERMINATION CIRCUIT

This section describes the proposed WT circuit architecture, the simulation methodology and simulation results considering the model introduced in Section III.

A. CIRCUIT ARCHITECTURE

The proposed WT circuit and scheme are presented Figure 4. The circuit is connected on one side to the Bit Line (BL) and on the other side to the Source Line (SL), considering a 1T1R array with the bitcells connected between BL and SL. The cell selection is performed in applying a given voltage...
The proposed WT circuit aims to stop dynamically the Forming, Set or Reset operations when a switching event is detected. Therefore, the current flowing through the programmed RRAM cell is copied and monitored. As the considered RRAM cells are based on a bipolar technology, the WT structure is symmetric. Indeed, one part is activated only during Set (light grey on Figure 4), while the other part is activated only during Reset. Each part of the circuit is composed of:

- one switch transistor M1 for the Set part (respectively M2 for the Reset part),
- one current mirror to monitor the current through the selected cell with a minimal impact on the programming conditions (M6,M7 for the Set/Forming part and M3, M4 respectively for the Reset part)
- one level detection transistor M8, controlled by a trimmed voltage $V_{TRIMS}$, to take into account change in compliance current condition for the Set part (M5 respectively for the Reset part, with another trimmed voltage $V_{TRIM}$ to take into account change in Reset conditions and thus HRS level change)
- one D Flip-Flop and a NAND gate to detect a level change on the net SD for the Set part (respectively RD for the Reset part) to switch off the switch transistor M1 for Set part (respectively M2 for the Reset part).

Forming process usually takes place during the Electrical Wafer Sort (EWS) test, after production, thus energy consumption is less of a constraint and the circuit may be not used. However, since Forming is similar to a Set operation but with medium voltage, it must be acknowledged that in case of Forming operation in the field, the circuit can be activated as for the Set operation with a comparable energy gain.

Trimming voltages, namely $V_{TRIMS}$ and $V_{TRIM}$, are defined at design time for the standard programming conditions given Table 2. Doing so, M8 and respectively M5, are biased in the sub-threshold conduction regime. However, if during the EWS test, programming conditions have to be modified due to light process drift, thus changing programming current; $V_{TRIMS}$ and $V_{TRIM}$ might be slightly adjusted to keep the same circuit response level. Indeed, if programming currents increase and $V_{TRIMS}$ and $V_{TRIM}$ are kept unchanged, the WT circuit could stop the programming operation below compliance current. Thus losing the benefit of increasing programming current to adjust LRS level, for example,

Since programming voltages are above the nominal voltage of most of the advanced CMOS technologies, 500nm gate length thick oxide transistors are used for all the elements of the WT circuit. Consequently, the use of level-shifters is avoided. Conjointly, the global circuit $V_{DD}$ is Set to 5V in order to have minimal response time, even with thick oxide transistor. The WT circuit is duplicated depending on the number of bits to be written in parallel, which may have various impact on the area overhead, depending on the multiplexing factor, as reported in our previous work [16].

Finally, during either stand-by or read phase, the WT circuit is power-gated to avoid extra power consumption due to leakage in the structure.

### B. FUNCTIONAL VALIDATION

Before describing the WT circuit functionality, it is important to note that the circuit is located between:

- On one side, the BL drivers and the memory array. The BL drivers apply, on the input of the WT circuit connected to the selected BL, either the Forming/Set voltages (through the transistor M1) for a Forming/Set operation or, the ground (through the transistor M3) for a Reset operation.
- On the other side, the SL drivers and the memory array. The SL drivers apply, on the input of the WT circuit connected to the selected SL either, the Reset voltage (through the transistor M2) for a Reset operation, or the ground (through the transistor M6) for a Forming/Set operations.

Moreover, as presented in Figure 4, D Flip-Flops have a clear signal active at a low level, which means that the clear is always activated, except during a Forming/Set operations for the D Flip-Flop belonging to the Set part of the circuit (DFF$\text{SET}$), and respectively during a Reset operation for the D Flip-Flop belonging to the Reset part of the circuit (DFF$\text{RESET}$). This is illustrated in Figure IV-B.a, with a full view of all the voltage node and the current in the RRAM cell for a Set operation followed by a Reset operation.

The functionality of the structure is described in detail first for a Set operation. The Set operation starts by pulling the node $EN_{SET}$ at $V_{DD}$, which deactivates the clear input of the DFF$\text{SET}$ and pulls down also the node $SET_{SWITCH}$ to the ground. Thus, the Set voltage can be applied on the top electrode (BL) of the selected RRAM cell through M1. Moreover, the transistor M3 is shorted by the transistor M1 and the node $EN_{RESET}$ is grounded, freezing completely the voltages in the part of the circuit activated during the Reset operation. The ground is applied to the node SL, through the transistor M6 and the transistor M2 is cut-off with the $RESET_{SWITCH}$ at $V_{DD}$ (the node $EN_{RESET}$ is grounded). As long as the RRAM cell does not switch, it remains in HRS and the current flowing through the cell remains low. Transistor M7 copies this low current and is biased in the sub-threshold region; the net SD is equal to $V_{DD}$ and the clock input of the D Flip-Flop remains low. When the cell switches to the LRS value the current increases to the compliance current limited by the selection transistor (biased at a constant voltage $V_{GS}$). This current increase is copied by the current mirror (transistors M6, M7), and the net SD voltage decreases; when it reaches the threshold voltage of the inverter a clock edge is generated, thus cutting-off transistor M1 (the node $SET_{SWITCH}$ is set to $V_{DD}$). The transient simulation waveform of the Set voltage, the current through the cell, the node SD voltage, the node $SET_{SWITCH}$ voltage and the node $EN_{SET}$ voltage are reported Figure IV-B.b to assess the
WT circuit functionality during a Set operation. Comparing the evolution of the current through the cell, with (WT) and without (Ref) WT activation, hence a very high efficiency of the solution is obtained, with a fast dynamic cut-off of transistor M1 in 2.8 ns.

In a similar way than for the Set operation, a Reset operation starts with the rise of the signal EN_RESET in order to ground the gate of the access transistor M2 (RESET SWITCH is grounded) and to deactivate the input clear of the DFF_RESET. In doing so, the Reset voltage can be applied, through the transistor M2, and transmitted to the bottom electrode of the selected RRAM device through the select transistor (NMOS). Moreover, the transistor M6 is shorted by the transistor M2 and the node EN_SET is grounded, freezing completely the voltage levels in the part of the circuit activated during Forming/Set operations. The ground is applied to the top electrode of the RRAM through transistor M3 and M1 is cut-off since the node SET SWITCH is at V_DD with EN_SET grounded. As long as the cell does not switch, the resistance value remains low and the current, through the cell, increases with the Reset ramp voltage. Please note, that during a Reset operation the current through the cell is not limited by the selection transistor (biased at a constant voltage V_G_Reset). Since the cell current increase is copied, the node RD is lowered down to the ground. When the cell switch to the HRS value, the current starts to decrease in the cell in a self-limited manner, this implies that RD voltage node rises and when the threshold value of the inverter is reached, a clock edge is generated cut-off transistor M2. It is important to note, that the Reset process is self-limited by the augmentation of the RRAM resistance value. However depending on the technology, the consumption may remain high. This is typically the case with the RRAM technology considered in our study with R_HRS in a range of tens of k-ohms up to M-ohms. Thus, the WT circuit still reduces the energy consumption but with a lower extent than for the Set operation. The transient simulation waveform of the Reset voltage, the current through the cell, the node RD voltage, the node RESET SWITCH and the node EN_RESET are reported Figure IV-B.c to assess the WT circuit functionality during a Reset operation. In comparison to the Set operation, the dynamic cut-off of transistor M2 is slower, due to the slow and self-limited current change during Reset, the cut-off time is 1.4 µs. It is important to note that, if we consider a resistive memory technology with R_HRS value above 1 Mega ohms, the self-limiting Reset operation cancels the advantages brought by the WT circuit in terms of energy reduction as it will be discussed in the result section.

C. RESULTS

To investigate the efficiency of the proposed WT solution, we performed Monte Carlo simulations (1000 runs), while considering CMOS variability (global and local) as well as RRAM variability based on the model depicted section III. Simulations conditions are given Table 2, which includes timing as well as voltage conditions. The efficiency of the solution is established by comparing simulation results of the circuit without WT (Ref) and the circuit with WT (WT) enabled on the following metrics:

- Energy consumption during a Set operation
- Energy consumption during a Reset operation
- LRS distribution
- HRS distribution
- Energy consumption during a programming operation that Set a cell already in LRS
- Energy consumption during a programming operation that Reset a cell already HRS

Moreover, to have a fair comparison between both operation modes (with and without WT) a similar programming win-
To have the full picture of the WT efficiency, we also have to consider write access to a cell already in the targeted state. In other words, we simulated the proposed WT circuit when a Set operation is performed on a cell already in LRS and when a Reset operation is performed on a cell already in HRS. Interestingly for both cases, similar gains are obtained in Figure 8 compared to the switching case in Figure 6. Indeed, if the cell is already in LRS the current reaches directly the compliance current and the WT is directly activated. On the other hand, if the cell is already in HRS either the current reaches the WT threshold and the WT is activated, either the current level is already below the threshold and Reset operation further increases the HRS value self-limiting the consumption. The energy consumption obtained from circuit-level simulations is the basement for the estimation of real workload applications, as described in the next section.

D. MULTIPLE PULSE PROGRAMMING

Figure 5. Capture of transient simulation waveforms, with all voltage node and current through the selected RRAM during a Set operation followed by a Reset operation (a), focus on a Set operation (b) focus on a Reset operation (c) with (WT) and without write termination (Ref).

Figure 6. (a) and (b) are respectively the Set energy (J) distribution and the Reset energy (J) distribution with (WT) and without write termination (Ref).

V. REAL WORKLOAD EXPLORATION

In order to assess the potential performance improvement of the proposed WT programming methodology, we perform application-level simulations considering real Edge-level applications workloads. Hence, we propose the following methodology: (i) We extract memory traces from real Edge-level applications. (ii) We profile the memory traces to identify different access patterns. (iii) We extract the energy gains considering the system with and without the proposed WT, and explore trade-off regarding the programming conditions and the application memory access pattern.
A. APPLICATION CHARACTERIZATION

We consider an edge-level architecture embedding an ARM-based low-power processor and a RRAM-based memory. We thereby extract real memory traces from edge level applications. To do so, we run real C-Code applications and track the variables kept in memory with a methodology analogous to [37]. We take here the assumption that the local variables can be handled by the core registers (e.g., there are 12 general purpose registers in an ARM M0 core) and we neglect the effect of the save and restore of the stack. The different applications considered in this work are described in the following:

- Data compression algorithm: Compress Sensing (CS) algorithm is a highly efficient compression algorithm widely used in biosignal processing applications [38] for data storage. We consider here the compression of a 3seconds 1-lead Electrocardiogram. The interest of this application is that it shows a balanced read-write pattern and a random memory access pattern.

- Machine learning algorithm: Epilepsy Seizures Detection [39] is an industry-ready algorithm running on connected glasses and determining from Electroencephalogram (EEG) waves a soon-to-occur epileptic seizure. It relies on a two-steps processing: (i) a Feature Extraction (FE) on 4 seconds of EEG signal and (ii) a Decision Tree (DT) classification based on a random forest algorithm.

- Application-specific kernels: We consider two family of data-intensive-specific application kernels widely used in both machine learning and signal processing [40], [41]. We consider a matrix multiplication algorithm involving random 30x30 arrays and a convolution between random 3x3 and 30x30 arrays. For both, we consider two cases: full and sparse. That way, we can compare the effect of data sparsity [42] on the system execution.

Figure 10 presents the proportions of read and write operations for the applications considered in this work. While most of these applications exhibit around 20% of write operations, CS exhibits an equalized read/write pattern of 50%. On the other hand, the decision tree (DT) application shows around 0.3% of write operations. Based on these data, we could expect application-level gains to follow the read/write ratio, and we could expect very limited gains for the DT application, while CS would show stronger energy gains.

Figure 11 shows the details of the write operations for the aforementioned applications. For each memory write operation, we compute the number of bit switches and generate statistics. Thereby, for 32bits words, we represent in blue (respectively in yellow) the amount of non-changed bits from 0 to 0 (respectively 1 to 1). And we represent the switching bits in orange (respectively grey) from 0 to 1 (respectively 1 to 0).
to 0). With this approach, we exhibit a high variability from one application to another. As an example, FE, DT+FE and CS show a highly balanced memory write pattern between the different types of write operations. On the other hand, the DT application, matrix multiplication kernel and convolution kernel show a high majority of 0 to 0 write operations. For application-specific kernels, a clear difference is visible between full and sparse data. Furthermore, kernels running with sparse data exhibit more 0 to 0 writes than full data as they induce smaller numeric values, i.e., fewer MSBs are changed to ones in full data.

Then, as an exploration case, Figure 13 shows a more balanced case for which reset operations are less pessimistic. In this situation, it appears that the optimal case shifts and it becomes more profitable to consider 1 as a LRS for DT, FE, DT+FE and when performing full matrix multiplication. On the other hand, sparse matrix multiplication and convolutions still show better energy reduction due to the huge proportion of 0 to 0 operations these applications exhibit. Such configurations open the way for adaptive memory configuration enabling a switch from one configuration to another depending along with the application execution.

Figure 12 presents the gains achieved by the proposed WT circuit when running the considered applications. Two different gain curves are presented: (i) in grey, the gains when LRS are considered as ones (respectively HRS as zeros). (ii) In green, the gains when LRS are zeros (respectively HRS as ones). It is interesting to note here that the presented trend is highly correlated to the considered memory technology and WT circuit. In this work, as extensively described in the first part of this paper (section IV), programming operations are highly unbalanced (i.e., set and reset operations exhibit extremely different energy and time). In that sense, as described Figure 12, in order to accommodate for a bad reset operation, it is preferable to keep the most used memory state (0 in the considered applications) as a LRS. Thereby, it enables up to 16.2× for specific application cases, while the gains would be limited to 2× if 0 is considered as a HRS.

VI. CONCLUSION

In this work, we have proposed an innovative and reliable Write Termination (WT) circuit for RRAM technologies. We have benchmarked its performance through a holistic methodology going from technology characterization and modeling, toward circuit design and simulation, and finally, application memory traces extraction, characterization and simulation with the proposed WT circuit. Overall, in this work, we have characterized a 2kbit RRAM memory array and fitted a model accounting for RRAM variability. Then, based on this model, we have demonstrated that the proposed WT circuit can improve the energy efficiency of bit-level set (respectively reset) operation by 40x (respectively 2x) and that such gains can be visible while running real applications. Also, we have shown that, depending on the application memory access pattern, the gain can vary from 1.9x up to 16.2x. Finally, we have shown that such a cross-layer study can pave the way for new optimization methodologies mixing technology, circuit and application considerations.

ACKNOWLEDGMENT

This work has been partially supported by the ERC Consolidator Grant COMPUSAPIEN (GA No. 725657), the EC H2020 WiPLASH (GA No. 863337) project and by the Agence Nationale de la Recherche grant NEURONIC (ANR-18-CE24-0009).
MOUHAMAD ALAYAN is a memory design engineer at ARM-France. Alayan has a PhD in nanoelectronics and nanotechnologies from université of Grenoble Alpes, France. He also works as researcher in Im2np laboratory, Marseille, France. His research interests include modeling and characterization of emerging non-volatile memory devices as well as memory circuits design.

MATHIEU MOREAU received the Master of Science and Ph.D. degrees in micro and nanoelectronics from Aix-Marseille University, France, respectively in 2007 and 2010. His doctoral research at the Institute of Materials Microelectronics and Nanosciences of Provence (IM2NP) covered numerical simulation and compact modeling of advanced nano-devices, like FinFET, based on new materials (high-k and III-V semiconductors). From 2010 to 2011, he was teaching assistant at polytech’Marseille and since 2012, he is a Research Associate at Aix-Marseille University and conducts his research at IM2NP in the field of hybrid circuit design based on emerging non-volatile memories (ReRAM, MRAM, …). He is recipient of the Newcas 2013 Best Paper Award and the 2017 IEEE Transactions on Circuits and Systems Guillemin-Cauer Best Paper Award.

ALEXANDRE LEVISSE received his Ph.D. degree in Electrical Engineering from CEA-Leti, France, and from Aix-Marseille University, France, in 2017. He is currently a post-doctoral researcher in the Embedded Systems Laboratory at the Swiss Federal Institute of Technology Lausanne (EPFL). His research interests include circuits and architectures for emerging memory and transistor technologies, 3D stacked architectures, and in-memory computing and accelerators.

MARC BOQUET is an Associate Professor in the Institute of Materials, Microelectronics and Nano-sciences of Provence, IM2NP at Université of Aix-Marseille. He received his M.S. in electrical engineering degree in 2006 and his Ph.D. degree in electrical engineering in 2009, both from the University of Grenoble, France. His research interests include memory model, memory design, characterization and reliability.

MARCO RIÓS received his Master of Science degree in Computer Science and Electronics for Embedded Systems from Université Grenoble Alpes in 2018. He is currently a Ph.D. student in Electrical Engineering in the Embedded Systems Laboratory at the Swiss Federal Institute of Technology Lausanne (EPFL). His research interests are design of integrated systems and circuits, in-SRAM computing, 3D stacked technologies and the system impact of emerging memories.

ETIENNE NOWAK received the M.Sc. degree in microelectronics from Grenoble University, Grenoble, France; Polito di Torino, Turin, Italy; and the École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, in 2007, and the Ph.D. degree from the Institute National Polytechnique de Grenoble, Grenoble, France, in 2010. From 2010 to 2014, he was a Senior Engineer at the Semiconductor Research and Development Center, Samsung Electronics, Hwaseong, South Korea, where he was involved in the first generations of vertical NAND flash memory. He joined CEA-Leti, Grenoble, France, in 2014, as a Project Manager on emerging nonvolatile memory. He published over 80 publications and holds two patents on these topics. Since 2017, he has been appointed as the Head of the Advanced Memory Device Laboratory, CEA-Leti, Grenoble, France, dedicated to nonvolatile memory backend technologies.
GABRIEL MOLAS received the B.S. and M.S. in Physics Engineering, with microelectronics specialization (2001), and the Ph.D. degree in micro- and nano-electronics from the Polytechnics Institute of Grenoble, France (2004), with a thesis on few electron memories. He joined LETI (Laboratory of Electronics, Technology and Instrumentation of CEA, Grenoble) as a research engineer in 2004. He is responsible of various industrial and institutional projects. Since 2016, he is LETI senior expert on non-volatile memories. Since 2018, he is in charge of LETI RRAM activity. In 2020 he was also nominated scientific delegate of microelectronic service of LETI. He is author or co-author of more than 140 publications in international conferences (including 23 IEDM and more than 17 invited talks), 1 short course (IEDM), 1 tutorial, 47 papers in refereed journals, 4 book chapters, 20 patents. He is a reviewer of several international journals (IEEE journals, Elsevier...). He is member of several technical committees (IEDM, ESSDERC, IRPS) and organizing committees (co-organizer of Fall MRS Memory Symposium 2015-2016, 2016-2019 IEEE IMW organizing committee, 2018 general chair, ESSDERC 2020 Financial chair). In 2019 he became IEEE senior member.

ELISA VIANELLO is a scientist of CEA-Leti Grenoble. She received her Ph.D. in Electrical Engineering from the University of Udine (Italy) and the University of Grenoble (France) in 2010. Her current research interests concern the development of new technologies for bio-inspired neuromorphic computing, with special focus on new resistive memory devices. She is coordinator of the “MeM-Scales” h2020 European project focused on the joint co-development of a novel class of algorithms, devices and circuits that reproduce multi-timescale processing of biological neural systems. She is author or co-author of more than 100 technical papers and four book chapters. She was in the technical committee of the IRPS Symposium (2013-2014) and in the TCP of the IEDM “Circuit Device Interaction” subcommittee (2016-2017). She is in the TCP of the ESSDERC Conference and she is in the Cass Nano-Giga TC. She is associate editor of the APL special issue on ‘Emerging Materials in Neuromorphic Computing’ (February 2020) and of the incoming IEEE Trans. on Circuits and Systems –II (2020-2021).

DAVID ATIENZA (M’05-SM’13-F’16) is associate professor of electrical and computer engineering, and director of the Embedded Systems Laboratory at the Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland. He received his Ph.D. in Computer Science and Engineering from UCM, Spain, and IMEC, Belgium, in 2005. His research interests include system-level design methodologies for high-performance multi-processor system-on-chip (MPSoC) and low-power Internet-of-Things systems, including new 2-D/3-D thermal-aware design for MPSoCs and many-core servers, ultra-low power edge AI architectures for wireless body sensor nodes and smart consumer devices. He has co-authored over 300 papers in peer-reviewed international journals and conferences, several book chapters, and seven patents. Dr. Atienza received the 2018 DAC Under-40 Innovators Award, 2018 IEEE TCCPS Mid-Career Award, a 2016 ERC Consolidator Grant, the 2013 IEEE CEDA Early Career Award, the 2012 ACM SIGDA Outstanding New Faculty Award, and a Faculty Award from Sun Labs at Oracle in 2011. He served as DATE 2015 Program Chair and DATE 2017 General Chair, is an IEEE Fellow, an ACM Distinguished Member, and has served as IEEE CEDA President (period 2019-2020).

JEAN-MICHEL PORTAL is currently a Full professor in Electronics at Aix-Marseille University, where he heads the electronic department of the Institute of Materials Microelectronics and Nanosciences of Provence (IM2NP). He graduated in Electronic Engineering in 1996 and received the Ph.D. degree in Computer Sciences in 1999. His research interests include emerging non-volatile memory design and neuromorphic applications. He is author or co-author of more than 200 articles in International Refereed Journals and Conferences, and is co-inventor of 6 patents. He has supervised 20 Ph.D. students. He is recipient of the NanoArch 2012, Newcas 2013 and IEEE Transactions on Circuits and Systems Guillemin-Cauer 2017 Best Paper Awards.