Electrothermal transport induced material reconfiguration and performance degradation of CVD-grown monolayer MoS$_2$ transistors

Ansh$^1$ ☞, Jeevesh Kumar$^1$, Gaurav Sheoran$^1$ and Mayank Shrivastava$^1$ ☞

Device and material reliability of 2-dimensional materials, especially CVD-grown MoS$_2$, has remained un-addressed since 2011 when the first TMDC transistor was reported. For its potential application in next generation electronics, it is imperative to update our understanding of mechanisms through which MoS$_2$ transistors’ performance degrades under long-term electrical stress. We report, for CVD-grown monolayer MoS$_2$, results on temporal degradation of material and device performance under electrical stress. Both low and high field regimes of operation are explored at different temperatures, gate bias and stress cycles. During low field operation, current is found to saturate after hundreds of seconds of operation with the current decay time constant being a function of temperature and stress cycle. High field operation, especially at low temperature, leads to impact ionization assisted material and device degradation. It is found that high field operation at low temperature results in amorphization of the channel and is verified by device and Kelvin probe force microscopy (KPFM) analyses. In general, a prolonged room temperature operation of CVD-grown MoS$_2$ transistors lead to degraded gate control, higher OFF state current and negative shift in threshold voltage ($V_T$). This is further verified, through micro-Raman and photoluminescence spectroscopy, which suggest that a steady state DC electrical stress leads to the formation of localized low resistance regions in the channel and a subsequent loss of transistor characteristics. Our findings unveil unique mechanism by which CVD MoS$_2$ undergoes material degradation under electrical stress and subsequent breakdown of transistor behavior. Such an understanding of material and device reliability helps in determining the safe operating regime from device as well as circuit perspective.

INTRODUCTION

2-dimensional (2D) transition metal dichalcogenides (TMDCs), owing to their layered structure, offer much better immunity against scaling related challenges posed by Moore’s law for transistors$^1$. Besides, heavy electron effective mass in TMDCs strongly advocates their role as channel material for ultra-scaled field-effect transistors (FETs)$^2$ i.e. beyond 3 nm technology nodes. Looking at such promise as future device material, extensive research on FETs on various TMDCs has been conducted for more than a decade now. Several groups have reported few to single layer Molybdenum Disulfide (MoS$_2$) and other TMDC FETs$^3$–$^6$. Preliminary reports suggested remarkable ON/OFF current ratio$^7$, low sub-threshold slope (SS)$^8$ and large current density$^9$ - metrics important for acceptable transistor behavior for switching applications. However, large contact resistance ($R_C$) due to lack of covalent bonds$^9$ at the metal-MoS$_2$ interface has strongly questioned the ultimate deployment of MoS$_2$ and TMDCs in general, in the semiconductor industry. Several approaches like degenerate doping via surface charge transfer$^{10}$–$^{13}$, dopant introduction (substitutional doping) during material growth$^{14}$, adding Chalcogen impurities at the contact$^{15}$ and selective phase transition$^{16}$ have been performed to get away with the $R_C$ bottleneck. Besides, TMDC heterostructures are being investigated for optoelectronic$^{17}$–$^{19}$ and tunnel FET$^{20}$ applications. TMDC based memristors for neuromorphic applications$^{21}$–$^{23}$ is another prospect that has evolved lately. Such technology driven reports are extensively available, however, very few reports discuss another crucial aspect – reliability. Apart from environment induced degradation of TMDCs$^{24}$–$^{25}$, very few reports elucidate the mechanism of electrical stress induced 2D material and device degradation.

Dattatray et. al. have reported the effect of oxygen and moisture on the transistor behavior especially in the hysteretic behavior$^{24}$. In a separate effort, Bartolomeo et al. have reported oxygen and moisture induced instabilities in the threshold voltage ($V_T$) of MoS$_2$ transistors upon multiple electrical measurements$^{25}$. Besides environmental factors, material specific factors like intrinsic defects also affect material and device properties. Liu et al. and Kripalani et. al. have reported important insights on the role of specific kind of defects on material stability$^{26}$ and other properties like thermal conductivity$^{27}$ etc. Unlike other reports on material-device degradation, Dominik et al. reported the very first study on electrical breakdown of MoS$_2$ transistors with current densities 50 times higher than that of copper$^{28}$. Avalanche breakdown in exfoliated MoS$_2$ has been demonstrated and studied by Jinsu et al.$^{29}$ where critical field for avalanche multiplication in MoS$_2$ is calculated as a function of thickness of MoS$_2$ and temperature. Mishra et al. reported electrical stress dependent material and device co-degradation study of graphene transistors$^{30}$–$^{31}$. They elucidated the failure mechanism which graphene transistors undergo in the presence of electrical stress and ambient oxygen. Stress induced temperature sets up unfavorable conditions for oxygen to react with graphene which proceeds in several steps until complete device failure is observed. Similar reports on electrical stress induced material and device performance degradation of TMDC FETs are unfortunately missing.

$^1$Department of Electronic Systems Engineering, Indian Institute of Science, Bengaluru, Karnataka 560012, India. email: ansh@iisc.ac.in; mayank@iisc.ac.in
Fundamental properties like electrical and thermal conductivity play dominant role in determining the current carrying capacity and breakdown field for a material. These properties for MoS₂ are different from other semiconductors like silicon and graphene, essentially because of difference in their molecular arrangements. Naturally, response of MoS₂ to electric field and high current densities must be different from that of other materials. Similarly, the mechanism through which degradation occurs in TMDC devices under electrical stress, in principle, must be different from those observed in graphene or other semiconductors. In order to fabricate robust 2D TMDC transistors and mitigate reliability issues in these devices, to develop understanding of material and device degradation mechanisms is essential. Moreover, dynamic evolution of channel degradation and its impact on channel current can hinder critical electric field for acceptable device operation, especially in ultra-scaled transistors. As a result, reconsidering trends in voltage scaling for these materials may become imperative. Therefore, to understand the dynamics of material and device degradation in MoS₂ and subsequent failure of MoS₂ FETs, we start with observing steady state electrical behavior of chemical vapor deposited (CVD)-grown monolayer MoS₂ FETs and explain electro-thermal transport using the theory of electron-phonon scattering. Both high and low field transport are found to induce perturbations in the transistor behavior which is identified after every stress cycle. Taking inference from device characteristics and using detailed analyses of the micro-Raman & photoluminescence (PL) spectra, we eventually show that MoS₂ FETs undergo a unique failure mechanism wherein localized high conductance regions are formed within the MoS₂ channel. This phenomenon shows up as a result of field-induced material reconfiguration. Subsequently, complete device failure is observed due to field induced amorphization of the channel.

RESULTS AND DISCUSSION

Characterization setup

Field-effect transistors are fabricated on CVD monolayer MoS₂ for the back-gated configuration shown in Fig. 1a. A scanning electron microscopic (SEM) top-view of the as-fabricated monolayer MoS₂ FET is shown in Fig. 1b. Uniform monolayer MoS₂ film is verified through Raman spectra, Fig. 1c.

In order to understand the effect of long-term electric field on device behavior, devices are stressed under different source-to-drain electric fields (ESD) for hundreds of seconds under varying conditions like gate voltage (VGS) and temperature (T). Current fluctuations during the stress period and low voltage device characteristics, before and after the stress cycle, are captured to identify the impact of specific stress conditions on transistor behavior. Preliminary output characteristics of a 1 µm long and 10 µm wide monolayer MoS₂ transistor, Fig. 2a, show decent transistor performance with the onset of current saturation at ESD > 0.09 MV/cm and suggest two regimes of operation that may have more physical relevance: ESD ≤ 0.1 MV/cm as low-field and ESD ≥ 0.2 MV/cm as high-field. This is chosen as a result of current/velocity saturation and onset of breakdown observed in Fig. 2b. Hence, subsequent virgin devices (VD) are stressed under these two regimes of operation at different VGS and T values for control over electron and phonon population in the monolayer MoS₂ channel respectively. In is important to note that all measurements are performed in vacuum (10⁻⁴ torr).

![Fig. 1 Device fabrication and preliminary characterization. a Back-gated transistor configuration for CVD monolayer MoS₂ FETs used in this work for all the investigations. b SEM (scale bar; 10 µm) top-view of a fabricated back-gated FETs with following device dimensions: LCH = 1 µm, W = 10 µm, Tsox = 90 nm. c Raman spectra of the CVD MoS₂ film transferred on SiO₂ showing characteristic in-plane (E2g) and out-of-plane (A1g) vibrational modes with the difference between phonon wavenumbers (~19 cm⁻¹) implying a monolayer. Inset: magnified SEM image of device channel.](image)

![Fig. 2 Identifying low (LFR) and high (HFR) field regimes of operation. a Output characteristics of MoS₂ transistor exhibiting onset of current saturation at ESD = 0.09 MV/cm. b Two different regimes of operation are identified on basis of current (velocity) saturation, observed in these devices. The transistor starts to settle in saturation at ESD = 0.1 MV/cm and stays deep in saturation until ESD = 0.2 MV/cm after which breakdown occurs. For the study intended in this work, none of the devices are stressed beyond 0.2 MV/cm so that the device operates like a transistor within the safe operating regime and effect of long-term electrical stress can be captured.](image)
Steady-state electro-thermal transport

As mentioned earlier, MoS$_2$ devices are stressed under low and high field regime: $E_{SD} = 0.1$ MV/cm (LFR) and 0.2 MV/cm (HFR) for several seconds and stress cycles. During the stress cycles, contribution from other parameters is studied by varying $V_{GS}$ and $T$ values. At $V_{GS} = 60$ V (ON state), when stressed in LFR, a monotonic decrease in the channel current is observed which eventually starts to saturate after ~300 s as shown in Fig. 3a. Similar variation in current at lower temperatures (150 K and 77 K) is observed however, with a small rate of decay in current. HFR operation at room temperature (300 K) results in an initial fall in current followed by sustained current through the channel, Fig. 3b. It is clear from Fig. 3 that HFR operation results in abrupt variations in current unlike that in LFR. During low temperature HFR operation, marginal decay in current is observed for the first ~100 s after which abrupt device failure occurs resulting in extremely low current, in the range of pico-ampere, through the channel. It is interesting to note that, low temperature operation in HFR introduces permanent damage to the device channel. This is also validated by the device characteristics captured after the stress cycles, as discussed in subsequent sections.

Monotonically decreasing current and abrupt fall in current are observed for LF stress and HF stress during successive stress cycles. Interestingly, the thermal equilibrium point at the end of every stress cycle shifts upwards after every stress cycle at room temperature, see Supplementary Note 1 and Supplementary Fig. 1. In contrast, such a shift in the saturation point is not observed when devices are stressed at lower temperatures, see Supplementary Fig. 2. The authors have reported similar variation in current characteristics, Figs 2, 3, in a previous work.$^{12}$

Device operation in LFR at different temperatures can be explained using phonon and impurity scattering theory of carriers across the barrier resulting in improved thermionic emission. The temperature dependent average phonon population $\langle n \rangle$ at an energy $E = \hbar \omega$ can be predicted using the famous Bose-Einstein distribution or Planck’s distribution, i.e.

$$\langle n \rangle = \frac{1}{\exp \left( \frac{\hbar \omega}{kT} \right) - 1}$$  \hspace{1cm} (1)

where $\hbar = $ Planck’s constant; $k = $ Boltzmann constant; $T = $ Temperature and $\omega = $ Phonon frequency are fundamental constants.$^{13}$

At any temperature, the low frequency phonon population (acoustic phonons) is much larger than the high frequency phonon population (optical phonons). Moreover, phonon population exponentially increases with temperature irrespective of phonon frequency. Therefore, events like electron phonon scattering, that involve optical phonons, have marginal probability of occurrence, especially at lower temperatures, when compared with the probability of occurrence of events like heat dissipation which essentially involves acoustic phonons. Moreover, impurity/ coulomb scattering dominates at lower $T$ whereas phonon scattering dominates at higher $T$.$^{33,34}$ Keeping the above discussion in perspective, monotonic decay in current during room temperature LFR stress, as observed in Fig. 3a, is a result of electron-phonon scattering wherein an electron loses energy to the lattice and generates more phonons which manifests as heating of the channel and further scatter electrons. This continues until a thermal equilibrium is reached at ~100 s when the rate of energy lost by electron is balanced by the rate at which acoustic phonons dissipate the generated heat thereby keeping the optical phonon population constant, i.e. rate of optical phonons generated by electron-phonon scattering = rate of scattering of optical phonon into multiple acoustic phonons. Significantly small population of optical phonons and still large population of acoustic phonons at lower $T$ and finite number of coulomb scattering sites by impurities in the channel result in a much smaller decay time constant and hence thermal equilibrium is reached much faster at lower $T$ as shown in Fig. 3a. However, initial increase in the current, Fig. 3a, at lower $T$ is attributed to acoustic phonon assisted propagation of heat dissipated by limited yet ‘non-zero’ number of electron-phonon scattering towards the contacts resulting in improved thermionic emission of carriers across the barrier as discussed by Mishra et. al. for CNT devices.$^{35}$

Similarly, HFR operation at room temperature results in an initial abrupt decay of current. This is attributed to remarkable increase in the probability of electron-phonon scattering events due to high energy electrons and abundance of optical phonons at 300 K. After the initial decay in current, significant loss in the kinetic energy of electrons along with heat dissipation via acoustic phonons establish thermal equilibrium between electrons and the lattice. However, HFR operation at lower $T$ leads to longer diffusion length because of (i) weak (but non-zero) electron-phonon scattering at low $T$ and (ii) weak impurity scattering of high energy electrons.$^{33}$ As a result, electrons travel through the channel without losing much energy until they initiate impact ionization as shown in Fig. 3b. Increase in current followed by an immediate abrupt fall is a characteristic of impact ionization process. High energy (hot) electrons bombard the lattice and generate electron-hole pairs which are then captured by the high electric field. This manifests as increased current following physical damage of the lattice due to disruption of bonds by hot electrons observed as abrupt fall in current as shown in Fig. 3b.$^{34}$

So far, based on crude understanding of electron–phonon scattering processes, the observed current variation with time has been broadly attributed to generation of optical phonons in the channel as the device continues to operate for a prolonged period. In order to validate the anticipated cause of time dependence of current and observed electro-thermal transport mechanism in our devices, we extract field-effect mobility as a function of temperature at different time instances of device operations.
operation. Temperature dependence of mobility at different time instances of LFR and HFR is shown in Fig. 4.

As shown in Fig. 4a, at $t = 500$ ms, mobility increases as a function of temperature. Such behavior is typically attributed to impurity scattering which dominates as the temperature decreases and vice versa. In MoS$_2$, phonon scattering dominates only at temperatures above room temperature unlike silicon. This is attributed to a significant bandgap in the phonon bandstructure of MoS$_2$ and high optical phonon energies. As a result, ionized impurity scattering dominates the overall mobility of electrons in the given temperature range – 77 K to 300 K, as shown in Fig. 4a. At higher temperature, lattice vibrations or phonons significantly increase in number and scatter electrons thereby degrading the mobility. Owing to the energy range and occupancy of phonon states, high energy phonons (optical phonons) tend to scatter electrons more than low energy phonons (acoustic phonons). In MoS$_2$, optical phonon scattering is expected to dominate at temperatures above room temperature and thereby degrade electron mobility. This is not seen in our devices mainly because of the temperature range within which the devices are operated. A prolonged operation of the transistor in the low-field regime is found to degrade the high temperature mobility and increase mobility at lower temperature as shown in Fig. 4a for $t > 500$ ms to $t = 300$ s. It is observed that for successive instances of time, high temperature mobility decreases significantly and eventually saturates. The observed mobility saturation primarily occurs because the rate of degradation is not constant and rather decreases with time. While high temperature mobility monotonically degrades during device operation, low temperature mobility increases and saturates after $t = 1000$ ms. This is attributed to initial current annealing in the device which tends to eliminate most of the process induced impurities, i.e., organic residue and other adsorbed species like moisture, which are potential coulomb scattering sites and degrade low temperature carrier mobility. Inference made from the time dependence mobility versus temperature data is in agreement with the physics expected to cause time dependent variation in current, discussed earlier. We further validate the proposed introduction of optical phonons and reduction in impurity scattering sites with time by using various theoretical models

High-field mobility is also shown as a function of temperature and time in Fig. 4b. Unlike low temperature mobility at low field, it is observed that high field mobility at low temperature decreases with temperature. Such a behavior suggests that II scattering mechanism, which is typically dominant at lower temperatures, becomes dormant during high field transport. This is attributed to higher energy of electrons due to which they successfully escape the coulombic field of impurity sites present in the channel

**Fig. 4 Time-dependent mobility versus temperature to identify various scattering mechanisms.** a) Temperature dependence of field-effect mobility at various time instances during electrical stress under a low-field and b high-field operation. Black arrows imply increasing time.
within the bandgap which facilitate current conduction through the channel in the OFF and sub-threshold region via variable range hopping at room temperature\textsuperscript{19} or (iii) both. Among these two possible reasons, the latter must introduce permanent change in the material, unlike former, which can be identified in successive stress cycles and/or transistor behavior. Moreover, current in the range of pico-ampere is not sufficient to introduce self-heating and hence transfer sufficient energy to electrons for inter-band transition. Therefore, the possibilities of the first reason for observed rise in current are minimal and a field-assisted permanent change in the material seems to be a more plausible reason. Nevertheless, to understand this behavior, impact of steady-state electrical stress on transistor behavior is studied next. Intuitively, it reveals more about the electro-thermal stress induced perturbation in MoS\textsubscript{2} and its manifestation in transistor behavior after different stress conditions, which is discussed in the next section.

It is worth highlighting that the devices under test, due to its polycrystalline/CVD nature, exhibit significantly lesser drive current compared to the same reported on highly crystalline material\textsuperscript{19}. It is however important to note that a reasonable transistor action with very high ON-OFF ratio was observed in all the devices\textsuperscript{15} and hence all gate-dependent mechanisms are believed to persist in all MoS\textsubscript{2} FETs, irrespective of the material quality. Higher drive current, in a high performing device, in fact may result in enhanced self-heating and thereby increase the channel temperature. This may lead to a smaller current decay time constant. This is attributed to requirement of critical channel temperature, as discussed above, to trigger stress induced material reconfiguration. However, in general, the trends presented above would still remain the same for a better performing device.

Impact on transistor behavior

Low voltage transfer characteristics ($V_{DS} = 1\ V$) of MoS\textsubscript{2} FETs are captured for virgin (VD) and stressed devices (SD). Both HFR and LFR of operation are investigated and it is found that long-term electrical stress (both LFR and HFR) induces remarkable deviation from the original device behavior (i.e. VD), Fig. 6. Note that following are the stress conditions: $E_{SD} = 0.2\ MV/cm$ (HFR) or $0.1\ MV/cm$ (LFR) and $V_{GS} = 60\ V$ unless specified.

After LF stress, devices exhibit higher threshold voltage ($V_T$) irrespective of temperature as shown in Fig. 5a–c. For higher temperatures ($T = 300\ K$ and $150\ K$), the ON state current degrades after stress. On the other hand, at $T = 77\ K$, ON state current is found to have increased marginally (by a factor of 2) as a result of LF stress. Increase in $V_T$ is not trivial to contemplate and needs further investigations, however, decrease in ON state current at higher temperatures (Fig. 6a, b) is attributed to physical damage of the lattice caused by relatively high electron-phonon scattering. This results in significant decrease in the field-effect mobility as shown in Fig. 7a, b. However, increase in ON state current after stress at $77\ K$ (Fig. 6c) is believed to have improved because of reduction in the number ionized impurity scattering events that led to increased field-effect mobility, Fig. 7c.

HF stress, on the other hand, leads to significant increase in the OFF-state current (3 to 4 orders of magnitude) and loss of gate control. This happens especially when the device is stressed at $300\ K$ and $150\ K$, as shown in Fig. 6d, e. Another impact of HF stress at these temperatures is that the ON-state current degrades (2 to 3 orders of magnitude). However, HF stress at $77\ K$ results in

![Fig. 5 Impact of gate voltage.](image)

Effect of room temperature steady-state electrical stress (in HFR i.e., $E_{SD} = 0.2\ MV/cm$) on MoS\textsubscript{2} FETs at different $V_{GS}$.

![Fig. 6 Impact on transistor behavior.](image)

Transfer characteristics of unstressed/virgin (VD) and stressed (SD) FETs stressed in a–c LFR and d–f HFR of operation at different temperatures. Degraded OFF state performance, loss of gate control and reduced ON state current are the major implications of HF stress. All devices are measured at $V_{DS} = 1\ V$. 

Published in partnership with FCT NOVA with the support of E-MRS npj 2D Materials and Applications (2020) 37
an overall loss of current, Fig. 6f. Degraded ON state performance is a result of electron-phonon scattering induced partial physical damage to the lattice at 300 K and impact-ionization induced almost complete lattice damage at 150 K and 77 K. This is well corroborated from the observed degradation of field-effect mobility as shown in Fig. 7d-f. Increase in the OFF state current and loss of gate control are attributed to electrical stress induced metal-like transport. A detailed discussion and validation of such a metal-like transport is provided in the next section.

Interestingly, devices stressed at lower gate voltages, shown in Fig. 5, also exhibit high OFF state current and poor gate control as shown in Fig. 8. However, in this case the ON state current increased after the stress cycle. Whereas, as discussed earlier, a stress cycle of \(E_{SD} = 0.2\) MV/cm at \(V_{GS} = 60\) V leads to abrupt current decay with time and correspondingly results in higher OFF state current, poorer gate control and smaller ON state current. It is important to note that HF stress results in higher OFF state current and degraded gate control of the transistor channel irrespective of the gate voltage during stress cycle. However, ON state current depends on the gate voltage which essentially determines the number of electron-phonon scattering events at room temperature. It appears that higher OFF state current and poor gate control are fallout of a certain lateral field-dependent phenomenon that results in a highly conductive (metal-like) channel when the device is in the OFF state (Figs 5d and 8).

In order to validate stress-enhanced conductance of the channel, 2T terminal channel current \(I_{DS}\) at gate open condition-Fig. 9a) of VDs are measured and compared with that of SDs stressed in the HFR. As shown in Fig. 9b, d, devices stressed at \(V_{GS} = 60\) V and \(T = 300\) K (to be identified as D-HF-60-300 throughout the text henceforth) and 77 K (to be identified as D-HF-60-77 throughout the text henceforth) exhibit lower conductance after stress. However, stress at 150 K (to be identified as D-HF-60-150) (Fig. 9c) results in increased channel conductance. Similarly, when devices are stressed at \(V_{GS} = 0\) and \(-60\) V, the device conductance is found to have increased as shown in Fig. 9e, f. Interestingly, upon successive stress cycles, higher conductance in D-HF-60-300 whereas lower conductance in D-HF-60-150 are observed, Fig. 9b, c (green curve) respectively. Increase in conductance after different stress conditions and cycles can be correlated with poor gate control and higher OFF state current observed in the transfer characteristics earlier. These observations clearly imply that the channel certainly becomes more conductive upon stress under specific conditions and extent to which the channel conductance increases upon stress depends on the gate voltage applied during the stress cycle; for example 1(5) order(s) of magnitude.
Fig. 9 Measuring two-terminal resistance/current before and after steady-state electrical stress. a) Bias condition for measuring the 2-terminal current in the channel i.e., when the transistor behaves like a 2-terminal resistor. 2-terminal current of unstressed (VD) and stressed (SD) devices in the HFR at b) 300 K, c) 150 K and d) 77 K is measured as a function of $V_{DS}$. In order to observe the effect of gate voltage variation, 2-terminal current is measured after before and after stressing the device under two different conditions: e) HFR at $V_{GS-stress} = 0$ V and f) at $V_{GS-stress} = -60$ V both at $T = 300$ K. Here SD #1 (SD #2) implies that the SD device is stressed once (twice).

magnitude increase in conductance at $V_{GS-stress} = 0$ V ($-60$ V). Note that this comparison is between VD and SD #2. This is attributed to interplay between two mechanisms, (i) electron-phonon scattering resulting in reduced carrier mobility in the channel and (ii) speculated material re-configuration resulting in higher conductance. Under other stress conditions like HF stress at 77 K and subsequent stress cycle at 150 K, channel conductance decreases significantly. This is attributed to impact ionization-induced wide spatial distribution of physical damage of the material under these stress conditions as observed earlier in current versus time curve in Fig. 3. It is important to note that, multiple randomly tested devices have exhibited similar trends in current-time dynamics and stressed induced perturbation in transistor behavior, discussed in Supplementary note 4 and Supplementary Figs. 5–8. This verifies that the observed phenomena occur consistently on all devices and hence are fundamental to CVD monolayer MoS$_2$.

Increase in the conductance of the device along with poor gate control and negative shift in $V_T$ implies increase in free-electron concentration in the channel that prevents gate electrode to effectively tune the channel conductance. Moreover, increase in the density of mid-gap states may cause higher sub-threshold and OFF state current by increasing the probability of variable range hopping of electrons between mid-gap states at room temperature. In order to validate the presence of electrical stress induced increase in the electron concentration, Raman and PL spectroscopy of stressed MoS$_2$ is performed which is discussed in the next section.

Electrical stress induced material degradation

Raman spectra of different locations across the channel are captured and compared with that of unstressed MoS$_2$. As shown in Fig. 10a, the out-of-plane mode, $A_{1g}$, is found red shifted at multiple positions of MoS$_2$ channel stressed in the HFR at 300 K. A red shift implies reduced energy of that mode which is essentially the out-of-plane vibrations of the S atoms in MoS$_2$. This has been related to increased electron population in MoS$_2$.

Further, MoS$_2$ stressed at 150 K also exhibits signs of increased electron population with a marginal red shift of the $A_{1g}$ mode,

Fig. 10b. These results strongly validate that, as observed earlier in device characteristics, electrical stress induces localized regions with excess electrons that can potentially lead to increased OFF state current, poor gate control and negative shift in $V_T$. However, for MoS$_2$ stressed at 77 K, it is observed that the characteristic peaks are not prominent. Moreover, non-zero intensity peaks of the Raman characteristic modes are distributed throughout the range of Raman shift shown in Fig. 10c. This is attributed to amorphization of the MoS$_2$ and implies physical breakdown of the channel has not occurred. This is in-agreement

Published in partnership with FCT NOVA with the support of E-MRS
MoS\textsubscript{2} has three characteristic peaks: (i) B exciton, (ii) neutral A\textsubscript{0} species, and (iii) negative A\textsuperscript{−} trion, which are obtained after annihilation of a neutral exciton. This suggests that there are more number of trion species formed in the channel stressed at 300 K than neutral exciton species. This is attributed to increase in the free electron concentration\textsuperscript{41} and hence validates the fact that HF stress at lower temperature induces significant damage to the lattice, amorphized channel as discussed above, which eventually results in marginal current through the device.

While it is clearly identified that CVD-grown monolayer MoS\textsubscript{2} undergoes amorphization before complete device failure, the origin of enhanced conductance upon electrical stress is not clear, even after enough validation. Interestingly, this behavior is similar to the one observed by Sangwan et. al. where MoS\textsubscript{2} exhibits resistance switching at SET voltages as high as 30 V\textsuperscript{42}. This is attributed to migration of Sulfur vacancies within the channel under the effect of external electric field. Such a behavior has been found to be assisted by grain boundaries present in CVD monolayer MoS\textsubscript{2}. S vacancy migration under electric field

---

**Fig. 11** Impact of impact ionization on channel. **a** SEM (scalebar: 10 µm) top view image of D-HF-60–77 and inset (scalebar: 1 µm) showing continuous channel. This implies that impact ionization did not result in physical discontinuities in the channel. **b** KPFM image of the same device implying that the stressed channel does not have grain boundaries that are otherwise expected because of their orientation outside the channel depicted by blue arrows. Dark regions in the image are metal electrodes, grain boundaries between two MoS\textsubscript{2} grains and other impurities that may have low potential. Bright region is MoS\textsubscript{2} grains that have higher potential than metal and grain boundaries.
is a potential justification of the observed localized region with excess electrons in an appropriately stressed MoS\(_2\) channel. These localized regions could possibly have accumulated S vacancies and once aligned continuously between source and drain, they result in loss of gate control, negative shift in \(V_T\) and higher OFF state current in MoS\(_2\) transistor. The fact that S vacancies in MoS\(_2\) manifest as mid-gap states within the bandgap, justifies that long-term electrical stress increases the density of these mid-gap states, as speculated earlier in sections 3 and 4, by re-distributing the S vacancies in the channel. Moreover, when stressed at lower VGS-stress, the channel also exhibits high ON state current due to two reasons: (i) formation of localized high conductive regions, as discussed earlier and (ii) significantly lower electron-phonon scattering induced lattice damage.

In summary, CVD monolayer MoS\(_2\) FETs are operated under low and high field regimes to unveil electro-thermal transport in MoS\(_2\). Low field transport in MoS\(_2\) can be well explained using electron phonon scattering model at different temperatures and gate field. High field transport triggers impact ionization led device failure which is relatively easier to accomplish at lower temperatures. Moreover, it turns out that device failure occurs due to amorphization of the channel due to high field steady state operation. Before complete failure, both low and high field steady state device operation at room temperature lead to perturbation in transistor behavior wherein the OFF-state performance and gate control degrade which imply metal-like behavior. This unconventional device behavior depends on stress conditions like gate bias, stress voltage and number of stress cycles and is validated by 2-terminal current measurement and micro-Raman & photoluminescence (PL) spectra. While 2-terminal current increased after high field stress, red shift in the A\(_{1g}\) mode and enhanced negative trion peaks of different regions within the channel clearly imply the presence of localized regions with higher free-electron concentration. This proves that the performance of MoS\(_2\) transistor degrades under long-term electrical stress by inducing highly conductive regions within the channel and a subsequent loss of gate control. Such a failure mechanism is unusual and understanding its origin is critical for determining a regime for safe operation of MoS\(_2\) transistors. Moreover, such a mechanism limits the terminal voltages for which transistors exhibit acceptable performance. These findings also suggest that voltage scaling employed for silicon transistors may not be the same for MoS\(_2\) and one needs to be more careful in determining these limits because unlike in silicon, a prolonged operation of an MoS\(_2\) transistor leads to...
significant increase in the channel current which can have detrimental effects on the overall circuit performance.

METHODS
Device fabrication
Monolayer CVD MoS₂ film grown on Sapphire is transferred onto a 90 nm thick thermally grown SiO₂ on Si substrate and cleaned in acetone and IPA to ensure minimum organic residue on the film. The sample is patterned (using electron beam lithography) to define regions for device fabrication. By using oxygen plasma, unwanted MoS₂ is etched out inside a reactive ion etching (RIE) chamber followed by patterning (via electron beam lithography) of regions for source/drain electrode (Ni/Au 10/50 nm) deposition inside an electron beam evaporator. Subsequent metal lift-off and vacuum anneal for 10 min at 250 °C ensure removal of unnecessary metal from the sample and formation of high-quality metal-MoS₂ interface.

Kelvin probe force microscopy
All KPFM measurements are performed using Bruker dimension icon AFM setup under ambient conditions. The AFM tips used here are Pt/R coated silicon probes-SCM-PIT-V2 with a radius of ~25 nm. Scanning a surface to capture potential profile using this AFM setup is a two-pass method in which the tip first scans the surface via line scans in tapping mode followed by a second scan (second pass) during which the tip is lifted at a height (15 nm in this case) and a DC bias is applied to the tip (7 V for these measurements) along with a small AC signal while scanning alone the same line with a scan rate of 0.7 Hz. During the first pass, the cantilever is made to oscillate close its resonant frequency.

DATA AVAILABILITY
The data to support findings of this work are available from the corresponding author upon reasonable request.

Received: 2 June 2020; Accepted: 21 September 2020
Published online: 28 October 2020

REFERENCES
1. Manish, C., Jena, D. & Zhang, H. Two-dimensional semiconductors for transistors. Nat. Rev. Mater. 1, 1–15 (2016).

2. Schwierz, F., Pezoldt, J. & Granrumer, R. Two-dimensional materials and their prospects in transistor electronics. Nanoscale 7, 1181 (2015).

7. Liu, B. et al. Thermal conductivity and tensile response of phosphorene nanosheets with vacancy defects. J. Phys. Chem. C 121, 13876–13887 (2017).

12. Kappa, R. et al. Phase-engineered low-resistance contacts for ultrathin MoS₂ transistors. Nat. Mater. 13, 1128–1134 (2014).

17. Chen, H. et al. Ultrafast formation of interlayer hot excitons in atomically thin MoS₂/WSe₂ heterostructures. Nat. Commun. 7, 1–8 (2016).

24. Kumar, J., Wei L., and Banerjee, K., High-performance MoS₂ transistors with low-contact-resistance (2013 IEEE International Electron Devices Meeting, Washington, USA, 2013).

30. Mishra, A., et al. First demonstration and physical insights into time-dependent breakdown of graphene channel and interconnects, In IEEE International Reliability Physics Symposium (IRPS) –1–6 (IEEE, USA, 2019).

31. Li, H. et al. From bulk to monolayer MoS₂: evolution of Raman scattering. Adv. Funct. Mater. 22, 1385–1390 (2012).

32. Ansh, Sheoran, G., Kumar, J. and Shrivastava, M., First insights into electro-thermal stress driven time-dependent permanent degradation failure of CVD monolayer MoS₂ channel, In IEEE International Reliability Physics Symposium (IRPS), 1–4 (2020).

33. Lundstrom, Mark Fundamentals of Nanotransistors, Vol. 6 (World Scientific Publishing Company, 2017).

38. Sze, Simon M., and Kwok K. Ng, Physics of semiconductor devices, (John wiley & sons, 2006).

42. Lee, C. A., Logan, R. A., Batdorff, R. L., Kleiman, J. J. and Wiegmann, W. Ionization rates of holes and electrons in silicon. Phys. Rev. 134, A761 (1964).

43. He, G. et al. Matsunaga conduction mechanisms in CVD-grown monolayer MoS₂ transistors: from variable-range hopping to velocity saturation. Nano Lett. 15, 5052–5058 (2015).

44. Smithe, R. K. H., Chris, D. E. Suryavanshi, S. V. and Pop, E. High-field transport and velocity saturation in synthetic monolayer MoS₂. Nano Lett. 18, 4516–4522 (2018).

45. Chakraborty, B. et al. Symmetry-dependent phonon renormalization in monolayer MoS₂ transistor. Phys. Rev. B. 85, 161403 (2012).

46. Mouri, S., Miyauchi, Y. and Matsuda, K. Tunable photoluminescence of monolayer MoS₂ via chemical doping. Nano Lett. 13, 5944–5948 (2013).

47. Sangwan, V. K. et al. Gate-tunable memristive phenomena mediated by grain boundaries in single-layer MoS₂. Nat. Nano 10, 403 (2015).

ACKNOWLEDGEMENTS
Authors would like to thank NNetRA program of MeitY, DST and MHRD, Govt. of India, for supporting this work.
AUTHOR CONTRIBUTIONS
Ansh and G.S. fabricated all the devices. Ansh performed electrical measurements along with SEM imaging and KPFM scans. Ansh, M.S. and J.K. analyzed the data. Ansh and M.S. wrote the paper.

COMPETING INTERESTS
The authors declare no competing interests.

ADDITIONAL INFORMATION
Supplementary information is available for this paper at https://doi.org/10.1038/s41699-020-00171-3.

Correspondence and requests for materials should be addressed to Ansh or M.S.

Reprints and permission information is available at http://www.nature.com/reprints

Publisher’s note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2020