An Elegant Method of Analysis for the BJT Amplifiers using Floating Admittance Matrix

Sanjay Kumar Roy¹, Kamal Kumar Sharma², Brahmadeo Prasad Singh³

¹PhD. Scholar at Lovely Professional University and Head (Power Distribution), OMQ Division, TATA Steel Ltd, India. corresponding author: sanjay.roy@tatasteel.com
²Professor, Electronics and Communication Engineering, Lovely Professional University, Phagwara, Punjab, India.
³Professor Adjunct, Electronics and Communication Engineering, Netaji Subhas University of Technology, New Delhi, India.

Abstract—The Floating Admittance Matrix (FAM) is an elegant, neat, illustrative, and simplified technique for analyzing all configurations of the BJT amplifiers, starting with the maneuvering of the FAM of the phase-splitter circuit. The conventional analysis method requires a small-signal equivalent circuit, and then conventional tools, either KCL, KVL, or Thevenin, Norton, etc., are used for the analysis. The researcher has to guess which conventional tool suites better than the other for any particular circuit, whether active or passive. The proposed technique is equally useful for all circuits. In the FAM method, once the device matrix is known rest of the circuit can be embedded in it by inspection. The sum property of this matrix provides a check to know whether FAM has been written correctly to proceed further.

Keywords—BJT, CB, CE, CC, Floating Admittance Matrix (FAM), hybrid-model, hybrid-π model, T-model.

I. INTRODUCTION

There are several methods of mathematical modelling available in the literature based on the equivalent circuit approach. Chirlian [1] suggested a very general approach; wherein any three-terminal devices can fit in. Sedra [2]-[6] have provided unique approaches to the equivalent circuit of the BJTs. We have to select the proper mathematical modelling scheme under given a constraint to achieve the best result with ease. The nullor [7]-[8] and admittance matrix [9] methods have been used in the symbolic form extensively in the past. We have suggested an elegant mathematical modelling approach for both active devices and passive circuits, called the floating admittance matrix model. As the word spelt floating, it does not have any reference terminal in the analysis and design of any circuit, whether active or passive or mixed of the two. The floating admittance matrix (FAM) model has been developed for the BJT to demonstrate the simplicity of the method over other conventional techniques. The outcome of the developed mathematical models has been used for any amplifier configuration that corroborates the result obtained in the available literature, overriding in the simplicity.

The background of the article forms the basis for arriving at the solution of circuits containing two or more than two BJTs or even MOSFETs and BJTs in different configurations. It is likely that one can make mistakes in putting the small-signal equivalent of the entire complicated circuit, which can lead to an erroneous solution. Additionally, a researcher must be able to guess for a particular circuit which conventional tools KCL, KVL, Thevenin, and Norton etc., becomes suitable for arriving at the solution with ease. Solution of even passive circuits such as twin-T, bridge-T, and lattice networks run into pages using conventional tools. On the contrary, the same FAM is used for all types of circuits, whether simple or complicated, taking the help of matrix partitioning in the case of complicated circuits.

The history of the development of FAM using hybrid small-signal equivalent circuits of the devices and its applications in deriving all types of transfer and self-node functions of any amplifier configuration dates back to 1978. However, we developed the FAM of the active device using recent trends in the small-signal model of the devices i.e. T- and hybrid-π, and used it in arriving at the solutions of all
types of transfer functions of different configurations of the amplifier, with ease, in this article.

We aim to derive all types of transfer functions of all BJT configurations, starting with a properly biased ac circuit of a phase-splitter amplifier shown in Fig.1.

Before we start the analysis of any configurations of the BJT amplifier, we develop the floating admittance matrix in resistance (r_e), in hybrid-\( \pi \), and in hybrid (h_e) models of the BJT.

![Fig. 1 BJT Phase-Splitter Amplifier](image)

Among these models, the hybrid-\( \pi \) model is versatile. For this reason, we take up the development of the floating admittance matrix starting with T-model, then in \( r_e \) and finally in \( h_e \) model. To indicate the superiority of the floating admittance matrix approach over the convention method of analysis, we derive all types of transfer functions of the amplifiers for a comparison.

II MODEL DEVELOPMENT OF BJT

A. FAM of BJT in T– Model

Figure 2 (a) simplifies as Fig. 2 (b) with forward-biased dynamic resistance of the base-emitter junction diode along with a controlled current source \( \beta i_b \) [1]-[6].

![Fig. 2 Common emitter configuration of the BJT](image)

The input and output side of the BJT in Fig. 2 (b) has to be isolated for the ease in the analysis. The isolation of input side to output in Fig. 2 (b) is achieved using the generator splitting theorem as in Fig. 3.

Applying KCL, \( i_1 + i_2 + i_3 = 0 \)

\[ i_1 = \frac{v_{be}}{r_e} + \frac{v_{be}}{g_e} + \frac{v_{ce}}{g_e} = \frac{v_{be}}{r_e} + \frac{v_{be}}{g_e} + \frac{v_{ce}}{g_e} \]

\[ i_2 = \frac{v_{be}}{r_e} + \frac{v_{be}}{g_e} + \frac{v_{ce}}{g_e} \]

\[ i_3 = -i_1 - i_2 \]

Arranging Eq (3) to Eq (5) in the matrix form yields the floating admittance matrix \([10]-[14]\) of BJT in \( h_e = 1/r_e \) model as:

![Fig. 3 Splitting the current source](image)

The currents at the base point are the same before and after splitting the current source in Fig. 3. The algebraic sum of current at the base point = \( i_b + \beta i_b = (1 + \beta) i_b \); which is equal to the emitter current \( i_e \) that flows through the dynamic resistance of the diode \( r_e \) and then the controlled source \( \beta i_b \) is left open, resulting Fig. 4.

![Fig. 4 Input side and output sides isolated](image)

The input resistance is seen through the base terminal of the CE configuration in Fig. 4 results as:

\[ r_{in(CE)} = \frac{v_{be}}{i_e} = r_e (1 + \beta) i_b \]

\[ (1) \]

The input resistance in CB configuration is obtained by looking into the input of the amplifier through the emitter terminal and is given as:

\[ r_{in(CB)} = \frac{i_e}{i_e} = r_e \]

(2)

The reverse-biased collector-base junction offers very large output resistance \( r_o \), obtained using the Early voltage equation. This \( r_o \) is included in Fig. 4 to complete the large-signal equivalent circuit of the BJT. The derivation of the floating admittance matrix of the BJT assumes three digits 1, 2, and 3, assigning it to the base, the collector, and the emitter terminals, respectively. Hence, all terminal voltages and currents are expressed using these three digits in further analysis.
The simplified floating admittance matrix of the BJT in \( r_{\text{e}} \) model is:

\[
\begin{bmatrix}
\frac{g_e}{1+\beta} & 0 & -\frac{g_e}{1+\beta} \\
\frac{g_e}{1+\beta} & g_o & -\frac{g_e}{1+\beta} + g_o \\
\frac{g_e}{1+\beta} & -g_o & g_o + g_o \\
\end{bmatrix}
\]

(6)

The floating admittance matrix of hybrid-\( \pi \) can be obtained by analyzing Fig. 5.

From Fig. 5,

\begin{align}
\begin{align}
i_1 &= g_{\pi}v_{\pi} + g_{m}v_{m} + (1+\beta)v_2 - g_m v_3 \\
i_2 &= g_{\pi}v_{\pi} + g_{m}v_{m} + g_o(v_2 - v_3) \\
i_3 &= -g_{\pi}v_{\pi} - g_{m}v_{m} - g_{m}v_2 + g_o(v_2 - v_3)
\end{align}
\end{align}

(9)-(11)

Arranging (9)-(11) yields the matrix of hybrid-\( \pi \) as;

\[
\begin{bmatrix}
\frac{g_{\pi}}{1+\beta} & 0 & -\frac{g_{\pi}}{1+\beta} \\
\frac{g_{\pi}}{1+\beta} & g_o & -\frac{g_{\pi}}{1+\beta} + g_o \\
\frac{g_{\pi}}{1+\beta} & -g_o & g_o + g_o \\
\end{bmatrix}
\]

(12)

Here, \( r_{\text{e}} = \frac{v_b}{i_e} \) and \( g_{\text{e}} = \frac{1+\beta}{v_b} \).

B. FAM OF BJT IN \( r_{\text{e}} \) MODEL

Fig. 5 is the simplified circuit of hybrid-\( \pi \) model of the BJT [2]-[3]. The floating admittance matrix of hybrid-\( \pi \) can be obtained by analyzing Fig. 5.

From Fig. 5,

\begin{align}
\begin{align}
i_1 &= g_{\pi}v_{\pi} + g_{\pi}v_{\pi} + g_{m}v_{m} + (1+\beta)v_2 - g_m v_3 \\
i_2 &= g_{\pi}v_{\pi} + g_{m}v_{m} + g_o(v_2 - v_3) \\
i_3 &= -g_{\pi}v_{\pi} - g_{m}v_{m} - g_{m}v_2 + g_o(v_2 - v_3)
\end{align}
\end{align}

(13)

IV. COMMON EMITTER AMPLIFIER

To obtain the floating admittance matrix of the common emitter amplifier from the floating admittance matrix of the phase-splitter circuit of Eq (17), its 3rd row and 3rd column are added to its 4th row and 4th column. Now, deleting the original 3rd row and 3rd column and assigning the 4th row and 4th column as 3rd row and 3rd column yields the matrix:

\[
\begin{bmatrix}
\frac{g_{\pi}}{1+\beta} & 0 & -\frac{g_{\pi}}{1+\beta} \\
\frac{g_{\pi}}{1+\beta} & g_o & -\frac{g_{\pi}}{1+\beta} + g_o \\
\frac{g_{\pi}}{1+\beta} & -g_o & g_o + g_o \\
\end{bmatrix}
\]

(14)

The floating admittance matrix of BJT in \( r_{\text{e}}, r_{\text{m}}, \) and \( h_{\text{e}} \) Models are available in Eqs (7), (12), and (16), respectively.

III. BJT PHASE SPLITTER AMPLIFIER

To analyze the BJT phase-splitter circuit of Fig. 1, the floating admittance matrix of the BJT in the hybrid-\( \pi \) model of Eq (12) is used as it is versatile. The overall floating admittance matrix of active and passive elements present in Fig. 1 results [10]-[17] as;

\[
\begin{bmatrix}
\frac{1}{g_{\pi}} + g_{\pi} + g_{m} & 2 & 3 & 4 \\
\frac{1}{g_{\pi}} + g_{m} + g_{m} & \frac{g_{\pi}}{g_{m}} & \frac{g_{\pi}}{g_{m}} & \frac{g_{\pi}}{g_{m}} \\
\frac{1}{g_{\pi}} + g_{m} + g_{m} & \frac{g_{\pi}}{g_{m}} & \frac{g_{\pi}}{g_{m}} & \frac{g_{\pi}}{g_{m}} \\
\frac{1}{g_{\pi}} + g_{m} + g_{m} & \frac{g_{\pi}}{g_{m}} & \frac{g_{\pi}}{g_{m}} & \frac{g_{\pi}}{g_{m}} \\
\end{bmatrix}
\]

(15)

where, \( g_{\pi} = \frac{1}{v_b} \) and \( g_{e} = (1+\beta)\frac{v_b}{v_{eb}} = (1+\beta)g_m \), and \( r_{\text{e}} = (1+\beta)r_{\text{e}} \).

\[ G_{L} = G_{C} + G_{L1} \]

This Eq (18) is the floating admittance matrix of Common Emitter Amplifier in hybrid-\( \pi \) model shown in Fig. 7.
Fig. 7 Common Emitter Amplifier

\[ V'_{13} = g_m V_{13} = g_o + G_L \]
\[ A_{1|23} = \left( -\frac{g_m}{g_o + g_e} \right) = -g_m (R_o R_L) \approx -g_m R_L \] (20)

The input resistance between terminals 1 & 3 of a common emitter amplifier in Fig. 7 results [10]-[13], [16]-[17] as;
\[ R_{i(13)} = \left[ \frac{V'_{13}}{I_{13}} \right]_{g_o=0} \] (21)
\[ \left| V'_{23} \right| = g_o + G_L \]
\[ \left| V'_{32} \right|_{g_o=0} = \left( g_o + G_o \right) \left( g_o + G_L \right) = (g_o + G_o)(g_o + G_L) \]
\[ R_{2(13)} = \left| \frac{V'_{23}}{V'_{32}} \right|_{g_o=0} = \frac{g_o + g_e + g_o G_o}{g_o + g_e + g_o} = R_o \approx R_o \] (22)

The output resistance between terminals 2 & 3 of common emitter amplifier in Fig. 7 results [10]-[17] as;
\[ R_{o(23)} = \left[ \frac{V'_{23}}{I_{23}} \right]_{g_o=0} \] (23)
\[ \left| V'_{32} \right| = g_o + g_e \]
\[ \left| V'_{23} \right|_{g_o=0} = \left( g_o + g_e + G_B \right) g_o \]
\[ R_{o(23)} = \left| \frac{V'_{32}}{V'_{23}} \right|_{g_o=0} = \frac{1}{g_o} = r_o \] (24)

The current gain between output terminals 2 & 3 and input terminals 1 & 3 of common emitter amplifier in Fig. 7 results [10]-[12] as;
\[ A_{o|12} = sgn(3-2)sgn(1-2)(-1)^g \left[ \frac{V'_{12}}{V'_{23}} \right] G_L \] (25)
\[ A_{o|13} = - \left[ \frac{V'_{13}}{V'_{32}} \right] G_L = - \left( \frac{g_m}{g_o + g_e + g_o} \right) G_L \]
\[ = -g_m \left( \frac{1}{g_o} \right) = -\beta \] (26)

The power gain between output terminals 2 & 3 and input terminals 1 & 3 of a common emitter amplifier in Fig. 7 results [10]-[11] as;
\[ A_p = A_o A_{1|2} A_{1|3} = (-g_m R_L)(-\beta) \]
\[ = \beta g_m R_L \] (27)

V. COMMON COLLECTOR AMPLIFIER

To derive the floating admittance matrix of the common collector amplifier from the floating admittance matrix of the phase-splitter circuit of (17), its 2nd row and 2nd column are added to the 4th row and 4th column. Now, the original 2nd row and 2nd column are deleted after assigning 4th row, and 4th column as 2nd row and 2nd column yields the matrix as;
\[
\begin{pmatrix}
7 & 1 \\
3 & 2 \\
6 & 3 \\
2 & 1
\end{pmatrix}
\]

Equation (28) is the floating admittance matrix of the Common Collector Amplifier shown in Fig. 8. The voltage gain between output terminals 3 & 2 and input terminals 1 & 2 of a common collector amplifier in Fig. 8 results [10]-[14] as;
\[ A_{v|12} = sgn(3-2)sgn(1-2)(-1)^g \left[ \frac{V'_{12}}{V'_{23}} \right] G_E \] (29)
\[ \left| V'_{12} \right| = -g_o - g_m = -g_o (1 + \beta) \]
\[ \left| V'_{23} \right| = g_o + g_m + g_o + G_E \]
\[ A_{v|12} = \frac{-g_o - g_m}{(1+\beta)g_o} = \frac{g_o}{R_E} \approx 1 \] (30)

Equation (30) defines the voltage gain of the emitter follower, i.e., common collector amplifier.

The current gain between output terminals 3 & 2 and input terminals 1 & 2 of a common collector amplifier in Fig. 8 results [10]-[11] as;
\[ A_{i|12} = sgn(3-2)sgn(1-2)(-1)^g \left[ \frac{V'_{12}}{V'_{23}} \right] G_E \] (31)
\[ \left| V'_{12} \right| = -g_o - g_m = -g_o (1 + \beta) \]
\[ \left| V'_{23} \right| = g_o + g_m + g_o + G_E \]
\[ A_{i|12} = \frac{-g_o - g_m}{(1+\beta)g_o} = \frac{g_o}{R_E} \approx 1 \] (32)

Equation Eq (32) is the ideal current gain of the emitter follower circuit.

The input resistance between terminals 1 & 2 in Fig. 8 using Eq (28) results [10]-[13], [16]-[17] as;
\[ R_{i(12)} = \left[ \frac{V'_{12}}{I_{12}} \right]_{g_o=0} \] (33)
\[ \left| V'_{12} \right| = (1 + \beta)g_o + g_o + G_E \]
\[ \left| V'_{23} \right|_{g_o=0} = \left[ \begin{array}{c}
-\frac{g_o}{g_o + g_e + g_o} \\
-\frac{g_o}{g_o + g_e + g_o + G_E} \\
-\frac{g_o}{g_o + g_e + g_o + G_E} \\
-\frac{g_o}{g_o + g_e + g_o + G_E}
\end{array} \right] \]
\[ R_{i(12)} = \frac{(1 + \beta)g_o + g_o + G_E}{g_o (g_o + G_E)} = \frac{(1 + \beta)g_o + G_E}{g_o G_E} \] (34)
The output resistance between terminals 3 & 2 of a common collector amplifier in Fig. 8 results [10]-[13], [16]-[17] as:

\[
R_{O(32)} = \frac{|V_{\text{21}}^2|}{|V_{\text{23}}^2|} \quad \text{for} \quad V_{\text{23}} = g_m + g_s + g_t = g_m + g_s
\]

\[
|V_{\text{23}}^2| = \begin{vmatrix}
g_{\pi} + g_s & g_\theta \\
g_{\pi} & g_\theta
\end{vmatrix} = (g_{\pi} + g_s)g_\theta + (1 + \beta)g_\pi g_s
\]

Power gain = \( A_p \) = \( |A_{\text{p1}}| |A_{\text{p2}}| \) = \( \frac{V_I}{V_O} \) \( 1 + \beta \)

\[
(35)
\]

\[
(36)
\]

VI. COMMON BASE AMPLIFIER

To derive the circuit and floating admittance matrix of a common base amplifier in a hybrid-\( \pi \) model from the circuit of a phase-splitter shown in Fig. 1 and its (17), its 1\(^{st}\) row and 1\(^{st}\) column are added to the 4\(^{th}\) row and 4\(^{th}\) column. Now, the original 1\(^{st}\) row and 1\(^{st}\) column are deleted, and 4\(^{th}\) row and 4\(^{th}\) column are assigned 1\(^{st}\) row and 1\(^{st}\) column with \( G_K = G_E + g_s \) yields:

\[
\begin{bmatrix}
2 & 3 \\
\gamma_o + g_t & -g_m - g_o \\
-g_o & g_m - g_t \\
-g_o & -g_s - g_e + g_s + g_e & g_m - g_e - g_s
\end{bmatrix}
\]

The circuit of Fig. 9 of a common base amplifier results from (38). The BJT base terminal is common to both input and output sides in Fig. 9, and it is called a common base amplifier.

The voltage gain between its output terminals 2 & 1 and input terminals 3 & 1 of a common base amplifier in Fig. 9 results [10]-[14] as:

\[
A_{p\text{1}} = \text{sgn}(2 - 1)\text{sgn}(3 - 1)(-1)^2 \frac{|V_{\text{21}}^2|}{|V_{\text{23}}^2|} \quad (39)
\]

\[
|V_{\text{23}}^2| = -g_m - g_o \quad \Rightarrow \quad |V_{\text{21}}^2| = g_o + g_L
\]

The current gain between its output terminals 2 & 1 and input terminals 3 & 1 of a common base amplifier in Fig. 9 using (38) results [10]-[11] as:

\[
A_{p\text{1}} = \frac{-g_m - g_o}{g_\theta + g_t} = g_m R_L \quad (40)
\]

The input resistance between terminals 3 & 1 of a common base amplifier in Fig. 9 results [10]-[13], [16]-[17] as:

\[
R_i = R_{\text{i1}} = \frac{|V_{\text{21}}^2|}{|V_{\text{23}}^2|} \quad \text{for} \quad |V_{\text{23}}^2| \neq 0
\]

\[
|V_{\text{23}}^2| = g_o + g_L
\]

\[
|V_{\text{21}}^2| = \begin{vmatrix}
g_o + g_L & -g_m - g_o \\
ge_o & \gamma_0 + g_m + g_\pi + g_o + g_s + g_e
\end{vmatrix}
\]

\[
= \left\{ (1 + \beta)g_m + g_o \right\} G_E G_L = \left\{ \gamma_0 + (1 + \beta)R_E \right\} G_E G_L
\]

\[
R_i = R_{\text{i1}} = \frac{g_o + g_L}{(1 + \beta)R_E G_E G_L} = \frac{\gamma_0}{(1 + \beta)R_E} = \frac{1}{g_m} \quad (44)
\]

The output resistance between terminals 2 & 1 of a common base amplifier in Fig. 9 results [10]-[13], [16]-[17] as:

\[
R_o = R_{\text{o1}} = \frac{|V_{\text{21}}^2|}{|V_{\text{23}}^2|} \quad \text{for} \quad |V_{\text{23}}^2| \neq 0
\]

\[
|V_{\text{23}}^2| = g_o + g_L
\]

\[
|V_{\text{21}}^2| = \begin{vmatrix}
g_o & -g_m - g_o \\
g_o & \gamma_0 + g_m + g_\pi + g_o + g_s + g_e
\end{vmatrix}
\]

\[
= \left\{ (1 + \beta)g_m + g_o \right\} G_E G_L
\]

\[
R_o = R_{\text{o1}} = \frac{\gamma_0 + (1 + \beta)R_E}{\rho_0 + g_\theta} = \frac{\gamma_0 + (1 + \beta)R_E}{\rho_0 + g_\theta} = (1 + \beta)\rho_0 \quad (46)
\]

\[
\text{If we look at the output resistance through } R_c, \text{ then}
\]

\[
R_{\text{o1}} = (1 + \beta)\rho_c \quad \Rightarrow \quad R_o \cong R_c \quad (47)
\]

\[
\text{Power gain } = A_p = A_{\text{p1}} A_{\text{p2}} = g_m \alpha R_c \quad (48)
\]
VII. CONCLUSIONS
The floating admittance matrix method of analysis is very simple. Anybody with little knowledge of electronics and the matrix maneuvering process can quickly analyze the circuit. Additionally, the floating admittance matrix’s zero-sum property provides a self-check before further analyzing the circuit. The method does not require a small-signal equivalent circuit. All transfer functions of any circuit use only cofactors ratios so that calculation can be accurate without any approximation.

REFERENCES
[1] Chirlian P., Electronic Circuits-Physical Principles Analysis and Design, McGraw-Hill.
[2] Sedra A. S., and K. C. Smith, 2002, "Microelectronic Circuits," 7th Edition, Oxford University Press, New York.
[3] Neamen, "Semiconductor Physics and Devices--Basic Principles," McGraw-Hill, 2010.
[4] Giacoletto L. J., "Study of pnp Alloy Junction Transistor from DC through Medium frequencies," RCA Rev., vol. 15, no.4, pp. 506-562, December, 1954.
[5] Mitra, S. K., "Analysis and Synthesis of Linear Active Networks," John Wiley.
[6] Ramey R. L. and White E. J., "Matrices and Computers in Electronic Circuit Analysis," McGraw-Hill.
[7] Haigh, David G., and Paul M. Radmore. "Admittance matrix models for the nullor using limit variables and their application to circuit design," IEEE Transactions on Circuits and Systems I: Regular Papers 53, no. 10 (2006): 2214-2223.
[8] Vago, I., and E. Hollos. "Two-port models with nullators and norators", Periodica Polytechnica Electrical Engineering 17, no. 4 (1973): 301-309.
[9] Kumar, Pragati, and Senani, Raj; "Improved grounded-capacitor SRCO using only a single PFTFN", Analog Integrated Circuits and Signal Processing 50, no. 2 (2007): 147-149.
[10] Rao, DBSJ Prasada, Singh, B. P., "Unified Approach to Electronics Circuit Analysis", IEEE, Vol., pp.276-285, July 1978, ISSN: 0020 720.
[11] Singh, Meena, Roy, S K, Singh, B P Singh and Shukla, S N "Mathematical Modeling of Electronic Devices and its Integration;" Proceedings of National Seminar on Recent Advances on Information Technology, Organized by IIT (ISM) Dhanbad University, and Proceedings Published by Allied Publishers Pvt. Ltd. New Delhi, pp.494-502, Feb. 6-7, 2009.
[12] Singh and Pragati P, "Floating Admittance Matrix Modeling Approach to BJT," IJRSI, Vol. VI, Issue X, October 2019.
[13] Roy, S K, Singh, M, Sharma, K K, Bhargava, Cherry, Singh, B P, "Mathematical Modelling of Semiconductor Devices and circuits: A Review;" 3rd International Conference on Intelligent Circuits and Systems (ICICS), June 26-27, 2020, Lovely Professional University, (Phagwara) Punjab.
[14] Roy, S K, Singh, M, Sharma, K K, Bhargava, Cherry, Singh, B P, "Mathematical Modelling of Simple Passive RC Filters Using Floating Admittance Technique," 2020 IEEE International Conference for Innovation in Technology (INOCON-20), Bengaluru, India. Nov 6-8, 2020.
[15] S. K. Roy, M. Singh, K. K. Sharma, B. Cherry, and B. P. Singh, "Mathematical Modelling of Simple Passive RC Filters Using Floating Admittance Technique," 2020 IEEE International Conference for Innovation in Technology (INOCON-20), Bengaluru, India. Nov 6-8, pp. 1-6, 2020.
[16] Sanjay Kumar Roy, Kamal Kumar Sharma, Cherry Bhargava, Brahmadeo Prasad Singh, Mathematical Modelling and Simulation of Band Pass Filters using the Floating Admittance Matrix Method, WSEAS Transactions on Circuits and Systems, Vol. 20, pp. 208-214, 2021 DOI: 10.37394/23201.2021.20.24.
[17] Sanjay Kumar Roy, Kamal Kumar Sharma, and Brahmadeo Prasad Singh, Unique Analysis Approach to Bridge-T Network using Floating Admittance Matrix Method, International Journal of Circuits, Systems and Signal Processing Volume 15, pp.1297-1304, 2021 DOI: 10.46300/9106.2021.15.140.

Creative Commons Attribution License 4.0 (Attribution 4.0 International, CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0
https://creativecommons.org/licenses/by/4.0/deed.en_US