The MasPar MP-1 As a Computer Arithmetic Laboratory

1. Introduction

This paper describes and discusses the use of a massively parallel SIMD (single instruction, multiple data) computer system as a computer arithmetic laboratory. Specifically the Digital Equipment Corporation MasPar MP-1 computer1 with 4096 processors is used for software implementation of various types of computer arithmetic for integer, rational, real and complex arithmetic. The systems implemented (or, in some cases, to be implemented) include both conventional and novel number representations and arithmetic systems. Some of these provide general computational frameworks (such as binary integer and floating-point). Others have been developed primarily as special systems (such as the residue number system, RNS) or are still in experimental design stages (such as logarithmic, level-index and symmetric level-index arithmetic).

The first part of the paper contains a brief introduction to the MasPar architecture and why it is appropriate for this task. Section 3 reviews some of the number representations and their corresponding arithmetic data types which have been (or, in some cases, are being) created in this laboratory. In Sec. 4, we concentrate on one particular case. The implementation of the symmetric level-index, SLI, arithmetic serves as a particularly illustrative example of the general laboratory project because it uses some of the other arithmetic systems.

1 Certain commercial equipment, instruments, or materials are identified in this paper to foster understanding. Such identification does not imply recommendation or endorsement by the National Institute of Standards and Technology, nor does it imply that the materials or equipment identified are necessarily the best available for the purpose.
2. The MasPar MP-1 System

The MasPar system is a SIMD array of 4096 processors configured as a square 64 × 64 array with toroidal wraparound in both directions. The individual processors are just 4-bit processors so that all arithmetic is implemented in software. Like any SIMD architecture, at any instant all processors are either performing the same instruction or are inactive. Clearly, for example, adding two 64 × 64 matrices is a particularly simple instruction for this machine. Matrix multiplication is less straightforward but is still well-suited to the array. Its speed advantage for such problems relative to conventional architectures comes from the massive parallelism overcoming the slower individual operations.

The principal advantages of using such a SIMD array for the implementation of a computer arithmetic laboratory arise out of its flexibility. The 64 × 64 array of 4-bit processors can be used to simulate hardware implementations of the various arithmetic schemes and to make alterations easily in the algorithms being used. Alternatively the arithmetic can be implemented using serial algorithms so that the main computation is then spread across the processors. This will allow experimental computation to take advantage of the parallelism to reduce the time-penalty inherent in such a software system.

By implementing the standard floating-point and integer arithmetic in a similar manner, it should be possible to create a “level playing field” for comparing the performance of different arithmetic systems on particular problems. In particular, timing comparisons can be made with some justification since even the built-in arithmetic is “nibble-by-nibble.” A nibble is a half-byte, or 4 bits. Since a nibble corresponds to a hexadecimal digit, using radix 16 to implement the internal arithmetic of any system is natural.

The parallel array will allow realistic experimental computation without the enormous time-penalties which would be suffered on conventional serial machines—or even on pipelined vector processors.

By making a compromise between the “spread-the-arithmetic-across-the-array” paradigm and the “serial-algorithm-executed-in-parallel” alternative, speed-area tradeoff simulations can be run. The relative performances can be expected to be reasonably indicative of potential hardware, and so to alleviate the need for building experimental arithmetic units.

Many of these points will become clearer with reference to particular implementations. A later phase of the development of this computer arithmetic laboratory will be the simulation of various arithmetic hardware components. Then a prospective chip design could be mapped onto the array and tested.

The MP-1 supports programming in C and Fortran. The MasPar Programming Language (MPL) is an extended version of ANSI C allowing for plural variables which are variables for which there is an instance on each processor—or, more precisely in each processor’s individual memory. Communication between the various processors and their memories is achieved either through the Xnet (which is designed for neighboring communication in each of the North, South, East and West directions) or the router which handles more distant communications. The bandwidth of the Xnet is 16 times that of the router.

MPF (MasPar Fortran) is a version of high-performance Fortran, HPF, which again includes the appropriate array constructs and communication instructions. The two languages have been designed for the easy inclusion of subroutines written in one language within programs in the other. There is also a very powerful debugging and program-development environment which includes a profiler so that bottlenecks are easily identified.

3. Review of Proposed Computer Arithmetic Systems

Integer and floating-point arithmetic already exist in both MPL and MPF. Floating-point real and complex arithmetic is supported in the 32-bit and 64-bit IEEE (Institute of Electrical and Electronics Engineers) formats. Integers are supported in 8, 16, 32, and 64 bits in MPL, and in 32 bits in MPF. This section contains a brief summary of some of the other formats which are (or will be) available in the computer arithmetic laboratory. The list is merely illustrative and is not intended to be complete.

3.1 Integer and Fixed-Point Arithmetics

3.1.1 Binary Integer Arithmetic

Binary integer arithmetic (two’s complement) already exists on the MP-1 and so need not be implemented specially for this laboratory. Indeed the shorter integer forms will be used as a basis for many of the other implementations. At a later stage of the development many of the hardware
components of binary integer processors will be simulated to assist with the design of hardware algorithms. Details of these algorithms are readily available in standard texts such as Refs. [1–8]. Online algorithms, signed digit and redundant arithmetic (see Refs. [9–14] for example) are often used for internal computation. These would also be implemented during this later stage.

3.1.2 RNS Arithmetic Residue number systems (RNS) arithmetic has been extensively researched for well over twenty years and there is a very considerable literature on the representation, arithmetic algorithms and applications of such systems. A sample of these are listed in the Residue Number Systems section of the Bibliography, Refs. [15–29].

The principle of RNS arithmetic is that an integer within the representable range is represented by its residues modulo a set of basis primes. (Strictly, not all the basis elements must be prime but for most practical purposes this is needed.) Thus an integer \( N \) is represented in the RNS system using base moduli \( p_1, p_2, \ldots, p_L \) by the vector \( (a_1, a_2, \ldots, a_L) \) where

\[
a_i \equiv N \mod p_i \quad (i = 1, 2, \ldots, L).
\]

Addition and subtraction of integers represented in this way can be performed by adding (or subtracting) the respective residues—and this may be done entirely in parallel since there is no carry from one modulus to another. The same is true for multiplication provided that the product does not overflow the dynamic range

\[
M = \left( \prod_{i=1}^{L} p_i \right)^{-1}.
\]

(For many practical applications of RNS arithmetic, a symmetric range equivalent to \([-M/2, M/2]\) would be used.)

The implementation of RNS arithmetic on the MP-1 would use one processor per modulus. Usually, the dimension \( L \) of the RNS-basis is much smaller than the 4096 processors available and so it becomes feasible to implement a degree of SIMD parallelism. For example even with a 64-dimensional RNS-basis, the MP-1 can simulate a SIMD processor with 64 processors each operating on this extended data type.

The implementation covers the common RNS integer arithmetic formats—both the nonnegative and symmetric forms. Conversion of either of these to binary integer forms can be achieved using the Chinese Remainder Theorem, CRT. The processor array can be used to implement the long accumulator which is needed for this conversion with a large dynamic range.

Other features which are included are base extension using a mixed radix conversion and the quadratic extensions of RNS integer arithmetic to admit complex integer arithmetic. Both the “real and imaginary part” form of the QRNS and the logarithm-based GEQRNS (Galois-enhanced quadratic residue number system) are implemented. (See Ref. [24] for example.)

Various RNS division algorithms have been (or will be) included for comparison purposes. These include the newer algorithms of Refs. [21] and [28]. One of the first applications of this arithmetic will be to the solution of linear systems and, in particular, the adaptive beamforming problem.

3.1.3 Fixed-Point Fraction Arithmetic One of the arithmetic forms which is often missing from the usual computational data types is fixed-point fraction arithmetic. Systems such as the lexicographic continued fractions of Kornerup and Matula [55–59] provide a general rational arithmetic. Otherwise, typically, binary fixed-point fractions are implemented as scaled versions of integers.

The fraction arithmetic implemented within this computer arithmetic laboratory allows direct computation with fixed-point fractions of varying wordlengths. Specifically, the wordlength is measured in “nibbles” (or hexadecimal digits). One nibble is reserved for sign and other information—such as a record of overflows for addition or the use of a reciprocation bit in division; see Sec. 4.1.

Fraction arithmetic is often required not only for itself but also for the internal computation of other arithmetic representations such as the level-index scheme which is discussed in greater detail in the next section. Some of the details of the implementation of fraction arithmetic are also presented there.

The use of the “nibble-base” means that multiplication of digits can be easily performed in an 8-bit integer format. Division is readily implemented using a radix-16 nonrestoring algorithm.

The basic fraction arithmetic is also to be extended for various library functions including some special function definitions which are needed for efficient algorithms for LI, SLI, or logarithmic arithmetic. These arithmetic algorithms also require the use of fixed-point number representations which have both an integer and a fractional part. These representations are accommodated by allowing “fractions” with \( n.m \) hexadecimal digits meaning \( n \) digits in the integer and \( m \) in the fraction.

3.2 Real Number Representations and Arithmetic

3.2.1 Floating-Point Systems The standard IEEE floating-point data types are already implemented in MPL and MPF. The laboratory will include software implementations of these with variations to allow for
different wordlengths and different partitioning of those words between the exponent and mantissa.

For all the real number representations to be implemented, complex arithmetic will be implemented both in its conventional (real and imaginary part) form and in modulus-argument (or polar) form. Appropriate elementary and special function routines will also be available for each of these data types.

Much work has, of course, been done over the years on various aspects of the floating-point system. This has included the IEEE standards, hardware algorithm development, error analysis and correction, CORDIC (Coordinate Rotation Digital Computer) algorithms for elementary functions and multiple precision packages. (See Refs. [30–42], for example.)

Other variations on the basic floating-point arithmetic which are included are implementations of directed rounding so that interval arithmetic (Refs. [43–48]) may be simulated along with conventional arithmetic operations. In this context a “super-accumulator” for “exact” accumulation of floating-point inner products is to be implemented using the processor array to simulate the multiple precision unit.

The extended floating-point systems of Matsui-Iri [83] and Hamada [80,81,85] are based on the principle of only using the necessary number of bits in a floating-point word to represent the exponent. These are therefore developments of Morris’s tapered floating-point system [84]. The intention of both of these systems is to alleviate the overflow/underflow problem of floating-point arithmetic.

Matsui and Iri used part of the computer word to represent a pointer which indicates the number of bits allocated to the exponent with the rest then being available for mantissa representation. The relative representation error therefore grows with the magnitude of the number being represented, approximately linearly with the logarithm of its binary exponent. However, a “single precision” version of this representation requires 5 bits for this pointer and so can only yield higher precision over a very restricted range. The system is therefore suitable only for longer wordlengths.

This is also true of Hamada’s “Universal Representation of Real Numbers” or URR in which Matsui and Iri’s pointer is replaced by a dual purpose segment of the representation. In essence, this section of the word replaces both the pointer and the first bit of the exponent. Thus if the exponent has the form \(2^n + n\) the first bit is replaced by a unary string of \(m\) bits followed by a terminator. The rest of the exponent (the binary representation of \(n\)) occupy the next \(m\) bits and these are followed by the mantissa. Because of the need for the terminating bit in the representation of \(m\), it follows that this representation is less compact than Matsui and Iri’s once \(m\) is greater than the pointer length of the latter representation.

The computer arithmetic laboratory will include both 32-bit and 64-bit versions of both these arithmetics as further variations on the binary floating-point system.

### 3.2.2 Logarithm-Based Arithmetics
Logarithmic arithmetic has been extensively studied in recent years as an alternative to floating-point for real arithmetic. Work has included theoretical error analysis studies, algorithmic analysis and developments, and practical hardware processor designs. (See Refs. [49–54] for a sample of this work.)

The basis of logarithmic arithmetic is that a positive number is represented by its base 2 logarithm. This logarithm is represented in fixed-point form. The internal arithmetic of the logarithmic arithmetic in the MP-1 laboratory is therefore one of the places where the fixed-point binary fraction arithmetic referred to in Sec. 3.1.3. is used.

The recently developed algorithms based on polynomial interpolation techniques [53] will be incorporated into the implementation.

It is easy to extend the ideas of logarithmic arithmetic to an arbitrary base. Using \(e\) the base of natural logarithms may have some advantages for logarithmic complex arithmetic and for the evaluation of elementary functions within this system. This, too, will be added to the laboratory.

Natural logarithmic arithmetic is a bridge to the implementation of the level-index, LI, and symmetric level-index, SLI systems [60–79]. The implementation of these systems is discussed in greater detail in the next section.

### 4. SLI Implementation
Like many arithmetic systems the LI and SLI systems rely on a simpler arithmetic for their underlying internal arithmetic. In this case the underlying arithmetic is fixed-point fraction arithmetic. This section begins with a brief description of this and then of the LI and SLI implementations.

#### 4.1 Fraction Arithmetic
In the fraction arithmetic of the MP-1 computer arithmetic laboratory, a number \(f\) with \(|f| < 1\) is represented by a sign digit followed by a number of fraction digits. Each of these is a hexadecimal digit (or nibble) which simplifies spreading an arithmetic operation across the processor array.

The sign digit can obviously carry much more information than just the sign of the number. This additional space allows the storage of a reciprocation bit (or flag),...
and an overflow indicator bit. The reciprocation bit allows meaningful results to be returned for division of a larger number by a smaller one. If this result is itself to be used later as a divisor, unnecessary failure is thus averted.

Similarly, the “overflow bit” can be used to prevent overflow resulting from the addition of two fractions. In fact two such bits are available and these could be used to extend the representable range to \((4, 4)\). Adding further integer nibbles can obviously extend this range.

Fractions of up to 15 nibbles can be stored in each processor using the MPL data type `long long`—a 64-bit integer which is one of its extensions of ANSI C. There are therefore packing and unpacking routines for conversion between types such as `fraction10` (a fraction with sign plus 10 hexadecimal digits) and its various components. The bit manipulation operators of C make this operation reasonably straightforward. Further conversion routines are provided for changing between conventional real storage and the fraction types.

The available types will allow up to 15 hexadecimal digit fractions. Longer fractions can be stored by using an integer-type array in each processor—or, more likely, by using more than one processor. In either case multiple precision algorithms will be required to implement arithmetic operations.

Once the storage of such quantities is achieved, addition and subtraction are implemented by using their integer counterparts. The same is not true of multiplication.

Overflow (or wraparound) of integer multiplication is not appropriate since the most significant digits of the product are the ones which must be kept for fraction arithmetic. However the hexadecimal digit products can be constructed using unsigned 8-bit integer arithmetic and then combined with appropriate shifts to reformulate the result. Similarly hexadecimal digits provide a natural framework for a software radix-16 nonrestoring division algorithm.

The presence of the reciprocation bit necessitates a preprocessing of fractions for multiplication and/or division so that the correct sign and reciprocation sign are assigned to the result of the appropriate final arithmetic operation. For example division of a larger fraction, \(x\), by a smaller one, \(y\), is performed by setting the reciprocation bit of the result and computing the reciprocal quotient \(y/x\).

Many of the design decisions here are reminiscent of those used in the Turbo Pascal implementation of SLI arithmetic described in Refs. [77–79].

### 4.2 LI Arithmetic

In the LI system a positive number \(X\) is represented by its generalized logarithm \(x\) where

\[
X = \phi(x). \tag{1}
\]

The generalized exponential function \(\phi\) (the inverse of the generalized logarithm) is given by

\[
\phi(x) = \begin{cases} 
  x & \text{if } 0 \leq x \leq 1, \\
  e^{g(x-1)} & \text{if } x > 1.
\end{cases} \tag{2}
\]

The basic representation, arithmetic algorithms and analysis for this system were discussed in detail in Refs. [60–64,68,72].

To give a flavor of the MP-1 implementation of this system we describe just the algorithm for addition and subtraction, and its use of the fixed-point fraction arithmetic. This operation consists of finding \(z\) such that

\[
\phi(z) = \phi(x) \pm \phi(y) \tag{3}
\]

where \(x = l + f > m + g = y > 0\) and \(l = \lfloor x \rfloor, m = \lfloor y \rfloor\). This is achieved by computing members of the sequences

\[
a_j = -\frac{1}{\phi(x-j)}, \quad b_j = \frac{\phi(y-j)}{\phi(x-j)}, \quad c_j = \frac{\phi(z-j)}{\phi(x-j)}. \tag{4}
\]

The first two of these are evaluated by similar recurrence equations for decreasing values of \(j\):

\[
a_{j+1} = \exp(-1/a_j), \quad a_{j+1} = e^a,
\]

\[
b_{j+1} = \exp((-1 + b_j)/a_j), \quad b_{j+1} = a_{j+1} e^a. \tag{5}
\]

The initial value for the \(b\)-sequence can be redefined to allow the simultaneous computation of these two sequences. Their values are bounded by 0 and 1 and the analysis of the algorithm [63] shows that they can be computed to fixed absolute precisions. It follows that fixed-point fractions are the desired internal arithmetic form.

The remainder of the algorithm consists of setting

\[
c_0 = 1 \pm b_0, \tag{6}
\]

then computing terms of the \(c\)-sequence by another short recurrence, and performing a final step to obtain \(z\). The \(c_j\)'s are included in \([0, 1]\) for subtraction and \([1, 2]\) for addition. Again, fixed-point fraction arithmetic is appropriate.

The analysis of the LI arithmetic algorithms [63] shows that, for a 32-bit LI wordlength, the data types `fraction10` and `fraction8` (that is fractions with 10 and 8 hexadecimal digits) are suitable for the computation of the \(a\)-sequence and the \(b\)- and \(c\)-sequences respectively. Furthermore, the sign nibble of the fraction
representation above admits a 1-bit integer part so that the terms of the \( c \)-sequence for addition create no difficulty.

Efficient computation with these data types will certainly require implementation of special algorithms for the exponential and logarithm functions for the restricted range of arguments which are encountered in the LI algorithms. These special algorithms can be spread across the processor array. They would probably be based on the modified CORDIC algorithms originally presented in Ref. [75] or the table-lookup approach of Ref. [73]. (It is interesting to note that table-lookup has also been discussed in connection with logarithmic arithmetic in Refs. [53, 54].

Development of these algorithms is another task which will be eased by the computer arithmetic laboratory.

### 4.3 SLI Arithmetic

We begin with a brief description of a new SLI arithmetic algorithm and then consider its implementation in the MP-1 computer arithmetic laboratory. The notation here is the same as for LI arithmetic above except that now a real number \( X \) is represented by

\[
X = \pm \phi(x)^{\pm 1}
\]

with \( \phi \) given by Eq. (2) and \( x \geq 1 \).

#### 4.3.2 Modified SLI Algorithm

In the standard SLI arithmetic algorithms described in Refs. [63, 65] all the basic arithmetic operations involve the computation of a quantity \( c_0 \) from which computation of the \( c \)-sequence proceeds.

For the “large” case, the add/subtract operation is just the LI operation in Eq. (3) above. Then \( c_0 \) is given by

\[
c_0 = 1 \pm \beta_0 = 1 \pm \frac{\phi(x)}{\phi(y)}.
\]

The corresponding “mixed” operation is

\[
\phi(z) = \phi(x) \pm \phi(y)^{-1}
\]

with \( c_0 \) given by

\[
c_0 = 1 \pm \alpha_0 \alpha_0 = 1 \pm \frac{1}{\phi(x)\phi(y)}.
\]

For “small” arithmetic the basic operation is

\[
\phi(z)^{-1} = \phi(x)^{-1} \pm \phi(y)^{-1}
\]

with \( c_0' = 1/c_0 \) given by

\[
c_0' = 1 \pm \beta_0 = 1 \pm \frac{\phi(x)}{\phi(y)}.
\]

There are similar recurrence relations to those in Eq. (5) which are used from appropriate starting values to generate the members of the \( \alpha \)- and \( \beta \)-sequences given by

\[
\alpha_{j-1} = \exp(-1/\alpha_j) \quad (j = m - 1, \ldots, 1),
\]

\[
\beta_{j-1} = \exp((-1 + \beta_j)/\alpha_j) \quad (j = l-1, \ldots, 1)
\]

where, again, \( l, m \) are the levels of \( x, y \) respectively. Note that in all cases, the first argument to the arithmetic operation is assumed to be the larger in absolute value so that \( x \geq y \) for the large case and \( x \leq y \) in the small case.

These arithmetic operations are analyzed in Ref. [65] in terms of the required precisions in the fixed-point computation of the sequences in order to deliver results with error comparable with inherent errors.

The alternative algorithms presented here are based on using only the \( a \)- and \( \alpha \)-sequences. This has great potential advantages for both SIMD software and VLSI hardware implementation of SLI arithmetic since the definitions of these sequences are identical for the two arguments \( x \) and \( y \).

These alternative algorithms reduce to redefining the initial values of the \( c \)-sequences by:

\[
c_0 = 1 \pm \alpha_0 / \alpha_0 \quad \text{(large arithmetic)} \quad (10)
\]

\[
c_0 = 1 \pm \alpha_0 / \alpha_0 \quad \text{(mixed arithmetic)} \quad (11)
\]

and

\[
c_0' = 1 \pm \alpha_0 / \alpha_0 \quad \text{(small arithmetic)} \quad (12)
\]

in place of Eqs. (7) to (9). The remainder of the algorithm remains unchanged. We observe here that the divisions in Eqs. (10) and (12) are always of a smaller quantity by a larger so that our fixed-point fraction arithmetic remains appropriate.

The precision requirements of the fixed-point internal computation will, of course, be slightly different for this modified algorithm. The detailed error analysis of this algorithm will be published elsewhere. The availability of variable wordlength fixed-point fractions will simplify computational testing of this algorithm.

Extensions of this algorithm to the extended arithmetic operations such as summation, scalar products and vector norm computations (see Refs. [69, 78] for example) yield further simplifications in the algorithm logic and therefore in the potential for VLSI hardware
designs. A SIMD software implementation is a natural step in this direction.

4.3.2 SLI Implementation In this section we highlight some of the features of the MP-1 implementation of SLI arithmetic with reference to the task of summing a series of SLI terms which fits the processor array.

This example demonstrates some of the simplifications which follow from the adoption of the revised SLI algorithm described above. It is also a good vehicle for illustrating some of the features of the MPL language and its extensions of ANSI C. One of the primary benefits of this from the arithmetic viewpoint is that the SIMD instructions make it plain where there is multiple use of the same instruction which may be a good indicator of suitability for VLSI design. The many reduction algorithms that are built into the language also show clearly the places in a VLSI algorithm where adder, or other logic, trees would be used.

These advantages obviously carry over to any arithmetic system that is to be implemented on this or any similar SIMD architectures.

First the single precision, 32-bit, SLI data type single can be identified with the 32-bit integer type long in such a way that the integer ordering is the correct SLI ordering. This is just the same data packing routine as was used in Refs. [77–79]. This order-preserving mapping is important for the identification of the largest element of the array of terms.

These terms would exist as a variable \( X \) of type plural single which is to say it has one instance on each of the processors in the \( 64 \times 64 \) array.

To describe the algorithm we shall denote the individual terms by

\[
X_i = s_i \phi(x_i) \quad (i = 0, 1, \ldots, 4095).
\]

The largest element in this array of terms, and more importantly its position, can be obtained using the built-in MPL reduction functions reduceMax32 and rank32. We shall denote the position of the maximal element by \( p \). For simplicity we shall assume \( |X_p| \geq 1 \) so that \( r_p = 1 \).

The next step of the algorithm is to compute the \( a \)-sequence for each term. This operation is performed simultaneously on each processor to produce a plural fraction \( a[7] \) where again the word “plural” indicates the existence of this array on all processors. (The dimension 7 here reflects the maximum level needed in SLI arithmetic.) We shall denote the values of \( a[0] \) for the various operands by \( A_i \). Thus \( A_i = 1/\phi(x_i) \).

The only branch in the algorithm is now used to compute the quantities

\[
B_i = \begin{cases} 
  s_p s_i A_p / A_i & \text{if } r_i = +1, \\
  s_p s_i A_p A_i & \text{if } r_i = -1. 
\end{cases}
\]

These terms are then summed over all processors to obtain \( c_0 \) using the fraction equivalent of the built-in reduceAdd function. The number of terms demands that a maximum of 12 bits, or 3 hexadecimal digits, are needed for the integer part of \( c_0 \).

The computation is completed by generating subsequent members of the \( c \)-sequence as for regular SLI addition.

The algorithm just described is much simpler than that presented in Ref. [78]. The use of the parallel instructions and reduction-based algorithms demonstrates clearly the inherent suitability of the algorithm for VLSI implementation.

The underlying fraction arithmetic requires just a few extensions beyond regular arithmetic operations. For example, a special purpose routine for computing \( \exp(-1/F) \) for a fixed-point fraction \( F \) in \( (0, 1) \) to a fixed absolute precision is needed to compute the various \( a \)-sequences efficiently. This can be achieved using a modified CORDIC algorithm similar to those in Refs. [75, 78].

5. Conclusions

In this paper we have introduced the ideas behind the development of a software computer arithmetic laboratory on a massively parallel SIMD array processor. The particular machine used is a DEC/MasPar MP-1 with 4096 processors although the principles would apply equally well on any other similar SIMD machine.

A wide variety of number representations and arithmetic systems for computers can be incorporated into this laboratory. This paper has described some of those and then presented some salient details of just a few, including fixed-point fractions and the level-index and symmetric level-index systems. These systems and RNS arithmetic have been implemented while most of the others are yet to be added. Algorithmic improvements and modifications are being incorporated continually on the MasPar facility in the U.S. Naval Academy Mathematics Department.

The primary benefits to be gained are in the provision of a reasonable basis for comparison between various arithmetic forms and in allowing algorithmic experimentation as an aid to hardware design processes.
6. Bibliography

6.1 General

[1] I. Koren, Computer Arithmetic Algorithms, Prentice-Hall (1993).
[2] K. Hwang, Computer Arithmetic: Principles, Architecture, and Design, John Wiley and Sons (1978).
[3] K. Hwang and F. A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill (1984).
[4] N. R. Scott, Computer Number Systems and Arithmetic, Pren- tice Hall (1985).
[5] S. Sterbenz, Floating-Point Computation, Prentice Hall (1974).
[6] E. Swartzlander, Jr., ed., Computer Arithmetic, Dowden, Hutchinson and Ross, Stroudsburg, Pennsylvania (1980).
[7] E. Swartzlander, Jr., ed., Computer Arithmetic, Vol. II, IEEE Computer Society Press (1990).
[8] S. Waser and M. J. Flynn, Introduction to Arithmetic for Digital Systems Designers, Holt, Rinehart and Winston (1982).

6.2 Fixed-Point Arithmetic

[9] A. Avizienis, Signed-digit number representations for fast parallel arithmetic, IRE Trans. Elec. Comput. 10, 389–400 (1961).
[10] J. Duprat, Y. Herreros, and S. Kla, New redundant representations of complex numbers and vectors, in Proceedings, 10th Symposium on Computer Arithmetic, IEEE Computer Society Press (1991) pp. 2–9.
[11] M. D. Ercegovac, T. Lang, and P. Montuschi, Very high radix division with selection by rounding and prescaling, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 112–119.
[12] J-M. Müller, Arithmétique des Ordinateurs, Masson, Paris (1989).
[13] G. S. Taylor, Radix 16 SRT dividers with overlapped quotient selection stages, in Proceedings, 7th Symposium on Computer Arithmetic, IEEE Computer Society Press (1985) pp. 64–71.
[14] D. Wong and M. Flynn, Fast division using accurate quotient approximations to reduce the number of iterations, IEEE Trans. Comput. 41, 981–995 (1992).

6.3 Residue Number Systems

[15] S. S. Bizzan, G. A. Jullien, N. M. Wigley, and W. C. Miller, Integer mapping architectures for the polynomial ring engine, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 44–51.
[16] W. A. Chen, Jr., 11 new residue number system division algorithms, Comput. Math. Appl. 19 (7), 13–29 (1990).
[17] G. I. Davida and B. Litow, Fast parallel arithmetic via modular representation, SIAM J. Comput. 20, 756–765 (1991).
[18] D. Gamberger, New approach to integer division in residue number systems, in Proceedings, 10th Symposium on Computer Arithmetic, IEEE Computer Society Press (1991) pp. 84–89.
[19] R. T. Gregory and D. W. Matula, Base conversion in residue number systems, in Proceedings, 3rd Symposium on Computer Arithmetic, IEEE Computer Society Press (1975) pp. 117–125.
[20] M. Griffin, M. Sousa, and F. J. Taylor, Efficient scaling in the residue number system, in Proceedings IEEE Conf. on ASSP, IEEE, New York (1989).
[21] M. A. Hitz and E. Kaltofen, Integer Division in Residue Number Systems, Comp. Sci. Tech. Rep. #93-9, Rensselaer Polytechnic Institute, May 1994.

[22] B. J. Kirsch and P. R. Turner, Adaptive beamforming using RNS arithmetic, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 36–43.
[23] M. Lu and J-S. Chiang, A novel division algorithm for the residue number system, IEEE Trans. Comput. 41, 1026–1032 (1992).
[24] J. D. Mellott, J. C. Smith, and F. J. Taylor, The Gauss machine: A Galois-enhanced quadratic residue number system systolic array, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 156–162.
[25] K. H. O’Keefe and J. L. Wright, Remarks on base extension for modular arithmetic, IEEE Trans. Comput. 22, 833–835 (1973).
[26] M. A. Soderstrand, W. K. Jenkins, G. A. Jullien and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE, New York (1986).
[27] N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Application to Computer Technology, McGraw-Hill (1967).
[28] P. R. Turner, An Improved RNS Division Algorithm, Tech. Report, NAWC-AD, Warminster, 1994 (submitted to 12th Symposium on Computer Arithmetic).
[29] N. M. Wigley, G. A. Jullien and D. Reaume, Large dynamic range computations over small finite rings, IEEE Trans. Comput. 43, 78–86 (1994).

6.4 Floating-Point and IEEE

[30] D. H. Bailey, Algorithm 719: Multiprecision translation and execution of Fortran programs, ACM Trans. Math. Softw. 19, 288–319 (1993).
[31] J-C. Bajard, S. Kla, and J-M. Muller, BK: A new algorithm for complex elementary functions, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 146–153.
[32] R. Brent, A Fortran multiple precision arithmetic package, ACM Trans. Math. Softw. 4, 57–70 (1978).
[33] M. Daumas and D. W. Matula, Design of a fast validated dot product operation, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 62–69.
[34] J. W. Demmel and X. Li, Faster numerical algorithms via exception handling, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 234–241.
[35] M. D. Ercegovac and T. Lang, On-the-fly rounding, IEEE Trans. Comput. 41, 1497–1503 (1992).
[36] G. J. Hekstra and E. F. A. Deprettere, Floating-point CORDIC, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 130–137.
[37] IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Std. 754, IEEE, New York (1985).
[38] D. M. Priest, Algorithms for arbitrary precision floating-point arithmetic, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 132–143.
[39] M. Schulte and E. Swartzlander, Exact rounding of certain elementary functions, in Proceedings, 10th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 138–145.
[40] E. M. Schwartz and M. J. Flynn, Hardware starting approximation for the square–root operation, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 103–111.
[41] D. M. Smith, Algorithm 693: A Fortran package for floating-point multiple–precision arithmetic, ACM Trans. Math. Softw. 17, 273–283 (1991).
6.5 Interval Arithmetic and Super Accumulators

[43] O. Aberth and M. J. Schaefer, Precise computation using range arithmetic via C++, ACM Trans. Math. Softw. 18, 481–491 (1992).

[44] G. Alefeld and J. Herzberger, Introduction to Interval Computations, Academic Press (1983).

[45] A. Knoefl and J. Herzberger, Fast hardware units for the computation of accurate dot products, in Proceedings, 10th Symposium on Computer Arithmetic, IEEE Computer Society Press (1991) pp. 70–74.

[46] W. Kulisch and W. L. Miranker, Computer Arithmetic in Theory and Practice, Academic Press (1981).

[47] R. E. Moore, Methods and Applications of Interval Analysis, SIAM (1979).

[48] M. Muller, C. Rub, and W. Rulling, Exact accumulation of floating-point numbers, in Proceedings, 10th Symposium on Computer Arithmetic, IEEE Computer Society Press (1991) pp. 64–69.

6.6 Logarithmic Arithmetic

[49] M. G. Arnold, T. A. Bailey, J. R. Cowles, and J. J. Cupal, Redundant logarithmic arithmetic, IEEE Trans. Comput. 39, 1077–1086 (1990).

[50] M. G. Arnold, T. A. Bailey, J. R. Cowles, and M. D. Winkel, Applying features of IEEE 754 to sign/logarithm arithmetic, IEEE Trans. Comput. 41, 1040–1050 (1992).

[51] J. L. Barlow and E. H. Bareiss, On roundoff distributions in floating-point and logarithmic arithmetic, Computing 34, 325–347 (1985).

[52] D. M. Lewis, An architecture for addition and subtraction of long word length numbers in the logarithmic number system, IEEE Trans. Comput. 39, 1325–1336 (1990).

[53] D. M. Lewis, An accurate LNS arithmetic unit using interleaved memory function interpolator, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 2–9.

[54] D. M. Lewis and L. K. Yu, Algorithm design for a 30 bit pipelined logarithmic processor, in Proceedings, 9th Symposium on Computer Arithmetic, IEEE Computer Society Press (1989) pp. 192–199.

6.7 Lexicographic Continued Fractions

[55] P. Kornerup and D. W. Matula, Finite precision rational arithmetic: An arithmetic unit, IEEE Trans. Comput. 32, 378–388 (1983).

[56] P. Kornerup and D. W. Matula, Finite precision lexicographic continued fraction number systems, in Proceedings, 7th Symposium on Computer Arithmetic, IEEE Computer Society Press (1985) pp. 207–214.

[57] P. Kornerup and D. W. Matula, An on-line arithmetic unit for bit-pipelined rational arithmetic, J. Parallel and Distributed Comput. 5, 310–330 (1988).

[58] P. Kornerup and D. W. Matula, Exploiting redundancy in bit-pipelined rational arithmetic, in Proceedings, 9th Symposium on Computer Arithmetic, IEEE Computer Society Press (1989) pp. 119–126.

6.8 LI and SLI Arithmetic

[59] D. W. Matula and P. Kornerup, An order-preserving finite binary encoding of the rationals, in Proceedings, 6th Symposium on Computer Arithmetic, IEEE Computer Society Press (1983) pp. 201–209.

[60] M. A. Anuta, D. W. Lozier, N. Schabanel, and P. R. Turner, Basic linear algebra operations in SLI arithmetic, submitted to Euro-Par '96, if accepted will appear in Springer-Verlag series Lecture Notes in Computer Science.

[61] C. W. Clenshaw, D. W. Lozier, W. J. Olver, and P. R. Turner, Generalized exponential and logarithmic functions, Comput. Math. Appl. 12B, 1091–1101 (1986).

[62] C. W. Clenshaw and W. J. Olver, Beyond floating point, J. ACM 31, 319–328 (1984).

[63] C. W. Clenshaw and W. J. Olver, Level-index arithmetic operations, SIAM J. Numer. Anal. 24, 470–485 (1987).

[64] C. W. Clenshaw, W. J. Olver, and P. R. Turner, Level-index arithmetic: An introductory survey, in Numerical Analysis and Parallel Processing, P. R. Turner, ed., Springer–Verlag (1989) pp. 95–168.

[65] C. W. Clenshaw and P. R. Turner, The symmetric level-index system, IMA J. Numer. Anal. 8, 517–526 (1988).

[66] C. W. Clenshaw and P. R. Turner, Root–squearing using level-index arithmetic, Computing 43, 171–185 (1989).

[67] D. W. Lozier, An underflow-induced graphics failure solved by SLI arithmetic, in Proceedings, 11th Symposium on Computer Arithmetic, IEEE Computer Society Press (1993) pp. 10–17.

[68] D. W. Lozier and W. J. Olver, Closure and precision in level–index arithmetic, SIAM J. Numer. Anal. 27, 1295–1304 (1990).

[69] D. W. Lozier and P. R. Turner, Robust parallel computation in floating–point and sli arithmetic, Computing 48, 239–257 (1992).

[70] D. W. Lozier and P. R. Turner, Symmetric level index arithmetic in simulation and modeling, J. Res. Natl. Inst. Stand. Technol. 97, 471–485 (1992).

[71] D. W. Lozier and P. R. Turner, Error-bounding in level-index computer arithmetic, in Numerical Methods and Error Bounds, G. Alefeld and J. Herzberger, eds., Akademie Verlag, Berlin (1966), to appear.

[72] F. W. J. Olver, Rounding errors in algebraic processes—in level–index arithmetic, in Reliable Numerical Computation, M. G. Cox and S. Hammarling, eds., Oxford University Press (1990) pp. 197–205.

[73] F. W. J. Olver and P. R. Turner, Implementation of level–index arithmetic using partial table lookup, in Proceedings, 8th Symposium on Computer Arithmetic, IEEE Computer Society Press (1987) pp. 144–147.

[74] I. Reid, Symmetric Level Index Arithmetic: Towards Its Integration into the Scientific Computing Environment, Ph. D. Thesis, Lancaster University, Lancaster, U. K. (April 1993).

[75] P. R. Turner, Towards a fast implementation of level–index arithmetic, Bull. Inst. Math. Appl. 22, 188–191 (1986).

[76] P. R. Turner, Algoritms for the elementary functions in level–index arithmetic, in Scientific Software Systems, J. C. Mason and M. G. Cox, eds., Chapman and Hall (1990) pp. 123–134.

[77] P. R. Turner, A software implementation of sli arithmetic, in Proceedings, 9th Symposium on Computer Arithmetic, IEEE Computer Society Press (1989) pp. 18–24.
6.9 Extensions of Floating-Point Arithmetic

[80] H. Hamada, URR: Universal representation of real numbers, New Gener. Comput. 1, 205–209 (1983).

[81] H. Hamada, A new real number representation and its operation, in Proceedings, 8th Symposium on Computer Arithmetic, IEEE Computer Society Press (1987) pp. 153–157.

[82] T. E. Hull, M. S. Cohen, and C. B. Hall, Specifications for a variable-precision arithmetic coprocessor, in Proceedings, 10th Symposium on Computer Arithmetic, IEEE Computer Society Press (1991) pp. 127–131.

[83] S. Matsui and M. Iri, An overflow/underflow free floating-point representation of numbers, J. Inform. Process. 4, 123–133 (1981). Reprinted in [7].

[84] R. Morris, Tapered floating-point: A new floating-point representation, IEEE Trans. Comput. 20, 1578–1579 (1971).

[85] H. Yokoo, Overflow/underflow-free floating-point number representations with self-delimiting variable-length exponent field, IEEE Trans. Comput. 41, 1033–1039 (1992).

About the authors: Michael A. Anuta is a sales analyst with Cray Research, Inc. Daniel W. Lozier is a mathematician in the Applied and Computational Mathematics Division at NIST. Peter R. Turner is a professor of mathematics at the U.S. Naval Academy in Annapolis, Maryland. The National Institute of Standards and Technology is an agency of the Technology Administration, U.S. Department of Commerce.