A Component-Based Modeling and Validation Method for PLC Systems

Rui Wang
Capital Normal University

Yong Guan
University of Tennessee - Knoxville

Min Zhou
Tsinghua University

Jie Zhang
Beijing University of Chemical Technology

Xiaoyu Song
Portland State University

Follow this and additional works at: https://pdxscholar.library.pdx.edu/ece_fac
Let us know how access to this document benefits you.

Citation Details
Rui Wang, Yong Guan, Min Zhou, Jie Zhang, and Xiaoyu Song, “A Component-Based Modeling and Validation Method for PLC Systems,” Advances in Mechanical Engineering, vol. 2014, Article ID 127618, 9 pages, 2014

This Article is brought to you for free and open access. It has been accepted for inclusion in Electrical and Computer Engineering Faculty Publications and Presentations by an authorized administrator of PDXScholar. Please contact us if we can make this document more accessible: pdxscholar@pdx.edu.
A Component-Based Modeling and Validation Method for PLC Systems

Rui Wang, Yong Guan, Min Zhou, Jie Zhang, and Xiaoyu Song

1 College of Information Engineering, Capital Normal University, Beijing 100048, China
2 Mechanical, Aerospace, and Biomedical Engineering Department, University of Tennessee, Knoxville, TN 37996-2210, USA
3 School of Software, Tsinghua University, Beijing 100084, China
4 College of Information Science and Technology, Beijing University of Chemical Technology, Beijing 100029, China
5 Electrical and Computer Engineering Department, Portland State University, Portland, OR 97201, USA

Correspondence should be addressed to Rui Wang; rwang04@gmail.com

Received 9 February 2014; Accepted 30 April 2014; Published 25 May 2014

1. Introduction

Programmable logic controllers (PLCs) are complex embedded systems that are widely used in industry. This paper presents a component-based modeling and validation method for PLC systems using the behavior-interaction-priority (BIP) framework. We designed a general system architecture and a component library for a type of device control system. The control software and hardware of the environment were all modeled as BIP components. System requirements were formalized as monitors. Simulation was carried out to validate the system model. A realistic example from industry of the gates control system was employed to illustrate our strategies. We found a couple of design errors during the simulation, which helped us to improve the dependability of the original systems. The results of experiment demonstrated the effectiveness of our approach.
used timed automata to model the PLC control software and environments and then systematically verified the functional and timed properties. A framework for specifying and verifying control logic components in industrial applications is proposed in [11]. The component includes specification and implementation and can be automatically translated into inputs of SMV.

Validation using formal methods suffers from well-known complexity limitations. The modeling languages are not expressive enough to faithfully describe the actual behavior by using real-time constraints. Furthermore, validation by fully exploring the state space is prohibitive, as the model involves data and timing constraints. Timing constraints are necessary for analyzing the dynamic behavior and drastically increasing the complexity of the state space. Our modeling and validation method can avoid these shortcomings. In this paper we apply a new model construction methodology to PLC applications. The component concept is first employed in the PLC modeling area. The BIP [12] framework supports component-based modeling and validation. The BIP framework enforces the reusability of functional components. We propose a components library of the commonly used functions and a general architecture for device motion control system. The architecture decomposes the controller into three levels. Each level is modeled as a composition of functions. As the modeling and validation focus on the system level, we not only model the control software but also model the environment and human behavior. Environmental uncertainty is expressed in our model. As the system is very complex, we validate it by simulation. Requirements are formalized as monitors, composed of the global system model. The monitored system was extensively simulated in BIP. The simulation was carried out by BIP tool chain. We found and corrected two design errors that may correspond to bugs in the real system.

This paper is organized as follows. Section 2 gives background on the BIP framework and associated tools. Section 3 presents the architecture and components library. Section 4 contains the case study. The validation work is shown in Section 5. Section 6 concludes the paper.

2. The BIP Framework

The BIP (behavior-interaction-priority) component framework is a formal supporting, rigorous design for heterogeneous component-based systems [13]. It allows the description of systems as a composition of atomic components characterized by their behavior and their interfaces. It supports a system construction methodology based on the use of two families of composition operators: interactions and priorities. Components are composed of the layered application of two operators.

In BIP, atomic components are finite-state automata extended with variables and ports. Variables are used to store local data. Ports are action names and may be associated with variables. They are used for interactions with other components. States denote the control locations at which the components await interaction. A transition is a step, labeled by a port, from one control location to another. It has an associated guard and an action that are, respectively, a Boolean condition and a computation defined on the basis of local variables. Connectors include sets of ports and interactions. Interactions describe synchronization constraints between the ports of the composed components. Interactions are used to specify multiparty synchronization between components as the combination of two protocols: rendezvous (strong symmetric synchronization) and broadcast (weak asymmetric synchronization). Interactions are defined using connectors. Every interaction has a guard, that is, an enabling condition and an action. The action can be an update function, operating on data associated with the ports participating in the interaction. Connectors are sets of ports augmented with additional information as follows. Within the connectors, every port is either a synchron or a trigger type of port. Trigger ports are used to initiate broadcasts; that is, any subset of ports containing at least one trigger port denotes a valid interaction of the connector. Rendezvous synchronization is obtained on connectors where all ports are synchrons. For such connectors, the only valid interaction is the maximal one, that is, the whole set of ports. Finally, connectors provide mechanisms for dealing with data associated with ports of interacting components.

The BIP framework is concretely implemented by the BIP language and an extensible toolbox [14]. The toolbox provides front-end tools for editing and parsing BIP programs, as well as for generating an intermediate model, followed by code generation (in C++) which is used for runtime validation. The correctness of the generated C++ code is confirmed by the formal semantics of BIP. Intermediate models can be subject to various model transformations focusing on the construction of optimized models for sequential [15] and distributed execution [16]. It also provides back-end tools including runtime for analysis (through simulation) and efficient execution on particular platforms. The toolbox provides a dedicated modeling language for describing BIP components and connectors. The BIP language leverages on C-style variables and date type declarations, expressions, and statements. It also provides additional structural syntactic constructs for defining component behavior, specifying the coordination through connectors.

3. The Component-Based Modeling Method

One of the advantages of the component-based modeling method is reusability. A system architecture and a component library are ways to achieve reusability. Motion control systems use PLCs to control the movements of mechanical devices that are powered by motors. The common parts of these systems are the functional control of all kinds of motors. Motors include constant speed motors and variable speed motors. Some devices are required to reach an exact position. Some require the devices to stop when meeting the limit switch. In particular, BIP separates behavioral and architectural aspects in modeling. Architecture is meaningfully defined as a combination of interactions and priorities. In addition, we discuss the expressivity of BIP and related
component-based frameworks. In our discussion, we show that the combination of interactions and priorities gives BIP a universal form of expressiveness. Numerous translations are defined from existing models of computation and domain-specific languages into BIP.

3.1. System Architecture. The global architecture of the BIP model is shown in Figure 1. This architecture is general and suitable for motion control applications. When we model the system with a component concept, we adopt the following decomposition principles.

(1) The software and hardware architecture partition is as follows. The architecture design can construct the system topology relations. The system run environment also has an impact on the partition. We first consider the natural physical organization. The system is decomposed into user, software system, and controlled devices.

(2) Layered decomposition of the control software is as follows. In a PLC-based control system, the control software is organized as layers. The lower layer supplies services to the upper layer. The top layer is responsible for user interaction and operation flow. Different domains have different meanings. For example, the top layer of the motion control system manages scenario control. The middle layer is always a protocol. The bottom layer is the functional level, which takes charge of the interaction and controls the actuators and sensors.

(3) The functionality decomposition of each layer is as follows. The father principle can follow a business step or function modular. For example, the first level is decomposed into the command scheduler and scenario components. This will enforce the reusability of the scheduler. The bottom layer is composed of individual functional components.

3.2. Component Library

3.2.1. Motion Control Components. Motion control systems always have similar basic functions. We summarize and model these functions in the library. When modeling and verifying other motion control systems, the system architecture and components in the library can be adopted directly to compose the system model. We formalize four kinds of frequently used control functions as follows:

(i) \texttt{ConSpeedControl(DevNo, Dir)}: controller for constant speed devices with a limit switch.

(ii) \texttt{ConSpeedControl(DevNo, Dest)}: constant speed device controller for accurate destinations.

(iii) \texttt{VarSpeedControl(DevNo, Speed, Dir)}: controller for variable speed devices with a limit switch.

(iv) \texttt{VarSpeedControl(DevNo, Speed, Dest)}: variable speed device controller for accurate destinations.

\texttt{DevNo} is the name of a controlled device. \texttt{Dir} is the moving direction and \texttt{Dest} means the destination. A model of a \texttt{ConSpeedControl(DevNo, Dir)} component is shown in Figure 2. When receiving the \texttt{start} command from the main program, the component moves to \texttt{ST1} state and then notifies the \texttt{ConstraintsChecker} component of the current position of the device. Then, the component waits at \texttt{FNI} for some time. After that, it sends the \texttt{move} command to the device component cyclically. In each cycle, it asks the \texttt{ConstraintsChecker} if the movement is permitted. It moves as long as the answer is \texttt{YES}. The control flow returns to the initial state if the device reaches a limit switch during the movement. Five states of the model can handle the \texttt{preStop} signal and move to the \texttt{SPI} state.

3.2.2. Device Components. There are two kinds of devices for motion control systems: constant speed devices and variable speed devices. In the library for motion control, we have the \texttt{VarSpeedDev(Dir)} component and the \texttt{ConSpeedDev(Dir, Speed)} component.

The \texttt{VarSpeedDev(Dir)} components in Figure 3 are used to model the physical properties of variable speed devices. When the model receives a \texttt{move} command from the \texttt{VarSpeedControl} component, it moves to the \texttt{start} state and then regulates the speed (according to the specified speed) at every tick time. When a limit is reached (either the \texttt{UP,LMT} or the \texttt{DOWN,LMT}), the device throws a signal that informs the \texttt{VarSpeedControl} that the device has reached that limit. The \texttt{moving()} and \texttt{slowdown()} functions are used to model the motion of the device. A random factor is added in every single moving step to model uncertainty. \texttt{moving()} is executed when the move command is received, while \texttt{slowdown()} is executed when no move command is received and the device keeps moving due to inertia.

4. Case Study

4.1. Application Description. The case presented in this paper is a real industry application used in LingShan Buddhist Palace of Jiangsu province, China. This system was developed from 2006 to 2008 and continued running for four years. The control software consists of nearly 10000 lines of PLC code. A round stage is located in the Buddhist Palace. There
is a cycle of steel track around the stage. Eight gates moving on the track in a queue can turn the stage into a closed round space. A gate warehouse is located near the stage. All gates can fold in the gate warehouse when they are not in use.

The main functionality of the PLC system is to control the folding or unfolding of the gates into or from the gate warehouse and move along the steel track. The physical structure of this system is presented in Figure 4. A user can give commands in the control panel, and the PLC will execute the commands and sends electric signals to physical devices through PROFIBUS-DP network. The speed, location, and status of the devices are sent back to the PLC. The gates are 20 m long, 19 m high, and 1.2 m wide. They are made of wood and are very heavy. The gates have wheels at the bottom, so that they can slide along the track. Eight gates are stored in the gate warehouse. Only six of them can emerge from the gate warehouse and move along on the track. The last two emerge directly to their final (and fixed) position. Gates standing on a seat are pulled by push-pull units when they move straight into the gate warehouse. Two lifting platforms are used to lower or lift the seats of the gates. Each lifting platform is fixed with four latches. The latches are driven by constant speed motors. There are two limit switches at the end of each latch. Only when a latch is completely inserted or pulled out will the switches be able to send high-level signals to the PLC. In the folding or unfolding process, each pair of gates requires seven steps, and three pairs require a total of twenty-one steps. These steps are described below.

1. At first, Gate 7 and Gate 8 standing on the lifting platform and the track on the lifting platform are connected to the track on the steel cycle. The two gates move on the track in parallel to position 20500 mm. There are no gates on lifting platforms.

2. The lifting platform should move down and free up the space for Gate 5 and Gate 6. Because lifting platforms are fixed by latches, we should pull out eight latches. In order to pull out the latches, the lifting platforms have to move up 10 mm to make the latch movable.
4.2. Component-Based Modeling of the PLC System. The software is the most important part. There are hundreds of devices moving in a restricted space that need to be controlled. Thus the kind of software that is required is complex. Based on the proposed general architecture for a motion control system, we built a distinct layered structure for this system shown in Figure 5.

(i) The top level is the main program. It stores the scenario information, executes user commands, and schedules the device controllers. The main program receives forward, backward, or uStop commands from the user and executes control sequences. It starts moving devices one by one with the preset order. The user can stop the scenario and restart the process with two direction choices (forward or backward).

(ii) A constraints checker is in the middle which controls the proper execution of devices based on the safety constraints. It receives status data from all devices and checks whether the device can move or not. It stores status data of all devices.

(iii) The bottom level, close to the physical environment, is the functional level. It includes four kinds of device controllers, respectively, the latch controller, gate controller, push-pull unit controller, and lifting-platform controller. If a device is required to move, it requests permissions from the execution control level. The latter checks the safety constraints and responds accordingly to the controller. Every time the data of a physical device changes, the controllers update the data of the execution control level. After a device moves to its preset destination, the controller sends a finish signal to the main program. The main program will start moving the next device and so on, until the whole scenario is completed, that is, when all devices reach their positions.

4.2.1. Main Program. The main program level in Figure 6 executes the scenario and user commands. In order to increase the reusability of the system model, we separate the operations and scenarios into two components. With this structure we can add new scenarios without changing the schedule component. In the initial state of the schedule component, it receives forward or backward commands from the user and then transits to the RUN state. The user may press the stop button (uStop) during the execution of scenarios. The uStop command will stop all the devices in the system. The component will transit to STOP state. A singleDevStop port is connected to each preStop port of all device controllers with strong synchronization. The allStop of scheduler, the stop of scenario, and the stop of all device controllers are globally synchronized. After all devices move to preStop states, the scheduler component goes back to the INIT state. The user can continue with forward or backward command. After the whole scenario is finished, the model comes back to the INIT state.

There are three cycles in the scenario component. Every cycle is the control process of a pair of gates. The variable Token is used for the cycle number. The variable flag indicates the two directions. Seven steps are required to move a pair of gates. Therefore, every cycle contains seven pairs of starts to move a device and complete the move. Every single step corresponds to a device control on the functional level. Every
**Figure 5:** The architecture of the PLC control system.

**Figure 6:** The model of main program.
step can handle a stop event from a schedule component. The model transits to a stopstate and waits for the forward or backward command.

4.2.2. Constraints Checker. The model of the Constraints Checker in Figure 7 is very simple. If data is changed in the controllers, it receives a notify signal and renews the data by using the UpdateData() function. If controllers ask for permission to initiate a movement, the constraint() function calculates the result and sends it back to controllers. The constraint() function written in C-like language comes from the source code of this control system.

4.2.3. Functional Component. The controller models of the gate, push-pull unit, and lifting platform are all instances of the VarSpeedControl(DevNo, Speed, Dest) component type. The controller models of the latches are instances of the ConSpeedControl(DevNo, Dir) component type. In this application, we have six gate controllers, eight latch controllers, two lifting-platform controllers, and 5 push-pull unit controllers.

4.2.4. Environment Model. In order to make this system a closed one, we model the controlled devices and the user in the environment. Latches are instances of ConSpeedDev(Dir) components. The gates, push-pull units, and lifting platforms are instances of VarSpeedDev(Dir, Speed) components.

In order to simulate the behaviors of a user, we design a random user model. The random user in Figure 8 makes a decision every 30 ticks by choosing forward, backward, uStop, or nothing with a random rate. This model tries to model all possible behaviors. This ensures that the controller acts correctly not only in the case of normal behavior but also when unexpected behavior occurs.

In this case, we have the PLC codes. The BIP model should be a correct abstraction of the codes. The software has the corresponding part with BIP component, but the correspondence is not exactly the same. For example, the gate control function in the PLC code calls for several subroutines. We model these subroutines in one component. But they are functional equivalents. Regarding specific data and operations in the BIP model, we obtained these directly from the PLC code in the following way.

(i) All relevant data (blocks) in the PLC source code are translated directly into local variables (of particular components) of the BIP model.

(ii) Similarly, functions (blocks) in the PLC source code have been translated directly into C functions and have been called within transitions in the BIP components.

For this case study, the system model contains 46 atomic components and 185 connectors (interactions). The system is a compound component. The BIP script of the system consists of more than 2200 lines.

5. Validation

Validation of BIP models can be achieved by using runtime validation techniques. The runtime validation technique for BIP is based on the construction and execution of monitored systems. Historically, the validation approach is oriented towards finding errors rather than proving the absence from design. This approach has been adopted for BIP components as explained in [17]. It consists of constructing an executable model for evaluating safety requirements. Monitors are atomic components that observe the system state and react by moving to the error state where the safety properties are violated, that is, if an interaction has been executed or an invalid sequence of interactions has been executed. The BIP framework provides native support for building and running executable models for monitored systems.

Here we use the runtime validation of BIP, as the model is complex and constrains 2000 lines of C code in the constraint component. The runtime validation technique needs to construct and execute the monitored systems. The requirements are modeled by monitors that are atomic components. Monitors continuously sensor the state of the system. Reaching an error state means a violation of some requirement. The principle of the validation of a global model M by using monitors is as follows.

(i) Assume that we have n properties to verify \( P = \{p_1, \ldots, p_n\} \). For each property \( p_i \), construct a monitor \( m_i \) (as a component in BIP) that observes the behavior of \( M \) and reports errors if \( M \) behaves incorrectly.
(ii) Compose all of the monitors $m_i$ and the global system model $M$ to obtain the monitored system, say,

$$M' = M \parallel m_1 \parallel \cdots \parallel m_n.$$  \hfill (1)

Now, the model $M'$ is ready for simulation. If the requirements are violated, the monitors will transit to the error state.

5.1. Modeling Requirements as Monitors. Four requirements are modelled as monitors. When this requirement is violated, the monitor transits to the ERROR state.

5.1.1. Deadlock-Free Property. The reactive embedded system should make rapid response to the input of the environments and executed infinitely. So the system should be deadlock free. For this property we do not need to build monitors, we run the BIP tool with model $M$.

5.1.2. Stop Properties. The device will stop if it meets the limit switch. For this property, if the monitor shown in Figure 9 catches the $\text{ReachLmt}$ signal, before receiving next start signal, there should be no move signal from the device controller to device. This property concerns 16 devices (i.e., all devices, except for push-pull units).

5.1.3. Urgent Stop Properties. The user stop command should be executed within 1 tick (0.1 s). Figure 10 is the formal model.

5.1.4. Safety Bound Properties. Device movement cannot exceed the upper or lower bounds. Every device has the travel range, so 21 monitors are built for observation. From the INIT state, after a tick time, the monitor of Figure 11 gets the current position of the device. At the CHECK state, if the current position is less than the low bound or bigger than the upper bound, this monitor will transmit to ERROR state and print LIMIT_MONITOR: ERROR; otherwise it will transit to the INIT state. A different instance of this monitor has been used for every moving device in the system.

5.2. Validation Result. The BIP model $M'$ can be compiled to a program written in C++ by the BIP tool and then can be further compiled to an executable binary program. We ran the simulation program for seven hours, which corresponds to approximately four hours of a real system's lifetime. We discovered two design errors for the two types of users.

5.2.1. Validation of Stop Property. The first versions of the system model do not satisfy stop properties. The reason for this is that the limit position is reached if the position of the device is within a fixed range of the limit position. This is the case in physical deployment, where limit switch sensor checks if the device is near the sensor. In the linear case, assume that sensor is located at $x$ and that it checks if the device is in the range of $[x - c, x + c]$. The sensor sends the result every cycle, and each cycle takes $\delta T$ time. If the speed parameter is not properly set, for example, the device is asked to move at a speed which is greater than $2c/\delta T$. Then the sensor may fail to detect if the device has reached the limit position. Engineers have confirmed that they have actually experienced this kind of problem. Their speed parameters are chosen by test conducted on the real system. Our simulation can help in choosing the proper parameters.

5.2.2. Validation of Urgent Stop Property. For the urgent stop property, we checked that the stop command takes effect within 1 tick. However, if the property is specified as one in which the stop command takes effect immediately, the simulation will fail. We investigated this situation and found that the stop command is a global command. It is possible that, at the time that user pressed stop, some device, say $d_0$, has just sent a move command. In the model, a move is followed by a tick. This is intuitively correct because
a movement takes some time. Then, the controller can capture the stop command after this tick. Consider
\[ \cdots \rightarrow d_0 \cdot \text{mow} \rightarrow \text{tick} \rightarrow d_0 \cdot \text{preStop} \rightarrow \cdots \]  

(2)

In general, the simulation finds two potential errors in the system. The simulation on computers can also help engineers to choose the proper parameters instead of running experiments in the real world.

6. Conclusion

The paper reports on a component-based modeling and validation methodology for a type of control system implemented on PLCs. We have shown that, by using the BIP component framework, a complete model of the system can be obtained with the help of system architecture and component libraries. We propose a universal software architecture and components library for device motion control systems. The decomposition of the architecture into three layers enhances the readability of the model and allows its complexity to be mastered. Modularity is essential for incremental construction and modification. The library can offer commonly used components. This makes the modeling of such a control system convenient and dependable. Timing constraints are modeled by using a time progress signal tick in each component that represents the progression of time by one unit. The tick signals of all components are strongly synchronized.

We have presented a rigorous method for validating the global system model by simulation. The method consists of building a monitored system where the requirements are modeled by monitors that continuously sense the state of the system to be validated. Reaching an error state means the violation of some requirements. Following the BIP design flow, the following work is about the model based code generation. Although the BIP toolkit has the code generation subpart, it is for the generation of C++ code. The generated code cannot be used at all. We are developing a code generation algorithm and tool for the PLC hardware platform. The special features of a hardware platform should be considered.

Conflict of Interests

The authors declare that there is no conflict of interests regarding the publication of this paper.

Acknowledgments

This research was supported by NSFC (61373034 and 61303014), ISTCP (2011DFG13000 and 2010DFB10930), and TJSHG201310028014.

References

[1] A. Mader, “A classification of PLC model and applications,” in Proceeding of the 5th Workshop on Discrete Event Systems: Analysis and Control (WODES ’00), pp. 239–247.
[2] G. Canet, S. Couffin, J.-J. Lesage, A. Petit, and P. Schnoebelen, “Towards the automatic verification of PLC programs written in Instruction List,” in Proceeding of the 2000 IEEE International Conference on Systems, Man and Cybernetics, pp. 2449–2454, October 2000.
[3] K. L. McMillan, “The SMV system,” in Symbolic Model Checking, pp. 61–85, Springer, 1993.
[4] M. Heiner and T. Menzel, “A Petri net semantics for the PLC language instruction list,” in Proceeding of the 4th IEE Workshop on Discrete Event Systems, pp. 161–166, 1998.
[5] T. Mertke and G. Frey, “Formal verification of PLC-programs generated from signal interpreted Petri nets,” in Proceeding of the 2001 IEEE International Conference on Systems, Man and Cybernetics, pp. 2700–2705, October 2001.
[6] X. Weng and L. Litz, “Verification of logic control design using SPIN and model checking—methods and case study,” in Proceeding of the 2000 Americal Control Conference, pp. 4072–4076, June 2000.
[7] H. X. Willems, “Compact timed automata for PLC program,” Tech. Rep., University of Nijmegen, 1999.
[8] G. Behrmann, A. David, and K. Larsen, “A tutorial on uppaal,” in Formal Methods For the Design of Real-Time Systems, pp. 33–35, Springer, 2004.
[9] M. Zhou, F. He, M. Gu, and X. Song, “Translation-based model checking for PLC programs,” in Proceeding of the 33rd Annual IEEE International Computer Software and Applications Conference (COMPSAC ’09), pp. 553–562, July 2009.
[10] R. Wang, M. Gu, and X. Song, “Modelling and verification of program logic controllers using timed automata,” IET Software, vol. 1, no. 4, pp. 127–131, 2007.
[11] O. Ljungkrantz, K. Åkesson, M. Fabian, and C. Yuan, “Formal specification and verification of industrial control logic components,” IEEE Transactions on Automation Science and Engineering, vol. 7, no. 3, pp. 538–548, 2010.
[12] A. Basu, M. Bozga, and J. Sifakis, “Modeling heterogeneous real-time components in BIP,” in Proceeding of the 4th IEEE International Conference on Software Engineering and Formal Methods (SEFM ’06), pp. 3–12, IEEE Computer Society, September 2006.
[13] A. Basu, B. Bensalem, M. Bozga et al., “Rigorous component-based system design using the BIP framework,” IEEE Software, vol. 28, no. 3, pp. 41–48, 2011.
[14] The BIP Toolset, http://www-verimag.imag.fr/Rigorous-Design-Of-Component-Based.html.
[15] M. Bozga, M. Jaber, and J. Sifakis, “Source-to-source architecture transformation for performance optimization in BIP,” IEEE Transactions on Industrial Informatics, vol. 6, no. 4, pp. 708–718, 2010.
[16] B. Bonakdarpour, M. Bozga, M. Jaber, J. Quillebeuf, and J. Sifakis, “From high-level component-based models to distributed implementations,” in Proceeding of the 10th ACM International Conference on Compilers, Architecture and Synthesis for Embedded Systems (EMSOFT ’10), pp. 209–218, October 2010.
[17] Y. Falcone, M. Jaber, T. H. Nguyen, M. Bozga, and S. Bensalem, “Run-time verification of component-based systems,” in Software Engineering and Formal Methods (SEFM ’11), pp. 204–220, Springer, 2011.