Article

Modeling and Analysis of Capacitive Relaxation Quenching in a Single Photon Avalanche Diode (SPAD) Applied to a CMOS Image Sensor

Akito Inoue *, Toru Okino, Shinzo Koyama and Yutaka Hirose

Panasonic Corporation, 1 Kotari-yakemachi, Nagaokakyo City, Kyoto 617-8520, Japan; okino.toru@jp.panasonic.com (T.O.); koyama.shinzo@jp.panasonic.com (S.K.); hirose.yutaka@jp.panasonic.com (Y.H.)
* Correspondence: inoue.akito@jp.panasonic.com

Received: 23 March 2020; Accepted: 22 May 2020; Published: 25 May 2020

Abstract: We present an analysis of carrier dynamics of the single-photon detection process, i.e., from Geiger mode pulse generation to its quenching, in a single-photon avalanche diode (SPAD). The device is modeled by a parallel circuit of a SPAD and a capacitance representing both space charge accumulation inside the SPAD and parasitic components. The carrier dynamics inside the SPAD is described by time-dependent bipolar-coupled continuity equations (BCE). Numerical solutions of BCE show that the entire process completes within a few hundreds of picoseconds. More importantly, we find that the total amount of charges stored on the series capacitance gives rise to a voltage swing of the internal bias of SPAD twice of the excess bias voltage with respect to the breakdown voltage. This, in turn, gives a design methodology to control precisely generated charges and enables one to use SPADs as conventional photodiodes (PDs) in a four transistor pixel of a complementary metal-oxide-semiconductor (CMOS) image sensor (CIS) with short exposure time and without carrier overflow. Such operation is demonstrated by experiments with a 6 \( \mu \)m size 400 \( \times \) 400 pixels SPAD-based CIS designed with this methodology.

Keywords: avalanche breakdown; avalanche photodiodes; CMOS image sensor (CIS); quenching; single photon avalanche diode (SPAD)

1. Introduction

Single-photon avalanche diodes (SPADs) are devices capable of detecting an individual photon by generating a large current pulse due to the Geiger mode (GM) avalanche multiplication of an electron-hole pair created on initial detection of a single photon. [1–4]. Rapid progress has been made in the development of SPAD-based complementary metal-oxide-semiconductor (CMOS) image sensors (CIS). Targeted applications include photon-counting imagers [5–7], scientific applications [8,9], and time-of-flight ranging sensors for autonomous driving systems [10–12]. In general, operation of a SPAD is comprised of three stages; (i) an idling stage; (ii) single-photon detection followed by a GM pulse generation; (iii) quenching the GM pulse. In the idling stage, a SPAD is biased with a voltage (\( V_{ex} \)) in “excess” of the breakdown voltage (\( V_{BD} \)). During the quenching process, generated charges accumulate on any capacitive component in parallel with the SPAD. This, in turn, brings the voltage across the terminals of the SPAD down to or below \( V_{BD} \) where the quenching is completed [2,13,14]. Then, the accumulated charges are drained out through a series resistance in order to recover (recharge) the SPAD to the idling state. Conventional SPAD-based CISs have pixel circuits with many components for quenching and counting GM pulses resulting in relatively large pixel sizes and low fill factors [2–4,15]. However, if a SPAD-based CIS with a standard four-transistors
(4T) pixel architecture could be applicable, then one could expect scaling advantages in system size and high resolution. [16] To this end, it is necessary to quench the triggered avalanche process under two conditions, i.e., (i) within a specified period of exposure and (ii) with a controlled amount of charges avoiding overflow. One attractive and probably the only solution, which satisfies the above two conditions simultaneously and what the authors use in this paper, called “capacitive quenching” is a kind of passive quenching (because it is not active quenching, so it has to be a kind of passive quenching, even though it is not resistive), similar to the resistive passive quenching (for example, [1,2,4]) where the resistance is set very high, thus making the quenching possible via the intrinsic diode capacitance and parasitic capacitances connected to the quench node. Then, a methodology to design the quenching period and the total amount of charges is required. The purpose of this paper is to present a quantitative design methodology of a SPAD-based CIS pixel incorporated into the 4T pixel circuit with the capacitive quenching capability. We present an analytical model of a SPAD, based on bipolar-coupled continuity equations (BCE) as used in references [2,13]. A model circuit is a parallel combination of a SPAD and a capacitor describing any parasitic and space charge components in series with a switch and a voltage source. We numerically solve the BCE of this model circuit from an idling stage to a complete quenching in the time domain. With a representative capacitance value, it is shown that generated charges can be stored on the capacitor within 200 ps order. More importantly, the total amount of the stored charges is found to be highly controllable as a function of the excess voltage, $\sim 2|V_{\text{ex}}|$, comprising the initial bias voltage $|V_{\text{ex}}|$ plus the reverse-excess voltage $|V_{\text{re}}|$ which is nearly equal to $|V_{\text{ex}}|$ pulled below the breakdown voltage. Thus, the amount of charges in the multiplication region is symmetric with respect to the breakdown voltage reaching the maximum when the internal bias returns exactly to $|V_{\text{BD}}|$. Thus, it is possible to design a potential profile of a SPAD to accommodate all the charges by setting up a barrier larger than $2|V_{\text{ex}}|$. Experimentally, operation of a device, i.e., $400 \times 400 \, \mu\text{m}$ pixels SPAD-based CIS, designed by using this method is demonstrated [17]. We note that the results obtained in the present work (both simulations and experiments) are different from the common sense of quenching of SPADs; “avalanche multiplication stops at the breakdown voltage.” This could be because; (1) this is the first time that the avalanche is analyzed with such equations, without assuming that avalanche stops at breakdown, (2) because in other works, SPAD was typically readout by oscilloscope or by any other component connected to it which introduces an additional stray capacitance, of few pF, and this can change the dynamics, (3) because instead in this case the SPAD is very small ($6 \, \mu\text{m}$) and with very small capacitance and no attached or very small parasitic capacitances, during avalanche build-up and quenching. Finally, the analysis is extended to a resistive quenching circuit and it is found that the driving force of the quenching is the same as that of the capacitive quenching, i.e., a field due to accumulated charges on the parallel capacitor.

2. Modeling of Capacitive Relaxation Quenching

As a representative model device, we consider a one-dimensional SPAD constituting a $p-i-n$ structure biased into a Geiger mode regime, above the breakdown voltage, $|V_{\text{BD}}|$, and with the excess voltage of $|V_{\text{ex}}|$. Symbols describing physical quantities are listed in Table 1.

Important assumptions are; (1) the length of the $i$-region or the width of the depletion region is constant ($=W$); (2) carriers in the $i$-region transport with their saturation velocities, i.e., $v_{s, e}$ for electrons and $v_{s, h}$ for holes. As for condition (1), many SPADs are formed with a simple $p-n$ junction, i.e., not the $p-i-n$ structure. However, considering a large bias voltage and its small change after quenching, modulation of depletion width is estimated within $\sim 5\%$, so that the assumption is reasonable. On the other hand, as for condition (2), since the field strength of the avalanche region is $3.5 \times 10^5 \, \text{V/cm}$ to $4.0 \times 10^5 \, \text{V/cm}$ and the material is silicon, constancy of saturation velocities is also reasonable [18].
Table 1. Symbols and values of the physical constant quantities.

| Meaning                                      | Symbol | Value               |
|----------------------------------------------|--------|---------------------|
| Width of depletion region                    | $W$    | 0.80 µm             |
| Saturation velocity of electron [19]         | $v_{s,e}$ | $1.02 \times 10^7$ cm/s |
| Saturation velocity of hole [19]             | $v_{s,h}$ | $8.31 \times 10^6$ cm/s |
| Coefficients of impact ionization ratio [18] | $\alpha_0$ | $3.80 \times 10^6$ cm$^{-1}$ |
|                                              | $\beta_0$ | $2.25 \times 10^7$ cm$^{-1}$ |
|                                              | $a$    | $1.75 \times 10^6$ V/cm |
|                                              | $b$    | $3.26 \times 10^6$ V/cm |

With the definitions of field dependent ionization rates of electrons ($= \alpha(t)$) and holes ($= \beta(t)$), time dependent numbers of electrons ($= n(t)$) and holes ($= p(t)$) in the entire $i$-region are described as follows.

\[
\frac{dn(t)}{dt} = \frac{n(t)}{\tau_{i,e}(t)} + \frac{p(t)}{\tau_{i,h}(t)} - \frac{n(t)}{\tau_{d,e}} \tag{1}
\]

\[
\frac{dp(t)}{dt} = \frac{n(t)}{\tau_{i,e}(t)} + \frac{p(t)}{\tau_{i,h}(t)} - \frac{p(t)}{\tau_{d,h}} \tag{2}
\]

where

\[
\frac{1}{\tau_{i,e}(t)} = \alpha(t)v_{s,e} \tag{3}
\]

\[
\frac{1}{\tau_{i,h}(t)} = \beta(t)v_{s,h} \tag{4}
\]

\[
\frac{1}{\tau_{d,e}(t)} = \frac{2v_{s,e}}{W} \tag{5}
\]

\[
\frac{1}{\tau_{d,h}(t)} = \frac{2v_{s,h}}{W} \tag{6}
\]

$\tau_{i,e}(t)$ and $\tau_{i,h}(t)$ are effective lifetimes or average inverse of ionization rates for electrons and holes. $\tau_{d,e}(t)$ and $\tau_{d,h}(t)$ are, respectively, the effective lifetime of electrons and that of holes in the $i$-region escaping out with the saturation velocities. The factor 2 derives from an assumption that carriers are generated in the middle of the $i$-region on the average. Equations (1) and (2) are represented by a matrix form as follows.

\[
\frac{d}{dt}N = TN \tag{7}
\]

where

\[
N = \begin{pmatrix}
    n(t) \\
    p(t)
\end{pmatrix} \tag{8}
\]

and

\[
T = \begin{pmatrix}
    \frac{1}{\tau_{i,e}} & \frac{1}{\tau_{d,e}} \\
    \frac{1}{\tau_{i,e}} & \frac{1}{\tau_{i,h}} & \frac{1}{\tau_{d,h}}
\end{pmatrix} \tag{9}
\]

are a carrier number vector and a transition matrix.

We consider generation and quenching of a Geiger mode pulse assuming a SPAD applied to a CMOS image sensor (CIS) with a common four transistors circuit [17] as shown in Figure 1a. A fixed voltage is applied to the anode of the SPAD. By turning on the reset transistor (RST) and transfer transistor (TRN), the total SPAD bias is fixed and after turning off RST and TRN, the SPAD enters the exposure mode during which the cathode and the floating diffusion node (FD) are left floating. A simplified equivalent circuit and a band diagram of a SPAD after the reset are illustrated in Figure 1b.
The series capacitance is actually, i.e., physically speaking, the capacitance intrinsic of the SPAD itself, i.e., of the depleted region. Upon a single photon detection, the SPAD generates a large current pulse by the avalanche effect (Figure 1c). With the increase of carrier accumulation in the series capacitor, the voltage of the floating node decreases, and the internal electric field of the SPAD is reduced. Eventually, the avalanche effect stops or is quenched as shown in Figure 1d.

Figure 1. (a) Circuit diagram of a four transistors pixel circuit. Abbreviations TRN, RST, FD, SF, and SEL denote transfer transistor, reset transistor, floating diffusion, source follower transistor, and select transistor. (b–d) Simplified equivalent circuit models and band diagrams of single-photon avalanche diode (SPAD), (b) after the reset process, (c) during avalanche multiplication, and (d) after RQ. It is noted that the series capacitances in (b–d) are a summation of the diode capacitance and the stray components. (e) A typical timing chart of the pixel circuit. The notations, “H” and “L”, mean high voltage and low voltage is applied to gates of the transistors, respectively. The arrow denoted as $h\nu$ indicates an arrival of a photon during an exposure period resulting in voltage drop of the node SPAD.

The time dependence of the reverse voltage of the SPAD, $|V(t)|$, due to both the space charge and accumulated charge on the total capacitance of the SPAD cathode $C$ is described as;

$$|V(t)| = V_0 - q \cdot \frac{n(t) + N_c(t)}{C}$$  \hspace{1cm} (10)

where $|V_0|$ is an initial reverse bias of the SPAD ($= |V(t = 0 s)|$), $q$ is a unit electronic charge, and $N_c(t)$ is the number of charges accumulated on the capacitance satisfying the following relation

$$\frac{dN_c(t)}{dt} = \frac{n(t)}{\tau_{d,e}}$$  \hspace{1cm} (11)
$|V(t)|$ gives rise to reduction of the ionization field, $(E(t))$, in the $i$-region of the APD, and is related to the time-dependent ionization rates of electrons $(\alpha(E(t)))$ and of holes $(\beta(E(t)))$ given according to the Chynoweth’s law [20].

\begin{align}
\alpha(t) &= \alpha_0 \exp \left( -\frac{a}{E(t)} \right) \\
\beta(t) &= \beta_0 \exp \left( -\frac{b}{E(t)} \right)
\end{align}

where the values of $\alpha_0$, $\beta_0$, $a$ and $b$ due to Ref. [19] are listed in Table 1. Although more accurate expressions of impact ionization rates exist, for example references [21,22], our modeling at room temperature and electric field of $3.5 \times 10^5$ V/cm to $4.0 \times 10^5$ V/cm is covered by this choice of the ionization formula. $E(t)$ is then given by

$$E(t) = \frac{|V(t)|}{W}. \quad (13)$$

3. Results

3.1. Numerical Calculation

The calculated results with the device parameters in Table 1 and initial biases $|V_0| = 29–32$ V are plotted in Figure 2. An initial condition is set as a situation in which an electron-hole pair is generated in the middle of the $i$-region assuming single-photon detection. At the beginning, the amount of charge in the $i$-region, $n_i$, increases with time as shown in Figure 2a. The carriers escaped from the depletion region are accumulated on the series capacitance (i.e., $N_c$ in Figure 2b) which, in turn, decreases the reverse voltage of SPAD as shown in Figure 2c. The time needed for this quenching process is short and is shown to be within 150 ps when $|V_0|$ is above 30 V. It should be noted that the time scale of the process is governed by the time-dependent time constants constituting the elements of matrix $T$ of Equation (9), i.e., the rates of impact ionization and the escape velocities of carriers.

It is also interesting to note that, independent of $|V_0|$, when the reverse bias voltage drops to $|V_{BD}|$, the number of charge, $n$, reaches the maximum and correspondingly its time derivative equals zero as shown in Figure 2a (indicated by dashed vertical lines). This behavior reflects the nature of $|V_{BD}|$ as a point where the multiplication factor is infinite. After that point, $n$ decreases and finally becomes zero.

The above analysis means the ionization continues even after the device voltage returns to the breakdown voltage because both electrons and holes still exist in the $i$-region and the impact ionization rates are still finite. Therefore, in order to completely quench the process, the reverse voltage must go below the breakdown voltage as $|V(t \to \infty)| = |V_{BD}| - |V_{rel}|$, where $|V_{rel}|$ expresses the voltage amount that should drop below the breakdown voltage. In order to accommodate all generated charges or, in other words, to prevent carrier overflow, the potential barrier of the storage capacitance $|V_{barrier}|$ must be higher than the voltage swing after the quenching, $|V_Q| = |V_{ex}| + |V_{rel}|$. The condition is expressed as

$$qN_c(t \to \infty) = C \cdot (\Delta V_Q) \leq C \cdot (|V_{barrier}|). \quad (14)$$

We calculated $|V_Q|$ as a function of initial bias voltage and plotted as a blue line in Figure 3. As explained above, $|V_Q|$ is found to be larger than $|V_{ex}|$ (the black dashed line in Figure 3 indicating that $|V_Q| = |V_{ex}|$). The slope of the calculated $|V_Q|$ is about 2. This can be explained by the fact that, in Figure 2a, all the curves are nearly symmetric with respect to $|V_{BD}|$. This means that the same number of carriers are generated before and after the moment when the reverse bias reaches $|V_{BD}|$ resulting in the total voltage change of “2” $\times |V_{ex}|$. 
Figure 2. Calculated parameters in time domain. The time increment is 0.1 ps. (a) Time evolutions of the electron number in the $i$-region, (b) the number of accumulated electrons in the series capacitance, and (c) reverse bias of SPAD. The red, green, purple, and blue lines denote, respectively, the results with initial biases 29 V, 30 V, 31 V, and 32 V. A horizontal dashed line in (c) indicates $|V_{BD}|$ and vertical dashed lines show the times when $dn/dt = 0$ or $|V(t)| = |V_{BD}|$.

It is noted that the above results are in contrast with a common quenching condition of $|V_Q| \sim |V_{ex}|$ [1,23,24]. There could be three possible reasons for such apparent difference; (1) use of the set of Equations (1)–(6) without assuming the cease of avalanching is scarcely done and rather unnoticed. In fact, other rare examples also with the introduction of a stochastic model of ionization at the breakdown voltage, they indeed found $|V_Q| > |V_{ex}|$ [14]. (2) because in other previous works, SPAD was typically readout by oscilloscope or by any other component connected to it which introduces an additional stray capacitance, of few pF, and this can change the dynamics. (3) because instead, in this case, the SPAD is very small (6 µm) and has very small capacitance and no attached or very small parasitic capacitances and resistance, during avalanche build-up and quenching. This is in high contrast to the assumption regarding the cathode voltage being nearly constant due to a large stray capacitance [24,25].
Figure 3. The voltage drop after the quenching ($\Delta V_Q$) with respect to the initial bias ($V_0$). The blue dots connected by line, the black dashed line, and the red circles connected by dashed line denote, respectively, the calculated results of $\Delta V_Q$, $\Delta V_Q = V_{ex}$, and the experimental result. A red hatched area is a region between calculated curves; $\Delta V_Q$ and $\Delta V_Q = V_{ex}$, where experimental results fall within. It is noted that the measured results of $\Delta V_Q$ are converted from the actually measured voltage of a sensing node or a floating diffusion (FD) by taking account of the capacitance values of a SPAD and FD.

3.2. Experimental Results

To confirm the calculated results in the previous section, we measured the output voltage amplitude of the fabricated 6 $\mu$m 400 $\times$ 400 pixels SPAD-based CIS [17]. The specification of the device is summarized in Table 2. A cross-sectional view of the pixel and the simulated potential profiles in the horizontal and the vertical direction are illustrated in Figure 4. For this pixel, we set the barrier potential $|V_{\text{barrier}}| = 3.8$ V to prevent overflow for the maximum $|V_{ex}| = 1.5$ V and voltage swing of 2.7 V.

Table 2. Specifications of the fabricated SPAD-based CMOS image sensor (CIS).

| CMOS Technology     | 65 nm 1P4M |
|---------------------|------------|
| Pixel Size          | 6 $\mu$m   |
| Array size          | 400 $\times$ 400 |
| Physical Signal     | Photo-Charge |
| Quenching Type      | Capacitive quenching |
| Fill Factor         | 70%        |
| Operation Voltage   | $-3.3$ V $-$ $29$ V |
| DCR(@RT)            | 100 cps    |
| Frame Rate          | 60 fps     |
The gradation image readout circuit comprises a column amplifier (COLAMP), correlated double sampling (CDS), and the horizontal shift registers (HSR). The Geiger mode binary signal is directly fed into the same HSR operated both as a binarizing circuit and as data-transferring flip-flops. A block diagram of the developed CIS is shown in Figure 5. The substrate voltage is externally controlled from 0 V for the normal imaging mode to −30 V for the Geiger mode. The shutter scheme is switchable between a rolling mode and a global mode. The readout path consists of the gradation image readout circuit for low gain modes and of the binary image readout circuit for the Geiger mode. The gradation image readout circuit comprises a column amplifier (COLAMP), correlated double sampling (CDS), and the horizontal shift registers (HSR). The Geiger mode binary signal is directly fed into the same HSR operated both as a binarizing circuit and as data-transferring flip-flops.

Oscilloscope waveforms of the voltage amplitude at FD nodes under a low illumination condition (<1 nW/cm²) and 10 ns laser pulse (shown as a light blue line) with different bias conditions are plotted in Figure 6a–c. Histograms of the voltage amplitude at FD nodes with different bias conditions are plotted in Figure 6d–f. The object is illuminated by a near-infrared LED with 10 nW/cm² intensity at the object plane. With normal mode conditions (Figure 6a), the signal amplitude is primarily due to random noise. In contrast, under the Geiger mode condition, $|V_{cd}| > 0.5$ V, the output signal clearly shows binary feature exhibiting a large amount of carriers, i.e., a large amplitude of oscilloscope output and clearly separated peaks in the histogram. Since the highest signal level does not exceed the SF saturation level (1.3 V) plotted as a dashed red line in each plot, carrier multiplication is quenched with a finite signal level or without overflow. The pictures taken with the same bias conditions are shown in

**Figure 5.** A block diagram of the developed CMOS image sensor (CIS).
1.3 V within the measurable range and the designed potential barrier is enough to avoid the overflow. The amplitude

Sensors

The amplitude of the output signal is slightly less than $|V_{ex}|$, e.g., 1.1 V with $|V_{ex}| = 1.2$ V. Considering the gain of source follower (0.8), the input-referred voltage swing should be 1.4 V about 1.2–1.3 times larger than $|V_{ex}|$. Thus, we not only observe that the output signal level dependence on $|V_{ex}|$ but also that output voltage swing indeed is estimated to be larger than $|V_{ex}|$, especially clearly observed in Figure 6c,f. It is also noted that the voltage drop period of 120 ns is longer than calculated 200 ps or less. This is due to a capacitance of the oscilloscope probe. Since during the exposure and quenching, the reset transistor is turned off and no current flows out of the FD node, this effect is not a problem for determining the output voltage value.

Figure 6g–i. The object can be seen only in Geiger mode pictures. It is noted that the output voltage is slightly less than $|V_{ex}|$, e.g., 1.1 V with $|V_{ex}| = 1.2$ V. Considering the gain of source follower (0.8), the input-referred voltage swing should be 1.4 V about 1.2–1.3 times larger than $|V_{ex}|$. Thus, we not only observe that the output signal level dependence on $|V_{ex}|$, but also that output voltage swing indeed is estimated to be larger than $|V_{ex}|$, especially clearly observed in Figure 6c,f. It is also noted that the voltage drop period of 120 ns is longer than calculated 200 ps or less. This is due to a capacitance of the oscilloscope probe. Since during the exposure and quenching, the reset transistor is turned off and no current flows out of the FD node, this effect is not a problem for determining the output voltage value.

The measured $|\Delta V_Q|$ is plotted in Figure 3 as red circles in comparison to calculated results. The amplitude $|\Delta V_Q|$ of experiment exceeds $|V_{ex}|$ and $|\Delta V_Q| = 1.3|V_{ex}|$. The maximum voltage swing is 1.3 V within the measurable range and the designed potential barrier is enough to avoid the overflow. The experimental result confirms the calculation that the voltage swing of quenching exceeds the excess bias. We discuss the reason that the experimental $|\Delta V_Q|$ is smaller than the calculation.

The standard deviations of $|\Delta V_Q|$ ($\sigma(|\Delta V_Q|)$) are analyzed by the histograms (Figure 6a–c) and are shown as error bars in Figures 3 and 7a as a function of $|V_{ex}|$. Interestingly, $\sigma(|\Delta V_Q|)$ decreases with the increase of $|V_{ex}|$. We consider this result reflects a fact that the standard variation is affected more significantly with a situation where the carrier number is small or $|V_{ex}|$ is low. We also analyzed photon detection efficiency (PDE) of the SPAD as shown in Figure 7b (with arbitrary unit). PDE increases as $|V_{ex}|$ because of the rise of avalanche triggering probability [25].
4. Discussion

As mentioned above, avalanche multiplication doesn’t stop and the carrier number reaches the maximum value at the breakdown voltage. This is due to the character of the breakdown voltage where carrier generation and escape processes balance, i.e., equilibrium point. In this section, we discuss the breakdown voltage as an equilibrium point and derive formulas which universally hold at the breakdown voltage. We also discuss the difference between the experiment and the calculation. Furthermore, at the end of this section, we show the generality of the above model and consideration by analyzing BCE in a resistive quenching circuit.

4.1. Breakdown Voltage as an Equilibrium Point of the Dynamical System

When the bias voltage reaches the breakdown voltage $|V_{BD}|$, the time derivative of the carrier number is zero and the carrier number reaches the maximum value, i.e.,

$$\frac{d}{dt}N = 0.$$  \hspace{1cm} (15)

The condition indicates balancing of impact ionization and the carrier drain processes. The bias voltage meeting this condition should be the breakdown voltage. Therefore, the state with the breakdown voltage is an equilibrium point which separates unstable (Geiger mode) and stable (linear mode) regimes.

We investigate the condition for Equation (16) to have a nontrivial solution. Equating the determinant of the matrix $T$ (Equation (9)) to be zero, i.e., $\det|T| = 0$, and by using Equations (3)–(6), we obtain the following simple expression

$$\frac{W}{2} + \frac{\beta W}{2} = 1.$$  \hspace{1cm} (16)

It simply means that the breakdown occurs only when an electron and a hole cause one ionization event during their transport through the average distance of the $i$-region ($= W/2$). This is identical to the avalanche breakdown condition of the references [26,27] for a case where the ionization rates of electrons and holes are different. Correspondingly, the ratio of the electron and hole numbers in the $i$-region under this condition is calculated to be

$$\frac{n}{\bar{p}} = \frac{\nu_{e,h}}{\nu_{e,h}} = \frac{\tau_{d,e}}{\tau_{d,h}}.$$  \hspace{1cm} (17)

meaning that the ratio is inversely proportional to their velocities or proportional to the transport lifetimes. It is noted that the ratio does not depend on the ionization rates of electrons and holes.
4.2. Difference of $|\Delta V_Q|$ between Simulation and Experiment

As shown in Section 3.2, the experimental $|V_Q|$ (the red circles in Figure 3) exceeds $|V_{ex}|$ but it does not reach the calculation result, $|\Delta V_Q| \approx 2|V_{ex}|$ (the blue line in Figure 3). This is probably due to spatial inhomogeneity of the field in the real device. Near toward the edge of a SPAD (hatched area in Figure 8a), the electric field is relatively low by the potential barrier, $\epsilon|V_{barrier}|$, where $0 \leq \epsilon \leq 1$. This is due to extension of depletion region from the surrounding isolation. Avalanche multiplication rarely occurs near the edge of the SPAD (Figure 8c), while $|\Delta V_Q| \approx 2|V_{ex}|$ consists around the center (Figure 8b).

Because carriers diffuse perpendicular to the field direction during and/or after multiplication [28], the total value of $|V_Q|$ should fall between $|V_{ex}|$ and $2|V_{ex}|$ as indicated by a red hatched area in Figure 3. Because of the experimental result, $|V_Q| \approx 1.3|V_{ex}|$ (shown in Section 3.2), we consider the effective avalanche region is about 70% of the SPAD area reasonably agreeing with an effective fill factor (75%) estimated from a TCAD simulation.

![Figure 8](image-url)

**Figure 8.** (a) A top view of a SPAD. The edge of the SPAD is hatched. (b,c) Simplified band diagrams at the center of the SPAD (b) and at the edge of the SPAD (c).

4.3. The Mechanism of Resistive Quenching

In order to comprehend the mechanism of quenching, we extend the BCE model to the resistive quenching circuit as schematically shown in Figure 9a. The amount of the accumulated carriers is rewritten from Equation (11) to

$$\frac{dN_c}{dt} = \frac{n(t)}{\tau_{d,e}} - \frac{N_c}{RC}$$

where the second term of the right hand expresses current flowing through resistance, $R$.

The calculation was made on the same SPAD with $|V_{BD}|$ of 27.5 V. The calculated device terminal voltage and the number of carriers in the depletion region are plotted in Figure 9b,c, respectively, for three quenching resistances ($R = 100$ kΩ (blue curves) $R = 30$ kΩ (green curves) $R = \infty$ (red curves)). $R = \infty$ corresponds to the capacitive quenching. First to be noted is that, regardless of the values of $R$, from initial photo-carrier generation to quenching process gives nearly identical carrier evolution as indicated by the overlapped pulse curves below ~200 ps (Figure 9c). This is explained by discussions in Section 3.1; the overall time scale of the process is governed by the time constants given in matrix elements $T$ of Equation (9). It is emphasized that the Geiger mode multiplication is completed or quenched by the completion of this carrier pulse completion. The driving force of the process is the bias field which is determined by the balance between the supply voltage and the field created by the carriers stored on the capacitance $C$. After the quenching, the bias recovers to the initial value with time constant $RC$. It is noted that the maximum swing of the terminal voltage with finite quenching resistance is reduced from that of the pure capacitive quenching, i.e., $2|V_{ex}|$ (Figure 9b). This is due
to the fact that some of the generated carriers are lost through the resistance. The voltage swing of the capacitive quenching, i.e., $2|V_{ex}|$, is considered to be the worst case of voltage drop for a CIS pixel. Thus, for the purpose of preventing carrier overflow, the design criterion of the barrier potential (Equation (15)) is still applicable. When the resistance is $R = 30 \, \Omega$, the accumulated charge is drained to the voltage source before the completion of the ionization due to too fast carrier loss from the capacitance. And the terminal voltage goes back beyond $|V_{BD}|$ giving rise to another Geiger mode pulse. Thus, the carrier number oscillates with time. After the oscillation, steady current flows and the terminal voltage recovers only to $|V_{BD}|$. This corresponds to typically called “bad quenching” phenomenon and in line with the rule-of-thumb given in Ref. [24], that it is necessary to have at least 50 kΩ of quenching resistor for each volt of excess bias of the SPAD.

Therefore, in order completely to quench the Geiger mode multiplication and to recover to the initial state, recharge time constant, $R_C$, should be longer than the time necessary for the quenching process (quenching time). In the present calculation where the quenching time is about 200 ps and the capacitance is 6 fF, a threshold resistance value is estimated to be about 33 kΩ in agreement with the results of Figure 9; successful quenching with 100 kΩ, and almost quenched but failed with 30 kΩ.

![Figure 9](image.png)

**Figure 9.** (a) A model circuit for a resistive quenching. (b) Calculated reverse biases for $R = 100 \, k\Omega$ (blue) $R = 30 \, k\Omega$ (green) $R = \infty$ (red). (c) Carrier numbers for $R = 100 \, k\Omega$ (blue) $R = 30 \, k\Omega$ (green) $R = \infty$ (red). Capacitance is 6fF for all conditions.

5. Conclusions

In conclusion, we have presented modeling and analysis of a Geiger mode pulse generation and of the capacitive relaxation quenching in a SPAD-based CIS. The carrier dynamics are modeled by BCEs. Numerical calculations of BCE show that the carrier number in a SPAD depletion region is maximum just at the breakdown voltage which reassures the role of the breakdown voltage as an
equilibrium point. This, in turn, specified a necessary condition for successful quenching setting the final state being below \( |V_{BD}| \) and the voltage swing is found to be nearly as twice large as \( |V_{ex}| \) for a purely capacitive quenching. These analyses are essential to a design of SPAD-based CIS to avoid overflow. This design methodology is confirmed by experiments with the 400 \( \times \) 400 \( 6 \mu m \) pixels SPAD-based CIS. There is no overflow as confirmed by histograms of the images. This means that the signal level of images falls below the saturation level of the pixel output. We also show the driving force of the quenching is the same, i.e., reduction of the bias field due to carriers stored on the parallel capacitance, both in a resistive quenching circuit and in a capacitive quenching circuit demonstrating the generality of the presented modeling and analysis regardless of circuit types.

**Author Contributions:** Conceptualization, Y.H.; Investigation, A.I. and Y.H.; Methodology, A.I., T.O., S.K. and Y.H.; Validation, A.I. and T.O.; Visualization, A.I. and T.O.; Writing – original draft, A.I.; Writing – review & editing, Y.H. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Cova, S.; Longoni, A.; Andreoni, A. Toward picosecond resolution with single-photon avalanche diodes. *Rev. Sci. Instr.* 1981, 52, 408–412. [CrossRef]

2. Charbon, E. Monolithic Single-Photon Avalanche Diodes: SPADs. In *Single Photon Imaging*; Springer: Heidelberg, Germany; Dordrecht, The Netherlands; London, UK; New York, NY, USA, 2011; pp. 123–158.

3. Charbon, E. Single-photon imaging in CMOS. In Proceedings of the SPIE, San Diego, CA, USA, 1–5 August 2010; Volume 7780, p. 77801D-1. [CrossRef]

4. Rochas, A.; Gani, M.; Furrer, B.; Besse, P.A.; Popovic, R.S.; Ribordy, G.; Gisin, N. Single photon detector fabricated in a complementary metal–oxide–semiconductor high-voltage technology. *Rev. Sci. Ins.* 2003, 74, 3263–3270. [CrossRef]

5. Dutton, N.A.W.; Gyongy, I.; Parmesan, L.; Gneccchi, S.; Calder, N.; Rae, B.R.; Pellegrini, S.; Grant, L.A.; Henderson, R.K. A SPAD-Based QVGA Image Sensor for Single-Photon Counting and Quanta Imaging. *IEEE Trans. Electron Devices* 2016, 63, 189–196. [CrossRef]

6. Dutton, N.A.; Abbas, T.A.; Gyongy, I.; Henderson, R.K. Extending the Dynamic Range of Oversampled Binary SPAD Image Sensors. In Proceedings of the International Image Sensor Workshop (IISW), Hiroshima, Japan, 30 May–2 June 2017; p. P07.

7. Henderson, R.K.; Johnston, N.; Hutchings, S.W.; Gyongy, I.; Abbas, T.A.; Dutton, N.; Tyler, M.; Chan, S.; Leach, J. A 256 × 256 40nm/90nm CMOS 3D-Stacked 120dB Dynamic-Range Reconfigurable Time-Resolved SPAD Imager. In Proceedings of the IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, 17–21 February 2019; pp. 106–108.

8. Niclass, C.; Sergio, M.; Charbon, E. SPIE Opt. A single photon avalanche diode array fabricated in 0.35-\( \mu m \) CMOS and based on an event-driven readout for TCSPC experiments. In Proceedings of the SPIE, Atlanta, GA, USA, 25 October 2006; Volume 6372, p. 63720S. [CrossRef]

9. Perenzoni, M.; Massari, N.; Perenzoni, D.; Gasparini, L.; Stoppa, D. A 160 × 120 Pixel Analog-Counting Single-Photon Imager with Time-Gating and Self-Referenced Column-Parallel A/D Conversion for Fluorescence Lifetime Imaging. *IEEE J. Solid-State Circuits* 2016, 51, 155–167.

10. Zhang, C.; Lindner, S.; Antolovic, I.M.; Wolf, M.; Charbon, E. A CMOS SPAD Imager with Collision Detection and 128 Dynamically Reallocating TDCs for Single-Photon Counting and 3D. *Sensors* 2018, 18, 4016. [CrossRef] [PubMed]

11. Takai, I.; Matsubara, H.; Soga, M.; Ohta, M.; Ogawa, M.; Yamashita, T. Single-Photon Avalanche Diode with Enhanced NIR-Sensitivity for Automotive LIDAR Systems. *Sensors* 2016, 16, 459. [CrossRef] [PubMed]

12. Hirose, Y.; Koyama, S.; Ishii, M.; Saitou, S.; Takemoto, M.; Nose, Y.; Inoue, A.; Sakata, Y.; Sugiuira, Y.; Kabe, T.; et al. A 250 m Direct Time-of-Flight Ranging System Based on a Synthesis of Sub-Ranging Images and a Vertical Avalanche Photo-Diodes (VAPD) CMOS Image Sensor. *Sensors* 2018, 18, 3642. [CrossRef] [PubMed]

13. Zhao, K.; You, S.; Cheng, J.; Lo, Y.H. Self-quenching and self-recovering InGaAs/InAlAs single photon avalanche detector. *Appl. Phys. Lett.* 2008, 93, 153504. [CrossRef]
14. Hayat, M.M.; Ramirez, D.A.; Rees, G.J.; Itzler, M.A. Modeling negative feedback in single-photon avalanche diodes. In Proceedings of the SPIE, Orlando, FL, USA, 25–29 April 2010; Volume 7681, p. 76810W-1.
15. Zappalà, G.; Acerbi, F.; Ferri, A.; Gola, A.; Paternoster, G.; Regazzoni, V.; Zorzib, N.; Piemonteb, C. Study of the photo-detection efficiency of FBK High-Density silicon photomultipliers. *J. Instrum.* 2016, 11, P11010. [CrossRef]
16. Mori, M.; Sakata, Y.; Usuda, M.; Yamahira, S.; Kasuga, S.; Hirose, Y.; Kato, Y.; Tanaka, T. A 1280x720 single-photon-detecting image sensor with 100dB dynamic range using a sensitivity-boosting technique. In Proceedings of the IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, 21 January–4 February 2016; pp. 120–121.
17. Hirose, Y.; Koyama, S.; Okino, T.; Inoue, A.; Saito, S.; Nose, Y.; Ishii, M.; Yamahira, S.; Kasuga, S.; Mori, M.; et al. A 400x400-Pixel 6µm-Pitch Vertical Avalanche Photodiodes (VAPD) CMOS Image Sensor Based on 150ps-fast Capacitive Relaxation Quenching (RQ) in Geiger Mode for Synthesis of Arbitrary Gain Images. In Proceedings of the IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, 17–21 February 2019; pp. 104–105.
18. Sze, S.M.; Gibbons, G. Avalanche breakdown voltages of abrupt and linearly graded *p-n* junctions in Ge, Si, GaAs, and GaP. *Appl. Phys. Lett.* 1966, 8, 111–113. [CrossRef]
19. Muller, R.S.; Kamins, T.I. *Device Electronics for Integrated Circuits*, 3rd ed.; Wiley: Hoboken, NJ, USA, 2003; p. 33.
20. Chynoweth, A.G. Ionization Rates for Electrons and Holes in Silicon. *Phys. Rev.* 1958, 109, 1537–1540. [CrossRef]
21. Overstraeten, R.V.; Man, H.D. Measurement of the Ionization Rates in Diffused Silicon *p-n* Junctions. *Solid-State Electron.* 1970, 13, 583–608. [CrossRef]
22. Gnani, E.; Reggiani, S.; Rudan, M.; Baccarani, G. Extraction method for the impact-ionization multiplication factor in silicon at large operating temperatures. In Proceedings of the IEEE European Solid-State Device Research Conference, Bordeaux, France, 1–14 September 2020; pp. 227–230.
23. Haitz, R.H. Model for the Electrical Behavior of a Microplasma. *J. Appl. Phys.* 1964, 35, 1370–1376. [CrossRef]
24. Cova, S.; Ghioni, M.; Lacaita, A.; Samori, C.; Zappa, F. Avalanche photodiodes and quenching circuits for single-photon detection. *Appl. Opt.* 1996, 35, 1956–1976. [CrossRef] [PubMed]
25. Oldham, W.; Samuelson, R.; Antognetti, P. Triggering Phenomena in Avalanche Diodes. *IEEE Trans. Electron Devices* 1972, ED-19, 1056–1060. [CrossRef]
26. Sze, S.M.; Ng, K.K. *Physics of Semiconductor Devices*, 3rd ed.; Wiley: Hoboken, NJ, USA, 2007; pp. 105–106.
27. Misawa, T. Negative Resistance in *p-n* Junctions under Avalanche Breakdown Conditions, Part II. *IEEE Trans. Electron Devices* 1966, ED-13, 143–151. [CrossRef]
28. Spinelli, A.; Lacaita, A.L. Physics and Numerical Simulation of Single Photon Avalanche Diodes. *IEEE Trans. Electron Devices* 1997, 44, 1931–1943. [CrossRef]

© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).