Instruction Sequence Expressions for the Secure Hash Algorithm SHA-256

J.A. Bergstra and C.A. Middelburg

Informatics Institute, Faculty of Science, University of Amsterdam,
Science Park 904, 1098 XH Amsterdam, the Netherlands
J.A.Bergstra@uva.nl, C.A.Middelburg@uva.nl

Abstract. The secure hash function SHA-256 is a function on bit strings. This means that its restriction to the bit strings of any given length can be computed by a finite instruction sequence that contains only instructions to set and get the content of Boolean registers, forward jump instructions, and a termination instruction. We describe such instruction sequences for the restrictions to bit strings of the different possible lengths by means of uniform terms from an algebraic theory.

Keywords: SHA-256, secure hash algorithm, secure hash function, single-pass instruction sequence.

1998 ACM Computing Classification: E.3, F.1.1.

1 Introduction

SHA-256 is one of the hash functions defined in the Secure Hash Standard of the U.S. National Institute of Standards and Technology [20]. To phrase it more precisely, the standard describes an algorithm that computes the hash function SHA-256 by means of pseudo-code. In this paper, unlike the standard, an algorithm that computes a function is distinguished from the computed function. SHA-256 is called a secure hash function because it is a hash function for which it is expected to be computationally infeasible to find an input with a given hash value and to find two different inputs with the same hash value. SHA-256 is implemented in some widely used security applications and protocols, including Bitcoin [15], S/MIME [17], TLS [8], SSH [19], and IPsec [11].

To our knowledge, the starting point of studies of the security of SHA-256 keeps being the above-mentioned pseudo-code description of an algorithm that computes it (see e.g. [10,12,13,16,18]). SHA-256 restricted to the bit strings of a given length can be computed by a finite single-pass instruction sequence that contains only instructions to set and get the content of Boolean registers, forward jump instructions, and a termination instruction (see [6]). In this paper, we describe such instruction sequences for the restrictions to bit strings of the different possible lengths by means of uniform terms from an algebraic theory of single-pass instruction sequences. Thus, we provide a mathematically precise alternative to the pseudo-code description from the standard.
In computer science, the meaning of programs usually plays a prominent part in the explanation of many issues concerning programs. Moreover, what is taken for the meaning of programs is mathematical by nature. Yet, it is customary that practitioners do not fall back on the mathematical meaning of programs in case explanation of issues concerning programs is needed. They phrase their explanations from an empirical perspective. An attempt to approach the semantics of programming languages from the empirical perspective that a program is in essence an instruction sequence is made in [1]. The groundwork for the approach is an algebraic theory of single-pass instruction sequences, called program algebra, and an algebraic theory of mathematical objects that represent the behaviours produced by instruction sequences under execution, called basic thread algebra.

As a continuation of the work on the approach to programming language semantics followed in [1], (a) the notion of an instruction sequence was subjected to systematic and precise analysis using the groundwork laid earlier and (b) selected issues relating to well-known subjects from the theory of computation and the area of computer architecture were rigorously investigated thinking in terms of instruction sequences. This led among other things to expressiveness results about the instruction sequences considered, variations of the instruction sequences considered, an analysis of the autosolvability requirement implicit in Turing’s result regarding the undecidability of the halting problem, and an analysis of the effects of the presence of indirect jump instructions in the instruction set of a computer on points such as instruction sequence size and instruction sequence performance (see e.g. [2,3,5,7]).

The general aim of the above-mentioned continuation of the work on the approach to programming language semantics followed in [1] is to bring instruction sequences as a theme in computer science better into the picture. This is the general aim of the work presented in the current paper as well. Different from usual in the work referred to above, the accent is this time on a practical problem, viz. devising instruction sequences that compute the restrictions of SHA-256 to the bit strings of the different possible lengths. As in the work referred to above, this work is carried out in the setting of program algebra.

This paper is organized as follows. First, we survey program algebra and the particular fragment and instantiation of it that is used in this paper (Section 2). Next, we describe how we deal with 32-bit words by means of Boolean registers (Section 3) and how we compute the basic and derived operations on 32-bit words that are used in the standard to define SHA-256 (Section 4). Then, we give the description of instruction sequences that define SHA-256 (Section 5). Finally, we make some concluding remarks (Section 6).

2 Program Algebra

In this section, we present a brief outline of PGA (ProGram Algebra) and the particular fragment and instantiation of it that is used in the remainder of this paper. A mathematically precise treatment can be found in [6].
The starting-point of PGA is the simple and appealing perception of a sequential program as a single-pass instruction sequence, i.e. a finite or infinite sequence of instructions of which each instruction is executed at most once and can be dropped after it has been executed or jumped over.

It is assumed that a fixed but arbitrary set $\mathfrak{A}$ of basic instructions has been given. The intuition is that the execution of a basic instruction may modify a state and produces a reply at its completion. The possible replies are 0 and 1. The actual reply is generally state-dependent. Therefore, successive executions of the same basic instruction may produce different replies. The set $\mathfrak{A}$ is the basis for the set of instructions that may occur in the instruction sequences considered in PGA. The elements of the latter set are called primitive instructions. There are five kinds of primitive instructions, which are listed below:

- for each $a \in \mathfrak{A}$, a plain basic instruction $a$;
- for each $a \in \mathfrak{A}$, a positive test instruction $+a$;
- for each $a \in \mathfrak{A}$, a negative test instruction $-a$;
- for each $l \in \mathbb{N}$, a forward jump instruction $\#l$;
- a termination instruction $!$.

We write $\mathfrak{I}$ for the set of all primitive instructions.

On execution of an instruction sequence, these primitive instructions have the following effects:

- the effect of a positive test instruction $+a$ is that basic instruction $a$ is executed and execution proceeds with the next primitive instruction if 1 is produced and otherwise the next primitive instruction is skipped and execution proceeds with the primitive instruction following the skipped one — if there is no primitive instruction to proceed with, inaction occurs;
- the effect of a negative test instruction $-a$ is the same as the effect of $+a$, but with the role of the value produced reversed;
- the effect of a plain basic instruction $a$ is the same as the effect of $+a$, but execution always proceeds as if 1 is produced;
- the effect of a forward jump instruction $\#l$ is that execution proceeds with the $l$th next primitive instruction of the instruction sequence concerned — if $l$ equals 0 or there is no primitive instruction to proceed with, inaction occurs;
- the effect of the termination instruction $!$ is that execution terminates.

To build terms, PGA has a constant for each primitive instruction and two operators. These operators are: the binary concatenation operator $;$ and the unary repetition operator $\omega$. We use the notation $\gamma_{i=0}^n P_i$, where $P_0, \ldots, P_n$ are PGA terms, for the PGA term $P_0; \ldots; P_n$.

The instruction sequences that concern us in the remainder of this paper are the finite ones, i.e. the ones that can be denoted by closed PGA terms in which the repetition operator does not occur. Moreover, the basic instructions that concern us are instructions to set and get the content of Boolean registers.
More precisely, we take the set
\[
\{ \text{in}:i.\text{get} \mid i \in \mathbb{N}^+ \} \cup \{ \text{out}:i.\text{set}:b \mid i \in \mathbb{N}^+ \land b \in \{0,1\} \}
\cup \{ \text{aux}:i.\text{get} \mid i \in \mathbb{N}^+ \} \cup \{ \text{aux}:i.\text{set}:b \mid i \in \mathbb{N}^+ \land b \in \{0,1\} \}
\]
as the set \( \mathfrak{A} \) of basic instructions.

Each basic instruction consists of two parts separated by a dot. The part on the left-hand side of the dot plays the role of the name of a Boolean register and the part on the right-hand side of the dot plays the role of a command to be carried out on the named Boolean register. For each \( i \in \mathbb{N}^+ \):
- \( \text{in}:i \) serves as the name of the Boolean register that is used as \( i \)th input register in instruction sequences;
- \( \text{out}:i \) serves as the name of the Boolean register that is used as \( i \)th output register in instruction sequences;
- \( \text{aux}:i \) serves as the name of the Boolean register that is used as \( i \)th auxiliary register in instruction sequences.

On execution of a basic instruction, the commands have the following effects:
- the effect of \( \text{get} \) is that nothing changes and the reply is the content of the named Boolean register;
- the effect of \( \text{set}:0 \) is that the content of the named Boolean register becomes 0 and the reply is 0;
- the effect of \( \text{set}:1 \) is that the content of the named Boolean register becomes 1 and the reply is 1.

Let \( n, m \in \mathbb{N} \), let \( f : \{0,1\}^n \to \{0,1\}^m \), and let \( X \) be a finite instruction sequence that can be denoted by a closed PGA term in the case that \( \mathfrak{A} \) is taken as specified above. Then \( X \) computes \( f \) if there exists a \( k \in \mathbb{N} \) such that for all \( b_1, \ldots, b_n \in \{0,1\} \): if \( X \) is executed in an environment with \( n \) input registers, \( m \) output registers, and \( k \) auxiliary registers, the content of the input registers with names \( \text{in}:1, \ldots, \text{in}:n \) are \( b_1, \ldots, b_n \) when execution starts, and the content of the output registers with names \( \text{out}:1, \ldots, \text{out}:m \) are \( b'_1, \ldots, b'_m \) when execution terminates, then \( f(b_1, \ldots, b_n) = b'_1, \ldots, b'_m \).

### 3 Dealing with 32-Bit Words

This section is concerned with dealing with bit strings of length 32 by means of Boolean registers. It contains definitions which facilitate the description of instruction sequences that define SHA-256 in Section 5. In the sequel, bit strings of length 32 will mostly be called 32-bit words or shortly words.

Let \( \kappa \in \{ \text{in}, \text{out}, \text{aux} \} \), let \( i \in \mathbb{N}^+ \), and let \( \kappa:i \) be the name of a Boolean register. Then \( \kappa \) and \( i \) are called the kind and number of the Boolean register. Successive Boolean registers are Boolean registers of the same kind with successive numbers. Words are stored by means of Boolean registers such that the successive bits of a stored word are the content of successive Boolean registers and the first bit of the word is the content of a Boolean register whose number is in the set \( \{ n \in \mathbb{N} \mid n \mod 32 = 1 \} \).
The words that form a part of the message to which SHA-256 is to be applied are stored in advance of the computation in input registers, starting with the input register with number 1, the words that form a part of the message digest that results from applying SHA-256 are stored during the computation in output registers, starting with the output register with number 1, and the words that form a part of intermediate results that arise during the computation, such as message schedules, hash values, and working values, are stored in auxiliary registers.

It is convenient to have available the names used in the standard for the words of the message blocks, the message schedule, the hash value, the working values, and the temporary values in the current setting for the Boolean registers that contain the least significant bit of these words. It is also convenient to have available the names $D_0, \ldots, D_7$ for the Boolean registers that contain the least significant bit of the words of the message digest, the names $t_1, \ldots, t_6, t'_1, \ldots, t'_4$ for the Boolean registers that contain the least significant bit of the words of additional intermediate values that are temporarily stored, and the name $cb$ for the Boolean register that contains the carry bit that is repeatedly stored when computing the addition operation. Therefore, we define:

$$M^{(i)}_j \triangleq \text{in}:k \quad \text{where} \quad k = 512 \cdot (i - 1) + 32 \cdot j + 1 \quad (1 \leq i \leq 2^{35}, 0 \leq j \leq 15),$$
$$W_j \triangleq \text{aux}:k \quad \text{where} \quad k = 32 \cdot j + 1 \quad (0 \leq j \leq 63),$$
$$H_j \triangleq \text{aux}:k \quad \text{where} \quad k = 32 \cdot j + 2049 \quad (0 \leq j \leq 7),$$
$$a \triangleq \text{aux}:2305, \ b \triangleq \text{aux}:2337, \ c \triangleq \text{aux}:2369, \ d \triangleq \text{aux}:2401, \ e \triangleq \text{aux}:2433,$$
$$f \triangleq \text{aux}:2465, \ g \triangleq \text{aux}:2497, \ h \triangleq \text{aux}:2529, \ T_1 \triangleq \text{aux}:2561, \ T_2 \triangleq \text{aux}:2593,$$
$$t_1 \triangleq \text{aux}:2625, \ t_2 \triangleq \text{aux}:2657, \ t_3 \triangleq \text{aux}:2689, \ t_4 \triangleq \text{aux}:2721, \ t_5 \triangleq \text{aux}:2753,$$
$$t_6 \triangleq \text{aux}:2785, \ t'_1 \triangleq \text{aux}:2817, \ t'_2 \triangleq \text{aux}:2849, \ t'_3 \triangleq \text{aux}:2881, \ t'_4 \triangleq \text{aux}:2913,$$
$$cb \triangleq \text{aux}:2945,$$
$$D_j \triangleq \text{out}:k \quad \text{where} \quad k = 32 \cdot j + 1 \quad (0 \leq j \leq 7).$$

It is also convenient to have available the names used in the standard for the words of the initial hash value:

$$H^{(0)}_0 \triangleq 01101010000100111100110011001111,$$
$$H^{(0)}_1 \triangleq 1011101110011111011010100001011,$$
$$H^{(0)}_2 \triangleq 00111100011011111110110111101011,$$
$$H^{(0)}_3 \triangleq 101001010100111111010100111101101,$$
$$H^{(0)}_4 \triangleq 010100011001111001101100111111,$$
$$H^{(0)}_5 \triangleq 10011011000101011010011001100110,$$
$$H^{(0)}_6 \triangleq 001111111000011101101101001111,$$
$$H^{(0)}_7 \triangleq 0101101111100001100110100110011001.$$
and the names used in the standard for the “SHA-256 constants”:

\[
K_0 \triangleq 01000010100010100010111110011000,
\]

\[
K_1 \triangleq 01110001001101101110100010010001,
\]

\[
\vdots
\]

\[
K_{63} \triangleq 11000110011100010111001110010.
\]

4 Computing Operations on 32-Bit Words

This section is concerned with computing operations on bit strings of length 32. It contains definitions which facilitate the description of instruction sequences that define SHA-256 in Section 5.

The basic operations on bit strings that are relevant to SHA-256 are bitwise negation, bitwise conjunction, bitwise exclusive disjunction, shift right n positions, rotate right n positions (0 < n < 32), and addition. For these operations, we define parameterized instruction sequences computing them in case the parameters are properly instantiated (see below):

\[
NOT(s;k, d;l) \triangleq
\]

\[
\begin{align*}
P_{i=0}^{31}(d;l+i.set:0 ; -s;k+i.get ; d;l+i.set:1),
\end{align*}
\]

\[
AND(s_1;k_1, s_2;k_2, d;l) \triangleq
\]

\[
\begin{align*}
P_{i=0}^{31}(d;l+i.set:0 ; -s_1;k_1+i.get ; #4 ; -s_2;k_2+i.get ; #2 ; d;l+i.set:1),
\end{align*}
\]

\[
XOR(s_1;k_1, s_2;k_2, d;l) \triangleq
\]

\[
\begin{align*}
P_{i=0}^{31}(d;l+i.set:0 ; -s_1;k_1+i.get ; #4 ; -s_2;k_2+i.get ; #5 ; #3 ; +s_2;k_2+i.get ; #2 ; d;l+i.set:1),
\end{align*}
\]

\[
SHR^n(s;k, d;l) \triangleq
\]

\[
\begin{align*}
P_{i=0}^{31-n}(d;l+i.set:0 ; +s;k+i+n.get ; d;l+i.set:1); \\
P_{i=0}^{n-1}(d;l+i+32-n.set:0),
\end{align*}
\]

\[
ROTR^n(s;k, d;l) \triangleq
\]

\[
\begin{align*}
P_{i=0}^{31-n}(d;l+i.set:0 ; +s;k+i+n.get ; d;l+i.set:1); \\
P_{i=0}^{n-1}(d;l+i+32-n.set:0 ; +s;k+i.get ; d;l+i+32-n.set:1),
\end{align*}
\]

\[
ADD(s_1;k_1, s_2;k_2, d;l) \triangleq
\]

\[
\begin{align*}
cb.set:0; \\
P_{i=0}^{31}(d;l+i.set:0 ; -s_1;k_1+i.get ; #7 ; -s_2;k_2+i.get ; #10 ; -cb.get ; #10 ; d;l+i.set:1 ; #8 ; -s_2;k_2+i.get ; #8 ; -cb.get ; #8 ; #3 ; -cb.get ; #5 ; cb.set:1 ; #5 ; -cb.get ; #2 ; d;l+i.set:1 ; cb.set:0),
\end{align*}
\]

\[\text{All 64 definitions have been put into an appendix.}\]
where $s, s_1, s_2$ range over $\{\text{in, aux}\}$, $d$ ranges over $\{\text{aux, out}\}$, and $k, k_1, k_2, l$ range over $\{n \in \mathbb{N} \mid n \mod 32 = 1\}$. For each of these parameterized instruction sequences, all but the last parameter correspond to the operands of the operation concerned and the last parameter corresponds to the result of the operation concerned.

The intended operations are computed provided that the instantiation of the last parameter differs from the instantiation of each of the other parameters. We could have prevented this condition at the cost of longer instruction sequences. In this paper, the condition will always be satisfied.

In the standard, for SHA-256, six derived operations on bit strings are defined in terms of the above-mentioned basic operations. For these operations, we define parameterized instruction sequences computing them:

$$
\begin{align*}
    CH(s_1; k_1, s_2; k_2, s_3; k_3, d; l) & \triangleq \\
    NOT(s_1; k_1, t_1') & ; AND(s_1; k_1, s_2; k_2, t_2') & ; AND(t_1', s_3; k_3, t_3') & ; \\
    XOR(t_2', t_3', d; l) & , \\
    MAJ(s_1; k_1, s_2; k_2, s_3; k_3, d; l) & \triangleq \\
    AND(s_1; k_1, s_2; k_2, t_1') & ; AND(s_1; k_1, s_3; k_3, t_2') & ; AND(s_2; k_2, s_3; k_3, t_3') & ; \\
    XOR(t_1', t_2', t_3') & ; XOR(t_3', t_4', d; l) & , \\
    \Sigma_0(s; k; d; l) & \triangleq \\
    ROTR_2^2(s; k, t_1') & ; ROTR_2^{13}(s; k, t_2') & ; ROTR_2^{22}(s; k, t_3') & ; \\
    XOR(t_1', t_2', t_3') & ; XOR(t_3', t_4', d; l) & , \\
    \Sigma_1(s; k; d; l) & \triangleq \\
    ROTR_6^6(s; k, t_1') & ; ROTR_6^{11}(s; k, t_2') & ; ROTR_6^{25}(s; k, t_3') & ; \\
    XOR(t_1', t_2', t_3') & ; XOR(t_3', t_4', d; l) & , \\
    \sigma_0(s; k; d; l) & \triangleq \\
    ROTR_7^7(s; k, t_1') & ; ROTR_7^{18}(s; k, t_2') & ; SHR_3^3(s; k, t_3') & ; \\
    XOR(t_1', t_2', t_3') & ; XOR(t_3', t_4', d; l) & , \\
    \sigma_1(s; k; d; l) & \triangleq \\
    ROTR_8^{17}(s; k, t_1') & ; ROTR_8^{19}(s; k, t_2') & ; SHR_3^{10}(s; k, t_3') & ; \\
    XOR(t_1', t_2', t_3') & ; XOR(t_3', t_4', d; l) & ,
\end{align*}
$$

where $s, s_1, s_2, s_3$ range over $\{\text{in, aux}\}$, $d$ ranges over $\{\text{aux, out}\}$, $k, k_1, k_2, k_3, l$ range over $\{n \in \mathbb{N} \mid n \mod 32 = 1\}$.

We also define a parameterized instruction sequence by which the successive bits in a constant 32-bit word become the content of 32 successive Boolean registers and a parameterized instruction sequence by which the successive bits

---

3 In the standard, basic operations and derived operations are called operations and functions, respectively.
in a 32-bit word that are the content of 32 successive Boolean registers become the content of 32 other successive Boolean registers:

\[
\text{SET}(b_0 \ldots b_{31}, d;l) \triangleq \bigoplus_{i=0}^{31} (d;l+i.\text{set};b_i) ,
\]

\[
\text{MOV}(s;k, d;l) \triangleq \bigoplus_{i=0}^{31} (d;l+i.\text{set};0 ; +s;k+i.\text{get}; d;l+i.\text{set};1) ,
\]

where \(b_0, \ldots, b_{31}\) range over \(\{0, 1\}\), \(s\) ranges over \(\{\text{in, aux}\}\), \(d\) ranges over \(\{\text{aux, out}\}\), and \(k, l\) range over \(\{n \in \mathbb{N} \mid n \mod 32 = 1\}\).

Moreover, we use the abbreviation \(\text{CONC FOR} i = l \text{ TO } l': \{P_i\}\) for \(P_l; \ldots; P_{l'}\),

where \(l, l' \in \mathbb{N}\) are such that \(l < l'\), and \(P_1, \ldots, P_{l'}\) are instruction sequences. We write \(\text{CONC FOR}\) instead of \(\text{FOR}\) to emphasize that we have to do here with an abbreviation for the concatenation of two or more instruction sequences.

The calculation of the lengths of the parameterized instruction sequences defined above is a matter of simple additions and multiplications. The lengths of the instruction sequences corresponding to the basic operations on bit strings relevant to SHA-256 are as follows:

\[
\text{len}(\text{NOT}(s;k, d;l)) = 96 ,
\]

\[
\text{len}(\text{AND}(s_1;k_1, s_2;k_2, d;l)) = 192 ,
\]

\[
\text{len}(\text{XOR}(s_1;k_1, s_2;k_2, d;l)) = 288 ,
\]

\[
\text{len}(\text{SHR}^n(s;k, d;l)) = 96 - 2 \cdot n ,
\]

\[
\text{len}(\text{ROTR}^n(s;k, d;l)) = 96 ,
\]

\[
\text{len}(\text{ADD}(s_1;k_1, s_2;k_2, d;l)) = 705 ;
\]

the lengths of the instruction sequences corresponding to the derived operations on bit strings defined in the standard are as follows:

\[
\text{len}(\text{CH}(s_1;k_1, s_2;k_2, s_3;k_3, d;l)) = 768 ,
\]

\[
\text{len}(\text{MAJ}(s_1;k_1, s_2;k_2, s_3;k_3, d;l)) = 1152 ,
\]

\[
\text{len}(\Sigma_0(s;k, d;l)) = 864 ,
\]

\[
\text{len}(\Sigma_1(s;k, d;l)) = 864 ,
\]

\[
\text{len}(\sigma_0(s;k, d;l)) = 858 ,
\]

\[
\text{len}(\sigma_1(s;k, d;l)) = 844 ;
\]

and the lengths of the \(\text{SET}\) and \(\text{MOV}\) instruction sequences are as follows:

\[
\text{len}(\text{SET}(b_0 \ldots b_{31}, d;l)) = 32 ,
\]

\[
\text{len}(\text{MOV}(s;k, d;l)) = 96 .
\]
5 SHA-256 Hash Computation

In this section, we give the description of instruction sequences that define SHA-256 using the definitions given in Sections 3 and 4.

The padding of messages to a bit length that is a multiple of 512 is left out. It is assumed that messages are already padded. Thus, the bit length of a message is always a multiple of 512. Suppose that $N$ is the bit length of a message divided by 512. Because the maximum bit length of a message is $2^{64}$, we have that $1 \leq N \leq 2^{55}$.

We write $M_N$, where $1 \leq N \leq 2^{55}$, for $\{0, 1\}^{512 \cdot N}$, and we write $M$ for $\bigcup \{M_N \mid 1 \leq N \leq 2^{55}\}$. Moreover, we write $D$ for $\{0, 1\}^{256}$. SHA-256 is a function from $M$ to $D$. We write $SHA-256_N$ for the restriction of SHA-256 to $M_N$. Clearly, SHA-256 is the unique function from $M$ to $D$ such that, for each $N$ with $1 \leq N \leq 2^{55}$, for each $w \in M_N$, SHA-256$(w) = SHA-256_N(w)$.

In Table 1, an instruction sequence IS$SHA-256_N$ is uniformly described for all $N$ with $1 \leq N \leq 2^{55}$.

Claim. For each $N$ with $1 \leq N \leq 2^{55}$, the instruction sequence IS$SHA-256_N$ computes the function SHA-256$_N$.

Because SHA-256 is not formally defined in the standard, we cannot formally prove this claim. However, we follow the standard so precisely in the description of IS$SHA-256_N$ that the claim is unlikely to be wrong unless the pseudo code from the standard should not be interpreted as to be expected.

An easy calculation leads to the following result.

Fact. For each $N$ with $1 \leq N \leq 2^{55}$, the length of the instruction sequence IS$SHA-256_N$ is $780152 \cdot N + 1025$.

The calculation is a matter of simple additions and multiplications, using the lengths of the parameterized instruction sequences defined in Section 4:

$$
8 \cdot 32 + \\
N \cdot (16 \cdot 96 + \\
48 \cdot (844 + 858 + 3 \cdot 705) + \\
8 \cdot 96 + \\
64 \cdot (864 + 768 + 32 + 4 \cdot 705 + \\
864 + 1152 + 705 + \\
3 \cdot 96 + 705 + 3 \cdot 96 + 705) + \\
8 \cdot (96 + 705)) + \\
8 \cdot 96 + \\
1 \\
= \\
780152 \cdot N + 1025.
$$
Table 1. The instruction sequence ISHA-256

CONC FOR j = 0 TO 7 :
{  
  SET(H_j^{(0)}, H_i)  
};

CONC FOR i = 1 TO N :
{  
  CONC FOR j = 0 TO 15 :
  {  
    MOV(M_j^{(i)}, W_j)  
  };  
  CONC FOR j = 16 TO 63 :
  {  
    σ_1(W_{j-2}, t_1); σ_0(W_{j-15}, t_2);  
    ADD(t_1, W_{j-7}, t_3); ADD(t_2, W_{j-16}, t_4); ADD(t_3, t_4, W_j)  
  };  
  MOV(H_0, a); MOV(H_1, b); MOV(H_2, c); MOV(H_3, d);  
  MOV(H_4, e); MOV(H_5, f); MOV(H_6, g); MOV(H_7, h);  
  CONC FOR j = 0 TO 63 :
  {  
    Σ_1(e, t_1); CH(e, f, g, t_2); SET(K_j, t_3);  
    ADD(t_1, h, t_4); ADD(t_2, t_3, t_5); ADD(t_5, W_j, t_6); ADD(t_4, t_6, T_1);  
    Σ_0(a, t_1); MAJ(a, b, c, t_2); ADD(t_1, t_2, T_2);  
    MOV(g, h); MOV(f, g); MOV(e, f); ADD(d, T_1, e);  
    MOV(c, d); MOV(b, c); MOV(a, b); ADD(T_1, T_2, a)  
  };  
  MOV(H_0, t_1); ADD(a, t_1, H_0); MOV(H_1, t_1); ADD(b, t_1, H_1);  
  MOV(H_2, t_1); ADD(c, t_1, H_2); MOV(H_3, t_1); ADD(d, t_1, H_3);  
  MOV(H_4, t_1); ADD(e, t_1, H_4); MOV(H_5, t_1); ADD(f, t_1, H_5);  
  MOV(H_6, t_1); ADD(g, t_1, H_6); MOV(H_7, t_1); ADD(h, t_1, H_7)  
  };  
  CONC FOR j = 0 TO 7 :
  {  
    MOV(H_j, D_j)  
  };  
!  

10
The left-hand side of this equation is laid out in such a way that the structure of the description in Table 1 is clearly reflected.

Recall that the instruction sequence IS_{SHA-256, N} (1 \leq N \leq 2^{55}) contains only instructions to set and get the content of Boolean registers, forward jump instructions, and a termination instruction. It is shown in [6] that, in the case of instruction sequences of this kind, instruction sequence length is a computational complexity measure closely related to non-uniform time complexity. Notice that, if the message has the maximum bit length \((\pm 1.8 \cdot 10^{19})\), the length of the instruction sequence is \(\pm 2.8 \cdot 10^{22}\).

The maximum number of input registers needed is \(2^{64}\) and the number of output registers needed is 256. The number of auxiliary registers used is 2945. We expect that number of auxiliary registers used by instruction sequence is a computational complexity measure closely related to non-uniform space complexity. Notice that the number of auxiliary registers used here does not depend on the length of the message.

6 Concluding Remarks

We have described instruction sequences that compute the restrictions of the secure hash function SHA-256 to the bit strings of the different possible lengths by means of uniform terms from the algebraic theory of single-pass instruction sequences known as PGA. Thus, we have provided a mathematically precise alternative to the pseudo-code description of an algorithm that computes SHA-256 found in the standard.

In previous work that is carried out in the setting of PGA, the work always concerns rigorous investigation of theoretical issues thinking in terms of instruction sequences (see e.g. [4]). This may give the impression that PGA is only suitable for such work. The use of PGA in the work presented in this paper shows that it is more versatile. However, this work has also shown that scalability calls for extension of PGA to an instruction sequence calculus that includes among other things a variable binding generalized concatenation operator and a suitable definition mechanism.

It is shown in [6] that, in the case of instruction sequences of the kind that we have dealt with in this paper, instruction sequence length is a computational complexity measure closely related to non-uniform time complexity. An option for future work is investigating the possible role of this complexity measure in issues concerning the complexity of the different kinds of attack on secure hash functions like SHA-256.

Acknowledgements

We thank Bob Diertens from the University of Amsterdam for carefully reading an earlier version of this paper, pointing out annoying errors in it, and developing programs by which the description of IS_{SHA-256, N} given in this paper can be transformed into an instruction sequence that can be executed by means of the PGA toolset [9].
References

1. Bergstra, J.A., Loots, M.E.: Program algebra for sequential code. Journal of Logic and Algebraic Programming 51(2), 125–156 (2002)
2. Bergstra, J.A., Middelburg, C.A.: Indirect jumps improve instruction sequence performance. Scientific Annals of Computer Science 22(2), 253–265 (2012)
3. Bergstra, J.A., Middelburg, C.A.: Instruction sequence processing operators. Acta Informatica 49(3), 139–172 (2012)
4. Bergstra, J.A., Middelburg, C.A.: Instruction Sequences for Computer Science, Atlantis Studies in Computing, vol. 2. Atlantis Press, Amsterdam (2012)
5. Bergstra, J.A., Middelburg, C.A.: On the expressiveness of single-pass instruction sequences. Theory of Computing Systems 50(2), 313–328 (2012)
6. Bergstra, J.A., Middelburg, C.A.: Instruction sequence based non-uniform complexity classes. arXiv:1301.3297v2 [cs.CC] (January 2013)
7. Bergstra, J.A., Ponse, A.: An instruction sequence semigroup with involutive anti-automorphisms. Scientific Annals of Computer Science 19, 57–92 (2009)
8. Dierks, T., Rescorla, E.: The Transport Layer Security (TLS) Protocol Version 1.2. The Internet Society, IETF RFC 5246 (August 2008)
9. Diertens, B.: A toolset for PGA. Electronic Report PRG0302, Programming Research Group, University of Amsterdam (October 2003), available at http://www.science.uva.nl/research/prog/publications.html#prg-ereports
10. Gilbert, H., Handschuh, H.: Security analysis of SHA-256 and sisters. In: Matsui, M., Zuccherato, R. (eds.) SAC 2003. Lecture Notes in Computer Science, vol. 3006, pp. 175–193. Springer-Verlag (2004)
11. Kent, S., Seo, K.: Security Architecture for the Internet Protocol. The Internet Society, IETF RFC 4301 (December 2005)
12. Mendel, F., Nad, T., Schläffer, M.: Finding SHA-2 characteristics: Searching through a minefield of contradictions. In: Lee, D.H., Wang, X. (eds.) ASIACRYPT 2011. Lecture Notes in Computer Science, vol. 7073, pp. 288–307. Springer-Verlag (2011)
13. Mendel, F., Nad, T., Schläffer, M.: Improving local collisions: New attacks on reduced SHA-256. In: Johansson, T., Nguyen, P. (eds.) EUROCRYPT 2013. Lecture Notes in Computer Science, vol. 7881, pp. 262–278. Springer-Verlag (2013)
14. Mendel, F., Pramstaller, N., Rechberger, C., Rijmen, V.: Analysis of step-reduced SHA-256. In: Robshaw, M.J.B. (ed.) FSE 2006. Lecture Notes in Computer Science, vol. 4047, pp. 126–143. Springer-Verlag (2006)
15. Nakamoto, S.: Bitcoin: A peer-to-peer electronic cash system. http://bitcoin.org/bitcoin.pdf (2008)
16. Nikolić, I., Biryukov, A.: Collisions for step-reduced SHA-256. In: Nyberg, K. (ed.) FSE 2008. Lecture Notes in Computer Science, vol. 5086, pp. 1–15. Springer-Verlag (2008)
17. Ramsdell, B., Turner, S.: Secure/Multipurpose Internet Mail Extensions (S/MIME) Version 3.2 Message Specification. The Internet Society, IETF RFC 5751 (January 2010)
18. Sanadhiya, S.K., Sarkar, P.: New collision attacks against up to 24-step SHA-256. In: Chowdhury, D.R., Rijmen, V., Das, A. (eds.) INDOCRYPT 2008. Lecture Notes in Computer Science, vol. 5365, pp. 91–103. Springer-Verlag (2008)
19. Ylonen, T., Lonvick, C.: The Secure Shell (SSH) Transport Layer Protocol. The Internet Society, IETF RFC 4253 (January 2006)
20. Secure Hash Standard. National Institute of Standards and Technology, FIPS PUB 180-4 (March 2012)
A Definitions of the SHA-256 constants

\[
\begin{align*}
K_0 & \triangleq 0100001010001010001011110011000, \\
K_1 & \triangleq 0111000100111101100010010010001, \\
K_2 & \triangleq 101101111000001111110111001111, \\
K_3 & \triangleq 1110100011101001111011001001, \\
K_4 & \triangleq 0011100101010101100001001011011, \\
K_5 & \triangleq 0101100111100100010001111110001, \\
K_6 & \triangleq 1001001000111111110000010100100, \\
K_7 & \triangleq 10101011000111000100111011010101, \\
K_8 & \triangleq 1101100000000111101010010011000, \\
K_9 & \triangleq 00010010000111101011011100000001, \\
K_{10} & \triangleq 00100100000110001100001011111110, \\
K_{11} & \triangleq 01010101000011011110110001100011, \\
K_{12} & \triangleq 0111001010111110010111101110, \\
K_{13} & \triangleq 10000000110111101011100011111110, \\
K_{14} & \triangleq 10011011110111000000011010100111, \\
K_{15} & \triangleq 1100000110011111100010110110100, \\
K_{16} & \triangleq 11100010010111010110111001100001, \\
K_{17} & \triangleq 1110111110111001000111100000110, \\
K_{18} & \triangleq 00001111110000110111101111100110, \\
K_{19} & \triangleq 00100100000110010010011001101100, \\
K_{20} & \triangleq 00101101111010010010101001101111, \\
K_{21} & \triangleq 01001010011011000010101001010100, \\
K_{22} & \triangleq 01011100101100001010011001111100, \\
K_{23} & \triangleq 0111010111110011000100011011010, \\
K_{24} & \triangleq 10011000001111100101001010010010, \\
K_{25} & \triangleq 10101000001100011000110011010101, \\
K_{26} & \triangleq 1011000000000110100101111100100, \\
K_{27} & \triangleq 1011111010110010111111110000011, \\
K_{28} & \triangleq 11000011011100000001011111110001, \\
K_{29} & \triangleq 1101010110111100100010010001111, \\
K_{30} & \triangleq 00001011010010011001010010010001, \\
K_{31} & \triangleq 00010010000110010101010110011011, \\
K_{32} & \triangleq 00100111101100001010100001010001, \\
K_{33} & \triangleq 0010111000011011001000000010111100, \\
K_{34} & \triangleq 010011010011000110110111111111100, \\
\end{align*}
\]
\[ K_{35} \triangleq 01010011001110000001110100010011, \]
\[ K_{36} \triangleq 011001010000101001110011101010100, \]
\[ K_{37} \triangleq 0111011001101010000010101111111, \]
\[ K_{38} \triangleq 100000011110000101100100100101110, \]
\[ K_{39} \triangleq 10010010011100010110010000101, \]
\[ K_{40} \triangleq 101000101011111111110100010100001, \]
\[ K_{41} \triangleq 10101000000110100110011010010111, \]
\[ K_{42} \triangleq 1100001001001011100110001011111000, \]
\[ K_{43} \triangleq 11000111011100010100011000100100, \]
\[ K_{44} \triangleq 11010001100101110110100000011001, \]
\[ K_{45} \triangleq 11010110100110010000011000100100, \]
\[ K_{46} \triangleq 111010000001110011010110000101, \]
\[ K_{47} \triangleq 10010000001101010100000111100000, \]
\[ K_{48} \triangleq 1001100111000110000001000101110, \]
\[ K_{49} \triangleq 1001111000110111011011010000001100, \]
\[ K_{50} \triangleq 100011111101000111011101101100011100, \]
\[ K_{51} \triangleq 10101000101111000110010011001101, \]
\[ K_{52} \triangleq 10001111110111011011110000000111100, \]
\[ K_{53} \triangleq 1011101100011001001111010101101101010, \]
\[ K_{54} \triangleq 101010110001110011100000111111011101101, \]
\[ K_{55} \triangleq 1010111000101111111110111110110111, \]
\[ K_{56} \triangleq 101010011001111000000101110111011, \]
\[ K_{57} \triangleq 1011100010011011011000111011111111, \]
\[ K_{58} \triangleq 10000100110010001111000000101000, \]
\[ K_{59} \triangleq 100011001100100000010000111000001000, \]
\[ K_{60} \triangleq 1001000010111111111111111111111010, \]
\[ K_{61} \triangleq 1010010001010000001101100111010111, \]
\[ K_{62} \triangleq 1011111011110010100001111111111111, \]
\[ K_{63} \triangleq 110001100111000101111100011111111100110. \]