A light emitter based on practicable and mass-producible polycrystalline graphene patterned directly on silicon substrates from a solid-state carbon source

Kenta Nakagawa, Hidenori Takahashi, Yui Shimura and Hideyuki Maki

We developed a procedure for direct patterning of graphene with arbitrary position, size, and shape on silicon substrates from a solid-state carbon source without dry etching processing. Our light emitting graphene devices perform on a par with those based on high crystallinity graphene obtained via mechanical exfoliation or chemical vapor deposition.

Introduction

Nano-carbon materials such as carbon nanotubes and graphene are promising candidates for next-generation optoelectronic devices such as light emitters and detectors owing to their unique electronic and optical properties. Optical interconnects and silicon photonics are two key technologies for next-generation communication, and nano-carbon materials are regarded as one of the possible candidates for integrated optoelectronic devices because they can be easily integrated on silicon chips.

Graphene light emitters integrated on silicon chips are being developed as an alternative to conventional light sources based on compound semiconductors. The thermal radiation generated by transforming an electrical current into Joule heat in graphene was firstly observed by Freitag et al. The emission spectra from graphene are well modeled by the formula for a grey body (Planck’s law modified by the emissivity value). This suggests that graphene behaves like a grey body. Luxmoore et al. also investigated the thermal emission from chemical vapor deposition (CVD) grown graphene samples of large area. Their studies revealed that the light emission is determined by the distribution of the resistance owing to the spatial distribution of the charge density in the graphene. In addition, Kim et al. found that the thermal radiation efficiency of graphene was 1000 times enhanced by suspending the material. Moreover, encapsulating graphene with hexagonal boron nitride layers enhances the thermal radiation efficiency and the visible light emission by changing the local optical density of states. Recently, high-speed emitters, which can be modulated with less than 100 ps response time (10 GHz frequency), which is 10^7 faster than conventional incandescent lamps, have been developed. Miyoshi et al. revealed that such a fast modulation is possible thanks to the small heat capacity of graphene and its high heat dissipation towards the substrate due not only to classical thermal transport but also to remote quantum thermal transport via the surface polar phonons of the substrates. They have also demonstrated optical communications based on eye-pattern analysis at 1 Mbps and real-time waveform detection at 50 MHz. All these experimental and theoretical knowledge related to graphene light emitters are important steps forward to open new avenues for integrated optoelectronic devices.

A methodology for mass-production of graphene light emitters on silicon chips is highly sought after and extremely valuable for the industry. In general, graphene sheets are conventionally obtained by (i) mechanical exfoliation method or (ii) CVD. In the mechanical exfoliation method, graphene sheets are mechanically exfoliated from highly ordered pyrolytic graphite and transferred onto the substrates. Graphene obtained by this easy and low-cost method show high crystallinity but transfer position, size and shape, as well as the number of layers cannot be controlled. This is not compatible with practical applications and integration. In the CVD method, graphene sheets are synthesized by chemically reacting a hydrocarbon gas such as a CH4 gas and a metal catalyst substrate such as a Cu single-crystal at high temperature. Graphene sheets obtained by this method are scalable to large dimensions and uniform, but an additional processing step is required to transfer the graphene from the conductive metal catalyst substrates to silicon substrates. Since both methods require a transferring process, graphene growth methods that allow for direct formation on
silicon substrates have been sought after and several attempts have been reported.\textsuperscript{27–40}

In this study, we developed a procedure to grow graphene from a solid-state carbon source directly on silicon substrates. To reduce the complexity of the process, the number of steps, and the cost, we have also developed a direct patterning procedure that allows to produce graphene samples with arbitrary position, size, and shape: notably this procedure does not require any dry etching process. Our growth technique is viable for mass production, but the graphene obtained is polycrystalline. This is not a real issue, though, since we have demonstrated that our polycrystalline graphene operates in light emitting devices as well as high crystallinity graphene obtained by mechanical exfoliation method or CVD.

Results and discussions

Growing procedure of graphene directly on silicon substrates from solid-state carbon source

Fig. 1 illustrates schematically the steps of our procedure to grow graphene directly on silicon substrates from a solid-state carbon source. Single side polished Si wafers were used as substrates. SiO$_2$ with a thickness of 300 nm was deposited on the substrates by thermal oxidation. The organic nanoparticles remaining on the surface of the substrates were incinerated by O$_2$ plasma. Then, Ni (20 nm)/amorphous carbon (a-C) (5 nm)/Ni (5 nm) stacked films were deposited by vacuum vapor deposition (Fig. 1(a)). Ni and a-C were used as metal catalyst and solid carbon source, respectively. The a-C was deposited by the thermal evaporation of carbon fiber threads.

In this study, rapid thermal annealing (RTA) is utilized to synthesize graphene as an alternative to CVD. This allows for time saving thanks to the much shorter annealing times of RTA processes in comparison to CVD processes. The Ni/a-C/Ni coated substrates were loaded into an RTA furnace. The RTA tube was repeatedly purged with Ar gas for 3 times to substitute the atmosphere of the tube. Then the RTA tube was evacuated and maintained at 250 Pa. The substrates were then heated up from room temperature to 1100 $^\circ$C at a heating rate of +15 $^\circ$C s$^{-1}$, and annealed at 1100 $^\circ$C steadily for 2 min. A controlled descent back to room temperature was then performed at a cooling rate of 1 $^\circ$C s$^{-1}$ (Fig. 1(b)).

After the RTA process, the substrates were immersed in an acid solution FeCl$_3$ (aq.) for about 24 hours to etch the metal catalyst Ni (Fig. 1(c)). Then, the substrates were rinsed several times in deionized water and dried with N$_2$ gas.

Characterization of the graphene

An optical microscope image of the graphene is shown in Fig. 2(a). Large-scale graphene covers the whole area of the substrate and no obvious defects or wrinkles can be observed.

The quality of the graphene was assessed using Raman spectroscopy and mapping. Fig. 2(b) shows the Raman spectrum. The three most pronounced peaks in this spectrum are the D peak at 1346 cm$^{-1}$, the G peak at 1584 cm$^{-1}$ and the 2D peak at 2691 cm$^{-1}$. It is well-known that the intensity ratio of the 2D band to the G band ($I_{2D}/I_G$) becomes smaller as the number of graphene layers is increased.\textsuperscript{22,41,42} The $I_{2D}/I_G$ intensity ratio is about 0.757 indicating that there are just a few layers of graphene. The observation of the D peak, originated by the presence of defects in the crystal lattice,\textsuperscript{43} indicates that the graphene is polycrystalline. Fig. 2(c) shows the D, G, and 2D band Raman mapping images obtained from a 26 $\mu$m $\times$ 26 $\mu$m region. The intensities of each of the Raman bands in the region are almost the same, indicating that the polycrystalline graphene is almost homogeneous.

Contrary to some previous reports,\textsuperscript{32,35} the Ni etching process is required to remove all the traces of the metal catalyst Ni. Actually, we have found no evidence supporting the idea that the Ni fully evaporates during the RTA process above 800 $^\circ$C. This is also confirmed by scanning electron microscope (SEM), energy dispersive X-ray spectroscopy (EDX) and X-ray diffraction (XRD) results. SEM images of the graphene taken before and after the Ni etching process are shown in Fig. 3(a) and (c). Many round-shaped particles can be observed on the surface before the etching process. By elemental analysis with EDX, we found that these round-shaped particles contain a large amount of Ni.

Fig. 1 Summary of the growing procedure of graphene directly patterned on silicon substrates from solid-state carbon source. The procedure is divided into three main steps: vacuum vapor deposition (a), rapid thermal annealing (RTA) (b), and Ni etching (c). The resist patterns are designed by conventional lithography technique (a’) before the RTA process; graphene position, size, and shape are controllable.

Fig. 2 Optical microscope image (a), Raman spectrum (b) and the D, G, and 2D band Raman mapping images (c) of the graphene.
and Ne impurities. The particles were successfully removed by the Ni etching process as shown in Fig. 3(b) and (d). The XRD results, shown in Fig. 3(e), also support the significance of the Ni etching process as the XRD peak due to Ni (111) at 2θ = 44.6 deg completely disappears after the Ni etching process.

However, the nickel carbides Ni3C on the substrate, which are simultaneously produced as a byproduct, cannot be removed by the etching process, as the invariance pre and post treatment of the XRD peaks related to the Ni3C (110) and (202) at 2θ = 40.1 and 48.0 deg, respectively, demonstrates. Nevertheless, the percentage of Ni atoms after the etching process is lower than in previous report.12

Direct patterning procedure of graphene and the characterization

As said to reduce the process complexity, steps and cost for the integration on silicon chips, we also developed a direct patterning procedure that allows arbitrary positioning, dimensioning, and shaping of the graphene and that does not need dry etching. Fig. 1 summarizes this direct patterning procedure. The resist patterns were designed by conventional lithography before the RTA process, and graphene position, size, and shape are controllable. Ni (20 nm)/amorphous carbon (a-C) (10 nm)/Ni (5 nm) layers were deposited by vacuum vapor deposition one on top of the other, followed by a lift-off process aimed at the formation of the shapes designed during the lithography process (Fig. 1(a)). As we used AZ5214E positive photoresist to design patterns, the Ni/a-C/Ni films on the photoresist were removed by washing in the acetone solution. As a result, the patterned Ni/a-C/Ni films were remained on the substrate after the lift-off procedure. It is important to notice that just a very thin film of metal catalyst Ni (5 nm) has to be deposited on the silicon substrate to strengthen the adhesion of the metal catalyst Ni and the a-C film coming from the solid carbon source to the substrate. The Ni and a-C stacked films may be separated from the substrate in the subsequent lift-off process when the very thin metal catalyst Ni film is not coated. Subsequent processes mimic the procedure just discussed.

The optical microscope image of the directly patterned graphene is shown in Fig. 4(a). As shown in Fig. 4(a), graphene samples with various positions, sizes, and shapes were successfully grown. Since the position, size and shape of the graphene depend on the lithography, arbitrary shapes, such as spirals in Fig. 4(a), can be formed as well as simple square and rectangular shapes. In addition, we confirmed that the minimum line width was at least 5 um or less. The directly patterned graphene was characterized using Raman spectroscopy and mapping (Fig. 4(b) and (c)).

As shown in Fig. 4(b), the three most pronounced peaks are the D peak at 1348 cm\(^{-1}\), the G peak at 1588 cm\(^{-1}\) and the 2D peak at 2695 cm\(^{-1}\). The \(I_{2D}/I_G\) intensity ratio is about 0.953 indicating that the graphene is bi-layered. The existence of the D band indicates that the graphene is again polycrystalline. Fig. 4(c) shows the D, G, and 2D band Raman mapping images obtained from a 20 \(\mu m \times 20 \mu m\) square directly patterned graphene sample. The intensities of each of the Raman bands in the region are almost the same, indicating that the polycrystalline graphene is almost homogeneous as it happened for the sample shown in Fig. 2(c). We note that bright spots of D and G bands can be observed at the edge of the patterning graphene as shown in Fig. 4(c) (upper right and lower left edge of graphene). These bright spots in D and G bands might be caused by higher defects and higher thickness of graphene owing to sidewall and burr, and the disordered structure at the edge of the patterning graphene.44,45 In addition, SEM results (Fig. 4(d)) show that the round-shaped particles are not present in this case, and elements other than C, O, and Si were hardly observed during the EDX elemental analysis, as shown in

![Image](https://example.com/image1.png)

**Fig. 3** SEM (a and c), EDX (b and d) and XRD (e) results obtained before and after the Ni etching process. EDX analysis revealed that the proportion of the number of C, O, Si, and Ni atoms before (after) Ni etching process is (in percentages) 3.43 (1.93), 28.44 (28.22), 65.98 (69.81), and 1.28 (0.04), respectively.

![Image](https://example.com/image2.png)

**Fig. 4** Optical microscope image (a), Raman spectrum (b) and the D, G, and 2D band Raman mapping images (c) and SEM (d) and EDX (e) results of the direct patterning graphene. EDX analysis revealed that the proportion of the number of C, O, Si, and Ni atoms of the direct patterning graphene is (in percentages) 2.44, 28.69, 68.86, and 0.02, respectively.
Fig. 4(e). Thus, we found that the quality of the directly patterned graphene is nearly the same in the two cases. This graphene direct patterning procedure is advantageous in terms of reducing process complexity, steps, and cost because all the geometrical variables, position, size, and shape, are controllable by just performing the lithography process before the RTA process rather than doing a dry etch of the sample afterwards.

**Light emitting applications of the direct patterning graphene**

To test the viability of the directly patterned graphene for light emitting applications, Pd (145 nm)/Cr (5 nm) electrodes were deposited on the samples by vacuum vapor deposition as source and drain electrodes. The optical microscope image of the directly patterned graphene based light emitter is shown in Fig. 5(a). The size of the device graphene channels tested in this work was 5 μm length and 5 μm width.

The electrical and optical experiments were carried out at room temperature in a high-vacuum chamber. The DC bias voltage ($V_{ds}$) dependence of the current $I$ ($I$-$V_{ds}$ curve) was measured to evaluate the resistance characteristic (Fig. 5(b)). The $I$-$V_{ds}$ curve of the device exhibits almost Ohmic behavior in the probed $V_{ds}$ range and the resistivity at $V_{ds} = 9$ V is 8914 Ω. The difference from perfect Ohmic behavior is believed to be caused by the metallicity of the small amount of residual Ni$_3$C compounds on the substrate, which cannot be removed by the Ni etching process. The infrared emission was observed with an InGaAs CCD camera sensitive to wavelengths between 0.9 and 1.6 μm. Here, the emitted light was collected through the quartz optical window of the vacuum chamber and a microscope lens. A bright emission from the directly patterned graphene between the two electrodes is observed under DC bias voltage ($V_{ds} = 9$ V) in vacuum. As shown in Fig. 5(c), the emission is highly localized in the graphene region. Fig. 5(d) shows the spectra of the light emitted by the graphene device. The broad spectra in the near IR region can be modelized with Planck’s law, and the emission from the directly patterned graphene is considered blackbody radiation generated by Joule heating. The graphene temperatures, which are obtained by fitting Planck's law are estimated to be 748 K, 819 K and 920 K with $V_{ds} = 8$ V, 8.5 V and 9 V, respectively. These findings demonstrate that a light emitting device based on direct patterning graphene operates on a par with light emitting devices based on high crystallinity graphene obtained by mechanical exfoliation method or CVD.

**Conclusions**

In conclusion, we developed a growth procedure for graphene directly patterned on silicon substrates from a solid-state carbon source. In addition, we also developed a direct patterning procedure that allows us to achieve graphene samples with arbitrary position, size, and shape without the need to undergo dry etching steps. This enables a reduction of the process complexity, steps, and cost. Our procedure is divided into three main steps: lithography, rapid thermal annealing (RTA) and Ni etching. Noteworthily, during the lithography step, only a very thin film of metal catalyst Ni has to be deposited on top of the silicon substrate to strengthen the adhesion of the metal catalyst Ni and the solid carbon source a-C stacked films to the substrate. The Raman spectrum revealed that there are a few layers of polycrystalline graphene. The SEM, EDX, and XRD results revealed that the Ni etching process after the RTA process successfully removed the Ni-rich particles. Light emitting devices based on direct patterning graphene operate on a par with high crystallinity graphene based light emitting devices obtained by mechanical exfoliation method or CVD. Direct patterning graphene based light emitting devices integrated on silicon chips are expected to open new routes to the realization and commercialization of next-gen optical interconnects and silicon photonics. Moreover, applications are not limited to light emitting devices but can be extended to other optoelectronic devices such as photo-detectors and electronic devices such as transistors, sensors, and circuits.

**Conflicts of interest**

The authors declare no competing interests.

**Acknowledgements**

The authors thank Dr E. Watanabe and Dr D. Tsuya of National Institute for Materials Science (NIMS) and Ms. S. Sugimoto of Keio University for their technical supports and fruitful discussions. This work was partially supported by a project of Kanagawa Institute of Industrial Science and Technology (KISTEC), PRESTO (Grant number JPMJPR152B) from JST, KAKENHI (Grant number 16H04355, 23686055 and 18K19025) and Core-to-Core program from JSPS, Spintronics Research Network of Japan, and NIMS Nanofabrication Platform in Nanotechnology Platform Project by MEXT.

**Notes and references**

1. J. A. Misewich, R. Martel, Ph. Avouris, J. C. Tsang, S. Heinze and J. Tersoff, *Science*, 2003, **300**, 783.
