Exploring Parallelism to Improve the Performance of FrodoKEM in Hardware

Howe, J.; Martinoli, M.; Oswald, E.; Regazzoni, F.

DOI
10.1007/s13389-021-00258-7

Publication date
2021

Document Version
Final published version

Published in
Journal of Cryptographic Engineering

License
CC BY

Citation for published version (APA):
Howe, J., Martinoli, M., Oswald, E., & Regazzoni, F. (2021). Exploring Parallelism to Improve the Performance of FrodoKEM in Hardware. Journal of Cryptographic Engineering, 11(4), 317–327. https://doi.org/10.1007/s13389-021-00258-7
Exploring Parallelism to Improve the Performance of FrodoKEM in Hardware

James Howe1 · Marco Martinoli2 · Elisabeth Oswald3,4 · Francesco Regazzoni5,6

Received: 2 April 2020 / Accepted: 24 February 2021 / Published online: 20 March 2021
© The Author(s) 2021

Abstract
FrodoKEM is a lattice-based key encapsulation mechanism, currently a semi-finalist in NIST’s post-quantum standardisation effort. A condition for these candidates is to use NIST standards for sources of randomness (i.e. seed-expanding), and as such most candidates utilise SHAKE, an XOF defined in the SHA-3 standard. However, for many of the candidates, this module is a significant implementation bottleneck. Trivium is a lightweight, ISO standard stream cipher which performs well in hardware and has been used in previous hardware designs for lattice-based cryptography. This research proposes optimised designs for FrodoKEM, concentrating on high throughput by parallelising the matrix multiplication operations within the cryptographic scheme. This process is eased by the use of Trivium due to its higher throughput and lower area consumption. The parallelisations proposed also complement the addition of first-order masking to the decapsulation module. Overall, we significantly increase the throughput of FrodoKEM; for encapsulation we see a 16× speed-up, achieving 825 operations per second, and for decapsulation we see a 14× speed-up, achieving 763 operations per second, compared to the previous state of the art, whilst also maintaining a similar FPGA area footprint of less than 2000 slices.

Keywords Lattice-Based Cryptography · Hardware Security · FPGA · Post-Quantum Cryptography · FrodoKEM · Side-Channel Analysis

1 Introduction
The future development of a scalable quantum computer will allow us to solve, in polynomial time, several problems which are considered intractable for classical computers. Certain fields, such as biology and physics, would certainly benefit from this “quantum speed up”; however, this could be disastrous for security. The security of our current public-key infrastructure is based on the computational hardness of the integer factorisation problem (RSA) and the discrete logarithm problem (ECC). These problems, however, will be solved in polynomial time by a machine capable of executing Shor’s algorithm [29].

To promptly react to the threat, the scientific community started to study, propose, and implement public-key algorithms, to be deployed on classical computers, but based on problems computationally difficult to solve also using a quantum or classical computer. This effort is supported by governmental and standardisation agencies, which are pushing for new and quantum resistant algorithms. The most notable example of these activities is the open contest that NIST [20] is running for the selection of the next public-key standardised algorithms. The contest started at the end of 2017 and is expected to run for 5–7 years.

Approximately seventy algorithms were submitted to the standardisation process, with the large majority of them being...
based on the hardness of lattice problems. Lattice-based cryptographic algorithms are a class of algorithms which base their security on the hardness of problems such as finding the shortest non-zero vector in a lattice. The reason for such a large number of candidates is because lattice-based algorithms are extremely promising: they can be implemented efficiently and they are extremely versatile, allowing to efficiently implement cryptographic primitives such as digital signatures, key encapsulation, and identity-based encryption.

As in the past case for standardising AES and SHA-3, the parameters which will be used for selection include the security of the algorithm and its efficiency when implemented in hardware and software. NIST have also stated that algorithms which can be made robust against physical attacks in an effective and efficient way will be preferred [21]. Thus, it is important, during the scrutiny of the candidates, to explore the potential of implementing these algorithms on a variety of platforms and to assess the overhead of adding countermeasures.

To this end, this paper concentrates on FrodoKEM, a key encapsulation mechanism submitted to NIST as a potential post-quantum standard. FrodoKEM is a conservative candidate due to its hardness being based on standard lattices, as opposed to Ring/Module-LWE, thus having limited practical evaluations. Thus, we explore the possibility to efficiently implement it in hardware and estimate the overhead of protection against power analysis attacks using first-order masking. To maximise the throughput, we rely on a parallelised implementations of the matrix multiplication. Although we do not utilise specialised techniques for parallelising the matrix multiplication, there exists a lot of prior art in this area of research [14,24]. We also aim to have a relatively low FPGA area consumption. To be parallelised, however, the matrix multiplication requires the use of a smaller and more performant pseudo-random number generator. We propose to achieve the performance required for the randomness generation by using Trivium, an international standard under ISO/IEC 29192-3 [13] and selected as part of the eSTREAM project, specifically selected for its hardware performance.¹ We utilise this instead of AES or SHAKE, as per the FrodoKEM specifications. We do this as a design exploration study and not (per se) as a recommendation; other alternative ciphers or hash functions with similar security arguments and performance profiles in hardware could equally be applied.

The rest of the paper is organised as follows. Section 2 discusses the background and the related works. Section 3 introduces the proposed hardware architectures and the main design decisions. Section 4 reports the results obtained while synthesising our design on re-configurable hardware and compares our performance against the state of the art. We conclude the paper in Sect. 5.

¹ https://www.ecrypt.eu.org/stream/e2-trivium.html.

2 Background and related work

In this section, we provide some background on previous hardware implementations post-quantum cryptographic schemes, focusing on those which are candidates of NIST’s standardisation effort. We will also elaborate more on FrodoKEM and its implementations as well as recalling the principles of masking.

2.1 Previous post-quantum hardware implementations

In order to provide a reference point on the state of the art in hardware designs of post-quantum candidates, we provide a brief summary here. Table 1 shows the area and throughput performances of candidates, separated by their post-quantum hardness type. Firstly, it is quite clear that SIKE is the largest and slowest of the schemes, consuming quite a large portion of the (expensive) FPGA they benchmark on. Hash-based and code-based schemes on the other hand, whilst requiring similarly large FPGA resources, make up for this and provide a high throughput. Lattice-based schemes generally enjoy the best-of-both-worlds in terms of area consumption and performance, having a relatively small FPGA area consumption and a relatively high throughput. Not only is this seen in Table 1, but this is also true for other lattice-based schemes, pre NIST’s post-quantum competition. Within the lattice-based candidates, the ideal lattice schemes are, as expected, much more efficient in terms area throughput performance compared to standard lattices. This is essentially because of the complexity of their respective multiplications; in standard lattice schemes the matrix multiplications have \( O(n^2) \) complexity, whereas ideal and module schemes are able to use a NTT polynomial multiplier, reducing the complexity to \( O(n \log n) \).

2.2 Implementations of FrodoKEM

FrodoKEM [19] is a key encapsulation mechanism (KEM) based on the original standard lattice problem learning with errors (LWE) [25]. FrodoKEM is a family of IND-CCA secure KEMs, the structure of which is based on a key exchange variant FrodoCCS [7]. FrodoKEM comes with two parameter sets FrodoKEM-640 and FrodoKEM-976, a summary of which is shown in Table 2. FrodoKEM key generation is shown in Algorithm 1, encapsulation is shown in Algorithm 2, and decapsulation is shown in Algorithm 3. The most computationally heavy operations in FrodoKEM are in Line 7 of Algorithm 1, Line 7 of Algorithm 2, and Line 11 of Algorithm 3, that is the matrix multiplication of two matrices, sampled from the error sampler and PRNG, respectively. The LWE instance is then completed by adding an ‘error’ value (as in Eq. 1). Some smaller operations such
as message encoding is also required. The ciphertexts are the output of these calculations and are used to calculate a shared secret (ss) via SHAKE. The matrices generated heavily utilise the randomness sources, suggested by the authors via AES or SHAKE. The output of these algorithms has nice statistical properties, but the overhead required to achieve this is high.

Naehrig et al. [19] report the results of the implementation on a 64-bit ARM Cortex-A72 (with the best performance achieved by using OpenSSL AES implementation that benefits from the NEON engine) and an Intel Core i7-6700 (×64 implementation using AVX2 and AES-NI instructions). Employing modular arithmetic \(q \leq 2^{16}\) results in using efficient and easy to implement single-precision arithmetic. The sampling of the error term (16 bits per sample) is done by inversion sampling using a small look-up table which corresponds to the discrete cumulative density functions (CDT sampling).

There have been a number of software and hardware optimisations of FrodoKEM. Howe et al. [12] report both software and hardware designs for microcontroller and FPGA. The hardware design focuses on a plain implementation by using only one multiplier in order to fairly compare with previous work and the proposed software implementa-

---

**Table 1** A summary of the current state of the art of hardware designs of NIST post-quantum candidates, implemented on FPGA

| Code                              | Crypto. implementation | Device | LUT | FF | Slice | DSP | BRAM | MHz | Ops/s |
|-----------------------------------|------------------------|--------|-----|----|-------|-----|------|-----|-------|
| FrodoKEM                          | Niederreiter KeyGen [30]| Stratix-V | –   | –  | 39122 | –   | 827  | 230 | 75    |
| FrodoKEM                          | Niederreiter Encrypt [30]| Stratix-V | 6977 | 4276 | –     | 0   | 448  | 50000 |       |
| FrodoKEM                          | Niederreiter Decrypt [30]| Stratix-V | 48050 | 20815 | –     | 88  | 290  | 12500 |       |
| Isogeny                           | SIKE 3-cores (Total) [17]| Virtex-7 | 27713 | 38489 | 11277 | 288 | 61   | 205  | 27    |
| Lattice                           | NewHope KEX Server [18]| Artix-7 | 20826 | 9975 | 7153  | 8   | 14   | 13699 |       |
| Lattice                           | NewHope KEX Client [18]| Artix-7 | 18756 | 9412 | 6680  | 8   | 14   | 13272 |       |
| Lattice                           | NewHope KEX Server [22]| Artix-7 | 5142  | 4452 | 1708  | 2   | 4    | 731   |       |
| Lattice                           | NewHope KEX Client [22]| Artix-7 | 4498  | 4635 | 1483  | 2   | 4    | 653   |       |
| Lattice                           | FrodoKEM-640 KeyGen [12]| Artix-7 | 3771  | 1800 | 1035  | 1   | 6    | 51    |       |
| Lattice                           | FrodoKEM-640 Encaps [12]| Artix-7 | 6745  | 3528 | 1855  | 1   | 11   | 51    |       |
| Lattice                           | FrodoKEM-640 Decaps [12]| Artix-7 | 7220  | 3549 | 1992  | 1   | 16   | 49    |       |
| Hash                              | SPHINCS-256 (Total) [3]| Kintex-7 | 19067 | 7306 | 3  | 36   | 525  | 654   |
| OWF                               | Picnic-L1 Sign [15]    | Artix-7 | 76472 | 21061 | –   | –    | 53   | 125   | 3994  |
| OWF                               | Picnic-L1 Verify [15]  | Artix-7 | 68614 | 16821 | –   | –    | 34   | 125   | 4223  |

**Table 2** Implemented FrodoKEM parameter sets

| Security | n | q | \(\sigma\) | Ciphertext size |
|----------|---|---|-------|----------------|
| FrodoKEM-640 | 128-bit | 640 | 2^{15} | 2.8 | 9,720 Bytes |
| FrodoKEM-976 | 192-bit | 976 | 2^{16} | 2.3 | 15,744 Bytes |

**Algorithm 1** FrodoKEM key pair generation

1: \textbf{procedure} \textsc{KeyGen}(\(\mu\))
2: \text{Generate random seeds }\(s|\text{seed}_{\mathbb{A}}|\mathbb{Z} \leftarrow S(0, 1)^{128}\)
3: \text{Generate pseudo-random }\text{seed}_{\mathbb{A}} \leftarrow H(\mathbb{X})
4: \text{Generate }\mathbb{A} \leftarrow \mathbb{Z}^{2^{16}} \times \mathbb{A} \leftarrow \text{Frodo.Gen(seed}_{\mathbb{A})}
5: \text{Generate }\mathbb{S} \leftarrow \text{Frodo.SampleMatrix(seed}_{\mathbb{E}}, n, \mathbb{T}, 1)
6: \text{Generate }\mathbb{E} \leftarrow \text{Frodo.SampleMatrix(seed}_{\mathbb{E}}, n, \mathbb{T}, 2)
7: \text{Compute }\mathbb{B} \leftarrow \text{AS} + \mathbb{E}
8: \text{return public key }pk \leftarrow \text{seed}_{\mathbb{A}}||\mathbb{B} \text{ and secret key }ss = \{s|\text{seed}_{\mathbb{A}}||\mathbb{B}, \mathbb{S}\}
9: \text{end procedure}

**Algorithm 2** FrodoKEM encapsulation

1: \textbf{procedure} \textsc{Encaps}(pk = \text{seed}_{\mathbb{A}}||\mathbb{b})
2: \text{Choose a uniformly random key }\mu \leftarrow U([0, 1]^{len_{\mu}})
3: \text{Generate pseudo-random values }\text{seed}_{\mathbb{G}}(\mathbb{k}||\mathbb{d} \leftarrow G(pk||\mu))
4: \text{Generate }\mathbb{S} \leftarrow \text{Frodo.SampleMatrix(seed}_{\mathbb{E}}, m, \mathbb{T}, 4)
5: \text{Generate }\mathbb{E} \leftarrow \text{Frodo.SampleMatrix(seed}_{\mathbb{E}}, m, \mathbb{T}, 5)
6: \text{Generate }\mathbb{A} \leftarrow \mathbb{Z}^{q_0} \times \mathbb{A} \leftarrow \text{Frodo.Gen(seed}_{\mathbb{A})}
7: \text{Compute }\mathbb{B} \leftarrow \mathbb{S}A + \mathbb{E}
8: \text{Compute }\mathbb{c}_1 \leftarrow \text{Frodo.Pack(}\mathbb{B}\text{')}
9: \text{Generate }\mathbb{E} \leftarrow \text{Frodo.SampleMatrix(seed}_{\mathbb{E}}, m, \mathbb{n}, \mathbb{T}, 6)
10: \text{Compute }\mathbb{B} \leftarrow \text{Frodo.Unpack(}\mathbb{b}, \mathbb{n}\text{)}
11: \text{Compute }\mathbb{V} \leftarrow \mathbb{S}B + \mathbb{E}^\mathbb{c}_1
12: \text{Compute }\mathbb{C} \leftarrow \mathbb{V} \leftarrow \text{Frodo.Encode(}\mu\text{)}
13: \text{Compute }\mathbb{c}_2 \leftarrow \text{Frodo.Pack(}\mathbb{C}\text{')}
14: \text{Compute }ss \leftarrow (\mathbb{c}_1||\mathbb{c}_2)||\mathbb{d}\text{ and shared secret }ss
15: \text{return ciphertext }\mathbb{c}_1||\mathbb{c}_2||\mathbb{d}\text{ and shared secret }ss
16: \text{end procedure}
the matrix A; xoshiro128**, increasing the throughput by 5×. Round5 has also been shown to improve its performance using an alternative randomness source [27], instead using a candidate from NIST’s lightweight competition, which shows a performance improvement by 1.4×. SPHINCS+, using Haraka, has also been shown to have a 5× speed-up when considered instead of SHAKE [5]. These recent reports show there is room for further investigations (in hardware) for using SHAKE in post-quantum cryptographic schemes. Moreover, alternative random sources may be required for these NIST PQC schemes once they are integrated into the real world; e.g. in a Hardware Security Module (HSM) which require randomness from physical processes, i.e. a True Random Number Generator (TRNG). Despite these investigations into alternative randomness sources, utilising sources not specified in the scheme’s specifications may break compatibility, which would be the case for FrodoKEM which only considers AES and SHAKE.

2.4 Side-channel analysis

In their call for proposals, NIST specified that algorithms which can be protected against side-channel attacks in an effective and efficient way are to be preferred [21]. To provide a whole picture about the performance of a candidate, it is thus important to evaluate also the cost of implementing “standard” countermeasures against these attacks. In FrodoKEM specifications, cache and timing attacks can be mitigated using well-known guidelines for implementing the algorithm. For timing attacks, these include to avoiding use of data derived from the secret to access the addresses and in conditional branches. To counteract cache attacks, it is necessary to ensure that all the operations depending on secrets are executed in constant-time.

Power analysis attacks can be addressed using masking and hiding. Masking is one of the most widespread and better understood techniques to protect against passive side-channel attacks. In its most basic form, a mask is drawn uniformly from random and added to the secret. The resulting masked value, which is effectively a one-time-pad, and the mask are jointly called shares: if taken singularly they are statistically independent from the secret, and they must be combined to obtain the secret back.

Any operation that previously involved the secret has to be turned into an operation over its shares. As long as they are not combined, any leakage from them will be statistically independent of the secret too. In our context, we show how masking can easily be applied to FrodoKEM at a very low cost. We therefore argue the overhead that a masked implementation of FrodoKEM in hardware incurs is minimal, hence making it a strong candidate when side-channel analysis is a concern. In FrodoKEM the only operation using the secret matrix S is the computation of the matrix M as

| Algorithm 3 The FrodoKEM decapsulation |
|---------------------------------------|
| 1: procedure DECAPS(δA = (|seedA||b, S, c1||c2||d)) |
| 2: Compute B’ ← Frodo.Unpack(c1) |
| 3: Compute C ← Frodo.Unpack(c2) |
| 4: Compute M ← C − B’S |
| 5: Compute μ’ ← Frodo.Decode(M) |
| 6: Parse pk ← seedA||b |
| 7: Generate randomness seedA||k’||d’ ← G(pk)||μ’)| |
| 8: Generate S’ ← Frodo.SampleMatrix(seedA||k’, m, n, T, 4) |
| 9: Generate E’ ← Frodo.SampleMatrix(seedA||k’, m, n, T, 5) |
| 10: Generate A ∈ Zq×n via A ← Frodo.Gen(seedA) |
| 11: Compute B” ← S’A + E’ |
| 12: Generate E’’ ← Frodo.SampleMatrix(seedA||k’, m, n, T, 6) |
| 13: Compute V ← S’B + E’’ + Frodo.Encode(μ’)| |
| 14: if B”||C = B’||C and d = d’ then return ss ← F(c1||c2||k’||d) |
| 15: else return ss ← F(c1||c2||s8||d) |
| 16: end procedure |
C – B’S during decapsulation. When S is split in two (or more) shares S_i using addition modulo q, the above multiplication by B’ can be simply applied to all shares independently. Results are then subtracted by C one by one, so that computations never depend on both shares simultaneously. More precisely, in a two-share scenario the flow of computation would be that first B’S_1 is generated and subtracted from C to produce the first share of M as M_1 = C – B’S_1; then, the actual value of M is derived via M = M_1 − B’S_2. All intermediate steps operate on values where at least one element is unknown to the adversary and thus no classical DPA style attack can succeed.

Masking can only be successful if an implementation features a low enough signal-to-noise ratio. Otherwise, single trace attacks, i.e. attacks where secrets can be extracted by analysing each trace individually, will succeed. Masking in itself cannot overcome this threat. Either an implementation has sufficient parallelism to ensure that the signal-to-noise ratio is sufficiently low, or, hiding countermeasures need to be deployed. Hiding countermeasures in hardware can take advantage of “unused” circuitry, e.g. it is possible to ensure parts of the circuit are always active; in our implementation we try to achieve this anyway to ensure high throughput. Other hiding countermeasures often increase the noise for the adversary by reordering of operations or the addition of dummy operations. For example, in the context of matrix multiplications, one can, with minimal overhead, change the ordering of the processing of rows/columns and even the ordering of the computation of the partial products. Such measures typically imply a small amount of extra circuitry when implemented in hardware, but they do not result in a different architecture for the matrix multiplication across different other choices.

### 3 Hardware design

Our main design goal is to improve the throughput of the lattice-based key encapsulation scheme FrodoKEM [19] when implemented in hardware. As described in Sect. 2, FrodoKEM is one of the leading conservative candidates submitted to the NIST post-quantum standardisation effort [20], currently a semi-finalist in the process. Moreover, it has been shown to have appealing qualities which make it an ideal candidate for hardware implementations, such as having a power-of-two modulus and significantly easier parameter selection. However, a complete exploration of the possible hardware optimisations applicable to FrodoKEM has yet to be done. For instance, previous implementations do not consider parallelisations or other design alternatives capable of significantly improving the throughput.

As described in Sect. 2, FrodoKEM requires heavy use of randomness generation and/or seed expanding. In the algorithm specifications, it is suggested to use either SHAKE or AES. In particular, the most computationally intensive operations, such as a Line 11 of Algorithm 3, require 410 k or 953 k 16-bit pseudo-random values, depending on the parameter set used. In order for the generation of randomness not to be the bottleneck, it needs to achieve a very high throughput (ideally with relatively low area consumption) typically in the range of 16 bits per clock cycle. In a previous hardware design, proposed by Howe et al. [12], high throughput for the PRNG was achieved by pre-calculating randomness and storing it in BRAM. Random data newly calculated were then written into the memory, overwriting the random data previously stored. This is an efficient approach, however, a more efficient PRNG that would not require BRAM usage, potentially increasing the operating frequency of the design, and thus improve its throughput. Moreover, parallelisations were not possible for this design, as this would either require a faster SHAKE design, increasing the area consumption by 3–8× [6] or worse still having several SHAKE instances, incurring an even worse resource consumption overhead. The area consumption of SHAKE (or AES) was an issue with the previous hardware design. For example, cSHAKE used within FrodoKEM-640 Encaps occupies 42% of the overall hardware resources [12].

To improve the parallelism of our implementation, we further the discussions in Sect. 2.3. That is, we further the investigations that research alternative sources of randomness in post-quantum cryptographic schemes and translate this into hardware. As with other design explorations, this means we do not completely comply with the specifications (and test vectors) by not using a NIST standard. However, their security arguments that AES is an ‘ideal cipher’ for use as an seed expander still apply as we replace this with Trivium, as it has analogous security properties of being indistinguishable from random. Trivium does not provide the same level of classical security as AES or SHAKE; however, it is used to randomly generate a public element and suffices to eliminate the possibility of backdoors and all-for-the-price-of-one attacks [19]. Moreover, with NIST’s lightweight competition happening in parallel, it is likely that there will be future NIST standards that are more efficient than SHAKE. We may also see specific use cases where an alternative PRNG is preferred to SHAKE. Thus, considering alternative PRNGs as a design exploration is an important contribution to the standardisation process.

We explored several options for the randomness source used in the Frodo.Gen operation, that is, sampling the matrix A, and we decided to integrate an unrolled ×32 Trivium [10] implementation into our design. The use of alternative PRNG sources is discussed in the FrodoKEM specifications, specifically they state that “the distribution of matrix A from a truly uniform distribution to one generated from a public random seed in a pseudorandom fashion does not affect the security of
FrodoKEM or FrodoPKE, provided that the pseudorandom generator is modelled either as an ideal cipher (when using AES128) or a random oracle (when using SHAKE128)\textsuperscript{3}; thus, we use Trivium as our ‘ideal cipher’, which also maintains good statistical pseudo-randomness properties as well as the high throughput performances we need for our designs.

### 3.1 Hardware optimisations

In order to fully explore the potential of FrodoKEM in hardware, we propose several architectures characterised by different design goals (in terms of throughput). We use the proposed architecture to implement key generation, encapsulation, and decapsulation, on two sets of parameters proposed in the specifications: FrodoKEM-640 and FrodoKEM-976. Our designs use 1×, 4×, 8×, and 16× parallel multiplications during the most computationally intensive parts in FrodoKEM. These operations are the LWE matrix multiplications of the form:

\[
B = SA + E.
\]  

required in key generation, encapsulation, and decapsulation. In the previous hardware implementations of FrodoKEM, the operations of the type of Eq. 1 took approximately 97.5% of the overall runtime of the designs [12]. As in the literature, we exploit DSP slices on the FPGA for the multiply-and-accumulate (MAC) operations required for matrix multiplication. Hence, each parallel multiplication of the proposed designs requires its own DSP slice. The LWE matrix multiplication component incurs a large computational overhead. Because of this, it is an ideal target for parallelisations. Firstly, we describe the basic LWE multiplier that includes just one multiplication component. Then, we describe how this core is parallelised, allowing us to significantly improve the throughput.

Figure 1 shows a high-level overview of the hardware architecture and the following descriptions will link to the design overview. The Arithmetic part of the LWE core is essentially made by vector–matrix multiplication (that is, \( S[\text{row}] \times A \)), addition of a Gaussian error value (that is, \( E[\text{row, col}] \)), and, when needed, an addition of the Encoding of message data. Since the matrix \( S \) consists of a large number of column entries (either 640 or 976) but only 8 row entries (for both parameter sets), we decided to implement a vector–matrix multiplier, instead of (a larger) matrix–matrix one. By doing this, we can reuse the same hardware architecture for each row of \( S \), saving significant hardware resources. Each run of the row–column MAC operation exploits a DSP slice on the FPGA, which fits within the 48-bit MAC size of the FPGA. The DSP slice is ideal for these operations, but it also ensures constant computational runtime, since each multiplication requires one clock cycle. Once each row–column MAC operation is completed, an error value is added from the CDT sampler. These outputted ciphertext values are also consistently added into an instantiation of SHAKE, which is required to calculate the shared secret. This process is pipelined to ensure high throughput and constant runtime.

To avoid using BRAM (for pre-computing some of the matrix \( A \)) and while keeping the throughput needed by the MAC operations of the matrix multiplications, the designs require 16 bits of pseudo-randomness per multiplication per clock cycle. Thus, for every two parallel multiplications we require one Trivium instantiation, whose 32-bit output per clock cycle is split up to form two 16-bit pseudo-random integers.\textsuperscript{2} This is shown in PRNGs part of Fig. 1. This pseudo-randomness forms the matrix \( A \) in Eq. 1, whereas the matrix \( S \) and \( E \) require randomness taken from Gaussian sampler. The cumulative distribution table (CDT) sampler technique has been shown to be the most suitable one for hardware [11], and thus, we use it in our designs. However, compared with previous works, we replace the use of AES as a pseudo-random input with Trivium. This ensures the same high throughput, but requires significantly less area on the FPGA.

The technique we use to parallelise Eq. 1 is to vertically partition the matrix \( A \) into \( k \) equal sections, where \( k \) is the number of parallel multiplications, and DSPs, used. This is shown in Fig. 2 for \( k = 4 \) parallel multiplications, utilising 4 DSP slices for MAC. Each vector on the LHS of Fig. 2

\textsuperscript{2} For comparison, the AES implementation used in [23] generates 128 bits of randomness in 13 cycles and requires 349 slices and 2 BRAMs on the FPGA. This makes Trivium 3.25× faster than AES whilst required less hardware resources.
remains the same for each of the $k$ operations. We repeat this vector–matrix operation for the $\bar{n} = 8$ rows of the matrix $S$. This technique is used across all designs for the three cryptographic modules to ensure consistency.

In order to produce enough randomness for these multiplications to have no delays, we need one instance of our PRNG, Trivium, for every two parallel multiplications. This is because each element of the matrix $A$ is set to be a 16-bit integer and each output from Trivium is 32 bits, that is, two 16-bit integers. As the Trivium modules are relatively small in area consumption on the FPGA (169 slices), an increase in $k$ is fairly scalable as an impact on the overall design.

3.2 Efficient first-order masking

We implement first-order masking scheme (discussed in Sect. 2.4) to the decapsulation operation $M = C - B'S$, as this is the only instance where secret-key information is used. Our design allows us to implement this masking schema without affecting the area consumption or throughput. Essentially, this is achieved by re-using the parallelised matrix multiplier used through the proposed hardware design for FrodoKEM. The matrix $S$ is split using the same technique from Fig. 2 and our secret shares are generated by using the Trivium modules as a PRNG source. By computing these calculations in parallel, the masked calculation of $M$ has the same runtime as the one needed to complete the calculation when masking is not used. We ensure that the same row–column operation during the matrix multiplication is not computed in each parallel operation, to circumvent any attack that might combine the power traces and essentially remove the masking. To ensure this countermeasure operates effectively and has no implementation mistakes, one should further this by performing TVLA analysis.

3.3 A note on software implementations

The reason the performance of Trivium was investigated for use within FrodoKEM is due to Trivium’s outstanding performance specifically in hardware, which was the reason it was chosen for the eSTREAM project. However, one should not expect a similar performance gain by using Trivium in FrodoKEM in software. To demonstrate, we can take the performance of the AES implementation [28] by pqm4 [16] which operates at 101 cycles per byte on ARM Cortex M3/M4 and a Trivium implementation [1] which operates at 36 cycles per byte on ARM Cortex M0.\(^3\) We should additionally consider that in the FrodoKEM-640 implementation using AES; key generation, encapsulation, and decapsulation, respectively, use AES for 73.6%, 77.1%, and 76.3% of its overall clock cycles. Thus, all other things being equal, when replacing AES with Trivium we might see an increase of 1.9–2× in the overall runtime of FrodoKEM-640 implementation.

4 Results

In this section, we present the results obtained when implementing our FrodoKEM architecture. We provide a table of results for each of the key generation, encapsulation, and decapsulation designs in Tables 3, 4, and 5, respectively. We also provide results for the PRNG and Gaussian sampler in Table 6. All tables give comparative results of the previous FrodoKEM design in hardware, which utilise 1× LWE multiplier per clock cycle and completely conform to the FrodoKEM specifications by using cSHAKE where we are using Trivium. Moreover, all results are benchmarked on the same FPGA device as previous work, Xilinx Artix-7 XC7A35T FPGA, running on Vivado 2019.1.

The first analysis is directed towards the performance of the PRNG. When compared to cSHAKE, the PRNG previously used in literature, Trivium (the PRNG we propose to use), occupies 4.5× less area on the FPGA (measured in slices). This means that when we instantiate a higher number of parallel multipliers, we consume far less FPGA area than what would be needed when using cSHAKE, as discussed in the algorithm proposal. The increase in area occupation, due to parallelising, is essentially the only reason for area increase when we move from a base design to a design of the same module with a higher number of parallel multipliers. This is because the vector being multiplied remains constant, we just require some additional registers to store these extra

\(^3\) Some differences between the ARM Cortex M0, M3, and M4 exist which may affect this comparison, such as the advanced data processing bit field manipulations on the M3 and M4, or the SIMD and fast multiply-and-accumulate on the M4.
Table 3 FPGA resource consumption of the proposed FrodoKEM KeyGen designs, using 1, 4, 8, and 16 parallel multipliers, for both parameter sets, on a Xilinx Artix-7 FPGA

| FrodoKEM Protocol | LUT | FF | $\text{Slices} / \text{BRAM}$ | MHz | Ops/sec | Area × time (slices × sec) |
|-------------------|-----|----|-----------------------------|-----|---------|--------------------------|
| KeyGen-640 1x     | 971 | 433| 290                         | 1/0 | 191     | 59                       | 4.92 |
| KeyGen-640 4x     | 1174| 781| 355                         | 4/0 | 185     | 226                      | 1.58 |
| KeyGen-640 8x     | 1679| 1570| 532                        | 8/0 | 182     | 445                      | 1.20 |
| KeyGen-640 16x    | 2587| 2994| 855                         | 16/0| 172     | 840                      | 1.02 |
| KeyGen-640 [12]   | 3771| 1800| 1035                        | 1/6 | 167     | 59                       | 20.29|
| KeyGen-976 1x     | 1243| 441| 362                         | 1/0 | 189     | 25                       | 14.48|
| KeyGen-976 4x     | 1458| 792| 440                         | 4/0 | 184     | 97                       | 4.54 |
| KeyGen-976 8x     | 1967| 1576| 617                         | 8/0 | 178     | 187                      | 3.30 |
| KeyGen-976 16x    | 2869| 3000| 908                         | 16/0| 169     | 355                      | 2.56 |
| KeyGen-976 [12]   | 7139| 1800| 1939                        | 1/8 | 167     | 22                       | 88.14|

Table 4 FPGA resource consumption of the proposed FrodoKEM Encapsulation designs, using 1, 4, 8, and 16 parallel multipliers, for both parameter sets, on a Xilinx Artix-7 FPGA

| FrodoKEM Protocol | LUT | FF | Slices | DSP/BRAM | MHz | Ops/sec | Area × time (slices × sec) |
|-------------------|-----|----|--------|-----------|-----|---------|--------------------------|
| Encaps-640 1x     | 4246| 2131| 1180   | 1/0       | 190 | 58      | 20.34                     |
| Encaps-640 4x     | 4620| 2552| 1338   | 4/0       | 183 | 221     | 6.05                      |
| Encaps-640 8x     | 5155| 3356| 1485   | 8/0       | 177 | 427     | 3.48                      |
| Encaps-640 16x    | 5796| 4694| 1692   | 16/0      | 171 | 825     | 2.05                      |
| Encaps-640 [12]   | 6745| 3528| 1855   | 1/11      | 167 | 51      | 36.37                     |
| Encaps-976 1x     | 4650| 2118| 1272   | 1/0       | 187 | 25      | 50.88                     |
| Encaps-976 4x     | 4996| 2611| 1455   | 4/0       | 180 | 94      | 15.47                     |
| Encaps-976 8x     | 5562| 3349| 1608   | 8/0       | 175 | 183     | 8.79                      |
| Encaps-976 16x    | 6188| 4678| 1782   | 16/0      | 168 | 350     | 5.09                      |
| Encaps-976 [12]   | 7209| 3537| 1985   | 1/16      | 167 | 22      | 90.22                     |

random elements. There is obviously an increase when we move from parameter sets due to the matrix $A$ increasing from 640 to 976 elements. Additionally, we are able to use a much smaller version of SHA-3 for generating the random seeds ($<400$ FPGA slices) and shared secrets as the computational requirements for it have significantly decreased.

There is a significant increase in area consumption of all the decapsulation results which do not utilise BRAM. This is mainly due to the need of storing public-key and secret-key matrices. We provide results for both architectures with and without BRAM. The design without BRAM has a significantly higher throughput, due to the much higher frequency. These results are reported in Fig. 4, which shows the efficiency of each design (namely their throughput) per FPGA slice utilised. Figure 3 shows a slice count summary of all the proposed designs, showing a consistent and fairly linear increase in slice utilisation as the number of parallel multipliers increases. We note on decapsulation results in Fig. 3 where the results would lie if BRAM is used, hence the total results for without BRAM include both red areas (i.e. they overlap). In most cases, slice counts at least double for decapsulation when BRAM is removed, with only slight increases in throughput; hence, it might not be useful in some use cases. BRAM usage, however, is not as friendly when hardware designs are considered for ASIC; thus, it is useful to consider designs both with and without BRAM.

By changing our source of randomness and parallelising the most computationally heavy components in FrodoKEM, we have shown significant improvements in FPGA area consumption and throughput performance compared to the previous works. For instance, comparing to FrodoKEM module [12] (that is using one multiplier) we reduce slice consumption by $3.6\times$ and $5.4\times$ for key generation and $1.6\times$ for encapsulation, all whilst not requiring any BRAM, whereas previous results utilise BRAM. For decapsulation, we decrease the amount of slices used between $1.6\times$ and $2.6\times$ when BRAM is used and similarly decrease slice counts by $1.5\times$ and $1.1\times$ when BRAM is not used. These savings are expected since more than half of this is due to storage otherwise used in BRAM.

Tables 3, 4, and 5 also contain a metric to analyse the area-time efficiency of the proposed designs. This metric takes into account the hardware design’s utilisation of slices (i.e. not BRAM) and the time taken (in this case, seconds) for a full key generation, encapsulation, or decapsulation operation to complete. There is a common trend when analysing these
Table 5  FPGA resource consumption of the proposed FrodoKEM Decapsulation designs, using 1, 4, 8, and 16 parallel multipliers, for both parameter sets, on a Xilinx Artix-7 FPGA

| FrodoKEM Protocol | LUT   | FF   | Slices  | DSP/BRAM | MHz | Ops/sec | Area × time (slices × sec) |
|-------------------|-------|------|---------|-----------|-----|---------|---------------------------|
| Decaps-640 1×     | 10,518| 2299 | 2933    | 1/0       | 190 | 57     | 51.46                     |
| Decaps-640 4×     | 11,581| 2818 | 3424    | 4/0       | 174 | 208    | 16.46                     |
| Decaps-640 8×     | 13,128| 3737 | 3710    | 8/0       | 164 | 391    | 9.49                      |
| Decaps-640 16×    | 14,528| 5335 | 4020    | 16/0      | 160 | 763    | 5.27                      |
| Decaps-976 1×     | 4466  | 2152 | 1254    | 1/12.5    | 162 | 57     | 25.59                     |
| Decaps-976 4×     | 4841  | 2661 | 1345    | 4/12.5    | 161 | 192    | 7.00                      |
| Decaps-976 8×     | 5476  | 3479 | 1558    | 8/12.5    | 156 | 372    | 4.19                      |
| Decaps-976 16×    | 6881  | 5081 | 1947    | 16/12.5   | 149 | 710    | 2.74                      |
| Decaps-976 [12]   | 7220  | 3549 | 1992    | 1/16      | 162 | 49     | 40.65                     |

*Designs that used BRAM

Table 6  FPGA resource consumption of the proposed PRNG and error sampler designs on a Xilinx Artix-7 FPGA

| FrodoKEM Protocol | LUT   | FF   | Slices  | DSP/BRAM | MHz | Ops/s |
|-------------------|-------|------|---------|-----------|-----|-------|
| Error+Trivium     | 401   | 311  | 179     | 0/0       | 211 | 211 m |
| Trivium           | 296   | 299  | 169     | 0/0       | 220 | 220 m |
| Error+AES [12]    | 1901  | 1140 | 756     | 0/0       | 184 | 184 m |
| cSHAKE [12]       | 2744  | 1685 | 766     | 0/0       | 172 | 1 m   |

We ensure BRAM is not inferred in our designs by setting -max_bram to zero for synthesis in Vivado.

results; the hardware designs become significantly more performant when the number of parallel multipliers are increase. We also see this in the increase in throughput performance in Fig. 4. Moreover, we can use this metric to compare with previous work by Howe et al. [12] to see that in all cases, parallelising results provide significant speed-ups; up to 35× improvement for key generation. Since the majority of our proposed designs operate without BRAM, we are able to attain a higher frequency than previous works. Overall our throughput outperforms previous comparable results, by factors between 1.13× and 1.19× [12]. Moreover, whilst maintaining less area consumption than previous research, we are able to increase the amount of parallel multipliers. As a result, we can achieve up to 840 key generations per second (a 16.5× increase), 825 encapsulations per second (a 16.2× increase), and 710 operations per second (a 15.6× increase). We also maintain the constant runtime which the previous implementation attains, as well as implementing first-order masking during decapsulation.5 The masking is also done using parallel multiplication and thus does not affect the runtime of the decapsulation module. The clock cycle counts for each module are easy to calculate; key generation requires \((n^2\tilde{n})/k\) clocks, encapsulation requires \((n^2\tilde{n} + n^2)/k\) clocks, and decapsulation requires \((n^2\tilde{n} + 2n^2)/k\) clocks, for dimensions \(n = 640\) or \(976\), \(\tilde{n} = 8\), and \(k\) referring to the number of parallel multipliers used.

5 This masking could also be used in key generation (Line 7 of Algorithm 1), however the hardware results provided only show this for decapsulation.

5 Conclusions

The main contribution of this research is to evaluate the performance potential of FrodoKEM [19], a NIST post-quantum
candidate for key encapsulation, when utilising a significantly more performant PRNG in hardware. We develop designs which can reach up to 825 operations per second, where most of the designs fit in under 1500 slices. Area consumption results are less than the previous state of the art and are much lower than many of the other post-quantum hardware designs shown in Table 1. We significantly improve the throughput performance compared to the state of the art, by increasing the number of parallel multipliers we use during matrix multiplication. In order to do this efficiently, we replace an inefficient PRNG previously used, cSHAKE, with a much faster and smaller PRNG, Trivium. As a result, we are able to obtain either a much lower FPGA footprint (up to 5x smaller) or a much higher throughput (up to 16× faster) compared to previous research. Our implementations run in constant computational time and the designs comply with the Round 2 version of FrodoKEM in all aspects except for this PRNG choice. To further evaluate the performance of FrodoKEM, we implemented first-order masking for decapsulation, and we showed that it can be achieved with almost no effect on performance. We expect this research would have an impact on real-world use cases such as in TLS, as shown previously from key exchange version of Frodo [7], potentially making its performance competitive with classical cryptographic schemes used today.

The results show that FrodoKEM is an ideal candidate for hardware designs, showing potential for high-throughput performances whilst still maintaining relatively small FPGA area consumption. Moreover, compared to other NIST lattice-based candidates, it has a lot more flexibility, such as increasing throughput without completely re-designing the multiplication component, compared to, for example, a NTT multiplier.

Acknowledgements This research was partially funded by the Innovate UK Project 105747 (Hardware assisted post-quantum cryptography for embedded system devices), the EPSRC via Grant EP/N011635/1 (LADA), and the ERC via Grant 725042 (SEAL).

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

References

1. Aerabi, E., Bohlouli, M., Livany, M.H.A., Fazeli, M., Papadimitriou, A., Hely, D.: Design space exploration for ultra-low-energy and secure iot mcus. ACM Trans. Embed. Comput. Syst. (TECS) 19(3), 1–34 (2020)
2. Alagic, G., Alperin-Sheriff, J., Apon, D., Cooper, D., Dang, Q., Kelsey, J., Liu, Y.K., Miller, C., Moody, D., Peralta, R., et al.: Status report on the second round of the NIST post-quantum cryptography standardization process. Tech. Rep, July, NIST (2020)
3. Amiet, D., Curiger, A., Zbinden, P.: FPGA-based Accelerator for post-quantum signature scheme SPHINCS-256. IACR Transactions on Cryptographic Hardware and Embedded Systems, pp. 18–39 (2018)
4. Aysu, A., Tobah, Y., Tiwari, M., Gerstlauer, A., Orshansky, M.: Horizontal side-channel vulnerabilities of post-quantum key exchange protocols. In: 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 81–88. IEEE (2018)
5. Bernstein, D.J., Hülsing, A., Köbl, S., Niederhagen, R., Rijneveld, J., Schwabe, P.: The SPHINCs+ Signature Framework. Cryptology ePrint Archive, Report 2019/1086 (2019). https://eprint.iacr.org/2019/1086

6. Bertoni, G., Daemen, J., Peeters, M., Van Assche, G., Van Keer, R.: Keccak implementation overview. http://keccak.noekeon.org/Keccak-implementation-3.2.pdf (2012)

7. Bos, J.W., Costello, C., Duacs, L., Mironov, I., Naehrig, M., Nikolaenko, V., Raghunathan, A., Stebila, D.: Frodo: Take off the ring! practical, quantum-secure key exchange from LWE. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, Vienna, Austria, October 24–28, 2016, pp. 1006–1018 (2016)

8. Bos, J.W., Friedberger, S., Martinoli, M., Oswald, E., Stam, M.: Assessing the Feasibility of Single Trace Power Analysis of Frodo. In: International Conference on Selected Areas in Cryptography, pp. 216–234. Springer (2018)

9. Bos, J.W., Friedberger, S., Martinoli, M., Oswald, E., Stam, M.: Fly, you fool! Faster Frodo for the ARM Cortex-M4. Cryptology ePrint Archive, Report 2018/1116 (2018). https://eprint.iacr.org/2018/1116

10. De Canniere, C., Preneel, B.: Trivium. In: New Stream Cipher Standards. Springer (2007)

11. Howe, J., Khalid, A., Rafferty, C., Regazzoni, F., O’Neill, M.: On practical discrete Gaussian samplers for lattice-based cryptography. IEEE Trans. Comput. 67(3), 322–334 (2018)

12. Howe, J., Oder, T., Krausz, M., Güneysu, T.: Standard lattice-based key encapsulation on embedded devices. IACR Trans. Cryptogr. Hardw. Embed. Syst, pp 372–393 (2018)

13. Information technology - Security techniques - Lightweight cryptography—Part 3: Stream ciphers. Standard, International Organization for Standardization (2012)

14. Jang, J.W., Choi, S., Prasanna, V.: Area and time efficient implementations of matrix multiplication on fpgas. In: 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings, pp. 93–100. IEEE (2002)

15. Kales, D., Ramacher, S., Rechberger, C., Walch, R., Werner, M.: Efficient FPGA Implementations of LowMC and Picnic. In: Cryptographers’ Track at the RSA Conference, pp. 417–441. Springer (2020)

16. Kannwischer, M.J., Rijneveld, J., Schwabe, P., Stoffelen, K.: pqm4: Testing and Benchmarking NIST PQC on ARM Cortex-M4. NIST’s Second PQC Standardization Conference (2019). https://eprint.iacr.org/2019/844

17. Koziel, B., Azarderakhsh, R., Kermani, M.M.: A high-performance and scalable hardware architecture for isogeny-based cryptography. IEEE Trans. Comput. 67(11), 1594–1609 (2018)

18. Kuo, P.C., Li, W.D., Chen, Y.W., Hsu, Y.C., Peng, B.Y., Cheng, C.M., Yang, B.Y.: High performance post-quantum key exchange on FPGAs. Cryptology ePrint Archive, Report 2017/690 (2017), https://eprint.iacr.org/2017/690

19. Naehrig, M., Alkim, E., Bos, J., Duacs, L., Easterbrook, K., LaMacchia, B., Longa, P., Mironov, I., Nikolaenko, V., Peikert, C., Raghunathan, A., Stebila, D.: FrodoKem. Tech. rep., National Institute of Standards and Technology (2017), available at https://csrc.nist.gov/projects/post-quantum-cryptography/round-1-submissions

20. NIST: Post-quantum crypto project. http://csrc.nist.gov/groups/ST/post-quantum-crypto/ (2016)

21. NIST: Submission requirements and evaluation criteria for the post-quantum cryptography standardization process. https://csrc.nist.gov/csrc/media/projects/post-quantum-cryptography/documents/call-for-proposals-final-dec-2016.pdf (2016)

22. Oder, T., Güneysu, T.: Implementing the NewHope-simple key exchange on low-cost FPGAs. Progress in Cryptology-LATINCrypt 2017, (2017)

23. Pöppelmann, T., Güneysu, T.: Towards practical lattice-based public-key encryption on reconﬁgurable hardware. In: International Conference on Selected Areas in Cryptography, pp. 68–85. Springer (2013)

24. Qasim, S.M., Abbasi, S.A., Almasharbi, B.: A proposed fpga-based parallel architecture for matrix multiplication. In: APCCAS 2008-2008 IEEE Asia Pacific Conference on Circuits and Systems, pp. 1763–1766. IEEE (2008)

25. Regev, O.: On lattices, learning with errors, random linear codes, and cryptography. In: Proceedings of the 37th Annual ACM Symposium on Theory of Computing, Baltimore, MD, USA, May 22–24, 2005, pp. 84–93 (2005). 10.1145/1060590.1060603, http://doi.acm.org/10.1145/1060590.1060603

26. Roy, D.B., Mukhopadhyay, D.: Post Quantum ECC on FPGA Platform. Cryptology ePrint Archive, Report 2019/568 (2019), https://eprint.iacr.org/2019/568

27. Saarinen, M.J.O.: Exploring NIST LWC/PQC Synergy with R5Sneik: How SNEIK 1.1 Algorithms were Designed to Support Round5. Cryptology ePrint Archive, Report 2019/685 (2019), https://eprint.iacr.org/2019/685

28. Schwabe, P., Stoffelen, K.: All the aes you need on cortex-m3 and m4. In: Avanzi, R., Heys, H. (eds.) Selected Areas in Cryptography—SAC 2016. Lecture Notes in Computer Science, vol. 10532, pp. 180–194. Springer, Berlin (2017), document ID: 9fc0b970660e40c264e50ca389dacd49, https://cryptojedi.org/papers/#aesarm

29. Shor, P.W.: Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer. SIAM J. Comput. 26(5), 1484–1509 (1997)

30. Wang, W., Szefer, J., Niederhagen, R.: FPGA-based Niederreiter cryptosystem using binary Goppa codes. In: International Conference on Post-Quantum Cryptography, pp. 77–98. Springer (2018)

Publisher’s Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.