Geometrical magnetoresistance effect and mobility in graphene field-effect transistors

Isabel Harrysson Rodrigues,1, a) Andrey Generalov,2 Anamul Md Hoque,1 Miika Soikkeli,2 Anton Murros,2 Sanna Arpiainen,2 and Andrei Vorobiev1
1) Department of Microtechnology and Nanoscience, Chalmers University of Technology, SE-41296 Gothenburg, Sweden
2) VTT Technical Research Center of Finland Ltd., P.O. Box 1000, FI-02044 VTT, Finland

(Dated: 8 June 2022)

Further development of the graphene field-effect transistors (GFETs) for high-frequency electronics requires accurate evaluation and study of the mobility of charge carriers in a specific device. Here, we demonstrate that the mobility in the GFETs can be directly characterized and studied using the geometrical magnetoresistance (gMR) effect. The method is free from the limitations of other approaches since it does not require an assumption of the constant mobility and the knowledge of the gate capacitance. Studies of a few sets of GFETs in the wide range of transverse magnetic fields indicate that the gMR effect dominates up to approximately 0.55 T. In higher fields, the physical magnetoresistance effect starts to contribute. The advantages of the gMR approach allowed us to interpret the measured dependencies of mobility on the gate voltage, i.e., carrier concentration, and identify the corresponding scattering mechanisms. In particular, the range of the fairly constant mobility is associated with the dominating Coulomb scattering. The decrease in mobility at higher carrier concentrations is associated with the contribution of the phonon scattering. Analysis shows that the gMR mobility is typically 2-3 times higher than that found via the commonly used drain resistance model. The latter underestimates the mobility since it does not take the interfacial capacitance into account.

Future progress in modern electronics relies on the development of novel two-dimensional materials with cutting-edge performance, among which graphene is a promising candidate. The very high carrier mobility and velocity in graphene could enable much faster electronics than traditional semiconductors. The room-temperature intrinsic mobility in single layer graphene is above 100 000 cm²/Vs, which is larger than that in the highest mobility III-V compounds.1–3 With such high mobility, the graphene-based high-frequency electronics might reach the still uncovered terahertz range offering many exciting novel applications.4 However, currently, in real graphene devices, mobility is significantly reduced. In particular, the room temperature mobility in the graphene field-effect transistors (GFETs), with the highest reported high-frequency performance, is below 5000 cm²/Vs.5,6 The mobility degradation is associated with material imperfections caused by the specific device processing and vicinity of dielectrics in the device structure.7 Additionally, there is typically a strong surface distribution of the mobility measured in the GFETs located at different positions on the wafer caused by the spatially inhomogeneous Coulomb potential associated with charged impurities.8,9 Therefore, for further development of the graphene-based high-frequency electronics, methods of accurate evaluation of the mobility directly based on the measured characteristics of the specific device, i.e., without involving different test structures, should be developed and applied.

Up to date, the mobility in a specific GFET is generally characterized using a drain resistance model applied to the measured transfer characteristics.10–12 This approach does not require additional test structures. However, it has a number of limitations including the assumption of constant mobility and uncertainty of the gate capacitance, which can be strongly modified by the interfacial states.13 This may result in large errors in the mobility evaluation. For example, we have shown, that the mobility values calculated using the drain resistance model can be 2-3 times lower than those found from the delay time analysis in the same GFETs.7 Already in the early years of the development of the field-effect transistors, it has been proposed that the carrier mobility and velocity can be assessed through the geometrical magnetoresistance (gMR) effect.14,15 This effect arises when the magnetic field causes the path of the charge carriers to deviate from a straight line, raising the sample resistance.16 It was indicated that advantages of the gMR method of evaluation of the mobility, in comparison with other methods, are that it does not require knowledge of the carrier concentration or the transistor’s capacitance, gate length, access resistance, and threshold voltage.17 In our previous work, we have studied the low-field mobility and high-field carrier velocity in InGaAs/InP high-electron-mobility transistors found via the gMR effect.18 In this work, we demonstrate that mobility in GFETs can be directly characterized using the gMR method. This method is free from the limitations of the drain resistance approach since it does not require an assumption of a constant mobility, or knowledge of the gate capacitance.

The paper is structured in two parts. The first part focuses on demonstrating the gMR effect in the GFETs and evaluating the gMR mobility and the associated charge carrier transport mechanisms. The second part reports on a comparative analysis of the mobility applying the commonly used drain resistance model approach, which shows that it may underestimate the mobility 2-3 times because of uncertainty in the gate capacitance.

The GFETs studied in this work have layouts similar to those previously published,5 i.e., with dual gate-fingers cen-

a) isabelr@chalmers.se
tered between the source and drain contacts, with 100 nm long ungated regions, as illustrated in Fig. 1. Two sets of GFETs with the gate length (L) and width (W) varying in the ranges of 0.2-2.0 μm and 5-15 μm, respectively, were fabricated on two different Si wafers, at VTT and Chalmers, which will be referred to below as wafer-1 and wafer-2, respectively. The processing steps are similar to those described previously.9

The four main distinguishable stages (i-iv) of the GFET fabrication are as follows. In stage (i), the chemical vapor deposition (CVD) graphene film, prepared by Graphenea, is transferred onto high resistivity silicon/silicon oxide (Si/SiO2) substrate, with a SiO2 thickness of 1 μm, using the Easy Transfer approach.19 The transferred graphene film is covered by an approximately 8 nm thick Al2O3 layer constituting the first layer of the gate dielectric. This layer is obtained by six times repeating the steps of the deposition of 1 nm thick Al film and its subsequent oxidation on a hotplate at 160°C for 5 minutes. In this technology, the first gate dielectric layer encapsulates graphene, preventing contamination during further processing. In stage (ii), the graphene/dielectric mesa is patterned with e-beam lithography, followed by an etch of the Al2O3 layer using the buffered oxide etch diluted by 10 parts of water (BOE/H2O) and a subsequent etch of the graphene using oxygen plasma. The openings in the Al2O3 layer for the drain/source contacts are patterned with e-beam lithography followed by an etch using BOE/H2O. The drain/source contacts are formed by deposition of 1 nm Ti/15 nm Pd/250 nm Au layered structure and the use of standard lift-off process. In stage (iii), the second gate dielectric layer of Al2O3 is formed by repeating the process described above ten times. The second gate dielectric layer is approximately 14 nm thick making the total gate dielectric thickness of 22 nm. The second dielectric layer covers the graphene edges exposed at the mesa sidewalls and, hence, prevents short-circuiting by the overlapping gate fingers. In stage (iv), the gate electrodes and the contact pads are fabricated by e-beam lithography and deposition of 10 nm Ti/290 nm Au layered structure by e-beam evaporation followed by a standard lift-off process. Fig. 1 (a) shows a typical optical microscope image of a fabricated GFET.

As shown and discussed below, despite the similarity of the processing steps, the series resistance in the GFETs on wafer-1 is typically more than 10 times larger than that on wafer-2. However, the gMR mobility can be extracted after de-embedding the series resistance. This allows us to demonstrate that the gMR method is applicable on GFETs with significantly different series resistance and mobility values.

The transfer characteristics of the GFETs were measured in the one-finger, common source configuration at the drain voltage VDS = 0.3 V and −0.1 V on wafer-1 and wafer-2, respectively, using a Keithley 2612B dual-channel source meter, as well as a HP 4156B semiconductor parameter analyzer without and with a transverse magnetic field. The measurements were performed in a standard Hall set-up equipped with a movable permanent magnet with magnetic flux density (B-field) B = 0.33 T, see figure in the supplementary material. Several GFETs have been measured with the aim of confirming the gMR effect and making a comprehensive error analy-sis, see the supplementary material. To further verify the gMR effect, the dependencies of the drain resistances on the transverse B-field in the range of 0-0.8 T, in both directions, were measured under vacuum at room temperature using a current source (Keithley 6221), a nanovoltmeter (Keithley 2182A) and an electromagnet.

The measurements of the transfer characteristics without a magnetic field were done comparatively in the dark and illuminated environment to investigate variations of the drain resistance, which were shown to remain within the errors of measurements. This allowed for excluding the possible effects of the persistent photo-conductivity traps,15 caused by screening the light by the magnet, and confirms that the charge car-
rrier transport under magnetic field is governed mainly by the gMR effect. Fig. 1 (b) and (c) show a 3D illustration of the GFET with transverse $B$-field applied, together with a schematic cross-sectional view of the active area indicating materials of different layers indicated. Fig. 1 c) also shows the equivalent circuit of the total drain-source resistance under an applied magnetic field $B$. The $R^g_{\text{contact}}$ and $\frac{1}{2}R^u_{\text{contact}}$ are the resistances of the gated and ungated regions of the channel, respectively. The $\frac{1}{2}R^u_{\text{contact}}$ is the contact resistance associated with the graphene-metal junction. At the condition without $B$-field, the corresponding resistances are noted as $R^g_{\text{contact}}$, $\frac{1}{2}R^u_{\text{contact}}$, and $\frac{1}{2}R^0_{\text{contact}}$. The resistances of the ungated regions and contact resistances constitute the total series resistances as $R^\text{series} = R^u_{\text{contact}} + R^g_{\text{contact}}$ and $R^\text{series} = R^0_{\text{contact}} + R^g_{\text{contact}}$ with and without $B$-field, respectively. The total GFET resistance can be expressed as $R^\text{total} = R^\text{series} + R^0_{\text{contact}}$ and $R^\text{total} = R^g_{\text{contact}} + R^0_{\text{contact}}$ with and without $B$-field, respectively.

Fig. 2 (a) shows a typical dependence of the $R^\text{total}$, measured between the drain and source terminals, of a GFET from wafer-1, with $L = 1$ $\mu$m and $W = 5$ $\mu$m on the transverse $B$-field varied in both directions at zero gate voltage. It can be seen, that the dependence is symmetric and with the drain resistance increasing with the $B$-field as a power law function. Under the conditions of a negligible physical magnetoresistance effect (pMR) and $L/W < 0.4$, the gMR mobility is given by Ref. 16

$$\mu_{\text{gMR}} \approx \frac{1}{B} \sqrt{\frac{R^\text{gated}}{R^0_{\text{gated}}} - 1}, \quad (1)$$

In general, the series resistance depends on the magnetic field due to the gMR effect in the ungated regions of the channel. Since the top and bottom graphene-dielectric interfaces of gated and ungated regions of the channel are similar, one can assume that at zero gate voltage ($V_{\text{GS}} = 0$) the gated and ungated regions are indistinguishable. One can also assume that the variation of contact resistance due to gMR effect in the transfer area of the graphene-metal contact is negligible because of the dominating transverse electric field component and, hence, negligible Lorentz force. Therefore, the contact resistance does not depend on the magnetic field and $R^0_{\text{contact}} = R^0_{\text{contact}}$. With these assumptions one can readily get from Eq. (1) that

$$R^\text{total}_B = (R^0_{\text{total}} - R^0_{\text{contact}}) \left( \frac{\mu_{\text{gMR}} B}{2} \right)^2 + R^0_{\text{total}}, \quad (2)$$

It can be seen from Eq. (2), that the dependence of the $R^\text{total}$ on $B^2$ should reveal a straight line. Fig. 2 (b) shows the same experimental data presented in Fig. 2 (a) plotted versus $B^2$. The dependence is fairly linear up to $B \approx 0.55$ T, indicating that the approximation by Eq. (1) is valid below this $B$-field. The sub-linear behavior at higher $B$-field is in agreement with that calculated using exact solution. This behaviour is in a qualitative agreement with a similar dependence observed on AlGaAs MODFETs.14

Fig. 3 (a) shows typical dependencies of the drain resistances on the gate voltage of a GFET on wafer-1 (referred below as GFET-1) and a GFET on wafer-2 (referred below as GFET-2), with and without transverse magnetic field. GFET-1 and GFET-2 have the same gate length of 1 $\mu$m, but different gate width of 5 $\mu$m, and 15 $\mu$m, respectively. It can be seen, that the magnetic field increases the drain resistance in the whole range of the gate voltage, apparently, due to the gMR effect, see also inset in Fig. 3 (a).

The gMR mobility can be calculated using Eq. (1) after subtracting the corresponding series resistances from the measured drain resistances. To find the series resistances we applied an approach similar to that published previously.21 In the GFETs, at relatively high gate voltage overdrive $V_{\text{GSO}} = V_{\text{GS}} - V_{\text{Dir}}$, where $V_{\text{Dir}}$ is the Dirac voltage, i.e., under the condition of the gate induced concentration much larger than the residual concentration of the charge carriers ($n_0$), the drain resistances with (and without) magnetic field can be expressed as

$$R^0_{\text{total}} = R^0_{\text{series}} + \frac{L}{W\mu e}, \quad (3)$$

where $e$ is the elementary charge, $\mu$ is the field-effect mobility and $n$ is the charge carrier concentration proportional to $V_{\text{GSO}}$.22 Based on our previous studies, we assume that in the limited range of $n$ the carrier transport is governed by the Coulomb scattering with the mobility independent of the concentration.9 For comparison, analysis of the carrier density in the graphene test structures showed that mobility is relatively constant in the range of concentration $2.3 \times 10^{12}$ cm$^{-2}$,22 which is explained by the dominating Coulomb scattering. It was shown that the Coulomb scattering is the only mechanism resulting in mobility being independent on the carrier concentration.9,22,23 Under these conditions, the drain resistances given by Eq. (3) are linear functions of the $V_{\text{GSO}}^{-1}$, and the series resistances can be found by linear fitting of the corresponding dependencies. In the analysis below, we consider only hole branches of the transfer characteristics, i.e., at $V_{\text{GSO}} < 0$, because the number of data in the electron branches is not sufficient for reliable fitting and the series resistance in the electron branch is typically higher due to the formation of the $pn$-junction in the ungated regions.24

Fig. 3 (b) shows the series resistances of GFET-1 and GFET-2 plotted versus $\frac{1}{V_{\text{GSO}}}$ in the hole conductivity branch above
FIG. 3. (a) The drain resistance of GFET-1 and GFET-2 versus gate voltage with and without the transverse $B$-field. Inset shows the narrow range of the gate voltage from $-0.1$ V to 0.1 V, for a clearer demonstration of the gMR effect, in GFET-2. (b) The drain resistances of GFET-1 and GFET-2, with and without the transverse $B$-field, plotted versus $1/V_{GS}$ in the hole conductivity branch above $-1$ V. The straight lines are linear fits in the ranges of constant mobility. It can be seen that the dependencies are fairly linear up to approximately $-0.5$ V, manifesting that the mobility is constant. Deviations from the linear dependencies above $-0.5$ V, i.e., higher carrier concentration, can be explained by a decrease in mobility due to the increasing contribution of phonon scattering. The linear fits give the series resistances of 2198 $\Omega$ and 52 $\Omega$, with corresponding specific-width resistivity of 5495 $\Omega \times \mu$m and 780 $\Omega \times \mu$m for GFET-1 and GFET-2, respectively. The GFETs on wafer-1 typically reveal relatively larger specific-width resistivity than the GFETs on wafer-2, which can be explained by incomplete removal of the Al$_2$O$_3$ layer in the drain/source contact openings.

Fig. 4 shows a flowchart of the algorithm used in this work to extract the gMR mobility. The algorithm consists of two similar sequences of de-embedding the series resistances of a GFET without $B$-field (left part of the flowchart) and with $B$-field (right part of the flowchart) followed by calculation of the gMR mobility using Eq. 1.

![Flowchart](image)

**FIG. 4.** Flowchart showing algorithm of extraction of the gMR mobility used in this work.

Fig. 5 shows the gMR mobility calculated using Eq. (1) with the series resistances found by the linear fits of the dependencies in Fig. 3 (b). It can be seen, that, in general, the mobility depends on the gate voltage, i.e., carrier concentration. In the dependence of GFET-2, one can distinguish two different regions. In the region (i) for $V_{GS}$ up to approximately $-0.5$ V, the mobility decreases with increasing the gate voltage modulus, which can be associated with increasing contribution of phonon scattering at higher carrier concentrations. The decrease of mobility with carrier concentration has been previously observed and similarly explained by changing the dominant scattering mechanism from Coulomb to phonon scattering. In the region (ii) of $V_{GS}$ between approximately $0.5$ and $2$ V, the mobility is relatively constant indicating that Coulomb scattering dominates. It can be seen from Fig. 5 that between the regions (i) and (ii) there is a drop in the mobility at $V_{GS} \approx -0.1$ V. One can notice that this gate-source voltage coincides with the drain-source voltage bias used in the measurements of GFET-2. Therefore, the gate-drain voltage is approximately zero, and the channel potential at the gated region’s drain side equals that of the ungated region. Under this condition, there is no $pp$-junction formed between the gated and ungated region, as described e.g., in Ref. 25, and, hence, the series resistance is lower compared to that at other gate-source voltages below and above this value. Since, in the applied algorithm, the series resistance is found in the region (ii), this local minimum of the series resistance results in an underestimation of the actual $\mu_{gMR}$, which manifests itself as a drop in mobility at $V_{GS} \approx V_{DS}$. As shown in Fig. 5, the data from GFET-1 is relatively more scattered than that of
GFET-2, which most likely is a result of drain current instabilities caused by tunneling of the charge carriers through the Al2O3 residuals in the graphene-metal junctions. This complicates the physical interpretation of the dependence found for GFET-1. However, the clearly seen drop in mobility at 0.5–1.0 V approximately coincides with the drain voltage bias used in the measurements of GFET-1, which confirms our explanation above. Note, that this differs from \( V_{DS} = -0.1 \) V used in the experiments and the drop in mobility seen in Fig. 5 for GFET-2.

\[ R_{total}^{0} = R_{series}^{0} + \frac{1}{W \mu e \sqrt{\frac{1}{R_{0}^{0}} + \left(\frac{V_{GS}}{C_{g}}\right)^{2}}}, \]  

(4)

where \( C_{g} \) is the gate capacitance per unit area.\(^{10,11}\) It can be shown, that under the conditions used in our experiments, the graphene quantum capacitance can be ignored.\(^{11}\) Fig. 6 shows the \( R_{total}^{0} \) versus gate voltage of GFET-1 and GFET-2, measured without \( B \)-field, together with fitting by the drain resistance model. The solid lines represent the best fitting using the commonly applied approach, i.e., using the \( R_{series}^{0}, n_{0} \) and \( \mu \) as fitting parameters, and the \( C_{g} \) calculated as \( \varepsilon \times \varepsilon_{0} / \varepsilon_{g} \), where the \( \varepsilon_{0} \) is the vacuum permittivity and \( \varepsilon \) is the dielectric constant of the gate dielectric. We assume that in our GFETs \( \varepsilon \approx 7.5,^{26} \) The values of the fitting parameters and the \( C_{g} \) are given in Table I, where \( C_{g} \) is equivalent to the oxide capacitance \( C_{ox} \), since no other capacitance is considered. In both GFET-1 and GFET-2 the mobility found using the drain resistance model is 2–3 times lower than the corresponding gMR mobility. We explain it by the limitations of the drain resistance model, which includes the assumption of constant mobility and uncertainty of the gate capacitance. In particular, in our previous studies, using the delay time analysis and capacitance-voltage characteristics, we showed explicitly that the drain resistance model, in its commonly used approach, i.e., using only \( C_{g} \) as the gate capacitance, can underestimate the mobility. Furthermore, we have shown that the gate capacitance in GFETs can be strongly modified by the interfacial states, which further introduces uncertainties in the capacitance value.\(^{7,11}\) In summary, the gMR method of extraction of mobility can be considered as potentially more accurate, in comparison with the commonly used approach of fitting by the drain resistance model, since it does not require the assumption of the constant mobility and knowledge of the gate capacitance, i.e., it is free from these limitations and associated uncertainties.

| TABLE I. Parameters used in the drain resistance model. | \( \mu \) (cm²/Vs) | \( R_{0} \) (Ω) | \( n_{0} \) \( \cdot 10^{13} \) (m⁻²) | \( C_{ox} \cdot 10^{-3} \) (F/m²) |
|----------------|-----------------|--------------|----------------|-----------------|
| GFET-1         | 868             | 2150         | 10            | 3               |
| GFET-2         | 1380            | 40           | 10            | 3               |

For comparison, we evaluated the field-effect mobility by applying the commonly used drain resistance model

In conclusion, we show that the geometrical magnetoresistance effect can be used to extract and study mobility directly in the graphene field-effect transistors, i.e., without involving additional specific test structures. This allows for avoiding the significant uncertainties associated with the strong surface distribution of the mobility over the wafer surface caused by the spatially inhomogeneous Coulomb potential of charged impurities. In contrast to the commonly used approach of fitting by the drain resistance model, the gMR method does not require the assumption of the constant mobility and knowledge of the gate capacitance, and is, therefore, free from the limitations and potentially more accurate. Furthermore, the gMR method allows for studying and interpreting of the measured dependencies of mobility on the gate voltage, i.e., carrier concentration, and identifying the corresponding scattering mechanisms. In particular, the decrease in mobility at higher carrier concentrations observed in this work is associated with the contribution of the phonon scattering. Finally, we show that the gMR method is applicable even to the GFETs with relatively high series resistance with a specific width-resistivity up to 5.5 kΩ × μm.
Supplementary Material

Details of a thorough error analysis of the data, and a description of the measurements set-up, can be found in the supplementary material.

Acknowledgment

This work was supported in part by the EU Graphene Flagship Core 3 Project under Grant 881603. This work was performed in part at Myfab Chalmers and in part at Micronova Nanofabrication Centre. The authors thank Saroj Prasad Dash for assisting us with the measurement laboratory. AG and SA acknowledge funding from the Academy of Finland (grant nos. 343842 and 314809), AM and MS acknowledge funding from the Graphene Flagship 2D Experimental Pilot Line. The authors also thank Prof. Jan Stake and Kjell Jeppson for fruitful discussions and Prof. Niklas Rorsman for help with the measurement laboratory. AG and SA thank the GFET design and fabrication team for his assistance in the GFET design and fabrication technology. The authors also thank Prof. Saroj Prasad Dash for assisting us with the measurement laboratory. AG and SA acknowledge funding from the Academy of Finland (grant nos. 343842 and 314809), AM and MS acknowledge funding from the Graphene Flagship 2D Experimental Pilot Line. The authors also thank Profs. Jan Stake and Kjell Jeppson for fruitful discussions and Prof. Niklas Rorsman for help with measurements, constructive feedback during discussions and the writing process. The authors also thank Muhammas Asad for his assistance in the GFET design and fabrication techniques.

1H.-H. Chen, C. Jang, S. Xiao, M. Ishigami, and M. S. Fuhrer, “Intrinsic and extrinsic performance limits of graphene devices on SiO₂,” Naure Nanotech. 3, 206–209 (2008).

2S. Das Sarma, S. Adam, E. H. Hwang, and E. Rossi, “Electronic transport in two-dimensional graphene,” Rev. Mod. Phys. 83, 407–470 ((2011)).

3Mayorov, Alexander S. and Gorbachev, Roman V. and Morozov, Sergey V. and Brüttel, Liam and Jalil, Rashid and Ponomarenko, Leonid A. and Blake, Peter and Novoselov, Kostya S. and Watanabe, Kenji and Taniguchi, Takashi and Geim, A. K., “Micrometer-Scale Ballistic Transport in Encapsulated Graphene at Room Temperature,” Nano Letters 11, 2396–2399 (2011), pMID: 21574627.

4F. Schweitz, “Graphene transistors: Status, prospects, and problems,” Proceedings of the IEEE 101, 1567–1584 (2013).

5M. Bonnmann, M. Asad, X. Yang, A. Generalov, A. Vorobiev, L. Banszerus, C. Stampfer, M. Otto, D. Neumaier, and J. Stake, “Graphene field-effect transistors with high extrinsic f and fmax,” IEEE Electron Device Letters 40, 131–134 (2019).

6M. Asad, S. Majdi, A. Vorobiev, K. Jeppson, J. Isberg, and J. Stake, “Graphene FET on diamond for high-frequency electronics,” IEEE Electron Device Letters , 1–1 (2021).

7M. Bonnmann, A. Vorobiev, M. A. Andersson, and J. Stake, “Charge carrier velocity in graphene field-effect transistors,” Applied Physics Letters 111, 233505 (2017).

8S. Adam, E. H. Hwang, V. M. Galitski, and S. Das Sarma, “A self-consistent theory for graphene transport,” Proceedings of the National Academy of Sciences 104, 18392–18397 (2007).

9M. Asad, M. Bonnmann, X. Yang, A. Vorobiev, K. Jeppson, L. Banszerus, M. Otto, C. Stampfer, D. Neumaier, and J. Stake, “The dependence of the high-frequency performance of graphene field-effect transistors on channel transport properties,” IEEE Journal of the Electron Devices Society 8, 457–464 (2020).

10I. Meric, M. Han, A. Young, and et al., “Current saturation in zero-bandgap, top-gated graphene field-effect transistors,” Nature Nanotech. 3, 654–659 (2008).

11S. Kim, J. Nah, I. Jo, D. Shahjirdi, L. Colombo, Z. Yao, E. Tutuc, and S. K. Banerjee, “Realization of a high mobility dual-gated graphene field-effect transistor with Al₂O₃ dielectric,” Applied Physics Letters 94, 062107 (2009).

12H. Zhong, Z. Zhang, H. Xu, C. Qiu, and L.-M. Peng, “Comparison of mobility extraction methods based on field-effect measurements for graphene,” AIP Advances 5, 057136 (2015).

13M. Bonnmann, A. Vorobiev, J. Stake, and O. Engström, “Effect of oxide traps on channel transport characteristics in graphene field effect transistors,” Journal of Vacuum Science & Technology B 35, 01A115 (2017).

14W. Masselink, W. Kopp, T. Henderson, and H. Morkoc, “Measurement of the electron velocity-field characteristic in modulation-doped structures using the geometrical magnetoresistance method,” IEEE Electron Device Letters 6, 539–541 (1985).

15W. T. Masselink, T. S. Henderson, J. Klem, W. F. Kopp, and H. Morkoc, “Dependence of 77 K electron velocity-field characteristics on low-field mobility in AlGaAs-GaAs modulation-doped structures.” IEEE Trans. Electron Devices ED-33, 639 (1986).

16D. K. Schroder, Semiconductor Material and Device, Third Edition (WileyIEEE Press, 2006) p. 481.

17M. Sakowic, R. Tuk, J. Lukasowski, A. Tiberj, W. Knap, Z. Bougioua, M. Azize, P. Lorenzini, K. Karpierz, and M. Gryenberg, “Low temperature electron mobility and concentration under the gate of AlGaInN/GaN field-effect transistors.” Journal of Appl. Phys. 100 (2006).

18I. H. Rodrigues and A. Vorobiev, “Low-field mobility and high-field velocity of charge carriers in ingaas/InP high-electron-mobility transistors,” IEEE Transactions on Electron Devices , 1–6 (2002).

19Graphenea, https://www.graphenea.com (2010).

20K. Nagashio and A. Tortumi, “Density-of-States Limited Contact Resis-
tance in Graphene Field-Effect Transistors,” Jpn. J. Appl. Phys. 50, 070108 (2011).

21J. Lukasowski, W. Knapp, Y. Meziani, J. P. Cessou, A. El Fatimy, R. Tuk, N. Dyakonova, G. Ghibaudo, F. Boeuf, and T. Skotnicki, “Electron mobi-

lity in quasi-ballistic si mosfets,” Solid-State Electronics 50, 632–636 (2006), special Issue: Papers Selected from the 35th European Solid-State Device Research Conference - ESSDERC’05.

22V. E. Dorgan, M.-H. Bae, and E. Pop, “Mobility and saturation velocity in graphene on SiO₂,” Applied Physics Letters 97, 082112 (2010).

23F. Giannazzo, S. Sonde, R. L. Nigro, E. Riniini, and V. Raineri, “Mapping the density of scattering centers limiting the electron mean free path in graphene,” Nano Letters 11, 4612–4618 (2011), pMID: 21981146, https://doi.org/10.1021/nl2020922.

24G. Bimbeschkour, A. Vorobiev, M. A. Andersson, A. Kompany, and J. Stake, “Effect of ferroelectric substrate on carrier mobility in graphene field-effect transistors,” Applied Physics Letters 107, 173106 (2015).

25W. Kim, J. Riikonen, C. Li, Y. Chen, and H. Lipsanen, “Highly tunable local gate controlled complementary graphene device performing as inverter and voltage controlled resistor,” Nanotechnology 24, 395202 (2013).

26M. Groner, J. Elam, F. Fabreguette, and S. George, “Electrical characterization of thin Al₂O₃ films grown by atomic layer deposition on silicon and various metal substrates,” Thin Solid Films 413, 186–197 (2002).
SUPPLEMENTARY INFORMATION

A. Characterization of GFETs

The transfer characteristics of the GFETs were measured using dc microprobes in a standard Hall set-up BIO-RAD HL5500PC equipped by a movable permanent magnet with $B = 0.33$ T, as depicted in Fig. 7.

![Illustration of the experimental set-up with a permanent magnet visible in the middle, used for measurements of the GFET transfer characteristics.](image)

B. Error analysis

We assume, that the error in the gMR mobility is defined mainly by errors in the resistances of the gated regions of the GFET channel and that the errors with and without magnetic field are equal, i.e. $\delta R_{\text{gated}}^B = \delta R_{\text{gated}}^0$. Uncertainty in the magnetic field is assumed to be relatively low. The $\delta R_{\text{gated}}^0$ is composed by the errors in the measured drain resistance ($\delta R_{\text{total}}^0$) and the series resistance ($\delta R_{\text{series}}^0$) and assuming propagation of errors can be expressed as

$$\delta R_{\text{gated}}^0 = \sqrt{(\delta R_{\text{total}}^0)^2 + (\delta R_{\text{series}}^0)^2}.$$  \hspace{1cm} (S1)

The error in the drain resistance is caused by the drain current instabilities due to trapping/de-trapping of the charge carriers. The error in the series resistance is caused by uncertainty in the linear fitting by a software algorithm. It can be shown, that, using Eq: $\mu_{gMR} \approx \frac{B}{R_{\text{gated}}^0} \sqrt{\frac{R_{\text{gated}}^0}{R_{\text{gated}}^0}} - 1$ for geometrical magnetoresistance mobility and propagation of errors, the relative error in the gMR mobility can be expressed as

$$\frac{\delta \mu_{gMR}}{\mu_{gMR}} = f \left( \frac{R_{\text{gated}}^0}{R_{\text{gated}}^0} \right)$$ \hspace{1cm} (S2)

$$\approx \frac{\delta R_{\text{gated}}^0}{2(R_{\text{gated}}^0 - R_{\text{gated}}^0)} \sqrt{1 + \left( \frac{R_{\text{gated}}^0}{R_{\text{gated}}^0} \right)^2}.$$ \hspace{1cm} (S3)

Given below are errors calculated for GFET-1 and GFET-2. We use standard errors for the $\delta R_{\text{total}}^0$ and $\delta R_{\text{series}}^0$. The data and the linear fitting shown for GFET-2 give $\delta R_{\text{series}}^0 = 0.22 \Omega$. The $\delta R_{\text{total}}^0$ values for GFET-1 are calculated from standard deviations via statistical analysis of 60 gate voltage sweeps and found to be below 0.2 % in the whole range of the gate voltage. Calculations using Eqs. (??), (??) and (??) show that the relative error in the gMR mobility is below 8 % in the whole range of the gate voltage.