Syntroids: Synthesizing a Game for FPGAs using Temporal Logic Specifications

Gideon Geier, Philippe Heim, Felix Klein and Bernd Finkbeiner
Reactive Systems Group, Saarland University, Germany
{geier,heim,klein,finkbeiner}@react.uni-saarland.de

Abstract—We present Syntroids, a case study for the automatic synthesis of hardware from a temporal logic specification. Syntroids is a space shooter arcade game realized on an FPGA, where the control flow architecture has been completely specified in Temporal Stream Logic (TSL) and implemented using reactive synthesis. TSL is a recently introduced temporal logic that separates control and data. This leads to scalable synthesis, because the cost of the synthesis process is independent of the complexity of the handled data.

In this case study, we report on our experience with the TSL-based development of the Syntroids game and on the implementation quality obtained with synthesis in comparison to manual programming. We also discuss solved and open challenges with respect to currently available synthesis tools.

I. INTRODUCTION

Computationally controlled systems that are embedded into physical products are of ever-growing importance in modern life. They range from simple devices, like a kitchen timer or a heating controller, to enormously complex ones like autonomous vehicles and aircraft. For safety-critical systems, the standard design flow is to first manually write an implementation and then verify the implementation against a formal specification.

An attractive alternative to this design flow is offered by reactive synthesis, which automatically creates a correct-by-construction implementation from a specification given in a temporal logic. In practice, however, applying the currently available synthesis tools is difficult. Even though there has been some success in synthesizing control-intensive systems, such as the AMBA arbiter [1], synthesis tools often fail due to the complexity of the handled data. For standard reactive synthesis, all data structures must be encoded on the bit-level, which, for complex data, results in a far too large state space.

Recently, a new temporal logic, Temporal Stream Logic (TSL), has been introduced that specifically addresses this problem [2]. TSL separates the specification of the control structure from the data transformations. This leads to scalable synthesis, because the cost of the synthesis process is independent of the complexity of the handled data.

In this paper, we describe a case study in which we apply TSL-based synthesis to the development of a non-trivial arcade game. We develop Syntroids, a space shooter game realized on an FPGA. The design of the game involves several data-intensive features that need to be handled by TSL, like reading data from an external sensor using an SPI interface, displaying data on a multi-color LED matrix, and managing an open number of enemies in the game’s world. To the best of our knowledge, this is the most complex case study for reactive synthesis to date.

The Syntroids game is controlled via the orientation and movement of a physical screen, similar to modern smartphone games. The player is inside a spaceship and has to shoot asteroids, also referred to as enemies, rushing at the spaceship from all directions. If the spaceship is hit by an asteroid, then the game is over. The player gets a point for every asteroid taken down. As the game progresses, the difficulty increases with new enemies moving faster and faster. At all times, the player can switch back and forth between three different game modes:

1) If the device is held horizontally (screen is upward) the game switches to radar mode. The radar mode shows a top-view of the environment, in which the player can easily determine where and how close enemies are.

2) If the device is held vertically (screen towards the player), the game switches to cockpit mode. Cockpit mode shows the view through the windshield of the spaceship. To look into different directions, the player has to turn accordingly. Once enemies are close enough to be visible, the player can shoot at them by aiming the device straight at one of the enemies and pushing the device quickly into the direction of the enemy and back again. The spaceship’s laser gun then instantly destroys the asteroid.

3) The score mode shows the score, depicted as one dot per point. This mode is chosen by holding the device upside down over the player’s head. The score is shown in the color of the most dangerous asteroid.

When the player’s spaceship is hit by an asteroid, a game over screen is shown and the game can be restarted by doing a shooting gesture. Pictures of the device’s hardware, as well as radar and cockpit mode are shown in Fig. 1.
**II. GameArchitecture**

The game’s architecture, depicted in Fig. 2, can be organized according to four tasks: management of the game logic, generating LED matrix output, SPI in- and output handling, and controlling sensor data acquisition, as well as storing and converting them into usable signals.

1) **Gameplay:** The game logic is implemented by the GameLogic module and the EnemyModules. Every EnemyModule stores the data of a single enemy and moves or resets the enemy to a new position, represented as a polar coordinate. Each enemy gets an individual move-clock-signal from GameLogic indicating if it must move.

The GameLogic also generates random starting angles as respawn points for the enemies. Therefore, it checks, whether an enemy was shot or the player is hit to generate game over or reset signals. Furthermore it handles the score, which increases with every enemy taken down and game over or reset signals. Furthermore it handles the whether an enemy was shot or the player is hit to generate game over or reset signals. Overall, the GameLogic module can handle a variable number of enemies.

2) **Video Output:** The GameModule manages the drawing process of the game. The three drawing modules (Cockpit-, Radar- and ScoreBoard) work in parallel. They iterate over all pixels, where they output data for one pixel every clock cycle. Based on the game mode and whether the game is over the GameModule chooses the right pixel to be written to the video-memory of the LedMatrix module.

The ScoreBoard manages the printing of the score and the game over screen, depending on the state of the game. The RadarBoard prints the radar by calculating Cartesian coordinates for every enemy periodically with respect to the screen’s orientation. The cockpit mode is managed by the CockpitBoard, whose main task is drawing the enemies as squares depending on their distance and rotation, as well as on the orientation of the player. Therefore, the module checks for every displayed pixel, whether and which enemy it displays.

The LED matrix screen is controlled by the LedMatrix module also providing the video memory. Furthermore, it allows to change pixels independently of the update process of the physical LED matrix.

3) **User input:** A sensor device, attached via PMod interface, is used to determine orientation and movement of the device. To this end, the accelerometer and gyroscope embedded as part of the sensor are used. The communication with the sensor works via a 4-pin SPI.

The SPI module implements standard SPI communication by coordinating the SPI Write and SPI Read modules, which are split into several submodules. For reading and writing, respectively, one of the submodules manages a state, while the others use it to generate output. The SPI Read module also has to retrieve data from the resistant input pin. The modules all work for variable serial clock speeds.

The sensor submodules are coordinated by the Sensor module. In the beginning the Sensor module selects the SensorInit module, which initializes the device. Afterwards the SensorPart modules are scheduled to read their assigned registers, e.g., all accelerometer registers. They communicate with the SPI module, the RegisterManager and the SensorSelector, where the SubmoduleChooser only forwards the signals of the currently selected module. The device uses chip select pins for accessing the different sensors. The SensorSelector integrates these with the SPI communication and selects them according to which part of the sensor the module is currently communicating with.

4) **Data handling:** To read the sensor data asynchronously and independent of the current communication state, the data is stored in separate SensorRegisters. The RegisterManager controls all the registers. Moreover since the sensor values are read in two steps, it caches the intermediate values.

The conversion of the data to meaningful inputs of the game is handled by three converter modules using several (empirical gained) threshold values for the specific sensor outputs. The RotationCalculator calculates the player’s absolute rotation from his starting position, using the gyroscope’s x- and z-axis, depending on the mode of the game. The rotation is gained by integrating the gyroscope’s output to the rotation speed. The GamemodeChooser works on the gyroscope’s y-axis, which is used to differentiate between the three game modes based on the rotation. The ActionConverter recognizes shooting and resetting the game, for which the z-axis of the accelerometer is used. To avoid misdetection due to centrifugal force it also utilizes the three gyroscope values.
III. Temporal Stream Logic

The control flow behavior of all highlighted modules (blue) in the architecture of Fig. 2 has been specified using Temporal Stream Logic (TSL) [2]. The logic introduces a clean separation between pure data transformations and temporal control. If a TSL specification is realizable, then it can be turned into a Control Flow Architecture, an abstract representation of the hardware architecture that covers all possible behavior switches. In combination with concretizations for pure data transformations and the functional hardware description language CaSH [3], the control flow then is implemented on the FPGA.

Temporal Stream Logic builds on the notion of updates, such as \([y \leftarrow f(x)]\) expressing that on every clock cycle the pure function \(f\) is applied to the input stream \(x\) and the result is piped to the output stream \(y\). These updates are combined with predicate evaluations guiding the temporal control flow decisions. In combination with Boolean and temporal operations, the logic allows for expressing even complex, temporally evolving architectures using only a short, but precise description of the temporal control.

The advantage of TSL is that function and predicate names, as used by the specification, are only considered as symbolic literals. The semantics of the logic then guarantee that synthesized systems satisfy the specified behavior for all possible implementations of these literals. They are only classified according to their arity, i.e., the number of other function terms, they are applied to, as well as by their type: input, output, cell, function or predicate.

TSL specifications are evaluated on a synchronous system architecture as shown in Fig. 3. The syntax utilizes a term based notion, build from input streams \(i \in I\), output streams \(o \in O\), memory cells \(c \in C\), and function and predicate literals \(f \in F\) and \(p \in P\) with \(P \subseteq F\), respectively. The purpose of cells is to memorize data values that had been output to a cell at time \(t\) in \(\text{Time}\) for providing them again as inputs at time \(t + 1\). We differentiate between function terms \(\tau_F \in \mathcal{T}_F\) and predicate terms \(\tau_P \in \mathcal{T}_P\), build according to the following grammar:

\[
\begin{align*}
\tau_F & ::= s_1 \mid f \tau_F^0 \tau_F^1 \cdots \tau_F^{n-1} \\
\tau_P & ::= p \tau_P^0 \tau_P^1 \cdots \tau_P^{n-1}
\end{align*}
\]

Here, \(s_1 \in \mathbb{I} \cup C\) is either an input stream or a cell. In a TSL formula \(\varphi\), function terms are then combined to updates, extended with predicate terms, Boolean connectives, and temporal operators:

\[\varphi ::= \tau_P \mid [s_0 \leftarrow \tau_F] \mid \neg \varphi \mid \varphi \land \varphi \mid \bigcirc \varphi \mid \varphi \cup \varphi\]

where \(s_0 \in O \cup C\) is either an output signal or a cell.

The semantics of a TSL formula \(\varphi\) utilize a universally quantified assignment function \(\langle \cdot \rangle : \mathcal{F} \rightarrow \mathcal{F}\), fixing an implementation for each predicate and function literal, as well as input streams \(i\). We only give an intuitive description of the semantics here. For a fully formal description the interested reader is referred to [2]. Intuitively, the semantics of TSL are summarized as follows:

- **Predicate terms** evaluate to either \(\text{true}\) or \(\text{false}\), by first selecting implementations for all function and predicate literals according to \(\langle \cdot \rangle\), and then applying them to inputs, as given by \(i\), and cells, using the stored value at the current time \(t\). The content of a cell thereby is fixed iteratively, by selecting the past values...
piped into the cell over time. Cells are initialized using a special constant, provided as part of $\langle \cdot \rangle$.

- **Function terms** evaluate similar to predicate terms, except that they evaluate to values of arbitrary type.
- **Updates** are used to pipe the results of function term evaluations to output streams or cells. Therefore, updates, as they appear in a TSL formula, semantically are typed as Boolean expressions. In that sense, update expressions state that a specific flow is executed at a specific time, where an update evaluates to true if it is used and to false, otherwise. Outputs or cells only can receive a single update at any time.

- The **Boolean operators** negation $[\neg]$ and conjunction $[\wedge]$, and the **temporal operators** next $[\bigcirc]$ and until $[[\mathcal{U}]]$ have standard semantics and feature the default derived operators such as release $[\bigcirc \mathcal{R} \psi \equiv \neg((\neg \psi)[[\mathcal{U}](\neg \varphi))$, finally $[\bigdiamond \varphi \equiv \text{true}\mathcal{U} \varphi]$, always $[\square \varphi \equiv \text{false}\mathcal{U} \varphi]$, and the weak version of until $[[\mathcal{U}W \psi \equiv (\psi[[\mathcal{U}](\square \varphi))$. The precedence order of the listed operators matches the listed order, except that $\square$ and $\bigdiamond$ have higher precedence than $\mathcal{U}$ and $\mathcal{R}$.

The synthesis problem of creating a control flow architecture $\mathcal{A}$ that satisfies a TSL specification $\varphi$ is stated by

$$\exists \mathcal{A}. \forall t. \forall (\cdot). \mathcal{A}[(t, 0) \vdash (\cdot) \varphi]$$

where $\mathcal{A}(t, 0)$ denotes the output produced by $\mathcal{A}$ under the input $t$. Note that $\mathcal{A}$ must satisfy the specification for all possibly chosen function and predicate implementations, as selected by $\langle \cdot \rangle$, and all possible inputs $t$.

IV. Module Specifications

We describe the development process of using TSL for the creation of the Syntroids game components. We discuss the full step-by-step design process for the LedMatrix module and highlight some insights for the other modules.

A. LedMatrix

The LedMatrix module is responsible for displaying images on the physical LED matrix screen. Therefore, it has to send control data over the hardware pins and needs to interact with a memory module serving as video memory. It receives writing commands for individual pixels, passed via writecolor and the coordinates xcoordinate and ycoordinate, and a control bit write, indicating whether a pixel must be written to the video memory. The module is also able to provide the pixel’s color, determined by the delivered coordinates (with a certain delay), which is, however, not used by our application at the moment.

The LED matrix hardware interface splits the screen into two halves, which are operated in parallel. On every half, the same single column is active at a time, while all other columns are turned off. The active column is selected by the 16-bit coord$\_x$-Pin. Each half additionally uses a register for holding the content of the shown column and a buffer register of the size of one row. By turning driverPin high the driver register can be turned off. If bufferPin is high, then the content of the buffer register is moved to the driver register.

The writing procedure for operating the matrix cycles through all columns for writing to the buffer registers and for flushing the content to the driver register, before showing the corresponding column. The buffer registers are shift registers, which shift their content each time extclock rises (also referred to as clock) and hold 3-bit color values outputted to color$\_1$ and color$\_2$, one for each half, respectively. Due to electrical characteristics of the LED matrix multiple LEDs may turn on, even if only a single LED is lighted up, if the data is written to fast. This effect is known as ghosting and is avoided by slowing down the writing process.

For writing to the video memory over ramwrite, a command consisting of a color and an address needs to be transmitted. The video memory also delivers a pixel ramout, if requested with an address over ramosp. Writing and reading are independent, but it is only possible to read a single value at a time.

The specification of the LedMatrix module is given by $\varphi_{\mathcal{A}} \rightarrow (\bigwedge_{i=1}^2 \psi_i) \wedge \bigvee_{i=1}^{21} \psi_i$ and covers the following tasks:

1) **Memory Interaction**: Whenever a color is taken from the video-memory, it must be preceded by a lookup action.

$$\psi_1 := \langle \text{color}_1 \leftarrow \text{ramout} \rangle \rightarrow [\text{ramosp} \leftarrow \text{ramosp}, \text{coord}_x (\text{coord}_y + 1)]$$

$$\psi_2 := \langle \text{color}_2 \leftarrow \text{ramout} \rangle \rightarrow [\text{ramosp} \leftarrow \text{ramosp}, \text{coord}_x (\text{coord}_y + 1)]$$

$$\psi_3 := \langle \text{color}_R \leftarrow \text{ramout} \rangle \rightarrow [\text{ramosp} \leftarrow \text{ramosp}, \text{xcoordinate ycoordinate}]$$

However, there is no lookup action initially.

$$\psi'_1 := \neg [\text{color}_1 \leftarrow \text{ramout}] \wedge \neg [\text{color}_2 \leftarrow \text{ramout}] \wedge \neg [\text{color}_R \leftarrow \text{ramout}]$$

The literals coord$\_x$ and coord$\_y$ are cells storing the $x$- and $y$-coordinates internally. Note that we use notions such as $(+1)$ for TSL literals without pre-assigned semantics for improved readability reasons.

Only if the write signal is high, the passed color is written to the video memory. Otherwise it remains unchanged.

$$\psi_4 := \text{write} \rightarrow [\text{ramwrite} \leftarrow \text{writeramone()}]$$

Finally, the color is output infinitely often.

$$\psi_5 := \bigwedge [\text{color}_R \leftarrow \text{ramout}]$$
2) **External Clock Generation:** The clock is initially low and toggles between low and high infinitely often. We use () after function literals to mark them as constants.

\[
\psi_4 := \langle \text{extclock} \leftarrow \text{low}(\) \rangle \\
\psi_7 := \diamond \langle \text{extclock} \leftarrow \text{high}(\) \rangle \land \diamond \langle \text{extclock} \leftarrow \text{low}(\) \rangle
\]

Whenever the clock is high, then the outputs are stable.

\[
\psi_8 := \langle \text{extclock} \leftarrow \text{high}(\) \rangle \\
\rightarrow \langle \text{color}_1 \leftarrow \text{color}_1(\rangle \land \langle \text{color}_2 \leftarrow \text{color}_2(\rangle \\
\land \langle \text{coord}_x \leftarrow \text{coord}_x(\rangle \land \langle \text{coord}_y \leftarrow \text{coord}_y(\rangle
\]

3) **Pixel Updates:** The module changes the x-coordinate coord\_x infinitely often for printing out at every pixel.

\[
\psi_9 := \diamond \langle \text{coord}_x \leftarrow \text{coord}_x + 1(\rangle
\]

For writing the correct color between each generated clock cycle we output colors at both colors pins:

\[
\psi_{10} := \langle \text{extclock} \leftarrow \text{low}(\) \rangle \\
\rightarrow \langle \text{color}_1 \leftarrow \text{ramout} \rangle R \neg \langle \text{extclock} \leftarrow \text{high}(\) \rangle \\
\psi_{11} := \langle \text{extclock} \leftarrow \text{low}(\) \rangle \\
\rightarrow \langle \text{color}_1 \leftarrow \text{ramout} \rangle R \neg \langle \text{extclock} \leftarrow \text{high}(\) \rangle
\]

However, both of these color settings are preceded by a ram lookup that requires the correct coordinates. Since the led matrix works by using a shift register, the module has to adjust the internal x-coordinate before looking up the colors, but only once for every clock cycle.

\[
\psi_{12} := \langle \text{extclock} \leftarrow \text{low}(\) \rangle \\
\rightarrow \langle \text{coord}_x \leftarrow \text{coord}_x + 1 \rangle R \neg (\langle \text{color}_1 \leftarrow \text{ramout} \rangle \lor \langle \text{color}_2 \leftarrow \text{ramout} \rangle \\
\lor \text{rampos} \rightarrow \text{rampos1} \text{coord}_x \langle \text{coord}_y + 1 \rangle \rangle \\
\lor \text{rampos} \rightarrow \text{rampos2} \text{coord}_x \langle \text{coord}_y + 1 \rangle \rangle \\
\lor \text{extclock} \rightarrow \text{high}(\rangle
\]

\[
\psi_{13} := \langle \text{coord}_x \leftarrow \text{coord}_x + 1 \rangle \rightarrow (\langle \text{extclock} \rightarrow \text{high}(\rangle \\
R \neg (\langle \text{coord}_x \leftarrow \text{coord}_x + 1 \rangle)
\]

When reaching the maximum x-value the module has to adjust the y-coordinate for writing the next row

\[
\psi_{14} := \langle \text{coord}_x \leftarrow \text{coord}_x + 1 \rangle \land \langle \text{coord}_x = \text{size}_x(\rangle - 1 \rangle \\
\leftarrow (\langle \text{coord}_x \leftarrow \text{coord}_x + 1 \rangle \\
\land \langle \text{coord}_x = \text{size}_x(\rangle - 1 \rangle)
\]

while exactly then, it also prints the content of the buffer.

\[
\psi_{15} := \langle \text{bufferPin} \leftarrow \text{high}(\) \rangle \\
\leftrightarrow (\langle \text{coord}_x \leftarrow \text{coord}_x + 1 \rangle \\
\land \langle \text{coord}_y = \text{size}_x(\rangle - 1 \rangle) \\
\psi_{16} := \langle \text{bufferPin} \leftarrow \text{high}(\) \rangle \lor \langle \text{bufferPin} \leftarrow \text{low}(\) \rangle
\]

Note that formula \(\psi_{15}\) avoids that: if not changing the output, the buffer pass-through is never active. As the driver pin is not used we fix it to be always low:

\[
\psi_{17} := \langle \text{driverPin} \leftarrow \text{low}(\) \rangle
\]

4) **Ghosting Elimination:** The last subroutine introduces delay to avoid ghosting. The delay itself is handled by waitcounter. If the clock is low, then the counter starts. The x-coordinate does not change until it reaches zero again due to an overflow.

\[
\psi_{18} := \langle \text{extclock} \leftarrow \text{low}(\) \rangle \\
\rightarrow (\langle \text{waitcounter} \leftarrow \text{waitcounter} + 1 \rangle \land \langle \text{coord}_x \leftarrow \text{coord}_x + 1 \rangle)
\]

\[
\psi_{19} := \neg (\langle \text{waitcounter} \leftarrow \text{waitcounter} + 1 \rangle) \\
\psi_{20} := \langle \text{waitcounter} \leftarrow \text{waitcounter} + 1 \rangle \\
\rightarrow (\langle \text{waitcounter} = 0 \rangle \lor \langle \text{extclock} \leftarrow \text{low}(\) \rangle)
\]

However, until the overflow, coord\_x does not change.

\[
\psi_{21} := \langle \text{extclock} \leftarrow \text{low}(\) \rangle \rightarrow (\langle \neg (\langle \text{coord}_x \leftarrow \text{coord}_x + 1 \rangle) \\
\land (\text{waitcounter} \neq 0)\rangle
\]

and because of \(\psi_{12}\) the whole writing process is stalled. The stalling must end eventually, which is satisfied since the counter overflows. However, this behavior requires information on the data, i.e., the assumption

\[
\psi_{22} := \bigodot (\text{waitcounter} \neq 0)
\]

B. **Scoreboard**

The Scoreboard module receives the score, its color scorecolor and a Boolean signal gameover indicating if the game is over. It provides a single point which consist of an x-coordinate bxcoord, a y-coordinate bycoord and a color value actcolor, which may be written to the video-memory. To draw the right image the module cycles over all pixels and writes the appropriate colors:

\[
\bigodot [\langle \text{bxcoord} \leftarrow \text{bxcoord} + 1 \rangle \land \\
\bigodot (\langle \text{bxcoord} = \text{size}_x(\rangle - 1 \rangle \leftrightarrow [\langle \text{bycoord} \leftarrow \text{bycoord} + 1 \rangle)]
\]

where bxcoord and bycoord are internal 5-bit values that may overflow. Using such counters is on the one hand necessary, since currently available synthesis tools are not able to handle specifications with large numbers of \(Q\)-chains, and on the other hand useful, as they automatically parameterize the module for possibly different screen sizes.

C. **GameLogic**
The GameLogic module manages the logic and state of the game. It chooses between game over and running mode, selects the score, and coordinates the enemies with the actions of the player. Among others, it receives Boolean signals indicating the gamestart and whether the player has shot, as well as the data of all enemies bundled together to enemies. Properties of individual enemies are selected with functions like getenemyangle and getenemyradius using the enemy index, realized through the internal cell counter. A useful design feature of TSL is that it automatically ensures conflict free management of streams, even at different places. An example is the output stream score, which depends on the game state satisfying

\[ \square (\text{gamestart} \leftrightarrow [\text{score} \leftarrow \text{zeroScore}]) \]

The property states that the score is reset to zero if the game restarts. At the same time the condition

\[ \square (\square (\text{gameover} \leftarrow \text{high}) \land \neg \text{gamestart} \rightarrow [\text{score} \leftarrow \text{score}]) \]

requires that if the game is over and is not restarted, then the score does not change, which ensures that the score is not changed when the game is over. The semantics of TSL ensure that both properties are realizable simultaneously, while the synthesis engine takes care that there indeed is a conflict free resolution. The feature especially pays off as the synthesis engine takes care that there indeed is a conflict free resolution. The feature especially pays off as the synthesis engine takes care that there indeed is a conflict free resolution.

\[ \psi_1 := \square \square (\text{partControl} \leftarrow \text{accOn}) \]
\[ \psi_2 := \square \square (\text{partControl} \leftarrow \text{gyrOn}) \]
\[ \psi_3 := \square (\neg \text{initOn} \land \neg \text{accFinished} \land \neg \text{initFinished} \rightarrow [\text{partControl} \leftarrow \text{noCmd}]) \]

The update \([\text{partControl} \leftarrow \text{initOn}])\) is necessary for the specification to be realizable. Otherwise, the initialization would be forbidden, since there is no finished signal initially. It is assumed that the other modules will return a finished signal after being started

\[ \phi_1 := [\text{partControl} \leftarrow \text{accOn}] \rightarrow \square \square \text{accFinished} \]
\[ \phi_2 := [\text{partControl} \leftarrow \text{gyrOn}] \rightarrow \square \square \text{gyrFinished} \]

which is necessary for realizability, since otherwise the eventuality cannot be satisfied if all inputs are always low.

E. SensorPart

This module is configured using six register addresses, a sensor type determining the right chip select and a module type to choose the correct register. In the specification the following structure is used repeatedly

\[ \phi_a \land \phi_b \land \phi_c \]

where \(\phi_a\) depends on an input and \(\phi_b\) and \(\phi_c\) are output assigning updates, the formula specifies a state in which the module waits for \(\phi_a\), meanwhile outputting \(\phi_c\). If \(\phi_a\) happens, then it switches the state with output \(\phi_b\). The formula is used to ensure a sequence of actions. A followup state is defined using a \(\sqcap\)-operation and the same structure as in the specification above.

\[ \phi_b \rightarrow \square (\phi_a \land \phi_c) \land (\neg \phi_a \land \phi_c)) \]

The formula structure is used to sequentially read all six registers, to finish and to wait for the next start signal. We use ANSWER as an alias for spiFinished spiResponse.

\[ \square (\square (\text{spiControl} \leftarrow \text{readCmd reg}) \rightarrow \square (\text{spiResponse}) \]

The property is repeated for registers \(\text{reg}_1, \ldots, \text{reg}_6\). There is a RegManager command generated after each reception of an answer, which is specified by equivalence with the next read command, executed at the same time.

\[ \square (\text{spiControl} \leftarrow \text{readCmd reg}) \rightarrow [\text{regManagerCmd} \leftarrow \text{setRegister moduleType zero}]) \]

V. EXPERIMENTAL RESULTS

With specifications for all modules at hand, we first synthesize the control using the TSL synthesis toolchain \cite{4} in combination with the game based LTL synthesizer STRIX \cite{5} and the bounded synthesizers BoSy \cite{6} and BoWSER \cite{7}. As a result, we obtain a source code module for every synthesized component that is implemented for the hardware description language CLAASH \cite{8} and parameterized in the universally quantified functions. These parameters then are instantiated with manually created implementations for 42 functions, 24 predicates and 10 data types, implemented with less than 200 lines of CLAASH code. The modules then are wired together according to the hardware description language YOSYS and the place-and-route tool Nextpnr \cite{8} the code is turned into a binary to be uploaded to the FPGA.

The project is implemented on an icoBoard with an iCE40 hx8k FPGA providing 7680 LCs and a 100MHz.
clock. Due to timing constraints, however, it runs on a prescaled clock of 10MHz. The screen is an Adafruit LED matrix consisting of 32×32 RGB LEDs. Input movements are obtained from a Digilent PModNav module featuring an accelerometer and a gyroscope sensor. All sources of the project are available at:

react.uni-saarland.de/casestudies/syntroids

Our experimental results for synthesizing control flow architectures from TSL are depicted in Table I. For each module we counted the number of guarantees (G) and assumptions (A) split into temporal (T) and non-temporal (L) sub-formulas. Whenever possible, we used BoWSEr to determine the number of states of the smallest Mealy machine satisfying the specification (M). For each tool and module, we measured the synthesis time in seconds (Time) and the number of AIGER latches (Lat) and gates (Gat) of the generated circuit, where for each module the highlighted result was used in the final implementation.

We also compared the synthesized game with a manually created reference implementation with respect to the number of logic cells (LCs) used and timing guarantees provided by NextPnr. The results of Fig. 4 show differences in LCs and timing when swapping a module in the hand-made game with a synthesized one. The used abbreviations are defined in Table I. Similar results are shown by Fig. 5 except that there a group of modules is swapped. All modules being swapped is reflected by All.

| Module                      | G | A | M | Time  | Lat  | Gat  |
|-----------------------------|---|---|---|-------|------|------|
| ActionConverter (AC)        | 4 | 2 | 1 | 0.316 | 1    | 8    |
| Cockpitboard (CB)           | 12 | 11 | 0.272 | 1    | 6    |
| EnemyModule (EM)            | 4 | 1 | 0.272 | 1    | 6    |
| Gameologic (GL)             | 15 | 6 | 0.272 | 1    | 6    |
| GameModeChooser (GC)        | 7 | 4 | 0.272 | 1    | 6    |
| GameMode (GM)               | 3 | 3 | 0.328 | 1    | 10   |
| LedMatrix (LM)              | 14 | 13 | 0.328 | 1    | 10   |
| Radarboard (RB)             | 13 | 1 | 0.328 | 1    | 10   |
| RegisterManager (RM)        | 5 | 5 | 0.292 | 1    | 4    |
| RotationCalculator (RC)     | 5 | 5 | 0.292 | 1    | 4    |
| SPI (SPI)                   | 6 | 9 | 0.292 | 1    | 4    |
| SPIReadClk (SPI\text{R})    | 2 | 0 | 0.292 | 1    | 4    |
| SPIReadManag (SPI\text{R})  | 9 | 2 | 1    | 4    |
| SPIReadSdi (SPI\text{R})    | 2 | 0 | 0.292 | 1    | 4    |
| SPIWriteClk (SPI\text{W})   | 2 | 0 | 0.292 | 1    | 4    |
| SPIWriteManag (SPI\text{W}) | 7 | 2 | 0.292 | 1    | 4    |
| SPIWriteSdi (SPI\text{W})   | 3 | 0 | 0.292 | 1    | 4    |
| Scoreboard (SB)             | 7 | 0 | 0.292 | 1    | 4    |
| Sensor (Sen)                | 2 | 4 | 7429.74 | 2 | 29 |
| SensorInit (Sen)            | 2 | 12 | 159.076 | 4 | 95 |
| SensorPart (Sen)            | 9 | 9 | 1985.21 | 3 | 34 |
| SensorRegister (RM)         | 1 | 0 | 0.292 | 1    | 4    |
| SensorSelector (SS)         | 5 | 0 | 0.292 | 1    | 4    |
| SensorSubmodulChooser (Sen) | 1 | 4 | 766.084 | 2 | 44 |

Table I

![Fig. 4. LCs & timing for a single module swapped.](image1)

![Fig. 5. LCs & timing for multiple modules swapped.](image2)

VI. DISCUSSION

Our study shows that TSL synthesis provides several advantages over manual programming.

1) Behavior Descriptions: One major advantage of synthesis is that a specification describes control behavior...
much better than a classic program or hardware description. The following situations provide some examples:

a) Data Manipulation at different Places: If data is manipulated that depends on many different logical conditions, which might even be part of different subroutines, then TSL outperforms classically created code. An example is the score value of the \texttt{GameLogic} module, which is manipulated at different places and depends on many different conditions. When handling score by hand, e.g., in CAASH or Verilog, the value that is output to score must be handled consistently. Hence, it must be guarded by the right conditions, which, however, are also affected at all positions, where score is currently used. This is not only tedious, but also a highly error-prone task.

b) Scheduling by Order Constraints: Using a partial order for describing how events must follow each other is much easier than always fixing a total order. Examples are the conditions described in the \texttt{SensorPart} module of the form \( \varphi_B \rightarrow O(\varphi_B \land \neg \varphi_F) \) or conditions that reference updates, which will happen in the future, as in the \texttt{LedMatrix} module.

\[
\begin{align*}
\Box((O[\text{color} \leftarrow \text{ramout}]) \\
\rightarrow [\text{rampos} \leftarrow \text{rampos}, \text{coord} \leftarrow (\text{coord} + 1)])
\end{align*}
\]

\( \psi_1 := \Box[\text{partControl} \leftarrow \text{accOn}()] \)
\( \psi_2 := \Box[\text{partControl} \leftarrow \text{gyrOn}()] \)

2) Optimally Timed Solutions: Another interesting observation is that synthesis tools are able to create optimally timed solutions, e.g., if there is an update that happens repeatedly, then it is possible to specify its length by using a hard bound in form of a \( O \)-chain. An example is a simplified version of the \texttt{LedMatrix} specification that does not take care of ghosting. In this case, the internal \( x \)-coordinate must be increased infinitely often. The cycle length between these increases can be specified using \( O^n[\text{coord} \leftarrow \text{coord} + 1] \) for \( n \in \mathbb{N} \). In a separate test series we found, that with \( n = 5 \) the module is realizable, but with \( n = 4 \) it is not. Therefore, the minimal cycle length is five. Hence, it is easily possible to enforce the minimal “time density” of cyclic behaviour, which would be hard to provably achieve in a manual implementation.

3) Easy expandability: Another advantage is that modules can be easily expanded by adding new properties to the specification. An example is the \texttt{Ghosting Elimination} which can be added to the \texttt{LedMatrix} specification without the need of changing any of the remaining properties.

4) Modification and Reuse: Due to the separation of data and control, a module can be modified through small changes on the data level, without affecting its properties on the control level. For example the stalling time of the \texttt{LedMatrix} or the screen size handled by \texttt{Scoreboard} are easy to change on the data level. Also modules can be reused for similar tasks, which differ only in the data they work on. An example is the \texttt{SensorPart} module, which is used multiple times to implement different parts of the sensor by instantiating it with different function implementations on the data level.

5) Verification: Synthesis has the verification problem included. It is especially easy to add new conditions, which would not be necessary for determining the behavior, but are important additional safety conditions.

VII. FURTHER WORK

There are also several open challenges.

1) Synthesis Times: TSL synthesis is a fairly hard problem such that it was foreseeable that synthesis tools took quite some time for the more sophisticate specifications (cf. Table I). Thus, these specifications indicate benchmarks, for which synthesis tools still have to leverage improvements for the future.

2) Next Chains: Synthesis tools yet are not able to cope with long chains of \( O \), e.g., when describing a bounded waiting process. Although TSL allows to circumvent the problem by pushing waiting times to data counters, it may be the intend of the developer to specifically constraint the bounded behavior at the control level.

3) Specification Debugging: As specifications are still written by humans, and humans are prone to make mistakes, the specifications still might be incorrect, especially finding unrealizability reasons is difficult. Hence, we need better debugging tools that help with identifying the mistakes and provide strategies for their resolution.

4) Module Distribution: TSL synthesis allows the creation of modules independently of each other, to be finally composed to a single architecture, like we did with Fig. 2. However, it might be necessary to specify global properties of the system to ensure the correct interaction of multiple modules as well. For example, a related problem, that we encountered, was that using multiple specifications does not prevent the introduction of latch-free cycles on paths between multiple modules. We had to introduce them manually (cf. unlabeled gray boxes in Fig. 2) while taking care that they indeed preserve the intended behavior.

VIII. CONCLUSION

We have presented \textit{Syntroids}, the first interactive and reactive hardware game that has been completely specified with Temporal Stream Logic and is synthesized from the created specifications using current state-of-the-art synthesis tools. Our experience shows that Temporal Stream Logic is indeed a feasible design flow for the development of reactive systems, providing significant advantages over manual programming. We also identified challenges that remain to be solved in order to accomplish a robust TSL-based development process.

Acknowledgements. We thank Dan Gisselquint for debugging a design issue with us that lead to nondeterministic timing behavior and the YOSYS and CAASH development teams for rapidly resolving our reported issues.
References

[1] R. Bloem, S. Galler, B. Jobstmann, N. Piterman, A. Pnueli, and M. Weighofer, “Automatic hardware synthesis from specifications: A case study,” in 2007 Design, Automation Test in Europe Conference Exhibition, April 2007, pp. 1–6.

[2] B. Finkbeiner, F. Klein, R. Piskac, and M. Santulucito, “Temporal stream logic: Synthesis beyond the bools,” in Computer Aided Verification - 31th International Conference, CAV 2019, New York, NY, USA, July 15-18, 2019, Proceedings, Part I, 2019. [Online]. Available: https://doi.org/10.1007/978-3-030-25540-4_35

[3] C. Baaij, “Digital circuit in cAash: functional specifications and type-directed synthesis,” Ph.D. dissertation, 1 2015, eemcs-eprint-23939.

[4] B. Finkbeiner, F. Klein, R. Piskac, and M. Santulucito, “Synthesizing functional reactive programs,” CoRR, vol. abs/mmnn.nnmm, 2019, available at https://www.react.uni-saarland.de/publications/FKPS19b.html

[5] P. J. Meyer, S. Sickert, and M. Luttenberger, “Strix: Explicit reactive synthesis strikes back!” in Computer Aided Verification - 30th International Conference, CAV 2018, Held as Part of the Federated Logic Conference, FloC 2018, Oxford, UK, July 14-17, 2018, Proceedings, Part I, ser. Lecture Notes in Computer Science, H. Chockler and G. Weissenbacher, Eds., vol. 10981. Springer, 2018, pp. 578–586. [Online]. Available: https://doi.org/10.1007/978-3-319-96145-3_31

[6] P. Faymonville, B. Finkbeiner, and L. Tentrup, “Bosy: An experimentation framework for bounded synthesis,” in Computer Aided Verification - 29th International Conference, CAV 2017, Heidelberg, Germany, July 24-28, 2017, Proceedings, Part II, ser. Lecture Notes in Computer Science, R. Majumdar and V. Kuncak, Eds., vol. 10427. Springer, 2017, pp. 325–332. [Online]. Available: https://doi.org/10.1007/978-3-319-63390-9_17

[7] S. Jacobs, R. Bloem, M. Colange, P. Faymonville, B. Finkbeiner, A. Khalimov, F. Klein, M. Luttenberger, P. J. Meyer, T. Michaud, M. Sakr, S. Sickert, L. Tentrup, and A. Walker, “The 5th reactive synthesis competition (SYNTCOMP 2018): Benchmarks, participants & results,” CoRR, vol. abs/1904.07736, 2019. [Online]. Available: http://arxiv.org/abs/1904.07736

[8] D. Shah, E. Hung, C. Wolf, S. Bazanski, D. Gisselquist, and M. Milanovic, “Yosys+nextpnr: an open source framework from verilog to bitstream for commercial FPGAs,” CoRR, vol. abs/1903.10407, 2019. [Online]. Available: http://arxiv.org/abs/1903.10407