Self-rectifying resistive memory in passive crossbar arrays

Kanghyeok Jeon1,2,4, Jeeson Kim2,4, Jin Joo Ryu1, Seung-Jong Yoo1,2, Choongseok Song2, Min Kyu Yang3, Doo Seok Jeong2 & Gun Hwan Kim1

Conventional computing architectures are poor suited to the unique workload demands of deep learning, which has led to a surge in interest in memory-centric computing. Herein, a trilayer (Hf0.8Si0.2O2/Al2O3/Hf0.5Si0.5O2)-based self-rectifying resistive memory cell (SRMC) that exhibits (i) large selectivity (ca. 10⁴), (ii) two-bit operation, (iii) low read power (4 and 0.8 nW for low and high resistance states, respectively), (iv) read latency (<10 μs), (v) excellent non-volatility (data retention >10⁴ s at 85 °C), and (vi) complementary metal-oxide-semiconductor compatibility (maximum supply voltage ≤5 V) is introduced, which outperforms previously reported SRMCs. These characteristics render the SRMC highly suitable for the main memory for memory-centric computing which can improve deep learning acceleration. Furthermore, the low programming power (ca. 18 nW), latency (100 μs), and endurance (>10⁶) highlight the energy-efficiency and highly reliable random-access memory of our SRMC. The feasible operation of individual SRMCs in passive crossbar arrays of different sizes (30 × 30, 160 × 160, and 320 × 320) is attributed to the large asymmetry and nonlinearity in the current-voltage behavior of the proposed SRMC, verifying its potential for application in large-scale and high-density non-volatile memory for memory-centric computing.
Recent trends in computation highlight a shift from conventional computing towards memory-centric computing. In conventional computing, the processors are central, and the data subject to processing are transferred to the processors from a separate memory unit. Memory-centric computing avoids this data transfer through the memory hierarchy by placing processing power near the memory domain. Examples of memory-centric computing include near-data-processing and in-memory processing (also known as processing-in-memory or computing-in-memory). A significant motivator for this shift is deep learning, which requires immense memory capacity but simple data processing. Conventional computing exhibits significant shortcomings for this particular workload due to the enormous amount of data transferred between the separated memory and processors. These shortcomings include the memory wall, arising from the difference in performance between the processor and memory (processor > memory) and the consequent performance bottleneck in performance caused by the memory latency, and the immense power consumption over the buses between the processor and memory (processor > memory) and the consequent heat wall, arising from the difference in performance between the memory and processors. These shortcomings include the memory wall, arising from the difference in performance between the processor and memory (processor > memory) and the consequent performance bottleneck in performance caused by the memory latency, and the immense power consumption over the buses between the processor and memory (processor > memory). Specifically, the majority of the workload for deep learning results from the elementary operation for vector-matrix multiplication, which is a multiply-accumulate operation (one multiplication and one accumulation operation). Despite the simplicity of each operation, repetition over a massive matrix creates an enormous workload for the hardware because of its complexity $O(n^2)$. Notably, the trend in deep learning computing in recent years indicates an exponential increase in operation number; AlphaGo Zero in 2018 needed approximately 300,000 times the number of operations that were required for AlexNet in 2012. This trend is expected to continue. Therefore, employing memory-centric computing as a complementary approach or, more radially, an alternative approach to conventional computing is unavoidable if we wish to maintain sustainable progress in deep learning technologies.

Inference in deep learning only needs to read the weights in the memory, unlike training that needs to read and write the weights. Most of the workload for the hardware arises from inference rather than training as fully trained neural networks are only minimally re-trained and repeatedly applied to the given input data. Therefore, memory-centric computing for deep learning acceleration requires appropriate memories that have (i) large memory capacity, (ii) low latency in-memory read-out, (iii) low power consumption on memory read-out, (iv) non-volatility, and (v) complementary metal-oxide-semiconductor (CMOS) compatibility. Fast writing at low power is also desirable as a second priority. A common measure of hardware performance for inference is tera-operations per second per watt; therefore, requirements (ii) and (iii) directly improve the hardware performance. Requirement (i) is necessary because the state-of-the-art deep neural networks (DNNs) that can recognize real-world data are substantial in depth and unit number per layer. For instance, convolutional neural network (CNN)-based DNNs, such as AlexNet, VGGNet (specifically, VGG-19), GoogleLeNet, ResNet (specifically, ResNet-152), include approximately 60 M, 138 M, 4 M, and 60 M weights, respectively. When using a full precision float 32-bit format, the memory for the weights in a single model reaches 1.9 Gb, 4.4 Gb, 128 Mb, and 1.9 Gb, respectively. The memory should be sufficiently large to host these weights on-site to accelerate significantly the inference task. Requirement (iv) avoids loading the memory with massive amounts of weight data whenever it is re-booted. Compatibility with standard CMOS technologies (requirement (v)) is a critical criterion because the memory should be co-integrated with CMOS-based processing units.

Considering these requirements, there are several non-volatile memories which are regarded as potential storage-class memories combining the advantages of main memories (random-access memory (RAM)) and data storage. They include ferroelectric RAM (FRAM), spin-torque-transfer RAM (STT-RAM), phase-change RAM (PcRAM), and resistive RAM (RRAM). Thus far, these have not been commercialized as standalone storage-class memories due to a few shortcomings. For instance, FRAM and STT-RAM have an unavoidable limit to their memory capacity due to the use of transistors as bit-cell selectors and difficulty in fabrication. PcRAM may achieve high memory capacity using passive bit-cell selectors such as diodes and ovonic threshold switches; however, its high programming power and difficulty in multilevel programming preclude it from commercialization as storage-class memory. Similar to PcRAM, RRAM achieves high memory capacity and offers multilevel programming; however, its programming endurance is much lower than dynamic RAM and static RAM. Nevertheless, among these non-volatile memories, RRAM is the most likely candidate for the memory for memory-centric architecture for deep learning acceleration regarding requirements (i)–(iv) as the top priority. As a second priority, the advantages presented by RRAM in satisfying these requirements far outweigh its drawback of limited programming endurance. As a result, in-memory processors based on non-volatile memory frequently employ RRAM loaded with weight matrices.

RRAM offers feasible solutions to high memory capacity (requirement (i)) due to its multilevel operation and scalability down to the $4F^2$ design rule. Each memory bit-cell in RRAM is capable of multibit ($n$-bit; $n > 1$) representation using its $2^n$ resistance levels. This significantly increases its memory capacity. Moreover, RRAM can be realized in passive crossbar arrays (CAs) where each bit-cell is formed at an intersection of a row- and column-line, meeting the ultimate $4F^2$ design rule. Furthermore, the sneak current through unchosen cells, that leads to read-out errors should be considered. Staking a passive selector on the memory cell at a cross-point avoids read-out errors only if it is possible for the selector to address just the chosen bits with negligible interference, similar to transistors in active CAs. However, because a single terminal is used to turn on the selector, read, and program the memory cell, the independent operation of each of the two series elements may be challenging unless the selector is specifically tailored to the memory cell or vice versa. An alternative is to use self-rectifying memory cells (SRMCs) which are single memory cells, whose highly nonlinear and asymmetric current–voltage (I–V) behavior alone enables the current sensing amplifier to distinguish between chosen and unchosen cells, respectively. SRMCs have attracted significant attention because of their simplicity in bit-cell structure and thus potential compatibility with three-dimensional memory structure, enriching candidates for SRMCs, for example, NbO$_x$/TiO$_2$/NbO$_x$, TiO$_2$/HfO$_2$, Ta$_2$O$_5$/HfO$_2$, and Al-doped HfO$_2$. Albeit excellent in most aspects, each has shortcomings that hinder it from being a promising candidate for an SRMC.

In this paper, we propose an Hf$_0.8$Si$_0.2$O$_2$/Al$_2$O$_3$/Hf$_0.5$Si$_0.5$O$_2$ trilayer-based SRMC that accurately meets the requirements for the main memory in memory-centric computing. Our proposed device has high selectivity (ca. 10$^4$) and reliable 2-bit representation, which were verified in single cells in support of requirement (i), along with extremely low power consumption on a single read-out operation with 4 and 0.8 nW for low resistance state (LRS) and high resistance state (HRS), respectively, and latency of <10 μs in a single read-out operation in support of requirements (ii) and (iii). Moreover, we also demonstrate the excellent non-volatility (data retention >10$^4$ s at 85°C) in support of requirement (iv), and a programming pulse amplitude below 5 V, which is compatible with the CMOS voltage driving circuits in support of requirement (v). We summarize these features and
in a passive CA. Additionally, given the gradual set switching is favorable to inhibit the sneak current through unselected cells in inhibit region; the large inhibit region (between positive and negative voltage and large nonlinearity in HRS to LRS) and reset (from LRS to HRS) switching events are measured bipolar switching (BS) characteristics, both set (from positive to negative one-third voltage). From the results, negligible cell-to-cell variability in selectivity value of each reference was extracted from the current ratio between at the maximum programming voltage and its plateau was reached after ~3 μs and the same delay was shown.

**Table 1 Performance comparison between our SRMC and previous results.**

| First priority | Memory capacity | Selectivity (I \( @V_{op} / I @-1/3V_{op} \)) | Multibit operation | Read power (nW) | Read latency | Non-volatility | CMOS compatibility |
|----------------|-----------------|-----------------------------------------------|--------------------|----------------|--------------|----------------|-------------------|
| **This work** | -10⁴ | 2 bits | 4 | 0.8 | <10μs | >10³ s (cumulative) | ≤5 V |
| Haili et al.²⁴ | -10⁴ | - | 0.5 | 5 × 10⁻³ | - | >10⁴ s | - |
| Yoon et al.²⁵ | -10⁴ | - | 80 | 8 × 10⁻³ | - | >10⁴ | - |
| Kim et al.²⁶ | -2 × 10⁴ | - | 0.6 | 3 × 10⁻³ | - | >10⁴ | - |
| Huang et al.²⁷ | -3 × 10² | - | 1.4 | 0.2 | - | >10⁴ | - |
| Zhou et al.²⁸ | -10² | 2 bits | 0.3 | 2 × 10⁻³ | - | >10⁴ | ≤4 V |
| Hsu et al.²⁹ | -10³ | 2 bits | 2 | 2 × 10³ | - | >10⁴ | - |
| Chou et al.³⁰ | -3 × 10⁴ | - | 1.2 | 2 × 10³ | - | >10⁴ | - |

| Second priority | Program power (nW) | Program latency | Program endurance | Test scale | Device structure |
|------------------|-------------------|----------------|-------------------|------------|-----------------|
| **This work** | 18 | 100μs | >10⁶ | 30 × 30, 160 × 160, 320 × 320 arrays | Ru/Hf₀.₈Si₀.₂O₂/Al₂O₃/TiN |
| Haili et al.²⁴ | 6 × 10³ | - | - | - | Pt/Ta₂O₅/Hf₀.₈Si₀.₂O₂/TiN |
| Yoon et al.²⁵ | 100 | - | -10³ (DC) | - | Pt/Ta₂O₅/Hf₀.₈Si₀.₂O₂/TiN |
| Kim et al.²⁶ | 100 | - | -5 × 10³ (DC) | - | Pt/NbOₓ/TiO₂/NbOₓ/TiN |
| Huang et al.²⁷ | 1.3 × 10³ | 1μs | -10⁵ | - | TiN |
| Zhou et al.²⁸ | 4 | 10ms | -5 × 10² | - | Cu/Al₂O₃/aSi/Ta |
| Hsu et al.²⁹ | 8 × 10⁶ | - | - | - | Ni/TiO₂/HfO₂/Ni |
| Chou et al.³⁰ | 6 × 10³ | - | 20 | 36 bit array | Ta/TaOₓ/TiO₂|

compare with findings from previous studies in Table 1. The selectivity value of each reference was extracted from the current ratio between at the maximum programming voltage and its negative one-third voltage.

**Results**

**Resistive switching operation of unit SRMCs.** The proposed SRMC is based on an Hf₀.₈Si₀.₂O₂/Al₂O₃/Hf₀.₈Si₀.₂O₂ trilayer between a Ru top electrode (TE) and TiN bottom electrode (BE). The device fabrication procedure is detailed in the Methods Section. Figure 1a shows 90 I–V hysteresis loops at 85 °C for 30 different SRMCs of 2 × 2 μm² area (three loops each). We chose a memory operation temperature of 85 °C which is the upper bound of the industrial temperature range (~40–85 °C). Notably, no electroforming was needed to activate the switching behavior. From the results, negligible cell-to-cell variability in I–V behavior even at the elevated temperature was first identified. With the measured bipolar switching (BS) characteristics, both set (from HRS to LRS) and reset (from LRS to HRS) switching events are gradual under positive and negative voltage, respectively. The I–V loops in Fig. 1a highlight large asymmetry in I–V behavior between positive and negative voltage and large nonlinearity in I–V on both sides and are eligible to be used as SRMCs. A voltage range that allows extremely low current (barely sufficient to distinguish between different resistance states) is referred to as an inhibit region; the large inhibit region (~0.8–0.6 V) of our SRMC is favorable to inhibit the sneak current through unselected cells in a passive CA. Additionally, given the gradual set switching behavior, which is a self-compliance characteristic, no external current compliance is needed to protect the cell from a hard breakdown. This self-compliance characteristic is particularly desirable for passive CAs because a lack of transistors would otherwise limit current flow through memory cells.

We subsequently examined the BS of our SRMC in response to programming voltage pulses of different amplitudes (0–4.3 V) and widths (50 μs, 100 μs, and 1 ms). The measurement results in Fig. 1b indicate the onset of set switching at a positive voltage and a gradual reset behavior with the increase in reset voltage amplitude. The onset implies a threshold voltage for set switching, which enables non-destructive reading with a read-out voltage below this threshold voltage. Accordingly, we chose a read-out voltage of 2 V. The voltage pulses of 50 μs duration were insufficient to set the SRMC to a fully LRS, unlike the 100 μs and 1 ms duration cases (Fig. 1b), so we set the standard programming pulse width to 100 μs thereafter.

The high resistance, even in the LRS, causes a long RC time constant. This delimits the read-out speed significantly. We examined the read-out speed of the SRMC by applying a read-out pulse (2 V in amplitude and 5 μs in width) to five LRS SRMCs in parallel (Fig. 1c). It should be noted that we used five parallel SRMCs because the current level from a single SRMC is so small that it is barely measurable by an oscilloscope. The current plateau was reached after ~3 μs and the same delay was shown during discharging. Therefore, the read-out latency is below 10 μs.

The key to non-volatility is data retention at real memory-operating temperatures. Hence, we tested the stability of the LRS
for 20 SRMCs maintained at the elevated temperature of 85 °C for 2 h. The 20 SRMCs were first programmed to the HRS using identical reset voltage pulses and their currents were read at 2 V. They were subsequently programmed to the LRS using identical set voltage pulses and the currents were read at 2 V. The 20 SRMCs in the LRS were heated up to 85 °C for 2 h, followed by current read-out at 2 V. The results in Fig. 1d indicate the excellent data retention even at the elevated temperature and almost negligible cell-to-cell variability in BS operation. Additionally, retention measurement at a higher temperature (125 °C for 2 h) on a single cell was also performed to confirm the stable data non-volatility as shown in Supplementary Fig. 1. We also identified the programming endurance of the SRMC for up to 10^6 cycles, each with +4.2 V set and −4.3 V reset pulses (Fig. 1e). As elaborated in the Introduction section, because the number of read operation is much larger than that of writing operation in in-memory computing application, we examined read disturb characteristics of LRS and HRS by applying repetitive read pulses of 2 V (10 μs width) (Fig. 1f). Up to 10^10 of reading operation, our SRMC showed stable non-volatility in each resistance states, which largely exceeds the 10^6 of endurance characteristic.

Resistive switching mechanism and current behavior of SRMC. Regarding current transport in our SRMC, the current in both the LRS and HRS scales with a device area in the wide range 0.0484–100 µm^2 is plotted in Supplementary Fig. 3. This indicates interface-type switching as opposed to localized switching; the whole device area is responsible for the switching by modulating the interfacial electronic energy barrier in a non-volatile manner. This is consistent with the fact that our SRMC did not require an electroforming process, which is known to introduce conducting filaments. In this regard, the largely asymmetric I–V behavior may be due to the use of asymmetric metal electrodes and thus asymmetric interfacial barrier heights.

Structural analyses of SRMC. Our SRMC is a vertical stack of Ru/ Hf_0.8Si_0.2O_2/Al_2O_3/Hf_0.5Si_0.5O_2/TiN as confirmed by a cross-sectional high-resolution transmission electron microscope (HR-TEM) image (Fig. 2a). The upper Hf_0.8Si_0.2O_2 and lower Hf_0.5Si_0.5O_2 differ in chemical composition and are referred to as HSO1 and HSO2, respectively. HSO1 and HSO2 are separated by a 1-nm-thick Al_2O_3 layer. These three layers are sandwiched between a Ru TE and TiN BE. Auger electron spectroscopy (AES) analyses on the SRMC consistently identify the stack structure as shown in Fig. 2b. Further analysis of the AES data indicates that HSO1 and HSO2 differ in chemical composition such that the cation-to-anion ratio is larger in HSO1 than in HSO2 (Fig. 2c). Additionally, we performed X-ray photoelectron spectroscopy analysis on our SRMC stack to compare the HSO1 and HSO2 layers (Fig. 2d–f). The two layers largely differ in the peak energy of an O1s spectrum; the spectrum for HSO1 peaks at approximately 530.4 eV while that for HSO2 peaks at ~530.0 eV. The higher peak energy in HSO1 indicates a higher concentration of non-lattice oxygen than in HSO2. Rutherford Backscattering Spectroscopy (RBS) measurement results shown in Supplementary Fig. 2 indicate that the chemical composition of HSO1 and HSO2 is Hf_0.8Si_0.2O_2 and Hf_0.5Si_0.5O_2, respectively.

![Fig. 1 Electrical characterization of the unit self-rectifying resistive memory cell (SRMC).](https://example.com/fig1)

Fig. 1 Electrical characterization of the unit self-rectifying resistive memory cell (SRMC). a DC I–V characteristics of 30 SRMCs. Arrows indicate switching direction. Readable current margin verified at 2 V is 0.4–2 nA. b Resistance states programmed by varying amplitude of programming voltage pulse for three pulse widths (50 µs, 100 µs, and 1 ms). c Read-out current in response to read-out pulse (2 V and 5 s in amplitude and width, respectively). d Memory retention of characteristic of 20 SRMCs in HRS and LRS as programmed and after baking (at 85 °C for 2 h). e Programming endurance of SRMC using 4.2 V/100 µs set and −4.3 V/100 µs reset pulses. f Read disturb characteristic of SRMC using repetitive reading pulse of 2 V/10 µs. (gray and red circle for LRS and HRS, respectively.)
The asymmetry in the interfacial barrier height was acquired by fitting the Schottky emission equation\textsuperscript{37,38} to the experimental $I$–$V$ data at different temperatures (45–85 °C). Here, the assumption was that the interfacial barrier at the cathode dictates the overall current transport through the SRMC such that the barrier limits the injection current level. The measured data on the $\ln(I/T^2)$ and reciprocal $k_B T$ plane indicate good linearity, where $T$ and $k_B$ are absolute temperature and Boltzmann’s constant, respectively (Fig. 3a). This analysis yields a barrier height pair, at the top and bottom interfaces, for the HRS and LRS. For both states, electron injection from the TE (i.e., under negative voltage), encounters a higher Schottky barrier than the injection from the BE (i.e., under positive voltage), implying asymmetry in the barrier height due to asymmetry in the electrode presently in use (Fig. 3b).

The change in barrier height upon switching may be attributed to oxygen vacancy redistribution by the applied programming voltage\textsuperscript{39,40}. Oxygen vacancies are redistributed in response to the direction of a programming field by electronic drift, resulting in the polarization of space charge. However, one should consider the high depolarization field built up during the programming period, which takes effect immediately after the removal of the programming field\textsuperscript{40}. This presents a significant challenge for

---

**Fig. 2** Microstructural and chemical analyses. a Cross-sectional high-resolution transmission electron microscope image of our SRMC. b Depth profile of the elements, which were measured by Auger electron microscopy. c Atomic ratio (Hf-Si)/O along depth of SRMC. X-ray photoelectron spectra of d Hf4f, e Si2p, and f O1s emission for HSO\textsuperscript{1} and HSO\textsuperscript{2}.

**Fig. 3** Current behavior in temperature domain emission equation and data retention for SRMC devices. a Fitting Schottky emission equation to current measured at various temperatures (45–85 °C) and ±2 V for HRS and LRS. b Estimated barrier heights ($\phi_1$ and $\phi_2$) indicated in inset for HRS and LRS. c Data retention for the proposed SRMC (Dev 3) at 85 °C compared with Dev 1 (Ru/HSO\textsuperscript{2}/TiN) and Dev 2 (Ru/HSO\textsuperscript{1}/HSO\textsuperscript{2}/TiN). The as-programmed current level and current level at 7200 s are denoted by $I(0)$ and $I(7200$ s), respectively.
data retention and thus non-volatility. The outstanding data retention in our SRMC may be achieved by the use of a separate oxygen reservoir (HSO\textsuperscript{1}) by an oxygen-blocking layer (Al\textsubscript{2}O\textsubscript{3}). Figure 2c shows that it is conceivable that the HSO\textsuperscript{1} layer may have a higher oxygen vacancy concentration than the HSO\textsuperscript{2} layer, serving as an oxygen reservoir, which creates excellent data retention. Data that support this hypothesis are presented in Fig. 3c; unlike the Ru/HSO\textsuperscript{1}/Al\textsubscript{2}O\textsubscript{3}/HSO\textsuperscript{2}/TiN stack, single-layer-based Ru/HSO\textsuperscript{2}/TiN stack creates a severe retention issue, identifying a current decrease by 70% at 85 °C. However, the key to high data retention in our SRMC lies not only in the oxygen reservoir (HSO\textsuperscript{1}) but also in the 1-nm-thick Al\textsubscript{2}O\textsubscript{3} layer between HSO\textsuperscript{1} and HSO\textsuperscript{2}. A comparison between the Ru/HSO\textsuperscript{1}/Al\textsubscript{2}O\textsubscript{3}/HSO\textsuperscript{2}/TiN and Ru/HSO\textsuperscript{2}/HSO\textsuperscript{2}/TiN SRMCs shows further improvement in data retention by inserting the Al\textsubscript{2}O\textsubscript{3} layer between the HSO\textsuperscript{1} and HSO\textsuperscript{2} layers (Fig. 3c). Therefore, it is believed that the thin Al\textsubscript{2}O\textsubscript{3} layer hinders the depolarization of space charge (oxygen vacancy)\textsuperscript{41,42}.

**Fig. 4 Resistive switching simulation.** a One-dimensional configuration of the SRMC for simulation. b Simulated I-V loop (quasi-static behavior) in comparison with experimental data. c Simulated switching behaviors in response to voltage pulses of different widths and amplitudes. d Simulated LRS retention for the HSO\textsuperscript{1}-only cell (Dev 1), HSO\textsuperscript{1}/HSO\textsuperscript{2} cell (Dev 2), and HSO\textsuperscript{1}/Al\textsubscript{2}O\textsubscript{3}/HSO\textsuperscript{2} SRMC (Dev 3). e, f Simulated oxygen vacancy distributions in the trilayer SRMC and HSO\textsuperscript{1}/HSO\textsuperscript{2} cell in the LRS (upper panel) and HRS (lower panel). The change of the distribution in each state was monitored in the time range (0–7200 s). g Retention of areal density of oxygen vacancies in the LRS in each layer of the trilayer and bilayer cells.

**Modeling of switching in SRMCs.** To identify the role of each layer in our SRMC, we modeled our SRMC from scratch regarding oxygen vacancy dynamics in response to the applied voltage. A schematic of the one-dimensional SRMC configuration is shown in Fig. 4a. We considered the trilayer as a mixed ionic-electronic conductor with free electrons and oxygen vacancies as mobile electronic and ionic defects. The oxygen vacancy redistribution in time and space domains was fully addressed using the Fick’s second law. We used the quasi-static approximation to consider electron distribution in the SRMC given the large difference in diffusion coefficient between oxygen vacancy and electron. The defining features of the model are as follows.

- The electron transport is thermally activated such that the interfacial electron transport conforms to the Schottky emission and the bulk electron transport to the band conduction rather than localized conduction.
- HSO\textsuperscript{1} is given a lower reference state chemical potential $\mu_0^i$ for oxygen vacancy than HSO\textsuperscript{2} to allow HSO\textsuperscript{1} to hold a larger oxygen vacancy density than HSO\textsuperscript{2} to be consistent with the experimental data in Fig. 2.
- The Al\textsubscript{2}O\textsubscript{3} layer is given a lower oxygen vacancy diffusion coefficient than HSO\textsuperscript{1} and HSO\textsuperscript{2} by one order of magnitude.
- The Ru TE works as an oxygen vacancy source.
- An interfacial layer (IL) is placed at each interface, which may work as the Helmholtz layer\textsuperscript{39,40}.
- The breakdown of the first-order approximation (FOA) of the drift-diffusion equation is considered, which is likely the case when the internal electric field exceeds a few 10s MV/cm as for our SRMC.
- The experimentally observed asymmetry in I–V is realized by using asymmetric electrodes with different work functions ($W_{Ru} > W_{TiN}$).

The calculation procedure is elaborated in the Methods section. In our model, the dc electronic current in the steady-state is dictated by the electronic injection current at the cathode, which conforms to the Schottky emission. That is, the injection current is determined by the interfacial electric field that lowers the Schottky barrier height (SBH) by image force. The redistribution of oxygen vacancies by programming voltage alters the interfacial electric field at both interfaces because the Debye length for the oxygen vacancy density considered is larger than the thickness of our trilayer. The relation between the interfacial electric fields and oxygen vacancy distribution is best explained using Poisson’s equation.

$$\frac{dE}{dx} = \frac{q \rho(x)}{\epsilon_r \epsilon_0} \approx \frac{q c_{V,i}(x)}{\epsilon_r \epsilon_0},$$

where the space charge density $\rho$ is approximated to the oxygen
vacancy density $c_{V_{0}}$ because the free electron density is much lower than the vacancy density due to the large bandgap in the trilayer. The dielectric constant and vacuum permittivity are denoted by $\varepsilon_r$ and $\varepsilon_0$, respectively. That is, the trilayer is fully depleted. Solving the differential equation for the electric field at the bottom interface $E(0)$ or the top interface $E(d)$ yields the following equations.

\[
\begin{align*}
E(0) &= -\frac{V}{d} + \frac{q}{\varepsilon_r \varepsilon_0} \int_0^d c_{V_{0}}(x')dx' \\
E(d) &= -\frac{V}{d} + \frac{q}{\varepsilon_r \varepsilon_0} \int_0^d c_{V_{0}}(x')dx' + \frac{1}{2} \int_0^d \frac{\partial c_{V_{0}}(x')}{\partial x}dx' 
\end{align*}
\]

(1)

where $d$ denotes the total thickness of the trilayer. From these equations, it is obvious that the change in vacancy distribution alters both interfacial electric fields. The key to non-volatile switching is that (i) set and reset switching operations cause $\Delta c_{V_{0}}(t=0) = (c_{V_{0}}^{\text{LRS}} - c_{V_{0}}^{\text{HRS}})$ sufficiently large to change $E(0)$ and $E(d)$ and (ii) the programmed distribution should be retained, $\Delta c_{V_{0}}(t=0) \approx \Delta c_{V_{0}}(t=\infty)$.

We took into account the breakdown of the FOA of the drift-diffusion equation in that the oxygen vacancy migration velocity exponentially increases with the electrochemical potential gradient\textsuperscript{43–45}. The breakdown of the FOA may be the substrate for the voltage-time dilemma\textsuperscript{46}.

As boundary conditions, the TiN/HSO\textsubscript{2} bottom interface forms oxygen-blocking contact while the Ru/HSO\textsubscript{1} top interface allows oxygen vacancies to move through the interface (non-blocking contact) with a constant vacancy density on the Ru side of the interface. The parameters used in our modeling are listed in Supplementary Table 1, including several key parameters, e.g., vacancy diffusion coefficients in HSO\textsubscript{1}, HSO\textsubscript{2}, and Al\textsubscript{2}O\textsubscript{3}\textsuperscript{17,48}.

The response of our model to quasi-static state-case voltage sweep (0.25 V/s) is plotted in Fig. 4b. The simulated I–V loop is well consistent with the experimental data, identifying good reproducibility of experimental data in a quasi-static voltage domain. Subsequently, we tested the response of our model to voltage pulses of different widths (50 µs, 100 µs, and 1 ms) and amplitude (0.1–4.5 V). The results are shown in Fig. 4c. Similar to the experimental results, the set switching behavior represents the onset of switching at ~3 V, so that setting read-out voltage to 2 V was allowed as for the experimental measurements. The reset switching behavior (particularly, with 1 ms reset pulses) indicates a gradual change in resistance, in agreement with the experimental data.

The excellent LRS retention for our SRMC was successfully reproduced using our model as shown in Fig. 4d. We also modeled the other cells, HSO\textsubscript{2}-only cell (Dev 1) and HSO\textsubscript{1}/HSO\textsubscript{2} cell (Dev 2) to identify their LRS retention characteristics. Note that for the two cells we used the same parameters as the SRMC model except their thicknesses. The comparison in Fig. 4d highlights the excellent LRS retention of our SRMC model in support of the experimental data.

As such, the key to data retention is the time-dependent redistribution of vacancy densities in each state. Our model simulation allows us to monitor the evolution of oxygen vacancy distribution at any time step. We set and reset the model and kept track of vacancy distribution for 7200 s. The monitored results are plotted in Fig. 4e; the upper and lower panels show the distributions for the LRS and HRS, respectively. The distributions indicate (i) the lower vacancy density in HSO\textsubscript{2} than HSO\textsubscript{1} in both resistance states, (ii) small change in vacancy density in both states over time, i.e., small $\Delta c_{V_{0}}(t=0) - c_{V_{0}}(t=\infty)$ in both layers, and (iii) small difference in vacancy density between LRS and HRS, i.e., small $\Delta c_{V_{0}}(t=\infty)$ in HSO\textsubscript{2}. Considering the indication (i), the resistance state of our model is mainly dictated by the oxygen vacancy density in HSO\textsubscript{1} rather than HSO\textsubscript{2}. This is because the interfacial electric fields are mainly determined by large space charge density as shown in Eq. (1); integrating the oxygen vacancy density over HSO\textsubscript{1} is much smaller than over HSO\textsubscript{2}. The indication (ii) is the direct cause of the excellent LRS retention.

The indication (iii) is caused by the Al\textsubscript{2}O\textsubscript{3} oxygen-blocking layer. The low diffusion coefficient of Al\textsubscript{2}O\textsubscript{3} hinders oxygen vacancies from entering into (leaving from) HSO\textsubscript{2} during set (reset) switching. This can be seen in comparison with the HSO\textsubscript{1}/HSO\textsubscript{2} cell whose oxygen vacancy distributions in both states are plotted in Fig. 4f. Figure 4f identifies that the lack of the oxygen-blocking layer allows a large number of oxygen vacancies to enter into (leave from) HSO\textsubscript{2}, unlike the trilayer. Thus, the role of the Al\textsubscript{2}O\textsubscript{3} oxygen-blocking layer in switching is to confine the active switching region to HSO\textsubscript{1}. The better LRS retention for the trilayer than HSO\textsubscript{1}/HSO\textsubscript{2} is understood in terms of the confined switching to HSO\textsubscript{1}. According to Eq. (1), the larger the oxygen vacancy density, the larger the interfacing electric field evolves; the larger electric field in the vicinity of the top interface $E(d)$ drives the oxygen vacancies back to the source (Ru). The unstrained cell (HSO\textsubscript{1}/HSO\textsubscript{2}) holds more oxygen vacancies over than the trilayer, and the larger $E(d)$ releases the more oxygen vacancies to the vacancy source. To show this, we evaluated the areal density of oxygen vacancies in each layer for the trilayer and HSO\textsubscript{1}/HSO\textsubscript{2} bilayer. The areal density was calculated by integrating the vacancy density over the HSO\textsubscript{1} or HSO\textsubscript{2} region. The results are shown in Fig. 4g, which identifies the larger decay in oxygen vacancy density in HSO\textsubscript{2} in the bilayer than the trilayer.

Two-bit operation of SRMCs. The capability of multilevel programming was identified for four resistance levels: one HRS and three LRSs (L1, L2, and L3). The available resistance range from 5 to 1 GΩ at a read-out voltage of 2 V, corresponding to 0.4–2 nA (Fig. 1b). The range was equally divided into four resistance bits, each with one of the four resistance states (0.4–0.8 nA for HRS, 0.8–1.2 nA for L1, 1.2–1.6 nA for L2, and 1.6–2 nA for L3). Each range (0.4 nA in width) was sub-divided into the available current range (0.16 nA) and forbidden range (0.24 nA) to reduce the state overlap probability (SOP) between neighboring states. We applied the incremental step pulse programming (ISP)/error check and correction (ECC) method\textsuperscript{17,18} considering the available current range (0.16 nA in width) which is separated from neighboring states by the forbidden range (0.24 nA in width). The multiple resistance levels were programmed using two distinct schemes: (i) erase-and-program and (ii) erase-free schemes. The former fully erases the SRMC from the LRS before each reprogramming, whereas the latter programs a new LRS directly from its current state without the full erase process. The erase-free scheme reduces the time complexity in multilevel programming because the erase process is omitted. These methods are shown in detail in previous studies\textsuperscript{17}.

To address the reliability of multilevel programming, 5 SRMCs were programmed into the four distinct resistance states at 85 °C using each programming protocol. Figure 5a identifies the multilevel operation of the five SRMCs (indexed #1–#5) using the erase-and-program scheme. Each subplot in Fig. 5a shows switching between the HRS and one of the three LRSs (L1, L2, and L3) over 50 cycles for one of the five SRMCs (#1–#5). The erase-free scheme was also applied to another set of five SRMCs subject to switching between L1 and L2, L2 and L3, and L1 and L3 over 50 cycles at 85 °C (Fig. 5b). During ISP/ECC, the pulse amplitude required to program one of the three LRSs varied. We plotted the cumulative distribution of the pulse amplitudes for L1, L2, and L3 in Fig. 5c. The four measured resistance states were statistically analyzed to identify the SOP between the states as
shown in Fig. 5d. The minimum distance in current between neighboring states arises from L2 and L3, which are separated by 50 V in a Gaussian distribution. This implies a $2.86 \times 10^{-5}$% probability of errors in a multibit read-out. Additionally, retention of the 2-bit data is an important concern. We addressed the retention by monitoring the four resistance states at 85 °C for 2h, yielding the probability of errors in a multibit read-out. Additionally, the current level in the inhibit region is comparable due, in part, to the lack of electroforming, which is otherwise likely to endow each cell with uncontrollable random variability.

**SRMCs in a passive crossbar array.** We fabricated a $30 \times 30$ CA of the SRMCs, each of which was fully addressable. The layouts of the CA and morphology of a single SRMC are shown in Fig. 6a, b. To address a single cell, we applied an operation voltage ($V_{op}$) to the cell column-line (biasing line) with the row-line (ground line) being grounded. The current was measured on the ground line. Additionally, the other column- and row-lines were pulled up to the column- and row-inhibit voltage, respectively, to suppress the sneak current. We considered two biasing schemes: half-biasing (Scheme 1) and one-third biasing (Scheme 2). When addressing a cell, Scheme 1 pulls up the biasing line and half pulls up the column- and row-inhibit biasing voltage, respectively, to suppress the sneak current. We considered two biasing schemes: half-biasing (Scheme 1) and one-third biasing (Scheme 2). When addressing a cell, Scheme 1 pulls up the biasing line and half pulls up the column- and row-inhibit biasing lines one-third, and pulls up the row-inhibit biasing lines two-thirds. Schemes 1 and 2 are summarized in Table 2.

One hundred different SRMCs in the $30 \times 30$ CA were randomly chosen to characterize their $I-V$ loops using Schemes 1 and 2, illustrated in Fig. 6c, d, respectively. The aim was twofold: the identification of disturbance from the unchosen cells and cell-to-cell variability of switching behavior. For each scheme, three $I-V$ loops for each of 100 cells, i.e., 300 loops in aggregate, are shown in Fig. 6e, f. First, a comparison between Fig. 6e (6f) and Fig. 1a identifies negligible effects of the 899 parallel SRMCs on the selected SRMC, leveraging their self-rectifying and highly nonlinear $I-V$ characteristics. Second, the appended $I-V$ loops show negligible variability. The variability was evaluated by statistical analysis on the read-out currents (at 2 V) of the 100 cells (Fig. 6g, h for Schemes 1 and 2, respectively). The data indicate a barely noticeable change in the current level for the four states even at the elevated temperature.
To address this challenge, we investigated the \( I-V \) behavior of a predefined selected SRMC embedded in a 160 × 160 (~25 kb) and 320 × 320 (~100 kb) CA. The layouts of the CAs are shown in Supplementary Fig. 4. Note that these arrays were not random-accessible because the number of lines exceeds the number of currently available probes. Instead, we programmed the unselected group 2 cells simultaneously to LRS by leaving all row-lines (except the signal row-line) and all column-lines (except the signal column-line) common. The measurement configuration is depicted in Supplementary Fig. 5. The detail of the measurement is written in the Methods section. Schemes 1 and 2 also applied to the large CAs. For both schemes, the voltage across the selected SRMC and unselected groups 1 and 2 cells is indicated on the \( I-V \) loop taken from Fig. 1a in Fig. 7a, b. Two additional biasing schemes (Schemes 3 and 4) were considered for comparison. Scheme 3 applies a one-third \( V_{op} \) and two-thirds \( V_{op} \) to the row- and column-inhibit lines, respectively. Therefore, the voltage across the unselected group 1 and 2 cells is two-thirds \( V_{op} \) and one-third \( V_{op} \), respectively (Fig. 7c). Scheme 4 applies a one-third \( V_{op} \) to both the row- and column-inhibit lines, allowing one-third or two-thirds \( V_{op} \) across the unselected group 1 cell and zero voltage across the unselected group 2 cell (Fig. 7d). The details of Schemes 3 and 4 are summarized in Table 2.

To examine the sneak current from the unselected groups 1 and 2 cells, we attempted to program all unselected groups 1 and 2 cells into their LRS and subsequently examined the \( I-V \) characteristics of the selected cell. The measured \( I-V \) loops for the selected cell embedded in the 160 × 160 CA are shown in Fig. 7e. The different biasing schemes caused a negligible difference in the \( I-V \) loops of the selected cell. This confirms that the self-rectifying and nonlinear \( I-V \) behavior of the SRMC maintains a sufficiently low current through the unselected cells to enable the true current to be read through the selected cell.

The 320 × 320 CA allows the sneak current to vary the ground line current more obviously than the smaller CAs, yielding more obviously distinct \( I-V \) loops depending on the voltage-application scheme (Fig. 7f). Scheme 2 yields a lower current than Scheme 1 over the whole voltage range, whereas the largest current level was yielded by Schemes 3 and 4. This is because Scheme 2 applies the lowest voltage to unselected group 1 cells, which share the same row-line as the selected cell. Nevertheless, the switching behavior of the selected cell indicates two distinct states despite the sneak current in this seemingly worst-case conductance distribution.

Two-bit operation of SRMCs in the CAs was examined successfully. Owing to the random-accessibility of the 30 × 30 CA, five SRMCs were chosen randomly and subject to the two-bit operation, resulting in readable four states (Supplementary Fig. 6) as for the single cells. Additionally, we identified the two-bit operation of the predefined SRMC in the 320 × 320 CA, yielding clearly distinct four states (Supplementary Fig. 7).

Table 2 Voltage across cells over a CA for Schemes 1–4.

|                         | Scheme 1 | Scheme 2 | Scheme 3 | Scheme 4 |
|-------------------------|----------|----------|----------|----------|
| Biasing line voltage    | \( V_{op} \) | \( V_{op} \) | \( V_{op} \) | \( V_{op} \) |
| Row-inhibit-line voltage| \( 1/2V_{op} \) | \( 2/3V_{op} \) | \( 1/3V_{op} \) | \( 1/3V_{op} \) |
| Column-inhibit-line voltage | \( 1/2V_{op} \) | \( 1/3V_{op} \) | \( 2/3V_{op} \) | \( 2/3V_{op} \) |
| Voltage across a selected cell | \( V_{op} \) | \( V_{op} \) | \( V_{op} \) | \( V_{op} \) |
| Voltage across an unselected group 1 cell | \( 1/2V_{op} \) | \( 1/3V_{op} \) | \( 1/3V_{op} \) | \( 1/3V_{op} \) |
| Voltage across an unselected group 2 cell | 0 | \(-1/3V_{op}\) | \(-1/3V_{op}\) | 0 |
Vector-matrix multiplication acceleration using the 30 × 30 crossbar array. Finally, we identified the feasible acceleration of vector-matrix multiplication \((w \times x; w \in \mathbb{Z}^{30 \times 30}, x \in \mathbb{Z}^{30})\) by reducing the computational complexity to \(O(n)\). To this end, we aimed to calculate a dot product \(w[i, :] \cdot x\) at one cycle, where \(w[i, :]\) denotes the \(i\)th row of matrix \(w\). We restricted the elements \(w\) of matrix \(w\) to 2-bit integers \((w \in \{0, 1, 2, 3\})\) and the elements \(x\) to 1-bit integers \((x \in \{0, 1\})\). The matrix \(w\) was transposed and mapped onto our 30×30 SRMC CA (conductance of each cell \(w_{ij}\)). We then performed the dot product individually read out at a read-out voltage of 2 V to acquire the percentage of each integer (0, 1, 2, 3) in each matrix is shown in Fig. 8c. The chosen matrices were mapped onto four 30 × 30 CAs, each with different sparsities (0, 25, 51, and 55%, respectively). The considered multiplication is the worst case in terms of power consumption because of the extremely dense vector \(x\) (of ones).

We chose four random matrices \((w_1, w_2, w_3, \text{ and } w_4)\) of different sparsities (0, 25, 51, and 55%, respectively). The percentage of each integer \((0, 1, 2, 3)\) in each matrix is shown in Fig. 8c. The chosen matrices were mapped onto four 30 × 30 CAs such that the individual cells of the CAs were randomly accessed and programmed to the correct conductance states using Scheme 2. The programmed conductance map for each matrix is shown in Fig. 8d–g. The conductance of each SRMC was individually read out at a read-out voltage of 2 V to acquire the maps. We then performed the dot product \(w[i, :] \cdot x\) for each \(i\) at one cycle with vector \(x\) of ones, i.e., \(x = [1, 1, ..., 1]\). The vector-matrix multiplication operation for each matrix thus consumes 30 column-line-addressing cycles, yielding a current vector \(j\) \((j \in \mathbb{R}^{30})\) as the intermediate product (Fig. 8d–g). The measured current at each column-line is almost identical to the current value extrapolated from each cell current in the same column, indicating marginal disturbance from the unselected cells. For the multiplication with four matrices \((w_1, w_2, w_3, \text{ and } w_4)\), the CA domain consumes powers of 4.22, 3.44, 2.83, and 2.69 \(\mu W\), respectively. The considered multiplication is the worst case in terms of power consumption because of the extremely dense vector \(x\) (of ones).

To output the final product \(z = w \times x\), current from the \(i\)th column \(j_i\) for all \(i\) needs to be encoded as a binary number, which subsequently enters into the near-memory digital domain for additional processing. A common method is to convert the summed current to voltage and subsequently to quantize the converted voltage using an analog-to-digital converter (ADC). Alternatively, the summed current can directly be converted to a binary value using a current sense amplifier (CSA) with multiple reference currents that are iteratively compared with the summed current. In either way, the important consideration is twofold: (i) energy consumption and (ii) bit-width of the product \(z\). Regarding power consumption, ADCs are well known to consume a considerable amount of energy inasmuch as the total energy consumption of an RRAM-based inference accelerator is dominated by the ADCs. An alternative method using a CSA keeps the static current from the chosen line flowing while the...
summed current being converted iteratively, causing additional energy consumption. The bit-width should be chosen carefully to avoid the performance, i.e., inference, degradation by the quantization bit-width. As shown in quantized neural networks such as DoReFa-Net51, the resolution, i.e., bit-width, of activations more critically determines the inference accuracy than that of weights. The activation resolution is dictated by the bit-width of the output $z$. Therefore, the bit-width of the product $z$ is an important consideration in the design of summed current-encoding circuits.

Regarding multibit factor $x$, time-division multiplexing is a desirable method by encoding the vector $x$ as shown in Fig. 9. Because of the nonlinear $I–V$ behavior in the LRS of our SRMCs, encoding a factor as input voltage amplitude is unsuitable unlike linear $I–V$ cases14,52. The l-bit elements $x[i]$ are time-division multiplexed from the least significant bits (LSBs) to the most significant bits (MSBs) and are applied to the row-lines at one column-line addressing cycle for the dot product $w[i] \cdot x$. Thus, each dot product cycle includes $l$ sub-cycles. The output current at each sub-cycle is encoded as a binary value and subsequently multiplied by $2^{k-1}$, where $k$ denotes the digit corresponding to the sub-cycle. The results are finally summed to output the dot product $w[i] \cdot x$.

**Discussion**

We proposed an SRMC based on a Hf$_{0.8}$Si$_{0.2}$O$_2$/Al$_2$O$_3$/Hf$_{0.5}$Si$_{0.5}$O$_2$ trilayer stack, which highlights large selectivity (~10$^4$), two-bit operation, low read power (4 nW for LRS and 0.8 nW for HRS), read latency (<10 μs), excellent data retention (>10$^4$ s at 85 °C), and CMOS compatibility (maximum supply voltage ≤ 5 V). Particularly, the large selectivity due to the high asymmetry and nonlinearity in the $I–V$ behavior potentially supports high-density passive CAs of the SRMCs, which is one of the key elements to memory-centric computing in support of deep learning acceleration. Feasibility was identified in 30 × 30, 160 × 160, and 320 × 320 arrays of our SRMCs. The $I–V$ behavior of an isolated SRMC was reproduced well in the arrays without significant effects on the unselected cells. These excellent characteristics may be attributed to nonfilamentary switching, i.e., switching on the grounds of Schottky barrier modulation at the cathode, which is homogeneous over the device area. A common issue of such nonfilamentary switching is data retention due to the rapid depolarization of point defects, which was overcome by using the engineered trilayer switching stack in this study. Furthermore, the low programming power (ca. 18 nW), latency (100 μs), and endurance (>10$^6$) highlight the energy-efficiency and highly reliable random-access memory of our SRMC.
Ideally, CAs may achieve the ultimate complexity $O(1)$ of vector-matrix multiplication beyond the complexity $O(n)$ by addressing all column-lines at one cycle. The basic premise is that all non-ideal factors, e.g., sneak current and line resistance effects, are excluded. The sneak current effect may be marginal because all bit-cells are supposed to be non-negatively biased when all column-lines are simultaneously addressed, i.e., grounded. However, the effect of finite line resistance is significant. The finite line resistance causes the inhomogeneous distribution of bit-cell voltages over the cells on the same row-line such that the further a bit-cell from the row-line contact, the lower voltage is applied across the bit-cell. Further, this effect is boosted when the bit-cells on the same row-line allow simultaneous current flow, which is the case of all column-line addressing.

Additionally, simultaneously addressing all column-lines requires one CSA and following logic circuit per column line, whereas addressing one column-line at a cycle allows one CSA to be shared among a group of column-lines through time-division multiplexing. This additional peripheral circuit-area overhead can be prohibitive in large-scale CAs. Therefore, the complexity reduction to $O(1)$ may be realized only when these challenges are overcome.

**Methods**

**Device fabrication.** A 200-nm-thick TiN layer was sputtered on a SiO$_2$/Si substrate and patterned TiN BE was removed by an acetone etchant and cleaned sequentially. The observed etching rate was ~70 nm/min. The residual photo-resist (PR) on the patterned TiN BE was removed an acetone etchant and cleaned sequentially. The 1-nm-thickness HSO$_1$ and 2-nm-thickness HSO$_2$ thin films were then deposited by traveling wave-type ALD at 150 °C by a water-circulation cooling system. The observed etching rate was ~70 nm/min. The residual photo-resist (PR) on the patterned TiN BE was removed an acetone etchant and cleaned sequentially.

**Structural analysis of SRMC device.** The sample for TEM analysis was prepared by a focused ion beam (FIB, Helios NanoLabTM by FEI) operation. HR-TEM (Tecnai G2 F30 S-TWIN by FEI) analysis was then performed to obtain a cross-sectional view of the Ru/HSO$_1$/Al$_2$O$_3$/HSO$_2$/TiN stacked RS device. The XPS analysis was performed to examine the chemical binding status of the HSO$_1$ and HSO$_2$ layers with an X-ray photoelectron spectrometer (XPS, Thermo Fisher Scientific Inc.) using an Al Ka source with a spot size of 400 μm and energy step size of 0.1 eV. The samples for XPS analysis were prepared using blanket-type HSO thin films on a TiN substrate. It should be noted that because the thicknesses of HSO$_1$ and HSO$_2$ in the device are very thin, additional samples were prepared for XPS analysis. The elemental depth profile was obtained using AES (ULVAC-PHI 700, coaxial full CMA type analyzer, 10 kV/10 nA of electron beam energy) measurements. The AES measurement, a sputtering rate of ~0.2 Å/s was maintained.

**Electrical measurements.** The resistive switching characteristic of the device was measured using an HP4145B semiconductor parameter analyzer in the I–V sweep mode. Measuring temperature was controlled by a hot stage using a temperature controller. The pulse-based electrical measurements were conducted using an HP4145B, arbitrary function generator (Agilent 81150 A), oscilloscope (MSOX3042T, Tektronix), and electromechanical radiofrequency electric-circuit switch box. Through the measurement processes, the voltage was biased to the Ru TE, while the TiN BE was electrically grounded. The resistance (or current) values of the programming and erasing were verified at 2 V using the STA. Measuring the 2-bit RS operation, ISP/ECC algorithms were performed using two convertible electrical circuits composed of [FG–RS device–OSC] and [SPA–RS device], respectively. These two types of electrical circuits were approached alternately by the electromechanical RF electrical circuit switch boxes. In the random-access operation (Fig. 6), the 30 × 30 sized matrix switching zig was additionally equipped in the previous electrical circuit. All electrical measurements were performed using a LabVIEW™-based control program.

**Modeling of resistive switching dynamics.** We modeled the resistive switching behaviors of our SRMC regarding oxygen vacancy dynamics in response to the applied voltage. The one-dimensional model configuration considered is shown in Fig. 4a. The SRMC consists of five layers, HSO$_1$/Al$_2$O$_3$/HSO$_2$ plus two interfacial dipole layers between HSO$_1$ and TE (IL$_1$) and HSO$_2$ and BE (IL$_2$).
resistance respectively. The dc current density denoted by electrostatic potential and chemical potential, respectively. The same holds for electronic dc current density. Nevertheless, the much larger diffusion coefficient (and thus mobility) of electrons than that of oxygen vacancies allows us to use the quasi-static approximation in that the electronic distribution and current retain their equilibrium at given distributions of oxygen vacancies and internal potential across the SRMC at any given time.

Integrating Eq. (3) over x at a given time t yields

\[
\frac{dV}{dt} = \int_{0}^{\infty} \left( e_{e \to i} \right)_{i} \frac{d}{dx} \left( \frac{dV}{dx} \right) dx - \int_{0}^{\infty} \left( e_{i \to e} \right)_{i} \frac{d}{dx} \left( \frac{dV}{dx} \right) dx
\]

(4)

Note that the dielectric constant \( \epsilon \) is a function of \( x \) given the multilayer structure, and the total current \( j \) is independent of \( x \) according to the KCL. Differentiating Eq. (2) with time \( t \) and subsequently entering Eq. (4) lead to

\[
\frac{dV}{dt} = -AR_{\text{SRMC}} \frac{d}{dt} \int_{0}^{\infty} \left( e_{e \to i} \right)_{i} \frac{d}{dx} \left( \frac{dV}{dx} \right) dx - \int_{0}^{\infty} \left( e_{i \to e} \right)_{i} \frac{d}{dx} \left( \frac{dV}{dx} \right) dx
\]

(5)

Equation (5) was numerically solved using the finite difference method, which allows us to discretize Eq. (5) in the time interval \( t_{1} - t_{2} \) as follows.

\[
\Delta t \left[ V_{a}(t_{1} + \Delta t) - V_{a}(t_{1}) \right] = -AR_{\text{SRMC}} \Delta t \left[ j_{i}(t_{1} + \Delta t) - j_{i}(t_{1}) \right] + B_{1} - B_{2}(t_{1} + \Delta t)
\]

(6)

\( B_{1} \) in Eq. (6) is the integration of the dc current density \( j_{d} \) over axis \( x \), which should be separately calculated across each layer because of the inhomogeneous dielectric constant distribution through the layers.

\[
B_{1} = \sum_{i} \left( e_{i \to e} \right)_{i} \int_{0}^{\infty} \frac{d}{dx} \left( \frac{dV}{dx} \right) dx, \quad i \in \{ \text{IL}_1, \text{HSO}_1, \text{Al}_2\text{O}_3, \text{HSO}_2, \text{IL}_2 \}
\]

(7)

\( B_{2} \) in Eq. (6) is the integration of \( e_{e \to i} \) over axis \( x \).

\[
B_{2} = \sum_{i} \left( e_{e \to i} \right)_{i} \int_{0}^{\infty} \frac{d}{dx} \left( \frac{dV}{dx} \right) dx, \quad i \in \{ \text{IL}_1, \text{HSO}_1, \text{Al}_2\text{O}_3, \text{HSO}_2, \text{IL}_2 \}
\]

(8)

where \( d \) denotes the thickness of the layer. Equation (5) is further arranged using Eq. (2):

\[
j_{i}(t_{1} + \Delta t) = \left( -AR_{\text{SRMC}} + B_{1} \right) \Delta t \left[ V_{a}(t_{1} + \Delta t) - V_{a}(t_{1}) - B_{2}(t_{1} + \Delta t) \right]
\]

(9)

Therefore, the total current density \( j \) at the current step \( t_{2} \) (\( t_{1} + \Delta t \)) can be calculated using Eq. (9) with the voltage across the SRMC at the previous time step \( V_{a}(t_{1}) \) and \( B_{1} \) at the current step time \( t_{2} \). The remaining task is to calculate \( B_{1} \).

As the dc current density \( j_{d} \) considers electronic \( j_{e} \) and ionic contributions \( j_{i} \) to \( j_{d} \), where \( \epsilon_{\text{SRMC}} \) and \( \mu \) are the ionization number of an oxygen vacancy and elementary charge, respectively. Note that \( \epsilon_{\text{SRMC}} \) is the flux of oxygen vacancies. Unlike the total current density \( j_{d} \), the current density \( j_{i} \) varies along the layers because of the non-equilibrium distribution of oxygen vacancies at the applied voltage. This is due to the sluggish response of oxygen vacancies to the internal electric field because of their low diffusion coefficient \( D_{\text{O}} \) (and thus mobility \( \mu \)).

The flux \( j_{i} \) is driven by the gradient of electrochemical potential of oxygen vacancies, \( \nabla \mu_{\text{O}} = \nabla \epsilon_{\text{SRMC}} + q \nabla V \). The chemical potential of dilute oxygen vacancies is denoted by \( \mu_{\text{O}} = \mu_{0} + kT \ln \left( \frac{N_{o}}{N_{\text{O}}} \right) \), where \( \epsilon_{\text{SRMC}}, \mu_{i}, \epsilon_{0}, q, \text{ and } T \) are the chemical potential and oxygen vacancy density at the reference state, oxygen vacancy density at a given state, Boltzmann constant, and lattice temperature, respectively.

In the first-order approximation (FOA), the oxygen vacancy flux \( j_{i} \) is given by

\[
j_{i} = -q \epsilon_{\text{SRMC}} \nabla \mu_{\text{O}} \nabla V
\]

(10)

Considering the electrochemical potential gradient and Einstein relation, Eq. (10) becomes the celebrated drift-diffusion equation, \( \nabla \mu_{\text{O}} = B \nabla \epsilon_{\text{SRMC}} - \nabla \mu_{\text{O}} \nabla V \).

However, the application of a high voltage to the SRMC of thin active layers (\( 4 \text{ nm} \)) likely undermines the FOA, leading to the breakdown of FOA. In this case, we should consider the full velocity equation:

\[
\epsilon_{\text{SRMC}} = \frac{D_{\text{O}}^{2}}{\epsilon_{\text{SRMC}}} \left( \epsilon_{\text{SRMC}} - \epsilon_{\text{O}} \right)
\]

(11)

where \( \epsilon_{\text{O}} \) is the hopping distance of an oxygen vacancy. Note that the effective field involved in \( \epsilon_{\text{SRMC}} \) in this equation is macroscopic electric field. Equation (11) can be further arranged as

\[
\epsilon_{\text{SRMC}} = \frac{D_{\text{O}}^{2}}{\epsilon_{\text{SRMC}}} \left( \epsilon_{\text{SRMC}} - \epsilon_{\text{O}} \right)
\]

(12)

Here, we consider the gradient of reference chemical potential \( \mu_{0} \), which can be ignored when considering ion migration within a homogeneous medium. However, the reference state chemical potential may vary along the multilayer in our SRMC. Eventually, the oxygen vacancy flux \( j_{i} = \frac{q}{\epsilon_{\text{SRMC}}} \nabla \mu_{\text{O}} \nabla V \) can be calculated at all edges for given distributions of internal electrostatic potential and oxygen vacancy density. Inversely, the oxygen vacancy flux distribution determines the oxygen vacancy density according to the Fick’s second law, \( \frac{dc}{dt} = -\frac{dc}{dV} \), so that the oxygen vacancy flux and density are in a self-consistent relation at a given distribution of internal electrostatic potential, which can be calculated iteratively. The Fick’s second law was solved using the finite difference method, and the self-consistent relation was retained using the Newton-Raphson method. We used asymmetric boundary conditions such that the BE/HSO interface forms blocking contact for oxygen vacancy while the TE serves as an oxygen vacancy reservoir by maintaining a particular oxygen vacancy density value.

As stated, we applied the quasi-static approximation to electronic distribution and dc current density regarding the large difference in diffusion coefficient (and thus mobility) between electron and oxygen vacancy. That is, the electronic distribution and current density are at equilibrium at any given time step, leading to space-invariant dc current density. Nevertheless, the much larger diffusion coefficient (and thus mobility) of electrons than that of oxygen vacancies allows us to use the quasi-static approximation in that the electronic distribution and current retain their equilibrium at given distributions of oxygen vacancies and internal potential across the SRMC at any given time.
Algorithm 1
Resistive switching dynamics.
Input: internal voltage profile \( V \), oxygen vacancy profile \( c_{O\text{vac}} \), total current density \( j \), applied voltage \( V_{ap} \) at time step \( t \).
Output: internal voltage profile, oxygen vacancy profile \( c_{O\text{vac}} \), total current density \( j \) at time step \( t \).
Parameters: iteration error minima \( \delta_{\text{err}1} \) and \( \delta_{\text{err}2} \).
Evaluate \( j \), \( \Delta c_{O\text{vac}} \), \( V_{ap} \) at time step \( t \) and applied voltage \( V_{ap} \).

1. While \( \delta_{\text{err}} > \delta_{\text{err}0} \) do
   1.1. Calculate \( j \) at given \( V_{ap} \).
   1.2. Calculate \( \Delta c_{O\text{vac}} \) at given \( V_{ap} \).
   1.3. Calculate \( c_{O\text{vac}}(t+1) \) using \( \Delta c_{O\text{vac}} \) at given \( V_{ap} \), \( \delta_{\text{err}1} = |c_{O\text{vac}}(t) - c_{O\text{vac}}(t+1)| \) decreases.
   1.4. Calculate \( f(t) \) using \( j \) and \( \Delta c_{O\text{vac}} \).
   1.5. Calculate \( V(t+1) \) using \( f(t) \).
   1.6. \( j \leftarrow f(t-1) \).
   1.7. \( \Delta c_{O\text{vac}} \leftarrow \Delta c_{O\text{vac}}(t) \).
   1.8. \( V_{ap} \leftarrow V_{ap} \).
2. End while.
Author contributions
K.J. performed the device fabrication and electrical characterization. I.K. and C.S. conducted the array characterization. J.J.R. and S.-J.Y. conducted the thin film deposition and chemical composition analysis. M.K.Y. presented the technical discussion with regard to the electrical and materials characteristics. D.S.J. performed the SRMC modeling and characterization. D.S.J. and G.H.K. supervised all experiments and compiled the manuscript.

Competing interests
The authors declare no competing interests.

Additional information
Supplementary information The online version contains supplementary material available at https://doi.org/10.1038/s41467-021-23180-2.

Correspondence and requests for materials should be addressed to D.S.J. or G.H.K.

Peer review information Nature Communications thanks the anonymous reviewer(s) for their contribution to the peer review of this work. Peer reviewer reports are available.

Reprints and permission information is available at http://www.nature.com/reprints

Publisher’s note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2021

Acknowledgements
G.H.K. would like to acknowledge a Korea Research Institute of Chemical Technology grant (Grant no. SS2021-20; Development of smart chemical materials for IoT devices). This work was partly supported by a research grant from the National Research Foundation of Korea under Grant no. NRF-2019R1C1C1009810. This research was also supported by the Ministry of Trade, Industry & Energy (grant number 20012002) and Korea Semiconductor Research Consortium program for the development of future semiconductor devices.

NATURE COMMUNICATIONS | https://doi.org/10.1038/s41467-021-23180-2
ARTICLE

41. Traoré, B. et al. On the origin of low-resistance state retention failure in HfO2-based RRAM and impact of doping/alloying. IEEE Trans. Electron Devices 62, 4029–4036 (2015).

42. Traoré, B. et al. Microscopic understanding of the low resistance state retention in HfO2 and HfAlO based RRAM. IEEE International Electron Devices Meeting (IEDM) (IEEE, 2014).

43. Jeong, D. S., Kim, I., Lee, T. S., Lee, W. S. & Lee, K. S. Electric-field-enhanced ionic diffusivity in electrolytes: a model study. J. Korean Phys. Soc. 61, 913–919 (2012).

44. Meuffels, P. & Schroeder, H. Comment on “Exponential ionic drift: fast switching and low volatility of thin-film memristors” by D.B. Strukov and R.S. Williams in Appl. Phys. A (2009) 94: 515–519. Appl. Phys. A. 105, 65–67 (2011).

45. Noman, M., Jiang, W., Salvador, P. A., Skowronski, M. & Bain, J. A. Computational investigations into the operating window for memristive devices based on homogeneous ionic motion. Appl. Phys. A 102, 877–883 (2011).

46. Waser, R., Dittmann, R., Staikov, G. & Szt, K. Redox-based resistive switching memories-nanoionic mechanisms, prospects, and challenges. Adv. Mater. 21, 2632–2663 (2009).

47. Su, Z., Hemanth, J., Lisa, F. E. & Devendra, G. Measurement of oxygen diffusion in nanometer scale HfO2 gate dielectric films. Appl. Phys. Lett. 98, 152903 (2011).

48. Nakamura, R. et al. Diffusion of oxygen in amorphous Al2O3, Ta2O5, and Nb2O5. J. Appl. Phys. 116, 033504 (2014).

49. Walden, R. H. Analogue-to-digital converter survey and analysis. IEEE J. Sel. Areas Commun. 17, 539–550 (1999).

50. Chen, W. H. et al. CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors. Nat. Electron. 2, 420–428 (2019).

51. Zhou, S., et al. DoReFa-Net: training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv: 1606.06160v3 (2018).

52. Hu, M et al. Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication. 53nd ACM/EDAC/IEEE Design Automation Conference (DAC) (IEEE, 2016).

The authors declare no competing interests.