Using the pyMIC Offload Module in PyFR

Michael Klemm*,†, Freddie Witherden‡, Peter Vincent‡

Abstract—PyFR is an open-source high-order accurate computational fluid dynamics solver for unstructured grids. It is designed to efficiently solve the compressible Navier-Stokes equations on a range of hardware platforms, including GPUs and CPUs. In this paper we will describe how the Python Offload Infrastructure for the Intel Many Integrated Core Architecture (pyMIC) was used to enable PyFR to run with near native performance on the Intel Xeon Phi coprocessor. We will introduce the architecture of both pyMIC and PyFR and present a variety of examples showcasing the capabilities of pyMIC. Further, we will also compare the contrast pyMIC to other approaches including native execution and OpenCL. The process of adding support for pyMIC into PyFR will be described in detail. Benchmark results show that for a standard cylinder flow problem PyFR with pyMIC is able achieve 240 GFLOP/s of sustained double precision floating point performance; for a 1.85 times improvement over PyFR with C/OpenMP on a 12 core Intel Xeon E5-2697 v2 CPU.

Index Terms—Xeon Phi, Coprocessor, Offloading, CFD

1 INTRODUCTION

It is a known fact that Python is a programming language that has gained a lot of popularity throughout the computing industry [Tio14]. Python is an easy-to-use, elegant scripting language that not only allows for rapid prototyping of ideas, but is also used for the productive development of highly flexible software packages. Together with NumPy [NumP15], SciPy [SciP15], and other packages, Python has been adopted as language for a range of computing problems within the high performance computing (HPC) community. With these add-on packages, Python can draw from a variety of efficient algorithms that bring Python closer to the performance of compiled languages such as C/C++ and Fortran.

Heterogeneous architectures emerged as a consequence of the desire to compute at a faster pace to shorten time-to-solution or to tackle bigger problem sizes. Accelerators such as GPGPUs or coprocessors like the Intel® Xeon Phi™ coprocessor [Inte14] are instances of hardware that aim to speed up the floating-point intensive parts of HPC applications. A typical design involves a cluster of host systems with the desire to compute at a faster pace to shorten time-to-execution and OpenCL. The process of adding support for pyMIC into PyFR will be described in detail. Benchmark results show that for a standard cylinder flow problem PyFR with pyMIC is able achieve 240 GFLOP/s of sustained double precision floating point performance; for a 1.85 times improvement over PyFR with C/OpenMP on a 12 core Intel Xeon E5-2697 v2 CPU.

2 INTRODUCTION TO PyFR

PyFR [Wit14] is an open-source Python framework for solving advection-diffusion problems of the form

\[
\frac{\partial u}{\partial t} + \nabla \cdot f(u, \nabla u) = S(x, t),
\]

where \( u(x, t) \) is a state vector representing the solution, \( f \) a flux function, and \( S \) a source term. A well known example of an advection-diffusion type problem are the compressible Navier-Stokes equations of fluid dynamics. The efficient solution of which, especially in their unsteady form, is of great interest to both industry and academia. PyFR is based around the flux reconstruction (FR) approach of Huynh [Huy07]. FR is both high-order accurate in space and can operate on unstructured grids. In FR the computational domain of interest is first discretized into a mesh of conforming elements. Inside of each element two sets of points are defined: one in the interior of the element, commonly termed the solution points, and another on the surface of the element, termed the flux points.

In FR the solution polynomial inside of each element, as defined by the values of \( u \) at the solution points, is discontinuous across elements. This gives rise to a so-called Riemann problem on the interfaces between elements. By solving this problem it is possible to obtain a common normal flux polynomial along each interface of an element. This polynomial can then be used to correct the divergence of
the discontinuous flux inside of each element to yield an approximation of $\nabla \cdot \mathbf{f}$ that sits in the same polynomial space as the solution. Once the semi-discretized form has been obtained it can then be used to march the solution forwards in time. Accomplishing this requires two distinct kinds of operations (i) interpolating/correcting quantities between flux/solution points, and (ii) evaluating quantities (such as the flux) at either individual solution points or pairs of flux points. When moving quantities, say from the solution points to the flux points, the value at each flux point is given as a weighted sum of the quantity at each solution point

$$q_{e,i}^{(f)} = \sum_j \alpha_{c,ij} q_{e,j}^{(a)},$$

where $q$ represents the quantity, $e$ the element number, $i$ the flux point number, and $\alpha_{c,ij}$ is a matrix of coefficients that encodes the numerics. This can be identified as a matrix-vector product; or in the case of an $N$-element simulation, $N$ matrix-vector products. If the quantities are first mapped from physical space to a reference space then the $\alpha_{c,ij}$ coefficients become identical for each element of a given type. Hence, the above operation can be reduced to a single matrix-matrix product. Depending on the order of accuracy between $\sim 50\%$ and $\sim 85\%$ of the wall clock time in an FR code is spent performing such multiplications. The remaining time is spent in the point-wise operations. These kernels are a generalization on the form $f(in1[i], in2[i], \ldots, &out1[i])$. As there are no data dependencies between iterations the point-wise kernels are both trivial to parallelize and highly bound by available memory bandwidth. Given that both matrix multiplication and point-wise evaluation are amenable to acceleration we note that it is possible to offload all computation within an FR step. This property is highly desirable as it avoids the need to continually transfer data across the relatively slow PCIe bus.

Our Python implementation of FR, PyFR, has been designed to be compact, efficient, scalable, and performance portable across a range of hardware platforms. This is accomplished through the use of pluggable backends. Each backend in PyFR exposes a common interface for

1. memory management;
2. matrix multiplication;
3. run time kernel generation, compilation, and invocation.

Kernels are written once in a restrictive C-like domain specific language (DSL) which the backend then translates into the native language of the backend. In PyFR the DSL is built on top of the popular Mako templating engine [Bay15]. The specification of the DSL exploits the fact that—at least for point-wise operations—the major parallel programming languages C/OpenMP, CUDA, and OpenCL differ only in how kernels are prototyped and how elements are iterated over. In addition to portability across platforms the use of a run-time based templating language confers several other advantages. Firstly, Mako permits Python expressions to be used inside templates to aid in generating the source code for a kernel. This is significantly more flexible than the C pre-processor and much simpler than C++ templates. Secondly, as the end result is a Python string it is possible to post-process the code before it is compiled. A use case for this capability within PyFR is to ensure that when running at single precision that all floating point constants are suffixed by .f. Doing so helps to avoid unwanted auto-promotion of expressions and avoids the need for awkward casts inside the kernel itself. Moreover, it is also trivial to allow for user-defined functions and expressions to be inserted into a kernel. PyFR, for example, permits the form of source term, $S(x_t,t)$, to be specified as part of the input configuration file. Without runtime code generation this would require an expression evaluation library and is unlikely to be competitive with the code generated by an optimizing compiler.

An example of a simple kernel written in the DSL can be seen below.

```python
<%inherit file='base'/>
<%namespace module='pyfr.backends.base.makoutil'
    name='pyfr'/>
<%pyfr:kernel name='negdivconfl' ndim='2'
t='scalar fpdtype_t'
tdivf='inout fpdtype_t[$s{str(ndims)}]'
ploc='in fpdtype_t[$s{str(ndims)}]'
rcpdjac='in fpdtype_t'
% for i, ex in enumerate(srcex):
    tdivf[$i] = -rcpdjac+tdivf[$i] + $ex;
% endfor
</%pyfr:kernel>
```

There are several points of note. Firstly, the kernel is purely scalar in nature; choices such as how to vectorize a given operation or how to gather data from memory are all delegated to the backend-specific templating engine. All the kernel specifies is how to perform a required operation at a single point inside of a single element. This shields the user from having to understand how data is arranged in memory and permits PyFR to use different memory layouts for different platforms. Secondly, we note it is possible to utilise Python when generating the main body of kernels. This capability is used to loop over each of the field variables to generate the body of the kernel. The variables ndims and nvars refer to the number of spatial dimensions and conservative variables in the system being solved. It is hence possible to reuse kernels across not only hardware platforms but also governing systems. Looking at the kernel we observe that two input arguments, t and ploc, appear to go unused. These correspond to the simulation time $t$ and the physical location $x$ where the operation is being performed, respectively. They are potentially referenced by the expressions in srcex which contains a list of source terms to substitute into the kernel body. During the code generation phase unused arguments are automatically pruned from function prototypes. This allows PyFR to forego having to allocate memory for $x$ should the source terms have no spatial dependency.

Currently, backends exist within PyFR for targeting generic CPUs through a C/OpenMP backend, NVIDIA GPUs via a CUDA backend based on PyCUDA [Klö12], and any device with an OpenCL runtime via an OpenCL backend based on PyOpenCL [Klö12]. Using these backends PyFR has been shown to be performance portable across a range of platforms [Wit15]. Sustained performance in excess of 50% of peak FLOPs has been achieved on both Intel CPUs and NVIDIA
3 THE pyMIC MODULE

The Python Offload module for the Intel® Many Core Architecture [Kien14], follows Python’s philosophy by providing an easy-to-use, but widely applicable interface to control offloading to the Intel Xeon Phi coprocessor. A programmer can start with a very simplistic, maybe non-optimal, offload solution and then refine it by adding more complexity to the program and exercising more fine-grained control over data transfers and kernel invocation. The guiding principle is to allow for rapid prototyping of a working offload implementation in an application and then offer the mechanisms to incrementally improve this initial offload solution. Because NumPy is a well-known and widely used package for (multi-dimensional) array data in scientific Python codes, pyMIC is crafted to blend well with NumPy’s ndarray class and its corresponding array operations.

The current version of pyMIC restricts offloaded code to native code for the Intel Xeon Phi coprocessor written in C/C++ or Fortran. Since most Python codes employ native extension modules for increased execution speed, this blends well with the HPC codes pyMIC is targeting. Native code can be compiled for the Intel coprocessor and invoked from the Python code through the pyMIC interface.

To foster cross-language compatibility and to support Python extension modules written in C/C++ and Fortran, pyMIC integrates well with other offload programming models for the Intel coprocessor, such as the Intel® Language Extensions for Offloading (LEO) and the OpenMP 4.0 target constructs. Programmers can freely mix and match offloading on the Python level with offloading performed in extension modules. For instance, one could allocate and transfer an ndarray on the Python level through pyMIC’s interfaces and then use the data from within an offloaded C/C++ region in an extension module.

3.1 Architecture

Figure 1 shows the architecture of the pyMIC module. At the lowest level, the LIBXSTREAM library [Inte15] interacts with the coprocessor devices in the system. LIBXSTREAM provides a stream-oriented interface to enqueue into an execution stream the invocation of user-defined functions, data allocations, and data transfers. All enqueued requests are executed asynchronously, but LIBXSTREAM preserves the predecessor/successor relationship of requests within the same stream. The library is available as open-source software for Intel Architecture.

At the next level up sits the pyMIC offload engine that provides the internal interface for pyMIC’s features and that abstracts from the underlying interface of the offload implementation. This design supports different offload implementations in future versions of pyMIC. For productivity and easier portability, this level of pyMIC has been implemented in Cython to bridge the gap between the Python level and the LIBXSTREAM library.

The top-level API of pyMIC consists of several classes that provide the different levels of abstractions the offload programming model:

- OffloadDevice to interact with devices;
- OffloadStream to provide the stream functionality;
- OffloadArray to provide buffer and transfer management;
- and OffloadLibrary for kernel loading and unloading.

3.2 Offloading Code

The following Python code shows how to offload the computation of a dgemm operation to the coprocessor.

```python
import pymic
import numpy as np

# size of the matrices
```
Lines 4-12 initialize the matrix sizes to 4096x4096 elements each and then create two random matrices (a, b) and an empty matrix (c). Line 15 gets a handle for the first coprocessor of the system and then initializes the default stream to this device (line 16). Line 17 finally loads a native library that contains the kernel that implements the offloaded version of the `dgemm` operation.

Lines 19 and 22 enqueue a request to execute the kernel and to synchronize the host thread with the asynchronous kernel invocation. While the `invoke` returns immediately after the request has been enqueued into the stream, the `sync` operation blocks until the kernel execution has finished on the target.

By default, pyMIC provides copy-in/copy-out semantics for the data passed to a kernel. For NumPy's `ndarray` objects, the `invoke` method automatically enqueues allocation and transfer requests from the host to the coprocessor (copy-in). After the request for kernel invocation, corresponding transfers to move data back from the coprocessor are scheduled (copyout). For immutable scalar data, pyMIC only performs the copy-in operation. While this leads to a very quick first implementation, it also potentially causes unnecessary data transfers. For instance, although the c matrix is meant to be overwritten on the target (`beta` is zero), pyMIC would transfer the empty c matrix to the coprocessor and back. In Section 4.3, we will show how to use pyMIC's interface to optimize data transfers.

The following code example shows the C code of the `dgemm` kernel:

```c
#include <pymic_kernel.h>
#include <mkl.h>

PYMIC_KERNEL
void mydgemm(const double *A, const double *B,
              const int64_t *m, const int64_t *n,
              const double *k,
              const double *alpha,
              const double *beta) { /* invoke dgemm of MKL's cblas wrapper */
  cblas_dgemm(CblasRowMajor, CblasNoTrans,
              CblasNoTrans,
              *m, *n, *k, -alpha, A,
              *k, B, *n, *beta, C, *n);
}
```

The pyMIC module automatically marshals and unmarshals data that is passed to the offloaded code. Kernel functions can receive any number of formal parameters, but their signature has to match the actual arguments of the `invoke` method in the host code. The types of the formal parameters are pointers to the C/C++ equivalent of a Python scalar type (on Linux*: `int64_t`, `double`, and `double complex`). The pointers reference the buffer area that is maintained by pyMIC to keep offloaded data on the coprocessor, so that a kernel can simply access the arguments without calling any additional runtime functions or worrying about data transfers. However, it is the kernel code's responsibility to access the pointers appropriately and to avoid data corruption when accessing scalar or array data.

In the above `dgemm` example, the kernel expects the matrices as pointers to data of type `double`, the matrix sizes as scalar arguments of type `int64_t`, and `alpha` and `beta` also as pointers to `double`. To keep the example simple and to obtain optimal performance, the kernel then invokes the `dgemm` implementation of the Intel® Math Kernel Library (MKL).

### 3.3 Optimizing Data Transfers

The following example code shows how to use pyMIC's `OffloadArray` class to optimize data transfers in the pyMIC programming model. This can be used to avoid the superfluous data transfers of the above `dgemm` example.

```python
import pymic
import numpy as np

# size of the matrices
m, n, k = 4096, 4096, 4096

# create some input data
alpha = 1.0
beta = 0.0
a = np.random.random(m, k)
b = np.random.random(k, n)
c = np.zeros(m, n)

# load kernel library
device = pymic.devices[0]
stream = device.get_default_stream()
library = device.load_library("libdgemm.so")

# perform the offload and wait for completion
stream.invoke(library.mydgemm,
a, b, c, m, n, k, alpha, beta)
stream.sync()
```

After initializing the data of the matrix as before, the code now uses the `bind` operation (lines 20 through 22) of the pyMIC API. The `bind` operation binds a NumPy `ndarray` object to an offload buffer of class `OffloadArray` on the target coprocessor that is associated with a stream object. The offload buffer is a typed object and contains meta data that describes the buffer and thus is comparable to a NumPy array. It also supports basic operations such as element-wise addition, multiplication, zeroing, and filling with values; these operations run as kernels on the coprocessor. The pyMIC
runtime recognizes instances of OffloadArray as kernel arguments and disables automatic copy-in/copy-out transfers for them.

By default the bind operation assumes that the offload buffer should be populated with data from the host array. To leave the buffer uninitialized and to avoid the data transfer, the update_device parameter can be set to False. The OffloadArray instances offer the methods update_device() and update_host() enqueue requests for data transfers into the execution stream of the target. The above example uses this interface to avoid the initial transfer of the $c$ matrix which will be overwritten regardless of its initial values. In line 27, the code issues an update_host() call to retrieve the results of the mydgemm kernel.

Where the first example required six data transfers (one copy-in and one copy-out transfers respectively) for $a$, $b$, and $c$, the last example only performs the minimal number of transfers, that is, it transfers $a$ and $b$ from the host to the device and only moves $c$ back to the host process.

### 3.4 The pyMIC Low-level Interface

PyFR’s offload model needs more fine-grained control over memory management and referencing data on the target device. While such low-level interactivity enables the programmer to exercise full control over all aspects of the offload workflow, it also exposes a lot of details such as device pointers and memory offsets. The low-level data management interface (see Figure 1) that pyMIC uses internally is therefore intentionally exposed as part of the pyMIC API.

This interface is based on memcpy-like methods of a device stream. It supports allocation and deallocation of `nbytes` of device data with a given data alignment:

```python
allocate_device_memory(self, nbytes, alignment=64)
deallocate_device_memory(self, device_ptr)
```

It also offers primitive operations for different directions of data transfers:

```python
transfer_host2device(self, host_ptr, device_ptr, nbytes, offset_host=0, offset_device=0)
transfer_device2host(self, device_ptr, host_ptr, nbytes, offset_device=0, offset_host=0)
transfer_device2device(self, device_ptr_src, device_ptr_dst, nbytes, offset_device_src=0, offset_device_dst=0)
```

Similar to the high-level interface of pyMIC, it’s low-level interface operates using a stream-based model. All of the above methods may be executed asynchronously and require to call the `sync` operation to wait for completion.

The host pointer passed as an argument is an actual pointer as returned by NumPy’s `npyarray.ctypes.data` or similar operations that expose a C-style pointer into the host memory associated with a Python object. The device pointer is a fake pointer that was returned by `allocate_device_memory` and that uniquely identifies the data allocation on the target device. Note that these allocations are smart in the sense that once the Python garbage collector reclaims a smart pointer, the `__del__` method automatically releases the device memory associated with the allocation.

### 4 Using pyMIC to Offload PyFR

Although PyFR can be run on the Intel Xeon Phi coprocessor using the OpenCL backend this configuration is not optimal. As was outlined in Section 2 the performance of PyFR depends heavily on the presence of a highly tuned matrix multiplication library. For the coprocessor this is the Intel MKL. However, as the MKL does not provide an OpenCL interface it is necessary to implement these kernels using pure OpenCL code. This is known to be a challenging problem [McI14]. Hence, in order to take full advantage of the capabilities of the coprocessor a native approach is required.

One possible approach here is to move PyFR in its entirety onto the Phi itself and then run with the C/OpenMP backend. However, this requires that Python, along with dependencies such as NumPy, be cross-compiled for the Intel coprocessor; a significant undertaking. Additionally, as the Intel compiler does not run natively on the coprocessor an additional set of scripts would also be required to ‘offload’ the compilation of runtime-generated kernels onto the host. Moreover, with this approach the initial start up phase would also be run on the coprocessor. As the single-thread performance of the Intel Xeon Phi coprocessor is significantly less than that of a recent Xeon processor, this is likely to result in a substantial increase in the start-up time of PyFR. Trying to compensate for this additional overheads might render the native solution ineffective. It was therefore decided to add a native MIC backend into PyFR and do so by leveraging pyMIC.

On account of its need to target CUDA* and OpenCL the PyFR backend interface is relatively low-level. At start up, the solver code in PyFR allocates large blocks of memory which it then slices up into smaller pieces. A backend must therefore provide a means of both allocating memory and copying regions of this memory to/from the host. In contrast to this pyMIC is a relatively high-level library whose core tenant is comparable to a NumPy’s `ndarray` type. While writing the MIC backend for PyFR it was therefore necessary to use the low-level interfaces to pyMIC that enables raw memory to be allocated on the device and fine-grained copying to/from this memory.

The resulting backend consists of approximately 700 lines of pure Python code and 200 lines of Mako templates. As the native programming language for the Intel coprocessor is C code with OpenMP annotations the DSL translation engine for the Intel coprocessor is almost identical to the one used in the existing C/OpenMP backend with the only changes being around how arguments are passed into kernels. These generated kernels are then compiled at runtime by invoking the Intel compiler on the host to produce a shared library. The PyFR framework then loads the library on the target device by executing the `load_library` method of the device handle.

Matrix multiplications are handled by invoking a native kernel which itself calls out to the `cblas_sgemm` and
Fig. 2: Bandwidth of the data-transfer operations of pyMIC (see [KlEn14]).

Fig. 3: Performance of the offloaded \texttt{dgemm} operation (see [KlEn14]).

cblas\_dgemm routines from MKL. This provides the optimal implementation to execute matrix multiplies on the coprocessor.

5 Performance Results

To evaluate the performance of PyFR with pyMIC as an execution backend, a system with an Intel Xeon E5-2697 v2 host process and a Intel Xeon Phi 3120A coprocessor was employed. However, before evaluating the performance of PyFR with pyMIC it is first useful to consider the raw, standalone, performance of the pyMIC module.

5.1 Performance of pyMIC

Figures 2 shows the performance results of micro-benchmarks that measure the achieved bandwidth as reported in [KlEn14]. The achieved bandwidth depends on the size of the data transfer. For short data transfers, latency of enqueuing the request and setting up the data transfer in the offload runtime dominates, so that the achieved bandwidth is low. With increasing transfer size, latency becomes less important and thus bandwidth goes up until it saturates at the PCIe gen2 limit. The effective bandwidth of the bind operation is lower, because it involves the overhead of allocation of the offload buffer, while pure transfers (\texttt{copyin} and \texttt{copyout}) move data into existing buffers.

Figure 3 depicts the GFLOPS rate of offloading the \texttt{dgemm} operation (cf. [KlEn14]). The chart compares the MKL native \texttt{dgemm} operation of a micro-benchmark written in C (MKL) with the performance of NumPy that was setup to use MKL (NumPy (MKL)). Both are executing on the host for various quadratic matrix sizes as our baseline. The chart also shows the my\texttt{dgemm} kernel comparing pyMIC (kernel only) and pyMIC (incl. transfers). As can be seen the GFLOPS rate of MKL quickly saturates at small matrix sizes because of the effective threading implementation used. Due to the cache-blocking in MKL, it provides a stable level of performance across all matrix sizes once it has saturated. The comparatively low performance of NumPy is attributed to several temporary copies that NumPy has to maintain to implement a full \texttt{dgemm} operation. Offloading the kernel for small matrix sizes is not expected to yield any performance gain due to the latency of transferring the small matrices from the host to the coprocessor. For matrices larger than 2048x2048 elements, the coprocessor is able to compensate the transfer latency and to yield better performance than the host system. Naturally, the effective GFLOP rate is slightly lower if data transfers are taken into consideration.

5.2 Performance of PyFR

As a benchmark problem we consider the case of flow over a circular cylinder at Mach 0.2 and Reynolds number 3900. Following [Wit14] the domain was meshed with 46610 hexahedra and run with fourth order solution polynomials. A visual depiction of the simulation can be seen in Figure 4. When running at double precision this gives a working set of 3.1 GiB. One complete time step using a fourth order Runge-Kutta scheme requires on the order of \(\sim 4.6 \times 10^{11}\) floating point operations with typical simulations requiring on the order of half of million steps. The performance of PyFR in sustained GFLOPS for this problem on an Intel Xeon Phi 3120A coprocessor (57 cores at 1.1 GHz) can be seen in Figure 5. Results for a twelve core Intel Xeon E5-2697 v2 CPU using the OpenMP backend are also included. Using pyMIC a speedup of approximately 1.85 times can be observed. Further, 11 of the CPU cores are freed up in the process to run either alternative workloads or a heterogenous PyFR simulation using two MPI ranks to exploit both the CPU cores and the coprocessor.

6 Conclusion and Future Work

In this paper we have introduced the pyMIC offload module for executing kernels on the Intel Xeon Phi coprocessor. The architecture of pyMIC has been outlined and several examples
have been presented. It is shown by utilizing pyMIC in combination with MKL how it is possible to obtain a substantial speedup for \texttt{dgemm}. We have also described PyFR, an open source framework for solving the compressible Navier-Stokes equations. The architecture of PyFR, including the techniques used that allow it to run performantly across a variety of hardware platforms, have also been presented. We have shown how using pyMIC it is possible add a backend into PyFR that can target the Intel Xeon Phi coprocessor. Implementation details have been discussed and benchmarks presented that show a speedup compared with a conventional CPU for a benchmark flow problem.

The roadmap for the pyMIC module contains several extensions that we are planning to develop over the course of the upcoming releases. The next release of pyMIC will support Python 3. We are also working on extending the synchronization capabilities of pyMIC to add support for multiple independent streams. A future version of pyMIC will add events that will allow for synchronizing host threads with streams objects as well as the synchronization of multiple streams. Compression of the data stream to the target device may be of interest to leverage the compute power of the host system to compress the data stream before sending it over the PCIe bus. Finally, we are looking into extending pyMIC beyond native kernels on the target devices by providing offload capabilities for generic Python code.

7 Acknowledgments

Peter Vincent and Freddie Witherden would like to thank the Engineering and Physical Sciences Research Council for their support via a Doctoral Training Grant, an Early Career Fellowship (EP/K027379/1), and the Hyper Flux project (EP/M50676X/1).

Intel, Xeon, and Xeon Phi are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

* Other names and brands are the property of their respective owners.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance.

Intel’s compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

References

[Bay15] M Bayer. Mako: Templates for Python. http://www.makotemplates.org
[Col13] A Collette. Python and HDF5: Unlocking Scientific Data. O’Reilly Media, 2013.
[Dal15] L Dalcín. mpi4py: MPI for Python, http://mpi4py.scipy.org/
[Huy07] HT Huynh. A Flux Reconstruction Approach to High-order Schemes including DGalerkin Methods. AIAA paper, 4079:2007, 2007.
[Inte14] Intel Corporation. Intel Xeon Phi Coprocessor System Software Developers Guide. 2014. Document number 328207-003EN.
[Inte15] Intel Corporation. LIBXSTREAM. Download at http://github.com/hpl/libxstream.
[Kar98] G Karypis and V Kumar. A Fast and High Quality Multilevel Scheme for Partitioning Irregular Graphs. SIAM Journal on Scientific Computing, 20(1):359–392, 1998.
[KlEn14] M Klemm and J Enkovaara. pyMIC: A Python Offload Module for the Intel Xeon Phi Coprocessor, 4th Workshop on Python for High Performance and Scientific Computing, November 2014, New Orleans, LA, Online at http://www.dl.de/sc/Portaldata/15/Resources/dokumente/pyhpc2014/submissions/pyhpc2014_submission_8.pdf.
[Klö12] A Klöckner, N Pinto, Y Lee, B Catanzaro, P Ivanov, and A Fasih. PyCUDA and PyOpenCL: A Scripting-based Approach to GPU Runtime Code Generation. Parallel Comput., 38(3):157–174, 2012.
[Mc14] S McIntosh-Smith and T Mattson, High Performance Parallelism Pearls: Chapter 22, Morgan Kaufmann, 2014.
[NumP15] NumPy Developers. NumPy, 2015. http://www.Numpy.org/.
[pyMIC] pyMIC Developers. Intel Python Offload Infrastructure for the Many Integrated Core Architecture. 2015. https://github.com/01org/pyMIC.
[SciP15] SciPy Developers. SciPy, 2015. http://www.scipy.org/.
[Tiob14] TIOBE Software BV. TIOBE Index for September 2014. September 2014. http://www.tiobe.com/.
[Vin15] PE Vincent, FD Witherden, AM Farrington, G Niemos, BC Vermeire, JS Park, and AS Iyer. PyFR: Next-Generation High-Order Computational Fluid Dynamics on Many-Core Hardware. Paper AIAA-2015-3050, 22nd AIAA Computational Fluid Dynamics Conference, 22–26 June 2015, Dallas, Texas, USA.
[Wit14] FD Witherden, AM Farrington, and PE Vincent. PyFR: An Open Source Framework for Solving Advection-diffusion Type Problems on Streaming Architectures using he Flux Reconstruction Approach. Computer Physics Communications, 185(11):3028–3040, 2014.
[Wit15] FD Witherden, BC Vermeire, and PE Vincent. Heterogeneous Computing on Mixed Unstructured Grids with PyFR. Accepted for publication in Computers & Fluids, 2015.
