New strategies for producing defect free SiGe strained nanolayers

Thomas David1, Jean-Noël Aqua2, Kailang Liu1,2, Luc Favre1, Antoine Ronda1, Marco Abbarchi1, Jean-Benoit Claude1 & Isabelle Berbezier1

Strain engineering is seen as a cost-effective way to improve the properties of electronic devices. However, this technique is limited by the development of the Asaro Tiller Grinfeld growth instability and nucleation of dislocations. Two strain engineering processes have been developed, fabrication of stretchable nanomembranes by deposition of SiGe on a sacrificial compliant substrate and use of lateral stressors to strain SiGe on Silicon On Insulator. Here, we investigate the influence of substrate softness and pre-strain on growth instability and nucleation of dislocations. We show that while a soft pseudo-substrate could significantly enhance the growth rate of the instability in specific conditions, no effect is seen for SiGe heteroepitaxy, because of the normalized thickness of the layers. Such results were obtained for substrates up to 10 times softer than bulk silicon. The theoretical predictions are supported by experimental results obtained first on moderately soft Silicon On Insulator and second on highly soft porous silicon. On the contrary, the use of a tensily pre-strained substrate is far more efficient to inhibit both the development of the instability and the nucleation of misfit dislocations. Such inhibitions are nicely observed during the heteroepitaxy of SiGe on pre-strained porous silicon.

During the past decades the field of IV-IV SiGe/Si heterostructures has witnessed dramatic advances thanks to extensive research along new pathways to enhance their electronic properties, in particular using strain engineering nanostructures to largely confine the carriers1–6. The increasing role of group IV nanostructures in quantum electronics and photonic devices is due to their excellent compatibility with CMOS technology, ease of integration and perfect strain control7–10. The epitaxial strain induced by the mismatch between SiGe and Si is still considered as the most efficient way to produce strain engineering that is a promising path for drive current enhancement by improving the electron and hole mobility in Si-based devices11,12. Furthermore, most of the physical and structural properties of SiGe can be continuously tuned with composition from 0 to 100% Ge concentration. This is particularly true for the lattice constant and epitaxial strain which varies linearly with Ge concentration offering a cost-efficient way to produce controlled strain-engineering systems in order to controllably enhance electronic transport properties like charge carrier mobility, carrier confinement effects etc.13,14.

Various systems including superlattices, core-shell nanowires, quantum dots, nanocrystals that have been suggested as high-performance materials have failed to meet that challenges mainly because of the strain-related behaviours such as elastic relaxation by Asaro Tiller Grinfeld (ATG) growth instability or Ge hut islands nucleation, plastic relaxation by nucleation of dislocations and chemical relaxation by strain-driven interdiffusion15. The use of a compliant substrate for the epitaxy of SiGe layers could be an elegant and low cost solution to control the strain-related behaviour16–18. In this context, the role of a template layer on the strain distribution and as a consequence on the ATG development and the nucleation of dislocations should be fully understood both theoretically and experimentally. The template layer with specific elastic properties could be either soft/rigid and/or pre-strained, acting as a compliant substrate.

Alternative approaches have been explored to enhance devices performances. In particular, nMOS and pMOS devices are now built on Silicon On Insulator (SOI) substrates. Their improved performances result mainly from the reduction of parasitic device capacitance, and leakage current. In addition, the introduction of strained silicon, in particular with the epitaxial growth of Si on Silicon Germanium (SiGe) fully strained layers, could significantly improve the mobility of both n and p channel devices. Moreover, fabrication of ultra-thin Germanium On Insulator (GOI) substrates plays also an important role in <10 nm technology node and beyond. In such approaches, it is mandatory to determine the level of uniaxial strain in Si and SiGe layers and to predict the strain relaxation (Ge interdiffusion, dislocation nucleation etc.) induced by subsequent processing steps. In parallel, it

1CNRS, Aix Marseille University, UMR 7334, Inst Mat Microelect Nanosci Prov, F-13397, Marseille, France. 2University Paris 06, CNRS UMR 7588, Inst Nanosci Paris, F-75252, Paris, France. Correspondence and requests for materials should be addressed to I.B. (email: isabelle.berbezier@im2np.fr)
has been suggested that SOI could behave as a compliant substrate which could suppress the development of the ATG instability and allow full strain relaxation by fluency gliding at the interface. Epitaxial SiGe layers on buried oxide are then under intense scrutiny due to their applications in ultra-scales performance-augmented CMOS transistors. The aim is to pursue the Moore's law by developing planar transistors based on ultra-thin Si/SiGe or pure Ge nanochannels on insulator (UTSGOI or UTGOI) systems. One major hurdle is the elaboration of Ge rich layers fully planar and strained with perfectly controlled homogeneous strain, thickness and composition.

So, the stability of SiGe layers and the mechanisms of strain relaxation in Silicium Germanium On Insulator (SGOI) are issues of crucial importance for the fabrication of the next generation fully depleted CMOS devices. Further understanding of the strain relaxation on a soft buried oxide is then desired.

In order to experiment over a wider range of parameters, porous silicon was used to provide an archetype model system since it has tunable elastic properties that controllably depend on experimental parameters (mainly pores density and shape). Moreover, thanks to its unique properties such as distinctive photoluminescence, biocompatibility and active surface properties porous silicon could be compatible with Si microelectronic technology.

Our work mainly addresses the evolution of strain relaxation in SGOI layers. The effect of softness and pre-strain of the substrate on strain relaxation was studied. A combined theoretical/experimental study was carried out to determine the morphological evolution and nucleation of dislocation of epitaxial layers on soft SOI and porous silicon substrates. With a combination of well-chosen experimental and theoretical demonstrations we show that a compliant substrate (CS) could considerably modify the growth modes of heteroepitaxial layers. We first show theoretically that an elastically soft (rigid) substrate free of strain would enhance (reduce) the development of the growth instability while not affecting the nucleation of dislocations. In the case of SiGe heteroepitaxy, because of the presence of a thin silicon template layer (necessary for the epitaxial growth), the softness of the compliant substrate has almost no effect on the ATG instability. These theoretical predictions match experimental results on SOI and on porous silicon substrates.

With this work we normalize most of the experimental findings on the effect of compliant substrates reported in the literature. The combination of theoretical and experimental results provides new thinking dealing with substantive issues and methodologies that will direct and orient the process development for the implementation of SGOI systems into CMOS application. They can lead to the evolution of a new paradigm valid for other high-end systems.

Experimental

SiGe thin films were deposited by molecular beam epitaxy (MBE) on top of two different types of substrates made either of Silicon On Insulator (SOI) or Porous Silicon (PSi).

The SOI substrates (CEA-Leti, France) were fabricated by the Smart Cut(TM) process. They are single-crystal Si(001) films, with thickness 10 nm, bonded to a 12 nm thick SiO2 layer on a standard Si(001) wafer. The porous silicon substrates were obtained by electrochemically etching of B-doped <100> oriented Si wafers in a hydrofluoric acid (HF) solution. The porous silicon layers used in this study have been fabricated by STMicroelectronics. They have a mean porosity ~60% (which corresponds to the maximum density of pores on which good reepitaxy can be processed). Experimental details of the electrochemical process are given elsewhere.

Immediately after the electrochemical formation step, either the samples are loaded in the MBE machine after ex situ chemical cleaning (the samples are then named: PSi) or the samples are heated ex situ at high temperature between 900 °C and 1100 °C (they are then named: HTPSi), then chemically cleaned and loaded in the MBE machine after ex situ chemical cleaning. We used these two kind of porous silicon substrates, as grown (PSi) and after high temperature annealing (HTPSi). While PSi and HTPSi substrates have the same softness, the samples treated at high temperature (HTPSi) are tensily pre-strained.

The ex situ cleaning process follows a modified Shiraki recipe: (i) 10 min in HNO3 (65%) heated at 70 °C, (ii) 1 min in deionized water, and (iii) 30 s in HF (49%): H2O (1:10). To avoid contamination, the substrates are immediately introduced into the UHV MBE growth chamber RIBER MBE32 at the end of the chemical cleaning. Subsequently, the samples are thermally cleaned in situ at temperatures ~400 °C for 15 min before growth. They are then capped by a thin Si buffer layer 20 nm thick, which guarantees a flat and reproducible top surface. The mean root square roughness obtained after the buffer layer growth is similar to those of Si(0 0 1). This is followed by the epitaxial growth of SiGe layers of different thickness using solid source molecular beam epitaxy with a background pressure in the 10-11 torr range. Si was evaporated from an electron gun evaporator and Ge is evaporated from an effusion cell. Beam flux and SiGe compositions are calibrated in situ by reflection high energy electron diffraction (RHEED) oscillations. The Si buffer layer is deposited at 700 °C, while SiGe layers are deposited at 550 °C. At the end of the fabrication process, all the samples are containing the CS i.e.SOI or porous silicon, the Si buffer layer and the SiGe thin film.

After fabrication, all the samples were observed by atomic force microscopy (AFM), using a PSIA XE-100. AFM was used in noncontact operation mode in air, with a NCHR-50 tip model for very high-resolution imaging; its typical radius is about 8 nm.

Details on the structures are obtained by Transmission Electron Microscopy (TEM) using a FEI Tecnai G2 and a FEI Titan 80–300 with Cs corrector in TEM and Scanning Transmission Electron Microscopy (STEM) modes. Cross-section samples are prepared using a dual-beam FIB HELIOS 600 nanolab or tripod polishing followed by PIPS thinning.

Results and Discussion

We first examine a geometry similar to the experimental configuration where the effect of the stiffness of the compliant substrate is maximal. We thence consider a three-layer system with a semi-infinite compliant substrate...
(CS), a thin silicon buffer layer (of thickness e) and an epitaxial SiGe layer (of thickness h). Details and ingredients of the theoretical model were given elsewhere. The SiGe film has a lattice parameter \( a^{\text{SiGe}} \) different from \( a^{\text{Si}} \), with the misfit \( m_t = \frac{a^{\text{SiGe}} - a^{\text{Si}}}{a^{\text{Si}}} \). For simplification, we consider that the CS has the same lattice parameter as Si. The system is supposed to be coherent and to be described by linear isotropic elasticity in the different layers and we only account for the difference in Young's modulus. While the SiGe and Si Young's modulus are supposed to be similar (equal to Y), the CS stiffness is \( Y^\text{CS} = sY \), with \( 0.1 \leq s \leq 1 \) for a relatively soft CS and \( 1 \leq s \leq 10 \) for a rigid substrate. The displacement vector is solution of the equilibrium equation \( \nabla \sigma = 0 \) where \( \sigma \) is the stress tensor, with the boundary condition of a stress-free film surface \( \sigma.n = 0 \) where \( n \) is the normal to the surface.

In the case of a flat film (with a free surface defined by \( z = h = e + h \)), the forces, the stress tensor, the displacement gradients, etc., are independent of \( x \) and \( y \) and the general solution for the Navier equation is merely:

\[
\sigma = a \cdot R + b
\]

with a constant tensor \( a \) and vector \( b \). It is associated with an energy density in the film:

\[
\sigma_0 = Ym^2/(1 - \nu)
\]

When the film surface is corrugated, it is convenient to search for \( u \) in Fourier space along \( r = (x, y) \). We then consider a free surface defined by \( z = kx + h \), with the wavevector \( k \). The solution of the Navier equation is:

\[
u u = u_0 + u_1 \quad \text{where} \quad u_1 = h_t e^{ikr} u_1 \]

may be found exactly in the small-slope approximation. We eventually find that the elastic energy density on the surface is at first order:

\[
\varepsilon = \nu u_0 - 2(1 + \nu)\nu_0 A(khF) kh1,
\]

where:

\[
A(x) = \frac{1}{\gamma(x)}(3 - 4\nu + (3 - 4\nu)s)^2 + 2(8\nu^2 - 12\nu + 5)s)e^{4k}
\]

\[
+ 4(s - 1)(3 - 4\nu + s)e^{2x} + (4\nu - 3)(s - 1)^2]
\]

The elastic energy density depends both on the Young's modulus ratio \( s \) and on the total film-buffer thickness \( h \).

The model describes the driving force for the morphological instability which is the strain relaxation in the film. However, the energy gain due to the elastic relaxation in the film \( \Delta E_{\text{res}} < 0 \) resulting from the film corrugation, is counterbalanced by an energetic cost in the substrate \( \Delta E_{\text{sub}} > 0 \), which is lower than \( |\Delta E_{\text{film}}| \) leading to a favorable balance. Since the energetic cost in the substrate \( \Delta E_{\text{sub}} \) is proportional to its Young's modulus the development of the instability is favored on a soft substrate, leading to the instability enhancement while the opposite behavior occurs on a rigid substrate i.e. a lower development of the instability and higher strain energy in the system.

Moreover, the evolution by surface diffusion of the film surface \( h(x, y, t) \) is dictated by the general diffusion equation:

\[
\frac{\partial \mu}{\partial t} = D\Delta \mu
\]

with the diffusion coefficient \( D \) and the chemical potential \( \mu \) on the surface. The latter is the sum of the elastic energy density on the surface and the capillarity energy cost \( -\gamma \Delta h \) at first order, with the surface energy \( \gamma \). With this set of equations, the harmonic initial condition:

\[
z = h + h_t e^{\eta t} \quad \text{evolves as} \quad h_t = h_t(0) e^{\eta t}
\]

where the growth rate is:

\[
\sigma(k; h, s, \eta/m) = A(khF)(1 - \eta/m)^2 k^3 - k^4
\]

where \( k \) is the wave-vector. If the \( k^3 \)-term is only affected by corrections due to the stiffness, the \( k^1 \)-term which drives the instability is multiplied by (i) \( 1/s \) related to the CS softness and (ii) \( (1 - \eta/m)^2 \) related to the CS pre-strain. The first effect clearly enhances the instability when \( s < 1 \), while the second slows down the instability when a tensile pre-strain \( \eta > 0 \) is present.

If we consider the development of the instability for four values of \( s \) between \( 0.1 \) and \( 10 \), we see that the instability is considerably enhanced when \( s \) is small, i.e. for a softer CS (smaller Young's modulus) and it is inhibited when \( s \) increases i.e. for a more rigid substrate (larger Young's modulus). However, the amplitude of this effect is function of the total thickness \( h \) of the system (typically in our system it is the thickness of Si buffer + SiGe layer) rationalized by the wave-length of the instability \( \lambda(h) \) (Fig. 1).

As a consequence, in standard conditions of SiGe heteroepitaxy (with a Si buffer layer \( h \sim 50 \text{ nm} \) deposited prior to the epitaxy of the SiGe layer), when considering the critical thickness of ATG development \( h_{\text{ATG}} \) for the
whole range of Ge compositions, we find \( \frac{h}{l_0} \leq 2 \). In these experimental conditions, \( s \) is expected to have a much smaller effect on the development of the ATG instability (Fig. 1b–c) than for other systems that provide \( \frac{h}{l_0} \approx 1 \). We can see for instance a strong enhancement (inhibition) of the ATG instability when \( s = 0.1 \) (\( s = 10 \)) for \( \frac{h}{l_0} = 0.3 \) (Fig. 1a). We will see in the next parts that this condition is hard to reach with SiGe epitaxial layers. To evaluate this effect we consider experimentally two different substrates: SOI and porous silicon.

**Effect of a soft substrate: the case of silicon on insulator (SOI).** In order to determine the effect of the softness of the SOI substrate which is elastically softer than bulk Si we consider the epitaxy of SiGe on SOI. The elastic softness of the SiO\(_2\) underlayer gives \( s \approx 0.5 \) and the system is initially unstrained \( (\eta = 0) \).

In these conditions, we compare the growth of SiGe layers on SOI and on bulk Si(001). A schematic representation of the systems considered is given Fig. 2a,b. The aim is to determine the influence of the SOI softness on the development of the ATG instability. Experiments are carried out on different configurations of SOI substrates with SiO\(_2\) layer thickness varying from 10 nm to 240 nm. No effect of the SiO\(_2\) thickness could be observed. To facilitate the TEM visualisation of all the system's layers, we only present here the results on ultra-thin SiO\(_2\) layer. We choose high concentration layers \( (x = 0.5) \) to exemplify the mechanism. The nominal deposited thickness of SiGe layers is chosen larger than the critical thickness for the development of the ATG instability \( (h_{Si} = 2 \text{ nm}) \) but not too large to allow the softness of the substrate to provide an effect \( (h_{SiGe} = 10 \text{ nm}) \). With an ultra-small Si buffer layer thickness \( (h_{Si} = 10 \text{ nm}) \), it follows \( \frac{h}{l_0} = 20 \) and \( \frac{h}{l_0} = 2 \). The morphology of the SiGe surfaces is shown in Fig. 2.

While TEM conventional images are presented on Fig. 2c–f show Annular Dark Field (ADF) STEM images. This imaging mode gives a high chemical contrast which enlightens the SiGe layers morphology (bright layers on the images). We can clearly see that in the two situations the layers exhibit SiGe islands as commonly observed on Si(001) in these conditions. The corresponding bright field TEM images are given Fig. 2a and c.

On a larger scale, the analysis of the surface morphology measured by AFM (Fig. 3) shows that the lateral size, the height and the density of the islands are almost the same in the two situations (\( \sim 30 \text{ nm}, \sim 3 \text{ nm} \) and \( 1, 5 \cdot 10^{11} / \text{cm}^2 \) respectively). This demonstrates that the morphological evolution of the layers (resulting from the development of the ATG instability) is the same on the two substrates. Consequently in these conditions, the softness of SiO\(_2\), template layer cannot suppress the ATG instability. In these conditions, strain relaxation in the soft substrate is negligible as compared to bulk Silicon.

This experimental result is in good agreement with the theoretical results. The evolutions predicted by the simulations in the condition \( \frac{h}{l_0} = 2 \) (Fig. 1c), for \( s = 1 \) and \( s = 0.5 \), comparison of the black-dashed curve and red curve, are almost similar. The effect of the non-slippery (totally rigid) Si/SiO\(_2\) interface, which is not considered here, does not modify significantly the morphological evolution of the SiGe layer even if further simulations and experimental results would be needed to describe this situation.

**Effect of a soft substrate: the case of porous silicon.** In order to check on a larger range the effect of the softness, in this part we used porous silicon (PSi) whose Young modulus can be largely varied with the density of pores. In particular, a Young modulus two orders of magnitude smaller than bulk silicon \( (s = 0.01) \)
was reported for a porosity of 90%\(^\text{53}\). For PSi with ~60\% porosity, which is a reliable substrate for re-epitaxy, an estimation \(s \approx 0.1\) is given. This value of \(s\) is much smaller than those of the SOI substrate tested in the part A.

We compared the morphological evolution of SiGe layers (\(x = 0.15\)) on Si(001) and on PSi(001) with 60\% porosity. After deposition of 110 nm we can see that the surface morphology is about the same on the two substrates with an undulation of small amplitude and large wavelength (\(A = 10\) nm; \(\lambda \sim 300\) nm) (Fig. 4). The undulation was measured using AFM images not shown here (see\(^\text{54}\) for more details on the measurement process). The values obtained are representative of the commonly observed ATG instability during the growth of SiGe on Si(001)\(^\text{55}\).

We can conclude that in these experimental conditions, while the PSi substrate is much softer, it has no influence on the development of the instability\(^\text{41}\). If we observe the corresponding simulation (for \(s = 0.1\)), we see that the instability could be considerably enhanced depending on \((R/l_0)\).

Figure 2. Schematic representation of the two systems: (a) Si\(_{1-x}\)Ge\(_x\)/Si and (b) Si\(_{1-x}\)Ge\(_x\)/SOI; Cross-section TEM (c) and (d) and ADF (e) and (f) images of Si\(_{1-x}\)Ge\(_x\) epitaxial layers with \(h_{\text{SiGe}} = 10\) nm and \(x = 0.5\) when they are deposited on: Si(001) (left column) and SOI with Si top layer \(h_{\text{Si}} = 10\) nm (right column). The height of the islands is about 5 nm.
In our experimental conditions. h_{SiGe} = 110 nm, \(e_{SiGe} = 20\) nm, \(x = 0.15, \bar{h} = 130\) nm we then have \(\bar{h}/l_0 = 1.4\) (Fig. 1b). Even if an increase of the instability is predicted theoretically (\(s = 0.1\) corresponds to the black curve, as compared to the red one for bulk silicon \(s = 1\)), it cannot be quantitatively estimated experimentally even if a slight increase of the instability amplitude is visible on the TEM cross-section image of the SiGe/PSi system as compared to the SiGe/Si (comparison of the undulation amplitude between Fig. 4a and b). The small difference between the two samples is explained by the growth fluctuations that could hide the different evolutions of the instability to a certain extent.

These results demonstrate that in real experimental conditions for the SiGe/CS system, the softness (\(s = 0.1\)) of the PSi substrate has a very small effect on the development of the instability and is not sufficient to fully suppress the instability. More generally, for SiGe heteroepitaxy, it seems very difficult to get an effect of a compliant substrate unless we could realise the epitaxy on a much harder substrate. Typically values of \(s = 10\) and \(\bar{h}/l_0 = 0.3\) would permit this cancellation (see Fig. 1a). Such values cannot be reached with the SiGe/porous-Si or SiGe/SOI systems.

**Figure 3.** AFM topography images of SiGe layers with \(h_{SiGe} = 10\) nm and \(x = 0.5\) deposited on: (a) SOI and (b) Si(001). Scan size is 1 \(\mu\)m \(\times\) 1 \(\mu\)m and height scale is 5 nm.

**Figure 4.** (a,b) give the schematic representation of the systems Si\(_{1-x}\)Ge\(_x\)/PSi and Si\(_{1-x}\)Ge\(_x\)/Si respectively; (c,d) are the corresponding TEM cross-section images for Si\(_{1-x}\)Ge\(_x\) (\(x = 0.15 - h = 110\) nm). The top surface of the epitaxial layers is slightly corrugated in the two situations.
Effect of a pre-strained substrate: the case of high temperature porous silicon. We consider now another situation where the substrate is both soft and tensely pre-strained. This situation corresponds to the PSI heated at High Temperature (HTPSi). It was demonstrated previously that during heating (at $T > 950 \, ^\circ\text{C}$) a tensile strain is built-in HTPSi due to the desorption of the volatile species incorporated in PSI during the electrochemical fabrication process\textsuperscript{56}. The pre-strain produces a decrease of the effective misfit experienced by the deposited SiGe layer. In this situation, the pre-strain has a dual role first the inhibition of the development of the ATG instability and second suppression of the nucleation of dislocations\textsuperscript{45}.

**Figure 5.** Schematic representations of the epitaxial systems of: (a) $\text{Si}_{1-x}\text{Ge}_x$/HTPSi/Si(001) and (b) $\text{Si}_{1-x}\text{Ge}_x$/Si(001); Corresponding TEM cross-section images of SiGe epitaxial layers ($x = 0.15$) on (a) HTPSi where the surface is totally flat after the deposition of $h = 250 \, \text{nm}$; (b) Si(001), where the surface is already corrugated after the deposition of $h = 150 \, \text{nm}$.

**Figure 6.** TEM plane view observations of: (a) SiGe$_x$/Si(001); (b) SiGe$_x$/HT-PSi/Si(001) heterostructures for $x = 0, 15$ and a deposited thickness of $250 \, \text{nm}$.
For example, a comparison of Si$_1-x$Ge$_x$ layers ($x = 0.15$) deposited on HTPSi and on nominal Si(001) is given in Fig. 3. On HTPSi, the SiGe layer remains fully flat and free of extended defects up to $h = 250$ nm (Fig. 3c) while on Si(001) it is already corrugated for $h = 150$ nm (Fig. 3d). When $h = 250$ nm, the epitaxial film SiGe/Si(001) exhibit misfit dislocations that appear as square arrays of lines on plane view TEM image (Fig. 6a) while no dislocation are observed on SiGe/HT-PSi/Si(001) heterostructure (Fig. 6b). Similar results were already observed in a previous study. In these experimental conditions, the results are assigned only to the prestrain while the softness of HTPSi has been shown to have no effect (as already discussed in the previous parts).

We deduce from this section that a small tensile prestrain in the substrate could efficiently suppress the instability and has a significant visible effect. Moreover, we also observed that the tensile pre-strain inhibits the nucleation of dislocations. The effects observed agree with the theoretical calculations without considering any role of the softness. This result again confirms the negligible effect of the softness on the development of the instability at the opposite of a small prestrain.

Conclusions

In conclusion, we have shown that the effect of a compliant substrate on the morphological evolution of epitaxial layers is quite complex and could either amplify (when the substrate is soft) or inhibit (when the substrate is rigid) the ATG growth instability. However, this effect may be fully suppressed by the normalized thickness of the system $h/l_h$. It is then crucial to fully control these parameters and to understand their respective effects in specific growth conditions for controlling strain engineering, relaxation and morphological evolution. The fundamental concepts of the model have been shown to be valid for the epitaxial growth of SiGe on silicon on insulator (SOI), on as grown porous silicon (PSi) and on high temperature annealed porous silicon (HTPSi). In all the situations a good agreement between the experimental results and the theoretical predictions are obtained.

More precisely, we have shown that there is almost no effect of the softness on the development of the SiGe ATG growth instability in normal experimental conditions due to the inhibiting effect of $h/l_h$. This result has been evidenced for two different soft substrates, SOI ($s = 0.5$) and porous silicon ($s = 0.1$). We also demonstrated that while a soft substrate is quite ineffective, at the opposite a small tensile pre-strain (for instance on HTPSi) fully inhibits both the development of the ATG instability and the nucleation of dislocations. All the concepts developed here could be applied to many other systems and could serve to facilitate heterogeneous epitaxy on silicon.

References

1. Paskiewicz, D. M., Tanto, B., Savage, D. E. & Lagally, M. G. Defect-Free Single-Crystal SiGe: A New Material from Nanomembrane Strain Engineering. *Acs Nano* 5, 5814–5822 (2011).
2. Khang, D. Y., Jiang, H. Q., Huang, Y. & Rogers, J. A. A Stretchable Form of Single-Crystal Silicon for High-Performance Electronics on Rubber Substrates. *Science* 311, 208–212 (2006).
3. Song, Y. *et al.* Mobility Enhancement Technology for Scaling of CMOS Devices: Overview and Status. *J. Electronic Mat.* 40, 1584–1612 (2011).
4. Saad, I. *et al.*, Impact of strain and DP position on the performance of Vertical Strained-SiGe Impact Ionization MOSFET incorporating dielectric pocket (VESIMOS-DP). Published in: TENCON 2013 – 2013 IEEE Region 10 Conference 1–3, 1876–1882 (2014).
5. Vedula, R. P. *et al.* Optimal Ge/SiGe nanofin geometries for hole mobility enhancement: Technology limit from atomic simulations. *J. Appl. Phys.* 117, 174312 (2015).
6. Boztug, C., Sanchez-Perez, J. R., Cavallo, F., Lagally, M. G. & Paiella, R. Strained-Germanium Nanostructures for Infrared Photonics. *Acs Nano* 8, 3136–3151 (2014).
7. Peidous, I. V., Lottes, C. & Jost, C. SOI and Bulk FinFET Alternatives from the Perspective of Strain Engineering. *ECS Transactions* 64, 573–581 (2014).
8. Carron, V. *et al.* Source and Drain Contact Module for FDSOI MOSFETs: Silicidation and Strain Engineering. *ECS Transactions* 58, 239–248 (2013).
9. Ma, X. B. *et al.* Strain Stability and Carrier Mobility Enhancement in Strained Si on Relaxed SiGe-on-Insulator. *J. Electrochem. Soc.* 157, H104–H108 (2010).
10. Wang, G. L. *et al.* Optimization of SiGe selective epitaxy for source/drain engineering in 22nm node complementary metal-oxide semiconductor (CMOS). *J. Appl. Phys.* 114, 123511 (2013).
11. Lee, C. F., He, R. Y., Chen, K. T., Cheng, S. Y. & Chang, S. T. Strain engineering for electron mobility enhancement of strained Ge NMOSFET with SiGe alloy source/drain stressors. *Microel. Engineering* 138, 12–16 (2015).
12. Engvild, K., Hamid, A., Khairiah, F. & Razali, I. Future of Nanoscale Strained Si/Si$_x$Ge$_{1-x}$–Metal-Oxide Semiconductor Field-Effect Transistor for Performance Metric Evaluation: A Review. *J. Nanoelectro Optoelectronics* 9, 317–326 (2014).
13. Fahah, C. V. *et al.* Scaling Hetero-Epitaxy from Layers to Three-Dimensional Crystals. *Science* 335, 1330–1334 (2012).
14. Naffouti, M. *et al.* Fabrication of poly-crystalline Si-based Mie resonators via amorphous Si on SiO$_2$ dewetting. *Nanoscale* 8, 2844–2848 (2016).
15. Aqua, J. N., Berbezier, I., Favre, L., Frisch, T. & Ronda, A. Growth and self-organization of SiGe nanostructures. *Phys. Rep.* 522, 59–189 (2013).
16. Zaumseil, P. *et al.* Compliant Si nanostructures on SOI for Ge nanoheterotetxypaxy—A case study for lattice mismatched semiconductor integration on Si(001). *J. Appl. Phys.* 112, 043506 (2012).
17. Yin, H. *et al.* Tunable uniaxial vs biaxial in-plane strain using compliant substrates. *Appl. Phys. Lett.* 87, 061922 (2005).
18. Ayers, J. E. Compliant substrates for heteroepitaxial semiconductor devices: theory, experiment, and current directions. *J. Electronic Mat.* 37, 1511–1523 (2008).
19. Powell, A. R., Iyer, S. S. & LeGoues, F. K. New approach to the growth of low dislocation relaxed SiGe material. *Appl. Phys. Lett.* 64, 1856 (1994).
20. Brunner, K., Dobler, H., Abstreiter, G., Schäfer, H. & Lustig, R. Molecular beam epitaxy growth and thermal stability of Si$_1-x$Ge$_x$ layers on extremely thin silicon-on-insulator substrates. *Thin Solid Films* 321, 243–250 (1998).
21. Zaumseil, P., Yamamoto, Y., Schubert, M. A., Schroeder, T. & Tillack, B. Heteroepitaxial growth of Ge on compliant strained nano-structured Si lines and dots on (001) silicon on insulator substrate. *Thin Solid Films* 557, 50–54 (2014).
22. Soookcho, P. *et al.* Strain engineered SiGe multiple-quantum-well nanomembranes for far-infrared intersubband device applications. *Acs Nano* 7, 2326–2334 (2013).
23. Bonera, E., Gatti, R., Isella, G., Norga, G. & Picco, A. Dislocation distribution across ultrathin silicon-on-insulator with epitaxial SiGe stressor. Appl. Phys. Lett. 103, 053104 (2013).
24. Ye, L. et al. Ge-on-insulator wafer with ultralow defect density fabricated by direct condensation of SiGe-on-insulator structure. Appl. Surf. Sci. 356, 1052–1057 (2015).
25. Liu, X. et al. Modified postannealing of the Ge condensation process for better-strained Si material and devices. J. Vac. Sci. & Technol. B 28, 1020 (2010).
26. Ren, S. et al. A GeSiGe quantum well waveguide modulator monolithically integrated with SOI waveguides. IEEE Photon. Technol. Lett. 24, 461–463 (2012).
27. Michel, J., Liu, J. & Kimerling, L. C. High-performance Ge-on-Si photodetectors. Nature Photonics 4, 527–534 (2010).
28. Liang, D. & Bowers, J. E. Recent progress in lasers on silicon. Nature Photonics 4, 511–517 (2010).
29. Park, I.-S. et al. Dielectric function of Si1−xGex films grown on silicon-on-insulator substrates. J. Appl. Phys. 115, 233707 (2014).
30. Torres Sevilla, G. A. et al. Flexible Nanoscale High-Performance FinFETs. Acs nano 8, 9850–9856 (2014).
31. Moriya, R. et al. Cubic Rashba Spin-Orbit Interaction of a Two-Dimensional Hole Gas in a Strained-Ge/SiGe Quantum Well. Phys. Rev. Lett. 113, 086601 (2014).
32. Zhang, L., Agarwal, A. M., Kimerling, L. C. & Michel, J. Nonlinear Group IV photonics based on silicon and germanium: from near-infrared to mid-infrared. Nanophotonics 3, 247–268 (2014).
33. Suh, J., Nakane, R., Taoka, N., Takenaka, N. & Takagi, S. Highly strained-SiGe-on-insulator p-channel metal-oxide-semiconductor field-effective transistors fabricated by applying Ge condensation technique to strained-Si-on-insulator substrates. Appl. Phys. Lett. 99, 142108 (2011).
34. Cassé, M. et al. Experimental Investigation of Hole Transport in Strained Si1−xGex/SOIXMOSFETs Part I: Scattering Mechanisms in Long-Channel Devices. IEEE Trans. On Electron Devices 59, 316–325 (2012).
35. Lin, G.-Y. et al. Strain evolution of SiGe-on-insulator fabricated by germanium condensation method with over-oxidation. Mat. Sci. in Semicond. Proc. 56, 282–286 (2016).
36. Souriau, L., Terzieva, V., Vandervorst, W., Clemente, F. & Brïs, B. High Ge content SOI substrates obtained by the Ge condensation technique: A template for growth of strained epitaxial Ge. Thin Solid Films 517, 23–26 (2008).
37. Smith, C. E. et al. Dual channel FinFETs as a single high-k/metal gate solution beyond 22 nm node. in IEDM Tech. Dig., 309–312 (2009).
38. Jhang, Y. et al. Reduced carrier backscattering in hetero junction SiGe nanowire channels. Appl. Phys. Lett. 93, 253105 (2008).
39. Tezuka, T., Nakahara, S., Moriyama, Y., Sugiyama, N. & Takagi, N. High-mobility strained-SiGe-on-insulator p-channel metal-oxide-semiconductor field-effect transistors fabricated by using Ge condensation technique to strained-Si-on-insulator substrates. Appl. Phys. Lett. 99, 142108 (2011).
40. Magoariec, H. & Danescu, A. Modeling macroscopic elasticity of porous silicon. Surf. Sci. Rep. 39(2), 109–134 (2000).
41. Cassé, M. et al. Experimental Investigation of Hole Transport in Strained Si1−xGex/SOI pMOSFETs Part I: Scattering Mechanisms in Long-Channel Devices. IEEE Trans. On Electron Devices 59, 316–325 (2012).
42. Lin, G.-Y. et al. Strain evolution of SiGe-on-insulator fabricated by germanium condensation method with over-oxidation. Mat. Sci. in Semicond. Proc. 56, 282–286 (2016).
43. Souriau, L., Terzieva, V., Vandervorst, W., Clemente, F. & Brïs, B. High Ge content SOI substrates obtained by the Ge condensation technique: A template for growth of strained epitaxial Ge. Thin Solid Films 517, 23–26 (2008).
44. Smith, C. E. et al. Dual channel FinFETs as a single high-k/metal gate solution beyond 22 nm node. in IEDM Tech. Dig., 309–312 (2009).
45. Jhang, Y. et al. Reduced carrier backscattering in hetero junction SiGe nanowire channels. Appl. Phys. Lett. 93, 253105 (2008).
46. Tezuka, T., Nakahara, S., Moriyama, Y., Sugiyama, N. & Takagi, N. High-mobility strained-SiGe-on-insulator p-channel metal-oxide-semiconductor field-effect transistors fabricated by using Ge condensation technique to strained-Si-on-insulator substrates. Appl. Phys. Lett. 99, 142108 (2011).
47. Cassé, M. et al. Experimental Investigation of Hole Transport in Strained Si1−xGex/SOI pMOSFETs Part I: Scattering Mechanisms in Long-Channel Devices. IEEE Trans. On Electron Devices 59, 316–325 (2012).
48. Lin, G.-Y. et al. Strain evolution of SiGe-on-insulator fabricated by germanium condensation method with over-oxidation. Mat. Sci. in Semicond. Proc. 56, 282–286 (2016).
49. Souriau, L., Terzieva, V., Vandervorst, W., Clemente, F. & Brïs, B. High Ge content SOI substrates obtained by the Ge condensation technique: A template for growth of strained epitaxial Ge. Thin Solid Films 517, 23–26 (2008).
50. Smith, C. E. et al. Dual channel FinFETs as a single high-k/metal gate solution beyond 22 nm node. in IEDM Tech. Dig., 309–312 (2009).
51. Jhang, Y. et al. Reduced carrier backscattering in hetero junction SiGe nanowire channels. Appl. Phys. Lett. 93, 253105 (2008).
52. Tezuka, T., Nakahara, S., Moriyama, Y., Sugiyama, N. & Takagi, N. High-mobility strained-SiGe-on-insulator p-channel metal-oxide-semiconductor field-effect transistors fabricated by using Ge condensation technique to strained-Si-on-insulator substrates. Appl. Phys. Lett. 99, 142108 (2011).
53. Cassé, M. et al. Experimental Investigation of Hole Transport in Strained Si1−xGex/SOI pMOSFETs Part I: Scattering Mechanisms in Long-Channel Devices. IEEE Trans. On Electron Devices 59, 316–325 (2012).
54. Lin, G.-Y. et al. Strain evolution of SiGe-on-insulator fabricated by germanium condensation method with over-oxidation. Mat. Sci. in Semicond. Proc. 56, 282–286 (2016).
55. Souriau, L., Terzieva, V., Vandervorst, W., Clemente, F. & Brïs, B. High Ge content SOI substrates obtained by the Ge condensation technique: A template for growth of strained epitaxial Ge. Thin Solid Films 517, 23–26 (2008).
56. Smith, C. E. et al. Dual channel FinFETs as a single high-k/metal gate solution beyond 22 nm node. in IEDM Tech. Dig., 309–312 (2009).
57. Jhang, Y. et al. Reduced carrier backscattering in hetero junction SiGe nanowire channels. Appl. Phys. Lett. 93, 253105 (2008).
58. Tezuka, T., Nakahara, S., Moriyama, Y., Sugiyama, N. & Takagi, N. High-mobility strained-SiGe-on-insulator p-channel metal-oxide-semiconductor field-effect transistors fabricated by using Ge condensation technique to strained-Si-on-insulator substrates. Appl. Phys. Lett. 99, 142108 (2011).
59. Cassé, M. et al. Experimental Investigation of Hole Transport in Strained Si1−xGex/SOI pMOSFETs Part I: Scattering Mechanisms in Long-Channel Devices. IEEE Trans. On Electron Devices 59, 316–325 (2012).
60. Lin, G.-Y. et al. Strain evolution of SiGe-on-insulator fabricated by germanium condensation method with over-oxidation. Mat. Sci. in Semicond. Proc. 56, 282–286 (2016).
61. Souriau, L., Terzieva, V., Vandervorst, W., Clemente, F. & Brïs, B. High Ge content SOI substrates obtained by the Ge condensation technique: A template for growth of strained epitaxial Ge. Thin Solid Films 517, 23–26 (2008).
62. Smith, C. E. et al. Dual channel FinFETs as a single high-k/metal gate solution beyond 22 nm node. in IEDM Tech. Dig., 309–312 (2009).
63. Jhang, Y. et al. Reduced carrier backscattering in hetero junction SiGe nanowire channels. Appl. Phys. Lett. 93, 253105 (2008).
64. Tezuka, T., Nakahara, S., Moriyama, Y., Sugiyama, N. & Takagi, N. High-mobility strained-SiGe-on-insulator p-channel metal-oxide-semiconductor field-effect transistors fabricated by using Ge condensation technique to strained-Si-on-insulator substrates. Appl. Phys. Lett. 99, 142108 (2011).
Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2018