Verifying that a compiler preserves concurrent value-dependent information-flow security

Robert Sison
Data61, CSIRO, Australia
UNSW Sydney, Australia
Robert.Sison@data61.csiro.au

Toby Murray
University of Melbourne, Australia
toby.murray@unimelb.edu.au

Abstract

It is common to prove by reasoning over source code that programs do not leak sensitive data. But doing so leaves a gap between reasoning and reality that can only be filled by accounting for the behaviour of the compiler. This task is complicated when programs enforce value-dependent information-flow security properties—in which classification of locations can vary depending on values in other locations—and complicated further when programs exploit shared-variable concurrency.

Prior work has formally defined a notion of concurrency-aware refinement for preserving value-dependent security properties. However, that notion is considerably more complex than standard refinement definitions typically applied in the verification of semantics preservation by compilers. To date it remains unclear whether it can be applied to a realistic compiler, because there exist no general decomposition principles for separating it into smaller, more familiar, proof obligations.

In this work, we provide such a decomposition principle, which we show can almost halve the complexity of proving secure refinement. Further, we demonstrate its applicability to secure compilation, by proving in Isabelle/HOL the preservation of value-dependent security by a proof-of-concept compiler from an imperative While language to a generic RISC-style assembly language, for programs with shared-memory concurrency mediated by locking primitives. Finally, we execute our compiler in Isabelle on a While language model of the Cross Domain Desktop Compositor, demonstrating to our knowledge the first use of a compiler verification result to carry an information-flow security property down to the assembly-level model of a non-trivial concurrent program.

2012 ACM Subject Classification Security and privacy → Logic and verification; Security and privacy → Information flow control; Software and its engineering → Compilers

Keywords and phrases Secure compilation, Information flow security, Concurrency, Verification

Supplement Material The Isabelle/HOL theories are available at https://covern.org/itp19.html

Funding Robert Sison: Australian Government RTP Scholarship & Data61 Research Project Award

Acknowledgements We would like to thank our anonymous reviewers, as well as Carroll Morgan, Kai Engelhardt, Gerwin Klein, Christine Rizkallah, Matthew Brecknell, Johannes Åman Pohjola, and Qian Ge, for their very helpful feedback on earlier versions of this paper.

1 Introduction

It is well known that program translations of the kind carried out by compilers can in principle break security properties like confidentiality [12, 2]. Yet source level reasoning about confidentiality remains common [20, 19, 18]. Existing verified compilers like CompCert [15] and CakeML [14] preserve semantics, but semantics preservation alone may be insufficient to preserve confidentiality, especially for shared memory concurrent programs whose threads must guard against timing leaks in order to prevent them manifesting as storage leaks [22].
There, we present a side-by-side comparison of the proof effort, both with and without our major contribution: a machine-checked formal proof of concurrent value-dependent imperative While language, with locking primitives for mediating access to shared memory, the decomposition principle. This compiler translates concurrent programs written in an imperative While language, with locking primitives for mediating access to shared memory, not introduced any termination- and timing-leaks. It branches on secrets (a feature not yet allowed by our compiler).

In Section 3 we present our decomposition principle, which decomposes the cube (Figure 1) into three separate obligations (Figure 4). The first of these is akin to semantics-preserving refinement, while the second and third essentially ensure together that the refinement has not introduced any termination- and timing-leaks.

In Section 4 we show how the decomposition principle can almost halve the effort to prove secure refinement – in this case, of a program that is especially prone to introduced timing leaks because it branches on secrets (a feature not yet allowed by our compiler). There, we present a side-by-side comparison of the proof effort, both with and without the decomposition principle. We find that using it reduces the proof’s complexity by 44%.

In Section 5 we present our compiler and its formal verification, as an application of the decomposition principle. This compiler translates concurrent programs written in an imperative While language, with locking primitives for mediating access to shared memory,
into a RISC-style assembly language. It does so by compiling each thread individually, and in doing so preserves a formal security property that remains compositional between threads. Furthermore, our compiler demonstrates a way of formalising and proving when it is safe for a compiler to perform optimisations in the presence of concurrency. To ensure that the contents of shared memory locations are preserved under compilation despite potential interference from other threads, our compiler tracks which shared memory locations are stable (free from any such interference). It then makes use of this tracking to avoid redundant loads from stable shared variables safely, that would otherwise be considered unsafe to omit.

All results are mechanised in Isabelle/HOL\textsuperscript{1} and in Section 6 we explain how, in order to validate our theory, we instantiated it so that we could execute our compiler in Isabelle. This enabled us to execute it over a While language model of the Cross Domain Desktop Compositor \textsuperscript{2} (CDDC), a concurrent program that enforces information flow control over value-dependently classified input. To our knowledge this is the first proof of information flow security for an assembly-level model of a non-trivial concurrent program, demonstrating the power of verified secure compilation for deriving security properties of compiled code.

\section{Background and example}

We begin by introducing with an illustrative example (Figure 2) the challenges of verifying value-dependent information-flow security in the presence of shared-variable concurrency.

Consider the task of verifying a multithreaded system that manages the user interface (UI) for a dual-personality smartphone, a phone that provides clearly distinguished user contexts (personalities), typically for work versus leisure. Specifically, our task is to verify that it does not leak sensitive information intended only for one of those personalities, which we classify High (Figure 2b), to locations belonging to the other, which we classify Low (Figure 2c).

Here and generally, our attacker model is an entity that can read from the system’s untrusted sinks: some subset of permanently Low-classified locations not subject to synchronisation. In our example, this may include WLAN device registers in a hostile environment.

The smartphone’s UI system consists of a number of threads running concurrently with a shared address space, and we aim to verify that as a whole it satisfies the security requirement. But to avoid a state space explosion that is exponential in the number of threads, we must do this compositionally: one thread at a time, then combining the results of these analyses.

We focus on a particular worker thread (Figure 2a), the one responsible for sending touchscreen input from the source variable to its intended destination.

The first challenge is that the destination depends on which personality the phone is currently providing, which is indicated by the value of domain. This is reflected by the classification of source being dependent on the value of domain: source is classified Low exactly when domain = LOW (where LOW is a designated constant), and is classified High otherwise. Due to this dependency, domain is known as a control variable of source.

The second challenge is the worker thread runs in a shared address space that might be accessed or modified by other threads, for various purposes. One of these threads may be responsible for maintaining that domain = LOW exactly when the phone indicates it is providing the Low personality (Figure 2c), so the user knows not to type in anything sensitive. Another thread may be responsible for assigning suspended := TRUE when the user turns the phone’s screen off, to make the worker stop processing touchscreen input. We may then wish

\textsuperscript{1} The wr-compiler totals \(\sim 7k\) lines, and verification + compilation of the 2-thread CDDC model totals \(\sim 1.6k\) lines of Isabelle proof script, excluding whitespace and comments. See “Supplement Material”.

\textsuperscript{2}
while TRUE do
  lock(workspace_lock);
  while !suspended do
    lock(source_lock);
    workspace := source;
    /* ... operations on workspace ... */
    if domain = LOW then
      low_sink := workspace
    else
      high_sink := workspace;
      workspace := 0
    fi;
    unlock(source_lock)
  od;
  unlock(workspace_lock);
  while suspended do skip od
od

(a) Input processing worker thread program

(b) The phone providing the High personality: $domain \neq \text{LOW}$, and $source$ is classified High to reflect that the user might type in secrets.

(c) The phone displaying visual indicators that it is providing the Low personality: $domain = \text{LOW}$, and $source$ is classified Low to reflect that we trust the user not to type in secrets.

Figure 2 Example: Touchscreen input processing for a dual-personality smartphone

for $workspace$ to be usable by some other thread—e.g. processing input from a fingerprint scanner—in such a way that it can assume $workspace$ no longer contains any sensitive values.

When we analyse one thread like this worker in terms of our compositional security property (Section 2.1), all of the other threads in the system are trusted to do two things:

1. They follow a synchronisation scheme: here, if read- or write-access to a certain variable is governed by a lock, they must hold it in order to access the variable in that manner.
2. They themselves do not leak values from High-classified locations (we refer to such values themselves as High) to Low-classified locations that are read-accessible to other threads.

Note we are proving that the thread we are analysing can be trusted in the same way.

Even under these assumptions, the concurrency gives rise to some tricky considerations.

Firstly, it is important that no thread in the system (including the thread under analysis) modifies any control variables carelessly. For example, writing $domain := \text{LOW}$ immediately after the worker reads a High value from $source$, will cause it to leak to $low\_sink$. To prevent this, the worker uses $source\_lock$, granting it exclusive write-access to $source$ and $domain$.

Furthermore as noted above, we may want to ensure that a non-attacker-observable location is nevertheless cleared of any sensitive values before being used by another thread. In our example, we classify $workspace$ Low for the analysis to enforce this when the worker is suspended, but as the worker sometimes uses it to process High values, it is important to know $workspace$ is accessible only to the worker during that time. To ensure this, the worker uses $workspace\_lock$, granting it exclusive read- and write-access to $workspace$. It is then responsible for clearing it of any High values by the time it releases exclusive read-access.

2.1 Concurrent value-dependent noninterference (CVDNI)

Having illustrated the challenges with an example, we now focus on the formalisation of our information-flow security property CVDNI, which we target with our per-thread analysis, and which our compiler preserves. It is defined in terms of two main elements:
1. a binary strong \emph{low-bisimulation (modulo modes)} relation \(\mathcal{B}\) between program configurations, that establishes the required information-flow security property. Like Goguen & Meseguer-style noninterference \cite{goguen1982structural}, any states it relates must agree on their “low” portions, and it demands that lock-step execution preserve that correspondence. This section will explain how it is specialised further for shared-variable concurrency.

2. a \emph{classification} function \(\mathcal{L}\) that determines the “low” portion of a program configuration, thus affecting \(\mathcal{B}\)'s requirements. Unlike \cite{goguen1982structural} however, \(\mathcal{L}\) here can depend on values in the program configuration itself, thus expressing dynamic and not just static classifications.

We now present definitions from Section III-2b of our previous work \cite{bechhofer2018compositional} simplified as noted. The theory is parameterised over the type of values \(\text{Val}\), a finite set of shared variables \(\text{Var}\), and a deterministic evaluation step semantics \(\rightsquigarrow\) between local configurations (of a thread in a concurrent program) each denoted by a triple \(\langle \text{tps}, \text{mds}, \text{mem} \rangle\):

- \(\text{tps}\) is the \emph{thread-private state}, which is permanently inaccessible to the attacker and the other threads. Note that due to this inaccessibility, we allow the user of the theory to parameterise the type of \(\text{tps}\), and do not impose any particular structure.

- \(\text{mds} :: \text{Mode} \Rightarrow \text{Var set}\) is the (access) \emph{mode state}, which is ghost state associating each \(\text{Mode} = \{\text{AsmNoW}, \text{AsmNoRW}, \text{GuarNoW}, \text{GuarNoRW}\}\) with a set of shared variables. Intuitively, it identifies the set of variables for which the thread currently possesses (or respects) a kind of exclusivity of access granted (or obligated) by a synchronisation scheme. This facilitates compositional, assume-guarantee \cite{browne1994assume} style reasoning. For example, when our worker thread holds source\_lock, it \emph{assumes no other threads write to source} or its control variable (\(\{\text{source, domain}\} \subseteq \text{mds \text{AsmNoW}}\)), otherwise it \emph{guarantees it does not write to them} (\(\text{GuarNoW}\)). Similarly, holding workspace\_lock it \emph{assumes no other threads read or write to workspace} (\(\text{workspace} \in \text{mds \text{AsmNoRW}}\)), and at all other times it makes the corresponding guarantee (\(\text{GuarNoRW}\)).

- \(\text{mem} :: \text{Mem is shared memory considered potentially accessible to the attacker and other threads. In order to make what is accessible amenable to analysis, we impose the structure \(\text{Mem} = \text{Var} \Rightarrow \text{Val}\), a total map from shared variable names to their values. The theory is then further parameterised by the value-dependent classification function \(\mathcal{L} :: \text{Mem} \Rightarrow \text{Var} \Rightarrow \{\text{High, Low}\}\), and a function \(\text{Cvars} :: \text{Var} \Rightarrow \text{Var set}\) that returns all the control variables of a given variable. In our worker thread example, \(\mathcal{L} \text{mem} x\) gives:

  - \text{High} when \(x\) is high\_sink, meaning high\_sink is classified High at all times.
  - when \(x\) is source: \text{Low} if \(\text{mem domain} = \text{LOW}\), and \text{High} otherwise.
  - \text{Low} for all other variables \(x\), meaning they are classified Low at all times.

The set \(\mathcal{C} = \{y \mid \exists x. y \in \text{Cvars } x\}\) is then defined to contain all control variables in the system. Thus in our worker thread example, \(\text{Cvars source} = \{\text{domain}\}\) and \(\mathcal{C} = \{\text{domain}\}\).

To support compositionality for concurrent programs, the “low” portion demanded to be equal by the analysis is tightened up to be \emph{modulo modes} – it includes non-control variables only if they are assumed to be \emph{readable} by other threads according to the mode state: \(\text{readable mds } x \equiv x \notin \text{mds AsmNoRW}\). Thus intuitively, the user of the theory should model permanent untrusted output sinks of the whole concurrent program, as variables for which \(\mathcal{L} \text{ always returns Low}\), ungoverned by any synchronisation scheme that the attacker cannot be trusted to follow. (In our example, low\_sink is untrusted permanently in this way, but workspace is untrusted only when unlocked.) The notion of observational indistinguishability used for the noninterference property is then defined over memories as follows.
We now define formally a suitable notion of secure refinement that preserves the CVDNI property. The per-thread compositional security property \textbf{com-secure} asserts the existence of a witness relation \(\mathcal{B}\) for every possible observationally equivalent pair of starting configurations.

\begin{definition}[Low-equivalent memories modulo modes] \(\text{mem}_1 \overset{\text{Low}}{\sim}_{\text{mds}} \text{mem}_2 \equiv \forall x. \ x \in \mathcal{C} \lor \mathcal{L} \text{mem}_1 x = \text{Low} \land \text{readable mds} \ x \rightarrow \text{mem}_1 x = \text{mem}_2 x\)
\end{definition}

For this paper, we will use notation \(\text{lc}_1 \overset{\text{Low}}{\sim}_{\text{mds}} \text{lc}_2\) to lift \(\overset{\text{Low}}{\sim}_{\text{mds}}\) to local program configurations, asserting also that \(\text{lc}_1\) and \(\text{lc}_2\) are modes-equal (have the same mode state). Additionally, we will use notation \(\text{lc}_1 \equiv_{\text{mds}} \text{lc}_2\) to denote (alone) that \(\text{lc}_1\) and \(\text{lc}_2\) are modes-equal.

The per-thread compositional security property \textbf{com-secure} asserts the existence of a witness relation \(\mathcal{B}\) for every possible observationally equivalent pair of starting configurations:

\begin{definition}[Per-thread compositional CVDNI property] \(\text{com-secure} (\text{tps}, \text{mds}) \equiv \forall \text{mem}_1 \text{mem}_2. \text{mem}_1 \overset{\text{Low}}{\sim}_{\text{mds}} \text{mem}_2 \rightarrow \exists \mathcal{B}. \text{strong-low-bisim-mm} \mathcal{B} \land ((\text{tps}, \text{mds}, \text{mem}_1), (\text{tps}, \text{mds}, \text{mem}_2)) \in \mathcal{B}\)
\end{definition}

where all such witness relations \(\mathcal{B}\) must be a strong low-bisimulation (modulo modes):

\begin{align*}
\text{strong-low-bisim-mm} \mathcal{B} &\equiv \text{cg-consistent} \mathcal{B} \land \text{sym} \mathcal{B} \land \\
(\forall \text{lc}_1, \text{lc}_2 \in \mathcal{B} \land \text{lc}_1 \overset{\text{mds}}{\rightarrow} \text{lc}_2 \rightarrow \text{lc}_1 \overset{\text{Low}}{\sim}_{\text{mds}} \text{lc}_2) \land \\
(\forall \text{lc}_1', \text{lc}_2' \rightarrow \text{lc}_1' \rightarrow \text{lc}_2' \land \text{lc}_1' \overset{\text{mds}}{\rightarrow} \text{lc}_2') \in \mathcal{B})
\end{align*}

That is, \(\mathcal{B}\) must maintain observational indistinguishability by requiring that all configuration pairs it relates that have the same mode state, are low-equivalent modulo modes.

Furthermore, it must be a bisimulation by being symmetric and progressing to itself: any step taken by one of the configurations must be able to be matched by a step taken by the configuration related to it, such that the destinations remain related by \(\mathcal{B}\) (and modes-equal).

Finally—and the most crucial element ensuring the property’s compositional property for concurrent programs—is the condition that \(\mathcal{B}\) must be \textbf{cg-consistent}: closed under globally consistent changes made to memory by other threads, which is to say, changes that preserve low-equivalence and are permitted by the current mode state \(\text{mds}\). Specifically, the environment (of other threads) is permitted to change either of variable \(x\)’s value or its classification only when \(x\) is \textit{writable}: \textit{writable mds} \(x \equiv x \not\in \text{mds} \text{AsmNoW} \land x \not\in \text{mds} \text{AsmNoRW}\).

\begin{definition}[Closedness under globally consistent changes] \(\text{cg-consistent} \mathcal{B} \equiv \forall \text{tps}_1, \text{tps}_2, \text{mem}_1 \text{mem}_2. \text{mds}.
\)

\begin{align*}
((\text{tps}_1, \text{mds}, \text{mem}_1), (\text{tps}_2, \text{mds}, \text{mem}_2)) \in \mathcal{B} \rightarrow \\
(\forall \text{mem}_1' \text{mem}_2'. \ (\forall x. \ (\text{mem}_1 x \neq \text{mem}_1' x \lor \text{mem}_2 x \neq \text{mem}_2' x) \lor \\
\mathcal{L} \text{mem}_1 x \neq \mathcal{L} \text{mem}_1' x) \rightarrow \text{writable mds} \ x \land \text{mem}_1' \overset{\text{Low}}{\sim}_{\text{mds}} \text{mem}_2' \rightarrow \\
((\text{tps}_1, \text{mds}, \text{mem}_1'), (\text{tps}_2, \text{mds}, \text{mem}_2')) \in \mathcal{B})
\end{align*}

\end{definition}

Theorem 3.1 of our prior work [22] then gives us that the parallel composition of \textbf{com-secure} programs is itself a program that enforces a system-wide value-dependent noninterference property (\textbf{sys-secure}, for whose details we refer the reader to Section III-2(a) of [22]).

### 2.2 CVDNI-preserving refinement

Having described the formal security property that we wish to be preserved under refinement (and compilation), we now define formally a suitable notion of secure refinement that preserves it. The proof of CVDNI-preserving refinement for a thread of a concurrent program relies on two binary relations (illustrated by Figure 3) to be nominated by the user of the theory:
Extended version: 1st July 2019. To appear in ITP 2019

\[
\text{if } h \neq 0 \text{ then } \\
\quad x := y \\
\text{else} \\
\quad x := y + z \\
\text{fi}
\]

(a) Abstract if-conditional. Relation \(R\) pairs configurations of this program with configurations of the program in Figure 3b that are of the same-shaded region.

\[
\text{reg3} := h; \\
\text{if } \text{reg3} \neq 0 \text{ then } \\
\quad \text{skip}; \\
\quad \text{skip}; \\
\quad \text{reg0} := y; \\
\quad x := \text{reg0} \\
\text{else} \\
\quad \text{reg1} := y; \\
\quad \text{reg2} := z; \\
\quad \text{reg0} := \text{reg1} + \text{reg2}; \\
\quad x := \text{reg0} \\
\text{fi}
\]

(b) Concrete if-conditional. Relation \(I\) pairs configurations of this program as shown by the dashed lines.

\[\text{Figure 3} \quad \text{Excerpts from refinement example [22] that was used to compare proof effort [Section 4].}\]

1. a refinement relation \(R\) relating local configurations of the abstract program to local configurations of the concrete program: abstract must simulate concrete, in a sense typical of much other work on program refinement, including compiler verification efforts.

2. a concrete coupling invariant \(I\) that allows us to use \(B\) and \(R\) to build a new strong low-bisimulation (modulo modes) for the concrete program, by discarding unreachable pairs of local configurations after the refinement. It thereby witnesses that any changes a refinement (or compiler) makes to execution time, do not introduce any timing channels.

The essence of the proof technique is to require that a number of conditions—alogous to those for strong-low-bisim-mm—be imposed on the nominated \(R\) and \(I\) in relation to a given witness relation \(B\) establishing CVDNI for the abstract program. The definitions to follow are adapted from Murray et al. [22] Section V. For better readability, we present a simplified version in which no new shared variables are added by the refinement. Consequently we introduce the notation \(\text{mem}_{\text{mds}}\) to denote that two local configurations have equal mode state and memory, regardless of whether relating configurations of the same or differing languages.

Regarding the maintenance of modes- and observational-equivalence across the relation, the restrictions on refinement are tighter than those that applied to strong-low-bisim-mm. The refinement relation \(R\) is required to preserve the shared memory in its entirety:

\[\text{Definition 4 (Preservation of modes and memory).}\]

\[
\text{preserves-modes-mem } R \equiv \forall \text{lc}_A \text{lec}_C. (\text{lc}_A, \text{lec}_C) \in R \rightarrow \text{lc}_A =_{\text{mds}} \text{mem} \text{lc}_C
\]

Regarding the closedness under changes by other threads that ensures compositionality for concurrency, on \(I\) we again impose cg-consistent (Definition 3) from Section 2.1. However in the case of \(R\), we instead impose closed-others, a simplification of cg-consistent considering only environmental actions that affect the memories on both sides of the relation identically. Furthermore it ensures equality of all shared variables, not just those judged observable:

\[\text{Definition 5 (Closedness of refinements under changes by others).}\]

\[
\text{closed-others } R \equiv \forall \text{tps}_A \text{tps}_C \text{mds mem mem}. \\
((\text{tps}_A, \text{mds}, \text{mem})_A, (\text{tps}_C, \text{mds}, \text{mem})_C) \in R \land \\
(\forall x. (\text{mem} x \neq \text{mem}' x \lor \text{L mem} x \neq \text{L mem}' x) \rightarrow \text{writable mds} x) \rightarrow \\
((\text{tps}_A, \text{mds}, \text{mem}')_A, (\text{tps}_C, \text{mds}, \text{mem}')_C) \in R
\]

The final major requirement for CVDNI-preservation is then to prove \(R\) and \(I\) closed simultaneously under the pairwise executions of the concrete and abstract programs, using
the aforementioned cube-shaped diagram (coupling-inv-pres, Figure 1) whose edges are pairs in $B$, $R$, and $I$. All that then remains is for the nominated concrete coupling invariant $I$ to be symmetric, and the predicate secure-refinement puts together all the requirements:

**Definition 6** (Requirements for secure refinement of the per-thread CVDNI property).

$$\text{secure-refinement } B \ R \ I \equiv \text{preserves-modes-mem } R \land \text{closed-others } R \land$$

$$\text{cg-consistent } I \land \text{sym } I \land \text{coupling-inv-pres } B \ R \ I$$

Theorem 5.1 of our prior work [22] gives us that under the aforementioned conditions,

$${\mathcal{B}}_{\text{Cof}} B \ R \ I \equiv \{ (lc_1, lc_2) \mid \exists lc_{1A}, lc_{2A}, (lc_{1A}, lc_{1C}) \in R \land (lc_{2A}, lc_{2C}) \in R \land$$

$$(lc_{1A}, lc_{2A}) \in B \land \forall \text{mds } le_{2C} \land (lc_{1C}, lc_{2C}) \in I \}$$

is a witness strong-low-bisim-mm for the concrete program:

$$\text{strong-low-bisim-mm } B \land \text{secure-refinement } B \ R \ I \implies \text{strong-low-bisim-mm } (B_{\text{Cof}} B \ R \ I)$$

### 3 Decomposition principle for CVDNI-preserving refinement

Having presented our previous work [22]'s formalisation of our security property CVDNI and its preservation by refinement, we now present our first contribution: an alternative way of proving secure-refinement [Definition 6] that does away with the use of the cube-shaped, two-sided refinement obligation coupling-inv-pres $B \ R \ I$ (depicted by Figure 1), by decomposing its concerns into (1) proving $R$ closed under the pairwise executions of the concrete and abstract programs alone using a square-shaped diagram (depicted by Figure 4a which is akin to ordinary semantics-preserving refinement), and (2) a number of smaller and more separable obligations gathered together under the side-condition predicate $\text{decomp-refinement-safe}$.

**Definition 7** (Decomposed requirements for CVDNI-preserving secure refinement).

$$\text{secure-refinement-decomp } B \ R \ I \ \text{abs-steps } \equiv$$

$$\text{preserves-modes-mem } R \land \text{closed-others } R \land \text{cg-consistent } I \land \text{sym } I \land$$

$$\text{decomp-refinement-safe } B \ R \ I \ \text{abs-steps} \land (\forall lc_A \ lcc. (lc_{A}, lcc) \in R \implies$$

$$\forall lc_{A}' \ lcc' \ (\exists lc_{A}' \ lcc' \ (\text{abs-steps } lc_{A}, lcc) \implies$$

$$(lc_{A}, lcc) \land (lc_{A}', lcc') \in R))$$

The decomposition requires the provision of a new refinement parameter that we will call $\text{abs-steps}$ or the pacing function, whose role is to dictate the pace of the refinement by returning the number of abstract steps that ought to be taken for a single concrete step, for a given abstract-concrete local configuration pair related by $R$. The side-conditions on all of the refinement parameters (depicted by Figures 1b, 1c are then defined as follows:

**Definition 8** (Side-conditions for CVDNI-preserving refinement decomposition).

$$\text{decomp-refinement-safe } B \ R \ I \ \text{abs-steps } \equiv \forall lc_{1A} \ lc_{2A} \ lc_{1C} \ lc_{2C}. (lc_{1A}, lc_{2A}) \in B \land$$

$$lc_{1A} = \text{mds } lc_{2A} \land (lc_{1A}, lc_{1C}) \in R \land (lc_{2A}, lc_{2C}) \in R \land (lc_{1C}, lc_{2C}) \in I \land lc_{1C} = \text{mds } lc_{2C} \land$$

$$\text{stops } lc_{1C} = \text{stops } lc_{2C} \land \text{abs-steps } lc_{1A} \ lc_{1C} = \text{abs-steps } lc_{2A} \ lc_{2C} \land$$

$$\forall lc_{1C}' \ lc_{2C}' \ (lc_{1C}, lc_{2C}) \implies$$

$$(lc_{1C}', lc_{2C}) \in I \land lc_{1C}' = \text{mds } lc_{2C}' \land$$

$$(\forall lc_{1C}' \ lc_{2C}' \ (lc_{1C}', lc_{2C}) \implies$$

$$(lc_{1C}', lc_{2C}') \in I \land lc_{1C}' = \text{mds } lc_{2C}')$$

On the intuitive meaning of the side-conditions in [Definition 8]
(a) Refinement preservation for relation $\mathcal{R}$ under program execution paced by abs-steps.
(b) Consistency of pacing and stopping behaviour, to prevent timing and termination leaks.
(c) Closedness of the coupling invariant relation $\mathcal{I}$ under lockstep program execution.

Figure 4 Graphical depictions of refinement decomposition obligations.

- stops $lc_{1C} = $ stops $lc_{2C}$ ensures that the refinement has not introduced any termination leaks, by asserting consistent stopping behaviour for $\mathcal{I}$-related concrete program configurations, which we know to be observationally indistinguishable.
- abs-steps $lc_{1A} lc_{1C} = $ abs-steps $lc_{A} lc_{2C}$ ensures that the refinement has not introduced any timing leaks, by asserting consistency of the pace of the refinement for $\mathcal{R}$-related program configurations, which we again know to be observationally indistinguishable.
- The final $\forall$-quantified clause asserts $\mathcal{I}$’s suitability as a coupling invariant, in that it must remain closed under lockstep evaluation of the concrete program configurations it relates. Furthermore it must maintain mode state equality with each lockstep evaluation, which ensures that the refinement has not introduced any inconsistencies in the memory access assumptions and guarantees needed for the concurrent compositionality of the property. Note the $\mathcal{B}$- and $\mathcal{R}$-edges in Figure 4 may capture useful facts about a particular program verification technique and compiler, so their availability as assumptions is intended to reduce greatly the effort needed to specify a coupling invariant $\mathcal{I}$ and prove it satisfies the condition.

Assuming the fulfilment of all of the decomposed requirements, we obtain that they are a sound method for establishing secure refinement of the per-thread CVDNI property:

Theorem 9 (Soundness of secure-refinement-decomp).

secure-refinement-decomp $\mathcal{B} \mathcal{R} \mathcal{I}$ abs-steps $\Rightarrow$ secure-refinement $\mathcal{B} \mathcal{R} \mathcal{I}$

In the interests of brevity we relegate proof sketches for all results to Appendices C and D and for fuller details we refer the reader to our Isabelle/HOL formalisation.

We now devote our attention to two instantiations of this new decomposition principle: Section 4 for a proof of CVDNI-preservation for the refinement of a program that branches on a secret, and Section 5.5 for the proof of CVDNI-preservation by a compiler.

4 Proof effort comparison

To demonstrate how the decomposition principle reduces proof complexity and effort, we returned to the example refinement discussed in Section V-E of our previous work [22], an excerpt of which is shown in Figure 3. The abstract program (9 imperative commands) branches on a sensitive value, and executes a single atomic expression assignment in each branch. Its refinement (to 16 commands) models expansion of the expressions into multiple steps, resolving a timing disparity between the two branches by padding with skip.
We use proof size as a proxy for proof effort, since the former is known to be strongly linearly correlated with the latter [28]. Formalised in Isabelle/HOL as EgHighBranchRevC.thy [21], the proof line count for that theory stood at about 4.6K lines of definitions and proof, of which approx. 3.6K line were proofs. Adapting the proof instead to use the decomposition principle secure-refinement-decomp (Definition 7), the proof line count drops from 3.6K to approx. 2K, a 44% reduction. Regarding definition changes, the new proof makes <10 lines of adaptations to a coupling invariant and pacing function used by the old proof, and adds about 30 lines worth of new helper definitions, for use with the decomposition principle. The rest of the theory and its external dependencies remain in common between the two versions.

As would be expected, the bulk of the deletions are from the full cube-shaped refinement diagram proof (Figure 1) of secure-refinement (Definition 6) for the refinement relation. The surviving parts of that proof just become the square-shaped refinement diagram proof (Figure 4a) of secure-refinement-decomp without much modification. The deletions are replaced by newly added proofs of the three sub-obligations of decomp-refinement-safe (Definition 8).

5 The COVERN wr-compiler

Having presented our new decomposition principle for CVDNI-preserving refinement, we now turn to our compiler, whose most notable features for formal proof of secure refinement are:

1. Its implementation tracks variable stability (Section 5.4) responsive to use of locking primitives, to know when accesses to shared variables are safe to optimise, and when register contents can be still be considered consistent with shared variable contents.

2. Its verification uses a pacing function (Section 5.5.2) and coupling invariant (Section 5.5.3) as the decomposition demands, to ensure it does not introduce timing leaks.

First, we describe its source and target languages, and parameters to the compilation.

5.1 Source language

The COVERN wr-compiler—short for While-to-RISC compiler—takes the simple imperative language with while-looping and lock-based synchronisation targeted by the COVERN program logic [20], which we will refer to as While, consisting of the commands cmd:

\[
\begin{align*}
exp &::= n \mid v \mid exp \oplus exp \\
\text{cmd} &::= \text{skip} \mid \text{cmd; cmd} \mid \text{if exp then cmd else cmd fi} \mid \\
&\quad \text{while exp do cmd od} \mid v := exp \mid \\
&\quad \text{lock}(k) \mid \text{unlock}(k)
\end{align*}
\]

The language is parameterised over a type of values Val, and binary operators $\oplus :: \text{Val} \Rightarrow \text{Val} \Rightarrow \text{Val}$. Constants $n :: \text{Val}; v :: \text{Var}$ and $k :: \text{Lock}$ are (resp.) shared program- and lock-variables. The semantics of the locking primitives lock$(k)$ and unlock$(k)$ is informed by a locking discipline provided by the user of the theory as a parameter (see Section 5.3). We leave for future work adding support for pointers and arrays, which we believe will be straightforward because our assume-guarantee framework already provides the means to encode the memory footprint of a command in a way that depends on values in memory.

We assume that the underlying concurrent execution model (e.g. operating system, scheduler) for the While language prevents threads from seeing each others’ current program location, and thus (as in previous work [22, 19]) the While program command $c :: \text{cmd}$ being executed we model as thread-private state: $(c, mds, mem)$. In contrast, all program variables $v :: \text{Var}$ and lock variables $k :: \text{Lock}$ reside in the shared memory $\text{mem}$. 

\[10\]
5.2 Target language

The \texttt{wr-compiler}'s target is a generic RISC-style assembly language like that of Tedesco et al. \cite{29} but with lock-based synchronisation primitives added, which we will refer to as \texttt{RISC}:

\begin{align*}
I & ::= [l ::]B \\
B & ::= \text{Load } r \ v \ | \ \text{Store } v \ r \ | \ \text{Jmp } l \ | \ \text{Jz } l \ r \ | \ \text{Nop} \\
& \quad | \ \text{MoveK } r \ n \ | \ \text{MoveR } r \ r \ | \ \text{Op } \oplus \ r \ r \\
& \quad | \ \text{LockAcq } k \ | \ \text{LockRel } k
\end{align*}

The language is parameterised over the same value type $\text{Val}$ and binary operators $\oplus$, shared program variables $v :: \text{Var}$ and shared lock variables $k :: \text{Lock}$ as the \texttt{While} language. Presently, direct-addressing \texttt{Load} and \texttt{Store} instructions (referring to registers $r :: \text{Reg}$) are adequate for \texttt{RISC} to implement all existing \texttt{While} features, and we expect adding indirect addressing to \texttt{RISC} to be as straightforward as adding pointer and array support to \texttt{While}.

\texttt{RISC} program texts $P$ are just lists of binary instructions $I$, each optionally associated with a label $l :: \text{Lab}$. We assume that the underlying concurrency model for the \texttt{RISC} language (e.g. OS, scheduler etc.) prevents one thread from reading the program code (instructions) of another\footnote{As is usual for program analyses, we omit any explicit modelling of the microarchitectural state used by superscalar processors (like CPU caches, and state relied on by speculative and out-of-order execution, on whose behaviour attacks like Spectre \cite{13} and Meltdown \cite{16} relied). We argue however that our present assumptions are reasonable under two circumstances: when there is no such state (e.g. on microcontrollers like AVR \cite{7}), or when such state is correctly \textit{partitioned} by the underlying hardware \cite{30} or the OS \cite{8} – if the hardware allows it \cite{9}! In the latter case, our analysis assumes that microarchitectural state footprints are partitioned according to thread (for memory containing program text) and according to classification by $L$ (for shared memory), and furthermore that each value-dependently classified region is given a distinct partition that is flushed on reclassification.} as well as another’s registers (including the program counter). Thus, we model the distinguished program counter register’s value $\text{pc} :: \text{nat}$, program text $P$, and register bank $\text{regs} :: \text{Reg} \Rightarrow \text{Val}$ as thread-private state: $(((\text{pc}, P), \text{regs}), \text{mds}, \text{mem})$. Apart from this adaptation to our triple format, evaluation semantics follows that of the \texttt{RISC} target of \cite{29}.

Finally, like Tedesco et al. \cite{29} we generalise over the (user-supplied) register allocation scheme, and assume there are enough registers to service the maximum depth of expressions in the source program. (More details are available in Appendix \ref{appendix:register_allocation}.) We leave for future work the modelling and analysis of a compiler phase that spills register contents to memory, in order to make this assumption unnecessary.

5.3 Locking discipline

Like the \texttt{COVERN} logic \cite{20}, we assume that the \texttt{While} language program being compiled follows a certain locking discipline, about which the compiler has knowledge, so as to ensure that the \texttt{RISC} program it produces follows the same discipline.

The user of the theory provides the details of the locking discipline in the form of a \textit{lock interpretation} parameter: $\text{lock-interp} :: \text{Lock} \Rightarrow (\text{Var set} \times \text{Var set})$, which for each lock gives the two non-overlapping sets of program variables over which acquiring the lock grants exclusive permission to write, (resp.) read and write. These permissions are then reflected in the way the semantics of the \texttt{While} and \texttt{RISC} locking primitives act on the mode state.

Regarding lock interpretations and the way they interact with the user-provided value-dependent classification function $L$ (see Section \ref{section:classification}), we inherit a few cleanliness conditions from that earlier work \cite{20}, chief of which are that lock variables $k$ cannot be control variables,
a lock variable \( k \) governing access to a program variable \( v \) must govern the same kind of access to all of \( v \)'s control variables, and \( \mathcal{L} \) must classify all lock variables as Low.

### 5.4 Compiler implementation and tracking of shared variable stability

We chose as a starting point the compilation scheme of [29], on the basis of their preserving a noninterference property that like ours exhibits resilience to changes made by an environment—in their case, intended for fault-resilience. Aiming to repurpose that for shared-variable concurrency, we adapted it to Isabelle, implementing it as a primitive recursive function:

\[
\text{compile-cmd} :: \text{CompRec} \Rightarrow \text{Lab option} \Rightarrow \text{Lab} \Rightarrow \text{cmd} \Rightarrow (I \times \text{CompRec}) \text{ list} \times \text{Lab option} \times \text{Lab} \times \text{CompRec} \times \text{bool}
\]

where we choose \( \text{Lab} = \text{nat} \) for RISC instruction labels, and the compilation record type \( \text{CompRec} \) is bookkeeping maintained by the compiler that we will describe further below.

A typical invocation to compile a \( \text{While} \) program \( c :: \text{cmd} \) takes the form:

\[
(\text{PCs}, l', n'l\', C', \text{failed}) = \text{compile-cmd} \ C \ l \ n l
c
\]  
(1)

Here, \( \text{compile-cmd} \) takes an initial compilation record \( C \), an optional entry label \( l \), and the next available label \( n l \), and for the benefit of the next invocation returns an optional exit label \( l' \) if one is used by the program just compiled, the new next available label \( n'l\' \), and a final compilation record \( C' \). We leave details of label allocation and its impact on achieving sequential composability for compiled RISC programs to Appendix D.2.

In addition to the output RISC program \( P :: I \ list \) itself, a call to \( \text{compile-cmd} \) also outputs every \( \text{CompRec} \) associated with the state of the program just before executing every instruction in \( P \). These are returned zipped up together with \( P \) as the \( \text{CompRec}-\text{annotated RISC program} \) \( \text{PCs} :: (I \times \text{CompRec}) \text{ list} \). (\( P \) can trivially be recovered as \( \text{map} \ \text{fst} \ \text{PCs} \).)

Finally, \( \text{compile-cmd} \) may return \( \text{True} \) for \( \text{failed} \) to reject the input program, such as when it detects a data race (see below), or if expression depth exceeds the assumed limit (Section 5.2).

In the style of the compilation scheme on which it was based [29], the \text{wr-compiler} maintains a register record \( \Phi :: \text{reg} \rightarrow \text{exp} \), i.e. a partial map of registers to expressions on shared variables. In addition to using it to compile away any unnecessary loads from variables in shared memory, we also use it to ensure that an expression calculated by RISC in registers is equal to the value of the expression as if it had all been calculated by \text{While} in one step. This is especially important when writing the result of an expression back to shared memory, because the refinement is required to maintain all shared memory values.

New to the \text{wr-compiler} is the responsibility of maintaining an assumption record, which it uses primarily to detect and reject programs with data races on shared memory, and to rule out the introduction of any new ones. Each assumption record \( S :: (\text{Var set} \times \text{Var set}) \) is a pair tracking the set of variables on which (resp.) \text{AsmNoW}, \text{AsmNoRW} assumptions are currently active at a given point in the program being compiled. As a secondary concern we also use it to assert that the two sides of any if-conditional branches act consistently on the mode state, and that while-loops restore the original mode state on termination.

A compilation record \( C = (\Phi, S) :: \text{CompRec} \) is then just a register/assumption record pair. For readability, we use \text{regrec}, \text{asmrec} to denote (resp.) a \text{CompRec}'s \text{fst}, \text{snd} projections.

To explain how the compilation record is used to rule out data races, and to ensure consistency of expression evaluation between source and target program, firstly we must introduce the concept of stability of a variable \( v \) according to an assumption record \( S \):

\[
\text{var-stable} \ S \ v \equiv v \in (\text{fst} \ S \cup \text{snd} \ S) \land (\forall v' \in \text{Cvars} \ v. \ v' \in (\text{fst} \ S \cup \text{snd} \ S))
\]
In short, this means that the variable and all its control variables (\(C_{\text{vars}} v\)) are recorded as having either of \(\text{AsmNoW}\) or \(\text{AsmNoRW}\) active on them.

For register record entries to be of any help in ensuring consistency of \(\text{While}\) and \(\text{RISC}\) expression evaluation, we exclude expression evaluation on data race-prone variables by lifting the concept of stability to register records. The following predicate asserts internal consistency of the compilation record \(C\) created by \(\text{compile-cmd}\), in the sense that the register record may only map to expressions that mention variables that are recorded as stable by the assumption record accompanying it. (Here, \(\text{ran}\) denotes the range of a map.)

\[
\text{regrec-stable } C \equiv \forall e \in \text{ran}(\text{regrec } C). (\forall v \in \text{exp-vars } e. \text{var-stable } (\text{asmrec } C) v)
\]

To ensure that an input \(\text{While}\) program maintains register record stability, we define the predicate \(\text{no-unstable-exprs } c \ C\) to capture the requirement that a program \(c\), if started with a configuration consistent with compilation record \(C\), will never access a lock-protected variable without holding the relevant lock. (It also checks the secondary, mode-state consistency concerns of the assumption record mentioned earlier.) We implement it as a simple static check carried out by a primitive recursive function on the structure of \(\text{While}\) programs.

Together, \(\text{regrec-stable}\) and \(\text{no-unstable-exprs}\) make up the main two requirements of a predicate \(\text{compile-cmd-input-reqs } C l nl c\) imposed on the input arguments to \(\text{compile-cmd}\), which gives us enough information to prove a lemma that \(\text{compile-cmd}\) only ever outputs stable register records. Full details of these we leave to Appendix \(\text{D.3}\).

### 5.5 Proof of CVDNI-preserving compilation

Having covered the most significant aspects of the \(\text{COVERN wr-compiler}\)’s parameters and machinery, we can now present the refinement relation \(R_{\text{wr}}\) [Section 5.5.1], pacing function \(\text{abs-steps}_{\text{wr}}\) [Section 5.5.2], and coupling invariant \(I_{\text{wr}}\) [Section 5.5.3] that we use with our new decomposition principle (of Section 3) to prove that it preserves CVDNI [Section 5.5.4].

#### 5.5.1 Refinement relation \(R_{\text{wr}}\) and its invariants

Just like our example \(R\) of Figure 3, \(R_{\text{wr}}\) pairs abstract with concrete configurations.

Here, we will focus on \(R_{\text{wr}}\)’s most notable characteristics for understanding why it is suitable to describe a CVDNI-preserving compilation.\(^3\) We focus on the case \(\text{if}_\text{expr}\) of \(R_{\text{wr}}\), which relates the expression evaluation part of the \(\text{While}\) program \(e\ then\ c_1\ else\ c_2\ fi\) with the corresponding part (including the conditional jump \(Jz\) after expression evaluation) of the \(\text{RISC}\) program obtained by running \(\text{compile-cmd}\) on it. (Variables ignored are in gray.)

\(^3\) We provide an informal description of all of the cases, their purpose, and the invariants they maintain, along with a code listing from \(\text{compile-cmd}\) relevant to the part that will be presented, in Appendices A and B (respectively). For full details, we refer the reader to the Isabelle formalisation.
This is a fairly typical case of $R_{wr}$ in a number of respects:

Firstly, there is a direct reference to the call to compile-cmd for the given While program. Secondly, various guards (compiled-cmd-config-consistent introduced below, and regrec-stable defined in Section 5.4) are asserted in order to restrict the scope of $R_{wr}$ only to consider wellformed local program configurations that line up with the conditions captured by the compilation record. Thirdly, the inductive references to $R_{wr}$ for $P_1$ and $P_2$, the branches of the conditional that have not been reached yet, are quantified over all configurations that obey the guards compiled-cmd-config-consistent and regrec-stable relative to $C_1$, the initial compilation record for each of the sub-calls to compile-cmd for those sub-programs.

The guard compiled-cmd-config-consistent mentioned above asserts that the compilation record $C$ is consistent with the registers $\text{regs}$, memory $\text{mem}$ and mode state $\text{mds}$.

\[
\text{compiled-cmd-config-consistent} \quad C \text{ \text{regs} \text{mds} \text{mem} } \equiv \\
(\forall r\ e. (\text{regrec} \ C) \ r = \text{Some} \ e \rightarrow \text{regs} \ r = \text{ev}_{\text{exp}} \text{ mem} \ e) \land \text{asmrec} \ C = (\text{mds} \text{ AsmNoW}, \text{mds} \text{ AsmNoRW})
\]

Firstly, for all entries in register record mapping some register $r$ to some expression $e$, the value held in $r$ of the register bank $\text{regs}$ must match the value of $e$ if evaluated under memory $\text{mem}$. Secondly, the assumption record must consist exactly of the program variables the mode state $\text{mds}$ says have AsmNoW, AsmNoRW on them respectively.

As we will see in Theorem 17 compiled-cmd-config-consistent also serves as initial configuration requirements for compiled programs: only configurations obeying them may be used to initialise a RISC program compiled by the wr-compiler with initial compilation record $C$.

With $R_{wr}$ specified, we then prove the two requirements for secure-refinement-decomp that pertain to $R_{wr}$ alone: preserves-modes-mem [Definition 4] and closed-others [Definition 5].

> Lemma 11 ($R_{wr}$ preserves modes and memory). preserves-modes-mem $R_{wr}$

> Lemma 12 ($R_{wr}$ is closed under changes by others). closed-others $R_{wr}$

5.5.2 Refinement pacing function abs-steps$_{wr}$

We now nominate an abs-steps function determining the pace at which While programs progress in comparison to the RISC programs that they are compiled to by the wr-compiler.

To assist here and elsewhere, we define a primitive recursive helper leftmost-cmd that given a sequence of ;-separated While commands, strips all but the first: given $c_1; c_2$ it returns leftmost-cmd $c_1$, and given any other While program $c$ it returns $c$.

Our pacing function abs-steps$_{wr}$ primarily looks at the form of the RISC program instruction about to be executed. The RISC instructions are divided into three categories:

- Instructions output by compile-exp: Load, Op, and MoveK. For these, abs-steps$_{wr}$ returns 1 if the leftmost-cmd of the While program is while $e$ do $c$ od, to allow it to step to if $e$ then ($c$); while $e$ do $c$ od else $\text{stop fi}$ concurrently with the first RISC step of the compiled expression itself. Otherwise, abs-steps$_{wr}$ returns 0 to indicate the While program standing still while the RISC program takes new steps to evaluate the expression.

- “Epilogue” steps: Jmp and Nop when used for control flow at the end of a smaller compiled program in the context of a larger one. For these, abs-steps$_{wr}$ returns 0.

- All other RISC instructions are assumed to proceed at a lockstep pace with the While command they were compiled from, and for these abs-steps$_{wr}$ returns 1.

Having nominated abs-steps$_{wr}$ and $R_{wr}$, we now have the parameters over which we are obliged to prove refinement preservation [Figure 4a] as demanded by secure-refinement-decomp.
To this end, we prove firstly (elided to Appendix D.3) that every step of execution of a RISC program produced by the wr-compiler from a while program, maintains the consistency demanded by compiled-cmd-config-consistent between configurations and compilation records. Also, we must prove a correctness lemma for the expression compiler:

**Definition 7.** To this end, we prove firstly (elided to Appendix D.3) that every step of execution of a RISC program produced by the wr-compiler from a while program, maintains the consistency demanded by compiled-cmd-config-consistent between configurations and compilation records. Also, we must prove a correctness lemma for the expression compiler:

**Lemma 13.** \((PCs, r, C', False) = compile-expr C A l e \implies (regrec C') r = Some e\)

Armed with these facts, we can now prove the main refinement preservation result:

**Lemma 14.** \((R_{wr}\text{ is a refinement paced by abs-steps}_{\text{wr}})\).

\[\forall lc_w lc_r. (lc_w, lc_r) \in R_{wr} \implies (\forall lc'_w. lc_r \rightsquigarrow lc'_r \implies (\exists lc'_w. lc_w \rightsquigarrow_{\text{abs-steps}_{\text{wr}}} lc'_w) (lc'_w, lc'_r) \in R_{wr})\]

### 5.5.3 Concrete coupling invariant \(I_{wr}\)

The next element needed is the concrete coupling invariant \(I_{wr}\), which we define as follows:

\[I_{wr} \equiv \{(((pc, P), reg), mds, mem), ((pc', P'), reg), mds', mem') \mid (pc, P) = (pc', P')\}\]

In other words, \(I_{wr}\) asserts that we only need compare local configurations that are at the same location \(pc = pc'\) of the same RISC program \(P = P'\). When used in concert with a no-high-branching \(B\) (see Section 5.5.4), the effect of \(I_{wr}\) is to ensure that the wr-compiler has not introduced any new branching on sensitive values.

### 5.5.4 Successful compilations are CVDNI-preserving refinements

We are ready to prove preservation. First we qualify that we allow only strong-low-bisim-mm \(B\) that describe only while-programs with no branching on high-classified values, as follows:

\(\text{no-high-branching } B \equiv \forall c c' mds mem mem'. (\langle c, mds, mem \rangle_w, \langle c', mds, mem' \rangle_w) \in B \implies c = c' \land ((\forall c_1 c_2. \text{leftmost-cmd } e = \text{if } e \text{ then } c_1 \text{ else } c_2 \text{ fi} \implies ev_{\text{exp}} \text{ mem } e = ev_{\text{exp}} \text{ mem' } e))\)

That is, it refuses to relate configurations at different program locations. Furthermore if it is at a conditional branching point, the expression \(e\) determining which branch will be taken evaluates to the same boolean value for both configurations’ memories. When imposed on a relation that already ensures Low-equivalent memory modulo modes, this effectively disallows any present or past branching on sensitive values. Then, for such programs:

**Lemma 15.** \(\text{strong-low-bisim-mm } B \wedge \text{no-high-branching } B \implies \text{secure-refinement-decomp } B R_{wr} I_{wr} \text{ abs-steps}_{\text{wr}}\)

From this it follows immediately via [Theorem 9] that \(R_{wr}\) with the help of \(I_{wr}\) describes a CVDNI-preserving refinement for non-high-branching while programs:

**Corollary 16.** \((R_{wr}\text{ is a CVDNI-preserving refinement for non-High-branching while programs})\).

\(\text{strong-low-bisim-mm } B \wedge \text{no-high-branching } B \implies \text{secure-refinement } B R_{wr} I_{wr}\)

Finally, we prove that successful compilation produces a RISC program related by \(R_{wr}\) to its input while program, when started with corresponding and reasonable initial configurations:

**Theorem 17.** \((\text{Successful compilations are refinements in } R_{wr})\).

\((PCs, l, nl, C', failed) = \text{compile-cmd } C \text{ l nl } c \text{ compile-cmd-input-reqs } C \text{ l nl } c\)

\(\text{failed} = \text{False} \implies \text{compiled-cmd-config-consistent } C \text{ reqs mds mem } P = \text{map fst } PCs\)

\(\langle\langle c, mds, mem\rangle_w, ((0, P), reg), mds, mem\rangle_r, \rangle \in R_{wr}\)
6 Case study: the wr-compiler in action

To test the theory, we instantiated it and applied the wr-compiler to a While-language model of the Cross Domain Desktop Compositor [5] (CDDC), a non-trivial concurrent program that facilitates a trusted user’s interaction with multiple desktop machines of differing clearance.

The CDDC model to which we applied the compiler is a 2-thread program that was a precursor to the 3-thread model that was verified using the COVERN program logic [20]. Each of the threads of the CDDC program (together about 150 lines of While) we proved satisfy the compositional security property com-secure (Definition 2), using a precursor to the COVERN logic that yields CVDNI-witness bisimulations that are non-High-branching.

The resulting compiler is executable in Isabelle, meaning that compile-cmd can be executed on the While program text for each of the two threads to obtain their compilations (together totalling about 250 RISC instructions) using the Isabelle tactic eval. The secure compilation theorems (Section 5.5.4), together with strong-low-bisim-mm preservation and compositionality for com-secure (Theorems 5.1, 3.1 of [22], mentioned in Section 2) then allow us to derive that the compiled program is secure when its threads are run concurrently.

To our knowledge this is the first proof of source-level information-flow security being carried by a verified compiler to an assembly-level model of a non-trivial concurrent program.

7 Related work

The following three works, like ours, focus on compilation preserving a form of noninterference.

Tedesco et al. [29] present a type-directed compilation scheme that preserves a fault-resilient noninterference property. The compilation scheme of our wr-compiler was inspired by theirs. Like our com-secure CVDNI security property that wr-compiler preserves, Tedesco et al.’s security property is also strong bisimulation-based [27]. But where our property accounts (via mode states) for controlled interference by other threads, theirs instead quantifies over all possible interference by the environment with the memory contents. While this simplifies their task of proving that their security property is preserved under compilation—as it need not require the compiler to preserve the contents of memory—it means their security property cannot capture value-dependent noninterference. In contrast, our wr-compiler must obey our secure-refinement notion’s requirement that memory contents are preserved.

Barthe et al. [2] consider the problem of preserving cryptographic constant-time policies, a class of noninterference properties similar to CVDNI in its explicit consideration for capturing timing-sensitivity. Barthe et al. consider a wider scope of common categories of compile-time optimisations (than those performed by our wr-compiler), and mechanise proofs in Coq that such optimisations preserve various constant-time security properties. The sharing of variables in our setting severely limits the scope of our optimisations, to those that the compiler can perform knowing that a shared variable is stable because it has been locked. At present, our wr-compiler avoids redundant loads during expression compilation, but other optimisations like loop hoisting and constant folding we are yet to implement. Their preservation proof technique, constant-time simulation was developed independently to our original cube-shaped secure refinement definition [22]. Like ours, theirs is also a cube-shaped obligation and makes

---

4 We leave for future work an adaptation of the refinement theory and wr-compiler in order to support the shared data invariants added by the COVERN logic, required to verify the 3-thread CDDC model.

5 Consequently, we found and fixed a bug in their expression compiler (acknowledged privately) whereby registers in use were incorrectly reallocated. Expressions like \( v + (v + 1) \) were thus compiled incorrectly to programs yielding \( (v + 1) + (v + 1) \) instead, causing a violation of memory contents preservation.
use of a pacing function analogous to our abs-steps. Unlike our work here, Barthe et al.
do not give a general method for decomposing their cube-shaped simulation diagrams.

Neither of the above consider per-thread compositional compilation of concurrent, shared
memory programs, nor value-dependent noninterference policies – the focus of our theory and
compiler. Barthe et al. [4] however did aim to preserve noninterference of multithreaded
programs by compilation, extending a prior (security) type-preserving compilation approach [3].
Their noninterference property however was termination- and timing-insensitive, so preventing
internal timing leaks relied on the scheduler disallowing certain interleavings between threads.
Also, their type-preservation argument was derived from a big-step semantics preservation
property for their compiler. Here we instead rely on preservation of a small-step semantics
(specifically memory contents), which is necessary for us to preserve value-dependent security
under compilation, as well as to avoid imposing non-standard requirements on the scheduler.

Other recent works have improved on fully abstract compilation (surveyed [23]) by mapping
out the spectrum [1] or developing specific forms [25] of robust property preservation, concerned
with robustness of source program (hyper)properties to concrete adversarial contexts. Like
Tedesco et al. [29], these works differ from ours in quantifying over a wider range of hostile
interference. They also focus prominently on changes to data types, which we do not support.
Thus, as a 2-safety hyperproperty quantifying over a lesser range of interference, we expect
CVDNI-preservation to be implied by R2HSP (robust 2-hypersafety preservation), but do
not expect it to imply any other secure compilation criterion on Abate et al.’s [1] spectrum.

While recently Patrignani and Garg [25] instantiated their robustly safe compilation
for shared-memory fork-join concurrent programs, it only preserves (1-)safety properties.
Previously however, Patrignani et al. [24] proved their trace-preserving compilation preserves
k-safety hyperproperties [6], including noninterference properties. However, it disallows the
removal or addition of trace entries, which would be necessary to change the passage of time
as seen in the observable trace events. Thus it excludes optimisations carried out by our
compiler (when it permits changes to pacing regulated by abs-steps) and studied by the two
other works [29, 2] on timing-sensitive security-preserving compilation mentioned above.

Finally, there has been much work on large-scale verified compilation [15, 14] some of
which has also treated compilation of shared-memory concurrent programs [17] including
taking weak-memory consistency into account [26]. Our work here does not consider the
effects of weak-memory models. However, it differs to prior work on verified concurrent
compilation, in that it formalises and proves a compiler’s ability to use information about the
application’s locking protocol, to exclude unsafe access to shared variables, and conversely to
know when it is safe to allow optimisations that would typically be excluded (see Section 5.4).

8 Conclusion

To our knowledge, we have presented the first mechanised verification that a compiler
preserves concurrent, value-dependent noninterference. To this end, we provided a general
decomposition principle for compositional, secure refinement. Although our compiler is a
proof-of-concept targeting simple source and target languages, we nevertheless applied it to
produce a verified assembly-level model of the CDDC [5], a non-trivial concurrent program.

This work serves to demonstrate that verified security-preserving compilation for concurrent
programs is now within reach, by augmenting traditional proof obligations for verified
compilation (e.g. square-shaped semantics preservation) with those specific to security (e.g.
absence of termination- and timing-leaks) as depicted in Figure 4. We hope that this work
paves the way for future large-scale verified security-preserving compilation efforts.
References

1. Carmine Abate, Roberto Blanco, Deepak Garg, Catalin Hritcu, Marco Patrignani, and Jérémy Thibault. Exploring robust property preservation for secure compilation. *CoRR*, abs/1807.04603, 2018. URL: [http://arxiv.org/abs/1807.04603](http://arxiv.org/abs/1807.04603)

2. G. Barthe, B. Grégoire, and V. Laporte. Secure compilation of side-channel countermeasures: The case of cryptographic “constant-time”. In *2018 IEEE 31st Computer Security Foundations Symposium (CSF)*, pages 328–343, July 2018.

3. Gilles Barthe, Tamara Rezk, and Amitabh Basu. Security types preserving compilation. *Comput. Lang. Syst. Struct.*, 33(2):35–59, July 2007. URL: [http://dx.doi.org/10.1016/j.cl.2005.05.002](http://dx.doi.org/10.1016/j.cl.2005.05.002)

4. Gilles Barthe, Tamara Rezk, Alejandro Russo, and Andrei Sabelfeld. Security of multithreaded programs by compilation. *ACM Trans. Inf. Syst. Secur.*, 13(3):21:1–21:32, July 2010. URL: [http://dl.acm.org/10.1145/1805974.1805977](http://dl.acm.org/10.1145/1805974.1805977)

5. Mark Beaumont, Jim McCarthy, and Toby Murray. The cross domain desktop compositor: Using hardware-based video compositing for a multi-level secure user interface. In *Annual Computer Security Applications Conference (ACSAC)*, pages 533–545, 2016.

6. Michael R. Clarkson and Fred B. Schneider. Hyperproperties. *J. Comput. Secur.*, 18(6):1157–1210, September 2010. URL: [http://dl.acm.org/citation.cfm?id=1891823.1891830](http://dl.acm.org/citation.cfm?id=1891823.1891830)

7. Florian Dewald, Heiko Mantel, and Alexandra Weber. AVR processors as a platform for language-based security. In *Computer Security - ESORICS 2017 - 22nd European Symposium on Research in Computer Security, Oslo, Norway, September 11-15, 2017, Proceedings, Part I*, pages 427–445, 2017. URL: [https://doi.org/10.1007/978-3-319-66402-6_25](https://doi.org/10.1007/978-3-319-66402-6_25)

8. Qian Ge, Yuval Yarom, Tom Chothia, and Gernot Heiser. Time protection: the missing OS abstraction. In *Eurosys19*, Dresden, Germany, March 2019. ACM.

9. Qian Ge, Yuval Yarom, and Gernot Heiser. No security without time protection: We need a new hardware-software contract. In *Asia-Pacific Workshop on Systems (APSys)*, Korea, August 2018. ACM SIGOPS.

10. Joseph Goguen and José Meseguer. Security policies and security models. In *Proceedings of the IEEE Symposium on Security and Privacy*, pages 11–20, Oakland, California, USA, April 1982. IEEE Computer Society.

11. Cliff B. Jones. *Development Methods for Computer Programs including a Notion of Interference*. D.Phil. thesis, University of Oxford, June 1981.

12. Thierry Kaufmann, Hervé Pelletier, Serge Vaudenay, and Karine Villegas. When constant-time source yields variable-time binary: Exploiting curve25519-donna built with msvc 2015. In *Cryptology and Network Security*, pages 573–582, Cham, 2016. Springer International Publishing.

13. Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. Spectre attacks: Exploiting speculative execution. In *40th IEEE Symposium on Security and Privacy (S&P’19)*, 2019.

14. Ramana Kumar, Magnus Myreen, Michael Norrish, and Scott Owens. CakeML: A verified implementation of ML. In *ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages*, pages 179–191, San Diego, January 2014. ACM Press.

15. Xavier Leroy. A formally verified compiler back-end. *J. Autom. Reason.*, 43(4):363–446, December 2009. URL: [http://dx.doi.org/10.1007/s10817-009-9155-4](http://dx.doi.org/10.1007/s10817-009-9155-4)

16. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. Meltdown: Reading kernel memory from user space. In *27th USENIX Security Symposium (USENIX Security 18)*, 2018.

17. Andreas Lochbihler. Mechanising a type-safe model of multithreaded java with a verified compiler. *Journal of Automated Reasoning*, 61(1):243–332, Jun 2018. URL: [https://doi.org/10.1007/s10817-018-9452-x](https://doi.org/10.1007/s10817-018-9452-x)
Informal descriptions of the cases of refinement relation $\mathcal{R}_{wr}$

### A.1 Base cases

- **stop**: This case relates a terminated While program with a terminated RISC program (i.e. one where the program counter is at the length of the program text).

- **skip_nop**: This case relates the While program skip with the configuration where the program counter is at the start of the RISC program [Nop].
A.2 Inductive cases

- **assign_expr**: This case relates the expression evaluation part (for the expression \( e \)) of the `While` program \( v := e \) with the corresponding part of the RISC program obtained by compiling it with the `wr-compiler`.

- **assign_store**: As for `assign_expr`, but for the very last `Store` instruction that commits the result of the expression evaluation back to shared memory variable \( v \).

  It asserts additionally that \( v \) must be stable if lock-governed, and non-lock-governed otherwise. This prevents threads from violating the locking discipline (see Section 5.3).

- **lock_acq**: This case relates `lock(k)` with `LockAcq k`.

- **lock_rel**: This case relates `unlock(k)` with `LockRel k`.

**A.2 Inductive cases**

- **seq**: This case relates the `While` program \( c_1 : c_2 \) with the concatenation \( P_1 @ P_2 \) of the RISC programs \( P_1 \) and \( P_2 \) that are respectively the outputs of successful consecutive compilation of \( c_1 \) and \( c_2 \) by the `wr-compiler`. It is intended for cases where the `While` (resp. RISC) program is currently in \( c_1 \) (resp. \( P_1 \)).

  It is an inductive case of \( \mathcal{R}_{\text{wr}} \), in that:

  - \( c_1 \) is required to be related by \( \mathcal{R}_{\text{wr}} \) to the present location in \( P_1 \).

  - For all local configurations that obey the `compiled-cmd-config-consistent` requirements, \( c_2 \) is required to be related by \( \mathcal{R}_{\text{wr}} \) to the first instruction of \( P_2 \). This quantification ensures that \( \mathcal{R}_{\text{wr}} \) remains closed when execution progresses from the first program to the second program.

  It asserts that \( P_1 \) and \( P_2 \) are joinable (Section D.2), particularly relevant here to ensure that \( P_1 \) can only jump to locations within or at the end of itself (i.e. the start of \( P_2 \)).

- **join**: This case relates a `While` program \( c \) with an offset \( pc > \text{length} \ P_1 \) into a RISC program \( P_1 @ P_2 \), assuming the inductive hypothesis that \( c \) is related by \( \mathcal{R}_{\text{wr}} \) with the offset \( pc - \text{length} \ P_1 \) into the RISC program \( P_2 \) alone.

  It is intended primarily for cases where the `While` (resp. RISC) program is currently in the \( c_2 \) (resp. \( P_2 \)) of some consecutively compiled \( c_1 : c_2 \) (resp. \( P_1 \) concatenated with \( P_2 \)) but applies more broadly to allow any prepend of dead, unreachable instructions onto the front of a RISC program without breaking \( \mathcal{R}_{\text{wr}} \).

  It also asserts that \( P_1 \) and \( P_2 \) are joinable, which is important here to ensure that \( P_2 \) cannot jump back into \( P_1 \).

- **if_expr**: This case relates the expression evaluation part (for the expression \( e \)) of the `While` program `if \ e \ \text{then} \ c_1 \ \text{else} \ c_2 \ \text{fi}` with the corresponding part (including the conditional jump `Jz` at the end of expression evaluation) of the RISC program obtained by compiling it with the `wr-compiler`.

  It relies on both \( c_1 \) and \( c_2 \) being related by \( \mathcal{R}_{\text{wr}} \) to its compiled RISC counterparts when started with initialisation states judged valid by `compiled-cmd-config-consistent`.

- **if_c1**: This case relates some `While` program \( c'_1 \) reachable from \( c_1 \) with the corresponding part within the \( c_1 \) part of the RISC program obtained by compiling `if \ e \ \text{then} \ c_1 \ \text{else} \ c_2 \ \text{fi}` with the `wr-compiler`.

  It relies on \( c_1 \) being related by \( \mathcal{R}_{\text{wr}} \) to its compiled RISC counterpart at the appropriate program counter offset.

- **if_c2**: As for `if_c1`, but for \( c_2 \).

- **epilogue_step**: This case relates a terminated `While` program to the silent control flow steps navigating to the end of a RISC program from the end of the “then” and “else” branches of a compiled `if-conditional`.

  It works only for epilogue step forms (see Section 5.5.2).
It is inductive in that it asserts closedness of $R_{\text{src}}$ over pairwise reachability from the pair currently under consideration -- the only case to do so directly.

- **while_expr**: This case relates the `while` program `(while e do c od)`'s initial intermediate step to `if e then (c; while e do c od) else stop fi`, and its expression evaluation part, with the expression evaluation and conditional jump of the RISC program that `while e do c od` was compiled to by `compile-cmd`.

It relies on $c$ being related by $R_{\text{src}}$ to its compiled RISC counterpart when started with initialisation states judged valid by `compiled-cmd-config-consistent`.

- **while_inner**: This case relates some program $c_I$; `while e do c od` reachable from $c$; `while e do c od` to the loop body part of the RISC program compiled from `while e do c od`. It relies on $c_I$ being related by $R_{\text{src}}$ to its compiled RISC counterpart at the appropriate program counter offset.

It also carries around the same reliance on $c$ being related by $R_{\text{src}}$ to its compiled RISC counterpart for all initialisation states judged valid by `compiled-cmd-config-consistent`.

- **while_loop**: This case handles epilogue steps for the inner loop body program, and the final jump back to the beginning of the While-loop.

It requires $R_{\text{src}}$ to relate the terminated `while` program to the end of the compiled loop body, and furthermore also carries around the same reliance on $c$ being related by $R_{\text{src}}$ to its compiled RISC counterpart for all initialisation states judged valid by `compiled-cmd-config-consistent`.

## B Code listing for the case of `compile-cmd` for if-conditionals

This code listing has been adapted slightly to improve the clarity of the presentation. $\Phi \cap_R \Phi'$ denotes the subset of mappings on which $\Phi$ and $\Phi'$ agree.

### Listing 1 Implementation of `compile-cmd` case for if $e$ then $c_1$ else $c_2$ fi

```plaintext
compile_cmd C l nl (If e c1 c2) =
  (let (P, r, C1, fail.) = (compile_expr C {} l e);
       (br, nl') = (nl, Suc nl); (ex, nl'') = (nl', Suc nl');
       (P1, l1, nl1, C2, fail1) = (compile_cmd C1 None nl'' c1);
       (P2, l2, nl2, C3, fail2) = (compile_cmd C1 (Some br) nl1 c2);
       (* Pre-compilation check ensures asmrec C2 = asmrec C3 *)
   C' = (regrec C2 \cap_R regrec C3, asmrec C2)
   in (P, @ (((if P = [] then l else None, Jz br r), C1) @ P1 @ (((l1, Jmp ex), C2) @ P2 @ (((l2, Nop'), C3)), Some ex, nl2, C', fail, \lor fail1 \lor fail2))
```

## C Proof sketch for decomposition principle soundness result

### Theorem 18 (Soundness of secure-refinement-decomp).

\[
\text{secure-refinement-decomp } B \; \mathcal{R} \; I \; \text{abs-steps} \implies \text{secure-refinement } B \; \mathcal{R} \; I
\]

**Proof.** The only obligation for `secure-refinement` (Definition 6) not obtained immediately from `secure-refinement-decomp` (Definition 7) is the cube-shaped coupling-inv-pres (Figure 1).

The front face of the cube is just ordinary square-shaped refinement preservation (depicted in Figure 4a), given to us by `secure-refinement-decomp`. This gives us that a single concrete step from $l_{31C}$ is simulated by $n$ abstract steps $l_{1A}$, where $n$ is given by `abs-steps.`
We are then obliged to prove a simulation in the other direction (the back face of the cube), that \( n \) abstract steps from all configurations \( lc_{2A} \) related by \( B \) to \( lc_{1A} \) are simulated by some concrete step from \( lc_{2C} \) related by \( R \) to \( lc_{2A} \) and by \( I \) to \( lc_{1C} \).

Here, we lean on the determinism of the abstract program’s evaluation semantics (required by the theory) to flip the direction of simulation, knowing that \( n \) abstract steps from \( lc_{2A} \), simulating a single concrete step from \( lc_{2C} \), could only be the very same \( n \) abstract steps from \( lc_{2A} \) that we were required to consider. This allows us to use once again the square-shaped refinement preservation (Figure 4a) given to us by \texttt{secure-refinement-decomp}.

Consistency of refinement pacing and stopping behaviour (depicted in Figure 4b) given by \texttt{decomp-refinement-safe} (Definition 8) then respectively ensure that \( n \) (via \texttt{abs-steps}) is the correct number of abstract steps to consider, and that there will indeed be a concrete step from \( lc_{2C} \) to drive the matching simulation step.

Finally, the remainder of \texttt{decomp-refinement-safe} (depicted in Figure 4c) discharges the requirement of closedness and modes-equality maintenance of \( I \) under lockstep execution, demanded by the bottom face of the cube.

\[ \square \]

\textbf{D} More details on the Covern \texttt{wr-compiler}

\textbf{D.1 Register allocation scheme model}

We model the (user-supplied) register allocation scheme by two functions \texttt{reg_alloc} and \texttt{reg_alloc\_cached} on the register record \( \Phi \) (see Section 5.4) and the set \( A \) of registers whose contents are needed to evaluate the current expression. In order to avoid loading from memory unnecessarily, the compiler may first call \texttt{reg_alloc\_cached} \( \Phi A v \) to identify a register that \( \Phi \) records as already containing the variable \( v \). When the compiler needs a fresh register, it will call \texttt{reg_alloc} \( \Phi A \). Neither function is allowed to allocate a register in \( A \), so the allocator is permitted to fail if it cannot find any suitable register. As mentioned in Section 5.2 we assume there are enough registers to service the expressions in the source program. Also, registers typically become available again as expression evaluation is resolved.

\textbf{D.2 Label allocation and sequential composability}

For allocating natural numbers to use as labels for RISC instructions the \texttt{wr-compiler} ensures freshness merely by using the highest number reached so far on a “next label” counter (\( nl \) in the invocation example (1)), incrementing the counter before passing it along to subsequent calls, and outputting the next available unused label on return (as \( nl' \) in the example).

We define two RISC programs \( P_1, P_2 \) to be \textit{joinable} if they are both:

- \textit{joinable-forward}: \( P_1 \) only ever jumps to labels that are either
  - labelling an instruction in \( P_1 \) itself, or
  - the label of the very first instruction in \( P_2 \).
- \textit{joinable-backward}: \( P_2 \) does not jump to any of the labels of instructions in \( P_1 \).

We prove a lemma that says that two RISC programs that were compiled by the \texttt{wr-compiler} \textit{consecutively}—in the sense that the relevant outputs from the first call are fed directly into the second call—are \textit{joinable}.

\textbf{D.3 More detail on \texttt{compile-cmd-input-reqs} and the \texttt{wr-compiler} proofs}

The first two requirements to the predicate \texttt{compile-cmd-input-reqs} \( C l \ nl c \) were given in Section 5.4 Its other two requirements reflect that the terminated \texttt{While} program \texttt{stop} has
no valid compilation, and that the initial label (if provided) must be valid (see Section D.2 for more information on label allocation).

Definition 19 (Requirements on inputs to compile-cmd).

\[
\text{compile-cmd-input-reqs } C l nl c \equiv c \neq \text{stop} \land (\forall x. l = \text{Some } x \rightarrow x < nl) \land 
\]

\[
\text{no-unstable-exp} s c \land \text{regrec-stable } C
\]

These input conditions give us enough information to prove that every instruction of a CompRec-annotated RISC program output by a successful run of compile-cmd is annotated by a stable register record, and that the output CompRec’s register record is also stable:

Lemma 20 (Successful compilations output only stable register records).

\[
(\text{PCs}, l', nl', C', \text{False}) = \text{compile-cmd } C l nl c \quad \text{compile-cmd-input-reqs } C l nl c
\]

\[
(\forall pc < \text{length } \text{PCs}. \text{regrec-stable } (\text{map snd } \text{PCs} ! pc)) \land \text{regrec-stable } C'
\]

Proof. By induction on the structure of the While language program \(c\), making reference to the implementation of compile-cmd. For cases that must compile expressions, we furthermore prove and make use of a lemma by induction on the structure of expressions, making reference to the implementation of the expression compiler function compile-expr called by compile-cmd. In essence, we prove that (sub)expressions that appear in register records must be stable, for two reasons. Firstly, they are always only ever subexpressions over variables that must have been stable in the input program when their contents were first loaded into registers. Furthermore, when compiling an unlock(), the wr-compiler will always flush all register records that make reference to any variables that the unlock() makes unstable.

Definition 21 (Configuration consistency requirements for compiled commands).

\[
\text{compiled-cmd-config-consistent } C \text{ regs mds mem } \equiv 
\]

\[
\text{regrec-mem-consistent } (\text{regrec } C) \text{ regs mem } \land \text{asmrec-mds-consistent } (\text{asmrec } C) \text{ mds}
\]

Definition 22 (Consistency between a register record, register bank, and shared memory).

\[
\text{regrec-mem-consistent } \Phi \text{ regs mem } \equiv \forall r e. \Phi r = \text{Some } e \rightarrow \text{regs } r = \text{ev}_e \text{ mem } e
\]

Definition 23 (Consistency between an assumption record and a mode state).

\[
\text{asmrec-mds-consistent } S \text{ mds mem } \equiv S = (\text{mds AsmNoW, mds AsmNoRW})
\]

Lemma 24 (\(R_{wr}\) preserves modes and memory). preserves-modes-mem \(R_{wr}\)

Proof. By induction on the structure of \(R_{wr}\). For all cases of \((lc_w, lc_r) \in R_{wr}\), \(lc_w \overset{\text{mem}}{=} \text{mds } lc_r\) is either asserted directly by the guards or obtainable from the inductive hypothesis.

Lemma 25 (\(R_{wr}\) is closed under changes by others). closed-others \(R_{wr}\)

Proof. By induction on the structure of \(R_{wr}\). Changes by others (Definition 5) only modify writable variables the same way for both configurations, so preservation of \(\overset{\text{mem}}{=} \text{mds}\) is immediate. Also, regrec-mem-consistent is unaffected because compile-cmd only creates regrec-stable records (referring to no writable variables). No other \(R_{wr}\) guards mention shared memory.
 Lemma 26 (Successfully compiled programs maintain config consistency requirements).

\[
(\text{PCs}, l, n', C', \text{failed}) = \text{compile-cmd} \ C \ l \ n \ c \quad \text{compile-cmd-input-reqs} \ C \ l \ n \ c
\]
\[
failed = \text{False} \quad pc < \text{length} \ PCs \quad P = \text{map fst} \ PCs \quad Cs = \text{map snd} \ PCs
\]
\[
\text{compiled-cmd-config-consistent} \ (Cs!pc) \text{ mds mem} \quad
(((pc, P), \text{regs}), \text{mds}, \text{mem}), \sim \quad (((pc, P'), \text{regs'}), \text{mds'}, \text{mem'}), e)
\]
\[
\text{compiled-cmd-config-consistent} \ (\text{if} \ pc < \text{length} \ P \ \text{then} \ (Cs!pc') \text{ else } C') \text{ mds' mem'}
\]

Proof. We in fact prove it separately for \text{regrec-mem-consistent} and \text{asmrec-mds-consistent},
both cases by induction on the structure of the \texttt{while} program \(c\). In each case, we use
the simplifiers for the \text{compile-cmd} implementation to yield the corresponding \texttt{RISC}
program fragment in question, and then prove the lemma for each of the possible locations of
\(pc\) in the compiled program. For both proofs, there is some trickiness in accounting for (and ruling
out) which destination \(pc'\) must be considered for each of these cases of \(pc\), particularly for
those \texttt{while} programs that compile to \texttt{RISC} programs that may have jumps in them.

Control flow trickiness aside, the intuition for \text{regrec-mem-consistent} is that it tests the
correctness of the compilation of expressions, and so for this we must prove a sub-lemma for
maintenance of \texttt{compiled-cmd-config-consistent} by induction on the structure of expressions \(e\)
that are encountered in the \texttt{while} programs \(\text{if} \ e \ \text{then} \ c_1 \ \text{else} \ c_2 \ \text{fi}, \ \text{while} \ e \ \text{do} \ c' \ \text{od}, \ v ::= e\).
Additionally, \texttt{unlock()} flushes register record entries mentioning variables that are to become
unstable, and \texttt{while} \(e\) \texttt{do} \(c'\) \texttt{od} conservatively flushes entries to force evaluation of the
loop condition expression. This is safe trivially because flushing entries can never make a
consistent register record inconsistent. The rest of the cases for \(c\) are straightforward because
they do not touch the register record.

Then for \text{asmrec-mds-consistent}, the substantial part of the proof is as a test of the correctness
of the compiler’s bookkeeping of assumptions being consistent with the semantics of
\texttt{lock()} and \texttt{unlock()}. The other cases for \(c\) do not touch the mode state.

Lemma 27 (Correctness of the expression compiler).

\[
(\text{PCs}, r, C', \text{False}) = \text{compile-expr} \ C \ A \ l \ e 
\implies (\text{regrec} \ C') \ r = \text{Some} \ e
\]

Proof. By induction on the structure of expressions \(e\), using the simplification rules for the
implementation of \text{compile-expr}, and also relying on assumptions of correctness of the register
allocation scheme supplied by the instantiator of the theory.

Lemma 28 (\(\mathcal{R}_{\text{opt}}\) is a refinement paced by \texttt{abs-steps}_{\text{opt}}).

\[
\forall l_w l_r \ l_w, l_r \in \mathcal{R}_{\text{opt}} \implies (\forall l_w', l_r \sim, l_r' \implies
(\exists l_w', l_w \sim_{\texttt{abs-steps}_{\text{opt}}} l_w, l_r) \ l_r' \wedge (l_w', l_r') \in \mathcal{R}_{\text{opt}})
\]

Proof. By induction on the structure of \(\mathcal{R}_{\text{opt}}\).

The base case \texttt{stop} is immediate, because it pertains to a terminated \texttt{while} and \texttt{RISC}
program. The base cases that proceed in one step to a terminating program configuration
(\texttt{skip_nop}, \texttt{assign_store}, \texttt{lock_acq}, \texttt{lock_rel}) are fairly straightforward because after
dealing with the single step, the resulting obligation can then be handled by the \texttt{stop} case.
This leaves the last remaining base case \texttt{assign_expr}, which proceeds in one step either to
itself, or to \texttt{assign_store}. In all of these cases, we use \texttt{Lemma 26} to obtain the preservation
of the guards demanded by the \(\mathcal{R}_{\text{opt}}\) introduction rule for the destination configuration of the
step. Particularly, the \texttt{assign_store} case must make use of \texttt{regrec-mem-consistent} and the
correctness of compile-expr [Lemma 27] in order to ensure that once the expression evaluation result is written back to shared memory, \( \text{lc}'_w = \text{mem} \text{mds} \text{lc}'_r \) holds as demanded by the stop case.

The inductive cases that concern expression evaluation (if_expr, while_expr) are much like assign_expr in that they have the possibility of progressing in one step to themselves. Unlike assign_expr however, their other possibility is a conditional jump based on the result of that expression. Again we use [Lemma 27] to obtain that the result is an accurate calculation of the expression, and this time we prove by the two different cases whether if_expr ends up in if_c1 or if_c2, or if while_expr ends up in while_inner or at stop (having jumped to the exit label). In these cases, the guards over which the inductive references to \( R_{wr} \) have been quantified are versatile enough to discharge themselves (when \( \ast_{expr} \) steps to itself), or to discharge any reachable initial starting state for the nested compiled RISC program, given that [Lemma 26] ensures the invariance of these guards.

This just leaves the inductive cases that pertain to configurations inside a nested compiled RISC program (if_c1, if_c2, while_inner), or at the end of one (epilogue_step, while_loop). In these cases, the inductive hypotheses obtained from the inductive reference to \( R_{wr} \) are always enough to satisfy the guards demanded by the possible destination cases. Like in the proof of [Lemma 26] the trickiness mostly comes from accounting for all the possible cases of control flow (ruling out spurious destinations) that need to be considered.

\[\text{Lemma 29.} \quad \text{strong-low-bisim-mm} B \quad \text{no-high-branching} B \quad \text{decomp-refinement-safe} B \quad R_{wr} \quad I_{wr} \quad \text{abs-steps}_{wr} \]

\textbf{Proof.} Definition 8 gives us the following obligations.

For consistent stopping behaviour, we prove a lemma that RISC programs stop if and only if their \( pc \) is outside the program text \( P \), i.e. \( pc > \text{length} P \). Because \( I_{wr} \) equates \( pc \) and \( P \) for the two configurations, then clearly both have identical stopping behaviour.

For consistency of change in timing behaviour, \( \text{abs-steps}_{wr} \) depends only on While and RISC program locations, and \text{no-high-branching} and \( I_{wr} \) forces them (resp.) to be equal for the local configurations under consideration.

For closedness of \( I_{wr} \) under lockstep execution, the only non-straightforward cases to consider are conditional branching, and the locking primitives. For conditional branching, we use \text{no-high-branching} for \( B \) with memory preservation via \( R_{wr} \) [Lemma 11] to ensure that the conditional branching outcome is the same on both sides.

Finally, as the only operations that touch mode state, the locking primitives are the only non-straightforward cases for mode state equality maintenance under lockstep execution. As all lock memory is classified Low (see Section 5.3), we use strong-low-bisim-mm for \( B \) with memory preservation via \( R_{wr} \) to ensure the RISC configurations behave consistently.

\[\text{Lemma 30.} \quad \text{strong-low-bisim-mm} B \quad \text{no-high-branching} B \quad \text{secure-refinement-decomp} B \quad R_{wr} \quad I_{wr} \quad \text{abs-steps}_{wr} \]

\textbf{Proof.} Referring to Definition 7, the obligations pertaining only to \( R_{wr} \) and \( \text{abs-steps}_{wr} \) are discharged by [Lemma 14], [Lemma 12] and [Lemma 11]. Pertaining to \( I_{wr} \): clearly \( I_{wr} \) is symmetric, and furthermore it is cg-consistent (Definition 3) because the actions over which \( I_{wr} \) must be closed modify only the shared memory, and \( I_{wr} \) places only restrictions on the program text and current location. The final obligation is discharged by [Lemma 29].
Theorem 31 (Successful compilations are refinements in $R_{wr}$).

$(PCs, l', nl', C', failed) = \text{compile-cmd } C \ l \ nl \ c \ \text{compile-cmd-input-reqs } C \ l \ nl \ c$

failed = False \ \text{compiled-cmd-config-consistent } C \ \text{regs mds mem} \ \ P = \text{map fst } PCs$

$((c, mds, mem)_w, (((0, P), regs), mds, mem)_r) \in R_{wr}$

Proof. By induction on the structure of While. The compiler input and initial configuration conditions we impose allow us to have each of skip, cmd; cmd, if exp then cmd else cmd fi, while exp do cmd od, $v := exp$, lock($k$), and unlock($k$) and their compiled output meet the guards of the introduction rules for the cases skip, seq, if_expr, while_expr, assign_expr, lock_acq, and lock_rel of $R_{wr}$ that were designed for them respectively. \hfill $\blacksquare$