Abstract—Non-uniform message quantization techniques such as reconstruction-computation-quantization (RCQ) improve error-correction performance and decrease hardware complexity of low-density parity-check (LDPC) decoders that use a flooding schedule. Layered MinSum RCQ (L-msRCQ) enables message quantization to be utilized for layered decoders and irregular LDPC codes. We investigate field-programmable gate array (FPGA) implementations of L-msRCQ decoders. Three design methods for message quantization are presented, which we name the Lookup, Broadcast, and Dribble methods. The decoding performance and hardware complexity of these schemes are compared to a layered offset MinSum (OMS) decoder. Simulation results on a (16384, 8192) protograph-based raptor-like (PBRL) LDPC code show that a 4-bit L-msRCQ decoder using the Broadcast method can achieve a 0.03 dB improvement in error-correction performance while using 12% fewer registers than the OMS decoder. A Broadcast-based 3-bit L-msRCQ decoder uses 15% fewer lookup tables, 18% fewer registers, and 13% fewer routed nets than the OMS decoder, but results in a 0.09 dB loss in performance.

Index Terms—LDPC, RCQ, FPGA, layered decoding, low bit width decoder, PBRL.

I. INTRODUCTION

Low-density parity-check (LDPC) codes are powerful error-correcting codes that approach channel capacity when high-precision message passing is used while decoding. Realistic hardware implementations of LDPC decoders limit the width of the messages passed between variable nodes (VNs) and check nodes (CNs). This sacrifices error-rate performance to achieve lower resource utilization and wiring complexity. Uniformly quantized messages typically range from 5-7 bits, with anything less resulting in a sizable reduction in error-correction ability [1], [2].

A significant amount of research has been put into reducing message widths to less than 5 bits. Non-uniform quantization schemes, which effectively extend the dynamic range of the quantizers, use only 3 or 4 bits to achieve similar or even better performance than full-precision belief propagation (BP) and MinSum decoding [3]–[10]. J. K. Lee et al. propose the mutual information maximization quantized belief propagation (MIM-QBP) [8] decoder, which designs iteration-specific non-uniform quantizers and reconstruction mappings at nodes. Both VN and CN operations are simple mappings and fixed point additions for MIM-QBP. X. He in [9] shows how to systematically design the parameters for quantization and reconstruction modules. L. Wang et al. further generalize the MIM-QBP structure and propose a reconstruction-computation-quantization (RCQ) paradigm [10] which allows CNs to use the Min operation for computation reduction.

Existing works on non-uniform quantization decoders have typically focused on regular LDPC codes, which are convenient for hardware decoders due to the uniformity of the VN and CN degrees [6]–[9]. Some attention has been given to irregular codes, which have better error-rate performance, but present challenges with message quantization and hardware design due to the varying node degrees [3]–[5], [10], [11]. Additionally, a fully parallel or flooding schedule for CN operations and VN updates is generally assumed [4], [6]–[9]. This approach may be undesirable or even unfeasible for decoder implementations using codes with large block lengths, where the design of a fully parallel decoder becomes very resource intensive. Instead, a partially parallel or layered architecture is often preferred [12].

A. Contributions

As a primary contribution, we investigate field-programmable gate array (FPGA) implementations of a layered MinSum RCQ (L-msRCQ) decoder for irregular LDPC codes. Three design methods are presented in this paper:

- **Lookup method**: all L-msRCQ parameters are stored in local read-only memories (ROMs) in VNs. Reconstruction and quantization are performed as ROM lookups.
- **Broadcast method**: L-msRCQ parameters are stored in a centralized ROM and broadcasted to VNs. Quantization and reconstruction are performed using small lookup tables (LUTs) as logic.
- **Dribble method**: the current layer’s L-msRCQ parameters are stored locally at VNs in registers, quantization and reconstruction are performed using LUTs as logic.

We use these methods to design 3-bit and 4-bit L-msRCQ decoders for a quasi-cyclic (QC) protograph-based raptor-like (PBRL) LDPC code [13] with code length 16384 and rate 0.5. The decoding performance and hardware complexity of these three methods are analyzed. As a reference, a series of layered offset MinSum (OMS) decoders using uniform
message quantization of 5-7 bits are provided. Simulation and hardware utilization results show that the 4-bit L-msRCQ decoder using the Broadcast method can achieve a 0.03 dB increase in error-correction performance and a 12% decrease in register usage compared to the OMS reference decoder. A 3-bit Broadcast-based L-msRCQ decoder results in a 0.09 dB loss in performance, but requires 15% fewer LUTs, 18% fewer registers, and 13% fewer routed nets than the OMS decoder.

B. Outline

The remainder of this paper is organized as follows. Section II provides background on layered MinSum decoding, OMS decoding, and RCQ. Section III presents the reference OMS decoder architecture. Section IV describes the Lookup, Broadcast, and Dribble methods used for the L-msRCQ implementation. Section V presents the frame error rate (FER) performance and resource utilization of each decoding scheme.

II. BACKGROUND

An LDPC code is defined by a sparse \( M \times N \) parity check matrix \( H \), where \( M \) is the number of CNs and \( N \) is the number of VNs. Let \( N(m) \) denote the set of VNs that connect to CN \( m \), let \( M(n) \) represent the set of CNs that connect to VN \( n \), and let \( i \) stand for the decoding iteration. We define the following notations:

- \( U_{ch,n} \): the log-likelihood ratio (LLR) for variable \( n \) derived from the channel output.
- \( U_{mn}^{i} \): the LLR message passed from CN \( m \) to VN \( n \).
- \( V_{mn}^{i} \): the LLR message passed from VN \( n \) to CN \( m \).
- \( V_{n} \): the a posteriori LLR (AP-LLR) of variable \( n \).

A. Layered MinSum and Offset MinSum Decoding

The MinSum and OMS algorithms for LDPC decoding are approximations of the BP algorithm, offering simplified CN operations at a small performance loss [14], [15]. A horizontal layered decoding approach processes sets of CNs sequentially, enabling better code performance compared to a flooding approach with respect to iterations required, while using less hardware resources [16]. We consider decoding iterations \( i = 1, 2, 3, \ldots, I_{\text{max}} \). To begin a decoding iteration, the AP-LLRs are initialized:

\[
V_{n} = U_{\text{ch},n}
\]

(1)

A VN-to-CN message is calculated:

\[
V_{mn}^{i} = V_{n} - U_{mn}^{i-1}
\]

(2)

For the MinSum algorithm, CN-to-VN messages are obtained:

\[
U_{mn}^{i} = \left( \prod_{n' \in N(m) \setminus n} \text{sgn}(V_{mn'}^{i}) \right) \times \min_{n' \in N(m) \setminus n} |V_{mn'}^{i}| - \alpha, 0
\]

(3)

The OMS algorithm subtracts a small positive constant \( \alpha \) from the CN-to-VN messages for a better approximation of BP:

\[
U_{mn}^{i} = \left( \prod_{n' \in N(m) \setminus n} \text{sgn}(V_{mn'}^{i}) \right) \times \max\left( \min_{n' \in N(m) \setminus n} |V_{mn'}^{i}| - \alpha, 0 \right)
\]

(4)

The AP-LLRs are updated:

\[
V_{n} = V_{mn}^{i} + U_{mn}^{i}
\]

(5)

Decoding terminates after the syndrome check is passed or \( I_{\text{max}} \) iterations have taken place.

For hardware decoder implementations using message quantization, the bit widths of the VN-to-CN messages calculated in Eq. (2) are reduced. We refer to the quantized values as \( \hat{V}_{mn}^{i} \). The CN operations in Eq. (3) or Eq. (4) operate on these reduced precision values to calculate the quantized CN-to-VN messages \( \hat{U}_{mn}^{i} \). In this paper, we use the pair \((b^{c}, b^{v})\) to describe a decoder’s bit width, where \( b^{c} \) denotes the bit width for CN operations and \( b^{v} \) represents the bit width for \( V_{n} \).

QC-LDPC codes are a family of structured LDPC codes characterized by a parity check matrix which consists of \( L \times L \) square sub-matrices that are either the zero matrix or cyclic permutations of the identity matrix (also called a circulant). By grouping \( L \) CNs that form a row of circulants into a layer, each variable connects to at most one CN per layer. This allows the VN-to-CN message calculations and VN update rules from Eq. (2) and Eq. (5) to be applied to all the CNs and associated VNs in a layer at once, without needing to account for the same VN being updated multiple times. As a result, a total of \( L \) CNs can be processed at once, achieving an excellent balance between decoder throughput and hardware complexity.

B. Reconstruction-Computation-Quantization Decoder

An RCQ decoder allows for a low bit width representation of \( V_{mn}^{i} \) and \( U_{mn}^{i} \) by setting dynamic quantization and reconstruction mappings. The quantizers \( Q^{(i,l)}(\cdot) \) compress a \( b^{c} \)-bit message \( V_{mn}^{i} \) to a \( b^{v} \)-bit message \( \hat{V}_{mn}^{i} \), and reconstructions \( R^{(i,l)}(\cdot) \) map a \( b^{v} \)-bit message \( \hat{U}_{mn}^{i} \) to a \( b^{v} \)-bit message \( \hat{U}_{mn}^{i} \). The superscripts \( i, l \) represent the iteration number and layer index. More details on RCQ parameters are seen in [10]. In this work, we are focused on the L-msRCQ decoder, where layers are processed sequentially and Eq. (5) is performed at the CNs. We refer to L-msRCQ and RCQ interchangeably for the remainder of this paper.

III. OMS DECODER ARCHITECTURE

This section presents our FPGA design for the layered OMS decoder, which can be extended to implement the L-msRCQ decoder. The structure of our layered OMS decoder can be broken into three main components: VN banks, a CN pipeline, and a control unit. The architecture is largely governed by the construction of the chosen LDPC code. Since the parity matrix for a QC-LDPC code has an \( L \times L \) QC structure, the CN pipeline must be able to process the operations for
\( L \) CNs in parallel. Additionally, a total of \( L \) VN banks are necessary, each able to send and receive one message from the CN pipeline per cycle.

A. VN Bank

The structure of a VN bank is shown in Fig. 1. A single VN bank is responsible for \( \frac{N}{L} \) variables. VN bank \( j \) contains variables \( n_j = \{j, L+j, 2L+j, \ldots, (\frac{N}{L}-1)L+j\} \). This ensures that variables which share the same circulants of the parity matrix are partitioned to different VN banks. Messages from all the variables in a circulant can be simultaneously sent and received by the \( L \) total VN banks and the CN pipeline.

The \( V_{nj} \) RAM, \( U_{mn} \) RAM, and \( V_{mnj} \) RAM in Fig. 1. each allow for one read and one write per cycle. To calculate \( V_{mn}^i \), the required values from the \( V_{nj} \) RAM and \( U_{mnj} \) RAM can be read out and subtracted. This result is sent to the CN pipeline and temporarily stored in the \( V_{mnj} \) RAM. \( V_{mn}^i \) is clipped to a \( b^c \)-bits message before being forwarded to the CN pipeline:

\[
\hat{V}_{nm}^i = \begin{cases} 
2^{b^c-1} - 1 & V_{nm}^i > 2^{b^c-1} - 1 \\
V_{nm}^i & -2^{b^c-1} \leq V_{nm}^i \leq 2^{b^c-1} - 1 \\
-2^{b^c-1} & V_{nm}^i < -2^{b^c-1}
\end{cases}
\]

The sign and magnitude of \( \hat{V}_{nm}^i \) are sent to the CN pipeline separately. Note that \( Q(\cdot) \) and \( R(\cdot) \) are not included in the OMS decoder.

B. CN pipeline

To process a layer, the VN-to-CN messages for every non-zero circulant in the layer are sequentially calculated and sent to the CN pipeline. The structure of the CN pipeline is shown in Fig. 2. The CN pipeline receives \( L \) messages per cycle from the \( L \) VN banks. Circular shifters align each wave of incoming messages with the CNs they contribute to. For a circulant in the parity matrix that is the identity matrix cyclically permuted by \( p \), its \( L \) total VN-to-CN messages will be circularly shifted by \( p \) so that the messages contribute to the correct CNs. The aligned values are fed into logic which calculates the first minimum (MIN1) magnitude and second minimum (MIN2) magnitude of the input messages, along with an XOR of all the sign bits (SIGN).

C. Control Unit

The control signals that dictate the logic of the VN banks and CN pipeline are provided by the control unit. A state machine manages the readout of values from VN bank RAMs, the shift amounts for the CN pipeline, and the writing of results back into the VN bank RAMs. To allow for a high decoder throughput, the described datapath is pipelined into multiple stages to enable a high frequency clock. The control unit overlaps the processing of adjacent layers, meaning that after the data for layer \( l \) has been read out from the VN banks and sent to the CN pipeline, the values for layer \( l+1 \) are immediately read out before the writeback of layer \( l \) completes. This allows for high utilization of the datapath pipeline, but creates read after write (RAW) hazards for VNs that are contained in consecutive layers, since the updated AP-LLR for a variable may not be written by the time it needs to be read out by the next layer. To overcome this, the sequential order in which the control unit reads circulants out of the VN banks has been hand modified so that VNs which encounter RAW hazards are read earlier or later in their layer’s sequence to prevent overlap from occurring.

IV. L-MSRCQ DECODER ARCHITECTURE

The L-MSRCQ decoder FPGA design expands on the design of the layered OMS decoder. The key differences between the L-MSRCQ and layered OMS decoders are:
• The L-msRCQ decoder requires the $Q(\cdot)$ and $R(\cdot)$ functions in Fig. 1 to quantize and reconstruct message magnitudes.
• Because the MinSum algorithm is used for CN operations, the offset calculation in Fig. 2 is not included in the CN pipeline.

To implement the quantization and reconstruction operations in the VN banks, we have devised the Lookup, Broadcast, and Dribble methods. These three approaches are functionally identical, but the way in which they compute the $Q(\cdot)$ and $R(\cdot)$ operations differ, resulting in unique hardware utilizations.

A. Lookup Method

Since the quantization and reconstruction functions simply map an input message to an output message, an implementation based on a lookup into a ROM is evident. To quantize $[V^m_{mn}]$, the three-tuple $(|V^m_{mn}|, i, l)$ is used to index into a ROM to obtain $[V^m_{mn}]$. Similarly for $U^m_{mn}$, the three-tuple $(|U^m_{mn}|, i, l)$ forms an address to index into a ROM to read out $[U^m_{mn}]$. These $Q(\cdot)$ and $R(\cdot)$ functions in every VN bank require their own ROMs, implemented using block RAMs (BRAMS). Assuming one BRAM is used for $Q(\cdot)$ and one is used for $R(\cdot)$, then $L$ VN banks with two ROMs each results in a total of $2L$ additional BRAMs used. If BRAMS with multiple ports are available, then they can be shared by different VN banks to reduce the total amount required.

B. Broadcast Method

The Broadcast method provides a scheme where L-msRCQ parameters are centralized, instead of being stored in each VN bank. The pair $(i, l)$ is used to index into ROMs in the control unit. These ROMs output quantization thresholds $th_1^{(i,l)}, th_2^{(i,l)}, \ldots, th_w^{(i,l)}$ and reconstruction values $re_1^{(i,l)}, re_2^{(i,l)}, \ldots, re_w^{(i,l)}$, which are wired to the VN banks. The $Q(\cdot)$ and $R(\cdot)$ blocks in the VN banks take in the parameters and use logic to perform their respective operations. Fig. 3 shows an implementation for a 3-bit L-msRCQ, which uses a mere 2 bits for quantized message magnitudes. Two BRAMS are required in the control unit for the quantization thresholds and reconstruction values. Logic implemented using small LUTs is needed in the VN units because of the $Q(\cdot)$ and $R(\cdot)$ functions. The main penalty comes with the wiring necessary to route the L-msRCQ parameters from the control unit to the VN banks. Each ROM output quantization and reconstruction values for 3-bit L-msRCQ. In total, $w$ bits stored in registers would be necessary in each VN bank to save the current threshold and reconstruction values for 3-bit L-msRCQ. In total, $7wL$ bits of register storage would be used for 3-bit L-msRCQ, and $15wL$ bits would be necessary for 4-bit L-msRCQ. This total can be reduced by having multiple VN banks share sets of registers.

C. Dribble Method

The Dribble method attempts to reduce the number of long wires required by the Broadcast method to send L-msRCQ parameters from the control unit to the VN banks. Registers in the VN banks save the current thresholds and reconstruction values necessary for the $Q(\cdot)$ and $R(\cdot)$ functions. Once again, quantization and reconstruction can be implemented using the logic in Fig. 3. When a new set of parameters is required, the bits are transferred one by one or small batches from the control unit to the VN bank registers. Just as in the Broadcast method, two extra BRAMs and logic for the $Q(\cdot)$ and $R(\cdot)$ functions are required. But where the Broadcast method needs $7w$ additional wires routed to each VN bank for 3-bit L-msRCQ, the Dribble method requires only as many wires as the transfer batch size. The penalty of the Dribble method comes with the extra usage of registers in the VN banks. A total of $7w$ bits stored in registers would be necessary in each VN bank to save the current threshold and reconstruction values for 3-bit L-msRCQ. In total, $7wL$ bits of register storage would be used for 3-bit L-msRCQ, and $15wL$ bits would be necessary for 4-bit L-msRCQ. This total can be reduced by having multiple VN banks share sets of registers.

V. FER AND RESOURCE UTILIZATION RESULTS

To test the OMS decoder and the Lookup, Broadcast, and Dribble L-msRCQ methodologies, the designs have been implemented on the programmable logic of a Xilinx Zynq UltraScale+ MPSoC device. Each design met timing with a 500 MHz clock. The maximum decoding iterations, $I_{\text{max}}$, is set to 16, and for the OMS decoders we set $\alpha = 0.5$.

A. FER Performance

The FER performance for the decoder configurations at varying $E_b/N_0$ is shown in Fig. 4. The bit width of each decoder is specified by its $(b^r, b^v)$ pair. The RCQ(4,9) and RCQ(4,8) designs show a 0.05 and 0.03 dB improvement in FER performance respectively compared to the OMS(6,8) decoder at FER $10^{-7}$. Meanwhile, the RCQ(3,9) and RCQ(3,8) designs show
a 0.06 and 0.09 dB decrease in FER performance respectively compared to OMS(6,8) at FER $10^{-7}$, while avoiding the error floor above FER $10^{-5}$ faced by the OMS(5,7) decoder. The OMS(7,9) and OMS(6,8) decoder performances are nearly identical.

### B. LUTs and Registers

The LUT and register usage of the investigated decoders is shown in Fig. 5a. The 3-bit L-msRCQ decoders show a decrease in LUT and register usage compared to the OMS(6,8) decoder due to fewer bits being used in the CN pipeline. For the 4-bit L-msRCQ decoders, register usage decreases, but LUT count increases for the non-Lookup decoding schemes due to the logic necessary for the $Q(\cdot)$ and $R(\cdot)$ functions. Drible-based decoders do not exhibit the expected penalty of increased register utilization, since the synthesis tool recognizes and removes the redundant registers held in different VN banks. To meet more stringent timing constraints, more of these redundant registers can be left present in the design to allow for better localization of L-msRCQ parameters to $Q(\cdot)$ and $R(\cdot)$ logic.

### C. BRAMs and Dynamic Power

Fig. 5b shows the BRAM usage and power consumption of each decoder. Power consumption is measured using the Xilinx Vivado Design Suite’s power estimation capabilities. Since the static power usage of all the designs is 0.597W, we compare the dynamic power consumption. The large amount of L-msRCQ data storage in VN banks for the Lookup-based decoders requires these designs to use far the most BRAMs. Additionally, designs using $b^v = 9$ bits for $V_n$ require more BRAMs as compared to the designs using only $b^b = 8$ bits. Fig. 5b reveals that large BRAM usage induces a large power consumption.

### D. Routed Nets

To understand the wiring cost of the L-msRCQ designs, Fig. 5c shows the number of routed nets in each architecture. A reduced message size and fewer bits being used in the CN pipeline decreases the number of routes for the 3-bit L-msRCQ designs and also in the RCQ(4,8) designs compared to OMS(6,8). The Broadcast-based L-msRCQ decoders do not experience the expected increase in routing resources used in order to wire $Q(\cdot)$ and $R(\cdot)$ parameters to VN banks. This can be attributed to the decrease of routing elsewhere in the designs such as with message passing and CN operations, effectively offsetting the extra routes for the L-msRCQ data.

### E. Overall Comparison

Table II summarizes the FER performance and resource utilization data of all the implemented decoders compared to the OMS(6,8) decoder, which we treat as a baseline. The
TABLE I: Decoder FER Performance and Resource Usage

| Decoder   | Eb/No  | LUT  | Reg. | BRAM | Rt. Net | Power  |
|-----------|--------|------|------|------|---------|--------|
| baseline  | 1.31   | 9848 | 9518 | 33   | 15201   | 0.757  |
| L. RCQ(4,9) | -0.05  | -11% | -3%  | +170%| 0%      | +75%   |
| B. RCQ(4,9) | -0.05  | +10% | -4%  | +29% | +7%     | +13%   |
| D. RCQ(4,9) | -0.05  | +12% | -6%  | +27% | +6%     | +13%   |
| L. RCQ(4,8) | -0.03  | -16% | -10% | +97% | -7%     | +45%   |
| B. RCQ(4,8) | -0.03  | +1%  | -12% | +3%  | -3%     | 0%     |
| D. RCQ(4,8) | -0.03  | +2%  | -11% | +3%  | -3%     | +2%    |
| OMS(7,9)   | 0      | +1%  | +12% | +24% | +12%    | +18%   |
| OMS(6,8)   | 0      | 0%   | 0%   | 0%   | 0%      | 0%     |
| OMS(5,7)   | N/A    | -15% | -14% | 0%   | -14%    | -8%    |
| L. RCQ(3,9) | -0.06  | -17% | -9%  | +121%| -5%     | +7%    |
| B. RCQ(3,9) | -0.06  | -8%  | -12% | +27% | -7%     | +11%   |
| D. RCQ(3,9) | -0.06  | -8%  | -10% | +27% | -5%     | +9%    |
| L. RCQ(3,8) | -0.09  | -22% | -16% | +97% | -13%    | +41%   |
| B. RCQ(3,8) | -0.09  | -15% | -18% | +3%  | -3%     | -3%    |
| D. RCQ(3,8) | -0.09  | -17% | -17% | +3%  | -15%    | -4%    |

*Estimated signal to noise ratio (Eb/N0) to achieve FER of 10^-7.

**Dynamic power usage measured in watts.

***FER performance and resource usage of the OMS(6,8) decoder.

OMS(5,7) decoder has an error floor above FER 10^-5, which removes it from consideration as the reference. The OMS(7,9) decoder has an FER performance that is too similar to the OMS(6,8) decoder to justify its increased resource utilization.

The Table I comparisons confirm that the Lookup-based L-msRCQ decoders require significantly more BRAMs and dynamic power than the other L-msRCQ architectures. Since the Lookup method does not provide any other significant resource advantages, we remove it from consideration. The Broadcast and Dribble architectures provide very similar utilizations for every considered resource. We focus on the Broadcast method in the following analysis due to its simplicity.

The best FER performance is provided by the highest-precision RCQ(4,9) decoders, which perform 0.05 dB better than the baseline OMS(6,8) decoder at FER 10^-7. This performance is costly, using 29% more BRAMs and 15% more dynamic power for the Broadcast-based implementation. The Broadcast RCQ(4,8) decoder performs 0.03 dB better than the OMS(6,8) decoder while using 15% fewer registers than the baseline system and having an otherwise similar resource utilization. The Broadcast RCQ(3,9) decoder performs 0.06 dB worse than the OMS(6,8) decoder at FER 10^-7 and requires 27% more BRAMs and 11% more power, but uses 12% fewer registers. The Broadcast RCQ(3,8) structure performs 0.9 dB worse than the OMS(6,8) decoder, but uses 15% fewer LUTs, 18% fewer registers, and 13% fewer routed nets while requiring very similar amounts of BRAMs and power.

In summary, L-msRCQ with 8 bits used for VN bank storage is the more preferable architecture. With 4-bit messages and a Broadcast implementation, this architecture provides a slightly better FER than the baseline, while using fewer registers. With 3-bit messages and a Broadcast approach, the FER is slightly worse than OMS(6,8) but allows significant resource reductions in LUTs, registers, and routed nets.

VI. CONCLUSION

In this paper, we investigate the FPGA implementations for a L-msRCQ decoding approach. Three L-msRCQ implementations are proposed in this paper: Lookup, Broadcast, and Dribble. We implemented a layered OMS decoder as a reference and multiple L-msRCQ decoders for a (16384,8192) PBRL code. Simulation results show that with 4-bit messages and a Broadcast implementation, L-msRCQ provides 0.03 dB better FER performance than our baseline OMS decoder and uses 12% fewer registers. With a Broadcast 3-bit L-msRCQ approach, a 0.09 dB performance loss is experienced, but the design uses 15% fewer LUTs, 18% fewer registers, and 13% fewer routed nets than the OMS decoder.

REFERENCES

[1] Jinghu Chen, A. Dholakia, E. Eleftheriou, M. P. C. Fossorier, and Xiao-Yu Hu, “Reduced-complexity decoding of LDPC codes,” IEEE Trans. Commun., vol. 53, no. 8, pp. 1288–1299, Aug. 2005.

[2] Z. Zhang, L. Dolecek, M. Wainwright, V. Anantharam, and B. Nikolic, “Quantization effects in Low-Density Parity-Check decoders,” in 2007 IEEE International Conf. on Communications, Jun. 2007, pp. 6231–6237.

[3] M. Stark, G. Bauch, L. Wang, and R. D. Wesel, “Information bottleneck decoding of rate-compatible 5g-lpdc codes,” ICC 2020 - 2020 IEEE International Conf. on Communications (ICC), pp. 1–6, 2020.

[4] M. Meidlinger and G. Matz, “On irregular LDPC codes with quantized message passing decoding,” in 2017 IEEE 18th International Workshop on Signal Processing Advances in Wireless Communications (SPAWC), Jul. 2017, pp. 1–5.

[5] M. Stark, J. Lewandowsky, and G. Bauch, “Information-Optimum LDPC decoders with message alignment for irregular codes,” in 2018 IEEE Global Communications Conf. (GLOBECOM), Dec. 2018, pp. 1–6.

[6] J. Lewandowsky and G. Bauch, “Information-Optimum LDPC decoders based on the information bottleneck method,” IEEE Access, vol. 6, pp. 4054–4071, 2018.

[7] F. J. C. Romero and B. M. Kurkoski, “LDPC decoding mappings that maximize mutual information,” IEEE J. Sel. Areas Commun., vol. 34, no. 9, pp. 2391–2401, Sep. 2016.

[8] J. K. S. Lee and J. Thorpe, “Memory-efficient decoding of ldpc codes,” in Proceedings. International Symposium on Information Theory, 2005. ISIT 2005., 2005, pp. 459–463.

[9] X. He, K. Cui, and Z. Mei, “On mutual Information-Maximizing quantized belief propagation decoding of LDPC codes,” in 2019 IEEE Global Communications Conf. (GLOBECOM), Dec. 2019, pp. 1–6.

[10] L. Wang, R. D. Wesel, M. Stark, and G. Bauch, “A Reconstruction-Computation-Quantization (RCQ) approach to node operations in LDPC decoding,” in GLOBECOM 2020 - 2020 IEEE Global Communications Conf., Dec. 2020, p. 1–6.

[11] M. G. Luby, M. Mitzenmacher, M. A. Shokrollahi, and D. A. Spielman, “Improved low-density parity-check codes using irregular graphs,” IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 585–598, Feb. 2001.

[12] Y. Chang, A. M. Casado, M., Y. Chang, and R. D. Wesel, “Lower-Complexity layered Belief-Propagation decoding of LDPC codes,” in 2008 IEEE International Conf. on Communications, May 2008, pp. 1155–1160.

[13] T. Chen, K. Vakilinia, D. Divsalar, and R. D. Wesel, “Protograph-Based Raptor-Like LDPC codes,” IEEE Trans. Commun., vol. 63, no. 5, pp. 1522–1532, May 2015.

[14] M. P. C. Fossorier, M. Mihaljevic, and H. Imai, “Reduced complexity BP-Based decoding algorithms of LDPC codes,” in Proceedings. International Symposium on Information Theory, 2005. ISIT 2005., Dec. 2005, pp. 459–463.

[15] M. P. C. Fossorier, M. Mihaljevic, and H. Imai, “Reduced complexity iterative decoding of low-density parity check codes based on belief propagation,” IEEE Trans. Commun., vol. 47, no. 6, pp. 1155–1160, Nov. 1999.

[16] J. Chen and M. P. C. Fossorier, “Density evolution for two improved BP-Based decoding algorithms of LDPC codes,” IEEE Commun. Lett., vol. 6, no. 5, pp. 208–210, May 2002.

[17] D. E. Houstinar, “A reduced complexity decoder architecture via layered decoding of LDPC codes,” in IEEE Workshop on Signal Processing Systems, 2004. SIPS 2004., Oct. 2004, pp. 107–112.