Performance of the Cell processor for biomolecular simulations

G. De Fabritiis

1Computational Biochemistry and Biophysics Lab (GRIB-IMIM/UPF), Barcelona Biomedical Research Park (PRBB), C/ Dr. Aiguader 88, 08003, Barcelona, Spain. http://www.sac.rm.cnr.it/~gianni

The new Cell processor represents a turning point for computing intensive applications. Here, I show that for molecular dynamics it is possible to reach an impressive sustained performance in excess of 30 Gflops with a peak of 45 Gflops for the non-bonded force calculations, over one order of magnitude faster than a single core standard processor.

PACS numbers: 82.20.Wt, 83.10.Rs
Keywords: Cell processor, molecular dynamics, biomolecular simulations

I. INTRODUCTION

The Cell Broadband Engine (CBE) is a new processor architecture created by Sony-Toshiba-IBM which allows for high computational performance and low production costs removing important bottlenecks of standard processors. In the present version, it comprises one PowerPC processing element (PPE) which runs the operating system and acts as a standard processor and 8 independent synergetic processing elements (SPEs). Main memory can be accessed only by the PPE core while each SPE can use its limited in-chip local memory (local store) of 256 Kb accessed directly without any intermediate caching. Each core (PPE or SPEs) features a single instruction multiple data (SIMD) vector unit whose combined peak performance is about 230 Gflops at 3.2 Ghz for single precision floating-point operations. Currently, double precision units of the SPEs are an order of magnitude slower, a situation which should improve starting on the next version of the Cell processor. The main elements of a SPE are a data processing core also called synergetic processing unit (SPU) and a memory flow controller (MFC) which handles communications between main memory and the local memory of the SPE. A direct memory access (DMA) operation can be initiated by the SPU asynchronously allowing for overlapping communication and computation and hiding the cost of loading data into the local store. The SPU processes data available on its local store removing the memory bottleneck which is afflicting modern processors. Finally, on a dual processor blade, a program can request all 16 SPEs transparently.

All this computational power comes at the cost of a programming paradigm change which requires using multi-threading and vectorized code. The Cell processor can be programmed as a multi-core chip with nine heterogeneous cores using standard ANSI C and relying on the libraries from the IBM system development kit (SDK) to handle communication, synchronization and SIMD computation. Programmability is an important aspect which distinguishes the Cell processor from other specialized processors, e.g. graphical processing units (GPUs). The Cell processor requires a set of advanced but standard programming techniques which are already in use on standard multi-processor machines supporting common programming constructs and languages like C/C++. The overall performance is strongly dependent on the the effective use of Cell hardware which is largely left to the code and compiler. However, each step in the optimization can be taken incrementally. An existing application would run on the Cell processor by a simple re-compilation of the code using only the PPE core, with no effort, but also without advantages from a performance viewpoint. In order to obtain the highest performance, it is necessary to use all the SPEs, vector hardware and to adapt to the memory access architecture.

Vectorization of the code is very important because the SPEs are not optimized to run scalar code and handling unaligned data. A SIMD add instruction (spu\_add) allows to compute four floating-point add operations in a single instruction operating on a 128 bits type (vector float) that is the combination of four floats (code samples are found in the CBE tutorial[2]). These intrinsic primitives are for the most part derived from the more standard AltiVec instruction calls in the PowerPC element (vec\_add). The compiler automatically aligns vector types to 16 bytes memory boundaries which can then be loaded directly into the SPE registers. Manual data alignment and padding are also necessary for data communications between local stores and main memory.

After vectorization of the computing intensive parts of the code, the work must be distributed on multiple SPEs using multi-thread programming techniques which entails handling synchronization between processing threads running on the 9 processing cores of the Cell processor. The libraries of the SDK provide several ways to control SPE threads which in most cases are similar to other multi-thread libraries. It is also best to avoid conditional branching in the computational intensive parts of the code because SPEs lack appropriate hardware for branch prediction.

Optimizations discussed so far would be beneficial to standard processors as well (for instance using the...
FIG. 1: Ion channels are essential to life by regulating transport across lipid membranes. Here, it is shown a Gramicidin A channel solvated in a lipid membrane with water and ions. Lipids are only partially shown for clarity [3].

streaming SIMD extensions (SSE)). Specific to the Cell processor is the SPE core design which makes all these optimization steps crucial for performance and the local store which provides very fast access to local data. The SPE core design provides reduced power consumption and higher clock frequencies, while the memory architecture is designed to avoid that the fast synergistic processing units are ever starving for data coming from the slow main memory. This new memory architecture requires the programmer to think of algorithms which fit in the limited 256 Kb of the local store of each SPE and the communication between local store and main memory using DMA calls of the system development kit. Overall, good knowledge of standard parallel and vector programming techniques represents the largest learning obstacle to program the Cell processor, as well as standard multicore chips.

In the following, first results of biomolecular simulations are presented supporting the idea that the Cell processor has the potential for being interesting for a widespread set of applications thanks to a nice programming interface (C plus libraries), low cost per chip and sustainable performance which makes a difference.

II. MOLECULAR DYNAMICS CASE STUDY

Molecular dynamics (MD) is a simulation methodology which enables, for instance, the study of the dynamics of proteins in their environment. It is used by pharmaceutical companies for a wide variety of applications including drug design, drug screening and, in general, to investigate protein function. This has been achieved through the use of carefully tuned force fields which reproduce the molecular specificity of each protein [4]. However, the impact of molecular dynamics would be much greater if faster ways to perform MD simulations were found in order to reach the time scales of biological processes (micro-milli seconds). These time scales cannot be simulated yet despite the use of costly high performance supercomputers with thousands of processors. Specialized hardware like the Cell processor could help to approach this goal.

The molecular dynamics software presented in this paper for benchmarking the performance of the Cell processor is able to read CHARMM27 force fields [4] and to simulate bio-molecular models such as proteins, lipids and TIP3P water with periodic boundary conditions. Electrostatic and Lennard-Jones interactions are handled by simple truncation with switching functions used to smooth the force to zero at the cutoff radius. A cell index method is used to handle non-bonded interactions within the cutoff radius [5]. This code provides already a functional MD engine for bio-molecular simulations which is being used for applications such as ion permeation of protein channels [6]. For the current benchmarks, the MD simulations are run on the molecular system depicted in Fig. 1 which consists of Gramicidin A trans-membrane protein embedded in a DMPC lipid bilayer and water for a total of 29 thousand atoms [6] and on TIP3P water boxes of different sizes. Elapsed time is measured over at least 500 iterations for short runs in order to remove the cost to start-up the simulation and then rescaled to 50 iterations. The cutoff radius is set to 12 Å, switching distance 10 Å and pair interactions are updated every 20 iterations (a cell size of 13.5 Å is used to account for diffusion of atoms during this time lapse). The architectures used for the benchmark are 1) an Opteron based PC at 2GHz with Linux Fedora Core 5 and gcc compiler version 4.1.1 and 2) Fedora Core 5 with the IBM system development kit version 1.1 for the Cell blade running at 3.2 Ghz.

As a first benchmark, the MD code is compared with a
widely used molecular dynamics package NAMD2.6 [7], specially optimized for parallel processing, but also very fast on a single processor. NAMD results twice as fast as the scalar MD code running on the Opteron processor using equivalent input parameters. This performance difference is due to algorithmic optimizations of modern MD engines (table look-up for potentials and faster pairlist creation). Nevertheless, with the current implementation, the Cell MD code on 1 SPE is already faster than NAMD on the Opteron processor and up to an order of magnitude faster on 8 SPEs (Figure 2). As such, this code is sufficiently fast to represent a significant benchmark for the performance of the Cell processor for biomolecular simulations.

The MD code for the Cell processor shares the same algorithmic solutions as the scalar MD code. However, the SPEs are optimized for single precision floating-point operations which were then used for non-bonded calculations. Single precision calculations are reasonable for molecular dynamics because the trajectory is chaotic and additional digits of precision are quickly lost in few hundred iterations. The correctness of the single-precision floating point implementation is tested by comparing with the single-precision scalar implementation directly derived by the double precision code. The double precision results are also compared with NAMD. For single precision, scalar and vector units produce negligible differences in the total energy due to different round-off errors. Furthermore, simulations are run in the NVE ensemble which allows to check that the total energy remains approximately constant over time, oscillating around the mean value.

The Cell MD code runs on the PPE for all parts except for the calculations of the non-bonded forces. The code running on the PPE still uses double precision floating-point scalar operations as the original code, while the calculations of Lennard-Jones and electrostatic forces and potentials on the SPEs are coded using single precision SIMD vector instructions. Atom positions are buffered to single-precision values before being sent to the local store of the SPE. The forces and energies computed on the SPE are converted again to double precision when returned to the PPE. Work distribution is handled by the PPE thread running the program and managing the SPE threads in a master-slave protocol using mailboxes to communicate and to synchronize threads. The PPE assigns iteratively a set of non-bonded interactions to the SPEs which return the computed forces and energies. All the code is written in plain ANSI C using only the IBM SDK libraries which provide intrinsic C calls for managing SIMD units, mailboxes and SPE threads (a detailed description can be found in the IBM Cell tutorial[2]). Thanks to these primitives provided by the SDK there is no need to use assembly language with the result of simplifying a lot the work of the programmer but still achieving impressive sustained performance.

In Figure 2 the first two columns show the scalar code running on the PPE of the Cell processor and on the Opteron processor. The first expected result is that the PPE is outperformed by an Opteron chip although it runs at a much higher clock frequency. This is due to fact that the PPE is not a fully equipped PowerPC but rather a simplified version designed to reduce power consumption and leave space on die for the SPEs on which computing intensive tasks are expected to run. As a matter of fact, the Cell MD code with just 1 SPE is already 6 times faster than the scalar version running on the PPE.

In Table 1 the performance speed-up is shown for 1 to 16 SPEs. A loss of efficiency between 1 to 8 SPEs is partially due to the fact that non-bonded force calculations, which have been parallelized across the SPEs, become comparable to other parts of the force calculations which are still running on the PPE like bonded terms and geometric hashing using the cell index method. A faster PPE would directly improve the performance of the entire code. However, the current implementation seems also to suffer particularly on 16 SPEs, i.e. using both processors on the blade. This is being investigated and hopefully will be solved in a future version, but it should not be a problem of bandwidth saturation of the interconnection bus[8]. For 8 SPEs, corresponding to one single Cell processor, the calculated sustained performance of Cell MD is in excess of 30 Gflops. This increases to 45 Gflops if we consider only the non-bonded force calculation, which is very good sustained performance. Flops are measured by counting the number of vector single-precision floating point operations and distinguishing between vector multiply-add operations (8 flop) and more common simple vector multiplies (4 flop). The inner loop of the force calculation performs at an impressive 0.7 clocks per instruction (CPI) which compares to a theoretical minimum of 0.5 CPI, achieved when odd and even pipelines on the SPEs can both issue an instruction each clock.

Another important factor is the scalability of the Cell MD code for varying number of atoms. Better performance can be achieved by a further domain decomposition of the code running on multiple Cell hardware connected by a fast network. In this case the atoms would be partitioned across the processors to achieve higher speed by reducing the number of atoms per processor. It is therefore crucial that the scalability of the code on number of atoms remains optimal (linear on problem size) even for the smallest system. Figure 3 shows a benchmark of the elapsed time for 50 iterations of water boxes with 2, 5, 19, 30, 49 thousand atoms all running on 8 SPEs. The scaling is linearly dependent on the system size, therefore there is no loss of performance even for

| SPEs  | Time (s) | Speed-up |
|-------|---------|----------|
| 1 SPE | 21.5    | 1        |
| 2 SPEs| 11.1    | 1.9      |
| 4 SPEs| 6.3     | 3.4      |
| 6 SPEs| 5.1     | 4.2      |
| 8 SPEs| 3.8     | 5.6      |
| 16 SPEs| 3.5    | 6.1      |
All the development can be done in standard ANSI C weeks to months if maximum performance is required. As a standard parallelization task which may take from previous knowledge of the programmer/scientist on these advanced programming techniques and on the application domain. In the best case, it should be considered as a standard parallelization task which may take from weeks to months if maximum performance is required. All the development can be done in standard ANSI C with the use of special libraries. Also, the application code plays an important factor: molecular dynamics is dominated by the cost of non-bonded force calculation which is very computing intensive.

The performance obtainable compared to a traditional processor is about 20 times faster for the realistic case of molecular dynamics of biomolecules which easily justifies the effort for this computational demanding application domain. Similar results are also possible for other computing intensive scientific and technological problems such as computational fluid dynamics, systems biology and Monte Carlo methods for finance. We plan to extend this work to these applications in the very near future. The performance measures of this article are to be considered conservative but quite accurate. Optimizations are in progress which could further enhance the speed of the Cell MD code by achieving a better scaling of the code on multiple SPEs.

The innovative design and low cost per chip of the Cell processor are likely to be key factors in the probable success of this type of technology. Part of the cost benefits comes from the fact that the Sony PlayStation3 features the Cell processor guaranteeing high production volumes from the very beginning. Standard multi-core processors will need to show that they can reach similar performance levels at the same cost. In the future, it will be interesting to benchmark also an SSE optimized version of this code on standard multi-core processors. However, two are the key important advantages of the Cell processor. The simplified SPE cores allow for reduced power consumption and space occupation on die which make possible to put more cores on the chip. The memory architecture of the Cell processor resolves the memory bottleneck which afflicts multi-core standard processors specially when number of cores starts to become significant. Because of this, the Cell BE architecture provides a possible scalable technology which could allow within a decade to reach routinely millisecond time scales in molecular simulations. New non-standard processor technologies from Intel (specialized 80 floating-point processing cores) and the stream computing initiative from AMD-ATI are both exciting additions which already prove the impact that the Cell processor has had. The implications of this technology for science are very important. Without a doubt it expands the frontier of scientific computing while lowering the cost of entry in terms of the computational infrastructure required to run molecular based software.

FIG. 3: Elapsed time (circles) over 50 iterations for Cell MD on 8 SPEs for water boxes at different problem sizes: 2.5, 5, 11, 30 and 49 thousand atoms. The scaling is linearly dependent on problem size. The speed-up (dotted line) compared to the scalar code run on the Opteron processor is reported on the right axes.

| Atoms (1000) | Opteron PC | Cell 8 SPEs |
|-------------|------------|-------------|
| 2.5K        | 5.8 s      | 0.29 s      |
| 5K          | 12.5 s     | 0.65 s      |
| 11K         | 28.6 s     | 1.58 s      |
| 30K         | 72.9 s     | 3.9 s       |
| 49K         | 119.6 s    | 6.5 s       |

III. CONCLUSION

In conclusion, the Cell processor runs existing applications on the standard PowerPC core but in general a performance penalty should be expected compared to other “off-the-shelf” processors. The strength of the Cell processor is the synergetic processing units which require advanced programming such as SIMD vectorization and knowledge of parallel and multi-threaded programming together with a good understanding of the architecture of the Cell processor. The cost of this effort cannot be underestimated. A quantitative estimation of the time required to produce good Cell code crucially depends on previous knowledge of the programmer/scientist on these advanced programming techniques and on the application domain. In the best case, it should be considered as a standard parallelization task which may take from weeks to months if maximum performance is required. All the development can be done in standard ANSI C

Acknowledgments.

I am grateful to Barcelona Supercomputing Center (BSC) for support and access to Cell hardware and to Giovanni Giupponi, David Hardy, Matt Harvey, Massimo Bernaschi, Peter Coveney and Jordi Villà-Freixa for their help.
[1] IBM website on the Cell processor, \(\text{http://www.research.ibm.com/cell/}\).
[2] CBE programming tutorial ver. 2.0, December 15 2006, \(\text{http://www.research.ibm.com/cell/}\).
[3] W. Humphrey, A. Dalke, and K. Schulten, J. Molec. Graphics \textbf{14} (1996) 33.
[4] A. MacKerell, D. Bashford, M. Bellott, R. Dunbrack, J. Evanseck, M. Field, S. Fischer, J. Gao, H. Guo, S. Ha, et al., J. Phys. Chem. B \textbf{102} (1998) 3586.
[5] M. P. Allen and D. J. Tildesley, \textit{Computer Simulations of Liquids} (Oxford University Press, Oxford, 1987).
[6] G. De Fabritiis, P. V. Coveney, and J. Villà-Freixa, preprint (2006).
[7] J. C. Phillips, R. Braun, W. Wang, J. Gumbart, E. Tajkhorshid, E. Villa, C. Chipot, R. D. Skeel, L. Kalè, and K. Schulten, J. Comp. Chem. \textbf{26} (2005) 1781.
[8] M. Kistler, M. Perrone, and F. Petrini, IEEE Micro \textbf{26}, 10 (2006), ISSN 0272-1732.
[9] J. Langou, P. Luszczek, J. Kurzak, A. Buttari, and J. Dongarra, \textit{Exploiting the Performance of 32 bit Floating Point Arithmetic in Obtaining 64 bit Accuracy} (University of Tennessee Computer Science Tech Report, UT-CS-06-574, LAPACK Working Note 175, April 2006).
[10] S. Williams, J. Shalf, L. Oliker, S. Kamil, P. Husbands, and K. Yelick, \textit{The potential of Cell processor for scientific computing} (CF06 May 3-5, 2006, Ischia, Italy, 2006).
[11] Sony website on the Playstation3, \(\text{http://www.playstation.com}\).