Adaptive Predistortion Using a Delta Sigma Modulator for Automatic Inversion of Power Amplifier Nonlinearity

The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.

Citation: Boo, H.H., Sung Won Chung, Dawson, J.L. "Adaptive Predistortion Using a Delta Sigma Modulator for Automatic Inversion of Power Amplifier Nonlinearity." Circuits and Systems II: Express Briefs, IEEE Transactions on, 56 Issue:12 (2009) © 2009 Institute of Electrical and Electronics Engineers.

As Published: http://dx.doi.org/10.1109/tcsii.2009.2035269

Publisher: Institute of Electrical and Electronics Engineers

Persistent URL: http://hdl.handle.net/1721.1/58933

Version: Final published version: final published article, as it appeared in a journal, conference proceedings, or other formally published context

Terms of Use: Article is made available in accordance with the publisher’s policy and may be subject to US copyright law. Please refer to the publisher’s site for terms of use.
Adaptive Predistortion Using a $\Delta\Sigma$ Modulator for Automatic Inversion of Power Amplifier Nonlinearity

Hyun H. Boo, Student Member, IEEE, Sung Won Chung, Student Member, IEEE, and Joel L. Dawson, Member, IEEE

Abstract—This brief demonstrates a new adaptive digital predistortion architecture particularly suited to mobile handset applications. The central idea is to build a lookup table (LUT) that directly captures the static compressive nonlinearity of the power amplifier (PA) and then insert this LUT into the feedback path of a $\Delta\Sigma$ modulator. The oversampled $\Delta\Sigma$ modulator automatically performs both the inversion of the PA nonlinearity and the interpolation between LUT entries, permitting complex modulation strategies to be handled with an absolute minimum of LUT entries and with a dramatically simplified computational structure. The advantages of this architecture over previous methods include: 1) there is no need to explicitly invert the PA nonlinearity, reducing the complexity for the system designer; 2) the LUT training is done with an open-loop method, improving the training speed; 3) there is no need to explicitly employ numerical interpolation between LUT entries; and 4) digital-to-analog converter (DAC) nonlinearity is incorporated into the predistortion, allowing fast low-resolution DACs to be used in the final system. We built a proof-of-concept prototype for a 900-MHz, 27-dBm PA transmitting a 16-ary quadrature amplitude modulation (16-QAM) signal with a bandwidth of 3.4 MHz. The predistortion system reduced out-of-band distortion products by 10 dB and improved the error vector magnitude from 3.5% to 2.0%.

Index Terms—Adaptive predistortion, delta–sigma modulator, digital predistortion, PAs, power amplifier (PA) linearization.

I. INTRODUCTION

NEW third-generation and fourth-generation mobile communications systems feature signals that are of high bandwidth and have high peak-to-average power ratios. For signals with a high peak-to-average power ratio, high power amplifier (PA) linearity in the transmitter is critical. Unfortunately, linear PAs are inefficient, which is a major drawback in cost-driven mobile handsets. PA linearization techniques soften the linearity-versus-efficiency tradeoff of PAs, allowing them to be operated closer to saturation where their efficiency is higher. Digital predistortion has established itself as the dominant technique for PA linearization [1]–[3]. Digital predistortion works by preceding the nonlinearity of the PA with its functional inverse, such that the overall cascade is linear.

To take into account changing conditions, PA aging, temperature swings, etc., many predistortion systems are designed to be adaptive [4]. However, a fundamental difficulty that many of these systems share is stability and/or convergence issues associated with closed-loop control. Some of these systems depend on detailed mathematical characterization of the PA, which they invert to achieve predistortion. Mathematical inversion does not present a fundamental difficulty, but it is computationally intensive.

We propose a simple and effective adaptive digital predistortion technique using the $\Delta\Sigma$ modulator architecture, as shown in Fig. 1. It requires less complexity than other adaptive predistortion techniques and makes practical application to mobile devices more feasible. The use of $\Delta\Sigma$ modulators has previously been explored in RF transmitters to take greater advantage of digital scaling trends [3], [5]–[7]. In our system, the lookup table (LUT) is first trained in an open-loop manner, as shown in Fig. 3. This has a tremendous practical advantage over closed-loop Cartesian feedback training in that the training symbol rate is not limited by stability requirements [4]. Next, the trained LUT is placed in the feedback path of a digital $\Delta\Sigma$ modulator. The effect is that the closed-loop transfer function of the $\Delta\Sigma$ modulator becomes the inverse nonlinearity of the PA, and interpolation between LUT entries naturally happens as a result of oversampling and subsequent low-pass filtering. Moreover, because the dynamics of the $\Delta\Sigma$ modulator loop are simple in our first-order loop, introducing nonlinearity here is not problematic from a stability standpoint. Overall, the system inversion and LUT interpolation is achieved in a way that is absolutely simple and direct. This attribute is particularly important for handset applications where system complexity adds to cost. Furthermore, because the nonlinearity of the coarse DACs is incorporated into the LUT during training, the accuracy and therefore the power required by these DACs is considerably reduced.

We organize this brief as follows. In Section II, we describe the details of the $\Delta\Sigma$-modulated digital predistortion linearization architecture and its advantages over other previously explored techniques. Section III highlights prototype design. Experimental results are presented in Section IV. Finally, we provide our concluding remarks in Section V.
II. USING A ΔΣ MODULATOR FOR DIGITAL PREDISTORTION

This architecture uses a Cartesian representation of symbols and consists of a ΔΣ-modulated predistorting block, followed by 4-bit DACs, analog filters to remove the out-of-band quantization noise, the upconversion mixer, and a 1–2-W PA. The downconversion mixer and the attenuator are needed for the LUT training. In this section, we describe the LUT training procedure, as well as the digital predistortion operation of the ΔΣ modulator.

A. Nonlinear Inversion Using a ΔΣ Modulator

In our system, the ΔΣ modulator inverts the nonlinearity by inserting its corresponding LUT in the feedback path. We illustrate the concept in Fig. 2. Fig. 2(a) shows the familiar result for a stable feedback loop with a high loop gain and, in particular, a high forward gain A. Under these special conditions, e(t) is small compared to x(t), y(t), and f(y(t)). It follows that x(t) ≈ f(y(t)), and therefore, y(t) ≈ f⁻¹(x(t)). These approximations pass to equalities as A approaches infinity, provided that the loop remains stable.

In Fig. 2(b), we show how we apply the nonlinear inversion property of feedback systems to a ΔΣ modulator. The feedback path contains the nonlinearity that we wish to invert. In our system, it was particularly convenient to implement this function using an LUT, where each possible output of the quantizer is mapped to its nonlinearly warped counterpart. It is important to note that the 1-bit quantizers commonly used for ΔΣ modulators are not appropriate for nonlinear inversion. The reason is that a 1-bit quantizer only interrogates two points on the nonlinear transfer characteristic f(·). It follows that f(·) can be replaced with the first-order polynomial p(x) = ax + b with no change in system behavior. A similar argument holds for higher order polynomials. In general, if f(·) is a polynomial of order n, the quantizer must have at least n + 1 levels.

The number of quantizer bits for our ΔΣ modulator was set by the size of our LUT. We chose to use a 16 × 16 size LUT, giving us a 4-bit quantizer. Although we used a low-order ΔΣ modulator, a higher order can be used to further relax the oversampling ratio. For a given dynamic range (DR), we can choose the appropriate order k, oversampling ratio m, and number of quantization b bits for the ΔΣ modulator using the equation

\[
DR = 3(2^k + 1)m(2^{k+1}) \left(\frac{2^b - 1}{2}\right)
\]

from [8].

The ΔΣ-modulated digital predistortion block continues to benefit in terms of both speed and power as CMOS technology continues to scale. For example, a pipelined ΔΣ modulator operating at 5.4 GHz was validated in [6]. Furthermore, a digital ΔΣ modulator with a multibit quantizer in a 90-nm CMOS for a wireless transmitter presented in [9] shows a submilliwatt power consumption running at 468 MHz for 7-bit signed data. For the DACs, a 6-bit full-Nyquist 3-GS/s DAC has been presented that only consumes 29 mW [10]. We conclude that the fast DACs needed for the oversampled ΔΣ modulator do not add significant power overhead.

B. LUT Training

The LUT training process is shown in Fig. 3. First, an RF switch connects the PA output to a 50-Ω load to prevent the
transmission of training signals. Then, the upconverted training signal is directly fed into the PA, and the output is sampled after the downconversion to capture the compressive nonlinearity characteristic of the PA. The RF switch connects back to the antenna for data transmission after the training completes. Phase alignment is necessary in this system, as phase misalignment will degrade stability margins in the predistorted ΔΣ modulator in much the same way that it will affect a closed-loop Cartesian feedback system [11]–[14]. An important advantage to using first-order ΔΣ modulators, as we do in this prototype, is that its sensitivity to phase misalignment is reduced so as to only be a serious concern if the phase misalignment approaches 90°.

Previously explored LUT training procedures in [1] and [2] use feedback and an adaptive algorithm to capture the inverse nonlinearity of the PA. This adds complexity to the transmitter system and also causes convergence and bandwidth issues. Our LUT training, however, only needs to sample the attenuated PA output, which leads to more straightforward and much faster training with minimum computational overhead. As can be seen from Fig. 3, the training symbols are simply all of the available digital address codes for the LUT. For this prototype, the total LUT size was 256 entries. This training procedure is then repeated as often as necessary to ensure adaptation to changing conditions.

It is worth noting that this training method results in corrective predistortion only for memoryless nonlinearity. While this would be a serious shortcoming for base station and other high power PAs, memoryless predistortion has been shown to provide substantial improvement at the lower output powers typical of handsets [15].

C. RF Switch

The inclusion of the RF switch in Fig. 3 makes this system well suited for time-division-duplexing systems such as WiMAX and WiFi. In these systems, there is already a transmit/receive switch between the PA and the antenna [16]. It is therefore possible to arrange for transmission to a dummy load without introducing substantial loss. Frequency-division-duplexing (FDD) transceivers such as those used for 3G cellular systems require a different approach. FDD systems do not employ an RF switch in the transmit chain, and including one for the sake of predistortion training would introduce unacceptable additional loss. Instead, we can exploit any unused spectrum adjacent to the TX bands exclusively for training. The connection to the dummy load would be made through a modified duplexer, whose new path would connect the PA output to the dummy load.

III. IMPLEMENTATION OF THE PROTOTYPE SYSTEM

The measurement setup is shown in Fig. 4. The gray signal path is active only during the training stage. The ΔΣ-modulated predistortion block and the low-resolution DACs were implemented in MATLAB. We used an oversampling ratio of 128× and a 4-bit quantizer for the ΔΣ modulator. The LUT size is 16 × 16, and each entry has a 12-bit resolution. The LUT is bypassed in the ΔΣ modulator when generating signals without predistortion. For the I and Q channel DACs, we introduced Gaussian-distributed mismatch commensurate with 4-bit performance, as shown in Fig. 5. We implemented a discrete prototype transmitter with a class-A PA, Mini Circuits ZHL-0812-HLN, centered at 900 MHz for our demonstration.

For the LUT training, we generated a 16 × 16 constellation and sent it through the two 4-bit DACs mentioned above. The training signal was transmitted at a symbol rate of 100 kS/s, and an Agilent digital signal analyzer DSA80000B was used to sample the demodulated PA output after proper phase alignment. A total of 32 values were averaged for each LUT entry, resulting in a total training time of 82 ms. By using a higher symbol rate, this training time can easily be reduced to under 10 ms.

The 16-ary quadrature amplitude modulation (16-QAM) signals were pulse shaped and upsampled by a factor of 32 before feeding into the ΔΣ-modulated predistortion block. The predistorted signal and the output of the 4-bit DACs were computed in MATLAB, and the data were loaded in a Tektronix AFG3102 waveform generator.
Fig. 5. I channel DAC having an integral nonlinearity (INL) of $-0.43/+.30$ LSB and a differential nonlinearity (DNL) of $-0.28/+.45$ LSB and Q channel DAC having an INL of $-0.36/+.41$ LSB and a DNL of $-0.55/+.43$ LSB.

IV. EXPERIMENTAL RESULTS

Fig. 6 shows the comparison between the unlinearized overall transmitter and the linearized transmitter. We observe an approximately 10-dB reduction in distortion products at a total PA output of 26.7 dBm. This improvement is consistent with other linearization results our group has obtained using the same amplifier [4]. In addition, the measured error vector magnitude (EVM) performance improved from 3.45% to 2.02%, as shown in Fig. 7.

Fig. 8 shows the predistorted signal at a wider spectral span. Filtering the $\Delta \Sigma$ modulator output using Mini-Circuit SLP-5 suppresses out-of-band quantization noise. The unfiltered spectrum, however, has quantization noise initially rising by 20 dB/dec. The drop in quantization noise starting at 100 MHz from the carrier is caused by the AD8349 upconversion mixer’s limited modulation bandwidth.

V. CONCLUSION

This brief has demonstrated a new digital predistortion architecture that is ideal for mobile handset applications. We have first built a LUT that directly captures the static compressive nonlinearity of the PA and insert this LUT into the feedback path of a $\Delta \Sigma$ modulator. The oversampled $\Delta \Sigma$ modulator then accomplishes both the inversion of the PA nonlinearity and the interpolation between LUT entries and does so with an absolute minimum of computational complexity. We have tested our proof-of-concept prototype on a 900-MHz, 27-dBm PA transmitting a 16-QAM signal with a signal bandwidth of 3.4 MHz. The predistortion system reduced out-of-band distortion products by 10 dB and improved EVM from 3.5% to 2.0%.

REFERENCES

[1] N. Ceylan, J.-E. Mueller, and R. Weigel, “Optimization of EDGE terminal power amplifiers using memoryless digital predistortion,” IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 515–522, Feb. 2005.
[2] G. Norris, J. Staudinger, J.-H. Chen, C. Rey, P. Pratt, R. Sherman, and H. Fraz, “Application of digital adaptive pre-distortion to mobile wireless devices,” in Proc. RFIC Symp., Honolulu, HI, Jun. 2007, pp. 247–250.
[3] R. B. Staszewski, D. Leipold, O. Eliezer, M. Entezari, K. Muhammad, I. Bashir, C. M. Hung, J. Wallberg, R. Staszewski, P. Cruise, S. Rezeq, S. Vemulapalli, K. Waheed, N. Barton, M. C. Lee, C. Fernando,
K. Maggio, T. Jung, I. Elahi, S. Larson, T. Murphy, G. Feygin, I. Deng, T. Mayhugh, Y. C. Ho, K. M. Low, C. Lin, J. Jaehnig, J. Kerr, J. Mehta, S. Glock, T. Almholt, and S. Bhatar, “A 24 mm² quad-band single-chip GSM radio with transmitter calibration in 90 nm digital CMOS,” presented at the ISSCC Dig. Tech. Papers, Feb. 2008.

[4] S. Chung, J. W. Holloway, and J. L. Dawson, “Energy-efficient digital predistortion with lookup table training using analog Cartesian feedback,” *IEEE Trans. Microw. Theory Tech.*, vol. 56, no. 10, pp. 2248–2258, Oct. 2008.

[5] J. Choi, J. Yim, J. Yang, J. Kim, J. Cha, and B. Kim, “A ΔΣ-digitized RF transmitter,” in *Proc. IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2007, pp. 81–84.

[6] A. Pozsgay, T. Zounes, R. Hossain, M. Boulemnakher, V. Knopik, and S. Grange, “A fully digital 65 nm CMOS transmitter for the 2.4-to-2.7 GHz WiFi/WMAX using 5.4 GHz ΔΣ RF DACs,” presented at the ISSCC Dig. Tech. Papers, Feb. 2008.

[7] J. Keyzer, J. Hinrichs, A. Metzger, M. Iwamoto, I. Galton, and P. Asbeck, “Digital generation of RF signals for wireless communications with bandpass delta-sigma modulation,” in *Proc. IEEE MTT-S Int. Microw. Symp. Dig.*, May 2001, vol. 3, pp. 2127–2130.

[8] S. R. Norsworthy, R. Schreier, and G. C. Temes, *Delta-Sigma Data Converters: Theory, Design and Simulation*. New York: Wiley, 1996.

[9] V. K. Parikh, P. T. Balsara, O. Eliezer, and J. Mehta, “A low power and low quantization noise digital sigma-delta modulator for wireless transmitters,” in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2007, pp. 3275–3278.

[10] X. Wu, P. Palmers, and M. S. Steyaert, “A 130 nm CMOS 6-bit full Nyquist 3 GS/s DAC,” *IEEE J. Solid-State Circuits*, vol. 43, no. 11, pp. 2396–2403, Nov. 2008.

[11] J. L. Dawson and T. H. Lee, “Automatic phase alignment for a fully integrated Cartesian feedback power amplifier system,” *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2269–2279, Dec. 2003.

[12] J. L. Dawson and T. H. Lee, “Cartesian feedback for RF power amplifier linearization,” in *Proc. IEEE Amer. Control Conf.*, Jun. 2004, vol. 1, pp. 361–366.

[13] M. Briffa and M. Faulkner, “Stability considerations for dynamically biased Cartesian feedback linearization,” in *Proc. 44th IEEE Veh. Technol. Conf.*, Jun. 1994, pp. 1321–1325.

[14] M. Briffa and M. Faulkner, “Stability analysis of Cartesian feedback linearisation for amplifiers with weak nonlinearities,” *Proc. Inst. Elect. Eng.—Commun.*, vol. 143, no. 4, pp. 212–218, Aug. 1996.

[15] H. Ku, M. D. McKinley, and J. S. Kenney, “Quantifying memory effects in RF power amplifiers,” *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 12, pp. 2843–2849, Dec. 2002.

[16] N. A. Talwalkar, C. P. Yue, H. Gan, and S. S. Wong, “Integrated CMOS transmit-receive switch using LC-tuned substrate bias for 2.4-GHz and 5.2-GHz applications,” *IEEE J. Solid-State Circuits*, vol. 39, no. 6, pp. 863–870, Jun. 2004.