Scalable and CMOS compatible silicon photonic physical unclonable functions for supply chain assurance

Farhan Bin Tarik, Azadeh Famili, Yingjie Lao & Judson D. Ryckman

We demonstrate the uniqueness, unclonability and secure authentication of $N = 56$ physical unclonable functions (PUFs) realized from silicon photonic moiré quasicrystal interferometers. Compared to prior photonic-PUF demonstrations typically limited in scale to only a handful of unique devices and on the order of 10 false authentication attempts, this work examines $> 10^3$ inter-device comparisons and false authentication attempts. Device fabrication is divided across two separate fabrication facilities, allowing for cross-fab analysis and emulation of a malicious foundry with exact knowledge of the PUF photonic circuit design and process. Our analysis also compares cross-correlation based authentication to the traditional Hamming distance method and experimentally demonstrates an authentication error rate $AER = 0\%$, false authentication rate $FAR = 0\%$, and an estimated probability of cloning below $10^{-30}$. This work validates the potential scalability of integrated photonic-PUFs which can attractively leverage mature wafer-scale manufacturing and automated contact-free optical probing. Such structures show promise for authenticating hardware in the untrusted supply chain or augmenting conventional electronic-PUFs to enhance system security.

Physical unclonable functions (PUFs) have garnered significant attention within the micro-electronics and hardware security communities due to their ability to provide chip-unique fingerprints or secret keys which provide a foundation for performing many cryptographic applications. As electronic-PUFs have continued to mature, their prospective limitations and vulnerabilities have become increasingly important factors to address and/or circumnavigate. Along this vein, photonic-PUFs have witnessed renewed and increasing interests in recent years as they attractively offer an inherently non-electronic platform with rich underlying physics and large information capacity. Photonic-PUFs are also uniquely compatible with non-contact optical probing and have been utilized within optical communication links, allowing them to provide increasingly distinct functionalities. These and future iterations of photonic-PUFs are expected to facilitate cryptographic applications such as secure authentication, identification, and communication through a variety of prospective device formats, i.e., passive/active, all-optical, electronic-photonic, and quantum-optical.

To date a variety of “non-integrated” photonic PUFs have been demonstrated based on laser speckle, irregular surface textures, single and multimode optical fibers, plasmonic nanoparticles, and organic light emitters. However, such approaches lack integration and nearly all require precisely controlled optical alignment, tilt, polarization, temperature, and/or stable 2D spatially resolved optical imaging to measure and authenticate. In addition to increasing ‘intra-chip’ variations owing to enhanced environmental or probing sensitivities, non-integrated solutions often lack scalability and are hindered by their “inconvenient compatibility with current complementary metal–oxide–semiconductor (CMOS) fabrication processes.”

On the other hand, following the recent maturation and successful commercialization of integrated silicon photonics, CMOS compatible integrated photonic-PUFs have begun to emerge as a promising and potentially scalable PUF platform. Such integrated PUFs could be employed in modern silicon photonic process flows or could ultimately be co-integrated with microelectronics through ‘zero-change CMOS’ design principles. Recent examples of integrated photonic-PUFs include chaotic nonlinear microresonators, Mach–Zehnder interferometer (MZI) networks, and our demonstration of quasicrystal interferometer (QCI) circuits complete with on-chip polarization and mode filters. However, most photonic-PUFs reported to date have been realized and studied in very limited quantities, i.e., ranging from only a few devices up to roughly one dozen. As

Holcombe Department of Electrical and Computer Engineering, Clemson University, Clemson, SC 29634, USA. Email: jryckma@clemson.edu
photonic-PUFs push from proof-of-concept devices toward practical and scalable security solutions, it is increasingly important to examine and validate their unclonable characteristics on larger scales.

In our prior work, we have demonstrated a proof-of-concept photonic-PUF based on a silicon photonic moiré QCI which was instantiated \( N = 3 \) times\(^1\). This replication allowed for \( N = 3 \) unique device authentications and \( M = N(N-1) = 6 \) inter-device comparisons or false authentication attempts. In this report, we further extend our research to a substantial \( N = 56 \) device instantiations realized in batches of 28 devices across two different fabrication facilities, with each instantiation and fab utilizing an exact copy of the same underlying QCI design. Semi-automated PUF measurements followed by digital key extraction enable \( N = 56 \) unique authentications and \( M = N(N-1) = 3080 \) inter-device comparisons or false authentication attempts to be performed. These photonic-PUF characterizations enable estimation of the authentication error rate (AER), false authentication rate (FAR), and probability of cloning (POC) as a function of the analysis parameters and/or authentication technique (e.g. Hamming vs. correlation based). Our results provide strong evidence of device uniqueness and unclonability and highlight disordered integrated photonics as a promising and scalable paradigm for realizing hardware security solutions.

**Approach**

Fig. 1 illustrates our QCI based PUF and secure authentication framework. The QCI design is described in detail in Ref.\(^1\). Briefly, within each arm of the interferometer are waveguide spirals that contain identically designed silicon photonic quasicrystals which lack translational symmetry and support Aubry-André analyticity breaking\(^2\) and a 1D localization/delocalization transition\(^3\). The randomized nature of each photonic-PUF's transmission spectrum is derived the QCI design being highly sensitized to distributed fabrication induced imperfections, such as nanoscale errors in waveguide width, which modulate the effective index profile of each quasicrystal and can induce transitions from delocalized waveguiding to localized resonant behavior. By designing our structures to include regions with narrow grating teeth and a small sidewall modulation depth of \( \pm 20 \) nm, we intentionally maximize the relative impact that nanoscale imperfections and natural spatially distributed fabrication disorder impart onto the realized devices\(^4\). Meanwhile, the grating couplers and single-mode waveguides act as polarization and mode filters which ensure the PUF response is insensitive to drifts or variations in probing conditions (e.g. polarization, angular or spatial alignment). In addition to enabling compact footprint and CMOS compatibility, the integrated nature of the device provides inherent robustness or reliability advantages over free-space or fiber based optical PUFs which may be highly sensitized to probing or environmental conditions\(^5\).

---

![Figure 1. QCI PUF architecture and authentication framework: post-processing technique is shown involving conversion of spectral response to binary sequence, followed by binary cross correlation analysis to achieve proper authentication.](image-url)
In this work, half, or \( N/2 = 28 \), of the identically designed PUF devices, were co-fabricated in two separate fabrication runs at (1) University of Washington Nanofabrication Facility and (2) Applied Nanotools fabrication facility, referred to here as ‘Fab 1’ and ‘Fab 2’ respectively (see Methods). As illustrated in Fig. 1, a digital key is extracted from each photonic-PUF through a series of steps. First, the device transmission spectra are collected with a tunable laser (Agilent 81600B) with a 10 pm resolution. The slowly varying spectral envelope associated with the grating couplers is then removed using a polynomial baseline correction. Note: spectra for all 56 devices are available in the supplementary information Fig. S1. The spectral features remaining after baseline correction are then purely associated with the photonic-PUF under test. The spectra are then binarized in gray code by rescaling the log scale transmission loss into a range between 0 and \( 2^k - 1 \), where \( k \) is the number of bits for binarization. Due to limited entropy in the most significant bit (MSB) we remove the MSB which improves the approximate equiprobability of ‘0’s and ‘1’s in the extracted binary keys and brings the inter-chip fractional Hamming distance nearer to 0.5. The total bit length \( L \) of each photonic-PUF derived key is then \( L = K(k - 1) \) where \( K \) is the number of wavelength samples. In our case, a 35 nm spectral wavelength window (1540–1575 nm) with a resolution of 10 pm results in \( K = 3500 \) and choosing \( k = 3 \) produces a key length of \( L = 7000 \) bits for each PUF.

Results
To investigate device authentication all devices were remeasured approximately two days after their initial room temperature measurement at a secondary temperature (30 °C). A subset of the binary keys extracted for all 56 PUFs at \( k = 3 \) at 25 °C and 30 °C are visualized in Fig. 2a, b respectively. Due to silicon’s thermo-optic effect shifting the spectral response of each device in the wavelength domain over temperature, a corresponding shift in the bit sequence of each key is also observed. Experimentally we observe a shift of 70 bits (Fig. 2) indicating a
thermo-optic wavelength shift of ~ 35 pm, which is in close agreement with prediction based on silicon’s thermo-optic coefficient of $1.86 \times 10^{-4}$ RIU/K and a waveguide transverse confinement factor in silicon near $-0.88$.

To evaluate authenticity or uniqueness between an enrolled key $x(n)$ from the database and a new test key $y(n)$, we measure the similarity between the two keys while simultaneously mitigating the influence of thermo-optic effects. Previously we have reported one analysis approach based on a “sliding key” Hamming distance (HD) computation, wherein the fractional HD is computed while shifting the test key relative to the enrolled key, with the output HD reported as the minimum fractional HD value obtained across all key lags. A second and more standardized approach, evaluated here, would be to simply compute the normalized cross-correlation between the enrolled key, $x(n)$, and the test key, $y(n)$, and to record the maximum normalized cross-correlation value $C_{xy}$ according to:

$$C_{xy} = \max \left\{ \frac{R_{xy}(m)}{\sqrt{R_{xx}(0)R_{yy}(0)}} \right\}$$

where the unnormalized cross-correlation $R_{xy}(m)$ as a function of lag $m$ is defined according to:

$$R_{xy}(m) = \begin{cases} \sum_{n=1}^{L-m} x(n+m)y(n), & m \geq 0 \\ \sum_{n=1}^{L-m} y(n-m)x(n), & m < 0 \end{cases}$$

Unlike a single HD or correlation computation, this cross-correlation based analysis naturally mitigates for any bit shifts that arise from the thermo-optic drift of the PUF’s spectral signature. This approach is expected to work effectively for large temperature drifts, e.g. $+/-30\, ^\circ$C. In general however, the thermo-optic wavelength shift is proportional to the operating wavelength. Thus for optimal performance at extreme temperature drifts the cross-correlation approach could be modified by effectively scaling/stretching rather than simply shifting the wavelength axis in order to minimize intra-chip variation. In addition to temperature drifts, it is plausible that device spectra from front-end to end-of-line or after packaging/assembly could exhibit subtle differences due to stress induced distortion. Although stress effects are not empirically examined in this work, based on existing literature, we expect the stress-optic effect to be significantly smaller than the thermo-optic effect and could be similarly mitigated by the cross-correlation approach.

Fig. 2c, d illustrate the cross-correlation results for selected PUFs and confirm that distinct PUF keys are both uncorrelated and aperiodic. To facilitate arithmetic computation of the cross-correlation from a logical bit sequence, we assign logical ‘1’ to a positive variable $a$ and logical ‘0’ to its negative, $-a$. For an ideally unbiased sequence with equiprobability of ‘0’ or ‘1’, this approach naturally removes the DC component of the signals. Note: a resulting correlation value $C_{xy}$ near 1 or $-1$ indicates strong correlation or anti-correlation respectively, while $C_{xy}$ near 0 indicates signals that are uncorrelated. The aperiodic versus periodic nature of a given key is evaluated by identifying either only one spike or multiple spikes respectively from the cross-correlation or autocorrelation.

Next, we expand our analysis to all 56 PUFs and test for device authenticity by enrolling each key measured at 25 °C and comparing against all 56 test keys measured at 30 °C, allowing us to examine $N=56$ ‘inter-chip’ authentication attempts and $N(N-1)=3080$ ‘inter-chip’ false authentication attempts. To explore potential trade-offs between PUF key size and the reliability of each analysis technique (e.g. HD or correlation), we examined results for $k$ values from 2 to 5 resulting in key sizes ranging from $L=1750$ to 14,000 (supplementary Fig. S2). A summary of the correlation and HD based authentication results for $k=3$ and 5 are reported in Fig. 3. As shown in Fig. 3a, b, the cross-correlation technique effectively distinguishes between fake and authentic devices for both key lengths as the inter-chip and intra-chip distributions are well isolated. For example, a correlation decision threshold near $-0.25$ could be used to confidently distinguish between authentic versus fake devices with an experimentally observed authentication rate (FAR) of 0% and authentication error rate (AER) of 0%.

Lastly, we summarize and breakdown our results according to the originating fabrication facility, with PUFs 1–28 corresponding to ‘Fab 1’ and PUFs 29–56 corresponding to ‘Fab 2’. As indicated by inspecting QCI PUF spectra from each fab (Fig. 4a and Supplementary Fig. S1), all QCIs provide randomized spectral features in the same working spectral window with similar extinction ratios. This indicates the processes are approximately matched in terms of propagation loss and the nominal waveguide dimensions which affect the nominal effective index and Bragg wavelengths of the constituent moiré sub-lattices used to construct the QCI. The results also qualitatively suggest a similar degree of nanoscale fabrication induced disorder is naturally present in each process. Despite these similarities, we found all 56 PUFs to be unique and uncorrelated to one-another as noted in results from Fig. 3 and summarized in Fig. 4b. Moreover, the uncorrelated nature of each distinct PUF is not found to exhibit any dependence on the fabrication facility, as the mean inter-chip correlation coefficient (maximum cross-correlation) is unchanged when comparing devices from the same fab ($\mu=0.07$) versus comparing
devices across fabs ($\mu = 0.07$) as shown in Fig. 4c. In other words, devices from both fabs were measured to be equally unclonable. The mean intra-chip correlation coefficient, however, does exhibit a small dependence on the fabrication facility, with devices originating from ‘Fab 1’ being authenticated with a higher mean correlation coefficient ($\mu = 0.78$) than devices originating from ‘Fab 2’ ($\mu = 0.74$). This however does not impact the empirically measured AER, which is observed to be 0% for devices from each fabrication facility.

**Conclusion**

Our findings support the conclusion that QCI based silicon photonic-PUFs are a scalable solution for secure authentication in the untrusted supply chain. Compared to prior works typically comparing on the order of 10 inter-chip PUF signatures, this work compares $>10^3$ inter-chip PUF signatures. We observe zero authentication errors (out of $N = 56$ attempts) and zero false authentications (out of $M = 3088$ attempts). These results are achieved from devices replicated from the exact same PUF photonic circuit design across two different fabrication facilities. The size of this dataset allows us to empirically test the unclonability of our photonic-PUFs and to estimate the probability of cloning at less than $10^{-30}$. As such, this work provides an important step toward scalable implementation of photonic-PUFs in practical hardware authentication applications. These photonic-PUFs are also attractive for chip identification applications since they provide chip-unique signatures which could be used to identify and track parts from front-end wafer processing through to packaging and/or deployment within the untrusted supply chain, effectively serving as unforgeable and tamper-proof lot, wafer, and/or die identifiers. Furthermore, we anticipate related types of photonic-PUF structures, based on integrated photonics, can be scalably employed in active optoelectronic, all-optical, or quantum readout schemes to facilitate applications such as remote authentication and secure communication.

**Methods**

*Device fabrication and testing* For this work, device fabrication and measurement was performed through the edX UBCx Phot1x Silicon Photonics Design, Fabrication and Data Analysis course (organized by L. Chrostowski)27. Half, or $N/2 = 28$, of the identically designed PUF devices were co-fabricated in two separate fabrication runs at the University of Washington nanofabrication facility (WNF or ‘Fab 1’) and Applied Nanotools (ANT or ‘Fab 2’) fabrication facility. Applied Nanotools, Inc. NanoSOI process The NanoSOI MPW fabrication process by Applied Nanotools Inc. (http://www.appliednt.com/nanosoi; Edmonton, Canada) is based on direct-write 100 keV electron beam lithography technology. Silicon-on-insulator wafers of 200 mm diameter, 220 nm device thickness and 2 μm buffer oxide thickness are used as the base material for the fabrication. After an initial wafer clean using piranha solution (3:1 H$_2$SO$_4$:H$_2$O$_2$) for 15 min and water/IPA rinse, hydrogen silsesquioxane (HSQ) resist was spin-coated onto the substrate and heated to evaporate the solvent. The photonic devices were patterned using a Raith EBPG 5000+ electron beam imaging instrument using a raster step size of 5 nm. The exposure dosage of the design was corrected for proximity effects that result from the backscatter of electrons from exposure of nearby features. Shape writing order was optimized for efficient patterning and minimal beam drift. After the e-beam exposure and subsequent development with a tetramethylammonium hydroxide (TMAH) solution, the devices were inspected optically for residues and/or defects. The chips were then mounted on a 4” handle wafer and underwent an anisotropic ICP-RIE etch process using chlorine after qualification of the etch rate. The resist
was removed from the surface of the devices using a 10:1 buffer oxide wet etch, and the devices were inspected using a scanning electron microscope (SEM) to verify patterning and etch quality. A 2.2 µm oxide cladding was deposited using a plasma-enhanced chemical vapour deposition (PECVD) process based on tetraethyl orthosilicate (TEOS) at 300ºC. Reflectometry measurements were performed throughout the process to verify the device layer, buffer oxide and cladding thicknesses before delivery. Washington Nanofabrication Facility (WNF) silicon photonics process

The devices were fabricated using 100 keV Electron Beam Lithography. The fabrication used silicon-on-insulator wafer with 220 nm thick silicon on 3 µm thick silicon dioxide. After a solvent rinse and hot-plate dehydration bake, hydrogen silsesquioxane resist (HSQ, Dow-Corning XP-1541-006) was spin-coated at 4000 rpm, then hotplate baked at 80 ºC for 4 min. Electron beam lithography was performed using a JEOL JBX-6300FS system operated at 100 keV energy, 8 nA beam current, and 500 µm exposure field size. The machine grid used for shape placement was 1 nm, while the beam stepping grid, the spacing between dwell points during the shape writing, was 6 nm. An exposure dose of 2800 µC/cm² was used. The resist was developed by immersion in 25% tetramethylammonium hydroxide for 4 min, followed by a flowing deionized water rinse for 60 s, an isopropanol rinse for 10 s, and then blown dry with nitrogen. The silicon was removed from unexposed areas using inductively coupled plasma etching in an Oxford Plasmalab System 100, with a chlorine gas flow of 20 sccm, pressure of 12 mT, ICP power of 800 W, bias power of 40 W, and a platen temperature of 20 ºC, resulting in a bias voltage of 185 V. During etching, chips were mounted on a 100 mm silicon carrier wafer using perfluoropolyether vacuum oil. Cladding oxide was deposited using plasma enhanced chemical vapor deposition (PECVD) in an Oxford Plasmalab System 100 with a silane (SiH₄) flow of 13.0 sccm, nitrous oxide (N₂O) flow of 1000.0 sccm, high-purity nitrogen (N₂) flow of 500.0 sccm, pressure at 1400mT, high-frequency RF power of 120 W, and a platen temperature of 350°C. During deposition, chips rest directly on a silicon carrier wafer and are buffered by

Figure 4. Cross-fab analysis: (a) QCI PUF spectra for a selected subset of 9 out of 28 PUFs from each Fab; (b) summary of cross-correlation based authentication results (k = 3) for all 56 PUFs; and (c) intra-chip and inter-chip distributions obtained when comparing PUF keys across or within each Fab.
References

1. Pappu, R., Recht, B., Taylor, J. & Gershenfeld, N. Physical one-way functions. Science 297(5589), 2026–2030. https://doi.org/10.1126/science.1074376 (2002).
2. Gao, Y., Al-Sarawi, S. F. & Abbott, D. Physical unclonable functions. Nat. Electron. 3(2), 81–91. https://doi.org/10.1038/s41928-020-0372-5 (2020).
3. McGrath, T., Bagci, I. E., Wang, Z. M., Roedig, U. & Young, R. J. A PUF taxonomy. Appl. Phys. Rev. https://doi.org/10.1063/1.5079407 (2019).
4. Chang, C., Zheng, Y. & Zhang, L. A retrospective and a look forward: Fifteen years of physical unclonable function advancement. IEEE Circuits Syst. Mag. 17(3), 32–62 (2017).
5. Grubel, B. C. et al. Secure communications using nonlinear silicon photonic keys. Opt. Express 26(4), 4710. https://doi.org/10.1364/oe.26.004710 (2018).
6. Di Falco, A., Mazzzone, V., Cruz, A. & Fratalocchi, A. Perfect secrecy cryptography via mixing of chaotic waves in irreversible time-varying silicon chips. Nat. Commun. 10(1), 5827. https://doi.org/10.1038/s41467-019-13740-y (2019).
7. Pappu, R., Recht, B., Taylor, J. & Gershenfeld, N. Physical one-way functions. Science 297(5589), 2026–2030. https://doi.org/10.1126/science.1074376 (2002).
8. Kim, M. S., et al. Revisiting silk: A lens-free optical physical unclonable function. Nat. Commun. 13(1), 1–12 (2022).
9. Du, Y., Jothibusu, S., Zhuang, Y., Zhu, C. & Huang, J. Unclonable optical fiber identification based on rayleigh backscattering signatures. J. Light. Technol. 35(21), 4634–4640 (2017).
10. Mesaritakis, C. et al. Physical unclonable function based on a multi-mode optical waveguide. Sci. Rep. 8(1), 1–12. https://doi.org/10.1038/s41598-018-28008-6 (2018).
11. Smith, A. F., Patton, P. & Skrabalak, S. E. Plasmonic nanoparticles as a physically unclonable function for responsive anti-counterfeit nanofingerprints. Adv. Funct. Mater. 26(9), 1315–1321. https://doi.org/10.1002/adfm.201503989 (2016).
12. Kayaci, N. et al. Organic light-emitting physically unclonable functions. Adv. Funct. Mater. 32(14), 2108675. https://doi.org/10.1002/adfm.202108675 (2022).
13. Margalit, N. et al. Perspective on the future of silicon photonics and electronics. Appl. Phys. Lett. 118(22), 220501 (2021).
14. Grubel, B. C. et al. Silicon photonic physical unclonable function. Opt. Express 25(1), 12710. https://doi.org/10.1364/oe.25.012710 (2017).
15. Bin Tarik, F., Famili, A., Lao, Y. & Ryckman, J. D. Robust optical physical unclonable function using disordered photonic integrated circuits. Nanophotonics 9(9), 2817–2828. https://doi.org/10.1515/nanoph-2020-0049 (2020).
16. Smith, A. M. & Jacinto, H. S. Reconfigurable integrated optical interferometer network-based physically unclonable function. J. Light. Technol. 38(17), 4599–4606. https://doi.org/10.1109/JLT.2020.2996015 (2020).
17. Allottari, L. High-speed photonics for side-by-side integration with billion transistor circuits in unmodified CMOS processes. J. Light. Technol. 35(6), 1168–1173. https://doi.org/10.1109/JLT.2017.2655420 (2017).
18. Jacinto, H. S., Smith, A. M. & Ralla, N. J. Utilizing a fully optical and reconfigurable PUF as a quantum authentication mechanism. OSA Contin. 4(2), 739. https://doi.org/10.1364/osaac.399294 (2021).
19. Bosworth, B. T. et al. Unclonable photonic keys hardened against machine learning attacks. APL Photonics https://doi.org/10.1063/1.5100178 (2020).
20. Aubry, S. & Andre, G. Analyticity breaking and anderson localization in incommensurate lattices. Ann. Isr. Phys. Soc. 3, 133–140 (1980).
21. Wang, P. et al. Localization and delocalization of light in photonic Moiré lattices. Nature 577(7788), 42–46. https://doi.org/10.1038/s41586-019-1851-6 (2020).
22. Talukdar, T. H., Hardison, A. L. & Ryckman, J. D. Moiré effects in silicon photonic nanowires. ACS Photonics 9(4), 1286–1294. https://doi.org/10.1021/acsphotonics.0c01800 (2022).
23. Komma, J., Schwarz, C., Hofmann, G., Heinert, D. & Navrodt, R. Thermo-optic coefficient of silicon at 1550 Nm and cryogenic temperatures. Appl. Phys. Lett. 101(4), 41905. https://doi.org/10.1063/1.4738989 (2012).
24. Kaso, A. Computation of the normalized cross-correlation by fast Fourier transform. PLoS ONE 13(9), e0203434 (2018).
25. Graham, E. C. Mechanical Analysis of a Heterogeneously Integrated Silicon Photonic Interposer (State University of New York at Albany, 2021).
26. Hallynck, E. & Bienstman, P. Integrated optical pressure sensors in silicon-on-insulator. IEEE Photonics J. 4(2), 443–450 (2012).
27. Chrostowski, L. et al. Silicon photonic circuit design using rapid prototyping foundry process design kits. IEEE J. Sel. Top. Quantum Electron. 25(3), 1–26. https://doi.org/10.1109/JSTQE.2019.2917501 (2019).
28. Bojko, R. J. et al. Electron beam lithography writing strategies for low loss, high confinement silicon optical waveguides. J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater Process. Meas. Phenom. 29(6), 06F309. https://doi.org/10.1116/1.3653266 (2011).

Acknowledgements

This work was supported by the Air Force Office of Scientific Research (AFOSR) Young Investigator Research Program (G. Pomrenke) and funds from Clemson University. The authors also acknowledge the edX UBCx Phot1x Silicon Photonics Design, Fabrication and Data Analysis course organized and operated by L. Chrostowski and I. Taghavi, which is supported by the Natural Sciences and Engineering Research Council of Canada (NSERC) Silicon Electronic-Photonic Integrated Circuits (SiEPIC) Program. The devices were fabricated by R. Bojko at the University of Washington Nanofabrication Facility (WNF) part of the National Science Foundation’s National Nanotechnology Infrastructure Network (NNIN), and C. Horvath at Applied Nanotools, Inc.
Author contributions
Y.L. and J.R. initiated and supervised the research and F.B. and J.R. designed the experiment. F.B. and A.G. developed and evaluated the analysis techniques with inputs from Y.L. and J.R. All authors collaboratively analyzed and interpreted the results. F.B. and J.R. prepared the manuscript with contributions/reviews from all authors.

Competing interests
The authors are pursuing a patent application, related to this work, with the U.S. Patent and Trademark Office.

Additional information
Supplementary Information The online version contains supplementary material available at https://doi.org/10.1038/s41598-022-19796-z.

Correspondence and requests for materials should be addressed to J.D.R.

Reprints and permissions information is available at www.nature.com/reprints.

Publisher’s note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2022