Study and Optimization of Field Limiting Rings for 10kV SiC Insulated Gate Bipolar Transistor

Hongming Ma (mhm19@mails.tsinghua.edu.cn)  
Tsinghua University  
https://orcid.org/0000-0002-8040-0092

Wenyuan Zhang  
Tsinghua University

Yan Wang  
Tsinghua University

Research Article

Keywords: silicon carbide (SiC), insulated gate bipolar transistor (IGBT), field limiting ring (FLR), breakdown voltage, interface charge.

Posted Date: December 10th, 2021

DOI: https://doi.org/10.21203/rs.3.rs-1142615/v1

License: This work is licensed under a Creative Commons Attribution 4.0 International License.  
Read Full License
Study and Optimization of Field Limiting Rings for 10kV SiC Insulated Gate Bipolar Transistor

Hongming Ma\textsuperscript{1,1}\textsuperscript{*}, Wenyuan Zhang\textsuperscript{1,1} and Yan Wang\textsuperscript{1,1}

\textsuperscript{1}\textsuperscript{*}School of Integrated Circuits, Tsinghua University, Beijing, 100084, China.

\textsuperscript{*}Corresponding author(s). E-mail(s):
mhm19@mails.tsinghua.edu.cn;
Contributing authors: zhangwenyuan@tsinghua.edu.cn;
wangy46@tsinghua.edu.cn;

Abstract

A 10kV-level silicon carbide (SiC) insulated gate bipolar transistor (IGBT) with field limiting rings (FLRs) is designed and simulated with Sentaurus TCAD, the detailed optimization method and comparisons are presented in this paper. Linearly varying spacing between rings is introduced to SiC IGBT and adjustment is performed on width of rings, the final structure achieves a breakdown voltage over 12kV with a termination length of 164.5\textmu m, which is 69.93\% lower than that of conventional structure with a fixed ring spacing. Moreover, the final design can decrease the sensitivity to the interface charges, the tolerance to positive surface charges exceeds $8 \times 10^{11} \text{cm}^{-2}$, which is 3.5 times that of the conventional structure. Besides, double pulse measurements prove no degradation of conduction and switching characteristics.

Keywords: silicon carbide (SiC), insulated gate bipolar transistor (IGBT), field limiting ring (FLR), breakdown voltage, interface charge.
1 Introduction

SiC material is considered as an ideal substitute for silicon material because of large breakdown field, high thermal conductivity, and low permittivity, and SiC products can be used in high-temperature, high-frequency and high-power applications. Among all SiC power devices, SiC IGBT has attracted much attention in recent years due to its low on-resistance, easy gated control and fast switching, it is a suitable choice for ultra-high voltage switch [1, 2].

To reduce electric field crowding at the corners and make full use of the blocking capability of SiC materials, edge terminations should be carefully designed for SiC devices [3]. To date, junction termination extension (JTE) and field limiting ring (FLR) are two main termination technologies for SiC IGBT, and the latter is considered more suitable because rings are formed by ion implantation together with the P-well, larger fabrication margin of doses can be achieved and no additional process steps are required. However, to ensure high breakdown voltage, the width and spacing of each ring need to be carefully selected so that the electric field is uniformly distributed on the different rings, the design of the FLR termination is complex and few literatures are for the FLR of SiC IGBT [4–6].

To obtain IGBT for ultra-high voltage (> 10kV) power system, the design of the FLR termination is carried out in this paper, Sentaurus TCAD software is used for numerical simulations [7]. To resist process variations and interface charges, the design goal is set to 12kV, and the length of termination region is carefully optimized for small area consumption. Besides, the influence of termination structure on switching characteristics and conduction characteristics is also studied.

2 Device Description and Simulation Setup

The schematic cross-sectional view of SiC IGBT with FLR termination is shown in Fig. 1, device parameters are also given in the figure. The n-channel structure with P-type substrate is selected to achieve low switching loss [8], 100µm drift layer is doped to $1 \times 10^{15} cm^{-3}$ on the substrate for a breakdown voltage of 10kV, the implant dose of rings and P-well is $4 \times 10^{13} cm^{-2}$. The number of rings is denoted as $n$, the width of the $i$-th ring is denoted as $W_i$, and the spacing between the $i$-th ring and the $(i-1)$-th ring is denoted as $S_i$.

All simulations are completed in Sentaurus TCAD simulator. The simulation of the recombination process includes Shockley-Read-Hall (SRH) mechanism and Auger mechanism, carrier lifetimes are affected by temperature and doping. The Okuto-Crowell model is used to describe the dependence of the impact ionization coefficients on the avalanche generation. For carrier mobility, the Masetti model describes the effect of doping and the Canali model describes the effect of temperature, the velocity saturation effect and interface degradation effect are also considered. The influence of temperature and doping on the energy bandgap and the incomplete ionization effect of dopants are also added [9].
3 Results and Analysis

For the FLR termination, increasing the number of rings can increase the number of electric field peaks, thereby increasing the breakdown voltage, but it will also consume more chip area, so it is important to improve the efficiency of each ring. Ring-by-ring adjustment was proposed for FLRs in power diodes [10], but this method is not suitable for high-power SiC IGBTs. To reduce the number of parameters, $W_i$ and $S_i$ usually remain the same for FLRs in SiC IGBTs, and this simplest FLR termination is called the conventional field limiting rings (Con-FLRs) [11]. In order to study the area utilization efficiency of this design, the ring width is fixed to $5\mu m$ and the ring spacing is fixed to $3\mu m$, the relationship between $n$ and breakdown voltage is shown in Fig. 2.

When the number of rings is close to 50, increasing $n$ cannot continue to improve the breakdown voltage, and the maximum breakdown voltage is lower than 12kV, the blocking capability of the drift layer is not fully utilized. In order to further study the dependence of blocking characteristics on $W_i$ and $S_i$, the dependence of maximum breakdown voltage on ring spacing is plotted in Fig. 3 for three ring widths, and it can be seen that the maximum breakdown voltage will first increase and then decrease with the increase of the ring spacing. To explain this trend and further explore the influence of structure parameters on electric field distribution, two devices with different Con-FLRs (IGBT A: $W_i \equiv 5\mu m$, $S_i \equiv 2.6\mu m$ and IGBT B: $W_i \equiv 5\mu m$, $S_i \equiv 3\mu m$) are selected, and the surface electric field distribution (along dashed line $AA'$ in Fig. 1) at breakdown is shown in Fig. 4. When $n$ increases from 60 to 80, the breakdown voltage of IGBT B remains at $11650V$, and the breakdown voltage of IGBT A rises from $10290V$ to $12160V$. From Fig. 4(a), at $n = 60$, the breakdown voltage of IGBT B is higher because the electric field near the main junction is higher. From Fig. 4(b), at $n = 80$, the breakdown voltage
Fig. 2 Changes of the breakdown voltage as a function of the number of rings for SiC IGBTs with Con-FLRs \((W_i = 5\mu m, S_i = 3\mu m)\).

of IGBT A is higher because the electric field decreases more slowly from the inside to the outside and the distribution is more uniform.

Fig. 3 Changes of the maximum breakdown voltage as a function of the ring spacing for SiC IGBTs with different Con-FLRs designs.

It can be concluded that the electric field distribution has a strong dependence on the ring width and ring spacing, so the breakdown voltage of SiC IGBT with Con-FLRs is very sensitive to size. And from Fig. 3, to obtain a high breakdown voltage and a wide tolerance to variations, the ring
width needs to be large enough, which means long termination region. Take $W_i \equiv 5 \mu m$, $S_i \equiv 2.6 \mu m$ as an example, at least 72 rings are needed to achieve a breakdown voltage over 12kV, and the total length of the termination region is $547 \mu m$, which is more than 5 times the thickness of the drift layer.

When n-channel SiC IGBT with FLRs is biased, the depletion region extends from the main junction to the termination region, negative charges are left in the rings. These negative charges can attract positive charges and repel negative charges, which helps to widen the space charge region laterally and reduce the electric field at the main junction [12]. According to semiconductor physics analysis, the electric field near the main junction is the electric field generated by the collector-emitter voltage minus the electric field generated
Study and Optimization of FLRs for 10kV SiC IGBT

by the negative charges, and electric field in the outermost region is only generated by the negative charges. So in order to obtain a uniformly distributed electric field, it is desirable to embed more charges near the main junction and fewer charges in the outermost region [13]. And for Con-FLRs, it can be seen from Fig. 4 that the electric field on the two sides is much higher than that of the middle ring, which limits the optimization of electric field distribution. One way to improve the charge distribution is linearly varying FLRs (LV-FLRs), $W_i$ still remains the same, and $S_i$ increases linearly from the inner side to the outer side. This idea is common in SiC power diodes, this article introduces it to SiC IGBTs and the equation description is

$$S_i = S_1 + \Delta \times (i-1) \quad (\Delta > 0) \quad (1)$$

Similarly, the number of rings needs to be optimized for LV-FLRs to balance the chip area and breakdown voltage. Considering the lateral straggle effect of P+ implants [14], $S_1$ is set to 1μm, $\Delta$ is set to 0.1μm in this paper, and the breakdown voltage versus the number of rings under different ring widths is shown in Fig. 5.

![Fig. 5](image-url) Changes of the breakdown voltage as a function of the number of rings for SiC IGBTs with LV-FLRs ($S_1 \equiv 1\mu m$, $\Delta \equiv 0.1\mu m$).

Increasing $W_i$ can improve the optimal blocking capability, but it will also result in more rings required to reach the target breakdown voltage, and the maximum breakdown voltage of SiC IGBT with LV-FLRs and the minimum number of rings required to achieve a breakdown voltage of 12kV versus ring width are plotted in Fig. 6. To achieve a breakdown voltage of 12kV, the minimum $W_i$ is 2μm, and when $W_i$ is reduced from 5μm to 2μm, the shortest length of the termination region is reduced from 318μm to 164.5μm, which is
48.27% optimized. And compared with Con-FLRs, the length is optimized by 69.93% and the number of rings is optimized by 51.39%.

![Graph showing changes in blocking characteristics as a function of ring width](image.png)

**Fig. 6** Changes of the blocking characteristics as a function of the ring width for SiC IGBTs with LV-FLRs.

The surface electric field distribution of different structures at breakdown is shown in Fig. 7. The electric field distribution of SiC IGBTs with LV-FLRs is more uniform as expected, so fewer rings are required to withstand the same voltage. As with the Con-FLRs, reducing the ring width can reduce the charge density, so the electric field generated by the negative charge in the junction termination region will be reduced, which means that the electric field near the main junction is less suppressed. The inner rings of the termination region is more efficient, but the high electric field near the main junction will also cause the maximum breakdown voltage to decrease.

For SiC power devices, passivation is usually implemented by thermal oxidation and SiO2 deposition, and fixed charges can be introduced into the SiC/SiO2 interface during the fabrication process [15]. Fig. 8 compares the blocking capability of SiC IGBTs with different edge terminations under the effect of interface charge. The positive charges can cancel the depleted acceptors in the termination region, resulting in a significant drop in breakdown voltage. To achieve a breakdown voltage over 10kV, the tolerance to positive surface charge is $2.4 \times 10^{11} \, \text{cm}^{-2}$ for IGBT with Con-FLRs and $8.3 \times 10^{11} \, \text{cm}^{-2}$, $4.9 \times 10^{11} \, \text{cm}^{-2}$, $5.5 \times 10^{11} \, \text{cm}^{-2}$, $4.6 \times 10^{11} \, \text{cm}^{-2}$ for LV-FLRs with the ring width of $2 - 5 \mu m$. The sensitivity to interface charges is greatly reduced by adopting LV-FLRs, and smaller $W_i$ can achieve a higher tolerance due to the lower embedded negative charge density.

To fully evaluate the performance of field limiting rings, the circuit for double pulse measurement is shown in Fig. 9(a), the turn-on waveforms and turn-off waveforms are given in Fig. 9(b) and Fig. 9(c) respectively. The difference in switching time and on-voltage drop of different structures is negligible due to the conductivity modulation effect, so the optimization of the
Fig. 7  Surface electric field distribution of SiC IGBT with different termination structures at breakdown.

Fig. 8  Dependence of breakdown voltage on interface charge density.

blocking capability will not affect the conduction characteristics and dynamic characteristics.

4 Conclusion

SiC IGBT with high blocking voltage (10kV for 100µm drift layer) is proposed and designed in this paper. Field limiting ring technique is applied, the novel linearly varying FLRs is introduced and compared with conventional FLRs, and the new termination structure can increase the tolerance to positive interface charges by 3.5 times and reduce the termination length by 69.93%. Finally, the total length is only 164.5µm to achieve a breakdown voltage over
Study and Optimization of FLRs for 10kV SiC IGBT

12kV and the tolerance to positive surface charges is $8.3 \times 10^{11} \text{cm}^{-2}$ to ensure a breakdown voltage over 10kV. Double pulse measurements prove that the optimization of edge termination will have little effect on the conduction characteristics and switching characteristics, so linearly varying FLRs is attractive and promising for high-voltage SiC IGBTs.

References

[1] S. Chowdhury, C. Hitchcock, Z. Stum, R. Dahal, I. B. Bhat and T. P. Chow, ”4H-SiC n-Channel Insulated Gate Bipolar Transistors on (0001) and (000-1) Oriented Free-Standing n-Substrates,” in IEEE Electron Device Letters, vol. 37, no. 3, pp. 317-320, March 2016, doi: 10.1109/LED.2016.2521164.

[2] H. Ma and Y. Wang, ”A Compact Spice Model for SiC Gate Turn-Off Thyristors With Complete Parameter Extraction Procedure,” in IEEE Transactions on Electron Devices, vol. 68, no. 12, pp. 6296-6304, Dec. 2021, doi: 10.1109/TED.2021.3120040.
Study and Optimization of FLRs for 10kV SiC IGBT

[3] C. Zhou, Y. Wang, R. Yue, G. Dai and J. Li, "Implantation-free 2-step junction termination extension with 2-space modulated buffer trench regions for UHV 4H-SiC GTO thyristors," 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), 2016, pp. 414-417, doi: 10.1109/EDSSC.2016.7785296.

[4] Y. Tongtong, B. Song and H. Runhua, "Simulation and optimization of field limiting rings for ultrahigh voltage 4H-SiC IGBT," 2016 13th China International Forum on Solid State Lighting: International Forum on Wide Bandgap Semiconductors China (SSLChina: IFWS), 2016, pp. 19-22, doi: 10.1109/IFWS.2016.7803746.

[5] L. Han, L. Liang, Y. Kang and Y. Qiu, "A Review of SiC IGBT: Models, Fabrications, Characteristics, and Applications," in IEEE Transactions on Power Electronics, vol. 36, no. 2, pp. 2080-2093, Feb. 2021, doi: 10.1109/TPEL.2020.3005940.

[6] H. Yuan et al., "Characteristics and Robustness of Trench Floating Limiting Rings for 4H-SiC Junction Barrier Schottky Rectifiers," in IEEE Electron Device Letters, vol. 41, no. 7, pp. 1056-1059, July 2020, doi: 10.1109/LED.2020.2993590.

[7] SENTAURUS TCAD Software V2019.12.

[8] S. Ryu et al., "Ultra high voltage (¿12 kV), high performance 4H-SiC IGBTs," 2012 24th International Symposium on Power Semiconductor Devices and ICs, 2012, pp. 257-260, doi: 10.1109/ISPSD.2012.6229072.

[9] A. K. Tiwari, M. Antoniou, N. Lophitis, S. Perkin, T. Trajkovic and F. Udrea, "Retrograde p-Well for 10-kV Class SiC IGBTs," in IEEE Transactions on Electron Devices, vol. 66, no. 7, pp. 3066-3072, July 2019, doi: 10.1109/TED.2019.2918008.

[10] H. Long, Q. Guo and K. Sheng, "Design and Implement of 10 kV SiC JBS Based on Exponential Varying Field Limiting Rings," 2018 IEEE 2nd International Electrical and Energy Conference (CIEEC), 2018, pp. 678-681, doi: 10.1109/CIEEC.2018.8745899.

[11] B. Tan et al., "Design and Optimization of Four-Region Multistep Field Limiting Rings for 10kV 4H-SiC IGBTs," 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2018, pp. 1-3, doi: 10.1109/ICSICT.2018.8565661.

[12] C. Zhou, Y. Wang, R. Yue, G. Dai and J. Li, "Step JTE, an Edge Termination for UHV SiC Power Devices With Increased Tolerances to JTE Dose and Surface Charges," in IEEE Transactions on Electron Devices, vol. 64, no. 3, pp. 1193-1196, March 2017, doi: 10.1109/TED.2017.2648886.
[13] X. Deng et al., “Design and optimization of linearly graded field limiting ring termination for high-voltage SiC diodes,” 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2014, pp. 1-3, doi: 10.1109/ICSICT.2014.7021193.

[14] J. Lynch, N. Yun and W. Sung, "Design Considerations for High Voltage SiC Power Devices: An Experimental Investigation into Channel Pinching of 10kV SiC Junction Barrier Schottky (JBS) Diodes," 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2019, pp. 223-226, doi: 10.1109/ISPSD.2019.8757593.

[15] X. Zou, R. Yue and Y. Wang, "Etched junction termination extension with floating guard rings and middle rings for ultrahigh-voltage 4H-SiC PiN diodes," 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), 2016, pp. 418-421, doi: 10.1109/EDSSC.2016.7785297.