Effects of Etching Variations on Ge/Si Channel Formation and Device Performance

Jiann-Lin Chen, Yiin-Kuen Fuh and Chun-Lin Chu*

Abstract
During the formation of Ge fin structures on a silicon-on-insulator (SOI) substrate, we found that the dry etching process must be carefully controlled. Otherwise, it may lead to Ge over-etching or the formation of an undesirable Ge fin profile. If the etching process is not well controlled, the top Ge/SOI structure is etched away, and only the Si fin layer remains. In this case, the device exhibits abnormal characteristics. The etching process is emerging as a critical step in device scaling and packaging and affects attempts to increase the packing density and improve device performance. Therefore, it is suggested that optimization of operating the plasma reactor be performed through simulations, in order to not only adjust the process parameters used but also to modify the hardware employed. We are going to develop Ge junction-less devices by employing updated fabrication parameters. Besides, we want to eliminate misfit dislocations at the interface or to reduce threading dislocations by applying cyclic thermal annealing process to meet the goal of obtaining suspended structure of epitaxial Ge layers with high quality.

Keywords: Ge gate-all-around, High-defect, Dry etching, Numerical simulation

Background
One way of increasing the response speed of semiconductor devices and reducing their power consumption is to use a semiconductor with a high-carrier mobility. Examples of such materials include Ge as well as its alloys and compounds. However, when a structure is formed by stacking a layer of a semiconductor material on top of a substrate of a different semiconductor, problems may arise. For example, the difference in the lattice sizes of the semiconductor substrate and the overlying layer of a different semiconductor material may cause dislocations, which may have an adverse effect on device performance. Conventionally, in order to fabricate Ge-based semiconductor devices that include a Si substrate, a thicker buffer layer or sacrificial layer (e.g., a Si/Ge buffer layer) is formed on the silicon substrate. Subsequently, a Ge epitaxial layer is grown on the Si/Ge buffer layer. Next, anisotropic and isotropic etching processes are performed sequentially to remove a part of the buffer layer and retain the Ge epitaxial layer. VLSI devices must show a high drive current, low off-state leakage current, and low supply voltage, in order to ensure high performance, including low standby power consumption and reduced dynamic power dissipation. Currently, strain-enhanced mobility, high-k/metal gate, and three-dimensional (3D) device architecture at the 22 nm node are some of the technologies being used for the continuous scaling of complementary metal-oxide-semiconductor (CMOS) devices with a Si channel. In addition to characteristics such as high mobility, new device architectures such as those of gate-all-around (GAA) and ultrathin-body field-effect transistors (FETs) are needed to improve electrostatic control in the sub-10 nm nodes. Ge-based GAA pFETs and nFETs with inversion-mode (INV) operation have been demonstrated. However, junction formation in Ge INV devices is a critical issue owing to the low dopant solubility, rapid dopant diffusion, and low thermal budget. To solve these issues, junction-less (JL) devices that use a heavy doped channel with the same carrier type as that of the source/drain (S/D) regions have been suggested as alternatives. However, the rapid scaling of transistors requires the development of new and more effective devices that can catch up with modern transistors. In recent
years, JL-FETs have been found to be promising as next-generation transistors. The JL-FET is basically a resistor in which the mobile carrier density can be controlled by the gate. In the ON state, a large body current exists, owing to the relatively high doping concentration in the channel region; the surface accumulation current is added to this current. The level of doping in the JL-FET needs to be high in order to achieve a suitable current drive, while the device cross-section needs to be small enough such that the device can be turned off. However, in the case of highly doped JL-FETs, the carriers undergo significant impurity scattering, owing to which the drive current is significantly degraded [7]. Furthermore, JL-FETs have the advantages of being simple to fabricate and have high charge mobility and low gate capacitance, in contrast to INV devices [8–12]. Recently, double-gate [13] and body-tied tri-gate [14] Ge JL-FET pMOSFETs were demonstrated on germanium-on-insulator substrates and bulk Si, respectively.

As microelectronic devices continue to shrink and process requirements become ever more stringent, plasma modeling and simulation becomes increasingly more attractive as a tool for design, control, and optimization of plasma reactors [15]. Several techniques are used to simulate the behavior of plasma processes based on the disparity in length and time scales. One of the simulation techniques, computational fluid dynamics (CFD), is widely used to predict the flow fields for engineering design features and to extrapolate experimental limitations. Its modeling has been applied to investigate the flow-mixing phenomena [16], but rare study in etching process. Therefore, this study proposed to characterize in detail thermal flow field of plasma reactors for etching process, and then to deduce numerical parameters that can be beneficial to experiments.

In this work, etching was performed to form suspended epitaxial Ge layers over Si as well as other alloy semiconductors for device integration. The simulated results will be validated by experiments; therefore, initial and boundary conditions as well as parameters in numerical model will be modified to enhance data reliability. We anticipate that optimal parameters can be obtained by experiments and simulations to improve etching techniques, and fulfill this transistor development by performing higher fabrication process quality as well as lower production cost.

**Methods/Experimental**

The starting substrates were SOI wafers with a 70-nm-top silicon layer (p-type, 9–18 Ω cm). The wafers were cleaned using the RCA standard clean 1 (SC-1) and RCA standard clean 2 (SC-2) processes, in order to remove any organics, undesired metals, and particles present. This was followed by rinsing in deionized water and drying in N₂. The Ge film was deposited in a low-pressure chemical vapor deposition epitaxial reactor (Epsilon 2000, ASM) using 10% GeH₄ as the precursor. Hydrogen was used as the carrier gas. Before the deposition of the Ge film, an in situ HCl-based pretreatment was performed at 850 °C and 10 Torr to prepare the wafer surface. The substrate temperature was then changed to 400 °C to grow a Ge film on the SOI wafer using 10% GeH₄. The thicknesses of the deposited Ge films were determined using transmission electron microscopy (TEM, thermal emission Schottky-type, 0.5–200 kV). The crystallinities of the Ge films were examined using X-ray diffraction (XRD) analysis (D8A, Bruker, CuKα radiation, λ = 1.5408 Å, 20–70°). In addition, Ω–2θ scans were performed around the (004) diffraction peak using an XPert MRD (PANalytical) system. A two-fold Ge {400} channel-cut crystal collimator was used to select the CuKα1 radiation. During the standard XRD measurements, the sample was fixed in a horizontal position, and the source and detector arm of the diffractometer were moved in the θ–θ mode. Reciprocal space mapping was performed in the medium-resolution mode using the abovementioned crystal collimator; 0.4-mm-wide slits were present on the detector arm in front of the scintillator counter. The thicknesses of the Ge layers were determined via ellipsometry measurements (M2000, J. A. Woollam Co., λ = 193–1690 nm). The fin was formed by anisotropic plasma etching using Cl₂/HBr gas. After the formation of the ZrO₂/TiN gate, the S/D were implanted with B (1 × 10¹⁵ cm⁻², 15 keV) and activated by rapid thermal annealing at 550 °C for 30 s.

**Highly Selective Dry Etching of Germanium Mechanism**

Electron and neutral reactions are isotropic while ion reactions are highly directional and vary with the applied bias. By adjusting the bias power, the ions can be accelerated along the desired direction to aid the etching reaction. It is generally accepted that Br does not react spontaneously with Si and that energetic ions are needed for the reaction to occur. Ion-assisted Br and Cl atoms can react with Ge or Si atoms spontaneously under activation to form the volatile products GeBr₄, GeCl₄, SiBr₄, and SiCl₄, which are desorbed from the substrate surface and can be pumped away. This ion-assisted chemical reaction of Si with Br has been shown to be highly anisotropic. Higher vertical etch rates were obtained using HBr for bias power variations, which confirms that addition of HBr in Cl₂ can enhance the etch rate [17]. Since Cl⁻ and Br⁻/based plasma etch Ge and Si by an ion-assisted mechanism, the energy of ions such as Br⁺, Br²⁺, HBr⁺, Cl⁺, and Cl₂⁺ can be controlled by biasing the substrate holder. There is no pronounced change of lateral etch rate by varying the bias power for both etching at top surface and necking area. Undercuts were
found in the fin structures etched using HBr mixtures, in the necking area, since lateral etching was enhanced by the defects along the Ge/Si interface. And also the mask potentially influences the shape evolution due to the sidewall striking from ion flux. This phenomenon is amplified as the profile becomes deeper and as the lateral ion velocity component increases. Because of the high angular dependence of the HBr-plasma etching process [18], thus, it can be concluded that the crystal structure is relatively weaker at the Ge/Si interface because of the partially bound atoms from the misfit dislocations and the relatively weak Ge-Ge and Ge-Si bonds. By adjusting the ratio of HBr/Cl₂ and bias power, different types of fin-like structures can be obtained during Ge device fabrication. The etching properties of Ge and Si are very similar. Gases that etch Si usually etch Ge at a greater rate. The strengths of Ge and Si bonds have been shown to be Ge-Ge = 263.6 ± 7.1 kJ mol⁻¹ and Si-Si = 325 ± 7 kJ mol⁻¹ [2]. Different bias powers were applied to adjust the vertical etch rate by directional acceleration of the ions. Images were recorded after the gate stack process. The vertical etch rate was calculated from the film height relative to the oxide substrate. Lateral etch rates were determined from two parts of the fin: the lateral etching at the top surface of the fin, and the etching in the necking area close to the Ge/Si interface. In summary, the bias power was experimentally found to be the most critical parameter in the etching process and therefore, in affecting the device characteristics accordingly.

In this study, all the etching processes were performed in a TCP 9600 reactor from Lam Research. This is a transformer-coupled plasma reactor that allows for separate control of the coil (top electrode) power and the substrate (lower electrode) bias. Helium backside cooling was incorporated to allow the temperature of the substrate to be controlled more effectively. The samples were mounted on a 6-in. Si carrier wafer with vacuum grease before being introduced into the etching chamber. HBr/Cl₂ chemistry was exploited for the anisotropic etching process. The process pressure was controlled at 10 mTorr. The detailed experimental set-up and conditions are illustrated in the study of Hsu et al. [4].

Physical Model

CFD is used to access the internal information inside the reactor and the flow is considered to be laminar with the slip boundary condition due to higher Knudsen number in the chamber (Fig. 1). In the present simulation, plasma thermal flow is considered as mixture in the momentum equations; particle transport is considered in the species governing equations and chemical reactions are involved on the susceptor wall. One model case for simulation is illustrated in Fig. 3. The inlet gas is a mixture of chlorine (Cl₂) and hydrogen bromide (HBR). The mixture velocity at the inlet is 0.026 m/s with temperature kept at 333 K. The susceptor and the chamber wall are heated to operating temperature 473 K. These plasma flow driven by electric potential bias and have chemical reactions on the susceptor surface in a uniform, repeatable manner, and finally to be discharged from the reactor. After build the solid modeling by the CAD software, the mesh system was constructed in structured grids with 50,000 nodes as shown in Fig. 3. The transient conservation equation for transport of a scalar quantity φ is demonstrated by the following equation written in integral form for an arbitrary control volume V as follows [19]:

\[
\frac{d}{dt} \int_V \rho \phi \, dV + \int_{\partial V} \rho \phi \vec{v} \cdot d\vec{A} = \int_{\partial V} S_\phi \, dV + \int_V \rho \phi \, dV
\]  

(1*)

where ρ indicates density; \( \vec{v} \) is velocity vector; \( \vec{A} \) is surface area vector; \( V \) is volume; \( \Gamma \) is the diffusion coefficient for \( \phi \) and \( S_\phi \) is source term of \( \phi \) per unit volume. The symbol \( \phi \) can be replaced by 1 for the continuity equation, \( u, v, \) and \( w \) are the momentum equations in the X, Y, and Z directions, and \( C_i \) for the species transport equations in the reactor chamber respectively. Eq. (1*) can be expressed in generalized coordinates using the finite volume method approach for simulation. After combining boundary conditions, Eq. (1*) can be linearized and expressed in the computational domain as a set of algebraic equations, which can be solved by the SIMPLE algorithm using the CFD technique [19]. Noted that most semi-conductor fabrication devices operate far below atmospheric pressure. At such low pressures, the fluid flow is in the slip regime and the normally used no-slip boundary conditions for velocity and temperature are no longer valid. The present plasma flow at very low pressure is in the slip regime, which is between free molecular flow and the continuum regime [20]. Therefore, slip boundary conditions for velocity and temperature for modeling fluid flow are imposed in our numerical simulations. The semiconductor materials Si(s) and Ge(s) are etched away on the heated susceptor surface governed by the following surface reactions:

\[
\text{Cl}_2 + \text{Si} = \text{SiCl}_4
\]

(2*.1)

\[
4\text{HBr} + \text{Si} = \text{SiBr}_4 + 2\text{H}_2
\]

(2*.2)

\[
2\text{Cl}_2 + \text{Ge} = \text{GeCl}_4
\]

(2*.3)

\[
4\text{HBr} + \text{Ge} = \text{GeBr}_4 + 2\text{H}_2
\]

(2*.4)

The chemical reactions are similar for Si etching in Eq. (2*.1) and Eq. (2*.2), or Ge etching in Eq. (2*.3) and
Eq. (2.4). Hence, Si etching process by the mixture of chlorine and hydrogen bromide are demonstrated in the following simulations.

Results and Discussion
Material Characterization
Cross-section TEM images of the Ge layer formed on the SOI substrate are shown at Fig. 2a. As can be seen, misfit dislocations are present at the Ge/Si interface; these, in turn, result in threading dislocations across the epitaxial Ge film. These threading dislocations are thought to accommodate the thermal mismatch between Ge and Si. Most of the threading dislocations terminated within 80 nm from the interface; however, many also propagated to the film surface. The epitaxial Ge film on the SOI substrate was implanted with boron and subsequently activated, in order to examine the dopant distribution and the activation level. For the top 130 nm part of the Ge layer, the boron activation rate was ~85%, as shown in the PCOR-SIMS and spreading resistance profiling (SRP) profiles, (see Fig. 2b). The hole concentration dropped significantly in the case of the bottom of the Ge layer near the Ge/Si interface, owing to the presence of defects and because of the measurement limits of SRP. In the case of the fabricated devices, the defective Ge near the Ge/Si interface was removed by selective etching; thus, the PCOR-SIMS and SRP measurements performed in the channel should be accurate. The maximum activation level of ~3 × 10¹⁹ cm⁻³ is completely consistent with the conventional activation limit. Note that owing to the low-temperature activation (550 °C) performed during boron implantation, the S/D near the parasitic Si channel

![Fig. 1 Physical model for numerical simulation of plasma reactor. a The sketch of the reactor chamber with prescribed boundary conditions. b Mesh system for numerical simulations](image)

![Fig. 2 a The TEM image of the p-type Ge on SOI substrate. b The SIMS and SRP profiles of the in situ boron doped epi-Ge layer on SOI. The hole concentration is low in the bottom defective Ge near Ge/Si interface](image)
were highly resistive (Fig. 2); this prevented parasitic Si conduction. Figure 3 shows the capacitance-voltage (CV) characteristics of the TiN/ZrO$_2$/Ge metal-insulator-semiconductor capacitors (MISCAPs). To prevent the formation of an unstable GeO$_x$ layer during the high-k dielectric deposition and post-deposition annealing process, the nitride-based material Ge$_3$N$_4$ and not GeO$_2$ was inserted as the interface layer on the Ge (001) surface through a NH$_3$/H$_2$ remote plasma treatment. The ZrO$_2$ layer was deposited at 250 °C for 20 cycles by atomic layer deposition. The measured CV curves do not indicate frequency dispersion or stretch-out from 1 KHz to 1 MHz and are consistent. The loss, which creates trap levels near the ZrO$_2$/Ge interface, shifts the thermal activation energy for minority carrier generation from that corresponding to the p-Ge bandgap energy to the midgap energy. The equivalent oxide thickness (EOT) is 0.6 nm and the $D_{it}$ (Interface-trap density) value is $\sim 3 \times 10^{12}$ cm$^{-2}$ eV$^{-1}$ near the midgap, as measured by the low-temperature conductance method (see inset of Fig. 4).
Simulation for the Parameters of Operating the Reactor

A typical model of steady laminar plasma flows was simulated on high speed personal computers. The inlet gas is a mixture of Cl₂, which has a mass fraction of 0.75, and HBr, which has a mass fraction of 0.25. Figure 5a illustrates contours of the low temperature inflow, operating higher temperature inside and the particle path lines in the reactor chamber. Figure 5b shows the mass fraction contours of product SiCl₄, which has low concentration above the susceptor and has high concentration below the susceptor to the exit. Besides, higher mass fraction of Cl₂ gets good performance in etching, and this know-how has been validated by present simulations as shown in Fig. 6. The horizontal axis represents along one radial position on the susceptor and the vertical axis indicates etching rate (kg/m² s) of Si. Figure 6 shows that the better etching process is archived by the inlet mixture of 75% Cl₂ and 25% HBr, and this mixture was adopted to conduct experiments in this study.

Another case to show the feasibility of computer aided experiment is electric potential distribution in the chamber for plasma etching. Based on the underlying mechanism of this etching process, a 2D simulation model was developed for the distribution of the plasma power density as shown in Fig. 7 and was used to fit the measurement data, in order to confirm the accuracy of the model and assist the experiment.

As proposed by Sugai [21], the self-bias voltage can be related to capacitances of sheath on RF electrode (Cᵥ) and earth electrode (Cₑ), and expressed as follows:

\[ V_{DC} = \frac{Cᵥ - Cₑ}{Cᵥ + Cₑ} V_{RF} \]  (3*)

According to present simulations as shown in Fig. 7, the self-bias voltage is about -700 V, which is close to...
the theoretical value, $-650 \text{ V}$, as calculated from Eq. (3'). Therefore, it is suggested that optimization be performed using simulations in order to not only adjust the process parameters used but also to modify the hardware employed. This will help ensure uniformity over the entire run and lead to high-quality, low-cost processes that are optimized.

Device Fabrication and Characterization

The epitaxial Ge layer was patterned into fins with the desired feature sizes using e-beam lithography. The fin was formed by anisotropic etching with Cl$_2$/HBr-based plasma to etch away the high-defective Ge near Ge/Si interface. The floating Ge fin on SOI was formed with the higher etching selectivity of Ge than Si and the enhanced etching rate of the defective region [4]. A SiO$_2$ capping layer was then deposited and became the spacer after gate patterning. After defining the active region, the gate stacks of ZrO$_2$ layer were formed by ALD, respectively. The channel cross sections of fabricated devices are shown in Fig. 8. The fin width ($W_{\text{fin}}$) is used for the channel concentration of $8 \times 10^{19} \text{ cm}^{-3}$ which is

![Fig. 7 Simulation of electric potential distribution for plasma etching in the chamber](image)

![Fig. 8 Schematic of the device fabrication. a Fin patterning. The starting materials is Ge (130 nm) on BOX. b Anisotropic etching and photoresist striping. c Gate formation by atomic layer deposition of ZrO$_2$ and TiN deposition. d Self-aligned boron implantation on S/D for good contact. Note: the left side is the 3D schematics and the right side is the corresponding cross sectional view.](image)
extracted using the van der Pauw method on a blanket Ge epi layer on SOI. Note that the channel controllability decreases with increasing channel concentration and increasing $W_{\text{fin}}$ [12, 13]. The large channel concentration requires the small $W_{\text{fin}}$ to maintain the low SS. Finally, the gate electrodes were defined and deposited. Figure 9 shows the output and transfer characteristics of a triangular Ge FinFET with a fin width ($W_{\text{fin}}$) of 18 nm and gate length ($L_{\text{g}}$) of 90 nm. The $I_{\text{on}}/I_{\text{off}}$ ratio of the Ge JL-FET is as high as $10^5$ and the subthreshold swing (SS) is $\sim 100 \text{ mV} \text{ dec}^{-1}$. The transfer characteristics of the Si JL-FET are shown in Fig. 10. The $I_{\text{on}}/I_{\text{off}}$ ratio of the Si JL-FET is high as $\sim 10^8$, its SS is 90 mV dec$^{-1}$, its $L_{\text{g}}$ is 80 nm, and its $W_{\text{fin}}$ is 20 nm. Figure 8 also shows that the span of the gate voltage, $\Delta V_{\text{g}}$, is approximately 0.5 V and close to the bandgap of Ge ($E_{\text{g}}/q = 0.66 \text{ V}$). This confirms that the $I_{\text{d}}-V_{\text{g}}$ curves shown in Fig. 8 are for a Ge FinFET. However, the span of the gate voltage, $\Delta V_{\text{g}}$, shown in Fig. 6 is approximately 1.8 V and close to the bandgap of Si ($E_{\text{g}}/q = 1.1 \text{ V}$) but not that of Ge ($E_{\text{g}}/q = 0.66 \text{ V}$). Thus, the $I_{\text{d}}-V_{\text{g}}$ curves shown in Fig. 9 are for a Si JL-FET and not a Ge JL-FET. This observation is based on semiconductor device physics and is supported by the experimentally determined $I_{\text{d}}-V_{\text{g}}$ curves of the Ge and Si FinFETs as well as the cross-sectional TEM/EDS Si maps. Two things are evident from the insets in Fig. 11. The insets show the output and transfer characteristics of the unexpected Si JL-FET after Ge overetching; the $I_{\text{on}}/I_{\text{off}}$ ratio of this device is as high as $10^8$. However, its ON current is only 17 $\mu\text{A} \text{ mm}^{-1}$ at $-1 \text{ V}$. The high $I_{\text{on}}/I_{\text{off}}$ ratio is attributable to the Si layer and not the Ge layer. When only the Si layer is left, the device is actually a Si JL-FET rather than a Ge JL-FET.
Conclusions
We confirm the relationship between simulation model and measurement data. Therefore, it is suggested that optimization be performed using simulations in order to not only adjust the process parameters used but also to modify the hardware employed. By the help of numerical simulations to determine the operating parameters for the rector, we showed that the parameters for the etching process for forming Ge/Si channels can be optimized through experiments, in order to improve the etching process and aid the development of transistors by improving the fabrication quality and lowering the production cost. The experimental results indicated that the dry-etching technique developed for Ge FinFETs is also extremely useful for the fabrication of tall-fin CMOS devices.

Acknowledgements
This work was supported by the Ministry of Science and Technology under contract no. MOST 105-2622-E-492-026-CC3.

Authors’ Contributions
JLC and CLC designed the experiments, analyzed the data, and wrote the paper. CLC performed the experiments and measurements. YKF helped with CLC and CLC designed the experiments, analyzed the data, and wrote the paper. CLC performed the experiments and measurements. YKF helped with the manuscript reparation. All authors discussed the results, commented on, and approved the final manuscript.

Ethics Approval and Consent to Participate
All authors agreed on the ethics approval and consent to participate.

Competing Interests
The authors declare that they have no competing interests.

Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Author details
1Department of Mechanical and Automation Engineering, I-Shou University, Kaohsiung City 840, Taiwan. 2Department of Mechanical Engineering, National Central University, Chung-li 300, Taiwan. 3National Nano Device Laboratories, Hsinchu 300, Taiwan.

Received: 15 November 2017 Accepted: 10 July 2018
Published online: 31 July 2018

References
1. Auth C, Allen C, Blattner A, Bergstrom D, Brazier M, Bost M, Buehler M, Chikarmane V, Ghani T, Glassman T, Grover R, Han W, Hanken D, Hattendorf M, Hentges P, Heusser R, Hicks J, Ingerly D, Jain P, Jaloviar S, James R, Jones D, Jopling J, Joshi S, Kenyon C, Liu H, McFadden R, McIntyre B, Neiynck J, Parker C, Pipes L, Post I, Pradhan S, Prince M, Ramey S, Reynolds T, Roester J, Sanford J, Seiple J, Smith P, Thomas C, Tower D, Troeger T, Weber G, Yashar P, Zawadzki K, Mistry K (2012) A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In: Proc. Symp. VLSI Technol., pp 131–132.
2. Singh N, Aganav A, Bera UK, Liow TY, Yang R, Rustagi SC, Tung CH, Kumar R, Lo GQ, Balasubramanian N, K Wong DL (2006) High-performance fully depleted silicon nanowire (diameter≤5 nm) gate-all-around CMOS devices. IEEE Electron Device Lett. 27(3):383–386.
3. Yeo YC, Subramanian V, Kedzierski J, Xuan P, King T-J, Bokor J, Hu C (2000) Nanoscale ultra-thin-body silicon-on-insulator P-MOSFET with a SiGe/Si heterostucture channel. IEEE Electron Device Lett. 21(4):161–163.
4. Hsu SH, Chu CL, Luo GL (2013) Selective dry-etching process for fabricating Ge gate-all-around field-effect transistors on Si substrates. Thin Solid Films 540:183–189.
5. Hsu SH, Chang HC, Chu GL, Chen Y-T, Tu WH, Hou FJ, Lo CH, Sung P-J, Chen BY, Huang GW, Luo GL, Liu CW, Hu C, Yang FL (2012) Triangular-channel Ge NFETs on Si with (111) sidewall-enhanced ion and nearly defect-free channels. In: Proc. Int. Electron Devices Meet, p 23 6.1–23.6/4.
6. Colinge JP, Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Razavi P, O’Neal B, Blake A, White M, Kelleher AM, McCarthy B, Murphy R (2010) Nanowire transistors without junctions. Nature Nanotechnol 5(3):225–229.
7. Myronov M, Sawano K, Shiraki Y, Mouri T, Itoh KM (2008) Observation of high mobility 2DHS with very high hole density in the modulation doping strained Ge quantum well at room temperature. Phys E 40:1935–1937.
8. Tanaka T, Hoshi Y, Sawano K, Usami N, Shiraki Y, Itoh KM (2012) Upper limit of two-dimensional hole gas mobility in Ge/SiGe heterostructures. Appl Phys Lett 100:222102–222106.
9. Kranti A, Yan R, Lee C-W, Ferain I, Yu R, Dehdahti Akhavan N, Razavi P (2011) Junctionless Nanowire Transistor (JNT): Properties and design guidelines. Solid State Electron 65–66:633–37.
10. Rios R, Cappellani A, Armstrong M, Budrevich A, Gomez H, Pai R, Rahhal-orabi N, Kuhn K (2011) Comparison of Junctionless and conventional trigate transistors with Lg down to 26 nm. IEEE Electron Device Lett 32(9):1170–1172.
11. Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Colinge J-P (2009) Junctionless multigate field-effect transistor. Appl Phys Lett 94053511–9405314.
12. Zhao DD, Lee CH, Nishimura T, Nagashio K, Cheng GA, Torsumi A (2012) Experimental and analytical characterization of dual-gated germanium junctionless p-channel metal-oxide-semiconductor field-effect transistors. Jpn J Appl Phys 51(4):04DA031–04DA03–7.
13. Wong IH, Chen YT, Huang SH, Tu WH, Chen YS, Shieh TC, Lin TY, Lan HS, Liu CW (2014) In-situ doped and Tensily stained Ge Junctionless gate-all-around nfETs on SOI featuring ion = 838 μA/μm, I on/I off = 1x10 5, DIBL = 16–54 mV/V, and 1.4X external strain enhancement. In: Electron devices meeting, IEDM Technol, pp 239–242.
14. Chen CW, Chung CT, Taeg JY, Chang PS, Luo G-L, Chen CH (2014) Body-tied germanium tri-gate junctionless PMOSFET with in-situ boron doped channel. IEEE Electron Device Lett 35(1):12–14.
15. Economou Dl (2000) Modeling and simulation of plasma etching reactors for microelectronics. Thin Solid Films 365(2):348–367.
16. Hu CK, Chen CJ, Wei TC, Li TT, Huang CY, Chao CL, Lin YJ (2017) Numerical verification of gallium nitride thin-film growth in a large MOCVD reactor. Coatings 7:112–122.
17. Luan HC, Lim DR, Lee KK, Chen KM, Sandland JG, Wada K, Kimerling LC (1999) Appl Phys Lett 75:2905–2920.
18. Haynes WH, Lide DR (2011) CRC Handbook of Chemistry and Physics, 92nd Edition, CRC Press, Taylor & Francis Group, Boca Raton, FL
19. Jeong W, Seong J (2014) Comparison of effects on technical variances of computational fluid dynamics (CFD) software based on finite element and finite volume methods. Int J Mech Sci 78:19–26. https://doi.org/10.1016/j.ijmecsci.2013.10.017
20. Bird GA (1998) Recent advances and current challenges for DSMC. Computers & Mathematics with Applications 35(1-2):1–14. https://doi.org/10.1016/cnr.1630040205
21. Sugai H (2007) Plasma Electronics. Inter University, Japan