Sizing and short-circuit capability of a transformerless HVDC DC-DC converter

R Vidal-Albalate\textsuperscript{1}, D Soto-Sanchez\textsuperscript{2}, E Belenguer\textsuperscript{1}, R Peña\textsuperscript{3}, and Ramon Blasco-Gimenez\textsuperscript{4}

\textsuperscript{1}Universitat Jaume I de Castelló
\textsuperscript{2}Universidad de Magallanes
\textsuperscript{3}Universidad de Concepción
\textsuperscript{4}Polytechnic University of Valencia

February 14, 2024

Abstract

This work aims at optimizing the converter design of the double-T MMC DC-DC converter in terms of transmitted power per submodule and also in terms of transmitted power per silicon area, while, at the same time, providing the capability to block dc faults. Firstly, the converter operation is described and the optimal values of the inner ac and dc voltages that minimize device power rating are derived. Next, the submodule topology is analyzed and a thorough study on the converter capability for blocking fault currents is carried out, showing that the converter is able to isolate dc faults both at the input and at the output of the converter. Finally, the previous analytical study is verified by means of detailed PSCAD simulations.

Copyright (c) 2020 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.

The final version of record is available at http://dx.doi.org/10.1109/TPWRD.2020.2966751
Sizing and short-circuit capability of a transformerless HVDC DC-DC converter

R. Vidal-Albalate, D. Soto-Sanchez, Member, IEEE, E. Belenguer, Member, IEEE, R. Peña, Senior Member, IEEE, R. Blasco-Gimenez, Senior Member, IEEE

Abstract—This work aims at optimizing the converter design of the double-T MMC DC-DC converter in terms of transmitted power per submodule and also in terms of transmitted power per silicon area, while, at the same time, providing the capability to block dc faults. Firstly, the converter operation is described and the optimal values of the inner ac and dc voltages that minimize device power rating are derived. Next, the submodule topology is analyzed and a thorough study on the converter capability for blocking fault currents is carried out, showing that the converter is able to isolate dc faults both at the input and at the output of the converter. Finally, the previous analytical study is verified by means of detailed PSCAD simulations.

Index Terms—dc-dc power conversion, fault blocking capability, HVdc grids, modular multilevel converter.

I. NOMENCLATURE

Subscripts:

- $k$ ($k = 1 \cdots k_T$) number of T-section
- $p, n$ positive and negative pole
- $x = ise, ose, dc$ branch names (input branch, output branch, derivation branch)

Variables:

- $V_{dci}$ input dc voltage
- $V_{dco}$ output dc voltage
- $V_{dem}$ inner dc voltage
- $I_{dci}$ input dc current
- $I_{dco}$ output dc current
- $I_x$ dc current through the branch "x"
- $v_u$ branch ac voltage
- $V_u$ amplitude of $v_u$
- $i_{iu}$ input ac circulating current
- $i_{ou}$ output ac circulating current
- $I_{iu}$ amplitude of the input ac circulating current
- $I_{ou}$ amplitude of the output ac circulating current
- $i_x$ current through the branch "x"
- $f_u$ frequency of the circulating currents
- $i_q$ ac current for balancing capacitor voltages
- $I_q$ amplitude of $i_q$
- $k_T$ number of parallel T-sections

- $N_x$ number of SMs in branch "x"
- $N_{HB}$ number of half-bridge SMs
- $N_{FB}$ number of full-bridge SMs
- $k_r$ transformation ratio ($V_{dci}/V_{dco}$)
- $s$ voltage safety margin
- $V_c$ capacitor voltage
- $V^\infty_x$ sum of the capacitor voltages of the branch "x"
- $P_{eq}$ average exchanged power by branch "x"
- $W_{eq}$ average energy in branch "x"
- $P_{inst}$ installed power in branch "x"
- $P_{dc}$ output dc power
- $P_{dci}$ input dc power

Uppercase variables (voltages/currents) represent dc components or peak values of the ac variables and lowercase variables represent ac variables.

II. INTRODUCTION

HIGH voltage direct current (HVdc) links based on voltage source converters (VSCs) are the prevailing solution for the connection of distant offshore wind power plants. These links, which currently are point-to-point, are paving the way for future multiterminal HVdc (MT-HVdc) grids. However, interconnection of HVdc grids with different voltage levels will require dc-dc converters [1], [2].

Several topologies of dc-dc converters, including isolated and non-isolated dc-dc converters, have been proposed for HVdc grids. Isolated dc-dc converters make use of a transformer and two front-to-front connected dc-ac converters to build a dc-ac-dc converter. Topologies such as the modular multilevel converter (MMC) [3], the alternate arm converter (AAC) [4], or diode rectifiers if bidirectional power flow is not required [5] can be used for the ac-dc converters. Alternatively, the voltage transformation can be achieved by means of a series or parallel connection of several dual-active bridges (DABs) [6]. However, for low and medium voltage transformation ratios, these topologies result in a low utilization of the installed power semiconductor devices and relatively high losses [7], [8].

In the autotransformer (HVdc-AT) topology [8] [9], both dc-ac and ac-dc converters are merged and the power transfer is shared by the converters and the transformer. Hence, the converter and transformer rated powers are diminished and overall efficiency is increased [8]. However, the isolation between both dc grids is lost despite using a transformer.

In non-isolated converters the voltage transformation is carried out by the MMC itself [10], hence, the transformer is eliminated and both losses and converter footprint are reduced. However, inner ac voltages and circulating currents are needed...
The transformation ratio, the higher the auxiliary ac voltage increases with the voltage transformation ratio. The higher breaker and hence contribute to develop future multiterminal capability can reduce the overall cost of dc-dc converter and dc full-bridge SMs, which are not required during the normal switching frequencies are required.

Isolated dc-dc transformers have dc fault blocking capability [16]–[18]. However, coupled inductors and capacitors in [12], [13]. However, coupled inductors of such power and voltage rating are not currently available, introduce a single point of failure in the converter and, if not accurately matched, could lead to ac residual currents circulating through the dc poles.

The inner ac circulating currents can also be prevented from flowing through the dc poles by using several capacitors rated for hundreds of kilovolts and connected between the midpoints of the converter branches [14]. However, as in the previous case, avoiding such large passive components is advisable in terms of reliability and risk of ac currents flowing to the dc poles.

In [15] a T-converter, which consists of two series-connected double-II converters, uses two shunt branches to keep the ac voltages and currents inside the converter. Conversely, by paralleling two or more legs in the T-converter, the inner circulating currents can be made to flow from one leg to the other one. Thus, this configuration eliminates the need for shunt branches or dc link capacitors and increases the power device utilization and dc current handling [16]–[18]. On the other hand, the hybrid-cascaded converter uses the submodule (SM) capacitors as energy buffers to cyclically transmit power from the input to the output [19]. However, the current flow through each branch is discontinuous and high switching frequencies are required.

DC faults in HVdc grids are of major concern [20]–[25]. Isolated dc-dc transformers have dc fault blocking capability [24]. Conversely, the HVdc-AT and the non-isolated topologies cannot block dc faults unless a large number of additional full-bridge SMs, which are not required during the normal operation of the converter, are added at the expense of higher converter losses and lower power device utilization [9], [12], [25]. In this context, a dc-dc converter with fault blocking capability can reduce the overall cost of dc-dc converter and dc breaker and hence contribute to develop future multiterminal HVdc grids [26].

The power rating of non-isolated converters rapidly increases with the voltage transformation ratio. The higher the transformation ratio, the higher the auxiliary ac voltage and ac current needed to exchange energy amongst branches and to maintain the energy balance. These auxiliary ac components reduce the available voltage and current for the dc components, thus decreasing the power transfer capability. Moreover, inadequate selection of the amplitude of the auxiliary ac voltage and the inner dc voltage, which are two degrees of freedom in non-isolated dc-dc MMC design, may result in such a poor utilization of the power semiconductor devices that the converter becomes impractical. The influence of the value of the inner ac voltage and the capacitor voltages is analyzed in [27] with the aim of minimizing the ac circulating current. However, minimizing the circulating current does not ensure that the transmitted power per SM is optimized since it requires adding additional SMs. Moreover, no recommendations regarding the optimal values are provided in [27]. The design criterion in [28] is to use only HB-SMs in all branches. However, this criterion does not ensure that the transmitted power per SM is maximized either. In [18] the ISeb and DeB are constrained to the use of only HB-SMs regardless of the voltage ratio, which severely limits the transmitted power when operating at a high and close to unit step ratios.

In this paper, the double T-converter, whose topology and controls were presented in [16], [28], is analysed with the following objectives: i) optimal sizing in terms of installed capacity, that is, maximize the power transfer capability per SM, and ii) study of the converter fault blocking capability to isolate dc faults. Hence, the main goal is to carry out a thorough study of the double T-converter to obtain the optimal converter sizing and, at the same time, maximize converter functionality. Both these two issues are of particular relevance for the evaluation of this converter for actual projects.

### III. Converter Description

The structure of the dc-dc T-converter is shown in Fig. 1, where the variables of the upper and lower halves are denoted with subscripts “p” and “n”, respectively. Each half consists of $k_T$ T-sections connected in parallel (the T-sections are identified with subscripts “1”, “2”, etc.) and each T-section has three branches named input series (ISeb), derivation (DeB), and output series (OSeB), respectively (hereinafter the variables related to each branch are denoted with subscripts “iSe”, “De” and “OSe”, respectively). The branches consist of an arrangement of N cascaded SMs, where N can be different for each branch. Although only two T-sections ($k_T = 2$) are shown in Fig. 1, a higher number can be connected to increase the converter power handling.

![Fig. 1: Structure of the T-converter topology.](image1)

![Fig. 2: Equivalent circuit of the converter.](image2)
IV. Converter Control

Fig. 2 shows an equivalent circuit of the top half of the converter. Given that both halves operate in a similar manner, only the upper part will be analyzed. Moreover, the control of all T-sections is the same, thus, for the sake of generalization, subscripts “1”, “2”, “p” and “n” will be omitted hereinafter.

At the beginning, each branch should only generate a dc voltage and force the dc current to flow through it to transfer power between the input and the output. However, this would cause branch energy drifts, that is, sustained charge/discharge of the SM capacitors. Given that when the ISeB/OSeB dc current is positive the dc current through the DeB is negative, the energy drifts in the ISeB/OSeB and DeB are opposite. Hence, the SM capacitors of the ISeB/OSeB are charged whereas the SM capacitors of the DeB are discharged or vice versa, depending on the power transfer direction. To avoid this situation, ac voltages and currents are used in each branch so that the power exchanged by the dc components is balanced with the power exchanged by the ac components. In this way the net exchanged energy is zero and the averaged power flow is controlled by means of PI controllers that set the values of the dc component of the ac circulating currents $i_{uc}$ and $i_{oc}$, respectively. The dc components $I_{use}$ and $I_{ose}$ are considered as disturbances since they directly depend on the output current. Adding (2a), (2b) and (2c) yields:

$$
\frac{dV_{dco}}{dt} + \frac{dV_{dcm}}{dt} + \frac{dV_{dec}}{dt} = V_{dc}(1 - \frac{V_{dco}}{V_{dc}})I_{ose} + \frac{V_{dco}}{2}
$$  (3)

The total converter energy is controlled by means of $I_{dck}$. In all cases PI controllers that set the values of $I_{iu}$ and $I_{ou}$ are considered for regulating the branch energies.

B. Capacitor balancing control

The circulating current $i_q$ redistributes the energy amongst the capacitors within a branch. The value of this current is:

$$
i_{q} = I_{q}\sin\left(2\pi f_{u}t - k\frac{2\pi}{kT} - \frac{\pi}{2}\right) \quad k = 1 \cdots k_T
$$  (4)

Each SM also creates an ac voltage $v_{qj}$ ($j = 1 \cdots N$), which is in phase or shifted 180° from the circulating current $i_{qj}$, to extract/inject power from/to each particular SM capacitor. For this purpose, each capacitor voltage deviation with respect to the branch average capacitor voltage is fed into a PI that sets...
branch currents, respectively, as shown in Fig. 3. Moreover, the overall output current is controlled by the power (voltages and/or currents) used for the branch energy control. This study could be extended to any dc-dc topology that has some component of the DeB voltage of each T-section ($\Delta V_{\text{dc current}}$ through each OSeB). This control adjusts the dc voltage at the T-section midpoint. Substituting the ac and dc voltage for the branch energy control.

C. Branch current control
According to Fig. 2, the branch currents are:

$$I_{\text{ise}k} = I_{\text{ise}k} + I_{\text{ise}k} \sin \left(2\pi f_{\text{ac}} t - \frac{2\pi}{k} \right) + I_{\text{Iseg}} \sin \left(2\pi f_{\text{ac}} t - \frac{2\pi}{k} - \frac{\pi}{2} \right)$$

(5a)

$$I_{\text{dek}} = I_{\text{dek}} + (I_{\text{Iseg}} + I_{\text{Iseg}}) \sin \left(2\pi f_{\text{ac}} t - \frac{2\pi}{k} \right)$$

(5b)

$$2I_{\text{q}} \sin \left(2\pi f_{\text{ac}} t - \frac{2\pi}{k} \right) - I_{\text{Iseg}} \sin \left(2\pi f_{\text{ac}} t - \frac{2\pi}{k} - \frac{\pi}{2} \right)$$

(5c)

PI and PR controllers that set the branch voltages ($v_{\text{Iseg}}, v_{\text{Iseg}}$, $v_{\text{Iseg}}$) are used to control the dc and ac components of the branch currents, respectively, as shown in Fig. 3.

D. Output current and power sharing control
To prevent ac current from flowing through the dc poles, the dc current flowing through each T-section has to be the same. In this way the amplitude of the ac current through each T-section is also the same ($I_{\text{Iseg}} = I_{\text{Iseg}} = \cdots = I_{\text{Iseg}}$) and the ac components of the branch currents cancel out.

$$I_{\text{Iseg}} = \frac{I_{\text{Iseg}}}{k_{T}} = \frac{V_{\text{dco}}}{V_{\text{dec}}}$$

(6a)

$$I_{\text{Iseg}} = \frac{I_{\text{Iseg}}}{k_{T}} = \frac{V_{\text{dco}}}{V_{\text{dec}}}$$

(6b)

For this purpose, a current balancing control balances the dc current through each OSeB. This control adjusts the dc component of the DeB voltage of each T-section ($\Delta V_{\text{dco}}$) so the overall current is equally shared amongst the $k_{T}$ sections. Moreover, the overall output current is controlled by the power flow control that adjust the output dc voltage ($\Delta V_{\text{dco}}$).

V. CONVERTER ANALYSIS
According to Fig. 2, the inner ac voltage ($V_{\text{ac}}$) and the dc voltage ($V_{\text{dc}}$) do not affect the voltage conversion. Therefore the values of these two variables can be freely chosen to optimize the SM utilization. In this section, a study is carried out with the aim of maximizing the power that can be transmitted per SM. Although it is done for the T-topology, the study could be extended to any dc–dc topology that has some degree of freedom with regard to the inner converter variables (voltages and/or currents) used for the branch energy control.

A. Optimal SM power rating
The total SM power rating required to handle the rated output dc power (i.e. the installed power in terms of SMs), expressed as a ratio of the rated output dc power, is a useful measure of the utilization of SMs. Optimization of this ratio results in a converter having the least requirements in SM and capacitor counting, that is, maximizes the transmitted power per SM. Considering steady-state operation, the installed power (maximum branch voltage x maximum branch current) is computed according to the flow chart shown in Fig. 4:

$$P_{\text{r,i}} = \frac{V_{\text{dc}} \cdot I_{\text{dco}}}{2}$$

Similarly, considering power balance between dc and ac branch power exchange, the ac current amplitude of the ISeB and OSeB currents is:

$$I_{\text{Iseg}} = \frac{2V_{\text{dec}} - V_{\text{dco}}}{V_{\text{dc}}}$$

$$I_{\text{Iseg}} = \frac{2V_{\text{dec}} - V_{\text{dco}}}{V_{\text{dc}}}$$

(9a)

(9b)

Unlike the dc current, the amplitude of circulating current depends on the auxiliary ac voltage amplitude and the dc voltage at the T-section midpoint. Substituting the ac and dc branch currents given in (6), and (9) into the power ratings in (7), the total power rating ($P_{r,i}$) of the converter, in per-unit of the output power ($P_{\text{dco}} = V_{\text{dco}}I_{\text{dco}}$), is as given in (10).

$$V_{\text{dco}} \geq V_{\text{dec}}$$

(10a)

$$P_{r,i} = \frac{1}{V_{\text{dec}}} \cdot \frac{V_{\text{dco}}}{2} \cdot (V_{\text{dec}} + V_{\text{dc}}^2 + 5V_{\text{dec}}V_{\text{dco}}V_{\text{dc}} - 2V_{\text{dec}}V_{\text{dco}}V_{\text{dc}} - 3V_{\text{dec}}V_{\text{dco}}V_{\text{dc}})$$

$$V_{\text{dco}} \geq V_{\text{dec}}$$

(10b)

$$P_{r,i} = \frac{2}{V_{\text{dec}}} \cdot \frac{V_{\text{dco}}}{2} \cdot (V_{\text{dec}} + V_{\text{dc}}^2 - 4V_{\text{dec}}V_{\text{dco}}V_{\text{dc}} + 3V_{\text{dec}}V_{\text{dco}}V_{\text{dc}} + V_{\text{dc}}^2 - 3V_{\text{dec}}V_{\text{dco}}V_{\text{dc}})$$

$$V_{\text{dco}} \geq V_{\text{dec}}$$

(10c)

$$P_{r,i} = \frac{2}{V_{\text{dec}}} \cdot \frac{V_{\text{dco}}}{2} \cdot (V_{\text{dec}} + V_{\text{dc}}^2 - 6V_{\text{dec}}V_{\text{dco}}V_{\text{dc}} + 3V_{\text{dec}}V_{\text{dco}}V_{\text{dc}} + V_{\text{dc}}^2 - 5V_{\text{dec}}V_{\text{dco}}V_{\text{dc}} + V_{\text{dc}}^2 + 2V_{\text{dec}}V_{\text{dco}}V_{\text{dc}})$$

The values of $V_{\text{dco}}$ and $V_{\text{dec}}$ that minimize the power rating are:

$$V_{\text{dco}} = V_{\text{dec}} \sqrt{\frac{V_{\text{dco}}}{V_{\text{dec}}} - 1} = V_{\text{dec}} \sqrt{\frac{V_{\text{dec}}}{V_{\text{dco}}} - 1}$$

Note that minimization of the power rating requires $V_{\text{dco}} = V_{\text{dec}}$. This is explained by the fact that for the same dc voltage drop in the series branches ($V_{\text{dco}} - V_{\text{dec}} = V_{\text{dco}} - V_{\text{dc}}$), the ISeB requires an ac circulating current that is $k_{T} = k_{T} = 1$. The final version of record is available at http://dx.doi.org/10.1109/TPWRD.2020.2966751
it is not advisable to select values of the inner dc voltage that
amplitude of the ac voltage. The slope of the power rating
that minimizes the power rating. Hence, it is feasible to slightly
design requirements that will be discussed later, for instance,
curves are relatively constant around the optimal value of
which limits the dc power transfer. However, the power rating
capability of the IGBTs is used to handle the ac currents,
require large circulating currents, thus, most of the current
the input and output sides must be inserted in the ISeB.
Fig. 5 shows the converter power rating ($P_r$) as a function of $V_u$ for four voltage ratios ($k_r$) and five values of the inner dc voltage (with $V_{dco} = 1$ pu). The power rating for low values of $V_u$ increases sharply due to the high circulating currents needed to transfer energy amongst the branches. Thus, most of the IGBTs current capability is used to handle the ac currents, which limits the dc power transfer. However, the power rating curves are relatively constant around the optimal value of $V_u$ that minimizes the power rating. Hence, it is feasible to slightly modify $V_u$ around this optimal point to take into account other design requirements that will be discussed later, for instance, the fault current blocking capability or the type of SMs.

Fig. 6 shows the power rating of the converter as a function of $V_{dcm}$ for four voltages ratios and five values of the amplitude of the ac voltage. The slope of the power rating curves is quite pronounced around the optimal point. Hence, it is not advisable to select values of the inner dc voltage that do not correspond to the optimal voltage.

The previous results highlight the importance of a proper selection of the auxiliary ac voltage and midpoint dc voltage to avoid extremely high power ratings that lead to a low utilization of the installed power. Substituting (11) in (10b), the optimal power rating is:

$$P_{r, opt}(k_r) = \frac{6\sqrt{(k_r - 1)^3 - 4k_r + 4k_r^2}}{k_r\sqrt{k_r - 1}} \quad (12)$$

Fig. 7 shows the minimum power rating in terms of SMs as a function of $k_r$ (with $V_{dco} = 1$ pu) when the optimal values of $V_u$ and $V_{dcm}$ given by (11) are used. High voltages ratios require large circulating currents, thus, most of the current capability of the IGBTs is used to handle the ac currents, which limits the dc power transfer.

A similar study has been carried out for the conventional dc-ac-dc [3] that uses to front-to-front ac-dc converters and a transformer. The balance between the dc and ac sides of one converter is:

$$3\frac{V_{ac}I_{ac}}{2} = 2V_{dco}I_{dco} \quad (13)$$

where $V_{ac}$ and $I_{ac}$ are the peak values of the ac voltages and currents, respectively. Taking into account that the peak ac voltage equals the dc voltage when HB-SMs are used, the previous equation can be simplified to:

$$I_{ac} = \frac{4}{3}I_{dco} \quad (14)$$

The peak value of the current through each branch of the converter is:

$$I_{br} = \frac{I_{dco}}{3} + \frac{I_{ac}}{2} = I_{dco} \quad (15)$$

The maximum branch voltage equals the dc pole-to-pole voltage. Hence, the installed power (maximum branch voltage $x$ maximum branch current) in per-unit in the six branches of both converters is:

$$P_r = 2\frac{6I_{dco}2V_{dco}}{2V_{dco}I_{dco}} = 12 \quad (16)$$

Regardless of the voltage ratio, the dc-ac-dc converter needs an installed power in the power converters that is twelve times the power that can transfer. Thus, the dc-dc converter is able to transfer more energy with the same amount of SMs for voltages ratios lower than 4.4, see Fig. 7. However, in contrast to the dc-dc converter, the dc-ac-dc converter also needs a transformer. If the power rating of the transformer,
taken as the sum of the VA rating of the transformer windings, is considered in the analysis, for the same total installed power, the dc-dc converter will be able to transfer more power between the dc grids for voltages ratios lower than 10.85, see Fig. 7. Hence, the converter is specially suitable for applications that require low or medium voltage transformation ratios, for instance, for the interconnection of HVdc lines of comparable voltage rating to form HVdc grids, and the control of power in such dc networks.

B. Rated power

Neglecting \( i_q \), the peak value of the currents through the ISeB and DeB is:

\[
\begin{align*}
\bar{i}_{\text{ise}}^\text{max} &= |i_{\text{ise}}^\text{max}| + |i_{iu}^\text{max}| = \frac{1}{k_r} I_{\text{dco}} + \frac{2}{k_r} \frac{V_{\text{dci}} - V_{\text{dco}}}{V_u} I_{\text{dco}} \\
\bar{i}_{\text{de}}^\text{max} &= |i_{\text{de}}^\text{max}| + |i_{iu}^\text{max}| = k_r - 1 I_{\text{dco}} + \frac{2}{k_r} \frac{V_{\text{dci}} - V_{\text{dco}}}{V_u} I_{\text{dco}}
\end{align*}
\]

From the previous expressions it can be seen that the branch that carries a higher current is:

\[
\begin{align*}
\bar{i}_{\text{ise}}^\text{max} > i_{\text{de}}^\text{max} & \quad k_r < 2 \quad \text{(18a)} \\
\bar{i}_{\text{ise}}^\text{max} < i_{\text{de}}^\text{max} & \quad k_r > 2 \quad \text{(18b)}
\end{align*}
\]

Considering that the maximum IGBT current is \( I_{\text{dci}}^\text{max} \), the maximum dc currents can be obtained from (6) and (17):

\[
\begin{align*}
I_{\text{dci}}^\text{ise}^\text{max} &= \frac{1}{1 + 2 \sqrt{k_r - 1}} I_{\text{dci}}^\text{max} \\
I_{\text{dci}}^\text{de}^\text{max} &= \frac{\sqrt{k_r - 1}}{\sqrt{k_r - 1} + 2} I_{\text{dci}}^\text{max}
\end{align*}
\]

The nominal dc power of each T-section is:

\[
\begin{align*}
P_T &= V_{\text{dci}} I_{\text{dci}}^\text{ise}^\text{max} \quad k_r \leq 2 \\
P_T &= V_{\text{dci}} I_{\text{dci}}^\text{de}^\text{max} \quad k_r \geq 2
\end{align*}
\]

Fig. 8 (black trace) shows the nominal dc power of each T-section (i.e. the transmitted dc power) for \( V_{\text{dci}} = 300 \text{ kV} \) and \( I_{\text{dci}}^\text{max} = 1 \text{ kA} \) when the optimal values of \( V_u \) and \( V_{\text{dcm}} \) given by (11) are used. As the voltage ratio \( k_r \) increases, the ac circulating currents also increase and the nominal dc power decreases. Hence, the T-topology is more convenient for relatively small voltage ratios in terms of power transmitted per SM. For large voltage ratios, the size of the considered converter will be too large and other topologies offer better power transmitted per SM (see Fig. 7).

C. SM type

Depending on the maximum and minimum values of each branch voltage, the corresponding branch requires half-bridge SMs (HB-SMs) or full-bridge SMs (FB-SMs). Considering the optimal values for \( V_{\text{dcm}} \) and \( V_u \), the branch voltages are:

\[
\begin{align*}
v_{\text{ise}} &= V_{\text{dci}} - \left( V_{\text{dco}} + V_{\text{dco}} \sqrt{k_r - 1} \sin(2\pi f_u t) \right) \\
v_{\text{de}} &= V_{\text{dco}} + V_{\text{dco}} \sqrt{k_r - 1} \sin(2\pi f_u t) \\
v_{\text{ose}} &= V_{\text{dco}} - \sqrt{k_r - 1} \sin(2\pi f_u t)
\end{align*}
\]

If the voltages \( v_{\text{ise}}, v_{\text{de}}, \) and \( v_{\text{ose}} \) are either always positive or negative (i.e. a unipolar voltage), the corresponding branch can simply use HB-SMs. Otherwise, FB-SMs are needed. From (21), the ISeB requires FB-SMs when \( k_r < 2 \), the DeB needs FB-SMs when \( k_r > 2 \) and the OSeB always needs FB-SMs.

Note that the ISeB and the DeB create a voltage that contains ac and dc components. Therefore, the branch voltages are shifted into the region of positive voltage values. Thus, these branches can use a combination of FB-SMs and HB-SMs, limiting the use of FB-SMs to the minimum required to create the negative voltage, if needed. Fig. 9 shows the proportion of FB-SMs in these two branches, which are given in (22).

\[
\begin{align*}
N_{\text{FB}_{\text{ise}}} &= \frac{\sqrt{k_r - 1} - k_r + 1}{k_r - 1} \\
N_{\text{FB}_{\text{de}}} &= \frac{\sqrt{k_r - 1} - 1}{1 + \sqrt{k_r - 1}}
\end{align*}
\]

Additionally, when the branch uses HB-SMs alone, or in combination with FB-SMs, the branch current should always alternate between positive and negative values within one cycle of the branch voltage. Otherwise, it is not possible to balance the HB-SMs and the FB-SMs since, depending on the direction of the current, the HB-SMs would only charge or discharge. Thus, the conditions \( I_{\text{ise}} < I_{iu} \) and \( I_{\text{de}} < I_{iu} \) should be met to use a combination of FB-SMs and HB-SMs in the ISeB and DeB, respectively. Otherwise, only FB-SMs can be employed.

\[
V_{\text{dco}} \frac{I_{\text{dco}}}{k_T} < 2 \frac{V_{\text{dco}} - V_{\text{dcm}}}{V_u} \frac{I_{\text{dco}}}{k_T} \rightarrow 2(V_{\text{dci}} - V_{\text{dcm}}) > V_u
\]

Considering the optimal values of \( V_{\text{dcm}} \) and \( V_u \) given in (11), the conditions in (23) are met when \( k_r > 1.25 \) and \( k_r < 5 \), respectively. Taking into account the previous considerations, Fig. 9 shows the proportion of FB-SMs in these two branches. As seen in Fig. 5, the converter power rating is relatively constant around the optimal value of \( V_u \). This suggests that it may be possible to replace FB-SMs with HB-SMs by reducing \( V_u \) without worsen significantly the power rating.
ISeB/DeB/OSeB is as follows:

\[ V_u = V_{dco} \sqrt{\frac{2 - 6k_r - 2k_r^2}{1 + 3k_r}} \quad \text{for} \quad k_r \leq 1.046 \]
\[ \quad \text{FB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = 2(k_r - 1)V_{dco} \quad \text{for} \quad 1.046 \leq k_r \leq 1.115 \]
\[ \quad \text{HB-SMs and FB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = V_{dco} \sqrt{\frac{2k_r - 2}{1 + 3k_r}} \quad \text{for} \quad 1.115 \leq k_r \leq 1.387 \]
\[ \quad \text{HB-SMs and FB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = (k_r - 1)V_{dco} \quad \text{for} \quad 1.387 \leq k_r \leq 1.667 \]
\[ \quad \text{HB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = V_{dco} \sqrt{\frac{2k_r - 2}{3}} \quad \text{for} \quad 1.667 \leq k_r \leq 2.5 \]
\[ \quad \text{HB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = V_{dco} \quad \text{for} \quad 2.5 \leq k_r \leq 3.581 \]
\[ \quad \text{HB-SMs / HB-SMs / FB-SMs} \]  

The optimal value of \( V_u \) obtained for the minimum SM/IGBT power rating is used.

D. Minimum power rating of the semiconductor power devices

The parameter \( P_r \) (\( P_r = \text{maximum branch voltage} \times \text{maximum branch current} \)) only considers the maximum branch voltage regardless of the type of SMs that the branch actually needs to create that voltage. Therefore, it is a measure of overall voltage and current capacity of SMs that maximizes the power transmitted per SMs.

To find out the minimum (optimal) installed power in terms of IGBTs, a similar analysis to that described in section V-A for \( P_r \), but taking into account the type of SM, is carried out. The optimal values for \( V_{dcm} \) and \( V_u \) are given in (24) and (25), respectively. The objective function (installed power in terms of IGBTs) and design constraints are in Appendix A.

\[ V_{dcm} = V_{dco} \]  

(24)

The optimal value of \( V_u \) and the type of SMs used in the ISeB/DeB/OSeB is as follows:

\[ V_u = V_{dco} \sqrt{\frac{2 - 6k_r - 2k_r^2}{1 + 3k_r}} \quad \text{for} \quad k_r \leq 1.046 \]
\[ \quad \text{FB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = 2(k_r - 1)V_{dco} \quad \text{for} \quad 1.046 \leq k_r \leq 1.115 \]
\[ \quad \text{HB-SMs and FB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = V_{dco} \sqrt{\frac{2k_r - 2}{1 + 3k_r}} \quad \text{for} \quad 1.115 \leq k_r \leq 1.387 \]
\[ \quad \text{HB-SMs and FB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = (k_r - 1)V_{dco} \quad \text{for} \quad 1.387 \leq k_r \leq 1.667 \]
\[ \quad \text{HB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = V_{dco} \sqrt{\frac{2k_r - 2}{3}} \quad \text{for} \quad 1.667 \leq k_r \leq 2.5 \]
\[ \quad \text{HB-SMs / HB-SMs / FB-SMs} \]  
\[ V_u = V_{dco} \quad \text{for} \quad 2.5 \leq k_r \leq 3.581 \]
\[ \quad \text{HB-SMs / HB-SMs / FB-SMs} \]  

(25)

Fig. 10 shows the optimal values of \( V_u \) obtained for the minimum IGBT power rating and for the minimum SM power rating. The IGBT power rating optimization takes into account the type of SM, thus, the number of IGBTs. As can be seen, the optimal \( V_u \) for minimum IGBT power rating is smaller than that for minimum SM power rating. In this way, fewer FB-SMs are required. For instance, for \( k_r = 3 \), the optimal values obtained for the minimum SM power rating are \( V_{dcm} = V_{dco} \) and \( V_u = 1.41V_{dco} \). Hence, given that \( V_{dco} > V_{dcm} \), the derivation branch requires FB-SMs. On the other hand, the optimal values obtained for the minimum IGBT power rating are \( V_{dcm} = V_{dco} \) and \( V_u = 1.41V_{dco} \). In this case, only HB-SMs are required in the derivation branch, so a fewer number of semiconductor power devices are required. However, as shown in Fig. 8, which plots the feasible nominal power of a 300 kV converter using 1.0 kA SMs, minimization of installed IGBT power leads to a smaller converter nominal power than minimization of installed SM power rating.

Fig. 11 shows the number of SMs required per MW of dc power. Black/blue: Optimal value of \( V_u \) obtained for the minimum SM/IGBT power rating is used.

Fig. 12 shows the IGBT power rating as a function of \( k_r \).
TABLE I: Inner ac voltage for different dc-dc topologies.

| Topology | \( k_r = 1.25 \) | \( k_r = 2 \) | \( k_r = 5 \) |
|----------|----------------|----------------|----------------|
| [12]     | 0.55           | 0.55           | 0.55           |
| [3]      | 0.533          | 0.533          | 0.533          |
| T-converter | 0.5          | 0.5            | 0.4            |

TABLE II: Device losses

| Topology | \( k_r = 1.25 \) | \( k_r = 2 \) | \( k_r = 5 \) |
|----------|----------------|----------------|----------------|
| [12]     | 1.04%          | 0.99%          | 3.30%          |
| [3]      | 1.82%          | 1.82%          | 1.82%          |
| T-converter | 0.93%      | 1.50%          | 3.72%          |

In general, results in Fig. 8, Fig. 11 and Fig. 12 show that, for low to medium voltage ratios, the total number of SMs, the maximum transmitted power and the IGBT power rating do not change significantly with the design approach (minimum SM power rating or minimum IGBT power rating). To some extent this is justified by the fact both optimization approaches yields the same inner dc voltage (\( V_{dcin} = V_{dco} \)) and that, as shown in Fig. 5, around optimal \( V_u \), power rating does not vary significantly with \( V_u \).

E. Losses

The studied T-converter is compared with the topologies proposed in [3] and [12] in terms of losses of the semiconductor power devices. The SMs are rated at 2.5 kV and 1 kA, hence, an IGBT of 4.5 kV and 1.2 kA is used (Infineon IGBT device FZ120R45KL3_B5). The frequency of the circulating current is 100 Hz and a voltage margin factor \( k_s \) of 1.2 considered to account for SMs voltage reduction due to ripple in the capacitor voltages required to adequately force the branch current. The average switching frequency of the IGBTs is 500 Hz and 250 Hz for the HB-SMs and FB-SMs, respectively.

For a nominal branch current of 1 kA, the input dc current and the value of the voltage \( V_u \) in per unit of the input voltage are shown in Table I for three voltage ratios. In all cases, an input voltage of 41.6 kV has been considered, which corresponds to the nominal voltage of the front-to-front topology with 20 SMs per branch with \( k_s = 1.2 \). Table II shows the losses of the three topologies. Note that only the losses of the semiconductor power devices are considered. However, the topology in [3] uses a transformer and the topology in [12] uses a coupled inductor, which introduce additional losses.

VI. FAULT BLOCKING CAPABILITY ANALYSIS

The converter capability to block dc faults, either at its input side or output side, depends on the counter voltage it can insert into the fault current path once the converter is blocked [19]. Fig. 13 shows the equivalent circuit of the converter, assuming all power devices are blocked, for a dc fault at the input and output sides of the converter, respectively. In Fig. 13, the capacitors in green apply to case of FB-SMs. For HB-SMs no such capacitor exists and therefore the corresponding voltage is zero. Besides, for HB-SMs, depending on the direction of the fault current, the SM capacitor is bypassed by the antiparallel diode and, hence, the SM voltage is zero.

After blocking the converter, the voltage inserted by each branch is the sum of all SM capacitor voltages in that branch and this is proportional to the maximum branch voltage during normal operation, i.e. the voltage rating of the branch, as given in (26).

\[
V_{case} = N_{case} V_{case} = k_s \left( V_{dcin} - \left( V_{dco} - V_{dco} \sqrt{k_r - 1} \right) \right) \quad (26a)
\]

\[
V_{cde} = N_{cde} V_{cde} = k_s \left( V_{dco} + V_{dco} \sqrt{k_r - 1} \right) \quad (26b)
\]

\[
V_{cose} = N_{cose} V_{cose} = k_s V_{dco} \sqrt{k_r - 1} \quad (26c)
\]

For dc faults at the output side, the converter response does not depend on the SM type used in the ISeB and DeB (see the current path depicted in red in Fig. 13). Considering that the output voltage drops to zero, the converter will be able to block the fault current if:

\[
V_{case}^s + V_{cose}^s > V_{dci} \quad (27)
\]

Substituting (26) in (27):

\[
2k_s \sqrt{k_r - 1} > k_r - k_s (k_r - 1) \quad (28)
\]

For a value of \( k_s = 1.2 \), the converter is able to block the fault current if \( k_r > 1.16 \).

Unlike the case of short-circuit at the output side, the converter response to a short-circuit at the input side depends on the SM type used in the ISeB. As shown in Section V-C, for \( k_r > 2 \), the ISeB does not use FB-SMs, therefore, only the OSeB can insert a voltage which opposes to the fault. Considering that the input voltage drops to zero, the converter will be able to block the fault current if:

\[
V_{case}^s > V_{dco} \quad (29)
\]

Substituting (26) into (29):

\[
k_s \sqrt{k_r - 1} > 1 \quad (30)
\]

Given that the previous condition is always met, the converter can always block the fault currents when \( k_r > 2 \).

For lower voltage ratios (\( k_r < 2 \)) the ISeB requires FB-SMs, therefore, it can also contribute to block the fault. Considering that the input voltage drops to zero, the converter will be able to block the fault current if:

\[
N_{FBS} \times \% \times V_{case}^s + V_{cose}^s > V_{dco} \quad (31)
\]

Substituting (22a) and (26) in (31):

\[
\frac{k_r - 1}{k_r - 1 + \sqrt{k_r - 1}} k_s \left( k_r - 1 + \sqrt{k_r - 1} \right) + k_s \sqrt{k_r - 1} > 1 \quad (32)
\]

For a value of \( k_s = 1.2 \), considering the ISeB uses the percentage of FB-SMs given in (22a) (minimum number of FB-SMs as percentage of the total number of SMs), the
The system shown in Fig. 14 is used to study the behavior of the T-converter in the event of dc faults. The grid has a bipolar topology and the parameters of the converter are listed in Table III. The converter is simulated using a simplified model that accurately reproduces its behavior during dc faults [30].

### VII. RESULTS

The system shown in Fig. 14 is used to study the behavior of the T-converter in the event of dc faults. The grid has a bipolar topology and the parameters of the converter are listed in Table III. The converter is blocked into account communication and converter blocking delays. Altogether, as shown by results here, the converter is blocked around 625 µs after the fault onset. Hence, following the

---

**TABLE III: System parameters.**

| Parameter | Value |
|-----------|-------|
| $V_{dcl}$ | ±300 kV |
| $V_{dco}$ | ±150 kV |
| $P$ | 400 MW |
| $I_{dc,m}$ | 150 kA |
| $C_{SM}$ | 3000 µF |
| $L_{dco}$ | 35.8 mH |
| $f$ | 100 Hz |
| $k_r$ | 2 |
| $I_{U,U}$ | 1 kA |

---

**Fig. 14: Schematic of the bipolar HVdc grid.**

![Schematic of the bipolar HVdc grid](image)

**Fig. 15: Converter branch currents during a dc fault at the input positive pole.**

The converter can block fault currents when $k_r > 1.35$. This value can be extended to $k_r > 1.125$ if all the SMs of the ISeB, instead of the fraction in (22a), are FB-SMs. Note that this exchange of HB-SMs to FB-SMs is only needed for $1.25 < k_r < 1.35$.

From the previous analysis it is concluded that if both the ISeB and the OSeB only use FB-SMs, the converter will be able to block faults at the output side when $k_r > 1.16$ and at the input side when $k_r > 1.125$. However, the converter can isolate dc faults for any voltage ratio by slightly increasing the number of FB-SMs in these two branches.

Other non-isolated topologies need to replace HB-SMs by FB-SMs and/or add additional FB-SMs to block dc faults, regardless of the voltage ratio [12], [25]. Thus, those topologies require additional SMs that are not needed during the normal operation of the converter. On the contrary, the T-topology does not require any modification for voltages ratios $k_r > 1.35$. Moreover, it only requires some additional SMs for voltages ratios $k_r < 1.16$.

---

**Fig. 16: Surge arrester.**

![Surge arrester](image)

---

**Fig. 17: Converter branch currents during a dc fault at the input positive pole. The surge arrester is used.**

A surge arrester can be installed at the input side of the converter to dissipate energy, Fig. 16. In the event of a dc fault, the IGBTs are switched off and the current flows through the surge arrester where the energy is dissipated. Provided that the counter voltage between the input and output sides of the converter is inserted by the SM capacitors, the IGBTs of the surge arrester only have to withstand the voltage drop in the varistor while it is dissipating energy. Thus, a low number of semiconductor devices (around 5-10 devices depending on the value of the arrester) are needed in contrast to solid-state dc circuit breakers [31].

**A. DC fault at the input side**

Initially the converter transmits rated power (400 MW) from the high voltage to the low voltage side. At $t = 15$ ms the positive pole voltage of the ±300 kV grid drops to zero due to a pole-to-ground fault. The SMs of the top half of the converter are blocked after detecting the fault, that is, when the branch currents exceed 1.5 pu plus 100 µs that takes into account communication and converter blocking delays. Altogether, as shown by results here, the converter is blocked around 625 µs after the fault onset. Hence, following the

---

**Fig. 17a: Converter branch currents through the top half of the converter.**

![Converter branch currents through the top half of the converter](image)

---

**Fig. 17b: Converter branch currents through the bottom half of the converter.**

![Converter branch currents through the bottom half of the converter](image)

---

The SM capacitor voltages of each branch are shown in Fig. 18, where the SMs with the maximum and minimum voltage besides the average SM capacitor voltage are plotted in the graphs. Once the SMs of the top branches are blocked the capacitor voltages remain constant within safe values. On the other hand, the SM capacitor voltages of the bottom half remain well-controlled despite the transient that occurs when
power from the high voltage to the low voltage side and at shown in Fig. 20. As previously, the converter transmits rated stored energy and the fault clearing time increase. A higher

Moreover, the voltage in the surge arrester also decreases, inductors already limit the fault currents, high values of the time when the current drops below 1 pu and to zero, respectively. A high value of dissipates,

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/TPWRD.2020.2966751

TABLE IV: Influence of the inductor $L_{sa}$ on the fault current.

| $L_{sa}$ (mH) | $t_{M}$ (ms) | $I_{pk}$ (kA) | $E_{sa}$ (kJ) | $V_{sa}$ (kV) | $t_{n}$ (ms) | $t_{cl}$ (ms) |
|---------------|--------------|---------------|---------------|---------------|--------------|--------------|
| 0             | 0.490        | 1.80          | 0.108         | 21.06         | 1.93         | 7.8          |
| 50            | 0.980        | 1.69          | 0.199         | 16.39         | 3.62         | 34.35        |
| 100           | 1.44         | 1.60          | 0.238         | 13.79         | 10.51        | 53.72        |
| 150           | 1.93         | 1.56          | 0.296         | 12.98         | 14.34        | 72.26        |

the current starts flowing through the return cable. Fig. 19 shows the voltage drop, the current and the dissipated energy in the surge arrester.

The previous results have been obtained without considering the surge arrester voltage ($L_{sa} = 0$ mH, see Fig. 16). Table IV presents the results for different values of $L_{sa}$, where $t_{M}$ is the time when the converter is blocked and the surge arrester is connected, $I_{pk}$ is the peak fault current, $E_{sa}$ is the energy dissipated, $V_{sa}$ is the surge arrester voltage, $t_{n}$ and $t_{cl}$ are the time when the current drops below 1 pu and to zero, respectively. A high value of $L_{sa}$ limits the increase rate of the fault current, thus, it reduces the peak fault current without needing to detect the fault and to block the converter so fast. Moreover, the voltage in the surge arrester also decreases, hence, a lower number of IGBTs are required. However, the stored energy and the fault clearing time increase. A higher value of the resistance of the surge arrester reduces the clearing time at expense of higher $V_{sa}$. Provided that the branch inductors already limit the fault currents, high values of the inductance $L_{sa}$ do not improve the fault clearing response.

B. DC fault at the output side

The converter response to dc faults at the output side is shown in Fig. 20. As previously, the converter transmits rated power from the high voltage to the low voltage side and at

![Fig. 18: SM capacitor voltages during a dc fault at the positive input pole.](image)

![Fig. 19: Voltage, current and dissipated energy in the arrester.](image)

![Fig. 20: Converter branch currents during a dc fault at the output positive pole. The surge arrester is not used.](image)

![Fig. 21: SM capacitor voltages during a dc fault at the positive output pole. The surge arrester is not used.](image)

VIII. DISCUSSION

A. DC-DC MMC Sizing

Transformerless dc-dc converters require inner ac branch voltages and ac circulating currents to transfer energy among
branches. This helps in maintaining the balance between the energy delivered and that recovered by each branch over a given time interval. In the T-topology, the value of the branch ac voltage ($V_u$) and the inner dc voltage ($V_{dcm}$) can be freely chosen to optimize converter design and operation. The analysis in section V shows that the amplitude of $V_u$ and $V_{dcm}$ has a significant impact on the number of SMs and power semiconductor devices required to transfer a given dc power.

The power transferred between branches is given by $P = V_u I_u / 2$. The higher the ac branch voltage, the lower the circulating current needed to maintain branch energy balance. Thus, for SMs of a given current rating, there is more room for the dc current and more dc power can be transmitted. However, higher ac voltages require a larger number of SMs.

Additionally, the voltage difference between the input and the output sides can be shared between the ISeB and OSeB. However, the OSeB requires an ac circulating current that is $k_r$ times bigger than that of the ISeB. Thus, selection of suitable values of $V_u$ and $V_{dcm}$ is not obvious. Optimization analysis shows that $V_u = V_{dcm} \sqrt{k_r - 1}$ and $V_{dcm} = V_{dcm}$ minimizes the installed power in terms of SMs and power semiconductor devices, that is, these values maximizes the transmitted dc power per SM.

The optimal value of $V_u$ that minimizes the power rating of the semiconductor power devices has also been obtained. In this case, for a given $k_r$, the optimal values of $V_u$ are smaller than those which minimizes the SMs power rating. This is a way of minimizing the number of required FB SMs.

In general, the use of non-optimal values of $V_{dcm}$ and $V_u$ will lead to a converter with higher SM/IGBT power rating to transmit the same amount dc power.

The proposed sizing procedure can also be used to consider additional headroom for corner cases (i.e. transients and fault conditions) which can be translated to slightly increased voltage and current requirements.

B. DC-DC MMC Fault Blocking Capability

The T dc-dc converter can block dc faults over a wide range of voltage ratio without resorting to additional SMs. A converter design which minimizes the installed capacity in terms of SMs, for example, is able to block fault at the input side when $k_r > 1.25$ and at the output side if $k_r > 1.16$.

In general, the use of some additional FB-SMs contributes to block faults and allows the increase of the value of $V_u$, which, in turn, reduces the circulating current. Increasing the value of $V_u$ has only a small effect on the power capability of the converter. In contrast, the use of a suboptimal value of $V_{dcm}$ is not advisable because it significantly reduces the power capability of the converter. Therefore, the use of some additional FB-SMs is a good choice to extend the fault blocking capability of the converter, if they are also used to increase the value of $V_u$. In the optimized converter, extending the fault blocking capability to voltages ratios close to 1 requires only a few additional FB-SMs in the ISeB and/or OSeB (respect to those for normal operation).

Upon fault detection, the IGBTs of the SMs are blocked and arm currents rapidly decay to zero. Exception is made to faults at the input side for $k_r > 2$. The ISeB of the optimized converter, in this case, uses only HB-SMs. Therefore, the ISeB is unable to insert a counter voltage when the current flows from the converter midpoint towards the input side (the ISeB current flows through the antiparallel diodes). As a consequence, because of the energy trapped in the inductive components, the ISeB current decays slowly to zero. To accelerate the current decay, a surge arrester in the ISeB can be used to help in dissipating the trapped energy.

IX. Conclusions

This paper has studied two important aspects for the utilization of transformerless dc-dc converters in high voltage high power applications, namely optimal sizing and fault blocking capability. These aspects have an important impact on both the capital and operational cost of the converter.

In optimizing the converter design, the values of the inner dc voltage ($V_{dcm}$) and the branch ac voltages ($V_u$) that minimize either the installed converter capacity or the semiconductor area have been derived. It is found that minimization of the semiconductor area requires a slightly smaller ac voltage than that which minimizes the installed converter capacity. Nevertheless, both optimization criteria result in a high efficiency dc-dc converter, particularly for small voltage conversion ratios ($k_r$).

The fault blocking capability of the T-topology dc-dc converter using the optimal design has also been analyzed. In contrast to alternative topologies, like the HVdc-AT that requires additional HB-SMs and FB-SMs when compared to those required for the normal operation, the T dc-dc converter can block dc faults over a wide range of voltage ratio without resorting to additional SMs.

Therefore, the T-topology, designed according to a criterion which minimizes the installed capacity in power converters, or alternatively the silicon area, may be a good alternative for high voltage high power dc-dc converters that require a small voltage conversion ratio, while providing dc fault blocking capability at no or little additional cost.

APPENDIX

The required power in terms of IGBTs is:

$$P_{I2} = I \cdot 2 \cdot N_{eq} \cdot V_c$$  \hspace{1cm} (34)

where $N_{eq} = (N_{HB} + 2N_{FB})$, being $N_{HB}$ and $N_{FB}$ the number of HB-SMs and FB-SMs, respectively, used in the converter. $I$ is the peak value of the branch current.

The number of SMs in each branch is:

$$N_{ise} = \frac{|V_{dci} - V_{dcm}| + V_u}{V_c}$$  \hspace{1cm} (35a)

$$N_{dc} = \frac{V_{dcm} + V_u}{V_c}$$  \hspace{1cm} (35b)

$$N_{ise} = \frac{|V_{dcm} - V_{dci}| + V_u}{V_c}$$  \hspace{1cm} (35c)

As discussed in Section V-C, FB-SMs are needed to create a negative branch voltage. Otherwise branch voltage can be created by HB-SMs alone. Branch voltages depends not only on the input and output DC voltages but also on the internal ac and dc voltages ($V_u$ and $V_{dcm}$).
For the ISeB:

\[
\text{if } V_{dcu} \geq V_{dem} \quad \text{&} \quad V_{dem} + V_u \leq V_{dcu} \rightarrow \text{HB-SMs} \quad (36a)
\]

\[
\text{if } V_{dcu} \geq V_{dem} \quad \text{&} \quad V_{dem} + V_u \geq V_{dcu} \rightarrow \text{FB-SMs} \quad (36b)
\]

\[
\text{if } V_{dcu} \leq V_{dem} \quad \text{&} \quad V_{dem} + V_u \leq V_{dcu} \rightarrow \text{HB-SMs} \quad (36c)
\]

\[
\text{if } V_{dcu} \leq V_{dem} \quad \text{&} \quad V_{dcu} + V_u \geq V_{dem} \rightarrow \text{FB-SMs} \quad (36d)
\]

For the DeB:

\[
\text{if } V_{dem} \geq V_u \rightarrow \text{HB-SMs} \quad (37a)
\]

\[
\text{if } V_{dem} \leq V_u \rightarrow \text{FB-SMs} \quad (37b)
\]

For the OSeB:

\[
\text{if } V_{dcu} \geq V_{deo} \quad \text{&} \quad V_{deo} + V_u \leq V_{dcu} \rightarrow \text{HB-SMs} \quad (38a)
\]

\[
\text{if } V_{dcu} \geq V_{deo} \quad \text{&} \quad V_{deo} + V_u \geq V_{dcu} \rightarrow \text{FB-SMs} \quad (38b)
\]

\[
\text{if } V_{dcu} \leq V_{deo} \quad \text{&} \quad V_{deo} + V_u \leq V_{dcu} \rightarrow \text{FB-SMs} \quad (38c)
\]

\[
\text{if } V_{dcu} \leq V_{deo} \quad \text{&} \quad V_{dcu} + V_u \geq V_{deo} \rightarrow \text{HB-SMs} \quad (38d)
\]

In case of needing FB-SMs, a combination of HB-SMs and FB-SMs can be used. The proportion of each type of SM is:

\[
\text{For the ISeB:}
\]

\[
\text{If } (V_{dcu} > V_{dcu} \text{ & } V_{dcu} + V_u > V_{dcu}) |(2 |V_{dcu} - V_{dem}|) < V_u)
\]

\[
p_{iseF B} = \frac{V_{dcu} - V_{dem} + V_u}{V_{dcu} - V_{dem} + V_u}
\]

\[
\text{For the OSeB:}
\]

\[
\text{If } (V_{dcu} > V_{dcu} \text{ & } V_{dcu} + V_u > V_{dcu}) |(2 |V_{dcu} - V_{deo}|) < V_u)
\]

\[
p_{oseF B} = \frac{V_{deo} - V_{dcu} + V_u}{V_{deo} - V_{dcu} + V_u}
\]

\[
\text{The equivalent number of SMs is:}
\]

\[
N_{iseeq} = N_{ise}(p_{iseF B} + 2p_{iseF B})
\]

\[
\text{For the DeB:}
\]

\[
\text{If } 2V_{dcu} < V_u:
\]

\[
p_{deF B} = \frac{1}{V_u - V_{dcu}}
\]

\[
\text{If } V_u > V_{dcu}:
\]

\[
p_{deF B} = \frac{V_{dcu} + V_u}{V_{dcu}}
\]

The equivalent number of SMs is:

\[
N_{deeq} = N_{de}(p_{deF B} + 2p_{deF B})
\]

The maximum values of the arm currents are:

\[
i_{ise} = I_{ise} + I_{uo} = \frac{I_{dcu}}{k_F} + 2\frac{V_{dcu} - V_{dem} V_{deo} I_{aco}}{V_u}
\]

\[
i_{ose} = I_{ose} + I_{ou} = \frac{I_{dcu}}{k_F} + 2\frac{V_{dem} - V_{deo} I_{aco}}{V_u}
\]

\[
i_{de} = I_{de} + I_{iu} = \frac{(V_{deo} - 1) I_{dcu}}{V_{dcu}} + 2\frac{V_{dcu} - V_{deo} I_{aco}}{V_u}
\]

Replacing the values of (41), (44), (47) and (48) in (34), the installed power in terms of IGBTs, in per unit of the output power (V_{deo}I_{aco}), is:

\[
P_{2} = 2V_{dcm}^2 \cdot N_{iseeq} \cdot i_{ise} + N_{deeq} \cdot i_{de} + N_{oseeq} \cdot i_{ose}
\]

\[
V_{dcm} I_{aco}
\]

\[
\text{REFERENCES}
\]

[1] K. Rouzebehi, J. I. Candela, G. B. Gharaghpeisian, L. Harmefors, A. Luna, and P. Rodriguez, “Multiterminal DC grids: Operating analogies to AC power systems,” Renew. and Sustain. Energy Rev., vol. 70, pp. 886–895, Apr. 2017.

[2] M. Barnes and A. Beddard, “Voltage Source Converter HVDC Links: The State of the Art and Issues Going Forward,” Energy Procedia, vol. 24, pp. 108–122, Jan. 2012.

[3] Z. Xing, X. Ruan, H. You, X. Yang, D. Yao, and C. Yuan, “Soft-Switching Operation of isolated Modular DC-DC Converters for Application in HVDC Grids,” IEEE Trans. Power Electron., vol. 31, no. 4, pp. 2753–2766, Apr. 2016.

[4] T. Luth, M. M. C. Merlin, T. C. Green, F. Hassan, and C. D. Barker, “High-Frequency Operation of a DC/AC/DC System for HVDC Applications,” IEEE Trans. Power Electron., vol. 29, no. 8, pp. 4107–4115, Aug. 2014.

[5] T. Luth, M. Merlin, and T. Green, “A DC/DC converter suitable for HVDC applications with large step-ratios,” in IEEE Energy Convers. Congr. and Expo. (ECCE), Sep. 2014, pp. 5331–5338.

[6] S. P. Engel, M. Stienerker, N. Soltan, S. Rabbee, H. Stagge, and R. W. De Doncker, “Comparison of the Modular Multilevel DC Converter and the Dual-Active Bridge Converter for Power Conversion in HVDC and MVDC Grids,” IEEE Trans. Power Electron., vol. 30, no. 1, pp. 124–137, Jan. 2015.

[7] T. Luth, M. M. C. Merlin, and T. C. Green, “Modular multilevel DC/DC converter architectures for HVDC taps,” in 16th Eur. Conf. on Power Electron. and Appl. (EPE-ECCCE Europe), 2014, pp. 1–10.

[8] A. Schoen and M.-M. Bakran, “Comparison of the most efficient DC-DC converters for power conversion in HVDC grids,” in PCIM Europe: Int. Exhib. and Conf. for Power Electron., Intell. Motion, Renew. Energy and Energy Manag., Prog. of 2015, pp. 1–9.

[9] A. Schon and M. M. Bakran, “A new HVDC-DC converter for the efficient connection of hvdc networks,” in PCIM Europe, Int. Exhib. & Conf. for Power Electron., Intell. Motion, Renew. Energy and Energy Manag., Nürnberg, 2013, pp. 525–532.

[10] J. A. Ferrera, “The Multilevel Modular DC Converter,” IEEE Trans. Power Electron., vol. 28, no. 10, pp. 4460–4465, Oct. 2013.

[11] R. Vidal, D. Soto, I. Andrade, J. Riedemann, C. Pesce, E. Belenguer, R. Pena, and R. Blasco-Gimenez, “A multilevel modular DC-DC converter topology,” Math. and Comput. in Simul., vol. 131, pp. 128–141, Jan. 2017.
[12] G. J. Kish, M. Ranjrum, and P. W. Lehn, “A Modular Multilevel DC/DC Converter With Fault Blocking Capability for HVDC Interconnects,” IEEE Trans. Power Electron., vol. 30, no. 1, pp. 148–162, Jan. 2015.

[13] H. Yang and M. Saeedifard, “A Capacitor Voltage Balancing Strategy with Minimized AC Circulating Current for the DC-DC Modular Multilevel Converter,” IEEE Trans. Ind. Electron., vol. 64, no. 2, pp. 956–965, Feb. 2017.

[14] S. Du, B. Wu, K. Tian, D. Xu, and N. R. Zargari, “A Novel Medium-Voltage Modular Multilevel DC-DC Converter,” IEEE Trans. Ind. Electron., vol. 63, no. 12, pp. 7939–7949, Dec. 2016.

[15] R. Vidal-Albalate, D. Soto-Sanchez, E. Belenguer, R. Pena, and R. Blasco-Gimenez, “Modular multi-level DC-DC converter for high-power and high-voltage applications,” in 41st Annu. Conf. of the IEEE Ind. Electron. Soc., IECON, 2015, pp. 3798–3803.

[16] R. Vidal-Albalate, J. Barahona, D. Soto-Sanchez, E. Belenguer, R. Pena, R. Blasco-Gimenez, and H. Zelaya de la Parra, “A Modular Multi-Level DC-DC Converter for HVDC grids,” in 42st Annu. Conf. of the IEEE Ind. Electron. Soc., IECON, Florence, Italy, 2016.

[17] K. Koska, P. Blaszczyk, P. Klimczak, P. Halat, and R. Jez, “Double Wye Modular Multilevel Converter - Direct DC-DC Topology,” in 8th IET International Conference on Power Electronics, Machines and Drives (PEMD), Glasgow, UK, 2016, pp. 6–6.

[18] S. Du and B. Wu, “A Transformerless Bipolar Modular Multilevel DC-DC Converter With Wide Voltage Ratios,” IEEE Trans. Power Electron., vol. 32, no. 11, pp. 8312–8321, Nov. 2017.

[19] J. Yang, Z. He, H. Pang, and G. Tang, “The Hybrid-Cascaded DC-DC Converters Suitable for HVdc Applications,” IEEE Trans. Power Electron., vol. 30, no. 10, pp. 5358–5363, Oct. 2015.

[20] S. Li, J. X. Yu, Y. Lu, C. Zhao, J. Zhang, C. Jiang, and S. Qiu, “An Auxiliary DC Circuit Breaker Utilizing an Augmented MMC,” IEEE Trans. Power Deliv., vol. 34, no. 2, pp. 561–571, Apr. 2019.

[21] T. H. Nguyen, K. Hassan Al Hosani, and M. El Mouristi, “Alternating Submodule Configuration Based MMCs with Carrier-Phase-Shift Modulation in HVDC Systems for DC-Fault Ride-Through Capability,” IEEE Trans. Ind. Informat., p. early access, 2019.

[22] R. Li, G. P. Adam, D. Holliday, J. E. Fletcher, and B. W. Williams, “Hybrid Cascaded Modular Multilevel Converter With DC Fault Ride-Through Capability for the HVDC Transmission System,” IEEE Trans. Power Del., vol. 30, no. 4, pp. 1853–1862, Aug. 2015.

[23] S. Wang, C. Li, O. D. Adeuyi, G. Li, C. E. Ugadee-Loo, and J. Liang, “Coordination of MMCs With Hybrid DC Circuit Breakers for HVDC Grid Protection,” IEEE Trans. Power Deliv., vol. 34, no. 1, pp. 11–22, Feb. 2019.

[24] R. Li, L. Xu, L. Yao, and B. W. Williams, “Active Control of DC Fault Currents in DC Solid-State Transducers During Ride-Through Operation of Multi-Terminal HVDC Systems,” IEEE Trans. Energy Convers., vol. 31, no. 4, pp. 1336–1346, Dec. 2016.

[25] Z. Suo, G. Li, R. Li, L. Xu, W. Wang, Y. Chi, and W. Sun, “Submodule configuration of HVDC-Dc autotransformer considering DC fault,” IET Power Electron., vol. 9, no. 15, pp. 2776–2785, Dec. 2016.

[26] C. D. Barker, C. C. Davidson, D. R. Trainer, and R. S. Whitehouse, “Requirements of DC-DC Converters to facilitate large DC Grids,” Cigre Session 2012, 2012.

[27] H. Yang, M. Saeedifard, and A. Yazdani, “An Enhanced Closed-Loop Control Strategy With Capacitor Voltage Elevation for the DC–DC Modular Multilevel Converter,” IEEE Trans. Ind. Electron., vol. 66, no. 3, pp. 2366–2375, 2019.

[28] K. Koska, P. Blaszczyk, P. Klimczak, P. Halat, and R. Jez, “Branch energy balancing of double wye DC-DC Modular Multilevel Converter,” in 19th European Conference on Power Electronics and Applications (EPE’17 ECCE Europe), Sep. 2017, pp. 1–10.

[29] M. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, “Circuit Topologies, Modeling, Control Schemes, and Applications of Modular Multilevel Converters,” IEEE Trans. Power Electron., vol. 30, no. 1, pp. 4–17, 2015.

[30] R. Vidal-Albalate, E. Belenguer, H. Beltran, and R. Blasco-Gimenez, “Efficient model for modular multi-level converter simulation,” Math. and Comput. in Simul., vol. 130, pp. 167–180, Dec. 2016.

[31] K. Sano and M. Takasaki, “A Surgeless Solid-State DC Circuit Breaker for Voltage-Source-Converter-Based HVDC Systems,” IEEE Trans. on Industry Applications, vol. 50, no. 4, pp. 2690–2699, Jul. 2014.

Ricardo Vidal-Albalate received the B.Sc. degree in industrial engineering and the Ph.D. degree in electrical engineering from the University of Magallanes, Punta Arenas, Chile, in 1989, and the Ph.D. degree in electrical engineering from Imperial College of London, London, U.K., in 1999. Since 1991, he has been a Lecturer with the University of Magallanes, where he is involved in teaching and research in Power Electronics and Drives. From 2010 to 2012, he was also a Research Associate with the Control and Power Group, Imperial College London. His research interests include large power converters for power system applications such as FACTS and HVDC.

Diego Soto-Sanchez (M’95) received the B.Sc. degree in electrical engineering from the University of Magallanes, Punta Arenas, Chile, in 1989, and the Ph.D. degree in electrical engineering from Imperial College of London, London, U.K., in 1999. Since 1991, he has been a Lecturer with the University of Magallanes, where he is involved in teaching and research in Power Electronics and Drives. From 2010 to 2012, he was also a Research Associate with the Control and Power Group, Imperial College London. His research interests include large power converters for power system applications such as FACTS and HVDC.

Enrique Belenguer (M’05) received the M.Sc. and Ph.D. degrees in electrical engineering from the Technical University of Valencia (UPV), Valencia, Spain, in 1992 and 1997, respectively. He is currently a Professor of electrical engineering with the Universitat Jaume I, Castelló de la Plana, Spain. His research areas are power system analysis, electrical machines, power quality, and grid integration of renewable energy systems.

Ruben Pena (S’95–M’97–SM’16) was born in Coronel, Chile. He received the B.Sc degree in electrical engineering from the University of Concepcion, Concepcion, Chile, in 1984, and the M.Sc. and Ph.D. degrees from the University of Nottingham, Nottingham, U.K., in 1992 and 1996, respectively. From 1985 to 2008, he was a Lecturer in the Universidad de Magallanes, Chile. He has been with the Electrical Engineering Department, Universidad de Concepcion, since 2008, where he is currently a Full Professor. His main interests include control of power electronics converters, ac drives, and renewable energy systems. Dr. Pena received the Best Paper Award from the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS in 2004, and the Ramon Salas Edward Award for research excellence from the Chilean Institute of Engineers in 2009.

Ramon Blasco-Gimenez (S’94–M’96–SM’10) obtained his BEng degree in Electrical Engineering from Universitat Politècnica de València (Spain) in 1992 and his PhD degree in Electrical and Electronic Engineering from the University of Nottingham (UK) in 1996. From 1992 to 1995 he was a Research Assistant at the Dept. of Electrical and Electronic Engineering of the University of Nottingham. In 1996 he joined the Dept. of Systems Engineering and Control of Universitat Politècnica de València, where he is currently a Professor. His research interests include HVdc diode rectifiers, Control of HVdc systems, Wind Power Generation and Grid Integration of Renewable Energy Systems. Dr Blasco-Gimenez has been a co-recipient of the 2004 IEEE Transactions on Industrial Electronics Best Paper Award.