Abstract

Query compilation is a processing technique that achieves very high processing speeds but has the disadvantage of introducing additional compilation latencies. These latencies cause an overhead that is relatively high for short-running and high-complexity queries. In this work, we present Flounder IR and ReSQL, our new approach to query compilation. Instead of using a general purpose intermediate representation (e.g., LLVM IR) during compilation, ReSQL uses Flounder IR, which is specifically designed for database processing. Flounder IR is lightweight and close to machine assembly. This simplifies the translation from IR to machine code, which otherwise is a costly translation step. Despite simple translation, compiled queries still benefit from the high processing speeds of the query compilation technique. We analyze the performance of our approach with micro-benchmarks and with ReSQL, which employs a full translation stack from SQL to machine code. We show reductions in compilation times up to two orders of magnitude over LLVM and show improvements in overall execution time for TPC-H queries up to 5.5× over state-of-the-art systems.

Keywords

Query processing · Query compilation · Just-in-time compilation

1 Introduction

Query compilation is a technique for query execution with extremely high efficiency. It uses just-in-time (JIT) compila-
tion to generate custom machine code for the execution of every query. The approach leverages a compiler stack that first translates the query from a relational query plan to an intermediate representation (IR), and then from the IR to native machine code for the target machine. The execution efficiency of the compiled code is very high compared to standard interpretation-based backends. However, by using compilation the technique adds a step to query execution, which introduces translation cost. Especially short-running queries and queries with high complexity experience a relatively high translation cost, which ultimately extends query response times.

When using query compilation for queries on smaller datasets, the relative cost of compilation increases. The query engine spends most of its time on compilation before entering execution only for a very short time. Further, complex queries can have particularly long compilation times due to complexity of algorithms used in JIT machine code translation [30]. Approaches to mitigate the impact of compilation time on response time have been proposed previously [19]. However, these typically rely on both an interpretation-based and a compilation-based backend at a high implementation cost.

1.1 Intermediate representation levels

The intermediate representation is an important design choice for query compilers. Figure 1 illustrates the effect of the IR choice on JIT compile times. Query compilers with high-level IRs, such as C/C++ [11,16,33] or OpenCL and Cuda [9,12,13,29] generally have longer compilation times than query compilers that generate lower-level IRs such as LLVM IR [27,28]. Existing work on JIT compilers, however, shows the feasibility of much shorter compile times [2,8] than those of LLVM. In fact non-database JIT compilers reach break-even points for dynamic compilation versus static compilation already for thousands of records [2]. By contrast, state-of-the-art LLVM-based query compilers have compilation times of tens of milliseconds [27], which is sufficient time to process queries on millions of tuples [7]. This raises the question illustrated by the bar ‘?’ in Fig. 1: How...
can such short compilation times be adopted for database systems that perform query compilation?

LLVM IR is general purpose and was designed to serve as backend for the translation of high-level language features [20]. Being general purpose, LLVM is relatively heavyweight and devises a translation stack that is “overkill” for relational workloads. The code for relational queries typically consists of tight loops with conditional code mainly to drop non-qualifying tuples. This plain structure offers potential for much simpler translation techniques than those used by general purpose translators, which leverage complex code analysis and register allocation algorithms.

1.2 Contributions

In this work, we present the intermediate representation Flounder IR and the ReSQL database system, which represent a new approach to query compilation that targets low compilation latencies.

**Flounder IR** We propose Flounder IR as a lightweight domain-specific IR that is designed for fast compilation of database workloads. Flounder IR is close to machine assembly and adds just that set of features that is necessary for efficient query compilation: virtual registers and function calls ease the construction of the compiler frontend; database-specific extensions enable efficient pipelining in query plans; more elaborate IR features are intentionally left out to maximize compilation speed. Along with the IR, we show the techniques that are used by the Flounder library for translation of Flounder IR to machine code.

**ReSQL** The ReSQL database system was developed as a showcase for low-latency query compilation with Flounder IR. ReSQL provides a full translation stack from SQL to machine code and supports a variety of queries. We discuss the interaction of ReSQL’s translation components with Flounder IR and use the system to perform an experimental evaluation on TPC-H benchmark workloads. The analysis shows that our approach to query compilation reduces compilation times while preserving high processing speeds. We show with speedups up to $5.5 \times$ over a state-of-the-art LLVM-based query compiler Hyper, that our approach achieves better tradeoffs between compilation and execution time.

1.3 Outline

This work is structured as follows: Section 2 illustrates how query compilers use Flounder IR for query translation. Section 3 then details the design of Flounder IR. Section 4 shows the translation of Flounder IR to machine code. Section 5 discusses further improvements and applications of our approach. Section 6 evaluates the approach experimentally, and Section 7 discusses future work. Finally, Section 8 wraps-up the article with a summary.
pipeline, surrounded by the dotted line, accesses the join hash table. We look at its translation in detail.

The code to scan \( R \) was already emitted by the operator emitter \( \text{scan}. \text{produce}(...) \). It contains a loop that iterates over the table \( R \) and reads its tuples. The code for selection was emitted by \( \sigma . \text{consume}(...) \) and now the hash join follows with \( \& . \text{consume}(...) \). The implementation of the method is shown in Fig. 3, which uses a notation similar to Kersten et al. [15]. Code lines following an \( \text{emit} \) statement are underlined to emphasize that this code is not executed immediately but instead placed in the JIT query. For instance \( \text{createHashtable(...)} \) is not underlined (line 2) and is therefore executed during translation. By contrast, \( \text{ht}_\text{ins}(...) \) is underlined (line 3) and is therefore placed in the compiled code. This leads to repeated execution of the line for every tuple of the scanned table.

In the example \( \& . \text{consume}(...) \) is called from its right child, and therefore the probe-side code is produced (lines 7–13). The code first initializes the variable \( entry \), which holds hash probe results (lines 7) and then loops over the hash join matches (lines 8–13). In the loop, we first call \( \text{ht}_\text{get}(...) \) to retrieve the next match (line 9) and then perform a check to exit when no more matches exist (lines 10–11). To process \( \text{join matches} \), we read the attributes of the match to registers (line 12) and then the join’s parent operators place their code by calling \( \text{consume}(...) \) (line 13).

The resulting intermediate representation is shown in Fig. 4a.\(^2\) It performs the described probe functionality. We briefly describe the resulting IR here and provide a detailed description of the used Flounder IR features in Sect. 3.

The attribute values are held in \( \{r_a\}, \{s_a\}, \) and \( \{s_b\} \) and the locations of hash table entries in \( \{entry\} \).

\(2\) We use an nasm-style assembler notation with destination operand on the left and source operand on the right.
2.3 ReSQL translation mechanisms

For a more comprehensive picture, we now describe two more essential translation mechanisms used by ReSQL. First, we discuss translation of typed SQL expressions, which are used by operators, e.g., in selection or join criteria. Then, we discuss handling of tuples in the implementation of operator emitters.

Expression translation To illustrate expression translation, we use the expression 10.0 + 0.34, a sum of two decimal constants, as example. ReSQL uses 64 bit integers for decimal arithmetics and thus represents the values as 100 and 34 along with the base and precision. The precision is the number of digits in total and base is the number of digits following the decimal point.

For JIT-based evaluation, the expression translator performs two steps. The first step is type resolution, a standard procedure that derives the result type of each expression node. The leaf types decimal(3,1) and decimal(3,2) are given by the constants. The expression translator applies type rules to derive the typed expression tree shown in Fig. 5. One typecast was inserted to maintain the same base for the add. Then, the second step emits Flounder IR for the expression tree. Starting with the leaf expressions, code for the evaluation of each node is emitted. The resulting Flounder IR to evaluate the expression is shown in Fig. 6. The code uses, e.g., vreg (x) and clear (x) to indicate the validity range of {x}. First both constants are loaded. Then, the typecast for {dec_const1} is evaluated by multiplying with 10. Finally, the add is evaluated and the result is stored in {add_res0}. The IR-code is inserted into the code frame of the query and translated to machine code along with the query.

Handling of Tuples In JIT-based execution, the individual values of a tuple are distributed across registers. For the implementation of operator emitters, however, it is still useful to handle tuples as a single entity [15]. ReSQL provides several code generation functions in the Values namespace for this purpose. These are shown in Fig. 7. To evaluate the projection expressions from a select-clause, for example, we use tup=Values::evaluate(projs). The result tup is a list of virtual registers that hold the expression results, ultimately a tuple. Similarly, lists of virtual registers are used to hold tuples after scanning them or when applying a hash function.

3 Lightweight abstractions

Flounder IR is similar to x86_64 assembly, but it adds several lightweight abstractions. The abstractions are designed with the interface to the query compiler and with the resulting machine code in mind. In this way, Flounder IR passes just the right set of information into the compilation process. For operator emitters, the IR provides independence of machine-level concepts, which allows similar code generation as is typically performed with LLVM. For translation to machine code, the abstractions are sufficiently lightweight to avoid the use of compute-intensive algorithms. Additionally, the IR contains information about the relational workload that enables efficient tuning of the machine code.

In the following, we present the lightweight abstractions. They add several pseudo-instructions, i.e., vreg, clear, and mcall to x86_64 assembly and use additional tokens, which are shown in braces, e.g., {param1}.

Fig. 5 Typed expression tree for the expression 10.0 + 0.34

add
decimal(5,2)
typecast
decimal(4,2)
const "0.34"
decimal(3,2)
const "10.0"
decimal(3,1)

Fig. 6 Flounder IR produced for the expression 10.0 + 0.34

```c
const "0.34"
vreg {dec_const0}
mov {dec_const0}, 34
;const "10.0"
vreg {dec_const1}
mov {dec_const1}, 100
;typecast [decimal(3,1) to decimal(4.2)]
vreg {cast_res0}
mov {cast_res0}, {dec_const1}
clear {dec_const1}
imul {cast_res0}, 10
;add
vreg {add_res0}
mov {add_res0}, {dec_const0}
clear {dec_const0}
add {add_res0}, {cast_res0}
clear {cast_res0}
;[...] work with add_res0
```
3.1 Virtual registers

An unbounded number of virtual registers is a common abstraction in compilers [4]. Query compilers use them to handle attributes without the restrictions of machine registers. When replacing virtual registers with machine registers for execution, general purpose compilers perform live-range analysis [1]. This is rather expensive because compilers consider all execution-paths that lead to a register usage.

Query workloads use virtual registers in a much simpler way than general purpose code. They hold attribute data within a pipeline and the pipeline’s execution path only consists of tight loops. This allows query compilers to use a simpler approach that skips live-range analysis. In Flounder IR, operator emitters mark the validity range of virtual registers. The \texttt{vreg} pseudo-instruction marks the start of a virtual register usage, e.g., by using

```plaintext
;start virtual register use
vreg {vreg_nameN}
```

and the \texttt{clear} pseudo-instruction marks the end of the usage, e.g., with

```plaintext
;finish virtual register use
clear {vreg_nameN}.
```

We use these markers in a way similar to scopes in higher-level languages. For instance, the Flounder IR in Fig. 4a marks the range of the probe attributes \{s\textsubscript{a}\} and \{s\textsubscript{b}\} to reach around the operators that are contained in the probe loop.

3.2 Function calls

Being able to access pre-compiled functionality is important for query compilers. It reduces compile times and avoids the implementation cost of code generation for every SQL feature. To this end, Flounder IR provides the \texttt{mcall} pseudo-instructions to specify function calls in a simple way. For instance,

```plaintext
;function call to ht_ins
mcall {res} {ht_ins} {param1} ... {paramN}
```

represents a function call to \texttt{ht_ins(...)} with parameters \texttt{param1} to \texttt{paramN} and the return value is stored in \texttt{res}. A pointer to the function code is provided as an address constant via \{ht_ins\}. This pseudo-instruction is later replaced with an instruction sequence that realizes the calling convention.

3.3 Constant loads

Large constants, e.g., 64 bit, cannot be used as immediate operands \texttt{(imm)} on current architectures. To use large constants, they have to be placed in machine registers. The constant load abstraction in Flounder IR, allows using such constants without restrictions. For example,

```plaintext
;load from 64 bit address with offset
mov (attr) [{0x7eff5a8e39d8} + {offs}]
```

loads data from the address \{0x7eff5a8e39d8\} +\{offs\} to the virtual register \{attr\}. During translation to machine assembly, the address constant will be placed in a machine register.

3.4 Transparent high-level constructs

We use transparent high-level constructs that mimic high-level language features such as loops and conditional clauses. They are used to generate Flounder IR in operator emitters. For example, operator emitters can generate a while loop with the condition \{tid\} < \{len\} by using the methods \texttt{While(...)} and \texttt{isSmaller(...)} as shown below.

```plaintext
// Produce code for while loop (C++)
wl = While(isSmaller(tid,len)); {
  [...] }
wl.close();
```

This generates the Flounder IR code shown in the margin that realizes the loop functionality. The start of the loop is marked with the label \texttt{loop_headN}. The \texttt{cmp} instruction then evaluates the loop condition and \texttt{jge} jumps to the \texttt{loop_footN}-label at the loop end, if the condition evaluates to false. Otherwise, the loop body is executed and after it, the loop starts over by executing the jump instruction \texttt{jmp} the \texttt{loop_headN}, which redirects control flow to the loop head.

4 Machine code translation

In the translation from Flounder IR to x86_64 machine code, the abstractions that facilitated code generation in the previous step are now replaced with machine concepts. A key challenge here is to replace virtual registers with machine registers and to manage spill memory locations for cases of insufficient registers. Finding optimal register allocations is an NP-hard problem and even the computation of approximations is expensive [10]. In the context of JIT compilers, linear scan has been proposed as a faster algorithm [30] and was adopted by LLVM. However, linear scan register allocation is still relatively expensive due to live range computations and increasing numbers of registers.
The following presents a much simpler technique that benefits from the explicit usage ranges marked in Flounder IR. We first show the machine register configuration used by the translator and then show the algorithm for translation of the lightweight abstractions.

### 4.1 Register layout

We use a specific register layout for the machine code generated from Flounder IR. The layout is shown in Fig. 8. We split the 16 integer registers of the x86_64 architecture into three categories.

We use twelve attribute registers attReg1, ..., attReg12 to carry attribute data and tuple ids. We use three temporary registers tmpReg1, tmpReg2, and tmpReg3, which are multi-purpose for accessing spill registers and constant loads. Lastly, we use the stack pointer rsp to store the stack offset. The stack base pointer rbp is repurposed for attribute data and not used for the stack.

### 4.2 Translation algorithm

The translation algorithm translates Flounder IR to x86_64 assembly in one sequential pass over the code. It replaces the Flounder abstractions with machine instructions, machine registers, and stack access. The algorithm is shown in Fig. 9.

When iterating over the IR elements, the algorithm keeps track of \( a \), the number of in-use attribute registers (line 1), and \( t \), the number of temporary registers per instruction (line 3). We describe the translation in three parts. The first part is register allocation, then the replacement of virtual operands with machine operands in instructions, and finally function calls.

**Register Allocation** Register allocation is used to decide which virtual registers are stored in machine registers and which virtual registers are stored on the stack. Register allocation does not produce code directly, but it sets the allocation state for spill code and operand replacement. The procedure is illustrated below.

When a \( \text{vreg} \{ v_{\text{new}} \} \) pseudo-instruction is encountered (line 4), there are two options. In case A, there are sufficient machine registers available, and we assign one of them to \( v_{\text{new}} \) (lines 5-7). In case B, all machine registers are occupied, and we assign a spill slot on the stack (line 8). For \( \text{vreg} \{ v_{\text{old}} \} \), illustrated by C, any machine registers assigned to \( v_{\text{old}} \) are freed (line 11).

This assignment procedure has the effect that spilled virtual registers remain spilled. However, this happens only when the pipeline requires to hold more than 12 attributes simultaneously. As query compilers typically choose pipeline boundaries such that the data volume per tuple fits into the processor registers, this technique is a perfect match for queryCompilation.

**Spill Code and Operand Replacement** For each instruction, operands that use constant loads or virtual registers have to be replaced with machine-compatible operands. Virtual registers that were assigned with machine registers are simply swapped (line 21). For the other cases, the algorithm
uses tmpReg1 to tmpReg3 to hold values temporarily per instruction. Three registers are sufficient for this purpose as this is the highest number of non-immediate operands per instruction. As an example, we look at the following instruction.

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

It reads an 8 byte value with the offset \{tid_os\} from the memory address 0x7f... and stores it in \{r_a\}. The address is too large for an immediate operand and we assume for illustration purposes that both virtual registers \{r_a\} and \{tid_os\} are spilled.

The translator assigns temporary registers to each operand and emits \textit{spill code} that exchanges values between spill slots and temporary registers. This is performed in pseudocode lines 16–26 and illustrated below.

\[
\begin{array}{c}
\text{Spill slot 1} \\
\text{Spill slot 2} \\
\text{Spill slot 3} \\
\text{Stack} \\
\text{Constant}
\end{array}
\]

\[
\begin{array}{c}
\text{tmpReg1} \\
\text{tmpReg2} \\
\text{tmpReg3}
\end{array}
\]

\[
\begin{array}{c}
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\end{array}
\]

\[
\begin{array}{c}
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\end{array}
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]

\[
\text{mov (r_a), } \{0x7ffe5fae8e9d8\}+(tid_os)
\]

\[
\text{mov rbx, [rsp-24]} \\
\text{mov rccx, 0x7ffe5fae8e9d8} \\
\text{mov rax, [rcx+rbx]} \\
\text{mov [rsp-8], rax}
\]
5 Getting more out of Flounder

Flounder IR is a near-hardware representation for database processing functionality. This property enables additional uses and benefits for the IR. We present ideas on taking the IR’s database specialization further by adding additional domain knowledge to the language. Then, we show prefetching as an example of utilizing such domain knowledge. Finally, we discuss the use of Flounder IR as compilation vehicle for higher-level IRs.

5.1 Utilizing additional database knowledge

The domain specialization makes Flounder IR receptive to utilizing particular database knowledge. This idea can be extended in the way Flounder IR uses types. Currently, it only uses machine datatypes. Alternatively, we can add SQL types to the IR. This simplifies the translation from SQL to Flounder because operator translators can directly emit instructions on SQL types. At the same time, the responsibility of implementing SQL types and their special type characteristics moves down one level to the IR translation. This may open up interesting new ways for handling NULL-logic or types with multi-register representations (e.g., 128 bit decimals). The translator has the opportunity to apply simpler or unified logic to handle such characteristics.

Many database operators have optimized implementations that leverage hardware features, e.g., sort and hash-based operators [3]. Specifically applying vectorization techniques (e.g., AVX) has proven to be beneficial [36]. Flounder IR is a good match for such techniques because it gives explicit control over the instructions that are used. This helps to clearly express the way hardware optimizations are applied, which can be difficult with high-level languages that abstract hardware details. Similar to passing specific implementation aspects, additional hints about the database or about database statistics may be used. For instance information about relation and tuple sizes can be leveraged by the compiler for loop unrolling and prefetching. Hints about predicate selectivities are beneficial in estimating which branches are likely to be taken.

5.2 Memory optimizations via prefetching

Memory bandwidth and latency are the most limiting resources for in-memory data processing systems [6]. While current hardware handles local and predictable memory access patterns effectively, more unpredictable patterns typically lead to memory stalls, which leave the CPU idle and slow down processing.

As a solution, current hardware provides prefetch instructions, that can be used by developers to place hints about data that is worthwhile to pre-load. Algorithms that leverage this feature [18, 23, 31], however, are intricate to design and require careful understanding of the hard- and software. Compilers on the other hand, which insert prefetch instructions automatically (LLVM [24], GCC [21]), need to perform extensive analysis of the program’s memory access patterns.

To simplify prefetching, Mühlig et al. show MxTasks [26], which annotate tasks (small program pieces) with domain knowledge about the required data. Similarly Flounder can leverage such information coming from the query compiler to benefit from prefetching without interfering with its compile time goal. As a poster case, we built a scan prefetcher that inserts prefetches for tuples that are read from memory. Since only complete cache lines can be addressed by the prefetch instructions, the scan prefetcher unrolls the loop to process a full cache line per iteration. The optimization is applied before machine code translation with a small overhead in compilation time.

Scan Prefetcher To illustrate how the scan prefetcher works, we look at the following code. The code initializes (scanLoc) with the relation address (rel) and iterates over the relation’s 16 byte tuples.

```asm
mov (scanLoc), (rel)
scan_loop_head:
[...]; check condition
[...]; loop body
add (scanLoc), 16
jmp scan_loop_head
scan_loop_foot:
[...]
```

When dealing with tuples (in row-based systems) or column-widths (in column-based systems) smaller than a cache line, adding a single prefetch at the start of the loop is insufficient. This results in unnecessary costs for the execution of
prefetch instructions because each prefetch handles a full cacheline. To address this, the scan prefetcher unrolls the scan loop. In our case, a cache line (64 bytes) contains four tuples (4 × 16 bytes) and the loop is unrolled four times. The following code includes the unrolled loop and prefetching:

```assembly
mov {scanBase}, {rel}
scan_loop_head:
[] ; check condition
; prefetch tuples {i+4,i+5,i+6,i+7}
prefetch [{scanBase}+64]
[...] ; loop body iteration i
[...] ; loop body iteration i+1
[...] ; loop body iteration i+2
[...] ; loop body iteration i+3
add {scanBase}, 64
jmp scan_loop_head
scan_loop_foot:
[...] ; handle <4 remaining iterations
```

The unrolled loop uses `scanBase` to iterate over the relation in steps of four tuples. After checking the loop condition, a prefetch for the succeeding iteration is issued. The unrolled loop body executes four iterations, which collectively read one cache line. By matching the loop granularity with the prefetching granularity, efficient prefetching of the scanned tuples is added.

The prefetch distance, however, constitutes a significant factor for preloading the data from memory into the cache at the right time. If the data is accessed too early or too late, the prefetch will be inefficient. While we used a distance of 1 in this example to initiate the prefetch of cache line \( k + 1 \) before processing the tuples located in cache line \( k \), the IR might help to optimize the timing of the prefetch instruction in the future. The appropriate distance depends on the time, respectively, the executed instructions, between initiating the prefetch and accessing the data. By exactly knowing which (CPU) instructions are executed within the scan loop, the time between prefetch and actual access becomes predictable to optimize the prefetch distance accordingly. The ideal amount of instructions between prefetch and access, however, depends on the underlying hardware and needs to be ascertained carefully.

### 5.3 Higher-level IRs

Other IRs that describe data processing on a higher level than Flounder IR are frequently used. They are used as translation step for a specific query processing paradigm. For instance, MonetDB uses MAL [5] for its column-style processing approach and SQLite uses a (high-level) bytecode representation for its bytecode interpreter [34]. Alternatively, higher-level IRs can be used as an abstraction layer. As such they enable database systems to target different parallel hardware architectures [9,29] or to handle multiple processing paradigms. The IR Voila [14], for instance, provides a representation that is suitable for compiled and interpreted execution. We take Voila’s scatter operation as example to illustrate how Flounder can be leveraged for compiled execution of this IR. The scatter operation is used by hash-based operators to write values to the hash table. For example,

```c
// Voila scatter operation: Write key to HT
scatter (ht.k1, new_pos |can_scatter, t[0] )
```

scatters the value \( t[0] \) to the hash table key location \( k1 \) of the bucket \( new_pos \). The scatter is executed conditionally depending on the flag \( can_scatter \). Translation to Flounder IR can implemented as an operator emitter, similar to Sect. 2.1. The Voila operation translates a short sequence of Flounder instructions:

```c
; Scatter op in Flounder IR
cmp (can_scatter), 0
je afterScatter
mov [(new_pos)+4], {t0}
afterScatter:
```

The `cmp` and `je` instructions evaluate `can_scatter` to skip processing if necessary. Then `mov` performs the actual write of \( \{t0\} \) to the hash bucket with base address \( \{new_pos\} \) and an exemplary offset +4.

### 6 Evaluation

This section evaluates our approach of using a simple IR for query compilation that is specialized to relational workloads over using a general purpose IR. We use the micro-prototype of a query compiler to evaluate the characteristics of different IR’s along with their translation libraries. Then we use the ReSQL database system that was built on top of Flounder IR to evaluate the real world performance of our approach against other state-of-the-art systems.

**Micro-Prototype** We use a smaller query compiler prototype that supports translation of query plans to both Flounder IR and LLVM IR. This allows us to evaluate the performance of both IRs on the same system. The prototype is used to execute the workloads from Fig. 12. Flounder emits the binary representation of compiled queries with the AsmJit library [17] to avoid the overhead of running external assemblers, e.g., `nasm`. For LLVM IR, the machine code is generated by the LLVM library’s JIT functionality. We use `O0` and `O3` optimization levels for tradeoffs between compilation time and code quality.

**Database Systems** We built the JIT-compiling database system ReSQL, which uses Flounder IR during compilation and has the ability to run various SQL queries. This allows us to evaluate the real world performance by executing TPC-H benchmark queries. For comparison, we use one compilation-based system Hyper [27] and one interpretation-based system DuckDB [32]. We use Hyper...
SELECT AVG(r.e) 
FROM r, s 
WHERE r.b = s.d 
AND r.c BETWEEN 40 AND 50 

Q_φ: Vary relation lengths (ℓ).  

SELECT r.s_1, r.s_2, ..., r.s_p 
FROM r 
WHERE r.a_1 < c

Q_σ: Vary projection complexity (p).  

SELECT r.a 
FROM r 
WHERE r.a != c_1 
AND r.a != c_2 

Q_Σ: Vary selection complexity (s).  

Q_π: Vary projection complexity (j).  

Q_σ: Vary join complexity (j).  

Fig. 12 Query templates used to vary query characteristics

We compare the machine code compilation times for LLVM and Flounder for Q_φ and Q_Σ. We use Q_φ with values of p to project 50 to an extreme case 500 attributes (filter with selectivity 1%). We use Q_Σ with values of j to join 2 to 100 relations. We show the results for Flounder, llvm-O0, and llvm-O3 in Fig. 13.

Observations For all techniques, the compilation times increase with the query complexity. The compilation times for Q_Σ are higher (up to 657 ms) than for Q_φ (up to 560 ms) and we look in detail at Q_Σ. With O0 optimization LLVM has compilation times between 10 ms up to 265 ms. With O3 compilation times range from 28 ms up to 657 ms. For both levels, the graphs show super-linear growth of compilation times with query complexity. Flounder shows lower compilation times that scale linearly between 0.3 ms to 10.8 ms. The highest factor of improvement is 24.6x over llvm-O0, and 60.9x over llvm-O3 (both for 100 join relations). For Q_Σ Flounder has very low compilations times ranging from 0.1 ms (50 attributes) to 0.6 ms (500 attributes). This leads to factors of improvement up to 933x over llvm-O3. We attribute this to the time LLVM spends on register allocation. This is due to the large number of virtual registers used for carrying attributes.

6.2 Machine code quality

To evaluate machine code quality, we execute two configurations of each query template and measure the execution time and the number of executed instructions. The results are shown in Fig. 14. The bars show the execution time in milliseconds and the number on top shows the executed instructions in millions.

Register Allocation We analyze the effect of our register allocation strategy on machine code quality. To this end, we look at the techniques Flounder (spill) and Flounder. The former uses spill access for every virtual register use. The latter allocates machine registers with the translation algorithm. We observe that register allocation reduces the number of executed instruction by factors between 1.2× and 1.8×.
(with one exception). This shows that our register allocation strategy effectively reduces the amount of executed spill code. We explain the lack of improvement for $Q_{\pi^j}$ with a large number of hash table operations, which execute invariant library code. The results show that the register allocation technique reduces execution times for all queries by factors between 1.02× to 1.35×. The factors are not as high as the factors between L1 access and register access. This is because the memory access for reading relation data limits throughput (as is typical for database workloads). The improvements shown by the experiment are due to faster machine register access and execution of less spill code.

**Comparison with LLVM** Next we compare the machine code quality of Flounder and LLVM (cf. Fig. 14). On average llvm-O0 executes 1.4× fewer instructions than Flounder. The execution times, however, are similar and are longer for Flounder only by an average factor of 1.01×. With regard to execution times, the machine code quality resulting from Flounder is similar to llvm-O0. We attribute the small time difference despite the higher instruction count to memory bound execution.

The technique llvm-O3 executes 2.2× fewer instructions than Flounder on average. The average factor between the execution times of 1.05× is still low. However, especially queries on larger datasets benefit from the optimizations applied by llvm-O3. For example, the larger variant $Q_{\sigma^5} 1M$ executes 1.3× faster. We conclude that despite the much shorter translation times, our compilation strategy produces code with competitive performance to the machine code generated by LLVM.

### 6.3 Post-projection optimizations

The workload $Q_{\pi^j}$ benefits from post-projection optimizations. For increasing numbers of projection attributes $p$, it is preferable to read attributes $a_2$ to $a_p$ only for tuples that pass the filter (1% of the relation) instead of performing a full scan. We analyze how the code generation strategies handle post-projection optimization by executing $Q_{\sigma^l}$ with $p = \{10, 50, 100\}$. We use the llvm-based techniques, Flounder (naive), and Flounder (p.proj). The technique Flounder (p.proj) produces IR with explicit post-projection; the other techniques produce IR with full scans.

**Observations** The experiment results are shown in Fig. 15. We observe that Flounder (naive) has execution times between 8.2 ms and 79.7 ms, and Flounder (p.proj) has lower execution times between 6.6 ms and 15.0 ms. Adding post-projection reduces execution times by factors up to 5.3×. The LLVM-based techniques have execution times between 6.4 ms and 14.8 ms. Despite not using post-projection explicitly, LLVM has similar execution performance as the post-projection strategy. We explain this by LLVM adding a similar optimization during machine code generation.

However, these optimization capabilities of LLVM come at the cost of high compilation times (up to 56.7 ms compared to 0.2 ms for Flounder). Although Flounder does not apply post-projection optimizations automatically, explicit control over post-projections is preferable for DBMSs, which typically use decision mechanisms for projection strategies.

### 6.4 Prefetching optimization

We use $Q_{\sigma^l}$ and $Q_{\sigma^s}$ to evaluate the effect of applying software-based prefetching. To get an impression for different workload characteristics, we vary the parameters $l$ of $Q_{\sigma^l}$ and $s$ of $Q_{\sigma^s}$. For both experiments with $Q_{\sigma^s}$, we use a relation length of 5 M tuples, which does not fit into the last-level cache. The experiment uses a different system with Intel (R) Core (TM) i7-9800X CPU with 3.80 GHz. This is because this CPU supports measurement of CPU cycles that were stalled.

Figure 17 shows the execution times and the number of stalled cycles during execution. Stalling arises when the CPU waits for data to be loaded from main memory into registers. Ideally, this can be prevented by timely instructing the memory subsystem to prefetch data. **Observations** The results show that the prefetch optimization reduces the number of stalled cycles by up to 15% for $Q_{\sigma^l}$ and up to 6% for $Q_{\sigma^s}$. At the same time, execution times reduce up to 11% ($Q_{\sigma^l}$) and 14% ($Q_{\sigma^s}$ with $s = 20$). In particular, for $Q_{\sigma^s}$, calls of external functions (e.g., building the hash table) interfere with the prefetching. As a result, the stalls are reduced less, compared to $Q_{\sigma^s}$. This may be improved in the future by adapting the prefetching distance. The results also show an increase in compilation time for applying the optimization. However, even with prefetching optimizations, compilation times remain below 0.4 ms, which is sufficiently low to get an overall benefit.
6.5 Overall performance for characteristic workloads

We show a table with the overall performance for each technique in Fig. 16. The workloads are the same as in Sect. 6.2 with two configurations for each template. The relation sizes range from 10 K to 1 M tuples with total attribute numbers between 2 and 100.

Observations The technique Flounder has overall execution times between 0.4 ms and 50.2 ms and llvm-O0 between 5.3 ms and 74.9 ms. For llvm-O0, compilation makes up 46% of the execution on average. For Flounder the average is 5%. This leads to better performance of Flounder for 7 of 8 queries. For Qₐ l = 1 M compilation times are generally low; thus, llvm-O0 achieves a slightly shorter overall time due to 1.15 × faster execution. The technique llvm-O3 has execution times between 11.4 ms and 141.9 ms, which is longer than the other techniques for 7 of 8 queries. The compilation times make up a high percentage of 62% of the overall on average. The highest factor of improvement of Flounder over llvm-O0 is 10.7 ×. The highest factor of improvement over llvm-O3 is 23.2 ×.

6.6 Real-world performance

To evaluate the real-world performance of our approach, we execute TPC-H benchmark queries with ReSQL, Hyper, and DuckDB. The relative benefit of lowering compilation latencies depends on the size of the processed data. To this end, we evaluate a smaller database with scale factor 100 MB and another database with scale factor 1 GB. We execute those TPC-H queries that are compatible with ReSQL and report compilation times and execution times. We do not show compilation times for DuckDB as it is an interpretation-based engine. The experiment results are shown in Fig. 18a for the 100 MB database and in Fig. 18b for the 1 GB database.

Observations 100 MB Database Excluding compilation times, the JIT-based engines have shorter execution times than the interpretation-based engine DuckDB. DuckDB’s execution times range from 7 ms to 82 ms. Hyper’s execution times are shorter by 8.3 × on average (1 ms to 12 ms). ReSQL’s execution times are shorter by 2.3 × on average (7 ms to 32 ms). Including compilation times, however, Hyper is slower than DuckDB for 6 out of 8 queries. This is because Hyper’s compilation with LLVM takes up to 117 ms. ReSQL has much lower compilation times than Hyper by up to 106.3 × (Q5). The highest compilation time of ReSQL is only 3 ms. This makes ReSQL’s faster than DuckDB (up to 3.8 ×) for all but one query (near even for Q6) and faster than Hyper for all queries (up to 5.5 ×).

Observations 1 GB Database For the larger database, the execution times (excluding compilation) increase compared to the 100 MB database by 8.9 × on average for DuckDB, 13.7 × for Hyper, and 10.2 × for ReSQL. The compilation
times, however, remain unchanged and thus now make up a smaller portion of the overall time for the JIT-based systems. This makes Hyper’s overall execution faster than ReSQL for six out of eight queries (1.5× faster on average). Compared to DuckDB, however, ReSQL remains faster by the average factor 1.9× (The factor was 2.0× for the 100 MB database). This is because ReSQL’s compilation times have such a small contribution to the overall processing time.

The results show that the simple yet fast compilation approach of ReSQL and Flounder leads to a drastic reduction of compilation times. This leads to faster overall execution times for smaller database sizes (e.g., 100 MB) than state-of-the-art systems. The execution times after compilation of both JIT-based systems are lower than those of the vector-at-a-time engine. This shows that Flounder and ReSQL, despite using simpler translation, can leverage the fast processing speeds of the query compilation approach.

7 Future work

Flounder IR is highly specialized. It is designed specifically for database workloads and for one hardware architecture only. This was a no-compromise decision for simplicity and translation performance. In the future, it will be interesting to see which generalizations can be applied, e.g., targeting multiple hardware architectures, without adding substantial compilation cost. In the following, we discuss several aspects of generalization.

7.1 Domain-specific processing

Previous work has shown the benefits of combining database processing with other domains, such as data science [25,35]. For Flounder IR, the addition of such other domains would make the IR suitable for use in a wider range of applications. One way to tackle this idea would be to split IR code into database-specific parts and domain-specific parts. This would allow it to apply Flounder’s capabilities (e.g., scope-based register allocation) to the database specific code and use other compiler techniques (e.g., LLVM’s register allocator) to the domain-specific parts. A challenging aspect of this direction is defining a good interface between both parts, which should allow efficient interaction (e.g., sharing registers) and specialized compilation (e.g., separate basic blocks).

7.2 Hardware architectures

A straightforward way of supporting other hardware architecture targets is to take Flounder’s approach and apply it to a new target. While some aspects may differ, it seems reasonable that the key technique of scope-based register allocation is applicable for most forms of target machine code. By rewriting the IR, however, the emitter functions from the query compiler have to be rewritten as well. A more sustainable IR design should therefore include the abstraction of most machine-specific concepts and then offer translation for multiple targets from the same IR. It remains an open question how much translation cost such capabilities would add. An early prototype for Intel and ARM architectures showed promising results so far with compilation times similar to Flounder’s for basic IR programs.

8 Summary

We showed a query compilation technique that includes all machine code generation steps in the query compiler. The technique uses the intermediate representation Flounder IR that enables simple translation of query plans to IR and fast translation from IR to machine code. While the translation of query plans to IR is similar to existing approaches, the next step, translation to machine code, is much simpler than in existing techniques. Compared to established low-level query compilers, our approach achieves much shorter compilation times with competitive machine code quality.

The ReSQL database system was built on top of Flounder IR and uses the IR in the translation from SQL to machine code. We use ReSQL to showcase the advantages of Flounder’s compilation approach and show that the advantages carry over to real-world workloads.

Acknowledgements We would like to thank the anonymous reviewers as well as Maximilian Berens for their helpful comments and suggestions. This work was supported by the DFG, Collaborative Research Center SFB 876, A2, and DFG Priority Program “Scalable Data Management for Future Hardware” (TE1117/2-1).

Funding Open Access funding enabled and organized by Projekt DEAL.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

References

1. Aho, A.V., Sethi, R., Ullman, J.D.: Compilers, principles, techniques. Addison Wesley 7(8), 9 (1986)
2. Auslander, J., Philipose, M., Chambers, C., Eggers, S.J., Bershad, B.N.: Fast, effective dynamic compilation. ACM SIGPLAN Not. 31(5), 149–159 (1996)

3. Balkesen, C., Alonso, G., Teubner, J., Özsu, M.T.: Multi-core, main-memory joins: sort vs. hash revisited. Proceedings of the VLDB Endowment 7(1), 85–96 (2013)

4. Bharadwaj, J., Chen, W.Y., Chuang, W., Hölchner, G., Menezes, K., Muthukumar, K., Pierce, J.: The Intel IA-64 compiler code generator. IEEE Micro 20(5), 44–53 (2000)

5. Boncz, P.A., Kersten, M.L.: MIL primitives for querying a fragmented world. VLDB J. 8(2), 101–119 (1999)

6. Boncz, P.A., Manegold, S., Kersten, M.L., et al.: Database architecture optimized for the new bottleneck. Memory access. In: VLDB, vol. 99, pp. 54–65 (1999)

7. Boncz, P.A., Zakowski, M., Nes, N.: MonetDB/X100: Hyper-fast compilation and fast execution of relational queries in Umbra. Using voila. System Programming Languages and Operating Systems, pp. 62–73. ACM Press (1992). https://doi.org/10.1145/134365.1343488

8. Bresl, S., Köcher, B., Funke, H., Zeuch, S., Rabl, T., Markl, V.: Generating custom code for efficient query execution on heterogeneous processors. VLDB J. 27(6), 797–822 (2018)

9. Chaitin, G.J., Auslander, M.A., Chandra, A.K., Cocke, J., Hopkins, M.E., Markstein, P.W.: Register allocation via coloring. Comput. Lang. 6(1), 47–57 (1981)

10. Chaitin, G.J., Auslander, M.A., Chandra, A.K., Cocke, J., Hopkins, M.E., Markstein, P.W.: Register allocation via coloring. Comput. Lang. 6(1), 47–57 (1981)

11. Diaconu, C., Freedman, C., Ismert, E., Larson, P.A., Mittal, P., Stonecipher, R., Verma, N., Zwilling, M.: Hekaton: SQL server’s memory-optimized OLTP engine. In: SIGMOD International Conference on Management of Data, pp. 1243–1254. ACM (2013)

12. Funke, H., Bresl, S., Noil, S., Markl, V., Teubner, J.: Pipelined Query Processing in Coprocessor Environments. In: SIGMOD International Conference on Management of Data, pp. 1603–1618. ACM (2018)

13. Funke, H., Teubner, J.: Data-parallel query processing on non-uniform data. VLDBJ 13(6) (2020)

14. Gubner, T., Boncz, P.: Charting the design space of query execution using voila. System 1(Q3), Q6 (2021)

15. Kersten, T., Leis, V., Neumann, T.: Tidy tuples and flying start: fast compilation and fast execution of relational queries in Umbra. VLDB J. 30, 883–905 (2021)

16. Klontos, Y., Koch, C., Rompf, T., Chafi, H.: Building efficient query engines in a high-level language. PVLDB 7(10), 853–864 (2014)

17. Kobalcevic, P.: Asmjit Library Library (2018). https://asmjit.com

18. Koçberber, Y.O., Falsafi, B., Grot, B.: Asynchronous Memory Access Chaining. Proc. VLDB Endow. 9(4), 252–263 (2015). https://doi.org/10.14778/2856318.2856321

19. Kohn, A., Leis, V., Neumann, T.: Adaptive execution of compiled queries. In: 2018 IEEE 34th International Conference on Data Engineering (ICDE), pp. 197–208. IEEE (2018)

20. Lattner, C., Adve, V.: LLVM: A compilation framework for lifelong program analysis & transformation. In: CGO International Symposium on Code Generation and Optimization, pp. 75–86. IEEE (2004)

21. Luk, C., Mowry, T.C.: Compiler-Based Prefetching for Recursive Data Structures. In: ASPLOS-VII Proceedings - Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 222–233. ACM Press (1996). https://doi.org/10.1145/237090.237190

22. Matz, M., Hubicka, J., Jaeger, A., Mitchell, M.: System V application binary interface. AMD64 Architecture Processor Supplement, Draft v0 99 (2013)

23. Menon, P., Pavlo, A., Mowry, T.C.: Relaxed Operator Fusion for In-Memory Databases: Making Compilation, Vectorization, and Prefetching Work Together At Last. Proc. VLDB Endow. 11(1), 1–13 (2017). https://doi.org/10.14778/3151113.3151114

24. Mowry, T.C., Lam, M.S., Gupta, A.: Design and Evaluation of a Compiler Algorithm for Prefetching. In: ASPLOS-V Proceedings - Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 62–73. ACM Press (1992). https://doi.org/10.1145/143365.143488

25. Müller, I., Marroquin, R., Koutsoukos, D., Wawrzoniak, M., Akhadov, S., Alonso, G.: The collection virtual machine: an abstraction for multi-frontend multi-backend data analysis. In: Proceedings of the 16th International Workshop on Data Management on New Hardware, pp. 1–10 (2020)

26. Mühlig, J., Teubner, J.: MtTasks: How to Make Efficient Synchronization and Prefetching Easy (to appear). In: Accepted to SIGMOD 2021. ACM

27. Neumann, T.: Efficiently compiling efficient query plans for modern hardware. PVLDB 4(9), 539–550 (2011)

28. OmniSci Incorporated: OmniSciDB. https://www.omnisci.com/ (2019). https://www.omnisci.com/platform/omniscidb

29. Pirk, H., Moll, O., Zaharia, M., Madden, S.: Voodoo—a vector algebra for portable database performance on modern hardware. PVLDB 9(14), 1707–1718 (2016)

30. Poletto, M., Sarkar, V.: Linear scan register allocation. ACM Transactions on Programming Languages and Systems (TOPLAS) 21(5), 895–913 (1999)

31. Psaropoulos, G., Legler, T., May, N., Ailamaki, A.: Interleaving with coroutines: a systematic and practical approach to hide memory latency in index joins. VLDB J. 28(4), 451–471 (2019). https://doi.org/10.1007/s00778-018-0533-6

32. Raasveldt, M., Mühleisen, H.: DuckDB: an embeddable analytical database. In: Proceedings of the 2019 International Conference on Management of Data, pp. 1981–1984 (2019)

33. Shaikhha, A., Klonatos, Y., Parreaux, L., Brown, L., Dashti, M., Koch, C.: How to architect a query compiler. In: SIGMOD International Conference on Management of Data, pp. 1907–1922. ACM (2016)

34. SQLite3: Sqlite3. (2021). https://www.sqlite.org/

35. Stonebraker, M., Brown, P., Poliakov, A., Raman, S.: The architecture of scidb. In: International Conference on Scientific and Statistical Database Management, pp. 1–16. Springer (2011)

36. Willhalm, T., Popovici, N., Boshmaf, Y., Plattner, H., Zeier, A., Schaffner, J.: Simd-scan: ultra fast in-memory table scan using on-chip vector processing units. In: Proceedings of the VLDB Endowment, vol. 2(1), pp. 385–394 (2009)

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.