Development of GaN HEMTs Fabricated on Silicon, Silicon-on-Insulator, and Engineered Substrates and the Heterogeneous Integration

Lung-Hsing Hsu 1,2, Yung-Yu Lai 3, Po-Tsung Tu 1,2, Catherine Langpoklakpam 1, Ya-Ting Chang 1, Yu-Wen Huang 1, Wen-Chung Lee 1,2, An-Jye Tzou 4, Yuh-Jen Cheng 3, Chun-Hsiung Lin 5,*, Hao-Chung Kuo 1,6,*, and Edward Yi Chang 5

1. Introduction

1.1. History and Applications of GaN HEMT

In the past decades, the wide bandgap GaN semiconductor materials and its alloys (AlGaN and InGaN) are emerging as one of the most promising materials for a variety of applications. Due to its robust thermal stability and electronic properties such as radiative hardness, it is an ideal candidate for working in a harsh and aggressive environment [1,2]. The development of AlGaN/GaN high electron mobility transistors (HEMT) is mainly due to both military and commercial interests in high-temperature, high-frequency, and high-power device applications [2–4]. AlGaN/GaN HEMT has been extensively developed for radio frequency (RF) high power amplifiers with high output power and high efficiency [3,5–7]. GaN’s high breakdown electric field (~3.3 MV/cm) and high mobility
 (>900 cm\(^2\) Vs) [8] makes GaN-based devices attractive to work in very high powers and microwave frequencies since it can handle high current (~ 10 A) and high voltage (~ 100 V) with high transit speed [9,10]. The first GaN RF device product was presented in 2005 [11] but the insertion of the technology was limited in the military and some high-end RF infra-structure applications due to high cost. Later on, the first commercial product of GaN HEMT for power electronic application was presented in 2009 [12]. Owing to its superior performance and manufacturability on Si, GaN HEMT enters the stage of rapid growth. More recently, GaN HEMT has been rapidly developed for high-performance RF power amplifiers (PAs), such as mmW PA for 5G and beyond applications, owing to the requirement of wide-bandwidth and data rate for future mobile communication systems [13]. The roadmap in GaN HEMTs applications is illustrated in Figure 1.

![Figure 1](image)

Figure 1. (a) A roadmap of RF GaN HEMTs technology. (b) A roadmap of Power GaN HEMTs technology.

1.2. The Influence of Different Substrates on GaN HEMT Device

In the earlier stage of its development, the progress of GaN/AlGaN HEMT was focused on improving the quality of epitaxial material for RF applications, the major efforts include the selection of the best substrate as well as developing unique processes [14]. GaN HEMTs can be grown on different substrates, including sapphire, silicon (Si) silicon carbide (SiC), or diamond due to the lack of GaN bulk substrate [15,16]. The basic structure of GaN HEMT is shown in Figure 2. For RF GaN HEMT, it was expected to provide a very high output RF power for a single die up to several hundred watts over a wide frequency range [17,18]. The high-power density requires efficient power dissi-
pation on transistors as well as on substrate [19], thus, the performance and reliability of the high-power RF transistor can be seriously affected by the thermal conductivity of the substrate. The thermal properties of the different substrates are shown in Table 1. By using a substrate with high thermal conductivity, like SiC, the high heat generated can be effectively dissipated. AlGaN/GaN HEMTs on SiC substrates with very high RF output power densities of about 40 W/mm have been reported [20]. However, the full advantages of GaN on the high thermal conductivity SiC cannot be obtained as the thermal performance is degraded due to the epitaxial layer defects at the interface between GaN and SiC [21], which we will discuss further in a later paragraph. Cree has been developing GaN on SiC for commercial sale since 2006 [22]. The gradual scale-up of high purity semi-insulating 4H-SiC substrates from 2-inch to 4-inch substrates has greatly enhanced the economic viability of wide band-gap microwave devices.

![Figure 2. The basic structure of GaN HEMT.](image)

In the past, SiC is mainly used as a substrate for RF GaN HEMT and demonstrated satisfactory performance. However, Si substrate is desired due to its low cost, good thermal conductivity, and availability of a large area. The growth of GaN on Si is more difficult than the growth of GaN on SiC since the growth of GaN on Si tends to result in higher dislocation density or microcracks due to higher thermal expansion coefficient and lattice mismatches [23]. With the progress of material engineering, the low cost and high performance. GaN on Si device has been achieved on a high-quality GaN layer grown on a large area Si substrate (8-inch wafer) [24]. One of the main issues of fabricating RF GaN HEMT on Si is the increased RF losses due to the parasitic conduction channel introduced at the III-nitride–Si interface and lower resistivity of Si substrates [25–28]. High resistive (HR) Si substrates are often adopted to solve the issue. However, the growth of high strain GaN on HR Si substrate shows a worse bowing problem. Moreover, the cost of HR Si is higher than that of low resistive (LR) Si substrate. These factors limit the production of the device on a larger silicon substrate. Substrate removing technique is reported to allow the fabrication of GaN HEMT on LR Si substrate with minimized substrate parasitic to improve RF/MW characteristic [29]. Though high-performance RF GaN HEMT on Si is still in development, GaN HEMT on Si has become the mainstream for power electronics applications. Currently, the power GaN HEMT with breakdown voltage higher than 1200 V has been demonstrated. In the later paragraphs, we will discuss and review the status of GaN on Si devices for both RF and power applications in details.
Among all the potential substrate materials, single-crystal diamond shows the highest thermal conductivity [30]. A high cut-off frequency (85 GHz) of GaN HEMT on the diamond was fabricated using wafer bonding between GaN HEMT structure grown on Si wafer and polycrystalline diamond wafer [31,32]. AlGaN/GaN HEMT structure grown by molecular beam epitaxy (MBE) on diamond (111) was reported with RF small-signal characteristic [31,32]. A single-crystal AlN and AlGaN/GaN HEMT were grown on a diamond substrate by using (111) surface orientation with metal-organic vapor phase epitaxy (MOVPE) [15,33,34]. AlGaN/GaN HEMTs grown on diamond (111) substrate for RF power operation with an output density of 2.13 W/mm were achieved [31]. Although the device performance for GaN on diamond looks promising, the lack of a large diamond substrate limits the development of the technology. Commercially available sapphire is also one of the most prominent substrates for the epitaxy of GaN due to the limited native GaN availability [35]. However, the use of sapphire is limited as the stability of the GaN on sapphire is less than that of GaN on Si due to weaker scattering phenomena which is related to its thermal conductivity at high drain bias [36].

Along with the thermal conductivity of the substrate, Thermal Boundary Resistance (TBR) is an important parameter to affect the overall rise in temperature of a device [37]. The thermal effects of the device are boosted by TBR which is resulted from the interface for the growth of dissimilar materials. TBR is a measure of the resistance imposed by the interface to heat flow due to the different dynamics of the phonons and the poor quality of the crystal near the boundary. It is defined as the maximum temperature increase by the maximum power dissipation of the device. The TBR in commercial GaN HEMTs on SiC can reach levels greater than \( 6 \times 10^{-4} \) cm\(^2\)K/W which can increase the maximum temperature of the device by up to 40–50% [38,39]. The increase in TBR causes an offset to the advantages offered by the substrate with high thermal conductivity due to the discontinuity of the temperature gradient in TBR layers located at the GaN substrate interface [40]. Thermal conductivity for GaN and different substrate materials at 300 K and TBR values of GaN/substrate interface simulated in [41] are listed in Table 1. The lower TBR values of GaN on Si substrate than that of SiC substrate is mainly due to the different thermal expansion coefficient [42], the roughness of the substrate materials as well as the defect related to the growth techniques. The high value of TBR at the interface of high thermal conductivity substrate and GaN could be reduced and has additional advantage if it has a better thermal coupling and fewer interface defects while low thermal conductivity like sapphire has a less significant influence of TBR on transporting heat [43].

Table 1. Temperature-dependent thermal conductivity of GaN/different substrate materials, TBR values for GaN/substrate interfaces used in simulations are listed [41,44].

| Material | Thermal Conductivity \( \kappa \) (W/m-K) | TBR \( \text{m}^2\text{K/GW} \) | Thermal Expansion Coefficient, \( (10^{-6}/K) \) | Lattice Mismatch with GaN (%) |
|----------|---------------------------------|-----------------|---------------------------------|-----------------|
| GaN      | 160 (300/T)^14                  | –               | –                               | –               |
| Sapphire | 35 (300/T)^1                    | 10–40           | 39                              | 16              |
| Si       | 150 (300/T)^13                  | 10–40           | 54                              | 17              |
| SiC      | 420 (300/T)^13                  | 30–60           | 3.2                             | 4               |
| Diamond  | 1200 (300/T)^1                  | 20–50           | 62.5                            | 12              |

1.3. Evolution of GaN HEMT
1.3.1. Different Gate Structure Designs

The HEMT structure was based on T. Minura et al. (1975) [45] and M.A. Khan et al. (1994) [5]. At the interface of AlGaN and GaN, there exists 2-dimensional electron gas (2DEG) with high electron mobility owing to the difference in spontaneous polarization
and piezoelectric polarization [46]. Hence the device operates as a normally-on device naturally. To deplete the 2DEG channel, a gate electrode on top of the AlGaN layer has a negative gate voltage concerning drain and source electrode applied. This type of device is known as depletion-mode (D-mode) HEMT. Moreover, there are two types of D-mode HEMT, namely with a Schottky gate electrode or with an insulating gate [47]. The first d-mode HEMT introduced had a Schottky gate electrode in which the metal gate electrode is directly deposited on top of AlGaN. Ni–Au or Pt metals were used to form the Schottky barrier [23,48,49]. In insulate gated d-mode HEMT, an insulating layer is placed in between the gate electrode and AlGaN similar to that of MOSFET to block the gate current [50]. Schottky gate and insulated gate d-mode HEMTs are shown in Figure 3.

Figure 3. (a) Schottky gate D-mode HEMT (b) Insulated gate D-mode HEMT.

D-mode HEMT is not preferred in system applications as it requires a negative bias to be applied. On the other hand, there is also a concern in fail-safe operation. Therefore, Enhancement-mode (E-mode, normally-off) device is favored and has become one of current focuses of technology development. To create e-mode devices, there are five popular structures: recessed gate, implanted gate, pGaN gate, direct-drive hybrid, and cascode hybrid [47]. For GaN HEMT in RF applications, the most common fabrication technique used for modifying the threshold voltage is “gate-recess”. This process reduces the barrier thickness under the gate metal. The basic structure of gate recess HEMT is shown in Figure 4a.

Figure 4. (a) Basic structure of Gate-recess HEMT. (b) Schematic structure of p-GaN Gate HEMT.

There are also approaches to obtain E-mode devices by heterostructure or gate stack designs. Ohmaki et al. proposed a double-barrier-layer AlGaN/GaN HFET in 2006. The use of double-barrier-layer sustains the device at a BV of 435 V, Ron,sp of 1.9 mΩ cm², with a threshold voltage of −0.1 V [51]. Inter University Microelectronics Centre (IMEC) presented another E-mode AlN/GaN/AlGaN HFET structure in 2010 with a double heterostructure-barrier layer. The double structure comprises of a high concentration 2DEG at the surface of the hetero structure and an ultrathin AlN barrier layer grown on silicon substrate; and the structure maintains a BV of 580 V, with an Ron,sp of 1.25 mΩ cm², and a threshold voltage of about 0 V [52]. Mizutani et al. in 2007, proposed an E-mode AlGaN/GaN HFET with a thin InGaN cap layer. The proposed structure shifts the threshold voltage towards
the positive direction by rising the conduction band of the AlGaN/GaN via the use of a polarization-induced field in the InGaN cap layer [53]. Ostermaier et al. in 2009, proposed an ultrathin InAlN/AlN barrier HEMT that have high performance under normally off operation. They selectively etched the n++ GaN cap layer structure, which in-turn controls the width of the ultrathin barrier layer [54]. The proposed structure operates with a threshold voltage of 0.7 V, a maximum transconductance of 400 mS/mm and a maximum output current of 800 mA/mm. Hughes Research Laboratories, in collaboration with the Next Generation of Nitrides Electronics Project from the US Defense Advanced Research Projects Agency (DARPA), proposed an E-mode HFET with a double-barrier layer via selective-area molecular beam epitaxy (MBE) [55]. For the integrated E-mode and D-mode AlN/GaN/AlGaN double-heterojunction field-effect transistors (DHFETs) on a single SiC substrate, an E-mode channel was achieved without additional procedures or compromise in the electrical characteristics. The idea of developing a monolithic integrated E-mode and D-mode device can be the groundwork for direct-coupled field-effect transistor (FET) logic circuits. Guowang Li et al. proposed an E-mode AlGaN/AlN/GaN HFET having 70% Al composition comprising of a thick AlGaN layer (17 nm), an AlN layer (0.6 nm) and an Al₂O₃ (4 nm) layer. They used Ni/Au in the Schottky gate metal instead of Al/Au thereby enhancing the threshold voltage from $-1.0$ V to $-0.13$ V [56]. Chiu et al. proposed an E-mode HFET comprising of a composite dielectric layer via N₂O plasma oxidation technology. The composite dielectric layer (Al₂O₃/Ga₂O₃) after the oxidation in the N₂O for the AlGaN barrier layer improves the threshold voltage from $-3.6$ V to 0.17 V [57]. Based on this structure, Chiu et al. presented an E-mode HFET with a high-k composite dielectric layer in 2012. The AlGaN barrier layer was oxidized by nitric oxide (NO) gas prior to the Schottky metal gate deposition. After the oxidized AlGaN barrier layer stack (Al₂O₃/Ga₂O₃) is formed, a dielectric film of gadolinium oxide (Gd₂O₃) was deposited to complete the structure thereby, enhancing the threshold voltage from $-3.15$ V to 0.6 V [58]. Massachusetts Institute of Technology in collaboration with Harvard university presented one E-mode HFET with a scandium oxide (Sc₂O₃) high-k dielectric. In the study, Wang et al. introduced a Sc₂O₃ high k-dielectric layer in the HFET to reduce the invert leakage current thereby having the switch-current ratio ($I_{ON}/I_{OFF}$) reach 10s [59].

By reducing AlGaN barrier thickness, it can result in a reduction of polarization induced 2DEG and the threshold voltage is shifted positively with the help of the work-function of the metal gate. A positive threshold voltage can be achieved with a deep enough gate recess etching thus forming an E-mode HEMT [60]. A chloride-based dry inductively coupled plasma reactive ion etching (ICP-RIE) for gate recess etching has been employed by several groups [61–66] which can effectively change the threshold voltage to the positive direction of AlGaN/GaN HEMT. Damage in the subsurface was also reported from ICP dry etching due to low etch selectivity between materials which increases the gate-leakage current [67]. The damages were found to be repaired after post-etching rapid thermal annealing (RTA) at 700 °C [65,66]. For the RF HEMT structure, recessed gate enhances the device performance by providing a better gate control capability of the channel carriers. On the other hand, due to the repaired damage with proper recessed gate process, flicker noise characteristics were reduced, which is beneficial for RF circuit applications such as voltage-controlled oscillators (VCOs) and mixers [68,69]. On the other hand, p-GaN gate technology is more popular for the fabricator of e-mode power GaN HEMT device. The schematic structure of p-GaN gate HEMT is shown in Figure 4b. The conduction band of the AlGaN is risen above the Fermi level when compared with a standard Schottky gate normally-on HEMT due to the presence of p-GaN cap and results in the depletion of the 2DEG channel. Uemoto et al. first proposed a p-AlGaN gate normally-off HEMT [70]. The thickness of the AlGaN barrier as well as Al-concentration needs to be defined appropriately to achieve an efficient depletion region in the channel [71–74]. A high doping concentration of Mg, a p-type dopant, (>$10^{18}$ cm⁻³) is necessary for the efficient depletion at the interface of the metal gate/p-gate [75]. However, the hole concentration can be reduced at a high temperature above
500 °C due to the formation of Mg-H complexes [76]. Hence, proper care is necessary during device processing like annealing of Ohmic contacts so that Mg concentration does not reduce. Another important feature is the choice of the metal gate as the threshold voltage of the device depends on metal/p-GaN Schottky barrier height. In this aspect, much researches have been done on metal gate work-function influence on p-GaN electrical behavior [77–80]. Schottky metal gates have shown improvement in lowering the leakage and increasing the threshold voltage than Ohmic gate [77,78]. Presently, the TiN gate is one of the good solutions due to its thermal and chemical stability along with the processing compatibility [81–84]. A p-GaN gate HEMT with a “self-aligned” process using Mo-based gate was demonstrated which employed “gate first” process [85]. Mo gate sustained the high-temperature annealing process of source-drain ohmic contact without the barrier degradation. Although p-GaN gate HEMT has reached commercialization, their reliability issues [80] need intensive researches.

1.3.2. N Polar vs. Ga Polar

Typically group III-Nitride devices are fabricated using the Ga-polar (0001) orientation. However, the inverted N-polar polarity possesses a numerous advantage over Ga-polar counterparts. The absence of inversion symmetry in wurtzite group III-Nitride results in opposite polarization of N-polar crystal and Ga-polar crystal. Hence, the polarization induced electric fields of Ga-polar heterostructures is opposite to that of N-polar counterparts which results in formation of 2DEG of N-polar heterostructures above the wide-bandgap barrier layer instead of below [86]. The advantages offered by N-polar GaN HEMTs over Ga-polar HEMTs are as follows: (i) N-polar heterostructures has a strong back-barrier due to its inherent wide-bandgap Al(Ga)N back-barrier for electron confinement which reduces the effects due to short-channel [87], (ii) N-polar HEMTs has low-resistivity Ohmic contact as the channel layer with lower surface barrier to electrons and a narrower bandgap can contact 2DEG of N-polar HEMTs rather than contacting through wide-bandgap Al(Ga)N barrier [88,89] which results in the possibility of lowering the contact resistance by using selective regrowth of ohmic area in N-polar structure, (iii) N-polar heterostructure has improved scalability. The effective gate-channel distance is reduced by the quantum displacement of the 2DEG in N-polar HEMT which is opposite to that of Ga-polar HEMTs owing to the reduction in effective gate-channel capacitance due to quantum capacitance [90]. Such enhancement results in higher N-polar transconductance than that of Ga-polar with same gate-channel thickness. The aspect ratio as well as the charge density under the gate of N-polar HEMTs can be controlled independently where the enhancement of charge depletion due to the scaling of channel thickness are compensated by increasing the thickness and the polarization of charge-inducing back barrier. Whereas, gate aspect ratio in Ga-polar HEMT depends on the barrier thickness and there is a trade-off between the charge density under the gate and the barrier thickness [91]. N-polar heterostructure does not required intentional n-type doping for the formation of 2DEG [89,92,93] due to the presence of high-density unintentional bulk and surface donors [94]. A N-polar GaN HEMTs epitaxy grown by MOCVD on 4° off-cut 2-inch diameter sapphire substrate at UCSB for X-band power performance transceiver systems was reported with 2 tone results at 10 GHz [95]. The reported HEMTs structure is similar with that of structure reported by X. Zheng et al. [96]. The reported HEMT device shows very little 3rd order distortion in intermodulation and 65% of single tone high power added efficiency (PAE) with 3 W/mm power density which can be scaled favorably with 15 V drain voltage. A deep recess W-band power N-polar GaN HEMTs utilizing a new atomic layer deposition (ALD) ruthenium (Ru) gate metallization process with PAE of 33.8% and 6.2 W/mm high power density was demonstrated [97]. The demonstrated HEMTs has an outstanding control over the DC-RF dispersion due to presence of deep recess structure in conjunction with SiN thin passivation layer and has a high gain as the narrow 48-nm gate trench was filled by ALD Ru metal.
1.4. CMOS Compatible Process for GaN HEMT

In wireless communication, to respond to the growing demand for high data rates, there is a push to a higher operating frequency, switching to millimeter-wave from the congested sub 6 GHz band. Beyond operational speed of power amplifiers, output power ($P_{out}$) and power added efficiency (PAE) in RF Front End Modules are critical for next-generation portable devices and small cells. As opposed to CMOS, the high-power handling capabilities of GaN are advantageous for mm-wave operations [98] as the more energy-efficient system can be achieved owing to its capability in the high output power with high efficiency at high-frequency. However, the integration of GaN HEMTs remains one of the main concerns. The current limitation of GaN RF technology is due to the use of expensive older generation Au-based processing as well as non-Si substrates [99]. Hence to make GaN devices for RF and MM-wave applications, migrating to 200 nm Si platform and using standardized CMOS fabrication tools for manufacturing the device become a crucial step to improve yield and reduce the cost. Similarly, the CMOS compatible technology can also benefit the development of GaN devices for power electronics. A CMOS-compatible 110 V/650 V e-mode GaN HEMT with excellent power converter switching performance with high robustness was fabricated on 6-inch GaN on a Si wafer [100]. Figure 5 shows an example fabrication process flow of GaN devices. GaN devices with low RF loss, low buffer dispersion as well as good leakage blocking capability have been demonstrated by integrating the device on the Si platform based on the Au-free, Si CMOS compatible process [98,101–103]. To enhance the functionality as well as the performance of the RF modules, various approaches to integrate CMOS and GaN devices have been developed [104,105].

![Figure 5. Gate-first process flow for the fabrication of GaN devices. Five device splits were realized based on differences in gate processing [98].](image)

1.5. GaN-Based CMOS Technology

A lot of demonstration has been done on power integrated circuit based on GaN [106–108] which depends on the integration of E-mode and D-mode n-type HEMTs. However, these E/D mode circuits have reduced output voltage swing and also suffers from static power dissipation. Therefore, a CMOS-like circuit technology is required to increase the efficiency of ICs based on GaN as this circuit technology has negligible static power consumption, has higher noise immunity and less circuit complexity [109].
However, the challenges of the monolithic integration of the p-type GaN FETs with n-type GaN FETs along with lack of high-performance of p-type GaN FETs are the major obstacle towards achieving high efficiency GaN-based ICs. A various epitaxial structures of p-type GaN FETs have been demonstrated [110–117]. A GaN complementary inverter circuit comprising of both E-mode n-type GaN FET and p-type GaN FET monolithically integrated on Si Substrate without regrowth technology was also demonstrated [118]. The probe station with thermal chuck were used to characterize the fabricated inverter under high operation temperature. The fabricated circuit shows an outstanding transfer characteristics up to 300 °C with maximum recorded voltage gain of about 27 V/V at 0.59 V input voltage with 5 V as V_{DD} supply. A very high density of 2D hole gas (2DHG) induced by the polarization at the interface of GaN/AlN was discovered [119] which led to the development of p-channel heterostructure field effect transistors (HFETs) that reach the linear current density of 100 mA/mm [112]. A p-channel MISFET with a recessed-gate was grown by metalorganic chemical vapor deposition (MOCVD) using p-GaN/AlGaN/GaN hetrostructure on Si substrate [113,118]. The fabricated structure contains both 2-dimensional electron gas (2DEG) and 2-dimensional hole gas (2DHG) without regrowth technology which is suitable for implementing GaN-based complementary circuit. The fabricated long channel p-type device when compared with p-FET GaN/AlGa on sapphire substrate exhibits state of the art on-off ratio performance. A p-channel 2DHG GaN/AlN transistors which can break the barrier of GHz speed was demonstrated [120]. The fabricated transistor exhibits an on-current density of 428 mA/mm and a cut-off frequency of 20 GHz. A wide-bandgap CMOS platform formed using these fabricated p-channel HFETs along with excellent performance n-channel HFETs [121] was expected to achieve a new domain in the RF and power electronics applications [122].

In the later paragraphs, we will review in more detail the progress and performance of GaN on Si devices. Moreover, the progress in hetero-integration will also be described.

2. GaN HEMT on Si

2.1. GaN Epitaxial Growth on Silicon

Silicon substrate is a general and commercial materials in semiconductor technology. Actually, a good epitaxy must be fine-matched in lattice and thermal expansion coefficient between GaN and heterogenous substrate, like Si, Sapphire, SiC ... etc. The related summary in physical parameters is listed in Table 2 [123].

| Mismatch                       | Si  | SiC | Sapphire | AlN | GaN |
|-------------------------------|-----|-----|----------|-----|-----|
| Crystal Structure             | FCC | HCP | HCP      | HCP | HCP |
| Lattice Constant (Å)          | 5.43| 3.08| 4.758    | 3.112| 3.189|
| Lattice Mismatch (%)          | −16.9| 3.5 | 16.08    | 2.4 | –   |
| Thermal Expansion (10^{-6} K) | 3.59| 4.3 | 7.3      | 4.15 | 5.59 |
| Thermal Mismatch (%)          | 55  | 30  | −23     | 34  | –   |

Due to the mismatch of lattice constant and thermal expansion coefficient between Si and GaN, it is more difficult to achieve high quality GaN structure growth on Si [124–126]. In general, a lot of defects exist, and the gallium nitride layer may crack when cooling process. In order to solve these problems, gallium nitride epitaxial layers with high uniformity, high quality and no cracks can be grown on silicon substrate by growing buffer layer as shown in Figure 6 [12,127]. The buffer layer can be designed in the following two ways: (1) AlN/GaN superlattice growth through the step gradient AlGaN layer [128], and (2) AlGaN/GaN superlattice [129]. The bending of the wafer will increase with the increase of the thickness. A multilayer-buffer structure reduces the tensile stress caused by the huge difference in thermal expansion coefficient between GaN and Si. It’s useful for inducing compressive strain in the growth process, as to counteract tensile strain introduced in the cooling process, prevent cracking and produce a flat wafer.
Furthermore, the breakdown voltage in GaN HEMT is affected by the quality and resistivity of GaN-based templates. In order to operate an efficient GaN channel, it also needs higher resistivity buffer layer to prevent the DC leakage current and AC coupling. The characteristics of GaN high-frequency power amplifiers will change with the resistance of the underlying buffer layer, which is mainly due to the signal coupling effect. However, several groups have used different methods to improve the buffer layer resistivity, which employed p-type dopant (Mg) to enhance GaN buffer structure (n-type intrinsically). Another method is using Carbon dopant which plays a more attractive role in buffer layer. Compared to Mg case, the storage effect of Carbon-doped method isn’t strong. According to doped buffer layer, the carrier concentrations and electrical properties (breakdown voltage) are adjusted by varied epitaxial conditions [130].

On the other hand, the top barrier layer includes AlGaN or InAlN, which results in 2DEG of HEMT through polarization charges in nitride-based materials are critical. While the thin AlGaN layer is grown on GaN channel layer, the Al content and thickness would be limited due to the lattice mismatch of GaN. The interface charge could be adjusted by varied barrier thickness and Al compositions. Compared to AlGaN, InAlN could reduce epitaxial defects as a result of thicker critical thickness. It shows that a good lattice-matched InAlN (18% In) exhibits a stronger spontaneous polarization to generate a higher channel charge density [131].

2.2. Power GaN Performance Si Substrate

As described in Section 1, the traditional power HEMT structure uses a Schottky metal to modulate the 2DEG in the channel. Generally, the metal stack Ni/Au is used for the HEMT. However, in order to efficiently control the gate leakage current, high-k gate dielectric layer was employed to form metal–insulator–semiconductor (MIS) gate, [132] for commercial power GaN HEMT on Si. The passivation layer provides additional protection and reduces the current loss in the surface state of devices. The breakdown voltage of GaN power components on Si in the low- and medium-power fields are predicted above 900 V, and the GaN shows very high potential in power applications due to the benefits of a low switching loss and lower cost [133].

Furthermore, the power electronics application represents one major market in the developments for GaN power devices like p-GaN HEMTs for enhancement-mode (E-mode) operation. The breakdown voltages for p-GaN HEMTs have exceeded 1000 V (Ron,sp of 2 mΩ cm²). In power switching applications, a normally-off (enhancement-
mode) GaN HEMT is desirable due to the safe-operation formation and efficient gate control to switch on/off. A variety of e-mode GaN HEMTs are fabricated by using p-GaN gate [74], gate recess [134], or plasma treatment techniques. The p-GaN gate HEMT showed a good performance, reliability, and commercialization. Figure 7 shows the band structures of normally-on AlGaN/GaN HEMTs and normally-off p-GaN/AlGaN/GaN HEMTs. The 2DEG channel is depleted at a zero-bias condition as the conduction band energy of AlGaN is lifted due to the p-GaN region. The electrical characteristics of the p-GaN gate HEMT shows $V_{TH}$, the $V_{GS}$ limitation, and the gate leakage current ($I_{GSS}$) depend on the structure of the gate stack by using normally on and off system [135]. In order to deplete the 2DEG channel at $V_G = 0$, the general AlGaN thickness is 10–15 nm, and the thickness of the p-GaN gate is 50–100 nm. A doping Mg concentration of the p-GaN (or p-AlGaN) gate is around $10^{18}–10^{19}$ cm$^{-3}$.

![Figure 7.](image)

Figure 7. (a) Cross-sectional schematic of p-GaN gate HEMT [135] and (b) schematic of the operation principle of the normally on HEMT and (c) normally off HEMT [74].

2.3. RF GaN Performance Si Substrate

GaN technology that can offer high output power and efficiency at high frequencies is regarded as the most critical technology to reduce the complexity in designing upcoming mm-wave band communication system for 5G or beyond applications. In particular, GaN on Si technology that can greatly reduce production costs has attracted more attention. However, due to the challenges in obtaining higher-quality epitaxy on Si, RF GaN HEMT was fabricated primarily on SiC for high-frequency applications until 2014 when MACOM announced the mass production of 4” GaN on Si technology. Due to the continuous improvement of epitaxial technology, almost all major semiconductor foundry starts to invest heavily on the development of GaN on Si technologies.

In order to develop RF GaN HEMT with superior high-frequency characteristics, we can refer to the equivalent circuit [136] shown in Figure 8, the small signal model of a GaN HEMT includes gate parasitic capacitance and resistances. According to Eq (1) [137], we must decrease capacitance [138], ohmic contact resistance [139], gate resistance [140] and increase transconductance [141] in order to maximum the $f_T$ and $f_{max}$.

$$F_T = \frac{g_m}{2\pi(C_{GS}+C_{GD})[1+(R_S+R_D)G_{DS}+g_m \times C_{GD}(R_S+R_D)]}$$ (1)

$$F_{MAX} = \frac{F_T}{2\sqrt{(R_I+R_S+R_G) \times G_{DS}+2\pi F_TR_GC_{GD}}}$$ (2)
To operate at high frequency, the gate length must be minimum to reduce gate capacitance, as shown in Figure 9. But, the parasitic resistance will be increased and degrade the high frequency performance [142]. the T-shaped gate becomes a key element to reduce the gate parasitic resistance. The height and width of the T-shaped gate should be optimized for both capacitance and resistance values. Keisuke Shinohara et al. [142] demonstrated the most suitable T-gate shape through simulation based on gate capacitance as show in Figures 10 and 11. Benchmark of cut-off frequency versus $L_G$ [143–148] illustrates the importance of gate length shrinking to increase $f_T$. Both NTU [149] and Intel [143] demonstrated 40 nm gate length GaN HEMT on Si with $f_T/f_{max}$ higher than 300 GHz, though the current record $f_T/f_{max}$ values of 450 GHz was achieved by HRL [144] with the 20 nm Gate GaN on SiC technology.
There are many device technologies have been developed based on GaN HEMT on SiC substrates. Most of those technologies can be applied on GaN HEMT on Si as well. We will describe some of the typical examples below. Hiroyuki Ichikawa et al. [150] designed 150 nm gate length InAlN/GaN and AlGaN/GaN HEMT, the AlInN/GaN HEMT showed high $G_M$ and exhibited a $f_T/fmax$ of 70/150 GHz. Michael L. Schuette et al. [141] demonstrated a peak $f_T/fmax$ of 348/340 GHz for 27 nm gate length on InAlN/GaN HEMT with gate recess. Ezgi Dogmus et al. [151] used ultra-thin AlN (4 nm) barrier to replace AlGaN and in-situ SiN demonstrated a $f_T/fmax$ of 55/235 GHz. Jeong-Sun Moon et al. [152] designed 50 nm gate length AlGaN/GaN HEMT with graded AlGaN barrier and n++ regrowth, and the HEMT exhibited a $f_T/fmax$ of 156/308 GHz. Lei Li et al. [153] demonstrated $f_T/fmax$ of 250/204 GHz using n++ regrowth for InAlN/GaN HEMT on Si substrate. Figure 12 benchmark $f_T$ versus $f_{MAX}$ [141,150-155].

Figure 10. Simulation for T-gate capacitance [142].

Figure 11. Benchmark for frequency versus $L_g$. 
Figure 12. Comparison of the measured $f_T$ and $f_{MAX}$ in GaN-based HEMTs from literature.

GaN HEMT on Si also have high load pull result comparable to SiC substrate [155], nevertheless, GaN HEMT on Si substrate shows high potential. D.C. Dumka et al. [156] demonstrated 13.1 dB linear gain, maximum $P_{OUT} = 34.5$ dBm, output power density 7 W/mm and PAE 65.6% at 10 GHz in X band. Diego Marti et al. [157] showed 6 dB linear gain, output power density 1.35 W/mm, and PAE 12% at 94 GHz in W band.

For used in 5G mm-Wave communications, higher data rates require more complex communication systems such as Multi-input Multi-output (MIMO). MIMO employs complex frequency and phase division. So high linearity devices are required to avoid interaction each complex frequency bands. J. Vidkjær et al. [158] summarized some solution for linearity include geometrical, layout and epitaxial design. Weichuan Xing et al. [159] designed 150*150 nm nanostrip gate hole structure by BCl$_3$/Cl$_2$ and Al$_2$O$_3$ insulator which have good linearity. Jeong-sun Moon et al. [160] used AlGaN/GaN graded channel which have good PAE and linearity. Bin Hou et al. [161] used barrier layer of sandwich structure and AlGaN back barrier which show good power performance and linearity. Kai Zhang et al. [162] used Fin-FET HEMT that have good linearity compared to the planar HEMT.

3. GaN HEMT on Silicon-on-Insulator (SOI) Substrates

3.1. GaN Epitaxial Growth on Silicon-on-Insulator (SOI) Substrates

In epitaxial issues, the bowing effect always exists on the hetero-interface due to the lattice mismatch and the thermal expansion differences. T. Egawa from Nagoya Institute of Technology has reported a relative function of the wafer bowing and epitaxial thickness of AlGaN/GaN HEMT on Si [163], as shown in Figure 13. A thicker GaN/AlN superlattice structure exhibits higher bowing value in these experiments. It is a wafer bowing reference in HEMT epitaxial developments on Si. However, based on the outstanding electrical isotropic and mechanical features of the SOI substrate, it is expected to be a significant contender as a technological platform for mass production of GaN HEMT in the near future. However, the SOI substrate still suffer from a bowing effect, which may result in broken wafers or difficulties in subsequent fabrication processing steps, as well as a lower temperature tolerance during wafer process. Recently, from our study, we demonstrate the growth of AlGaN/GaN heterostructure on a 150-mm SOI substrate with different boron doping concentration in handle wafer, as shown in Figure 14. By heavily doping Boron in silicon handle wafer of SOI substrate, we can effectively reduce the bowing effect, increase the thickness of the epitaxial layer, and further improve the device performance. Heavily doped handle wafer causes a reduction in wafer bowing by >97%, as shown in
Table 3. Moreover, it can be seen from Figure 15 that the issue of edge cracks for the heavily doped SOI substrate (sample B) are greatly improved, and there is no peeling phenomenon, which means that the heavily doped SOI substrate have better ability to resist the stress generated during GaN epitaxy. Figure 16 is the comparison of the half-width values of the GaN epitaxial layer (102) measured by X-ray diffraction analyzer. It can be observed that the BOW value is related to the epitaxial quality. That is, the more severe the bowing effect, the worse the epitaxial quality, which has also been demonstrated in GaN on SiC and bulk GaN substrate [164,165].

![Figure 13. Wafer bowing as a function of total epitaxial layer thickness [163].](image)

![Figure 14. Schematic cross-section of AlGaN/GaN HEMT on SOI substrate.](image)

| Sample     | A         | B         |
|------------|-----------|-----------|
| Doping level | Light doped | Heavy doped |
| Doping concentration (atoms-cm$^{-3}$) | $1.35 \times 10^{15} - 1.49 \times 10^{16}$ | $5.95 \times 10^{19} - 1.26 \times 10^{20}$ |
| Bowing (µm) | −258      | 6.7       |
| FWHM (arcsec) (1 0 2) | 1484      | 1188      |
3.2. Power GaN HEMT on SOI

In the past several years, enhancement mode (E-mode) AlGaN/GaN HEMTs have been demonstrated to be the potential devices for next generation high efficiency power switches and converters application [2,166]. Currently, SiC [19] and Si [167] are the most popular substrates for GaN HEMT. However, GaN-on-SOI has been considered as a highly potential option which may provide better performance in high frequency and high-power system, owing to its capability in defect reduction of epitaxial layer, as described in Section 3.1.

According to our studies shown in Section 3.1, the BOW value of GaN on SOI substrate is close related to threading dislocation density (TDD) and epitaxial quality. The HEMT devices on SOI substrate with lower BOW value exhibit 1 order smaller off-state leakage and 8.4% smaller specific on resistance, also 68.8% improvement is observed in 3-terminal off-state breakdown voltage (BV_{GD}), shown as Figure 17. Moreover, the dynamic R_{ON} degradation can be reduced. This implies that by heavily doping in handle wafer not only reduce the bowing effect, but also improve the quality of substrate and the performance of high-power device.
Figure 17. (a) $I_{DS}$-$V_{GS}$ characteristics of HEMTs with big BOW value (Device A, black line) and small BOW value (Device B, red line) ($V_{DS} = 10$ V). (b) Three-terminal off-state characteristic of the E-mode HEMTs at $V_{GS} = -5$ V.

GaN-on-SOI substrate exhibits a capability to improve the power device performance and also have been proven by many research teams [168–172] including smaller reverse recovery leakage [169], higher breakdown voltage [168,169] and smaller vertical leakage [172]. Kevin J. Chen et al. [169] reported the SOI substrate with a reduced stress in the GaN epilayers (shown as Figure 18a) and an excellent E-mode HEMTs on SOI produced by fluorine plasma implantation method with a high ON/OFF current ratio ($10^8$–$10^9$), large breakdown voltage (1471 V with floating substrate), and also a smaller vertical leakage at reverse bias, as shown in Figure 18b.

Figure 18. (a) GaN-on-SOI and GaN-on-Si (bulk) wafers under Micro-Raman spectroscopy. The E2 peak on the GaN-on-SOI wafer was mapped (Inset) (b) Characteristics of vertical leakage on GaN-on-SOI and GaN-on-Si (bulk) platforms [169].

Moreover, most GaN power switching systems are currently produced using a multi-chip approach, resulting in significant complexity and expense [173–175]. Monolithic integration of GaN-based power devices has steadily gained interest for GaN high-power systems. The benefits of monolithic integration of GaN power systems on a single chip include minimizing parasitic inductance, reducing die size, and enhancing design flexibility [107,176]. To prevent mutual influence between the devices in monolithic GaN power integrated circuit, it suggests that the low and high side HEMT transistors must be fully isolated for a half bridge, as shown in Figure 19 [172,177]. However, it is challenging to accomplish on GaN-on-Si substrates because those HEMTs share a common conductive Si substrate. Figure 20a shows the transfer characteristics of a GaN monolithic half bridge with a common Si substrate biased from $-200$ to $200$ V at $150$ °C. Significant variations in threshold voltage (Vth) and drive current are seen when the Si substrate is biased negatively. Nevertheless, using GaN-on-SOI and a trench isolation method, this
issue could be overcome [172, 177, 178]. The transfer characteristics of GaN-on-SOI HEMT, as shown in Figure 20b, illustrate the benefits of device isolation. When the substrate of a neighboring device is biased between $-200 \, \text{V}$ and $200 \, \text{V}$, transfer characteristics vary relatively little, which is in sharp contrast to characteristics on a silicon substrate.

![Figure 19. Schematic cross-section of the isolated e-mode p-GaN HEMT [177].](image)

![Figure 20. Transfer characteristics while simultaneously biasing the silicon substrate from $-200 \, \text{V}$ to $200 \, \text{V}$ (a) with a common silicon substrate (b) with SOI substrate [177].](image)

3.3. RF GaN HEMT on SOI

In addition to the power devices, AlGaN/GaN HEMTs have also been demonstrated to be the potential devices for RF applications [179–182]. Moreover, GaN-based MMIC (Microwave Monolithic Integrated Circuit) has steadily gained interest as compared to a system in package or a multi-chip module, since monolithic integration of GaN RF systems allows for smaller, cheaper, and less complicated circuitry [181, 182].

SOI substrate is outstanding for its better vertical isolation performance and a lower substrate loss [183]. Besides, when compared to GaN on Si substrate devices, GaN on SOI substrate devices demonstrated better DC, breakdown voltage, and RF properties [170, 184, 185]. It was demonstrated that GaN-on-SOI substrates perform better in terms of tensile stress relaxation and surface flatness than Si substrates. It can result in a reduction of defect density, which is further supported by pulse and low-frequency noise measurements. The SOI substrate capacitances extracted from the small signal model are lower than the HR-Si substrate, as illustrated in Figure 21, owing to the series connection of device layer, buried oxide layer, and handle wafer of SOI substrate. As a result of the small substrate capacitances of SOI substrate shunt to the $C_{DS}$, the effective $C_{DS}$ items that dominated the feedback capacitance were decreased. Furthermore, the utilization of SOI substrate can increase the device’s bandwidth and linearity was proven at the same time, as shown in Figure 21b [185].
4. GaN HEMTs on QST Substrates

Recently, a new engineered substrate consists of polycrystalline core and single crystalline surface layer, which exhibits a good thermal expansion and crystalline match to GaN, are presented. It provides a good matching in coefficient of thermal expansion (CTE) characteristics with Gallium Nitride (GaN). The template enables growth of thick and high quality GaN semiconductor layers on 8- and even 12-inch wafers and support a lower cost for GaN devices in power supplies and RF transmitters commercial markets. According to Qromis Inc., Qromis Substrate Technology (QST) promises a thicker GaN epitaxy to expands the GaN HEMT’s limitation in breakdown voltage roadmaps (up to 1200 V) in power devices in vertical electron paths. Compatible with conventional GaN growth platforms, as the substrates are thermally matched to GaN, it offers low defect density, high crystal quality, and low wafer bow. As previous sections described, the high quality GaN power devices enabled are potential for a higher switching speed, simpler and smaller form, and higher-temperature operation.

The Naval Research Laboratory (NRL), Kyma and Qromis Technology reported some material characterization studies. It’s interesting that GaN device layers up to 15µm were demonstrated with a wafer bow of 1 µm for growth on 150-mm-diameter substrates [186]. The development to manufacture 200 mm freestanding GaN from 300 mm QST® [187] also looks promising. According to several reports, the thermal conductivity and CTE relationship for different substrates are depicted in Figure 22. It also shows a high quality AlGaN/GaN buffers grown on substrates with a less mismatch in coefficient of thermal expansion (CTE). Figure 23 shows an illustration of evaluating the vertical buffer leakage currents in both reverse and forward bias mode, and it exhibits a maximum of reverse current of 1 µA/mm at 25 °C and 10 µA/mm at 150 °C as the reverse voltage exceeds 700 V. The leakage current increases by ~3 orders from 25 to 150 °C [188]. According to a MIT group, a GaN vertical power FinFETs on engineered substrate was demonstrated [189]. Figure 24 shows the schematic of the quasi-vertical device architecture, which consists of 132 fins with 100 nm, 700 nm and 21 µm widths, spacing and length respectively. It exhibits a current density of $J_{DS}=3.8 \text{ kA/cm}^2$ at $V_{GS}=1.5 \text{ V}$ and $V_{DS}=4 \text{ V}$, and a maximum $g_m=2 \text{ kS/cm}^2$ at $V_{DS}=4 \text{ V}$. The current density in each fin is higher than 30 kA/cm$^2$ at the same bias condition. They also benchmark vertical and quasi-vertical MOSFETs on non-GaN substrates, as shown in Figure 25.
Figure 22. Different substrate for coefficient of thermal expansion (CTE) and thermal conductivity [188].

Figure 23. (a) The illustration of vertical buffer leakage measurements (b) The leakage current density under voltage bias for a 5.6 mm-thick buffer grown on 200 mm GaN-on-QST® substrate [188].

Figure 24. A schematic diagram of the vertical GaN FinFET devices and fabrication steps [189].
Figure 25. Benchmarking maximum current density in vertical GaN-on-Silicon transistors as a function of equivalent oxide thickness [189].

5. Heterogeneous Integration of GaN HEMT

The conventional silicon-based RF devices fabricated on 32 nm Si complementary metal-oxide-semiconductor (CMOS) with a cut-off frequency of 445 GHz were exhibited and the cut-off frequency are expected to further scale [190]. However, despite having impressive cut-off frequency, Si CMOS is not well suited with high voltage or high-power density due to lower breakdown voltage whereas GaN devices are more suitable for these types of applications. Hence, co-integrating Si with GaN on a single chip may help in achieving high power and high-performance application. The main motivation for integrating GaN and CMOS is due to the superior GaN performance in fast power switching and the high functionality of CMOS logic, reduction in interconnect distance as well as losses, smaller form factor, reduction in power consumption, lower cost, and lower assembling complexity [191,192]. There are two types of GaN and CMOS integration variants on wafer-level namely Monolithic Integration and Heterogeneous Integration (HI). In the past few years, the key technology development and production is heterogeneous integration. For high-frequency applications in space and defense and the 5G application in the commercial world, heterogeneous integration for RF has become an essential task. Typically, hetero-integration of RF devices is done with different semiconductor materials not only CMOS to address the required specific performance like Diverse Accessible Heterogeneous Integration (DAHI) technology [193]. HI methods can be wafer to wafer (WTW), chip to wafer (CTW), or Chip to Chip (CTC), etc [194]. CTW and CTC are usually used for integrating dissimilar heterogeneous materials as it minimizes coefficient of Thermal Expansion (CTE) as well as wafer warpage issues which enable known good die (KGD) and pretty good die (PGD) that helps in achieving good yield. In WTW integration, CTE issues are challenging, and the yield is compromised. High frequency 3D HI faces challenges such as implementing effective 3D screening method as in some cases chiplets don’t have test pads and there is insufficient availability of process design kit (PDK) with RF functionality, co-simulation capability, and 3D parasitic extraction [194]. One heterogeneous integration method that makes the GaN power system compatible with CMOS fabrication using SOI substrate was stated by the IBM research division [195] as shown in Figure 26.
A DC-DC boost converter was designed using GaN power transistors integrated with bipolar-CMOS-DMOS (BCD) which combines both the advantages of high-voltage low-loss GaN devices and high-integration BCD circuits [196]. The designed GaN2BCD technology is a promising power converter application platform. Deeply scaled E/D-mode GaN HEMTs integrated with monolithically integrable GaN Schottky diodes were able to offer advantages in MMIC applications [142]. GaN-on-Si monolithic microwave integrated circuits (MMICs) were fabricated on 200-mm-diameter using a fully CMOS-compatible fabrication process which enables integration of wafer-level 3D GaN MMICs with Si CMOS circuits for performance and functionality enhancement while the size, weight, power, and cost is reduced [197]. As shown in Figure 27, a team from Raytheon [198] in the United States successfully demonstrated fabricating GaN HEMTs in windows on SOI wafers containing Si CMOS transistors, with DC and RF performance comparable to GaN HEMTs on SiC substrate, as well as a first GaN–Si CMOS heterogeneously integrated MMIC: GaN amplifier with CMOS gate bias control circuitry (a current mirror) and heterogeneous interconnects, as shown in Figure 28.
For heterogeneous integration, wafer bonding is one of the most promising integration approach for integrating group III-V materials and CMOS on Si [191]. Monolithic structure can be done by direct wafer bonding [199] or heteroepitaxy [200]. Direct wafer bonding can be used for integrating non-lattice matched semiconductors and also for integrating different crystal structures. Moreover, no additional intermediate layers are required and can also integrate two or more wafers. However, it requires a very flat, smooth, and particle-free surface along with fitting wafer diameter and chip sizes.

A new 3D integrated circuit (3DIC) solution, System on Integrated Chips (SoICTM), was developed by Taiwan Semiconductor Manufacturing Company (TSMC) [201] to integrate active and passive chips into a new integrated SoC system. Comparing the typical 3DIC stacking with SoIC, the latter offers higher I/O density bonding density, lower energy consumption/ bit data, lower electrical parasites, and lower thermal resistance [190] which might help in unleashing the boundary of IC designer on heterogeneous integrations in future 5G, AI, mobile, and HPC applications. IMEC developed NaNO-TSV (Through Silicon Vias) connection for heterogeneous integration as 3D system-on-chip (3D-SoC) integration technology which possess a wafer-to-wafer bonding approach combined with via-last TSV connection [202]. Finally, Wafer-level packaging (WLP) of the heterogeneous integrated devices is required to be protected from the environment [203]. WLP also eliminates assembly equipment, reduces package cost, and minimizes the chip size as well as provides high yield and high reliability.

6. Conclusions

In the previous GaN HEMTs development roadmap, the heterogeneous epitaxy has been one of the issues affecting devices performance. The wide application of compound semiconductors has attracted wide attention and become matured gradually, including and ranging from RF power amplifiers to electronic systems. The demand tendency for power devices is increasing, especially in electric vehicles and the fast-charging applications. As high-frequency communications keep developing, the GaN HEMT technology will be very critical. Traditional silicon substrates will no longer be only GaN HEMTs template but will be replaced by other smooth and friendly substrate for some applications. These advanced substrate technologies efficiently improve device characteristics, performance, and reliability. It will bring thicker GaN buffer layer, high thermal conductivity, and high resistance substrate in the future high-power high-frequency components. In addition, the heterogeneous integration of GaN HEMTs and CMOS structure have become a new direction. In this article, we provide a brief and comprehensive overview of these important technology developments.

Author Contributions: Data curation, Y.-Y.L., C.L., Y.-T.C., Y.-W.H., P.-T.T. and L.-H.H.; project administration, Y.-Y.L., W.-C.L., A.-J.T. and L.-H.H.; supervision, Y.-J.C., C.-H.L., H.-C.K. and E.Y.C.; writing—original draft, Y.-Y.L., C.L., Y.-T.C., P.-T.T. and L.-H.H.; writing—review and editing, L.-H.H. and Y.-Y.L. All authors have read and agreed to the published version of the manuscript.

Funding: Ministry of Science and Technology, Taiwan (107-2221-E-009-113-MY3, 108-2221-E-009-113-MY3, 109-2222-E-009-001-MY3, 110-2218-E-182-001-MY3).

Acknowledgments: The authors would like to thank Ministry of Science and Technology, Industrial Technology Research Institute, Taiwan Semiconductor Research Institute, and the Semiconductor Research Center, Hon Hai Research Institute, for the helpful discussion.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Chuang, R.W.; Chang, S.; Chang, S.-J.; Chiou, Y.; Lu, C.; Lin, T.; Lin, Y.; Kuo, C.; Chang, H.-M. Gallium nitride metal-semiconductor-metal photodetectors prepared on silicon substrates. J. Appl. Phys. 2007, 102, 073110. [CrossRef]
2. Mishra, U.K.; Parikh, P.; Wu, Y.-F. AlGaN/GaN HEMTs—an overview of device operation and applications. Proc. IEEE 2002, 90, 1022–1031. [CrossRef]
1. Wu, Y.-F.; Kopolmek, D.; Ibbetson, J.P.; Parikh, P.; Keller, B.P.; Mishra, U.K. Very-high power density AlGaN/GaN HEMTs. *IEEE Trans. Electron Devices* **2001**, *48*, 586–590.

2. Wu, Y.-F.; Saxler, A.; Moore, M.; Smith, R.; Sheppard, S.; Chavarkar, P.; Wisleder, T.; Mishra, U.; Parikh, P. 30-W/mm GaN HEMTs by field plate optimization. *IEEE Electron Device Lett.* **2004**, *25*, 117–119. [CrossRef]

3. Hirama, K.; Taniyasu, Y.; Kasu, M. AlGaN/GaN high-electron mobility transistors with low thermal resistance grown on (111) silicon substrate. *Jpn. J. Appl. Phys.* **1998**, *37*, L225. [CrossRef]

4. Amano, H.; Baines, Y.; Beam, E.; Borga, M.; Bouchet, T.; Chalker, P.R.; Charles, M.; Chen, K.J.; Chowdhury, N.; Chu, R. The 2018 GaN power electronics roadmap. *J. Phys. D: Appl. Phys.* **2018**, *51*, 163001. [CrossRef]

5. Mitani, E.; Aojima, M.; Maekawa, A.; Sano, S. An 800-W AlGaN/GaN HEMT for S-band high-power application. In *Proceedings of the IEEE Compound Semiconductor Integrated Circuits Symposium*, Portland, OR, USA, 14–17 October 2007; IEEE: Piscataway, NJ, USA, 2007; pp. 1–4.

6. Dumka, D.; Lenci, S.; De Jaeger, B.; Carbonell, L.; Hu, J.; Mannaert, G.; Wellekens, D.; You, S.; Bakeroot, B.; Decoutere, S. Au-free AlGaN/GaN HEMTs for high-power microwave devices on Si substrate. In *2017 IEEE MTT-S International Microwave Symposium*, Orlando, FL, USA, 5–8 June 2017; IEEE: Piscataway, NJ, USA, 2017; pp. 1–4.

7. Pengelly, R.S.; Wood, S.M.; Milligan, J.W.; Sheppard, S.T.; Pribble, W.L. A review of GaN on Si high-electron-mobility power transistors and MMICs. *IEEE Trans. Microw. Theory Tech.* **2012**, *60*, 1764–1783. [CrossRef]

8. Dong, M.; Nguyen, T.; Kim, H.; Weimann, N.; Prunty, T. Undoped AlGaN/GaN HEMTs for microwave power amplification. *IEEE Trans. Electron Devices* **2001**, *48*, 479–485. [CrossRef]

9. Komerley, R.T.; Wallace, H.B.; Yoder, M.N. Impact of wide bandgap microwave devices on DoD systems. *Proc. IEEE* **2002**, *90*, 1059–1064. [CrossRef]

10. Duboz, J.Y. GaN as seen by the industry. *Phys. Status Solidi (A)* **1999**, *176*, 5–14. [CrossRef]

11. Dumka, D.; Lee, C.; Tserng, H.; Saunier, P.; Kumar, M. AlGaN/GaN HEMTs on Si substrate with 7 W/mm output power density at 10 GHz. *Electron. Lett.* **2004**, *40*, 1023–1024. [CrossRef]

12. Eastman, L.E.; Tilak, V.; Smart, J.; Green, B.M.; Chumbes, E.M.; Dimitrov, R.; Kim, H.; Ambacher, O.S.; Weimann, N.; Prunty, T. Undoped AlGaN/GaN HEMTs for microwave power amplification. *IEEE Trans. Electron Devices* **2001**, *48*, 479–485. [CrossRef]

13. Asif Khan, M.; Bhattarai, A.; Kuznia, J.; Olson, D. High electron mobility transistor based on a GaN-AlGaN, -x N heterojunction. *Appl. Phys. Lett.* **1993**, *63*, 1214–1215. [CrossRef]

14. Smith, R.P.; Sheppard, S.; Wu, Y.-F.; Heikman, S.; Wood, S.; Pribble, W.; Milligan, J. AlGaN/GaN-on-SiC HEMT technology status. *IEEE Trans. Electron Devices* **2001**, *48*, 479–485. [CrossRef]

15. Javorka, P.; Alam, A.; Wolter, M.; Fox, A.; Marso, M.; Heuken, M.; Luth, H.; Kordos, P. AlGaN/GaN HEMTs on (111) silicon substrate. *Jpn. J. Appl. Phys.* **1998**, *37*, L225. [CrossRef]

16. Seo, C.; You, S.; Bakeroot, B.; Decoutere, S.; Wellekens, D.; You, S.; Hwang, J.; Kim, B. Au-free AlGaN/GaN HEMTs for high-power microwave applications. In *2017 IEEE MTT-S International Microwave Symposium*, Baltimore, MD, USA, 5–10 June 2011; IEEE: Piscataway, NJ, USA, 2011; pp. 1–4.

17. Luong, T.T.; Lumbantoruan, F.; Chen, Y.Y.; Ho, Y.T.; Weng, Y.C.; Lin, Y.C.; Chang, S.; Chang, E.Y. RF loss mechanisms in GaN-based high-electron-mobility-transistor on silicon: Role of an inversion channel at the AlN/Si interface. *Sci. Rep.* **2017**, *7*, 1–10. [CrossRef]
29. Hsu, S.S.; Tsou, C.-W.; Lian, Y.-W.; Lin, Y.-S. GaN-on-silicon devices and technologies for RF and microwave applications. In Proceedings of the 2016 IEEE International Symposium on Radio-Frequency Integration Technology (REFT), Taipei, Taiwan, 24–26 August 2016; IEEE: Piscataway, NJ, USA, 2016; pp. 1–3.

30. Pan, L.S.; Kania, D.R. Diamond: Electronic Properties and Applications; Springer Science & Business Media: Boston, MA, USA, 2013.

31. Hirama, K.; Kasu, M.; Taniyasu, Y. RF high-power operation of AlGaN/GaN HEMTs epitaxially grown on diamond. IEEE Electron Device Lett. 2012, 33, 513–515. [CrossRef]

32. Diduck, Q.; Felbinger, J.; Eastman, L.; Francis, D.; Wasserbauer, J.; Faili, F.; Babic, D.; Ejekam, F. Frequency performance enhancement of AlGaN/GaN HEMTs on diamond. Electron. Lett. 2009, 45, 758–759. [CrossRef]

33. Hirama, K.; Taniyasu, Y.; Kasu, M. Heterostructure growth of a single-crystal hexagonal AlN (0001) layer on cubic diamond (111) surface. J. Appl. Phys. 2010, 108, 013528. [CrossRef]

34. Taniyasu, Y.; Kasu, M. MOVPE growth of single-crystal hexagonal AlN on cubic diamond. J. Cryst. Growth 2009, 311, 2825–2830. [CrossRef]

35. Mukhopadhyay, P.; Bag, A.; Gomes, U.; Akutsu, Y.; Ohashi, H. High breakdown voltage AlGaN/GaN MIS–HEMT with SiN and TiO2 gate insulator. Solid-State Electron. 2006, 50, 1057–1061. [CrossRef]

36. Mukhopadhyay, P.; Bag, A.; Gomes, U.; Banerjee, U.; Ghosh, S.; Kabi, S.; Chang, E.Y.; Dabiran, A.; Chow, P.; Biswas, D. Comparative DC characteristic analysis of AlGaN/GaN HEMTs grown on Si (111) and sapphire substrates by MBE. J. Electron. Mater. 2014, 43, 1263–1270. [CrossRef]

37. Douglas, E.; Ren, F.; Pearton, S. Fine-element simulations of the effect of device design on channel temperature for AlGaN/GaN high electron mobility transistors. J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater. Process. Meas. Phenom. 2011, 29, 026003. [CrossRef]

38. Manoi, A.; Pomeroy, J.W.; Killat, N.; Kuball, M. Benchmarking of thermal boundary resistance in AlGaN/GaN HEMTs on SiC substrates: Implications of the nucleation layer microstructure. IEEE Electron Device Lett. 2010, 31, 1395–1397. [CrossRef]

39. Riedel, G.J.; Pomeroy, J.W.; Hilton, K.P.; Maclean, J.O.; Wallis, D.J.; Uren, M.J.; Martin, T.; Forsberg, U.; Lundskog, A.; Kakanakova-Georgieva, A. Reducing thermal resistance of AlGaN/GaN electronic devices using novel nucleation layers. IEEE Electron Device Lett. 2008, 30, 103–106. [CrossRef]

40. Nochetto, H.C.; Jankowski, N.R.; Bar-Cohen, A. The impact of GaN/substrate thermal boundary resistance on a HEMT device. In Proceedings of the ASME International Mechanical Engineering Congress and Exposition, Denver, CO, USA, 11–17 November 2011; pp. 241–249.

41. Park, K.; Bayram, C. Thermal resistance optimization of GaN/substrate stacks considering thermal boundary resistance and temperature-dependent thermal conductivity. Appl. Phys. Lett. 2016, 109, 151904. [CrossRef]

42. Hull, R.; Osgood, R.; Sakaki, H. Nitride Semiconductors and Devices; Springer: Berlin/Heidelberg, Germany, 1999.

43. Kuzmik, J.; Bychikhin, S.; Pogány, D.; Gaquier, C.; Pichonat, E.; Morvan, E. Investigation of the thermal boundary resistance at the III-nitride/substrate interface using optical methods. J. Appl. Phys. 2007, 101, 054508. [CrossRef]

44. Fletcher, A.A.; Nirmal, D.; Ayajan, J.; Arivazhagan, L. An intensive study on assorted substrates suitable for high JFOM AlGaN/GaN HEMT. Silicon 2021, 13, 1591–1598. [CrossRef]

45. Mimura, T.; Yokoyama, N.; Kusakawa, H.; Suyama, K.; Fukuta, M. MP-A4 GaAs MOSFET for low-power high-speed logic applications. IEEE Trans. Electron Devices 1979, 26, 1828. [CrossRef]

46. Schwierz, F.; Ambacher, O. Recent advances in GaN HEMT development. In Proceedings of the 11th IEEE International Symposium on Electron Devices for Microwave and Optoelectronic Applications, 2003, EDMO 2003, Orlando, FL, USA, 18 November 2003; IEEE: Piscataway, NJ, USA, 2003; pp. 204–209.

47. Lidor, A.; De Rooji, M.; Strydom, J.; Reusch, D.; Glaser, J. GaN Transistors for Efficient Power Conversion; John Wiley & Sons: Hoboken, NJ, USA, 2019.

48. Liu, Q.; Lau, S. A review of the metal–GaN contact technology. Solid State Electron. 1998, 42, 677–691. [CrossRef]

49. Liu, Q.; Yu, L.; Lau, S.; Redwing, J.; Perkins, N.; Kuech, T. Thermally stable PtSi Schottky contact on n-GaN. Appl. Phys. Lett. 1997, 70, 1275–1277. [CrossRef]

50. Kordos, P.; Heidelberger, G.; Bernat, J.; Fox, A.; Marso, M.; Lüth, H. High-power SiO2/AlGaN/GaN metal-oxide-semiconductor heterostructure field-effect transistors. Appl. Phys. Lett. 2005, 87, 143501. [CrossRef]

51. Ohmaki, Y.; Tanimoto, M.; Akamatsu, S.; Mukai, T. Enhancement-Mode AlGaN/AlN/GaN High Electron Mobility Transistor with Low On-State Resistance and High Breakdown Voltage. Jpn. J. Appl. Phys. 2006, 45, L1168–L1170. [CrossRef]

52. Medjdoub, F.; Delrueyn, J.; Cheng, K.; Leys, M.; Degroote, S.; Marcon, D.; Visalli, D.; van Hove, M.; Germain, M.; Germain, G. Low On-Resistance High-Breakdown Normally Off AlN/GaN/AlGaN DHFET on Si Substrate. IEEE Electron Device Lett. 2010, 31, 111–113. [CrossRef]

53. Mizutani, T.; Ito, M.; Kishimoto, S.; Nakamura, F. AlGaN/GaN HEMTs With Thin InGaN Cap Layer for Normally Off Operation. IEEE Electron Device Lett. 2007, 28, 549–551. [CrossRef]

54. Ostermaier, C.; Pozzovivo, G.; Carlin, J.F.; Basnar, B.; Schrenk, W.; Douvry, Y.; Gaquier, C.; Delaeger, J.-C.; Cico, K.; Frohlich, K.; et al. Ultrathin InAlN/AlN Barrier HEMT With High Performance in Normally Off Operation. IEEE Electron Device Lett. 2009, 30, 1030–1032. [CrossRef]
82. Wu, T.-L.; Marcon, D.; You, S.; Posthuma, N.; Barket, B.; Stoffels, S.; Van Hove, M.; Groeseneken, G.; Decoutere, S. Forward bias gate breakdown mechanism in enhancement-mode p-GaN gate AlGaN/GaN high-electron mobility transistors. *IEEE Electron Device Lett.* **2015**, *36*, 1001–1003. [CrossRef]

83. Greco, G.; Iucolano, F.; Giannazzo, F.; Di Franco, S.; Corso, D.; Smecca, E.; Alberti, A.; Patti, A.; Roccaforte, F. Metal/p-GaN contacts on AlGaN/GaN heterostructures for normally-off HEMTs. In *Proceedings of the Materials Science Forum; Trans Tech Publication Ltd.: Zurich, Switzerland, 2016; pp. 1170–1173.*

84. Sayadi, I.; Iannaccone, G.; Sicre, S.; Härberlen, O.; Curatola, G. Threshold voltage instability in p-GaN gate AlGaN/GaN HFETs. *IEEE Trans. Electron Devices* **2018**, *65*, 2454–2460. [CrossRef]

85. Lükens, G.; Hahn, H.; Kalisch, H.; Vescan, A. Self-aligned process for selectively etched p-GaN-gated AlGaN/GaN-on-Si HFETs. *IEEE Trans. Electron Devices* **2018**, *65*, 3732–3738. [CrossRef]

86. Crespo, A.; Bellot, M.; Chabak, K.; Gillespie, J.; Jessen, G.; Miller, V.; Trejo, M.; Via, G.; Walker, D.; Winningham, B. High-power Ka-band performance of AlInN/GaN HEMT with 9.8-nm-thin barrier. *IEEE Electron Device Lett.* **2009**, *31*, 3, 2–4. [CrossRef]

87. Rajan, S.; Chini, A.; Wong, M.H.; Speck, J.S.; Mishra, U.K. N-polar GaN/AlGaN/GaN high electron mobility transistors. *J. Appl. Phys.* **2007**, *102*, 044501. [CrossRef]

88. Wong, M.H.; Pei, Y.; Palacios, T.; Shen, L.; Chakraborty, A.; McCarthy, L.S.; Keller, S.; DenBaars, S.P.; Speck, J.S.; Mishra, U.K. Low nonalloyed Ohmic contact resistance to nitride high electron mobility transistors using N-face growth. *Appl. Phys. Lett.* **2007**, *91*, 232103. [CrossRef]

89. Meyer, D.; Katzer, D.; Bass, R.; Garces, N.; Ancona, M.; Deen, D.; Storm, D.; Binari, S. N-polar n+ GaN cap development for low ohmic contact resistance to inverted HEMTs. *Phys. Status Solidi C* **2012**, *9*, 894–897. [CrossRef]

90. Mahboob, I.; Veal, T.A.; McConville, C.F.; Lu, H.; Schafl, W.A. Intrinsic electron accumulation at clean InN surfaces. *Phys. Rev. Lett.* **2004**, *92*, 036804. [CrossRef]

91. Nidhi; Rajan, S.; Keller, S.; Wu, F.; DenBaars, S.P.; Speck, J.S.; Mishra, U.K. Study of interface barrier of SiNx/GaN interface for nitrogen-polar GaN based high electron mobility transistors. *J. Appl. Phys.* **2008**, *103*, 124508. [CrossRef]

92. Meyer, D.; Katzer, D.; Deen, D.; Storm, D.; Binari, S.; Gougousi, T. HfO2-insulated gate N-polar GaN HEMTs with high breakdown voltage. *Phys. Status Solidi (A)* **2011**, *208*, 1630–1633. [CrossRef]

93. Wong, M.H.; Singisetti, U.; Lu, J.; Speck, J.S.; Mishra, U.K. Anomalous output conductance in N-polar GaN high electron mobility transistors. *IEEE Trans. Electron Devices* **2012**, *59*, 2988–2995. [CrossRef]

94. Ibbetson, J.P.; Fini, P.; Ness, K.; DenBaars, S.P.; Speck, J.S.; Mishra, U.K. Study of interface barrier of SiNx/GaN interface for nitrogen-polar GaN based high electron mobility transistors. *J. Appl. Phys.* **2004**, *95*, 894–897. [CrossRef]

95. Arias, A.; Rowell, P.; Bergman, J.; Urteaga, M.; Shinozuka, R.; Zheng, X.; Li, H.; Romanczyk, B.; Guidry, M.; Wiedenke, S. High performance N-polar GaN HEMTs with OIP3/P dc ∼12 dB at 10 GHz. In *Proceedings of the 2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Miami, FL, USA, 22–25 October 2017; IEEE: Piscataway, NJ, USA, 2017; pp. 1–3.*

96. Zheng, X.; Li, H.; Ahmad, E.; Hestroff, K.; Guidry, M.; Romanczyk, B.; Wiedenke, S.; Keller, S.; Mishra, U.K. High frequency N-polar GaN planar MIS-HEMTs on sapphire with high breakdown and low dispersion. In *Proceedings of the 2016 Lester Eastman Conference (LEC), Bethlehem, PA, USA, 2–4 August 2016; IEEE: Piscataway, NJ, USA, 2016; pp. 42–45. [CrossRef]

97. Liu, W.; Romanczyk, B.; Guidry, M.; Hatui, N.; Wurm, C.; Li, W.; Shrestha, P.; Zheng, X.; Keller, S.; Mishra, U.K. 6.2 W/mm and Record 33.8% PAE at 94 GHz from N-polar GaN Deep Recess MIS-HEMTs with ALD Ru Gates. *IEEE Microw. Wirel. Compon. Lett.* **2021**, *31*, 748–751. [CrossRef]

98. Peralagu, U.; Alian, A.; Putcha, V.; Khaled, A.; Rodriguez, R.; Sibaja-Hernandez, A.; Chang, S.; Simoen, E.; Zhao, S.; De Jaeger, B. CMOS-compatible GaN-based devices on 200mm-Si for RF applications: Integration and Performance. In *Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 17.2. 1–17.2. 4.

99. Yuk, K.; Bannen, G.; Cui, C. Future directions for GaN in 5G and satellite communications. In *Proceedings of the 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Boston, MA, USA, 6–9 August 2017; IEEE: Piscataway, NJ, USA, 2017; pp. 803–806.

100. Wong, K.-Y.R.; Kwan, M.-H.; Yao, F.-W.; Tsai, M.-W.; Lin, Y.-S.; Chang, Y.-C.; Chen, P.-C.; Su, R.-Y.; Yu, J.-L.; Yang, F.-J. A next generation CMOS-compatible GaN-on-Si transistors for high efficiency energy systems. In *Proceedings of the 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015; IEEE: Piscataway, NJ, USA, 2015; pp. 9.5. 1–9.5. 4. [CrossRef]

101. Xie, H.; Liu, Z.; Gao, Y.; Ranjan, K.; Lee, K.E.; Ng, G.I. CMOS-compatible GaN-on-Si HEMTs with cut-off frequency of 210 GHz and high Johnson’s figure-of-merit of 8.8 THz V. *Appl. Phys. Express* **2020**, *13*, 026503. [CrossRef]

102. Yeh, P.-C.; Tu, P.-T.; Liu, H.-H.; Hsu, C.-H.; Yang, H.-Y.; Yu, F.-K.; Lee, L.-H.; Tseng, P.-J.; Wu, Y.-R.; Sheu, S.-S. CMOS-compatible GaN HEMT on 200mm Si-substrate for RF application. In *Proceedings of the 2021 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), Hsinchu, Taiwan, 19–22 April 2021; IEEE: Piscataway, NJ, USA, 2021; pp. 1–2.

103. Then, H.W.; Dasgupta, S.; Radosavljevic, M.; Agababov, P.; Ban, I.; Bristol, R.; Chandhok, M.; Chouksey, S.; Holybee, B.; Huang, C. 3D heterogeneous integration of high performance high-K metal gate GaN NMOS and Si PMOS transistors on 300 mm high-resistivity Si substrate for energy-efficient and compact power delivery, RF (5G and beyond) and SoC applications. In *Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 17.3. 1–17.3. 4.*
104. Chen, C.; Yost, D.-R.; Knecht, J.; Wey, J.; Chapman, D.; Oakley, D.; Soares, A.; Mahoney, L.; Donnelly, J.; Chen, C. Wafer-scale 3D integration of InGaNAs photodiode arrays with Si readout circuits by oxide bonding and through-oxide vias. Microelectron. Eng. 2011, 88, 131–134. [CrossRef]

105. Green, D.S.; Dohrmann, C.L.; Demmin, J.; Chang, T.-H. Path to 3D heterogeneous integration. In Proceedings of the 2015 International 3D Systems Integration Conference (3DIC), Sendai, Japan, 31 August–2 September 2015; IEEE: Piscataway, NJ, USA, 2015; pp. F57.1–F57.3. [CrossRef]

106. Li, X.; Geens, K.; Guo, W.; You, S.; Zhao, M.; Faule, D.; Odnoblyudov, V.; Groeseneken, G.; Decoutere, S. Demonstration of GaN integrated half-bridge with on-chip drivers on 200-mm engineered substrates. IEEE Electron Device Lett. 2019, 40, 1499–1502. [CrossRef]

107. Reusch, D.; Strydjom, J.; Glaser, J. Improving high frequency DC-DC converter performance with monolithic half bridge GaN ICs. In Proceedings of the 2015 IEEE Energy Conversion Congress and Exposition (ECCE), Montreal, QC, Canada, 20–24 September 2015; IEEE: Piscataway, NJ, USA, 2015; pp. 381–387.

108. Jiang, Q.; Tang, Z.; Zhou, C.; Yang, S.; Chen, K.J. Substrate-coupled cross-talk effects on an AlGaN/GaN-on-Si smart power IC platform. IEEE Trans. Electron Devices 2019, 66, 3808–3813. [CrossRef]

109. Kang, S.; Choi, B.; Kim, B. Linearity analysis of CMOS for RF application. IEEE Trans. Microw. Theory Tech. 2003, 51, 972–977. [CrossRef]

110. Chowdhury, N. p-Channel Gallium Nitride Transistor on Si Substrate; Massachusetts Institute of Technology: Boston, MA, USA, 2018.

111. Reuters, B.; Hahn, P.; Pooth, A.; Holländer, B.; Breuer, U.; Heuken, M.; Kalisch, H.; Vescan, A. Fabrication of p-channel heterostructure field effect transistors with polarization-induced two-dimensional hole gases at metal–polar GaN/AlInGaN interfaces. J. Phys. D: Appl. Phys. 2014, 47, 175103. [CrossRef]

112. Bader, S.; Chaudhuri, R.; Hickman, A.; Nomoto, K.; Bharadwaj, S.; Then, H.; Xing, H.; Jena, D. GaN/AIN Schottky-gate p-channel HFETs with InGaN contacts and 100 mA/mm on-current. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 4.5.1–4.5.4. [CrossRef]

113. Chowdhury, N.; Lemettinen, J.; Xie, Q.; Zhang, Y.; Rajput, N.S.; Xiang, P.; Cheng, K.; Suihkonen, S.; Then, H.W.; Palacios, T. P-channel GaN transistor based on p-GaN/AlGaN/GaN on Si. IEEE Electron Device Lett. 2019, 40, 1036–1039. [CrossRef]

114. Zheng, Z.; Song, W.; Zhang, L.; Yang, S.; Wei, J.; Chen, K.J. High ION and IOFF/ION Ratio Enhancement-Mode Buried p-channel GaN MOSFETs on p-GaN Gate Power HEMT Platform. IEEE Electron Device Lett. 2019, 41, 26–29. [CrossRef]

115. Raj, A.; Krishna, A.; Hatui, N.; Gupta, C.; Jung, R.; Keller, S.; Mishra, U.K. Demonstration of a GaN/AlGaN superlattice-based p-channel FinFET with high ON-current. IEEE Electron Device Lett. 2020, 41, 220–223. [CrossRef]

116. Chowdhury, N.; Xie, Q.; Yuan, M.; Rajput, N.S.; Xiang, P.; Cheng, K.; Then, H.W.; Palacios, T. First demonstration of a self-aligned GaN p-FET. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 4.6.1–4.6.4. [CrossRef]

117. Chen, F.; Hao, R.; Yu, G.; Zhang, X.; Song, L.; Wang, J.; Cai, Y.; Zhang, B. Enhancement-mode n-GaN gate p-channel heterostructure field effect transistors based on GaN/AlGaN/GaN 2D hole gas. Appl. Phys. Lett. 2019, 115, 112103. [CrossRef]

118. Chowdhury, N.; Xie, Q.; Yuan, M.; Cheng, K.; Then, H.W.; Palacios, T. Regrowth-free GaN-based complementary logic on a Si substrate. IEEE Electron Device Lett. 2020, 41, 820–823. [CrossRef]

119. Chaudhuri, R.; Bader, S.; Chen, Z.; Muller, D.A.; Xing, H.G.; Jena, D. A polarization-induced 2D hole gas in undoped gallium nitride quantum wells. Science 2019, 365, 1454–1457. [CrossRef]

120. Nomoto, K.; Chaudhuri, R.; Bader, S.; Li, L.; Hickman, A.; Huang, S.; Lee, H.; Maeda, T.; Then, H.; Radosavljevic, M. GaN/AlN p-channel HFETs with I max > 420 mA/mm and ~ 20 GHz f T/f I MAX. In Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 12–18 December 2020; IEEE: Piscataway, NJ, USA, 2020; pp. 8.3.1–8.3.4. [CrossRef]

121. Hickman, A.; Chaudhuri, R.; Bader, S.; Nomoto, K.; Lee, K.; Xing, H.G.; Jena, D. High breakdown voltage in RF AlN/GaN/AlN quantum well HEMTs. IEEE Electron Device Lett. 2019, 40, 1293–1296. [CrossRef]

122. Bader, S.; Lee, H.; Chaudhuri, R.; Huang, S.; Hickman, A.; Molnar, A.; Xing, H.G.; Jena, D.; Then, H.W.; Chowdhury, N. Prospects for wide bandgap and ultrawide bandgap MOSFET machines. IEEE Trans. Electron Devices 2020, 67, 4010–4020. [CrossRef]

123. Zhao, D.; Xu, S.; Xie, M.; Tong, S.; Yang, H. Stress and its effect on optical properties of GaN epilayers grown on Si (111), 6H-SiC (0001), and c-plane sapphire. Appl. Phys. Lett. 2003, 83, 677–679. [CrossRef]

124. Nakamura, S. GaN growth using GaN buffer layer. Jpn. J. Appl. Phys. 1991, 30, L1705. [CrossRef]

125. Selvaraj, S.; Watanabe, A.; Wakejima, A.; Egawa, T. 1.4-kV breakdown voltage for AlGaN/GaN high-electron-mobility transistors on silicon substrate. IEEE Electron Device Lett. 2012, 33, 1375–1377. [CrossRef]

126. Rowena, I.B.; Selvaraj, S.L.; Egawa, T. Buffer thickness contribution to suppress vertical leakage current with high breakdown field (2.3 MV/cm for GaN on Si). IEEE Electron Device Lett. 2011, 32, 1534–1536. [CrossRef]

127. Ito, S.; Nakagita, T.; Sawaki, N.; Ahn, H.S.; Irie, M.; Hikosaka, T.; Honda, Y.; Yamaguchi, M.; Amano, H. Nature of yellow luminescence band in GaN grown on Si substrate. Jpn. J. Appl. Phys. 2014, 53, 11RC02. [CrossRef]

128. Weeks, T.W.; Piner, E.L.; Gehrke, T.; Linthicum, K.J. Gallium Nitride Materials and Methods. US6617060B2, 18 November 2003.

129. Ikeda, N.; Niiyama, Y.; Kambayashi, H.; Sato, Y.; Nomura, T.; Kato, S.; Yoshida, S. GaN power transistors on Si substrates for switching applications. Proc. IEEE 2010, 1151–1161. [CrossRef]
153. Li, L.; Nomoto, K.; Pan, M.; Li, W.; Hickman, A.; Miller, J.; Lee, K.; Hu, Z.; Bader, S.J.; Lee, S.M. GaN HEMTs on Si with regrown contacts and cutoff/maximum oscillation frequencies of 250/204 GHz. IEEE Electron Device Lett. 2020, 41, 689–692. [CrossRef]

154. Denninghoff, D.; Lu, J.; Laurent, M.; Ahmadi, E.; Keller, S.; Mishra, U. N-polar GaN/InAlN MIS-HEMT with 400-GHz f max. In Proceedings of the 70th Device Research Conference, University Park, PA, USA, 18–20 June 2012; IEEE: Piscataway, NJ, USA, 2012; pp. 151–152.

155. Alomari, M.; Medjdoub, F.; Carlin, J.-F.; Feltin, E.; Grandjean, N.; Chuvinil, A.; Kaiser, U.; Gaquiére, C.; Kohn, E. InAlN/GaN MOSHEMT with self-aligned thermally generated oxide recess. IEEE Electron Device Lett. 2009, 30, 1131–1133. [CrossRef]

156. Dumka, D.; Saunier, P. Silicon-on-Insulator (SOI) GaN on Si HEMT with 65% power added efficiency at 10 GHz. Electron. Lett. 2010, 46, 946–947. [CrossRef]

157. Marti, D.; Tirelli, S.; Teppati, V.; Lugani, L.; Carlin, J.-F.; Malinverni, M.; Grandjean, N.; Bolognesi, C.R. 94-GHz large-signal operation of AllnGaAsN/AlGaInAs high-electron-mobility transistors on silicon with regrown ohmic contacts. IEEE Electron Device Lett. 2014, 36, 17–19. [CrossRef]

158. Vidkjær, J.; Shevchenko, S.; Würfl, J.; Uren, M.; Hirke, K.; Jost, R. Linearity Assessment of GaN Technology. Abstract ESA/ESTEC contract 20456, (07).

159. Xing, W.; Liu, Z.; Ranjan, K.; Ng, G.I.; Palacios, T. Planar nanostrip-channel Al2O3/InAlN/GaN MISHEMTs on Si with improved linearity. IEEE Electron Device Lett. 2018, 39, 947–950. [CrossRef]

160. Moon, J.-S.; Grabar, B.; Antcliffe, M.; Wong, J.; Dao, C.; Chen, P.; Arkun, E.; Khalaf, I.; Corrion, A.; Chappell, J. High-speed graded-channel GaN HEMTs with linearity and efficiency. In Proceedings of the 2020 IEEE/MTT-S International Microwave Symposium (IMS), Los Angeles, CA, USA, 4–6 August 2020; IEEE: Piscataway, NJ, USA, 2020; pp. 573–575.

161. Hou, B.; Yang, L.; Mi, M.; Zhang, M.; Yi, C.; Wu, M.; Zhu, Q.; Lu, Y.; Zhu, J.; Zhou, X. High linearity and high power performance with barrier layer of sandwich structure and AllnGaAsN back barrier for X-band application. J. Phys. D: Appl. Phys. 2020, 53, 145102. [CrossRef]

162. Zhang, K.; Kong, Y.; Zhu, G.; Zhou, J.; Yu, X.; Kong, C.; Li, Z.; Chen, T. High-linearity AlGaAsN/GaN FinFETs for microwave power applications. IEEE Electron Device Lett. 2017, 38, 615–618. [CrossRef]

163. Egawa, T. Heteroepitaxial growth and power electronics using AlGaN/GaN HEMT on Si. In Proceedings of the 2012 International Electron Devices Meeting, San Francisco, CA, USA, 10–13 December 2012; IEEE: Piscataway, NJ, USA, 2012; pp. 27.1–27.1. 4.

164. Cho, E.; Mogilatenko, A.; Brunner, F.; Richter, E.; Weyers, M. Impact of AlN nucleation layer on strain in GaN grown on 4H-SiC substrates. J. Cryst. Growth 2013, 371, 45–49. [CrossRef]

165. Foronda, H.M.; Romanov, A.E.; Young, E.C.; Robertson, C.A.; Beltz, G.E.; Speck, J.S. Curvature and bow of bulk GaN substrates. J. Appl. Phys. 2016, 120, 035104. [CrossRef]

166. Ma, C.-T.; Gu, Z.-H. Review of GaN HEMT applications in power converters over 500 W. Electronics 2019, 8, 1401. [CrossRef]

167. Chen, K.J.; Häberlen, O.; Lidow, A.; lin Tsai, C.; Ueda, T.; Uemoto, Y.; Wu, Y. GaN-on-Si power technology: Devices and applications. IEEE Trans. Electron Devices 2017, 64, 779–795. [CrossRef]

168. Arulkumaran, S.; Lin, V.; Dolmanan, S.; Ng, G.; Vicknesh, S.; Tan, J.; Teo, S.; Kumar, M.K.; Tripathy, S. Improved OFF-state breakdown voltage in AlGaAsN/GaN HEMTs grown on 150-mm diameter silicon-on-insulator (SOI) substrate. In Proceedings of the 70th Device Research Conference, University Park, PA, USA, 18–20 June 2012; IEEE: Piscataway, NJ, USA, 2012; pp. 59–60.

169. Jiang, Q.; Liu, C.; Lu, Y.; Chen, K.J. 1.4-kV AlGaN/GaN HEMTs on a GaN-on-SOI platform. IEEE Electron Device Lett. 2013, 34, 357–359. [CrossRef]

170. Chiu, H.-C.; Peng, L.-Y.; Wang, H.-Y.; Wang, H.-C.; Kao, H.-L.; Lee, G.-Y.; Chyi, J.-I. The Characterization of InAlN/AlN/GaN HEMTs Using Silicon-on-Insulator (SOI) Substrate Technology. J. Electrochem. Soc. 2015, 163, H110. [CrossRef]

171. Tham, W.H.; Ang, D.S.; Bera, L.K.; Dolmanan, S.B.; Bhat, T.N.; Lin, V.K.; Tripathy, S. Comparison of the Alx Ga1-x N/AlGaN heterostructures grown on silicon-on-insulator and bulk-silicon substrates. IEEE Trans. Electron Devices 2015, 63, 345–352. [CrossRef]

172. Li, X.; Amirifar, N.; Geens, K.; Zhao, M.; Guo, W.; Liang, H.; You, S.; Posthumua, N.; De Jaeger, B.; Stoffels, S. GaN-on-SOI: Monolithically integrated all-GaN ICs for power conversion. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 4.4.1–4.4. 4.

173. Nomura, T.; Masuda, M.; Ikeda, N.; Yoshida, S. Switching characteristics of GaN HFETs in a bridge package for high temperature applications. IEEE Trans. Power Electron. 2008, 23, 692–697. [CrossRef]

174. Morita, T.; Tamura, S.; Ando, Y.; Ishida, M.; Uemoto, Y.; Ueda, T.; Tanaka, T.; Ueda, D. 99.3% efficiency of three-phase inverter for motor drive using GaN-based gate injection transistors. In Proceedings of the 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Fort Worth, TX, USA, 6–11 March 2011; IEEE: Piscataway, NJ, USA, 2011; pp. 481–484.

175. Ishida, M.; Ueda, T.; Tanaka, T.; Ueda, D. GaN on Si technologies for power switching devices. IEEE Trans. Electron Devices 2013, 60, 3053–3059. [CrossRef]

176. Chen, H.-Y.; Kao, Y.-Y.; Zhang, Z.-Q.; Liao, C.-H.; Yang, H.-Y.; Hsu, M.-S.; Chen, K.-H.; Lin, Y.-H.; Lin, S.-R.; Tsai, T.-Y. A Fully Integrated GaN-on-Silicon Gate Driver and GaN Switch with Temperature-compensated Fast Turn-on Technique for Improving Reliability. In Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; IEEE: Piscataway, NJ, USA, 2021; pp. 460–462.

177. Li, X.; Van Hove, M.; Zhao, M.; Geens, K.; Lempinen, V.-P.; Sormunen, J.; Groesenerken, G.; Decoutere, S. 200 V enhancement-mode p-GaN HEMTs fabricated on 200 mm GaN-on-SOI with trench isolation for monolithic integration. IEEE Electron Device Lett. 2017, 38, 918–921. [CrossRef]
178. Yamashita, Y.; Stoffels, S.; Posthuma, N.; Decoutere, S.; Kobayashi, K. Monolithically integrated E-mode GaN-on-SOI gate driver with power GaN HEMT for MHz-switching. In Proceedings of the 2018 IEEE 6th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Atlanta, GA, USA, 31 October–2 November 2018; IEEE: Piscataway, NJ, USA, 2018; pp. 231–236.

179. Gifré, R.; Colantonio, P.; Giannini, F. GaN broadband power amplifiers for terrestrial and space transmitters. In Proceedings of the 2012 19th International Conference on Microwaves, Radar & Wireless Communications, Warsaw, Poland, 21–23 May 2012; IEEE: Piscataway, NJ, USA, 2012; pp. 605–609.

180. Ciccognani, W.; De Dominicis, M.; Ferrari, M.; Limiti, E.; Peroni, M.; Romanini, P. High-power monolithic AlGaN/GaN HEMT switch for X-band applications. Electron. Lett. 2008, 44, 911–912. [CrossRef]

181. Ciccognani, W.; Limiti, E.; Longhi, P.; Mitran, C.; Nanni, A.; Peroni, M. An ultra-broadband robust LNA for defence applications in AlGaN/GaN technology. In Proceedings of the 2010 IEEE MTT-S International Microwave Symposium, Anaheim, CA, USA, 23–28 May 2010; IEEE: Piscataway, NJ, USA, 2010; pp. 493–496.

182. Flack, T.J.; Pushpakaran, B.N.; Bayne, S.B. GaN technology for power electronic applications: A review. J. Electron. Mater. 2016, 45, 2673–2682. [CrossRef]

183. Rack, M.; Raskin, J.-P. SOI Technologies for RF and Millimeter Wave Applications. ECS Trans. 2019, 92, 79. [CrossRef]

184. Hao-Yu-Wang, L.-Y.P.; Cheng, Y.-H.; Chiu, H.-C. The Demonstration and Characterization of In-situ SiNx/AlGaN/GaN HEMT on 6-inch Silicon on Insulator (SOI) Substrate. In Proceedings of the CS ManTec Conference, Miami, FL, USA, 16–19 May 2016.

185. Chiu, H.-C.; Wang, H.-Y.; Peng, L.-Y.; Wang, H.-C.; Kao, H.-L.; Hu, C.-W.; Xuan, R. RF Performance of In Situ SiN x Gate Dielectric AlGaN/GaN MISHEMT on 6-in Silicon-on-Insulator Substrate. IEEE Trans. Electron Devices 2017, 64, 4065–4070. [CrossRef]

186. Anderson, T.J.; Koehler, A.D.; Tadjer, M.J.; Hite, J.K.; Nath, A.; Mahadik, N.A.; Aktas, O.; Ondoblyudov, V.; Basceri, C.; Hobart, K.D. Electrothermal evaluation of thick GaN epitaxial layers and AlGaN/GaN high-electron-mobility transistors on large-area engineered substrates. Appl. Phys. Express 2010, 3, 126501. [CrossRef]

187. Leach, J.; Udwardy, K.; Quayle, P.; Ondoblyudov, V.; Basceri, C.; Aktaş, O.; Splawn, H.; Evans, K. Towards manufacturing large area GaN substrates from QST® seeds. Proceeding Compd. Semicond. Manuf. Technol. 2018, 014.17.

188. Geens, K.; Li, X.; Zhao, M.; Guo, W.; Wellekens, D.; Posthuma, N.; Fahle, D.; Aktaş, O.; Ondoblyudov, V.; Decoutere, S. 650 V p-GaN gate power HEMTs on 200 mm engineered substrates. In Proceedings of the 2019 IEEE 7th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Raleigh, NC, USA, 29–31 October 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 292–296.

189. Zubair, A.; Porezko, J.; Niroula, J.; Aktaş, O.; Ondoblyudov, V.; Palacios, T. First demonstration of GaN vertical power FinFETs on engineered substrate. In Proceedings of the 2020 Device Research Conference (DRC), Columbus, OH, USA, 21–24 June 2020; IEEE: Piscataway, NJ, USA, 2020; pp. 1–2.

190. Jan, C.-H.; Agostinelli, M.; Deshpande, H.; El-Tanani, M.; Hafez, W.; Jalan, U.; Janbay, L.; Kang, M.; Lakdawala, H.; Lin, J. RF CMOS technology scaling in high-k/metal gate era for RF SoC (system-on-chip) applications. In Proceedings of the 2010 International Electronic Devices Meeting, San Francisco, CA, USA, 6–8 December 2010; IEEE: Piscataway, NJ, USA, 2010; pp. 27.2.1–27.2.4.

191. Lee, K.H.; Bao, S.; Kohen, D.; Huang, C.C.; Lee, K.E.K.; Fitzgerald, E.; Tan, C.S. Monolithic integration of III–V HEMT and Si-CMOS through TSV-less 3D wafer stacking. In Proceedings of the 2015 IEEE 65th Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 26–29 May 2015; IEEE: Piscataway, NJ, USA, 2015; pp. 560–565.

192. Zhu, M.; Matioli, E. Monolithic integration of GaN-based MOS digital logic gate circuits with E-mode power GaN MOSHEMTs. In Proceedings of the 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Chicago, IL, USA, 13–17 May 2018; IEEE: Piscataway, NJ, USA, 2018; pp. 236–239.

193. Gutierrez-Aitken, A.; Wu, B.Y.-C.; Scott, D.; Sato, K.; Poust, B.; Watanabe, M.; Monier, C.; Lin, N.; Zeng, X.; Nakamura, E. A meeting of materials: Integrating diverse semiconductor technologies for improved performance at lower cost. IEEE Microw. Mag. 2017, 18, 60–73. [CrossRef]

194. Gutierrez-Aitken, A. Heterogeneous Integration for High Frequency RF Applications. In Proceedings of the 2020 IEEE International Electronic Devices Meeting (IEDM), San Francisco, CA, USA, 12–18 December 2020; IEEE: Piscataway, NJ, USA, 2020; pp. 34.5.1–34.5.4.

195. Lee, K.-T.; Bayram, C.; Piedra, D.; Sprogis, E.; Deligianni, H.; Krishnan, B.; Papasouliotis, G.; Paranjpe, A.; Aklimi, E.; Shepard, K. GaN devices on a 200 mm Si platform targeting heterogeneous integration. IEEE Electron Device Lett. 2017, 38, 1094–1096. [CrossRef]

196. Meng, F.; Disney, D.; Liu, B.; Volkot, Y.B.; Zhou, A.; Liang, Z.; Yi, X.; Selvaraj, S.L.; Peng, L.; Ma, K. Heterogeneous integration of GaN and BCD technologies and its applications to high conversion-ratio DC–DC boost converter IC. IEEE Trans. Power Electron. 2018, 34, 1993–1996. [CrossRef]

197. Warnock, S.; Chen, C.-L.; Knecht, J.; Molnar, R.; Yost, D.-R.; Cook, M.; Stull, C.; Johnson, R.; Galbraith, C.; Daulton, J. InAlN/GaN-on-Si HEMT with 4.5 W/mm in a 200-mm CMOS-Compatible MMIC Process for 3D Integration. In Proceedings of the 2020 IEEE/MTT-S International Microwave Symposium (IMS), Los Angeles, CA, USA, 4–6 August 2020; IEEE: Piscataway, NJ, USA, 2020; pp. 289–292.

198. Kazior, T.; Chelakara, R.; Hoke, W.; Bettencourt, J.; Palacios, T.; Lee, H. High performance mixed signal and RF circuits enabled by the direct monolithic heterogeneous integration of GaN HEMTs and Si CMOS on a silicon substrate. In Proceedings of the 2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Waikoloa, HI, USA, 16–19 October 2011; IEEE: Piscataway, NJ, USA, 2011; pp. 1–4.
199. Chung, J.W.; Lee, J.-k.; Piner, E.L.; Palacios, T. Seamless on-wafer integration of Si (100) MOSFETs and GaN HEMTs. *IEEE Electron Device Lett.* **2009**, *30*, 1015–1017. [CrossRef]

200. Chyurlia, P.; Semond, F.; Lester, T.; Bardwell, J.; Rolfe, S.; Tang, H.; Tarr, N. Monolithic integration of AlGaN/GaN HFET with MOS on silicon (111) substrates. *Electron. Lett.* **2010**, *46*, 253–254. [CrossRef]

201. Chen, M.-F.; Chen, F.-C.; Chiou, W.-C.; Doug, C. System on integrated chips (SoC (TM)) for 3D heterogeneous integration. In *Proceedings of the 2019 IEEE 69th Electronic Components and Technology Conference (ECTC)*, Las Vegas, NV, USA, 28–31 May 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 594–599.

202. Jourdain, A.; Schleicher, F.; De Vos, J.; Stucchi, M.; Chery, E.; Miller, A.; Beyer, G.; Van der Plas, G.; Walsby, E.; Roberts, K. Extreme wafer thinning and nano-TSV processing for 3D heterogeneous integration. In *Proceedings of the 2020 IEEE 70th Electronic Components and Technology Conference (ECTC)*, Orlando, FL, USA, 3–30 June 2020; IEEE: Piscataway, NJ, USA, 2020; pp. 42–48.

203. Esashi, M. Wafer level packaging of MEMS. *J. Micromech. Microeng.* **2008**, *18*, 073001. [CrossRef]