Experimental and simulation study of fill-factor enhancement using a virtual guard ring in n$^+$/p-well CMOS single-photon avalanche diodes

Seyed Saman Kohneh Poushi,* Hiwa Mahmoudi, Michael Hofbauer, Bernhard Steindl, Kerstin Schneider-Hornstein, and Horst Zimmermann
Vienna University of Technology, Institute of Electrodynamics, Microwave and Circuit Engineering, Vienna, Austria

Abstract. The use of a physical guard ring in CMOS single-photon avalanche diodes (SPADs) based on n$^+$/deep/p-well and p$^+$/deep/n-well structures is a common solution to control the electric field of the SPADs periphery and prevent the premature lateral breakdown. However, this leads to a decrease of the detection efficiency, i.e., the fill-factor, especially when the SPADs size is reduced. Our paper presents an experimental and simulation study on replacing the physical guard ring by a virtual guard ring to improve the fill-factor and the scalability of a n$^+$/p-well SPAD implemented in 0.35-$\mu$m pin-photodiode CMOS technology. Accordingly, the optimization of the virtual guard ring and its superiority at downscaling are discussed, and the SPAD scalability in size with respect to the fill-factor is quantified in this technology. © The Authors. Published by SPIE under a Creative Commons Attribution 4.0 Unported License. Distribution or reproduction of this work in whole or in part requires full attribution of the original publication, including its DOI. [DOI: 10.1117/1.OE.60.6.067105]

Keywords: single-photon avalanche diode; virtual guard ring; scalability; fill-factor.

Paper 20201513L received Dec. 29, 2020; accepted for publication Jun. 7, 2021; published online Jun. 30, 2021.

1 Introduction

Detecting weak optical signals is critical to a variety of opto-electronic applications, including time-of-flight sensors, quantum cryptography, optical wireless communication, and optical tomography in medical diagnostics. This makes the single-photon avalanche diode (SPAD) an attractive candidate as it has a sensitivity level of detecting single photons.1-4 The SPAD operation can be thought as a simple diode with a reverse bias above its breakdown voltage and therefore, an absorbed photon generates an electron–hole pair, which might gain enough energy to create a self-sustaining avalanche due to a strong electric field formed in a multiplication zone. The self-sustaining avalanche has to be stopped by reducing the voltage to below breakdown by a quenching circuit (active or passive) and then needs to be recovered (reset) for the next detection.

Si-CMOS SPADs based on n$^+$/deep/p-well and p$^+$/deep/n-well are commonly used structures with the capability to be integrated with circuitry.5-8 In these structures, a physical guard ring was used to avoid a premature edge breakdown due to locally concentrated electric field at the edge of the junction. A variety of different physical guard rings, including diffusion guard ring,9 trench isolation guard ring (STI),10 and low-doped guard ring,11,12 have been used to decrease the peripheral electric field at the edge of the junction. Nevertheless, the existence of the physical guard ring degrades the fill-factor defined as the ratio of the photo-sensitive area (active area) to the total device area. As it is shown here, this degradation is more significant when the SPAD is downsized and the dimensions of the guard ring are comparable to the dimensions of the photo-sensitive area.

To address this issue, a virtual guard ring has been employed in p$^+$/n-well SAPDs to achieve smaller structures.13-16 In Refs. 13 and 16, the virtual guard ring is exploited between active area and STI to separate the edge of the STI from the avalanche region to reduce the dark count rate.
DCR induced by STI interface traps, which limits the fill-factor. However, in SPADs with a deep multiplication region, the combination of the virtual guard ring and STI is efficient in downsizing the SPAD as studied in Refs. 15, 17, and 18. Reference 19 presents different deep virtual guard ring structures to be used in SPADs with a deeper multiplication region in $p^+/deep$ n-well CMOS SPADs. Here, we employ this concept in the $n^+/p$-well CMOS SPAD structure with separate thick absorption and multiplication zones, which is efficient for longer wavelengths for the first time. The effect of a virtual guard ring replacing a physical guard ring on the built-in electric field and the fill-factor of the SPAD is studied. Furthermore, we demonstrate that the lateral electric field at the edge of the active area decreases the effective active area due to the deviation of the carrier path from their pure vertical trajectory toward the boundary out of the multiplication region. To the best of our knowledge, the previous studies have not considered this effect; however, it is critical in scaling down our SPAD. Here, the Geiger mode simulation is performed to investigate the electric field behavior inside the structure and evaluate the effective active area. Furthermore, we measure experimentally the radial dependency of the photon detection probability (PDP) defined as the probability that an incident photon is detected to determine the active area (i.e., the fill-factor). In addition, the effect of the virtual guard ring on the parasitic noises, including the DCR and afterpulsing probability (APP), and the breakdown voltage ($V_{br}$) as the key performance factors of the SPAD are studied.

A good agreement between the simulation and the experimental results is achieved for large SPADs of both structures. Then, the structure of a smaller SPAD with a virtual guard ring within the same CMOS technology is designed based on simulations and is fabricated, accordingly.

The remainder of the paper is organized as follows. In Sec. 2, the structure of the SPAD with physical and virtual guard rings is described. Section 3 compares the simulation and experimental results for larger SPAD structures of both guard ring types. Section 4 studies the downscaling effect on the fill-factor for both SPAD structures and finally, the paper is concluded in Sec. 5.

2 Device Structure and Measurement Setup

2.1 Device Structure

Figure 1 shows the cross-sections and the top view of the circular SPAD structures fabricated in the 0.35-$\mu$m modular sensor technology platform (XO035) of X-FAB semiconductor foundries. Both SPADs include a shallow $n^+$ and p-well regions formed on a p-doped epitaxial layer (p-epi) with a doping concentration of $\sim 2 \times 10^{13}$ 1/cm$^3$ and a thickness of $\sim 12$ $\mu$m. In both structures, the diameter of the $n^+$ and p-well are 90 and 80 $\mu$m, respectively.

When the SPAD is reversely biased above its breakdown voltage (operating in Geiger mode), a strong electric field is established at the $n^+/p$-well junction that serves as an avalanche

![Fig. 1 Schematic cross-section (not to scale) of CMOS SPADs based on $n^+/p$-well structure with (a) the physical guard ring (SPAD1) and (b) the virtual guard ring (SPAD2). (c) Top view of these SPADs (there is no difference in the chip photos of both SPADs visible).]
multiplication zone. At this voltage level, the depletion region extends down to the substrate, which means the whole epitaxial layer is depleted. Accordingly, the p-epi layer serves as a thick absorption zone, which makes the SPADs efficient to detect long wavelengths to be used in optical wireless communication systems and LIDAR/ToF sensor applications.

The only difference between these two SPAD structures is the form of the guard ring, which is necessary to avoid the curvature effect of the p–n junction and the formation of higher electric field at the edges resulting in a local edge breakdown. In SPAD1 [Fig. 1(a)], an n-well region (which is much lower doped than the n+ region) with a width of $\sim5 \mu m$ (here, after called physical guard ring) is present from the edge of the p-well to the edge of the n+ region as it has been used in our previous SPADs.3,20 In SPAD2 [Fig. 1(b)], the guard ring is made virtually as the diameter of p-well is less than that of the n+ region so that the edge of n+ region is surrounded by the low doped p-epi. Therefore, the electric field at the diode junction of n+/p-well in the central region (including, the whole p-well) is higher than the peripheral electric field at the edges, and accordingly the central region reaches the breakdown voltage point earlier. As a result, the edge breakdown is avoided and the multiplication region is confined over the n+/p-well junction. However, the use of these guard rings influences the built-in electric field and reduces the effective active area. A closer look into this effect using TCAD simulations and experimental measurements is presented in the following section.

2.2 Measurement Setup

The measurement setup is illustrated in Fig. 2. As laser source, a fiber coupled to a laser diode from Thorlabs is used (LPS-PM635-FC). We use two optical power meters in our setup. A fiber splitter is used to split up the light to feed it to the first optical power meter from Thorlabs for power monitoring (PMref) and to the fiber that feeds the light either to the device under test (DUT) or to the detector of a second power meter PMcal. With attenuator Att2, the ratio between the optical power is set between the fiber that feeds the light to the DUT and the fiber that leads to the power monitoring. This ratio is set in the range of $10^5$. For calibrating this ratio, the second power meter PMcal is used that has a detector placed inside the dark box where the DUT is mounted. This high ratio guarantees that we get sufficient optical power at the power monitoring, when the photon rate at the DUT is set to $10 \times 10^6$ photons/s. Attenuator Att1 is used after calibrating the power ratio to reduce the photon rate at the SPAD. This light intensity is sufficiently low that any saturation and pile up effects are not observed. The setup is controlled by a PXI system. A digitizer (NI PXIe-5162) reads the output signals of the active quenching circuit (explained in detail in Ref. 20) and streams the data directly to an FPGA card (NI PXIe-7972R),
where the pulse statistics such as count rate and after pulsing probability are extracted. The active quenching circuit is supplied by an SMU card (NI PXIe-4145), and the substrate voltage is generated by a Keysight electrometer (B2987). The DUT’s temperature is kept constant at 25°C by means of a thermo electric cooler. An XYZ-stage from Thorlabs built from three linear stages (KMTS50E/M) positions the fiber over the DUT and performs the XY sweep. The minimum achievable incremental movement corresponds to 50 nm and the bidirectional repeatability is 1.6 μm.

3 Comparison of Simulation and Experimental Results

To investigate the effect of the guard ring on the distribution of the electric field inside the SPAD, TCAD simulations are performed for both SPADs structures shown in Fig. 1. The structures are defined based on the SPADs’ layouts and the process design kit information as well as the doping profiles (confidential data) provided by the foundry, and according to the cylindrically symmetric geometry of the SPADs, two-dimensional (2D) simulations are carried out along one diameter. The key parameters and the corresponding values used in the TCAD simulations are shown in Table 1.

Figure 3 shows the built-in electric field at an excess bias voltage of 6.6 V obtained by using the Geiger mode device simulation feature of SILVACO Atlas. The 2D plots of the electric field distribution inside the two structures with the physical and virtual guard rings are shown in Figs. 3(a) and 3(b), respectively. Both SPADs show a similar electric filed profile (direction and strength) in the central area where the guard ring has no influence on the electric field. Therefore, in both structures, a vertical electric field [along the direction $x$ as shown in Fig. 2(c)] is formed at the center of the device ($r = 0$) with a very high strength (700 kV/cm) at the interface of $n^+$/p-well (multiplication region) and a lower amplitude (8 kV/cm) over the depletion region (i.e., absorption region), which extends down to the substrate. As a result, when a photon is absorbed in the depletion region, the generated electron and the hole are promptly separated by the electric field (in opposite directions) and then, the minority carrier is accelerated toward the multiplication region.

Inside the multiplication zone, the strength of the electric field is significantly reduced when moving away from $A$ toward the guard rings as is shown in Fig. 3(d). As a result, the avalanche multiplication region is limited to the junction of $n^+$/p-well where the electric field is very high and surrounded by the guard ring, and thus, the edge breakdown is avoided at the cost of a reduced active area. It can be seen from a lateral cross-section of the electric field through $A - A'$ ($x = 0.5$ μm), the high-electric field in SPAD1 starts falling down (at ~37 μm) earlier than in SPAD2 (at ~39 μm), which makes the multiplication region smaller. In addition, the $r$-component (i.e., the lateral component) of the electric field at the edge (i.e., the end of p-well)

| Table 1 | Key parameters used in the TCAD simulation performed by ATLAS. |
|---------|---------------------------------------------------------------|
| Parameter | Description | Value |
| $A_n$ | Impact ionization constants for electron$^{21}$ | $7.03 \times 10^9$ $1/cm$ |
| $E_{n,crit}$ | | $1.231 \times 10^6$ $V/cm$ |
| $A_p$ | Impact ionization constants for hole$^{21}$ | $1.58 \times 10^6$ $1/cm$ |
| $E_{p,crit}$ | | $2.036 \times 10^6$ $V/cm$ |
| $\tau_{n}$ | Electron life time | $200 \mu s$ |
| $\tau_{p}$ | Hole life time | $200 \mu s$ |
| $L_e$ | Electron diffusion length | $270 \mu m$ |
| $L_h$ | Hole diffusion length | $90 \mu m$ |
grows due to the formation of a lateral p-well/n-well junction and a p-well/p-epi transition in SPAD1 and SPAD2, respectively, as shown in Figs. 3(e) and 3(f). As a result, the carriers photo-generated at the border of the active area [below \( A-A' \), see also Figs. 3(a) and 3(b)] are exposed to a non-vertical electric field, which deviates the generated minority carriers (i.e., the electrons) from their pure vertical trajectory toward the lower-electric field region (out of the multiplication region). Therefore, the active area covers a smaller area as compared to the area covered by the \( n^+ / p \)-well junction in the layout and can be named as the effective active area in contrast to the physical active area defined by the layout dimensions.

To visualize the effective active area inside these structures, the avalanche triggering probability (ATP) is obtained by TCAD simulation. ATP is defined as the probability that either a photo-generated electron or a hole (as two independent events) at a position \( x \) initiates a self-sustaining avalanche event, depending on the impact ionization coefficients and the electric field. More details and how ATP leads to PDP are explained in our recent paper.\(^{23}\) Figure 4 illustrates a 2D plot of the ATP for both structures. Here, in spite of the fact that the avalanche process happens only in the multiplication region, a carrier generated outside the multiplication region can reach this area and trigger an avalanche event. Therefore, the ATP corresponding to the avalanche triggering probability (for a self-sustaining avalanche) of the minority carries (i.e., electrons) below the multiplication zone extends to the p-well and p-epi regions and shows a maximum value (at the central region). In fact, it shows a fixed (maximum) value over this region \(( r < 20.5 \, \mu m \) and \( r < 27.5 \, \mu m \), respectively\) as we can assume a negligible recombination rate due to a strong drift toward the multiplication region. This means that an electron generated at any \( x \) \(( r < 20.5 \, \mu m \) and \( r < 27.5 \, \mu m \), respectively\) drifts toward the cathode and will flow through the whole multiplication region. Similarly, for the area above the multiplication region \(( n^+ \) layer\), a minority carrier (i.e., a hole) can reach the multiplication region and trigger an avalanche event.

Figure 4 demonstrates that a larger effective active area is obtained with the virtual guard ring compared to the physical guard ring. The difference between the radii of the effective active areas in the two structures is larger than the \( \sim 2 \) to \( 3 \, \mu m \) predicted by Fig. 3(d) and is around \( 7 \, \mu m \). This is due to the lateral electric field from the lateral diode (p-well/n-well) in SPAD1, which is stronger than that of the p-well/p-epi transition in SPAD2, and therefore, it has a stronger effect on the trajectory of the carriers toward the cathode and results in a narrower region with a high ATP. This proves an improvement of around 45% and accordingly, for the same diameter of 116 \( \mu m \) the fill-factors of 23% and 34% are obtained for SPAD1 and SPAD2 leading to the photon detection efficiencies (PDEs, \( PDE = PDP \times \text{fill-factor} \)) of 7.75% and 11.46%, respectively.
To experimentally characterize the effective active area, the radial dependency of the PDP is measured at a wavelength of 635 nm. Figure 5(a) shows the measured PDPs for both structures as a function of the distance between the center of the SPAD and the center of the light source. Furthermore, ATPs (1D cross-section at \( x = 5 \mu m \)) obtained by simulation are added to this figure. It is worth mentioning that the ATP is independent of the wavelength; however, here we plot it for a cross-section depth equal to the penetration depth (\( \sigma \)) at \( \lambda = 635 \) nm. In fact, \( \sigma \) is a function of \( \lambda \) and defines the depth at which the optical power decays to \( 1/e \) of its value at the silicon surface. The result verifies the expected difference between the diameters of the effective active area of the two structures predicted by the simulation. Furthermore, the PDP curves show a smaller slope to zero as compared to the ATP curves because due to the actual beam widths the PDP is averaged over the light spot on the SPAD.

Figure 5(b) shows the reverse current in dependence on reverse voltage \([i.e., \text{the } I(V) \text{ curves}]\) for SPAD1 and SPAD2. As it is shown, the breakdown voltage of SPAD1 is lower than that of SPAD2, which originates from the difference in the electric field distribution in the two SPADs. Table 2 shows a comparison of the parasitic noises at an excess bias of 6.6 V and of the breakdown voltages of SPAD1 and SPAD2. The breakdown voltage is read as the reverse voltage for a
reverse current of 10 \(\mu\)A. It can be seen that the DCR and APP of SPAD2 are slightly higher than that of SPAD1, which is due to the fact that SPAD2 has a larger effective active area compared to SPAD1. Therefore, one can say that employing the virtual guard ring in this structure is efficient to improve the fill-factor while retaining its efficiency from the other performance factors point of view.

### 4 SPAD Scalability with the Virtual Guard Ring

Maintaining the overall sensitivity and providing an acceptable fill-factor is a challenge when the SPAD is scaled-down. Therefore, the fill-factor enhancement using the virtual guard ring becomes more significant in smaller SPADs. Here, we study the effect of the guard ring on the fill-factor of a SPAD with a diameter of 48 \(\mu\)m and the \(n^+\) diameter of 30 \(\mu\)m. To achieve a higher fill-factor, the width of the virtual guard ring has to be minimized that the fill-factor is maximized but still the edge breakdown is not happening. According to the design rules and the doping profiles associated with the 0.35-\(\mu\)m CMOS technology, we have obtained a minimum width of around 1 \(\mu\)m for the virtual guard ring using TCAD simulations. In fact, if the width of the virtual guard ring (i.e., the radius of the \(n^+\) minus the radius of the p-well) is smaller than 1 \(\mu\)m, the electric filed at the edges will be higher than in the center and as a result, the breakdown occurs at the edge area at a smaller reverse bias voltage and only the edge area of the diode will contribute to the SPAD operation in Geiger mode. Figure 6 shows this effect for a virtual guard ring of 0.5 \(\mu\)m where the active area is limited to the edges.

Now, we compare the smaller SPAD (device diameter = 48 \(\mu\)m, \(n^+\) diameter = 30 \(\mu\)m) with the physical guard ring (p-well diameter = 20 \(\mu\)m, n-well width = 5 \(\mu\)m) to the SPAD with the minimized virtual guard ring (p-well diameter = 28 \(\mu\)m, guard ring width = 1 \(\mu\)m), using TCAD simulations as shown in Fig. 7. It can be seen that the effective active area of the SPAD with the physical guard ring is severely degraded and shows a fill-factor of less than 1%, which is not suitable for practical applications. On the other hand, the SPAD with the virtual guard ring retains its efficiency and provides a much higher fill-factor of around 22% (the radius of the effective active area is 11.3 \(\mu\)m at the cross section of A–A’) leading to a PDE of 7.5%, which can be acceptable for many applications. According to these results, only the SPAD structure with a diameter of 48 \(\mu\)m and the virtual guard ring of 1 \(\mu\)m was fabricated in 0.35-\(\mu\)m OPTO-ASIC CMOS technology. This SPAD was characterized through a similar experiment as it was explained above. Its measured radial PDP at a wavelength of 770 nm and its measured

### Table 2

| SPADs   | DCR     | APP      | \(V_{br}\) | PDE    |
|---------|---------|----------|-------------|--------|
| SPAD1   | 30.43 kcps | 4.25%    | 25.8 V   | 7.75%  |
| SPAD2   | 31.14 kcps | 5.29%    | 24.9 V   | 11.46% |

![Fig. 6 2D plot of the ATP for the SPAD with a 0.5-\(\mu\)m virtual guard ring.](image-url)
Figure 7(c) shows a comparison of the measured radial PDP and a 1D cross-section of the ATP of the SPAD with the virtual guard ring at the depth of 5 μm and at an excess bias voltage of 6.6 V. (d) Measured $I(V)$ curve of the SPAD with the virtual guard ring. (e) A 2D plot of the ATP for a 1-μm-virtual-guard-ring SPAD with a diameter of 30 μm (n+ diameter = 15 μm).

$I(V)$ curve are shown in Figs. 7(c) and 7(d), respectively. This SPAD is from a different process run and its breakdown voltage cannot be compared to those of SPAD1 and SPAD2. For this SPAD at an excess bias of 6.6 V, DCR and APP are 7.5 kcps and 14.2%, respectively. Figure 7(c) shows a comparison of the measured radial PDP and the simulated profile of the ATP at a depth of 5 μm [over A–A’ as shown in Fig. 7(b)]. As it is mentioned above, the PDP curve decreases with a smaller slope compared to the ATP curve due to the fact that the measured PDP at each point is an average over the light spot on the SPAD. Here, a single-mode fiber with a core diameter of 8 μm was used for scanning the SPAD, which shows a larger difference between PDP and ATP compared to the result in Fig. 5(a).

To further investigate the scalability of the SPAD structure with virtual guard ring in the available 0.35-μm CMOS technology, we obtain the ATP for a structure with a diameter of 30 μm using TCAD simulations as is shown in Fig. 7(e). This result suggests that, at this size, it is possible to achieve a fill-factor of around 7%, which is not appropriate for application where high sensitivity is critical, e.g., optical receivers based on an array of a few SPADs. However, one may still consider this as an acceptable fill-factor for other applications, where large arrays consisting of hundreds or thousands of SPADs are used and the fill-factor is more critical. Table 3 shows a comparison of the key performance parameters of the SPAD in this work with those of previously published SPADs to better highlight the contribution of this work over the state of the art.

### Table 3 Performance comparison of the implemented SPAD with literature.

| SPADs | PDP at $\lambda = 635$ nm | DCR (cps/μm²) | Diameter | Fabrication process |
|-------|-----------------|---------------|----------|---------------------|
| Ref. 15 | 7.2% at $V_{ex} = 2$ V | 73 at $V_{ex} = 2$ V | 4 μm | CMOS 65 nm |
| Ref. 16 | 10% at $V_{ex} = 3$ V | 4.7 at $V_{ex} = 3$ V | 30 μm | CMOS 180 nm |
| Ref. 19 | 9% at $V_{ex} = 5$ V | 8.8 at $V_{ex} = 5$ V | 15 μm | — |
| Ref. 24 | 15% at $V_{ex} = 4$ V | 16 at $V_{ex} = 4$ V | 12 μm | CMOS 180 nm |
| Ref. 25 | 15% at $V_{ex} = 4$ V | 2 at $V_{ex} = 4$ V | 20.4 μm | CMOS 180 nm |
| Ref. 26 | 7% at $V_{ex} = 11$ V | 1.5 at $V_{ex} = 11$ V | — | CMOS 180 nm |
| This work | 35% at $V_{ex} = 6.6$ V | 3.2 at $V_{ex} = 6.6$ V | 48 μm | CMOS 350 nm |
To compare the performance of different SPADs, one should consider many parameters including the technology in which the SPAD is implemented, the size of the SPAD, and the measurement conditions. Nevertheless, as the SPAD presented in this paper is designed to be used for optical fiber receiver applications, its PDP is significantly larger than that of the other published results. To have an understandable DCR comparison, we should normalize the DCR by the SPADs’ area. It is shown that the DCR/μm² of the presented SPAD is comparable with the other published results. Table 3 also includes the diameter of the SPADs to provide an insight into the size of the SPADs reported in literature. It is worth noting that the availability of doping profiles and the design rule limitations of the fabrication process play a key role in the scalability of SPADs. It is clear that advanced, smaller-node technologies offer higher scalability features. In addition, in technologies where higher doping concentrations are available, smaller structures can be fabricated. However, comparison of the scalability of different technologies is out of the scope of this work. According to our result, in the same technology using the same doping profiles, replacing the physical guard ring by the virtual guard ring can improve the effective fill-factor of the SPAD.

5 Conclusion

The use of a virtual guard ring is a practical solution to avoid the edge breakdown effect in SPAD devices and still preserve the fill-factor as an important performance metric. An experimental and simulation study on the effect of the virtual guard ring on the fill-factor and the scalability of a n+/p-well SPAD implemented in 0.35-μm CMOS technology is presented. A minimum guard ring width of 1 μm is obtained using TCAD simulation and is used to design smaller SPADs in this CMOS technology. A fill-factor of around 22% is achieved for a SPAD with a diameter of 48 μm, and it is shown that the fill-factor decreases to below 7% for a SPAD with the diameter less than 30 μm. We believe that higher fill-factors at smaller SPAD sizes are achievable only in more advanced CMOS technologies where doping concentrations are higher.

Acknowledgments

The authors acknowledge financial support from the Austrian Science Fund (FWF) under Grant No. P 32393-N30.

References

1. J. Huikari et al., “Compact laser radar based on a subnanosecond laser diode transmitter and a two-dimensional CMOS single-photon receiver,” Opt. Eng. 57(2), 024104 (2018).
2. M. Gramegna et al., “European coordinated metrological effort for quantum cryptography,” Proc. SPIE 10674, 106741K (2018).
3. H. Zimmermann et al., “Integrated fiber optical receiver reducing the gap to the quantum limit,” Sci. Rep. 7(1), 2652 (2017).
4. C. Bruschini et al., “Single-photon avalanche diode imagers in biophotonics: review and outlook,” Light Sci. Appl. 8(1), 1–28 (2019).
5. M. Hofbauer et al., “Performance of high-voltage CMOS single-photon avalanche diodes with and without well-modulation technique,” Opt. Eng. 59(4), 040502 (2020).
6. I. I. Izhin et al., “Single-photon avalanche diode detectors based on group IV materials,” Appl. Nanosci., 1–11 (2021).
7. W. Wang, Y. Zhang, and Z. Wei, “High-performance structure of guard ring in avalanche diode for single photon detection,” Int. J. Commun. Network Syst. Sci. 10(8), 1–6 (2017).
8. B. Steindl, R. Enne, and H. Zimmermann, “Thick detection zone single-photon avalanche diode fabricated in 0.35 μm complementary metal-oxide semiconductors,” Opt. Eng. 54(5), 050503 (2015).
9. J. A. Richardson et al., “Scaleable single-photon avalanche diode structures in nanometer CMOS technology,” IEEE Trans. Electron Devices 58(7), 2028–2035 (2011).
Poushi et al.: Experimental and simulation study of fill-factor enhancement using a virtual guard ring…

10. H. Finkelstein, M. J. Hsu, and S. C. Esener, “STI-bounded single-photon avalanche diode in a deep-submicrometer CMOS technology,” *IEEE Electron Device Lett.* **27**(11), 887–889 (2006).
11. I. S. Alirezaei, N. Andre, and D. Flandre, “Enhanced ultraviolet avalanche photodiode with 640-nm-thin silicon body based on SOI technology,” *IEEE Trans. Electron Devices* **67**(11), 4641–4644 (2020).
12. D. Bronzi et al., “SPAD figures of merit for photon-counting, photon-timing, and imaging applications: a review,” *IEEE Sens. J.* **16**(1), 3–12 (2016).
13. S. Bose et al., “Parametric study of pn junctions and structures for CMOS-integrated single-photon avalanche diodes,” *IEEE Sens. J.* **18**(13), 5291–5299 (2018).
14. T. Leitner et al., “Measurements and simulations of low dark count rate single photon avalanche diode device in a low voltage 180-nm CMOS image sensor technology,” *IEEE Trans. Electron Devices* **60**(6), 1982–1988 (2013).
15. X. Lu et al., “A 4-μm diameter SPAD using less-doped n-well guard ring in baseline 65-nm CMOS,” *IEEE Trans. Electron Devices* **67**(5), 2223–2225 (2020).
16. D. Han et al., “A scalable single-photon avalanche diode with improved photon detection efficiency and dark count noise,” *Optik* **212**, 164692 (2020).
17. D. Shin et al., “The effect of a deep virtual guard ring on the device characteristics of silicon single photon avalanche diodes,” *IEEE Trans. Electron Devices* **66**(7), 2986–2991 (2019).
18. J. Rhim et al., “Guard-ring dependence of noise characteristics for single-photon avalanche diodes in a standard CMOS technology,” in *IEEE 14th Int. Conf. Group IV Photonics*, IEEE, pp. 155–156 (2017).
19. D. Shin et al., “Model-based guard ring structure guideline for the enhancement of silicon-based single-photon avalanche diode characteristics,” *Proc. SPIE* **11285**, 1128510 (2020).
20. R. Enne et al., “Fast cascoded quenching circuit for decreasing afterpulsing effects in 0.35-μm CMOS,” *IEEE Solid-State Circuits Lett.* **1**(3), 62–65 (2018).
21. R. Van Overstraeten and H. De Man, “Measurement of the ionization rates in diffused silicon pn junctions,” *Solid-State Electron.* **13**(5), 583–608 (1970).
22. Silvaco International, “Atlas manual,” https://www.silvaco.com.
23. H. Mahmoudi et al., “Optical and electrical characterization and modeling of photon detection probability in CMOS single-photon avalanche diodes,” *IEEE Sens. J.* **21**(6), 7572–7580 (2021).
24. C. Veerappan and E. Charbon, “CMOS SPAD based on photo-carrier diffusion achieving PDP > 40% from 440 to 580 nm at 4 V excess bias,” *IEEE Photonics Technol. Lett.* **27**(23), 2445–2448 (2015).
25. C. Accarino et al., “Low noise and high photodetection probability SPAD in 180 nm standard CMOS technology,” in *IEEE Int. Symp. Circuits and Syst.*, IEEE, pp. 1–4 (2018).
26. C. Veerappan and E. Charbon, “A low dark count pin diode based SPAD in CMOS technology,” *IEEE Trans. Electron Devices* **63**(1), 65–71 (2016).

**Seyed Saman Kohnne Poushi** received his MSc degree in electrical engineering from Tarbiat Modares University, Tehran, Iran, in 2013. In 2014, he joined the Academic Center for Education, Culture and Research, Tehran, Iran, working on quantum-dot-based solar cells. Since 2019, he has been with the Institute of Electrodynamics Microwave and Circuit Engineering, Vienna University of Technology, pursuing his PhD on simulation and characterization of CMOS APD/SPAD detectors.

**Hiwa Mahmoudi** received his MSc and PhD degrees from Sharif University of Technology, Tehran, Iran, and Vienna University of Technology, Vienna, Austria, in 2009 and 2014, respectively. Since 2014, he has been with the Institute of Electrodynamics Microwave and Circuit Engineering, Vienna University of Technology, as a post-doctoral researcher, focusing on simulation and analysis of integrated circuits.

**Michael Hofbauer** received his Dipl.-Ing degree in electrical engineering and his PhD (Hons) Sub auspiciis Praesidentis from Vienna University of Technology, Vienna, Austria, in 2011 and 2017, respectively. Since 2005, he has been a student worker and project assistant with the Institute of Electrodynamics Microwave and Circuit Engineering, TU Wien, where he became
a university assistant in 2016. His research interests include electronic–photonic integration and optical metrology. He has authored and coauthored over 60 publications.

**Bernhard Steindl** received his Dipl-Ing and Dr Techn degrees from Vienna University of Technology, Vienna, Austria, in 2013 and 2019, respectively. In 2011, he joined the Institute of Electrodynamics, Microwave and Circuit Engineering, Vienna University of Technology, doing his master’s thesis on characterization of APDs and SPADs. He has authored and coauthored over 20 journal and conference papers. His research interests include optoelectronics, APDs, SPADs, and simulation of semiconductor devices.

**Kerstin Schneider-Hornstein** received her Dipl-Ing degree in 2000 and the Dr Techn degree in 2004 from TU Wien (TUW), Vienna, Austria. Since 2001, she is with TU Wien, Institute of Electrodynamics, Microwave and Circuit Engineering. Her major fields of interest are optoelectronics, photonic-electronic integration, and integrated circuit design. She is author of the Springer book *Highly Sensitive Optical Receivers* and author and co-author of more than 55 journal and conference papers.

**Horst Zimmermann** received his Dr-Ing degree from the University of Erlangen-Nurnberg, Germany, in 1991. Then he was an Alexander-von-Humboldt research fellow at Duke University, Durham, North Carolina, working on diffusion in Si, GaAs, and InP. In 1993, he joined Kiel University, Germany, working on optoelectronic integration and finishing habilitation in 1999. Since 2000, he has been a full professor for circuit engineering with Vienna University of Technology, working on (Bi)CMOS analog and optoelectronic full-custom design. He is the author and co-author of more than 550 publications and seven Springer books. He is member of SPIE and since 2002 a senior member of IEEE.