Article

Design and Experimental Validation of a Single-Stage PV String Inverter with Optimal Number of Interleaved Buck-Boost Cells

Artem Fesenko 1, Oleksandr Matiushkin 1,2, Oleksandr Husev 1,2, Dmitri Vinnikov 2,* Ryszard Strzelecki 3 and Piotr Kołodziejek 3

1 Department of Radiotechnics and Embedded Systems, Chernihiv Polytechnic National University, 14059 Chernihiv, Ukraine; gudrunas.ch@gmail.com (A.F.); oleksandr.matiushkin@gmail.com (O.M.); oleksandr.husev@gmail.com (O.H.)
2 Power Electronics Research Group, Tallinn University of Technology, 19086 Tallinn, Estonia
3 Faculty of Electrical and Control Engineering, Gdansk University of Technology, 80233 Gdansk, Poland; ryszard.strzelecki@pg.edu.pl (R.S.); piotr.kolodziejek@pg.edu.pl (P.K.)
* Correspondence: dmitri.vinnikov@taltech.ee

Abstract: Increasing converter power density is a problem of topical interest. This paper discusses an interleaved approach of the efficiency increase in the buck-boost stage of an inverter with unfolding circuit in terms of losses in semiconductors, output voltage ripples and power density. Main trends in the power converter development are reviewed. A losses model was designed and used for the proposed solution to find an optimal number of interleaved cells. It describes static and dynamic losses in semiconductor switches for buck and boost mode. The presented calculation results demonstrate the efficiency of the interleaved approach for photovoltaic system. 1 kW power converter prototype was designed with two parallel dc-dc cells for experimental verification of obtained theoretical results. The experimental results confirm theoretical statements.

Keywords: buck-boost cell; unfolding circuit; interleaved approach

1. Introduction

The Google Little Box Challenge (GLBC) has shown a close relation with the topic of high-power density inverters for Photovoltaic (PV) applications that have demonstrated extremely high-power density of power electronics converters achievable [1–3]. One of the GLBC project outcomes is the concept of a very high-power density converter. The finalists demonstrated a similar approach. It includes the basic full-bridge interleaved inverter, an active decoupling circuit and use of Wide Band-Gap (WBG) semiconductors.

WBGs market has an upward trend in today’s power electronics due to their high electron mobility and high voltage breakdown field [4–6]. As a result, fast switching high voltage semiconductor devices are already available on the power electronics market. The challenge is still the cost of those devices, which, however, is decreasing year by year.

At the same time, several configurations may be used in the PV systems [7,8]. Single PV panels are available for low power applications. They suffer from the voltage drop when the temperature is increasing. In the serial or string connection, one of the major drawbacks is a significant voltage drop at partial shadowing. Both connections lead to a wide range of input voltage variation during the energy utilization time. The GLBC solution is intended for narrow input voltage regulation, and it cannot provide a high and efficient PV energy conversion in heating or shadowing conditions. Neither can dual-back inverters [9,10] or boost inverters reported in [11,12] be considered as a solution at a wide range of regulation. Intermediate voltage boost dc-dc converters are used to overcome this drawback. At the same time, this solution is more complex and more expensive.

An alternative is to use single-stage buck-boost for a single input dc source. In this solution, inverters with an active boost cell are used [13–16]. They can provide very
high boost of the input voltage but suffer from high current spikes in semiconductors and passive elements. The buck-boost solutions based on an active boost cell are rare in industrial applications.

New solutions are required to design an inverter with wide input voltage regulation along with high-power density and acceptable efficiency. For almost a decade, the impedance-source converters have attracted attention of the researchers [17–22]. But only a few attempts of industrial design can be found [23,24].

Several interesting single-stage buck-boost inverters are proposed in [25–29]. The solution based on the input boost and buck converter along with a line frequency unfolding circuit seems to be interesting for practical applications [29–31].

Another perspective method to decrease the size of passive components is using an interleaved approach [32–38]. In a general case, this method assumes use of two parallel circuits with the phase shift of control signals. The main advantage of such approach is reducing current through each single component, which allows reducing energy in the passive component and switch conduction losses that are proportional to the current and sizes.

Interleaved approach has been applied to different topologies, such as boost interleaved inverters with coupled inductors [33], two-phase interleaved inverters [35], three-phase grid-connected interleaved inverters [36], buck-boost interleaved inverters [37], and the three-level interleaved topology [38]. The advantages of the interleaved approach in terms of power density, cost and total converter efficiency have resulted in the improvement of the boost and buck stage in the power factor corrected rectifier system [39–41].

The main disadvantages of this topology are greater number of passive and active components, higher voltage drop on active components, and more complicated control technique.

This paper focuses on further modifications of the buck-boost inverter with unfolding circuit using the interleaving approach. Figure 1 shows the inverter structure with the N-cell dc-dc stage. This approach allows for the reduction of losses in semiconductor components, in inductor energy and output voltage ripples. The main goal of this work is to find an optimal number of the interleaved cells.

2. Description of the Case Study System

First, the selected system is intended for PV application. Thus, the PV panel (PV string) is the input source for this topology. As a rule, a PV station has several solar panels, which can be reconfigured as parallel or serial connections to obtain the higher current or voltage, respectively. This section explains the characteristics of the real PV string applied along with brief topology features.

The set of HNS-SD140 solar panels was used as the PV string. Figure 2a shows the real PV string on the roof of the Chernihiv Polytechnic National University. The string consists of seven panels connected in series. The single panel generates around 140 W with a full panel lighting. The open circuit voltage equals 75 V with the single panel and 525 V
with the PV string, while the short circuit current is 2.5 A. The total output power reaches up to 1 kW. The PV string parameters from the datasheet are listed in Table 1. Figure 2b demonstrates the real power characteristic of the PV string in the middle of the day.

![Figure 2](image-url)

Figure 2. (a) PV string on the roof, (b) real power performance of the 7 serial-connected panels in one PV string.

Table 1. PV string parameters from the datasheet.

| №  | Parameter                        | Value   |
|----|----------------------------------|---------|
| 1  | Input power, W                  | up to 1000 |
| 2  | Open circuit voltage, V          | 525     |
| 3  | Short circuit current, A         | 2.5     |
| 4  | Maximum Power Voltage, V         | 413     |
| 5  | Maximum Power Current, A         | 2.17    |

**Topology Description**

The aim of the inverter is to convert the PV string power into the ac power and to deliver it into the grid. The buck-boost inverter has two parts of circuits. The buck-boost part is the high-switching circuit that generates the unipolar sine shape at the output side using PWM. The unfolding circuit changes the sign of the output signal. The unfolding part is a low-switching part. Besides, the unfolding circuit commutes under zero voltage and zero current; thus, the dynamic losses equal zero. One of the advantages of the inverter is a wide range of the input voltage regulation. The input voltage can vary from 100 V to 500 V, while the peak of the output voltage is 320 V. Thus, the converter might be operating in a buck or in a boost mode. If the value of the grid voltage is less than the input voltage, the system operates in the buck mode, otherwise the boost mode is chosen. Figure 3 shows the principle of mode selection based on the grid voltage value.

![Figure 3](image-url)

Figure 3. The principle of the buck or the boost mode selection for the buck-boost inverter based on unfolding circuit.
Figure 4 shows the commutation principle of both modes for a single buck-boost cell. Only two switches are operating during the PWM period. The principle of the buck mode is to connect or disconnect the PV side from the inverter. The boost mode is operating with energy storage by the input inductor and is giving the storage energy instant to the grid.

Figure 4. Switching principle of the inverter based on unfolding circuit with a single buck-boost cell: (a,b) for the buck mode, (c,d) for the boost mode.

If the buck-boost cell is not a single cell, the PWM channels are shifted between each other. The shifted phase is calculated as follows:

$$\varphi_i = \frac{360^\circ}{N} \cdot i$$  \hspace{1cm} (1)

where $N$ is the number of buck-boost cells, $i$ is the current cell number.

3. Losses Model for the Buck-Boost Cell and Unfolding Circuit

It is known that the results of the calculations and those of the experiment cannot be absolutely the same because experimental parameters depend on different factors, such as the environment conditions, quality design, and other factors. Thus, the following calculation regards the power loss under ideal external conditions.

The designed model includes both types of the power losses: dynamic and static. The power signals were analyzed in detail during the model design. Figure 5 explains the high-frequency ripples of the semiconductor currents during the operation of the buck-boost case. Moreover, the buck and the boost modes require separate calculation of the power losses. Therefore, it is required to have correspondence of transistors with the modes:

$$S_1 \equiv S_{BUCK}, S_2 \equiv S_{NBUCK}, S_3 \equiv S_{BOOST}, S_4 \equiv S_{NBOOST}, S_6 \equiv S_7 \equiv S_{UNFOLD}, S_5 \equiv S_8 \equiv S_{NUNFOLD}.$$  \hspace{1cm} (2)
Figure 5. The high-switching current ripples of the semiconductor: (a) the input buck switch \( S_{BUCK} \), (b) the complementary buck switch \( S_{NBUCK} \), (c) the boost transistor \( S_{BOOST} \), (d) the complementary boost transistor \( S_{NBOOST} \), (e) the forward polarity unfolder switch \( S_{UNFOLD} \), (f) the reverse polarity unfolder transistor \( S_{NUNFOLD} \), (g) and the inductor current.

So, it is necessary to take into account dependences of the duty cycle for each mode. The expressions of the duty cycle are the same as in the case of a simple buck and boost dc-dc converter, but the output voltage is considered as a sine shape signal:

\[
D_{BUCK} = \frac{|v_{GRID}|}{v_{PV}}, \quad D_{BOOST} = \frac{|v_{GRID}| - v_{PV}}{|v_{GRID}|}, \quad v_{GRID} = V_M \cdot \sin(\varphi),
\]

where \( v_{GRID} \) is the grid voltage, \( v_{PV} \) is the PV voltage, \( V_M \) is an amplitude of the grid voltage, \( \varphi \) is the current phase of the grid voltage, \( v_C \) output capacitor voltage.

In the context of the steady state analysis, the currents depend on the input power and on the duty cycle. It is worth noting that the inductor current is inversely proportional to the number of the buck-boost cells. The expressions are as follows:

\[
i_{PV} = \frac{2 \cdot P}{v_{PV}} \cdot \sin^2(\varphi), \quad i_{L_{BUCK}} = \frac{i_{PV}}{N \cdot D_{BUCK}}, \quad i_{L_{BOOST}} = \frac{i_{PV}}{N},
\]

where \( P \) is an average value of the input power, \( N \) is the number of buck-boost cells.

The steady state analysis allows obtaining the expression of the ripples in the passive elements. The pulsations of rising and falling states are considered the same. Figure 5g shows the high frequency ripple of the inductance current. The expressions of the inductor current ripples for the different modes are given below:

\[
\Delta i_{L_{BUCK}} = \frac{v_{PV} - |v_{GRID}|}{2 \cdot f_{SW} \cdot L_1 \cdot N} \cdot D_{BUCK}, \quad \Delta i_{L_{BOOST}} = \frac{v_{PV}}{2 \cdot f_{SW} \cdot L_1 \cdot N} \cdot D_{BOOST}.
\]
where \( f_{SW} \) is the switching frequency, \( L_1 \) is the value of the inductance.

Further calculations take into account each high-switching period. The dependences of the rising and falling of the inductor current are obtained using a canonical equation of the line. The inductor current depends on the time and on the current switching period. The expressions of the buck mode are as follows:

\[
i_{L_{BUCK\_RISE}} = i_{L_{BUCK\_RISE}} - \Delta i_{L_{BUCK\_RISE}} + 2 \cdot \Delta i_{L_{BUCK\_RISE}} \cdot \frac{t - i \cdot T_{SW}}{D_{BUCK} \cdot T_{SW}}, \tag{6}
\]

\[
i_{L_{BUCK\_FALL}} = i_{L_{BUCK\_FALL}} + \Delta i_{L_{BUCK\_FALL}} - 2 \cdot \Delta i_{L_{BUCK\_FALL}} \cdot \frac{t - (i + D_{BUCK}) \cdot T_{SW}}{(1 - D_{BUCK}) \cdot T_{SW}}, \tag{7}
\]

where \( T_{SW} \) is the switching period, “\( i \)” is the current number of the high-switching period.

The same equations are used for the boost mode. Moreover, any power signal or other variables are presented as the function of the current switching period:

\[
\varphi \rightarrow \varphi(i) = \omega_0 \cdot i \cdot T_{SW}, \quad i_{L_{BUCK\_RISE}} \rightarrow i_{L_{BUCK\_RISE}}(i), \quad i_{L_{BUCK\_FALL}} \rightarrow i_{L_{BUCK\_FALL}}(i), \tag{8}
\]

\[
D_{BUCK} \rightarrow D_{BUCK}(i), \quad D_{BOOST} \rightarrow D_{BOOST}(i). \tag{9}
\]

However, the currents of the transistors are not continuous, so it is required to consider a different time span for each semiconductor.

### 3.1. Static Losses Model

The static model corresponds to the law of Joule-Lenz. Thus, the overall static losses are equal to the sum of each semiconductor power loss. The general static losses are derived with the next expression:

\[
P_{CLOSS} = \sum_{i=1}^{M} \left( I_{i_{RMS}}^2 \cdot R_{DSON} \right), \tag{10}
\]

where \( M \) is the number of transistors, \( I_{i_{RMS}} \) is the RMS value of the transistor current, \( R_{DSON} \) equals the ON-state resistor declared in the document of the element.

On the other hand, the current ripples through the semiconductor element were taken into account during the RMS calculation. Certainly, each high-switching period is considered. So, the square RMS values of the semiconductor currents are expressed as:

\[
I_{T_{BUCK\_RMS}}^2 = \frac{1}{T_{SINE}} \cdot \sum_{i=0}^{Q} \left[ \int_{i \cdot T_{SW}}^{(i+1) \cdot T_{SW}} \left( I_{L_{BUCK\_RISE}}^2(i) \cdot dt \right) \right], \tag{11}
\]

\[
I_{T_{NBUCK\_RMS}}^2 = \frac{1}{T_{SINE}} \cdot \sum_{i=0}^{Q} \left[ \int_{i \cdot T_{SW}}^{(i+1) \cdot T_{SW}} \left( I_{L_{BUCK\_FALL}}^2(i) \cdot dt \right) \right], \tag{12}
\]

\[
I_{T_{BOOST\_RMS}}^2 = \frac{1}{T_{SINE}} \cdot \sum_{i=0}^{Q} \left[ \int_{i \cdot T_{SW}}^{(i+1) \cdot T_{SW}} \left( I_{L_{BOOST\_RISE}}^2(i) \cdot dt \right) \right], \tag{13}
\]

\[
I_{T_{NBOOST\_RMS}}^2 = \frac{1}{T_{SINE}} \cdot \sum_{i=0}^{Q} \left[ \int_{i \cdot T_{SW}}^{(i+1) \cdot T_{SW}} \left( I_{L_{BOOST\_FALL}}^2(i) \cdot dt \right) \right], \tag{14}
\]
where $T_{SINE}$ is the sine period, $Q$ is the amount of the high-switching periods per one sine period.

### 3.2. Dynamic Losses Model

The dynamic losses can be obtained using the same principle: consider each high-switching period. The next expression allows the calculation of the switching loss during the sine period:

$$P_{LOSS} = \frac{1}{T_{SW}} \cdot \left( t_{\text{ON}} + t_r + t_{\text{OFF}} + t_f \right) \cdot I_{P, \text{AVG}} \cdot V_{P, \text{AVG}} + \frac{5}{4} \cdot Q_{rr} \cdot V_{P, \text{AVG}},$$

where $t_{\text{ON}}$ is the turn-on delay time, $t_r$ is the rise time of the transistor, $t_{\text{OFF}}$ is the turn-off delay time, $t_f$ is the fall time, $I_{P, \text{AVG}}$ equals an average value of transistor current spikes during the grid period, $V_{P, \text{AVG}}$ is the average value of the transistor drain source stress during the sine period, $Q_{rr}$ is the reverse recovery charge of the reverse diode.

The average current spikes during the grid period can be obtained from previous Equations (3)–(15) for each switch. As is known, they correspond to the maximum ripple of the inductor current at each moment of the transistor conduction (one high-switching period):

$$I_{T, \text{BUCK}}(i) = I_{L, \text{BUCK}}(i), \quad I_{T, \text{NBUCK}}(i) = I_{L, \text{BUCK}}(i),$$

$$I_{T, \text{BOOST}}(i) = I_{L, \text{BOOST}}(i), \quad I_{T, \text{NBOOST}}(i) = I_{L, \text{BOOST}}(i).$$

The average voltage spikes can be derived from a simple differential equation of equivalent circuits. The values of the peak of one high-switching period are as follows:

$$v_{DS, \text{BUCK}}(i) = v_{PV}(i), \quad v_{DS, \text{NBUCK}}(i) = v_{PV}(i),$$

$$v_{DS, \text{BOOST}}(i) = v_{PV}(i), \quad v_{DS, \text{NBOOST}}(i) = v_{PV}(i).$$

### 4. Study of the Optimal Number of the Buck-Boost Cells

An interleaved approach for the buck-boost stage of the inverter has some advantages and disadvantages. Parallel connection of dc-dc cells increases the number of semiconductor switches, and as a result, it increases the number of high-frequency commutations, and even may increase the total converter volume and the size. On the other hand, an interleaved feature allows the distribution of the input current between the cells, which leads to the reduction of conduction losses in the semiconductors. At the same time, the input inductances can be redesigned for lower current. This section is devoted to finding an optimal number of cells.

#### 4.1. Conclusions from the Calculations

Section 3 described the calculation based on the real semiconductor parameters. The transistor UJC0650K was chosen for the buck-boost part, while IPP60R060P7 is embedded in the unfolding part. The parameters of the switches are listed in Table 2.
Note that the semiconductor parameters from the datasheet are given under some conditions: constant drain current, environment temperature, case temperature and other conditions. Thus, it is impossible to acquire the same efficiency obtained in the experiment tests. Besides, the parasitic parameters of the board also influence the dynamic characteristics of the switches. Therefore, the calculation has some errors and expresses an approximate shape of efficiency as compared with that of a real case.

First, the static loss will be considered. Logically, to increase the number of cells, the static losses should be decreased because the current is evenly split between the cells. The last statement is an advantage. Figure 6 presents dependences for the static loss. The boost case causes significant differences in the static losses with different amounts of cells. However, a big difference can be seen with the higher input power, for example, from 1 kW, as shown in Figure 6a. On the other hand, the lower input power does not affect static losses considerably, even with a great boost ratio (Figure 6b).

Table 2. Parameters of the semiconductors.

| Parameter     | UJC0650K | IPP60R060P7 |
|---------------|---------|-------------|
| $V_{DS}, V$   | 650     | 650         |
| $R_{DS(on)}, \Omega$ | 34   | 60          |
| $I_{D(max)}, A$ | 36.5 | 38         |
| $t_{d(on)}, \text{ns}$ | 29   | 23          |
| $t_{r}, \text{ns}$ | 10   | 12          |
| $t_{d(off)}, \text{ns}$ | 70   | 79          |
| $t_{f}, \text{ns}$ | 15   | 4           |
| $Q_{rr}, \mu C$ | 0.95 | 2.9        |

Despite the static losses decreasing under greater number of cells, the dynamic losses are increasing. The reason is the number of commutations, because four semiconductors are added with each additional cell. However, the current distribution in the case of several buck-boost cells provides fewer dynamic losses for a single component, but the number of components is increasing. Figure 7 shows dependences of dynamic losses based on the PV voltage and the input power. The dynamic losses are rising linearly with a higher input power, while the PV voltage is constant, as shown in Figure 7a. The dynamic losses with three buck-boost cells are greater than with one or two cells during a wide range of the input power and voltages. Thus, when an engineer designs an interleaved approach, the weight of static advantages versus the weight of dynamic drawbacks must be estimated.

Figure 6. (a) Dependence of static losses on the input power at constant PV voltage, (b) dependence of static losses on the PV voltage at constant input power.
Finally, the dependences of the efficiency based on the input voltage and the input power were built. Figure 8 shows that the interleaved approach is more effective with higher input power. The inverter with two or three cells has better efficiency at the input power over 800 W in the case of boost (Figure 8a). The buck mode is more effective at the input power over 2 kW, as shown in Figure 8b. However, the results of the efficiency depend on the switches that were chosen, i.e., this efficiency dependence is in correspondence only for an inverter with selected transistors (Table 2).

Switch $S_2$ can be changed by diode. In Section 3 equations for transistor were presented. Comparative study of system with transistor and diode reviled small influence of this factor on efficiency in general. Transistor instead of diode allows for a more flexible control strategy. On the other hand, it should be mention that transistor in boost mode has bigger static losses then dynamic. And in buck mode dynamic losses prevail on static losses. Figure 9 demonstrate insignificant influence of component type on efficiency in buck-boost and buck mode for a different number of parallel cells. For these reasons, diode was chosen for experimental study.
4.2. Qualitative Assessment of the Interleaved Approach

Based on the results obtained, theoretical assumption about the efficiency of the interleaved approach for the buck-boost cell in terms of active component losses was verified. On the other hand, there are other parameters that should be taken into account during designing, such as size of the power converter because it requires a greater number of switches and more driver circuits; the cost of element base; the passive elements. This section presents the qualitative comparison between the single-, two- and tree cells by a square of the power board, overall energy of inductances, efficiency and cost of semiconductors.

The influence of the interleaved approach on the linear size of the converter was analyzed. This parameter establishes relationship between the number of active components, their control circuits and PCB size. The area for the one buck-boost cell $S_{BB_{cell}}$ consists of the area of inductors $S_L$, the area of the active switch $S_{SW}$, which is multiplied on the number of active components and the area of the driver $S_{Driver}$ for each semiconductor. The area for unfolding circuit was calculated by the same method for different types of switches and is presented as a constant parameter $S_{UNF}$. The overall area of the inverter can be obtained by the next expression:

$$S = N \cdot (S_L + 4 \cdot (S_{SW} + S_{Driver})) + 4 \cdot (S_{UNF} + S_{Driver}).$$ (22)

The second parameter compared is an overall inductance energy of the inverter. This parameter contains the sum of the energy of all inductances. The energy of the inductor allows indirect estimation of the size of the inductor because it depends on the inductor value and the maximum current. The overall energy of inductances is as follows:

$$E_L = N \cdot \frac{I_1^2 \cdot L_1}{2} + \frac{P_{GRID} \cdot L_{GRID}}{2}.$$ (23)

The third parameter is the cost. With regard to the interleaved approach, it is necessary to consider the cost of all semiconductors $C_{BB_{SW}}, C_{UNFOLD_{SW}}$ and their drivers $C_{Driver}$. Besides, the cost of the inverter depends on the board size $C_{PCB}$. The cost of the inverter based on the number of cells is obtained by the next expression:

$$C = 4 \cdot N \cdot (C_{BB_{SW}} + C_{Driver}) + 4 \cdot (C_{UNFOLD_{SW}} + C_{Driver}) + C_{PCB}.$$ (24)

The last parameter mentioned in Section 4.1 is the efficiency. All the parameters were normalized on the single cell, except for the efficiency. However, some aspects were missing. For example, with the number of parallel cells increasing, the control system complexity also increases. This trend leads to extremely expensive MCU or even FPGA for three and more parallel cells. But many chips contain a sufficient number of PWM channels that cover single-, two-, or three cells.
Figure 10 shows the diagrams that compare the buck-boost cells in relative units. The condition of the comparison was that the efficiency of several buck-boost cells is higher or the same with a single cell. The overall inductance energy is 2 times lower in the case of two buck-boost cells and 3 times lower in the case of three cells, respectively. However, the cost and the area are increasing linearly with the higher cells, as shown in Figure 10a. The efficiency of the inverter is the same for all sets of cells in the case of the buck mode. The boost mode is more effective for higher sets of cells (Figure 10b).

![Comparison diagrams for the cost, the area on board, the inductor energy and the efficiency: (a) for the buck case, (b) for the boost case.](image)

Finally, the optimal number of buck-boost cells can be obtained from the previous calculation and estimation. In the case of the current case study system, the optimal number is single-, or two- buck-boost cells because with the second cell, the efficiency is growing up in the boost mode, while it is the same during the buck mode. Further cell number increase will lead to a significant cost increase without a significant efficiency increase.

5. Control System Description

For the efficiency measurement, the open-loop system was chosen. Figure 11 shows the strategy of the modulator with Pulse Width Modulation (PWM). The principle is as follows: the sine signal is generated by the control unit; the reference signal is compared with the input voltage and with zero; the result of the comparison with the input voltage leads to choosing a suitable mode, while the comparison with zero changes unfolding circuit signals; all the results are going to PWM, as shown in Figure 11a. The principle of PWM is demonstrated in Figure 11b.

![The modulator inside strategy: (a) generation reference signals for PWM, (b) the PWM principle.](image)
The closed-loop system provides stable operation with a grid connection. The control system consists of the next blocks: Phase-Locked-Loop block (PLL), Maximum Power Point Tracking (MPPT), Model Predictive control (MPC) and Modulator, as shown in Figure 12 [42].

![Figure 12. Closed-loop control system structure based on Model predictive control.](image)

There are three current and voltage sensors in the system. These sensors provide measurement of the input and the output voltages and currents. Measurements of the current in the inductances and the voltage of the capacitor are necessary to achieve the required accuracy.

The system is synchronized with the network voltage by using a PLL block. The MPPT calculates the amplitude of the PV output current to produce the reference signal. The system selects the operation mode and calculates the optimal value of the duty cycles for the converter based on the weather conditions, solar irradiation, and other parameters. The MPC block predicts the next values of the currents and voltages and selects the necessary duty cycle for the next high-switching period. MPC also defines the state of the unfolding circuit. Finally, the new duty cycle and the unfolding states are sent to PWM.

6. Experimental Verification

Results of experimental verification were obtained from the designed converter prototype (Figure 13). The prototype consists of the power PCB with all active and passive components, filters, driver circuits, control and measurement PCB based on the microcontroller unit (MCU) TMS320F28379 of the Texas Instruments, which provides the MPPT and MPC control algorithm. Selected MCU contains four independent cores that provide sufficient computing resources to implement a complex control system. In addition, MCU includes a fast 16-bit differential Analog to Digital Converter (ADC) block.

![Figure 13. (a) Experimental prototype of the converter, (b) buck-boost transistors, (c) unfolding transistors.](image)
The control and measurement PCB contains five voltage sensor channels. Two of them provide AC voltage measurement in the range from 0 V up to 500 V. The other three sensors were designed for DC voltage measurement. The whole control circuit is galvanically isolated from the power part. The control system has the hardware and software protection items, such as a fuse, varistors, relays galvanic isolated buffers, and some software predefined limits for the measured parameters.

The inverter power PCB was designed for two parallel DC/DC cells with individual inductors, one unfolding circuit, input and output filters, and switch driver circuits. All the inductors were designed manually. Two inductances for the DC/DC stage have current limit of 10 A and the grid inductor current limit is up to 15 A. The input filter consists of three electrolytic capacitances, which are equal to 100 μF. The output filter includes an inductance of 0.3 mH.

Two different models of transistors were used for the high frequency DC stage and low frequency unfolding circuit. The main parameters of all the used active components are presented in Section 4, Table 2. DC/DC stage contains six switches UJC0650K in two parallel cells. Unfolding stage includes four transistors IPP60R060P7 (Figure 13c). The transistor S2 of the buck-boost cell is replaced by a SiC diode CREE C3D10065. All buck-boost semiconductors are placed on a common heatsink (Figure 13b). The unfolding switches have only static losses, they were placed on the power board without any heatsink.

Figure 14 demonstrates a particular case of the experimental results for the open-loop system of the buck-boost inverter based on unfolding circuit with two cells. Diagrams for the boost case are presented in Figure 14a–d and for the buck case in Figure 14e,f. The input voltage equals 190 V or 250 V for boost cases and 320 V for the buck case. The output voltage satisfies the main requirements for the grid voltage. Figure 14b,d,f shows the high-frequency ripples of the input inductor current.

![Figure 14. The input and output currents and voltages along with the high-frequency ripples of the input inductor currents of the buck-boost inverter based on unfolding circuit with two cells: (a,b) three panels VIN = 190 V, (c,d) four panels VIN = 250 V, (e,f) five panels VIN = 320 V.](image)

The efficiency diagram is presented in Figure 15. The results for the efficiency are approximately similar to those calculated, as it was explained in Section 4. In the determination of the differences between the mathematical expressions and the experimental results, as established in the losses model, thermal changing of the parameters of the
The efficiency was measured with the analyzer YOKOGAVA WT1800. The theoretical calculation allows the estimation of real efficiency and finding the optimal number of the buck-boost cells. The theoretical dependencies of the efficiency were obtained based on the parameters of the transistors UJC0650K and IPP60R060P7.

Figure 15. Experimental efficiency of the buck-boost inverter based on unfolding circuit along with the calculated curve: (a) boost case, (b) buck case.

The results of the closed-loop system based on MPC are shown in Figure 16. The integral MPPT algorithm is used. The PV string contains five serial panels. The open-circuit voltage was around 410 V. The MPP voltage equaled 350 V, while the MPP current reached 2 A, as seen in Figure 16b. The system is stabilized with the THD of the grid current less than 5% (Figure 16c). The sine shape of the grid current is so good that it allowed the MPPT with no problems. As a result, the experimental results confirmed the control strategy within the efficiency theory.

Figure 16. Experimental results of the closed-loop system: (a) MPPT operation, (b) the grid and input currents and voltages, (c) THD estimation.

7. Conclusions

The design and experimental validation of a single-stage PV string inverter with an optimal number of interleaved buck-boost cells are presented. The inverter can provide stable operation under the range of the input voltage from 100 V up to 500 V. Moreover, different PV strings can be applied for this solution. Thus, the selected topology of the inverter is suitable for PV application.

The theoretical calculation allows the estimation of real efficiency and finding the optimal number of the buck-boost cells. The theoretical dependences of the efficiency were obtained based on the parameters of the transistors UJC0650K and IPP60R060P7.
The optimal number of cells depends on the cost of the inverter, on the area of the power board, on the overall energy of the inductances, and on the efficiency. The results showed that the cost and the area of the power board are increasing linearly when the additional buck-boost cell is added. The energy of inductances is also decreasing linear, so it is possible to reduce the size of the inductances with the larger number of cells. Besides, the efficiency is increasing with the higher input power. Thus, two cells were obtained as the optimal number for this research.

The real PV string characteristics with the real PV string were used in theoretical and experimental parts. The set of the 7 serial HNS-SD140 panels provided 1 kW of the input power. The real prototype was designed for the theoretical verification. The simple open-loop system was used for the efficiency measurements. The closed-loop system based on MPC provides reliable operation of the inverter in the grid-connected system.

**Author Contributions:** Conceptualization, O.H. and A.F.; Methodology, O.M. and A.F.; Formal analysis, R.S. and P.K.; Writing—Original Draft Preparation, A.F. and O.M.; Writing—Review and Editing, A.F. and O.M.; Software, O.M. and P.K.; Visualization, R.S. and P.K.; Supervision, O.H. and D.V.; Project Administration, O.H., R.S. and D.V.; Funding Acquisition, O.H. and D.V. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was supported by the Estonian Research Council grant PRG675 and by the Estonian Centre of Excellence in Zero Energy and Resource Efficient Smart Buildings and Districts (ZEBE), grant 2014-2020.4.01.15-0016 funded by the European Regional Development Fund.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Bortis, D.; Neumayr, D.; Kolar, J.W. ηρ-Pareto optimization and comparative evaluation of inverter concepts considered for the GOOGLE Little Box Challenge. In Proceedings of the 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL), Trondheim, Norway, 27–30 June 2016; pp. 1–5.
2. Ghosh, R.; Wang, M.-X.; Mudiwula, S.; Mhaskar, U.; Mitova, R.; Reilly, D.; Klikic, D. Industrial Approach to Design a 2-kVA Inverter for Google Little Box Challenge. *IEEE Trans. Ind. Electron.* 2018, 65, 5539–5549. [CrossRef]
3. Morsy, A.; Enjeti, P. Comparison of Active Power Decoupling Methods for High-Power-Density Single-Phase Inverters Using Wide-Bandgap FETs for Google Little Box Challenge. *IEEE J. Emerg. Sel. Top. Power Electron.* 2016, 4, 790–798. [CrossRef]
4. Kaminski, N.; Hilt, O. SiC and GaN Devices—Competition or Coexistence. In Proceedings of the 2012 7th International Conference on Integrated Power Electronics Systems (CIPS), Nuremberg, Germany, 6–8 March 2012; pp. 1–11.
5. Chub, A.; Zdanowski, M.; Blinov, A.; Rabkowski, J. Evaluation of GaN HEMTs for high-voltage stage of isolated DC-DC converters. In Proceedings of the 10th International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG), Bydgoszcz, Poland, 29 June–1 July 2016; pp. 375–379.
6. Hoene, E.; Ostmann, A.; Marczok, C. Packaging Very Fast Switching Semiconductors. In Proceedings of the 8th International Conference on Integrated Power Systems (CIPS), Nuremberg, Germany, 25–27 February 2014; pp. 1–7.
7. Kjaer, S.B.; Pedersen, J.K.; Blaabjerg, F. A Review of Single-Phase Grid-Connected Inverters for Photovoltaic Modules. *IEEE Trans. Ind. Appl.* 2005, 41, 1292–1306. [CrossRef]
8. Meneses, D.; Blaabjerg, F.; Garcia, O.; Cobos, J.A. Review and Comparison of Step-Up Transformerless Topologies for Photovoltaic AC-Module Application. *IEEE Trans. Power Electron.* 2013, 28, 2649–2663. [CrossRef]
9. Sun, P.; Liu, C.; Lai, J.-S.; Chen, C.-L.; Kees, N. Three-phase dual—Buck inverter with unified pulse-width modulation. *IEEE Trans. Power Electron.* 2012, 27, 1159–1167. [CrossRef]
10. Yao, Z.; Xiao, L. Two-switch dual-buck grid-connected inverter with hysteresis current control. *IEEE Trans. Power Electron.* 2012, 27, 3310–3318. [CrossRef]
11. Caceres, R.O.; Barbi, I. A boost dc-ac converter: Analysis, design, and experimentation. *IEEE Trans. Power Electron.* 1999, 14, 134–141. [CrossRef]
12. Ribeiro, H.; Pinto, A.; Borges, B. Single-stage DC-AC converter for photovoltaic systems. In Proceedings of the 2010 IEEE Energy Conversion Congress and Exposition, Atlanta, GA, USA, 12–16 September 2010; pp. 604–610.
13. Kikuchi, J.; Lipo, T.A. Three-phase PWM boost-buck rectifiers with power-regenerating capability. *IEEE Trans. Ind. Appl.* 2002, 38, 1361–1369. [CrossRef]
14. Gao, F.; Teodorescu, R.; Blaabjerg, F.; Loh, P.C.; Vilathgamuwa, D.M. Performance Evaluation of Buck-Boost Three-Level Inverters with Topological and Modulation Development. In Proceedings of the 2007 European Conference on Power Electronics and Applications, Aalborg, Denmark, 2–5 September 2007; Institute of Electrical and Electronics Engineers (IEEE): Piscataway, NJ, USA, 2007; pp. 1–10.
15. Gao, F.; Teodorescu, R.; Blaabjerg, F.; Loh, P.C.; Vilathgamuwa, D.M. Topological design and modulation strategy for buck-boost three-level inverters. IEEE Trans. Power Electron. 2009, 24, 1722–1732. [CrossRef]

16. Mathew, R.L.; Jiji, K.S. A three level neutral point clamped Inverter with buck-boost capability for renewable energy sources. In Proceedings of the International Conference on Sustainable Energy and Intelligent Systems (SEICON 2011), Chennai, India, 20–22 July 2011; pp. 201–206.

17. Siwakoti, Y.P.; Peng, F.Z.; Blaabjerg, F.; Loh, P.C.; Town, G.E. Impedance-source networks for electric power conversion part I: A topological review. IEEE Trans. Power Electron. 2014, 30, 699–716. [CrossRef]

18. Siwakoti, Y.P.; Peng, F.Z.; Blaabjerg, F.; Loh, P.C.; Town, G.E.; Yang, S. Impedance-source networks for electric power conversion part II: Review of control and modulation techniques. IEEE Trans Power Electron. 2014, 30, 1887–1906. [CrossRef]

19. Liu, Y.; Abu-Rub, H.; Ge, B. Z-Source/Quasi-Z-Source inverters: Derived networks, modulations, controls, and emerging applications to photovoltaic conversion. IEEE Ind. Electron. Mag. 2014, 8, 32–44. [CrossRef]

20. Barath, J.G.N.; Soundarrajan, A.; Stepenko, S.; Padmanaban, S.; Prystupa, A.; Bolotov, M. Review of Extended Boost qZSI Topologies for Single Phase Applications. In Proceedings of the 2019 IEEE 60th International Scientific Conference on Power and Electrical Engineering of Riga Technical University (RTUCON), Riga, Latvia, 7–9 October 2019; 7–9 October 2019; pp. 1–8.

21. Husev, O.; Shults, T.; Vinnikov, D.; Roncero-Clemente, C.; Romero-Cadaval, E.; Chub, A. Comprehensive Comparative Analysis of Impedance-Source Networks for DC and AC Application. Electronics 2019, 8, 405. [CrossRef]

22. Ellabban, O.; Abu-Rub, H. Z-source inverter: Topology improvements review. IEEE Ind. Electron. Mag. 2016, 10, 6–24. [CrossRef]

23. Husev, O.; Vinnikov, D.; Roncero-Clemente, C.; Chub, A.; Romero-Cadaval, E. Single-Phase String Solar qZS-based Inverter: Example of Multi-Objective Optimization Design. IEEE Trans. Ind. Appl. Early Access 2020. [CrossRef]

24. Vinnikov, D.; Chub, A.; Liivik, E.; Kosenko, R.; Korkh, O. Solar optivertor—A novel hybrid approach to the photovoltaic module level power electronics. IEEE Trans. Ind. Electron. 2018, 66, 3869–3880. [CrossRef]

25. Ribeiro, H.; Silva, F.; Pinto, S.; Borges, B. Single stage inverter for PV applications with one cycle sampling technique in the MPPT algorithm. In Proceedings of the 2009 35th Annual Conference of IEEE Industrial Electronics, Porto, Portugal, 3–5 November 2009; pp. 842–849.

26. Fedyczak, Z.; Strzelecki, R.; Benysek, G. Single-phase PWM AC/AC semiconductor transformer topologies and applications. In Power Electronics Specialists Conference, Cairns, QLD, Australia, 23–27 June 2002; pp. 1–6.

27. Kumar, A.; Gautam, V.; Sensarma, P. A SEPIC derived single stage buck-boost inverter for photovoltaic applications. In Proceedings of the IEEE International Conference on Industrial Technology (ICIT), Busan, Korea, 26 February–1 March 2014; pp. 403–408.

28. Nishad, T.M.; Shafeequ, K.M. A novel single stage buck boost inverter for photovoltaic applications. In Proceedings of the 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 3–5 March 2016; pp. 3067–3071.

29. Zhao, Z.; Xu, M.; Chen, Q.; Tai, J.-S.; Cho, Y. Derivation, Analysis, and Implementation of a Boost–Buck Converter-Based High-Efficiency PV Inverter. IEEE Trans. Power Electron. 2012, 27, 1304–1313. [CrossRef]

30. Husev, O.; Matiushkin, O.; Roncero, C.; Blaabjerg, F.; Vinnikov, D. Novel Family of Single-Stage Buck-Boost Inverters Based on Unfolding Circuit. IEEE Trans. Power Electron. 2019, 34, 7662–7676. [CrossRef]

31. Zhao, Z.; Tai, J.-S.; Cho, Y. Dual-Mode Double-Carrier-Based Sinusoidal Pulse Width Modulation Inverter with Adaptive Smooth Transition Control between Modes. IEEE Trans. Ind. Electron. 2013, 60, 2094–2103. [CrossRef]

32. Lee, P.W.; Lee, Y.S.; Cheng, D.K.; Liu, X.C. Steady-State Analysis of an Interleaved Boost Converter with Coupled Inductors. IEEE Trans. Ind. Electron. 2000, 47, 787–795. [CrossRef]

33. Rixin, L.; Wang, L.; Sabate, J. A high efficiency two-phase interleaved inverter for wide range output waveform generation. In Proceedings of the Energy Conversion Congress and Exposition (ECCE), Raleigh, NC, USA, 15–20 September 2012; p. 235.

34. Stepenko, S.; Husev, O.; Vinnikov, D.; Fesenko, A.; Matushkin, O. Feasibility Study of Interleaving Approach for Quasi-Z-Source Inverter. Electronics 2020, 9, 277. [CrossRef]

35. Abusara, M.A.; Sharkh, S.M. Design and control of a grid-connected interleaved inverter. IEEE Trans. Power Electron. 2013, 28, 748–764. [CrossRef]

36. Abdel-Rahim, O.; Orabi, M.; Ahmed, M.E. Buck-Boost Interleaved Inverter for Grid Connected Photovoltaic System. In Proceedings of the IEEE International Conference on Power and Energy (PECon2010), Kuala Lumpur, Malaysia, 29 November–1 December 2010; pp. 63–68.

37. Xing, K.; Lee, F.C.; Boroveic, D.; Ye, Z.; Mazumder, S. Mazumder Interleaved PWM with Discontinuous Space-Vector Modulation. IEEE Trans. Power Electron. 1999, 14, 906–917. [CrossRef]

38. Yisheng, Y. A new interleaved three-level inverter. In Proceedings of the 2nd International Symposium on Power Electronics for Distributed Generation Systems, Hefei, China, 16–18 June 2010; pp. 229–231.

39. Marxgut, C.; Biela, J.; Kolar, J.W. Interleaved Triangular Current Mode (TCM) Resonant Transition, Single Phase PFC Rectifier with High Efficiency and High Power Density. In Proceedings of the 2010 International Power Electronics Conference—ECCE ASIA, Sapporo, Japan, 21–24 June 2010; pp. 1725–1732.

40. Marxgut, C.; Krismer, F.; Bortis, D.; Kolar, J.W. Ultraflat Interleaved Triangular Current Mode (TCM) Single-Phase PFC Rectifier. IEEE Trans. Power Electron. 2014, 29, 873–882. [CrossRef]
41. Schrittwieser, L.; Kolar, J.W.; Soeiro, T.B. 99% Efficient Three-Phase Buck-Type SiC MOSFET PFC Rectifier Minimizing Life Cycle Cost in DC Data Centers. *CPSS Trans. Power Electron. Appl.* **2017**, *2*, 47–58. [CrossRef]

42. Matiushkin, O.; Husev, O.; Vinnikov, D.; Roncero-Clemente, C. Model Predictive Control for Buck-Boost Inverter Based on Unfolding Circuit. In Proceedings of the IEEE 2nd Ukraine Conference on Electrical and Computer Engineering (UKRCON), Lviv, Ukraine, 2–6 July 2019.