Models Comparison And Validation With the Experimental Nano- Scale Silicon Substrate Based Annealed Pt/HfO2/Pt Resistive Random Access Memory Cell

Napolean A (✉ nepojustin@gmail.com)  
Karunya Institute of Technology and Sciences  https://orcid.org/0000-0001-8421-2454

Sivamangai NM  
Karunya Institute of technology and Science: Karunya Institute of Technology and Sciences

Nithya N  
Kumaraguru College of Technology

Naveen Kumar R  
Karunya Institute of technology and Science: Karunya Institute of Technology and Sciences

Research Article

Keywords: RRAM, Annealing, Modeling and simulation, Non-linear ion drift, Yakopcic, VTEAM models

DOI: https://doi.org/10.21203/rs.3.rs-704249/v1

License: ☑️ 📧 This work is licensed under a Creative Commons Attribution 4.0 International License. 
Read Full License
Models Comparison And Validation With the Experimental Nano-Scale Silicon Substrate Based Annealed Pt/HfO$_2$/Pt Resistive Random Access Memory Cell

* Napolean A, Karunya Institute of Technology and Sciences Coimbatore, India, nepojustin@gmail.com
Sivamangai NM, Karunya Institute of Technology and Sciences Coimbatore, India, nmsivam@gmail.com
Nithya N, Kumaraguru College of Technology, Coimbatore, India, nithyaame@gmail.com
Naveen Kumar R, Karunya Institute of Technology and Sciences Coimbatore, India, naveentamil256@gmail.com
* Corresponding Author

Abstract - Metal oxide resistive random access memory (RRAM) is a novel device that provides an alternate solution for existing CMOS memory devices. In RRAM, correlate the experimental result with a simulated result by a unique model is a critical task. This work focused on the validation of silicon substrate-based fabricated single layer annealed and electroformed at 80°C ambient temperature (A-80) RRAM cell. The experimental result concludes that the proposed Pt/HfO$_2$/Pt device provides the forming voltage of 3.8 V, V$_{set}$ = 1.7 V, and V$_{reset}$ = -0.8 V. Switching results are compared with the simulated result which is working based on non-linear ion drift, Yakopcic and voltage threshold adaptive memristor (VTEAM) models. VTEAM model gives a closure relationship with experimental data and well suited for our fabricated device. Further, the VTEAM model is modified to contribute accurate results and one of the standard model metrics, accuracy is analysed for a modified VTEAM model. Statistical analysis proves that, the mean error percentage of modified VTEAM and VTEAM models against experimental outcomes are 21.4% and 25.3% respectively.

Keywords: RRAM, Annealing, Modeling and simulation, Non-linear ion drift, Yakopcic, VTEAM models

1. INTRODUCTION

RRAM is the most capable non-volatile storage device owing to its quality of nanoscale, simple structure, cost-effectiveness, quick switching speed, and great compatibility with the CMOS procedure. Among many types of RRAM, metal oxide RRAM is a unique characteristic of matured fabrication compatibility with the CMOS process [1-3]. The bottleneck in RRAM is maintaining switching uniformity for entire periods. We rectify this challenge by device dimensions with stack layer structure [4]. The reduction of operating voltage in a scaled RRAM is a major constraint. Post-metal annealing (PMA) is an effective fabrication process to mitigate the voltage reduction problem [5]. Developing a unique model for a nanoscale metal oxide RRAM device is an important necessity to check its behaviour in a device, circuit-level, and for system implementation. The complicated physics in RRAM leads to
confusion to generate the generalized model for a new device. In literature, many models are studied and verified. Still, no universal model is recommended for an RRAM device. Among that, researchers are more interested in few models (non-linear ion drift, Yakopcic, and VTEAM) which are supported to bipolar, voltage-controlled with the state variables of the doped and undoped region. [6].

The motivation of this work is to fabricate a single layer metal oxide Pt/HfO$_2$/Pt RRAM cell and the experimental switching results are measured. Fabricated results are compared with a simulation result based on the three different models. We organize this paper: Section 2 highlights the fabrication results of the device. Section 3 presents the three different models and the modified VTEAM models for the proposed device structure. Section 4 demonstrates the simulated results of three different models with a modified models in cadence environment and the comparison of the switching result of the fabricated device with all the different model cadence output. In section 5 the important model metric is analysed for the optimized VTEAM model.

2. FABRICATION RESULTS

Single layer metal oxide nanoscale annealed Pt/ HfO$_2$/Pt RRAM device is fabricated by sputtering, atomic layer deposition and annealing processes on the RCA cleaned and wet oxidised silicon substrate. Schematic structure, fabrication process flow, FIB-SEM cross-sectional view, XRD analysis, forming voltage ($V_f$), and I-V characteristics are shown in Figures 1a, 1b, 1c, 1d, 1e and 1f. Results confirmed the low $V_f$ and better memory switching function. The effect of annealing yields less operating voltage and better reliability.
After annealing the total number of oxygen vacancy is improved considerably. It leads to the quick creation of conducting filament in the switching layer. Fig 1c shows the $V_f$ value of a annealed device (A-80). The annealed device gives a reduced $V_f$ value of 3.8 V. Fig 1d display the DC bipolar switching analysis of the fabricated device. This
RRAM cell sample gives a very low $V_{set} = 1.7$ V and $V_{reset} = -0.8$V. This result is comparable with an annealed tri-layer structure [7].

3. MODELS SELECTION

Validating the proposed device experimental result is mandatory for a successful implementation at a circuit level. Generating a unique model for RRAM is a complexity. In this paper, the experimental results are validated with three general models as per our optimized structure. Since the top switching layer is annealed, it creates number of oxygen vacancies in between the top Pt and HfO$_2$ layer. This effect leads the device structure state variable are doped and undoped region and gives the bipolar switching operation is present in fig 2.

Moreover, the constructed device results prove the memory cell type is a bipolar with voltage-controlled mechanism. Suitable models are selected to satisfy these above-mentioned conditions. Finally, among the various models [6] Non-linear ion, Yakopcic and VTEAM models are selected for the validation purpose.

3.1 Non-linear ion drift model for the proposed structure

Fig. 2 Bipolar switching operation based on oxygen vacancy
The non-linear behaviour of RRAM that is fabricated leads to the development of a non-linear ion drift model. This can be observed from the various experimental results [8]. It is a bipolar device controlled by voltage. It is a non-linear and non-symmetric device with high complexity. Spatial heterogeneous metal/oxide electronic barrier controls the conduction in RRAM devices [9]. The movement of positively charged oxygen vacancies contribute a dynamic switching. This oxygen vacancies functioning as original dopants will establish or discontinue the filament path that conduct over this electronic blockade. At the boundaries, metal/oxide coherences oxygen vacancy concentration is higher. The active electrode which is a top electrode of the MIM structure is the place where dynamic ON and OFF switching will take place. The resultant resistance of the memristor $R_{MEM}$ is the addition of doped and undoped area

$$R_{MEM}(x) = R_{ON}(x) + R_{OFF}(1-x)$$ (1)

Memristors worked as dynamic resistors. Dynamic resistors are the ones that can vary its state in line with the time integral of the incident voltage or current. Yang et al. were could not specify a relationship on dynamic state variables. The I-V relation is explained as

$$I = w^n \beta \sinh(\alpha V) + \chi (\exp(\gamma V) - 1)$$ (2)

$\beta, \gamma, \chi$ and $\eta$ are termed to be as fitting constants. The ON state of the memristor is approached by the term $\beta \sinh(\alpha V)$ in which the electron passes the thin residual electronic barrier. The device state variable ($w$) range is fixed from 0 (ON) to 1 (OFF). In equation (2) the second term denotes the memristor OFF state and the term $\eta$ is known as free parameter that is helped to change the switching states. The non-linear drift effects are defined by certain window functions that define the leap for the device. HP team [10] was proposed that multiplication of window function with the state variable is given by

$$f(x) = w(1-w)/D^2$$ (3)

For the I-V curve modelling of the manufactured device, using the above equation the best fit is obtained, when $14 \leq n \leq 22$. It made clear that the resultant dopant drift rate is very non-linearly dependent on the voltage applied to the device. Therefore, this drift phenomenon at the interfaces is accepted as nonlinear. Lehtonen and Laiho proposed a new relationship for the state variable $w$ and is implemented in SPICE [11, 12]. This model is given as [10]

$$\frac{dw}{dt} = a \times f(w) \times g(v)$$ (4)

Here ‘a’ is the constant, $R$ is the real number, $f: [0, 1] \rightarrow R$ reviewed as a window function and $g: R \rightarrow R$ is a linear function which is considered in the basic linear model. $g(v)$ is a nonlinear, odd and monotonically increasing function. The proposed nonlinear equation is

$$g(v) = v^q$$ (5)
The switching between ON and OFF state is very quick in RRAM models. Here, the switching speed is depending on the exponent term q. This model is implemented in a SPICE environment for high switching speed circuits [11, 12]. In SPICE, the model is verified, whether the particular model is suitable for implementation or cannot be implemented in the circuit. Although many improvements were made to the later model, it was precise because of its high accuracy that this model became the basis for the remaining RRAM models.

3.2. Yakopcic model

The bipolar voltage-controlled device model was originally tested for TiO2 systems. Although the yakopcic model [13, 14] was not specifically validated for RRAM cell at its initial period, it resembled numerous RRAM fabricated memory cells. Pickett -Adbala model [15, 16] is a source of the yakopcic model, which uses similar state variables but has been altered to incorporate with a synaptic function for neuromorphic system applications. The model has been tested to use in practical neuromorphic systems.

This model’s state variable w (t) is defined with the boundary condition of 0 and 1. Model equation for the current is given as,

\[
I(t) = \begin{cases} 
  a_1 w(t) \sinh(b v(t)), & v(t) \geq 0 \\
  a_2 w(t) \sinh(b v(t)), & v(t) < 0 
\end{cases}
\]  

(6)

State variables switching is controlled by g (v (t)) and f(x (t)). Moreover, the state variable alteration is dominated by the threshold voltage. When the input voltage is reached greater/lesser than its threshold voltage, the device structure is changing. The term g (v (t)) function simulates the device turn-on and turnoff conditions, taking input voltage polarity into account. When the voltage set (v_p) and reset (v_n) have different threshold values, this better agrees with the bipolar practical devices. This can be expressed as

\[
g(v(t)) = \begin{cases} 
  A_p(e^{v(t)} - e^{v_p}), & v(t) > v_p \\
  -A_n(e^{-v(t)} - e^{v_n}), & v(t) < -v_n \\
  0, & -v_n \leq v(t) \leq v_p 
\end{cases}
\]  

(7)

A_p and A_n controls the speed of filament formation/rupture, these parameter depends on the type of dielectric material which is selected in a switching layer. Threshold support is built into the model to improve applicability. The change of the state variable modelled by f (w (t)) limits the variable. Vp and vn are stand for threshold voltages. These values are based on the amount of oxygen vacancies in a memristor at its initial stage. High quantity of oxygen vacancy leads to reduced threshold voltages. It is basically like a window function, restricting state change variables to certain limits, such as

\[
f_p(w, w_p) = \frac{w_p^w - w}{1 - w_p^w} + 1
\]  

(8)
\[ f_n(w, w_n) = \frac{w}{1-w_n} \] (9)

As the model was modelled using HP Labs [8]. Data on the characteristics of the TiO2 memristor, the fitting of the device is good only when the calibration of fitting parameters are properly done. To understand the degree to which the system can withstand variability, the variability must be analysed. If the critical point is reached, read/write errors may occur in the device. The equation of the function \( G(V(t)) \) that describes the device threshold is slightly modified accordingly as

\[ G(V(t)) = \frac{V}{R_{on}} + \frac{(1-V)}{R_{off}} \] (10)

Where \( R_{on} \) is the minimum device resistance and \( R_{off} \) is the maximum device resistance. The values applied are based on the values extracted from the fabricated device.

### 3.3 VTEAM Model

This model combines the advantage of a TEAM model. It focuses the threshold voltage value rather than threshold current [17]. Mathematically,

\[ \frac{dw}{dt} = f(w, v) \] (11)

\[ i(t) = G(w, v), v(t) \] (12)

Where \( w \) is a state variable, \( v(t) \) is a voltage over the device, \( i(t) \) - current through that memristor, \( G(w, v) \) is a conductance of a cell, and \( t \) is a time factor. State variable derivative is given by

\[
\frac{dw(t)}{dt} = \begin{cases} 
 k_{off} . \left( \frac{v(t)}{v_{on}} - 1 \right)^{a_{off}} . f_{off}(w), & 0 < v_{off} < v \\
 0, & v_{on} < v < v_{off} \\
 k_{on} . \left( \frac{v(t)}{v_{on}} - 1 \right)^{a_{on}} . f_{on}(w), & v < v_{on} < 0 
\end{cases} \] (13)

Where \( k_{off}, k_{on}, a_{off}, \) and \( a_{on} \) are constants, \( v_{on} \) –Threshold on voltage, \( v_{off} \) – Threshold off. Parameter \( k_{off} \) and \( k_{on} \) are positive and negative numbers, \( f_{off}(w) \) and \( f_{on}(w) \) denotes the derivative off and on state variable \( w \). The window function is \( w \in [w_{on}, w_{off}] \). The relationship between current and voltage with the state variable is

\[ i(t) = [R_{on} + \frac{R_{off}}{w_{off}} . \left( w - w_{on} \right)]^{-1} . v(t) \] (14)

Where \( w_{on} \) and \( w_{off} \) denotes the boundary of internal state variable \( w \); \( R_{on} \) and \( R_{off} \) represents the corresponding resistance values of the device. Previous equation can be modified in terms of exponentially relating with the state variable is

\[ i(t) = e^{-\frac{t}{R_{on}}} . {\left( \frac{w - w_{on}}{w_{off} - w_{on}} \right)}^{R_{off} . R_{on}} . v(t) \] (15)
Where $\lambda$ is a fitting parameter, and $e^\lambda = \frac{r_{off}}{r_{on}}$.

### 3.3.1 Modified VTEAM model

In general the VTEAM model the electroforming ambient temperature ($T_f$) is not taken into account as. But this temperature plays a vital role in the RRAM device switching operation [7]. We modified VTEAM model, considering this electroforming environment temperature coefficient ($E_T$). This value is to be dependent on the $T_f$ and reference temperature value ($T_r$=298 K). Equation (15) is made different into

$$i(t) = e^{-\frac{\lambda}{r_{off} - r_{on}}(w - w_{on})} . v(t) \cdot (E_T)$$

$$E_T = e\left(\frac{T_f - T_r}{T_r}\right)$$

Equation (16) shows that the current value is exponentially varied with the forming ambient temperature. High $T_f$ leads to the increased current value; it modulates the $V_{set}$ and $V_{reset}$ values.

### 4. SIMULATED RESULTS COMPARISON

This section deals with the simulation results got from the cadence environment for an RRAM symbol which is developed with a suitable Verilog A code for non-linear ion drift, Yakopcic and VTEAM models. The simulation setup is created in 90 nm technology with a peak-to-peak voltage of 2 V between two electrodes. The source pulse signal frequency is 1 MHz with a 100 ns period and 1ns rise and fall time. We implemented it in a 1R device as shown in figure 3. We executed simulation with the fixed values for, peak-to-peak voltage, frequency, time period, rise, and fall time. In, all three models the same fixed vales are given as an input.

![Fig. 3 1R RRAM single Cell](image)

When the top electrode (TE) is connected with a +ve pulse input signal, due to its bipolar switching operation simulated RRAM cell reaches to set (device ON) condition with the voltage of $V_{set}$. 
To reach to set time it took the time (Tset) and the cell resistance value is decreased (Ron). When the –ve pulse is applied on the top electrode the memory cell reach to reset (device OFF) condition with the voltage of Vreset. The time taken to this state is Treset and the corresponding state resistance value is increased (Roff). In figure 4 the basic bipolar I-V characteristics of the simulated RRAM cell for the three models are displayed. Switching parameters are extracted from the simulated figure 5, the corresponding values and experimental data are tabulated in table 1.

Table 1: Extracted data from experiment and simulation

| Model                | Vset (V) | Ron (KΩ) | Tset (ns) | Vreset (V) | Roff (KΩ) | Treset (ns) |
|----------------------|----------|----------|-----------|------------|-----------|-------------|
| Non-Linear ion       | 1.62     | 4.63     | 5.7       | -1.45      | 125       | 6.2         |
| Yakopcic             | 1.4      | 9.3      | 6.4       | -1.0       | 624       | 7.7         |
| VTEAM                | 1.56     | 7.5      | 8.7       | -0.7       | 501       | 9.3         |
| VTEAM Modified       | 1.72     | 6.8      | 9.3       | -0.84      | 619       | 10.6        |
| Experimental         | 1.7      | 6        | 10        | -0.8       | 627       | 12          |

Results confirm that fabricated device experimental values are closely fit with the VTEAM model compared to other
models. Also the experimental Vset and Vreset values are exactly comparable with a modified VTEAM model. In a non-linear ion model, the resistance switching traits are nonlinear. Moreover, the simulated output I-V curve depends on the input signal frequency, magnitude of the signal, physical dimension of the active layer and the vacancy mobility. When we increase the input signal frequency, the double hysteresis loop is reduced and reaches its linear state, the memory switching is affected. [10]. Speed of the switching is achieved with high mobility dopants, so it can easily crosses the boundary this leads the high switching speed applications. When we introduce low mobility dopants, hysteresis loop becomes a linear curve. In a yakopcic model, based on the fitting parameter values, the I-V graph is changes. When the threshold voltage Vp is greater than the maximum input voltage, it acts as a normal resistor instead of memory operation. Ap, An, Vp, Vn plays a vital role in a switching simulated I-V graph [17].

5. VTEAM MODEL METRICS ANALYSIS

Quality of models validation is evaluated by its performance against some important model metrics. Different model metrics are analysed for different models [18]. Among a good deal of metrics, accuracy plays a vital role.

Accuracy of the VTEAM model is calculated in terms of the mean error of the simulated result with the experimental result, Fig 5 proves that, VTEAM model accuracy is a decent equivalent with the fabricated device results [7]. By the further statistical analysis of VTEAM, modified VTEAM models versus the experimental graph, the mean error percentage is calculated as 25.3 and 21.4 respectively. This value is comparable with the IM2NP model [18].

6. CONCLUSION

Single-layer nanoscale Pt/HfO$_2$/Pt metal oxide RRAM experimental results are validated with three different appropriate models (non-linear ion drift, Yakopcic and VTEAM) as per the fabricated device structure. Generalised
model is implemented in a cadence environment with Verilog-A codes according to the showed single memory cell. Simulated results are compared with the experimental results. The comparison table confirms that Modified VTEAM model is exactly fitted with our fabricated single layer switching results. Model metrics of the VTEAM and modified VTEAM models accuracy are analysed in term of its calculated mean error percentage value. This work motivates the researcher to fill the gap between the device levels into next circuit level.

Acknowledgements

Part of the reported work (fabrication) was carried out at the CeNSE, IISc Bangalore-India under INUP, which has been sponsored by Government of India.

Funding Statement- This research did not receive any specific grant from funding agencies in the public, commercial, or not-for-profit sectors.

Conflict of interest – Nil, (The authors have no conflicts of interest to declare that are relevant to the content of this article)

Availability of data and material - Not applicable

Code availability- Not applicable

Authors’ contributions

Author 1: Napolean A
Conceived and designed the analysis, collected the data, contributed data or analysis tools, performed the analysis, wrote the paper.

Author 2: Sivamangai NM

Other works (Suggestion)

Author 3: Nithya N & Naveenkumar R

Other works (Editing work)

Ethics approval - Not applicable

Consent to participate - Not applicable

Consent for publication - Not applicable

References

[1] K. M. Kim, D. S. Jeong, and C. S. Hwang, “Nanofilamentary resistive switching in binary oxide system; a review on the present status and outlook.” Nanotechnology, vol. 22, no.25, p. 254002, Jun. 2011. DOI: 10.1088/0957-4484/22/25/254002
[2] A. Fantini, G. Gorine, R. Degraeve, L. Goux, C. Y. Chen, A. Redolfi, S. Clima, A. Cabrini, G. Torelli, and M. Jureczak, “Intrinsic Program Instability in HfO2 RRAM and consequences on program algorithms.” in Electron Devices Meeting, pp: 7.5.1-7.5.4, Feb. 2016. DOI: 10.1109/IEDM.2015.7409648

[3] H. Y. Jeong, Y. I. Kim, J. Y. Lee, and S. Y. Choi, “A low-temperature-grown TiO2-based device for the flexible stacked RRAM application.” Nanotechnology, vol. 21, no.11, p. 115203, Feb, 2010. DOI: 10.1088/0957-4484/21/11/115203

[4] Wei Zhang, Ji-Zhou Kong, Zheng-Yi Cao, Ai-Dong Li, Lai-Guo Wang, Lin Zhu, Xin Li, Yan-Qiang Cao and Di Wu “Bipolar Resistive Switching Characteristics of HfO2/TiO2/HfO2 Trilayer-Structure RRAM Devices on Pt and TiN-Coated Substrates Fabricated by Atomic Layer Deposition” Nanoscale Research Letters (2017) 12:393.

[5] Kai-Chi Chuang et al (2017) Effects of post-metal annealing on the electrical characteristics of HfOx-based resistive switching memory devices. Japanese Journal of Applied Physics 56:1-31.

[6] Debashis Panda , Paritosh Piyush Sahu and Tseung Yuen Tseng “A Collective Study on Modeling and Simulation of Resistive Random Access Memory” Nanoscale Research Letters (2018) 13:8

[7] A. Napolean, N.M.Sivamagai, R.Naveenkumar, N.Nithya, “Electroforming Atmospheric Temperature and Annealing Effects on Pt/HfO2/TiO2/HfO2/Pt Resistive Random Access Memory Cell”, Silicon, 25 march 2021, https://doi.org/10.1007/s12633-021-01074-8

[8] Strukov, D. B., & Williams, R. S. (2008). Exponential ionic drift: fast switching and low volatility of thin-film memristors. Applied Physics A, 94(3), 515–519. doi:10.1007/s00339-008-4975-3

[9] Yang JJ, Pickett MD, Li X, Ohlberg DAA, Stewart DR, Williams RS (2008) Memristive switching mechanism for metal/oxide/metal nanodevices. Nat Nanotechnol 3:429–433 Available from: www.nature.com/articles/nnano2008.160

[10] Strukov DB, Snider GS, Stewart DR, Williams RS (2008) The missing memristor found. Nature 453:80–83 Available from: https://www.nature.com/articles/nature06932

[11] Nagel L (1975) SPICE2, a computer program to simulate semiconductor circuit. ERL MemolERL-M 520 Univ. Calif. Univeristy of California Berkeley, Electronics Research Laboratory Available from: https://www2.eecs.berkeley.edu/Pubs/TechRpts/1975/9602.html

[12] Quarles T, Newton AR, Pederson DO, Sangiovanni-Vincentelli A (1994) SPICE 3 version 3F5 user’s manual. Dep. Electr. Eng. Comput. Sci. Univ. California, Berkeley, pp 395–404 Available from: https://newton.ex.ac.uk/teaching/CDHW/Electronics2/userguide.

[13] Yakopcic C, Taha TM, Subramanyam G, Pino RE, Rogers S (2011) A memristor device model. IEEE Electron Device Lett. 32:1436–1438 Available from: https://doi.org/10.1109/LED.2011.2163292

[14] Yakopcic C, Taha TM, Subramanyam G, Pino RE (2013) Generalized memristive device SPICE model and its application in circuit design. IEEE Trans Comput Desig Integ Circuits Syst 32:1201–1214 Available from: https://doi.org/10.1109/TCAD.2013.2252057

[15] Pickett MD, Strukov DB, Borghetti JL, Yang JJ, Snider GS, Stewart DR et al (2009) Switching dynamics in titanium dioxide memristive devices. J Appl Phys 106:1–6 Available from: https://doi.org/10.1063/1.3236506

[16] Williams RS, Pickett MD, Strachan JP (2013) Physics-based memristor models, Proc.-IEEE Int. Symp. Circuits Syst. pp 217–220 Available from: https://doi.org/10.1109/ISCAS.2013.65718

[17] Yakopcic C, Taha TM, Subramanyam G, Pino RE (2013) Generalized memristive device SPICE model and its application in circuit design. IEEE Trans Comput Desig Integ Circuits Syst 32:1201–1214 Available from: https://doi.org/10.1109/TCAD.2013.2252057.

[18] Basma Hajri, Hassen Aziza, Mohammad M. Mansour, and Ali Chehab, Identifier 10.1109/ACCESS.2017.Doi Number RRAM Device Models: A Comparative Analysis with Experimental Validation, IEEE Access · November 2019, DOI: 10.1109/ACCESS.2019.2954753