Article

A 3.0 Gsymbol/s/lane MIPI C-PHY Receiver with Adaptive Level-Dependent Equalizer for Mobile CMOS Image Sensor

Seokwon Choi 1, Changmin Song 2 and Young-Chan Jang 2,*

1 OLED Design 1 Team, Silicon Mitus, Seongnam 13494, Korea; seokwon.choi@siliconmitus.com
2 Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi 39177, Korea; lasd4529@kumoh.ac.kr
* Correspondence: ycjang@kumoh.ac.kr; Tel.: +82-54-478-7434

Abstract: A 3.0 Gsymbol/s/lane receiver is proposed herein to acquire near-grounded high-speed signals for the mobile industry processor interface (MIPI) C-PHY version 1.1 specification used for CMOS image sensor interfaces. Adaptive level-dependent equalization is also proposed to improve the signal integrity of the high-speed receivers receiving three-level signals. The proposed adaptive level-dependent equalizer (ALDE) is optimized by adjusting the duty cycle ratio of the clock recovered from the received data to 50%. A pre-determined data pattern transmitted from a MIPI C-PHY transmitter is established to perform the adaptive level-dependent equalization. The proposed MIPI C-PHY receiver with three data lanes is implemented using a 65 nm CMOS process with a 1.2 V supply voltage. The power consumption and area of each lane are 4.9 mW/Gsymbol/s/lane and 0.097 mm², respectively. The proposed ALDE improves the peak-to-peak time jitter of 12 ps and 34 ps, respectively, for the received data and the recovered clock at a symbol rate of 3 Gsymbol/s/lane. Additionally, the duty cycle ratio of the recovered clock is improved from 42.8% to 48.3%.

Keywords: adaptive level-dependent equalizer; clock recovery; mobile industry processor interface; C-PHY; three-level signal; CMOS image sensor

1. Introduction

In recent years, high performance in frame rate, color depth and image resolution is constantly required for mobile CMOS image sensors (CISs) [1–4]. In accordance with this requirement, the mobile industry processor interface (MIPI) C-PHY protocol, along with the MIPI D-PHY protocol, has been studied and reported to increase the interface bandwidth [5–9]. The MIPI C-PHY uses a three-phase symbol with an embedded clock and transmits a three-level signal through three wires per lane. Because of this, unlike the MIPI D-PHY, it does not transmit an additional clock even at high symbol rates, thereby reducing power consumption. The MIPI C-PHY version 1.1 specification supports a symbol rate of 3.0 Gsymbol/s/lane for each lane. It has a total data rate of 20.52 Gb/s when three lanes are used. This value is approximately equal to the total bandwidth when each of the four data lanes of the MIPI D-PHY has a data rate of 5.0 Gb/s/lane. The MIPI C-PHY is mainly used in the short channel between the CIS and the application processor. However, it is necessary that the MIPI C-PHY also support heavy channels for applications such as field-programmable gate array (FPGA)-based frame grabbers used to evaluate CISs, as shown in Figure 1. As the symbol rate or channel loss increases, the signal integrity of the MIPI C-PHY using a three-level signal can be further degraded due to level-dependent inter-symbol interference (ISI) [10].
Figure 1. High-speed interface of FPGA-based frame grabber for CMOS image sensor.

Continuous linear equalizers (CTLEs) have been widely used to improve ISI in high-speed interfaces because they are implemented using simple circuits [11,12]. In addition, high-speed receivers for the MIPI D-PHY and C-PHY adopted a CTLE to reduce power consumption while improving signal integrity [7,8]. Meanwhile, the high-speed receiver for the MIPI C-PHY reported in a prior study [13] used a level-dependent elastic buffer (LDEB) in addition to a CTLE to reduce the level-dependent ISI. Three elastic buffers and a delay controller were used to implement the LDEB for the high-speed receiver of the MIPI C-PHY, as shown in Figure 2. The LDEB performed time-domain equalization by controlling the delay times of three elastic buffers, respectively.

Figure 2. Conventional high-speed receiver using level-dependent elastic buffer for MIPI C-PHY.

Figure 3 shows time diagrams to illustrate the operation of the high-speed receiver using the LDEB for the MIPI C-PHY. The signals DA, DB, and DC refer to the three-level signals transmitted from the MIPI C-PHY transmitter. Meanwhile, the signals AB, BC, CA, and CR represent the data and clock signals received and recovered in the MIPI C-PHY receiver. The signals AB, BC, and CA are generated by comparing the voltage differences between DA and DB, DB and DC, and DC and DA. Furthermore, the clock signal CR is recovered by the transitions of the three received data AB, BC, and CA. In particular, when two or three transitions among the three received data occur, the clock signal CR is recovered by the last transition of the three received data, as shown in Figure 3a. Since common mode voltages of the input signals DA, DB, and DC for the high-speed receiver are different from each other, the cross point of the two input signals may be different depending on the voltage level of the input signal; this can generate time jitters of the received data and recovered clock, as shown in Figure 3a. When the cross points are generated at CP1st and CP3rd due to the transitions of three signals with different voltage levels, the time jitters of the received data and recovered clock are generated as the values of TDDJ and TDDJ/2, respectively. In this case, time-domain equalization using the LDEB improves the signal integrity from the level-dependent ISI. Figure 3b shows this by applying the LDEB to the signals BC and CA, upon which the time jitter of the received data is reduced to TDDJ/2 and the recovered clock, CR, does not ideally contain a time jitter due to the level-dependent ISI. However, as shown in Figure 3c, when excessive delay
time is applied to the LDEB, the time jitters of the received data and recovered clock rather increase. Therefore, optimization of the delay time of the LDEB to $T_{DDJ}/2$ is required in the case of Figure 3. Furthermore, the optimal delay time of the LDEB changes according to the loss of the channel. The designed delay time of the LDEB may also not be optimized due to variations in the process, voltage and temperature.

**Figure 3.** Data-dependent time jitter of data and clock in MIPI C-PHY: (a) without LDEB; (b) with optimal LDEB; (c) with excessive LDEB.

In this work, an adaptive level-dependent equalizer (ALDE), which supports the MIPI C-PHY V1.1 specification, is proposed for application of high-performance mobile camera modules. Furthermore, a pre-determined data pattern, which is transmitted from the MIPI C-PHY transmitter, is proposed to perform adaptive level-dependent equalization. Section 2 presents the proposed adaptive level-dependent equalizer for the MIPI C-PHY receiver; Section 3 presents the measurement results of the implemented MIPI C-PHY receiver, including the proposed adaptive level-dependent equalizer; finally, Section 4 provides the conclusion of this paper.

### 2. Pre-Determined Data for Adaptive Level-Dependent Equalization

During performing the proposed adaptive level-dependent equalization, it is necessary for the pre-determined data to be transmitted from the MIPI C-PHY transmitter to recover the clock signal while including the data-dependent time jitter in the MIPI C-PHY receiver. Meanwhile, the proposed adaptive level-dependent equalization described in Section 3 uses the duty cycle ratio of the recovered clock. The data patterns of the signals DA, DB, and DC in Figure 3 can be used as pre-determined data for the proposed adaptive level-dependent equalization. However, the high region of the recovered clock is adjusted from 1 unit interval (UI) $- T_{DDJ}/2$ to 1 UI + $T_{DDJ}/2$, while the low region of the recovered clock is maintained at 1 UI, as shown in Figure 3. That is, the period of the recovered clock is changed while the adaptive level-dependent equalization is being performed. In this case, even if the recovered clock includes information of data-dependent time jitter, it is difficult for the duty cycle ratio of the recovered clock to be exactly detected because the period of the recovered clock is not fixed at 2 UIs.

The pre-determined data shown in Figure 4 ensure that the recovered clock maintains a constant period of 2 UIs, even if the delay time of the LDEB for the proposed ALDE is changed [14]. According to the change of the delay time for the LDEB, the high and low regions of the recovered clock are adjusted from 1 UI $- T_{DDJ}/2$ to 1 UI $+ T_{DDJ}/2$ and from 1 UI $+ T_{DDJ}/2$ to 1 UI $- T_{DDJ}/2$, respectively. To perform the optimal operation of the
proposed ALDE, the pre-determined data shown in Figure 4 are repeatedly transmitted from the MIPI C-PHY transmitter.

Figure 4. Time jitter of data and clock according to proposed pre-determined data pattern: (a) without LDEB; (b) with optimal LDEB; (c) with excessive LDEB.

Figure 5 shows the block and time diagrams of the pre-determined data generator used in the MIPI C-PHY transmitter chip for the proposed adaptive level-dependent equalization. The output of the pre-determined data generator, DC[20:0], is supplied to the MIPI C-PHY transmitter instead of the normal data, DP[20:0], to generate the pre-determined data shown in Figure 4 during performing the proposed adaptive level-dependent equalization, as shown in Figure 5a. The signal DC[20:0] is converted to the signals DA, DB, and DC, which are the pre-determined data transmitted through the MIPI C-PHY transmitter for the proposed adaptive level-dependent equalization. The pre-determined data generator shown in Figure 5b is designed by using toggle flip-flops. It begins to generate the signal DC[20:0] after the signal EQCAL_EN, which activates the proposed adaptive level-dependent equalization, becomes high. Figure 5c shows the time diagram of the signal DC[20:0] generated in the pre-determined data generator. The signals DC[18,16,12,10,6,4,0] and DC[19,15,13,9,7,3,1] are the opposite data and have a toggle pattern synchronized with the clock signal CLK\(_{DIV7}\), where the signal CLK\(_{DIV7}\) is a frame clock for supplying 21-bit parallel data to the MIPI C-PHY Transmitter. The DC[20,17,14,11,8,5,2] are signals with a low level. The block MIPI C-PHY Transmitter is implemented by using circuits reported in previous literature [13].

Figure 6 shows the simulation results of the pre-determined data generator and the MIPI C-PHY transmitter. The frequency of CLK\(_{DIV7}\) was set to 428.571 MHz for a symbol rate of 3 Gsymbol/s/lane. Figure 6a shows the three signals DC[2], DC[1], and DC[0] among the 21 DC signals and the three output signals DA, DB, and DC of the MIPI C-PHY transmitter. The signals DC[0] and DC[1], which have opposite data, are toggle data with a data rate of 428.57 Mbps. The pre-determined data had three cross points at different times according to the voltage levels of the three signals, as shown in Figure 6b.
3. MIPI C-PHY Receiver Chip

Figure 7 shows a simplified block diagram of the proposed MIPI C-PHY receiver chip. The proposed MIPI C-PHY receiver chip consists of three data lanes supporting high-speed mode and low-power mode operations. Each data lane performs high-speed receive operation and has a bidirectional, low-speed, low-voltage CMOS interface.
To perform the high-speed receive operation of the MIPI C-PHY, each lane consists of a C-PHY RX w/ ALDE, a Clock Recovery, a Two-symbol Decoder, a 3-to-21 Deserializer, a Frame Clock Generator, and a De-mapper. Its basic operation is almost identical to that of the C-PHY high-speed receiver reported in previous literature [13]. From the received high-speed serial data with three voltage levels, each lane of the MIPI C-PHY receiver chip recovers a clock signal (CR) and generates 16-bit parallel data (PO\_LANE\_[15:0]) and a frame clock (CLKF\_LANE\#). The proposed C-PHY high-speed receiver, C-PHY RX w/ ALDE, performs adaptive level-dependent equalization according to the channel loss caused by the three voltage levels. Furthermore, the De-mapper, which is used to fully implement the MIPI C-PHY V1.1 specification, outputs the 16-bit parallel data from the 21-bit output data of the 3-to-21 Deserializer. It operates in synchronization with the frame clock CLKF\_LANE\# together with the 3-to-21 Deserializer.

3.1. MIPI C-PHY Receiver

The proposed MIPI C-PHY receiver consists of three high-speed receivers with a CTLE, an ALDE, and a clock recovery circuit (Clock Recovery), as shown in Figure 8. The proposed ALDE includes a data-dependent time jitter corrector (DDTJC) that determines the delay time of elastic buffers in the conventional LDEB, consisting of three elastic buffers and a delay controller [14]. According to the operation of the LDEB, the Delay Controller determines whether or not to add a certain delay time in the elastic buffer for the next received signals, based on the values of the three currently received and buffered signals AB\_OUT, BC\_OUT, and CA\_OUT. The operation of the LDEB is optimized as the delay time of the elastic buffer is adjusted by the digital control code DEL\_CONT[2:0]. According to the concept of the LDEB shown in Figure 4, the data-dependent time jitters of the received data and recovered clock are minimized when the duty cycle ratio of the recovered clock is 50%. In the proposed ALDE, the digital control code DEL\_CONT[2:0] is determined by operation of the DDTJC, which controls the recovered clock CR in the clock recovery circuit in order to have a duty cycle ratio of 50%.

3.2. Adaptive Level-Dependent Equalizer

The proposed ALDE consists of three elastic buffers, a delay controller, and a DDTJC, as shown in Figure 8. The elastic buffer, delay controller, and clock recovery circuit are designed using circuits reported in previous literature [13].

Figure 9 shows block and time diagrams of the DDTJC. The DDTJC consists of a current integrator, a comparator, a counter, and a control signal generator. It receives the output clock of the clock recovery circuit, CR, as an input signal. First of all, the current integrator generates an analog voltage according to the duty cycle ratio of the clock CR while the control signal CLKI is high. Then, the voltage comparator determines from the result of the current integrator at the rising edge of the control signal CLKC whether the duty cycle ratio of the clock CR is above or below 50%. The result of the voltage comparator is supplied to the counter, and the counter generates the control signal DEL\_CONT[2:0] of the ALDE. The current integrator is reset to measure the duty cycle ratio of the updated
clock CR when the control signals CLKC and CLKR are both high. The control signal generator generates the synchronization signals CLKI, CLKC, and CLKR for the DDTJC using the clock CR as an input signal.

![Block diagram of MIPI C-PHY receiver with ALDE.](image1)

**Figure 8.** Block diagram of MIPI C-PHY receiver with ALDE.

![Data-dependent time jitter corrector: (a) Block diagram; (b) Time diagram.](image2)

**Figure 9.** Data-dependent time jitter corrector: (a) Block diagram; (b) Time diagram.

Figure 10 shows a circuit diagram and operation of the current integrator [15,16]. The current integration is performed by charging the charges to two MOSCAPs of the output nodes $V_{OP}$ and $V_{OM}$ according to the voltage level of the clock CR when the signal CLKI is high. While the clock CR is high, the output node $V_{OP}$ is charged with a slope of four times that of the output node $V_{OM}$. For this, the $W/L$ of $M_{B1}$ is designed to be four times larger than that of $M_{B2}$, as shown in Figure 10a. The integrated output voltages are held when the signal CLKI becomes low. The reset of the current integrator is performed using the signals CLKC and CLKR to minimize switching noise generation. Figure 10b shows
that the differential output \((V_{\text{OP}} - V_{\text{OM}})\) of the current integrator outputs a positive value when the duty cycle ratio of the clock CR is greater than 50%. Conversely, for the clock CR with a duty cycle ratio of less than 50%, the differential output of the current integrator generator is negative, as shown in Figure 10c.

Figure 10. Current integrator: (a) Circuit diagram; (b) Output waveforms for CR with duty cycle ratio greater than 50%; (c) Output waveforms for CR with duty cycle ratio less than 50%.

Figure 11 shows the simulation results for the operation of the ALDE when the pre-determined data shown in Figure 4 are supplied to the MIPI C-PHY receiver for the proposed adaptive level-dependent equalization. This simulation was performed at a symbol rate of 3 Gsymbol/s/lane while using transmitter and receiver circuits that support the MIPI C-PHY V1.1 specification. In addition, the pre-determined data generated by the MIPI C-PHY transmitter was transmitted to the MIPI C-PHY receiver through an 80 cm-long FR-4 channel. As the proposed adaptive level-dependent equalization was performed, the output code of the DDTJC, DEL_CONT\[2:0\], was increased to converge the differential output voltage of the current integrator to zero, as shown in Figure 11a. Actually, Figs. 11b and c show that the differential output voltage of the current integrator decreased from +37.1 mV in PART A to approximately 0 mV in PART B. Furthermore, the duty cycle ratio of the recovered clock CR improved from 53.35% to 49.25%.
The proposed ALDE was evaluated through simulation for arbitrary input data that met the MIPI C-PHY V1.1 specification. This improved the peak-to-peak time jitters of the received data $AB_{\text{OUT}}$ and recovered clock $CR$ from 77.7 ps and 50.5 ps to 60.4 ps and 34.3 ps, respectively, as shown in Figure 12. This simulation was also performed under the same conditions as the simulation in Figure 11.

Figure 12. Simulation results of ALDE for random data: (a) $AB_{\text{OUT}}$ and $CR$ without adaptive level-dependent equalization; (b) $AB_{\text{OUT}}$ and $CR$ with adaptive level-dependent equalization.

4. Implementation and Measurement Results of Proposed MIPI C-PHY Receiver

The proposed receiver chip supporting the MIPI C-PHY version 1.1 specification was implemented using a 65 nm CMOS process with a 1.2 V supply. The total MIPI C-PHY receiver chip area, including three data lanes and parallel output drivers, was $3 \times 3$ mm and each data lane occupied an area of $0.097$ mm$^2$, as shown in Figure 13. The power consumption of three data lanes was 14.7 mW when the MIPI C-PHY receiver was operated at a symbol rate of 3.0 Gsymbol/s/lane in an 80 cm-long FR-4 channel. The implemented MIPI C-PHY receiver had an energy-per-bit of 2.15 pJ/bit. The MIPI C-PHY transmitter shown in Figure 5 and phase-locked loop (PLL) were implemented together in the MIPI C-PHY receiver chip to generate MIPI C-PHY data as a test block for evaluation of the proposed MIPI C-PHY receiver chip. For this, the MIPI C-PHY transmitter included the pre-determined data generator.
Figure 14 shows the test environment for evaluation of the implemented MIPI C-PHY receiver chip. First of all, the pattern generator supplied the Flip[6:0], Rotate[6:0], and Polarity[6:0] to the MIPI C-PHY transmitter board so that the MIPI C-PHY transmitter chip generated MIPI C-PHY signals with three voltage levels. Actually, the MIPI C-PHY transmitter and PLL implemented in the MIPI C-PHY receiver chip were operated as the MIPI C-PHY transmitter chip on the MIPI C-PHY transmitter board. The MIPI C-PHY transmitter chip supplied the data for normal operation and the pre-determined data for the optimization of the adaptive level-dependent equalization to the proposed MIPI receiver test board. The function of the implemented MIPI C-PHY receiver chip was verified by measuring the synchronization word generated from the reception of the seed word and by comparing the parallel input data of the MIPI C-PHY transmitter board and the parallel output data of the MIPI C-PHY receiver board. According to the MIPI C-PHY specification V1.1, the synchronous word is generated when the Flip[6:0] are 7b’0000110, 7b’1xxxxx1, and 7b’1xxxxx1, respectively, where “x” means “do not care”. Furthermore, the PO_LANE[16:0] is determined as [1, 0, 0, 1, 0, 0, 0, 6, 0, 6, 0, 5, 4, 0, 4, 5, 3, 0, 3, 0] by the mapper and de-mapper of the MIPI C-PHY when the PO_LANE[16:0] is between 0xc800 to 0xcbff and the Flip[6:0] is 7b’000010. Figure 15a shows the signals transmitted by the MIPI C-PHY transmitter chip for functional evaluation of the MIPI C-PHY receiver chip. The synchronization word in the MIPI C-PHY receiver chip was activated with all data of the Flip[6:2] set to high. The data streams of the Rotate[3] and Polarity[0], 0000010101110101 and 1111011010001010, were acquired as the signals of the PO_LANE1[3] and PO_LANE1[0], respectively, as shown in Figure 15b. Furthermore, the operation of the frame clock generator that generates the clock CLKF through frequency division of 3.5 from the recovered clock was also verified by measuring the frequency of the clock CLKF. When this experiment was performed at a symbol rate of 3.0 Gsymbol/s, the measured frequency of the clock CLKF was 428.571 MHz.
Figure 14. Test environment for evaluation of MIPI C-PHY receiver chip.

Figure 15. Measurement results for function evaluation of MIPI C-PHY receiver chip: (a) Data supplied from MIPI C-PHY transmitter chip; (b) Output data of MIPI C-PHY receiver chip.

Figure 16a shows the pre-determined data transmitted from the MIPI C-PHY transmitter chip for the proposed adaptive level-dependent equalization. The measured waveforms had a symbol rate of 2.5 Gsymbol/s/lane and the same pattern of the pre-determined data shown in Figure 4. Figure 16b shows the differential output eye diagram of the MIPI C-PHY transmitter for evaluation of the MIPI C-PHY receiver chip. The MIPI C-PHY transmitter was operated at a symbol rate of 3 Gsymbol/s/lane when its supply was 500 mV on a four-inch FR-4 printed circuit board. The transmitted data had a peak-to-peak time jitter of 92 ps at the zero crossing point.

Figure 17 shows the eye diagrams measured by the loopback test on the output signals of the C-PHY RX w/ALDE including Clock Recovery. These eye diagrams were
measured by supplying the three signals with a symbol rate of 3 Gsymbol/s/lane, shown in Figure 16b, from the MIPI C-PHY transmitter chip to the MIPI C-PHY receiver chip. When the proposed ALDE was not in operation, the peak-to-peak time jitters ($\Delta t_{pk-to-pk}$) of the received data and recovered clock were measured to be approximately 141 ps and 96 ps, respectively, as shown in Figure 17a,b. The proposed high-speed receiver with ALDE improved the peak-to-peak time jitters of the received data and recovered clock to 129 ps and 62 ps, respectively, as shown in Figure 17c,d. In this experiment, the improvement of the time jitter of the recovered clock was greater than that of the received data. It was judged that the signal integrity of the received data, which is a random signal, deteriorated compared to that of the recovered clock, which is a toggle signal, by the output driver of the loopback test. Although the improvement of the time jitter for the received data was not significant, the proposed ALDE resulted in the received data and the recovered clock having a bi-modal distribution and a normal Gaussian distribution, respectively. Thus, the peak-to-peak time jitter of the recovered clock was improved by 35.4%. In addition, the duty cycle ratio of the recovered clock was improved from 42.8% to 48.3% by applying the proposed ALDE.

Figure 17. Measured eye diagrams of received data and recovered clock: (a) Received data without ALDE; (b) Recovered clock without ALDE; (c) Received data with ALDE; (d) Recovered clock without ALDE.

Figure 18 shows the performances of the recovered clock measured according to the digital control code for the ALDE, DEL_CONT[2:0]. These measurements were performed at a symbol rate of 2.5 Gsymbol/s/lane. When the DEL_CONT[2:0] was 3b’000, the recovered clock had a bimodal distribution and a duty cycle ratio ranging from 48% to 56%, as shown in Figure 18a. Due to this, it had a large peak-to-peak time jitter of 138.8ps. As the DEL_CONT[2:0] increased, the recovered clock had a normal Gaussian distribution, and its duty cycle ratio and time jitter were improved, as shown in Figure 18a–c. The proposed ALDE optimized the performance of the recovered clock by setting the DEL_CONT[2:0] to
Table 1 shows that the proposed receiver chip fully supports the MIPI C-PHY V1.1 specification with performances comparable to previous studies.

Figure 18. Recovered clock measured according to DEC_CODE[2:0]: (a) DEC_CODE[2:0] = 3b’000; (b) DEC_CODE[2:0] = 3b’101; (c) DEC_CODE[2:0] = 3b’110; (d) DEC_CODE[2:0] = 3b’111.

| Reference | ISSCC’17 [7] | JSID’20 [17] | This Work |
|-----------|--------------|--------------|-----------|
| Application | Memory interface | MIPI D-/C-PHY | MIPI C-PHY V1.1 |
| Technology | 65 nm CMOS | 28 nm CMOS | 65 nm CMOS |
| Supply | 1.0 V | 1.0 V | 1.2 V |
| Operation mode | Receiver | Receiver | Receiver |
| Data rate per lane | 6.85 Gsymbol/s (15.62 Gb/s) | 2.2 Gsymbol/s (5.02 Gb/s) | 3.0 Gsymbol/s (6.84 Gb/s) |
| Function blocks for HS mode | Receiver | Clock recovery | Receiver |
| | | Symbol decoder | Clock recovery |
| | | Deserializer | Symbol decoder |
| | | Parallel transmitter | De-mapper |
| **LP mode** | **No** | **Yes** | **Yes** |
| Channel for measurement | 4 cm FR4 | 15.24 cm PCB | 10.16 cm FR4 |
| Eye opening | w/o Eq. | closed | - |
| of data | w/ Eq. | 0.51 UI | 0.61 UI |
| Δtpk-to-tpk of recovered clock | w/o Eq. | N/A | 96 ps |
| Power per lane | - | 1.96 ps | 2.15 mW/Gb/s |
| [mW/Gb/s] | 0.22 | ≈1.06 | 0.54 |

1 values for receiver circuit only.
5. Conclusions

The 3.0 Gsymbol/s/lane receiver with ALDE was proposed and implemented to support the MIPI C-PHY version 1.1 specification for CMOS image sensor interface applications. The proposed ALDE improved the signal integrity of the received data and recovered clock by adjusting the duty cycle ratio of the clock recovered from the received data to 50%. Additionally, the pre-determined data transmitted from the MIPI C-PHY transmitter was proposed to perform adaptive level-dependent equalization. The area and power consumption of one lane for the MIPI C-PHY receiver were 0.097 mm² and 4.9 mW/Gsymbol/s/lane, respectively. By applying the proposed high-speed receiver with ALDE, the time jitters of the received data and recovered clock had a bi-modal distribution and a normal Gaussian distribution, respectively. Thus, the peak-to-peak time jitter and duty cycle ratio of the recovered clock were improved by 35.4% and 5.5%, respectively.

Author Contributions: Conceptualization, S.C. and Y.-C.J.; Design, implementation, and measurement, S.C. and C.S.; Writing and editing, all authors; Supervision, Y.-C.J.; Funding acquisition, Y.-C.J. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the Priority Research Centers Program (2018R1A6A1A03024003) through the NRF funded by the Ministry of Education, the Grand Information Technology Research Center Program (IITP-2020-2020-0-01612) through the IITP funded by the MSIT, and the HRD Program for Industrial Innovation through the KIAT grant funded by the MOTIE (P0017011), Korea.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Acknowledgments: The authors would like to thank the IC Design Education Center in Korea for supporting the EDA tools.

Conflicts of Interest: The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript, or in the decision to publish the results.

References

1. Suzuki, A.; Shimamura, N.; Kainuma, T.; Kawazu, N.; Okada, C.; Oka, T.; Koiso, K.; Masagaki, A.; Yagasaki, Y.; Gono, S.; et al. A 1/1.7-inch 20Mpixel Back-Illuminated Stacked CMOS Image Sensor for New Imaging Applications. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 22–26 February 2015; pp. 110–111.
2. Kim, S.-H.; Shin, H.; Jeong, Y.; Lee, J.-H.; Choi, J.; Chun, J.-H. A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems. Sensors 2018, 18, 2709. [CrossRef] [PubMed]
3. Jung, Y.J.; Venezia, V.C.; Lee, S.; Ai, C.Y.; Zhu, Y.; Yeung, K.W.; Park, G.; Choi, W.; Lin, Z.; Yang, W.-Z.; et al. A 64M CMOS Image Sensor using 0.7um pixel with high FWC and switchable conversion. In Proceedings of the 2020 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 12–18 December 2020; pp. 335–338.
4. Park, J.; Park, S.; Cho, K.; Lee, T.; Lee, C.; Kim, D.; Lee, B.; Kim, S.; Ji, H.-C.; Im, D.; et al. 1/2.74-inch 32Mpixel-Prototype CMOS Image Sensor with 0.64μ m Unit Pixels Separated by Full-Depth Deep-Trench Isolation. In Proceedings of the 2021 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 13–22 February 2021; pp. 112–113.
5. MIPI Alliance. MIPI Alliance Specification for D-PHY, Version 2.0. November 2015. Available online: https://www.mipi.org/specifications/d-phy (accessed on 23 November 2015).
6. MIPI Alliance. MIPI Alliance Specification for C-PHY, Version 1.1. October 2015. Available online: https://www.mipi.org/specifications/c-phy (accessed on 7 October 2015).
7. Choi, W.; Kim, T.; Shim, J.; Kim, H.; Han, G.; Chae, Y. A 1V 7.8mW 15.6Gb/s C-PHY transceiver using tri-level signaling for post-LPDDR4. In Proceedings of the 2017 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 5–9 February 2017; pp. 402–403.
8. Lee, P.-H.; Jang, Y.-C. A 20-Gb/s Receiver Bridge Chip with Auto-Skew Calibration for MIPI D-PHY Interface. IEEE Trans. Consumer Electron. 2019, 65, 484–492. [CrossRef]
9. Kim, W.; Lee, M. A 92-μW/Gbps Self-Biased SLVS Receiver for MIPI D-PHY Applications. IEEE Trans. Circuits Syst. II Express Briefs (Early Access) 2021. [CrossRef]
10. Lancheres, P.; Hafed, M. The MIPI C-PHY Standard: A Generalized Multi-conductor Signaling Scheme. *IEEE Solid-State Circuits Mag.* 2019, 11, 69–77. [CrossRef]

11. Poulton, J.W.; Wilson, J.M.; Turner, W.J.; Zimmer, B.; Chen, X.; Kudva, S.S.; Song, S.; Tell, S.G.; Nedovic, N.; Zhao, W.; et al. A 1.17 pJ/b 25 Gb/s/pin Ground-Referenced Single-Ended Serial Link for Off- and On-Package Communication in 16nm CMOS Using a Process- and Temperature-Adaptive Voltage Regulator. *IEEE J. Solid-State Circuits* 2019, 54, 43–54. [CrossRef]

12. Chen, Y.; Mak, P.-I.; Wang, Y. A Highly-Scalable Analog Equalizer Using a Tunable and Current-Reusable Active Inductor for 10-Gb/s I/O Links. *IEEE Trans. Very Large Integr. Syst.* 2015, 23, 978–982. [CrossRef]

13. Lee, P.-H.; Jang, Y.-C. A 6.84 Gbps/lane MIPI C-PHY Transceiver Bridge Chip with Level-Dependent Equalization. *IEEE Trans. Circuits Syst. II Express Briefs* 2020, 67, 2672–2676. [CrossRef]

14. Choi, S. 3-GSymbol/s/lane MIPI C-PHY Receiver with Reduction of Channel Mismatch and Data-dependent Time Jitter. Master’s Thesis, Kumoh National Institute of Technology, Gumi, Korea, December 2019.

15. Sidiropoulos, S.; Horowitz, M. A 700-Mb/s/pin CMOS signaling interface using current integrating receivers. *IEEE J. Solid-State Circuits* 1997, 32, 681–690. [CrossRef]

16. Jang, Y.-C.; Bae, J.-H.; Park, H.-J. A Digital CMOS PWCL with Fixed-Delay Rising Edge and Digital Stability Control. *IEEE Trans. Circuits Syst. II Express Briefs* 2006, 53, 1063–1067. [CrossRef]

17. Kim, T.-J.; Hwang, J.-I.; Lee, S.; Chun, S.; Ryu, S.-Y.; Lee, S.-J.; Cho, H.; Tak, W.; Kim, Y.-J.; Lee, H.; et al. A 14-Gb/s dual-mode receiver with MIPI D-PHY and C-PHY interfaces for mobile display drivers. *J. Soc. Inf. Display* 2020, 28, 535–547. [CrossRef]