High Speed Back-Bias Voltage (VBB) Generator with Improved Pumping Current

Taegun Yim, Choongkeun Lee and Hongil Yoon *

School of Electrical and Electronic Engineering, Yonsei University, Seoul 03722, Korea; ytg321@yonsei.ac.kr (T.Y.); ck0715@yonsei.ac.kr (C.L.)
* Correspondence: hyoon@yonsei.ac.kr; Tel.: +82-02-2123-5766

Received: 30 September 2020; Accepted: 30 October 2020; Published: 3 November 2020

Abstract: Due to the advance of dynamic random access memory (DRAM) technologies with the steadfast increase of density with aggressively scaled storage capacitors, the supply voltage has been lowered to under 1 V to reduce power consumption. The above progress has been accompanied by the increasingly difficult task of sensing cell data reliably. One of the essential methods to preserve sustainable data retention characteristic is to curtail the sub-threshold leakage current by using a negative voltage bias for the bulk of access transistors. This negative back-bias is generated by a back-bias voltage generator. This paper proposes a novel high-speed back-bias voltage (VBB) generator with a cross-coupled hybrid pumping scheme. The conventional circuit uses one fixed voltage to control the gates of discharge of the p-channel metal oxide semiconductor (PMOS) and transfer n-channel metal oxide semiconductor (NMOS), respectively. However, the proposed circuit adds an auxiliary pump, thereby able to control more aptly with a lower negative voltage when discharging and a higher positive voltage when transferring. As a result, the proposed circuit achieves a faster pump-down speed and higher pumping current at a lower supply voltage compared to conventional circuits. The H-simulation program with integrated circuit emphasis (HSPICE) simulation results with the Taiwan semiconductor manufacturing company (TSMC) 0.18 um process technology indicates that the proposed circuit has about a 20% faster pump-down speed at a supply voltage of voltage common collector (VCC) = 1.2 V and about 3% higher pumping current at VBB from −0.6 V to −1 V with the ability to generate a near 3% higher ratio of |VBB|/VCC at VCC = 0.6 V compared to conventional circuits. Hence, the proposed circuit is extremely suitable and promising for future low-power and high-performance DRAM applications.

Keywords: charge pump; low-voltage generator; DRAM circuit; NEGATIVE voltage generator; back-bias voltage (VBB) generator

1. Introduction

As semiconductor technology advances rapidly, dynamic random access memory (DRAM) density is escalating aggressively. The DRAM storage capacitor retaining data is getting smaller, and it is becoming increasingly difficult to sense the data reliably with very small charges in the storage node. To tackle this issue, the cell sub-threshold leakage current in DRAM depicted in Figure 1 should be eradicated or maintained at the very minimum to ensure long-cycled, power-saving operations in DRAM. To serve this purpose, back-bias voltage (VBB) generation technique has been used in high density DRAM technology. With back-bias voltage, the junction capacitance is reduced, cut-off characteristics of the access transistors are improved, and the device isolation and latch-up endurance are enhanced [1–4]. A back-bias voltage generator with a faster speed and improved current drivability is needed for future DRAM technology [5,6]. Based on the previously researched VBB generator circuits in which a cross-coupled hybrid pumping circuit with auxiliary pump [2,5,7] is used to make the circuits operate at high-speed and without threshold voltage loss, our work also adapts this cross-coupled
hybrid pumping circuit structure. However, different from previous works [2,5,7], the proposed circuit adds an auxiliary pumping unit to control the gates of discharge PMOS and transfer NMOS, respectively, with a lower negative voltage when discharging and a higher positive voltage when transferring. This scheme makes the back-bias voltage generator achieve the target voltage faster and sustain the higher pumping current especially under very low VBB voltage conditions. The three conventional circuits are introduced and discussed in Section 2. The structure and operation of the proposed circuit is discussed in Section 3. The H-simulation program with integrated circuit emphasis (HSPICE) simulation results are presented in Section 4 with the performance attributes of the pump-down speed, the |VBB|/VCC ratio, and the pumping current as a function of VBB. Finally, the conclusion is made in Section 5.

![Figure 1. A subthreshold leakage current in the dynamic random access memory (DRAM) access transistor.](image)

2. Conventional VBB Generation Circuits

2.1. Conventional Cross-Coupled Hybrid Pumping Circuit (Conv 1)

To produce a negatively biased voltage, VBB generator circuits in various structures using a NMOS system or a PMOS system with a hybrid pumping circuit (HPC) have been proposed. However, there still have been problems of sacrificial threshold voltage loss of NMOS and PMOS transistors, respectively. Also, these problems cause reductions in the pump-down speed and the efficiency of the circuits [8,9]. To overcome these shortcomings, a cross-coupled configuration with origin in the voltage doubler [10] was applied in the cross-coupled hybrid pumping circuit 1 (CHPC1) [2]. This circuit which is to be referred to as Conv 1 in this paper is depicted in Figure 2. Conv 1 consists of two pumping capacitors, one load capacitor, four transistors, and two anti-phase clock signals. The four transistors include the transfer transistors (MN1 and MN2) and the discharge transistors (MP1 and MP2). The transfer transistors clamp the nodes between the node NVBB and the node N1 or N2. The discharge transistors discharge the charges from the nodes N1 and N2. The gates of MN1 and MP1 are controlled by N2 and the gates of MN2 and MP2 are controlled by N1. The sequential operation for Conv 1 is described in Table 1. In the first phase, the initial voltage at N2 (V_{N2}) is initially as high as the supply voltage VCC because of the capacitive coupling from the capacitor C2. The voltage on the gate of MP2 is 0 V because of capacitive coupling, so MP2 is turned on and the voltage of the node N2 is [V_{tp}−VCC] in which V_{tp} is its threshold voltage. In the second phase, the voltage of the node N2 is |Vtp|−VCC and develops at the gate of MP1.
When MN1 or MN2 turns on, clamping the node NVBB, reverse charge sharing from the
node NVBB to the node N1 or N2 occurs. This reverse charge sharing affects the controlling voltages
at the gate of MP1 or MP2. So the pump-down speed, the pumping current, and the efficiency are
reduced.

2.2. Conventional Cross-Coupled Hybrid Pumping Circuit (Conv 2)

Another back-bias voltage generator is the cross-coupled hybrid pumping circuit 2 (CHPC2) and
this circuit is now referred to as Conv 2 [5]. Conv 2 is depicted in Figure 3. It also inherits the
cross-coupled structure like Conv 1. Conv 2 consists of four pumping capacitors, six transistors, and two
anti-phase clock signals. Two NMOS transistors, MN1 and MN2, are transfer transistors, and two
PMOS transistors, MP1 and MP2, are discharge transistors. Two PMOS transistors, MP3 and MP4,
compose an auxiliary pump unit. To solve the reverse charge sharing problem posed for Conv 1, Conv
2 uses the scheme that isolates the node, and clamps the node NVBB to the other node that controls the
gate of the discharge transistors. Without any charge sharing problem, the voltages of the nodes N3 and
N4 supply –VCC for the gates of MP1 and MP2 in order to discharge the nodes N1 and N2. Also 0 V
at the gates of MN1 and MN2 clamps the node NVBB to the node N1 or N2, respectively. By using this
structure, Conv 2 is able to get higher pump-down speed, pumping current, and efficiency compared
to Conv 1 [5]. The sequential operation of Conv 2 is described in Table 2.

![Figure 2. Conventional cross-coupled hybrid pumping circuit (Conv 1) [2].](image)

**Table 1.** Sequential operation for the conventional circuit Conv1.

| Phase | CLK | CLKB | MP1 | MP2 | MN1 | MN2 | V_{N1} | V_{N2} |
|-------|-----|------|-----|-----|-----|-----|-------|-------|
| 1     | High| Low  | Off | On  | On  | Off | 0     | VCC   |
| 2     | Low | High | On  | Off | Off | On  | VCC - | |V_{tp}| |
| 3     | High| Low  | Off | On  | Off | On  | -VCC  | |V_{tp}| |
| 4     | Low | High | On  | Off | Off | On  | 0     | -VCC  |
| 5     | High| Low  | Off | On  | Off | On  | 0     | 0     |

With MP1 turned on, the voltage of the node N1 turns from VCC to 0 V as the charges on the
node N1 are discharged. As the voltage of the node N1 is fed into the gate of MN2, MN2 turns on
and clamps the node N2 at the negative voltage for the node NVBB. In the third phase, the voltage of
the node N1 becomes –VCC from 0 V and this voltage fed into the gate of MP2 turns it on. So the
voltage at N2 becomes 0 V from |V_{tp}|. After repetition of these procedures, the voltage at the node NVBB
becomes –VCC [2]. From the cross-coupled configuration of the scheme, the threshold voltage loss
problem is solved. However, there is another problem that emerges from the cross-coupled structure.
When MN1 or MN2 turns on, clamping the node NVBB, reverse charge sharing from the node NVBB to
the node N1 or N2 occurs. This reverse charge sharing affects the controlling voltages at the gate of
MP1 or MP2. So the pump-down speed, the pumping current, and the efficiency are reduced.
2.3. Conventional Cross-Coupled Hybrid Pumping Circuit Using the Auxiliary Pump (Conv 3)

Conv 2 is very useful in generating the negative voltage. However, when Conv 2 operates in sub-1-V regime, the pumping current through the transfer transistors is decreased. To overcome this problem, a cross-coupled hybrid pumping circuit using the auxiliary pump unit was introduced [7] and this circuit is referred to as Conv 3. Conv 3 is depicted in Figure 4. Conv 3 consists of six pumping capacitors, ten transistors, and two anti-phase clock signals. Two NMOS transistors, MT1 and MT2, are the transfer transistors, four PMOS transistors, MP1, MP2, MA1, and MA2, are the discharge transistors, and two PMOS transistors, MA3 and MA4, compose the auxiliary pump unit. Different from Conv 2, to obtain larger pumping current via transfer transistors, the nodes that were used to simultaneously control the gate of discharge transistor and transfer transistor are detached. The voltages at the nodes N5 and N6 are higher than the negative voltage of the other nodes. The higher voltage at node N5 or N6 turns MT1 or MT2 on, respectively. By using this scheme, Conv 3 is able to generate a larger pumping current in the transfer transistors compared to the other conventional schemes. Therefore, Conv 3 has the ability to reach $-V_{CC}$ faster [7]. The sequential operation of Conv 3 is described in Table 3.
The proposed circuit is characterized by generating more suitable voltages to control the gates of the transfer transistors. Two PMOS transistors, MP7 and MP8, comprise an auxiliary pump unit. Two PMOS transistors, MP5 and MP6, are clamped between the nodes N3 and N5 and between nodes N4 and N6, respectively. Four PMOS transistors, MP1, MP2, MP3, and MP4, are the discharge transistors.

3. Proposed Cross-Coupled Hybrid Pumping Circuit

There are two main objectives in rendering the VBB generator effective. The first is that the node voltage clamping the node NVBB via transfer transistors should be dropped from VCC to 0 V as quickly as possible. Then after repeated clock phasing, the voltage of the node that clamps the node NVBB is able to attain the full -VCC level in a short time. That is consistent with the pump-down speed. The second is that a higher voltage level should control the gates of the transfer transistors in order to make the large pumping current via transfer transistors. These issues are addressed by the proposed circuit which is depicted in Figure 5. The proposed VBB generator consists of six pumping capacitors, eight transistors, and two anti-phase clock signals. Two NMOS transistors, MN1 and MN2, are the transfer transistors. Four PMOS transistors, MP1, MP2, MP3, and MP4, are the discharge transistors. Two PMOS transistors, MP7 and MP8, comprise an auxiliary pump unit. Two PMOS transistors, MP5 and MP6, are clamped between the nodes N3 and N5 and between nodes N4 and N6, respectively. The proposed circuit is characterized by generating more suitable voltages to control the gates of the discharge transistors and transfer transistors with lower negative voltage when discharging and higher positive voltage when transferring. To achieve this characteristic, the structure of the proposed circuit detaches the nodes to control the gates of the discharge transistors (MP1, MP2) and transfer transistors (MN1, MN2), respectively. The sequential operation is described in Table 4. Opposite polarities are preserved in the signals CLK and CLKB, MP1 and MP2, MP3 and MP4, MP5 and MP6, MP7 and MP8.
and MN1 and MN2. In phase 1, charges flow from node N3 to the ground and from node N5 via MP3 and MP5. The voltage at node N5 gets a higher voltage level A from 0 V to the charges flowing from node N3. Also, the voltage at node N6 changes from VCC to \( |V_{tp}| + C \) that is lower than 0 V as node N4 is clamped to node N6. However, due to the voltage at node N5, MP4 also turns on, so the voltage at node N4 is clamped not only to the negative voltage node N5 but also to the ground via MP3 and to the negative voltage \( |V_{tp}| + C \) that is lower than 0 V by C. There is no risk that MP2 turns on when CLKB is ‘High’ because the voltage at node N6 rises to \( |V_{tp}| + C \) from 0 V and it clamps to the ground via MP8 and also node N4 via MP6. The voltage of node N3 then turns from \( |V_{tp}| + B \) to the negative voltage \( -C \) that is lower than 0 V as node N4 is clamped to node N6. However, due to the voltage at node N5.

| Phase | CLK | MP1 | MP3 | MP5 | MP7 | MN1 | Vn1 | Vn2 | Vn3 | Vn4 | Vn5 | Vn6 |
|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1     | High | Off | On  | On  | Off | On  | 0   | VCC | VCC | 0   | 0   | VCC |
| 2     | Low  | On  | Off | Off | On  | VCC | \( |V_{tp}| - VCC \) | \( |V_{tp}| - VCC \) | VCC | A + VCC | A + VCC | \( |V_{tp}| - VCC \) |
| 3     | High | Off | On  | Off | Off | On  | \( -VCC \) | \( |V_{tp}| - VCC \) | \( |V_{tp}| + B \) | \( -C \) | \( A + VCC + C \) | \( |V_{tp}| + C \) |
| 4     | Low  | On  | Off | Off | Off | 0   | \( -VCC \) | \( -C \) | \( -C - VCC \) | \( A - B + VCC \) | \( |V_{tp}| + C \) |
| 5     | High | Off | On  | Off | On  | Off | \( -VCC \) | \( -C \) | \( -C - VCC \) | \( A - B \) | \( |V_{tp}| + C \) |

Table 4. Sequential operation of the proposed circuit.

In phase 2, when CLK is ‘Low’ and CLKB is ‘High’, the voltage at node N4 changes from VCC to voltage level \( -C \) that is lower than 0 V as node N4 is clamped to node N6. However, due to the voltage at node N3, MP4 also turns on, so the voltage at node N4 clamps not only to the negative voltage at node N6 but also to the ground via MP4. Due to this scheme, the voltage at node N4 is smaller than 0 V by C. There is no risk that MP2 turns on when CLKB is ‘High’ because the voltage at the transfer node N2 operates with the anti-phase clock with node N4. In phase 3, when CLK is ‘High’ and CLKB is ‘Low’, as the voltage at node N4 is \( C - VCC \), the charges of node N2 are discharged faster than the conventional circuits that use \( -VCC \) to activate the discharge transistors. The voltage at node N6 rises to \( V_{tp} + C \) from 0 V and it clamps to the ground via MP8 and also node N4 via MP6. The voltage of node N3 then turns from \( |V_{tp}| + B \) to the negative voltage \( -C \) because it is clamped to the ground via MP3 and to the negative voltage node N5. As the function of the voltage difference between the drain and source of the transistor, the charges on node N6 are not discharged via MP8 but flow into node N4 via MP6. With repeated operations, some charges in node N4 flow into node N6 again, so that the voltage at node N6 is able to maintain the voltage level at a value greater than 0 V when CLK is ‘High’. Anti-phasing clocks are applied in the symmetric branches in the proposed circuit. The resulting voltage difference between N3 and N4 and between N5 and N6 is VCC. As a function of the supply voltage VCC, the voltage levels...
of A, B, and C are determined. The characteristic of this scheme aptly provides a lower negative voltage when discharging and a higher positive voltage when transferring, and the proposed circuit achieves the faster pump-down speed and the higher pumping current at lower supply voltages.

4. Experiment Results

The experiment results are shown in Figures 6–8, in which the pump-down speed, the $|V_{BB}|/V_{CC}$ ratio, and the pumping current are compared among different schemes. The HSPICE simulations were performed with the Taiwan semiconductor manufacturing company (TSMC) 0.18 μm process technology. The simulation conditions are $V_{CC} = 1.2$ V, $C_{PUMP} = 1$ nF each, $C_{LOAD} = 10$ nF, $f_{PUMP} = 10$ MHz, and $|I_{BB}| = 10$ μA, where $C_{PUMP}$, $C_{LOAD}$, $f_{PUMP}$, and $|I_{BB}|$ denote the pumping capacitance, the load capacitance, the pumping frequency, and the load current, respectively.

![Figure 6. Pump-down speed.](image-url)

![Figure 7. $|V_{BB}|/V_{CC}$ ratio.](image-url)
4.3. Pumping Current

Figure 8 indicates the pumping current as a function of the VBB voltage. The conditions of the simulation are the same without the load voltage in order to measure the pumping current flowing into the circuit. As the voltage at the node \( V_{\text{BB}} \) becomes lower, the pumping current reduces as the VBB generator can transfer fewer charges to reach the target voltage. While Conv 3 shows the best pumping current at \( V_{\text{BB}} = 0 \) V, the proposed circuit shows the highest pumping current beyond \(-0.6\) V [3,11].

5. Conclusions

In this paper, a novel high-speed back-bias generator with a cross-coupled hybrid pumping scheme is proposed. Different from previous circuits, the new structure adds an auxiliary charge pump to obtain a higher pumping current and to be able to discharge with a greater efficiency using more suitable control voltages. This circuit exhibits the fastest pump-down speed, higher \(|V_{\text{BB}}|/V_{\text{CC}}\) ratio, and higher pumping current at very low voltage conditions compared to all prior VBB generator circuits. Moreover, the proposed circuit reaches a \(|V_{\text{BB}}|/V_{\text{CC}}\) ratio of 84.3% at the supply voltage of \( V_{\text{CC}} = 0.6 \) V. From its capability to operate efficiently at very low voltage conditions, the proposed VBB circuit structure is quite suitable for future low-power and high-performance DRAM applications.
Author Contributions: Conceptualization, T.Y.; Project administration, H.Y.; Writing—original draft, T.Y.; Writing—review and editing, T.Y., C.L. and H.Y. All authors have read and agreed to the published version of the manuscript.

Funding: This work was funded by the Ministry of Trade, Industry and Energy under Grant 10067813 and by the Korea Semiconductor Research Consortium Support Program for the Development of the Future Semiconductor Device.

Acknowledgments: This work was supported by Samsung Electronics, and the EDA tools were supported by the IC Design Education Center (IDEC), Korea.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Nakagome, Y.; Kawamoto, Y.; Tanaka, H.; Takeuchi, K.; Kume, E.; Watanabe, Y.; Kaga, T.; Murai, F.; Izawa, R.; Hisamoto, D.; et al. A 1.5 V circuit technology for 64 Mb DRAMs. In Proceedings of the Digest of Technical Papers, 1990 Symposium on VLSI Circuits, Honolulu, HI, USA, 7–9 June 1990; pp. 17–18.
2. Min, K.S.; Jin, K.W.; Kim, J.B. A high-efficiency back-bias generator with cross-coupled hybrid pumping circuit for sub-1.5 v DRAM applications. In Proceedings of the European Solid State Circuits and Devices Conference, Stockholm, Sweden, 19–21 September 2000.
3. Tsukikawa, Y.; Okasaka, Y.; Furutani, K.; Kajimoto, T.; Morooka, Y.; Miyamoto, H.; Ozaki, H. An efficient back-bias generator with hybrid pumping circuit for 1.5-V DRAMs. IEEE J. Solid State Circuits 1994, 29, 534–538. [CrossRef]
4. Kim, Y.-H.; Sim, J.-Y.; Park, H.-J.; Doh, J.-I.; Park, K.-W.; Chung, H.-W.; Oh, J.-H.; Oh, C.-S.; Ahn, S.-H. Analysis and prevention of DRAM latch-up during power-on. IEEE J. Solid State Circuits 1997, 32, 79–85. [CrossRef]
5. Min, K.S.; Chung, J.Y. A fast pump-down VBB generator for sub-1.5-V DRAMs. JSSC 2001, 36, 1154–1157.
6. Takashima, D.; Watanabe, S.; Nakano, H.; Owak, Y.; Ohuchi, K.; Tango, H. Standby/active mode logic for sub-1-V operating ULSI memory. IEEE J. Solid State Circuits 1994, 29, 441–447. [CrossRef]
7. Min, K.-S.; Kim, Y.-H.; Kim, D.; Kim, D.M.; Cho, S.-I.; Ahn, J.-H.; Chung, J.-Y. An 80% larger-current-output negative CMOS charge pump with 10% area penalty for sub-1-V-VCC negative-word-line DRAMs. Curr. Appl. Phys. 2003, 3, 507–510. [CrossRef]
8. Sato, K.; Kawamoto, H.; Yanagisawa, K.; Matsumoto, T.; Shimizu, S.; Hori, R. 20NS Static column 1mb dram in CMOS technology. In Proceedings of the international Solid-State Circuits Conference, New York, NY, USA, 13–15 February 1985.
9. Kim, Y.H.; Park, H.J.; Sohn, J.D.; Choi, J.S.; Park, C.S.; Ahn, S.H.; Jeong, J.Y. Two-phase back-bias generator for low-voltage gigabit DRAMs. Electron. Lett. 1998, 34, 1831–1833. [CrossRef]
10. Cho, T.B.; Gray, P.R. A 10-bit, 20-MS/s, 35-mW pipeline A/D converter. In Proceedings of the IEEE Custom Integrated Circuits Conference CICC’94, San Diego, CA, USA, 1–4 May 1994.
11. Favrat, P.; Deval, P.; Declercq, M.J. A high-efficiency CMOS voltage doubler. IEEE J. Solid State Circuits 1998, 33, 410–416. [CrossRef]

Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).