A Novel Low-Power CMOS Operational Amplifier with High Slew Rate and High Common-Mode Rejection Ratio

Ismail Nabhan and Moussa Abdallah
Department of Electronics Engineering, King Abdullah II School for Electrical Engineering, Princess Sumaya University for Technology, Amman Jordan

Abstract: Problem statement: High speed operational amplifier is always an on-going research topic since major high speed application are needed. Approach: A two-stage operational amplifier (op amp) is designed, simulated and fabricated using a UMC 0.5 µm 2P2M CMOS technology. Results: This chip includes a compensation technique to ensure stability and zero systematic input-offset-voltage. The fabricated chip achieves a 84 dB open loop gain, a 24 V µS⁻¹ slew rate, a 84 dB CMRR utilizing a capacitive load of 5 pF, a 30 MHz unity gain frequency and consumes 2.8 mW from a 2.5 V power supply. Conclusion: The proposed chip, which is the first available CMOS operational amplifier in Jordan as the authors are aware, is well-suited to low-voltage applications since it does not require cascade output stages.

Key words: Low-power, CMOS, operational amplifier, slew rate, CMRR

INTRODUCTION

The two-stage circuit architecture has historically been the most popular approach for both bipolar and CMOS op amps, where a complementary process that has reasonable n-type and p-type devices is available (Roberge, 1975). Although this study includes a CMOS version of a two-stage op amp, a bipolar version is similar but slightly more complicated. The two-stage op amp is characterized by its excellent performance when resistive loads need to be driven (Steininger, 1990).

In this study, a two-stage op amp with a high CMRR and a high unity gain frequency is proposed and analyzed. The proposed op amp includes three cascaded stages-two gain stages and a unity-gain output stage necessary for driving resistive loads. The proposed circuit has an open-loop gain of 84 dB, a CMRR of 84 dB, a slew rate of 24 V µS⁻¹, a unity-gain frequency of 30 MHz and consumes 2.8 mW.

MATERIALS AND METHODS

Architecture and circuit implementation: Figure 1 shows the block diagram of the proposed CMOS op amp. It consists of three cascaded stages-two gain stages and a unity-gain output stage necessary for driving resistive loads. The first gain stage is a differential-input single-ended output stage. The second gain stage is a common-source stage that has an active load. Capacitance C is included to ensure stability when the CMOS op amp is used with feedback. The third stage is a unity-gain stage utilized for driving resistive loads. The complete circuit diagram of this op amp is illustrated in Fig. 2. A brief description of the utilized circuits follows.

Fig. 1: Block diagram of the two-stage op amp

Fig. 2: Circuit diagram of the designed op amp
Differential-input first stage: The differentially input single ended output stage is formed by the p-channel MOS transistors M1 and M2, loaded in a current mirror formed by the n-channel MOS transistors M3 and M4. Utilizing the p-channel MOS input transistors for this stage is always the best choice to maximize the slew rate since p-channel MOS transistors have low mobility factors. We consider the slew rate an important feature of op amp design. Our choice of p-channel transistors in the first stage will also minimize the flicker noise. The gain of this stage can be expressed as:

\[ A_{V1} = g_{m1} \left( \frac{r_{ds}}{r_{ds}} \right) \]  

(1)

Common-source second stage: The second stage is simply a common-source gain stage with a p-channel active load M6. This stage has an n-channel input drive transistor M7. This arrangement maximizes the transconductance of the drive transistor in this stage and therefore increasing the unity-gain frequency of the op amp. Such parameters are critical when high frequency operation is desired. The gain of this stage is given by:

\[ A_{V2} = -g_{m7} \left( \frac{r_{ds}}{r_{ds}} \right) \]  

(2)

Output buffer third stage: The stage is a common-drain buffer stage. In this source follower, the source voltage follows the gate voltage of M8. As shown, the body substrate of M8 is at the same voltage as the source of M8 to eliminate the gain degradations due to the body effect. This connection also results in a smaller dc voltage drop from the gate to the source of M8, which is considered as a major limitation on the maximum positive output voltage. The gain of the source-follower stage is given by:

\[ A_{V3} = \frac{g_m}{G_L + g_m + g_{ds} + g_{ds}} \]  

(3)

Biasing circuitry: It is well known that transistor transconductance is an important parameter in op amps that must be stabilized. This stabilization can be achieved by the bias circuitry shown in Fig. 2. In this circuit, the transistor transconductances are matched to the conductance of a resistor. As a result, the transistor conductances are independent of power supply voltage as well as the process and temperature variations.

For the bias circuitry shown in Fig. 2, it is assumed that \((W/L)_{10} = (W/L)_{11}\). This results in, both sides of the circuit, have the same current due to the current-mirror pair \(M_{10}, M_{11}\). As a result, \(I_{D15}\) and \(I_{D13}\) are equal. Since \(V_{GS13} = V_{GS15} + I_{D13}R_B\), then it can be shown that:

\[ g_{m13} = \frac{2(1 - \sqrt{(W/L)_{11}/(W/L)_{13}})}{R_B} \]  

(4)

Thus, the transconductance of M13 is determined by geometric ratios only and it is independent of power supply and temperature variations. In this design:

\[ \left( \frac{W}{L} \right)_{10} = \left( \frac{W}{L} \right)_{11} = \left( \frac{W}{L} \right)_{12} = \left( \frac{W}{L} \right)_{13} = \left( \frac{W}{L} \right)_{14} = 25 \]  

and for the case:

\[ \left( \frac{W}{L} \right)_{15} = 4 \left( \frac{W}{L} \right)_{13} \]

Yields \(g_{m13} = 1/R_B\).

As a result, not only \(g_{m13}\) is stabilized, but the transconductance of all the other transistors are also stabilized since all transistor currents are derived from the same biasing network and therefore, the ratios of the currents are mainly dependent on geometry.

Compensation circuitry: This circuit is composed of the capacitor \(C_C\) which controls the dominant first pole and transistor \(M_{16}\) which operates as a resistor in the triode region. For this circuit it can be shown that (Roberge, 1975) the compensation can be made independent of process and temperature by simply choosing \(r_{ds16} = 2g_{m7}\).

Table 1 shows the physical sizes of all the utilized MOS transistors, resistors and capacitors.

| Component | Value |
|-----------|-------|
| \(M_6, M_7, M_12, M_{13}, M_{14}\) | Width = 300 µm |
| \(M_{10}, M_{11}\) | Width = 25 µm |
| \(M_4\) | Width = 100 µm |
| \(M_1, M_2\) | Width = 250 µm |
| \(M_5, M_8\) | Width = 150 µm |
| \(M_9\) | Width = 70 µm |
| \(R_6\) | 4 KΩ |
| \(C_C\) | 5 pF |

RESULTS

The proposed op amp chip was designed, simulated and fabricated using UMC 0.5 µm 2P2M CMOS technology. The area of the chip is about 220×120 µm. Figure 3 shows the photo the chip.

The measured variation of both the differential gain and the common-mode gain with frequency at 25°C is shown in Fig. 4. From the graph it can be seen that the open-loop gain is 84.3 dB, while the unity gain frequency is 30.5 MHz and the Common-Mode Rejection Ratio (CMRR) is 84.6 dB. This measurement shows that this chip has a high immunity for input noise.
Fig. 3: Photo of the chip. (a) die micrograph of the chip (b) layout of the chip

Fig. 4: Variation of the differential and common mode gain

The measured variation of the power supply rejection ratio (PSRR) at two different frequencies, namely 100 Hz and 10 MHz is shown in Fig. 5. The Figure 5 shows that the PSRR increases from 97.9 dB at 100 Hz to 107 dB at 10 MHz, while PSRR decreases from 96.5 dB at 100 Hz to 85.5 dB at 10 MHz.

Table 2: Measures op amp performance at different temperatures

| Parameter                  | Measurement @ 25°C | Measurement result at 45°C |
|----------------------------|---------------------|----------------------------|
| Open-loop gain (MHz)       | 84.3 dB             | 84 dB                      |
| Unity gain frequency       | 30.5                | 28.9                       |
| Slew rate (V μS⁻¹)         | 24.0                | 24.5                       |
| CMRR                       | 84.6 dB             | 84.5 dB                    |
| Phase margin               | 60°                 | 57°                        |
| Power dissipation          | 2.8 mW              | 2.8 mW                     |
| Offset voltage             | 7 mV                | 7 mV                       |
| Output voltage swing (Max, Min) | (0.08 and 4.89 V) | Minimum = 0.075 V  Maximum = 4.85 V |
| PSRR 100 Hz                | PSRR⁺ = 97.9 dB     | PSRR⁻ = 97.7 dB            |
| PSRR 10 MHz                | PSRR⁺ = 96.5 dB     | PSRR⁻ = 96.2 dB            |
| Settling time              | 0.16 μS             | 0.18 μS                    |

The variation of the output voltage swing is shown in Fig. 6. The curve shows that the minimum output voltage is 0.08 V and the maximum is 4.89 V which is very close to the supply voltages.

The measured Bode plot for this chip is shown in Fig. 7. From the graph it is clear that the phase margin is 60° while the gain margin is about 15 dB.
In Table 2, the measurement results for the fabricated chip are summarized and compared at both 25 and 45°C temperatures.

**DISCUSSION**

Utilizing P-channel MOS transistors at the input of the differential input stage increases the slew rate (by decreasing $g_m$) and provides good immunity against 1/f flicker noise. The utilization of the lead compensation circuit configuration ($C_C$ and transistor $M_{16}$) is necessary to make compensation independent of the temperature and process variations.

The dc offset voltage is reduced by simply changing the width of transistor $M_6$ (Wu and Nabhan, 2004), taking into consideration that this can also be done by changing the widths of transistors $M_7$, $M_5$ and $M_4$.

Since the utilized biasing circuitry is constant $g_m$, then a starting circuitry is necessary. Such circuit can be simply built from an externally connected capacitor of 5 µF between VDD and ground (Gray and Meyer, 1993; Sedra and Smith, 1991).

An additional test for the circuit was carried out at two different values of $R$ (when $R = \pm 20\%$ of the nominal value which is 4 KΩ). The test results reveal the goodness of the design since only the slew rate was decreased to about 20 V µS$^{-1}$ when $R$ was increased to 4.8 KΩ.

**CONCLUSION**

A 2.5 V CMOS op amp has been designed, simulated and fabricated using UMC 0.5 µm 2P2M CMOS technology. The measurement results indicate that the proposed chip has a 84 dB open loop gain, a 24 V µS$^{-1}$ slew rate, a 84 dB CMRR utilizing a capacitive load of 5 pF, a 30 MHz unity gain frequency and consumes 2.8 mW from a 2.5 V power supply. Also, it is characterized by its high immunity to flicker noise due to the utilization of p-channel MOS transistors at the input differential stage. Moreover the utilized compensation is independent of temperature and process variations. As far as the authors are aware, this chip is the first available one in Jordan.

**REFERENCES**

Gray, P.R. and R.G. Meyer, 1993. Analysis and Design of Analog Integrated Circuits. 3rd Edn., John Wiley and Sons, New York, ISBN: 978-0471321682, pp: 1-25.

Roberge, J.K., 1975. Operational Amplifiers: Theory and Practice. 1st Edn., John Wiley and Sons, New York, ISBN: 9780471725855, pp: 234-240.

Sedra, A.S. and K.C Smith, 1991. Microelectronic Circuits. 3rd Edn., Holt, Rinehart and Winson, New York, ISBN: 9780195116632, pp: 145-160.

Steininger, J.M., 1990. Understanding wide-band MOS transistors. IEEE Circ. Deivc., 6: 26-31. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=55332

Wu, C.Y. and I. Nabhan, 2004. A low-power high dynamic range AGC for 5GHz direct-conversion receivers. Proceeding of the Workshop on Wireless Circuits and Systems (WOWCAS) Conference, May 2004, IEEE Xplore Press, USA., pp: 59-60. http://ieeexplore.ieee.org/el5/8985/28525/01277385.pdf?arnumber=1277385