Data Detection in Large Multi-Antenna Wireless Systems via Approximate Semidefinite Relaxation

Oscar Castañeda, Tom Goldstein, and Christoph Studer

Abstract—Practical data detectors for future wireless systems with hundreds of antennas at the base station must achieve high throughput and low error rate at low complexity. Since the complexity of maximum-likelihood (ML) data detection is prohibitive for such large wireless systems, approximate methods are necessary. In this paper, we propose a novel data detection algorithm referred to as Triangular Approximate Semidefinite Relaxation (TASER), which is suitable for two application scenarios: (i) coherent data detection in large multi-user multiple-input multiple-output (MU-MIMO) wireless systems and (ii) joint channel estimation and data detection in large single-input multiple-output (SIMO) wireless systems. For both scenarios, we show that TASER achieves near-ML error-rate performance at low complexity by relaxing the associated ML-detection problems into a semidefinite program, which we solve approximately using a preconditioned forward-backward splitting procedure. Since the resulting problem is non-convex, we provide convergence guarantees for our algorithm. To demonstrate the efficacy of TASER in practice, we design a systolic architecture that enables our algorithm to achieve high throughput at low hardware complexity, and we develop reference field-programmable gate array (FPGA) and application-specific integrated circuit (ASIC) designs for various antenna configurations.

Index Terms—FPGA and ASIC design, data detection, joint channel estimation and data detection, large single-input and multiple-input multiple-output (SIMO and MIMO) wireless systems, semidefinite relaxation.

I. INTRODUCTION

LA RGE multiple-input multiple-output (MIMO) and single-input multiple-output (SIMO) wireless technology, where the base station (BS) is equipped with hundreds or thousands of antennas, are widely believed to play a major role in fifth-generation (5G) cellular communication systems [2]–[7]. Such large wireless systems promise improved spectral efficiency, coverage, and range compared to traditional small-scale systems. However, the extremely large number of BS antennas requires the design of high-performance data-detection algorithms that can be implemented efficiently in very-large scale integration (VLSI) circuits [8]. In fact, data detection is among the most critical baseband-processing tasks in terms of implementation complexity, power consumption, throughput, and error-rate performance for such systems [9], [10].

O. Castañeda and C. Studer are with the School of ECE, Cornell University, Ithaca, NY; e-mail: oc66@cornell.edu, studer@cornell.edu
T. Goldstein is with the Department of CS, University of Maryland, College Park, MD; e-mail: tong@cs.umd.edu

A short version of this paper summarizing the TASER FPGA design for large MU-MIMO data detection has been presented at the IEEE International Symposium on Circuits and Systems (ISCAS) 2016 [1].

The system simulator for TASER used in this paper will be available on GitHub: https://github.com/VIP-Group/TASER.

To enable high-throughput uplink communication for massive multi-user (MU) MIMO wireless systems (where tens of user terminals transmit data to a BS with hundreds of antennas), a variety of low-complexity data-detection algorithms [11]–[19], as well as a few field-programmable gate array (FPGA) implementations [8], [20]–[22] and application-specific integrated circuit (ASIC) designs [23] have been proposed recently. To date, all data detectors that have been implemented in VLSI for such high-dimensional problems rely on (approximate) linear data detection [8], [20]–[22]. Such linear methods are known to suffer from a significant error-rate performance loss for more realistic systems with a not-so-large number of antennas at the BS or where the number of user terminals is comparable to that of the number of BS antennas [8]. Furthermore, the literature on large MU-MIMO data detection almost exclusively relies on the assumption of perfect channel state information (CSI) at the BS—an assumption that cannot be satisfied in practice.

A. Contributions

In this paper, we propose a novel data detection algorithm and corresponding VLSI designs for large wireless systems. Our algorithm, referred to as Triangular Approximate Semidefinite Relaxation (TASER), can be deployed in two different application scenarios: (i) coherent data detection in massive MU-MIMO wireless systems and (ii) joint channel estimation and data detection (JED) in large SIMO wireless systems. Our detector builds upon semidefinite relaxation [24], which enables near maximum-likelihood (ML) data detection performance at polynomial (in the number of transmit antennas or time slots) complexity for systems that communicate with low-rate, constant-modulus modulation schemes [25]. TASER approximates the semidefinite relaxation (SDR) formulation of both the coherent ML and the JED ML problems using a Cholesky factorization, and solves the resulting non-convex problem using a preconditioned forward-backward splitting (FBS) procedure [26], [27]. We provide theoretical convergence guarantees for our algorithm, and we develop a corresponding systolic array that enables high-throughput data detection at low silicon area in an energy-efficient manner. We provide reference VLSI implementation results for a Xilinx Virtex-7 FPGA and for a 40 nm CMOS technology, and we perform an extensive comparison in terms of performance and complexity with recently-proposed data detector implementations for large MU-MIMO wireless systems [8], [20]–[23].

B. Relevant Prior Art

1) Data detection in large MU-MIMO: The literature on data detection in large (or massive) MU-MIMO wireless systems
describes only a few algorithms that are able to achieve near-optimal error-rate performance \cite{11,13,18}. For these algorithms, however, no hardware designs have been described in the open literature. So far, only sub-optimal, linear data detection algorithms have been integrated in FPGAs \cite{8,20-22} or ASICs \cite{23}. Unfortunately, such linear data detection algorithms suffer from a significant error-rate performance loss in “square” systems, where the number of users is comparable to the number of BS antennas \cite{8}. In contrast, the proposed TASER algorithm achieves near-optimal error-rate performance, even in symmetric large MU-MIMO systems where the BS-to-user-antenna ratio is one.

2) SDR-based data detection: SDR is a well-known technique for achieving near-ML performance in multi-user code division multiple access (MU-CDMA) \cite{28,29} and traditional, small-scale MIMO \cite{24,30-36} wireless systems. Most results on SDR-based data detection rely on computationally inefficient, general-purpose convex solvers that require either the solution to a linear system or an eigenvalue decomposition per iteration—both of these operations entail prohibitive complexity when implemented in hardware. As an exception, the algorithm in \cite{36} relies on block-coordinate descent, which avoids the solution to a full linear system per iteration. While computationally efficient, this method exhibits stringent data dependencies, requires a high number of multiplications per iteration, and consumes a large amount of memory, which renders corresponding VLSI designs inefficient. TASER, in contrast, is highly parallelizable and hardware friendly, and is—to the best of our knowledge—the first SDR-based data detector that has been successfully implemented in VLSI.

3) Joint channel estimation and data detection: JED is known to significantly outperform traditional data detection schemes that separate channel estimation from data detection. We believe that JED is a promising solution for large cellular systems, where pilot-contamination (i.e., pilot-based training for users in adjacent cells interferes with the training pilots in the current cell) poses a fundamental performance bottleneck \cite{2}. The computational complexity of exact JED via an exhaustive search grows exponentially in the number of transmission time slots \cite{44}. Hence, sphere-decoding (SD)-based methods have been proposed for JED in the SIMO \cite{37-40} and MIMO \cite{41} literature to reduce the computational complexity. Nevertheless, the design of hardware implementations of high-throughput sphere-decoders is challenging, and most existing designs only achieve a few hundred Mb/s for small MIMO systems (see \cite{10,42} for more details on SD-based data detectors). In addition—to the best of our knowledge—no hardware design for JED has been proposed in the open literature. In this paper, we show that (i) JED can be performed using SDR and (ii) TASER enables near-optimal, high-throughput JED for realistic large SIMO wireless systems.

C. Notation

Lowercase boldface letters stand for column vectors; uppercase boldface letters denote matrices. For a matrix \( A \), we denote its transpose, adjoint, and trace by \( A^T \), \( A^H \), and \( \text{Tr}(A) \), respectively. We use \( A_{k,\ell} \) for the entry in the \( k \)th row and \( \ell \)th column of the matrix \( A \); the \( k \)th entry of a vector \( a \) is denoted by \( a_k = [a]_k \). The Frobenius norm of the matrix \( A \) is \( \| A \|_F = \sqrt{\sum_{k,\ell} |A_{k,\ell}|^2} \) and the \( \ell_2 \)-norm of the vector \( a \) is \( \| a \|_2 = \sqrt{\sum_k |a_k|^2} \). The identity matrix and all-ones vector are denoted by \( I \) and \( 1 \), respectively. The real and imaginary part of a complex-valued matrix \( A \) are denoted by \( \Re(A) \) and \( \Im(A) \), respectively.

D. Paper Outline

The rest of the paper is organized as follows. Section II introduces the large MU-MIMO and SIMO system models and discusses coherent ML data detection as well as JED. Section III introduces the TASER algorithm and provides a theoretical convergence analysis. Section IV details our systolic architecture. Section V shows reference implementation results and provides a comparison with existing data detectors for large MU-MIMO. Concluding remarks are presented in Section VI.

II. DATA DETECTION IN LARGE MULTI-ANTENNA WIRELESS SYSTEMS

The algorithm and VLSI designs proposed in this paper are suitable for two application scenarios: (i) coherent data detection in large MU-MIMO systems and (ii) JED in large SIMO systems. We next describe the corresponding system models and show how both problems can be relaxed to a semidefinite program (SDP) of the same form.

A. Coherent Data Detection for Large MU-MIMO Systems

The first application scenario is data detection in the large (or massive) MU-MIMO wireless uplink with \( B \) BS antennas and \( U \) user antennas. We consider the standard input-output relation to model a narrow-band\(^1\) MIMO wireless channel \cite{43}:

\[
y = Hs + n.\]

Here, \( y \in \mathbb{C}^B \) is the BS receive-vector, \( H \in \mathbb{C}^{B \times U} \) is the MIMO channel matrix, \( s \in \mathbb{C}^U \) is the transmit vector containing the data symbols from all users (\( O \) refers to the constellation set), and \( n \in \mathbb{C}^B \) is i.i.d. circularly-symmetric Gaussian with variance \( N_0 \) per entry. Assuming that an estimate of the channel matrix \( H \) was acquired during a dedicated training phase, ML data detection corresponds to the following problem \cite{44}:

\[
\hat{s}^\text{ML} = \arg \min_{s \in \mathbb{C}^U} \| y - Hs \|_2. \tag{1}
\]

A number of computationally efficient sphere-decoding algorithms have been proposed to solve the combinatorial problem in (1) for conventional, small-scale MIMO systems \cite{10,45-47}. Unfortunately, the worst-case and average computational complexity of these exact methods still scales exponentially with the number of users \( U \) \cite{48,49}. For large MU-MIMO systems, where the BS-to-user-antenna ratio exceeds a factor of two, recently-developed linear algorithms have been shown to achieve near-ML performance \cite{4,5,8}. For systems with a large number of users where the BS-to-user-antenna ratio

\(^1\)Our algorithm and circuit designs are also suitable for frequency-selective channels in combination with orthogonal frequency-division multiplexing (OFDM), where we consider the same input-output relation per subcarrier.
is close to one, however, linear methods are known to deliver poor error-rate performance \[^9\].

To enable near-optimal error-rate performance at low complexity for such scenarios, we can relax the ML problem in \[^1\] into a SDP \[^24\]. This relaxation step requires us to reformulate the ML detection problem as follows. By assuming constant-modulus QAM constellations, such as BPSK and QPSK, we first perform the real-valued decomposition of the system model \( \tilde{y} = \hat{H}s + \hat{n} \) using the following definitions:

\[
\begin{align*}
\tilde{y} &= \begin{bmatrix} \Re(\tilde{y}) \\ \Im(\tilde{y}) \end{bmatrix}, & \hat{H} &= \begin{bmatrix} \Re(\hat{H}) & -\Im(\hat{H}) \\ \Im(\hat{H}) & \Re(\hat{H}) \end{bmatrix}, \\
\hat{s} &= \begin{bmatrix} \Re(\hat{s}) \\ \Im(\hat{s}) \end{bmatrix}, & \hat{n} &= \begin{bmatrix} \Re(\hat{n}) \\ \Im(\hat{n}) \end{bmatrix}.
\end{align*}
\]

This decomposition enables us to reformulate the ML problem in \(^1\) into the following equivalent form:

\[
\hat{s}^{\text{ML}} = \arg\min_{s \in \mathbb{C}^{N}} \text{Tr}(\hat{s}^T \hat{T} \tilde{s}). \tag{2}
\]

For QPSK, the matrix \( \hat{T} = \begin{bmatrix} \hat{H}^T & -\hat{H}^T \\ -\hat{H} & \hat{H} \end{bmatrix} \) is of dimension \( N \times N \) with \( N = 2^d + 1 \) and \( \bar{A} \in \{-1, +1\} \) with \( \bar{s} = \begin{bmatrix} \Re(s); \Im(s); 1 \end{bmatrix} \). The solution \( \hat{s}^{\text{ML}} \) can then be converted back into the complex-valued ML solution as \( \hat{s}_i^{\text{ML}_i} = \bar{s}_i^{\text{ML}_i} + j \bar{s}_i^{\text{ML}_i} \) for \( i = 1, \ldots, U \). For BPSK, the matrix \( \hat{T} = \begin{bmatrix} \hat{H}^T & -\hat{H}^T \\ -\hat{H} & \hat{H} \end{bmatrix} \) is of dimension \( N \times N \) with \( N = U + 1 \) and \( \bar{s} = \begin{bmatrix} \Re(s); 1 \end{bmatrix} \). Here, we define the \( 2B \times U \) matrix \( \hat{H} = \begin{bmatrix} \Re(\hat{H}); \Im(\hat{H}) \end{bmatrix} \). Since \( \bar{s}(s) = 0 \) in this case, \( \bar{s}_i^{\text{ML}_i} = \bar{s}_i^{\text{ML}_i} \) for \( i = 1, \ldots, U \). In Section \ref{sec:joint_channel_estimation_and_data_detection}, we detail how the problem in \(^2\) can be relaxed into an SDP.

\section*{B. Joint Channel Estimation and Data Detection}

The second application scenario is JED in large SIMO wireless uplink systems where one single-antenna user communicates over \( K \) time slots with \( B \) BS antennas. We use the following input-output relation to model the (narrow-band and flat-fading) SIMO wireless channel \[^{37}^{40}\]: \( Y = \hat{H}sH + \hat{N} \). Here, \( Y \in \mathbb{C}^{B \times (K+1)} \) contains the received vectors acquired over all \( K \) time slots, \( \hat{h} \in \mathbb{C}^B \) is the unknown SIMO channel vector that is assumed to be block fading, i.e., constant over \( K \) time slots, \( \hat{s}^H \in \mathbb{C}^{1 \times (K+1)} \) is the transmit vector containing the data symbols from all \( K \) time slots, and \( \hat{N} \in \mathbb{C}^{B \times (K+1)} \) is i.i.d. circularly-symmetric Gaussian with variance \( \mathcal{N}_0 \) per entry. By assuming that \( \hat{h} \) is a deterministic but unknown channel vector with unknown prior statistics, we can formulate the following ML JED problem \[^{40}\]:

\[
\hat{s}^{\text{JED}, \hat{h}} = \arg\min_{s \in \mathbb{C}^{K+1}, \hat{h} \in \mathbb{C}^B} \| Y - \hat{s}^H \|_F. \tag{3}
\]

It is important to note that there exists a phase ambiguity between both outputs of JED because \( \hat{h}e^{j\phi} \) is also a solution whenever \( \hat{s}^{\text{JED}, \hat{h}} \in \mathbb{C}^{K+1} \); \( \hat{h}e^{j\phi} \) solves the problem \(^3\) for some phase \( \phi \). As a consequence, one may convey information either as phase changes in the vector \( \hat{s}^H \) over time slots (known as differential encoding) or “pin down” the phase of one entry of the transmit vector; in what follows, we assume that the first transmitted entry is known to the receiver\(^2\).

By assuming that the entries in \( s \) are constant modulus (e.g., BPSK or QPSK), the ML JED estimate of the transmit vector reduces to \[^{40}\]:

\[
\hat{s}^{\text{JED}} = \arg\max_{s \in \mathbb{C}^{K+1}} \| Ys \|_2, \tag{4}
\]

and \( \hat{h} = Ys^{\text{JED}} \) is the estimate of the channel vector. For a small number of time slots \( K + 1 \), the problem in \(^4\) can be solved exactly at low average complexity using SD methods \[^{40}\]. For systems with a large number of time slots, however, the computational complexity of such algorithms becomes prohibitive. In contrast to the coherent ML detection problem described in \[^2\], linear methods that approximate \(^4\) are unavailable as relaxing the constraint \( s \in \mathbb{C}^{K+1} \) to \( s \in \mathbb{C}^{K+1} \) causes the entries of \( s \) to grow without bound.

We now show how the ML JED problem in \(^4\) can be transformed into the same structure of the coherent ML problem in \(^2\), which enables SDR. Since the receiver is assumed to know the first transmitted symbol \( s_0 \), we rewrite the objective in \([4]\) as \( \| Ys \|_2 = \| Y_0 s_0 + Y_{s,s} \|_2 \), where \( y_r = [y_1, \ldots, y_K] \) and \( s_r = [s_1, \ldots, s_K]^T \). Similarly to the coherent ML problem, we perform the real-valued decomposition by defining:

\[
\tilde{y} = \begin{bmatrix} \Re(Y_0 s_0) \\ \Im(Y_0 s_0) \end{bmatrix}, & \hat{H} = \begin{bmatrix} \Re(Y_r) & -\Im(Y_r) \\ \Im(Y_r) & \Re(Y_r) \end{bmatrix}, & \hat{s} = \begin{bmatrix} \Re(s_r) \\ \Im(s_r) \end{bmatrix},
\]

which allows us to rewrite \( \| Y_0 s_0 + Y_{s,s} \|_2 = \| y + \hat{H}s \|_2 \). We can now reformulate \( \hat{s}^{\text{SLD}} \) in a form that is equivalent to \(^2\) as

\[
\hat{s}^{\text{SLD}} = \arg\min_{s \in \mathbb{C}^{K+1}} \text{Tr}(\hat{s}^T \hat{T} \tilde{s}). \tag{5}
\]

For QPSK, the matrix \( \hat{T} = \begin{bmatrix} \hat{H}^T & -\hat{H}^T \\ -\hat{H} & \hat{H} \end{bmatrix} \) is of dimension \( N \times N \) with \( N = 2K + 1 \) and \( \bar{A} \in \{-1, +1\} \) with \( \bar{s} = \begin{bmatrix} \Re(s_r); 3(s_r); 1 \end{bmatrix} \); for BPSK, the matrix \( \hat{T} = \begin{bmatrix} -\hat{H}^T & \hat{H}^T \\ -\hat{H} & \hat{H} \end{bmatrix} \) is of dimension \( N \times N \) with \( N = K + 1 \) and \( \bar{s} = \begin{bmatrix} \Re(s_r); 1 \end{bmatrix} \). Here, we define the \( 2B \times K \) matrix \( \hat{H} = \begin{bmatrix} \Re(\hat{Y}_r); \Im(\hat{Y}_r) \end{bmatrix} \). Analogously to the coherent ML case, the solution \( \hat{s}^{\text{SLD}} \) can then be used to construct the complex-valued ML JED solution of \(^4\).

Evidently, the problems described in \(^2\) and \(^5\) exhibit the same structure—we next show how both of these problems can be solved approximately using the same SDR-based method.

\section*{C. Semidefinite Relaxation of the Problems in \(^2\) and \(^5\)}

SDR is a well-known approximation to the coherent ML problem \[^{24}^{28}^{30}\] and enables significantly lower (i.e., polynomial) computational complexity for systems employing BPSK and QPSK constellations\[^{4}\]. SDR not only provides near-ML performance, but also achieves the same diversity order as the ML detector \[^{25}\]. In contrast, the use of SDR for solving

\[^{2}\]For SIMO systems, this approach resembles that of pilot-based transmission—the difference to JED is, however, that we also use all transmitted information symbols to improve the channel estimate and hence, to improve the error-rate performance.

\[^{3}\]SDR methods for higher-order constellations (such as 16-QAM) exist; see, e.g., \[^{32},^{33}\] for more details.
the ML JED problem as proposed in Section II-B appears to be novel.

SDR-based data detection starts by reformulating the problems in (2) and (5) in the following equivalent form [24]:

$$\hat{S} = \arg \min_{S \in R^{N \times N}} \text{Tr}(TS) \quad \text{subject to } \text{diag}(S) = 1, \text{rank}(S) = 1. \quad (6)$$

Here, we used \( \text{Tr}(s^T Ts) = \text{Tr}(Tss^T) = \text{Tr}(TS) \), where \( S = ss^T \) is a rank-1 matrix and \( s \in \mathcal{X}^N \) is of appropriate dimension \( N \). Unfortunately, the rank-one constraint in (6) makes this problem at least as hard as the original two problems in (2) and (5). The key idea of SDR is to relax this rank constraint, which results in an SDP that can be solved in polynomial time. Specifically, SDR applied to (6) results in the following well-known optimization problem [24]:

$$\hat{S} = \arg \min_{S \in R^{N \times N}} \text{Tr}(TS) \quad \text{subject to } \text{diag}(S) = 1, \text{rank}(S) > 0, \quad (7)$$

where the constraint \( \text{rank}(S) \geq 0 \) ensures that the matrix \( S \) is positive semidefinite (PSD). If the result of the problem in (7) is rank one, then \( \hat{S} = \tilde{s}s^H \) where \( \tilde{s} \) contains the exact estimate to (2) and (5), i.e., SDR solves the original problem optimally. If the resulting matrix \( \hat{S} \) has a higher rank, then an estimate of the ML solution can be obtained by taking the signs of the leading eigenvector of \( \hat{S} \) or by using randomization schemes [24].

While (7) can be solved exactly using interior-point methods [24], such algorithms typically require (i) a large number of iterations, where each iteration requires either the solution to a linear system or an eigenvalue decomposition, and (ii) high numerical precision, which renders fixed-point hardware challenging. We believe that these are the main reasons why—until now—no VLSI design of an SDR-based data detector has been proposed in the open literature.

III. TASER: TRIANGULAR APPROXIMATE SEMIDEFINITE RELAXATION

We now detail TASER, a novel algorithm for approximately solving the SDP shown in (7) using hardware accelerators.

A. Triangular SDP Formulation

The key idea of TASER builds on the fact that real-valued PSD matrices \( S \geq 0 \) can be factorized using the Cholesky decomposition \( S = L^T L \), where \( L \) is an \( N \times N \) lower-triangular matrix with non-negative entries on the main diagonal. With this result, we can reformulate the SDP shown in (7) using the following equivalent form:

$$\hat{L} = \arg \min_{L} \text{Tr}(LTL^T) \quad \text{subject to } \|L_k\|_2 = 1, \forall k. \quad (8)$$

Here, we replaced the constraint \( \text{diag}(L^T L) = 1 \) of (7) by the equivalent \( \ell_2 \)-norm constraint on the \( k \)th column \( L_k = [L]_k \). To obtain (approximate) solutions to the ML or JED ML problems in either (2) or (5), respectively, we can take the signs of the last row of the solution matrix \( L \) from (8). In fact, if the solution matrix \( \hat{S} = \hat{L}^T \hat{L} \) has rank one (this implies that TASER identified the ML solution), then the last row of \( \hat{L} \) must contain the associated eigenvector as this is the only vector of dimension \( N \). If, however, the solution matrix \( \hat{S} = \hat{L}^T \hat{L} \) has a higher rank, an approximate ML solution must be extracted somehow. As suggested in [50], [51], taking the last row of the Cholesky decomposition results in accurate rank-one approximations of PSD matrices. Our own simulations in Section V-A confirm that this approximation yields excellent error-rate performance, i.e., close to that of the exact SDR detector followed by an eigenvalue decomposition. We emphasize that this approach avoids costly eigenvalue decompositions and randomization strategies that are required by conventional solvers that compute \( \hat{S} \) exactly using SDR.

B. Forward-Backward Splitting

We now develop a computationally efficient algorithm that directly solves the triangular SDP formulation in (8). Unfortunately, the problem described in (8) is non-convex in the matrix \( L \) and hence, computing an optimal solution is difficult. For TASER, we apply FBS [27], a computationally efficient method to solve convex optimization problems, to the non-convex problem in (8). While this approach is not guaranteed to converge to the optimal solution of the non-convex problem posed by (8), we show in Section III-E that TASER converges to a critical point of (8). Furthermore, our simulation results in Section V demonstrate near-ML error-rate performance.

FBS is an efficient, iterative method to solve convex optimization problems of the form \( \hat{x} = \arg \min_x f(x) + g(x) \), where the function \( f \) is smooth and convex, and \( g \) is convex but not necessarily smooth or bounded. FBS performs the following steps for \( t = 1, 2, \ldots, [26], [27] \):

$$\hat{x}^{t+1} = \text{prox}_g(z^{t+1}) = \arg \min_x \{ g(x) + \tau^{t+1} \nabla f(x^{t+1}) \}; \quad \tau^{t+1}$$

until convergence or a maximum number of iterations \( t_{\max} \) is reached. Here, \( \{ \tau^{t} \geq 0 \} \) is a suitably-chosen sequence of step size parameters, \( \nabla f(x) \) is the gradient of the function \( f \), and the so-called proximal operator for the function \( g \) is defined as [26], [27]:

$$\text{prox}_g(z; \tau) = \arg \min_x \left\{ \tau g(x) + \frac{1}{2} \|x - z\|_2^2 \right\}. \quad (9)$$

In order to approximately solve (8) using FBS, we define \( f(L) = \text{Tr}(LTL^T) \) and incorporate the constraint using \( g(L) = \chi(\|L_k\|_2 = 1, \forall k) \), where \( \chi \) is the characteristic function (which is zero if the constraint is met and infinity otherwise). The gradient is given by \( \nabla f(L) = \text{tril}(2LL^T) \), where \( \text{tril}(\cdot) \) extracts the lower-triangular part of the argument. Even though the function \( g \) is non-convex, the proximal operator defined in (9) has a closed form solution and is given by \( \text{prox}_g(L_k; \tau) = L_k / \|L_k\|_2, \forall k \); in words, the proximal operator simply rescales the columns of \( L \) to have unit \( \ell_2 \)-norm.

In order to arrive at a hardware-friendly algorithm, we avoid sophisticated step size rules such as the ones proposed in [27]. We use a fixed step size proportional to the reciprocal of the Lipschitz constant of the gradient \( \nabla f(L) \) as proposed in [26]. Our step size corresponds to \( \tau = \alpha / \|T\|_2 \), where \( \|T\|_2 \) is the spectral norm of the matrix \( T \) and \( 0 < \alpha < 1 \) is a system-dependent tuning parameter that we use to improve the empirical convergence rate when running TASER for a small number of iterations (see Section III-E for a discussion).
Algorithm 1 TASER

1: inputs: $T$, $D$, and $\tau = \alpha/\|T\|_2$
2: initialization: $\tilde{L}^{(0)} = D$
3: for $t = 1, \ldots, t_{max}$ do
4: $V^{(t)} = \tilde{L}^{(t-1)} - \text{tril}(2\tau \tilde{L}^{(t-1)} T)$
5: $L^{(t)} = \text{prox}_S(V^{(t)})$
6: end for
7: outputs: $\pi_k = \text{sign}(\tilde{L}_{N,k}^{(t_{max})}), k = 1, \ldots, N - 1$

C. Jacobi Preconditioning

To improve the convergence rate of FBS, we precondition the problem presented in (8). To this end, we compute a diagonal scaling matrix $D = \text{diag}(\sqrt{T_{1,1}}, \ldots, \sqrt{T_{M,M}})$, which we use to scale the matrix $T$ as $\tilde{T} = D^{-1}TD^{-1}$ so that $\tilde{T}$ has an all-ones main diagonal. The purpose of this so-called Jacobi preconditioner is to improve the condition number of the original PSD matrix $T$ [52]. We then run FBS to recover a normalized version $\tilde{L}$ of the lower-triangular matrix $L = LD$. We emphasize that preconditioning also requires us to modify the proximal operator, which turns out to be $\text{prox}_S(\ell_k) = D_{k,k}\ell_k/\|\ell_k\|_2$, where $\ell_k$ is the $k$th column of $L$. Since we only rely on the signs of the last row of $\tilde{L}$ to obtain an estimate of the ML problems, we can simply take the signs of the normalized triangular matrix $\tilde{L}$.

D. The TASER Algorithm

We now have all the necessary ingredients for TASER, which is summarized in Algorithm 1. The inputs of the algorithm are the preconditioned matrix $T$, the scaling matrix $D$, and the step size $\tau$. We initialize the FBS procedure by $\tilde{L}^{(0)} = D$, which resulted in excellent performance for all considered scenarios. The main loop of TASER then performs the gradient and proximal steps as discussed in Sections III-B and III-C until a maximum number of iterations $t_{max}$ is reached. For most situations, only a few iterations are sufficient to achieve near-ML error rate performance (see Section VI for numerical results). The TASER algorithm computes an estimate for the coherent ML and ML JED problems in References 4 and 5, respectively.

E. Convergence Theory

The TASER algorithm tries to solve a non-convex problem using FBS. Hence, our approach raises two questions, namely (i) whether we should expect the minimization algorithm to converge, and (ii) whether the local minima of the non-convex problem correspond to minimizers of the convex SDP. We now investigate both of these questions.

While the application of FBS for minimizing the proposed semidefinite program is new, the convergence of FBS for non-convex problems is well-studied. Reference [53] presents conditions for which FBS converges with non-convex constraints. In particular, the problem must be semi-algebraic, meaning both the constraints and the epigraph of the objective can be written as the set of solutions to a system of polynomial equations. Fortunately, such results apply to the formulation (8). The following result makes this statement rigorous.

Proposition 1. Suppose we apply FBS (Algorithm 1) to solve the problem stated in (8). If we use the step size $\tau = \alpha/\|T\|_2$ with $0 < \alpha < 1$, then the sequence of iterates $\{L^{(t)}\}$ converges to a critical point of the problem in (8).

Proof: The function $\|\ell_k\|_2^2$ is a polynomial in the entries of $L$. The constraint set in (8) is the solution to the polynomial system $\|\ell_k\|_2^2 = 1, \forall k$ and is thus semi-algebraic. The objective function, being a quadratic form, is also trivially semi-algebraic. By Theorem 5.3 of [53], we know that the sequence of iterates $\{L^{(t)}\}$ converges, provided the step size is bounded from above by the inverse of the Lipschitz constant of the gradient of the objective. For our quadratic objective, the Lipschitz constant is merely the spectral radius ($\ell_2$-norm) of $T$.

Note that the Jacobi preconditioner in Section III-C results in a problem of the same form as (8), but with constraints of the form $\|\ell_k\|_2^2 = D_{k,k}^2 \ell_k/\|\ell_k\|_2^2$ and the step size $\tau = \alpha/\|T\|_2$. Consequently, Proposition 1 still applies. Note that this result has the caveat that we are not guaranteed to find a (global) minimizer, but rather stationary points, although we generally observe minimizers in practice. Nonetheless, this convergence guarantee is considerably stronger than what is known for other low-complexity SDP methods, such as those inspired by Burer and Montiero [54], which rely on non-convex augmented Lagrangian schemes for which no guarantees currently exist.

The second question to ask is whether the local minima of our non-convex formulation in (8) correspond to minimizers of the convex SDP shown in (7). Interestingly, when the factors $L$ and $L^T$ are not constrained to be triangular, local minimizers of (8) are known to yield optimal minimizers for the SDP (7) (see [53], Corollary 3.6). Nevertheless, we have found that it is better to enforce the triangular constraint in practice as it substantially simplifies the architecture detailed next.

IV. VLSI Architecture

We now propose a systolic VLSI architecture that implements TASER and enables high-throughput data detection at low hardware complexity.

A. Architecture Overview

Figure 1 shows the proposed triangular systolic array consisting of $N(N+1)/2$ processing elements (PEs), which mainly perform multiply-accumulate (MAC) operations. Each PE is associated with an entry $\tilde{L}^{(t-1)}_{i,j}$ of the lower-triangular matrix $\tilde{L}^{(t-1)}$ and stores $\tilde{L}^{(t-1)}_{i,j}$ as well as the value $V^{(t)}_{i,j}$ of the $V^{(t)}$ matrix (cf. Algorithm 1). All PEs that are part of the same column receive data from a column-broadcast unit (CBU); all PEs that are part of the same row receive data from a row-broadcast unit (RBU).

In the $k$th cycle during the $t$th TASER iteration, the $i$th RBU sends the value $\tilde{L}^{(t-1)}_{i,k}$ to all PEs on row $i$, while the $j$th CBU sends the value $\tilde{L}^{(t-1)}_{k,j}$ to all PEs on column $j$. The authors of [53] actually prove results for the broader class of Kurdyka-Łojasiewicz functions, of which semi-algebraic functions are a special case.

4In the conference paper [1], we mistakenly stated $\tilde{L} = DL$.

5The authors of [53] actually prove results for the broader class of Kurdyka-Łojasiewicz functions, of which semi-algebraic functions are a special case.
sends $\tilde{T}_{k,j}$ to all PEs on column $j$. We assume that the (scaled) matrix $\tilde{T} = 2\tau^j T$ has been computed in a pre-processing step and is stored in a memory (see Section 5 for more details on the memory implementation). The $L_{i,k}$ value coming from each RBU is taken from the $(i,k)$ PE and sent to all other PEs in the same row.

With the data received from the CBU and the RBU, each PE performs MAC operations until the result $L^{(t-1)}_i \tilde{T}$ on line 4 of Algorithm 1 is computed. To include the subtraction on line 4, the operation $\tilde{L}^{(t-1)}_{i,j} - \tilde{L}^{(t-1)}_{i,1} \tilde{T}_{1,j}$ is performed in the first cycle of each TASER iteration and stored in the accumulator. During subsequent cycles, the products $\tilde{L}^{(t-1)}_{i,k} \tilde{T}_{k,j}$, with $2 \leq k \leq N$, are sequentially subtracted from the accumulator. Since the matrix $L$ is lower-triangular, we have $L_{i,k'} = 0$ if $i < k'$. Hence, we avoid the subtraction of $\tilde{L}^{(t-1)}_{i,k'} \tilde{T}_{k',j}$ as they are zero. This implies that the $V^{(t)}_{i,j}$ values of the PEs in the $i$th row of the systolic array are computed after only $i$ clock cycles, so the matrix $V^{(t)}$ on line 4 is completed after $N$ cycles.

An example for an $N = 3$ array is shown in Figure 2(a). In the first cycle of the $t$th iteration, the $(1,1)$ PE has access to the values $\tilde{L}^{(t-1)}_{1,1}$ and $\tilde{T}_{1,1}$, so it can compute $V^{(t)}_{1,1} = \tilde{L}^{(t-1)}_{1,1} - \tilde{L}^{(t-1)}_{1,1} \tilde{T}_{1,1}$. In the same cycle, the PEs on the second row perform their first MAC operation, which leaves $\tilde{L}^{(t-1)}_{2,j} - \tilde{L}^{(t-1)}_{2,1} \tilde{T}_{2,1}$ in their accumulators.

In the second cycle, the PEs on the second row receive $\tilde{L}^{(t-1)}_{2,2}$ via the RBU and $\tilde{T}^{(t)}_{2,j}$ via the CBUs (see Figure 2(b)), so they can finish computing $V^{(t)}_{2,j} = \tilde{L}^{(t-1)}_{2,j} - \tilde{L}^{(t-1)}_{2,2} \tilde{T}^{(t)}_{2,j}$. In addition, in this same cycle, the $(1,1)$ PE can use its MAC unit to square $V^{(t)}_{1,1}$ and add it to $V^{(t)}_{1,1}^2$ (see Figure 2(c)). The result will be the sum of the squares of the first two elements of the first column of $V^{(t)}$ and, in the next cycle, the result will be available and sent to the next PE in the same column (for this example, the $(3,1)$ PE), so it can repeat the same procedure. This process is replicated in all the columns and repeated until all the PEs of the array have completed their calculations. By doing so, the squared $\ell_2$-norm of each column of $V^{(t)}$ is computed after $N + 1$ clock cycles, just one cycle after $V^{(t)}$ is completed. In the $(N + 2)$th cycle, the squared $\ell_2$-norm for the $j$th column is passed to a scale unit, which computes its inverse square root and multiplies the result with $D_{j,j}$. This operation takes two clock cycles to complete, so its result is ready in the $(N + 4)$th cycle.

In the $(N + 4)$th cycle, the scaling factor $D_{j,j}/\|v_j\|_2$ (where $v_j$ is the $j$th column of $V^{(t)}$) is sent to all the PEs in the same column via the CBU, as shown in Figure 2(d). Then, in the $(N + 5)$th and final cycle of the iteration, all PEs multiply the received scaling factor to their associated $V^{(t)}_{i,j}$ value to obtain the next iterate $\tilde{L}^{(t)}_{i,j}$, thus completing the proximal step on line 5 of Algorithm 1.

Prior to decoding the next symbol, line 2 of Algorithm 1 must be executed; this is accomplished using the CBUs, which send the $D_{j,j}$ values to the diagonal PEs, while the off-diagonal PEs clear their $\tilde{L}^{(t-1)}_{i,j}$ registers.
B. Processing Element

We use two slightly distinct types of PEs in our systolic array: (i) off-diagonal (OD) PEs and (ii) diagonal (D) PEs (see Figure 3). Both PE types support the following four operation modes:

1) Initialization of $\tilde{L}$: This mode is used for line 2 of Algorithm 1. All off-diagonal PEs initialize $L_{i,j}^{(t-1)} = 0$; the diagonal PEs initialize their states with $D_{i,j}$ received from the CBU.

2) Matrix multiplication: This mode is used to compute line 4 of Algorithm 1. The multiplier uses the inputs from both broadcast signals. In the first cycle of the matrix-matrix multiplication procedure, the multiplier’s output is subtracted from $\tilde{L}_{i,j}^{(t-1)}$; in all other cycles, it is subtracted from the accumulator. Since each PE stores its own $\tilde{L}_{i,j}^{(t-1)}$ value, in the $k$th cycle, all the PEs in the $k$th column use their internal $\tilde{L}_{i,k}^{(t-1)}$ value to feed the multiplier, instead of the signals coming from the RBU.

3) Squared $\ell_2$-norm calculation: This mode is used for line 5 of Algorithm 1. Both of the multiplier’s inputs are $V_{i,j}^{(t)}$. For the D-PEs, the result is passed to the next PE in the same column. For the OD-PEs, the output of the multiplier is added to the $\sum_{n=1}^{t-1} \left( V_{n,j}^{(t)} \right)^2$ value from the preceding PE in the same column; the result $\sum_{n=1}^{i} \left( V_{n,j}^{(t)} \right)^2$ is sent to the next PE or to the scale unit, if the PE is in the last row.

4) Scaling: This mode completes line 5 of Algorithm 1. One of the multiplier’s inputs is $\tilde{V}_{i,j}^{(t)}$ and the other is the value $D_{i,j} / \| V_{j} \|_2$, which was computed previously by the scale unit and received through the CBU. The result is $\tilde{L}_{i,j}^{(t)}$ and is stored in every PE as the $\tilde{L}_{i,j}^{(t-1)}$ of the next iteration.

C. Implementation Details

To demonstrate the efficacy of TASER and the proposed triangular systolic array, we implemented FPGA and ASIC reference designs for various array sizes $N$. All designs were developed and optimized in Verilog on register-transfer level (RTL). The implementation details are as follows:

1) Fixed-point design parameters: To minimize the hardware complexity while maintaining near-optimal error-rate performance, all our designs use 14 bit fixed-point numbers. All PEs, except for the ones in the bottom row of the triangular array, use 8 fraction bits to represent $\tilde{L}_{i,j}^{(t-1)}$ and $V_{i,j}^{(t)}$; the PEs in the bottom row use 7 fraction bits. For the element $\tilde{L}_{N,N}$, we do not use a PE and store the value (which remains constant) in a register with 5 fraction bits.

2) Inverse square-root computation: The inverse square-root operation in the scale unit is implemented using a look-up table (LUT), which we synthesized using random logic. Each LUT consists of $2^{11}$ entries with 14 bits per word, of which 13 are fraction bits.

3) $T$-matrix memories: For the FPGA designs, the $\tilde{T}_{k,j}$ memories are implemented with LUTs used as distributed RAM (i.e., no block RAMs were used); for the ASIC designs, we use latch arrays built from standard cells [50] in order to minimize the circuit area.

4) RBU and CBU design: The RBUs are implemented differently for the FPGA and ASIC designs. For the FPGA designs, the RBU of the $i$th row is an $i$-input multiplexer that receives data from all the PEs on its row, and also sends the appropriate $L_{i,j}^{(t-1)}$ to these PEs. For the ASIC designs, the RBU consists of a bidirectional bus, where each PE on its row uses a tri-state buffer to send data through it one at a time, while all the PEs on the same row acquire data from it. A similar approach is used for the CBUs: We use multiplexers for the FPGA designs and busses for the ASIC designs. For both target architectures, the output of the $i$th RBU connects to $i$ PEs. This path suffers from large fan-out for large values of $i$, eventually becoming the critical path for large systolic arrays. The same behavior applies to the CBUs. In order to shorten these critical paths in our architecture, we place stage registers at the inputs and outputs of the respective broadcast units. While this approach entails two penalty cycles per TASER iteration, the overall detection throughput is increased as we achieve a substantially higher clock frequency.

V. IMPLEMENTATION RESULTS AND COMPARISON

We now provide error-rate performance results for coherent data detection in massive MU-MIMO systems and for JED in massive SIMO systems. We then show reference FPGA and
ASIC implementation results which we compare to existing designs for massive MU-MIMO systems.

A. Error-Rate Performance

1) Coherent massive MU-MIMO data detection: Figures 4(a) and 4(b) show vector error rate (VER) simulation results for TASER with BPSK and QPSK modulation, respectively. We show simulation results for coherent data detection with i.i.d. flat Rayleigh fading in tall $128 \times 8$ and $64 \times 16$ systems, as well as a square $32 \times 32$ large MU-MIMO system (we use the notation $B \times U$). We show the performance of ML detection (only for the $U = 8$ and $U = 16$ systems; computed using the sphere-decoding algorithm in [10]), exact SDR detection from [6], linear MMSE detection, and the $K$-best algorithm as detailed in [57] with $K = 5$. As a baseline, we also include the performance of the SIMO lower bound.

For the $128 \times 8$ massive MIMO system, we see that all detectors approach optimal performance (even the SIMO lower bound); this is a well-known result from the large MIMO literature [2–5]. For the $64 \times 16$ massive MIMO system, only the linear MMSE detector suffers from a (rather small) performance loss; all other detectors perform equally well.

The vector error rate (VER) corresponds to $P[\hat{s} \neq \hat{s}]$, which is the probability of detecting a different vector $\hat{s}$ than the transmitted one $s$.

For the more challenging square $32 \times 32$ massive MIMO system, we see that TASER achieves near-ML performance and outperforms linear MMSE detection and the $K$-best algorithm (note that, even with the sphere decoder, ML detection exhibits prohibitive complexity). We also show the fixed-point performance of our TASER hardware design, denoted by “fixed point” in Figures 4(a) and 4(b), which demonstrates a small implementation loss (less than 0.2 dB SNR at 1% VER).

Figures 5(a) and 5(b) show the trade-off between the throughput of TASER for the FPGA design (see Section V-C for the details) and the minimum SNR required to achieve 1% VER for the coherent data detection in large-MIMO systems. We also include the SIMO lower bound and the performance of linear MMSE detection as a reference. The MMSE detector serves as a fundamental performance limit of the conjugate gradient least-squares (CGLS) detector [20], the Neumann-series detector [8], the optimized coordinate-descent (OCD) detector [21], and the Gauss-Seidel (GS) detector [22]. The maximum number of TASER iterations $t_{\text{max}}$ enables us to tune the performance/complexity trade-off; only a few iterations are sufficient to outperform linear detection. We also see that TASER delivers near-ML performance and achieves throughputs from 10 Mb/s to 80 Mb/s for the FPGA design.

2) JED in massive SIMO systems: Figures 6(a) and 6(b) show BER simulation results for TASER with BPSK and QPSK
modulation, respectively. The simulations are for a $B = 16$ BS antennas and 16 time slots SIMO system; we perform $t_{\text{max}} = 20$ iterations and use an i.i.d. flat Rayleigh block-fading channel model. We include the performance of the SIMO detection with both perfect receiver channel state information (CSIR) and channel estimation (CHEST), exact SDR detection from [6], and ML JED detection (which is computed using the algorithm proposed in [41]). We see that TASER achieves near-optimal performance, as it is close to a system with perfect CSIR, and outperforms detection via SIMO CHEST, while achieving similar performance as ML JED and exact SDR detection at manageable complexity. We note that the trade-offs between throughput and SNR performance behave analogously to the massive MU-MIMO case.

B. Computational Complexity

We now compare the computational complexity of TASER with other large-scale MIMO data-detection algorithms proposed in the literature, namely the CGLS detector [20], the Neumann-series detector [8], the OCD detector [21], and the GS detector [22]. Table I shows the number of real-valued multiplications for $t_{\text{max}}$ iterations. We see that the complexity of TASER (for BPSK and QPSK) and the Neumann-series detector scales with $t_{\text{max}} U^3$, whereas TASER is slightly more complex; CGLS and GS both scale with $t_{\text{max}} U^2$, whereas GS is slightly more complex; OCD scales with $t_{\text{max}} BU$. Evidently, the near-ML performance of TASER comes at the cost of high computational complexity. In contrast, CGLS, OCD, and GS are rather inexpensive, but also perform poorly in square detectors. CGLS and GS both scale with $t_{\text{max}} U$, whereas GS scales with $t_{\text{max}} U^2$.

C. FPGA Implementation Results

To demonstrate the effectiveness of TASER, we developed several FPGA designs for systolic array sizes of $N = 9$, $N = 17$, $N = 33$, and $N = 65$. The FPGA designs were implemented using Xilinx Vivado Design Suite and optimized for a Xilinx Virtex-7 XC7VX690T FPGA. The associated implementation results are shown in Table II. As expected, the resource utilization increases quadratically with the array size $N$. For the $N = 9$ and $N = 17$ arrays, the critical path is in the PEs’ MAC unit; for the $N = 33$ and $N = 65$ arrays, the critical path is in the row broadcast multiplexers, which limits the throughput of the $N = 65$ array. In Table III we compare TASER to the few existing large MIMO data detector designs, namely CGLS detector [20], the Neumann-series detector [8], the OCD detector [21], and the GS detector [22]. All of these detectors have been implemented on the same FPGA and for a $128 \times 8$ large-MIMO system. TASER achieves comparable throughput to the CGLS and GS designs and significantly lower

---

**Table I**

| Algorithm | Computational complexity |
|-----------|--------------------------|
| BPSK TASER | $t_{\text{max}} \left( \frac{7}{4}U^3 + \frac{8}{4}U^2 + \frac{11}{4}U + 4 \right)$ |
| QPSK TASER | $t_{\text{max}} \left( \frac{7}{4}U^3 + 10U^2 + \frac{11}{4}U + 4 \right)$ |
| CGLS [20] | $(t_{\text{max}} + 1)(4U^2 + 20U)$ |
| Neumann [8] | $(t_{\text{max}} - 1)2U^2 + 2U^2 - 2U$ |
| OCD [21] | $t_{\text{max}}(8BU + 4U)$ |
| GS [22] | $t_{\text{max}}BU^2$ |

---

**Table II**

| Array size | $N = 9$ | $N = 17$ | $N = 33$ | $N = 65$ |
|------------|--------|--------|--------|--------|
| BPSK users / time slots | 8 | 16 | 32 | 64 |
| QPSK users / time slots | 4 | 8 | 16 | 32 |
| Slices | 1467 | 4350 | 13787 | 60737 |
| LUTs | 4790 | 13779 | 43331 | 149942 |
| FFs | 2108 | 6857 | 24429 | 91829 |
| DSP48s | 52 | 168 | 592 | 2208 |
| Max. clock freq. [MHz] | 232 | 225 | 208 | 111 |
| Min. latency [clock cycles] | 16 | 24 | 40 | 72 |
| Max. throughput [Mb/s] | 116 | 150 | 166 | 98 |
| Power estimate [W] | 0.6 | 1.3 | 3.6 | 7.3 |

---

"The complexity is measured by the number of real-valued multiplications for $t_{\text{max}}$ iterations. Complex-valued multiplications are assumed to require four real-valued multiplications. All results ignore the preprocessing complexity."
were implemented using Synopsys DC and IC Compiler and TASER, as the throughput of the other (approximate) methods is limited to either BPSK or QPSK. This limitation negatively affects the throughput and hardware-efficiency of the design. We conclude by noting that the CGLS, Neumann, and GS detectors are able to support 64-QAM, whereas the CD design is limited to BPSK and QPSK. For the 128 × 8 massive MIMO system (see Figures 4(a) and 4(b)), TASER significantly outperforms the error-rate performance of all these reference designs, with near-ML performance for massive MU-MIMO systems where the number of users is in the same range as the number of receive antennas. We also developed reference ASIC designs for systolic array sizes of N = 9, N = 17, and N = 33. The ASIC designs were implemented using Synopsys DC and IC Compiler and optimized for a TSMC 40 nm CMOS process. The associated implementation results are shown in Table [V]. As for our FPGA designs, the silicon area increases quadratically with the array size N. This can be verified both visually in Figure 7 as well as numerically in Table [V] where we see that the unit areas of each PE and scale unit remain nearly constant, while the total area of the PEUs increases with N². As expected, the unit area of the T̂k,j memories increases with N, as each one of these memories contains a column of an N × N matrix. The critical paths for the N = 9, N = 17, and N = 33 arrays are within the PE’s MAC unit, the inverse square root LUT, and the row broadcasting bus, respectively.

In Table [V] we compare our TASER ASIC implementation to the Neumann-series detector in [23], which is—to the best of our knowledge—the only ASIC design for massive MU-MIMO systems. While the latter offers a significantly higher throughput than our design, TASER’s reduced area and power consumption result in superior hardware-efficiency (measured in throughput per cell area) and power-efficiency (measured in energy per bit). Furthermore, TASER enables near-ML performance for massive MU-MIMO systems where the number of users is in the same range as the number of receive antennas.

### Table IV
ASIC implementation results for different TASER array sizes

| Array size | N = 9 | N = 17 | N = 33 |
|------------|-------|--------|--------|
| BPSK users / time slots | 8 | 16 | 32 |
| QPSK users / time slots | 4 | 8 | 16 |
| Core area [µm²] | 149 738 | 482 677 | 1 382 318 |
| Core density [%] | 69.86 | 68.89 | 72.89 |
| Cell area [GE] | 148 264 | 471 238 | 1 427 962 |
| Max. clock freq. [MHz] | 598 | 560 | 454 |
| Min. latency [clock cycles] | 16 | 24 | 40 |
| Max. throughput [Mb/s] | 298 | 374 | 363 |
| Power estimate [mW] | 41 | 87 | 216 |

---

"These designs use BRAM36s, which are equal to two BRAM18s.

---

Latency than the Neumann-series and CD detectors. In terms of the hardware-efficiency (measured in terms of throughput per FPGA LUTs), our design performs similarly to CGLS, Neumann and GS, and inferior to the CD design. For the 128 × 8 massive MIMO system, all detectors achieve near-ML performance. However, when considering the 32 × 32 large MIMO system (see Figures 4(a) and 4(b)), TASER significantly outperforms the error-rate performance of all these reference designs. We conclude by noting that the CGLS, Neumann, OCD, and GS detectors are able to support 64-QAM, whereas TASER is limited to either BPSK or QPSK. This limitation negatively affects the throughput and hardware-efficiency of TASER, as the throughput of the other (approximate) methods scales linearly in the number of bits per symbol—the provided throughput and hardware-efficiency results favor the CGLS, Neumann, OCD, and GS detectors.

### D. ASIC Implementation Results

We also developed reference ASIC designs for systolic array sizes of N = 9, N = 17, and N = 33. The ASIC designs were implemented using Synopsys DC and IC Compiler and optimized for a TSMC 40 nm CMOS process. The associated implementation results are shown in Table [V]. As for our FPGA designs, the silicon area increases quadratically with the array size N. This can be verified both visually in Figure 7 as well as numerically in Table [V] where we see that the unit areas of each PE and scale unit remain nearly constant, while the total area of the PEUs increases with N². As expected, the unit area of the T̂k,j memories increases with N, as each one of these memories contains a column of an N × N matrix. The critical paths for the N = 9, N = 17, and N = 33 arrays are within the PE’s MAC unit, the inverse square root LUT, and the row broadcasting bus, respectively.

In Table [V] we compare our TASER ASIC implementation to the Neumann-series detector in [23], which is—to the best of our knowledge—the only ASIC design for massive MU-MIMO systems. While the latter offers a significantly higher throughput than our design, TASER’s reduced area and power consumption result in superior hardware-efficiency (measured in throughput per cell area) and power-efficiency (measured in energy per bit). Furthermore, TASER enables near-ML performance for massive MU-MIMO systems where the number of users is in the same range as the number of receive antennas.

---

"These designs use BRAM36s, which are equal to two BRAM18s.

---

Latency than the Neumann-series and CD detectors. In terms of the hardware-efficiency (measured in terms of throughput per FPGA LUTs), our design performs similarly to CGLS, Neumann and GS, and inferior to the CD design. For the 128 × 8 massive MIMO system, all detectors achieve near-ML performance. However, when considering the 32 × 32 large MIMO system (see Figures 4(a) and 4(b)), TASER significantly outperforms the error-rate performance of all these reference designs. We conclude by noting that the CGLS, Neumann, OCD, and GS detectors are able to support 64-QAM, whereas TASER is limited to either BPSK or QPSK. This limitation negatively affects the throughput and hardware-efficiency of TASER, as the throughput of the other (approximate) methods scales linearly in the number of bits per symbol—the provided throughput and hardware-efficiency results favor the CGLS, Neumann, OCD, and GS detectors.
We have developed a corresponding systolic VLSI architecture. TASER does not include preprocessing circuitry, whereas the efficiency as existing massive MU-MIMO data detectors, while results have shown that TASER achieves comparable hardware-anel estimation and data detection (JED) in large SIMO systems. Our novel algorithm, referred to as Triangular Approximate data-detector implementation that uses semidefinite relaxation. for large MIMO is unexplored—a corresponding algorithm and was optimized for wideband systems that use single-carrier frequency-division multiple access (SC-FDMA).

We finally note that there exists a plethora of data-detector algorithms that enable this research project. O. Castañeda and C. Studer were supported in part by Xilinx Inc., and by the US National Science Foundation (NSF) under grants ECCS-1408006 and CCF-1535897. T. Goldstein was supported in part by the US NSF under grant CCF-1535902 and by the US Office of Naval Research under grant N00014-15-1-2676.

VI. CONCLUSIONS

We have proposed—to the best of our knowledge—the first data-detector implementation that uses semidefinite relaxation. Our novel algorithm, referred to as Triangular Approximate SEMinfinite Relaxation (TASER), is suitable for coherent data detection in massive MU-MIMO systems, as well as joint channel estimation and data detection (JED) in large SIMO systems. We have developed a corresponding systolic VLSI architecture and implemented FPGA and ASIC reference designs. Our results have shown that TASER achieves comparable hardware-efficiency as existing massive MU-MIMO data detectors, while providing near-ML performance, even for systems where the number of users is comparable to the number of BS antennas. Hence, for systems supporting a large number of low-rate users (e.g., 16 users or more) where BPSK and QPSK transmission is sufficient, TASER provides a viable alternative to sub-optimal, linear data-detection methods, or optimal but computationally expensive non-linear methods. We also note that TASER can be used in so-called overloaded systems, i.e., systems with more users than BS antennas—such a scenario may be of interest in large sensor networks or for the internet of things (IoT).

There are many avenues for future work. Traditional SDR-based data detection only supports BPSK and QPSK transmission and hard-output data detection. Extending TASER to support higher-order modulation schemes using the methods in [5], [33] is the subject of ongoing research. Furthermore, developing efficient ways to compute soft-output values (in the form of log-likelihood ratio values) within TASER is left for future work. Finally, SDR-based data detection for JED in MU-MIMO systems is an interesting open research topic.

ACKNOWLEDGMENTS

The authors would like to thank Prof. C. Batten for his support with the ASIC design flow. C. Studer would like to thank Prof. W. Xu for insightful discussions on JED. O. Castañeda would like to thank Cornell University’s CienciAmerica Program that enabled this research project. O. Castañeda and C. Studer were supported in part by Xilinx Inc., and by the US National Science Foundation (NSF) under grants ECCS-1408006 and CCF-1535897. T. Goldstein was supported in part by the US NSF under grant CCF-1535902 and by the US Office of Naval Research under grant N00014-15-1-2676.

REFERENCES

[1] O. Castañeda, T. Goldstein, and C. Studer, “FPGA design of approximate semidefinite relaxation for data detection in large MIMO wireless systems,” in Proc. IEEE Intl. Conf. on Circuits and Systems (ISCAS), May 2016.
[2] T. L. Marzetta, “Noncooperative cellular wireless with unlimited numbers of base station antennas,” IEEE Trans. Wireless Commun., vol. 9, no. 11, pp. 3590–3600, Nov. 2010.
[3] F. Rusek, D. Persson, B. K. Lau, E. G. Larsson, T. L. Marzetta, O. Edfors, and F. Tufvesson, “Scaling up MIMO: Opportunities and challenges with very large arrays,” IEEE Signal Process. Mag., vol. 30, no. 1, pp. 40–60, Jan. 2013.
[4] J. Hoydis, S. Ten Brink, and M. Debbah, “Massive MIMO in the UL/DL of cellular networks: How many antennas do we need?,” IEEE Journal on Selected Areas in Communications, vol. 31, no. 2, pp. 160–171, Feb. 2013.
[5] E. Larsson, O. Edfors, F. Tufvesson, and T. Marzetta, “Massive MIMO for next generation wireless systems,” IEEE Communications Magazine, vol. 52, no. 2, pp. 186–195, Feb. 2014.

TABLE V

| Array size | N = 9 | N = 17 | N = 33 |
|------------|------|-------|-------|
| Element    | Unit area | Total area | Unit area | Total area | Unit area | Total area |
| PEs        | 2,391 (1.6 %) | 105,198 (70.9 %) | 2,404 (0.5 %) | 365,352 (77.5 %) | 2,086 (0.1 %) | 1,168,254 (81.8 %) |
| Scale units | 6,485 (4.4 %) | 25,941 (17.5 %) | 6,315 (1.3 %) | 50,521 (10.7 %) | 5,945 (0.4 %) | 95,125 (6.6 %) |
| $T_{k,j}$ memories | 734 (0.5 %) | 5,873 (4.0 %) | 1,451 (0.3 %) | 3,230 (0.6 %) | 2,888 (0.2 %) | 92,426 (6.5 %) |
| Control unit | 459 (0.3 %) | 459 (0.3 %) | 728 (0.2 %) | 1,259 (0.1 %) | 1,259 (0.1 %) |
| Miscellaneous | – | 10,793 (7.3 %) | – | 31,417 (6.7 %) | – | 70,898 (5.0 %) |

TABLE VI

| Detection algorithm | TASER | TASER | Neumann [23] |
|---------------------|-------|-------|-------------|
| Error-rate performance | Near-ML | Near-ML | Near-MMSE |
| Modulation scheme | BPSK | QPSK | 64-QAM |
| Preprocessing | Not included | Not included | Included |
| Iterations | 3 | 3 | 3 |
| CMOS technology [nm] | 40 | 40 | 45 |
| Supply voltage [V] | 1.1 | 1.1 | 0.81 |
| Clock freq. [MHz] | 598 | 560 | 1,000 (1.12 $\times 10^3$) |
| Throughput [Mbps] | 99 | 125 | 1,800 (2.02 $\times 10^3$) |
| Core area [mm$^2$] | 0.150 | 0.483 | 11.1 (8.7 $\times 10^1$) |
| Core density [%] | 69.86 | 68.89 | 73.00 |
| Cell area [kGE] | 142.4 | 448.0 | 12,600 |
| Power [mW] | 41.25 | 87.10 | 8,000 (13.114 $\times 10^3$) |
| Throughput/cell area [b/(s$\times$GE)] | 695 | 279 | 161 |
| Energy/bit [pJ/b] | 417 | 697 | 6476 |

$^a$Technology scaling to 40 nm and 1.1 V assuming: $A \sim 1/\ell^2$, $t_{pd} \sim 1/\ell$, and $P_{dyn} \sim 1/(V^2/\ell)$. $^b$Excluding the gate count of memories.

$^c$At maximum clock frequency and given supply voltage.
[52] M. Benzi, “Preconditioning techniques for large linear systems: a survey,” Elsevier Journal of Computational Physics, vol. 182, no. 2, pp. 418–477, Nov. 2002.

[53] H. Attouch, J. Bolte, and B. F. Svaiter, “Convergence of descent methods for semi-algebraic and tame problems: proximal algorithms, forward–backward splitting, and regularized Gauss–Seidel methods,” Mathematical Programming, vol. 137, no. 1-2, pp. 91–129, Feb. 2013.

[54] S. Burer and R. D. Monteiro, “A nonlinear programming algorithm for solving semidefinite programs via low-rank factorization,” Mathematical Programming, vol. 95, no. 2, pp. 329–357, Feb. 2003.

[55] N. Boumal, “A Riemannian low-rank method for optimization over semidefinite matrices with block-diagonal constraints,” arXiv preprint: 1506.00575, June 2015.

[56] P. Meinerzhagen, C. Roth, and A. Burg, “Towards generic low-power area-efficient standard cell based memory architectures,” in 53rd IEEE Intern. Midwest Symposium on Circuits and Systems (MWSCAS), Aug. 2010, pp. 129–132.

[57] M. Wenk, M. Zellweger, A. Burg, N. Felber, and W. Fichtner, “K-best MIMO detection VLSI architectures achieving up to 424 Mbps,” in IEEE International Symposium on Circuits and Systems (ISCAS), May 2006, pp. 1151-1154.

[58] B. Razavi, Design of Analog CMOS Integrated Circuits, New York: McGraw-Hill, 2002.

[59] C. H. Liao, T. P. Wang, and T. D. Chiueh, “A 74.8 mW soft-output detector IC for 8×8 spatial-multiplexing MIMO communications,” IEEE Journal of Solid-State Circuits, vol. 45, no. 2, pp. 411–421, Feb. 2010.

[60] C. H. Yang, T. H. Yu, and D. Marković, “A 5.8 mW 3GPP-LTE compliant 8×8 MIMO sphere decoder chip with soft-outputs,” in 2010 Symposium on VLSI Circuits, June 2010, pp. 209–210.

[61] E. M. Witte, F. Borlenghi, G. Ascheid, R. Leupers, and H. Meyr, “A scalable VLSI architecture for soft-input soft-output single tree-search sphere decoding,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 9, pp. 706–710, Sep. 2010.

[62] C.-F. Liao, J.-Y. Wang, and Y.-H. Huang, “A 3.1 Gb/s 8×8 sorting reduced K-Best detector with lattice reduction and QR decomposition,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 12, pp. 2675–2688, Feb. 2014.

[63] C. Senning, L. Bruderer, J. Hunziker, and A. Burg, “A lattice reduction-aided MIMO channel equalizer in 90 nm CMOS achieving 720 Mb/s,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 6, pp. 1860–1871, June 2014.