Efficient Majority Voting in Digital Hardware

Stefan Baumgartner, Mario Huemer Senior Member, IEEE, and
Michael Lunglmayr, Member, IEEE

Abstract

In recent years, machine learning methods became increasingly important for a manifold number of applications. However, they often suffer from high computational requirements impairing their efficient use in real-time systems, even when employing dedicated hardware accelerators. Ensemble learning methods are especially suitable for hardware acceleration since they can be constructed from individual learners of low complexity and thus offer large parallelization potential. For classification, the outputs of these learners are typically combined by majority voting, which often represents the bottleneck of a hardware accelerator for ensemble inference. In this work, we present a novel architecture that allows obtaining a majority decision in a number of clock cycles that is logarithmic in the number of inputs. We show, that for the example application of handwritten digit recognition a random forest processing engine employing this majority decision architecture implemented on an FPGA allows the classification of more than seven million images per second.

Index Terms

Random forests, majority decision, classification, field programmable gate array (FPGA), hardware acceleration.

I. INTRODUCTION

Hardware accelerators for machine learning algorithms have become an important research topic in recent years. For example, a large amount of research has been spent on accelerators for neural networks, e.g. [1]–[8]. Alternatives to neural networks seem to have been investigated to a lesser extent. However, as it has been thoroughly demonstrated, e.g. in [9], alternative methods
such as ensemble learning methods (e.g. random forests) can have a comparable inference performance to neural networks. From a hardware implementation perspective, members of the group of ensemble learning methods often have the advantage that they rely on fundamental operations other than the scalar product (as neural networks do), that can be implemented with less complexity in digital hardware. Furthermore, such methods often also show a high parallelization potential.

This work is structured as follows. In Sect. II, we discuss ensemble learning and one of its subgroups, namely random forests, that are used in this work. We advocate a simple architecture suitable for parallel processing of multiple trees in digital hardware. We then present a novel architecture for majority voting in Sect. II. Combining these building blocks enables an efficient random forest acceleration, by exploiting parallelism within its structure. We derive equations for the required number of clock cycles to make a majority decision as well as to fully process a random forest. In Sect. IV, we show FPGA synthesis results demonstrating the low area requirements and high clock speeds that are achievable with this architecture. Finally, we present synthesis and accuracy results for a full random forest engine incorporating the majority decision block for the example of handwritten digit recognition on the MNIST database [10]. These results demonstrate the high inference speed that is achievable with this architecture as, for this example, we were able to obtain a 96% recognition rate with a processing speed that allows classifying over 7 million $28 \times 28$ pixel images per second.

II. ENSEMBLE LEARNING

Ensemble learning uses multiple learners (the ensemble) whose outputs are combined to make a final decision. An ensemble is comprised of so-called base learners [11]. For classification algorithms, the learners’ outputs are typically combined by a majority decision. Famous techniques for ensemble learning methods are bootstrap aggregation (also called bagging), which is used for so-called random forests [12], or boosting [11]. From a hardware implementation perspective, using ensemble learning methods has a variety of advantages. Since multiple learners, typically operating independently of each other on the data, are employed, such methods have a high parallelization potential. The computationally more expensive inference operations of the learners can be calculated in parallel if the available hardware resources allow. The final bottleneck of the whole inference task is then only the combination of the learners’ outputs. In
the following sections, we describe and analyze an efficient architecture combining the learners’ outputs by a majority vote.

A. Decision Tree Learning

A decision tree consists of levels of decision nodes and a final (leaf) level where the inference result is output. We will consider only axis parallel binary trees since they are mainly utilized for random forests. For inference, a tree is applied to an input vector $x$. Starting from its root node, a decision tree is processed level by level, moving along its edges depending on the results obtained from the decision nodes [13]. Each comparison node compares one coordinate of a $p \times 1$ input vector $x$ with the comparison value of the current node. As this results in splitting an area of $\mathbb{R}^p$ into two parts, we will call the coordinate of a node splitting coordinate and the comparison value splitting value. In this work, the splitting coordinates and the splitting values are learned from training data by the CART [12] algorithm for random forests.

B. State-of-the-Art on Tree Inference Hardware Accelerators

In [14,15], implementations of tree inference structures on FPGAs have been discussed. In these works, the main focus was on building pipelined versions of tree accelerators relying on parallelized node implementations in logic. There, the described versions range from accelerators using single node hardware up to implementing all nodes in parallel. In the latter, the parallelizing node comparisons and combining comparison results require a large amount of distributed logic and distributed memory resources.

For random forest implementations, one has to process multiple trees to obtain a classification result. This opens the possibility of processing multiple trees in parallel, which, according to the authors’ opinion, is preferable to parallelizing the processing of a single tree. For this, we advocate the use of a lightweight tree inference architecture, as discussed in the next section. Although the structure is similar to the “Universal Node Architecture” of [14], it is even more simplified and it utilizes an FPGA’s Block RAMs for implementation.

For random forests, the classifications of the individual trees have to be combined, typically using a (unweighted) majority decision. As this represents a bottleneck, an efficient hardware acceleration of this task is crucial. An interesting approach to obtain a majority vote in hardware is described in [16,17]. There, multiple sorting networks are utilized to accomplish the majority decision. However, the number of clock cycles needed for sorting with the proposed sorting
networks scales linearly with the number of trees \( T \) in a random forest as well as with the number of classes \( K \): the complexity in terms of number of clock cycles is of \( \mathcal{O}(T + K) \). Even with more time-optimized sorting networks (having a more complicated structure), the number of clock cycles would still be of \( \mathcal{O}((\log(T))^2) \) \( [18] \). Our majority decision block, which is detailed in the following, has a clock cycle complexity of \( \mathcal{O}(\log(T)) \), which is clearly beneficial for a large number of decision trees.

C. Accelerating Inference for Random Forests

When using an appropriate numbering of the nodes, starting at the root node with ‘1’, the transition from a node of one level of a tree to a node of a lower level can be implemented very efficiently by a left shift of the (binary) node number followed by an increment of one if the node comparison was true, or by no increment otherwise. This leads to the architecture for tree inference that is schematically shown in Fig. [1]. It consists of two memories representing the tree (implemented as Block RAMs on the FPGA), the split coordinate memory, and the split value memory. The latter also contains the values of the leaf nodes that are output as classification result \( y \) if the leaf level is reached. The addresses of the memory entries correspond to the node number of the trees. The simple node address calculation hardware is depicted at the bottom of Fig. [1]. Due to the constant left shift when moving down the levels of the tree, the addition of one can be implemented by simply setting the least significant bit of the node address. This structure allows processing one level of a tree within three clock cycles (one clock cycle to get the outputs of the tree memories, one clock cycle to access the corresponding coordinate of \( x \), and one clock cycle to perform the comparison and update the node address). Although the architecture shown in Fig. [1] is not directly pipelineable, the simplicity of this structure easily allows parallel processing of multiple trees in hardware (the number of trees that can be implemented in parallel is mainly defined by the number of available memories), which is beneficial for a random forest scenario. This is also supported by the fact that in a random forest typically the trees are different from each other. Thus, for a pipelined implementation one might have to exchange the tree parameters (the comparison values and the coordinates) during inference, complicating the overall structure and potentially emptying the pipeline. The proposed structure, however, easily allows implementing 40 trees of height 14 in parallel plus the majority decision architecture on state-of-the-art FPGAs, as we demonstrate in Sect. [IV-B].
Fig. 1: Tree inference architecture.

III. MAJORITY DECISION

The majority decision part of a random forest maps a vector of $T$ integer numbers (the class outputs of the individual trees) to the number occurring most frequently. In Fig. 2 we schematically show the proposed architecture for performing a majority vote in hardware. As described below, the complexity scales only logarithmically with $T$. However, as the drawing in Fig. 2 shows, the area requirements for the proposed architecture scale linearly with $K$. We will first describe the iterative version of the architecture (as it is drawn) and then detail how the architecture can be pipelined.

A. Architecture

1) Iterative Architecture: In a first step, the $T$ integer input class values $y_i \in 0, ..., K - 1, i = 0, ..., T - 1$ are decoded into their one-hot representation, i.e. into vectors of length $K$ containing all ‘0’ s but a ‘1’ at the $y_i$-th position. Then, the count of the members of each class in the set of input values should be determined. Hence, all bits at the $j$-th position, $j = 0, ..., K - 1$, of the one-hot vectors have to be summed up. For this purpose, $K$ parallel adder trees are employed. In order to obtain an efficient design, the adders of every adder tree operate with the minimum required input bit width, which is one in the first stage and increases by one in each subsequent stage. That is, the first stage of every adder tree consists of $\left\lceil \frac{T}{2} \right\rceil$ one-bit adders with an output bit width of two, while at its last stage one $\lceil \log_2(T) \rceil$-bit adder is used. To maintain a high clock frequency, registers (drawn in violet in Fig. 2) are introduced after every stage of an adder tree. Every output of the $K$ adder trees is the count of the corresponding class in the set of input class values. For further processing, the class counts have to be represented in the two’s complement and thus a ‘0’ sign bit is appended in front of every output of the adder trees (at the position over the “-” of the subtrahends).
These class counts in two’s complement serve as the initial values of the registers feeding the $K$ parallel subtractors, shown below the adder trees in Fig. 2. The residual part of the circuit shown in Fig. 2 is used to iteratively subtract the most significant ‘1’ bit of all class counts (determined by the OR gates and the leading one detector - LOD) from all individual count sums. For this, only those counts that are still positive will be considered (AND gates with negated inputs from the sign bits). This will be done until all class counts are negative. The index of the last non-negative class count identifies the class that was output by the learners with maximum frequency. This number is output by the encoder at the bottom of Fig. 2. As one is interested in the class number of the cycle before all class counts are negative, the encoder’s output is delayed by a register stage.

2) **Pipelined Architecture:** The architecture described in the last section works in an iterative manner, since the adder tree output values are decreased iteratively until all values are negative,

\[1\text{In case of a draw the class with the highest class number is the output class.}\]
which might take up to \( \lceil \log_2(T) \rceil + 1 \) iterations. Thus, a majority decision cannot be made at every clock cycle. In many application scenarios, this is not a problem, since not at every clock cycle classification results from e.g. decision tree classifiers of a random forest are available, which is also the case for our random forest implementation. However, in some scenarios, a pipelined majority decision architecture might be needed and thus we make slight adaptions such that the proposed architecture can provide a majority decision at every clock cycle. That is, the iterative subtraction of the adder tree output values by the LOD output values is “unfolded” to \( \lceil \log_2(T) \rceil \) stages. In each stage, one LOD decision and \( K \) parallel subtractions take place. If all sign bits in a stage are ‘1’, the outputs of the previous stage are passed to all following stages, discarding their outputs.

B. Analysis

In the following, we consider the number of clock cycles that are needed to make a majority decision with the architectures described in Sect. III-A. Since a decoder is a low-complexity block, no registers between decoders and adder trees are introduced. The \( K \) parallel adder trees consist of \( \lceil \log_2(T) \rceil \) adder stages, and thus \( \lceil \log_2(T) \rceil \) clock cycles after the input valid strobe the class counts are available at the outputs of the adder trees. For the iterative architecture described in Sect. III-A1, the required number of clock cycles can be determined as follows. The adder tree results are stored in registers before the iterative subtraction of the class counts starts, which adds another clock cycle. Given the stored class counts in the registers, the residual number of clock cycles is equal to the number of ‘1’ bits in the bit pattern of the maximum class count’s value plus one cycle to make all count values negative. The best case is, when the maximum count is a power of two, giving a lower limit of the overall required number of clock cycles for the majority decision

\[
N_{iter,\text{min}} = \lceil \log_2(T) \rceil + 3. \tag{1}
\]

The worst case occurs, when the binary maximum class count contains only ‘1’ bits at bit positions behind the most significant ‘1’ bit (i.e. the maximum class count is a power of two minus one). As the maximum number of ‘1’ bits is \( \lfloor \log_2(T) \rfloor \), the upper bound of the overall required number of clock cycles for the majority decision is

\[
N_{iter,\text{max}} = \lceil \log_2(T) \rceil + \lfloor \log_2(T) \rfloor + 2. \tag{2}
\]
Since only a part of the whole architecture works iteratively, there is no need to wait until the majority decision has finished to feed the next input values into the architecture. This means, every \(\lceil \log_2(T) \rceil + 1\) clock cycles a new majority decision can be started, which guarantees that the proposed iterative architecture works properly for all constellations of input values.

For the pipelined version of the majority decision architecture detailed in Sect. III-A2, the number of needed clock cycles is constant:

\[
N_{\text{pipe}} = \lceil \log_2(T) \rceil + \lfloor \log_2(T) \rfloor + 1.
\] (3)

Here, the worst case for the maximum class count has to be assumed, but the iterative subtraction of the class counts can in this case already be abandoned when all values but one are negative. However, this is only an initial delay and afterward a new majority decision is available at every clock cycle.

IV. RESULTS

A. Synthesis Results for the Majority Decision Block

In the following, we present the synthesis results of the proposed majority decision block for an Altera Stratix V 5SGXEA7 FPGA. To gain insight into how the number of inputs \(T\) and classes \(K\) influence the restricted maximum clock frequency \(f_{\text{max}}\) and the number of required adaptive logic modules (ALMs) required, syntheses are conducted for different \(T\) and \(K\), varying from 4 to 512 and 2 to 500, respectively. The obtained results for the iterative architecture are shown in Fig. 3. Especially for more than two classes, it can be observed that \(f_{\text{max}}\) is only slightly affected by the number of inputs \(T\) above around 60 inputs. Obviously, the number of classes \(K\) has the larger influence on \(f_{\text{max}}\). The number of ALMs needed scales linearly with \(T\) and \(K\) and even a majority decision block for 500 classes and 512 inputs fits into the specified FPGA (199795 ALMs are required for this setup, which corresponds to a logic utilization of 85 %).

The synthesis results for the pipelined architecture are plotted in Fig. 4. It can be observed that the behavior of the obtained curves is similar to that of the iterative architecture. However, the maximum clock frequency of the pipelined architecture for a specific setup (fixed \(T\) and \(K\)) is significantly lower than the corresponding one of the iterative architecture. Furthermore, the number of ALMs required for the pipelined architecture is higher and for \(T = 512\) inputs and \(K = 500\) classes, the design no longer fits into the FPGA.
Fig. 3: Synthesis results for the iterative architecture.

Fig. 4: Synthesis results for the pipelined architecture.

B. Application Example: Handwritten Digit Recognition

In this section, we describe results for a random forest processing engine comprised of multiple instances of the tree processing units as shown in Fig. 1 and an instance of the majority decision unit. Processing of a tree with $l$ levels of decision nodes followed by one level of terminal nodes requires $3l + 1$ clock cycles (three clock cycles per level for the processing of a decision node...
and one clock cycle to output the value of the terminal node as $y$). Assuming that $T$ trees can be processed in parallel in digital hardware, and combined with the iterative majority decision architecture, this leads to a worst case number of clock cycles of

$$3l + \lceil \log_2(T) \rceil + \lfloor \log_2(T) \rfloor + 3$$

(4)

to finish the classification of an input vector $x$ using a random forest of $T$ trees.

We synthesized the described architecture for a random forest trained on the MNIST handwritten digit database [10]. For this, we used 40 trees and 14 levels of decision nodes per tree. Each tree of the random forest has been learned with a random selection of 75% of the 60000 training images. To obtain the splitting coordinates, only $\sqrt{784} = 28$ of the 784 coordinates (again selected randomly) of each image ($28 \times 28$ pixels) have been allowed to be selected to learn the best splitting coordinates, as it is typical for random forests [13]. This allowed obtaining a classification performance on the MNIST test set (10000 images) of 96% correctly classified digits. For reproducibility, we uploaded the contents of the tree memories to [19]. Although this performance is below the best classification performances described in the literature [10], it is comparable to the state-of-the-art of hardware architectures for this problem in terms of inference accuracy. When calculating the required number of clock cycles using (4) for this use case one obtains $3 \cdot 14 + \lceil \log_2(40) \rceil + \lfloor \log_2(40) \rfloor + 3 = 56$ clock cycles for the classification of a single image. However, assuming that processing a tree requires more clock cycles than the majority decision, one can input new data vectors $x$ already after tree processing is finished. That is, after the 56 clock cycles for the first classification one can obtain new classifications every $3 \cdot 14 + 1 = 43$ clock cycles. As one can see from Tab. [I] besides the number of block RAM bits, the hardware requirements of the random forest architecture using the proposed majority decision block are very low. The block RAM bits are used to store the vectors $x$ as well as the split coordinates and the split values for each tree. The memory is typically also the limiting factor for this architecture for larger problem sizes. The authors would like to point out that the main aim was not to achieve the best classification performance, but to demonstrate the inference speed that is achievable with this architecture. For the described problem, the architecture is able to classify more than seven million images per second while still maintaining a, as we think, decent classification performance. Furthermore, we want to point out that the used

\[\text{The specified timing is valid only for the described architecture not including the time required for the data handling.}\]
TABLE I: Synthesis results for the full RF architecture

| FPGA: Stratix V 5SGXEA7 |
|-------------------------|
| Slices/ALMS | Registers | DSP blocks | Block RAM in Mbits | Max. clock in MHz |
| 2709 | 2495 | 0 | 28.03 | 303.4 |

TABLE II: Literature reports on machine learning hardware for MNIST

| Work | Learning Algorithm | FPGA/Board | Max. clock frequ. (MHz) | Clock cycles | Correctly classified | Class. images/second |
|------|-------------------|------------|-------------------------|--------------|---------------------|----------------------|
|      | SVM               | Stratix III EP3SE260 | ≤ 250 | n.r. | 98.96 % | ≈ 10 000 |
|      | CNN               | Artix 7    | 300 | 17400 | 98.80 % | ≈ 17 250 |
|      | SNN               | Virtex 7   | ≈ 100 | n.r. | 92.92 % | ≈ 320 |
|      | FCNN              | Virtex 7   | 490.9 | 2034 | 98.60 % | 240 905 |
|      | RF                | Stratix V 5SGXEA7 | 303.4 | 56 | 96.00 % | 7 055 813 |

random forest was applied directly on the image vectors without using any pre-processing at all. This demonstrates the potential of the proposed random forest architecture. A comparison with state-of-the-art implementations of hardware accelerators for the MNIST application is shown in Tab. II. Although some of the compared methods show a better classification performance for the problem at hand, the presented architecture is about 30 times faster than the fastest state-of-the-art implementation used for comparison.

V. CONCLUSION

We presented a novel hardware implementation for finding a majority decision in digital hardware. For this architecture, the number of required clock cycles for a majority vote depends logarithmically on the number of its inputs. We analyzed the number of clock cycles for iterative and pipelined variants of the architecture. Furthermore, we showed synthesis results demonstrating the resource requirements as well as the obtainable clock frequencies for different problem sizes. Finally, we demonstrated the capabilities of our approach for majority voting in

\(^3\)Not reported.
hardware in combination with a low complexity tree inference architecture. We applied the resulting random forest hardware implementation to the MNIST dataset and demonstrated that more than seven million classifications per second are possible on the utilized FPGA.

REFERENCES

[1] M. Papadonikolakis and C.-S. Bouganis, “A Novel FPGA-Based SVM Classifier,” in 2010 International Conference on Field-Programmable Technology, 2010, pp. 283–286.

[2] S. Mujawar, D. Kiran, and H. Ramasangou, “An Efficient CNN Architecture for Image Classification on FPGA Accelerator,” in 2018 Second International Conference on Advances in Electronics, Computers and Communications (ICAECC), 2018, pp. 1–4.

[3] S. Li, Z. Zhang, R. Mao, J. Xiao, L. Chang, and J. Zhou, “A Fast and Energy-Efficient SNN Processor With Adaptive Clock/Event-Driven Computation Scheme and Online Learning,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 4, pp. 1543–1552, 2021.

[4] L. D. Medus, T. Iakymchuk, J. V. Frances-Villora, M. Bataller-Mompeán, and A. Rosado-Muñoz, “A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks,” IEEE Access, vol. 7, pp. 76084–76103, 2019.

[5] X. Chang, H. Pan, W. Lin, and H. Gao, “A Mixed-Pruning Based Framework for Embedded Convolutional Neural Network Acceleration,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 4, pp. 1706–1715, 2021.

[6] T. Yuan, W. Liu, J. Han, and F. Lombardi, “High Performance CNN Accelerators Based on Hardware and Algorithm Co-Optimization,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 1, pp. 250–263, 2021.

[7] J. Wang, J. Lin, and Z. Wang, “Efficient Hardware Architectures for Deep Convolutional Neural Network,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 6, pp. 1941–1953, 2018.

[8] A. Azarmi Gilan, M. Emad, and B. Alizadeh, “FPGA-Based Implementation of a Real-Time Object Recognition System Using Convolutional Neural Network,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 4, pp. 755–759, 2020.

[9] M. Fernández-Delgado, E. Cernadas, S. Barro, and D. Amorim, “Do We Need Hundreds of Classifiers to Solve Real World Classification Problems?” J. Mach. Learn. Res., vol. 15, no. 1, pp. 3133–3181, Jan. 2014.

[10] Y. LeCun, C. Cortes, and C. Burges, “MNIST Handwritten Digit Database,” 2010. [Online]. Available: http://yann.lecun.com/exdb/mnist

[11] R. E. Schapire and Y. Freund, Boosting: Foundations and Algorithms. MIT Press, 2012.

[12] L. Breiman, J. Friedman, C. J. Stone, and R. A. Olshen, Classification and Regression Trees. CRC press, 1984.

[13] T. Hastie, R. Tibshirani, and J. Friedman, The Elements of Statistical Learning, ser. Springer Series in Statistics. New York, NY, USA: Springer New York Inc., 2001.

[14] J. R. Struhalik, “Implementing Decision Trees in Hardware,” in 2011 IEEE 9th International Symposium on Intelligent Systems and Informatics, 2011, pp. 41–46.

[15] F. Saqib, A. Dutta, J. Plusquellec, P. Ortiz, and M. S. Pattichis, “Pipelined Decision Tree Classification Accelerator Implementation in FPGA (DT-CAIF),” IEEE Transactions on Computers, vol. 64, no. 1, pp. 280–285, 2015.

[16] Barbareschi, S. Del Mario Prete, F. Gargiulo, A. Mazzeo, and C. Sansone, “Decision Tree-Based Multiple Classifier Systems: An FPGA Perspective,” in Multiple Classifier Systems - 12th International Workshop, MCS 2015, 2015.

[17] M. Barbareschi, S. Barone, and N. Mazzocca, “Advancing Synthesis of Decision Tree-Based Multiple Classifier Systems: an Approximate Computing Case Study,” Knowledge and Information Systems, vol. 63, no. 6, pp. 1577–1596, 2021.
[18] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, *Introduction to Algorithms*, 2nd ed. The MIT Press, 2001.

[19] M. Lunglmayr, “Inference of a Trained RF on the MNIST Dataset in Matlab.” [Online]. Available: https://github.com/mlunglma/MNISTRF