Article

Energy-Efficient Ternary Multipliers Using CNT Transistors

Sepehr Tabrizchi 1, Atiyeh Panahi 1, Fazel Sharifi 2, Hamid Mahmoodi 3 and Abdel-Hameed A. Badawy 4,*

1 Faculty of Computer Science and Engineering, Shahid Beheshti University G. C., Tehran 1983963113, Iran; s.tabrizchi@ipm.ir (S.T.); at.panahi@mail.sbu.ac.ir (A.P.)
2 Department of Electrical and Computer Engineering, Graduate University of Advanced Technology, Kerman 7631133131, Iran; f.sharifi@kgut.ac.ir
3 Department of Electrical and Computer Engineering, San Francisco State University, San Francisco, CA 94132, USA; mahmoodi@sfsu.edu
4 Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM 88003, USA
* Correspondence: badawy@nmsu.edu

Received: 5 March 2020; Accepted: 31 March 2020; Published: 14 April 2020

Abstract: In recent decades, power consumption has become an essential factor in attracting the attention of integrated circuit (IC) designers. Multiple-valued logic (MVL) and approximate computing are some techniques that could be applied to integrated circuits to make power-efficient systems. By utilizing MVL-based circuits instead of binary logic, the information conveyed by digital signals increases, and this reduces the required interconnections and power consumption. On the other hand, approximate computing is a class of arithmetic computing used in systems where the accuracy of the computation can be traded-off for lower energy consumption. In this paper, we propose novel designs for exact and inexact ternary multipliers based on carbon-nanotube field-effect transistors (CNFETs). The unique characteristics of CNFETs make them a desirable alternative to MOSFETs. The simulations are conducted using Synopsys HSPICE. The proposed design is compared against existing ternary multipliers. The results show that the proposed exact multiplier reduces the energy consumption by up to 6 times, while the best inexact design improves energy efficiency by up to 35 time compared to the latest state-of-the-art methods. Using the imprecise multipliers for image processing provides evidence that these proposed designs are a low-power system with an acceptable error.

Keywords: CNFETs; approximate computing; multiple-valued logic

1. Introduction

The rapid evolution of the semiconductor industry has increased the number of components and complexity per unit area of a chip. Moore’s law has set a growth roadmap for the IC industry to double the number of transistors per unit area in every new generation of devices and technology. Consequently, the feature size of transistors shrunk by 0.7X every two years following Moore’s law [1]. The natural consequences of a decrease in the size of MOS transistors lead to challenges such as the increase of leakage current, quantum physical effects, and major complications as the results of thermal fluctuations, to name a few [1]. Researchers have been exploring emerging material and devices to replace classic MOS transistors and silicon-based chips as the beyond Moore’s law alternatives. Resonant tunneling diodes (RTD), single-electron transistors (SET), quantum-dot cellular automata (QCA), and finally, carbon nanotube field-effect transistors (CNFET) are the most outstanding alternatives for MOSFET [2–5].
Among all the emerging nano-devices, carbon nanotubes are the most promising candidates for channel material in the future generation of transistors because of their ballistic transportation and their thin bodies and for other reasons [6]. Carbon nanotube field-effect transistors operate faster, with less energy consumption compared to their silicon counterparts [7]. There are many similarities in the inherent characteristics of CNFETs and MOSFETs. Such similarities make CNFETs the appropriate replacement for MOSFET-like circuits with just a minor change in the MOSFET platform [8]. Also, CNFETs benefit from their adjustable threshold voltage, which is as easy as setting the diameter of the nanotube. In other words, the threshold voltage of CNFETs only depends on the diameter of the under-gate nanotubes. This unique characteristic of CNFETs makes them appropriate for designing MVL circuits [9].

MVL designs use more than two logic levels for representing their values. Compared to binary logic, each digit in MVL represents more data: therefore, the bandwidth and the number of lines for data transmission are less. On the other hand, for conceptual and implementation issues, choosing the optimal radix is of great importance [10]. For radix selection, we need a performance measurement metric. The product value of the radix by the required number of digits, which expresses a fixed range of numbers, is the performance measurement metric of choice.

Regarding the metric above, $e$-based ($e = 2.718$) operations are the optimum case. Ternary logic is superior to binary logic if we use the above metric since three is the closest integer to $e$ [11]. Ternary logic provides the most efficiency with its lower energy consumption as a result of the reduction in the number of interconnection wires and the cost of data carriage [11].

Energy consumption is a primary concern in current and future systems [12]. Using MVL and low-power technologies such as CNFETs can reduce the power dissipation of arithmetic and logic circuits. Another low power technique that researchers have explored is approximate or inexact computing [13]. In approximate arithmetic circuits, for some input combinations, the output of the design is inexact. Such designs will reach minimum power consumption by using less hardware. Hence, the designs will have a lower area while sacrificing computation accuracy but meeting an acceptable accuracy [13]. Approximate computing has its applications in digital signal processing, including voice and image processing [13]. In these applications, exact computing is not as important as in other arithmetic applications. Humans cannot distinguish minute imperfection in audio and video [13]. An approximation can be applied at different levels of design abstraction from algorithms to circuit design. Imprecise circuits such as approximate logical gates, adders, and multipliers could be useful in media processing without significant degradation in the output quality. Multipliers are one of the basic blocks used in different DSP applications, such as image filtering or image multiplication [13]. Therefore, an inexact multiplier with a reasonable error can improve energy efficiency in signal processing applications significantly.

In this paper, we propose a novel CNFET-based ternary one-trit multiplier. This exact design has less power and energy consumption compared to the other state-of-the-art designs. To reap the benefits of approximate computing, we propose to convert exact designs into inexact designs with a minor change in the original exact methodology. In this work, we have applied approximate designs in image processing applications, and the results show a balanced design trade-off between the accuracy and the energy consumption of the proposed designs.

The rest of the paper is organized as follows: The next section describes in detail the structure, merits, and demerits of CNFETs. Section 3 illustrates the detailed structure of the proposed designs. Section 4 contains the simulation results of the proposed exact and inexact designs and compares them to existing methods. Section 5 presents the results of utilizing the proposed methods in image processing applications, and finally, Section 6 concludes the paper.

2. Carbon Nanotube Field-Effect Transistor (CNFET)

A carbon nanotube (CNT) is a sheet of graphene rolled up like a tube with a diameter in the order of nanometers [14]. These graphene tubes are used as the gate channels in CNFETs. A CNT can be a
single-walled CNT (SWCNT), which is composed of a single tube, or it can be a multi-walled CNT (MWCNT), which has several tubes that have been rolled up inside each other [15]. Some favorable characteristics of single-walled CNFETs include lower short channel effects in short channel lengths, higher gain, larger $I_{\text{ON}}/I_{\text{OFF}}$ ratio, reduced power consumption as a result of ballistic transport in a transistor body with one-dimensional structure. These advantages are why many researchers feel that carbon nanotubes are a suitable candidate for future transistors [16,17].

Carbon nanotube transistors are grouped into three different types, which have been named Schottky-Barrier (SB), partially gated (PG), and doped S/D CNFET. The first group has robust ambipolar characteristics and a small $I_{\text{ON}}/I_{\text{OFF}}$ ratio. In this type of CNFETs, gate bias determines the transistor functionality. Hence, it is not suitable for conventional CMOS logic families. The second group is uniformly doped and works in depletion mode. Doped S/D transistors, the third group, work in enhancement or depletion mode. They have a unipolar characteristic and reduced OFF leakage current and are suitable for MOSFET-like circuits [18].

The atomic structure of CNFETs is determined by the chiral vector $(n, m)$. To be more specific, $n$ and $m$ indices determine the chirality, and chirality affects conductance. For instance, a nanotube is metallic if the difference of these vector indices is divisible by three; otherwise, the nanotube is a semiconductor. As described in [19], $(n, m)$ indices determine the perimeter vector, as defined in Equation (1).

$$\vec{A} = (n, m) = n\vec{a}_1 + m\vec{a}_2$$

(1)

In this case, $\vec{a}_1$ and $\vec{a}_2$ are the basis vectors of graphene lattice. They separated by an inter-angle of $60^\circ$ with ($a_1 = a_2 = a_0 = 0.246 \text{ nm}$). The magnitude value of the vector $\vec{A}$ is calculated as in Equation (2). Equation (3) calculate the diameter of the nanotube. (3) [19].

$$A = a_0 \sqrt{n^2 + m^2 + nm}$$

(2)

$$D_{\text{CNT}} = \frac{\pi A}{\pi} = \frac{a_0}{\pi} \sqrt{n^2 + m^2 + nm}$$

(3)

In the above equations, $a_0$ is the basis vector of graphene lattice, and $n$ and $m$ are chiral vector indices. The following Equation (4) determines the threshold voltage of CNFETs [20].

$$V_{\text{th}} \approx \frac{E_g}{2e} = \frac{\sqrt{2}}{2} \frac{aV_{\pi}}{eD_{\text{CNT}}} \approx \frac{0.43}{D_{\text{CNT}}(\text{nm})}$$

(4)

where $a$ is the carbon-to-carbon atom distance, $V_{\pi}$ is the carbon $\pi - \pi$ band energy in the tight bonding model, $e$ is the unit electron charge, and $D_{\text{CNT}}$ is the diameter of CNTs, as calculated in Equation (3). By considering (1) through (4), we can conclude that the threshold voltage of CNFETs depends on the diameter of the under-gate tubes; and, consequently, by changing the chiral vector indices, nanotube diameter and the threshold voltage are set quickly. This important unique characteristic of CNFETs makes them suitable for use in MVL logic circuits.

Due to the properties mentioned above for carbon nanotube-based transistors, we utilize single-walled S/D CNFETs for designing ternary exact and inexact multipliers.

### 3. Proposed Work

This section describes the proposed ternary multipliers in detail. It is essential to mention that in ternary logic, the output is equal to “0”, “1”, or “2” logic levels with equivalent voltages of “0”, “$V_{dd}/2$”, and “$V_{dd}$”. As mentioned previously, we propose an exact multiplier which has two ternary input digits and a ternary product and carry digits as outputs. Table 1 shows the truth table. Then, we relaxed the exact output’s result of the cell for an input combination to reach better performance in specific applications like DSP. The approximate designs are different from the exact ones because of the elimination of some parts of the exact circuit.

---

**References**

1. [15] 
2. [16] 
3. [17] 
4. [18] 
5. [19] 
6. [20]
In this section, the proposed exact design of the ternary one-trit multiplier is described. First of all, it is essential to mention that in the schematic design of all the proposed methods, $Out_1(X)$ is the output of the circuit, as shown in Figure 1. This circuit gets a ternary digit of $X$ as its input and produces $Out_1(X)$ and $Out_2(X)$ as binary outputs. $Out_2(X)$ is the negated of the $Out_1(X)$ that is utilized in the proposed methods. The truth table of these two outputs is illustrated in Table 2. Also, in the schematic of the circuits, the NTI and PTI are negative ternary inverter and positive ternary inverter, respectively, their functions are detailed in Table 2 [8].

![Figure 1. Schematic design of the Out₁ and Out₂ output.](image)

Table 1. Truth Table of One-Trit Ternary Multiplier.

| A | B | Product | Carry |
|---|---|---------|-------|
| 0 | 0 | 0       | 0     |
| 0 | 1 | 0       | 0     |
| 0 | 2 | 0       | 0     |
| 1 | 0 | 0       | 0     |
| 1 | 1 | 1       | 0     |
| 1 | 2 | 2       | 0     |
| 2 | 0 | 0       | 0     |
| 2 | 1 | 2       | 0     |
| 2 | 2 | 1       | 1     |

3.1. The Proposed Exact Design

The schematic design of the exact product digit is shown in Figure 2. We can conclude from Figure 2, and the truth table of a one-trit multiplier shown in Table 1, for the first three input combinations, only the leftmost NFET of the pull-down network will be ON since NTI (A) would be logically equal to “2”. For the input conditions that the first input is equivalent to “1”, the middle transmission gate of the pull-up network turns on, and the second input reaches to the output node. If the input digits would be equal to “20” or “21”, the middle NFET of pull-down network and the two leftmost PFETs of the pull-up network will be activated, respectively. For the last input combination wherein both of the inputs are equal to “2”, the rightmost transistors turn on. In other words, for this condition, the product digit should be equal to “1”; hence, both of the pull-up and pull-down networks are active, and by a resistive division, the output becomes logically equal to “1”. The proposed design for the carry out digit has been illustrated in Figure 3 and its output is “0” for all input conditions except for the last input combination of Table 1. In this situation, the pull-up network and the rightmost
NFET transistors of the pull-down network go ON, and the result would be equal to “V\text{dd}/2” at the carry output node. The method for voltage dividing to produce “V\text{dd}/2” at the output is more detailed in [21]. The transient responses of the proposed exact multiplier are shown in Figure 4, which confirms its correct operation.

Figure 2. Schematic design of the proposed exact multiplication digit.

Figure 3. Schematic design of the proposed exact carry output digit.

Figure 4. Transient responses of the proposed exact multiplier.
3.2. The Proposed Inexact Designs

In this section, the proposed inexact designs are discussed further. Generally, these inexact designs relax the product or carry output digit for only the last inputs combination of Table 1, which is encircled. The reason for allowing this input combination to be imprecise is that this is the only combination in which the value of its output is equal to “1,” while none of the inputs are “1”. Thus, the design of outputs will be more costly since the outputs can not be reached by using any inputs directly. This relaxation occurs by removing some parts of the exact design and consequently having an inexact result at the output.

3.2.1. First Inexact Design

In this design, the product digit of the ternary multiplier would equal “0” for the last input condition of Table 1. Also, in this design, the carry output digit is equal to “0” for all input combinations. In other words, we have the output of “00” for the input combination of “22”. Figure 5 shows the schematic at the transistor level of the first design method, which is a modified version of the exact design we discussed previously.

3.2.2. Second Inexact Design

As we know, the product digit for the input digits of “22” is equal to “1” in the exact methods. Nevertheless, just like the first inexact method, the last part of the exact design is eliminated, which causes the product digit to be logically equal to “2” for this input combination. The schematic design of the second inexact method has been shown in Figure 6. The second method also considers the inexact carry output. In this design, the carry output digit would be equal to zero for all of the inputs. Hence, the circuit which generates the carry output is eliminated, and the carry output node is connected to the ground voltage to be equal to “0”.
3.2.3. Third Inexact Design

The main idea of designing this circuit is to have an exact carry output digit to have a more precise design. The product digit of this method is the same as the first inexact design. Therefore, we have “1” and “0” at the carry and product outputs respectively for the “22” input pattern.

3.2.4. Fourth Inexact Design

The significant difference between the second and fourth designs is that the output carry is exact in this design. But its product digit would be equal to “2” for the “22” input combination, just like the second method.

3.2.5. Fifth Inexact Design

Finally, this design keeps the previous value of the product digit for the “22” input pattern. Figure 7 represents the schematic design of this circuit. If the two input trits were logically equal to “2”, none of the paths will be active, and the output capacitor holds the previous product value. This design is exact for some input chains and inexact for some others. If the previous value of the product digit is equal to “1” and both of the next inputs would be equal to “2”, the product digit is “1”, and hence, it would be an exact result. The probability of an exact product result is more than the other proposed inexact designs. It should be mentioned that the carry output is exact in this design. It seems that this is a sufficient accuracy for most DSP applications. This will be further discussed in the next sections of this paper. Table 3 shows the truth table of all proposed inexact ternary multipliers.
Table 3. Truth Table of inexact ternary multipliers.

| $A$ | $B$ | Inexact 1 Product | Inexact 2 Product | Inexact 3 Product | Inexact 4 Product | Inexact 5 Product | Carry | Carry | Carry | Carry |
|-----|-----|-------------------|-------------------|-------------------|-------------------|-------------------|-------|-------|-------|-------|
| 0   | 0   | 0                 | 0                 | 0                 | 0                 | 0                 | 0     | 0     | 0     | 0     |
| 0   | 1   | 0                 | 0                 | 0                 | 0                 | 0                 | 0     | 0     | 0     | 0     |
| 0   | 2   | 0                 | 0                 | 0                 | 0                 | 0                 | 0     | 0     | 0     | 0     |
| 1   | 0   | 0                 | 0                 | 0                 | 0                 | 0                 | 0     | 0     | 0     | 0     |
| 1   | 1   | 1                 | 1                 | 1                 | 1                 | 1                 | 1     | 1     | 1     | 1     |
| 1   | 2   | 2                 | 2                 | 2                 | 2                 | 2                 | 2     | 2     | 2     | 2     |
| 2   | 0   | 0                 | 0                 | 0                 | 0                 | 0                 | 0     | 0     | 0     | 0     |
| 2   | 1   | 2                 | 2                 | 2                 | 2                 | 2                 | 2     | 2     | 2     | 2     |
| 2   | 2   | 0                 | 0                 | 2                 | 0                 | 1                 | 1     | 2     | 1     | X     |

4. Simulation Results

This section presents the simulation results of all the proposed designs in detail. Simulations are conducted in Synopsys HSPICE with the compact SPICE model for CNFET devices presented in [22–24]. Table 4 shows some critical parameters of this model. For fairness, for all designs in our simulations, the number of nanotubes under the gates for any transistor is fixed to five. The delay, power, and energy consumption of the proposed designs are compared with the previous exact designs in Table 5 for 200 MHz operational frequency and a 2fF load capacitor at the output nodes. To compare the area of the proposed designs with existing designs in the literature, the number of transistors and the total width of transistors for each design are compared as metrics of the area [25]. The proposed exact and inexact designs reduce the delay, power, and energy consumption compared to the previous methods [26, 27]. But our designs have higher delay compared to the design of [5]. Design of [5] also has lower power consumption than the proposed exact and third inexact designs. It should be mentioned that the ternary multiplier presented in [5] uses two supply voltages (multi-$V_{DD}$) and consequently has lower delay and power consumption than the designs which has only one supply voltages. Moreover, multi-$V_{DD}$ designs need additional $V_{DD}$ rails and more interconnection wire.

Table 4. Carbon-nanotube field-effect transistor (CNFET) Model Parameters.

| Parameter | Description                                      | Value  |
|-----------|--------------------------------------------------|--------|
| $L_{ch}$  | Physical channel Length                          | 32 nm  |
| $L_{geff}$| The mean free path in the intrinsic CNT channel | 100 nm |
| $L_{dd}$  | The length of doped CNT drain-side extension region | 32 nm  |
| $L_{so}$  | The length of doped CNT source-side extension region | 32 nm  |
| $T_{ox}$  | The thickness of the high-k top gate dielectric material | 1 nm   |
| $K_{gate}$| The dielectric constant of high-k top gate dielectric material | 16     |
| $E_{fi}$  | The Femi level’s doped S/D tube                  | 6 eV   |
| $C_{sub}$ | The coupling capacitor of the channel region and the substrate | 20 pF/m |
Among the proposed inexact designs, the first two methods that have inexact carry output digit have the least energy consumption, but their error value is higher than the others. The third and fourth methods increase the accuracy besides the degradation of the performance of the multiplier by increasing the energy consumption. It seems that the fifth method has the optimum trade-off between the error distance and energy consumption among all the proposed inexact designs.

Table 6 shows that the exact proposed method reduces the transistor count to 3X and 3.6X compared to the designs of [26] and [27], respectively. Moreover, total width × energy is a parameter which is written in this table to show a trade-off between area and energy consumption of the designs [28]. Design of [5] has better results for this metric (PDP metric) compared to our exact and inexact designs. But our second inexact designs has the best results.

The rest of this section investigates the operation of circuits in various operational situations including the different operational temperatures, different supply voltages, and also the reliability of the proposed methods is examined in the presence of some process variation conditions (e.g., in situations that the number of tubes and nanotube diameter fluctuates up to ±15%). All of the results are compared with the existing exact designs of [5,26,27] since there are no other inexact CNFET-based ternary multipliers.

To assess the correct operation of the proposed methods and in comparison with previous state-of-the-art designs, all the methods are simulated for operational temperatures ranging from 0 °C to 90 °C at 200 MHz operational frequency and a 2 fF capacitor at output nodes. As Figure 8 shows, all of the proposed inexact methods benefit from lower delay and lower power consumption when compared to the previous exact multipliers.
A s w e k n o w , C N F E T s h a v e a l a r g e m a r g i n f o r p r o c e s s v a r i a t i o n s c o m p a r e d t o M O S F E T s . H o w e v e r , d u e t o l i t h o g r a p h i c t e c h n i q u e s a n d f a b r i c a t i o n p r o c e s s e s , t h e y a r e p r o n e t o p a r a m e t r i c v a r i a t i o n s s u c h a s v a r i a t i o n i n p i c h v a l u e , n u m b e r o f t u b e s , o r n a n o t u b e ’ s d i a m e t e r [ 2 9 ] . H e n c e , d e s i g n i n g a p r o c e s s - v a r i a t i o n a w a r e c i r c u i t i s v e r y i m p o r t a n t . T h e M o n t e C a r l o s i m u l a t i o n i s c o n d u c t e d t o i d e n t i f y t h e s e n s i t i v i t y o f t h e p r o p o s e d m e t h o d s a g a i n s t d i a m e t e r v a r i a t i o n a n d d e n s i t y v a r i a t i o n ( p i c h a n d n u m b e r o f t u b e s ) . T h e s i m u l a t i o n o f t h e p r o p o s e d d e s i g n s i s c o n d u c t e d w i t h u p t o ± 5 % , ± 1 0 % , a n d ± 1 5 % v a r i a t i o n s . F i g u r e 1 0 s h o w s t h a t t h e p r o p o s e d m e t h o d s a r e m o s t c o n s t a n t i n P D P v a l u e s b y i n c r e a s i n g t h e p e r c e n t a g e o f p a r a m e t e r v a r i a t i o n c o m p a r e d t o t h e e x i s t i n g d e s i g n s . T h i s i s e s p e c i a l l y t r u e f o r i n e x a c t d e s i g n s . P r e s e n t s y s t e m s a r e m o r e i n t r i c a t e a n d s u s c e p t i b l e t o f a i l u r e , a n d t h e r e f o r e , d e s i g n s t h a t w o r k c o r r e c t l y u n d e r p r o c e s s , v o l t a g e , a n d t e m p e r a t u r e v a r i a t i o n s a r e p r e f e r r e d .

**Figure 8.** Operation of the proposed methods under temperature variation.

Our designs along with the design of [5] are also more resilient to temperature variation, especially in their power and energy consumption. In contrast, the designs of [26,27] show increased power and energy consumption by increasing the temperature, which is because of their large number of transistors, which can be affected by temperature variation.

Figure 9 evaluates the correct operation of all circuits under various supply voltages. This figure represents the results at 200 MHz input frequency and a load capacitor of 2 fF. As anticipated, more supply voltages will result in more power consumption for all designs. The fifth proposed inexact design has almost 6X and 9X lower power consumption compared with designs of [26] and [27] at 0.9 V supply voltages, respectively.

**Figure 9.** Operation of the proposed methods under supply voltage variations.

As we know, CNFETs have a large margin for process variations compared to MOSFETs. However, due to lithographic techniques and fabrication processes, they are prone to parametric variations such as variation in pitch value, number of tubes, or nanotube’s diameter [29]. Hence, designing a process-variation aware circuit is very important. The Monte Carlo simulation is conducted to identify the sensitivity of the proposed methods against diameter variation and density variation (pitch and number of tubes). The simulation of the proposed designs is conducted with up to ±15% under Gaussian distribution at ±3σ. Figure 10 shows that the proposed methods are almost constant in PDP values by increasing the percentage of parameter variation compared to the existing designs. This is especially true for inexact designs. Present systems are more intricate and susceptible to failure, and therefore, designs that work correctly under process, voltage, and temperature variations are preferred.
5. Applications

Approximate computing is applied in cases when the exact result is hard to find, it does not exist, or the imprecise results are sufficient for the users [30]. For example, the perceptual limitation of human vision capabilities persuades designers to use approximate computing in this class of applications. In this section, the results of using exact and inexact multipliers in image processing applications will be discussed. A multiplier can be used for sharpening, smoothing, and image multiplication in image processing applications. Two images are blended into a single output image by multiplying two images pixel by pixel [31,32]. Each RGB value of a pixel is an integer in the range of [0,255], which can be represented with a six-digit ternary number. Inexact one-trit multipliers were utilized to multiply two ternary numbers digit by digit. The results will be imprecise, but these inexact circuits might not cause that much degradation in the quality. The rest of this section compares the proposed inexact methods in different image processing applications such as image multiplication or image filtering, to find the most desirable method among all the proposed designs. C++ codes in Microsoft Visual Studio implement the following image applications.

To have a perspective on the error of the proposed approximate multipliers, we calculate the inaccuracy of the designs under normalized error distance (NED) metric. NED is independent of the multiplier size, which is useful for assessing the reliability of designs, as is discussed further in [33]. NED is calculated based on Equation (5) [33].

\[
NED = \frac{1}{2^{2N}} \sum_{i=1}^{2N} \left| \frac{ED_i}{D} \right|
\]

where \( ED_i \) is the difference between the output of precise block and the output of its imprecise version for i-th input vector, and \( D \) denotes the maximum possible of ED in an imprecise multiplier.

Table 7 shows NED values for the proposed inexact multipliers for a 6 × 6 ternary multiplication. As anticipated, the first and the second methods that have inexact carry outputs have the highest error value, while the fifth method that is exact for more input conditions has the least NED value. For the exact proposed method and designs of [26,27], NED is zero since all of the multiplication results are equal to the exact result. To find a balance point between the error value and the power consumption of the designs, the metric of NED × Power is defined and calculated for the imprecise designs in Table 7. The power value that is reported in this table is calculated for a 6 × 6 multiplication (excluding the reduction steps). By taking into account the NED × Power values, it is concluded that the fifth method is the optimum design considering this metric.
Table 7. Normalized error distance (NED) and Power Comparison.

|                  | NED $(\times 10^{-4})$ | Power $(\times 10^{-6}$ W) | NED × Power $(\times 10^{-10})$ |
|------------------|-------------------------|-----------------------------|----------------------------------|
| 1st inexact design | 4.55                    | 3.312                        | 15.06                            |
| 2nd inexact design | 2.27                    | 2.916                        | 6.619                            |
| 3rd inexact design | 1.13                    | 12.96                        | 14.64                            |
| 4th inexact design | 0.63                    | 7.308                        | 4.604                            |
| 5th inexact design | 0.25                    | 7.092                        | 1.773                            |

Figure 11 shows a $6 \times 6$ ternary multiplication steps that include six partial products with each one consisting of a product digit and a carry output digit. By ignoring the carry output, as it occurs in the first and the second inexact designs, the partial product digits will decrease by half, and consequently, the number of adder cells for the reduction steps will be reduced from 53 to 20. This is shown in Figure 11 for the first reduction step. But this is only one metric. The designs should be compared with other metrics, such as precision in various applications. The rest of the paper is dedicated to this subject.

Figure 11. First Reduction step of a $6 \times 6$ ternary multiplication. (a) With exact carry. (b) With inexact carry.

One of the essential applications in image processing cases is the multiplication of two images. In this case, the peer-to-peer image pixels are multiplied into each other. The multiplication is a basic block and, therefore, its performance affects the overall performance of each application.

The proposed designs are utilized to examine the evaluation metrics with the intent to find a design that has the best operation that balances the error value and energy consumption. The results of an example of image multiplication have been shown in Figure 12. The inexact designs (except the first design) have an acceptable error value when compared to the exact ones which have a high energy consumption.
To evaluate the exactness of the image output results, we use PSNR (peak signal-to-noise ratio) as a quality measurement. This metric compares the degraded output image with the original image, which is the result of the exact multiplication. A higher PSNR value shows a more exact output. Table 7 shows the results of this example. As the PSNR values authenticate, the first inexact method, which has the most distance from the exact results, has the worst results. The fifth method is the best since, in this design, the probability of the exact output value is more than the other inexact proposed methods.

Another application that could be examined is the conversion of a color image to grayscale. By converting an image to grayscale, all of the RGB elements will be given the same value. This common value is calculated from a weighted average of the original RGB values of the input colored image [34]. The formula that is used to convert colored pixels to black and white is shown in (5) [34].

\[
R' = G' = B' = 0.333 \times R + 0.5 \times G + 0.1666 \times B
\]

In this equation, \(R\), \(G\), and \(B\) are red, green and blue indices of the input image that construct the pixel’s color and \(R'\), \(G'\) and \(B'\) are those of the grayscale output image.

The proposed exact and approximate multipliers have been used in the multiplication of these values. As Figure 13 shows, all of the design’s results (except the first inexact design) have acceptable outputs, especially the fifth method, because its NED value is less than the others. PSNR values of this example are also shown in Table 8. In this example, the inexact designs do not have significant differences when compared to the exact design except the first design, which has lower PSNR value. PSNR metric shows this fact. Hence, imprecise designs are outstanding candidates that could be used instead of exact methods that have high power and delay. As Table 8 represents, the PSNR values of all inexact multipliers (except the first design) are acceptable for most of the application as it is mentioned in [35] that a typical PSNR value ranges between 20 dB to 40 dB.

These image processing applications are some of the thousands of applications in which an approximate multiplier could be utilized. Image and voice filtering, FFT algorithms, watermarking, and image reconstruction with NMF algorithms are some of those applications.
with an acceptable error value. We simulated all the proposed designs under different operational conditions. We compared the results of our designs with the previous methods. The results confirm the improvement of the proposed designs over the state-of-the-art designs in terms of energy efficiency.

Table 8. Peak signal-to-noise ratio (PSNR) Values.

| Designs     | Image Multiplication | RGB to Grayscale |
|------------|----------------------|-------------------|
| 1st design | (16.43, 19.85, 21.86) | (19.21, 19.21, 19.21) |
| 2nd design | (22.44, 25.85, 27.81) | (25.19, 25.19, 25.19) |
| 3rd design | (28.42, 31.78, 33.63) | (31.04, 31.04, 31.04) |
| 4th design | (28.04, 31.58, 33.31) | (31.17, 31.17, 31.17) |
| 5th design | (31.07, 32.29, 33.50) | (31.81, 31.81, 31.81) |

6. Conclusions

This paper proposed a new CNFET-based exact ternary one-digit multiplier which has better performance compared to the designs which use only one supply voltage. By considering the usefulness of a multiplier cell in image processing applications, inexact multipliers were proposed in this paper and have been utilized in some image processing applications. As the results show, the suggested approximate cells can be employed in DSP applications to have an energy-efficient design with an acceptable error value. We simulated all the proposed designs under different operational conditions. We compared the results of our designs with the previous methods. The results confirm the improvement of the proposed designs over the state-of-the-art designs in terms of energy efficiency.

Author Contributions: S.T. and A.P. did the designs of the circuits and did simulations. They also contributed to the writing of the initial draft of the paper. F.S. supervised the design of the circuits and the simulation. He also reviewed the results and took large part in writing the initial draft of the paper. H.M. and A.-H.A.B. were in advising roles. They contributed to improvements to the designs and also revised the various drafts of the paper. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Kish, L.B. End of Moor’s law: Thermal noise death of integration in micro and nanoelectronics. Phys. Lett. A 2002, 305, 144–149. [CrossRef]
2. Chen, J.K.; Akeyoshi, T.; Maezawa, K. Monostable-bistable transition logic elements (MOBILEs) based on monolithic integration of resonant tunneling diodes and FETs. Jpn. J. Appl. Phys. 1995, 34, 1199. [CrossRef]
3. Hadley, P.; Lienitschnig, G.; Lai, M.-J. Single-electron transistors. Conf. Ser. Inst. Phys. 1999, 174, 125–132.
4. Tahoori, M.B.; Huang, J.; Momenzadeh, M.; Lombardi, F. Testing of quantum cellular automata. *IEEE Trans. Nanotechnol.* **2004**, *3*, 432–442. [CrossRef]

5. Shahrom, E.; Hosseini, S.A. A new low power multiplexer based ternary multiplier using CNTFETs. *AEU Int. J. Electron. Commun.* **2018**, *93*, 191–207. [CrossRef]

6. Ding, L.; Zhang, Z.; Liang, S.; Pei, T.; Wang, S.; Li, Y.; Zhou, W.; Liu, J.; Peng, L.M. CMOS-based carbon nanotube pass transistor logic integrated circuits. *Nat. Commun.* **2012**, *3*, 1–7. [CrossRef]

7. Tabrizchi, S.; Sharifi, F.; Badawy, A.-H.; Saifullah, Z. Enabling energy-efficient ternary logic gates using CNTFETs. In Proceedings of the 2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO), Pittsburgh, PA, USA, 25–28 July 2017; pp. 542–547.

8. Firouzi, S.; Tabrizchi, S.; Sharifi, F.; Badawy, A.H. High performance, variation-tolerant CNFET ternary full adder a process, voltage, and temperature variation-resilient design. *Comput. Electr. Eng.* **2019**, *77*, 205–216. [CrossRef]

9. Smith, K.C. A multiple valued logic: A tutorial and appreciation. *Computer* **1988**, *4*, 17–27. [CrossRef]

10. Hurst, S.L. Multiple-valued logic—Its status and future. *IEEE Trans. Comput.* **1984**, *33*, 1160–1179. [CrossRef]

11. Hayes, B. Third base. *Am. Sci.* **2001**, *89*, 490–494. [CrossRef]

12. Sharifi, F.; Saifullah, Z.; Badawy, A.-H. Design of adiabatic MTJ-CMOS hybrid circuits. In Proceedings of the 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Boston, MA, USA, 6–9 August 2017; pp. 715–718.

13. Han, J.; Orshansky, M. Approximate computing: An emerging paradigm for energy-efficient design. In Proceedings of the 18th IEEE European Test Symposium (ETS), Avignon, France, 27–30 May 2013; pp. 1–6.

14. Lemme, M.C.; Echtermeyer, T.J.; Baus, M.; Kurz, H. A graphene field effect device. *IEEE Electron Device Lett.* **2007**, *28*, 282–284. [CrossRef]

15. Martel, R.; Schmidt, T.; Shea, H.R.; Hertel, T.; Avouris, P. Single-and multi-wall carbon nanotube field-effect transistors. *Appl. Phys. Lett.* **1998**, *73*, 2447–2449. [CrossRef]

16. Bachtold, A.; Hadley, P.; Nakanishi, T.; Dekker, C. Logic circuits with carbon nanotube transistors. *Science* **2001**, *294*, 1317–1320. [CrossRef]

17. Sharifi, F.; Moaiyeri, M.H.; Navi, K.; Bagherzadeh, N. Robust and energy-efficient carbon nanotube FET-based MVL gates: A novel design approach. *Microelectron. J.* **2015**, *46*, 1333–1342. [CrossRef]

18. O’Connor, I.; Liu, J.; Gaffiot, F.; Pregaldiny, F.; Lallement, C.; Maneux, C.; Goguet, J.; Frégonèse, S.; Zimmer, T.; Anghel, L.; et al. CNTFET modeling and reconfigurable logic-circuit design. *IEEE Trans. Circuits Syst. 1 Regul. Pap.* **2007**, *54*, 2365–2379. [CrossRef]

19. Qin, L.-C. Determination of the chiral indices (n, m) of carbon nanotubes by electron diffraction. *Phys. Chem. Chem. Phys.* **2007**, *9*, 31–48. [CrossRef] [PubMed]

20. Bok, K.Y.; Kim, Y.B.; Lombardi, F. Novel design methodology to optimize the speed and power of the CNTFET circuits. In Proceedings of the IEEE International Midwest Symp on Circuits and Systems, Cancun, Mexico, 2–5 August 2009; pp. 1130–1133.

21. Tabrizchi, S.; Taheri, M.; Navi, K.; Bagherzadeh, N. Novel CNFET ternary circuit techniques for high-performance and energy-efficient design. *IET Circuits Devices Syst.* **2018**, *13*, 193–202. [CrossRef]

22. Deng, J. Device Modeling and Circuit Performance Evaluation for Nanoscale Devices: Silicon Technology Beyond 45 nm Node and Carbon Nanotube Field-Effect Transistors. Ph.D. Thesis, Stanford University, Stanford, CA, USA, 2007.

23. Deng, J.; Wang, H.-S.P. A compact SPICE model for carbon-nanotube field-effect transistors including non-idealities and its application-part I: Model of the intrinsic channel region. *IEEE Trans. Electron Devices* **2007**, *54*, 3186–3194. [CrossRef]

24. Deng, J.; Wang, H.-S.P. A compact SPICE model for carbon-nanotube field-effect transistors including non-idealities and its application-part II: Full device model and circuit performance benchmarking. *IEEE Trans. Electron Devices* **2007**, *54*, 3195–3205. [CrossRef]

25. Daraei, A.; Hosseini, S.A. Novel Energy-Efficient and High-Noise Margin Quaternary Circuits in Nanoelectronics. *AEU Int. J. Electron. Commun.* **2019**, *105*, 145–162. [CrossRef]

26. Moaiyeri, M.H.; Dosstaregan, A.; Navi, K. Design of energy-efficient and robust ternary circuits for nanotechnology. *IET Circuits Devices Syst.* **2011**, *5*, 285–296. [CrossRef]

27. Lin, S.; Kim, Y.-B.; Lombardi, F. CNTFET-based design of ternary logic gates and arithmetic circuits. *IEEE Trans. Nanotechnol.* **2011**, *10*, 217–225. [CrossRef]
28. Mehrabani, Y.S.; Mirzaee, R.F.; Zareei, Z.; Daryabari, S.M. A novel high-speed, low-power CNTFET-based inexact full adder cell for image processing application of motion detector. *J. Circuits Syst. Comput.* **2017**, *26*, 1750082. [CrossRef]

29. Paul, B.C.; Fujita, S.; Okajima, M.; Lee, T.H.; Wong, H.-P.; Nishi, Y. Impact of a process variation on nanowire and nanotube device performance. *IEEE Trans. Electron Devices.* **2007**, *54*, 2369–2376. [CrossRef]

30. Venkatesan, R.; Agarwal, A.; Roy, K.; Raghunathan, A. MACACO: Modeling and analysis of circuits for approximate computing. In Proceedings of the International Conference on Computer-Aided Design, San Jose, CA, USA, 7–10 November 2011; IEEE: New York, NY, USA, 2011; pp. 667–673.

31. Momeni, A.; Han, J.; Montuschi, P.; Lombardi, F. Design and analysis of approximate compressors for multiplication. *IEEE Trans. Comput.* **2015**, *64*, 984–994. [CrossRef]

32. Akbari, O.; Kamal, M.; Afzali-Kusha, A.; Pedram, M. Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **2017**, *25*, 1352–1361. [CrossRef]

33. Liang, J.; Han, J.; Lombardi, F. New metrics for the reliability of approximate and probabilistic adders. *IEEE Trans. Comput.* **2013**, *62*, 1760–1771. [CrossRef]

34. Kumar, T.; Verma, K. A theory based on conversion of RGB image to gray image. *Int. J. Comput. Appl.* **2010**, *2*, 7–10. [CrossRef]

35. Aggarwal, D.; Dhindsa, K.S. Effect of embedding watermark on compression of the digital images. *J. Comput.* **2010**, *2*, 5–8.

© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).