Article

OFF-State Leakage Suppression in Vertical Electron–Hole Bilayer TFET Using Dual-Metal Left-Gate and N⁺-Pocket

Hu Liu 1,2,*, Wenting Zhang 1, Zaixing Wang 1, Yao Li 1 and Huawei Zhang 1

1 School of Electronic and Information Engineering, Lanzhou Jiaotong University, Lanzhou 730070, China
2 Key Laboratory of Opto-Technology and Intelligent Control, Ministry of Education, Lanzhou Jiaotong University, Lanzhou 730070, China
* Correspondence: liuhu626@163.com

Abstract: In this paper, an In0.53Ga0.47As electron–hole bilayer tunnel field-effect transistor (EHBTFET) with a dual-metal left-gate and an N⁺-pocket (DGNP-EHBTFET) is proposed and systematically studied by means of numerical simulation. Unlike traditional transverse EHBTFETs, the proposed DGNP-EHBTFET can improve device performance without sacrificing the chip density, and can simplify the manufacturing process. The introduction of the dual-metal left-gate and the N⁺-pocket can shift the point-tunneling junction and adjust the energy band and the electric field in it, aiming to substantially degrade the OFF-state current (I_{OFF}) and maintain good ON-state performance. Moreover, the line tunneling governed by the tunneling-gate and the right-gate can further regulate and control I_{OFF}. By optimizing various parameters related to the N⁺-pocket and the gate electrodes, DGNP-EHBTFET’s I_{OFF} is reduced by at least four orders of magnitude, it has a 75.1% decreased average subthreshold swing compared with other EHBTFETs, and it can maintain a high ON-state current. This design greatly promotes the application potential of EHBTFETs.

Keywords: tunnel field-effect transistor; OFF-state leakage suppression; electron–hole bilayer; line tunneling

1. Introduction

As the feature size enters the nanoscale and continues to shrink, the increasing static power consumption in metal-oxide-semiconductor field-effect transistors (MOSFETs) places restrictions on the development of integrated circuits. To continue Moore’s law, the static power consumption of devices must be further reduced. Limited by the injection mechanism of thermal emission for MOSFETs, an effective method to solve this problem is to develop steep subthreshold swing (SS) devices. One of the mainstream switching devices with steep SS, the tunneling field-effect transistor (TFET) [1–3], has the potential to achieve a low operating voltage by overcoming the thermally limited SS of 60 mV/decade by utilizing tunneling as a switching mechanism, and has attracted extensive attention due to its low-power-consumption feature. Si-based TFETs can take advantage of the existing semiconductor design and manufacturing infrastructure, and has thus become the research mainstream of TFETs. However, a low ON-state current (I_{ON}) caused by the inherent material properties of silicon restricts the practical commercial use of TFETs. Therefore, various TFETs with novel materials or structures have emerged to improve I_{ON}, such as nanowire TFETs [4–6], heterojunction TFETs [6–10], dopingless and junctionless TFETs [4,9,11–15], line-tunneling (LT) TFETs [15–23], two-dimensional material TFETs [24–26], etc. Among them, an electron–hole bilayer TFET (EHBTFET) [15,18–23] based on LT can boost I_{ON} due to having a larger tunneling region, and has been developed in recent years.

To conserve the total momentum in tunneling, III-V direct band gap materials do not have to involve phonons, which is more beneficial to the improvement of TFET performance than an indirect band gap semiconductor material such as silicon. By analyzing TFETs
related to III-V materials in previous publications \cite{9,11,14}, it is confirmed that InGaAs is one of the candidate materials suitable for the design of N-type TFETs. In particular, In\(_{0.53}\)Ga\(_{0.47}\)As has a low effective electron mass, a narrow band gap, ultra-high electron mobility, and lattice matching with InP substrate, which has been widely used in the low-power-consumption applications \cite{27,28}. Similarly, it can be employed as the bulk material of EHBTFTTs to further improve \(I_{\text{ON}}\) \cite{29,30}. Nevertheless, the band-to-band tunneling leakage in the OFF-state caused by point tunneling (PT) in In\(_{0.53}\)Ga\(_{0.47}\)As-based EHBTFETs can result in a higher OFF-state current (\(I_{\text{OFF}}\)) compared with Si-based ones, which will increase SS so as to increase the static power consumption of devices. To circumvent this issue, Alper et al. \cite{31} have proposed a novel EHBTFET where counterdoping is carried out in the underlap regions. However, to maintain the same \(I_{\text{ON}}\), the gate voltage (\(V_{\text{gs}}\)) needs to be increased to 2.6 V, which is unfavorable for low-power-consumption applications. To obtain low \(I_{\text{OFF}}\), another technique \cite{32} can be employed, that is, the high-K dielectric pocket is inserted into the underlap regions near the source and the drain regions, but it is only applicable to EHBTFETs with a transverse structure. The \(I_{\text{ON}}\) of transverse EHBTFETs directly depends on the gate overlap area, which will restrict the reduction in the lateral size of the device. In addition, the manufacturing process of transverse EHBTFETs is complicated, which will cause a reduction in the product yield rate in fabrication.

In this paper, an In\(_{0.53}\)Ga\(_{0.47}\)As EHBTFET with a dual-metal left-gate and an N\(^+\)-pocket (DGNP-EHBTFET) is proposed to effectively solve the aforementioned problem. The proposed DGNP-EHBTFET has a vertical structure, which can improve \(I_{\text{ON}}\) by enlarging the gate overlap region in the vertical direction without sacrificing the chip density. Meanwhile, the realization of the asymmetric double-gate structure in DGNP-EHBTFET does not need the transfer substrate technique used in transverse EHBTFETs, thereby simplifying the manufacturing process. The introduction of the dual-metal left-gate can not only make the PT junction deviate from the gate overlap region, but also adjust the electric field profiles at the tunneling junction, both of which are conducive to reducing \(I_{\text{OFF}}\). The N\(^+\)-pocket inserted into the gate underlap region near the drain can regulate and control the tunneling energy range and the tunneling distance of PT, which is beneficial to further decreasing \(I_{\text{OFF}}\) but can maintain a good \(I_{\text{ON}}\). Moreover, \(I_{\text{OFF}}\) is also affected by LT that is governed by the work-function of the tunneling-gate and the right-gate. Until now, since there are relatively few studies on the OFF-state leakage suppression of vertical EHBTFETs, it is necessary for the device mechanism of the proposed novel structure to be revealed.

This paper is organized as follows. Section 2 introduces the device structures, the related physical parameters and models, and the manufacturing process. The operating mechanism, the direct current (DC) characteristics for the three EHBTFETs, as well as the effects of the N\(^+\)-pocket and the work-function of the gate electrodes on DGNP-EHBTFET are thoroughly investigated in Section 3. Finally, Section 4 briefly summarizes the present studies.

2. Devices Structure and Simulation Methods

To better reveal the device mechanism of the proposed DGNP-EHBTFET, two other EHBTFETs are introduced in this paper: (1) an In\(_{0.53}\)Ga\(_{0.47}\)As EHBTFET with a dual-metal left-gate (DG-EHBTFET) and (2) an In\(_{0.53}\)Ga\(_{0.47}\)As EHBTFET with an N\(^+\)-pocket (NP-EHBTFET). Cross-sectional views of these three vertical-structure EHBTFETs and a 3D schematic of DGNP-EHBTFET are shown in Figure 1, and the corresponding structural parameters are listed in Table 1.

For these three EHBTFETs, the structural parts are the same except for the left-gate and the channel region connected to the drain region. The left-gates of DG-EHBTFET and DGNP-EHBTFET are composed of a tunneling-gate (TG) and a control-gate (CG) tied directly, while that of NP-EHBTFET is only TG, and the N\(^+\)-pocket connected with the drain region only exists in NP-EHBTFET and DGNP-EHBTFET. Based on the charge plasma concept \cite{33,34}, chromium with a work-function of 4.5 eV \cite{35} is employed as TG to form an electron layer in the left-side channel near TG (i.e., the “N” region in Figure 1), and
rhenium formed at a specified pressure and temperature (work-function = 5.5 eV) [36] can be picked as the grounded right-gate (RG) to create a hole layer in the right-side channel near RG (i.e., “P” region in Figure 1), so as to provide conditions for LT parallel to the gate electric field. To enhance electron tunneling and effectively suppress gate leakage and the ambipolar current, a HfO2/SiO2 heteroate dielectric is adopted in the proposed EHBTFET, which is widely used in TFETs [9,11,14]. Moreover, P-type doping with a concentration of $1 \times 10^{19}$ cm$^{-3}$ is carried out in the source region, while N-type doping with a concentration of $1 \times 10^{19}$ cm$^{-3}$ and $2 \times 10^{19}$ cm$^{-3}$ is performed in the drain region and the N$^+$-pocket, respectively. Except for the source, the drain, and the N$^+$-pocket regions, the other parts of the channel are intrinsic. In simulations, some key material parameters for In$_{0.53}$Ga$_{0.47}$As—the band gap, heavy-hole effective mass, light-hole effective mass, and electron effective mass—are 0.751 eV, 0.457 $m_0$, 0.052 $m_0$, and 0.042 $m_0$, respectively [30,37].

Figure 1. Cross sectional views of (a) NP-EHBTFET; (b) DG-EHBTFET; and (c) DGNP-EHBTFET. (d) A 3D schematic of DGNP-EHBTFET. Cutlines A–A’ and B–B’ are located at 0.5 nm on the right side of the left-gate dielectric and the left side of the right-gate dielectric, respectively, and cutline C–C’ is located in the middle of the tunneling-gate.

The Silvaco Atlas 2D numerical simulation platform is used for all device simulations. To more accurately model the tunneling process, the non-local band-to-band (BTBT) tunneling model is adopted, which considers the spatial variation in the energy bands. The Lombardi mobility model with a remote coulomb scattering term is employed to account for the mobility degradation that occurs inside the inversion layers. Considering that the introduction of the HfO2 dielectric will generate a large number of traps at the HfO2/InGaAs interface, we adopt the trap-assisted tunneling model in simulations, and a single donor trap level is assumed near
the valence band with an interface trap density of $1 \times 10^{13}$ cm$^{-2}$ eV$^{-1}$. The limitation of this approach is that it cannot reflect the effect of the midlevel position of traps, which may over- or under-estimate $SS$ and $I_{OFF}$. In light of the quantum confinement effect in a thin channel layer, we adopt the density gradient model. Additionally, the Shockley–Read–Hall and Auger recombination models, drift-diffusion current transport model, bandgap-narrowing models, Fermi–Dirac carrier statistics, and Schenk oxide-tunneling model are included in the simulations. For these three EHBTFETs, corresponding physical quantities used for revealing some physical mechanisms can be extracted along cutlines A–A', B–B', and C–C (see dotted lines in Figure 1c), respectively. During data processing, $I_{OFF}$ and $I_{ON}$ are extracted from the transfer characteristic curves in the OFF-state ($V_{gs} = 0$ V and $V_{ds} = 0.5$ V) and ON-state ($V_{gs} = 1$ V and $V_{ds} = 0.5$ V), respectively.

Table 1. Device structure parameters used in simulations.

| Parameters                        | Value |
|-----------------------------------|-------|
| Bulk material width (W)           | 6 nm  |
| $N^+$-pocket width ($W_p$)        | 2 nm  |
| $N^+$-pocket length ($L_p$)       | 50 nm |
| Drain length ($L_D$)              | 50 nm |
| Source length ($L_S$)             | 50 nm |
| Tunneling-gate length ($L_{TG}$)  | 50 nm |
| Control-gate length ($L_{CG}$)    | 50 nm |
| Right-gate length ($L_{RG}$)      | 100 nm|
| HfO$_2$ length ($L_{HfO2}$)       | 150 nm|
| SiO$_2$ length ($L_{SiO2}$)       | 100 nm|
| Dielectric width near gate ($W_{dn}$) | 2 nm |
| Tunneling-gate work-function ($\Phi_{TG}$) | 4.5 eV|
| Control-gate work-function ($\Phi_{CG}$) | 5.0 eV|
| Right-gate work-function ($\Phi_{RG}$) | 5.5 eV|

The proposed DGNP-EHBTFET can be manufactured by state-of-the-art process technology. A brief process flow for obtaining DGNP-EHBTFET is as follows. In stage (1), the In$_{0.53}$Ga$_{0.47}$As epitaxial layer is grown vertically on InP substrate using the molecular-beam epitaxy technique. $P^+$-source, $N^+$-pocket, and $N^+$-drain are formed via ion implantation. Then, the epitaxial layer is etched using reactive ion etching or inductively coupled plasma etching in stage (2). To obtain the required $N^+$-pocket and channel width, the key process focuses on the accurate design of the mask pattern. In stage (3), HfO$_2$ can be deposited using the atomic layer deposition technique, followed by the etching of dielectrics and metal electrode deposition in stage (4). Finally, SiO$_2$ deposition is carried out in stage (5). Moreover, to reduce the interface trap in real operation, good quality of the HfO$_2$/InGaAs interface should be possessed, which can be realized through adoption of the Al$_2$O$_3$/HfO$_2$ stack and the assurance of a good manufacturing process [38,39].

3. Results and Discussion

3.1. Operating Mechanism of Three EHBTFETs

The operating mechanisms of NP-EHBTFET, DG-EHBTFET, and DGNP-EHBTFET can be interpreted using the non-local e-BTBT tunneling rate. For a clear explanation, we simulate the non-local e-BTBT tunneling rates for these three EHBTFETs from the perspective of vertical tunneling and lateral tunneling, respectively, with the results are shown in Figures 2 and 3. Figure 2 shows the vertical non-local e-BTBT tunneling rate in the OFF-state. It is observed that vertical tunneling (see black arrows) appears above the gate overlap region between TG and RG for NP-EHBTFET (see black dotted circles 1 and 2). It is because of the existence of $N^+$-pocket that the energy band of this region bends downward, so as to provide conditions for vertical tunneling. As shown in Figure 2b, the CG in DG-EHBTFET can induce holes in its right-side region, which forms a PN junction between this region and the drain region, and eventually results in vertical tunneling.
in black dotted circles ① and ⑥. Figure 2c shows that the vertical tunneling of DGNP-EHBTFET mainly occurs in black dotted circles ① and ⑥, and its non-local e-BTBT tunneling rate is lower than that of NP-EHBTFET and DG-EHBTFET. Thus, it can be seen that the simultaneous introduction of the CG and N+ -pocket in DGNP-EHBTFET contributes to the suppression of vertical tunneling in the OFF-state. This is mainly due to their regulation of electron and hole concentrations in the gate overlap region near the drain. Since there is no lateral tunneling in these EHBTFETs in the OFF-state, it is concluded that vertical tunneling dominates in this state.

**Figure 2.** Contour plots of the vertical non-local e-BTBT tunneling rate for (a) NP-EHBTFET; (b) DG-EHBTFET; and (c) DGNP-EHBTFET, in the OFF-state.

**Figure 3.** Contour plots of the vertical non-local e-BTBT tunneling rate for (a) NP-EHBTFET; (b) DG-EHBTFET; and (c) DGNP-EHBTFET, in the ON-state. Contour plots of the lateral non-local e-BTBT tunneling rate for (d) NP-EHBTFET; (e) DG-EHBTFET; and (f) DGNP-EHBTFET, in the ON-state.
It is observed from Figure 3 that the distribution ranges of vertical tunneling for these three EHBTFETs (see green dotted circles in Figure 3a–c) are basically the same in the ON-state, which is due to the fact that \( V_{gs} \) applied to TG turns on electron tunneling in the left side of the source and the gate overlap region near RG. As shown in Figure 3d–f, since the TG and RG are the same for these three EHBTFETs, an identical electron–hole bilayer can be induced in the gate overlap region. In the ON-state, electrons tunnel from the valence band of the hole layer into the conduction band of the electron layer under the action of \( V_{gs} \). Therefore, lateral tunneling (see white arrows in Figure 3d–f) also exists in these three EHBTFETs. Through comparison, we can see that the region available for vertical tunneling is only a few nanometers wide, so can be named PT, while that for lateral tunneling covers the entire gate overlap region (50 nm in length), so can be named LT. Combining the non-local e-BTBT tunneling rate for these two types of tunneling, it follows that LT dominates in the ON-state but PT does in the OFF-state.

### 3.2. Comparison of DC Performance among Three EHBTFETs

To compare DC performance, the transfer characteristics of DG-EHBTFET, NP-EHBTFET, and DGNP-EHBTFET are calculated and plotted in Figure 4. It is found from the figure that the \( I_{OFF} \) of the proposed DGNP-EHBTFET is \( 3.54 \times 10^{-15} \) A/μm, which is about four and nine orders of magnitude smaller than that of DG-EHBTFET and NP-EHBTFET (\( 9.9 \times 10^{-11} \) A/μm and \( 1.97 \times 10^{-6} \) A/μm), respectively. The \( I_{ON} \) of DGNP-EHBTFET is close to \( 1.92 \times 10^{-5} \) A/μm, almost the same magnitude as that of NP-EHBTFET but higher than that of DG-EHBTFET. Therefore, the maximum \( I_{ON}/I_{OFF} \) can be obtained by DGNP-EHBTFET, and its value is \( 5.42 \times 10^{9} \).

![Figure 4. Transfer characteristics of DG-EHBTFET, NP-EHBTFET, and DGNP-EHBTFET.](image-url)

The tunneling current depends on the tunneling probability \( P_{tun} \), which can be expressed as Equation (1) [14]

\[
P_{tun} \propto \exp \left( \frac{-4\lambda \sqrt{2m^*E_g^3/2}}{3|e|\hbar(E_g + \Delta \varphi)} \right)
= \exp \left( \frac{-4\sqrt{2m^*E_g^3/2}}{3|e|\hbar(E_g + \Delta \varphi)} \sqrt{\frac{l_{cum} l_{sem} l_{die}}{e_{die} e_{sem} l_{die}}} \right)
\]

where \( \Delta \varphi \) is the energy range used for carrier tunneling, \( E \) is the electric field, \( m^* \) is the effective carrier mass, \( \lambda \) is the tunneling distance, \( E_g \) is the band gap, and \( e_{die}, e_{sem}, l_{die}, \) and \( l_{sem} \) are the permittivity and the thickness of the dielectric and the bulk material, respectively. Since \( P_{tun} \) is closely related to \( \Delta \varphi \) and \( E \), we can interpret the difference between \( I_{OFF} \) and \( I_{ON} \) for these three EHBTFETs based on them.

Figure 5 shows the energy band and the electric field profiles extracted along cutlines A–A’, B–B’, and C–C, respectively, in the OFF- and ON-states. To explain the physical
mechanism more clearly, six regions (i.e., regions I to VI) are defined in the figures of this paper. This is because two kinds of tunneling mechanisms (PT and LT) exist in these three EHBTFETs, which occur in different regions based on different devices and states (see Figures 2 and 3). As shown in Figure 5a, in the OFF-state, PT in NP-EHBTFET occurs in regions I and III, while that in DG- and DGNP-EHBTFETs occurs in regions II and IV. This is because the alignment of the conduction band and the valence band in these regions makes the energy range $\Delta \phi$ (named $\Delta \phi_i$ to $\Delta \phi_6$ in regions I to VI, respectively) that is available for carrier tunneling exist in regions I and III of NP-EHBTFET and regions II and IV of the other two EHBTFETs, respectively. Actually, the position of $\Delta \phi$ in DG-EHBTFET and DGNP-EHBTFET is different from that in NP-EHBTFET because the introduction of the control-gate CG lifts the energy band near it so as to shift the tunneling junction to the right. Moreover, for DGNP-EHBTFET, the simultaneous introduction of the CG and the N'-pocket can optimize its energy band profiles in four regions, which makes it have the narrowest $\Delta \phi$. For further analysis, the electric field profiles in the OFF-state are calculated and plotted in Figure 5b. Since tunneling cannot occur in the regions without $\Delta \phi$, we only compare $E$ at the tunneling junctions of the four regions (see dotted circles in Figure 5b). It is observed that $E$ at the tunneling junction of regions I and II is basically the same, but it is very different in regions III and IV, so it can be inferred that the difference in $P_{\text{tun}}$ mainly depends on $E$ in regions III and IV. Obviously, DGNP-EHBTFET possesses the lowest $E$ of the tunneling junction. The lower the $E$ and the narrower the $\Delta \phi$, the lower the $P_{\text{tun}}$ of DGNP-EHBTFET that can be obtained, according to Equation (1). Furthermore, in the OFF-state, the energy band and the electric field profiles based on LT are also calculated, as shown in Figure 5c. It is found that the identical $E_s$ exist in the region V for these three EHBTFETs, which can be explained by Equation (2), expressed as

$$E = E_g + \frac{\Delta \phi}{\lambda} = \frac{E_g + \Delta \phi}{\sqrt{\frac{\varepsilon_{\text{sem}}}{\varepsilon_{\text{die}}} t_{\text{sem}} t_{\text{die}}}}$$

(2)

Figure 5. (a) Energy band profiles along A–A’ and B–B’ in the OFF-state; (b) electric field profiles along A–A’ and B–B’ in the OFF-state; (c) energy band and electric field profiles along C–C’ in the OFF-state; (d) energy band profiles along A–A’ and B–B’ in the ON-state; (e) energy band and electric field profiles along C–C’ in the ON-state; and (f) point SS versus drain current for EHBTFETs.
Since the gate overlap region for these three EHBTFETs has the same dielectric and bulk materials, the same $l_{\text{die}}$, $l_{\text{sem}}$, $\epsilon_{\text{die}}$, $\epsilon_{\text{sem}}$, and $E_g$ are possessed in this region. Moreover, Figure 5c shows that there is no $\Delta \varphi$ available for LT. According to Equation (2), the same $E$ should exist in region V. Although there is $E$ in region V, $\Delta \varphi$ is absent; thus, no LT appears. It is thus clear that PT is dominant in the OFF-state, eventually resulting in DGNP-EHBTFET with the lowest $I_{\text{OFF}}$.

To investigate $I_{\text{ON}}$, the energy band profiles in the ON-state are calculated and shown in Figure 5d. It is seen that PT occurs in regions III and VI simultaneously because the applied $V_{gs}$ bends down the energy bands in both regions. Due to the existence of CG, the energy bands of DG-EHBTFET are lifted obviously in regions I and III. The elevated energy band in region I hinders the tunneling electrons drifting to the drain, while that in region III reduces $\Delta \varphi_3$ and increases $\lambda_3$ so as to directly weaken the carrier tunneling, both of which lead to a reduction in the $I_{\text{ON}}$ of DG-EHBTFET. Since the introduction of the N⁺-pocket can lower the energy bands in regions I and III, a high $I_{\text{ON}}$ can be maintained in DGNP-EHBTFET like in NP-EHBTFET. In the ON-state, the existence of $\Delta \varphi$ (see $\Delta \varphi_3$ in Figure 5e) enhances the $E$ of LT, which is consistent with the result in Equation (2). However, unlike $E$ in the OFF-state, $E$ in regions A and B (see dotted circles in Figure 5e) in the ON-state further increases. This is because PT also affects the $E$ of LT in the gate overlap region. It is observed from Figure 5d that the raised energy band in region I of DG-EHBTFET causes a large number of tunneling electrons from region VI to concentrate in the gate overlap region near TG, eventually resulting in the highest $E$ in its region A. However, the existence of the N⁺-pocket bends the energy band downward in region III for NP-EHBTFET and DGNP-EHBTFET, which is more conducive to the accumulation of holes in the gate overlap region near RG, leading to a higher presence of $E$ in region B (i.e., tunneling junction) of these two EHBTFETs. The higher the $E$, the higher the $I_{\text{ON}}$ that can be obtained. Therefore, the $I_{\text{ON}}$ of three EHBTFETs results in the aforementioned results.

The average subthreshold swing ($SS_{\text{avg}}$) is obtained using Equation (3) [9,14]

$$SS_{\text{avg}} = (V_{\text{th}} - V_{\text{OFF}})/(\log I_{\text{th}} - \log I_{\text{OFF}}),$$

where the subthreshold voltage ($V_{\text{th}}$) represents $V_{gs}$ at which the drain current ($I_{ds}$) equals 0.1 μA/μm (i.e., $I_{th}$). $V_{\text{OFF}}$ is $V_{gs}$ at which $I_{ds}$ begins to increase with $V_{gs}$, and $I_{\text{OFF}}$ is the corresponding $I_{ds}$ when $V_{gs} = V_{\text{OFF}}$. It is found from Figure 4 that neither the $V_{\text{th}}$ nor $SS_{\text{avg}}$ of NP-EHBTFET can be extracted because NP-EHBTFET has been turned on in the OFF-state. Thus, only the values of $SS_{\text{avg}}$ and $V_{\text{th}}$ for DG-EHBTFET and DGNP-EHBTFET are compared here. The $V_{\text{th}}$ and $SS_{\text{avg}}$ of DGNP-EHBTFET are 0.17 V and 22.8 mV/decade, respectively, which are reduced by 57.5% and 75.1%, respectively, compared with DG-EHBTFET. Moreover, DGNP-EHBTFET exhibits $V_{\text{OFF}}$ and $I_{\text{OFF}}$ values approaching 0 V and $3.54 \times 10^{-15}$ A/μm, respectively, lower than those of DG-EHBTFET. In particular, its $I_{\text{OFF}}$ is four orders of magnitude lower than that of DG-EHBTFET, which is because PT, known from the previous analysis, is dominant in the OFF-state. For these two EHBTFETs, LT begins to operate when $V_{gs}$ is applied to the left-gate, and its influence on $I_{ds}$ starts to exceed PT when $V_{gs} > 0.06$ V (see $I_{ds}$ distortion in the purple circles in Figure 4). Since the introduction of the N⁺-pocket can enhance the built-in electric field in the electron–hole bilayer so as to boost the $P_{\text{th}}$ of LT, $I_{\text{th}}$ can be achieved under lower $V_{th}$ for DGNP-EHBTFET, which is consistent with the results in Figure 4. As a result, a smaller difference between $V_{\text{th}}$ and $V_{\text{OFF}}$ and a greater one between $I_{\text{th}}$ and $I_{\text{OFF}}$ exists in DGNP-EHBTFET, leading to a lower $SS_{\text{avg}}$ in it. Point SS at each $I_{ds}$ is expressed as $dV_{gs}/d(\log I_{ds})$. To clearly exhibit the change in SS, point SS values are extracted from the transfer characteristic curves and plotted in Figure 5f. Note that the point SS values of NP-EHBTFET cannot be extracted, and the reason is the same as for $SS_{\text{avg}}$ extraction. It is observed from the figure that the proposed DGNP-EHBTFET has steeper point SS when $V_{gs} < V_{\text{th}}$, and its minimum point SS is as low as 1.1 mV/decade. Based on above analyses, DGNP-EHBTFET possesses better DC performance.
3.3. Effect of N⁺-Pocket on DGNP-EHBTFET

Figure 6a shows the transfer characteristics of DGNP-EHBTFET with the N⁺-pocket having a different N-type doping concentration (N⁺D). It is found from the figure that I_{OFF} decreases first, and then increases with the increase in N⁺D, and achieves the minimum value at N⁺D = 2 × 10^{19} \text{cm}^{-3}. To interpret the variation in I_{OFF}, the energy band profiles in the OFF-state are calculated and shown in Figure 6b. It is observed from ΔΦ that PT appears in regions II and IV when N⁺D ≤ 2 × 10^{19} \text{cm}^{-3} while the same occurs in region III when N⁺D > 2 × 10^{19} \text{cm}^{-3}. With the increase in N⁺D, both ΔΦ₂ and ΔΦ₄ decrease but ΔΦ₃ increases. Though P_{tun} can be reduced by narrowing ΔΦ to obtain a lower I_{OFF}, λ (named λ₁ to λ₆ in regions I to VI, respectively) should also be taken into account according to Equation (1). Unlike λ in region III, those in regions II and IV increase with N⁺D, and their lengths are greater. Hence, one can see that the maximum λ and the minimum ΔΦ simultaneously exist when N⁺D = 2 × 10^{19} \text{cm}^{-3}, thereby resulting in the minimum P_{tun} based on Equation (1), eventually obtaining the minimum I_{OFF}. In fact, the change in the trend of I_{OFF} is dependent on the position of the PT junction (see black dotted circles in Figure 6b). Since CG can induce holes in the top gate underlap region, PN junctions available for tunneling (i.e., the PT junction in regions II and IV) can be created between this region and the drain region. With there is an increase in N⁺D, the increasing electrons in the top gate underlap region bend the energy band downward so as to reduce the aligned energy range for tunneling, eventually degrading I_{OFF}. When N⁺D > 2 × 10^{19} \text{cm}^{-3}, the PT junction shifts to region III because a new PN junction is formed by electron accumulation in the top gate underlap region and hole accumulation in the gate overlap region near RG. With the further increase in N⁺D, more electrons gather in the top gate underlap region, which enlarges ΔΦ so as to promote the electron tunneling. Therefore, I_{OFF} exhibits an increasing trend. Moreover, further investigation reveals that there is basically no impact of the variation in N⁺D on LT in the OFF-state. With the increase in N⁺D, I_{ON} values exhibit a similar trend of linear increase and are in the same order of magnitude, which is because the electric field at the LT junction is slightly adjusted with the change in N⁺D on the basis of the same electron–hole bilayer. It can also be found from Figure 6a that the lower the V_{gs}, the greater the influence of N⁺D on I_{ds}. This is because at low V_{gs}, LT mainly depends on the built-in electric field in the electron–hole bilayer, which can be enhanced with an increase in N⁺D. A stronger built-in electric field will cause a higher P_{tun} of LT so as to turn on DGNP-EHBTFET more easily. Therefore, with the increase in N⁺D, V_{th} takes on a linear decreasing trend, except that it cannot be extracted when N⁺D = 5 × 10^{19} \text{cm}^{-3}. I_{ON}/I_{OFF} exhibits the opposite trend to I_{OFF}, and approaches the maximum value of 5.42 × 10^{9} at N⁺D = 2 × 10^{19} \text{cm}^{-3}. Benefiting from the minimum V_{th} and the low V_{th}, the minimum SS_{avg} is reached when N⁺D = 2 × 10^{19} \text{cm}^{-3}. As a result, the optimal device performance can be obtained at N⁺D = 2 × 10^{19} \text{cm}^{-3}.

![Figure 6](image-url)

**Figure 6.** (a) Transfer characteristics and (b) energy band profiles along A–A’ and B–B’ in the OFF-state, for DGNP-EHBTFET with N⁺D = 5 × 10^{19}-4 × 10^{19} \text{cm}^{-3}.
Next, the influence of the width of the N+‐pocket (Wp) on the DC performance is studied. Figure 7a shows the transfer characteristic curves of DGNP‐EHBTFET at Wp = 1–4 nm, from which various DC parameters such as I_{OFF}, V_{th}, S_{avg}, etc., can be extracted. By compromising these extracted parameters, it follows that DGNP‐EHBTFET possesses the optimal DC performance at Wp = 2 nm. Meanwhile, it is found that Figures 7a and 6a have the same change trend in different cases, which is because Wp and N+D have identical mechanisms of influence on DGNP‐EHBTFET. For example, it is observed from Figure 7b that PT occurs in regions II and IV when Wp ≤ 2 nm, while it occurs in region III when Wp > 2 nm. Similarly, DGNP‐EHBTFET is of the maximum λ and the minimum Δφ at Wp = 2 nm, which makes it have the minimum I_{OFF} under this condition. As shown in Figure 7c, the energy bands in regions I and III gradually bend downward with the increase in Wp, which promotes the drift of tunneling electrons in region VI and the tunneling of electrons in region III, respectively. However, a slight influence of Wp on LT is dominant in the ON‐state; thus, I_{ON} increases with Wp but has the same order of magnitude.

![Figure 7.](image)

### 3.4. Effect of Gate Work‐Function on DGNP‐EHBTFET

Here, we investigate the effect of the work‐functions of the right‐gate RG, the tunneling‐gate TG, and the control‐gate CG (i.e., Φ_{RG}, Φ_{TG}, and Φ_{CG}, respectively) on DGNP‐EHBTFET, respectively. Table 2 shows the extracted parameters at Φ_{RG} = 5.0–5.8 eV. It is found that I_{OFF} maintains a relatively low value at Φ_{RG} ≤ 5.5 eV, but boosts sharply by six orders of magnitude with the further increase in Φ_{RG}, which can be seen in the energy band profiles. As shown in Figure 8a, PT occurs in regions II and IV is exactly the same under different Φ_{RG} levels. Moreover, because the hole concentration near RG increases with Φ_{RG} so as to lift the energy bands in region III, PT can also take place in this region when Φ_{RG} > 5.5 eV. Since narrow Δφ and wide λ exist in these tunneling regions, the effect of Φ_{RG} on PT is insignificant in the OFF‐state. Furthermore, it is observed from Figure 8b that LT is opened in region V when Φ_{RG} > 5.5 eV. According to the changing trend of I_{OFF}, it can be concluded that when Φ_{RG} > 5.5 eV, the rapid increase in I_{OFF} is mainly caused by LT. Figure 8c,d show the energy band profiles in the ON‐state regarding PT and LT, respectively. It is seen that with the decrease in Φ_{RG}, Δφ reduces but λ increases in regions III, V, and VI, particularly when Φ_{RG} = 5.0 eV, and there is no tunneling in region III. Therefore, I_{ON} shows a monotonic decreasing trend with the reduction in Φ_{RG} and achieves the minimum value at Φ_{RG} = 5.0 eV. Both S_{avg} and V_{th} cannot be extracted at Φ_{RG} = 5.0 eV as DGNP‐EHBTFET is still turned off, even when V_{gs} = 1.0 V. Note that parameters that cannot be extracted in this paper are all represented by N/A. Moreover, with the increase in Φ_{RG}, I_{ON}/I_{OFF} represents a trend of increasing first, and then, decreasing, and V_{th} exhibits the opposite trend to I_{ON}. By comparing these parameters, we assume that DGNP‐EHBTFET can maintain better device performance when Φ_{RG} = 5.5 eV.
Figure 8. (a) Energy band profiles along A–A’ and B–B’ in the OFF-state; (b) energy band profiles along C–C’ in the OFF-state; (c) energy band profiles along A–A’ and B–B’ in the ON-state; and (d) energy band profiles along C–C’ in the ON-state, for DGNP-EHBT-FET with \( \Phi_{RG} = 5.0-5.8 \text{ eV} \).

Table 2. Extracted parameters from transfer characteristic curves at \( \Phi_{RG} = 5.0-5.8 \text{ eV} \).

| \( \Phi_{RG} \) (eV) | \( I_{OFF} \) (A/\( \mu \)m) | \( I_{ON} \) (A/\( \mu \)m) | \( I_{ON}/I_{OFF} \) | \( V_{th} \) (V) | \( SS_{avg} \) (mV/dec) |
|---------------------|-----------------|-----------------|-----------------|-----------------|----------------|
| 5.0                 | \( 1.50 \times 10^{-19} \) | \( 1.87 \times 10^{-8} \) | \( 1.25 \times 10^{11} \) | N/A             | N/A             |
| 5.2                 | \( 1.15 \times 10^{-18} \) | \( 1.20 \times 10^{-6} \) | \( 1.04 \times 10^{12} \) | 0.52            | 30.7            |
| 5.4                 | \( 2.59 \times 10^{-17} \) | \( 5.79 \times 10^{-6} \) | \( 2.24 \times 10^{11} \) | 0.32            | 33.4            |
| 5.5                 | \( 3.54 \times 10^{-15} \) | \( 1.92 \times 10^{-5} \) | \( 5.42 \times 10^{9} \) | 0.17            | 22.8            |
| 5.6                 | \( 2.58 \times 10^{-9} \) | \( 2.87 \times 10^{-5} \) | \( 1.11 \times 10^{4} \) | 0.14            | 88.1            |
| 5.8                 | \( 5.16 \times 10^{-9} \) | \( 4.30 \times 10^{-5} \) | \( 8.33 \times 10^{3} \) | 0.11            | 85.4            |

Table 3 lists the parameters extracted from the transfer characteristic curves at different \( \Phi_{TG} \) levels. It is found that with the increase in \( \Phi_{TG} \), \( I_{OFF} \) decreases first, and then, increases, and obtains the minimum value when \( \Phi_{TG} = 4.5 \text{ eV} \). To explain in detail, the energy band profiles of LT and PT are calculated. As shown in Figure 9a, when \( \Phi_{TG} < 4.5 \text{ eV} \), the accumulation of a large number of electrons near TG opens LT in the OFF-state; thus, the \( I_{OFF} \) values are much higher than that in other cases. In addition, with the increase in \( \Phi_{TG} \), \( \Delta \phi_{PT} \) decreases and \( \lambda_{S} \) increases, resulting in a gradual reduction in \( I_{OFF} \). When \( \Phi_{TG} \geq 4.5 \text{ eV} \), \( I_{OFF} \) is dependent on PT, which makes it have a substantial reduction. Since \( \Phi_{TG} \) just affects the carrier concentration of the gate overlap region (i.e., region V), only the energy bands in this region and the regions connected to it will be adjusted with the change in \( \Phi_{TG} \). It is observed from Figure 9b that the energy bands in region III lift with the increase in \( \Phi_{TG} \), and a new PT appears in this region when \( \Phi_{TG} > 4.6 \text{ eV} \); therefore, \( I_{OFF} \) begins to increase obviously. It is found from Figure 9c that when \( \Phi_{TG} < 5.5 \text{ eV} \), LT is dominant in the ON-state, and \( I_{ON} \) shows a slowly decreasing trend with increasing \( \Phi_{TG} \) based on the variation in \( \Delta \phi_{PT} \) and \( \lambda_{S} \). It is worth noting that only PT exists when \( \Phi_{TG} = 5.5 \text{ eV} \), and it appears in regions I and III (not shown). As a result, the minimum
$I_{ON}$ is obtained at this $\Phi_{TG}$. Furthermore, the optimal values of $I_{ON}/I_{OFF}$ and $SS_{avg}$ can be obtained at $\Phi_{TG} = 4.5$ eV. Comprehensive analysis shows that $\Phi_{TG} = 4.5$ eV is the best choice for DGNP-EHBTFET.

![Energy band profiles](image1)

**Figure 9.** (a) Energy band profiles along C–C’ in the OFF-state; (b) energy band profiles along A–A’ and B–B’ in the OFF-state; and (c) energy band profiles along C–C’ in the ON-state, for DGNP-EHBTFET with $\Phi_{TG} = 3.5$–5.5 eV.

**Table 3.** Extracted parameters from transfer characteristic curves at $\Phi_{TG} = 3.5$–5.5 eV.

| $\Phi_{TG}$ (eV) | $I_{OFF}$ (A/µm) | $I_{ON}$ (A/µm) | $I_{ON}/I_{OFF}$ | $V_{IR}$ (V) | $SS_{avg}$ (mV/dec) |
|------------------|------------------|-----------------|------------------|-------------|------------------|
| 3.5              | $1.64 \times 10^{-7}$ | $2.19 \times 10^{-5}$ | $1.34 \times 10^{2}$ | N/A         | N/A              |
| 4.0              | $7.87 \times 10^{-8}$ | $2.11 \times 10^{-5}$ | $2.68 \times 10^{2}$ | 0.02        | 192.3            |
| 4.4              | $7.90 \times 10^{-9}$ | $1.99 \times 10^{-5}$ | $2.52 \times 10^{3}$ | 0.12        | 108.9            |
| 4.5              | $3.54 \times 10^{-15}$ | $1.92 \times 10^{-5}$ | $5.42 \times 10^{9}$ | 0.17        | 22.8             |
| 4.6              | $8.51 \times 10^{-15}$ | $1.81 \times 10^{-5}$ | $2.13 \times 10^{9}$ | 0.24        | 33.9             |
| 5.0              | $1.03 \times 10^{-13}$ | $9.93 \times 10^{-6}$ | $9.64 \times 10^{7}$ | 0.48        | 80.2             |
| 5.5              | $6.86 \times 10^{-13}$ | $3.43 \times 10^{-6}$ | $5.00 \times 10^{6}$ | 0.51        | 98.8             |

Further, the influence of $\Phi_{CG}$ on DGNP-EHBTFET is examined, and parameters related to DC performance are extracted and listed in Table 4. As shown in Figure 10a, since the variation in $\Phi_{CG}$ can adjust the energy band profiles in regions I to IV, the region where PT appears varies with $\Phi_{CG}$. Because tunneling only exists in the regions with $\Delta\phi$, we only compare $E$ at the tunneling junction to explain the changing trend of $I_{OFF}$. As shown in Figure 10b, when $\Phi_{CG} < 4.5$ eV, high $E$ exists simultaneously at the tunneling junction of regions I and III, which results in a high $I_{OFF}$ and turns on DGNP-EHBTFET in the OFF-state. When $\Phi_{CG} > 4.5$ eV, $E$ at the tunneling junction of regions II and IV increases with $\Phi_{CG}$, and there is also high $E$ at the tunneling junction of region III at $\Phi_{CG} = 4.9$ eV. As a result, $I_{OFF}$ decreases first, and then, increases, and achieves the minimum $I_{OFF}$ at $\Phi_{CG} = 5.0$ eV. It is observed from Figure 10c that PT in region VI is insensitive to the change in $\Phi_{CG}$, but the energy band in region I elevates with the increase in $\Phi_{CG}$; especially when $\Phi_{CG} > 4.5$ eV it begins to hinder the drift of the tunneling electrons, eventually degrading device performance in the ON-state. Moreover, with the increase in $\Phi_{CG}$, $E$ in the tunneling junction of region III gradually weakens, which reduces the $P_{tun}$ of PT. As shown in Figure 10d, the varying trend of $E$ at the LT junction of region V is the same as that in region III, thereby lowering the $P_{tun}$ of LT with increasing $\Phi_{CG}$. Therefore, $I_{ON}$ decreases with the increase in $\Phi_{CG}$, which is consistent with the results in Table 4. Furthermore, by comparison of the extracted parameters in Table 4, it follows that DGNP-EHBTFET can obtain optimal device performance only when $\Phi_{CG} = 5.0$ eV.
4. Conclusions

In conclusion, an In_{0.53}Ga_{0.47}As electron–hole bilayer TFET with a dual-metal left-gate and an N⁺-pocket is proposed and investigated in detail using the Silvaco Atlas 2D numerical simulation platform. The numerical simulations demonstrate that the simultaneous introduction of the control-gate and the N⁺-pocket for the proposed DGNP-EHBTFET can optimize the energy band profiles in the tunneling regions so as to substantially degrade the OFF-state current and maintain good ON-state performance. Further, the impact of the N⁺-pocket on DGNP-EHBTFET is investigated, and the results show that both N⁺D and W_p focus on the adjustment of the tunneling energy range and the tunneling distance of PT, thereby mainly affecting I_{OFF}. By compromise of the extracted various parameters, the optimal DC performance can be obtained when N⁺D = 2 × 10^{19} cm⁻³ and W_p = 2 nm. Considering the change in Φ_{BG} and Φ_{CG}, it is observed that both can control LT and PT through the regulation of the carrier concentration in the overlap region, and comprehen-

Table 4. Extracted parameters from transfer characteristic curves at Φ_{CG} = 3.5–5.5 eV.

| Φ_{CG} (eV) | I_{OFF} (A/µm) | I_{ON} (A/µm) | I_{ON}/I_{OFF} | V_{th} (V) | SS_{avg} (mV/dec) |
|-------------|----------------|---------------|----------------|-----------|-------------------|
| 3.5         | 1.47 × 10⁻⁵    | 4.57 × 10⁻⁵   | 3.11 × 10⁰     | N/A       | N/A               |
| 4.0         | 3.43 × 10⁻⁶    | 3.79 × 10⁻⁵   | 1.10 × 10¹     | N/A       | N/A               |
| 4.5         | 9.13 × 10⁻⁸    | 2.90 × 10⁻⁵   | 3.18 × 10²     | 0.02      | 506               |
| 4.9         | 4.39 × 10⁻¹²   | 2.13 × 10⁻⁵   | 4.85 × 10⁵     | 0.14      | 32.1              |
| 5.0         | 3.54 × 10⁻¹⁵   | 1.92 × 10⁻⁵   | 5.42 × 10⁶     | 0.17      | 22.8              |
| 5.1         | 4.96 × 10⁻¹⁵   | 1.68 × 10⁻⁵   | 3.39 × 10⁷     | 0.23      | 31.5              |
| 5.5         | 7.04 × 10⁻¹⁰   | 6.37 × 10⁻⁶   | 9.05 × 10³     | 0.52      | 105               |
sive analysis illustrates that only when $\Phi_{RG} = 5.5$ eV and $\Phi_{TG} = 4.5$ eV can good device performance be maintained. Furthermore, the investigation shows that the variation in $\Phi_{CG}$ can not only change the electric field of the tunneling junction, but it can also regulate and control the drift of tunneling electrons. The results show that $\Phi_{CG} = 5.0$ eV is the best choice for better DC performance. This paper focuses on revealing the OFF-state leakage suppression mechanism and optimizing the device parameters, without considering the static and dynamic behavior of the proposed DGNP-EHBTFET. In view of their importance, we will put emphasis on this aspect in our next work.

**Author Contributions:** Conceptualization, H.L., W.Z., Z.W., Y.L. and H.Z.; methodology, H.L. and W.Z.; software, H.L.; validation, Z.W. and H.L.; formal analysis, W.Z. and H.L.; investigation, Y.L. and H.L.; resources, H.Z. and H.L.; data curation, H.L.; writing—original draft preparation, H.L. and W.Z.; writing—review and editing, H.L. and Z.W.; visualization, H.L. and W.Z.; supervision, H.L.; project administration, H.L.; funding acquisition, H.L. and Y.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the National Natural Science Foundation of China (Grant No. 62264008), the Natural Science Foundation of Gansu Province (Grant No. 21JZRRA320), the Project of Construction of a strong Province with Intellectual Property Rights (Grant No. 202ZSCQ006), the Youth Program of the National Natural Science Foundation of China (Grant No. 61905102), and the Gansu Youth Science and Technology Fund Program (Grant No. 20J5RA385).

**Institutional Review Board Statement:** Not applicable.

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Boucart, K.; Ionescu, A.M. Double-gate tunnel fet with high-$\kappa$ gate dielectric. *IEEE Trans. Electron. Devices* **2007**, *54*, 1725–1733. [CrossRef]
2. Ghosh, B.; Akram, M.W. Junctionless tunnel field effect transistor. *IEEE Electron. Device Lett.* **2013**, *34*, 584–586. [CrossRef]
3. Kumar, M.J.; Janardhanan, S. Doping-less tunnel field effect transistor: Design and investigation. *IEEE Trans. Electron. Devices* **2013**, *60*, 3285–3290. [CrossRef]
4. Kumar, N.; Raman, A. Performance Assessment of the Charge-Plasma-Based Cylindrical GAA Vertical Nanowire TFET with Impact of Interface Trap Charges. *IEEE Trans. Electron. Devices* **2019**, *66*, 4453–4460. [CrossRef]
5. Gupta, A.K.; Raman, A.; Kumar, N. Design and Investigation of a Novel Charge Plasma-Based Core-Shell Ring-TFET: Analog and Linearity Analysis. *IEEE Trans. Electron. Devices* **2019**, *66*, 3506–3512. [CrossRef]
6. Choi, Y.; Hong, Y.; Ko, E.; Shin, C. Optimization of double metal-gate InAs/Si heterojunction nanowire TFET. *Semicond. Sci. Technol.* **2020**, *35*, 075024. [CrossRef]
7. Misra, R.; Singh, K.; Kumar, M.; Rastogi, R.; Kumar, A.; Dubey, S. An Ultra-Low-Power Black Phosphorus (B-Ph)/Si Heterojunction Dopingless-Tunnel FET (HD-TFET) with Enhanced Electrical Characteristics. *Superlattices Microstruct.* **2021**, *149*, 106752. [CrossRef]
8. Tripathy, M.R.; Singh, A.K.; Samad, A.; Chander, S.; Baral, K.; Singh, P.K.; Jit, S. Device and Circuit-Level Assessment of GaSb/Si Heterojunction Vertical Tunnel-FET for Low-Power Applications. *IEEE Trans. Electron. Devices* **2020**, *67*, 1285–1292. [CrossRef]
9. Liu, H.; Yang, L.A.; Jin, Z.; Hao, Y. An In$_{0.53}$Ga$_{0.47}$As/In$_{0.52}$Al$_{0.48}$As Heterojunction Dopingless Tunnel FET with a Heterogate Dielectric for High Performance. *IEEE Trans. Electron. Devices* **2019**, *66*, 3229–3235. [CrossRef]
10. Pindoo, I.A.; Sinha, S.K.; Chander, S. Improvement of Electrical Characteristics of SiGe Source Based Tunnel FET Device. *Silicon* **2021**, *13*, 3209–3215. [CrossRef]
11. Liu, H.; Yang, L.A.; Chen, Y.; Jin, Z.; Hao, Y. Performance enhancement of the dual-metal gate In$_{0.53}$Ga$_{0.47}$As dopingless TFET by using a platinum metal strip insertion. *Ipn. J. Appl. Phys.* **2019**, *58*, 104001. [CrossRef]
12. Gedam, A.; Acharya, B.; Mishra, G.P. Junctionless Silicon Nanotube TFET for Improved DC and Radio Frequency Performance. *Silicon* **2021**, *13*, 167–178. [CrossRef]
13. Raad, B.R.; Tirkey, S.; Sharma, D.; Kondekhar, P. A new design approach of dopingless tunnel fet for enhancement of device characteristics. *IEEE Trans. Electron. Devices* **2017**, *64*, 1830–1836. [CrossRef]
14. Liu, H.; Yang, L.A.; Zhang, H.W.; Zhang, B.T.; Zhang, W.T. An In$_{0.53}$Ga$_{0.47}$As/In$_{0.52}$Al$_{0.48}$As/In$_{0.53}$Ga$_{0.47}$As double heterojunction junctionless TFET. *Ipn. J. Appl. Phys.* **2021**, *60*, 074001. [CrossRef]
15. Xu, H.F.; Han, X.F.; Sun, W. Design and investigation of dopingless double-gate line tunneling transistor: Analog performance, linearity, and harmonic distortion analysis. Chin. Phys. B 2020, 29, 108502. [CrossRef]

16. Ghosh, P.; Bhowmick, B. Investigation of Electrical Characteristics in a Ferroelectric L-Patterned Gate Dual Tunnel Diode TFET. IEEE Trans. Ultrason. Ferroelectr. Freq. Control 2020, 67, 2440–2444. [CrossRef]

17. Xie, H.W.; Liu, H.X.; Han, T.; Li, W.; Chen, S.P.; Wang, S.L. TCAD Simulation of a Double L-shaped gate Tunnel Field Effect Transistor with covered source–channel. Micro Nano Lett. 2020, 15, 272–276. [CrossRef]

18. Ahangari, Z. Performance investigation of steep-slope core–shell nanotube indium nitride electron–hole bilayer tunnel field effect transistor. Appl. Phys. A Mater. Sci. Process. 2019, 125, 405. [CrossRef]

19. Kim, S.; Choi, W.Y.; Park, B.G. Vertical-Structured Electron-Hole Bilayer Tunnel Field-Effect Transistor for Extremely Low-Power Operation with High Scalability. IEEE Trans. Electron. Devices 2018, 65, 2010–2015. [CrossRef]

20. Padilla, J.L.; Medina-Bailon, C.; Alper, C.; Gamiz, F.; Ionescu, A.M. Confinement-induced InAs/GaSb heterojunction electron–hole bilayer tunneling field-effect transistor using metal gate work function engineering. Mater. Res. Express 2019, 6, 096311. [CrossRef]

21. Masoudi, A.; Ahangari, Z.; Fathipoor, M. Performance optimization of a nanoscale GaSb P-channel electron-hole bilayer tunnel field effect transistor using metal gate work function engineering. Mater. Res. Express 2019, 6, 096311. [CrossRef]

22. Ahangari, Z.; Padilla, J.L.; Marquez, C.; Sampedro, C.; Donetti, L.; Gamiz, F.; Ionescu, A.M. Gate Leakage Tunneling Impact on the InAs/GaSb Heterojunction Electron-Hole Bilayer Tunneling Field-Effect Transistor. IEEE Trans. Electron. Devices 2018, 65, 4679–4686. [CrossRef]

23. Ahangari, Z. Design and performance optimization of thin film tin monoxide (SnO)/silicon electron–hole bilayer tunnel field-effect transistor. J. Comput. Electron. 2020, 19, 1485–1493. [CrossRef]

24. Shamloo, H.; Goharrizi, A.Y. Performance study of tunneling field effect transistors based on the graphene and phosphorene nanoribbons. Micro Nanostruct. 2022, 169, 207336. [CrossRef]

25. Jiang, X.; Shi, X.; Zhang, M.; Wang, Y.; Zhang, D.W. A symmetric tunnel field-effect transistor based on mos2/black phosphorus/mos2 nanolayered heterostructures. ACS Appl. Nano Mater. 2019, 2, 5674–5680. [CrossRef]

26. Jiao, X.; Jia, J.; Shen, L.; Ju, J.; Lee, S. Tunneling field effect transistor integrated with black phosphorus-mos2 junction and ion gel dielectric. Appl. Phys. Lett. 2017, 110, 033103.

27. Iida, R.; Kim, S.H.; Yokoyama, M.; Taoka, N. Planar-type In_{0.53}Ga_{0.47}As channel band-to-band tunneling metal-oxide-semiconductor field-effect transistors. J. Appl. Phys. 2011, 110, 124505. [CrossRef]

28. Ahn, D.H.; Yoon, S.H.; Takenaka, M.; Takagi, S. Effects of HfO_2/Al_2O_3 Gate stacks on electron performance of planar In_xGa_{1−x}As tunneling field-effect transistors. Appl. Phys. Express 2017, 10, 084201. [CrossRef]

29. Seo, J.H.; Yoon, Y.J.; Cho, S.; Kang, I.M.; Lee, J.H. Design optimization and analysis of ingaas/inaas ingaas heterojunction-based electron hole bilayer tunneling fets. J. Nanosci. Nanotechnol. 2019, 19, 6070–6076. [CrossRef]

30. Alper, C.; Palestri, P.; Padilla, J.L.; Ionescu, A.M. The Electron-Hole Bilayer TFET: Dimensionality Effects and Optimization. IEEE Trans. Electron. Devices 2016, 63, 2603–2609. [CrossRef]

31. Alper, C.; Palestri, P.; Padilla, J.L.; Ionescu, A.M. Underlap counterdoping as an efficient means to suppress lateral leakage in the electron–hole bilayer tunnel FET. Semicond. Sci. Technol. 2016, 31, 045001. [CrossRef]

32. Loan, S.A.; Alharbi, A.G.; Rafat, M. Ambipolar leakage suppression in electron–hole bilayer TFET: Investigation and analysis. J. Comput. Electron. 2018, 17, 977–985.

33. Sahu, C.; Singh, J. Charge-Plasma Based Process Variation Immune Junctionless Transistor. IEEE Electron. Device Lett. 2014, 35, 411–413. [CrossRef]

34. Hueting, R.J.E.; Rajasekharan, B.; Salm, C.; Schmitz, J. The Charge Plasma P-N Diode. IEEE Electron. Device Lett. 2008, 29, 1367–1369. [CrossRef]

35. Lide, D.R. CRC Handbook of Chemistry and Physics, 89th ed.; Taylor and Francis: New York, NY, USA, 2008; p. 12.

36. Kawano, H.; Takahashi, T.; Tagashira, Y.; Mine, H.; Moriyama, M. Work function of refractory metals and its dependence upon working conditions. Surf. Sci. 1999, 446, 105–108. [CrossRef]

37. Vurgaftman, I.; Meyer, J.R.; Ram-Mohan, L.R. Band parameters for III–V compound semiconductors and their alloys. J. Appl. Phys. 2001, 89, 5815–5875. [CrossRef]

38. Suzuki, R.; Taoka, N.; Yokoyama, M.; Lee, S.; Kim, S.H.; Hoshii, T.; Yasuda, T.; Ichikawa, O.; et al. 1-nm-capacitance-equivalent-thickness HfO_2/Al_2O_3/InGaAs metal-oxide-semiconductor structure with low interface trap density and low gate leakage current density. Appl. Phys. Lett. 2012, 100, 132906. [CrossRef]

39. Zhao, H.; Chen, Y.; Wang, Y.; Zhou, F.; Xue, F.; Lee, J. InGaAs Tunneling Field-Effect-Transistors with Atomic-Layer-Deposited Gate Oxides. IEEE Trans. Electron. Devices 2011, 58, 2990–2995. [CrossRef]