Security, Performance and Energy Trade-offs of Hardware-assisted Memory Protection Mechanisms

(P Practical Experience Report)

Christian Göttel, Rafael Pires, Isabella Rocha, Sébastien Vaucher, Pascal Felber, Marcelo Pasin, Valerio Schiavoni
University of Neuchâtel, Switzerland — first.last@unine.ch

Abstract—The deployment of large-scale distributed systems, e.g., publish-subscribe platforms, that operate over sensitive data using the infrastructure of public cloud providers, is nowadays heavily hindered by the surging lack of trust toward the cloud operators. Although purely software-based solutions exist to protect the confidentiality of data and the processing itself, such as homomorphic encryption schemes, their performance is far from being practical under real-world workloads. The performance trade-offs of two novel hardware-assisted memory protection mechanisms, namely AMD SEV and Intel SGX - currently available on the market to tackle this problem, are described in this practical experience. Specifically, we implement and evaluate a publish/subscribe use-case and evaluate the impact of the memory protection mechanisms and the resulting performance. This paper reports on the experience gained while building this system, in particular when having to cope with the technical limitations imposed by SEV and SGX.

Several trade-offs that provide valuable insights in terms of latency, throughput, processing time and energy requirements are exhibited by means of micro- and macro-benchmarks.

I. INTRODUCTION

Nowadays, public cloud systems are the de facto platform of choice to deploy online services. As a fact of life, all major IT players provide some form of "infrastructure-as-a-service" (IaaS) commercial offerings, including Microsoft [1], Google [2] and Amazon [3]. IaaS infrastructures allow customers to reserve and use (virtual) resources to deploy their own services and data. These resources are eventually allocated in the form of virtual machines (VMs) [4], containers [5] or bare-metal [6] instances over the cloud provider’s hardware infrastructure, in order to execute the applications or services of the customers.

Among the many types of communication services, publish/subscribe systems [7] received much attention recently with the objective to support privacy-preserving operations. Privacy can relate to subscriptions [8] (e.g., filters that match the subscription of customers to specific pay-per-view TV streaming channels), publisher identities [9] (e.g., services providing anonymity to whistleblowers) or the content itself [10].

These privacy concerns have greatly limited the deployment of such systems over public clouds [11]. Moreover, despite the existence of pure software-based solutions leveraging homomorphic encryption [12], their performance is several orders of magnitude behind the requirements of modern workloads. We evaluated existing homomorphic libraries in order to execute simple operations, such as those typically implemented by publish/subscribe filters, on basic data types.

We focused primarily on HElib [13], which appears to be the most complete as well as up-to-date, and were able to compare the performance of 8-, 16- and 24-bit addition, subtraction, multiplication and exponentiation operations to a constant value. Figure 1 shows the time ratios for every operation we compared with their unencrypted counterpart, using a 3.1 GHz Intel Core i7 processor with 4 MiB cache (i7-5557U). For example, the leftmost bar in the figure shows that adding two 8-bit integers with HElib is almost 1000× slower than adding them unencrypted. STYX [14], an event-based stream processing system that exploits partial homomorphic encryption, confirms our observations. We can therefore conclude that the performance achievable by these techniques is still unpractical for real-world applications.

The recent introduction of new hardware-assisted memory protection mechanisms inside x86 processors by Intel and AMD paves the way to overcome the limitations of the aforementioned software-only solutions. Intel introduced software guard extensions (SGX) [15] with its Skylake generation of processors in August 2015. These instructions allow applications to create trusted execution environments (TEEs) to protect code and data against several types of attacks, including a malicious underlying OS, software bugs or threats from co-hosted applications. The security boundary of the application becomes the CPU die itself. The code is executed at near-native execution speeds inside enclaves of limited memory capacity.

Along the same line, AMD introduced secure encrypted virtualization (SEV) [16; 17] with its Zen processor micro-architecture. Specifically, the EPYC family of server proces-
The SGX mechanism, as depicted in Figure 2 (left), allows an attacker with physical access to a machine cannot tamper with the application data without being noticed. The CPU package represents the security boundary. Moreover, data belonging to an enclave is automatically encrypted and authenticated when stored in main memory. A memory dump on a victim’s machine will produce encrypted data. A remote attestation protocol (not shown in the figure) is provided to verify that an enclave runs on a genuine Intel processor with SGX enabled. An application using enclaves must ship a signed, yet unencrypted shared library (a shared object file in RUST) with SGX enabled. Applications create secure enclaves to protect the integrity and confidentiality of the code being executed and its associated data.

The SGX mechanism, as depicted in Figure 2 (left), allows an attacker with physical access to a machine cannot tamper with the application data without being noticed. The CPU package represents the security boundary. Moreover, data belonging to an enclave is automatically encrypted and authenticated when stored in main memory. A memory dump on a victim’s machine will produce encrypted data. A remote attestation protocol (not shown in the figure) is provided to verify that an enclave runs on a genuine Intel processor with SGX enabled. An application using enclaves must ship a signed, yet unencrypted shared library (a shared object file in Linux) that can be inspected, possibly by malicious attackers.

The enclave page cache (EPC) is a 128 MiB area of memory² predefined at boot to store enclave code and data. At most 93.5 MiB can be used by an application; the remaining area is used to maintain SGX metadata. Any access to an enclave page outside the EPC triggers a page fault. The SGX driver interacts with the CPU and decides which pages to evict. Traffic between the CPU and the system memory is kept confidential by the memory encryption engine (MEE) [36], also in charge of tamper resistance and replay protection. If a cache miss hits a protected region, the MEE encrypts or decrypts data before sending to, respectively fetching from, the system memory and performs integrity checks. Data can also be persisted on stable storage, protected by a seal key. This allows storing certificates and waives the need of a new remote attestation every time an enclave application restarts.

The execution flow of a program using SGX enclaves is as follows. First, an enclave is created (see Figure 2-➀, left). As soon as a program needs to execute a trusted function (➀), it invokes the SGX ecall primitive (➀). The program goes...

---

1. We observe that this is particularly true for Intel SGX, since it has been available in the market for much longer. Nevertheless, we expect similar attention to be paid on the AMD platform in the coming months.

2. Future releases of SGX will relax this limitation [34; 35].

---

Fig. 2: Intel SGX and AMD SEV operating principles.
through the SGX call gate to bring the execution flow inside the enclave (❼). Once the trusted function is executed by one of the enclave’s threads (❼), its result is encrypted and sent back (➋) before giving back the control to the main processing thread (❼).

B. AMD SEV

AMD secure encrypted virtualization (SEV) provides transparent encryption of the memory used by virtual machines. To exploit this technology, the AMD secure memory encryption (SME) extension must be available and supported by the underlying hardware. The architecture relies on an embedded hardware AES engine, itself located on the core’s memory controller. SME creates one single key, used to encrypt the entire memory. As explained next, this is not the case for SEV, where multiple keys are being generated. The overhead of the AES engine is minimal.

SEV delegates the creation of ephemeral encryption keys to the AMD secure processor (SP), an ARM TrustZone-enabled system-on-chip (SoC) embedded on-die [16]. These keys are used to encrypt the memory pages belonging to distinct virtual machines, by creating one key per VM. Similarly, there is one different key per hypervisor. These keys are never exposed to software executed by the CPU itself.

It is possible to attest encrypted states by using an internal challenge mechanism, so that a program can receive proof that a page is being correctly encrypted.

From the programmer perspective, SEV is completely transparent. Hence, the execution flow of a program using it is the same as a regular program, as shown in Figure 2 (right). Notably, all the code runs inside a trusted environment. First, a program needs to call a function (Figure 2-❼). The kernel schedules a thread to execute that function (❼) before actually executing it (❼). The execution returns to the main execution thread (➋) until the next execution is scheduled (➋).

C. SGX vs. SEV

We briefly highlight the differences between these two technologies along three different criteria, summarized in Table I.

|                         | Intel SGX | AMD SEV |
|-------------------------|-----------|---------|
| Other VMs               |          |         |
| Hypervisor              | ✔️        | ✔️      |
| Host operating system   | ✔️        | ✔️      |
| Guest operating system  | ✔️        | ✔️      |
| Privileged user         | ✔️        | ✔️      |
| Untrusted code          | ✔️        | ✔️      |
| Trusted code            | ✔️        | ✔️      |

Memory limits. The EPC area used by SGX is limited to 128 MiB, of which 93.5 MiB are usable in practice by applications. The size of the EPC can be controlled (i.e., reduced) by changing settings in the UEFI setup utility from the BIOS of the machine. This limit does not exist for SEV: applications running inside an encrypted VM can use all its allocated memory.

Usability. To use SGX enclaves, a program needs to be modified—requiring a re-compilation or a relink—e.g., using

| Intel SGX | AMD SEV |
|-----------|---------|
| Memory limit | Encryption |
| 93.5 MiB    | ✔️      |
| n/a       | ✔️      |
| Integrity  | ✔️      |
| Freshness  | ✔️      |

The EPC area used by SGX is limited to 128 MiB, of which 93.5 MiB are usable in practice by applications. The size of the EPC can be controlled (i.e., reduced) by changing settings in the UEFI setup utility from the BIOS of the machine. This limit does not exist for SEV: applications running inside an encrypted VM can use all its allocated memory.

The EPC area used by SGX is limited to 128 MiB, of which 93.5 MiB are usable in practice by applications. The size of the EPC can be controlled (i.e., reduced) by changing settings in the UEFI setup utility from the BIOS of the machine. This limit does not exist for SEV: applications running inside an encrypted VM can use all its allocated memory.

Fig. 3: Architecture of our system and differences when deployed with Intel SGX and AMD SEV-ES. The components with a diagonally hatched pattern on a blue background are trusted, those with a dotted red background are untrusted, respectively. Redis is configured in streaming-mode [41].

The metadata is stored in a Merkle tree structure [39], the root of which is stored in SRAM, inside the processor. These integrity mechanisms incur an overhead that has been previously evaluated and shown to be acceptable for sequential read/write operations, but up to 10× for random read/write operations [29].

Conversely, to the best of our knowledge, the current version of AMD SEV (or SME) does not provide any integrity protection mechanism [40]. We expect this limitation to be addressed in future revisions.

III. ARCHITECTURE

To execute our evaluation, we designed and implemented a simple yet pragmatic event-based streaming system. At the core of our system, we rely on a key-value store. For every operation occurring on the key-value entries (i.e., read, write, update, delete), callback functions associated with these events are automatically triggered. We assume that the key-value store offers native support to register such callbacks, which can be user- or system-defined, as well as a certain degree of
freedom to express the operations and access capabilities that they can achieve. In the context of a publish/subscribe system, the core role of these functions is to implement matching filters for the subscribers. Upon execution of such callbacks, all the subscribers on the channel are notified and receive the matching event(s).

Figure 3 depicts the main components of the event-based streaming system. Specifically, each side of the figure shows which components of the architecture run inside the TEE when using Intel SGX (left) and AMD SEV (right). The key-value store and its content, the callback functions, as well as the endpoints of the publish/subscribe channels are all potentially sensitive targets; they must hence be protected by SGX or SEV. However, in our implementation, we only consider the entries of the key-value store to be protected by SGX/SEV. Note that solutions to protect the channel endpoints exist [42] but are not integrated in our prototype.

In our architecture, we do not explicitly include brokers or broker overlays [7], nor do we include other additional stages in the processing pipeline. The rationale behind this design choice is to better highlight the side-effects of SGX and SEV on the main processing node in carefully controlled conditions. Our primary interest lies in the evaluation of memory-bound operations and their energy cost. We leave as future work the extensions to more sophisticated architectural designs.

The workflow of operations is as follows. First, a subscriber manifests its interests by subscribing to the channel (Figure 3-(a)). Then, publishers start emitting events with a given content, e.g., the results of a sport event (Figure 3-(b)). As soon as the content is updated, a callback function is triggered (Figure 3-(c)). Finally, the potential subscriber(s) receive the event (Figure 3-(d)).

IV. IMPLEMENTATION DETAILS

We implemented our architecture on top of well-known open-source systems and libraries. The key-value store at its core is implemented by Redis [43] (v4.0.8), an efficient and lightweight in-memory key-value store. Redis features a built-in publish-subscribe support [44], which we exploit to realize our experimental platform. The publishers and the subscribers connect to the Redis channels using Jedis [45] (v2.9.0) Java bindings for Redis. We further leverage Redis’s ability to load external modules [46] to implement the callback system described earlier, as well as to be able to serve incoming requests in a multi-thread manner. While Redis remains a single-threaded system, modules can spawn their own threads. We leverage this to improve the throughput of the system and better exploit the multi-core machines in our cluster. While AMD SEV does not require any change to the system under test, this is not the case for Intel SGX. For our experiments, we rely on Graphene-SGX [47], a library to run unmodified applications inside enclaves. In order to use it, one has to write a manifest file where it is defined what resources the enclave is allowed to make use of (shared libraries, files, network endpoints etc.). This file is pre-processed by an auxiliary tool, which then provides signatures checked by the Graphene loader. To inject the various workloads, we rely on YCSB [48], v0.12.0 commit 3d6ed690).

We intend to release our implementation as open source.3

V. EVALUATION

This section reports the results of our extensive experimental evaluation. We first describe our evaluation settings and the datasets used in our experiments, before presenting and analyzing in depth the results of the micro- and macro-benchmarks.

A. Evaluation Settings

Our evaluation uses two types of machines. The Intel platform consists of a Supermicro 5019S-M2 machine equipped with an Intel Xeon E3-1275 v6 processor and 16 GiB of RAM. The AMD machine is a dual-socket Supermicro 1023US-TR4 machine, with two AMD EPYC 7281 processors and 8×8 GiB of DDR4-2666 RAM. Both client and server machines are connected on a switched Gigabit network.

The two machines run Ubuntu Linux 16.04.4 LTS. On the AMD platform, we use a specific version of the Linux kernel based on v4.15-rc14 that includes the required support for SME and SEV. Due to known side-channel attacks exploiting Intel’s hyper-threading [32], this feature was disabled on the Intel machine, and so was AMD’s simultaneous multithreading (SMT) on the AMD machine. We use the latest version of Graphene-SGX [47],5 while we rely on the Intel SGX driver and SDK [37], v1.9. In order to match the hardware specification of the Intel machine, we deployed para-virtualized VMs on the AMD machine, limited to 4 VCPUs, 16 GiB of VRAM and have access to the host’s real-time hardware clock.

The power consumptions are reported by a network-connected LINDY iPower Control 2x6M power distribution unit (PDU). The PDU can be queried up to every second over an HTTP interface and returns up-to-date measurements for the active power at a resolution of 1 W and with a precision of 1.5%.

B. Micro-benchmarks

Memory-bound Operations. We begin with a set of micro-benchmarks to show the performance overhead in terms of memory’s access speed imposed by Intel SGX and AMD SEV. We rely on the virtual memory stressors of STRESS-NG as a baseline. On the Intel architecture, we use STRESS-SGX [49], a fork of STRESS-NG for SGX enclaves. We ensure that both SGX-protected and unprotected versions of the stressors execute the exact same binary code, to provide results that can be directly compared against one another.

In the case of the AMD machine, the benchmark is first run in a traditional virtual machine, and subsequently the same benchmark is run again with AMD SEV protection enabled. We replace the mmap memory allocation functions of the virtual memory stressors with malloc functions to have a fair

3https://github.com/ChrisG55/streaming
4https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/snapshot/linux-00b10fe1046c4b2232097a7f1fa9238c7e479388.tar.gz
5https://github.com/oscarlab/graphene/tree/2b487b09
comparison between STRESS-NG and STRESS-SGX (where mmap is not allowed).

Figure 4 summarises the results of this micro-benchmark. Values are taken from the average of 10 executions, where each method is spawning 4 stressors with an execution limit of 30 seconds. The figure can be read in the following way: the percentage of the surface of each disk that is filled represents the relative execution speed in protected mode, compared to the native speed on the same machine for the same configuration. For example, a disk that is 75% full (●) indicates that a stressor ran with protection mechanisms enabled at 0.75 × the speed observed in native mode. A full disk (●) indicates that the performance of the associated stressor is not affected by the activation of SGX/SEV.

On both platforms, performance is not affected when the program operates on a small amount of memory (i.e., 4 MiB). The reason is that the protection mechanisms are only used to encrypt data leaving the CPU package. As 4 MiB is smaller than the amount of cache embedded on the CPU on both platforms (as detailed in subsection V-A), the data never leaves the die and is therefore processed and stored in cleartext.

Both technologies perform better when memory accesses follow a sequential pattern, as observed in the tests read64, write64, flip, incdec, inc-nybble, walk-d1, walk-ld, walk-l1, walk-set, swap, modulo-x, prime-gray-0, prime-gray-1, prime-indec, walk-0a, walk-1a. Conversely, Intel SGX is negatively affected by random memory accesses, as seen for tests modulo-x, prime-gray-1, walk-0a, and walk-1a. AMD SEV is also partially affected under these conditions (tests modulo-x, walk-0a, and walk-1a). Memory accesses beyond the size of SGX’s protected memory (i.e., EPC) are the slowest in our experiment, up to 0.65 × less than native memory accesses. Under these conditions methods such as modulo-x were not able to produce any results. However, supplemental tests, during which hyper-threading was enabled and all 8 CPUs used, did return results.

Finally, SEV appears to be much faster than SGX (an overall greener look for the disks), due to its lack of checks to ensure data integrity protection (as explained in subsection II-C). Similarly, larger memory accesses also do not suffer from drastic performance penalties like in the case of Intel SGX.

**Energy cost of memory-bound operations.** To evaluate the energy cost of memory-bound operations we recorded the power consumption while running the micro-benchmark of Figure 4.

The results are shown in the bottom row of the table, row SGX E. The pie-chart is read as follows: a disk that is 67% full (●) indicates that the STRESS-SGX method consumed 1.67 × more energy during execution with SGX enabled compared to native performance.

As expected, the energy consumption using SGX increases when the memory size considered is bigger than the EPC memory, and a similar behaviour is observed for each of the stressor method. However, the case of the move-inv stressor is different. In this case (Figure 6 (right)), SGX mode consumes more energy than native, independently from the memory size.

The move-inv stressors sequentially fill memory with random data, in blocks of 64 bits. Then they check that all values were set correctly. Finally, each 64 bit block is sequentially inverted, before executing again a memory check.

Conversely, in the case of AMD SEV we did not observe higher energy consumptions compared to native energy consumption, hence these results do not appear in Figure 4. Specifically, 108 out of 110 memory stressors confirm that the energy consumption lies within the 3.7% margin of error, i.e., the precision of the measurement. Only two measurements (read64 with memory size 16 MiB, and modulo-x with memory size 256 MiB) lie slightly outside the range of error and do not confirm the observation.

**Caching Effects.** With both AMD SEV and Intel SGX protection mechanisms, data is only encrypted when it leaves the processor package. In order to show the impact of caching

![Table: Memory Accesses Comparison](image)
on performance, we measure the throughput for varying sizes of memory accesses. We use the `pmbw` tool [50] (v0.6.2 commit fc712685) to conduct this experiment, ported with Graphene-SGX [47] to run inside an SGX enclave. To provide a comparable baseline, we also use Graphene [51] to run the native case on the Intel platform. On the AMD platform, we run the same micro-benchmark in a virtual machine, with and without SEV enabled. The `qemu` VCPU threads were pinned to physical CPUs on the same node in order to augment caching effects exercised during the micro-benchmark.

Figure 5 shows the observed throughput averaged over 10 runs when reading through a fixed amount of memory. The results are presented in the form of a log-log plot to clearly highlight the behaviour at each step of the memory hierarchy (L1/L2/L3 caches and main memory). We see that, within the cache, the performance of both AMD SEV and Intel SGX is strictly equivalent to native performance, in particular within the L2 cache. AMD SEV shows some overhead with L3 cache for sequential and random accesses. When the amount of memory to read surpasses the cache on Intel SGX, the throughput is greatly affected. As previously reported [29], random accesses to the EPC incur a greater overhead than sequential reads. In the case of AMD SEV, only a very small overhead can be observed.

We made a couple of surprising observations when running these experiments.

First, on the Intel platform, the significant drop in performance beyond the cache limits happens when the tested memory size is already markedly larger than the total cache size. This undocumented behavior, although does not affect the final outcome of our study, might be caused by Intel's smart cache technology [52].

Second, on the AMD platform, L3 cache performance is decreasing at a much faster rate than on the Intel platform. This behavior is observed when running both in native and shielded mode. We assume that the performance decrease is due to the virtualization process of the VM. In both cases a more thorough investigation has to be conducted to explain our observations.

C. Macro-benchmarks

Workload Description. We use a simple update-only workload for our first macro-benchmark (Figure 7). In order to simulate incremental changes for certain entries in the dataset, we replaced their associated write commands (Redis’ `HMSET` [53]) with update commands (`HINCRBY` [54]). Only a subset of entries selected by a Zipf distribution were replaced.

The second workload is based on the update-heavy YCSB’s `workload A` [55], executed in two phases. In a first phase, the YCSB loader writes a fixed number of datasets into the Redis database. Secondly, YCSB runs the benchmark with a number of operations equal to the number of datasets loaded in the former phase. Operations are issued with a 50/50 read/update split. A read operation will always read all fields of a Redis Hash, the Redis data type used by YCSB to store datasets. Datasets to be updated are chosen following a Zipf request distribution. Finally, we modified and extended the default behaviour of `workload A` as follows:
We observe deteriorated results for all the shielded executions. On the other hand, we observe deteriorated results for all the shielded executions.

Publish/subscribe. Our final set of macro-benchmarks deploy the full pub/sub architecture. The experiments measure the message latency from the moment a publisher emits a new event until the moment all the subscribers receive its content.

Then, we configure the publisher to inject new events at fixed rates. We evaluate the performance of the system against 4 different configurations (Figure 9): (i) Intel without SGX protection; (ii) with SGX by leveraging Graphene; (iii) AMD without memory protection; and (iv) AMD with SEV. For the different configurations we issue requests of 4 different sizes, from 64 B up to 512 B, as well as fixed throughputs (on the x-axis of each sub-plot).

We observe that for smaller message sizes, the measured latencies are consistently lower for higher throughputs (requests/second). With bigger messages, our implementation is less efficient. This is due to the cost of serializing messages. Nevertheless, when doing a pairwise comparison between the Intel and AMD configurations, it is clear how these protection mechanisms are negatively affecting the observed latencies.

This is particularly evident for the Intel configurations. The
bandwidth-wise computations (not shown in Figure 9, calculating how much data is being transferred for each curve) confirm these observations.

**Energy cost of publish/subscribe.** We also recorded the power consumption of the publish/subscribe system shown in Figure 10. Our analysis indicates that the energy consumption increases at a linear rate relative to the target throughput once the system begins occupying a significant amount of the machine’s resources. This is reflected by the decreasing energy cost per request before reaching its minimal cost.

Under these settings, the memory requirements do not exceed the available EPC.

Hence, both protection mechanisms have a similar energy consumption to their native setup.

It should be noticed that the reported energy consumption includes all components of the machines which comprises auxiliary devices such as the network card. The results of the macro-benchmark therefore have no direct implication on the energy consumption of the protection mechanisms. In the future we would like to be able to analyze the energy consumption of processes at a much more fine grained level such as the processor’s core. This will allow us to observe in more detail what impact protection mechanisms exert on processes.

**VI. RELATED WORK**

Present solutions for databases and publish/subscribe systems often expose a significant lack of performance when leveraging software-based privacy-preserving mechanisms.

Subsequently exemplified solutions could benefit from hardware-assisted TEEs such as Intel SGX or AMD SEV.

EnclaveDB [23] proposes to run a database engine inside an SGX enclave. The database engine is split into many components, with an arguably small enclave component that only stores data considered as sensitive in the enclave. Yet, experiments have shown that EnclaveDB imposes a 40% overhead when compared to a similar native implementation. EnclaveDB performance figures include memory throughput, based on simulated memory encryption, where enclaves can have up to 192 GiB of memory. In our work, we include memory throughput figures measured on actual Intel SGX hardware and compare it to AMD SEV.

Merkle hash trees are used to guarantees data integrity to clients for the key-value store VeritasDB [56]. A proxy is implemented to verify the database integrity, intermediating all exchanges between client and server. The proxy executes inside a trusted enclave, which removes the need for trust on the server. Although it would be interesting to evaluate how VeritasDB’s proxy would perform when running on AMD SEV, our implementation is small enough so the trusted component fits within current SGX EPC limits, eliminating the need for a proxy.

The choice of using Redis as back-end storage in our centralized publish/subscribe framework is shared by other systems. For instance, Redis was used as well to implement a low-footprint pub/sub framework [57] for managing a resource-constrained grid middleware. Also, in DynFilter [58], Redis was used to implement a game-oriented message processing middleware that adaptively filters state update messages. Similarly, we use Redis and its built-in publish/subscribe capability because of its lightweight implementation, a primary requirement when dealing with the limited amount of EPC available to SGX systems. Unlike this previous work, we concentrate on the evaluation of a pub/sub engine under trusted execution environments.

PP-CBPS [10] is a content-based publish/subscribe engine based on Paillier’s homomorphic encryption. It shows that it is possible to match a few dozen encrypted publications per second when having a few thousand subscriptions. On the other hand, high-performance publish/subscribe engines
such as StreamHub [59] can match tens of thousands plaintext publications per second in similar conditions. As shown on simple operations in the introduction of this paper, homomorphic encryption still imposes a large performance penalty.

TrustShadow [60] isolates standard applications from the operating system using ARM TrustZone [33], which is to some extent similar to SGX and SEV. Along the same lines as our SGX approach, TrustShadow executes standard applications inside a trusted environment and coordinates the communication between the application and the operating system. TrustShadow exercises the processor with a different set of benchmarks, yet it complements our efforts and brings light into the performance effects of using an ARM architecture.

VII. CONCLUSION
Privacy-preserving publish/subscribe systems would dramatically benefit from the new wave of trusted hardware techniques that are now available in most recent processors sold by Intel and AMD. As a matter of fact, their design could be greatly simplified, for instance by avoiding to rely on complex cryptographic primitives. This paper presented an extensive performance evaluation on the impact of two of such memory protection techniques, Intel software guard extensions (SGX) and AMD secure encrypted virtualization (SEV). We implemented and deployed a simple, yet representative content-based publish/subscribe system under different hardware configurations. Our results suggest that AMD SEV is a promising technology: many of our memory-intensive benchmarks run at near native speed.

Additional energy costs can be avoided as long as the system complies with the imposed restrictions of the hardware-assisted memory protection mechanisms, in particular for Intel SGX.

We hope that our study provides guidance to future system developers willing to implement and deploy privacy-preserving systems exploiting the most recent hardware features. In order support experimental reproducibility, our code and datasets will be openly released.

ACKNOWLEDGMENTS
The authors would like to thank Christof Fetzer for the discussions on hardware-assisted memory protection mechanisms. The research leading to these results has received funding from the European Union’s Horizon 2020 research and innovation programme under the LEGaTO Project (legato-project.eu), grant agreement No 780681.

REFERENCES
[1] M. Russinovich. (2017, Sep. 14) Introducing Azure Confidential Computing. Microsoft Azure Blog. Microsoft Corporation, 2017. Accessed on: 2018-03-05. [Online]. Available: https://azure.microsoft.com/en-us/blog/introducing-azure-confidential-computing/
[2] B. Darrow. (2017, Feb. 24) Google Is First in Line to Get Intel’s Next-Gen Server Chip. Fortune. Time Inc., 2017. Accessed on: 2018-03-05. [Online]. Available: http://for.tn/2LdUId
[3] (2016, Nov. 30) Coming Soon: Amazon EC2 C5 Instances, the next generation of Compute Optimized instances. About AWS, What’s New. Amazon Web Services, Inc., 2016. Accessed on: 2018-03-05. [Online]. Available: http://amzn.to/2nnIH9
[4] (2018) Amazon EC2. Amazon Web Services, Inc., 2018. Accessed on: 2018-03-05. [Online]. Available: https://aws.amazon.com/ec2/
[5] (2018) Kubernetes Engine. Google Cloud. Google LLC, 2018. Accessed on: 2018-03-05. [Online]. Available: https://cloud.google.com/kubernetes-engine/
[6] J. Barr. (2017, Nov. 28) Amazon EC2 Bare Metal Instances with Direct Access to Hardware. AWS News Blog. Amazon Web Services, Inc., 2017. Accessed on: 2018-03-05. [Online]. Available: http://amzn.to/2j0bQuo
[7] P. Eugster, P. Felber, R. Guerraoui, and A.-M. Kermarrec, “The Many Faces of Publish/Subscribe,” ACM Comput. Surveys (CSUR), vol. 35, no. 2, pp. 114–131, Jun. 2003.
[8] R. Barazzutti, P. Felber, H. Mercier, E. Onica, and E. Rivière, “Thrifty Privacy: Efficient Support for Privacy-preserving Publish/Subscribe,” Proc. 6th ACM Int. Conf. Distrib. Event-Based Syst., ser. DEBS ’12. ACM, 2012, pp. 225–236.
[9] C. Raiciu and D. S. Rosenblum, “Enabling Confidentiality in Content-Based Publish/Subscribe Infrastructures,” 2nd Int. Conf. Content-Based
[50] (2013) Parallel Memory Bandwidth Benchmark / Measurement. Accessed on: 2018-03-09. [Online]. Available: http://panthema.net/2013/pmbw/

[51] C.-C. Tsai, K. S. Arora, N. Bandi, B. Jain, W. Jannen, J. John, H. A. Kalodner, V. Kulkarni, D. Oliveira, and D. E. Porter, “Cooperation and Security Isolation of Library OSes for Multi-process Applications,” EuroSys’14, Apr. 2014, pp. 9:1–9:14.

[52] T. Tian. (2012, Mar.) Software Techniques for Shared-Cache Multi-Core Systems. Intel Developer Zone. Intel Corporation. Accessed on: 2018-03-05. [Online]. Available: https://software.intel.com/en-us/articles/software-techniques-for-shared-cache-multi-core-systems/

[53] “Redis HMSET.” [Online]. Available: https://redis.io/commands/hmset

[54] “Redis HINCRBY.” [Online]. Available: https://redis.io/commands/hincrby

[55] “YCSB Workload A.” 2018, Accessed on: 2018-03-11. [Online]. Available: https://github.com/brianfrankcooper/YCSB/blob/master/workloads/workloada

[56] R. Sinha and M. Christodorescu, “VeritasDB: High Throughput Key-Value Store with Integrity,” IACR Cryptology ePrint Archive, vol. 2018, no. 251, pp. 1–14, Mar. 2018. [Online]. Available: https://eprint.iacr.org/2018/251

[57] L. Abidi, J.-C. Dubacq, C. Cérin, and M. Jenni, “A Publication-subscription Interaction Schema for Desktop Grid Computing,” Proc. 28th Ann. ACM Symp. Appl. Comput., ser. SAC ’13. ACM, Mar. 2013, pp. 771–778.

[58] J. Gascon-Samson, J. Kienzle, and B. Kemme, “DynFilter: Limiting Bandwidth of Online Games Using Adaptive Pub/Sub Message Filtering,” Proc. 2015 Int. Workshop Network Syst. Support for Games, ser. NetGames ’15. Piscataway, NJ, USA: IEEE Press, Dec. 2015, pp. 2:1–2:6.

[59] R. Barazzutti, P. Felber, C. Fetzer, E. Onica, J.-F. Pineau, M. Pasin, E. Rivière, and S. Weigert, “StreamHub: a massively parallel architecture for high-performance content-based publish/subscribe,” Proc. 7th ACM Int. Conf. Distrib. Event-Based Syst., ser. DEBS ’13. ACM, Jun. 2013, pp. 63–74.

[60] L. Guan, P. Liu, X. Xing, X. Ge, S. Zhang, M. Yu, and T. Jaeger, “TrustShadow: Secure Execution of Unmodified Applications with ARM TrustZone,” Proc. 15th Ann. Int. Conf. Mobile Syst. Appl. Serv., ser. MobiSys ’17. ACM, Jun. 2017, pp. 488–501.