Virtual-Flux-Based Passivation of Current Control for Grid-Connected VSCs

Wu, Heng; Wang, Xiongfei

Published in:
IEEE Transactions on Power Electronics

DOI (link to publication from Publisher):
10.1109/TPEL.2020.2997876

Publication date:
2020

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
Wu, H., & Wang, X. (2020). Virtual-Flux-Based Passivation of Current Control for Grid-Connected VSCs. IEEE Transactions on Power Electronics, 35(12), 12673-12677. [9099982]. https://doi.org/10.1109/TPEL.2020.2997876
Virtual-Flux-Based Passivation of Current Control for Grid-Connected VSCs

Heng Wu, Student Member, IEEE, and Xiongfei Wang, Senior Member, IEEE

Abstract—This letter proposes a passivity-based current control scheme for voltage-source converters, featuring a virtual-flux-based damper and a passive output admittance with a wide range of time delay involved in the current control loop. The admittance modeling and experimental tests validate the effectiveness of the approach.

Index Terms—Passivity, stability, current control, delay.

I. INTRODUCTION

The harmonic stability caused by the dynamic interactions of voltage-source converters (VSCs) and the electrical grid is threatening the security of electricity supply [1]. The varying topologies and conditions of power systems further challenge the analysis and mitigation of harmonic instability [2].

The passivity-based control of VSCs recently emerges as a promising way to tackle the instability challenge [3]. The concept of passivity in the frequency domain implies that the real part of the output admittance of VSC, i.e. $Y_{VSC}$, is nonnegative [4], which ensures that VSC will not destabilize the power system [5]. It has been recently found that the high-frequency (e.g. from 200 Hz up to the Nyquist frequency) characteristic of $Y_{VSC}$ is dominated by the current control (CC) loop [3], and the time delay involved in the CC loop is identified as the main cause for the negative-real-part of $Y_{VSC}$ in the high frequency range [5]-[7].

Considering that the time delay is typically one and a half sampling period ($1.5T_s$) in digital control systems [8], several active damping schemes have been developed to minimize the negative-real-part region [5]-[6]. However, only the method reported in [5] can ensure the nonnegative real part of $Y_{VSC}$ up to the Nyquist frequency, yet it requires the use of a voltage derivative term (namely dev_AD) in the voltage feedforward loop, which is sensitive to high-frequency noise. Moreover, the time delay in the control of modular multilevel converters and, particularly in the high-voltage direct-current systems, can be much longer than $1.5T_s$, ranging from $3T_s$ to $6T_s$, due to the complexity in the control of thousands of submodules [9]. As will be revealed in this letter, the dev_AD method fails to ensure the passivity of $Y_{VSC}$ when the delay is longer than $1.5T_s$.

To address the passivity of the CC loop with a wide range of time delay, a virtual-flux-based active damping (VF_AD) method is proposed in this letter. The approach is easy to implement and fully removes time delay terms in $Y_{VSC}$, which guarantees its passivity with any time delay in the CC loop. The small-signal modeling and experimental tests are presented, which corroborate the effectiveness of the proposed method.

II. PASSIVITY-BASED ANALYSIS OF CURRENT CONTROL

A. Grid-Connected Voltage-Source Converter

Fig. 1(a) shows the single-line diagram of a grid-connected three-phase VSC with the CC implemented in the $abf$-frame. $L_f$ is the filter inductor and $Z_g$ represents the grid impedance. $v_{PCC}$ and $i_{PCC}$ are the voltage and current at the point of common coupling (PCC) of VSC, respectively. $i_{dqref}$ and $i_{dfref}$ are references in the $dq$- and $abf$-frame, respectively. The CC loop is used to control the output current of VSC (which is equal to $i_{PCC}$) to follow its reference. Since the focus of this letter is the passivity of the CC loop, the phase-locked loop (PLL) is designed with a low bandwidth to avoid the low-frequency instability [1], and a constant dc-link voltage can also be assumed, which is justified by:

1) The dc-link voltage is controlled by the direct voltage control (DVC) loop to generate $i_{dfref}$. The bandwidth of the DVC is usually well below the fundamental frequency [3].

This work is supported by the Aalborg University Strategic Talent Management Programme. (Corresponding author: Xiongfei Wang.)

H. Wu and X. Wang are with the Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark (e-mail: hew@et.aau.dk; xwa@et.aau.dk).

Fig. 1. Grid-connected VSC with the CC implemented in the $abf$-frame. (a) System diagram. (b) CC diagram.
Hence, the dc-link voltage ripple is attenuated by the DVC and will not be reflected in \(i_{\text{dref}}\).

2) The dc-link voltage ripple compensation is usually adopted in the pulse width modulation (PWM) [10], with which, the dc-link voltage ripple would not affect the dynamics of the ac voltage and current of VSC [10].

Fig. 1(b) illustrates the block diagram of the used \(\alpha\beta\)-frame CC. \(G_i(s)\) denotes the proportional + resonant (PR) current controller. \(G_d(s)\) represents the transfer function of the time delay, i.e., \(G_d(s)=e^{-sT_d}\), where \(T_d\) is the time delay [3]. \(G_o(s)\) is the active damping controller based on the feedforward of the PCC voltage.

Based on Fig. 1(b), the output current of VSC can be expressed as [5]

\[
i_{\text{PCC}_{\text{off}}} = \frac{G_i(s)e^{-sT_d}i_{\text{dref}}}{H(s)} = \frac{1 - G_o(s)e^{-sT_d}}{sL_f + G_o(s)e^{-sT_d}}i_{\text{ref}} + \frac{V_{\text{PCC}_{\text{off}}}}{v_{\text{ref}}(s)}.
\]

where \(H(s)\) is the closed-loop transfer function between \(i_{\text{dref}}\) and \(i_{\text{PCC}_{\text{off}}}\), and \(Y_{\text{VSC}}(s)\) is the output admittance of VSC with the CC loop.

It is known from [5] that the stability of VSCs connected with the passive grid impedance can be guaranteed if 1) \(H(s)\) is stable, and 2) \(Y_{\text{VSC}}(s)\) is passive. While 1) can be easily guaranteed by properly tuning the PR controller parameters, the passivity of \(Y_{\text{VSC}}(s)\) required by 2) is hard to achieve, due to the impact of the time delay, which will be detailed in the following part. The main circuit and controller parameters used in the following analysis and experimental tests are given in Table I.

### B. Passivity-Based Analysis

1) With PR controller only

First, only the current controller without the active damping, i.e., \(G_o(s)=0\), is considered. Since the R controller is merely designed to eliminate the steady-state current tracking error at the grid fundamental frequency, it can be neglected when analyzing the high-frequency characteristic of \(Y_{\text{VSC}}\) [6]. Hence, \(G_i(s)\) can be simplified as the proportional gain, i.e., \(G_i(s)\approx K_p\). Consequently, \(Y_{\text{VSC}}(s)\) can be simplified as:

\[
Y_{\text{VSC}}(s) = \frac{1}{sL_f + K_p e^{-sT_d}}.
\]

Substituting ‘\(s=j\omega\)’ into (2), the real part of \(Y_{\text{VSC}}(s)\), i.e., \(\text{Re}\{Y_{\text{VSC}}(j\omega)\}\), can be obtained as

\[
\text{Re}\{Y_{\text{VSC}}(j\omega)\} = \frac{K_p \cos(\omega T_d)}{(\omega L_f - K_p)^2 + 2\omega L_f K_p [1 - \sin(\omega T_d)]}.
\]

Since the denominator of (3) is always larger than zero, the sign of \(\text{Re}\{Y_{\text{VSC}}(j\omega)\}\) is determined by the numerator. The frequency range of the negative-real-part region can be obtained by solving \(K_p \cos(\omega T_d) < 0\), which leads to

\[
f_{\text{neg-real}} \in \left(\frac{n + 0.25}{T_d}, \frac{n + 0.75}{T_d}\right), \quad n \in \mathbb{N}.
\]

For \(T_d = 1.5T_s\), the frequency range of the single negative-real-part region within the Nyquist frequency is obtained by substituting \(n=0\) into (4), which leads to \(f_{\text{neg-real}} \in (f/6, f/2)\) [5]-[7].

However, when the time delay \(T_d\) is increased, there tends to be multiple negative-real-part regions below the Nyquist frequency. For \(T_d = 3.5T_s\) considered in this letter, \(n=0\) and 1 lead to two negative-real-part regions with frequency ranges \(f_{\text{neg-real}} \in (f/14, 3f/14)\) \& \((5f/14, f/2)\), as illustrated in Fig. 2, where \(\text{Re}\{Y_{\text{VSC}}(j\omega)\}\) is normalized by multiplying \(\omega L_f\) to obtain dimensionless values [5].

2) PR controller plus dev\_AD

The dev\_AD scheme reported in [5] is used to eliminate the negative-real-part region. By selecting \(G_o(s) = K_{\text{ad}}\), \(\text{Re}\{Y_{\text{VSC}}(j\omega)\}\) is expressed as

\[
\text{Re}\{Y_{\text{VSC}}(j\omega)\} = \frac{\cos(\omega T_d)}{(\omega L_f - K_p)^2 + 2\omega L_f K_p [1 - \sin(\omega T_d)]}.
\]
and hence, are not considered in [5]. Yet, they are within the Nyquist frequency if the time delay in the CC loop is longer than 1.5Ts. Fig. 3 illustrates Re{YVSC(jω)} with Ts=3.5Ts. It is clear that the additional negative-real-part region is introduced even though the 1st negative-real-part region in Fig. 2 is eliminated.

III. VIRTUAL-FLUX-BASED ACTIVE DAMPING

A. General Idea

It can be observed from (1) that the delay terms appear both in the numerator and denominator of YVSC(s), which can be cancelled out with each other by selecting Gs(s) = -Kp/(sL_F), i.e.,

$$Y_{VSC}(s) = \frac{1 - G_s(s)e^{-sT_d}}{sL_F(1 + \frac{K_p}{sL_F}e^{-sT_d})} = \frac{1}{sL_F} \left(1 + \frac{K_p}{sL_F} e^{-sT_d}\right).$$  \hspace{1cm} (6)

Since the integral of the PCC voltage leads to the virtual flux (VF) [11], the proposed method is here named as VF_AD. It is known from (6) that the VF_AD scheme fully eliminates the impact of the time delay. The output admittance of VSC with the CC loop is shaped as the filter reactance, and is always passive.

Remark 1: After using the proposed VF_AD, the anti-voltage disturbance capability of VSC is solely determined by the passive filter, and is decoupled from the proportional gain of the current controller. To further improve the harmonic voltage disturbance rejection capability of VSC, the additional harmonic controllers/filters need to be added in the current controller as well as the PCC voltage-feedforward loop. The relevant research works can be found in [12]-[13], where the harmonic controllers/filters need to be properly tuned to avoid jeopardizing the passivity of the CC loop [12]-[13].

Remark 2: YVSC(s) with the dq-frame CC can be obtained from (1) by applying the frequency translation, i.e., s→s-jωf, to G(s) [14]. However, the high-frequency negative-real-part of YVSC(s) is mainly determined by the proportional gain of G(s), which is not affected by the frequency translation [5]. Hence, the proposed VF_AD can also be implemented in the dq-frame CC by adding the active damping term after the dq to αβ transformation of the CC output.

B. Practical Implementation

Several modifications are required for implementing the VF_AD scheme in practice. First, the integrator in Gs(s) introduces a high gain at the fundamental frequency, which affects the current tracking performance. This side effect can be avoided by adding a notch filter in Gs(s), which is expressed as

$$G_{notch}(s) = \frac{s^2 + \omega_n^2}{s^2 + 2\omega_n s + \omega_n^2}.$$ \hspace{1cm} (7)

where ω_n represents the grid fundamental frequency, ω_c = π rad/s is selected to guarantee the adaptation of Gnotch(s) to the variation of ω_R in the range of ±0.5 Hz. It is worth mentioning that the notch filter only affects system dynamics around the fundamental frequency, and thus, has little impact on the high-frequency characteristic of YVSC.

Second, the voltage sensor may have a small dc offset, and it can lead to a large dc bias in the VF due to the infinite dc gain of the pure integrator in Gs(s), which finally causes the malfunction of VSC [11]. The typical solution is the use of a low pass filter (LPF) 1/(s+ω_f) to mimic the pure integrator 1/s while avoiding its infinite dc gain, where ω_f is the cut-off frequency of the LPF. The smaller ω_f yields better emulation of the integrator, but worsen the dynamic performance. Hence, a tradeoff is needed for selecting ω_f. It is known from (4) that the delay-induced negative-real-part region starts from f_critical =1/(4Ts). In order to guarantee a good approximation of the integrator in the frequency range beyond f_critical, ω_f =0.05(2πf_critical) is selected in this letter. Hence, the practical implementation of Gs(s) is modified as

$$G_{v_pro}(s) = -\frac{K_p}{L_F} \frac{1}{s + \omega_f} G_{notch}(s).$$ \hspace{1cm} (8)

Fig. 4 shows a comparison of Re{YVSC(jω)} with different control schemes and Ts=3.5Ts. Solid black line: PR controller plus ideal VF_AD. Solid red line: PR controller plus filtered VF_AD. Dashed-dotted line: PR controller plus dev_AD. Dashed line: PR controller only.
filtered VF_AD compared with the existing methods (i.e., the PR controller only and the PR controller plus dev_AD). In practice, such a small negative damping of VSC is usually mitigated by the parasitic resistance of the passive-network, and hence, will not destabilize the system [7].

C. Robustness Analysis

It is known from (8) that implementing the filtered VF_AD requires the knowledge of \( L_f \) whose actual value \((L_f)_{\text{actual}}\) might have ±10% deviation from its nominal value \((L_f)_{\text{nominal}}\) due to the component tolerance [15].

Fig. 5 shows a comparison of \( \text{Re}(Y_{VSC}(j\omega)) \) with the filtered VF_AD by considering ±10% variations of \( L_f \). It can be seen that the negative-real-part regions are changed when \( L_f \neq (L_f)_{\text{nominal}} \), but their magnitudes are still much smaller compared with the case where the VF_AD is not used, as the blue and black dash-dotted lines shown in Fig. 5. Therefore, the proposed VF_AD performs robustly in keeping a small negative \( \text{Re}(Y_{VSC}(j\omega)) \) against filter inductance variations.

IV. Experimental Results

To verify the effectiveness of the proposed method. The experimental tests are carried out by using a VSC with parameters in Table I. The grid impedance is represented by the \( CL \) filter, with which, the grid resonance frequency can be freely tuned by changing the grid capacitance \( C_g \) and grid inductance \( L_g \).

Fig. 6 (a) plots output admittances of VSC with different control schemes and the grid admittance with \( L_g=6 \) mH and \( C_g=10 \mu F \). It can be seen that the grid admittance intersects VSC admittance in its negative-real-part region if only the PR controller is used in the CC loop, which leads to -10° phase margin (PM). Hence, the system will be unstable. Nevertheless, the system can still be stabilized by adding the dev_AD and the VF_AD. These theoretical analyses are further verified by experimental tests shown in Fig. 7. To avoid the possible damage, the VSC will be blocked in the experiment if the oscillation is amplified, as shown in Fig. 7(a).

Fig. 6 (b) plots output admittances of VSC with different control schemes and the grid admittance with \( L_g=6 \) mH and \( C_g=4 \mu F \). Due to the reduced grid capacitance, the grid admittance intersects with VSC admittance at the higher frequency, which falls into its negative-real-part region if only the PR controller, or PR controller plus dev_AD is used in the CC loop. Therefore, VSC will be unstable with these two control schemes. Yet, VSC can still be stabilized by using the proposed VF_AD, thanks to the widened nonnegative-real-part region. These stability analyses are further verified by the experimental tests given by Fig. 8.

V. Conclusion

This letter has proposed a virtual-flux-based active damping that fully eliminates the destabilization effect of the time delay in the current control loop. The output admittance of VSC is shaped as the passive reactance by using the proposed method, with which, the stability robustness of VSC with a wide range of grid impedance is enhanced. The experimental tests are carried out to corroborate the effectiveness of the proposed method.

Fig. 6. Output admittance of VSC and the grid admittance. (a) \( L_g=6 \) mH and \( C_g=10 \mu F \). (b) \( L_g=6 \) mH and \( C_g=4 \mu F \).
VI. REFERENCES

[1] X. Wang and F. Blaabjerg, “Harmonic stability in power electronic based power systems: concept, modeling, and analysis,” IEEE Trans. Smart Grid., vol. 10, no. 3, pp. 2858–2870, May 2019.

[2] C. Buchhagen, M. Greve, A. Menze, and J. Jung, “Harmonic stability—Practical experience of a TSO,” in Proc. Wind Integr. Workshop, Vienna, Austria, Nov. 2016, pp. 1–6.

[3] L. Harnefors, X. Wang, A. Yepes, and F. Blaabjerg, “Passivity-based stability assessment of grid-connected VSCs - an overview,” IEEE J. Emer. Select. Top. Power Electron., vol. 4, no. 1, pp. 116-125, Mar. 2016.

[4] L. Harnefors, L. Zhang, and M. Bongiorno, “Frequency-domain passivity based current controller design,” IET Power Electron., vol. 1, no. 4, pp. 455–465, Dec. 2008.

[5] L. Harnefors, A. G. Yepes, A. Vidal, and J. Doval-Gandoy, “Passivity based controller design of grid-connected VSCs for prevention of electrical resonance instability,” IEEE Trans. Ind. Electron., vol. 62, no. 2, pp. 702–710, Feb. 2015.

[6] X. Wang, F. Blaabjerg, and P. C. Loh, “Passivity-based stability analysis and damping injection for multiparalleled VSCs with LCL filters,” IEEE Trans. Power Electron., vol. 32, no. 11, pp. 8922-8935, Nov. 2017.

[7] L. Harnefors, R. Finger, X. Wang, H. Bai, and F. Blaabjerg, “VSC input-admittance modeling and analysis above the Nyquist frequency for passivity-based stability assessment,” IEEE Trans. Ind. Electron., vol. 64, no. 8, pp. 6362–6370, Aug. 2017.

[8] S. Buso and P. Mattavelli, Digital Control in Power Electronics, J. Hudgins, Ed. Seattle, WA: Morgan & Claypool Publishers, 2006.

[9] C. Zou, H. Rafe, S. Xu, Y. Li, W. Li, J. Chen, X. Zhao, Y. Yang and B. Lei “Analysis of resonance between a VSC-HVDC converter and the AC grid,” IEEE Trans. Power Electron., vol. 33, no. 12, pp. 10157–10168, Dec. 2018.

[10] P. N. Enjeti and W. Shireen, “A new technique to reject DC-link voltage ripple for inverters operating on programmed PWM waveforms,” IEEE Trans. Power Electron., vol. 7, no. 1, pp. 171-180, Jan. 1992.

[11] M. Malinowski, M. P. Kazmierkowski, S. Hansen, F. Blaabjerg, and G. Marques, “Virtual flux based direct power control of three-phase PWM rectifiers,” IEEE Trans. Ind. Appl., vol. 37, no. 4, pp. 1019–1027, Jul./Aug. 2001.

[12] L. Harnefors, A. G. Yepes, A. Vidal and J. Doval-Gandoy, “Passivity-based stabilization of resonant current controllers with consideration of time delay,” IEEE Trans. Power Electron., vol. 29, no. 12, pp. 6260-6263, Dec. 2014.

[13] X. Wang, D. Yang and F. Blaabjerg, “Harmonic current control for LCL-filtered VSCs connected to ultra-weak grids,” 2017 IEEE Energy Conversion Congress and Exposition (ECCE), Cincinnati, OH, 2017, pp. 1608-1614.

[14] L. Harnefors, “Modeling of three-phase dynamic systems using complex transfer functions and transfer matrices,” IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2239–2248, Aug. 2007.

[15] TI Designs: TID0-01606, “10-kW, three-level, three-phase grid tie inverter reference design for solar string inverters”, Texas Instrument, March 2018. Available online: https://www.ti.com/lit/ug/tidac53a/tidac53a.pdf?ts=1588847199363