Application of metal, metal-oxide, and silicon-oxide based intermediate reflective layers for current matching in autonomous high-voltage multijunction photovoltaic devices

Thierry de Vrijer | Sander Miedema | Thijs Blackstone | David van Nijen | Can Han | Arno H.M. Smets

Photovoltaic Materials and Devices, TU Delft, Mekelweg 4, Delft, 2628CD, The Netherlands

Correspondence
Thierry de Vrijer, Photovoltaic Materials and Devices, TU Delft, Mekelweg 4, Delft 2628CD, The Netherlands.
Email: t.devrijer@tudelft.nl

Funding information
Nederlandse Organisatie voor Wetenschappelijk Onderzoek; Shell International Exploration & Production

Abstract
A logical next step for achieving a cost price reduction per Watt peak of photovoltaics (PV) is multijunction PV devices. In two-terminal multijunction PV devices, the photo-current generated in each subcell should be matched. Intermediate reflective layers (IRLs) are widely employed in multijunction devices to increase reflection at the interface between subcells to enhance current generation in the subcell(s) positioned before the IRL, in reference to the incident light. In this work, the results of over 65 multijunction devices are presented, in order to explore the effect of different current matching approaches. The influence of variations in absorber thickness as well as thickness variations of different IRLs based on silicon-oxide, various transparent conductive oxides (TCO), and metallic layers on all-silicon multijunction PV devices is studied. Specifically, hybrid, 2-terminal, monolithically integrated silicon heterojunction (SHJ) and thin film nanocrystalline silicon (nc-Si:H) and amorphous silicon (a-Si:H) tandem and triple junction devices are processed. Based on these experiments, certain design rules for optimal current matching operation in multijunction devices are formulated. Finally, taking these design rules into account, record all-silicon multijunction devices are processed. Conversion efficiencies close 15% and \( V_{oc} \approx 2 \text{ V} \) are demonstrated for triple junction SHJ/nc-Si:H/a-Si:H devices. Such conversion efficiencies for a wireless, high-voltage wafer-based all-silicon 2-terminal multijunction PV device opens the way for efficient autonomous solar-to-fuel synthesis systems as well as other wireless innovative approaches in which the multijunction solar cell is used not only as a photovoltaic current-voltage generator, but also as an ion-exchange membrane, electrochemical catalysts, and/or optical transmittance filter.

KEYWORDS
amorphous silicon, intermediate reflective layer, multijunction PV, nanocrystalline silicon, silicon oxide, solar to fuel, thin film silicon, transparent conductive oxide, tunnel recombination junction

This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

© 2022 The Authors. Progress in Photovoltaics: Research and Applications published by John Wiley & Sons Ltd.

1400 | wileyonlinelibrary.com/journal/pip

Prog Photovolt Res Appl. 2022;30:1400-1409.
1 | INTRODUCTION

Multijunction photovoltaic (PV) devices have the potential to enhance spectral utilization, thereby achieving increased PV yield per area as well as reduced heating and lower temperature coefficients. Additionally, multijunction PV devices can achieve high voltages without interconnection, facilitating autonomous solar-to-fuel applications.

Photo-generation of charge carriers occurs in each subcell in multijunction devices. For optimal operation, in two-terminal devices, the photo-current generated in each subcell should be matched. In multijunction devices, generally, the bottom cell is not current limiting as a reflective metallic layer can be positioned at the back of the devices. For the top or middle subcell(s), the simplest means of increasing the photo-generated current is increasing the absorber thickness. However, this generally results in an increase of the series resistance, and consequently decrease of the open circuit voltage ($V_{oc}$) and Fill Factor (FF), as the recombination probability increases with the average distance a photo-generated charge carrier has to travel for collection. Such a trade-off between the short-circuit current density ($J_{sc}$) and $V_{oc}$ has been demonstrated in silicon solar cells, including devices with hydrogenated (H) nanocrystalline (nc-) silicon (Si) absorbers, amorphous (a-) Si-germanium (SiGe):H absorbers, and amorphous silicon-oxide (SiOx):H absorbers. For that reason, intermediate reflective layers (IRLs) are widely employed in multijunction devices to enhance current generation and/or reduce the absorber thickness. IRLs are used to increase reflection at the interface between subcells to enhance current generation in the subcell(s) positioned before the IRL, in reference to the incident light. There are different materials that can be used for such an IRL. In certain device architectures, such as a perovskite/crystalline silicon (c-Si) and a-Si:H/CIGS, transparent conductive oxides (TCO) are positioned in between subcells. In silicon based multijunction devices, silicon-oxide based IRLs are often employed. Generally an n-type (n-) SiOx layer is used. The properties of n-SiOx layers are more easily adjusted to achieve characteristics desirable for an IRL, in reference to p-SiOx properties, as the device performance is very sensitive to p-SiOx characteristics like the oxide fraction and layer thickness. In this work, in addition to silicon-oxide and TCO based IRLs, the use of a very thin metallic layer is explored.

In order to characterize the performance of the different IRLs, all-silicon multijunction PV devices are used. Specifically, a hybrid c-Si and thin film Si multijunction device is used, consisting of a silicon heterojunction (SHJ) subcell and one or two additional thin film silicon subcells based on nc-Si:H and a-Si:H absorbers. The advantage of these plasma enhanced chemical vapor deposition (PECVD) processed, 2-terminal, monolithically integrated devices, is that a $V_{oc}$ ≈ 2 V can be achieved without external wiring. Given the inherent chemical stability of silicon in reference to other PV technologies, this allows for wireless, autonomous solar-to-fuel synthesis systems, and other wireless innovative approaches in which the multijunction solar cell is used not only as a photovoltaic current-voltage generator, but also as an ion-exchange membrane, electrochemical catalysts, and/or optical transmittance filter. First, in Section 3.1, the influence of the nc-Si:H absorber thickness on $J_{sc}$, $V_{oc}$, and FF is characterized. In the following three sections, the influence of an IRL based on SiOx, TCO, and silver (Ag) is characterized. Using the design rules obtained from these characterization, a champion autonomous high-voltage 2J and 3J device is processed, which is presented in Section 3.5.

2 | EXPERIMENTAL SECTION

In this work, a number of tandem PV devices are presented, consisting of a wafer-based silicon heterojunction subcell and a thin film silicon subcell with a nc-Si:H absorber. For the 3J devices an additional thin film silicon junction was processed with an a-Si:H absorber. Scanning electron microscope (SEM) images as well as a simplified schematic structure of the triple junction device are presented in Figure 1. All hydrogenated silicon(oxide) layers, doped and undoped, are processed using plasma enhanced chemical vapor deposition (PECVD). The exact configuration and deposition conditions of the PECVD processed layers, with exception of the p-layers, are reported in de Vrijer et al. For the p-layers, a bi-layer configuration was used, consisting of a 12 nm p-nc-SiOx:H and a more highly doped 4 nm p-nc-SiOx:H+ layer. The deposition conditions of these layers are reported in Table 1. Additionally, metals and TCOs are used at the front and back of the devices, as shown in Figure 1, as well as a material for the IRL in Sections 3.3 and 3.4. All TCOs are processed through RF magnetron sputtering. More information about the processing equipment and conditions of indium-oxide doped with tin (ITO) and tungsten...
TABLE 1  Conditions used for the p-layer depositions

|            | $F_{SiH}$ (sccm) | $F_{B2H6}$ (0.02%) | $F_{CO2}$ (sccm) | $F_{NH}$ (sccm) |
|------------|------------------|--------------------|------------------|-----------------|
| p-nc-SiO$_2$H | 0.8              | 10                 | 2.2              | 170             |
| p-nc-SiO$_2$H$^+$ | 0.8            | 50                 | 2.2              | 170             |

Note: Layers are processed at $P_{ref} = 83.3$ mW cm$^{-2}$, $T_b = 180^\circ$C and, $p = 2.2$ mbar.

3.1 | RESULTS AND DISCUSSION

3.1 | Varying the i-nc-Si:H absorber thickness

Among the various means of distributing current over junctions in a multijunction device, a change in absorber thickness is the most straightforward. The product of the $V_{oc}$ and FF ($V_{oc} \times FF$) and $J_{sc}$ of a series of nc-Si:H single junction (1J) and SHJ/nc-Si:H (2J) and SHJ/nc-Si:H/a-Si:H (3J) multijunction devices are presented in Figure 2A,B. The $J_{sc}$ of the nc-Si:H subcell shows the expected increases with nc-Si:H thickness ($d_{nc-Si}$). For the 1J and 2J devices, where the nc-Si:H subcell is positioned at the front of the device, the increase follows an exponential decay, as described by the Lambert-Beer law. The $J_{sc}$s of the 1J and 2J devices are roughly similar, as the 1J devices are processed on transparent substrates, which means neither device has a back reflector positioned at the rear of the nc-Si:H junction. The EQE s of Figure 2C show that the increase in $J_{sc}$ is a result of increased absorption in the 600 nm–1050 nm wavelength region, where the photon energy is closer to the bandgap energy of the nc-Si:H absorber and the absorption probability is lower. The same effect can be observed in the EQE s of the 2J device, in Figure 2D, where it can
Additionally, it may be observed that the increased absorption in the nc-Si:H subcell results in a decrease of the EQE in the bottom junction in the same wavelength region. This is reflected in the $J_{oc}$'s of the 2J and 3J devices, where the $J_{sc}$ increase in the nc-Si:H subcell results in a $J_{sc}$ decrease in the SHJ. The sum of the $J_{oc}$'s remains relatively unchanged. The fact that the total current density of the 2J devices exceeds that of the 3J devices will be addressed in Section 3.2.

The $V_{oc}$-$FF$ decreases continuously with increasing $d_{nc-Si}$ for the 1J and 3J devices. For the single junctions, this predominantly seems to be a result of $R_{sh}$, which continuously decreases from 5300 $\Omega$ m$^2$ to just under 2000 $\Omega$ m$^2$. The $V_{oc}$-$FF$ trends observed in the multijunction devices are the results of a subtle interplay between the single junction effects and the current matching conditions between the individual junctions. Under perfect current matching conditions, simply, the $FF$ can be understood to be a result of the collective resistances in the different junctions (p-i-n junctions, tunneling junctions and metal-semiconductor junctions) and the $FF$ can be expected not to exceed that of its constituent junctions. However, in the case of a current mismatch this does not hold. The influence of the current matching conditions, specifically the influence of the magnitude of the current mismatch on the $FF$, is exemplified by the >80% $FF$ of the 3J devices. This $FF$ is achieved despite the fact that the initial $FF$ of world-record a-Si:H devices is around 76%.  

The trade-offs in the 1J and 2J devices, both with the nc-Si:H junction positioned at the front, are remarkably similar. Roughly, starting with $d_{nc-Si} = 2 - 2.2 \mu$m, the $J_{sc}$ increase is about 19.1–20.5%, and the $V_{oc}$ loss is about 11.7–13.8 mV per additional $\mu$m $d_{nc-Si}$. Similarly, for the 3J, an increase of 2 $\mu$m from $d_{nc-Si} = 3 \mu$m to 5 $\mu$m, results in a $J_{sc}$ increase of 19.1%. The $V_{oc}$ is decreased by 16.4 mV per additional $\mu$m $d_{nc-Si}$ in the 2.5 to 5 $\mu$m range. Additionally, the results from Table 2 suggest that the highest conversion efficiencies are generally achieved for small $d_{nc-Si}$.

Qualitatively, the collective trends in Figure 2 suggest some design trends for the multijunction devices as a function of $d_{nc-Si}$. Most of the gains in $J_{sc}$ are realized in the $d_{nc-Si} \leq 3 \mu$m range, while for $d_{nc-Si} > 4 \mu$m the gain in $J_{sc}$ is minimal. Consequently, considering the $V_{oc}$-$FF$ trend of the 1J device, $d_{nc-Si}$ should be kept $\leq 4 \mu$m and preferably even $\leq 3 \mu$m. Additionally, intentionally introducing a (small) current mismatch in which the junction with the highest $FF$ is limiting can, in reference to a current matched design, positively affect overall device performance.

Quantitatively, the trade-off between voltage and current as a function of $d_{nc-Si}$ can also be expressed. In Table 2, the device characteristics of the devices with the smallest $d_{nc-Si}$ are compared with the devices with an additional $\approx 2 \mu$m. For the 3J, the devices with 3 $\mu$m and 5 $\mu$m are compared, as the device with $d_{nc-Si} = 4.5 \mu$m did not result in a successful deposition.

The trade-offs in the 1J and 2J devices, both with the nc-Si:H junction positioned at the front, are remarkably similar. Roughly, starting with $d_{nc-Si} = 2 - 2.2 \mu$m, the $J_{sc}$ increase is about 19.1–20.5%, and the $V_{oc}$ loss is about 11.7–13.8 mV per additional $\mu$m $d_{nc-Si}$. Similarly, for the 3J, an increase of 2 $\mu$m from $d_{nc-Si} = 3 \mu$m to 5 $\mu$m, results in a $J_{sc}$ increase of 19.1%. The $V_{oc}$ is decreased by 16.4 mV per additional $\mu$m $d_{nc-Si}$ in the 2.5 to 5 $\mu$m range. Additionally, the results from Table 2 suggest that the highest conversion efficiencies are generally achieved for small $d_{nc-Si}$.

### 3.2 SiOx:H based intermediate reflective layer

In the preceding section the attractiveness of an intermediate reflective layer, which could potentially yield an increase in $J_{sc}$ without a (significant) decrease in $V_{oc}$-$FF$, is demonstrated. In this section the effectiveness of a silicon-oxide based IRL is investigated.

In Figure 3B, the $J_{oc}$ of the nc-Si:H junctions are shown to increase with increasing $d_{Ir,SiOx}$, for both the 2J and 3J series, while the $J_{oc}$ of the SHJ decreases. The EQE curves of the 2J and 3J series, in Figure 3D,E, indicate that this is a result of an absorption shift from the SHJ to the nc-Si:H junction in the 650–900 nm wavelength region, as reflection at the nc-Si:H/SHJ interface is increased with increasing

### Table 2 External device characteristics of 1J, 2J, and 3J devices with an $d_{nc-Si}$ difference of $\approx 2 \mu$m

|       | 1J | 2J | 3J |
|-------|----|----|----|
| $d_{nc-Si}$ ($\mu$m) | 2  | 4  | 2.2
| $V_{oc}$ (mV) | 512| 489| 1121| 1092| 1983| 1983|
| $FF$ (%) | 67.1| 61.3| 75.4| 75 | 80.8| 76.6|
| $J_{sc}$ (mA.cm$^{-2}$) | 17.1| 20.4| 16 | 19.3| 9.1 | 10.9|
| $\eta$ (%) | 5.88| 6.11| 13.5| 12.3| 14.6 | 12.6|
| $\Delta V_{oc}$ (mV) | -23.4| -29.6| -41.4*|
| $\Delta J_{sc}$ (%) | 19.3| 20.5| 19.1|

Note: $\Delta V_{oc}$ and $\Delta J_{sc}$ indicate the change in $V_{oc}$ and $J_{sc}$, respectively, for the $d_{nc-Si} \approx 2 \mu$m increase.

*For the 3J-$\Delta V_{oc}$, $d_{nc-Si} = 2.2 \mu$m and $d_{nc-Si} = 5 \mu$m are used, as the $V_{oc}$ of $d_{nc-Si} = 3 \mu$m was not indicative of the overall trend.
Note that the green and blue curves in Figure 3E largely overlap. This absorption shift is in line with earlier reports.\textsuperscript{5,7,9,13}

Interpretation of the $V_{oc}^{*}$FF, in Figure 3A, is less straightforward. The n-nc-SiO\textsubscript{x}:H layer is not exclusively an IRL, but also the n-layer in both an n-i-p subcell and p-n tunnel recombination junction. As a consequence, there are a large number of complex mechanisms involved that can have competing effects on the $V_{oc}$ and FF of the overall device, as a function of $d_{n}$SiO\textsubscript{x}. A detailed description of the relevant mechanisms that can influence the $V_{oc}^{*}$FF, as a function of variations in a doped layer in Si-based multijunction devices, can be found in our earlier work.\textsuperscript{15}

The observed $V_{oc}^{*}$FF trends can approximately be divided into three regions. Initially, for $d_{n}$SiO\textsubscript{x} $\leq$ 30 nm the $V_{oc}^{*}$FF increases with increasing $d_{n}$SiO\textsubscript{x}. This is likely the result of the increased $R_{sh}$ in this range, independent of $J_{sc}$-mismatch, as the hole barrier functionality of the n-layer is improved with $d_{n}$SiO\textsubscript{x}. A similar “minimum-thickness-requirement” has been observed in p-nc-SiO\textsubscript{x}:H layers in TRJs in silicon based multijunction devices.\textsuperscript{15} Such an effect is in line with the observed EQE, and $J_{sc}$-sum, increase for the 2J device from $d_{n}$SiO\textsubscript{x} = 10–20 nm. It should be noted that $R_{s}$ and $R_{sh}$, that directly influence the FF, do not directly influence the EQE, which is measured under short circuit conditions. However, if the underlying mechanisms that causes the resistances to deteriorate introduces a barrier against charge carrier collection, this mechanism then can limit both the EQE and $J_{sc}$ as well as influence the FF.\textsuperscript{15}

Notably, the initial $V_{oc}^{*}$FF increase for $d_{n}$SiO\textsubscript{x} $\leq$ 30 nm is consistent with two separate series of nc-Si:H/a-SiGe:H and nc-Si:H/a-Si:H tandem devices, processed at the same time undergoing the same change in $d_{n}$SiO\textsubscript{x}, and exhibiting no significant change in current matching conditions. These two series also exhibit an optimum $V_{oc}^{*}$FF in 20–35 nm range, as shown in Figure 3F.

Following this initial increase of $V_{oc}^{*}$FF, a steep drop occurs for both devices in the $d_{n}$SiO\textsubscript{x} = 30–40 nm range. This drop is predominantly $FF$ related, causes by a sudden increase of $R_{s}$ of about 50%. The origin of this $R_{s}$ increase is not entirely clear.

Finally, for $d_{n}$SiO\textsubscript{x} $\geq$ 40 nm, the $V_{oc}^{*}$FF is observed to slightly increase again. It should be noted that in this range, for the 2J and 3J devices, the $V_{oc}$ and FF trends are in competition. The $V_{oc}$ decreases continuously, likely as a result of an increased resistance against carrier movement through the thicker n-SiO\textsubscript{x}:H layer. This can also be observed in the aforementioned nc-Si:H/a-SiGe:H and nc-Si:H/a-Si:H devices, for which $R_{s}$ increases continuously with $d_{n}$SiO\textsubscript{x}, as shown in Figure 3G. For the 2J and 3J devices, FF increases in this range, likely as a result of the increased current mismatch.

Qualitatively, the observed trends can be translated into two distinct design rules. The $J_{sc}$’s of the subcells show that varying $d_{n}$SiO\textsubscript{x} is an effective means of transferring current between sub cells. The collective results suggest that for optimal $V_{oc}^{*}$FF a minimal $d_{n}$SiO\textsubscript{x} is required in the range of 20–30 nm. A further increase of $d_{n}$SiO\textsubscript{x} results in a trade-off between $J_{sc}$ and $V_{oc}^{*}$FF, although this effect can be mitigated to some extent when the current matching conditions are taken into account during device design. For this reason, quantifying this trade-off for $d_{n}$SiO\textsubscript{x} $>$ 20 nm is challenging. Keeping that in mind, increasing $d_{n}$SiO\textsubscript{x} from 30 to 60 nm for the 2J and 3J devices, for instance, result in a $J_{sc}$ increase in the nc-Si:H subcell of 2.8–5.6% and a $V_{oc}^{*}$FF decrease of 13–51 mV. For the nc-Si:H/a-Si:H and nc-Si:H/a-SiGe:H devices of Figure 3F, this decrease is 14–20 mV for an $d_{n}$SiO\textsubscript{x} increase from 20–50 nm.

An additional observation can be made regarding the $J_{sc}$’s of the devices presented in Figure 3B. The $J_{sc}$-sum of the 3J devices is about 3 mA cm\textsuperscript{-2} lower with respect to the 2J devices. This same difference is observed in the multijunction devices with different $d_{n}$SiO\textsubscript{x} and IRLs. Reflectance measurements presented Figure 3C, in which the front reflection of 2J and 3J devices is plotted as a function of $d_{n}$SiO\textsubscript{x}. show that this $J_{sc}$ loss is mainly an optical effect. With the introduction of the a-Si:H junction, given the typical layer thicknesses and the fact that no optimization has been performed regarding front-side anti-reflection, strong interference effects occur. these interference effect lead to the observed $J_{sc}$-sum loss in the 3J devices in reference to the 2J devices.

### 3.3 | TCO based intermediate reflective layer

Next, the use of a TCO as an IRL is investigated. If we consider Figure 4B, an increase of $d_{TCO}$ does not show the expected $J_{sc}$ increase in the nc-Si:H junction, despite a $J_{sc}$ decrease in the SHJ for both the 2J and 3J series. The EQE curves in Figure 4C provide more insight. It seems that with increasing $d_{TCO}$ the reflection by the IRL does increase, as absorption in the 680–820 nm wavelength range is shifted from the SHJ to the nc-Si:H. However, the overall EQE of the nc-Si:H junction is decreased. The EQE spectra of the three individual subcells, as well as the sum of the 3 EQE’s and 1-R curve, of a 3J device with (Figure 4E) and without (Figure 4F) TCO as an IRL are plotted. The difference between 1-R and EQE-sum in the 650–1050 nm is minimal for the device without TCO and significant for the device with TCO.

The difference between 1-R and EQE-sum is a result of either parasitic absorption in the TCO layer, or a reduced collection efficiency resulting from the TCO introduction. A reduced collection efficiency seems most likely, since: 1. The TCO is positioned between the nc-Si:H junction and SHJ, which means it is unlikely the parasitic absorption in the TCO would significantly reduce absorption in the nc-Si:H junction, which is positioned before the TCO layer in reference to the incident light. 2. The uniform EQE decrease of $\approx$ 0.2 occurs over the entire 650–1050 nm wavelength region, where the nc-Si:H and SHJ are absorbing, is consistent with effects observed in tandems devices with a collection barrier introduced by a poorly performing TRJ.\textsuperscript{15} 3. An electrical barrier against charge carrier collection is consistent with the deterioration of the electrical device characteristics observed in Figure 4A with TCO introduction. This $V_{oc}^{*}$FF decrease is predominantly the result of a strong decrease of the $R_{sh}$ with increasing $d_{TCO}$. Figure 4D shows that the $R_{sh}$ decreased irrespective of whether ITO, room temperature IWO or AZO was used. Moreover, the low $R_{sh}$ persists even when shorting paths at the edges of the substrate were eliminated, through additional masking steps or by physically isolating the cell from the edges by cutting the wafer.
As the use of a TCO does not result in the desired transfer of current transfer between subcells, and the $V_{oc}^{*FF}$ deteriorates when a TCO is introduced, the use of a TCO as an IRL in these monolithically integrated silicon-based multijunction devices does not appear to be a desirable option.

3.4 | Silver based intermediate reflective layer

Finally, the use of a thin metallic layer as an IRL is considered. Ag is used for its favorable reflective and conductive properties. From Figure 5A,B, two things are apparent. First, for both series the $V_{oc}^{*FF}$ have clear optimum for $d_{Ag} = 2–3$ nm. This is predominantly a results of a strong increase of $R_s$ for very thin Ag layers up to 2–3 nm. Following this initial improvement, the $V_{oc}^{*FF}$ decreases continuously. Second, the introduction of a thin silver film does not result in the desired shift of current from the SHJ to the nc-Si:H subcell. In fact, with increasing $d_{Ag}$, the $J_{sc}$ of the SHJ strongly decreases, while the $J_{sc}$ of the nc-Si:H subcell remains relatively constant, resulting in a strong decrease of $J_{sc}$. Figure 5C shows that this is a result of an overall decrease of the EQE of the SHJ with $d_{Ag}$.

Both these effects are related to the Ag growth. At the low intended thicknesses considered in this section, the Ag does not result in the formation of a uniform layer. Rather, Ag clusters are formed as can be observed in the SEM images in Figure 6. As a consequence, the reported thickness in this section are intended thicknesses. The factual average diameter ($D$), and standard deviation, of these clusters are indicated in Figure 6. As a consequence of the size and shape of the Ag nanoparticles, plasmonic resonance occurs. The SEM images in Figure 6 indicate that with increasing $d_{Ag}$, $D$ increases and the particles become more ellipsoidal. This observation serves as an explanation for a number of the trends observed in the multijunction device characteristics.

For one, the plasmon resonance, so the position of maximum attenuation, is shifted to higher wavelengths with increasing $D$. This red-shift reportedly also occurs for increasingly ellipsiodally shaped Ag nanoparticles. The absorption peak in the EQE plot of the nc-Si:H subcell in Figure 5C is observed to red-shift with increasing $d_{Ag}$. The 1-R inset shows that the shift of the EQE peak directly corresponds to a shift of reflection with $d_{Ag}$.

Additionally, considering the overall quantum efficiency decrease of the SHJ with $d_{Ag}$. A similar decrease has been observed before in the long-wavelength range for cells containing small nanoparticles.
The decrease can be attributed to reflection changes only to a small extent, as can be observed in Figure 5C. However, in the 750–950 nm wavelength range, 1-R values are roughly similar, while the quantum efficiency for devices with $d_{Ag} \geq 2$ nm is significantly reduced. The decrease therefore is a result of either increased parasitic absorption, or decreased collection efficiency as a function of increasing $d_{Ag}$.

Most likely both effects have an influence on the observed device performance. It is widely reported that the scattering cross section in reference to the absorption cross section of the Ag nanoparticles increases with increasing $D$.\textsuperscript{30,31,33,35} A strong decrease of the optical transparency can also be observed for the thin Ag films on glass in Figure 6. Given these reports and the average particle size shown in Figure 6, the nanoparticles will cause significant parasitic absorption in our devices. A decrease of the collection efficiency, on the other hand, is also likely considering both the strong decrease of the $V_{oc}^\ast$FF in the $d_{Ag} = 4$–8 nm range as well as earlier reports of a FF decreases in thin films silicon devices with increasing Ag nanoparticle size.\textsuperscript{31,33} The mechanism through which the larger nanoparticles introduce the
observed decrease in FF and collection efficiency is not entirely clear. The Ag particles could negatively affect the subsequent growth of the doped and intrinsic layers, which were not optimized to facilitate particles of such size. Alternatively, considering the decrease of $R_{sh}$, the large particles could create additional shunting paths. This could occur either through an increase of the average lateral conductivity, facilitating the connection of spatially distributed shunting paths, or though the creation of new shunting paths.

Regardless of the mechanisms involved, the design rules resulting from the experiments presented in this section are straightforward. Introduction of a thin Ag layer does not result in the desired IRL functionality. However, evidently, a TRJ-functionality could potentially be improved, realizing a $V_{oc}^{*}$ increase, by the introduction of a very thin Ag film, at the cost of current generation in the junctions positioned at the back of the device.

3.5 | Champion autonomous high-voltage device

Finally, several 2J and 3J devices were processed with high voltage and champion conversion efficiency. The $J$-$V$ curves of the 2J and 3J devices with the highest conversion efficiency, as well as the EQE curves of the 3J device are presented in Figure 7. Excellent FF's in the range of 76–79% and $V_{oc}$'s of over 1.1 V and close to 2 V are realized for the 2J and 3J devices, respectively. An SiO$_x$-based IRL was applied at the interface between the SHJ and nc-Si:H junction, with $d_{n-SiO_x} = 40$ nm. The suboptimal $V_{oc}$ of the champion 3J device in Figure 7 is the result of a relatively thick wafer and relatively thick absorbers in the range of $d_{a-Si} \approx 350$ nm and $d_{nc-Si} \approx 4$ μm.

The sum of the $J_{sc}$'s of the individual junctions of the 2J device is around 36 mA · cm$^{-2}$. For the 2J device, the nc-Si:H junction is current limiting with a $J_{sc}$ of 17.50 mA · cm$^{-2}$. In the triple junction device, the nc-Si:H junction is also current limiting with a $J_{sc}$ of 9.68 mA · cm$^{-2}$. This results in conversion efficiencies in the range of $η = 14.84–14.93\%$. The conversion efficiency of 14.93% is a strong improvement over earlier reported conversion efficiencies of 10.5%$^{19}$ and 12.7%$^{20}$ for such hybrid 3J c-Si/nc-Si:H/a-Si:H devices that can be used for autonomous solar-to-fuel applications. In fact, to the best of the authors knowledge, it is the highest reported conversion efficiency for an all-silicon solar cell that generates at least 1V, for which the record initial efficiency is in the range of 14.3–14.8%.$^{36,37}$ Note that this excludes the 3J device from United solar, which has an alloyed SiGe:H absorber.$^{38}$

Finally, considering the collective results presented in this work, we can reflect on the potential of the c-Si/nc-Si:H/a-Si:H multijunction device. Regarding the $V_{oc}$, the best $V_{oc}$'s recently achieved by the authors for single junction devices is around 700 mV for the SHJ, 510 mV for the nc-Si:H junction and 910 mV for the a-Si:H junction, while using transparent rear-electrodes for the nc-Si:H and a-Si:H devices. The sum of the $V_{oc}$'s is round 2.13 V. Considering a voltage loss of around 15 mV per TRJ, a number that can be considered a realistic voltage drop for a well engineered TRJ$^{39}$ but that does not take into account concessions in $d_{a-Si}$ or $d_{n-SiO_x}$ that might be required for current matching, a $V_{oc}$ of 2.1 V could realistically be achieved. In fact, among the champion devices processed a 3J was realized with $V_{oc} = 2.04$ V and a FF 80% for which unfortunately, due to technical difficulties, no EQE measurements could be obtained. Such 3J devices with $V_{oc}^{*}$FF > 1.6 are also presented in Figures 2 and 5. Moreover, the
EQE $s$ of the individual junctions in Figure 7 show that the photogenerated current density is not evenly distributed among the different junctions. Additionally, a large optical loss in the blue part of the spectrum in the 300–500 nm wavelength region. The 1-R curve, and the difference between the $EQE_{sum}$ curve and the 1-R curve, indicates this to be a result of both relatively high front reflection as well as parasitic absorption losses, presumably in the front TCO and p-doped window layer. Further optimization of these layers in combination with the use of an anti-reflection coating, as well as improved current matching, could yield a current limiting $J_{sc}$ in the range of 11–12 mA cm$^{-2}$. Therefore, with further optimization, a hybrid all-silicon SHJ/nc-Si:H/a-Si:H 3J device with $V_{oc} > 2$ V and $\eta > 18\%$ could realistically be achieved.

4 | CONCLUSION

In this work, the results of over 65 silicon-based multijunction photovoltaic devices are presented, with the purpose to explore different current matching approaches. The influence of absorber thickness as well as the thickness of different intermediate reflective layers, based on silicon-oxide, various TCOs and Ag, on the tandem SHJ/nc-Si:H and triple junction SHJ/nc-Si:H/a-Si:H device performance was characterized. Based on these experiments certain design rules can be formulated.

An increase of the nc-Si:H absorber thickness results in a continuous decrease of $V_{oc}^{**FF}$, while gains in $J_{sc}$ are predominantly realized in the $d_{nc-Si} \lesssim 3 \mu m$ range. Consequently, it would be advisable to keep $d_{nc-Si} \lesssim 4 - 3 \mu m$. Of the different IRLs, only the silicon-oxide based IRL resulted in the desired absorption shift from the SHJ to the nc-Si:H junction. For the TCO and Ag based IRLs no current gain was observed in the nc-Si:H junction, as the increased reflection by the IRL was counteracted by a decreased charge carrier collection efficiency. For the TCO and Ag based IRLs no current gain was observed in the nc-Si:H junction, as the increased reflection by the IRL was counteracted by a decreased charge carrier collection efficiency. However, for a very thin Ag IRL, an increase of $V_{oc}^{**FF}$ was realized for the multijunction devices, at the cost of $J_{sc}$ in the SHJ. Additionally, it was observed that the FF is strongly influenced by the current matching conditions. For optimal device performance, it would be advisable to intentionally introduce a minor current mismatch in which the junction with the highest FF is current limiting.

Finally, taking these design rules into account, champion devices were processed. For the triple junction SHJ/nc-Si:H/a-Si:H device a $V_{oc} \approx 2$ V and $\eta \approx 15\%$ are reported, which to the best of the author’s knowledge is a record for an all-silicon multijunction device. Such a conversion efficiency for a high-voltage wafer-based all-silicon 2-terminal multijunction PV device opens the way for highly efficient autonomous solar-to-fuel synthesis systems.

ACKNOWLEDGEMENTS

The authors would like to gratefully acknowledge the financial support from the Netherlands Organization for Scientific Research (NWO) Solar to Products grant and the support provided by Shell International Exploration & Production New Energies Research & Technology Dense Energy Carriers Program.

DATA AVAILABILITY STATEMENT

The data that support the findings of this study are available from the corresponding author upon reasonable request.

ORCID

Thierry de Vrijer https://orcid.org/0000-0002-4520-6681
Can Han https://orcid.org/0000-0002-3213-6856

REFERENCES

1. Tan H, Psomadaki E, Isabella O, et al. Micro-textures for efficient light trapping and improved electrical performance in thin-film nanocrystalline silicon solar cells. Appl Phys Lett. 2013;103(17):173905. doi:10.1063/1.4826639
2. de Vrijer T, Paramarka H, Roerink SJ, Smets AH. An expedient semi-empirical modelling approach for optimal bandgap profiling of stoichiometric absorbers: a case study of thin film amorphous silicon germanium for use in multijunction photovoltaic devices. Sol Energy Mater Sol Cells. 2021;225:111051. doi:10.1016/j.solmat.2021.111051
3. Kim DY, Gikuji S, FT, et al. Fabrication of double- and triple-junction solar cells with hydrogenated amorphous silicon oxide (a-SiOx:H) top cell. Sol Energy Mater Sol Cells. 2015;141:148-153. doi:10.1016/j.solmat.2015.05.033
4. Bonnet-Eymard M, Boccard M, Bugnon G, et al. Current matching optimization in high-efficiency thin-film silicon tandem solar cells. In: 2013 IEEE 39th Photovoltaic Specialists Conference PVSC. IEEE; 2013:184-0187. doi:10.1109/PVSC.2013.6744126
5. Buehlmann P, Bailat J, Domíně D, et al. In situ silicon oxide based intermediate reflector for thin-film silicon micromorph solar cells. Appl Phys Lett. 2007;91(14):143505. doi:10.1063/1.2794423
6. Kimmer C, Calnan S, Gabriel O, et al. An improved silicon-oxide-based intermediate-reflector for micromorph solar cells. Phys Status Solidi (c). 2012;9(10-11):2145-2148. doi:10.1002/pssc.201200243
7. Boccard M, Despeisse M, Escarre J, et al. High-stable-efficiency tandem thin-film solar silicon cell with low-refractive-index silicon-oxide interlayer. IEEE J Photovoltics. 2014;4(6):1368-1373. doi:10.1109/JPHOTOV.2014.2357495
8. Hwang ST, You DJ, Kim SH, Lee S, Lee HM. Large area Si thin film solar module applying n-µ c-SiOx:H intermediate layer with low refractive index. Sol Energy Mater Sol Cells. 2013;113:79-84. doi:10.1016/j.solmat.2013.01.042
9. Jung SJ, Kim BJ, Shin M. Low-refractive-index and high-transmittance silicon oxide with a mixed phase of n-type microcrystalline silicon as intermediate reflector layers for tandem solar cells. Sol Energy Mater Sol Cells. 2014;121:1-7. doi:10.1016/j.solmat.2013.10.036
10. Mercaldo LV, Delli Veneri P, Usatii I, Esposito EM, Nicotra G. Properties of mixed phase n-doped silicon oxide layers and application in micromorph solar cells. Sol Energy Mater Sol Cells. 2013;119:67-72. doi:10.1016/j.solmat.2013.05.030
11. Jaisankar M, Paetzl S, Alhsweide E, et al. Toward scalable perovskite-based multijunction solar modules. Prog Photovolt Res Appl. 2019;27:733-738. doi:10.1002/pip.3153
12. Blankert A, Berendsen P, Phung N, Vroon Z, Zeman M, Smets A. Advanced light management techniques for two-terminal hybrid tandem solar cells. Sol Energy Mater Sol Cells. 2018;181:77-82. doi:10.1016/j.solmat.2018.02.017
13. Kinser S, Hammerschmidt M, Schwame C, et al. Implications of TCO topology on intermediate reflector design for a-Si/µ c-Si tandem solar cells–experiments and rigorous optical simulations. IEEE J Photovoltaics. 2014;4(1):10-15. doi:10.1109/JPHOTOV.2013.2279204
14. Stuckelberger M, Biron R, Wyrsh N, Haug F-J, Bailiff C. Review: progress in solar cells from hydrogenated amorphous silicon. Renew
28. Yan B, Yue G, Yang J, Guha S. Correlation of current mismatch and fill factor in amorphous and nanocrystalline silicon based high efficiency multi-junction solar cells. In: 33rd IEEE Photovoltaic Specialists Conference. IEEE; 2008:1-6. doi:10.1109/PVSC.2008.4922607

29. Sardana SK, Chava VSN, Thouli E, et al. Influence of surface plasmon resonances of silver nanoparticles on optical and electrical properties of textured silicon solar cell. Appl Phys Lett. 2014;104(7):73903. doi:10.1063/1.4866163

30. Chantana J, Yang Y, Sobajima Y, Sada C, Matsuda A, Okamoto H. Localized surface plasmon enhanced microcrystalline-silicon solar cells. J Non Cryst Solids. 2012;358(17):2319-2323. doi:10.1016/j.jnoncrysol.2011.12.038

31. Tan H, Sivec L, Yan B, Santbergen R, Zeman M, Smets AHM. Improved light trapping in microcrystalline silicon solar cells by plasmonic back reflector with broad angular scattering and low parasitic absorption. Appl Phys Lett. 2013;102(15):153902. doi:10.1063/1.4802451

32. Kelly KL, Coronado E, Zhao LL, Schatz GC. The optical properties of metal nanoparticles: the influence of size, shape, and dielectric environment. The J Phys Chem B. 2003;107(3):668-677. doi:10.1021/jp026731y

33. Eminian C, Haug F-J, Cubero O, Niquille X, Ballif C. Photocurrent enhancement in thin film amorphous silicon solar cells with silver nanoparticles. Prog Photovolt Res Appl. 2011;19(3):260-265. doi:10.1002/pip.1015

34. Moulin E, Sukmanowski J, Schulte M, Gordijn A, Roer F, Stiebig H. Thin-film silicon solar cells with integrated silver nanoparticles. Thin Solid Films. 2008;516(20):6813-6817. doi:10.1016/j.tsf.2007.12.018

35. Stuart HR, Hall DG. Island size effects in nanoparticle-enhanced photodetectors. Appl Phys Lett. 1998;73(26):3815-3817. doi:10.1063/1.122903

36. Sai H, Matsui T, Matsubara K. Stabilized 14.0%-efficient triple-junction thin-film silicon solar cell. Appl Phys Lett. 2016;109(18):183506. doi:10.1063/1.4966996

37. Tan H, Moulin E, Si FT, et al. Highly transparent modulated surface textured front electrodes for high-efficiency multi-junction thin-film silicon solar cells. Prog Photovolt Res Appl. 2015;23(8):949-963. doi:10.1002/pip.2639

38. Yan B, Yue G, LSivec, Yang J, Guha S, Jiang C-S. Innovative dual function nc-SiOx:H layer leading to a >16% efficient multi-junction thin-film silicon solar cell. J Non Cryst Solids. 2011;357(18):2318-2323. doi:10.1016/j.jnoncrysol.2011.12.038

39. How to cite this article: de Vrijer T, Miedema S, Blackstone T, van Nijen D, Han C, Smets AHM. Application of metal, metal-oxide, and silicon-oxide based intermediate reflective layers for current matching in autonomous high-voltage multijunction photovoltaic devices. Prog Photovolt Res Appl. 2022;30(12):1400-1409. doi:10.1002/pip.3600

SUPPORTING INFORMATION
Additional supporting information can be found online in the Supporting Information section at the end of this article.