Experimental implementation of delta sigma AD modulator using dynamic analog components with simplified operation phase

Chunhui Pan¹ and Hao San¹(a)

Abstract A proof-of-concept delta sigma AD modulator using dynamic analog components with simplified operation mode is designed and fabricated in 90 nm CMOS technology. The measurement results of the experimental prototype demonstrate the feasibility of the proposed modulator architecture which can guarantee the reset time for ring-amplifier and relax the speed requirement on the asynchronous SAR quantizer. The peak SNDR of 77.93 dB and SNR of 84.16 dB are achieved while a sinusoid −4 dBFS input is sampled at 14 MS/s with signal bandwidth of 109 kHz. The total analog power consumption of the prototype modulator is 720 μW under the supply voltage of 1.2 V.

Keywords: delta-sigma modulator, ring-amplifier, switched-capacitor circuit, successive-approximation-register ADC (SAR ADC)

Classification: Integrated circuits

1. Introduction

High SNDR ADCs are widely used in mixed-signal system-on-chip (SoC) in the fields of both the industrial and the consumer applications. The SAR ADC is well known as a high energy efficiency ADC architecture for medium resolution, low or medium speed applications [1, 2, 3, 4, 5, 6, 7]. However, because the resolution of SAR ADC depends on the offset of comparator and the accuracy of capacitor array matching, it is difficult to realize the high resolution ADC in nanoscale CMOS technology. On the other hand, the ΔΣAD modulator can reduce the quantization noise in the desired signal band by using the oversampling and noise-shaping technique, without the high resolution analog components. Thus, it is suitable to realize the high resolution ADC in nanometer CMOS technology [8, 9]. Normally, it is necessary that the high-order noise-shaping and the higher oversampling ratio (OSR) for the high performance ΔΣAD modulator. However, the implementation of high-order noise shaping need to use the multiple integrators with power hungry amplifier. In order to maximize the power-efficiency of the amplifier in the ADC, the use of the dynamic amplifier (e.g. ring-amplifier or logic-inverter) instead of operational-transconductance-amplifier (OTA) has been proposed [10, 11, 12, 13, 14, 15, 16]. Nonetheless, the dynamic amplifier has the drawback which the conversion speed of ADC is limited by the additional reset operation [17, 18, 19].

In our previous work, we have proposed a ΔΣAD modulator using ring-amplifier and passive adder embedded SAR quantizer. SPICE simulation results show that the proposed modulator can be realized with simplified operation phase [20, 21]. In this work, we report the detail of the circuit implementation and the experimental results of the proposed modulator. Measurement results show that the proposed prototype ΔΣAD modulator can relax the speed requirement on the asynchronous SAR quantizer and guarantee the reset time of ring-amplifier.

2. Proposed ΔΣAD modulator architecture

Fig. 1(a) shows the block diagram of conventional 2nd-order feed-forward ΔΣAD modulator using SAR quantizer and ring-amplifier [17]. The ring-amplifier is used for realizing the switched capacitor integrator in the ΔΣAD modulator. The behaviour of ring-amplifier is different from that of the traditional OTA. The ring-amplifier requires to generate the operating point by performing the reset operation before the amplification. Since the output of ring-amplifier is disabled in the process of the reset, the load capacitance must be unconnected to the output of the ring-amplifier in the reset operation. Furthermore, since SAR ADC is used as an internal quantizer in the proposed ΔΣAD modulator, unlike flash ADC, SAR ADC requires an extra phase for the signal sampling. Because of the above two factors, the clock timing design of ΔΣAD modulator using SAR ADC and ring-amplifier is more difficult than that of the ΔΣAD modulator using traditional amplifier and flash ADC. Considering the above factors, in order to correctly implement the transfer function of conventional 2nd-order feed-forward ΔΣAD modulator, the ΔΣAD modulator must be designed according to Fig. 1(b) and Fig. 1(c). Fig. 1(b) shows the simplified circuit implementation of ΔΣAD modulator using ring-amplifier (R-AMP) and SAR ADC, its timing diagram is shown in Fig. 1(c). Because the ΔΣAD modulator operates in 4 phases, the speed of operation is limited, and the circuit implementation is complicated.

In order to improve the operation speed of the above ΔΣAD modulator, we propose a modified ΔΣAD modulator architecture using ring-amplifier and SAR ADC for simplifying the operation phase [20]. As shown in Fig. 2(a), the modified ΔΣAD modulator only requires 3 phases for once AD conversion. Its timing diagram and simplified circuit schematic are shown in the Fig. 2(b) and Fig. 2(c), respectively. Although the clock timing of two
kinds of $\Delta\Sigma$AD modulator (Fig. 1(b) and Fig. 2(b)) are different, the modified $\Delta\Sigma$AD modulator (Fig. 2) can still realize the 2nd-order noise shaping as same as the traditional 2nd-order $\Delta\Sigma$AD modulator. That can be proved as the following. In Fig. 2(a), $u(n)$ and $v(n)$ are the input analog signal and the output digital signal of the $\Delta\Sigma$AD modulator, respectively. The input signal of the 4-bit sub-ADC can be given as

$$y(n) = u(n) + 2x_1(n) + x_2(n),$$  \hspace{1cm} (1)

where $x_1(n)$ is the 1st-integrator’s output signal, $x_2(n)$ is the 2nd-integrator’s output signal.

Since the 2nd-integrator’s output signal obeys the following relationship

$$x_2(n+1) = x_1(n) + x_2(n),$$  \hspace{1cm} (2)

by combining it with (1) and (2) will lead to

$$y(n) = u(n) + x_1(n) + x_2(n+1)$$  \hspace{1cm} (3)

Consequently, the $\Delta\Sigma$AD modulator in Fig. 1 can be changed as shown in Fig. 2. The output signal of the $\Delta\Sigma$AD modulator shown in Fig. 2 is obtained as

$$v(n) = u(n) + q(n) + x_1(n) + x_2(n+1).$$  \hspace{1cm} (4)

The z-domain expression of Eq. (4) can be given as

$$V(z) = U(z) + Q(z) + X_1(z) + X_2(z)z.$$  \hspace{1cm} (5)

In Fig. 2, the z-domain expression of the 1st and the 2nd integrator’s output signal are written as

$$X_1(z) = \frac{U(z) - V(z)}{1 - z^{-1}}$$  \hspace{1cm} (6)

$$X_2(z)z = \frac{X_1(z)}{1 - z^{-1}}$$  \hspace{1cm} (7)

Substituting Eq. (6) and (7) into Eq. (5) we get

$$V(z) = U(z) + (1 - z^{-1})^2Q(z).$$  \hspace{1cm} (8)

It can be concluded that the transfer function of the modified $\Delta\Sigma$AD modulator still has the 2nd-order noise shaping characteristic as expressed in Eq. (8). Hence, the equivalence of two kinds of the $\Delta\Sigma$AD modulator architecture (Fig. 1 and Fig. 2) is confirmed. The modified $\Delta\Sigma$AD modulator only requires three operation phases, so that the operation speed can be optimized to 1.33 (4/3) times compared with the previous work [17] (four operation phases are required in the the previous work), theoretically.
3. Proposed ΔΣAD modulator implementation

Fig. 3(a) shows the circuit schematic diagram of the proposed 2nd-order ΔΣAD modulator using ring-amplifier and SAR ADC with simplified operation phase. Its clock timing chart is shown in Fig. 3(c) [21]. Because the signal $V_U$ and $V_o2$ are sampled during the same phase by SAR quantizer as shown in Fig. 3, in contrast to Fig. 1, once AD conversion of the modified ΔΣAD modulator can be completed in three phases. The modified ΔΣAD modulator operation is simplified. In addition, a high-speed SAR ADC is used as an internal 4-bit quantizer. It not only relaxes the requirement on the amplifier’s slew-rate, but also improves the stability of the ΔΣAD modulator. The 4-bit SAR quantizer has 3 inputs terminal ($V_U$, $V_o1$ and $V_o2$), benefit from the SAR quantizer converts the summation of them to digital code by the capacitor array, the adder using active analog components (e.g. OTA or current-mirror) is not required. Moreover, the ring-amplifier performs dynamically the amplification without the static current, so that the high energy efficiency can be maintained.

3.1 SAR ADC with passive adder

The block diagram and schematic diagram of proposed SAR ADC with the passive adder are shown in Fig. 4(a) and Fig. 4(b), respectively. It consists of capacitive DAC, double tail dynamic comparator [22, 23] (Fig. 4(d)) and asynchronous SAR logic circuits. The clock timing chart is represented in Fig. 4(c). Fig. 5(a)~(c) show the equivalent circuit of proposed SAR ADC at three kinds of operation mode. In the sampling mode ($\Phi_2$ and $\Phi_1$), the bottom plates of the sampling capacitors are connected to input signals of $V_U$, $V_o1$ and $V_o2$ and the top plates of the sampling capacitors are connected to $V_{cm}$ as shown in Fig. 5(a), the ratio of capacitance for 3 input signals is 1:1:1. When the sampling operation is finished, the bottom plates of the sampling capacitors are connected to $V_{cm}$ in the summation mode (at the beginning of $\Phi_3$) as shown in Fig. 5(b). According to charge conservation law, the voltage at the input port of comparator $V_s$ can be expressed as:

$$V_s = \frac{V_U + V_o2 + V_o1}{3}$$

Equation (9) means that the summation of 3 input analog signals is realized by reconstituting the capacitor array of the SAR ADC. In the successive approximation conversion mode (Φ₃), the SAR ADC carried out the AD conversion from MSB to LSB as same as a traditional SAR ADC as shown in Fig. 5(c). As above mentioned, the proposed SAR ADC not only achieved an internal 4-bit quantizer, but also realized an analog adder without any active analog components.

3.2 Pseudo-differential ring amplifier

In this work, for maintaining the high energy efficiency of ΔΣAD modulator, the pseudo-differential ring-amplifier is
used to realize the integrator. Fig. 6(a) shows the pseudo-differential ring-amplifier and the common mode feedback (CMFB) circuit [15]. Fig. 6(b) shows the core of the ring-amplifier. It is consist of three inverters in series. Because the input referred noise of switched-capacitor (SC) integrator using the ring-amplifier depends on the class-AB amplifier which consists of $M_{P1}$ and $M_{N1}$ mainly, the power of the input referred noise is obtained as

$$V_n^2 = \frac{GB}{f_s} \times \frac{4kT}{3g_m} \approx \frac{20kT}{3g_m}$$

where the ratio of the unit-gain-bandwidth (GB) and the sampling frequency ($f_s$) is set as 5 in the $\Delta \Sigma$AD modulator.

The noise level of the ring-amplifier-based SC integrator is better than that of the traditional SC integrator using an OTA [14]. Moreover, high threshold voltage $M_{P2,3}$ and $M_{N2,3}$ are used for extending the dynamic range of ring-amplifier.

### 3.3 Multi-bit DAC and DWA logic

A 5-bit capacitor DAC are used for the 1st integrator as shown in Fig. 3(a), the mismatches among the unit elements in a multi-bit DAC cause the harmonic distortion in the signal band [24, 25]. The DWA logic circuit [26] is applied to the $\Delta \Sigma$AD modulator to reduce the influence of DAC non-linearity errors. The element rotation algorithm and an implementation of the DWA logic are shown in the Fig. 3(b). In addition, a level shift circuit is used for compensating the skew equal to LSB/2 included by DAC’s output signal as shown in Fig. 3(a).

### 4. Measurement results

The proposed $\Delta \Sigma$AD modulator was fabricated in TSMC 90 nm 1P9M CMOS technology. Fig. 7 shows the chip microphotograph and layout of the proposed $\Delta \Sigma$AD modulator, its active area is $0.14 \text{ mm}^2$. In order to measure the performance of prototype $\Delta \Sigma$AD modulator, a 26.92 kHz differential sinusoid wave and a 14 MHz square wave created by the AWG are input to the $\Delta \Sigma$AD modulator as shown in Fig. 8. The output digital signal of prototype $\Delta \Sigma$AD modulator detected by logic analyzer is transferred to the power spectrum by FFT procedure. Fig. 9 shows the power spectrum of output signal of the prototype modulator for a 26.92 kHz sinusoid differential $-4 \text{dBFS}$ input being sampled at 14 MS/s. The peak SNDR = 77.93 dB is achieved for 109 kHz bandwidth ($\text{OSR} = 64$). The measured SFDR is 80.60 dB. Due to the influence of the bootstrapped switch’s non-linearity, when a full dynamic range signal is input, the 3rd-order harmonics distortion imposes some performance issue that is verified by the SPICE simulation. Fig. 10 shows the measured SNR and SNDR versus input signal level. Peak SNDR of 77.93 dB and SNR
Fig. 9. Measured output spectrum for \( f_s \approx 26.92 \text{kHz} \) and \(-4\text{dBFS}\) input signal amplitude.

Fig. 10. Measured results of SNDR and SNR vs. Input signal level [dBFS].

Table 1. Performance summary and comparison with previous works

| Specification | [27] | [28] | [29] | [30] | [31] | [17] This work |
|---------------|------|------|------|------|------|----------------|
| Technology (nm) | 180 | 180 | 180 | 90 | 90 | 90 |
| Supply voltage (V) | 5 | 1.8 | 0.7 | 1.2 | 1.2 | 1.2 |
| Sampling rate (MS/s) | 2.56 | 6.1 | 5 | 25 | 60 | 12 | 14 |
| OSR | 64 | 152.5 | 100 | 8 | 15 | 64 | 64 |
| Signal BW (MHz) | 0.02 | 0.02 | 0.025 | 1.56 | 2 | 0.094 | 0.109 |
| SNDR (dB) | 99.3 | 97.7 | 95 | 75 | N/A | 77.51 | 77.82 | 77.93 |
| SNR (dB) | 98.5 | 95.8 | 100 | N/A | 56 | 80.08 | 84.05 | 84.16 |
| DR (dB) | 101.3 | 100.5 | 100 | 78 | N/A | 84 | 85 |
| Power (mW) | 1.1 | 0.3 | 0.87 | 6.35 | 1.56 | 0.37 | 0.42 | 0.72 |
| FOMW (pJ/conv.-step) | 0.36 | 0.12 | 0.38 | 0.44 | 0.75 | 0.32 | 0.30 | 0.51 |
| FOMSSNR (dB) | 171.9 | 175.9 | 69.5 | 58.9 | 147.1 | 161.5 | 162.0 | 159.7 |
| FOMSNR (dB) | 173.9 | 178.7 | 174.0 | 161.9 | N/A | 168.0 | 169.2 | 166.8 |
| Active area (mm\(^2\)) | 0.38 | 0.31 | 2.16 | 3.79 | N/A | 0.16 | 0.14 |

FOMW = Power/(2 × BW × 2\(^{SNDR}\) × 7.62)

FOMSSNR = SNDR + 10 × log\(_{10}\)(BW/Power)

FOMSNR = DR + 10 × log\(_{10}\)(BW/Power)

of 84.16 dB at \(-1.24\text{dBFS}\) and \(-4.37\text{dBFS}\) are achieved, respectively. The measurement results show that linear SNDR responses up to the full scale, and the dynamic range of 85 dB is achieved. The total power consumption is 720 \(\mu\)W. The supply voltages of both analog and digital circuit are 1.2 V. The Schreier FOMS\(_{\text{SNDR}}\) is 159.7 dB. The performance of the proposed \(\Delta\Sigma\) AD modulator is summarized in Table 1 in comparison with the previous works.

5. Conclusions

A 2nd-order \(\Delta\Sigma\) AD modulator with simplified operation mode using ring-amplifier and asynchronous SAR ADC has been designed and fabricated in 90 nm CMOS technology. Benefit from the reduction of the number of the \(\Delta\Sigma\) modulator operation phase, comparing with the previous work [17], the speed and bandwidth of proposed \(\Delta\Sigma\) modulator are improved by 16.7% ((14 – 12)/12 = 16.7%) for the same performance level. Although, the speed and bandwidth can be improved by 33.3% ((4 – 3)/3 = 33.3%) theoretically, due to the effects of parasitic parameters on wiring, the measurement results is not as expected. Nonetheless, the availability of proposed optimization method is confirmed. Because the integrator is realized by the pseudo-differential ring-amplifier without the static current, and the passive-adder embedded SAR quantizer not only achieved the 4-bit internal quantizer, but also realized the analog adder without the active analog component, the energy efficiency of the proposed \(\Delta\Sigma\) AD modulator can be kept at high level. Measurement results show the feasibility of the proposed \(\Delta\Sigma\) AD modulator.

Acknowledgments

This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc. This work is supported by JSPS KAKENHI Grant Number JP16K00333.

References

[1] P. Harpe: “A compact 10-b SAR ADC with unit-length capacitors and a passive FIR filter,” IEEE J. Solid-State Circuits 54 (2019) 636 (DOI: 10.1109/JSSC.2019.2878301).
[2] S. Li, et al.: “A 13-ENOB second-order noise-shaping SAR ADC realizing optimized NTF zeros using the error-feedback structure,” IEEE J. Solid-State Circuits 53 (2018) 3484 (DOI: 10.1109/JSSC.2018.2871081).
[3] S. Hsieh, et al.: “A 0.5-V 12-bit SAR ADC using adaptive time-domain comparator with noise optimization,” IEEE J. Solid-State Circuits 53 (2018) 2763 (DOI: 10.1109/JSSC.2018.2862880).
[4] W. Jiang, et al.: “A 7.6 mW 1 GS/s 60 dB SNDR single-channel SAR-assisted pipelined ADC with temperature-compensated dynamic Gm-R-based amplifier,” ISSCC Dig. Tech. Papers (2019) 60 (DOI: 10.1109/ISSCC.2019.8662524).
[5] A. ElShater, et al.: “An oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOS,” IEEE J. Solid-State Circuits 51 (2016) 2928 (DOI: 10.1109/JSSC.2016.2592623).
[6] Y. Shu, et al.: “An oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOS,” IEEE J. Solid-State Circuits 51 (2016) 2928 (DOI: 10.1109/JSSC.2016.2592623).
[7] W. Tseng, et al.: “A 12-bit 104 MS/s two-step SAR ADC with 95 dB DR using dual-deadzone ring-amplifier,” ISSCC Dig. Tech. Papers (2019) 70 (DOI: 10.1109/ISSCC.2019.8662400).
[8] R. Schreier and G. Temes: Understanding Delta-Sigma Data Converters (Wiley-IEEE Press, Hoboken, 2004).
[9] S. Pavan, et al.: Understanding Delta-Sigma Data Converters (Wiley-IEEE Press, Hoboken, 2017) 2nd ed.
[10] J. Lagos, et al.: “A 1-GS/s, 12-b, single-channel pipelined ADC with dead-zone-degenerated ring amplifiers,” IEEE J. Solid-State Circuits 676 (2017) 836 (DOI: 10.1109/JSSC.2017.2686140).
[11] J. Lagos, et al.: “A single-channel, 600-MS/s, 12-b, ringamp-based pipelined ADC in 28-nm CMOS,” IEEE J. Solid-State Circuits 54 (2019) 403 (DOI: 10.1109/JSSC.2018.2879923).

[12] B. Hershberg, et al.: “A 3.2 GS/s 10 ENOB 61 mW ringamp ADC in 16 nm with background monitoring of distortion,” ISSCC Dig. Tech. Papers (2019) 58 (DOI: 10.1109/ISSCC.2019.8662290).

[13] B. Hershberg, et al.: “A 6-to-600 MS/s fully dynamic ringamp pipelined ADC with asynchronous event-driven clocking in 16 nm,” ISSCC Dig. Tech. Papers (2019) 68 (DOI: 10.1109/ISSCC.2019.8662319).

[14] Y. Chae and G. Han: “Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator,” IEEE J. Solid-State Circuits 44 (2009) 458 (DOI: 10.1109/JSSC.2008.2010973).

[15] B. Hershberg, et al.: “Ring amplifiers for switched capacitor circuits,” IEEE J. Solid-State Circuits 47 (2012) 2928 (DOI: 10.1109/JSSC.2012.2217865).

[16] Y. Lim and M. P. Flynn: “A 100 MS/s, 10.5 bit, 2.46 mW comparator-less pipeline ADC using self-biased ring amplifiers,” ISSCC Dig. Tech. Papers (2014) 202 (DOI: 10.1109/ISSCC.2014.6757400).

[17] C. Pan and H. San: “Experimental implementation of ΔΣAD modulator with dynamic analog components,” Analog Integr. Circ. Sig. Process 97 (2018) 215 (DOI: 10.1007/s10470-018-1231-4).

[18] C. Pan, et al.: “A 2nd-order delta sigma AD modulator using dynamic amplifier and dynamic SAR quantizer,” ISPACS (2016) 528 (DOI: 10.1109/ISPACS.2016.7824725).

[19] C. Pan and H. San: “A low-distortion delta-sigma modulator with ring amplifier and passive adder embedded SAR quantizer,” ISPACS (2015) 299 (DOI: 10.1109/ISPACS.2015.7432784).

[20] C. Pan and H. San: “A 2nd-order ΔΣAD modulator using dynamic analog components with simplified operation phase,” IEICE Trans. Fundamentals E101-A (2018) 425 (DOI: 10.1587/transfun.E101.A.425).

[21] C. Pan, et al.: “A 720 µW 77.93 dB SNDR ΔΣAD modulator using dynamic analog components with simplified operation phase,” IEICE Trans. Fundamentals E101-A (2018) 425 (DOI: 10.1587/transfun.E101.A.425).

[22] S. Babayan-Mashhadi, et al.: “Analysis and design of a low-voltage low-power double-tail comparator,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22 (2014) 343 (DOI: 10.1109/TVLSI.2013.2241799).

[23] S. Chaudhari and M. Pawar: “Design of efficient double tail comparator for low power,” ICCSP (2015) 1782 (DOI: 10.1109/ICCSSP.2015.7322829).

[24] H. Lin, et al.: “Multi-bit DAC with noise-shaped element mismatch,” ISCAS (1996) 235 (DOI: 10.1109/ISCAS.1996.539872).

[25] I. Galton: “Spectral shaping of circuit error in digital-to-analog converters,” IEEE Trans. Circuits Syst. I, Analog Digit. Signal Process. 44 (1997) 808 (DOI: 10.1109/82.633435).

[26] T.-H. Kuo, et al.: “A wideband CMOS sigma-delta modulator with incremental data weighted averaging,” IEEE J. Solid-State Circuits 37 (2002) 11 (DOI: 10.1109/4.974541).

[27] T. Wang, et al.: “A 101 dB DR 1.1 mW audio delta-sigma modulator with direct-charge-transfer adder and noise shaping enhancement,” ASSCC (2012) 249 (DOI: 10.1109/IPEC.2012.6522672).

[28] S. Lee, et al.: “A 300-µW audio ΔΣ modulator with 100.5-dB DR using dynamic bias inverter,” IEEE Trans. Circuits Syst. I, Reg. Papers 63 (2016) 1866 (DOI: 10.1109/TCSI.2016.2598734).

[29] H. Park, et al.: “A 0.7-V 870-µW digital-audio CMOS sigma-delta modulator,” IEEE J. Solid-State Circuits 44 (2009) 1078 (DOI: 10.1109/JSSC.2009.2014708).

[30] O. Rajaee, et al.: “Low-OSR over-ranging hybrid ADC incorporating noise-shaped two-step quantizer,” IEEE J. Solid-State Circuits 46 (2011) 2458 (DOI: 10.1109/JSSC.2011.2164293).

[31] E. Bilhan and F. Maloberti: “A wideband sigma-delta modulator with cross-coupled two-paths,” IEEE Trans. Circuits Syst. I, Reg. Papers 56 (2009) 886 (DOI: 10.1109/TCSI.2009.2016867).