A Transformer-Less Buck-Boost Grid-Tied Inverter with Low Leakage-Current and High Voltage-Gain

Chien-Hsuan Chang * and Yi-Fan Chen

Abstract: To improve the efficiency of photovoltaic (PV) grid-tied systems and simplify the circuit structure, many pseudo DC-link inverters have been proposed by combining a sinusoidal pulse-width modulation (SPWM) controlled buck-boost converter and a low-frequency polarity unfoldier. However, due to the non-ideal characteristics of power diodes, the voltage-gain of a buck-boost converter is limited. To meet the needs of grid-connected systems with low input voltage and 220 Vrms utility, this paper uses two two-switch buck-boost converters with coupled inductors to develop a transformer-less buck-boost grid-tied inverter with low leakage-current and high voltage-gain. The proposed inverter is charging on the primary side of the coupled inductor and discharging in series on the primary side and the secondary side so that the voltage-gain can be greatly increased. Furthermore, the utility line can be connected to the negative end of the PV array to suppress leakage current, and the unfolding circuit can be simplified to reduce the conduction losses. High-frequency switching is only performed in one metal-oxide-semiconductor field-effect transistor (MOSFET) in each mode, which can effectively improve conversion efficiency. A prototype was implemented to obtain experimental results and to prove the validity of the proposed circuit structure.

Keywords: leakage-current; voltage-gain; transformer-less; buck-boost; inverter; grid-tied

1. Introduction

In recent years, the amount of greenhouse gas emissions has risen rapidly along with the development of technology. On the premise of maintaining the natural environment, replacing petrochemical energy with non-radioactive and pollution-free renewable energy is an urgent and necessary work. Among the renewable energies that have been developed, the technology of PV power generation has been quite mature, making PV distributed power generation systems grow rapidly.

For PV power generation systems powered in parallel with the mains, an inverter is required to convert the PV output voltage into an AC output, so that many scholars focus on the investigation of the circuit structure of inverters [1,2]. The common H-bridge inverter is typed of buck. Since the output voltage of PV array is low level and varies greatly with the temperature and the intensity of sunlight, the general PV grid-tied system needs to insert a boost converter, as shown in Figure 1. This boost converter can achieve the functions of input-voltage regulation and maximum-power-point tracking [3]. However, except for increasing the number of components, increasing costs, and reducing reliability, the main shortcoming is lowering the system efficiency caused by multiple energy processing.

To overcome these problems, many single-stage inverters derived from boost or buck-boost converters have been proposed [4–6], but they are restricted by the usage of two input sources or the wide-range changes in input voltage. Therefore, high-efficiency pseudo DC-link inverters [7–13], as shown in Figure 2, are propose to overcome these shortcomings. As can be seen from Figure 2, a high-frequency DC–DC converter generates a unipolar half-wave and a low-frequency unfoldier switches the polarity to produce AC
voltage. Since the high-frequency energy processing is only performed once, efficiency can be improved by reducing power losses. Among these inverters, the flyback and forward converters can be used as the front-end circuit to achieve high voltage-gain and electrical isolation [7-9]. To apply to PV grid-tied systems with wide-ranging input-voltage changes, non-isolated pseudo DC-Link inverters are usually implemented by buck-boost converters [10-13]. If the power switches of the two-switch buck-boost converter are switched independently, the non-isolated inverter can work with the principle of either buck type or boost type. Part of the energy could be directly transferred to the output, which can improve conversion efficiency. Theoretically, the buck-boost converter has extremely high voltage gain. However, in practice, due to the non-ideal characteristics of the power elements and the reverse-recovery issue of diodes under a high duty ratio, the voltage gain is restricted. When the input voltage is low, these inverters are not feasible for the mains with high AC voltage.

Figure 1. The PV grid-tied system with two stage of energy processing.

Figure 2. The PV grid-tied system with a single stage of energy processing.

Moreover, in the grid-tied applications, because of high efficiency, small size, and low cost, the transformer-less inverters are more attractive than those with transformers [14,15]. However, there is a parasitic capacitance between the PV panel and the frame ground, which may induce leakage current and cause electromagnetic interference, current harmonics, and power loss [16]. There are three main methods to suppress leakage current [17]: (1) Separating the PV array from utility-line in freewheeling mode; (2) Connecting the mains to the center of two DC-bus capacitors to limit the common mode voltage (CMV); (3) Connecting the mains directly to the negative end of the PV array. Distinguished by the circuit structures, transformer-less inverters with low leakage current can be classified as: (1) Diode-clamped architecture [18], (2) H5 [19], (3) HERIC [20], (4) oH5 [21], (5) H6 [22], and (6) HBZVR [23]. The H5 inverter suppresses the leakage current by adding one power switch to keep CMV as constant [19]. The oH5 inverter improves the voltage stresses of the power components by adding one additional switch to clamp CMV to be half of the H5 inverter [21]. A non-isolated inverter with step-up/down capability is proposed in the literature [17], in which a power switch is added to control the freewheeling path of inductor current. This inverter connects the utility-line to the negative end of the PV array, which can suppress leakage current. However, the disadvantage of this inverter is that it operates with the principle of buck-boost. The energy needs to be saved in the inductor before being transmitted; it reduces the conversion efficiency and limits the output power.
Based on the previous considerations, a transformer-less buck-boost grid-tied inverter with low leakage-current and high voltage-gain is proposed. Two dual-switch buck-boost converters with coupled inductors are connected in parallel to generate a unipolar half-wave, and two low-frequency switches are adopted to switch the output polarity. When the proposed circuit operates in the step-up mode, the primary side of the coupled inductor is charged first, and then the primary side and the secondary side are discharged in series, which can increase voltage-gain. In addition, due to the use of two buck-boost converters in parallel, the polarity unfolder is able to be effectively simplified as two switches to reduce conduction losses. The mains can be directly attached to the negative end of the PV array to suppress leakage current. In addition, the proposed inverter also has the following features:

1. Only single energy-processing is required, and high-frequency switching is only performed in one MOSFET in each mode, which can effectively improve efficiency;
2. The inverter operates with the principle of boost or buck, so that part of the energy can be directly transmitted to improve efficiency;
3. The proposed inverter is feasibility for PV grid-tied systems with wide-range voltage changes because of its step-up and step-down capabilities.

2. Circuit Configuration

The schematic of the investigated transformer-less buck-boost grid-tied inverter is illustrated in Figure 3. Two dual-switch buck-boost DC–DC converters with coupled inductors are connected in parallel and output unipolar half-waves respectively during positive and negative half-cycles. The dual-switch buck-boost converter for a positive half-cycle is mainly composed of the power switches \( S_{Bu1}, S_{Bu2} \), the diodes \( D_1, D_3 \), and the coupled inductors \( L_1, L_3 \). The power switches \( S_{Bu3}, S_{Bu4} \), the diodes \( D_2, D_4 \), and the coupled inductors \( L_2, L_4 \) form the dual-switch buck-boost converter for the negative half-cycle. The capacitors \( C_f, C_s \) and the inductor \( L_o \) are the output low-pass filter. Since this paper focuses on the steady-state characteristics and feasibility of the proposed circuit structure, the input source is represented by an ideal voltage source to simplify the circuit.

![Figure 3. The schematic of the investigated transformer-less buck-boost grid-tied inverter.](image-url)
output terminal via the switch $S_1$ ($S_2$). Its working principle is similar to a buck converter, resulting in greatly improving conversion efficiency.

During the positive (negative) half-cycle and in the step-up mode, the switch $S_{Bo1}$ ($S_{Bo2}$) performs high-frequency switching, and the power switch $S_{Bu1}$ ($S_{Bu2}$) remains on. When $S_{Bo1}$ ($S_{Bo2}$) is switched off, energy is able to be directly delivered to the output terminal via the diode $D_3$ ($D_4$) and the switch $S_1$ ($S_2$). Its working principle is similar to a boost converter, which can greatly improve conversion efficiency.

In addition, the switch $S_1$ ($S_2$) can provide a path for connecting the mains and the negative end of the input source, so that the leakage current of the PV array can be suppressed. The proposed transformer-less buck-boost inverter is appropriate for the PV grid-tied systems with wide-range voltage changes or high AC output-voltage because of its step-up and step-down capabilities. In addition, high-frequency switching is performed in only one MOSFET in each state, leading to low switching loss and high conversion efficiency.

3. Operation Principles

The investigated transformer-less buck-boost inverter is controlled by SPWM. Figure 4 is a conceptual diagram of the input voltage $V_{in}$, the mains voltage $v_s(t)$, the operation modes, and the switch driving-signals in a line-cycle, where the peak value $V_M$ of $v_s(t)$ is higher than $V_{in}$. $T_{ac}$ is the period of the mains voltage. As can be seen from Figure 4, based on the level of $V_{in}$ and $v_s(t)$, the investigated buck-boost inverter works in step-down or step-up mode, respectively. In the following, with regard to these two modes, their working principles in steady-state and the equivalent circuits of high-frequency switching will be provided in sequence.

3.1. Step-Down Mode

When the absolute value of the mains voltage $|v_s(t)|$ is lower than the input voltage $V_{in}$, the step-down mode is performed. During the positive half-cycle ($0 \leq \omega t \leq \pi$), the switch $S_{Bu2}$ and the switches $S_{Bo1}$, $S_{Bo2}$ remain in off state, and the switch $S_1$ remains in on state to provide a path for energy transfer. At this time, the power switch $S_{Bu1}$ is controlled by high-frequency SPWM switching, and its duty ratio $d_{Bu1}(t)$ is able to be presented as in Equation (1):

$$d_{Bu1}(t) = d_{Bu}(t) = \frac{V_p \sin \omega t}{V_{in}}, \quad (V_p \sin \omega t \leq V_{in}).$$  \hspace{1cm} (1)

when the switch $S_{Bu1}$ is switched on, the diode $D_1$ turns off. Currently, the input voltage $V_{in}$ charges the inductors $L_1$ and $L_3$ in series through the switches $S_{Bu1}$ and $S_1$, and it transmits energy directly to the output. Figure 5a shows the corresponding circuit. When the switch $S_{Bu1}$ is switched off and the diode $D_1$ is turned on, the inductors $L_1$ and $L_3$ in series release energy to the output. Figure 5b shows the corresponding circuit. The voltage gain of continuous conduction mode (CCM) is able to be presented as in Equation (2):

$$\frac{|v_s(t)|}{V_{in}} = d_{Bu}(t).$$  \hspace{1cm} (2)

It is worth mentioning that since the switch $S_1$ can connect the mains and the negative end of the input source, the leakage current of the PV array is able to be suppressed.
During the positive half-cycle, the corresponding circuits of step-down mode: $S_{Bu1}$ ON, $S_{Bu2}$ OFF, $S_{Bo1}$ OFF, $S_{Bo2}$ OFF, $S_1$ ON, and $S_2$ OFF; (b) $S_{Bu1}$ OFF, $S_{Bu2}$ OFF, $S_{Bo1}$ OFF, $S_{Bo2}$ OFF, $S_1$ ON, and $S_2$ OFF.

Figure 4. The timing diagram of working modes and switch driving signals.

Figure 5. During the positive half-cycle, the corresponding circuits of step-down mode: (a) $S_{Bu1}$ ON, $S_{Bu2}$ OFF, $S_{Bo1}$ OFF, $S_{Bo2}$ OFF, $S_1$ ON, and $S_2$ OFF; (b) $S_{Bu1}$ OFF, $S_{Bu2}$ OFF, $S_{Bo1}$ OFF, $S_{Bo2}$ OFF, $S_1$ ON, and $S_2$ OFF.
When the mains voltage $v_s(t)$ becomes negative ($\pi \leq \omega t \leq 2\pi$), the switches $S_{Bu1}$, $S_{Bo1}$, and $S_{Bo2}$ remain off, and the switch $S_2$ is turned on to provide a path for energy transmission. At this moment, the switch $S_{Bu2}$ is controlled by high-frequency SPWM. Its duty ratio is the same as that of the switch $S_{Bu1}$ in the positive half-cycle, which can be presented as in Equation (3):

$$d_{Bu2}(t) = d_{Bu}(t) = \frac{|V_p \sin \omega t|}{V_{in}}, \quad (|V_p \sin \omega t| \leq V_{in}).$$  

(3)

when the switch $S_{Bu2}$ is switched on, the diode $D_2$ is switched off. At this moment, the input source $V_{in}$ charges the inductors $L_2, L_4$ in series through the power switches $S_{Bu2}$ and $S_2$, and it transfers energy directly to the output. Figure 6a shows the corresponding circuit. When the switch $S_{Bu2}$ is switched off, the diode $D_2$ is switched on, and the inductors $L_2, L_4$ in series release energy to the output. Figure 6b shows the corresponding circuit, and the voltage gain of CCM is the same as Equation (2). In this state, the path of connecting the mains and the negative end of the input voltage is provided by the power switch $S_2$, which can also achieve the effect of suppressing the leakage current of the PV array.

3.2. Step-Up Mode

When the absolute value of the mains voltage $|v_s(t)|$ is higher than the input voltage $V_{in}$, the inverter works in step-up mode. The working principle of this mode is similar to that of a boost converter. The switch $S_{Bo1}$ ($S_{Bo2}$) is controlled by high-frequency SPWM. When the mains voltage $v_s(t)$ is positive ($0 \leq \omega t \leq \pi$), the switch $S_{Bo1}$ stays on, and the switch $S_{Bo2}$ stays off. When the switch $S_{Bo1}$ is switched on, the diode $D_3$ is switched off, and switch $S_1$ remains on to provide a path for energy delivering. At this moment, the input voltage $V_{in}$ delivers energy to the inductor $L_1$, and the capacitor $C_f$ provides the energy required by the output. Figure 7a shows the corresponding circuit. The voltage across the inductor $L_1$ is able to be expressed as in Equation (4):

$$v_{L1} = V_{in}.$$  

(4)

When the switch $S_{Bo1}$ is switched off, the diode $D_3$ is switched on. At this moment, the input source $V_{in}$ transfers energy to the output terminal and charges the capacitor $C_f$ through the coupled inductors $L_1, L_3$ and the switch $S_1$. Figure 7b shows the corresponding circuit. Since the conduction of the switch $S_1$ can connect the mains and the negative end...
of the input source, the leakage current of the PV array can be suppressed. The voltage across the inductor \( L_1 \) is able to be presented as in Equation (5):

\[
v_{L1} = \frac{V_{in} - v_S(t)}{1 + N},
\]

in which \( N \) is the turn ratio of the coupled inductor and is defined as \((n_1:n_3 = 1:N)\). Using the volt-second balance theorem, Equation (6) is able to be found.

\[
\int_0^{d_{Bo}T_S} V_{in} \, dt + \int_{d_{Bo}T_S}^{T_S} \left( \frac{V_{in} - v_s(t)}{1 + N} \right) \, dt = 0,
\]

where \( d_{Bo} \) is the duty ratio of the switch \( S_{Bo1} \). By rearranging Equation (6), the voltage gain in CCM is shown in Equation (7):

\[
\frac{v_s(t)}{V_{in}} = \frac{|V_P \sin \omega t|}{V_{in}} = \frac{1 + N d_{Bo}}{1 - d_{Bo}}.
\]

The duty ratio \( d_{Bo} \) is able to be presented as in Equation (8):

\[
d_{Bo1}(t) = d_{Bo}(t) = \frac{|V_P \sin \omega t| - V_{in}}{|V_P \sin \omega t| + N \cdot V_{in}}.
\]

![Figure 7](image)

**Figure 7.** During the positive half-cycle, the corresponding circuits of step-up mode: (a) \( S_{Bu1} \) ON, \( S_{Bu2} \) OFF, \( S_{Bo1} \) ON, \( S_{Bo2} \) OFF, \( S_1 \) ON, and \( S_2 \) OFF; (b) \( S_{Bu1} \) ON, \( S_{Bu2} \) OFF, \( S_{Bo1} \) OFF, \( S_{Bo2} \) OFF, \( S_1 \) ON, and \( S_2 \) OFF.

When the current of the inductor \( L_1 \) (\( L_2 \)) drops to zero during \( S_{Bo1} \) switched off, the inverter works in discontinuous conduction mode (DCM), and the capacitor \( C_f \) provides the energy required by the load. Equation (9) defines the inductance constant \( \tau_L \):

\[
\tau_L = \frac{L_P f_S}{R_L},
\]

where the inductor \( L_1 \) (\( L_2 \)) is assumed to be the same inductance \( L_P, f_S \) is the frequency of MOSFET switching, and \( R_L \) is the resistance of equivalent output load. The voltage gain of DCM is presented as in Equation (10):

\[
\frac{v_s(t)}{V_{in}} = \frac{1}{2} + \sqrt{\frac{1}{4} + \frac{d_{Bo}^2}{2\tau_L}}.
\]
If the gain shown in Equation (7) is equal to Equation (10), the inverter will operate in the boundary conduction mode (BCM). Derived from this condition, the inductance constant \( \tau_{LB} \) of BCM is able to be found and expressed as in Equation (11):

\[
\tau_{LB} = \frac{d_{Bo}(1 - d_{Bo})^2}{2(1 + N)(1 + Nd_{Bo})}.
\]

If the inductance constant \( \tau_L \) is smaller than its boundary value \( \tau_{LB} \), the inverter will work in DCM.

When the mains voltage \( v_s(t) \) becomes negative \( (\pi \leq \omega t \leq 2\pi) \) and working in the step-up mode, the roles of the switches \( S_{Bu1} \) and \( S_{Bo2} \) are exchanged. The switch \( S_{Bu1} \) stays off, and the switch \( S_{Bu2} \) stays on. When the switch \( S_{Bu2} \) is switched on, the diode \( D_4 \) is switched off, and the switch \( S_2 \) remains in the on state to provide a path for energy transmission. At this time, the input voltage \( V_{in} \) stores energy on the inductor \( L_2 \), and the capacitor \( C_f \) provides the energy required by the output. Figure 8a shows the corresponding circuit. When the switch \( S_{Bu2} \) is switched off, the diode \( D_4 \) is switched on. At this moment, the input voltage \( V_{in} \) transfers energy to the capacitor \( C_f \) and the output simultaneously through the path of the coupled inductors \( L_2, L_4 \) and the switch \( S_2 \). Figure 8b shows the corresponding circuit. The working principle of this state is similar to that of the positive half-cycle, and the voltage gain and boundary conditions are the same as those shown in Equations (7), (10), and (11). Since the continuous conduction of the switch \( S_2 \) can provide a path for connecting the mains and the negative end of the input source, the leakage current of the PV array can be suppressed.

| State          | \( S_{Bu1} \) | \( S_{Bu2} \) | \( S_{Bo1} \) | \( S_{Bo2} \) | Gain dBu |
|----------------|----------------|----------------|----------------|----------------|-----------|
| OFF, and       | OFF            | ON             | OFF            | OFF            | \( (1 + Nd_{Bo})/(1 − d_{Bo}) \) |
| \( S_1 \) ON   | \( S_2 \) OFF  | \( S_{Bo1} \) OFF | \( S_{Bo2} \) OFF | \( S_{Bo1} \) OFF | \( (1 + Nd_{Bo})/(1 − d_{Bo}) \) |
| \( S_2 \) OFF  | \( S_1 \) ON   | \( S_{Bo1} \) OFF | \( S_{Bo2} \) OFF | \( S_{Bo1} \) OFF | \( (1 + Nd_{Bo})/(1 − d_{Bo}) \) |
| \( S_{Bo1} \) OFF | \( S_{Bo2} \) OFF | \( S_{Bo1} \) OFF | \( S_{Bo2} \) OFF | \( S_{Bo1} \) OFF | \( (1 + Nd_{Bo})/(1 − d_{Bo}) \) |

As reported by the analyses mentioned above, Table 1 lists the voltage gain and the condition of each switching component within one AC cycle. As shown in this table, there are only one switch and one diode switching with high frequency (marked in green) in each state, resulting in lower switching losses. In addition, in each state, there is only one switch and one diode (or two switches) conducting continuously (marked in orange), which can reduce the conduction losses.

---

**Figure 8.** During the negative half-cycle, the corresponding circuits of step-up mode: (a) \( S_{Bu1} \) OFF, \( S_{Bu2} \) ON, \( S_{Bo1} \) OFF, \( S_{Bo2} \) ON, \( S_1 \) OFF, and \( S_2 \) ON; (b) \( S_{Bu1} \) OFF, \( S_{Bu2} \) ON, \( S_{Bo1} \) OFF, \( S_{Bo2} \) OFF, \( S_1 \) OFF, and \( S_2 \) ON.
Table 1. The voltage gain and the condition of each switching component within one AC cycle.

| Component | Positive Half-Cycle | Negative Half-Cycle |
|-----------|---------------------|---------------------|
| $S_{Bu1}$ | switching with $d_{Bu}$ | remaining on |
| $D_1$     | remaining on        | remaining off       |
| $S_{Bu2}$ | remaining off       | switching with $d_{Bu}$ |
| $D_1$     | remaining off       | remaining on       |
| $S_{Bo1}$ | remaining off       | switching           |
| $D_1$     | remaining on        | remaining off       |
| $S_{Bo2}$ | remaining off       | remaining off       |
| $D_1$     | remaining off       | switching with $d_{Bo}$ |
| $S_T$     | remaining off       | remaining off       |
| Gain      | $d_{Bu}$            | $(1 + Nd_{Bo})/(1 - d_{Bo})$ |

4. Loss Analysis

Loss analysis is performed to compare the efficiency of the investigated transformerless buck-boost inverter with the traditional grid-tied system. Since the working states are symmetrical, and the mains is a periodic sine wave, only the quarter of period needs to analyze and calculate. Assuming that the inverter always operates in CCM can simplify the analysis, and the mains voltage $v_m(t)$ is able to be presented as in Equation (12):

$$v_m(t) = V_p \sin \omega t.$$  

(12)

If $R_L$ is the equivalent resistance of the output load, the output load current $i_L(t)$ will be presented as in Equation (13):

$$i_L(t) = \frac{v_m(t)}{R_L} = \frac{V_p \sin \omega t}{R_L}.$$  

(13)

Regarding the timing diagram shown in Figure 4, the inverter works in the step-down mode in the interval of time $t = 0 \rightarrow t_m$. Within one high-frequency switching period, the average current of each inductor is able to be presented as in Equations (14)–(16):

$$i_{L1,Bo}(t) = i_{L2,Bo}(t) = i_L(t) = \frac{V_p \sin \omega t}{R_L},$$  

(14)

$$i_{L3,Bo}(t) = i_{L4,Bo}(t) = i_L(t) = \frac{V_p \sin \omega t}{R_L},$$  

(15)

$$i_{L3,Bo}(t) = i_{L4,Bo}(t) = i_L(t) = \frac{V_p \sin \omega t}{R_L}.$$  

(16)

The inverter works in the step-up mode in the interval of time $t = t_m \rightarrow T_{ac}/4$. Within one high-frequency switching period, the average current of each inductor is able to be presented as in Equations (17)–(19):

$$i_{L1,Bo}(t) = i_{L2,Bo}(t) = \frac{1 + N \cdot d_{Bo}(t)}{1 - d_{Bo}(t)} \times i_L(t) = \frac{(V_p \sin \omega t)^2}{V_m R_L},$$  

(17)

$$i_{L3,Bo}(t) = i_{L4,Bo}(t) = i_L(t) = \frac{V_p \sin \omega t}{R_L},$$  

(18)

$$i_{L3,Bo}(t) = i_{L4,Bo}(t) = i_L(t) = \frac{V_p \sin \omega t}{R_L}.$$  

(19)

When the peak voltage of $v_m(t)$ is higher than the input voltage, the conduction loss of each inductor is able to be obtained as in Equations (20)–(22):

$$P_{con,L1} = P_{con,L2} = \frac{2}{T_{ac}} \left[ \sum_{n=1}^{N/2} \left( i_{L1,Bo}(t) \cdot \frac{n}{N_s} \cdot T_{ac} \right)^2 \cdot R_{ESR,L1} \cdot T_S + \sum_{n=N/2}^{N/4} \left( i_{L1,Bo}(t) \cdot \frac{n}{N_s} \cdot T_{ac} \right)^2 \cdot R_{ESR,L1} \cdot T_S \right].$$  

(20)
The switching losses are mainly composed of switching on loss, switching off loss, and the on state, and in which Equation (27):

\[ P_{\text{con, L total}} = P_{\text{con, L1}} \times 2 + P_{\text{con, L3}} \times 2 + P_{\text{con, Ls}}. \] (23)

The conduction loss of each MOSFET is able to be calculated as in Equations (24)–(26):

\[ P_{\text{con, Bu1}} = P_{\text{con, Bu2}} = \frac{2}{\text{T}_{\text{ac}}} \left[ \sum_{n=1}^{N_{\text{in}}} \left[ \frac{N_{\text{in}}}{N_{\text{ac}}} \right] \left[ i_{\text{L1, Bu}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot R_{\text{DS,on}} \cdot \left[ dB_{\text{ac}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right]^{2} \cdot T_{S} \right], \] (24)

\[ P_{\text{con, Bo1}} = P_{\text{con, Bo2}} = \frac{2}{\text{T}_{\text{ac}}} \left[ \sum_{n=1}^{N_{\text{in}}} \left[ \frac{N_{\text{in}}}{N_{\text{ac}}} \right] \left[ i_{\text{L1, Bo}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot R_{\text{DS,on}} \cdot \left[ dB_{\text{ac}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right]^{2} \cdot T_{S} \right], \] (25)

\[ P_{\text{con, S1}} = P_{\text{con, S2}} = \frac{2}{\text{T}_{\text{ac}}} \left[ \sum_{n=1}^{N_{\text{in}}} \left[ \frac{N_{\text{in}}}{N_{\text{ac}}} \right] \left[ i_{\text{L1, Bo}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot R_{\text{DS,on}} \cdot T_{S} \right], \] (26)

where \( R_{\text{DS,on}} \) is the conduction resistance of each MOSFET. The total switch conduction loss of the inverter is able to be calculated from Equations (24)–(26) and is presented as in Equation (27):

\[ P_{\text{con, S total}} = P_{\text{con, Bu1}} \times 2 + P_{\text{con, Bo1}} \times 2 + P_{\text{con, S1}} \times 2. \] (27)

The conduction losses of the power diodes \( D_1, D_2, D_3, \) and \( D_4 \) are able to be calculated as in Equations (28) and (29):

\[ P_{\text{con, D1}} = P_{\text{con, D2}} = \frac{2}{\text{T}_{\text{ac}}} \left[ \sum_{n=1}^{N_{\text{in}}} \left[ i_{\text{L1, Bu}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot V_{F} \cdot \left[ 1 - dB_{\text{ac}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot T_{S} \right], \] (28)

\[ P_{\text{con, D3}} = P_{\text{con, D4}} = \frac{2}{\text{T}_{\text{ac}}} \left[ \sum_{n=1}^{N_{\text{in}}} \left[ i_{\text{L1, Bo}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot V_{F} \cdot T_{S} + \sum_{n=1}^{N_{\text{in}}} \left[ i_{\text{L1, Bo}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot V_{F} \cdot \left[ 1 - dB_{\text{ac}} \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot T_{S} \right], \] (29)

where \( V_{F} \) is the diode voltage during forward biased. The total diode conduction loss of the inverter is able to be calculated from Equations (28) and (29) and is presented in Equation (30):

\[ P_{\text{con, D total}} = P_{\text{con, D1}} \times 2 + P_{\text{con, D3}} \times 2. \] (30)

In addition to conduction losses, switching losses also affect the conversion efficiency. The switching losses are mainly composed of switching on loss, switching off loss, and output capacitance loss [24]. The switching losses of the MOSFETs \( S_{\text{Bo1}} \) and \( S_{\text{Bo2}} \) are able to be expressed as in Equation (31):

\[ P_{\text{on, Bo1}} = P_{\text{on, Bo2}} = \frac{2}{\text{T}_{\text{ac}}} \left[ \sum_{n=1}^{N_{\text{in}}} \left[ \left( \frac{N_{\text{in}}}{N_{\text{ac}}} \right) \frac{V_{\text{th}}}{2} \right] \left[ \frac{v_{G} + v_{D}}{2} \cdot \left( \frac{n}{N_{\text{ac}}} \cdot T_{\text{ac}} \right) \right] \cdot \left[ \frac{Q_{\text{GD, R_{\text{on}}}}}{V_{\text{mp,on}}} + V_{\text{th}} \right] + \frac{Q_{\text{GD, R_{\text{on}}}}}{V_{\text{mp,on}}} \right], \] (31)

in which \( R_{\text{Gon}} \) is the resistance of gate-loop during the on state, \( Q_{\text{GD}} \) is the charge between gate and source, \( Q_{\text{GD, R_{on}}} \) is the charge between gate and drain, \( V_{\text{mp,on}} \) is the Miller voltage of the on state, and \( V_{\text{th}} \) is the threshold voltage of gate. Additionally, the switching off losses of the MOSFETs \( S_{\text{Bo1}} \) and \( S_{\text{Bo2}} \) are able to be calculated as in Equation (32):
\[ P_{\text{off}, Bo1} = P_{\text{off}, Bu2} = \frac{2}{T_{\text{ac}}} \sum_{n=1}^{N_{\text{on}}/4} N_{\text{on}} \left[ \left( \frac{V_{\text{in}}}{N_{\text{on}}} \right) \frac{1}{2} \left( V_{\text{in}} + \frac{V_{\text{in}}}{2} \cdot T_{\text{ac}} \right) \right] \left[ \text{Coss, Bo1} \left( \frac{N_{\text{off}}}{N_{\text{on}}} \cdot T_{\text{ac}} \right) \right] \left[ \text{GS} \cdot R_{\text{on, Bo1}} + \frac{Q_{\text{GD}} \cdot R_{\text{on, Bo1}}}{V_{\text{mp, Bo1}} + V_{\text{th}}/2} \right], \]  
\[ P_{\text{on}, Bu1} = P_{\text{on}, Bu2} = \frac{2}{T_{\text{ac}}} \sum_{n=1}^{N_{\text{on}}/4} N_{\text{on}} \left[ \left( \frac{V_{\text{in}}}{N_{\text{on}}} \right) \frac{1}{2} \left( V_{\text{in}} + \frac{V_{\text{in}}}{2} \cdot T_{\text{ac}} \right) \right] \left[ \text{Coss, Bu1} \left( \frac{N_{\text{off}}}{N_{\text{on}}} \cdot T_{\text{ac}} \right) \right] \left[ \text{GS} \cdot R_{\text{on, Bu1}} + \frac{Q_{\text{GD}} \cdot R_{\text{on, Bu1}}}{V_{\text{mp, Bu1}} + V_{\text{th}}/2} \right], \]  
\[ P_{\text{off}, Bu1} = P_{\text{off}, Bu2} = \frac{2}{T_{\text{ac}}} \sum_{n=1}^{N_{\text{off}}/4} N_{\text{off}} \left[ \left( \frac{V_{\text{in}}}{N_{\text{off}}} \right) \frac{1}{2} \left( V_{\text{in}} + \frac{V_{\text{in}}}{2} \cdot T_{\text{ac}} \right) \right] \left[ \text{Coss, Bu1} \left( \frac{N_{\text{off}}}{N_{\text{on}}} \cdot T_{\text{ac}} \right) \right] \left[ \text{GS} \cdot R_{\text{off, Bu1}} + \frac{Q_{\text{GD}} \cdot R_{\text{off, Bu1}}}{V_{\text{mp, off, Bu1}} + V_{\text{th}}/2} \right]. \]

in which \( R_{\text{off}} \) is the resistance of the gate-loop during off state, and \( V_{\text{mp, off}} \) is the Miller voltage of off state. Furthermore, using similar calculations, the losses of the switch \( S_{Bu1} \) and \( S_{Bu2} \) during switching on and switching off are able to be calculated respectively as in Equations (33) and (34):

\[ P_{\text{on}, Bu1} = P_{\text{on}, Bu2} = \frac{2}{T_{\text{ac}}} \sum_{n=1}^{N_{\text{on}}/4} N_{\text{on}} \left[ \left( \frac{V_{\text{in}}}{N_{\text{on}}} \right) \frac{1}{2} \left( V_{\text{in}} + \frac{V_{\text{in}}}{2} \cdot T_{\text{ac}} \right) \right] \left[ \text{Coss, Bu1} \left( \frac{N_{\text{off}}}{N_{\text{on}}} \cdot T_{\text{ac}} \right) \right] \left[ \text{GS} \cdot R_{\text{on, Bu1}} + \frac{Q_{\text{GD}} \cdot R_{\text{on, Bu1}}}{V_{\text{mp, Bu1}} + V_{\text{th}}/2} \right]. \]

\[ P_{\text{off}, Bu1} = P_{\text{off}, Bu2} = \frac{2}{T_{\text{ac}}} \sum_{n=1}^{N_{\text{off}}/4} N_{\text{off}} \left[ \left( \frac{V_{\text{in}}}{N_{\text{off}}} \right) \frac{1}{2} \left( V_{\text{in}} + \frac{V_{\text{in}}}{2} \cdot T_{\text{ac}} \right) \right] \left[ \text{Coss, Bu1} \left( \frac{N_{\text{off}}}{N_{\text{on}}} \cdot T_{\text{ac}} \right) \right] \left[ \text{GS} \cdot R_{\text{off, Bu1}} + \frac{Q_{\text{GD}} \cdot R_{\text{off, Bu1}}}{V_{\text{mp, off, Bu1}} + V_{\text{th}}/2} \right]. \]

The total switch switching loss is able to be calculated from Equations (31)–(34) and presented as in Equation (35):

\[ P_{\text{sw}, \text{S, total}} = \left( P_{\text{on, Bu1}} + P_{\text{off, Bu1}} + P_{\text{Coss, Bu1}} \right) \times 2 + \left( P_{\text{on, Bu1}} + P_{\text{off, Bu1}} + P_{\text{Coss, Bu1}} \right) \times 2, \]

in which \( P_{\text{Coss, Bu1}} \) and \( P_{\text{Coss, Bu1}} \) are the losses of output capacitance of MOSFETs \( S_{Bu1} \) and \( S_{Bu1} \), respectively. In accordance with the voltage between drain and source, the characteristic curve illustrated in the datasheet of MOSFET is able to be used for the estimation of both \( P_{\text{Coss, Bu1}} \) and \( P_{\text{Coss, Bu1}} \).

Based on above loss analyses, an example with 220 V rms output voltage and 500 W output power (\( V_M = 312 \), \( R = 96.8 \Omega \)) is taken to draw the curves of power losses. The curves of inductor conduction loss, switch conduction loss, switch switching loss, and diode conduction loss are illustrated in Figure 9, in which input voltage is between 100 and 200 V. For evaluation, Figure 9 also shows the curves of a grid-tied system with two-stage energy processing (cascading a boost converter and an H-bridge SPWM inverter).

![Graphs showing power losses](a) (b)

**Figure 9. Cont.**
It is able to be understood from Figure 9a; since the investigated inverter does not need to boost the voltage to 400 V, it has lower total conduction loss of inductors. Figure 9b shows the curves of the total conduction loss of the switches based on Equations (24)–(27). When the input voltage is low, the high input current needs to go through the switch $S_{Bu1}$ or $S_{Bu2}$ in the step-up mode, resulting in slightly higher conduction loss of the switches. It is able to be seen from the switching loss curves shown in Figure 9c that since the proposed converter only requires a single stage of energy processing and only one switch performs high-frequency switching in each state, the switching losses are greatly improved. Figure 9d shows the curves of the total conduction loss of the diodes based on Equations (28)–(30). Since the diodes $D_1$ and $D_2$ only conduct in the step-down mode, the total diode conduction loss is lower at low input voltage. When the input voltage increases, the operation time of the step-down mode increases, and the total diode conduction loss increases accordingly. The traditional two-stage system only uses one diode in the boost converter, and the output voltage is a high voltage of 400 V, so it has lower diode conduction loss. Overall, under the condition of 100 V input, the total loss of the investigated inverter is 19.08 W, and the total loss of the traditional two-stage grid-tied system is 24.67 W. Therefore, it is able to be known that the total power loss of the investigated inverter can be reduced to improve conversion efficiency.

5. Experimental Results

To prove the correctness of the previous analysis, a prototype is built and measured according to the schematic illustrated in Figure 3 and the specifications shown in Table 2.

Table 2. Electrical specifications of the laboratory prototype.

| Specifications |       |
|----------------|-------|
| Input voltage, $V_{in}$ | 100–200 V |
| Voltage of mains, $v_s$ | 220 V_{rms} |
| Frequency of mains, $f_{ac}$ | 60 Hz |
| Frequency of switching, $f_s$ | 20 kHz |
| Rated power, $P_o$       | 500 W    |

For avoiding the duty ratio being too large, its maximum value is set to 0.45. Since the maximum duty ratio occurs at the peak output voltage of 312 V and the minimum input voltage of 100 V, the turn ratio $N$ can be calculated from Equation (7) as around 1.6. In the design example, the turn ratio $N$ of 1.5 is chosen.
By combining Equations (9) and (11), the BCM inductance \(L_B\) is able to be obtained as in Equation (36):
\[
L_B = \frac{R \times d_{Bu1}(1 - d_{Bo1})^2}{2(1 + N)(1 + N d_{Bo1}) \times f_s}
\]  

(36)

By selecting the inductor current to be BCM at the peak of sinusoidal voltage and 50% rated power, the BCM inductance \(L_B\) is able to be obtained from Equation (36) as 155 \(\mu\)H. In the implementation example, 200 \(\mu\)H is chosen for the inductance of \(L_1\) and \(L_2\). Table 3 shows the selected component parameters according to the analysis and design addressed before.

The investigated transformer-less buck-boost grid-tied inverter is controlled by SPWM. Figure 10 illustrates the experimental waveforms of the output voltage \(v_o\) and the driving signals of the switches \(S_{Bu1}\), \(S_{Bo1}\), and \(S_1\). When the inverter operates in the step-down mode, the switch \(S_{Bu1}\) is switched at high frequency, and the switches \(S_{Bo1}\) remain off. Conversely, when the inverter operates in the step-up mode, the switch \(S_{Bo1}\) performs high-frequency switching. The switch \(S_1\) continuously conducts during the positive half-cycle to provide an energy transmission path. During the negative half-cycle, the switch \(S_2\) replace the switch \(S_1\) to conduct continuously, and the switch \(S_1\) remains off.

### Table 3. Component parameters of the laboratory prototype.

| Component Parameters | Value          |
|----------------------|----------------|
| Input capacitor, \(C_{dc}\) | 3300 \(\mu\)F |
| MOSFETs              | 47N60C3        |
| Power diodes         | C3D10060A      |
| Turn ratio, \(N\)    | 1.5            |
| Inductors, \(L_1, L_2\) | 200 \(\mu\)H  |
| Inductors, \(L_3, L_4\) | 450 \(\mu\)H  |
| Capacitor of filter, \(C_f\) | 5 \(\mu\)F     |
| Inductor of output, \(L_o\) | 1 mH         |
| Capacitor of output, \(C_s\) | 5 \(\mu\)F     |

![Figure 10. The experimental waveforms of the output voltage \(v_o\) and the gate-driving signals under the condition of 100 V input voltage and 500 W load. \((v_o: 200 V/\text{div}; V_{gs}: 20 V/\text{div}; \text{time: } 5 \text{ ms/\text{div}})\).](image)

Under the condition of 100 V input voltage and 500 W load, Figure 11 illustrates the experimental waveforms of the input voltage \(V_{in}\), the output voltage \(v_o\), and the output current \(i_o\). It can be seen that \(v_o\) and \(i_o\) are low-distortion and close to an ideal sinusoidal wave. These results verify that the proposed buck-boost grid-tied inverter can achieve the function of DC to AC conversion. Figure 12 illustrates the experimental waveforms of the output voltage \(v_o\), and the inductor currents \(i_{L1}, i_{L3}\). As shown in Figure 12a, the step-down mode is performed when the instantaneous voltage of \(v_o\) is below 100 V; on the contrary, the step-up mode is performed. The inductor currents \(i_{L1}, i_{L3}\) are in CCM to reduce current peaks and ripple. Figure 12b shows zoom-in waveforms on the peak of output voltage. It can be seen that the inductor \(L_1\) is charging alone and discharging in series with the
inductor \( L_3 \), which can effectively increase voltage gain. Figure 13 shows the simulation waveforms of the output voltage \( v_o \) and the leakage current under the condition of 100 V input voltage and 500 W load. These waveforms prove that the proposed inverter can effectively suppress the leakage current of the PV panel.

**Figure 11.** The experimental waveforms of the input voltage \( V_{in} \), the output voltage \( v_o \), and the output current \( i_o \) under the condition of 100 V input voltage and 500 W load (\( V_{in}, v_o: 100 \text{ V/div}; i_o: 5 \text{ A/div}; \text{time: 5 ms/div} \)).

**Figure 12.** Under the condition of 100 V input voltage and 500 W load, the experimental waveforms of the output voltage \( v_o \) and the inductor currents \( i_{L1}, i_{L3} \): (a) complete AC period (\( v_o: 200 \text{ V/div}; i_{L1}, i_{L3}: 10 \text{ A/div}; \text{time: 5 ms/div} \)); (b) zoom-in on the peak of the output voltage (\( v_o: 200 \text{ V/div}; i_{L1}, i_{L3}: 10 \text{ A/div}; \text{time: 20 \mu s/div} \)).

**Figure 13.** The simulation waveforms of the output voltage \( v_o \) and the leakage current \( i_{Leakage} \) under the condition of 100 V input voltage and 500 W load (\( v_o: 100 \text{ V/div}; i_{Leakage}: 100 \text{ mA/div}; \text{time: 5 ms/div} \)).

Moreover, the laboratory prototype is further measured with 200 V input voltage to verify its suitability for a wide range of input voltage applications. Figure 14 illustrates the experimental waveforms of the output voltage \( v_o \) and the driving signals of the switches...
$S_{Bu1}, S_{Bo1},$ and $S_1$. The modulation method is similar to that at 100 V input, but the operation time of the step-down mode becomes longer, and the operation time of the step-up mode becomes shorter.

![Figure 14.](image1)

Figure 14. The experimental waveforms of the output voltage $v_o$ and the gate-driving signals under the condition of 200 V input voltage and 500 W load ($v_o$: 200 V/div; $V_{GS}$: 20 V/div; time: 5 ms/div).

Figure 15 illustrates the experimental waveforms of the input voltage $V_{in}$, the output voltage $v_o$, and the output current $i_o$ under the condition of 200 V input voltage and 500 W load. As can be seen, $v_o$ and $i_o$ are also low-distortion and close to the ideal sinusoidal wave, which indeed verifies the feasibility for the applications with wide-range input voltage. Figure 16 illustrates the experimental waveforms of the output voltage $v_o$, and the inductor currents $i_{L1}$, $i_{L3}$ under the same conditions. At Figure 16a, due to the higher input voltage, the peak of inductor currents is lower than those at 100 V input voltage. Figure 16b illustrates zoom-in waveforms of the inductor currents $i_{L1}$, $i_{L3}$ on the peak of output voltage. It can be seen that the inductor $L_3$ is still charging alone and discharging in series with the inductor $L_3$. Figure 17 illustrates the simulation waveforms of the output voltage $v_o$ and leakage current under the condition of 200 V input voltage and 500 W load. It can be seen that the leakage current can still be effectively suppressed under 200 V input voltage.

![Figure 15.](image2)

Figure 15. The experimental waveforms of the input voltage $V_{in}$, the output voltage $v_o$, and the output current $i_o$ under the condition of 200 V input voltage and 500 W load ($V_{in}$, $v_o$: 100 V/div; $i_o$: 5 A/div; time: 5 ms/div).

The measured odd-order harmonics and total harmonic distortion (THD) of the inverter output under 100 V and 200 V input voltages are collected in Table 4. The data meet the requirements of international electrical standards; it is able to verify the feasibility of the investigated inverter. Figure 18 illustrates the experimental efficiency curves of the laboratory prototype, in which the efficiency is up to 95% at 100 V input and 96.7% at 200 V input, respectively. These results further confirm that high conversion efficiency can be achieved by the investigated inverter with a single stage of energy processing. Figure 19 shows the picture with the experimental test bench. The development board of
dsPIC33FJ16GS504 generates SPWM driving signals, and the wire-wound resistor is used as testing loads.

![Experiment Waveforms](image1.png)

**Figure 16.** Under the condition of 200 V input voltage and 500 W load, the experimental waveforms of the output voltage $v_o$ and the inductor currents $i_{L1}, i_{L3}$: (a) complete AC period ($v_o$: 200 V/div; $i_{L1}, i_{L3}$: 10 A/div; time: 5 ms/div); (b) zoom-in near the peak of the output voltage ($v_o$: 200 V/div; $i_{L1}, i_{L3}$: 10 A/div; time: 20 μs/div).

![Simulation Waveforms](image2.png)

**Figure 17.** The simulation waveforms of the output voltage $v_o$ and the leakage current $i_{Leakage}$ under the condition of 200 V input voltage and 500 W load ($v_o$: 100 V/div; $i_{Leakage}$: 100 mA/div; time: 5 ms/div)

**Table 4.** Measured harmonics and THD of the inverter output.

| Harmonics           | 100 V | 200 V |
|---------------------|-------|-------|
| THD                 | 1.34% | 1.10% |
| Harmonic of 3rd     | 1.18% | 0.79% |
| Harmonic of 5th     | 0.43% | 0.53% |
| Harmonic of 7th     | 0.13% | 0.22% |
| Harmonic of 9th     | 0.12% | 0.18% |
| Harmonic of 11th    | 0.09% | 0.15% |

![Efficiency Curve](image3.png)

**Figure 18.** Measured efficiency curves of the laboratory prototype.
6. Discussions

According to the experimental waveforms above, the feasibility of the proposed inverter has indeed been verified. In order to further summarize its main contributions and discuss the performance in terms of loss, efficiency, cost, and harmonic distortions, the following discussions are carried out.

The traditional PV grid-tied system is composed of a boost converter and a H-bridge inverter. Due to the two-stage energy processing, the system efficiency is reduced. The proposed inverter only needs single energy processing, and only one power switch performs high frequency switching, improving the conversion efficiency effectively. By adding coupled inductors, the voltage gain of the inverter can be increased, which is suitable for low input voltage applications. The inverter has both step-up and step-down functions so that it is suitable for PV systems with wide-range input-voltage fluctuation.

Based on the results of the previous loss analysis, the expected full load efficiency should be 96.3%. The measured full load efficiency of 100V input shown in Figure 18 is about 94.7%, which is slightly lower than the expected result. This is because only the power losses of the main power components at room temperature is considered in the loss analysis. Long-time operation increases the junction temperature and on-resistance of power semiconductor components, resulting in increase of power loss. In addition, the conduction loss of the copper wire in the circuit layout should be of considerable proportion, but it is not included in the loss analysis.

Table 5 shows comparisons between the proposed buck-boost inverter and the traditional two-stage grid-tied system. Since the proposed inverter requires only a single stage of energy processing, its measured full-load efficiency can be as high as 94.7%. In the two-stage system, even if the efficiencies of the boost converter and the inverter are both up to 97%, the overall efficiency is only about 94.1%, which is lower than the proposed inverter. The proposed inverter has the beneficial feature of reduced voltage stress of power switches, which is favorable for reducing the cost of power components. Although the proposed inverter requires a higher number of components, the overall cost is only slightly higher than the two-stage system. Since the proposed inverter has both step-up and step-down capabilities, and it has high voltage gain, its operable input voltage range is relatively wide. In addition, since the proposed inverter and the traditional two-stage system both have an output low-pass filter, their total harmonic distortions can be lower than 2% to meet electrical specifications.
Table 5. Comparisons between the proposed inverter and the traditional two-stage system.

| Item                          | Proposed Inverter                      | Two-Stage System                          |
|-------------------------------|----------------------------------------|--------------------------------------------|
| Circuit Topology              | A Buck-Boost Grid-Tied Inverter        | A Boost Converter in series with an H-Bridge Inverter |
| Number of Energy Processing   | Single                                 | Twice                                      |
| Full Load Efficiency (100 V Input) | 94.7%                                 | <94.1%                                     |
| Number of Power Switches      | 6                                      | 5                                          |
| Number of Power Diodes        | 4                                      | 1                                          |
| Number of Magnetic Components | 3                                      | 2                                          |
| Voltage Stress of Power Components | Low                                   | High                                       |
| Cost                          | Slightly Higher                        | Moderate                                   |
| Volatge Gain                  | High                                   | Moderate                                   |
| Input Voltage Range           | Wide                                   | Narrow                                     |
| THD                           | <2%                                    | <2%                                        |

7. Conclusions

In this article, the development and the implementation of the transformer-less buck-boost grid-tied inverter with low leakage-current and high voltage-gain have been successfully achieved. Two dual-switch buck-boost converters with coupled inductors are connected in parallel to generate unipolar half-waves, and two low-frequency switches are adopted to switch the output polarity. By adding coupled inductors, the voltage gain can be effectively increased, so the proposed inverter is suitable for a wide range of input-voltage applications. Since only single energy processing is required, and only one MOSFET performs high-frequency switching in each mode, switching losses and efficiency can be effectively improved. In addition, the two unfolding switches can also provide a path for connecting the mains to the negative end of the input voltage, so that the leakage current of the PV array can be effectively suppressed. Finally, an experimental prototype was constructed, and corresponding measurements were made to verify the validity of the circuit structure of the investigated inverter.

Author Contributions: Conceptualization, C.-H.C.; methodology, C.-H.C.; software, Y.-F.C.; validation, Y.-F.C.; formal analysis, C.-H.C.; investigation, C.-H.C.; resources, C.-H.C.; data curation, Y.-F.C.; writing—original draft preparation, C.-H.C.; writing—review and editing, C.-H.C.; visualization, C.-H.C.; supervision, C.-H.C.; project administration, C.-H.C.; funding acquisition, C.-H.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research and the APC were both funded by the Ministry of Science and Technology (MOST) of Taiwan, which is subject to the reference number MOST 109-2221-E-214-014.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Data sharing not applicable.

Acknowledgments: The authors greatly appreciate for the funding support from the Ministry of Science and Technology (MOST) of Taiwan, which is subject to the reference number MOST 109-2221-E-214-014.

Conflicts of Interest: The authors declare no conflict of interest.

Abbreviations

BCM  boundary conduction mode
CCM  continuous conduction mode
CMV  common mode voltage
DCM  discontinuous conduction mode
ESR  equivalent series resistance
MOSFET  metal-oxide-semiconductor field-effect transistor
MOST  Ministry of Science and Technology
References

1. Patel, H.; Agarwal, V. A single-stage single-phase transformer-less doubly grounded grid-connected PV interface. *IEEE Trans. Energy Convers.* 2009, 24, 93–101. [CrossRef]

2. Cao, D.; Jiang, S.; Yu, X.; Peng, F.Z. Low-cost semi-Z-source inverter for single-phase photovoltaic systems. *IEEE Trans. Power Electron.* 2011, 26, 3514–3523. [CrossRef]

3. Yang, B.; Li, W.; Zhao, Y.; He, X. Design and analysis of a grid-connected photovoltaic power system. *IEEE Trans. Power Electron.* 2010, 25, 992–1000. [CrossRef]

4. Wang, C.M. A novel single-stage full-bridge buck-boost inverter. *IEEE Trans. Power Electron.* 2004, 19, 150–159. [CrossRef]

5. Tang, Y.; Bai, Y.; Kan, J.; Xu, F. Improved dual boost inverter with half cycle modulation. *IEEE Trans. Power Electron.* 2017, 32, 7543–7552. [CrossRef]

6. Khan, A.A.; Cha, H. Dual-buck-structured high-reliability and high efficiency single-stage buck–boost inverters. *IEEE Trans. Ind. Electron.* 2018, 65, 3176–3187. [CrossRef]

7. Tamyurek, B.; Kirimer, B. An interleaved high-power flyback inverter for photovoltaic applications. *IEEE Trans. Power Electron.* 2015, 30, 3228–3241. [CrossRef]

8. Meneses, D.; Garcia, O.; Alou, P.; Oliver, J.A.; Cobos, J.A. Grid-connected forward microinverter with primary-parallel secondary-series transformer. *IEEE Trans. Power Electron.* 2015, 30, 4819–4830. [CrossRef]

9. Chang, C.H.; Cheng, C.A.; Cheng, H.L.; Wu, Y.T. An active-clamp forward inverter featuring soft switching and electrical isolation. *Appl. Sci.* 2020, 10, 4220. [CrossRef]

10. Saha, S.; Sundarsingh, V.P. Novel grid-connected photovoltaic inverter. *Instig. Electron. Eng.* 1996, 143, 219–224. [CrossRef]

11. Zhao, Z.; Xu, M.; Chen, Q.; Lai, J.S.; Cho, Y. Derivation, analysis, and implementation of a boost–buck converter-based high-efficiency PV inverter. *IEEE Trans. Power Electron.* 2012, 27, 1304–1313. [CrossRef]

12. Chang, C.H.; Cheng, C.A.; Chang, E.C.; Cheng, H.L. Design and implementation of a two-switch buck-boost typed inverter with universal and high-efficiency features. In Proceedings of the 2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), Seoul, Korea, 1–5 June 2015; pp. 2737–2743.

13. Chang, C.H.; Cheng, C.A.; Cheng, H.L. An interleaved buck-cascaded buck-boost inverter for PV grid-connection applications. In Proceedings of the 2018 International Power Electronics Conference (IPEC-Niigata 2018-ECCE Asia), Niigata, Japan, 20–24 May 2018.

14. Ardashir, J.F.; Sabahi, M.; Hosseini, S.H.; Blaabjerg, F.; Babaei, E.; Gharehpetian, G.B. A single-phase transformerless inverter with charge pump circuit concept for grid-tied PV applications. *IEEE Trans. Ind. Electron.* 2017, 64, 5403–5415. [CrossRef]

15. Li, W.; Gu, Y.; Luo, H.; Cui, W.; He, X.; Xia, C. Topology review and derivation methodology of single phase transformerless photovoltaic inverters for leakage current suppression. *IEEE Trans. Ind. Electron.* 2015, 62, 4537–4551. [CrossRef]

16. Zhang, L.; Sun, K.; Xing, Y.; Xing, M. H6 transformerless full-bridge PV grid-tied inverters. *IEEE Trans. Power Electron.* 2014, 29, 1229–1238. [CrossRef]

17. Azary, M.T.; Sabahi, M.; Babaei, E.A.; Meinagh, F.A. Modified single-phase single-stage grid-tied flying inductor inverter with MPPT and suppressed leakage current. *IEEE Trans. Ind. Electron.* 2018, 65, 221–231. [CrossRef]

18. Debnath, D.; Chatterjee, K. Neutral point clamped transformerless grid connected inverter having voltage buck–boost capability for solar photovoltaic systems. *IET Power Electron.* 2016, 9, 385–392. [CrossRef]

19. Saridakis, S.; Koutoulis, E.; Blaabjerg, F. Optimization of SiC-based H5 and conergy-NPC transformerless PV inverters. *IEEE Emerg. Sel. Top. Power Electron.* 2015, 3, 555–567. [CrossRef]

20. Barater, D.; Lorenzani, E.; Concari, C.; Franceschini, G.; Buticchi, G. Recent advances in single-phase transformerless photovoltaic inverters. *IET Renew. Power Gener.* 2016, 10, 260–273. [CrossRef]

21. Huafeng, X.; Shaojun, X.; Yang, C.; Ruhai, H. An optimized transformerless photovoltaic grid-connected inverter. *IEEE Trans. Ind. Electron.* 2011, 58, 1887–1895.

22. Gonzalez, R.; Lopez, J.; Sanchis, P.; Marroyo, L. Transformerless inverter for single-phase photovoltaic systems. *IEEE Trans. Power Electron.* 2007, 22, 693–697. [CrossRef]

23. Kerekes, T.; Teodorescu, R.; Rodriguez, P.; Vazquez, G.; Aldabas, E. A new high-efficiency single-phase transformerless PV inverter topology. *IEEE Trans. Ind. Electron.* 2011, 58, 184–191. [CrossRef]

24. Chang, C.H.; Ho, K.H. A transformer-less high-gain inverter with step-up/down and single energy-processing features. *IEEE Emerg. Sel. Top. Power Electron.* 2020, accepted. [CrossRef]