Z-source inverter topologies with switched Z-impedance networks: A review

Nafis Subhani1 | Ramani Kannan1 | Apel Mahmud2 | Frede Blaabjerg3

1 Department of Electrical & Electronics Engineering, Universiti Teknologi PETRONAS (UTP), Seri Iskandar, Perak 32610, Malaysia
2 Electrical Power & Energy Systems Research Lab (EPESRL), Deakin University, Geelong, VIC 3216, Australia
3 Department of Energy Technology, Aalborg University, Aalborg, Denmark

Abstract

The Z-source inverter is one of the most interesting power electronic converters. Over the past decades, research and development have been in high demand to meet the challenges for improving the converter performance with reduced weight and cost while having high efficiency along with high gain or boost factor. Since the inception, tons of resolutions, customizations, and improvements have appeared to achieve these performance goals. To overcome the most common drawback, i.e. the low boost factor of classical Z-source inverters, the switched inductor/capacitor and switched boost Z-source inverter topologies have become predominant in the recent epoch. Furthermore, the higher component voltage stress, discontinuous input current, and high inrush start-up current issues have also been addressed and solved in various literature as part of this topical advancement. In this study, a comprehensive review of various switched impedance network-based Z-source inverter topologies has been accomplished for providing a quick report to researchers and engineers so that they can consider this as a one-stop solution for selecting inverters from this group. The overall study covers the methodology, features, and relevant important results of the latest switched Z-source inverter models in order to demonstrate the coordination between pitfalls and improvements.

1 | INTRODUCTION

In recent years, the Z-source inverter (ZSI) has become one of the most promising buck-boost converters in power electronic (PE) applications [1, 2]. Being an emerging topology, the ZSI provides an attractive feature for one-stage power conversion with simultaneous buck-boost ability. The main ZSI converter configuration is constituted with one diode, two capacitors, two inductors, and six semiconductor switches. This classical Z-source converter is an X shape two-port circuit where the LC paired network, i.e. the impedance network is placed between the inverter bridge and input DC source as shown in Figure 1. The ZSI purposely utilizes the shoot-through (ST) states to boost the DC link voltage of the inverter which is impermissible in traditional voltage source inverters (VSIs). The design and parametric analysis have been presented in [3–5]. Moreover, this single-stage boosting phenomenon reduces the system cost and size as well as increases the reliability and efficiency of the PE converter [6]. As indicated in [6], it can be clearly seen that the ZSI performs better than the boost converter in series with a VSI (BC-VSI) in terms of the size, cost, efficiency, and reliability. However, the BC-VSI performs better in terms of the efficiency depending on the control strategy [7] and the consideration of the control strategy is out of the scope of this work. Various applications such as photovoltaic (PV) [8–11], wind [14], fuel cells [12, 13], and grid integration [15–18] of traditional ZSIs have been studied where the ZSI has proved its significance by acting as a reliable PE converter. Furthermore, the ZSI plays key role in the field of electric motor drives [19], DC circuit breakers [20], and hybrid electric vehicles [21] applications.

Despite the aforementioned merits, the classical voltage-fed ZSI suffers from the low boost factor, high start-up inrush current, discontinuous input current, high capacitor voltage and semiconductor switch voltage stress; and the absence of common ground between the inverter and source. Thus,
the converter is unable to perform up to the expected level. Hence, all these factors motivated the researchers to stretch out the scope to bring further improvements on the basic ZSI topology [22]. Since the inception of ZSIs, several topological improvements have appeared in [23–28] where the basic impedance network of the conventional ZSI is rearranged to overcome some specific problems. In all these developments, each shows its features and drawbacks in a parallel manner. Primarily, most of these have reduced the voltage stress of the component and improved the input current profile. However, the boost inversion capability of traditional ZSIs remains the same for all these configurations. Hence, as a research hotspot, the investigation was carried out to further improve the boost factor of ZSIs, and in 2010, a completely new structure of ZSI topology was proposed with a switched inductor (SL) technique by Zehu et al. [29, 30]. The topology was a three-phase two-level voltage-fed inverter like the traditional ZSI. The technique was taken up from the previously designed switched-capacitor (SC), SL, and hybrid SC/SL-based DC–DC converters [31, 32].

Therefore, the combination of the basic ZSI impedance network and the advanced SL cells are employed in [30] and the first basic SL-ZSI structure has been formed as shown in Figure 2(a) which provides an excellent voltage boost and inversion ability that ultimately improves the performance and promotes its industrial applications. In the later phase, the SL technique was applied in [33–35] to investigate the performance of quasi, embedded, and improved structures of the classical SL-ZSI, respectively (see Figures 6, 8, and 9). The main characteristics and the operation of ST and non-shoot-through (nST) states of the classical SL-ZSI are summarized as follows:

1. The two SL cells, namely \((L_1 - L_3 - D_1 - D_2 - D_3)\) and \((L_5 - L_6 - D_4 - D_5 - D_6)\), for the upper and lower cells, respectively, are reconfigured in the primary X-shaped ZSI structure.
2. The boost factor has been uplifted from \(1/(1 - D_b)\) to \((1 + D_b)/(1 - 3D_b)\).
3. Only six diodes \((D_1, D_2, D_3, D_4, D_5,\) and \(D_6)\) and two inductors \((L_3\) and \(L_4)\) are added in the network.
4. The output power quality improvement is ensured with a high modulation index and low ST duty ratio.
5. The structure is expandable for further structural improvement.

### 1.1 Operating principle of the basic SL-ZSI

The concept of the SL-ZSI can be applied to any DC–DC, DC–AC, AC–DC, and AC–AC power conversions [22]. All traditional modulation techniques as summarized in [36] and the improved versions as studied in [37–39] are generally applicable for the ST operation of the SL-ZSI topology. In this study, the most commonly used simple boost control (SBC) modulation technique has been adopted for the simplicity, as shown in Figure 3. In addition to the traditional three-phase sinusoidal pulsewidth modulation signals, a positive DC signal \(V_p\) and a negative DC signal \(V_n\) are inserted to generate the additional ST pulses. The operating principle and fundamental boosting concept of the SL-ZSI can be understood by following Figure 2. The energy storing and transferring take place between capacitors and DC-bus bar through the switching action of the impedance circuit. The operation of the SL-ZSI is the same as the classical ZSI and can be explained by the same ST and nST modes shown in Figure 2(b) and (c), respectively.
1.1.1 | Shoot-through mode

During this state, the output side, i.e. the inverter bridge terminals of the impedance network are short-circuited by the combination of the semiconductor switches ($S_1, S_2, S_3, S_4, S_5,$ and $S_6$). The input diode $D_{in}$ becomes OFF and the energy flows from capacitors to inductors during this time interval. The stored energy is transferred to the load in the following active switching states of the inverter and the input diode conducts in this stage. Furthermore, diodes $D_1$ and $D_2$ are ON in the top SL cell and $D_3$ is OFF during this state. The capacitor $C_1$ charges inductors $L_1$ and $L_3$ in parallel. Similarly, in the bottom SL cell, diodes $D_4$ and $D_5$ become ON and $D_6$ is OFF. At this moment, capacitor $C_2$ charges inductors $L_2$ and $L_4$ in parallel. The function of both SL cells is to absorb the stored energy from capacitors.

1.1.2 | Non-shoot-through mode

This state works in the conventional switching fashion with six active and two zero states of the main circuit. During the energy transfer to the load, the input diode $D_{in}$ along with diodes $D_3$ and $D_6$ in top and bottom SL becomes ON. The inductors $L_1$ and $L_2$ are connected in series and the same connection is followed for the inductors $L_3$ and $L_4$. On the other hand, diodes $D_1, D_2$ and $D_4, D_5$ on both SL cells are OFF. At the same time, the capacitor $C_1$ gets charged by $V_{in}$ through the path in the bottom SL cell and the capacitor $C_2$ is charged by $V_{in}$ via the path in the top SL cell.

An expression of calculating the peak DC-link voltage is resulted by the average of these two switching conditions and can be expressed as $V_{pn} = (1 + D_3) \cdot V_{in} / (1 - 3D_3)$, where $D_3$ is the ST time interval and $V_{pn}$ is the peak inverter DC link voltage. The SL-ZSI has nine permissible switching states like traditional ZSI, including the additional ST state. During the zero states, all three upper or lower inverter switches are simultaneously turned ON and impress zero voltage across the output load. The ST pulses are inserted during the zero states having the same zero voltage effect on the output and boosts the output voltage.

From the viewpoint of electric power conversion categories, as shown in Figure 4, the SL-ZSI network is configurable to systems with any conversion strategies, i.e. for DC–DC, DC–AC, AC–DC, and AC–AC systems. Although SL-ZSI can be configured for VSIs or CSIs for two-level and multilevel configurations and further non-isolated and isolated structure, this article concentrated on the two-level voltage source non-isolated SL-ZSI topology and its off-springs for precisely framing out the state of developments. Note that all non-active and active switch impedance networks are considered in this study under the category of switched Z-impedance topologies. The non-active switch impedance networks are developed based on the capacitor, inductor, and diodes in its Z network while the active switch impedance network contains the additional semiconductor switch in the structure. Furthermore, there is no hard and fast rule for naming any topologies which fall under any of these two types. Ideally, the nomenclature of the non-active switch topologies follow the classical ZSI and the active switch topologies follow the switched boost inverter (SBI), respectively.

1.2 | Status and application of classical SL-ZSIs

Research activities on switched inductor/capacitor-based ZSIs have gained much popularity since it was first introduced in 2010 and the number of new topologies and improvements has been increased drastically. According to the experts and pioneers, the demand and interest have encouraged researchers to investigate new ideas and solutions using this emerging technology [41, 42]. Although there are various structures in the present literature and each one of them has their unique feature, almost all these topologies have pros and cons in their functionalities.
Still now, there is no single structure which fits all solutions. It is expected that the upcoming topologies will continuously strive to meet and improve the inverter performance. The rigorous review of different SBI/ZSI topologies is presented in [43, 44]. The novelty of this review paper can be highlighted in terms of the following three key points while comparing with [43] and [44]:

1. The term ‘SWITCHED’ in both proposed and in [43] is unfixed. In the proposed paper, this term refers to any switched configurations of ZSI/SBI impedance networks (e.g. switched inductors, switched capacitors, diode assisted, with active switch components etc.). On the other hand, [43] directs the topologies with active switch impedance networks.

2. Though four basic switched structured topologies (e.g. SL-ZSI, SL-qZSI, SL-EZSI, and SL-IZSI) as presented previously in the proposed paper are similar to that of [44], these will be included in Section 2 to maintain the chronological flow.

3. The proposed paper covers four new two symmetric and highly significant topologies, i.e. EB-ZSI, EB-qZSI, MCA-ZSI, and ESL-qZSI without active switch in the impedance network (see Section 3) while [43] only considers the SBI topologies and these four basic topologies and their descendants are not covered in any of these existing review papers. Though [43] and proposed papers cover SBI topologies, the proposed paper comprehensively considers all state-of-the-art topologies as compared to [43].

Since the renewable energy sources such as PV, wind, and fuel cell are intermittent in nature, the SL-ZSI shown in Figure 5 is deployed with such sources to harness electric energy due to its strong buck-boost ability.

The paper provides a comprehensive review by focusing on two-level transformerless switched impedance ZSI topologies which are organized as follows. Section 2 describes various topologies of the fundamental SL-ZSI while Section 3 provides the topological development of two switched extended SC/SC ZSIs. An active switch component-based SBI is explained in Section 4. In Section 5, the challenges and future directions related to ZSI systems are discussed and, finally, the work is concluded in Section 6.

## 2 TOPOLOGY IMPROVEMENTS OF BASIC SL-ZSIs

A wide range of different SL-ZSIs are derived mainly with the help of quasi-type ZSI, embedded-type ZSI, and improved-type ZSI skeletons. The modification is done basically by rearranging the existing or adding additional components on the basic structure. Each topology provides distinct features and particular needs related to its applications. The new impedance networks are being developed for four main reasons:

1. extending the range of inverter voltage gain;
2. achieving the high-density power conversion;
3. reducing component count and cost; and
4. achieving application-oriented optimization and improvement.

Different structures have been investigated using the aforementioned three ZSI skeletons and the topological improvements have been briefly discussed in the following subsections.

### 2.1 SL-quasi ZSIs (SL-qZSIs)

The quasi skeleton is the first modification of the classical ZSI which holds various features. In [33], the q-ZSI is configured into an SL-quasi structure by imposing one SL cell \((L_2 - L_3 - D_1 - D_2 - D_3)\) into the impedance network shown in Figure 6. Unlike the classical SL-ZSI, with the direct connection of the inductor \((L_4)\) with the input DC source, the drawn input current becomes continuous and reduces the stress of the source. The overall impedance network of the SL-qZSI is connected in series with the DC-side, and hence, the lower capacitor voltage stress improves the performance of the inverter and provides a common ground as well. The common ground reduces the...
leakage current in PV applications which is an added advantage of any topology [45–47]. By following this trend, two new structures, namely, ripple current input qZSI (rSL-qZSI) and continuous current input qZSI (cSL-qZSI), are introduced in [48] where two separate SL cells are composed comprising two extra inductors and three diodes in the impedance network. Figure 7(a) and (b) shows the configuration of these topologies. Both inverters possess high voltage boost inversion ability and low switch voltage stress on semiconductor switches during the operation. The start-up inrush current is successfully suppressed by these inverters, which is not possible in the traditional SL-ZSI. Compared to rSL-ZSI, the cSL-ZSI contains less ripple, and hence, shows better performance. Apart from these studies, several other SL-qZIs were studied in [49–51] to provide parallel solutions for overcoming these drawbacks.

2.2 SL-embedded ZSIs (SL-EZSIs)

The basic embedded ZSI was first introduced due to its filter function by which the input current can be drawn smoothly and continuously that makes it appropriate for PV and fuel cell applications [53]. Figure 8(a) shows the SL-based embedded ZSI structure (SL-EZSI), where two isolated input DC supplies are placed in series with the SL cells [34]. In [52], two new structures, ripple current input (rESL-ZSI) and continuous current input (cESL-ZSI) [see Figure 8(b) and (c)], are proposed where both of them successfully attained all features of [48]. It can be observed that both topologies have the same component count but the DC source is split to improve the functionality of converters.

2.3 SL-improved ZSIs (SL-IZSIs)

Based on the concept of the basic improved ZSI skeleton, the SL-improved ZSI (SL-IZSI) topology, as shown in Figure 9, was studied in [35]. In the SL-IZSI, the same advantages are prevailed with the less number of DC sources as compared...
Moreover, a common ground is shared between the input DC and inverter bridge which has added an extra advantage of removing the common-mode noise in the system. In parallel to this fundamental topology, many other modifications were brought out in [54–61] based on the coupled inductors and transformer to resolve the common issues. However, the proper operation of these topologies heavily relies on the perfect magnetic coupling, i.e. the design of the transformer. In these transformer-based topologies, the switching current during the transient events generally produces high voltage spikes due to improper couplings of magnetic components, and hence, the inverter circuitry might be damaged. However, in this study, only the non-isolated, i.e. transformerless switched Z-impedance ZSI topologies are focused. Furthermore, the two symmetric switched impedance network-based ZSI topologies are discussed in the following section.

3 TWO SYMMETRIC IMPEDANCE NETWORK-BASED SL/SC ZSIs

In recent years, the trend of the high voltage boost technique is drifting towards the use of two combined Z-impedance networks having additional capacitors, inductors, and diodes. Parallel to the high voltage boost feature, another main motivation of this idea is to drive the ZSI with higher modulation index to improve the output voltage waveform [62]. Such kind of structures use a low ST duty ratio and help to significantly increase the modulation index. Hence, the vigorous effort is being paid in this area to properly tackle the existing problems. The following subsections describe the methodology and features of different two symmetric ZSI networks.

3.1 Enhanced boost ZSIs (EB-ZSIs)

An enhanced boost ZSI (EB-ZSI) as shown in Figure 10 is presented in [63] where the boost factor is further stepped up than [30] by using two combined Z-impedance networks. This topology introduces the fundamental concept of combining two Z-impedance networks to improve the boost factor. Although two more additional capacitors ($C_3$ and $C_4$) are used in [63], the number of diode count is less than the basic SL-ZSI structure. The voltage stresses on the capacitors are high and even more than the traditional ZSI; thus, the low voltage stress feature is absent in this topology. Furthermore, the high inrush start-up current is severe in EB-ZSI, which leads to the risk of damaging the inverter circuitry. To overcome the issues associated with the basic EB-ZSI, several configurations have been proposed in [64–66] [see Figure 11(a)–(d)] where the position of the components inside the network is rearranged without adding any extra components. From Figure 11(b)–(d), it can be seen that the input DC source is mainly split into two halves and distributed inside the network that significantly reduces the inrush current. Figure 11(a) followed the basic improved ZSI strategy where the position of the inverter bridge is changed to reduce the input current rush and capacitor voltage stress. However, the boost factor remains the same as of [63] which has stepped up to a new level than the SL-ZSI and can be fruitful for the high-voltage boost renewable energy applications.

3.2 Enhanced boost quasi ZSIs (EB-qZSIs)

In [67, 68], the EB-ZSI structure is configured into the quasi EB-ZSI [see Figure 12(a) and (b)] and attained two different configurations of continuous input current (CIC) and discontinuous input current (DIC) EB-qZSIs. Figure 12(a) shows the CIC configuration which is achieved by connecting the negative side of the capacitor $C_3$ with the negative side of the input DC supply. On the other hand, Figure 12(b) shows the DIC configuration where the negative side of the capacitor $C_3$ is connected with the positive side of the input DC source. Having the same number of components in the impedance network, the EB-qZSI has archived less capacitor voltage stress, reduced start-up inrush current, and common ground facility in its structure. In [69], a further modification in the capacitor connection provides two CIC configurations of the EB-qZSI [see Figure 12(c) and (d)] that have superior performance than even EB-qZSI topologies. Another combined two-quasi Z-impedance topology (see Figure 13) was studied in [70, 71] where the number of passive components is the same as in [68] with the same boost ability but the efficiency of the inverter is proved to be higher than in [68].
**FIGURE 11** Different EB-ZSI topologies

(a) EBI-ZSI, (b) EEB-ZSI, (c) EBM-ZSI, (d) IEBM-ZSI

**FIGURE 12** Different EB-qZSI topologies

(a) (CIC) EB-qZSI, (b) (DIC) EB-qZSI, (c) (CIC) EB-qZSI-C1, (d) (CIC) EB-qZSI-C2

**FIGURE 13** Enhanced boost two quasi ZSI
3.3 Modified capacitor-assisted ZSIs (MCA-ZSIs)

A new switched capacitor-based complex ZSI structure, namely, a modified capacitor-assisted ZSI (MCA-ZSI), as shown in Figure 14, was studied in [72, 73] where two more extra capacitors ($C_5$ and $C_6$) are used to improve the boost factor of the topology. Although the MCA-ZSI provides very high voltage gain, the voltage stresses $V_{C1}$ and $V_{C2}$ across the main capacitors $C_1$ and $C_2$ are still very high compared to the traditional ZSI. Furthermore, the inrush current cannot be suppressed in this topology and there is no shared ground between the source and inverter bridge. To resolve these issues by maintaining such high gain, two new modifications [see Figure 15(a) and (b)] are brought out in [74, 75]. In [74], by making the entire Z network connection into series, the voltage stress across the capacitors is significantly reduced, and in addition to that, the start-up inrush current is also minimized as compared to the topology in [73]. Another additional advantage is the joint ground sharing which is absent in all modifications of the MCA-ZSI. On the other hand, in [75] [see Figure 15(b)], the input current is made continuous by applying embedded DC sources while keeping all features as unchanged. Later on, a set of two embedded switched capacitor-inductor ZSI (ECSL-ZSI) and reduced peak input current ECSL-ZSI (rECSL-ZSI) [76] came into existence [see Figure 15(c) and (d)] with improved outcomes in their configurations. Both ECSL-ZSI and rECSL-ZSI have adjusted the capacitor voltage stress and maintained the same high boost factor to that of a basic MCA-ZSI but the rECSL-ZSI possesses more superiority in terms of reducing peak and ripple of the input current of the inverter. However, passive components, i.e. capacitors on the impedance network of all capacitor-assisted ZSIs are more that increase the inverter cost and, thereby, decrease the efficiency.

3.4 Embedded SL quasi ZSIs (ESL-qZSIs)

The conventional SL-qZSI has been redefined in [77] by merging ideas of both embedded and quasi ZSI structures. Hence, from the structural point of view, these inverters are termed as embedded SL quasi ZSI (ESL-qZSIs) [see Figure 16(a) and (b)]. The DC sources are placed in different positions inside the SL cells and the input current is made continuous with less amount of ripples. Here, the base frame is on the quasi structure; as a result, both ESL-qZSI and improved ESL-qZSI (iESL-qZSI) possess all inbuilt features of qZSI during the high-voltage boost operation. In [78], two structures, namely, modified enhanced-boost embedded switched-inductor

---

**FIGURE 14** Basic modified capacitor-assisted ZSI (MCA-ZSI)

**FIGURE 15** Different MCA-ZSI topologies

(a) SMCA-ZSI, (b) ESC-ZSI, (c) ECSL-ZSI, (d) rECSL-ZSI
3.5 Similar structures

In the race of improving the voltage boost ability of the SL-ZSI, several other topologies have been studied in [80–84]. Most of these topologies follow the extended SL cell structures to improve the gain of the inverter. In [84], the model of an SL strong boost ZSI (SLSB-ZSI) (see Figure 19) was proposed where the SL cells have been composed on the multiple series impedance networks based on the idea in [85]. Although the SLSB-ZSI has significantly improved the boost factor and achieved lower voltage stress on capacitors and semiconductor switches, the component count is high enough that shrunk the practical applicability of the inverter. Other extensible switched ZSI topologies are configured in such a way that several SL/SC cells can be added to improve the boost factor based on the requirement. All these topologies fall under the category of quasi and embedded ZSIs having the same conventional feature with the elevated boost factor. Tables 4 and 5 summarize the key features of the basic SL-based ZSI models and primarily designed two symmetric Z-impedance switched ZSI topologies, respectively. Furthermore, the common structural characteristics of different switched ZSIs are highlighted in Table 6.

3.6 Results and structural analysis of ZSIs

The simulation study of the recently developed SL/SC-based ZSI topologies has been carried out by adopting the impedance network parameters from [63] as shown in Table 1. Mainly, four
most significant topologies such as EB-ZSI [63], EB-qZSI [68], MCA-ZSI [73], and ESL-qZSI [77] are considered in this study. The DC-link voltage \( V_{\text{dc}} \) of the inverter which represents the inverter boost factor \( B \) by expressing the ratio of the input DC voltage to the generated DC-link voltage, i.e., \( B = V_{\text{dc}} / V_{\text{in}} \), is one of the most important concerns. The voltage gain comparison can be carried out by finding the DC-link voltage of any ZSIs. As boost factor is one of the most common improvements that is claimed in the literature, this study has taken it as the prime feature. On the other hand, the two most prevalent drawbacks such as the induced voltage stress on capacitors and inrush current generation at the beginning of operation are taken as the second and third important features, respectively. All these three features spontaneously express the behaviour and performance of any designed ZSIs. In this study, the input DC voltage \( V_{\text{in}} \), ST duty ratio \( D_h \), and modulation index \( M \) are taken as 50 V, 0.2, and 0.8, respectively, in order to generate consistent outcomes. From the simulation, the obtained results are shown in Figures 20–23 for [63], [68], [73], and [77], respectively. According to the simulation results, it can be seen that the DC-link voltage is same for all three [63], [68], and [77] which is 177 V for the input of 50 V while the value was found 250 V for the [73]. It is a clear understanding that [73] has the highest voltage boost ability than all for the same input and duty ratio. Regarding the capacitor voltage during the boost operation, [63] and [73] could not show the satisfactory performance compared to [68] and [77]. However, [73] has reduced the stress across the capacitors \( C_4 \) which are used outside of the main X-shape of the MCA-ZSI network. For [68] and [77], almost all capacitors used in the impedance network have a low voltage impression on them, which is one of the most important outcomes of these two topologies. The values of the generated voltage for different capacitors can be seen in Figures 21(b) and 23(b) for [68] and [77], respectively. The third and the last feature is the input current behaviour while starting up. From Figures 20(c) and 21(c), the inverters in [63] and [73] have no input current suppression ability during the start-up and the value is very high and severe; thus, these impose transient current stress on the circuit. In contrast, the results for [68] and [77] as shown in Figures 21(c) and 23(c), respectively, have significantly reduced the input current spike compared to [63] and [73]. The values of all four input currents can be seen in Figures 20(c)–23(c). Although topologies in [68] and [77] have shown the inrush current suppression ability, the magnitudes of the start-up current (i.e. 165 and 168 A, respectively) are still high. Note that these high current amplitudes depend on the value of inductors and capacitors in the impedance network and the resonance frequency they form. For better comparison, all these values are provided in Table 2. The results obtained from the simulation have maintained the in-line relation with the theoretical claims of those studies. Based on the results and analysis, the following points can be noted:

1. The quasi and embedded-quasi SL-ZSI structures have less voltage and current stress in the overall inverter network.
2. The shared common ground in quasi and embedded-quasi structures helps to significantly reduce the inrush current suppression as well as the component voltage stress.
3. The overall size, weight, and cost are less for quasi and embedded-quasi structures.

The characteristics curve to analyze the boost factor with respect to ST duty cycle is shown in Figure 24. All basic SL-ZSI topologies are compared along with these four SL/SC-based ZSI topologies to show the overall behaviour within their duty cycle range. From Figure 24, it can be seen that the MCA-ZSI and ECSL-ZSI [76] have the highest boost factor in their entire duty cycle control region compared to all other ZSIs. Another important observation is that the boost factor curve for all three basic topologies such as SL-ZSI [30], SL-EZSI [34], and SL-IZSI [35] exist below the region of recently developed two switched impedance network-based EB-ZSI [63], EB-qZSI [68], ESL-qZSI [77], and MCA-ZSI [73] topologies. Although all these two switched network topologies have used more capacitors for attaining high boost effect, the induced voltage stress is

### TABLE 1 Simulation parameters

| No. | Parameters | Value |
|-----|------------|-------|
| 1   | Input voltage, \( V_{\text{in}} \) | 50 V  |
| 2   | Inductors, \( L \) | 700 \( \mu \text{H} \) |
| 3   | Capacitors, \( C \) | 500 \( \mu \text{F} \) |
| 4   | Three-phase load, \( R_L \) | 60 \( \Omega \) and 5 mH |
| 5   | Switching frequency, \( f_s \) | 10 kHz |
| 6   | Modulation index, \( M \) and duty shoot-through, \( D_f \) | 0.8 and 0.2 |

### TABLE 2 Results summary

| Ref. | DC-link voltage | Capacitor voltage | Input current |
|------|-----------------|------------------|--------------|
| [63] | 177 V           | 141.9 V, 113.7 V | 3 \( \times 10^4 \) A |
| [68] | 177 V           | 113 V, 28 V, 78 V, 64 V | 165 A |
| [73] | 250 V           | 150 V, 50 V      | 3 \( \times 10^4 \) A |
| [77] | 177 V           | 88.72 V, 53.31 V | 168 A |

FIGURE 19 SLSB-ZSI topology
FIGURE 20  Simulation results of EB-ZSI
(a) DC-link voltage, \( V_{\text{pn}} \), (b) capacitor voltages, \( V_{C_{1,2}} \) and \( V_{C_{3,4}} \), (c) input current, \( I_{\text{in}} \)

FIGURE 21  Simulation results of EB-qZSI
(a) DC-link voltage, \( V_{\text{pn}} \), (b) capacitor voltages, \( V_{C_1}, V_{C_2}, V_{C_3} \), and \( V_{C_4} \), (c) input current, \( I_{\text{in}} \)
FIGURE 22  Simulation results of MCA-ZSI

(a) DC-link voltage, $V_{pn}$, (b) capacitor voltages, $V_{C1,2}$, and $V_{C3-6}$, (c) input current, $I_{in}$

FIGURE 23  Simulation results of ESL-qZSI

(a) DC-link voltage, $V_{pn}$, (b) capacitor voltages, $V_{C1,2}$ and $V_{C3,4}$, (c) input current, $I_{in}$
distributed on the capacitors and, hence, the requirement and size of capacitor become low compared to conventional SL-ZSIs. Thus, the objective of simultaneously elevating the voltage boost and reducing the voltage stress has satisfactorily met.

Figure 25 shows the efficiency comparison of SL/SC-based ZSI topologies along with basic SL-ZSI structure. According to the parameters in [68] which are also provided in Table 3, the efficiencies of the converters are analyzed. The SBC modulation control technique as mentioned before has been applied for all converter topologies. The parametric values of components such as the equivalent series resistance (ESR) of the inductor, ESR of the capacitor, forward voltage drop of the diode, and semiconductor switch on state drain-source resistance have impacts on the converter efficiency. In this study, for generating the same boost factor of 3.57 with the DC input of 50 V, the ST duty ratio is varied for these converters. From Figure 25, it can be seen that EB-ZSI in [63] has higher efficiency compared to all other converters. The efficiency outcomes of the EB-qZSI [68] and ESL-qZSI [77] are identical as well as stay below the region of [63] despite the same components count. On the other hand, having more passive components in the structure, the MCA-ZSI [73] shows the lowest efficiency at starting whereas it hits the peak efficiency at 700 W and performs well until 900 W. The efficiency curve of the SL-ZSI [30] topology lies under the region of topologies [63], [68], and [77] which gives a closer outcome to that of [63] for the entire region. Moreover, the practical implementation of these converters can ensure the accurate efficiency during their operation. Note that the efficiency outcome of any individual converter may vary depending on the parametric value of the components. Hence, efficiencies of all these converters can be improved by means of appropriate design and selection of parameters.

### Table 3

| ESR of inductor ($r_L$) | ESR of capacitor ($r_C$) | Diode forward voltage drop, ($v_L$) | MOSFET RDS(on) |
|------------------------|-------------------------|------------------------------------|----------------|
| 92 mΩ                  | 120 mΩ                  | 1.3 V                              | 0.27 Ω         |

### FIGURE 24

Boost factor comparison of SL-ZSI topologies

### FIGURE 25

Efficiency comparison of SL/SC-ZSI topologies

4 | TOPOLOGY IMPROVEMENTS OF SWITCHED BOOST ZSI

The typical application of impedance source converters is the power grid and microgrid where the ZSI can serve as a reliable power conditioning system (PCS). However, in the DC nanogrid, which is a renewable energy based common DC distribution system for residential load demands; the size, weight, and cost of PCS play a crucial role. Hence, the classical ZSIs may not be a suitable option for such kind of application. A simple structure with less component in the $L.C.$ network, known as SBI was introduced in [86], which ideally falls in the category of impedance source inverter. Figure 26 shows the structure of the basic SBI topology. The idea of SBI was developed based on the inverse Watkins–Johnson topology [87, 88] which is best suited for the low-power application. The control technique of a classical SBI was studied in [89, 90]. In [91, 92], the SBI was first used as a power electronic interface, i.e. PCS where, from a single DC input, it can simultaneously supply both DC and AC loads. The topological developments of the SBI are addressed in the following subsections where the several issues are solved.
and significantly improved by different techniques and modifications.

4.1 Basic switched boost inverter (SBI)

In Figure 26, the SBI impedance network consists of only one pair of LC components, i.e. the capacitor ($C$) and the inductor ($L$). In comparison to the classical ZSI, an additional diode ($D$) and active switch ($S$) have been utilized in the SBI structure. In this structure, the input and bridge network share the same ground. Moreover, the SBI exhibits better electromagnetic interference noise immunity as the ST takes place during the inverter control operation. The SBI possesses the same buck–boost feature as of the classical ZSI but the boost factor is only $(1 - DS)$ times than the ZSI. Besides, the capacitor ($C$) is connected to the negative DC bus of the inverter bridge and exposed to high voltage stress as the inverter DC-link voltage ($V_{pn}$) is similar to the capacitor voltage ($V_C$) during the boost operation. As a result, the high capacitor voltage stress limits the freedom of high boost operation. Furthermore, the SBI draws a discontinuous input current which reduces the lifespan of sources [93].

By keeping all these problems in mind, a class of quasi SBIs (qSBIs) was studied in [94] and the comparison between the qZSI and qSBI was carried out in [96]. In [94], the inductor ($L$) is directly placed with the input DC source in the embedded-type qSBIs that draws continuous input current and boosts the DC bus voltage than traditional SBI [see Figure 27(a) and (b)]. The qSBI-T1 does not share common ground whereas the qSBI-T2 shares the ground between the input and output side of the converter. However, both of these two topologies could not reduce the high voltage stress on capacitors. Further modifications with two DC-link type topologies show less stress [see Figure 27(c)–(f)] by maintaining the basic properties of qSBIs. In [97], a dual SBI (D-SBI) model is proposed where the boost factor is improved than the classical SBI but the component count is higher, even more than the ZSI. However, the D-SBI has given an idea of cascading SBI networks to achieve higher voltage gain from a low input voltage supply. Similarly, for electrochemical and electroplating application [98], a half-bridge ZSI network is used and based on that concept, various half-bridge SBIs (HB-SBIs) (see Figure 28) were studied in [99–103].

4.2 SL/SC switched boost inverter (SC/SL-SBI)

The boost factor of all basic SBIs is still less than the classical ZSI and, hence, the SL technique was applied in [104]. Figure 29(a) and (b) shows two different configurations of a SL-SBI which are known as ripple input SL-SBI (rSL-SBI) and continuous input current SL-SBI (cSL-SBI), respectively. In both structures, one additional inductor and three diodes are utilized. In addition, an investigation of placing the DC source in different positions of the impedance network according to [105] was done. Although SL-SBIs have higher voltage gain, it has several demerits such as large voltage stress on diodes, switch, and capacitors. In [106], the basic SBI structure is reconfigured to an embedded structure termed as ESL-SBI by inserting the DC source ($V_{in}$) inside the impedance network. As a result, the input current becomes continuous. Furthermore, this model is configured with an SL cell in the network which is also extensible to $n$ cells. The circuit configuration is exactly the same as shown in Figure 29(a). Unfortunately, neither [104] nor [106] is able to minimize the voltage stress on components despite the high voltage gain. In order to mitigate the common problems, a SC cell-based SBI known as (SC-SBI) (see Figure 30) was proposed in [107]. Using the less number of diodes and
inductors, the converter in [107] generates more voltage boost than that of in [104] and [106]. Furthermore, the SC-SBI has several advantages like improved input and ST current profile along with reduced voltage stress on diodes, switches, and capacitors.

4.3 High gain and enhanced boost SBI

To keep pace with the trend, several high-voltage gain SBI topologies were studied in [108–110]. Figure 31(a) and (b) represents two quasi-SBI topologies where the impedance network uses less active components, i.e. diodes compared to SL/SC-SBIs but produces more voltage boost by placing inductor ($L_2$) and capacitor ($C_2$) into the embedded-type qSBIs. Having the same component, [110] can produce the boost effect similar to that as presented in [109]. It can be noted that all of these high-gain SBIs have high voltage stress on the additional switch, capacitor, and diodes, which is exactly the same as their DC-link voltages. In [111, 112], two quasi network-based SBI models as shown in Figure 32 are designed with an additional diode and capacitor comparing that in [108]. Compared to the topology in [112, 111] has enhanced the overall performance. Bearing in mind, all of these ideas are parallel attempts and some of them came one after another to improve existing models. An active switch-enhanced boost q-SBI (EB-qSBI) as shown in Figure 33(a) and presented in [113] has omitted two inductors.
and two capacitors and replaced one diode with an active switch. The current stress of the switch is reduced which in turn reduces the conduction losses of the switch and improves inverter’s efficiency. In addition, the EB-qSBI shares common ground and draws continuous input current. In [114], similar network [see Figure 33(b)] has been extended with one more additional diode and capacitor for further gain enhancement. If we look at [115], two other models consisting a large number of active and passive devices have slightly improved the boost factor than that of in [113] [see Figure 33(c) and (d)]. These topologies are termed as ripple input current active SL boost qSBI (rASLB-qSBI) and continuous input current active SL boost qSBI (cASLB-qSBI), respectively. Both of these cannot suppress the voltage stress on components during the boosting operation, which restricts their performance in high voltage gain applications.
Active switch SC/SL boost SBI

The SBIs with active switches have been expanded to SC/SL-based SBIs in [116–121]. All these topologies have particularly used a quasi or embedded ZSI skeleton and appeared as SBIs. Various structures of such SBIs can be seen in Figure 34 where the configurations as shown in Figure 34(a) and (b) have improved the voltage gain capability by adopting the SC/SL cells inside the impedance network. The initial SBI and qSBI models with SC/SL cells including an active switch represent the SC/SL SBI (i.e. ASC/SL-qSBI) [117], respectively. The main motivation for developing these inverters came from the same drawbacks that are unveiled in the prior literature. From Figure 34(c) and (d), it can be observed that the gain has further been extended in [119] and [121] by adding an additional LC pair in the network and termed as extended active-switched qSBI (EAS-qSBI) and extended boosting switched-capacitor embedded qSBI (ESCE-qSBI), respectively. In [122–124], a continuous current mode SBI network was studied, and later, the topology in [125] used an SL cell inside the impedance network in order to maximize the inverter gain. Figure 35(a) shows the modified SBI (M-SBI) while Figure 35(b) and (c) shows the SL-modified qSBI (SLM-qSBI) and hybrid switched-inductor-capacitor modified qSBI (HSLCM-qZSI), respectively. The off-spring modifications can be found in [122, 126] pertaining to the structures. Some other similar models as shown in Figure 36 were presented in [127, 128], where Figure 36(a) and (b) represents SLC-SBI-T1 and SLC-SBI-T2 inverters, respectively. At the same time, an enhanced SLC-SBI (eSLC-SBI) is shown in Figure 36(c). All of these inverters have strong voltage inversion ability but the number of active component count is high that increases losses and, ultimately, reduces the efficiency of the inverter. The summary of all these predominant SBI topologies is presented in Table 7 whereas the boost factor comparison of all recently developed SBIs is shown in Figure 37. The boost factor of all primary SL/SC-based SBI topologies is considered and compared with respect to the same ST duty cycle. The behaviour of the inverter voltage boost ability with respect to the changes in the duty ratio can be understood from these curves. From Figure 37, it can be seen that the recently developed SL/SC-based SBI topologies have improved their boost factors in the whole duty range as compared to the classical SBI and qSBI topologies. Figure 38 shows the efficiency curves of several SBI topologies with their respective parametric values. The data are taken from the qSBI [90], SL-qSBI and SC-qSBI [107], HG-SBI and HG-qSBI [108], EB-qSBI [113], EB-qSBI2 [114], rASLB-qSBI [115], and M-SBI [123] to plot the efficiency curves. From Figure 38(a), it can be observed that the qSBI has a fair and nearly-steady efficiency outcome in the

| Ref. | Topology | Boost factor | No. of inductor (L) and capacitor (C) | No. of diode (D) and DC source (Vin) | Features |
|------|----------|--------------|--------------------------------------|-------------------------------------|----------|
| [30] | SL-ZSI   | \( \frac{(1+D_S)}{1} \) | L = 4 & C = 2                         | D = 7 & Vin = 1                     | - High boost factor |
|      |          |              |                                      |                                     | - Discontinuous input current |
|      |          |              |                                      |                                     | - Higher capacitor voltage stress and start-up inrush current |
| [33] | SL-qZSI  | \( \frac{(1+D_S)}{1} \) | L = 3 & C = 2                         | D = 4 & Vin = 1                     | - Continuous input current |
|      |          |              |                                      |                                     | - Reduces the voltage stress on \( C_2 \) |
|      |          |              |                                      |                                     | - Common ground facility |
|      |          |              |                                      |                                     | - Low boost factor |
| [34] | SL-EZSI  | \( \frac{(1+D_S)}{1} \) | L = 3 & C = 2                         | D = 7 & Vin = 2                     | - Inherent ability of input current filtering |
|      |          |              |                                      |                                     | - Lower blocking voltage diode |
|      |          |              |                                      |                                     | - Requires two input DC sources |
| [48] | rSL-qZSIcSL-qZSI | \( \frac{(1+D_S)}{1} \) | L = 3 & C = 2                         | D = 7 & Vin = 1                     | - Reduces active and passive component sizing |
|      |          |              |                                      |                                     | - Continuous input current with less input ripple |
|      |          |              |                                      |                                     | - Inrush current suppression ability |
|      |          |              |                                      |                                     | - Draws smooth filter-less DC current |
|      |          |              |                                      |                                     | - Less voltage stress on components |
|      |          |              |                                      |                                     | - Continuous input current |
|      |          |              |                                      |                                     | - Two DC sources required |
| [52] | rESL-ZSIEESL-ZSI | \( \frac{(1+D_S)}{1} \) | L = 3 & C = 2                         | D = 7 & Vin = 2                     | - Inrush current suppression ability |
|      |          |              |                                      |                                     | - Reduces voltage stress on capacitors |
|      |          |              |                                      |                                     | - Discontinuous input current |

4.4 Active switch SC/SL boost SBI
### TABLE 5  Summary of two symmetric Z-network-based ZSI topologies

| Ref. | Topology | Boost factor | No. of Inductor (L) and Capacitor (C) | No. of Diode (D) and DC source (Vin) | Features |
|------|----------|--------------|--------------------------------------|-------------------------------------|----------|
| [63] | EB-ZSI   | \( \frac{1}{(1+4D_S+2D^2_S)} \) | \( L = 4 \) & \( C = 4 \) | \( D = 5 \) & \( V_{in} = 1 \) | - Combined two Z networks  
- Higher modulation index improves output waveform  
- Current and voltage stress can not be suppressed |
| [68] | EB-qZSI  | \( \frac{1}{(1+4D_S+2D^2_S)} \) | \( L = 4 \) & \( C = 4 \) | \( D = 5 \) & \( V_{in} = 1 \) | - Low shoot-through driven inverter  
- Possess all features of quasi network  
- Cost effective design |
| [73] | MCA-ZSI  | \( \frac{(1-D_S)}{(1-5D_S+4D^2_S)} \) | \( L = 4 \) & \( C = 6 \) | \( D = 3 \) & \( V_{in} = 1 \) | - Very high boost factor  
- Bulky size and high cost  
- Huge inrush current and capacitor voltage stress |
| [77] | ESL-qZSI | \( \frac{1}{(1+4D_S+2D^2_S)} \) | \( L = 4 \) & \( C = 4 \) | \( D = 5 \) & \( V_{in} = 2 \) | - Low ripple and continuous input current  
- Lower component voltage stress  
- Reduces capacitor sizing |
| [84] | SL-SBZSI | \( \frac{2(3D_S-5D^2_S)}{2(1-7D_S+12D^2_S)} \) | \( L = 5 \) & \( C = 4 \) | \( D = 8 \) & \( V_{in} = 1 \) | - Strong voltage boost ability  
- Lower inrush current  
- High component counts and cost |
| [79] | SIC-qZSI | \( \frac{1}{(1+4D_S)} \) | \( L = 4 \) & \( C = 6 \) | \( D = 3 \) & \( V_{in} = 2 \) | - High boost factor  
- Lower input and inductor current  
- High passive component count |

### TABLE 6  Characteristics of different SL-ZSI topologies

| Parameters | [30] | [33] | [34] | [48] | [52] | [35] | [63] | [68] | [73] | [77] | [76] | [84] | [79] |
|------------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| Impedance network type | SL | SL | SL | SL | SL | SL-SC | SL-SC | SC | SL | SL-SC | SL | SL-SC |
| Inrush current | ✓ | × | × | × | × | ✓ | × | ✓ | × | × | × | × |
| Continuous input current | × | ✓ | ✓ | ✓ | ✓ | ✓ | × | × | ✓ | ✓ | × | ✓ |
| Common ground | × | ✓ | × | ✓ | ✓ | ✓ | ✓ | × | ✓ | ✓ | ✓ | ✓ |

**FIGURE 34**  Active switched ZSI topologies  
(a) ASCSL-SBI, (b) ASCSLq-SBI, (c) EASq-SBI, (d) ESCEq-SBI
whole power delivery range. In Figure 38(b) and (c), it is clearly shown that the SC-qSBI has better efficiency outcome than the SL-qSBI having the same parameters. Similarly, looking at Figure 38(d) and (e), it can be found that the HG-qSBI has a superior performance than the HG-SBI. In Figure 38(f)–(h), the efficiency curves of the EB-qSBI, EB-qSBI2, and rASLB-qSBI are shown, where, despite more number of components than the EB-qSBI, both EB-qSBI2 and rASLB-qSBI topologies maintain an upright trend in the efficiency outcome with nearly the same parameters. Finally, in Figure 38(i), the M-SBI shows a competent efficiency with given parameters. From all these efficiency outcomes, the suitable SBI topology can be easily identified for the targeted application. The following section provides a concise outlook about the current challenges and future research directions.

### 5 | CHALLENGES AND FUTURE DIRECTION

According to this survey, it can be understood that achieving all advantages in one converter design is not possible. Hence, several models are proposed to settle down the projected shortcomings of the specific ZSI/SBI-type converters. The main challenges relied on maximizing efficiency and minimizing the overall cost of the converter. A comparative cost analysis (see Figure 39) was carried out in [110] while achieving the same boost factor of 5 from the fixed DC input voltage of 35 V. In Table 8, individual components requirement and price can be helped to understand the practical suitability of the converter.

#### Table 7: Summary of SBI Topologies

| Ref. | Topology   | Boost factor | No. of (L) and (C) | No. of (D) and switch (S) |
|------|------------|--------------|--------------------|---------------------------|
| [86] | SBI        | (\(1+D_3\))  | L. = 1 & C = 1     | D = 2 & S = 1             |
| [94] | qSBI-T1qSBI| (\(1+D_3\))  | L. = 1 & C = 1     | D = 2 & S = 1             |
| [100]| HB-SBI     | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 4 & S = 2             |
| [102]| HB-qSBI    | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 4 & S = 2             |
| [104]| cSLB/crSLB| \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 1     | D = 5 & S = 1             |
| [107]| eSLC-SBI   | \(\frac{1}{(1+D_3)}\) | L. = 1 & C = 2     | D = 3 & S = 1             |
| [108]| SC-qSBI    | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 2 & S = 1             |
| [109]| HG-qSBI    | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 2 & S = 1             |
| [110]| HS-SBI     | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 2 & S = 1             |
| [111]| HG-qSBI    | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 3     | D = 3 & S = 1             |
| [112]| S-qSBI     | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 3     | D = 3 & S = 1             |
| [106]| ESL-SBI    | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 1     | D = 5 & S = 1             |
| [113]| EBqS-SBI   | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 4 & S = 1             |
| [115]| rASLB-qSBIcASLB-qSBI | \(\frac{1}{(1+D_3)}\) | L. = 3 & C = 3     | D = 6 & S = 1             |
| [116]| ASC/SL-SBI | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 1     | D = 5 & S = 1             |
| [118]| ASC/SL-qSBI| \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 1     | D = 5 & S = 1             |
| [119]| EAS-qSBI   | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 5 & S = 1             |
| [121]| ESC-EqSBI  | \(\frac{1}{(1+D_3)}\) | L. = 3 & C = 2     | D = 5 & S = 1             |
| [123]| M-SBI      | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 2 & S = 1             |
| [125]| SLM-qSBI   | \(\frac{1}{(1+D_3)}\) | L. = 3 & C = 2     | D = 5 & S = 1             |
| [125]| HSBCM-qSBI | \(\frac{1}{(1+D_3)}\) | L. = 3 & C = 4     | D = 3 & S = 1             |
| [127]| SLC-SBI-T1 | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 1     | D = 4 & S = 2             |
| [127]| SLC-SBI-T2 | \(\frac{1}{(1+D_3)}\) | L. = 2 & C = 2     | D = 3 & S = 2             |

5: CHALLENGES AND FUTURE DIRECTION

According to this survey, it can be understood that achieving all advantages in one converter design is not possible. Hence, several models are proposed to settle down the projected shortcomings of the specific ZSI/SBI-type converters. The main challenges relied on maximizing efficiency and minimizing the overall cost of the converter. A comparative cost analysis (see Figure 39) was carried out in [110] while achieving the same boost factor of 5 from the fixed DC input voltage of 35 V. In Table 8, individual components requirement and price can be found to perform the quantitative and qualitative analysis that helps to understand the practical suitability of the converter. From Table 8, it can be seen that the passive components, i.e.
### TABLE 8  Cost comparison data [110]

| $D_2$ Ref. | Capacitor ($C$, Price per unit) | Inductor ($L$, Price per unit) | Diode, MOSFET |
|------------|--------------------------------|-------------------------------|---------------|
| 0.4 [1]    | $C_1$: 180 $\mu$F/200 V, 1.98 $|$ | $L_{1,3}$: 6.5 mH/9 A, 7.6 $|$ | $5 \times S_2$, $4 \times M_1$ |
| 0.25 [30]  | $C_1$: 270 $\mu$F/160 V, 2.37 $|$ | $L_{1,3}$: 2.7 mH/8 A, 4.53 $|$ | $6 \times S_1$, $5 \times S_2$, $4 \times M_3$ |
| 0.318 [33] | $C_1$: 150 $\mu$F/100 V, 1.08 $|$ | $L_{1,3}$: 6.5 mH/9 A, 7.60 $|$ | $4 \times S_1$, $4 \times S_2$, $4 \times M_2$ |
| 0.444 [86] | $C_1$: 330 $\mu$F/200 V, 3.24 $|$ | $L_{1,3}$: 6.8 mH/12 A, 20.58 $|$ | $1 \times S_1$, $5 \times S_2$, $5 \times M_1$ |
| 0.4 [106]  | $C_1$: 220 $\mu$F/200 V, 2.19 $|$ | $L_{1,3}$: 6.5 mH/9 A, 7.6 $|$ | $6 \times S_1$, $5 \times M_1$ |
| 0.444 [94] | $C_1$: 390 $\mu$F/160 V, 2.89 $|$ | $L_{1,3}$: 6.8 mH/12 A, 20.58 $|$ | $1 \times S_1$, $5 \times S_2$, $5 \times M_1$ |
| 0.286 [95] | $C_1$: 390 $\mu$F/200 V, 3.42 $|$ | $L_{1,3}$: 4.4 mH/12 A, 7.60 $|$ | $1 \times S_1$, $4 \times S_2$, $4 \times S_3$, $5 \times M_3$ |
| 0.286 [104] | $C_1$: 560 $\mu$F/250 V, 6.05 $|$ | $L_{1,3}$: 6.5 mH/9 A, 7.60 $|$ | $1 \times S_1$, $4 \times S_2$, $4 \times S_3$, $5 \times M_3$ |
| 0.267 [104] | $C_1$: 270 $\mu$F/200 V, 2.63 $|$ | $L_{1,3}$: 6.5 mH/9 A, 7.60 $|$ | $1 \times S_1$, $8 \times S_2$, $5 \times M_2$ |
| 0.25 [118] | $C_1$: 220 $\mu$F/200 V, 2.62 $|$ | $L_{1,3}$: 6.5 mH/9 A, 7.6 $|$ | $1 \times S_1$, $8 \times S_2$, $5 \times M_2$ |
| 0.296 [109] | $C_1$: 270 $\mu$F/200 V, 2.63 $|$ | $L_{1,3}$: 6.5 mH/9 A, 7.6 $|$ | $1 \times S_1$, $8 \times S_2$, $5 \times M_2$ |
| 0.296 [110] | $C_1$: 270 $\mu$F/160 V, 2.37 $|$ | $L_{1,3}$: 120 $\mu$F/63 V, 0.55 $|$ | $1 \times S_1$, $8 \times S_2$, $5 \times M_1$ |
| 0.4 [104]  | $C_1$: 270 $\mu$F/200 V, 2.63 $|$ | $L_{1,3}$: 6.5 mH/9 A, 7.6 $|$ | $1 \times S_1$, $8 \times S_2$, $5 \times M_1$ |

Diode: $S_1$: 1.32 $\$, $S_2$: 2.01 $\$, $S_3$: 2.51 $\$, and MOSFET: $M_1$: 2.77 $\$, $M_2$: 3.08 $\$, $M_3$: 5.94 $\$

**FIGURE 35** Different switched boost modified ZSI topologies
(a) M-SBI, (b) (CIC) SLM-qSBI, (c) (CIC) HSLCM-qSBI

the capacitor and inductor are the two main contributors to the overall cost of a converter design. Besides, the inverter efficiency greatly depends on the number of active components used in the design. Hence, a trade-off should be ensured while configuring the impedance network with the active and passive components. In future work, researchers can utilize active component based on GaN and SiC that may reduce the component losses and improve the efficiency, reliability, and power density of these converters [40]. According to [43], it can be predicted...
that the research will be expanded by considering the following objectives:

1. Promotion of the existing ZSI/SBI impedance network models in terms of boost factor, component voltage stress, total device count, and, most importantly, efficiency of the converter.

2. Replacement of existing converters with ZSI networks to minimize the converter loss and improve the reliability and power quality of the overall system.

3. Investigating the practical applicability of switched ZSI/SBIs in the industrial sector.

6 | CONCLUSION

The impedance source converters with a switched Z-network have opened a wide area of research having various interesting converter properties. Therefore, it has gained much attention from the researchers over the last decades. Since the
developed switched Z converters and select the most suitable
relevant industry in order to comprehend the pros and cons of
trayed in this review will definitely be helpful for researchers
specific aims and objectives. Hence, the topical picture por-
existing in the literature are confusing despite their niche
of their impedance configurations. All developed topologies
addressed by framing out the basic switched inductor ZSIs,
ZSI topologies/structures/configuration/model have been
In this survey, an intensive overview on numerous switched
expert to fetch relevant improvements and modifications.
a lot of efforts and contributions have been made by the
748
12. Peng, F.Z., et al.: Application of Z-source inverter for traction drive of
10. Ge, B., et al.: An energy-stored quasi-Z-source inverter for application
9. Liu, Y., et al.: Z-source/quasi-Z-source inverters: Derived networks, mod-
8. Kazmierkowski, M.P.: Power electronics for renewable energy systems,
6. Z-Source Inverter for Fuel Cell Vehicles. Oak Ridge National Laboratory,
5. Shen, M., et al.: Comparison of traditional inverters and Z-source inverter
4. Hanif, M., et al.: Understanding the operation of a Z-source inverter for
3. Rajakaruna, S., Jayawickrama, L.: Steady-state analysis and designing
2. Huang, Y., et al.: Z-source inverter for residential photovoltaic systems.
1. Peng, F.Z.: Z-source inverter. IEEE Trans. Ind. Appl. 39(2), 504–510
(2003)
30. Tang, Y., et al.: Grid-tied PV system based on the series Z-source
inverter. In: Proceedings of 5th Conference of the IEEE Industrial Elec-
tronics and Application, Taichung, Taiwan, June 2010, pp. 532–537
29. Tang, Y., et al.: Grid-tied photovoltaic system with series Z-source
inverter. IET Renew. Power Gener. 7(3), 275–283 (2013)
28. Tang, Y., et al.: Series Z-source inverter modeling and control—experimental investigation. IEEE Trans. Power Electron. 27(2), 467–476 (2012)
27. Wei, J., et al.: Grid-connected PV system based on series Z-source
inverter. In: Proceedings of 5th Conference of the IEEE Industrial Elec-
tronics and Application, Taichung, Taiwan, June 2010, pp. 532–537
26. Chung, H.S., Ioannouci, A., Cheung, W.L.: Generalized structure of bidi-
rectional switched-capacitor DC/DC converters. IEEE Trans. Circuits Syst. I. Fundam. Theory Appl. 50(6), 743–753 (2003)
25. Shi, J., et al.: Switched inductor quasi-Z-source inverter. IEEE Trans. Power Electron. 26(11), 3183–3191 (2011)
24. Li, M., et al.: Embedded Z-source converter with switched inductor. 37th Annual Conference of the IEEE Industrial Electronics Society, IECON 2011, Melbourne, VIC, Australia, 7-10 November 2011, pp. 1342–1347
23. Yuan, C., et al.: Control of an extended quasi-Z-source inverter with
switched inductor. IEEE Trans. Power Electron. 27(10), 4039–4048 (2012)
22. Yang, Z., et al.: Improved Z-source inverter. IEEE Trans. Power Electron. 25(8), 2150–2158 (2010)
21. Peng, F.Z., et al.: Z-source inverter for traction drive of fuel cell-battery hybrid electric vehicles. IEEE Trans. Power Electron. 22(3), 1054–1061 (2007)
20. Xue, Z., et al.: A new quasi-Z-source inverter with reduced energy storage capacitors. IEEE Trans. Power Electron. 26(4), 1039–1048 (2011)
19. Liu, Y., et al.: Z-source inverter for electric vehicle charging systems. IEEE Trans. Power Electron. 25(4), 906–915 (2010)
18. Li, M., et al.: A new quasi-Z-source inverter with switched inductor. IEEE Trans. Power Electron. 26(11), 3183–3191 (2011)
17. Zhang, W., et al.: A novel quasi-Z-source inverter with reduced control complexity. IEEE Trans. Power Electron. 27(8), 3642–3649 (2012)
16. Li, M., et al.: Embedded Z-source converter with switched inductor. 37th Annual Conference of the IEEE Industrial Electronics Society, IECON 2011, Melbourne, VIC, Australia, 7-10 November 2011, pp. 1342–1347
15. Ismail, M., et al.: Modeling and experimental study of three-phase improved switched inductor Z-source inverter. IEEE Trans. Power Electron. 30(2), 485–494 (2015)
14. Sang, Y., et al.: A new quasi-Z-source inverter with reduced energy storage capacitors. IEEE Trans. Power Electron. 26(4), 1039–1048 (2011)
13. Peng, F.Z., et al.: An improved quasi-Z-source inverter. IEEE Trans. Power Electron. 27(10), 4039–4048 (2012)
12. Peng, F.Z., et al.: Z-source inverter for traction drive of fuel cell-battery hybrid electric vehicles. IEEE Trans. Power Electron. 22(3), 1054–1061 (2007)
11. Li, M., et al.: A new quasi-Z-source inverter with reduced control complexity. IEEE Trans. Power Electron. 27(8), 3642–3649 (2012)
10. Xue, Z., et al.: A new quasi-Z-source inverter with reduced energy storage capacitors. IEEE Trans. Power Electron. 26(4), 1039–1048 (2011)
9. Liu, Y., et al.: Z-source inverter for electric vehicle charging systems. IEEE Trans. Power Electron. 25(4), 906–915 (2010)
8. Dong, T., et al.: Switched capacitive –switched inductor structures for getting transformerless hybrid DC-DC PWM converters. IEEE Trans. Circuits Syst. I. Regul. Pap. 55(2), 687–696 (2008)
7. Nguyen, M.K., et al.: Switched-inductor quasi-Z-source inverter. IEEE Trans. Power Electron. 22(3), 1054–1061 (2007)
6. Ge, B., et al.: Analysis and control of quasi-Z-source inverter for traction drive of fuel cell-battery hybrid electric vehicles. IEEE Trans. Power Electron. 22(3), 1054–1061 (2007)
5. Sun, D., et al.: Analysis and control of quasi-Z-source inverter with battery for grid-connected PV system. Int. J. Electric. Power 46, 234–240 (2013)
4. Huang, Y., et al.: Z-source inverter for residential photovoltaic systems. IEEE Trans. Power Electron. 21(6), 1776–1782 (2006)
3. Rajakaruna, S., Jayawickrama, L.: Steady-state analysis and designing impedance network of Z-source inverters. IEEE Trans. Ind. Electron. 57(7), 2483–2491 (2010)
2. Shen, M., et al.: Comparison of traditional inverters and Z-source inverter for fuel cell vehicles. IEEE Trans. Power Electron. 22(4), 1453–1463 (2007)
1. Peng, F.Z.: Z-source inverter. IEEE Trans. Ind. Appl. 39(2), 504–510 (2003)
38. Zhang, Y., et al.: An improved PWM strategy for Z-source inverter with maximum boost capability and minimum switching frequency. IEEE Trans. Power Electron. 33, 606–628 (2018)
39. He, Y., et al.: New space vector modulation strategies to reduce inductor current ripple of Z-source inverter. IEEE Trans. Power Electron. 33, 2643–2654 (2018)
40. Siwakoti, Y.P., et al.: Impedance-source networks for electric power conversion part I: A topological review. IEEE Trans. Power Electron. 30(2), 699–716 (2015)
41. Babaei, E., et al.: Z-source converters: Topologies, modulation techniques, and application-Part I. IEEE Trans. Ind. Electron. 65(6), 5092–5095 (2018)
42. Babaei, E., Abu Rub, H., Suryawanshi, H.M.: Z-source converters: Topologies, modulation techniques, and applications-Part II. IEEE Trans. Ind. Electron. 65(10), 8274–8276 (2018)
43. Hasan Babayi Nozadian, M., et al.: Switched Z-source networks: A review. IET Power Electron. 12(7), 1616–1633 (2019)
44. Ellabban, O., Abu-Rub, H.: Z-source inverter: Topology improvements review. IEEE Ind. Electron. Mag. 10(1), 6–24 (2016)
45. Yang, B., et al.: Improved transformerless inverter with common-mode leakage current elimination for a photovoltaic grid-connected power system. IEEE Trans. Power Electron. 27(2), 752–762 (2012)
46. Ahmed, T., Soon, T.K., Mekhilef, S.: A single phase doubly grounded semi-Z-source inverter for photovoltaic (PV) systems with maximum power point tracking (MPPT). Energies 7(6), 3618–3641 (2014)
47. Santhoshk, B.K., et al.: Critical review of PV grid-tied inverters. Energies 12(10), 1–26 (2019)
48. Nguyen, M.K., Lim, Y.C., Choi, J.H.: A novel switched-inductor quasi-Z-source inverters. IET Power Electron. 5(7), 1017–1025 (2012)
49. Deng, K., et al.: An improved switched-inductor quasi-Z-source inverter. In: Proceedings of 1st Int. Future Energy Electronics Conference, IFEEC 2011, Tainan, Taiwan, 3-6 November 2013, pp. 354–358
50. Deng, K., et al.: An extended switched-inductor quasi-Z-source inverter. J. Electr. Eng. Technol. 9(2), 541–549 (2014)
51. Deng, K., Zheng, J., Mei, J.: Novel switched-inductor quasi-Z-source inverter. J. Power Electron. 14(1), 11–21 (2014)
52. Nguyen, M., Lim, Y., Moon, C.: Embedded switched-inductor Z-source inverters. J. Power Electron. 13(1), 9–19 (2013)
53. Gao, F., et al.: Embedded switched-inductor Z-source inverters. IET Power Electron. 4(2), 181–193 (2011)
54. Suraparai, R.K., Das, P.: A Z-source-derived coupled-inductor-based high voltage gain microinverter. IEEE Trans. Ind. Electron. 65(6), 5114–5124 (2018)
55. Ahmed, H.F., et al.: Switched-coupled-inductor quasi-Z-source inverter. IEEE Trans. Power Electron. 2(31), 1241–1254 (2016)
56. Ahmed, F., et al.: A high voltage gain switched-coupled inductor quasi-Z-source inverter. In: Proceedings of Int. Power Electronics Conference, IPEEC 2014, Hiroshima, Japan, 18-21 May 2014, pp. 848–848
57. Loh, P.C., Blaabjerg, F.: Magnetically coupled impedance-source inverters. IEEE Trans. Ind. Appl. 45(9), 2177–2187 (2013)
58. Bajestan, M.M., Shamsinejad, M.A.: Two new magnetically coupled-inductor Z-source inverters with high voltage boost capability. 9th Annual IEEE Trans. Power Electron. 29(7), 3435–3463 (2011)
59. Nguyen, M.K., Lim, Y.C., Park, S.J.: Improved trans-Z-source inverter with continuous input current and boost inverter capability. IEEE Trans. Power Electron. 28(10), 4500–4510 (2013)
60. Siwakoti, Y.P., et al.: Y-source impedance network. IEEE Trans. Power Electron. 29(7), 3250–3254 (2014)
61. Thangaprapaksh, S., Krishnan, A.: Implementation and critical investigation on modulation schemes of three phase impedance source inverter. Iran. J. Electr. Electron. Eng. 6(2), 84–92 (2010)
62. Farhi, H., Madadi, H.: Enhanced boost Z-source inverters with switched Z-inductance. IEEE Trans. Ind. Electron. 63(2), 691–703 (2016)
63. Jagan, V., Das, S.: Reduced capacitor stress enhanced boost improved-Z-source inverter. In: Proceedings of India Council Int. Conference, IETIPowerElectron. 10(12), 1518–1528 (2017)
86. Ravindranath, A., et al.: Analysis and PWM control of switched boost inverter. IEEE Trans. Ind. Electron. 12(60), 5593–5602 (2013)
87. Mishra, S., et al.: Switched-boost inverter based on inverse Watkins–Johnson topology. In: Proceedings of IEEE Energy Conversion Congress and Exposition, Phoenix, AZ, USA, 17–22 September 2011, pp. 4208–4211
88. Mishra, S., et al.: Inverse Watkins–Johnson topology-based inverter. IEEE Trans. Power Electron. 3(27), 1066–1070 (2012)
89. Gambhir, A., Mishra, S.: Gain enhancement of switched boost inverter using a novel PWM scheme. In: Proceedings of IEEE Energy Conversion Congress and Exposition, Baltimore, MD, USA, 29 September–3 October 2019, pp. 2794–2799
90. Nguyen, M.K., et al.: A family of PWM control strategies for single-phase quasi-switched boost inverter. IEEE Trans. Power Electron. 34(2), 1458–1469 (2019)
91. Adda, R., et al.: DSP based PWM control of switched boost inverter for DC nanogrid applications. 38th Annual Conference of the IEEE Industrial Electronics Society, IECON 2012, Montreal, QC, Canada, 25–28 October 2012, pp. 5285–5290
92. Adda, R., et al.: Synchronous-reference-frame-based control of switched boost inverter for standalone DC nanogrid applications. IEEE Trans. Power Electron. 3(28), 1219–1233 (2013)
93. Kumar, A., et al.: Analysis and control of enhanced switched boost inverter for wide duty cycle operation. IEEE Access 7, 45427–45439 (2019)
94. Nguyen, M.K., et al.: A class of quasi-switched boost inverters. IEEE Trans. Ind. Electron. 3(62), 1526–1536 (2015)
95. Babaei, E., et al.: A new topology for Z-source inverter based on switched-inductor and boost Z-source inverter. J. Aut. Power Eng. 3(2), 167–184 (2015)
96. Nguyen, M., et al.: A comparison between single-phase quasi-Z-source and quasi-switched boost inverters. IEEE Trans. Ind. Electron. 62(10), 6336–6344 (2015)
97. Nozadian, M.H.B., et al.: Steady state analysis of dual switched boost inverter. In: Proceedings of Int. Conference on Compatibility, Power Electronics and Power Engineering, Doha, Qatar, 10-12 April 2018, pp. 1–6
98. Zhang, G., et al.: A Z-source half-bridge inverter. IEEE Trans. Ind. Electron. 61(3), 1269 (2014)
99. Zhang, G., et al.: A new topology for Z-source half-bridge inverter with low voltage stress on capacitors. Electr. Power Syst. Res. 140, 722–734 (2016)
100. Babaei, E., et al.: Steady-state and small-signal analysis of high-voltage gain half-bridge switched boost inverter. IEEE Trans. Ind. Electron. 63(6), 3546–3553 (2016)
101. Babaei, E., Shokati Asl, E.: High-voltage gain half-bridge Z-source inverter with low-voltage stress on capacitors. IEEE Trans. Ind. Electron. 64(1), 191–197 (2017)
102. Asl, E.S., et al.: High voltage gain half-bridge quasi-switched boost inverter with reduced voltage stress on capacitors. IET Power Electron. 10(9), 1095–1106 (2017)
103. Asl, E.S., et al.: New half-bridge and full-bridge topologies for a switched-boost inverter with continuous input current. IEEE Trans. Ind. Electron. 65(4), 3188–3197 (2018)
104. Nguyen, M.K., et al.: Class of high boost inverters based on switched-inductor structure. IET Power Electron. 8(5), 750–759 (2015)
105. Chen, Z., et al.: An equivalent voltage source placement rule for impedance source network and performance assessment. IEEE Trans. Ind. Electron. 65(10), 8382–8392 (2017)
106. Babaei, E., et al.: Developed embedded switched-Zsource inverter. IET Power Electron. 9(9), 1828–1841 (2016)
107. Nguyen, M., et al.: Switched-capacitor quasi-switched boost inverters. IEEE Trans. Ind. Electron. 65(6), 5105–5113 (2018)
108. Nguyen, M., et al.: High voltage gain quasi-switched boost inverters with low input current ripple. IEEE Trans. Ind. Inf. 15(9), 4857–4866 (2019)
109. Nozadian, M.H.B., et al.: Steady-state analysis and design considerations of high voltage gain switched Z-source inverter with continuous input current. IEEE Trans. Ind. Electron. 64(7), 5342–5350 (2017)
110. Nozadian, M.H.B., et al.: High step-up single-phase switched Z-source inverter: Steady-state analysis and cost evaluation. IET Power Electron. 12(4), 639–647 (2019)
111. Reza Motiar, et al.: High Gain Quasi-Switched Boost Inverter With Optimal Performance Parameters. IEEE Transactions on Transportation Electrification 6, (2), 554–567 (2020). http://doi.org/10.1109/tte.2020.2984159
112. Yuan, J., et al.: A switched quasi-Z-source inverter with continuous input currents. Energies 13(6), 1390 (2020)
113. Gu, Y., et al.: Enhanced-boost quasi-Z-source inverter with an active switched Z-network. IEEE Trans. Ind. Electron. 65(10), 8372–8381 (2018)
114. Zhu, X., et al.: A high boost active switched quasi-Z-source inverter with low input current ripple. IEEE Trans. Ind. Inf. 15(9), 5341–5354 (2019)
115. Zhu, X., et al.: Enhanced boost quasi-Z-source inverters with active switched-inductor boost network. IET Power Electron. 11(11), 1774–1787 (2018)
116. Ho, A.V., et al.: Development of multi-cell active switched capacitor and switched-inductor Z-source inverter topologies. J. Power Electron. 14(5), 834–841 (2014)
117. Ho, A.V., et al.: Active switched quasi-Z-source inverter with high-boost ability for low-voltage renewable energy sources. In: Proceedings of Int. Conference on Clean Electrical Power, ICCEP 2015, Taormina, Italy, 16–18 June 2015, pp. 627–632
118. Ho, A.V., et al.: Extended boost active-switched capacitor/switched-inductor quasi-Z-source inverters. IEEE Trans. Power Electron. 30, 5681–5690 (2015)
119. Ho, A.V., Chun, T.W.: Topologies of active-switched quasi-Z-source inverters with high-boost capability. J. Power Electron. 16(5), 1716–1724 (2016)
120. Ho, A.V., et al.: Embedded quasi-Z-source inverters based on active switched-capacitor structure. 42nd Annual Conference of the IEEE Industrial Electronics Society, IECON 2016, Florence, Italy, 23-26 October 2016, pp. 3384–3389
121. Ho, A., et al.: Switched-capacitor embedded quasi-Z-source inverters with advanced boosting capability. In: Proceedings of IEEE Int. Conference on Industrial Technology, Melbourne, Australia, 13-15 February 2019, pp. 1093–1098
122. Ahmad, A., Singh, R.K.: Active-switched-capacitor based diode assisted and capacitor assisted extended switched boost Z-source inverters. In: Proceedings of IEEE Energy Conversion Congress and Exposition, Portland, OR, USA, 23-27 September 2018, pp. 2594–2600
123. Ahmad, A., et al.: Switched-boost-modified Z-source inverter topologies with improved voltage gain capability. IEEE Trans. Emerg. Sel. Topics Power Electronics 6(4), 2227–2244 (2018)
124. Sabahi, M., et al.: An extended quasi-switched Z-source inverter. 10th Annual Power Electronics, Drives Systems and Technologies Conference, PEDSTC 2019, Shiraz, Iran, 12-14 February, pp. 189–194
125. Ahmad, A., et al.: A family of enhanced voltage gain switched-boost impedance-source inverter topologies for renewable energy resources. In: Proceedings of IEEE Energy Conversion Congress and Exposition, Baltimore, MD, USA, 29 September–3 October 2019, pp. 4353–4358
126. Ahmad, A., et al.: Switched-capacitor based modified extended high gain switched boost Z-source inverters. IEEE Access 7, 179918–179928 (2019)
127. Bussa, V.K., et al.: Enhanced high-gain SLC-ZSI at low duty region. IET Power Electron. 12(6), 1532–1544 (2019)