**Tuning the electrical performance and bias stability of a semiconducting SWCNT thin film transistor with an atomic layer deposited AlZrO<sub>x</sub> composite**

Jun Li, Chuan-Xin Huang and Jian-Hua Zhang

Solution-processed semiconducting single-walled carbon nanotube (s-SWCNT) thin film transistors (TFTs) based on different atomic layer deposited AlZrO<sub>x</sub> insulators are fabricated and characterized. It is found that increasing the Al concentration in the AlZrO<sub>x</sub> insulator can reduce leakage current and decrease the surface roughness of the AlZrO<sub>x</sub> insulator. Compared with the device with a ZrO<sub>2</sub> insulator, the electrical performance, including subthreshold swing, I<sub>on</sub>/I<sub>off</sub> and hysteresis, and negative bias stability of s-SWCNT TFTs with the AlZrO<sub>x</sub> insulator has been significantly improved. The s-SWCNT TFT based on AlZrO<sub>0.3</sub> with a ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> cycle ratio of 1/2 reveals a superior electrical performance with an average mobility of 35.2 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, a high on/off ratio of 3.7 × 10<sup>5</sup>, a low subthreshold swing of 0.09, a small hysteresis of 0.1 V, and a small threshold voltage shift of 1.62 V under a negative bias stress of –3 V for 1800 s. The improvement of electrical performance and stability for the s-SWCNT TFT with the AlZrO<sub>x</sub> insulator is attributed to the smooth surface and less AlZrO<sub>x</sub>/s-SWCNT interface traps. Our results suggest that using an AlZrO<sub>x</sub> film as a gate insulator can be a useful technique to achieve high performance and more reliable solution-processed s-SWCNT TFTs.

Introduction

Single-walled carbon nanotube (SWCNT) thin film transistors (TFTs) have shown potential in the next generation flexible electronic devices due to their high carrier mobility, high chemical stability, transparency, and excellent mechanical properties. However, conventional SWCNTs contain both metallic and semiconducting SWCNTs, which results in a poor on/off current ratio and high off state current. In order to improve the on/off current ratio, solution-processed pre-separated high-purity semiconducting SWCNTs were recently reported for high performance TFTs. Selective removal of metallic CNTs via electrical breakdown has been studied to increase the on/off current ratio. However, these methods cause serious destruction of the remaining nanotubes in the networks. In order to achieve low-cost fabrication, solution processed semiconducting SWCNTs have been used for application in transistors. Many methods, such as gradient ultracentrifugation, gel chromatography, and selective extraction by conjugated polymers, have demonstrated the effective isolation of semiconducting SWCNTs. Despite the separation of metallic and semiconducting SWCNTs, the choice of gate dielectric is still a key issue in electrical improvement of semiconducting SWCNT TFTs because the electrical properties of SWCNT-TFTs are strongly dependent on the surface conditions, dielectric constant and leakage current of the dielectric layer. In previous works, thermally grown SiO<sub>2</sub> gate insulator is frequently studied for semiconducting SWCNT TFT. However, the process temperature and low dielectric constant of thermally grown SiO<sub>2</sub> insulator is difficult to require the demand of high performance and flexible SWCNT TFT. High k materials, such as ZrO<sub>2</sub>, HfO<sub>2</sub>, have been prepared for high performance SWCNT TFT. Although ZrO<sub>2</sub> shows a high permittivity of 20–25, it suffers from its high leakage current due to a narrow band gap and existing oxygen vacancies. To address this disadvantage, cation doping is considered as a feasible method to improve band gap and suppress oxygen vacancies of ZrO<sub>2</sub>. Recently, yttrium–scandium oxide high-k dielectric is deposited by a solution process for TFT application. Sputtered amorphous strontium titanate film can be used as gate insulator of low-voltage TFTs. Furthermore, Al<sub>2</sub>O<sub>3</sub> is a promising gate dielectric material because of its amorphous structure, low-leakage current, acceptable dielectric constant (6.5–9), and wide band gap (5.6–7.8 eV). Combining both advantages of ZrO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>, it is expected to develop a novel dielectric material AlZrO<sub>x</sub> to meet the requirement of high performance semiconducting SWCNT TFTs. Compared to other deposition methods, atomic layer deposition (ALD) is capable of producing high quality conformal film with control of the thickness and composition of the films at the atomic level. Ultimately, AlZrO<sub>x</sub>...
gate dielectric with high dielectric constant and low leakage current can be optimized by tuning the Al content.

In the work, AlZrO₃ high-k gate insulators with different Al contents are firstly prepared and semiconducting SWCNT TFTs with different AlZrO₃ insulators were fabricated. The influence of Al content on the electrical performance, structure, and surface topography of AlZrO₃ insulators are investigated. The electrical performance and temperature stress stability of SWCNT TFTs with different AlZrO₃ insulators are analyzed. The work aims to supply a facile strategy to enhance performance and bias stability of semiconducting SWCNT thin film transistor with atomic layer deposited AlZrO₃ composite.

### Experimental

The bottom gate top-contact-type TFTs were fabricated on the highly-doped Si substrate with ZrO₂ and AlZrO₃ thin films grown by atomic layer deposition as gate insulators. The structure of device is shown in Fig. 1(a). During deposition process, precursors for Zr, Al and O were Tetrakis dimethyl amino zirconium (TDMAZr), Al(CH₃)₃ (TMA), and H₂O, respectively. TDMAZr and TMA precursors are purchased from Jiangsu Fu Na Electronic Technology Co., Ltd (China) and Air Liquid Holding Co. Ltd (France). The deposition temperature is about 250 °C. Typical pulsing sequences during ALD process are 1/5/3/5 s (TDMAZr/Ar purge/H₂O/Ar purge) and 1/4/2/5 s (TMA/Ar purge/H₂O/Ar purge) for the growth of ZrO₂ and Al₂O₃ film, respectively. The Al doping concentration in the AlZrO₃ film was controlled by adjusting the cycle ratio of the Al₂O₃ and ZrO₂ processes. The cycle ratio of ZrO₂ and Al₂O₃ are 2/1, 1/1, and 1/2 for AlZrO₃₋₁, AlZrOₓ₋₂, and AlZrOₓ₋₃, respectively. The thickness of all AlZrOₓ films was controlled by the total deposition cycles and fixed at 170 nm. For the Al₂O₃ and ZrO₂ film, the overall reactions between the precursors and the surface can be shown:

\[
2\text{Al(CH}_3\text{)}_3 + 3\text{H}_2\text{O} \rightarrow \text{Al}_2\text{O}_3 + 3\text{CH}_4 \tag{1}
\]

\[
\text{Zr(N(CH}_3\text{)}_2)_4 + 2\text{H}_2\text{O} \rightarrow \text{ZrO}_2 + 4\text{H(N(CH}_3\text{)}_2) \tag{2}
\]

The Ni (10 nm)/Au (90 nm) source and drain electrodes were patterned onto the Si/AlZrO₃ wafer by a photolithography process with the channel width (W) of 20 μm and channel length (L) of 10 μm. Next, the well-sonicated 99.9% semi-SWCNTs (Nanointegris, Arc discharge nanotube, average diameter range of 1.4 nm and average length of 1 μm) precursor solution was drop-casted onto the channel region as the active material of p-channel transistors with the solution concentration of 0.1 mg mL⁻¹ and the volume of 20 μL at room temperature. The semiconducting SWCNTs were enriched by polymer extraction, so the channel region was cleaned by toluene to remove the polymer. The surface morphology of the semiconducting SWCNTs is shown in Fig. 1(b).

The thickness of thin film was measured by the alpha step (Alpha-Step IQ). The electrical characteristics of semi-SWCNTs TFTs were measured using Agilent E3647A Dual output DC power supply and Keithley 6485 Picoammeter. The capacitance characteristics were measured by Agilent E4980A LRC meter. The surface morphology of thin films was investigated using atomic force microscopy (SII NanoTechnology SPI 4000) with tapping mode. The roughness parameters are as measured over 1.5 × 1.5 μm², and evaluated using the software supplied with the instrument. The structure of AlZrOₓ thin films was measured by grazing incidence X-ray diffraction (GIXRD) scans using Cu Kα radiation. The X-ray source was composed of a sealed X-ray tube, a multilayer monochromator able to select a parallel beam of Cu Kα radiation and a system of crossed slits defining a beam of appropriate size. GIXRD spectra were collected on a position sensitive detector (Inel CPS120). The angle of incidence θₛ = 0.5° was chosen as not widely exceeding the critical angle for total external reflection of AlZrOₓ. The chemical bonding states of films were carried out with the X-ray photoelectron spectroscopy (XPS) (Thermo-ESCALAB250XL) in ultrahigh vacuum (UHV).

### Results and discussion

Fig. 2(a) shows the GIXRD patterns of AlZrOₓ films with different Al contents. In the previous work,²⁷ it is verified that ZrO₂ film shows a crystalline structure with a sharp diffraction peak of 35.2°. When Al content is doped into ZrO₂ film, diffraction peak is not observed in the XRD patterns. It suggests that AlZrOₓ film shows the amorphous nature. The crystallization-to-amorphous transition is achieved by adding a suitable dopant, because the original bond structure order is distorted.²⁸ In addition, the amorphous AlZrOₓ film is suitable to prepare large-size and uniform thin films. The insulating properties of AlZrOₓ films with different Al content are characterized by measuring the leakage current versus bias voltage, as shown in Fig. 2(b). The leakage current density of ZrO₂ thin film is 2.2 × 10⁻⁸ mA cm⁻² at the electrical field strength of 2 MV cm⁻¹. The increased leakage current density is attributed to crystalline grain boundaries of ZrO₂, which can acts as current leakage paths and defect/break-down centers.²⁹ For comparison, the leakage current density of AlZrOₓ film is decreased with increasing Al content. The leakage current density of AlZrOₓ₋₁ thin film is 3.5 × 10⁻⁹ mA cm⁻² at the electrical field strength of 2 MV cm⁻¹. The value...
Al 2p of AlZrO$_{x-1}$, AlZrO$_{x-2}$, and AlZrO$_{x-3}$ is 73.6, 74.0, and 74.3 eV, respectively. It is easily seen that the binding energy of Al 2p of all AlZrO$_x$ films are lower than that of Al$_2$O$_3$ (74.8 eV). Both Zr 3d and Al 2p peaks for AlZrO$_x$ thin films shift to higher binding energy with increasing Al concentration. It is found that the leading contribution is the charge transfer contribution. The charges transfer can be estimated with DFT-LDA calculations. The similar result is previously reported. In addition, it suggests that the AlZrO$_x$ films mainly consist of Zr–O–Al bonds and present a homogenous structure with negligible phase-separated ZrO$_2$ and Al$_2$O$_3$. The similar result is reported by other groups. The real concentrations of Al are 20.99%, 25.74%, and 30.0% for AlZrO$_{x-1}$, AlZrO$_{x-2}$, and AlZrO$_{x-3}$, respectively.

Fig. 4 shows the AFM images of AlZrO$_x$ insulators with different Al content. The root mean square (rms) of ZrO$_2$, AlZrO$_{x-1}$, AlZrO$_{x-2}$ and AlZrO$_{x-3}$ film is 1.2, 0.86, 0.66 and 0.46 nm, respectively. It suggests that Al doping can reduce rms of AlZrO$_x$ film and improve the surface roughness of AlZrO$_x$. In previous XRD analysis, Al doping can suppress the formation of grain boundaries. It is reported that smooth insulator surface could induce much less interface defects and obtain a better insulator-channel interface, which leads to higher mobility of TFTs. Thus, smooth AlZrO$_x$ insulator is expected to fabricate high performance semiconducting SWCNT TFTs.

Fig. 5 shows the transfer characteristics and hysteresis of semiconducting SWCNT TFTs with different AlZrO$_x$ insulators. The transfer characteristic of SWCNT TFTs is measured between gate voltage of 3 V and −3 V with a fixed drain bias voltage of −3 V. The low operating voltage suggests that it is suitable to fabricate electronic devices with low power consumption. The turn-on voltage ($V_{on}$) shows a negative voltage direction shift with the increase in the Al concentration. It is ascribed to the decrease in capacitance with the increase in the Al concentration of AlZrO$_x$ film. The field mobility ($\mu$) and threshold voltage ($V_T$) can be extracted from the following equation

$$
\mu = \frac{C \times \Delta E_d}{6V_d \times L}
$$

where $C$ is the capacitance, $\Delta E_d$ is the change in energy, $V_d$ is the drain voltage, and $L$ is the channel length.
The transfer characteristics and hysteresis of semiconducting SWCNT TFTs with different gate insulators. (a) ZrO$_2$, (b) AlZrO$_{1-x}$, (c) AlZrO$_{x-2}$, (d) AlZrO$_{x-3}$.

\[
I_{DS} = (V_{GS} - V_T)^2 \times W \mu C_{i}/2L, \quad V_{DS} > V_{GS} - V_T
\]  

(3)

where \(I_{DS}\) is the drain-source current, \(W\) is the width of channel, \(L\) is the length of channel, \(V_{GS}\) is the gate voltage, and \(C_i\) is the intrinsic capacitance. For SWCNT transistors, the intrinsic capacitance can be calculated using eqn (4) by considering the effect of electrostatic coupling between semi-SWCNTs.\(^{40}\)

\[
C_i = \left\{ \frac{1}{2\pi\epsilon_0\epsilon_i} \times \ln \left[ A_0 \times \frac{\sinh(2\pi\epsilon_i/t_0)}{\pi} \right] + \frac{1}{C_0} \right\}^{-1} \times A_0^{-1}
\]  

(4)

where \(\epsilon_0\) is the vacuum permittivity, \(\epsilon_i\) is dielectric constant of dielectric layer, \(t_i\) is the thickness of dielectric layer, \(C_0 = 4 \times 10^{-10} \text{ F m}^{-1}\) is the quantum capacitance of semi-SWCNTs, \(R = 1 \text{ nm}\) is the average radius of semi-SWCNTs and \(A_0^{-1} = 2.25\) tubes per \(\mu\text{m}\) is the linear density of semi-SWCNTs. In our case, the calculated intrinsic capacitance is estimated to be approximately 24.5\%, 27.0\%, 31.2\%, and 29.9\% of the gate capacitance based on the parallel plate model, respectively. Consequently, the average intrinsic \(\mu\) of ZrO$_2$, AlZrO$_{1-x}$, AlZrO$_{x-3}$, and AlZrO$_{x-3}$ based TFTs are calculated to be 28.7, 30.6, 33.3, and 35.2 \(\text{cm}^2\ \text{V}^{-1}\ \text{s}^{-1}\), respectively. The average intrinsic \(\mu\) of the devices are tested from the total of 25 devices. The results shows a very strong control on the electrical performance of s-SWCNT TFT by controlling the Al concentration in AlZrO$_3$ insulator. The average mobility improvement of SWCNT TFTs with AlZrO$_{x-3}$ insulator is attributed to smooth surface and low interface trap states, leading to the reduced probability of carrier scattering. The threshold voltage of the device is reduced from 3.2 to --0.5 V with increasing Al content. The result is attributed to the increased capacitance with increasing Al content. More details are shown in Table 1.

The hysteresis of the device is observed in the \(I_{DS}\) versus \(V_{GS}\) characteristics as shown in Fig. 5. The hysteresis of AlZrO$_{x-3}$ based TFT shows a small hysteresis of 0.1 V, which is obviously smaller than that (1.43 V) of ZrO$_2$ based TFT. Generally, hysteresis in the SWCNT transistor is attributed to trap states in the dielectric or SWCNT/dielectric interface.\(^{41}\) It is reported that hydroxyl groups (–OH) present on the surface of dielectric layer is considered to be interface defects and significant contributors to hysteresis.\(^{42}\) Upon applying a gate bias of 3 V, the negative charges formed on the surface of gate insulator can be trapped by --OH group. It facilitates the conduction during the forward sweep in gate voltage. Thus, the threshold voltage of the transistor will shift toward the positive direction. Conversely, a negative gate bias discharges –OH groups into their neutral states, thereby reducing the conductivity for hole transport during the reverse sweep. It suggests that Al doping can effectively reduce the trap states in the ZrO$_2$ and SWCNT/insulator interface. The results also verified the above XRD and XPS analysis. The effect trap density of states (\(N_{\text{trap}}\)) of semiconducting SWCNT TFTs can be estimated by the following equation\(^{41,44}\):

\[
SS = \frac{dV_{GS}}{d\left(\log I_{DS}\right)}
\]  

(5)

\[
SS = \frac{kT}{e} \ln \frac{10}{1 + e^2N_{\text{trap}}}
\]  

(6)

where SS is the subthreshold swing, \(k\) is the Boltzmann constant, \(T\) is temperature, and \(C_i\) is the intrinsic capacitance. The effective trap density for ZrO$_2$, AlZrO$_{1-x}$, AlZrO$_{x-3}$, and AlZrO$_{x-3}$ based TFTs are estimated to be \(4.33 \times 10^{11}\), \(2.82 \times 10^{11}\), \(1.92 \times 10^{11}\), and \(1.34 \times 10^{11}\) \(\text{cm}^{-2} \text{eV}^{-1}\), respectively. AlZrO$_{x-3}$ based TFTs shows a smaller trap density, which is attributed to smooth surface and less trap in AlZrO$_{x-3}$ film. The effective trap density is obviously smaller than that of SWCNT-TFTs with SiO$_2$ and SiN$_x$ gate dielectric.\(^{44}\)

The negative gate bias stability of semiconducting SWCNT TFTs with different AlZrO$_3$ insulators is evaluated. Fig. 6 shows the transfer characteristics (\(V_{DS} = -3 \text{ V}\)) before and after bias stress at a \(V_{GS} = -3 \text{ V}\) for 1800 s in ambient air. For all devices, the transfer characteristics shift slightly toward the negative direction with increasing the stress time. The \(V_T\) shift (\(\Delta V_T\)) of the device with AlZrO$_3$ insulator is smaller than that of the device with ZrO$_2$ insulator under similar stress condition. \(\Delta V_T\) of ZrO$_2$, AlZrO$_{1-x}$, AlZrO$_{x-3}$, and AlZrO$_{x-3}$ based TFTs for 1800 s stress time is 5.01, 3.24, 2.5, and 1.62 \text{ V}, respectively. It suggests that the negative bias stability is improved with increasing the Al content in AlZrO$_3$ insulator. The negative gate bias instabilities of semiconducting SWCNT TFTs are generally considered to be due to the hole trapping at the interface between the
semiconducting SWCNT channel layer and ZrAlO\(_x\) gate insulator or ZrAlO\(_x\) bulk gate insulator. The accumulated hole slowly fills up these trap states under negative gate bias stress. After removal of the stress voltage, the trapped charge can be slowly released again. In addition, the origin of the threshold voltage shift with stress time can be expressed by the stretched exponential model:

\[
|\Delta V_T| = \Delta V_{T0}\{1 - \exp\left(-\left(t/t\right)^\beta\right)\}
\]

where \(\Delta V_{T0}\) is the saturated threshold voltage at infinite time, \(\beta\) and \(\tau\) are the exponent of the trapping rate and the relaxation time of the trapped charges, respectively. The obtained \(\tau\) values are \(6.59 \times 10^2, 8.24 \times 10^2, 1.24 \times 10^3\), and \(2.63 \times 10^3\) s for semiconducting SWCNT TFT with ZrO\(_2\), AlZrO\(_{x-1}\), AlZrO\(_{x-2}\), and AlZrO\(_{x-3}\), respectively. It demonstrates that the degradation of AlZrO\(_x\) based TFT is slower than that of ZrO\(_2\)-based TFT under a long-time operation. The long trapping time leads to capturing holes frequently at the gate dielectric or at the interface between the gate insulator and SWCNT channel. Thus, it results in a small threshold voltage shift at the same stress conditions. Detailed comparison of the previous works has been shown in Table 2. It is easily seen that our SWCNT transistors have a high mobility and good stability.

The impact of temperature stress on the electrical performance of semiconducting SWCNT TFTs is also characterized. Fig. 7 shows the transfer curves of semiconducting SWCNT TFTs with temperature varying from 293 to 353 K. For all of the devices, the on-state current and the mobility are enhanced with increasing temperature. It is reported that temperature dependent measurements of SWCNT TFTs is consistent with thermally activated transport. Thus, the thermally activated drain current can be described by the following relation: 

\[
I_{DS} \propto \exp(-E_a/kT),
\]

where \(T\) and \(E_a\) are temperature and activation energy, respectively. At high temperature, polarons are thermally activated to hop between localized states in a faster manner, resulting in high mobility. In addition, the threshold voltage shift of the device under same temperature stress decreases with increasing Al content in the AlZrO\(_x\) insulator. The device with AlZrO\(_{x-3}\) shows a small threshold voltage shift of 1.18 V under the temperature stress of 353 K. It is reported that the threshold voltage shift is correlated with the total density of states, consisting of the density of states of the bulk channel and interface trap density. Thus, a smaller threshold voltage shift can be attributed to the fact that adding Al into ZrO\(_2\) film can improve the surface roughness and reduce interface trap states. The result is consistent with the previous conclusion.

### Conclusions

In summary, AlZrO\(_x\) films with different Al contents have been successfully prepared by atomic layer deposition. Increasing Al concentration in the AlZrO\(_x\) insulator can reduce leakage current and decrease the surface roughness of AlZrO\(_x\) insulator.
AlZrO\(_x\)-3 thin film shows a low leakage current density of 3.5 \(\times\) 10\(^{-9}\) mA cm\(^{-2}\) at the electrical field strength of 2 MV cm\(^{-1}\) and a small rms of 0.46 nm. The SWCNT TFT based on AlZrO\(_x\) with AlZrO\(_x\)-3 gate insulator exhibits a superior electrical performance with an average mobility of 35.2 cm\(^2\) V\(^{-1}\) s\(^{-1}\), a high on/off ratio of 3.7 \(\times\) 10\(^5\), a low subthreshold swing of 0.09, and a little hysteresis of 0.1 V, and a small threshold voltage shift of 1.62 V under negative bias stress of \(-3\) V for 1800 s. The improvement of electrical performance and stability for SWCNT TFT with AlZrO\(_x\) insulator is attributed to the smooth surface and less AlZrO\(_x\)/SWCNT interface trap. It suggests that AlZrO\(_x\) film combining the advantage of ZrO\(_2\) and Al\(_2\)O\(_3\) is a promising TFT with AlZrO\(_x\) for achieving high performance and more reliable solution-processed semiconducting SWCNT TFTs.

**Conflicts of interest**

There are no conflicts to declare.

**Acknowledgements**

The authors would like to acknowledge the financial support given by the Natural Science Foundation of China (61774100, 51302165), Shanghai Science and Technology Commission (15JC1402000) and National Key Research and Development Program of China (2016YFB0401105).

**Notes and references**

1. C. M. Homenick, R. James, G. P. Lopinski, J. Dunford, J. Sun, H. Park, Y. Jung, G. Cho and P. R. L. Malenfant, *ACS Appl. Mater. Interfaces*, 2016, 8, 27900.

2. C. Qiu, Z. Zhang, M. Xiao, Y. Yang, D. Zhong and L. M. Peng, *Science*, 2017, 355, 271.

3. C. Cao, J. B. Andrews, A. Kumar and A. D. Franklin, *ACS Nano*, 2016, 10, 5221.

4. B. Kim, S. Jang, M. L. Geier, P. L. Prabhuminirashi, M. C. Hersam and A. Dodabalapur, *Apppl. Phys. Lett.*, 2014, 104, 062101.

5. K. R. Reddy, K. P. Lee, A. I. Gopalan, M. S. Kim, A. M. Showkat and Y. C. Nho, *J. Polym. Sci., Part A: Polym. Chem.*, 2006, 44, 3355.

6. M. U. Khan, K. R. Reddy, T. Snguanwongchai, E. Haque and V. G. Gomes, *Colloid Polym. Sci.*, 2016, 294, 1599.

7. M. Cakici, K. R. Reddy and F. Alonso-Marroquin, *Chem. Eng. J.*, 2017, 309, 151.

8. B. Mortazavi, *Carbon*, 2017, 118, 25.

9. S. J. Kang, C. Kocbas, T. Ozel, M. Shim, N. Pimparkar, M. A. Alam, S. V. Rotkin and J. A. Rogers, *Nat. Nanotechnol.*, 2007, 2, 230.

10. B. K. Sarker, N. Kang and S. I. Khondaker, *Nanoscale*, 2014, 6, 4896.

11. K. R. Reddy, B. C. Sin, C. H. Yoo, W. Park, K. S. Ryu, J. S. Lee, D. Sohn and Y. Lee, *Scr. Mater.*, 2008, 58, 1010.

12. M. S. Arnold, A. A. Green, J. F. Hulvat, S. I. Stupp and M. C. Hersam, *Nat. Nanotechnol.*, 2006, 1, 60.

13. M. Jang, S. Kim, H. Jeong and S. Y. Ju, *Nanotechnology*, 2016, 27, 41LT01.

14. B. S. Flavel, K. E. Moore, M. Pfohl, M. M. Kappes and F. Henrich, *ACS Nano*, 2014, 8, 1817.

15. H. Liu, T. Tanaka and H. Kataura, *Nano Lett.*, 2014, 14, 6237.

16. Z. Li, J. Ding, J. Lefebvre and P. R. L. Malenfant, *Org. Electron.*, 2015, 26, 15.

17. T. Lei, X. Chen, G. Pitner, H. S. Philip Wong and Z. Bao, *J. Am. Chem. Soc.*, 2016, 138, 802.

18. R. S. Park, M. M. Shulaker, G. Hills, L. S. Liyanage, S. Lee, A. Yang, S. Mitra and H. S. P. Wong, *ACS Nano*, 2016, 10, 4599.

19. B. Kim, S. Jang, P. L. Prabhuminirashi, M. L. Geier, M. C. Hersam and A. Dodabalapur, *Appl. Phys. Lett.*, 2013, 103, 082119.

20. C. W. Lee, S. K. R. Pillai, X. N. Luan, Y. L. Wang, C. M. Li and M. B. Chan-Park, *Small*, 2012, 8, 2941.

21. W. Hu, B. Frost and R. L. Peterson, *J. Phys. D: Appl. Phys.*, 2016, 49, 115109.

22. S. Yadav and S. Ghosh, *ACS Appl. ACS Appl. Mater. Interfaces*, 2016, 8, 10436.

23. D. W. Park, S. Mikael, T. H. Chang, S. Gong and Z. Ma, *Appl. Phys. Lett.*, 2015, 106, 102106.

24. Y. Lee, W. Jeon, Y. Cho, M. H. Lee, S. J. Jeong, J. Park and S. Park, *ACS Nano*, 2016, 10, 6659.

25. Y. Widjaja and C. B. Musgravea, *Appl. Phys. Lett.*, 2002, 80, 3304.

26. J. H. Zhang, H. Zhang, Y. Q. Zheng, M. J. Wei, H. Ding, B. Wei and Z. L. Zhang, *Nanotechnology*, 2017, 28, 044002.

27. J. Meyer, H. Schmidt, W. Kowalsky, T. Riedl and A. Kahn, *Appl. Phys. Lett.*, 2010, 96, 243308.

28. J. Oh, S. Shin, J. Park, G. Ham and H. Jeon, *Thin Solid Films*, 2016, 599, 119.

29. W. Hu, B. Frost and R. L. Peterson, *J. Phys. D: Appl. Phys.*, 2016, 49, 115109.

30. P. Jin, G. He, D. Xiao, J. Gao, M. Liu, J. Lv, Y. Liu, M. Zhang, P. Wang and Z. Sun, *Ceram. Int.*, 2016, 42, 6761.

31. S. S. Jiang, G. He, J. Gao, D. Q. Xiao, P. Jin, W. D. Li, J. G. Lv, M. Liu, Y. M. Liu and Z. Q. Sun, *Ceram. Int.*, 2016, 42, 11640.

32. M. D. Morales-Acosta, M. A. Quevedo-López and R. Ramírez-Bon, *Mater. Chem. Phys.*, 2014, 146, 380.

33. A. Bhoolokam, M. Nag, A. Chasin, S. Steudel, J. Genoe, G. Gelinck, G. Groeseneken and P. Heremans, *J. Inf. Disp.*, 2015, 16, 31.

34. T. J. Park, J. H. Kim, J. H. Jang, C. K. Lee, K. D. Na, S. Y. Lee, H. S. Jung, M. Kim, S. Han and C. S. Hwang, *Chem. Mater.*, 2010, 22, 4175.

35. X. D. Huang, R. P. Shi, J. K. O. Sin and P. T. Lai, *IEEE Trans. Device Mater. Reliab.*, 2016, 16, 38.

36. R. Suri, C. J. Kirkpatrick, D. J. Lichtenwalner and V. Misra, *Appl. Phys. Lett.*, 2010, 96, 042903.

37. M. J. Guittet, J. P. Crocombette and M. Gautier-Soyer, *Phys. Rev. B*, 2001, 63, 125117.

38. L. Zhang, J. Li, X. W. Zhang, X. Y. Jiang and Z. L. Zhang, *Appl. Phys. Lett.*, 2009, 95, 072112.
39 A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. McIntyre, P. McEuen, M. Lundstrom and H. J. Dai, Nat. Mater., 2002, 1, 241.

40 Q. Cao, M. G. Xia, C. Kocabas, M. Shim, J. A. Rogers and S. V. Rotkin, Appl. Phys. Lett., 2007, 90, 023516.

41 T. J. Ha, D. Kiriya, K. Chen and A. Javey, ACS Appl. Mater. Interfaces, 2014, 6, 8441.

42 S. H. Jin, A. E. Islam, T. Kim, J. Kim, M. A. Alam and J. A. Rogers, Adv. Funct. Mater., 2012, 22, 2276.

43 J. Li, C. X. Huang, J. H. Zhang, W. Q. Zhu, X. Y. Jiang and Z. L. Zhang, RSC Adv., 2015, 5, 9621.

44 T. J. Ha, Electron. Mater. Lett., 2017, 13, 287.

45 S. W. Lee, S. Y. Lee, S. C. Lim, Y. D. Kwon, J. S. Yoon, K. Uh and Y. H. Lee, Appl. Phys. Lett., 2012, 101, 053504.

46 X. Cao, F. Wu, C. Lau, Y. Liu, Q. Liu and C. Zhou, ACS Nano, 2017, 11, 2008.

47 Z. Li, J. Ding, J. Lefebvre and P. R. L. Malenfant, Org. Electron., 2015, 26, 15.

48 J. Y. Jeon and T. J. Ha, IEEE Trans. Electron Devices, 2016, 63, 827.

49 J. Vaillancourt, H. Zhang, P. Vasinajindakaw, H. Xia, X. Lu, X. Han, D. C. Janzen, W. S. Shih, C. S. Jones, M. Stroder, M. Y. Chen, H. Subbaraman, R. T. Chen, U. Berger and M. Renn, Appl. Phys. Lett., 2008, 93, 243301.

50 J. Noh, M. Jung, K. Jung, G. Lee, S. Lim, D. Kim, S. Kim, J. M. Tour and G. Cho, Org. Electron., 2011, 12, 2185.

51 D. Lee, J. Yoon, J. Lee, B. H. Lee, M. L. Seol, H. Bae, S. B. Jeon, H. Seong, S. G. Im, S. J. Choi and Y. K. Choi, Sci. Rep., 2016, 6, 26121.

52 D. E. Johnston, M. F. Islam, A. G. Yodh and A. T. Johnson, Nat. Mater., 2005, 4, 589.

53 C. X. Huang, J. Li, Y. Z. Fu, J. H. Zhang, X. Y. Jiang and Z. L. Zhang, Appl. Phys. Lett., 2015, 107, 213504.

This journal is © The Royal Society of Chemistry 2017

RSC Adv., 2017, 7, 52517–52523 | 52523