Abstraction for Crash-Resilient Objects
(Extended Version)

Artem Khyzha* and Ori Lahav
Tel Aviv University, Israel

Abstract. We study abstraction for crash-resilient concurrent objects using non-volatile memory (NVM). We develop a library correctness criterion that is sound for ensuring contextual refinement in this setting, thus allowing clients to reason about library behaviors in terms of their abstract specifications, and library developers to verify their implementations against the specifications abstracting away from particular client programs. As a semantic foundation we employ a recent NVM model, called Persistent Sequential Consistency, and extend its language and operational semantics with useful specification constructs. The proposed correctness criterion accounts for NVM-related interactions between client and library code due to explicit persist instructions, and for calling policies enforced by libraries. We illustrate our approach on two implementations and specifications of simple persistent objects with different prototypical durability guarantees. Our results provide the first approach to formal compositional reasoning under NVM.

1 Introduction

Non-volatile memory (NVM, for short) is an emerging technology that enables byte addressable and high performant storage alongside with data persistency across system crashes. This combination of features allows researchers and practitioners to develop a variety of efficient crash-resilient data structures (see, e.g., [12, 29]). Recently, NVM has started to become available in commodity architectures of manufacturers such as Intel and ARM [4, 21], and formal (operational and declarative) models of these systems have been proposed [9, 23, 28].

Unfortunately, like other new technologies, NVM puts more burden on programmers. Indeed, to get close to the performance of DRAM, writes to the NVM are first kept in volatile (i.e., losing contents upon crashes) caches, and only later persist (i.e., propagate to the NVM), possibly not in the order in which they were issued. This results in counterintuitive behaviors (even for sequential programs) and requires careful management using barriers of different kinds (a.k.a. explicit persist instructions) for guaranteeing that the system recovers to a consistent state upon a failure. Combined with standard concurrency issues, programming on such machines is highly challenging.

* — Now at Arm Ltd, UK
To tackle the complexity and make NVM widely applicable, one would naturally want to draw on libraries encapsulating highly optimized concurrent crash-resilient data structures (a.k.a. persistent objects). This approach goes both ways: programmers should be able to reason about their code using abstract library specifications that hide the implementation details, and in turn, library developers should be able to verify “once and for all” their implementations against the guaranteed specifications abstracting away from a particular client program. From a formal standpoint, this indispensable modularity requires us to have a so-called (library) abstraction theorem: a correctness condition that guarantees the soundness of client reasoning that assumes the specification instead of the implementation. Put differently, the abstraction theorem should allow one to establish contextual refinement, i.e., conclude that the specification reproduces the implementation’s client-observable behaviors under any (valid) context. To the best of our knowledge, while several correctness criteria for persistent objects, akin to classical linearizability, have been proposed and have been established for multiple sophisticated implementations, none of them has been formally related to contextual refinement by an abstraction theorem of this kind for providing means to reason about client programs.

In this paper, we formulate and prove an abstraction theorem for concurrent programs utilizing non-volatile memory. We target the PSC (“Persistent Sequential Consistency”) model of [23], which enriches the standard sequentially consistent shared-memory with non-volatile storage using per-location FIFO buffers to account for delayed and out-of-order persistence of writes. PSC constitutes a relatively simple model that is very close to developer’s informal understanding of NVM. While existing hardware does not implement PSC as is, [23] presented compiler mappings from PSC to the x86 persistency model of [28], which can be used to ensure PSC semantics on Intel machines.

2 Key Challenges and Ideas

We outline the main challenges and the key ideas in our solutions. We keep the discussion informal, leaving the formal development to later sections.

2.1 Library Specifications

A choice of a formalism for specifying library behaviors is integral in stating a library abstraction theorem. For libraries of concurrent data structures (a.k.a. concurrent objects), a popular approach is to give specifications in terms of sequential objects with the help of the classical notion of linearizability [19], which requires every sequence of method calls and returns that is possible to produce in a concurrent program to correspond to a sequence that can be generated by the sequential object. In this approach, a sequential object, represented by a set of sequences of pairs of method invocations and their associated responses, constitutes the library specification. Then, abstraction allows the client to reason about calls to a concurrent library as if they execute (atomically) on a single
thread, or, equivalently, protected by a global lock \([7,11]\).

For libraries of crash-resilient objects, there is more than one natural way of interpreting sequential specifications and adapting the linearizability definition, and no single notion of correctness w.r.t. sequential specifications captures all different options. A crash-resilient object may ensure that all methods completed by the moment of crash survive through it, or that some prefix of them does. It may also choose different possibilities for methods in progress at the moment of crash (whether they are allowed take their effect at some later point after the crash or not). Multiple adaptations of linearizability have been proposed, each relating crash-resilient objects to sequential specifications in a different way. This includes: strict linearizability \([3]\), persistent atomicity \([17]\), and durable linearizability and its buffered variant \([22]\). Among them, buffered durable linearizability, which allows for efficient implementations, ended up not being compositional, which means that it may happen that two (non-interacting) libraries are both correct, but their combination is not. In fact, since each of the different notions is useful for particular objects, one may naturally want to mix different correctness notions in a single client program. This would force the client to reason with several alternatives for interpreting sequential specifications, and to make sure that they compose well with one another.

To approach this variety, we believe it is necessary to follow a different approach, which is standard in concurrent program verification (see, e.g., \([16,18,24]\)), and was applied before for deriving abstraction theorems in different contexts \([8,14,15]\). The idea is to take a library’s specification to be just another library, where the latter is intended to have a simpler implementation. Then, we define a library correctness condition stating what it means for one library \(L\) to refine another library \(L^\#\) (equivalently, for \(L^\#\) to abstract \(L\)), and prove an abstraction theorem that ensures that when the library correctness condition is met, the behaviors of any client using \(L\) are contained in the behaviors of the client using \(L^\#\). Such a theorem is only useful if the correctness condition avoids quantification over all possible clients, which would make the theorem trivial.

Using specification code has several advantages over correctness notions based on sequential specifications of libraries. First, specifications and implementations are expressed and reasoned about in a unified framework, alleviating the need to interpret the use of sequentially specified code by concurrent programs with system failures. Instead, the client of the theorem replaces complex library code with simpler specification code, and thus works with the semantics of a single language. Second, it enables a layered verification technique for library developers, allowing them to prove library correctness by introducing one or more intermediate implementations between \(L\) and \(L^\#\). Finally, this formulation of the abstraction theorem is compositional (a.k.a. local) by construction, meaning that objects can be specified and verified in isolation.

Now, “code as a specification” is only useful if the programming language is sufficiently expressive for desirable specifications. For concurrent objects, “atomic blocks”, often included in theoretic programming languages, provide a handy specification construct. For NVM, one similarly needs a way to govern the per-
sistence offering intuitive specifications for libraries and simpler reasoning about their clients. For that matter, viewing the out-of-order persistence of writes to different cache lines as the major source of counterintuitive behaviors in NVM, we propose a new specification construct, which we call persistence blocks. Roughly speaking, such blocks may only persist in their entirety, so that persistence blocks ensure an “all-or-nothing” persistency behaviors for the writes they protect.

For example, when recovering after a crash during a run of the tiny program \( \dot{x} := 1 ; \dot{y} := 1 \), due to out-of-order persistence (writes to different cache lines are not guaranteed to persist in the order in which there were issued), we may reach any combination of values satisfying \( \dot{x} \in \{0, 1\} \land \dot{y} \in \{0, 1\} \)\(^1\) In turn, if a persistence block is used, as in the program \( \text{beginPB}(\dot{x}, \dot{y}) ; \dot{x} := 1 ; \dot{y} := 1 ; \text{endPB}(\dot{x}, \dot{y}) \), then only \( \dot{x} = \dot{y} = 0 \lor \dot{x} = \dot{y} = 1 \) are possible upon recovery.

Our blocks are closely related to persistent transactions of the PMDK library \( [20] \) (but we avoid the term transaction, since persistence blocks do not ensure isolation when executed concurrently). In our technical development, we extend the PSC model with instructions for persistence blocks, and carefully construct their semantics to allow the abstraction result. We believe that persistence blocks are a useful specification construct for various data structures, where data consistency naturally involves multiple locations (often, pointers) being in-sync with one another.

### 2.2 Client-Library Interaction using Explicit Persist Instructions

The key to establishing a library abstraction theorem is in decomposing a program into two interacting sub-parts, a client and a library, and understanding the interactions between them. These interactions are usually defined in terms of histories, taken to be sequences of method invocations and responses, along with the values being passed. The library correctness condition (the premise of the abstraction theorem) compares the histories produced by using a library \( L \) to those produced by its specification \( L^* \) for a certain “most general client” (MGC, for short) that concurrently invokes arbitrary methods of \( L \) an arbitrary number of times with every possible argument. The abstraction theorem ensures that if the library correctness condition holds, then \( L \) refines \( L^* \) for any client.

Thus, for the abstraction theorem to hold, one has to make sure that the interactions between any client and the library are fully captured in the history produced by the library when used by the MGC. In crash-free sequentially consistent shared memory semantics, this is ensured by the standard assumption that the client and the library manipulate disjoint set of memory locations. Indeed, this restriction ensures that any client can communicate with the library only via values passed to and returned from method invocations, and these interactions are fully captured in the library’s histories. (This restriction can be alleviated to allow ownership transfer following \( [15] \)).

\(^1\) We use “overdots” to denote non-volatile variables. We assume that all variables are initialized to 0 and that \( \dot{x} \) and \( \dot{y} \) lie on different cache lines.
However, under NVM semantics, mutual interactions between the client and the library go beyond passed values, even when assuming disjointness of memory locations, which makes the standard notion of a library history insufficient. As a simple example, consider an interface with just one method \( f \), specified by \( L^\# = \{ f \mapsto \text{sfence}; \text{return} \} \). The \text{sfence} instruction, called “store fence”, is an explicit persist instruction meant to be used in conjunction with optimized barriers called “flush-optimal” (denoted by \( \text{fo}(\cdot) \)). Its role is to guarantee the persistence of previous write instructions that are guarded by flush-optimal instructions. Concretely, under PSC (following x86), after a thread executes \( \bar{x} := 1; \text{fo}(\bar{x}); \text{sfence} \), we know that the write of 1 to \( \bar{x} \) has persisted (i.e., been propagated to the NVM), while without the \text{sfence}, it may still sit in the volatile part of the memory system.

In turn, consider an implementation \( L \), given by \( L = \{ f \mapsto \text{return} \} \), that implements \( f \) by doing nothing. Clearly, \( L \) does not implement \( L^\# \) correctly. Indeed, for the (sequential) client program \( \bar{x} := 1; \text{fo}(\bar{x}); \text{call}(f); \bar{y} := 1 \) that uses \( L^\# \), we have \( \bar{y} = 1 \implies \bar{x} = 1 \) as a global invariant: if the system has crashed and we have \( \bar{y} = 1 \) in the NVM, then the \text{sfence} ensures that \( \bar{x} = 1 \) is in the NVM as well. Nevertheless, due to out-of-order persistence, if we use \( L \) in this program we may get \( \bar{y} = 1 \land \bar{x} = 0 \) after a crash. Now, the histories that the library \( L \) may produce for the MGC are all (well-formed) sequences of “call” and “return” transitions, which are exactly the same histories that \( L^\# \) produces. Thus, when inspecting histories of \( L \) and of \( L^\# \), we do not have sufficient information to see the difference between them.

Generally speaking, the challenge stems from the fact that certain explicit persist instructions (\text{sfence} and other instructions whose implementation in the hardware contains an implicit store fence, such as RMWs in x86), which can be executed by the library, impose conditions on the persistence of writes performed by the client that ran earlier on the same processor.

We address this challenge in two ways. First, we can sidestep the problem by weakening the semantics of store fences, making them relative to a set of locations (those used by the library or those used by the client). To do so, we extend the programming language with another instruction similar to a store fence, but only affecting a given set of locations, and we restrict its use by each component to mention only the locations it owns. The use of these localized instructions instead of store fences is sufficient to ensure that the interaction between client and library is fully captured in histories, and allows us to establish the expected abstraction theorem. We believe that most libraries do not intend to provide a store fence functionality to their clients, and can readily replace store fences with their localized counterparts. Doing so gives more freedom to alternative implementations of the same specification, which may, e.g., use alternative persist instructions without the store fence functionality (called “CLFlush” in [21]).

On the other hand, it is possible that in performance critical systems, clients would like to rely on a store fence that is executed anyway by the library for the library’s own needs. For that, the library developer needs to use a store fence in the library’s specification (rather than the localized counterpart), and
the abstraction theorem has to handle store fences with their standard global semantics. To do so, we expose (global) store fences in histories (together with method invocations and responses). Roughly speaking, it means that in addition to the standard requirement on values passed by method invocations and responses, for \( L \) to refine \( L' \), we would also require that \( L \) performs store fence whenever \( L' \) does (which does not hold for the example above). Our history notion in \( \mathcal{H} \) is set to allow store fences (alongside with their weaker localized versions), and the abstraction theorem in \( \mathcal{H} \) shows that these extended histories are expressive enough for defining the library correctness condition.

### 2.3 Handling Calling Policies

The third challenge we address concerns abstraction for libraries that enforce certain calling policies on their clients.\(^2\) For instance, a library implementing a lock may require that the calls of each thread for acquiring and releasing the lock perfectly interleave, and a library implementing a single-producer queue may require that only one thread is calling the enqueue method. In the context of NVM, libraries often demand that a distinguished recovery method is called after every crash before invoking any other method of the library. When the client uses the library in a way that violates the calling policy, the library developer ensures nothing, and the blame is assigned to the client.

In the presence of calling policies, the contextual refinement guaranteed by the library abstraction theorem, stating that all behaviors of a program \( \Pr[\!L] \) that uses \( L \) are also behaviors of the program \( \Pr[\!L'] \) that uses \( L' \), is only applicable for a program \( Pr \) that respects the calling policy of \( L \). An interesting compositionality question arises: Are we allowed to assume the library’s specification when checking if a program adheres to the calling policy (that is, require that \( \Pr[\!L'] \) adheres to the policy), or should this obligation be satisfied for the library’s implementation (that is, require that \( \Pr[\!L] \) adheres to the policy)?

The latter option would limit the applicability of the abstraction theorem for client reasoning. Indeed, it may be the case that establishing that \( \Pr[\!L] \) adheres to the policy depends on the implementation \( L \), whereas the abstraction theorem should allow reasoning without knowing the implementation at all. On the other hand, the former option seems circular, as it uses contextual refinement to establish its own precondition.

In this paper we show that requiring that \( \Pr[\!L'] \) adheres to the policy is actually sufficient for ensuring contextual refinement. Roughly speaking, our proof avoids circular reasoning by inspecting a minimal contextual refinement violation, for which we are able to establish policy adherence when using \( L \), given policy adherence when using \( L' \). To the best of our knowledge, this is a novel argument in the context of library abstraction. It is akin to DRF (data-race freedom) guarantees in weak memory concurrency, where often programs are guaranteed to have strong semantics (usually, sequential consistency) provided

\(^{2}\) This challenge is not particular to NVM, but, interestingly, to the best of our knowledge, it has not been addressed in previous work establishing abstraction theorems.
that certain race-freedom conditions hold in all runs under the *strong* semantics.

We note that many library’s calling policies are “structural”, namely they only enforce certain ordering constraints on the clients that do not depend on the values returned by the library (in particular, “execute recovery first” is a structural policy). In these cases, policy adherence holds even for an over-approximation $L_{stub}$ of $L$ that returns arbitrary values. Certainly, however, this is not always the case. For example, a library $L$ implementing standard list methods, `cons` and `head`, may require that `head` is only called on non-empty lists (like, e.g., `pop_front` in C++ that triggers undefined behavior if applied to an empty list; see [1]). Then, invoking `head` with the value returned from `cons` does adhere to the calling policy, but this is not the case for the over-approximated library $L_{stub}$, which allows `cons` to return the empty list.

3 NVM Programs: Syntax and Semantics

In this section we begin to present the formal settings for our results. As standard in memory models, it is convenient to break the operational semantics into: a *program* semantics (a.k.a. thread subsystem) and a *memory* semantics. We represent both components as labeled transition systems whose transition labels correspond to the operations they perform. We then consider the synchronized runs of the program and the memory, where program actions that interact with the memory are matched by actions executed by the memory system.

Next, we focus on the program part of the semantics, presenting both syntax (§3.1) and semantics (§3.2). We use the following standard notations.

**Notation for finite sequences.** For a finite alphabet $\Sigma$, we denote by $\Sigma^*$ (respectively, $\Sigma^+$) the set of all sequences (non-empty sequences) over $\Sigma$. We use $\epsilon$ to denote the empty sequence. The length of a sequence $s$ is denoted by $|s|$. We often identify sequences with their underlying functions (whose domain is $\{1, \ldots, |s|\}$), and write $s(k)$ for the symbol at position $1 \leq k \leq |s|$ in $s$. We write $\sigma \in s$ if $\sigma$ appears in $s$, that is if $s(k) = \sigma$ for some $1 \leq k \leq |s|$. We use “$\cdot$” for concatenating sequences, and identify symbols with sequences of length 1.

### 3.1 Program Syntax

The following table summarizes the domains that we use in the technical development and indicates the metavariables we use to range over each domain:

- **values** $v, u \in \text{Val} = \{0, 1, 2, \ldots\}$
- **shared non-volatile variables** $\tilde{x}, \tilde{y} \in \text{NVVar} = \{\tilde{x}, \tilde{y}, \ldots\}$
- **shared volatile variables** $\tilde{x}, \tilde{y} \in \text{VVar} = \{\tilde{x}, \tilde{y}, \ldots\}$
- **shared variables** $x, y \in \text{Var} = \text{NVVar} \cup \text{VVar}$
- **register names** $r \in \text{Reg} = \{a, b, \ldots\}$
- **thread identifiers** $\tau, \pi \in \text{Tid} = \{T_1, T_2, \ldots, T_N\}$
- **method names** $f \in F$  

Thus, there are three kinds of variables: shared non-volatile, shared volatile, and thread-local ones (called registers), which are also volatile. The distinguished
method name main is reserved for the starting point of the program execution.

For concreteness, we present a simple programming-language syntax. Its expressions and instructions are given by the following grammar:

\[
e ::= r \mid v \mid e + e \mid e = e \mid e \neq e \mid \ldots
\]

\[
\text{inst} ::= r := e \mid \text{if } e \text{ goto } n_1 \ldots \mid n_m \mid \text{havoc} \mid x := e \mid r := x
\]

\[
| r := \text{FADD}(x, e) \mid r := \text{CAS}(x, e, e) \mid f1(\hat{x}) \mid f0(\hat{x}) \mid \text{sfence}
\]

\[
| \text{call}(f) \mid \text{return} \mid \text{lsfence}(\hat{X}) \mid \text{beginPB}(\hat{X}) \mid \text{endPB}(\hat{X})
\]

Expressions are constructed with arithmetic and boolean operations over registers and values. Instructions consist of a local assignment \(r := e\); a conditional \(\text{if } e \text{ goto } n_1 \ldots \mid n_m\) for non-deterministically jumping to a program counter from \(\{n_1, \ldots, n_m\}\) when \(e\) evaluates to non-zero or, otherwise, skipping; \((\text{goto } n_1 \ldots \mid n_m\) encoded as \(\text{if } 1 \text{ goto } n_1 \ldots \mid n_m)\); \text{havoc} for arbitrarily modifying all registers; a write to memory \(x := e\); a read from memory \(r := x\); and two atomic read-modify-write instructions (RMWs), a fetch-and-add \(r := \text{FADD}(x, e)\) and a compare-and-swap \(r := \text{CAS}(x, e, e)\). The former loads the value from a variable \(x\) into \(r\) and increments the value in memory. The latter also loads the value from a variable \(x\) into \(r\), but overwrites it with the second expression in case if the loaded value coincides with the first expression. There are also several types of explicit persist instructions: a flush instruction \(f1(\hat{x})\) and its optimized version \(f0(\hat{x})\), called flush-optimal ([21] refers to them as CLFLUSH and CLFLUSHOPT). The store fence instruction \text{sfence} enforces ordering on persistence of writes.

We extend this standard instruction set to support calling and specifying library methods. There is a call instruction \text{call}(f)\) and a return instruction \text{return}. There is also a local store fence instruction \text{lsfence}(\hat{X})\), which is a fictional instruction relaxing the semantics of \text{sfence} by only enforcing the persistence ordering for the given set of variables \(\hat{X}\) (thus, \text{lsfence}(\text{NVVar})\) is equivalent to \text{sfence}, and \text{f1}(\hat{x})\) is equivalent to \text{f0}(\hat{x}); \text{lsfence}(\{\hat{x}\})\)). Finally, there are instructions to begin and end a persistence block, \text{beginPB}(\hat{X})\) and \text{endPB}(\hat{X})\), respectively. The persistence block is a special construct we use to remark the writes that need to persist simultaneously after the block ends, either non-deterministically or triggered by a flush for some variable in \(\hat{X}\).

Next, we employ three syntactic categories:

- **Instruction sequences** represent the (sequential) implementation of each method (including main). Formally, an instruction sequence \(I\) is a function from a non-empty finite domain of the form \(\{0, \ldots, n\}\) (representing the possible program counters) to the set of instructions. We say that an instruction sequence is flat if it does not include an instruction of the form \text{call}(_).

- **Sequential programs** consist of a “main” method accompanied with implementations of every method \(f \in \mathcal{F}\). Formally, a sequential program \(S\) is a function assigning an instruction sequence to every \(f \in \{\text{main}\} \cup \mathcal{F}\). To avoid modeling a call stack and simplify the presentation, we require that \(S(f)\) is a flat instruction sequence for every \(f \in \mathcal{F}\).

- **Concurrent programs** are top-level parallel compositions of sequential programs, all accompanied by the same method implementations. Formally, a
(concurrent) program $Pr$ is a mapping assigning a sequential program to every $\tau \in \text{Tid}$, with $Pr(\tau)(f) = Pr(\pi)(f)$ for every $\tau, \pi \in \text{Tid}$ and $f \in F$. Below, we write $Pr(f)$ for $Pr(\text{Ti}_j)(f)$.

3.2 Program Semantics

We give semantics to the syntactic objects using labeled transition systems.

**Definition 1 (Labeled transition systems).** A labeled transition system (LTS, for short) $A$ is a tuple $\langle \Sigma, Q, q_{\text{init}}, T \rangle$, where $\Sigma$ is a set of transition labels, $Q$ is a set of states, $q_{\text{init}} \in Q$ is the initial state, and $T \subseteq Q \times \Sigma \times Q$ is a set of transitions. We often write $q \xrightarrow{\alpha} q'$ to denote a transition $(q, \alpha, q')$. We denote by $A.\Sigma, A.Q, A.q_{\text{init}}$ and $A.\text{T}$ the components of an LTS $A$. We write $\xrightarrow{\alpha}_A$ for the relation $\{(q, q') \mid q \xrightarrow{\alpha} q' \in A.\text{T}\}$ and $\rightarrow_A$ for $\bigcup_{\sigma \in \Sigma} \xrightarrow{\sigma}_A$. For a sequence $t \in A.\Sigma^*$, we write $\xrightarrow{t}_A$ for the composition $\xrightarrow{t(1)}_A \cdots \xrightarrow{t(t)}_A$. A sequence $t \in A.\Sigma^*$ such that $A.q_{\text{init}} \xrightarrow{t}_A q$ for some $q \in A.Q$ is called a trace of $A$. We denote by $\text{traces}(A)$ the set of all traces of $A$. A state $q \in A.Q$ is called reachable in $A$ if $A.q_{\text{init}} \xrightarrow{t}_A q$ for some $t \in \text{traces}(A)$.

Next, we define the LTSs induced by instruction sequences, sequential programs, and concurrent programs. We will often identify the syntactic objects with the LTS they induce (e.g., when writing expressions like $S.Q$ for a sequential program $S$). The transition labels of these LTSs feature action labels.

**Definition 2.** An action label takes one of the following forms:

- a read $R(x, v_k)$
- a flush $\text{FL}(\hat{x})$
- a read-modify-write $\text{RMW}(x, v_h, v_k)$
- a write $W(x, v_h)$
- a flush-opt $\text{FO}(\hat{x})$
- a failed CAS $\text{CAS}(R\text{-ex}(x, v_h))$
- a call $\text{CALL}(f, \phi)$
- an sfence $\text{SF}$
- a persistent-block start $\text{beginPB}(X)$
- a persistent-block end $\text{endPB}(X)$

where $x \in \text{Var}, v_h, v_k \in \text{Val}$, $\hat{x} \in \text{NVVar}$, $X \subseteq \text{NVVar}$, $f \in F$, and $\phi : \text{Reg} \rightarrow \text{Val}$. We denote by $\text{Lab}$ the set of all action labels. The functions $\text{typ}, \text{var}, \text{val}_x, \text{val}_y$ retrieve (when applicable) the type ($R/W/\text{RMW}/...$), variable ($x$ or $\hat{x}$), read value ($v_h$), and written value ($v_k$) of an action label. We write $\varset(l)$ for the (possibly empty) set of all variables mentioned in $l$ (e.g., $\varset(R(x, v_h)) = \{x\}$, $\varset(\text{LSF}(X)) = X$, and $\varset(\text{SF}) = \emptyset$).

Action labels correspond to the different interactions that a program may have with the memory system. Most of them are in one-to-one correspondence with the instructions of the language. Fetch-and-add and successful compare-and-swap instructions are captured here by a general RMW label ($\text{RMW}(x, v_h, v_k)$), while failed compare-and-swaps (which did not read the expected value) correspond to special read label $\text{R-ex}(x, v_h)$, which allows us to distinguish such transitions from plain reads and provide them with stronger guarantees.

**Definition 3.** The LTS induced by an instruction sequence $I$ is given by:

- The transition labels are action labels, extended with $\epsilon$ for silent transitions.
The states are pairs \((pc, \phi)\) where \(pc \in \mathbb{N}\), called program counter, stores the current instruction pointer inside the sequence, and \(\phi : \text{Reg} \rightarrow \text{Val}\), called local store, records the values of the registers. We assume that local stores are extended to expressions in the obvious way.

The initial state is \((0, \phi_{\text{init}})\), where \(\phi_{\text{init}} \equiv \lambda r. 0\).

The transitions are formally defined in the supplementary material.

The transitions straightforwardly describe changes in control flow and register store. A local assignment \(r := e\) updates a register \(r\) with the value of an expression \(e\). An havoc instruction havoc arbitrarily replaces the register store.

A conditional if \(e\) goto \(n_1 \mid \ldots \mid n_m\) tests whether \(e\) evaluates to non-zero, in which case it updates the program counter to any \(n_i\), or increments it otherwise.

Recall that program semantics is separate from memory semantics, which is why the transitions above completely ignore the restrictions arising from the memory system. In particular, the write to memory \(x := e\) only announces itself in the label. The read from memory \(r := x\) loads an arbitrary value \(v\) into the destination register \(r\), announcing that value in the read label. The fetch-and-add \(r := \text{FADD}(x, e)\) loads an arbitrary value into the destination register \(r\), announcing in the label \(\text{RMW}(x, v, v + \phi(e))\) that the value loaded is \(v\) and the value stored is \(v + \phi(e)\). The two transitions for the compare-and-swap \(r := \text{CAS}(x, e_R, e_W)\) both load an arbitrary value \(v\) into the destination register \(r\), except the successful compare-and-swap transition announces in the label \(\text{RMW}(x, \phi(e_R), \phi(e_W))\) that \(\phi(e_R)\) is the value loaded and \(\phi(e_W)\) is the value stored, while the failed compare-and-swap announces in the label \(\text{R-ex}(x, v)\) that the value loaded that is different from \(\phi(e_R)\). Flush, flush-optimal, sience, local sience, and persistence-block-begin/end transitions all act as no-ops, and simply announce themselves in the transition label, using the function \text{matching label} that maps each instruction to its label \((\text{fl}(\dot{x}) \mapsto \text{FL}(\dot{x}), \text{fo}(\dot{x}) \mapsto \text{FO}(\dot{x})\) and so on). Thus, the execution of all these instructions is only constrained once program semantics is synchronized with the memory system semantics via announced transition labels.

Finally, \text{call}(f)\) and \text{return} instructions are not handled in this level, but receive special semantics at the level of sequential programs.

**Definition 4.** The LTS induced by a sequential program \(S\) is given by:

- The transition labels are action labels, extended with \(\epsilon\) for silent transitions.
- The states are tuples \(q = (pc, \phi, pc_s, f)\), where:
  - \((pc, \phi) \in \mathbb{N} \times (\text{Reg} \rightarrow \text{Val})\) stores the state of the instruction sequence currently running.
  - \(pc_s \in \mathbb{N} \cup \{\perp\}\), called the stored program counter, is used to remember the program position to jump to when the current instruction sequence returns, whereas \(pc_s = \perp\) means that the main method is currently running. (Recall that we assume that \(S(f)\) is flat for every \(f \in F\), so we do not need to record the call stack.)
  - \(f \in F \cup \{\text{main}\}\), called the active method, tracks the method that is currently running.

We denote by \(q, pc, q, \phi, q, pc_s\), and \(q, f\) the components of a state \(q \in S.Q\).
• The initial state is $(0, \phi_{\text{init}}, \bot, \text{main})$.
• The transitions are given by:
  \[
  \begin{align*}
  \text{normal} & \quad f \in \{ \text{main} \} \cup F \\
  \quad (pc, \phi) & \xrightarrow{\text{normal}(f)} (pc', \phi') \\
  \quad (pc, \phi, pc_s, f) & \xrightarrow{\text{normal}(f)} (pc', \phi', pc_s, f) \\
  \text{call} & \quad S(\text{main})(pc) = \text{call}(f) \\
  & \quad l = \text{CALL}(f, \phi) \\
  \quad (pc, \phi, pc_s, f) & \xrightarrow{\text{call}} (0, \phi, pc + 1, f) \\
  \text{return} & \quad S(f)(pc) = \text{return}(f, \phi) \\
  & \quad l = \text{RET}(f, \phi) \\
  \quad (pc, \phi, pc_s, f) & \xrightarrow{\text{return}(f, \phi)} (pc_s, \phi, \bot, \text{main}) \\
  \text{non-det-sfence} & \quad l = \text{SF}(f, \phi) \\
  \quad (pc, \phi, pc_s, f) & \xrightarrow{\text{non-det-sfence}} (pc, \phi, pc_s, f)
  \end{align*}
\]

The normal transition lifts the instruction-sequence transition to the level of sequential programs. Note that the transition applies for any method (main or other). The call transition passes control from the main method to some other method, jumping the program counter to the first instruction and storing the return point $(pc+1)$. The return transition passes control back using the stored return point. For simplicity, we do not have any argument passing mechanism and use the full register store for that matter. (If needed each component may store the values it needs in the memory, and reload them later on).

Finally, non-det-sfence is a non-standard transition that we find technically convenient to have. It allows the program to non-deterministically execute an sfence at any point. Since, as will become apparent when presenting the memory system, sfences only restrict the possible behaviors, this transition is safe to include in the program semantics. In turn, it is particularly useful for simplifying the library correctness condition that only considers inclusion of histories (see §5). For instance, referring back to the example in §2.2, the library implementing $f$ using sfence should be considered a refinement of the one that simply returns (here, we switched the roles of $L$ and $L'$ from §2.2). The non-det-sfence transition allows us to see this in the libraries’ histories. Indeed, the no-op specification may perform a non-deterministic sfence in its histories that match the ones executed by the sfence instruction in the concrete implementation.

**Definition 5.** The LTS induced by a (concurrent) program $Pr$ is given by:

• The set of transition labels is given by $(\text{Tid} \times (\text{Lab} \cup \{ \epsilon \})) \cup \{ \text{SF} \}$. The functions on action labels (e.g., typ, var) are lifted to these labels in the obvious way.
• The states, denoted by $\gamma$, assign a state in $Pr(\tau)\cdot q$ to every $\tau \in \text{Tid}$.
• The initial state is composed from the initial state of each thread: $\gamma_{\text{init}} \equiv (Pr(T_1)\cdot q_{\text{init}}, \ldots, Pr(T_N)\cdot q_{\text{init}})$.
• The transitions are either interleaved thread transitions or crash transitions reinitializing the program state, and are given by:
  \[
  \begin{align*}
  \text{normal} & \quad l \in \text{Lab} \cup \{ \epsilon \} \\
  \quad \gamma(\tau) & \xrightarrow{\text{normal}(\tau) \cdot q'} \gamma'[\tau \mapsto q'] \\
  \text{crash} & \quad \gamma \xrightarrow{\text{crash}(\tau) \cdot q'} \gamma_{\text{init}}
  \end{align*}
  \]

4 The PSC Memory System

In this section, we present PSC (“Persistent Sequential Consistency”), the persistence model from [23], which we use as the memory system. We follow its op-
We first introduce PSC as it is in [23] (extended with standard volatile memory alongside with the non-volatile one). In §4.1, we present the extensions added in this paper that are useful for library abstraction. In §4.2, we define the synchronization of programs with the PSC memory system. Finally, in §4.3, we establish certain separation properties of PSC that are essential in our proof.

Roughly speaking, a state in PSC consists of a non-volatile memory (mapping from non-volatile variables to values) and a volatile memory (mapping from volatile variables to values). The volatile memory works just as a normal sequentially consistent memory, keeping track of the latest written value to every variable and returning that value for reads. Upon crash, the contents of the volatile memory is reset to its initial state. The non-volatile memory behaves observationally the same between crashes, but its contents survive crashes. To model delayed and out-of-order persistence of writes, write steps to non-volatile variables do not alter the non-volatile memory immediately when issued. Instead, writes first go to volatile per-variable persistence FIFO buffers, which maintain the writes to each variable that are yet to persist. Then, PSC non-deterministically takes persist steps that apply the oldest update from a persistence buffer in the non-volatile memory. Reads from non-volatile variables retrieve the latest value in the relevant buffer, or the value from the non-volatile memory if that buffer is empty, thus providing standard sequentially consistent semantics in the absence of system crashes. Upon crash the buffers are reset to their initial (empty) state, but the contents of the non-volatile memory remains intact.

Explicit persist instructions can be used to control the persistence of writes. A “flush” barrier for a certain variable blocks the execution until the relevant persistence buffer is empty, thus forcing all previous writes to that variable to persist. Alternatively, a (cheaper) “flush-optimal” barrier for a certain variable enqueues a special marker in the persistence buffer of this variable accompanied by the thread identifier of the thread issuing the barrier. The effect of flush-optimal is then delayed until the same thread performs an sfence (store fence), which blocks the execution until all flush-optimal markers of that thread are dequeued from all buffers. The fact that the persistence buffers are FIFO ensures that an sfence by some thread forces the persistence of all writes executed before a flush-optimal issued by the same thread.

Formally, PSC is the LTS defined as follows:

- The transition labels are given by $(\text{Tid} \times \text{Lab}) \cup \{ \text{per}, \text{ʓ} \}$. That is, a transition label can be a pair of the thread identifier and the action label of the operation, per denoting the internal propagation action, or ⋇ denoting a system crash.
- The states are tuples $M = (\vec{m}, \vec{m}, P)$, where:
  - $\vec{m} : \text{NVVar} \rightarrow \text{Val}$ is called the non-volatile memory.
  - $\vec{m} : \text{VVar} \rightarrow \text{Val}$ is called the volatile memory.
  - $P : \text{NVVar} \rightarrow \text{PLBuff}$ is called the persistence buffer. Here, PLBuff denotes the set of all per-location persistence buffers, each of which is a finite sequence $p$ of entries of the form $\mathbb{W}(v)$ for $v \in \text{Val}$ (writes), or $\mathbb{F}(\tau)$ for
Abstract for Crash-Resilient Objects

\[\tau \in \text{Tid} (\text{flush optimal markers})\]. The persistence buffer \(P\) assigns a per-location persistence buffer to every non-volatile variable\(^1\).

We denote by \(M, M, M, M\) the components of a state \(M \in \text{PSC}.\). We also write \(M[X \mapsto Y]\) for the state obtained from \(M\) by setting \(M[X \mapsto Y]\)

- The initial state is \(M_{\text{Init}} \equiv (\tilde{m}_{\text{Init}}, \tilde{m}_{\text{Init}}, P_{\text{Init}})\), where \(\tilde{m}_{\text{Init}} \equiv \lambda x. 0\), and \(P_{\text{Init}} \equiv \lambda x. x\).
- The transitions of \(\text{PSC}\) are presented in Fig. 1 using an auxiliary function for looking up the most recent value of a variable: we let \(M(x)\) be \(M.(x)\) for \(x \in \text{VVar}\), and, for \(x \in \text{NVVar}\), either the value \(v\) of the last write entry \(M.P(x)\) or, when there is no such entry, \(M.(x)\).

The transitions of \(\text{PSC}\) follow the intuitive account in the beginning of this section. Those corresponding to program transitions are labeled with pairs in \(\text{Tid} \times \text{Lab}\). For instance, a transition labeled with \((\tau, R(x, r_h))\) means that thread \(\tau\) reads the value \(r_h\) from (volatile or non-volatile) shared variable \(x\). We note that RMWs to non-volatile variables (including those arising from failed compare-and-swap operations) include an implicit fence transition. \(\text{PSC}\) is mostly oblivious to the thread that takes the step, except for \(\text{FO}(\tilde{x})\) and \(\text{SF}\) steps for which the identity of the thread taking the step is important.

4.1 Extending \(\text{PSC}\) for Library Abstraction

Following\(^2\) to have a more useful library abstraction theorem, we extend \(\text{PSC}\) with localized fences and persistence blocks. In this section, we present the modifications and extensions needed in \(\text{PSC}\) for supporting these constructs. When referring to \(\text{PSC}\) in the sequel we mean the following revised version.

Local store fences. Localized fences are straightforwardly supported by the

\[\text{FLUSH}\quad l = \text{FL} (x)\] \[M.P(x) \mapsto p', M \mapsto p'\]

\[\text{FLUSH-OPT}\quad l = \text{FL} (x)\] \[\tilde{m}' = M\tilde{m}[\tilde{x} \mapsto \tilde{x}]

\[\text{SFENCE}\quad l = \text{SF}\] \[\forall x. \text{FL}(x) \notin M.P(x)\]

\[\text{PERSIST-WRITE}\quad l = \text{per}\] \[M.P(x) = w(v) \cdot p\]

\[\text{PERSIST-FO}\quad l = \text{per}\] \[M.P(x) = \text{FL}(x) \cdot p\]

\[\text{CRASH}\quad l = \|\] \[M \mapsto \text{MON}\]

Fig. 1. Selected transitions of \(\text{PSC}\) (see supplementary materials for RMW transitions)

\(\text{V-WRITE}\quad l = \text{v-w}(x, v)\] \[\tilde{m}' = M\tilde{m}[\tilde{x} \mapsto v]\]

\[M \mapsto \text{PSC}[\tilde{x} \mapsto \tilde{m}']\]

\[\text{NV-WRITE}\quad l = \text{v-w}(x, v)\] \[p' = M.P(\tilde{x}) \cdot w(v)\]

\[M \mapsto \text{PSC}[\tilde{x} \mapsto p']\]

\[\text{READ}\quad l = \text{r-w}(x, v)\] \[M(x) = v\]

\[M \mapsto \text{PSC}[\tilde{x} \mapsto \tilde{m}']\]
following additional memory transition:

\[
\text{LOCAL SFENCE} \quad l = \text{LSF}(\hat{X}) \quad \forall \hat{x} \in \hat{X}. \text{FO}(\tau) \not\in M.P(\hat{x})
\]

Here, instead of blocking until all \(\text{FO}(\tau)\) entries are removed from all buffers, we only require that such entries are not present in buffers associated with variables from a certain set (mentioned in the action label and corresponding to the argument of the \text{lsfence}(\hat{X})\) instruction). In particular, we have \(M \xrightarrow{\tau \text{LSF(NVVar)} \rightarrow \text{PSC}} M\) if \(M \xrightarrow{\tau \text{SF}} \rightarrow \text{PSC}} M\).

**Persistence blocks.** The extension with persistence blocks is more involved. For this matter, we assume an infinite set \(\text{BlockID}\) of block identifiers that are non-deterministically allocated when blocks are opened. The state of the memory system keeps track of a mapping assigning the current open block identifier to every thread and non-volatile variable, or \(\perp\) if the variable is not a part of an open block of the thread. When writing to non-volatile variables, the associated block identifiers are attached to the write entry in the per-location persistence buffer. In turn, the propagation from the buffers to the NVM ensures that blocks are propagated only after they are not open and only in their entirety. To do so, we generalize the persist step of \(\text{PSC}\) to allow simultaneous propagation of multiple entries from the buffers. To respect the per-variable FIFO order, the propagated entries should form a prefix of each buffer.

Formally, this requires the following modifications w.r.t. \(\text{PSC}\) described above:

1. Write entries in buffers take the form \(j:\text{W}(v)\) where \(j \in \text{BlockID} \cup \{\perp\}\) and \(v \in \text{Val}\) (instead of \(\text{W}(v)\)). A write entry of the form \(\perp:\text{W}(v)\) means that the corresponding write was not a part of a persistence block.

2. States are extended to be quintuples \(M = \langle \hat{m}, \hat{m}, P, B, \text{Bid} \rangle\), where:
   - \(B : \text{Tid} \rightarrow \text{NVVar} \rightarrow (\text{BlockID} \cup \{\perp\})\) is called the active-block mapping. It assigns a block identifier (or \(\perp\) if there is no active block) to every thread identifier and non-volatile variable.
   - \(\text{Bid} \subseteq \text{BlockID} \times \text{P}(\text{NVVar})\) is called the block identifiers set. It is used to store all persistence block identifiers occurring so far, each accompanied by the set of non-volatile variables that it protects.

We denote by \(M.B\) and \(M.\text{Bid}\) the additional components of a state \(M\). We impose the following well-formedness conditions:

- If \(j:\text{W}(\perp) \in M.P(\hat{x})\), then \(\langle j, \{\hat{x}\} \cup \hat{X} \rangle \in M.\text{Bid}\) for some \(\hat{X} \subseteq \text{NVVar}\).
- If \(M.B(\tau)(\hat{x}) \neq \perp\), then \(\langle B(\tau)(\hat{x}), \{\hat{x}\} \cup \hat{X} \rangle \in M.\text{Bid}\) for some \(\hat{X} \subseteq \text{NVVar}\).

3. The initial state is given by \(M_{\text{init}} \overset{\text{def}}{=} \langle m_{\text{init}}, \hat{m}_{\text{init}}, P_{\text{init}}, B_{\text{init}}, \text{Bid}_{\text{init}} \rangle\), where \(B_{\text{init}} \overset{\text{def}}{=} \lambda \tau. \lambda \hat{x}. \perp\), and \(\text{Bid}_{\text{init}} \overset{\text{def}}{=} \emptyset\).

4. The \text{NV-WRITE} transition records the current active block in the added entry:

\[
\text{NV-WRITE} \quad l = \text{W}(\hat{x}, v) \quad p' = M.P(\hat{x}) \cdot M.B(\tau)(\hat{x}) : \text{W}(v) \quad P' = M.P[\hat{x} \mapsto p']
\]

\(M \xrightarrow{\tau \text{LNVVar} \rightarrow \text{PSC}} M[\text{P} \mapsto p']\).
5. The following two transitions for opening and closing blocks are added:

\[
\begin{align*}
\text{beginPB} & \quad \text{ENDPB} \\
& \quad \text{beginPB}(X) \quad \text{endPB}(X) \\
& \quad \forall x \in \mathcal{X}. M.B(\tau)(\hat{x}) = \bot \\
& \quad B' = M.B \left[ \tau \mapsto \lambda x \right. \\
& \quad \left. \text{if } \hat{x} \in \mathcal{X} \text{ then } j \right] \\
& \quad \text{Bid}' = M.\text{Bid} \uplus \{ (j, X) \} \\
\end{align*}
\]

Thus, opening a block allocates a fresh identifier and sets the active-block mapping accordingly. In turn, closing a block resets the relevant variables in the active-block mapping.

6. The following transition is used instead of persist-write and persist-fo. It generalizes both persist-write and persist-fo by simultaneously persisting several entries together (each \( p_k \) below stands for a sequence of entries).

\[
\begin{align*}
& l = \text{per} \\
& \forall x, \pi. M.(\hat{x}) = p_k \cdot P'(\hat{x}) \\
& \forall j, (\exists x, j: \mathcal{W}(\lambda) \in p_k) \Rightarrow \forall x, (\forall \tau. M.B(\tau)(\hat{x}) \neq j \wedge j: \mathcal{W}(\lambda) \notin P'(\hat{x})) \\
& \hat{m}' = \lambda x. \left\{ \begin{array}{l}
M.\hat{m}(\hat{x}) \\
\text{last write entry in } p_k \text{ has value } v \\
\text{there are no write entries in } p_k
\end{array} \right.
\end{align*}
\]

This step imposes two restrictions. First, the persisted entries from each buffer \( p_k \) should form a prefix of that buffer, so that FIFO semantics is maintained. Second, to respect the persistence blocks, if some entry of a given block is persisted, then that block should not be currently active by any thread \( (\forall x, \tau. M.B(\tau)(\hat{x}) \neq j) \) and no entries of that block should remain in the volatile buffers \( (\forall x, j: \mathcal{W}(\lambda) \notin P'(\hat{x})) \).

### 4.2 Linking Programs and Memories

To give semantics of programs running under PSC, the thread system is synchronized with the PSC memory system. Formally, the synchronization of a program \( Pr \) with PSC, is another LTS, denoted by \( Pr \times PSC \), defined as follows:

- The set of transition labels is \( Pr \cdot \Sigma \cup PSC \cdot \Sigma \), i.e., \( (\text{Tid} \times (\text{Lab} \cup \{ \text{per}, \text{I} \})) \cup \{ \text{per}, \text{I} \} \).
- The states are pairs \( (\mathcal{Q}, M) \in Pr \times PSC \times \mathcal{Q} \).
- The initial state is \( (\emptyset, M_{\text{init}}) \).
- The transitions are given by:

\[
\begin{align*}
\text{Synchronized} & \quad \text{Program-Internal} & \quad \text{Memory-Internal} \\
\alpha \in (\text{Tid} \times \text{Lab}) \cup \{ \text{I} \} & \quad \alpha \in \text{Tid} \times \{ \text{I} \} & \quad \alpha = \text{per} \\
(\mathcal{Q}, M) \xrightarrow{\pi \cdot P} (\mathcal{Q}', M') & \quad (\mathcal{Q}, M) \xrightarrow{\pi \cdot P \cdot \text{Lab}} (\mathcal{Q}', M') & \quad (\mathcal{Q}, M) \xrightarrow{\pi \cdot P \cdot \text{Lab}} (\mathcal{Q}', M') \\
\end{align*}
\]

The above transitions are “synchronized transitions” of \( Pr \) and PSC, using the labels to decide what to synchronize on. Both the program and the memory take the same step for transition labels that are common to both LTSs, only the program steps for transition labels that are only program transitions, and only the memory steps for transition labels that are only memory transitions.
4.3 Separation Properties

To enable our library abstraction proof, the required key property of PSC, which we preserved in its extensions, is the ability to separate PSC states into disjoint parts (the library’s part and the client’s part) and precisely capture each memory transition in terms of its effect on the two parts. In this section, we formalize this separation property, which we will later use to prove library abstraction. In fact, our arguments for library abstraction rely only on the properties below, and never “unfold” the PSC-related definitions. This allows one to refine and extend PSC, as long as the separation properties are preserved.

The separation of PSC states is relative to a set of variables. For persistence blocks to behave correctly, we need the following technical condition on this set; we say that a set $X \subseteq \text{NVVar}$ separates a state $M \in \text{PSC.Q}$ if for every $⟨j, Y⟩ \in M.\text{Bid}$, we have $Y \subseteq X$ or $Y \subseteq \text{NVVar} \setminus X$.

Definition 6. The restriction of $M \in \text{PSC.Q}$ onto a set $X \subseteq \text{Var}$ such that $X \cap \text{NVVar}$ separates $M$, denoted by $M|_X$, is the state $M'$ in PSC.Q given by:

- $M'.\mathcal{m}(x)$ is $M.\mathcal{m}(x)$, if $x \in \text{NVVar} \cap X$, or 0 otherwise.
- $M'.\mathcal{m}(x)$ is $M.\mathcal{m}(x)$, if $x \in \text{NVVar} \cap X$, or 0 otherwise.
- $M'.\mathcal{P}(x)$ is $M.\mathcal{P}(x)$, if $x \in \text{NVVar} \cap X$, or $\perp$ otherwise.
- For each $τ \in \text{Tid}$, $M'.\mathcal{B}(τ)(x)$ is $M.\mathcal{B}(τ)(x)$, if $x \in \text{NVVar} \cap X$, or $\perp$ otherwise.

- $M'.\mathcal{Bid} = \{⟨j, Y⟩ \in M.\mathcal{Bid} | Y \subseteq X\}$.

The next lemma states the separation property of PSC, providing a precise characterization of each PSC transition in terms of transitions on the restrictions $M|_X$ and $M|_{\text{Var} \setminus X}$. A special case is needed for store fence transitions, as well as transitions that induce a store fence (arising from RMWs to non-volatile variables), since taking these transitions enforces conditions on both restrictions.

Lemma 1. Let $X \subseteq \text{Var}$ such that $X \cap \text{NVVar}$ separates a state $M_1$.

- For every $τ \in \text{Tid}$ and $l \in \text{Lab} \setminus \text{SFLab}$ with $\text{varset}(l) \subseteq X$, $M_1 \xrightarrow{τ,l}^{\text{SFLab}} M_2 \iff (M_1|_X \xrightarrow{τ,l}^{\text{PSC}} M_2|_X \land M_1|_{\text{Var} \setminus X} = M_2|_{\text{Var} \setminus X})$.
- For every $τ \in \text{Tid}$ and $l \in \text{SFLab}$ which is either SF or has $\text{var}(l) \in X$, $M_1 \xrightarrow{τ,l}^{\text{SFLab}} M_2 \iff (M_1|_X \xrightarrow{τ,l}^{\text{PSC}} M_2|_X \land M_1|_{\text{Var} \setminus X} = M_2|_{\text{Var} \setminus X})$.
- $M_1 \xrightarrow{\text{par}}^{\text{PSC}} M_2 \iff (M_1|_X \xrightarrow{\text{par}}^{\text{PSC}} M_2|_X \land M_1|_{\text{Var} \setminus X} = M_2|_{\text{Var} \setminus X})$.
- $M_1 \xrightarrow{\text{per}}^{\text{PSC}} M_2 \iff (M_1|_X \xrightarrow{\text{per}}^{\text{PSC}} M_2|_X \land M_1|_{\text{Var} \setminus X} = M_2|_{\text{Var} \setminus X})$.

where $\text{SFLab} \equiv (\text{SF}) \cup \{l \in \text{Lab} | \text{typ}(l) \in \{\text{RMW, R-ex} \} \land \text{var}(l) \in \text{NVVar}\}$.

The proof of Lemma 1 proceeds by standard case analysis ranging over all possible transitions of PSC.

Definition 7. Let $M_1, M_2$ be states of PSC, and $X_1, X_2 \subseteq \text{Var}$ such that $X_1 \cap X_2 = \emptyset$. The merge of $M_1$ and $M_2$ w.r.t. $X_1$ and $X_2$, denoted by $⟨M_1, X_1⟩ \uplus ⟨M_2, X_2⟩$, is the state $M \in \text{PSC.Q}$ defined by:

$$M.\mathcal{m}(x) = \begin{cases} M_1.\mathcal{m}(x) & x \in X_1 \\ M_2.\mathcal{m}(x) & x \in X_2 \\ 0 & \text{otherwise} \end{cases}$$

$$M.\mathcal{B}(τ)(x) = \begin{cases} M_1.\mathcal{B}(τ)(x) & x \in X_1 \\ M_2.\mathcal{B}(τ)(x) & x \in X_2 \\ 0 & \text{otherwise} \end{cases}$$

$$M.\mathcal{Bid} = \{⟨j, Y⟩ \in M.\mathcal{Bid} | Y \subseteq X_1\} \cup \{⟨j, Y⟩ \in M.\mathcal{Bid} | Y \subseteq X_2\}$$
5 Libraries and Their Clients

In this section we present the notions of a library and a client that is using a particular library. Then, we define the necessary definitions for stating and proving the library abstraction theorem: histories and most general clients.

**Libraries.** We take a library $L$ to be a function assigning a flat instruction sequence to method names in $\text{dom}(L) \subseteq F$ (representing the method bodies). In the context of some library $L$, we refer to the implementations of the methods in $\{\text{main}\} \cup F \setminus \text{dom}(L)$ in a program $Pr$ as the client of $L$.

**Client-library composition.** We consider the common case where libraries and their clients never access the same shared variables. To formally define this restriction, we use the following notations for sets of locations used by instruction sequences, libraries, and their clients:
- $\text{Var}(I)$ denotes the set of shared variables mentioned in an instruction sequence $I$ (possibly as a part of a set $X$ of variables, e.g., in $\text{beginPB}(X)$).
- For a library $L$, $\text{Var}(L) \triangleq \bigcup_{f \in \text{dom}(L)} \text{Var}(L(f))$.
- For a program $Pr$ and a set $F \subseteq F$, $\text{Var}(Pr \setminus F) \triangleq \bigcup_{\tau \in \text{Tid}} \text{Var}(Pr(\tau)(\text{main})) \cup \bigcup_{f \in F \setminus F} \text{Var}(Pr(f))$.

Then, client-library composition is defined as follows.

**Definition 8.** A library $L$ is safe for a program $Pr$ if $\text{Var}(L) \cap \text{Var}(Pr \setminus \text{dom}(L)) = \emptyset$. When $L$ is safe for $Pr$, we write $Pr[L]$ for the program obtained from $Pr$ by setting $Pr(\tau)(f) = L(f)$ for every $\tau \in \text{Tid}$ and $f \in \text{dom}(L)$.

Note that we always have $\text{Var}(Pr[L] \setminus \text{dom}(L)) = \text{Var}(Pr \setminus \text{dom}(L))$.

**Histories.** Histories record the interactions between libraries and clients. Formally, a history $h$ of a library $L$ is a sequence of transition labels representing a crash, a call to a method of $L$, a return from a method of $L$, or an sfence, i.e., labels from the set $\text{HTLab}_{\text{dom}(L)}$, which is defined as follows:

$$\text{Lab}_F \triangleq \{\text{SF}\} \cup \{\text{CALL}(f, \phi), \text{RET}(f, \phi) \mid f \in F, \phi : \text{Reg} \rightarrow \text{Val}\}$$

$$\text{HTLab}_F \triangleq (\text{Tid} \times \text{Lab}_F) \cup \{\emptyset\}$$

**Definition 9.** Let $t$ be a trace of $Pr \times \text{PSC}$ for some program $Pr$. The history induced by $t$ w.r.t. a set $F \subseteq F$, denoted by $H_F(t)$, is the sequence over $\text{HTLab}_F$ consisting of the following transition labels (in the same order they appear in $t$):
- call and return labels, $\langle \tau, \text{CALL}(f, \phi) \rangle$ and $\langle \tau, \text{RET}(f, \phi) \rangle$ with $f \in F$;
- crash labels; and
- an SF-label $\langle \tau, \text{SF} \rangle$ for every store-fence inducing label $\langle \tau, l \rangle$ with $l \in \text{SFLab}$.

The notation $H_F(t)$ is extended to sets of traces in the obvious way. The set of histories w.r.t. $F$ of a program $Pr$, denoted by $H_F(Pr)$, is given by $H_F(\text{traces}(Pr \times \text{PSC}))$. When $F = F$ (i.e., the set of all method names), we simply write $H(t)$ and $H(Pr)$.

**Most general clients.** We encompass library calling policies (see §2.3) using the notion of a “most general client”—a non-deterministic client that invokes
the library methods in the most general way allowed by the policy. Formally, a
most general client $MGC$ is given as a (concurrent) program. Adherence to the
calling policy is defined as follows.

Definition 10. Let $L$ be a library, and $Pr$ and $MGC$ be programs such that $L$
is safe for both $Pr$ and $MGC$. We say that $Pr$ correctly calls $L$ w.r.t. $MGC$ if
$H_{dom(L)}(Pr[L]) \subseteq H_{dom(L)}(MGC[L])$.

The policy of a library with no restrictions on its clients (beyond the se-
pARATION of shared resources) is expressed by an $MGC$, called $MGC_{\text{free}}$, that re-
petently invokes arbitrary library methods with arbitrary initial stores. Often
libraries for persistent objects include a recovery method meant to be executed
after a crash before any other library method is invoked. We call su-
ch a policy $MGC_{\text{rec}}$. Formally, $MGC_{\text{free}}$ (for $dom(L) = \{f_1, \ldots, f_n\}$) and $MGC_{\text{rec}}$ (for
dom($L$) = $\{f_1, \ldots, f_n\} \uplus \{\text{recover}\}$) assign a main method to each thread $\tau$:

\[ MGC_{\text{free}}(\tau)(\text{main}) = \begin{align*}
    \text{BEGIN} & : \text{havoc}; \\
    & \text{goto } f_1; \ldots; f_n \text{ \textbf{END};} \\
    f_1 : & \text{call}(f_1); \text{goto BEGIN;} \\
    \cdots \\
    f_n : & \text{call}(f_n); \text{goto BEGIN;} \\
    \text{END :}
\end{align*} \]

\[ MGC_{\text{rec}}(\tau)(\text{main}) = \begin{align*}
    a & := \text{CAS}(\tilde{x}, 0, 1); \text{if } a = 0 \text{ goto REC; goto WAIT;} \\
    \text{REC} : & \text{call}\{\text{recover}\}; \tilde{y} := 1; \text{goto BEGIN;} \\
    \text{WAIT} : & a := \tilde{y}; \text{if } a = 0 \text{ goto WAIT; goto BEGIN;} \\
    \text{BEGIN} & : \text{rest of the code as in } MGC_{\text{free}} \ldots
\end{align*} \]

In $MGC_{\text{rec}}$, using CAS, one thread is selected to perform the recovery. All other
threads wait until recovery ends to start their method invocations.

6 The Library Abstraction Theorem

In this section we state and prove the library abstraction theorem. The premise
of this theorem, the library-correctness condition, is formulated as follows.

Definition 11. Let $L$ and $L^\#$ be libraries, both safe for a program $MGC$. We
say that $L$ refines $L^\#$ w.r.t. $MGC$, denoted by $L \sqsubseteq_{MGC} L^\#$, if both libraries
implement the same methods and $H(MGC[L]) \subseteq H(MGC[L^\#])$.

Note that the library-correctness criterion, $L \sqsubseteq_{MGC} L^\#$, is necessary for
contextual refinement to hold (otherwise, $MGC$ itself is a client that can observe
behaviors of $L$ that are impossible for $L^\#$).

Next, the abstraction theorem states that $L \sqsubseteq_{MGC} L^\#$ ensures that any
client adhering to the library’s calling policy may safely use the implementation
$L$ while reasoning about possible behaviors in terms of the specification $L^\#$. Our
notion of “a behavior” includes the histories generated by the program, as well
as with reachable states of the composition of the program $Pr$ and the memory
system $PSC$. The latter is intended to assist safety verification. Clearly, we cannot
require that the program states match for threads that are currently executing
a method of $L$. In addition, since $L$ and $L^\#$ may update the memory differently
(e.g., use different variables), we should only consider the variables of the client
when inspecting the memory states. This leads us to the following statement.
Theorem 1 (Abstraction). Let libraries $L$ and $L'$ and programs $MGC$ and $Pr$ be such that both $L$ and $L'$ are safe for $MGC$ and $Pr$, $L \subseteq_{MGC} L'$ holds, and $Pr$ correctly calls $L'$ w.r.t. $MGC$. Then, if $∀_{init}(M_{init}) \xrightarrow{Pr[L]} PSC (\overline{q}, M)$, there exist $F$ and $(\overline{q'}, M')$ such that the following hold:

1. $∀_{init}(M_{init}) \xrightarrow{Pr[L']} PSC (\overline{q'}, M')$.
2. $H(t) = H(t)$.
3. For every $τ \in Tid$, if $\overline{q}(τ).f \notin \text{dom}(L)$, then $\overline{q'}(τ) = \overline{q}(τ)$.
4. $M'_{\text{Var}(Pr \setminus \text{dom}(L))} = M_{\text{Var}(Pr \setminus \text{dom}(L))}$.

Following the discussion in [32.3], we note that policy adherence is required to hold w.r.t. to $L'$. To prove the abstraction theorem, we use the following key lemma (in fact, it is used multiple times in the proof of Lemma 1 with different arguments). It allows us to compose the client’s part from one trace with the library’s part from another into one combined trace.

Lemma 2 (Composition). Let libraries $L$ and $L'$ implementing the same set $F$ of methods be such that both are safe for a program $Pr$, and $L$ is also safe for a program $Pr'$. Suppose that $∀_{init}(M_{init}) \xrightarrow{Pr[L']} PSC (\overline{q}_{lib}, M_{lib})$, $∀_{init}(M_{init}) \xrightarrow{lib} PSC (\overline{q}_{lib}, M_{lib})$, and $H_F(t_{cl}) = H_F(t_{lib})$. Then, there exists a trace $t$ such that $H(t) = H(t_{cl})$ and $∀_{init}(M_{init}) \xrightarrow{Pr[L]} PSC (\overline{q}, M)$, where:

1. $\overline{q} = λτ.\begin{cases} \overline{q}_{lib}(τ)_{pc}, \overline{q}_{lib}(τ), \overline{q}_{cl}(τ)_{pc}, \overline{q}_{cl}(τ).f & \text{if } f \in F \\ \overline{q}_{cl}(τ) & \text{otherwise} \end{cases}$
2. $M = (M_{cl}[\text{Var}(Pr \setminus F), \text{Var}(Pr \setminus F)] \uplus (M_{lib}[\text{Var}(L), \text{Var}(L)])$

The proof of Lemma 2 (provided in the supplementary material) is based on the inherent disjointness in client-library composition provided by a library safe for its client program, which we leverage in the following two ways.

Firstly, we extract client-local and library-local transition properties from all transitions of $Pr[L'] \times PSC$ and $Pr'[L] \times PSC$. Thus, when we consider a transition by $Pr[L'] \times PSC$ corresponding to an instruction outside of a method of $L'$, we are able to show that an analogous transition would be possible with the same program state, but with memory state zeroing out locations used by the library $L'$. Similarly, when we consider a transition by $Pr'[L] \times PSC$ corresponding to an instruction in a method of $L$, we are able to show that an analogous transition would be possible with almost the same program state, except we alter its stored program counter, and with memory state zeroing out locations used by the client $Pr'$. These client-local and library-local transition properties are possible to extract from $t_{cl}$ and $t_{lib}$ with the help of the (⇒) directions of Lemma 1.

Secondly, we compose the client-local transition properties $Pr$ exhibits in $t_{cl}$ and the library-local transition properties $L$ exhibits in $t_{lib}$ while constructing transitions of $Pr[L] \times PSC$ for a trace $t$. Knowing that $L$ is safe for $Pr$, we consider client-local transition properties from $t_{cl}$ corresponding to transitions we wish to recreate in $t$, and replace zeroed-out memory locations with locations of $L$. Dually, we consider library-local transition properties from $t_{lib}$ corresponding to transitions we wish to recreate in $t$, and replace zeroed-out memory locations
with locations of $Pr$. The ($\leq$) directions of Lemma 1 justify such transformations and give a recipe for composing transition properties. For instance, transitions with action labels from $\text{Lab} \setminus \text{SFLab}$ can be composed, provided that the client program preserves the library memory state, and vice versa; while crashes and transitions with labels from $\text{SFLab}$ record an interaction between a client program and a library and therefore need to be performed in synchrony. We extend these principles to $\epsilon$-transitions, calls, and returns that do not affect the memory.

We use these two ideas in proving the Composition Lemma by induction on the sum of lengths of $t_\text{cl}$ and $t_\text{lib}$. For the base case, we can simply take $t = \epsilon$. For the induction step, we consider the last labels in $t_\text{cl}$ and $t_\text{lib}$, as well as the cases when one of the traces is empty. When $t_\text{cl} = t'_\text{cl} \cdot \alpha_\text{cl}$ and $t_\text{lib} = t'_\text{lib} \cdot \alpha_\text{lib}$, if the labels $\alpha_\text{cl}$ and $\alpha_\text{lib}$ both contribute the same history action to $H_F(t_\text{cl})$ and $H_F(t_\text{lib})$, $\alpha_\text{cl}$ and $\alpha_\text{lib}$ might be either different, if one of them is an RMW label, or equal otherwise. We use the local transition properties of $\alpha_\text{cl}$ and $\alpha_\text{lib}$ to compose them in synchrony. We use $t'$ from the induction hypothesis for $t'_\text{cl}$ and $t'_\text{lib}$ and let $t = t' \cdot \alpha_\text{cl}$ or $t = t' \cdot \alpha_\text{lib}$. If one of the labels $\alpha_\text{cl}$ and $\alpha_\text{lib}$ does not contribute a history action, for instance, for $\alpha_\text{cl}$, we use that the local transition property of $\alpha_\text{cl}$ preserves local transition properties of $\text{lib}$. We use $t'$ from the induction hypothesis for $t'_\text{cl}$ and $t'_\text{lib}$, and let $t = t' \cdot \alpha_\text{cl}$.

Using Lemma 2, the abstraction theorem is proved as follows.

**Proof outline for Thm. 1.** It suffices to show $H(Pr[L]) \subseteq H(Pr[L^*])$; then the claim follows using Lemma 2 by letting $L := L^*$, $L' := L$, $Pr := Pr$, and $Pr' := Pr$. Suppose otherwise, and let $h$ be a shortest history in $H(Pr[L]) \setminus H(Pr[L^*])$. Let $t$ be a shortest trace in $\text{traces}(Pr[L^*] \times \text{PSC})$ with $H(t) = h$. Consider the last transition label in $t$. The minimality of $h$ and $t$ ensures that $\alpha$ must be a return transition label for some $f \in \text{dom}(L)$. Indeed, otherwise, we can show that $\alpha$ is enabled in the end of a corresponding trace of $Pr[L^*] \times \text{PSC}$, which contradicts the fact that $h \notin H(Pr[L^*])$. (The full argument here requires applying Lemma 2 with $L := L^*$, $L' := L$, $Pr := Pr$, and $Pr' := Pr$.)

Now, using the fact that $Pr$ correctly calls $L^*$ w.r.t. MGC, we again apply Lemma 2 with $L := L$, $L' := L^*$, $Pr := MGC$, and $Pr' := Pr$, and derive that $\alpha$ is enabled in the end of a corresponding trace of $MGC[L^*] \times \text{PSC}$. Then, $L \subseteq_{MGC} L^*$ ensures that $H_{\text{dom}(L)}(t) \in H_{\text{dom}(L)}(MGC[L^*])$. Using Lemma 2 for the last time (applied with $L := L^*$, $L' := L$, $Pr := Pr$, and $Pr' := MGC$), we obtain that $h = H(t) \in H(Pr[L^*])$, which contradicts our assumption. □

The following corollary of Thm. 1 states that, like the classical notion of linearizability, our library-correctness condition is compositional (a.k.a. local), meaning that a library consisting of several (non-interacting) libraries can be abstracted by considering each sub-library separately. Formally, we define the composition of libraries $L_1, \ldots, L_n$ with pairwise disjoint sets of declared methods, denoted by $L_1 \uplus \ldots \uplus L_n$, to be the library obtained by taking the union of $L_1, \ldots, L_n$. Then, compositionality is formulated as follows.

**Corollary 1 (Compositionality).** The following two conditions together imply that $L_1 \uplus \ldots \uplus L_n \subseteq_{MGC} L_1^* \uplus \ldots \uplus L_n^*$.
1. \( \text{Var}(L_1, \ldots, \text{Var}(L_n), \text{Var}(L^*_1), \ldots, \text{Var}(L^*_n), \text{Var}(\text{MGC} \setminus \text{dom}(L_1 \uplus \ldots \uplus L_n))) \) are pairwise disjoint.

2. For all \( t \), \( L_t \subseteq \text{MGC} \), \( L^*_t \) for \( \text{MGC}_i = \text{MGC}^i[L^1 \uplus \ldots \uplus L^i_{t-1} \uplus L^i_{t+1} \uplus \ldots \uplus L^i_n] \).

To end this section, we provide a simple lemma that is useful for establishing the library correctness condition \( L \subseteq \text{MGC} L^* \). Such conditions are typically established using simulation arguments with the observable transitions being those that induce history labels. The lemma below requires one to additionally identify a relation on non-volatile memories generated by \( \text{MGC}[L] \times \text{PSC} \) and \( \text{MGC}[L^*] \times \text{PSC} \), show that it holds for the very initial memory, and that it is preserved during crashless executions assuming it holds initially. Thus, one can establish the library correctness condition by applying standard simulation arguments extended to relate the non-volatile memories for crashless traces.

**Lemma 3.** A trace \( t \) of \( Pr \times \text{PSC} \) is called \( \text{m}_0 \)-to-\( \text{m} \) if \( \langle \text{m}_{\text{init}}, \text{M}_{\text{init}}[\text{m} \mapsto \text{init}] \rangle \xrightarrow{t} \langle \text{m}, \text{M}[\text{m} \mapsto \text{init}] \rangle \) for some \( \text{m} \) and \( \text{M} \). Suppose that we have a binary relation \( R \) on \( \text{NVVar} \rightarrow \text{Val} \) such that:

- \( \langle \text{m}_{\text{init}}, \text{m}_{\text{init}} \rangle \in R \).
- If \( \langle \text{m}_{\text{init}}, \text{m}_{\text{init}} \rangle \in R \), then for every \( \text{m}_0 \)-to-\( \text{m} \) crashless trace \( t \) of \( \text{MGC}[L] \times \text{PSC} \), there exist a non-volatile memory \( \text{m}^* \) and an \( \text{m}_0^* \)-to-\( \text{m}^* \) crashless trace \( t^* \) of \( \text{MGC}[L^*] \times \text{PSC} \), such that \( \langle \text{m}, \text{m}^* \rangle \in R \) and \( H(t) = H(t^*) \).

Then, assuming \( \text{dom}(L) = \text{dom}(L^*) \), we have that \( L \subseteq \text{MGC} L^* \).

Furthermore, if \( L^* \) has no \( \text{fo}(\cdot) \) and \( \text{sence} \) instructions, then using the non-deterministic sence steps (see §3), \( \text{MGC}[L] \times \text{PSC} \) can take \( \text{SF} \)-steps when \( \text{MGC}[L^*] \times \text{PSC} \) does, so store fences can be ignored when checking \( H(t) = H(t^*) \).

### 7 An Application: Persistent Pairs

In this section, we illustrate the use of the library abstraction theorem for a simple concurrent and persistent data structure, which is a pair of values that supports write and read operations. We present two specifications and an implementation for each specification. The two specifications ensure atomicity (i.e., linearizability if the system does not crash), and “data consistency” (reads always return two values written by a single invocation of write), but they differ in their exact persistency guarantees. For the concurrency aspect of the data structure, the implementations follow the sequence lock (seqlock, for short) mechanism, which uses a version counter along with the pair and allows readers to never block writers [6]. For durability, the implementations employ different techniques: one uses a “redo log” and the other is based on “checkpoints”.

#### 7.1 A Durable Pair

The first specification of the pair, a library we denote by \( L^*_\text{pair} \), consists of three methods: \text{write} for writing the two values of the pair, \text{read} for reading the pair, and \text{recover} for recovering from a crash. The precise specification is as follows.
implementations must unroll changes to registers not used to pass return values.

histories record the whole register store in call/return labels, strictly speaking, for clarity of presentation, we write write (x(register)) followed by a write to/from methods. The specification above assumes that (which is equivalent here to \(s\) is necessary here in order to restrict the out-of-order persistence and ensure the writer. We note that the (rather extensive) use of flushes (or flush-optimals identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) (as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) (as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) (as identified via observing an odd version number), the recovery will complete the job of.

Note that our simplified language has no mechanism for argument passing to/from methods. The specification above assumes that write receives arguments (read returns results) via designated registers, \(a_1\) and \(a_2\).

Next, we present an implementation of \(L_{\text{pair}}^x\), which we denote by \(L_{\text{pair}}\). For clarity of presentation, we write \(x := y\) instead of a read of \(y\) (to some fresh register) followed by a write to \(x\). We also omit some register bookkeeping: since histories record the whole register store in call/return labels, strictly speaking, implementations must unroll changes to registers not used to pass return values.

The specification code uses a lock \(\tilde{1}\) to ensure the atomicity of the data structure. For durability, writes use persistence blocks, which ensure that the two parts of the pair persist simultaneously. After the block is ended, \(f_1(x_1)\) (which is equivalent here to \(s\) is necessary here in order to restrict the out-of-order persistence and ensure the writer. We note that the (rather extensive) use of flushes (or flush-optimals identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of.

Note that our simplified language has no mechanism for argument passing to/from methods. The specification above assumes that write receives arguments (read returns results) via designated registers, \(a_1\) and \(a_2\).

Next, we present an implementation of \(L_{\text{pair}}^x\), which we denote by \(L_{\text{pair}}\). For clarity of presentation, we write \(x := y\) instead of a read of \(y\) (to some fresh register) followed by a write to \(x\). We also omit some register bookkeeping: since histories record the whole register store in call/return labels, strictly speaking, implementations must unroll changes to registers not used to pass return values.

Ignoring crashes, atomicity is guaranteed here using the seqlock mechanism. We outline the key ideas behind the persistency management in this implementation. First, we observe that writing directly to the NVM is wrong since we cannot control the non-deterministic propagation: if a crash occurs during the execution of write, it is possible that only one part of the pair has persisted, and the recovery method will not have sufficient information for reinitializing the pair correctly. Instead, write first records its “job” in \((x_1^{\text{new}}, x_2^{\text{new}})\). Then, if a crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) (as identified via observing an odd version number), the recovery will complete the job of the writer. We note that the (rather extensive) use of flushes (or flush-optimals identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of crash happens and the write was in the middle of updating \(\langle \tilde{x}_1, \tilde{x}_2 \rangle\) as identified via observing an odd version number), the recovery will complete the job of.

Theorem 2. \(L_{\text{pair}} \subseteq MGC_{\text{rec}} \ L_{\text{pair}}^x\).
A proof sketch is given in the supplementary material. It uses Lemma 3 letting \( \langle \tilde{m}, \tilde{n} \rangle \in R \) if the following hold:

- If \( \tilde{m}(\delta) \) is even, then \( \tilde{m}(\tilde{x}_1) = \tilde{n}(\tilde{x}_1) \) and \( \tilde{m}(\tilde{x}_2) = \tilde{n}(\tilde{x}_2) \).
- If \( \tilde{m}(\delta) \) is odd, then \( \tilde{m}(\tilde{x}_1^\text{new}) = \tilde{n}(\tilde{x}_1) \) and \( \tilde{m}(\tilde{x}_2^\text{new}) = \tilde{n}(\tilde{x}_2) \).

Using the abstraction theorem, we obtain that for any program \( Pr \) that uses \( L^p \text{pair} \) correctly (i.e., calls recovery first after every crash), every state \( \langle q_\ast, M_\ast \rangle \) that is reachable in \( Pr[ L^p \text{pair} ] \times \text{PSC} \), there exists a state \( \langle q', M' \rangle \) that is reachable in \( Pr[ L^p \text{pair} ] \times \text{PSC} \) and indistinguishable from \( \langle q, M \rangle \) from the client perspective.

### 7.2 A Buffered Durable Pair

An alternative specification of a pair, a library we denote by \( L^b \text{pair} \), allows for “buffered” behaviors that, following [22], aim to enable faster implementations by weakening persistency guarantees: instead of requiring operations to persist before returning to their caller, it only requires that operations are “persistently ordered” before returning.

```plaintext
write:
- LOCK: if CAS(\tilde{1}, 0, 1) goto LOCK;
  - beginPB(\tilde{x}_1, \tilde{x}_2);
  - \( \tilde{x}_1 := \tilde{a}_1; \tilde{x}_2 := \tilde{a}_2; \)
  - endPB(\tilde{x}_1, \tilde{x}_2);
  - UNLOCK : \( \tilde{l} := 0; \)
  - return;

read:
- LOCK : if CAS(\tilde{1}, 0, 1) goto LOCK;
  - \( \tilde{a}_1 := \tilde{x}_1; \tilde{a}_2 := \tilde{x}_2; \)
  - sync : \( fl(\tilde{x}_1); \)
  - return;

recover:
- go back to \( \tilde{x}_1^\text{prev} \);
```

Compared to \( L^p \text{pair} \), the explicit flush instruction \( fl(\tilde{x}_1) \) from the write method is omitted, which means that a crash after a completed write may take the pair back to its state before the write. Thus, the state after a crash need not necessarily be fully up-to-date. Persistency is controlled by an additional method, called sync, that ensures that previous writes have reached persistent memory. Interestingly, without the sync method, an implementation could simply ignore persistency and store the pair in the volatile memory. Indeed, this corresponds to an execution of \( L^b \text{pair} \) in which the persistency buffers are never being flushed.

The implementation proposed below for this object exploits the freedom allowed by the specification. Writes and reads again follow the standard seqlock mechanism, but this time they only use volatile variables. In turn, sync sets a “checkpoint”, and recovery rolls the state back to the latest complete checkpoint.

```plaintext
write:
- LOCK : if CAS(\tilde{1}, 0, 1) goto LOCK;
  - \( \tilde{a} := \tilde{a} + 1; \)
  - \( \tilde{x}_1 := \tilde{a}_1; \tilde{x}_2 := \tilde{a}_2; \)
  - UNLOCK : \( \tilde{l} := 0; \)
  - return;

read:
- BEGIN : \( a := \tilde{a}; \)
  - if odd(a) goto BEGIN;
  - \( \tilde{x}_1 := \tilde{x}_1^\text{prev}; \tilde{x}_2 := \tilde{x}_2^\text{prev}; \)
  - \( \tilde{f} := 0; fl(\tilde{f}); \)
  - return;
```

A non-volatile flag \( \tilde{f} \) is used to detect crashes during the setting the checkpoint \( (\tilde{x}_1^\text{next}, \tilde{x}_2^\text{next}) \). Thus, before storing the checkpoint, the previous checkpoint is stored in the non-volatile variables \( (\tilde{x}_1^\text{prev}, \tilde{x}_2^\text{prev}) \). Upon recovery, given the
value of the flag, we know if we can restore the state from the current stored checkpoint, or, if a crash happened during the store of this checkpoint (which means that \texttt{sync} did not return), set the pair to the previous stored one.

**Theorem 3.** \( L_{\text{bpair}} \sqsubseteq MGC_{\text{rec}} L^\# \)

A proof sketch is given in the supplementary material. It uses \textbf{Lemma 3} letting \(<\hat{\mu}, \hat{\mu}^\# > \in R\) if the following hold:

- If \( \hat{\mu}(\hat{f}) = 0 \), then \( \hat{\nu}(\hat{x}_1^\text{ext}) = \hat{\nu}^\#(\hat{x}_1) \) and \( \hat{\nu}(\hat{x}_2^\text{ext}) = \hat{\nu}^\#(\hat{x}_2) \).
- If \( \hat{\mu}(\hat{f}) = 1 \), then \( \hat{\nu}(\hat{x}_1^\text{prev}) = \hat{\nu}^\#(\hat{x}_1) \) and \( \hat{\nu}(\hat{x}_2^\text{prev}) = \hat{\nu}^\#(\hat{x}_2) \).

8 Related and Future Work

**Library abstraction theorems.** Previous work has developed library abstraction theorems for crashless shared memory concurrency. First, [11] formalized the intuition that standard linearizability as defined in [19] corresponds to contextual refinement (and also proved a completeness result: the converse also holds provided that threads have other means of interaction besides the library). Later, [7] refined and formulated this result using history inclusion instead of linearizability, which is closer to our formalization. Other abstraction results account for liveness [14], resource-transferring programs [15], and x86-TSO [8]. Our composition lemma (\textbf{Lemma 2}) is inspired by [8], which addresses a challenge that is close to the challenge posed by store fence instructions in NVM, where actions of the client and the library affect each other even if they access to distinct locations. To do so, the notion of a history is extended to expose events that correspond to the flushing certain entries from the x86-TO store buffers, which is close to what we do to handle store fences. Our alternative approach to this problem, i.e., introducing a relaxed version of the store fence, is novel.

While our framework is operational, library abstraction was also studied before for declarative shared memory concurrency semantics, particularly in the context of the C11 weak memory model [5, 20].

**Linearizability notions for persistent objects.** Different approaches for adapting the standard linearizability criterion that is based on crash-free sequential specifications [19] were proposed before [3, 17, 22], but were not formally related to contextual refinement. Since methods like \texttt{recover} and \texttt{sync} (see \S 7.2) are meaningless in crash-free sequential specifications, they require a special external treatment in these linearizability adaptations. We believe that the variety of approaches to interpret crash-free sequential specifications for crash-resilient concurrent objects makes these notions hard to combine and apply.

These existing notions are typically expressible in the refinement framework that we employ. For example, in the crashless setting, by wrapping each method of a sequential implementation \( S \) of some object inside a global lock, one obtains an abstract library \( L^\#_S \) for that object that corresponds to the conditions imposed by standard linearizability [7] (a library \( L \) is linearizable w.r.t. \( S \) iff every crashless history induced by a trace of \( MGC[L] \) is also induced by some
trace of $MGC(L^*_S)$. Now, when crashes are involved, by wrapping each method of $S$ inside a global lock and a persistence block followed by an explicit flush instruction (like $L\#_S$ in §7.1), one obtains an abstract library $L_S^\#$ that corresponds to the conditions imposed by strict linearizability of $S$ ($L$ is strictly linearizable w.r.t. $S$ iff $L \subseteq MGC L_S^\#$). Thus, our results can be used to derive contextual refinement (using $L_S^\#$ as a specification) from strictly linearizable objects. We note that while the original definition of strict linearizability was for a model with per-processor failure, what we consider here is its application for NVM with full system crashes.

Durable linearizability [22] weakens strict linearizability by allowing methods that were active during a crash to take their effect at any later point in the execution (or never), instead of requiring that the effect of such methods is visible immediately after the crash (or never). This weakening aims to allow lazy recovery for large structures, where either the recovery procedure is executed in parallel to other methods after a crash, or the methods themselves participate in recovering the data structure when they are further executed. Our language can express that, if every update method first records its task in a work-set, removes the task from the work-set, flushes the updated work-set, and performs the task like in $L_S^\#$ described above. In turn, every query method may choose to complete any task it finds in the work-set, since the method performing such a task has crashed during its invocation. For persistent pairs (see §7.1), this is illustrated by the specification below. The non-volatile variable $\dot{w}$ is the multiset holding the work-set with atomic add and remove operations, and $\tilde{l}_{rw}$ is an abstract multiple-readers-single-writer lock used to resolve races on the work-set.

```
write:
LOCK1: acquire $\tilde{l}_{rw}$ as a reader;
add $\langle a_1, a_2 \rangle$ to $\dot{w}$;
remove $\langle a_1, a_2 \rangle$ from $\dot{w}$;
f1(u);
UNLOCK1: release $\tilde{l}_{rw}$;
... rest of the code as in write of $L^*_\text{pair}$ [7.1] ...
recover:
return;
read:
goto {LOCK1, BEGIN};
LOCK1: acquire $\tilde{l}_{rw}$ as a writer;
pick some $\langle a_1, a_2 \rangle \in \dot{w}$;
remove $\langle a_1, a_2 \rangle$ from $\dot{w}$;
f1(u);
UNLOCK1: release $\tilde{l}_{rw}$;
BEGIN ...
... rest of the code as in read of $L^*_\text{pair}$ [7.1] ...
```

An alternative operational characterization of durable linearizability using Input/Output automata was developed in [10] and used to formally establish this property for the persistent queue of [12] by providing a full-blown simulation proof using the KIV proof assistant. Nevertheless, this work does not relate the proved correctness criterion to contextual refinement.

**Persistency models.** The underlying model we assume is PSC by [23], a strengthening of Px86 [28] that formalizes the Intel-x86 persistency. The paper [23] provided compiler mappings that ensure PSC semantics on machines guaranteeing Px86 semantics. We extended the general semantic framework with libraries, and extended PSC with local store fences and persistence blocks.

**Future Work.** Future work includes extending our proof method and results for weaker persistency models, such as persistent x86-TSO [28] and ARM [9]; handling random access shared memory with allocations and deallocations (instead...
of the simplified shared variables model we employ); and lifting the strict condition that libraries and clients live in disjoint address spaces by allowing them to transfer ownership of certain locations (as was done in [15] for standard volatile memory). In addition, extending and adapting methods for refinement verification under volatile memory is needed in order to provide library developers with means to validate our library correctness conditions. Such methods may include automated checking by approximation [7], layered interactive verification in the style of [18, 25], and formal logics as the one in [24]. Similarly, developing formal methods and tools that allow using library specifications for client reasoning it is left for future work, including decidable reachability analysis [2], program logics [27], and principled testing [13].

References

1. C++ reference. Accessed July-2021.
2. P. A. Abdulla, F. Haziza, L. Holík, B. Jonsson, and A. Rezine. An integrated specification and verification technique for highly concurrent data structures. In TACAS’13, pages 324–338, 2013.
3. M. K. Aguilera and S. Frølund. Strict linearizability and the power of aborting. Technical Report HPL-2003-241, 2003.
4. ARM. ARM architecture reference manual: ARMv8, for ARMv8-A architecture profile, 2021. Available at https://developer.arm.com/documentation/ddi0487/latest/ [Online; accessed July-2021].
5. M. Batty, M. Dodds, and A. Gotsman. Library abstraction for C/C++ concurrency. In POPL, pages 235–248, 2013.
6. H.-J. Boehm. Can Seqlocks get along with programming language memory models? In MSPC, pages 12–20, New York, NY, USA, 2012. ACM.
7. A. Bouajjani, M. Emmi, C. Enea, and J. Hamza. Tractable refinement checking for concurrent objects. In POPL, page 651–662, New York, NY, USA, 2015. ACM.
8. S. Burckhardt, A. Gotsman, M. Musuvathi, and H. Yang. Concurrent library correctness on the ts0 memory model. In H. Seidl, editor, Programming Languages and Systems, pages 87–107, Berlin, Heidelberg, 2012. Springer Berlin Heidelberg.
9. K. Cho, S.-H. Lee, A. Raad, and J. Kang. Revamping hardware persistency models: View-based and axiomatic persistency models for intel-x86 and armv8. In PLDI, PLDI 2021, page 16–31, New York, NY, USA, 2021. ACM.
10. J. Derrick, S. Doherty, B. Dongol, G. Schellhorn, and H. Wehrheim. Verifying correctness of persistent concurrent data structures: a sound and complete method. Formal Aspects of Computing, pages 1–27, 2021.
11. I. Filipović, P. O’Hearn, N. Rinetzky, and H. Yang. Abstraction for concurrent objects. Theoretical Computer Science, 411(51):4379–4398, 2010.
12. M. Friedman, M. Herlihy, V. Marathe, and E. Petrank. A persistent lock-free queue for non-volatile memory. In PPoPP, pages 28–40, New York, NY, USA, 2018. ACM.
13. H. Gorjiara, G. H. Xu, and B. Demsky. Jaaru: Efficiently model checking persistent memory programs. In ASPLOS, page 415–428, New York, NY, USA, 2021. ACM.
14. A. Gotsman and H. Yang. Liveness-preserving atomicity abstraction. In L. Aceto, M. Henzinger, and J. Sgall, editors, Automata, Languages and Programming, pages 453–465, Berlin, Heidelberg, 2011. Springer Berlin Heidelberg.
15. A. Gotsman and H. Yang. Linearizability with Ownership Transfer. *Logical Methods in Computer Science*, Volume 9, Issue 3, Sept. 2013.

16. R. Gu, J. Koenig, T. Ramananandro, Z. Shao, X. N. Wu, S.-C. Weng, H. Zhang, and Y. Guo. Deep specifications and certified abstraction layers. In *POPL*, page 595–608, New York, NY, USA, 2015. ACM.

17. R. Guerraoui and R. R. Levy. Robust emulations of shared memory in a crash-recovery model. In *Proceedings of the 24th International Conference on Distributed Computing Systems (ICDCS’04)*, ICDCS ’04, page 400–407, USA, 2004. IEEE Computer Society.

18. C. Hawblitzel, E. Petrank, S. Qadeer, and S. Tasiran. Automated and modular refinement reasoning for concurrent programs. In *CAV*, pages 449–465, Cham, 2015. Springer International Publishing.

19. M. P. Herlihy and J. M. Wing. Linearizability: A correctness condition for concurrent objects. *ACM Trans. Program. Lang. Syst.*, 12(3):463–492, July 1990.

20. Intel. Persistent Memory Programming, 2015.

21. Intel. Intel 64 and ia-32 architectures software developer’s manual (combined volumes), May 2019. Order Number: 325462-069US.

22. J. Izraelevitz, H. Mendes, and M. L. Scott. Linearizability of persistent memory objects under a full-system-crash failure model. In *DISC*, pages 313–327, Berlin, Heidelberg, 2016. Springer Berlin Heidelberg.

23. A. Khyzha and O. Lahav. Taming x86-ts0 persistency. *Proc. ACM Program. Lang.*, 5(POPL), Jan. 2021.

24. H. Liang, X. Feng, and M. Fu. Rely-guarantee-based simulation for compositional verification of concurrent program transformations. *ACM Trans. Program. Lang. Syst.*, 36(1), Mar. 2014.

25. J. R. Lorch, Y. Chen, M. Kapritsos, B. Parno, S. Qadeer, U. Sharma, J. R. Wilcox, and X. Zhao. Armada: Low-effort verification of high-performance concurrent programs. In *PLDI*, page 197–210, New York, NY, USA, 2020. ACM.

26. A. Raad, M. Dokoi, L. Rozić, O. Lahav, and V. Vafeiadis. On library correctness under weak memory consistency: Specifying and verifying concurrent libraries under declarative consistency models. *Proc. ACM Program. Lang.*, 3(PPOPL):68:1–68:31, Jan. 2019.

27. A. Raad, O. Lahav, and V. Vafeiadis. Persistent owicki-gries reasoning: A program logic for reasoning about persistent programs on intel-x86. *Proc. ACM Program. Lang.*, 4(OOPSLA), Nov. 2020.

28. A. Raad, J. Wickerson, G. Neiger, and V. Vafeiadis. Persistency semantics of the Intel-x86 architecture. *Proc. ACM Program. Lang.*, 4(OOPSLA), Jan. 2020.

29. Y. Zuriel, M. Friedman, G. Sheffi, N. Cohen, and E. Petrank. Efficient lock-free durable sets. *Proc. ACM Program. Lang.*, 3(OOPSLA):128:1–128:26, Oct. 2019.
I(pc) = r := e
φ′ = φ[r → φ(e)]
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = r := e
φ′ = φ[r → φ(e)]
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = if e goto n₁ ⋈ ⋈ nₘ
φ(e) ≠ 0 ⇒ pc ∈ {n₁, ⋈ ⋈ nₘ}
φ(e) = 0 ⇒ pc′ = pc + 1
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = havoc
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = x := e
l = W(x, φ(e))
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = x := e
l = W(x, φ(e))
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = r := x
l = R(x, v)
φ′ = φ[r → v]
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = r := FADD(x, e)
l = R(ex, v)
φ′ = φ[r → v]
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = r := CAS(x, e₁, e₂)
l = RMW(x, φ(e₁), φ(e₂))
φ′ = φ[r → φ(e₂)]
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = r := CAS(x, e₁, e₂)
l = RMW(x, φ(e₁), φ(e₂))
φ′ = φ[r → φ(e₂)]
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = r := CAS(x, e₁, e₂)
l = RMW(x, φ(e₁), φ(e₂))
φ′ = φ[r → φ(e₂)]
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

I(pc) = r := CAS(x, e₁, e₂)
l = RMW(x, φ(e₁), φ(e₂))
φ′ = φ[r → φ(e₂)]
⟨pc, φ⟩  ⤲ₜᵣ ⟨pc + 1, φ′⟩

Fig. 2. Transitions of LTS induced by an instruction sequence

A Additional material for Section 3.2
(LTSs induced by instruction sequences)

Definition 3 The LTS induced by an instruction sequence I is given by:
• The transition labels are action labels, extended with ǫ for silent transitions.
• The states are pairs ⟨pc, φ⟩ where pc ∈ N, called program counter, stores the current instruction pointer inside the sequence, and φ : Reg → Val, called local store, records the values of the registers. We assume that local stores are extended to expressions in the obvious way.
• The initial state is ⟨0, φInit⟩, where φInit ≜ λr. 0.
• The transitions are given in Fig. 2.
B Auxiliary definitions for Section 4 (all transitions of PSC)

We use the following auxiliary function for looking up the most recent value of a variable:

\[ M(x) = \begin{cases} \text{nv-read} & x \in \text{NVVar} \text{ and last write entry in } M.P(x) \text{ has value } v \\ \text{nv-write} & x \in \text{NVVar} \text{ and there are no write entries in } M.P(x) \\ M.\&x(x) & x \in \text{VVar} \end{cases} \]

That is, when thread \( \tau \) reads from a shared location \( x \) it obtains the latest accessible value of \( x \), which is defined by applying the following \( \text{Mem} \) function on the current persistent memory \( \dot{m} \), the current persistence buffer \( P \), and the location \( \dot{x} \).

\[
\begin{align*}
\text{V-WRITE} & \quad \begin{array}{l}
\text{let } l = \text{W}(\dot{x}, v) \\
\text{let } \dot{m}' = M.\&x(\dot{x} \mapsto v) \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'[\dot{m} \mapsto \dot{m}']
\end{array} \\
\text{NV-WRITE} & \quad \begin{array}{l}
\text{let } l = \text{W}(\dot{x}, v) \\
\text{let } \dot{m}' = M.\&x(\dot{x} \mapsto v) \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'[\dot{m} \mapsto \dot{m}']
\end{array} \\
\text{READ} & \quad \begin{array}{l}
\text{let } l = \text{R}(x, v) \\
\text{M(x) = v} \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'
\end{array} \\
\text{V-RMW} & \quad \begin{array}{l}
\text{let } l = \text{RMW}(\dot{x}, v, a, v_a) \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'[\dot{m} \mapsto \dot{m}']
\end{array} \\
\text{FLUSH} & \quad \begin{array}{l}
\text{let } l = \text{FL}(\dot{x}) \\
\text{M.M(\dot{x}) = } \epsilon \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'
\end{array} \\
\text{NV-READ} & \quad \begin{array}{l}
\text{let } l = \text{R}(\dot{x}, v) \\
\text{M(x) = v} \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'
\end{array} \\
\text{V-RMW-FAIL} & \quad \begin{array}{l}
\text{let } l = \text{RMW}(\dot{x}, v, a, v_a) \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'[\dot{m} \mapsto \dot{m}']
\end{array} \\
\text{NV-READ-FAIL} & \quad \begin{array}{l}
\text{let } l = \text{R}(\dot{x}, v) \\
\text{M(x) = v} \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'
\end{array} \\
\text{SFENCE} & \quad \begin{array}{l}
\forall \dot{x}_1: \text{FL}(\dot{x}) \notin M.P(\dot{x}) \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M
\end{array} \\
\text{NV-RMW} & \quad \begin{array}{l}
\text{let } l = \text{RMW}(\dot{x}, v, a, v_a) \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'[\dot{m} \mapsto \dot{m}']
\end{array} \\
\text{NV-RMW-FAIL} & \quad \begin{array}{l}
\text{let } l = \text{RMW}(\dot{x}, v, a, v_a) \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'[\dot{m} \mapsto \dot{m}']
\end{array} \\
\text{CRASH} & \quad \begin{array}{l}
\text{let } l = \text{R}(\dot{x}, v) \\
\text{M(x) = v} \\
\text{M } \xrightarrow{\tau\text{-v-FO}} M'
\end{array}
\end{align*}
\]

Fig. 3. Transitions of PSC
C Proofs

The following propositions are used in the following proofs. The all easily follow from our definitions.

Proposition 1. If $h \in H_F(Pr)$, then $h' \in H_F(Pr)$ for every prefix $h'$ of $h$.

Proposition 2. If $h \in H_F(Pr)$, then $h \cdot \xi \in H_F(Pr)$.

Proposition 3. If $h \in H_F(Pr)$, then $h \cdot \langle \tau, SF \rangle \in H_F(Pr)$ for every $\tau \in Tid$.

Proposition 4. Suppose that $\langle q, M \rangle \xrightarrow{\tau} pr_{\|PSC} \langle q_1, M_1 \rangle$ and $\langle q, M \rangle \xrightarrow{\tau} pr_{\|PSC} \langle q_2, M_2 \rangle$. If $H_F(t_1) = H_F(t_2)$, then for every $\tau$ we have $\forall \tau. \xi \in F \iff \forall \tau. \xi \in F$.

The following properties all assume a library $L$ that is safe for a program $Pr$.

Proposition 5. If $\varphi \xrightarrow{\tau} pr_{\|L} \varphi'$ and $\varphi(\tau).\xi \notin \text{dom}(L)$, then $\varphi \xrightarrow{\tau} pr_{\|L} \varphi'$.

Proposition 6. For every state $\langle q, M \rangle$ reachable in $pr_{\|L} \times PSC$, we have that both $\text{Var}(L) \cap \text{NVVar}$ and $\text{Var}(Pr \setminus \text{dom}(L)) \cap \text{NVVar}$ separate $M$.

Proposition 7. The following hold whenever $\varphi \xrightarrow{\tau} pr_{\|L} \varphi'$:

- If $\varphi(\tau).\xi \in \text{dom}(L)$, then $\text{varset}(\xi) \subseteq \text{Var}(L)$.
- If $\varphi(\tau).\xi \notin \text{dom}(L)$, then $\text{varset}(\xi) \subseteq \text{Var}(Pr \setminus \text{dom}(L))$.

The following propositions easily follow from the definitions in \[\text{Def. 7}\]

Proposition 8. A set $\bar{X} \subseteq \text{NVVar}$ separates $M$ if $\text{NVVar} \setminus \bar{X}$ separates $M$.

Proposition 9. If $\bar{X} \subseteq \text{NVVar}$ separates $M_1$ and $M_1 \sigma_{\|PSC} M_2$ with $\text{varset}(\alpha) \subseteq \bar{X}$, then $\bar{X}$ separates $M_2$.

Under the conditions of \[\text{Def. 7}\] we always have the following properties:

Lemma 4. Suppose $X_1, X_2 \subseteq \text{Var}$ is such that $X_1 \cap X_2 = \emptyset$. Then

(a) $(M_1, X_1) \cup (M_2, X_2) = (M_2, X_2) \cup (M_1, X_1)$.
(b) $(M_1, X_1) \cup (M_2, X_2) = (M_1, X_1) \cup (M_2, X_2)$.
(c) $(M_1, X_1) \cup (M_2, X_2))|Y = M_1|Y$, for any $Y$ such that $X_1 \subseteq Y \subseteq \text{Var} \setminus X_2$.

Lemma 2 (Composition). Let libraries $L$ and $L'$ implementing the same set $F$ of methods be such that both are safe for a program $Pr$, and $L$ is also safe for a program $Pr'$. Suppose that $\langle \lim_{\text{init}}, M_{\text{init}} \rangle \xrightarrow{\tau} pr_{\|L} \times PSC \langle \lim_{\text{init}}, M_{\text{init}} \rangle$, $\langle \lim_{\text{init}}, M_{\text{init}} \rangle \xrightarrow{\tau} pr_{\|L} \times PSC \langle \lim_{\text{init}}, M_{\text{init}} \rangle$, and $H_F(t_{\text{init}}) = H_F(t_{\text{lib}})$. Then, there exists a trace $t$ such that $H(t) = H(t_{\text{init}})$ and $\langle \lim_{\text{init}}, M_{\text{init}} \rangle \xrightarrow{\tau} pr_{\|L} \times PSC \langle \lim_{\text{init}}, M_{\text{init}} \rangle$, where:

$- \varphi = \lambda \tau. \begin{cases} \langle \lim_{\text{lib}}(\tau)\cdot PC, \lim_{\text{lib}}(\tau)\cdot FC \rangle \cdot \varphi_{\text{lib}}(\tau) \cdot \xi \in F \\ \text{otherwise} \end{cases}$

$- M = (M_{\text{init}} \cup \text{varset}(\lim_{\text{init}}), M_{\text{init}} \cup \text{varset}(\lim_{\text{init}}))$
Proof. Consider two libraries $L$ and $L'$ implementing the same method set $F$, both safe for a program $Pr$, with $L$ being also safe for a program $Pr'$. For traces $t_d$ and $t_{ib}$, let $\text{COMPOSE}(t_d, t_{ib})$ denote the rest of the statement of the lemma. We prove $(\forall t_d, t_{ib}. \text{COMPOSE}(t_d, t_{ib}))$ by induction on the sum of lengths of $t_d$ and $t_{ib}$.

The base of induction is to show $\text{COMPOSE}(t_d, t_{ib})$ when $|t_d| + |t_{ib}| = 0$; then $\langle \mathbf{\perp}, M \rangle = \langle \perp_{\text{init}}, M_{\text{init}} \rangle$, and we can simply take $t = \perp$.

The step of induction is to show $\text{COMPOSE}(t_d, t_{ib})$, assuming that $\text{COMPOSE}(t'_d, t'_{ib})$ holds for every $t'_d$ and $t'_{ib}$ with $|t'_d| + |t'_{ib}| < |t_d| + |t_{ib}|$. We split the rest of the proof into the following cases:

(I) $t_{ib}$ is non-empty and ends with a label $\alpha_{ib}$ that does not contribute to $H_F(t_{ib})$, i.e., one of the following holds:

- $\alpha_{ib} = \perp$
- $\alpha_{ib} \in \text{Tid} \times \{\perp\}$
- $\alpha_{ib} \in \text{Tid} \times \{\text{CALL}(f, \phi), \text{RET}(f, \phi) \in \text{Lab} | f \notin F\}$
- $\alpha_{ib} \in \text{Tid} \times \{l \in \text{Lab} | \text{typ}(l) \notin \{\text{CALL}, \text{RET}\} \land l \notin \text{SFLab}\}$

(II) $t_d$ is non-empty and ends with a label $\alpha_d$ that does not contribute to $H_F(t_d)$:

- $\alpha_d = \perp$
- $\alpha_d \in \text{Tid} \times \{\perp\}$
- $\alpha_d \in \text{Tid} \times \{\text{CALL}(f, \phi), \text{RET}(f, \phi) \in \text{Lab} | f \notin F\}$
- $\alpha_d \in \text{Tid} \times \{l \in \text{Lab} | \text{typ}(l) \notin \{\text{CALL}, \text{RET}\} \land l \notin \text{SFLab}\}$

(III) both $t_d$ and $t_{ib}$ are non-empty and end with labels $\alpha_d$ and $\alpha_{ib}$ contributing to histories $H_F(t_d)$ and $H_F(t_{ib})$, i.e., one of the following holds:

- $\alpha_d = \alpha_{ib} \in \text{Tid} \times \{\text{CALL}(f, \phi) \in \text{Lab} | f \notin F\}$
- $\alpha_d = \alpha_{ib} \in \text{Tid} \times \{\text{RET}(f, \phi) \in \text{Lab} | f \notin F\}$
- $\alpha_d = \alpha_{ib} = \perp$
- $\alpha_d, \alpha_{ib} \in \text{Tid} \times \text{SFLab}$

It is easy to see that these three cases exhaust all possibilities for $t_{ib}$ and $t_d$. For instance, suppose that $t_{ib}$ is non-empty, but ends with a label corresponding to a history label. Let $t_{ib} = \alpha_{ib}$ and $H_F(t_{ib}) = \alpha_{ib} \cdot H_F(\alpha_{ib})$. By the lemma’s premise, $H_F(t_d) = H_F(t_{ib})$. Therefore, it must be that $t_d = \alpha_d \cdot t'_d$ and $H_F(t_d) = \alpha_d \cdot H_F(\alpha_d)$. However, when $t'_d$ is non-empty, such a possibility is already covered by Case II, and when $t'_d$ is empty, such a possibility is already covered by Case III.

**CASE I.** Suppose that $t_{ib}$ is non-empty and ends with a label $\alpha_{ib}$ not corresponding to a history label. Let $t_{ib} = t'_{ib} \cdot \alpha_{ib}$, and consider any state $\langle \perp_{\text{lib}}, M'_{\text{lib}} \rangle$ for which there are the following transitions:

$$
\langle \perp_{\text{lib}}, M_{\text{init}} \rangle \xrightarrow{t'_{ib}} _{Pr'\cap L \cap \text{PSC}} \langle \perp_{\text{lib}}, M'_{\text{lib}} \rangle \xrightarrow{\alpha_{ib}} _{Pr'\cap L \cap \text{PSC}} \langle \perp_{\text{lib}}, M_{\text{lib}} \rangle \tag{I}
$$

In the following, we consider differently various cases for $\alpha_{ib}$ in order to construct $t$.

Suppose $\alpha_{ib} = \perp$. The last transition of Eq. (I) is memory-internal, so $\perp_{\text{lib}} = \perp_{\text{lib}}$. Then $\perp$ holds by construction. We deduce from Eq. (I) that $M'_{\text{lib}} \xrightarrow{\perp} _{\text{PSC}} M_{\text{lib}}$ holds. By Prop. 6 since $L$ is safe for $Pr'$, $\text{Var}(L) \cap \text{NVVar}$ separates $M'_{\text{lib}}$, which allows us to deduce $M'_{\text{lib}}|_{\text{Var}(L)} \xrightarrow{\perp} _{\text{PSC}} M_{\text{lib}}|_{\text{Var}(L)}$ by Lemma 4. From
the induction hypothesis \( \text{COMPOSE}(t_{cl}, t'_{lib}) \), we know that \( M' = (M_d|_{\text{var}(P \setminus F)}, \text{Var}(P \setminus F)) \uplus (M'_d|_{\text{var}(L)}, \text{Var}(L)) \), so overall we obtain \( M'_d|_{\text{var}(L)} \xrightarrow{\text{per}} \text{PSC} M|_{\text{var}(L)} \). Also, \( M'_d|_{\text{var}(P \setminus F)} \xrightarrow{\text{per}} \text{PSC} M_d|_{\text{var}(P \setminus F)} \) holds trivially. Note that by Lemma 10, \( M'|_{\text{var}(L)} = M_d|_{\text{var}(L)} \). Therefore, we get \( M'|_{\text{var}(L)} \xrightarrow{\text{per}} \text{PSC} M|_{\text{var}(L)} \). Since \( \langle \overline{q}, M' \rangle \) is reachable, by Prop. 6, \( \text{Var}(L) \cap \text{NVVar} \) separates \( M' \). Then, by Lemma 10, we obtain \( M' \xrightarrow{\text{per}} \text{PSC} M \). The transition is memory-internal, so we get \( \langle \overline{q}, M' \rangle \xrightarrow{\text{per}} \text{PSC} (\overline{q}, M) \).

By the induction hypothesis \( \text{COMPOSE}(t_{cl}, t'_{lib}) \), for \( (\overline{q}_{cl}, M_{cl}), (\overline{q}_{lib}, M_{lib}) \), there exists \( t' \) such that \( H(t') = H(t_{cl}) \), and \( (\overline{q}_{init}, M_{init}) \xrightarrow{\text{per}} \text{PSC} \langle \overline{q}, M \rangle \).

To conclude the proof for this case, we let \( t = t' \cdot \text{per} \).

Suppose \( \alpha_{lib} = \langle \tau, \epsilon \rangle \). The transition is program-internal, so \( M'_{lib} = M_{lib} \).

Therefore, by construction, \( M' = M \). The histories of \( t_{cl} \), \( t'_{lib} \), and \( t_{lib} \) coincide, so there are two possibilities: either the execution in all of them is outside of a method of \( L \) (and then \( \overline{q}_{cl}(\tau), f, \overline{q}_{lib}(\tau), f, \overline{q}_{lib}(\tau), f \notin F \) holds) or inside of the same method (and then \( \overline{q}_{cl}(\tau), f, \overline{q}_{lib}(\tau), f, \overline{q}_{lib}(\tau), f \in F \) holds). We first assume that \( \overline{q}_{cl}(\tau), f, \overline{q}_{lib}(\tau), f, \overline{q}_{lib}(\tau), f \in F \). Then \( \overline{q}(\tau) = \overline{q}_{cl}(\tau) \). We let \( t = t' \); then the induction step immediately follows from the induction hypothesis \( \text{COMPOSE}(t_{cl}, t'_{lib}) \).

We now consider the possibility of \( \overline{q}_{cl}(\tau), f, \overline{q}_{lib}(\tau), f, \overline{q}_{lib}(\tau), f \notin F \). From Eq. (1) we deduce that \( \overline{q}_{lib}(\tau), pc, \overline{q}_{lib}(\tau), \phi \xrightarrow{L(\varset(l))} \overline{q}_{lib}(\tau), pc, \overline{q}_{lib}(\tau), \phi \) holds. By construction of \( \overline{q} \) and \( pc \), and the concurrent program transition rules we obtain that \( \overline{q} \xrightarrow{\text{per}} \text{PSC} \overline{q} \). Since the latter is a program-internal transition, we get \( \langle \overline{q}, M' \rangle \xrightarrow{\text{per}} \text{PSC} \langle \overline{q}, M \rangle \).

By the induction hypothesis \( \text{COMPOSE}(t_{cl}, t'_{lib}) \), for \( (\overline{q}_{cl}, M_{cl}), (\overline{q}_{lib}, M_{lib}) \), there exists \( t' \) such that \( H(t') = H(t_{cl}) \) and \( (\overline{q}_{init}, M_{init}) \xrightarrow{\text{per}} \text{PSC} \langle \overline{q}, M \rangle \). It is easy to see that \( H(t' \cdot \langle \tau, \epsilon \rangle) = H(t_{cl}) \), and we have shown that:

\[
(\overline{q}_{init}, M_{init}) \xrightarrow{\text{per}} \text{PSC} \langle \overline{q}, M \rangle \xrightarrow{\text{per}} \text{PSC} \langle \overline{q}, M \rangle
\]

To conclude the proof for this case, we let \( t = t' \cdot \langle \tau, \epsilon \rangle \).

Suppose \( \alpha_{lib} = \langle \tau, \text{CALL}(f, \phi) \rangle \) (or \( \alpha_{lib} = \langle \tau, \text{RET}(f, \phi) \rangle \)) and \( f \notin F \). The transition is program-internal, so \( M'_{lib} = M_{lib} \). Therefore, by construction, \( M' = M \). It is also a call (or return) transition, so necessarily \( \overline{q}_{lib}(\tau), f \notin F \) and \( \overline{q}_{lib}(\tau), f \notin F \) (or \( \overline{q}_{lib}(\tau), f \notin F \) and \( \overline{q}_{lib}(\tau), f \notin F \)). By the premise of the induction step, \( H_F(t_{cl}) = H_F(t_{lib}) \), so it can only be that \( \overline{q}_{cl}(\tau), f \notin F \) holds. Then, by construction, \( \overline{q}(\tau) = \overline{q}_{cl}(\tau) \). We let \( t = t' \); then the induction step immediately follows from the induction hypothesis \( \text{COMPOSE}(t_{cl}, t'_{lib}) \).

Suppose \( \alpha_{lib} = \langle \tau, l \rangle \) and \( \text{typ}(l) \notin \{\text{CALL}, \text{RET}\} \land l \notin \text{SFLabel} \).

By the premise of the induction, \( H_F(t_{cl}) = H_F(t_{lib}) \). Also, \( H_F(t_{lib}) = H_F(t'_{lib}) \). Hence, either the execution in all of the traces is outside of a method of \( L \) (and then \( \overline{q}_{cl}(\tau), f, \overline{q}_{lib}(\tau), f, \overline{q}_{lib}(\tau), f \notin F \) holds) or inside of the same method (and then \( \overline{q}_{cl}(\tau), f, \overline{q}_{lib}(\tau), f, \overline{q}_{lib}(\tau), f \in F \) holds). We first assume that \( \overline{q}_{cl}(\tau), f, \overline{q}_{lib}(\tau), f, \overline{q}_{lib}(\tau), f \notin F \). Then \( \overline{q} = \overline{q}_{cl} \) holds. By Prop. 7, \( \varset(l) \subseteq \text{Var}(L) \). From Eq. (1) we
Suppose that $M'\xrightarrow{\tau,\text{CALL}}_{\text{Pr}} M_{\text{lib}}$ holds. Since $\langle t_{\text{lib}}, M'_{\text{lib}} \rangle$ is reachable, by Prop. 6, we have that $\text{Var}(L)$ separates $M'$. By Lemma 1(1), $M'_{\text{lib}}|_{\text{Var}(L)} \xrightarrow{\tau,\text{PSC}}_{\text{Pr}} M_{\text{lib}}|_{\text{Var}(L)}$ and $M'_{\text{lib}}\setminus\text{Var}(L) = M_{\text{lib}}\setminus\text{Var}(L)$. The latter in particular implies that, by construction, $M' = M$. We let $t = t'$; then the induction step immediately follows from the induction hypothesis $\text{COMPOSE}(t_d, t'_d)$. 

We now consider the possibility of $\mathcal{F}_{\text{lib}}(Q, F), \mathcal{F}_{\text{lib}}(Q, F), \mathcal{F}_{\text{lib}}(Q, F) \in F$. From Eq. [II] we deduce that $\langle t_{\text{lib}}, t'_d, t'_d,\mathcal{F}_{\text{lib}}(Q, F) \rangle \xrightarrow{\tau,\text{PSC}} M_{\text{lib}}|_{\text{Var}(L)}$. By construction of $\mathcal{F}$ and $\mathcal{F}'$, and the concurrent program transition rules we obtain $\langle t \xrightarrow{\tau,\text{PSC}} \mathcal{F}' \rangle$. Secondly, by $\text{COMPOSE}(t_d, t'_d), M' = \langle M_d|_{\text{Var}(L) \setminus F}, \text{Var}(L) \setminus F \rangle \cup \langle M'_{\text{lib}}|_{\text{Var}(L)} \rangle$. By Prop. 7, we get $\langle M'_{\text{lib}} \rangle \xrightarrow{\tau,\text{PSC}} M_{\text{lib}}|_{\text{Var}(L)}$. From the induction hypothesis $\text{COMPOSE}(t_d, t'_d)$, we know that $M' = \langle M_d|_{\text{Var}(L) \setminus F}, \text{Var}(L) \setminus F \rangle \cup \langle M'_{\text{lib}} \rangle$.

By the induction hypothesis $\text{COMPOSE}(t_d, t'_d)$, for $\langle t_{\text{lib}}, M_d \rangle, \langle \mathcal{F}_{\text{lib}}, M_{\text{lib}} \rangle$ there exists $t'$ such that $H(t') = H(t_d)$ and $\langle \mathcal{F}_{\text{lib}}, M_{\text{lib}} \rangle \xrightarrow{\tau,\text{PSC}} \langle \mathcal{F}', M' \rangle$. It is easy to see that $H(t' \cdot \langle \tau, l \rangle) = H(t_d)$, and we have shown that:

$$\langle \mathcal{F}_{\text{lib}}, M_{\text{lib}} \rangle \xrightarrow{\tau,\text{PSC}} \langle \mathcal{F}', M' \rangle \xrightarrow{\tau,\text{PSC}} \langle \mathcal{F}, M \rangle$$

To conclude the proof for this case, we let $t = t' \cdot \langle \tau, l \rangle$.

CASE II. Suppose that $t_d$ is non-empty and ends with a label $\alpha_d$ not corresponding to a history label. Let $t_d = t'_d \cdot \alpha_d$, and consider any state $\langle \mathcal{F}_{\text{lib}}, M_d \rangle$ for which there are the following transitions:

$$\langle \mathcal{F}_{\text{lib}}, M_{\text{lib}} \rangle \xrightarrow{\tau,\text{PSC}} \langle \mathcal{F}', M' \rangle \xrightarrow{\tau,\text{PSC}} \langle \mathcal{F}, M \rangle$$

(II)

Like in Case I, we consider separately various cases for $\alpha_d$ in order to construct $t$. We only give a proof for the case of call and return labels here, since the other cases are analogous to Case I.

Suppose $\alpha_d = \langle \tau, \text{CALL}(f, \phi) \rangle$ (or $\alpha_d = \langle \tau, \text{RET}(f, \phi) \rangle$) and $f \notin F$. The transition is program-internal, so $M_d = M_d$. It is also a call transition into a method not in $F$, so $\mathcal{F}_{\text{lib}}(Q, F) = \text{Var} \not\subseteq F$ and $\mathcal{F}_{\text{lib}}(Q, F) \notin F$. Then, by construction, $\mathcal{F}(\tau) = \mathcal{F}_{\text{lib}}(\tau)$ and $\mathcal{F}'(\tau) = \mathcal{F}_{\text{lib}}(\tau)$. We deduce from Eq. [II] that $\mathcal{F}_{\text{lib}} \xrightarrow{\tau,\text{CALL}(f, \phi)} \text{Pr} \cdot \mathcal{F}_{\text{lib}}$ and, therefore, $\mathcal{F} \xrightarrow{\tau,\text{CALL}(f, \phi)} \text{Pr} \cdot \mathcal{F}$. Since the transition is program-internal, $\langle \mathcal{F}', M' \rangle \xrightarrow{\tau,\text{CALL}(f, \phi)} \text{Pr} \cdot \langle \mathcal{F}, M \rangle$.

By the induction hypothesis $\text{COMPOSE}(t'_d, t'_d), \langle \mathcal{F}_{\text{lib}}, M_{\text{lib}} \rangle$ there exists $t'$ such that $H(t') = H(t'_d)$ and $\langle \mathcal{F}_{\text{lib}}, M_{\text{lib}} \rangle \xrightarrow{\tau,\text{PSC}} \langle \mathcal{F}', M' \rangle$. It is easy to see that $H(t' \cdot \langle \tau, \text{CALL}(f, \phi) \rangle) = H(t'_d \cdot \langle \tau, \text{CALL}(f, \phi) \rangle) = H(t_d)$, and we have shown that:

$$\langle \mathcal{F}_{\text{lib}}, M_{\text{lib}} \rangle \xrightarrow{\tau,\text{PSC}} \langle \mathcal{F}', M' \rangle \xrightarrow{\tau,\text{CALL}(f, \phi)} \text{Pr} \cdot \langle \mathcal{F}, M \rangle$$
To conclude the proof for this case, we let \( t = t' \cdot (\tau, \text{CALL}(f, \phi)) \).

Suppose \( \alpha_{\text{cl}} = (\tau, \text{RET}(f, \phi)) \) and \( f \not\in F \). The transition is program-internal, so \( M'_d = M_{\text{cl}} \). It is also a return transition from a method not in \( F \), so \( \tau_d(\tau).f \not\in F \) and \( \tau_d(\tau).f = \text{main} \not\in F \). Then, by construction, \( \tau_d(\tau) = \tau_d(\tau) = \tau_d(\tau) \).

We deduce from [Eq. (III)] that \( \tau_d(\tau) \xrightarrow{\text{RET}(f, \phi)} \tau_d(\tau) \) and, therefore, \( \tau_d(\tau) \xrightarrow{\text{RET}(f, \phi)} \tau_d(\tau) \).

Since the transition is program-internal, \( (\tau_d, M'_d) \xrightarrow{\text{RET}(f, \phi)} (\tau_d, M_d) \).

By the induction hypothesis \( \text{COMPOSE}(t'_d, t_{\text{lib}}) \), for \( (\tau_d, M'_d), (\tau_{\text{lib}}, M_{\text{lib}}) \) there exists \( t' \) such that \( H(t') = H(t_d) \) and \( (\tau_{\text{lib}}, M_{\text{lib}}) \xrightarrow{\text{RET}(f, \phi)} (\tau'_{\text{lib}}, M'_d) \). It is easy to see that \( H(t' \cdot (\tau, \text{RET}(f, \phi))) = H(t'_d \cdot (\tau, \text{RET}(f, \phi))) = H(t_d) \), and we have shown that:

\[
(\tau_{\text{lib}}, M_{\text{lib}}) \xrightarrow{\text{RET}(f, \phi)} (\tau'_d, M'_d) \xrightarrow{\text{RET}(f, \phi)} (\tau'_d, M'_d) \]

To conclude the proof for this case, we let \( t = t' \cdot (\tau, \text{RET}(f, \phi)) \).

By the premise of the induction step, \( H_F(t_d) = H_F(t_{\text{lib}}) \) holds; hence, \( H_F(\alpha_{\text{cl}}) = H_F(\alpha_{\text{lib}}) \), and we refer to that history action label as \( \alpha \). Let \( (\tau_{\text{lib}}, M'_{\text{lib}}) \) and \( (\tau_{\text{cl}}, M'_d) \) be any states for which there are the following transitions:

\[
(\tau_{\text{lib}}, M_{\text{lib}}) \xrightarrow{\text{RET}(f, \phi)} (\tau'_d, M'_d) \xrightarrow{\text{RET}(f, \phi)} (\tau'_d, M'_d)
\]

In the following, we consider different combinations of \( \alpha_{\text{cl}} \) and \( \alpha_{\text{lib}} \) in order to construct \( t \).

Suppose \( \alpha = \alpha_{\text{cl}} = \alpha_{\text{lib}} = (\tau, \text{CALL}(f, \phi)) \). Let \( \tau_d(\tau).pc = pc \). The transition is program-internal, so \( M'_d = M_{\text{lib}} \) and \( M'_{\text{lib}} = M_{\text{cl}} \); therefore, by construction, \( M' = M \). It is a call transition, so \( Pr(\tau)(\text{main})(pc) = \text{call}(f) \), \( \tau_d(\tau).\phi = \phi \), \( \tau_d(\tau).pc_s = \bot \) and \( \tau_d(\tau).f = \text{main} \), and also \( \tau_{\text{lib}}(\tau).pc = 0 \) and \( \tau_{\text{lib}}(\tau).f = f \). By construction, \( \tau(\tau) = (pc, \phi, \bot, \text{main}) \) and \( \tau(\tau) = (0, \phi, pc + 1, f) \). Then \( \tau(\tau) \xrightarrow{\text{CALL}(f, \phi)} \tau(\tau) \) and, therefore, \( \tau(\tau) \xrightarrow{\text{CALL}(f, \phi)} \tau(\tau) \).

By the induction hypothesis \( \text{COMPOSE}(t'_d, t'_{\text{lib}}) \), for \( (\tau_d, M'_d), (\tau_{\text{lib}}, M'_{\text{lib}}) \), there exists \( t' \) such that \( H(t') = H(t_d) \) and \( (\tau_{\text{lib}}, M_{\text{lib}}) \xrightarrow{\text{CALL}(f, \phi)} (\tau'_{\text{lib}}, M'_d) \). It is easy to see that \( H(t' \cdot (\tau, \text{CALL}(f, \phi))) = H(t'_d \cdot (\tau, \text{CALL}(f, \phi))) = H(t_d) \), and we have shown that:

\[
(\tau_{\text{lib}}, M_{\text{lib}}) \xrightarrow{\text{CALL}(f, \phi)} (\tau'_d, M'_d) \xrightarrow{\text{CALL}(f, \phi)} (\tau'_d, M'_d) \]

To conclude the proof for this case, we let \( t = t' \cdot (\tau, \text{CALL}(f, \phi)) \).

Suppose \( \alpha = \alpha_{\text{cl}} = \alpha_{\text{lib}} = (\tau, \text{RET}(f, \phi)) \). Let \( \tau_{\text{lib}}(\tau).pc = pc_{\text{lib}} \) and \( \tau_{\text{cl}}(\tau).pc_s = pc_s \). The transition is program-internal, so \( M'_d = M_{\text{lib}} \) and \( M' = M_{\text{cl}} \); therefore, by construction, \( M' = M \). It is a return transition, so \( Pr(\tau)(f)(pc_{\text{lib}}) = \text{return} \), \( \tau_{\text{lib}}(\tau).\phi = \phi \) and \( \tau_{\text{cl}}(\tau).f = f \), and also \( \tau_{\text{lib}}(\tau).pc = pc_s \) and \( \tau_{\text{cl}}(\tau).\phi = \phi \), \( \tau_{\text{cl}}(\tau).pc_s = \bot \) and \( \tau_{\text{cl}}(\tau).f = \text{main} \). By construction, \( \tau(\tau) = (pc_{\text{lib}}, \phi, pc_s, f) \) and \( \tau(\tau) = (pc_s, \phi, \bot, \text{main}) \). Then \( \tau(\tau) \xrightarrow{\text{RET}(f, \phi)} \tau(\tau) \).

Therefore, \( \tau(\tau) \xrightarrow{\text{RET}(f, \phi)} \tau(\tau) \).
Since the transition is program-internal, \((\tau', M') \xrightarrow{\tau, \text{RET}(f, \phi)} P_{\text{Pr} \setminus \text{F}} \upharpoonright \text{PSC} \langle \tau, M \rangle\).

By the induction hypothesis Composite\((t'_{\text{cl}}, t'_{\text{lib}})\), for \((\tau_{\text{cl}}, M'_{\text{cl}}), (\tau_{\text{lib}}, M'_{\text{lib}})\) there exists \(t'\) such that \(\text{H}(t') = \text{H}(t'_{\text{cl}}) = \text{H}_{\text{Pr}}(t'_{\text{lib}})\) and \((\tau_{\text{init}}, M_{\text{init}}) \xrightarrow{\tau, \text{RET}(f, \phi)} P_{\text{Pr} \setminus \text{L}} \upharpoonright \text{PSC} \langle \tau', M' \rangle\).

It is easy to see that \(\text{H}(t' \cdot (\tau, \text{RET}(f, \phi))) = \text{H}(t'_{\text{cl}} \cdot (\tau, \text{RET}(f, \phi))) = \text{H}(t_{\text{cl}})\), and we have shown that:

\[
(\tau_{\text{init}}, M_{\text{init}}) \xrightarrow{\tau, \text{RET}(f, \phi)} P_{\text{Pr} \setminus \text{L}} \upharpoonright \text{PSC} \langle \tau', M' \rangle \xrightarrow{\tau, \text{RET}(f, \phi)} P_{\text{Pr} \setminus \text{L}} \upharpoonright \text{PSC} \langle \tau, M \rangle.
\]

To conclude the proof for this case, we let \(t = t' \cdot (\tau, \text{RET}(f, \phi))\).

Suppose \(\alpha_{\text{cl}} = \alpha_{\text{lib}} = \alpha = \hat{\alpha}\). From Eq. (III), we deduce that \(\tau_{\text{cl}} = \tau_{\text{lib}} = \tau_{\text{init}}\).

By construction, \(\tau = \tau_{\text{init}}\). We also deduce that \(M'_{\text{cl}} \xrightarrow{\tau, \text{PSC}} M_{\text{cl}}\) and \(M'_{\text{lib}} \xrightarrow{\tau, \text{PSC}} M_{\text{lib}}\) hold. We consider \(M'_{\text{cl}} \xrightarrow{\tau, \text{PSC}} M_{\text{cl}}\) first. By Prop. 6, since \(L'\) is safe for \(\text{Pr}\), \(\text{Var}(\text{Pr} \setminus F) \cap \text{NVVar}\) separates \(M'_{\text{cl}}\), which allows us to deduce \(M'_{\text{cl}} \xrightarrow{\text{Var}(\text{Pr} \setminus F) \setminus \text{PSC}} M_{\text{cl}}\). From the induction hypothesis Composite\((t'_{\text{cl}}, t'_{\text{lib}})\), we know that \(M' = \langle M'_{\text{cl}} \circ \text{Var}(\text{Pr} \setminus F), \text{Var}(\text{Pr} \setminus F) \rangle\). By Lemma 1(c), we get \(M'_{\text{cl}} \circ \text{Var}(\text{Pr} \setminus F) \xrightarrow{\text{PSC}} M_{\text{cl}}\). We consider \(M'_{\text{lib}} \xrightarrow{\tau, \text{PSC}} M_{\text{lib}}\) now. By Prop. 6, since \(L\) is safe for \(\text{Pr} \setminus F\), \(\text{Var}(L) \cap \text{NVVar}\) separates \(M'_{\text{lib}}\) which allows us to deduce \(M'_{\text{lib}} \circ \text{Var}(L) \xrightarrow{\text{PSC}} M_{\text{lib}}\). Therefore, we get \(M'_{\text{lib}} \circ \text{Var}(L) \xrightarrow{\text{PSC}} M_{\text{lib}}\).

Overall, we have \(M'_{\text{cl}} \circ \text{Var}(\text{Pr} \setminus F) \xrightarrow{\text{PSC}} M_{\text{cl}}\) and \(M'_{\text{lib}} \circ \text{Var}(L) \xrightarrow{\text{PSC}} M_{\text{lib}}\) hold. By Lemma 1(c), \(M' \xrightarrow{\tau, \text{PSC}} M_{\text{cl}} \circ \text{Var}(\text{Pr} \setminus F) \cap \text{NVVar}\) separates \(M'\), which gives us \((\tau', M') \xrightarrow{\tau, \text{PSC}} P_{\text{Pr} \setminus \text{L}} \upharpoonright \text{PSC} \langle \tau, M \rangle\)

By the induction hypothesis Composite\((t'_{\text{cl}}, t'_{\text{lib}})\), for \((\tau_{\text{cl}}, M'_{\text{cl}}), (\tau_{\text{lib}}, M'_{\text{lib}})\) there exists \(t'\) such that \(\text{H}(t') = \text{H}(t'_{\text{cl}})\) and \((\tau_{\text{init}}, M_{\text{init}}) \xrightarrow{\tau, \text{PSC}} P_{\text{Pr} \setminus \text{L}} \upharpoonright \text{PSC} \langle \tau', M' \rangle\).

It is easy to see that \(\text{H}(t' \cdot \hat{\alpha}) = \text{H}(t'_{\text{cl}} \cdot \hat{\alpha}) = \text{H}(t_{\text{cl}})\), and we have shown that:

\[
(\tau_{\text{init}}, M_{\text{init}}) \xrightarrow{\tau, \text{PSC}} P_{\text{Pr} \setminus \text{L}} \upharpoonright \text{PSC} \langle \tau', M' \rangle \xrightarrow{\tau, \text{PSC}} P_{\text{Pr} \setminus \text{L}} \upharpoonright \text{PSC} \langle \tau, M \rangle.
\]

To conclude the proof for this case, we let \(t = t' \cdot \hat{\alpha}\).

Suppose \(\alpha_{\text{cl}} = (\tau, l_{\text{cl}}), \alpha_{\text{lib}} = (\tau, l_{\text{lib}}),\) and \(l_{\text{cl}}, l_{\text{lib}} \in \text{SF}\). Let us assume that \(\tau(\tau), f \notin F\) (the case when \(\tau(\tau), f \notin F\) is analogous). We deduce from Eq. (III) that \(\tau_{\text{lib}}(\tau) \rightarrow_{\text{PSC}} \tau_{\text{lib}}(\tau), f \rightarrow_{\text{PSC}} L_{\text{lib}}(\tau)\), \(\tau_{\text{lib}}(\tau) \rightarrow_{\text{PSC}} \tau_{\text{lib}}(\tau), f \rightarrow_{\text{PSC}} \tau_{\text{lib}}(\tau), f \rightarrow_{\text{PSC}} \tau_{\text{lib}}(\tau), f \rightarrow_{\text{PSC}} \tau_{\text{lib}}(\tau), f \rightarrow_{\text{PSC}} \tau_{\text{lib}}(\tau), f \rightarrow_{\text{PSC}} \tau_{\text{lib}}(\tau)\). By construction of \(\tau\) and \(\tau'\), the concurrent program transition rules we obtain that \(\tau\) does not \(\rightarrow_{\text{PSC}} \tau\). We also deduce from Eq. (III) that \(M'_{\text{cl}} \xrightarrow{\text{Var}(\text{Pr} \setminus F) \setminus \text{PSC}} M_{\text{cl}}\) and \(M'_{\text{lib}} \xrightarrow{\text{Var}(\text{Pr} \setminus F) \setminus \text{PSC}} M_{\text{lib}}\). We first consider \(M'_{\text{cl}} \xrightarrow{\text{Var}(\text{Pr} \setminus F) \setminus \text{PSC}} M_{\text{cl}}\). By Proposition 7, \(\text{Var}set(\alpha_{\text{cl}}) \subseteq \text{Var}(L)\).

Since \(L\) is safe for \(\text{Pr}\), firstly, \(\text{Var}set(\alpha_{\text{cl}}) \subseteq \text{Var}(\text{Pr} \setminus F)\), and secondly, by Propositions 6 and 8, \(\text{Var}set(\alpha_{\text{cl}}) \subseteq \text{Var}(\text{Pr} \setminus F) \cap \text{NVVar}\) separates \(M'_{\text{cl}}\), which allows us to deduce \(M'_{\text{cl}} \circ \text{Var}(\text{Pr} \setminus F) \xrightarrow{\text{PSC}} M_{\text{cl}}\). From the induction hypothesis Composite\((t'_{\text{cl}}, t'_{\text{lib}})\), we know that \(M' = \langle M'_{\text{cl}} \circ \text{Var}(\text{Pr} \setminus F), \text{Var}(\text{Pr} \setminus F) \rangle\). Therefore, we get \(M'_{\text{cl}} \circ \text{Var}(\text{Pr} \setminus F) \xrightarrow{\text{PSC}} M_{\text{cl}}\). We now consider \(M'_{\text{lib}} \xrightarrow{\text{Var}(\text{Pr} \setminus F) \setminus \text{PSC}} M_{\text{lib}}\). By Proposition 6, since \(L\) is safe for \(\text{Pr} \setminus F\), \(\text{Var}(L) \cap \text{NVVar}\) separates \(M'_{\text{lib}}\), which allows us to deduce \(M'_{\text{lib}} \circ \text{Var}(L) \xrightarrow{\text{PSC}} M_{\text{lib}}\) by Lemma 1(c).
From the induction hypothesis \( \text{COMPOSE}(t'_L, t'_i) \), we know that \( M' = \langle M'_L|\var{Pr \setminus F}, \var{Pr|\setminus F} \rangle \downarrow \langle M'_i|\var{L}, \var{L} \rangle \), so we obtain \( M'|\var{L} \rightarrow_{\text{PSC}} M|\var{L} \). Overall, \( M' \rightarrow_{\text{PSC}} M|\var{L} \). Since \( (\theta, M') \) is reachable, by [Prop. 6], we have that \( \var{L} \) separates \( M' \). By [Lemma 2], \( M' \rightarrow_{\text{PSC}} M \), which gives us \( (\theta, M') \rightarrow_{\text{PSC}} (\theta, M) \).

By the induction hypothesis \( \text{COMPOSE}(t'_L, t'_i) \), for \( (\theta, M'), (\theta, M'_i) \), there exists \( t' \) such that \( H(t') = H'(t'_L) \) and \( (\theta|\text{Init}, M|\text{Init}) \rightarrow_{\text{PSC}} (\theta', M') \).

Recalling that \( H'(\alpha_2) = H'(\alpha_3) \), it is easy to see that \( H(t' \cdot \alpha_3) = H'(t'_L \cdot \alpha_3) = H(t'_L) \), and we have shown that:

\[
(\theta|\text{Init}, M|\text{Init}) \rightarrow_{\text{PSC}} (\theta', M') \rightarrow_{\text{PSC}} (\theta, M)
\]

To conclude the proof for this case, let us set \( t' = t' \cdot \alpha_3 \).

**Corollary 1 (Compositionality).** The following two conditions together imply that \( L_1 \uplus \ldots \uplus L_n \subseteq \text{MGC } L_1^* \uplus \ldots \uplus L_n^* \).

1. \( \var{L_1}, \ldots, \var{L_n}, \var{L_1^*}, \ldots, \var{L_n^*}, \var{MGC} \setminus \text{dom}(L_1 \uplus \ldots \uplus L_n) \) are pairwise disjoint.
2. For all \( i, L_i \subseteq \text{MGC}, L_i^* \) for \( MGC_i = \text{MGC}[L_i \uplus \ldots \uplus L_n^*] \).

**Proof (Proof outline).** The claim it proved by induction on \( n \). For the induction step, we use the induction hypothesis with \( MGC' = \text{MGC}[L_i^*] \), and derive that \( L_i \uplus \ldots \uplus L_n \subseteq \text{MGC } L_i^* \uplus \ldots \uplus L_n^* \). Then, we show that \( \text{MGC}[L_i \uplus \ldots \uplus L_n^*] \) correctly calls \( L_n \) w.r.t. \( \text{MGC}[L_i^* \uplus \ldots \uplus L_n^*] \), and since have that \( L_n \subseteq \text{MGC } L_i^* \) for \( MGC_n = \text{MGC}[L_i^* \uplus \ldots \uplus L_n^*] \), we can use the abstraction theorem to obtain that \( H(MGC[L_i \uplus \ldots \uplus L_n^*]) \subseteq H(MGC[L_i^* \uplus \ldots \uplus L_n^*]) \).

Together with the fact that \( L_i \uplus \ldots \uplus L_n \subseteq \text{MGC } L_i^* \uplus \ldots \uplus L_n^* \), we obtain that \( H(MGC[L_i \uplus \ldots \uplus L_n^*]) \subseteq H(MGC[L_i^* \uplus \ldots \uplus L_n^*]) \), which concludes our proof.

**Lemma 3.** A trace \( t \) of \( \text{Pr } \times \text{PSC} \) is called \( \tilde{m}_0 \)-to-\( \tilde{m} \) if \( (\theta|\text{Init}, M|\text{Init}) \rightarrow_{Pr \times \text{PSC}} (\theta, M) \) for some \( \theta \) and \( M \). Suppose that we have a binary relation \( R \) on \( \text{NNVar } \rightarrow \text{ Val } \) such that:

- \( (\tilde{m}_0, \tilde{m}_0) \in R \).
- If \( (\tilde{m}_0, \tilde{m}_0) \in R \), then for every \( \tilde{m}_0 \)-to-\( \tilde{m} \) crashless trace \( t \) of \( \text{MGC } L^* \times \text{PSC} \), there exist a non-volatile memory \( \tilde{m}^* \) and an \( \tilde{m}_0 \)-to-\( \tilde{m}^* \) crashless trace \( t^* \) of \( \text{MGC } L^* \times \text{PSC} \), such that \( (\tilde{m}^*, \tilde{m}^*) \in R \) and \( H(t) = H(t^*) \).

Then, assuming \( \text{dom}(L) = \text{dom}(L^*) \), we have that \( L \subseteq \text{MGC } L^* \).

**Proof (Proof outline).** Let \( h \in H(\text{MGC } L) \). Let \( h_1, h_2, \ldots, h_n \) be crashless histories such that \( h = h_1 \cdot \frac{1}{2} \cdot h_n \). Let \( l_1, \ldots, l_n \) be crashless traces of \( \text{MGC } L^* \times \text{PSC} \), such that \( H(l_i) = h_i \) for every \( 1 \leq i \leq n \). Let \( \tilde{m}_0, \ldots, \tilde{m}_n \) be non-volatile memories such that each \( t_i \) is \( \tilde{m}_i \)-to-\( \tilde{m}_i \). By repeatedly applying the assumption of the lemma (formally, inducting on \( n \)), we obtain a sequence of crashless traces \( t^*_1, \ldots, t^*_n \) of \( \text{MGC } L^* \times \text{PSC} \) and non-volatile memories \( \tilde{m}^*_1, \ldots, \tilde{m}^*_n \) such that each \( t^*_i \) is \( \tilde{m}^*_i \)-to-\( \tilde{m}^*_i \) and satisfies \( H(t^*_i) = h_i \). Then, it follows that \( h = H(t^*_1) \cdot \frac{1}{2} \cdot \ldots \ldots \cdot \frac{1}{2} \cdot H(t^*_n) \in H(\text{MGC } L^*) \).
Theorem 1 (Abstraction). Let libraries $L$ and $L^*$ and programs $MGC$ and $Pr$ be such that both $L$ and $L^*$ are safe for $MGC$ and $Pr$, $L^* \subseteq MGC L^*$ holds, and $Pr$ correctly calls $L^*$ w.r.t. $MGC$. Then, if $(\langle \text{Init}, M_{\text{Init}} \rangle) \rightarrow_{Pr[L] \times \text{PSC}} (\overline{\tau}, M)$, there exist $\alpha$ and $(\overline{\tau}, M^*)$ such that the following hold:

- $(\langle \text{Init}, M_{\text{Init}} \rangle) \rightarrow^*_{Pr[L] \times \text{PSC}} (\overline{\tau}, M^*)$.
- $H(t^*) = H(t)$.
- For every $\tau \in \text{Tid}$, if $\overline{\tau}(\tau).f \notin \text{dom}(L)$, then $\overline{\tau}(\tau) = \overline{\tau}(\tau)$.
- $M^*_{\text{Var(Pr \setminus \text{dom}(L))}} = M_{\text{Var(Pr \setminus \text{dom}(L))}}$.

Proof. Let $F = \text{dom}(L)$. It suffices to show $H(Pr[L]) \subseteq H(Pr[L^*])$. Then, the claim follows using Lemma 2 (applied with $L := L^*$, $L' := L$, $Pr := Pr$, and $Pr' := Pr$). Suppose otherwise, and let $h$ be a shortest history in $H(Pr[L]) \setminus H(Pr[L^*])$. Let $t$ be a shortest trace in $\text{traces}(Pr[L] \times \text{PSC})$ with $H(t) = h$. Let $(\overline{\tau}, M)$ such that $(\langle \text{Init}, M_{\text{Init}} \rangle) \rightarrow_{Pr[L] \times \text{PSC}} (\overline{\tau}, M)$. Clearly, $t$ cannot be empty (since the empty history is a history of any program). Consider the last transition in $t$, and let $t'$, $\alpha$, and $(\overline{\tau}', M')$, such that $t = t' \cdot \alpha$ and $(\langle \text{Init}, M_{\text{Init}} \rangle) \rightarrow^*_{Pr[L] \times \text{PSC}} (\overline{\tau}', M')$. Let $h' = H(t')$. The minimality of $t$ ensures that $h'$ is a proper prefix of $h$, and thus $\alpha$ must correspond to a history label. In turn, using Prop. 1, the minimality of $h$ ensures that $h' \in H(Pr[L^*])$.

Now, if $\alpha = \hat{\tau}$, then using Prop. 2 we would have $h = H(t) = H(t' \cdot \alpha) = h' \cdot \hat{\tau} \in H(Pr[L^*])$. Similarly, if $\alpha = (\tau, l)$ for some $\tau \in \text{Tid}$ and $l \in \text{SFLab}$, then using Prop. 3 we would have $h = H(t) = H(t' \cdot \alpha) = h' \cdot (\tau, l) \in H(Pr[L^*])$.

Hence, we have $\alpha = (\tau, \text{CALL}(f, \phi))$ or $\alpha = (\tau, \text{RET}(f, \phi))$ for some $\tau \in \text{Tid}$, $f \in F$, and $\phi : \text{Reg} \rightarrow \text{Val}$. It also follows that $\overline{\tau} \rightarrow^*_{Pr[L]} \overline{\tau}$ (since $(\overline{\tau}, M') \rightarrow^*_{Pr[L] \times \text{PSC}} (\overline{\tau}, M)$ and $\alpha \neq \text{per}$).

We claim that $\overline{\tau}(\tau).f \in F$ (and so, it must be the case that $\alpha = (\tau, \text{RET}(f, \phi))$ for $f \in F$). Indeed, suppose otherwise. Let $t^\prime_\alpha$ and $(\overline{\tau}_\alpha, M^\prime_\alpha)$ such that $H(t^\prime_\alpha) = h'$ and $(\langle \text{Init}, M_{\text{Init}} \rangle) \rightarrow_{Pr[L] \times \text{PSC}} (\overline{\tau}_\alpha, M^\prime_\alpha)$. Using Lemma 2 (applied with $L := L^*$, $L' := L$, $Pr := Pr$, and $Pr' := Pr$), there exist $t^\prime_\alpha$ and $(\overline{\tau}_\alpha, M^\prime_\alpha)$ such that $H(t^\prime_\alpha) = h'$, $(\langle \text{Init}, M_{\text{Init}} \rangle) \rightarrow_{Pr[L] \times \text{PSC}} (\overline{\tau}_\alpha, M^\prime_\alpha)$, and $\overline{\tau}_\alpha(\pi) = \overline{\tau}_\alpha(\pi)$ for every $\pi$ such that $\overline{\tau}(\tau).f \notin F$. Now, since $\overline{\tau} \rightarrow^*_{Pr[L]} \overline{\tau}$ and $\overline{\tau}(\tau).f \notin F$, by Prop. 3 we have that $\overline{\tau} \rightarrow^*_{Pr[L]} \overline{\tau}$. In addition, since $\overline{\tau}(\tau).f \notin F$, we also have $\overline{\tau}(\tau) \neq \overline{\tau}(\tau)$. Hence, $\alpha$ is enabled in $\overline{\tau}_\alpha$ (in the LTS $Pr[L^*]$), and so it is also enabled in $(\overline{\tau}_\alpha, M^\prime_\alpha)$ in the LTS $Pr[L^*] \times \text{PSC})$. It follows that $t^\prime_\alpha \cdot \alpha \in \text{traces}(Pr[L^*] \times \text{PSC})$, but since $H(t^\prime_\alpha) = h$, this contradicts the fact that $h \notin H(Pr[L^*])$.

Since $Pr$ correctly calls $L^*$ w.r.t. $MGC$, we have $H_F(t^\prime_\alpha) \in H_F(MGC[L^*])$.

Let $t^\prime_\alpha$ and $(\overline{\tau}_\alpha, M^\prime_\alpha)$ such that $H_F(t^\prime_\alpha) = H_F(t^\prime_\alpha)$ and $(\langle \text{Init}, M_{\text{Init}} \rangle) \rightarrow_{MGC[L] \times \text{PSC}} (\overline{\tau}_\alpha, M^\prime_\alpha)$. Using Lemma 2 (applied with $L := L$, $L' := L^*$, $Pr := MGC$, and $Pr' := Pr$), there exist $t^\prime$ and $(\overline{\tau}, M^*)$ such that $H_F(t^\prime) = H_F(t^\prime)$ and $(\langle \text{Init}, M_{\text{Init}} \rangle) \rightarrow_{MGC[L] \times \text{PSC}} (\overline{\tau}, M^*)$, and $\overline{\tau}(\pi) = (\overline{\tau}(\pi).pc, \overline{\tau}(\pi).\phi, \overline{\tau}(\pi).pc_{\tau}, \overline{\tau}(\pi).\hat{\tau})$ for every $\pi$ such that $\overline{\tau}(\pi).f \in F$. Since $H_F(t^\prime) = H_F(t^\prime)$ and $\overline{\tau}(\tau).f \in F$, by Prop. 4 we have $\overline{\tau}(\tau).f \in F$, and so $\overline{\tau}(\tau) = (\overline{\tau}(\tau).pc, \overline{\tau}(\tau).\phi, \overline{\tau}(\tau).pc_{\tau}, \overline{\tau}(\tau).\hat{\tau})$. Since $\overline{\tau} \rightarrow_{Pr[L]} \overline{\tau}$, it follows that $\alpha$ is enabled in $\overline{\tau}$ (in the LTS $MGC[L]$), and so it is also enabled in $(\overline{\tau}, M^*)$ (in the LTS $MGC[L] \times \text{PSC}$).
Therefore, we have \( t^* \cdot \alpha \in \text{traces}(MGC[L] \times \text{PSC}) \), and so \( H_F(t) = H_F(t^*) \cdot \alpha = H_F(t^* \cdot \alpha) \in H_F(MGC[L]) \). Then, the assumption that \( L \subseteq MGC \cdot L^\theta \) ensures that \( H_F(t) \in H_F(MGC[L^\theta]) \).

Finally, using [Lemma 3](lemma3) (applied with \( L := L^\theta, L' := L, \text{Pr} := \text{Pr}, \) and \( \text{Pr}' := MGC \)), we obtain that \( h = H(t) \in H(\text{Pr}[L^\theta]) \), which contradicts our assumption.

**Corollary 1 (Compositionality).** The following two conditions together imply that \( L_1 \uplus \ldots \uplus L_n \subseteq MGC \cdot L^\theta_1 \uplus \ldots \uplus L^\theta_n \).

1. \( \text{Var}(L_1), \ldots, \text{Var}(L_n), \text{Var}(L^\theta_1), \ldots, \text{Var}(L^\theta_n), \text{Var}(MGC \setminus \text{dom}(L_1 \uplus \ldots \uplus L_n)) \) are pairwise disjoint.
2. For all \( i, L_i \subseteq MGC \), \( L^\theta_i \) for \( MGC_i = MGC[L^\theta_i \uplus \ldots \uplus L^\theta_i_{n-1} \uplus L^\theta_i_{n+1} \uplus \ldots \uplus L^\theta_i_n] \).

**Proof.** We prove the claim by induction on \( n \). For \( n = 1 \), the claim trivially follows.

For the induction step, let \( L_1, \ldots, L_n, L^\theta_1, \ldots, L^\theta_n \) be libraries, and let \( MGC \) be a program satisfying the required conditions. For \( MGC' = MGC[L^\theta_n] \), we have that

\[
\text{Var}(L_1), \ldots, \text{Var}(L_{n-1}), \text{Var}(L^\theta_1), \ldots, \text{Var}(L^\theta_{n-1}), \text{Var}(MGC' \setminus \text{dom}(L_1 \uplus \ldots \uplus L_{n-1}))
\]

are pairwise disjoint. In addition, for every \( 1 \leq i \leq n-1 \),

\[
MGC'[L^\theta_1 \uplus \ldots \uplus L^\theta_{i-1} \uplus L^\theta_{i+1} \uplus \ldots \uplus L^\theta_n] = MGC'[L^\theta_1 \uplus \ldots \uplus L^\theta_{i-1} \uplus L^\theta_{i+1} \uplus \ldots \uplus L^\theta_n] = MGC[L^\theta_1 \uplus \ldots \uplus L^\theta_n]
\]

Hence, for every \( 1 \leq i \leq n-1 \), we have \( L_i \subseteq MGC \), \( L^\theta_i \) for \( MGC_i = MGC'[L^\theta_1 \uplus \ldots \uplus L^\theta_{i-1} \uplus L^\theta_{i+1} \uplus \ldots \uplus L^\theta_n] \).

By the induction hypothesis, it follows that \( L_1 \uplus \ldots \uplus L_{n-1} \subseteq MGC' \cdot L^\theta_1 \uplus \ldots \uplus L^\theta_{n-1} \).

Let \( L = L_1 \uplus \ldots \uplus L_{n-1} \) and \( L^\theta = L^\theta_1 \uplus \ldots \uplus L^\theta_{n-1} \). Then, we have \( L \subseteq MGC \cdot L^\theta \), which implies that \( H(MGC[L \uplus L_n]) \subseteq H(MGC[L^\theta \uplus L^\theta_n]) \). The latter implies that \( MGC[L] \) correctly calls \( L_n \) w.r.t. \( MGC[L^\theta] \).

In addition, by assumption we have \( L_n \subseteq MGC \cdot L^\theta_n \) for \( MGC_n = MGC[L^\theta_n] \). Hence, the abstraction theorem ensures that \( H(MGC[L \uplus L_n]) \subseteq H(MGC[L^\theta \uplus L^\theta_n]) \). Together with the fact that \( H(MGC[L \uplus L_n]) \subseteq H(MGC[L^\theta \uplus L^\theta_n]) \), we obtain that \( H(MGC[L \uplus L_n]) \subseteq H(MGC[L^\theta \uplus L^\theta_n]) \), which implies that \( L \uplus L_n \subseteq MGC \cdot L^\theta \uplus L^\theta_n \), and concludes our proof.

**Theorem 2.** \( L_{\text{pair}} \subseteq MGC_{\text{rec}} \cdot L^\theta_{\text{pair}} \).

**Proof sketch.** We use [Lemma 3](lemma3) to prove the claim. We let \( \langle \hat{m}, \hat{m}^\theta \rangle \in R \) iff the following hold:

- If \( \hat{m}(\hat{a}) \) is even, then \( \hat{m}(\hat{a}) = \hat{m}^\theta(\hat{a}) \) and \( \hat{m}(\hat{b}) = \hat{m}^\theta(\hat{b}) \).
- If \( \hat{m}(\hat{a}) \) is odd, then \( \hat{m}(\hat{a}) = \hat{m}^\theta(\hat{a}) \) and \( \hat{m}(\hat{b}) = \hat{m}^\theta(\hat{b}) \).

Clearly, we have \( \langle \hat{m}_{\text{init}}, \hat{m}_{\text{pair}} \rangle \in R \). Suppose that \( \langle \hat{m}_0, \hat{m}^\theta_0 \rangle \in R \). Let \( t \) be an \( \hat{m}_0 \)-to-\( \hat{m} \) crashless trace of \( MGC_{\text{rec}}[L_{\text{pair}}] \times \text{PSC} \). We show that there exist a non-volatile memory \( \hat{m}^\theta \) and an \( \hat{m}^\theta_0 \)-to-\( \hat{m}^\theta \) crashless trace \( t^\theta \) of \( MGC_{\text{rec}}[L^\theta_{\text{pair}}] \times \text{PSC} \), such that \( \langle \hat{m}, \hat{m}^\theta \rangle \in R \) and \( H(t) = H(t^\theta) \). First, if \( t \) ends during the execution of the recovery method, then we obtain \( t^\theta \) by executing the call of the recovery
method, and take \(\bar{m}^x = \bar{m}_{0}^x\). Otherwise, if recovery has completed, then after its completion, the invariant ensures that \(M(\bar{x}_1) = M^x(\bar{x}_1)\), \(M(\bar{x}_2) = M^x(\bar{x}_2)\), and \(M(\bar{a}) = 0\). Now, when the states are matching, by reusing the standard linearizability proof for the seqlock algorithm (see \[8\]), we can obtain a trace of \(MGC_{\text{rec}}[L_{\text{pair}}] \times \text{PSC}\) with the same history as \(t\). It remains to handle persistency related steps, i.e., to decide when persist the block in the run of \(L^x\), in a way that establishes the required relation on the non-volatile memories in the end of the trace. For all complete executions of the write method, we persist the specification block just before the step in which the \(f1(\bar{x}_1)\) is executed. For the incomplete invocations of the write method, we first note that at most one of them may manage to acquire the lock and persist an odd value of \(\bar{a}\). (Note that this mean that we may need to exclude the \(f1(\bar{x}_1)\)-step from the specification trace, and we can do so since the invocation did not complete.) This construction ensures that \(R\) holds for the non-volatile memories in the end of the trace.

\[\text{Theorem 3.}\ L_{\text{pair}} \subseteq MGC_{\text{rec}} \times L_{\text{pair}}^x.\]

**Proof (Proof sketch).** We use \textbf{Lemma 3} to prove the claim. We let \(\langle \bar{m}, \bar{m}^x \rangle \in R\) iff the following hold:

- If \(\bar{m}^x(\tilde{x}) = 0\), then \(\bar{m}^x(\tilde{x}) = \bar{m}^x(\tilde{x}_1)\) and \(\bar{m}^x(\tilde{x}) = \bar{m}^x(\tilde{x}_2)\).
- If \(\bar{m}^x(\tilde{x}) = 1\), then \(\bar{m}^x(\tilde{x}_1) = \bar{m}^x(\tilde{x}_2)\) and \(\bar{m}^x(\tilde{x}_1) = \bar{m}^x(\tilde{x}_2)\).

Clearly, we have \(\langle \bar{m}_{\text{hat}}, \bar{m}_{\text{hat}}^x \rangle \in R\). Suppose that \(\langle \bar{m}_{0}, \bar{m}_{0}^x \rangle \in R\). Let \(t\) be an \(\bar{m}_{0}\)-to-\(\bar{m}\) crashless trace of \(MGC_{\text{rec}}[L_{\text{pair}}] \times \text{PSC}\). We show that there exist a nonvolatile memory \(\bar{m}^x\) and an \(\bar{m}_{0}^x\)-to-\(\bar{m}^x\) crashless trace \(t^x\) of \(MGC_{\text{rec}}[L_{\text{pair}}] \times \text{PSC}\), such that \(\langle \bar{m}, \bar{m}^x \rangle \in R\) and \(H(t) = H(t^x)\). First, if \(t\) ends during the execution of the recovery method, then we obtain \(t^x\) by executing the call of the recovery method, and take \(\bar{m}^x = \bar{m}_{0}^x\). Otherwise, if recovery has completed, then after its completion, the invariant ensures that \(M(\bar{x}_1) = M^x(\bar{x}_1)\) and \(M(\bar{x}_2) = M^x(\bar{x}_2)\). In addition, since \(\bar{a}\) is volatile, we also have \(M(\bar{a}) = 0\). Now, when the states are matching, by reusing the standard linearizability proof for the seqlock algorithm (see \[8\]), we can obtain a trace of \(MGC_{\text{rec}}[L_{\text{pair}}] \times \text{PSC}\) with the same history as \(t\) (in particular, note that the read an flush methods do not interfere whatsoever).

It remains to handle persistency related steps, i.e., to decide when persist the block in the run of \(L^x\), in a way that establishes the required relation on the non-volatile memories in the end of the trace. Our construction performs all these persists just before the \(f1(\bar{x}_1)\)-step from the specification trace (when the flush method is executed). If there are incomplete invocations of the flush method in \(t\), we first note that at most one of them may manage to acquire the lock and persist 0 for \(\tilde{x}\) (the rest are waiting in the busy loop, and have nothing to persist). For that invocation, we persist the block at the point corresponding to the step in which the implementation persists 0 for \(\tilde{x}\). (Note that this mean that we may need to exclude the \(f1(\bar{x}_1)\)-step from the specification trace, and we can do so since the invocation did not complete.) This construction ensures that \(R\)
holds for the non-volatile memories in the end of the trace. To show this, one shows that $R$ is in fact an invariant of this construction that holds whenever the lock is not held ($M(\dot{f}) = 0$).

**D Additional remarks for Section 8**

A “buffered” version of strict linearizability, which only requires the existence of a prefix of the completed invocations to be observed after a crash, is also naturally derived by considering $L_{S}^{s}$, which is obtained from a sequential implementation $S$ by wrapping each method of $S$ inside a global lock and a persistence block (without an explicit flush instruction) and ensuring that there is a single non-volatile variable that is written to by all library methods (introducing such a variable if needed). Since the corresponding “buffered” correctness notion is not compositional, while the refinement-based notion is (see Corollary 1), one cannot expect to have a per-object translation of a sequential implementation $S$ into a concurrent and persistent implementation $L_{S}^{s}$. Indeed, the addition of a single non-volatile variable that is written to by all library methods is not a per-object translation (i.e., for two sequential library implementations implementing disjoint sets of methods and operating on disjoint variables, $S_{1}$ and $S_{2}$, we will not have $L_{S_{1} \cup S_{2}}^{s} = L_{S_{1}}^{s} \cup L_{S_{2}}^{s}$).