Fast Swapping in a Quantum Multiplier
Modelled as a Queuing Network

Evan E. Dobbs\textsuperscript{1}, Robert Basmadjian\textsuperscript{2},
Alexandru Paler\textsuperscript{1,3}, and Joseph S. Friedman\textsuperscript{1}

\textsuperscript{1} University of Texas at Dallas, Richardson, TX 75080, USA
\textsuperscript{2} Clausthal University of Technology, 38678 Clausthal-Zellerfeld, Germany
\textsuperscript{3} Transilvania University, 500036 Brasov, România

Abstract. Predicting the optimum SWAP depth of a quantum circuit is useful because it informs the compiler about the amount of necessary optimization. Fast prediction methods will prove essential to the compilation of practical quantum circuits. In this paper, we propose that quantum circuits can be modeled as queuing networks, enabling efficient extraction of the parallelism and duration of SWAP circuits. To provide preliminary substantiation of this approach, we compile a quantum multiplier circuit and use a queuing network model to accurately determine the quantum circuit parallelism and duration. Our method is scalable and has the potential speed and precision necessary for large scale quantum circuit compilation.

Keywords: quantum circuit, queuing network, parallelism

1 Introduction

Compilation of quantum circuits has been investigated from different perspectives. Only recently, with the advent of NISQ devices, did compilation methods start to address optimality in the context of large scale circuits and hardware topology constraints. One of the first works presenting a systematic method to evaluate the performance of running a circuit compiled to a particular qubit layout was [7] – it discusses ancilla qubit factories, interconnects and logical computation units. The quantum arithmetic as a distributed computation perspective was presented in [9]. The analogy between quantum circuits and communication networks has been presented for error-corrected CNOT circuits in [8]. Some recent works on gate parallelism during compilation investigate how the same device can be shared for multiple circuits [11], and how edge-coloring and subgraph isomorphism are related to the parallel scheduling of gates [6]. Organizing qubits into specialized regions has been analyzed for ancillae by [5].

This work is motivated by the need to determine automatically, as fast and precise as possible the average SWAP circuit depth when compiling to an arbitrary hardware layout (not necessary a regular 3D one like in the following).
To the best of our knowledge, this is the first work in which the optimal SWAP depth is predicted in order to support the circuit compiler. At the same time, no work treated a complete circuit as a network of queues. We present a proof of concept and investigate the feasibility of using queuing networks – we use the analogy between SWAP depth and input-output mean response time.

We report preliminary results after testing our approach by compiling a multiplier [10] to a 3D hardware layout. Most quantum devices have 1D or 2D qubit layouts, and 3D (e.g. neutral atom devices and photonic quantum technologies) is not considered viable in the short-term. However, for the purpose of this work, we chose a 3D qubit layout because we assumed that: a) routing the qubits in 3D may shorten the resulting depth; b) it is difficult for automated compilation methods; c) it is useful for developing novel compilation heuristics.

We treat our circuit as a network of single element queues inter-connecting input and output queues. The multiplier has a highly regular structure, and we chose to compile the circuit manually. The circuit can be divided into three steps:

1. a one-time application of Toffoli gates,
2. repeated controlled-additions on subsets of the qubit register, and
3. setting up for the next controlled-addition step (which occurs between every controlled addition).

The goal is to determine how the coordinates (e.g. 2D or 3D) and properties of the queues influence the compilation result. The SWAP depth of a (sub-)circuit depends not only on the qubit layout but also on the structure of the previous (sub-)circuits. We propose to use queuing network parameters (e.g. arrival rate of the queues) to capture these aspects.

In the following, in order to build the intuition behind the formal approach, we start by compiling the multiplier of Muñoz-Coreas et. al[10] to a 3D lattice.

Fig. 1. The multiplication circuit from [10] consists of three steps: 1) the Toffoli gates, 2) a sequence of controlled addition circuits; 3) the SWAP circuits occurring between every controlled addition. The third step is not illustrated.
of qubits. Qubit queues are conveniently placed next to the adder. The queues are storing ancillae and partial product qubits. After compiling the controlled-additions to 3D, the third step of the multiplier has a constant SWAP depth of 5 gates – irrespective of the number of qubits involved in the multiplication. All qubits were swapped in parallel without delaying (blocking) each other.

We will not describe how we compiled the first two steps of the multiplier. It suffices to say that we used known Toffoli gate decompositions that have a 3D-like Clifford+T decomposition, and we exploited the ripple-carry structure of the controlled addition circuits.

Afterwards, we compare the prediction obtained from the queuing network analysis with our manually compiled and optimized circuit. We formalize the queuing network model of the circuit and perform a closed-form analysis to illustrate the feasibility of our approach. The analysis method has a polynomial complexity that depends on the number of network nodes. Finally, we conclude that queuing network model analysis is a promising approach towards the compilation and optimization of quantum circuits, and we formulate future work.

2 The Multiplication Circuit

The structure in Fig. 2 is designed to efficiently implement a multiplier [10] in a 3D nearest-neighbor environment with a minimized SWAP gate depth. By creating a single structure to implement a controlled-adder and connecting this circuit to queues within which the qubit registers are stored, the total number of qubits necessary to implement the circuit is kept small, while the SWAP depth in the third step of the multiplier has a constant depth of 5 for any \( n \)-bit multiplication.

There are four queues in the structure (cf. Fig. 1 and Fig. 2): The top left queue, which stores used control qubits from the \( B \) register, the top right queue, which stores calculated product bits from the \( P \) register, the bottom-most queue which stores unused qubits from the \( P \) register (all initialized to \( |0\rangle \)), and the queue in the final cube which stores unused control qubits from the \( B \) register. At the beginning of the calculation the top two queues are empty and the bottom two queues hold their corresponding values.

Note that the \( A \) register is the only register not stored in a queue; this is because all of the \( A \) qubits are used for every controlled addition step, so they are stored in constant positions along the structure. Additionally, the first \( n \) \( P \) qubits and the first \( B \) qubit begin the computation already placed throughout the structure as opposed to beginning in the queues, and at the end of the computation the last \( n \) \( P \) qubits and the final \( B \) qubit are stored in the structure, so at no point do any queues hold every qubit in a register. It should also be noted that when a register is referred to as ‘empty’ that means it is filled with ancilla initialized to \( |0\rangle \). This is so that when a qubit is added to the queue it can swap with such an ancilla which is necessary for the next step in the computation.
Fig. 2. Mapping of multiplier circuit to an open queuing network of $N = 15$ nodes. (LHS) The 3D qubit layout where the quantum circuit is mapped to; there are four queues (two gray, one yellow and a red one) connected to the cuboid-like 3D layout; (RHS) The QN with 15 nodes, out which 4 have a finite buffer size, whereas the others (only circles with numbers 1 till 11) have a capacity of 1 (e.g. buffer size of zero). For some of the transitions, their corresponding probability $p_{ij}$ is shown. Jobs from outside arrive only at Nodes 12 and 13, and depart from Nodes 14 and 15.

Gates are initially performed in the topmost cube, followed by the one below it and so on until the necessary gates have been applied to the bottom-most cube. Due to the uncompute step, gates are then applied in the opposite direction, beginning with the bottom-most cube and moving up to the top-most cube, at which point a single controlled-addition step is complete. More importantly, after each controlled-addition step a single value from both the $B$ and $P$ queues will have moved from the bottom queues into the structure, and another value from the $B$ and $P$ queues will have moved from within the structure into their corresponding top queues.

The qubits are initially positioned to implement the first step of the multiplier, then SWAP gates are applied to prepare for repeated applications of the second and third steps. After the application of the first step a single qubit from both the $P$ and $B$ registers moves forward into the structure from the bottom queues, and a single qubit from both registers also moves out from the structure into the top queues in a manner identical to the end of each controlled addition step.

For each moment in the calculation, every qubit value can swap with a single neighboring qubit. In this structure, there are three positions which only have two neighbors, $n - 2$ positions with three neighbors, and every other position has four neighbors. So the majority of qubits can move in one of four different directions at each moment, or choose not to move.
3 A Blocking Queuing Network

To analyze the quantum multiplier circuit, we model it using a queuing network. A queuing network (QN) consists of a set of queuing systems (also called nodes in the following), where each such system is connected to the others with some probabilities. We consider the network being open: jobs arrive from outside (source), and after being serviced by different nodes, leave the network (sink).

For the purpose of this work, we use a small, open QN with 15 nodes (see Fig. 2). We have chosen this simple structure because, as mentioned in the Introduction, we knew where our qubits will be located after a controlled addition circuit. The intermediate network which connects Nodes 1 to 11 includes nodes which can hold at any time only one job (no buffer and have a capacity of 1). Jobs from the outside arrive at two specific nodes namely Nodes 12 and 13. We assume that those two nodes have a finite buffer size. Jobs after entering the network from Nodes 12 and 13, are routed, through the nodes of the intermediate network, to the sink Nodes 14 and 15. The sink nodes, have the same characteristics in terms of buffer size as the source Nodes 12 and 13.

SWAP gate parallelism implies that qubit paths are independently running through the hardware layout, but that the paths are not blocking at intersections: a qubit does not need to wait for another qubit to cross a node (there are no bottlenecks). In order to model qubit swapping, we use a blocking queuing network. If the target nodes, to which the job needs to be transmitted after being serviced by a queuing system \( i \), are full, then the job at \( i \) is blocked until one of the target nodes becomes free to process this job.

3.1 Modeling the Network

The open network model uses the following parameters: (1) The number of nodes of the network \( N \), (2) routing (or transition) probability \( p_{ij} \) of jobs from node \( i \) to \( j \), (3) probability \( p_{0i} \) that arriving job enters the QN at node \( i \), (4) probability \( p_{00} \) that job leaving node \( i \) also leaves the QN such that \( p_{00} = 1 - \sum_{j=1}^{N} p_{ij} \), (5) arrival rate \( \lambda_{0i} \) of jobs from the outside to node \( i \) such that the overall arrival rate to QN is given by \( \lambda = \sum_{i=1}^{N} \lambda_{0i} \). The parameters determine the QN model and, for example, the arrival rate \( \lambda_i \) for each node \( i \) can be derived using the traffic equation such that \( \lambda_i = \lambda_{0i} + \sum_{j=1}^{N} p_{ji} \lambda_j \).

This mathematical formulation allows us to carry out a closed-form analysis (see below) for the steady-state probabilities. Our objective is to obtain the state probability vector \( \pi = [\pi_1, \ldots, \pi_{15}] \) such that \( \sum_{i=1}^{15} \pi_i = 1 \). Obtaining a closed-form solution for such a network consisting of 15 nodes with each node having at least 3 states (as we will see later) is not trivial: the state space size explodes to 14 million (i.e. \( 3^{15} \)) states!

Therefore, we chose a product-form queuing network (PFQN) approach. Such networks consist of a special type of nodes only, where the underlying state-space does not have to be generated for evaluation:

\[
\pi(S_1, S_2, \ldots, S_N) = \frac{1}{G} [\pi(S_1) * \pi(S_2) * \cdots * \pi(S_N)]
\]
where $G$ is a normalization constant, and $S_i$ is the specific state of node $i$. We adopt the Jackson network model for PFQN, where in order to calculate the steady-state probability of the whole network, it suffices to calculate the marginal probability of each node:

$$\pi(S_1, S_2, ..., S_N) = \pi_1(S_1) \times \pi_2(S_2) \times \cdots \times \pi_2(S_N)$$

(1)

### 3.2 Modeling the Nodes

The nodes of the circuit network are of two types: boundary and non-boundary. Boundary nodes are where jobs arrive (Nodes 12 and 13) or leave (Nodes 14 and 15) the network. Non-boundary nodes belong to the intermediate network (Nodes 1 till 11). All nodes are of the type M/M/1-FCFS: arrival and service processes are Markovian (e.g. inter-arrival and service times are exponentially distributed), each node consists of one server, and jobs are processed in first-come-first-served (FCFS) fashion [2].

The difference between the boundary and non-boundary nodes is that the former have a capacity of $K$, and the latter have a capacity of one. Thus, the nodes are either M/M/1/K-FCFS or M/M/1/1-FCFS systems.

To model and analyze a node (queuing system) named $i$, the following parameters are required: (1) The different states $S_i$ that the system can have, (2) the arrival and service rates of jobs $\lambda_i$ and $\mu_i$ respectively, (3) the number of servers $m_i$, and the size of the buffer $K_i$ in case of a finite capacity queuing systems. In this paper, the considered state-space of each queuing system is discrete and the timing convention is continuous. These parameters are used to generate a continuous-time Markov chain (CTMC). The CTMC allows us to produce the square generator matrix $Q$ which presents the transition rates between two states $l$ and $m$ of the queuing system $i$ under study, such that the diagonal elements of the matrix $q_{ll} = -\sum_{m,m \neq l} q_{lm}$.

A closed-form solution (see below) is obtained by solving a set of linear global balance equations originating from $\pi_i * Q_i = 0$, where $\pi_i$ is the vector of the steady-state probabilities $\pi_i(l)$ such that $\sum_l \pi_i(l) = 1$ for a given queuing system $i$ and its states $l$.

### 3.3 Non-boundary Nodes

We describe the states and the transitions of the non-boundary M/M/1/1-FCFS nodes. Since these nodes have a capacity of one and only a single server, then upon arrival of a new job to this node while its server is busy, this new job cannot be buffered. To model and analyze the behavior of a job-blocking queuing system, we model the states as a two-dimensional tuple of binary values.

Fig. 3 shows all the possible states as well as their transitions and the corresponding rates. The $(0,0)$ is for the empty system. Upon the arrival of a new job with an arrival rate of $\lambda_i$, the system transitions from state $(0,0)$ to $(1,0)$. This indicates that there is a single job at the node $i$ and that the job is being serviced by a single server. After service, there are two possible transitions: $(0,0)$
Fig. 3. A Markov chain for non-boundary nodes: three different states and the transitions. The first and second dimensions of each state denote the number of jobs at the service and if the job is blocked (1/0 = True/False).

or (0,1). The former case happens when the serviced job can leave the queuing system $i$ and enter the next neighboring one $j$ in the network without being blocked by $j$. Consequently, the corresponding system $i$ becomes idle again and in (0,0) with the service rate of $\mu_i(1 - P_b)$, where $P_b$ is the probability that the job after being serviced will be blocked by its neighboring node.

The transition from (1,0) to (0,1) indicates that the job after being serviced with a service rate of $\mu_i$ will be blocked by its neighbor with a probability $P_b$. The transition from (0,1) to (0,0) models the possibility of the blocked job at the queuing system $i$ to leave it and enter one of its neighboring nodes $j$. This happens because one of the queuing system $i$'s neighbors can now process the job. The queuing system $i$ becomes idle again, and this transition happens with a rate of $\mu_{ib}$ (i.e. the unblocking rate of the jobs). The steady-state probability for a full system in a finite capacity M/M/1/K-FCFS [4] is Eq. 2.

$$\pi_i(K) = \frac{\rho_i K}{1 - \rho_i K + \rho_i},$$  
where $\rho_i = \frac{\lambda_i}{\mu_i}$

3.4 Closed-form Analysis

We focus on a single job running through the network, but assume that the job can take exclusive ownership of a node (see Fig. 3). To determine the mean response time of an arbitrary job running between source and sink, we consider that there is a non-zero probability of each node to be blocked at some point by some other job that took exclusive ownership of it.

Performing a general analysis is a complex task. We make simplifying assumptions and tune some of the parameters to the circuit we would like to compile. First, we assume that $\rho_i = 1$, Eq. 3. The result is that $\pi_i(K) = \frac{1}{K+\rho_i}$, and considering that the non-boundary nodes are of type M/M/1/1-FCFS, it leads to the conclusion that the probability of any neighboring node $j$ of another node $i$ being full (e.g. $\pi_j(1)$) is 50%. We can derive the worst case blocking probability $P_b$ of a job as the probability that the next hop of $j$ neighboring nodes is full: $P_b = \sum_j p_{ij} \pi_j(1) = 0.5$.

Second, we have to determine the rate at which jobs arrive in the queues at nodes 12 and 13. The multiplication circuit consists of three steps (see Introduction), and herein our goal is to determine the SWAP duration during
the last step. Therefore, we need to select values for $\lambda_{12}$, and $\lambda_{13}$ which reflect the structure of the previous two steps. After systematic trials necessary to select values which reflect the gate depths of the previous two steps, we arrive at $\lambda = \lambda_{12} + \lambda_{13} = 0.15 + 0.1 = 0.25$.

We use the PFQN to calculate the marginal probabilities of each node in the intermediate network. We used SHARPE [13] to calculate the steady-state probabilities from Table 2 with respect to the CTMC from Fig. 3 and the parameters from Table 1. The utilization $\rho_i = 1 - \pi_i(0,0)$, and the mean number of jobs $\bar{K}_i$ is the sum of the steady-state probabilities of $(1,0)$ and $(0,1)$. We observe that all the nodes are occupied for more than 79.5% (e.g. $\pi_i(0,0) < 20.5\%$) of the time, and have blocked jobs between 60% and 69% (e.g. $\pi_i(0,1)$) of the time.

The mean response time $\bar{T}_i$ is computed using Little’s law [3] which is the ratio between the mean number of jobs $\bar{K}_i$ to the arrival rate. The mean number of jobs in the network is $\bar{K} = \sum_{i=1}^{11} \bar{K}_i = 0.831$. We calculate a mean response time of $\bar{T} = \frac{\bar{K}}{\lambda} = 3.324$. This result confirms that our depth 5 SWAP circuit is close to the predicted optimal depth.

4 Discussion

Our method estimates average SWAP depths using a circuit modeled as a network of queuing systems. In a nutshell, the average SWAP depth indicates intuitively for a packet (i.e. qubit) the number of steps it takes to traverse a network between any pair of source and destination queues. There may be additional constraints that the packet has to obey: for example, it should move between a predetermined pair of queues (i.e. this the case for the qubits that arrive and exit given queues). The value we observed in the previous section, 3.3, is for a packet that moves between any pair of queues. The best value of 5 SWAPs is when moving between a specific pair of queues.

We assumed that a single job traverses the network at a time, but the fact that the nodes are blocking seems to be a good model for multiple non-blocking SWAP qubit paths. Using the PFQN we observe that more than 3 hops are required on average to traverse from one of the source nodes to one of the sink nodes. This is not surprising and for the simple 3D layout that we have been using could have been determined by visual inspection: there are two source-sink routes, one of 5 hops and another one of 3 hops.

Our small example shows that the arrival rates at the source queues influence the optimality of the average SWAP depth estimation. Our approach can prove valuable with respect to look-ahead compilation heuristics. Compilation speedups and cost improvements may be achieved by tuning queue parameters without being forced to consider the existing movement constraints. We showed in [12] how queuing theory can be used for predicting when to start and stop T-gate distillations. Similar look-ahead scheduling techniques can be applied to the source queues (e.g. Nodes 12 and 13 in Fig. 2).

Our procedure can be generalized. Similar approaches are used for modeling latency times and delays in communication networks [1]. In this work we focused
Fast Swapping in a Quantum Multiplier Modelled as a Queuing Network

Table 1. The parameter values to compute the steady-state probabilities

| Node # | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 |
|--------|----|----|----|----|----|----|----|----|----|----|----|
| $\lambda_i$ | 0.94 | 0.94 | 0.936 | 0.88 | 1.644 | 1.596 | 1.02 | 1.6 | 1.18 | 1.42 | 0.86 |
| $\mu_i$     | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| $\mu_{ib}$  | 0.136 | 0.136 | 0.13 | 0.144 | 0.17 | 0.142 | 0.124 | 0.173 | 0.175 | 0.195 | 0.143 |

Table 2. The steady-state probabilities and the calculated performance metrics.

| Node # | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 |
|--------|----|----|----|----|----|----|----|----|----|----|----|
| $\pi_i(0, 0)$ | 0.185 | 0.185 | 0.181 | 0.203 | 0.135 | 0.121 | 0.163 | 0.138 | 0.18 | 0.165 | 0.205 |
| $\pi_i(1, 0)$ | 0.174 | 0.174 | 0.169 | 0.178 | 0.219 | 0.194 | 0.166 | 0.221 | 0.213 | 0.234 | 0.178 |
| $\pi_i(0, 1)$ | 0.641 | 0.641 | 0.65 | 0.619 | 0.646 | 0.685 | 0.671 | 0.641 | 0.607 | 0.601 | 0.617 |
| $\rho_i$     | 0.815 | 0.815 | 0.819 | 0.797 | 0.867 | 0.873 | 0.837 | 0.862 | 0.82 | 0.835 | 0.795 |
| $K_i$       | 0.815 | 0.815 | 0.819 | 0.797 | 0.867 | 0.873 | 0.837 | 0.862 | 0.82 | 0.835 | 0.795 |
| $T_i$       | 0.867 | 0.867 | 0.875 | 0.906 | 0.527 | 0.550 | 0.821 | 0.539 | 0.695 | 0.588 | 0.924 |

solely on multiplication circuits because these are building blocks of larger practical algorithms. The scale of those circuits is not a limiting factor: thousands of qubits (nodes) should be within the reach of PFQN methods. This work has been mostly to showcase and test the potential of our idea, and leave for future work the extension of our method to larger circuit instances.

5 Conclusion

We presented empirical evidence that a simple blocking PFQN can be used to model and predict the depth of SWAP circuits resulting during the compilation of circuits. The closed-form analysis method has a polynomial complexity, because it is based on solving a set of linear equations for $\pi_i$ and per node there are only three states in the CTMC for intermediate network nodes.

The precision of our queuing network model is influenced by the arrival rates at the source queues. We did not model the correlations between sub-circuits, and leave this for future work. Another significant parameter is the per node probability of $(0, 0)$.

Queuing networks may be a useful approach towards steering the automated compilation of very large scale quantum circuits to arbitrary (irregular) qubit layouts. Future work will focus on automatically modeling queue arrival rates and benchmarking larger and more diverse types of qubit layouts.

References

1. Balsamo, S.: Product form queueing networks. In: Performance Evaluation: Origins and Directions, pp. 377–401. Springer (2000)
2. Basmadjian, R., de Meer, H.: Modelling and analysing conservative governor of dvfs-enabled processors. In: Proceedings of the Ninth International Conference
on Future Energy Systems. p. 519–525. e-Energy ’18, Association for Computing Machinery, New York, NY, USA (2018). https://doi.org/10.1145/3208903.3213778

3. Basmadjian, R., Niedermeier, F., de Meer, H.: Modelling performance and power consumption of utilisation-based dvfs using m/m/1 queues. In: Proceedings of the Seventh International Conference on Future Energy Systems. e-Energy ’16, Association for Computing Machinery, New York, NY, USA (2016). https://doi.org/10.1145/2934328.2934342

4. Bolch, G., Greiner, S., de Meer, H., Trivedi, K.S.: Queueing Networks and Markov Chains: Modeling and Performance Evaluation with Computer Science Applications. WileyBlackwell, 2nd edition edn. (May 2006)

5. Ding, Y., Wu, X., Holmes, A., Wiseth, A., Franklin, D., Martonosi, M., Chong, F.T.: Square: Strategic quantum ancilla reuse for modular quantum programs via cost-effective uncomputation. In: 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). pp. 570–583 (2020). https://doi.org/10.1109/ISCA45697.2020.00054

6. Guerreschi, G.G., Park, J.: Two-step approach to scheduling quantum circuits. Quantum Science and Technology 3(4), 045003 (2018)

7. Isailovic, N., Whitney, M., Patel, Y., Kubiatowicz, J.: Running a quantum circuit at the speed of data. ACM SIGARCH Computer Architecture News 36(3), 177–188 (2008)

8. Javadi-Abhari, A., Gokhale, P., Holmes, A., Franklin, D., Brown, K.R., Martonosi, M., Chong, F.T.: Optimized surface code communication in superconducting quantum computers. In: Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture. pp. 692–705 (2017)

9. Meter, R.V., Munro, W., Nemoto, K., Rokh, K.M.: Arithmetic on a distributed-memory quantum multicomputer. ACM Journal on Emerging Technologies in Computing Systems (JETC) 3(4), 1–23 (2008)

10. Muñoz-Coreas, E., Thapliyal, H.: Quantum circuit design of a t-count optimized integer multiplier. IEEE Transactions on Computers 68(5), 729–739 (2018)

11. Niu, S., Todri-Sanial, A.: Enabling multi-programming mechanism for quantum computing in the nisq era. arXiv preprint arXiv:2102.05321 (2021)

12. Paler, A., Basmadjian, R.: Clifford Gate Optimisation and T Gate Scheduling: Using Queueing Models for Topological Assemblies. In: 2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH). pp. 1–5 (2019). https://doi.org/10.1109/NANOARCH47378.2019.181305

13. Trivedi, K.S., Sahner, R.: Sharpe at the age of twenty two. SIGMETRICS Perform. Eval. Rev. 36(4), 52–57 (Mar 2009). https://doi.org/10.1145/1530873.1530884

14. Wille, R., Lye, A., Drechsler, R.: Optimal swap gate insertion for nearest neighbor quantum circuits. In: 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC). pp. 489–494 (2014). https://doi.org/10.1109/ASPDAC.2014.6742939