Modern Multicore CPUs are not Energy Proportional: Opportunity for Bi-objective Optimization for Performance and Energy

Semyon Khokhriakov, Ravi Reddy Manumachu, and Alexey Lastovetsky

Abstract—Energy proportionality is the key design goal followed by architects of modern multicore CPUs. One of its implications is that optimization of an application for performance will also optimize it for energy. In this work, we show that energy proportionality does not hold true for multicore CPUs. This finding creates the opportunity for bi-objective optimization of applications for performance and energy. We propose and study the first application-level method for bi-objective optimization of multithreaded data-parallel applications for performance and energy. The method uses two decision variables, the number of identical multithreaded kernels (threadgroups) executing the application and the number of threads in each threadgroup, so that a given workload is partitioned equally between the threadgroups. We experimentally demonstrate the efficiency of the method using four highly optimized multithreaded data-parallel applications, 2D fast Fourier transform based on FFTW and Intel MKL, and dense matrix-matrix multiplication using OpenBLAS and Intel MKL. Four modern multicore CPUs are used in the experiments. The experiments show that the optimization for performance alone results in the increase in dynamic energy consumption by up to 89% and optimization for dynamic energy alone results in performance degradation by up to 49%. By solving the bi-objective optimization problem, the method determines up to 11 globally Pareto-optimal solutions. Finally, we propose a qualitative dynamic energy model employing performance monitoring counters (PMCs) as parameters, which we use to explain the discovered energy nonproportionality and the Pareto-optimal solutions determined by our method. The model shows that the energy nonproportionality on our experimental platforms for the two data-parallel applications is due to the activity of the data translation lookaside buffer (dTLB), which is disproportionately energy expensive.

Index Terms—multicore processor, energy proportionality, energy optimization, bi-objective optimization, parallel computing, load balancing, performance optimization, fast Fourier transform, matrix multiplication, performance monitoring counters

1 INTRODUCTION

Energy proportionality is the key design goal pursued by architects of modern multicore CPU platforms [1], [2]. One of its implications is that optimization of an application for performance will also optimize it for energy. Modern multicore CPUs however have many inherent complexities, which are: a) Severe resource contention due to tight integration of tens of cores organized in multiple sockets with multi-level cache hierarchy and contending for shared on-chip resources such as last level cache (LLC), interconnect (For example: Intel’s Quick Path Interconnect, AMD’s Hyper Transport), and DRAM controllers; b) Non-uniform memory access (NUMA) where the time for memory access between a core and main memory is not uniform and where main memory is distributed between locality domains or groups called NUMA nodes; and c) Dynamic power management (DPM) of multiple power domains (CPU sockets, DRAM).

The complexities were shown to result in complex (non-linear) functional relationships between performance and workload size and between dynamic energy and workload size for real-life data-parallel applications on modern multicore CPUs [3], [4], [5]. Motivated by these research findings and based on further deep exploration, we show that energy proportionality does not hold true for multicore CPUs. This creates the opportunity for bi-objective optimization of applications for performance and energy on a single multicore CPU.

We present now an overview of notable state-of-the-art methods solving the bi-objective optimization problem of an application for performance and energy on multicore CPU platforms. System-level methods are introduced first since they dominated the landscape. This will be followed by recent research in application-level methods. Then we describe the proposed solution method solving the bi-objective optimization problem of an application for performance and energy on a single multicore CPU.

Solution methods solving the bi-objective optimization problem for performance and energy can be broadly classified into system-level and application-level categories. System-level methods aim to optimize performance and energy of the environment where the applications are executed. The methods employ application-agnostic models and hardware parameters as decision variables. They are principally deployed at operating system (OS) level and therefore require changes to the OS. They do not involve any changes to the application. The methods can be further divided into the following prominent groups:

1. Thread schedulers that are contention-aware and that exploit cooperative data sharing between threads [6], [7]. The goal of a scheduler is to find thread-to-core mappings to determine Pareto-optimal solutions for performance and energy. The schedulers operate at both user-level and OS-level with those at OS-level requiring changes to the OS. Thread-to-core map-
ping is the key decision variable. Performance monitoring counters such as LLC miss rate and LLC access rate are used for predicting the performance given a thread-to-core mapping.

II. Dynamic private cache (L1 and L2) reconfiguration and shared cache (L3) partitioning strategies [8], [9]. The proposed solutions in this category mitigate contention for shared on-chip resources such as last level cache by physically partitioning it and therefore require substantial changes to the hardware or OS [10].

III. Thermal management algorithms that place or migrate threads to not only alleviate thermal hotspots and temperature variations in a chip but also reduce energy consumption during an application execution [11], [12]. Some key strategies are dynamic power management (DPM) where idle cores are switched off, Dynamic Voltage and Frequency Scaling (DVFS), which throttles the frequencies of the cores based on their utilization, and migration of threads from hot cores to the colder cores.

IV. Asymmetry-aware schedulers that exploit the asymmetry between sets of cores in a multicore platform to find thread-to-core mappings that provide Pareto-optimal solutions for performance and energy [13], [14]. Asymmetry can be explicit with fast and slow cores or implicit due to non-uniform frequency scaling between different cores or performance differences introduced by manufacturing variations. The key decision variables employed here are thread-to-core mapping and DVFS. Typical strategy is to map the most power-intensive threads to less power-hungry cores and then apply DVFS to the cores to ensure all threads complete at the same time whilst satisfying a power budget constraint.

In the second category, solution methods optimize applications rather than the executing environment. The methods use application-level decision variables and predictive models for performance and energy consumption of applications to solve the bi-objective optimization problem. The dominant decision variables include the number of threads, loop tile size, workload distribution, etc. Following the principle of energy proportionality, a dominant class of such solution methods aim to achieve optimal energy reduction by optimizing for performance alone. Definitive examples are scientific routines offered by vendor-specific software packages that are extensively optimized for performance. For example, Intel Math Kernel Library [15] provides extensively optimized multithreaded basic linear algebra subprograms (BLAS) and 1D, 2D, and 3D fast Fourier transform (FFT) routines for Intel processors. Open source packages such as [16], [17], [18] offer the same interface functions but contain portable optimizations and may exhibit better average performance than a heavily optimized vendor package [19], [20]. The optimized routines in these software packages allow employment of one key decision variable, which is the number of threads. A given workload is load-balanced between the threads. In this work, we show that the optimal number of threads (and consequently load-balanced workload distribution) maximizing the performance does not necessarily minimize the energy consumption of multicore CPUs.

State-of-the-art research works on application-level optimization methods [3], [4], [5] demonstrate that due to the aforementioned design complexities of modern multicore CPU platforms, the functional relationships between performance and workload size and between dynamic energy and workload size for real-life data-parallel applications have complex (non-linear) properties and show that workload distribution has become an important decision variable that can no longer be ignored. Briefly, the total energy consumption during an application execution is the sum of dynamic and static energy consumptions. Static energy consumption is defined as the energy consumed by the platform without the application execution. Dynamic energy consumption is calculated by subtracting this static energy consumption from the total energy consumed by the platform during the application execution. The works [3], [4], [5] propose model-based data partitioning methods that take as input discrete performance and dynamic energy functions with no shape assumptions, which accurately and realistically account for resource contention and NUMA inherent in modern multicore CPU platforms. Using a simulation of the execution of a data-parallel matrix multiplication application based on OpenBLAS DGEMM on a homogeneous cluster of multicore CPUs, it is shown [3] that optimizing for performance alone results in average and maximum dynamic energy reductions of 24% and 68%, but optimizing for dynamic energy alone results in performance degradations of 95% and 100%. For a 2D fast Fourier transform application based on FFTW, the average and maximum dynamic energy reductions are 29% and 55% and the average and maximum performance degradations are both 100%. Research work [4] proposes a solution method to solve bi-objective optimization problem of an application for performance and energy on homogeneous clusters of modern multicore CPUs. This method is shown to determine a diverse set of globally Pareto-optimal solutions whereas existing solution methods give only one solution when the problem size and number of processors are fixed. The methods [3], [4], [5] target homogeneous high performance computing (HPC) platforms. Khaleghzadeh et al. [21] propose a solution method solving the bi-objective optimization problem on heterogeneous processors. The authors prove that for an arbitrary number of processors with linear execution time and dynamic energy functions, the globally Pareto-optimal front is linear and contains an infinite number of solutions out of which one solution is load balanced while the rest are load imbalanced. A data partitioning algorithm is presented that takes as an input discrete performance and dynamic energy functions with no shape assumptions.

The research works [3], [4], [5], [21] are theoretical demonstrating performance and energy improvements based on simulations of clusters of homogeneous and heterogeneous nodes. Khokhrakou et al. [22] present two novel optimization methods to improve the average performance of the FFT routines on modern multicore CPUs. The methods employ workload distribution as the decision variable and are based on parallel computing employing threadgroups. They utilize load imbalancing data partitioning technique that determines optimal workload distributions between the threadgroups, which may not load-balance the application in terms of execution time. The inputs to the methods are discrete 3D functions of performance against problem size of the threadgroups, and can be employed as nodal optimization techniques to construct a 2D FFT routine highly optimized for a dedicated target multicore CPU. The authors employ the methods to demonstrate significant performance improvements over the basic FFTW and Intel MKL FFT 2D routines on a modern Intel Haswell multicore CPU consisting of thirty-six physical cores.

The findings in [3], [4], [5], [20], [21] motivate us to study the influence of three-dimensional decision variable space on bi-objective optimization of applications for performance and energy...
on multicore CPUs. The three decision variables are: a). The number of identical multithreaded kernels (threadgroups) involved in the parallel execution of an application; b). The number of threads in each threadgroup; and c). The workload distribution between the threadgroups. We focus exclusively on the first two decision variables in this work. The number of possible workload distributions increases exponentially with increasing number of threadgroups employed in the execution of a data-parallel application and it would require employment of threadgroup-specific performance and energy models to reduce the complexity. It is a subject of our future work.

We propose and study the first application-level method for bi-objective optimization of multithreaded data-parallel applications on a single multicore CPU for performance and energy. The method uses two decision variables, the number of identical multithreaded kernels (threadgroups) executing the application in parallel and the number of threads in each threadgroup. The workload distribution is not a decision variable. It is fixed so that a given workload is always partitioned equally between the threadgroups. The method allows full reuse of highly optimized scientific codes and does not require any changes to hardware or OS. The first step of the method includes writing a data-parallel version of the base kernel that can be executed using a variable number of threadgroups in parallel and solving the same problem as the base kernel, which employs one threadgroup.

We demonstrate our method using four multithreaded applications: a) 2D-FFT using FFTW 3.3.7; b) 2D-FFT using Intel MKL FFT; c) Dense matrix-matrix multiplication using OpenBLAS; and d) Dense matrix-matrix multiplication using Intel MKL FFT.

Four different modern Intel multicore CPUs are used in the experiments: a) A single-socket Intel Skylake consisting of 22 physical cores; b) A dual-socket Intel Haswell consisting of 24 physical cores; c) A dual-socket Intel Haswell consisting of 36 physical cores; and d) A dual-socket Intel Skylake consisting of 56 cores. Specifications of the experimental servers S1, S2, S3, and S4 equipped with these CPUs are given in Table 1. Servers S1, S2, and S4 are equipped with power meters and fully instrumented for system-level energy measurements. Server S3 is not equipped with a power meter and therefore is not employed in the experiments for single-objective optimization for energy and bi-objective optimization for performance and energy.

Figure 1 illustrates the energy nonproportionality on S2 found by our method for OpenBLAS DGEMM application solving workload size, N=16384.

The average and maximum performance improvements using the number of threadgroups and the number of threads per group as decision variables for performance optimization on a single-socket multicore CPU (S1) are (7%, 26.3%), (5%, 6.5%) and (27%, 69%) for the OpenBLAS DGEMM, Intel MKL DGEMM and Intel MKL FFT applications against their best single threadgroup configurations. Along with performance optimization, the energy improvements for OpenBLAS DGEMM and Intel MKL DGEMM are (7.9%, 30%) and (35.7%, 67%) against their best single threadgroup configurations.

At the same time, the optimization for performance alone results in average and maximum increases in dynamic energy consumption of (22.5%, 67%) and (87%, 89%) for the Intel MKL DGEMM and Intel MKL FFT applications in comparison with their energy-optimal configurations. The optimization for dynamic energy alone results in average and maximum performance degradations of (27%, 39%) and (19.7%, 38.2%) in comparison with their performance-optimal configurations. The average and the maximum number of globally Pareto-optimal solutions for Intel MKL DGEMM and Intel MKL FFT are (2.3, 3) and (2.6, 3).

On the 24-core dual-socket CPU (S2), the average and maximum performance improvements of (16%, 20%) and (8%, 21%) for the OpenBLAS DGEMM and Intel MKL DGEMM applications against their best single-threadgroup configurations. Even higher average and maximum performance improvements of (30%, 50%) are achieved for the FFTW application on the 56-core dual-socket CPU (S4). Again, the improvements are measured against the original single-threadgroup basic routine employing optimal number of threads.

At the same time, we find that optimization of the

| Technical Specifications | HCLServer1 (S1) | HCLServer2 (S2) | HCLServer3 (S3) | HCLServer4 (S4) |
|---------------------------|----------------|----------------|----------------|----------------|
| Processor                 | Intel Xeon Gold 6152 | Intel Haswell E5-2670v3 | Intel Xeon CPU E5-2699 | Intel Xeon Platinum 8180 |
| Core(s) per socket        | 22             | 12             | 18             | 28             |
| Socket(s)                 | 1              | 2              | 2              | 2              |
| L1d cache, L1i cache      | 32 KB, 32 KB   | 32 KB, 32 KB   | 32 KB, 32 KB   | 32 KB, 32 KB   |
| L2 cache, L3 cache        | 256 KB, 30720 KB | 256 KB, 3076 KB | 256 KB, 46080 KB | 1024 KB, 39424 KB |
| Total main memory         | 96 GB          | 64 GB          | 256 GB         | 187 GB         |
| Power meter               | WattsUp Pro    | WattsUp Pro    | -              | Yokogawa WT310 |

Table 1: Specifications of the Intel multicore CPUs, HCLServer01-04, ordered by increasing number of sockets and an increasing number of cores per socket.
BLAS DGEMM and Intel MKL DGEMM applications on S2 for performance only, results in average and maximum increases in dynamic energy consumption of (15%, 35%) and (7.1%, 49%) in comparison with their energy-optimal configurations, and optimization of the Intel MKL FFT and FFTW applications on S4 for performance alone results in average and maximum increases in dynamic energy consumption of (7%, 25%) and (15%, 57%).

On S2, the optimization of the OpenBLAS DGEMM and Intel MKL DGEMM applications for energy only, results in average and maximum performance degradations of (2.5%, 6%) and (3.7%, 11%). On S4, the average and maximum performance degradations are (20%, 33%) and (31%, 49%) for the Intel MKL FFT and FFTW applications. The performance degradations are over the performance-optimal configuration.

By solving the bi-objective optimization problem on three servers \( \{S1,S2,S4\} \), the average and the maximum number of globally Pareto-optimal solutions determined by our method for two data-parallel applications is proposed to explain the discovered energy nonproportionality and the Pareto-optimal solutions determined by our method.

The main contributions in this work are the following:

- We show that energy proportionality does not hold true for multicore CPUs thereby affording an opportunity for bi-objective optimization for performance and energy.
- We propose and study the first application-level method for bi-objective optimization of multithreaded data-parallel applications for performance and energy. The method uses two decision variables, the number of identical multithreaded kernel (threadgroups) and the number of threads in each threadgroup. Using four highly optimized data-parallel applications, the proposed method is shown to determine good numbers of globally Pareto-optimal configurations of the applications providing the programmers better trade-offs between performance and energy consumption.
- A qualitative dynamic energy model based on linear regression and employing performance monitoring counters (PMCs) as parameters is proposed to explain the discovered energy nonproportionality and the Pareto-optimal solutions determined by our method.

The rest of the paper is organized as follows. Section 2 presents the related work. Section 3 contains brief background on multi-objective optimization and the concept of Pareto-optimality. Section 4 describes our solution method. Section 5 describes the first step of our solution method for two data-parallel applications, 2D fast Fourier transform and matrix-matrix multiplication. Section 6 contains the experimental results. Section 7, 8 presents our dynamic energy model employing PMCs as parameters to explain the cause behind the energy nonproportionality on our experimental platforms. Section 8 concludes the paper.

2 RELATED WORK

We present an overview of single-objective optimization solution methods for performance or energy followed by bi-objective optimization solution methods for both performance and energy on multicore CPU platforms. Energy models of computing complete the section.

2.1 Performance Optimization

There are three dominant approaches in this category. First category contains research works \([22, 23]\) that have proposed contention-aware thread-level schedulers that try to minimize performance losses due to contention for on-chip shared resources.

The second category includes DRAM controller schedulers that aim to efficiently utilize the shared resource, which is the DRAM memory system, and last level cache partitioning that physically partition the shared resources to minimize contention. DRAM controller schedulers \([24, 25]\) improve the throughput by ordering threads and prioritizing their memory requests through DRAM controllers. Last level cache partitioners \([26, 27]\) explicitly partition the cache when the default cache replacement policies (such as least-recently-used (LRU)) do not result in efficient execution of applications. These partitioners, however, must be used in conjunction with schedulers that mitigate contention for memory controllers and on-chip interconnects.

The final category includes research works that focus on thread-level schedulers that exploit data sharing between the threads to co-schedule them \([28, 29]\). A key building work in the schedulers are performance models based on PMCs that can predict performance loss due to co-scheduling or migrating threads between cores.

2.2 Energy Optimization

There are three important categories dealing with energy optimization on multicore CPU platforms. The software category contains research works that propose shared resource partitioners. The two hardware categories concern research works that employ Dynamic Voltage and Frequency Scaling (DVFS) and Dynamic Power Management (DPM) and thermal management. Zhuravlev et al. \([30]\) survey the prominent works in all the three categories.

Research works \([3, 9]\) propose dynamic reconfiguration of private caches and partitioning of shared caches (last level cache, for example) to reduce the energy consumption without hurting performance. DVFS and DPM allow changing the frequencies of the cores and to lower their power states when they are idle. Considering the enormity of literature in this category, we will cover only works that take into account resource contention and thread-to-core mapping while employing DVFS. Kadayif et al. \([31]\) exploit the heterogeneous nature of workloads executed by different processors to set their frequencies so as to reduce energy without impacting performance. Research works \([32, 33]\) employ DVFS to reduce resource contention and energy consumption.

The main goal of thermal management algorithms is to find thread-to-core mappings (or even thread migration) to remove drastic variations in temperatures or thermal hotspots in the chip and at the same time reduce the energy consumption without impacting the performance. They employ as inputs thermal models that are built using temperature measurements provided by on-chip sensors \([11, 12]\). The algorithms are chiefly employed at the OS level.
Asymmetry-aware schedulers have been proposed for energy optimization on asymmetric multicore systems, which feature a mix of fast and slow cores, high-power and low-power cores but that expose the same instruction-set architecture (ISA). Fedorova et al. [34] propose a system-level scheduler that assigns sequential phases of an application to fast cores and parallel phases to slow cores to maximize the energy efficiency. Herbert et al. [35] employ DVFS to exploit the core-to-core variations from fabrication in power and performance to improve the energy efficiency of the multicore platform.

2.3 Optimization for Performance and Energy

Das et al. [36] propose task mapping to optimize for energy and reliability on multiprocessor systems-on-chip (MPSoCs) with performance as a constraint. Sheikh et al. [37] propose task scheduler employing evolutionary algorithms to optimize applications on multicore CPU platforms for performance, energy, and temperature. Abdi et al. [38] propose multi-criteria optimization where they minimize the execution time under three constraints, the reliability, the power consumption, and the peak temperature. DVFS is a key decision variable in all of these research works.

The following research works focus on application-level solution methods. Subramaniam et al. [39] use multi-variable regression to study the performance-energy trade-offs of the high-performance LINPACK (HPL) benchmark. They study performance-energy trade-offs using the decision variables, number of threads and number of processes. Marszalkowski et al. [40] analyze the impact of memory hierarchies on time-energy tradeoff in parallel computations, which are represented as divisible loads. They represent execution time and energy by two linear functions on problem size, one for in-core computations and the other for out-of-core computations.

Research works [3], [5] propose data partitioning algorithms that solve single-objective optimization problems of data-parallel applications for performance or energy on homogeneous clusters of multicore CPUs. They take as an input, discrete performance and dynamic energy functions with no shape assumptions and that accurately and realistically account for resource contention and NUMA inherent in modern multicore CPU platforms. Research work [4] proposes a solution method to solve bi-objective optimization problem of an application for performance and energy on homogeneous clusters of modern multicore CPUs. They demonstrate that the method gives a diverse set of globally Pareto-optimal solutions and that it can be combined with DVFS-based multi-objective optimization methods to give a better set of (globally Pareto-optimal) solutions. The methods target homogeneous HPC platforms. Chakraborti et al. [41] consider the effect of heterogeneous workload distribution on bi-objective optimization of data analytics applications by simulating heterogeneity on homogeneous clusters. The performance is represented by a linear function of problem size and the total energy is predicted using historical data tables. Khaleghzadeh et al. [21] propose a solution method solving the bi-objective optimization problem on heterogeneous processors and comprising of two principal components. The first component is a data partitioning algorithm that takes as an input discrete performance and dynamic energy functions with no shape assumptions. The second component is a novel methodology employed to build the discrete dynamic energy profiles of individual computing devices, which are input to the algorithm.

2.4 Energy Predictive Models of Computation

Energy predictive models predominantly employ performance monitoring counters (PMCs) as parameters. Bellosa et al. [42] use the statistics of CPU utilization (instead of PMCs) to model the relationship between the power consumption of multicore processor and workload quantitatively. They demonstrate that the relationship is quadratic for single-core processor and linear for multicore processors. Lastovetsky et al. [3] propose an application-level energy model where the dynamic energy consumption of a processor is represented by a discrete function of problem size, which is shown to be highly non-linear for data-parallel applications on modern multicore CPUs.

3 Multi-Objective Optimization: Background

A multi-objective optimization (MOP) problem may be defined as follows [48], [49]:

$$\text{minimize } \{F(x) = (f_1(x), ..., f_k(x))\}$$

Subject to \( x \in S \)

where there are \( k(\geq 2) \) objective functions \( f_i : \mathbb{R}^p \rightarrow \mathbb{R} \). The objective is to minimize all the objective functions simultaneously.

$$F(x) = (f_1(x), ..., f_k(x))^T$$

denotes the vector of objective functions. The decision (variable) vectors \( x = (x_1, ..., x_p) \) belong to the (non-empty) feasible region (set) \( S \), which is a subset of the decision variable space \( \mathbb{R}^p \). We call the image of the feasible region represented by \( Z = f(S) \), the feasible objective region. It is a subset of the objective space \( \mathbb{R}^k \). The elements of \( Z \) are called objective (function) vectors or criterion vectors and denoted by \( F(x) \) or \( z = (z_1, ..., z_k)^T \), where \( z_i = f_i(x) \), \( \forall i \in [1, k] \) are objective (function) values or criterion values.

If there is no conflict between the objective functions, then a solution \( x^* \) can be found where every objective function attains its optimum [49].

$$\forall x \in S, f_i(x^*) \leq f_i(x), \quad i = 1, ..., k$$

However, in real-life multi-objective optimization problems, the objective functions are at least partly conflicting. Because of this conflicting nature of objective functions, it is not possible to find a single solution that would be optimal for all the objectives simultaneously. In multi-objective optimization, there is no natural ordering in the objective space because it is only partially ordered. Therefore we must treat the concept of optimality differently from single-objective optimization problem. The generally used concept is Pareto-optimality.

Definition 1. A decision vector \( x^* \in S \) is Pareto-optimal if there does not exist another decision vector \( x \in S \) such that \( f_i(x) \leq f_i(x^*), \quad i = 1, ..., k \) for all \( i \).
The inputs to the solution method are the workload size of the multi-threaded data-parallel application, \( n \); the number of cores in the multicore CPU, \( l \); the multithreaded base kernel, \( mtkernel \); the base power of the multicore CPU platform, \( P_b \). The outputs are the globally Pareto-optimal front of objective solutions, \( \mathcal{P}_\text{opt} \), and the optimal application configurations corresponding to these solutions, \( C_\text{opt} \). Each Pareto-optimal solution of objectives \( o \) is represented by the pair, \(( s_o, e_o)\), where \( s_o \) is the execution time and \( e_o \) is the dynamic energy. Associated with this solution is an array of application configurations, \( \mathcal{A}(g_o, t_o) \), containing decision variable pairs, \(( g_o, t_o) \), where \( g_o \) represents the number of threadgroups each containing \( t_o \) threads.

The main steps of BOPPETG are as follows:

**Step 1. Parallel implementation allowing \((g,t)\) configuration:** Design and implement a data-parallel version of the base kernel \( mtkernel \) and that can be executed using \( g \) identical multithreaded kernels in parallel. Each kernel is executed by a threadgroup containing \( t \) threads. The workload \( n \) is divided equally between the \( g \) threadgroups during the execution of the data-parallel version. The data-parallel version should essentially allow its runtime configuration using number of threadgroups and number of threads per group with the workload equally partitioned between the threadgroups.

**Step 2. Initialize \( g \) and \( t \):** All the runtime configurations, \((g,t)\), where the product, \( g \times t \), is less than or equal to the total number of cores \( l \) in the multicore platform are considered. \( g \leftarrow 1 \), \( t \leftarrow 1 \). Go to Step 3.

**Step 3. Determine time and dynamic energy of the \((g,t)\) configuration of the application:** The data-parallel version composed in Step 1 is run using the \((g,t)\) configuration. Its execution time and dynamic energy consumption are determined as follows: \( s_o = t_f - t_i, e_o = e_f - P_b \times s_o \), where \( t_i \) and \( t_f \) are the starting and ending execution times and \( e_f \) is the total energy consumption during the execution of the application. Go to Step 4.

**Step 4. Update Pareto-optimal front for \((g,t)\):** The solution \((s_o, e_o)\) if Pareto-optimal is added to the globally Pareto-optimal set of objective solutions, \( \mathcal{P}_\text{opt} \), and existing member solutions of the set that are inferior to it are removed. The optimal application configurations corresponding to the solution \((s_o, e_o)\) are stored in \( C_\text{opt} \). Go to Step 5.

**Step 5. Test and Increment \((g,t)\):** If \( t < l \), \( t \leftarrow t + 1 \), go to Step 3. Set \( g \leftarrow g + 1 \), \( t \leftarrow 1 \). If \( g \times t \leq l \), go to Step 3. Else return the globally Pareto-optimal front and optimal application configurations given by \( \{ \mathcal{P}_\text{opt}, C_\text{opt} \} \) and quit.

In the following section, we illustrate the first step of BOPPETG for two applications, matrix-matrix multiplication and 2D fast Fourier transform. We show in particular how BOPPETG can reuse highly optimized scientific kernels with careful design and development of parallel versions of the application.

5 Parallel Matrix-Matrix Multiplication

We illustrate the first step of our solution method (BOPPETG) for implementing the data-parallel version of dense matrix-matrix multiplication (PMMTG).

The PMMTG application computes the matrix product \( C = A \times B + \beta \times C \) of two dense square matrices \( A \) and \( B \) of size \( N \times N \). The application is executed using \( p \) threadgroups, \( \{ P_1, ..., P_p \} \). To simplify the exposition of the algorithms, we assume \( N \) to be divisible by \( p \).
Fig. 3. (a). PMMTG-V: Matrices B and C are vertically partitioned among the threadgroups. (b). PMMTG-H: Matrices A and C are horizontally partitioned among the threadgroups. (c). PMMTG-S: The $p$ threadgroups are arranged in a square grid of size $\sqrt{p} \times \sqrt{p}$. All the matrices are partitioned into squares among the threadgroups.

Fig. 4. 2D-DFT of signal matrix $M$ of size $N \times N$ using $p$ threadgroups. a). PFFTTG-V using vertical decomposition of the signal matrix. b). PFFTTG-H using horizontal decomposition of the signal matrix.

There are three parallel algorithmic variants of PMMTG. In PMMTG-V, the matrices B and C are partitioned vertically such that each threadgroup is assigned $\frac{N}{p}$ of the columns of B and C as shown in the Figure 3a. Each threadgroup $P_i$ computes its vertical partition $C_{P_i}$ using the matrix product, $C_{P_i} = \alpha \times A_{P_i} \times B + \beta \times C_{P_i}$. In PMMTG-H, the matrices A and C are partitioned horizontally such that each threadgroup is assigned $\frac{N}{p}$ of the rows of B and C as shown in the Figure 3b. Each threadgroup $P_i$ computes its horizontal partition $C_{P_i}$ using the matrix product, $C_{P_i} = \alpha \times A_{P_i} \times B + \beta \times C_{P_i}$. In PMMTG-S, the $p$ threadgroups $\{P_1, ..., P_p\}$ are arranged in a square grid $Q_{st}, s \in [1, \sqrt{p}], t \in [1, \sqrt{p}]$. The matrices A, B, and C are partitioned into equal squares among the threadgroups as shown in the Figure 3c. In each matrix, each threadgroup $P_i(= Q_{st})$ is assigned a sub-matrix of size $\frac{N}{\sqrt{p}} \times \frac{N}{\sqrt{p}}$ and computes its square partition $C_{Q_{st}}$ using the matrix product.
Fig. 5. OpenBLAS implementation of parallel matrix-matrix multiplication using horizontal decomposition (PMTMG-H) and employing \( p \) threadgroups of \( t \) threads each.

\[
C_{Q_{sk}} = \alpha \times \sum_{k=1}^{p} (A_{sk} \times B_{kt}) + \beta \times C_{Q_{sk}}, \quad A_{sk} \text{ is the square block in matrix } A \text{ located at } (s, k), \quad B_{kt} \text{ is the square block in matrix } B \text{ located at } (k, t).
\]

5.1 Implementation of PMMTG-H Based on OpenBLAS DGEMM

We describe an OpenBLAS implementation of PMMTG-H (Figure 5) here. The implementations of the other PMMTG algorithms employing Intel MKL and OpenBLAS are described in the supplemental.

The inputs to an implementation are: a) Matrices A, B, and C of sizes \( N \times N \); b) Constants \( \alpha \) and \( \beta \); c) The number of threadgroups, \( \{P_1, \ldots, P_p\} \); d) The number of threads in each threadgroup represented by \( t \). The output matrix, C, contains the matrix product.

The vertical partitions of A and C, \( \{A_{P_i}, C_{P_i}\}, i \in [1, p] \), assigned to the threadgroups, \( \{P_1, \ldots, P_p\} \), are initialized in Lines 24-34. Then \( p \) pthreads representing the \( p \) threadgroups are created, each a multithreaded OpenBLAS DGEMM kernel executing \( t \) OpenMP threads (Lines 36-43). The \( p \) threadgroups compute the matrix-matrix product (Lines 1-20). The result is gathered in the matrix C (Lines 45-56).

The implementations using Intel MKL differ from those using OpenBLAS. In Intel MKL, the matrix-matrix computation by a threadgroup is performed using an OpenMP parallel region with \( t \) threads whereas the same is done in OpenBLAS using a pthread.

6 Parallel 2D Fast Fourier Transform

We present here the first step of our solution method (BOPPETG) to compose the data-parallel version of 2D Fast Fourier Transform (PFFT). The sequential 2D FFT algorithm is described first before the two parallel algorithmic variants of 2D Fast Fourier Transform.

The definition of 2D-DFT of a two-dimensional point discrete signal \( M \) of size \( N \times N \) is below:

\[
M[k][l] = \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} M[i][j] \times \omega_N^{ik} \times \omega_N^{lj}
\]

\[
\omega_N = e^{-\frac{2\pi i}{N}}, 0 \leq k, l \leq N - 1
\]

\( M \) is the signal matrix where each element \( M[i][j] \) is a complex number. The total number of complex multiplications required to compute the 2D-DFT is \( \Theta(N^4) \).

The sequential row-column decomposition method reduces this complexity by computing the 2D-DFT using a series of 1D-FFTs, which are implemented using a fast 1D-FFT algorithm. The method consists of two phases called the row-transform phase and column-transform phase. Figure 4 depicts the method, which is mathematically summarized below:

\[
M[k][l] = \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} M[i][j] \times \omega_N^{ik} \times \omega_N^{lj}
\]

\[
\sum_{i=0}^{N-1} \omega_N^{ik} \times \left(\sum_{j=0}^{N-1} M[i][j] \times \omega_N^{lj}\right)
\]

\[
\sum_{i=0}^{N-1} \omega_N^{ik} \times (\tilde{M}[i][l])
\]

\[
\omega_N = e^{-\frac{2\pi i}{N}}, 0 \leq k, l \leq N - 1
\]

It computes a series of ordered 1D-FFTs of size \( N \) on the \( N \) rows. That is, each row \( i \) (of length \( N \)) is transformed via a fast 1D-FFT to \( \tilde{M}[i][l] \), \( \forall i \in [0, N - 1] \). The total cost of this row-transform phase is \( \Theta(N^2 \log_2 N) \). Then, it computes a series of ordered 1D-FFTs on the \( N \) columns of \( \tilde{M} \). The column \( l \) of \( \tilde{M} \) is transformed to \( \tilde{M}[k][l] \), \( \forall k \in [0, N - 1] \). The total cost of this column-transform phase is \( \Theta(N^2 \log_2 N) \). Thus, by using the row-column decomposition method, the complexity of 2D-FFT is reduced from \( \Theta(N^4) \) to \( \Theta(N^2 \log_2 N) \). All the FFTs that we discuss in this work are considered in-place.

The PFFT application employing our solution method computes the 2D-DFT of the signal matrix of size \( N \times N \) using
\(p\) threadgroups, \(\{P_1, \ldots, P_p\}\). It is based on the sequential 2D-FFT row-column decomposition method. There are two parallel algorithmic variants of PFFTTG, PFFTTG-H and PFFTTG-V. To simplify the exposition of the algorithms, we assume \(N\) to be divisible by \(p\).

### 6.1 PFFTTG-H: Using Horizontal Decomposition of Signal Matrix \(M\)

The parallel 2D-FFT algorithm, PFFTTG-H, consists of four steps:

**Step 1. 1D-FFTs on rows:** Threadgroup \(P_i\) executes sequential 1D-FFTs on rows \((i - 1) \times \frac{N}{p} + 1, \ldots, i \times \frac{N}{p}\).

**Step 2. Matrix Transposition:** Transpose the matrix \(M\).

**Step 3. 1D-FFTs on rows:** Threadgroup \(P_i\) executes sequential 1D-FFTs on rows \((i - 1) \times \frac{N}{p} + 1, \ldots, i \times \frac{N}{p}\).

**Step 4. Matrix Transposition:** Transpose the matrix \(M\).

The computational complexity of Steps 1 and 3 is \(\Theta\left(\frac{N^2}{p} \log_2 N\right)\). The computational complexity of Steps 2 and 4 is \(\Theta\left(\frac{N^2}{p}\right)\). Therefore, the total computational complexity of PFFTTG-H is \(\Theta\left(\frac{N^2}{p} \log_2 N\right)\).

The algorithm is illustrated in the Figure 4.

### 6.2 PFFTTG-V: Using Vertical Decomposition of Signal Matrix \(M\)

The parallel 2D-FFT algorithm, PFFTTG-V, consists of four steps:

**Step 1. 1D-FFTs on columns:** Threadgroup \(P_i\) executes sequential 1D-FFTs on columns \((i - 1) \times \frac{N}{p} + 1, \ldots, i \times \frac{N}{p}\).

**Step 2. Matrix Transposition:** Transpose the matrix \(M\).

**Step 3. 1D-FFTs on columns:** Threadgroup \(P_i\) executes sequential 1D-FFTs on columns \((i - 1) \times \frac{N}{p} + 1, \ldots, i \times \frac{N}{p}\).

**Step 4. Matrix Transposition:** Transpose the matrix \(M\).

The computational complexity of Steps 1 and 3 is \(\Theta\left(\frac{N^2}{p} \log_2 N\right)\). The computational complexity of Steps 2 and 4 is \(\Theta\left(\frac{N^2}{p}\right)\). Therefore, the total computational complexity of PFFTTG-V is \(\Theta\left(\frac{N^2}{p} \log_2 N\right)\).

The algorithm is illustrated in the Figure 4.

### 6.3 Implementation of PFFTTG-H Based on FFTW

Figure 5 illustrates the FFTW implementation of PFFTTG-H. The shared memory implementations of other PFFTTG algorithms based on Intel MKL and FFTW are described in the supplemental.

The inputs to an implementation are: a) Signal matrix \(M\) of size \(N \times N\); b) The number of threadgroups, \(p\), \(\{P_1, \ldots, P_p\}\); c) The number of threads in each threadgroup represented by \(t\).

The output is the transformed signal matrix \(M\) (considering that we are performing in-place FFT).

Lines 17-18 show the initialization of FFTW multithreaded runtime. Lines 19-25 show the creation of \(p\) FFT plans, each plan executed by a threadgroup of \(t\) threads. Lines 1-11 illustrate the creation of a plan using \(\text{fftw\_dft\_plan}\) many routine. Lines 26-39 show the execution and destruction of the plans (1D-FFTs on rows) by the threadgroups. This is followed by transpose of the signal matrix (Line 40). Lines 41-46 contain the creation of \(p\) FFT plans (1D-FFTs on rows) followed by their execution by the threadgroups. Finally, the signal matrix is transposed again (Line 61). The FFTW runtime is then destroyed (Line 62).

The implementations based on Intel MKL differ from those employing FFTW. In FFTW, only plan execution (\(\text{fftw\_plan\_many\_dft}\)) and plan destruction (\(\text{fftw\_destroy\_plan}\)) are thread-safe and can be called in an OpenMP parallel region.

### 7 Experimental Results and Discussion

In this section, we present our experimental results for matrix-matrix multiplication (PMGMT) and 2D fast Fourier transform (PFFTTG) employing our solution method.

To make sure the experimental results are reliable, we follow a statistical methodology described in the supplemental. Briefly, for every data point in the functions, the automation software executes the application repeatedly until the sample mean lies in the 95\% confidence interval and a precision of 0.025 (2.5\%) has been achieved. For this purpose, Student’s t-test is used assuming that the individual observations are independent and their
population follows the normal distribution. The validity of these assumptions is verified by plotting the distributions of observations and using Pearson’s Test. The speed/time/energy values shown in the graphical plots are the sample means.

Four multicore CPUs shown in the Table 4 and described earlier are used in the experiments. Three platforms \{S1, S2, S4\} have a power meter installed between their input power sockets and the wall A/C outlets. S1 and S2 are connected with a Watts Up Pro power meter; S4 is connected with a Yokogawa WT310 power meter. S3 is not equipped with a power meter and therefore is not employed in the experiments for single-objective optimization for energy and bi-objective optimization for performance and energy.

The power meter provides the total power consumption of the server. It has a data cable connected to one USB port of the server. A script written in Perl collects the data from the power meter using the serial USB interface. The execution of the script is non-intrusive and consumes insignificant power. WattsUp Pro power meters are periodically calibrated using the ANSI C12.20 revenue-grade power meter, Yokogawa WT310. The maximum sampling speed of WattsUp Pro power meters is one sample every second. The accuracy specified in the data-sheets is $\pm3\%$. The minimum measurable power is 0.5 watts. The accuracy at 0.5 watts is $\pm0.3$ watts. The accuracy of Yokogawa WT310 is 0.1% and the sampling rate is 100k samples per second.

HCLWattsUp API \[50\] is used to gather the readings from the power meter to determine the dynamic energy consumption during the execution of PMMTG and PFFFTNG applications. HCLWattsUp has no extra overhead and therefore does not influence the energy consumption of the application execution.

Fans are significant contributors to energy consumption. On our platform, fans are controlled in two zones: a) zone 0: CPU or System fans, b) zone 1: Peripheral zone fans. There are 4 levels to control the speed of fans:

- **Standard**: BMC control of both fan zones, with CPU zone based on CPU temp (target speed 50%) and Peripheral zone based on PCH temp (target speed 50%)
- **Optimal**: BMC control of the CPU zone (target speed 30%), with Peripheral zone fixed at low speed (fixed 30%)
- **Heavy IO**: BMC control of CPU zone (target speed 50%), Peripheral zone fixed at 75%
- **Full**: all fans running at 100%

To rule out the contribution of fans in dynamic energy consumption, we set the fans at full speed before executing the applications. When set at full speed, the fans run constantly at $\sim13400$ rpm until they are set to a different speed level. In this way, energy consumption due to fans is included only in the static power consumption of the platform. The temperature of our platform and consumption due to fans is included only in the static power consumption of the platform. The temperature of our platform and consumption due to fans is included only in the static power consumption of the platform. The temperature of our platform and consumption due to fans is included only in the static power consumption of the platform.

7.1 Parallel Matrix-Matrix Multiplication Using OpenBLAS DGEMM and Intel MKL DGEMM

7.1.1 Performance Optimization on a Single Socket Multicore CPU

Figure 7 shows the execution times of PMMTG using OpenBLAS DGEMM for different threadgroup combinations on a single-socket CPU (S1). The base version corresponds to the application configuration employing one threadgroup with optimal number of threads, which is 44 threads. The best combination is \((g,t)=(22,1)\) for all the three workload sizes. It outperforms the base combination by 20% for \(N=29696\) and \(N=35328\), and about 11% for \(N=30720\). Furthermore, the average performance improvement over the base combination for 41 tested workload sizes in the range, 5120 $\leq N \leq 36000$, is 7%. The starting problem size of 5120 is chosen to ensure that the workload size exceeds the last level cache.

Figure 8 shows the execution times of PMMTG using Intel MKL DGEMM. The best combinations \((g,t)\) are \{(4,11), (22,1)\} for all the three workload sizes. They outperform the base combination by 6%. The average performance improvement over the base combination for 21 tested workload sizes in the range, 5120 $\leq N \leq 36000$, is 5%.

7.1.2 Performance Optimization on a Dual-socket Multicore CPU

Figure 7.1.2 shows the comparison between base and best combinations for OpenBLAS DGEMM and Intel MKL DGEMM on S3. The base version corresponds to application configuration employing one threadgroup with optimal number of threads.

Unlike the base version, the best combinations for OpenBLAS DGEMM and Intel MKL DGEMM do not have any performance variations (drops). The best combination for Intel MKL DGEMM is 18 threadgroups with 2 threads each. It outperforms the base version by 8% on the average and the next best combination, 12 threadgroups with 2 threads each, by 2.5%. Our solution...
method removed noticeable drops in performance for workload sizes 16384, 20480, and 24576, with performance improvements of 36.5%, 14.5% and 21.5%.

7.1.3 Energy Optimization on a Single Socket Multicore CPU

Figure 10 shows the dynamic energy consumptions for PMMTG using OpenBLAS DGEMM of different threadgroup combinations on a single-socket CPU (S1). The base version corresponds to application configuration employing one threadgroup with optimal number of threads, which is 44 threads. The best combination for sizes $N=29696$ and $N=30720$ is $(g,t)=(22,1)$. It outperforms the base combination by 20%. The best combination for $N = 35328$ is $(g,t)=(1,22)$, which outperforms the base combination by 23%. Furthermore, the average improvement (or energy savings) over the base combination for 41 tested workload sizes in the range, $5120 \leq N \leq 35000$, is 8%.

Figure 11 shows the dynamic energy consumptions for PMMTG using Intel MKL DGEMM. There are three best combinations for each problem size, $(g,t)\in\{(11,4),(22,2),(44,1)\}$. They outperform the base combination by 35%. Furthermore, the average improvement over the base combination for 21 tested workload sizes in the range, $5120 \leq N \leq 35000$, is 35.7%.

7.1.4 Energy Optimization on a Dual-socket Multicore CPU

Figure 12 show the results for PMMTG based on OpenBLAS DGEMM on S2 with three different workload sizes. There are four best combinations minimizing the dynamic energy consumption for workload size $16384$, $(g,t)\in\{(2,24),(3,16),(6,8),(24,2)\}$. The energy savings for these combinations compared with the best base combination, $(g,t)=(1,24)$, is around 21%. For the workload sizes 17408 and 18432, the best combinations are $(12,4)$ and $(4,12)$. The energy savings in comparison with the best base combination, $(g,t)=(1,24)$, for 17408 and $(g,t)=(1,44)$ for 18432, are 15% and 18%. Furthermore, the average improvement over the best base combination for 19 tested workload sizes in the range, $5120 \leq N \leq 35000$, is 10%.

Figure 13 show the results for PMMTG based on Intel MKL DGEMM on S2. The best combination minimizing the dynamic energy consumption for workload size 28672 involves 12 threadgroups with 2 threads each. The energy savings for this combination compared with the best base combination, $(1,24)$, is 10.5%. For the workload sizes 30720 and 31616, the best combinations are $(12,4)$ and $(12,2)$. The energy savings in comparison with the best base combination are 4% and 7%. Furthermore, the average improvement over the best base combination for 19 tested workload sizes in the range, $5120 \leq N \leq 35000$, is 13%.
In this section, we use 2D fast Fourier transform routines from two packages, FFTW-3.3.7 and Intel MKL. The packages are installed with multithreading, SSE/SSE2, AVX2, and FMA (fused multiply-add) optimizations enabled. For Intel MKL FFT, no special environment variables are used. Three planner flags, {FFTW_ESTIMATE, FFTW_MEASURE, FFTW_PATIENT}, were tested. The execution times for the flags {FFTW_MEASURE, FFTW_PATIENT} are high compared to those for FFTW_ESTIMATE. The long execution times are due to the lengthy times to create the plans because FFTW_MEASURE tries to find an optimized plan by computing many FFTs whereas FFTW_PATIENT considers a wider range of algorithms to find a more optimal plan.

### 7.2.1 Performance Optimization on a Single Socket Multicore CPU

Figure 13 shows the results for PFFTTG employing FFTW on a single-socket CPU (S1). The best combination, \((g, t)=(4,11)\), is the same for workload sizes, \(N=31936\) and \(N=32704\). The improvements over the base combination, \((g, t)=(1,44)\), are 55% and 57%. For matrix dimension, \(N=35648\), the base combination is the best and outperforms the next best combination, \((g, t)=(2,22)\), by 5%.

Figure 14 shows the results for PFFTTG employing Intel MKL FFT. There are three best combinations, \((g, t)=(2,22),(2,11),(4,11)\), for all the three workload sizes, where performances differ from each other by less than 5%. Their improvement over the base combination, \((g, t)=(1,44)\), for \(N=18432\) is 8%. For workload sizes, \(N=30720\) and \(N=31616\), the performance improvements are 25% and 26%. Furthermore, the average performance improvement over the best base combination for 23 tested workload sizes in the range, \(5120 \leq N \leq 37000\), is 27%.

### 7.2.2 Performance Optimization on Dual-socket Multicore CPUs

All results in this section are represented by a 3D surface represented by axes for performance or energy, number of threadgroups \(g\) and the number of threads in each threadgroup, \(t\). The location of the minimum in the surface is shown by the red dot.

Figure 16a shows the results of PFFTTG using FFTW3.3.7 on S4 for matrix dimension \(N=30976\). The area with minimum execution time is located in the figure in the region containing \{4,7,8\} threadgroups with 10 threads in each group. The minimum is achieved for the combination \((g, t)=(7,10)\) with the execution time of 8 seconds. The speedup is around 100% in comparison with the best combination of threads for one group \((g, t)=(1,72)\), which is the best combination for one group.

Figure 16b presents the results of PFFTTG using FFTW3.3.7 on S3 for the matrix dimension \(N=17728\). The minimum is centred around number of threadsgroups equal to \{4,7,8\}. The minimum is achieved for the combination, \((g, t)=(4,16)\). The performance improvement is 80% in comparison with \((g, t)=(1,72)\), which is the best combination for one group.

### 7.2.3 Energy Optimization on a Single Socket Multicore CPU

Figure 17 shows the dynamic energy comparison for PFFTTG employing FFTW between base and best combinations for workload sizes, 31936, 32704, and 35648 on a single-socket CPU (S1). The best combination \((g, t)=(4,11)\) is the same for workload sizes, 31936 and 32704. The reductions in dynamic energy consumption in comparison with the base combination, \((g, t)=(1,44)\), are 41% and 65%. For workload size 35648, the base combination is the best and outperforms the next best combination \((g, t)=(2,22)\) by 5%. For Intel MKL FFT, the base combination, \((g,t)=(1,44)\), is the best.
7.2.4 Energy Optimization on a Dual-socket Multicore CPU

Figures 18a, 18b show the results for PFFTTG employing FFTW on S4 for matrix sizes equal to N=30464 and N=32192. The minimum for dynamic energy is located in \{4,7,8\} threadgroups with 14 threads in each threadgroup for workload size (N=32192) and 12 threads in each threadgroup for workload size 30464. The minimum for the workload size 30464 is achieved for the combination, \((g,t)=(8,12)\). The dynamic energy consumption for this combination is 661 Joules. The energy saving is around 30% in comparison with the best combination of threads for one group \((g,t)=(1,45)\) whose dynamic energy consumption is 918 Joules. The minimum for the workload size (N=32192) is achieved for the combination, \((g,t)=(4,14)\). The saving is around 35% in comparison with \((g,t)=(4,14)\) where dynamic energy is 2197 Joules.

7.3 Bi-Objective Optimization for Performance and Dynamic Energy

7.3.1 Single Socket Multicore CPU

Figure 19a shows the globally Pareto-optimal front for PMMTG employing Intel MKL DGEMM on S1 for workload size 32768.

Optimizing for dynamic energy consumption alone degrades performance by 27%, and optimizing for performance alone increases dynamic energy consumption by 30%. The average and maximum sizes of the Pareto-optimal fronts for Intel MKL DGEMM are \((2.3,3)\).
Fig. 19. (a). Pareto-optimal front of Intel MKL DGEMM PMMTG application on S1 for workload size N=32768. (b). Pareto-optimal front of Intel MKL FFT PFFTTG on S1 for workload size N=31744.

Figure 19b shows the globally Pareto-optimal front for PFFTTG based on Intel MKL FFT on S1 for workload size 31744. There are two globally Pareto-optimal solutions. Optimizing for dynamic energy consumption alone degrades performance by around 31%, and optimizing for performance alone increases dynamic energy consumption by 87%. The average and maximum sizes of the Pareto-optimal fronts for Intel MKL FFT are (2.6, 3).

No bi-objective trade-offs were observed for FFTW and OpenBLAS applications. We will investigate two lines of research in our future work. One is the influence of workload distribution; the other is the absence of bi-objective trade-offs for open-source packages such as FFTW and OpenBLAS using a dynamic energy predictive model.

7.3.2 Dual-socket Multicore CPUs

In this section, we will focus on bi-objective optimization on dual-socket CPUs, S2 and S4.

Figures 20a shows the globally Pareto-optimal fronts for PFFTTG FFTW on S4 for workload size, N=30464. The maximum number of globally Pareto-optimal solutions is 11. The optimization for dynamic energy consumption alone degrades performance by 49%, and optimizing for performance alone increases dynamic energy consumption by 35%.

Figure 21b shows the globally Pareto-optimal front for PMMTG employing Intel MKL DGEMM on S2 for workload size, N=17408. There are six globally Pareto-optimal solutions. Optimizing for dynamic energy consumption alone degrades performance by around 5%, and optimizing for performance alone increases dynamic energy consumption by 20%. The average and maximum sizes of the Pareto-optimal fronts are 2.4 and 5.

The execution time of building the four dimensional discrete graph with performance and dynamic energy as two objectives and the two decision variables can be cost-prohibitive for its employment in dynamic schedulers and self-adaptable data-parallel applications. We will explore approaches to reduce this time in our future work.

7.4 Analysis Using Performance and Dynamic Energy Models

In this section, we propose a qualitative dynamic energy model employing performance monitoring counters (PMCs) as parameters. The model reveals the cause behind the energy nonpropor-
Fig. 21. (a). Pareto-optimal front of Intel MKL DGEMM PMMTG application on S2 for workload size, N=17408. (b). Pareto-optimal front of OpenBLAS DGEMM PMMTG application on S2 for workload size, N=17408.

PMCs are special-purpose registers provided in modern microprocessors to store the counts of software and hardware activities. The acronym PMCs is used to refer to software events, which are pure kernel-level counters such as page-faults, context-switches, etc. as well as micro-architectural events originating from the processor and its performance monitoring unit called the hardware events such as cache-misses, branch-instructions, etc. Software energy predictive models based on PMCs is one of the leading methods of measurement of energy consumption of an application [51].

The experimental platform S2 and the application OpenBLAS-DGEMM is employed for the analysis. Likwid tool [52] is used to obtain the PMCs. On this platform, it offers 164 PMCs, which are divided into 28 groups (L2CACHE, L3CACHE, NUMA, etc.). The groups are listed in the supplemental. All the PMCs for each workload size executed using different application configurations, (#threadsgroups (g), #threads per group (t)) are collected. Each PMC value is the average for all the 24 physical cores. We analyzed the data to identify the major performance groups, which are highly correlated with the dynamic energy consumption. The highest correlation is contained in the data provided by TLB_DATA performance group. This group provides data activity, such as load miss rate, store miss rate and walk page duration, in L1 data translation lookaside buffer (dTLB), a small specialized cache of recent page address translations. If a dTLB miss occurs, the OS goes through the page tables. If there is a miss from the page walk, a page fault occurs resulting in the OS retrieving the corresponding page from memory. The duration of the page walk has the highest positive correlation with dynamic energy consumption based on our experiments.

Non-negative multivariate regression is employed to construct our model of dynamic energy consumption based on the PMC data from dTLB. The model is shown below:

\[ E_{\text{dynamic}} = \beta_1 \times T + \beta_2 \times L + \beta_3 \times S \] (1)

where \( \beta_1 \) is the average CPU utilization, \( \beta_2 \) and \( \beta_3 \) are the regression coefficients for the PMC data. \( T \) is the execution time of the application, \( L \) is the time of page walk caused by load miss and \( S \) is the time of page walk caused by store miss in dTLB. The coefficients of the model ( \( \{ \beta_1, \beta_2, \beta_3 \} \) ) are forced to be non-negative to avoid erroneous cases where large values for them gives rise to negative dynamic energy consumption prediction violating the fundamental energy conservation law of computing.

To test this model, we use two workload sizes 16384 and 17408. The PMC data that is obtained for these sizes and that is used to train the model is shown in the tables 2 and 3. The rows of the tables are sorted in increasing order of time. The blue colour in the tables shows the rows that are in the Pareto-optimal front. The time of page walk (last two columns, 4 and 5) is measured in cycles. As can be seen from the tables, the dynamic energy decreases as the number of cycles decreases. There is however a trade-off between the execution time of application and the page walk time. For a Pareto-optimal solution, a long
Two dynamic energy models for the workload sizes 16384 (Table 2) and 17408 (Table 3) were constructed. The coefficients for the workload size 16384 are \( \beta_1 = 253.680, \beta_2 = 39.536, \beta_3 = 13.647 \). The coefficients for the workload size 17408 are \( \beta_1 = 137.953, \beta_2 = 12.564, \beta_3 = 3.835 \). We then predict the dynamic energy consumption using the model and compare with the dynamic energy measured using HCLWattsUp. The Figures 22a and 22b illustrate the comparison. The x axis represents the number of a row in the Tables 2, 3. The modeled dynamic energy demonstrates the same trend as the measured dynamic energy using HCLWattsUp.

TLB activity has been the focus of research in [53], [54], [55], where the authors state that the address translation using the TLB consumes as much as 16% of the chip power on some processors. The authors propose different strategies to improve the reuse of TLB caches. Our solution method employing threadgroups (or grouping using multithreaded kernels) allows to fill the page tables more evenly and reduce the duration of page walk resulting in less dynamic energy consumption.

To summarize, our proposed dynamic model based on parameters reflecting TLB activity (the duration of page walk) shows that the energy nonproportionality on our experimental platforms for the data-parallel applications is due to the activity of the data translation lookaside buffer (dTLB), which is disproportionately energy expensive. This finding may encourage the chip design architects to investigate and remove the nonproportionality in these platforms. There may be other causes behind the lack of energy proportionality as the range of applications and platforms is broadened that we would explore in our future research.

8 CONCLUSION

Energy proportionality is the key design goal followed by architects of modern multicore CPUs. One of its implications is that optimization of an application for performance will also optimize it for energy. However, due to the inherent complexities of resource contention for shared on-chip resources, NUMA, and dynamic power management in multicore CPUs, state-of-the-art application-level optimization methods for performance and energy [3], [4], [5], [21], demonstrate that the functional relationships between performance and workload size and between dynamic energy and workload size for real-life data-parallel applications have complex (non-linear) properties and show that workload distribution has become an important decision variable.

This motivated us to explore in-depth the influence of three-dimensional decision variable space on bi-objective optimization of applications for performance and energy on multicore CPUs.

The three decision variables are: a). The number of identical multithreaded kernels (threadgroups) involved in the parallel execution of an application; b). The number of threads in each threadgroup; and c). The workload distribution between the threadgroups. We focused exclusively on the first two decision variables in this work.

By experimenting with these decision variables, we discovered that energy proportionality does not hold true for modern multicore CPUs. Based on this finding, we proposed the first application-level optimization method for bi-objective optimization of multithreaded data-parallel applications for performance and energy on a single multicore CPU. The method uses two decision variables, the number of identical multithreaded kernels (threadgroups) and the number of threads in each threadgroup. A given workload is partitioned equally between the threadgroups.

We demonstrated our method using four highly optimized multithreaded data-parallel applications, 2D fast Fourier transform based on FFTW and Intel MKL, and dense matrix-matrix multiplication written using Openblas DGEMM and Intel MKL.
on four modern multicore CPUs one of which is a single socket multicore CPU and the other three dual-socket with increasing number of physical cores per socket. We showed in particular that optimizing for performance alone results in significant increase in dynamic energy consumption whereas optimizing for dynamic energy alone results in considerable performance degradation and that our method determined good number of globally Pareto-optimal solutions.

Finally, we proposed a qualitative dynamic energy model employing performance monitoring counters (PMCs) as parameters, which we used to explain the Pareto-optimal solutions determined for modern multicore CPUs. The model showed that the energy nonproportionality on our experimental platforms for the two data-parallel applications is caused by disproportionately high energy consumption by the data translation lookaside buffer (dTLB) activity.

**ACKNOWLEDGMENTS**

This publication has emanated from research conducted with the financial support of Science Foundation Ireland (SFI) under Grant Number 14/IA/2474. We thank Roman Wyrzykowski and Łukasz Szustak for allowing us to use their Intel servers, HCLServer03 and HCLServer04.

## 9 Supplementary Material

### 9.1 Rationale Behind Using Dynamic Energy Consumption Instead of Total Energy Consumption

There are two types of energy consumptions, static energy, and dynamic energy. We define the static energy consumption as the energy consumption of the platform without the given application execution. Dynamic energy consumption is calculated by subtracting this static energy consumption from the total energy consumption of the platform during the given application execution. The static energy consumption is calculated by multiplying the idle power of the platform (without application execution) with the execution time of the application. That is, if $P_S$ is the static power consumption of the platform, $E_T$ is the total energy consumption of the platform during the execution of an application, which takes $T_E$ seconds, then the dynamic energy $E_D$ can be calculated as:

$$E_D = E_T - (P_S \times T_E) \tag{2}$$

We consider only the dynamic energy consumption in our work for reasons below:

1) Static energy consumption is a constant (or a inherent property) of a platform that can not be optimized. It does not depend on the application configuration.

2) Although static energy consumption is a major concern in embedded systems, it is becoming less compared to the dynamic energy consumption due to advancements in hardware architecture design in HPC systems.

3) We target applications and platforms where dynamic energy consumption is the dominating energy dissipator.

4) Finally, we believe its inclusion can underestimate the true worth of an optimization technique that minimizes the dynamic energy consumption. We elucidate using two examples from published results.

- In our first example, consider a model that reports predicted and measured total energy consumption of a system to be 16500J and 18000J. It would report the prediction error to be 8.3%. If it is known that the static energy consumption of the system is 9000J, then the actual prediction error (based on dynamic energy consumptions only) would be 16.6% instead.

- In our second example, consider two different energy prediction models ($M_A$ and $M_B$) with same prediction errors of 5% for an application execution on two different machines ($A$ and $B$) with same total energy consumption of 10000J. One would consider both the models to be equally accurate. But supposing it is known that the dynamic energy proportions for the machines are 30% and 60%. Now, the true prediction errors (using dynamic energy consumptions only) for the models would be 16.6% and 8.3%. Therefore, the second model $M_B$ should be considered more accurate than the first.

### 9.2 Shared Memory Implementations of PMMTG Algorithms

The shared memory implementations of PMMTG algorithms using Intel MKL and OpenBLAS are described here. The inputs to an implementation are: a). Matrices $A$, $B$, and $C$ of sizes $N \times N$; b). Constants $\alpha$ and $\beta$; c). The number of abstract processors (groups), $\{P_1, \cdots, P_p\}$; d). The number of threads in each abstract processor (group) represented by $t$. The output matrix, $C$, contains the matrix product. Each abstract processor is a group of $t$ threads.

The implementations using Intel MKL differ from those using OpenBLAS. In Intel MKL, the matrix-matrix computation specific to a partition is computed using an OpenMP parallel region with $t$ threads whereas the same is computed in OpenBLAS using a pthread.

#### 9.2.1 Intel MKL implementation of PMMTG-V

Figure 23 shows the implementation of PMMTG-V using Intel MKL.

#### 9.2.2 OpenBLAS implementation of PMMTG-V

Figure 24 shows the implementation of PMMTG-V using OpenBLAS.

#### 9.2.3 Intel MKL implementation of PMMTG-S

Figure 25 shows the implementation of PMMTG-S using Intel MKL.

#### 9.2.4 OpenBLAS implementation of PMMTG-S

Figure 26 shows the implementation of PMMTG-S using OpenBLAS.

#### 9.2.5 Intel MKL implementation of PMMTG-H

Figure 27 shows the implementation of PMMTG-H using Intel MKL.

### 9.3 Shared Memory Implementations of PFFT Algorithms

The inputs to an implementation are: a). Signal matrix $M$ of size $N \times N$; b). The number of abstract processors (groups) $p$, $\{P_1, \cdots, P_p\}$; c). The number of threads in each abstract
processor (group) represented by $t$. The output is the transformed signal matrix $M$ (considering that we are performing in-place FFT). Each abstract processor is a group of $t$ threads.

The implementations using Intel MKL differ from those using FFTW. In FFTW, only plan execution (fftw_plan_many_dft) and plan destruction (fftw_destroy_plan) are thread-safe and called be called in an OpenMP parallel region.

### 9.3.1 Intel MKL implementation of PFFTTG-H

Figure 28 shows the implementation of PFFTTG-H using Intel MKL.

### 9.4 Transpose Routine Invoked in PFFT Algorithms

The routine, hcl_transpose_block, shown in the Figure 29 performs in-place transpose of a complex 2D square matrix of size $n \times n$. We use a block size of 64 in our experiments as it is found to be optimal.

### 9.5 Application Programming Interface (API) for Measurements Using External Power Meter Interfaces (HCLWattsUp)

HCLServer01, HCLServer02 and HCLServer03 have a dedicated power meter installed between their input power sockets and wall A/C outlets. The power meter captures the total power consumption of the node. It has a data cable connected to the USB port of the node. A perl script collects the data from the power meter using the serial USB interface. The execution of this script is non-intrusive and consumes insignificant power.

We use HCLWattsUp API function, which gathers the readings from the power meters to determine the average power and energy consumption during the execution of an application on a given
platform. HCLWattsUp API can provide following four types of measures during the execution of an application:

- **TIME**—The execution time (seconds).
- **DPOWER**—The average dynamic power (watts).
- **TENERGY**—The total energy consumption (joules).
- **DENERGY**—The dynamic energy consumption (joules).

We confirm that the overhead due to the API is very minimal and does not have any noticeable influence on the main measurements. It is important to note that the power meter readings are only processed if the measure is not hcl::TIME. Therefore, for each measurement, we have two runs. One run for measuring the execution time. And the other for energy consumption. The following example illustrates the use of statistical methods to measure the dynamic energy consumption during the execution of an application.

The API is confined in the hcl namespace. Lines 10–12 construct the Wattsup object. The inputs to the constructor are...
Fig. 27. Intel MKL implementation of PMMTG-H employing \( p \) abstract processors of \( t \) threads each.

the paths to the scripts and their arguments that read the USB serial devices containing the readings of the power meters.

The principal method of \texttt{Wattsup} class is \texttt{execute}. The inputs to this method are the type of measure, the path to the executable \texttt{executablePath}, the arguments to the executable \texttt{executableArgs} and the statistical thresholds \((p, n)\) The outputs are the achieved statistical confidence \texttt{pOut}, the estimators, the sample mean \texttt{(sampleMean)} and the standard deviation \texttt{(sd)} calculated during the execution of the executable.

The \texttt{execute} method repeatedly invokes the executable until one of the following conditions is satisfied:

- The maximum number of repetitions specified in \texttt{maxRepeats} is exceeded.
- The sample mean is within \texttt{maxStdError} percent of the confidence interval \( cl \). The confidence interval of the mean is estimated using Student’s \( t \)-distribution.
- The maximum allowed time \texttt{maxElapsedTime} specified in seconds has elapsed.

If any one of the conditions are not satisfied, then a return code of 0 is output suggesting that statistical confidence has not been achieved. If statistical confidence has been achieved, then the number of repetitions performed, time elapsed and the final relative standard error is returned in the output argument \texttt{pOut}. At the same time, the sample mean and standard deviation are returned. For our experiments, we use values of \((1000, 95\%, 2.5\%, 3600)\) for the parameters \texttt{(maxRepeats, cl, maxStdError, maxElapsedTime)} respectively. Since we use Student’s \( t \)-distribution for the calculation of the confidence interval of the mean, we confirm specifically that the observations follow normal distribution by plotting the density of the observations using \texttt{R} tool.

9.6 Experimental Methodology to Determine the Sample Mean

We followed the methodology described below to make sure the experimental results are reliable:
void hcl_transpose_scalar_block (fttw_complex* X1, fttw_complex* X2, const int i, const int j, const int N, const block_size)
{
    int p, q;
    for (p = 0; p < min(N-i, block_size); p++) {
        for (q = 0; q < min(N-j, block_size); q++) {
            int index1 = i*N+j + p*Nq;
            int index2 = j*N+i + q*Np;
            if (index1 > index2)
                continue;
            double tmp = X1[p*Nq][0];
            double tmp = X1[p*Nq][1];
            X1[p*Nq][0] = X1[q*Np][1];
            X1[p*Nq][1] = X1[q*Np][1];
        }
    }
}

void hcl_transpose_block (fttw_complex* X, const int start, const int end, const int n, const unsigned int nt, const int block_size)
{
    int i, j;
    #pragma omp parallel for shared(X) private(i, j)
    num_threads(nt)
    for (i = 0; i < end; i += block_size)
        for (j = 0; j < end; j += block_size)
            hcl_transpose_scalar_block(
                &X[start + i*N + j],
                &X[start + j*N + i],
                i, j, N, block_size);
}

# include <wattsup.hpp>
int main(int argc, char* argv)
{
    std::string pathsToMeters[2] = {
        "/opt/powertools/bin/wattsup1",
        "/opt/powertools/bin/wattsup2"};
    std::string argsToMeters[2] = {
        "-i interval=1",
        "-i interval=1"};
    hcl::Wattsup Wattsup(2, pathsToMeters, argsToMeters);
    hcl::Precision pIn = {
        maxReps, cl, maxElapsedTime, maxStdError}
    hcl::Precision pOut;
    double sampleMean, sd;
    int rc = wattsup.execute(
        hcl::ENERGY, executablePath,
        executableArgs, &pIn, &pOut,
        &sampleMean, &sd);
    if (rc == 0)
        std::cout << "Precision NOT achieved.\n";
    else
        std::cout << "Precision achieved.\n";
    std::cout << "Max repetitions " << pOut.reps_max;
    std::cout << " Elapsed time " << pOut.time_max_rep
    std::cout << " Relative error " << pOut-eps-converted-to.pdf
    std::cout << " Mean energy " << sampleMean;
    std::cout << " Standard Deviation " << sd;
    std::endl;
    exit(EXIT_SUCCESS);
}

Fig. 29. Transpose of square matrix of size \( n \times n \) using blocking.

- The server is fully reserved and dedicated to these experiments during their execution. We also made certain that there are no drastic fluctuations in the load due to abnormal events in the server by monitoring its load continuously for a week using the tool sar. Insignificant variation in the load was observed during this monitoring period suggesting normal and clean behaviour of the server.
- An application during its execution is bound to the physical cores using the numactl tool.
- To obtain a data point, the application is repeatedly executed until the sample mean lies in the 95% confidence interval with precision of 0.025 (2.5%). For this purpose, we use Student’s t-test assuming that the individual observations are independent and their population follows the normal distribution. We verify the validity of these assumptions using Pearson’s chi-squared test. When we mention a single number such as execution time (seconds) or floating-point performance (in MFLOPs or GFLOPs), we imply the sample mean determined using the Student’s t-test.

The function \( \text{MeanUsingTtest} \), shown in Algorithm 1, determines the sample mean for a data point. For each data point, the function repeatedly executes the application \( \text{app} \) until one of the following three conditions is satisfied:

1) The maximum number of repetitions (\( \text{maxReps} \)) is exceeded (Line 3).
2) The sample mean falls in the confidence interval (or the precision of measurement \( \text{eps} \) is achieved) (Lines 13-15).
3) The elapsed time of the repetitions of application execution has exceeded the maximum time allowed (\( \text{maxT} \)) in seconds) (Lines 16-18).

So, for each data point, the function \( \text{MeanUsingTtest} \) returns the sample mean \( \text{mean} \). The function \( \text{Measure} \) measures the execution time using \( \text{gettimeofday} \) function.

- In our experiments, we set the minimum and maximum number of repetitions, \( \text{minReps} \) and \( \text{maxReps} \), to 15 and 100000. The values of \( \text{maxT}, \text{cl} \), and \( \text{eps} \) are 3600, 0.95, and 0.025. If the precision of measurement is not achieved before the completion of maximum number of repeats, we increase the number of repetitions and also the allowed maximum elapsed time. Therefore, we make sure that statistical confidence is achieved for all the data points that we use in our experiments.

9.7 List of PMC groups Provided by Likwid
The list of PMC groups provided by Likwid tool [52] on HCLServer2 (S2) is shown in the Figure 31.
Solution Method 1 Function determining the mean of an experimental run using Student’s t-test.

```plaintext
1: procedure MeanUsingTtest(app, minReps, maxReps,
2:                  maxT, cl, accuracy,
3:                  repsOut, clOut, etimeOut, epsOut, mean)
4: Input:
5: The application to execute, app
6: The minimum number of repetitions, minReps ∈ Z_{>0}
7: The maximum number of repetitions, maxReps ∈ Z_{>0}
8: The maximum time allowed for the application to run, maxT ∈ R_{>0}
9: The required confidence level, cl ∈ R_{>0}
10: The required accuracy, eps ∈ R_{>0}
11: Output:
12: The number of experimental runs actually made, repsOut ∈ Z_{>0}
13: The confidence level achieved, clOut ∈ R_{>0}
14: The accuracy achieved, epsOut ∈ R_{>0}
15: The elapsed time, etimeOut ∈ R_{>0}
16: The mean, mean ∈ R_{>0}
17: 18: while (reps < maxReps) and (etime < maxT) do
19:     st ← measure (TIME)
20:     Execute (app)
21:     et ← measure (TIME)
22:     reps ← reps + 1
23:   time ← etime + et − st
24:   ObjArray[reps] ← et − st
25:   sum ← sum + ObjArray[reps]
26: if reps > minReps then
27:     clOut ← fabs (gsl_cdf_tdist_Pinv (cl, reps − 1))
28:                     × gsl_stats_sd (ObjArray, 1, reps)
29: l sqrt (reps)
30: if clOut × eps < reps then
31:     stop ← 1
32: end if
33: if etime > maxT then
34:     stop ← 1
35: end if
36: end while
37: repsOut ← reps; epsOut ← clOut × eps / sum
38: etimeOut ← etime; mean ← sum / reps
39: end procedure
```

TABLE 4
Specification of the Intel multicore CPU platform, HCLServer2.

| Group name | Description |
|------------|-------------|
| BRANCH     | Branch prediction miss rate/ ratio |
| CACHES     | Cache bandwidth in MBytes/s |
| CBOX       | CBOX related data and metrics |
| CLOCK      | Power and Energy consumption |
| DATA       | Load to store ratio |
| ENERGY     | Power and Energy consumption |
| FALSE_SHARE | False sharing |
| FLOPS_AVX  | Packed AVX MFLOPS |
| HA         | Main memory bandwidth in MBytes/s seen from Home agent |
| ICACHE     | Instruction cache miss rate/ ratio |
| L2         | L2 cache bandwidth in MBytes/s |
| L2CACHE    | L2 cache miss rate/ ratio |
| L3         | L3 cache bandwidth in MBytes/s |
| L3CACHE    | L3 cache miss rate/ ratio |
| MM         | Main memory bandwidth in MBytes/s |
| MMA        | Local and remote memory accesses |
| QPI        | QPI Link Layer data |
| RECOVERY   | Recovery duration |
| SBOX       | Ring Transfer bandwidth |
| TLB_DATA   | L2 data TLB miss rate/ ratio |
| TLB_INTR   | L1 Instruction TLB miss rate/ ratio |
| UOPS       | UOPS execution info |
| UOPS_EXEC  | UOPS execution |
| UOPS_ISSUE | UOPS issuing |
| UOPS_RETIRE| UOPS retirement |
| CYCLE_ACTIVITY | Cycle Activities |

REFERENCES
[1] L. A. Barroso and U. Holzle, “The case for energy-proportional computing,” *Computer*, no. 12, pp. 33–37, 2007.

Fig. 31. List of PMC groups provided by Likwid tool on HCLServer02

[2] R. Sen and D. A. Wood, “Energy-proportional computing: A new definition,” *Computer*, vol. 50, no. 8, pp. 26–33, 2017.

[3] A. Lastovetsky and R. Reddy, “New model-based methods and algorithms for performance and energy optimization of data parallel applications on homogeneous multicore clusters,” *IEEE Transactions on Parallel and Distributed Systems*, vol. 28, no. 4, pp. 1119–1133, April 2017.

[4] R. R. Manamuchu and A. Lastovetsky, “Bi-objective optimization of data-parallel applications on homogeneous multicore clusters for performance and energy,” *IEEE Transactions on Computers*, vol. 67, no. 2, pp. 160–177, 2018.

[5] R. Reddy Manamuchu and A. L. Lastovetsky, “Design of self-adaptable data parallel applications on multicore clusters automatically optimized for performance and energy through load distribution,” *Concurrency and Computation: Practice and Experience*, vol. 0, no. 0, p. e4958.

[6] V. Petrucci, O. Loques, D. Mousse, R. Melhem, N. A. Gazala, and S. Gobriel, “Energy-efficient thread assignment optimization for heterogeneous multicore systems,” *ACM Trans. Embed. Comput. Syst.*, vol. 14, no. 1, Jan. 2015.

[7] Y. G. Kim, M. Kim, and S. W. Chung, “Enhancing energy efficiency of multimedia applications in heterogeneous mobile multi-core processors,” *IEEE Transactions on Computers*, vol. 66, no. 11, pp. 1878–1889, Nov 2017.

[8] W. Wang, P. Mishra, and S. Ranka, “Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems,” in *2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)*, June 2011, pp. 948–953.

[9] G. Chen, K. Huang, J. Huang, and A. Knoll, “Cache partitioning and scheduling for energy optimization of real-time mpsoes,” in *2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors*, June 2013, pp. 35–41.

[10] S. Zharavlev, J. C. Saez, S. Blagodurov, A. Fedorova, and M. Prieto, “Survey of scheduling techniques for addressing shared resources in multicores processors,” *ACM Comput. Surv.*, vol. 45, no. 1, Dec. 2012.

[11] J. Yang, X. Zhou, M. Chrobak, Y. Zhang, and L. Jin, “Dynamic thermal management through task scheduling,” in *ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software*, April 2008, pp. 191–201.

[12] R. Z. Ayoub and T. S. Rosing, “Predict and act: Dynamic thermal management for multi-core processors,” in *Proceedings of the 2009 ACM/IEEE International Symposium on Low Power Electronics and Design*, ser. ISLPED ’09. ACM, 2009, pp. 99–104.

[13] T. Li, D. Baumberger, D. A. Koufaty, and S. Hahn, “Efficient operating system scheduling for performance-asymmetric multi-core architec-
tures,” in SC ’07: Proceedings of the 2007 ACM/IEEE Conference on Supercomputing, Nov 2007, pp. 1–11.

[14] E. Humenay, D. Tarjan, and K. Skadron, “Impact of process variations on multicore performance symmetry,” in 2007 Design, Automation Test in Europe Conference Exhibition, April 2007, pp. 1–6.

[15] Intel® Kernel Library (Intel MKL), “Intel MKL FFT - fast fourier transforms,” 2019. [Online]. Available: https://software.intel.com/en-us/mkl

[16] H. Khaleghzadeh, Z. Zhong, R. Reddy, and A. Lastovskiy, “ZZGem moc: Multi-GPU out-of-core routines for dense matrix multiplication,” 2019. [Online]. Available: https://git.ucd.ie/hcl/zzgemmocc.git

[17] FFTW, “Fastest fourier transform in the west,” 2019. [Online].

[18] Z. Xianyi, “Openblas, an optimized blas library,” 2019. [Online].

[19] S. Zhuravlev, J. C. Saez, S. Blagodurov, A. Fedorova, and M. Prieto, “Addressing shared A. Fedorova, M. Seltzer, and M. D. Smith, “Improving performance optimizations,” in Proceedings of the 10th International Conference on Parallel Architecture and Compilation Techniques, ser. PACT ’07. IEEE Computer Society, 2007, pp. 35–38.

[20] M. Kondo, H. Sasaki, and H. Nakamura, “Improving fairness, throughput and energy-efficiency on a chip multiprocessor using shared resource control cooperating with heterogeneous hpc platforms for performance and energy through workload distribution,” vol. abs/1907.04080, 2019. [Online]. Available: http://arxiv.org/abs/1907.04080

[21] A. Fedorova, S. Blagodurov, and A. Lastovskiy, “Bi-objective optimization of data-parallel applications on heterogeneous multicore processors using load imbalancing parallel computing method,” IEEE Access, vol. 6, pp. 64 202–64 224, 2018.

[22] H. Khaleghzadeh, M. Fahad, A. Shahid, R. Reddy, and A. Lastovskiy, “Addressing shared resource contention in multicore processors via scheduling,” in Proceedings of the Fifteenth Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS XV. ACM, 2010, pp. 129–142.

[23] E. Ebrahimi, R. Mitfakhutdinov, C. Fallin, C. J. Lee, J. A. Joao, O. Mutlu, and Y. N. Patt, “Parallel application memory scheduling,” in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO-44. ACM, 2011, pp. 362–373.

[24] M. K. Jeong, D. H. Yoon, D. Sunwoo, M. Sullivan, I. Lee, and M. Erez, “Balancing dram locality and parallelism in shared memory cmp systems,” in IEEE International Symposium on High-Performance Comp Arch, Feb 2012, pp. 1–12.

[25] Z. Zhuravlev, S. Blagodurov, and A. Fedorova, “Addressing shared resource contention in multicore processors via scheduling,” in Proceedings of the Fifteenth Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS XV. ACM, 2010, pp. 129–142.

[26] E. Ebrahimi, R. Mitfakhutdinov, C. Fallin, C. J. Lee, J. A. Joao, O. Mutlu, and Y. N. Patt, “Parallel application memory scheduling,” in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO-44. ACM, 2011, pp. 362–373.

[27] D. K. Tam, R. Azimi, L. B. Soares, and M. Stumm, “Rapidmem: Approximating 12 miss rate curves on commodity systems for online optimization,” in Proceedings of the 9th Workshop on ACM SIGOPS European Workshop: beyond the PC: new challenges for the operating system. ACM, 2000.

[28] T. Heath, B. Diniz, B. Horizente, E. V. Carrera, and R. Bianchini, “Energy conservation in heterogeneous server clusters,” in 10th ACM SIGPLAN symposium on Principles and practice of parallel programming, ser. PPOPP ’10. ACM, 2010, pp. 147–158.

[29] D. Economou, S. Rivoire, C. Kozyrakis, and P. Ranganathan, “Full-system power analysis and modeling for server environments,” in In Proceedings of Workshop on Modeling, Benchmarking, and Simulation, 2006, pp. 70–77.

[30] X. Fan, W.-D. Weber, and L. A. Barroso, “Power provisioning for a warehouse-sized computer,” in 34th Annual International Symposium on Computer architecture. ACM, 2007, pp. 13–23.

[31] Bertran, M. Gonzalez, X. Martorell, N. Navarro, and E. Ayguade, “Decomposable and responsive power models for multicore processors using performance counters,” in Proceedings of the 24th ACM International Conference on Supercomputing. ACM, 2010, pp. 147–158.

[32] W. Dargie, “A stochastic model for estimating the power consumption of a processor,” IEEE Transactions on Computers, vol. 64, no. 5, 2015.

[33] E. G. Talbi, Metaheuristics: from design to implementation. John Wiley & Sons, 2009, vol. 74.

[34] HCL, “HCLWattsUp: API for power and energy measurements using WattsUp Pro Meter,” 2016. [Online]. Available: http://git.ucd.ie/hcl/hclwattsup

[35] M. Fahad, A. Shahid, R. R. Manumachu, and A. Lastovskiy, “A comparative study of methods for measurement of energy of computing,” Energies, vol. 12, no. 11, 2019. [Online]. Available: https://www.mdpi.com/1996-1073/12/11/2204

[36] J. Treibig, G. Hager, and G. Wellein, “Likwid: A lightweight performance-oriented tool suite for x86 multicore environments,” in 2010 39th International Conference on Parallel Processing Workshops. IEEE, Sep. 2010, pp. 207–216.

[37] I. Kadayif, P. Nath, M. Kandemir, and A. Sivasubramaniam, “Reducing data tlb power via compiler-directed address generation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 312–324, 2007.

[38] V. Karakostas, J. Gandhi, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. Ünsal, “Energy-efficient address translation,” in 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), March 2016, pp. 631–643.

[39] V. Karakostas, J. Gandhi, F. Ayar, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. Únsal, “Redundant memory mappings for fast access to large memories,” in Proceedings of the 42Nd
Annual International Symposium on Computer Architecture, ser. ISCA
'15. ACM, 2015, pp. 66–78.