A Compact Butterfly-Style Silicon Photonic–Electronic Neural Chip for Hardware-Efficient Deep Learning

Chenghao Feng,# Jiaqi Gu,# Hanqing Zhu, Zhoufeng Ying, Zheng Zhao, David Z. Pan,* and Ray T. Chen*

Cite This: https://doi.org/10.1021/acsphotonics.2c01188

ABSTRACT: The optical neural network (ONN) is a promising hardware platform for next-generation neurocomputing due to its high parallelism, low latency, and low energy consumption. Previous ONN architectures are mainly designed for general matrix multiplication (GEMM), leading to unnecessarily large area cost and high control complexity. Here, we move beyond classical GEMM-based ONNs and propose an optical subspace neural network (OSNN) architecture, which trades the universality of weight representation for lower optical component usage, area cost, and energy consumption. We devise a butterfly-style photonic–electronic neural chip to implement our OSNN with up to 7× fewer trainable optical components compared to GEMM-based ONNs. Additionally, a hardware-aware training framework is provided to minimize the required device programming precision, lessen the chip area, and boost the noise robustness. We experimentally demonstrate the utility of our neural chip in practical image recognition tasks, showing that a measured accuracy of 94.16% can be achieved in handwritten digit recognition tasks with 3 bit weight programming precision.

KEYWORDS: optical subspace neural network, butterfly-style photonic–electronic neural chip, hardware-aware training, hardware efficiency, deep learning

1. INTRODUCTION

Deep neural networks (DNNs) have demonstrated superior performance in various intelligence tasks, such as image recognition, decision making, and language translation.1–4 Hardware accelerators capable of performing high-speed, energy-efficient, and parallel multiply–accumulate (MAC) operations are in high demand with the rapidly escalating DNN model size and data volume. However, electronic digital hardware accelerators, including but not limited to graphical processing units (GPUs), field-programmable gate arrays (FPGAs),5 and other digital application-specific integrated circuits (ASICs),5 are inevitably limited by millisecond-level latency, high energy consumption, excessive heat, and high interconnect cost.5,6 In contrast, analog neuromorphic computing represents a paradigm shift in efficient DNN acceleration, significantly increasing parallelism and energy efficiency.9,10

The optical neural network (ONN) is a promising analog artificial intelligence (AI) accelerator that features low latency, wide bandwidth, and high parallelism of light.11–15 Earlier work has presented a range of high-performance integrated photonic neural networks that implement multilayer perceptrons (MLPs)11,16,17 or convolutional neural networks (CNNs).18,19 The fundamental matrix–vector multiplication (MVM) unit is realized using Mach–Zehnder interferometer (MZI) arrays or microring-resonator (MRR) arrays. By tuning the phase shifters in MZIs or the transmission of MRRs, these photonic systems are designed to implement universal linear operations or general matrix multiplication (GEMM) with a relatively high requirement in device control precision. Recent studies show that the construction of DNNs can move beyond conventional GEMM with restricted matrix parameter space, e.g., low-rank NNs20–22 and structured NNs,23–25 which shows not only considerable hardware efficiency improvement but also comparable representability to classical GEMM-based NNs. We refer to such NN architectures as subspace neural networks. The success of such a design concept can be reproduced in ONNs by trading the universality of weight representation for higher hardware efficiency. Several structured ONNs have been proposed to reduce the number of optical components, e.g., the fast-Fourier-transform-based...
In this work, we further explore this subspace NN design concept in the optical domain and experimentally demonstrate a novel butterfly-style photonic−electronic neural chip (BPNC) with superior hardware efficiency and compactness. Additionally, noise-tolerant ONN training currently still lacks an efficient, scalable, and physically evaluated solution. As is the case with other analog computing platforms, ONNs will inevitably encounter performance degradation or even malfunction due to non-ideal factors, e.g., process variations, limited control precision, and dynamic noises. Recently, on-chip training has become an appealing trend toward noise-resilient ONNs. Numerous on-chip training algorithms have been proposed to directly optimize optical devices with in situ noise handling. However, prior ONN on-chip training protocols suffer from algorithmic inefficiency and require costly hardware overhead, e.g., phase detection, high-resolution optical component control, or per-device field monitoring. Therefore, applying them to practical ONN training is still technically challenging.

In this work, we propose an OSNN for next-generation hardware-efficient deep learning. Our proposed OSNN partitions each layer’s weight matrix into smaller \( k \times k \) (\( k = 4, 8 \)) submatrices with restricted parameter space. Our architecture can achieve photonic neural computing with \( \frac{7}{3} \) fewer trainable optical components compared to MZI-based ONN architectures designed for general MVMs, resulting in a \( 3.3 \times \) smaller device footprint and \( 5.5 \times \) lower latency. The number of trainable optical components can be further reduced by \( \sim 70\% \) using structured circuit pruning with negligible (<0.2%) task performance loss. Moreover, an efficient and scalable hardware-aware training framework is experimentally deployed to enable ONN training with high noise robustness and a low control precision requirement. Our

---

**Figure 1.** General architecture of the optical subspace neural network (OSNN). The hardware-aware training framework is shown in (a). The mathematical representation of one layer in our OSNN is shown in (b), where an \( m \times n \) matrix is partitioned to \( \frac{mn}{k^2} \) blocks. The hardware representation of one layer is shown in (c), which consists of \( n \times \frac{n}{k} \) projection units (\( P \) units), \( \frac{n^2}{k^2} \) butterfly-style transform units (\( B \) units), and \( \frac{n^3}{k^3} \) diagonal matrix units (\( \Sigma \) units). The fanout network and the combiner network are used to distribute and combine the optical signals to different optical paths. By setting phase shifters in \( B \) units and \( P \) units, several popular structured ONNs based on (1) fast Fourier transform and inverse fast Fourier transform, (2) Hadamard transform, or (3) other implementable transforms are shown in (d). (e) Schematic of \( 4 \times 4 \) \( B \), \( P \), and \( \Sigma \) units, respectively, which are the building blocks of a four-point OSNN. To train the OSNN, we first perform an on-chip device calibration on our OSNN. The measurement data are learned and modeled in our hardware-aware training flow. Moreover, other factors such as the precision of controlling signals, limited extinction ratio (ER) of input modulators, and other noises are also considered in our training engine to improve the accuracy and robustness of our OSNN.
OSNN is then experimentally demonstrated on a 4×4 BPNC and evaluated by a MNIST handwritten digit classification task\textsuperscript{39} with a measured accuracy of 94.16%. Our performance analysis reveals that our OSNN can achieve a computational density of \( \sim 225 \) tera (10\(^{12}\)) operations per second/mm\(^2\) (TOPS/mm\(^2\)) and energy efficiency of \( \sim 9.5 \) TOPS/W using compact optical devices, e.g., microdisk-based active devices.\textsuperscript{40} Our proposed OSNN architecture and hardware-aware training framework provide a synergistic solution that unleashes the power of optics from a novel co-design perspective and pushes the limits of next-generation efficient AI.

2. OPTICAL SUBSPACE NEURAL NETWORK

The proposed OSNN and its training framework are depicted in Figure 1a. The mathematical representation of one layer in a typical DNN with \( n \) inputs and \( m \) outputs is shown in Figure 1(b), along with its hardware implementation shown in Figure 1(c). Here we partition the \( m \times n \) weight matrix \( W \) into \( m^* \times n^* \) submatrices \( \{ W_{ij} \in \mathbb{C}^{k \times k} | i \in [n^*], j \in [m^*] \} \). The input vector \( x_n \) is encoded as the amplitude of the optical signals and will be partitioned into \( n^* \) segments \( x_{in} = (x_1, x_{2n}, \ldots, x_{mn}) \). Thus, the MVM operation can be expressed using the block matrix multiplication formula as follows,

\[
x_{out} = WX_{in} = \begin{bmatrix}
    \sum_{j=1}^{n^*} W_{1j}x_{in} \\
    \sum_{j=1}^{n^*} W_{2j}x_{in} \\
        \vdots \\
    \sum_{j=1}^{n^*} W_{m^*j}x_{in}
\end{bmatrix}
\]

Each submatrix \( W_{ij} \) can be decomposed as \( W_{ij} = B\Sigma_{ij}P \), where \( B \) and \( P \) are both \( k \times k \) unitary matrices shown in Figure 1d, and \( \Sigma_{ij} \) is a \( k \times k \) diagonal matrix. Here, we use two butterfly-style programmable photonic integrated circuits (PICs), namely, a butterfly-style transform unit (\( B \) unit) and a projection unit (\( P \) unit), to implement the unitary matrices \( B \) and \( P \) using phase shifters, directional couplers, and waveguide crossings, while the diagonal matrix unit (\( \Sigma \) unit) is composed with a column of modulators. Figure 1e shows the photonic circuit structure of these matrix units when \( k = 4 \). Compared to previous work with similar butterfly-style circuit topology, which uses MZI modulators as building blocks,\textsuperscript{41,42} our BPNC uses more basic components as building blocks such as directional couplers and phase shifters. As a result, we save \( \sim 50\% \) number of optical components compared to previous work.

One of the key advantages of our OSNN is that the chip footprint and the total number of trainable optical devices are considerably smaller than previous GEMM-based MZI-ONN. Specifically, while an \( k \times k \) MZI array consumes \( O(k^3) \) MZIs, our \( B \) and \( P \) units only use \( O(k\log_kk) \) MZIs and \( k^2 \) phase shifters. Moreover, instead of having all devices to be trainable, only the \( \Sigma_{ij} \) units need to be trained. The \( B \) and \( P \) units will not be modified throughout the training, and mapping processes after their desired states are accomplished by tuning the phase shifters in them. As a result, the total number of trainable optical devices is \( \frac{mn}{k} \) in an \( n \)-input, \( m \)-output layer, significantly reducing the weight loading cost and reprogramming complexity.

Based on the statistical evaluation,\textsuperscript{43} our butterfly-style \( B\Sigma P \) block demonstrates good flexibility and matrix expressivity by only using \( 1/k \) total trainable components compared to MZI arrays (details in the Supporting Information). The \( B \) and \( P \) units in OSNN can flexibly support a wide range of unitary transforms. For instance, when \( k = 4 \), our butterfly unit \( B \) itself can express 80.2\% arbitrary unitary matrices and the \( B\Sigma P \) block can realize 64.4\% fidelity in expressing general matrices (see Figure S3). As depicted in Figure 1d, several commonly used structured matrices can be realized by configuring the phase shifters in \( B \) and \( P \) units. For example, a block-circulant matrix can be realized (Figure 1d1) when the \( P \) unit performs optical FFT, while the \( B \) unit performs optical inverse FFT (IFFT).\textsuperscript{43} Furthermore, our \( B \) and \( P \) units can realize Hadamard transformation (HT), which is a popular choice to construct efficient DNNs.\textsuperscript{44} Detailed proofs can be found in the Supporting Information. Figure 1d2 shows the matrix pattern when both \( B \) and \( P \) units implement HT. The superior versatility and expressivity of our \( B\Sigma P \) units guarantee that our OSNN can have enough learning capability.

Another essential property of our OSNN is that different \( \Sigma_{ij} \) units can share the \( B \) and \( P \) units, leading to significant chip area reduction. Since all \( W_{ij} \) are constructed by the same \( B \), \( P \) transforms, \( B \) and \( P \) units can be reused in the optical domain. Here, we rewrite eq 1 with matrix multiplication’s distributive and associative properties:

\[
x_{out} = WX_{in} = \left( \begin{bmatrix} 
    \sum_{j=1}^{n^*} B_{1j} \Sigma_{1j} P_j \\
    \sum_{j=1}^{n^*} B_{2j} \Sigma_{2j} P_j \\
        \vdots \\
    \sum_{j=1}^{n^*} B_{m^*j} \Sigma_{m^*j} P_j
\end{bmatrix} \right) x_{in} = \left( \begin{bmatrix} 
    B^{1T}_1 \Sigma_1 P_j \\
    B^{1T}_2 \Sigma_2 P_j \\
        \vdots \\
    B^{1T}_{m^*} \Sigma_{m^*} P_j
\end{bmatrix} \right) \left( \begin{bmatrix} 
    \sum_{j=1}^{n^*} \Sigma_{1j} P_j x_{in} \\
    \sum_{j=1}^{n^*} \Sigma_{2j} P_j x_{in} \\
        \vdots \\
    \sum_{j=1}^{n^*} \Sigma_{m^*j} P_j x_{in}
\end{bmatrix}
\right),
\]

where \( \Sigma_j P_j = \hat{P} x_j \). By sharing the unitary matrix units, one can implement an MVM operation of size \( m \times n \) with only \( m/k \) \( P \) units and \( n/k \) \( B \) units, dramatically reducing the footprint of the OSNN compared to previous FFT-based ONN architecture, which requires \( \frac{mn}{k} \) \( P \) and \( B \) units.\textsuperscript{25} The mechanism of the optical architecture shown in Figure 1b can then be stated as follows: First, the input optical signal \( x_n \) is partitioned into \( n^* \) segments \( x_S \) and then propagate through the \( P \) units to generate \( \hat{P} x_S \), which will then be distributed via a fanout network to \( m^* \times n^* \) diagonal matrix units \( \Sigma_{ij} \). After propagating through the \( \Sigma_{ij} \) units, the signals will be combined and fed into each \( B \) unit with a combiner network to obtain the MVM result. Finally, as with all typical NN architectures, a nonlinear activation unit (\( \sigma \) unit) is required to generate the output of the layer \( x_{out} \), which has been realized by all-optical non-linear devices or optoelectronic circuits in previous work.\textsuperscript{45,46} In this work, we assume the activation functions are realized electronically. We omit details on this and do not consider its effects on system performance in our discussion hereinafter.

3. HARDWARE-AWARE TRAINING FRAMEWORK

After manufacturing, fabrication variances in optical components and dynamic noises will introduce uncertainty into the ONN. Moreover, the numerical resolution of implementable weight matrices is limited by the precision of electrical signals used to program the ONN. Consequently, the task performance will deteriorate. To remedy this robustness issue, we build a multistage hardware-aware training framework.

The general procedures of the training framework are summarized in Figure 1a, and more details are provided in the

https://doi.org/10.1021/acsphotonics.2c01188

ACS Photonics XXXX, XXX, XXX--XXX

ACS Photonics
Supporting Information. First, the OSNN is calibrated on-chip to measure the performance of tunable components and prepare the state of the photonic chip to approach the desired transfer matrix. In reality, the actual transfer matrix of the photonic neural chip deviates from the designed one due to performance variations of the optical components, e.g., the unbalanced splitting ratio of directional couplers. Second, to model the non-ideal behavior and predict the response of the real optical neural chip, we develop an NN-based differentiable PIC estimator (DPE) using measurement data and AI algorithms. Our DPE explicitly models the behavior of the real physical chip during forward and gradient backpropagation that enables gradient-based physical-variation-aware optimization. The third step involves determining the DNN parameters and mapping them to the electrical control signals using a hardware-aware training and parameter mapping process. The DPE is used to efficiently emulate the real chip response to enable variation-aware gradient backpropagation. Quantization-aware training with dynamic noise injection techniques is used to improve the noise tolerance with limited device control resolution. Thus, our OSNN can achieve the performance target despite control precision restrictions and other non-idealities. More details of our hardware-aware training framework are shown in the Supporting Information. Compared to prior on-chip training protocols based on derivative-free optimization algorithms and gradient approximation using ideal simulation models, our AI-assisted ONN learning shows considerably higher scalability and effectiveness in robust optical neural chip training.

4. EXPERIMENT

In this work, we experimentally demonstrate the practicality of the OSNN on the silicon photonic platform using a butterfly-style photonic–electronic neural chip (BPNC) capable of implementing $4 \times 4 \mathbf{B} \Sigma \mathbf{P}$ blocks in our OSNN. The layout of the chip was drawn and verified using Synopsys OptoDesigner, while the chip was fabricated by the Advanced Micro Foundry (AMF). The schematic of the BPNC is shown in Figure 2a, while the close-ups of its components, such as phase shifters, 50–50 directional couplers, and crossings, are depicted in Figure 2b. The unitary matrix units $\mathbf{B}$/$\mathbf{P}$ are marked in red/green in Figure 2a. The active phase shifters in these regions support enough flexibility to realize different unitary transforms, but note that they are not optimized as parameters during ONN training. The diagonal matrix unit ($\mathbf{\Sigma}$ unit) is built using an array of MZI attenuators for magnitude and phase control. One MZI attenuator and its transmission are shown in Figure 2c.

The schematic of the testing setup is shown in Figure 3. Continuous-wave (CW) light of different wavelengths is...
Figure 3. Experimental setup of OSNN. (a) Schematic of our OSNN test flow. The entire MVM is first partitioned into multiple 4×4 blocks, and each block is implemented optically on a butterfly-style photonic–electronic neural chip (BPNC). The wavelengths of input signals are $\lambda_1 = 1548.0$ nm, $\lambda_2 = 1549.0$ nm, $\lambda_3 = 1550.0$ nm, and $\lambda_4 = 1551.0$ nm. (b) shows the wire-bonded photonic chip and its starting/ending electrical pin numbers, while (c) is the photography of the chip testing setup. The parameters and the input signals are programmed by a multichannel digital-to-analog converter (DAC), while the output signals are read by the oscilloscope. Both the oscilloscope and the DAC are controlled by a microcontroller. The MVM results are provided to the computer for data processing in order to train and deploy the DNN.

Figure 4. Experimental data of digit recognition with the OSNN. (a) Structure of the CNN; the convolution is realized by OSNN with the im2col approach. The first convolutional layer has one input channel and 16 output channels with a stride of 2. The subsequent convolutional layer has 16 input/output channels with a stride of 1, and the size of the convolutional kernel is $3 \times 3$. After adaptive average pooling, we have $5 \times 5 \times 16 = 400$ hidden features, followed by a linear classifier with 10 outputs. (b) Confusion matrix of the trained OSNN on MNIST, showing a measured accuracy of 94.16%. (c) Experimental results of convolving two input images with convolution kernels of size $3 \times 3$ in our OSNN. (d) Predicted probability distribution of our OSNN on four selected test digits in the MNIST dataset.
coupled in different input grating couplers separately. There are three reasons to use multiwavelength inputs in our BPNC. First, we can use compact resonator-based modulators as input modulators and avoid additional hardware costs for phase control, which requires high-speed phase shifters. Second, phase detection at the outputs can be avoided using multiwavelength inputs. Third, multiwavelength inputs eliminate the phase fluctuations of optical signals in off-chip fibers and improve the robustness of OSNN to input phase noises, which have been reported in other work.

More details about the weight matrix of the BPNC when we use multiwavelength inputs are provided in the Supporting Information. Using multiwavelength inputs, our BPNC can express arbitrary all-positive or all-negative 4 × 4 matrices with a surprisingly high fidelity of 92.2% (See Figure S3 and the Supporting Information). The input modulators and phase shifters of the BPNC are programmed by a high-precision multichannel digital-to-analog converter (DAC). Off-chip photodetector arrays will collect the output signals, which will subsequently be read using oscilloscopes or analog-to-digital converters (ADCs). A microcontroller is used to write electrical signals to the DAC and read the output signals in this work. The measurement data are processed by computers to train and implement the DNN model. It should be noted that current fabrication and packaging technologies enable the integration of electrical circuits, photodetectors, and the laser on a single chip with potentially much higher compactness, shorter interconnect paths, and higher efficiency. The experimental setup is described in detail in the Supporting Information.

Here, we experimentally implement the multistage hardware-aware training flow on our BPNC. In the calibration stage, the performance of modulators and phase shifters in the BPNC are first calibrated individually, such that we can precisely control the state of active devices, especially the input modulators and the Σ matrix (the calibration results are detailed in the Supporting Information). The second stage is to learn desired device configurations via ONN training. We first program the BPNC with representative input signals and phase shifter control voltages and collect the corresponding outputs. The above measured input–output pairs are used to train our differentiable PIC estimator for accurate and efficient chip response modeling. Then, we embed our DPE into our ONN training procedure to effectively enable hardware-aware training. Quantization-aware training and dynamic noise injection techniques are used during training to adapt the ONN model to limited phase-shifter control resolutions and boost the PIC robustness to dynamic system noises.

In this work, we construct a CNN with our BPNC and benchmark its performance on a handwritten digit classification dataset MNIST. We use MVM operations to implement CNNs with a widely-applied tensor unrolling method (im2col), as detailed in the Supporting Information. Figure 4a illustrates the network structure. Here, large-size tensor operations are partitioned into 4 × 4 blocks and mapped onto our BPNC. When the voltage control resolution is set to 3 bits (eight attenuation levels for each MZI attenuator in the Σ unit), the inference accuracy of the CNN reaches 94.16% in our experimental demonstration, comparable to the simulated value of 94.59%. The confusion matrix depicting the prediction results is shown in Figure 4b. Figure 4c visualizes the tested output images after being convolved by learned kernels. Figure 4d shows the tested probability distribution of different hand-written digits. More testing results are included in the Supporting Information, where we evaluate the accuracy of OSNN with different control voltage
ranges and control resolutions. They will also be discussed in the following section.

5. DISCUSSION

5.1. Footprint. Our OSNN outperforms SVD-based MZI ONN architectures in the number of trainable devices and the footprint. Rather than deploying area-costly MZI arrays, we use basic optical components such as directional couplers, phase shifters, and crossings to construct the untrained matrix units and P. The second reason that leads to our superior compactness is that many Σ units share the B and P units, which reduces the chip area for implementing unitary transforms. Shown in Figure 5a, when the matrix size is 32 × 32, our 8-point OSNN consumes ~3.6× fewer phase shifters and ~ 4.8× fewer directional couplers, leading to ~3.3× footprint reduction compared to SVD-based MZI ONN architectures with the same matrix size and optical component selection. The footprints of different ONN architectures are estimated by summing the areas of their constituent optical components provided by the same foundry (AMF). See the detailed evaluation of the chip area in the Supporting Information.

The chip area or hardware cost of OSNN can be further optimized with structured circuit pruning strategies. In an n-input, m-output layer, the \( \frac{mn}{k} \) diagonal matrix units can be treated as \( \frac{mn}{k} \) parameter groups. When all of the transmission coefficients in one Σ unit are zeros, this unit or parameter group is unnecessary and can be omitted in OSNN designs. When training the DNN, penalty terms encouraging higher sparsity can be added to the training objective, allowing for the elimination of unneeded Σ units while minimizing task performance degradation. Our simulation results indicate that more than 70% of neural connections in our OSNN can be pruned with negligible (<0.2%) accuracy loss when implementing image recognition tasks such as MNIST or Fashion-MNIST. (Results are provided in the Supporting Information). On these datasets, our pruned OSNN can save around 70% of the trainable optical components, resulting in ~52% chip area reduction compared to unpruned OSNN.

5.2. Computational Speed and Energy Efficiency. Our OSNN utilizes light to implement MVM operations, which outperforms electronic counterparts in both speed and energy efficiency. Taking into account the delay contributed by high-speed modulators (10 ps), photodetectors (10 ps), ADCs (100 ps), and the optical path (43.8 ps), the total delay required to implement a 32 × 32 MVM can reach ~164 ps, which corresponds to an operating frequency of around 6 GHz. Using the same component library, computational speed of OSNN is now constrained by optical-to-electrical (OE) or electrical-to-optical (EO) conversion, but it can be increased further by using all-optical devices as non-linear activation functions (see the Supporting Information).

The total power consumption of OSNN for MVM operations is composed of the power to drive the laser/modulators/photodetectors, the power to set the weight matrix, and the power to drive the ADCs. Numerous energy-efficient active optical components have been developed in recent years. For instance, the silicon microdisk modulator achieves approximately 1 fJ per bit. Maintaining the weight matrix takes less than 2.5 mW per phase shifter in our AMF-manufactured neural chip, which can be decreased to zero by setting weights with phase change materials or nano-optoelectromechanical devices. Concerning the power consumption of ADCs, despite the availability of high-speed ADCs, the power consumption of ADCs is significantly higher than that of other components. For example, an 8 bit, 40 GSPS ADC consumes 200 mW per channel, while an 8 bit, 10 GSPS ADC consumes 39 mW per channel. In addition, the number of trainable devices in our k-point OSNN is only \( O\left(\frac{m}{k}\right) \), which saves energy for storing and reconfiguring weights. In comparison to ONN architectures designed for general MVM, where the number of programmable devices is around \( O(mn) \) or \( O(\max(m^2, n^2)) \), the memory cost of storing and accessing the weight matrix and the energy required to reconfigure corresponding active devices are also reduced by k times. This feature of OSNN will bring considerable energy efficiency improvement when weights need to be reconfigured frequently in large-scale DNNs, where weight loading takes nontrivial hardware cost even with weight-stationary dataflow.

5.3. Resolution Analysis. Our OSNN is capable of achieving a high accuracy under low bit control of optical components. Prior ONN architectures designed for general MVMs require high-precision control of optical devices for parameter mapping to maintain accuracy. Otherwise, we may encounter severe task performance degradation because of large mapping errors, which will quickly accumulate as the size of weight matrices or the number of layers increases. Given that the control precision of some energy-efficient photonic tensor cores is only 4 or 5 bits, it is necessary to reduce the resolution requirement of ONN architectures and enhance the tolerance of quantization errors. In this study, quantization-aware training is applied to our OSNN to adopt the limited voltage control precision and mitigate the accuracy loss. In experiments, we have shown that ~94% accuracy can be achieved for digit recognition when the precision of the DACs for controlling the phase shifters is around 3 bits (see the Supporting Information). What is more, low-resolution device control can also lessen the energy cost for weight storage, access, and reconfiguration.

5.4. Robustness. The robustness of our OSNN is guaranteed by our hardware-aware training framework. Our AI-assisted DPE provides accurate variation modeling of static noises, e.g., process variations, device calibration errors, thermal cross-talk, and non-ideal extinction ratio of modulators. Moreover, our noise-injection training algorithm further considers the impacts of dynamic noises, e.g., thermal noises from the laser source and photodetection noises. The robustness of our architecture is evaluated by varying the signal-to-noise-ratio (SNR) of the inputs and the phase drifts of phase shifters in MZI attenuators, and our analysis results are shown in Figure 5c. Thanks to our noise injection techniques, our OSNN maintains greater than 90% average inference accuracy even when the standard deviation of input noise and phase drifts reach 0.1 and 0.2, respectively. Additionally, the robustness of our OSNN can be enhanced with more reliable optical components and more reliable control circuits. For bandwidth-driven and robustness-driven OSNN design, one can directly select broadband MZI with low temperature sensitivity as a robust variable optical attenuator (VOA). Less robust but more compact or energy-efficient active optical components have been developed in recent years. For instance, the silicon microdisk modulator achieves approximately 1 fJ per bit. Maintaining the weight matrix takes less than 2.5 mW per phase shifter in our AMF-manufactured neural chip, which can be decreased to zero by setting weights with phase change materials or nano-optoelectromechanical devices. Concerning the power consumption of ADCs, despite the availability of high-speed ADCs, the power consumption of ADCs is significantly higher than that of other components. For example, an 8 bit, 40 GSPS ADC consumes 200 mW per channel, while an 8 bit, 10 GSPS ADC consumes 39 mW per channel. In addition, the number of trainable devices in our k-point OSNN is only \( O\left(\frac{m}{k}\right) \), which saves energy for storing and reconfiguring weights. In comparison to ONN architectures designed for general MVM, where the number of programmable devices is around \( O(mn) \) or \( O(\max(m^2, n^2)) \), the memory cost of storing and accessing the weight matrix and the energy required to reconfigure corresponding active devices are also reduced by k times. This feature of OSNN will bring considerable energy efficiency improvement when weights need to be reconfigured frequently in large-scale DNNs, where weight loading takes nontrivial hardware cost even with weight-stationary dataflow.
efficient components can also be employed, e.g., ultracompact MRR modulators with on-chip feedback controls and PCM-based modulators with advanced high-endurance materials.

5.5. Scaling and Outlook. The performance metrics of the OSNN can be further improved in several directions. First, our OSNN is compatible with the majority of the device-level enhancement techniques. For example, by using smaller directional couplers,$^{37}$ crossings,$^{37}$ and VOAs,$^{69}$ the chip area of the OSNN can be optimized, resulting in a competitive computing density of >200 TOPS/mm$^2$ and energy efficiency of ~9.5 TOPS/W (see the Supporting Information). Second, massive multiplexing techniques can substantially boost the throughput of our architecture. Because all of the optical components in our architecture can be broadband devices, wavelength-division multiplexing (WDM) techniques can be applied to our architecture: If $k$-wavelength input signals propagate through the chip simultaneously to implement the MVM in parallel, the throughput and the computing density can then be improved by $(k − 1)$ times over a single-wavelength OSNN. Furthermore, more circuit structures and optical components can be investigated to construct our OSNN. Notably, the BPNC is not the only option to implement $BΣP$. For example, recent work demonstrates that multiport $n$-to-$n$ directional couplers, multimode interference (MMI) couplers, and diffractive cells can be utilized to build unitary matrices,$^{67}$ which can achieve smaller footprint but less matrix representativity compared to our proposed BPNC. They can also be used to build the $B$ and $P$ units to reduce the chip area. Finally, faster or more energy efficient EO/OE conversion techniques are demanded to improve the computational speed and energy efficiency for data movement between electrons and photons, which currently restricts the performance of optical computing platforms.

6. CONCLUSIONS

We present a hardware-efficient optical subspace neural network (OSNN) architecture with experimental demonstrations on a silicon photonic programmable butterfly-style photonic–electronic neural chip (BPNC). By exploring optical neurocomputing beyond conventional GEMMs with restricted weight representability, our OSNN consumes up to 7× fewer trainable optical components than prior MZI-based ONN architectures designed for GEMMs. This advantage can be further increased to ~23× using structured circuit pruning strategies with negligible accuracy loss. Our proposed hardware-aware training framework efficiently models the behavior of the OSNN to help reduce control precision requirements, enhance noise robustness, and fully exploit the expressivity in the subspace. The performance of OSNN can be further improved with smaller optical components as well as faster and more efficient EO/OE conversion techniques. Our OSNN pushes the limits of scalability and the robustness of ONNs and creates a new design paradigm for next-generation high-performance AI accelerators with improved hardware efficiency.

## ASSOCIATED CONTENT

### Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsphotonics.2c01188. Our supporting information includes the following contents: Expressivity evaluation and phase configura-

tion discussion of $B/P$ units; Methods to scale $B/P$ units; Details of our proposed hardware-aware training framework; Weight matrix of BPNC with multi-wavelength inputs; Testing setup; On-chip calibration results; The approach to implementing 2D convolution with MVM operations; Experimental results of resolution analysis; Evaluation of footprint, computational speed, propagation loss, power consumption, computing density, and scaling approaches of BPNC (PDF)

## AUTHOR INFORMATION

### Corresponding Authors

**David Z. Pan** — Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78705, United States; Email: dpzan@ece.utexas.edu

**Ray T. Chen** — Microelectronics Research Center, The University of Texas at Austin, Austin, Texas 78758, United States; Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78705, United States; Omega Optics, Inc., Austin, Texas 78757, United States; Email: chenrt@austin.utexas.edu

### Authors

**Chenghao Feng** — Microelectronics Research Center, The University of Texas at Austin, Austin, Texas 78758, United States; Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78705, United States; orcid.org/0000-0002-0751-7681

**Jiaqi Gu** — Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78705, United States

**Hanqing Zhu** — Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78705, United States

**Zhoufeng Ying** — Microelectronics Research Center, The University of Texas at Austin, Austin, Texas 78758, United States; Alpine Optoelectronics, Fremont, California 94538, United States

**Zheng Zhao** — Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78705, United States; Synopsys Inc., Mountain View, California 94043, United States

Complete contact information is available at: https://pubs.acs.org/10.1021/acsphotonics.2c01188

### Author Contributions

C.F. and J.G. contributed equally to this work.

### Funding

Multidisciplinary University Research Initiative (MURI) program (FA 9550-17-1-0071) and NSF Award #1932753.

### Notes

The authors declare no competing financial interest.

The data and codes that support the findings of this study are available from the corresponding author upon reasonable request. A reference implementation of OSNN and hardware-aware training approach is available at our open-source photonic AI library TorchONN (https://github.com/JeremieMelo/pytorch-onn).

### ACKNOWLEDGMENTS

The authors acknowledge support from the Multidisciplinary University Research Initiative (MURI) program through the
Air Force Office of Scientific Research (AFOSR), monitored by Dr. Gernot S. Pomrenke. The photonic-electronic neural chip reported herein is also targeted at the AI and machine learning applications for the NSF Fourier Transform Spectroscopy program (Award #1932753).

**REFERENCES**

(1) Lecun, Y.; Bengio, Y.; Hinton, G. Deep Learning. *Nature* 2015, 521, 436–444.

(2) Krizhevsky, A.; Sutskever, I.; Hinton, G. E. ImageNet Classification with Deep Convolutional Neural Networks. *Adv. Neural Inf. Process. Syst.* 2012, 25, 1097−1105.

(3) Silver, D.; Huang, A.; Maddison, C. J.; Guez, A.; Sifre, L.; van den Driessche, G.; Schrittwieser, J.; Antonoglou, I.; Panneershelvam, V.; Lanctot, M.;Dieleman, S.; Grewe, D.; Nham, J.; Kalchbrenner, N.; Sutskever, I.; Lillicrap, T.; Leach, M.; Kavukcuoglu, K.; Graepel, T.; Hassabis, D. Mastering the Game of Go with Deep Neural Networks and Tree Search. *Nature* 2016, 529, 484−489.

(4) Morioka, T.; Isawa, T.; Hori, T.; Kobayashi, T. Multiscale Recurrent Neural Network Based Language Model. In *Interspeech*; 2010; Vol. 2, pp. 1045−1048. DOI: 10.21437/interspeech.2010.512.

(5) Nourbakhsh, E.; Venkatesh, G.; Sim, J.; Marr, D.; Huang, R.; Gey, J.; Ong, H.; Liew, Y. T.; Srivatsan, K.; Moss, D.; Subhaschandra, S.; Boudoukh, G. Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks? *Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*; FPGAPA2017. DOI: 10.1145/3020078.

(6) Chen, Y.-H.; Krishna, T.; Emer, J. S.; Sze, V. Ey express: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. *IEEE J. Solid-State Circuits* 2017, 52, 127−138.

(7) Dewand, R. H.; Gaenslen, F. H.; Yu, H.-N.; Rideout, V. L.; Bassous, E.; LeBLanc, A. R. Design of Ion-Implanted MOSFET’s with Very Small Physical Dimensions. *P. IEEE* 1999, 87, 668−678.

(8) Waldrop, M. M. More Than Moore. *Nature* 2016, 530, 144−147.

(9) Li, C.; Hu, M.; Li, Y.; Jiang, H.; Ge, N.; Montgomery, E.; Zhang, J.; Song, W.; Davila, N.; Graves, C. E.; Li, Z.; Strachan, J. P.; Lin, P.; Wang, Z.; Barnell, M.; Wu, Q.; Williams, R. S.; Yang, J.; Xia, Q. Analogue Signal and Image Processing with Large Memristor Crossbars. *Nature Electronics* 2018, 1, 52−59.

(10) Yao, P.; Wu, H.; Gao, B.; Tang, J.; Zhang, Q.; Zhang, W.; Yang, J.; Qian, H. Fully Hardware-Implemented Memristor Convolutional Neural Network. *Nature* 2020, 577, 641.

(11) Shen, X.; Liu, S.; Cui, G.; Skirlo, S.; Prabhu, M.; Baehr-Jones, T.; Hochberg, M.; Sun, X.; Zhao, S.; Larocelle, H.; Englund, D.; Soljačić, M. Deep Learning with Coherent Nanophotonic Circuits. *Nat. Photonics* 2017, 11, 441−446.

(12) Lin, X.; Rivenson, Y.; Yardimci, N. T.; Veli, M.; Luo, Y.; Jarrahi, M.; Ozcak, A. All-Optical Machine Learning Using Drivective Deep Neural Networks. *Science* 2018, 361, 1004−1008.

(13) Sastri, B.; J.; Tait, A. N.; de Lima, T. F.; Pernice, W. H. P.; Bhaskaran, H.; Wright, C. D.; Prucnal, P. R. Photonics for Artificial Intelligence and Neuromorphic Computing. *Nat. Photonics* 2021, 15, 102−114.

(14) Ying, Z.; Feng, C.; Zhao, Z.; Dhar, S.; Dalir, H.; Gu, J.; Cheng, Y.; Soref, R.; Pan, D. Z.; Chen, R. T. Electronic-Photonic Arithmetic Logic Unit for High-Speed Computing. *Nat. Commun.* 2020, 11, 2154.

(15) Feng, C.; Ying, Z.; Zhao, Z.; Gu, J.; Pan, D. Z.; Chen, R. T. Toward High-Speed and Energy-Efficient Computing: A WDM-Based Scalable On-Chip Silicon Integrated Optical Comparator. *Laser Photonics Rev.* 2021, 15, No. 2000275.

(16) Tait, A. N.; de Lima, T. F.; Zhou, E.; Wu, A. X.; Nahmias, M. A.; Shastri, B.; J.; Prucnal, P. R. Neuromorphic Photonic Networks Using Silicon Photonic Weight Banks. *Sci. Rep.* 2017, 7, 7430.

(17) Huang, C.; Fujisawa, S.; de Lima, T. F.; Tait, A. N.; Blow, E. C.; Tian, Y.; Bilodeau, S.; Jha, A.; Yaman, F.; Peng, H. T.; Batshon, H. G.; Shastri, B. J.; Inada, Y.; Wang, T.; Prucnal, P. R. A Silicon Photonics−
(70) Tanomura, R.; Tang, R.; Ghosh, S.; Tanemura, T.; Nakano, Y. Robust Integrated Optical Unitary Converter Using Multiport Directional Couplers. *J. Lightwave Technol.* **2020**, *38*, 60−66.

(71) Zhu, H. H.; Zou, J.; Zhang, H.; Shi, Y. Z.; Luo, S. B.; Wang, N.; Cai, H.; Wan, L. X.; Wang, B.; Jiang, X. D.; Thompson, J.; Luo, X. S.; Zhou, X. H.; Xiao, L. M.; Huang, W.; Patrick, L.; Gu, M.; Kwek, L. C.; Liu, A. Q. Space-Efficient Optical Computing with an Integrated Chip Diffractive Neural Network. *Nat. Commun.* **2022**, *13*, 1−9.