Tunable Schottky barrier and high responsivity in graphene/Si-nanotip optoelectronic device

Antonio Di Bartolomeo, Filippo Giubileo, Giuseppe Luongo, Laura Iemmo, Nadia Martucciello, Gang Niu, Mirko Fraschke, Oliver Skibitzki, Thomas Schroeder and Grzegorz Lupina

Abstract
We demonstrate tunable Schottky barrier height and record photo-responsivity in a new-concept device made of a single-layer CVD graphene transferred onto a matrix of nanotips patterned on n-type Si wafer. The original layout, where nano-sized graphene/Si heterojunctions alternate to graphene areas exposed to the electric field of the Si substrate, which acts both as diode cathode and transistor gate, results in a two-terminal barristor with single-bias control of the Schottky barrier. The nanotip patterning favors light absorption, and the enhancement of the electric field at the tip apex improves photo-charge separation and enables internal gain by impact ionization. These features render the device a photodetector with responsivity (3 A W⁻¹ for white LED light at 3 mW cm⁻² intensity) almost an order of magnitude higher than commercial photodiodes. We extensively characterize the voltage and the temperature dependence of the device parameters, and prove that the multi-junction approach does not add extra-inhomogeneity to the Schottky barrier height distribution. We also introduce a new phenomenological graphene/semiconductor diode equation, which well describes the experimental I–V characteristics both in forward and reverse bias.

1. Introduction
Graphene/silicon (Gr/Si) heterojunctions are key elements of many graphene-based devices such as photodetectors [1–3], solar cells [4–6], chemical-biological sensors [7–9], and high frequency transistors [10–14]. Such heterostructures are gaining interest from the semiconductor industry also for the potentiality to replace ultra-shallow doped junctions in modern complementary-metal-oxide-semiconductor technologies.

Despite recent progress in the deposition of Si layers on graphene [15], highest quality Gr/Si junctions are still formed by transferring large area graphene onto clean high-quality surfaces of Si single crystals [16]. Direct formation of graphene onto Si would be of higher technological relevance in the view of future applications, but this remains very challenging due to the formation of Si carbides.

Here, we apply the graphene transfer technique to implement a new concept of Gr/Si photodiode with graphene on nano-patterned Si surfaces. Through an extensive characterization, we demonstrate that devices with graphene on Si nano-tip arrays are more performant than their large area, planar counterparts.

The zero-bandgap and linear energy-momentum relationship of graphene, which result in finite density of states (DOS), have been shown to enable energy Fermi level tuning and hence Schottky barrier height control by a single anode–cathode bias [17]. Adding an electrostatic gate can further improve the barrier control in a three-terminal barristor (variable barrier device) [11]. In our approach, the coexistence on the same graphene layer of junction areas with much bigger graphene regions exposed to the field of the substrate, which acts as well-coupled back-gate especially near the tips, enables improved control of the Schottky

© 2016 IOP Publishing Ltd
barrier height by a single applied bias. This peculiarity makes the device an effective two-terminal barristor with linear control of the barrier height. More importantly, while preserving the barrier uniformity, the nano-textured surface enhances light collection due to multiple reflections and the tip-enhanced field favors photo-charge separation with internal gain due to impact ionization. These features result in record responsivity, which is one to two orders of magnitude higher than in planar Gr/Si junctions [1] and about one order of magnitude better than in commercial semiconductor photodetectors. This work represents a significant advance in the realization and characterization of graphene/Si Schottky devices for optoelectronic applications.

2. Experimental details

Si-tip arrays (figure 1(a)) were prepared on degenerately doped (\( \sim 10^{18} \text{ cm}^{-3} \)) n-type Si wafers. Fabrication of the Si-tip array includes a SiO\(_2\) or Si\(_3\)N\(_4\) hardmask with photo-resist patterned by lithography, reactive ion etching of Si, plasma-enhanced chemical vapor deposition of a thick SiO\(_2\) layer completely covering the formed Si-tips, and a chemical-mechanical planarization step to reduce the SiO\(_2\) thickness till revealing circular Si-tips surface of given diameter. Further details on the fabrication process can be found elsewhere [18]. Just before the graphene transfer, the Si-tip substrates were dipped in a 0.5% hydrofluoric acid solution for 10 s to remove only the native SiO\(_2\) on Si-tips [19, 20] and enable formation of clean Gr/Si junctions. Graphene was transferred from commercially available Cu foils using a wet transfer process [21]. Immersion in deionized water and subsequent dry process by nitrogen-gas blowing helped in H-passivating the surface dangling bonds. Figure 1(b) shows a scanning electron microscopy (SEM) image taken after graphene transfer: Five Si-tips with a diameter of about 50 nm are seen underneath the graphene layer and wrinkles, characteristic of CVD graphene grown on Cu, can be clearly identified. Figure 1(c) shows a SEM cross-section of one of the Si-tips with graphene.

To evaluate the quality of graphene, Raman spectroscopy measurements with a 514 nm laser source (spot size \( \sim 600 \text{ nm} \)) were performed. Figure 2(a) shows a representative spectrum taken from the area between the Si-tips. Beside the characteristic 2D and G bands, a typical feature of monolayer graphene, a very small D peak related to defects is seen at about 1350 cm\(^{-1}\). As shown by peak intensity...
mapping measurements presented in figure 2(b), the intensity of the D peak does not correlate with the positions of the Si-tips. The observed local increase in the D band intensity is most probably related to the presence of multilayer graphene islands [22]. Similarly, no particular correlation between the 2D/G peak intensity ratio and the positions of the Si-tips was revealed (figure 2(c)). Another small peak appears at 2450 cm$^{-1}$, generally indicated as D$'$, and interpreted as a combination of D and D$''$ phonons, the latter belonging to the in-plane longitudinal acoustic branch [23].

Sheet resistance of the graphene layer measured using 4-point technique beyond the Si-tip array was $\sim 0.9 \, k\Omega/\square$, a value in the range typically reported for CVD graphene on Cu [24].

The setup used for electrical measurements of the Gr/Si heterojunction is illustrated in figure 3(a). The top graphene layer was contacted with evaporated Au, while ohmic contact with the scratched bottom Si substrate was made with Ag paste. Electrical measurements were performed in a Janis probe station with pressure and temperature control. The top-injection configuration was adopted, with the biasing lead on graphene and the Ag electrode grounded. The measurements were carried out at atmospheric pressure.

3. Results and discussion

The dark I–V characteristics of the Gr/Si-tip heterojunctions in the temperature range 120–390 K are shown in figure 3(b). The device exhibits a rectifying behavior with the forward current at positive bias, as expected for p-type graphene on n-Si. The p-type doping is usually observed in air-exposed graphene [10, 25]. The current for a given voltage increases with rising temperature, which is typical of thermionic emission in this kind of devices. At modest positive bias, the room and higher temperature forward I–V curves show an almost ideal diode behavior. At lower temperatures, namely $T < 250$ K, a new feature appears in the lower bias part of the forward I–V curves, where the current is dominated by a leakage component that adds non-linearity to the semi-log I–V plot. This leakage component is usually attributed to...
generation and recombination of carriers in the charge space region, field emission and thermionic field emission or surface/edge effects that may lead to local barrier lowering [26, 27]. Such component becomes relevant when the low-temperature suppresses the thermionic emission, e.g. at \( T = 121 \, \text{K} \), where it manifests on the interval \( 0 < V < 0.25 \, \text{V} \).

To gain insight into carrier transport across the Gr/Si-tip device, we focus on the \( I–V \) curve at \( T = 300 \, \text{K} \). Figure 3(c) shows the measured data together with the best fitting curve as predicted by the Schottky model [16, 28, 29], which is described by the following \( I–V \) relation:

\[
I = I_0 [e^{q(V-R_s) / kT} - 1]
\]

with

\[
I_0 = A A^* T^4 e^{-q\Phi / kT},
\]

where \( I_0 \) is the reverse saturation current, \( A \) the contact area, \( A^* = 4\pi q m^* k^2 / h^3 \) the effective Richardson constant with \( m^* \) the electron effective mass, \( T \) the absolute temperature, \( \Phi_B \) the Schottky barrier height, \( k \) the Boltzmann constant, \( q \) the electronic charge, \( n \) the ideality factor that takes into account deviations from the pure thermionic regime and effects of inadvertent interface layers, and \( R_s \) the series resistance. \( n \) takes into account that only the fraction \( (V-R_s)/n \) of the junction bias \( V-R_s \) develops across the semiconductor depletion layer, while the remainder \( (1-1/n)(V-R_s) \) drops on the interface layer. \( R_s \) is the lump sum of bulk Si, graphene, metal leads and contact resistances, and is dominated by graphene. The equivalent circuit, consisting of the series of a diode with ideality factor \( n \) and a resistor \( R_s \), is shown in the inset of figure 3(c). As seen in this figure, equation (1) provides a perfect fit in the range \( 0 < V < 0.5 \, \text{V} \); at higher bias, the Gr/Si-tip diode enters a high injection regime, where the voltage drop across the series resistance strongly limits the exponential increase of the current, until the barrier reaches the flat-band condition and the \( I–V \) characteristic is dominated by the series resistance. In this region, henceforth referred as flat-band, the current is better described by a quadratic relation, \( I \sim V^2 \), typical of space charge limited conduction (SCLC). The gaging effect of the substrate increases the \( p \)-doping of graphene when \( V > 0 \, \text{V} \) and this is the origin of the quadratic dependence. Indeed, in flat-band condition, \( V \approx R_s I \), and the graphene-dominated \( R_s \) is proportional to the inverse bias \( (R_s \sim (n_q e)^{-1} \sim (CV)^{-1}) \)

where \( n_q \) is the graphene carrier density and \( C \) the gate capacitance per unit area), which makes the current to scale as \( V^2 \). The gaging effect of the substrate is particularly effective around the tips, where the electric field is stronger, as shown in figure 3(d).

Figure 3(c) also evidences that, in reverse bias \( (V < 0 \, \text{V}) \), the current dramatically deviates from the constant behavior predicted by equation (1), implying that it is not the usual saturation current of a diode. Since \( \ln I \) increases linearly with \( |V| \), the common modeling by a simple shunt resistance seems not appropriate in this case. A better explanation is provided by a bias dependence of the Schottky barrier, due to a combination of image force lowering and low DOS of graphene in the absence of Fermi level pinning, as we will discuss in the following.

Figure 4 shows the rectification factor \( r \), the series resistance \( R_s \), and the ideality factor \( n \) over the explored temperature range. The rectification factor \( r \) is here defined as the ratio of the on/off current at \( V = \pm V_{FB} \), \( I(V_{FB}) / (I(–V_{FB})) \), where \( V_{FB} \) is the voltage corresponding to the onset of the flat-band region (that is the region to the right of the dashed-black line in figure 3(b). Both \( r \) and \( V_{FB} \) decrease with increasing temperature. In particular, \( r \), which is \( \sim 120 \) at room temperature, has a monotonic behavior with two possible regimes crossing at \( T \sim 260 \, \text{K} \). Below this temperature, there is a reduced rate \( dr / dT \), likely correlated with the deviation from the pure thermionic emission.

\( V_{FB} \) linearly decreases with temperature with a slope \( [dV_{FB} / dT] \approx 1 \, \text{mV} / \text{K} \), a behavior similar to the forward voltage drop of a typical \( pn \)-diode. As the temperature increases, the flat-band condition, \( V \approx R_s I \), is reached at lower bias due to the strong \( I(T) \) dependence, as described by equation (2). Indeed, the linear behavior of \( V_{FB} \) implies a strongly decreasing \( R_s (T) \) to counterbalance the exponential growth of \( I(T) \) with temperature.

We used \( I–V \) data below and around \( V_{FB} \), and followed the Cheung method [30, 31] to extract \( R_s \) and \( n \) at a given temperature from the slope and the intercept of the corresponding \( dV / d(ln I) \) versus \( I \) plot, since

\[
\frac{dV}{d(ln I)} = \frac{n kT}{q} + R_s I.
\]

\( R_s \) and \( n \) were also obtained from \( (dI / dV) / I \) versus \( dI / dV \) plots (Werner method [32]), considering that

\[
\frac{dI}{dV} = \frac{q}{n kT} \left[ 1 - R_s \left( \frac{dI}{dV} \right) \right].
\]

Both equations (3) and (4) are valid in the limit of \( V \geq 3nkT / q \). The consistent results are shown in figures 4(b) and (c). Remarkably, \( R_s \) exhibits the expected exponential decrease with \( T \) \( (R_s \sim \exp(–\alpha T)) \), that is a semiconductor behavior with negative temperature coefficient of resistance, \( dR_s / dT \). Neither Si [33, 34] nor metals or ohmic contacts [35] can account for the negative \( dR_s / dT \) in the temperature range under investigation. The semiconductor behavior can only originate from graphene. Indeed, the resistivity of graphene, especially at the lower carrier density close to the Dirac point and in the presence of defects or impurities, has been reported to decrease with rising temperature on exfoliated or CVD monolayer graphene, both suspended [36] or deposited on substrate [37–39]. A semiconductor behavior has been reported also for bilayer and few layer graphene on substrate over a wide temperature range [40–42]. The negative temperature coefficient in
graphene is the result of competing mechanisms, with the thermally activated transport through inhomogeneous electron-hole puddles as the main recognized cause [39]. CVD graphene is more vulnerable to impurities or charged defects during the transfer process, and is particularly prone to develop electron-holes puddles that tend to produce a negative $\mathrm{d}R_s/\mathrm{d}T$.

The ideality factor was further estimated from the slope of straight-line fitting the thermionic part of the $\ln (I)$ versus $V$ plot (i.e. the part between 0 and $\sim V_{\text{FB}}$, after excluding the leaky portion at lower biases), which according to equation (1) and for $V \gg R_s I$ is described by

$$\ln I = \ln I_0 + \frac{q}{nkT} V. \tag{5}$$

While the temperature dependence of $n$ is the same (figure 4(c)), equation (5) provides values which are 10% to 20% higher than those obtained with Cheung and Werner methods. The slope of a fitting straight line is usually more accurate than the intercept for the estimation of diode parameters, so the method based on equation (5) is considered more reliable. $n$ decreases with increasing temperature ($n = n + T_0/2$ with $c$ and $T_0$ constants, as shown in the inset of figure 4(c)) and approaches the ideal value of 1 at the highest temperatures. This behavior confirms that the thermionic emission is the dominant carrier conduction process at high temperatures. On the contrary, at lower temperatures, the growing $n$ indicates that other transport phenomena, as generation-recombination in the space charge region, interface layer and neutral region or thermionic field emission, add to thermionic emission. Furthermore, the observed temperature dependence of the ideality factor is a signature of Schottky barrier spatial inhomogeneity and of deformation of the barrier when a bias voltage is applied [43].

According to equation (2), a plot of $\ln (I_0/T^2)$ versus $1/T$ (Richardson plot) is a straight line, whose slope and intercept are used to evaluate the Schottky barrier height $\Phi_B$ and $\ln (AA^b)$ at a given bias:

$$\ln \left(\frac{I_0}{T^2}\right) = \ln (AA^b) - \frac{\Phi_B}{kT}. \tag{6}$$

In reverse bias, when $e^{V_{\text{FB}}/kT} \ll 1$, $I_0(T)$ is directly measured on the curves of figure 3(b). At zero bias, $I_0$ is extrapolated to $V = 0$ as the intercept of the straight line fitting the thermionic part of the forward $I-V$ characteristics. In forward bias, when $e^{V/nkT} \gg 1$ and $V \gg R_s I$, equations (1) and (2) combine to yield a slightly modified Richardson equation, that requires $n$ to estimate the Schottky barrier height:
Examples of Richardson plots for a subset of applied biases are shown in figure 5(a), while a more complete set of measured $\Phi_B(V)$ is summarized in figure 5(b). Remarkably, $\Phi_B(V)$ exhibits a linear increase with $V$, and has the value $\Phi_B \approx 0.36$ eV at zero bias. Figure 5(b) depicts $\ln(\text{AA}^*)$ with a very weak dependence on $V$. Considering the average value $\ln(\text{AA}^*) \approx -16$ and an effective junction area of $6.079 \times 10^{-5}$ cm$^2$ (estimated from the number of tips and conservatively assuming a circular junction area with mean radius of 25 nm and no micro-areas with missing graphene), the Richardson constant results $A^* = 0.002$ A/(K$^2$ cm$^2$), a value significantly lower than the theoretical 112 A/(K$^2$ cm$^2$) for electrons in Si. Similar low values, ranging from $10^{-3}$ to $10^{-1}$ A/(K$^2$ cm$^2$) have been reported for Gr/Si planar heterojunction [44-46] and revised Schottky diode equations, based on Landauer formalism [45] or including the massless Dirac fermion nature of carriers in graphene [47, 48], have been proposed to explain this anomaly.

The low value of $A^*$, the temperature dependence of $n$, the linear bias dependence of $\Phi_B$ as well as the deviation from linearity of the Richardson plot at low temperatures, can be ascribed to spatial inhomogeneities in the Schottky barrier height [43], as already mentioned. Since the Gr/Si-tip device under study is made of more than $3 \times 10^6$ nanojunctions, minimal tip-to-tip variation could result in significant barrier height fluctuations. Hills and valleys in the barrier-height distribution can be caused e.g. by local effective barrier lowering due to field emission from tips with narrower radius of curvature, by inadvertent interfacial layers, by electron-hole puddles in graphene, or by surface defects or contaminates, possibly introduced during the fabrication process. An applied bias deforms the lower and higher barrier patches, causing $\Phi_B(V)$ dependence [43]. Indeed, a major disadvantage of the tip approach could be the limited shape control. Rather than a simple Si(001) plateau facet region, a tip could be a multi-faceted round shape Si structure. Different Si facets might have different work function values and further contribute to Schottky barrier inhomogeneities. Hence, to check the Schottky barrier spatial distribution, we calculated $\Phi_B(T)$ using equation (2) with the extrapolated values of $I_0(T)$ at zero bias, and studied its temperature dependence (figure 5(c)).

The decreasing barrier height with lowering temperature is easily understood considering that the
current becomes gradually dominated by electrons able to surmount the lower barrier patches, and this gives a reduced apparent barrier height. Assuming a Gaussian spatial distribution for $\Phi_{B0}$, with mean $\Phi_{B\text{m}}$ and the standard deviation $\sigma_B$, the temperature dependence of the measured (apparent) barrier height $\Phi_B$ at zero applied bias is expected to follow the relation \[ (8) \]

$$\Phi_B = \Phi_{B\text{m}} - \frac{q\gamma}{kT}.$$ 

The standard deviation $\sigma_B$ is a measure of the inhomogeneity of the Schottky barrier height (the lower $\sigma_B$ the more uniform is $\Phi_B$), and, according to equation (8), can be extracted from the plot of $\Phi_B$ versus $\frac{1}{kT}$, as shown in the inset of figure 5(c). As already mentioned, the Schottky barrier distribution can be deformed by the applied bias. In particular, Werner et al [43] have demonstrated that a linear $\Phi_B(V)$ implies a voltage independent ideality factor and that a linear $n$ versus $1/T$ results from the narrowing of the Gaussian barrier distribution (i.e. of $\sigma_B$) with forward bias, meaning that the application of a forward bias homogenizes the barrier fluctuations. The value of $\sigma_B \sim 74$ meV at zero bias is in agreement or below what has been reported for planar Gr/semiconductor heterojunctions [44, 46, 49]. This leads to the remarkable result that the tip-geometry and the transfer process do not introduce extra-inhomogeneity. However, we point out that the measured $\sigma_B$ despite its low value, is still enough to affect the low temperature part of the $I$-$V$ characteristics and the Richardson plots.

As consistency check, we notice that $\Phi_{B\text{m}} = 0.47$ eV extracted from equation (8) is within 1.5 $\sigma_B$ from the apparent $\Phi_B$ at high temperature estimated using equation (2). Together, equations (2) and (8), give

$$H \equiv \ln \left( \frac{kT}{\Phi_{B\text{m}}} \right) - \frac{q\gamma}{kT} = \ln(AA^*) - \frac{q\Phi_{B\text{m}}}{kT},$$

which suggests a modified Richardson plot of $H$ versus 1000/$T$ from which a more accurate and higher value of $A^* = 0.015 A/(K^2 \text{ cm}^2)$ can be estimated, while $\Phi_{B\text{m}} = 0.48$ eV remains practically unaffected. We remark here that $A^*$ is possibly underestimated, given our conservative assumption of constant full-contact area between Gr and Si-tips; we also underline that $\Phi_{B\text{m}}$ is consistent with other reported evaluations [11, 50, 51] and, as we discuss in the following, matches the prediction of Schottky–Mott theory.

The Schottky barrier height depends on the graphene work function, the Si electron affinity as well as on the interface states density and on the thickness of an inadvertent interfacial layer of atomic dimension, often due to native oxide, that is transparent to electrons but able to withstand a potential drop \[ (10) \]

$$\Phi_B = \Phi_{\text{Gr}} - X_{\text{Si}} - q\Delta,$$

where $\Phi_{\text{Gr}} = 4.5 \div 4.6$ eV is the work function of graphene [53, 54], $X_{\text{Si}} = 4.05$ eV is the electron affinity of Si and $\Delta$ is the potential drop across the interfacial layer. High density of interface states at a given energy in the Si bandgap usually leads to pinning of the Fermi level and can result in a significant discrepancy from equation (10). However, due to negligible interaction with chemically inert graphene, the formation of interface states is suppressed in graphene-semiconductor junctions if the Si-surface is defects-free and with saturated dangling bonds [55]. An ideal, trap free interface would result in unpinned Fermi level and yield a Schottky barrier height

$$\Phi_B = \Phi_{\text{Gr}} - X_{\text{Si}},$$

(Schottky–Mott relation) in the range $0.45 \div 0.55$ eV for undoped graphene. The Fermi level unpinning enables easy modulation of the Schottky barrier, a feature that can be exploited to tune Gr/Si devices to match specific performance requests [11, 56]. Deviations from the Schottky–Mott prediction are mainly due to image force lowering [57] or hot electrons barrier lowering [58, 59]. Neglecting the field enhancement by the tip (values of the field up to $10^5 \text{ V cm}^{-1}$ can be achieved, as shown in figure 3(d), the maximum built-in electric field at the Gr/Si junction [29] is

$$E_m = \sqrt{2qN|\phi|/\varepsilon_{\text{Si}}} \approx 3 \times 10^5 \text{ V cm}^{-1}.$$ \[ (12) \]

($N = 10^{18} \text{ cm}^{-3}$ is the Si doping density, $\phi_i \approx 0.3$ V is the built-in potential and $\varepsilon_{\text{Si}} = 12\varepsilon_0$ is the dielectric constant of Si) which corresponds to a Schottky barrier lowering by image force:

$$\Delta\Phi_B^i = \frac{q\sqrt{4\pi\varepsilon_{\text{Si}}}}{m_i} \approx 0.06 \text{ eV}.$$ \[ (13) \]

When a bias is applied to the junction, $|\phi_i|$ is replaced by $|\phi_i - V/m|$ in equations (12) and (13) ($m$ is an ideality factor—see the following), and $\Delta\Phi_B^i$ is increased (decreased) by a reverse (forward) bias, as depicted in figure 6(a). At zero bias, adding $\Delta\Phi_B^i$ from equation (13) to the measured $\Phi_B \approx 0.36$ eV brings the Schottky barrier height close to the ideal Schottky-Mott value. This result confirms the good quality of the Gr/Si-tip interfaces in the device under study.

A good quality interface also excludes the chance of Fermi level pinning. In graphene, the Fermi energy, $E_F$, at room temperature, is approximately related to the free carrier density $n_F$ by a quadratic relation

$$n_F \approx n_0 + E_F^2/(\pi\hbar^2v_F^2)$$ \[ (14) \]

($n_0$ is the intrinsic carrier density and $v_F \approx 10^6 \text{ m s}^{-1}$ is the Fermi velocity of graphene). Equation (14) enables fine tuning of $E_F$ via $n_F$, which can be easily controlled by an electric field (electrostatic doping). In heterojunctions with unpinned Fermi level, $E_F$ modifies the graphene work function and hence the Schottky barrier height. P-doping of graphene increases $\Phi_B$ and n-doping decreases it, as displayed in figure 6(a) for graphene on n-type Si. The electrostatic Schottky barrier variation, $\Delta\Phi_B^e = -E_F$, adds to the image force barrier lowering $\Delta\Phi_B^i$, to set $\Phi_B$.
(figure 6(a)). Noteworthy, in the device under study, $E_F$ modulation by electrostatic doping is achieved via the electric field (figure 3(d)) generated by the same voltage used to bias the junction. 

Both $\Delta \Phi_B^F$ and $\Delta \Phi_B^B$ introduce a sublinear dependence on the applied bias $V$ in the Schottky barrier height (roughly as the $\sqrt{V}$) from equation (13) and $\sqrt{|V|}$ from equation (14), respectively, since $|\Delta \Phi_B^F| = |E_B| \sim \sqrt{q_0 m} \sim \sqrt{V}$, which can be written as

$$\Phi_B(V) = \Phi_{B0} + \Delta \Phi_B(V).$$

(15)

$\Delta \Phi_B(V)$ is positive in forward bias and negative in the reverse bias.

The effect of electrostatic doping, $\Delta \Phi_B^B$, was first included in the diode equations (1) and (2) by Tongay et al [17] who obtained a reverse saturation current $I_0$ depending on the exponential of $\sqrt{|V|}$. A similar behavior was proposed with different approaches also by Sinha et al [45] and Liang et al [47, 48]. However, for the Gr/Si-tip device under study, the measured barrier height of figure 5(b) shows that $\Phi_B(V)$ is better described by a linear relation. Accordingly, we write $\Delta \Phi_B(V) = \gamma (V - R_s I)$, with $\gamma$ a dimensionless constant, and the reverse saturation current as

$$I_0 = A \alpha^* T e^{-\left(\Phi_{B0} + \gamma (V - R_s I)/kT\right)} = I_0 e^{-\gamma (V - R_s I)/kT}.$$  

(16)

By re-defining the ideality factor as

$$1/m \equiv 1/n - \gamma = 1/n - (1/q) \partial \Phi_B/\partial (V - R_s I),$$

equation (1) and equation (16) can be combined to obtain:

$$I = I_0 e^{(V - R_s I)/m kT} \left[1 - e^{\gamma (V - R_s I)/kT}\right] = I_0 [e^{(V - R_s I)/m kT} - 1] - I_0 [e^{\gamma (V - R_s I)/kT} - 1]$$

(17)

which includes an ideality factor for both the forward and reverse current. From a circuital viewpoint, equation (17) corresponds to the parallel of two opposite diodes, with ideal factors $m$ and $\gamma$ respectively, in series with the resistance $R_s$ as shown in the inset of figure 6(b). In forward bias, the current originates mostly from electrons injected from Si into graphene, and is controlled by the Si band-bending barrier, $q (\phi_B - V_m^{-1})$ (figure 6(a)). The ideality factor $m$ (which the fit of figure 6(b) shows to be $\approx n$) is predominantly caused by inadvertent interface layers and other deviations from pure thermionic emission. In reverse bias, the Schottky barrier is significantly lowered by the applied voltage because of the limited DOS of graphene (figure 6(a)). This causes an exponential increase of the electrons flowing from graphene into Si, i.e. of the reverse current, which is modeled by a diode of ideality factor $\gamma^{-1}$, which obviously takes into account the strong bias dependence of the Schottky barrier height.

Figure 6(b) shows that equation (17) provides an excellent fit to the measured data at 300 K over the whole bias range (the flat-band regime obeys a quadratic law, as explained before). The dependence of $I_0$ as the exponential of a linear rather than a sub-linear function of $|V|$ is likely due to the effect of Si substrate which, especially in the vicinity of the tips (figure 3(d)), acts as strongly-coupled gate that would linearly shift $E_F$. Consequently, the Gr/Si-tip device behaves as a barristor, with linear control of the Schottky barrier height as for the device of Yang et al [11], but without the need of a third gate electrode.
Another important effect which can lead to a stronger V-dependence of the reverse current is the Schottky barrier lowering caused by hot electrons [58, 59] that might originate even a quadratic $\Delta \Phi_B (V)$. In this scenario, the gating effect induces abrupt band bending around the Schottky barrier that increases the lateral field, which in turn produces significant enhancement of hot carriers.

We also studied the photoresponse of the Gr/Si-tip device by shining light from the top, on the graphene layer. Figure 7(a) compares the $I-V$ curves obtained in darkness and under 3 mW cm$^{-2}$ white LED light; it shows clear photocurrent in reverse bias, and photovoltaic effect with 60 nA short circuit current (a factor $\sim 50$ higher than the dark current at zero bias) and 70 mV open circuit voltage. In reverse bias, the Gr/Si-tip device can be used as a photodetector: The electron-hole pairs generated by incident photons in the Si-space-charge region and, in minor part, in the Si quasi-neutral region or in graphene are separated by the strong tip-enhanced electric field, leading to a photocurrent [20]. The inset of figure 7(a) shows the stable photoresponse when the light is switched on and off, at a bias of $-0.5$ V, corresponding to a responsivity $R_{ph} = I_{ph}/P_0 = (I_{phg} - I_{phd})/P_0 \approx 3$ A W$^{-1}$ (here, $I_{ph}$ is the photocurrent and $P_0$ the incident optical power). Figure 7(b) shows the photoresponse, at the same bias of $-0.5$ V, to the near IR radiation produced by a 880 nm LED. The Gr/Si-tip device is expected to show high sensitivity around this wavelength, since Si has an absorption peak [3] at $\sim 930$ nm. The current plateaus of figure 7(b) and of its top inset are the response of the Gr/Si-tip device to stepwise changes of electrical power fed into the irradiating diode: The photocurrent displays a monotonic growth with IR intensity (as seen also in the bottom insets of the figure). The radiation intensity in W cm$^{-2}$ reaching the Gr/Si-tip junction was measured to be $\lesssim 1\%$ of the IR diode supply power. Hence, figure 7(b) shows that the minimum detectable IR intensity by the Gr/Si-tip heterojunction is less than 100 $\mu$W cm$^{-2}$ and its responsivity is $R_{ph} \geq 0.3$ A W$^{-1}$ at intensity $<1$ mW cm$^{-2}$. The measured responsivity is one or two orders of magnitude higher than the values reported to date for graphene/Si planar-junctions [3, 60–63] (with maximum of 225 mA W$^{-1}$ at 488 nm) [1]. The graphene/Si-tip device appears also competitive when compared to semiconductor photodiodes on the market, whose typical responsivity is around 0.5 A W$^{-1}$, both for visible and near IR light.

The high substrate doping reduces the space-charge region where most of the photoexcitation takes place and this should suppress the responsivity. This loss can be counterbalanced by the textured surface, which on the contrary favors multiple reflections and light absorption [64]. However, the high value of responsivity is rather a result of the peculiar device geometry. The tip-enhanced electric field, other than facilitating their separation, can provide photogenerated electron-hole pairs with enough kinetic energy to cause impact ionization and initiate charge multiplication, thus enabling device internal gain. The exponential increase of the photocurrent with reverse bias can be taken as signature of internal gain since smoother rise is usually observed when the photocurrent is due only to increased photon absorption in the bias-widened depletion layer. Augmented photocharge separation and multiplication is also expected in graphene, especially in the areas near the tips. We notice that very high responsivity of 10$^{7}$ A W$^{-1}$ have been reported by Liu et al [51] in more complex three-terminal Gr/Si devices with quantum gain due to photocarriers borrowed into graphene and reinvested several times in the external circuit during their lifetime. However, these devices require more complex circuitry than our multi-purpose two-terminal photodiode.

Figure 7. (a) $I-V$ characteristics of the graphene/Si-tip device in dark and under white LED illumination. The inset show the current at $V = -0.5$ V in a sequence of light on/off cycles. (b) Reverse current at $V = -0.5$ V under 880 nm IR irradiation, increased in time by stepwise changes of the input electrical power to the emitting diode (OD880F). The top inset displays the monotonic increase of the photocurrent of the graphene/Si-tip device while the IR diode input power is changed in smaller steps. The bottom inset shows the current of the graphene/Si-tip versus the IR diode input electrical power.
4. Conclusions

In conclusion, we have fabricated and extensively characterized a novel Gr/Si heterojunction obtained by CVD graphene transfer over a nanotip patterned Si-substrate. We have measured the relevant junction parameters and shown better performance of the Gr/Si-tip device with respect to its planar counterpart. Without adding barrier inhomogeneity, the tip geometry enables linear tuning of the Schottky barrier height, hence of the diode current, by a single applied bias, thus implementing a two terminal barrier. The textured surface improves light absorption and photocurrent collection and enables internal gain through impact ionization leading to higher responsivity.

This study represents a step forward toward the integration of graphene into existing Si technology for new generation optoelectronic devices.

References

[1] An X, Liu F, Jung Y and Kar S 2013 Tunable graphene–silicon heterojunctions for ultrasensitive photodetection Nano Lett. 13 909–16
[2] Ferrari A et al 2013 Science and technology roadmap for graphene, related two dimensional crystals, and hybrid systems Nanoscale 7 4599–810
[3] Riazimuth S, Bahlisch A, Schneider D, Kataria S, Passi V, Yim C, Duesberg G S and Lemme M C 2016 Spectral sensitivity of graphene/silicon heterojunction photodetectors Solid-State Electron. 115 207–12
[4] An X, Liu F and Kar S 2013 Optimizing performance parameters of graphene–silicon and thin transparent graphite–silicon heterojunction solar cells Carbon 57 329–37
[5] Belhara S K, Nayak S, Mukhopadhyay I and Jani O 2014 Junction characteristics of chemically-derived graphene/p-Si heterojunction solar cell Carbon 67 766–74
[6] Ruan K, Ding K, Wang Y, Diao S, Shao Z, Zhang X and Jie J 2015 Flexible graphene/silicon heterojunction solar cells J. Mater. Chem. A 3 14370–7
[7] Kim H-Y, Lee K, McEvoy N, Yim C and Duesberg G S 2013 Chemically modulated graphene diodes Nano Lett. 13 2182–8
[8] Singh A, Uddin A, Sudaishan T and Koley G 2014 Tunable reverse-biased graphene/silicon heterojunction schottky diode sensor Small 10 1555–65
[9] Fattah A, Khatami S, Mayorga-Martinez C C, Medina-Sánchez M, Baptista-Pires I and Merkoçi A 2014 Graphene/silicon heterojunction schottky diode for vapors sensing using impedance spectroscopy Small 10 1493–9
[10] Di Bartolomeo A, Giubileo F, Santandrea S, Romeo F, Citro R, Schroeder T and Lupina G 2011 Charge transfer and partial pinning at the contacts as the origin of a double dip in the transfer characteristics of graphene-based field-effect transistors Nano Technology 22 8
[11] Yang H, Heo J, Park S, Song H J, Seo D H, Byun K E, Kim P, Yoo I K, Chung H J and Kim K 2012 Graphene barrier, a triode device with a gate-controlled schottky barrier Science 336 1140–3
[12] Mehr W, Dabrowski J, Scheytt J C, Lipert G, Xie Y-H, Lemme M C, Otsling M and Lupina G 2012 Vertical graphene base transistor IEEE Electron Device Lett. 33 691–3
[13] Di Bartolomeo A, Santandrea S, Giubileo F, Romeo F, Petrosino M, Citro R, Barbara P, Lupina G, Schroeder T and Rubino A 2013 Effect of back-gate on contact resistance and on channel conductance in graphene-based field-effect transistors Diam. Rel. Mat. 38 19–23
[14] Vaziri S et al 2015 Going ballistic: graphene hot electron transistors Solid State Commun. 2013 224 64–75
[15] Lupina G et al 2016 Plasma-enhanced chemical vapor deposition of amorphous Si on graphene Appl. Phys. Lett. 2016 108 193105
[16] Di Bartolomeo A 2016 Graphene schottky diodes: an experimental review of the rectifying graphene/silicon heterojunction Phys. Rep. 606 1–58
[17] Tongay S, Lemaitre M, Xiao X, Gila B, Appleton B R and Hebard A F 2012 Rectification at Graphene-Semiconductor Interfaces: zero-gap semiconductor-based diodes Phys. Rev. X 2 9
[18] Mehr W, Wolf F, Frankenfeld H, Skaloud T, Hoppenr W, Bugiel E, Lürz J and Hunger B 1996 Ultra sharp crystalline silicon tip array used as field emitter Microelectron. Eng. 30 395–8
[19] Liu G et al 2013 Photodetection in hybrid single-layer graphene/fully coherent germanium island nanostructures selectively grown on silicon nanotip patterns ACS Appl. Mat. and Interf. 2016 8 2017–20
[20] Di Bartolomeo A et al 2014 Dislocation-free Ge nano-crystals via pattern independent selective Ge heteroepitaxy on Si Nano-Tip wafers Sci. Rep. 2016 6 22709
[21] Ruan K, Ding K, Wang Y, Diao S, Shao Z, Zhang X and Jie J 2015 Sheet resistance variation of graphene grown on annealed and mechanically polished Cu films RSC Adv. 6 46243–6
[22] Di Bartolomeo A, Giubileo F, Romeo F, Sabatino P, Carapella G, Lemmo L, Schroeder T and Lupina G 2015 graphene field effect transistors with niobium contacts and asymmetric transfer characteristics Nanotechnology 26 475202
[23] Tung R T 2001 Recent advances in Schottky barrier concepts Mat. Sci. and Eng. R35 1–138
[24] Tung R T 2014 The physics and chemistry of the schottky barrier height Appl. Phys. Rev. 1 011304
[25] Schroeder D K 2007 Semiconductor Material and Device Characterization (Hoboken, New Jersey: Wiley Interscience)
[26] Sue S M and Ng K K 2007 Physics of silicon devices (Hoboken, New Jersey: Wiley Interscience)
[27] Cheung S K and Cheung N W 1988 Extraction of schottky diode parameters from forward current–voltage characteristics Appl. Phys. Lett. 49 85
[28] Olikh O Y 2015 Review and test of methods for determination of the Schottky diode parameters J. Appl. Phys. 118 024502
[29] Werner H 1998 Schottky barrier and pn-junction/V plots—Small signal evaluation J. Appl. Phys. 87 291–300
[30] Li S S and Thurber W R 1977 The dopant density and temperature dependence of electron mobility and resistivity in n-type silicon Solid-State Electron. 20 609–16
[31] Jacoboni C, Canali C, Ottaviani G and Alberghi Quarranta A 1977 A review of some charge transport properties of silicon Solid-State Electron. 20 77–89
[32] Swirhun S E and Swanson R M 1986 Temperature dependence of specific contact resistivity IEEE Electr. Dev. Lett. 7 135–7
[33] Bolotin K I, Sikes K J, Hone J, Stormer H L and Kim P 2008 Temperature-dependent transport in suspended graphene Phys. Rev. Lett. 101 4
[34] Shao Q, Liu G, Teweldebrhan D and Balandin A A 2008 High-temperature quenching of electrical resistance in graphene interconnects Appl. Phys. Lett. 92 202108
[35] Skakalová V, Kästner A B, Yoo J S, Obergell D and Roth S 2009 Correlation between resistance fluctuations and temperature dependence of conductivity in graphene Phys. Rev. B 80 7
[36] Heo J, Chung H J, Lee S H, Yang H, Seo D H, Shin J K, Chung U I, Seo S, Hwang E H and Das Sarma S 2011 Nonmonotonic temperature dependent transport in graphene grown by chemical vapor deposition Phys. Rev. B 84 7
[37] Liu Y, Liu Z, Lew W S and Wang QJ 2015 Temperature dependence of the electrical transport properties in few-layer graphene interconnects Nano. Res. Lett. 8 7
[41] Liu Y, Li W, Qi M, Li X, Zhou Y and Ren Z 2015 Study on temperature-dependent carrier transport for bilayer graphene *Physica E* **69** 115–20

[42] Fang X-Y, Yu X-X, Zheng H-M, Jin H-B, Wang L and Cao M-S 2015 Temperature- and thickness-dependent electrical conductivity of few-layer graphene and graphene nanosheets *Phys. Lett. A* **379** 2245–51

[43] Werner J H and Gütter H H 1991 Barrier inhomogeneities at schottky contacts *J. Appl. Phys.* **69** 1522–33

[44] Parui S, Ruiter R, Zomer P J, Wojtaszek M, Van Wees B J and Baenjerre T 2014 Temperature dependent transport characteristics of graphene/n-Si diodes *J. Appl. Phys.* **116** 5

[45] Sinha D and Lee J U 2014 Ideal graphene/silicon schottky junction diodes *Nano Lett.* **14** 4660–4

[46] Tomer D, Rajput S, Hudy L J, Li C H and Li L 2015 Inhomogeneity in barrier height at graphene/Si(GaAs) schottky junctions *Nanotechnology* **26** 7

[47] Liang S-J and Ang L K 2015 Revised Diode Equ. Ideal Graphene-Semicond. Schottky Junction arXiv:1503.02758v2 7

[48] Liang S-J and Ang L K 2015 Electron thermionic emission from graphene and a thermionic energy converter *Phys. Rev. Appl.* **3** 014002

[49] Khurelbataar Z, Kid Y-H, Shim K-H, Cho H, Kim M-J, Kim Y-T and Choi C-J 2015 Temperature dependent current transport mechanism in graphene/germanium schottky barrier diode *J. Semicond. Techn. Sci.* **15** 15–17

[50] Chen C-C, Aykol M, Chang C-C, Levi A F J and Cronin S B 2011 Graphene-silicon schottky diodes *Nano Lett.* **11** 1863–7

[51] Liu F and Kar S 2014 Quantum carrier reinvestment–induced ultralight and broadband photocurrent response in graphene-silicon junctions *ACS Nano* **8** 10270–9

[52] Zhong H, Xu K, Liu Z, Xu G, Shi L, Fan Y, Wang J, Ren G and Yang H 2014 Charge transport mechanisms of graphene/silicon Schottky barrier diodes: a theoretical and experimental study *J. Appl. Phys.* **115** 8

[53] Khomyakov P A, Giovannetti G, Rusu P C, Brooks G, van den Brink J and Kelly P F 2009 First-principles study of the interaction and charge transfer between graphene and metals *Phys. Rev. B* **79** 12

[54] Song S M, Park J K, Sul O J and Cho B J 2012 Determination of work function of graphene under a metal electrode and its role in contact resistance *Nano Lett.* **12** 3887–92

[55] Xu Y, He K T, Schmucker S W, Guo Z, Koepeke J C, Wood J D, Lyding J W and Aluru N R 2011 Inducing electronic changes in graphene through silicon (100) substrate modification *Nano Lett.* **11** 2735–42

[56] Lin Y-J and Zeng J-J 2014 Determination of schottky barrier heights and Fermi-level unpinning at the graphene/n-type Si interfaces by X-ray photoelectron spectroscopy and kelvin probe *Appl. Surf. Sci.* **322** 225–9

[57] Rideout V L 1978 A review of the theory, technology and applications of metal-semiconductor rectifiers *Thin Solid Films* **48** 261–91

[58] Chang W, Shih C-H, Luo Y-X, Wu W-F and Lien C 2014 Drain-induced Schottky barrier source–side hot carriers and its application to program local bits of nanowire charge-trapping memories *Jap. J. Appl. Phys.* **53** 5

[59] Mao L-F, Ning H, Huo Z-L and Wang J-Y 2015 Physical Modeling of Gate–Controlled Schottky Barrier Lowering of Metal–Graphene Contacts in Top–Gated Graphene Field-Effect Transistors *Sci. Rep.* **5** 11

[60] Echtermeyer T J, Britnell L, Jansons P K, Lombardo A, Gorbatchev R V, Grigorenko A N, Geim A K, Ferrari A C and Novoselov K S 2011 Strong plasmonic enhancement of photovoltage in graphene *Nat. Commun.* **2** 5

[61] Furchi M et al Microcavity-integrated graphene photodetector *Nano Lett.* **12** 2773–7

[62] Amirmazlaghani M, Raissi F, Habibpour O, Vukusic J and Stake J 2013 Graphene-Si Schottky IR detector *IEEE J. Quantum Electron.* **49** 589–94

[63] Lv P, Zhang X, Zhang X, Deng W and Jie J 2013 High-sensitivity and fast-response graphene/crystalline silicon schottky junction-based near-IR photodetectors *IEEE Elect. Dev. Lett.* **34** 1337–9

[64] Khan F, Baek S-H, Kaur J, Fareed I, Mobin A and Kim J H 2015 Paraboloid structured silicon surface for enhanced light absorption: experimental and simulative investigations *Nano. Res. Lett.* **10** 576–84