Design and Simulation of 4-Bit Flash Analog to Digital Converter (ADC) for High Speed Applications

Disha Gaude*, Bathini Poornima, K.M. Sudharshan and Prashant V. Joshi

Department of ECE, REVA University, Yelahanka, Bengaluru − 560064, Karnataka, India; dishagaude@gmail.com, poornimaroyal1995@gmail.com, kmsudharshan@gmail.com, prashanthvjoshi@reva.edu.in

Abstract

Objective: To design 4-bit flash Analog to Digital Converter (ADC) for high speed applications. The objectives of the project are to design sample and hold circuit, high efficient DAC circuit, to design a high speed, low power and minimum delay CMOS comparator and thermometer to binary code convertor logic. Methodology: The main block of flash ADC is designing of comparator. For high speed applications Flash ADC requires comparator having high sensitivity and low power dissipation. In this we have used CMOS comparator with cascaded stages, each stage will help in increasing gain and sensitivity and reducing the all types of noises. First stage is the pre-amplifier stage whose output is given to the input of decision stage. Decision stage is followed by post-amplifier stage. Findings: In most papers for designing flash ADC they used dynamic comparator, these dynamic comparators are more difficult to design and will give more power dissipation. In our design we used CMOS comparator with cascaded stages, this type of comparator provides less power dissipation, less delay and high sensitivity by reducing the noise like kickback noise, offset voltages etc. The design is simulated in 180 nm Technology with Cadence Virtuoso Tool and LT spice. Designed comparator has Integral Non-Linearity (INL) and Differential Non-Linearity (DNL) error considered for design within +/- 0.5LSB. For N-bit flash ADC we have $2^N - 1$ comparators, whose outputs will generate patterns of 0's and 1's in form of thermometer code; in order to convert it into binary format we have used mux encoder. This mux encoder logic reduces area and very easy to design compared to other methods. Applications/Improvements: Flash ADC’s are used in various applications ranging from radar receivers, digital sampling, and LAN interface. The proposed design achieved a power dissipation of 0.121 mW with delay of 19.4 ns. The comparator block is designed and simulated. The sensitivity of the comparator is 0.003V.

1. Introduction

Analog to Digital Converter’s (ADC) have primary importance in converting real world analog signal to digitized signals in the form of 0 and 1. Among all ADC’s Flash is preferred due to its high speed in nature. Flash ADC’s are used in various applications ranging from radar receivers, digital sampling, and LAN interface. Figure 1 shows main blocks of flash ADC. In general for N-bit flash ADC needs $2^N$ resistor ladder, $2^{N-1}$ comparators, Thermometer to binary code convertor. Main four blocks in Flash ADC includes sample and hold circuit, DAC circuit, comparators and thermometer to binary code convertor.

In the A/D conversion process, first step is to convert continuous analog signal to discrete number of values and hold the signal till next clock pulse which is run by sample and hold block. This discrete signal is given as an input to comparators it compares the analog signal with the output of the DAC block. Comparator outputs as thermometer code are given to binary code convertor. The purpose of the comparator is to give the difference between the two applied voltages in terms of 0 and 1. The comparator output gives 1 when input given to positive terminal is equal or more than negative terminal of the comparator, otherwise it will give zero. The output from comparators generates a pattern of 1’s and 0’s, called as
thermometer code which is outputted to binary code conversion in order to convert it into binary format. Comparator is heart of the ADC. Figure 2 shows the block diagram of CMOS Comparator which is designed by preamp, latch and post amp stage.

Figure 2. Main block diagram.

The preamp stage improves the input signal and increases the susceptibility of the comparator. It also improves the signal strength by filtering the noise coming from previous stages. The positive feedback stage discriminates milli volt signal and finds the larger input signal. The post amplifier magnifies the data from positive feedback stage. Figure 3 shows N-bit Flash ADC circuit.

Figure 3. Flash ADC.

2. Literature Survey

Increasing speed, sampling rate and resolution and low power consumption is the main focus of the research on ADCs.

In1 presented a 7-bit 500-MHz flash ADC is designed achieving very low noise error and having very high propagation speed. This ADC architecture was simulated in cadence environment using gpdk90-nm CMOS technology with a power supply of 1.2-V. Simulated results achieved SNDR of 39.36 dB, SFDR of 40.75 dB and an ENOB of 6.25 bits at a sampling rate of 500 M Hz.

In2 present different types of ADCs. Different ADCs have their different encoding methods, conversion time, conversion methods, size, and resolution and simulated in different simulation environments. In preset world physical values, such as pressure, humidity, temperature and voice can be measured are in the form of analog (continuous) signals. In this paper, there are many types of ADCs which can be classified according to the applications and concept on which they were designed are showcase for processing real world analog signals. ADCs including, Direct conversion or parallel ADC (Flash), Successive Approximation (SAR) ADC, integrating ADC, Pipeline ADC are discussed. In some cases, many comparators are used to reduce the complexity of design, power consumption and improve the linearity and noise which are also explained in this paper.

In6 presented Low power 3 bit Flash ADC with less leakage power reduction by using SVL [self-controllable voltage level] technology and eliminating ladder resistor bank is designed and simulated. This paper, the focus is given on dynamic power, static power consumption and total delays of ADC. The Threshold Modified Comparator Circuit (TMCC) is used in order for reducing total power dissipation. The SVL technique used here reduces the leakage power dissipation.
In\textsuperscript{14} presented designed single-bit comparators and multi-bit flash ADCs using three flavours of periodic comparators; one flavour uses a Differential Quasi-One-junction (Superconducting Quantum Interference Devices (SQUID)) (DQOS) comparator, the second use a Differential SQUID Wheel (DSW) comparator and the third uses a Symmetric Differential SQUID Wheel (SDSW) comparator with time-interleaved clocks. This evaluation technique enables to quantify the comparator SNR, duty cycle distortion, and sensitivity to duty DC bias, in addition to comparison with simulated reconstruction using a similar scheme.

In\textsuperscript{15} presented among all high speed low power Flash ADC. A design with 3-bit resolution has been implemented using seven OTA based comparators with a reference voltage of 250mV and a high speed encoder have been implemented using four full adders upon which the integration of different block ADC has been designed. All the circuits are simulated using 180nm technology in Cadence Virtuoso Design environment. This paper demonstrates a high speed three bit flash ADC used for Wireless LAN applications. The designed converter is a practical approach targeted at low power high speed converter for wireless applications. This design is a flash based ADC converter with a finite output resolution of three bits and power consumption about223μW and occupies a chip area of 0.089287 mm.

In\textsuperscript{15} presented a fully integrated master-slave Emitter-Coupled Logic (ECL) comparator and a frequency divider implemented in 4H-SiC bipolar technology. In this paper the comparator consists of two latch stages, two level shifters and an output buffer stage. According to the simulation results the circuits have been tested up to 500 °C, the single ended output swing of the comparator is -7.73 V at 25 °C and -7.63 V at 500 °C with a -15 V supply voltage. The comparator consumes 585 mW at 25 °C. The frequency divider consisting of two latches shows a relatively constant output voltage swing over the wide temperature range. The output voltage swing is 7.62 V at 25 °C and 7.32 V at 500 °C.

In\textsuperscript{14} presented the design of the conventional three-stage comparator in 90-nm CMOS technology. The paper also provides a comparative analysis of the conventional comparator with the latch-based and hysteresis-based comparators and the circuit design and analysis has been...
done using Cadence at 1 V supply voltage. From the comparative analysis, it is seen that the offset voltage of the conventional comparator is less than others. Noise immunity of the hysteresis comparator is better than other comparators. If the area is concerned, the latch based comparator is better.

In\textsuperscript{8} presented Analysis and design of a high-speed comparator with improved input referred offset is presented in this paper. In this paper comparator is designed in TSMC low power CMOS technology under 1.2 V power supply and new presented comparator has low power consumption and utilizes dual offset cancellation technique. According to the simulation results the minimum convertible input voltage is calculated to be 52 µV and the propagation delay at this worst case is equal to 219 ps and the power consumption at 1 GHz clock frequency is 755 µW.

In\textsuperscript{16} presented an ultra-high speed and low offset preamplifier-latch comparator, the comparator use two negative resistors parallel with positive resistors as load resistors of preamplifier to improve its gain so as to reduce offset voltage and meanwhile, the comparator uses a novel method to reduce the recovery time of regenerative stage by add a pre-set quiescent current. Based on TSMC 0.18um CMOS process model, simulated results show the comparator can work under ultra-high speed clock frequency 1GHz and the comparator has a low offset voltage (0.9mv), a short fall delay time (60ps) and rise delay time (50ps). With 1V swing, it is suitable for 10bit 1GSPS high speed ADC.

In\textsuperscript{5} presented a 8-bit Successive Approximation Register (SAR) ADC is designed using non-redundant SAR structure and sequencer/code Register structure for low power operation. In this work, op-amp based comparator is used instead of dynamic latched comparator. Voltage mode R-2R ladder DAC is used to provide analog signal for Comparison to the comparator. The proposed SAR ADC draws a small amount of power 1.49mW for non-redundant SAR logic structure and 1.65mW for sequencer/code register structure at 1.2volt supply and 14MHz sample frequency.

The conclusion drawn from the literature survey is as follows:

1. Various comparator architectures are available in literature. It is found that, dynamic comparators have less power dissipation and input offset voltage.
2. Among all encoder logics studied in papers, encoder logic using mux reduces the power dissipation and area.
3. Various ADC architectures are available in literature. It is found that, Flash ADC is used in high speed applications; SAR ADC is used for medium to high resolution and less power consumption applications. For applications including precision and industrial measurement sigma-delta ADC is used and for voice band and audio applications pipeline ADC is used.

3. Proposed Architecture

3.1 Comparator

3.1.1 Preamplifier

Figure 4 shows Preamplifier stage of the comparator comprises of a single stage diff amp with active circuitry. The preamplifier stage helps in minimizing offset voltage\textsuperscript{17}. The preamp strengths the input signal to increase the speed of comparator, because large the difference to positive feedback, faster the speed of the positive feedback stage makes the good decision\textsuperscript{11}.

![Image of Preamplifier stage.]

Figure 4. Preamplifier stage.

![Image of Buffer circuit.]

Figure 6. Buffer circuit.
3.1.2 Positive Feedback Circuit

Figure 5 shows the positive feedback circuit is basically a simple latch circuit. It takes input from the preamp circuit and provides output in terms of 0's and 1's depending on if the inputted signal is high or low

\[
\beta_4 = \beta_3 = \beta_8 \\
\beta_8 = \beta_6 = \beta_7
\]

Figure 5. Positive feedback circuit.

3.1.3 Output Buffer

The output of the positive feedback stage is given to buffer stage. Figure 6 shows buffer circuit. This stage simply consist back to back CMOS inverters. This stage boosts the signal coming from positive feedback stage to desirable level

3.2 Thermometer to Binary Code Convertor

The block is required to get the correct binary values of the applied input analog signal. It encodes set of zero's and one's coming from comparators to binary format. Figure 7 shows realization of binary code converter circuit using multiplexor. In our design we used 2:1 multiplex for realization of binary code convertor circuit. It has 15 inputs and 4 outputs

Figure 7. Realization of binary code converter circuit using multiplexor.

4. Simulation Results

Figures 8 and 9 show schematic and output of sample and hold circuit design for 0.1MHz. Figure 10 shows the schematic of realization of 2:1 mux by using NAND gates.

Figure 8. Schematic of S/H circuit.

Figure 9. Output waveforms of S/H circuit.

Figure 10. Schematic of realization of 2:1 mux by using NAND gates.

Figure 11. Schematic of binary code converter for 4-bit flash ADC.
Figure 11 shows the schematic of binary code converter for 4-bit flash ADC. Figure 12 and 13 shows the schematic and output of comparator circuit. Figures 14 and 15 shows the final schematic and output of 4-bit Flash ADC simulated in cadence virtuoso tool.

![Figure 12. Comparator circuit diagram in cadence.](image1)

![Figure 13. Comparator output.](image2)

![Figure 14. 4-bit Flash ADC circuit diagram in cadence.](image3)

![Figure 15. 4-bit flash ADC output.](image4)

## 5. Conclusion and Future Work

The sample and hold circuit, DAC, comparator and Thermometer to binary code converter is designed and simulated in CADENCE virtuoso tool using 180 nm technologies and also verified by LT spice tool. The various analysis like AC, DC and transient analysis are performed for above said functional blocks with the help of CADENCE tool. The comparator design achieved sensitivity of 3mV, having power dissipation 35.5µW and total propagation delay of 5.1 ps. The proposed flash ADC design achieved a power dissipation of 0.091 mW with delay of 19.4 ns. The flash ADC is working as per the specifications. The Integral Non-Linearity (INL) and Differential Non-Linearity (DNL) achieved are within the +/- 0.5 LSB. The proposed architecture can be extended to medium to high resolution applications. For comparator design offset cancellation techniques can be adopted in order to reduce the offset voltage which improves the efficiency of Flash ADC. For thermometer to binary code converter logic can be implemented using another technique instead of multiplexers to reduce area and power dissipation.

## 6. Acknowledgement

I am extremely thankful to Dr. Rajashekhar C Biradar, Director of the school of Electronics and Communication Engineering, Prof. Prashanth V Joshi coordinator, Mr. H. G. Yatheesh from VLSI industry for their valuable guidance and useful suggestions to work effectively with my project.
7. References

1. Jayakumar A, Vishnu K. A 7-bit 500-MHz flash ADC. First International Conference on Computational Systems and Communications (ICCSC), Trivandrum; 2014. p. 75–79. https://doi.org/10.1109/COMPSC.2014.7032624.

2. Labhane MB, Palsodkar P. Various architectures of analog to digital converter. International Conference on Communications and Signal Processing (ICCSP), Meltmaruvathur; 2015. p. 119–203. https://doi.org/10.1109/ICCSP.2015.7322696.

3. Mukherjee S, Dutta A, Roy S, Sarkar CK. Implementation of low power programmable flash ADC using IDUDGMOSFET, IEEE Transactions on Circuits and Systems II: Express Briefs. 2018; 65(7):844–48. https://doi.org/10.1109/TCSII.2017.2728619.

4. Baringer A, Jensen J, Burns L, Walden B. 3-bit, 8 GSPS flash ADC. Proceedings of 8th International Conference on Indium Phosphide and Related Materials, Schwabisch-Gmund, Germany; 1996. p. 64–67.

5. Biswas S, Kumar Das J, Prasad R. Design and Implementation of 4 Bit Flash ADC Using Low Power Low Offset Dynamic Comparator. International Conference on Electrical, Electronics, Signal, Communication and Optimization; 2015. p. 1–6. https://doi.org/10.1109/EESCO.2015.7253935.

6. Ubhi S, Tomar A, Kumar M. Low Power 3-Bit Flash ADC Design with Leakage Power Reduction at 45 nm Technology. Eighth International Conference on Information Science and Technology (ICIST), Cordoba; 2018. p. 280–87. https://doi.org/10.1109/ICIST.2018.8426136.

7. Weaver S, Hershberg B, Moon U. Digitally synthesized stochastic flash ADC using only standard digital cells, IEEE Transactions on Circuits and Systems I: Regular Papers. 2014; 61(1):84–91. https://doi.org/10.1109/TCSI.2013.2268571.

8. Yoshii Y, Asano K, Nakamura M, Yamada C. An 8 bit, 100 ms/s flash ADC, IEEE Journal of Solid-State Circuits. 1984; 19(6):842–46. https://doi.org/10.1109/JSSC.1984.1052235.

9. Kalyani M, Monica M. Design and analysis of high speed and low power 6-bit flash ADC. 2nd International Conference on Inventive Systems and Control (ICISC), Coimbatore; 2018. p. 742–47. https://doi.org/10.1109/ICISC.2018.8398897.

10. Proesel JE, Pileggi LT. A 0.6-to-1V inverter-based 5-bit flash ADC in 90nm digital CMOS. IEEE Custom Integrated Circuits Conference, San Jose, CA; 2008. p. 153–56. https://doi.org/10.1109/CICC.2008.4672046.

11. Mayur M, Siddharth RK, Kumar YBN, Vasantha MH. Design of Low Power 5-Bit Hybrid Flash ADC. IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, PA; 2016. p. 343–48. https://doi.org/10.1109/ISVLSI.2016.53.

12. Patil H, Raghavendra M. Low power dynamic comparator for 4 - bit Flash ADC. IEEE International Conference on Computational Intelligence and Computing Research (ICCIIC), Chennai; 2016. p. 1–4. https://doi.org/10.1109/ICCIIC.2016.7919550.

13. Lee J, Song J. Flash ADC architecture using multiplexers to reduce a preamplifier and comparator count. IEEE International Conference of IEEE Region 10 (TENCON 2013), Xi’an; 2013. p. 1–4. https://doi.org/10.1109/TENCON.2013.6718487.

14. Inamdar A, Sahu A, Ren J, Setoodeh S, Mansour R, Gupta D. Design and evaluation of flash ADC, IEEE Transactions on Applied Superconductivity. 2015; 25(3):1–5. https://doi.org/10.1109/TASC.2014.2365717.

15. Balasubramanian H. A flash ADC with reduced complexity, IEEE Transactions on Industrial Electronics. 1995; 42(1):106–08. https://doi.org/10.1109/41.345853.

16. Pernillo J, Flynn MP. A 1.5-GS/s flash ADC with 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm digital CMOS, IEEE Transactions on Circuits and Systems II: Express Briefs. 2011; 58(12):837–41. https://doi.org/10.1109/TCSI.2011.2168020.

17. Abualsaud A, Qaisar S, Ba-Abdullah SH, Al-Sheikh ZM, Akbar M. Design and Implementation of a 5-bit Flash ADC for Education. 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA), Ras Al Khaimah; 2016. p. 1–4. https://doi.org/10.1109/ICEDSA.2016.7818471.