Emulating long-term synaptic dynamics with memristive devices

Shari Lim Wei, Eleni Vasilaki, Ali Khiat, Iulia Salaoru, Radu Berdan, Themistoklis Prodromakis

The potential of memristive devices is often seeing in implementing neuromorphic architectures for achieving brain-like computation. However, the designing procedures do not allow for extended manipulation of the material, unlike CMOS technology, the properties of the memristive material should be harnessed in the context of such computation, under the view that biological synapses are memristors. Here we demonstrate that single solid-state TiO$_2$ memristors can exhibit associative plasticity phenomena observed in biological cortical synapses, and are captured by a phenomenological plasticity model called “triplet rule”. This rule comprises of a spike-timing dependent plasticity regime and a “classical” hebbian associative regime, and is compatible with a large amount of electrophysiology data. Via a set of experiments with our artificial, memristive, synapses we show that, contrary to conventional uses of solid-state memory, the co-existence of field- and thermally-driven switching mechanisms that could render bipolar and/or unipolar programming modes is a salient feature for capturing long-term potentiation and depression synaptic dynamics. We further demonstrate that the non-linear accumulating nature of memristors promotes long-term potentiating or depressing memory transitions.

In the past, artificial neural networks (ANNs) have been brain-inspired conceptions typically developed independently from neuroscience. As such, they have largely ignored biological characteristics; for instance, the key fact that synaptic connections among neurons are bounded, or inherently unreliable when transmitting a signal, having the possibility of undergoing revertible changes depending on the timing or frequency of the neuronal signals. Recent developments of dedicated hardware implementations of ANNs are leading to the design of synaptic learning mechanisms, which bare more similarities to the biological ones, compared to the methods and software algorithms driven by pure theory. Theoretical developments in the last decade further advanced the field by linking the learning theory back to the biological substrate. A key element in this direction was the use of more realistic brain cell models, spiking neurons, and novel synaptic plasticity models capturing both short- and long-term dynamics. Of particular interest are cases where the design of new learning mechanisms are constrained by the limitations of hardware, when the physics of the circuits and devices used are the reminiscent of the biophysics of the biological neurons and synapses modeled.

Several efforts have been made to implement these mechanisms by exploiting Complementary Metal-Oxide-Semiconductor (CMOS) topologies and emerging nanoscale cells. The complexity and capability of CMOS circuits vary, with some being able to capture short-or long-term plasticity or even both. And although a full CMOS approach has some benefits in terms of cost and flexibility, it typically requires considerable amount of chip area and power, thus making the integration of large-scale neural processing systems prohibitive. To alleviate challenges imposed by CMOS implementations, latest efforts are leveraging the attractive attributes of
emerging Resistive Random Access Memory (ReRAM) cells, also known as memristors\textsuperscript{15}, in particular exploiting their simple (two terminal) architecture and small footprint\textsuperscript{16}, their capacity to store multiple bits of information per cell\textsuperscript{17} and the low-power required for programming\textsuperscript{18}.

To this extent, memristors have been shown to be capable of qualitatively emulating long-term plasticity, such as Spike-timing Dependent Plasticity (STDP)\textsuperscript{19} and various STDP variations\textsuperscript{20,21}, as well as short-term plasticity (STP) (let us site our work here among others). Such approaches rely on non-volatile memory-state transitions based upon phase-change\textsuperscript{21,22} mechanisms or the diffusion of ionic-species within an active core\textsuperscript{23-25}. To date, many groups worldwide have shown how it is possible to induce timing-dependent conductance changes in memristive devices in a way that resemble the STDP induced changes in real synapses\textsuperscript{21-27}. However in most cases the equivalence between the physics of memristive devices and the physics governing the behavior of real synapses has been shown only at an abstract qualitative level. Our previous work focused on showing that single TiO\textsubscript{2} memristors exhibit STP-like phenomena, which can be used for spatiotemporal computation\textsuperscript{28}. In this work we demonstrate how single TiO\textsubscript{2} memristors are also capable of capturing long-term-synaptic dynamics using the same experimental protocols used to test real synapses, and reproducing the trend of a recently established data driven plasticity rule, the triplet rule\textsuperscript{7}, which exhibits a regime of spike timing dependent plasticity (STDP) behavior, where timing matters, and a regime of classical associative hebbian regime, where neurons that “fire together wire together”\textsuperscript{29-31}. To support this, we carry out detailed quantitative comparisons, with results of electrophysiology experiments with real synapses, and with data-driven computational neuroscience models. Most noteworthy, the best-fit data are within the range of biological cortical neuronal synapses.

**Memristive dynamics**

Our memristive device qualitatively represents a synapse (inset I of Figure 1a), with its conductance corresponding to the notion of a synaptic efficacy modulated via the arrival of a spike, i.e. a pulse applied pre-synaptically to the device’s top electrode (TE), shown in inset II of Figure 1a. The post-synaptic current entering the artificial neuron, from the device’s bottom electrode (BE), is proportional to the memristive conductance. Figure 1a depicts a microphotograph of one of our fabricated crossbar type TiO\textsubscript{2}-based memristors (fabrication details are given in Methods). The device comprises two Pt electrodes (TE and BE) that are separated by a stoichiometric TiO\textsubscript{2} active core (cross-section is shown in inset II of Figure 1a). Following an electroforming step (depicted in Figure S1), the devices’ electrical characteristics were first investigated via positive/negative ±2V voltage sweeps, resulting into a bipolar mode of switching: positive sweeps cause low- (LRS) to high-resistive state (HRS) transitions, while negative ones cause HRS to LRS transitions. This biasing cycle promoted a three orders of magnitude change in conductance (R\textsubscript{OFF}/R\textsubscript{ON}) as shown in Figure 1b. Alternative modes of switching can be realized by employing larger biasing unipolar voltage sweeps, as illustrated by the results presented in Figure 1c, where the HRS to LRS transition occurs when the positive voltage sweep reaches 3V. The co-existence of bipolar and unipolar switching in TiO\textsubscript{2} ReRAM cells, also reported in the literature\textsuperscript{32}, supports the hypothesis that the switching mechanism is filamentary
in nature. To test this hypothesis, we carried out a series of cyclic voltammetry measurements on pristine devices. Similar to Figures 1b and 1c, the devices are excited with a multitude of pulses of fixed duration (30ms) and interpulse time (30ms), with the amplitude of each pulse increasing each time at a fixed step (V=50mV) until switching was observed. Figure 1d illustrates the acquired OFF/ON resistive ratios for distinct voltage sweeps limits. It is shown that the switching trend (denoted as bipolar or unipolar) is contingent on the activity (pulsing events) of each device. Contrary to the bipolar mode case, where resistive switching is proclaimed via the displacement of O$_2$ vacancies, this onset threshold ascertains that unipolar switching is facilitated via Joule heating$^{33}$ that either annihilates existing, or forms new, conductive percolation paths across the TiO$_2$ active core.

The corresponding current-voltage (I-V) characteristics, with the classical pinched-hysteresis memristor signature$^{34}$ is shown in Figure 2a. After electroforming, the devices are originally in a LRS and a HRS can be achieved as the sweeping voltage bias approaches a set value Vset = 1.7V. Reversing the voltage polarity, the device switches onto a LRS at V$_{reset1}$ = -1.8V (Figure 2a). This action describes completely the bipolar behavior. The pinched hysteresis curve obtained is a clear fingerprint of a memristor$^{34,35}$. Figure 2b demonstrates three resistive states that were obtained from 50 repeated pulsing sequences, of 10µs pulse widths, as described in the corresponding figure inset. The multi-state capacity of our memristor is modeled in this case via a random circuit breaker network model$^{36-38}$, as illustrated in the corresponding inset schematics of Figure 2b to simulate the effect of local conductance changes within the active TiO$_2$ core on the overall conductance of the solid-state device. Considering that a SET potential will facilitate some local modification of the active material in the form of a conductive filament that in turn will result in a state modulation, we represent this change by altering some of the branch resistances to higher conductance values (colored lines). The number of filaments in R$_1$ and R$_2$ as well as the corresponding values for the low and high resistive branches is arbitrarily selected for matching the average measured resistive states across all cycles. The experimental and simulated results employed in the RCB model are in close correlation, validating the notion that the attained resistive states are due to filamentary formations/disruptions. Figure 2c depicts the non-linear accumulating nature of our TiO$_2$ memristors when subsequent identical voltage pulses have a decreasing effect on the modulation of the effective resistance of our prototypes. This programming method was also employed, when necessary, to set/reset our devices at intermediate resistive states throughout our experiments.

Provided that sufficient energy is delivered to the ReRAM memristor, the active core can undergo stable phase transitions, which translate into long-term changes in the conductance of the device. Figure 3a demonstrates how a presynaptic-only strong ("tetanic") stimulus of long duration can lead to LTP. This behavior is reminiscent of the presynaptic-only mediated form of LTP observed in biology$^{39}$. In this case, the energy accumulated at the device’s core, contributes to the creation of stable percolation channels. On the other hand, Figure 3b shows an example in which the same presynaptic-only stimulus leads an initially stronger synapse (higher initial conductance) to LTD, a non-volatile conductance decrease. This property of being able to induce either LTP or LTD depending on the initial value of the synaptic efficacy is commonly observed in biology, and referred to as weight
normalization\textsuperscript{40,41}. From the device physics perspective, we argue that starting the stimulation from high conductance levels (e.g., Figure 3b rather than Figure 3a) leads to accumulation of energy that saturates the available resources (O\textsuperscript{2} vacancies), beyond which new percolation channels are formed. In this case, supplementary energy is dissipated as Joule heating and the existing filaments are annihilated. To emphasize this behavior, the strong stimulation scheme of 9 spikes shown on Figure 3c was employed with 1\mu s (5\mu s) long pulses. It is interesting to note that the first conductance peaks of Figure 3b are in fact increasing, possibly due to the formation of some locally reduced TiO\textsubscript{2} phases, which later on however are counteracted by the annihilation of a percolation branch that results in a saturation of the response and eventually to LTD. A very similar effect was indeed reported in the mammalian neuromuscular junction, where a synaptic transmission event can be facilitating at first before being overwhelmed by depression\textsuperscript{42}.

**Associative long-term synaptic plasticity**

The long-term plasticity observed in our devices was shown to adhere with synaptic plasticity modifications produced by pair, triplet and quadruplet STDP\textsuperscript{43} as well as by frequency dependent STDP\textsuperscript{44} protocols. For this set of results a separate evaluating platform was designed that is shown in Figure 4. This circuit represents an analogue asynchronous implementation composed of two spike generating circuits acting as neurons and a nanoscale solid-state TiO\textsubscript{2} memristor as the synapse, denoted as M. The two pulsing circuits respectively feed voltage spikes into each end of a single element. Each spike generating circuit incorporates an mbed NXP LPC1768 microcontroller. The mBED Testbed also controls the SLAVE mBed to provide the postsynaptic spikes.

Sending a pair of pre- and post-synaptic spikes separated by a time interval T into each end of our memristor allows to simulate pair-based STDP (Figure 5a), for \Delta t = t_{\text{post}} - t_{\text{pre}} varying between \pm 100 ms, where \( t_{\text{pre}} \) and \( t_{\text{post}} \) are the times that the presynaptic and postsynaptic spike signals were elicited. The applied spikes are 3.5V square pulses that are 50\mu s wide. The memristor’s conductance was measured after each stimulating pattern of 60 spike pairs at a frequency of 1 Hz, and was used as a measure of synaptic efficacy. A positive (negative) change in conductance is observed when the pre-synaptic spike is applied before (after) the post-synaptic spike. This implies that the pre-post spike pair with \( \Delta t > 0 \) elicits potentiation; whereas when the timing was reversed depression occurs. The percentage change in conductance \( \Delta G \) was found to decrease with increasing \( |\Delta t| \). Our measured results were fitted with the Voltage-Triplet rule\textsuperscript{7,45} as if they were measurements from real synapses (details on the employed models can be found in supplementary material). Appropriately scaled measured biological synaptic data from references\textsuperscript{44,46} are also depicted along our results to illustrate the close phenomenological resemblance with results obtained from biological synapses. We should note here that the classical STDP curve is only elicited for moderate stimulating pulses in amplitude that are above the switching threshold of the memristor, but at the same time do not trigger a unipolar mode of switching that will result only in potentiation, as illustrated in supplementary materials.
During our testing, we noted that the initial conductance of the memristor influences the resultant change in conductance after stimuli. Focusing on the pair-based STDP protocol with \( \Delta t = \pm 1\text{ms} \), the observed synaptic modification, as indicated by a positive or negative percentage change in conductance, was recorded for a range of initial conductance values. The applied spikes are square pulses of amplitude 3.5V and pulse width 50\( \mu \)s. When the extent of synaptic modification was plotted against the initial conductance values, an inverse relationship can be established as shown in supplementary materials. As expected, the pre-post case (\( \Delta t = +1\text{ms} \)) elicited a positive percentage change in conductance resembling synaptic potentiation, while the post-pre case (\( \Delta t = -1\text{ms} \)) resulted in a negative percentage change in conductance equivalent to synaptic depression. For both cases, the fitted line showed that the modulus of percentage change in conductance \( \%\Delta G \) is inversely proportional to the initial conductance value. The use of logarithmic x-axis nevertheless indicates that the inverse relationship is non-linear. The inverse relationship between synaptic modification and initial synaptic strength of a synapse was also observed in biological synapses, with evident LTP occurring mainly in weak synapses. LTD however did not show any significant dependence on initial synaptic strength. This implies that synapses undergo potentiation until saturated, leading to negligible synaptic modification in stronger synapses\(^4\). It can thus be deduced that lower initial conductance will result in a more robust synaptic modification, suggesting the potential of calibrating the initial strength of the memristor to optimise the resultant conductance modification. The observed results also proposed the existence of a conductance saturation level within memristors.

To emulate triplet protocols, we extend the previously used pair pulsing patterns to accommodate three stimulating pulses. Our experimental triplet protocol consists of 60 sets of three spikes repeated at 1Hz frequency for two cases: pre-post-pre and post-pre-post, with the timings illustrated in the inset of Figure 5b. Each spike is a square pulse with amplitude 3.5V and pulse width 50\( \mu \)s. Experimental testing was carried out by applying the triplet protocol with different sets of spike timing intervals (\( \Delta t_1, \Delta t_2 \)). Both LTP and LTD are activated in the two sets of triplet configuration and the two processes seemingly integrate in a non-linear manner. Weak depression or no change is observed when potentiation occurs first, whereas potentiation dominates substantially when it occurs after depression. This observation appears to conform with the results of Wang et al.\(^4\) on hippocampal cultures, where “potentiation and depression cancel when potentiation is induced first, whereas potentiation dominates when it is induced second.” We note excellent qualitative agreement of the memristive and the biological synapse, with the exception of the post-pre-post protocol for timing (15,5), (5,15). A quadruplet protocol was also employed, as in the inset of Figure 5c, comprising a repetition of 60 sets of four spikes at a frequency of 1Hz. The spikes are square pulses of 3.5V amplitude and 50\( \mu \)s pulse width. For positive T, a pronounced potentiation is observed when T is small. As for negative T, potentiation is induced too but the effect is comparatively smaller, especially when T is large. We can deduce that potentiation is dominant when it follows depression, similar to the observation with triplets; a remarkable agreement with the data of Wang et al.\(^4\).
We further examined the dependence of the synaptic modification on the repetition frequency of standard spike-pairs (Figure 6). The pair of pre- and post-synaptic spikes was applied to each end of our memristor, with 60 pairs of pre- and post-synaptic spikes being repeated at regular intervals of T=1/f, where f is the frequency in Hz. The applied spikes have a 3.5V amplitude and pulse width 50μs and the complete testing involved systematically varying the frequency f with Δt fixed at ± 10 ms. The degree of potentiation is seen to increase with repetition frequency for the pre-post pairing case, with only minimal potentiation at low frequencies. On the other hand, the post-pre pairing resulted in depression at low frequencies, with a well-defined transition from potentiation (∆t =+10ms) to depression (∆t = -10ms) observed for the low-frequency range up to 30Hz, beyond which all spike pairings resulted in potentiation for all |Δt|. Our results conform to corresponding data from experiments conducted on visual cortical L5 neurons by Sjostrom et al. The minimal pre-post potentiation at low frequency range can be attributed to the spike pairs being too far apart. A large number of inputs need to be activated in synergy to produce pronounced low-frequency potentiation. As frequency increases, the spike pairs approach closer to one another; the post-synaptic spike that was precisely synchronized with a presynaptic spike within an LTD window begin to enter an LTP window for the preceding pre-synaptic spike. This could lead to the spike trains producing potentiation and depression interactions at the same time. The observation that depression ceased to exist and instead was replaced by potentiation beyond 30Hz suggests that potentiation dominates over depression when both interactions occur closely in time. From the memristors perspective, when the device is stimulated with moderate amplitude post-pre pulsing pairs at low frequencies, there is sufficient thermal relaxation in place so that the TiO$_2$ core will only endure a reversible field-driven reduction/oxidation. On the other side, as the stimuli pairs occur more sparsely, thermal effects would prevail solely imposing a reduction process and thus an overall increase in the device’s conductance.

**Summary**

In this work, we presented detailed and quantitative parallels between memristive devices, biophysically realistic models of synaptic dynamics, and electrophysiology experimental results obtained from real synapses. In particular, we demonstrated that single TiO$_2$ memristors are able to exhibit the properties of both the classic STDP rule and the Hebbian rule, in agreement with experimentally observed phenomena of synaptic plasticity [42]. Our memristive device is able to reproduce quantitatively (up to a scaling factor) a number of synaptic plasticity experiments, which include, apart from the standard STDP protocol, frequency STDP protocols, as well as protocols of triplets and quadruplets [42,43]. Our artificial synapse overall exhibits properties are remarkably similar to the triplet rule [29]. Further to its ability to demonstrate long-term plasticity, we have earlier demonstrated that the same type of devices also exhibits short-term plasticity. Earlier theoretical work has attempted to explain the development of specific connectivity motifs based on the interaction of short term and long term plasticity [20]. We believe that a next crucial step is to show that short-term plasticity and long-term plasticity mechanism may co-exist in the same single TiO$_2$ memristor by demonstrating the formation of such motifs in a neuromorphic memristive system.
**Figure 1** Solid-state TiO₂ ReRAM memristors can support both bipolar and unipolar non-volatile switching for emulating long-term plasticity. A top-view of a 2x2μm² active area and 10nm thick TiO₂ cross-bar architecture is shown in a), with insets I and II respectively depicting cross-sections of a chemical synapse and a pristine memristor (blue denotes the Pt TE and BE that correspond to pre- and post-synaptic terminals, with green and red corresponding to Ti and O₂ species that can be displaced within the functional core). Bipolar and unipolar switching modalities can co-exist in such devices, as respectively captured in b) and c); with exemplar OFF/ON resistive ratios acquired after voltage cyclometry captured in d).

**Figure 2** Electrical characteristics of our memristor prototypes. Shown are: a) pinched hysteresis I-V trend that indicates a memristor signature, b) continuous cycling (200 cycles) between three resistive states with measured and simulated response according to a filamentary formation model as shown next to each corresponding state and c) demonstration of the intrinsic accumulating non-linear response of our prototypes when programmed with voltage pulses of fixed amplitude (inset).

**Figure 3** Long-term memory transitions of a single TiO₂ memristor. Shown are: a) long-term potentiation (LTP), b) long-term depression (LTD) and c) pulsing sequence utilized for eliciting LTP/LTD behavior.

**Figure 4** Circuit schematic of evaluating platform employed in all long-term plasticity experiments presented in this work.

**Figure 5** The memristive synapse demonstrates associative long-term plasticity in excellent agreement with biological data. Shown are: a) pair-based STDP, b) triplets protocol and c) quadruplet protocol. and d) frequency dependence of pair-based STDP. Circular markers indicate measured data of our ReRAM memristors, while triangular markers indicate scaled data from biological synapses taken from references. Solid-lines and bars show the Voltage-Triplet rule fitted on the memristor measurements. Insets show the employed protocols for each case.

**Figure 6** The memristive synapse demonstrates associative long-term plasticity in excellent agreement with biological data. Shown are: a) frequency dependence of pair-based STDP. Circular markers indicate measured data of our ReRAM memristors, while triangular markers indicate scaled data from biological synapses taken from references. Solid-lines and bars show the Voltage-Triplet rule fitted on the memristor measurements. Insets show the employed protocols for each case.

**References**

1. Fusi, S. & Abbott, L. F. Limits on the memory storage capacity of bounded synapses. *Nat Neurosci* 10, 485–493 (2007).
2. Seung, H. S. Learning in spiking neural networks by reinforcement of stochastic synaptic transmission. *Neuron* 40, 1063–1073 (2003).
3. Abbott, L. F. & Nelson, S. B. Synaptic plasticity: taming the beast. *Nat Neurosci* 3, 1178–1183 (2000).
4. Werfel, J., Xie, X. & Seung, H. S. Learning curves for stochastic gradient
descent in linear feedforward networks. *Neural computation* **17**, 2699–2718
(2005).
5. Gerstner, W. & Kistler, W. M. *Spiking Neuron Models: Single Neurons,
Populations, Plasticity*. (Cambridge University Press, 2002).
6. Vasilaki, E., Frémaux, N., Urbanczik, R., Senn, W. & Gerstner, W. Spike-Based
Reinforcement Learning in Continuous State and Action Space: When Policy
Gradient Methods Fail. *PLoS Comp Biol* **5**, e1000586 (2009).
7. Clopath, C., Büsing, L., Vasilaki, E. & Gerstner, W. Connectivity reflects coding:
a model of voltage-based STDP with homeostasis. *Nat Neurosci* **13**, 344–352
(2010).
8. Mitra, S., Fusi, S. & Indiveri, G. Real-Time Classification of Complex Patterns
Using Spike-Based Learning in Neuromorphic VLSI. *IEEE Trans. Biomed.
Circuits Syst.* **3**, 32–42
9. Rasche, C. & Hahnloser, R. H. R. Silicon synaptic depression. *Biol Cybern* **84**, 57–62 (2001).
10. Bartolozzi, C. & Indiveri, G. Synaptic dynamics in analog VLSI. *Neural
computation* **19**, 2581–2603 (2007).
11. Dowrick, T., Hall, S. & McDaid, L. J. Silicon-based dynamic synapse with
depressing response. *IEEE Transactions on Neural Networks and Learning
Systems* **23**, (2012).
12. Diorio, C., Hsu, D. & Figueroa, M. Adaptive CMOS: from biological inspiration
to systems-on-a-chip. *Proceedings of the IEEE* **90**, 345–357 (2002).
13. Chicca, E., Indiveri, G. & Douglas, R. An adaptive silicon synapse. in **1**, (2003).
14. Rajendran, B. *et al.* Specifications of Nanoscale Devices and Circuits for
Neuromorphic Computational Systems. *IEEE Trans. Electron Devices* **60**, 246–
253 (2013).
15. Chua, L. Resistance switching memories are memristors. *Appl. Phys. A* **102**, 765–783 (2011).
16. Govoreanu, B. *et al.* 10×10nm2 Hf/HfOx crossbar resistive RAM with excellent
performance, reliability and low-energy operation. *International Technical
Digest on Electron Devices Meeting* **31**–**34** (2011).
doi:10.1109/IEDM.2011.6131652
17. Waser, R. & Aono, M. Nanoionics-based resistive switching memories. *Nature
Materials* **6**, 833–840 (2007).
18. Yang, X. & Chen, I.-W. Dynamic-Load-Enabled Ultra-low Power Multiple-State
RRAM Devices. *Sci. Rep.* **2**, (2012).
19. Zamarreño-Ramos, C. *et al.* On spike-timing-dependent-plasticity, memristive
devices, and building a self-learning visual cortex. *Front Neurosci* **5**, (2011).
20. Serrano-Gotarredona, T., Masquelier, T., Prodromakis, T., Indiveri, G. &
Linares-Barranco, B. STDP and STDP Variations with Memristors for Spiking
Neuromorphic Learning Systems. *Frontiers in ...* **7**, 1–15 (2013).
21. Li, Y. *et al.* Ultrafast Synaptic Events in a Chalcogenide Memristor. *Sci. Rep.* **3**, (2013).
22. Kuzum, D., Jeyasingh, R. G. D., Lee, B. & Wong, H. S. P. Nanoelectronic
Programmable Synapses Based on Phase Change Materials for Brain-Inspired
Computing. *Nano Lett* **12**, 2179–2186 (2012).
23. Jo, S. H. et al. Nanoscale Memristor Device as Synapse in Neuromorphic Systems. *Nano Lett* **10**, 1297–1301 (2010).
24. Yu, S., Wu, Y., Jeyasingh, R., Kuzum, D. & Wong, H. P. An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation. *IEEE Trans. Electron Devices* **58**, 2729–2737 (2011).
25. Seo, K. et al. Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device. *Nanotechnology* **22**, 254023 (2011).
26. Subramaniam, A., Cantley, K., Bersuker, G., Gilmer, D. & Vogel, E. Spike-timing-dependent Plasticity using Biologically Realistic Action Potentials and Low-temperature Materials. (2013).
27. Mayr, C. et al. Waveform Driven Plasticity in BiFeO3 Memristive Devices: Model and Implementation. 1709–1717 (2012).
28. Buonomano, D. & Carvalho, T. P. A novel learning rule for long-term plasticity of short-term synaptic plasticity enhances temporal processing. *Frontiers in Integrative Neuroscience* **5**, 1–11 (2011).
29. Pfister, J. P. Triplets of Spikes in a Model of Spike Timing-Dependent Plasticity. *Journal of Neuroscience* **26**, 9673–9682 (2006).
30. Vasilaki, E. & Giugliano, M. Emergence of Connectivity Motifs in Networks of Model Neurons with Short- and Long-Term Plastic Synapses. *PLoS One* **9**, e84626–17 (2014).
31. Esposito, U., Giugliano, M. & Vasilaki, E. Adaptation of short-term plasticity parameters via error-driven learning may explain the correlation between activity-dependent synaptic properties, connectivity motifs and target specificity. *Front Comput Neurosci* **8**, (2015).
32. Jeong, D., Schroeder, H. & Waser, R. Coexistence of Bipolar and Unipolar Resistive Switching Behaviors in a Pt/TiO/Pt Stack. *Electrochemical and solid-state letters* **10**, G51 (2007).
33. Kim, K. M., Jeong, D. S. & Hwang, C. S. Nanofilamentary resistive switching in binary oxide system; a review on the present status and outlook. *Nanotechnology* **22**, 254002 (2011).
34. Chua, L. O. Memristor-The missing circuit element. *Circuit Theory, IEEE Transactions on* **18**, 507–519 (1971).
35. Kim, H., Sah, M. P. & Adhikari, S. P. Pinched Hysteresis Loops is the Fingerprint of Memristive Devices. *arXiv.org cond-mat.mes-hall*, (2012).
36. Lee, S. B. et al. Interface-modified random circuit breaker network model applicable to both bipolar and unipolar resistance switching. *Appl. Phys. Lett.* **98**, 033502 (2011).
37. Shihong, M. W., Prodromakis, T., Salaoru, I. & Toumazou, C. Modelling of Current Percolation Channels in Emerging Resistive Switching Elements. *arXiv.org cond-mat.mes-hall*, (2012).
38. Chae, S. C. et al. Random Circuit Breaker Network Model for Unipolar Resistance Switching. *Adv. Mater.* **20**, 1154–1159 (2008).
39. Sarihi, A. A. et al. Cell type-specific, presynaptic LTP of inhibitory synapses on fast-spiking GABAergic neurons in the mouse visual cortex. *Journal of Neuroscience* **32**, 13189–13199 (2012).
40. Kempter, R., Gerstner, W. & Hemmen, von, J. L. Hebbian learning and spiking
neurons. *Phys. Rev. E* **59**, 4498–4514 (1999).

41. van Rossum, M. C. M., Bi, G. Q. G. & Turrigiano, G. G. G. Stable Hebbian learning from spike timing-dependent plasticity. *Journal of Neuroscience* **20**, 8812–8821 (2000).

42. Hubbard, J. I. Repetitive stimulation at the mammalian neuromuscular junction, and the mobilization of transmitter. *The Journal of physiology* **169**, 641–662 (1963).

43. Tsodyks, M., Pawelzik, K. & Markram, H. Neural networks with dynamic synapses. *Neural computation* **10**, 821–835 (1998).

44. Wang, H.-X., Gerkin, R. C., Nauen, D. W. & Bi, G.-Q. Coactivation and timing-dependent integration of synaptic potentiation and depression. *Nat Neurosci* **8**, 187–193 (2005).

45. Clopath, C., Ziegler, L., Vasilaki, E., Büsing, L. & Gerstner, W. Tag-Trigger-Consolidation: A Model of Early and Late Long-Term-Potentiation and Depression. *PLoS Comp Biol* **4**, e1000248 (2008).

46. Sjöström, P. J., Turrigiano, G. G. & Nelson, S. B. Rate, timing, and cooperativity jointly determine cortical synaptic plasticity. *Neuron* **32**, 1149–1164 (2001).

47. Bi, G. Q. G. & Poo, M. M. M. Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. *Journal of Neuroscience* **18**, 10464–10472 (1998).

**Methods Summary**

All memristor prototypes exploited in this work were fabricated by the following process flow. 200nm of SiO₂ was thermally grown on top of 4-inch Si wafer, with 5nm Ti and 30nm Pt layers deposited via electron-gun evaporation to serve as the bottom electrodes (Ti is used as an adhesion layer). An RF magnetron sputtering system was used to deposit the active TiO₂ core from a stoichiometric target, with 30sccm Ar flow at a chamber pressure of P=10⁻⁵mbar. Finally, all top Pt electrodes were deposited by electron-gun evaporation. A lift-off process was employed for patterning purposes prior each metal deposition. Good lift-off was accomplished via using two photoresist layers, LOR10 and AZ 5214E respectively, and conventional contact optical photolithography methods were used to define all layers. All finalized wafers were then diced, to attain 5x5mm² memristor chips, which were wire-bonded in standard packages for measurements. Preliminary characterization of all samples took place on wafer by employing a Wentworth semi-automatic prober and a Keithley SCS-4200 semiconductor characterization suite.

The cross-section of our memristor prototypes appearing on the inset of Figure 1a is a 256x256 pixel EDX map of a pristine (as-fabricated) device. This map was taken at 50μs dwell time, 1.2nA beam current and 8mins acquisition time on a FEI Titan G2 ChemiSTEM 80-200 microscope.

**Supplementary Information** is available in the online version of the paper.

**Acknowledgements** We acknowledge the financial support of the eFutures XD EFXD12003-4, the CHIST-ERA ERA-Net and EPSRC EP/J00801X/1, EP/K017829/1 and FP7-RAMP. We are also grateful to Profs. Jesper Sjöström and Guoqiang Bi for giving us permission to use their data in this manuscript and for providing detailed information on the experimental protocols used to acquire their data. Their support
was essential for benchmarking our experimental set ups and data against real biological synapses.

**Author Contributions** T.P. and E.V. conceived the experiments. T.P. and A.K. fabricated the samples. E.V. modeled the plasticity phenomena. S.L.W., R.B. and I.S. performed the electrical characterization of the samples. All authors contributed in the analysis of the results and in writing the manuscript.

**Author Information** Reprints and permissions information is available at. The authors declare no competing financial interests. Correspondence and requests for materials should be addressed to T.P. (t.prodromakis@soton.ac.uk).

**Figure 1**

![Figure 1](image1)

**Figure 2**

![Figure 2](image2)
Figure 3

(a) LTP

(b) LTD

(c) (500 ms interpulse timing, 1 µs/5 µs, pulse width)

Figure 4

Figure 5
Figure 6

![Graph showing changes in ∆G/G₀ (%) with frequency (1/T) in Hz for pre and post conditions.](image)