C3PU: Cross-Coupling Capacitor Processing Unit Using Analog-Mixed Signal for AI Inference

DIMA KILANI, (Member, IEEE), BAKER MOHAMMAD, (Senior Member, IEEE), YASMIN HALAWANI, (Member, IEEE), MOHAMMED F. TOLBA, (Member, IEEE), AND HANI SALEH, (Senior Member, IEEE)

System on Chip Center (SoCC), Department of Electrical Engineering and Computer Science, Khalifa University, Abu Dhabi, United Arab Emirates

Corresponding author: Dima Kilani (dima.kilani@ku.ac.ae)

This work was supported by the Khalifa University of Science and Technology under Award RC2-2018-020.

ABSTRACT This paper presents a novel cross-coupling capacitor processing unit (C3PU) that supports analog-mixed signal in-memory computing to perform multiply-and-accumulate (MAC) operations. The C3PU consists of a capacitive unit, a CMOS transistor, and a voltage-to-time converter (VTC). The capacitive unit serves as a computational element that holds the multiplier operand and performs multiplication once the multiplicand is applied at the terminal. The multiplicand is the input voltage that is converted to a pulse width signal using a low power VTC. The transistor transfers this multiplication where a voltage level is generated. A demonstrator of $5 \times 4$ C3PU array that is capable of implementing 4 MAC units is presented. The design has been verified using Monte Carlo simulation in 65 nm technology. The $5 \times 4$ C3PU consumed energy of 66.4 fJ/MAC at 0.3 V voltage supply with an error of 5.7%. The proposed unit achieves lower energy and occupies a smaller area by $3.4 \times$ and $3.6 \times$, respectively, with similar error value when compared to a digital-based $8 \times 4$-bit fixed point MAC unit. The C3PU has been utilized through an iris flower classification utilizing an artificial neural network which achieved a 90% classification accuracy compared to ideal accuracy of 96.67% using MATLAB.

INDEX TERMS Artificial neural network, analog computing cross-coupling capacitor, inference, MAC.

I. INTRODUCTION

Multiply-and-accumulate (MAC) units are essential building blocks for digital processing units that are used in a multitude of applications, including artificial intelligence (AI) for edge devices, signal/image processing, convolution, and filtering [1]. Recently, research has been focused on AI applications to address complex machine learning problems such as image/speech recognition and language translation [2]. Deep neural networks (DNNs) are widely utilized in such applications since it can achieve high accuracy [3]. However, DNN algorithms are computationally intensive, with large data sets that require high memory bandwidth. This results in memory access bottlenecks that introduce considerable energy and performance challenges. The memory access energy is 1-3 orders of magnitude higher than the compute energy [4]. However, DNNs are approximate in nature, and many AI applications can tolerate lower accuracy [5]. This opens the opportunity for potential tradeoffs between energy efficiency, accuracy, and latency.

One direction to reduce the need for explicit memory access is to utilize in-memory computing (IMC) architectures. It has significant advantages in energy efficiency and throughput compared to traditional computing that is based on von Neumann architecture [6]. IMC can be implemented in digital [7], [8], analog [9], [10] or time [11], [12] domains for computing in artificial neural network (ANN), convolutional neural network (CNN), and DNN. Analog computing has gained a great interest as it shows significant advantages in computing efficiency especially for larger crossbar array sizes [13]. One way to implement analog computing is through the utilization of memristive devices that store the weights as conductance values [9], [14]. The voltage signal is applied to the memristor crossbar and a multiplication by each memristor produces output current, according to Ohm’s law, that is accumulated across each column. Although the non-volatile memristor device has the feature to work in the analog domain, it suffers from low endurance and sneak path issues that may cause a...
state disturbance [15]. Another way of computing in the analog domain is through capacitive network. The work demonstrated by IBM in [10] utilizes the capacitor as an analog memory to store the weights as charges that control the conductance of the transistors. However, the limitation of this solution is the relatively large and complex biasing circuit that is required to control the charges on the capacitor in addition to the non-linearity due to the variations of the drain-to-source voltage of the transistor. The work in [16] discusses the circuit design of an analog processor used for CNN face detection. It implements the analog memory through a sampling capacitor, an input capacitor, a unity gain buffer and several switches whereas the computation is deployed using SRAM. The work in [17] utilizes a CNN for face detection based on a hybrid analog-digital processor. It implements an analog memory using capacitor and source follower whereas the multiplication with the weight is performed using a switched drain regulation current mirror (SDR-CM). The analog-based computing is utilized only for the first layer in the CNN to reduce the power consumption. Note that the analog computing in both [16] and [17] works includes two separate blocks, one for storage and the other for computation. To eliminate the usage of additional block of the memory, the work in [18] utilizes a switched capacitor circuit where the weights are stored in the capacitors and the convolution operation is performed simultaneously. The work in [6] employs both 8T-SRAM as a memory and cross-coupling capacitor as an accumulator to perform binary MAC operation using bitwise XNOR gate. To implement an analog circuit where the weights are stored in the capacitors and the implementation of the MAC operations in a 5 × 4 C3PU crossbar architecture. Section IV shows an example of C3PU’s potential application targeting iris flower classification using ANN architecture in 65 nm CMOS technology. Finally, Section V concludes the paper.

II. PROPOSED C3PU CIRCUIT AND OPERATION

The following subsections discuss the operational details of the proposed C3PU. The basic principle of the contribution is based on using a coupling capacitance to transfer the voltage to the transistor’s gate. The generated voltage is linearly proportional to the current passed through the transistor.

A. C3PU OPERATION

Figure. 1a shows the proposed C3PU circuit that performs in-memory multiplication operation. The C3PU consists of a CMOS transistor and a capacitive unit that includes a cross-coupling capacitor $C_c$, a capacitor $C_b$ connected between the gate of the transistor and the ground, and a transistor’s gate capacitor $C_g$. The modulated input voltage amplitude $V_{in}$, which is the first multiplication operand, is applied at the terminal of the capacitive unit. The second operand is stored in the capacitive unit as an equivalent capacitance ratio $X_{eq} = \frac{C_c}{C_c + C_b + C_g}$. The capacitive computational unit multiplies the two operands and generates a voltage $V_g$ that is a function of $V_{in}$, $C_c$, $C_b$, and $C_g$ as given in Eq. 1. $V_g$ is applied to the gate of CMOS transistor producing a drain-source current $I_{ds}$ as given in Eq. 2 where $G_m$ is the transistor’s transconductance. Note that $I_{ds}$ is proportional to the multiplication of its two operands $V_{in}$ and $X_{eq}$. Since the multiplication is linear, the transistor must also operate in a linear mode in order to transfer the multiplication correctly to
the output in an electrical current form.

\[
V_g = V_{in} \frac{C_c}{C_c + C_b + C_g} \tag{1}
\]

\[
I_{ds} = G_m \times V_g = G_m \times V_{in} \frac{C_c}{C_c + C_b + C_g} \tag{2}
\]

The value of \(V_g\) determines the operational mode of the transistor and affects its transconductance value and hence its linearity. Figure 2 depicts the \(I_{ds}\) of the transistor versus \(V_g\) at \(VDD_{C3PU} = 0.3\) V. As shown in the figure, \(I_{ds}\) is approximately linear only when \(V_g\) is between 0.5 V and 0.8 V with a transconductance slope of 230.13 \(\mu\)S and a mean square error (MSE) of 2.37 pS between the observed and expected ones. The linearity over a small range of \(V_g\) creates some design constraints. First, the input voltage has to be selected within a certain high value range. This means that \(V_{in}\) requires normalization to tolerate the low \(V_{in}\) values resulting in a mapping error. Second, even though \(V_{in}\) is high, the capacitance ratio \(X_{eq}\) should also be high enough to provide a large \(V_g\) value to run the transistor in linear mode.

To overcome the former issues that significantly affect the functionality of the proposed C3PU multiplier, the analog input voltage will be processed in the time domain rather than the voltage domain. This is achieved using a voltage-to-time converter (VTC), as shown in Fig. 1b, by converting the amplitude of analog input \(V_{in}\) into time delay to generate a modulated pulse width signal \(V_{pw}\). This way, the voltage level of \(V_{pw}\) is ensured to be high and having a value equal to the VTC’s supply voltage \(VDD = 1\) V. Consequently, the transistor will always operate in linear mode giving that \(X_{eq}\) is selected within a specific high range between 0.5 and 0.75 and \(VDD_{C3PU}\) is low with a value of 0.3 V. If \(X_{eq} > 0.75\), then the value of \(V_g\) will saturate. The resultant \(I_{ds}\) becomes a function of \(V_{pw}\) as shown in Eq. 3 that is linearly proportional to the time delay. The proposed VTC circuit design, as discussed in section II-B achieves high conversion linearity over a wide range of \(V_{in}\). This guarantees that the C3PU performs a valid multiplication between \(V_{in}\) and \(X_{eq}\) by: a) providing a linear conversion from \(V_{in}\) to \(V_{pw}\), and b) running the transistor in linear mode.

\[
I_{ds} = G_m \times V_g = G_m \times V_{pw} \frac{C_c}{C_c + C_b + C_g} \tag{3}
\]

Presenting the data \(V_{in}\) in the time domain has several advantages over the voltage domain, since both time and capacitance scale better with technology. In addition, it has less variations and provides better noise immunity compared to the voltage domain where the signal-to-noise ratio is degraded due to voltage scaling [20].

B. PROPOSED VOLTAGE-TO-TIME CONVERTER (VTC)

Figure 3 shows the block diagram of the proposed VTC circuit design. It consists of a sampling circuit, an inverter, and a current source. To achieve voltage-to-time conversion, the VTC has two operating phases: sampling and evaluation. The basic principle is to transfer the charges from the input to the capacitor during the sampling phase and then discharge this capacitor through a current source during the evaluation phase. A simple inverter is used to transfer the time it takes to discharge the capacitor into a delay. The delay will be linearly proportional to the input voltage.

During the sampling phase, as shown in Fig. 3b, \(S_1\) and \(S_4\) turn on when the clock \(V_{clkb} = 1\) V and \(S_2\) and \(S_3\) are off when the inverted clock \(V_{clkb} = 0\). The capacitor \(C_1\) is precharged with a voltage \(V_s\) that is equal to the input voltage value \(V_{in}\). The capacitor \(C_2\) is charged with a voltage \(V_s\) that is equal to the supply voltage \(VDD\). During the evaluation phase, as shown in Fig. 3c, \(S_1\) and \(S_4\) turn off when \(V_{clkb} = 0\) and \(S_2\) and \(S_3\) turn on when \(V_{clkb} = 1\) V. The node \(V_s\) is coupled to \(V_{clkb}\). In this phase, the functionality of the VTC depends on \(V_{in}\). When \(V_{in}\) is high, i.e., \(V_{in} = VDD\), then, \(V_s = V_{clkb}\) and the initial charge across the capacitors is \(Q_i = VDD(C_1 + C_2)\).
The switches \( S_2 \) and \( S_4 \) are replaced by \( M_3 \) and \( M_7 \), respectively. The current source is simply implemented using \( M_A \) and controlled by a bias voltage \( V_b \) to operate in the saturation region. The inverter is realized by \( M_A \) and \( M_B \). To generate a pulse width signal \( V_{pw} \), a digital logic block of inverter and AND gate is added. During the sampling phase, when \( V_{clk} = 0 \) and \( V_{clkb} = 1 \), \( M_1 \) is off, and \( M_7 \) is on, so that \( C_2 \) is charged to \( VDD \). The pass gate \((M_1, M_2)\) turns on to precharge \( C_1 \) with \( V_c = V_{in} \). On the other hand, the pass gate \((M_5, M_6)\) is off, which disconnects the node \( V_c \) from \( V_{in} \) to eliminate the short circuit current on the delay chain at low voltage levels of \( V_{in} \). At this phase, \( V_x = VDD \), which causes \( V_{out} = 0 \). During the evaluation phase, when \( V_{clk} = 1 \) and \( V_{clkb} = 0 \), the pass gate \((M_5, M_6)\) and \( M_3 \) turn on, whereas the pass gate \((M_1, M_2)\) and \( M_7 \) turn off. In this phase, \( V_c \) is coupled to \( V_x \) and the charges redistribute between \( C_1 \) and \( C_2 \). Initially, if \( V_{in} < VDD \), this means that \( V_c < V_x \). As a result, a current flows from \( C_2 \) to \( C_1 \), making a charge pump on \( V_c \) as shown in Fig. 5 (see gray waveform when \( V_{in} = 0.1 \) V). On the other hand, if \( V_{in} = VDD \), then \( V_c \) follows \( V_x \) as shown in Fig. 5 when \( V_{in} = 1 \) V. In both cases, the capacitor current starts discharging through \( M_4 \), equating it with the drain-source current of \( M_4 \). This drops the value of \( V_x \) till it reaches \( V_{sp} \) of the inverter \((M_8, M_6)\). Then, it pulls up \( V_{out} \) that is connected to an inverter chain whose output \( V_{out-b} \) is ANDed with \( V_{clk} \) to generate \( V_{pw} \). Figure 5 depicts the waveforms of the proposed VTC. Note that the proposed VTC controls the delayed \( V_{out} \) at the rising edge of \( V_{clk} \).

The proposed VTC circuit has been designed, implemented, and simulated in 65 nm industry-standard CMOS technology. The input voltage is set between 0 V to 1 V at \( VDD = 1 \) V. Both capacitors \( C_{1,2} \) and transistor \( M_A \) sizes are selected to support a minimum time delay of 107 ps at the minimum \( V_{in} \) of 0 V. A metal insulator metal (MIM) capacitors of \( C_1 = 27 \) fF and \( C_2 = 10 \) fF are utilized. The \( M_A \) size of 500 nm/140 nm controlled by its gate voltage of \( V_b = 0.5 \) V provides a current of 14 \( \mu \)A. The inverter is carefully sized to provide the desired \( V_{sp} \). Hence, the aspect ratio of \( M_8 \) is 5 x the aspect ratio of \( M_8 \) such that \( V_{sp} = 0.35 \) V. Table 1 summarizes the specifications of the proposed VTC design.

---

**TABLE 1. Specifications of the proposed VTC.**

| \( VDD (V) \) | \( I \) |
|--------------|-------|
| \( V_{in} (V) \) | \( 0.1 \) |
| \( C_1 \) (fF) | \( 27 \) |
| \( C_2 \) (fF) | \( 18 \) |
| \( W_{1,2,5,8}L_{1,2,5,8} \) (nm/nm) | \( 600/60 \) |
| \( W_{1,7}/L_{1,7} \) (nm/nm) | \( 200/60 \) |
| \( W_{4,5}/L_{4,5} \) (nm/nm) | \( 500/140 \) |
| \( W_{6,8}/L_{6,8} \) (nm/nm) | \( 200/60 \) |
| \( W_{7,9}/L_{7,9} \) (nm/nm) | \( 1/60 \) |
| \( V_{bd} (V) \) | \( 0.5 \) |
| \( V_{sp} (V) \) | \( 0.35 \) |
| \( T \) (ns) | \( 6 \) |
D. Kilani et al.: C3PU: Cross-Coupling Capacitor Processing Unit Using Analog-Mixed Signal

FIGURE 6. The modulated pulse width signal \( V_{pw} \) for different \( V_{in} \) values. The pulse width increases with the input voltage.

FIGURE 7. Observed (simulation) and expected (ideal) delay \( t_{pw} \) vs \( V_{in} \). The VTC shows high linearity with an MSE of 4.15e\(^{-23}\) s.

Figure 6 depicts the modulated pulse width signal \( V_{pw} \) at different \( V_{in} \) values. As shown from the figure, the pulse width varies from 0.260 ns at \( V_{in} = 0 \) V to 2.3 ns at \( V_{in} = 1 \) V, resulting in a conversion gain of 2.05 ns/V. Figure 7 shows the output time delay \( t_{pw} \) from the VTC versus the input voltage observed from the simulation in addition to the expected ones. As depicted from the figure, the time delay is linearly proportional to the input voltage. Note that the VTC is designed to operate in approximate computing architectures for AI applications that are statistical in nature and tolerable to variation and noise [5], [21]. Noise simulation has been carried out to analyze the input-referred noise and the SNR of the VTC at \( V_{in} = 1 \) V and frequency = 100 MHz. The input noise and signal power averages are obtained by integrating the noise and signal power spectrums over their frequency range. Spice simulation shows that the averaged input referred-noise and signal are 1.425 \( \mu \)V\(^2\) and 5.67 \( \mu \)V\(^2\) resulting in an SNR value of 65.9 dB. The jitter of the VTC circuit has been analyzed and simulated and has rms value of 2.57 ps. The VTC has a low MSE value of 4.15e\(^{-23}\) s, low power consumption of 5.7 \( \mu \)W, including the clock buffers and a small area of 0.0001 mm\(^2\).

To quantify the impact of mismatch variation on the pulse width value, Monte Carlo Spice simulation is carried out with 200 samples. Figure 8 shows the effect of mismatch variations on the time delay obtained from Monte Carlo simulation at \( V_{in} = 1 \) V. As depicted from the figure, the standard deviation is low such as 0.218 ns from the mean of 2.358 ns at \( V_{in} = 1 \) V. Hence, the ratio of the standard deviation to the mean is approximately 9%. This variation can be reduced by cascading multiple stages of the VTC circuit as shown in Table 2. As the number of the VTC stages increases, the variation decreases down to 4.4% for 4-stages. For 4-stages VTC with 200 samples, 3-sigma variations of 13.2% can be covered which is equivalent to 2-sigma variations for 2-stages VTC. Table 3 shows the comparison between the proposed design and prior works. Although the proposed VTC circuit has a lower conversion gain, the linearity range across \( V_{in} \) is improved by \( 4 \times \) and \( 5.33 \times \) compared to [22] and [23], respectively. Moreover, for IMC applications where the computation can be performed in a few ns, the pulse width of \( V_{pw} \) doesn’t need to be large, and hence the conversion gain. The figure of merit (FoM) is developed for the VTC circuit and given in Eq. 6. It indicates accuracy of the VTC in providing conversion gain per power. The VTC’s accuracy is 99.7%, and hence the FoM equals 322 \( \mu \)s/V.W.

\[ \text{FoM} = \text{accuracy} \times \frac{\text{Gain}}{\text{Power}} \]  

III. C3PU CROSSBAR ARCHITECTURE FOR IMC APPLICATIONS

To demonstrate the advantage of the proposed design, a crossbar architecture of the C3PU and periphery circuit is designed. Computational crossbars naturally realize highly parallel vector-matrix operations and hence efficiently support high throughput with significant savings compared
The currents are integrated to generate an analog output $V_{1-4}$ to drive the actuator. Since the actuator function can be done in the analog domain, it reduces the overhead of going into the digital domain.

The operation of the C3PU crossbar, given in Fig. 9, depends on two-phase functions: computation and isolation. In the computation phase, when the clock signal $V_{clk} = 1$, the MAC operation is achieved by multiplying the $V_{pw,i}$ pulse widths with the capacitance ratios $C_{ij}/C_{0,ij}$. Then, the transistors transfer this multiplication into a current that is summed on each bitline. The summed currents are integrated over a time $t1 - t2$ using a virtual ground current integrator op-amp to provide the outputs as voltage levels $V_{1-4}$ as given in Eq. 7.

$$V_j = \frac{1}{C_j} \int_{t1}^{t2} I_j dt = \frac{1}{C_j} \int_{t1}^{t2} \sum_{i=1}^{i=5} I_{ds,ij}$$  (7)

The value of output voltages depends on two main parameters: a) time that the current will be accumulated $t1 - t2$ and b) capacitor size $C_j$. The time $t1 - t2$ is usually fixed and represents the pulse width of the clock. This time is set to be greater than the maximum pulse width of $V_{pw,i}$. The maximum pulse width of $V_{pw}$ is approximately 2 ns when the maximum input voltage $V_{in} = 1$. Thus, the pulse width of the clock is set to 3 ns to ensure the completion of the computation and accumulation of the currents. In addition, the $C_j$ size plays an essential role in determining the scaling factor that is required to approximately allow $V_{1-4}$ to reach the expected output levels. The scaling factor is calculated by dividing the obtained MAC output voltages $V_{1-4}$ by the expected values, and hence the $C_j$ size is set. Once the approximate voltages are achieved, the C3PU elements are isolated from the outputs by setting $V_{clk} = 0$ to enter the isolation phase. The isolation phase is essential to allow the proper functioning of the VTC and to initialize the output stage of the virtual ground op-amp. The period $T$, including computation and isolation time taken to operate the MAC calculations is 6 ns. Table 4 shows the specifications of the C3PU crossbar architecture. The value of $C_r$ has a range between 2.5 fF and 8 fF, and the value of $C_b$ is fixed with 2.5 fF. Note that the proposed C3PU design targets hardwired fixed functions for AI applications where the weights are fixed. It can be modified to support applications that require programmable weights using emerging memcapacitor [25], [26]. However, this requires control circuits and a tunable voltage to program the capacitance value, which adds power overhead.

The 5 × 4 C3PU crossbar shown in Fig. 9 with the specifications in Table 4 is designed and implemented in 65nm technology. The input voltages are fed to the C3PU crossbar for 30 consecutive clock cycles representing the 30 input sets. Each cycle has different sets of input voltage levels that are converted into modulated pulse width signals. Figure. 10 shows the input/output time domain waveform of the 5 × 4 C3PU crossbar for two different input sets.

### TABLE 3. Comparison between proposed and prior work.

| Work | [24] | [22] | [23] | Proposed |
|------|------|------|------|----------|
| Technique | constant slop | super MOS | starved inverter | sampling circuit |
| Technology (nm) | 65 | 65 | 65 | 65 |
| $V_{DD}$ (V) | 1 | 0.5 | 1 | 1 |
| $V_{in}$ (V) | 0-1 | 0.1-0.5 | 0.2-0.35 | 0-1 |
| Linearity range | high | 0-1 | low | 0.2-0.4 |
| | | | low | 0.2-0.35 |
| Gain (V/s) | 0.144 | 101.43 | 3.47 | 2.05 |
| Power (µW) | 8300 | - | - | 5.7 |
| MSE (s) | - | - | - | 4.15e-23 |

FIGURE 9. Proposed 5 × 4 C3PU crossbar for MAC operations.

to the digital counterpart. This efficiency is achieved by performing the MAC operation in the same place where the data is stored. Therefore, the 5 × 4 C3PU crossbar architecture is proposed, as shown in Fig. 9. The transistor source in each C3PU computational element is connected to the supply voltage $VDD_{C3PU}$. It is assumed that the analog input voltages $V_{in,1-5}$ come directly from the sensors. These inputs are converted into modulated pulse width signals $V_{pw,1-5}$ using 5 separate VTCs (discussed in II-B) instead of the need for the ADC as in the traditional design. The $V_{pw,1-5}$ represent the wordlines connected to the C3PU computational block to run it in linear mode. Each current produced by the C3PU is controlled by the multiplication of $V_{pw,i}$ and capacitance ratio $X_{cp,ij}$ ($i$ is the row and $j$ is the column) and then summed by the shared bitline. The resultant currents $I_{1-4}$ represent the complete MAC calculation of each column.
TABLE 4. 5 × 4 C3PU crossbar design parameters.

| Parameter        | Value  |
|------------------|--------|
| VDD_C3PU (V)     | 0.3    |
| VDD (V)          | 1      |
| Vcs (V)          | 0.1    |
| t_pw (ns)        | 0.2-2.3|
| C_eq (F)         | 0.5-0.75|
| Vc (V)           | 0.5-0.75|
| T (ns)           | 6      |
| Transistor size  | 500/60 |

The input voltages are validated at the negative edge clock, and the modulated pulse width signals are generated at the positive edge clock. The average computing error in the 5 × 4 C3PU crossbar is 5.7%. The error is calculated and averaged for 30 input samples by comparing the observed MAC output from simulation with the expected values. Table 5 demonstrates the error matrix of the C3PU outputs when compared to the expected ones from MATLAB simulation at different input combinations selected from the test set. The energy efficiency of the 5 × 4 C3PU crossbar and the 5 VTC blocks is 26.3 fJ/MAC and 40.1 fJ/MAC, respectively, resulting in total energy efficiency of 66.4 fJ/MAC. Monte Carlo simulation is carried out for the 5 × 4 C3PU crossbar. Figure 11 shows the distribution of MAC output from column 4 under mismatch variations for input data where \( V_{\text{in}1} = 0.3 \) V, \( V_{\text{in}2} = 0.6 \) V, \( V_{\text{in}3} = 0 \) V, \( V_{\text{in}4} = 0.1 \) V, and \( V_{\text{in}5} = 1 \) V. The number of samples used is 200. Transistor size is 500nm/60nm.

Another option to accommodate large MAC operations is to duplicate the C3PUs similar to memory arrays. For example, multiple C3PU arrays can be placed to increase the number of columns and rows where a repeater can be used instead of the VTC to generate the pulse width signal.

To compare the proposed 5 × 4 C3PU crossbar, a 5 × 4 fixed point (FXP) crossbar units have been implemented using ASIC design flow in 65 nm CMOS. Table 6 shows the 3 × 3-bit, 4 × 4-bit, 8 × 4-bit, and 8 × 8-bit FXP crossbars performance compared to the 5 × 4 C3PU crossbar. The error of the FXP MAC unit is calculated by comparing the observed output from the RTL simulation for each column in the crossbar with the expected ones from MATLAB simulation. The resultant error values are then averaged over 30 input sets. The average error of the C3PU, need to be considered when increasing the C3PU crossbar size. Adding more rows to the C3PU array increases the accumulated currents, which require a larger capacitor size in the integrator circuit to achieve the desired output voltage. For example, every additional 5 rows demand an additional 300fF capacitor. Therefore, there is a tradeoff between the number of rows and the integrator’s capacitor size. Increasing the number of columns is also limited as the line resistance affects the driving signal of the \( V_{\text{pw}} \). The resistance due to the line connected from the VTCs to the columns increases with the number of columns, and this degrades the pulse width of \( V_{\text{pw}} \) signal. Simulation results show that the C3PU crossbar with 32 columns will suppress the pulse width of \( V_{\text{pw}} \) by 10.8%. The maximum number of columns that the C3PU crossbar can afford is 46 with degradation of 13.4% in the pulse width.
1-bit and [27] uses an AMS circuit to conduct binary MAC with two analog inputs, whereas the work in [6] proposed C3PU utilizes an AMS circuit to perform analog digital baseline (8-bit × 4-bit respectively, compared with the 8-bit 8-bit MAC unit). Table 8 shows the energy efficiency is improved by 3.4× and 3.6× the lower energy and area consumption by 3.4× and 0.082 and 0.099, respectively. The advantage of the C3PU is the C3PU and 8-bit MAC crossbars are almost equal with 4-bit MAC units with different input 4-bit operations per second in [16] is higher than our work, our power consumption is lower which results in a higher energy efficiency. The high energy efficiency in our designed is a direct result of the implementation of a simple computation cell that consists of one transistor and two capacitors.

### IV. C3PU demonstrator for ANN applications

The advantage of the C3PU is demonstrated by accelerating the MAC operations found in an ANN using iris database [28]. The data set consists of 150 samples divided equally between the three different classes of the iris flower, namely, Setosa, Versicolour, and Virginica. Each sample holds the following features all in cm: sepal length, sepal width, petal length, and petal width. The architecture of the ANN consists of two layers: four nodes for the input layer, each representing one of the input features, followed by three hidden neurons, and lastly, three output neurons for each class. To implement the MAC operations in the ANN, the iris features are considered as the first operands, which are mapped into voltage values, and the weights are considered as second operands that are stored as capacitance ratios in the capacitive unit of the C3PU. A simple linear mapping algorithm is used between the neural weights and capacitance ratios [13].

The training phase is performed offline using MATLAB by dividing the data set between 80% training, and 20% testing. Post-training weights can have values with both positive and negative polarities. Hence, before mapping these weights into capacitance ratio values, they need to be shifted by the minimum weight value \(w_{min}\). After performing the multiplication between the inputs and shifted weights, the effect of the shifting operation must be removed by subtracting the following term from all weights \(|w_{min}| \times \sum_{i=1}^{n} IN\), where \(IN\) is the input to the hidden/output layer and \(n\) is the number of input/hidden nodes. Mapping such operation into C3PU architecture requires adding one column to the hidden and output crossbars to store the \(w_{min}\) value in each layer.

Figure. 12 depicts the algorithm flow of the ANN classifier for the iris data set. It is a feedforward ANN, and also called multilayer perceptron [29]. It has two operational phases: phase 1 and phase 2. In phase 1, when \(V_{clk} = 1\) and \(\sim V_{clk} = 0\), the inputs are processed in the first layer. In phase 2, when \(V_{clk} = 0\) and \(\sim V_{clk} = 1\), the outputs from the first layer are taken and processed in the second layer to generate the required output iris classes. In phase 1, the four input features are mapped into four voltage levels \(V_{in1-4}\). These voltages are then converted into four pulse width modulated signals \(V_{pw1-4}\) using four VTC blocks discussed in section II-B. The bias voltage \(V_{bias}\) is added as an input to better fit the ANN model, which is also converted into a pulse width modulated signal \(V_{pw5}\). The \(V_{pw1-5}\), first operands, are connected to the 5×4 weight matrix C3PU as explained previously in Fig. 9. The weights, second operands, in this case, are stored as equivalent capacitance ratios \(X_{eq}\) in the

**TABLE 6. Evaluation of 5 × 4 FXP crossbar MAC units with different input and weight resolutions.**

| MAC Unit Type | Energy (fJ/MAC) | Error (%) | MSB | Area (μm²/MAC) |
|---------------|-----------------|-----------|-----|----------------|
| 3×3-bit       | 60.9            | 64.7      | 14.64 | 127.7           |
| 4×4-bit       | 107             | 10        | 0.24 | 246.2           |
| 8×4-bit       | 226.2           | 6.52      | 0.099| 655.8           |
| 8×8-bit       | 526             | 0.74      | 0.002| 1380.7          |
| C3PU          | 66.4            | 5.7       | 0.082| 180             |

**TABLE 7. Comparison between the prior and proposed work.**

| Work | [27] | [6] | This Work |
|------|------|-----|-----------|
| Technology (nm) | 65 | 65 | 65 |
| MAC Type | Digital | Digital | Analog | Digital baseline (8×4-bit) |
| Operating Voltage (V) | 1.2 | 0.94/0.68 | 1 | 0.8/0.6 | 0.5/0.3 | 1 |
| Energy Efficiency (TOPS/W) | 658 | 671 | 158 | 40 |
| Cell Area | 1.8× > 6T SRAM | 2.9 μm² | 4.1 μm² | 132 μm² |

**TABLE 8. Analog-MAC comparison.**

| Reference | [16] | [17] | This Work |
|-----------|------|------|-----------|
| Technology (nm) | 65 | 65 | 65 |
| Storage Element | Capacitor | Capacitor | Capacitor |
| Computational Cell | SRAM | SDR-CM | C3PU |
| Operating Voltage (V) | 0.46 | 1.2 | 1 | 0.5/0.3 |
| Frequency (MHz) | 5 | 5.4 | 166 |
| Power | 5.3* mW | 10.17-18.75 μW | 42 μW |
| Energy Efficiency (TOPS/W) | 1.9 | 5.18 – 9.06 | 158 |

*including processing elements and local T SRAM

5.6%, is comparable to the error percentage produced by the 8 × 4-bit MAC unit, 6.52%. Furthermore, the MSE values of the C3PU and 8 × 4-bit MAC crossbars are almost equal with 0.082 and 0.099, respectively. The advantage of the C3PU is the lower energy and area consumption by 3.4× and 3.6×, respectively, compared with the 8 × 4-bit MAC unit.

Table 7 compares the prior and proposed work. The proposed C3PU utilizes an AMS circuit to perform analog MAC with two analog inputs, whereas the work in [6] and [27] uses an AMS circuit to conduct binary MAC with 1-bit × 1-bit inputs. Comparing the C3PU with its equivalent digital baseline (8-bit × 4-bit) in terms of accuracy, the energy efficiency is improved by 3.4×. Table 8 shows the comparison between prior analog MAC computing methods and the proposed work. The proposed work shows higher energy efficiency of 158 TOPS/W compared with other analog-MAC computing works. The reason behind the high TOPS/W is that the power consumption is low and the operations per second is high. Even though the operations...
C3PU. The output voltages $V_{1-4}$ from the current integrator used at the end of each column in the C3PU weight matrix will act as inputs to the second layer. The current integrator inherently takes care of the scaling factor, which is decided depending on the factor between the shifted output values from a neural network and the output from the C3PU. This is important to compensate for the mapping between the values.

Once $V_{1-4}$ are generated, the classifier switches to phase 2 to process them to the second layer. But before that, the impact of shift operation that is implemented on the weights needs to be removed by subtracting $V_4$ from $V_{1-3}$. Then, the subtracted outputs are passed through the ReLu activation function. In the proposed ANN classifier, the subtraction operation and ReLu function are implemented in the time domain. To achieve such implementation, $V_{1-4}$ are first converted to pulse width modulated signals using VTCs and then passed to the time domain subtractor and ReLu activation function to generate $V_{o-pw1-3}$. These output signals may have small pulse widths due to the subtraction operation which does not correspond to the expected subtraction outputs. Therefore, the pulse widths of the $V_{o-pw1-3}$ are scaled by a constant factor depending on the expected subtraction output from the ANN using MATLAB and the observed outcomes from the ANN using C3PU. After that, the scaled pulse width signals $V_{o-pw1-3}$ are fed to the 4 × 4 C3PU weight matrix. The output voltages from the weight matrix $V_{o1-4}$ are passed to the subtractor and then the softmax function to generate the proper class based on the input features.

Figure 13 shows the detailed circuit design implementation of the time domain subtractor, ReLu activation function, and delay element. Since $V_4$ is subtracted from three variables of $V_{1-3}$, then, each subtraction requires a separate digital circuit. The subtraction output can have a positive or a negative value. The ReLu activation function passes the positive value while assigning the negative value to zero. Such implementation is developed using AND, XOR, and inverter gates, as highlighted in the brown block in Fig. 13. To detect the difference between the two pulse widths, the XOR gate is utilized and provides the subtraction output $a_{1-3}$. To determine the sign of the subtraction, $V_{4-pw1}$ is inverted and then ANDED with $V_{1-3} - pW1$ to generate a signal $b_{1-3}$. If any $b_{1-3} = 1$, then the subtraction output is positive, whereas when $b_{1-3} = 0$, the subtraction output is negative. Finally, AND gate is used to pass the positive subtraction output as $V_{o-pw1-3}$ while setting the negative subtraction output to zero. Figure 14 shows the output waveform example of the subtraction and ReLu function when $V_1 > V_4$ and $V_1 < V_4$. When $V_1 > V_4$, the pulse width of $V_{o-pw1}$ is generated whereas it is zero when $V_1 < V_4$.
MAC outputs of the 2nd C3PU crossbar. However, since the computation is employed for AI applications, relative results are sufficient for the classification purpose.

After that, the pulse width $T_{o-pw1}$ of the signal $V_{o-pw1}$ is approximately scaled by a factor of $18 \times$ chosen based on the subtraction output values between the expected and observed ones. Such a large factor cannot be implemented using inverter delay. Consequently, a VTC circuit is utilized as a delay element to scale the pulse width of the $V_{o-pw1}$ by 18x. To achieve such a scale, the capacitors’ values in the VTC are adjusted ($C_1 = 50 \ \text{fF}$ and $C_2 = 2 \ \text{fF}$), and the input voltage is set to the supply voltage. The inverted subtraction output $\sim V_{o-pw1}$ is considered as the clock of the VTC. Depending on its pulse width value, the capacitors of $C_1$ and $C_2$ (as discussed in section II-B) are charged to a specific voltage level in the sampling phase. The higher the pulse width of the $\sim V_{o-pw1}$, the higher the voltage level across the capacitors and the longer time it takes to discharge through a current source in the evaluation phase. This means that the delay of the VTC’s output $V_{o-pw1-4}$ is proportional to the pulse width of the $V_{o-pw1}$. The ANN classifier has been designed and simulated in 65 nm CMOS technology with a supply voltage of 1V except the $5 \times 4$ and $4 \times 4$ weight matrices that operate at a supply voltage of 0.3 V. The input voltages $V_{in1-4}$ have a range of 0 V to 1 V in addition to $V_{bias} = 1 \ \text{V}$. The five input voltages are converted into modulated pulse width signals $V_{pw1-5}$ that have pulse widths in the range of 165 ps to 2 ns. The modulated pulse width input signals $V_{o-pw1-4}$ of the second weight matrix have a pulse width in the range of 1.6 ns to 7.5 ns. The pulse width $T_1$ of $V_{clk}$ is set to 3 ns, and the pulse width $T_2$ of $\sim V_{clk-d}$ is set to 9 ns. The proposed ANN classifier using C3PU shown in Fig. 12 achieves an inference accuracy of 90%, whereas the ideal implementation of the ANN classifier in MATLAB has an inference accuracy of 96.67%. The variation of the supply voltage by 5% affects the inference accuracy and reduces it by 3%. The variation due to the supply voltage affects the width of $V_{pw}$ as it is a strong function of the current source. One way to reduce this variation is by replacing the current source with a current mirror that is more robust and less sensitive to variation. Monte Carlo simulation has been carried out to study the mismatch variations on the inference accuracy. Although the MAC outputs’ values from the C3PU crosbars have changed slightly, the inference accuracy remains 90%. This is because the classification does not depend on the exact MAC outputs but rather on its relative values.

V. CONCLUSION

This paper presented an analog-mixed signal MAC unit using cross-coupling capacitor implementation named C3PU. The advantage of utilizing a cross-coupling capacitor for storage and processing element is that it can perform simultaneously as a high density and low energy storage. One operand in the C3PU is stored in the capacitive unit. While the second operand is a modulated pulse width signal using a voltage-to-time converter. The multiplication outputs are transferred to an output current using CMOS transistors and then integrated using the current integrator op-amp. The $5 \times 4$ C3PU was developed to run all data simultaneously, realizing fully parallel vector-matrix multiplication in one cycle. The energy consumption of the $5 \times 4$ C3PU is 66.4 fJ/MAC at 0.3V voltage supply with an error of 5.7% in 65nm technology. The inference accuracy for the ANN architecture has been evaluated using the proposed C3PU for an iris flower data set achieving a 90% classification accuracy.

ACKNOWLEDGMENT

The authors would like to thank Thaer Alafghani for his help in running the noise simulation.

REFERENCES

[1] M. Masadeh, O. Hasan, and S. Tahar, “Input-conscious approximate multiply-accumulate (MAC) unit for energy-efficiency,” IEEE Access, vol. 7, pp. 147129–147142, 2019.

[2] S. Ambrogio, P. Narayanan, H. Tsai, R. M. Shelby, I. Boybat, C. di Nolfo, S. Sidler, M. Giordano, M. Bodini, and N. C. Farninha, “Equivalence-accuracy accelerated neural-network training using analogue memory,” Nature, vol. 558, no. 7708, pp. 60–67, Jan. 2018.

[3] T. Guan, P. Liu, X. Zeng, M. Kim, and M. Seok, “Recursive binary neural network training model for efficient usage of on-chip memory,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 66, no. 7, pp. 2593–2605, Jul. 2019.

[4] S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M. A. Horowitz, and W. J. Dally, “EIE: Efficient inference engine on compressed deep neural network,” ACM SIGARCH Comput. Archit. News, vol. 44, no. 3, pp. 243–254, 2016.

[5] E. Wang, J. J. Davis, R. Zhao, H.-C. Ng, X. Niu, W. Luk, P. Y. Cheung, and G. A. Constantinides, “Deep neural network approximation for custom hardware: Where we’ve been, where we’re going,” ACM Comput. Surv., vol. 52, no. 2, pp. 1–39, 2019.

[6] Z. Jiang, S. Yin, J.-S. Seo, and M. Seok, “C3RAM: In-memory-computing SRAM macro based on capacitive-coupling computing,” IEEE Solid-State Circuits Lett., vol. 2, no. 9, pp. 131–134, Sep. 2019.

[7] W. He, S. Yin, Y. Kim, X. Sun, J.-J. Kim, S. Yu, and J.-S. Seo, “2-bit-per-cell RRAM-based in-memory computing for area-energy-efficient deep learning,” IEEE Solid-State Circuits Lett., vol. 3, pp. 194–197, 2020.

[8] V. Sze, Y.-H. Chen, T.-J. Yang, and J. S. Eener, “Efficient processing of dense neural network on-chip: Tutorial and survey,” Proc. IEEE, vol. 105, no. 12, pp. 2295–2329, Dec. 2017.

[9] A. Shafiee, A. Nag, N. Muralidhmanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar, “ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars,” ACM SIGARCH Comput. Archit. News, vol. 44, no. 3, pp. 14–26, 2016.

[10] S. Kim, T. Gokmen, H.-M. Lee, and W. E. Haensch, “Analog CMOS-based resistive processing unit for deep neural network training,” in Proc. IEEE 60th Int. Midwest Symp. Circuits Syst. (MWSCAS), Aug. 2017, pp. 422–425.

[11] M. H. Najafi, S. R. Faraji, K. Bazargan, and D. Lilja, “Energy-efficient pulse-based convolution for near-sensor processing,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Oct. 2020, pp. 1–5.

[12] A. Sayal, S. S. T. Nibhanpujdi, S. Fathima, and J. P. Kulkarni, “A 12.08-TOPS/W all-digital time-domain CNN engine using Bi-directional memory delay lines for energy efficient edge computing,” IEEE J. Solid-State Circuits, vol. 55, no. 1, pp. 60–75, Jan. 2020.

[13] M. Hu, J. P. Strachan, Z. Li, E. M. Grafas, N. Davila, C. Graves, S. Lam, N. Ge, J. J. Yang, and R. S. Williams, “Dot-product engine for neuromorphic computing: Programming I1T1M crossbar to accelerate matrix-vector multiplication,” in Proc. 53rd ACM/EDAC/IEEE Design Automat. Conf. (DAC), Jun. 2016, pp. 1–6.

[14] M. Hu, C. E. Graves, C. Li, Y. Li, N. Ge, E. Montgomery, N. Davila, H. Jiang, R. S. Williams, and J. J. Yang, “Memristor-based analog computation and neural network classification with a dot product engine,” Adv. Mater., vol. 30, no. 9, 2018, Art. no. 1705914.

[15] D. Kilani et al.: C3PU: Cross-Coupling Capacitor Processing Unit Using Analog-Mixed Signal
DIMA KILANI (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering and computer science from Khalifa University (KU), United Arab Emirates, in 2013, 2015, and 2019, respectively. She worked as a Visiting Scholar with Wayne State University, in 2017. She has been working as a Postdoctoral Fellow with KU, since 2019, where she is a Co-Founder and an Active Research Member of the System-on-Chip Center. She authored or coauthored over 20 refereed journals and conference proceedings, two books, and one U.S. patent filed and two issued. Her research interests include complementary metal-oxide-semiconductor (CMOS) integrated circuit (IC) design, involving diverse and complex topics, such as power management, energy harvesting, analog-based hardware accelerator, and hyperdimensional computing. In terms of applications, she has worked on projects in various industries, including wearable healthcare, security, and artificial intelligence. She is well-versed in CAD tools, Monte Carlo simulation, tape-out, silicon fabrication, chip debugging and testing, system validation, and PCB design and manufacturing. She won the Best Paper Session Award in TECHCON-SRC in TX, USA, in 2016. She worked as an Associate Editor of Microelectronics Journal, (Elsevier). She participates in many conferences and reviews at IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (TVLSI) and IEEE CIRCUITS AND SYSTEMS JOURNALS.

YASMIN HALAWANI (Member, IEEE) received the B.S. degree in electrical and electronics engineering from the University of Sharjah, United Arab Emirates, in 2012, and the M.S. degree by research and the Ph.D. degree in electrical and electronics engineering from Khalifa University, United Arab Emirates, in 2014 and 2019, respectively. Her research projects focused on investigating the suitability of emerging memory technologies, such as memristor and STT-RAM for low-power applications. In addition, her research activities included the demonstration of the efficiency in-memory computing (IMC) for both analog and digital domains. She is currently working as a Postdoctoral Fellow with Khalifa University in the area of memristor-based IMC architectures and artificial intelligence applications.

MOHAMMED F. TOLBA (Member, IEEE) received the B.Sc. degree in electronics and communications engineering from Fayoum University, in 2014, and the M.Sc. degree in micro-electronics system design (MSD) from Nile University, in 2018. He is currently a Research Associate with SOC, Khalifa University. His research interests include digital design and implementation of deep learning, convolution neural networks (CNN), lightweight encryption, low-power approximation techniques, graphics processing unit (GPU) architectures, computer arithmetic, fractional order circuits, memristor, and chaotic circuits. He has authored or coauthored over 28 journal and conference papers. He received the Best Paper Award in Modern Circuits and Systems Technologies (MOCAST), in 2017. In addition to the Best master’s Thesis Award, in July 2018.

BAKER MOHAMMAD (Senior Member, IEEE) received the B.S. degree from The University of New Mexico, Albuquerque, the M.S. degree from Arizona State University, Tempe, and the Ph.D. degree from The University of Texas at Austin, in 2008, all in ECE. He is currently a Professor in electronic engineering with Khalifa University, and a Consultant at Qualcomm Inc. Prior to joining Khalifa University, he was a Senior Staff Engineer/Manager at Qualcomm and worked at Intel Corporation. He has over 16 years’ industrial experience in micro processor design with emphasis on memory, low power circuit, and physical design. His research interests include power efficient computing, high yield embedded memory, emerging technology, such as memristor, STTRAM, and computer architecture, energy harvesting, and power management unit.

HANI SALEH (Senior Member, IEEE) received the B.S. degree in electrical engineering from the University of Jordan, the M.S. degree in electrical engineering from The University of Texas at Austin, and the Ph.D. degree in computer engineering from The University of Texas at Austin. He has been an Assistant Professor in electronic engineering with Khalifa University, since 2012. He has a total of 19 years of industrial experience in ASIC chip design, microprocessor design, DSP core design, graphics core design and embedded system design. Prior to joining Khalifa University, he worked as a Senior Chip Designer (the Technical Lead) at Apple Inc., and he worked for several leading semiconductor companies, including Intel (ATOM mobile microprocessor design), AMD (Bobcat mobile microprocessor design), Qualcomm (QDSP DSP core design for mobile SOC’s), and Synopsys (a Key Member of Synopsys Turnkey Design Group). His research interests include DSP algorithms design, DSP hardware design, computer architecture, computer arithmetic, SOC design, ASIC chip design, FPGA design, and automatic computer recognition.