Reduced Electron Temperature in Silicon Multi-Quantum-Dot Single-Electron Tunneling Devices

Youngmin Lee 1, So Hyun Lee 2, Hyo Seok Son 2 and Sejoon Lee 1,2,*

1 Quantum-Functional Semiconductor Research Center, Dongguk University-Seoul, Seoul 04620, Korea; ymlee@dongguk.edu
2 Department of Semiconductor Science, Dongguk University-Seoul, Seoul 04620, Korea; thgus1731@naver.com (S.H.L.); shs_0213@naver.com (H.S.S.)
*
Correspondence: sejoon@dongguk.edu

Abstract: The high-performance room-temperature-operating Si single-electron transistors (SETs) were devised in the form of the multiple quantum-dot (MQD) multiple tunnel junction (MTJ) system. The key device architecture of the Si MQD MTJ system was self-formed along the volumetrically undulated [110] Si nanowire that was fabricated by isotropic wet etching and subsequent oxidation of the e-beam-lithographically patterned [110] Si nanowire. The strong subband modulation in the volumetrically undulated [110] Si nanowire could create both the large quantum level spacings and the high tunnel barriers in the Si MQD MTJ system. Such a device scheme can not only decrease the cotunneling effect, but also reduce the effective electron temperature. These eventually led to the energetic stability for both the Coulomb blockade and the negative differential conductance characteristics at room temperature. The results suggest that the present device scheme (i.e., [110] Si MQD MTJ) holds great promise for the room-temperature demonstration of the high-performance Si SETs.

Keywords: quantum dot; single-electron transistor; Coulomb blockade; charge stability; effective electron temperature

1. Introduction

The semiconductor single-electron transistors (SETs), which comprise either the double-barrier tunnel junction (DTJ) with a single quantum dot (QD) or the multiple tunnel junction (MTJ) with multiple quantum dots (MQDs), allow single-electron transport through the discrete quantum energy states of the semiconductor QDs [1–5]. In short, the electron can transfer one-by-one through the quantum states via the Coulomb blockade effect with its corresponding quantum–mechanical single-electron tunneling events. This leads to the unique transfer and output characteristics, such as Coulomb blockade oscillation (CBO) and negative differential conductance (NDC), respectively [6–15]. For example, the precise control of the single-electron (or even single-spin) transport characteristics was demonstrated on various types of semiconductor QD-based DTJ and MTJ device schemes (e.g., room temperature observation of multiple CBO peaks from multiple quantum states in a Si single-QD device [10], simultaneous observation of both sharp CBO and NDC peaks from a Si-QD DTJ device [9–14], bias voltage-controlled precise modulation of energetic Coulomb blockade conditions in a Si single-QD transistor [8], high-fidelity q-bit processing in Si MQD [16–19] and GaAs MQD [20–22] devices). Such an extremely high precision of the single-charge manipulation could enable us to extend the SET application toward the broad area of the sensing metrology. Namely, when the external stimuli transfer from the sensing object to the SET, it would significantly influence the electronic charging energy of the QD; hence, the tunneling conductance of the SET could be tuned via changing in the energetic Coulomb blockade condition by the stimuli from the sensing target. In this circumstance, the SET-based sensors could also reveal the higher sensitivity than that of...
complementary metal–oxide–semiconductor (CMOS)-based sensors, because in the SET, the conductance values at the CBO peaks and valleys (i.e., on- and off-tunneling states) are also precisely controllable by changing the gate and/or the drain bias voltages [23]. Owing to such an astonishing physical mechanism, the electric current standard device [24], the thermometers [25,26], the charge sensors [16–19], the photon detectors [27,28], the ion sensors [29,30], and the mechanical displacement detectors [1–3] were conceived and reported as feasible applications of the SET-based sensors.

In typical SETs, however, the thermal fluctuation and the thermally activated carrier conduction may cause the malfunction of the sensors because those give rise to both the thermal quenching and thermal broadening of CBO and NDC. At the elevated temperature, therefore, the SET will eventually result in the ambiguous operation of the sensors. According to previous literature, thermal quenching and thermal broadening of CBO and NDC are closely relevant to the cotunneling phenomena at the Coulomb blockade state [31,32]. Cotunneling events can be categorized into two different types, i.e., one is elastic cotunneling that occurs via additional electron tunneling through the intermediate virtual quantum levels in the QD, and the other is inelastic cotunneling that takes place via the in- and out-tunneling of other electrons through other quantum levels [33]. These may in turn increase the leakage current at the Coulomb blockade state (i.e., valley current of CBO); hence, the SET will lead to the impairable operation of the SET-based sensors. To increase the efficiency of the SET-based sensors, therefore, suppressing the cotunneling effect is vital. Furthermore, since electron cotunneling strongly relies on the effective electron-temperature in the QD device, the low operation temperature of the conventional SETs makes the thermal fluctuation and the leakage current issues more critical.

All these above backgrounds prompt us to investigate the fabrication and the characterization of the high-performance room-temperature-operating SETs, in which the cotunneling behaviors should be effectively suppressed. Herein, to take full advantage of the scientific and technical knowledge on the Si nanoelectronic devices, we fabricated and characterized the CMOS-compatible Si SETs that could steadily operate at room temperature. The devices were devised in the form of the gate-all-around (GAA) Si nanowire-channel metal–oxide–semiconductor field-effect transistor (MOSFET), where the MTJs were self-formed through isotropic wet etching of the undulated [110] Si nanowire that had been created by e-beam lithography. The transport characteristics of the fabricated SETs are thoroughly examined, and their effective electron temperatures are analyzed and discussed by means of the cotunneling current characterization.

2. Experimental Section

Figure 1a displays the schematic illustration of the Si SET, which comprises a device scheme of the CMOS-compatible Si nanowire-channel GAA MOSFET. To construct such a device architecture, as a primary task, the [110] Si nanowire-channel (length ≈ 200 nm, width ≈ 40 nm) was patterned on the ~10 nm-thick silicon-on-insulator substrate by using e-beam lithography. Next, to shrink the volumetric nanowire size, isotropic wet etching was carried out by using the SC-1 solution (NH$_4$OH:H$_2$O$_2$:H$_2$O = 1:1:6). Then, the size of the etched nanowire (≈15 nm) became narrower than the initial size (≈40 nm) of the e-beam-lithographically patterned Si nanowire (Figure 1b). To configure the GAA structure, subsequently, a part of the buried oxide underneath the Si nanowire-channel was etched out by dipping the sample into the dilute hydrogen fluoride acid solution (HF:H$_2$O = 1:10). Then, the Si nanowire-channel could be suspended from the buried oxide because of the large supporting areas of source (S) and drain (D). Thereafter, the surface of the suspended Si nanowire was oxidized by dry oxidation at 900 °C to form the gate oxide layer. During this step, the final diameter size of the Si nanowire was further shrunked down to <5 nm [7–11]. Through the sequential deposition of additional SiO$_2$ (≈30 nm) and n$^+$ poly-Si (≈250 nm) gate (G), finally, the formation of the GAA stacks was finalized. The rest processes for forming the n$^+$-S (≈10$^{20}$ cm$^{-3}$) and n$^+$-D (≈10$^{20}$ cm$^{-3}$) reservoirs
were followed by the CMOS-compatible process steps with the P+ ion implantation and the thermal activation of the dopants at 950 °C.

![Diagram of the fabricated SHT device](image)

**Figure 1.** (a) Schematic of the fabricated SHT device, (b) scanning electron microscopy images (left, top view; right, tilted view) of the undulated Si nanowire channel obtained from dummy samples, (c) expected energy band diagram of the undulated Si nanowire-channel at the conduction band region, and (d) Fermi–Dirac distribution function, f(E) at T = 300 K and T > 300 K; density of state function, g(E); and electron distribution function, n(E) at T = 300 K and T > 300 K in the source and the drain reservoirs. In (c,d), E_c and E_F denote the conduction band and the Fermi level, respectively.

Here, one needs to remind that, during the volumetric shrinkage of the Si nanowire by isotropic wet etching, the diameter sizes of the nanowire were volumetrically undulated along the direction normal to the channel axis (Figure 1b) and such a volumetric undulation would become significant during the thermal oxidation of the Si nanowire surface. Since the diameter size of the Si nanowire became narrow (≈5 nm), the volumetrically undulated areas would be much narrower than 5 nm. Due to the strong quantum-mechanical sub-band modulation in [110] Si nanowires [34,35], in the volumetrically undulated Si nanowire, the MTJ system could be self-created along the nanowire–channel direction. In short, some parts of the Si nanowire would be squeezed (<5 nm), and the rest of the parts (≈5 nm) would be connected in series along with the squeezed regions. According to Refs. [36,37], the sub-band modulation becomes significant as the diameter of the [110] Si nanowire decreases. For example, in the [110] Si nanowire with the smaller diameter of <2 nm, the ground state could locate at 500 meV above the conduction band (E_c) of bulk Si [36,37]. This would eventually create the energy band fluctuation at E_c along the Si nanowire (Figure 1c). Accordingly, the squeezed regions (<5 nm) and the unsqueezed areas (≈5 nm) may act as the tunneling barriers and QDs, respectively. Hence, the MTJ system could be formed along the Si nanowire for the fabricated device to operate as a MQD Si SET. In this circumstance, the single-electron tunneling transport would strongly depend on both the quantum level spacings of the QDs and the carrier distribution functions of the electron reservoirs (Figure 1d). Therefore, the Coulomb blockade characteristics would strongly rely on the effective electron temperature and its corresponding cotunneling effect.

3. Results and Discussion

Figure 2 shows the transfer characteristics of three different SETs that were fabricated through the identical process procedures described above. For convenience only, we simply refer to the three SETs as SET-A, SET-B, and SET-C, respectively. Figure 2a–c displays the drain current vs. gate voltage (I_D–V_G) curves of SET-A, SET-B, and SET-C under the
drain voltage \( (V_D) \) of 1 mV at room temperature, respectively. The SETs reveal the typical transfer characteristics of the MQD SET. Namely, the devices exhibit the clear CBO peaks together with the multiple humps, arising from the stochastic tunneling events in the MTJ system \([38,39]\). Since the peak and valley of CBO correspond to the on- and off-resonance states for single-electron tunneling via the Coulomb blockade event, the large magnitude of the maximum peak-to-valley current ratio \( (>20) \) depicts the large quantum level spacings to exist in the QDs. As aforementioned, the QDs were self-formed along the volumetrically undulated Si nanowire-channels. In such a geometrical structure, the large sub-band modulation at the squeezed nanowire regions \( (<<5 \text{ nm}) \) could create the large potential barriers, which are big enough to energetically separate the unsqueezed nanowire areas \( (\approx 5 \text{ nm}) \). According to Refs. \([36,37]\), as the diameter of the \([110]\) Si nanowire decreases, the quantum level spacings could increase up to 75 meV because of the decreased effective mass \( (m_e \sim 0.11m_0 [36]) \) at the two-fold \( \Gamma \) valley. One can therefore conjecture the unsqueezed nanowire areas to act as the QDs, possessing the large quantum level spacings. Accordingly, the fabricated devices could operate as room-temperature-operating MQD SETs.

![Figure 2](image-url)

**Figure 2.** Transfer characteristic curves (i.e., \( I_D-V_G \) at \( V_D = 1 \text{ mV} \)) at room temperature of (a) SET-A, (b) SET-B, and (c) SET-C; and contour plots of \( I_D \) as functions of \( V_G \) and \( V_D \) at room temperature for (d) SET-A, (e) SET-B, and (f) SET-C.

The MQD behavior of the fabricated SETs can also be traced from the charge stability diagram (i.e., Coulomb diagram). Figure 2d–f shows the contour plots of \( I_D \) as functions of \( V_G \) and \( V_D \) for SET-A, SET-B, and SET-C, respectively. The SETs clearly display the typical shape of the rhombus Coulomb blockade regions, indicative of the single-electron tunneling transport characteristics via the Coulomb blockade effect. Here, it should be noted that some parts of the Coulomb blockade regions are overlapped by their adjacent Coulomb blockade regions. Such an overlapped blockade feature can be interpreted by the irregular MQD system. As can be expected from Figure 1a–c, both the tunnel barrier heights and the quantum-dot sizes would be inhomogeneous in the present devices because those were self-created through the volumetric shrinkage of the undulated Si nanowire. In this case, the shapes and sizes of the QDs as well as the heights and curvatures of the tunnel barriers would be irregular so that the QDs would have different quantum level spacings. Since such an inhomogeneity causes the imbalance of the energetic Coulomb blockade conditions for every dot in MQDs, the present type of the MQD system would show the stochastic

---

\[ \text{References} \]

[36,37]
tunneling characteristics, resulting in the appearance of the overlapped Coulomb blockade regions in the Coulomb diagram.

Here, we also note that the three SETs reveal quite different Coulomb blockade features, even though those were fabricated in a same bath with the identical fabrication process. As mentioned earlier, the energy band profile of the present device scheme strongly depends on the degree of volumetric undulation along the nanowire channel direction. In this case, the energy band profile would alter device by device because the strong and weak sub-band modulations at the squeezed and unsqueezed areas are responsible for the self-formation of both the tunnel barriers and the isolated dots. In brief, the inhomogeneity of volumetric undulation leads to the randomness of the MQD MTJ profile with the different number of QDs. Accordingly, the SETs fabricated in a single chip showed different CBO features (Figure S1, Supplementary Materials). In the application point of view, such inhomogeneous device characteristics may restrict the reliability of the circuit integration. Hence, the key issue could become the fabrication of the device structure with a clear and regular succession of quantum dots at regular distances. To release this issue, therefore, the advanced sub-5 nm patterning techniques can be suggested as feasible ways to improve the device homogeneity. For example, recent advances in nanofabrication technology, such as scanning probe lithography [40], heavy ion lithography [41], extreme ultraviolet lithography [42,43], block copolymer self-assembly [44], may allow the precise undulation of the Si nanowire because these methods enable us to control both the fine size and the exact site of the sub-5 nm patterns.

In the MQD system, the cotunneling effect can be effectively suppressed because of the following reason. According to the single-electron tunneling transport model [32,33], the magnitude of $I_D$ is proportional to the multiplication factor;

$$\left(\frac{g_T e^2}{\hbar}\right)^{N+1}$$

where $g_T$ is the tunnel conductance of the single tunnel barrier, $e$ is the unit charge, $\hbar$ is the Planck constant, and $N$ is the number of QDs. Since the magnitude of $(g_T e^2/\hbar)$ is much smaller than 1 at the Coulomb blockade state (i.e., very low $g_T$ at the off-tunneling state), the multiplication factor $(g_T e^2/\hbar)^{N+1}$ would drastically decrease with increasing $N$ in the MQD system. To briefly sum up the cotunneling current (i.e., valley current ($I_{\text{valley}}$)) could be effectively decreased as one increases the number of QDs. Based upon the above model, for the MQD system with $N$ QDs, the value of $I_{\text{valley}}$ can be described by [45]

$$I_{\text{valley}} \propto \left(\frac{g_T e^2}{\hbar}\right)^{N+1} \left\{ (eV_D)^2 + (2\pi k_B T_{\text{eff}})^2 \right\}^N V_D$$

$$\equiv C_b^{N+1} \left\{ (eV_D)^2 + (2\pi k_B T_{\text{eff}})^2 \right\}^N V_D$$

(2)

where $C_b^{N+1}$ is the multiplication of the tunnel barrier conductance, $k_B$ is the Boltzmann constant, and $T_{\text{eff}}$ is the effective electron temperature. For example, the $I_{\text{valley}}$ values for the single ($N = 1$), double ($N = 2$), and triple ($N = 3$) QD systems can be derived by Equations (3)–(5), respectively [9,10]:

$$I_{\text{valley}(N=1)} = \alpha G_S G_D \left\{ e^2V_D^3 + (2\pi k_B T_{\text{eff}})^2 V_D \right\}$$

(3)

$$I_{\text{valley}(N=2)} = \beta G_S G_i G_D \left\{ e^4V_D^5 + 2e^2(2\pi k_B T_{\text{eff}})^2 V_D^3 + (2\pi k_B T_{\text{eff}})^4 V_D \right\}$$

(4)

$$I_{\text{valley}(N=3)} = \gamma G_S G_i G_D G_{\gamma} \left\{ e^6V_D^7 + 3e^4(2\pi k_B T_{\text{eff}})^2 V_D^5 + 3e^2(2\pi k_B T_{\text{eff}})^4 V_D^3 + (2\pi k_B T_{\text{eff}})^6 V_D \right\}$$

(5)

where $\alpha$, $\beta$, and $\gamma$ are the proportional factors, and $G_S$, $G_i$, and $G_D$ are the source, intermediate, and drain conductance values, respectively.
To assess the cotunneling characteristics of the present devices, we examined the $V_D$ dependence of the CBO evolution (Figure 3a–c) and plotted the values of $I_{\text{valley}}$ as a function of $V_D$ (Figure 3d–f). As can be seen from Figure 3a–c, the devices exhibit the clear valley states even at higher $V_D$ up to 0.5 V. In general, the cotunneling events would become significant at the higher bias voltages because the higher external electric field from the over-driving voltage gives rise to the increase in the excess energy in the QD system [15,46,47]. Therefore, the clear valley states at higher $V_D$ depict the present devices to hold a weak cotunneling effect. Nevertheless, the magnitude of $I_{\text{valley}}$ goes out of the single tendency when $V_D$ exceeds 0.3–0.35 V. In the present type of the SETs, the tunnel barriers are created by the sub-band modulation at the squeezed Si nanowire regions but not the material barriers, such as SiO$_2$. In this case, the tunnel barriers would be lowered with increasing $V_D$, particularly at the drain region, because the tunnel barrier is capacitively coupled in between the dot and the electrode. Thus, the stochastic tunneling events would alter and/or be broken at the higher $V_D$ region so that the $I_{\text{valley}}$ values become irrespective of the above cotunneling model. For data fitting to the above equations, we therefore chose only the $V_D$ region, in which $I_D$ follows the $I_{\text{valley}}$ vs. $V_D$ functions in Equations (3)–(5).

![Figure 3](image)

**Figure 3.** Evolution of the CBO peaks at the positive $V_D$ region (i.e., $I_D$–$V_C$ curves at $V_D = 0.02$ – 0.5 V) for (a) SET-A, (b) SET-B, and (c) SET-C; and the $I_{\text{valley}}$ as a function of $V_D$ for (d) SET-A, (e) SET-B, and (f) SET-C.

By fitting the measured $I_{\text{valley}}$ values to the above equations, we found that the SET-A, SET-B, and SET-C devices were composed of the MQD systems with $N = 2$ (double), 2 (double), and 3 (triple), respectively. Namely, the $I_{\text{valley}}$ data could be well fitted only to Equation (4) for SET-A and SET-B and to Equation (5) for SET-C. From the fitting curves, the $T_{\text{eff}}$ values were determined to be 376, 349, and 335 K for SET-A, SET-B, and SET-C, respectively. Accordingly, the excess energy ($E_{\text{exc}} = E_{\text{exc}} - E_{\text{env}}$, where $E_{\text{env}}$ is the thermal energy at the environmental system) could be deduced to be 6.5, 4.2, and 3.0 meV for SET-A, SET-B, and SET-C, respectively. In addition, the other SETs ($N = 2$ or 3) fabricated in a single chip were confirmed to have similar values to the above (Figure S1, Supplementary Materials). These values are much smaller than those of other single-dot SETs/SHTs and are comparable to those of the state-of-the-art single-dot SETs that comprised the ellipsoidal
QDs produced by sophisticate fabrication processes (Table 1). As a result, forming the MQD system would effectively lead to the decrease in the cotunneling effect; hence, the Coulomb blockade state (i.e., valley state) could be stabilized even at higher \( V_D \).

Table 1. Comparison of \( T_{\text{eff}} \) and \( E_{\text{exc}} \) for various CMOS-compatible Si SETs with different device configurations.

| Number of QD | Device Type | Si Nanowire Direction | \( T_{\text{eff}} \) (K) | \( E_{\text{exc}} \) (meV) | Ref. |
|--------------|-------------|-----------------------|------------------------|-----------------|------|
| Single       | Si SHT      | [100]                 | 1260                   | 82.7            | [15] |
|              | Si SHT      | [100]                 | 870                    | 49.1            | [15] |
|              | Si SHT      | [100]                 | 415                    | 9.9             | [15] |
|              | Si SET      | [110]                 | 312                    | 1.0             | [10] |
|              | Si SET      | [100]                 | 338                    | 3.3             | [9]  |
| Double       | Si SET (A)  | [110]                 | 376                    | 6.5             |      |
|              | Si SET (B)  | [110]                 | 349                    | 4.2             |      |
|              | Si SET (S1) | [110]                 | 384                    | 7.2             |      |
|              | Si SET (S2) | [110]                 | 389                    | 7.7             |      |
|              | Si SET (S3) | [110]                 | 397                    | 8.4             |      |
| Triple       | Si SET (C)  | [110]                 | 335                    | 3.0             |      |
|              | Si SET (S4) | [110]                 | 342                    | 3.4             |      |

As mentioned earlier, \( T_{\text{eff}} \) affects not only the cotunneling characteristics at the Coulomb blockade states, but also the thermally activated carrier conduction (i.e., thermal fluctuation of the quantum states). To verify the energetic stability of the quantum states, we examined the NDC characteristics via observing the \( V_D \)-dependent single-electron tunneling current at \( V_G \) near the Coulomb blockade state. Figure 4a–c displays the room-temperature \( I_D-V_D \) characteristic curves at various \( V_G \) conditions near the Coulomb blockade regions for SET-A, SET-B, and SET-C, respectively. All the devices clearly exhibit the \( I_D \) humps or knees, as indicated by the arrows. For example, in the case of SET-A (Figure 4a), the \( I_D \) hump begins to appear at \( V_G = 0.7 \) V, and the position of the \( I_D \) hump gradually moves to the higher \( V_D \) and higher \( I_D \) region as \( V_G \) increases. A similar feature can be also observable from SET-B (Figure 4b) and SET-C (Figure 4c). Namely, SET-B and SET-C show the \( I_D \) knees in their \( I_D-V_D \) characteristic curves. As shown in Figure 4d–f, the \( I_D \) humps and knees can be confirmed to originate from the NDC characteristics. These are attributable to the sudden drop of the drain conductance due to the off resonance at the forbidden energy gaps [10,12]. In other words, the tunneling processes could be prohibited at specific \( V_D \) bias voltages because of the large quantum level spacings in the ultra-small Si QDs. Based upon all the above results, therefore, it can be concluded that both the cotunneling effects and the thermal fluctuation behaviors could be effectively reduced by forming the MQD system. Furthermore, the Si MQD system formed along the [110] Si nanowire can be suggested as a commendable strategy to reduce the \( T_{\text{eff}} \) value for the room-temperature application of the CMOS-compatible Si SETs.
4. Summary and Conclusions

The CMOS-compatible Si MQD SETs were fabricated in the form of the Si nanowire-channel MOSFETs, in which the multiple Si QDs were self-formed through isotropic wet etching of the e-beam-lithographically patterned [110] Si nanowires. Owing to the large sub-band modulation in the volumetrically undulated [110] Si nanowire, the Si MQD MTJ system with large quantum level spacings could be achieved. Although the volumetrically undulation method (i.e., self-formation of the Si MQD MTJ system) did not fully guarantee the identical Coulomb blockade characteristics for all the devices in a single chip, in terms of the theoretical fitting model, we found that the MQD MTJ system could allow us to effectively reduce both the cotunneling current and the effective electron temperature. These eventually led to the room-temperature manipulation of clear CBO and NDC peaks at wide bias voltage ranges. Consequently, the formation of the [110] Si MQD MTJ system could be an effective strategy to fabricate the high-performance CMOS-compatible Si SETs.

Supplementary Materials: The following supporting information can be downloaded at: https://www.mdpi.com/article/10.3390/nano12040603/s1, Figure S1: Coulomb blockade characteristics of (a) SET-S1, (b) SET-S2, (c) SET-S3, and (d) SET-S4 that had been fabricated in a single chip studied in the present work.

Author Contributions: Y.L.: data curation, formal analysis, investigation, methodology, and writing—original draft. S.H.L.: conceptualization, supervision, writing—review and editing. All authors have read and agreed to the published version of the manuscript.

Funding: This research was supported by the National Research Foundation (NRF) of Korea through the Basic Science Research Programs ((2016R1A6A1A03012877; 2019R1A2C1085448; 2021R1I1A1A01049638) funded by the Korean Government.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.
Conflicts of Interest: The authors declare no conflict of interest.

References
1. Knobel, R.G.; Cleland, A.N. Nanometre-scale displacement sensing using a single electron transistor. *Nature* **2003**, *424*, 291–293. [CrossRef] [PubMed]
2. Knobel, R.; Cleland, A.N. Piezoelectric displacement sensing with a single-electron transistor. *Appl. Phys. Lett.* **2002**, *81*, 2258–2260. [CrossRef]
3. Mahboob, I.; Nishiguchi, K.; Fujiwara, A.; Yamaguchi, H. Room temperature piezoelectric displacement detection via a silicon field effect transistor. *Appl. Phys. Lett.* **2009**, *95*, 233102. [CrossRef]
4. van der Wiel, W.G.; De Franceschi, S.; Elzerman, J.M.; Fujisawa, T.; Tarucha, S.; Kouwenhoven, L.P. Electron transport through double quantum dots. *Rev. Mod. Phys.* **2002**, *75*, 1–22. [CrossRef]
5. Oda, S.; Ferry, D.K. *Silicon Nanoelectronics*; Taylor & Francis: New York, NY, USA, 2006.
6. Jing, Y.; Huang, S.; Wu, J.; Meng, M.; Li, X.; Zhou, Y.; Peng, H.; Xu, H. A Single-Electron Transistor Made of a 3D Topological Insulator Nanoplate. *Adv. Mater.* **2019**, *31*, 1903686. [CrossRef]
7. Lee, S.; Lee, Y.; Song, E.B.; Wang, K.L.; Hiramoto, T. Gate-Tunable Selective Operation of Single Electron/Hole Transistor Modes in a Silicon Single Quantum Dot at Room Temperature. *Appl. Phys. Lett.* **2013**, *102*, 083504. [CrossRef]
8. Lee, S.; Lee, Y.; Song, E.B.; Hiramoto, T. Modulation of Peak-to-Valley Current Ratio of Coulomb Blockade Oscillations in Si Single Hole Transistors. *Appl. Phys. Lett.* **2013**, *103*, 103502. [CrossRef]
9. Lee, Y.; Lee, J.W.; Lee, S.; Hiramoto, T.; Wang, K.L. Reconfigurable Multivalue Logic Functions of a Silicon Ellipsoidal Quantum-Dot Transistor Operating at Room Temperature. *ACS Nano* **2021**, *15*, 18483–18493. [CrossRef]
10. Lee, S.; Lee, Y.; Song, E.B.; Hiramoto, T. Observation of Single Electron Transport via Multiple Quantum States of a Silicon Quantum Dot at Room Temperature. *Nano Lett.* **2014**, *14*, 71–77. [CrossRef]
11. Lee, S.; Lee, Y.; Song, E.B.; Hiramoto, T. The Characteristic of Elongated Coulomb-Blockade Regions in a Si Quantum-Dot Device Coupled via Asymmetric Tunnel Barriers. *J. Appl. Phys.* **2013**, *114*, 164513. [CrossRef]
12. Lee, Y.; Lee, S.; Hiramoto, T. Transport Behaviors and Mechanisms in Cuspidal Blockade Region for Silicon Single-Hole Transistor. *Curr. Appl. Phys.* **2014**, *14*, 428–432. [CrossRef]
13. Lee, S.; Miyaji, K.; Kobayashi, M.; Hiramoto, T. Extremely High Flexibilities of Coulomb Blockade and Negative Differential Conductance Oscillations in Room-Temperature-Operating Silicon Single Hole Transistor. *Appl. Phys. Lett.* **2008**, *92*, 073502. [CrossRef]
14. Lee, Y.; Lee, S.; Im, H.; Hiramoto, T. Multiple Logic Functions from Extended Blockade Region in a Silicon Quantum-Dot Transistor. *J. Appl. Phys.* **2015**, *117*, 064501. [CrossRef]
15. Lee, S.; Hiramoto, T. Strong Dependence of Tunneling Transport Properties on Overdriving Voltage for Room-Temperature-Operating Single Electron/Hole Transistors Formed with Ultrannarrow [100] Silicon Nanowire Channel. *Appl. Phys. Lett.* **2009**, *83*, 043508. [CrossRef]
16. Eenink, H.G.J.; Petit, L.; Lawrie, W.I.L.; Clarke, J.S.; Vanderven, L.M.K.; Veldhorst, M. Tunable Coupling and Isolation of Single Electrons in Silicon Metal-Oxide-Semiconductor Quantum Dots. *Nano Lett.* **2019**, *19*, 8653–8657. [CrossRef]
17. Yuan, M.; Yang, Z.; Savage, D.E.; Legally, M.G.; Eriksson, M.A.; Rimberg, A.J. Charge sensing in a Si/SiGe quantum dot with a radio frequency superconducting single-electron transistor. *Appl. Phys. Lett.* **2012**, *101*, 142103. [CrossRef]
18. Stuyck, N.D.; Li, R.; Kubicek, S.; Mohiyanid, F.A.; Jussot, J.; Chan, B.T.; Simion, G.; Govoreanu, B.; Heyns, M.; Radu, I. An Integrated Silicon MOS Single-Electron Transistor Charge Sensor for Spin-Based Quantum Information Processing. *IEEE Electron. Device Lett.* **2020**, *41*, 1253–1256. [CrossRef]
19. Chanron, E.; Niegemann, D.J.; Bertrand, B.; Spence, C.; Jadot, B.; Li, J.; Mortemousque, P.-A.; Hutin, L.; Maurand, R.; Jehl, X.; et al. Charge Detection in an Array of CMOS Quantum Dots. *Phys. Rev. Appl.* **2020**, *14*, 024066. [CrossRef]
20. Hensgens, T.; Fujita, T.; Janssen, L.; Li, X.; Van Diepen, C.J.; Reichl, C.; Wegscheider, W.; Das Sarma, S.; Vanderven, L.M.K. Quantum simulation of a Fermi–Hubbard model using a semiconductor quantum dot array. *Nature* **2017**, *548*, 70–73. [CrossRef]
21. Reed, M.D.; Maune, B.M.; Andrews, R.W.; Borselli, M.G.; Eng, K.; Jura, M.P.; Kiselev, A.A.; Ladd, T.D.; Merkel, S.T.; Milošević, I.; et al. Reduced Sensitivity to Charge Noise in a Silicon Spin Qubit by Symmetric Operation. *Phys. Rev. Lett.* **2016**, *116*, 110402. [CrossRef]
22. Martins, F.; Malinowski, F.K.; Nissen, P.D.; Barnes, E.; Fallahi, S.; Gardner, G.C.; Manfra, M.J.; Marcus, C.M.; Kuemmeth, F. Noise Suppression Using Symmetric Exchange Gates in Spin Qubits. *Phys. Rev. Lett.* **2016**, *116*, 116801. [CrossRef] [PubMed]
23. Nakajima, A. Application of Single-Electron Transistor to Biomolecule and Ion Sensors. *Appl. Sci.* **2016**, *6*, 94. [CrossRef]
24. Brun-Picard, J.; Djordjevic, S.; Leprat, D.; Schopfer, F.; Poirier, W. Practical Quantum Realization of the Ampere from the Elementary Quantum of Charge. *Phys. Rev. X* **2016**, *6*, 041051. [CrossRef]
25. Chen, I.H.; Lai, W.T.; Li, P.W. Realization of solid-state nanothermometer using Ge quantum-dot single-hole transistor in few-hole regime. *Appl. Phys. Lett.* **2014**, *104*, 243506. [CrossRef]
26. Meschke, M.; Kemppinen, A.; Pekola, J.P. Accurate Coulomb blockade thermometry up to 60 kelvin. *Philos. Trans. A Math. Phys. Eng. Sci.* **2016**, *374*, 20150052. [CrossRef]
27. Ghirri, A.; Corri, S.; Affronte, M. Microwave Photon Detectors Based on Semiconducting Double Quantum Dots. *Sensors* **2020**, *20*, 4010. [CrossRef]
Nishiguchi, K.; Ono, Y.; Fujiwara, A.; Yamaguchi, H.; Inokawa, H.; Takahashi, Y. Infrared detection with silicon nano-field-effect transistors. *Appl. Phys. Lett.* 2007, 90, 223108. [CrossRef]

Nishiguchi, K.; Clement, N.; Yamaguchi, T.; Fujiwara, A. Si nanowire ion-sensitive field-effect transistors with a shared floating gate. *Appl. Phys. Lett.* 2009, 94, 163106. [CrossRef]

Clement, N.; Nishiguchi, K.; Dufreche, J.F.; Guerin, D.; Fujiwara, A.; Vuillaume, D. A silicon nanowire ion-sensitive field-effect transistor with elementary charge sensitivity. *Appl. Phys. Lett.* 2011, 98, 014104. [CrossRef]

Schupp, F. Single-electron devices in silicon. *Mater. Sci. Technol.* 2017, 33, 944–962. [CrossRef]

Averin, D.V.; Odintsov, A.A.; Vyshenskii, S.V. Ultimate accuracy of single-electron dc current standards. *J. Appl. Phys.* 1993, 73, 1297–1308. [CrossRef]

Ohkura, K.; Kitade, T.; Nakajima, A. Cotunneling Current in Si Single-Electron Transistor Based on Multiple Islands. *Appl. Phys. Lett.* 2006, 89, 183520. [CrossRef]

Kobayashi, M.; Hiramoto, T. Experimental Study on Quantum Confinement Effects in Silicon Nanowire Metal-Oxide-Semiconductor Field-Effect Transistors and Single-Electron Transistors. *J. Appl. Phys.* 2008, 103, 053709. [CrossRef]

Kobayashi, M.; Hiramoto, T. Large Coulomb-Blockade Oscillations and Negative Differential Conductance in Silicon Single-Electron Transistors with [100]- and [110]-Directed Channels at Room Temperature. *Jpn. J. Appl. Phys.* 2007, 46, 24–27. [CrossRef]

Averin, D.V.; Odintsov, A.A.; Vyshenskii, S.V. Ultimate accuracy of single-electron dc current standards. *J. Appl. Phys.* 1993, 73, 1297–1308. [CrossRef]

Ohkura, K.; Kitade, T.; Nakajima, A. Cotunneling Current in Si Single-Electron Transistor Based on Multiple Islands. *Appl. Phys. Lett.* 2006, 89, 183520. [CrossRef]

Kobayashi, M.; Hiramoto, T. Large Temperature Dependence of Coulomb Blockade Oscillations in Room-Temperature-Operating Silicon Single-Hole Transistor. *Jpn. J. Appl. Phys.* 2006, 45, 6157–6161. [CrossRef]

Basu, T.S.; Wakayama, Y.; Hayakawa, R. Theoretical Insight into Quantum Transport Via Molecular Dots in a Vertical Tunnel Transistor. *ACS Appl. Electron. Mater.* 2021, 3, 973–978. [CrossRef]

Gotszalk, T.; Jóźwiak, G.; Radojewski, J.; Fröhlich, T.; Füssl, R.; Manske, E.; Holz, M.; Ivanov, T.; Ahmad, A.; Rangelow, I.W. Tip-Based Nano-Manufacturing and -Metrology. *J. Vac. Sci. Technol. B* 2019, 37, 030803. [CrossRef]

Liu, Q.; Zhao, J.; Guo, J.; Wu, R.; Liu, W.; Chen, Y.; Du, G.; Duan, H. Sub-5 nm Lithography with Single GeV Heavy Ions Using Inorganic Resist. *Nano Lett.* 2021, 21, 2390–2396. [CrossRef]

Li, L.; Liu, X.; Pal, S.; Wang, S.; Ober, C.K.; Giannelis, E.P. Extreme Ultraviolet Resist Materials for Sub-7 nm Patterning. *Chem. Soc. Rev.* 2017, 46, 4855–4866. [CrossRef]

Hiramoto, T. Five Nanometre CMOS Technology. *Nat. Electron.* 2019, 2, 557–558. [CrossRef]

Kwak, J.; Mishra, A.K.; Lee, J.; Lee, K.S.; Choi, C.; Maiti, S.; Kim, M.; Kim, J.K. Fabrication of Sub-3 nm Feature Size Based on Block Copolymer Self-Assembly for Next-Generation Nanolithography. *Macromolecules* 2017, 50, 6813–6818. [CrossRef]

Averin, D.V.; Nazarov, Y.V. Virtual Electron Diffusion During Quantum Tunneling of the Electric Charge. *Phys. Rev. Lett.* 1990, 65, 2446–2449. [CrossRef] [PubMed]

Takahashi, Y.; Horiguchi, S.; Fujiwara, A.; Murase, K. Co-Tunneling Current in Very Small Si Single-Electron Transistors. *Physica B* 1996, 227, 105–108. [CrossRef]