Transcript: 

Transient program operation model considering distribution of electrons in 3D NAND Flash memories

Dong Chan Lee¹ and Hyungcheol Shin

Abstract We developed a new compact model for the program operation of 3D NAND Flash memories. A modified 1-D Poisson equation was proposed that shows better accuracy than the existing model by reflecting the spatial distribution of electrons trapped by the program operation. Under various conditions of program voltage (V_{PDM}) and program time (t_{PDM}), the threshold voltage shift (ΔV_T) was extracted by TCAD (Technology Computer-Aided Design) simulation, and we used this data to validate our new model. It also provides validity of the model for program operation in 3D NAND flash memory along with various TCAD analysis data.

key words: 3D NAND Flash memory, program operation, electron distribution, transient dynamics, Poisson equation

Classification: Circuits and modules for storage

1. Introduction

3D NAND Flash memory is considered as a promising memory technology by reducing bit cost and storing more data than NAND Flash memory with 2D planar structure and floating gate [1, 2, 3, 4]. Since it has a gate-all-around (GAA) structure, program dynamics are improved due to the high electric field at the substrate/tunneling oxide interface compared to planar devices [5, 6]. In NAND Flash memory, the logical value stored by a memory cell is determined by the cell's threshold voltage (V_T) [7]. Thus, It is essential to predict the exact V_T value changed by the program operation. Previous studies have analyzed transient program operation through the 1-D Poisson equation with radial coordinates [8, 9, 10, 11, 12, 13]. In [8], the spatial distribution of trapped electrons in charge-trap nitride (CTN) was not considered, and it was assumed that the trapped electron density is uniform in all CTN regions. However, according to several papers and Technology Computer-Aided Design (TCAD) simulation, electrons are mainly trapped from the region close to the tunneling oxide in the CTN [14, 15]. Therefore, when using the existing model in [8], the distribution of trapped electrons is not properly considered, so the threshold voltage shift (ΔV_T) is not calculated accurately.

In this Letter, it is assumed that CTN is divided into two regions: region 1 where electron trapping occurs (close to tunneling oxide), and region 2 where electrons are not trapped, in order to reflect the distribution of trapped electrons effectively. A modified Poisson equation is presented accordingly, and the boundary of the regions in the CTN is determined at the point that showing best fits with the ΔV_T value. Various program voltage (V_{PDM}) conditions are used for the model, and several TCAD analysis data are presented.

2. Simulation details

The device parameters used in the TCAD simulation are specified in Table I [16]. To reflect only the effect of the distribution of trapped electrons, the substrate is assumed to be single crystal silicon without grain boundaries. The effects of interface trap and electron emission are not considered. The pass voltage of the unselected word lines is 6V and the voltage of the string-select line is 2.4V [17]. The threshold voltage (V_T) is defined as the voltage when a 10nA bit line current occurs by applying a constant current method [18, 19], and ΔV_T is defined as the difference between V_T in the initial state without trapped electrons and V_T in the programmed state with trapped electrons.

3. Electrostatic solution

Table II shows the number of trapped electrons and the results of ΔV_T calculations derived from the TCAD simulation and the previous model given in [8].

¹Inter-University Semiconductor Research Center (ISRC) and School of Electrical Engineering and Computer Science, Seoul National University, Seoul 151-747, Korea

ldc1207@snu.ac.kr

DOI: 10.1587/elex.17.20200335
Received October 09, 2020
Accepted October 26, 2020
Publicized November 06, 2020

IEICE Electronics Express, Vol.xx, No.xx, xx-xx
Table I Parameters used in this work.

| Parameter                          | Value |
|------------------------------------|-------|
| Word-line length (\(L_{wl}\))     | 28nm  |
| Spacer length (\(L_s\))           | 28nm  |
| Substrate radius (\(r_s\))        | 25nm  |
| Tunneling oxide thickness (\(r_{to}-r_s\)) | 5nm   |
| CTN thickness (\(r_{CTN}-r_s\))   | 5nm   |
| Blocking oxide thickness (\(r_{bo}-r_{to}\)) | 6nm |
| Tunneling/Blocking oxide dielectric constant (\(\varepsilon_{t}/\varepsilon_{bo}\)) | 3.9\(\varepsilon_0\) |
| CTN dielectric constant (\(\varepsilon_{CTN}\)) | 7\(\varepsilon_0\) |
| Program voltage (\(V_{PGM}\))     | 12V/14V/16V/18V |
| Program time (\(t_{PGM}\))        | 0 to 9\(\mu s\) |
| Rising time at (\(t_{PGM}\))      | 1\(\mu s\) |
| Total trap density (\(N_t\))       | \(4 \times 10^{19} cm^{-3}\) |

Table II The number of trapped electrons and \(\Delta V_{t}\) calculated by applying transient dynamics at \(V_{PGM}=14V, t_{PGM}=9\mu s\).

| # of eTrappedCharge | \(\Delta V_t\) [V] |
|---------------------|-------------------|
| TCAD                | 59                | 0.301             |
| [8] without substrate effect | 145            | 0.751             |
| [8] with substrate effect | 68               | 0.35              |

Fig. 1 TCAD simulation results of 3D NAND Flash memory (a) Cross-sectional view of unit cell structure at the programmed state. (b) Trapped electron density according to the program voltage \(V_{PGM}\) along the direction of A-A' (middle position of the target cell).

Fig. 2 Conceptual image of the trapped electron distribution in CTN assumed in [8] (dash) and in this work (line).

It was calculated based on our device parameters. When substrate effect (potential drop due to channel potential \(V_{ch}\) and flat band voltage \(V_{fb}\)) is considered, only the voltage applied to the tunneling oxide/CTN/blocking oxide (ONO) layer is reflected in the model [20, 21, 22, 23]. Thus, the \(\Delta V_t\) calculation becomes similar to TCAD simulation data. However, there is still an error and it becomes larger in proportion to \(V_{PGM}\) and \(t_{PGM}\). The reason for this error is that the previous study [8] modeled assuming uniform trapped electron density \(n_t\); units: \(cm^{-3}\) for all regions in CTN without considering the spatial distribution and number of electrons. Fig. 1(a) is a result of the transient simulation of program operation in TCAD, showing that the electrons are mainly trapped in the CTN region close to the tunneling oxide. Also, Fig. 1(b) shows that the trapped electron distribution changes as \(V_{PGM}\) increases, but still shows the same tendency. Therefore, electron distribution must be reflected in the model. To solve this problem, we divided CTN into two regions as shown in Fig. 2: region 1 where electron trapping occurs, and region 2 that does not. This assumption allows the spatial distribution of trapped electrons to be reflected effectively in the model so that the number of electrons and \(\Delta V_t\) can be calculated accurately. The boundary-value of region 1 and region 2 is set to a new parameter \(r_x\) as follows:

\[
r_x = r_{to} + \eta T_n
\]

where \(\eta\) is a proportional factor associated with the thickness of the nitride \(T_n\), with a value between 0 and 1. The value of \(\eta\) will be determined when fitting the \(\Delta V_t\) with TCAD data by applying transient dynamics in results section. The electrostatics of the 3D NAND flash memory can be calculated by solving a modified 1-D Poisson equation in radial coordinates that considering the distribution of trapped electrons is taken into account:
\[ \frac{1}{r} \frac{\partial}{\partial r} \left( r \frac{\partial V(r)}{\partial r} \right) = -\frac{q_n t}{\varepsilon_n} \left[ H(r - r_{to}) - H(r - r_x) \right] \] (2)

where \( V(r) \) is the electrostatic potential, and \( q \) is the electron charge. The Heaviside step function \( H \) is used to assume that uniform \( n_t \) exists only in region 1. By solving the modified Poisson equation at Eq. (2), expressions for \( V(r) \) and electric field \( F(r) \) are obtained in four regions:

\[ V(r) = \begin{cases} 
C_1 \ln \frac{r}{r_0} & (r_0 < r < r_{to}) \\
\frac{q_n t}{4\varepsilon_n} (r^2 - r_{to}^2) + C_2 \ln \frac{r}{r_{to}} + \frac{C_3}{r_{to}} (r_{to} < r < r_x) \\
C_4 \ln \frac{r}{r_{to}} + C_5 \ln \frac{r}{r_x} + \frac{q_n t}{2\varepsilon_n} (r_x^2 - r_{to}^2) & (r_x < r < r_{bo}) \\
(V_{PGM} - V_{ch} - V_{fb}) - C_4 \ln \frac{r}{r_{bo}} & (r_{bo} < r < r_{nb}) 
\end{cases} \]

\[ F(r) = -\frac{\partial V(r)}{\partial r} = \begin{cases} 
-\frac{C_1}{r} & (r_0 < r < r_{to}) \\
-\frac{q_n t}{2\varepsilon_n} \frac{C_2}{r} & (r_{to} < r < r_x) \\
-\frac{C_3}{r} & (r_x < r < r_{bo}) \\
-\frac{C_4}{r} & (r_{bo} < r < r_{nb}) 
\end{cases} \] (4)

Note that the setting of the boundary condition is the same as [8], except for the substrate effect and region 1 is reflected in the model. The expression for constants \((C_1-C_4)\) and \(\alpha\) is defined as follows:

\[ C_1 = \frac{V_{PGM} - V_{ch} - V_{fb}}{\alpha} + \frac{q_n t}{2\alpha} \left[ \frac{1}{\varepsilon_n} \frac{r_x^2}{r_{to}^2} \ln \frac{r_x}{r_{to}} - \frac{1}{\varepsilon_{bo}} \ln \frac{r_{bo}}{r_n} + \frac{1}{\varepsilon_n} \ln \frac{r_n}{r_x} + \frac{1}{\varepsilon_{bo}} (r_x^2 - r_{to}^2) \right] \] (5)

\[ C_2 = \frac{\varepsilon_{to}}{\varepsilon_n} C_1 - \frac{q_n t}{2\varepsilon_n} r_{to}^2 \] (6)

\[ C_3 = \frac{\varepsilon_{to}}{\varepsilon_n} C_1 + \frac{q_n t}{2\varepsilon_n} (r_x^2 - r_{to}^2) \] (7)

\[ C_4 = \frac{\varepsilon_{to}}{\varepsilon_{bo}} C_1 + \frac{q_n t}{2\varepsilon_{bo}} (r_x^2 - r_{to}^2) \] (8)

\[ \alpha = \ln \frac{r_{to}}{r_n} + \frac{\varepsilon_{to}}{\varepsilon_n} \ln \frac{r_n}{r_{to}} + \frac{\varepsilon_{to}}{\varepsilon_{bo}} \ln \frac{r_{bo}}{r_{to}} \] (9)

where \(\alpha\) is same formula as [8]. From Eq. (4) and Eq. (5), \( \Delta V_t \) is calculated as the amount of change in \( V_{PGM} \) required to recover the electric field of the substrate/tunneling oxide interface \((F_t)\) when \( n_t = 0 \), and the following equation is obtained:

\[ \Delta V_t = -\frac{q_n t}{2} \left[ \frac{1}{\varepsilon_n} \frac{r_x^2}{r_{to}^2} \ln \frac{r_x}{r_{to}} - \frac{1}{\varepsilon_{top}} \ln \frac{r_{top}}{r_n} + \frac{1}{\varepsilon_n} \ln \frac{r_n}{r_x} + \frac{1}{2\varepsilon_{bo}} (r_x^2 - r_{top}^2) \right] \] (10)

### 4. Transient dynamics

The FN equation is used as a theoretical expression for tunneling current density \( (J_n) \) [24, 25, 26, 27, 28, 29].

\[ J_n = AF^2_t \exp \left[ -\frac{B}{F_t} \right] \] (11)

where \(A\) and \(B\) are determined by considering the potential barrier and effective tunneling mass of the electron, and same values are used for both TCAD simulation and the model \((A = 3.07 \times 10^{-7} A/V^2, B = 2.41 \times 10^8 V/cm)\). The transient dynamics of program operation is expressed by the following equation [30]:

\[ \frac{d n_t}{d t} = \frac{1}{q} \left[ \frac{r_n}{r_{to} + r_{tn}} \right] \sigma_0^2 (N_t - n_t) - e_n n_t \] (12)

Here, the new parameter \( \gamma \) is a charge centroid factor related to region 1 where electron trapping occurs in CTN and corresponds to \( \eta/2 \). In [8], the value of \( \gamma \) was a constant of 1/2 because electron trapping was assumed in all areas within the CTN. Since the effects caused by electron emission are not considered in this study, the emission rate \( (e_n) \) is set as 0. Fig. 3 shows the modeling methodology in this study. Since there is no analytical solution for Eq. (12), we calculated it numerically for discontinuous time. Starting from the initial condition of \( n_t = 0 \), \( F_t \) and \( J_n \) are calculated, and then the increase in trapped electron density \( (\Delta n_t) \) is calculated. The \( \Delta V_t \) is derived by the modified \( n_t \) value, and all of the processes are repeated with increasing time step \( (\Delta t) \).
5. Results

Fig. 4 The result of $\Delta V_t$ calculation for existing model [8] and TCAD simulation that assuming uniform electron distribution in all areas of the CTN within the target cell. In this case, the fixed electron density is set, not transient dynamics.

Fig. 4 shows the $\Delta V_t$ calculated according to the electron density through the previous model in [8] and TCAD simulation. In TCAD simulation, a fixed electron density is set by assuming uniform electron distribution in all regions of the CTN in the target cell. Since the spatial distribution and the number of the electrons are set the same, a slight error is caused by physical phenomena that reflected only in TCAD simulation. However, it is negligible because it is not large enough to affect the modeling process. Fig. 5(a) shows the $\Delta V_t$ calculated by applying transient dynamics. In the case of $\eta = 0.77$ that using our model, the result shows a good agreement with the TCAD data at all $t_{PGM}$, and it is more accurate than the previous model in [8]. For reference, when $\eta = 1$ is applied to our model, the calculation results are the same as the results of [8] with considering the substrate effect. Fig. 5(b) shows the $n_t$ according to the position in CTN, and it is calculated by TCAD and model when $t_{PGM} = 9\mu s$ in Fig. 5(a). In our proposed model, $r_x$ and region 1 are set according to the value of $\eta$, and the $n_t$ is determined by the solution of the modified 1-D Poisson equation. The number of trapped electrons is 55, which is calculated based on $n_t$ and the volume of the CTN layer in the proposed model ($\eta = 0.77$). It is closer to TCAD data than the results calculated through [8] in Table II. Fig 6(a) shows the $\Delta V_t$ fitted for the $t_{PGM}$ in various $V_{PGM}$. Fig. 6(b) shows the value of $\eta$ with the best fitting result for each $V_{PGM}$ in Fig 6(a), where its values are proportional to $V_{PGM}$. This indicates that the proposed model could reflects the tendency for the expansion of the trapped electron distribution according to $V_{PGM}$ as mentioned in Fig. 1(b). Because the $F_l$ and $J_n$ are small in low $V_{PGM}$, fewer electron trapping occurs, resulting in less variation in the distribution of trapped electrons over $t_{PGM}$.

Conversely, in high $V_{PGM}$, there is a large variation in trapped electrons distribution. In order to reflect this characteristic more accurately, at high $V_{PGM}$, $\eta$ should be set to increase in proportion to $t_{PGM}$. Fig 7(a) shows a $\Delta V_t$ fitted over $t_{PGM}$ at $V_{PGM} = 18V$. It is more accurate when time dependency is considered. Here, the value of $\eta$ changed in proportion to the $t_{PGM}$ is shown in Fig. 7(b).
6. Conclusion

In this Letter, a compact model for transient program dynamics in 3D NAND Flash memories was presented. The 1-D Poisson equation was modified so that our model reflects the trapped electron distribution in CTN layer effectively. The CTN was divided into two regions, and it was assumed that electron trapping occurred only in the region close to the tunneling oxide. The parameter for determining the boundary value of the two regions were used to fit the \( \Delta V_f \) correctly. The proposed model shows a good agreement with the TCAD simulation results. Lastly, the program time dependency was considered, and the accuracy was improved.

References

[1] Tanaka, H., et al. "Bit cost scalable technology with punch and plug process for ultra high density flash memory." 2007 IEEE Symposium on VLSI Technology. IEEE, 2007. (DOI: 10.1109/VLSIT.2007.4339708).

[2] Katsumata, Ryota, et al. "Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices." 2009 Symposium on VLSI Technology. IEEE, 2009.

[3] Jang, Jae-hoon, et al. "Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory." 2009 Symposium on VLSI Technology. IEEE, 2009.

[4] Suh, Kang-Deog, et al. "A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme." IEEE Journal of Solid-State Circuits 30.11 (1995): 1149-1156. (DOI: 10.1109/4.475701).

[5] HSU, Tzu-Hsuan, et al. A high-speed BE-SONOS NAND flash utilizing the field-enhancement effect of FinFET. In: 2007 IEEE International Electron Devices Meeting. IEEE, 2007. p. 913-916. (DOI: 10.1109/IEDM.2007.4419100).

[6] HSU, Tzu-Hsuan, et al. Physical model of field enhancement and edge effects of FinFET charge-trapping NAND Flash devices. IEEE transactions on electron devices, 2009, 56.6: 1235-1242. (DOI: 10.1109/TED.2009.2018713).

[7] Cai, Yu, et al. "Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling." 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2013. (DOI: 10.7873/DATE.2013.266).

[8] Amoroso, Salvatore Maria, et al. "Semi-analytical model for the transient operation of gate-all-around charge-trap memories." IEEE transactions on electron devices 58.9 (2011): 3116-3123. (DOI: 10.1109/TED.2011.2159010).

[9] Kim, Doo-Hyun, et al. "Program/erase model of nitride-based NAND-type charge trap flash memories." Japanese Journal of Applied Physics 49.8R (2010): 084301. (DOI: 10.1143/jjap.49.084301).

[10] Kim, Minsoo, Sungbak Kim, and Hyungcheol Shin. "A Compact Model for ISPP of 3-D Charge-Trap NAND Flash Memories." IEEE Transactions on Electron Devices 67.8 (2020): 3095-3101. (DOI: 10.1109/TED.2020.3000448).

[11] Paolucci, Giovanni M., et al. "A semi-analytical model for macaroni MOSFETs with application to vertical Flash memories." IEEE Transactions on Electron Devices 63.5 (2016): 1871-1876. (DOI: 10.1109/TED.2016.2543605).

[12] Compagnoni, Christian Monzio, et al. "Analytical model for the electron-injection statistics during programming of nanoscale NAND Flash memories." IEEE transactions on electron devices 55.11 (2008): 3192-3199. (DOI: 10.1109/TED.2008.2003332).

[13] Chen, Wei-Chen, et al. "A physics-based Quasi-2D model to understand the wordline (WL) interference effects of junction-free structure of 3D NAND and experimental study in a 3D NAND flash test chip." 2017 IEEE International Electron Devices Meeting (IEDM). IEEE, 2017. (DOI: 10.1109/IEDM.2017.8268328).

[14] Kang, Ho-Jung, et al. "Space program scheme for 3-D NAND flash memory specialized for the TLC design." 2018 IEEE Symposium on VLSI Technology. IEEE, 2018. (DOI: 10.1109/VLSI.2018.8510660).

[15] OH, Dongyean, et al. TCAD simulation of data retention characteristics of charge trap device for 3-D NAND flash memory. In: 2015 IEEE International Memory Workshop (IMW). IEEE, 2015. p. 1-4. (DOI: 10.1109/IMW.2015.7150306).

[16] Park, JiHy, Jang Kye Lee, and Hyungcheol Shin. "Machine learning method to predict threshold voltage distribution by read
disturbance in 3D NAND Flash Memories." Japanese Journal of Applied Physics 59.8 (2020): 081003. (DOI: 10.35848/1347-4065/aba5e0)

[17] Kang, Myounggon, and Yoon Kim. "Natural local self-boosting effect in 3D NAND flash memory." IEEE Electron Device Letters 38.9 (2017): 1236-1239. (DOI: 10.1109/LED.2017.2736541)

[18] Bazigos, Antonios, et al.: "An adjusted constant-current method to determine saturated and linear mode threshold voltage of MOSFETs." IEEE Transactions on Electron Devices 58.11 (2011): 3751-3758. (DOI: 10.1109/TED.2011.2164080)

[19] Ortiz-Conde, Adelmo, et al. "A review of recent MOSFET threshold voltage extraction methods." Microelectronics reliability 42.4-5 (2002): 583-596. (DOI: 10.1016/S0026-2714(02)00027-6)

[20] He, Jin, et al. "Analytic channel potential solution to the undoped surrounding-gate MOSFETs." Solid-state electronics 51.5 (2007): 802-805. (DOI: 10.1016/j.ssc.2007.02.035)

[21] Jiménez, D., et al. "Continuous analytic IV model for surrounding-gate MOSFETs." IEEE Electron Device Letters 25.8 (2004): 571-573. (DOI: 10.1109/LED.2004.831902)

[22] Kang, Myounggon, et al. "The compact modeling of channel potential in sub-30-nm NAND flash cell string." IEEE electron device letters 33.3 (2012): 321-323. (DOI: 10.1109/LED.2011.2179283)

[23] Kim, Yoon, and Myounggon Kang. "Predictive modeling of channel potential in 3-D NAND flash memory." IEEE Transactions on Electron Devices 61.11 (2014): 3901-3904. (DOI: 10.1109/TED.2014.2355918)

[24] Lenzlinger, M., and E. H. Snow. "Fowler-Nordheim tunneling into thermally grown SiO2." Journal of Applied physics 40.1 (1969): 278-283. (DOI: 10.1063/1.1657043)

[25] Chiu, Y. L., J. P. Gambino, and M. Mohammad. "Determination of the Fowler–Nordheim tunneling parameters from the Fowler–Nordheim plot." Solid-State Electronics 45.10 (2001): 1787-1791. (DOI: 10.1016/S0038-1101(01)00190-3)

[26] Maserjian, J., and N. Zamani. "Behavior of the Si/SiO2 interface observed by Fowler-Nordheim tunneling." Journal of Applied Physics 53.1 (1982): 559-567. (DOI: 10.1063/1.329919)

[27] Ravindra, N. M., and Jin Zhao. "Fowler-Nordheim tunneling in thin SiO2 films." Smart Materials and Structures 1.3 (1992): 197. (DOI: 10.1088/0964-1726/1/3/002)

[28] Maserjian, J., and N. Zamani. "Observation of positively charged state generation near the Si/SiO2 interface during Fowler-Nordheim tunneling." Journal of Vacuum Science and Technology 20.3 (1982): 743-746. (DOI: 10.1116/1.571448)

[29] Forbes, Richard G. "Physics of generalized Fowler-Nordheim-type equations." Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena 26.2 (2008): 788-793. (DOI: 10.1116/1.2827505)

[30] Compagnoni, Christian Monzio, et al. "Physical modeling for programming of TANOS memories in the Fowler–Nordheim regime." IEEE transactions on electron devices 56.9 (2009): 2008-2015. (DOI: 10.1109/TED.2009.2026315)