Eye-open Monitor Using Two-Dimensional Counter Value Profile

Kyung-Sub Son, Yong-Hwan Moon, Sanghun Baek, Namyong Kim, Taek-Joon An, and Jin-Ku Kang

Abstract A simple eye-opening monitor (EOM) system based on two dimensional (2-D) counter-value profile is designed. The proposed EOM can be applied to adaptive equalizer coefficient control for better bit error rate (BER) performance in the high-speed serial interface. Input data is sampled 2048 times with 32 different clock phases on 32 different decision threshold amplitudes to the clocked comparator and the sampled outputs of ‘1’ or ‘0’ are recorded in the designated counter. The counter values at each phase and decision threshold amplitude are compared with a reference of 1024 for eye-opening monitor. The estimated eye-diagram is displayed on the monitor. Through the estimated eye-diagram, the optimal sampling timing can also be determined. The chip for sampling data and gathering the counter value has been designed through 180-nm CMOS process and 86 mW including I/O block is consumed on 2 Gb/s data rate.

key words: Eye-open monitor, eye-diagram, optimal sampling point.

Classification: Integrated circuits

1. Introduction

In high-speed serial interfaces, the signal integrity is degraded by jitter and inter symbol interference (ISI) caused from the channel. In the receiver side filters such as continuous-time linear equalizer (CTLE) or decision feedback equalizer (DFE) are inserted before the clock and data recovery (CDR). For adjusting the coefficient of filters, feedback processes, such as least mean square (LMS) or decision feedback equalizer (DFE) algorithms are necessary for BER metrics approach. The approach detects the BER feedback in the receiver is shown in Fig. 1. Histogram approach for monitoring the contour and dispersion of the eye-diagram is done by voltage amplitude control [7] and clock phase control [8]. In ref. [9], both clock phase and voltage amplitude control, which is called two dimensional (2-D) eye-monitoring, are applied with an eye-opening mask. EOM combined with BER metrics feedback for finding the optimal data sampling point was investigated in [10]. For more accurate BER estimation, the more data should be processed. As a result the longer time and larger silicon area are required. A fast and on-chip BER-based EOM was possible by stochastic eye-opening monitor [11]. The approach detects the BER-related one-sigma eye contour for estimating the optimal eye-opening.

This letter suggests a simple approach for EOM from counter values obtained through 2-D data sampling. The input data is sampled through a clocked comparator on different decision threshold amplitudes (32-levels) and different sampling clock phases (32-phases). In this scheme, only one clocked comparator for the sampler is needed. The output of the sampler is either ‘1’ or ‘0’. At each amplitude and phase, input data are sampled 2048 times and the sampled outputs are recorded in the counter. The counter values at each phase and decision threshold amplitude are compared with a reference of 1024 for eye-open monitor. The estimated eye-diagram is displayed on the monitor. The eye-diagram can be utilized for adjusting the equalizer coefficient and the sampling clock phase in the CDR. BER metrics are easily added to the proposed EOM if necessary.
2. Proposed Architecture

Fig. 2 Block diagram of the proposed EOM.

A. Operation Principle

Fig. 2 shows the block diagram for the proposed EOM. On-chip blocks are a clock and data recovery (CDR), a clocked comparator, a digital-to-time converter (DTC) for phase step control, a digital-to-analog converter (DAC) for decision threshold amplitude step control and 11-bit counter. Digital processing for the data eye estimation from the counter value is done in FPGA. DTC and DAC steps are controlled by 5-bit signals and both have 32 steps. A personal computer (PC) is for controlling the whole system. The output from the clocked comparator is obtained at each sampling point (phase and decision threshold amplitude). The comparator outputs either ‘1’ or ‘0’. Input data are sampled 2048 times at each sampling point and the output of the comparator is recorded in the 11-bit counter. After storing all counter outputs at 32 by 32 sampling points, the digital processing block in FPGA estimates the data eye by comparing the counter value at each sampling point.

After storing all counter outputs at 32 by 32 sampling points, digital processing block in FPGA estimates the data eye by comparing the counter value at each sampling point.

![Fig. 2 Block diagram of the proposed EOM.](image)

![Fig. 3 (a) Clocked comparator.](image)

Fig. 3 (a) Clocked comparator. (b) relationship between data eye and sampling points (the dot is the optimal sampling point), and (c) counter output value (OUTs) profile with $\Phi_0$ and $\Phi_{15}$ while the decision threshold amplitude ($A_i$) sweeps.

Fig. 3 (a) shows the sampler circuit, which is a clocked comparator. The clocked comparator outputs at the sampling clock phase ($\Phi_i$) by comparing input data level with the decision threshold amplitude ($A_i$). Fig. 3(b) illustrates the relationship between data eye and the sampling points ($A_i$, $\Phi_i$). For the best BER, the sampling clock of $\Phi_{15}$ should be placed in the middle of the data eye.

The sampling point at the clocked comparator is determined by DAC and DTC. The rising edge of input data is synchronized with the sampling clock, $\Phi_0$. As shown in Fig. 3(b), if data’s rising edge is near at $\Phi_0$, the data eye is almost closed. And if data’s rising edge is near at $\Phi_{15}$ the data eye is open most widely. Assuming data transition probability is the same, the counter output is near 1024 in the center region of the data eye. In opposite case, where the sampling phase is near the data edge, the counter output is much less than 1024. Fig. 3(c) shows two different counter output profiles at $\Phi_0$ and $\Phi_{15}$ as the decision threshold amplitude ($A_j$) sweeps from the minimum to the maximum. With $\Phi_{15}$ the average counter output is near 1024 for most of the amplitude levels. With $\Phi_0$ the counter value output is decreased sharply from the middle of decision threshold amplitude. After obtaining all counter values from all sampling points, data eye opening can be estimated by comparing the counter values at each point with a reference value of 1024. The relative difference from 1024 at each sampling point gives the contour of data eye that can be displayed in the monitor.

B. Circuit Design

Fig. 4 shows the circuit diagram of the clocked comparator. It captures the data at the designated clock phase and the decision threshold amplitude. As stated before, the sampling clock phase ($\Phi_j$) and the decision threshold amplitude ($A_i$) are controlled by DTC and DAC, respectively. The DTC is controlled by 5-to-32 thermometer code.

![Fig. 4 Circuit diagram of the clocked comparator.](image)

Fig. 5(a) shows a DTC circuit which is a phase rotator generating 32 phases from 4 clock phases. The DTC first selects two phases (I, Q) from 4 clock phases and interpolates the phases to finer 8 different phases. Thus the sampling clock phase is controlled by 5-bit. In order
to reduce an offset during the phase selection switching, a small current source (I_{offset}) is used. Fig. 5(b) illustrates a current-mode 5-bit DAC. The decision threshold level is determined by the amount of the selected drain current (IDAC). The DAC is also controlled by 5-to-32 thermometer code.

C. Simulation Results

First, the proposed EOM was simulated using an input data. Fig. 6 shows an estimated eye diagram through the proposed scheme. The brighter patterns appear where the counter output value is near 1024. When the counter output is lower than 1024, the darker pattern is illustrated. The lower the counter value is, the darker the pattern is. The optimal sampling point is derived and it is where the eye has the maximum height and width and the point is given inside eye opening area.

Fig. 7 shows two different counter output values at $\Phi_0$ and $\Phi_{13}$ by sweeping the decision threshold amplitude from the lowest level to the maximum level. Fig. 7(a) is the counter output profile sampled at $\Phi_{13}$, which is positioned near the data center. As the decision threshold is moved from the center level, the counter output stays at almost same level until the limit levels. Fig. 7(b) is the counter output profile sampled at $\Phi_0$, which is positioned near the data edge. As the decision threshold is moved from the center level, the counter output drops very sharply. Therefore the counter values obtained through sweeping the decision threshold amplitude at each sampling points gives an estimated eye-opening. Fig. 8 shows two different eye diagram output from two different input jitter condition. As shown, the more input jitter results in less eye-opening.

3. Measured Results

The chip for the proposed EOM has been designed and fabricated using a 180-nm CMOS process. The chip includes the sampler (clocked comparator), DTC/DAC, CDR, and the counter. Fig. 9 shows the chip photo and a detailed layout. All circuit blocks are implemented with full-custom-based circuit design methodology and the layout is done with Cadence tools. Loop filters of the CDR are placed off the chip. Current-mode-logic (CML) divider is used with an input buffer for providing the...
reference clock to the CDR. The CML-to-CMOS (C2C) level converter is inserted between phase rotator and sampler (clocked comparator) since the sampler needs a clock signal with a full CMOS level. The chip area is 2000 \( \mu \text{m} \times 500 \mu \text{m} \) and the power consumption is measured as 86mW including I/O buffers at 2 Gb/s data rate.

Fig 10 illustrates the test setup. The device-under-test (DUT) is the chip and a reference clock and input data are provided by a pulse generator. The PC commands the testing conditions to make the FPGA generate the proper control signals and carry the estimated data eye to the monitor. The recovered clock and data with sampling point information (clock phase and voltage level) can be measured with an oscilloscope.

Fig. 11 Normalized sampling phase and amplitude from (a) measured DTC and (b) DAC.

The measured EOM from the input signal is shown in Fig. 12. The data rate of applied input signal is 2Gb/s with 400mV peak-to-peak swing. An estimated data eye on the monitor is in Fig. 12(b). There is a brightness difference depending on the counter value compared to 1024. In the data edge region, the counter value is low, in which it appears as a darker region. In the center of data eye, the counter value is high, where it is illustrated as a bright region. The brightest area is where the counter value is 1024. The dotted line stands for the border line of estimated data eye opening by filtering the counter value profile and the center dot is the optimal sampling point.

Fig. 13 shows three different EOM profile on different input jitter conditions. More jitter in input data means a narrow data eye width on the monitor. The same maximum height on different jitter condition comes from the limiting amplifier in the input buffer stage.
Table I shows the performance summary and comparison with other works. Ref. [7] and [8] has only one-dimensional analysis by either phase or voltage amplitude change only. In ref. [9]-[11], two-dimensional eye-open monitoring is applied. However, these EOM combined with BER metrics requires complex algorithms with a larger hardware, or a higher power consumption with SiGe process. This work suggests a simple 2-D EOM system by only processing the counter value profile. The data rate and power consumption can be optimized with a better process technology.

### Table 1 Performance Summary

|                  | [7]     | [8]     | [9]     | [10]    | [11]    | This work |
|------------------|---------|---------|---------|---------|---------|-----------|
| Process          | 90nm CMOS | 180nm CMOS | 130nm CMOS | 130nm SiGe | 40nm CMOS | 180nm CMOS |
| Data-rate        | 10Gb/s  | 2Gb/s   | 12.5Gb/s| 40Gb/s  | 26Gb/s  | 2.0Gb/s  |
| Eye Dimension    | 1-D (s) | 1-D (y) | 2-D     | 2-D     | 2-D     | 2-D       |
| Algorithm        | -       | MER(1)  | CMER(2) | SS-EOM(1) | Counter Profile |
| Sampling Point adjustment (Amplitude) | Yes | No | Yes | Yes | Yes | Yes |
| Sampling Point adjustment (Phase) | No | Yes | Yes | Yes | Yes | Yes |
| Power Consumption | 11mW   | 110mW  | 330mW  | 1.6W    | 43.9mW  | 80mW |

1) Mask Error Rate (MER)  
2) Code Mismatch Error Rate (CMER)  
3) Stochastic Sigma-tracking EOM

### 4. Conclusion

A simple 2-D EOM based on counter-value profile is suggested. Input data is sampled 2048 times with 32 different clock phases on 32 different decision threshold amplitudes to the comparator. The counter value at each phase and each decision threshold amplitude is processed for eye-opening monitor. The estimated eye-diagram is displayed on the monitor. Through the estimated eye-diagram the optimal sampling timing can also be determined. It can be used with an adaptive equalizer for better BER performance.

### Acknowledgments

This research was supported by Inha University. The authors also thank IDEC for CAD tool support.

### References

[1] F. Zhong et al., “K.S. Kundert, B. Razavi: “A 1.0625–14.025 Gb/s multi-media transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40 nm CMOS,” IEEE J. Solid-State Circuits 46 (2011) 12 (DOI: 10.1109/JSSC.2011.2168871).

[2] V. Balan et al., “A 15–22 Gb/s serial link in 28 nm CMOS with direct DFE,” IEEE J. Solid-State Circuits 49 (2014) 12 (DOI: 10.1109/JSSC.2014.2349992).

[3] R. Payne et al., “A 6.25-Gb/s binary transceiver in 0.13-µm CMOS for serial data transmission across high loss legacy backbone channels,” IEEE J. Solid-State Circuits 40 (2005) 12 (DOI: 10.1109/JSSC.2005.856583).

[4] J. Savoj et al., “A low-power 0.5–6.6 Gb/s wireline transceiver embedded in low-cost 28 nm FPGAs,” IEEE J. Solid-State Circuits 48 (2013) 11 (DOI: 10.1109/JSSC.2013.2274824).

[5] E. Hoen et al., “Near-optimal equalizer and timing adaptation for I/O links using a BER-based metric,” IEEE J. Solid-State Circuits 43 (2008) 9 (DOI: 10.1109/JSSC.2008.2001871).

[6] S. Son et al., “A 2.3-mW, 5-Gb/s low-power decision-feedback equalizer receiver front-end and its two-step, minimum bit-error-rate adaptation algorithm,” IEEE J. Solid-State Circuits 48 (2013) 11 (DOI: 10.1109/JSSC.2013.2274904).

[7] C.-K. Seong et al., “A 10-Gb/s adaptive look-ahead decision feedback equalizer with an eye-opening monitor,” IEEE Trans. on Circuits and Systems II: Express Briefs 59 (2012) 4 (DOI: 10.1109/TCSI.2012.2186366).

[8] F. Gerfers et al., “A 0.2–2 Gb/s 6x OSR receiver using a digitally self-adaptive equalizer,” IEEE J. Solid-State Circuits 43 (2008) 6 (DOI: 10.1109/JSSC.2008.922716).

[9] B. Analui et al., “A 10-Gb/s two-dimensional eye-opening monitor in 0.13-µm standard CMOS,” IEEE J. Solid-State Circuits 40 (2005) 12 (DOI: 10.1109/JSSC.2005.856576).

[10] H. Noguchi et al., “A 40-Gb/s CDR circuit with adaptive decision-point control based on eye-opening monitor feedback,” IEEE J. Solid-State Circuits 43 (2008) 12 (DOI: 10.1109/JSSC.2008.2006227).

[11] H. Won et al., “A 28-Gb/s Receiver With Self-contained Adaptive Equalization and Sampling Point Control Using Stochastic Sigma-Tracking Eye-Opening Monitor,” IEEE Trans. on Circuits and Systems I: Regular Papers 64 (2017) 3 (DOI: 10.1109/TCSI.2016.2614349).

[12] H. F. Bulzacchelli et al., “A 10-Gb/s 5-tap DFE/4-tap FFE transceiver 90-nm CMOS technology,” IEEE J. Solid-State Circuits 41 (2006) 12 (DOI: 10.1109/JSSC.2006.884342).

[13] R. Payne et al., “A 10-Gb/s 5-tap DFE/4-tap FFE transceiver 90-nm CMOS technology,” IEEE J. Solid-State Circuits 40 (2005) 12 (DOI: 10.1109/JSSC.2005.856583).

[14] Šander L, J. Gierkink, “Low-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-adjusting charge pump,” IEEE J. Solid-State Circuits 43 (2008) 12 (DOI: 10.1109/JSSC.2008.2006225).

[15] G. Balamurugan et al., “A scalable 5–15 Gbps, 14–75 mW low-power I/O transceiver in 65 nm CMOS,” IEEE J. Solid-State Circuits 43 (2008) 4 (DOI: 10.1109/JSSC.2008.917522).

[16] K. Kaviani et al., “A Tri-Modal 20-Gbps Link Differential/DDDR3/GDDR5 Memory Interface,” IEEE J. Solid-State Circuits 47 (2012) 4 (DOI: 10.1109/JSSC.2012.2185370).
[17] J.T. Stonick et al., “An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25 μm CMOS,” IEEE J. Solid-State Circuits 38 (2003) 3 (DOI: 10.1109/JSSC.2002.808282).

[18] J.L. Zerbe et al., “Equalization and clock recovery for a 2.5–10-Gb/s 2-PAM/4-PAM backplane transceiver cell,” IEEE J. Solid-State Circuits 38 (2003) 12 (DOI: 10.1109/JSSC.2003.818572).

[19] Y. Hidaka et al., “A 4-channel 1.25–10.3 Gb/s backplane transceiver macro with 35 dB equalizer and sign-based zero-forcing adaptive control,” IEEE J. Solid-State Circuits 44 (2009) 12 (DOI: 10.1109/JSSC.2009.2031021).

[20] J.G. Maneatis et al., “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits 31 (1996) 11 (DOI: 10.1109/JSSC.1996.542317).

[21] J.F. Buckwalter et al., “Analysis and equalization of data-dependent jitter,” IEEE J. Solid-State Circuits 41 (2006) 3 (DOI: 10.1109/JSSC.2005.864119).

[22] V. Stojanovic et al., “Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery,” IEEE J. Solid-State Circuits 40 (2005) 4 (DOI: 10.1109/JSSC.2004.842863).

[23] J.F. Bulzacchelli et al., “A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology,” IEEE J. Solid-State Circuits 41 (2006) 12 (DOI: 10.1109/JSSC.884342).

[24] S. Galal et al., “Broadband ESD protection circuits in 0.18-/spl mu/m CMOS technology,” IEEE J. Solid-State Circuits 39 (2004) 12 (DOI: 10.1109/JSSC.2004.835639).

[25] K.-L. J. Wong et al., “A 5-mW 6-Gb/s quarter-rate sampling receiver with a 2-tap DFE using soft decisions,” IEEE J. Solid-State Circuits 42 (2007) 4 (DOI: 10.1109/JSSC.2007.921189).

[26] J. Kim et al., “A 10-Gb/s compact low-power Serial I/O with DFE-IIR equalization in 65-nm CMOS,” IEEE J. Solid-State Circuits 44 (2009) 12 (DOI: 10.1109/JSSC.2009.2031015).

[27] T.J. Dickson et al., “A 12-Gb/s 11-mW half-rate sampled 5-tap decision feedback equalizer with current-integrating summers in 45-nm SOI CMOS technology,” IEEE J. Solid-State Circuits 44 (2009) 4 (DOI: 10.1109/JSSC.2009.2014733).

[28] G.E. Zhang et al., “A 10 Gb/s BiCMOS adaptive cable equalizer,” IEEE J. Solid-State Circuits 40 (2005) 11 (DOI: 10.1109/JSSC.2005.857354).

[29] Y. Kudoh et al., “A 0.13-um CMOS 5-Gb/s 10 m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer,” IEEE J. Solid-State Circuits 38 (2003) 5 (DOI: 10.1109/JSSC.2003.810029).

[30] J. Sewter et al., “A 3-tap FIR filter with cascaded distributed tap amplifiers for equalization up to 40 Gb/s in 0.18-um CMOS,” IEEE J. Solid-State Circuits 41 (2006) 8 (DOI: 10.1109/JSSC.2006.875293).