LLRF FOR POLFEL ACCELERATOR*  

J. Szewiński†, P. Bartoszek, K. Chmielewski, T. Kowalski, P. Krawczyk, R. Nietubyć, D. Rybka, M. Sitek, National Centre for Nuclear Research, Otwock-Świerk, Poland

Abstract

PolFEL stands for Polish Free Electron Laser, the first FEL research infrastructure in Poland. This facility is under development, and it will operate in three wavelength ranges: IR, THz and VUV, using different types of undulators. Machine will be driven by 200 MeV linear superconducting accelerator, which will operate in both, pulsed wave (PW) and continuous wave (CW) modes. This paper will describe the concept, current status and the first results of the LLRF systems development.

LOW-LEVEL RF SYSTEM OVERVIEW

High speed and high bandwidth ADCs makes possible to sample directly the RF signal of the frequency 1.3 GHz. Well known and also evaluated [4,5] for this purpose is Texas Instruments ADS5474, which input bandwidth covers range up to 1.4 GHz. Possibility of direct RF sampling allows to significantly simplify the LLRF hardware. The key part of the direct sampling LLRF system will be the clocking solution for the ADCs, but since the whole clock tree will be integrated into the ADC board, it can be optimized for this particular application.

The components of the PolFEL LLRF system are similar to the ones used at X-FEL [6] because of the same fundamental frequency 1.3 GHz, but the layout of the system is more like the one used at ESS [7], because ESS operates also in single cavity regulation mode.

Configuration used at ESS for controlling single cavity occupies 3 slots in the MTCA chassis, and results in total number of 6 devices (3xAMC + 3xRTM) for single cavity. One slot is occupied by the main LLRF Controller, which uses both boards: AMC with FPGA and data converters, and RTM with the downconverters and vector modulator. Other two slots are occupied by the piezo controller, and LO clock signal generator.

The concept of the PolFEL LLRF controller (Fig. 1) is much simpler, for single cavity control single MTCA chassis slot is occupied. From the rear side of the slot the Piezo RTM will be placed, and from the front side an AMC FMC Carrier will be used. All LLRF specific infrastructure will be placed on the custom dual FMC board. With respect to the amount of connected I/O pins in the FMC connectors, any MTCA.4 FMC carrier can be used. This configuration does not require down-converters, so separate LO generation device is not required as well.

The function of the LO generation is performed by proper circuitry integrated in the FMC board along with the ADCs and DACs. The ADC sampling clock is generated directly from the 1.3 RF signal, and the distance from RF input to the ADC or vector modulator is less than 10 cm. All clock distribution for a single LLRF system will be made on the single PCB.

INITIAL TESTS OF LLRF WITH THE COPPER CAVITY

To evaluate described concept, a test setup has been assembled. To make tests as much similar to the final application, a 1.3 GHz, 3-cell, copper cavity has been used.

As a first step, the cavity has been measured and couplers tuned using Vector-Network Analyzer (Figs. 2,3). In the next step, the field in the cavity has been excited using the RF generator on one side, while the signal from the other coupler was connected to FPGA based system (Xilinx KC705 evaluation board) with ADS5474 ADC attached on the Curtiss-Wright ADC511 FMC mezzanine. Using digital I/Q detection, it was possible in the FPGA to restore the amplitude and phase of the cavity field.

In order to close the feedback loop, vector modulator was needed. For the purpose the FMC board with dual-channel DAC and vector-modulator has been designed, and manufactured.

Having all components available, the complete setup has been assembled (Fig. 4). Signal from the RF generator has been split and delivered to vector modulator as source RF signal to be modulated, and to clock synthesizer, which gen-

* Work supported by National Information Processing Institute, https://opi.org.pl/
† J.Szewinski@ncbj.gov.pl
erates frequencies suitable for ADCs and DACs. Clock synthesizer can additionally provide clock signal to the FPGA device using FMC_M2C signals, but this was not necessary because ADCs and DACs provides clock synchronized with their data.

Finally, using presented test setup, feedback loop on the copper cavity has been closed. Images below (Figs. 5-7) shows the single pulse of the input and output of the controller. Figure 5 shows amplitude and phase the output signal from the controller on top of the feed-forward value (the ideal drive signal). The difference between feed-forward and output signal is caused by working closed loop feedback.

Figure 6 shows similar image like Fig. 5, but it shows the amplitude and phase of the controller input signal on top of the set-point value (expected cavity field). To show better the input signal on top of the set-point Figure 7 shows magnified amplitude and phase regions of the RF pulse.

REFERENCES

[1] Wrochna et al., “ON THE POLFEL FREE ELECTRON LASER PROJECT”, Synchrotron Radiation in Natural Science Vol. 8, No. 1 – 2 (2009)

[2] Tomasz Kowalski et al., “Experimental Evaluation of Sub-Sampling IQ Detection for Low-Level RF Control in Particle Accelerator Systems”, MDPI Sensors, Vol. 22, pages 1-17, ISSN 1424-8220, e-ISSN 1424-3210, doi:10.3390/s22010038

[3] KUBARA LAMINA S.A., https://kubaralamina.com/

[4] Z. Geng, and Simrock, S., “Evaluation of fast ADCs for direct sampling RF field detection for the European XFEL and ILC”, In Proc. LINAC2008, Victoria, BC, Canada, 29 September–3 October 2008

[5] Okada, Y. et al. Direct Sampling of RF Signal for 1.3 GHz Cavity, in Proc. PAC09, Vancouver, BC, Canada, 4–8 May 2009.

[6] J. Branlard et al., “THE EUROPEAN XFEL LLRF SYSTEM”, in Proc. IPAC2012, New Orleans, Louisiana, USA, ISBN 978-3-95450-115-1

[7] Anders J Johansson et al., “LLRF SYSTEM FOR THE ESS PROTON ACCELERATOR”, in Proc. IPAC2014, Dresden, Germany, ISBN: 978-3-95450-132-8, doi:10.18429/JACoW-IPAC2014-WEPME079