A Time-Domain CMOS Oscillator-Based Thermostat with Digital Set-Point Programming

Chun-Chi Chen* and Shih-Hao Lin

Department of Electronic Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung 811, Taiwan; E-Mail: u9652007@nkfust.edu.tw

* Author to whom correspondence should be addressed; E-Mail: ccchen@nkfust.edu.tw; Tel.: +886-7-6011-000; Fax: +886-7-6011-386.

Received: 19 November 2012; in revised form: 21 January 2013 / Accepted: 21 January 2013 / Published: 29 January 2013

Abstract: This paper presents a time-domain CMOS oscillator-based thermostat with digital set-point programming [without a digital-to-analog converter (DAC) or external resistor] to achieve on-chip thermal management of modern VLSI systems. A time-domain delay-line-based thermostat with multiplexers (MUXs) was used to substantially reduce the power consumption and chip size, and can benefit from the performance enhancement due to the scaling down of fabrication processes. For further cost reduction and accuracy enhancement, this paper proposes a thermostat using two oscillators that are suitable for time-domain curvature compensation instead of longer linear delay lines. The final time comparison was achieved using a time comparator with a built-in custom hysteresis to generate the corresponding temperature alarm and control. The chip size of the circuit was reduced to 0.12 mm² in a 0.35-μm TSMC CMOS process. The thermostat operates from 0 to 90 °C, and achieved a fine resolution better than 0.05 °C and an improved inaccuracy of ± 0.6 °C after two-point calibration for eight packaged chips. The power consumption was 30 µW at a sample rate of 10 samples/s.

Keywords: CMOS; oscillator; temperature sensor; thermostat; time-domain

1. Introduction

The increase in circuit density and clock speed of modern VLSI systems cause chips to run hotter, resulting in thermal problems. The components in these systems can be damaged by temperatures
outside their operation ranges if proper protection is not implemented. Because heat cannot be removed quickly, careful thermal management techniques must be incorporated into all modern system designs.

An on-chip temperature sensor with set-point programming, which functions as a thermostat, is required for temperature monitoring in various applications to prevent overheating or overcooling. They are mounted close to the microprocessor or other crucial heat sources and constantly monitor the operation temperature. Their features include logic-level output to indicate whether the temperature is above or below a preset value and a user-programmable temperature setting. A temperature sensor with a logic output is similar to a voltage output sensor, except that the output amplifier is replaced with a comparator, as shown in Figure 1. Temperature set-point programming is usually accomplished using an external resistor network or DAC [1–4]. The resistor values for achieving the desired trip-point temperatures are calculated using a universal formula relating to resistance. The output is high for $V_{\text{PTAT}} > V_{\text{set}}$, and can be used to directly control the fan speed in a thermal management system to avoid thermal damage. Conversely, thermostats can also be used to avoid low temperature conditions. However, because the set-point cannot be digitally configured, it is costly to program multiple set-points, which is unsuitable for full VLSI integrations.

**Figure 1.** Simplified example of voltage-domain thermostat with logic output.

A time-domain thermostat substantially reduces the cost and power of temperature sensors for VLSI integration [5], as shown in Figure 2. The temperature dependent delay $t_D$ proportional to absolute temperature (PTAT) is produced by a simple delay line, and the adjusted delay $t_A$ is generated by another thermal-compensation reference delay line with a tap-point set by a multiplexer (MUX). A larger MUX input results in a later stage of the reference delay line being tapped out and a longer adjusted delay $T_A$. The final set-point comparison was achieved using a simple D-type flip-flop (DFF) as the time comparator. Because all signals are processed in a time-domain instead of a conventional voltage-domain, the performance can be enhanced by scaling down the fabrication process. In addition, the circuit is composed of digital gates without the requirement of a BJT, DAC, or OPAMP, and the sensor can be easily integrated into the VLSI systems. However, the delay-line-based structure
consumes a larger area with increasing resolution. With an 8-bit MUX design and more than 256 stages of delay cells with thermal compensation, the resolution was only 0.5 °C and the chip size was 0.4 mm² in a TSMC 0.35-μm CMOS process. Moreover, because a significant curvature occurred on the transfer curve of the thermal delay \( t_D \), the sensor achieved a measurement error of ±1.0 °C over a temperature range of 0–75 °C after two-point calibration. For cost reduction and accuracy enhancement, this paper proposes a thermostat with two oscillators that are suitable for time-domain curvature compensation instead of using linear delay lines. A simple time comparator with a built-in hysteresis can provide an effective temperature alarm and temperature control. The remainder of this paper is organized as follows: Section 2 introduces the detailed circuits of the proposed thermostat; Section 3 presents the experiment results of the circuit; and lastly, Section 4 presents our conclusions.

Figure 2. Block diagram of former time-domain thermostat.

2. Main Architecture

The proposed circuit is similar to that in [5], and the basic structure is shown in Figure 3(a). To further reduce the chip area and release the number of bits, the two oscillators and corresponding time amplifiers were used to replace the linear delay lines and MUXs. A temperature-dependent delay circuit (TDDC) composed of an oscillator and a fixed-gain time amplifier (FGTA) was used to generate a thermal sensing delay \( t_D \) PTAT. An adjustable-reference delay circuit (ARDC) composed of another oscillator with thermal compensation and an adjustable-gain time amplifier (AGTA) was used to program a temperature set-point delay \( t_A \). The characteristic curve on the thermal-compensated oscillator was designed to match that of the thermal oscillator to improve accuracy. The timing difference between \( t_A \) and \( t_D \) was detected by the time comparator to output Comp/Locked. As shown in Figure 3(b), the Start triggers the two oscillators and the corresponding period widths, \( t_{d,osc} \) and \( t_{c,osc} \), are generated. Then, the PTAT delay \( t_D \) related to \( t_{d,osc} \) is produced after time amplification. In the meanwhile, with \( t_{c,osc} \) and the adjustable set-point values, the set-point delay \( t_A \) is generated correspondingly. Finally, the states of Comp and Locked can be determined according to the relative delay between \( t_A \) and \( t_D \). The following subsections provide detailed descriptions of the sub-circuits.
Figure 3. (a) Basic structure of the proposed thermostat. (b) Operation principle of the proposed thermostat.

2.1. TDDC for Temperature Sensing

Figure 4 shows the detailed circuit of the TDDC. For temperature sensing, a retriggerable ring oscillator was composed of a NAND gate and a buffer-based delay line. The oscillatory period $t_{d, osc}$ was determined by the propagation delay of those logic gates. The period width has a linear relation to the temperature variation, and can be used to sense the temperature [5–9]. Consequently, the oscillator can act as a time-domain PTAT sensor, which is simpler than voltage-domain sensors. The simple sensor has inferior linearity because a curvature occurs on the transfer curve of $t_{d, osc}$. The FGTA, modified from that in [9], is used for time amplification to obtain a sufficient temperature resolution. The additional DFF1 was inserted for deglitching. A larger preset input value results in higher output circulation times of the oscillatory period and a longer thermal delay $t_D$. 
Figure 4. Block diagram of the TDDC.

A cyclic delay line instead of a linear delay line was used to release the unreasonable delay line length requirement used in [5]. With the help of the FGTA, the chip size can be reduced considerably using the oscillator, and a sufficiently fine resolution can be achieved. After each conversion of the TDDC, the end-of-conversion (EOC₁) signal is generated to shut down the retriggerable oscillator to save power. In reality, the fixed input value can be released as variable value for process variation to ensure a satisfactory resolution or enough test temperature ranges.

2.2. ARDC for Programming Digital Set-Point

As a replacement for numerous thermal-compensation delay cells and the corresponding delay adjustment MUX used in [5], the ARDC was designed for programming the temperature set-point delay \( t_A \), as shown in Figure 5. The AGTA can be regarded as a programmable timing generator with a digital control code or digital-to-time converter (DTC), similar to a DAC [10]. Its time resolution equals the oscillatory period width \( t_{\text{osc}} \). In the proposed thermostat, the timing generator does not use an elaborate circuit because the resolution is not expected to be fine, and the circuit design can be simplified. Conversely, for accuracy improvement, the period width of the oscillator must be sufficiently large to overcome the delay variation among various signal paths. The two amplifiers with identical bits were the same for delay matching, although the gain of FGTA was low. Consequently, the additional propagation delay induced by the amplifier can be counteracted to minimize the timing mismatch between \( t_D \) and \( t_A \). The only difference is the fixed input value for time amplification and adjustable set-point value for diverse timing generation.

The thermal delay \( t_D \) at the lower test temperature bound was usually larger than zero, and it caused an offset time. In [5], a lot of additional compensated delay cells were inserted at the beginning of the time reference delay line to compensate for this offset time. This resulted in a larger chip area and increased power consumption. In [6], the offset time cancellation circuit and designed trigger pulse width equal to the offset time were proposed to reduce the offset. However, this increased the circuit complexity. With the oscillator-based structure, the offset problem can be easily solved using one or two additional bit programmer down-counters. This does not considerably increase the design difficulty and chip area.
Furthermore, the ARDC was based on a cyclic delay line structure that can further reduce the chip area because the numerous compensated delay cells and their thermal-compensation circuits can be removed. Compared to the thermal oscillator, the period width of $t_{c,osc}$ must be temperature insensitive to act appropriately as a time reference. Although a reference clock can be easily used to replace $t_{c,osc}$ for the reference, the transfer curve of $t_{d,osc}$ has some curvature, and the thermostat accuracy is limited. A feasible linearization technique for lowering the nonlinearity effect on the accuracy is to compensate for the curvature of $t_{d,osc}$ using that of $t_{c,osc}$ [6], as shown in Figure 6. Therefore, the on-chip compensated oscillator rather than off-chip clock was used in this circuit for curvature compensation.

**Figure 5.** Block diagram of the ARDC.

**Figure 6.** Linearity for (a) reference clock period and (b) curvature-compensating period.
Figure 7. Schematic of thermal-compensation circuit.

The same thermal-compensation circuit also adopted in [6] was used to reduce the thermal-sensitivity of the NOT (or NAND) gates in the oscillator, and achieve curvature compensation, as shown in Figure 7. The diode-connected Transistors P1, N1 and P3 serve as the core of the thermal compensation circuit. Since P1, P3 and N1 are all diode connected, they will operate in saturation if bias current is flowing. The optimum bias voltage can be derived as [6]:

\[ V_{GS,P1} = V_f(T_0) + \alpha(T - T_0) + 2 \frac{\alpha T}{km} \] (1)

The sizes of transistors P1 and N1 are adjusted to make the gate to source voltage of P3 fit the requirement stated in Equation (1) as closely as possible and the corresponding conduction current of transistor P3 is shown to be:

\[ I_{D,P3} = \frac{1}{2} \mu_0 C_{ox} \left( \frac{W}{L} \right) \left( \frac{T}{T_0} \right)^{\alpha m} \frac{2\alpha T}{km} \left( 1 + \lambda V_{GS,P3} \right) \] (2)

When \( km \) equals to \(-2\), the conduction current becomes totally temperature-independent. Although the actual value of \( km \) spreads over \(-1.2\sim-2.0\) [11], the temperature dependence of delay cell is still reduced greatly. Equations (1) and (2) can be provided the first cut design to generate the period width of the oscillator with low thermal sensitivity. Then, the size of the thermal-compensation Transistors P3, P1, and N1 must be properly adjusted to make the curvature of \( t_{c,osc} \) similar to that of \( t_{d,osc} \). The \( N_{s1} \) switch, which is controlled by EOC2, was used to shut down the quiescent current of the thermal-compensation circuit to reduce power consumption. To effectively match the source resistances of \( N_{s2} \) and \( N_{s1} \), the \( N_{s2} \) switch is added to reduce the current mirror error. Similarly, the operation of the compensated oscillator can be turned off using ECO2 to further reduce power consumption.

The simulation results of the two oscillators are shown in Figure 8. As described above, the temperature-to-period transfer curve of \( t_{d,osc} \) with curvature is slightly convex. The curve of \( t_{c,osc} \) is similar to the one in Figure 6(b) for curvature compensation. To decrease the power dissipation, the operating frequencies of two oscillators are designed to be low.
2.3. Time Comparator with Built-in Hysteresis

The proposed circuit with a programmable digital set-point was designed for use in thermal management applications. To prevent output chattering when the measured temperature is at (or near) the programmed trip point values, the thermostat must have the hysteresis of the desired temperature range. Figure 9 shows that the output remains in the active state until the temperature falls under the additional setting range. This hysteresis also can provide the function of temperature control to maintain the temperature of the system near a desired set-point.

Figure 9. Hysteresis for chattering prevention.

Figure 10. Schematic of time comparator.

| $Q_1$ | $Q_2$ | Comp | Locked |
|-------|-------|-------|--------|
| 1     | 1     | 0     | 0      |
| 0     | 0     | 1     | 0      |
| 0     | 1     | 0     | 1      |
For over-temperature protection, the proposed time comparator with built-in custom hysteresis was used to determine the lead or lag relation between \( t_D \) and \( t_A \). The schematic of the comparator is plotted in Figure 10 and it was modified from the phase detector in [12]. The shift delay circuit realized with a 5-bit AGTA can form the hysteresis of the desired temperature range. Two DFFs were used to sample the input signals, and the shift delay circuit set up a detecting window, formed by \( t_A \) and \( t_{A,shift} \), to avoid chattering. The operation principle with three differing states is shown in Figure 11. In Figure 11(a), \( t_D \) leads \( t_A \), which indicates that the test temperature does not exceed the set trip temperature. Consequently, an alarm signal cannot be activated. In Figure 11(b), the alarm is activated because the test temperature exceeds the set temperature. The output remains in the previous status when \( t_D \) enters the detecting window, as shown in Figure 11(c). The same operation principle can also be used for under-temperature protection. The hysteresis of the temperature range can be set by the input value of the shift delay circuit and temperature resolution. For example, the 0.05 °C resolution and 5-bit design in the shift delay circuit can achieve a maximal hysteresis of approximately 1.6 °C. Because no hard limits occur in time-domain sensors, the time resolution \( t_{c,osc} \) in the ARDC can be easily expanded to avoid time comparison errors caused by a dead zone or sampling window of the DFF. This substantially reduces the complexity of the circuit design.

### 3. Measurement Results

A microphotograph of the proposed thermostat fabricated with a TSMC 0.35-μm CMOS process is shown in Figure 12. With the oscillator-based structure, the chip area of 0.12 mm² was less than that (0.4 mm²) of its delay-line-based predecessor [5]. This achieves more than three-fold improvement in chip size. The temperature resolution was improved without considerably increasing the chip area. In addition, to minimize the effect of process variation and element mismatch, both amplifiers were symmetrically laid out as close to each other as possible for delay matching. With a single supply voltage of 3.0 V, the power consumption was 30 μW at a sample rate of 10 samples/s.

To determine the performance of the proposed circuit, measurements were performed in intervals 10 °C with a 0–90 °C temperature range in a programmable temperature and humidity chamber (MHG-120AF). The step input signal Start was issued using the FPGA control board. During the increase of test temperature, the input value of AGTA from low to high gradually was varied to

---

**Figure 11.** Operation principle with three differing states.

(a) \( t_D \) leads \( t_A \)

(b) \( t_D \) lags \( t_A \)

(c) locked

---

For over-temperature protection, the proposed time comparator with built-in custom hysteresis was used to determine the lead or lag relation between \( t_D \) and \( t_A \). The schematic of the comparator is plotted in Figure 10 and it was modified from the phase detector in [12]. The shift delay circuit realized with a 5-bit AGTA can form the hysteresis of the desired temperature range. Two DFFs were used to sample the input signals, and the shift delay circuit set up a detecting window, formed by \( t_A \) and \( t_{A,shift} \), to avoid chattering. The operation principle with three differing states is shown in Figure 11. In Figure 11(a), \( t_D \) leads \( t_A \) and \( t_{A,shift} \), which indicates that the test temperature does not exceed the set trip temperature. Consequently, an alarm signal cannot be activated. In Figure 11(b), the alarm is activated because the test temperature exceeds the set temperature. The output remains in the previous status when \( t_D \) enters the detecting window, as shown in Figure 11(c). The same operation principle can also be used for under-temperature protection. The hysteresis of the temperature range can be set by the input value of the shift delay circuit and temperature resolution. For example, the 0.05 °C resolution and 5-bit design in the shift delay circuit can achieve a maximal hysteresis of approximately 1.6 °C. Because no hard limits occur in time-domain sensors, the time resolution \( t_{c,osc} \) in the ARDC can be easily expanded to avoid time comparison errors caused by a dead zone or sampling window of the DFF. This substantially reduces the complexity of the circuit design.

### 3. Measurement Results

A microphotograph of the proposed thermostat fabricated with a TSMC 0.35-μm CMOS process is shown in Figure 12. With the oscillator-based structure, the chip area of 0.12 mm² was less than that (0.4 mm²) of its delay-line-based predecessor [5]. This achieves more than three-fold improvement in chip size. The temperature resolution was improved without considerably increasing the chip area. In addition, to minimize the effect of process variation and element mismatch, both amplifiers were symmetrically laid out as close to each other as possible for delay matching. With a single supply voltage of 3.0 V, the power consumption was 30 μW at a sample rate of 10 samples/s.

To determine the performance of the proposed circuit, measurements were performed in intervals 10 °C with a 0–90 °C temperature range in a programmable temperature and humidity chamber (MHG-120AF). The step input signal Start was issued using the FPGA control board. During the increase of test temperature, the input value of AGTA from low to high gradually was varied to
evaluate the relationship between the trip temperature and the programmed set-point. The corresponding set-point value of the temperature at the time was determined according to the output of the time comparator. The measurement results for eight packaged chips are shown in Figure 13.

**Figure 12.** Microphotograph of the proposed circuit.

**Figure 13.** Trip temperature versus programmed set-point for eight test chips.

A simple straight calibration line for the measurement results of each individual chip was fulfilled off-line by performing linear curve fitting with the set-point values of 0 °C and 90 °C, which were chosen to minimize error. The achieved inaccuracy was within ±0.6 °C after two-point calibration, as shown in Figure 14. Although the same curvature compensation technique was used in the proposed circuit and [6], the error was larger than that (±0.3 °C) in [6], which used a linear delay-line-based structure. The oscillator-based structure may decrease the accuracy because of the use of two oscillators and more complex circuit operation. However, its error is sufficient for on-chip thermal monitoring. In other words, the technique resulted in a 1.5-fold accuracy improvement compared to the linear delay-line-based sensor [5].
Figure 14. Measurement errors after two-point calibration for eight chips.

Figure 15 shows that the effective resolutions for eight chips were 0.045–0.049 °C, which are finer than those of most sensors [5–9]. The chip-to-chip variation of the resolution was only ±4%. Similarly, to demonstrate the supply voltage sensitivity of the proposed thermostat, the supply voltage was adjusted from 2.7 to 3.3 V in increments of 0.1 V. The generated delays of the TDDC and ARDC compensated for each other when the supply voltage varied, and the effective resolution of the proposed circuit was less sensitive to the supply voltage variation. The resolution varied from 0.043 to 0.047 °C or an equivalent ±4.5% variation, as shown in Figure 16. The proposed sensor owns good immunity to not only process but also voltage variations.

Figure 15. Effective resolution variation for eight chips.
4. Conclusions

This paper presents a CMOS time-domain thermostat with digital set-point programming with a small chip area of 0.12 mm² in a TSMC 0.35 μm CMOS digital process and a low power consumption of approximately 30 μW at a sample rate of 10 samples/s. Compared to conventional circuits, which require a DAC or external resistor, the time-domain circuit with an on-chip thermal-compensation oscillator and a timing generator was used to program the set-point temperature. A custom hysteresis of the temperature range in the time comparator can be easily adjusted by off-chip setting. The proposed circuit was designed to release unreasonable delay line length requirements by replacing the delay-line-based structure with an oscillator-based structure. In addition, the temperature resolution can be improved without substantially increasing the chip area. The thermostat achieved a resolution better than 0.05 °C and a ten-fold improvement in resolution. The time-domain curvature compensation technique was used for accuracy enhancement. With two-point calibration and a temperate range of approximately 0–90 °C, the measurement error was within ±0.6 °C, which is sufficient for on-chip thermal management systems. These specifications demonstrate the proposed circuit is very suitable for low-power and low-cost VLSI systems. The measured performances of the proposed thermostat and other time-domain temperature sensors are shown in Table 1 for comparison.

Table 1. Measured performances among time-domain works for easy comparison.

| Sensor  | Resolution (°C) | Range (°C) | Error (°C) | Power Consumption | Area (mm²) | CMOS Technology (μm) |
|---------|-----------------|------------|------------|-------------------|------------|----------------------|
| This Work | 0.05 | 0–90 | ±0.6 | 30 μW@10 Hz | 0.12 | 0.35 |
| [5] | 0.5 | 0–75 | ±1.0 | 9 μW@20 Hz | 0.4 | 0.35 |
| [6] | 0.09 | 0–90 | ±0.3 | 36.7 μW@2 Hz | 0.6 | 0.35 |
| [7] | 0.3 | 0–100 | −1.6~3 | 0.22 μW@100 Hz | 0.05 | 0.18 |
| [8] | 0.78 | 0–100 | ±4 | 1.2 mW@5 kHz | 0.12 | 0.13 |
| [9] | 0.133 | 0–100 | −0.7–0.6 | 175 μW@1 kHz | NA | 0.18/0.22 |

# one-point calibration.
Acknowledgments

The authors would like to express their deep appreciation to National Science Council for financial support under Grant NSC 100-2221-E-327-024 and National Chip Implementation Center (CIC) for the help of chip fabrication.

References

1. Microchip Inc. TC620 series Logic Output Temperature Sensor. Available online: http://www.microchip.com (accessed on 21 January 2013).
2. Brokaw, A.P. A Temperature Sensor with Single Resistor Set-Point Programming. IEEE J. Solid-State Circuits 1999, 34, 1908–1915.
3. Lorenz, P.S. Thermostat with Resistor-to-Digital-Converter Control of Trip Point. U.S. Patent 6,924,758, 2005.
4. Duarte, D.E.; Geannopoulos, G.; Mughal, U.; Wong, K.L.; Taylor, G. Temperature Sensor Design in a High Volume Manufacturing 65nm CMOS Digital Process. In Proceedings of IEEE Custom Integrated Circuits Conference, CICC’07, Piscataway, NJ, USA, 6–19 September 2007; pp. 221–224.
5. Chen, P.; Chen, T.-K.; Wang, Y.-S.; Chen, C.-C. A Time-Domain Sub-Micro Watt Temperature Sensor with Digital Set-Point Programming. IEEE Sens. J. 2009, 9, 1639–1646.
6. Chen, P.; Chen, C.-C.; Peng, Y.-H.; Wang, K.-M.; Wang, Y.-S. A Time-Domain SAR Smart Temperature Sensor with Curvature Compensation and a $3\sigma$ Inaccuracy of 0.4 °C to 0.6 °C over a 0 °C to 90 °C Range. IEEE J. Solid-State Circuits 2010, 45, 600–609.
7. Lin, Y.-S.; Sylvester, D.; Blaauw, D. An Ultra Low Power 1 V, 220 nW Temperature Sensor for Passive Wireless Applications. In Proceedings of IEEE Custom Integrated Circuits Conference, CICC’08, San Jose, CA, USA, 21–24 September 2008; pp. 507–510.
8. Ha, D.; Woo, K.; Meninger, S.; Xanthopoulos, T.; Crain, E.; Ham, D. Time-Domain CMOS Temperature Sensors With Dual Delay-Locked Loops for Microprocessor Thermal Monitoring. IEEE Trans. VLSI 2012, 20, 1590–1601.
9. Chen, P.; Chen, S.-C.; Shen, Y.-S.; Peng, Y.-J. All-Digital Time-Domain Smart Temperature Sensor with an Inter-Batch Inaccuracy of −0.7 C to 0.6 C after One-Point Calibration. IEEE Trans. Circuits Syst. I 2011, 58, 913–920.
10. Yang, R.-J.; Chao, K.-H.; Hwu, S.-C.; Liang, C.-K.; Liu, S.-I. A 155.52Mbps–3.125Gbps Continuous-Rate Clock and Data Recovery. IEEE J. Solid-State Circuits 2006, 41, 1380–1390.
11. Filanovsky, I.M.; Allam, A. Mutual Compensation of Mobility and Threshold Voltage Temperature Effects with Applications in CMOS Circuits. IEEE Trans. Circuits Syst. I 2001, 48, 876–884.
12. Dehng, G.-K.; Hsu, J.-M.; Yang, C.-Y.; Liu, S.-I. Clock-Deskew Buffer Using a SAR-Controlled Delay-Locked Loop. IEEE J. Solid-State Circuits 2000, 35, 1128–1136.

© 2013 by the authors; licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution license (http://creativecommons.org/licenses/by/3.0/).