CMOS Monolithic Pixel Sensors based on the Column-Drain Architecture for the HL-LHC Upgrade

K. Moustakas, M. Barbero, I. Berdalovic, C. Bespin, P. Breugnon, I. Caicedo, R. Cardella, Y. Degerli, N. Egoïa, S. Godiot, F. Guilloux, T. Hempek, T. Hirono, H. Krüger, T. Kugathasan, C. A. Marin Tobón, P. Pangaude, H. Perneger, P. Riedler, P. Rymaszewski, E. J. Schioppa, W. Snoey, M. Vandebroucke, T. Wang, N. Wermes

a Physikalisches Institut, Rheinische Friedrich-Wilhelms-Universität Bonn, Bonn, Germany
b CERN Experimental Physics Department, CH-121 Geneva 23, Switzerland
c Centre de physique des particules de Marseille, 163 Avenue de Luminy, Marseille, France
d IRFU, CEA-Saclay, Gif-sur-Yvette Cedex, 91191 France

Abstract
Depleted Monolithic Active Pixel Sensors (DMAPS) constitute a promising low cost alternative for the outer layers of the ATLAS experiment Inner Tracker (ITk). Realizations in modern, high resistivity CMOS technologies enhance their radiation tolerance by achieving substantial depletion of the sensing volume. Two DMAPS prototypes that use the same “column-drain” readout architecture and are based on different sensor implementation concepts named LF-Monopix and TJ-Monopix have been developed for the High Luminosity upgrade of the Large Hadron Collider (HL-LHC).

LF-Monopix was fabricated in the LFoundry 150 nm technology and features pixel size of 50 x 250 µm² and large collection electrode opted for high radiation tolerance. Detection efficiency up to 99% has been measured after irradiation to 1 x 10¹⁵ n_{eq}/cm². TJ-Monopix is a large scale (1 x 2 cm²) prototype featuring pixels of 36 x 40 µm² size. It was fabricated in a novel TowerJazz 180 nm modified process that enables full depletion of the sensitive layer, while employing a small collection electrode that is less sensitive to crosstalk. The resulting small sensor capacitance (< 3 fF) is exploited by a compact, low power front end optimized to meet the 25ns timing requirement. Measurement results demonstrate the sensor performance in terms of Equivalent Noise Charge (ENC) ≈ 11 e⁻, threshold ≈ 300 e⁻, threshold dispersion ≈ 30 e⁻ and total power consumption lower than 120 mW/cm².

Keywords: Pixel detectors, DMAPS, Front end electronics
PACS: 29.40.Wk, 29.40.Gx

1. Introduction
Monolithic Active Pixel Sensors (MAPS) constitute an attractive alternative in high energy physics experiments as the building blocks of vertex detectors in high precision tracking applications. Their prominent advantage stems from the fact that the manufactured devices contain both the sensor and the front end electronics in the same silicon crystal and are ready to be used without the need for the expensive and labor-intensive process of fine pitch bump-bonding. Monolithic pixel sensors have already been successfully used in experiments with low radiation environments [1, 2], but their radiation tolerance was limited. Advancements in CMOS imaging technologies that enable the use of high resistivity substrate and high voltage biasing can be exploited to achieve full depletion of the sensitive volume and generation of high electric fields to ensure fast charge collection by drift. During the phase-II of the HL-LHC upgrade, the ATLAS ITk will be improved [3] to cope with the unprecedented levels of radiation and ten times higher hit rate. A dedicated CMOS collaboration has been established to develop and characterize fully Depleted MAPS (DMAPS), for the outer layers of the ATLAS ITk. These devices are required to tolerate particle fluence up to 1.5 x 10¹⁵ n_{eq}/cm² and a Total Ionizing Dose (TID) up to 50 Mrad. Moreover they must be able to comply with the 25ns timing requirement of the ATLAS experiment. DMAPS prototypes manufactured in different technologies have been reported with encouraging results regarding the sensor radiation tolerance [4, 5, 6, 7]. Additionally, multiple nested wells offered by modern CMOS processes allow for

©2018. This manuscript version is made available under the CC-BY-NC-ND 4.0 license. Preprint submitted to Elsevier September 11, 2018

arXiv:1809.03434v1 [physics.ins-det] 10 Sep 2018
complex readout circuitry to be implemented inside the pixel, enabling the use of fast readout architectures.

Two large scale DMAPS prototypes have been developed for the ATLAS ITk based on a common "column-drain" readout architecture derived from the FE-I3 front end chip [5]. The simple in-pixel logic does not severely constrain the pixel dimensions and the hit rate capabilities of this approach are well established and exceed the requirements of the ITk outer layers. A different sensor implementation concept was pursued in each chip. The first prototype, called LF-Monopix, is based on a large collection electrode and is manufactured in the LFoundry 150 nm HV-CMOS process. The second prototype, called TJ-Monopix, employs a small collection electrode and is fabricated in the TowerJazz 180 nm imaging process. The modified process to assess the sensor performance are very promising [5]. Charge collection efficiency remains uniform and high (95%) and the signal timing is still fast after irradiation to 1 × 10^15 n_{eq}/cm^2.

2. Sensor Implementation

A crucial factor in the design of monolithic pixel sensors, that affects radiation tolerance and performance of the detector is the geometry of the collection electrode. In Figure 1(a) the cross section of the LF-Monopix pixel sensor is depicted. The collection electrode is formed by a large very deep n-well that includes all the in-pixel electronics. A high resistivity (>2 kΩ·cm) p-type substrate constitutes the sensitive volume that can be biased to high voltages. Its depth can vary from 750 μm to 100 μm after backside processing. The generated strong and uniform electric field ensures high radiation tolerance to Non Ionizing Energy Loss (NIEL) damage and high charge collection efficiency [4, 6]. The disadvantage of this implementation is the large sensor capacitance (≈ 300 – 400 fF) that degrades the analog performance in terms of noise and signal rise time, and has to be compensated with increased power consumption. Additionally, significant design efforts are needed to reduce the crosstalk noise from the in-pixel digital activity that is coupled to the input node.

In contrast, a different concept is pursued in TJ-Monopix. A small n-well is used as the collection electrode and the in-pixel electronics are implemented around it. The most important benefit of this geometry is the very small sensor capacitance (≈ 3 fF) that allows for very low noise and fast signal timing while keeping the power consumption minimal. Furthermore, crosstalk noise coupling is substantially reduced. The PMOS transistor n-wells are shielded by deep p-well implants. A 25 μm thick, high resistivity (>1 kΩ·cm) p-type epitaxial layer that is grown on a low resistivity substrate is used as the sensitive volume. To fully deplete the epitaxial layer and enhance radiation tolerance, a process modification has been developed [9]. As depicted in Figure 1(b) a planar n-layer that realizes two p-n junctions is implanted over the full pixel area. As a consequence, the depletion boundary is extended laterally, to the otherwise undepleted part of the sensitive layer, even for small reverse bias voltages. Small pixel size is essential to reduce the distance between collection electrodes and ensure that the electric field is not degraded in the area between pixels. Measurement results from a test chip manufactured in the modified process to assess the sensor performance are very promising [5]. Charge collection efficiency remains uniform and high (95%) and the signal timing is still fast after irradiation to 1 × 10^15 n_{eq}/cm^2.

3. Chip Design and Architecture

3.1. Chip Architecture

Both prototypes follow the same basic architecture scheme that is depicted in Figure 2. Their differences in terms of read-out logic are limited to implementation details and layout organization. A 40MHz Bunch Crossing ID (BCID) time stamp, generated by a gray counter is distributed over the whole matrix. After a hit pulse is produced by a pixel’s analog front end, the Leading Edge (LE) and Trailing Edge (TE) information are stored in local in-pixel RAM memories. Arbitration over the common data bus is based on a token that is propagated with priority through the column from top to bottom and through different columns from left to right. A busy token flag is sent to the external Data Acquisition (DAQ) controller that initiates and controls the readout sequence. A local read signal is produced in the pixel that has been hit and has the highest priority to transmit the hit data. The data received from the RAM sense amplifiers at the end of each column are arbitrated by the end of column logic (EoC), and sent to the DAQ system using a 160 Mbps serial link. A trigger memory has not been implemented in the current prototypes and hit data is sent out immediately.
3.2. LF-Monopix Chip Design

The LF-Monopix chip \[6,7,10\] is the successor to CCPD-LF and LF-CPIX \[4,6\] development line in 150 nm Foundry technology and the first to incorporate a full standalone fast readout. It consists of a 129x36 matrix of pixels with 50x250 \(\mu\)m\(^2\) size, while its total size is 10x9.5 mm\(^2\). Special guard ring structures enable high voltage biasing up to 280 V before breakdown. An AC coupled charge sensitive amplifier (CSA) is used to amplify the input signal. The discriminator can be tuned by an in-pixel 4-bit DAC to reduce threshold dispersion. Each pixel consumes \(\approx 36 \text{mW}\) yielding a total analog power consumption equal to 300 mW/cm\(^2\). The matrix is not uniform and consists of nine pixel flavors with different discriminator and CSA implementations. To reduce crosstalk noise, the peak transient currents of the readout logic and therefore the injected current to the sensitive node must be minimized. To this end, techniques that include current steering logic and column bus readout though a current-limiting source follower have been used \[10\].

3.3. TJ-Monopix Chip Design

Promising results of the modified process test chip encouraged the design of two large scale prototypes based on the same technology and front-end, called MALTA \[11\] and TJ-Monopix \[7,12\] featuring different readout schemes. The small sensor capacitance yields a very high input signal equal to 15 mV for the Most Probable Value (MPV) \(\approx 1500 e^-\). The high input signal to noise ratio can be exploited by a compact, non-conventional, low power front-end derived from the ALPIDE chip \[13\], that has been optimized for fast timing performance to meet the 25ns requirement. TJ-Monopix chip layout is shown in Figure 3. It features a 448x224 small size pixel (36x40 \(\mu\)m\(^2\)) matrix, while the total chip dimensions are 1x2 cm\(^2\). The analog power consumption is < 65 mW/cm\(^2\), and combined with the 6-bit time stamp distribution the total power consumption is only 120 mW/cm\(^2\). No in-pixel threshold tuning has been implemented since the front-end has been carefully designed for low threshold dispersion (\(< 30 e^-\)). The matrix is split in four flavors. Apart from the standard pixel variation that features a PMOS input reset scheme, a novel leakage current compensation circuit and the possibility to bias the sensor with high voltage from the front-side are explored. A low power column bus readout variation is also implemented.

4. Measurement Results

4.1. LF-Monopix

LF-Monopix chips have been irradiated with neutrons up to \(1.5 \cdot 10^{13} \text{n}_{eq}/\text{cm}^2\) at the Jozef Stefan Institute reactor while the chips received an additional 1 Mrad background TID. The breakdown voltage has been measured equal to 280 V before irradiation \[7\], while after irradiation it drops to \(\approx 200 V\) and is still adequate to fully deplete the sensor. By applying a sophisticated threshold tuning algorithm based on the pixel noise occupancy, the threshold was tuned to 1500 \(e^-\) with a dispersion of \(\approx 100 e^-\). The achieved threshold value is low compared to the MPV, which is higher than 12 keV for an unirradiated sample and 4.5 keV after irradiation \[6\]. While the threshold value is not significantly affected after irradiation, the ENC did increase from 200 \(e^-\) to 350 \(e^-\) due to the background TID, with a dispersion equal to 30 – 70 \(e^-\) depending on the CSA flavor. The input charge to output voltage gain has been measured equal to 12 \(\mu\)V/e\(^-\) and is not degraded after irradiation. Figure 4 shows the high detection efficiency (98.9%) of an irradiated LF-Monopix chip that was cooled down to \(-40^\circ\)C, measured in an 2.5GeV electron beam \[6\]. The noise occupancy during the measurement was \(< 10^{-6}/25\) ns.
4.2. TJ-Monopix

While TJ-Monopix wafers were received in February 2018, and extensive characterization is currently in progress, first laboratory results are available. TJ-Monopix chips were also irradiated up to \(1.5 \cdot 10^{15} \text{n}_{\text{eq}}/\text{cm}^2\) and 1 Mrad background TID, and remain fully functional. Since the sensor is fully depleted, the p-well potential inside the matrix can be separate from the epitaxial layer potential. The minimum p-well bias voltage is -6 V, while the substrate biasing is limited by the minimum voltage before punchthrough between the p-well and the epitaxial layer occurs and is equal to -20 V \([9]\). The maximum front-side biasing voltage when using the special AC coupled flavor is +50V.

The noise performance and threshold were measured for the PMOS input reset flavor with p-well biasing=-5 V and substrate biasing=-20 V. ENC was measured equal to 11 \(e^-\) with 0.8 \(e^-\) dispersion in agreement with simulation and the gain has been measured equal to 0.4 \(mV/e^-\). The high gain and low noise are a direct consequence of the small sensor capacitance. As shown in Figure 5, the threshold was measured equal to 271 \(e^-\) with dispersion equal to 30.7 \(e^-\). The noise occupancy that corresponds to these measurements is \(\approx 4 \cdot 10^{-2}/25 \text{ ns}\). After irradiation, ENC is increased to 20 \(e^-\) and the threshold is increased to 470 \(e^-\) with dispersion equal to 50 \(e^-\).

Figure 6 depicts the spectrum of an \(^{55}\text{Fe}\) source that was measured using the AC coupled HV flavor pixels and the analog ToT information. The bias voltages were set to p-well=0 V, substrate=-20 V, HV=+30 V. The measurement was repeated using an irradiated chip. The K\(\alpha\) (5.9 KeV) and K\(\beta\) (6.5 KeV) peaks produced by the electron capture decay of \(^{55}\text{Fe}\) to \(^{55}\text{Mn}\) are visible for the unirradiated case while for the irradiated chip, only the K\(\alpha\) peak is clearly visible. It must be noted that the peak amplitude is degraded after irradiation due to the different front end settings, that were applied to increase the threshold and lower the noise occupancy.

5. Conclusion

Two large scale prototype chips based on the same fast readout architecture were implemented to demonstrate the feasibility of depleted monolithic active pixel sensors for the harsh radiation environment of the ATLAS ITk. The LF-Monopix radiation tolerance has been proven by means of \(\approx 99\%\) efficiency after irradiation to \(1.5 \cdot 10^{15} \text{n}_{\text{eq}}/\text{cm}^2\) while the TJ-Monopix chip remains functional after the same level of irradiation and first measurement results demonstrate the high analog performance of the small collection electrode implementation.

Acknowledgments

This work is supported by the H2020 project AIDA-2020, GA no. 654168, and by the H2020 project STREAM, GA no. 675587

References

[1] L. Greiner et al., Experience from the construction and operation of the STAR PXL detector, JINST 10 (2015) C04014.
[2] M. Mager, ALPIDE, the Monolithic Active Pixel Sensor for the ALICE ITS upgrade, Nucl. Instrum. Methods Phys. Res. A 824 (2016).
[3] ATLAS Collaboration, Technical Design Report for the ATLAS Inner Tracker Strip Detector, CERN-LHCC-2017-005, ATLAS-TDR-025.
[4] T. Hirono et al., Characterization of Fully Depleted CMOS Active Pixel Sensors on High Resistivity Substrates for Use in a High Radiation Environment, arXiv:1612.03154.
[5] H. Pernegger et al., First tests of a novel radiation hard CMOS sensor process for Depleted Monolithic Active Pixel Sensors, JINST 12 (2017) P06008.
[6] T. Hirono et al., Depleted Fully Monolithic Active CMOS Pixel Sensors (DMAPS) in High Resistivity 150 nm Technology for LHC, arXiv:1803.09260.
[7] T. Wang et al., Depleted fully monolithic CMOS pixel detectors using a column based readout architecture for the ATLAS Inner Tracker upgrade, JINST 13 (2018) C03039.
[8] I. Peric et al., The FEI3 readout chip for the ATLAS pixel detector, Nucl.Instrum.Meth. A 565 (2006) 178.
[9] W. Snoeys et al., A process modification for CMOS Monolithic Active Pixel Sensors for enhanced depletion, timing performance and radiation tolerance, Nucl. Instrum. Methods Phys. Res. A 871 (2017).
[10] T. Wang et al., Development of a Depleted Monolithic CMOS Sensor in a 150 nm CMOS Technology for the ATLAS Inner Tracker Upgrade, JINST 12 (2017) C01039.
[11] I. Beraldinovic et al., Monolithic pixel development in TowerJazz 180 nm CMOS for the outer pixel layers in the ATLAS experiment, JINST 13 (2018) C01023.
[12] K. Moustakas et al., Development in a Novel CMOS Process for Depleted Monolithic Active Pixel Sensors, 2017 IEEE Nuclear Science Symposium and Medical Imaging Conference, Atlanta, GA, USA, 21-18 October, 2018.
[13] D. Kim et al., Front end optimization for the monolithic active pixel sensor of the ALICE Inner Tracking System upgrade, JINST 11 (2016) C02042.