Monte Carlo Simulation of Implant Free InGaAs MOSFET

K. Kalna1, A. Asenov1 and M. Passlack2

1 Device Modelling Group, Dept. of Electronics & Electrical Engineering
University of Glasgow, Glasgow, G12 8LT, United Kingdom
2 Freescale Semiconductor Inc., Tempe AZ 85284, U. S. A.

E-mail: kalna@elec.gla.ac.uk, asenov@elec.gla.ac.uk, M.Passlack@freescale.com

Abstract. The performance potential of n-type implant free In0.25Ga0.75As MOSFETs with high-κ dielectric is investigated using ensemble Monte Carlo device simulations. The implant free MOSFET concept takes advantage of the high mobility in III-V materials to allow operation at very high speed and low power. A 100 nm gate length implant free In0.25Ga0.75As MOSFET with a layer structure derived from heterojunction transistors may deliver a drive current of 1800 A/m and transconductance up to 1342 mS/mm. This implant free transistor is then scaled in the both lateral and vertical dimensions to gate lengths of 70 and 50 nm. The scaled devices exhibit continuous improvement in the drive current up to 2600 A/m and 3259 A/m and transconductance of 2076 mS/mm and 3192 mS/mm, respectively. This demonstrates the excellent scaling potential of the implant free MOSFET concept.

1. Introduction
Recent research into new device architectures and materials [1] has revived the idea to employ high electron mobility III-V semiconductors in MOS devices [2]. The development of a suitable high-κ gate dielectric for GaAs with an ‘unpinned’ oxide/semiconductor interface [3] has given this notion a further momentum. Monte Carlo (MC) device simulations of ion-implanted III-V MOSFETs have predicted that In0.25Ga0.75As MOSFETs with 80 nm metallurgical gate length would outperform the equivalent Si and strained Si devices [4, 5]. However, when the ion-implanted transistor based on the In0.25Ga0.75As channel is scaled down to a metallurgical gate length of 35 nm the performance margin to the equivalent Si based MOSFETs shrinks [4, 5]. Therefore, the introduction of III-V materials in MOSFETs requires new device concepts which enjoy the benefit of scaling while maintaining a high electron mobility. One of these recently proposed new concepts [6] is an enhancement mode MOSFET which does not require implanted source/drain regions and extensions.

2. Implant free MOSFETs
Fig. 1 illustrates an implant free MOSFET based on an epitaxial layer structure derived from high electron mobility transistors. The structure comprises a gate oxide, source and drain Ohmic contacts, and a metal gate electrode with a high workfunction. The source-gate and gate-drain regions are normally "on" and conducting under flatband conditions. The gate region is designed to be non-conducting at zero gate voltage for normally "off" operation.

In this work, we have studied the potential performance of an n-type implant free MOSFET with an In0.25Ga0.75As channel, a 100 nm gate length and a high-κ gate dielectric, shown in Fig. 1, using
our ensemble Monte Carlo (MC) device simulator [7]. The MC simulator has an extended feature that allows for the inclusion of the enhancement mode MOSFET. The enhancement mode MOSFET can be described by the following equations:

\[ I_D = \frac{W}{L} \mu C_V (V_G - V_T)^2 \]

where \( I_D \) is the drain current, \( W \) and \( L \) are the channel width and length, \( \mu \) is the mobility, \( C_V \) is the capacitance per unit area, \( V_G \) is the gate voltage, and \( V_T \) is the threshold voltage.

In order to keep the threshold voltage close to that of the 100 nm gate length implant free MOSFET, we have increased the \( \delta \)-doping concentration in the scaled devices as given in Table I in order to keep the threshold voltage close to that of the 100 nm gate length implant free MOSFET. The 100 nm gate length implant free MOSFET is then scaled in both vertical and horizontal directions with respect to gate lengths of 70 and 50 nm, as expected in Table II, to evaluate the scaling potential of the enhancement mode implant free concept. In addition, we have also increased the \( \delta \)-doping concentration in the scaled devices as given in Table I in order to keep the threshold voltage close to that of the 100 nm gate length implant free MOSFET.

Table I: Layer dimensions and \( \delta \)-doping concentrations for the implant free MOSFETs scaled with respect of given gate lengths.

| Layer Type | Thickness [nm] | \( \delta \)-Doping Concentration \([ \times 10^{12} \text{ cm}^{-2}] \) |
|------------|----------------|--------------------------|
| Source | 100 | 2 |
| Drain | 20 | 2 |
| Channel | 50 | 2 |
| Gate | 5 | 2 |
| spacer | 3 | 2 |
| GaAs embed | 1 | 2 |

Fig. 1: Cross-section scheme illustrating an implant-free enhancement mode MOSFET.
The scaling of the implant-free MOSFETs to 70 nm and 50 nm can deliver a large improvement of 50% and 90% in the device performance respectively, as shown in Figs. 3 and 6. Again, the results obtained are consistent with previous studies. However, Fig. 4 shows that when these separations are reduced to 50 nm, the drain current increases by approximately 10%. Further, Fig. 5 shows that when the source-to-gate and gate-to-drain distances are scaled to 70 nm, the drain current increases by approximately 50%. The full symbols represent the intrinsic drain current obtained using Boltzmann statistics while the open symbols show results obtained using self-consistent P-D statistics. The drain current rapidly increases when the drain voltage changes from 0 V to 0.2 V. This increase is reduced at a drain voltage of 0.5 V and eventually, it saturates at 0.7 V.

The source-to-gate (LGs) and gate-to-drain ( LGd) separations, which determine the parasitic access resistances in the device, are also crucial factors limiting the drive current in small devices. Therefore, we have carefully examined their effect on device performance. Figure 5 shows the results obtained using Boltzmann statistics while the open symbols show self-consistent P-D statistics. The full symbols represent the intrinsic drain current obtained using Boltzmann statistics and the open symbols show self-consistent P-D statistics.

The scaling of the implant-free MOSFETs to 70 nm and 50 nm can deliver a large improvement of 50% and 90% in the device performance respectively, as shown in Figs. 3 and 6. Again, the results obtained are consistent with previous studies. However, Fig. 4 shows that when these separations are reduced to 50 nm, the drain current increases by approximately 10%. Further, Fig. 5 shows that when the source-to-gate and gate-to-drain distances are scaled to 70 nm, the drain current increases by approximately 50%. The full symbols represent the intrinsic drain current obtained using Boltzmann statistics while the open symbols show results obtained using self-consistent P-D statistics. The drain current rapidly increases when the drain voltage changes from 0 V to 0.2 V. This increase is reduced at a drain voltage of 0.5 V and eventually, it saturates at 0.7 V.

The source-to-gate (LGs) and gate-to-drain ( LGd) separations, which determine the parasitic access resistances in the device, are also crucial factors limiting the drive current in small devices. Therefore, we have carefully examined their effect on device performance. Figure 5 shows the results obtained using Boltzmann statistics while the open symbols show self-consistent P-D statistics. The full symbols represent the intrinsic drain current obtained using Boltzmann statistics and the open symbols show self-consistent P-D statistics.
and 6 show that the implant free In\textsubscript{0.25}Ga\textsubscript{0.75}As MOSFET can be effectively scaled down to achieve a large performance improvement. It also becomes apparent from Figs. 5 and 6 that the difference between Boltzmann and F-D statistics increases with increasing drain voltage and that F-D statistics give a slightly larger drain current by approximately 12% (at $V_D = 0.3$ V) for the 100 nm and 70 nm gate lengths MOSFETs. In the case of the 50 nm gate length In\textsubscript{0.25}Ga\textsubscript{0.75}As MOSFET, the effect of F-D statistics becomes negligible with only 5% difference between the drain current obtained using Boltzmann statistics and F-D statistics.

The relatively smooth $I_D$-$V_G$ characteristics allow the calculation of the intrinsic transconductance at various applied drain voltages. The 100 nm implant free MOSFET exhibits a maximum intrinsic transconductance of 1340 mS/mm. When the device is scaled to gate length of 70 nm and 50 nm, the maximum intrinsic transconductance increases to 2080 mS/mm and 3190 mS/mm, respectively. The continuous increase in the transconductance is another indicator that the implant free concepts is suitable for further scaling into deep sub-100 nm dimensions.

Finally, Fig. 7 shows the average electron velocity along the In\textsubscript{0.25}Ga\textsubscript{0.75}As channel in scaled implant free MOSFETs. This figure illustrates that electrons quickly gain a high velocity which peaks at $4.8 \times 10^5$ m/s ($5.1 \times 10^5$ m/s) in the 100 nm device when using Boltzmann statistics (using self-consistent F-D statistics) and can further increase up to $5.4 \times 10^5$ m/s ($5.7 \times 10^5$ m/s) and to $5.6 \times 10^5$ m/s ($6.0 \times 10^5$ m/s) with scaling of the gate length to 70 nm and 50 nm, respectively. However, the velocity increase is slightly suppressed in the scaled devices because the improved non-equilibrium electron transport is affected by enhanced scattering due to higher δ-doping concentrations.

3. Conclusions
A finite element heterostructure MC device simulator has been used to study the performance of implant free InGaAs MOSFETs. We have demonstrated that a 100 nm gate length implant free MOSFET with an In\textsubscript{0.25}Ga\textsubscript{0.75}As channel and a high-$\kappa$ gate oxide exhibits a drive current of 1650 mA/mm and a maximum transconductance of 1340 mS/mm. The MC device simulations employ a bulk MC transport model verified against experimental data obtained for GaAs, AlGaAs and InGaAs [7] and were calibrated against experimentally obtained $I_D$-$V_D$ and $I_D$-$V_G$ characteristics of various HEMTs [7]. The simulated electron mobility and sheet density in the implant free In\textsubscript{0.25}Ga\textsubscript{0.75}As MOSFET were also verified against measurements on relevant epitaxial layers [9].

The implant free MOSFET has a significant scaling potential. When properly scaled in both vertical and lateral directions [7], the 70 nm gate length implant free In\textsubscript{0.25}Ga\textsubscript{0.75}As MOSFET can deliver approximately 60% drain current increase and a maximum transconductance of 2080 mS/mm. When the device is further scaled down to the 50 nm gate length, the drain current increases by approximately 90 – 100% compared to the drain current observed in the 100 nm implant free MOSFET while the maximum transconductance reaches 3190 mS/mm.

Acknowledgments
This work has been supported by EPSRC under Grant No. GR/M93383.

References
[1] Wong H-S P 2002 IBM J. Res. Dev. 46 133
[2] Kalna K, Yang L, and Asenov A 2005 Proc. Electronic Solid State and Device European Research Conf. ed S Cristoloveanu, M Brilouet and T Skotnicki (Grenoble) p 169
[3] Passlack M, 2005 J. Vacuum Sci. Technol. B23 1773
[4] Kalna K, Boricž M, Yang L and Asenov A 2004 Semicond. Sci. Technol. 19 S202
[5] Fischetti M V, Laux S E, Solomon P M and Kumar A 2005 J. Comput. Electron. 3 287
[6] Passlack M, Hartin O, Ray M and Medendorp N 2004 US Patent 6,963,090 2005
[7] Kalna K, Roy S, Asenov A, Elgaid K and Thayne I 2002 Solid-State Electron. 46 631
[8] Kalna K, Passlack M and Asenov A 2005 submitted to IEEE Trans. Electron Devices
[9] Passlack M, Droopad R, Rajagopalan K, Abrokwah J, Gregory R, and Nguyen D, IEEE Electron Device Letters 26 713