Reconstruction-Computation-Quantization (RCQ): A Paradigm for Low Bit Width LDPC Decoding

Linfang Wang Student Member, IEEE, Caleb TerrillStudent Member, IEEE, Maximilian Stark, Zongwang Li, Sean Chen, Chester Hulse, Calvin Kuo, Richard Wesel Fellow, IEEE., Gerhard Bauch Fellow, IEEE., Rekha Pitchumani

Abstract—This paper uses the reconstruction-computation-quantization (RCQ) paradigm to decode low-density parity-check (LDPC) codes. RCQ facilitates dynamic non-uniform quantization to achieve good frame error rate (FER) performance with very low message precision. For message-passing according to a flooding schedule, the RCQ parameters are designed by discrete density evolution. Simulation results on an IEEE 802.11 LDPC code show that for 4-bit messages, a flooding Min SumRCQ decoder outperforms table-lookup approaches such as information bottleneck (IB) or Min-IB decoding, with significantly fewer parameters to be stored.

Additionally, this paper introduces layer-specific RCQ, an extension of RCQ decoding for layered architectures. Layer-specific RCQ uses layer-specific message representations to achieve the best possible FER performance. For layer-specific RCQ, this paper proposes using layered discrete density evolution featuring hierarchical dynamic quantization (HDQ) to design parameters efficiently.

Finally, this paper studies field-programmable gate array (FPGA) implementations of RCQ decoders. Simulation results for a (9472, 8192) quasi-cyclic (QC) LDPC code show that a layered Min SumRCQ decoder with 3-bit messages achieves more than a 10% reduction in LUTs and routed nets and more than a 6% decrease in register usage while maintaining comparable decoding performance, compared to a 5-bit offset Min Sumdecoder.

Index Terms—LDPC decoder, low bit width decoding, hardware efficiency, layered decoding, FPGA.

I. INTRODUCTION

LOW-Density Parity-Check (LDPC) codes [3] have been implemented broadly, including in NAND flash systems and wireless communication systems. Message passing algorithms such as belief propagation (BP) and Min Sum are utilized in LDPC decoders. In practice, decoders with low message bit widths are desired when considering the limited hardware resources such as area, routing capabilities, and power utilization of FPGAs or ASICs. Unfortunately, low bit width decoders with uniform quantizers typically suffer a large degradation in decoding performance [4]. On the other hand, the iterative decoders that allow for the dynamic growth of message magnitudes can achieve improved performance [5].

LDPC decoders that quantize messages non-uniformly have gained attention because they provide excellent decoding performance with low bit width message representations. One family of non-uniform LDPC decoders use lookup tables (LUTs) to replace the mathematical operations in the check node (CN) unit and/or the variable node (VN) unit. S. K. Planjery et al. propose finite alphabet iterative decoders (FAIDs) for regular LDPC codes in [6], [7], which optimize a single LUT to describe VN input/output behavior. In [8] a FAID is designed to tackle certain trapping sets and hence achieves a lower error floor than BP on the binary symmetric channel (BSC). Xiao et al. optimize the parameters of FAID using a recurrent quantized neural network (RQNN) [8], [9], and the simulation results show that RQNN-aided linear FAIDs are capable of surpassing floating-point BP in the waterfall region for regular LDPC codes.

Note that the size of the LUTs in [6]–[9] describing VN behavior are an exponential function with respect to node degree. Therefore, these FAIDs can only handle regular LDPC codes with small node degrees. For codes with large node degrees, Kurkoski et al. develop a mutual-information-maximization LUT (MIM-LUT) decoder in [10], which decomposes a single LUT with multiple inputs into a series of concatenated 2 × 1 LUTs, each with two inputs and one output. This decomposition makes the number of LUTs linear with respect to node degree, thus significantly reducing the required memory. The MIM-LUT decoder performs lookup operations at both the CNs and VNs. The 3-bit MIM-LUT decoder shows a better FER than floating-point BP over the additive white Gaussian noise (AWGN) channel. As the name suggests, the individual 2 × 1 LUTs are designed to maximize mutual information [11]. Lewandowsky et al. use the information bottleneck (IB) machine learning method to design LUTs and propose an IB decoder for regular LDPC codes. As with MIM-LUT, IB decoders also use 2 × 1 LUTs at both CNs and VNs. Stark et al. extend the IB decoding structure to support irregular LDPC codes through the technique of message alignment [12], [13]. The IB decoder shows an excellent performance on a 5G LDPC code [14], [15]. In order to reduce the memory...
requirement for LUTs, Meidlinger et al. propose the Min-IB decoder, which replaces the LUTs at CNs with label-based min operation \[10\]–\[19\].

Because the decoding requires only simple lookup operations, the LUT-based decoders deliver high throughput. However, the LUT-based decoders require significant memory resources when the LDPC code has large degree nodes and/or the decoder has a large predefined maximum decoding iteration time, where each iteration requires its own LUTs. The huge memory requirement for numerous large LUTs prevents these decoders from being viable options when hardware resources are constrained to a limited number of LUTs.

Lee et al. \[4\] propose the mutual information maximization quantized belief propagation (MIM-QBP) decoder which circumvents the memory problem by designing non-uniform quantizers and reconstruction mappings at the nodes. Both VN and CN operations are simple mappings and fixed point additions in MIM-QBP. He et al. in \[20\] show how to systematically design the MIM-QBP parameters for quantizers and reconstruction modules. Wang et al. further generalize the MIM-QBP structure and propose a reconstruction-computation-quantization (RCQ) paradigm \[1\] which allows CNs to implement either the min or boxplus operation.

All of the papers discussed above focus on decoders that use the flooding schedule. The flooding schedule can be preferable when the code length is short. However, in many practical settings such as coding for storage devices where LDPC codes with long block lengths are selected, the flooding schedule requires an unrealistic amount of parallel computation for some typical hardware implementations. Layered decoding \[21\], on the other hand, balances parallel computations and resource utilization for a hardware-friendly implementation that also reduces the number of iterations as compared to a flooding implementation for the same LDPC code.

A. Contributions

As a primary contribution, this work extends our previous work on RCQ \[1\] to provide dynamic quantization that changes with each layer of a layered LDPC decoder, as is commonly used with a protograph-based LDPC code. The original RCQ approach \[1\], which uses the same quantizers and reconstructions for all layers of an iteration, suffers from FER degradation and a high average number of iterations when applied to a layered decoding structure. The novelty and contributions in this paper are summarized as follows:

- **Layer-specific RCQ Parameter Design.** This work uses layer-specific discrete density evolution featuring hierarchical dynamic quantization (HDQ) to design the layer-specific RCQ parameters. We refer to this design approach as layer-specific HDQ discrete density evolution. For each layer of each iteration, layer-specific HDQ discrete density evolution separately computes the PMF of the messages. HDQ designs distinct quantizers and reconstructions for each layer of each iteration.

- **FPGA-based RCQ Implementations.** This paper presents the Lookup Method, the Broadcast Method and the Dribble Method, as alternatives to distribute RCQ parameters efficiently in an FPGA. This paper verifies the practical resource needs of RCQ through an FPGA implementation of an RCQ decoder using the Broadcast method. Simulation results for a (9472, 8192) quasi-cyclic (QC) LDPC code show that a layer-specific Min SumRCQ decoder with 3-bit messages achieves a more than 10% reduction in LUTs and routed nets and more than a 6% reduction in register usage while maintaining comparable decoding performance, compared to a standard offset Min Sum decoder with 5-bit messages.

B. Organization

The organization of this paper is organized as follows: Sec. \[11\] introduces the RCQ decoding structure and presents an FPGA implementation of an RCQ decoder. Sec. \[13\] describes HDQ, which is used for channel observation quantization and RCQ parameter design. Sec. \[14\] shows the design of the layer-specific RCQ decoder. Sec. \[15\] presents simulation results including FER and hardware resource requirements. Sec. \[16\] concludes our work.

II. THE RCQ DECODING STRUCTURE

The updating procedure of message passing algorithms contains two steps: 1) computation of the output message, 2) communication of the message to the neighboring node. To reduce the complexity of message passing, the computed message is often quantized before being passed to the neighboring node. We refer to the computed messages as the internal messages, and communicated messages passed over the edges of the Tanner graph as external messages.

When external messages are produced by a uniform quantizer, low bit width external messages can result in an early error floor \[22\]. Thorpe et al. introduced a non-uniform quantizer in \[4\]. Their decoder adds a non-uniform quantizer and a reconstruction mapping to the output and input of the hardware implementation of each node unit. This approach delivers excellent decoding performance even with a low external bit width. The RCQ decoder \[1\] can be seen as a generalization of the decoder introduced in \[4\].

In this section, we provide detailed descriptions of the RCQ decoding structure. Three FPGA implementation methods for realizing the RCQ functionality are also presented.

A. Generalized RCQ Unit

A generalized RCQ unit as shown in Fig. 1 consists of the following three modules:
1) Reconstruction Module: The reconstruction module applies a reconstruction function \(R(\cdot)\) to each incoming \(b^r\)-bit external message to produce a \(b^t\)-bit internal message, where \(b^r > b^t\). We denote the bit width of CN and VN internal message by \(b^c\) and \(b^v\), respectively. For the flooding-scheduled RCQ decoder, \(R(\cdot)\) is iteration-specific and we use \(R_{c}^{(i)}(\cdot)\) and \(R_{v}^{(i)}(\cdot)\) to represent the reconstruction of check and variable node messages at iteration \(i\), respectively. In the layer-specific RCQ decoder, \(R(\cdot)\) uses distinct parameters for each layer in each iteration. We use \(R_{c}^{(i,r)}(\cdot)\) and \(R_{v}^{(i,r)}(\cdot)\) to represent the reconstruction of check and variable node messages at layer \(r\) of iteration \(i\), respectively. The reconstruction functions are mappings of the input external messages to log-likelihood ratios (LLR) that will be used by the node. In this paper, these mappings are systematically designed by HDQ discrete density evolution, which will be introduced in a later section.

For a quantizer \(Q(\cdot)\) that is symmetric, an external message \(d \in \mathbb{F}_2^{b^t}\) can be represented as \([d^\text{MSB} \ d]\), where \(d^\text{MSB} \in \{0, 1\}\) indicates sign and \(d \in \mathbb{F}_2^{b^t-1}\) corresponds to magnitude. We define the magnitude reconstruction function \(R^*(\cdot): \mathbb{F}_2^{b^t-1} \rightarrow \mathbb{F}_2^{b^t-1}\), which maps the magnitude of external message, \(d\), to the magnitude of internal message. Without loss of generality, we restrict our attention to monotonic reconstruction functions so that

\[
R^*(\tilde{d}_1) > R^*(\tilde{d}_2) > 0, \quad \text{for} \quad \tilde{d}_1 > \tilde{d}_2, \tag{1}
\]

where \(\tilde{d}_1, \tilde{d}_2 \in \mathbb{F}_2^{b^t-1}\). The reconstruction \(R(d)\) can be expressed as \(R(d) = [d^\text{MSB} \ R^*(d)]\). Under the assumption of a symmetric channel, we have \(R(0 \ \tilde{d}) = -R(1 \ \tilde{d})\).

2) Computation Module: The computation module \(F(\cdot)\) uses the \(b^t\)-bit outputs of the reconstruction module to compute a \(b^c\)-bit internal message for the CN or VN output. We denote the computation module implemented in CNs and VNs by \(F_c\) and \(F_v\), respectively. An RCQ decoder implementing the min operation at the CN yields a Min Sum(ms) RCQ decoder. If an RCQ decoder implements belief propagation (bp) via the boxplus operation, the decoder is called bpRCQ. The computation module, \(F_v\), in the VNs is addition for both bpRCQ and msRCQ decoders.

3) Quantization Module: The quantization module \(Q(\cdot)\) quantizes the \(b^b\)-bit internal message to produce a \(b^b\)-bit external message. Under the assumption of a symmetric channel, we use a symmetric quantizer that features sign information and a magnitude quantizer \(Q^*(\cdot)\). The magnitude quantizer selects one of \(2^{b^b-1} - 1\) possible indexes using the threshold values \(\{\tau_0, \tau_1, \ldots, \tau_{\text{max}}\}\), where \(\tau_j \in \mathbb{F}_2^{b^b}\) for \(j \in \{0, 1, \ldots, 2^{b^b-1} - 2\}\) and \(\tau_{\max}\) is \(\tau_{\max} = 2^{b^b-1} - 2\). We also require

\[
\tau_i > \tau_j > 0, \quad i > j. \tag{2}
\]

Given an internal message \(h \in \mathbb{F}_2^{b^b}\), which can be decomposed into sign part \(h^\text{MSB}\) and magnitude part \(\hat{h}\), \(Q^*(\hat{h}) \in \mathbb{F}_2^{b^b-1}\) is defined by:

\[
Q^*(\hat{h}) = \begin{cases} 
0, & \hat{h} < \tau_0, \\
 j, & \tau_j < \hat{h} < \tau_{j+1}, \\
 2^{b^b-1} - 1, & \hat{h} > \tau_{\text{max}},
\end{cases} \tag{3}
\]

where \(0 < j \leq j_{\max}\). Therefore, \(Q(h)\) is defined by \(Q(h) = [h^\text{MSB} \ Q^*(\hat{h})]\). The super/subscripts introduced for \(R(\cdot)\) also apply to \(Q(\cdot)\).

B. Bit Width of RCQ decoder

The three tuple \((b^c, b^v, b^t)\) represents the precision of messages in a RCQ decoder. For the msRCQ decoder, it is sufficient to use only the pair \((b^c, b^v)\) because \(b^c = b^t\), we simply denote \(b^v\) by \(b^t\). The CN min operation computes the XOR of the sign bits and finds the minimum of the extrinsic magnitudes. For a symmetric channel, the min operation can be computed by manipulating the external messages, because the external message delivers the relative LLR meaning of reconstructed values. Since we only use external messages to perform the min operation, \(R^*(\cdot)\) and \(Q^*(\cdot)\) are not needed for the msRCQ decoder. Finally, we use \(\infty\) to denote a floating point representation.

C. FPGA Implementation for RCQ

The RCQ FPGA decoder may be viewed as a modification to existing hardware decoders based on the BP or MS decoder algorithms, which have been studied extensively \cite{23, 24, 25, 26}. The RCQ decoders require extra \(Q(\cdot)\) and \(R(\cdot)\) functions to quantize and reconstruct message magnitudes. To implement \(Q(\cdot)\) and \(R(\cdot)\) functions, we have devised the LookUp, BroadCast, and Dribble methods. These three approaches are functionally identical, but differ in the way that the parameters needed for the \(Q(\cdot)\) and \(R(\cdot)\) operations are communicated to the nodes.

1) LookUp Method: The quantization and reconstruction functions simply map an input message to an output message. Thus, a simple implementation uses lookup tables implemented using read-only memories (ROMs) to implement all these mappings. The \(Q(\cdot)\) and \(R(\cdot)\) functions in every VN require their own ROMs, implemented using block RAMs. Because \(Q(\cdot)\) and \(R(\cdot)\) change with respect to different iterations and/or layers, one potential drawback of the Lookup method is a large block RAM requirement.
The penalty of the Dribble method comes with the extra usage of RAMs and logic for the additional wiring necessary to route the RCQ parameters from the central control unit to the VNs. Registers in the VNs save the current thresholds, and then the thermometer code is converted to the 2-bit binary form by using a thermometer-to-binary decoder, which realizes the mapping relationship shown in Fig. 2(c).

2) Broadcast Method: The Broadcast method provides a scheme where all RCQ parameters are stored centrally in a control unit, instead of being stored in each VN. Each VN only takes in the Q(·) and R(·) parameters necessary for decoding the current iteration and layer, and use logic to perform their respective operations. Fig. 2(a) shows an implementation for a 3-bit RCQ, which uses mere 2 bits for magnitude reconstruction and quantization. The 2-bit magnitude reconstruction module is realized by a $4 \times 1$ multiplexer. The 2-bit magnitude quantization consists of two steps, first a thermometer code [27], where the contiguous ones are analogous to mercury in a thermometer, is generated by comparing the input with all thresholds, and then the thermometer code is converted to the 2-bit binary form by using a thermometer-to-binary decoder, which realizes the mapping relationship in Fig. 2(c). Two block RAMs are required in the control unit for the thresholds and reconstruction values. Small LUTs in each VN implement the $Q(\cdot)$ and $R(\cdot)$ functions. The main penalty of the Broadcast method is the additional wiring necessary to route the RCQ parameters from the central control unit to the VNs.

3) Dribble Method: The Dribble method attempts to reduce the number of long wires required by the Broadcast method. Registers in the VNs save the current thresholds and reconstruction values necessary for the $Q(\cdot)$ and $R(\cdot)$ functions. Once again, quantization and reconstruction can be implemented using the logic in Fig. 2. When a new set of parameters is required, the bits are transferred (dribbled) one by one or in small batches from the control unit to the VN unit registers. Just as in the Broadcast method, two extra block RAMs and logic for the $Q(\cdot)$ and $R(\cdot)$ functions are required. The penalty of the Dribble method comes with the extra usage of registers in the VN units.

We have implemented all methods and explored their resource utilization in [2].

III. HIERARCHICAL DYNAMIC QUANTIZATION (HDQ)

This section introduces the HDQ algorithm, a non-uniform quantization scheme that this paper uses both for quantization of channel observations and for quantization of internal messages by RCQ. Our results show, for example, that HDQ quantization of AWGN channel observations achieves performance similar to the optimal dynamic programming quantizer of [11] for the binary input AWGN channel, with much lower computational complexity.

A. Motivation

The quantizer plays an important role in RCQ decoder design. First, the channel observation is quantized as the input to the decoder. This section explores how to use HDQ to quantize the channel observations. Second, the parameters of $R(\cdot)$ and $Q(\cdot)$ are also designed by quantizing external messages according to their probability mass function (PMF) as determined by discrete density evolution. The use of HDQ to quantize internal messages is described in Section IV.

The HDQ approach designs a quantizer that maximizes mutual information in a greedy or progressive fashion. Quantizers aiming to maximize mutual information are widely used in non-uniform quantization design [1], [12], [14]–[20], [28]–[31]. Due to the interest of this paper, the cardinality of quantizer output is restricted to $2^b$, i.e., this paper seeks b-bit quantizers. Kurkoski and Yagi [32] proposed a dynamic programming method to find an optimal quantizer that maximizes mutual information for a binary input discrete memoryless channel (BI-DMC) whose outputs are from an alphabet with cardinality $B$, with complexity $O(B^3)$. The dynamic programming method of [11] finds the optimal quantization, but the approach becomes impractical when $B$ is large.

In order to quantify the outputs for a channel with large cardinality $B$ when constructing polar codes, Tal and Vardy devised a sub-optimal greedy quantization algorithm with complexity $O(B \log(B))$ [32]. In [28], Lewandowsky et al. proposed the modified Sequential Information Bottleneck (mSIB) algorithm to design the channel quantizer and LUTs for LDPC decoders. mSIB is also a sub-optimal quantization technique with complexity $O(aB)$, where $a$ is the number of trials. As a machine learning algorithm, multiple trials are required for good results with mSIB. Typical values of $a$ range, for example, from 15 to 70.

HDQ is proposed in [11] as an efficient b-bit quantization algorithm for the symmetric BI-DMC with complexity $O\left(\frac{2^b}{\log(\gamma)} \log(B)\right)$. HDQ has less complexity than mSIB and also the Tal-Vardy algorithm. This section reviews the HDQ using symmetric binary input AWGN channel as an example. As an improvement to the HDQ of [11], sequential threshold search is replaced with golden section search [33].
B. The HDQ Algorithm

Let the encoded bit \( x \in \{0, 1\} \) be modulated by Binary Phase Shift Keying (BPSK) and transmitted over an AWGN channel. The modulated BPSK signal is represented as \( s(x) = -2x + 1 \). We denote the channel observation at the receiver by \( y \) where

\[
y = s(x) + z, \tag{4}
\]

and \( z \sim \mathcal{N}(0, \sigma^2) \). The joint probability density function of \( x \) and \( y \), \( f(x, y; \sigma) \), is:

\[
f(x, y; \sigma) = \frac{1}{2\sqrt{2\pi}\sigma^2} e^{-\frac{(y - s(x))^2}{2\sigma^2}}. \tag{5}
\]

HDQ seeks an \( b \)-bit quantization of the continuous channel output \( y \), as in [30]. In practice, often \( y \) is first quantized into \( B \) values using high-precision uniform quantization where \( B \gg 2^b \), i.e., analog-to-digital (A/D) conversion. Let \( W \) be the result of the A/D output, where \( W \in \mathbb{W} \) and \( \mathbb{W} = \{0, 1, \ldots, B-1\} \). The alphabet of \( B \) channel outputs from the A/D converter is then subjected to further non-uniform quantization resulting in a quantization alphabet of \( 2^b \) values. We use \( D \) to represent the non-uniform quantizer output, which is comprised of the \( b \) bits \( D = [D_1, \ldots, D_b] \). HDQ aims to maximize the mutual information between \( X \) and \( D \).

For the symmetric binary input AWGN channel, a larger index \( w \) implies a larger LLR, i.e.:

\[
\log \frac{P[W|X=i][0]}{P[W|X=i][1]} < \log \frac{P[W|X=j][0]}{P[W|X=j][1]}, \quad \forall i < j. \tag{6}
\]

Based on Lemma 3 in [11], any binary-input discrete memoryless channel that satisfies [4] has an optimal \( b \)-bit quantizer that is determined by \( 2^b-1 \) boundaries, which can be identified by their corresponding index values. Denote the \( 2^b-1 \) index thresholds by \( \{\xi_1, \xi_2, \ldots, \xi_{2^b-1}\} \subset \mathbb{W} \). Unlike the dynamic programming algorithm [11], which optimizes boundaries jointly, HDQ sequentially finds thresholds according to bit level, similar to the progressive quantization in [29].

The general \( b \)-bit HDQ approach is as follows:

1) We assume an initial high-precision uniform quantizer. For this case, set the extreme index thresholds \( \xi_0 = 0 \) and \( \xi_{2^b} = B-1 \), which are the minimum and maximum outputs of the uniform quantization.

2) The index threshold \( \xi_{2^b-1} \) is selected as follows to determine the bit level 0:

\[
\xi_{2^b-1} = \arg \max_{\xi_0 < \xi < \xi_{2^b}} I(X; D_1), \tag{7}
\]

where

\[
D_1 = \{W \geq \xi_{2^b-1}\}. \tag{8}
\]

3) The index thresholds \( \xi_{2^b-2} \) and \( \xi_{2^b-2} \) are selected as follows to determine bit level 1:

\[
\xi_{2^b-2} = \arg \max_{\xi_0 < \xi < \xi_{2^b-1}} I(X; D_2|D_1 = 0), \tag{9}
\]

\[
\xi_{2^b-2} = \arg \max_{\xi_{2^b-1} < \xi < \xi_{2^b}} I(X; D_2|D_1 = 1). \tag{10}
\]

4) In the general case, when the thresholds for \( k \) previous quantization bits have been determined, \( 2^k \) thresholds \( \{\xi_{(j+0.5)2^{b-k}}, j = 0, \ldots, 2^k-1\} \) must be selected to determine the next quantization bit. Each threshold maximizes \( I(X; D_{k+1}|D_k = d_k, \ldots, D_1 = d_1) \) for a specific result for the \( k \) previous quantization bits.

HDQ provides the \( 2^b-1 \) index thresholds \( \{\xi_1, \ldots, \xi_{2^b-1}\} \). For channel quantization, the index thresholds can be mapped to channel outputs. For the RCQ decoding, the messages are LLR values, the LLR magnitude thresholds \( \{\tau_0, \ldots, \tau_{2^b-2}\} \) are calculated from the index thresholds \( \{\xi_{2^b-1}, \ldots, \xi_{2^b-1}\} \) as follows:

\[
\tau_i = \log \frac{P[W|X(\xi_{i+1}+2^{b-i-1}|0)]}{P[W|X(\xi_{i+1}+2^{b-i-1}|1)]}; \quad i = 0, 1, \ldots, 2^{b-i}-2. \tag{12}
\]

HDQ also provides the joint probability between code bit \( X \) and quantized message \( D \), \( P(X, D) \). The magnitude reconstruction function \( R^*(\cdot) \) is computed as follows:

\[
R^*(d) = \log \frac{P_X(0, d + 2^{b-1})}{P_X(1, d + 2^{b-1})}, \quad d = 0, 1, \ldots, 2^{b-1} - 1. \tag{13}
\]

C. Golden-Section Search and Complexity Analysis

After \( k \) stages of HDQ, there are \( 2^k \) quantization regions each specified by their leftmost and rightmost indices \( \xi_{l} \) and \( \xi_{r} \). The next stage finds a new threshold \( \xi^* \) for each of these \( 2^k \) regions. Each \( \xi^* \) is selected to maximize a conditional mutual information as follows:

\[
\xi^* = \arg \max_{\xi_{l} < \xi < \xi_{r}} I(\xi), \tag{14}
\]

where

\[
I(\xi) = I(X; D_{k+1}|D_1 = d_1, \ldots, D_k = d_k) \tag{15}
\]

\[
= \sum_{x, d_{k+1}} P(x, d_{k+1}|d_k) \log \frac{P(d_{k+1}|x, d_k)}{P(d_{k+1}|d_k)}. \tag{16}
\]
The probability for the binary \( k \)-tuple \( d^k = d_1, \ldots, d_k \) that defines \((\xi_\ell, \xi_r)\). The probability \( P(x, d_{k+1}(\xi)|d^k) \) is defined as follows:

\[
P(x, d_{k+1}(\xi)|d^k) = \begin{cases} \sum_{w=\xi_l}^{\xi_r} P_{XW}(x,w) & d_{k+1} = 0 \\ \sum_{w=\xi_l}^{\xi_r} P_{W}(w) & d_{k+1} = 1 \end{cases}.
\]

Because \( I(\xi) \) is concave in \( \xi \), the local maximum can be found using the golden section search [33], a simple but robust technique to find extreme point of a unimodal function by successively narrowing the range of values on a specified interval. Specifically, Fig. 3 illustrates one iteration of golden-section search for finding maximum point of \( f(x) \) in the interval \([a, b]\). First, find \( a' = a - \frac{b-a}{\gamma} \) and \( a'' = a + \frac{b-a}{\gamma} \), where \( \gamma = \frac{\sqrt{5}+1}{2} \). Because \( f(a'') < f(a') \), which suggests that the maximum point lies in \([a, a'']\), the interval \([a'', a']\) is truncated and \([a', a'']\) is updated as the next round search interval. Further details of golden-section search can be found in [33]. When using the golden-section search to find all \( 2^b-1 \) thresholds for the \( b \)-bit HDQ, \( I(\xi) \) will be computed using \( (15) \) a number of times that is proportional to:

\[
\log_\gamma(B) + \sum_{i=1}^{2^1} \log_\gamma(B_{2,i}) + \ldots + \sum_{i=1}^{2^{b-1}} \log_\gamma(B_{b,i}),
\]

\[
\leq \log_\gamma(B) + 2 \log_\gamma\left(\frac{B}{2}\right) + \ldots + 2^{b-1} \log_\gamma\left(\frac{B}{2^{b-1}}\right)
\]

\[
= \frac{2^b}{\log(\gamma)} \log(B).
\]

\( B_{j,i} \) is the \( i^{th} \) interval length in \( j-1 \) bit level quantization and \( \sum_{i=1}^{2^{j-1}} B_{i,j} = B \). Therefore, a \( b \)-bit quantization on a \( B \)-output channel using HDQ can be designed in \( O\left(\frac{2^b}{\log(\gamma)} \log(B)\right) \) time.

**D. Comparing HDQ with Optimal Dynamic Programming**

This subsection provides an example contrasting HDQ with the dynamic programming solution. Following [11], Fig. 4 gives a trellis whose paths represent all 2-bit quantizers for a binary input DMC with 8 outputs. The outputs are indexed from 0 to 7 and satisfy \( \xi_i \). The vertices in column \( i \) are possible values for \( \xi_i \), and each path represents a valid quantizer whose thresholds are determined by the vertices in each column. Each branch in the trellis identifies a quantization region. For example, the branch connecting vertex \( \xi_0 = 0 \) to vertex \( \xi_1 = 2 \) specifies the leftmost quantization region as \( \{0,1\} \), i.e., \( \xi_\ell = 0 \) and \( \xi_r = 1 \).

The dynamic programming algorithm determines vertices of all columns jointly, whereas HDQ identifies the vertices in a greedy way, by first finding the vertex in column 2 to maximize \( I(X;D_1) \) and then vertices in column 1 and 4 to maximize \( I(X;D_2|D_1) \). Hence, the greedy approach of HDQ only searches part of trellis and therefore is sub-optimal. However, our simulations show that HDQ finds the quantizer that perform closely to the optimal one.
E. Simulation Result

This section provides simulation results for quantizing symmetric binary input AWGN channel observations. The simulations compare HDQ to the optimal dynamic programming result as well as to two sub-optimal approaches: mSIB with 20 and 70 trials and the greedy quantization algorithm described in [32]. For all the quantization approaches, the channel observations are first quantized uniformly into \( B = 2000 \) points between \(-2\) and \(2\).

Fig. 5a gives the thresholds as a function of \( \sigma^2 \) for HDQ, dynamic programming, mSIB with 20 and 70 trials, and greedy quantization. The quantization thresholds for HDQ, dynamic programming, and mSIB are indistinguishable in Fig. 5a. HDQ has significantly lower complexity than both dynamic programming and mSIB. The thresholds for greedy quantization algorithm of [32] deviate noticeably from the thresholds found by the other approaches.

In order to quantify the performance of sub-optimal quantizers, we define \( \Delta I \) as follows:

\[
\Delta I = I^{dp}(X; D) - I^{sub}(X; D),
\]

where \( I^{dp}(X; D) \) and \( I^{sub}(X; D) \) are the mutual information between code bit \( X \) and quantized value \( D \) as obtained by dynamic programming and sub-optimal quantizers, respectively. Fig. 5b plots \( \Delta I \) as a function of \( \sigma^2 \) for each sub-optimal quantizer. All three sub-optimal quantizers perform quite well with \( \Delta I < 10^{-3} \) bits. However, HDQ and mSIB achieve \( \Delta I < 10^{-6} \), significantly outperforming the greedy approach of [32].

IV. HDQ DISCRETE DENSITY EVOLUTION AND RCQ PARAMETER DESIGN

Discrete density evolution [34] is a technique to analyze the asymptotic performance of an LDPC ensemble. In this section, we present HDQ discrete density evolution, which is used for designing the quantization thresholds and reconstruction mappings of RCQ decoders and analyzing decoding performance under an RCQ framework. As HDQ discrete density evolution for LDPC decoders with a flooding-schedule has been described thoroughly in our precursor conference paper [1], this section is focused on HDQ discrete density evolution for LDPC decoders with a layered schedule. Specifically, this section considers layer-specific msRCQ decoding on QC-LDPC codes.

A. Decoding a Quasi-Cyclic LDPC Code with a Layered Schedule

QC-LDPC codes are structured LDPC codes characterized by a parity check matrix \( H \in \mathbb{F}_2^{(n-k)\times n} \) which consists of square sub-matrices with size \( S \), which are either the all-zeros matrix or a cyclic permutation of the identity matrix. These cyclic permutations are also called circulants that are represented by \( \sigma^i \) to indicate that the rows of the identity matrix are cyclically shifted by \( i \) positions. Thus an \( M \times U \) base matrix \( H_p \) can concisely define a QC-LDPC code, where each element in \( H_p \) is either \( 0 \) (the all-zeros matrix) or \( \sigma^i \) (a circulant). QC-LDPC codes are perfectly compatible with horizontal layered decoding by partitioning CNs into \( M \) layers with each layer containing \( S \) consecutive rows. This ensures that each VN connects to at most one CN in each layer.

Denote the \( t \)th CN and \( j \)th VN by \( c_t \) and \( v_j \) respectively. Let \( u_{c_t \rightarrow v_j}^{(t)} \) be the LLR message from \( c_t \) to its neighbor \( v_j \) in the \( t \)th iteration and let \( l_{v_j} \) be the posterior of \( v_j \). In the \( t \)th iteration, a horizontal-layered Min Sum decoder calculates the messages \( u_{c_t \rightarrow v_j}^{(t)} \) and updates the posteriors \( l_{v_j} \) as follows:

\[
l_{v_j} \leftarrow l_{v_j} - u_{c_t \rightarrow v_j}^{(t-1)}, \quad \forall j' \in \mathcal{N}(c_t), \tag{22}
\]

\[
u_{c_t \rightarrow v_j}^{(t)} = \left( \prod_{j \in \mathcal{N}(c_t)/\{j'\}} \text{sign}(l_{v_j}) \right) \times \min_{j' \in \mathcal{N}(c_t)/\{j'\}} |l_{v_j'}|, \quad \forall j' \in \mathcal{N}(c_t), \tag{23}
\]

\[
l_{v_j} \leftarrow l_{v_j} + u_{c_t \rightarrow v_j}^{(t)} \quad \forall j' \in \mathcal{N}(c_t). \tag{24}
\]

\( \mathcal{N}(c_t) \) denotes the set of VNs that are neighbors of \( c_t \). For a QC-LDPC code with a long block length, layered decoding is preferable for hardware implementations because parallel computations of each of (22), (23), and (24) exploit the QC-LDPC structure.

B. Representation Mismatch Problem

The RCQ decoding structure in [1] can be used with a layered schedule as discussed in Sec. IV-A. Fig. 6a illustrates the paradigm for an msRCQ decoder with a layered schedule. The \( Q_n \) and \( R_n \) are designed by the HDQ discrete density evolution as in [1]. Even though the msRCQ decoder has better FER performance than the standard Min Sum decoder under a flooding schedule [1], under a layered schedule, msRCQ has worse FER performance than standard Min Sum and also requires more iterations. These performance differences are shown below in Fig. 9 of Sec. V. This subsection explains how the performance degradation of the RCQ decoder under the layered schedule is caused by the representation mismatch problem.

Consider a regular LDPC code defined by a parity check matrix \( H \). In iteration \( t \), define the PMF between code bit \( x \) and external CN messages \( u_{c_t \rightarrow v_j}^{(t)} \) as \( P_{(c_t,v_j)}^{(t)}(X,D) \), where \( X = \{0,1\} \) and \( D = \{0,...,2^{b^e} - 1\} \). One underlying assumption of HDQ discrete density evolution is that all CN messages have the same PMF in each iteration, i.e., for any \( (c_t,v_j) \) and \( (c_t',v_{j'}) \) that satisfy \( H_{i,j} = H_{i',j'} = 1 \):

\[
P_{(c_t,v_j)}^{(t)}(X,D) = P_{(c_t',v_{j'})}^{(t)}(X,D). \tag{25}
\]

(25) implies that the message indices of different CN have the same LLR representation, i.e.:

\[
\log P_{(c_t,v_j)}^{(t)}(0,d) = \log P_{(c_t',v_{j'})}^{(t)}(0,d) = \log P_{(c_t,v_j)}^{(t)}(1,d) = \log P_{(c_t',v_{j'})}^{(t)}(1,d), \quad d \in \{0,...,2^{b^e} - 1\}. \tag{26}
\]

The msRCQ decoder with a flooding schedule obeys (25) and (26) because the VN messages to calculate different
no longer hold true, and a single $R^{(t)}(\cdot)$ is insufficient to accurately describe CN messages from different layers.

In conclusion, the Representation Mismatch Problem refers to inappropriately using a single $R^{(t)}$ and single $Q^{(t)}$ for all layers in iteration $t$ of a layered decoding schedule. This issue degrades the decoding performance of layer-scheduled RCQ decoder. On the other hand, the conventional fixed-point decoders that do not perform coarse non-uniform quantization, such as standard Min Sum decoder, are not affected by the changing the distribution of messages in different layers and hence don’t have representation mismatch problem.

C. Layer-Specific RCQ Design

Based on the analysis in the previous subsection, $R$ and $Q$ should adapt for the PMF of messages in each layer, in order to solve the representation mismatch problem. This motivates us to propose the layer-specific RCQ decoding structure in this paper, as illustrated in Fig. 6. The key difference between the RCQ decoder and layer-specific RCQ decoder is that layer-specific RCQ designs quantizers and reconstruction mappings for each layer in each iteration. We use $R^{(t,r)}(\cdot)$ and $Q^{(t,r)}(\cdot)$ to denote the reconstruction mapping and quantizer for decoding iteration $t$ and layer $r$, respectively. As illustrated in Fig. 6b, layer-specific RCQ specifies $R$ and $Q$ for each layer to handle the issue that messages in different layers have different PMFs. This leads to a significant increase in the required memory because the memory required to store $R^{(t,r)}(\cdot)$ and $Q^{(t,r)}(\cdot)$ is proportional to the product of the number of layers and the number of iterations required for decoding the QC-LDPC code.

Designing $Q^{(t,r)}(\cdot)$ and $R^{(t,r)}(\cdot)$ for layer-specific msRCQ requires the message PMF for each layer in each iteration. However, HDQ discrete density evolution [1], which performs density evolution based on ensemble, fails to capture layer-specific information. In this section, we propose a layer-specific HDQ discrete density evolution based on base matrix $H_p$ of QC-LDPC code. In layer-specific HDQ discrete density evolution, the joint PMF between code bit $X$ and external message $D$ from check/variable nodes are tracked in each layer in each iteration. We use $P^{(t,r)}(X, D^c)$, $X \in \{0,1\}$, $D^c \in \{0, \ldots, 2^{b_r} - 1\}$ to represent the joint PMF between code bit and CN message in layer $m$ and iteration $t$. Similarly, VN messages are denoted by $P^{(t,r)}(X, D^c)$.

1) Initialization: For an AWGN channel with noise variance $\sigma^2$, the LLR of channel observation $y$ is $l = \frac{1}{\sigma^2} y$. For the msRCQ decoder with bit width $(b_r, b_v)$, the continuous channel LLR input is uniformly quantized into $2^{b_v}$ regions. Each quantization region has a true log likelihood ratio, which we refer to as $l_d$, so that we have an alphabet of $b_r$ real-valued log likelihood ratios $D^{ch} = \{l_0, \ldots, l_{2^{b'}-1}\}$. Using these values, the joint PMF between the code bit $X$ and channel LLR message $D^{ch}$ is:

$$P_{X \mid D^{ch}}(x, d) = P_D(d) \frac{e^{(1-x)l_d}}{e^{l_d} + 1}, \quad X \in \{0,1\}, \quad l_d \in D^{ch}. \tag{28}$$

The distribution $P_{X \mid D^{ch}}(x, d)$ is used for the HDQ discrete density evolution design. The actual decoder does not use
the real-valued likelihoods $l_d$ but rather uses $b^r$-bit channel LLRs obtained by uniformly quantizing continuous channel LLR values.

2) Variable Nodes PMF Calculation: Given a base matrix $H_p$ with entry $H_p(r,c)$ at row $r$ and column $c$, define the sets of active rows $R(c)$ for a specified column $c$ and active columns $C(r)$ for a specified row $r$ as follows:

$$R(c) = \{ r | H_p(r,c) \neq 0 \}, \quad C(r) = \{ c | H_p(r,c) \neq 0 \}. \quad (29)$$

In iteration $t$ and layer $r$, consider the joint PMF between a code bit $X$ corresponding to a VN in the circulant $H_p(r,c)$ and the vector $D^c$, which includes the channel message $D^c$ for $X$ and the check node messages $D^c$ incident to that VN. This PMF is calculated by:

$$P^{(t,r)}(X,D) = P(X,D^c) \prod_{k \in R(c)} P(k)(X,D^c)$$

$$= \left( \prod_{k \in R(c)} P(k)(X,D^c) \right) \cdot \prod_{k > r} P(1-k)(X,D^c)$$

(30)

where $x = \{0,1\}$, $d_1,d_2 \in \{0,\ldots,2b^r-1\}$. When $|R(c)|$ is large, the alphabet $D$ of possible input message vectors $D$ is large with $|D| = 2^{b^r + |R(c)| - 1}$. To manage the complexity of HDQ discrete density evolution, message vectors $D$ with similar log likelihoods are clustered via one-step-anneling as in [1] for [30].

The layer-specific msRCQ decoder uses layer-specific parameters, and for each layer the marginal distribution on the computed variable node messages will be distinct. The marginal distribution used by HDQ at layer $r$ is computed as follows:

$$P(x, [d_1,d_2]) = P(X_1,D_1) \boxtimes P(X_2,D_2)$$

$$\triangleq \frac{1}{P_X(x)} P_{X,D_1}(x,d_1) P_{X,D_2}(x,d_2)$$

(32)

The joint PMF between code bit and external CN message in layer $r$ and iteration $t$ can be updated by:

$$P^{(t,r)}(X,D^v) = P^{(t,r)}(X,D^c) \boxtimes \cdots \boxtimes P^{(t,r)}(X,D^c)$$

$$\triangleq \prod_{d_1,d_2 \in \{0,\ldots,2b^r-1\}} P_{X,D}(x_1,d_1) P_{X,D}(x_2,d_2)$$

(40)

The joint PMF between code bit and external CN message in layer $r$ and iteration $t$ can be updated by:

$$P^{(t,r)}(X,D^v) = P^{(t,r)}(X,D^c) \boxtimes \cdots \boxtimes P^{(t,r)}(X,D^c)$$

$$\triangleq \prod_{d_1,d_2 \in \{0,\ldots,2b^r-1\}} P_{X,D}(x_1,d_1) P_{X,D}(x_2,d_2)$$

(41)

$$R^{(t,r)}(d) = \log \frac{P_{X,D}(0,d)}{P_{X,D}(1,d)}, \quad d \in \{0,\ldots,2b^r-1\}.$$  

(43)

D. Threshold

At any specified $E_b^{N_o}$, layer-specific HDQ discrete density evolution constructs the $R^{(t,r)}(\cdot)$ and $Q^{(t,r)}(\cdot)$ functions for each layer $r$ at each iteration $t$ and also computes the mutual information $I^{(t,r)}(\cdot)$ between a code bit and its corresponding variable node message in each layer $r$ at each iteration $t$. An important design question is which value of $E_b^{N_o}$ to use to construct the $R^{(t,r)}(\cdot)$ and $Q^{(t,r)}(\cdot)$ functions implemented at the decoder, which necessarily will work over a range of $E_b^{N_o}$ values in practice. Define the threshold of a layer-specific RCQ decoder given a base matrix with $M$ layers and maximum number of decoding iterations $I_T$ as:

$$E_b^{N_o*} = \min \left\{ \frac{E_b^{N_o}}{N_o} : I^{(t,r)}(\cdot) \left( \frac{E_b^{N_o}}{N_o} \right) > 1 - \epsilon, \forall r \in [1,M] \right\},$$

(44)

i.e., $E_b^{N_o*}$ is the smallest $E_b^{N_o}$ that achieves a mutual information between the code bit and the external message that is greater than $1 - \epsilon$ for each layer. Our simulation results show that $E_b^{N_o*}$ for $\epsilon = 10^{-4}$ produced $R^{(t,r)}(\cdot)$ and $Q^{(t,r)}(\cdot)$ functions that deliver excellent FER performance across a wide $E_b^{N_o}$ range.
with a flooding schedule using an IEEE 802.11n standard
A. IEEE 802.11 Standard LDPC Code
LDPC code.
point. We also compare hardware requirements for an example
channel, and at least 100 frame errors are collected for each
an IB decoder. All decoders are simulated using the AWGN
Min Sum, and state-of-the-art non-uniform decoders, such as
performance with existing conventional decoders such as BP,
designs for two example LDPC codes and compares their FER
performance of fixed point 4-bit msRCQ decoders, compared with other non-
Fig. 7. Fig. (a): FER performance of 4-bit msRCQ and bpRCQ decoders
with floating point message representations use at the VNs. Fig. (b): FER
performance of fixed point 4-bit msRCQ decoders, compared with other non-

V. Simulation Result and Discussion
This section presents RCQ and layer-specific RCQ decoder
designs for two example LDPC codes and compares their FER
performance with existing conventional decoders such as BP,
Min Sum, and state-of-the-art non-uniform decoders, such as
an IB decoder. All decoders are simulated using the AWGN
channel, and at least 100 frame errors are collected for each
point. We also compare hardware requirements for an example
LDPC code.

A. IEEE 802.11 Standard LDPC Code
We first investigate the FER performance of RCQ decoders
with a flooding schedule using an IEEE 802.11n standard
LDPC code taken from [35]. This code has \( n = 1296, \)
\( k = 648, \) and the maximum number of decoding iterations
was set to 50.
Fig. 7a shows the FER curves of 4-bit bpRCQ and
msRCQ decoder with floating-point internal messages, i.e.,
bpRCQ\((4,\infty,\infty)\) and msRCQ\((4,\infty)\), respectively. The nota-
tion of \( \infty \) represents floating-point message representation.
Denote floating point BP nad Min Sum by BP\((\infty)\) and Min
Sum\((\infty)\), respectively. The 4-bit bpRCQ decoder has at most
0.1 dB degradation compared with the floating-point BP
decoder, and outperforms floating-point BP at high \( \frac{E_b}{N_0} \).
The 4-bit msRCQ performs better than conventional Min Sum and
even surpasses BP at high \( \frac{E_b}{N_0} \). The lower error floor of msRCQ
decoder as compared to standard BP follows from the slower
message magnitude convergence rate as compared to standard
BP. This is similar to improved error floors achieved by the
averaged BP (ABP) [35], which decreases the rate of increase
of message magnitudes by averaging the posteriors \( l_i^{(t)} \) in
consecutive iterations. As shown in Fig. 7a, ABP also delivers
a lower error floor than standard BP.

The slow magnitude convergence rate of msRCQ decoder
can be explained as follows. For conventional Min Sum de-
coder, the magnitude of each check node message is always
equal to the magnitude of an input variable node message for
that CN. This is not true for the msRCQ decoder. msRCQ
compares the relative LLR meanings of input messages and
returns an external message by implementing the min opera-
tion. However, the external message is then reconstructed at
the VN to an internal message magnitude that is in general
different from the message magnitudes that were received by
the neighboring CN.
For the example of a degree-3 CN, (45) computes the
likelihood associated with a message \( l_i \) that is outputted from
the min operation applied to the other two input messages
indexed by \( i \) and \( j \):
\[
l_i = \log \frac{\sum_{\{i,j\} \neq MS(i,j)} P(0, i)P(0, j) + P(1, i)\ P(1, j)}{\sum_{\{i,j\} \neq MS(i,j)} P(1, i)P(0, j) + P(0, i)\ P(1, j)}. \tag{45}
\]
Note that the boxplus operation is computed as follows :
\[
l_i \boxplus l_j = \log \frac{P(0, i)P(0, j) + P(1, i)P(1, j)}{P(0, i)P(1, j) + P(1, i)P(0, j)}. \tag{46}
\]
Comparing with (46), it can be seen that (45) applies the
boxplus operation to the probability of the group of messages
that share same value for \( MS(i, j) \). Applying the boxplus
operation to the group of messages produces a value that lies
between the extremes of the messages produced by individual
boxplus operations. This grouping process lowers the maxi-
mum output magnitude and therefore decreases the message
magnitude growth rate in an iterative decoding process. As
noted in [36], a possible indicator of the emergence of error
trapping sets may be a sudden magnitude change in the values
of certain variable node messages, or fast convergence to an
unreliable estimate. Therefore, slowing down the convergence
rate of VN messages can decrease the frequency of trapping
set events. Both msRCQ decoder and A-BP in [35] reduce
the the convergence rate of VN messages and hence deliver a lower error floor.

The effect of averaging can be seen in Fig. 8, which gives the average magnitude of $l^{(t)}_v$ for four decoders with a noise-corrupted all-zero codeword at $E_b/N_0 = 2.6$ dB. The oscillation pattern of the BP decoder has been reported and discussed in [36]. As shown in Fig. 7a, ABP also outperforms belief propagation when $E_b/N_0$ is high.

Fig. 7b compares msRCQ(4,10) with other non-uniform quantization LDPC decoders. Simulation results show that both IB [28] and Min-IB [17] decoders exhibit an error floor after 2.40 dB. The MIM-QMS [37] decoder has a similar decoding structure to msRCQ. Note that MIM-QMS requires the determination of the internal bit width used by the VNs before designing quantization and reconstruction parameters, so reducing the bit width of VNs requires another design cycle. In contrast, for the purposes of HDQ discrete density evolution design process, msRCQ assumes that the internal VN messages are real-valued. This assumption is an approximation since the internal VN messages will have finite precision in practical implementations. During actual decoding, the reconstruction operation $R(\cdot)$ produces a high-precision representation for use in computations at the VN. We found that assuming real-valued internal messages in the design process introduces negligible loss for practical internal message sizes while greatly simplifying the design. Our simulation results in 7b confirm that high precision internal messages have FER performance that is very close to real-valued internal messages. The RCQ decoder has more efficient memory usage than LUT-based decoders. For the investigated non-uniform LDPC code, 4-bit IB and 4-bit Min-IB require 14.43k and 10.24k bits, respectively, for storing LUTs per iteration, whereas msRCQ(4,12) and msRCQ(4,10) require 165 bits and 135 bits only.

B. (9472, 8192) QC-LDPC code

In this section we consider a rate-0.8649 quasi-regular LDPC code, with all VNs having degree 4 and CNs having degree 29 and 30, as might be used in a flash memory controller. We study this (9472, 8192) QC-LDPC code using various decoders with a layered schedule. The layer number of the investigated LDPC code is 10.

Fig. 9a shows the FER curves of various decoders. The maximum number of decoding iterations of all studied decoders is 10. The layer-specific msRCQ(4,8) outperforms msRCQ(4,10) by 0.04 dB, which shows the benefit of optimizing layer and iteration specific RCQ parameters. The layer-specific msRCQ(3,8) delivers similar decoding performance to msRCQ(4,10). The decoding performance of 2-bit layer-specific msRCQ has a 0.2 dB degradation compared with the 4-bit layer-specific msRCQ decoder. Fig. 9a also shows a fixed point offset Min Sum(OMS) decoder with offset factor 0.5. At a FER of $10^{-8}$, OMS(6,8) and OMS(5,7) outperform layer-specific msRCQ(3,8) by 0.02 dB, yet are inferior to
layer-specific msRCQ(4,8) by 0.02 dB. Fig. 9B shows the average decoding iteration times for some of the decoders studied in Fig. 9A. At high $\frac{c_o}{b_a}$, the msRCQ(4,10) decoder requires the largest average number of iterations to complete decoding. On the other hand, layer-specific msRCQ(4,8) has a similar decoding iteration time to OMS(5,7) and BP(∞) in this region. Layer-specific msRCQ(3,8) requires a slightly higher average number of iterations than layer-specific msRCQ(4,8) and OMS(5,7).

We implemented OMS and layer-specific msRCQ decoders with different bit widths on the programmable logic of a Xilinx Zynq UltraScale+ MPSoC device for comparison. Each design meets timing with a 500 MHz clock. The broadcast method described in [2] is used for RCQ design. Table I summarizes the hardware usage of each decoder. Simulation result shows that layer-specific msRCQ(4,8) has a similar hardware usage with OMS(5,7), and layer-specific msRCQ(3,8) has more than a 10% reduction in LUTs and routed nets and more than a 6% reduction in registers, compared with OMS(5,7).

VI. CONCLUSION

This paper investigates the decoding performance and resource usage of RCQ decoders. For decoders using the flooding schedule, simulation results on an IEEE 802.11 LDPC code show that a 4-bit msRCQ decoder has a better decoding performance than LUT based decoders, such as IB decoders or Min-IB decoders, with significantly fewer parameters to be stored. It also surpasses belief propagation in the high $\frac{c_o}{b_a}$ region because a slower message convergence rate avoids trapping sets. For decoders using the layered schedule, conventional RCQ design leads to a degradation of FER performance and higher average decoding iteration time. Designing a layer-specific RCQ decoder, which updates parameters in each layer and iteration, improves the performance of a conventional RCQ decoder under a layered schedule. Layer-specific HDQ discrete density evolution is proposed to design parameters for RCQ decoders with a layered schedule. FPGA implementations of RCQ decoders are used to compare the resource requirements of the decoders studied in this paper. Simulation results for a (9472, 8192) QC-LDPC code show that a layer-specific Min SumRCQ decoder with 3-bit messages achieves a more than 10% reduction in LUTs and routed nets and a more than 6% register reduction while maintaining comparable decoding performance, compared to a 5-bit offset Min Sum decoder.

REFERENCES

[1] L. Wang, R. D. Wesel, M. Stark, and G. Bauch, “A Reconstruction-Computation-Quantization (RCQ) approach to node operations in LDPC decoding,” in GLOBECOM 2020 - 2020 IEEE Glob. Comm. Conf., Dec. 2020, pp. 1–6.

[2] C. Terrill, L. Wang, S. Chen, C. Hulse, C. Kuo, R. Wesel, and D. Divsalar, “FPGA implementations of layered minsum LDPC decoders using RCQ message passing,” arXiv preprint arXiv:2104.09480, 2021.

[3] R. G. Gallager, “Low-density parity-check codes,” IRE Trans. on Info. Theo., vol. 8, no. 1, pp. 21–28, January 1962.

[4] J. K. Lee and J. Thorpe, “Memory-efficient decoding of LDPC codes,” in Proceedings, International Symposium on Information Theory, 2005. ISIT 2005., Sep. 2005, pp. 459–463.

[5] X. Zhang and P. H. Siegel, “Quantized iterative message passing decoders with low error floor for LDPC codes,” IEEE Trans. Commun., vol. 62, no. 1, pp. 1–14, Jan. 2014.

[6] S. K. Planjery, D. Declercq, L. Danjane, and B. Vasic, “Finite alphabet iterative Decoders—Part I: Decoding beyond belief propagation on the binary symmetric channel,” IEEE Trans. Commun., vol. 61, no. 10, pp. 4033–4045, Oct. 2013.

[7] D. Declercq, B. Vasic, S. K. Planjery, and E. Li, “Finite alphabet iterative Decoders—Part II: Towards guaranteed error correction of LDPC codes via iterative decoder diversity,” IEEE Trans. Commun., vol. 61, no. 10, pp. 4046–4057, Oct. 2013.

[8] X. Xiao, B. Vasić, R. Tandon, and S. Lin, “Finite alphabet iterative decoding of LDPC codes with coarsely quantized neural networks,” in 2019 IEEE Glob. Comm. Conf. (GLOBECOM), Dec. 2019, pp. 1–6.

[9] X. Xiao, B. Vasić, R. Tandon, and S. Lin, “Designing finite alphabet iterative decoders of LDPC codes via recurrent quantized neural networks,” IEEE Trans. Commun., vol. 68, no. 7, pp. 3963–3974, Jul. 2020.

[10] F. J. C. Romero and B. M. Kurkoski, “LDPC decoding mappings that maximize mutual information,” IEEE J. Sel. Areas Commun., vol. 34, no. 9, pp. 2391–2401, Sep. 2016.

[11] B. M. Kurkoski and H. Yagi, “Quantization of Binary-Input memoryless channels,” IEEE Trans. Inf. Theory, vol. 60, no. 8, pp. 4544–4552, Aug. 2014.

[12] M. Stark, J. Lewandowsky, and G. Bauch, “Information-Optimum LDPM decoders with message alignment for irregular codes,” in 2018 IEEE Glob. Comm. Conf. (GLOBECOM), Dec. 2018, pp. 1–6.

[13] M. Stark, “Machine learning for reliable communication under coarse quantization,” Ph.D. dissertation, Technische Universität Hamburg, 2021.

[14] M. Stark, G. Bauch, L. Wang, and R. D. Wesel, “Information bottleneck decoding of Rate-Compatibility 5G-LDPC codes,” in ICC 2020 - 2020 IEEE Inter. Conf. on Comm. (ICC), Jun. 2020, pp. 1–6.

[15] M. Stark, L. Wang, G. Bauch, and R. D. Wesel, “Decoding Rate-Compatible 5G-LDPC codes with coarse quantization using the information bottleneck method,” IEEE Open Journal of the Communications Society, vol. 1, pp. 646–660, 2020.

[16] M. Meidlinger, A. Balatsoukas-Stimming, A. Burg, and G. Matz, “Quantized message passing for LDPC codes,” in 2015 49th Asilomar Conference on Signals, Systems and Computers, Nov. 2015, pp. 1606–1610.

[17] M. Meidlinger and G. Matz, “On irregular LDPC codes with quantized message passing decoding,” in 2017 IEEE 18th International Workshop on Signal Processing Advances in Wireless Communications (SPAWC), Jul. 2017, pp. 1–5.

[18] M. Meidlinger, G. Matz, and A. Burg, “Design and decoding of irregular LDPC codes based on discrete message passing,” IEEE Trans. Commun., vol. 68, no. 3, pp. 1329–1343, Mar. 2020.

[19] R. Ghanatian, A. Balatsoukas-Stimming, T. C. Mülter, M. Meidlinger, G. Matz, A. Teman, and A. Burg, “A 588-gb/s LDPC decoder based on Finite-Alphabet message passing,” IEEE Very Large Scale Integr. VLSI Syst., vol. 26, no. 2, pp. 329–340, Feb. 2018.

[20] X. He, K. Cai, and Z. Mei, “On mutual Information-Maximizing quantized belief propagation decoding of LDPC codes,” in 2019 IEEE Global Comm. Conf. (GLOBECOM), Dec. 2019, pp. 1–6.

[21] J. Zhang and M. P. C. Fossorier, “Shuffled iterative decoding,” IEEE Trans. on Comm., vol. 53, no. 2, pp. 209–213, 2005.

[22] X. Zhang and P. H. Siegel, “Quantized iterative message passing decoders with low error floor for LDPC codes,” IEEE Trans. on Comm., vol. 62, no. 1, pp. 1–14, 2014.
[23] Z. Zhang, L. Dolecek, B. Nikolic, V. Anantharam, and M. Wainwright, “Gen03-6: Investigation of error floors of structured low-density parity-check codes by hardware emulation,” in 2006 IEEE Glob. Comm. Conf. (Globecom), 2006, pp. 1–6.

[24] A. M. Sadek and A. I. Hussein, “Flexible FPGA implementation of Min-Sum decoding algorithm for regular LDPC codes,” in 2016 11th Inter. Conf. on Comp. Engi. Systems (ICCES), Dec. 2016, pp. 286–292.

[25] Y. Liu, C. Zhang, P. Song, and H. Jiang, “A high-performance FPGA-based LDPC decoder for solid-state drives,” in 2017 IEEE 60th Inter. Midwest Symp. on Circuits and Systems (MWSCAS), Aug. 2017, pp. 1232–1235.

[26] R. Anantharaman, K. Kwadiki, and V. P. Kerehalli Shankar Rao, “Hardware implementation analysis of Min-Sum decoders,” Advances in Electrical and Electronic Engineering, vol. 17, no. 2, pp. 179–186, Jun. 2019.

[27] M. P. Ajanya and G. T. Varghese, “Thermometer code to binary code converter for flash ADC - a review,” in 2018 Inter. Conf. on Control, Power, Comp. and Comp. Tech. (ICCPCT), Mar. 2018, pp. 502–505.

[28] J. Lewandowsky and G. Bauch, “Information-Optimum LDPC decoders based on the information bottleneck method,” IEEE Access, vol. 6, pp. 4054–4071, 2018.

[29] N. Wong, E. Liang, H. Wang, S. V. S. Ranganathan, and R. D. Wesel, “Decoding flash memory with progressive reads and independent vs. joint encoding of bits in a cell,” in 2019 IEEE Glob. Comm. Conf. (GLOBECOM), 2019, pp. 1–6.

[30] J. Wang, T. Courtade, H. Shankar, and R. D. Wesel, “Soft information for LDPC decoding in flash: Mutual-information optimized quantization,” in 2011 IEEE Glob. Tele. Conf. (GLOBECOM), 2011, pp. 1–6.

[31] J. Wang, K. Vakilinia, T. Chen, T. Courtade, G. Dong, T. Zhang, H. Shankar, and R. Wesel, “Enhanced precision through multiple reads for LDPC decoding in flash memories,” IEEE J. Sel. Areas in Comm., vol. 32, no. 5, pp. 880–891, 2014.

[32] I. Tal and A. Vardy, “How to construct polar codes,” IEEE Trans. on Info. Theo., vol. 59, no. 10, pp. 6562–6582, 2013.

[33] J. Kiefer, “Sequential minimax search for a maximum,” Proc. Am. Math. Soc., vol. 4, no. 3, pp. 502–506, 1953.

[34] S.-Y. Chung, “On the construction of some capacity-approaching coding schemes,” Ph.D. dissertation, Massachusetts Institute of Technology, 2000.

[35] “Wireless lan medium access control (MAC) and physical layer (PHY) specifications,” IEEE Std 802.11-2012 (Revision of IEEE Std 802.11-2007), pp. 1–2793, 2012.

[36] S. Landner and O. Milenkovic, “Algorithmic and combinatorial analysis of trapping sets in structured LDPC codes,” in 2005 International Conference on Wireless Networks, Communications and Mobile Computing, vol. 1, 2005, pp. 630–635.

[37] P. Kang, K. Cai, X. He, S. Li, and J. Yuan, “Generalized mutual information-maximizing quantized decoding of LDPC codes with layered scheduling,” arXiv preprint arXiv:2011.13147, 2020.