A Compact Model of Gate Capacitance in Ballistic Gate-all-around Carbon Nanotube Field Effect Transistors

A. Dixit, N. Gupta*

Nanomaterial Device Laboratory, Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science, Pilani, Rajasthan, India

**PAPER INFO**

**Paper history:**
Received 24 February 2021
Received in revised 06 May 2021
Accepted 09 May 2021

**Keywords:**
Carbon Nanotube Field Effect Transistor
Quantum Capacitance
Gate Capacitance
Gate-all-around Structure

**ABSTRACT**

This paper presents a one-dimensional analytical model for calculating gate capacitance in Gate-All-Around Carbon Nanotube Field Effect Transistor (GAA-CNFET) using electrostatic approach. The proposed model is inspired by the fact that quantum capacitance appears for the Carbon Nanotube (CNT) which has a low density of states. The gate capacitance is a series combination of dielectric capacitance and quantum capacitance. The model so obtained depends on the density of states (DOS), surface potential of CNT, gate voltage and diameter of CNT. The quantum capacitance obtained using developed analytical model is 2.84 pF/cm for (19, 0) CNT, which is very close to the reported value 2.54 pF/cm. While, the gate capacitance comes out to be 24.3 x 10^-2 pF/cm. Further, the effects of dielectric thickness and diameter of CNT on the gate capacitance are also analysed. It was found that as we reduce the thickness of dielectric layer, the gate capacitance increases very marginally which provides better gate control upon the channel. The close match between the calculated and simulated results confirms the validity of the proposed model.

**doi:** 10.5829/ije.2021.34.07.a.16

**NOMENCLATURE**

| Symbols | Description |
|---------|-------------|
| $C$ | gate capacitance |
| $t_{ins}$ | thickness of insulator |
| $C_{cen}$ | centroid capacitance |
| $C_q$ | quantum capacitance |
| $Q_{CNT}$ | linear charge density |
| $E_g$ | energy band gap |
| $U$ | fermi energy |
| $D(E)$ | density of state at $p^\text{th}$ subband |

| Greek Symbols | Description |
|---------------|-------------|
| $\varepsilon$ | relative permittivity of gate dielectrical material |
| $\varepsilon_0$ | the permittivity of free space |
| $\psi_s$ | surface potential (eV) |
| $V_{CNT}$ | surface voltage (V) |

| Subscripts | Description |
|------------|-------------|
| s | source |
| d | drain |
| g | gate |

**1. INTRODUCTION**

Due to scaling, the Complementary Metal-Oxide Semiconductor (CMOS) technology is facing lot of challenges which motivated researchers to look into different materials and structures for fabricating FET. Actually, the scaling of CMOS devices mainly degrades the performance of device due to increase in leakage current. This leakage current increases [1] further due to various short channel effects [2] including source/drain charge sharing, drain-induced barrier lowering (DIBL), subsurface punch through and velocity saturation. Due to limitations of MOSFET, conventional nano-scale SOI MOSFET which uses novel configuration gives better electrical performance but the complexity of these devices pushes the need to find out an alternative of FET devices [3]. In order to reduce these effects and enhance the device performance, carbon allotropes i.e. Carbon

**Please cite this article as:** A. Dixit, N. Gupta, A Compact Model of Gate Capacitance in Ballistic Gate-all-around Carbon Nanotube Field Effect Transistors, International Journal of Engineering, Transactions A: Basics Vol. 34, No. 7, (2021) 1718-1724
Nanotubes (CNTs) [4] are very promising material, due to their small size and remarkable electromechanical and thermal properties. Carbon nanotube field effect transistors (CNFETs) are better alternative to replace the Si-MOSFETs [5] due to better control of short channel effects, less propagation delay, high on-off current ratio and less power consumption [6-11] in nanometer (nm) dimension for the use in future computing system.

In CNFET devices, CNTs are channels between source and drain and the channel current through CNT is controlled by gate terminal. The CNFET has two geometrical structures: planar structure and Gate-All-Around (GAA) structure. The planar device performance is affected by fringing effect whereas the GAA structure is free from such effect due to its geometry hence, GAA structure is expected to be ideal geometry which maximizes the electrostatic gate control in FETs [12, 13].

Apart from various advantages, the major concern with CNFET is the effect of quantum capacitance on the performance of device. This is due to the fact that when the device has nanometer dimension, the quantum capacitance is comparable with electrostatic dielectric capacitance. In Si-MOSFET, it has been observed that quantum capacitance increases with increase in gate voltage [14]. The quantum capacitance is introduced in device when density of state (DOS) is very low or the energy level separation between states is very high [15]. So, it is important to investigate quantum capacitance of CNFET.

For CNFET, gate capacitance is a function of quantum capacitance and dielectric capacitance. The quantum capacitance for semiconducting single wall CNT (SWNT) (16, 8) has been already measured experimentally [16]. In past, various analytical models for gate capacitance have been proposed. Most of the proposed models are for planar structure only. Ahmed et al. [17] developed an analytical model for aligned CNT based FET with screening effects. This conformal mapping-based model is limited to the planar structure of CNFET. Singh [18] proposed an analytical expression for quantum capacitance. This analytical expression is based on the total charge density and analyzed that leakage current reduces for lower quantum capacitance but this expression is validated only for planar CNFET. Deyasi and Sarkar [19] developed a model for GAA-CNFT using Non-Equilibrium Green's Function (NEGF) method. They considered armchair (metallic) nanotube for CNFET but CNFET has semiconductor channel between source and drain. The novelty of the work lies in the choice the device structure with single CNT as channel which was further considered for modeling quantum capacitance for GAA-CNFT.

In this work, Gate-All-Around (GAA) structure is considered with single wall CNT as a channel. It has been assumed that conduction occurs in first sub-band and that there are no fringing effect and screening effect, due to single wall CNT between source and drain and the structure is free from sharp edges.

This paper is organized in four sections. Section 2 describes the theory and model of quantum capacitance for channel (CNT). Section 3 explains the result and discussion obtained from analytical model and simulations and finally the conclusion of this study is given in section 4.

2. THEORY AND MODEL

Figure 1 shows the schematic view of GAA-CNFT considered for gate capacitance modeling. The gate capacitance ($C_{\text{total}}$) in CNFET is a series combination of dielectric capacitance ($C_{\text{ins}}$) and inversion layer capacitance ($C_{\text{inv}}$) which is given as follows:

$$C_{\text{total}} = C_{\text{ins}} + C_{\text{inv}}$$

where $C_{\text{ins}}$ for gate-all-around structure is given by:

$$C_{\text{ins}} = \frac{2\pi \varepsilon_0 \varepsilon_r}{\ln \left( \frac{r_{\text{CNT}}}{r_{\text{ins}}} \right)} C_{\text{CNT}}$$

where $\varepsilon_0$ is the permittivity of free space, $\varepsilon_r$ is the relative permittivity of gate dielectric material, $r_{\text{CNT}}$ is the radius of CNT and $t_{\text{ins}}$ is the dielectric thickness.

Further, the inversion layer capacitance ($C_{\text{inv}}$) is a series combination of centroid capacitance ($C_{\text{cen}}$) and quantum capacitance ($C_q$) [15]:

$$C_{\text{inv}} = C_{\text{cen}} + C_q$$

$C_{\text{cen}}$ can be ignored because we assume all changes to be located at the same position in the CNT layer. So:

$$C_{\text{total}} = C_{\text{ins}} + C_q$$

![Figure 1. Schematic view of CNFET for modelling gate capacitance (a) front view (b) side view](image-url)
\( C_{\text{inv}} = \frac{q}{q} \)  
(3-a)

Equation (1) and (3-a), shows that the gate capacitance is a series combination of \( C_{\text{ins}} \) and \( C_q \), which is given as:

\[
C_{\text{total}} = \frac{C_{\text{ins}} + C_q}{C_{\text{ins}} + C_q}
\]
(4)

Quantum capacitance can be calculated by measuring the change in the linear charge density with surface potential [20].

\[
C_q = \frac{d(\text{linear charge density})}{d(\text{surface potential})} = \frac{d(Q_{\text{CNT}})}{d(|\psi_S|)}
\]
(5)

\[
\psi_S = qV_{\text{CNT}}
\]
(6)

so, Equation (5) can be rewritten as:

\[
C_q = \frac{1}{q} \frac{d(Q_{\text{CNT}})}{d(V_{\text{CNT}})}
\]
(7)

Linear charge density is the sum of charge density at source and drain terminals. The charge densities are different because \( V_{gs} \) and \( V_{ds} \) are independent and different. The total charge density \( (Q_{\text{CNT}}) \) on CNT surface is given as:

\[
Q_{\text{CNT}} = Q_s + Q_d
\]
(8)

where \( Q_s \) and \( Q_d \) are the charge densities at the source end and drain end of the channel, respectively.

\( Q_{\text{CNT}} \) is a function of Fermi-Dirac distribution and density of state (DOS). Hence, the total \( Q_{\text{CNT}} \) can be written as [21]:

\[
Q_{\text{CNT}} = \frac{D(E)}{E_C} \left[ \frac{D(E)F(E-U_s)}{2} \right] + \left[ \frac{D(E)F(E-U_d)}{2} \right] \]  
(9)

\( D(E) \) is density of state which is a function of \( E \), \( U_s \) and \( U_d \) are the Fermi energy of source and drain, respectively. There are \( n \) subbands, so the total charge for \( p^{th} \) subband is given as:

\[
Q_{p\text{CNT}} = \frac{D_p(E)}{E_{CP}} \left[ \frac{D_p(E)F(E-E_{CP}-U_s)}{2} \right] + \left[ \frac{D_p(E)F(E-E_{CP}-U_d)}{2} \right]
\]
(10)

where \( E_{CP} \) is the conduction band minimum of \( p^{th} \) subband. The conduction band minima is the difference of \( p^{th} \) band energy \( (A_p) \) and surface potential \( (\psi_s) \) i.e:

\[
E_{CP} = A_p - qV_{\text{CNT}}
\]
(11)

For one-dimensional structure, the general equation for density of state is given by [22]:

\[
D(E) = \frac{D(E)D(E)}{E^2} \left[ \frac{\theta(E)}{E} \right]^2
\]
(12)

where

\[
D(E) = \frac{8}{3\pi V_A a_c c}
\]

\( a_c = \text{Carbon-carbon length} = 1.42 \ \text{Å} \)

\( V_A = \text{carbon-carbon bonding energy}=3.0 \ \text{eV} \)

The DOS of \( p \)th subband is given by:

\[
D_p(E) = \frac{D_0(E + A_p)}{\sqrt{(E + A_p)^2 - (A_p)^2}}
\]
(13)

Charge density at source is given by:

\[
Q_s = \int_{E_{CP}}^{E_0} \frac{D_0(E + A_p)}{E_{CP}^2} \frac{D(E + A_p)}{2} \left( F(E - E_{CP} - U_s) \right) \]  
(15)

Similarly charge density at drain can be written as:

\[
Q_d = \int_{E_{CP}}^{E_0} \frac{D_0(E + A_p)}{E_{CP}^2} \frac{D(E + A_p)}{2} \left( F(E - E_{CP} - U_d) \right)
\]
(16)

Equations (8), (15) and (16), give the total charge density:

\[
Q_{\text{CNT}} = \frac{D_0(E + A_p)}{E_{CP}^2} \frac{D(E + A_p)}{2} \left[ \frac{1}{E_{CP}^2} \left( \frac{E - A_p + qV_{\text{CNT}} - U_s}{kT} \right)^{1/2} \right] \int_{E_{CP}}^{E_0} \frac{D(E + A_p)}{2} \left( F(E - E_{CP} - U_d) \right)
\]
(17)

where: \( U_s = qV_{gs}; U_d = qV_{db} \)

For SWCNT, as we considered 1st subband, so \( A_p = A_1 \) which is equal to the corresponding energy level minima (E) (i.e. \( A_1 = E \)). So, from Equation (17):

\[
Q_{1\text{CNT}} = \frac{D_0}{2} \frac{2}{\sqrt{\pi}} \left[ \frac{V_{\text{CNT}}V_{gs}}{|V_T|} \right] \frac{1}{1 + e^{V_{\text{CNT}}V_{gs}/|V_T|}} + \left[ \frac{V_{\text{CNT}}V_{db}}{|V_T|} \right] \frac{1}{1 + e^{V_{\text{CNT}}V_{db}/|V_T|}}
\]
(18)
In CNFET, two types of electric field exist: horizontal and vertical. Horizontal electric field is due to $V_{ds}$, which is responsible for the flow of current in the channel while the vertical electric field is due to $V_{gs}$, which is responsible to generate the charge carriers in channel. In this study for the calculation of total charge carriers on CNT, it was assumed that $V_{ds}=0$ and $V_{gs}=V_g$. So, Equation (18), can be written as follows:

$$Q_{CNT} = D_g \alpha \left[ \frac{1}{1 + \exp \left( \frac{V_{CNT} - V_g}{V_T} \right)} \right] + \frac{1}{1 + \exp \left( \frac{V_{CNT} - V_g}{V_T} \right)} \left[ \frac{V_{CNT} - V_g}{V_g} \right]$$

(19)

where, $(V_g - V_{CNT})$ can be calculated by [23]:

$$V_{s,CNT} = V_g - V_{CNT} = \begin{cases} 0 & \text{for } V_g < \Delta I \\ V_g - \Delta I & \text{for } V_g > \Delta I \end{cases}$$

(20)

where $\alpha$ is slope of curve ($V_g$ versus $\psi_d$), which is a function of device parameter, $d$ (diameter of CNT).

From Equations (5) and (19), the quantum capacitance for SWCNT with first subband is as follows:

$$C_q = \frac{Q_{CNT}}{qV_{CNT}} = D_g \alpha \left[ \frac{1}{1 + \exp \left( \frac{V_{CNT} - V_g}{V_T} \right)} \right]$$

(21)

Quantum capacitance also depends on the chirality and diameter of CNT. As we increase the diameter of CNT, the energy bandgap and first sub-band minima also reduces and $V_{CNT}$ increases.

3. RESULTS AND DISCUSSION

Quantum capacitance ($C_q$) is calculated using Equation (19) and further analyzed. In this study, CNT (19, 0) has been assumed for which the diameter is calculated using QuantumWise Atomistix Tool Kit (ATK) (QuantumATK O-2018.06) which comes out to be 1.49nm as illustrated in Figure 2. The thickness of dielectric layer and the channel length are considered as 8nm and 30nm, respectively which is feasible dimension for a practical GAA-CNFET [24]. The parameters considered for calculation used in Equation (19), are shown in Table 1.

In our previous work, it was demonstrated that La$_2$O$_3$ is the best gate dielectric material followed by HfO$_2$ and ZrO$_2$ [25, 26]. So, we used La$_2$O$_3$ ($\varepsilon=30$) as a dielectric layer in CNFET. The surface potential of CNT is calculated for different values of gate voltage ($V_g$) and $V_{CNT}$ are listed in Table 2 and $V_{q,CNT}$ calculated using Equation (20). For first sub-band energy minima of CNT, the value is calculated using simulation which comes out to be 0.281eV. Figure 3 shows the plot of quantum capacitance ($C_q$) as a function of gate voltage. It is observed that initially $C_q$ increases sharply with increase in $V_g$ up to 0.4 Volt thereafter the slope of curve decreases.
and peak is observed at $V_{g} = 0.5V$ and after that it gradually decreases with increase in $V_{g}$. The peak value of $C_q$ obtained at $V_{g}$ of 0.5V is 2.84pF/cm. The value obtained from this analytical work is compared with published results, which is listed in Table 3.

The gate capacitance of CNFET is calculated using Equation (1) for which $C_{im}$ is calculated with the help of Equation (2). By this analysis, the gate capacitance of CNFET comes out to be $24.3 \times 10^{-2}$ pF/cm. In order to validate finding of this work, analytical work is compared with simulations [29]. Figure 4 shows the simulated results of gate capacitance versus gate voltage, which gives the $C_{total}$ as $22.5 \times 10^{-2}$ pF/cm at $V_{g}$ of 0.5V.

Figure 5 shows the variation of gate capacitance with gate voltage for different dielectric layer thickness ($t_{ox}$=5nm, 7nm, 8nm and 9nm). This graph shows that as the dielectric thickness increases, gate capacitance decreases very marginally. This is inconsistent with the work presented by Deyasi and Sarkar [19], in which they have observed that quantum capacitance is not much affected by the thickness of dielectric layer. Table 4 shows the comparative analysis of analytical and simulated gate capacitance for the different thickness of dielectric layer. The close match between the two conform the validity of our proposed analytical model for gate capacitance of CNFET.

Figure 6 shows the variation of gate capacitance with gate voltage for different diameter of CNTs.

**Table 3. Comparative analysis of quantum capacitance at $V_{g} = 0.5V$**

| Research Group        | Quantum capacitance ($C_q$) (pF/cm) |
|-----------------------|-------------------------------------|
| Mozahid and Ali [28]  | 3                                   |
| Deyasi and Sarkar [19]| 2.54                                |
| Proposed work         | 2.84                                |

**Table 4. Comparison between analytical and simulated results for different thickness of dielectric layer**

| Thickness of dielectric layer ($t_{ox}$) | Gate Capacitance ($\times 10^{-14}$ F/cm) |
|------------------------------------------|-------------------------------------------|
| 5nm                                      | Analytical Work 25.44  Simulated Work 24.06 |
| 7nm                                      | Analytical Work 25.06  Simulated Work 23.05 |
| 8nm                                      | Analytical Work 24.91  Simulated Work 22.66 |
| 9nm                                      | Analytical Work 24.78  Simulated Work 22.23 |
(d_{13,0}=1.0182nm, \quad d_{16,0}=1.2532nm \quad \text{and} \quad d_{19,0}=1.488nm). The total gate capacitance for CNT (19,0) is higher than CNT (13,0) and CNT (16,0) at V_{gs} of 0.25V but it is increases marginally after V_{gs} of 0.35V.

4. CONCLUSION
A new analytical model of gate capacitance for ballistic GAA-CNFET with SWCNT has been proposed and successfully investigated. To verify this model we used zigzag semiconductive CNT (19, 0) with the channel length of 30 nm. For La_{2}O_{3} (\varepsilon=30) gate dielectric material, we obtained the quantum capacitance of 2.84 pF/cm and gate capacitance of 22.5x10^{-2} pF/cm at gate voltage of 0.5V. In order to verify the validity of proposed model, the results obtained was compared with experimental work available in literature. The close match between the calculated and experimental results confirms the validity of the proposed model. Further, the effect of gate dielectric thickness (5nm, 7nm, 8nm and 9nm) and diameter of CNT (1.0182nm, 1.2532nm and 1.488nm), on gate capacitance is also studied. It has been analysed that gate capacitance marginally decreases with increase in the thickness of gate dielectric layer, while increases with the rise in the diameter of CNT. Moreover, this model can be very well used to interpret the response of the CNFET towards variation of other dependent physical parameters. The results were compared with simulation results, and close match between the two, shows the validity of the proposed model for gate capacitance and also shows that the outcome of the performance of the device would remain consistent.

5. ACKNOWLEDGMENTS
Authors acknowledge the financial support of Defence Research and Development Organisation (DRDO), Govt. of India [ERIP/ER/DGMED&OS/990416502/M/01/1657] and Nanomaterial device laboratory, BITS Pilani for carrying research out work reported this paper.

6. REFERENCES
1. Bala S. and Khosla M., “Comparative Study and Analysis of CNFET and Tunnel CNFET”, Journal of Nanoelectronics and Optoelectronics, Vol. 13, (2018). 324-330. DOI: 10.1166/jno.2018.2234.
2. Anvarifard M. K., Ramezani Z. and Amiri I. S., “Proposal of an Embedded Nanogap Biosensor by a Graphene Nanoribbon Field-Effect Transistor for Biological Samples Detection”, Physica Status Solidi (a), Vol. 217, (2019); 1900879 (1-7). DOI: 10.1002/pssa.201900879.
3. Anvarifard, M. K., “Modeling a Double-Halo-Doping Carbon Nanotube FET in DC and AC Operations”, ECS Journal of Solid State Science and Technology, Vol. 7, (2018), M509-M216. DOI: 10.1149/2.0191812jss.
4. Bousari N. B. and Anvarifard M. K., “A Theoretical Study on Charge Transfer of Twisted T-Graphene Nanoribbon Surface”, ECS Journal of Solid State Science and Technology 9, (2020), 021001.
5. Khadem Hosseini V., Dideban D., Ahmadi M. T. and Ismail R., “An analytical approach to model capacitance and resistance of capped carbon nanotube single electron transistor”, AEU-International Journal of Electronics and Communications, Vol. 90, (2018), 97–102. DOI: 10.1016/j.aeue.2018.04.015.
6. Prakash P., Mohana Sundaram K. and Anto Bennet M., “A review on carbon nanotube field effect transistors (CNTFETs) for ultra-low power applications”, Renewable and Sustainable Energy Reviews, Vol. 89, (2018), 194–203. DOI: 10.1016/j.rser.2018.03.021.
7. Sinha S. K. and Chaudhury S., “Comparative study of leakage power in CNTFET over MOSFET device”, Journal of Semiconductors, Vol. 35, (2014), 114002 (1-6). DOI: 10.1088/1674-4926/35/11/114002.
8. Mouiyen M H, Rahi A, Sharifi F and Navi K, “Design and evaluation of energy-efficient carbon nanotube FET-based quaternary minimum and maximum circuits”, Journal of Applied Research and Technology, Vol. 15, (2017), 233-241 DOI: 10.1016/j.jart.2016.12.006.
9. Shirazi S. G. and Mirzakuchaki S., “High on/off current ratio in ballistic CNTFETs based on tuning the gate insulator parameters for different ambient temperatures”, Applied Physics A, Vol. 113, (2013), 447-457. DOI: 10.1007/s00339-012-7543-9.
10. Murthy G. R., Singh A. K., Hossen J. and Velraj Kumar P., “Performance analysis of electrical characteristics for Short Channel Effects (SCE) in Carbon Nanotube Field Effect Transistor (CNTFET) Devices”, Journal of Engineering and Applied Sciences, Vol. 12, (2017), 5116-5120. DOI: 10.3923/jeasci.2017.5116.5120.
11. Khaleqi M., Mir A., Mirzakuchaki S., Farmani A., “Design and performance analysis of wrap-gate CNTFET-based ring oscillators for IoT applications”, Integration, Vol. 70, 116-125. DOI: 10.1016/j.vlsi.2019.10.005.
12. Jena B., Pradhan K. P., S. Dash, Mishra G. P., Sahu P. K. and Mohapatra S. K., “Performance analysis of undoped cylindrical gate all around (GAA) MOSFET at subthreshold regime”, Adv. Nat. Sci. Nanosci. Nanotechnology, Vol. 6, (2015), 035010-4. DOI: 10.1088/2043-6262/6/3/035010.
13. Chandhury S. and Sinha S. K., “Carbon Nanotube and Nanowires for Future Semiconductor Devices Applications”, Nano-electronics, (2019), 375-398. DOI: 10.1016/B978-0-12-813535-8.00014-2.
14. Shailendra S. R. and Ramakrishnan V. N., “Analysis of quantum capacitance on different dielectrics and its dependence on threshold voltage of CNTFET”, International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2) Chennai India, (2017), 213-217. DOI: 10.1109/ICNETS2.2017.8067933.
15. Wong H-S. P. and Akinwande D., “Carbon Nanotube and Graphene Device Physics”, Cambridge University Press New York, 2011.
16. Dai J., Li J., Zeng H. and Cui X., “Observation of Quantum Capacitance of individual single walled carbon nanotubes”, Applied Physics Letters, Vol. 94, (2009), 1-13. DOI: 10.1063/1.3093443.
17. Ahmed Z., Zhang L., and Chan M., “Gate Capacitance Model for Aligned Carbon Nanotube FETs with Arbitrary CNT Spacing,”
چکیده
در این مقاله یک مدل تحلیلی یک بعدی برای محاسبه ظرفیت گیت در ترانزیستور اثر میدان نانولوله کربن کریستال (GAA-CNFET) با استفاده از روش الکترواستاتیکی ارائه شده است. در این مقاله سعی در پیشنهاد یک نظریه جدید برای واقعیت الکترولسیم اثر میدان نانولوله کربنی (CNT) که به دلیل نقب‌داری محیط نانولوله، صفر گیت (DOS) و ولتاژ گیت، ظرفیت گیت را به‌طور بیان‌پذیر کم می‌کند. مدل پیشنهادی از این واقعیت الهام گرفته شده است که ظرفیت کوانتومی برای نانولوله کربنی (CNT) با استفاده از مدل تحلیلی توسعه یافته دبی در حالت اکتیویتس، ظرفیت گیت را با جمع بردار طبقه کوانتومی اضافه می‌نماید. مدل بدست آمده به چگاهی و در حالت اکتیویتس، ظرفیت گیت را با جمع بردار طبقه کوانتومی اضافه می‌نماید.

به نتیجه محاسبه شده و شبیه‌سازی شده، اعتبار مدل پیشنهادی را تأیید می‌کند.