Model Predictive Control for the New Reduced Multi-level Grid-Connected Converter

Maryam Sarbanzadeh 1, Mohammad Ali Hosseinzadeh1, Ali Saleh 2, Marco Rivera1
Javier Munoz1, Patrick Wheeler3
1Faculty of Engineering, University of Talca, Curico, Chile
maryam_sarbanzadeh@yahoo.com; m_a_hosseinzadeh@yahoo.com; marcoriv@utalca.cl; jamunoz@utalca.cl
2Faculty of Engineering, University of Sirjan, Sirjan, Iran
alisalehi282@yahoo.com
3Faculty of Engineering, University of Nottingham, Nottingham, UK
pat.wheeler@nottingham.ac.uk

Abstract—Reduced multi-level converters have been presented to enhance the efficiency by reducing the number of components which lead to reducing the size, volume and cost of converters. Predictive control is an advanced control strategy that is implemented for control of multi-level converters due to many advantages of fast response, no need proportional gain and easy to implement. To achieve these results, this paper proposes a predictive current control technique for a single-phase reduced multi-level grid-connected converter. The proposed reduced converter is a general topology for cascaded multi-level converters that reduce the number of components and generates high number of levels than traditional multi-level configurations. The proposed topology is connected to a grid and model predictive control technique is applied to control of the grid current. The model predictive control is used in two cases for the proposed 15-level reduced converter and proposed 31-level cascaded multi-level converter. Finally, to validate of the proposed reduced multi-level converter and proposed model predictive control the simulation results are presented under MATLAB/Simulink platform for proposed both converters.

Index Terms—reduced multi-level converter; model predictive control; cascaded topology.

I. INTRODUCTION

Multi-level inverters/converters (MLIs/MLCs) are involved in power electronic applications such as a variable frequency drive, FACTS devices, UPS, Statcom, DVR, electrical vehicle, and renewable energy sources [1]–[3]. The renewable energy sources has different types such as a photovoltaic system, wind, Geothermal, Hydro, biomass, etc. The photovoltaic system stored sunlight energy by their panels in batteries as DC voltage, so the DC voltage has to converter into AC voltage. Therefore a power electronic converter is necessary for changing DC power to AC power. The conventional converters are two and three levels have some problems such as a high voltage rating on their switches, high total harmonic distortion (THD) magnitude, high switching frequency. Multi-level converters introduced to overcome these problems by increasing the power electronic devices in their configurations. Multi-level converters can generate high voltage levels with reducing THD magnitudes and share the input voltage on their power switches to overcome the stress of switches issues. Basically, important types of industrial multi-level converters are Neutral Point Clamped (NPC), Flying Capacitor (FC) and Cascaded H-Bridge (CHB) multi-level converter topologies [4]–[6].

The conventional topologies have a series benefits and drawbacks. The drawbacks of FC and NPC converters are due to use of many diode clamped and many flying capacitors respectively, to generate more voltage levels. The CHB converter has many advantages than two other topologies and it can work in symmetrical or asymmetrical operation modes. In the symmetric configuration, all DC source are equal in magnitude and the asymmetric configurations have different DC source values. CHB converter is used for medium and higher voltages, while both NPC and FC topologies have some challenge in higher balancing voltage levels [7], [8].

In two last decades, many researchers worked on multi-level topologies configurations aspect of the designing in symmetrical and asymmetrical modes, control strategies, and their applications [9], [10]. In term of designing, some symmetric and asymmetric multi-level converter topologies with reduced the number of switches has been reported in [11]–[14] and in term of controlling, the researches have developed the conventional control methods such as pulse with modulation (PWM), space vector modulation (SVM), staircase modulation and adventured control strategy of predictive control [15]–[17].

Predictive control strategies are one of the most recent control methods in power electronics applications. Over the past few years, research into these control methods has increased dramatically due to the high power computing of microprocessors. Generally, the term “predictive control” is used for an algorithm that considers the model’s system to predict the future behavior of the system and select the most appropriate control action based on an optimization criterion. The principle of predictive method is using the system models to predict the future behavior of the control variables. In fact, in this method, the system model is used and the reference values, which makes the error in the next sample to be zero, is determined [18]–[20]. In general, the predictive method has the following advantages: easy-to-understand, ability to use in
different types of systems like as power electronics converters, active filters, power factor correction, uninterrupted power supplies (UPS), DC to DC converters. Due to the use of the systems model in predictive control method, the performance of these methods depends on the accuracy of the model parameters such as the inductance of the filter. Therefore, the error in the model parameters make the system delays and reduces the performance so that the system becomes unstable. Dependence on model parameters is the most important defect in predictive control methods [21].

In this paper, in the first, a new reduce multi-level converter is introduced that generate high voltage levels. Then a cascaded connection is extended based on new topology. After that, the mathematical model of the converter and load are extracted. In next section, the predictive current control is applied to a new reduced multi-level converter for grid application in both cases reduced topology and proposed cascaded topology. Finally, the simulation results are investigated in two case studies for a 16-level reduced proposed converter and for a 31-level cascaded topology under MATLAB/Simulink platform.

II. REDUCED MULTI-LEVEL CONVERTER

A. Packed U-Cell Converter

The power circuit of the Packed U-Cell converter (PUC) which it has been presented in [14] is shown in Fig. 1. The PUC converter consists of six power switches and two DC sources which generates a 5-level of 0, ±V1,±2V1 in symmetric state and 7-level of 0, ±V1,±V2, ±(V1 + V2) in the asymmetric state.

![Fig. 1: PUC topology.](image1)

B. Proposed 15-level Converter

In order to achieve a high voltage levels, a reduced converter is designed based on modified PUC topology. The power circuit of the reduced converter is displayed in Fig. 2. The reduced topology is a PUC topology with two extra DC sources, two extra power switches, and two extra power diodes. Therefore, the numbers of power switches and DC source are increased eight and four which can generate a high voltage level at the output. In the proposed reduced converter, three DC sources of V1, V2 and V3 can be combined to each other for creating positive voltage levels and V4 is generates more negative voltage levels and it can combine with V1 and V2 like as V3 and DC sources of V3, V4 cannot combine with each other. Table I gives the all possible switching states and output voltages of reduced converter topology. The proposed reduced converter can generate 7-level when the magnitudes of all DC sources are chosen the same values (V1 = V2 = V3 = V4 = Vdc) and it can generate 15-level in asymmetric mode when the magnitudes of DC sources are chosen (V1 = Vdc, V2 = 2Vdc, V3 = V4 = 4Vdc).

![Fig. 2: Proposed reduced topology.](image2)

| States | On Switches | Output Voltage |
|--------|-------------|----------------|
| 1      | S2, S6, S6 | V1 + V2 + V3   |
| 2      | S1, S5, S6 | V2 + V3 + Vdc |
| 3      | S2, S5, S6 | V1 + V3 + 5Vdc|
| 4      | S2, S6, S6 | V3 + 4Vdc     |
| 5      | S1, S5, S7 | V1 + V2 + 3Vdc|
| 6      | S2, S5, S7 | V2 + 2Vdc     |
| 7      | S1, S6, S6 | V1 + Vdc      |
| 8      | S1, S3, S5 | 0             |
| 9      | S2, S6, S7 | 0             |
| 10     | S2, S3, S6 | -V1 - Vdc     |
| 11     | S1, S3, S6 | -V2 - 2Vdc    |
| 12     | S2, S6, S6 | -(V1 + V2) - 3Vdc |
| 13     | S1, S4, S6 | -(V1 + V3) - 4Vdc |
| 14     | S2, S4, S6 | -(V1 + 4Vdc)  |
| 15     | S1, S4, S6 | -(V2 + V4) + 5Vdc |
| 16     | S2, S4, S6 | -(V2 + V4 + Vdc) - 6Vdc |

C. 31-level Cascaded Converter

The cascaded multi-level converters create high number of levels using low devices as well as they generate a lower THD’s magnitude. So, the proposed reduced converter is developed to create more voltage levels based on cascaded two units of the proposed converter. In this case, the output voltage is the sum of the output voltages of the first and second unit. The proposed cascaded topology has 16² switching states with a high redundancy switching states. In order to generate 31-level, the magnitude of DC sources are chosen based on the following method. The DC sources values for the first unit are considered as follow:

\[ V_{1,1} = V_{2,1} = V_{3,1} = V_{4,1} = V_{dc} \]  (1)
The number of levels in the first unit are 7-level with three positive, three negative and zero levels and DC source values for the second unit are considered as follows:

\[ V_{1,2} = V_{dc} = V_{2,2} = V_{3,2} = V_{4,2} = 4V_{dc} \]  

(2)

The number of level in the second unit are the same with first unit but DC source magnitude are four times of first unit. Therefore, the second unit generates 7-level with higher magnitudes than the first unit. The output voltage of the proposed cascaded topology is obtained by the sum of the first and second unit output voltage levels that it generates 31-voltage level.

![Power circuit of 31-level cascaded converter.](image)

Fig. 3: Power circuit of 31-level cascaded converter.

III. MODEL PREDICTIVE CONTROL

In order to implement a predictive control to current control of the grid, the mathematical model for proposed topologies of 15-level reduced and 31-level cascaded topology are derived. Therefore, the output voltage of the proposed converters are calculated to correspond to all possible switching states.

A. Mathematical Model

1) Mathematical Model of 15-level Converter: in the proposed 15-level converter (Fig. 4) with 16 possible switching states, the pair switches of \( S_1, S_2 \) and \( S_3, S_4 \) and \( S_5, S_6 \) and \( S_7, S_8 \) operate complementary. The output voltage of the proposed converter is the sum of voltages of on three switches of \( S_2, S_5 \) and \( S_7 \). So, the output voltage of the reduced converter according to the switching functions of power switches is expressed as follows:

\[ V_{L,sub} = S_1V_1 + S_2V_2 - (S_3 - S_7)(V_1 - V_2 + V_3) - (S_4 - S_8)(V_1 - V_2 + V_3 + V_4) \]  

(3)

So, for the proposed 15-level converter with replacing of DC source magnitudes in the above equation, the output voltage of the converter is calculated as follows:

\[ V_{L,sub} = (S_1 - 3S_3 - 7S_4 + 2S_5 + 3S_7 + 7S_8)V_{dc} \]  

(4)

![Proposed 15-level grid-connected converter.](image)

Fig. 4: Proposed reduced 15-level grid-connected converter.

2) Mathematical Model of 31-level Converter: The output voltage of the proposed 31-level cascaded topology is obtained based on the sum of the output voltage of each unit and equation (3). So the output voltage cascaded converter is:

\[ V_{L,cas} = V_{o1} + V_{o2} \]  

(5)

The output voltage of first unit is obtained as follows based on equation (1) and (3):

\[ V_{o1} = (S_{1,1} - S_{3,1} - 2S_{4,1} + S_{5,1} + S_{7,1} + 2S_{8,1})V_{dc} \]  

(6)

The output voltage of second unit is obtained as follows based on equation (2) and (3):

\[ V_{o2} = (S_{1,2} - S_{3,2} - 2S_{4,2} + S_{5,2} + S_{7,2} + 2S_{8,2})V_{dc} \]  

(7)

Therefore, by replace of (6) and (7) in (5), the output of 31-level cascaded topology respect on switching functions is calculated as:

\[ V_{L,cas} = (S_{1,1} + 4S_{1,2} - S_{3,1} - 4S_{3,2} - 2S_{4,1} + 8S_{4,2} + S_{5,1} + 4S_{5,2} + S_{7,1} + 4S_{7,2} + 2S_{8,1} + 8S_{8,2})V_{dc} \]  

(8)

Here, \( V_{L,cas} \) is, generated output voltage of the proposed 31-level cascaded converter.

![Block diagram of predictive current control of proposed reduced converter.](image)

Fig. 5: Block diagram of predictive current control of proposed reduced converter.
The mathematical model of proposed 15-level converter and proposed 31-level cascaded topology for grid-connected condition are obtained by following equations:

\[ V_L = R_L i_L + L \frac{di_L}{dt} + V_g \]  
(9)
\[ \frac{di_L}{dt} = - \frac{R_L i_L + V_L - V_g}{L} \]  
(10)

Here, \( V_L \) is output voltage generated by the proposed converts, \( i_L \) is the load current and \( V_g \) is grid voltage.

**B. Discrete-Time Model**

The discrete form of the load current of the converter for sampling time \( T_s \) can be used to prediction current by measuring the voltage and load current at \( k \).

\[ \frac{di_L}{dt} \approx \frac{i_L(k+1) - i_L(k)}{T_s} \]  
(11)

By replacing in the system equations, the current-load equation is obtained as follows:

\[ i_L(k+1) = (1 - \frac{RT_s}{L})i_L(k) + \frac{T_s}{L}(V_L(k) - V_g) \]  
(12)

The cost function of the predictive control for a current control objective will take the form:

\[ g = |i_L(k) - i_{*L}(k)| \]  
(13)

The cost function is calculated for 15-level reduced topology and 31-level cascaded topology correspond to all possible switching states that are 16 and 256 256 switching states respectively.

**IV. Simulation Results**

In order to validate model predictive control technique and designed controller two simulations for 15-level reduced converter and 31-level cascaded converter are presented on the MATLAB/Simulink environment. All parameters in the simulation study are given in Table II.

**TABLE II: System Parameters**

| Variable | Parameters | Values |
|----------|------------|--------|
| \( V_{dc} \) | DC link voltages | 60V, 120V, 240V |
| \( C_{in} \) | DC Capacitors | 4700\mu F |
| \( R_L \) | Line Resistive | 10Ω |
| \( L_L \) | Line Inductance | 10mH |
| \( V_g \) | Grid Voltage | 220V |
| \( T_s \) | Sampling Time | 10\mu s |

**A. Simulation Results of Proposed 15-level converter**

The simulation results of the proposed 15-level converter with the grid-connected condition are presented in this part. The number of DC-link voltage are four AC power sources with four rectifiers in order to charge four capacitors with different voltage values of \( V_{C1} = 60V, V_{C2} = 120V, V_3 = V_4 = 240V \). Therefore, the proposed topology generates 15-level. The simulation results of the proposed converter based on predictive current control are shown in Fig. 6. The grid voltage has the maximum peak 220V. The output voltage of the converter with a predictive control method consists of 15-level with magnitudes of 0, ±60V to ±420V. The magnitude of the grid current waveform is 15A. Fig. 7 shows the THD’s magnitude of the grid current which has a low value of 0.26% and it has a lower value than 5% IEEE-standard.
Also, to evaluate the performance of control method the value of reference current is changed from 10A to 15A in \( t > 0.15 \). As can see Fig. 8, the proposed predictive algorithm, controls the grid current very fast and tracks the reference current with the generated 15-level output voltage in the proposed converter.

Fig. 8: Dynamic response of the output voltage of the 15-level converter and grid current.

B. Simulation Results of 31-level Asymmetric Cascaded Topology

To confirm the performance of cascaded topology based on the proposed predictive control method, the simulation results of the 31-level cascaded topology are presented. The 31-level cascaded topology comprised of two proposed reduced converters. The values of DC capacitors voltage are chosen correspond to proposed methods (section II) which they have values: \( V_{C1,1} = V_{C2,1} = V_{C3,1} = V_{C4,1} = 25V \) for the first unit and \( V_{C1,2} = V_{C2,2} = V_{C3,2} = V_{C4,2} = 100V \) for the second unit. The proposed cascaded topology generates 31-level with the peak of 375V at the output.

The output voltage of each unit is 7-level with different forms and amplitudes (Fig. 9). The total output voltage of the proposed cascaded converter is obtained by sum the output voltage of the first and second unit are 31-level. Fig. 10 shows the THD’s magnitude of the grid current which has not any THD’s magnitude and it reconfirms the proposed control strategy with reducing harmonics. In addition, to evaluate the performance of control methods for proposed 31-level cascaded converter the value of reference current is increased from 10A to 15A in \( t > 0.15 \) similar condition with the 15-level converter. As can see Fig. 11, the proposed predictive algorithm, controls the grid current very fast and tracks the reference current by increasing voltage levels to 31-level and it generates all desired voltage levels that proposed cascaded converter have to generate by the proposed DC source values.

Fig. 9: Simulation results of 31-level grid-connected cascaded topology.

Fig. 10: FFT grid current for cascaded topology.

V. Conclusion

In this paper, a new reduced multi-level converter was presented for grid-connection applications. The proposed reduced topology is a modified Packed U-Cell Converter (PUC) that generates double levels by extra two power switches and two DC sources than PUC. The proposed reduced converter
generates 15-level and a cascaded connection consists of two proposed reduced topologies that generated 31-level at the output to the reduced number of components and THD’s amplitude. Both proposed topologies control by model predictive control method in grid-connection mode to control the grid current. The simulation results demonstrated the following results by the proposed model predictive control:

1. All voltage levels in proposed converters generated exactly.
2. Injected current to the grid was controlled in references values by proposed converters.
3. The converters had good dynamic responses with changing reference current amplitudes and tracked the reference currents very fast.
4. The THD’s magnitude for 15-level proposed converter was 0.26% and for proposed 31-level cascaded converter was zero which reconfirms the proposed predictive current control technique.

Finally, the proposed topologies are good options for renewable energy applications such as wind and solar systems.

ACKNOWLEDGMENT

The authors wish to acknowledge the financial support of FONDECYT Regular 1160690 Research Project.

REFERENCES

[1] A. Mortezaei, M. G. Simes, T. D. C. Busarello, F. P. Marafio and A. Al-Durra, "Grid-Connected Symmetrical Cascaded Multilevel Converter for Power Quality Improvement," in IEEE Transactions on Industry Applications, vol. 54, no. 3, pp. 2792-2805, May-June 2018.
[2] A. Abdelhakim, P. Mattavelli, G. Spiazzi, "A Very high resolution stacked multilevel inverter topology for adjustable speed drives," IEEE Trans. Ind. Electron., vol. 65, no. 3, pp. 2049-2056, Mar. 2018.
[3] Y. Neshabouri and H. Iman-Eini, "A New Fault-Tolerant Strategy for a Cascaded H-Bridge Based STATCOM," in IEEE Transactions on Industrial Electronics, vol. 65, no. 8, pp. 6436-6445, Aug. 2018.
[4] R. K. Varma and E. M. Siavashi, "Enhancement of Solar Farm Connectivity with Smart PV Inverter PV-STATCOM," in IEEE Transactions on Sustainable Energy: doi: 10.1109/TSTE.2018.2822405.
[5] H. Li, Y. Zeng, B. Zhang, Q. Zheng, R. Hao and Z. Yang, "An Improved H5 Topology with Low Common-mode Current for Transformerless PV Grid-connected Inverter," in IEEE Transactions on Power Electronics: doi: 10.1109/TPEL.2018.2833144.
[6] E. Z. Bighash, S. M. Sadeghzadeh, E. Ebrahimzadeh and F. Blaabjerg, "Adaptive Harmonic Compensation in Residential Distribution Grid by Roof-Top PV Systems," in IEEE Journal of Emerging and Selected Topics in Power Electronics: doi: 10.1109/JESTPE.2018.2859313.
[7] V. Dargahi et al., "Fundamental Circuit Topology of Duo-Active-Neutral-Point-Clamped, Duo-Neutral-Point-Clamped, and Duo-Neutral-Point-Piloted Multilevel Converters," in IEEE Journal of Emerging and Selected Topics in Power Electronics: doi: 10.1109/JESTPE.2018.2848359.
[8] D. Floricau, C. Popescu, M. Popescu, E. Floricau and L. Spataru, "A comparison of efficiency for three-level NPC and Active NPC voltage source converters," 2009 Compatibility and Power Electronics, Badajoz, 2009, pp. 331-336.
[9] C. Dhananjayulu and S. Meikandasivam, "Implementation and Comparison of Symmetric and Asymmetric Multilevel Inverters for Dynamic Loads," in IEEE Access, vol. 6, pp. 738-746, 2018.
[10] T. D. C. Busarello, A. Mortezaei, H. K. M. Paredes, A. Al-Durra, J. A. Pomilio and M. G. Simes, "Simplified Small-Signal Model for Output Voltage Control of Asymmetric Cascaded H-Bridge Multilevel Inverter," in IEEE Transactions on Power Electronics, vol. 33, no. 4, pp. 3509-3519, April 2018.
[11] M. Saeedian, M. E. Adabi Firoozjaie, S. M. Hosseini, J. Adabi and E. Pourresarai, "A Novel Step-Up Single Source Multilevel Inverter: Topology, Operating Principle and Modulation," in IEEE Transactions on Power Electronics: doi: 10.1109/TPEL.2018.2848359.
[12] M. Norambuena, S. Kouro, S. Dieckerhoff and J. Rodriguez, "Reduced Multilevel Converter: A Novel Multilevel Converter With a Reduced Number of Active Switches," in IEEE Transactions on Industrial Electronics, vol. 65, no. 5, pp. 3636-3645, May 2018.
[13] N. Sandeep, R.Y. Udaykumar, "Design and implementation of active neutral-point-clamped nine-level reduced device count inverter: an application to grid integrated renewable energy sources," IET Power Electron., vol. 11, no. 1, pp. 82-91, Feb. 2018.
[14] Y. Ounejjar, K. Al-Haddad, and L. A. Dessaint, "A Novel Six-Band Hysteresis Control for the Packed U Cells Seven-Level Converter: Experimental Validation," IEEE Transactions on Industrial Electronics, vol. 59, no. 10, pp. 3808-3816, 2012.
[15] K. Wang, Z. Zheng and Y. Li, "A Novel Carrier-Overlapped PWM Method for Four-Level Neutral-Point Clamped Converters," in IEEE Transactions on Power Electronics: doi: 10.1109/TPEL.2018.2833148.
[16] R. Ahmadi, M. Aleenejad, H. Mahmoudi and S. Jafari Shahedi, "Fault-Tolerant Space Vector Modulation for Modular Multilevel Converters with Bypassed Faulty Submodules," in IEEE Transactions on Industrial Electronics: doi: 10.1109/TIE.2018.2860518.
[17] M. Srdovic, A. Zhetessov, T. Alizadeh, Y. L. Famlant, G. Grandi and A. Ruderman, "Simultaneous Selective Harmonic Elimination and THD Minimization for a Single-Phase Multilevel Inverter With Staircase Modulation," in IEEE Transactions on Industry Applications, vol. 54, no. 2, pp. 1532-1541, March-April 2018.
[18] S. Vazquez, J. Rodriguez, M. Rivera, L. G. Franquelo and M. Norambuena, "Model Predictive Control for Power Converters and Drives: Advances and Trends," in IEEE Transactions on Industrial Electronics, vol. 64, no. 2, pp. 935-947, Feb. 2017.
[19] S. C. Ferreira, R. B. Gonzatti, R. R. Pereira, C. H. da Silva, L. E. B. da Silva and G. Lambert-Torres, "Finite Control Set Model Predictive Control for Dynamic Reactive Power Compensation With Hybrid Active Power Filters," in IEEE Transactions on Industrial Electronics, vol. 65, no. 3, pp. 2608-2617, March 2018.
[20] R. Baidya, R. P. Aguileria, P. Acua, S. Vazquez and H. d. t. Mouton, "Multistep Model Predictive Control for Cascaded H-Bridge Inverters: Formulation and Analysis," in IEEE Transactions on Power Electronics, vol. 33, no. 1, pp. 876-886, Jan. 2018.
[21] S. El Islam Remache and K. Barra, "Performance comparison among boost and multilevel boost converters for photovoltaic grid connected system using finite set model predictive control," 2018 9th International Renewable Energy Congress (IREC), Hammamet, 2018, pp. 1-6.