Nonvolatile Memory Cell Based on Memristor Emulator

Santosh Parajuli, Ram Kaji Budhathoki, Hyongsuk Kim

Abstract—Memristor, one of the fundamental circuit elements, has promising applications in non-volatile memory and storage technology as it can theoretically achieve infinite states. Information can be stored independently in these states and retrieved whenever required. In this paper, we have proposed a non-volatile memory cell based on memristor emulator. The circuit is able to perform read and write operations. In this memristor based memory cell, unipolar pulse is used for reading and bipolar pulse is used for reading. Unlike other earlier designs, the circuit does not need external read/write enable switches to switch between read and write operations; the switching is achieved by the zero average bipolar read pulse given after the completion of write cycle. In our proposed memristor based memory cell, single bit can be read and any voltages from 0 to 5 volts can be written. Mathematical analysis and the simulation results of memristor emulator based read write circuit have been presented to confirm its operation.

Index Terms—Memristor, Memristor Emulator, Memristor Memory Cell, Memristor Read, Memristor Write.

I. INTRODUCTION

MEMRISTOR was first postulated by Leon Chua in 1971 as a fundamental circuit element [1]. In a memristor when the current flows in one direction, it’s resistance decreases and vice versa. When the current flow is stopped, memristor retains its final state. This state retention property of memristor makes it useful as a non-volatile memory element [2], [3].

Memristor is a natural application for resistive random access memory (ReRAM) technology [4]; moreover, neuromorphic computation using ReRAM technology is also becoming popular [2], [5], [6], [7]. By controlling programming signal width and/or amplitude, memristor can be taken to any state; however, two states: high resistance state (HRS) and low resistance state (LRS) are commonly used and they represent bit 1 and bit 0 respectively [2], [8], [9], [10].

Several research groups have proposed memristor emulators [11], [12], [13], [14], [15]. Lopez et al. [12] and Yu et al. [15] have proposed a floating memristor emulator circuit based on current conveyors. The emulator proposed by Kim et al. [11] is built from off-the-shelf solid state components. In this paper, [11] has been chosen for emulating a memristor because it has shown promising results that provides an alternative solution of hp TiO2 memristor model in real circuit.

Memristor memory cell architecture based on the memristor model has been proposed by [9], [10], [16], [17]. Mohammad et al. [16] have explored various aspects of memristor modeling and designed a memristor based memory. Likewise, Sarwar et al. [17] has designed memristor based nonvolatile random access memory, but the memristor in their work uses Spice model. The design analysis of nonvolatile memristor memories, [9], has been used for designing a read write circuit in this paper because their analysis have specifically targeted key electrical memristor characteristics relevant to memory operations.

Even though many researchers have proposed memristor emulator circuit and memory cell based on memristor model, no memristor emulator based read write circuit is available, which can correctly estimate the behavior of a real physical memristor memory cell. In [9], memristor linear model is used for realizing a memory element. In this paper memristor emulator is used for realizing a memory cell. Furthermore, the need for external read write enable switch in [9] and [10] is eliminated. The unipolar write pulse and bipolar read pulse with redefined read circuit helps to eliminate the read write enable switch. This not only completely removes switching loss in read write enable switch but also reduces the access time. Due to read cycle distortion, the memristor internal state may change and enter into the invalid state. This read distortion issue of the memristor memory is also investigated. Read access time duration in read pattern is proposed to preserve data integrity during the read operation.

The memristor state in this work is assumed to be the voltage across capacitor of the memristor emulator circuit; in fact, actual memristor state is obtained by multiplying instantaneous capacitor voltage by a fixed resistor and adding another fixed resistor as shown in [11]. Memristor state, memristor resistance, memristance are used interchangeably throughout the paper. Rest of the paper is organized as follows: section II gives brief introduction of memristor linear model followed by the discussion of Kim’s emulator. Section III discusses the proposed read write circuit and its operation. Simulation results of our memristor emulator based read write circuit is presented in section IV. Finally, a short conclusion is given in section V.

II. PRINCIPLE OF MEMRISTOR AND MEMRISTOR EMULATOR CIRCUIT

From a circuit perspective, memristor is often modeled as a two terminal device, with two electrodes and a sandwiched
In general the memristive systems are defined as \[ \frac{dx}{dt} = f(x, u, t) \] (1)
\[ y = g(x, u, t) u \] (2)
where \( u \) and \( y \) denote the input and output of the system and \( x \) denotes the state of the system. From (1), it can be seen that, in a memristive system the state evolves with time \( t \). The equations can be modified by choosing appropriate variables to define memristor for electronic circuit as
\[ \frac{dw}{dt} = f(w, v_M, t) \] (3)
\[ i_M = M(w, v_M, t)v_M \] (4)
where \( v_M \) and \( i_M \) denote the current and voltage of the memristor and \( w \) denotes the internal state variable. \( M \) denotes the memconductance (memristance). As shown in (3) – the voltage input directly affects the state variable \( w \) – which is typical in first order memristive system [5].

Memristor linear model shows how memristance arises naturally in nanoscale system due to coupling of electronic and ionic transport under an external bias. Equivalent circuit for this model is shown in Fig. 1. Two state dependent resistors are in series, and they represent ON and OFF channel resistance respectively. The device dynamics and the \( i-v \) characteristics are described by (5) and (6) respectively.
\[ \frac{dw}{dt} = \frac{R_{ON}}{D} i_M \] (5)
\[ v_M = (R_{ON} \frac{w}{D} + R_{OFF} \left( 1 - \frac{w}{D} \right)) i_M \] (6)
where \( \mu_v \) is average ion mobility, \( R_{ON} \) is the resistance of doped region, \( R_{OFF} \) is the resistance of undoped region, and \( w \in (0, D) \). This model considers ohmic electronic conduction and linear ionic drift, and assumes modulation of \( w \) is due to drift of charged dopants [3].

The incremental configuration of memristor emulator [11] is used in this work. One of the distinguished features of Kim's emulator is that the memristor can be programmed by giving pulse input and the programming information can be stored in the capacitor for longer period of time. This feature of memristor is important to use memristor as a computational memory element [20]. To confirm the basic memristor properties, 1 volt sinusoidal waveform is given at frequencies of 100 Hz and 400 Hz respectively. Current probe with voltage to current ratio of 1 V/mA is used for plotting the current trace in oscilloscope. Oscilloscope traces are shown in Fig. 2.

Increased height with increment in frequency in the pinched loop confirms incremental configuration of the memristor. In the time domain, green trace is voltage variation across the capacitor, and this voltage is considered as memristor state in our work.

The response of memristor with programming pulse input is shown in Fig. 3. In all the four cases (Fig. 3a, Fig. 3b, Fig. 3c, Fig. 3d), the increment step size is smaller as more pulses are applied. This is because, in a memristor present state is the cumulative effect of past applied pulses. This observation leads memristor to be useful as a computational memory element particularly for neuromorphic computing. Non volatility of the memristor state during inter pulse period can also be seen.

The results in Fig. 2 and 3 are consistent with the results obtained in [11].
(a) Change in memristor state with 1.5 volts amplitude programming pulse. The programming pulse has equal ON and OFF time duration.

(b) Change in memristor state with 1.5 volts amplitude programming pulse. The programming pulse has ON time less than OFF time.

(c) Change in memristor state with 1 volt amplitude programming pulse. The programming pulse has equal ON and OFF time duration.

(d) Change in memristor state with 1 volt amplitude programming pulse. The programming pulse has ON time less than OFF time.

Fig. 3: Effect of Variation of Height and Width of the Programming Pulse on the State of the Memristor.

III. PROPOSED READ WRITE CIRCUIT

Based on memristor response to pulse input, a read write circuit is proposed in this paper. The block diagram of the read write circuit is shown in Fig. 4. The comparator is used for detecting the state of the memristor (high or low) depending on the nature of programming pulse. The maximum and minimum voltages that can be written in the memristor are 5 volts and 0 volt respectively. The read circuit should read high/low, after the read pulse is given. When the memristor state voltage is above 2.5 volts, the read circuit should read high (5 volts). Similarly, when it is below 2.5 volts, the read circuit should read low (0 volt). The read circuit should perform two tasks: first, it should detect read pulse and activate read circuit; second, it should compare the output voltage of memristor with 2.5 volts to detect correct memristor state (high or low). If there is no read pulse, the read circuit should not come into action, and the read circuit should retain it’s original state. Any bipolar pulse with zero average value could be chosen to read from memristor without perturbing its internal state.

Flow chart in Fig. 5 depicts the general operation of read write circuit. The detailed circuit diagram of proposed memristor emulator based read write circuit is shown in Fig. 6. The circuit consists of a PMOS transistor, a resistive attenuator, and two high gain operational amplifiers. The circuit is developed based on Fig. 4 and Fig. 5. Q1 and first comparator serve the purpose of detecting bipolar pulse and activating read circuit. Resistive attenuator is formed by two 1 kilo ohms resistors. The final comparator compares memristor current state with 2.5 volts and gives single bit output (high or low). One of the unique features of this circuit is that it does not need external read write enable switch to toggle between read write operations, instead this is achieved by unipolar write pulse and bipolar read pulse.

Analysis of the Proposed Read Write Circuit

The PMOS transistor in the circuit of Fig. 6, Q1, has same specifications as the specifications of the transistors used for developing memristor emulator. The threshold voltage ($V_t$) is -0.5 volt and device constant (K) is 1 mA/V$^2$. The gate voltage ($V_G$) becomes positive with respect to ground during entire write cycle due to positive unipolar nature of write pulses. Since the read pulse is bipolar, the read circuit activates only during negative interval of the read cycle.

When the input pulse is positive, for example +1 V, the transistor remains in saturation region. The source potential ($V_S$) is computed as $\frac{1}{2}K[V_{SG} - |v_t|]$, where $V_S = V_S - V_t$.
When the input pulse is negative, for example, -1 V volt, the transistor enters into the triode region. Neglecting channel length modulation effect, the source voltage is computed as,

\[ (5 - V_S) = K \left( V_{SG} - |\nu_l| \right) V_{SD} - \frac{V_{SD}^2}{2} \]

\[ (5 - V_S) = [(V_S + 1 - 0.5) \times V_S - 0.5 \times V_S^2] \]

\[ V_S = 2V \]

If \( V_S \) is above 2 volts, memristor is in write mode and vice versa. Leaving 0.2 volts as safety margin, the source voltage is compared with 2.2 volts to detect read pulse and read duration.

\[ (10 - 2 \times V_S) = |V_S - 1 - 0.5|^2 \]

\[ V_S = 3.32V \]

If \( V_S \) is above 2 volts, memristor is in write mode and vice versa. Leaving 0.2 volts as safety margin, the source voltage is compared with 2.2 volts to detect read pulse and read duration.

\[ (5 - V_S) = K \left( V_{SG} - |\nu_l| \right) V_{SD} - \frac{V_{SD}^2}{2} \]

\[ (5 - V_S) = [(V_S + 1 - 0.5) \times V_S - 0.5 \times V_S^2] \]

\[ V_S = 2V \]

The output of first comparator goes high only when the read pulse is detected; this leaves negative terminal of second comparator at 2.5 volts. By comparing memristor state with this 2.5 volts, final output is taken as the state of memristor from the second comparator.

IV. EXPERIMENTS AND SIMULATIONS

A read write circuit is designed using memristor emulator based on the linear memristor model. Internal state of the memristor should not be disturbed by the read cycle; it shall return to its original state after the completion of read cycle. Simulation has been performed on the read write circuit by applying zero average and non-zero average read pulse. From the simulation results, it is seen that in zero average pulse the memristor state returns to its original state, which does not happen with non-zero average pulse. In Fig. 7(a), memristor returns to its original state of 1.2 volts after the application of zero average pulse; whereas, memristor fails to return to its original state with non-zero average pulse as shown in Fig. 7(b). Therefore, zero average bipolar pulse is chosen as a read pulse.

If the state of the memristor is below 2.5 volts, the output of the read circuit is zero for the read duration. Similarly, if it is above 2.5 volts, the output of the read circuit is 5 volts. The complete response of the memristor emulator based read write circuit is shown in Fig. 8. Originally, the output of the read circuit is 5 volts. When the low state is detected, it jumps to the low state (0 volt) as indicated in the Fig. 8(a). If high state is detected during the read cycle, output of the
In this paper, we have designed and developed a read write circuit based on memristor emulator, which can read a single bit. Similarly, the circuit can be taken to any states between 0 to 5 volts representing different memory states. With unipolar write pulse and bipolar read pulse, the circuit can be switched between read and write operations without using an external read/write enable switch.

The read write operations of the proposed circuit are analyzed to ensure the non volatility of the memristor states. Furthermore, the possible read distortion is analyzed and the read access time duration in read pattern is proposed to preserve data integrity during the read cycle.

**References**

[1] L.O. Chua, Memristor-the Missing Circuit Element, IEEE Trans. Circuit Theory, Sept. 1971.
[2] H. Li, Y. Chen, C. Liu, J. P. Strachan, and N. Davila Looking Ahead for Resistive Memory Technology, IEEE Consumer Electronics Magazine, January 2017.
[3] D. Strukov, G. Snider, D. Stewart, and R. Williams, The missing memristor found, nature, Vol 453, May 2008.
[4] J. J. Yang, D. B. Strukov, and D. R. Stewart, Memristive devices for computing, Nature Nanotechnology, January 2013.
[5] J. Yeonjoo, W. D. Lu, Neuromorphic Computing Using Memristor Crossbar Networks, IEEE Nanotech Magazine, September 2018.
[6] M. Hu, H. Li, Q. Wu, and G. S. Rose Hardware realization of BSB recall function using memristor crossbar arrays, IEEE Design Automation Conf. (DAC), June 2012.
[7] X. Hong, D. J. Loy, P. A. Dananjaya, F. Tan, C. Ng, and W. Lew, Oxide-based RRAM materials for Neuromorphic Computing, Springer, Feb. 2018.
[8] Y. Lu, A. Alvarez, C. H. Kao, J. S. Bow, S. Y. Chen, and I. W. Chen, An Electronic Silicon-Based Memristor with a High Switching Uniformity, Nature Electronics, February 2019.
[9] Y. Ho, G. M. Huang, and P. Li, Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories, IEEE Trans. on Circuits and Systems, April 2011.
[10] M. Elshamy, H. Mostafa, Y. H. Ghallab, and M. S. Said, A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays, IEEE Trans. on VLSI, November 2014.
[11] H. Kim, M. P. Sah, C. Yang, S. Cho, and L. O. Chua, Memristor Emulator for Memristor Circuit Applications, IEEE Trans. on Circuits and Systems, October 2012.
[12] C. Sanchez-Lpez, J. Mendoza-Lpez, M. A. Carrasco-Aguilar, C. Muiz-Montero, A floating analog memristor emulator circuit, IEEE Transactions on Circuits and Systems II: Express Briefs, May 2014.
[13] H. Sozen, U. Cum, Electronically tunable memristor emulator circuit, Analog Integrated Circuits and Signal Processing, March 2016.
[14] A. Yesil, Y. Babacan, F. Kacar, A new DDCC based memristor emulator circuit and its applications, Microelectronics Journal, March 2014.
[15] D. Yu, H.H.C Lui, A.L. Fitch, Y. A. Liang, A floating memristor emulator based relaxation oscillator, IEEE Transactions on Circuits and Systems I: Regular Papers, October 2014.
[16] B. Mohammad, D. Homouz and H. Elgabra, Robust Hybrid Memristor-CMOS Memory: Modeling and Design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, November 2013.
[17] S. S. Sarwar, S. A. N. Saqeb, F. Quaiyum and A. B. M. H. Rashid, Memristor-Based Nonvolatile Random Access Memory: Hybrid Architecture for Low Power Compact Memory Design IEEE Access, vol. 1, 2013.
[18] J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, Memristive switching mechanism for metal/oxide/metal nanodevices, Nature Nanotechnol., vol. 3, pp. 429-433, 2008.
[19] L. O. Chua and S. M. Kang, Memristive Devices and Systems, IEEE, vol. 64, no. 2, pp. 209-225, Feb. 1976.
[20] Abu Sebastian. (2018). EE380: Computer Systems Colloquium Seminar, Stanford University. [Online]. Available: https://www.youtube.com/watch?v=_2Wiq4q4SLQ
[21] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., 2001.