Germanium Quantum-Dot Array with Self-Aligned Electrodes for Quantum Electronic Devices

I-Hsiang Wang, Po-Yu Hong, Kang-Ping Peng, Horng-Chih Lin, Thomas George and Pei-Wen Li *

Institute of Electronics, National Yang Ming Chiao Tung University, Hsin Chu City 30010, Taiwan; wang.ee06g@nctu.edu.tw (I.-H.W.); allenhong1113@gmail.com (P.-Y.H.); pengkps@hotmail.com (K.-P.P.); hclin@nycu.edu.tw (H.-C.L.); tg4786125@gmail.com (T.G.)

* Correspondence: pwli@nycu.edu.tw

Abstract: Semiconductor-based quantum registers require scalable quantum-dots (QDs) to be accurately located in close proximity to and independently addressable by external electrodes. Si-based QD qubits have been realized in various lithographically-defined Si/SiGe heterostructures and validated only for milli-Kelvin temperature operation. QD qubits have recently been explored in germanium (Ge) materials systems that are envisaged to operate at higher temperatures, relax lithographic-fabrication requirements, and scale up to large quantum systems. We report the unique scalability and tunability of Ge spherical-shaped QDs that are controllably located, closely coupled between each another, and self-aligned with control electrodes, using a coordinated combination of lithographic patterning and self-assembled growth. The core experimental design is based on the thermal oxidation of poly-SiGe spacer islands located at each sidewall corner or included-angle location of Si3N4/Si-ridges with specially designed fanout structures. Multiple Ge QDs with good tunability in QD sizes and self-aligned electrodes were controllably achieved. Spherical-shaped Ge QDs are closely coupled to each other via coupling barriers of Si3N4 spacer layers/c-Si that are electrically tunable via self-aligned poly-Si or polycide electrodes. Our ability to place size-tunable spherical Ge QDs at any desired location, therefore, offers a large parameter space within which to design novel quantum electronic devices.

Keywords: germanium; quantum dot; self-aligned electrode; scalability

1. Introduction

Since the inception of quantum computing in the early 1980, extensive research on photons [1], ion traps [2], superconducting circuits [3], and semiconductor quantum dots (QDs) [4–6] has resulted in spectacular advances in quantum-bit (qubit) technologies potentially facilitating a vast landscape of applications. While impressive achievements have been made using superconducting qubits operating at mK temperatures, semiconductor QD qubits have recently emerged as the subject of intensive research not only for the promise of scalability, but also for their ease of manufacturability using existing very large scale integrated circuits (VLSI) technologies [7–16]. Pioneering studies on III–V QDs have led to important proofs-of-concept for coherent control of electron-electron and electron-spin interactions [4,5]. Group IV semiconductors, Si and Ge, subsequently advanced these concepts to a more practical level due to their promise of relatively straightforward integration with complementary metal-oxide-semiconductor (CMOS) electronics for effective qubit control, read/write, and subsequent signal processing [8–16]. Long spin coherence times for the zero-nuclear-spin isotopes of 28Si and 74Ge, in particular, have made both Si and Ge attractive as the host materials for QD-based spin qubits and affiliated single-electron transistors (SETs) exploiting their charge and spin degrees of freedom [13–15].

Semiconductor quantum computers require scalable QD qubits to be accurately located in close proximity to each other and also be independently addressable by external
electrodes via tunable coupling. To date, advances in Si-based qubit technology have been
demonstrated mostly using lithographically-defined approaches including electrostatically-
induced QDs and physically-etched QDs based on two-dimensional electron-gas (2DEG) or hole-gas (2DHG) heterostructures [8–17] and one-dimensional nanowire struc-
tures [18,19]. Among the demonstrated electrostatically-induced QD techniques, overlapping
gate architectures [8,20] have offered some flexibility in forming gate-controlled QDs
with electrically-tunable coupling between adjacent QDs. At least 2N + 1 control elec-
trodes are required for defining N QDs and creating their confinement barriers. That is, N
plunger gates (PGs) are required to set the potential and charge occupation within the
QDs in combination with N + 1 intervening barrier gates (BGs) to adjust inter-QD ex-
change interactions and QD-reservoir coupling. Si/Si$_{1-x}$Ge$_x$ double QDs (DQDs) [10–
14,18], triple QDs (TQDs) [21], quadruple QDs (QQDs) [22], and octuple QDs (OQDs) [23]
in linear-chain and two-dimensional arrays have been reported for qubit logic gates. But,
filling charges within a specific QD among a large overlapping-gate QD array still faces
difficult technical challenges such as effective elimination/reduction of qubit cross-talk
and quantum-state leakage. The overlapping-gate architecture results in individual gate
voltages not only modulating the specific QD potentials or inter-QD coupling that they
are designed to control, but also influencing parameters of other, unintentionally-ad-
dressed QDs through capacitive cross-talk [24,25]. Also, gate-induced disk- or circular-
shaped QDs based on 2DEG/2DHG heterostructures, which have diameters much larger
than their thickness, can result in highly anisotropic potential confinement [17,26]. The
transverse potential in these structures, in particular, exhibits cylindrical symmetry with
a soft-wall profile, resulting in weak confinement and hyperfine energy-level splitting.
These effects have resulted in the operation of Si/SiGe qubits only being validated at very
low temperatures (≤ 2 K) [8,16]. Although physically etched QD approaches do indeed
increase the freedom for implementing QD devices with diverse spatial orientations and
locations [27], a major challenge that remains is the formation of electrical contacts to spe-
cific QDs even using the most advanced lithographic techniques available. Besides, hard-
wall confined QDs can lead to fixed tunneling rates and fixed exchange interactions be-
tween QDs [28], making it extremely difficult to reliably measure very small output cur-
rent/voltage signals.

For the proper functioning of QD qubits with high fidelity, it is vital to fabricate reli-
able and scalable QDs with a high degree of control over the QD size, shape, crystallinity,
strain, and inter-QD spacing. In particular, the physical dimensions of QDs and their cou-
pling barriers must be sufficiently small at nanometer-scale levels [17]. This last require-
ment has proven challenging from a fabrication perspective. Controllably producing ul-
trasmall Si QDs, since this is dictated by the small Bohr radius of 4.9 nm in Si, is difficult
using lithographic techniques alone. In contrast, a larger Bohr radius of 24.9 nm in Ge
enables easier modification of Ge QD-based device structures, imposing far less stringent
demands on lithographic control as compared to Si QD fabrication. Also the co-existence
of long electron-spin relaxation times with strong spin-orbit coupling in Ge permits elec-
trically-driven manipulation for fast operation [29]. Encouragingly, the proof-of-principle
Ge qubit devices have been experimentally demonstrated using Ge/SiGe planar hetero-
structures [15,30], Ge hut wires [31], and Ge/Si core/shell nanowires [32], respectively.
Progresses in the optimization of Ge hole-based qubit devices based on these material
platforms have excited important achievements in terms of large g-factors and spin-orbit
interaction energies [33]. Each of these platforms offers specific advantages but also poses
challenges, which have been comprehensively elaborated and reviewed in [33]. Thus far,
operation of two- and 4-qubit logic gates at mK temperatures has been demonstrated using
large Ge QDs (5–70 nm in height and ~100 nm in planar dimensions) with an inter-QD
pitch of 150–200 nm based on gate-defined SiGe/Ge/SiGe quantum-wells on Si substrates
[15,30,34].

We have reported a CMOS-compatible fabrication approach for the controllable
growth of spherical-shaped Ge QDs/SiO$_2$ shells within Si-containing layers (SiO$_2$, Si$_3$N$_4$,
and Si) in a self-organized manner [35–38]. Using a coordinated combination of lithographic patterning and self-assembled growth, size-tunable Ge QDs were controllably positioned by successfully exploiting the many peculiar and symbiotic interactions of Si, Ge, and O interstitials [39–41]. Our Ge QDs were created using the selective oxidation of poly-Si1-xGex lithographically-patterned structures with SiNx in proximity. We have exploited the multi-dimensional parameter spaces of process conditions to grow Ge QDs with a high degree of controllability in the size, morphological shape, chemical purity, crystallinity, and spatial locations [39–47]. We have also proven the feasibility of paired DQDs embedded within SiO2/SiNx matrices at each sidewall edge of lithographically-patterned Si ridges using spacer technology and thermal oxidation of poly-SiGe [37,38]. The inherent structural simplicity of our self-organized Ge QD/SiOx shell heterostructures perfectly enables the experimental realization of Ge-QD single-hole transistors (SHTs) [42–44]. Well-resolved tunneling current spectroscopy and superior charge stabilities measured at T = 77–150 K [43,44], suggests that our Ge-QD SHTs are effective charge sensors.

In this paper, we advance the self-aligned fabrication of ordered arrays of Ge QDs closely coupled with each other via SiNx spacer layers/c-Si ridges that serve as inter-QD coupling barriers. The core experimental design is based on the thermal oxidation of poly-SiGe spacer islands located at each included-angle location of specially designed SiNx/Si-ridges (Figure 1). By tailoring the specially designed fanout structures, Ge multiple QDs with good tunability in QD sizes were controllably generated at each included-angle location of Asterisk-shaped SiNx/Si ridges.

Figure 1. Process flow diagrams showing the fabrication of multiple QDs embedded within SiO2/SiNx matrices via the thermal oxidation of SiGe spacer islands at designated included-angle locations of SiNx/c-Si ridges. (a) Lithographically patterned SiNx/c-Si fanout ridges on top of an SOI substrate. (b) Next, sequential deposition of SiNx and poly-Si0.85Ge0.15 layers conformally encapsulates the SiNx/c-Si ridges. (c) Symmetrical spacer stripes of poly-Si0.85Ge0.15 are subsequently fabricated at each sidewall of the SiNx/c-Si ridges by a direct etch back process. (d) Lithographic-patterning shadowing the central regions of the designed fanout ridges in combination with (e) etching processes are conducted to define the lengths of the poly-Si0.85Ge0.15 spacer islands. (f) Next, spherical Ge QDs are formed at each included-angle location of the nano-patterned SiNx/c-Si ridges sidewall by thermal oxidation. The inset is the plan-view sketch showing the simultaneous formation of multiple Ge QDs at each included-angle locations of SiNx/c-Si ridges by design.

2. Experimental Methods and Procedures

The experimental procedure for the fabrication of self-organized Ge multiple QDs with coupling barriers of SiNx/c-Si ridges and self-aligned Si electrodes (BGs, PGs, and reservoirs) is described in Figures 1 and 2, respectively. Starting with a silicon-on-insulator (SOI) substrate comprising a 100 nm-thick single-crystalline Si (c-Si) layer and a 400 nm-thick buried SiOx layer on top of Si substrate, a 25 nm-thick SiNx layer was deposited
using low-pressure chemical vapor deposition (LPCVD) as the hard-mask layer for the subsequent processes of plasma etching and thermal oxidation. Specially designed Asterisk-shaped Si ridges were subsequently produced using a combination of electron-beam lithographic (EBL) patterning and SF$_6$/C$_4$F$_8$ plasma etching (Figure 1a). Next, bi-layers of 10 nm-thick Si$_3$N$_4$ and 25–30 nm-thick poly-Si$_{0.85}$Ge$_{0.15}$ were sequentially deposited using LPCVD (Figure 1b) for conformal encapsulation over the Si ridges. Following a direct etch-back process using SF$_6$/C$_4$F$_8$ plasma (Figure 1c), spacer stripes of poly-Si$_{0.85}$Ge$_{0.15}$ with width/height of 20–30/10–30 nm were symmetrically produced at each sidewall of the SiN$_4$/c-Si ridges by adjusting the etch-back process time. A second EBL (Figure 1d) in combination with SF$_6$/C$_4$F$_8$ plasma etching (Figure 1e) was conducted for shadowing the central regions of the Asterisk-shaped SiN$_4$/Si ridges, respectively. In this way we defined the lengths of the poly-Si$_{0.85}$Ge$_{0.15}$ spacer islands at each included angle location of the SiN$_4$/c-Si ridges (Figure 1e). Subsequently, thermal oxidation at 900 °C for 25–40 min in an H$_2$O ambient was performed to convert these poly-Si$_{0.85}$Ge$_{0.15}$ spacer islands to Ge QDs with cladding oxide layers (Figure 1f) at designated locations by the ridges.

Following the formation of cladding oxide/Ge QDs at the included-angle locations of the fanout-ridge structures, EBL process opened the selected regions of Ge QDs and coupling barriers (CBs) of SiN$_4$ spacers/c-Si ridges (that is, shadowing the outmost c-Si ridges with photoresists) as shown in Figure 2a. Next, the top SiN$_4$ and the top portion (~50 nm-thick) of c-Si ridges (Figure 2b) were sequentially removed using CHF$_3$ plasma and SF$_6$/C$_4$F$_8$ plasma, respectively. A subsequent thermal oxidation process grew a 5 nm-thick SiO$_2$ layer on top of the selected c-Si ridges (Figure 2c). Next, combined processes of deposition (Figure 2d) and direct etch-back (Figure 2e) of 100 nm-thick poly-Si layers simultaneously form plunger gates (PGs) on top of the capping SiO$_2$/Ge QDs and barrier gates (BGs) over the 5 nm-thick SiO$_2$/c-Si ridges in a self-aligned approach. Finally, the poly-Si plunger gates, barrier gates, and the outmost c-Si ridges (serving as reservoirs) could be converted to metallic electrodes of NiSi by using the self-aligned silicidation processes (Figure 2f).

**Figure 2.** Process flow diagrams showing the fabrication of self-aligned PGs, BGs, and source/drain reservoirs. (a) EBL opening of the selected c-Si ridges (ridge #2) that would serve as CBs; (b) the removal of the top SiN$_4$ and the top portion of the selected c-Si ridges (ridge #2) using CHF$_3$ plasma and SF$_6$/C$_4$F$_8$ plasma, respectively, forming CBs; (c) the growth of a thin thermal SiO$_2$ over the CBs; (d) deposition of poly-Si overlayers; (e) direct etch-back of poly-Si overlayers and top SiN$_4$ over the outmost c-Si ridges (for instance, ridges #1, #3, #N – 1, #N), forming PGs over the Ge QDs and BGs over CBs via SiO$_2$ layers; (f) silicidation of the outmost c-Si ridges, PGs, and BGs, forming polycide reservoirs, PG, and BG, respectively.
In this work, the critical lithographic patterning of Si ridges and SiGe spacer islands was conducted using Raith VOYAGER electron-beam lithography system (Raith GmbH, Dortmund, Germany) and Oxford DSiE plasma etcher (Oxford Instruments plc, Abingdon, UK). Thin specimens for scanning transmission electron microscopy (STEM) observation were prepared by ion-beam milling in a dual-beam (focused ion beam and electron beam) TESCAN GAIA3 (TESCAN, Brno, Czech Republic) using in-situ liftout techniques in order to reduce carbon contamination levels during sample preparation. Energy dispersive x-ray spectroscopy (EDS) analyses were carried out in a FEI Titan G2 80-200 ChemiSTEM (FEI Technologies Inc., Salem, OR, USA), equipped with a Cs probe corrector in combination with an in-column Super-X EDS (Bruker Corporation, Billerica, MA, USA) with four windowless silicon-drift detectors (4 × 30 mm²) and operated at 200 kV, leading to a spatial resolution of 7 Å. All STEM imaging and EDS analyses were performed by using a high-angle annular dark-field (HAADF) detector (E.A. Fischione Instruments, Inc., Export, PA, USA) with convergence semi-angles of 8.24 mrad for the inner acceptance angle and ~143.6 mrad for the outer acceptance angle at spot size 9. The characteristic X-ray fluorescence energy lines for Germanium, Silicon, Nitrogen, and Oxygen are Ge-Kα: 9.871 keV, Si-Kα: 1.74 keV, N-Kα: 0.392 keV, and O-Kα: 0.525 keV, respectively. SEM examinations were conducted using a Hitachi S-4700I field-emission scanning-electron microscope (Hitachi High-Technologies Corp., Tokyo, Japan) at an acceleration voltage of 15 kV with a resolution of 1.5 nm. Synchrotron X-ray diffraction (XRD) measurement was performed in the BL07 beamlines of National Synchrotron Radiation Research Center (NSRRC), Hsinchu, Taiwan. Incident X-ray (wavelength 0.6888 Å, 18 keV) was generated from a superconducting undulator and, consequently, X-ray with ultra-high flux could be obtained. When we precisely controlled two angles for single crystal diffractions in the double crystal monochromator, energy resolution of X-ray achieved 1.5 × 10⁻⁴ ΔE/E. An imaging plate detector (Mar345, made by marXperts GmbH, Norderstedt, Germany) was used to collect Laue rings, and a CeO₂ powder standard was used to calibrate incident X-ray energy, sample-to-detector distance, and title/rotation of a detector. Finally, diffraction patterns were obtained as integrating Laue ring by GSAS II package.

Temperature-dependent current-voltage (I-V) measurements were conducted in a Lakeshore TTP-6 liquid-nitrogen cooled vacuum-sealed probe station (Lake Shore Cryotronics, Inc., Westerville, OH, USA) using the semiconductor device analyzer Agilent B1500A equipped with B1517A high-resolution source monitor unit/atto sense and switch unit (Keysight Technologies, Santa Rosa, CA, USA), improving the low-current measurement resolution to femtoampere range. Kevin triaxial cables were used to connect the B1500A to wafer probers for these cables producing less electrical noise, leakage, and electromotive force than doing standard triaxial cables. The set-up parameters of B1500A for the current characterization is summarized as follows: hold time: 1 s, delay time: 10 ms, and integration time: 0.6 s, providing a null current of < 1 fA at 77 K. The differential conductance, $G_D = \partial I_D/\partial V_D$, was obtained by numerical smoothing measured $I_D$−$V_D$ data using a simplified least squares procedure and then making differentiation.

3. Results

3.1. Formation of Self-Assembled, Closely-Coupled Ge QDs Arrays

Our fanout fabrication process promises to ultimately achieve the controllability necessary for simultaneously forming closely-coupled multiple Ge QDs (Figure 1) with self-aligned barrier gates and plunger gates as shown in Figure 2 via adjustable coupling barriers of Si₃N₄/c-Si ridges and capping SiO₂, respectively. These unique heterostructures were obtained by the thermal oxidation of poly-SiGe “spacer islands” located at each included-angle location of the specially designed, fanout-shaped Si ridges. Figure 3 shows the plan-view SEM/STEM micrographs of the key process steps for the fabrication of closely-coupled, octuple Ge QDs with diameters of 15 nm at each included-angle location of the c-Si fanout ridges.
Figure 3. Plan-view SEM/TEM micrographs showing key process steps for the fabrication of closely-coupled Ge octuple QDs located at the included-angle locations of c-Si ridges with specially designed, asterisk-shaped fanout structures. SEM/TEM observations of (a) Lithographically patterned c-Si fanout ridges formed on top of SOI substrates. (b) Sequential deposition of SiN<sub>4</sub> and poly-Si<sub>0.85Ge0.15</sub> layers conformally encapsulating the c-Si ridges. (c) Symmetrical spacer layers of poly-Si<sub>0.85Ge0.15</sub> fabricated at each sidewall of the Si<sub>N</sub>4/poly-Si ridges by a direct etch back process using SF<sub>6</sub>/C<sub>4</sub>F<sub>8</sub> plasma. Poly-Si<sub>0.85Ge0.15</sub> spacer islands (highlighted by yellow arrows) were produced at the central regions by using lithographic-patterning and plasma-etching processes. (d) Formation of closely-coupled Ge QDs with diameter of 15 nm at each included-angle location of the c-Si fanout ridges following thermal oxidation. Poly-Si layers were then deposited forming plunger gates and barrier gates.

3.2. Arrays of Ge QDs with Scalable Numbers and Tunable Diameters

The overall number of Ge QDs in the configuration is essentially determined by the fanout number of the c-Si ridges via positioning a single Ge QD at each included-angle location. Figures 4 shows Ge QD configurations created by using Asterisk-shaped Si ridge geometry with eight fanouts. Process-controlled tunability of the Ge QD diameter is achieved by adjusting the overall Ge content of the poly-Si<sub>0.85Ge0.15</sub> spacer island. The width and height are varied by controlling the process times for deposition and etch back, respectively, of the poly-SiGe spacer layers. Finally, the exposure dose of EBL for defining the poly-SiGe spacer islands determines their length and hence the overall Ge content. It is clearly seen from the plan-view STEM micrographs in Figure 4 that Ge QDs with diameters of 30, 15, and 8 nm, respectively, appear at each included-angle location of the SiN<sub>4</sub>/Si ridges following thermal oxidation (at 900 °C for 25 min) of poly-Si<sub>0.85Ge0.15</sub> islands with widths/heights/lengths of 30/45/60 nm, 25/40/40 nm, and 20/20/30 nm.

Figure 4. Plan-view STEM observations of (a) 30 nm; (b) 15 nm; and (c) 8 nm Ge octuple QDs fabricated at the sidewall corner of each included angle location for the SiN<sub>4</sub>/asterisk-shaped c-Si ridges showing exquisite control of the number and sizes of the QDs.
3.3. Arrays of Ge QDs with Self-Aligned Electrodes

The engineering advantages of our Ge QD fabrication approaches not only include process-controlled placement of size-tunable Ge QDs at designated locations, but also offer a feasible integration scheme for forming self-aligned electrodes. That is, the potentials of Ge QDs and inter-QD coupling barriers of SiN/c-Si ridges are electrically adjustable by controlling the poly-Si (or polycide) plunger-gates and barrier-gates, respectively, through thermally-grown SiO\(_2\) layers. The EDS maps of elemental Si, Ge, nitrogen (N), and oxygen (O) micrographs in Figure 5 show that the inter-QD spacings of 30–50 nm are essentially determined by the widths of lithographically-patterned c-Si ridges in combination with the sidewall thicknesses of the SiN overlayers. That is, the SiN spacer layers and c-Si ridges directly define inter-QD coupling barriers (Figure 5a,b). Concurrent with the formation of Ge QDs, their cladding layers of SiO\(_2\) were also generated from the selective oxidation of the Si content of poly-SiGe spacer islands (Figure 5c).

Following the formation of Ge QDs and their cladding layers of thermally-grown SiO\(_2\), combined processes of EBL, etch-back (SiN and c-Si), and thermal oxidation were sequentially conducted on the selected c-Si ridges that would serve as coupling barriers (Figure 2a,b). Subsequent deposition and etch back processes of poly-Si layers produce self-aligned poly-Si barrier gates on top of SiO\(_2\)/coupling barriers of c-Si ridges and self-aligned poly-Si plunger gates over the cladding SiO\(_2\)/Ge QDs. Poly-Si barrier gates electrically adjust effective barrier width of the spacer SiN layers and barrier height of c-Si ridges and thereby modulate inter-QD charge-charge exchange interactions.

![Figure 5. Plan-view EDS maps of elemental (a) silicon (Si—blue), germanium (Ge—green); (b) nitrogen (N—red), Ge; and (c) oxygen (O—white), Ge of octuple Ge QDs fabricated at each included-angle location of asterisk-shaped Si ridges with SiN\\_4 overlayers.](image)

4. Discussion

Vital requirements on semiconductor QDs for functional quantum electronic devices include (1) the control over crystallinity and crystal orientations of QDs, (2) the adjustability of the QD sizes and morphological shapes with controllable positions by design, (3) good interface properties of QDs/confinement barriers, and (4) strain engineering in the QDs for valley splitting.

Our previous reports have already conducted extensive STEM-EDS and electron energy loss spectroscopy (EELS) line scan/map examinations, confirming the high chemical purity of Ge QDs (no alloyed Si or Oxygen present within the QD) [45,46]. Clear lattice fringes observed in high-resolution TEM micrographs and sharp diffraction spots observed in the selected area electron diffraction (SAED) patterns are testament to the good crystallinity of our Ge QDs [43–46]. Raman spectroscopy [46,47] and photoluminescence (PL) [47,48] measurements also confirm the high degree of crystallinity within the Ge QDs in terms of sharp Raman phonon lines and temperature-insensitive PL peaks, respectively.

Our systematic Raman measurements in combination with TEM/SAED examinations also reveal an important observation that the local environments of SiO\(_2\) and SiN\(_4\) have a significant influence on the sign of the strain, tensile or compressive, which is imposed on
the Ge QDs [46,47]. That is, compressive and tensile strains can be generated in our Ge QDs depending on whether the Ge QD is embedded within Si₃N₄ or SiO₂ layers. Measured Grüneisen parameters from temperature-dependent Raman frequencies suggest significant anharmonicity for small Ge QDs with possible distortions of the diamond cubic lattice, which have been confirmed by their lattice spacings through the transmission electron diffraction patterns. We have also observed that quantum phonon confinement effect sets in when the Ge QD size is smaller than 40 nm [47–49]. Therefore, the valley degeneracy in our Ge QDs could be split by tailoring the local environmental materials of SiO₂ or Si₃N₄ in combination with adjusting the QD sizes by design.

From device fabrication perspectives, making source/drain reservoirs and creating tunable tunnel barriers/coupling barriers to specific, small self-assembled QDs are very challenging, in general, requiring very precise overlay alignment by means of advanced lithography. In this work, we advance the fabrication of ordered arrays of Ge QDs with self-organized tunnel barriers/coupling barriers and self-aligned electrodes. The appeals of our proposed Ge QD approach lie in the engineering advantages of controllably positioning size-tunable spherical Ge QDs with a high degree of crystallinity at desired spatial locations and thereby offering a large parameter space within which to design novel quantum electronic devices.

4.1. Self-Organized, Crystalline Ge QD/SiO₂-Shell with Si₃N₄/c-Si Coupling-Barrier Layers

Our self-organized Ge QD arrays with tunable QD sizes, scalable numbers of QDs, and their controllable placement at designated locations were constructed on specially-designed Si-ridge structures encapsulated with conformal overlayers of Si₃N₄. The Si₃N₄ overlayers are pivotal for shaping and positioning the Ge QDs. It is also important to note that the Si₃N₄ spacer layers together with the c-Si ridges directly define coupling barriers between adjacent QDs.

The fabrication process for generating our self-organized Ge QD/SiO₂ shell within Si₃N₄/Si layers is briefly described as follows. Thermal oxidation (850–900 °C) of Si₁₋ₓGeₓ results in the preferential oxidation of its Si content, converting it to SiO₂, due to the large difference in the heats of formation of SiO₂ (−200 kcal/mol) and GeO₂ (−130 kcal/mol) [50]. The resultant host matrices of SiO₂ therefore contain a combination of pure Ge nanocrystals and residual Ge interstitials. Among our first interesting and counter-intuitive findings was the fact that the Ge nanocrystals and their associated Ge interstitial clouds catalyze the local decomposition and oxidation of the proximal Si₃N₄ layer [40,51]. This decomposition process releases Si interstitials [39–41] that in turn, promote the Ostwald ripening and migration of the Ge nanocrystals through their surrounding SiO₂ matrix in the direction of the Si interstitial concentration gradient towards the Si₃N₄ layer (Figure 6a). Concurrent with their migration, the Ge nanocrystals grow in size by Ostwald Ripening culminating in complete coalescence, ultimately resulting in the formation of spherical Ge QDs embedded within Si₃N₄ layers (Figure 6b,c) with a high degree of crystallinity (Figure 6d).

Figure 6. Plan-view TEM/STEM observations of the process evolution of Ge QDs formed at the included-angle locations of the asterisk-shaped Si₃N₄/Si ridges undergoing thermal oxidation at 900 °C for (a) 30 min and (b) 40 min. High-resolution STEM observation of (c) Ge QD with a conformal SiO₂ shell penetrating the spacer layer of Si₃N₄. Clear lattice fringes shown in (d) high-resolution STEM micrograph are testament to the good crystallinity of the Ge QDs embedded within the Si₃N₄ layers.
The unique penetration of Ge QDs through the surrounding SiO$_2$ matrix (Figure 6a) and proximal Si$_3$N$_4$ layers (Figure 6b) is activated by dynamic SiO$_2$: destruction-construction mechanisms near the QD surface [39–41]. As the Ge QD ultimately penetrates the entire Si$_3$N$_4$ layer, a thin conformal SiO$_2$ shell is formed separating the Ge QD and the surrounding Si$_3$N$_4$ (Figure 6c). The SiO$_2$:shell thickness of 1–2 nm between the penetrating Ge QD and the Si$_3$N$_4$ is essentially determined by a dynamic equilibrium that exists between the local concentrations of O interstitials near the Ge QD/Si$_3$N$_4$ interfaces supplied by the external oxygen ambient, and combined with the concentration of Si interstitials released from the locally decomposing Si$_3$N$_4$ layer [40,41].

4.2. Ge QD Mediated Densification of Proximal Si$_3$N$_4$ Barriers

The next interesting finding was that the penetrating Ge QDs also remarkably mediate the local densification of the nominally amorphous Si$_3$N$_4$ spacer layers (Figure 7a) via a phase transition from amorphous to the nanocrystalline state, as evidenced by clear diffraction spots in the SAED patterns (Figure 7b) and sharp peaks in the XRD spectra (Figure 7c). The observed peaks at $2\theta = 29.12$, $48.37$, and $57.31^\circ$ correspond to the crystal planes of (2 0 1), (3 $-1$ 2) or (4 $-1$ 0), and (4 $-2$ 2), respectively, of crystalline Si$_3$N$_4$ in the $\alpha$-phase state of a trigonal crystal structure. The derived classification of crystal planes from the XRD spectra and the corresponding diffraction spots identified within the SAED are in good agreement. This densification of Si$_3$N$_4$ also leads to the reduction in the concentration of hydrogen induced traps and thereby a significant improvement in the trap-assisted tunneling or hopping [49,52]. Low interface trap density (Dit) of $\sim 2–3 \times 10^{11}$ cm$^{-2}$ eV$^{-1}$ was measured on the Ge QD/Si$_3$N$_4$ structures [53], and estimated number of interface traps for a 10 nm Ge QDs/Si$_3$N$_4$ structure is approximate unity.

4.3. Process-Controlled Placement of Spherical-Shaped Ge QDs at Designated Spatial Locations

Placement of our Ge QDs by design is facilitated via controlled heterogeneous nucleation and growth within lithographically patterned structures. Pattern-dependent oxidation and Ostwald ripening-based migration behavior offer additional mechanisms for controlling the QD locations. Our extensive experimental observations show that segregated Ge nuclei tend to form at the sidewall edges and near the included-angle locations of the Si$_3$N$_4$/c-Si ridges of asterisk-shaped configurations. These locations are also where large geometric curvatures and higher film stress occur. The preferential formation of Ge QDs at the highly stressed ridge sidewall edges and their included-angle locations could also be due to the higher density of defects at these locations and the stress relief provided by the growing Ge QD [47,54]. The insertion of a Si$_3$N$_4$ overlayer with controllable thickness between the poly-SiGe spacer island and the c-Si ridge provides the tunability necessary for precise Ge QD location. Not only can we direct the Ge QDs migrating towards the designated spatial locations by creating a gradient in the concentration of released Si interstitials in order to activate the dynamic SiO$_2$: destruction-construction mechanisms.
ahead of the migrating Ge QD surface, but also the sacrificial consumption of the SiN<sub>4</sub> layer prevents the c-Si ridges themselves from being consumed up during the selective oxidation process. In this way, the inter-QD coupling barriers are directly defined by the process-controllable thicknesses of the SiN<sub>4</sub> spacer layers and widths of lithographically-defined c-Si ridges.

4.4. Process-Controlled Size Tunability of Ge Spherical QDs for Operation in Few-Charge Regimes

As mentioned previously, our Ge QDs are created by using the selective oxidation of SiGe spacer islands resulting in progressive segregation, condensation, and Ostwald ripening of Ge interstitials, ultimately producing spherical-shaped Ge QDs. Thus, the Ge QD diameters are, by definition, smaller than the geometric sizes of the initial poly-SiGe spacer islands. The widths and heights of the initial SiGe spacer islands are well controlled to nanometer-scale precision by adjusting the process times for deposition and etch-back, while their lengths are essentially determined by lithographic patterning. Hence, our “hybrid patterning/self-assembly” Ge QD fabrication approach allows a higher degree of controllability for producing ultrasmall QDs as compared to processes using lithography alone.

Our Ostwald ripened Ge QD assumes a perfectly spherical shape as predicted by Stekolnikov and Bechstedt [55], since their unique, solid-state migration behavior mechanically decouples the QD from its surrounding matrices of SiO<sub>2</sub>, SiN<sub>4</sub> or Si. In contrast to the highly orientation-dependent energy subbands with anisotropic, hyperfine energy-level splitting for the gate-defined Ge QDs created from heterostructures of Ge/SiGe quantum-wells or nanowires [15,30,33,34], the spherical shape of our Ge QDs is desirable for quantum-electronic devices. This is because a spherical QD has a three-dimensional, radially symmetric electrostatic potential, giving rise to atom-like discrete orbitals [26]. Similar to the case of atomic orbitals (1s, 2s, 2p, 3s, 3p, ...), these orbitals are also filled sequentially with large addition energies for complete filling of shells with 2, 10, 18 electrons [26]. In particular, when the sizes of spherical Ge QDs are comparable to the Bohr’s radius (~24.9 nm) or the de Broglie wavelength and smaller, the well separated energy levels in combination with large addition energies allow the QD devices to operate in the few-charge regime. The special interest in few- and even single-charge operating regimes arises from the fact that intra-QD electron-electron interaction dominates. These operating regimes make it possible to form QD-based qubits and QD-based SETs by exploiting the electron filling and spin degrees of freedom while suppressing cotunneling and thermal noise/fluctuation effects because the spin- or charge-states are energetically well-defined and separated from other states.

4.5. Ge QD Array for Qubits and Charge Readout Sensors

For the case of the much smaller Si-based QDs, in addition to the challenges associated with the fabrication of closely coupled QDs, another major challenge for the practical implementation of Si QD-based qubits is the reliable measurement of quantum states within these QDs that are susceptible to environmental temperatures and defects. High-precision charge and differential current/voltage sensing devices and associated techniques are definitely required for measuring very small output current/voltage signals (on the order of sub-nA and sub-mV, respectively) for QD qubits.

An SET or SHT, comprising a single QD capacitively coupled to source/drain reservoirs and plunger-gates through confinement barriers, is the ultimate embodiment for electronic devices controlling itinerant current with single charge precision based on Coulomb blockade effects. Their extremely high sensitivity to the charge number makes QD-SETs (or SHTs) excellent readout devices for charge- and spin-qubits. Therefore, having QD-SETs (or SHTs) favorably arranged in close proximity to the QD qubits allows us to sense minute variations of local potentials induced by charge movement in between QDs.

Our proposed self-organized Ge QDs arrays with self-aligned electrodes offer configurable flexibility in constructing QD-qubits or QD-SETs, depending on the c-Si ridges.
serving as inter-QD coupling barriers or simply acting as reservoirs. Using our proposed fabrication processes for self-aligned external electrodes of plunger gates, barrier gates, and reservoirs (Figure 2), each QD within the array is individually addressable by four self-aligned electrodes, that is, two poly-Si (or polycide) barrier gates (or one barrier gate and one reservoir), one poly-Si (or polycide) plunger gate, and a common poly-Si (or polycide) layer located in the center of the array. The barrier gates capacitively adjust inter-QD interactions within the coupling barriers of Si$_3$N$_4$ spacer/c-Si ridge through a thin SiO$_2$ layer, whereas the QD potential itself could be independently adjusted by means of the plunger gates or by the common electrode in the center of the array coupled by the newly-grown cladding layers of SiO$_2$. For our demonstrated OQD array arrangements, possible QD device configurations are proposed in Figure 8. Figure 8a is a suggested coupled QDs configuration for a qubit including DQDs, one barrier gate over the coupling barrier of Si$_3$N$_4$ spacer/c-Si fanout-ridge, two plunger gates over the cladding oxide/Ge QDs, and two source/drain reservoirs. A QD-SET configuration comprising a single Ge QD, Si$_3$N$_4$ spacer layers as tunnel barriers, c-Si ridges as source/drain reservoirs, and a poly-Si plunger gate is proposed in Figure 8b. Another possible configuration for a SET-inverter shown in Figure 8c comprises two QD-SETs connected in series by sharing the same c-Si ridge as reservoirs and modulated by the common poly-Si plunger gate at the center of the array. Figure 8d is a proposed configuration of six QDs in a circular-ring arrangement and closely-integrated with two SETs located at the left and right terminals for proximal charge-sensing.

**Figure 8.** Possible configurations and layouts of Ge QD quantum electronic devices. (a) coupled DQDs as a qubit; (b) a QD-SET; (c) a SET logic inverter comprising two QD-SETs connected in series; and (d) a chain of QD-qubits integrated with two charge sensors of SETs.

### 4.6. Proof-of-Principle Ge-QD Single-Hole Transistors Operation

Based on our proposed self-organized heterostructures (Figure 8b) of c-Si (source)/Si$_3$N$_4$/Ge-QD/Si$_3$N$_4$/c-Si (drain) in combination with self-aligned poly-Si electrodes (plunger gates), we have fabricated and demonstrated Ge-QD SHTs operation at 77 K. Figure 9 shows experimental characteristics of $I_D$-$V_D$-$V_G$ curves (Figure 9a) and Coulomb stability diagram (Figure 9b) of $G_0$ contour plot measured at temperature of 77 K. Clear oscillatory current behaviors and well-sealed Coulomb diamonds are testament to the proof-of-principle Ge-QD electronic devices operation. Each oscillatory current peak corresponds to a change of one additional hole within the Ge QDs as a result of strong...
Coulomb blockade effect. Each node between Coulomb diamonds represents one additional hole tunneling through one-particle energy levels or overcoming particle Coulomb interactions. Estimated single addition energy for holes through the Ge QDs are larger than 25 meV from the slopes and voltage periodicity of the corresponds diamonds in Figure 9b.

Figure 9. (a) $I_d$-$V_d$-$V_G$ curves and (b) Coulomb stability diagram of Ge-QD SHTs measured at $T = 77$ K.

5. Conclusions

An ingenious combination of lithography and self-assembled growth has allowed us to have accurate control over the placement, shapes and sizes of our “designer” Ge QDs. One novel implementation is the fabrication of closely coupled Ge QDs at designated included-angle locations of specially designed c-Si fanout-ridges providing a common platform for creating diverse QD-based quantum-electronic devices. The appeal of our Ge QD fabrication approach lies in the engineering advantages of positioning the desired number of size-tunable spherical Ge QDs at designated locations. These size-tunable Ge QDs not only share an inter-QD coupling barrier of Si$_3$N$_4$ spacer layers/c-Si ridges in a self-organized manner, but are also electrically addressable by self-aligned electrodes. We have successfully demonstrated controllable coupling barriers of Si$_3$N$_4$ spacers/c-Si ridges and tunneling barriers of thermally grown SiO$_2$, respectively. All Ge QDs within our designer QD arrays are flexible for the configuration design and fabrication of qubits or readout SETs as desired, depending on the c-Si ridges serving as inter-QD coupling barriers or simply acting as reservoirs. Our proposed Ge-QD array approach offers, for the first time, a multi-dimensional parameter space for engineering novel QD electronic devices and optimizing their performance.

Author Contributions: Conceptualization, P.-W.L. and I.-H.W.; Methodology, I.-H.W. and P.-Y.H.; Validation, P.-Y.H., H.-C.L. and K.-P.P.; Formal Analysis, K.-P.P., H.-C.L. and T.G.; Data Curation, P.-W.L. and I.-H.W.; Writing—Original Draft Preparation, P.-W.L. and I.-H.W.; Writing—Review & Editing, T.G. and P.-W.L.; Supervision, P.-W.L.; Funding Acquisition, P.-W.L. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the Ministry of Science and Technology, Republic of China (MOST 109-2221-E-009-022-MY3 and 108-2221-E-009-007-MY3).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data presented in this study are available on request from the corresponding author.

Conflicts of Interest: The authors declare no conflicts of interest.
Nomenclature

Abbreviations | Full Names
--- | ---
BG | barrier gate
CMOS | complementary metal-oxide-semiconductor
CB | coupling barrier
DQDs | double quantum dots
EBL | electron-beam lithography
EDS | energy dispersive x-ray spectroscopy
Dit | interface trap density
LPCVD | low-pressure chemical vapor deposition
OQDs | octuple QDs
PL | photoluminescence
PG | plunger gate
QQDs | quadruple QDs
qubit | quantum bit
QD | quantum dot
SEM | scanning electron microscopy (SEM)
STEM | scanning transmission electron microscopy
SAED | selected area electron diffraction
SOI | silicon-on-insulator
SET | single-electron transistor
SHT | single-hole transistor
TEM | transmission electron microscopy
TQDs | triple quantum dots
2DEG | two-dimensional electron gas
2DHG | two-dimensional hole gas
VLSI | very large scale integrated circuits
XRD | X-ray diffraction

References

1. Mi, X.; Benito, M.; Putz, S.; Zajac, D.M.; Taylor, J.M.; Burkind, G.; Petta, J.R. A coherent spin–photon interface in silicon. Nature 2018, 555, 599–603, https://doi.org/10.1038/nature25769.
2. Mehta, K.K.; Bruzewicz, C.D.; McConnell, R.; Ram, R.J.; Sage, J.M.; Chiaverini, J. Integrated optical addressing of an ion qubit. Nat. Nanotechnol. 2016, 11, 1066–1070, https://doi.org/10.1038/nnano.2016.139.
3. Devoret, M.H.; Schoelkopf, R.J. Superconducting Circuits for Quantum Information: An Outlook. Science 2013, 339, 1169–1174, https://doi.org/10.1126/science.1231930.
4. London, P.; Scheuer, J.; Cai, J.; Schwarz, I.; Retzker, A.; Plenio, M.B.; Katagiri, M.; Teraji, T.; Koizumi, S.; Isoya, J.; et al. Detecting and Polarizing Nuclear Spins with Double Resonance on a Single Electron Spin. Phys. Rev. Lett. 2013, 111, 067601, https://doi.org/10.1103/physrevlett.111.067601.
5. Li, H.-O.; Cao, G.; Yu, G.-D.; Xiao, M.; Guo, G.-C.; Jiang, H.-W.; Guo, G.-P. Conditional rotation of two strongly coupled semiconductor charge qubits. Nat. Commun. 2015, 6, 7681, https://doi.org/10.1038/ncomms8681.
6. Samkharadze, N.; Zheng, G.; Kalhor, N.; Brousse, D.; Sammak, A.; Mendes, U.C.; Blais, A.; Scappucci, G.; Vandersylen, L.M.K. Strong spin-photon coupling in silicon. Science 2018, 359, 1123–1127, https://doi.org/10.1126/science.aar4054.
7. Tosi, G.; Mohiyaddin, F.A.; Schmitt, V.; Tenberg, S.; Rahman, R.; Klimeck, G.; Morello, A. Silicon quantum processor with robust long-distance qubit couplings. Nat. Commun. 2017, 8, 1–11, https://doi.org/10.1038/s41467-017-00378-x.
8. Pillarisetty, R.; Thomas, N.; George, H.; Singh, K.; Roberts, J.; Lampert, L.; Amin, P.; Watson, T.; Zheng, G.; Torres, J.; et al. Qubit Device Integration Using Advanced Semiconductor Manufacturing Process Technology. 2018, 6.3.1–6.3.4, https://doi.org/10.1109/iedm.2018.8614624.
9. Veldhorst, M.; Eenink, H.G.J.; Yang, H.; Dzurak, A.S. Silicon CMOS architecture for a spin-based quantum computer. Nat. Commun. 2017, 8, 1–8, https://doi.org/10.1038/s41467-017-01905-6.
10. Yoneda, J.; Takeda, K.; Otsuka, T.; Nakajima, T.; Delbecq, M.; Allison, G.; Honda, T.; Kodera, T.; Oda, S.; Hoshi, Y.; et al. A quantum-dot spin qubit with coherence limited by charge noise and fidelity higher than 99.9%. Nat. Nanotechnol. 2017, 13, 102–106, https://doi.org/10.1038/s41565-017-0014-x.
11. Watson, T.F.; Philips, S.G.J.; Kawakami, E.; Ward, D.; Scarlino, P.; Veldhorst, M.; Savage, D.; Lagally, M.G.; Friesen, M.; Coppersmith, S.; et al. A programmable two-qubit quantum processor in silicon. *Nature* 2018, *555*, 633–637, https://doi.org/10.1038/nature25766.

12. Maurand, R.; Jehl, X.; Kotekar-Pathil, D.; Corna, A.; Bohuslavskiy, H.; Laviéville, R.; Hutin, L.; Barraud, S.; Vinet, M.; Sanquer, M.; et al. A CMOS silicon spin qubit. *Nat. Commun.* 2016, *7*, 13357, https://doi.org/10.1038/ncomms13357.

13. Meunier, T.; Hutin, L.; Bertrand, B.; Thonnart, Y.; Pillonnet, G.; Billiot, G.; Jacquinot, H.; Casse, M.; Barraud, S.; Kim, Y.-J.; et al. Towards scalable quantum computing based on silicon spin. *2019*, https://doi.org/10.23919/vlsit.2019.8776562.

14. Pillarissetty, R.; George, H.C.; Watson, T.F.; Lampert, L.; Thomas, N.; Bojariski, S.; Amin, P.; Caudillo, R.; Henry, E.; Kashani, N.; Keys, P.; Kotlyar, R.; Luthi, F.; Michalak, D.; Millard, K.; Roberts, J.; Torres, J.; Zieut; O.; Krähenmann, T.; Zwerwer, A.-M.; Veldhorst, M.; Scappucci, G.; Vandersypen, L.M.K.; Clarke, J.S. High volume electrical characterization of semiconductor qubits. In *2019 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 7–11 December 2019, pp. 737–740.

15. Masrurah, H.; Diniaty, A. Development of Chem in Action instructional media based on drill and practice in chemical equilibrium material for students in senior high school. *2020*, 2229, 020005, https://doi.org/10.1063/5.0002913.

16. Yang, C.H.; Leon, R.C.C.; Hwang, J.C.C.; Saraiva, A.; Tanttu, T.; Huang, W.; Lemyre, J.C.; Chan, K.W.; Tan, K.Y.; Hudson, F.E.; et al. Operation of a silicon quantum processor unit cell above one kelvin. *Nature* 2020, *580*, 350–354, https://doi.org/10.1038/s41586-020-2171-6.

17. Zwanenburg, F.A.; Dzurak, A.; Morello, A.; Simmons, M.; Hollenberg, L.; Klimeck, G.; Rogge, S.; Coppersmith, S.; Eriksson, M.A. Silicon quantum electronics. *Rev. Mod. Phys.* 2013, *85*, 961–1019, https://doi.org/10.1103/revmodphys.85.961.

18. Angus, S.J.; Ferguson, A.J.; Dzurak, A.S.; Clark, R.G. Gate-Defined Quantum Dots in Intrinsic Silicon. *Nano Lett.* 2007, *7*, 2051–2055, https://doi.org/10.1021/nl070949k.

19. Klos, J.; Sun, B.; Beyer, J.; Kindel, S.; Hellmich, L.; Knoch, J.; Schreiber, L.R. Spin Qubits Confined to a Silicon Nano-Ridge. *Appl. Sci.* 2019, *9*, 3823, https://doi.org/10.3390/app9183823.

20. Zajac, D.M.; Hazard, T.M.; Mi, X.; Wang, K.; Petta, J.R. A reconfigurable gate architecture for Si/SiGe quantum dots. *Appl. Phys. Lett.* 2015, *106*, 223507, https://doi.org/10.1063/1.4922429.

21. Andrews, R.W.; Jones, C.; Reed, M.D.; Jones, A.M.; Ha, S.D.; Jura, M.P.; Kerckhoff, J.; Levendov, M.; Meenehan, S.; Merkel, S.T.; et al. Quantifying efficiency and leakage in an encoded Si/Ge triple-dot qubit. *Nat. Nanotechnol.* 2019, *14*, 747–750, https://doi.org/10.1038/s41565-019-0500-4.

22. Takakura, T.; Nori, A.; Obata, T.; Otsuka, T.; Yoned, J.; Yoshida, K.; Tarucha, S. Single to quadruple quantum dots with tunable tunnel couplings. *Appl. Phys. Lett.* 2014, *104*, 113109, https://doi.org/10.1063/1.4869108.

23. Volk, C.; Zwerver, A.M.J.; Mukhopadhyay, U.; Eendebak, P.T.; Van Diepen, C.J.; Dehollain, J.P.; Hensgens, T.; Fujita, T.; Reichl, C.; Wegscheider, W.; et al. Loading a quantum-dot based “Qubyte” register. *npj Quantum Inf.* 2019, *5*, 29, https://doi.org/10.1038/s41534-019-0146-y.

24. Thorbeck, T.; Zimmerman, N.M. Formation of strain-induced quantum dots in gated semiconductor nanostructures. *AIP Adv.* 2015, *5*, 087107, https://doi.org/10.1063/1.4928320.

25. Brauns, M.; Amilonov, S.V.; Spruijtjenburg, P.C.; Zwanenburg, F.A. Palladium gates for reproducible quantum dots in silicon. *Sci. Rep.* 2018, *8*, 1–8, https://doi.org/10.1038/s41598-018-24004-y.

26. Tarucha, S.; Austing, D.G.; Honda, T.; van der Hage, R.J.; Kowenoven, L.P. Shell Filling and Spin Effects in a Few Electron Quantum Dot. *Phys. Rev. Lett.* 1996, *77*, 3613–3616, https://doi.org/10.1103/physrevlett.77.3613.

27. Horibe, K.; Kodera, T.; Oda, S. Lithographically defined few-electron silicon quantum dots based on a silicon-on-insulator substrate. *Appl. Phys. Lett.* 2015, *106*, 083111, https://doi.org/10.1063/1.4913321.

28. Mizokuchi, R.; Oda, S.; Kodera, T. Physically defined triple quantum dot systems in silicon on insulator. *Appl. Phys. Lett.* 2019, *114*, 073104, https://doi.org/10.1063/1.5063741.

29. Zhou, Y.; Han, W.; Chang, L.-T.; Xiu, F.; Wang, M.; Oehme, M.; Fischer, I.A.; Schulze, J.; Kawakami, R.K.; Wang, K.L. Electrical spin injection and transport in germanium. *Phys. Rev. B* 2011, *84*, 125323, https://doi.org/10.1103/physrevb.84.125323.

30. Hendrickx, N.; Franke, D.P.; Sammak, A.; Scappucci, G.; Veldhorst, M. Fast two-qubit logic with holes in germanium. *Nature* 2020, *577*, 487–491, https://doi.org/10.1038/s41586-019-1919-3.

31. Froning, F.N.M.; Rehmann, M.K.; Ridderbos, J.; Brauns, M.; Zwanenburg, F.; Li, A.; Bakkers, E.P.A.M.; Zumbühl, D.M.; Braakman, F.R. Single, double, and triple quantum dots in Ge/Si nanowires. *Appl. Phys. Lett.* 2018, *113*, 073102, https://doi.org/10.1063/1.5042501.

32. Vukusic, L.; Kukucka, J.; Watzinger, H., and Katsaros, G., Fast hole tunneling times in germanium hut wires probed by single-shot reflectometry, *Nano Lett.* 2017, *17*, 5706.

33. Scappucci, G.; Klœfke, C.; Zwanenburg, F.A.; Loss, D.; Myronov, M.; Zheng, J.-J.; De Franceschi, S.; Katsaros, G.; Veldhorst, M. The germanium quantum information route. *Nat. Rev. Mater.* 2020, *6*, 926–943, https://doi.org/10.1038/s41786-020-00262-z.

34. Hendrickx, N.W.; Veldhorst, M. An array of four germanium qubits. *Nature* 2021, https://doi.org/10.1038/s41586-021-01116-6.

35. Kuo, M.H.; Wang, C.C.; Lai, W.T.; George, T.; Li, P.W. Designer Ge quantum dots on Si: A heterostructure configuration with enhanced optoelectronic performance. *Appl. Phys. Lett.* 2012, *101*, 223107, https://doi.org/10.1063/1.4768292.

36. Liao, P.H.; Kuo, M.H.; Tien, C.W.; Chang, Y.L.; Hong, P.Y.; George, T.; Lin, H.C.; Li, P.W. Self-organized gate stack of Ge nanosphere/SiO2/Si1-xGex enables Ge-based monolithically-integrated electronics and photonics on Si platform. *2018*, 157–158, https://doi.org/10.1063/1.5106959.
37. Huang, T.-L.; Peng, K.-P.; Chen, C.-L.; Lin, H.-C.; George, T.; Li, P.-W. Tunable diameter and spacing of double Ge quantum dots using highly-controllable spacers and selective oxidation of SiGe. Sci. Rep. 2019, 9, 1–8, https://doi.org/10.1038/s41598-019-47806-0.

38. Peng, K.-P.; Chen, C.-L.; Tang, Y.-T.; Kuo, D.; George, T.; Lin, H.-C.; Li, P.-W. Self-organized Pairs of Ge Double Quantum Dots with Tunable Sizes and Spacings Enable Room-Temperature Operation of Qubit and Single-Electron Devices. 2019, 37.4.1–37.4.4, https://doi.org/10.1109/iedm19573.2019.8993440.

39. Chen, K.-H.; Wang, C.-C.; George, T.; Li, P.-W. The role of Si interstitials in the migration and growth of Ge nanocrystallites under thermal annealing in an oxidizing ambient. Nanoscale Res. Lett. 2014, 9, 339, https://doi.org/10.1186/1556-276x-9-339.

40. George, T.; Li, P.W.; Chen, K.H.; Peng, K.P.; Lai, W.T. ‘Symbiotic’ semiconductors: Unusual and counter-intuitive Ge/Si/O interactions. J. Phys. D: Appl. Phys. 2017, 50, 105101, https://doi.org/10.1088/1361-6463/aa59ab.

41. Chen, K.H.; Wang, C.C.; George, T.; Li, P.W. The pivotal role of SiO formation in the migration and Ostwald ripening of Ge quantum dots. Appl. Phys. Lett. 2014, 105, 122102, https://doi.org/10.1063/1.4896504.

42. Chen, G.-L.; Kuo, D.M.T.; Lai, W.-T.; Li, P.-W. Tunneling spectroscopy of a germanium quantum dot in single-hole transistors with self-aligned electrodes. Nanotechnology 2007, 18, https://doi.org/10.1088/0957-4484/18/47/475402.

43. Chen, I.-H.; Chen, K.-H.; Lai, W.-T.; Li, P.-W. Single Germanium Quantum-dot Placement Along With Self-Aligned Electrodes for Effective Management of Single Charge Tunneling. IEEE Trans. Electron Devices 2012, 59, 3224–3230, https://doi.org/10.1109/TED.2012.2217973.

44. Chen, I.H.; Lai, W.T.; Li, P.W. Realization of solid-state nanothermometer using Ge quantum-dot single-hole transistor in few-hole regime. Appl. Phys. Lett. 2014, 104, 243506, https://doi.org/10.1063/1.4884296.

45. Chen, K.-H.; Chien, C.-Y.; Li, P.-W. Precise Ge quantum dot placement for quantum tunneling devices. Nanotechnology 2009, 21, 055302, https://doi.org/10.1088/0957-4484/21/5/055302.

46. Liao, P.H., Hsu, T.C., Chen, K.H., Cheng, T.H., Hsu, T.M., Wang, C.C., George, T., and Li, P.W. Size-tunable strain engineering in Ge nanocrystals embedded within SiO2 and SiN4. Appl. Phys. Letts. 2014, 105, 172106, https://doi.org/10.1063/1.4900942.

47. Kuo, Y.-H.; Chiu, S.-H.; Tien, C.-W.; Lin, S.-D.; Chang, W.-H.; George, T.; Lin, H.-C.; Li, P.-W. Nitride-stressor and quantum-size engineering in Ge quantum-dot photoluminescence wavelength and exciton lifetime. Nano Futur. 2020, 4, 015001, https://doi.org/10.1088/2399-1984/ab794d.

48. Kuo, M.H.; Chou, S.K.; Pan, Y.W.; Lin, S.D.; George, T. and Li, P.W. “Embedded Emitters”: Direct bandgap Ge nanodots within SiO2. J. Appl. Phys. 2016, 120, 233106, https://doi.org/10.1063/1.4972219.

49. Peng, K.-P.; Kuo, Y.-H.; Chang, L.-H.; Hsiao, C.-N.; Chung, T.-F.; George, T.; Lin, H.-C.; Li, P.-W. Silicon nitride engineering: Role of hydrogen-bonding in Ge quantum dot formation. Semicond. Sci. Technol. 2020, 35, 105018, https://doi.org/10.1088/1361-6641/abaa2a.

50. Gurvich, L. V.; Iorish, V. S.; Yungman, V. S.; Dorofeeva, O. V. Thermodynamic properties as a function of temperature, In CRC Handbook of Chemistry and Physics, 84th ed.; Lide, D. R., Eds.; CRC Press: Boca Raton, FL, USA, 2003, pp. 5-75–5-84.

51. Chien, C.Y., Chang, Y.J., Chen, K.H., Lai, W.T., George, T., Scherer, A., and Li, P.W. Nanoscale, catalytically enhanced local oxidation of silicon-containing layers by ‘burrowing’ Ge quantum dots. Nanotechnology 2011, 22, 435602, https://doi.org/10.1088/0957-4484/22/43/435602.

52. Peng, K.-P.; Huang, T.-L.; George, T.; Lin, H.-C.; Li, P.-W.; George, T. Ge nanodot-mediated densification and crystallization of low-pressure chemical vapor deposited SiO2N4 for advanced complementary metal-oxide-semiconductor photonics and electronics applications. Nanotechnology 2019, 30, 405201, https://doi.org/10.1088/1361-6528/ab2d4a.

53. Lai, W.T., Yang, K.C., Liao, P.H., George, T., and Li, P.W. Gate-stack engineering for self-organized Ge-dot/SiO2/SiGe-shell MOS capacitors. Frontiers in Materials 2019, 3, 00005, https://doi.org/10.3389/fmats.2016.00005.

54. Chen, H.-Y.; Peng, K.-P.; George, T.; Lin, H.-C.; Li, P.-W. Coordinated and Simultaneous Formation of Paired Ge Quantum Dots by Thermal Oxidation of Designer Poly-SiGe Spacer Structures. IEEE Trans. Nanotechnol. 2020, 19, 436–438, https://doi.org/10.1109/tnano.2020.2991429.

55. Stekolnikov, A.A.; Bechtstedt, F. Shape of free and constrained group-IV crystallites: Influence of surface energies. Phys. Rev. B 2005, 72, 125326, https://doi.org/10.1103/physrevb.72.125326.