COMPARATIVE STUDY OF CMOS FRACTIONAL-N SYNTHESIZER BASED ON PHASE LOCKED LOOP- A REVIEW

Priyanka Verma
Department of ECE
Deenbandhu Chhotu Ram University of Science and Technology Murthal, Sonepat (Haryana), India

Dr. Rekha Yadav
Department of ECE
Deenbandhu Chhotu Ram University of Science and Technology Murthal, Sonepat (Haryana), India

Abstract—In the area of communication and wireless system PLL plays an important role for the frequency synthesizers. CMOS fractional-N synthesizer that mainly depend on PLL (phase locked loop), PLL has various application in many areas such as in frequency synthesizer, phase modulation and demodulation, frequency modulation and demodulation, data and clock recovery circuit as well as in tacking filters. The stability and the tuning range of these synthesizers mainly based on PLL. Comparison on different type of frequency synthesizers such as fractional–N synthesizer are presented and different type of parameters for the fractional- N synthesizers such as spur, power dissipation, loop bandwidth, switching speed, lock in range and phase noise are defined for the fractional-N synthesizer.

Keywords—Fractional-N Synthesizer, PLL (Phase locked loop), CMOS (Complementary metal oxide semiconductor), voltage control oscillator, Integer-N Synthesizer.

I. INTRODUCTION

An electronic circuit is generally required in order to get a range of frequency from the single frequency that is called recurrence synthesizers. The recurrence synthesizers are of two kinds Integer-N and Fractional-N synthesizers. Integer- N Synthesizers is conventional synthesizers where small input frequency is applied as an input or reference frequency. The channel spacing is also small in the integer-N synthesizers. Synthesizer configuration has demonstrated a troublesome undertaking for a considerable length of time, producing many RF combination methods. RF synthesizers commonly utilize stage locking loop. The conventional synthesizer [1] is given in fig1. In integer-N synthesizers, the yield channel dividing is equal to the reference recurrence. To get the better results of various parameters such as channel spacing, loop bandwidth, resolution and fractional spur fractional-N recurrence is presented. Different field of fragmentary N synthesizers has presented many procedures in the previous a very long while. Sigma delta fractional-N recurrence synthesizers have gotten well known for spectral purity applications since it gives fine recurrence resolutions for accomplishing low stage turbulence [3-5]. In the sigma delta fragmentary-N recurrence [2, 6, 7], the false presentation is improved through sigma delta adjustment by the Flip Flops. Quantization turbulence presented by Dithering the partition value of high frequency is formed, with the goal that it is considerably separated by the synthesizer elements. The formed quantization noise consistently directions at high frequencies Parity, that representing a high noise data transmission exchange off, which means closed loop move speeds for less stage turbulence synthesizers. The exchange off reasonably disregard the focal idea behind fragmentary N synthesizer, which generally extend synthesizer information transmission also, besides in the sigma delta incomplete N synthesizer, fallen turbulence adds to the in-band organize turbulence [3] in view of nonlinearity in loop. As of late, techniques dependent on divider-less PLL have likewise been proposed. Divider-less PLL structures, which include sub sampling PLL [8] and injection locked PLL [9-13], have accounted for accomplish better stage turbulence than the customary PLL models. In the partial infusion locking technique abuses the multiphase yields of a oscillator in form of ring for better repeat goals, anyway the fragmentary number can’t be optional concerning the foreordained numbers of the times of the oscillator. To gain the superior goals, the hardware must be extended exponentially [6]. In spite of the way that a bit of uncovered all-computerized PLLs can perform partial N blend, they require incredibly exact TDCs and must be manufactured in CMOS advancements [7], [8]. Fractional –N synthesizers contain many blocks that are phase recurrence detector, current sink source, filter section II consists of literature study. Section III defines the basic blocks of PLL synthesizer design of circuit for different fractional-N synthesizers. Section IV defines the various architecture of fractional-N synthesizer. Section V defines the various performance parameters of the fractional-N synthesizers. Section VI defines the comparison table of different fractional-N Synthesizers performance parameters for the
previous research works. Section VII defines the conclusion of this presented work.

II. LITERATURE STUDY

S-Y yang et.al [25] describe all advanced recurrence synthesizers with powerfully reconfirmed digital loop in 90nm cmos technology. The various performance variables such as power scaling, locking speed and division ratio improved. It could be achieved by dual mode phase and frequency detection scheme.

Ebrahim et.al [24] describe the wideband fractional-N synthesizer is proposed based on 0.18um cmos technology. This structure used synthesizers which is very simple and having low power consumption and low output jitter.

C. hsu et.al [17] describe the digital fractional-N frequency synthesizer which is implemented using 0.13um cmos technology. This architecture used GRO-TDC.

Chan Yang et.al [21] proposed a fractional synthesizer which is based on scheme i.e. automatic frequency calibration (AFC). The AFC circuit applied to cmos recurrence synthesizers which quantifies the lock time. It is implemented using 0.18um cmos technology.

Pyoung Won et.al [22] defines a fractional-N Synthesizers that depends on offset phase locked loop [OPLL]. This synthesizer implemented using 0.13um cmos technology. It accomplishes 9 db of noise decrease when contrasted with ordinary PLL and consumes 3.2mw power.

III. BASIC BLOCKS OF PLL SYNTHESIZER

Fig 1 defines the conventional synthesizers which comprises of different blocks, for example PFD (phase and recurrence indicator), charge pump, low pass filter and voltage controlled oscillator (VCO) and multiplier.

The Function Performed by the various blocks are as follows:

A. PFD (phase and frequency detector) –

This detector generally used for comparison between signals that is the feedback signal and the input signal or reference signal that is applied to the input. The output is generated that is phase difference of the two signal. It is also known as phase error. The stage recurrence indicator (PFD), which helps PLLs accomplish synchronous stage and recurrence blunder recognition, is a key practical square and assumes a significant job in improving the presentation of the entire PLL framework [14].

B. CP (Charge pump) –

The PFD generates the two signals up signal and down signal which are generally applied to the CP which produces control signal which is to be applied across the loop filter.

C. Passive low pass Filter –

Loop filter is basically a filter which improves the stability and is required for removing unwanted frequency component from the PFD. The oscillation produced by the VCO depends on the output of filter. Various parameters get affected like stability, loop bandwidth and phase noise.

D. VCO (voltage controlled oscillator) –

The yield of the low pass channel gives the voltage which is essential for generating the frequency of oscillator for the voltage controlled oscillator. Different types of oscillator can be used for the VCO such as LC and Rind oscillator. LC oscillator have certain drawback that the adjustment range is small and cost is high as well as power consumption is high, so generally Ring oscillator is used in which odd number of delay stages are used. So that it forms a ring around the loop. Thus, VCO plays an important role in the frequency synthesizers. Its functioning depends on the charge pump. Charge pump is mainly responsible for generating the control voltage which generally increase or decrease the frequency. The delay cell [15] and ring oscillator utilized in the synthesizer. LC-tank oscillators have indicated great stage turbulence. Be that as it may, there are a few weaknesses. To start with, the tuning scope of a LC is generally low when contrasted with ring oscillators. The yield recurrence may drop out of the ideal range within the sight of procedure variety. Second, the stage turbulence execution of the oscillators profoundly relies upon the quality factor of on-chip winding
inductors. For most advanced CMOS forms, it is hard to get a quality factor of the inductor bigger than three. In this manner, some additional preparing steps might be required. At last, on-chip winding inductors possess a ton of chip zone, which is unfortunate for cost and yield contemplations. Ring oscillators can be effectively incorporated on-chip with no additional preparing steps. Ring oscillators regularly possess less chip region, which improves both the yield and the expense.

E. Frequency Divider –
Frequency divider plays significant job in the fractional-N Synthesizers. The series of flip flops are used to generate the frequency divider.

IV. VARIOUS ARCHITECTURE ARE USED IN THE PREVIOUS RESEARCH FOR THE FRACTIONAL-N SYNTHESIZERS

Some of which are as follows-

A. Architecture proposed by HOSSEINI et.al [2019] –
In this paper a synthesizer is proposed which is simple. It is based on analog PLL architecture having the reference frequency is 50Hz and output frequency is (2.1 - 2.5) GHz. The bandwidth is 5MHZ and power consumption is 36mw. This architecture is executed using 0.18um cmos process. FVC used in loop 2 is presented [24].

B. Architecture proposed by Jeong et.al [2009] –
A fractional-N synthesizer proposed with the automatically frequency calibration scheme. This design is executed utilizing 0.18um cmos process possess the area 0.01mm². The phase noise in this comes out to be -113dbc/Hz at 1MHZ. Power utilization in this architecture is 23mw from 1.8volt supply. The uncertainty of phase relationship is also eliminated with the two phase reference clock and VCO clock comparison [21].

C. The Architecture proposed by Heng et.al [2003] –
A 1.8 GHZ partial-N recurrence synthesizers is proposed which is actualized in 0.6um cmos. The spurious tones get eliminated with the multiphase vco. The power consumption is 52mw from a 3.3v. The phase noise is less than -80dbc/Hz within 20KHz loop bandwidth. The fine frequency resolution 1.8 GHZ is achievable and phase mismatch error with a multiphase VCO can be minimized [23].

D. Architecture proposed by Hsu et.al [2008] –
In this paper digital fractional-N frequency synthesizer is presented. It presents an architecture that utilizes a gated ring oscillator TDC with 6ps resolution. This design is actualized in a 0.13um cmos process having possesses 0.95mm² dynamic region. The power dissipation is 39mw for core parts and 8mw for oscillator output buffer. An interfacing is utilized, for example, DAC put between filter and VCO the noise comes
out to be 3.67GHz with a reference of 50MHz achieves -108dBc/Hz and -150dBc/Hz at 400 KHz and 20 MHz offsets respectively [17].

and Damping ratio (\(\xi\)) for 3db Bandwidth. 3db bandwidth can be given as:

\[
\omega_{3db} = \frac{2\xi \omega_n}{\sqrt{1 + 2\xi^2 + \frac{\xi}{1 + 2\xi^2}}}
\]

C. PHASE NOISE –
The performance of the fragmentary–N synthesizers relies upon the stage noise. Hence it is the main parameter for the system. Another name for the phase noise is phase jitter. The phase noise can decrease by keeping the Bandwidth as large as possible.

D. LOCK IN RANGE –
locked state is frequency range so that the phase error remains constant or zero. Which is estimated between the yield of the VCO and the reference signal. To remain the phase error constant a control mechanism is generally used for the synthesizers.

E. SWITCHING SPEED –
Switching speed is the switching time or settling time. It defines how the output logics states changes in order to get output for its changing input state under the certain condition.

\[
T_s = \frac{4}{\xi \omega_n}
\]

F. POWER DISSIPATION –
Power utilization is the one of important parameter. It is the biggest challenge as we deal with the very large scale integration (VLSI). It must be as small as possible for the given voltage supply. Low power consumption has many advantages. Power must be optimized for the satisfied results in the research work.

VI. COMPARISON TABLE
Different architecture of fractional-N PLL synthesizers and its performance parameters are studied. The comparison of different fractional-N synthesizers can be explained as by the following comparison table.
VII. CONCLUSION

Study of various Fractional-N PLL Synthesizer and comparative analysis of performance parameter is done. Analog PLL [24] presented better lock time and bandwidth as compared to other architecture. In the DPLL [19] have better power dissipation. The architecture GRO-TDC depicts improved output frequency range [17] and better tuning range.

VIII. ACKNOWLEDGEMENT

I would like to Thank you to all those who have helped me in caring out this study.

IX. REFERENCE

[1] B. Razavi. (2012). RF microelectronics. int, Pearson Education International.

[2] Riley T.A., Copeland M.A., and Kwasniewski T.A., (1993). Delta-sigma modulation in fractional-N frequency synthesis, in IEEE journal of solid-state circuits, vol. 28, no. 5, (pp. 553-559).

[3] Chien H.M. et al. (2004). A 4GHz fractional-N synthesizer for IEEE 802.11a, in 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No. 04CH37525), (pp. 46-49).

[4] Pamarti S., Jansson L., and Galton I. (2004). A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation, in IEEE Journal of Solid-State Circuits, vol. 39, no. 1, (pp. 49-62).

[5] Temporiti E., Albasini G., Bietti I., Castello R., and Colombo M. (2004). A 700-kHz bandwidth/spl Delta/spl Sigma/spl Delta/spl Fractional synthesizer with spurs compensation and linearization techniques for wedma applications, in IEEE Journal of Solid-State Circuits, vol. 39, no. 9, (pp. 1446-1454).

[6] Galton I. (2002). Delta-sigma data conversion in wireless transceivers, in IEEE Transactions on Microwave Theory and Techniques, vol. 50, no. 1, (pp. 302-315).

[7] Rhee W., Song B.S. and Ali A. (2000). A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order/spl Delta/spl Sigma/modulator, in IEEE Journal of Solid-State Circuits, vol. 35, no. 10, (pp. 1453-1460).

[8] Gao X., Klumperink E.A., Bohsali M., and Nauta B. (2009). A low noise sub- sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by $N^2$, in IEEE Journal of solid-state circuits, vol. 44, no. 12, (pp. 3253-3263).

[9] Lee J. and Wang H. (2009). Study of sub harmonically injection-locked PLLs, in IEEE Journal of Solid-State Circuits, vol. 44, no. 5, (pp. 1539-1553).

[10] Liang C.F. and Hsiao K.J. (2011). An injection-locked ring PLL with self- aligned injection window, in IEEE International Solid-State Circuits Conference, (pp.90-92).

[11] Huang Y.C. and Liu S.I. (2013). A 2.4-GHz sub-harmonically injection- locked PLL with self-calibrated injection timing, in IEEE Journal of Solid-State Circuits, vol. 48, no. 2, (pp. 417-428).

[12] Lee I.T., Chen Y.J., Liu S.I., Jou C.P, F.-L. Hsueh F.L., and Hsieh H.H. (2013). A divider-less sub-harmonically injection-locked PLL with self- adjusted injection timing, in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, (pp. 414-415).

[13] Park P., Park J., Park H., and Cho S. (2012). An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS, in 2012 IEEE International Solid-State Circuits Conference, (pp. 336-337).

[14] Lan J., Lai F., Gao Z., Ma H., and Zhang J. (2009). A nonlinear phase frequency detector for fast-lock phase-locked loops, in 2009 IEEE 8th International Conference on ASIC, (pp. 1117-1120).

[15] Yan W.S.T. and Luong H.C. (2001). A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator, in IEEE Transactions on circuits and systems II: analog and digital signal processing, vol. 48, no. 2, (pp. 216-221).

[16] Djemouai A., Sawan M.A., and Slama M. (2001). New frequency-locked loop based on CMOS frequency-to-voltage converter: Design and implementation, in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 5, (pp. 441-449).

[17] Hsu C., Straayer M., and Perrott M. (2008). A low-noise, wide-BW 3.66 Hz digital fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation, in ISSCC 2008 Dig. Tech. Papers, (pp. 340-341).
[18] Chang W.S., Huang P.C., and Lee T.C. (2014). A fractional-N divider-less phase-locked loop with a sub sampling phase detector, in IEEE Journal of Solid-State Circuits, vol. 49, no. 12, (pp. 2964-2975).

[19] Jee D.W., Seo Y.H., Park H.J., and Sim J.Y. (2012). A 2 GHz Fractional-N Digital PLL with 1b Noise Shaping DeltaSigma TDC, in IEEE Journal of Solid-State Circuits, vol. 47, no. 4, (pp. 875-883).

[20] Wang K.J., Swaminathan A., and Galton I. (2008). Spurious tone suppression techniques applied to a wide-bandwidth 2.4 GHz fractional-N PLL, in IEEE Journal of Solid-State Circuits, vol. 43, no. 12, (pp. 2787-2797).

[21] Jeong, Choi D. and Yoo C. (2009). A Fast automatic frequency calibration (AFC) scheme for phase-locked loop (PLL) frequency synthesizer, in 2009 IEEE Radio Frequency Integrated Circuits Symposium, Boston, MA, (pp. 583-586).

[22] Park, Park D. and S. Cho S. Jan (2010). A Low-Noise and Low-Power Frequency Synthesizer Using Offset Phase-Locked Loop in 0.13-$\mu$m CMOS, in IEEE Microwave and Wireless Components Letters, vol. 20, no. 1, (pp. 52-54).

[23] Heng Hun-huat and Song Bang-Sup. June (2003). A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO, in IEEE Journal of Solid-State Circuits, vol. 38, no. 6, (pp. 848-854).

[24] Hosseini, Mousazadeh M. and Dadashi A. (2019). A Wide Band Fractional-N Synthesizer in 0.18μm CMOS Process, in 2019 MIXDES - 26th International Conference "Mixed Design of Integrated Circuits and Systems", Rzeszów, Poland, (pp. 171-177).

[25] Yang, Chen W. and Lu T. March (2010). A 7.1 mW, 10 GHz All Digital Frequency Synthesizer with Dynamically Reconfigured Digital Loop Filter in 90 nm CMOS Technology, in IEEE Journal of Solid-State Circuits, vol. 45, no. 3, (pp. 578-586).

[26] Huang, Liu S., Hu J., Wang R. and Zhu Z. June (2019). A 12-GHz Wideband Fractional-N PLL With Robust VCO in 65-nm CMOS, in IEEE Microwave and Wireless Components Letters, vol. 29, no. 6, (pp. 397-399).