Article

Comparative Characterization of NWFET and FinFET Transistor Structures Using TCAD Modeling

Konstantin O. Petrosyants, Denis S. Silkin, and Dmitriy A. Popov

Abstract: A complete comparison for 14 nm FinFET and NWFET with stacked nanowires was carried out. The electrical and thermal performances in two device structures were analyzed based on TCAD simulation results. The electro-thermal TCAD models were calibrated to data measured on 30–7 nm FinFETs and NWFETs. The full set of output electrical device parameters $I_{on}$, $I_{off}$, $SS$, $V_{th}$, and maximal device temperature $T_{max}$ was discussed to achieve the optimum VLSI characteristics.

Keywords: fin-shaped transistor FinFET; nanowire NWFET; TCAD-simulation; electro-thermal effects

1. Introduction

In the era of information technology, high speed, low power and multi-functional devices supporting high density Integrated Circuits (ICs) are essential for micromachine systems. The very large scale ICs (VLSIs) have advanced over recent years with increasing the number of on-chip transistors every generation and reducing the device sizes. Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) are the fundamental components of the Very Large ICs. With the development of Moore’s law the transistor on the VLSIs chip count is doubled every 2 years (see Figure 1) [1]. Because of the exponential increase in gate leakage current, the scaling of planar MOSFETs has encountered a fundamental limitation below the 65 nm technology node. To overcome this obstacle, the silicon-on-insulator (SOI), ultrathin body (UTB), and high-k dielectric have been introduced in 45–32 nm node production [2]. To bring 22–7 nm node devices into industrial production, the Si non-planar transistor structures were introduced as a possible replacement for the planar MOSFETs. Among these devices, the fin-shaped FETs (FinFETs) and nanowire FETs (NWFETs) have been enabled.

Successfully continuing the Moore’s law using downscaling of CMOS technology to the sub-10 nm nodes [3–5], a retrospective review of logic MOSFET structures scaling is presented in Figure 2. It is seen that every subsequent transistor’s structure improves the electrostatic control of the device channel and leads to a higher operation current $I_{on}/I_{off}$ ratio [6].
Figure 1. Chronological interpretation for last 30 years of the Moore’s law: transistor count on the VLSI chip is doubled every 2 years because the sizes of transistors are decreased.

Figure 2. Retrospective review of logic MOSFET structures scaling. The ratio of drive current $I_{on}$ to leakage current $I_{off}$ is steady increased for each more advanced transistor generation.

In recent years “three-dimensional transistors” FinFETs have firmly established themselves as basic elements for the fabrication of modern VLSIs using 28–7 nm technologies. The FinFETs are basic components of industrial microprocessor series [7–12].

Cross-sectional TEM pictures of FinFET structures are presented in Figure 3. The technology process and device characteristics’ descriptions were published in [13–17], and TCAD modeling and simulation results were published in [18–21].

At the same time, the progress in the VLSI CMOS technology has allowed to fabricate in the sub-14 nm nodes a new viable solution—nanowire FET (NWFET) with vertically-stacked NWs, which realizes a “three-dimensional packaging of transistors” (see Figure 3c) [5]. NWFETs provide better layout area efficiency than FinFETs. Gate-all-around (GAA) nanowire (NW) FETs with the gate fully wrapped around the device body offer superior gate electrostatic control.
Figure 3. Cross-sectional TEM pictures of novel 3D structures: (a) ordinary bulk sub-100 FinFET structure [13] (b) 14-nm FinFET by Intel [15] (c) 15-nm Ge NWFTET [22] (d) 5-nm NWFTET by IBM [23].

We focused on the properties of NWFTET which are different from those of 3D FinFET. The gate-all-around configuration of NWFTET is the ideal architecture for channel control. In comparison with FinFET, it relaxes channel film thickness requirements for a target leakage control. The stacking channel yields high current levels per layout surface overcoming the current limit imposed by small width/pitch ratio in FinFET structures. In [24] the co-processed NWFTET ($W_{Si} = 15$ nm) and FinFET ($W_{Si} = 20$ nm) fabricated on SOI wafers were compared. It was shown experimentally that, in NWFTET structures, the DIBL parameter (Drain Induced Barrier Lowing–main factor stimulating the small-size effects in MOSFETs) was strongly reduced in comparison with FinFET (see Figure 4). It is, however, comparable to 6-nm FinFET. Moreover, measured $I_d-V_g$ and $I_d-V_d$ characteristics demonstrate the value of on-state current $I_{on}$: 6.5 mA/um (n-MOS) and 3.3 mA/um (p-MOS) for $V_g = 1.2$ V that are 2.5 times higher than for FinFET. However, the carrier mobility in the NWFTET is smaller than in the FinFET (see Figure 5). It indicates that carrier transport in nanowire is limited by lateral factors, e.g., series resistance, potential barriers at source/drain, etc. Moreover, Figure 5 shows that FinFET’s effective mobility is strongly decreased with Si width $W_{Si}$ reduction. This effect is attributed to a degraded Si-SiO$_2$/HfO$_2$ interface when $W_{Si}$ is reduced down 7–5 nm.

Figure 4. DIBL versus gate length L. NWFTET has a lower DIBL than FinFET.
Figure 5. Electron (a) and hole (b) effective mobility vs. the inversion charge density (L = 600 nm).

NWFETs comprise the vertically-stacked nanowires to achieve better layout area efficiency than a FinFET. At sub-14 nm nodes, outflow of the heat generated at the channel-drain junction is impeded due to low thermal conductivity materials in the device structure, e.g., SiO$_2$ and thin layers of silicon. Consequently, self-heating effects (SHE) change the normal values of carrier mobility, saturation velocity, and interface trap density, resulting in device parameters’ degradation [25]: threshold voltage $V_{th}$, subthreshold swing SS, drain current $I_{on}$, $I_{off}$. It was shown by TCAD simulation that the maximal channel temperature increase in stacked 14 nm NWFET can rise to about 70–80 °C for the device-on-bulk substrate and to about 160 °C above ambient for the device on SOI substrate when 200 µW power was applied [24]. High local temperature leads to device reliability and operating lifetime reduction [26].

In spite of NWFETs representing the next step of scaling, they were not used immediately in the industrial serial fabrication process. Further technology and device optimization was necessary to guarantee desired integrity, performance, and reliability along with compatibility to conventional CMOS technology. The leading microelectronics fabs are planning to start with the NWFET based VLSIs industrial fabrication in the nearest future [27–29]. Nevertheless, even now the gate-stack silicon NWFETs have an increasing demand in medical, agricultural, and military systems where micromachines are used. The nanowire FETs have applications particularly in logic integrated circuits, SRAM memory, sensor and measurements electronics.

For the logic ICs based on NAND/NOR or XOR/XNOR logic operators NWFET technology has provided, on average, 13.9% smaller and 29.5% faster circuits then in FinFET CMOS technology at 22 nm technology node [30].

The SRAM 6T-bitcells build on NWFETs demonstrate in comparison with FinFETs the lower parasitic RC-delay, reduced power consumption, 30% decrease of cell area, smaller minimum operating voltage ($V_{min} = 0.6$ V) and lower standby leakage current value at 5 nm node design rules [31,32].

To realize fully integrated nanoprocessor with computing, memory and addressing capabilities two interconnected programmable NWFET transistor arrays were developed with 496 functional FET nodes in the area of 960 µm$^2$. NWFET devices with 10-nm diameter SiGe channel and stacked-gate geometry were used. By mapping different active node patterns into the array, logic functions including full adder, full-subtractor, multiplexer, demultiplexer and D-latch can be realized [33].

The typical example of using NWFETs in sensor technique is the detection of biomolecular species [34–36]. The medical sensors based on high-performance NWFET’s arrays fabricated on transparent quartz substrates facilitate high-resolution optical imaging at both substrates of the samples under test and were used for mapping neural circuits in acute brain slices [37]. The active area of typical NWFETs, 0.06 µm$^2$, was much more locally sensitive and, thus provided better spatial resolution of signals compared to planar FETs that were 60 µm$^2$. 
Therefore, it is necessary to compare from the electro-thermal standpoint the FinFET and NWFET transistor structures with the same footprint to achieve the optimum VLSI architecture fabricated by sub-14 nm technologies.

It is problematic to evaluate the impact of device dimensional scaling using only experimental studies. A systematic simulation study based on deep semiconductor device physics is still lacking to explain the observed trends. For this purpose using the TCAD modeling is the most effective way. Simulation of FinFETs have been reported in [38–40]. Most papers benchmarking stacked NWFETs have been carried out using drift-diffusion based models [41–43] and did not take into account some physical effects important for nanometer 3D structures. All the works mentioned above were focused on specific physical effects in FinFET and NWFET structures and did not contain the complete set of most important output electrical device parameters \( I_{on}, I_{off}, SS, V_{th} \).

In this paper the complete comparative characterization of FinFET and NWFET is carried out. The electrical and thermal performances in both device structures are analyzed based on TCAD simulation results. For this purpose the electro-thermal TCAD models were calibrated to data measured on sub-14 nm FinFETs and NWFETs. The full set of the output device parameters \( I_{on}, I_{off}, SS, V_{th}, T_{max} \) is analyzed.

2. Device under Test. TCAD Setup

The stacked nanowire NWFET structure on SOI substrate similar to Figure 3c with parameters given in [44] was selected for consideration. The parameters of device structure are as follows: the length of the transistor channel is 100 nm, the width is 14 nm, the gate dielectric is HfO\(_2\) with an equivalent oxide thickness of 1.8 nm, the gate metal is TiN. The doping level of the drain and source areas is assumed to be \( 2 \times 10^{20} \text{ cm}^{-3} \), the channel area is \( -5 \times 10^{18} \text{ cm}^{-3} \).

For the comparison of electro-thermal performance the equivalent FinFET structure with the same footprint must be taken. In [45] the FinFET with size ratio \( W:H = 1:2 \) was compared with two stacked NWs with \( H = W \). The FinFET fin height \( H \) was chosen equal to the sum of two NWFET nanowire widths \( W \). We consider that this criterion of equivalence is not quite correct: in the NWFET structure all four sides of the channel—wire perimeter are governed by the gate. The fact that the bottom side of the FinFET channel is not governed by the gate was not taken into account.

The active perimeter of three nanowires with a side of 14 nm is \( 168 \text{ nm} = 14 \text{ nm} \times 4 \times 3 \). The active perimeter of a FinFET with a width of 14 nm and a fin height of 42 nm is \( 98 \text{ nm} = 42 \text{ nm} \times 2 + 14 \text{ nm} \). In order to obtain the same current value in the FinFET model, the fin height of a FinFET must be chosen as 77 nm to provide an active perimeter of \( 168 \text{ nm} = 77 \text{ nm} \times 2 + 14 \text{ nm} \). Therefore, we have taken for comparison with NWFET in Figure 6a the equivalent FinFET in Figure 6b with increased size ratio 1:5.5 (instead of 1:3) to provide the drain current equivalence for the device structures under test.

To study the electrical and thermal performances of stacked NWFETs and FinFETs, 3D self-consistent electro-thermal device simulation was performed using TCAD Sentaurus Synopsis simulator [46]. The following models of physical effects were used:

- Charge Carrier Transport and Temperature-Hydrodynamic Model.
- Quantization-Density Gradient Model.
- Recombination Model-SRH (DopingDep).
- BandGap Narrowing-Slotboom.
Mobility description includes several degradation models. Degradation due to scattering of charge carriers on impurity atoms and other charge carriers is described by the Philips Unified Mobility Model [47] (PhuMob). The mobility model of the inversion and storage layers (IALMob) determines the degradation of mobility at the dielectric-semiconductor interface [48]. This model includes Coulomb scattering of impurities, phonon scattering, and surface roughness scattering. The Ballistic Mobility model is included to account the effects of a short channel [49]. The contribution to the mobility of different models is combined according to the Matthiessen’s rule:

$$\frac{1}{\mu} = \frac{1}{\mu_{IALMob}} + \frac{1}{\mu_{PhuMob}} + \frac{1}{\mu_{BalMob}}$$ (1)

Similar sets of physical models were used in publications devoted to TCAD modeling of sub-14 nm FinFETs and stacked NWFETs [24,43,50]

In order to validate simulation accuracy, the TCAD device models were calibrated to the data measured from sub-100 nm bulk [51] and 15 nm SOI [52] n-channel FinFETs. This set of models was previously used to model FinFET structures with a channel length from 15 nm to 60 nm and a fin width from 5 nm to 35 nm. The TCAD models developed on its basis had good accuracy, and additional calibration was used only to adjust the threshold voltage and external resistance, if such a need arose.

3. Electrical Simulation Results

The geometrical model of the stacked nanowire NWFET and equivalent FinFET structures are shown in Figure 6. The levels of doping, the thickness of the gate dielectric, the work of the electron output in the metal, as well as the models of physical effects used in device structures were identical. A comparison of the simulated drain-gate \( I_d-V_{gs} \) characteristics with the measured results given in [44] is shown in Figure 7. The error does not exceed 15%.

The comparison for two types of FETs with the same structure parameters was carried out according to the following parameters: leakage current \( I_{off} \) at the gate voltage of 0 V, maximal on-state current \( I_{on} \) at the gate voltage of 2 V, the sub-threshold swing \( SS \) measured on the linear section of the characteristic, as well as the threshold voltage \( V_{th} \) at the current value of 0.1 µA. In all cases, the drain voltage was 1.2 V.

The comparison results are summarized in Table 1. NWFET demonstrates a higher value of drain currents \( I_{on} \) and \( I_{off} \), both maximal on-state and leakage currents, as well as a lower value of threshold voltage \( V_{th} \) and sub-threshold swing \( SS \). This is primarily due to the fact that in NWFET the gate completely surrounds the channel semiconductor. As a result, a channel current flow is formed along the entire perimeter of the semiconductor. At
the same time, due to the small size of the nanowire, the channel area extends over almost its entire cross-sectional area, and the current inside is distributed more evenly than in a FinFET of similar sizes.

Figure 7. Drain-gate \( I_d-V_{gs} \) characteristics: the dots indicate experimental data of NWFET, the main line is the results of NWFET TCAD modeling, the dotted line is the results of FinFET TCAD modeling (fin height 42 nm), the dashed line is the results of FinFET TCAD modeling with an increased fin height 77 nm; for all cases \( V_{ds} = 1.2 \) V.

Table 1. Comparison of the main parameters of NWFET and FinFET.

| Type                        | \( I_{off}, \) pA | \( S_S, \) mV/Decade | \( V_{th}, \) mV | \( I_{on}, \) µA |
|-----------------------------|-------------------|----------------------|-----------------|-----------------|
| NWFET (each side 14 nm)     | 146               | 64                   | 178             | 200             |
| FinFET (fin height 42 nm)   | 9                 | 70                   | 258             | 148             |
| FinFET (fin height 77 nm)   | 12                | 70                   | 252             | 195             |

A comparison of the current density distribution in FinFET and NWFET structures in Figure 8 shows that the current density in FinFET is extremely unevenly distributed. The current density in the central part of the fin is two to three orders of magnitude lower (yellow area in the figure) than the current density at the walls. In NWFET, more than half of the area of the “nanowire” passes through significant current densities. More efficient use of the available area leads to the fact that the NWFET requires less voltage at the gate for switching to the open state, while it conducts current ions. However, the same effects lead to an increase in leakage current \( I_{off} \). The value \( I_{off} = 146 \) pA (see Table 1) is too much. This is the poor feature of NWFET. To reduce the leakage current, we must “shift” the \( I_d-V_{gs} \) characteristics in Figure 7 to the right.

There are several ways to minimize the \( I_{off} \) value. In the ordinary common gate NWFET structure Figure 3c this can be achieved by increasing the dopant concentration \( N_{ch} \) in the channel region from \( 5 \times 10^{18} \) cm\(^{-3} \) to \( 8 \times 10^{18} \) cm\(^{-3} \). The value of leakage current \( I_{off} \) falls down up to 8 pA (see Table 2).

The small \( I_{off} \) values were achieved in the independent gate \( \Phi \)FET structures. The electrostatic control \( I_{off} \) values in \( \Phi \)FETs were achieved 1–2 decades lower than in individual gate FinFET [44].
Table 2. Comparison of options to reduce the leakage current by changing various parameters of the NWFET structure

| NWFET Structure Parameters | $I_{off}$, pA | SS, mV/dec | $V_{th}$, mV | $I_{on}$, pA |
|----------------------------|--------------|------------|-------------|-------------|
| $N_{ch} = 5 \times 10^{18}$ cm$^{-3}$, EOT = 1.8 nm, WF = 4.205 eV, $W_{nw}$ = 14 nm | 146 | 64 | 178 | 200 |
| $N_{ch} = 8 \times 10^{18}$ cm$^{-3}$, EOT = 1.8 nm, WF = 4.205 eV, $W_{nw}$ = 14 nm | 8 | 62 | 248 | 177 |

Figure 8. Simulation results; (a) current density distribution in the FinFET (height 42 nm) channel; (b) current density distribution in the NWFET channel; (c) current density distribution in the FinFET (height 77 nm).

In real cases from industry the FinFET should not have a vertical shape of the sidewall, and the NWFET nanowire channel geometry is not rectangular. This fact also affects the transistor parameters, as shown in our work [52]. The FinFET sidewall angle of 18 degrees increased SS by 8.3% and $V_{th}$ by 4.2%, also lowered $I_{on}$ by 12.9%.

For the NWFET the influence of the NW corner rounding effect is illustrated in Figure 9. It was shown using TCAD simulation that the corner rounding effect with radius $R = 2.5$ nm caused the $I_{on}$ current decrease: by 10% for $W_{nw} = 14$ nm; by 19% for $W_{nw} = 8$ nm and by 33% for $W_{nw} = 5$ nm in comparison with appropriate results received for square channel ($V_{ds} = 1.2$ V, $V_{gs} = 2$ V for all cases). Our estimations agree well with the results reported in [20].

Figure 9. Simulated current density profile at a cross-sectional plane perpendicular to the channel of n-NWFET for varying $W_{nw}$ size.

A special rounding coefficient (CR) was introduced to take into account the corner rounding effect in NWFETs [53]. The $I_d-V_g$ curves for the device with $L = 20$ nm and $D_{Si} = 8$ nm are shown in Figure 10. It was shown that the on-state current decreases by 20% due to rounding effect. Figure 10 also shows that oxide thickness engineering is more efficient than the shape of nanowire cross-section profile [see Table 3].
Table 3. Subthreshold swings as a function of Tox (SS, Subthreshold swing mV/dec).

| $T_{ox}$ | 1.5 nm | 2.0 nm | 2.5 nm | 3.0 nm | 3.5 nm |
|---------|--------|--------|--------|--------|--------|
| SS      | 76.7   | 85.5   | 96.7   | 111.2  | 130.1  |

Figure 10. $I_d-V_g$ characteristics with respect to corner rounding and $T_{ox}$; CR is corner rounding ratio $2R/W_{nw}$, where R rounding radius.

4. Thermal Simulation Results

It is necessary to take into account that, in nanosize FinFETs and NWFETs, the high drain current density causes a high power density, which contributes to overheating of the device. In this regard, studies of the thermal properties in NWFETs and FinFETs and their reliability are of particular relevance in this area.

Stacked NWFET are expected to be in the mainstream for sub-10 nodes, so they could be expected to suffer even more severely from SHE due to smaller cross-section on NWs compared to fins [24].

The thermodynamic model was used as a thermal model. The ambient temperature was chosen as 300 K. The used thermal TCAD models were verified in practical simulation of FinFET structures with different layouts [54]. The results were compared with the results presented in [24,45] and shown an acceptable agreement.

Images of the heat distribution over the FinFET and NWFET structures are shown in Figure 11. It follows from the figure that NWFET nanowires located in the depth of the structure are slightly worse at removing heat than those located near the surface. However, due to the fact that each nanowire is surrounded by polysilicon, which has a higher thermal conductivity than the materials of the gate stack, the difference between different floors is minimal.

Due to the small area and more uniform current distribution, the nanowire placed inside of device structure is heated almost evenly. At the same time the heat flow from the upper faces of the nanowires is more intensive due to the shorter distance to the thermal contact. However, the effect is hardly noticeable: the temperature difference at the lower and upper faces is only 1 K.
The maximum temperature in FinFET is observed at points with the maximum current density. In FinFET, the temperature difference inside fin area can reach up to 10–15%.

An important role in determining the thermal characteristics plays the external thermal resistance, which depends on the structure of BEOL, as well as the features of the casing. In [24], the thermal resistance was measured as $1.46 \times 10^6$ K/W for 14 nm SOI FinFET, similar in size and structure to the devices considered in this paper. To assess the effect of BEOL and the casing on the device self-heating, a simulation of the $I_d-V_{gs}$ characteristics taking into account this thermal resistance, was carried out.

The main electrical parameters and maximum temperature $T_{max}$ for FinFET and NWFET due to overheating are summarized in Table 4.

| Type       | Thermal Conditions | $T_{max}$, K | $I_{off}$, pA | SS, mV/Decade | $V_{th}$, mV | $I_{on}$, µA |
|------------|--------------------|--------------|---------------|---------------|--------------|--------------|
| NWFET      | No SelfHeating     | 300          | 146           | 64            | 178          | 200          |
|            | No ThermRes        | 341          | 146           | 64            | 178          | 187          |
|            | ThermRes $1.46 \times 10^6$ | 402          | 146           | 64            | 178          | 170          |
| FinFET     | No SelfHeating     | 300          | 9             | 70            | 258          | 148          |
|            | No ThermRes        | 328          | 9             | 70            | 258          | 139          |
|            | ThermRes $1.46 \times 10^6$ | 371          | 9             | 70            | 258          | 130          |

It is seen in Figure 12 that the effect of self-heating becomes noticeable when the drain current exceeds a value of about 30 µA. It means that only the parameter $I_{off}$ is changed due to SHE. Other electrical parameters are defined at the sub-threshold mode and do not depend on SHE.
Figure 12. Comparison of FinFET and NWFET $I_d-V_g$ characteristics taking into account self-heating.

Adding an external thermal resistance to the model significantly increases the internal temperature of the device structure. The temperature distributions taking into account the thermal resistance are shown in Figure 11. It is seen that the presence of external thermal resistance leads to an increase of maximum temperature inside the FinFET and NWFET structures about to 60 K in comparison with the simulation results when the thermal resistance was not taken into account.

For practical applications it is interesting to compare the temperature regimes in the multiple-gate cells based on FinFETs and vertically-stacked NWFETs in the case of maximal power dissipation. The results are presented in Figure 13. In FinFET structure all three fins:

1. dissipated the heat toward the thermal contact;
2. operate in the identical thermal condition with similar temperature.

In the case of NWFET:

1. only the upper wire can dissipate straight toward the thermal contact;
2. the lower wires situated in the depths of construction are heated more than the upper wire.

It is seen that for the same power dissipation about 0.24 mW the maximal temperatures are: 366 K for the FinFET cell and 402 K for the NWFET cell. These results confirm the fact that the NWFET cells with vertically-stacked wires construction have the problem with heat outflow in high power mode.

It follows from Figure 13 that three transistors with similar structures and with the same values of external thermal resistance and conducted power, placed on common horizontal substrate platform and fabricated using FinFET technology, experience significantly less overheating in comparison with NWFET technology.

It is interesting to compare our results with the results presented in [24]. For 14-nm SOI FinFET with applied power 0.225 W the temperature rises by about 160 K above ambient looks too high in comparison with 66 K in our work.
5. Conclusions

A complete comparison for 14 nm FinFET and NWFET with stacked nanowires was carried out. The electrical and thermal performances in two device structures was analyzed based on published works review and our own TCAD simulation results. The electro-thermal TCAD models were calibrated to data measured on 30–7 nm FinFETs and NWFETs. The full set of output electrical device parameters $I_{on}$, $I_{off}$, $SS$, $V_{th}$, and maximal device temperature $T_{max}$ was discussed to achieve the optimum VLSI characteristics.

It was shown that in the NWFET structure the drain current density distribution in the nanowire channel cross-section is more compact than in the fin cross-section of the equivalent FinFET-structure. It means the larger value of drain open-mode current $I_{on}$ in NWFET in comparison with FinFET. It is advantage but at the same time it means larger value of leakage current $I_{off}$. A special efforts must be taken to press the high level of $I_{off}$.

Electro-thermal modeling of FinFET and NWFET structures was carried out. It was shown that the maximal temperature in 14 nm-NWFET structure is 35 K more than in equivalent FinFET structure. It means that the heat dissipation in sub-14 nm NWFET structures is a problem that requires a constructive solution.

Author Contributions: Conceptualization, K.O.P.; Data curation, D.S.S.; Formal analysis, D.A.P.; Investigation, K.O.P., D.S.S. and D.A.P.; Methodology, K.O.P.; Software, D.S.S. and D.A.P.; Validation, D.S.S.; Writing—original draft, D.A.P.; Writing—review & editing, K.O.P. and D.S.S. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Data Availability Statement: The data presented in this study are available in articles listed in “References” section.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Yeric, G. Moore’s Law at 50: Are we planning for retirement? In Proceedings of the IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015.
2. Grenouillet, L.; Liu, Q.; Wacquez, R.; Morin, P.; Loubet, N.; Cooper, D.; Pofelski, A.; Weng, W.; Bauman, F.; Gribelyuk, M.; et al. UTBB FDSOI scaling enablers for the 10nm node. In Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Monterey, CA, USA, 7–10 October 2013.
3. Seo, K.I.; Haran, B.; Gupta, D.; Guo, D.; Standaert, T.; Xie, R.; Shang, H.; Alptekin, E.; Bae, D.I.; Bae, G.; et al. A 10 nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI. In Proceedings of the Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA, 9–12 June 2014.

4. Appenzeller, J.; Knoch, J.; Bjork, M.T.; Riel, H.; Schmid, H.; Riess, W. Toward Nanowire Electronics. *IEEE Trans. Electron Devices* **2008**, *55*, 2827–2845. [CrossRef]

5. Zheng, P.; Connelly, D.; Ding, F.; Liu, T.J.K. FinFET Evolution Toward Stacked-Nanowire FET for CMOS Technology Scaling. *IEEE Trans. Electron Devices* **2015**, *62*, 3945–3950. [CrossRef]

6. Sicard, E. Introducing 10-nm FinFET Technology in Microwind. HAL Open Science. 2017. Available online: https://hal.archives-ouvertes.fr/hal-01351695/document (accessed on 29 July 2022).

7. Bohr, M.; Mistry, K. Intel's Revolutionary 22 nm Transistor Technology. 2011. Available online: https://www.intel.com/content/dam/www/public/us/en/documents/presentation/revolutionary-22nm-transistor-technology-presentation.pdf (accessed on 29 July 2022).

8. Samsung Completes Development of 5 nm EUV Process Technology. Available online: https://www.anandtech.com/show/14231/samsung-completes-development-of-5-nm-euv-process-technology (accessed on 29 July 2022).

9. Wu, S.Y.; Lin, C.Y.; Chiang, M.C.; Liaw, J.J.; Cheng, J.Y.; Yang, S.H.; Liang, M.; Miyashita, T.; Tsai, C.H.; Hsu, B.C. A 16 nm FinFET CMOS technology for mobile SoC and computing applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 9–11 December 2013.

10. Samsung Electronics on Track for 10 nm FinFET Process Technology Production Ramp-up. Available online: https://news.samsung.com/global/samsung-electronics-on-track-for-10nm-finfet-process-technology-production-ramp-up (accessed on 29 July 2022).

11. Wu, S.Y.; Lin, C.Y.; Chiang, M.C.; Liaw, J.J.; Cheng, J.Y.; Yang, S.H.; Tsai, C.H.; Chen, P.N.; Miyashita, T.; Chang, C.H.; et al. A 7 nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027 um² high density 6-T SRAM cell for mobile SoC applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017.

12. Samsung Completes Development of 5 nm EUV Process Technology. Available online: https://www.anandtech.com/show/14231/samsung-completes-development-of-5-nm-euv-process-technology (accessed on 29 July 2022).

13. Li, B.; Huang, Y.B.; Yang, L.; Zhang, Q.Z.; Zheng, Z.S.; Li, B.H.; Zhu, H.P.; Bu, J.H.; Yin, H.X.; Luo, J.J.; et al. Process variation dependence of total ionizing dose effects in bulk nFinFETs. *Microelectron. Reliab.* **2018**, *88–89*, 946–951. [CrossRef]

14. Sell, B.; Bigwood, B.; Cha, S.; Chen, Z.; Dhage, P.; Fan, P.; Giraud-Carrier, M.; Kar, A.; Karl, E.; Ku, C.J.; et al. 22FFL: A high performance and ultra low power FinFET technology for mobile and RF applications. In Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017.

15. Sicard, E. Introducing 14-nm FinFET Technology in Microwind. HAL Open Science. 2017. Available online: https://hal.archives-ouvertes.fr/hal-01541171/document (accessed on 29 July 2022).

16. Sicard, E. Introducing 7-nm FinFET Technology in Microwind. HAL Open Science. 2017. Available online: https://hal.archives-ouvertes.fr/hal-01558775/document (accessed on 29 July 2022).

17. Sicard, E; Trojman, L. Introducing 5-nm FinFET Technology in Microwind. HAL Open Science. 2021. Available online: https://hal.archives-ouvertes.fr/hal-01558775/document (accessed on 29 July 2022).

18. Calaivani, R.; Pravin, J.C.; Kumar, S.A.; Sridive, R. Design and Simulation of 22 nm FinFET Structure Using TCAD. In Proceedings of the 5th International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 5–6 March 2020.

19. Karner, M.; Stanojević, Z.; Kernstock, C.; Cheng-Karner, H.W.; Baumgartner, O. Hierarchical TCAD device simulation of FinFETs. In Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Washington, DC, USA, 9–11 September 2015.

20. Mishra, S.; Wong, H.Y.; Tiwari, R.; Chaudhary, A.; Rao, R.; Moroz, V.; Mahapatra, S. TCAD-Based Predictive NBTI Framework for Sub-20-nm Node Device Design Considerations. *IEEE Trans. Electron Devices* **2016**, *63*, 4624–4631. [CrossRef]

21. Tiwari, R.; Parihar, N.; Thakor, K.; Wong, H.Y.; Motzny, S.; Choi, M.; Moroz, V.; Mahapatra, S. A 3-D TCAD Framework for NBTI—Part I: Implementation Details and FinFET Channel Material Impact. *IEEE Trans. Electron Devices* **2019**, *66*, 2086–2092. [CrossRef]

22. Favia, P.; Richard, O.; Eneman, G.; Mertens, H.; Armiru, H.; Capogreco, E.; Hikavvy, A.; Witters, L.; Kundu, P.; Loo, R.; et al. TEM Investigations of Gate-All-Around Nanowire Devices. Available online: https://fischione.com/uploads/Files/FA504.pdf (accessed on 29 July 2022).

23. 5 Nanometer Transistors Inching Their Way into Chips. Available online: https://www.ibm.com/blogs/think/2017/06/5-nanometer-transistors (accessed on 29 July 2022).

24. Jain, I.; Gupta, A.; Hook, T.B.; Dixit, A. Modeling of Effective Thermal Resistance in Sub-14-nm Stacked Nanowire and FinFETs. *IEEE Trans. Electron Devices* **2018**, *65*, 4238–4244. [CrossRef]

25. Prasad, C.; Jiang, L.; Singh, D.; Agostinelli, M.; Auth, C.; Bai, P.; Eiles, T.; Hicks, J.; Jan, C.H.; Mistry, K.; et al. Self-heat reliability considerations on Intel's 22nm Tri-Gate technology. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 14–18 April 2013.
26. Novak, S.; Parker, C.; Becher, D.; Liu, M.; Agostinelli, M.; Chahal, M.; Packan, P.; Nayak, P.; Ramey, S.; Natarajan, S. Transistor aging and reliability in 14 nm tri-gate technology. In Proceedings of the IEEE International Reliability Physics Symposium, Monterey, CA, USA, 19–23 April 2015.

27. TSMC Plots an Aggressive Course for 3 nm Lithography and Beyond. Available online: https://www.extremetech.com/computing/314204-tsmc-plots-an-aggressive-course-for-3nm-lithography-and-beyond (accessed on 29 July 2022).

28. Intel Introduces New RibbonFET and PowerVia Technologies. Available online: https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-intros-ribbonfet-powervia-technologies.html (accessed on 29 July 2022).

29. Samsung Begins Chip Production Using 3 nm Process Technology with GAA Architecture. Available online: https://news.samsung.com/global/samsung-begins-chip-production-using-3nm-process-technology-with-gaa-architecture (accessed on 29 July 2022).

30. Gaillardon, P.-M.; Amarug, L.G.; Bobba, S.; De Marchi, M.; Sacchetto, D.; Leblebici, Y.; De Micheli G. Vertically-stacked double-gate nanowire FETs with controllable polarity: From devices to regular ASICs. In Proceedings of the 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 18–22 March 2013.

31. Veloso, A.; Hellings, G.; Cho, M.J.; Simoen, E.; Devriendt, K.; Parashiv, V.; Vecchìo, E.; Tao, Z.; Versluijs, J.J.; Souriau, L.; et al. Gate-all-around NWFETs vs. triple-gate FinFETs: Junctionless vs. extensionless and conventional junction devices with controlled EWF modulation for multi-VT CMOS. In Proceedings of the 2015 Symposium on VLSI Technology (VLSI Technology), Kyoto, Japan, 16–18 June 2015.

32. Huynh-Bao, T.; Sakhare, S.; Ryckaert, J.; Spessot, A.; Verkest, D.; Mocuta, A. SRAM designs for 5nm node and beyond: Opportunities and challenges. In Proceedings of the 2017 IEEE International Conference on IC Design and Technology (ICICDT), Austin, TX, USA, 23–25 May 2017.

33. Yan, H.; Choe, H.; Nam, S.; Hu, Y.; Das, S.; Klemic, J.F.; Ellenbogen, J.C.; Lieber, C.M. Programmable nanowire circuits for nanoprocesorps. Nature 2017 470, 240–244. [CrossRef]

34. Chen, Y.; Ren, R.; Pu, H.; Guo, X.; Chang, J.; Zhou, G.; Mao, S.; Kron, M.; Chen, J. Field-Effect Transistor Biosensor for Rapid Detection of Ebola Antigen. Sci. Rep. 2017, 7, 4–11 [CrossRef] [PubMed]

35. Lee, J.H.; Chae, E.J.; Park, S.J.; Choi, J.W. Label-free detection of γ-aminobutyric acid based on silicon nanowire biosensor. Nano Converg. 2019, 13 [CrossRef] [PubMed]

36. Ambhorkar, P.; Wang, Z.; Ko, H.; Lee, S.; Koo, K.I.; Kim, K.; Cho, D.I. Nanowire-based biosensors: From growth to applications. Micromachines 2018, 9, 679. [CrossRef] [PubMed]

37. Qing, P.; Pal, S.K.; Tian, B.; Duan, X.; Timko, B.P.; Cohen-Karni, T.; Murthy, V.N.; Lieber, C.M. Nanowire transistor arrays for mapping neural circuits in acute brain slices. Proc. Natl. Acad. Sci. USA 2010, 107, 1882–1887. [CrossRef] [PubMed]

38. Nawaz, M. Validation of 30 nm process simulation using 3D TCAD for FinFET devices. Semicond. Sci. Technol. 2006, 21, 1111–1120. [CrossRef] [PubMed]

39. Donati Guerrieri, S.; Bonani, F.; Ghione, G. A Novel TCAD Approach to Temperature Dependent DC FinFET Variability Analysis. In Proceedings of the 2018 13th European Microwave Integrated Circuits Conference (EuMIC), Madrid, Spain, 23–25 September 2018.

40. Bhoj, A.N.; Joshi, R.V.; Jha, N.K. 3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2013, 21, 2094–2105. [CrossRef]

41. Jain, A.; Inge, S.V.; Ganguly, U. An Accurate Structure Generation and Simulation of LER affected NWFET. In Proceedings of the 2020 4th IEEE Electronic Devices Technology & Manufacturing Conference (EDTM), Monterey, CA, USA, 6–21 April 2020.

42. Gaillardin, M.; Raine, M.; Martinez, M.; Duhamel, O.; Riffaud, J.; Lagutere, T.; Marcella, C.; Paillet, P.; Richard, N.; Vinet, M.; et al. Analysis of Nanowire Field-Effect Transistors SET Response: Geometrical Considerations. IEEE Trans. Nucl. Sci. 2019, 66, 1410–1417. [CrossRef]

43. Mishra, S.; Wong, H.Y.; Tiwari, R.; Chaudhary, A.; Parihar, N.; Rao, R.; Motzny, S.; Moroz, V.; Mahapatra, S. Predictive TCAD for NBTI stress-recovery in various device architectures and channel materials. In Proceedings of the 2017 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2–6 April 2017.

44. Dupré, C.; Hubert, A.; Becu, S.; Jublot, M.; Maffini-Alvaro, V.; Vizciao, C.; Aussenc, F.; Arvet, C.; Barnola, S.; Hartmann, J.M.; et al. 15 nm-diameter 3D stacked nanowires with independent gates operation: 4FET. In Proceedings of the 2008 IEEE International Electron Devices Meeting Conference, San Francisco, CA, USA, 15–17 December 2008.

45. Badami, O.; Druissi, F.; Palestri, P.; Selmi, L.; Esseni, D. Performance comparison for FinFETs, Nanowire and Stacked Nanowires FETs: Focus on the influence of Surface Roughness and Thermal Effects. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017.

46. TCAD Sentaurus User Manual: Sentaurus™ Device User Guide Version N-2017.09; Synopsys: Mountain View, CA, USA, 2017.

47. Klaassen, D.B.M. A unified mobility model for device simulation—i. model equations and concentration dependence. Solid-State Electron. 1992, 35, 953–959. [CrossRef]

48. Mujtaba, S.A. Advanced Mobility Models for Design and Simulation of Deep Submicrometer MOSFETs. Ph.D. Thesis, Stanford University, Stanford, CA, USA, 1995.

49. Shur, M.S. Low ballistic mobility in submicron hems. IEEE Electron Device Lett. 2002, 23, 511–513. [CrossRef]
50. Yirak, M.G.; Chaujar, R. TCAD Analysis and Modelling of Gate-Stack Gate All Around Junctionless Silicon NWFET Based Bio-Sensor for Biomedical Application. In Proceedings of the 2020 IEEE VLSI Device, Circuit and System Conference (VLSI-DCS), Kolkata, India, 18–19 July 2020.

51. Petrosyants, K.O.; Silkin, D.S.; Popov, D.A. TCAD Modeling of Nanoscale Bulk FinFET Structures with Account of Radiation Exposure. *Russ. Microelectron.* 2022, 51, 7. [CrossRef]

52. Petrosyants, K.O.; Silkin, D.S.; Popov, D.A. Evaluation of the effect of FinFET structure parameters on electrical characteristics using TCAD modeling tools. *Russ. Microelectron.* 2022, 51, 8.

53. Hong, K.H.; Kim, J.; Lee, S.H.; Jin, Y.G.; Park, S.I.; Shin, M.; Suk, S.D.; Yeo, K.H.; Li, M.; Kim, D.W.; et al. Channel Engineering of Silicon Nanowire Field Effect Transistor: Non-Equilibrium Green’s Function Study. In Proceedings of the 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings, Shanghai, China, 23–26 October 2006.

54. Petrosyants, K.O.; Silkin, D.S.; Popov, D.A. Comparison of MOSFET and FinFET Thermal Characteristics. In Proceedings of the 2021 Problems of Perspective Micro- and Nanoelectronic Systems Development, Moskow, Russia, 1 September–30 October 2021.