Investigation of Junctionless Fin-FET Characterization in Deep Cryogenic Temperature: DC and RF analysis

DARIUSH MADADI
Electrical Engineering Department, University of Semnan, Semnan 989195574051, Iran
e-mail: Madadi@semnan.ac.ir

ABSTRACT This work presents the SOI Junctionless Fin-FET characterization in Deep Cryogenic behavior (DC-JLFET). Results show that the JLT device is well-suited for various operations, such as computation, sensing, and communication in the quantum field. The cryogenic transfer characteristics, including bias, and interface trap density, are analyzed over a broad temperature range (300 Kelvin down to 4.2 Kelvin). Cryogenic DC and RF analyses were done on the conventional double-gate JL-FET structure, operating at 300 K and below 4.2 K for different geometries. The suggested study illustrates that cryogenic status in the new technology CMOS can be correctly anticipated by calibrating data using an experimental device.

INDEX TERMS Fin-FET, cryogenic, junctionless, quantum computing.

I. INTRODUCTION
The scaling down of the channel lengths in standard metal-oxide-semiconductor (MOS) Field-Effect transistors (FET) poses several critical challenges, such as reducing SCEs, increasing on-current, and lower power consumption must be addressed [1], [2], [3]. SOI transistors have been broadly used as a good alternative for further downscaling for the low-power FET operations asked by ITRS. SOI wafers have low variability, improved electrostatic control, and lesser short-channel effects (SCEs) [4], [5], [6], [7], [8], [9]. Also, SOI’s lower parasitic capacitances and resistances provide good RF and analog Figures of Merits (FoMs). The junctionless FETs (JLFETs) have been suggested as a further effort to solve the SCEs and stringent requirements of an ultra-steep doping characteristic at the metallurgical interfaces as well as complicated heat budgets in standard transistors [10], [11], [12], [13], [14], [15], [16], [17], [18]. The other way to reduce the SCEs is by using the multiple-gate transistors in the scaled MOSFETs [19], [20], [21]. To improve electrostatic integrity, three modes are combined in this work: SOI, multiple gate FET, and junctionless technology. In silicon structures, creating CMOS-compatible qubits [22], [23] helped us focus on low temperatures of CMOS semiconductor technology for computer operations. MOS transistor structures have been studied at extremely low temperatures since the 1970s to be used in applications and systems, including limited-noise, space devices, energy conversion devices, and so on [24], [25]. Although, despite the various advantages of high-efficiency and low-power information technology [26], cryogenic cooling did not remain in use for computer technology, reversing the pattern established by the ETA-10 liquid-nitrogen-cooled quantum computer [27]. Quantum computers get the theoretical potential, supported by experimental data, to operate in an enormous problem situation and thus can solve several more computer processing issues that traditional computers cannot. Quantum bit (Qubit) manipulation and readout are vital for achieving quantum computers. Another strategy would be to use low-temperature electronics, which perform at/or close to the temperatures at which qubits exist [28], [29], [30], [31], [32], [33], [34]. Aside from quantum computing, the original function for low-temperature devices is dispersed and huge. In the specific situation of Quantum Computers, FinFETs, as the most common logic circuit structure, are the first of many contemporary devices to be investigated for quantum control circuits.
In this work, we demonstrate that the electrical specifications of junctionless FETs are highly affected by the physical properties of the structures. As a result, the main goal of this study focuses on the effect of temperature decrement on the working of JLFETs down to 4 K in the DC and RF characteristics. The I/V curve, transconductance ($G_m$), subthreshold slope (SS), radio frequency (RF), and interface traps have all been investigated. Also, the influence of different geometries (W/L) on the device characteristics has been analyzed. The goal for comparing 40 and 28 nodes is to investigate the channel length effect on the device features.

II. DEVICE CHARACTERISTICS
A 3-D schematic of the DC-JLFET is depicted in Fig. 1. First, we have calibrated the simulation data for validation by regenerating the experimental data of a junctionless FET [35], which is demonstrated in Fig. 2. This work is based on an N-type JLFET structure on <100> orientation SOI wafers with a 100 nm thick buried oxide layer (BOX) and an active silicon layer with 5 nm thickness. Uniformly doping of active regions of the device is considered at one $\times 10^{19}$ cm$^{-3}$. The gate comprises a 5.0 eV work function with an oxide thickness of 1 nm. The gate mask length ranged from 28 nm to 40 nm, and the gate mask width ranged from 1 $\mu$m to 2 $\mu$m. Surface roughness, coulomb, and phonon scattering have been considered to investigate the impact of scattering effect on mobility.

III. RESULTS AND DISCUSSIONS
A. IMPACT OF CRYOGENIC TEMPERATURE ON THE DC CHARACTERISTICS
This paper investigates the cryogenic temperature effects on the RF and DC modes and also analyzes these effects on the subthreshold slope, threshold voltage, and transconductance. Transfer characteristics of the JLFET structure for short channel sizes ($L = 28$ nm and $L = 40$ nm) have been analyzed at various temperatures in the wide range from 4.2–300 Kelvin, as shown in Fig. 3. The widely known point of crossing, which is known as the zero-temperature coefficient (ZTC) [17], [36], [37], has not to rely on the temperature owing to the heat recompense impacts of carrier mobility and threshold voltage ($V_{th}$) [35]. The ZTC phenomenon is defined by the fact that for large gate sizes, $V_{th}$ and electron mobility have both been enhanced at lower temperatures [35], whereas those differed in reduction of temperature for short gate length and increment of mobility is not high.

The subthreshold slope $SS$, described as $n kT/q (\text{mV/dec})$, decreases the thermal voltage at 77 and 4.2 Kelvin for all structures. As demonstrated in Fig. 4, the $SS$ reduces to 4.5 mV/dec in 4.2 K for $L = 40$ nm; however, this reduction is smaller than the predicted amount, which is 0.8 mV/dec at extremely low temperatures; this is due to insufficient dopant ionization. Also, the SS is 4.8 mV/dec when the gate size is $L = 28$ nm.

The $I_{on}$ increases slightly at 4.2 Kelvin for the small-length structures but rises for the extensive-length designs, as shown in Fig. 5. It could be defined by the expression of the electron current [30]:

$$J_n = q\mu_n \left( nE + \frac{n\nabla kT}{q} \right) \quad (1)$$
The current density is proportional to the temperatures at low drain voltages, and field-assisted ionization is poor, but at high drain voltages, the current density rises with lowering the temperature due to carrier mobility, and field-assisted ionization is significant in this channel size. The $G_m$ improves at 4.2 Kelvin ($\sim 2$, W/L = 2 µm/28 nm), as illustrated in Fig. 6.

For JLFET structures, the $G_m$ curve was plotted in Fig. 6, with different W/L geometries at $V_{ds} = 10$ mV, while the $G_m$ show high degradation in large $V_{gs} < V_{th}$ in regards to increasing the series resistance $R_{se}$. The oscillations observed in $G_m$ curves credit this impact to the quantum transport in such Structures [38]. When the $V_{gs}$ of an n-type transistor is raised, electrons may fill the possible sub-band step by step, causing the current to behave step-like. In particular, at extremely small $V_{ds}$, the quantization of energy states in the conduction band is seen [39] because the total energy at larger voltages is substantially more than the band gap among two quantized energy states.

In a short channel DGJLFET, the $V_{th}$ can be described as [15] (2), as shown at the bottom of the next page, where:

$$
\beta = \frac{-1 + e^{-\frac{L_{gate}}{\lambda}}}{2 \sinh(\frac{L_{gate}}{\lambda})}
$$

$$
\delta = \frac{-V_{ds} - \omega \left(-1 + e^{-\frac{L_{gate}}{\lambda}}\right)}{2 \sinh(\frac{L_{gate}}{\lambda})}
$$

$$
\gamma = \frac{1 - e^{-\frac{L_{gate}}{\lambda}}}{2 \sinh(\frac{L_{gate}}{\lambda})}
$$

$$
\theta = \frac{-V_{ds} + \omega \left(-1 + e^{-\frac{L_{gate}}{\lambda}}\right)}{2 \sinh(\frac{L_{gate}}{\lambda})}
$$

$$
\lambda = \sqrt{\frac{L_{si}(4\varepsilon_{si} + C_{ox}L_{si})}{8C_{ox}}}
$$
D. Madadi: Investigation of Junctionless Fin-FET Characterization in Deep Cryogenic Temperature

\[ \omega = V_{fb} - \frac{qN_{D}t_{si}}{2C_{ox}} - \frac{qN_{D}t_{si}^2}{8\varepsilon_{si}} \]  

where the \( \lambda \) is the natural length and \( V_{fb} \) is the flat band voltage. We must note that the \( \beta \) and \( \gamma \) are zero in long channel lengths. Eq. (3) shows that the only temperature-dependent parameter is the \( V_{fb} \). Besides, the \( V_{fb} \) shifts to higher gate voltages at 4.2 Kelvin versus 300 Kelvin because of incomplete ionization. Indeed, larger drain voltages are necessary to absorb enough electrons to the top to form the inversion area. The \( V_{fb} \) variation with different temperatures is shown in Fig. 7 with various W/L geometries. It is worth noting that the maximum \( V_{th} \) change has been illustrated in W/L = 1 \( \mu \)m / 28 nm (\( \Delta V_{th} = 0.15 \) V).

Fig. 8 shows that until reaching 77 Kelvin, the \( \eta \) remains close to the value at 300 Kelvin. From 77 Kelvin down to 4.2 Kelvin, the slope factor increases sharply.

**B. INFLUENCE OF INTERFACE CHARGE DENSITY ON THE JLFET I-V CURVE IN THE DEEP CRYOGENIC TEMPERATURE**

The charge density for every unit area measured in interface states \( Q_f \) is [40]:

\[ Q_f = \int_{E_i}^{+\infty} N_f(E) f(E) dE \]  

In this equation, \( N_f \) denotes the overall distribution of interface traps across the energy. In cryogenic conditions, the concentration of dangling bonds at the junction does not increase considerably. The clear temperature-dependent rise of the \( N_f \) value (for example, in charge-pump calculations [40]) is because, at very low temperatures, the Fermi level covers a large section of the energy bandgap. This logarithmic rise in trap intensity at the band edge was also required to account for the bend of the I-V curve and the SS degradation caused by conduction-band or valence-band tails [41].

Depending on the type (acceptor/donor) and the placement of the Fermi level in the bandgap, Interface density \( N_f \) can be either charged or uncharged. Their charge contribution varies with the surface potential, \( \psi_s \). Fig. 9 depicts the transfer characteristics of JLFET in the deep cryogenic temperature and RT with and without interface charge density.

The interface traps play an essential role in determining the \( V_{th} \), the \( \mu_{ch} \), and the \( G_m \) of FETs, and their effect is especially evident in the SS of the transfer characteristics. Fig. 10 demonstrates the influence of the various \( N_f \) on the SS & \( V_{th} \) in the deep cryogenic temperature.

Fig. 11 shows the JLFET \( G_m \) curve in deep cryogenic temperatures with various \( N_f \). To analyze the effect of the \( N_f \) on the SS can be expressed [7]:

\[ SS = \frac{kT}{q} \ln(10) \left[ 1 + \frac{C_f}{C_{ox}} + \frac{n}{n_f} \right] \]  

where \( C_f = qN_f \) is the capacitances of the \( N_f \) at the gate oxide, \( C_{ox} \) is the gate oxide capacitance, \( C_{Si} \) is the active regions capacitance, and \( N_f \) represents the interface trap density at the gate oxide. The \( n \) is the body factor, defined by \( n = (C_{ox}+C_f+C_{Si})/C_{ox} \) for an SOI structure. The impacts of traps related to the BOX layer have been neglected.

Fig. 12 illustrates the influence of \( V_{ds} \) on the I-V curve of JLFET in the deep cryogenic temperature. As demonstrated in Fig. 12, at higher drain voltages, current density rises

\[ V_{th} = \frac{2(\delta + \beta \theta) + \omega + \sqrt{(2(\delta + \beta \theta) + \omega)^2 - (1 - 4\beta \gamma)(\omega^2 - 4\delta \theta)}}{1 - 4\beta \gamma} \]  

---

**FIGURE 4. Variation of SS versus different temperatures and W/L geometries.**

**FIGURE 5. Impact of the temperature on the \( I_{on} \) of JLFET versus different temperatures.**

---

**VOLUME 10, 2022**

---

130296
with reducing the temperature through mobility, and field-assisted ionization is critical in the channel. We understand that $N_f$ increases with lowering the temperature, achieving $10^{13}$ cm$^{-2}$ at deep cryogenic temperatures.

C. RF ANALYSIS

Fig. 13 shows the impact of the Transconductance Generation Factor (TGF) versus $V_{gs}$ in various cryogenic temperatures. TGF has been described as $G_m$/drain-current relation and represents the power losses of the structure in digital operations. The higher TGF leads to smaller power losses.

Plotting TGF, which gives a detailed perspective of the analyzed device, from low-frequency (depletion/partial depletion) application where high gain is obtained to high-frequency (flat band/accumulation) application where higher drive current is needed, seems to be a constructive analysis solution that enables for a first world admiration of the device under research for analog analysis. In the green regime (depletion/partial depletion), TGF is inversely proportional to the SS. On the purple side (flat band/accumulation), it would be proportionally to $\mu_n C_{ox}/n$ (where $\mu_n$ is electron mobility, $C_{ox}$ is gate oxide capacitance, and $n$ is body factor).

On the other hand, a device’s analog/RF efficiency is mainly restricted by intrinsic terminal capacitances. The effect of temperature on parasitic capacitances versus $V_{gs}$ can be seen in Fig. 14.

The transit frequency ($f_T$) of FETs is achieved as follows [42]:

$$f_T = \frac{G_m}{2\pi \left(\varepsilon_{gs} + \varepsilon_{gd}\right)} \tag{6}$$
and is calculated from the current gain ($H_{21}$) and shown in Fig. 15 as one of the main RF FoMs. Due to the lower parasitic capacitances and higher $G_m$, the $f_T$ improves, and the maximum $f_T$ is achieved, about 563 GHz. Because of the lower variation of capacitances in cryogenic temperatures, the transit frequency $f_T$ follows the increment in the $G_m$, as demonstrated in Fig. 7. This rise may be offset by decreased power usage, which is also advantageous for thermal losses from the management system to the quantum bits. This increment becomes particularly significant in shorter channel lengths.

We analyzed the influence of the various temperatures on the unilateral-power-gain (UPG), ($f_{\text{max}}$) is the frequency where UPG becomes unity, or zero dB, and the transit time ($\tau$) of JLFET. These ratios have been achieved from the equations [43], [44]:

$$f_{\text{max}} = \frac{f_T}{2 \sqrt{\frac{R_{ds}}{R_s}}} \quad (7)$$

FIGURE 7. Variation of $V_{th}$ versus different temperatures and W/L geometries.

FIGURE 8. Impact of the temperature on the $\tau$ of JLFET.

FIGURE 9. Effect of $N_f$ on the on-current ($I_{on}$).

FIGURE 10. Impact of the various $N_f$ on the SS & $V_{th}$ in the 4.2 Kelvin temperature (a) Negative (b) Positive.
The obtained results above equations are illustrated in Fig. 16. The gate resistance ($R_g$) decreases because of the reduced

$$
\tau = \frac{1}{2\pi f T}
$$

(8)

$$
UPG = \left(\frac{f_{\text{max}}}{f}\right)^2
$$

(9)
resistivity of gate metal contact at the cryogenic temperature, and due to the higher $f_T$ at 4.2 Kelvin, $f_{\text{max}}$ increases. It can be inferred that the 4.2 Kelvin temperature leads to better performance and reduces transit time. Improvement in $G_m$ and $f_T$ enables a reduction in transit time. Charge carriers have a very low transit time in the ON-condition.

The NF of FETs can be obtained as follows:

$$NF = 1 + 5\pi f_C \frac{R_s + R_g}{G_m}$$  \hspace{1cm} (10)

Fig. 17 shows the impact of various temperatures on the Noise Figure (NF). By reducing parasitic capacitance and due to higher $G_m$, the value of NF reduces at lower temperatures.

IV. CONCLUSION
The effect of cryogenic temperature on an ($L = 28$ nm and $L = 40$ nm) Junctionless SOI Fin-FET innovation for quantum information management systems is presented in this paper. Starting with a deep study of the physical structures at extremely low temperatures, actually promoting changes in the essential analog design specifications are achieved, even though increment in the slope factor at very low temperatures decreases the predicted current savings; however, this increase is not significant. The suggested study illustrates that cryogenic status in the new technology CMOS may be correctly anticipated by calibrating data using an experimental device. This is an attractive idea for future small cryogenic models for silicon-based quantum information structures.

REFERENCES
[1] S. Veeraraghavan and J. G. Fossum, “Short-channel effects in SOI MOSFETs,” IEEE Trans. Electron Devices, vol. 36, no. 3, pp. 522–528, Mar. 1989, doi: 10.1109/16.19963.
[2] M. J. Kumar and G. V. Reddy, “Evidence for suppressed short-channel effects in deep submicron dual-material gate (DMG) partially depleted SOI MOSFETs—A two-dimensional analytical approach,” Microelectron. Eng., vol. 75, no. 4, pp. 367–374, Nov. 2004, doi: 10.1016/j.mee.2004.07.058.
[3] D. Madadi and A. A. Orouji, “Investigation of short channel effects in SOI MOSFET with 20 nm channel length by a $\beta$-Ga$_2$O$_3$ layer,” ECS J. Solid State Sci. Technol., vol. 9, no. 4, Apr. 2020, Art. no. 045002, doi: 10.1149/2162-8777/ab878b.
[4] Y.-K. Lin, P. Kushwaha, H. Agarwal, H.-L. Chang, J. P. Duarte, A. B. Sachid, S. Khandelwal, S. Salahuddin, and C. Hu, “Modeling of back-gate effects on gate-induced drain leakage and gate currents in UTB SOI MOSFETs,” IEEE Trans. Electron Devices, vol. 64, no. 10, pp. 3986–3990, Oct. 2017.
[5] H. Bohuslavskyi, A. G. M. Jansen, S. Barraud, V. Barral, M. Casse, L. Le Guevel, X. Jelh, L. Hatin, B. Bertrand, G. Billiot, G. Pillonnet, F. Arnaud, P. Galy, S. De Franceschi, M. Vinet, and M. Sanguinetti, “Cryogenic subthreshold swing saturation in FD-SOI MOSFETs described with band broadening,” IEEE Electron Device Lett., vol. 40, no. 5, pp. 784–787, May 2019, doi: 10.1109/LED.2019.2905111.
[6] D. Flandre, J. P. Colinge, J. Chen, D. D. Ceuster, J. P. Eggermont, L. Ferreira, B. Gentinne, P. G. A. Jespers, A. Viviani, R. Gillon, J. P. Raskin, A. Vander Vorst, D. Vanhoenacker-Janvier, and F. Silveira, “Fully-depleted SOI CMOS technology for low-voltage low-power mixed digital/analog/microwave circuits,” Anal. Integ. Circuits Signal Process., vol. 21, no. 3, pp. 213–228, 1999, doi: 10.1023/A:1008321919587.
[7] J. P. Colinge, D. Flandre, and F. Van de Wiele, “Subthreshold slope of long-channel, accumulation-mode p-channel SOI MOSFETs,” Solid. State. Electron., vol. 37, no. 2, pp. 289–294, Feb. 1994, doi: 10.1016/0038-1101(94)90080-9.
[8] J.-P. Colinge, “Multiple-gate SOI MOSFETs,” Solid-State Electron., vol. 48, no. 6, pp. 897–905, Jun. 2004, doi: 10.1016/j.sse.2003.12.020.
[9] D. Madadi and A. A. Orouji, “Scattering mechanisms in $\beta$-Ga$_2$O$_3$ junctionless SOI MOSFET: Investigation of electron mobility and short channel effects,” Mater. Today Commun., vol. 26, Mar. 2021, Art. no. 102044, doi: 10.1016/j.mtcomm.2021.102044.
[30] A. Beckers, F. Jazaeri, A. Ruffino, C. Buscinti, A. Baschirotto, and C. Enz, “Cryogenic characterization of 28 nm bulk CMOS technology for quantum computing,” in *Proc. 47th Eur. Solid-State Device Res. Conf. (ESSDERC)*, Sep. 2017, pp. 62–65, doi: 10.1109/ESSDERC.2017.8066592.

[31] B. K. Eshfeh, N. Planes, M. Haond, J.-P. Raskin, D. Flandre, and V. Khilchtytskaya, “28 nm FDSOI analog and RF figures of merit at N$_2$ cryogenic temperatures,” *Solid-State Electron.*, vol. 159, pp. 77–82, Sep. 2019, doi: 10.1016/j.sse.2019.03.039.

[32] S. O’uchi, K. Endo, M. Maaezawa, T. Nakagawa, H. Ota, Y. X. Liu, T. Matsukawa, Y. Ishikawa, J. Tsukada, H. Yamauchi, W. Mizubayashi, S. Migitai, Y. Morita, T. Sekigawa, H. Koske, K. Sakamoto, and M. Masahara, “Cryogenic operation of double-gate FinFET and demonstration of analog circuit at 4.2 K,” in *Proc. IEEE Int. SOI Conf. (SOI)*, Oct. 2012, pp. 6–7, doi: 10.1109/SOI.2012.6404376.

[33] G. Zhou, F. A. Mamun, J. Yang-Scharlotta, D. Vasileks, and I. S. Esqueda, “Cryogenic characterization and analysis of nanoscale SOI FETs using a virtual source model,” *IEEE Trans. Electron Devices*, vol. 69, no. 3, pp. 1306–1312, Mar. 2022, doi: 10.1109/TED.2022.3142650.

[34] R. M. Incandela, L. Song, H. Hornulle, E. Charbon, A. Vladimirescu, and F. Sebastianio, “Characterization and compact modeling of nanometer CMOS transistors at deep-cryogenic temperatures,” *IEEE J. Electron Devices Soc.*, vol. 3, no. 1, pp. 69–75, Apr. 2015, doi: 10.1109/LED.2015.2426247.

[35] D. Y. Jhon, S. J. Park, M. Mouis, S. Barraud, G.-T. Kim, and G. Ghibaudo, “Low-temperature electrical characterization of junctionless transistors,” *Solid-State Electron.*, vol. 80, pp. 135–141, Feb. 2013, doi: 10.1016/j.sse.2012.10.018.

[36] M. de Souza, M. A. Pavanello, R. D. Trevisoli, R. T. Doria, and J. Colinge, “Cryogenic operation of junctionless nanowire transistors,” *IEEE Electron Device Lett.*, vol. 32, no. 10, pp. 1322–1324, Oct. 2011, doi: 10.1109/LED.2011.2161748.

[37] D. Y. Jhon, S. J. Park, M. Mouis, S. Barraud, G. T. Kim, and G. Ghibaudo, “Low-temperature operation of junctionless nanowire transistors: Surface roughness roughness scattering effects and dominant scattering mechanisms,” *Appl. Phys. Lett.*, vol. 105, no. 26, pp. 1–6, 2014, doi: 10.1063/1.4905366.

[38] X. Li, W. Han, L. Ma, H. Wang, Y. Zhang, and F. Yang, “Low-temperature quantum transport characteristics in single n-channel junctionless nanowire transistors,” *IEEE Electron Device Lett.*, vol. 34, no. 5, pp. 581–583, May 2013, doi: 10.1109/LED.2013.2250898.

[39] J.-P. Colinge, A. J. Quinn, L. Floyd, G. Redmond, J. C. Alderman, and F. Sebastianio, “Low-temperature to cryogenic threshold voltage in MOSFETs,” *IEEE Electron Device Lett.*, vol. 32, no. 7, pp. 716–718, Jul. 2011, doi: 10.1109/LED.2011.2173893.

[40] A. Beckers, F. Jazaeri, A. Ruffino, C. Buscinti, A. Baschirotto, and C. Enz, “Cryogenic MOSFET behavior,” *IEEE Trans. Electron Devices*, vol. 67, no. 3, pp. 1357–1360, Mar. 2020, doi: 10.1109/TED.2020.2965475.

[41] D. Madadi and A. A. Orouji, “New high-voltage and high-speed β-GaO$_3$ MESFET with amended electric field distribution by an insulator layer,” *Eur. Phys. J. Plus*, vol. 135, no. 7, p. 578, Jul. 2020, doi: 10.1140/epjp/s13360-020-00523-4.

[42] D. Madadi and A. A. Orouji, “A β-GaO$_3$ MESFET to amend the carrier distribution by using a tunnel diode,” *IEEE Trans. Device Mater. Rel.*, vol. 21, no. 1, pp. 26–32, Mar. 2021, doi: 10.1109/TDMR.2020.3046530.

[43] I. C. Cherik, S. Mohammadi, and A. A. Orouji, “Switching performance enhancement in nanotube double-gate tunneling field-effect transistor with germanium source regions,” *IEEE Trans. Electron Devices*, vol. 69, no. 1, pp. 364–369, Jan. 2022, doi: 10.1109/TED.2021.3124984.