Overall Editors and Authors

Prof. Dr. Theo Ungerer, University of Augsburg
Dr. Paul Carpenter, BSC, Barcelona

Authors

| Name                  | Affiliation                         | Topic                                      |
|-----------------------|-------------------------------------|--------------------------------------------|
| Nader Bagherzadeh     | University of California, Irvine    | Die Stacking and 3D-Chips                 |
| Sandro Bartolini      | University of Siena                 | Photonics                                  |
| Luca Benini           | ETH Zürich                          | Die Stacking and 3D-Chips                 |
| Koen Bertels          | Delft University of Technology      | Quantum Computing                          |
| François Bodin        | University of Rennes                | Overall Comments                           |
| Jose Manuel García Carrasco | University of Murcia               | Photonics                                  |
| Koen De Bosschere     | Ghent University                    | Overall Comments                           |
| Marc Duranton         | CEA LIST DACLE                      | Overall Comments                           |
| Babak Falsafi         | Ecole Polytechnique Fédérale de Lausanne | Data Centre and Cloud Computing, Green ICT and Resiliency |
| Dietmar Fey           | University of Erlangen-Nuremberg    | Memristors                                 |
| Said Hamdioui         | Delft University of Technology      | Quantum and Resistive Computing            |
| Christian Hochberger  | Technical University of Darmstadt    | Nanotubes and Nanowires, Graphene, Diamond Transistors |
| Avi Mendelson         | Technion                            | Diamond Computing, Hardware Impact         |
| Benjamin Pfundt       | University of Erlangen-Nuremberg    | 3D Stacking, Memristors, Resistive Computing |
| Ulrich Rückert        | University of Bielefeld             | Neuromorphic Computing                     |
| Igor Zacharov         | Eurotech                            | Green ICT and Resiliency                   |

Compiled by

Rico Amslinger, Martin Frieb, Florian Haas, Christian Mellwig, Jörg Mische, Alexander Stegmeier, Sebastian Weis
University of Augsburg

We also acknowledge the members of the Working Groups during the first year, as well as the numerous people that provided valuable feedback at the roadmapping workshops at HiPEAC CSW and HPC Summit, to HiPEAC and EXDCI for hosting the workshops and Xavier Salazar for the organizational support.
Radical changes in computing are foreseen for the next decade. The US IEEE society wants to “reboot computing” and the HiPEAC Vision 2017 sees the time to “re-invent computing”, both by challenging its basic assumptions. This document presents the “EuroLab-4-HPC Long-Term Vision on High-Performance Computing” of August 2017, a road mapping effort within the EC CSA\textsuperscript{1} Eurolab-4-HPC that targets potential changes in hardware, software, and applications in High-Performance Computing (HPC).

The objective of the Eurolab-4-HPC vision is to provide a long-term roadmap from 2023 to 2030 for High-Performance Computing (HPC). Because of the long-term perspective and its speculative nature, the authors started with an assessment of future computing technologies that could influence HPC hardware and software. The proposal on research topics is derived from the report and discussions within the road mapping expert group. We prefer the term “vision” over “roadmap”, firstly because timings are hard to predict given the long-term perspective, and secondly because EuroLab-4-HPC will have no direct control over the realization of its vision.

The Big Picture

High-performance computing (HPC) typically targets scientific and engineering simulations with numerical programs mostly based on floating-point computations. We expect the continued scaling of such scientific and engineering applications to continue well beyond Exascale computers. As just one example, the NASA CFD roadmap from 2014 envisions scaling of Computational Fluid Dynamics to Zetascale by 2030\textsuperscript{2}.

However, three trends are changing the landscape for high-performance computing and supercomputers. The first trend is the emergence of data analytics complementing simulation in scientific discovery.

While simulation still remains a major pillar for science, there are massive volumes of scientific data that are now gathered by sensors augmenting data from simulation available for analysis. High-Performance Data Analysis (HPDA) will complement simulation in future HPC applications.

The second trend is the emergence of cloud computing and warehouse-scale computers (also known as data centres). Data centres consist of low-cost volume processing, networking and storage servers, aiming at cost-effective data manipulation at unprecedented scales. The scale at which they host and manipulate (e.g., personal, business) data has led to fundamental breakthroughs in data analytics.

There are a myriad of challenges facing massive data analytics including management of highly distributed data sources, and tracking of data provenance, data validation, mitigating sampling bias and heterogeneity, data format diversity and integrity, integration, security, privacy, sharing, visualization, and massively parallel and distributed algorithms for incremental and/or real-time analysis.

Large datacentres are fundamentally different from traditional supercomputers in their design, operation and software structures. Particularly, big data applications in data centres and cloud computing centres require different algorithms and differ significantly from traditional HPC applications such that they may not require the same computer structures.

With modern HPC platforms being increasingly built using volume servers (90% of the systems in the June 2017 TOP500 list are based on Intel Xeon), there are a number of features that are shared among warehouse-scale computers and modern HPC platforms, including dynamic resource allocation and management, high utilization, parallelization and acceleration, robustness and infrastructure costs. These shared concerns will serve as incentives for the convergence of the platforms.

There are, meanwhile, a number of ways that traditional HPC systems differ from modern warehouse-
scale computers: efficient virtualization, adverse network topologies and fabrics in cloud platforms, low memory and storage bandwidth in volume servers. HPC customers must adapt to co-exist with cloud services; warehouse-scale computer operators must innovate technologies to support the workload and platform at the intersection of commercial and scientific computing.

It is unclear whether a convergence of HPC with big data applications will arise. Investigating hardware and software structures targeting such a convergence is of high research and commercial interest. However, some HPC applications will be executed more economically on data centres. Exascale and post-Exascale supercomputers could become a niche for HPC applications.

The third trend arises from Deep Neural Networks (DNN) for back propagation learning of complex patterns, which emerged as new technique penetrating different application areas. DNN learning requires high performance and is often run on high-performance supercomputers. Recent GPU accelerators are seen as very effective for DNN computing by their enhancements, e.g. support for 16-bit floating-point and tensor processing units. It is widely assumed that it will be applied in future autonomous cars thus opening a very large market segment for embedded HPC. DNNs will also be applied in engineering simulations traditionally running on HPC supercomputers.

Embedded high-performance computing demands are upcoming needs. It may concern smartphones but also applications like autonomous driving, requiring on-board high-performance computers. In particular the trend from current advanced ADAS (automatic driving assistant systems) to piloted driving (2018–2020) and to fully autonomous cars in the next decade will increase on-board performance requirements and may even be coupled with high-performance supercomputers in the Cloud. The target is to develop systems that adapt more quickly to changing environments, opening the door to highly automated and autonomous transport, capable of eliminating human error in control, guidance and navigation and so leading to more safety. High-performance computing devices in cyber-physical systems will have to fulfill further non-functional requirements such as timeliness, (very) low energy consumption, security and safety. However, further applications will emerge that may be unknown today or that receive a much higher importance than expected today.

Power and thermal management is considered as highly important and will continue its preference in future. Post-Exascale computers will target more than 1 Exaflops with less than 30 MW power consumption requiring processors with a much better performance per Watt than available today. On the other side, embedded computing needs high performance with low energy consumption. The power target at the hardware level is widely the same, a high performance per Watt.

In addition to mastering the technical challenges, reducing the environmental impact of upcoming computing infrastructures is also an important matter. Reducing CO₂ emissions and overall power consumption should be pursued. A combination of hardware techniques, such as new processor cores, accelerators, memory and interconnect technologies, and software techniques for energy and power management will need to be cooperatively deployed in order to deliver energy-efficient solutions.

Because of the foreseeable end of CMOS scaling, new technologies are under development, such as, for example, Die Stacking and 3D Chip Technologies, Non-volatile Memory (NVM) Technologies, Photonics, Resistive Computing, Neuromorphic Computing, Quantum Computing, Nanotubes, Graphene, and diamond-based transistors. Since it is uncertain if/when some of the technologies will mature, it is hard to predict which ones will prevail.

The particular mix of technologies that achieve commercial success will strongly impact the hardware and software architectures of future HPC systems, in particular the processor logic itself, the (deeper) memory hierarchy, and new heterogeneous accelerators.

There is a clear trend towards more complex systems, which is expected to continue over the next decade. These developments will significantly increase software complexity, demanding more and more intelligence across the programming environment, including compiler, run-time and tool intelligence driven by appropriate programming models. Manual optimization of the data layout, placement, and caching will become uneconomic and time consuming, and will, in any case, soon exceed the abilities of the best human programmers.

If accurate results are not necessarily needed, another speedup could emerge from more efficient special
execution units, based on analog, or even a mix between analog and digital technologies. Such developments would benefit from more advanced ways to reason about the permissible degree of inaccuracy in calculations at run time. Furthermore, new memory technologies like memristors may allow on-chip integration, enabling tightly-coupled communication between the memory and the processing unit. With the help of memory computing algorithms, data could be pre-processed “in-” or “near-” memory.

But it is also possible that new hardware developments reduce software complexity. New materials like graphene, nanotubes and diamonds could be used to run processors at much higher frequencies than are currently possible, and with that, may even enable a significant increase in the performance of single-threaded programs.

Optical networks on die and Terahertz-based connections may eliminate the need for preserving locality since the access time to local storage may not be as significant in future as it is today. Such advancements will lead to storage-class memory, which features similar speed, addressability and cost as DRAM combined with the non-volatility of storage. In the context of HPC, such memory may reduce the cost of checkpointing or eliminate it entirely.

The adoption of neuromorphic, resistive and/or quantum computing as new accelerators may have a dramatic effect on the system software and programming models. It is currently unclear whether it will be sufficient to offload tasks, as on GPUs, or whether more dramatic changes will be needed. By 2030, disruptive technologies may have forced the introduction of new and currently unknown abstractions that are very different from today. Such new programming abstractions may include domain-specific languages that provide greater opportunities for automatic optimization. Automatic optimization requires advanced techniques in the compiler and runtime system. We also need ways to express non-functional properties of software in order to trade various metrics: performance vs. energy, or accuracy vs. cost, both of which may become more relevant with near threshold, approximate computing or accelerators.

Nevertheless, today’s abstractions will continue to evolve incrementally and will continue to be used well beyond 2030, since scientific codebases have very long lifetimes, on the order of decades.

Execution environments will increase in complexity requiring more intelligence, e.g., to manage, analyse and debug millions of parallel threads running on heterogeneous hardware with a diversity of accelerators, while dynamically adapting to failures and performance variability. Spotting anomalous behavior may be viewed as a big data problem, requiring techniques from data mining, clustering and structure detection. This requires an evolution of the incumbent standards such as OpenMP to provide higher-level abstractions. An important question is whether and to what degree these fundamental abstractions may be impacted by disruptive technologies.

The Work Needed

As new technologies require major changes across the stack, a vertical funding approach is needed, from applications and software systems through to new hardware architectures and potentially down to the enabling technologies. We see HP Lab’s memory-driven computing architecture “The Machine” as an exemplary project that proposes a low-latency NVM (Non-Volatile Memory) based memory connected by photonics to processor cores. Projects could be based on multiple new technologies and similarly explore hardware and software structures and potential applications. Required research will be interdisciplinary. Stakeholders will come from academic and industrial research.

The Opportunity

The opportunity may be development of competitive new hardware/software technologies based on upcoming new technologies to advantageous position European industry for the future. Target areas could be High-Performance Computing and Embedded High-Performance devices. The drawback could be that the chosen base technology may not be prevailing but be replaced by a different technology. For this reason, efforts should be made to ensure that aspects of the developed hardware architectures, system architectures and software systems could also be applied to alternative prevailing technologies. For instance, several NVM technologies will bring up new memory devices that are several magnitudes faster than current Flash technology and the developed system structures may
easily be adapted to the specific prevailing technologies, even if the project has chosen a different NVM technology as basis.

EC Funding Proposals

The Eurolab4HPC vision recommends the following funding opportunities for topics beyond Horizon 2020 (ICT):

• Convergence of HPC and HPDA:
  – Data Science, Cloud computing and HPC: Big Data meets HPC
  – Inter-operability and integration
  – Limitations of clouds for HPC
  – Edge Computing: local computation for processing near sensors

• Impact of new NVMs:
  – Memory hierarchies based on new NVMs
  – Near- and in-memory processing: pre- and post-processing in (non-volatile) memory
  – HPC system software based on new memory hierarchies
  – Impact on checkpointing and reciliency

• Programmability:
  – Hide new memory layers and HW accelerators from users by abstractions and intelligent programming environments
  – Monitoring of a trillion threads
  – Algorithm-based fault tolerance techniques within the application as well as moving fault detection burden to the library, e.g. fault-tolerant message-passing library

• Green ICT and Energy
  – Integration of cooling and electrical subsystem
  – Supercomputer as a whole system for Green ICT

As remarked above, projects should be interdisciplinary, from applications and software systems through hardware architectures and, where relevant, enabling hardware technologies.
# Executive Summary

1 **Introduction**
   1.1 Current Proposals for Exascale Machines ........................................... 9
   1.2 Related Roadmapping Initiatives .......................................................... 10
   1.3 Working Towards the Eurolab-4-HPC Roadmap/Vision .............................. 10
   1.4 Document Structure .............................................................................. 13

2 **Evolutionary and New Upcoming Applications** ..................................... 14
   2.1 Strong Scaling Evolutionary HPC Applications ........................................ 14
   2.2 Potentially New HPC Applications ......................................................... 14
   2.3 HPC Application Requirements ................................................................ 16
      2.3.1 Need for More Performance .............................................................. 16
      2.3.2 Adapting Applications for Scalability and Heterogeneity ............... 16
      2.3.3 Need for Co-Design ......................................................................... 16
      2.3.4 Extreme Data ................................................................................... 17
      2.3.5 Interactivity and Usage Models ....................................................... 17
      2.3.6 Other Application Issues ................................................................. 17

3 **Data Centre and Cloud Computing** ...................................................... 19
   3.1 Convergence of HPC and Cloud Computing ............................................ 19
   3.2 Massive Data Analytics .......................................................................... 19
   3.3 Warehouse-Scale Computers .................................................................. 20
   3.4 Cloud-Embedded HPC and Edge Computing ......................................... 21

4 **Disruptive Technologies in Hardware/VLSI** ....................................... 23
   4.1 Introduction ............................................................................................. 23
   4.2 Sustaining Technology (improving HPC HW in ways that are generally expected) .... 23
      4.2.1 Continuous CMOS scaling ................................................................. 23
      4.2.2 Die Stacking and 3D-Chip .................................................................... 26
   4.3 Disruptive Technology in Hardware/VLSI (innovation that creates a new line of HPC hardware superseding existing HPC techniques) ........................................ 29
      4.3.1 Non-volatile Memory (NVM) Technologies ......................................... 29
      4.3.2 Photonics ............................................................................................ 32
   4.4 Disruptive Technology (Alternative Ways of Computing) ........................ 36
      4.4.1 Resistive Computing .......................................................................... 36
      4.4.2 Neuromorphic Computing .................................................................. 39
      4.4.3 Quantum Computing ......................................................................... 44
   4.5 Beyond CMOS .......................................................................................... 47
      4.5.1 Nanotubes and Nanowires ................................................................. 47
      4.5.2 Graphene ............................................................................................ 49
      4.5.3 Diamond Transistors .......................................................................... 51
5 Impact of Disruptive Technologies
5.1 Summary of Potential Long-Term Impacts of Disruptive Technologies for HPC Hardware
5.1.1 New Ways of Computing
5.1.2 New Processor-Memory Interfaces
5.1.3 New Memory Hierarchies
5.1.4 New Hardware Accelerators
5.2 Applying Disruptive Technologies More Aggressively
5.2.1 Power is a First-Class Citizen when Committing to New Technology
5.2.2 Locality of References
5.2.3 Digital and Analog Computation
5.2.4 End of Von Neumann Architecture
5.2.5 Open Questions and Research Challenges
5.3 Summary of Potential Long-Term Impacts of Disruptive Technologies for HPC Software and Applications

6 Vertical Challenges: Green ICT, Energy and Resiliency
6.1 Green ICT
6.2 Resiliency

7 System Software and Programming Environment
7.1 Scope
7.2 Current Research Trends
7.2.1 Sustained Increases in System Complexity, Specialization, and Heterogeneity
7.2.2 Complex Application Performance Analysis and Debugging
7.3 Potential Implications of Disruptive Technologies
7.3.1 Disruptive Hardware Models of Computation
7.3.2 Convergence Between Storage and Memory
7.3.3 Neuromorphic, Resistive and Quantum Computing
Upcoming application trends and disruptive VLSI technologies will change the way computers will be programmed and used as well as the way computers will be designed. New application trends such as High-Performance Data Analysis (HPDA) and deep-learning will induce changes in High-Performance Computing; disruptive technologies will change the memory hierarchy, hardware accelerators and even potentially lead to new ways of computing. The HiPEAC Vision 2017 sees the time to revisit the basic concepts: The US wants to “reboot computing”, the HiPEAC Vision proposes to “re-invent computing” by challenging basic assumptions such as binary coding, interrupts, layers of memory, storage and computation.

Exascale does not merely refer to a LINPACK $R_{\text{max}}$ of 1 Exaflops. The PathForward definition of a capable Exascale system is a good one, as it focuses on scientific problems rather than benchmarks, as well as raising the core challenges of power consumption and resiliency: “a supercomputer that can solve science problems 50X faster (or more complex) than on the 20 Petaflop systems (Titan and Sequoia) of today in a power envelope of 20-30 megawatts, and is sufficiently resilient that user intervention due to hardware or system faults is on the order of a week on average” [1].

This document has been funded by the EC CSA Eurolab-4-HPC (Sept. 2015 – August 2017) project. It outlines a long-term vision for excellence in European High-Performance Computing research, with a timescale beyond Exascale computers, i.e. a timespan of approximately 2023-2030.

1.1 Current Proposals for Exascale Machines

**USA:** Today’s leading organizations are using machine learning-based tools to automate decision processes, and they are starting to experiment with more advanced uses of artificial intelligence (AI) for digital transformation. Corporate investment in artificial intelligence is predicted to triple in 2017, becoming a $100 billion market by 2025. [2]

The U.S. Department of Energy — and the hardware vendors it partners with — are set to enliven the Exascale effort with nearly a half billion dollars in research, development, and deployment investments. The push is led by the DoE’s Exascale Computing Project and its extended PathForward program landing us in the 2021 – 2022 timeframe with “at least one” Exascale system. This roadmap was confirmed in June 2017 with a DoE announcement that backs six HPC companies as they create the elements for next-generation systems. The vendors on this list include Intel, Nvidia, Cray, IBM, AMD, and Hewlett Packard Enterprise (HPE). [3]

**China** currently possesses the fastest supercomputer in the world, called the Sunway TaihuLight. The supercomputer is theoretically capable of 124.5 Petaflops of performance, making it the first computer system to surpass 100 Petaflops. Interestingly, this supercomputer contains entirely Chinese-made processing chips. In January, China said it would soon have the world’s first Exascale supercomputer prototype up and running. China said it will have a completed Exascale supercomputer by 2020. [4].

This year, China is aiming for breakthroughs in high-performance processors and other key technologies to build the world’s first prototype Exascale supercomputer, the Tianhe-3, said Meng Xiangfei, the director of application at the National Super Computer Tianjin Center. “The prototype is expected to be completed in early 2018. Tianhe-3 will be made entirely in China, from processors to operating system. It will be stationed in Tianjin and fully operational by 2020, earlier than the US plan for its Exascale supercomputer”. [5].

The Exascale supercomputer will be able to analyse smog distribution on a national level, while current models can only handle a district. Tianhe-3 also could simulate earthquakes and epidemic outbreaks in more
detail, allowing swifter and more effective government responses. The new machine also will be able to analyse gene sequence and protein structures in unprecedented scale and speed. That may lead to new discoveries and more potent medicine, he said. [5].

**Japan:** The successor to the K supercomputer, which is being developed under the Flagship2020 program, will use ARM-based processors and these chips will be at the heart of a new system built by Fujitsu for RIKEN (Japan’s Institute of Physical and Chemical Research) that would break the Exaflops barrier by 2020. [6].

**European Community:** EC President Juncker has declared that the European Union has to be competitive in the international arena with regard to the USA, China, Japan and other stakeholders, in order to enhance and promote the European industry in the public as well as the private sector related to HPC. [7]

The first step will be “Extreme-Scale Demonstrators” (EsDs) that should provide pre-Exascale platforms deployed by HPC centres and used by Centres of Excellence for their production of new and relevant applications. Such demonstrators are planned by ETP4HPC Initiative and included in the EC LEIT-ICT 2018 calls. At project end, the EsDs will have a high TRL (Technical Readiness Level) that will enable stable application production at reasonable scale. [8]

The EuroHPC Initiative is based on a Memorandum of Understanding that was signed on March 23, 2017 in Rome. Its plans for the creation of two pre-Exascale machines, followed by the delivery of two machines that are actually Exascale. There are a lot of things to consider such as the creation of the micro-processor with European technology and the integration of the micro-processor in the European Exascale machines [7]. IPCEI (Important Project of Common European Interest) is another parallel initiative, related to EuroHPC. The IPCEI for HPC at the moment involves France, Italy, Spain, and Luxembourg but it is also open to other countries in the European Union. If all goes according to plan, the first pre-Exascale machine will be released by 2022 – 2023. By 2024 – 2025, the Exascale machines will be delivered. [7]

Partly other time lines are shown in the summary on Exascale race as seen by Hyperion at April 20, 2017 [9] (see Figure 1.1).

### 1.2 Related Roadmapping Initiatives

The Eurolab-4-HPC vision complements existing efforts such as the ETP4HPC Strategic Research Agenda (SRA). ETP4HPC is an industry-led initiative to build a globally competitive HPC system value chain. Development of the EuroLab-4-HPC vision is aligned with ETP4HPC SRA in its latest version to be scheduled for September 2017. SRA 2017 is targeting a roadmap towards Exascale computers that spans until approximately 2022, whereas the Eurolab-4-HPC vision targets the speculative period beyond Exascale, so approximately 2023 – 2030. The EuroLab-4-HPC vision is developed in close collaboration with the “HiPEAC Vision” of HiPEAC CSA that features the broader area of “High Performance and Embedded Architecture and Compilation”. The EuroLab-4-HPC vision complements the HiPEAC Vision 2017 document with a stronger focus on disruptive technologies and HPC. The current state of available roadmaps that are adjacent to the Eurolab-4-HPC vision is shown in the table below:

### 1.3 Working Towards the Eurolab-4-HPC Roadmap/Vision

The Eurolab-4-HPC vision has been developed as a research roadmap with a substantially longer-term time-window than most of the roadmaps shown above. Since the beginning, it has been our target to stick to technical matters and provide an academic research perspective. Because targeting the post-Exascale era with a horizon of approximately 2022 – 2030 will be highly speculative, we proceeded as follows:

1. Select disruptive technologies that may be technologically feasible in the next decade.
2. Assess the potential hardware architectures and their characteristics.
3. Assess what that could mean for the different working groups (WG) topics (concerns all WGs).

The vision roughly follows the structure: “IF technology ready THEN foreseeable impact on WG topic could be ...”

The first task performed was to select potentially disruptive technologies and summarize its potential for the next decade with the help of experts in a “Report on Disruptive Technologies”. The report has reached
## Figure 1.1: Summary of Exascale race as seen by Hyperion at April 20, 2017 [9]

| Region | Sustained ES | Peak ES | Vendors | Processors | Initiatives | Cost Notes |
|--------|--------------|---------|---------|------------|-------------|------------|
| U.S.   | 2023         | 2021    | U.S.    | U.S.       | NSCI/ECP    | $300 – $500 M per system, plus heavy R&D investments |
| EU     | 2023 – 2024  | 2021    | U.S., Europe | U.S., ARM  | PRACE, ETP4HPC | $300 – $350 M per system, plus heavy R&D investments |
| China  | 2023         | 2020    | Chinese | Chinese (plus U.S.) | 13th 5-Year Plan | $350 – $500 M per system, plus heavy R&D investments |
| Japan  | 2023 – 2024  | Not planned | Japanese | Japanese |             | $600 – $850 M, this includes both 1 system and the R&D costs. Will also do many smaller size systems |

a stage of maturity and its impact on hardware and software is provided in working group zero, which is the basis for all other working groups.

0. Impact of disruptive technologies
   (Theo Ungerer, University of Augsburg, Germany)

Aside from a working group zero on disruptive technologies, we defined five more working groups and assigned working group leaders:

1. New technologies and hardware architectures
   (Avi Mendelson, Technion, Haifa)

2. System software and programming environment
   (Paul Carpenter, BSC, Barcelona)

3. HPC application requirements
   (Paul Carpenter, BSC, Barcelona)

4. Vertical challenges: Green ICT, energy and resiliency
   (Bastian Koller and Axel Tenschert, HLRS, Stuttgart)

5. Convergence of HPC, with IoT and the Cloud
   (Babak Falsafi, EPFL, Lausanne)

Altogether about 46 contributors signed up to work on the vision.

The timescale of the first year concerned:

2016, April 30: We delivered an input to the EC consultation process regarding “game changing technology”\(^2\).

2016, August 31: preliminary roadmap available\(^3\).

The preliminary roadmap deliverable was well received by EC reviewers as well as in HPC public shown by an article in The Next Platform of October 12, 2016 [10].

The EC Reviewer Comments were

\(^2\)ec.europa.eu/futurium/en/content/fet-proactive

\(^3\)www.eurolab4hpc.eu/roadmap/
Table 1.1: Current state of available roadmaps adjacent to the Eurolab-4-HPC vision.

| Goal                                      | Timespan               | SWOT/Political | Scope                  |
|-------------------------------------------|------------------------|----------------|------------------------|
| HiPEAC Vision                             | Steer European academic research (driven by industry) | Short: 3 years, Mid: 6 years, Long: > 2020 | Yes | HPC + embedded |
| ETP4HPC SRA/EXDCI                         | Strengthening European (industrial) HPC ecosystem | 6 years (2014 to 2020) | Yes | HPC except applications |
| PRACE Scientific Case                    | (Academic) need for European HPC infrastructure | 8 years (2012 to 2020) | Yes | HPC applications |
| EESI (European Exascale Software Initiative) | Development of efficient Exascale applications | 5 to 10 years | No | Exascale applications |
| BDVA (Big Data Association)               | Big Data technologies roadmap | 2020 | – | Big data |
| Rethink Big                               | Roadmap for European Technologies in Hardware and Networking for Big Data | – | – | Big data |
| ECSEL MASRIA                              | European leadership in enabling and industrial technologies. Competitive EU ECS industry. | 2015 roadmap to about 2025 | Yes | Electronic components and systems (ECS) |
| Next Generation Computing Roadmap         | Strengthening European industry | 2014: 10 to 15 years | – | HPC extensively covered |
| Eurolab-4-HPC                             | Academic excellence in HPC | 2023 – 2030 | No | Whole HPC stack |

- enhance with proposals of what EC should be funding
- integrate/combine with EXDCI/ETP4HPC SRA.

Other observations were that the working groups proved not very effective and the WG sections in preliminary roadmap are not well aligned with each other.

The Mission for the Second Year concerned:

- form a single expert working group: Avi Mendelson, Luca Benini, Babak Falsafi, Sandro Bartolini, Dietmar Fey, Marc Duranton, François Bodin, Simon McIntosh-Smith, Igor Zacharov, Paul Carpenter, Theo Ungerer
- revisit Disruptive Technologies and implications of current roadmap
- harmonize, restructure and revise the different roadmap sections
- recommend potential EC funding opportunities

The working schedule for the second year was:

- 2017-01-23 DTHPC: Workshop on Disruptive Technologies in high-Performance Computing in the Next Decade, talk on roadmap
- 2017-03-17 Kickoff Telco of expert working group
- 2017-03-20 Discuss at ETP4HPC SRA Kickoff
- 2017-04-28 HiPEAC CSW Zagreb: Workshop: “Towards the Eurolab-4-HPC Long-term Roadmap on High-performance Computing in Years 2022 – 2030”
- 2017-05-03 Talk “Potential Impact of Future Disruptive Technologies on Embedded Multicore Computing”, at AK Multicore, Munich
- 2017-05-04 same talk at PARS Workshop, Hagen
- 2017-05-17 at HPC Summit: Roadmapping talk at Workshop of EuroLab-4-HPC: the Future of High-Performance
- 2017-05-29+30: 1½ day Roadmap meeting of expert working group at EPFL Lausanne
- 2017-06: Experts prepare inputs
1.4 Document Structure

The rest of this document is structured as follows: The next section provides some insights in evolutionary, i.e. scaling of engineering HPC applications, and potentially new upcoming applications. Section 3 covers data centres and cloud computing, eventually leading from HPC to HPDA. Section 4 focuses on Disruptive Technologies followed by section 5 that summarizes the Potential Long-Term Impacts of Disruptive Technologies for HPC Hardware and Software in separate subsections. Section 6 covers Green ICT and Resiliency as Vertical Challenges, and finally Section 7 focuses on System Software and Programming Environment.

References

[1] N. Hemsoth. Exascale Timeline Pushed to 2023: What’s Missing in Supercomputing? 2016. URL: https://www.nextplatform.com/2016/04/27/exascale-timeline-pushed-2023-whats-missing-supercomputing.

[2] D. Wellers, T. Elliott, and M. Noga. 8 Ways Machine Learning Is Improving Companies’ Work Processes. Harvard Business Review. 2017. URL: https://hbr.org/2017/05/8-ways-machine-learning-is-improving-companies-work-processes.

[3] N. Hemsoth. American HPC Vendors Get Government Boost for Exascale R&D. 2017. URL: https://www.nextplatform.com/2017/06/15/american-hpc-vendors-get-government-boost-exascale-rd.

[4] A. Tilley. Department Of Energy Invests $258 Million To Build An Exascale Supercomputer To Keep Up With China. 2017. URL: https://www.forbes.com/sites/aarontilley/2017/06/15/department-of-energy-invests-258-million-to-build-an-exascale-supercomputer-to-keep-up-with-china.

[5] Z. Zhihao. China to jump supercomputer barrier. 2017. URL: http://www.chinadaily.com.cn/china/2017-02/20/content_28259294.htm.

[6] T. P. Morgan. Inside Japan’s Future Exascale ARM Supercomputer. 2016. URL: https://www.nextplatform.com/2016/06/23/inside-japans-future-exascale-supercomputer.

[7] A. Emmen. Exciting times for the European citizen: EuroHPC plans two exascale machines by 2024-2025. 2017. URL: http://primeurmagazine.com/weekly/AE-PR-07-17-45.html.

[8] ETP4HPC European Technology Platform for High-Performance Computing. Strategic Research Agenda 2015 Update, Section 8. 2016. URL: http://www.etp4hpc.eu/en/news/18-strategic-research-agenda-update.html.

[9] J. Russell. Hyperion (IDC) Paints a Bullish Picture of HPC Future. 2017. URL: www.hpcwire.com/2017/04/20/hyperion-idc-paints-bullish-picture-hpc-future.

[10] N. Hemsoth. Disruptive Technologies on the Post-Exascale Horizon. 2016. URL: https://www.nextplatform.com/2016/10/12/disruptive-technologies-post-exascale-horizon/.
Industrial and scientific applications are the raison d'être of high-performance computing. Production HPC systems should meet the needs of the users, and they must anticipate future evolutionary and disruptive changes in these requirements. This section collects the main requirements of HPC users, including applications, numerical libraries, and algorithms. The focus is on the impact of HPC requirements on HPC computing systems, rather than the applications themselves.

We expect a continuous scaling of existing HPC engineering applications, but also combining HPC engineering applications with data analysis (from HPC to HPDA) and AI techniques. It is important to note that scientific applications have very long lifetimes, measured in decades, which is much longer than other software domains, and dramatically longer than hardware. We also see new applications for HPC and HPDA that may influence future HPC systems. Such new applications can only partly be predicted.

The top three challenges for support of future applications in HPC and HPDA are:

- Programming environments: the need for suitable abstractions between the application and the underlying complex hardware and storage,
- System software and management: scalable and smart runtime systems,
- Big data and usage models: smart processing, visualization, quantification of uncertainties; post-processing takes more time than computation.

2.1 Strong Scaling Evolutionary HPC Applications

The workflows of HPC applications are becoming more complex, moving from code coupling, resilience, and reproducibility to add application integrating multiphysics, multiphase models, data assimilations, data analytics, and edge computing.

Importance of Legacy Codes

GPGPU-programming, PGAS and other programming paradigms have not become as widespread as envisioned. Fortran, C++, OpenMP, MPI are still dominating.

The cost of code is so huge that rewriting or re-architecting an application is almost unfeasible, particularly due to the existence of community code and code developed by ISVs (independent software vendors), and due to specific training of users.

In practice, changes happen on extreme events (e.g. stop working) not in anticipation and cannot be anticipated without access to the new technologies (e.g. NVM).

The larger the code is, the more difficult it becomes to change since the number of possible failures due to source modifications increases dramatically with size as well as the time to run validation tests.

The older the code is, the higher is the probability that the original authors are not around anymore and that nobody really masters the innards of the source code.

The cost of evolution is also a slowing factor. A code developer produces around 10,000 lines of validated code (LOC) per year and a LOC costs between 10 € and 100 € [1].

2.2 Potentially New HPC Applications

We expect a pull by New Applications and SW Technologies:

- High Performance Data Analysis (HPDA): data mining and analysis of big data
- Pre- and post-processing, and data assimilation
- Integrate simulation, big data and machine learning
Machine Learning is a very popular approach for Artificial Intelligence that trains systems to learn how to make decisions and predict results on their own. Deep learning is a machine learning technique inspired by the neural learning process of the human brain. Deep learning uses deep neural networks (DNNs), so called because of their deep layering of many connected artificial neurons (sometimes called perceptrons), which can be trained with enormous amounts of input data to quickly solve complex problems with high accuracy. Once a neural network is trained, it can be deployed and used to identify and classify objects or patterns in a process known as inference.

Most neural networks consist of multiple layers of interconnected neurons. Each neuron and layer contributes towards the task that the network has been trained to execute. For example; AlexNet, the Convolutional Neural Network (CNN) that won the 2012 ImageNet competition, consists of eight layers, 650,000 interconnected neurons, and almost 60 million parameters. Today, the complexity of neural networks has increased significantly, with recent networks such as deep residual networks (for example ResNet-152) having more than 150 layers, and millions more connected neurons and parameters. [2]

Today’s leading organizations are using machine learning-based tools to automate decision processes, and they’re starting to experiment with more-advanced uses of artificial intelligence (AI) for digital transformation. Corporate investment in artificial intelligence is predicted to triple in 2017, becoming a $ 100 billion market by 2025. [3]

Deep learning brings a shift in how we approach massive-scale simulations. The early applications of deep learning in using an approximation approach to HPC is taking experimental or supercomputer simulation data and using it to train a neural network, then turning that network around in inference mode to replace or augment a traditional simulation. Such an approach is incredibly promising, but raises the question of understandability and confidence in the results, unless the neural network is able to explain the reasons for its output. Ultimately, by allowing the simulation to become the training set, the Exascale-capable resources can be used to scale a more informed simulation, or simply be used as the hardware base for a massively scalable neural network.

On the software side, it means that pre- and post-processing data can be trained and certain parts of the application can be scrapped in favour of AI (or numerical approaches can click on at a certain point using trained data). Either way, applications will have to change. [4]

Internet of Things (IoT) is also having an impact on traditional high-performance computing because of a number of industrial applications that have historically adopted embedded technologies but can benefit from higher performance. Sensors and cyber-physical systems are prominent examples of embedded technologies that require managing and analysing massive amounts of data. In these applications, the embedded systems must collaborate hand-in-hand to filter and analyse data locally due to the massive scale of the data generated prior to consulting with a cloud service for high quality decisions.

New expert programming languages (DSLs)
Domain-specific languages (DSLs) are computer languages specialized to particular application domains, in contrast to general-purpose languages. [5]

Approximate computing is a computation which returns a possibly inaccurate result rather than a guaranteed accurate result, for a situation where an approximate result is sufficient for a purpose. One example of such situation is for a search engine where no exact answer may exist for a certain search query and hence, many answers may be acceptable. Similarly, occasional dropping of some frames in a video application can go undetected due to perceptual limitations of humans [6]. Scientific domains such as weather and climate prediction have had success using lower
precision calculations: 32 bits and even potentially 16 or 8 bits [7].

Approximate computing trades off computation quality with effort expended, and as rising performance demands confront plateauing resource budgets, approximate computing has become not merely attractive, but even imperative. A survey of techniques for approximate computing is provided by [8].

2.3 HPC Application Requirements

2.3.1 Need for More Performance

There is no doubt that all user communities see a continued demand for ever-more computational performance well beyond Exascale. In addition, many users highlight increasing challenges related to data storage and processing. More quantitative details on future computational requirements are in the U.S Advanced Scientific Computing Advisory Committee (ASCAC) report [9] and the 2012 PRACE Scientific Case [1].

2.3.2 Adapting Applications for Scalability and Heterogeneity

HPC applications need to be adapted for Exascale systems and beyond. It will be some time after the introduction of the first Exaflops machine before more than a handful of applications are able to take full advantage of such a machine. The biggest issues relate to scalability (identifying and managing sufficient levels of parallelism), heterogeneity (including accelerators), and parallel I/O. Scientific codebases have very long lifetimes, on the order of decades, over which they have earned their users’ trust [10]. For this reason, HPC application developers are reluctant to rewrite their software, and are keen to follow an incremental path [11].

There is strong interest in higher-level programming abstractions to provide independence and portability from the details of particular hardware implementations and execution environments, including varying degrees of parallelism, application-specific designs, heterogeneity, accelerators, and complex (deeper) memory hierarchies [12]. Compilers and runtime systems should perform complex transformations such as overlapping computations and communications [11], auto-tuning [12], scheduling and load balancing (especially difficult with multi-scale multiphysics codes). New abstractions are needed to improve parallel I/O. Domain-Specific Languages (DSLs) help by separating domain science from the programming challenges [12]. Much more research is needed in these areas, but from the application point-of-view, the main barriers to their adoption are lack of standardization or long-term support in compilers and libraries [13], as well as difficulties in the interoperability of multiple programming models in large codebases. Regarding accelerators, there are currently too many incompatible programming interfaces, e.g., CUDA, OpenCL, OpenACC, and OpenMP 4.0, and consolidation on an open, vendor-neutral and widely used standard is needed [12].

There are serious difficulties with performance analysis and debugging, and existing techniques based on printf, logging and trace visualization will soon be intractable. Existing debuggers are good for small problems, but more work is needed to (graphically) track variables to find out where the output first became incorrect, especially for bugs that are difficult to reproduce. Performance analysis tools require lightweight data collection using sampling, folding and other techniques, so as not to increase execution time or disturb application performance (leading to non-representative analysis). There is a need for both superficial on-the-fly analysis and in-depth AI and deep learning analytics. As compilers and runtime systems become more complex, there will be a growing gap between runtime behaviour and the changes in the application’s source code required to improve performance—although this does not yet seem to be a significant problem.

There is a concern that future systems will have worse performance stability and predictability, due to complex code transformations, dynamic adapting for energy and faults, dynamically changing clock speeds, and migrating work [10]. This is problematic when predictability is required, e.g., for real-time applications such as weather forecasting and for making proposals for access to HPC resources (since proposals need an accurate prediction of application performance scalability).

2.3.3 Need for Co-Design

Application communities are keen to be involved in co-design activities, in order to ensure appropriate future system designs, with appropriate memory capac-
ity, memory hierarchies, networks and topologies and storage systems well suited to a class of applications \[12\]. Users need early access to prototypes, in order to test algorithm performance and provide feedback to system designers \[10\]. LINPACK performance is seen as non-representative of real world performance. Long-term partnerships are needed between vendors, HPC centres, research institutes and universities, as is being done in the U.S. ExMatEx (extreme materials), CESAR (advanced reactors) and ExaCT (combustion in turbulence) co-design centres.

### 2.3.4 Extreme Data

A new paradigm for scientific discovery is emerging due to the exponentially increasing volumes of data generated by HPC simulations and collected from telescopes, colliders, and other scientific instruments or sensors \[14\]. From the application point of view, the major problem is how to extract new knowledge or insights from the data \[15, 14\]. Specific problems related to computing systems are managing data (streaming data processing, archiving, curation, metadata, provenance, distribution and access), data analytics (statistical streaming data analysis, machine learning on high-dimensional data), data-intensive simulation (large-scale multi-physics and multi-scale simulations), data-driven inversion and assimilation (high-dimensional Bayesian inference, e.g., Full Waveform Inversion for oil and gas), and statistics and stochastic methods (direct-inverse uncertainties and extreme event statistics) \[16\]. Users may wish to continue using a trusted (but inefficient) algorithm that has worked well on smaller data volumes \[17\].

Data movement is a major problem, including distributing data among scientists worldwide at acceptable cost and movement across infrastructure from the point of generation or collection. There is a need for in situ analytics and data reduction, with preprocessing, simulation, post-processing and visualization executed on the same HPC cluster. This requires batch and interactive workloads to coexist and it needs interoperable file formats \[11\] and means of communication between HPC and analytics, such as databases or object stores.

More details on the convergence of HPC and big data are given in Section 3.

### 2.3.5 Interactivity and Usage Models

There are two broad categories of HPC usage. Capability computing refers to very large jobs that use (almost) the entire machine, e.g., brain simulation, or high-resolution turbulence model, and such a job must complete in the minimum time. Capacity (or throughput) computing refers to a large number of concurrent jobs, with a trade-off between minimising individual job execution time and maximising overall throughput. Capacity computing currently uses perhaps a few thousand cores per job, and it is commonly used for large ensembles of moderate-scale computations, e.g., for weather or climate simulations (in order to understand the distribution of possible outcomes) and for design space exploration.

There is increasing interest in “real time” and interactive supercomputing. High priority simulations are needed for extreme weather and mission-critical jobs (e.g. at NASA). Interactive jobs are also needed, as described above, for in situ visualization, as well as for computational steering: changing parameters in a simulation model as it runs, and changing resolutions in certain places of importance. Interactive and batch jobs should adapt to dynamic resource availability \[12\], which is an opportunity for new algorithms and programming models.

Finally, there is an opportunity to execute HPC workloads in the cloud, especially for SMEs and to support real time or high priority jobs. There have been some pilots, that show problems with the cost model, data security \[1\] and privacy (e.g. for medical data), licencing problems and data transfer costs.

### 2.3.6 Other Application Issues

**Resiliency** is a vertical problem, and Application-Based Fault Tolerance (ABFT) techniques handle detectable, correctable and silent errors inside the application. Some algorithms have better fault tolerance than others, for example iterative solvers, which are widely used in Computational Fluid Dynamics (CFD) and other areas tolerate errors (or approximations like analog computing) by executing more iterations.

**Energy Minimization** Since energy consumption is a major concern, users require better tools to measure the energy consumption. More importantly, they
also need to be incentivized to minimise their energy use.

**Other Application Issues** outside the scope of this roadmap (because they can be dealt with inside the application communities themselves) include: development of ultra-scalable solvers based on hierarchical algorithms [13], mesh generation [13], verification and validation and uncertainty quantification (VVUQ) [13], difficulty of coupling models at different scales, etc. [14], parallelization in time [13], methods to extract information/understanding from large quantities of scientific data [15], parallelization in time [13].

**References**

[1] PRACE Scientific Case for HPC in Europe 2012 - 2020. 2012. URL: www.prace-ri.eu/IMG/pdf/prace_-_the_scientific_case_-_full_text_.pdf.

[2] NVIDIA. NVIDIA Tesla V100 GPU Architecture Whitepaper. 2017. URL: https://images.nvidia.com/content/volta-architecture/pdf/Volta-Architecture-Whitepaper-v1.0.pdf.

[3] D. Wellers, T. Elliott, and M. Noga. 8 Ways Machine Learning Is Improving Companies’ Work Processes. Harvard Business Review. 2017. URL: https://hbr.org/2017/05/8-ways-machine-learning-is-improving-companies-work-processes.

[4] N. Hemsoth. The Biggest Shift in Supercomputing Since GPU Acceleration. 2017. URL: https://www.nextplatform.com/2017/06/22/biggest-shift-supercomputing-since-gpu-acceleration.

[5] Wikipedia. Domain-specific language. 2017. URL: https://en.wikipedia.org/wiki/Domain-specific_language.

[6] Wikipedia. Approximate Computing. 2017. URL: http://en.wikipedia.org/wiki/Approximate%5C_computing.

[7] P. D. Düben, H. McNamara, and T. Palmer. “The use of imprecise processing to improve accuracy in weather & climate prediction”. In: Journal of Computational Physics 271 (2014), pp. 2–18. DOI: 10.1016/j.jcp.2013.10.042.

[8] S. Mittal. “A Survey of Techniques for Approximate Computing”. In: ACM Comput. Surv. 48.4 (Mar. 2016), 62:1–62:33. DOI: 10.1145/2893356.

[9] Advanced Scientific Computing Advisory Committee (AS-CAC) Subcommittee. The Opportunities and Challenges of Exascale Computing, Summary Report. 2010. URL: https://science.energy.gov/~/media/ascr/ascac/pdf/reports/Exascale_subcommittee_report.pdf.

[10] Department of Energy Advanced Scientific Computing Advisory Committee. Exascale Computing Initiative Review. 2015. URL: https://www.osti.gov/scitech/servlets/purl/1222712.

[11] European Exascale Software Initiative 2. D5.3 Final Report on Cross Cutting Issues. 2015. URL: http://www.eesi-project.eu/wp-content/uploads/2015/05/EESI2_D5.3_Final-report-on-cross-cutting-issues.pdf.

[12] European Exascale Software Initiative 2. D4.3 Final Report on Enabling Technologies. 2015. URL: http://www.eesi-project.eu/wp-content/uploads/2015/05/EESI2_D4.3_FINAL-REPORT-ON-ENABLING-TECHNOLOGIES.pdf.

[13] European Exascale Software Initiative 2. D3.3 Final Report on Applications Working Groups. 2015. URL: http://www.eesi-project.eu/wp-content/uploads/2015/05/EESI2_D3.3_Final-report-on-application-grand-challenges.pdf.

[14] Advanced Scientific Computing Advisory Committee (AS-CAC) Subcommittee. Synergistic Challenges in Data-Intensive Science and Exascale Computing. 2013. URL: https://science.energy.gov/~/media/40749FD92B5843594256267425CA4D1.ashx.

[15] A. Connolly. The Challenge of Data in an Era of Petabyte Surveys. URL: https://www.nrao.edu/meetings/bigdata/presentations/May3-5-Connolly/Greenbank.pdf.

[16] J.-P. Vilotte. Data and Data-intensive computing challenges in Earth and Universe Sciences. 2016. URL: http://www.Exascale.org/bdec/sites/www.Exascale.org.bdec/files/Vilotte-BDEC16Jun16.pdf.

[17] IDC. Update on How Big Data Is Redefining High Performance Computing. 2014. URL: https://www.tacc.utexas.edu/documents/1084364/1136739/IDC+HPDA+Briefing+slides+10.21.2014_2.pdf.
3.1 Convergence of HPC and Cloud Computing

High-performance computing refers to technologies that enable achieving a high-level computational capacity as compared to a general-purpose computer [1]. High-performance computing in recent decades has been widely adopted for both commercial and research applications including but not limited to high-frequency trading, genomics, weather prediction, oil exploration. Since inception of high-performance computing, these applications primarily relied on simulation as a third paradigm for scientific discovery together with empirical and theoretical science.

The technological backbone for simulation has been high-performance computing platforms (also known as supercomputers) which are specialized computing instruments to run simulation at maximum speed with lesser regards to cost. Historically these platforms were designed with specialized circuitry and architecture ground up with maximum performance being the only goal. While in the extreme such platforms can be domain-specific [2], supercomputers have been historically programmable to enable their use for a broad spectrum of numerically-intensive computation. To benefit from the economies of scale, supercomputers have been increasingly relying on commodity components starting from microprocessors in the eighties and nineties, to entire volume servers with only specialized interconnects [3] taking the place of fully custom-designed platforms [4].

In the past decade, there have been two trends that are changing the landscape for high-performance computing and supercomputers. The first trend is the emergence of data analytics as the fourth paradigm [5] complementing simulation in scientific discovery. The latter is often related to as High-Performance Data Analytics (HPDA). While simulation still remains as a major pillar for science, there are massive volumes of scientific data that are now gathered by instruments, sensors augmenting data from simulation available for analysis. The Large Hadron Collider and the Square Kilometre Array are just two examples of scientific experiments that generate in the order of Petabytes of data a day. This recent trend has led to the emergence of data science and data analytics as a significant enabler not just for science but also for humanities.

The second trend is the emergence of cloud computing and warehouse-scale computers (also known as data centres) [6]. Today, the backbone of IT and the “clouds” are data centres that are utility-scale infrastructure. Data centres consist of low-cost volume processing, networking, and storage servers aiming at cost-effective data manipulation at unprecedented scales. Data centre owners prioritize capital and operating costs (often measured in performance per watt) over ultimate performance. Typical high-end data centres draw around 20 MW, occupy an area equivalent to 17 times a football field and incur a 3 billion Euros in investment. While data centres are primarily designed for commercial use, the scale at which they host and manipulate (e.g., personal, business) data has led to fundamental breakthroughs in both data analytics and data management. By pushing computing costs to unprecedented low limits and offering data and computing services at a massive scale, the clouds will subsume much of embarrassingly parallel scientific workloads in high-performance computing, thereby pushing custom infrastructure for the latter to a niche.

3.2 Massive Data Analytics

We are witnessing a second revolution in IT, at the centre of which is data. The emergence of e-commerce and massive data analytics for commercial use in search engines, social networks and online shopping and advertisement has led to wide-spread use of massive data analytics (in the order of Exabytes) for consumers. Data now also lies at the core of the supply-chain for both products and services in modern economies. Collecting user input (e.g., text search)
and documents online not only has led to groundbreaking advances in language translation but is also in use by investment banks mining blogs to identify financial trends. The IBM Watson experiment is a major milestone in both natural language processing and decision making to showcase a question answering system based on advanced data analytics that won a quiz show against human players.

The scientific community has long relied on generating (through simulation) or recording massive amounts of data to be analysed through high-performance computing tools on supercomputers. Examples include meteorology, genomics, connectomics (connectomes: comprehensive maps of connections within an organism’s nervous system), complex physics simulations, and biological and environmental research. The proliferation of data analytics for commercial use on the internet, however, is paving the way for technologies to collect, manage and mine data in a distributed manner at an unprecedented scale even beyond conventional supercomputing applications.

Sophisticated analytic tools beyond indexing and rudimentary statistics (e.g., relational and semantic interpretation of underlying phenomena) over this vast repository of data will not only serve as future frontiers for knowledge discovery in the commercial world but also form a pillar for scientific discovery [7]. The latter is an area where commercial and scientific applications naturally overlap, and high-performance computing for scientific discovery will highly benefit from the momentum in e-commerce.

There are a myriad of challenges facing massive data analytics including management of highly distributed data sources, and tracking of data provenance, data validation, mitigating sampling bias and heterogeneity, data format diversity and integrity, integration, security, sharing, visualization, and massively parallel and distributed algorithms for incremental and/or real-time analysis.

With respect to algorithmic requirements and diversity, there are a number of basic operations that serve as the foundation for computational tasks in massive data analytics (often referred to as dwarfs [8] or giants [7]). They include but are not limited to: basic statistics, generalized n-body problems, graph analytics, linear algebra, generalized optimization, computing integrals and data alignment. Besides classical algorithmic complexity, these basic operations all face a number of key challenges when applied to massive data related to streaming data models, approximation and sampling, high-dimensionality in data, skew in data partitioning, and sparseness in data structures. These challenges not only must be handled at the algorithmic level, but should also be put in perspective given projections for the advancement in processing, communication and storage technologies in platforms.

Many important emerging classes of massive data analytics also have real-time requirements. In the banking/financial markets, systems process large amounts of real-time stock information in order to detect time-dependent patterns, automatically triggering operations in a very specific and tight timeframe when some pre-defined patterns occur. Automated algorithmic trading programs now buy and sell millions of dollars of shares time-sliced into orders separated by 1 ms. Reducing the latency by 1 ms can be worth up to $100 million a year to a leading trading house. The aim is to cut microseconds off the latency in which these systems can reach to momentary variations in share prices [9].

3.3 Warehouse-Scale Computers

Large-scale internet services and cloud computing are now fuelled by large data centres which are a warehouse full of computers. These facilities are fundamentally different from traditional supercomputers and server farms in their design, operation and software structures and primarily target delivering a negotiated level of internet service performance at minimal cost. Their design is also holistic because large portions of their software and hardware resources must work in tandem to support these services [6].

High-performance computing platforms are also converging with warehouse scale computers primarily due to the growth rate in cloud computing and server volume in the past decade. James Hamilton, Vice President and Distinguished Engineer at Amazon and the architect of their data centres commented on the growth of Amazon Web Services (AWS) stating in 2014 that “every day AWS adds enough new server capacity to support Amazon’s global infrastructure when it was a $7B annual revenue enterprise (in 2004)”. Silicon technology trends such as the end of Dennard Scaling [10] and the slowdown and the projected end of density scaling [11] are pushing computing towards
a new era of platform design tokened ISA: (1) technologies for tighter integration of components (from algorithms to infrastructure), (2) technologies for specialization (to accelerate critical services), and (3) technologies to enable novel computation paradigms for approximation. These trends apply to all market segments for digital platforms and reinforce the emergence and convergence of volume servers in warehouse-scale computers as the building block for high-performance computing platforms.

With modern high-performance computing platforms being increasingly built using volume servers, there are a number of salient features that are shared among warehouse-scale computers and modern high-performance computing platforms including dynamic resource allocation and management, high utilization, parallelization and acceleration, robustness and infrastructure costs. These shared concerns will serve as incentive for the convergence of the platforms.

There are also a number of ways that traditional high-performance computing ecosystems differ from modern warehouse-scale computers [12]. With performance being a key criterion, there are a number of challenges facing high-performance computing on warehouse-scale computers. These include but are not limited to efficient virtualization, adverse network topologies and fabrics in cloud platforms, low memory and storage bandwidth in volume servers, multi-tenancy in cloud environments, and open-source deep software stacks as compared to traditional supercomputer custom stacks. As such, high-performance computing customers must adapt to co-exist with cloud services given these challenges, while warehouse-scale computer operators must innovate technologies to support the workload and platform at the intersection of commercial and scientific computing.

3.4 Cloud-Embedded HPC and Edge Computing

The emergence of data analytics for sciences and warehouse scale computing will allow much of the HPC that can run on massively parallel volume servers at low cost to be embedded in the clouds, pushing infrastructure for HPC to the niche. While the cloud vendors primarily target a commercial use of large-scale IT services and may not offer readily available tools for HPC, there are a myriad of opportunities to explore technologies that enable embedding HPC into public clouds.

Large-scale scientific experiments also will heavily rely on edge computing. The amount of data sensed and sampled is far beyond any network fabric capabilities for processing in remote sites. For example, in the Large Hadron Collider (LHC) in CERN, beam collisions occur every 25 ns, which produce up to 40 million events per second. All these events are pipelined with the objective of distinguishing between interesting and non-interesting events to reduce the number of events to be processed to a few hundreds events [13]. These endeavours will need custom solutions with proximity to sensors and data to enable information extraction and hand in hand collaboration with either HPC sites or cloud-embedded HPC services.

References

[1] Wikipedia. Supercomputer. URL: http://en.wikipedia.org/wiki/Supercomputer.
[2] Wikipedia. Anton (computer). URL: http://en.wikipedia.org/wiki/Anton_(computer).
[3] Cray Inc. Cray: XC Series. URL: http://www.cray.com/products/computing/xc-series.
[4] The Next Platform. Supercomputing Strategy Shifts in a World without BlueGene. Apr. 14, 2014. URL: https://www.nextplatform.com/2015/04/14/supercomputing-strategy-shifts-in-a-world-without-bluegene.
[5] The Fourth Paradigm: Data-Intensive Scientific Discovery. Redmond, Washington, 2009. URL: https://www.microsoft.com/en-us/research/publication/fourth-paradigm-data-intensive-scientific-discovery.
[6] L. A. Barroso, J. Cidiras, and U. Hörlze. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Second Edition. 2013. DOI: 10.2200/S00516ED2V01Y201306CAC024.
[7] National Research Council. Frontiers in Massive Data Analysis. Washington, DC, 2013. DOI: 10.17226/18374. URL: https://www.nap.edu/catalog/18374/frontiers-in-massive-data-analysis.
[8] K. Asanovic et al. The Landscape of Parallel Computing Research: A View from Berkeley. Tech. rep. UCB/EECS-2006-183. EECS Department, University of California, Berkeley, Dec. 2006. URL: http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.html.
[9] R. Tieman. Algo trading: the dog that bit its master. 2008. URL: https://www.ft.com/content/cdf66ae2-f1e0-11dc-9b45-0000779fd2ac.
[10] N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki. “Toward Dark Silicon in Servers”. In: IEEE Micro 31:4 (July 2011), pp. 6–15. DOI: 10.1109/MM.2011.77.
[11] The Economist. After Moore’s Law. Mar. 2016. URL: http://www.economist.com/technology-quarterly/2016-03-12/after-moores-law.
[12] J. Simmons. “HPC Cloud Bad; HPC in the Cloud Good”. In: 2015.

[13] M. Shapiro. Supersymmetry, Extra Dimensions and the Origin of Mass: Exploring the Nature of the Universe Using PetaScale Data Analysis. URL: https://www.youtube.com/watch?v=-cdbwaw34g.
4.1 Introduction

Roadmapping beyond the upcoming Exascale machines (2023 – 2030) is extremely speculative. The basic idea of the Eurolab-4-HPC vision is therefore to assess potentially disruptive technologies and summarize their impacts on HPC hardware as *IF ... THEN ...* statements, i.e. *IF* disruptive technology will be available *THEN* potential impact on hardware could be.

We survey the current state of research and development and its potential for the future of the following VLSI/hardware technologies:

- CMOS scaling
- Die stacking and 3D chip technologies
- Non-volatile Memory (NVM) technologies
- Photonics
- Resistive Computing
- Neuromorphic Computing
- Quantum Computing
- Nanotubes and Nanowires
- Graphene
- Diamond Transistors

To sort the different technologies we define three different types of disruptive technology innovations besides Sustaining Technology. The above technologies are filed as follows:

- **Sustaining**: An innovation that does not principally affect existing HPC. Innovations improving HPC hardware in ways that were generally expected.
  - CMOS scaling and Die stacking, see section 4.2
- **Disruptive technologies that create a new line of HPC hardware** in a way generally expected.
  - NVM and Photonics, see section 4.3
- **Disruptive technologies that potentially create alternative ways of computing.**

  - Resistive, Neuromorphic, and Quantum Computing, see section 4.4

We summarize potential long-term impacts of Disruptive Technologies on HPC hardware in section 5 of the vision. Such impacts could concern the processor logic, the memory hierarchy, and potential hardware accelerators.

4.2 Sustaining Technology (improving HPC HW in ways that are generally expected)

4.2.1 Continuous CMOS scaling

Continuing Moore’s Law and managing power and performance tradeoffs remain as the key drivers of the International Technology Roadmap For Semiconductors 2015 Edition (ITRS 2015) grand challenges. Silicon scales according to the Semiconductor Industry Association’s ITRS 2.0, Executive Summary 2015 Edition [1] to 11/10 nm in 2017, 8/7 nm in 2019, 6/5 nm in 2021, 4/3 nm in 2024, 3/2.5 nm in 2027, and 2/1.5 nm in 2030 for MPUs or ASICs.

DRAM half pitch (i.e., half the distance between identical features in an array) is projected to scale down to 10 nm in 2025 and 7.7 nm in 2028 allowing up to 32 GBits per chip. However, DRAM scaling below 20 nm is very challenging. DRAM products are approaching fundamental limitations as scaling DRAM capacitors is becoming very difficult in 2D structures. It is expected that these limits will be reached by 2024 and after this year DRAM technology will saturate at the 32 Gbit level unless some major breakthrough will occur [2]. The same report foresees that by 2020 the 2D Flash topological method will reach a practical limit
with respect to cost effective realization of pitch dimensions. 3D stacking is already extensively used to scale flash memories by 3D flash memories.

Process downscaling results in increasing costs below 10 nm: the cost per wafer increases from one technology node to the next [3]. The ITRS roadmap does not guarantee that silicon-based CMOS will extend that far because transistors with a gate length of 6nm or smaller are significantly affected by quantum tunneling.

CMOS scaling depends on fabs that are able to manufacture chips at the highest technology level. Only four such fabs are remaining worldwide: GlobalFoundries, TSMC, Intel and Samsung.

Current State

Current (July 2017) high-performance multiprocessors feature 14- to 16-nm technology. 14-nm FinFET technology is available by Intel (Intel Kaby Lake) and GlobalFoundries. 10-nm manufacturing process is expected for 2nd half of 2017 or beginning of 2018 by Intel (Cannonlake processor), Intel’s difficulties and changed plans show the continuing challenges with keeping pace with Moore’s law. Samsung and TSMC also apply 10-nm technology in 2017.

Samsung revealed in March 2017 that it had shipped over 70 thousand wafers processed using its first-generation 10 nm FinFET fabrication process (10LPE). This manufacturing process allowed the company to make its chips 30% smaller compared to ICs made using its 14LPE process as well as reducing power consumption by 40% (at the same frequency and complexity) or increasing their frequency by 27% (at the same power and complexity). Samsung applies that process to the company’s own Exynos 9 Octa 8895 as well as Qualcomm’s Snapdragon 835 seen in the Samsung Galaxy S8 [4].

Company Roadmaps

R&D has begun for 5 nm by all four remaining fabs TSMC, GlobalFoundries, Intel and Samsung and also beyond towards 3 nm. Both 5 nm and 3 nm present a multitude of unknowns and challenges. Regardless, based on the roadmaps from various chipmakers, Moore’s Law continues to slow as process complexities and costs escalate at each new chip generation.

Intel plans 7 nm FinFET for production in early to mid-2020, according to industry sources. Intel’s 5 nm production is targeted for early 2023, sources said, meaning its traditional 2-year process cadence is extending to roughly 2.5 to 3 years [5].

TSMC plans to ship 5 nm in 2020, which is also expected to be a FinFET. In reality, though, TSMC’s 5 nm will likely be equivalent in terms of specs to Intel’s 7 nm, analysts said [5].

TSMC will be starting risk production of their 7 nm process in early 2017 and is already actively in development of 5 nm process technology as well. Furthermore, TSMC is also in development of 3nm process technology. Although 3 nm process technology already seems so far away, TSMC is further looking to collaborate with academics to begin developing 2 nm process technology [6].

Samsung’s newest foundry process technologies and solutions introduced at the annual Samsung Foundry Forum include 8 nm, 7 nm, 6 nm, 5 nm, 4 nm in its newest process technology roadmap [7]. However, no time scale is provided.

GlobalFoundries decided to skip 10 nm in favor for its next generation 7 nm manufacturing technology, which is planned to start mass production of commercial chips in the second half of 2018. It is targeting high-performance components, such as CPUs, GPUs and SoCs for various applications (mobile, PC, servers, etc.) [8].

Compared to GlobalFoundries’ current leading-edge 14LPP fabrication technology, the initial DUV-only (deep ultraviolet) 7 nm process promises over 50% area reduction as well as over 60% power reduction (at the same frequency and complexity) or over 30% performance improvement (at the same power and complexity). In practice, this means that in an ideal scenario GlobalFoundries will be able to double the amount of transistors per chip without increasing its die size while improving its performance per watt characteristics [8].

Initially GlobalFoundries will continue to use DUV argon fluoride (ArF) excimer lasers with 193 nm wavelength with its 7 nm production process, but over time it hopes to insert extreme ultraviolet lithography (EUV) tools with 13.5 nm wavelength into production flow. GlobalFoundries does not reveal timeframes for its 7 nm with EUV, but it is safe to say that EUV will be used in 2019 at the earliest. Also Samsung, Intel,
and TSMC have confirmed their intentions to pursue a DUV-only 7 nm process technology [8].

**Research Perspective**

“It is difficult to shed a tear for Moore’s Law when there are so many interesting architectural distractions on the systems horizon” [9]. However, silicon technology scaling will still continue and research in silicon-based hardware is still prevailing, in particular targeting specialized and heterogeneous processor structures and hardware accelerators.

However, each successive process shrink becomes more expensive and therefore each wafer will be more expensive to deliver. One trend to improve the density on chips will be 3D integration also of logic. Hardware structures that mix silicon-based logic with new NVM technology are upcoming and intensely investigated. A revolutionary DRAM/SRAM replacement will be needed [1].

As a result, non-silicon extensions of CMOS, using III–V materials or Carbon nanotube/nanowires, as well as non-CMOS platforms, including molecular electronics, spin-based computing, and single-electron devices, have been proposed [1].

For a higher integration density, new materials and processes will be necessary. Since there is a lack of knowledge of the fabrication process of such new materials, the reliability might be lower, which may result in the need of integrated fault-tolerance mechanisms [1].

Research in CMOS process downscaling and building fabs is driven by industry, not by academic research. Availability of such CMOS chips will be a matter of costs and not only of availability of technology.

**References**

[1] Semiconductor Industry Association. ITRS 2.0, Executive Summary 2015 Edition. URL: http://cpmt.ieee.org/images/files/Roadmap/ITRSNetComp2015.pdf.

[2] Semiconductor Industry Association. ITRS 2.0, 2015 Edition, Executive Report on DRAM. URL: https://www.semiconductors.org/clientuploads/Research_Technology/ITRS/2015/0%20ITRS%202.0%20Executive%20Report%201.pdf.

[3] HIPEAC Vision 2015. URL: www.hipeac.net/v15.
4.2.2 Die Stacking and 3D-Chip

Die Stacking and 3D chip integration denote the concept of stacking integrated circuits (e.g., processors and memories) vertically in multiple layers. 3D packaging assembles vertically stacked dies in a package, e.g., system-in-package (SIP) and package-on-package (POP).

Die stacking can be achieved by connecting separately manufactured wafers or dies vertically either via wafer-to-wafer, die-to-wafer, or even die-to-die. The mechanical and electrical contacts are realized either by wire bonding as in SIP and POP devices or microbumps. SIP is sometimes listed as a 3D stacking technology, although it should be better denoted as 2.5D technology.

An evolution of SiP approach consists of stacking multiple dies (called chiplets) on a large interposer that provides connectivity among chiplets and to the package. The interposer can be passive or active. A passive interposer, often implemented with an organic material to reduce cost, provides multiple levels of metal interconnects and vertical vias for inter-chiplet connectivity and for redistribution of connections to the package. It also provides micropads for the connection of the chiplets on top. Active silicon interposers offer the additional possibility to include logic and circuits in the interposer itself. This more advanced and high cost integration approach is much more flexible than passive interposers, but it is also much more challenging for design, manufacturing, test and thermal management. Hence it is not yet widespread in commercial products, with the exception of three-dimensional DRAM memories (e.g. High-Bandwidth Memory (HBM, cf. Fig. 4.1) and Hybrid Memory Cube (HMC)) where the bottom layer is active and hosts the physical interface of the memory to the external system.

The advantages of 3D technology based on Interposers are numerous: Firstly, short communication distance between dies, thus reducing communication load and then reducing communication power consumption. Secondly, the possibility of stacking dies from various heterogeneous technologies, like stacking memory on top of logic like Flash, non-volatile memories, or even photonic devices, in order to benefit of the best technology where it fits best. And thirdly, an improved system yield and cost by partitioning the system in a divide and conquer approach: multiple similar dies are fabricated, tested and sorted before the final 3D assembly, instead of fabricating ultra large dies with much reduced yield. The main challenges to the diffusion of these technologies are manufacturing cost (setup and yield optimization) and thermal management since cooling high-performance die stacks requires complex packages, thermal coupling materials and heat spreaders.

Die stacking can also be achieved by stacking active layers vertically on a single wafer in a monolithic approach. Such kind of 3D chip integration does not use micro-pads or Through-Silicon Vias (TSVs) for communication, but it uses multi-level interconnects between layers, with a much finer pitch than that allowed by TSVs. The main challenge in monolithic integration is to ensure that elementary devices (transistors) have similar quality level and performance in all the silicon layers. This is a very challenging goal since the manufacturing process is not identical for all the layers (low temperature processes are needed for the layers grown on top of the bulk layer).

Some advanced solutions for vertical communication do not require ohmic contact in metal, i.e. capacitive and inductive coupling as well as short-range RF communication solutions that are proposed instead do not require a flow of electrons passing through a continuous metal connection. These approaches are usable both in die-stacked and monolithically integrated ICs, but the modulation and demodulation circuits do take space and vertical connectivity density is currently not better than that of TSVs.

Current State

The monolithic approach of die stacking is already used in 3D Flash memories from Samsung and also for smart sensors. Commercial prototypes of 3D technology date back until 2004 when Tezzaron released a 3D IC microcontroller [2]. Intel evaluated chip stacking for a Pentium 4 already in 2006 [3]. Recent multicore designs using Tezzaron’s technology include the 64 core 3D-MAPS (3D Massively Parallel processor with Stacked memory) research prototype from 2012 [4] and the Centip3De with 64 ARM Cortex-M3 Cores also from 2012 [5]. Fabs are able to handle 3D packages (e.g. [6]). In 2011 IBM announced 3D chip production process [7]. Intel announced “3D XPoint” memory in 2015 (assumed to be 10x the capacity of DRAM and 1000x faster than NAND Flash [8]). Intel/Micro 3D-Xpoint memory is now available as Optane-SSDs DC
P4800X-SSD as 375-Gbyte since March 2017 and stated to be 2.5 to 77 times better than NAND-SSDs.

Both NVIDIA and AMD already exploit the high-bandwidth and low latencies given by 3D stacked memories for a high-density memory processor, called High-Bandwidth Memory (HBM). AMD’s GPUs based on the Fiji architecture with HBM are available since 2015, and NVIDIA released Pascal-based GPUs in 2016 [9]. A direction towards future 3D stacking of memory dies on processor dies is the Hybrid Memory Cube from Micron [10]. It stacks multiple DRAM dies and a separate layer for a controller which is vertically linked with the DRAM dies. This interposer approach is used in high end FPGAs to reduce cost.

It is also to be expected that in a long-term perspective the technology will be expanded progressively from 3D packaging technologies towards real 3D chip stacking and possibly towards 3D ICs in 3D packages in order to profit from all the benefits such technology will offer in particular for HPC architectures.

The main challenge in establishing this 3D chip stacking technology is gaining control of the thermal problems that have to be overcome to realize reliably very dense 3D interconnections. This requires the availability of appropriate design tools, which are explicitly supporting 3D layouts. Both topics represent an important issue for research in the next 10 to 15 years.

**Perspective**

3D NAND Flash may be prevailing. 3D Flash memories may enable SSDs with up to 10 TB of capacity in the short term [11]. In 2007, earliest potential was seen in memory stacks for mobile applications [12]. It is to expect that 3D chip technology will widely enter the market for mainstream architectures within the next 5 years. Representative for this current development are, e.g., Intel’s Xeon Phi Knights Landing processors equipped with package-integrated DRAMs in 2016 as a result of their cooperation with Micron. While memories are already exploiting the full spectrum of 3D integration options, logic processes lag behind in this respect, mostly because of cost and thermal reasons. Since memories are much cooler than logic (due to the lower activity and operating frequency) their 3D integration is thermally sustainable and cost-effective today.

Impact on Hardware

3D stacking has a series of beneficial impacts on the hardware in general and on the possibilities how to design future processor-memory-architectures in particular. Wafers can be partitioned into smaller dies because comparatively long horizontally running links are relocated to the third dimension and thus enable smaller form factors. 3D stacking also enables heterogeneity, by integrating layers, manufactured in different processes, e.g., different memory technologies, like SRAM, DRAM, Spin-transfer-torque RAM (STT–RAM) and also memristor technologies, which would be incompatible among each other in monolithic circuits. Due to short connection wires, reduction of power consumption is to be expected. Simultaneously, a high communication bandwidth between layers connected with TSVs can be expected leading to particularly high processor-to-memory bandwidth.

The last-level caches will probably be the first to be affected by 3D stacking technologies when they will
enter logic processes. 3D caches will increase bandwidth and reduce latencies by a large cache memory stacked on top of logic circuitry. In a further step it is consequent to expand 3D chip integration also to main memory in order to make a strong contribution in reducing decisively the current memory wall which is one of the strongest obstructions in getting more performance in HPC systems. Furthermore, possibly between 2026 and 2030, 3D arithmetic units will undergo the same changes ending up in complete 3D many-core microprocessors, which are optimized in power consumption due to reduced wire lengths.

A collateral but very interesting trend is 3D stacking of sensors. A technology was presented by Olympus in which more than 4 million microbumps have been used for stacking a 16 megapixel array sensor directly on top of a circuit implementing a global shutter control logic. Sony used TSV technology to combine image sensors directly with column-parallel analogue-digital-converters and logic circuits [13, 14]. This trend will open the opportunity for fabricating fully integrated systems that will also include sensors and their analogue-to-digital interfaces.

**Funding Perspectives**

The main issue is that 3D as a technology requires heavy industrial investment because it ultimately is a problem of reaching cost effective volume production. So this is probably beyond what can be funded by research money. However, more and more hardware devices will use 3D technology, so even system-level design will need to become 3D-aware. So definitely the EU needs to invest in research on how to develop components and systems based on 3D technology. Even if 3D technology will not be developed in EU at production level, EU should invest in research to design effective components and computing systems that use 3D technology.

**References**

[1] AMD. High Bandwidth Memory. 2017. URL: https://www.amd.com/Documents/High-Bandwidth-Memory-HBM.pdf.

[2] Tezzaron Semiconductor. Tezzaron 3D-IC Microcontroller Prototype. 2016. URL: http://www.tachyonsemi.com/OtherICs/3D-IC%5C_B051%5C_prototype.htm.

[3] B. Black et al. “Die Stacking (3D) Microarchitecture”. In: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 39. Washington, DC, USA, 2006, pp. 469–479. DOI: 10.1109/MICRO.2006.18. URL: https://doi.org/10.1109/MICRO.2006.18.

[4] D. H. Kim et al. “3D-MAPS: 3D Massively parallel processor with stacked memory”. In: 2012 IEEE International Solid-State Circuits Conference. Feb. 2012, pp. 188–190. DOI: 10.1109/ISSCC.2012.6176969.

[5] D. Fick et al. “Centip3De: A 3930DMIPS/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores”. In: 2012 IEEE International Solid-State Circuits Conference. Feb. 2012, pp. 190–192. DOI: 10.1109/ISSCC.2012.6176970.

[6] 3D & Stacked-Die Packaging Technology Solutions. 2016. URL: http://www.amkor.com/go/3D-Stacked-Die-Packaging.

[7] IBM. IBM setzt erstmals 3D-Chip-Fertigungsverfahren ein. 2016. URL: http://www-03.ibm.com/press/de/de/pressrelase/36129.wss.

[8] Intel. Intel® Optane™: Supersonic memory revolution to take off in 2016. 2016. URL: http://www.intel.eu/content/www/en/us/managers/non-volatile-memory-idf.html.

[9] NVIDIA. NVIDIA Tesla P100 Whitepaper. 2016. URL: https://images.nvidia.com/content/pdf/tesla/whitepaper/pascal-architecture-whitepaper.pdf.

[10] J. T. Pawlowski. “Hybrid Memory Cube (HMC)”. In: 2011 IEEE Hot Chips 23 Symposium (HCS). Aug. 2011, pp. 1–24. DOI: 10.1109/HOTCHIPS.2011.7477494.

[11] C. Mellor. Intel offers ingenious piece of 10TB 3D NAND chipper. 2016. URL: http://www.theregister.co.uk/2016/07/21/intel%5C_offering%5C_an%5C_ingenious%5C_piece%5C_of%5C_10tb%5C_3d%5C_nand%5C_chippery/.

[12] J.-Q. Lu, K. Rose, and S. Vitiavge. “3D Integration: Why, what, who, when?” In: Future Fab Int 23.23 (2007), pp. 25–26.

[13] T. Kondo et al. “A 3D stacked CMOS image sensor with 16Mpixel global-shutter mode and 2Mpixel 10000fps mode using 4 million interconnections”. In: 2015 Symposium on VLSI Circuits (VLSI Circuits). June 2015, pp. C90–C91. DOI: 10.1109/VLSIC.2015.7231335.

[14] R. Muazin. Sony Stacked Sensor Presentation (ISSCC 2013). 2013. URL: http://image-sensors-world-badg.blogspot.de/2013/02/isscc-2013-sony-stacked-sensor.html.
4.3 Disruptive Technology in Hardware/VLSI (innovation that creates a new line of HPC hardware superseding existing HPC techniques)

4.3.1 Non-volatile Memory (NVM) Technologies

The computer architecture development in the last 1.5 decades was primarily characterized by energy driven advancement (better performance/Watt ratio) and by the transition from single- to multi-/many-core and to heterogeneous architectures consisting of a multicore processor and an accelerator. New Non-volatile Memory (NVM) technologies will strongly influence the memory hierarchy and potentially lead to Resistive Computing and new Neuromorphic Computing chips (see section 4.4.2).

Currently NAND Flash is the most common NVM technology, which finds its usages on SSDs, memory cards and memory sticks. NAND Flash uses floating-gate transistors for storing single bits. This technology is facing a big challenge, because scaling down decreases the endurance and performance significantly [1]. Hence the importance of other NVM technologies increases. Using emerging NVM technologies in computing systems is a further step towards energy-aware measures for future HPC architectures.

Resistive memories, i.e. memristors, are an emerging class of non-volatile memory technology. A memristor is defined by Leon Chua's system theory as a memory device with a hysteresis loop that is pinched i.e. their I–U (current–voltage) curve goes to the zero point of the coordinate system. To this memristor class belong PCM, ReRAM, CBRAM and STT-RAMs. The memristors electrical resistance is not constant but depends on the previously applied voltage and the resulting current. The device remembers its history—the so-called non-volatility property: when the electric power supply is turned off, the memristor remembers its most recent resistance until it is turned on again [2].

Among the most prominent memristor candidates and close to commercialization are phase change memory (PCM) [3, 4, 5, 6, 7], metal oxide resistive random access memory (RRAM or ReRAM) [8, 9], and conductive bridge random access memory (CBRAM) [10].

PCM can be integrated in the CMOS process and the read/write latency is only by tens of nanoseconds slower than DRAM whose latency is roughly around 100ns. The write endurance is hundreds of millions of writes per cell at current processes. This is why PCM is currently positioned only as a Flash replacement [5]. ReRAM offers a simple cell structure which enables reduced processing costs. The endurance can be more than 50 million cycles and the switching energy is very low [11]. ReRAM can deliver 100x lower read latency and 20x faster write performance compared to NAND Flash [12]. CBRAM can also write with relatively low energy and with high speed. The read/write latencies are close to DRAM.

Spintronics is the technology of manipulating the spin state of electrons. Instead of using the electrons charge, spin states can be utilized as a substitute in logical circuits or in traditional memory technologies like SRAM. A Spin-transfer torque magnetic random-access memory (STT-RAM) [13] memory cell stores data in a magnetic tunnel junction (MTJ). Each MTJ is composed of two ferromagnetic layers (free and reference layers) and one tunnel barrier layer (MgO). If the magnetization direction of the magnetic fixed reference layer and the switchable free layer is anti-parallel, resp. parallel, a high, resp. a low, resistance is adjusted, representing a digital "0" or "1". Recently it was reported that by adjusting intermediate magnetization angles in the free layer 16 different states can be stored in one physical cell, enabling to realize multi-cell storages in MTJ technology [14].

The read latency and read energy of STT-RAM is expected to be comparable to that of SRAM. The expected 3x higher density and 7x less leakage power consumption in the STT-RAM makes it suitable for replacing SRAMs to build large NVMs. However, a write operation in an STT-RAM memory consumes 8x more energy and exhibits a 6x longer latency than a SRAM. Therefore, minimizing the impact of inefficient writes is critical for successful applications of STT-RAM [15].

NRAM, short for Nano RAM is a proprietary technology of Nantero. The RAM uses a fabric of carbon nanotubes (CNT) for saving bits. The resistive state of the CNT fabric determines, whether a one or a zero is saved in a memory cell. The resistance depends on if the CNTs are in contact with each other. With the help of a small voltage, the CNTs can be brought into contact or be separated. Reading out a bit means to measure the resistance. Nantero claims that their...
technology features the same read- and write latencies as DRAM, has a high endurance and reliability even in high temperature environments and is low power with essentially zero power consumption in standby mode. Furthermore NRAM is compatible with existing CMOS fabs without needing any new tools or processes, and it is scalable even to below 5 nm [16].

**Current state**

IBM announced MLC-PCM technology replacing Flash and to use them e.g. as storage class memory (SCM) to fill the latency gap between DRAM main memory and the hard disk based background memory. Intel and Micron announced the new Breakthrough Memory 3D XPoint Technology [17] as revolutionary Flash replacement. Their Optane-SSDs DC P4800X-SSD with 375-Gbyte is available since March 2017 and said to be 2.5 to 77 times better that NAND-SSDs. It is widely assumed but not confirmed that Optane is based on PCM. Intel and Micron expect that the X-Point technology could become the dominating technology as an alternative to RAM devices offering in addition NVM property in the next ten years. Adesto is currently offering CBRAM technology in their serial memory chips [18].

Nantero together with Fujitsu announced a Multi-GB-NRAM memory in Carbone-Nanotube-Technique expected for 2018. Everspin announced Spin-Torque-Transfer-MRAMs (STT) in perpendicular Magnetic Tunnel Junction Process (pMTJ) as 256-MBit-MRAMs und 1 GB-SSDs expected in 2017. IBM also developed a neuromorphic core with a 64-K-PCM-cell as Synaptic-Array (256 Axons \(\times\) 256 Dendrite) to implement SNNs (Spiking Neural Networks) [19]. The circuit-level performance, energy, and area model of the emerging non-volatile memory simulator NVSim [20] allows the investigation of architectural structures for future NVM based high-performance computers.

**Perspective**

It is foreseeable, that other NVM technologies will supersede current Flash memory. PCM for instance might be 1000 times faster and 1000 times more resilient. Some NVM technologies have been considered as a feasible replacement for SRAM [21, 22, 23]. Studies suggest that replacing SRAM with STT-RAM could save 60% of LLC energy with less than 2% performance degradation [21]. It is unclear when most of the new technologies may be mature enough and which of them will prevail.

**Impact on hardware**

Memristors will deliver non-volatile memory which can be used potentially in addition to DRAM, or as a complete replacement. The latter will lead to a new Storage-Class Memory (SCM), i.e., a technology that blurs the distinction between memory and storage by enabling new data access modes and protocols that serve both “memory” and “storage”. These new SCM types of non-volatile memory could be integrated on-chip with the microprocessor cores as they use CMOS-compatible sets of materials and require different device fabrication techniques from Flash. In a VLSI post-processing step they can be integrated on top of the last metal layer (see the note on Back-end of line service in section 4.4.1). One of the challenges for the next decade is the provision of appropriate interfacing circuits between the SCMs and the microprocessor cores. The benefits of memristor devices in integration density, energy consumption and access times may not get lost by costly interface circuitry. This holds in particular for exploiting the multi-level cell storage capability of NVMs for future HPDA systems, e.g., for big data applications. Moreover, memristors offer orders of magnitude faster read/write accesses and also much higher endurance. They are resistive switching memory technologies, and thus rely on different physics than that of storing charge on a capacitor as is the case for SRAM, DRAM and Flash [24].

STT-RAM devices are also an important class of non-volatile memory that primarily targets the replacement of DRAM, e.g., in Last-Level Caches (LLC). However, the asymmetric read/write energy and latency of NVM technologies introduces new challenges in designing memory hierarchies. Spintronic allows integration of logic and storage at lower power consumption. Also new hybrid PCM / Flash SSD chips could emerge with a processor-internal last-level cache (STT-RAM), main processor memory (PCRAM), and storage class memory (ReRAM) [24].

**References**

[1] A. L. Shimpi. Samsung’s V-NAND: Hitting the Reset Button on NAND Scaling. AnandTech. 2013. URL: http://www.anandtech.com/show/7237/samungs-vnand-hitting-the-reset-button-on-nand-scaling.
[2] Wikipedia. Memristor. URL: http://en.wikipedia.org/wiki/Memristor.

[3] B. C. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. Burger. “Phase-change Technology and the Future of Main Memory”. In: IEEE micro 30.1 (2010).

[4] C. Lam. “Cell Design Considerations for Phase Change Memory as a Universal Memory”. In: VLSI Technology, Systems and Applications. IEEE, 2008, pp. 132–133.

[5] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. “Architecting Phase Change Memory As a Scalable Dram Alternative”. In: Proceedings of the 36th Annual International Symposium on Computer Architecture. ISCA ’09, 2009, pp. 2–13.

[6] M. K. Qureshi, V. Srinivasan, and J. A. Rivers. “Scalable High Performance Main Memory System Using Phase-change Memory Technology”. In: Proceedings of the 36th Annual International Symposium on Computer Architecture. ISCA ’09, 2009, pp. 24–33.

[7] P. Zhou, B. Zhao, J. Yang, and Y. Zhang. “A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology”. In: Proceedings of the 36th Annual International Symposium on Computer Architecture. ISCA ’09, 2009, pp. 14–23.

[8] C. Xu, D. Niu, N. Muralimanohar, R. Balasubramonian, T. Zhang, S. Yu, and Y. Xie. “Overcoming the Challenges of Crossbar Resistive Memory Architectures”. In: 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2015, pp. 476–488.

[9] C. Xu, X. Dong, N. P. Jouppi, and Y. Xie. “Design Implications of Memristor-based RRAM Cross-point Structures”. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011. IEEE. 2011, pp. 1–6.

[10] W. Wong. Conductive Bridging RAM. electronic design. 2014. URL: http://electronicdesign.com/memory/conductive-bridging-ram.

[11] B. Govoreanu et al. “10x10nm 2 Hf/HfO x crossbar resistive RAM with excellent performance, reliability and low-energy operation”. In: International Electron Devices Meeting (IEDM). IEEE. 2011, pp. 31–6.

[12] Crossbar. ReRAM Advantages. URL: https://www.crossbar-nc.com/en/technology/reram-advantages/.

[13] D. Apalkov et al. “Spin-transfer Torque Magnetic Random Access Memory (STT-MRAM)”. In: ACM Journal on Emerging Technologies in Computing Systems (JETC) 9.2 (2013), p. 13.

[14] Spintronic Devices for Memristor Applications. Talk at Meeting of EU COST ACTION MemoCis IC1401, "Memristors: at the crossroad of Devices and Applications", Milano, 28th March 2016. Mar. 2016.

[15] H. Noguchi et al. “A 250-MHz 256b-I/O 1-Mb STT-MRAM with Advanced Perpendicular MTJ Based Dual Cell for Non-volatile Magnetic Caches to Reduce Active Power of Processors”. In: VLSI Technology (VLSIT), 2013 Symposium on. IEEE, 2013, pp. 108–109.

[16] Nantero. Nantero NRAM Advances in Nanotechnology. URL: http://nantero.com/technology/.

[17] J. Evangelho. Intel And Micron Jointly Unveil Disruptive, Game-Changing 3D XPoint Memory, 1000x Faster Than NAND. Hot Hardware. 2015. URL: https://hothardware.com/news/intel-and-micron-jointly-drop-disruptive-game-changing-3d-xpoint-cross-point-memory-1000x-faster-than-nand.

[18] Adesto Technologies. Mayriq Products. URL: http://www.adestotech.com/products/mavriq/.

[19] G. Hilson. IBM Tackles Phase-Change Memory Drift, Resistance. EETimes. 2015. URL: http://www.eetimes.com/document.asp?doc_id=1326477.

[20] X. Dong, C. Xu, N. Jouppi, and Y. Xie. "NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory". In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31.7 (July 2012), pp. 994–1007. DOI: 10.1109/TCAD.2012.2185930.

[21] H. Noguchi, K. Ikegami, N. Shimomura, T. Tetsufumi, J. Ito, and S. Fujita. “Highly Reliable and Low-power Nonvolatile Cache Memory with Advanced Perpendicular STT-MRAM for High-performance CPU”. In: Symposium on VLSI Circuits Digest of Technical Papers. IEEE. June 2014, pp. 1–2.

[22] H. Noguchi et al. “A 3.3ns-access-time 71.2 uW/MHz 1Mb Embedded STT-MRAM Using Physically Eliminated Read-disturb Scheme and Normally-off Memory Architecture”. In: International Solid-State Circuits Conference-(ISSCC). IEEE. 2015, pp. 1–3.

[23] J. Ahn, S. Yoo, and K. Choi. “DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture”. In: International Symposium on High Performance Computer Architecture (HPCA). IEEE. 2014, pp. 25–36.

[24] E. Eleftheriou. Future Non-Volatile Memories: Technology Trends and Applications. Keynote, Computer Systems Week, Milan. 2015.

Disruptive Technologies in Hardware/VLSI | 31
4.3.2 Photonics

The general idea of using photonics into computing systems is to replace electrons with photons in intra-chip, inter-chip, processor-to-memory connections and maybe even logic.

**Introduction to photonics and integrated photonics**

An optical transmission link is composed by some key modules: laser light source, a modulator that converts electronic signals into optical ones, waveguides and other passive modules (e.g. couplers, photonic switching elements, splitters) along the link, a possible drop filter to steer light towards the destination and a photodetector to revert the signal into the electronic domain. The term *integrated photonics* refers to a photonic interconnection where at least some of the involved modules are integrated into silicon [1]. Active components (lasers, modulators and photodetectors) cannot be trivially implemented in CMOS process as they require the presence of materials different from silicon and, typically, not exactly compatible with it.

Optical communication nowadays features about 10-50 GHz modulation frequency and can support wavelength-division-multiplexing (WDM) up to 100+ colors in fiber and 10+ (and more are expected in near future) in silicon. Propagation loss is relatively small in silicon and polymer materials so that optical communication can be regarded as quite insensitive to chip- and board-level distances. Where fiber can be employed (e.g. rack- and data centre levels) attenuation is no problem. Optical communication can rely on extremely fast signal propagation speed (head-flit latency): around 15 ps/mm in silicon and about 5.2 ps/mm in polymer waveguides that is traversing a 2 cm x 2 cm chip corner-to-corner in 0.6 and 0.2 ns, respectively. However, conversions to/from the optical domain can erode some of this intrinsic low-latency, as it is the case for network-level protocols and shared resource management.

Manufacturing of passive optical modules (e.g. waveguides, splitters, crossings, microrings) is relatively compatible with CMOS process and the typical cross-section of a waveguide (about 500 nm) is not critical, unless for the smoothness of the waveguide walls as to keep light scattering small. Turns with curvature of a few µm and exposing limited insertion loss are possible, as well as grating couplers to introduce/emit light from/into a fiber outside of the chip. Even various 5x5 optical switches [2] can be manufactured out of basic photonic switching elements relying on tunable micro-ring resonators. Combining these optical modules, various optical interconnection topologies and schemes can be devised: from all-to-all contention-less networks up to arbitrated ones which share optical resources among different possible paths.

In practice, WDM requires precision in microring manufacturing, runtime tuning (e.g. thermal), alignment (multiple microrings with the same resonant frequency) and make more complex both the management of multi-wavelength light from generation, distribution, modulation, steering up to photo-detection. The more complex a topology, the more modules can be found along the possible paths between source and destination, on- and off-chip, and more laser power is needed to compensate their attenuation and meet the sensitivity of the detector. For these reasons, relatively simple topologies can be preferable as to limit power consumption and, spatial division multiplexing (using multiple parallel waveguides) can allow to trade WDM for space occupation.

Optical inter-chip signals are then expected to be conveyed also on different mediums to facilitate integrability with CMOS process, e.g., polycarbonate as in some IBM research prototypes and commercial solutions.

**Current status and current roadmaps**

Currently, optical communication is mainly used in HPC systems in the form of optical cables which have progressively substituted shorter and shorter electronic links. From 10+ meters inter-rack communication down to 1+ meter intra-rack and sub meter intra-blade links.

A number of industrial and research roadmaps are projecting and expecting this trend to arrive within boards and then to have optical technology that crosses the chip boundary, connects chips within silicon- and then in optical-interposers and eventually arriving to a complete integration of optics on a different layer of traditional chips by around 2025. For this reason, also the evolution of 2.5 - 3D stacking technologies is expected to enable and sustain this roadmap up to seamless integration of optical layers along with logic ones. The expected rated performance/consumption/density metrics are shown...
in the 2016 Integrated Photonic Systems Roadmap [3] (see Table 4.1).

IBM, HPM, Intel, STM, CEA–LETI, Imec and Petra, to cite a few, essentially share a similar view on this roadmap and on the steps to increase bandwidth density, power consumption and cost effectiveness of the interconnections needed in the Exascale, and post-Exascale HPC systems. For instance, Petra labs demonstrated the first optical silicon interposer prototype [4] in 2013 featuring 30 TB/s/cm² bandwidth density and in 2016 they improved consumption and high-temperature operation of the optical modules [5]. HP has announced the Machine system which relies on the optical X1 photonic module capable of 1.5 Tbps over 50m and 0.25 Tbps over 50km. Intel has announced the Omni-Path Interconnect Architecture that will provide a migration path between Cu and Fiber for future HPC/Data Centre interconnections. Optical thunderbolt and optical PCI Express by Intel are other examples of optical cable solutions. IBM is shipping polymer + micro-pod optical interconnection within HPC blades since 2012 and it is moving towards module-to-module integration.

The main indications from current roadmaps and trends can be summarized as follows. Optical-cables (optical links) are evolving in capability (bandwidth, integration and consumption) and are getting closer to the chips, leveraging more and more photonics in an integrated form. Packaging problem of photonics remains a major issue, especially where optical signals need to traverse the chip package. Also for these reasons, interposers (silicon and optical) appear to be the reasonable first steps towards optically integrated chips. Then, full 3D processing and hybrid material integration are expected from the process point of view.

Conversion from photons to electrons is costly and for this reason there are currently strong efforts in improving the crucial physical modules of an integrated optical channel (e.g. modulators, photodetectors and thermally stable and efficiently integrated laser sources).

Alternate and emerging technologies around photonics

Photonics is in considerable evolution, driven by innovations in existing components (e.g. lasers, modulators and photodetectors) in order to push their features and applicability (e.g. high-temperature lasers). Consequently, its expected potential is a moving target based on the progress in the rated features of the various modules. At the same time, some additional variations, techniques and approaches at the physical level of the photonic domain are being investigated and could potentially create further discontinuities and opportunities in the adoption of photonics in computing. For instance, we cite here a few:

- Mode division multiplexing [6]: where light propagates within a group of waveguides in parallel. This poses some criticalities but could allow to scale parallelism more easily than WDM and/or be an orthogonal source of optical bandwidth;
- Free-air propagation: there are proposals to exploit light propagation within the chip package without waveguides to efficiently support some interesting communication pattern (e.g. fast signaling) [7];
- Plasmonics: interconnect utilize surface plasmon polaritons (SPPs) for faster communication than photonics and far lower consumption over relatively short distances at the moment (below 1mm) [8];
- Optical domain buffering: recent results [9] indicate the possibility to temporarily store light and delay its transmission. This could enable the evolution of additional network topologies and schemes, otherwise impossible, for instance avoiding the reconversion to the electronic domain;
- Photonic non-volatile memory [10]. This could reduce latencies of memory accesses by eliminating costly optoelectronic conversions while dramatically reducing the differences in speed between CPU and main memory in fully optical chips.
- Optics computing: Optalysys project\(^1\) for computing in the optical domain mapping information onto light properties and elaborating the latter directly in optics in an extremely energy efficient way compared to traditional computers [11]. This approach cannot suit every application but a number of algorithms, like linear and convolution-like computations (e.g. FFT, derivatives and correlation pattern matching), are naturally compatible [12]. Furthermore, also bioin-

\(^1\)www.optalysys.com

Disruptive Technologies in Hardware/VLSI | 33
formatics sequence alignment algorithms have been recently demonstrated feasible.

**Optical communication close to the cores and perspectives**

As we highlighted, the current trend is to have optics closer and closer to the cores, from board-to-board, to chip-to-chip and up to within chips. The more optical links get close to the cores, the more the managed traffic becomes processor-specific. Patterns due to the micro-architectural behaviour of the processing cores become visible and crucial to manage, along with cache-coherence and memory consistency effects. This kind of traffic poses specific requirements to the interconnection sub-system which can be quite different from the ones induced by traffic at a larger scale. In fact, at rack or inter-rack level, the aggregate, more application-driven, traffic tends to smooth out individual core needs so that "average" behaviours emerge.

For instance, inter-socket or intra-processor coherence and synchronizations have been designed and tuned in decades for the electronic technology and, maybe, need to be optimized, or re-thought, to take the maximum advantage from the emerging photonic technology.

Research groups and companies are progressing towards inter-chip interposer solutions and completely optical chips. In this direction researchers have already identified the crucial importance of a vertical cross-layer design of a computer system endowed with integrated photonics. A number of studies have already proposed various kinds of on-chip and inter-chip optical networks designed around the specific traffic patterns of the cores and processing chips [13, 14, 15, 16, 17, 18].

These studies suggest also that further challenges will arise from inter-layer design interference, i.e. lower-layer design choices (e.g. WDM, physical topology, access strategies, sharing of resources) can have a significant impact in higher layers of the design (e.g. NoC-wise and up to memory coherence and programming model implications) and vice versa. This is mainly due to the scarce experience in using photonics technology for serving computing needs (close to processing cores requirements) and, most of all, due to the intrinsic end-to-end nature of an efficient optical channel, which is conceptually opposed to the well-established and mature know-how of “store-and-forward” electronic communication paradigm. Furthermore, the quick evolution of optical modules and the arrival of discontinuities in their development hamper the consolidation of layered design practices.

Lastly, intrinsic low-latency properties of optical interconnection (on-chip and inter-chip) could imply a re-definition of what is local in a future computing system, at various scales, and specifically in a perspective HPC system, as it has already partially happened within the HP Machine. These revised locality features will then require modifications in the programming paradigms as to enable them to take advantage of the different organization of future HPC machines, including resource disaggregation. On this specific point, if other emerging technologies (e.g. NVM, in-memory computation, approximate, quantum computing, etc.) will appear in future HPC designs as it is expected to meet performance/watt objectives, it is highly likely that for the reasons above, photonic interconnections will require to be co-designed in integration with the whole heterogeneous HPC architecture.
Funding opportunities

Photonic technology at the physical and module level is quite well funded in H2020 program [19] as it has been regarded as strategic by the EU since years. For instance Photonics 21 [20] initiative gather groups and researchers from a number of enabling disciplines for the wider adoption of photonics in general and specifically also integrated photonics. Typically, funding instruments and calls focus on basic technologies and specific modules and in some cases towards point-to-point links as a final objective (e.g. optical cables).

Conversely, as photonics is coming close to the processing cores, which expose quite different traffic behaviour and communication requirements compared to larger scale interconnections (e.g. inter-rack or wide-area), it would be highly advisable to promote also a separate funding program for investigating the specific issues and approaches for the effective adoption of integrated photonics at the inter-chip and intra-chip scale. In fact the market is getting close to the cores from the outside with an optical cable model that will be less and less suitable to serve the traffic as the communication distance will decrease. Therefore, now could be just the right time to invest into chip-to-chip and intra-chip optical network research in order to be prepared to apply it effectively in the few years when current roadmaps expect optics to arrive there.

References

[1] IBM. Silicon Integrated Nanophotonics. 2017. URL: http://researcher.watson.ibm.com/researcher/view%5C_group.php?gid=2757.

[2] H. Gu, K. H. Mo, J. Xu, and W. Zhang. “A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip”. In: IEEE Computer Society Annual Symposium on VLSI. May 2009, pp. 19–24. DOI: 10.1109/ISVLSI.2009.19.

[3] 2016 Integrated Photonic Systems Roadmap. 2017. URL: http://photonicmanufacturing.org/2016-integrated-photonic-systems-roadmap.

[4] Y. Urino, T. Usuki, J. Fujikata, M. Ishizaka, K. Yamada, T. Horikawa, T. Nakamura, and Y. Arakawa. “Fully Integrated Silicon Optical Interposers with High Bandwidth Density”. In: Advanced Photonics for Communications. 2014. DOI: 10.1364/1PRSN.2014.IM2A.5.

[5] Y. Urino, T. Nakamura, and Y. Arakawa. “Silicon Optical Interposers for High-Density Optical Interconnects”. In: Silicon Photonics III: Systems and Applications. 2016. pp. 1–39. DOI: 10.1007/978-3-642-10503-6_1.

[6] H. Huang et al. “Mode Division Multiplexing Using an Orbital Angular Momentum Mode Sorter and MIMO-DSP Over a Graded-Index Few-Mode Optical Fibre”. In: Scientific Reports 5 (2015), pp. 2045–2322. DOI: 10.1038/srep14931.

[7] A. Malik and P. Singh. “Free Space Optics: Current Applications and Future Challenges”. In: International Journal of Optics 2015 (2015).

[8] L. Gao, Y. Hou, K. Zang, S. Paik, Y. Chen, J. S. Harris, and Z. Zhou. “On-chip plasmonic waveguide optical waveplate”. In: Scientific Reports 5 (2015).

[9] K. L. Tsakmakidis et al. “Breaking Lorentz Reciprocity to Overcome the Time-Bandwidth Limit in Physics and Engineering”. In: Science 356.6344 (2017), pp. 1260–1264. DOI: 10.1126/science.aan6662.

[10] C. Ríos, M. Stegmaier, P. Hosseini, D. Wang, T. Scherer, C. D. Wright, H. Bhaskaran, and W. H. P. Nearn. “Integrated all-photonic non-volatile multi-level memory”. In: Nature Photonics 9 (11 2015), pp. 725–732. DOI: 10.1038/np photon.2015.182.

[11] Wikipedia. Optical Computing. 2017. URL: http://en.wikipedia.org/wiki/Optical%5C_computing.

[12] Optalysys. Optalysys Prototype Proves Optical Processing Technology Will Revolutionise Big Data Analysis and Computational Fluid Dynamics. 2017. URL: http://www.optalysys.com/optalysys-prototype-proves-optical-processing-technology-will-revolutionise-big-data-analysis-computational-fluid-dynamics-cfd.

[13] Y. Pan, J. Kim, and G. Memik. “FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar”. In: Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 2010, pp. 1–12. DOI: 10.1109/HPCA.2010.5416626.

[14] D. Vantrease et al. “Corona: System Implications of Emerging Nanophotonic Technology”. In: SIGARCH Comput. Archit. News 36.3 (June 2008), pp. 153–164. DOI: 10.1145/1394608.1382135.

[15] Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary. “Firefly: Illuminating Future Network-on-chip with Nanophotonics”. In: SIGARCH Comput. Archit. News 37.3 (June 2009), pp. 429–440. DOI: 10.1145/1555815.1555808.

[16] P. Grani and S. Bartolini. “Design Options for Optical Ring Interconnects for Chip Multiprocessors”. In: Proceedings of the Symposium on High Performance Interconnects (HOTI). 2008, pp. 31–40. DOI: 10.1109/HOTI.2008.20.

[17] M. Petracca, B. G. Lee, K. Bergman, and L. P. Carloni. “Design Exploration of Optical Interconnection Networks for Chip Multiprocessors”. In: Proceedings of the Symposium on High Performance Interconnects (HOTI). 2008, pp. 31–40. DOI: 10.1109/HOTI.2008.20.

[18] P. Grani and S. Bartolini. “Design Options for Optical Ring Interconnect in Future Client Devices”. In: Journal on Emerging Technologies in Computing Systems (JETCS) 10.4 (June 2014), 30:1–30:25. DOI: 10.1145/2602155.

[19] I. O’Connor, D. Van Thourhout, and A. Scandurra. “Wavelength Division Multiplexed Photonic Layer on CMOS”. In: Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop (INA-OCMC). 2012, pp. 33–36. DOI: 10.1145/2107763.2107772.

[20] Horizon 2020 EU Framework Programme. Photonics. 2017. URL: https://ec.europa.eu/programmes/horizon2020/en/h2020-section/photronics.

Photonics21. The European Technology Platform Photonics21. 2017. URL: http://www.photonics21.org.
4.4 Disruptive Technology (Alternative Ways of Computing)

4.4.1 Resistive Computing

Apart from using memristors as non-volatile memory, there are several other ways to use memristors in computing [1, 2]. Using memristors as memristive synapses in neuromorphic computing [2, 3, 4] and using memristors in quantum computing [2] are discussed in separate sections. In this section, resistive (or memristive) computing is discussed in which logic circuits are built by memristors [5].

Memristive gates have a lower leakage power, but switching is slower than in CMOS gates [2]. However, the integration of memory into logic allows to reprogram the logic, providing low power reconfigurable components [6] and can reduce energy and area constraints in principle due to the possibility of computing and storing in the same device (computing in memory). Memristors can also be arranged in parallel networks to enable massively parallel computing [7].

Resistive computing is one of the emerging and promising computing paradigms [5, 8, 9]. It takes the data-centric computing concept much further by interweaving the processing units and the memory in the same physical location using non-volatile technology, therefore significantly reducing not only the power consumption but also the memory bottleneck. Memristive devices such as memristors have been shown to be able to perform both storage and logic functions [5, 10, 11, 12].

Resistive computing provides a huge potential as compared with the current state-of-the-art:

- It significantly reduces the memory bottleneck as it interweaves the storage, computing units and the communication [5, 8, 9].
- It features low power leakage [2].
- It enables maximum parallelism [9, 7].
- It allows full configurability and flexibility [6].
- It provides order of magnitude improvements for the energy-delay product per operations, the computation efficiency, and performance per area [9].

Serial and parallel connections of memristors were proposed for the realization of Boolean logic gates with memristors by the so-called memristor ratio logic. In such circuits the ratio of the stored resistances in memristor devices is exploited for the setup of Boolean logic. Memristive circuits realizing AND, OR gates and the implication function were presented in [13, 14, 15]. Hybrid memristive computing circuits consist of memristors and CMOS gates. The research of Singh [16], Xia et al. [17], and Rothenbuhler et al. [15] are representative for numerous proposals of hybrid memristive circuits, in which most of the Boolean logic operators are handled in the memristors and the CMOS transistors are mainly used for level restoration to retain defined digital signals.

Figure 4.2 summarizes the activities on resistive or memristive computing. We have the large block of neuromorphic processing with memristors (see section 4.4.2) and concerning the published papers probably smaller branch of digital memristive computing with several sub branches, like ratioed logic, imply logic or CMOS-like equivalent memristor circuits in which Boolean logic is directly mapped onto cossbar topologies with memristors. These solutions refer to pure in-memory computing concepts. Besides that, exist proposals for hybrid solutions in which the the memristors are used as memory for CMOS circuits.

Current state

A couple of start-up companies appeared in 2015 on the market who offer memristor technology as BEOL (Back-end of line) service in which memristive elements are post-processed in CMOS chips directly on top of the last metal layers. Also some European institutes reported just recently at a workshop meeting “Memristors: at the crossroad of Devices and Applications” of the EU cost action 1401 MemoCiS² the possibility BEOL integration of their memristive technology to allow experiments with such technologies. This offers new perspectives in form of hybrid CMOS/memristor logic which use memristor networks for high-dense resistive logic circuits and CMOS inverters for signal restoration to compensate the loss of full voltage levels in memristive networks. Multi-level cell capability of memristive elements can be used to face the challenge to handle the expected huge amount of Zettabytes produced annually in a couple of years. Besides, proposals exist to exploit the multi-level cell

²www.cost.eu/COST-Actions/ict/11401
storing property for ternary carry-free arithmetic [18, 19] or both compact storing of keys and matching operations in future associative memories realized with memristors [20].

**Impact on hardware**

Using NVM technologies for resistive computing is a further step towards energy-aware measures for future HPC architectures. It supports the realization of both near-memory and in-memory computing concepts which are both an important brick for the realization of more energy-saving HPC systems (see Section 5.1). Near-memory is currently based on 3D stacking of a logic layer with DRAMs extending HBM and may in future stack logic with NVMs. In-memory computing could be based on resistive computing techniques combined with resistive memory.

A further way to save energy, e.g. in near-memory computing schemes, is to use hybrid non-volatile register cells, in which each SRAM flip-flop cell is attached to a NVM cell and using NVM technology in the memory hierarchy as SCM.

The NVMs, either as part of a flip-flop memristor register pair or as pair of a complete SRAM cell array and a subsequent attached memristor cell array are used to keep data in time periods in which this data is not needed for computation. Other data, which have to be processed, are stored in conventional faster SRAM-/DRAM devices. Using pipeline schemes, e.g. under control of the OS, parts of data are shifted from NVM to SRAM/DRAM before they are accessed in the fast memory. The latency for the data transfer from NVM to DRAM can be hidden by a timely overlapping of data transfer with simultaneous processing of other parts of the DRAM. The same latency hiding principle can happen in the opposite direction. Data that are newly computed and that are not needed in the next computing steps can be saved in NVMs. It is to be expected that we will see in future HPC systems SCMs as near- and mid-term solution and in a possibly next step also hybrid flip-flops as realization of registers.

**Perspective**

Resistive computing, if successful, will be able to significantly reduce the power consumption and enable massive parallelism; hence, increase computing energy and area efficiency by orders of magnitudes. This will transform computer systems into new highly parallel architectures and associated technologies, and enable the computation of currently infeasible big data and data-intensive applications, fuelling important societal changes.

Research on resistive computing is still in its infancy stage, and the challenges are substantial at all levels, including material and technology, circuit and architecture, tools and compilers, and algorithms. As of
today most of the work is based on simulations and small circuit designs. It is still unclear when the technology will be mature and available. Nevertheless, some start-ups on memristor technologies are emerging such as KNOWM3.

References

[1] M. Di Ventra and Y. V. Pershin. “The parallel approach”. In: Nature Physics 9.4 (Apr. 2013), pp. 200–202. DOI: 10.1038/npjphys2566. URL: https://www.nature.com/nphys/journal/v9/n4/full/npjphys2566.html.

[2] Y. V. Pershin and M. D. Ventra. “Neuromorphic, Digital, and Quantum Computation With Memory Circuit Elements”. In: Proceedings of the IEEE 100.6 (June 2012), pp. 2071–2080. DOI: 10.1109/JPROC.2011.2166369.

[3] M. D. Pickett, G. Medeiros-Ribeiro, and R. S. Williams. “A scalable neuristor built with Mott memristors”. In: Nature Materials 12.2 (Feb. 2013), pp. 114–117. DOI: 10.1038/nmat3510. URL: https://www.nature.com/nmat/journal/v12/n2/full/nmat3510.html.

[4] S. H. Jo, T. Chang, I. Eubong, B. B. Bhadviya, P. Mazumder, and W. Lu. “Nanoscale Memristor Device as Synapse in Neuromorphic Systems”. In: Nano Letters 10.4 (2010), pp. 1297–1301. DOI: 10.1021/nl904092h.

[5] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams. “Memristive switches enable stateful logic operations via material implication”. In: Nature 464.7290 (Oct. 2010), pp. 873–876. DOI: 10.1038/nature08940. URL: https://www.nature.com/nature/journal/v464/n7290/full/nature08940.html.

[6] J. Borghetti, Z. Li, J. Straznicky, X. Li, D. A. A. Ohlberg, W. Wu, D. R. Stewart, and R. S. Williams. “A hybrid nanomemristor transistor logic circuit capable of self-programming”. In: Proceedings of the National Academy of Sciences 106.6 (Feb. 2009), pp. 1699–1703. DOI: 10.1073/pnas.080662106. URL: https://www.pnas.org/content/106/6/1699.

[7] Y. V. Pershin and M. Di Ventra. “Solving mazes with memristors: a massively-parallel approach”. In: Physical Review E 84.4 (Oct. 2011), DOI: 10.1103/PhysRevE.84.046703. URL: http://arxiv.org/abs/1103.0021.

[8] M. Di Ventra and Y. V. Pershin. “Memcomputing: a computing paradigm to store and process information on the same physical platform”. In: Nature Physics 9.4 (Apr. 2013), pp. 200–202. DOI: 10.1038/npjphys2566. URL: http://arxiv.org/abs/1211.4487.

[9] S. Hamdioui et al. “Memristor based computation-in-memory architecture for data-intensive applications”. In: 2015 Design, Automation Test in Europe Conference Exhibition (DATE). Mar. 2015, pp. 1718–1725.

[10] G. Snider. “Computing with hysteretic resistor crossbars”. In: Applied Physics A 80.6 (Mar. 2005), pp. 1165–1172. DOI: 10.1007/s00339-004-3149-1. URL: https://link.springer.com/article/10.1007/s00339-004-3149-1.

[11] L. Gao, F. Alibart, and D. B. Strukov. “Programmable CMOS/Memristor Threshold Logic”. In: IEEE Transactions on Nanotechnology 12.2 (Mar. 2013), pp. 115–119. DOI: 10.1109/TNANO.2013.2241075.

[12] L. Xie, H. A. D. Nguyen, M. Taouil, S. Hamdioui, and K. Bertels. “Fast boolean logic mapped on memristor crossbar”. In: 2015 33rd IEEE International Conference on Computer Design (ICCD). Oct. 2015, pp. 335–342. DOI: 10.1109/ICCD.2015.7357122.

[13] J. J. Yang, D. B. Strukov, and D. R. Stewart. “Memristive devices for computing”. In: Nature Nanotechnology 8.1 (Jan. 2013), pp. 13–24. DOI: 10.1038/nnano.2012.240. URL: http://www.nature.com/nnano/journal/v8/n1/full/nnano.2012.240.html.

[14] S. Kvatinsky, A. Kolodny, U. C. Weiser, and E. G. Friedman. “Memristor-based IMPLY Logic Design Procedure”. In: Proceedings of the 2011 IEEE 29th International Conference on Computer Design. ICCD ’11. Washington, DC, USA, 2011, pp. 142–147. DOI: 10.1109/ICCD.2011.6081389. URL: http://dx.doi.org/10.1109/ICCD.2011.6081389.

[15] T. Tran, A. Rothenbuhler, E. H. B. Smith, V. Saxena, and K. A. Campbell. “Reconfigurable Threshold Logic Gates using memristive devices”. In: 2012 IEEE Subthreshold Microelectronics Conference (SubVT). Oct. 2012, pp. 1–3. DOI: 10.1109/SubVT.2012.6404301.

[16] T. Singh. "Hybrid Memristor-CMOS (MeMOS) based Logic Gates and Adder Circuits". In: arXiv:1506.06735 [cs] (June 2015). URL: http://arxiv.org/abs/1506.06735.

[17] Q. Xia et al. “Memristor?CMOS Hybrid Integrated Circuits for Reconfigurable Logic”. In: Nano Letters 9.10 (Oct. 2009), pp. 3640–3645. DOI: 10.1021/nl901874j. URL: http://dx.doi.org/10.1021/nl901874j.

[18] A. A. El-Shehder, A. H. Fouad, and A. G. Radwan. “Memristor based N-bits redundant binary adder”. In: Microelectronics Journal 46.3 (Mar. 2015), pp. 207–213. DOI: 10.1016/j.mejo.2014.12.005. URL: http://www.sciencedirect.com/science/article/pii/S0026269214003541.

[19] D. Fey. “Using the multi-bit feature of memristors for register files in signed–digit arithmetic units”. In: Semiconductor Science and Technology 29.10 (2014), p. 104008. DOI: 10.1088/0268-1242/29/10/104008. URL: http://stacks.iop.org/0268-1242/29/i=10/a=104008.

[20] P. Junsangsri, F. Lombardi, and J. Han. “A memristor-based TCAM (Ternary Content Addressable Memory) cell”. In: 2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH). July 2014, pp. 1–6. DOI: 10.1109/NANOARCH.2014.6890478.
4.4.2 Neuromorphic Computing

Neuromorphic Computing (NMC), as developed by Carver Mead in the late 1980s, describes the use of large-scale adaptive analog systems to mimic organizational principles used by the nervous system. Originally, the main approach was to use elementary physical phenomena of integrated electronic devices (transistors, capacitors, ...) as computational primitives [1]. In recent times, the term neuromorphic has also been used to describe analog, digital, and mixed-mode analog/digital hardware and software systems that transfer aspects of structure and function from biological substrates to electronic circuits (for perception, motor control, or multisensory integration). Today, the majority of NMC implementations is based on CMOS technology. Interesting alternatives are, for example, oxide-based memristors, spintronics, or nanotubes [2, 3, 4]. Such kind of research is still in its infancy.

The basic idea of NMC is to exploit the massive parallelism of such circuits and to create low-power and fault-tolerant information-processing systems. Aiming at overcoming the big challenges of deep-submicron CMOS technology (power wall, reliability, and design complexity), bio-inspiration offers alternative ways to (embedded) artificial intelligence. The challenge is to understand, design, build, and use new architectures for nanoelectronic systems, which unify the best of brain-inspired information-processing concepts and of nanotechnology hardware, including both algorithms and architectures [5]. A key focus area in further scaling and improving of cognitive systems is decreasing the power density and power consumption, and overcoming the CPU/memory bottleneck of conventional computational architectures [6].

Current State

Large scale neuromorphic chips exist based on CMOS technology, replacing or complementing conventional computer architectures by brain-inspired architectures. Mapping brain-like structures and processes into electronic substrates has recently seen a revival with the availability of deep-submicron CMOS technology. Large programs on brain-like electronic systems have been launched worldwide. At present, the largest programs are the SyNAPSE program (Systems of Neuromorphic Adaptive Plastic Scalable Electronics) in the US (launched in 2009, [7]) and the EC flagship Human Brain Project (launched in 2013, [8]). SyNAPSE is a DARPA-funded program to develop electronic neuromorphic machine technology that scales to biological levels. More simply stated it is an attempt to build a new kind of computer with similar form and function to the mammalian brain. Such artificial brains would be used to build robots whose intelligence matches that of mice and cats. The ultimate aim is to build an electronic microprocessor system that matches a mammalian brain in function, size, and power consumption. It should recreate 10 billion neurons, 100 trillion synapses, consume one kilowatt (same as a small electric heater), and occupy less than two litres of space [7].

The “Cognitive Computing via Synaptronics and Supercomputing” (C2S2) project is a funded project from DARPA’s SyNAPSE initiative. Headed by IBM the group will turn to digital special-purpose hardware for brain emulation. The TrueNorth chip is an impressive outcome of this project integrating a two-dimensional on-chip network of 4096 digital application-specific cores (64 × 64) and over 400 Mio. bits of local on-chip memory (~100 Kb SRAM per core) to store synapses and neuron parameters as well as 256 Mio. individually programmable synapses on-chip. One million individually programmable neurons can be simulated time-multiplexed per chip, sixteen-times more than the current largest neuromorphic chip. The chip with about 5.4 billion transistors is fabricated in a 28 nm CMOS process (4.3 cm² die size, 240 µm × 390 µm per core). By device count, TrueNorth is the largest IBM chip ever fabricated and the second largest (CMOS) chip in the world. The total power, while running a typical recurrent network at biological real-time, is about 70 mW resulting in a power density of about 20 mW cm⁻² (about 26 p) which is in turn comparable to the cortex but three to four orders-of magnitude lower compared to 50–100 W cm⁻² for a conventional CPU [9].

The Human Brain Project (HBP) is a European Commission Future and Emerging Technologies Flagship. The HBP aims to put in place a cutting-edge, ICT-based scientific research infrastructure that will allow scientific and industrial researchers to advance our knowledge in the fields of neuroscience, computing, and brain-related medicine. The project promotes collaboration across the globe, and is committed to driving forward European industry. Within the HBP the subproject SP9 designs, implements, and operates a Neuromorphic Computing Platform with configurable
Disruptive Technologies in Hardware/VLSI

Neuromorphic Computing Systems (NCS). The platform provides NCS based on physical (analog or mixed-signal) emulations of brain models, running in accelerated mode (NM-PM1, wafer-scale implementation of 384 chips with about 200,000 analog neurons on a wafer in 180 nm CMOS, 20 wafer in the full system), numerical models running in real-time on a digital multicore architecture (NM-MC1 with 18 ARM cores per chip in 130 nm CMOS, 48 chips per board, and 1200 boards for the full system), and the software tools necessary to design, configure, and measure the performance of these systems. The platform will be tightly integrated with the High Performance Analytics and Computing Platform, which will provide essential services for mapping and routing circuits to neuromorphic substrates, benchmarking, and simulation-based verification of hardware specifications [8]. For both neuromorphic hardware systems new chip versions are under development within HBP (NM-PM2: wafer-scale integration based on a new mixed-signal chip in 65 nm CMOS; NM-MC2: 68 ARM M4 cores per chip in 28 nm CMOS with floating point support).

Closely related to the HBP is the Blue Brain Project [10]. The goal of the Blue Brain Project (EPFL and IBM, launched 2005): “[...] is to build biologically detailed digital reconstructions and simulations of the rodent, and ultimately the human brain. The supercomputer-based reconstructions and simulations built by the project offer a radically new approach for understanding the multilevel structure and function of the brain.” The project uses an IBM Blue Gene supercomputer (100 TFLOPS, 10TB) with currently 8,000 CPUs to simulate ANNs (at ion-channel level) in software [10].

In the long run also the above mentioned memristor technology (see section 4.3.1 and section 4.4.1) is heavily discussed in literature for future neuromorphic computing. The idea, e.g. in so-called spike-time-dependent plasticity (STDP) networks [11, 12], is to mimic directly the functional behaviour of a neuron. In STDP networks the strength of a link to a cell is determined by the time correlation of incoming signals to a neuron along that link and the output spikes. The shorter the input pulses are compared to the output spike, the stronger the input links to the neuron are weighted. In contrast, the longer the input signals lay behind the output spike, the weaker the link is adjusted. This process of strengthening or weakening the weight shall be directly mapped onto memristors by increasing or decreasing their resistance depending which voltage polarity is applied to the poles of a two-terminal memristive device. This direct mapping of an STDN network to an analogue equivalent of the biological cells to artificial memristor-based neuron cells shall emerge new extreme low-energy neuromorphic circuits. Besides this memristor-based STDP networks there are lots of proposals for neural networks to be realised with memristor-based crossbar and mesh architectures for cognitive detection and vision applications, e.g. [13].

All above mentioned projects have in common that they model spiking neurons, the basic information processing element in biological nervous systems. A more abstract implementation of biological neural systems are Artificial Neural Networks (ANNs). Popular representatives are Deep Neural Networks (DNNs) as they have propelled an evolution in the machine learning field. DNNs share some architectural features of the nervous systems, some of which are loosely inspired by biological vision systems [14]. DNNs are dominating computer vision today and observe a strong growing interest for solving all kinds of classification, function approximation, interpolation, or forecasting problems. Training DNNs is computationally intense. For example, Baidu Research estimated that training one DNN for speech recognition can require up to 20 Exaflops (10\(^{18}\) floating point operations per second); whereas the world’s largest supercomputer delivers about 100 Petaflops (10\(^{15}\) floating point operations per second). Companies such as Facebook and Google have a nearly unlimited appetite for performance, because increasing the available computational resources enables more accurate models as well as newer models for high-value problems such as autonomous driving and to experiment with more-advanced uses of artificial intelligence (AI) for digital transformation. Corporate investment in artificial intelligence is predicted to triple in 2017, becoming a $100 billion market by 2025 [15]. Hence, a variety of hardware and software solutions have emerged to slake the industry’s thirst for performance. The currently most well-known commercial machines targeting deep learning are the TPUs of Google and the Nvidia Volta V100. A tensor processing unit (TPU) is an ASIC developed by Google specifically for machine learning. The chip has been specifically designed for Google’s TensorFlow framework. The first generation of TPUs applied 8-bit integer MAC (multiply accumulate) operations. It is deployed in data centres since 2015 to accelerate the inference phase of DNNs. An in-depth analysis was recently published by Jouppi et al. [16]. The second generation

4www.baidu.com
TPU of Google was announced in May 2017. The individual TPU ASICs are rated at 45 TFLOPS and arranged into 4-chip 180 TFLOPS modules. These modules are then assembled into 256 chip pods with 11.5 PFLOPS of performance [17]. The new TPUs are optimized for both training and making inferences. Nvidia’s Tesla V100 GPU contains 640 Tensor Cores delivering up to 120 Tensor TFLOPS for training and inference applications. Tensor Cores and their associated data paths are custom–designed to dramatically increase floating-point compute throughput with high energy efficiency. For deep learning inference, V100 Tensor Cores provide up to 6x higher peak TFLOPS compared to standard FP16 operations on Nvidia Pascal P100, which already features 16-bit FP operations [18].

Matrix-Matrix multiplication operations are at the core of DNN training and inferencing, and are used to multiply large matrices of input data and weights in the connected layers of the network. Each Tensor Core operates on a $4 \times 4$ matrix and performs the following operation: $D = A \times B + C$, where $A$, $B$, $C$, and $D$ are $4 \times 4$ matrices. Tensor Cores operate on FP16 input data with FP32 accumulation. The FP16 multiply results in a full precision product that is then accumulated using FP32 addition with the other intermediate products for a $4 \times 4 \times 4$ matrix multiply [18]. The new Nvidia DGX-1 system based on the Volta V100 GPUs will be delivered in the third quarter of 2017 [19]. It is the world’s first purpose built system optimized for deep learning, with fully integrated hardware and software.

Many more options for DNN hardware acceleration are showing up [20]. AMD’s forthcoming Vega GPU should offer 13 TFLOPS of single precision, 25 TFLOPS of half-precision performance, whereas the machine-learning accelerators in the Volta GPU-based Tesla V100 can offer 15 TFLOPS single precision and 120 TFLOPS for deep learning workloads. Microsoft has been using Altera FPGAs for similar workloads, though a performance comparison is tricky; the company has performed demonstrations of more than 1 Exa-operations per second [21]. Intel offers the Xeon Phi 7200 family and IBMs TrueNorth tackles deep learning as well [22]. Other chip and IP (Intellectual Property) vendors—including Cadence, Ceva, Synopsys, and Qualcomms zeroth—are touting DSPs for learning algorithms. Although these hardware designs are better than CPUs, none was originally developed for DNNs. Ceva’s new XM6 DSP core enables deep learning in embedded computer vision (CV) processors. The synthesizable intellectual property (IP) targets self-driving cars, augmented and virtual reality, surveillance cameras, drones, and robotics. The normalization, pooling, and other layers that constitute a convolutional-neural-network model run on the XM6’s 512-bit vector processing units (VPUs). The new design increases the number of VPUs from two to three, all of which share 128 single-cycle ($16 \times 16$)-bit MACs, bringing the XM6’s total MAC count to 640. The core also includes four 32-bit scalar processing units.

Examples for start-ups are Nervana Systems, Kupath, Wave Computing. The Nervana Engine will combine a custom 28 nm chip with 32 GB of high bandwidth memory and replacing caches with software-managed memory. Kupath second generation DSP Hermosa is positioned for deep learning as well as signal processing. The 32 nm chip contains 256 tiny DSP cores operation at 1 GHz along with 64 DMA engines and burns 34 W. The dataflow processing unit from Wave Computing implements “tens of thousands” of processing nodes and “massive amounts” of memory bandwidth to support TensorFlow and similar machine-learning frameworks. The design uses self-timed logic that reaches speeds of up to 10 GHz. The 16 nm chip contains 16 thousand independent processing elements that generate a total of 180 Tera 8-bit integer operations per second.

**Perspective**

Brain-inspired hardware computing architectures have the potential to perform AI tasks better than conventional architecture by means of better performance, lower energy consumption, and higher resilience to defects. Neuromorphic Computing and Deep Neural Networks represent two approaches for taking inspiration from biological brains. Software implementations on HPC-clusters, multi-cores (OpenCV), and GPGPUs (NVidia cuDNN) are already commercially used. FPGA acceleration of neural networks is available as well. From a short term perspective these software implemented ANNs may be accelerated by commercial transistor-based neuromorphic chips or accelerators. Future emerging hardware technologies, like memcomputing and 3D stacking [23] may bring

---

5 www.ceva-dsp.com
6 www.knupath.com
7 www.nervanasys.com
8 www.wavecomp.com
neuromorphic computing to a new level and overcome some of the restriction of Von-Neumann-based systems in terms of scalability, power consumption, or performance.

Particularly attractive is the application of ANNs in those domains where, at present, humans outperform any currently available high-performance computer, e.g., in areas like vision, auditory perception, or sensory motor control. Neural information processing is expected to have a wide applicability in areas that require a high degree of flexibility and the ability to operate in uncertain environments where information usually is partial, fuzzy, or even contradictory. This technology is not only offering potential for large scale neuroscience applications, but also for embedded ones: robotics, automotive, smartphones, IoT, surveillance, and other areas. Even more computational power may be obtained by emerging technologies like quantum computing, molecular electronics, or novel nano-scale devices (memristors, spintronics, nanotubes (CMOL, i.e. combining CMOS with nanowire crossbars) [5]. Neuromorphic computing appears as key technology on several emerging technology lists. Hence, Neuromorphic technology developments are considered as a powerful solution for future advanced computing systems [24]. Neuromorphic technology is in early stages, despite quite a number of applications appearing. To gain leadership in this domain there are still many important open questions that need urgent investigation (e.g. scalable resource-efficient implementations, online learning, and interpretability). There is a need to continue to mature the NMC system and at the same time to demonstrate the usefulness of the systems in applications, for industry and also for the society: more usability and demonstrated applications. More focus on technology access might be needed in Europe. Regarding difficulties for NMC in EC framework programmes, integrated projects were well fitting the needs of NMC in FP7, but are missing in H2020. For further research on neuromorphic technology the FET-OPEN scheme could be a good path as it requires several disciplines (computer scientists, material science, engineers in addition to neuroscience, modelling). One also needs support for many small-scale interdisciplinary exploratory projects to take advantage of newly coming out developments, and allow funding new generation developers having new ideas.

Impact on Hardware

Creating the architectural design for NMC requires an integrative, interdisciplinary approach between computer scientists, engineers, physicists, and materials scientists. NMC would be efficient in energy and space and applicable as embedded hardware accelerator in mobile systems. The building blocks for ICs and for the Brain are the same at nanoscale level: electrons, atoms, and molecules, but their evolutions have been radically different. The fact that reliability, low-power, reconfigurability, as well as asynchronicity have been brought up so many times in recent conferences and articles, makes it compelling that the Brain should be an inspiration at many different levels, suggesting that future nano-architectures could be neural-inspired. The fascination associated with an electronic replication of the human brain has grown with the persistent exponential progress of chip technology. The present decade 2010–2020 has also made the electronic implementation more feasible, because electronic circuits now perform synaptic operations such as multiplication and signal communication at energy levels of 10 fJ, comparable to biological synapses. Nevertheless, an all-out assembly of $10^{14}$ synapses will remain a matter of a few exploratory systems for the next two decades because of several challenges [5].

Up to now, there is little agreement on what a learning chip should actually look like. The companies withheld details on the internal architecture of their learning accelerators. Most of the designs appear to focus on high throughput for low-precision data, backed by high bandwidth memory subsystems. The effect of low-precision on the learning result has not been analysed in detail yet. Recent work on low-precision implementations of backprop-based neural nets [25] suggests that between 8 and 16 bits of precision can suffice for using or training DNNs with backpropagation. What is clear is that more precision is required during training than at inference time, and that some forms of dynamic fixed point representation of numbers can be used to reduce how many bits are required per number. Using fixed point rather than floating point representations and using less bits per number reduces the hardware surface area, power requirements, and computing time needed for performing multiplications, and multiplications are the most demanding of the operations needed to use or train a modern deep network with backprop.
References

[1] C. Mead. “Neuromorphic Electronic Systems”. In: Proceedings of the IEEE 78.10 (Oct. 1990), pp. 1629–1636. DOI: 10.1109/5.58356.

[2] Y. V. Pershin and M. D. Ventra. “Neuromorphic, Digital, and Quantum Computation With Memory Circuit Elements”. In: Proceedings of the IEEE 100.6 (June 2012), pp. 2071–2080. DOI: 10.1109/JPROC.2011.2166369.

[3] M. D. Pickett, G. Medeiros-Ribeiro, and R. S. Williams. “A scalable neuristor built with Mott memristors”. In: Nature Materials 12 (Feb. 2013), pp. 114–117. DOI: 10.1038/nmat 3510.

[4] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu. “Nanoscale Memristor Device as Synapse in Neuromorphic Systems”. In: Nano Letters 10.4 (2010), pp. 1297–1301. DOI: 10.1021/nl104092h.

[5] U. Rueckert. “Brain-Inspired Architectures for Nanoelectronics”. In: CHIPS 2020 VOL. 2: New Vistas in Nanoelectronics. 2016, pp. 249–274. DOI: 10.1007/978-3-319-22093-2_18.

[6] E. Eleftheriou. “Future Non-Volatile Memories: Technology, Trends, and Applications”. 2015.

[7] DARPA SyNAPSE Program. 2013. URL: http://www.artificialbrains.com/darpa-synapse-program.

[8] Human Brain Project. 2017. URL: http://www.humanbrainproject.eu.

[9] P. A. Merolla et al. “A million spiking-neuron integrated circuit with a scalable communication network and interface”. In: Science 345.6197 (2014), pp. 668–673. DOI: 10.1126/science.1254642.

[10] The Blue Brain Project - A Swiss Brain Initiative. 2017. URL: http://bluebrain.epfl.ch/page-56882-en.html.

[11] G. S. Snider. “Spike-timing-dependent learning in memristive nanodevices”. In: International Symposium on Nanoscale Architectures. 2008, pp. 85–92. DOI: 10.1109/NANOARCH.2008.4585796.

[12] T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri, and B. Linares-Barranco. “STDP and STDP variations with memristors for spiking neuromorphic learning systems”. In: Frontiers in Neuroscience 7 (2013), p. 15. DOI: 10.3389/fnins.2013.00022.

[13] C. K. K. Lim, A. Gelencser, and T. Prodromakis. “Computing Image and Motion with 3-D Memristive Grids”. In: Memristor Networks. 2014, pp. 553–583. DOI: 10.1007/978-3-319-02630-5_25.

[14] Y. LeCun and Y. Bengio. In: The Handbook of Brain Theory and Neural Networks. 1998. Chap. Convolutional Networks for Images, Speech, and Time Series, pp. 255–258.

[15] D. Wollers, T. Elliott, and M. Noga. 8 Ways Machine Learning Is Improving Companies’ Work Processes. Harvard Business Review. 2017. URL: https://hbr.org/2017/05/8-ways-machine-learning-is-improving-companies-work-processes.

[16] N. P. Jouppi et al. “In-Datacenter Performance Analysis of a Tensor Processing Unit”. In: Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA). ISCA ’17. 2017, pp. 1–12. DOI: 10.1145/3079856.3080246.

[17] Wikipedia. Tensor Processing Unit. 2017. URL: https://en.wikipedia.org/wiki/Tensor_processing_unit.

[18] Nvidia Corporation. Nvidia Tesla V100 GPU Architecture. Version WP-08608-001_v01. 2017. URL: https://images.nvidia.com/content/volta-architecture/pdf/Volta-Architecture-Whitepaper-v1.0.pdf.

[19] T. P. Morgan. Big Bang for the Buck Jump with Volta DGX-1. 2017. URL: https://www.nextplatform.com/2017/05/19/big-bang-buck-jump-new-dgx-1/.

[20] T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam. "DianNao: A Small-footprint High-throughput Accelerator for Ubiquitous Machine-learning". In: Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). ASPLOS ’14. 2014, pp. 269–284. DOI: 10.1145/2541940.2541967.

[21] P. Bright. Google brings 45 Teraflops Tensor Flow Processors to its Compute Cloud. 2017. URL: https://arstechnica.com/information-technology/2017/05/google-brings-45-tera-flops-tensor-flow-processors-to-its-compute-cloud/.

[22] L. Gwennap. “Learning Chips Hit The Market: New Architectures Designed for Neural Processing”. In: Microprocessor Report. MPR 6/27/16 (2016).

[23] B. Belhadj, A. Valentin, P. Vivet, M. Duranton, L. He, and O. Temam. “The improbable but highly appropriate marriage of 3D stacking and neuromorphic accelerators”. In: International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). 2014, pp. 1–9. DOI: 10.1145/2656106.2656130.

[24] FET. Workshop on the Exploitation of Neuromorphic Computing Technologies. 2017. URL: https://ec.europa.eu/digita l-single-market/en/news/workshop-exploitation-neuromorphic-computing-technologies.

[25] S. Gupta, A. Agrawal, K. Gopalan, and P. Narayanan. "Deep Learning with Limited Numerical Precision". In: Proceedings of the 32nd International Conference on International Conference on Machine Learning (ICML). ICML’15. 2015, pp. 1737–1746.
4.4.3 Quantum Computing

Today’s computers, both in theory (Turing machines) and in practice (personal computers) are based on classical bits which can be either 0 or 1 to perform operations. Modern Quantum Computing systems operate differently as they make use of quantum bits (qubits) which can be in a superposition state and entangled with other qubits [1]. Superposition and entanglement are thus the two main phenomena that one tries to exploit in quantum computing. Superposition implies that a qubit is both in the ground and the excited state. Entanglement means that two (or more) qubits can be combined with each other such that their states have become inseparable. This gives rise to very interesting properties that can be exploited algorithmically.

The computational power of a quantum computer is directly related to these phenomena and the number of qubits. Two qubits can hold four values at any given time, namely (00, 01, 10, and 11). With each qubit that is added, the compute capacity of the quantum computer is doubled and thus increases exponentially. All these qubits states (in superposition and entangled with each other) can then be manipulated in parallel as, e.g., gates are applied on them which gives the exponential computing power. The problem is that building a qubit is an extremely difficult task as the quantum state that is needed is very fragile and decoheres (losing the state information due to dynamic coupling with the external environment) rapidly. In addition, it is impossible to read out the state of a qubit, which ultimately is necessary to get the answer of a computation, without destroying the superposition state, thus destroying information contained in the qubit state. Basically, it turns into a classical bit that houses only a single value [2].

Current State

A well-known but highly debated example of a quantum computer is the D-Wave machine built by the Canadian company D-Wave [2]. D-Wave is based on quantum annealing and thus only usable for specific optimization problems. D-Wave’s qubits are much easier to build than the equivalent in more traditional quantum computers, but their quantum states are also more fragile, and their manipulation less precise [3]. D-Wave’s latest processor already has 4,000 qubits.

An alternative direction is to build a universal quantum computer based on quantum gates, such as Hadamard, rotation gates and CNOT. Google, IBM and Intel have all initiated research projects in this domain and currently superconducting qubits seem to be the most promising direction [4, 5, 6, 7].

IBM has announced two new quantum computers as a continuation of the IBM Q program. The first is a 16 qubit machine that will be used as a follow-on to the 5 qubit machine that is currently accessible through the IBM Quantum Experience program [8]. IBM Q states to have successfully built and tested two of its most powerful universal quantum computing processors to date: 16 qubits for public use and a 17 qubit prototype commercial processor [9].

On the application side, Google, NASA, Lockheed Martin, Los Alamos National Lab, and Volkswagen have all focused on developing their own applications and software tools [10]. Volkswagen Group IT is cooperating with quantum computing company D-Wave on a research project for traffic flow optimization. The first research project is traffic flow optimization in the Chinese mega-metropolis of Beijing. Data scientists and AI specialists from Volkswagen have successfully programmed an algorithm to optimize the travel time of all public taxis in the city [11]. Virginia Tech researchers are working on next-generation tools to fit the 4,000 qubit quantum systems D-Wave to help expand the application set and developer tools [10]. A major threat on cybersecurity is that quantum computers could attack RSA and ECC encryption. Research towards Post-Quantum-Cryptography (PQC) is a concern even for companies like Infineon Technologies [12].

Currently, the European Commission is preparing the ground for the launch in 2018 of a €1 billion flagship initiative on quantum technologies [13].

Perspective

Making use of Quantum Computing has the benefit to improve the speed-up of certain computations enormously, and even allows solving problems that are impossible for classical computing. Even though the challenges are substantial, they can be separated in physics-oriented and engineering-oriented ones. The
physics challenges primarily have to address the lifetime of qubits and the fidelity of qubit gate operations. The engineering challenges go from identifying relevant algorithms and provide compiler and runtime support. It is also clear that a quantum computer will require a supercomputer to provide the necessary quantum error correction mechanisms as error rates of around $10^{-3}$ are not uncommon. As the quantum phenomena require mK (milli Kelvin) conditions, the control logic should be brought as close as possible to reduce the transfer of data up to room temperature computers. Understanding how conventional CMOS behaves under cryo-conditions is another challenge.

Quantum Computing might have the advantage to solve some problems that couldn’t be solved with classical computers - one example is Shor’s Algorithm for decryption which, at least assuming that a large scale quantum computer can be built consisting of millions of qubits, could decrypt a 2,000 bit word in around one day which is completely impossible for conventional supercomputers.

In the short term, the Quantum Key Distribution Algorithm (QKD) [6] can be used as a new encryption technology that relies on the fact that, when a third party tries to eavesdrop, the entangled state is immediately destroyed.

Further quantum algorithms are [14]:

- **Grover’s Algorithm** is the second most famous result in quantum computing. Often referred to as “quantum search”, Grover’s Algorithm actually inverts an arbitrary function by searching $n$ input combinations for an output value in $\sqrt{n}$ time.

- **Binary Welded Tree** is the graph formed by joining two perfect binary trees at the leaves. Given an entry node and an exit node, The Binary Welded Tree Algorithm uses a quantum random walk to find a path between the two. The quantum random walk finds the exit node exponentially faster than a classical random walk.

- **Boolean Formula Algorithm** can determine a winner in a two player game by performing a quantum random walk on a NAND tree.

- **Ground State Estimation Algorithm** determines the ground state energy of a molecule given a ground state wave function. This is accomplished using quantum phase estimation.

- **Linear Systems Algorithm** makes use of the quantum Fourier Transform to solve systems of linear equations. Shortest Vector problem is an NP-Hard problem that lies at the heart of some lattice-based cryptosystems. The Shortest Vector Algorithm makes use of the quantum Fourier Transform to solve this problem.

- **Class Number** computes the class number of a real quadratic number field in polynomial time. This problem is related to elliptic-curve cryptography, which is an important alternative to the product-of-two-primes approach currently used in public-key cryptography.

It is expected that machine learning will be transformed into quantum learning - the prodigious power of qubits will narrow the gap between machine learning and biological learning [15].

In general, the focus is now on developing algorithms requiring a low number of qubits (a few hundred) as that seems to be the most likely reachable goal in the 10-15 year time frame.

**Impact on Hardware**

An interesting point to investigate is a better hardware architecture supporting the power efficiency of quantum better. If this is too complex, it should be at least possible to provide a hybrid architecture of both systems enabling to run the simplest sequences of an application as usually on classical computers and the complex ones on quantum co-processors. By doing this, the system performance can be improved during runtime [7].

As pointed out earlier, a quantum computer will always be a heterogeneous computing platform where conventional supercomputing facilities will be combined with quantum processing units. How they interact and communicate is clearly a challenging line of research [14]. Quantum Computing looks more and more as a viable technology for the future and Europe best starts developing some serious activities, as indicated by the flagship project on quantum technologies that starts in 2018.
References

[1] University of Waterloo. Quantum Computing 101 - Institute for Quantum Computing. URL: https://uwaterloo.ca/institute-for-quantum-computing/quantum-computing-101.

[2] C. Metz. Google’s Quantum Computer Just Got a Big Upgrade - WIRED. 2015. URL: https://www.wired.com/2015/09/googles-quantum-computer-just-got-a-big-upgrade-1000-qubits/.

[3] E. Gibney. D-Wave upgrade: How scientists are using the world’s most controversial quantum computer: Nature News & Comment. 2017. URL: http://www.nature.com/news/d-wave-upgrade-how-scientists-are-using-the-worlds-most-controversial-quantum-computer-1.21353.

[4] T. Simonite. Microsoft’s Quantum Mechanics - MIT Technology Review. 2014. URL: https://www.technologyreview.com/s/531606/microsofts-quantum-mechanics/.

[5] T. Simonite. IBM Shows Off a Quantum Computing Chip - MIT Technology Review. 2015. URL: https://www.technologyreview.com/s/537041/ibm-shows-off-a-quantum-computing-chip/.

[6] A. Odeh, K. Elleithy, M. Alshowkan, and E. Abdelfattah. “Quantum Key Distribution by Using Public Key Algorithm (RSA)”. In: Innovative Computing Technology (INTECH), 2013 Third International Conference on. IEEE. 2013, pp. 83–86.

[7] D. Clark. Intel to Invest $50 Million in Quantum Computers - WSJ. 2015. URL: https://www.wsj.com/articles/intel-to-invest-50-million-in-quantum-computers-1441307006.

[8] IBM Announces Two New Gate-Level Quantum Computers. 2017. URL: https://quantumcomputingreport.com/news/.

[9] IBM. Quantum Computing - IBM Q - US. URL: https://www.research.ibm.com/qc/.

[10] N. Hemsoth. Strong FBI Ties for Next Generation Quantum Computer. 2017. URL: https://www.nextplatform.com/2017/03/13/strong-fbi-ties-next-generation-quantum-computer/.

[11] Volkswagen. Digital pioneering work: Volkswagen uses quantum computers - volkswagen-media-services.com. 2017. URL: https://www.volkswagen-media-services.com/en/detailpage/-/detail/Digital-pioneering-work-Volkswagen-uses-quantum-computers/view/4708404?fa8bbec13158edd433c663df5ac445da.

[12] H. Arnold. Infineon: Sicher ins Quantenzeitalter - Markt&Technik. 2017. URL: http://www.elektroniknet.de/mrkntech/nab/lbleiter/sicher-ins-quantenzeitalter-142248.html.

[13] European Commission will launch EUR 1 billion quantum technologies flagship - Digital Single Market. 2016. URL: https://ec.europa.eu/digital-single-market/en/news/european-commission-will-launch-eur-billion-quantum-technologies-flagship.

[14] D. Kudrow, K. Bier, Z. Deng, D. Franklin, Y. Tomita, K. R. Brown, and F. T. Chong. “Quantum Rotations: A Case Study in Static and Dynamic Machine-Code Generation for Quantum Computers”. In: ACM SIGARCH Computer Architecture News. Vol. 41. 3. ACM. 2013. pp. 166-176.

[15] T. Simonite. Google’s Quantum Dream Machine - MIT Technology Review. 2015. URL: https://www.technologyreview.com/s/544421/googles-quantum-dream-machine/.
4.5 Beyond CMOS

4.5.1 Nanotubes and Nanowires

Nano structures like Carbon Nanotubes (CNT) or Silicon Nanowires (SiNW) expose a number of special properties which make them attractive to build logic circuits or memory cells.

CNTs are tubular structures of carbon atoms. These tubes can be single-walled (SWNT) or multi-walled nanotubes (MWNT). Their diameter is in the range of a few nanometers. Their electrical characteristics vary, depending on their molecular structure, between metallic and semiconducting [1].

A CNTFET consists of two metal contacts which are connected via a CNT. These contacts are the drain and source of the transistor. The gate is located next to or around the CNT and separated via a layer of silicon oxide [2]. Also, crossed lines of appropriately selected CNTs can form a tunnel diode. This requires the right spacing between the crossed lines. The spacing can be changed by applying appropriate voltage to the crossing CNTs.

SiNWs can be formed in a bottom up self-assembly process. This might lead to substantially smaller structures as those that can be formed by lithographic processes. Additionally, SiNWs can be doped and thus, crossed lines of appropriately doped SiNW lines can form diodes.

Both, CNTs and SiNWs can be used to build nano-crossbars, which logically are similar to a PLA (programmable logic array). They offer wired-AND conjunctions of the input signal. Together with inversion/buffering facilities, they can create freely programmable logic structures. The density of active elements is much higher as with individually formed CNTFETs.

Current state

In September 2013, Max Shulaker from Stanford University published a computer with digital circuits based on carbon nanotubes. It contains a 1 bit processor, consisting of 178 transistors and runs with a frequency of 1 kHz.[3]

Nanotube-based RAM is a proprietary memory technology for non-volatile random access memory developed by Nantero (this company also refers to this memory as NRAM) and relies on crossing CNTs as described above. An NRAM “cell” consists of a non-woven fabric matrix of CNTs located between two electrodes. The resistance state of the fabric is high (representing off or 0 state) when (most of) the CNTs are not in contact and is low (representing on or 1 state) vice versa. Switching the NRAM is done by adjusting the space between the layers of CNTs. In theory NRAM can reach the density of DRAM while providing performance similar to SRAM [4].

Nano crossbars have been created from CNTs and SiNWs [5]. In both cases, the fundamental problem is the high defect density of the resulting circuits. Under normal semiconductor classifications, these devices would be considered broken. In fact, usage of these devices is only possible, if the individual defects of the devices can be respected during the logic mapping stage of the HW synthesis [6].

Currently, less research on nanowires and nanotubes is active than in the early 2000s. Nevertheless, some groups are pushing the usage of nanowires and nanotubes for the creation of logic circuits. At the same time, more research is going on to deal with the high defect density.

Perspective

It will take an unknown number of years before NRAM drives might be in production stage [7]. It is unclear whether the defect density can be substantially lowered by better fabrication processes.

Impact on hardware

CNTs and SiNWs can be utilized for a lot of different applications in several areas of research. The construction of carbon nanotube field-effect transistors (CNTFETs) and nanotube-based RAM (or Nano-RAM) are important for HPC. CNTs are very good thermal conductors. Thus, they could significantly improve conducting heat away from CPU chips [8].

Nano crossbar circuits are inherently programmable. This leads to more freedom, if the programmability is taken into account during the HW design stage. Potentially, customizable HW is available in each component once nano crossbars are employed as logic circuits.
References

[1] Wikipedia. carbon nanotubes. URL: https://en.wikipedia.org/wiki/Carbon%5C_nanotube.

[2] L. Rispal. "Large scale fabrication of field-effect devices based on in situ grown carbon nanotubes". PhD thesis. Darmstädter Dissertationen, 2009.

[3] M. M. Shulaker, G. Hills, N. Patil, H. Wei, H.-Y. Chen, H.-S. P. Wong, and S. Mitra. "Carbon nanotube computer". In: Nature 501.7468 (2013), pp. 526–530.

[4] Wikipedia. Nano-RAM. URL: https://en.wikipedia.org/wiki/Nano-RAM.

[5] S. Devisree, A. Kumar, and R. Raj. “Nanoscale FPGA with reconfigurability”. In: Electrotechnical Conference (MELECON), 2016 18th Mediterranean. IEEE. 2016, pp. 1–5.

[6] M. Zamani and M. B. Tahoori. “Self-timed nano-PLA”. In: 2011 IEEE/ACM International Symposium on Nanoscale Architectures. June 2011, pp. 78–85. DOI: 10.1109/NANOARCH.2011.5941487.

[7] L. Mearian. Fab plants are now making superfast carbon nanotube memory. URL: http://www.computerworld.com/article/2929471/emerging-technology/fab-plants-are-now-making-superfast-carbon-nanotube-memory.html.

[8] J. Hruska. This carbon nanotube heatsink is six times more thermally conductive, could trigger a revolution in CPU clock speeds. URL: http://www.extremetech.com/extreme/175457-this-carbon-nanotube-heatsink-is-six-times-more-thermally-conductive-could-trigger-a-revolution-in-cpu-clock-speeds.
4.5.2 Graphene

In 2010 two physicists at Manchester University in the U.K. shared a Nobel Prize in Physics for their work on a new wonder material: graphene, a flat sheet of carbon with the thickness of a single atom. Konstantin Novoselov and Andre Geim discovered the material by applying plain old sticky tape to simple graphite [1].

Graphene grows on semiconductor i.e. on the surface of a germanium crystal, which is seen as big step towards manufacturability, see [2, 3].

Current state

In 2010, IBM researchers demonstrated a radio-frequency graphene transistor with a cut-off frequency of 100 Gigahertz. This is the highest achieved frequency so far for any graphene device. In 2014, engineers at IBM Research have built the world’s most advanced graphene-based chip, with performance that’s 10,000 times better than previous graphene ICs. The key to the breakthrough is a new manufacturing technique that allows the graphene to be deposited on the chip without it being damaged [4].

Graphene Project is an EC Flagship project with considerable research efforts in making graphene useful, however, still focused more on the material science perspective than on its potential usage for future computer technology. Graphene is among the strongest materials known and has attractive potential also outside of computer technology, e.g., as electrodes for solar cells, for use in sensors, as the anode electrode material in lithium batteries and as efficient zero-bandgap semiconductors [5].

The use of graphene in CMOS circuits has been demonstrated in different settings [6, 7]. Also, graphene has been used in digital circuits as an interconnect material for an FPGA [8]. In its most advanced form, graphene is subject to electrostatic doping which results in a behaviour that resembles classical p-type and n-type semiconductors. Thus, graphene layers doped in this way can form p-n junctions which in turn can be used to build so called Pass-XNOR gates [9]. Unfortunately, these gates require a clocked evaluation signal which results in a two-phased operation and limits the operating frequency of the logic. By clever combination of several such Pass-XNOR gates, one can create a real PLA [10]. Currently, the focus of this research is on low-power operation, and the resulting circuit is not very fast due to the two-phased logic operation.

Perspective

Graphene is a promising technology in laboratory. Due to the fact that the new graphene manufacturing method is actually compatible with standard silicon CMOS processes, it will probably be possible to realize commercial graphene computer chip in future [11].

Graphene as an interconnect material offers many advantages which might play an important role in future chip architectures, since data transport over longer distances will be much faster and less power hungry than current metal based transmission structures.

Usage of graphene as active element in logic circuits is still in its infancy. Electrostatically doped graphene layers can be used to build p-n junctions. Nevertheless, these junctions cannot yet be used to build high-speed, high-density logic circuits. It is unclear whether other basic circuit design approaches will help to circumvent this drawback.

Impact on hardware

Graphene has an excellent capacity for conducting heat and electricity. New on-chip communication architectures might come up due to these good conductance values. Using graphene as active element results in PLA structures. Thus, similar opportunities and problems apply to these PLAs (programmability + defect density).

References

[1] K. Moskvitch. A Graphene Discoverer Speculates on the Future of Computing. Jan. 2015. URL: http://www.scientificamerican.com/article/a-graphene-discoverer-speculates-on-the-future-of-computing/.

[2] B. Benchoff. Graphene grown on semiconductors big step toward manufacturability. Oct. 2015. URL: http://hackaday.com/2015/10/14/graphene-grown-on-semiconductors-big-step-toward manufacturability/.

[3] R. M. Jacobberger et al. “Direct oriented growth of armchair graphene nanoribbons on germanium”. In: Nature communications 6 (2015).

[4] IBM. Made in IBM Labs: IBM Scientists Demonstrate World’s Fastest Graphene Transistor. Feb. 2010. URL: http://www-03.ibm.com/press/us/en/pressrelease/29343.wss.
[5] M. Rodewald. Researchers discover method for mass production of nanomaterial graphene. Nov. 2008. URL: http://newsroom.ucla.edu/releases/method-for-mass-production-of-70969.

[6] X. Chen et al. "Fully integrated graphene and carbon nanotube interconnects for gigahertz high-speed CMOS electronics". In: IEEE Transactions on Electron Devices 57.11 (2010), pp. 3137–3143.

[7] K.-J. Lee, M. Qazi, J. Kong, and A. P. Chandrakasan. "Low-swing signaling on monolithically integrated global graphene interconnects". In: IEEE Transactions on Electron Devices 57.12 (2010), pp. 3418–3425.

[8] K.-J. Lee, H. Park, J. Kong, and A. P. Chandrakasan. " Demonstration of a subthreshold FPGA using monolithically integrated graphene interconnects". In: IEEE Transactions on Electron Devices 60.1 (2013), pp. 383–390.

[9] S. Tanachutiwat, J. U. Lee, W. Wang, and C. Y. Sung. “Reconfigurable multi-function logic based on graphene pn junctions". In: Proceedings of the 47th Design Automation Conference. ACM. 2010, pp. 883–888.

[10] V. Tenace, A. Calimera, E. Macii, and M. Poncino. "Graphene-PLA (GPLA): A compact and ultra-low power logic array architecture". In: 2016 International Great Lakes Symposium on VLSI (GLSVLSI). May 2016, pp. 145–150. DOI: 10.1145/2902961.2902970.

[11] S. Anthony. IBM builds graphene chip that’s 10,000 times faster, using standard CMOS processes. Jan. 2014. URL: http://www.extremetech.com/ extreme/175727-ibm-builds-graphene-chip-thats-10000-times-faster-using-standard-cmos-proces ses.
4.5.3 Diamond Transistors

Diamonds can be processed in a way that they act like a semiconductor. Diamond based transistors can be fabricated.

Current state

Researchers at the Tokyo Institute of Technology fabricated a diamond junction field-effect transistors (JFET) with lateral p-n junctions. The device shows excellent physical properties such as a wide band gap of 5.47 eV, a high breakdown field of 10 MV/cm (3–4 times higher than 4H-SiC and GaN), and a high thermal conductivity of 20 W/cm*K (4–10 times higher than 4H-SiC and GaN). It has been found that this diamond transistor works with excellent electrical characteristics, up to 723 K [1].

Perspective

Currently the gate length of the fabricated diamond transistors is in the single-digit micrometer range. Compared with the current 22nm technology with gate lengths of about 25nm [2], a reduction in size is absolutely necessary in order to allow fast working circuits (limitation of the propagation delays).

Producing reasonable diamond wafers for mass production could be possible with the method of [3]. The time for producing diamond wafers is another factor that has to be reduced drastically to compete with other technologies.

Impact on hardware

The high thermal conductivity of diamond, which is several magnitudes higher than that of conventional semiconductor material, allows faster heat dissipation. This could solve the temperature problem of stacked dies. Switching energy of a diamond based semiconductor is expected to be much smaller than silicon and the maximum operating temperature can be much higher. It may "revive" the traditional Moore law.

References

[1] T. Iwasaki et al. “High-Temperature Operation of Diamond Junction Field-Effect Transistors With Lateral p-n Junctions”. In: IEEE Electron Device Letters 34.9 (Sept. 2013), pp. 1175–1177. DOI: 10.1109/LED.2013.2271377.
[2] Wikipedia. 22 nanometer. URL: https://en.wikipedia.org/wiki/22%5C_nanometer.
[3] H. Aida, S.-W. Kim, K. Ikejiri, Y. Kawamata, K. Koyama, H. Kodama, and A. Sawabe. “Fabrication of freestanding heteroepitaxial diamond substrate via micropatterns and microneedles”. In: Applied Physics Express 9.3 (2016), p. 035504.
5.1 Summary of Potential Long-Term Impacts of Disruptive Technologies for HPC Hardware

Potential long-term impacts of disruptive technologies could concern the processor logic, the processor-memory interface, the memory hierarchy, and future hardware accelerators.

5.1.1 New Ways of Computing

Processor logic could be totally different if materials like graphene, nanotube or diamond would replace classical integrated circuits based on silicon transistors, or could integrate effectively with traditional CMOS technology to overcome its current major limitations like limited clock rates and heat dissipation.

A physical property that these materials share is the high thermal conductivity: Diamonds for instance can be used as a replacement for silicon, allowing diamond based transistors with excellent electrical characteristics. Graphene and nanotubes are highly electrically conductive and could allow a reduced amount of heat generated because of the lower dissipation power, which makes them more energy efficient. With the help of those good properties, less heat in the critical spots would be expected which allows much higher clock rates and highly integrated packages. Whether such new technologies will be suitable for computing in the next decade is very speculative.

Furthermore, Photonics, a technology that uses photons for communication, can be used to replace communication busses to enable a new form of inter- and intra-chip communication.

Current CMOS technology may presumably scale continuously in the next decade, down to 4 or 3 nm. However, scaling CMOS technology leads to steadily increasing costs per transistor, power consumption, and to less reliability. Die stacking could result in 3D many-core microprocessors with reduced intra core wire length, enabling high transfer bandwidths, lower latencies and reduced communication power consumption.

5.1.2 New Processor-Memory Interfaces

Near-memory computing and in-memory computing will change the interface between the processor and the memory: memory will in future not only be accessed by loads and stores respectively cache-line misses, but additionally provide a semantically stronger access pattern based on simple operations on a large number of memory cells.

Near-memory computing to be considered as a near- and mid-term realizable concept, is characterized by logic, e.g. small cores, which are located directly to the memory in order to carry out pre-processing steps, like e.g. stencil operations, or vector operations on data either stored in memory, caches or so-called storage class memory (SCM). It is an acceptable fact that due to energy reasons it is preferable to process data in-situ directly where they are located before they are sent to the processor in particular if this pre-processing goes along with a reduction of data amount.

In-memory computing goes a step further in such a way that the NVM cell itself is not only a storage cell but it becomes an integral part of the processing step. This can help to reduce further the energy consumption and the area requirement in comparison to near-memory computing. However, this technology has to be improved and therefore it is considered at least as a mid-term or probably as a more long-term solution.

In-memory computing uses the NVM cells not only for storing but as inherent part of the processing step itself, e.g. to pre-process data in pre-processing steps.
embedded as part of a much more complex processing task. This will help to face the challenging of processing and holding large data amount as we see in HPDA.

In-memory computing will also influence strongly Edge computing approaches in which new architectures have to be found that are characterized by processing data directly at sensors where the data is captured to reduce as described above the amount of data that has to be transferred to more-coarse grained cores for post-processing.

In-memory and near-memory computing concepts will rely on 3D stacking techniques for an efficient realization. In near-memory, computing refers to the coupling of logic cores and e.g. hybrid memory cells; in-memory concepts refer on the coupling of NVM cell arrays and conventional CMOS that will work as memory controller to control the NVMs. This coupling has to be realized in a so-called BEOL (back end on line) step, i.e. the NVM cells are deposited in a post-process step on the top metal layer of a CMOS chip.

### 5.1.3 New Memory Hierarchies

3D stacking will also be used to scale Flash memories, because 2D NAND Flash technology does not further scale. In the long run even 3D Flash memories will probably be replaced by memristor or other non-volatile memory (NVM) technologies. These, depending on the actual type, allow higher structural density, less leakage power, faster read- and write access, more endurance and can nevertheless be more cost efficient.

However, the whole memory hierarchy may change in the upcoming decade. DRAM scaling will only continue with new technologies, in fact NVMs, which will deliver non-volatile memory potentially replacing or being used in addition to DRAM. Some new non-volatile memory technologies could even be integrated on-chip with the microprocessor cores and offer orders of magnitude faster read/write accesses and also much higher endurances than Flash. Intel demonstrated the possible fast memory accesses of the 3D-XPoint NVM Technology used in their Optane Technology. HP’s computer architecture proposal called “The Machine” targets a machine based on new NVM memory and photonic busses. The Machine sees the memory instead of processors in the centre. This so called Memory-Centric Computing unifies the memory and storage into one vast pool of memory. HP proposes advanced photonic fabric to connect the memory and processors. Using light instead of electricity is the key to rapidly accessing any part of the massive memory pool while using much less energy.

The Machine is a first example of the new Storage-class Memory (SCM), i.e., a non-volatile memory technology in between memory and storage, which may enable new data access modes and protocols that are neither “memory” nor “storage”. It would particularly increase efficiency of fault tolerance check pointing, which is potentially needed for shrinking CMOS processor logic that leads to less reliable chips. There is a major impact from this technology on software and computing. SCM provides orders of magnitude increase in capacity with near-DRAM latency which would push software towards in-memory computing.

### 5.1.4 New Hardware Accelerators

Resistive Computing, Neuromorphic Computing and Quantum Computing are promising technologies that may be suitable for new hardware accelerators but less for new processor logic. Resistive computing promises a reduction in power consumption and massive parallelism. It could enforce memory-centric and reconfigurable computing, leading away from the Von-Neumann architecture. Humans can easily outperform currently available high-performance computers in tasks like vision, auditory perception and sensory motor-control. As Neuromorphic Computing would be efficient in energy and space for artificial neural network applications, it would be a good match for these tasks. More lack of abilities of current computers can be found in the area of unsolved problems in computer science. Quantum Computing might solve some of these problems, with important implications for public-key cryptography, searching, and a number of specialized computing applications.

### 5.2 Applying Disruptive Technologies More Aggressively

A valuable way to evaluate potential disruptive technologies is to examine their impact on the fundamental assumptions that are made when building a system using current technology, in order to determine
whether future technologies have the potential to change these assumptions, and if yes what the impact of that change is.

5.2.1 Power is a First-Class Citizen when Committing to New Technology

For the last decade, power and thermal management has been of high importance. The entire market focus has moved from achieving better performance through single-thread optimizations, e.g., speculative execution, towards simpler architectures that achieve better performance per watt, provided that vast parallelism exists. The problem with this approach is that it is not always easy to develop parallel programs and moreover, those parallel programs are not always performance portable, meaning that each time the architecture changes, the code may have to be rewritten.

Research on new materials, such as graphene, nanotubes and diamonds as (partial) replacements for silicon can turn the tables and help to produce chips that could run at much higher frequencies and with that may even use massive speculative techniques to significantly increase the performance of single threaded programs. A change in power density vs. cost per area will have an effect on the likelihood of dark silicon.

The reasons why such technologies are not state of the art yet are their premature state of research, which is still far from fabrication, and the unknown production costs of such high performing chips. But we may assume that in 10 to 20 years the technologies may be mature enough or other such technologies will be discovered.

Going back to improved single thread performance may be very useful for many segments of the market. Reinvestment in this field is essential since it may change the way we are developing and optimizing algorithms and code.

Dark Silicon (i.e. large parts of the chip have to stay idle due to thermal reasons) may not happen when specific new technologies ripen. New software and hardware interfaces will be the key for successfully applying future disruptive technologies.

5.2.2 Locality of References

Locality of references is a central assumption of the way we design systems. The consequence of this assumption is the need of hierarchically arranged memories, 3D stacking and more.

But new technologies, including optical networks on die and Terahertz based connections, may reduce the need for preserving locality, since the differences in...
access time and energy costs to local memory vs. remote storage or memory may not be as significant in future as it is today.

When such new technologies find their practical use, we can expect a massive change in the way we are building hardware and software systems and are organizing software structures.

The restriction here is purely the technology, but with all the companies and universities that work on this problem, we may consider it as lifted in the future.

5.2.3 Digital and Analog Computation

The way how today’s computers are built is based on the digital world. This allows the user to get accurate results, but with the drawbacks of cost of time, energy consumption and loss of performance. But accurate results are not always needed. Due to this limitation the production of more efficient execution units, based on analog or even a mix between analog and digital technologies could be possible. Such an approach can revolutionize the way of the programming and usage of future systems.

Currently the main problem is, that we have no effective way to reason at run time on the amount of inaccuracy we introduces to a system.

5.2.4 End of Von Neumann Architecture

The Von Neumann architecture assumes the use of central execution units that interface with different layers of memory hierarchies. This model, serves as the execution model for more than three decades. But this model is not effective in terms of performance for a given power.

New technologies like memristors may allow an on-chip integration of memory which in turn grants a very tightly coupled communication between memory and processing unit.

Assuming that these technologies will be mature, we could change algorithms and data structures to fit the new design and thus allow memory-heavy “in-memory” computing algorithms to achieve significantly better performance.

We may need to replace the notion of general purpose computing with clusters of specialized compute solution. Accelerators will be “application class” based, e.g. for deep learning (such as Google’s TPU and Fujitsu’s DLU), molecular dynamics, or other important domains.

It is important to understand the usage model in order to understand future architectures/systems.

5.2.5 Open Questions and Research Challenges

The discussion above leads to the following principal questions und research challenges for future HPC hardware architectures and implicitly for software and applications as well:

- Impact, if power and thermal will not be limiter anymore (frequency increase vs. many-cores)?
- Impact, if Dark Silicon can be avoided?
- Impact, if communication becomes so fast so locality will not matter?
- Impact, if data movement could be eliminated (and so data locality)?
- Impact, if memory and I/O could be unified and efficiently be managed?

Evolution of system complexity: will systems become more complex or less complex in future?

5.3 Summary of Potential Long-Term Impacts of Disruptive Technologies for HPC Software and Applications

New technologies will lead to new hardware structures with demands on system software and programming environment and also opportunities for new applications.

CMOS scaling will require system software to deal with higher fault rate and less reliability. Also programming environment and algorithms may be affected, e.g., leading to specifically adapted approximate computing algorithms.

The most obvious change will result from changes in memory technology. NVM will prevail independent of the specific memristor technology that will win. The envisioned Storage-Class Memory (SCM) will influence system software and programming environments in several ways:
• Memory and storage will be accessed in a uniform way.

• Computing will be memory-centric.

• Faster memory accesses by the combination of NVM and photonics could lead either to an even more complex or to a shallower memory hierarchy envisioning a flat memory where latency does not matter anymore.

• Read accesses will be faster than write accesses, though, software needs to deal with the read/write disparity, e.g., by database algorithms that favour more reads over writes.

• NVM will allow in-memory checkpointing, i.e. checkpoint replication with memory to memory operations.

• Software and hardware needs to deal with limited endurance of NVM memory.

A lot of open research questions arise from these changes for software.

Full 3D stacking may pose further requirements to system software and programming environments:

• The higher throughput and lower memory latency when stacking memory on top of processing may require changes in programming environments and application algorithms.

• Stacking specialized (e.g. analog) hardware on top of processing and memory elements lead to new (embedded) high-performance applications.

• Stacking hardware accelerators together with processing and memory elements require programming environment and algorithmic changes.

• 3D multicores require software optimizations able to efficiently utilize the characteristics of 3rd dimension, i.e. e.g., different latencies and throughput for vertical versus horizontal interconnects.

• 3D stacking may to new form factors that allow for new (embedded) high-performance applications.

A flatter memory hierarchy could be reached (combined with 3D stacking and NVM) requiring software changes for efficiency redefining what is local in future.

• It is mentioned that energy-efficient Fourier-based computation is possible as proposed in the Optalysys project.

• The intrinsic end-to-end nature of an efficient optical channel will favour broadcast/multicast based communication and algorithms.

• A full photonic chip will totally change software in a currently rarely investigated manner.

Impact of Disruptive Technologies
encryptions, quantum search, quantum random walk, etc.

Resistive Computing may lead to massive parallel computing based on data-centric and reconfigurable computing paradigms. In memory computing algorithms may be executed on specialised resistive computing accelerators.

Quantum Computing, Resistive Computing as well as Graphene and Nanotube-based computing are still highly speculative hardware technologies.
6.1 GreenICT

The term “Green ICT” refers to the study and practice of environmentally sustainable computing. The 2010 estimates put the ICT at 3% of the overall carbon footprint, ahead of the airline industry [1]. Modern large-scale data centres are already multiple of tens of MWs, on par with estimates for Exascale HPC sites. Therefore, computing is among heavy consumers of electricity and subject of sustainability considerations with high societal impact.

For the HPC sector the key contributors to electricity consumption are the computing, communication, and storage systems and the infrastructure including the cooling and the electrical subsystems. Power usage effectiveness (PUE) is a common metric characterizing the infrastructure overhead (i.e., electricity consumed in IT equipment as a function of overall electricity). Data centre designs taking into consideration sustainability [2] have reached unprecedented low levels of PUE. Many EU projects have examined CO2 emissions in cloud-based services [3] and approaches to optimize air cooling [4].

It is expected that the (pre-)Exascale IT equipment will use direct liquid cooling without use of air for the heat transfer [5]. Cooling with temperatures of the liquid above 45°C open the possibility for “free cooling” in all European countries and avoid energy cost of water refrigeration. Liquid cooling has already been employed in HPC since the earlier Cray machines and continues to play a key role. The CMOSAIC project [6] has demonstrated two-phase liquid cooling previously shown for rack-, chassis- and board-level cooling to 3D-stacked IC as a way to increase thermal envelopes. The latter is of great interest especially for end of Moore’s era where stacking is emerging as the only path forward in increasing density. Many vendors are exploring liquid immersion technologies with mineral-based oil and other material to enable higher power envelopes.

We assert that to reach Exascale performance an improvement must be achieved in driving the Total Power usage effectiveness (TUE) metric [7]. This metric highlights the energy conversion costs within the IT equipment to drive the computing elements (processor, memory, and accelerators). As a rule of thumb, in the pre-Exascale servers the power conversion circuitry consumes 25% of all power delivered to a server. Facility targeting TUE close to one will focus the power dissipation on the computing (processor, memory, and accelerators) elements. The CMOS computing elements (processor, memory, accelerators) power dissipation (and therefore also the heat generation) is characterized by the leakage current. It doubles for every 10°C increase of the temperature [8]. Therefore the coolant temperature has influence on the leakage current and may be used to balance the overall energy effectiveness of the data centre for the applications. We expect that the (pre-)Exascale pilot projects, in particular funded by the EU, will address creation and usage of the management software for global energy optimization in the facility [9].

Beyond Exascale we expect to have results from the research related to the CMOS devices cooled to low temperatures [10] (down to Liquid Nitrogen scale, 77 K). The expected effect is the decrease of the leakage current and increased conductivity of the metallic connections at lower temperatures. We suggest that an operating point on this temperature scale can be found with significantly better characteristics of the CMOS devices. Should such operating point exist, a practical way to cool such computational device must be found. This may be one possible way to overcome the CMOS technology challenges beyond the feature size limit of 10 nm [11]. We suggest that such research funded in Europe may yield significant advantage to the European HPC position beyond Horizon 2020 projects.

The electrical subsystem also plays a pivotal role in Green ICT. Google has heavily invested in renewables and announced in 2017 that their data centres will be energy neutral. However, as big consumers of electricity, HPC sites will also require a tighter integration...
of the electrical subsystem with both the local/global grids and the IT equipment. Modern UPS systems are primarily designed to mitigate electrical emergencies. Many researchers are exploring the use of UPS systems as energy storage to regulate load on the electrical grid both for economic reasons, to balance the load on the grid or to tolerate the burst of electricity generated from renewables. The Net-Zero data centre at HP and GreenDataNet [12] are examples of such technologies.

6.2 Resiliency

Preserving data consistency in case of faults is an important topic in HPC. Individual hardware components can fail causing software running on them to fail as well. System software would take down the system if it experiences an unrecoverable error to preserve data consistency. At this point the machine (or component) must be restarted to resume the service from a well-defined state. The traditional failure recovery technique is to restart the whole user application from a user-assisted coordinated checkpoint taken at synchronization point. The optimal checkpoint period is a function of time/energy spent writing the checkpoint and the expected failure rate [13]. The challenge is to guess the failure rate, since this parameter is not known in general. If a failure could be predicted, preventive action such as the checkpoint can be taken to mitigate the risk of the pending failure.

No deterministic failure prediction algorithm is known. However, collecting sensor data and Machine Learning (ML) on this sensor data yields good results [14]. We expect that the (pre-)Exascale machine design especially funded by the EU will incorporate sufficient sensors for the failure prediction and monitoring. This may be a significant challenge, as the number of components and the complexity of the architecture will increase. Therefore, also the monitoring data stream will increase, leading to a fundamental Big Data problem just to monitor a large machine. We see this monitoring problem as an opportunity for the EU funding of fundamental research in ML techniques for real-time monitoring of hardware facilities in general. The problem will not yet be solved in the next round of the (pre-)Exascale machine development. Therefore, we advocate a targeted funding for this research to extend beyond Horizon 2020 projects. The traditional failure recovery scheme with the coordinated checkpoint may be relaxed if fault-tolerant communication libraries are used [15]. In that case the checkpoints do not need to be coordinated and can be done per node when the computation reaches a well-defined state. When million threads are running in a single scalable application, the capability to restart only a few communicating threads after a failure is important.

The non-volatile memories may be available for the checkpoints; it is a natural place to dump the HBM contents. We expect these developments to be explored on the time scale of (pre-)Exascale machines. It is clear that the system software will incorporate failure mitigation techniques and may provide feedback on the hardware-based resiliency techniques such as the ECC and Chipkill. The software-based resiliency has to be designed together with the hardware-based resiliency. Such design is driven by the growing complexity of the machines with a variety of hardware resources, where each resource has its own failure pattern and recovery characteristics.

On that note the compiler assisted fault tolerance may bridge the separation between the hardware-only and software-only recovery techniques [16]. This includes automation for checkpoint generation with the optimization of checkpoint size [17]. More research is needed to implement these techniques for the Exascale and post-Exascale architectures with the new levels of memory hierarchy and increased complexity of the computational resources. We see here an opportunity for the EU funding beyond the Horizon 2020 projects.

Stringent requirements on the hardware consistency and failure avoidance may be relaxed, if an application algorithm incorporates its own fault detection and recovery. Fault detection is an important aspect, too. Currently, applications rely on system software to detect a fault and bring down (parts of) the system to avoid the data corruption. There are many application environments that adapt to varying resource availability at service level—Cloud computing works in this way. Doing same from within an application is much harder. Recent work on the “fault-tolerant” message-passing communication moves the fault detection burden to the library, as discussed in the previous section. Still, algorithms must be adopted to react constructively after such fault detection either by “rolling back” to the previous state (i.e. restart from a checkpoint) or “going forward” restoring the state based on the algorithm knowledge. The forward action is subject
of a substantial research for the (pre-)Exascale machines and typically requires algorithm redesign. For example, a possible recovery mechanism is based on iterative techniques exploited in Linear Algebra operations [18].

The Algorithm Based Fault Tolerance (ABFT) may also use fault detection and recovery from within the application. This requires appropriate data encoding, algorithm to operate on the encoded data and the distribution of the computation steps in the algorithm among (redundant) computational units [19]. We expect these aspects to play a role with NMP. The ABFT techniques will be required when running applications. The Algorithm Based Fault Tolerance (ABFT) may also use fault detection and recovery from within the application. This requires appropriate data encoding, algorithm to operate on the encoded data and the distribution of the computation steps in the algorithm among (redundant) computational units [19]. We expect these aspects to play a role with NMP. The ABFT techniques will be required when running applications on machines where the strong reliability constraint is relaxed due to the subthreshold voltage settings. Computation with very low power is possible [20] and opens a range of new “killer app” opportunities. We expect that much of this research will be needed for post-Exascale machines and therefore is an opportunity for EU funding beyond the Horizon 2020 projects.

References

[1] L. Smarr. “Project GreenLight: Optimizing Cyberinfrastructure for a Carbon-Constrained World”. In: Computer 43.1 (Jan. 2010), pp. 22–27. DOI: 10.1109/MC.2010.20.

[2] J. Shuja, A. Gani, S. Shamshirband, R. W. Ahmad, and K. Bilal. “Sustainable Cloud Data Centers: A survey of enabling techniques and technologies”. In: Renewable and Sustainable Energy Reviews 62.C (2016), pp. 195–214.

[3] The ECO2Clouds Project. 2017. URL: http://eco2clouds.eu/.

[4] The CoolEmAll Project. 2017. URL: https://www.hlrs.de/about-us/research/past-projects/coolmall/.

[5] The DEEP-ER Project. 2017. URL: http://juser.fz-juelich.de/record/202677.

[6] The CMOSAIC Project. 2017. URL: http://esl.epfl.ch/page-42448-en.html.

[7] TUE and iTUE. 2017. URL: http://eehpcwg.lbl.gov/subgroups/infrastructure/tue-team.

[8] D. Wolpert and P. Ampadu. Managing Temperature Effects in Nanoscale Adaptive Systems. 2012. 174 pp. DOI: 10.1007/978-1-4614-0748-5.

[9] S. Li, H. Le, N. Pham, J. Heo, and T. Abdelzaher. “Joint Optimization of Computing and Cooling Energy: Analytic Model and a Machine Room Case Study”. In: 2012 IEEE 32nd International Conference on Distributed Computing Systems. 2012, pp. 396–405. DOI: 10.1109/ICDCS.2012.64.

[10] M. J. Ellsworth. The Challenge of Operating Computers at Ultra-low Temperatures. 2001. URL: https://www.electronics-cooling.com/2001/08/the-challenge-of-operating-computers-at-ultra-low-420temperatures/.

[11] J. Hu. Low Temperature Effects on CMOS Circuits. 2017. URL: http://users.eecs.northwestern.edu/~jhu304/files/lowtemp.pdf.

[12] The GreenDataNet Project. 2017. URL: http://www.greendanet-project.eu/.

[13] J. S. Plank and M. G. Thomason. “Processor Allocation and Checkpoint Interval Selection in Cluster Computing Systems”. In: J. Parallel Distrib. Comput. 61.11 (Nov. 2001), pp. 1570–1590. DOI: 10.1006/jpdc.2001.1757.

[14] D. Turnbull and N. Allidrin. Failure prediction in hardware systems. Tech. rep. University of California, San Diego, 2003. URL: http://cswww.ucsd.edu/~dtturnbull/Papers/ServerPrediction.pdf.

[15] G. E. Fagg and J. J. Dongarra. “FT-MPI: Fault Tolerant MPI, Supporting Dynamic Applications in a Dynamic World”. In: Recent Advances in Parallel Virtual Machine and Message Passing Interface: 7th European PVM/MPI Users’ Group Meeting, 2000, pp. 346–353. DOI: 10.1007/3-540-45255-9_47.

[16] T. Herault and Y. Robert. Fault-Tolerance Techniques for High-Performance Computing. 2015. 320 pp. DOI: 10.1007/978-3-319-20943-2.

[17] J. S. Plank, M. Beck, and G. Kingsley. “Compiler-Assisted Memory Exclusion for Fast Checkpointing”. In: IEEE Technical Committee on Operating Systems and Application Environments 7 (1995), pp. 62–67.

[18] J. Langou, Z. Chen, G. Bosilca, and J. Dongarra. “Recovery patterns for iterative methods in a parallel unstable environment”. In: SIAM Journal on Scientific Computing 30.1 (2007), pp. 102–116.

[19] K.-H. Huang and J. A. Abraham. “Algorithm-Based Fault Tolerance for Matrix Operations”. In: IEEE Transactions on Computers C-33.6 (1984), pp. 518–528. DOI: 10.1109/TC.1984.1676745.

[20] S. Gupta, A. Agrawal, K. Gopalakrishnan, and P. Narayanan. “Deep Learning with Limited Numerical Precision”. In: Proceedings of the 32nd International Conference on International Conference on Machine Learning (ICML). ICML’15. 2015, pp. 1737–1746.
7 System Software and Programming Environment

7.1 Scope

The system software is the part of the HPC software stack that is optimized by the HPC vendor and managed by the system’s operator, and it includes the Operating System (OS), cluster management tools, distributed file systems, and resource management software (job scheduler). It is essential for an operational HPC system to have an efficient system software stack below the end user’s application. The programming environment comprises the development tools used to build the end user’s application (compilers, IDEs, debuggers, and performance analysis tools) along with the associated abstractions (e.g., programming models), as well as the runtime components: libraries and runtime systems. Workflow management tools and commonly pre-installed application libraries such as BLAS and LAPACK are also in the scope of this section.

7.2 Current Research Trends

7.2.1 Sustained Increases in System Complexity, Specialization, and Heterogeneity

An important role of the system software and programming environment is to provide the application developers with common standardized abstractions. Such abstractions greatly improve programmer productivity and portability across systems. Today’s dominant abstractions include Fortran, C, MPI, POSIX-style file systems, threads and locking, which are all relatively low-level. By 2030, disruptive technologies may have forced the introduction of new and currently unknown low-level abstractions that are very different from these, and this topic is addressed below. Nevertheless, today’s abstractions will continue to evolve incrementally and probably increase in their level of abstraction, and will continue to be used well beyond 2030, since scientific codebases have very long lifetimes, on the order of decades. Developers are unwilling to adopt a new programming language or API until they are convinced that it will be supported for a long time.

Continuous CMOS scaling and 3D stacking are pointing towards increasingly complex hardware. High-bandwidth (3D integrated) and non-volatile memories (memristors, etc.) will lead to different memory hierarchies. Increasing performance per watt demands accelerators (many-core, GPU, vector, dataflow, and their successors), heterogeneous processors (big and small cores) and potentially reconfigurable logic (FPGA). The choice of processor cores will likely become increasingly heterogeneous (within a system) and varied (across systems). Certain techniques for energy efficiency (near threshold, DVFS, energy-efficient interconnects) increase timing variability among the processes in an HPC application. Virtualization, if adopted, will also increase timing variability. In addition to hardware complexity, execution environments will also increase in complexity, through interactive use (which will require workloads to adjust to dynamically variable numbers of nodes, cores, memory capacities, and so on).

Hiding or mitigating this increasingly complex and varied hardware requires more and more intelligence across the programming environment. Manual optimization of the data layout, placement, and caching will become uneconomic and time consuming, and will, in any case, soon exceed the abilities of the best human programmers. There needs to be a change in mentality from programming “heroism” towards trusting the compiler and runtime system (as in the move from assembler to C/Fortran). Automatic optimization requires advanced techniques in the compiler and runtime system. In the compiler, there is opportunity for both fully automated transformations and the replacement of manual refactoring by automated program transformations under the direction of human programmers (e.g., Halide [14]). Advanced runtime and system software techniques, e.g., task
scheduling, load balancing, malleability, caching, energy proportionality are needed.

Increasing complexity also requires an evolution of the incumbent standards such as OpenMP, in order to provide the right programming abstractions. There is as yet no standard language for GPU-style accelerators (CUDA is controlled and only well supported by a single vendor and OpenCL provides portability). Domain-specific languages (e.g. for partial differential equations, linear algebra or stencil computations) allow programmers to describe the problem in terms much closer to the original scientific problem, and they provide greater opportunities for automatic optimization. In general there is a need to raise the level of abstraction. In some domains (e.g. embedded) prototyping is already done in a high-level environment similar to a DSL (Matlab), but the implementation still needs to be ported to a more efficient language.

A different opinion expressed the need to continue to provide a (simple) cost model, in similar terms to the correspondence of the programming language C to a von Neumann CPU, so that programmers could have an intuition about the effect on performance. There is scope for ways to express non-functional properties of software, as commonly done in embedded systems, in order to trade various metrics, e.g., performance vs. energy or accuracy vs. cost, both of which may become more relevant with near threshold, approximate computing or accelerators (quantum/neuromorphic).

There is a need for global optimization across all levels of the software stack, including OS, runtime system, application libraries, and application. Examples of global problems that span multiple levels of the software stack include a) support for resiliency (system/application-level checkpointing), b) data management transformations, such as data placement in the memory hierarchy, c) minimising energy (sleeping and controlling DVFS), d) constraining peak power consumption or thermal dissipation, and e) load balancing. Different software levels have different levels of information, and must cooperate to achieve a common objective subject to common constraints, rather than competing or becoming unstable.

7.2.2 Complex Application Performance Analysis and Debugging

Performance analysis and debugging are particularly difficult problems beyond Exascale. The problems are two-fold. The first problem is the enormous number of concurrent threads of execution (millions), which provides a scalability challenge (particularly in performance tools, which must not unduly affect the original performance) and in any case there will be too many threads to analyse by hand. Secondly, there is an increasing gap between (anomalous) runtime behaviour and the user’s changes in the source code needed to fix it, due to libraries, runtime systems and system software, and potentially disaggregated resources, that the application programmer would know little or nothing about. Spotting anomalous behaviour, such as the root cause of a performance problem or bug, will be a big data problem, requiring techniques from data mining, clustering and structure detection, as well as high scalability through summarized data, sampling and filtering and special techniques like spectral analysis. As implied above, the tools need to be interoperable with programming abstractions, so that problems in a loop in a library or dynamic scheduling of tasks can be translated into terms that the programmer can understand.

7.3 Potential Implications of Disruptive Technologies

7.3.1 Disruptive Hardware Models of Computation

Many of the fundamental abstractions used in computing in general, and high-performance computing in particular, have evolved steadily since their introduction decades ago:

- Fortran programming language (introduced in the 1950s)
- C programming language (1973)
- Sockets communications (1983)
- File system in terms of files, directories, POSIX API (1988)
- POSIX threads, locks, condition variables, etc. (1988)
An important question is whether and to what degree these fundamental abstractions may be broken by new technologies, especially disruptive technologies. The above abstractions have stood the test of time and will endure in HPC, given the long lifetimes of scientific codebases. Nevertheless, certain disruptive technologies on the horizon have the potential to challenge certain basic assumptions.

7.3.2 Convergence Between Storage and Memory

All existing computing systems make a strong distinction between memory and storage. Random-access memory is fast (in both bandwidth and latency), it is byte addressable and randomly accessible by the processor, it has high cost-per-bit, and its contents are volatile. Storage is slow, in both bandwidth and latency, data is accessed through an I/O device in 512-byte (or larger) blocks, it has lower cost-per-bit, and the data is persistent.

This (hardware) correspondence between persistence on the one hand and speed, addressability and granularity on the other is the basis for the different roles of memory and storage. Temporary data structures are held in memory, and manipulated using random accesses. Data that must be persistent and/or passed among programs is serialized to a file as a byte stream.

Storage-class memory, including HPE’s Persistent Memory, has similar speed, addressability and cost as DRAM with the non-volatility of storage. In the context of HPC, such memory can reduce the cost of checkpointing or eliminate it entirely. There is also work on persistent objects, e.g., NV-Heaps, and further work is needed.

7.3.3 Neuromorphic, Resistive and Quantum Computing

The adoption of neuromorphic, resistive computing and/or quantum computing may have a dramatic effect on the system software and programming model. It is currently unclear whether it will be sufficient to offload tasks, as on GPUs, or whether more dramatic changes will be needed.