Research Article

An Efficient Design of QCA Full-Adder-Subtractor with Low Power Dissipation

Ismail Gassoumi, Lamjed Touil, and Abdellatif Mtibaa

Laboratory of Electronics and Microelectronics, University of Monastir, Monastir, Tunisia

Correspondence should be addressed to Ismail Gassoumi; gassoumiismail@gmail.com

Received 29 September 2020; Revised 17 December 2020; Accepted 23 December 2020; Published 8 January 2021

Academic Editor: Yang Li

Copyright © 2021 Ismail Gassoumi et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

The continuous market demands for high performance and energy-efficient computing systems have steered the computational paradigm and technologies towards nanoscale quantum-dot cellular automata (QCA). In this paper, novel energy- and area-efficient QCA-based adder/subtractor designs have been proposed. First, a QCA-based 3-input XOR gate is designed and then a full adder and a full subtractor are realized. The power consumption of the proposed design was tested via the QCAPro estimator tool with different kind of energy ($\gamma = 0.5 \, E_k$, $\gamma = 1.0 \, E_k$, and $\gamma = 1.5 \, E_k$) at temperature $T = 2$ in Kelvin. QCADesigner 2.0.03 software was applied to evaluate the simulation results of the proposed designs. The proposed design has better complexity than the conventional designs in terms of cell count, area, and power dissipation.

1. Introduction

Over the past few decades, the microelectronics industry has been driven by increasing market demands for enhanced integration, energy efficiency, and speed of integrated circuits (ICs) [1–4]. On one side, traditional Complementary Metal Oxide Semiconductor (CMOS) based transistors cannot be reduced much smaller than their current size, due to current leakage problems arising from quantum mechanically tunneling, so the device cannot be switched off properly and increased heat dissipation, which threatens to melt the chip. This fact has pushed designers to search for new technologies to allow greater integration and lower power consumption for Digital Signal Processor (DSP) IC applications. On the other side, scalability of the classical technology is reaching the end that makes the development of nanomolecular instruments. International Technology Roadmap for Semiconductors (ITRS) summarizes several new nanodevices that can replace CMOS, such as single-electron transistor (SET), resonant tunneling diode (RTD), carbon nanotubes (CNT), and quantum-dot cellular automata (QCA) [5]. Quantum-dot cellular automata (QCA) is one of the most promising solutions to design ultralow power and very-high-speed digital circuits, which can be scaled down to the molecular nanoscale device level [6]. It is an up-and-coming nanotechnology with strong prospects to supplement and possibly replace the current CMOS technology [7–9]. Unlike conventional CMOS structures, QCA-based structures represent binary values based on the positions of confined electrons in certain quantum dots. This ultimately allows the QCA-based structure to surpass CMOS-based counterparts in terms of switching speed, device density, and power consumption. Essentially, QCA offers potential advantages of ultralow power dissipation. QCA is expected to achieve very high device density of 1012 device/cm² and switching speeds of 10 ps and a power dissipation of 100 W/cm² [10]. In QCA technology, no voltage or current is used. It is based on Coulombic interactions of electrons in the quantum dots. Therefore, it will be the alternative candidate for CMOS technology currently used in integrated circuits (ICs). Several attempts are made towards the cost-effective realization of QCA circuit in [11–19]. QCA logic design circuit is stimulated by its applications in low-power electronic design. It has lately attracted significant attention. On the other hand, adder is one of the most important operations in many
digital applications. Moreover, other operations such as subtraction, multiplication, and division are usually performed by adders. There are a number of research papers in literature which deal with the design of adder using QCA technology. Most of these designs rely on a so-called gate-based design approach. In other words, this approach is based on the use of a majority voter, which when exploited in complex designs leads to an increase in time delay, size, and power consumption. So an efficient QCA-based adder design can be of great assistance in designing arithmetic circuits. The main contributions of this manuscript about the proposed structures are summarized as follows:

(i) A novel structure of 3-input XOR gate, based on the possibility of achieving the desired function using the electrostatic interactions between cells, has been proposed.

(ii) The proposed 3-input XOR circuit is further utilized for designing the smallest QCA full adder and subtractor efficiently which are containing 19 and 20 cells, respectively.

(iii) Comparison results show the remarkable improvement apropos of the complexity, occupied area, power dissipation, and latency.

The main concern of this paper is to present a new design of 1-bit full adder and 1-bit full subtractor based on QCA technology, which yields significant reduction in terms of cell count, area, and energy dissipation.

The organization of the paper is as follows: Section 2 discusses the basics of QCA technology. In Section 3, the design and the simulation of the proposed designs have been presented. In Section 4, the results obtained from the simulation of the circuits are discussed and a comparison has been done in terms of area, cell count, delay, and power dissipation. Conclusions are given in Section 5.

2. Background of QCA Technology

Typically, QCA devices are described on the basis of symmetric square cells, whereby all computational logic gates and memory structures can be correctly imitated. These structures can be implemented by assembling QCA cells in a specific geometric pattern to achieve the desired logic function. The QCA cell has four quantum dots and two electrons [7]. Two electrons tend to occupy diagonal quantum dots owing to the Coulomb force, forming two configurations for encoding binary logical “0” and “1” as depicted in Figure 1(b). The majority and the inverter gates are two fundamental gates of QCA technology used for the circuit design as shown in Figures 1(d) and 1(e), respectively. The inverter can inverse the polarization state of an input cell by arranging two cells diagonally. The three-input majority gate is a core logic device of QCA [6–10]. In addition, the QCA majority voter gate contains five cells forming a cross with a cell in the center as a device cell, three cells as its inputs, and one cell as its output. The device cell polarity is determined based on Coulomb repulsion of the three inputs and the polarity is transferred to the output. Unlike traditional CMOS circuits, which rely on currents to process information, the calculation of QCA circuits relies entirely on the Coulomb force between electrons, which is fast and disordered. In this area, the clocking mechanism provides energy for QCA circuits to make up for the loss in dissipative processes due to switching the state of polarization. In this context, energy is provided by an external electric or magnetic field. Generally, clocking has four phases, which are Switching, Hold, Release, and Relax, as illustrated in Figure 1(a). In QCA, four clock signals are used, where a clock has a phase difference of 90 degrees rather than the next and the previous signals. For example, when Clock0 is in the Hold phase, Clock1 is in the Switching phase and data transmission is performed from Clock0 cells to Clock1 cells [9, 10].

3. Proposed Designs

In this section, a novel 3-input XOR gate with excellent performance indicators has been proposed. Thereafter, an optimum full adder and a full subtractor are provided via the proposed gate.

3.1. The Proposed Three-Input QCA XOR Gate.

The XOR gate is the essential component of many digital circuits, such as parity bit generator circuit and arithmetic circuits. Up to date, various models of XOR gates have been reported in the literature [20–24]. Figure 2 shows some previously designed exclusive-OR gates. In 2014, Angizi et al. [20] presented an XOR gate based on QCA technology. This circuit consists of 94 cells and occupied 0.073 $\mu$m² area with a delay of 1.5 clock cycles. In 2016, another three-input XOR gate was introduced by Ahmad et al. [21]. As can be seen, this design consists of 14 cells with an area of 0.022 $\mu$m². So, output appears after 0.5 clock cycle. In 2017, Bahar et al. [22] presented another XOR gate whose layout realization is shown in Figure 2(e). As shown in Figure 2(e), this design consists of 12 cells with an area of 0.012 $\mu$m². In this work, we first designed a novel 3-input XOR gate; then a new QCA full subtractor and a full adder are suggested using this circuit. The proposed QCA layout of 3-input XOR gate is depicted in Figure 3 which contains 8 cells with occupied area of 0.006 $\mu$m² and requires two clock phases. Besides, it is achieved without using any majority gate, which leads to planning with lower energy consumption and fewer space. Here, the desired function of the proposed 3-input XOR gate is based on electrostatic interactions between cells.

3.2. Proposed Full Adder and Full Subtractor Designs.

Previous related investigations about full adder and subtractor have been implemented widely on QCA technology [25–31]. These performance indicators about full adder and full subtractor are considered: excellent power consumption, smaller delay, and lower complexity. Here, the proposed 3-input XOR gate is used to obtain both an efficient design of full adder and full subtractor in terms of latency, area, delay, and power consumption. The proposed designs are verified by simulating them with QCADesigner software and the
results are given in Figures 4 and 5, respectively. The adder proposed here requires only 19 QCA cells with two clock phases. The area required for the proposed full adder is about 0.01 μm². In addition, an optimal full subtractor based on the suggested 3-input XOR gate is proposed. It includes 20 QCA cells and occupies an area of 0.01 μm². Here, the output generation of the proposed full subtractor occurs in two phases of the clock. Consequently, the most prominent feature of the proposed designs compared to all previous traditional QCA circuits is performing computations with the least circuit complexity and least energy dissipation compared to existing traditional QCA schemes. Various costs such as cell count, area occupation, and latency for full adder and full subtractor are shown in Tables 1 and 2.
4. Results and Discussions

Reduction in the adder/subtractor size will lead to a subsequent reduction of the scaled-up systems. In this section, a comparison is made between the proposed QCA 3-input XOR gate and the previous ones. Besides, a comparison is made between the proposed QCA full subtractor and previous works, and, finally, we present a comparison between the proposed QCA full adder and similar previous schemes. Here, the advantage of the QCA circuits implemented in this manuscript is evident. As can be seen from Table 3, the suggested XOR gate has a significant advantage over all previous designs. In fact, the area has improved at least 45.4% and cell count at least 42.8%. On the other hand, the proposed full adder and full subtractor have already been designed and simulated using QCADesigner; compared with conventional schemes, the numbers of cells consumed are reduced by 58.69% and 37.5%, respectively. The designs reported in this paper are superior in terms of important parameters. Specific parameters are shown in Tables 1 and 2.

Figure 6 depicts the considerable optimization of the proposed design with regard to cell count and used space. It can be observed from Figure 5 that the proposed design performs better as compared to previously reported works in

\[ \text{Figure 3: (a) The QCA layout of the proposed three-input XOR gate; (b) its simulation results.} \]

\[ \text{Figure 4: (a) The layout of the proposed full adder and (b) its simulation results.} \]
Figure 5: (a) The layout of the proposed full adder and (b) its simulation results.

Table 1: Full subtractor comparison.

| Subtractor circuit | Area ($\mu$m$^2$) | Cell count | Latency |
|--------------------|-------------------|------------|---------|
| Ref [32]           | 0.205             | 178        | 8       |
| Ref [33]           | 0.168             | 136        | 7       |
| Ref [34]           | 0.1043            | 104        | 7       |
| Ref [22]           | 0.0287            | 32         | 2       |
| Proposed full subtractor | 0.01    | 20         | 2       |

Table 2: Full adder comparison.

| Adder circuit | Area ($\mu$m$^2$) | Cell count | Latency |
|---------------|-------------------|------------|---------|
| Ref [35]      | 0.206             | 198        | N       |
| Ref [36]      | 0.144             | 135        | 1.5     |
| Ref [37]      | 0.146             | 105        | 0.75    |
| Ref [38]      | 0.0875            | 95         | 2.25    |
| Ref [39]      | 0.0876            | 93         | 1.25    |
| Ref [40]      | 0.0801            | 73         | 0.75    |
| Ref [41]      | 0.044             | 73         | 0.75    |
| Ref [42]      | 0.0434            | 59         | 1       |
| Ref [43]      | 0.034             | 51         | 0.75    |
| Ref [44]      | 0.042             | 49         | 1       |
| Ref [45]      | 0.035             | 46         | 1       |
| Proposed full adder | 0.01    | 19         | 0.5     |

Table 3: Three-input QCA XOR gates comparison.

| Three-input XOR | Area ($\mu$m$^2$) | Cell count | Latency |
|-----------------|-------------------|------------|---------|
| Ref [22]        | 0.012             | 12         | 1       |
| Ref [24]        | 0.017             | 22         | 1       |
| Ref [20]        | 0.073             | 94         | 1.5     |
| Ref [21]        | 0.022             | 14         | 0.5     |
| Ref [23]        | 0.011             | 14         | 0.5     |
| Proposed design | 0.006             | 8          | 0.5     |
terms of cell count, hence improving total area. As shown, the proposed design optimizes the QCA circuit complexity (cell count) by 58.69% compared to the best circuit reported in [45]. Besides, it improves the QCA occupied area by 71.72% over the best circuit reported in [45].

In this work, QCAPro software has been applied for energy depletion study, which estimates the polarization error and nonadiabatic switching power loss in QCA circuits. This tool uses a fast approximation-based technique to estimate highly erroneous cells in QCA circuit design [46]. Therefore, the power estimation of the proposed circuits is analyzed with the Hartree-Fock mean-field method approximation, where the Hamiltonian is given in the two-state model as [46]

\[
H = \begin{pmatrix}
-\frac{E_k}{2} \sum_i C_{i,j} f_{i,j} & -\gamma \\
-\gamma & -\frac{E_k}{2} \sum_i C_{i,j} f_{i,j}
\end{pmatrix}
= \begin{pmatrix}
-\frac{E_k}{2} (C_{j-1} + C_{j+1}) & -\gamma \\
-\gamma & -\frac{E_k}{2} (C_{j-1} + C_{j+1})
\end{pmatrix}
\]

(1)
Figure 9: The calculated average output polarization (AOP) of the proposed designs against temperature $T$ in Kelvin. (a) Three-input XOR gate, (b) subtractor for outputs “B_out” and “Diff,” and (c) adder for outputs “Sum” and “C_out.”
The results associated with the power consumption analysis of the proposed XOR gate and the previously reported designs are depicted in Table 4. The energy dissipation comparisons of the XOR gates listed in Table 4 are depicted in bar-graph forms as shown in Figure 7. It can be seen from Figure 7 that the proposed gate consumes the lowest amount of energy over previous designs, and therefore it is very appropriate for ultralow power devices. The thermal layout of proposed 3-input XOR gate is shown in Figure 8.

The temperature impact on the average output polarization (AOP) of the proposed QCA circuits is carried out by performing different temperature runs with the QCA designer software and the effect is depicted in Figure 9.

\[
P_{\text{dis}} = \frac{E_{\text{dis}}}{T_{cc}} \cdot \frac{h}{2T_{cc}} \cdot \frac{r^2}{2} = \left[ \frac{r^2}{2} \frac{1}{T_{cc}} \tanh \left( \frac{h}{k_B T_{cc}} \right) + \frac{r^2}{2} \frac{1}{T_{cc}} \tanh \left( \frac{h}{k_B T_{cc}} \right) \right].
\]  

(2)

5. Conclusion

Design of low-power high-speed adder/subtractor is always a challenge for DSP applications. In this article, a novel design of 3-input XOR gate, 1-bit full adder, and 1-bit full subtractor in the QCA technology has been presented. The QCA Designer 2.0.3 simulation tool was used to verify the functional correctness of the proposed structures and assess their structural cost in terms of the occupied area. By comparison of previous designs and the proposed designs, it could be concluded that the proposed design has appropriate features and performance. In the future, we will strive to explore and construct more excellent full adder/full subtractor unit architecture in order to provide basic module for the larger-scale arithmetic operation circuits on QCA platform.

Data Availability

The data used to support the findings of this study are available from the corresponding author upon request.

Conflicts of Interest

The authors declare that they have no conflicts of interest.

References

[1] R. H. Dennard, F. H. Gaensslen, H.-N. Yu, V. Leo Rodeovit, E. Bassous, and A. R. Leblanc, “Design of ion-implanted MOSFET’s with very small physical dimensions,” IEEE Solid-State Circuits Newsletter, vol. 12, no. 1, pp. 38–50, 2007.
[2] K. Bernstein, R. K. Cavin, W. Porod, A. Seabaugh, and J. Welser, “Device and architecture outlook for beyond CMOS switches,” Proceedings of the IEEE, vol. 98, no. 12, pp. 2169–2184, 2010.
[3] P. K. Bondy, “Moore’s law governs the silicon revolution,” Proceedings of the IEEE, vol. 88, no. 1, pp. 78–81, 2002.
[4] N. Z. Haron and S. Hamdioui, “Why is CMOS scaling coming to an END?” in Design and Test Workshop (IDTV), pp. 98–103, 3rd IEEE International, Tampere, Finland, 2008.
[5] International Technology Roadmap for Semiconductors, Process Integration Devices and Structures (PIDS), http://www.itsrs.net/Links/2011ITRS/Home2011.htm, 2011.
[6] C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, “Quantum cellular automata,” Nanotechnology, vol. 4, no. 1, pp. 49–57, 1993.
[7] S. Angizi, S. Sarmadi, S. Sayedsalehi, and K. Navi, “Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata,” Microelectron. Journal, no. 46, pp. 43–51, 2015.
[8] M. R. Azghadi, O. Kavehie, and K. Navi, “A novel design for quantum-dot cellular automata cells and full adders,” 2012, http://arxiv.org/abs/1204.2048.
[9] D. Berzon and T. J. Fountain, “A memory design in QCA using the SQUARES formalism,” in Proceedings of the Ninth Great Lakes Symposium on VLSI, pp. 166–169, Ann Arbor, MI, USA, March 1999.
[10] K. Walus, A. Vetteth, G. Jullien, and V. Dimitrov, “Ram design using quantum-dot cellular automata,” in Technical Proceedings of the 2003 Nanotechnology Conference and TradeShow, vol. 2, p. 160163, February 2003.
[11] T. Lamjed, G. Ismail, L. Radhouane, and O. Bouraoui, “Efficient design of BinDCT in quantum-dot cellular automata (QCA) technology,” IET Image Processing, vol. 12, no. 6, pp. 1020–1030, 2018.
[12] S. W. Kim and E. E. Swartzlander, “Parallel multipliers for quantum-dot cellular automata,” in Proceedings of the 2009 IEEE Nanotechnology Materials and Devices Conference, pp. 68–72, Traverse City, MI, USA, June 2009.
[13] S. W. Kim and E. E. Swartzlander, “Multipliers with coplanar crossings for quantum-dot cellular automata,” in Proceedings of the Conference on Nanotechnology, pp. 953–957, Seoul, Korea, January 2010.
[14] T. N. Sesamal, A. K. Singh, and U. Ghanekar, “Efficient design of coplanar ripple carry adder in QCA,” IET Circuits Devices System, vol. 12, no. 5, pp. 594–605, 2018.
[15] T. N. Sesamal, A. K. Singh, and A. Mohan, “Efficient design of reversible alu in quantum-dot cellular automata,” Optik, vol. 127, no. 15, pp. 6172–6182, 2016.
[16] T. N. Sesamal, A. K. Singh, and U. Ghanekar, “Design of non-restoring binary array divider in majority logic-based QCA,” Electronics Letters, vol. 52, no. 24, pp. 2001–2003, 2016.
[17] M. Kianpour and R. Sabbaghi-Nadooshan, “A novel modular decoder implementation in quantum-dot cellular automata (QCA),” in Proceedings of the International Conference on Nanoscience Technology and Societal Implications (NSTSI), pp. 1–5, Bhubaneswar, India, December 2011.
[18] M. Kianpour and R. Sabbaghi-Nadooshan, “A novel quantum dot cellular automata X-bit x 32-bit SRAM,” in Proceedings of
the IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 3, pp. 827–836, March 2016.

[19] P. P. Chougule, B. Sen, and T. D. Dongale, “Realization of processing in-memory computing architecture using quantum dot cellular automata,” Microprocessors and Microsystems, vol. 52, pp. 49–58, 2017.

[20] S. Angizi, E. Alkaldy, N. Bagherzadeh, and K. Navi, “Novel robust single layer wire crossing approach for exclusive or sum of products logic design with quantum-dot cellular automata,” Journal of Low Power Electronics, vol. 10, no. 2, pp. 259–271, 2014.

[21] F. Ahmad, G. M. Bhat, H. Khademolhosseini, S. Azimi, S. Angizi, and K. Navi, “Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells,” Journal of Computational Science, vol. 16, pp. 8–15, 2016.

[22] A. N. Bahar, S. Waheed, N. Hossain, and M. Asaduzzaman, “A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis,” Alexandria Engineering Journal, vol. 57, no. 2, pp. 729–738, 2017.

[23] A. N. Bahar and K. A. Wahid, “Design of QCA-serial parallel multiplier (QSPM) with energy dissipation analysis,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 10, pp. 1939–1943, 2019.

[24] M. Balali, A. Rezai, H. Balali, F. Rabiei, and S. Emadi, “Towards coplanar quantum-dot cellular automata adders based on efficient three-input XOR gate,” Results in Physics, vol. 7, pp. 1389–1395, 2017.

[25] B. Sen, A. Rajoria, and B. K. Sikdar, “Design of efficient full adder in quantum-dot cellular automata,” The Scientific World Journal, vol. 2013, Article ID 250802, 10 pages, 2013.

[26] M. Gladshein, “Design and simulation of novel adder/subtractors on quantum-dot cellular automata: radical departure from Boolean logic circuits,” Microelectronics Journal, vol. 44, no. 6, pp. 545–552, 2013.

[27] M. Hayati and A. Rezaei, “Design of novel efficient adder and subtractor for quantum-dot cellular automata,” International Journal of Circuit Theory and Applications, vol. 43, no. 10, pp. 1446–1454, 2015.

[28] M. Kianpour, R. Sabbaghi-Nadooshan, and K. Navi, “A novel design of 8-bit adder/subtractor by quantum-dot cellular automata,” Journal of Computer and System Sciences, vol. 80, no. 7, pp. 1404–1414, 2014.

[29] M. Mohammadi, M. Mohammadi, and S. Gorgin, “An efficient design of full adder in quantum-dot cellular automata (QCA) technology,” Microelectronics Journal, vol. 50, pp. 35–43, 2016.

[30] C. Labrador and H. Thapliyal, “Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing,” Electronics Letters, vol. 52, no. 6, pp. 464–466, 2016.

[31] Y. Z. Barugh and S. R. Heikalabad, “A three-layer full adder/subtractor structure in quantum-dot cellular automata,” International Journal of Theoretical Physics, vol. 56, no. 9, pp. 2848–2858, 2017.

[32] K. Lakshmi, G. Athisha, M. Karthikeyan, and C. Ganesh, “Design of subtractor using nanotechnology based QCA,” pp. 384–388, IEEE, 2010.

[33] H. Dallali and M. Mehran, “Novel subtractor design based on quantum-dot cellular automata (QCA) nanotechnology,” International Journal of Nanoscience and Nanotechnology, vol. 11, pp. 257–262, 2015.

[34] J. I. Reshi and M. T. Banday, “Efficient design of nano scale adder and subtractor circuits using quantum dot cellular automata,” in Proceedings of the 2016 3rd International Conference on Electrical, Electronics, Engineering Trends, Communication, pp. 89–94, Optimization and Sciences (IEEECOS), Tadepalligudem, A.P., India, June 2016.

[35] C. S. Lent, P. D. Tougaw, and W. Porod, “Quantum cellular automata: the physics of computing with arrays of quantum dot molecules,” in Proceedings of the Physics and Computation, 1994. PhysComp’94, IEEE, Dallas, TX, USA, November 1994.

[36] W. Wang, K. Wulis, and G. A. Jullien, “Quantum-dot cellular automata adders,” in Proceedings of the 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003, IEEE, San Francisco, CA, USA, August 2003.

[37] S. Sayedsalehi, M. Rahimi Azghadi, S. Angizi, and K. Navi, “Restoring and non-restoring array divider designs in quantum-dot cellular automata,” Information Sciences, vol. 311, pp. 86–101, 2015.

[38] B. Bishnoi, “Ripple carry adder using five input majority gates,” in Proceedings of the 2012 IEEE International Conference on Electron Devices and Solid State Circuit (EDSSC), IEEE, December 2012.

[39] K. Navi, R. Farazkesh, S. Sayedsalehi, and M. Rahimi Azghadi, “A new quantum-dot cellular automata full-adder,” Microelectronics Journal, vol. 41, no. 12, pp. 820–826, 2010.

[40] D. Abedi, G. Jaberipour, and M. Sangsefidì, “Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover,” IEEE Transactions on Nanotechnology, vol. 14, no. 3, pp. 497–504, 2015.

[41] S. Hashemi, M. Tehrani, and K. Navi, “An efficient quantum-dot cellular automata full-adder,” Scientific Research and Essays, vol. 7, no. 2, pp. 177–189, 2012.

[42] T. N. Sasamal, A. K. Singh, and A. Mohan, “An optimal design of full adder based on 5-input majority gate in coplanar quantum-dot cellular automata,” Optik, vol. 127, no. 20, pp. 8576–8591, 2016.

[43] T. N. Sasamal, A. K. Singh, and A. Mohan, “An efficient design of Quantum-dot Cellular Automata based 5-input majority gate with power analysis,” Microprocessors and Microsystems, vol. 5, pp. 103–117, 2018.

[44] S. Srivastava et al., “QCAPro – an error-power estimation tool for QCA circuit design,” in Proceedings of the International Symposium of Circuits and Systems (ISCAS), pp. 2377–2380, IEEE, Kobe, Japan, May 2006.

[45] H. Cho and E. E. Swartzlander, “Adder and multiplier design in quantum-dot cellular automata,” IEEE Transactions on Computers, vol. 58, no. 6, pp. 721–727, 2009.

[46] K. Navi, R. Farazkesh, S. Sayedsalehi, and M. Rahimi Azghadi, “A new quantum-dot cellular automata full-adder,” Microelectronics Journal, vol. 41, no. 12, pp. 820–826, 2010.

[47] S. Angizi, and K. Navi, “Towards single layer quantum-dot cellular automata adders,” in Proceedings of the 2011 3rd IEEE Conference on Electro Devices and Solid State Circuit (EDSSC), IEEE, Kobe, Japan, May 2006.

[48] H. Cho and E. E. Swartzlander, “Adder and multiplier design in quantum-dot cellular automata,” IEEE Transactions on Computers, vol. 58, no. 6, pp. 721–727, 2009.

[49] K. Navi, R. Farazkesh, S. Sayedsalehi, and M. Rahimi Azghadi, “A new quantum-dot cellular automata full-adder,” Microelectronics Journal, vol. 41, no. 12, pp. 820–826, 2010.

[50] D. Abedi, G. Jaberipour, and M. Sangsefidì, “Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover,” IEEE Transactions on Nanotechnology, vol. 14, no. 3, pp. 497–504, 2015.

[51] S. Hashemi, M. Tehrani, and K. Navi, “An efficient quantum-dot cellular automata full-adder,” Scientific Research and Essays, vol. 7, no. 2, pp. 177–189, 2012.

[52] T. N. Sasamal, A. K. Singh, and A. Mohan, “An optimal design of full adder based on 5-input majority gate in coplanar quantum-dot cellular automata,” Optik, vol. 127, no. 20, pp. 8576–8591, 2016.

[53] T. N. Sasamal, A. K. Singh, and A. Mohan, “An efficient design of Quantum-dot Cellular Automata based 5-input majority gate with power analysis,” Microprocessors and Microsystems, vol. 5, pp. 103–117, 2018.

[54] S. Srivastava et al., “QCAPro – an error-power estimation tool for QCA circuit design,” in Proceedings of the International Symposium of Circuits and Systems (ISCAS), pp. 2377–2380, IEEE, Kobe, Japan, May 2011.

[55] S. Sheikholeslami, S. Angizi, S. Sarmadi, M. Hossein Moaiyeri, and S. Sayedsalehi, “Designing efficient QCA logical circuits with power dissipation analysis,” International Journal of Nanoscience and Nanotechnology, vol. 11, pp. 257–262, 2015.