A FinFET with one atomic layer channel

Mao-Lin Chen, Xingdan Sun, Hang Liu, Hanwen Wang, Qianbing Zhu, Shasha Wang, Haifeng Du, Baojuan Dong, Jing Zhang, Yun Sun, Song Qiu, Thomas Alava, Song Liu, Dong-Ming Sun, and Zheng Han

Since its invention in the 1960s, one of the most significant evolutions of metal-oxide-semiconductor field effect transistors (MOS-FETs) would be the three dimensionalized version that makes the semiconducting channel vertically wrapped by conformal gate electrodes, also recognized as FinFET. During the past decades, the width of fin ($W_{\text{fin}}$) in FinFETs has shrunk from about 150 nm to a few nanometers. However, $W_{\text{fin}}$ seems to have been levelling off in recent years, owing to the limitation of lithography precision. Here, we show that by adapting a template-growth method, different types of mono-layered two-dimensional crystals are isolated in a vertical manner. Based on this, FinFETs with one atomic layer fin are obtained, with on/off ratios reaching $10^7$. Our findings push the FinFET to the sub 1 nm fin-width limit, and may shed light on the next generation nanoelectronics for higher integration and lower power consumption.
Field effect transistors, which usually have the architecture of a conduction channel gated through an insulating layer, are known to be the core of modern semiconductor technologies. As depicted by the famed Moore’s law, the number of transistors per unit area in an integrated circuit is expected to be exponentially increasing in a yearly time scale, which requires a continuous reduction of transistor size. Nevertheless, when the channel width becomes at the order of sub-10 nm, performances of the conventional planar-structured FETs are often poisoned by the quantum confinement effects. One way to mitigate this issue is to take advantage of the vertical dimension and fabricate fin-like conduction channel wrapped by oxides and gate electrodes, thus giving rise to a FinFET configuration with smaller device footprint, higher gate efficiency, and lower power consumption.

To date, most of the FinFETs are fabricated by a top-down method, with the conducting fin etched from bulk plane. However, this is forcibly limited by the precision of state-of-the-art lithography tools, while the narrowest line width of which can reach ~6 nm. Yet satisfaction cannot be met with the iterative progresses of semiconducting industry, as the further improvement of optical lithography technique is extremely difficult. Recently, efforts have been devoted to novel structure of FETs using low-dimensional materials as a platform. For example, two dimensional (2D) MoS₂ planar FET with a single carbon nanotube (CNT) gate was demonstrated, pushing gate lengths of FETs to a sub-1 nm scale. Similarly, CNT can serve as an ultra narrow conducting channel with graphene source and drain. Few-layered semiconducting MoS₂, as well as CNT films, were also utilized to replace the conventional Si channel for developing novel FinFETs. 2D semiconductors are reported to be less pronged to short channel effects, but they however usually take similar space on chips as compared to those conventional Si-based technologies, making them far from satisfactory in terms of scaling. The verticalization of monolayer (ML) 2D van der Waals (vdW) materials thus becomes a goal that has been long pursued, as it is not only a prototype that reaches the single atom limit of the Fin width in a FinFET structure, but also can keep the Fin height as compared to the etched Si-fins and nanotubes (see Fig. 1a). So far, challenges still remain in terms of experimental realization of vertically free-standing 2D nano flakes.

In this work, we show that by designing a universal template-growth method, different types of ML 2D crystals are isolated in a vertical manner. Based on this bottom-up fabrication route, the
vertical free-standing 2D MLs are further conformally coated with insulating dielectric and metallic gate electrodes, forming a 0.6 nm $W_{\text{fin}}$ ML-FinFET structure (illustrated in Fig. 1b). A series of ML vdW materials and gate materials are demonstrated to show similar performances, with on/off ratios reaching around $10^7$. Although, at this stage, these ML-FinFETs still struggle for relatively low-carrier mobilities, the realization of physical limit of $W_{\text{fin}}$ in the FinFET structure opens up possibilities for future nanoelectronic applications.

Results

Template growth of 2D crystals on a 300-nm height Si step. In order to obtain vertically clamped 2D vdW materials with a considerable height as shown in Fig. 1b, we here devised a template growth method to allow deposition over a few-hundred nm step of materials such as transitional metal dichalcogenide (TMD), as shown in Fig. 1c. First, $\sim$300 nm step edge (Fig. 1d; Supplementary Fig. 1) was etched from a planar Si on insulator wafer (an optimization of the fabrication process to obtain a steep vertical step was performed, see Methods and Supplementary Figs. 2–4). Note that, as indicated in Fig. 1c, there is a 10 nm HfO$_2$ coating on the side wall of the step edge, achieved via atomic layer deposition (ALD) and anisotropic dry etching (we call it a plane-removing process, see Supplementary Fig. 5). Tests were also carried out without the HfO$_2$ coating on the side wall, which failed to yield the desired fin structure (more discussion can be found in Supplementary Fig. 6). This is to help to protect and support the TMD flakes in the consequential fabrication processes. A dedicated wet spray chemical vapor deposition (CVD) process was optimized (see Supplementary Figs. 7–11) to conformally grow ML 2D vdW crystals over the as prepared 300 nm step edges, which serve as vertical templates, as depicted in the schematic picture in Fig. 1e. It is found that this template growth can be a rather universal route to grow TMDs, such as MoS$_2$ and WS$_2$ on those sharp-edge templates, as well as to deposit other thin layer such as CNT-films (see Supplementary Figs. 12 and 13). More experimental details proving the ML-nature of those grown TMD flakes can be found in the Supplementary Figs. 14 and 15.

Before moving to the next steps of nano fabrications of FinFET, we tested the conventional in-plane FET made of the as-grown TMD crystals on SiO$_2$. Characteristic n-type field effect curves are seen in most of the in-plane MoS$_2$ FET samples (more details in Supplementary Fig. 16). According to the aspect ratio in the MoS$_2$ devices, such as illustrated in Fig. 2k, l, room temperature electron mobility was estimated to be at the order of 10 cm$^2$ V$^{-1}$ s$^{-1}$. WS$_2$

![Fig. 2 Fabrication of ML-FinFETs. a–h] Schematic images of the detailed process for fabricating the ML-FinFETs, with the name of each step labeled below. i Zoomed-in false-colored SEM image of a typical vertically clamped ML MoS$_2$, corresponding to the h. j Gate electrodes deposited on the HfO$_2$-coated structure in h, finishing the whole process of ML-FinFET fabrication. k, l False-colored SEM images of the ML-FinFET with metal and CNT-film gates, respectively. Scale bars in i, k, l are 500, 500 and 200 nm, respectively.
planar FETs and s-CNT film FETs show similar performances, as shown in Supplementary Figs. 17 and 18. The relatively low mobilities of the planar FETs (Supplementary Figs. 16 and 17) made following this route may be caused by the existence of extra defective scattering centers, owing to the nature of the wet-spray growth. Further improvements are required in the future works. Nevertheless, this growth method provides a unique opportunity for the fabrication of ML-FinFET, as will be discussed in the following text.

The fabrication processes of ML-FinFETs. To describe in detail the feasibility of FinFET with ML fin, we demonstrate each fabrication step in a work flow, as shown in Fig. 2a–h. The preparation of 300 nm sharp edge with the side wall covered by 10 nm HfO2 are illustrated in Fig. 2a–d. Such 300 nm step edges were fabricated in an array, as shown in Supplementary Fig. 1b, in order to achieve batch fabrication. After the wet-spray of precursor and CVD growth, a certain coverage of ML TMDs can be obtained (Fig. 2e) for source–drain (S–D) electrodes deposition after a HfO2 coating (Fig. 2f). To obtain better contacts of electrodes, we have tested systematically the evaporation angle and thickness, as shown in Supplementary Figs. 19 and 20.

One of the most critical processes is the removal of planar part (defined as the plane-removing process) of the as-grown ML TMDs, which conformally cover the step edge. This is to retain only the 2D materials on the 300 nm side wall with an under layer of previously coated HfO2, as shown in Fig. 2d, g and Supplementary Figs. 5 and 21. In the next step, a wet etch (Fig. 2h) was carried out to remove the 300 nm Si step, making the HfO2/TMD/HfO2 sandwich structure vertically clamped by the S–D electrodes. A false-colored SEM image of the sketch shown in Fig. 2h is given in Fig. 2i, with the vertical blue belt (i.e., the HfO2 supported ML-fin of vertical TMD nanobelt, more details can be seen in Supplementary Figs. 21 and 22) clearly seen. Next, shown in Fig. 2j, a gate metallization procedure was done after an ALD coating of HfO2 gate dielectric on the basis of structure shown in Fig. 2h, i. Here, gate electrodes can be made by either metal deposition (see also Supplementary Fig. 23) or CNT-film deposition (see also Supplementary Fig. 24), as illustrated by the false-colored SEM images in Fig. 2k, l. It is noted that the ML-Fin can in principle consist of ML MoS2, WS2, and other thin films including CNT films, as indicated by the insets in Fig. 1b. Indeed, by replacing MoS2 with WS2 or CNT films, we found that the work flow in Fig. 2a–i a universal bottom-up route for fabricating FinFETs with sub 1 nm Wfin as its conduction channel.

Discussion

In the following text, we discuss the electrical transport of those prepared TMD ML-FinFETs. As shown in Fig. 3a, a typical field effect curve (measured from Sample-108) is shown with the best sub-threshold swing (SS) obtained to be 300 mV per decade. Meanwhile, I – V characteristics of a typical ML-FinFET (measured from Sample-52) are shown in Fig. 3b. Rather linear I – V curves can be seen, with its corresponding field effect curve plotted in the inset. Semiconducting CNT-film FinFET and WS2 ML-FinFETs are also fabricated using the same methods and tested to show similar electrical properties (Supplementary Figs. 24 and 26). Among the tested devices, on/off ratios of those ML-FinFETs are extracted to be in the range of 102–107, with the statistical distribution illustrated in Fig. 3c. Meanwhile, mobilities of those tested ML-FinFETs devices are extracted to be in the range of 1–6 cm2 V−1 s−1, as shown in the statistics in Fig. 3d. Optimizing the material growth conditions to improve the intrinsic mobility of the material is our next plan.

At this stage, electrical performances such as SS and mobility of the ML-FinFET can be further improved to meet the criteria for future application. Nevertheless, modelings of a ML-FinFET with 4nm gate length and 0.65 nm Wfin were carried out to address the performance of such ideal cases, using the finite element software COMSOL Multiphysics model (Methods). As shown in Fig. 4a, the model device was built with three parts, i.e., channel, source, and drain regions, where the gate area was separated with 2 nm dielectric layer of HfO2. The simulated distribution of carrier density of OFF (VGS = –1 V) and ON (VGS = 1 V) states at VDS = 0.1 V are shown in Fig. 4a, which correspond to the red dots at VGS = –1 V and 1 V in Fig. 4b. A typical short channel parameter screening length λ is computed to be 0.26 nm (Methods). Meanwhile, the on/off ratio and drain-induced-

Fig. 3 Electrical performances of the MoS2 ML-FinFETs. a Field effect curves at 1.0 V source-drain voltage of MoS2 ML-FinFET. b I – V curves at different gate voltages for the MoS2 ML-FinFET, the inset figure shows the field effect curve of the same device. c, d Statistics of on/off ratios and mobilities of MoS2 ML-FinFETs in this work.
Our current work, marked by the red solid star, brings the on/off ratios reaching 10^7 in them. Based on our COMSOL colored SEM image of an ML-Fin array, with 50 nm pitch and 300 nm height. Scale bar in (d) is 300 nm.

barrier-lowering were estimated to be around ~10^{11} and 5 mV/V, respectively. Figure 4a, b together with these short-channel-effect (SCE) parameters exhibit that, with simulations, a 4 nm gate length FinFET has performances overcoming the SCE with powerful gate controllability. Besides 4 nm gate length ML-FinFET, COMSOL simulations have been done to estimate the performance of variable gate length and dielectric layer thickness conditions, the performance of the TMD ML-FinFET can be further improved. It is known that W_{fin} has been levelling off at a few nanometers since almost 2 decades, owing to the limitation of lithography precision. Our present work pushes the W_{fin} of FinFET to the one atomic physical limit, which is one order of magnitude smaller than the state-of-art devices. It is believed to shed light on the development of next generation nanoelectronics for lower power consumption and higher integration.

In conclusion, we have developed a universal bottom-up method, with which ML-FinFET with a 0.6 nm fin width can be obtained. We tested different types of single layered two-dimensional crystals as the fins of the ML-FinFETs, and observed SS with 300 mV/dec and on/off ratios reaching 10^7 in them. Based on our COMSOL simulation results, potentially, ML-FinFET has a great advantage over the Si and Si/Ge GAA devices in overcoming the short channel effect. Computational modelings also suggest that using the ideal conditions, the performance of the TMD ML-FinFET can be further improved. It is known that W_{fin} has been levelling off since 2 decades.6,10,11,18,22–28. Our present work brings this nanostructure to a limit of 0.6 nm ML, an order of magnitude thinner than the W_{fin} of state-of-the-art FinFETs. Furthermore, we have also fabricated the TMD fin-array ML-FinFET as shown in Fig. 4d with different fin spacing (Supplementary Fig. 30), the minimum pitch between two fins reaches 50 nm in our experimental conditions (more data in Supplementary Fig. 31). The ML-Fin arrays can in principle be building blocks for future integrated circuits.

In conclusion, we have developed a universal bottom-up method, with which ML-FinFET with a 0.6 nm fin width can be obtained. We tested different types of single layered two-dimensional crystals as the fins of the ML-FinFETs, and observed SS with 300 mV/dec and on/off ratios reaching 10^7 in them. Based on our COMSOL simulation results, potentially, ML-FinFET has a great advantage over the Si and Si/Ge GAA devices in overcoming the short channel effect. Computational modelings also suggest that using the ideal conditions, the performance of the TMD ML-FinFET can be further improved. It is known that W_{fin} has been levelling off at a few nanometers since almost 2 decades, owing to the limitation of lithography precision. Our present work pushes the W_{fin} of FinFET to the one atomic physical limit, which is one order of magnitude smaller than the state-of-art devices. It is believed to shed light on the development of next generation nanoelectronics for lower power consumption and higher integration.

Methods

Wet spray CVD technique. Preparation of precursor: 20.6 mg Na_2MoO_4 (99%, Aladdin) or 88.2 mg Na_2WO_4 (98%, Adamas) dissolved into 10 ml DI water to make precursor solution, respectively. Substrate rinsed by O_2 plasma (CIF Tech Co., Ltd. CPC-C-40 kHz) to improve the hydrophilicity. The substrate first coated 0.01 M Na_2MoO_4/0.03 M Na_2WO_4 solution was then placed into the center of the furnace. Crucible with 80 mg S powder (99.5%, Sigma Aldrich) 10 cm upstream the heating center. Before heating, the tube was flushed with 300 sccm Ar for 10 min to keep an inert environment. Then the furnace was heated to 850 °C in 45 min and was kept at this temperature for 40 min with 280 sccm Ar to realize a molten liquid precursor state. Finally, the reaction was finished within 2 min by introducing the sulfur powder into the heating zone for the growth of MoS_2. For the growth of WS_2, 270 sccm Ar and 30 sccm H_2 mixture gases were introduced to convey the sulfur vapor and other growth conditions were same as that of MoS_2. After growth, the furnace was naturally cooled down to room temperature.
Semiconducting CNT and metallic CNT deposition. Semiconducting CNTs: the high-purity (>99.97%) semiconducting CNTs was mixed with toluene by a volume ratio of 1:15 and then ultrasonically treated for 10 min. Before the deposition process, a SOI substrate was preheated at 130 °C for 20 min. Then, a ML of hexamethyldisilazane (MCC Primer) was spin-coated onto the substrate to improve the surface wettability. Subsequently, the substrate was immersed in the semiconducting CNT solution at 60 °C for 3 h and then settled statically for 6 h at room temperature. Finally, the substrate was successively soaked in the toluene, acetone, and isopropanol alcohol for 5 min, and heated at 150 °C for 30 min. Metallic CNTs: the TUBALL™ SWCNTs used as gate electrodes were purchased from OCSAI Inc. The dispersant 9-(1-octylonoyl)-9H-carbazole-2,7-diy (PCz) were prepared by Suzuki polycodensation. The deposition process is the same with the semiconducting one.

Nano fabrications. SOI wafer with 300 nm device thickness is used as the substrate in our experiment. The SOI wafer is first patterned into different size arrays using photolithography (ABM/6350/NUV/DCC/D) process and ICP-RIE (Plasma Pro 100 Estrelas). After that, 10 nm HfO2 is deposited at 150 °C using ALD (Savannah S100). RIE (RIE-10NR) is used to etch the planar part materials. The electrodes are fabricated with standard EBL process and evaporated with electron beam evaporation (e-i501).

Electrical measurement setups. The fabricated devices were characterized using an optical microscope (Nikon LV100ND), SEM (FEI XL30 SFG) using an accelerating voltage of 10 kV, and AFM (Bruker Dimension Icon AFM). The electrical performance of the FinFETs was measured using a semiconductor analyzer (Agilent B1500A) and a probe station (Cascade Microtech Inc. 150-PK-PROMOTION) under ambient conditions.

Finite element simulation. The finite element simulation basing on the commercial software COMSOL Multiphysics was performed, where semiconductor module base on Maxwell's equation, Boltzmann transport theory together with Neumann boundary conditions were employed. Three-dimensional model of FinFET (Fig. 4a) was built with gate around the gate area by three sides, including the top and two side walls. The gap between gate and source/drain region was set to be 4 nm. Here, the source and drain regions were heavily doped (n = 10^{19} \text{cm}^{-3}) to make them conducting, and the channel region (gated and gapped regions) was slightly N-doped with (n = 10^{17} \text{cm}^{-3}, 6.5 \text{cm}^{-3}) for model simulation converging. COMSOL simulation was performed at 300 K, and the material properties used in COMSOL simulation were shown in Supplementary Table 1. W_{th} was set to be 0.65 nm as the thickness of ML MoS_{2}, and the gate length were simulated at 200, 100, 50, and 4 nm, respectively. The Shockley–Read–Hall was used to simulate the trapping assisted recombination. Dielectric layer MoS_{2} thickness is set to be 2 and 20 nm. The source and drain contacting are set to be ohmic. Screening length was calculated using

\[ \lambda = \sqrt{\frac{\varepsilon_{SOI}/\varepsilon_{HfO2}}{W_{SOI} W_{HfO2}}}, \]

where the \( \varepsilon \) represents the relative dielectric constant, and \( W \) is the thickness.

Data availability

The data that support the findings of this study are available at Zenodo (2020), https://doi.org/10.5281/zenodo.3672715.

Received: 10 February 2020; Accepted: 19 February 2020; Published online: 05 March 2020

References

1. Edgar, L. J. Method and apparatus for controlling electric currents, US Patent 1,745,175 (1930).
2. Moore, G. E. et al. Cramming More Components onto Integrated Circuits (McGraw-Hill, New York, NY, USA, 1965).
3. Takagahara, T. & Takeda, K. Theory of the quantum confinement effect on excitons in quantum dots of indirect-gap materials. Phys. Rev. B 46, 15578–15581 (1992).
4. Hisamoto, D., Kaga, T., Kamamoto, Y. & Takeda, E. A fully depleted lean-channel transistor (delta)—a novel vertical ultra thin SOI MOSFET. In: Proc. International Technical Digest on Electron Devices Meeting, 833–836 (1989).
5. Jan, C. H. et al. A 22 nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications. In: Proc. 2012 International Electron Devices Meeting, 3.1.1–3.1.4 (2012).
6. Choi, Y., King, T. & Hu, C. Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era. Solid State Electron. 46, 1595–1601 (2002).
7. Ito, T. & Okazaki, S. Pushing the limits of lithography. Nature 406, 1027–1031 (2000).
8. Otsu, S. R. et al. MoS_x, transistors with 1-nanometer gate lengths. Science 354, 99–102 (2016).
9. Qiu, C. et al. Scaling carbon nanotube complementary transistors to 5-nm gate length. Science 355, 271–276 (2017).
10. Chen, M. et al. TMD FinFET with 4 nm thin body and back gate control for future low power technology. A. Phys. Rev. Lett. 105, 136805 (2010).
11. Leobandung, E. & Chou, S. Y. Reduction of short channel effects in SOI MOSFETs with 35 nm channel width and 70 nm channel length. In: Proc. 2016 94th Annual Device Research Conference Digest, 110–111 (2016).
12. Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS_{2} transistors. Nat. Nanotechnol. 6, 47 (2011).
13. Zhang, Y. et al. Controlled growth of high-quality monolayer WS_{2} layers on sapphire and imaging its grain boundary. ACS Nano 7, 8963–8971 (2013).
14. Leobandung, E. & Chou, S. Y. Reduction of short channel effects in SOI MOSFETs with 35 nm channel width and 70 nm channel length. In: Proc. 2016 94th Annual Device Research Conference Digest, 110–111 (2016).
15. Hisamoto, D. et al. A folded-channel MOSFET for deep-sub-thenth micron era. International Electron Devices Meeting, Technical Digest (Cat. No.98CH36217) 38, 1032–1034 (1998).
16. Lee, H. et al. Sub-20 nm CMOS FinFET technologies. In: Proc. 2006 Symposium on VLSI Technology, 58–59 (2006).
17. Lu, W. et al. First Transistor Demonstration of Thermal Atomic Layer Etching: InGaAs FinFETs with sub-5 nm Fin-width Featuring in situ ALD. 895–898 (2018).
18. Zhang, Y. et al. A 10 nm platform technology for low power and high performance application featuring FinFET devices with multi workfunction gate stack on bulk and SOI. In: Proc. 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, 1–2 (IEEE, 2014).
19. Miyaguchi, K. et al. Modeling FinFET metal gate stack resistance for 14 nm node and beyond. In: Proc. 2015 International Conference on IC Design Technology (ICICTD), 1–4 (2015).
20. Wax, S. et al. Advanced technology models for FinFETs. In: Proc. 10th International Symposium on VLSI Technology, 19.11–19.14 (2014).
21. Lee, H. et al. Sub-5 nm all-around gate FinFET for ultimate scaling. In: Proc. 2006 Symposium on VLSI Technology, 58–59 (2006).
22. Lerner, R. G. & Trigg, G. L. Encyclopedia of Physics (VCH, 1991).
23. Cheng, A. H.-D. & Cheng, D. T. Heritage and early history of the boundary element method. Eng. Anal. Bound. Elem. 29, 268–302 (2005).
24. Shockley, W. & Read, W. T. Statistics of the recombinations of holes and electrons. Phys. Rev. 87, 835–842 (1952).
25. Pierre, C. J. FinFETs and Other Multi-Gate Transistors (Springer: New York, 2008).

Acknowledgements

This work is supported by the National Key R&D Program of China (2019YFA0307800, 2017YFB0600204, and 2016YFB0400104) and the National Natural Science Foundation of China (NSFC) with Grants 11974357, U1932151, and 51622008. D.-M. Sun acknowledges the Strategic Priority Research Program of Chinese Academy of Sciences (Grant No. XDB30000000), Key Research Program of Frontier Sciences CAS Grant No. DBSLS-YS [X2027], and supports from NSFC with Grants 51727256, 61424206, and 61574143. S. Liu acknowledges supports from NSFC (21705036 and 21975067) and Natural Science Foundation of Hunan Province, China (2018J0305). S. Qiu
Z. Han acknowledges the support from the Program of State Key Laboratory of Quantum Optics and Quantum Optics Devices (No. KF201816).

**Author contributions**

Z.H., D.S., and T.A. conceived the experiment and supervised the overall project. M.C., X.S., and Q.Z. fabricated the devices, and M.C. carried out electrical transport measurements. H.L. and S.L. performed the growth of 2D crystals. M.C., Z.H., and D.S. analyzed the data. H.W. contributed to the 3D schematic pictures. Y.S. carried out ALD depositions. S.W. and H.D. carried out TEM characterizations; B.D. and J.Z. conducted the computational simulations and discussions. S.Q. provided CNT samples. The paper was written by Z.H. with discussion and inputs from all authors.

**Competing interests**

The authors declare no competing interests.

**Additional information**

Supplementary information is available for this paper at https://doi.org/10.1038/s41467-020-15096-0.

**Correspondence** and requests for materials should be addressed to B.D., S.L., D.-M.S. or Z.H.

Peer review information Nature Communications thanks the anonymous reviewer(s) for their contribution to the peer review of this work.

Reprints and permission information is available at http://www.nature.com/reprints

Publisher’s note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.