A 128-Point FFT/IFFT Processor for MIMO-OFDM Transceivers – a Broader Survey

N. Devi Vasumathy 1, T. Vigneswaran 2
1 Research Scholar, School of Electronics Engineering, VIT University, Vandalur – Kelambakkam Road, Chennai, India
2 Professor, School of Electronics Engineering, VIT University, Vandalur – Kelambakkam Road, Chennai, India
1 devivasumathy@gmail.com
2 vigneswaran.t@vit.ac.in

Abstract — The Fast Fourier transformation (FFT) is being employed in the algorithms of digital signal processing and in communication systems for several decades. FFT and IFFT algorithms simplify the Multiple Input and Multiple Output (MIMO) and Orthogonal Frequency Division multiplexing (OFDM) architecture. There are several variations in the FFT architecture, which are being employed in MIMO-OFDM transceivers and are discussed in this paper. It is been evident that SDF FFT and MDC FFT pipelined architectures provide better advantage in terms of hardware area, power and throughput requirements along with SQNR. In this work, it is seen that the proposed mixed radix algorithm uses only less number of logic gates, adders and counter. This mixed pipeline SDF-MDC architecture provides three times better area optimization than earlier implementations.

Keyword - FFT/IFFT processor, FFT classification, MIMO-OFDM transceivers, SDC, SDF, MDC, MDF

I. INTRODUCTION

Communication field has evolved from the invention of telephone-based communication to cellular communication and until the recent smart phone based communication. Technology has seen tremendous growth in these past years and it provides faster means of communication. Audio, video and data communication are the primary parts of these technology development. Starting from simple Amplitude Modulation, until BPSK, APSK and QAM there has been lot of changes in the hardware and software front. To provide robust communication, Software Defined Radio (SDR) has been developed in the past decade. Multiple Input and Multiple Output (MIMO) and Orthogonal Frequency Division Multiplexing (OFDM) are the important blocks of the SDR. While implementing these technologies in software platform, hardware area, processing speed and many other constraints arises. Fast Fourier Transform is the key block in the OFMD and by optimizing the FFT processors, considerable development can be seen in the SDR. Thus, there has been lot of research in the FFT domain and there is always room for development in the technology.

In this paper MIMO-OFDM has been given specific importance for the development of this technology in VLSI domain. Although MIMO-OFDM systems can achieve better reliability and higher capacity, the power consumption also increases because of the extended complexity for the multi-stream processing. Therefore, low power becomes a major target in designing MIMO-OFDM devices, especially for portable applications. In the MIMO OFDM transceiver, the fast Fourier transform (FFT) processor is a key component with high computational complexity. The power consumption of the FFT processor grows proportionally to the stream number, which occupies a large percentage of system power budget.

This paper is organized as follows. Section II briefs the FFT classification and section III has literature survey on FFT/IFFT processor in MIMO-OFDM transceivers. Section IV describes VLSI implementation of the FFT/IFFT processor and the section V concludes the findings of this literature survey.

II. FFT CLASSIFICATION

FFT algorithm has been implemented in sequential, parallel and pipeline architecture from the time of its invention. Sequential processor uses processing elements (PE) for computing butterfly. Same memory can be used to store input data, output data, intermediate results and twiddle factors in these and hence the amount of hardware involved is very small. Parallel processor consists of butterfly unit and three multiport buffers in which one is to parallelize the input data, one for processing data and one for the output. This architecture has high throughput but worst hardware efficiency.

Pipeline architectures require FFT algorithms to be formulated in a “hardware-oriented” form where spatial regularity is preserved in a signal-flow graph (SFG). So that arithmetic operations can be tightly scheduled for efficient hardware utilization. The area and power consumption in the pipeline architectures dominated by the FIFO register files at each stage and complex multipliers at each (or every other stage). To increase throughput
of the FFT processor, pipelined architectures turned out to be of greater significance. Pipelined FFT processors are computationally efficient in hardware. These processors are capable of processing an uninterrupted stream of input data samples while producing a stream of output data samples at a matching rate.

There are two main types of FFT pipelined architectures, which are: feedback (FB) and feed-forward (FF). Feedback architectures are characterized by their feedback loops, i.e., some outputs of the butterflies are fed back to the memories at the same stage. Feedback architectures can be divided into Single-path Delay Feedback (SDF), which process a continuous flow of one sample per clock cycle, and Multipath Delay Feedback (MDF) or parallel feedback, which process several samples in parallel. On the other hand, feed-forward architectures, Single-path Delay Commutator (SDC) and Multipath Delay Commutator (MDC), do not have feedback loops and each stage passes the processed data to the next stage. These architectures can also process several samples in parallel.

In Single path delay feedback (SDF) architectures, a single data stream goes through multiplier in every stage. The delay units are more efficiently utilized by sharing the same storage between the inputs and outputs of the butterfly. Single path delay feedback reduces amount of multipliers but it complicates the control mechanism and uses more memory resources. The SDF FFT architectures are always optimal for long FFT instances. Multipath Delay Feedback (MDF) FFT is better than conventional serial FFT architecture such as single-path delay feedback (SDF) architecture to get higher symbol rate.

In Multipath Delay Commutator (MDC) FFT, input sequence is first divided into multiple parallel data streams by commutator and then, butterfly operation followed by twiddle factor multiplication is performed with proper delays to each data stream. MDC makes the feedback paths in to feed forward streams using switch boxes along with memory. It saves more area because of lesser number of complex multipliers and efficiently uses butterfly units. Single Path Delay Commutator (SDC) FFT architecture is based on MDC architecture in which each stage produces single output rather than multiple. Each stage has one complex multiplier, a delay commutator to correct the order of data and a butterfly element.

The mixed-radix algorithm is based on highly optimized small length FFTs that are combined to create larger FFTs. The mixed-radix functions work for FFTs of any length. The split-radix FFT algorithm that uses a blend of radices 2 and 4: it recursively expresses a DFT of length \( N \) in terms of one smaller DFT of length \( N/2 \) and two smaller DFTs of length \( N/4 \). The split-radix algorithm can only be applied when \( N \) is a multiple of 4, but since it breaks a DFT into smaller DFTs it can be combined with any other FFT algorithm as desired. The computing cost of the FFT algorithm can be reduced by using split-radix algorithm. The MRMDF structure has a difficulty in meeting the requirement of transmission rate and the power consumption.

### III. FFT PROCESSOR IMPLEMENTATIONS IN MIMO-OFDM APPLICATIONS

A dynamic voltage and frequency scaling (DVFS) FFT processor for MIMO-OFDM applications has been presented in this [1] paper. Both voltage and frequency can be scaled to optimal values in real time according to the processing needs in the dynamic voltage and frequency scaling (DVFS) technique. A multimode multipath-delay-feedback (MMDF) architecture has been proposed for the FFT processor, which can process 1–8-stream 256-point FFTs or a high-speed 256-point FFT in two processing domains at minimum clock frequency for DVFS operations. A parallelized radix-2^4 FFT algorithm and scheduling techniques are employed to reduce the number of complex multipliers and hence to save the power consumption and hardware cost through complex multipliers. High throughput rate up to 8-stream 300-Msample/s or 2.4-Gsample/s computations was obtained by using parallel-8 data-paths.

This [11] paper presents a 2048 fast Fourier transform (FFT) processor that provides high throughput rate by applying the eight-data-path pipelined approach together with a hardware reduction method and a multi-data scaling scheme for wireless personal area network applications. The hardware costs, including the power consumption and area, increase due to multiple data paths and increased word length along stages. To resolve these, a simplification method to reduce the hardware cost in multiplication units of the multiple-path FFT approach was proposed. A multi-data scaling scheme in which mantissa and exponent part are handled in separate paths to reduce word lengths while preserving the signal-to-quantization-noise ratio is also presented. The mantissa data are operated by eight data paths, and the exponent is operated by one data path.

A multimode FFT processor for wireless personal area network (WPAN), wireless local area network (WLAN), and wireless metropolitan area network (WMAN) applications has been presented in this [12] paper. Using the proposed flexible-radix-configuration multipath-delay-feedback (FRCMDF) architecture, variable-length/multiple-stream FFTs capable of achieving a high throughput can be performed in a hardware-efficient manner. In this paper, a dual-optimized multipath multiplication scheme is proposed in order to improve the area and energy efficiency associated with the multiple-path multiplier units for high-throughput FFT designs. The FFT processor supports high-throughput 128/256/512-point FFTs for WPAN, 1- to 4-stream 64/128-point FFTs for WLAN, and 128- to 1024-point FFTs for WMAN is proposed.
FIFO register and complex multipliers dominate the area and power consumption in FFT processor at each stage. This paper [9] proposes an 8-path feedback structure (8PFB) for the FFT processor to get high throughput, low hardware cost and low power consumption, which is, implemented for OFDM-based Ultra Wideband (UWB) communication systems. The 8PFB structure can halve the register reverse frequency in the MRMDF structure. The combination of two 64-points and one 128-point FFT has been achieved through $8 \times 8 \times 2$ mixed-radix arithmetic. The 8-path feedback parallel structure has enabled a 1GS/s throughput at a comparatively low clock frequency of 125MHz, so it saves a large amount of power dissipation without the expense of the signal processing ability. The modified shift-add algorithm used here can remove complex multipliers in the FFT processor.

In this paper [2], a modified radix-$2^5$ algorithm for 512-point Fast Fourier Transform computation and high-speed eight-parallel data-path architecture for multi-gigabit wireless personal area network (WPAN) systems was presented. The FFT processor can provide a high data throughput and low hardware complexity by using eight-parallel data-path and multi-path delay feedback (MDF) structure. It reduces the number of complex multiplications by the use of Booth multiplier and twiddle factor look-up tables. Multi-path delay-feedback (MDF) architecture based on multi-path parallel structure is used for this system because in a gigabit WPAN system, the symbol rate is required up to 2.5 GS/s.

Earlier to this paper [3], radix-$2^k$ was only proposed for Single-path Delay Feedback (SDF) architectures, but not for feed-forward ones, which is called as Multipath Delay Commutator (MDC). This paper presents the radix-$2^k$ feed-forward (MDC) FFT architectures. In feed-forward architectures, radix-$2^k$ can be used for any number of parallel samples which is a power of two. Furthermore, both Decimation in Frequency (DIF) and Decimation in Time (DIT) decompositions can be used using this architecture. The paper proposed designs include radix-$2^2$, radix-$2^3$ and radix-$2^4$ architectures.

A 128 to 2048-point variable length FFT processor for 4×4 MIMO-OFDM systems with 256-point FFT algorithm as the basic FFT core has been presented in this paper [6]. Here radix-$2^4$ algorithm is to deal with four data sequences simultaneously and a butterfly sharing technique to improve the hardware utilization. The operating time of the radix-$r$ butterfly is $1/r$, and the butterfly is idle for the rest of cycles. The FFT architecture that uses multiple data paths and feedback memory achieve high data throughput with less hardware complexity. Here the memory allocation method has been modified and proposed a Butterfly and Multiplier Sharing (BMS) architecture.

A 128/64 point fast Fourier transform (FFT)/ inverse FFT (IFFT) processor for the applications in a multiple-input multiple-output orthogonal frequency-division multiplexing based IEEE 802.11n wireless local area network baseband processor has been presented in this paper [7]. The unfolding mixed-radix multipath delay feedback (MDF) FFT architecture is proposed to efficiently deal with 1–4 simultaneous data sequences. Power consumption can be saved by using higher radix FFT algorithm thus a three-step radix-8 FFT algorithm is chosen to save complex multiplications. The mixed-radix multipath delay feedback (MRMDF) FFT architecture can provide higher throughput rate with minimal hardware cost by combining the features of MDC and SDF. The hardware costs of memory and complex multiplier were saved by adopting delay feedback and data scheduling approaches.

This paper [8] presents a high-speed, low complexity 128/64-point radix-$2^3$ FFT/IFFT processor for the MIMO-OFDM systems. The high radix multi-path delay feedback (MDF) FFT architecture provides a higher throughput rate and low hardware complexity by using a four-parallel data-path scheme. This radix-$2^4$ MDF (R$2^4$MDF) architecture can provide higher throughput rate with minimal hardware cost by combining the features of MDC and SDF by using complex Booth multipliers with a Dadda reduction network, which maintains the input and output at 10-bit width at 30dB SQNR and CSD complex constant multipliers. The radix-$2^k$ FFT algorithm has fewer multipliers than other schemes of lower radix FFT algorithm and can reduce the degree of multiplicative complexity efficiently.

The organization of FFT processor is based on the Single-path Delay Feedback (SDF) scheme and it computes mixed radix FFT algorithms with radixes $2^2$, $2^3$ and $2^4$ in this paper [10]. The proposed SDF is able to execute FFT of size varying from 128 to 2048 in continuous-flow by exploiting the memory of each stage for efficiently storing the elements of any FFT frame-size. The design handles FFT size variation without requiring additional buffers and/or idle time for reconfiguration, while it keeps the complexity and the memory size comparable to that of the radix-$2$ SDF for 2048 points. In the case of computing FFT with length less than 2048 points the proposed technique bypasses the processing, which are not required in the computation but it exploits their local memory to pipeline contiguous FFT frames of either the same or different size.
IV. DESIGN OF FFT PROCESSOR

In the previous section, there has been many FFT/IFFT processor or processing elements used. They use any one of the pipelined FFT architectures to reduce the area used in the chip. In those implementations, SDF, MDC and MDF architectures are mainly used. In this work, we would like to propose a mixed architecture using SDF and MDC pipelined FFT architectures. Also a mixed radix FFT is being used to improvise the performance.

The general expressions for discrete Fourier transformation (DFT) of N sub-carriers are defined as follows:

\[ X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk}, k = 0,1,2,\ldots, N-1 \]  

(1)

Here \( x(n) \) and \( X(k) \) are complex numbers. The \( k \) is the frequency index and \( n \) is the time index. \( W_N \) is twiddle factor which denotes the \( N \)-th primitive root of unity with its exponent evaluated modulo \( N \). Twiddle factor is defined as,

\[ W_N^{nk} = e^{-j\left(\frac{2\pi nk}{N}\right)} = \cos\left(\frac{2\pi nk}{N}\right) - j \sin\left(\frac{2\pi nk}{N}\right) \]  

(2)

Applying 5 dimensional index mapping to the DFT,

\[ n = \left\{ \frac{N}{2} n_1 + \frac{N}{4} n_2 + \frac{N}{8} n_3 + \frac{N}{32} n_4 + n_5 \right\} \]  

(3)

For a 128 point FFT, \( N = 128 \). Hence \( n \) becomes,

\[ n = 64 n_1 + 32 n_2 + 16 n_3 + 4 n_4 + n_5 \]  

(4)

\[ k = k_1 + 2k_2 + 4k_3 + 8k_4 + 32k_5 \]  

(5)

Applying eq (5), eq (6) in eq(1),

\[ x(k_1 + 2k_2 + 4k_3 + 8k_4 + 32k_5) = \sum_{n_3=0}^{3} \sum_{n_4=0}^{3} \sum_{n_2=0}^{3} \sum_{n_1=0}^{3} x(64n_1 + 32n_2 + 16n_3 + 4n_4 + n_5)W_{128}^{64n_1 + 32n_2 + 16n_3 + 4n_4 + n_5}W_{128}^{64n_1 + 32n_2 + 16n_3 + 4n_4 + n_5} \]  

(7)

After simplification on Twiddle factors, eq (7) becomes,

\[ x(k_1 + 2k_2 + 4k_3 + 8k_4 + 32k_5) = \sum_{n_3=0}^{3} \sum_{n_4=0}^{3} \sum_{n_2=0}^{3} \sum_{n_1=0}^{3} x(64n_1 + 32n_2 + 16n_3 + 4n_4 + n_5)W_{2}^{n_1}W_{2}^{n_2}W_{2}^{n_3}W_{2}^{n_4}W_{128}^{64n_1 + 32n_2 + 16n_3 + 4n_4 + n_5} \]  

(8)

Here internal three stages are radix-2 FFT and the outer two are Radix-4. The first 3 twiddle values are for radix-2 FFT, \( W_4 \) and \( W_{128} \) twiddle factor values are nontrivial multiplications. Next two \( W_4 \) twiddle factor values are for radix-4 FFT. The last two \( W_{128} \) twiddle factor values are nontrivial multiplications.

\[ x(n) = \frac{1}{N} \sum_{k=0}^{N-1} X(k)W_N^{nk} \]  

(9)

Where \( k \in [0, N-1] \).

\[ x(n) = \frac{1}{N} \left( \sum_{k=0}^{N-1} X^*(k)W_N^{-nk} \right) \]  

(10)

From this equation, IFFT can be performed by first taking the complex conjugate of the input data and then applying FFT to it. Then taking another complex conjugate of the FFT output and applying the coefficient division by \( N \). Division by \( N \) can be obtained by position shift of the final values as \( N \) is power of 2. By doing this method, same FFT hardware can be used for IFFT and hence FFT block efficiency can be further improved.

---

**Fig. 1.** The 128 point FFT using SDF-MDC pipeline architecture

The 128-point FFT is not the power of four, and hence we propose mixed radix algorithm with Radix-2 and Radix-4. The proposed work of 128 point FFT is decomposed into three Radix-2 DFTs and two Radix-4 DFTs.
That is, $2 \times 2 \times 2 \times 4 \times 4$ structure. Thus it is divided into two stages. First stage consists of the Radix-2 DFTs with SDF architecture and second stage has Radix-4 DFT with MDC architecture. Fig. 1 shows the mixed pipeline SDF-MDC architecture for the 128 point FFT.

First stage consists of three Radix-2 butterfly units followed by twiddle factor multiplication units. First stage of FFT is shown in Fig. 2. Second stage has two butterfly units of Radix-4, one twiddle factor multiplication unit and two commutator units. Second stage is presented in Fig. 3. Twiddle factors used here are from Radix-2, Radix-4 and Radix-128 FFT. These twiddle factor values are stored in look up tables and are used in the design. Traditional butterfly units are used for both SDF and MDC stage. Commutators are used to align the real and imaginary data properly.

V. VLSI IMPLEMENTATION OF FFT/IFFT PROCESSOR IN MIMO-OFDM TRANSCEIVER

Various FFT/IFFT processors have been implemented in software platform. In the past decade, hardware implementation of FFT/IFFT processors became a significant growth. The FFT/IFFT processors have been implemented in chip level and their area, power and performance has been discussed in the papers [1], [11] and [12]. The paper [10] concentrates on the development of 32-bit Fast Fourier Transform (FFT) using Radix-2 algorithm, based on Decimation-In- Time (DIT) domain, in Verilog Hardware Description Language and realization of this on Xilinx FPGA chip. The paper [11] presents a real-time FPGA prototype for a 4-stream MIMO-OFDM transceiver capable of transmitting 216Mbit/s in 20MHz bandwidth.
The 128 point mixed radix 2/4 pipeline based SDF-MDC FFT/IFFT processor has been implemented in Xilinx Plan-ahead FPGA. Its area analysis has been mentioned in Table 1 along with other 128-point FFT implementation comparison. From the table it is seen that the slice register usage has been reduced by three times compared to the normal 128 point FFT and twice its been reduced in mixed radix case. Look up tables (LUT) usage has been reduced considerably. Counters and adder trees have been used very less compared to the previous work.

From the observations, it is seen that the proposed mixed radix algorithm uses only less number of logic gates, adders and counter. Thus, the proposed algorithm gives better area optimization. It’s two to three times better than the earlier works.

### VI. CONCLUSION

From this analysis, it is evident that MDC FFT architecture has promising features for the implementation of FFT/IFFT processors in MIMO-OFDM transceiver. Simultaneously, SDF architecture offers efficient use of delay units and lesser number multipliers. By using both SDF and MDC FFT algorithm, better performance can be obtained in FPGA implementation. From this work, we can summaries mixed radix FFT algorithms along with SDF and MDC FFT offers greater advantage compared to traditional FFT implementations. It is seen that the proposed mixed radix algorithm uses only less number of logic gates, adders and counter and thus three times better than earlier implementations. Further the work can be extended to optimize on the multipliers to get further reduction in area utilization.

### REFERENCES

[1] Y. Chen, Y.-W. Lin, Y.-C. Tsao and C.-Y. Lee, “A 2.4-Gsample/s DVFS FFT Processor for MIMO OFDM Communication Systems,” IEEE Journal of Solid-State Circuits, Vol. 43, no. 5, 1260-1273, May 2008.

[2] T. Cho, H. Lee, J. Park and C. Park, “A high-speed low-complexity modified radix-2” FFT processor for gigabit WPAN applications,” IEEE International Symposium on Circuits and Systems, (ISCAS- 2011), 1259-1262, May 2011.

[3] M. G. Gálvez, J. Grajal, M. A. Sanchez and O. Gustafsson, “Radix-2(k) Feedforward FFT Architectures,” IEEE Trans. on Very Large Scale Integration Systems, Vol. 21, No.1, 23-32, Dec., 2011.

[4] A. Haveliya, “Design and simulation of 32-point FFT using radix-2 algorithm for FPGA implementation,” IEEE Second International Conference on Advanced Computing & Communication Technologies (ACCT-2012), 167-171, Jan., 2012.

[5] S. Haene, D. Perels, and A. Burg, “A real-time 4-stream MIMO-OFDM transceiver: system design, FPGA implementation, and characterization,” IEEE Journal on Selected Areas in Communications, Vol. 26, no.6, 877-889, 2008.

[6] C.-C. Hung, P.-L. Chiu and Y.-H. Huang, “A Variable-Length FFT Processor for 4+4 MIMO-OFDM Systems,” IEEE International Symposium on VLSI Design Automation and Test (VLSI-DAT), 156-159, 2010.

[7] Y.-W. Lin, and C.-Y. Lee, “Design of an FFT/IFFP processor for MIMO OFDM systems,” IEEE Trans. on Circuits and Systems I: Regular Papers, Vol. 34, no.4, pp.807-815, 2007.

[8] H. Liu, and H. Lee, “A high performance four-parallel 128/64-point radix-2 4 FFT/IFFP processor for MIMO-OFDM systems,” IEEE Asia Pacific Conference on Circuits and Systems, (APCCAS), 834-837, Nov., 2008.

[9] L. Liu, J. Ren, X. Wang, and F. Ye, “Design of low-power, IGS/s throughput FFT processor for MIMO-OFDM UWB communication system,” IEEE International Symposium on Circuits and Systems, (ISCAS-2007), 2594-2597, May, 2007.

[10] N. Polychronakis, D. Reisits and E. Tislis, “A Continuous-Flow, Variable-Length FFT SDF Architecture,” IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 730–733, Dec., 2010.

[11] S.-N. Tang, J.-W. Tsai, and T.-Y. Chang, “A 2.4-GS/s FFT Processor for OFDM-Based WPAN Applications,” IEEE Trans. on Circuits and Systems—II: Express Briefs, vol. 57, no. 6, 451-455 June, 2010.

[12] S.-N. Tang, C.-H. Liao, and T.-Y. Chang, “An Area- and Energy-Efficient Multimode FFT Processor for WPAN/ WLAN/ WMAN Systems,” IEEE Journal of Solid-State Circuits, vol. 47, no. 6, 1419-1435, June 2012.
AUTHOR PROFILE

N. Devi Vasumathy completed her graduate degree (B.E) in Electronics and Communication Engineering from Thangavelu Engineering College, Madras University in 2004, Master of Engineering (Applied Electronics) from SSN College of Engineering, Anna University in 2006. Currently she is pursuing Ph.D from VIT, Chennai. She worked as VLSI Design Engineer in Perftrends for more than 3 years. She worked as Assistant Professor in BCET, Karaikal for 3 years in ECE department. Her research interest includes VLSI, digital and wireless communication.

Dr. T. Vigneswaran received the graduate degree in Electrical and Electronics Engineering from Bharathidhasan University in 2000, M.E (VLSI Design) from College Of Engineering, Guindy, Anna University in 2003 and the Ph.D degree in Low power VLSI design from SRM University, India in 2009. In 2003, he joined as lecturer in the department of ECE, SRM University. Presently he is working as a professor, School of Electronics Engineering, VIT University, Chennai. His research interests include different aspects of Low power VLSI circuit design and high speed algorithm and architecture development. He is a member of Indian science congress.