Hardware implementation and performance evaluation of microcontroller-based 7-level inverter using POD-SPWM technique

Hajar Chadli¹, Sara Chadli², Mohamed Boutouba³, Mohammed Saber⁴, Abdelwahed Tahani⁵
¹,²,³²Mohammed First University, Oujda, Faculty of Sciences, Laboratory of Electronics and Systems, Oujda Morocco
⁴Mohammed First University, Oujda, ENSA Oujda, Laboratory SmartICT, Oujda Morocco

ABSTRACT

Renewable energy sources are considered as inexhaustible sources for the very long-term, as they come from natural processes that are constantly replenished. However, there are a number of challenges facing renewable energy technology adoption, like the grid connecting problems. One of the main challenges relates to the grid connecting problem is the power quality issues for power converter, such as harmonics, voltage stability, and frequency fluctuation. Hence, the inverter remains the first element to be built because of its undeniable advantages in alternative continuous conversion. However, it has some disadvantages such as high component count and complex control method. This paper presents the design and implementation of a new 7-level inverter architecture with only six switches. This architecture requires fewer components compared to other 7-level inverter topologies therefore, the overall cost, control technique complexity, and conduction losses are highly reduced. A digital phase opposition disposition sinusoidal pulse width modulation (POD-SPWM) strategy using the Arduino is adopted to improve the performance of the proposed multi-level inverter (MLI) which leads to further reduction in total harmonic distortion (THD). In this paper, the proposed inverter is tested using Proteus software and Matlab Simulink. Finally, a laboratory setup of the proposed inverter was built to validate its workability by the experimental results.

Keywords:
7-level inverter
Multi-level inverters
Renewable energy
SPWM
THD

This is an open access article under the CC BY-SA license.

Corresponding Author:
Hajar Chadli
Laboratory of Electronics and Systems
Faculty of Sciences
Mohammed First University, BV Mohammed VI - BP 717 Oujda 60000, Morocco
Email: chad.hajar@gmail.com

1. INTRODUCTION

The use of photovoltaic energy has increased exponentially in the world. This development is boosted by international and national policies which aim to reduce the use of fossil fuels according to the objectives of the Kyoto Protocol [1], [2]. For example, in Morocco, the government has implemented several measures to develop the photovoltaic industry. These aids are intended to make the photovoltaic (PV) industry economically viable and competitive with fossil fuels. The recent development of the photovoltaic (PV) system has motivated researchers to improve the electrical energy conversion systems [3], [4], hence multi-level inverter technology has become a very important alternative in the field of energy control in high power of medium voltage. A multi-level inverter is a static converter ensuring the conversion of electrical energy from the continuous direct current (DC) output of PV module to the alternative alternating current (AC) voltage [5].

Journal homepage: http://ijeecs.iaescore.com
The concept of using inverters with multiple voltage levels was presented by MIT researcher some 30 years ago [6]-[8]. Nowadays, in the areas of medium and high voltage [9], multi-level converters, with natural or hybrid topologies, present options which have been widely proved. Multi-level inverters offer more advantages, such as good quality of the output voltage with reduced harmonic distortion compared to a conventional inverter. However, this technique requires the use of a greater number of power semiconductors, this can make the general system more expensive and complex [10].

Three converter topologies have been proposed for multilevel inverters during the last two decades [11], cascaded H-bridge converters (CHB) with separate continuous sources, neutral point clamped (NPC) and flying capacitor converters (FC). These three topologies use various mechanisms to generate the required output. In the first topology the inverters are built around a series connection of several single-phase H-bridge inverters with galvanic isolated DC voltage sources[12], [13], although, in flying capacitor topology, floating capacitors are used [14].

P. Maheshkar and P. P. Gajbhiye [15], proposed a 7-level MLI using 9 switches, minimizing 3 switches from the conventional structure of cascaded MLI [7]. It gives good results by generating desired 7-level output waveform with low THD. Moreover, a 7 level MLI using 7 switches lessening 2 more switches was presented in [16], from the precedent topology. In order to minimize the number of switches, the number of DC sources and minimizing complexity of the multi-level inverter, the new topology is proposed using only 6 switches and 3 DC sources for 7 levels. The main purpose of this paper is to develop, simulate and real-time implement a new 7-level inverter using 6 switches and 3 DC sources for 7 levels. The main purpose of this paper is to develop, simulate and real-time implement a new 7-level inverter structure with six switches, this inverter is controlled by a digital POD-SPWM command in order to decreases the total harmonic distortion rate. In section 2, the design of the proposed inverter is presented. Section 3 presents POD-SPWM technique. Section 4 presents the simulation of inverter in ISIS Proteus and Matlab Simulink. Section 5 presents a hardware results and finally conclusion is summarized in section 6.

2. PROPOSED TOPOLOGY OF 7-LEVEL INVERTER
2.1. Presentation of proposed architecture

The purpose of this architecture is to reduce the number of switching devices. Thus, reducing the cost of circuit building, reduce the complexity of control technique and reduce the total harmonic distortion. As shown in Figure 1 the proposed 7-level inverter contains three DC voltage sources of 10 V, six MOSFET switches (S1, S2, S3, S4, S5 and S6) and diode D1, to ensure the seven level output voltage of our system.

![Figure 1. The proposed 7-level inverter circuit](image)

The proposed architecture can be expanded to increase the number of levels at the output. This could be achieved by adding more DC sources and more switches to the system. The number of switching devices and DC sources used in the system are determined by (1) and (2) respectively.

\[
N_{DC} = \frac{m+1}{2} \quad (1)
\]

\[
N_{\text{switch}} = \frac{m+5}{2} \quad (2)
\]

where \(m\) is the number of levels, with \(m \geq 5\).
Although, with increased number of switches, circuit size and cost, power loss and complexity increases. However, in the proposed architecture at any level a maximum of three switches conduct to achieve the desired output voltage level, which results in a lower amount of conduction losses, which is an added advantage to the proposed architecture.

2.2. Operation mode

The operation mode of the proposed 7-level inverter is illustrating in Figure 2. The red arrows in the figure indicate the current path. As shown in the figure, the operation mode can be divided into seven modes, four modes for generating the positive levels including the 0 level and three modes to generate the negative levels. Table 1 summarizes the switches different states to produce the desired 7-level output waveform presented in Figure 3.

The positive levels are generated as follows:
- **MODE 1**: During this mode of operation, switches S3 and S6 will be turned ON and the other switches will be OFF. Thus, the diode D1 will conduct current in and the voltage across the load Vs will be equal to E, as shown in Figure 2 (a).
- **MODE 2**: During this mode, switches S1, S3 and S6 will be turned ON and the other switches will be OFF. The diode D1 will be OFF and the voltage across the load Vs will be equal to 2E, as shown in Figure 2 (b).
- **MODE 3**: During this mode, switches S2, S3 and S6 will be turned ON and the other switches will be OFF. The diode D1 will be OFF and the voltage Vs will be equal to 3E, as shown in Figure 2 (c).
- **MODE 4**: During this mode, either all the switches and the diode D1 will be turned ON or all of them will be OFF. Thus the voltage across the load will be equal to 0v, as shown in Figure 2 (d).

The negative levels are generated as follows:
- **MODE 5**: During this mode, switches S4 and S5 will be turned ON and the other switches will be OFF. Thus, the diode D1 will conduct current in and the voltage across the load Vs will be equal to the negative voltage \(-E\), as shown in Figure 2 (e).
- **MODE 6**: During this mode, switches S1, S4 and S5 will be turned ON and the diode D1 will be OFF. The negative voltage \(-2E\) will be obtained across the load, as shown in Figure 2 (f).
- **MODE 7**: During this mode, switches S2, S4 and S5 will be turned ON and the other switches will be OFF. The diode D1 will be OFF and the voltage Vs will be equal to a negative voltage \(-3E\), as shown in Figure 2 (g).

![Figure 2. Operation modes for the proposed 7-level inverter architecture](image-url)
Table 1. Switching states for proposed 7-level inverter

| D1 | S1 | S2 | S3 | S4 | S5 | S6 | Levels  |
|----|----|----|----|----|----|----|---------|
| ON | 0  | 0  | 1  | 0  | 0  | 1  | E       |
| OFF| 1  | 0  | 1  | 0  | 0  | 1  | +2E     |
| OFF| 0  | 1  | 1  | 0  | 0  | 1  | +3E     |
| X  | X  | X  | X  | X  | 1  | 1  | 0       |
| ON | 0  | 0  | 1  | 1  | 0  | -1  |        |
| OFF| 1  | 0  | 0  | 1  | 1  | 0  | -2E     |
| OFF| 0  | 1  | 0  | 1  | 1  | 0  | -3E     |

3. SWITCHING CONTROL STRATEGY

3.1. Phase opposition disposition sinusoidal pulse width modulation

The SPWM technique is widely used in power converters because of its simplicity and strong control technique [17]-[19], it is used to control the output voltage shape of the inverter by changing the duty cycles of the pulses [20]. SPWM is produced by comparing a reference sinusoidal signal of required frequency and a carrier triangular signal of high frequency (in serval KHz) [21], [22]. Conventionally, SPWM uses N-1 carrier signals to produce the output voltage of the N-level inverter [23]. In our case to generate the switching pulses of the proposed 7-level inverter, we used (POD-SPWM) technique in which we compared six carrier signals with equal frequency and amplitudes to a reference sine waveform of 50 Hz frequency. In this POD-SPWM technique, both the three carrier signals above the X- axes and those below the X- axes are in same phase, but are shifted from each other in phase 180 degrees as shown in Figure 4.

In order to produce the SPWM control signals, we have opted for digital technologies to avoid the inconvenience of analog circuits [24]. Digital technologies are more flexible and cheaper, hence the hardware cost of the system is significantly reduced. In our case, we used a microcontroller to produce the six SPWM control signals by varying the duty cycles of SPWM according to a sine lookup table whose frequency (fr=50Hz) is the intended frequency of the sinusoidal signal obtained at the output of the inverter.

Generally, SPWM is generated for one half cycle and it can be used for both positive and negative cycle. In this work the time period desired for half cycle is 10 ms and the second half cycle remain zero. For the switching frequency we used a SPWM frequency of fc=16KHz.

3.2. POD-SPWM flow chart

To generate the six SPWM control signals we used Arduino ATmega which has 15 Pulse-width modulation (PWM) outputs and 6 timers. These timers are used to modify the switching frequency via its registers. Timers 3 and 4 were configured in a way that the frequency of PWMs outputs is set at 16 KHz and that timer 2 generates interruption every 62.5µs.

The program flowchart that has been implemented in microcontroller is presented in Figure 5. Figure 5(a) presents the main function in which the SPWMs outputs and the timer are initialized alongside other functions. Figure 5(b) shows the interrupt function that is generated every 62.5µs by timer 1 in which the sine look up table is declared and each time the interrupt occurs a new value of duty cycle is picked up from the sine look up table. For the positive half cycle (0ms to10ms) the 3 registers OCR3A, OCR3B and OCR3C will be loaded with the duty cycle values to generate SPWM1, SPWM2 and SPWM3 respectively. For the other half cycle (10ms to 20ms) the registers OCR4A, OCR4B and OCR4C will be loaded to
generate SPWM4, SPWM5 and SPWM6 respectively. To achieve the required switching pulses for the six switches, a logical operator was used to convert the SPWM control signals to a proper pulse of each switch. Binary representation of switching operation is presented in Table 2 and Logical equations obtained from the truth table are presented in the table.

![SPWM flow chart](image)

Figure 5. SPWM flow chart

| SPWM1 | SPWM2 | SPWM3 | SPWM4 | SPWM5 | SPWM6 | S1  | S2  | S3  | S4  | S5  | S6  | Levels |
|-------|-------|-------|-------|-------|-------|-----|-----|-----|-----|-----|-----|--------|
| 1     | 0     | 0     | X     | X     | X     | 0   | 0   | 1   | 0   | 0   | 1   | E      |
| 1     | 1     | 0     | X     | X     | X     | 1   | 0   | 1   | 0   | 0   | 1   | +2E    |
| 1     | 1     | 1     | X     | X     | X     | 0   | 1   | 1   | 0   | 0   | 1   | +3E    |
| X     | X     | X     | X     | X     | X     | X   | X   | X   | X   | 0   |     |        |
| X     | X     | X     | 1     | 0     | 0     | 0   | 0   | 1   | 1   | 0   | -E  |        |
| X     | X     | X     | 1     | 1     | 1     | 0   | 1   | 0   | 1   | 1   | 0   | -2E    |
| X     | X     | X     | 1     | 1     | 1     | 0   | 1   | 0   | 1   | 1   | 0   | -3E    |

\[ S_1 = PWM_1 + PWM_2 + PWM_4 + PWM_5 = PWM_2 + PWM_5 \] (3)

\[ S_2 = PWM_1 + PWM_2 + PWM_3 + PWM_4 + PWM_5 + PWM_6 = PWM_3 + PWM_6 \] (4)

\[ S_3 = S_6 = PWM_1 \] (5)

\[ S_4 = S_5 = PWM_4 \] (6)

4. RESULTS AND DISCUSSION

4.1. Global system analysis

In this section, simulation studies of the proposed 7-level topology with and without filter are presented to confirm the workability of the proposed inverter and demonstrate the theoretical analysis, the simulation is carried out in ISIS Proteus and Matlab/Simulink simulator for harmonic analysis. The simulation of 7-level inverter is developed by implementing the circuit diagram shown in Figure 6 using ISIS PROTEUS. The system consists of Arduino microcontroller ATmega2560 used to produce six SPWM control signals, then the gating signals for the six MOSFET switches of the inverter are generated using logic combination of the SPWM signals. The isolation circuit is provided by high speed optocouplers 6N137 to completely isolate the low power part (microcontroller) and the high power part that consists of six MOSFET IRF 840 switches. Those switches are used to convert the applied DC voltage to AC voltage. Moreover, to ensure that the MOSFETs will trigger, we used MOSFET driver IR 2110 designed for bootstrap operation, afterwards, a second order LC filter was used to reduce harmonic content and obtain pure sine wave output at the desired frequency of 50Hz.
Hardware implementation and performance evaluation of microcontroller-based 7-level… (Hajar Chadli)

Six SPWM control signals of 16KHz frequency are generated at the Arduino output as shown in Figure 7 (a). Then, an extra logic circuit is used to generate the six gating pulses of the six switches as shown in Figure 7 (b). The generated output voltage without filter is a 7-level staircase output voltage which nearly identifies itself with sine wave as shown in Figure 8 (a). Figure 8 (b) shows the filtered output voltage which is pure sinusoidal waveform with 50Hz frequency and a peak voltage of 30V.

Harmonic content or total harmonic distortion in the output voltage waveform is often used to characterize the signal quality of electric power system, it can also be used to evaluate the effectiveness of control strategies [25]. The THD value can be calculated using the following,
where, $V_1$ is r.m.s. voltage at the fundamental frequency
$V_n$ is r.m.s voltage of umpteenth harmonic

For harmonic analyses, the percentage of total harmonic distortion (THD) is determined using Matlab Simulink as shown in Figure 9. The THD was first calculated with a purely resistive load of 50Ω then with resistive-inductive load ($R=50Ω$, $L=10mH$). The simulation is done using two switching frequency ($f_c=10KHz$ and $f_c=16KHz$) to analyzes the influence of switching frequency on the inverter performance in terms of THD. The simulation results for R load with and without filter is presented in Figure 10(a) and 10(b), the output voltage and current of the inverter for R-L load without filter is presented in Figure 11(a) and (b), with filter is presented in Figure 12. The Figures 13-15 show the corresponding voltage THD. As shown from the figures the THD value is significantly low for both loads, which complies with the IEEE standard of THD limits.

Figure 9. Matlab simulation model of the 7-level inverter

Figure 10. The 7-level inverter output voltage for resistive load; (a) before filtering and (b) after filtering
Figure 11. These figures are; (a). The inverter output voltage for R-L load before filtering and (b) the output current before filtering

Figure 12. (a) The inverter output voltage for R-L load after filtering, (b) the output current after filtering

Figure 13. FFT analysis of the inverter output voltage for R load; (a) before filtering and (b) after filtering
The THD value for both loads with and without filter using the two switching frequencies is presented in Table 3. The table clearly shows that the minimum value of the proposed inverter THD is obtained for resistive load at 16KHz switching frequency. Which means that by increasing the switching frequency, the harmonic in the output signal can be reduced, and it is observed that the THD value is reduced by more than 50 percent using filter.

![Figure 14. FFT analysis of the inverter for R-L load before filtering](image)

(a) output voltage and (b) output current

![Figure 15. FFT analysis of the inverter for R-L load after filtering](image)

(a) output voltage and (b) output current

FFT analysis after filtering

To prove the merits of the proposed inverter, a comparison of the proposed topology with the other existing topologies mentioned in the literature, based on the number of switches, total harmonic distortion (THD) and number of DC sources is presented in Table 4. As shown in the table, the new 7-level inverter architecture provides a pure sinusoidal voltage with very low THD using fewer components compared to conventional and others topologies.

Table 3. %THD comparison of the proposed 7-level inverter topology

|                | Without filter | With filter |
|----------------|----------------|-------------|
| F(KHz)         | 10KHz          | 16KHz       | 10KHz | 16KHz |
| R              | 3.70           | 2.49        | 0.50  | 0.22  |
| R-L voltage    | 4              | 2.57        | 0.52  | 0.22  |
| R-L current    | 3.51           | 2.31        | 0.51  | 0.21  |

To prove the merits of the proposed inverter, a comparison of the proposed topology with the other existing topologies mentioned in the literature, based on the number of switches, total harmonic distortion (THD) and number of DC sources is presented in Table 4. As shown in the table, the new 7-level inverter architecture provides a pure sinusoidal voltage with very low THD using fewer components compared to conventional and others topologies.

Table 4. Comparison between the proposed 7-level inverter and other inverters

| Topologies                           | Number of switches | Number of DC sources | THD%  |
|--------------------------------------|--------------------|----------------------|-------|
| Conventional cascaded 7-level inverter [7] | 12                 | 3                    | 21.84 |
| 7-level MLI proposed in [15]         | 7                  | 2                    | 5     |
| 7-level MLI proposed in [16]         | 8                  | 3                    | 13.66 |
| The new proposed 7-level inverter    | 6                  | 3                    | 2.49  |
4.2. Validation Experimental

To validate the workability of the proposed topology, an experimental prototype was implemented to confirm the simulation results as shown in Figure 16. The principal required components used to implement the proposed 7-level inverter are presented in Table 5. For the POD-SPWM generation, ARDUINO ATmega2560 was used to produce the SPWM control signals with a switching frequency of 16KHz as shown in Figure 17. As shown in Figure 18(a) and 18(b), the seven levels output voltage is successfully produced and the filtered output voltage is a pure sine wave with maximum voltage magnitude of 30V and 50Hz frequency. Figure 19 shows the harmonic spectrum for the output voltage of the inverter derived from the experimental prototype. As shown in the figure, the harmonic amplitudes are all below 1% of the fundamental amplitude, except the 3rd harmonic with an amplitude of 1%. The experimental results much with the simulation results, which confirm that the system is working as intended.

Table 5. Required components used to implement the proposed 7-level inverter

| Component name   | Specification                                                                 |
|------------------|-------------------------------------------------------------------------------|
| Microcontroller  | ARDUINO ATmega 2560                                                          |
| MOSFET switches  | MOSFET IRF 840: Power MOSFET (VDSS = 500V, RDS(on) = 0.85 ohm, ID =8.0A)      |
| MOSFET driver    | IRF 840: Power MOSFET (VDSS = 500V, RDS(on) = 0.85 ohm, ID =8.0A)             |
| Optocoupler      | 6N137: High Speed Optocoupler, 10 M bd                                      |
| Diode            | MUR 1560: Fast recovery diode, 15A, 600V, TO-220A                            |
| DC Source        | Tree DC sources of 10V                                                        |
| Load             | R=50Ω                                                                         |
| LC Filter        | L= 80 mH, C=47µF                                                             |

Figure 16. Laboratory setup of the proposed 7-level inverter

Figure 17. SPWM control signals
5. CONCLUSION

This paper describes the design and real-time implementation of a new digital POD-SPWM based 7-level inverter architecture. The advantages of the proposed topology are emphasized with the reduction of power components. Therefore, the manufacturing cost, the size as well as the complexity of control strategy are greatly reduced. Digital POD-SPWM technique using ARDUINO microcontroller ATmega2560 has been used to enhance the performance of the inverter by reducing the total harmonic distortion and generating a high quality output voltage. The designed 7-level inverter is analyzed and simulated using Matlab Simulink and ISIS Proteus. The simulation is done using two switching frequency to analyzes the influence of the switching frequency on the inverter performance in terms of THD. In conclusion, by increasing the switching frequency, the harmonic in the output signal can be reduced. The inverter efficiently is experimentally confirmed by the simulation and the laboratory experimental results. The results show that the designed inverter total harmonics distortion (THD) is reduced as compared to the existing structures and a pure sine wave with a frequency of 50Hz and THD of 0.22% is obtained at the filter output, which complies with the IEEE standard.

REFERENCES

[1] W. Sean, W. H. Keith, and I. Takehiro, “Strategic analysis of the Kyoto Protocol,” 2007 IEEE International Conference on Systems, Man and Cybernetics, 2007, pp. 1806-1811, doi: 10.1109/ICSMC.2007.4413880.
[2] G. Jayaraju and G. Sambasiva Rao, “Intelligent controller based power quality improvement of microgrid integration of photovoltaic power system using new cascade multilevel inverter,” International Journal of Electrical and Computer Engineering (IJECE), vol. 9, no. 3, pp. 1514-1523, 2019, doi: 10.11591/ijece.v9i3.pp1514-1523.
[3] A. Abdulrazzaq and A. H. Ali, “Efficiency Performances of Two MPPT Algorithms for PV System With Different Solar Panels Irradiiances,” International Journal of Power Electronics and Drive System (IJPEDS), vol. 9, no. 4, pp. 1755-1764, Dec 2018, doi: 10.11591/ijpeds.v9.i4.pp1755-1764.
[4] S. Y. Sim, et al., “Enhance Cascaded H-Bridge Multilevel Inverter with Artificial Intelligence Control,” Indonesian Journal of Electrical Engineering and Computer Science (IJEECS), vol. 11, no. 1, pp. 105-112, 2018, doi: 10.11591/ijeeecs.v11.i1.pp105-112.

[5] F. E. Hoyos Velasco, C. I. Hoyos Velasco, and J. E. Candelo-Becerra, “DC-AC power inverter controlled analogically with zero hysteresis”, International Journal of Electrical and Computer Engineering (IJEECE), vol. 9, no. 6, pp. 4767-4776, 2019, doi: 10.11591/ijeece.v9i6.pp4767-4776.

[6] L. Jih-Sheng and Z. P. Fang, “Multilevel converters—a new breed of power converters,” IEEE Transactions on Industry Applications, vol. 32, no. 3, pp. 509-517, 1996, doi: 10.1109/28.502161.

[7] S. Umashankar, T. S. Sreedevi, V. G. Nithya, and D. Vijayakumar, “A New 7-Level Symmetric Multilevel Inverter with Minimum Number of Switches,” Hidayi publishing corporation, pp. 1-9, 2013, doi: 10.1155/2013/476876.

[8] Z. P. Fang, “A generalized multilevel inverter topology with self voltage balancing,” IEEE Transactions on Industry Applications, vol. 37, no. 2, pp. 611-618, 2001, doi: 10.1109/28.913728.

[9] M. Vijeh, M. Rezanejad, E. Samadaei, and K. Bertilsson, “A General Review of Multi-level Inverters Based on Main Submodules: Structural Point of View,” IEEE Transactions on Industry Applications, vol. 34, no. 10, pp. 9479-9502, 2019, doi: 10.1109/IA.2018.2890649.

[10] S. Kim, S. Narasimha, and S. Reddy Salkuti, “A new multilevel inverter with reduced switch count for renewable power applications,” International Journal of Power Electronics and Drive System (IJPEDS), vol. 11, no. 3, pp. 2145-2153, 2020, doi: 10.11591/ijped.v11.i4.pp2145-2153.

[11] H. Chadli, Z. Jebri, S. Chadli, A. Tahani, and A. Azizi, “Design and implementation of a novel five-level inverter topology,” IET Power Electronics, vol. 7, no. 9, 2014, doi: 10.1049/iet-pel.2013.0659.

[12] S. Nagaraja Rao, D. V. Ashok Kumar, and Ch. Sai Babu, “Grid Connected Distributed Generation System with High Voltage Gain Cascaded DC-DC Converter Fed Asymmetric Multilevel Inverter Topology,” International Journal of Electrical and Computer Engineering (IJEECE), vol. 8, no. 6, pp. 4047-4059, Dec. 2018, doi: 10.11591/ijeece.v8i6.pp4047-4059.

[13] V. S. Prasadrao and K. V Joshi Manohar, “Grid Interconnection of PV System Using Symmetric and Asymmetric MLI Topology,” International Journal of Power Electronics and Drive System (IJPEDS), vol. 9, no. 4, pp. 1616-1623, 2018, doi: 10.11591/ijped.v9i4.pp1616-1623.

[14] C. R. Balamurugan, S. P. Natarajan, V. Padmathilagam, and T. S. Anandhi, “Design of a New Three Phase Hybrid H-bridge and H-Type FCMLI for Various PWM Strategies,” International Journal of Advances in Applied Science (IJAAAS), vol. 4, no. 3, pp. 82-89, 2015, doi: 10.11591/ijaaas.v4.i3.pp82-89.

[15] P. Maheshkar and P. P. Gajbhiye, “Switched Capacitor Seven level inverter with less components,” 2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE), Vellore, India, 2020, pp. 1-5, doi: 10.1109/ic-ETITE47903.2020.443.

[16] M. S. Varna and J. Jose, “A novel seven level inverter with reduced number of switches,” , In 2014 IEEE 2nd International Conference on Electrical Energy Systems, 2014, pp. 294-299, doi: 10.1109/ICEES.2014.6924184.

[17] M. R. Ruman, D. Paul, A. K. Sarker, A. Iqbal, and S. Barua, “Design and Implementation of SPWM Inverter,” 2019 International Conference on Computing, Communication, and Intelligent Systems, 2019, pp. 490-494, doi: 10.1109/ICCCSIS48478.2019.8974542.

[18] C. R. Balamurugan, S. P. Natarajan, R. Bensraj, and B. Shamhi, “A Review on Modulation Strategies of Multi Level Inverter,” Indonesian Journal of Electrical Engineering and Computer Science (IJEECS), vol. 3, no. 3, pp. 681-705, 2016, doi: 10.11591/ijeeecs.V3.I3.PP681-705.

[19] C. R. Balamurugan and R. Bensraj, “Analysis of Various Carriers Overlapping PWM Strategies for a Single Phase Ternary Multilevel Inverter,” International Journal of Applied Power Engineering (IAPE), vol. 7, no.1, pp. 27-39, 2018, doi: 10.11591/ijape.v7.i1.pp27-39.

[20] O. Salama, A. Tabayaoui, and M. Benchagra, “Control Methods on Three-phase Power Converters in Photovoltaic Systems,“ International Journal of Power Electronics and Drive System (IJPEDS), vol. 9, no.4, pp. 1851-1865, 2018, doi: 10.11591/ijped.v9i4.pp1851-1865.

[21] F. E. H. Velasco, C. I. H. Velasco, and J. E. Candelo-Becerra, “DC-AC power inverter controlled analogically with zero hysteresis,” International Journal of Electrical and Computer Engineering (IJEECE), vol. 9, no. 6, pp. 4767-4776, 2019, doi: 10.11591/ijeece.v9i6.pp4767-4776.

[22] Y. Babkraji, A. Naddami, and M. Hilal, “A Smart Cascaded H-bridge Multilevel Inverter with an Optimized Modulation Techniques Increasing the Quality and Reducing Harmonics,” International Journal of Power Electronics and Drive System (IJPEDS), vol. 10, no. 4, pp. 1852-1862, 2019, doi: 10.1007/s13878-019-10033-1.

[23] M. Khatib, R. El Bachiri, M. Boussetta, and K. El Hammoumi, “A Multicarrier PWM Technique for Five Level Inverter Connected to the Grid,” International Journal of Power Electronics and Drive System (IJPEDS), vol. 9, no. 4, pp. 1774-1783, 2018, doi: 10.11591/ijped.v9i4.pp1774-1783.

[24] L. Hassaine and M. R. Bengourina, “Design and digital implementation of power control strategy for grid connected photovoltaic inverter,” International Journal of Power Electronics and Drive System (IJPEDS), vol. 10, no. 3, pp. 1564-1574, 2019, doi: 10.11591/ijped.v10i3.pp1564-1574.

[25] Yusni S. Ahmad Tarmizi, Azrani Jidin, Kasrul Abdul Karim, and T. Sutikno, “A simple constant switching frequency of direct torque control of brushless DC motor,” International Journal of Power Electronics and Drive System (IJPEDS), vol. 10, no. 1, 2019, doi: 10.11591/ijped.v10i1.pp10-18.

Hardware implementation and performance evaluation of microcontroller-based 7-level... (Hajar Chadli)