ABSTRACT

Neuromorphic devices and systems have attracted attention as next-generation computing due to their high efficiency in processing complex data. So far, they have been demonstrated using both machine-learning software and complementary metal-oxide-semiconductor-based hardware. However, these approaches have drawbacks in power consumption and learning speed. An energy-efficient neuromorphic computing system requires hardware that can mimic the functions of a brain. Therefore, various materials have been introduced for the development of neuromorphic devices. Here, recent advances in neuromorphic devices are reviewed. First, the functions of biological synapses and neurons are discussed. Also, deep neural networks and spiking neural networks are described. Then, the operation mechanism and the neuromorphic functions of emerging devices are reviewed. Finally, the challenges and prospects for developing neuromorphic devices that use emerging materials are discussed.

INTRODUCTION

Neuromorphic computing has higher efficiency in processing complex information compared with the von Neumann computing that is used in conventional digital computers (Zidan et al., 2018). Conventional von Neumann computing requires a large amount of data transmission between central processing units (CPUs) and main memory units. The exchange increases power consumption and data processing time; these problems are called the von Neumann bottleneck (Merolla et al., 2014; Backus, 1978). These problems of von Neumann computing may become serious when processing complex information. In contrast, the human brain is composed of synapses and neurons, and combines memory with computing in the same unit, so highly efficient data processing ability can be achieved (Kuzum et al., 2013; Wang et al., 2017b). So far, neuromorphic computing systems have been developed using machine-learning software and complementary metal-oxide-semiconductor (CMOS)-based hardware technologies to emulate the brain (Indiveri et al., 2006; Chicca et al., 2003). However, these approaches have drawbacks in power consumption and learning speed.

Realization of efficient neuromorphic computing systems requires development of neuromorphic devices that can emulate the functions of synapses and neurons. In neuromorphic hardware systems, neural networks can be divided into deep neural networks (DNNs) and spiking neural networks (SNNs). DNNs require artificial synapses that have analog conductance modulation characteristics because the conductance of synapses is adjusted during training by backpropagation (Burr et al., 2015; Yu, 2018). In SNNs, artificial synapses are required to emulate the spike-timing-dependent plasticity (STDP) that is used for unsupervised learning (Roy et al., 2019). Therefore, various types of memory devices have been evaluated to implement the function of synapses (Kim et al., 2018; Im et al., 2020). Artificial synapses can be categorized into two- and three-terminal devices. Two-terminal devices such as memristors, ferroelectric tunnel junctions (FTJs), and phase change memories (PCMs) have been researched as artificial synapses (Jang et al., 2019a; Li et al., 2020a; Kuzum et al., 2012a). Also, three-terminal devices including electrochemical transistors, ferroelectric transistors, and charge-trapping transistors have been researched as artificial synapses (Nikam et al., 2019; Chou et al., 2020; Kim et al., 2020). Neural networks require emulation of the function of neurons; these functions have been achieved using memristors, PCMs, threshold switching devices, and ferroelectric transistors (Hua et al., 2019; Tuma et al., 2016; Mulaosmanovic et al., 2018a). The functions of biological synapses and neurons are successfully demonstrated in emerging memory devices, which can realize the neural networks for neuromorphic computing.
Here, we review and discuss recent development of emerging memory-based neuromorphic devices. First, we describe the functions of biological synapses and neurons, and discuss neural networks such as DNNs and SNNs. Then, we review artificial synapses for DNNs and SNNs by categorizing the types of devices into two- and three-terminal devices. Also, we introduce recent development of artificial neurons based on memristors, PCMs, threshold switching devices, and ferroelectric transistors. Finally, we present a summary and challenges for development of each device technology.

**BIOLOGICAL SYNAPSES AND NEURONS**

The parallel and energy-efficient data processing capability of a brain is realized by massive interconnection of \(~10^{11}\) neurons and \(~10^{15}\) synapses in the neocortex, which perform memory and learning (Pakkenberg and Gundersen, 1997; Pakkenberg et al., 2003). Neurons are the basic information processing units in a biological brain, which consist of a soma (i.e., cell body), dendrites, and axons (Figure 1A). Dendrites and axons are both branched extensions of soma, but their functions are different. The dendrite receives information from the pre-synaptic neuron, and the axon transmits information to the post-synaptic neuron. The neuron can receive and transmit complex spatiotemporal information. When dendrites receive a signal from the axon terminal of the pre-synaptic neuron, the soma integrates the signal and generates action potentials (Figure 1B). The processes of signal integration and generation in biological neurons have been represented using diverse models such as integrate-and-fire, Hodgkin-Huxley, and leaky-integrate-and-fire models (Burkitt, 2006; Ma and Tang, 2017). In the leaky-integrate-and-fire model, one of the most studied neuron models, the soma generates an action potential only when the input spikes exceed a threshold value (Burkitt, 2006). The potential in the post-synaptic neuron decays over time (i.e., leaks), so to reach the threshold value, the input spikes should be nearly synchronous. After action potentials are generated, the signals are transmitted along the axon. When the signals arrive at the end of the axon, they are delivered through the synapse in the form of a chemical reaction or electrical signals, to the dendrite of the post-synaptic neuron (Pereda, 2014).

A synapse is a microscopic gap between two neurons. Neurons communicate with each other through synapses. In this process, synapses are responsible for processing and memorizing the information about signals from neurons. Synaptic transmission can entail either chemical reaction or electrical signals, so synapses can be divided into two types: chemical and electrical synapses (Pereda, 2014). Here we will only focus on chemical synapses, which are mainly found in humans. A chemical synapse has three parts: pre-synaptic terminal, post-synaptic terminal, and synaptic cleft, which is the space between pre- and post-synaptic neurons (Figure 2A). Synaptic transmission starts with the opening of calcium ion channels in the pre-synaptic neuron, which is triggered by the action potentials (Lamprecht and LeDoux, 2004). After the opening of calcium ion channels, the calcium ions diffuse into the pre-synaptic neuron and cause synaptic vesicles to release neurotransmitters. Then, neurotransmitters diffuse across the synapse and bind to receptors on the dendrite of the post-synaptic neuron; this process results in opening of sodium ion channels. The opening of the sodium ion channel causes sodium ions to diffuse into the dendrite of the post-synaptic neuron. Finally, the membrane potential of the post-synaptic neuron is changed by the amount of sodium ion uptake, and the soma generates an action potential when the membrane potential exceeds a threshold. The connection strength between two neurons is referred to as the synaptic weight and is dependent on the recent stimulation history of the synapse (Magee and Grienberger, 2020). This
activity-dependent change in synaptic weight is believed to be due to synaptic plasticity, which is suggested in Hebb’s postulate stating that continuous and repeated stimulation of pre-synaptic neurons can increase the synaptic weight; this process is called Hebbian learning (Caporale and Dan, 2008; Markram et al., 2011). Synaptic plasticity can be classified as short-term plasticity (STP) or long-term plasticity (LTP) according to the duration for which it is retained. In STP, synaptic weights are temporarily changed for milliseconds to a few minutes (Zucker and Regehr, 2002). The most common synaptic functions in STP are paired-pulse facilitation/depression (Atluri and Regehr, 1996). Consecutive pre-synaptic spikes can either increase or decrease the concentration of calcium ions in the pre-synaptic neuron, which results in amplified or attenuated change in post-synaptic potential or current. On the contrary, LTP is a long-term change in synaptic weight that is maintained for several hours or longer (Figure 2B) (Bliss and Lømo, 1973; Domenici et al., 1998). Due to its long-lasting properties, LTP is thought to be one of the most important functions in learning and memory (Lynch, 2004). LTP is induced by repeated and/or strong pre-synaptic spikes, which may cause changes in the size and number of the dendrites and/or receptors (Lamprecht and LeDoux, 2004). STP can be transformed to LTP by controlling the rate and/or intensity of the spikes generated from the pre-synaptic neurons (Mansuy et al., 1998; James et al., 2009).

Synaptic weight can also be changed by the temporal relationship between the pre- and post-synaptic spikes; this phenomenon is STDP (Figure 2C) (Abbott and Nelson, 2000; Citri and Malenka, 2008). Although
there are numerous types of synaptic plasticity including spike-rate-dependent plasticity (SRDP) and heterosynaptic plasticity, we will focus on the STDP because it has been generally adopted in artificial neural networks. STDP can be found in various shapes and forms depending on the shape of the stimulating spike or the type of synapse (Kepecs et al., 2002; Li et al., 2014; Sharbati et al., 2018). The direction of the change in synaptic weight can be determined by the temporal order of the pre- and post-synaptic spikes. In some cases, the direction of the synaptic weight change is only determined by the relative timing of the pre- and post-synaptic spikes, and this dependency results in symmetric Hebbian or symmetric anti-Hebbian learning rule (Li et al., 2014). A biological example of the STDP with asymmetric Hebbian learning rule can be found in the hippocampus (Figure 2D) (Bi and Poo, 1998). In hippocampal neurons of rat, the synaptic weight increases when a pre-synaptic spike arrives at the synapse before the post-synaptic spike. On the contrary, the synaptic weight decreases when a post-synaptic spike arrives before the pre-synaptic spike (Bi and Poo, 1998).

NEURAL NETWORK

Deep Neural Network

Neural networks consist of many neuron layers including input, hidden, and output neurons (Ielmini and Ambrogio, 2019). Each neuron is connected to all neurons in the next neuron layer by synapses (Figure 3A). In DNNs, synaptic weights of synapses (i.e., connection strength) are adjusted using backpropagation algorithms during a training process (Burr et al., 2015). DNNs have been successfully implemented using software and CMOS-based hardware, such as graphic processing units (GPUs) and CPUs. However, in these DNNs, synaptic weights are transferred between the processor and memory units, so the networks require a long time for training and consume a large amount of energy (Zidan et al., 2018; Ambrogio et al., 2018). DNNs that use artificial synapese may overcome these problems because each artificial synapse can emulate weight update characteristics of the biological synapse in a single device (Burr et al., 2015, 2017). The conductance of the artificial synapse can be used as the synaptic weight. The use of artificial synapses that have weight update characteristics can accelerate the training process and reduce power consumption (Ambrogio et al., 2018). Synaptic weight multiplies the input from pre-synaptic neuron while transferring the signal to the post-synaptic neuron (Ielmini and Ambrogio, 2019). This process enables implementation of algorithms for the summation operation (Figure 3B). During training, the synaptic weights are modified to desired values by a backpropagation algorithm. To let the synaptic weights approach the desired values as nearly as possible, artificial synapses need to have a gradual and linear synaptic weight update characteristic; linear conductance change with >100 states is required (Yu, 2018).

Spiking Neural Network

SNNs have attracted research interests for the next generation of neural networks (Maass, 1997). Compared with DNNs, the SNNs can realistically emulate the biological neural networks using biological models of the neuron to perform information coding and computation with the spatiotemporal signal processing. Neurons communicate with each other by exchanging sparse and binary spikes, and information is
transferred between neurons by the frequency of spikes (Figure 3C) (Abeles et al., 1993; Hao et al., 2020). Thus, the temporal correlation between spikes in neurons is important in SNNs. These SNNs have several advantages for neuromorphic computing. The neurons in SNNs are typically silent and only active when they transmit or receive spikes (Roy et al., 2019). This computational paradigm is called event-based processing, which enables energy-efficient information processing (Roy et al., 2019). In contrast, the output layers in DNNs are sequentially processed. Each layer needs time to wait to perform the computation until the output of the previous layer is processed; this sequential process can lead to a recognition delay in the neural networks. SNNs have the advantage that they can process data in continuous time by firing spikes that show certain spatiotemporal correlations (Camuñas-Mesa et al., 2019); this is an advantage over sequential processing in DNNs.

Neurons are an important part to process the information. The neurons receive spatiotemporal signals that show the shape of the spikes from pre-synaptic neurons and transmit signals to post-synaptic neurons (Bean, 2007). The leaky-integrate-and-fire model has been applied to SNN-based neuromorphic systems because its low complexity facilitates practical application. Also, the leaky-integrate-and-fire model is considered for the neuromorphic systems because it can simultaneously emulate the integration/fire functions of spikes with spatiotemporal correlation (Yang et al., 2020). Application of SNNs for neuromorphic computing requires learning rules different from those used in DNNs. STDP has been investigated as a learning rule for the SNNs and specifically spotlighted for unsupervised training based on SNNs (Diehl and Cook, 2015). Researches to emulate STDP with various forms and to apply it to SNNs have been performed, and we will cover the contents in the section Artificial Synapses Based on Emerging Materials.

Various researches have been conducted to introduce SNNs as neural networks for neuromorphic computing, but problems remain to be solved. One main issue is the lack of efficient training algorithms and well-established datasets. For DNNs, the availability of numerous datasets has enabled training of a complex deep learning process based on backpropagation learning algorithms (Camuñas-Mesa et al., 2019). However, the training algorithms for DNNs are not directly used for SNNs (Tang et al., 2019). Spiking neurons that fire discrete spikes have discontinuous functionality that cannot be differentiable, so it is difficult to apply backpropagation algorithms based on gradient descent that is widely used for DNNs (Roy et al., 2019; Hao et al., 2020). Therefore, to properly use the SNNs for neuromorphic computing, it is essential to develop efficient learning algorithms that can consider the spatiotemporal correlations.

ARTIFICIAL SYNAPSES BASED ON EMERGING MATERIALS

Artificial Synapses for DNNs

Overview

Application of DNNs for high recognition accuracy requires development of artificial synapses with ideal synaptic properties (Yu, 2018). The synaptic properties of artificial synapses, such as dynamic range, multi-level states, symmetry/linearity of weight update, and retention/endurance properties can affect the accuracy of DNNs (Yu et al., 2015; Chen et al., 2017). Dynamic range is the ratio between the maximum and minimum conductance of artificial synapses. The large dynamic range is required to implement high recognition accuracy in neural networks (Yu, 2018). In DNNs, synaptic weights are adjusted during training process. For this process, an increase in the number of data states could improve learning capability and accuracy (Chen et al., 2018b). The weight update characteristics should be linear and symmetric to change the synaptic weight to the desired value during the training process (Jang et al., 2015; Jerry et al., 2018). Also, artificial synapse should have long data retention and high cycle endurance (Yu, 2018). Various types of emerging memory devices have been investigated to achieve the requirement of artificial synapses (Table 1).

Two-Terminal Devices for DNNs

Two-terminal devices have a simple structure composed of active material sandwiched between two electrode layers. The conductance of the active material can be changed by applying voltage. This conductance modulation can be used to emulate the synaptic weight update characteristics. Due to simple structure and conductance modulation characteristics, various two-terminal devices such as memristors, PCMs, and FTJs have been researched as artificial synapses (Ge et al., 2020; Boybat et al., 2018; Li et al., 2020a; Chen et al., 2018a). This section reviews the device characteristics and switching mechanism of two-terminal artificial synapses for DNNs.
Memristors have been evaluated as emerging memory for artificial synapses because of their advantages such as high scalability, fast operation, and low-power consumption (Wong et al., 2012; Pan et al., 2014). The memristors are operated through conductance change, which is originated from the formation of conductive paths or modulation of oxygen vacancies distribution in the active layer by application of voltage (Pan et al., 2014). The conductance change from high-resistance state (HRS) to low-resistance state (LRS) is called a set process, whereas conductance change from LRS to HRS is called a reset process. These conductance change behaviors of memristors depend on the types of materials, operation mechanism, and device structures. A memristor composed of carboxymethyl iota-carrageenan (C\textsubscript{icC}) with Ag nanoclusters could implement synaptic weight update characteristics of DNNs (Ge et al., 2020). A C\textsubscript{icC}:Ag layer was deposited using spin-coating, and nanopores were formed in the C\textsubscript{icC}:Ag layer by adding acetic acid in the solution. In this memristor, a nanoporous C\textsubscript{icC}:Ag layer was used as a resistive switching layer. The deposition of Ag top electrode on nanoporous C\textsubscript{icC}:Ag can make a cone-shaped contact between the electrode and the switching layer, and this contact can lead to controllable and confined filament growth (Figure 4A). The memristor showed uniform resistive switching behavior with a small variation in set voltage (Figure 4B). Potentiation and depression characteristics with 250 conductance states were demonstrated by applying pulses that had increasing amplitudes (Figure 4C). The potential of a memristor based on C\textsubscript{icC}:Ag as an artificial synapse was confirmed by a simulation of neural networks. In the simulation of neural networks, recognition accuracy for Modified National Institute of Standards and Technology (MNIST) dataset was 87%. PCM is another promising candidate for artificial synapse. The PCM is composed of a phase change material sandwiched between two electrodes. Phase change materials such as Ge\textsubscript{2}Sb\textsubscript{2}Te\textsubscript{5} (GST),

| Device Type          | Structure                   | Operation Voltage | Operation Speed | Dynamic Range | Number of States | Power Consumption | Endurance | Ref.                  |
|----------------------|-----------------------------|------------------|----------------|---------------|----------------|-----------------|-----------|----------------------|
| Two-terminal devices | Memristors                  | Ag/C\textsubscript{icC}:Ag/ITO | 1 V−0.4 V      | 20 µs/20 µs   | 30             | NA              | 10\textsuperscript{4} | Ge et al., 2020    |
|                      |                             | Ag/Ge/ε/p-Si     | 5 V−3 V        | 5 μs/5 µs     | 100            | 200             | NA        | 10\textsuperscript{9} | Choi et al., 2018  |
|                      | Phase change memory         | TiN/GST/TiN      | 0.9 V/4 V      | 6 μs/6 µs     | ~20            | 100             | 50 pJ     | 10\textsuperscript{7} | Kuzum et al., 2012a |
|                      | Ferroelectric tunnel junctions | Pt/BTO/SNTO     | 1.3 V−1.8 V    | 50 ns/50 ns   | ~12            | 200             | 0.2~146 fJ | 10\textsuperscript{5} | Li et al., 2020a   |
|                      |                             | TiN/HfZrO\textsubscript{2}/Pt | 3 V−3 V        | 100 ns/100 ns | ~4             | 38              | ~1.8 pJ   | 2×10\textsuperscript{2} | Chen et al., 2018a |
| Three-terminal devices | Electrochemical transistors | Pt/Si/L\textsubscript{3}PO\textsubscript{4}S\textsubscript{e}x/LiCoO\textsubscript{3} | 1.5 V−1.5 V    | 1 s/1 s       | ~19            | 90              | NA        | ~7×10\textsuperscript{2} | Nikam et al., 2019 |
|                      |                             | PEDOT/PSS/Naflon/PEDOT/PSS/PEI | 1.5 mV/−1.5 mV | 1 s/1 s       | ~2             | 500             | ~10 pJ    | ~5×10\textsuperscript{1} | van de Burgt et al., 2017 |
|                      | Ferroelectric transistors    | IGZO/HfZrO\textsubscript{2}/TiN | 4.3 V−3.6 V    | 10 ms/10 ms   | 14.4           | 64              | NA        | ~10\textsuperscript{4} | Kim and Lee, 2019  |
|                      |                             | Poly-GeSn/Ta\textsubscript{2}O\textsubscript{5}/HfZrO\textsubscript{2}/TiN | −8 V/8 V      | 3 μs/3 µs     | 9.6            | 80              | NA        | NA       | Chou et al., 2020    |
|                      | Charge-trapping transistors | IGZO:Al NPs/Al\textsubscript{2}O\textsubscript{3}/p-Si | −4.5 V/1.5 V   | 1 ms/1ms      | 1.2            | 600             | NA        | NA       | Kim et al., 2020a    |
|                      |                             | CNT/SiO\textsubscript{2}/Au/SiO\textsubscript{2}/Pd | −8 V/8 V      | 5 ms/100 ms   | ~50            | 120             | NA        | NA       | Kim et al., 2017     |

Table 1. Summary of Structures and Characteristics for Artificial Synapses

Memristors have been evaluated as emerging memory for artificial synapses because of their advantages such as high scalability, fast operation, and low-power consumption (Wong et al., 2012; Pan et al., 2014). The memristors are operated through conductance change, which is originated from the formation of conductive paths or modulation of oxygen vacancies distribution in the active layer by application of voltage (Pan et al., 2014). The conductance change from high-resistance state (HRS) to low-resistance state (LRS) is called a set process, whereas conductance change from LRS to HRS is called a reset process. These conductance change behaviors of memristors depend on the types of materials, operation mechanism, and device structures. A memristor composed of carboxymethyl iota-carrageenan (C\textsubscript{icC}) with Ag nanoclusters could implement synaptic weight update characteristics of DNNs (Ge et al., 2020). A C\textsubscript{icC}:Ag layer was deposited using spin-coating, and nanopores were formed in the C\textsubscript{icC}:Ag layer by adding acetic acid in the solution. In this memristor, a nanoporous C\textsubscript{icC}:Ag layer was used as a resistive switching layer. The deposition of Ag top electrode on nanoporous C\textsubscript{icC}:Ag can make a cone-shaped contact between the electrode and the switching layer, and this contact can lead to controllable and confined filament growth (Figure 4A). The memristor showed uniform resistive switching behavior with a small variation in set voltage (Figure 4B). Potentiation and depression characteristics with 250 conductance states were demonstrated by applying pulses that had increasing amplitudes (Figure 4C). The potential of a memristor based on C\textsubscript{icC}:Ag as an artificial synapse was confirmed by a simulation of neural networks. In the simulation of neural networks, recognition accuracy for Modified National Institute of Standards and Technology (MNIST) dataset was 87%. PCM is another promising candidate for artificial synapse. The PCM is composed of a phase change material sandwiched between two electrodes. Phase change materials such as Ge\textsubscript{2}Sb\textsubscript{2}Te\textsubscript{5} (GST),
GeTe/Sb$_2$Te$_3$, and Ag$_3$In$_5$Sb$_{30}$Te$_{30}$ have been used for PCM. The most widely researched structure of PCM has a pillar-structured heater between the phase change material and the bottom electrode, which is called a mushroom cell (or T cell). The conductance of PCM can be changed by reversible phase transformation between crystalline (high-conductance) and amorphous (low-conductance) phases (Figure 4D) (Boybat et al., 2018). For the reset process, a short current pulse with a high amplitude is applied. During this process, a significant portion of the phase change material is transformed from crystalline to amorphous phase. For the set process, a current pulse that can increase the temperature above the crystallization temperature is applied; this process induces recrystallization of the amorphous region (Wong et al., 2010). The recrystallization is affected by the amplitude and duration of the pulse, and by the number of applied pulses (Boybat et al., 2018). By progressive crystallization of amorphous region, PCM can achieve multilevel conductance characteristics. PCM that used GST as the phase change material demonstrated weight update characteristics; the device conductance of PCM increased when programming current pulses were applied (Figure 4E) (Boybat et al., 2018). The amplitude of programming pulse was varied from 50 to

---

**Figure 4. Two-Terminal Artificial Synapses for DNNs**
(A) Schematic illustration of Ge:C:Ag-based memristor during switching.
(B) Resistive switching behaviors and set voltage variation of Ge:C:Ag-based memristor. Reproduced with permission (Ge et al., 2020). Copyright 2020, The Royal Society of Chemistry.
(C) Potentiation/depression characteristics of Ge:C:Ag-based memristor. Reproduced with permission (Ge et al., 2020). Copyright 2020, The Royal Society of Chemistry.
(D) Schematic operation mechanism of PCM. The crystalline region can be gradually increased by application of potentiation pulses.
(E) The potentiation characteristics of PCM based on GST with different programming current amplitudes ($I_{prog}$). Reproduced with permission (Boybat et al., 2018). Copyright 2018, Springer Nature.
(F) Gradual reset and set characteristic of PCM based on GST. Gradual reset is performed by using pulses with incremental amplitude from 2 to 4 V (20-mV voltage steps). Gradual set is performed by using staircase pulse scheme including 20 pulses for each voltage step (0.5, 0.6, 0.7, 0.8, and 0.9 V). Reproduced with permission (Kuzum et al., 2012a). Copyright 2012, American Chemical Society.
(G) Schematic illustration of a FTJ-based artificial synapse with Pt/BaTiO$_3$ (BTO)/Nb-doped SrTiO$_3$ (SNTO) structure.
(H) Multiple conductance-voltage (G-V) hysteresis loop as a function of pulse width.
(I) Potentiation and depression characteristics with 200 states for 500 cycles. Positive voltage (1.3 V, 50 ns) and negative voltage pulses (~1.75, 50 ns) pulses were used for potentiation and depression operation, respectively. Reproduced with permission (Li et al., 2020a). Copyright 2020, John Wiley & Sons, Inc.
120 μA. When the number of programming current pulses increased, the change in the conductance decreased and eventually saturated. Weight update characteristics of PCM were improved using voltage pulses with incremental amplitudes (Kuzum et al., 2012a). Application of voltage pulses with increasing amplitudes achieved conductance modulation through 100 steps for both potentiation and depression operations (Figure 4F). The reproducibility of this gradual conductance modulation was confirmed. FTJ can be a two-terminal device composed of a thin ferroelectric layer between two electrodes. The ferroelectric layer has polarization that can be controlled by applying an electric field and can be maintained in the absence of an electric field (Mikolajick et al., 2018). The conductance of FTJ can be modulated by the direction of polarization in a ferroelectric layer because the asymmetric screening of polarization at the interface can modulate the profile of tunnel barrier potential (Garcia and Bibes, 2014). Therefore, analog conductance switching characteristics can be achieved by controlling the polarization states to emulate synaptic weight update characteristics. FTJs composed of Pt/BaTiO3 (BTO)/Nb-doped SrTiO3 (STO) structure were suggested as artificial synapse (Figure 4G) (Li et al., 2020a). FTJs showed multiple conductance-voltage hysteresis loops as a function of pulse width. The conductance of the FTJs increased gradually as the pulse width increased (Figure 4H). The conductance of FTJs could be finely adjusted by controlling the amplitude and width of the pulse. These FTJs showed symmetric and linear potentiation/depression characteristics with 200 states and a dynamic range of ~12. The reproducibility of FTJ-based artificial synapses was confirmed by achieving 500 potentiation and depression cycles by applying consecutive positive and negative pulses (Figure 4I). To investigate the potential of FTJ-based artificial synapses, a simulation using potentiation and depression characteristics of FTJs was carried out. In simulation, artificial neural networks showed 96.4% recognition accuracy of the MNIST dataset.

Three-Terminal Devices for DNNs

Artificial synapses with a three-terminal structure have an additional terminal to control the synaptic weights. The additional terminal can complicate the device structure, but can also improve the controllability of synaptic characteristics and prevent sneak paths in the array (Kim et al., 2020b). Therefore, three-terminal devices including electrochemical, ferroelectric, and charge-trapping transistors have been evaluated as artificial synapse for DNNs (van de Burgt et al., 2017; Fuller et al., 2017; Jerry et al., 2018; Kim and Lee, 2019; Kim et al., 2017; Yi et al., 2018). This section reviews three-terminal artificial synapses for DNNs.

Electrochemical transistors showed linear and symmetric conductance modulation characteristics, so they have been considered as promising candidates for artificial synapses. The devices are composed of an electrolyte, a channel, and gate/source/drain electrodes. The channel conductance of electrochemical transistors can be controlled by applying electrical pulses to the gate electrode (van de Burgt et al., 2018). The pulses drive mobile ions such as Li⁺, H⁺, and O₂⁻ in an electrolyte into or out of the channel. The injected or extracted mobile ions can change the doping level of the channel layer, and this change induces a change in channel conductance. This characteristic can be used to achieve multi-level conductance, which is required for emulation of potentiation and depression characteristics. However, electrochemical transistors have suffered from small dynamic range and short retention issues. An electrochemical transistor composed of a Se-doped lithium phosphate (Li₃PO₄Seₓ) electrolyte with a high ionic conductivity was proposed as an artificial synapse (Figure 5A) (Nikam et al., 2019). For comparison, an electrochemical transistor was also fabricated using lithium phosphate (Li₃PO₄) as an electrolyte that had lower ionic conductivity compared with Li₃PO₄Seₓ. When negative voltage pulses were applied to Li₃PO₄-based electrochemical transistor, the channel conductance gradually increased. However, the conductance change after application of voltage was unstable and volatile (Figure 5B). In contrast, the conductance change of Li₃PO₄Seₓ-based electrochemical transistor was stable and nonvolatile (Figure 5C). The nonvolatility in Li₃PO₄Seₓ-based electrochemical transistor originated from the fast ionic conduction through the electrolyte layer. This Li₃PO₄Seₓ-based electrochemical transistor showed symmetric and linear potentiation/depression characteristics with 90 states and dynamic range of ~19 (Figure 5D). To confirm the applicability of these Li₃PO₄Seₓ-based electrochemical transistors as artificial synapses, a simulation was carried out. In simulated artificial neural networks, 91% recognition accuracy of the MNIST dataset was achieved. Ferroelectric transistors have also been considered as artificial synapses (Oh et al., 2019). A ferroelectric transistor is a kind of transistor that uses ferroelectric material as a gate dielectric layer. The ferroelectric layer controls the carrier concentration at the surface of a channel layer, so the channel conductance of a ferroelectric transistor can be adjusted by modulating the polarization states of ferroelectric layer (Kaneko et al., 2011). The polarization states can be modulated by controlling the amplitude and width of the applied
The weight update characteristics can be achieved by adjusting the state of polarization in a ferroelectric layer. There have been attempts to use the ferroelectric transistor as artificial synapses. However, the development of artificial synapses based on ferroelectric transistors has been limited due to the disadvantages of traditional ferroelectric materials such as high annealing temperatures, complex compositions, and difficulty in scaling (Horiuchi et al., 2009; Mikolajick et al., 2018). Hafnia-based ferroelectric materials can be used to overcome the disadvantages of traditional ferroelectric materials due to their advantages such as low annealing temperatures, CMOS compatibility, and scalability (Kim et al., 2019b). Ferroelectric transistors with hafnia-based ferroelectric materials have the potential to be used for artificial synapses. One ferroelectric transistor composed of a zirconium-doped hafnium oxide (HfZrOx) and an indium gallium zinc oxide (IGZO) was suggested as an artificial synapse (Kim and Lee, 2019). HfZrOx and IGZO were used as ferroelectric and channel layers, respectively. The conductance of the IGZO channel depended on the polarization states of HfZrOx. The transistor showed linear weight update pulses (Alessandri et al., 2018). The weight update characteristics can be achieved by adjusting the state of polarization in a ferroelectric layer. There have been attempts to use the ferroelectric transistor as artificial synapses. However, the development of artificial synapses based on ferroelectric transistors has been limited due to the disadvantages of traditional ferroelectric materials such as high annealing temperatures, complex compositions, and difficulty in scaling (Horiuchi et al., 2009; Mikolajick et al., 2018). Hafnia-based ferroelectric materials can be used to overcome the disadvantages of traditional ferroelectric materials due to their advantages such as low annealing temperatures, CMOS compatibility, and scalability (Kim et al., 2019b). Ferroelectric transistors with hafnia-based ferroelectric materials have the potential to be used for artificial synapses. One ferroelectric transistor composed of a zirconium-doped hafnium oxide (HfZrOx) and an indium gallium zinc oxide (IGZO) was suggested as an artificial synapse (Kim and Lee, 2019). HfZrOx and IGZO were used as ferroelectric and channel layers, respectively. The conductance of the IGZO channel depended on the polarization states of HfZrOx. The transistor showed linear weight update
characteristics with 64 states and dynamic range of 14.4. A HfZrOx-based ferroelectric transistor with a poly-GeSn channel was also proposed as a synaptic transistor (Figure 5E) (Chou et al., 2020). In this device, NH3 plasma treatment of poly-GeSn and the interfacial layer was used to improve the endurance and retention characteristics. This ferroelectric transistor showed linear and symmetric weight update characteristics with 80 states and dynamic range of 9.6 (Figures 5F and 5G). The applicability of HfZrOx-based ferroelectric transistors as artificial synapses was verified by a simulation that achieved 91.4% recognition accuracy of the MNIST dataset. Charge-trapping transistors have been investigated as artificial synapses for DNNs. Charge-trapping transistors have trapping sites such as nanoparticles (NPs) that can trap electrons or holes. When an electrical field is applied, the carriers can be trapped in the trapping sites, which lead to change of the device conductance. By controlling the number of trapped charge carriers, analog memory characteristics can be achieved. A charge-trapping transistor composed of IGZO with Al NPs was suggested as artificial synapse (Figure 5H) (Kim et al., 2020a). Al NPs were used for charge-trapping sites to control the conductance of the devices. When positive voltage was applied to the gate electrode, electrons at the surface of IGZO layer were trapped at the shallow energy states on Al NPs, so the conductance of the IGZO channel decreased. Under negative gate voltage, the trapped electrons were released to the IGZO layer, so its conductance increased (Figure 5I). Potentiation and depression characteristics were achieved by applying negative and positive pulses, respectively (Figure 5J). To confirm the feasibility of these charge-trapping transistors as artificial synapses for neuromorphic computing, artificial neural networks were simulated. In the simulation, the recognition accuracy of the MNIST dataset was 90.1%.

**Artificial Synapses for SNNs**

*Overview*

Although DNNs show its plausibility for energy-efficient and error-tolerant computation by mimicking the fundamental data processing structure of the biological brain, they usually require real-valued signals and non-biological learning algorithms such as back-propagation (LeCun et al., 2015; Wang et al., 2018a). Thus, complex information with spatiotemporal characteristics is hard to be processed with DNNs (LeCun et al., 2015). SNNs have been developed to process complex information by emulating the form of the signals (i.e., binary spikes) and learning algorithms (i.e., STDP) of the brain (Ponulak and Kasinski, 2011). For the development of SNNs, diverse types of artificial synapses that have STDP characteristics have been evaluated (Wang et al., 2019; Ielmini and Ambrogio, 2019). In this section, we will focus on the characteristics and operation mechanism of artificial synapses for SNNs.

*Two-Terminal Devices for SNNs*

Learning and memorization in a brain usually occur by an unsupervised process, such as STDP (Debanne et al., 1998). In these learning rules, the timing of the spikes between two neurons can lead to potentiation or depression of the synapses (Debanne et al., 1998; Zhang et al., 1998). As the spatiotemporal variables such as time and space are essential for computing information in SNNs, there have been several attempts to implement STDP in artificial synapses (Ponulak and Kasinski, 2011). In this section, we will focus on the device characteristics and working mechanism of the two-terminal artificial synapses for SNNs.

In memristor devices, two approaches are usually used to implement STDP characteristics. The first approach is to use a CMOS circuit as a neuron, and one-resistor (1R) as an artificial synapse (Figure 6A) (Jo et al., 2010). In this approach, artificial synapses undergo resistance change by voltage pulses generated by artificial neurons, which can convert incoming information to voltage pulses. The relative timing between pre- and post-neuron spikes leads to a change in the synaptic weight of the artificial synapse. For example, when the spike from the pre-synaptic neuron arrives before the spike from the post-synaptic neuron, the synaptic weight of the artificial synapse increases (i.e., potentiation). With different spike timing, the 1R synapse shows asymmetric anti-Hebbian learning rule, which can also be found in biological components such as hippocampal neurons (Figure 6B). SNNs that use this structure can recognize binary patterns. However, although SNNs that use the artificial synapse with 1R structure have the advantages of simple structure and high density, the use of this structure for complex tasks is impeded by disadvantages such as abrupt switching of the memristor, sneak current paths, and disturbance from adjacent cells.

Artificial synapse with one-transistor/one-resistor (1T1R) structure may overcome the above problems in SNNs (Wang et al., 2018a, Wang et al., 2019). The 1T1R synapse was constructed by connecting the resistor to the drain electrode of the transistor. In 1T1R structure, the transistor inside the synapse reduced the leakage current from sneak paths and disturbance from adjacent cells and increased the switching
uniformity of the memristor device (Figure 6C) (Wang et al., 2018a). To implement 1T1R synapse, the pre-synaptic CMOS neuron was connected to the gate electrode of the transistor and the post-synaptic CMOS neuron was connected to both source electrode of the transistor and the resistor, to apply a feedback spike to the 1T1R synapse. The synaptic weight of 1T1R synapses was updated by the Widrow-Hoff learning rule, in which the post-synaptic CMOS neuron compared the output signal and teacher signal to identify whether the spike pattern was true or false. This learning rule was realized in the 1T1R synapse by potentiating the resistor using a positive voltage spike (VTE+) when only the teacher signal was present and by depressing the resistor using a negative voltage spike (VTE-) when only signals from the post-synaptic
CMOS neuron were present. The time delay between spikes from pre- and post-synaptic CMOS neurons showed a strong relationship with the change of synaptic weight, which corresponds to STDP characteristics (Figures 6D and 6E). Other types of artificial synapses such as FTJs and PCMs have also been suggested for use in SNNs (Boyn et al., 2017; Majumdar et al., 2019; Kuzum et al., 2012b). Artificial synapse based on FTJ has been demonstrated using SNTO, poly(vinylidene fluoride/trifluoroethylene) (P(VDF-TrFE)), and Au as a substrate, ferroelectric tunnel barrier, and top electrode, respectively (Majumdar et al., 2019). In FTJs, the application of voltage pulses can modify the ferroelectric domain population, which induces the change in tunneling resistance. The change of polarization state was affected by the amplitude and length of voltage pulses, so the resistance state of the FTJs could also be controlled by voltage pulses (Figure 6F).

Asymmetric and symmetric STDP learning rules were realized by applying different voltage waveforms (Figures 6G and 6H). Similar STDP learning rules were also demonstrated in FTJs using Co, BiFeO3, and Ca0.96Ce0.04MnO3 as a top electrode, ferroelectric tunnel barrier, and bottom electrode, respectively (Boyn et al., 2017). Artificial synapses based on PCM have also shown their plausibility for use in SNNs (Kuzum et al., 2012a, 2012b). PCM was introduced using GST that could be switched reversibly between amorphous and crystalline phases by application of external voltage. The devices were fabricated as a mushroom-like two-terminal device with a pillar-shaped heating material positioned between the chalcogenide material and the bottom electrode. By controlling the amplitude and length of the voltage pulse, analog switching characteristics were achieved due to the gradual increase of amorphous or crystalline regions of chalcogenide material. Symmetric and asymmetric STDP characteristics were achieved by applying two voltage pulses (i.e., pre- and post-synaptic spikes) with a controlled timing difference. Furthermore, the time constant of the STDP learning rule can be tuned by modulating the amplitude and length of the voltage pulse (Chen et al., 2013).

Although the aforementioned reports show successful implementation of STDP learning rules in artificial synapses, other bio-plausible learning rules are also being demonstrated in artificial synapses for realization of bio-realistic neural networks. In biological neurons, the change of synaptic weight is dependent not only on the condition of stimuli but also on the recent activation history (Abraham, 2008). Thus, the results (i.e., change of synaptic weight) in response to stimuli can be different although the condition of stimulation is the same; this phenomenon is referred as metaplasticity (Abraham, 2008). To emulate metaplasticity in artificial synapses, the conditions of stimulus such as current compliance and spike interval were modulated (Tan et al., 2016; Liu et al., 2018). Artificial synapse based on Pt/WO3/Pt structure demonstrated that the STDP learning rules can be affected by previous activation history (i.e., metaplasticity) when the device was stimulated by designed voltage pulses separated with different pulse intervals (Tan et al., 2016). In these devices, the working mechanism may be the migration and spontaneous diffusion of activated oxygen vacancies driven by the electric field. Metaplasticity has also been demonstrated using artificial synapse with Al/AlOx/graphene structure (Liu et al., 2018). The post-synaptic current of the device showed activity-dependent metaplasticity using prior set process with different current compliance. The programmable metaplasticity was also demonstrated by precisely controlling the filament size using current compliance.

### Three-Terminal Devices for SNNs

The introduction of an additional electrode can be advantageous for precise control of the device conductance compared with two-terminal devices. The three-terminal devices can simultaneously perform learning functions and signal transmission because signals are transmitted to the channel, whereas the synaptic manipulation can be performed by the gate electrode (Balakrishna Pillai and De Souza, 2017; Yang et al., 2017). Due to these advantages, three-terminal devices have been applied as artificial synapses. In this section, artificial synapses that use three-terminal devices for SNNs are reviewed.

Organic electrochemical transistors (OECTs) have been investigated for neuromorphic applications (Gkopoulos et al., 2015; van de Burgt et al., 2017; Fu et al., 2018). An OECT is composed of an organic semiconductor and an electrolyte with the gate, source, and drain electrodes (Rivnay et al., 2018). The OECT operates when ions are injected from the electrolyte into the organic semiconductor, as a result its doping state changes, so its conductivity changes (Bernards and Malliaras, 2007; Rivnay et al., 2018). An artificial synapse based on OECT has been proposed (Fu et al., 2018). An artificial synapse was composed of poly(3-hexylthiophene) (P3HT) channel and ion-gel that was used as a gate electrolyte and a substrate (Figure 7A). Electrochemical doping of ions between P3HT and ion-gel by gate voltage yielded nonvolatile synaptic behaviors. When pulses were applied to the gate electrode as pre-synaptic spikes and to the drain...
electrode as post-synaptic spikes, artificial synapses showed various STDP (asymmetric and symmetric Hebbian learning; asymmetric and symmetric anti-Hebbian) functions that occur in a biological synapse. For asymmetric STDP functions (Figure 7B), a post-synaptic spike composed of two right-angled triangular pulses and a rectangular pre-synaptic spike were used (Figure 7C). By controlling the time interval between successive spikes, asymmetric STDP characteristic was realized. The charge-trapping and charge-detrap-ping effects in transistors have been exploited for artificial synapses. An artificial synapse based on the charge-trapping effect was fabricated using a semiconducting-enriched single-walled carbon nanotube (CNT) matrix (Figure 7D) (Kim et al., 2015). In the transistor device, the gate and source electrodes were connected to pre- and post-synaptic neurons, respectively. The variable channel conductance based on hysteresis in the CNT transistor was used as a synaptic weight. The hysteresis occurred due to charge-trapping and charge-detrap-ping effects, which led to analog channel conductance switching behaviors. These behaviors enabled implementation of synaptic functions. STDP characteristics were realized by applying pre- and post-spikes that were separated by different time intervals (Figure 7E). Additionally, a system-level simulation of pattern recognition by an SNN that used synaptic transistors associated with CMOS neurons
and a simplified STDP scheme showed an average recognition accuracy of 60% for unsupervised learning (Figure 7F). The ferroelectric transistor is one of the promising candidates for an artificial synapse to implement STDP (Mulaosmanovic et al., 2017; Jang et al., 2019b; Zhou et al., 2019). By adjusting the polarization states of the layer by an electric field, the device can achieve analog switching characteristics to emulate synaptic plasticity. A synaptic transistor based on ferroelectric copolymer P(VDF-TrFE) was proposed. P(VDF-TrFE) copolymer and pentacene were used as the ferroelectric layer and the channel layer, respectively (Figure 7G) (Jang et al., 2019b). Hysteresis behavior was observed in the current-voltage curve when the gate voltage was swept between ±30 V. This behavior was induced by polarization switching of the ferroelectric domain in P(VDF-TrFE) copolymer (Figure 7H). Synaptic functions could be emulated by adjusting the polarization state. Asymmetric STDP characteristic was implemented by applying pulse trains to the gate and drain electrodes (Figure 7I). STDP characteristics were controlled by modulating the time interval between successive spikes.

Similar to two-terminal artificial synapses for SNNs, there have been diverse efforts to emulate bio-plausible learning rules in three-terminal artificial synapses (Gkoupidenis et al., 2017; Ren et al., 2019). A synaptic transistor using indium tin oxide (ITO) channel and chitosan electrolyte was proposed to emulate activity-dependent metaplasticity (Ren et al., 2019). In the device, it was demonstrated that excitatory post-synaptic current characteristics can be controlled by applying priming voltage spikes. By controlling the condition of priming voltage spikes, metaplastic facilitation and inhibition of LTP were demonstrated. This activity-dependent metaplasticity was realized by proton accumulation due to electric field and spontaneous diffusion. In OECTs, the demonstration of global gating enabled global modulation of synaptic weights; this response is similar to homeostatic plasticity in a biological brain (Gkoupidenis et al., 2017). Homeostatic plasticity is one of the bio-plausible learning rules that can stabilize the activity of the neuron from its positive feedback loop (Turrigiano and Nelson, 2004). With a 4 × 4 array of PEDOT:PSS-based OECTs and a global NaCl electrolyte, the response of the OECTs in the array can be controlled globally. Also, the OECTs in the array can communicate through the global electrolyte. Dendritic functions of neural networks have been emulated using an ionic-gated field-effect transistor with a multi-terminal structure (Li et al., 2020c). The device was composed of two ionic gate terminals and silicon nanowire channel, which acted as pre-synapses and a dendrite that could integrate signals, respectively. When spikes with different frequencies were applied to each ionic gate terminal, the spikes were integrated in the silicon nanowire channel layer, and different current change was observed depending on the degree of the integration. These behaviors enabled the realization of the dendritic integration and computation such as “Add” and “Subtract.”

ARTIFICIAL NEURONS BASED ON EMERGING MATERIALS

Overview
In a biological system, neural networks are composed of neurons connected by synapses. A biological neuron receives the input signals from pre-synaptic neurons through the connecting synapses and generates an action potential to the post-synaptic neurons when membrane potential exceeds a threshold level (Figure 8A) (Bean, 2007). To achieve brain-inspired neuromorphic computing in hardware, biological neural networks should be mimicked using electronic devices. The integrate-and-fire neuron is widely used to emulate biological neural networks due to its low complexity. This neuron integrates input currents through synapses and fires spikes to the next synapse layer if the integrated potential exceeds the threshold voltage (Figure 8B). Implementation of efficient neural networks requires development of neurons that can receive and fire the signals. Integrate-and-fire neuron circuits that use CMOS technology generally require tens of transistors, which lead to a large device area and high power consumption (Kadetotad et al., 2015; Gao et al., 2017). To overcome these problems, emerging devices such as memristors, PCM, and ferroelectric devices have been evaluated for use as artificial neurons. In this section, various emerging devices-based artificial neurons are reviewed.

Artificial Neuron Based on Memristor
Memristors can implement the integrate-and-fire functions of biological neurons (Mehonic and Kenyon, 2016; Lashkare et al., 2018). An artificial neuron based on Pr0.7Ca0.3MnO3 (PCMO) showed resistive switching behavior by the transport of oxygen ions in PCMO (Lashkare et al., 2018). To implement integrate-and-fire functions, short voltage pulses (200 ns) that caused a slow current change were applied instead of long pulses (1 μs) to avoid abrupt current change. First, the conductance changed slowly during application of consecutive short pulses (integration); when conductance reached a critical level, the conductance could
rapidly increase in a single pulse, i.e., the firing of the neuron. After the firing process, a reset pulse was applied, and the conductance of device was recovered to the state that it was in before the integration process. Repetition of these processes achieved sequential integrate-and-fire functions. Volatile threshold switching devices have been evaluated for artificial neurons (Gao et al., 2017; Wang et al., 2018b; Chatterjee and Kottantharayil, 2019). The volatile threshold switching devices have a two-terminal structure composed of an active layer between two electrodes, which is similar to the structure of a memristor. However, these devices only show a temporary change in resistance. The volatile threshold switching device is operated by change of resistance from HRS to LRS when a voltage higher than the threshold voltage is applied and from LRS to HRS after removal of the applied voltage. Such threshold switching devices do not require additional circuits to reset the device resistance to the initial state, so they can be used to...
reduce the device area and power consumption. An integrate-and-fire neuron circuit based on a threshold switching device is composed of a threshold switching device and a capacitor (Figure 8C). First, the integration process is performed in this circuit; when input pulses are applied, the capacitor begins to be charged. The total charge in the capacitor increases when the pulses are continuously applied; this process leads to increase in the voltage drop of the threshold switching device in the circuit. When the voltage drop of the threshold switching device reaches a threshold voltage, the device is turned on and fires the output spikes. After the firing process, the capacitor is discharged through a threshold switching device that is turned on; this result leads to a decrease of the voltage drop in the device, so it is turned off and returns to the state that it was in before the integration process. Repetition of these processes yields consecutive integrate-and-fire functions. Various threshold switching devices including insulator-to-metal transition-based device using NbO2, ovonic threshold switch based on B0.25Te0.75 (B-Te), and atomic switch device using Ag/HfO2 structure were evaluated for integrate-and-fire neurons (Lee et al., 2019). In all cases, the behaviors of integrate-and-fire were observed. The artificial neuron that used B-Te showed fast switching speed and slow discharging process in the interval between pulses (Figure 8D). The slow discharging process was induced by a high off-state resistance (R_{off}) of B-Te-based device. In addition, the possibility of implementation of leaky characteristics was investigated using the three threshold switching devices. The amount of discharge in the interval between pulses was considered as a leaky characteristic; a small amount of discharge was regarded as a nonleaky characteristic. The artificial neuron based on NbO2 showed fast discharge (i.e., was leaky), whereas the artificial neuron based on B-Te and Ag/HfO2 showed slow discharge (i.e., was not leaky). It indicated that NbO2-based neuron could achieve leaky characteristic, whereas nonleaky characteristic was implemented by B-Te- and Ag/HfO2-based artificial neurons. Also, the simulation was performed to confirm the applicability of the integrate-and-fire neurons in neural networks.

Two-layer perceptron neural networks were used for the recognition of handwritten digits. When digit “2” was applied to the input, a large number of spikes were released from the output neuron that matched digit “2” compared with other output neurons. A diffusive memristor with Pt/SiOxNy:Ag/Pt structure was evaluated as an artificial neuron. To demonstrate the oscillation neuron function, a relaxation oscillator was constructed using a diffusive memristor connected to capacitor and a load memristor that had Pd/HfO2/Ta structure. The voltage across the diffusive memristor oscillated when a voltage of 1 V was applied (Figures 8E and 8F). The frequency of the oscillation was controlled by the resistance of the memristor and the capacitance of the connected capacitor. When the resistance of a load memristor was low, the RC constant became small, so the oscillation had high frequency (Figure 8G). The properties of an artificial neuron based on diffusive memristor were evaluated in an array composed of 32 synapses and one neuron. The synaptic weight-voltage products were summed at the end of the column and translated to time-varying current. Also, synaptic weight was controlled depending on input voltage, which led to oscillation behaviors with different frequencies (Midya et al., 2019).

Furthermore, several efforts have been made to implement other essential components of biological neural networks. Dendrites are one of the important building blocks for information processing in a biological neural network (Takahashi et al., 2016). They perform the nonlinear integration of synaptic signals and filter out irrelevant background information; this selectivity is one of the reasons why complex information can be processed with low power consumption in biological neural networks (Li et al., 2020b). The function of dendrite, an artificial dendrite has been developed using a memristor with Pt/TaOx/AlOx/Al structure. The device was operated by formation and migration of oxygen interstitials in the TaOx layer. AlOx was used as the reservoir layer that could accept the oxygen interstitials. In the off-state, the device filtered small input signals, but in the on-state it achieved nonlinear integration of input signals. Furthermore, the artificial dendrite was applied to a complete neural network that included artificial synapses and a soma. The neural network consumed less power than a combination of CPU and application-specific integrated circuit.

**Artificial Neuron Based on Ferroelectric Device**

Ferroelectric materials have been evaluated as components for neuromorphic computing (Mulaosmanovic et al., 2018a; Dutta et al., 2019; Chen et al., 2019). The polarization state of the ferroelectric material can be tuned reversibly by controlling an applied electric field. Accumulative switching behavior in the ferroelectric transistors makes them suitable as artificial neurons (Mulaosmanovic et al., 2018b). An artificial neuron based on a ferroelectric transistor had a TiN/Si:HfO2/SiON/Si structure (Figure 9A) (Mulaosmanovic et al., 2018a). Si:HfO2 and SiON were used as a ferroelectric layer and a dielectric (interface) layer, respectively. Integrate-and-fire behavior in the ferroelectric transistor was induced by application of a pulse shorter than theoretical threshold.
the switching threshold (Figure 9B). The state of the device was not changed by a short pulse, but when these short pulses were applied consecutively, a cumulative effect was induced within the ferroelectric material. After application of 21 pulses, the ferroelectric transistor switched abruptly from the off- to the on-state. The change occurred by application of pulses that caused nucleation of nanodomains in the ferroelectric layer. When a small number of pulses was applied, the number of nanodomains was insufficient to induce a charge inversion, so the off-state was maintained. However, when sufficient number of pulses were applied, a critical number of nanodomains nucleated, which led to the abrupt polarization reversal. This polarization reversal induced a charge inversion in the channel, so the state changed from the off- to on-state. The characteristics of integrate-and-fire functions were achieved in these neurons by adjusting the amplitude of the applied voltage pulses (Figure 9C). Also, an attempt was made to implement leaky characteristics using ferroelectric transistor by applying negative bias during the time interval between successive positive input pulses; the negative bias inhibited the creation of ferroelectric domains. The behavior was controlled by the amplitude of applied negative bias. Application of a high-amplitude negative bias increased the number of positive pulses required to induce switching behavior.

Artificial Neuron Based on Phase Change Memory

Although gradual modulation of device conductance has been utilized in PCM-based artificial synapses, PCM-based artificial neuron requires firing characteristics after they are stimulated by a certain number of voltage pulses; this is a different response than the gradual modulation of device conductance in artificial synapses that use PCM (Kuzum et al., 2012a; Ielmini and Ambrogio, 2019). Also, nonvolatile memory characteristics are not mandatory for artificial neurons, because they can use volatile switching characteristics to implement the integrate-and-fire function of the biological neuron (Wang et al., 2017a). In phase change neurons, the effective thickness of the amorphous (i.e., high-resistance) region of chalcogenide material can be considered equivalent to the membrane potential of a biological neuron (Pantazi et al., 2016; Tuma et al., 2016). Theoretical and experimental results indicate that the growth of amorphous region in chalcogenide material can be precisely designed by controlling the voltage pulse condition (Sebastian et al., 2014; Tuma et al., 2016). The application of multiple designed-voltage pulses can induce a controlled crystallization that can lead to a sudden change in the device conductance, which resembles the integrate-and-fire characteristics of the biological neuron. After firing, reset process was done using a voltage pulse. The amplitude of the voltage pulse is one of the most important parameters for controlled crystallization, so the firing rate of PCM-based artificial neurons can be manipulated by controlling the amplitude of voltage pulses. Also, detection of temporal correlations of data streams was demonstrated using the neuromorphic circuit composed of PCM-based artificial neurons and PCM-based artificial synapses (Pantazi et al., 2016). PCM-based artificial neurons were also demonstrated in 1T1R structure (Pedretti et al., 2020). 1T1R-structured artificial neuron also showed integrate-and-fire characteristics under consecutive voltage pulses (Figure 10A). The number of voltage pulses required for a sharp increase in device conductance (i.e., firing) varied, possibly because of stochastic nucleation and growth of the amorphous region in chalcogenide material (Russo et al., 2006; Tuma et al., 2016). As the amplitude of the voltage pulse can affect the crystalline state of a chalcogenide material, the required number of voltage pulses to induce firing can be manipulated by controlling the amplitude of set voltage ($V_{\text{set}}$) and that of reset voltage ($V_{\text{reset}}$) (Figure 10B). For example, the number of voltage pulses required for firing increased with increasing $V_{\text{reset}}$, as higher $V_{\text{reset}}$ results in larger amorphous volume. The firing rate of 1T1R-structured artificial neurons can

---

**Figure 9. Artificial Neurons Based on Ferroelectric Transistor**

(A) Schematic illustration of ferroelectric transistor based on TiN/Si:HfO$_2$/SiON/Si.

(B) Implementation of integrate-and-fire functions using a ferroelectric transistor.

(C) Consecutive integrate-and-fire behaviors with different voltage amplitudes. Reproduced with permission (Mulaosmanovic et al., 2018a). Copyright 2018, The Royal Society of Chemistry.
also be manipulated by controlling the amplitude of voltage pulses; this response is similar to 1R-structured artificial neurons that use PCM (Figure 10C).

**Artificial Neuron Based on Photonic Devices**

Optical or electrical stimuli can switch the crystallinity of the material such as GST between the amorphous state that has low optical reflectivity and the crystalline state that has high optical reflectivity. To exploit this light-responsive characteristic of GST, a photonic neuron based on a ring resonator structure was suggested (Chakraborty et al., 2018, 2019). The ring resonator was a set of two rectangular optical waveguides and a ring optical waveguide. In ring resonators, the direction of the wave that enters the "INPUT" port could be guided to the "THROUGH" port or "DROP" port by controlling the coupling \((t_1, t_2)\) and attenuation parameters \((k_1, k_2)\). With a GST layer on the ring waveguide, the attenuation parameters could be controlled by the crystalline state of the GST. When the GST was in crystalline and amorphous state, the direction of the wave entering the "INPUT" was guided to the "THROUGH" and "DROP," respectively. The GST-based optical neuron was constructed with two components, which are the integration unit and the firing unit (Figure 10E). The integration unit consisted of two GST-embedded...
ring resonators; the firing unit consisted of a photonic amplifier, a circulator, and a GST-embedded rectangular waveguide. For the integration unit, two GST-embedded ring resonators were used to separately perform integration of positive signals with one ring resonator and integration of negative signals with the other (i.e., bipolar integration). The GST in the firing unit was initially in the crystalline state, so the neuron was not fired; it could only fire when the output of the amplifier was sufficient to switch the GST to an amorphous state (Figure 10F). In addition, memristors have also been used to realize the integrate-and-fire model of neuron by optical modulation. An artificial neuron was fabricated using core-shell quantum dots (QDs) composed of InP core and ZnS shell (Wang et al., 2020). A device that had Ag/(InP/ZnS) QDs/ITO structure showed non-volatile resistive switching behavior under a dark condition, but showed threshold switching behavior under UV illumination (Figure 10G). Both resistive and threshold switching behaviors occurred by the formation of a conductive filament of Ag ions injected from the Ag electrode by a redox reaction. However, the Ag filament dissolved under UV illumination; this response was caused by the band alignment of InP/ZnS core-shell QDs. Because of this band alignment, photoexcited electrons were localized in InP cores and holes excited by UV illumination were distributed to the outer shell. The carrier exchange between hole-accumulated QDs and Ag filament induced the dissolution of Ag filament, which led to threshold switching behavior. This threshold switching behavior under UV illumination was exploited to achieve integrate-and-fire function using the memristor based on InP/ZnS structure (Figure 10H). The circuits to realize the integrate-and-fire functions were composed of QD-based memristor and capacitor; i.e., similar to a circuit that uses a threshold switching device (Figure 8C). The integrate-and-fire function was achieved by applying successive pulses (Figure 10I).

**SUMMARY AND OUTLOOK**

Neuromorphic computing has high efficiency in complex information processing and has therefore been evaluated as an alternative to conventional von Neumann computing. Neuromorphic computing can implement parallel processing of data because processing and memory can be combined in a single unit. To implement efficient neuromorphic computing, neuromorphic devices such as artificial synapses and neurons that can emulate the functions of bio-counterparts have been evaluated. We have reviewed recent development of neuromorphic devices based on emerging memories.

Memristors show high scalability and fast switching speed. However, memristors are known to be operated by the formation of conductive filaments, which can induce an abrupt set process. This abrupt set process can cause a nonlinear and asymmetric change of conductance that has an adverse effect on recognition accuracy. Also, memristors have a large device variation as a consequence of their switching mechanism. To solve these problems, several methods have been proposed. One example is to control the location at which conductive filaments can be formed, rather than letting the process occur randomly (You et al., 2016). By introducing an electrode in the shape of a nanocone, the electric field is applied between the tip of the nanocone and active layer. The locally applied electric field can be used to specify the location where the conductive filament can be formed (You et al., 2016). Formation of filaments can also be controlled by exploiting threading dislocations in the resistive switching layer (Choi et al., 2018). A threading dislocation in an SiGe layer can confine the filament growth to a defined location. The confinement of conductive filament can reduce device variation. PCM has advantages of high scalability, fast switching speed, and high endurance. However, the phase change material has a high melting temperature, which can induce high power consumption for device operation (Raoux et al., 2014). Doping is one solution to reduce the reset current in PCM. Dopants accumulated at grain boundaries can act as micro-heaters that can reduce the reset current (Hubert et al., 2012). Continuous modulation of conductance in PCM devices has been reported, but a sudden change of conductance in amorphous phase is found, which can induce device variation (Wang et al., 2017a). Also, resistance drift and relaxation of amorphous phase after melt-quenching of phase change material can also impede use of PCM in neuromorphic devices (Wang et al., 2017a). Electrochemical transistors have low operation voltage and linear conductance modulation characteristics, which can be advantageous for artificial synapses. However, electrochemical transistors show small dynamic ranges and limited retention characteristics. Also, the use of highly reactive ions such as Li⁺ can result in limited compatibility with CMOS process. The use of metal oxide with ions can solve the CMOS compatibility issues of electrochemical transistors (Kim et al., 2019a). Artificial synapses that use ferroelectric materials have promising characteristics, such as gradual conductance modulation, fast operation speed, and small variation. However, the incremental pulse scheme that is used for linear conductance modulation of ferroelectric devices can be a disadvantage because it may increase the complexity of the peripheral circuit. In addition, the polarization switching is difficult to be controlled due to the limited number of domains in the
highly scaled devices. The grain engineering can be a solution to increase the number of domains in highly scaled devices (Khan et al., 2020; Ni et al., 2019). Artificial synapses based on charge-trapping transistors show controllable and stable conductance states. However, high operation voltages increase the power consumption of neuromorphic systems. Three-dimensional structure and gate stack engineering can be used to reduce the power consumption (Ali et al., 2019).

DNNs can be used to recognize images and speech. The advances of neuromorphic devices may improve the energy efficiency and training speed of DNNs. SNNs have recently emerged as artificial neural networks. SNNs process spikes that represent spatiotemporal signals, and may enable the development of a computing system that mimics the high efficiency of complex information processing by a human brain. However, several problems must be solved before SNNs can have practical applications. One main problem is the lack of efficient training algorithms and well-established datasets. In DNN, the computational capabilities and the availability of a large amount of datasets have enabled the training of deep learning process based on backpropagation algorithms. However, standardized algorithms for SNNs has not yet been prepared. Also, spiking neurons have a discontinuous functionality that cannot be differentiable, which makes the direct application of backpropagation algorithms based on gradient descent difficult for SNNs. To develop learning algorithms for SNNs, research should be conducted to understand how information is processed in the human brain.

Although neuromorphic devices show promising characteristics, they still have some issues to be solved to realize energy-efficient neuromorphic systems. Therefore, research should be conducted to develop advanced neuromorphic devices; this implementation will require identification of emerging materials and development of novel device structures. Also, the operation mechanisms of emerging devices should be further investigated. Understanding of the operation mechanism can provide ways to improve device yield, stability, and uniformity. Improvement of neuromorphic devices to achieve highly efficient neural networks will facilitate advances in neuromorphic systems.

ACKNOWLEDGMENTS

This work was supported by Samsung Research Funding & Incubation Center of Samsung Electronics under Project No. SRFC-TA1903-05. This research was also supported by National Research Foundation of Korea (NRF-2016M3D1A1027665 and 2019R1A2C2084114) and by the Industrial Strategic Technology Development Program (20003968) funded by the Ministry of Trade, Industry & Energy (MOTIE, Korea). In addition, this work was partially supported by the Brain Korea 21 PLUS project (Center for Creative Industrial Materials).

REFERENCES

Abbott, L.F., and Nelson, S.B. (2000). Synaptic plasticity: tuning the beast. Nat. Neurosci. 3, 1178–1183.

Abeles, M., Bergman, H., Margalit, E., and Vaadia, E. (1993). Spatiotemporal firing patterns in the frontal cortex of behaving monkeys. J. Neurophysiol. 70, 1629–1638.

Abraham, W.C. (2008). Metaplasticity: tuning synapses and networks for plasticity. Nat. Rev. Neurosci. 9, 387.

Alessandri, C., Pandey, P., Abusleme, A., and Seabaugh, A. (2018). Switching dynamics of ferroelectric Zr-Doped HfO2. IEEE Electron Device Lett. 39, 1780–1783.

Ali, T., Polakowski, P., Büttner, T., Kämpfe, T., Rudolph, M., Pätzold, B., Hoffmann, R., Czernohorsky, M., Kühnel, K., Steinke, P., et al. (2019). Theory and experiment of Antiferroelectric (AFE) Si-Doped Hafnium Oxide (HSO) enhanced floating-gate memory. IEEE Trans. Electron Devices 66, 3356–3364.

Ambrogio, S., Narayanan, P., Tsai, H., Shelby, R.M., Boybat, I., di Nolfo, C., Sidler, S., Giordano, M., Bodini, M., Farinha, N.C.P., et al. (2018). Equivalent-accuracy accelerated neural-network training using analogue memory. Nature 558, 60–67.

Ajluni, P.P., and Reggehr, W.G. (1996). Determinants of the time course of facilitation at the granule cell to purkinje cell synapse. J. Neurosci. Res. 16, 5661–5671.

Backus, J. (1978). Can programming be liberated from the von Neumann style? a functional style and its algebra of programs. Commun. ACM 21, 613–641.

Balakrishna Pillai, P., and De Souza, M.M. (2017). Nanoionics-based three-terminal synaptic device using zinc oxide. ACS Appl. Mater. Interfaces 9, 1609–1618.

Boybat, I., Le Gallo, M., Nandakumar, S.R., Moraitis, T., Parnell, T., Tuma, T., Rajendran, B., Leblebici, Y., Sebastian, A., and Eleftheriou, E. (2018). Neuromorphic computing with multi-memristive synapses. Nat. Commun. 9, 2514.

Boyn, S., Grollier, J., Lecerf, G., Xu, B., Locatelli, N., Fusli, S., Grod, S., Carrétéro, C., Garcia, K., Xavier, S., et al. (2017). Learning through ferroelectric domain dynamics in solid-state synapses. Nat. Commun. 8, 14736.

Burbitt, A.N. (2006). A review of the integrate-and-fire neuron model: I. Homogeneous synaptic input. Biol. Cybern. 95, 1–19.
Burr, G.W., Shelby, R.M., Sebastian, A., Kim, S., Kim, S., Sidler, S., Virvani, K., Ishii, M., Narayanan, P., Fumarola, A., et al. (2017). Neuromorphic computing using non-volatile memory. Adv. Phys. X 2, 89–124.

Burr, G.W., Shelby, R.M., Sidler, S., Nolfo, C.d., Jang, J., Boybat, I., Shenyi, R.S., Narayanan, P., Virvani, K., Giacometti, E.U., et al. (2015). Experimental demonstration and tolerancing of a large-scale neural network (165 000 synapses) using phase-change memory as the synaptic weight element. IEEE Trans. Electron Devices 62, 3498–3507.

Camunas-Mesa, L.A., Linares-Barranco, B., and Serrano-Gotarredona, T. (2019). Neuromorphic spiking neural networks and their memristor-CMOS hardware implementations. Materials 12, 2745.

Caporal, N., and Dan, Y. (2008). Spike timing–dependence plasticity: a hebbian learning rule. Annu. Rev. Neurosci. 31, 25–46.

Chakraborty, I., Saha, G., and Roy, K. (2019). Photonic in-memory computing primitive for spiking neural networks using phase-change materials. Phys. Rev. Appl. 11, 014063.

Chakraborty, I., Saha, G., Sengupta, A., and Roy, K. (2018). Toward fast neural computing using all-photonic phase change spiking neurons. Sci. Rep. 8, 12990.

Chatterjee, D., and Kottantharayil, A. (2019). A CMOS-compatible bulk FinFET-based ultra low energy leaky integrate and fire neuron for spiking neural networks. IEEE Electron Device Lett. 40, 1301–1304.

Chen, C., Gao, S., Zeng, F., Wang, G.Y., Li, S.Z., Song, C., and Pan, F. (2013). Conductance quantization in oxygen-anion-migration-based resistive switching memory devices. Appl. Phys. Lett. 103, 4.

Chen, P.Y., Peng, X., and Yu, S. (2017). NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures. Paper presented at 2017 IEEE International Electron Devices Meeting (IEDM).

Chen, P.Y., Peng, X., and Yu, S. (2018). NeuroSim: a circuit-level macro model for benchmarking neuro-inspired architectures in online learning. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 37, 3067–3080.

Chen, L., Wang, T.-Y., Dai, Y.-W., Cha, M.-Y., Zhu, H., Sun, G.-Q., Ding, S.-J., Zhou, P., Chua, L., and Zhang, D.W. (2018a). Ultra-low power Hf0.5Zr0.5O2 based ferroelectric tunnel junction synapses for hardware neural network applications. Nanoscale 10, 15826–15833.

Chen, C., Yang, M., Liu, S., Liu, T., Zhu, K., Zhao, Y., Wang, H., Huang, Q., and Huang, R. (2019). Bio-Inspired Neurons Based on Novel Leaky-FeFET with Ultra-Low Hardware Cost and Advanced Functionality for All-Ferroelectric Neural Network. Paper presented at: 2019 Symposium on VLSI Technology.

Chicca, E., Badoni, D., Dante, V., Andreagiovanni, M.D., Salina, G., Carota, L., Fusi, S., and Giudice, P.D. (2003). A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory. IEEE Trans. Neural Netw. 14, 1297–1307.

Choi, S., Tan, S.H., Li, Z., Kim, Y., Choi, C., Chen, P.-Y., Yeon, H., Yu, S., and Kim, J. (2018). SiGe epitaxial membrane for neuromorphic computing with reproducible high performance based on engineered dislocations. Nat. Mater. 17, 335–340.

Chou, C.-P., Lin, Y.-X., Huang, Y.-K., Chen, C.-Y., and Wu, Y.-H. (2020). Junctionless Poly-GeSb2Te5 ferroelectric thin-film transitors with improved reliability by interface engineering for neuromorphic computing. ACS Appl. Mater. Interfaces 12, 1014–1023.

Ciri, A., and Malenka, R.C. (2008). Synaptic plasticity: multiple forms, functions, and mechanisms. Neuropsychopharmacology 33, 18–41.

Diehl, P., and Cook, M. (2015). Unsupervised learning of digit recognition using spike-timing-dependent plasticity. Front. Comput. Neurosci. 9, 99.

Domenici, M.R., Beretta, N., and Cherubini, E. (1998). Two distinct forms of long-term depression coexist at the mossy fiber-CA3 synapse in the hippocampus during development. Proc. Natl. Acad. Sci. U. S. A. 95, 8310–8315.

Dutta, S., Saha, A., Pandya, P., Chakraborty, W., Gomez, J., Khanna, A., Gupta, S., Roy, K., and Datta, S. (2019). Biologically Plausible Ferroelectric Quasi-Leaky Integrate and Fire Neuron. Paper presented at: 2019 Symposium on VLSI Technology.

Fu, Y., Kong, L.-A., Chen, Y., Wang, J., Qian, C., Yuan, Y., Sun, J., Gao, Y., and Wan, Q. (2018). Flexible neuromorphic architectures based on self-supported multiterminal organic transistors. ACS Appl. Mater. Interfaces 10, 26443–26450.

Fuller, E.J., Gabaly, F.E., Léonard, F., Agarwal, S., Plimpton, S.J., Jacobs-Gedrim, R.B., James, C.D., Marinella, M.J., and Talin, A.A. (2017). Li-ion synaptic transistor for low power analog computing. Adv. Mater. 29, 1604310.

Gao, L., Chen, P.-Y., and Yu, S. (2017). NbOx based oscillation neuron for neuromorphic devices. Nature Nanotechnol. 12, 730–737.

Garcia, V., and Bipes, M. (2014). Ferroelectric tunnel junctions for information storage and processing. Nat. Commun. 5, 2429.

Ge, J., Li, D., Huang, C., Zhao, X., Qin, J., Liu, H., Ye, W., Wu, X., Liu, Z., and Pan, S. (2020). Memristive synapses with high reproducibility for flexible neuromorphic networks based on biological nanocomposites. Nanoscale 12, 720–730.

Gkoupidenis, P., Schaffer, N., Garlan, B., and Malliaras, G.G. (2015). Neuromorphic functions in PEDOT:PSS organic electrochemical transistors. Adv. Mater. 27, 7176–7180.

Hansel, C., and Linden, D.J. (2000). Long-term depression of the cerebellar climbing fiber–purkinje neuron synapse. Neuron 26, 473–482.

Hao, Y., Huang, X., Dong, M., and Xu, B. (2020). A biologically plausible supervised learning method for spiking neural networks using the symmetric STDP rule. Neural Netw. 121, 387–395.

Horuchi, T., Takahashi, M., Ohhashi, K., and Sakai, S. (2009). Memory window widening of Pt/SrBu2Ta4O15/HfO2/Sr ferroelectric gate-field effect transistors by nitridation. Solid State. Sci. Technol. 24, 105026.

Hua, Q., Wu, H., Gao, B., Zhang, Q., Wu, W., Li, Y., Wu, H., Wu, H., and Qian, H. (2019). Low-voltage oscillatory neurons for memristor-based neuromorphic systems. Glob. Chall. 3, 1900015.

Hubert, Q., Jahan, C., Toffoli, A., Navarro, G., Chandrahashker, S., Noe, P., Blacher, D., Sousa, V., Pemiola, L., Nodin, J., et al. (2019). Lowering the reset current and power consumption of phase-change transistors using carbon-doped Ge2Sb2Te5. Paper presented at: 2012 IEEE International Memory Workshop.

Ielmini, D., and Ambrogio, S. (2019). Emerging neuromorphic devices. Nanotechnology 30, 092001.

Im, I.H., Kim, S.J., and Jang, H.W. (2020). Memristive devices for new computing paradigms. Adv. Intell. Syst. 2, 2000105.

Indiveri, G., Chica, E., and Douglas, R. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans. Neural Netw. 17, 211–221.

James, C., Morand, S., Barcellona-Lehmann, S., Michel, C.M., and Schneider, A. (2009). Neural transition from short- to long-term memory and the medial temporal lobe: a human evoked-potential study. Hippocampus 19, 371–378.

Jang, B.C., Kim, S., Yang, S.Y., Park, J., Cha, J.-H., Oh, J., Choi, J., Im, S.G., Dravid, V.P., and Choi, S.-Y. (2019a). Polymer analog memristive synapse with atomic-scale conductive filament for flexible neuromorphic computing system. Nano Lett. 19, 839–849.

Jang, J., Park, S., Burr, G.W., Hwang, H., and Jeong, Y. (2015). Optimization of conductance change in Pt/CaMnO3-based synaptic devices for neuromorphic systems. IEEE Electron Device Lett. 36, 457–459.

Jang, S., Jang, S., Lee, E.-H., Kang, M., Wang, G., and Kim, T.-W. (2019b). Ultrathin conformable organic artificial synapse for wearable intelligent device applications. ACS Appl. Mater. Interfaces 11, 1071–1080.

Jerry, M., Dutta, S., Kazemi, A., N.K., Zhang, J., Chen, P.-Y., Sharma, P., Yu, S., Hu, X.S., Niemier, M., et al. (2018). A ferroelectric field effect transistor based synaptic weight cell. J. Phys. D Appl. Phys. 51, 434001.

Jo, S.H., Chang, T., Ebbing, I., Bhadviya, B.B., Mazumder, P., and Lu, W. (2010). Nanoscale...
memristor device as synapse in neuromorphic systems. Nano Lett. 10, 1297–1301.
John, R.A., Yantara, N., Ng, Y.F., Nasarimam, G., Mosconi, E., Meggiorato, D., Kulkarni, M.R., Gopalakrishnan, P.K., Nguyen, C.A., De Angelis, F., et al. (2018). Ionotronic Halide Perovskite drift-diffusive synapses for low-power neuromorphic computation. Adv. Mater. 30, 1805454.
Kadetotad, D., Xu, Z., Mohanty, A., Chen, P., Lin, B., Ye, J., Vrudhula, S., Yu, S., Cao, Y., and Seo, J. (2015). Parallel architecture with resistive crosspoint array for dictionary learning acceleration. IEEE J. Emerg. Sel. Top. Circuits Syst. 5, 194–204.
Kaneko, Y., Nishitani, Y., Tanaka, H., Ueda, M., Kato, Y., Tokumitsu, E., and Fujii, E. (2017). Correlated motion dynamics of electron channels and domain walls in a ferroelectric-gate thin-film transistor consisting of a ZrO2/PbZrO3/TiO2 stacked structure. J. Appl. Phys. 110, 084106.
Kepecs, A., van Rossum, M.C.W., Song, S., and Tegner, J. (2002). Spike-time-dependent plasticity: common themes and divergent vistas. Biol. Cybern. 87, 446–458.
Khan, A.I., Keshavarzi, A., and Datta, S. (2020). The future of ferroelectric field-effect transistor technology. Nat. Electron. 3, 588–597.
Kim, J., Kim, Y., Kwon, O., Kim, T., Oh, S., Jin, S., Park, W., Kwon, J.-D., Hong, S.-W., Lee, C.-S., et al. (2020a). Modulation of synaptic plasticity mimicked in Al nanoparticle-embedded IGZO synaptic transistor. Adv. Electron. Mater. 6, 1901072.
Kim, M.-K., and Lee, J.-S. (2019). Ferroelectric analog synaptic transistors. Nano Lett. 19, 2044–2050.
Kim, S., Choi, B., Lim, M., Yoon, J., Lee, J., Kim, H.-D., and Choi, S.-J. (2017). Pattern recognition using carbon nanotube synaptic transistors with an adjustable weight update protocol. ACS Nano 11, 2814–2822.
Kim, S., Lee, Y., Kim, H.-D., and Choi, S.-J. (2020b). Parallel weight update protocol for a carbon nanotube synaptic transistor array for accelerating neuromorphic computing. Nanoscale 12, 2040–2046.
Kim, S., Todorov, T., Onen, M., Golmen, T., Bishop, D., Solomon, P., Lee, K., Copel, M., Farmer, D.B., and Ott, J.A. (2019a). Metal-oxide based, CMOS-compatible ECRM for deep learning accelerator. Paper presented at 2019 IEEE International Electron Devices Meeting (IEDM).
Kuzum, D., Jeysingh, R.G.D., Lee, B., and Wong, H.S.P. (2012a). Nanoelectronic programmable synaptic nanosheet circuits with phase change materials for brain-inspired computing. Nano Lett. 12, 2179–2186.
Kuzum, D., Jeysingh, R.G.D., Yu, S., and Wong, H.S.P. (2012b). Low-energy robust neuromorphic computing using synaptic devices. IEEE Trans. Electron Devices 59, 3498–3499.
Kuzum, D., Yu, S., and Wong, H.S.P. (2013). Synaptic electronics: materials, devices and applications. Nanotechnology 24, 382001.
Lamprecht, R., and LeDoux, J. (2004). Structural plasticity and memory. Nat. Rev. Neurosci. 5, 45–54.
Lashkare, S., Chouhan, S., Chavan, T., Bhat, A., Kumbhare, P., and Ganguly, U. (2018). PCMO RRAM for integrate-and-fire neuron in spiking neural networks. IEEE Electron Device Lett. 39, 484–487.
LeCun, Y., Bengio, Y., and Hinton, G. (2015). Deep learning. Nature 521, 436–444.
Lee, D., Kwak, M., Moon, K., Choi, W., Park, J., Yoo, J., Song, J., Lim, S., Sung, C., Banerjee, W., et al. (2019). Various threshold switching devices for integrate and fire neuron applications. Adv. Electron. Mater. 5, 1800836.
Lee, K., Silva, B.N., and Han, K. (2020). Deep learning entrusted to fog nodes (DLEFN) based smart agriculture. Appl. Sci. 10, 1544.
Li, J., Ge, C., Du, J., Wang, C., Yang, G., and Jin, K. (2020a). Reproducible ultrathin ferroelectric domain switching for high-performance neuromorphic computing. Adv. Mater. 32, 1905764.
Li, X., Tang, J., Zhang, Q., Gao, B., Yang, J.J., Song, S., Wu, W., Zhang, W., Yao, P., Deng, N., et al. (2020b). Power-efficient neuro-energetic network with artificial dendrites. Nat. Nanotechnol. 15, 776–782.
Li, X., Yu, B., Wang, B., Bao, L., Zhang, B., Li, H., Yu, Z., Zhang, T., Yang, Y., Huang, R., et al. (2020c). Multi-terminal ionic-gated low-power silicon nanowire synaptic transistors with dendritic functions for neuromorphic systems. Nanoscale 12, 16348–16358.
Li, Y., Zhong, Y., Zhang, J., Xu, L., Wang, Q., Sun, T., Hong, H., Cheng, X., and Mao, X. (2014). Activity-dependent synaptic plasticity of a chalcogenide electronic synapse for neuromorphic systems. Sci. Rep. 4, 4906.
Liu, B., Liu, Z., Chu, I.-S., Di, M., Wu, Y., Wang, J.-C., Hou, T.-H., and Lai, C.-S. (2018). Programmable synaptic metaplasticity and below Fermiyojule spiking energy realized in graphene-based neuromorphic memristor. ACS Appl. Mater. Interfaces 10, 20237–20243.
Lynch, M.A. (2004). Long-term potentiation and memory. Physiol. Rev. 84, 87–136.
Ma, J., and Tang, J. (2017). A review for dynamics in neuron and neuronal network. Nonlinear Dyn. 89, 1569–1578.
Massa, W. (1997). Networks of spiking neurons: the third generation of neural network models. Neural Netw. 10, 1659–1671.
Magee, J.C., and Grienberger, C. (2020). Synaptic plasticity forms and functions. Annu. Rev. Neurosci. 43, 95–117.
Majumdar, S., Tan, H., Qin, Q.H., and van Dijken, S. (2019). Energy-efficient organic ferroelectric tunnel junction memristors for neuromorphic computing. Adv. Electron. Mater. 5, 1800795.
Mansuy, I.M., Mayford, M., Jacob, B., Kandel, E.R., and Bach, M.E. (1998). Restricted and regulated overexpression reveals calcineurin as a key component in the transition from short-term to long-term memory. Cell 92, 39–49.
Markram, H., Gerstner, W., and Sjöström, P.J. (2011). A history of spike-time-dependent plasticity. Front. Systic. Neurisoci. 3, 4.
Mehonic, A., and Kenyon, A.J. (2016). Emulating the electrical activity of the neuron using a silicon oxide RRAM cell. Front. Neurosci. 10, 57.
Merolla, P.A., Arthur, J.V., Alvarez-Icaza, R., Cassidy, A.S., Sawada, J., Akopyan, F., Jackson, B.L., Imam, N., Guo, C., Nakamura, Y., et al. (2014). A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 668–673.
Mdyra, R., Wang, Z., Asapu, S., Joshi, S., Li, Y., Zhuo, Y., Song, W., Jiang, H., Upadhyay, N., Rao, M., et al. (2019). Artificial neural network (ANN) to spiking neural network (SNN) converters based on diffusive memristors. Adv. Electron. Mater. 5, 1900060.
Mikolajek, T., Slesazeek, S., Park, M.H., and Schroeder, U. (2018). Ferroelectric hafnium oxide for ferroelectric random-access memories and ferroelectric field-effect transistors. MRS Bull. 43, 340–346.
Mulasanoanovic, H., Chicco, E., Bertele, M., Mikolajek, T., and Slesazeek, S. (2016a). Mimicking biological neurons with a nanoscale ferroelectric transistor. Nanoscale 10, 21755–21763.
Mulasanoanovic, H., Mikolajek, T., and Slesazeek, S. (2018b). Accumulative polarization reversal in nanoscale ferroelectric transistors. ACS Appl. Mater. Interfaces 10, 22997–24002.
Mulasanoanovic, H., Ocker, J., Müller, S., Noack, M., Müller, J., Polakowski, P., Mikolajek, T., and Slesazeek, S. (2017). Novel ferroelectric FEI-based synapse for neuromorphic systems. Paper presented at: 2017 Symposium on VLSI Technology.
Ni, K., Chakraborty, W., Smith, J., Grissle, B., and Datta, S. (2019). Fundamental understanding and control of device-to-device variation in deeply scaled ferroelectric FETs. Paper presented at: 2019 Symposium on VLSI Technology.
Nikam, R.D., Kwak, M., Lee, J., Rajput, K.G., Banerjee, W., and Hwang, H. (2019). Near ideal synaptic functionalities in Li ion synaptic transistor using Li2O,Se, electrolyte with high ionic conductivity. Sci. Rep. 9, 18883.
Oh, S., Hwang, H., and Yoo, I.K. (2019). Ferroelectric materials for neuromorphic computing. APL Mater. 7, 091109.

Pakkenberg, B., and Gundersen, H.J.G. (1997). Neocortical neuron number in humans: effect of sex and age. J. Comp. Neurol. 384, 312–320.

Pakkenberg, B., Pelvig, D., Marner, L., Bundgaard, M.J., Gundersen, H.J., Nygaard, J.R., and Regeur, L. (2003). Aging and the human neocortex. Exp. Gerontol. 38, 95–99.

Pan, F., Gao, S., Chen, C., Song, C., and Zeng, F. (2014). Recent progress in resistive random access memories: materials, switching mechanisms, and performance. Mater. Sci. Eng. R. Rep. 83, 1–59.

Pantazi, A., Wozniak, S., Tuma, T., and Eleftheriou, E. (2016). All-memristive neuromorphic computing with level-tuned nanoscale devices. Circuits and Systems II: Express Briefs. IEEE Trans. 63, 355–360.

Pedretti, G., Monnici, P., Hashemkhani, S., Mila, V., Melcõ, O., Chica, E., and Ielmini, D. (2020). Doing a spiking recurrent neural network with phase-change memory neurons and synapses for the accelerated solution of constraint satisfaction problems. IEEE J. Explor. Solid-State Computat. Devices Circuits 8, 89–97.

Pereda, A.E. (2014). Electrical synapses and their functional interactions with chemical synapses. Nat. Rev. Neurosci. 15, 250–263.

Ponulak, F., and Kasinski, A. (2011). Introduction to spiking neural networks: information processing, learning and applications. Acta Neurobiol. Exp. 71, 409–433.

Pozzorini, C., Mensi, S., Hagens, O., Naud, R., Koch, C., and Gerstner, W. (2015). Automated high-throughput characterization of single neurons by means of simplified spiking models. PLoS Comput. Biol. 11, e1004275.

Raoux, S., Xiong, F., Wuttig, M., and Pop, E. (2014). Phase change materials and phase change memory. MRS Bull 39, 703–710.

Ren, Z.Y., Zhu, L.Q., Yu, F., Xiao, H., Xiong, W., and Ge, Z.Y. (2019). Synaptic plasticity of protonic/electronic coupled oxide neuromorphic transistor. Org. Electron. 74, 304–308.

Rivnay, J., Inal, S., Sallesio, A., Owens, R.M., Berggren, M., and Malliaras, G.G. (2018). Organic electrochemical transistors. Nat. Rev. Mater. 3, 17086.

Roy, K., Jaiswal, A., and Panda, P. (2019). Towards spike-based machine intelligence with neuromorphic computing. Nature 575, 607–617.

Russo, U., Ielmini, D., Redaelli, A., and Lacaia, A.L. (2006). Intrinsic data retention in nanoscaled phase-change memories—part I. Monte Carlo model for crystallization and percolation. IEEE Trans. Electron Devices 53, 3032–3039.

Sebastian, A., Le Gallo, M., and Krebs, D. (2014). Crystal growth within a phase change memory cell. Nat. Commun. 5, 4314.

Sharbati, M.T., Du, Y., Torres, J., Ardonino, N.D., Yun, M., and Xiong, F. (2018). Low-power, electrochemically tunable graphene synapses for neuromorphic computing. Adv. Mater. 30, 1802353.

Takahashi, N., Oertner, T.G., Hegemann, P., and Larkum, M.E. (2016). Active cortical dendrites modulate perception. Science 354, 1587–1590.

Tan, Z.-H., Yang, R., Terabe, K., Yin, X.-B., Zhang, X.-D., and Guo, X. (2016). Synaptic plasticity realized in oxide memristive devices. Adv. Mater. 28, 377–384.

Tang, J., Yuan, F., Shen, X., Wang, Z., Rao, M., He, Y., Sun, Y., Li, X., Zhang, W., Li, Y., et al. (2019). Bridging biological and artificial neural networks with emerging neuromorphic devices: fundamentals, progress, and challenges. Adv. Mater. 31, 1902761.

Tuma, T., Pantazi, A., Le Gallo, M., Sebastian, A., and Eleftheriou, E. (2016). Stochastic phase-change neurons. Nat. Nanotechnol. 11, 693–699.

Turrigiano, G.G., and Nelson, S.B. (2004). Homeostatic plasticity in the developing nervous system. Nat. Rev. Neurosci. 5, 97–107.

van de Burgt, Y., Lubberman, E., Fuller, E.J., Keene, S.T., Farca, G., Agarwal, S., Marinella, M.J., Alec Talin, A., and Salleo, A. (2017). A non-volatile organic electrochemical device as a low-voltage artificial synapse for neuromorphic computing. Nat. Mater. 16, 414–418.

van de Burgt, Y., Melianas, A., Keene, S.T., Malliara, S., and Salleo, A. (2018). Organic electronics for neuromorphic computing. Nat. Electron. 1, 386–397.

Wang, L., Lu, S.-R., and Wen, J. (2017a). Recent advances on neuromorphic systems using phase-change materials. Nanoscale Res. Lett. 12, 347.

Wang, J., Lu, Z., Xiong, X., Li, X., Yang, W., Chen, M., Pang, G., Qian, F., Zhou, Y., and Han, S.-T. (2020). Optically modulated threshold switching in core-shell quantum dot based Memristive device. Adv. Funct. Mater. 30, 1900114.

Wang, W., Pedretti, G., Milo, V., Carboni, R., Calderoni, A., Rasamaswamy, N., Spinelli, A.S., and Ielmini, D. (2018a). Learning of spatiotemporal patterns in a spiking neural network with resistive switching synapses. Sci. Adv. 4, eaat4752.

Wang, Z., Joshi, S., Savelev, S., Song, W., Midya, R., Li, Y., Rao, M., Yan, P., Asapu, S., Zhuo, Y., et al. (2018b). Fully memristive neural networks for pattern classification with unsupervised learning. Nat. Electron. 1, 137–145.

Wang, W., Pedretti, G., Milo, V., Carboni, R., Calderoni, A., Rasamaswamy, N., Spinelli, A.S., and Ielmini, D. (2019). Computing of temporal information in spiking neural networks with ReRAM synapses. Faraday Discuss. 213, 453–469.

Wang, Z., Wang, L., Nagai, M., Xie, L., Yi, M., and Huang, W. (2017b). Nanonics-enabled memristive devices: strategies and materials for neuromorphic applications. Adv. Electron. Mater. 3, 1600510.

Wong, H.S.P., Lee, H.Y., Yu, S.M., Chen, Y.S., Wu, Y., Chen, P.S., Lee, B., Chen, F.T., and Tsai, M.J. (2012). Metal-oxide RRAM. Proc. IEEE 100, 1951–1970.

Wong, H.S.P., Raoux, S., Kim, S., Liang, J., Reifenberg, J.P., Rajendran, B., Asheghi, M., and Goodson, K.E. (2010). Phase change memory. Proc. IEEE 98, 2201–2227.

Yang, C.S., Shang, D.S., Liu, N., Shi, G., Shen, X., Yu, R.C., Li, Y.Q., and Sun, Y. (2017). A synaptic transistor based on Quasi-2D molybdenum oxide. Adv. Mater. 29, 1700906.

Yang, J.-Q., Wang, R., Wang, Z.-P., Ma, Q.-Y., Mao, J.-Y., Ren, Y., Yang, X., Zhou, Y., and Han, S.-T. (2020). Leaky integrate-and-fire neurons based on perovskite memristor for spiking neural networks. Nano Energy 74, 104828.

Yi, S.-G., Park, M.U., Kim, S.H., Lee, C.J., Kwon, J., Lee, G.-H., and Yoo, K.-H. (2018). Artificial synaptic emulators based on MoS2 flash memory devices with double floating gates. ACS Appl. Mater. Interfaces 10, 31480–31487.

You, B.K., Kim, J.M., Joe, D.J., Yang, K., Shin, Y., Jung, Y.S., and Lee, K.J. (2016). Reliable Memristive switching memory devices enabled by densely packed silver nanowire arrays as electric-field connectors. ACS Nano 10, 9478–9488.

Yu, S. (2018). Neuro-inspired computing with emerging nonvolatile memories. Proc. IEEE 106, 260–285.

Yu, S., Chen, P.Y., Cao, Y., Xia, L., Wang, Y., and Wu, H. (2015). Scaling-up resistive synaptic arrays for neuro-inspired architecture: challenges and prospect. Paper presented at: 2015 IEEE International Electron Devices Meeting (IEDM).

Zhang, L., Tan, S., Holt, C.E., Harris, W.A., and Poo, M.-M. (1998). A critical window for cooperation and competition among developing retinotopic networks. Nature 393, 37–44.

Zhou, Y., Xu, N., Gao, B., Chen, Y., Dong, B., Li, Y., He, Y., and Xiao, S. (2015). Complementary graphene-ferroelectric transistors (C-GFTs) as synapses with modulatable plasticity for supervised learning. Paper presented at: 2019 IEEE International Electron Devices Meeting (IEDM).

Zidan, M.A., Strachan, J.P., and Lu, W.D. (2018). The future of electronics based on memristive systems. Nat. Electron. 1, 22–29.

Zucker, R.S., and Regehr, W.G. (2002). Short-term synaptic plasticity. Annu. Rev. Physiol. 64, 355–405.