Recurrent Neural Networks: An Embedded Computing Perspective

NESMA M. REZK1, MADHURA PURNAPRAJNA2, TOMAS NORDSTRÖM3, AND ZAIN UL-ABDIN1

1School of information technology, Halmstad University, Sweden (e-mail: nesma.rezk,zain-ul-abdin@hh.se)
2Amrita Vishwa Vidyapeetham, Bangalore, India (e-mail: p_madhura@blr.amrita.edu)
3Umeå University (e-mail: tomas.nordstrom@umu.se)

Corresponding author: Nesma M. Rezk (e-mail: nesma.rezk@hh.se).

This research is performed in the NGES (Towards Next Generation Embedded Systems: Utilizing Parallelism and Reconfigurability) Indo-Swedish project, funded by VINNOVA Strategic Innovation grant and the Department of Science and Technology (INT/SWD/VINN/p-10/2015), Government of India.

ABSTRACT Recurrent Neural Networks (RNNs) are a class of machine learning algorithms used for applications with time-series and sequential data. Recently, there has been a strong interest in executing RNNs on embedded devices. However, difficulties have arisen because RNN requires high computational capability and a large memory space. In this paper, we review existing implementations of RNN models on embedded platforms and discuss the methods adopted to overcome the limitations of embedded systems. We will define the objectives of mapping RNN algorithms on embedded platforms and the challenges facing their realization. Then, we explain the components of RNN models from an implementation perspective. We also discuss the optimizations applied to RNNs to run efficiently on embedded platforms. Finally, we compare the defined objectives with the implementations and highlight some open research questions and aspects currently not addressed for embedded RNNs.

Overall, applying algorithmic optimizations to RNN models and decreasing the memory access overhead is vital to obtain high efficiency. To further increase the implementation efficiency, we point up the more promising optimizations that could be applied in future research. Additionally, this article observes that high performance has been targeted by many implementations, while flexibility has, as yet, been attempted less often. Thus, the article provides some guidelines for RNN hardware designers to support flexibility in a better manner.

INDEX TERMS Compression, Flexibility, Efficiency, Embedded computing, Long Short Term Memory (LSTM), Quantization, Recurrent Neural Networks (RNNs)

I. INTRODUCTION

Recurrent Neural Networks (RNNs) are a class of Neural Networks (NNs) dealing with applications that have sequential data inputs or outputs. RNNs capture the temporal relationship between input/output sequences by introducing feedback to FeedForward (FF) neural networks. Thus, many applications with sequential data such as speech recognition [1], language translation [2], and human activity recognition [3] can benefit from RNNs.

In contrast to cloud computing, edge computing can guarantee better response time and enhance security for the running application. Augmenting edge devices with RNNs grant them the intelligence to process and respond to sequential problems. Realization on embedded platforms in edge devices imposes some optimizations to RNN applications. Embedded platforms are time-constrained systems that suffer from limited memory and power resources. To run RNN applications efficiently on embedded platforms, RNN applications need to overcome these restrictions.

A. SCOPE OF THE ARTICLE

In this article, we study RNN models and specifically focus on RNN optimizations and implementations on embedded platforms. The article compares recent implementations of RNN models on embedded systems found in the literature. For a research paper to be included in the comparison, it should satisfy the following conditions:

- It discusses the implementation of an RNN model or the...
Rezk et al.: Recurrent Neural Networks: An Embedded Computing Perspective

FIGURE 1: Structure of the survey article. RNN models should run on an embedded platform in an edge device. Section II discusses the objectives of such an implementation and the challenges facing it. Section III describes the RNN models in detail. There follows a discussion of how algorithmic optimizations (Section IV-A) may be applied to RNN models and how platform-specific optimizations (Section IV-B) are applied to embedded platforms. The resulting implementations are discussed in Section V and compared to the objectives in Section VI.

B. CONTRIBUTIONS

This survey article provides the following:

- A detailed comparison of RNN models’ components from a computer architecture perspective that addresses computational and memory requirements.
- A study of the optimizations applied to RNNs to execute them on embedded platforms.
- An application-independent comparison of recent implementations of RNNs on embedded platforms.
- Identification of possible opportunities for future research.

C. SURVEY STRUCTURE

This survey article is organized as shown in Figure 1. Section II defines the objectives of realizing RNN models on embedded platforms and the challenges faced in achieving them. We then define a general model for RNN applications and discuss different variations for the recurrent layers in RNN models in Section III. However, it is difficult to run RNN models in their original form efficiently on embedded platforms. Therefore, researchers have applied optimizations to both the RNN model and the target platform. The optimizations applied to the RNN model are called algorithmic optimizations and are discussed in Section IV-A. The optimizations applied to the hardware platform are called platform-specific optimizations and are discussed in Section IV-B. Then, in Section V, we present an analysis of the hardware implementations of RNNs suggested in the literature. The implementations are compared against the applied optimizations and their achieved performance. In Section VI, we compare the implementations analyzed in Section V with the objectives defined in Section II to define the gap between them and propose research opportunities to fill this gap. Finally, in Section VII, we summarize our survey.
II. OBJECTIVES AND CHALLENGES

Implementation efficiency is the primary objective in implementing RNN applications on embedded systems. Implementation efficiency requires the implementation to have high throughput, low energy consumption, and to meet real-time requirements. A secondary objective for the implementation would be flexibility. Flexibility requires the implementation to support variations in the RNN model, to allow for online training, and to meet different applications requirements. In meeting these objectives, there exist challenges in mapping these applications onto embedded systems, such as the large number of computations to be performed within the limited available memory. These objectives and challenges are discussed in detail below.

A. OBJECTIVES OF REALIZING RNNS ON EMBEDDED PLATFORMS

To realize RNN models on embedded platforms, we define some objectives that will influence the solution. These objectives are divided into implementation efficiency objectives and flexibility objectives.

1) Implementation Efficiency

Since we target embedded platforms, we consider the online execution of the application. To satisfy the implementation efficiency objective, the implementation should have a high throughput, low energy consumption, and meet the real-time requirements of the application. The real-time requirements of the application pose additional demands for the time requirements of the application. The real-time requirements are divided into implementation efficiency objectives and flexibility objectives.

- **High throughput** Throughput is a measure of performance. It measures the number of processed input/output samples per second. Application-level inputs and outputs are diverse. For image processing applications, the input can be frames and the throughput can be the number of consumed frames per second, which may also depend on the frame size. For speech/text applications, it can be the number of predicted words per second. Thus for different sizes and types of input and outputs, throughput can have different units and the throughput value may be interpreted in various ways. To compare different applications, we use the number of operations per second as a measure of throughput.

- **Low energy consumption** For an implementation to be considered efficient, the energy consumption of the implementation should meet embedded platforms’ energy constraints. To compare the energy consumption of different implementations, we use the number of operations per second per watt as a measure of energy efficiency.

  - **Real-time requirements** In real-time implementations, a response cannot be delayed beyond a predefined deadline, and energy consumption cannot exceed a predefined limit. The deadline is defined by the application and is affected by the frequency of sensor inputs and the system response time. Normally, the RNN execution should meet the predefined deadline.

2) Flexibility

The flexibility of the solution in this context is the ability of the solution to run different models under different constraints without being restricted to one model or one configuration. For an implementation to be flexible, we define the following requirements that should be satisfied:

- **Supporting variations in RNN layer** The recurrent layers of RNN models can vary in the type of the layer (different types of the recurrent layer are discussed in Section III-B), the number of hidden cells, and the number of recurrent layers.

- **Supporting other NN layers** RNN models have other types of NN layers as well. A solution that supports more NN layers is considered a complete solution for RNN models, and not just a flexible solution. Convolution layers, fully connected layers, and pooling layers might be required in an RNN model.

- **Supporting algorithmic optimization variations** Different algorithmic optimizations are applied to RNN models to implement them efficiently on embedded systems (Section IV). Supporting at least one algorithmic optimization for the hardware solution is in many cases mandatory for a feasible execution of RNN models on an embedded system. Combinations of optimizations will lead to higher efficiency and flexibility as this gives the algorithmic designer more choices while optimizing the model for embedded execution.

- **Online training** Training is a process that sets parameter values within the neural network. In embedded platforms, training is performed offline, and only inference is run on the platform at run-time. For real-life problems, it is often not enough to run only inference on the embedded platforms – some level of training is required at run-time as well. Online training allows...
the neural network to adapt to new data that was not encountered within the training data, and to adapt to changes in the environment. For example, online training is required for object recognition in autonomous cars to achieve lifelong learning, by continuously receiving new training data from fleets of robots and updating the model parameters [10]. Another example is in automated visual monitoring systems that continuously receive new labeled data [11].

- Meeting the requirements of different application domains One aspect of flexibility is to support the requirements of different application domains. This makes the implementation attractive because the solution can support a wider range of applications. However, different application domains can have different performance criteria. Some application domains, such as autonomous vehicles [12], might require very high throughput with moderate power consumption, while others, such as mobile applications [13], [14], require extremely low power consumption but have less stringent constraints on throughput.

B. CHALLENGES IN MAPPING RNNS ON EMBEDDED PLATFORMS

We shall now take a look at the challenges faced by hardware solutions to meet the objectives discussed above.

1) Computation challenges

The main computation bottleneck in RNNs is the matrix to vector multiplications. The LSTM layer (Explained in detail in Section III-B) has four computation blocks, each of which has one matrix to vector multiplication. For example, if the size of the vector is 1280 and the size of the matrices is 1280 \times 1024, each matrix to vector multiplication requires 1280 \times 1024 MAC (Multiply And Accumulate) operations. The total number of MAC operations in the LSTM would be 4 \times 1280 \times 1024 = 5.24 \text{Mega MAC}, which is approximately equivalent to 10.5 MOP. The high number of computations negatively affects both the throughput of the implementation and energy consumption.

One other problem in RNNs is the recurrent structure of the RNN. In RNNs, the output is fed back as an input in such a way that each time-step computation needs to wait for the previous time-step computation to complete. This temporal dependency makes it difficult to parallelize the implementation over time-steps.

2) Memory challenges

The memory required for the matrix to vector multiplications can be very large. The size and the access time of these matrices become a memory bottleneck. The previous example of the LSTM layer, requires four matrices, each of size 1280 \times 1024. Consider 32-bit floating-point operations: the size of the required memory for the weights would be 32 \times 4 \times 1280 \times 1024 = 21 MB. Also, the high number of memory accesses affects the throughput and energy consumption of the implementation [15].

3) Accuracy challenges

To overcome the previous two issues (computation and memory challenges), optimizations can be applied to RNN models as discussed in Section IV. These optimizations may affect accuracy. The acceptable decrease in accuracy varies with the application domain. For instance, in aircraft anomaly detection, the accepted range of data fluctuation is only 5% [16].

III. RECURRENT NEURAL NETWORKS

The intelligence of humans, as well as most animals, depends on having a memory of the past. This can be short-term, as when combining sounds to make words, and long-term, for example where the word “she” can refer back to “Anne” mentioned hundreds of words earlier. This is exactly what RNN provides in neural networks. It adds feedback that enables using the outputs of previous time step while processing the current time-step input. It aims to add memory cells that function similarly to human long-term and short-term memories.

RNNs add recurrent layers to the NN (Neural Network) model. Figure 2 presents a generic model for RNNs that consists of three sets of layers (input, recurrent, and output). Input layers take the sensor output and convert it into a vector that conveys the features of the input. These are followed by the recurrent layers, which provide feedback. In most recent recurrent layer models, memory cells exist as well. Subsequently, the model completes similarly to most NN models with Fully Connected (FC) layers and an output layer that can be a softmax layer. FC layers and the output layer are grouped into the set of output layers in Figure 2. In this section, we discuss the input layers, different types of recurrent layer, output layers, RNN modes of operation, deep RNN, and RNN applications and their corresponding datasets.

A. INPUT LAYERS (FEATURES EXTRACTOR) AND CORRESPONDING APPLICATIONS AND DATASETS

Input layers are needed by many implementations to prepare the sensor output for processing (these may also called feature extraction layers). Often, the raw sensor data, e.g.,
the audio samples or video frames, are in a form that is unsuitable for direct processing in the recurrent layer. Also, the RNN performance (in learning rate and accuracy) can be significantly improved if suitable features are extracted in the input layer.

As sensor types (and numbers) change with the application, RNN models show a large variation with application types as well. Thus it is important to study which applications an RNN model is used for and their corresponding datasets. Datasets are used by researchers to demonstrate success in applying their methods and the modifications to them. Datasets differ in the size of the data samples, the values of data samples, and the total size of the dataset. The success of NN models is measured by accuracy. Accuracy indicates how correct the model is when carrying out recognition, classification, translation, etc.

In this section, we discuss examples from three application domains where input layer pre-processing is used: audio, video, and text. In Table 2, we summarize these application domains and their corresponding datasets. For different datasets, different metrics are used to assess accuracy.

1) Audio inputs
Audio feature extractors translate sound signals into feature vectors. In speech processing, we often want to extract a frequency content from the audio signal (in a similar way to the human ear) [17]. There are many ways to do this, for example, by using short-time Fourier transform (STFT), mel frequency cepstral coefficients (MFCC) and linear predictive coding (LPC) coefficients [18].

Applications: Speech recognition
Speech recognition applications receive audio as input, understand it, and translate it into words. Speech recognition can be used for phonetic recognition, voice search, conversational speech recognition, and speech-to-text processing [19].

2) Video inputs
When the input is a video signal, that is, a sequence of images or frames, it is natural to use a convolutional neural network (CNN) as an input layer. CNN layers then extract image features from each video frame and feed the resulting feature vector to the recurrent layer. This use of a CNN as an input layer before a recurrent layer has been employed for many applications with video inputs, such as activity recognition, image description [3], [20], or video description [21].

The use of CNN as an input layer can also be found for audio signals [22]. In this case, a short segment of audio samples is transformed into a frequency domain vector using, for example, STFT or MFCC. By combining a number of these segments into a spectrogram, we can show information about the source’s frequency and amplitude against time. This visual representation is then fed into a CNN as an image. The CNN then extracts speech or audio features suitable for the recurrent layer.

Applications: Image/Video applications
Image/video applications cover any application that takes images as input, for example, image captioning, activity recognition, and video description.

3) Text inputs
When the input is in the form of text, we often want to represent words as vectors, and word embedding is one common way to do this [23]. The word embedding layer extracts the features of each word in relation to the rest of the vocabulary. The output of the word embedding is a vector. For two words with similar contexts, the distance between their two vectors is short, while it is large for two words that have different contexts.

Following word embedding in an input layer, deeper text analysis or natural language processing is performed in the recurrent layers.

Applications:
- Text generation
  RNN models can be used for language-related applications such as text generation. RNN models can predict the next words in a phrase, using the previous words as inputs.
- Sentiment analysis
  Sentiment analysis is the task of understanding the underlying opinion expressed by words [24], [25]. Since the input words comprise a sequence, RNN methods are well-suited to performing sentiment analysis.

B. RECURRENT LAYERS
In this section, we cover the various types of recurrent layers. For each layer, we discuss the structure of the layer and the gate equations. The most popular recurrent layer is the Long Short Term Memory (LSTM) [39]. Changes have been proposed to the LSTM to enhance algorithmic efficiency or improve computational complexity. Enhancing algorithmic efficiency means improving the accuracy achieved by the RNN model, which includes LSTM with peepholes and ConvLSTM, as discussed in Sections III-B2 and III-B3.

Improving computational complexity means reducing the number of computations and the amount of memory required by an LSTM to run efficiently on a hardware platform. Techniques include LSTM with projection, GRU, and QRNN/SRU, which are discussed in Sections III-B4, III-B5, and III-B6, respectively. These changes can be applied to the gate equations, interconnections, or even the number of gates. Finally, we compare all the different layers against the number of operations and the number of parameters in Table 4.

1) LSTM
First, we explain the LSTM (Long Short Term Memory) layer. Looking at LSTM as a black box, the input to LSTM is a vector combination of the input vector $x_t$ and the previous time-step output vector $h_{t-1}$, where the output vector at time $t$ is denoted as $h_t$. Looking at the structure of an LSTM,
it has a memory cell state $C_t$ and three gates. These gates control what is to be forgotten and what is to be updated by the memory state (forget and input gates). They also control the part of the memory state that will be used as an output (output gate). Our description of the LSTM unit is based on its relationship with hardware implementations. Thus, in Figure 3a we show the LSTM as four blocks instead of three gates because LSTM is composed of four similar computation blocks.

The computation block is the matrix to vector multiplication of the combination of $x_t$ and $h_{t-1}$ with one of the weight matrices $\{W_f, W_i, W_c, W_o\}$. This is considered the dominant computational task in LSTMs. Each block is composed of a matrix to vector multiplication followed by the addition of a bias vector $\{b_f, b_i, b_c, b_o\}$, and then the application of a nonlinear function. Each block might have element-wise multiplication operations as well. The nonlinear functions used in the LSTM are $\text{tanh}$ and $\sigma$ functions. The four computation blocks are as follow:

- **Forget gate** The role of the forget gate is to decide which information should be forgotten. The forget gate output $f_t$ is calculated as
  \[ f_t = \sigma(W_f[h_{t-1}, x_t] + b_f), \]
  \[ f_t = \sigma(W_f[h_{t-1}, x_t] + b_f), \]
  where $x_t$ is the input vector, $h_{t-1}$ is the hidden state output vector, $W_f$ is the weight matrix, $b_f$ is the bias vector, and $\sigma$ is the $\text{sigmoid}$ function.

- **Input gate** The role of the input gate is to decide which information is to be renewed. The input gate output $i_t$ is computed similarly to the forget gate output as
  \[ i_t = \sigma(W_i[h_{t-1}, x_t] + b_i), \]
  \[ i_t = \sigma(W_i[h_{t-1}, x_t] + b_i), \]
  using the weight matrix $W_i$ and the bias vector $b_i$.

- **State computation** The role of this computation is to compute the new memory state $C_t$ of the LSTM cell. First, it computes the possible values for the new state
  \[ C_t = \text{tanh}(W_C[h_{t-1}, x_t] + b_C), \]
  \[ C_t = \text{tanh}(W_C[h_{t-1}, x_t] + b_C), \]
  where $x_t$ is the input vector, $h_{t-1}$ is the hidden state output vector, $W_c$ is the weight matrix, and $b_c$ is the bias vector. Then, the new state vector, $C_t$ is calculated by
  \[ C_t = f_t \odot C_{t-1} + i_t \odot \tilde{C}_t, \]
  \[ C_t = f_t \odot C_{t-1} + i_t \odot \tilde{C}_t, \]
  where $\odot$ is used to denote the element-wise multiplication.

- **Output gate** The role of the output gate is to compute the LSTM output. First, the output gate vector $o_t$ is computed as
  \[ o_t = \sigma(W_o[h_{t-1}, x_t] + b_o), \]
  \[ o_t = \sigma(W_o[h_{t-1}, x_t] + b_o), \]
  where $x_t$ is the input vector, $h_{t-1}$ is the hidden state output vector, $W_o$ is the weight matrix, $b_o$ is the bias vector, and $\sigma$ is the $\text{sigmoid}$ function. Then, the hidden state output $h_t$ is computed by applying the element-wise multiplication of the output gate vector $o_t$ (that holds the decision of which part of the state is the output) to the $\text{tanh}$ of the state vector $C_t$ as
  \[ h_t = o_t \odot \text{tanh}(C_t). \]
  \[ h_t = o_t \odot \text{tanh}(C_t). \]

The number of computations and parameters for LSTM are shown in Table 3. Matrix to vector multiplications dominate the number of computations and parameters. For each matrix to vector multiplication, the input vector $x_t$ of size $m$ and the hidden state output vector $h_{t-1}$ of size $n$ are multiplied with weight matrices of size $(m+n) \times n$. That requires $n(m+n)$ MAC operations, which is equivalent to $nm + n^2$ multiplications and $nm + n^2$ additions. The number of parameters in the weight matrices is $nm + n^2$ as well. Since this computation is repeated four times within the LSTM computation, these numbers are multiplied by four in the total number of operations and parameters for an LSTM. For the models in the studied papers, $n$ is larger than $m$. Thus, $n$ has a dominating effect on the computational complexity of the LSTM.

2) LSTM with peepholes
Peephole connections were added to LSTMs to make them able to count and measure the time between events. As seen in Figure 3b the output from the state computation is
Rezk et al.: Recurrent Neural Networks: An Embedded Computing Perspective

FIGURE 3: Different variations of an RNN layer.
used as input for the three gates. The LSTM gate equations are changed to:

\begin{align}
  f_t &= \sigma(W_f[h_{t-1}, x_t, C_{t-1}] + b_f), \\
  i_t &= \sigma(W_i[h_{t-1}, x_t, C_{t-1}] + b_i), \\
  o_t &= \sigma(W_o[h_{t-1}, x_t, C_t] + b_o).
\end{align}

where \(x_t\) is the input vector, \(h_{t-1}\) is the hidden state output vector, \(C_{t-1}\) is the state vector at time \(t-1\), \(W_f, W_i, W_o\) are the weight matrices, and \(b_f, b_i, b_o\) are the bias vectors.

The number of operations and computations for an LSTM with peepholes are shown in Table 3. There exist two rows for an LSTM with peepholes. The first row considers the multiplication with the cell state in the three gates as a matrix to vector multiplication. The number of multiplications, additions, and weights increases by \(3 \times n^2\). However, the weight matrices multiplied with the cell state can be diagonal matrices [41]. Thus, the matrix to vector multiplication can be considered as element-wise vector multiplication, which has become widely used for LSTM with peepholes. In this case, the number of multiplications, additions, and weights will increase by \(3n\) only.

3) ConvLSTM

ConvLSTM is an LSTM with all matrix to vector multiplications replaced with 2D convolutions [42]. The idea is that if the input to the LSTM is data that holds spatial relations such as visual frames, it is better to apply 2D convolutions than matrix to vector multiplications. Convolution is capable of extracting spatial information from the data. The vectors \(x_t, h_t,\) and \(C_t\) are replaced with 3-D tensors. One can think of each element in the LSTM vectors as a 2D frame in the ConvLSTM vectors. Convolution weights need less memory than to vector matrices weights. However, using them involves more computation.

The number of operations and parameters required for a ConvLSTM are shown in Table 3. The calculated numbers are for a ConvLSTM without peepholes. If peepholes are added, the number of multiplications, additions, and weights will increase by \(3n\). Since the main change from an LSTM is the replacement of the matrix to vector multiplications with convolutions, the change in the number of operations and parameters would be via the \(nm + n^2\) factor that appears in multiplications, additions, and the number of weight equations. The number of multiplications and additions (MACs) in convolutions of input vector \(x_t\) and hidden state output vector \(h_{t-1}\) is \(rcnmk_i^2 + rcn^2 \times k_s^2\), where \(r\) is the number of rows and \(c\) is the number of columns in the frames, \(n\) is the number of frames in input \(x_t\), \(m\) is the number of frames in output \(h_t\) (or the number of hidden cells), \(k_i\) is the size of the filter used with \(x_t\), and \(k_s\) is the size of the filter used with \(h_{t-1}\). The number of weights is the size of the filters used for convolutions.

4) LSTM with projection layer

The LSTM is changed by adding one extra step after the last gate [43]. This step is called a projection layer. The output of the projection layer is the output of the LSTM and the feedback input to the LSTM in the next time-step, as shown in Figure 3. Simply, a projection layer is like an FC layer. The purpose of this layer is to allow an increase in the number of hidden cells while controlling the total number of parameters. This is performed by using a projection layer that has a number of units \(p\) less than the number of hidden cells. The dominating factor in the number of computations and the number of weights will be \(4pn\) instead of \(4n^2\), where \(n\) is the number of hidden cells and \(p\) is the size of the projection layer. Since \(p < n\), \(n\) can increase with a smaller effect on the size of the model and the number of computations.

In Table 3, we show the number of operations and parameters required for an LSTM with a projection layer. In the original paper proposing the projection layer, the authors considered the output layer of the RNN as a part of the LSTM [43]. The output layer was an FC layer that changes the size of the output vector to \(o\), where \(o\) is the output size. Thus, there is an extra \(p\) term in the number of multiplications, additions, and weights. We put the extra terms between curly brackets to show that they are optional terms. The projection layer can be applied to an LSTM with peepholes as well. In Table 3, we show the number of operations and parameters for an LSTM with peepholes and a projection layer.

5) GRU

The Gated Recurrent Unit (GRU) was proposed in 2014 [44]. The main purpose was to make the recurrent layer able to capture the dependencies at different time scales in an adaptive manner [45]. However, the fact that GRU has only two gates (three computational blocks) instead of three (four computational blocks) as with the LSTM makes it more computationally efficient and more promising for high-performance hardware implementations. The three computational blocks are as follows:

- **Reset gate** The reset gate is used to decide whether to use the previously computed output or treat the input as the first symbol in a sequence. The reset gate output vector \(r_t\) is computed as

\[
  r_t = \sigma(W_r[h_{t-1}, x_t]),
\]

where \(x_t\) is the input vector, \(h_{t-1}\) is the hidden state output vector, \(W_r\) is the weight matrix, and \(\sigma\) is the sigmoid function.

- **Update gate** The update gate decides how much of the output is updated. The output of the update gate \(z_t\) is computed as the reset gate output \(r_t\) using the weight matrix \(W_z\) as

\[
  z_t = \sigma(W_z[h_{t-1}, x_t]).
\]
TABLE 3: Comparing LSTM and its variations.

| RNN layer                              | Number of Operations | Number of Parameters |
|----------------------------------------|----------------------|----------------------|
|                                        | Multiplications      | Additions            | Nonlinear | Weights | Biases |
| LSTM                                   | $4n^2 + 4nm + 3n$    | $4n^2 + 4nm + 5n$    | 5n        | $4n^2 + 4nm$ | 4n     |
|                                        | $= \text{LSTMmul}$   | $= \text{LSTMadd}$   | $= \text{LSTMnonlinear}$ | $= \text{LSTMweights}$ | $= \text{LSTMbiases}$ |
| LSTM + peepholes                       | $7n^2 + 4nm + 3n^2$  | $7n^2 + 4nm + 5n$    | 5n        | $7n^2 + 4nm$ | 4n     |
|                                        | $= \text{LSTMmul + 3n^2}$ | $= \text{LSTMadd + 3n^2}$ | $= \text{LSTMnonlinear}$ | $= \text{LSTMweights + 3n^2}$ | $= \text{LSTMbiases}$ |
| LSTM + peepholes (diagonalized)        | $4n^2 + 4nm + 6n$    | $4n^2 + 4nm + 8n$    | 5n        | $4n^2 + 4nm + 3n$ | 4n     |
|                                        | $= \text{LSTMmul + 3n}$ | $= \text{LSTMadd + 3n}$ | $= \text{LSTMnonlinear}$ | $= \text{LSTMweights + 3n}$ | $= \text{LSTMbiases}$ |
| LSTM + projection                      | $4np + 4nm + 3n + np + \{po\}$ | $4np + 4nm + 5n + np + \{po\}$ | 5n        | $4np + 4nm + np + \{po\}$ | 4n     |
|                                        | $= \text{LSTMProjmul}$ | $= \text{LSTMProjadd}$ | $= \text{LSTMnonlinear}$ | $= \text{LSTMProjweights} + \{po\}$ | $= \text{LSTMbiases}$ |
| LSTM + peepholes (diagonalized) + projection | $4np + 4nm + 6n + np + \{po\}$ | $4np + 4nm + 8n + np + \{po\}$ | 5n        | $4np + 4nm + 3n + np + \{po\}$ | 4n     |
|                                        | $= \text{LSTMProjmul + 3n}$ | $= \text{LSTMProjadd + 3n}$ | $= \text{LSTMnonlinear}$ | $= \text{LSTMProjweights + 3n}$ | $= \text{LSTMbiases}$ |
| ConvLSTM                               | $4rnmk_s^2 + 4rcnk^2k_s^2 + 3n$ | $4rcnk_s^2 + 4rcnk^2k_s^2 + 5n$ | 5n        | $4nmk_s^2 + 4nk^2k_s^2$ | 4n     |
| GRU                                    | $3n^2 + 3nm + 3n$    | $3n^2 + 3nm + 2n$    | 3n        | $3n^2 + 3nm$ | -     |
|                                        | $= 0.75\text{LSTMmul}$ | $= 0.75\text{LSTMadd}$ | $= 0.6\text{LSTMnonlinear}$ | $= 0.75\text{LSTMweights}$ | -     |
| QRNN                                   | $3knm + 3n$          | $3knm + 2n$          | 3n        | $3knm$          | -     |
| SRU                                    | $3nm + 6n$           | $3nm + 8n$           | 2n        | $3nm + 2n$      | 2n     |

In the table we use the following symbols: $m$ is the size of input vector $x_t$, $n$ is the number of hidden cells in $h_t$, $p$ is the size of the projection layer, $o$ is the size of the output layer, $r$ is the number of rows in a frame, $c$ is the number of columns in a frame, $k_2$ is size of the 2D filter applied to $x_t$, $k_3$ is the size of the 2D filter applied to $h_{t-1}$, and $k$ is the size of 1D convolution filter. The term $\{po\}$ is an optional term as discussed in Section III-B4.
**Output computation** The role of this block is to compute the hidden state vector $h_t$. First, it computes the possible values for the hidden state vector $h_t$

$$\tilde{h}_t = \tanh(W[r_t \odot h_{t-1}, x_t])$$

(12)

where $x_t$ is the input vector, $h_{t-1}$ is the hidden state output vector, and $W$ is the weight matrix. Then, the hidden state vector $h_t$ is computed from the old output $h_{t-1}$ and the new possible output $\tilde{h}_t$

$$h_t = (1 - z_t) \odot h_{t-1} + z_t \odot \tilde{h}_t.$$  

(13)

As with LSTM, we visualize a GRU in Figure 3d as three blocks, not two gates, as it has three blocks of matrix to vector multiplications. In Table 3, we show the number of operations and parameters required for a GRU. The number of operations and parameters is approximately 0.75 the number of operations and parameters in the LSTM.

6) **QRNN and SRU**

The purpose of Quasi-RNN (QRNN) [46] and Simple Recurrent Unit (SRU) [47] is to make the recurrent unit friendlier for computation and parallelization. The bottleneck in an LSTM/GRU is the matrix to vector multiplications. It is difficult to parallelize this part because it depends on the previous time-step output $h_{t-1}$ and previous time-step state $C_{t-1}$. In QRNN/SRU, $h_{t-1}$ and $C_{t-1}$ are removed from all matrix to vector multiplications and appear only in element-wise operations. QRNN has two gates and a memory state. It has three heavy computational blocks. In these blocks, only the input vector $x_t$ is used as input. It replaces the matrix to vector multiplications with 1D convolutions with inputs along the time-step dimension. For instance, if the filter dimension is two, convolution is applied on $x_t$ and $x_{t-1}$. The three computation blocks compute the forget gate vector $f_t$, candidate for new state vector $\tilde{C}_t$, and the output gate vector $o_t$ as

$$f_t = \sigma(W_f * x_t),$$

(14)

$$\tilde{C}_t = \tanh(W_c * x_t),$$

(15)

and

$$o_t = \sigma(W_o * x_t),$$

(16)

where $W_f$ and $W_c$, $W_o$ are the convolution filter banks and “*” is to denote the convolution operation.

The state vector $C_t$ is computed as

$$C_t = f_t \odot C_{t-1} + (1 - f_t) \odot \tilde{C}_t$$

(17)

and the hidden state vector $h_t$ is computed using equation [6]

Figure 3e is used to visualize the QRNN layer. The number of operations and parameters required for a QRNN is shown in Table 3 where $k$ is the size of the convolution filter.

The SRU has two gates and a memory state as well. The heavy computational blocks (three blocks) are matrix to vector multiplications, not convolutions. The two gates (forget and update gates) are computed using the equations

$$f_t = \sigma(W_f x_t + v_f \odot c_{t-1} + b_f)$$

(18)

and

$$r_t = \sigma(W_r x_t + v_r \odot c_{t-1} + b_r)$$

(19)

respectively. In both gate calculations, $C_{t-1}$ is used but only for element-wise multiplications. The parameter vectors $v_f$ and $v_r$ are learned with weight matrices and biases during training.

The third computational block is the state computation $C_t$

$$C_t = f_t \odot C_{t-1} + (1 - f_t) \odot (W x_t),$$

(20)

where $C_{t-1}$ is the old state vector and $x_t$ is the input vector. The computation is controlled by the forget gate output vector $f_t$ that decides what is to be forgotten and what is to be treated as new.

Finally, the SRU output $h_t$ is computed from the new state $C_t$ and the input vector $x_t$ checked by the update gate (which decides the parts of the output that are taken from the new state and the parts that are taken from input) using the equation

$$h_t = r_t \odot C_t + (1 - r_t) \odot x_t.$$  

(21)

Figure 3f visualizes the SRU. The output computation is performed in the same block with the update gate. It is worth observing that in neither QRNN nor SRU, $h_{t-1}$ are used in the equations – only the old state $C_{t-1}$ is used. The number of operations and parameters for an SRU is shown in Table 5.

In Table 3, we compare the LSTM and all of its variations against the memory requirements for the weights and the number of computations per single time-step. This comparison helps to understand the required hardware platform for each of them. To make it easier for the reader to understand the difference between the LSTM and the other variants, we show the equations for operations and parameters in terms of LSTM operations and parameters if they are comparable.

**C. Output Layers**

The output layers in the RNN model are the FC layers and the output function.

1) **FC (Fully Connected) Layers**

The RNN model might have one or more FC layers after the recurrent layers. Non-linear functions may be applied between the FC layers as well. This is called fully connected because each neuron in the input is connected to each neuron of the output. Computationally, this is done by matrix to vector multiplication using a weight matrix of size $Input_{size} \times Output_{size}$, where $Input_{size}$ is the size of the input vector and $Output_{size}$ is the size of the output vector. One purpose of the FC layer in RNN models can be to change the dimension of the hidden state output vector $h_t$ to the dimension of the RNN model output to prepare it for the output function. In this case, the FC layer might be replaced by adding a projection layer in the recurrent layer.
2) Output function
The output function is the final step in the neural networks inference. It generates the output of the neural network model. This output can be a prediction, classification, recognition, and so on. For example, in a text prediction problem, the softmax function is used as an output function. The output is a vector of probabilities that sum to one. Each probability corresponds to one word. The word with the highest probability becomes the prediction of the neural network [48].

D. PROCESSING OF DATA IN RNN MODELS
There are many ways that processing of data may vary in RNN models. The first is to vary the way time steps are treated. This is influenced by the nature of the application, which may have inputs with temporal relations, outputs with temporal relations, or both. The second form of variation is related to bidirectional RNNs. We discuss below how a bidirectional RNN can process inputs both forwards and backwards in time. We also discuss what is meant by a deep RNN model.

1) RNN unfolding variations through time-steps
RNN unfolding/unrolling is performed to reveal the repetition in the recurrent layer and to show the number of time steps required to complete a task. Unfolding the RNN illustrates the different types of RNN models one can meet.

- **One to many** A one to many model generates a sequence of outputs for a single input, as shown in Figure 4a. Image captioning is one example [5]. The model takes one image as input and generates a sentence as an output. The words of the sentence compose a sequence of temporally related data. In this case, the temporal sequence is only in the output.

- **Many to one** A many to one model combines a sequence of inputs to generate a single output, as shown in Figure 4b. Activity recognition [3] and sentiment analysis [49] are two examples. In activity recognition, the model takes a sequence of images as input and determines the activity taking place in the images. In sentiment analysis, the model takes a sequence of words (sentence) as input and generates a single emotion at the end. In this case, the temporal sequence sequence is only in the input.

- **Many to many** A many to many model has a sequence in the input and a sequence in the output, as shown in Figure 4c. Language translation [2] and video description [3] are two examples. In language translation, the model has a sequence of words (sentence) as an input and a sequence of words (sentence) as an output. In video description applications, the model has a sequence of image frames as input and a sequence of words (sentence) as output.

- **One to one** There is no RNN model with one to one unfolding. One to one simply means that there is no temporal relation contained in the inputs or the outputs (a feedforward neural network).

2) Bidirectional RNN
In Bidirectional RNN, input can be fed into the recurrent layer from two directions: past to future and future to past. That requires a duplication of the recurrent layer, so that two recurrent layers work simultaneously, each processing input in a different temporal direction. This can help the network to better understand context by obtaining data from the past and the future at the same time. This concept can be applied to different variations of recurrent layers such as BiLSTM [50] and BiGRU [51].

E. DEEP RECURRENT NEURAL NETWORKS (DRNN)
Making a neural network a deep neural network is achieved by adding non-linear layers between the input layer and the output layer [52]. This is straightforward in feedforward NNs. However, in RNNs, there are different approaches that can be adopted. Similarly to feedforward NNs, there can be a stack of recurrent layers (stacked RNN) [41] as shown in Figure 5, where we have a stack of two recurrent layers. The output of the first layer is considered as the input for the second layer. Alternately, the extra non-linear layers can be within the recurrent layer computations [53]. Extra non-linear layers can be embedded within the hidden layer vector $h_t$ calculation, where the $x_t$ and $h_{t-1}$ vectors used to calculate $h_t$, pass through additional non-linear layers. This model is called the deep transition RNN model. The extra non-linear layers can also be added in computing the output from the hidden state vector; this model is called the deep output RNN model. It is possible to have an RNN model that is both a deep transition and a deep output RNN model [54]. One other way to have extra non-linear functions within the recurrent layer is to have them within the gate calculations – a method called H-LSTM (Hidden LSTM).
IV. OPTIMIZATIONS FOR RNNs

As with all neural network applications, RNN applications are based upon intensive operations performed on high precision values. They therefore require high computation power, large memory bandwidth, and high energy consumption. Because of the resource constraints of embedded platforms, there is a need to decrease the computation and memory requirements of RNN applications. In this section, we present optimizations that have been applied to RNNs to realize them on embedded systems. In Section V which follows, we discuss hardware implementations of RNNs on embedded platforms and how they relate to the optimizations presented here. Researchers have been working on two types of optimizations. The first type is related to the RNN algorithms themselves, where RNN algorithms are modified to decrease computation and memory requirements. The modification should have no effect or only a limited effect on accuracy. The second type of optimization is related to the embedded platform, where hardware improvements are applied to increase the parallelization of the application and decrease the overhead of memory accesses. Figure 5 illustrates these two types of optimizations.

A. ALGORITHMIC OPTIMIZATIONS

In this section, we discuss the different algorithmic optimizations that may be performed on the recurrent layer of an RNN application to decrease its computation and memory requirements. We discuss how these optimizations are carried out, and how they affect accuracy. Applying optimizations directly to inference can have unacceptable effects on accuracy. Thus, training the network would be required to enhance the accuracy. Optimizations may be applied during the model main training or after the model is trained and then the model is retrained for some epochs (training cycles).

Different datasets measure accuracy using different units. For some units higher values are better, while for others lower values are better. To provide a unified measure of the change in accuracy, we calculate the percentage change in accuracy from the original value to the value after applying the optimization method as

\[
\alpha_\Delta = (1 - \alpha) \frac{V_a - V_b}{V_b} \times 100,
\]

where \(\alpha_\Delta\) is the effect of the optimization method on accuracy as a percentage of the original accuracy value, \(V_b\) is the value of accuracy before optimization, \(V_a\) is the value of accuracy after optimization, and \(\alpha\) is an indicator that has a value of 0 if higher accuracy values are better and 1 if lower accuracy values are better. Thus, if the baseline accuracy achieved by the original model without optimizations is 96% and the accuracy after optimization is 94%, the effect of optimization on accuracy is \(-2.1\%\). If the accuracy after optimization is 98%, the effect of optimization on accuracy is \(+2.1\%\). If the optimization has no effect on accuracy, then the effect on accuracy is 0%.

As shown in Figure 5, the algorithmic optimizations are quantization, compression, deltaRNN, and nonlinear. The first three optimizations are applied to the matrix to vector multiplications operations and the last is applied to computation of non-linear functions. The table in Figure 6 compares quantization, compression, and deltaRNN with their effect on memory requirements, number of memory accesses, number of computations, and MAC operation cost. MAC operation cost can be decreased by decreasing the precision of operands.

1) Quantization

Quantization is a reduction in the precision of the operands. Quantization can be applied to the network parameters only, or to the activations and inputs as well. While discussing quantization, there are three important factors to consider. First, the number of bits used for weights, biases, activations, and inputs. Second, the quantization method. The quantization method defines how to store the full precision values in a lower number of bits. Third, discussing whether quantization was applied with training from the outset or the model was re-trained after applying quantization. These three factors all affect accuracy. However, they are not the only factors affecting accuracy, which may also be affected by model architecture, dataset, and other factors. Yet, these three factors have more relevance when applying quantization to the RNN model.

In discussing quantization methods, we cover fixed-point quantization, multiple binary codes quantizations, and exponential quantization. We also study whether the selection of the quantized value is deterministic or stochastic. In deterministic methods, the selection is based on static thresholds. In contrast, selection in stochastic methods relies on probabilities and random numbers. Relying on random numbers is more difficult for hardware.

a: Quantized values representation

There are different methods for representing quantized values. In the following, we explain three commonly used methods.
1) **Fixed-point quantization** In this quantization method, the 32-bit floating-point values are quantized into a fixed-point representation notated as $Q_{m,f}$, where $m$ is the number of integer bits, and $f$ is the number of fractional bits. The total number of bits required is $k$. The sign bit may be included in the number of integer bits [55] or added as an extra bit added to $m$ and $f$ [56]. For example, in the first case [55], $Q_{1,1}$ is used to represent 2 bits fixed-point that has three values {$-0.5, 0, 0.5$}. This quantization method is also called Pow2-ternarization [57]. Usually, fixed-point quantization is deterministic, in that for each floating-point value, there is one quantized fixed-point value defined by an equation (i.e. it is rule-based). Fixed-point quantization is performed by clipping the floating-point value between minimum and the maximum boundaries, and then rounding it.

2) **Exponential quantization** Exponential quantization quantizes a value into an integer power of two. Exponential quantization is very beneficial for the hardware as multiplying with exponentially quantized value is equivalent to shift operations if the second operand is a fixed-point value, and addition to exponent if the second operand is a floating-point value [55], [58]. Exponential quantization can be both deterministic and stochastic.

3) **Binary and multi-bit codes quantization** The lowest precision in RNNs is binary precision [59]. Each full precision value is quantized into one of two values. The most common two values are {$-1, +1$}, but it can also be {0, +1}, {$-0.5, 0$}, {$-0.5, +0.5$}, or any combination of two values [55]. Binarization can be deterministic or stochastic. For deterministic binarization, a sign function can be used for binarization. For stochastic binarization, selection thresholds depend on probabilities to compute the quantized value

$$x^b = \begin{cases} +1 & \text{with probability } p = \sigma_h(x), \\ -1 & \text{with probability } 1 - p, \end{cases}$$

where $\sigma_h$ is the “hard sigmoid” function defined as

$$\sigma_h(x) = \text{clip}(\frac{x+1}{2}, 0, 1) = \max(0, \min(1, \frac{x+1}{2})).$$

Binarization has great value for hardware computation as it turns multiplication into addition and subtraction. The greatest value comes with full binarization, where both the weights and the activations have binary precision. In this case, it is possible to concatenate weights and activations into 32-bit operands and do multiple MAC operations using XNOR and bit-count operations. Full binarization can reduce memory requirements by a factor of 32 and decrease computation time considerably [60].

Adding one more value to binary precision is called ternarization. Weights in ternarized NN are restricted to three values. These three values can be {$-1, 0, 1$} [61]. Power two ternarization is discussed above as a form of fixed-point quantization, and is an example of ternarization with three different values {$-0.5, 0, 0.5$}. Both deterministic and stochastic ternarization have been applied to RNNs [55].

Having four possible quantization values is called quaternarization. In quaternarization, the possible values can be {$-1, -0.5, +0.5, +1$} [62]. In order to benefit from the high computational benefit of having binary weights and activations while using a higher number of bits, multiple binary codes {$-1,+1$} has been used for quantization [63]. For example, two bit quantization has four possible values {$-1,-1$, $-1,1$, $1,-1$, $1,1$}. The most common method for deterministic quantization is uniform quantization. Uniform quantization may
not be the best quantization method as it can change the distribution of the original data, especially for non-uniform data, which can affect accuracy. One solution is balanced quantization [6]. In balanced quantization, data is divided into groups of the same amount of data before quantization to ensure a balanced distribution of data following quantization. Other suggested solutions treat quantization as an optimization problem, and include greedy quantization, refined greedy quantization, and alternating multi-bit quantization [63, 65].

b: Training/Retraining

As mentioned earlier, there are three options to minimize accuracy loss due to quantization. The first is to apply quantization with training [66], where quantized weights are used during the forward and backward propagation only. Full precision weights are used for the parameters update step in the (Stochastic Gradient Descent) SGD. Copies for both quantized and full precision weights are kept to decide at inference time which one to use [55]. In the second approach, quantization is applied to pretrained parameters and the RNN model is retrained to decrease the accuracy loss. Also, binarization of LSTM gate outputs during training have been applied by using the GumbelSoftmax estimator [67]. Authors in one RNN implementation [56] adopted a mix of training and retraining approaches, where only the activations were not quantized from the beginning. Activations were quantized after training and then the model was retrained for 40 epochs. The third approach is to use quantized parameters without training/retraining. This is very commonly used with 16-bit fixed-point quantization. Usually, training happens at training servers and quantization is applied at the inference platform without having the opportunity to retrain the model. It is very common as well to use 16-bit fixed-point quantization with other optimization techniques such as circulant matrices compression [68], pruning [69], and deltaRNN (discussed later in Section VI-A3) [70].

c: Effect on accuracy

In Table 4, we list studies that included experiments on the quantization of RNN models. Not all of the studies have a hardware implementation, as the purpose is to show that quantization can be performed while keeping accuracy high. In the table, we put the three factors affecting the accuracy discussed earlier (number of bits, quantization method, and training) with an addition of the type of recurrent layer (LSTM, GRU...) and the dataset. Then, we show the effect of quantization on accuracy computed with respect to the accuracy achieved by full precision parameters and activation using Eq. 22. For the number of bits, we use $W/A$ where $W$ is the number of bits used for weights and $A$ is the number of bits used for activations. For the RNN type, we put the recurrent layers used in the experiments. All recurrent layers are explained in Section III. We use $x^y^z$, where $x$ is the number of layers, $y$ is the type of the layers, and $z$ is the number of hidden cells in each layer.

For training, if quantization was applied with training from the beginning, we write “With training”. If quantization was applied after training and the model was later retrained, we write “Retraining”. Positive values for accuracy means that quantization enhanced the accuracy and negative values for accuracy means that quantization caused the model to be less accurate.

Each experiment in Table 4 is applied to a different model, different dataset, and may also have used different training methods. Thus, conclusions about accuracy from Table 4 cannot be generalized. Still, we can make some observations:

- Fixed point quantization, exponential quantization and mixed quantization have no negative effect on accuracy. Accuracy increased after applying these quantization methods. Quantized models can surpass baseline models in accuracy as weight quantization has a regularization effect that overcomes over-fitting [56].

- Regarding binary quantization, the negative effect on accuracy varied within small ranges in some experiments [56, 62]. Experiments showed that using more bits for activations may enhance the accuracy [56]. Using binary weights with convLSTM is not solely responsible for the poor accuracy obtained, as Ternary and Quaternion quantization resulted in poor accuracy with convLSTM as well [62]. However, these quantization methods were successful when applied on LSTM and GRU in the same work [62].

2) Compression

Compression decreases the model size by decreasing the number of parameters or connections. As the number of parameters is reduced, memory requirements and the number of computations decrease. Table 5 compares different compression methods. The compression ratio shows the ratio between the number of parameters of models before and after applying compression methods. Accuracy degradation is computed using Eq. 22.

(i) Pruning

Pruning is the process of eliminating redundancy. Computations in RNNs are mainly dense matrix operations. To improve computation time, dense matrices are transformed into sparse matrices, which affects accuracy. However, careful choice of the method used to transform a dense matrix to a sparse matrix may result in only a limited impact on accuracy while providing significant gains in computation time. Reduction in memory footprint along with computation optimization is essential for making RNNs viable. However, pruning results in two undesirable effects. The first is a loss in the regularity of memory organization due to sparsification of the dense matrix, and the second is a loss of accuracy on account of the removal of weights and nodes from the model under consideration. The transformation from a regular matrix computation to an irregular application often results in the use of additional hardware and computation time to manage data. To compensate for the
loss of accuracy caused by pruning, various methods, including retraining, have been applied. The following sections describe methods of pruning and compensation techniques found in the literature. Table [5] summarizes the methods of pruning and its impact on sparsity and accuracy. Sparsity in this context refers to the number of empty entries in the matrices. In Table [5], sparsity indicates the impact on the number of entries eliminated because of the method of pruning used. Within RNNs, pruning can be classified as either magnitude pruning for weight matrix sparsification, or structure-based pruning.

**Magnitude pruning** Magnitude pruning relies on eliminating all weight values below a certain threshold. In this method, the choice of threshold is crucial to minimize the negative impact on accuracy. Magnitude pruning is primarily based on identifying the correct threshold for pruning weights.

- **Weight Sub-groups** For weight matrix sparsification, the RNN model is trained to eliminate redundant weights and only retain weights that are necessary. There are three categories to create weight subgroups to select the pruning threshold [72]. These three categories are class-blind, class-uniform, and class-distribution. In class-blind, $\%$ of weights with the lowest magnitude are pruned, regardless (blind) of the class. In class-uniform, lower pruning $\%$ of weights is uniformly performed in all classes. In class-distribution, weights within the standard deviation of that class are pruned.

- **Hard thresholding** [73], [74] identifies the correct threshold value that preserves accuracy. ESE [74] uses hard thresholding during training to learn which weights contribute to prediction accuracy.

- **Gradual thresholding** This method [75] uses a set of weight masks and a monotonically increasing threshold. Each weight is multiplied with its corresponding mask. This process is iterative, and the masks are updated by setting all parameters that are lower than the threshold to zero. As a result, a gradual pruning process is introduced within the training process, in contrast to hard thresholding.

- **Block Pruning** In block pruning [76], magnitude thresholding is applied to blocks of a matrix instead of individual weights during training. The weight with the maximum magnitude is used as a representative for the entire block. If the representative weight is below the current threshold, all the elements in the blocks are set to zero. As a result, block sparsification mitigates the indexing overhead, irregular memory accesses, and incompatibility with array-data-paths that characterises unstructured random pruning.

- **Grow and prune** Grow and prune [54] combines gradient-based growth [77] and magnitude-based pruning [74] of connections. The training starts with a randomly initialized seed architecture. Next, in the growth phase, new connections, neurons, and feature maps are added based on the average gradient over the entire training set. Once the required accuracy has been reached, redundant connections and neurons are eliminated based on magnitude pruning.

| Method       | W/A  | RNN type     | Dataset    | Training | Accuracy | Paper |
|--------------|------|--------------|------------|----------|----------|-------|
| Fixed Point  | 2/2  | 1*BiLSTM*128 | OCR dataset| With training | +0.7% | 56    |
|              |      | P2T/real     | WSJ        | With training | +6% | 55    |
| Exponential  | EQ/real | 1*GRU*200   | TIDIGITS   | With training | +1% | 55    |
| Mixed        | EQ+ fixed6/8 | 3*BiLSTM*512 | AN4        | Retraining | +10.7% | 58    |
|             | Bi/real | 1*GRU*128   | IMDB       | With training | −5.3% | 62    |
|             | Bi/real | ConvLSTM    | Moving MNIST| With training | −100% | 62    |
|             | B/1   | 1*BiLSTM*128 | OCR dataset| With training | −3.7% | 56    |
|             | B/4   | 1*BiLSTM*128 | OCR dataset| With training | +1% | 56    |
|             | B/real | 1*GRU*200/400| TIDIGITS   | With training | −80.9% | 55    |
| Ternary      | T/real | 1*GRU*128   | IMDB       | With training | −4% | 62    |
|             | T/real | ConvLSTM    | Moving MNIST| With training | −50% | 62    |
|             | T/real | 1*GRU*200   | TIDIGITS   | With training | −1.6% | 62    |
| Quaternary   | Q/real | 1*GRU*128   | IMDB       | With training | −1.7% | 62    |
|             | Q/real | ConvLSTM    | Moving MNIST| With training | −75% | 62    |
| Multi-Binary | 3/3   | 1*LSTM*512  | WikiText2  | Retraining | +1.4% | 63    |
|             | 2/2   | 1*LSTM*512  | WikiText2  | Retraining | −6% | 63    |
|             | 1/4   | 2*LSTM*256  | PTB        | With training | −7.8% | 71    |

1 Accuracy is also affected by the compression scheme and nonlinear functions approximation used in this work.
2 We calculate the error at the tenth frame (third predicted frame).

In the table we have used the symbols: W/A for number of bits for weights/number of bits for activations, P2T for power two ternarization, EQ for exponential quantization, B for binary quantization, T for ternary quantization, and Q for quaternary quantization.
• **Network sparsification** Pruning through network sparsification [78] introduces sparsity for the connections at every neuron output, such that each output has the same number of inputs. Furthermore, an optimization strategy is formulated that replaces non-zero elements in each row with the highest absolute value. This step avoids any retraining, which may be compute-intensive and difficult in privacy critical applications. However, the impact of this method of pruning on accuracy has not been directly measured. Design space exploration over different levels of sparsity measures the quality of output and gives an indication of the relationship between the level of approximation and the application-level accuracy.

• **Drop-out** DeepIoT [79] compresses neural network structures into smaller dense matrices by finding the minimum number of non-redundant hidden elements without affecting the performance of the network. For LSTM networks, Bernoulli random probabilities are used for dropping out hidden dimensions used within the LSTM blocks.

**Retaining accuracy levels** Pruning alongside training and retraining has been employed to retain the accuracy levels of the pruned models. Retraining works on the pruned weights and/or pruned model until convergence to a specified level of accuracy is achieved. Pruning has shown a regularization effect on the retraining phase [72]. The regularization effect might be the reason for outperforming baseline model accuracy. Another benefit for pruning which might be the reason for outperforming the baseline accuracy is that pruning allows the finding of a better local minimum. Pruning increases the loss function immediately, which results in further gradient descent.

**Handling irregularity in pruned matrices** Pruning to maximize sparsity results in a loss in regularity (or structure) of memory organization due to sparsification of the original dense matrix. Pruning techniques that are architecture agnostic, mainly result in unstructured irregular sparse matrices. Methods such as load balancing-aware pruning [74] and block pruning (explained earlier within magnitude pruning) [76] have been applied to minimize these effects. Load balancing-aware pruning [74] works towards ensuring the same sparsity ratio among all the pruned sub-matrices, thereby achieving an even distribution of non-zero weights. These techniques introduce regularity in the sparse matrix to improve performance and avoid index tracking.

(ii) **Structured matrices**

• **Circulant matrices** A circulant matrix is a matrix in which each column (row) is a cyclic shift of the preceding column (row) [58]. It is considered as a special case of Toeplitz-like matrices. The weight matrices are reorganized into circular matrices. The redundancy of values in the matrices reduces the space complexity of the weights matrices. For large matrices, circulant matrices can use nearly $4 \times$ less memory space. The back-propagation algorithm is modified to allow training of the weights in the form of circulant matrices.

**Block-circulant matrices** Instead of transforming the weight matrix into a circulant matrix, it is transformed into a set of circulant sub-matrices [68], [80]. Figure 7 shows a weight matrix that has 32 parameters. The block size of the circular sub-matrices is 4. The weight matrix has transformed into two circulant sub-matrices with 8 parameters (4 parameters each). The compression ratio is $4 \times$, where 4 is the block size. Thus, having larger block sizes will result in a higher reduction in model size. However, a high compression ratio may degrade the prediction accuracy. In addition, the Fast Fourier Transform (FFT) algorithm can be used to speed up the computations. Consequently, the computational complexity decreases by a factor of $O\left(\frac{k}{\log k}\right)$.

![FIGURE 7: Regular weight matrix transformed into block-circulant sub-matrices of block size 4 [68]](image)

(iii) **Tensor decomposition** Tensors are multidimensional arrays. A vector is a tensor of rank one, and a 2-D matrix is a tensor of rank two and so on. Tensors can be decomposed into lower ranks tensors, and tensor operations can be approximated using these decompositions in order to decrease the number of parameters in the NN model. Canonical polyadic (CP) decomposition, Tucker decomposition, and tensor train decomposition are some of the techniques used to apply tensor decomposition [81]. Tensor decomposition techniques can be applied to the FC layers [82], convolution layers [83], and recurrent layers [81]. In Table 5 we show an example of applying tensor decomposition on a GRU layer using the CP technique. In another example, Adam’s algorithm has been used as an optimizer for the training process [84]. Tensor decomposition techniques can achieve a high compression ratio compared to other compression methods.
| Method                        | Technique             | RNN Type                  | Dataset      | Compression ratio (Sparsity for pruning) | Training     | Accuracy   | Paper |
|------------------------------|-----------------------|---------------------------|--------------|------------------------------------------|--------------|------------|-------|
| Magnitude pruning            | Weight subgroups      | 4*LSTM*1024 + 4*LSTM*1024 | WMT'14       | 5 × (80%) - 10 × (90%)                    | Retraining   | +2.1% - 1.7% | 72    |
|                              | Hard thresholding     | 2*LSTM*512                | TIMIT        | 1.1 × (10%) - 1.3 × (24%)                | None         | 0%         | 73    |
|                              | Gradual pruning       | 2*LSTM*1024               | PTB          | 20 × (90%)                               | With training| −2.3%      | 85    |
|                              | Block pruning         | 7*BiLSTM*2560             | Speech Data  | 12.5 × (92%)                             | With training| −12%       | 75    |
|                              | Grow&Prune            | 1*H-LSTM*512 +           | COCO         | 8 × (87.5%) - 19 × (95%)                | With training| 0% - 2.2%  | 58    |
| Structured pruning           | Network sparsification| 2*LSTM*512                | COCO         | 2 × (50%)                                | None         | 0%         | 78    |
|                              | Drop-out              | 5*BiLSTM*512              | LibriSpeech  | 10 × (90%)                               | None         | 0%         | 79    |
| Structured matrices          | Circulant             | 3*BiLSTM*512              | AN4          | nearly 4 ×                               | With training| +10.7%     | 58    |
|                              | Block-circulant       | 2*LSTM*1024               | TIMIT        | 15.9 ×                                   | With training| −5.5%      | 68    |
| Tensor decomp.               | CP                    | 1*GRU*512                 | Nottingham   | 101 × - 481 ×                           | With training| −1% - 5%   | 81    |
| Knowledge distillation       | Plain                 | 4*LSTM*1000               | WMT'14       | 3 ×                                      | With training| −1%        | 86    |
|                              | +Pruning              | 4*LSTM*1000               | WMT'14       | 26 ×                                     | With training + Retraining| −5.1%       |       |

1 H-LSTM is hidden LSTM. Non-linear layers are added in gate computations (Explained in Section III).
2 Dataset name is not mentioned in the paper.
3 Accuracy is also affected by quantization (Table 4) and nonlinear functions approximation used in this work.

| RNN model          | Dataset          | Training   | Accuracy | Speedup | paper |
|--------------------|------------------|------------|----------|---------|-------|
| 1*GRU*512          | TIDIGITs         | With training | −1.6%   | 5.7×    | 70    |
| CNN + 1*GRU*512    | Open-driving     | With training | 0%      | 100×    | 87    |

TABLE 6: Effect of DeltaRNN method on accuracy
(iv) **Knowledge distillation** Knowledge distillation is a method that replaces a large model with a smaller model that should behave like a large model. Starting from a large model (teacher) with trained parameters and a dataset, the small model (student) is trained to behave like the large model [86]. In addition to knowledge distillation, pruning can be applied to the resulted model to increase the compression ratio, as shown in Table 5.

3) **DeltaRNN**
Delta Recurrent Neural Networks (DeltaRNN) [87] makes use of the temporal relation between input sequences. For two consecutive input vectors \( x_t \) and \( x_{t-1} \), the difference between corresponding values in the two vectors may be zero or close to zero. The same holds for the hidden state output vector. The idea is to skip computations for input/hidden state values that when compared to input/hidden state values of the previous time step, have a difference that is less than a predefined threshold called delta (\( \Theta \)). Improvement comes from decreasing the number of computations and the number of memory accesses required by the recurrent unit. However, memory requirements will not decrease because we still need to store all the weights as we cannot predict which computations will be skipped.

The value of delta threshold affects both accuracy and speedup. In Table 6, we summarize the effect of DeltaRNN on accuracy for two different datasets. In some occasions, it was required to train the RNN using a delta algorithm before inference to obtain better accuracy at inference time. Furthermore, the speedup gained by the delta algorithm at one delta value is not static. It depends on the relation between the input sequences. The highest speedup could be reached using video frames (open driving dataset) as input data, as seen in Table 6. However, the time-consuming CNN before the recurrent layer negated the speedup gained by deltaRNN. Thus, the 100x speedup in GRU execution dropped down to a non-significant speedup for the model as a whole. On the other hand, CNN-Delta [88] applied a similar delta algorithm on CNNs. Applying delta algorithms to both recurrent layers and CNN layers might prove beneficial.

4) **Non-linear function approximation**
Non-linear functions are the second most used operations in the RNN after matrix to vector multiplications, as may be seen in Table 3. The non-linear functions used in the recurrent layers are tanh and sigmoid, respectively. Both functions require floating-point division and exponential operations, which are expensive in terms of hardware resources. In order to have an efficient implementation for an RNN, non-linear function approximations are implemented in hardware. This approximation should satisfy a balance between high accuracy and low hardware cost. In what follows, we present the approximations used in the implementations under study.

**Look-up tables (LUTs):** Replacement of non-linear function computation with look-up tables is the fastest method [89]. The input range is divided into segments with constant output values. However, to achieve high accuracy, large LUTs are required and that consumes a large area of silicon, which is not practical. Several methods have been proposed to decrease the LUTs size while preserving high accuracy.

**Piecewise linear approximation:** This approximation method is done by dividing the non-linear function curve into a number of line segments. Any line segment can be represented by only two values: the slope and the bias. Thus, for each segment, only two values are stored in the LUTs. The choice of the number of segments affects both accuracy and the size of LUTs. Thus, the choice of the number of segments must be made wisely to keep the accuracy high while keeping the LUTs as small as possible. The computational complexity of the non-linear function changes to be a single comparison, multiplication and addition, which may be implemented using shifts and additions. Compared to using look-up tables, piecewise linear approximation requires fewer LUTs and more computations.

**Hard tanh / Hard sigmoid:** Hard tanh and hard sigmoid are two examples of piecewise linear approximation with three segments. The first segment is saturation to zero or \( -1 \) (zero in case of sigmoid and \( -1 \) in case of tanh), the last segment is saturation to one, and the middle segment is a line segment that joins the two horizontal lines. There is a variant of piecewise linear approximation called piecewise non-linear approximation. The line segments are replaced by non-linear segments and the use of multipliers cannot be avoided as they can in the linear version. This made the linear approximation preferable in hardware design.

**RALUT** One other method to reduce the size of the LUTs is to use RALUT (Range Addressable Look Up Tables) [90]. In RALUTs, each group of inputs is mapped into a single output.

**B. PLATFORM SPECIFIC OPTIMIZATIONS**
In this section, we discuss the optimizations performed on the hardware level to run an RNN model efficiently. These optimizations may be related to computation or memory. For computation-related optimizations, techniques are applied to speedup the computations and obtain higher throughput. For memory-related optimizations, techniques are applied to carry out memory usage and accesses with reduced memory overhead.

1) **Compute-specific**
The bottleneck in RNN computations is the matrix to vector multiplications. It is difficult to fully parallelize matrix to vector multiplications over time-steps as the RNN model includes a feedback part. Each time-step computation waits for the preceding step to complete so it can use the hidden state output as an input for the new time step.

- **Loop unrolling** Loop unrolling is a parallelization technique that creates multiple instances of the looped operations to gain speedup at the expense of resources.
There are two kinds of loop unrolling used in RNN implementations. The first is inner loop unrolling, where the inner loop of the matrix to vector multiplication is unrolled \([21], [91]\). The second kind is unrolling over time-steps. RNN needs to run for multiple time-steps for each task to be completed. The computation of the recurrent unit can be unrolled over time-steps \([92]\). However, this cannot be fully parallelized, as discussed earlier. Only computations that rely on inputs can be parallelized, while computations relying on hidden state outputs are performed in sequence. One solution can be to use QRNN or SRU, as discussed in Section \([11-13]\). In QRNN and SRU, the matrix to vector multiplications do not operate on the hidden state output and thus can be fully parallelized over unrolled time steps \([93]\).

- **Systolic arrays** 2D Systolic arrays are a good candidate for matrix to vector multiplication \([94], [95]\) and convolution units \([15]\). Systolic arrays are efficient as multiplications operands move locally between neighbor PEs (processing elements) \([96]\). Thus, systolic arrays require less area, less energy, and less control logic. Well designed systolic arrays can guarantee that PEs remain busy to maximize throughput.

- **Pipelining** Pipelining is an implementation technique that can increase throughput. Pipelining has been used in RNN implementations in various ways. Coarse-grained pipelining (CGPipe) is used to tailor the LSTM/variants data dependency \([68], [80]\). LSTM computation is performed in three stages, with double buffers in between. The first stage is for weight matrices multiplications with inputs and hidden cells vectors, the second stage is for non matrix to vector operations, and the third stage is for projection layer computations. Fine-Grained Pipelining (FGPipe) can be used to schedule the operations within the CGPipe stages. The design of the pipelining scheduler is a critical task due to the data dependency in LSTM/variants \([74]\). Some operations need to be performed sequentially, while some operations can be done concurrently. Having sparse weight matrices (due to applying pruning) increases the complexity of the scheduler design.

- **Tiling** Tiling consists of dividing one matrix to vector multiplication into multiple matrix to vector multiplications. Usually, tiling is used when a hardware solution has built-in support for matrix to vector multiplication of a specific size in one clock cycle. When the input vector or the weight matrix size is larger than the size of the vector or the matrix supported by the hardware, tiling is used to divide the matrix to vector multiplication to be performed on the hardware in multiple cycles \([58], [91]\). Thus, tiling can be combined with inner-loop unrolling or systolic arrays. Figure 8 shows a vector that is broken into three vectors and a matrix that is broken into nine matrices. Thus, one matrix to vector multiplication is broken into nine matrix to vector multiplications. Each vector is multiplied with the matrices having a similar color. The output vector is built from three vectors, where each of the three output vectors are accumulated together to form one vector in the output. This computation requires nine cycles to be completed, assuming that new weights can be loaded into the hardware multiplication unit within the cycle time.

![Figure 8: Tiling: converting one matrix to vector multiplication into nine matrix to vector multiplications.](image)

- **Hardware sharing** In the GRU recurrent layer, the execution of \(r_t\) and \(h_t\) has to be in sequence as \(h_t\) computation depends on \(r_t\) as shown in Eq. 12. Thus, the computation of \(r_t\) and \(h_t\) is the critical path in the GRU computation. While \(z_t\) can be computed in parallel as it is independent of \(h_t\) and \(r_t\). The same hardware can be shared for computing \(r_t\) and \(z_t\) to save hardware resources \([97]\).

- **Load balancing** In the case of sparse weight matrices (resulting from pruning), load balancing techniques might be needed during parallelization of the matrix to vector multiplication over processing elements \([73], [74]\).

- **Analog computing** Analog computing is a good candidate for neural network accelerators \([98]\). Analog neural networks \([99]\) and analog CNNs \([100]\) have been studied recently. Interestingly, RNN implementations using analog computing have started to attract attention from researchers \([98], [101]\). Analog computing brings significant benefits, especially for the critical matrix-vector computation, by making it both faster and more energy-efficient. This is true for the non-linear functions that normally are calculated between the NN layers as well. Analog computing also allows for more efficient communication as a wire can represent many values instead of only a binary value. The performance of an analog computer will however, critically depend on the digital to analog and analog to digital converters, for both speed and energy consumption.

**2) Memory considerations**

For the processing of an RNN algorithm, memory is needed to store weight matrices, biases, inputs, and activations, where the weight matrices have the highest memory requirement. The first decision related to memory is the location of weights storage. If all the weights are stored in the off-chip memory, accessing the weights comprises the largest cost with respect to both latency and energy \([91], [102]\).
On-chip memory After applying the algorithmic optimizations introduced in Section IV-A, the memory requirements of the RNN layer are reduced, which increases the possibility of storing the weights in the on-chip memory. However, this results in a restriction on the largest model size that can run on the embedded platform. On-chip memory has been used for storing the weights by many implementations [56], [58], [68], [70], [103].

Hybrid memory Storing all the weights in the on-chip memory restricts the size of the model executed on the embedded solution. Storing some of the weights in on-chip memory with the remainder in off-chip memory might provide a solution [69].

In addition to maximizing the use of on-chip memory, some researchers use techniques to reduce the number and the cost of memory accesses.

- Multi time-step parallelization The fact that QRNN and SRU remove the hidden state output from the matrix to vector multiplications can be leveraged to allow multi time-step parallelization [93]. Multi time-step parallelization is performed by converting multiple matrix to vector multiplication into a fewer matrix to matrix multiplications. This method decreases the number of memory accesses by reusing the weights for computations involving multiple time-steps.

- Reordering weights Reordering weights so they occupy memory in the same order as computation helps decrease the memory access time [97]. Reordering the parameters in memory is carried out in a way that ensures memory accesses will be sequential.

- Compute/load overlap In order to compute matrix to vector multiplications, weights need to be accessed and loaded from memory and then used for computations. The total time is the sum of the access time and computation time. To decrease this time, memory access and computations can be overlapped. This overlap can be achieved by fetching the weights for the next time-step while performing the computation of the current time-step. The overlap would require the existence of extra buffers for storing the weights of the next time-step while using the weights of the current time-step [74].

- Doubling memory fetching In this method, twice the number of required weights for computation are fetched [104]. Half of the weights are consumed in the current time step $t$ computations and the rest are buffered for the following time step $t + 1$. Doubling memory fetching can reduce memory bandwidth by half.

Domain-wall memory (DWM) DWM is a new technology for non-volatile memories proposed by Parkin et al. from IBM in 2008 [105]. DWM technology is based on a magnetic spin [106]–[109]. Information is stored by setting the spin orientation of magnetic domains in a nanoscopic permalloy wire. Multiple magnetic domains can occupy one wire which is called race-tracking. Race-tracking allows the representation of up to 64 bits. DWM density is hoped to improve SRAM by 30x and DRAM by 10x [110]. Using DWM in RNN accelerator can achieve better performance and lower energy consumption [106].

Processing In Memory (PIM) PIM gets rid of the data fetching problem by allowing computation to take place in memory, eliminating memory access overhead. In such an architecture, a memory bank is divided into three sub-array segments: memory sub-arrays, buffer sub-arrays, and processing sub-arrays, which are used as conventional memory, data buffer, and processing sub-arrays respectively. ReRAM-based PIM arrays is one approach used to accelerate CNNs [111]–[113] and RNNs [114]. ReRAM that supports XNOR and bit counting operations will only be sufficient for RNN implementation if binary or multi-bit code (Section IV-A1) quantization has been applied [71]. Memristors crossbar arrays have successfully been used as an analog dot product engine to accelerate both CNNs [115] and RNNs [101].

V. RNN IMPLEMENTATIONS ON HARDWARE

In the previous section, we discussed the optimizations applied to decrease the computation and memory requirements of RNN models. In this section, we study recent implementations of RNN applications on embedded platforms. The implementations are divided into FPGA, ASIC, and other implementations. We analyze these implementations and study the effects of the applied optimizations. However, the effect of each optimization is not shown separately. Instead, the outcomes of applying the mix of optimizations are discussed with respect to the objectives presented in Section II. First, with regard to efficiency, the implementations are compared in terms of throughput, energy consumption, and meeting real-time requirements. Then, for flexibility, we discuss implementations that support variations in the models, online training, or different application domains.

Table 7 shows the details of the implementations studied here. Authors names are shown, along with the name of the architecture; if named; the affiliation, and the year of publication. Table 8 and Table 9 present the implementations under study. Table 8 shows implementations performed on FPGAs, while Table 9 shows implementations performed on other platforms. Each implementation has an index. The index starts with “F” for FPGA implementations, “A” for ASIC implementations, and “C” for other implementations. For each implementation, the tables show the platform, the RNN model, the applied optimizations, and the runtime performance.

In most cases, only the recurrent layers of the RNN model are shown, as most of the papers provided the implementation for these layers only. The recurrent layers are written in the format $x*y*z$, where $x$ is the number of recurrent layers, $y$ is the type of recurrent layers (e.g. LSTM, GRU, ..), and $z$ is the number of hidden cells in each layer. If the model has different modules (e.g. two different LSTM models or LSTM + CNN), we give the number of executed time-steps of the
TABLE 7: Detailed information about papers under study

| Index | Authors     | Name  | Affiliation                                                                                                                                                                                                 | Year  |
|-------|-------------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| F2    | Li et al.   | E-RNN | Syracuse University, Northeastern University, Florida International University, Mellon University, Carnegie University of Southern California, SUNY University                                                                 | 2019  |
| F4    | Wang et al. | C-LSTM| University of Kaiserslautern, Xilinx Research Lab                                                                                                                                                         | 2018  |
| F5    | Han et al.  | ESE   | Stanford University, DeepPhi Tech, Tsinghua University, NVIDIA                                                                                                                                              | 2017  |
| F3    | Gao et al.  | DeltaRNN | University of Zurich & ETH Zurich                                                                                                                                                                           | 2018  |
| F6    | Han et al.  | ESE   | Stanford University, DeepPhi Tech, Tsinghua University, NVIDIA                                                                                                                                              | 2017  |
| F7    | Zhang et al.| -     | University of Illinois, Inspirit IoT Inc, Tsinghua University, Beihang University                                                                                                                         | 2017  |
| F8    | Lee et al.  | -     | Shanghai Jiao Tong University, Chinese Academy of Sciences, University of Cambridge, Imperial College                                                                                                     | 2016  |
| F9    | Sun et al.  | -     | Shanghai Jiao Tong University, Chinese Academy of Sciences, University of Cambridge, Imperial College                                                                                                     | 2018  |
| F10   | Guan et al. | -     | Peking University, University of California PKU/UCLA Joint Research Institute in Science and Engineering                                                                                                  | 2017  |
| F11   | Rizakis et al. | -     | Imperial College London                                                                                                                                                                                    | 2018  |
| F12   | Chang et al.| DeepKnn| Purdue University                                                                                                                                                                                          | 2017  |
| A1    | Ankit et al.| PUMA  | Purdue University, Hewlett Packard Enterprise, University of Illinois at Urbana-Champaign                                                                                                                   | 2019  |
| A2    | Wang et al. | -     | Nanjing University                                                                                                                                                                                          | 2017  |
| A3    | Zhao et al. | -     | Louisiana State University                                                                                                                                                                                    | 2019  |
| A8    | Long et al. | -     | Georgia Institute of Technology, Atlanta                                                                                                                                                                  | 2018  |
| A4    | Chen et al. | Ocean | Fudan University, Zhejiang University, University of Washington                                                                                                                                              | 2017  |
| A5    | Park et al. | -     | Pohang University of Science and Technology                                                                                                                                                                | 2018  |
| A6    | Giraldo et al.| Laika | BU/Leuven                                                                                                                                                                                                 | 2018  |
| A7    | Yin et al.  | -     | Arizona State University                                                                                                                                                                                    | 2018  |
| A9    | Kwon et al. | MAERI | Georgia Institute of Technology                                                                                                                                                                              | 2018  |
| A10   | Sharma et al.| Bit Fusion | Georgia Institute of Technology, Arm Inc. University of California (San Diego)                                                                                                                                   | 2018  |
| C1    | Cao et al.  | MobiRNN | Stony Brook University                                                                                                                                                                                      | 2017  |
| C2    | -           | -     | Seoul National University                                                                                                                                                                                    | 2018  |
| C3    | -           | -     | Stony Brook University                                                                                                                                                                                      | 2017  |

RNN model. Both algorithmic and platform optimizations are shown in the tables. All the optimizations found in the tables are explained above in Section IV using the same keywords as in the tables. For quantized models, “Quantization X” is written in the optimizations column, where X is the number of bits used to store the weights. The effective throughput and the energy efficiency given in the tables are discussed in detail in the sub-section below.

A. IMPLEMENTATION EFFICIENCY

To study the efficiency of the implementations understudy, we focus on three aspects: throughput, energy consumption, and meeting real-time requirements.

1) Effective Throughput

To compare the throughput of different implementations, we use the number of operations per second (OP/s) as a measure. Some of the papers surveyed did not directly state the throughput. For these papers, we have tried to deduce the throughput from other information given. One other aspect to consider is that compression optimization results in decreasing the number of operations in the model before running it. Consequently, the number of operations per second is not a fair indicator of the implementation efficiency. In this case, the throughput is calculated using the number of operations in the dense RNN model, not the compressed model. We call this an Effective Throughput. Below, we list the methods used to deduce the throughput values for the different papers.

- Case q1: Effective throughput is given in the paper.
- Case q2: Number of operations in the dense model and computation time are given. By dividing number of operations $n_{op}$ by time, we get the effective throughput $Q_{eff}$ as shown in Eq. 25. In some papers, the number of operations and the computation time $t_{comp}$ were given for multiple time steps (multiple inputs), which would require running the LSTM $n_{steps}$ times.

$$Q_{eff} = \frac{n_{op} \times n_{steps}}{t_{comp}}$$  \hspace{1cm} (25)

- Case q3: The implemented RNN model information is
In F6, the architecture had a scheduler that overlapped on-chip memory optimization and algorithmic optimizations. F2, F3, F4, and A2, all applied both optimizations. For example, F1 applied low precision some algorithmic optimization and applied memory access optimization. It can be observed from Figure 9 that all of the implementations with high throughput have a square and/or circle. It can be observed from Figure 9 that F1 is based on the same architecture as F5. F1 achieved higher throughput than F6 by applying higher frequency and using lower precision. Assuming linear frequency scaling, the ratio between the two implementations’ throughput is close to the ratio between the precisions used for storing the weights by the two implementations.

The lack of algorithmic optimizations in A1 was compensated by the use of analog crossbar-based matrix to vector multiplication units. Analog crossbar units allowed low latency matrix to vector multiplications. Implementations that used analog computing are marked with an “A” sign in Figures 9 and 10. Comparing A1 to A3, both were using analog crossbars. A1 surpassed A3 by applying PIM (Processing In Memory), which removes memory access overhead. Therefore, in Figures 9 and 10, we consider PIM as a memory access optimization.

One implementation that stands out is A6, which has a very low throughput for an ASIC implementation while applying on-chip and algorithmic optimizations. This particular implementation was meant to meet a latency deadline of 16ms while consuming low power – at the micro-watt level. Thus, high throughput was not the objective from the beginning. Implementations that defined real-time requirements are marked by an “RT” sign in Figures 9 and 10. Another implementation that rewards close inspection is F8. Despite applying the two mentioned optimizations, it could not reach as high performance as expected. The conclusion here is that applying memory access optimization and algorithmic optimization is necessary but not sufficient for high performance.
TABLE 8: Comparison of RNNs implementations on FPGAs.

| Index | Platform                  | Model                | Algorithmic Optimizations | Platform Optimizations | Q_{eff} \ (\text{GOP/s}) | E_{eff} \ (\text{GOP/s/watt}) |
|-------|---------------------------|----------------------|---------------------------|------------------------|--------------------------|-------------------------------|
| F1[56]| Zync XCZU7EV @266 MHz     | 1*BiLSTM*128         | Quantization 1            | On-chip, Pipelining    | <q1 > 3435               | <e4 >                     |
| F2[80]| Alpha Data ADM-7V3 @200MHz| 2*LSTM*1024          | Block-circulant 16        | On-chip                | <q3 > 2485               | <e1 > 99.4                 |
| F3[70]| Zync 7100 @125 MHz        | 1*GRU*256            | DeltaRNN, RALUT           | On-chip                | <q1 > 1198.3             | <e2 > 164                  |
| F4[68]| Alpha Data ADM-7V3 @200MHz| 2*LSTM*1024          | Block-circulant 8         | On-chip                | <q3 > 1167.3             | <e1 > 53                   |
| F5[92]| Zynq-7000 XC7Z045 @142 MHz| 1*BiLSTM*100         | Quantization 5            | On-chip, Pipelining    | <q1 > 308                | <e3 > 44                   |
| F6[74]| XC7U060 @200 MHz          | 2*LSTM*1024          | Pruning, Quantization 12  | Compute/load overlap   | <q3 > 78.6\superscript{3} | <e2 > 1.9                  |
| F7[21]| Virtex-7 VC709 @100 MHz   | AlexNet + 15steps:1*LSTM*256 | Quantization 16          | Inner-loop-unrolling   | <q2 > 36.25\superscript{4} | <e4 >                     |
| F8[103]| XC7Z045 @ 100 MHz         | 100steps:3*LSTM*256  | Quantization 6            | On-chip                | <q3 > 30\superscript{5}  | <e2 > 5.4                  |
| F9[16]| VC707 @ 150 MHz           | 1*LSTM*10 + FC       | Hard Sigmoid              | Tiling, Inner-loop-unrolling | <q1 > 13.5               | <e4 >                     |
| F10[91]| VC707 @ 150 MHz           | 3*LSTM*250           | Piecewise approx.         | Tiling, Inner-loop-unrolling | <q1 > 7.3                | <e4 >                     |
| F11[78]| Zynq ZC706 @100 MHz       | 2* LSTM*512          | Piecewise approx.         | Tiling, Inner-loop-unrolling | <q3 > 1.55               | <e4 >                     |
| F12[69]| Zynq-7000 XC7Z045 @142MHz | 2*LSTM*128           | Quantization 16           | Hybrid memory           | <q4 > 0.2                | <e1 > 0.11                 |

1. The cases q1-q4 are explained in Section V-A1.
2. The cases e1-e4 are explained in Section V-A2.
3. The effective throughput in the paper was computed on a bit basis. For a fair comparison, we recalculated the number of operations on an operand basis.
4. The throughput is for running CNN and LSTM combined together.
5. The number of time steps the model should run per second to reach real-time behavior is given. We computed the number of operations in the model and multiplied by the number of time steps in one second, then multiplied by the speedup gained over the real-time threshold to get the implementation throughput.
TABLE 9: Comparison of RNNs implementations on ASIC and other platforms.

| Category | Index | Platform | Model | Algorithmic Optimizations | Platform Optimizations | $Q_{eff}^2$ GOP/s (original/scaled)$^3$ | $E_{eff}^2$ GOP/watt (original/scaled)$^3$ |
|----------|-------|----------|-------|---------------------------|------------------------|----------------------------------------|----------------------------------------|
| ASIC     | A1    | CMOS 32nm @ 1GHz | LSTM $^8$ | Quantization 16 | Memristor PIM Analog computing, Pipelining | $< q_1 = 52300/16000$ | $< e_1 > 837250$ |
|          | A2    | TSMC 90nm @ 600MHz & 1v | 1*LSTM*512 | Quantization 6 Circulant matrices Piecewise approx. | On-chip Tiling Inner-loop-unrolling | $< q_1 > 2460/3406$ | $< e_2 > 2436/2787$ |
|          | A3    | CMOS 180nm | 1*LSTM*16 | Quantization 4 | Analog computing On-chip | $< q_4 > 473.3/1211$ | $< e_1 > 950/744$ |
|          | A4    | CMOS 65nm @ 400 MHz | GRU$^6$ | Quantization 16 Piecewise approx. | On-chip Hardware sharing, Pipelining | $< q_1 > 311.6$ | $< e_1 > 2000/2380$ |
|          | A5    | CMOS 65nm @ 200MHz | 2*LSTM*512 | Pruning | Load balancing Inner-loop-unrolling | $< q_3 > 295$ | $< e_3 > 122.9$ |
|          | A6    | CMOS 65nm @ 239 MHz | 2*LSTM*32 | Quantization 4 Piecewise approx. | On-chip Doubling memory fetching | $< q_2 > 0.002$ | $< e_2 > 469.3/128$ |
|          | A7    | CMOS 65nm | 1*LSTM*256 | Quantization 1$^9$ | ReRAM PIM Analog computing | $< q_5 > -$ | $< e_3 > 27000$ |
| Others   | C1    | ARMv8 @ 2GHz | 1*SRU*1024 | SRU | Unrolling-timesteps | $< q_3 > 22.3$ | $< e_4 > -$ |
|          | C2    | Intel Core i7 @ 3.2GHz | 1*SRU*1024 | SRU | Unrolling-timesteps | $< q_3 > 19.2$ | $< e_4 > -$ |
|          | C3    | Adreno 330 GPU @ 450 MHz | 2*LSTM*32 | - | RenderScript$^5$ | $< q_3 > 0.0011$ | $< e_4 > -$ |

$^1$ The cases q1-q4 are explained in Section V-A1.
$^2$ The cases e1-e4 are explained in Section V-A2.
$^3$ Scaled to 65 nm at 1.1 volt using general scaling [117] and scaling estimates for 45 nm and smaller technologies [118].
$^4$ The throughput is not high as the purpose was to reach very low power consumption while performing inference within 16ms.
$^5$ RenderScript is a mobile-specific parallelization framework [119].
$^6$ Quantization used 1 bit for weights and 4 bits for activations.
$^7$ A4 proposed a GRU core without providing specific model details.
$^8$ A1 did not specify which model achieved the provided throughput and energy efficiency.
In addition, Figure 9 shows that most of the ASIC implementations were not exceeding FPGA implementations in terms of throughput. We think the reason is that the ASIC implementations under study did not use the latest ASIC technologies, as shown in Table 9.

For the low throughput implementations, Figure 9 shows that some implementations did not apply either of the two optimizations (memory access and algorithmic), such as F9 [16] that had a strict accuracy constraint bounding the use of algorithmic optimizations and C3 [116]. In addition, some implementations applied only one of the two optimizations, including F11 [78] and F12 [69].

2) Energy efficiency

To compare the implementations from the energy consumption perspective, we use the number of operations per second per watt as a measure. The last columns in Table 8 and Table 9 show the energy efficiency. Energy efficiency is calculated based on the dense model, not the sparse model, as for effective throughput. However, it was not possible to obtain values for energy efficiency for all implementations. In some cases, the power consumption was not mentioned in the paper, while in others, the consumed power was not provided in a precise manner. For instance, the power of the whole FPGA board may be provided, which does not indicate how much power is used by the implementation with respect to the peripherals [21], [91].

Here, we list the cases used for computing the energy efficiency in Table 8 and Table 9. The case number appears in triangular brackets, <, before the numeric value

- Case e1: The $E_{eff}$ energy efficiency is given in the paper.
- Case e2: The power consumption is given in the paper. To compute the energy efficiency $E_{eff}$, the effective throughput $Q_{eff}$ (OP/s) is divided by the power $P$ (watt) as

$$E_{eff} = \frac{Q_{eff}}{P}.$$

- Case e3: Energy and computation time are provided. First, we divide energy by time to get power. Then, we divide effective throughput $Q_{eff}$ by the power to get energy efficiency, as in case e2.
- Case e4: energy efficiency could not be computed.

Figure 10 is a plot of the energy efficiency found or deduced for the implementations under study against the implementation index. Implementations are sorted in the plot according to energy efficiency and the scaled values for the ASIC implementations are used. Again, to show the effect of optimizations, we chose the two most effective optimizations from Table 8 and Table 9 to include in the figure. They are the same as in Figure 9, memory access optimization and algorithmic optimizations. Comparing the effective throughput and energy efficiency of FPGA and ASIC implementations, it is observed that FPGA and ASIC have close values for effective throughput while ASIC implementations are more energy efficient. The credit should go to ASIC technology.

It can be observed that the highest energy efficiency was achieved by A7 [120] and A3 [28]. Both implementations used analog crossbar based matrix to vector multiplications. A7 managed to save memory access time by computing in memory. The quantization method used was multi-bit code quantization (1-bit for weights and 4-bit for activations). Multi-bit code quantization enables replacing the MAC operation with XNOR and bit-counting operations, as discussed in Section IV-A1. It was sufficient to use an XNOR-RRAM based architecture to implement the RNN.

Both A1 (applying PIM and analog computing) and A6 (Applying memory and algorithmic optimizations) were less energy efficient than expected. They were both less energy efficient than A4 (Applying only memory optimization). A1 had a quite high clock frequency of 1 GHz. This high frequency helped the implementation to achieve high throughput. However, we suspect that this high frequency is the main reason for the energy efficiency degradation compared to the other implementations. A6 had the least power consumption among all implementations ($\leq 5 \, \mu W$). The low throughput of A6 affected the overall energy efficiency value.

3) Meeting real-time requirements

In some of the implementations, real-time requirements for throughput and power have been determined. For example, in F8 [103], the speech recognition system had two RNN models. One model for acoustic modeling and the other for character-level language modeling. The real-time requirement was to run the first model 100 times per second and the second model 3,840 times per second. While in A6 [104], an LSTM accelerator for an always-on Keyword Spotting System (KWS), the real-time response demanded that a new input vector should be consumed every 16 ms and the power consumption should not exceed 10 $\mu W$.

B. FLEXIBILITY

Flexibility, as defined in Section I is the ability of the solution to support different models and configurations. The flexibility of the solution can be met by supporting variations in the model. Models can vary in the number of layers, the number of hidden units per layer, optimizations applied on the model, and more. Flexibility can be met by supporting online training or meeting different application domain requirements.

Flexibility is not quantitative, like throughput. Thus, we use a subjective measure for flexibility to reach a flexibility score for each implementation. Table 10 shows the flexibility aspects supported by each implementation, as discussed in the papers and the flexibility score for each implementation. Papers that do not discuss any flexibility aspects are omitted from Table 10. In A4 [97], the architecture should be able to support various models, but the number of cells and layers the architecture can support are not mentioned in the paper. Hence, we cannot deduce how the implementation could
support variations in the RNN model. Also, the variations should be supported on the hardware platform and not only by the method before fabrication. In A2 [58], the design method can support two different RNN layers. However, the fabricated chip supports only one of them. Thus, we do not consider A2 [58] to meet the flexibility objective.

To understand how far flexibility is met by the implementations, Figure 11 shows the percentage of implementations supporting each flexibility aspect. Flexibility is visualized as levels. Level 0 is used to indicate no flexibility. Level 0 requires the implementation to support only one recurrent layer configuration. All papers meet level 0 requirement but thereafter they vary in meeting other flexibility aspects. The flexibility aspects and how they can be met are discussed below.

Supporting variations in RNN layers (level 1) Recurrent layers can vary in the type of layers, the number of cells in each layer, and the number of layers (the depth of the RNN model). One optimization that might have a side effect on the flexibility of the solution is the choice of using on-chip or off-chip memory to store the weights. Being able to store all the weights in on-chip memory is very beneficial. It leads to better performance and less energy consumption by decreasing the cost of memory accesses. However, this solution may be unfeasible for larger problems. For example, in F8 [103], the number of weights in the model and their precision are restricted by the on-chip memory size. It is not possible to run a model with an increased number of hidden cells or increased precision. A possible solution is to use an adaptable approach, where the location chosen to store the weights is dependent on the model size and thus can a wide range of models can be supported. Another solution was adopted in F12 [69], where some of the weights are stored in internal memory, and the rest are stored in off-chip memory (Hybrid memory).

Supporting other NN layers (level 2) Supporting other NN layers allows the solution to run a broader range of NN applications. Also, other NN layers may exist in the RNN model, such as convolutions used as a feature extractor. Supporting such a convolution in the implementation increases the flexibility of the solution, as it can run RNN models with visual inputs and run CNN independent applications.
Supporting algorithmic optimization variations (Level 3) Variations in the optimizations applied are also considered as variations in the model. For example, variation due to applying or not applying pruning is related to the presence of sparse or dense matrices in the matrix to vector multiplications computations. The design in A9 [95] employed a configurable interconnection network topology to increase the flexibility of the accelerator. The accelerator in A9 [95] supported both LSTM and CNN layers. The accelerators supported both sparse and dense matrices. One other variation in the precision of the weights and activations. The design in A10 [94] supported varying precision models by allowing dynamic precision per layer for both CNN and RNN models. Similarly, the Microsoft NPU brainwave architecture [121] supported varying precision using a narrow precision block floating-point format [122]. To maximize the benefit of varying precision, F1 [56] applied a parameterizable parallelization scheme. When lower precision is required, LSTM units are duplicated to exploit the unused resources to gain speedup. And, when higher precision is used SIMD folding is applied to save resources for the needed high precision.

Online training (Level 4) Incremented online training was included in A4 [97] to support retraining pre-trained networks to enhance accuracy. Changes in hardware design were applied to support both training and inference without affecting the quality of inference. For example, three modes of data transfer were applied. The first to load new weights; the second to load input sequences; and the third to update certain weights. Extra precision was only used for training.

Meeting different applications domains constraints (Level 5) None of the implementations target variations in the application domain constraints. NetAdapt is a good example of an implementation that can adapt to different metric budgets [123]. However, it only targets CNNs.
VI. DISCUSSIONS AND OPPORTUNITIES

In the previous section, we studied the implementations of RNN on embedded platforms. In Section II, we defined objectives for realizing RNN models on embedded platforms. In this section, we investigate how these objectives are being met by the implementations.

**Throughput** It is clear that throughput was the main objective for most of the implementations. As seen in Figure 2, high throughput was achieved by many of them. Algorithmic and memory optimizations are present in most of these high throughput implementations. The algorithmic optimizations applied were effective because they decrease both the computation and the memory requirements of the RNN models. For example, if 4-bit precision is used instead of 32-bit for weights storage, the memory requirement is decreased to 1/8. Multiple 4-bit weights can be concatenated during weights fetching. Thus, the number of memory accesses can decrease as well. Furthermore, the hardware required for 4-bit operations is simpler than the hardware required for 32-bit floating-point operations.

Memory-specific optimizations are effective because they decrease or hide the overhead of accessing the large number of weights used in RNN computations. Memory access time can be decreased by storing all weights in on-chip memory. However, this can bound the validity of the solution for larger models as on-chip memory may not be sufficient to store the weights. Overlapping the memory access time with computation and computation in memory are also considered to be memory optimizations.

**Energy efficiency** Applying algorithmic and memory access optimizations has a positive effect on energy efficiency as well. Algorithmic optimizations lead to a decrease in the number of computations, the complexity of computations, and the number of memory accesses, and so decrease the energy consumed by the implementation. Also, minimizing off-chip memory use by storing weights on on-chip memory is an effective way to enhance energy efficiency. Analog computing and processing in memory implementations showed superior energy efficiency in ASIC implementations.

**Meeting real-time requirements** was not an objective for many of the implementations. In a few of them, real-time deadlines were mentioned and followed in the design of the solution.

**Flexibility** In Section II-A, flexibility is defined as a secondary objective. Thus, we do not expect flexibility to be fully met by the implementations. Variations in the RNN model was partially fulfilled by many implementations. However, the number of variations covered by each implementation is quite low. Few implementations included other NN layers and variations in algorithmic optimizations. Online-training was targeted by only one implementation. Embedded implementations do not usually support online-training. However, on the algorithmic side, researchers are carrying out interesting work based on online or continuous training [10, 11]. None of the RNN implementations support different applications, but this has been done by the CNN solution in [123]. Following a similar method in RNNs, and in addition, also supporting model variations, could lead to interesting solutions.

**Opportunities for future research**

Based on the survey reported on in this article, we list some opportunities for future research.

**QRNN and SRU**: QRNN and SRU (Section II-B) are two alternatives to LSTM where the matrix to vector computations for the current time-step are independent of previous time-step computations. Thus, using them in RNN models can make the parallelization more efficient and consequently lead to better performance.

**DeltaRNN [87] and DeltaCNN [88]**: We believe that applying the delta algorithm to both recurrent and convolutional layers is a logical step because of the temporal relation between the input sequences. Adding a delta step to other algorithmic optimizations such as pruning and quantization would decrease memory access and computation requirements.

**Block-circulant matrices** Using block-circulant matrices as an algorithmic optimization decreases the RNN size while avoiding irregularity of computation as introduced by pruning [68]. Applying circulant matrices can be accompanied by low precision parameters and activations, with a small effect on accuracy [58]. With the addition of the delta algorithm, as mentioned earlier, RNN inference can achieve a promising throughput and energy efficiency.

**Hybrid optimizations**: It has been shown that a mix of algorithmic optimizations can be applied to an RNN model with a loss in accuracy that is acceptable [58]. Applying a mix of optimizations would enable the implementations to benefit from each optimization. For an RNN implementation, three classes of optimizations can be mixed with tuning. The first optimization is the delta algorithm, and the corresponding parameter is delta. The second is quantization and the corresponding parameters are the number of bits and the quantization method. The third optimization is compression. If the applied compression technique is block-circulant matrices, the parameter is the block size. Tuning the three parameters delta, number of bits, quantization method, and block size, the designer can achieve the highest performance while keeping the accuracy within an acceptable range (the range is dependent on the application).

**Analog computing and processing in memory**: Analog computing [98] and processing in memory [71, 101] have shown promising performance, especially in energy efficiency. Analog crossbar based matrix to vector multiplication units can provide low latency and computing in memory overcomes the memory access problems.

**Flexible neural networks and domain-specific architectures** Domain-specific architectures (DSAs) have been highlighted as a future opportunity in the field of computer architecture [124]. DSAs (also called accelerators or custom hardware) for neural networks applications can reach high performance and energy efficiency. Designing an architecture for neural networks applications as a specific domain...
with known memory access patterns enhances parallelism and the use of the memory hierarchy. It is possible to use lower precision and benefit from domain-specific languages (DSLs). Google Edge TPU is an example of a DSA for neural networks inference using 8-bit precision [125]. Based on the study in this article, we add that the neural networks DSA needs to support flexibility. For the flexibility aspects defined earlier in Section II to be fulfilled, there are some features need to be supported in the underlying hardware.

- Variable bit-width operations as in A10 [94] to support different quantization schemes.
- Some optimizations require pre/post-processing on input vectors and weights. Support for weights reordering, delta vectors computation, retaining circulant matrices from equivalent vectors, and other operations required by miscellaneous optimizations would be useful.
- Support for training that would imply the support of back-propagation and the allowance of weights modification.

VII. SUMMARY

Today we see a trend towards more intelligent mobile devices that are processing applications with streamed data in the form of text, voice, and video. To process these applications, RNNs are important because of their efficiency in processing sequential data. In this article, we have studied the state-of-the-art in RNN implementations from the embedded systems perspective. The article includes all the aspects required for the efficient implementation of an RNN model on embedded platforms. We study the different components of RNN models, with an emphasis on implementation rather than on algorithms. Also, we define the objectives that are required to be met by the hardware solutions for RNN applications, and the challenges that make them difficult to implement. For an RNN model to run efficiently on an embedded platform, some optimizations need to be applied. Thus, we study both algorithmic and platform-specific optimizations. Then, we analyze existing implementations of RNN models on embedded systems. Finally, we discuss how the objectives defined earlier in the article have been met and highlight possible directions for research in this field in the future.

We conclude from the analysis of the implementations that there are two optimizations that are used for most of the efficient implementations. The first is algorithmic optimizations. The second is to decrease the memory access time for weights retrieval, which can be implemented by relying on on-chip memory for storing the weights, applying an efficient overlap between weights loading and computations, or by computing in memory. However, using analog crossbar based multipliers can achieve high performance without relying too much on algorithmic optimizations. A study of the implementations in the literature shows performance high enough for many streaming applications while also showing a lack of flexibility. Finally, we deduce some opportunities for research to fill the gap between the defined objectives and the research work under study. We highlight some hardware efficient recurrent layers and algorithmic optimizations that can enhance implementations’ efficiency. Additionally, we describe how custom embedded hardware implementations can support flexible RNNs solutions.

REFERENCES

[1] A. Graves, A. Mohamed, and G. E. Hinton, “Speech recognition with deep recurrent neural networks,” CoRR, vol. abs/1303.5778, 2013.
[2] I. Sutskever, O. Vinyals, and Q. V. Le, “Sequence to sequence learning with neural networks,” CoRR, vol. abs/1409.3215, 2014.
[3] J. Donahue, L. A. Hendricks, S. Guadarrama, M. Rohrbach, S. Venugopalan, K. Saenko, and T. Darrell, “Long-term recurrent convolutional networks for visual recognition and description,” CoRR, vol. abs/1411.4389, 2014.
[4] H. Salehinejad, J. Baarbe, S. Sankar, J. Barfett, E. Colak, and S. Valaee, “Recent advances in recurrent neural networks,” CoRR, vol. abs/1801.01078, 2018.
[5] Z. C. Lipton, “A critical review of recurrent neural networks for sequence learning,” CoRR, vol. abs/1506.00019, 2015.
[6] V. Sze, Y. Chen, T. Yang, and J. S. Emer, “Efficient processing of deep neural networks: a tutorial and survey,” Proceedings of the IEEE, vol. 105, no. 12, pp. 2295–2329, Dec 2017.
[7] S. L. Venieris, A. Kouris, and C. Bouganis, “Toolflows for mapping convolutional neural networks on FPGAs: a survey and future directions,” CoRR, vol. abs/1803.05900, 2018.
[8] Y. Cheng, D. Wang, P. Zhou, and T. Zhang, “A survey of model compression and acceleration for deep neural networks,” CoRR, vol. abs/1710.09282, 2017.
[9] E. Wang, F. J. Davis, R. Zhao, H. Ng, X. Niu, W. Luk, P. Y. K. Cheung, and G. A. Constantinides, “Deep neural network approximation for custom hardware: Where we’ve been, where we’re going,” CoRR, vol. abs/1901.06955, 2019. [Online]. Available: http://arxiv.org/abs/1901.06955
[10] A. Teichman and S. Thrun, “Practical object recognition in autonomous driving and beyond,” in Advanced Robotics and its Social Impact, Oct 2011, pp. 35–38.
[11] C. Käding, E. Rodner, A. Freytag, and J. Denzler, “Fine-tuning deep neural networks in continuous learning scenarios,” in Asian Conference on Computer Vision. Springer, 2016, pp. 588–605.
[12] Y. Wang, S. Liang, S. Yao, Y. Shan, S. Han, J. Peng, and H. Luo, “Reconfigurable processor for deep learning in autonomous vehicles,” 2017.
[13] N. D. Lane, S. Bhattacharya, P. Georgiev, C. Forlivesi, L. Jiao, L. Qendro, and F. Kawasar, “DeepX: a software accelerator for low-power deep learning inference on mobile devices,” in 2016 15th ACM/IEEE International Conference on Information Processing in Sensor Networks (IPSN), April 2016, pp. 1–12.
[14] C. Zhang, P. Patras, and H. Haddadi, “Deep learning in mobile and wireless networking: a survey,” CoRR, vol. abs/1803.04311, 2018.
[15] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proceedings of the 43rd International Symposium on Computer Architecture, ser. ISCA ’16. Piscataway, NJ, USA: IEEE Press, 2016, pp. 367–379.
[16] Z. Sun, Y. Zhu, Y. Zheng, H. Wu, Z. Cao, P. Xiong, J. Hou, T. Huang, and Z. Que, “FPGA acceleration of LSTM based on data for test flight,” in 2018 IEEE International Conference on Smart Cloud (SmartCloud), Sept 2018, pp. 1–6.
[17] E. Sejdić, I. Djurović, and J. Jiang, “Time–frequency feature representation using energy concentration: An overview of recent advances,” Digital signal processing, vol. 19, no. 1, pp. 153–183, 2009.
[18] K. Gupta and D. Gupta, “An analysis on LPC, RASTA and MFCC techniques in automatic speech recognition system,” in 2016 6th International Conference-Cloud System and Big Data Engineering (ConfluenCe), Noida, India. IEEE, 2016, pp. 493–497.
[19] L. Deng, “A tutorial survey of architectures, algorithms, and applications for deep learning,” APSIPA Transactions on Signal and Information Processing, vol. vol.3, 2014.
[20] A. Karpathy and L. Fei-Fei, “Deep visual-semantic alignments for generating image descriptions,” in 2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), June 2015, pp. 3128–3137.
[21] X. Zhang, X. Liu, A. Ramachandran, C. Zhuge, S. Tang, P. Ouyang, Z. Cheng, K. Rupnow, and D. Chen, “High-performance video content
[88] L. Cavigelli, P. Degen, and L. Benini, “CBinfer: change-based inference engine with compressed LSTM on FPGA,” CoRR, vol. abs/1612.00694, 2016.

[89] S. Narang, F. Diamos, S. Sengupta, and E. Elsen, “Exploring sparsity in recurrent neural networks,” CoRR, vol. abs/1704.05119, 2017.

[90] S. Narang, E. Undersander, and F. D. Diamos, “Block-sparse recurrent neural networks,” CoRR, vol. abs/1711.02782, 2017. [Online]. Available: http://arxiv.org/abs/1711.02782

[91] X. Dai, H. Yin, and N. K. Jha, “NeST: a neural network synthesis tool based on a grow-and-prune paradigm,” CoRR, vol. abs/1711.02017, 2017.

[92] M. Rizakis, S. I. Venieris, A. Kouris, and C. Bouganis, “Approximate FPGA-based LSTMs under computation time constraints,” CoRR, vol. abs/1801.02190, 2018.

[93] S. Yao, Y. Zhao, A. Zhang, L. Su, and T. Abdelzaher, “DeepIoT: optimizing DNN inference engine with compressed LSTM on FPGA,” IEEE Transactions on Nanotechnology, vol. 15, no. 6, pp. 629–634, 2016.

[94] V. Rybalkin, N. Wehn, M. R. Yousefi, and D. Stricker, “Hardware architecture of bidirectional long short-term memory neural network for optical character recognition,” in Proceedings of the Conference on Deep Learning, Automation & Test in Europe. European Design and Automation Association, 2017, pp. 1394–1399.

[95] W. Sung and J. Park, “Single stream parallelization of recurrent neural networks for low power and fast inference,” CoRR, vol. abs/1803.11389, 2018.

[96] H. Sharma, J. Park, N. Suda, L. Lai, B. Chau, J. K. Kim, V. Chandra, and H. Esmaeilzadeh, “Bit fusion: Bit-level dynamically composible architecture for accelerating deep neural networks,” CoRR, vol. abs/1712.01507, 2017. [Online]. Available: http://arxiv.org/abs/1712.01507

[97] K. H. Kwon, A. Samajdar, and T. Krishna, “MAERI: Enabling flexible dataflow mapping over CNN accelerators via reconfigurable interconnects,” SIGPLAN Not., vol. 53, no. 2, pp. 461–475, Mar. 2018. [Online]. Available: http://doi.acm.org/10.1145/3173176

[98] A. Samajdar, Y. Zhu, P. N. Whatmough, M. Mattina, and T. Krishna, “Scale-sim: Systolic CNN accelerator,” CoRR, vol. abs/1811.02883, 2018. [Online]. Available: http://arxiv.org/abs/1811.02883

[99] S. Narang, E. Undersander, and F. D. Diamos, “Block-sparse recurrent neural networks,” CoRR, vol. abs/1711.02782, 2017. [Online]. Available: http://arxiv.org/abs/1711.02782

[100] X. Dai, H. Yin, and N. K. Jha, “NeST: a neural network synthesis tool based on a grow-and-prune paradigm,” CoRR, vol. abs/1711.02017, 2017.

[101] M. Rizakis, S. I. Venieris, A. Kouris, and C. Bouganis, “Approximate FPGA-based LSTMs under computation time constraints,” CoRR, vol. abs/1801.02190, 2018.

[102] S. Yao, Y. Zhao, A. Zhang, L. Su, and T. Abdelzaher, “DeepIoT: compressing deep neural network structures for sensing systems with a compressor-critic framework,” in Proceedings of the 15th ACM Conference on Embedded Network Sensor Systems, ser. SenSys ’17. New York, NY, USA: ACM, 2017, pp. 4:1–4:14.

[103] Z. Li, C. Ding, S. Wang, W. Wen, Y. Zhao, C. Liu, Q. Qiu, W. Xu, X. Lin, X. Qian, and Y. Wang, “E-RNN: design optimization for efficient recurrent neural networks in FPGAs,” CoRR, vol. abs/1812.07106, 2018. [Online]. Available: http://arxiv.org/abs/1812.07106

[104] J. S. P. Giraldo and M. Verhelst, “Laika: a 5µW programmable LSTM accelerator for always-on keyword spotting in 65nm CMOS,” in ESSCIRC 2018 - 43rd European Solid State Circuits Conference, Sept 2018, pp. 259–262.

[105] S. Zhao, A. Srivastava, L. Peng, and Q. Chen, “Long-term short-term memory network design for always-on speech computing,” J. Emerg. Technol. Comput. Syst., vol. 15, no. 1, pp. 13:1–13:27, Jan. 2019. [Online]. Available: http://doi.org/10.1145/3289359.

[106] D. Maliuk and Y. Makris, “An experimentation platform for on-chip integration of analog neural networks: A pathway to trusted and robust analog/RF ICs,” IEEE Transactions on Neural Networks and Learning Systems, vol. 26, no. 8, pp. 1724–1734, Aug 2015.

[107] Y. Wang, H. Yu, L. Ni, G. Huang, M. Yan, C. Weng, W. Yang, and J. Zhao, “14.6 A 0.62mw ultra-low-power convolutional-neural-network face recognition processor and a CIS integrated with always-on haar-like face detector,” in 2017 IEEE International Solid-State Circuits Conference (ISSCC), Feb 2017, pp. 248–249.

[108] A. Ankit, I. E. Haji, S. R. Chalamalasetti, G. Ndu, M. Foltin, R. S. Williams, P. Faraboschi, W. Hsu, J. P. Strachan, K. Roy, and D. S. Milojicic, “PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference,” CoRR, vol. abs/1901.10351, 2019. [Online]. Available: http://arxiv.org/abs/1901.10351

[109] S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M. A. Horowitz, and W. J. Dally, “EIE: efficient inference engine on compressed deep neural networks,” CoRR, vol. abs/1602.01528, 2016.

[110] M. Lee, K. Hwang, J. Park, S. Choi, S. Shin, and W. Sung, “FPGA-based low-power speech recognition with recurrent neural networks,” in Signal Processing Systems (SiPS), 2016 IEEE International Workshop on. IEEE, 2016, pp. 230–235.

[111] J. S. P. Giraldo and M. Verhelst, “Laika: A 5µW programmable LSTM accelerator for always-on keyword spotting in 65nm CMOS,” in ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference, Sept 2018, pp. 166–169.

[112] S. S. Parkin, M. Hayashi, and L. Thomas, “Magnetic domain-wall wall-track memory,” Science, vol. 320, no. 5873, pp. 190–194, 2008.

[113] M. H. Samavatian, A. Bacha, L. Zhou, and R. Teodorescu, “RNNFast: An accelerator for recurrent neural networks using domain wall memory,” CoRR, vol. abs/1812.07609, 2018.

[114] Y. Wang, H. Yu, L. Ni, G. Huang, M. Yan, C. Weng, W. Yang, and J. Zhao, “An energy-efficient nonvolatile memory computing architecture for extreme learning machine by domain-wall nanowire devices,” IEEE Transactions on Nanotechnology, vol. 14, no. 6, pp. 998–1012, Nov 2015.

[115] W. Sung and J. Park, “Single stream parallelization of recurrent neural networks for low power and fast inference,” CoRR, vol. abs/1803.11389, 2018.
“Racetrack memory cell array with integrated tunnel junction readout,” in 2011 International Electron Devices Meeting, Dec 2011, pp. 24.3.1–24.3.4.

[111] P. Chi, S. Li, C. Xu, T. Zhang, J. Zhao, Y. Liu, Y. Wang, and Y. Xie, “PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-Based main memory,” in 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), June 2016, pp. 27–39.

[112] L. Song, X. Qian, H. Li, and Y. Chen, “Pipelayer: A pipelined reram-based accelerator for deep learning,” in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb 2017, pp. 541–552.

[113] S. Yu, Z. Li, P. Chen, H. Wu, B. Gao, D. Wang, W. Wu, and H. Qian, “Binary neural network with 16 Mb RRAM macro chip for classification and online training,” in 2016 IEEE International Electron Devices Meeting (IEDM), Dec 2016, pp. 16.2.1–16.2.4.

[114] Y. Long, T. Na, and S. Mukhopadhyay, “ReRAM-Based processing-in-memory architecture for recurrent neural network acceleration,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 12, pp. 2781–2794, Dec 2018.

[115] A. Shaheen, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar, “ISAAC: A convolutional neural network accelerator with In-Situ analog arithmetic in crossbars,” in 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), June 2016, pp. 14–26.

[116] Q. Cao, N. Balasubramanian, and A. Balasubramanian, “Mobirnn: efficient recurrent neural network execution on mobile GPU,” CoRR, vol. abs/1706.00878, 2017.

[117] J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Upper Saddle River, NJ, USA: Prentice-Hall, Inc., 1996.

[118] A. Stillmaker and B. Baas, “Scaling equations for the accurate prediction of CMOS device performance from 180nm to 7nm,” Integration, vol. 58, pp. 74 – 81, 2017. [Online]. Available: http://www.sciencedirect.com/science/article/pii/S0167926017300755.

[119] “Android renderscript kernel description,” https://developer.android.com/guide/topics/renderscript/compute.html, accessed on: Jan. 2019.

[120] Y. Long, T. Na, and S. Mukhopadhyay, “ReRAM-based processing-in-memory architecture for recurrent neural network acceleration,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1–14, 2018.

[121] J. Fowers, K. Ovtcharov, M. Papamichael, T. Massengill, M. Liu, D. Lo, S. Alkalay, M. Haselman, L. Adams, M. Ghandi, S. Heil, P. Patel, A. Sapek, G. Weisz, L. Woods, S. Laska, S. K. Reinhardt, A. M. Caulfield, E. S. Chung, and D. Burger, “A configurable cloud-scale DNN processor for real-time AI,” in 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), June 2018, pp. 1–14.

[122] J. H. Wilkinson, Rounding Errors in Algebraic Processes. New York, NY, USA: Dover Publications, Inc., 1994.

[123] T. Yang, A. G. Howard, B. Chen, X. Zhang, A. Go, V. Sze, and H. Adam, “Netadapt: platform-aware neural network adaptation for mobile GPUs,” CoRR, vol. abs/1706.00878, 2017.

[124] “Binary neural network with 16 Mb RRAM macro chip for classification and online training,” in 2016 IEEE International Electron Devices Meeting (IEDM), Dec 2016, pp. 16.2.1–16.2.4.

[125] Y. Long, T. Na, and S. Mukhopadhyay, “ReRAM-Based processing-in-memory architecture for recurrent neural network acceleration,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1–14, 2018.

[126] J. Fowers, K. Ovtcharov, M. Papamichael, T. Massengill, M. Liu, D. Lo, S. Alkalay, M. Haselman, L. Adams, M. Ghandi, S. Heil, P. Patel, A. Sapek, G. Weisz, L. Woods, S. Laska, S. K. Reinhardt, A. M. Caulfield, E. S. Chung, and D. Burger, “A configurable cloud-scale DNN processor for real-time AI,” in 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), June 2018, pp. 1–14.

[127] J. H. Wilkinson, Rounding Errors in Algebraic Processes. New York, NY, USA: Dover Publications, Inc., 1994.

[128] T. Yang, A. G. Howard, B. Chen, X. Zhang, A. Go, V. Sze, and H. Adam, “Netadapt: platform-aware neural network adaptation for mobile applications,” CoRR, vol. abs/1804.03230, 2018.

[129] J. L. Hennessy and D. A. Patterson, “A new golden age for computer architecture,” Commun. ACM, vol. 62, no. 2, pp. 48–60, Jan. 2019. [Online]. Available: http://doi.acm.org/10.1145/3282307.

[130] “Google edge TPU,” https://cloud.google.com/edge-tpu/ accessed on: Nov. 2019.

MADHURA PURNAPRAJNA received her Bachelor’s degree in Electronics and Communication Engineering from P.E.S Institute of Technology, Bengaluru in August 1998; her Master’s in Electrical and Computer Engineering from University of Alberta, Canada in January 2005; and her PhD in Electrical Engineering from the Heinz Nixdorf Institute, University of Paderborn, Germany in December 2009.

Madhura Purnaprajna was a post-doctoral fellow with an International Research Fellowship from the German Research Foundation (Deutsche Forschungsgemeinschaft) and MHV Fellowship (SNF), at the Processor Architecture Lab, EPFL, Switzerland and the High-performance Computing Lab, IISC., Bangalore. Currently, she serves as Associate Professor at the Department of Computer Science, School of Engineering, Bengaluru, since February 2015. Her research interests are in Reconfigurable Computing and Processor Architectures.

TOMAS NORDSTRÖM received his M.S.E.E. degree in 1988, his licentiate degree in 1991, and his Ph.D. in 1995, all from Luleå University of Technology, Sweden. His PhD Thesis “Highly Parallel Computers for Artificial Neural Networks” bridged the two fields of computer engineering and signal processing, between which he has been moving ever since.

Between 1996 and 1999, Tomas Nordström was with Telia Research (the research branch of the major Swedish telephone operator) where he developed broadband Internet communication over twisted copper pair. He also became Telia’s leading expert in speaker verification during these years. In December 1999, he joined the FTW Telecommunications Research Center Vienna, Austria, where he has been working as a Key Researcher in the field of shrewdband wireline access. During his years at FTW, he worked on various aspects of wireline communications such as the simulation of xDSL systems, cable characterization, RFI suppression, exploiting the common-mode signal in xDSL, and more recently, dynamic spectrum management. In 2009 was appointed Associate Professor in computer systems engineering at Halmstad University (HH), Sweden. At HH he has returned to the area of computer architecture and his current research interests include all aspects of energy-efficient embedded computers. In 2012 he became full Professor in Computer Engineering at HH and has built up a research group focusing on heterogeneous many-core architectures. Additionally, he has been working in the field of dependable wireless communication studying optimal usage of communication resources, dynamic spectrum management, and IoT reference architectures. In 2019 he became full Professor in Embedded and Intelligent Systems at Umeå University, Sweden, where his research focuses on edge computing, intelligent IoT systems, and high-performance embedded computing architectures and platforms.
ZAIN-UL-ABDIN completed his PhD degree in Computer Science from Örebro University in 2011 and until recently held an appointment as Associate Professor at Halmstad University.

He has played a key role in a number of research projects such as Smart Multicore Embedded Systems (SMECY), High-Performance Embedded Computing (HiPEC), and Towards Next Generation Embedded Systems (NGES). In these projects he has worked in close collaboration with the Swedish Defence Research Agency (FOI) and industrial partners such as ST-Microelectronics, Ericsson, Adapteva, and Saab. He has authored more than 42 journal and conference articles and has been awarded the best paper prize in the PhD forum of 19th Field-programmable Logic and Applications conference (FPL’09). He has sat on the technical program committee of several leading conferences and has served as an external reviewer for journals (IJRC, IEEE-TSP, IEEE-Micro, JSP). His main research interests are high-performance embedded computing and the parallel programming models.

***