Leakage Reduction Methodology in CMOS for the Design of 1-Bit Full Adder

S. MOHAN DAS, GANESH KUMAR M, BHASKARA RAO
Assistant Professor, SVR Engineering College, Nandyal

Abstract—This paper presents low leakage and high speed 1-bit full adder projected with low threshold NMOS transistors in associations with universal logic gates which leads to have reduced power and delay. The customized NAND and NOR gates, a necessary blocks, are presented to design a proposed adder cell. The simulations for the designed circuits performed in cadence virtuoso tool with 65 nm CMOS technology at a supply voltage of 1 Volts. The proposed universal gates and 1-bit adder cell is compared with conventional NAND/NOR gates and 1-bit adder. The proposed adder schemes with modified universal logic gates achieve significant saving in terms of delay which are more than 24% and which is at the cost of 5% when compared with conventional designs.

Key words—Leakage Power, universal gates, 1-bit Full Adder, CMOS, Delay

I. INTRODUCTION

With improvements in technology and the growth of mobile applications, energy efficiency [1] and power consumption [2] has turn into a significant focus in VLSI digital circuit design. Recently, digital sub threshold circuit design has turned out to be a very promising method for ultralow power applications [3-4]. The adder is one of the most critical mechanisms of a processor, as it is used in the arithmetic logic unit (ALU), in the floating-point unit, and for address generation in case of cache or memory access [5-6]. A dominant component of power consumption in today’s VLSI circuits is leakage power when to operate the circuit in ultra sub threshold region [7].

The CMOS Current limiters are accompanying in practical electronic circuits to supply the current limit for different loads with the provision of preventing the design to generate and transmit higher current levels for unsafe effects due to any short circuit or no load. The double level current limiters are more predominant to achieve low power consumption with nanosecond delays [8]. The “Built in Self Test (BIST)” is a most suitable application in sub system design for its counter and decreasing error analysis using CMOS nanometer, so as to attain lesser chip size with snooty operating speeds and efficient usage of energy. Therefore, it is a new trend setter in the field of testing the design before to tape out IC for computing applications by employing more than one logic style, means hybrid logic style [9-10].

MTCMOS technology may perhaps a solution to accomplish the low power and high performance design necessities of modern designs [11]. It provides the designer with transistors that are normal, fast (with a high leakage) or slow (with a low leakage). MTCMOS makes use of both low as well as high threshold transistors and hence is an effective circuit technique that paves a way for low power and high performance design [12].

The intuition is to design a 1-bit full adder to attain noteworthy reduction in leakage current. The benefits of standard CMOS style-based adders/subtractors with 28/40 transistors are its robustness against voltage scaling and transistor sizing; while the shortcomings are high input capacitance and requirement of buffers [13-14]. The multiple-$V_{th}$, multiple-$V_{DD}$, and transistor size, are useful to decrease the power in digital circuits [15-17], have described about variation of supply voltage level to each operation to decrease the average power consumption. In their presentation a framework on evaluating the above parameters and effectiveness of each of these approaches independently.

The designs offered by Basha et al. (2013), Gundala et al. (2015), Sanapala and Sakthivel (2017) and Mohanthy (2019) outlined the computing systems for energy efficient methodologies for low voltage applications. From the
In this methodology, two NMOS transistors in series with low threshold voltage ($V_{th}$) form a parallel combination with one capacitor is connected between the bottom of pull down network and ground terminal of conventional CMOS NAND and NOR gate as shown in figure 1.

The leakage current is lesser, if two transistors are connected in series, which enhances the stacking effect. This inspires us to connect two NMOS transistors in series. An extra capacitor is injected in between the pull down network and GND in parallel with the two series transistors. This capacitor blocks large portion of static leakage current flow. This is conceivable due to the high reactance of a capacitor to zero frequency signals. The schematic diagrams for the proposed NAND and NOR gates with the above methodology is shown in the figures 2 and 3 respectively. The simulated waveforms for the proposed universal gates after post layout simulations are shown in figure 4 and 5 respectively.
Fig.5. Post layout waveform of Proposed NOR gate

In this work, the above concept is extended to design a 1-bit full adder circuit. Formerly, the study has been carried out to design the conventional adder structure by dividing it into four blocks. The Conventional 1-bit adder structure is shown in figure 6. The four different parts of adder circuit which is shown in above figure, could be divided into one or several blocks by adding proposed section as shown in below figure 7. On the other hand, when large numbers of external blocks are added, and then delay time drops and power consumption rises for the same goal. The circuit diagram and post layout waveform of proposed one bit full adder were shown in figures 8 and 9 respectively.

Fig.6. Block diagram of Conventional Adder

Fig.7. Proposed approach for one bit full adder design

Fig.8. Circuit diagram of proposed 1-bit full adder

Fig.9. Post layout simulation of proposed 1-bit full adder
III. RESULT AND DISCUSSION

Table I. Simulation of conventional and proposed universal gates

| Design    | Leakage Power (nW) | Delay (pS) |
|-----------|--------------------|------------|
| NOR       | 0.13               | 13.1       |
| Proposed NOR | 0.091             | 11.9       |
| NAND      | 1.059              | 9.5        |
| Proposed NAND | 0.762             | 8.73       |

Table II. Simulation of conventional and proposed adder circuit

| Design             | Average Power(uW) | Delay (ns) |
|--------------------|-------------------|------------|
| Conventional adder | 1.306             | 0.1192     |
| Proposed adder     | 1.43              | 0.09       |

The simulation of conventional and proposed NAND/NOR gates and one bit full adder is shown in table I and II respectively. The simulations for the proposed full adder circuits are performed in cadence virtuoso tool with 65 nm CMOS technologies at a supply voltage of 1 Volts. The proposed NAND gate achieves significant saving in terms of delay which is more than 7% and average power is more than 28% when compared to basic NAND gate. Similarly, the proposed NOR gate achieves significant saving in terms of delay which is more than 9% and average power is more than 30% when compared to basic NOR gate. Though, the proposed adder cell is better in terms of leakage power consumption and lower delay, but at the cost average power consumption.

IV. CONCLUSIONS

In this paper, 1-bit full adder is presented which is employed by proposed NAND and NOR gates. All the simulations are carried out on cadence tool by using 65 nm technologies to estimate the proposed design and existing designs. From the results it has been observed that the design has lowest delay and minimum leakage power when compared to conventional adder circuits. The proposed adder schemes with modified NAND/NOR gates achieve noteworthy saving in terms of delay which is 24.5% when compared with conventional “C-CMOS” 1-bit full adder.

References

[1]. M.Mahaboob Basha, K. Venkata Ramanaiah and P. Ramana Reddy, “Design of CMOS full subtractor using 10T for object detection application”, International Journal of Reasoning-based Intelligent Systems (IJRIS), 2018, Vol.10, No.3/4, pp.286 – 295.
[2]. D. Markovic, C. C. Wang, L. P. Alarcon, and J. M. Rabaey, “Ultralow power design in near- threshold region,” Proc. IEEE, vol. 98, no. 2, pp. 237–252, Feb. 2010.
[3]. M. Alioto, “Ultralow power VLSI circuit design demystified and explained: A tutorial,” IEEE Trans. Circuits Syst. I, vol. 59, no. 1, pp. 3–29, Jan. 2012.
[4]. M.Mahaboob Basha, K.Venkata Ramanaiah, P. Ramana Reddy, “Design of Near Threshold 10T- Full Subtractor Circuit for Energy Efficient Signal Processing Applications”, International Journal of Image, Graphics and Signal Processing(IIGSP), Vol.9, No.12, pp. 23-29, 2017.DOI: 10.5815/ijigsp.2017.12.03.
[5]. R. Shalem, E. John and L. K. John, “A novel low power energy recovery full adder cell,” in Proc. IEEE Great Lakes VLSI Symposium., Feb. 1999, pp. 380–383.
[6]. Ganjikunta Ganesh Kumar, Sibghatullah I. Khan and M. Mahaboob Basha, “A High-Performance Signed-Unsigned Multiplier Using Vedic Mathematics”, Journal of Low Power Electronics (JOLPE), 2019, Vol. 15, No. 3, pp.302-308.
[7]. S. Borkar, “Design challenges of technology scaling,” in IEEE Micro, vol. 19, no.4, pp. 23-29, July-Aug. 1999.
[8]. Srinivasulu Gundala, M. Mahaboob Basha and S. Vijayakumar, “Double current limiter High performance Voltage Level Shifter for IoT Applications”, IEEE Conference (ICCES) 2020, pp. 281-284.
[9]. R.Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid-State Circuits. 32(7) (1997) 1079–1090.
[10]. Basha M.M., Fairooz T., Hundewale N., Reddy K.V., Pradeep B. (2012) “Implementation of LFSR Counter Using CMOS VLSI Technology”, In: Das V.V., Aritawa E., Rahayu S.B. (eds) Signal Processing and Information Technology (SPT) 2011. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 62. Springer, Berlin, Heidelberg.
[11]. S.Hemantha, A.Dhawan and H. Kar, "Multi-threshold CMOS design for low power digital circuits," TENCON 2008 - 2008 IEEE Region 10 Conference, Hyderabad, 2008, pp. 1-5. doi: 10.1109/TENCON.2008.4766689.

[12]. M. Mahaboob basha, K.Venkata Ramanaiah, P. Ramana Reddy, "Low area high speed energy efficient one bit full subtractor with MTCMOS", International Journal of Applied Engineering Research, vol. 10, no. 11, pp. 27593-27604, 2015.

[13]. N. H. E. Weste, D. Harris and A. Banerjee, “CMOS VLSI Design: Circuits and Systems Perspective,” 3rd ed. Delhi, India: Pearson Education, 2006.

[14]. M. Mahaboob basha, K. Venkata Ramanaiah, P. Ramana Reddy, “Novel energy efficient one bit full subtractor at 65nm technology”, International conference on electrical, electronics, signals, communication and optimization (EESCO), IEEE, Jan 2015.

[15]. Jui-Ming Chang and M. Pedram, "Energy minimization using multiple supply voltages," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, pp. 436-443, Dec. 1997. doi: 10.1109/92.645070.

[16]. M.MahaboobBasha, K. Venkata Ramanaiah and P. Ramana Reddy, “Novel Low Power and High speed array divider in 65 nm Technology", International Journal of Advances in Science and Technology, Vol. 6, No. 6, pp.44-56, ISSN: 2229-5216, 2013.

[17]. S. Augsburger and B. Nikolic, "Combining dual-supply, dual-threshold and transistor sizing for power reduction," Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors, Freiberg, Germany, 2002, pp. 316-321.

[18]. M.Mahaboob Basha, K. Venkata Ramanaiah, P. Ramana Reddy and B. Lokeshwar Reddy, “An efficient model for design of 64-bit High Speed Parallel Prefix VLSI adder”, International Journal of Modern Engineering Research, Vol.3, Issue.5, pp.2626-2630, ISSN: 2249- 6645, 2013.

[19]. S. Gundala, V. K. Ramanaiah and P. Kesari, "High speed energy efficient level shifter for multi core processors,” International Conference on Circuits, Communication, Control and Computing, Bangalore, 2014, pp. 393-397, doi: 10.1109/CIMCA.2014.7057830.

[20]. Sanapala, K. and Sakthivel, R., “Two novel subthreshold logic families for area and ultra low-energy efficient applications: DTGDI and SBBGDI”, Gazi University Journal of Science, Vol. 30, No. 4, pp.283–294, 2017.

[21]. Mohanty, B.K. and Meher, P.K., “Area–Delay–energy efficient VLSI architecture for scalable in-place computation of FFT on real data”, IEEE Transactions on Circuits and Systems I, Vol. 66, No. 3, pp.1042–1050, 2019.