Predictive Current Control for Voltage Source Inverters Considering Dead-Time Effect

Yu Li, Zhenbin Zhang, Senior Member, IEEE, Kejun Li, Senior Member, IEEE,
Pinjia Zhang, Senior Member, IEEE, and Feng Gao, Senior Member, IEEE

Abstract—This paper proposes a new concept of synthesized voltage vector to address dead-time effect issue for Finite Control Set Model Predictive Control (FCS-MPC) technique. For a voltage source inverter (VSI), dead-time is inevitably inserted between the turn off and turn on instants of power devices to avoid short circuit phenomenon. The influence of dead-time leads to output voltage vector error of three-phase inverters. Furthermore, it will result in computing deviation in cost function, and will deteriorate the performance of the system if not properly dealt with. In this paper, the problem is clearly analyzed, and the solution to this issue is proposed by introducing a synthesized voltage vector. The proposed solution is verified by Hardware-in-the-loop (HiL) test in real time, and results validate the effectiveness of the proposed solution.

Index Terms—Dead-time, model predictive control, voltage source inverter.

I. INTRODUCTION

In the past decades, Finite Control Set Model Predictive control (FCS-MPC) has attracted considerable attention in power electronics and electrical drives. Its effectiveness has been proved by various power converter topologies and applications [1]–[4], [21], [22]. FCS-MPC explores the discrete attribute of power converters and uses a fixed sampling time to update the control sequence, therefore, pulse width modulator is not required. It predicts the future behavior of the system with finite control set for the given horizon. Then the switching sequence which minimizes the predefined cost function is selected, and its first element is applied [5], [6]. This process will be repeated when new measurements are updated at the beginning of a new sampling interval.

Predictive current control has been well reported in previous literature in applications of grid connected converter [1], electrical drives [5], and uninterruptible power supply [7]. The main research topics in this domain include but not limited to computational efficiently FCS-MPC, long horizon MPC, fixed switching frequency MPC and centralized MPC. A brief introduction about the state of the art of these research topics are given in the following.

In [8], an effective two-step method is proposed to reduce the computational burden without deteriorating steady state and transient control performance. On the other hand, it has been proved that long horizon MPC can improve the static performance and system stability. In [9] and [10], long horizon MPC is adopted in power converters. The geometrical structure of the underlying optimization problem is exploited, and an efficient optimization algorithm, called sphere decoding algorithm, is derived.

One natural disadvantage of MPC on control of power converters is that the switching frequency is not a fixed value. This will bring inconvenience to the design of passive filters. A fixed switching frequency scheme for FCS-MPC is presented in [11]. The output waveform quality that compares well to that of a PWM based linear controller. Meanwhile, the merits of FCS-MPC, such as fast dynamics and easy to include constraints, are retained. As mentioned above, centralized MPC also draws considerable attention in recent years. By fully exploring the multiple objectives optimization capability of MPC, centralized MPC takes all control objectives into a unified cost function. In [12], for an active front end PWM rectifier, both DC bus voltage and power are included in a cost function using weighting factors. The main advantage of centralized MPC lies in its fast dynamics performance and convenient for implementation.

Dead-time will be inevitably inserted in the transition of power switches in bridge type circuit, such as half bridge, H bridge and three phase full bridge, to avoid short circuit operation. Different methods have been proposed to compensate the effects of dead-time in PWM modulator based control schemes [13]–[15]. However, to the best knowledge of the authors, its negative influence in FCS-MPC has not been discussed in the published literature. Although FCS-MPC has strong robustness to dead-time effect, it is still desirable to clarify the mechanism of dead-time effect. In high switching frequency application, such as SiC or GaN device based power converters, its effect becomes significant.

In this work, phase current control of a three-phase 2-level VSI is used as a case study due to its straightforward structure and widespread application in industry field. The proposed method is easy to extend to other power converter topologies. The problem of voltage-second deviation during one switching period arises due to the dead-time effect, and the predictions of the system behavior, consequently, are inaccurate. Furthermore, the computation accuracy of the cost function is unavoidable...
affected. In this case, the selected switching position is not necessarily the optimal one.

To overcome the adverse effect of dead-time on system performance, a synthesized voltage vector is proposed in this work. Cost function is evaluated using the synthesized voltage vector to eliminate the dead-time effect. The main contributions of this paper are collected as follows:

(i) The dead-time effect on FCS-MPC controlled VSI is analyzed in depth;
(ii) A vector-based voltage deviation term is derived, and modified FCS-MPC with vector-based error compensation is proposed;
(iii) A comparison study focusing on system static performance is implemented with simulation data.

This paper is structured as follows: Section II illustrate the system modeling and description. Section III analyses the dead-time effect with FCS-MPC control. In Section IV, the modified FCS-MPC scheme, based on synthesized voltage vector, is presented. Section V depicts the comparative results and their analysis. Lastly, Section VI concludes this work.

II. SYSTEM MODELING

A balanced R-L-E load is connected to the output of a three-phase 2-level VSI, and a voltage DC source is provided for dc-link. As shown in Fig. 1, the gate signals of the upper switches are defined as $S_a$, $S_b$, $S_c$, and $\bar{S}_a$, $\bar{S}_b$, $\bar{S}_c$ for the lower ones assuming the upper and lower switches are operating in complementary mode. Let the integer variable $u_x \in \{0,1\}$ denote the switching position in each leg, where $x \in \{a,b,c\}$. Consequently, there are $2^3 = 8$ admissible switching states in total, and the control set can be described as

$$u = (u_a, u_b, u_c)^T \in U \triangleq \{000,001,010,011,100,101,110,111\}.$$ (1)

The pole voltage defined as the voltage potential between the phase leg terminal and negative dc-link, can be obtained as

$$v_{xN} = u_x V_{dc}.$$ Therefore, voltage vectors of a VSI can be defined as

$$v = \frac{2}{3} \left( v_{aN} + e^{\frac{2\pi}{3}} v_{bN} + e^{\frac{4\pi}{3}} v_{cN} \right).$$ (2)

By investigating the admissible switching states, eight voltage vectors and corresponding voltage vector index are obtained, which are depicted in Fig. 2.

According to Kirchhoff voltage law, the voltage function of each phase can be obtained

$$v_{xN} = L \frac{di}{dt} + Ri_x + e_x.$$ (3)

where $x \in \{a,b,c\}$. By invoking (power invariable) Clark Transformation (see (4a)) and Euler Forward method (see (4b)), a discrete-time model of VSI with R-L-E load is derived in $\alpha\beta$-frame (see (4c))

$$y_{a\beta} = \begin{bmatrix} \frac{2}{3} & -\frac{1}{\sqrt{3}} & \frac{2}{\sqrt{3}} \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} v_{aN} \\ v_{bN} \\ v_{cN} \end{bmatrix},$$ (4a)

$$\frac{dy(t)}{dt} = \frac{y(k+1) - y(k)}{T_s},$$ (4b)

$$i_{a\beta}^{\phi}(k+1) = (1 - \frac{RT}{L})i_{a\beta}(k) + \frac{T}{L}(v(k) - e(k)).$$ (4c)

Where $y_{a\beta}$ represents a variable vector in $\alpha\beta$-frame, and $y_{a\beta}$ denotes a variable vector in $abc$-frame. $y(t)$ is a value function of time $t$. $T_s$ is the sampling time. $i_{a\beta}^{\phi}$ denotes the measurement of current vector, $i_{a\beta}^{\phi}$ represents the prediction of current vector, $v = (v_{a}, v_{\beta})^T$ corresponds to the inverter output voltage space vector, and $e = (e_{a}, e_{\beta})^T$ denotes the load back-EMF.

Fig. 1. A three phase 2-level VSI. $S_a$, $S_b$, and $S_c$, present the upper switches, while $\bar{S}_a$, $\bar{S}_b$, and $\bar{S}_c$ denote for the lower ones.

Fig. 2. Voltage vectors depicted in $\alpha\beta$-frame. There are eight admissible voltage vectors in total: two zero voltage vectors and six active voltage vectors.
III. DEAD-TIME EFFECT ANALYSIS FOR FCS-MPC

Despite many factors, such as turn-on time, turn-off time, and voltage drop on power devices, affect the system performance, the dead-time effect has the most significant influence. In FCS-MPC, despite the effect of dead-time is similar with linear control law with PWM modulator, unique features should be addressed. Fig. 3 shows one leg of a VSI with different current polarity. The switching position, pole voltage and pole voltage error are shown in Fig. 4.

For a specific phase \( x \) with positive current, assume the previous switching position \( u_x \) is 0, and transforms to 1. Dead-time is inserted between the turn off and turn on instant. During dead-time interval, both power switches are in OFF state, and the load current flows through freewheeling diode of the lower switch, and pole voltage is clamped to zero volts. In this case, the effective time duration of pole voltage \( V_{dc} \) reduces to \( (T_s - T_{db}) \) instead of \( T_s \), where \( T_{db} \) is dead-time interval. Similarly, conclusion can be drawn that pole voltage error will not be introduced when the transition of \( u_x \) happens from 1 to 0.

According to voltage second balance principle, the equivalent pole voltage error during one switching cycle is obtained

\[
v_{exN} = K_{exp} \frac{T_{db}}{T_s} V_{dc}. \tag{4}
\]

Where \( K_{exp} \in \{-1, 0, 1\} \) is a coefficient determined by the current polarity. Identical analysis method is applicable to the phase leg with negative current as depicted in Fig. 3. The relationship between the pole voltage error \( v_{exN} \) and current polarity can be summarized in Table I.

| Switching Transition | Current polarity factor |
|----------------------|------------------------|
| \( u_x : 0 \rightarrow 1 \) | \( K_{exp} = -1 \) |
| \( u_x : 1 \rightarrow 0 \) | \( K_{exp} = 0 \) |
| \( u_x : 0 \rightarrow 0 \) | \( K_{exp} = 1 \) |
| \( u_x : 1 \rightarrow 1 \) | \( K_{exp} = 0 \) |

In the following section, this error voltage vector will be used to formulate a synthesized voltage vector. In this way, a modified FCS-MPC will be proposed taking the dead-time effect into account.

![Fig. 4. Dead-time effect with different current polarity. From top to bottom: original switching position, gate signals with dead-time, pole voltage, pole voltage error, respectively.](image)

![Fig. 5. Voltage vectors depicted in \( \alpha\beta \)-frame. The synthesized voltage vector considering the dead-time effect is illustrated.](image)
IV. MODIFIED FCS-MPC CURRENT CONTROL

A. Synthesized Voltage Vector

To solve the fore mentioned problem caused by dead-time effect, this paper proposes a modified FCS-MPC current control algorithm. As shown in (4), the output voltage error can be depicted in a vector form. A synthesized voltage vector can be obtained by combining supposed voltage vector and the error voltage vector (see Fig. 5)

\[ v_{syn} = v + v_e. \]  

(6)

The synthesized voltage vector \( v_{syn} \) is the actual voltage vector applied to the inverter, and will be used to predict the system behavior. In this way, the predictions gain better accuracy compared to the classical method.

Without loss of generality, at random time instant \( k \) and \( k+1 \), examples of synthesized voltage space vector are illustrated in Fig. 6. Two specific cases are studied, i.e., \( \vec{u} : (001) \rightarrow (011) \) and \( \vec{u} : (011) \rightarrow (100) \). In the first case, \( K_{xcp} \) can be determined using Tab. 1 since the current polarity is known as: \( K_{xcp} = 0, K_{bcp} = 0 \) and \( K_{ccp} = 0 \). Consequently, there is no prediction error generated in this case, i.e., \( v_{syn} = v \). In the second case, similarly, \( K_{xcp} \) can be determined using Table 1, \( K_{xcp} = -1, K_{bcp} = 1 \) and \( K_{ccp} = 1 \). According to (2), an error voltage vector \( v_e = -4T_d / 3T_v \) is generated, the corresponding synthesized voltage vector is shifted away from the supposed one \( v_3 \).

\[ i_a, i_b, i_c \]

\[ i_a(k), i_a(k) \]

\[ i_a(k + 1) \]

\[ i_b(k), i_b(k + 1) \]

\[ i_c(k), i_c(k + 1) \]

Fig. 6. Error voltage vector with different current polarity: an illustrative example of phase current polarity at time instant \( k \) and \( k+1 \).

B. Modified FCS-MPC

In this section, a modified FCS-MPC current control is proposed taking the dead-time effect into account. Instead of compensating error voltage induced by dead-time, synthesized voltage vector is used to predict control variables. Therefore, more accurate predictions are obtained. The proposed control algorithm compensates the time delay as well, using the method introduced in [16]. Therefore, the modified FCS-MPC is summarized as follows:

**ALGORITHM: MODIFIED FCS-MPC**

**STEP I:** Update new measurements, and predict control variables at \( (k+1) \) time instant to compensate one step time delay.

**STEP II:** Find out the error voltage vector based on the current polarity and previous switching state using (5).

**STEP III:** Synthesize the modified voltage vector using (6).

**STEP IV:** Predict the control variables at \( (k+2) \) time instant for all the admissible synthesized voltage vectors.

**STEP V:** Compute the predefined cost function for all switching combinations.

**STEP VI:** Select the switching state that minimizes the cost function, and apply the corresponding switching position to the inverter.

At the next sampling step, the above procedure is repeated. The control variable predictions are obtained using (4c). Cost function is defined as:

\[ g = \left( i_a^k - i_a^* \right)^2 + \left( i_p^k - i_p^* \right)^2. \]

(7)

It consists of two terms. The first term penalizes the predicted deviation of the \( \alpha \)-axis current from its reference at time step \( k+2 \). Accordingly, the second term penalizes the \( \beta \)-axis current. For both term, the squared 2-norm is used to formulate the cost function. Since \( i_a \) and \( i_p \) have the same importance, the weighting factor is selected as 1.

An important issue need to be mentioned for the implementation of the modified algorithm. Wrong current polarity might be obtained at the zero crossing point due to the current ripple. Through careful observation, it is not difficult to find that the voltage error caused by dead-time only occurs at the beginning of each sampling period. Inspired by this feature, an effective way to reduce this influence is introduced in the following. By setting up the sampling time instant at the beginning of each sampling period, the current polarity during dead-time can be more accurately detected.

V. COMPARISON STUDY WITH SIMULATION DATA

To verify the effectiveness of the proposed algorithm, a comparison study of current reference tracking between classical FCS-MPC and modified FCS-MPC is performed using Hardware-in-the-Loop (HiL) concept simulation data. Due to safety and cost reasons, it is highly desirable to test the controller in certain scenarios with the help of HiL concept. Real-time signal level simulation system, where the power converter, control plant and controller are realized in powerful digital processors. The picture of HiL test bench is shown below.

Delay compensation is implemented in both methods to guarantee a fair comparison. The simulation scenario is as follows: a VSI inverter is connected to power grid with an \( L \) filter which is equivalent to \( R-L-E \) load. The fundamental frequency of the grid is 50Hz and the current reference is set at 31A peak value. To ensure the system has settled into steady state, the simulation date is collected after several fundamental periods. DC bus voltage \( V_{dc} \) is 800 V, Back-EMF \( e \) is 220Vrms, load resistance \( R \) is 10 m\( \Omega \) and load inductance \( L \) is 3mH, respectively.
A. Comparison Under 50kHz, 2μs Dead-time

In Fig. 8(a), three phase current and voltage vector index (defined as the subscript of voltage vector) under 50 kHz sampling frequency, 2μs dead-time operating condition are illustrated using classical FCS-MPC. The corresponding spectrum of the phase A current is depicted in Fig. 8(b). The simulation data of modified FCS-MPC under identical scenario is collected in Fig. 9.

Compared with classical FCS-MPC, the proposed method obtains better static current tracking performance, i.e., lower THD of phase current. Voltage vector index also has significant difference with each other. It proves that the modified method selects optimal voltage vector when taken dead-time into account, however, the classical method might select the suboptimal one. This is in perfect agreement with the dead-time effect analysis in Section III.

From the current spectrum, the maximum of 20th order harmonics are observed. In fact, the harmonics distribution of phase current is strictly below 25 kHz. This fits the fact that the switching frequency is strictly below half of sampling frequency when FCS-MPC is adopted. It is also clear to observe that the current spectrum distribution is relatively even. This is because FCS-MPC has variable switching frequency.

The comparison between classical FCS-MPC and modified FCS-MPC is also conducted. The results show that both method achieve low total harmonic distortion about 3.5%. The classical FCS-MPC shows its robustness against dead-time effect. More specifically, by adopting the proposed modified FCS-MPC, the current THD reduces from 3.79% to 3.49%, and the current quality improvement is 8.6%. This result confirms the effectiveness of proposed method.

B. Comparison Under 100kHz, 2μs Dead-time

With the rapid development of wide band gap devices, such as SiC MOSFETs[17], [18] and GaN HEMTs[19], [20], higher switching frequency is preferred to shrink system volume and weight in high power density applications, such as electrical vehicle and electric aircraft. To evaluate the dead-time effect with different sampling frequency, the same simulation scenario under 100 kHz sampling frequency is carried out and the system performance is evaluated in the steady state.

The simulation data is illustrated in Fig. 10 and Fig. 11 for classical and modified scheme, respectively. Under this test scenario, the phase current THD reduces from 2.52% to 2.02% with adopting the proposed modified FCS-MPC. The improvement of current quality is even more remarkable.
compared to the test under 50 kHz, reaching 24.7%. Based on the above analysis, a conclusion can be drawn that the dead-time takes more weight with the increase of sampling frequency. Consequently, the dead-time negative effect is becoming more significant if it is ignored.

C. Transient Performance

To further evaluate effectiveness of the modified algorithm, the transient behavior of the system is tested. At the time instant of 0.03 [s], the reference current steps from 15.5 [A] peak value to 31 [A] peak value. The results have been illustrated with 20 [µs] and 10 [µs] sampling time in Fig. 11, respectively.

As shown in Fig. 11, the phase current tracks its reference quickly. This result proves that the modified FCS-MPC reserves good dynamic response of classical FCS-MPC. In fact, FCS-MPC manipulates the power switches directly, and apply the optimal switching state to the control plant. By adopting this operational mechanism, cascaded control loops are removed. The modified algorithm does not change the basic control structure of FCS-MPC, therefore, the merits of fast dynamic response is retained.

D. Performance Analysis

As illustrated in the simulation data, FCS-MPC shows it considerable robustness against dead-time effect. Even without considering the dead-time effect, good steady performances are achieved under 50 [kHz] and 100 [kHz] sampling frequency. However, the steady performance is deteriorated as the dead-time becomes significant compared to sampling period.

In fact, the error voltage vector caused by dead-time can be predicted according to the previous switching state and current polarity. Based on the detected error voltage vector, the more accurate synthesized voltage vector is used to predict the system behavior. The modified FCS-MPC with the consideration of dead-time effect improves the steady state performance. Meanwhile, the proposed method inherits the features of FCS-MPC, such as simple and intuitive in concept, ease of including constraints and very fast dynamic response.
VI. CONCLUSION

In this paper, a new concept of synthesized voltage vector to address dead-time effect when using FCS-MPC has been introduced. The dead-time effect in a VSI is analyzed, and the unique features of this effect in FCS-MPC are presented in detail. The proposed synthesized voltage vector considering the dead-time is generated and used for variables prediction. In this way, the control input voltage vector is more accurately modeled. Consequently, the variables prediction is more reliable, which improves the final current control quality in terms of THDs. HiL simulation data illustrates the effectiveness of the proposed modified FCS-MPC.

The proposed method can be extended to other topologies, such as 3-level T-type inverter and 3-level neutral-point clamped converter. Future work will focus on its application extension.

REFERENCES

[1] N. Panten, N. Hoffmann, and F. W. Fuchs, “Finite Control Set Model Predictive Current Control for Grid-Connected Voltage-Source Converters with LCL Filters: A Study Based on Different State Feedbacks,” IEEE Trans. Power Electron., vol. 31, no. 7, pp. 5189–5200, 2016.

[2] J. Rodriguez et al., “State of the art of finite control set model predictive control in power electronics,” IEEE Trans. Ind. Informatics, vol. 9, no. 2, pp. 1003–1016, May 2013.

[3] Z. Zhang, F. Wang, T. Sun, J. Rodriguez, and R. Kennel, “FPGA-Based Experimental Investigation of a Quasi-Centralized Model Predictive Control for Back-to-Back Converters,” IEEE Trans. Power Electron., vol. 31, no. 1, pp. 662–674, 2016.

[4] P. Cortés, M. P. Kazmierkowski, R. M. Kennel, D. E. Quevedo, and J. Rodriguez, “Predictive control in power electronics and drives,” IEEE Trans. Ind. Electron., vol. 55, no. 12, pp. 4312–4324, 2008.

[5] Y. Zhang, D. Xu, and L. Huang, “Generalized Multiple-Vector-Based Model Predictive Control Model for PMSM Drives,” IEEE Trans. Ind. Electron., vol. 65, no. 12, pp. 9356–9366, 2018.

[6] M. Morari and J. Lee, “Model Predictive Control: Past, Present and Future,” Comput. Chem. Eng., vol. 23, no. 4–5, pp. 667–682, 1997.

[7] P. Cortés, G. Ortiz, J. I. Yuz, J. Rodriguez, S. Vazquez, and L. G. Franquelo, “Model predictive control of an inverter with output LC filter for UPS applications,” IEEE Trans. Ind. Electron., vol. 56, no. 6, pp. 1875–1883, 2009.

[8] C. Xia, T. Liu, T. Shi, and Z. Song, “A simplified finite-control-set model-predictive control for power converters,” IEEE Trans. Ind. Informatics, vol. 10, no. 2, pp. 991–1002, 2014.

[9] T. Geyer and D. E. Quevedo, “Multistep finite control set model predictive control for power electronics,” IEEE Trans. Power Electron., vol. 29, no. 12, pp. 6836–6846, 2014.

[10] T. Geyer and D. E. Quevedo, “Multistep direct model predictive control for power electronics Part 2: Analysis,” in 2013 IEEE Energy Conversion Congress and Exposition, pp. 1162–1169, 2013.

[11] M. Tomlinson, H. D. T. Mouton, R. Kennel, and P. Stolze, “A Fixed Switching Frequency Scheme for Finite-Control-Set Model Predictive Control—Concept and Algorithm,” IEEE Trans. Ind. Electron., vol. 63, no. 12, pp. 7662–7670, Dec. 2016.

[12] D. E. Quevedo, R. P. Aguiler, M. A. Pérez, P. Cortes, and R. Lizana, “Model predictive control of an AFE rectifier with dynamic references,” IEEE Trans. Power Electron., vol. 27, no. 7, pp. 3128–3136, 2012.

[13] Z. Shen and D. Jiang, “Dead-Time Effect Compensation Method Based on Current Ripple Prediction for Voltage-Source Inverters,” IEEE Trans. Power Electron., vol. 34, no. 1, pp. 971–983, 2018.

[14] X. Li, B. Akin, and K. Rajashekara, “Vector-Based Dead-Time Compensation for Three-Level T-Type Converters,” IEEE Trans. Ind. Appl., vol. 52, no. 2, pp. 1597–1607, 2016.

[15] Seung-Gi Jeong and Min-Ho Park, “The analysis and compensation of dead-time effects in PWM inverters,” IEEE Trans. Ind. Electron., vol. 38, no. 2, pp. 108–114, 2002.

[16] P. Cortes, J. Rodriguez, C. Silva, and A. Flores, “Delay compensation in model predictive current control of a three-phase inverter,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 1323–1325, 2012.

[17] J. Wei, M. Zhang, H. Jiang, C. H. Cheng, and K. J. Chen, “Low ON-Resistance SiC Trench/Planar MOSFET with Reduced OFF-State Oxide Field and Low Gate Charges,” IEEE Electron Device Lett., vol. 37, no. 11, pp. 1458–1461, 2016.

[18] W. Jouha, A. El Oualkadi, P. Dherbecourt, E. Joubert, and M. Massoudi, “Silicon Carbide Power MOSFET Model: An Accurate Parameter Extraction Method Based on the Levenberg-Marquardt Algorithm,” IEEE Trans. Power Electron., vol. 33, no. 11, pp. 9130–9133, 2018.

[19] G. Liu et al., “Comparison of SiC MOSFETs and GaN HEMTs based high-efficiency high-power-density 7.2kW EV battery chargers,” 2017 IEEE 5th Work. Wide Bandgap Power Devices Appl. WPDPA 2017, vol. 2017–Decem, pp. 391–397, 2017.

[20] L. J. Lu, G. Liu, and K. H. Bai, “Critical Transient Processes of Enhancement-mode GaN HEMTs in High-efficiency and High-reliability Applications,” CES Trans. Electr. Mach. Syst., vol. 1, no. 3, pp. 283–291, 2017.

[21] J. Ma, W. Song, S. Wang, and X. Feng, “Model Predictive Direct Power Control for Single Phase Three-Level Rectifier at Low Switching Frequency,” IEEE Transactions on Power Electronics, vol.33, no.2, pp. 1750-1759, Feb. 2018.

[22] W. Song, J. Ma, L. Zhou, and X. Feng, “Deadbeat Predictive Power Control of Single Phase Three Level Neutral-Point-Clamped Converters Using Space-Vector Modulation for Electric Railway Traction,” IEEE Transactions on Power Electronics, vol. 31, no.1, pp. 721-732. Jan. 2016.
KeJun Li, received the B.S. and M.S. degrees from Shandong University of Technology, China, and the Ph.D. degree from Shandong University, China, in 1994, 1997 and 2004 respectively, all in Electrical Engineering. From 2005 to 2006, he had been research associate with the Hong Kong Polytechnic University, Hong Kong. From 2007 to 2008, he had been a Post-Doctoral Researcher with The University of Texas at Arlington, TX, USA. He is currently a Professor with the School of Electrical Engineering, Shandong University, China. He is IEEE Senior Member, VP of Jinan Electrotechnical Society. Prof. Li has been involved in research on Power Systems Analysis, Renewable Energy, Power Electronics, VSC-HVDC, DC grid, Smart Distribution Network, On-line Equipment Protection, Monitoring, and Control system.

Pinjia Zhang (M’10-SM’17), received the B.Eng. degree in electrical engineering from Tsinghua University, Beijing, China, in 2006 and the Master’s and Ph.D. degrees in electrical engineering from Georgia Institute of Technology, Atlanta, GA, USA, in 2009 and 2010, respectively. From 2010 to 2015, he was with the Electrical Machines Laboratory, GE Global Research Center, Niskayuna, NY, USA. Since 2015, he has been with the Department of Electrical Engineering, Tsinghua University as an Associate Professor. His research interests include condition monitoring, diagnostics and prognostics techniques for electrical assets. He has published over 80 papers in refereed journals and international conference proceedings, has over 40 patent fillings in the U.S. and worldwide. Dr. Zhang was the recipient of IAS Andrew W. Smith Outstanding Young Member Achievement Award in 2018. He also received 3 best paper awards from the IEEE IAS and IES society.

Feng Gao (M’09-SM’18), received the B.Eng. and M.Eng. degrees in electrical engineering from Shandong University, Jinan, China, in 2002 and 2005, respectively, and the Ph.D. degree in electrical engineering from the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, in 2009. From September 2006 to February 2007, he was a Visiting Scholar with the Institute of Energy Technology, Aalborg University, Aalborg, Denmark. From 2008 to 2009, he was a Research Fellow with Nanyang Technological University. Since 2010, he has been with the School of Electrical Engineering, Shandong University, where he is currently a Professor and Vice Dean. Dr. Gao was a recipient of the IEEE Industry Applications Society Industrial Power Converter Committee Prize for a paper published in 2006, and he is currently serving as an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS.