An Analysis of Interleaved Boost Converter with LC Coupled Enhanced Soft Switching

Vijayabhasker, R., S. Palaniswami, V. Venkatesa Kumar and M. Newlin Raj Kumar

1Department of Electronics and Communication Engineering,
2Department of Computer Science and Engineering,
Faculty of Information and Communication Engineering,
Anna University, Regional Centre, Coimbatore, India
3Electrical Engineering, Faculty of Electrical Engineering,
Government College of Engineering, Bodinayakkanur, India

ABSTRACT

An enhanced soft switching technique for an interleaved boost converter with Zero Current Switching (ZCS) and Zero Voltage Switching (ZVS) during OFF and ON conditions of the main switches, that can drive large loads operated in duty cycle greater than 0.5 is proposed in this study. In this topology, auxiliary circuit is composed of resonant tank which is used to decrease the voltage stress on the main switches and a coupling capacitor is added additionally with minimum resonance which in-turn increases the life of operation of the converter. In this model, faster switching and suitable impedance matching is achieved with reduction in auxiliary circuit reactance that has contributed much increase in the overall performance. Coupled inductor in the boosting stage helps higher current sharing between the switches. The overall ripple and Total harmonics distortions are reduced in this technique without sacrificing the performance and efficiency of the converter. A simulation module constructed using “MATLAB Simulink” illustrates the better results of the proposed converter.

Keywords: Interleaved Boost Converter, Zero Voltage Switching, Zero Current Switching, Duty Cycle

1. INTRODUCTION

The boost converter is a popular choice for most power electronic systems to serve as a pre-regulator, due to advantages of simplicity and high performance (Pan et al., 2009). However, as the power rating increase, it is often required to associate converters in series or in parallel. In high-power applications, interleaving of two boost converters is very often employed to improve performance and to reduce the size (Gallo et al., 2010). Because interleaving effectively doubles the switching frequency and also partially cancels the input and output ripples, the size of the energy-storage inductors and differential-mode EMI filter in interleaved implementations can be reduced (Jang and Jovanovic, 2007). Interleaving reduces the output capacitor ripple current as a function of duty cycle. As the duty cycle approaches 0, 50 and 100% duty cycle, the sum of two diode currents approaches dc. At these points, the output capacitor only has to filter the inductor ripple current. It can be shown that by applying different duty cycles to the two phases of an interleaved boost converter according to voltage-second balance, their voltage gain will be different. The phase with larger duty cycle may have large voltage gain and operate in Continuous Inductor Current Mode (CICM), while the other will then automatically operate in Discontinuous Inductor Current Mode (DICM). Under this condition, any further additional loading current will be taken up by the phase CICM operation (Wang et al., 2008). Hence the analysis of the converter operated in duty cycle greater than 50% is an efficient approach in interleaved boost converters.

Received 2013-04-08, Revised 2013-04-08; Accepted 2013-04-25

Corresponding Author: Vijayabhasker, R., Department of Electronics and Communication Engineering,
Faculty of Information and Communication Engineering, Anna University, Regional Centre, Coimbatore, India
The AC mains utility supply ideally is supposed to be cleaned and free from high voltage spikes and current harmonics in order to ensure good quality and efficient power system harmonics to electronics equipment. But in practical condition the ripples are inevitable which needs to be minimized (Daut et al., 2006). Various ongoing research proposals are focused with some limitation as follows.

To reach the smooth soft switching, the circuits proposed require more complex auxiliary circuits which totally increase the conduction loss (Stein et al., 2002; Hsieh et al., 2009). Due to extra inductor, the auxiliary unit is complex, even the main switches are ZCSs and the auxiliary switches are ZVSs. The main switches are ZCS at the turn-on transition, while in turn off the switching is hard (Stein et al., 2002). A better soft switching circuit is proposed, but the converter works in discontinuous mode with duty cycle less than 50% (Yao et al., 2007). Even after analyzing with duty cycle more than 50%, the number of switching phases and switching timing is high due to increased auxiliary resonance and voltage stress to the auxiliary switch (Chen et al., 2012). The higher switching frequency may cause the higher switching losses, higher Electro-Magnetic Interference (EMI) and the lower overall efficiency. The use of soft-switching techniques in converter can contribute to reduce them (Felix and Kumar, 2012).

In this study, a soft switching technique for an interleaved boost converter with Zero Current Switching (ZCS) and Zero Voltage Switching (ZVS) for the main switches, which is operated in duty cycle greater than 50% with wide range of operating load, is proposed. In this topology, the voltage stress on the main switches is shared by the resonant tank composed of a resonant capacitor and inductor forming an effective auxiliary circuit. To increase the durability of the switch used, a coupling capacitor is added additionally with minimum resonance. Faster switching and suitable impedance matching is achieved with reduction in auxiliary circuit reactance which has increased the overall performance. Better current sharing between the switches is obtained by coupling the boost inductors. The overall ripple and Total harmonics distortions are reduced with higher efficiency of the converter. The forth coming sections will reveal the effectiveness of the enhanced converter.

2. MATERIALS AND METHODS

2.1. Design and Analysis

For the case analysis, the circuit is analysed in Continuous Conduction Mode (CCM) with various load ranges having different duty cycle. The Proposed interleaved Boost Converter with LC coupled Soft Switching is shown in Fig. 1. It utilizes the interleaved boost converter topology and applies enhanced soft switching methodology where the resonant tank itself triggers the switches for extreme condition. The resonant tank is composed of Resonant Capacitor Crc and Resonant Inductor Lrc which in-turn act as a control circuit for the auxiliary switch Saux, that is responsible for ZVS and ZCS function.

2.2. Principle of Operation

The circuit is operated in fundamental mode with duty cycle D which is exact symmetrical in function. The circuit is analysed with certain assumptions to simplify the circuit analysis which are listed as:

- All switches and diodes are assumed to be in practical condition with an exponential decay α in the computation for theoretical analysis
- Idealizing the input and output reactance
- The two boost inductors are coupled
- Same duty cycles (D1 = D2) for the main switches S1 and S2

The flow of current in initial stages through the boost inductor has an effect of interference which results in addition of ripples. Thus, for the initial input current to be clear from input ripple, a guard is introduced, which is a magnetic couple by a ferrite core which has high permittivity and hence the coupling is more effective.

Boost inductors B1 and B2 is energized by the magnetic flow across the inductor causing fluctuation in the input current. It is minimized by placing the iron core between the coils which looks like a transformer arrangement. Thus the flow of current is regulated by the magnetic coupling across the inductors.

The mutual inductance exerted by both the boost inductor is given by Equation 1:

\[ L_n = \mu_r \sqrt{L_1 L_2} K \]  

(1)

where, \( \mu_r \) and K are Permittivity of the core and coupling co-efficient respectively.

According to the circuit theory, the coupled inductor can be realized with an uncoupled inductor which needs an additional inductor for coupling. There by Equation 2 and 3:

\[ L'_1 = L_1 - L_n \]  

(2)
where, $L_2$ and $L_1$ are considered to be leakage inductances which has major influence over the input current ripple. By regulating the coupling coefficient, the amount of ripples in the input current can be controlled. On the other hand, the output from the inductor is given by the expression which depends only on the leakage inductance Equation 4 and 5:

$$\frac{dL_1}{dt} = \frac{-v_m}{L_1 + L_m}$$  \hspace{1cm} (4)

$$\frac{dL_2}{dt} = \frac{-v_m}{L_1 + L_2}$$  \hspace{1cm} (5)

The overall current in the converter is given by the Equation (6), which is the hypotenuses cosine function of the capacitance:

$$I = \int_{t_0}^{t_f} \left[ 1 - \cosh \left( \frac{c_s + c_m}{c_n + c_s} \right) \right] dt$$  \hspace{1cm} (6)

The significance of the equation is that overall effectiveness of current sharing of the converter is predetermined from the inductor current. Flow of current through the two switches is calculated by the following expressions Equation 7 and 8:

$$l_1 = \sum s_{\alpha} \cdot \frac{v_m (1 - D_1 + D_2 + 2D_m) T}{L_1 L_2}$$  \hspace{1cm} (7)

$$l_2 = \sum s_{\alpha,2} \cdot \frac{v_m}{L_1 + L_2}$$  \hspace{1cm} (8)

The overall cycle time is of the inductor output current with or without ripple and it can be expressed in the time of propagation of current in inductor, which is usually specified as a function of line frequency of input (i.e., Indian standards, 50 Hz) Equation 9:

$$T_{\text{Cycle}} = 2.37 \log_2 t_p$$  \hspace{1cm} (9)

In this consideration of the switch $S_{\alpha}$, the total power applied to the auxiliary switch is given by the expression (10). The resistance in the parasitic (R) elements contributes for the maximum power usage in the switch Equation 10-12:

$$P_{\alpha} = 2(1(t_p))^2 R$$  \hspace{1cm} (10)
The overall output current \( I(t_p) \) in the converter is calculated as the integral of inductor current. The current purely depends on the resonant circuit of the device in use. It is an inevitable fact that, in practical conditions, it is not possible to produce the duty cycle exactly at 50%., hence the design is analysed for two different modes of operation viz duty cycle (D) lesser and greater than 50%.

### 2.3. Operational Analysis when Duty Cycle is Greater than 50%

In this analysis, there are 12 operational modules which comprise of a complete cycle. Here, analysis is done only on 6 modes which are related to main switch \( S_{s1} \). The operating modes of the circuit for duty cycle greater than 50% is shown in Fig. 2 and 3 shows the related wave forms under same condition. Fig. 4a-f shows the active stages of the converter during operation.

#### Stage I \([t_0 \rightarrow t_1]\)

In this stage, due to the pre-excitation in duty cycle, all the switches (\( S_{s1}, S_{s2}, S_{ax} \)) are active and the rectifier diodes \( D_{s1}, D_{s2} \) and clamped diode \( D_r \) are turned off. Here the main switch current \( I_{s1} \) and \( I_{s2} \) are less than previous mode. The main switch \( S_{s2} \) achieves ZCS at time \( t_1 = t_0 \) Equation 13:

\[
t_{s1} = (D - t_{tr})T -(D -0.5)T
\]  

Based on the equation at Stage 3 in D<50%.

The inductor current between the intervals is given by Equation 14:

\[
I_{L} = I_{Li} + I_{Lr} \geq I_{Lr}
\]

#### Stage II \([t_1 \rightarrow t_2]\)

Here, the energy stored in the resonant circuit \([L_{rc},C_{rc}]\) is transferred to the output load by a clamped diode \( D_r \). This happens because auxiliary switch voltage attains zero. The flow of current from resonant circuit \( I_{L_{rc}} \) is equal to the total output current \( I_0 \) which is equal to boost inductor current \( I_{BL1} \) (t) Equation 15:

\[
I_{in} \left(t_1\right) = I_{BL2}\left(t_1\right) + \frac{V_o}{\sqrt{L_{s2} + C_{ax}}} \geq I_{lin}
\]
Stage III \([t_2–t_3]\)

At this stage, the damped diode \(D_r\) is turned off. The energy stored in boost inductor \(B_{L1}\) and the parasitic capacitor \(C_{s1}\) is transferred to resonant circuit and hence the rectifier diode \(D_{r2}\) is turned on. When the main switch voltage \(V_{s1}\) and resonant capacitor \(C_{rc}\) increases to \(V_0\) at \(t = t_3\), Equation 16-18:

\[
I_{t_1}(t) = \left[ -V_0 \left( \frac{C_{c1}}{L_{c1}} \right) \sin \left( \frac{C+C_{c1}}{C_{c1}} \right) + \right] \left[ \frac{I_{t_1} C_{c1}}{C+C_{c1}} \right] X \left( 1 - \cos \left( \frac{C+C_{c1}}{L_{c1}} \right) \right) \right]
\]

(17)

\[
t_{t_1} = \frac{\pi L_{c1}}{V_0 \left( C+C_{c1} \right)}
\]

(18)

The parasitic capacitor \(C_{ax}\) of the auxiliary switch is given linearly by \(I_{t_1} - I_{t_2}\) to \(V_0\).
Fig. 4. Operating modules when the duty cycle is greater than 50% (a) Stage I (t0-t1), (b) Stage II (t1-t2), (c) Stage III (t2-t3), (d) Stage IV (t3-t4), (e) Stage V (t4-t5), (f) Stage VI (t5-t6)
Stage IV \([t_3-t_4]\)

In this stage, at \(t_4\) the clamped diode \(D_r\) is turned ON. The energy stored is the inductor \(L_{rc}\) is transferred to output \(V_o\) through clamped diode \(D_r\) and the Switch \(S_{s2}\) turn-on has no effect on the main switch \(S_{s1}\).

In this the time, it is necessary to consider an intermediate time which is given Equation 19 and 20:

\[
t_{s4} \geq t_{s3} + \frac{\pi}{2} (t_n)\quad D \geq 0
\]

\[
t_{s4} - \frac{\pi}{2} \omega_0 = \frac{3}{2} \sqrt{\frac{L_{rc} C_n}{\omega^2}}
\]

\[
\omega_0 = \frac{3}{2} \sqrt{L_{rc} (C_{s1} + C_{s2})}
\]

So the excitation current \(I_{lin}\) is given is terms of time constrain Equation 21:

\[
I_{lin}(t) \approx I_{lin}(t) = \left[ \frac{i_{lin}(t_3) + \frac{V_o}{L_{rc}(C_{s1} + C_{s2} + C_{s3})}}{\omega_0} \right] \geq I_s
\]

Stage V \([t_5-t_6]\)

In this stage, both main and auxiliary switches are turned OFF. The stored energy in LC network is discharged to the load via \(D_r\) which is a clamped diode and that will act as a bypass for the current flow. Now the input current charges the parasitic capacitance in the switches. The resonant current continues to increase to the peak value and the main switch voltage \(C_{s1}\) decrease to zero, because of the resonance, among elements, turns the switch \(S \_s2\) to be in ON condition Equation 22 and 23:

\[
t_5 - t_1 = \frac{L_{in}}{V_0} \left[ i_{on}(t) + \frac{V_o}{z_n} \right]
\]

\[
t_5 - t_1 = \frac{L_{in}}{V_0} \left[ i_{on}(t) + \frac{V_o}{C_{s1} + C_{s2} + C_{s3}} \right]
\]

At this stage, all the voltages tend to equal. \(V_{ic}(t_5) = V_{c1}(t_5) = V_{c2}(t_5) = V_{ic}(t_5) = V\) Equation 24:

\[
V = \frac{1}{(C_{s1} + C_{s2} + C_{s3})} \int_{t_1}^{t_5} \left( I_{lin} + i_{lin}(t) \right) dt
\]

Now at the end of this stage, the charged inductor helps the rectifier diode to turn ON.

Stage VI \([t_5-t_6]\)

When the resonant capacitor voltage \(V_{cr}\) and the main switch voltage \(V_{s2}\) are equal to zero, the body diode \(D_{s2}\) of \(S_{s2}\) is turned ON. The time should be a fraction of normal operational time of stages. So in this stage one main switch \(S_{s1}\) achieves ZCS and other Main Switch \(S_{s2}\) achieves ZVS Equation 25:

\[
t_s = \frac{T}{2} \left( t_{on} + t_{on} + t_{on} \right) + \frac{V_o}{L_{rc} C}
\]

2.4. Voltage Ratio

Boost inductor current \(i_{BL1}\) when switch is active in duty cycle greater than 50%, where active stages are \((t_{s1}, t_{s2}, t_{s3})\) Equation 26-28:

\[
\sum_{s1-ON} i_{lin} = \frac{V_m}{L_1} (t_{s1} + t_{s2} + t_{s3})
\]

\[
\sum_{s1-ON} i_{lin} = \frac{V_m (D_1 + 0.5D_2 + 2D_n)T}{L_1}
\]

\[
\sum_{s1-ON} i_{lin} = \frac{V_m (D_1 + 2D_n)T}{L_1}
\]

Boost inductor current \(i_{BL1}\) when switch is active in duty cycle greater than 50%, where active stages are \((t_{s2}, t_{s3}, t_{s6})\).

Total time for switch to be in ON is \(T -(t_{s1} + t_{s2} + t_{s3})\) Equation 29 and 30:

\[
\sum_{s1-OFF} i_{lin} = \frac{V_m (T - (t_{s1} + t_{s2} + t_{s3}))}{L_1}
\]

\[
\sum_{s1-OFF} i_{lin} = \frac{[V_m - V_{out}] (1 - (D_1 + 2D_n))T}{L_1}
\]

Voltage conversion ratio is given by Equation 31:

\[
\frac{V_{out}}{V_m} = \frac{1}{(1 - (D_1 + 2D_n))}
\]

2.5. Simulation Design and Analysis

2.5.1. Converter Specification

The switching frequency \(f_s = 50 \text{ Hz}\), the output voltage \(V_0 = 440V\) and the range of output power \(P_{out}\) are 200W-800W. The range of operating voltages 150V-220V.
2.6. Estimation of Boost Inductors and Output Capacitor

To support wide range of load a variable capacitor is used to provide impedance matching between the levels. The range of output capacitance is 200-700 \( \mu \)F most preferably above 400 \( \mu \)F. The boost inductors \( B_{L1} \) and \( B_{L2} \) are designed to operate in CCM. The design consideration of the parameters are given by:

- Calculation of inductance-Duty cycle greater than 50% Equation 32:

\[
B_{L_{min}} = \frac{(D_s + D_n)(D_s - (D_s + D_n)^2)R_{min}}{f_c}
\]

Thus average inductance for both the boost inductor is given by \( B_{L1} \) and \( B_{L2} \) is 23 \( \mu \)H.

2.7. Estimation of Resonant Capacitor and Coupling Capacitor

Resonant capacitor plays an important role in all aspects of switching, energy storage, impedance matching and load driving so the design of resonant capacitor enhances the overall performance of the converter. The total reactance of the system is the sum of reactance from capacitor and inductor which is equal to the overall energy stored in the system:

\[
Q = X_c + \frac{1}{X_c}
\]

where, \( X_c \) and \( \frac{1}{X_c} \) are reactance of inductor and capacitor respectively.

Consider the charge and equivalent energy charge per storage in resonant tank. The operating frequency of the tank circuit is given by 50Hz, so the calculation of resonant capacitor is obtained from (33) by substituting known values Equation 33:

\[
\frac{1}{t_s} = \frac{\pi}{2} \sqrt{\frac{L}{C}} (C_{s1} + C_{s2} + C_c + C_f)
\]

By simplification with the known values of maximum allowed parasitic capacitance in MOSFET switches, the coupling capacitance and resonant capacitance is given as 1.5 \( \mu \)F and 2.5 \( \mu \)F respectively.

2.8. Estimation of Switching Time

Switching time of the converter is controlled by the resonant and parasitic elements by analyzing those elements which will give necessary time constraint for soft switching.

### Table 1. Parameters and components of the converter

| Parameter                  | Value                              |
|----------------------------|------------------------------------|
| Input voltage              | 180-240V                           |
| Duty cycle                 | >50%, for simulation 60%           |
| Output voltage             | 440V                               |
| Output current             | 0.5A-1.45A                         |
| Output power               | 200-800W                           |
| Switching frequency        | 50Hz                               |
| Boost L1 & Boost L2        | 23 \( \mu \)H and Ferrite core \( \mu_s = 10 \) |
| Output capacitor           | 200-700 \( \mu \)F                 |
| Resonant inductor          | 5 \( \mu \)F                       |
| Resonant capacitor         | 1.5 \( \mu \)F                     |
| Coupling capacitor         | 2.5 \( \mu \)F                     |

2.9. Design of Arrival Time of ZVS Condition

When time taken by the switch \( S_{S1} \) to achieve ZVS, the voltage across the source to drain must be zero. The same is achieved in stage 5 for mode D>50%. The minimum time considered for the arrival of ZVS is given by.

For stage 5 (D > 50%), the calculation of ZVS arrival time is given as Equation 34:

\[
D_{s1} > t_{s1} = \frac{\pi\sqrt{L_{c2}(C_{s2} + C_c + C_f)}}{2}
\]

\[
= \frac{3.14\times\sqrt{785\times5}\times19700}{2} = 197.00\text{ns}
\]

2.10. Design of Arrival Time of ZCS Condition

Time at which the switch \( S_{S2} \) achieve ZCS is in stage 6 for mode D>50%. The minimum time considered for the arrival of ZCS is given by the resonant inductor current.

In stage 6 (D >50%), the calculation of ZVS arrival time is given as Equation 35 and 36:

\[
i_{s2}(t_s) = I_{V_{dc}} + \frac{V}{Z} = 7.15A \geq I_{in}
\]

\[
D_{s2} > t_{s2} + t_{s1} = \frac{\pi\sqrt{L_{c2}(C_{s2} + C_c + C_f)}}{2} = 225\text{ns}
\]

Thus, the design can give the Maximum Duty time of soft switching condition with the above constraints. All the above parameter values are tabulated in **Table 1**.
2.11. Parametric Analysis of the Circuit

The interleaving technique in power converter is simulated with desired specification of ZCS and ZVS. Furthermore for better understanding, Total Harmonic Distortion (THD), the efficiency, operational range, gain, stabilizing the duty cycle and reverse recovery loss are to be calculated. The overall mathematical analysis is focused on such qualities for easier optimization of the circuit.

2.12. Total Harmonic Distortion (THD)

In this study, the harmonics of interleaved boost converter is analyzed from 3rd harmonic to 13th harmonic where the maximum harmonics can be obtained. Basically total harmonics is the Root Mean Square (RMS) value of the total harmonics of the signal, by the RMS value of its fundamental signal. Let the Fourier co-efficient are Equation 37:

$$b_n = \frac{4E}{n\pi} \cos(na)$$

(37)

For 3rd harmonic, the change of angle in the wave is given by $a = 30^\circ$ then the harmonic from 3rd is given by the Mathematical Induction Equation 38:

$$THD = \sqrt{\frac{2\pi(n-2d) - 16\cos^2(a)}{4\cos(a)}}$$

(38)

By changing the Fourier’s co-efficient for two switches Equation 39:

$$b_n = \frac{4E}{n\pi}(1 - \cos(n(a_1) + \cos(na_2))$$

where, $n = 1, 3, 5$

$$THD = \sqrt{\frac{\pi}{2} + \sum_{n=1}^{\infty} \left[ a_1 \sin(2\pi n f) + a_2 \cos(2\pi n f) \right]}$$

(39)

By Fourier transform Equation 40:

$$X(n) = a_i + \sum_{n=1}^{\infty} \frac{a_n \sin(2\pi n f)}{b_n \cos(2\pi n f)}$$

(40)

By harmonic on stages of 3, 4, 5, 6, 7 is given by.

The angular change $\alpha$ is given for harmonics is Equation 41:

$$\cos(a_1) + \cos(a_2) + \cos(a_3) + \cos(a_4) = 4$$
$$\cos(5a_1) + \cos(5a_2) + \cos(5a_3) + \cos(5a_4) = 0$$
$$\cos(7a_1) + \cos(7a_2) + \cos(7a_3) + \cos(7a_4) = 0$$
$$e^{b_1}(1a_1) + \cos(1a_1) + \cos(1a_2) + \cos(1a_3) + \cos(1a_4) = 0$$
$$\cos(13a_1) + \cos(13a_2) + \cos(13a_3) + \cos(13a_4) = 0$$

By applying Newton-Raphson iterative method Equation 42:

$$a_i = 6.6^\circ, a_2 = 18.9^\circ, a_3 = 27.2^\circ, a_4 = 45.3^\circ, a_5 = 54.6^\circ$$

$$\sum_{n=1}^{\infty} \cos(3na_1) \approx (\sum_{n=1}^{\infty} CO3(a_1))^2$$

(42)

On the basic calculation for the iterative equations, the maximum THD is 7.93%.

2.13. Current Sharing

The current sharing in parallel path is a major design problem, which is minimized by using a coupled inductor in input stage. The magnetic interference on the adjacent path couples the flow of current and so the current sharing between the parallel conductors will turn to be effective. Average current that is shared by the switches are equal i.e., $\frac{v_0}{Z_m} - (D_2 + D_3 + 2D_4 + 3D_5)$.

Thus the current from an inductor $B_{L1}$ is controlled by both the inductor, so maximum sharing of current can be easily achieved. This shows that the current flowing through the switches is equal to each other. The circuit is symmetrical and hence the expressions for the flow of current through the paths are meant to be equal. From the above, the average Current Shared by Inductors $I_{L1}$ and $I_{L1}$ is manipulated to be 3.5A.

2.14. Diode Conduction and Reverse Recovery Losses

The recovery current in terms of charge and recovery time enable the calculation of the loss are found to be simple Equation 43 and 44:

$$I_{hr} = \frac{2Q_{hr}}{t_r}$$

(43)

$$t_r = \frac{2Q_{hr}}{di/dt}$$

(44)

Total power loss in conduction of a diode is given from the RMS values of the conduction. This loss can only be minimized because there is power dissipation in conduction due to the recombination of electrons Equation 45:

$$P_{coh} = \frac{4\sqrt{2} \pi p \ast v_p}{\pi \ast V_{rms}}$$

(45)
In switching the operation of diode for rectification of input the loss associated with the clamped diode is given as a function of change in phase angle and with the total charge recovery of the diode Equation 46:

\[ P_{\text{sin}}(V_i, \theta) = Q_n \times V_i \times \sin \theta \times f \]  

\[ \text{Equation 46} \]

Here \( \theta \), angle of recovery current Equation 47:

\[ I_{\text{CS1}} = \frac{\sqrt{2} - P_o - \sin \theta}{V_{\text{rms}}} \]  

\[ \text{Equation 47} \]

Power dissipation for a complete cycle of single stage boosting is given from the total time (\( T \)) to the reverse recovery time (\( t_{rr} \)) Equation 48:

\[ P_{\text{cycle}} = \left( \frac{V_i \times t_n}{T} \right) \times \left( \frac{1}{T} \times t_n + 1 \right) \]  

\[ \text{Equation 48} \]

From the above calculation the total switching loss in a converter is given by Equation 49:

\[ P_s = f_s \times (V_{ct} + V_o) \times Q_n \]  

\[ \text{Equation 49} \]

Finally, the reverse recovery loss of overall system including 8 diodes and 3 switches is 12.96 Watts which is just 2.16\% of total power.

3. RESULTS AND DISCUSSION

The operation of the converter under the various load from 200 to 800W with the duty cycle greater than 50\% are shown below. Based on the design consideration and required conditions, the proposed interleaved boost converter with both ZVS and ZCS characteristics is built and it is shown in concerned places with proper indication. The simulated output waveforms (Fig. 5-6) of the proposed circuit are obtained with an input voltage of 150V and the load current of \( \sim 0.6A \). While verifying the output of both the switches S\(_{S1}\) and S\(_{S2}\), it will be same, as the circuit is symmetrical. The proposed method has a designed switch with a practical decay constant (\( \alpha \)) which is dependent factor on temperature, working life span, range of conductivity and various physical factors.

![Fig. 5. Simulation waveforms of the main switches S\(_{S1}\), S\(_{S2}\) (a) (b) ZVS and ZCS operation while operating in duty cycle above 50\% with load current 0.55A](image)

![Fig. 6. Simulation waveforms of the main switches S\(_{S1}\), S\(_{S2}\) (a) (b) ZVS and ZCS operation while operating in duty cycle above 50\% with load current 1.45A](image)
Table 2. Comparison of various parameters

| Parameters                  | Lee et al. (2000) | Stein et al. (2002) | Yao et al. (2007) | Chen et al. (2012) | Proposed converter |
|-----------------------------|-------------------|--------------------|-------------------|-------------------|--------------------|
| Current Sharing by switches | *Not exactly equal | *Not exactly equal | *Nearly equal      | *Nearly equal      | 3.5A (equal)       |
| THD                         | -                 | -                  | -                 | -                 | 7.93%              |
| Reverse recovery loss       | -                 | -                  | -                 | -                 | 2.16%              |
| Time of ZVS                 | *In range of ms   | *In range of ms    | *In range of ms   | 211ns             | 197ns              |
| Time of ZCS                 | *In range of ms   | *In range of ms    | *In range of ms   | 249 ns            | 225ns              |
| Efficiency                  | 94.20%            | 95.90%             | 95%               | 95.50%            | 97.80%             |

Fig. 7. Efficiency measurement

The efficiency measurement for various loads is shown in Fig. 7, which shows the effectiveness of the proposed converter. Various parameters are tabulated in Table 2 which compares the performance of existing converters and proposed converter. The switching timing of the proposed converter indicates the fast switching transition of the circuit when compared with existing topologies. Further, the results shows that the proposed converter can be implemented with better power factor for the practical applications like Solar System, PV Panel, Grid Systems, Green Power System and Semiconductor Industries.

4. CONCLUSION

An enhanced soft switching technique for an interleaved boost converter with Zero Current Switching (ZCS) and Zero Voltage Switching (ZVS) for the main switches operated in duty cycle greater than 50% is proposed in this study. The converter can drive wide range of load with higher efficiency. From this topology, decreased voltage stress of the main switches, faster switching, suitable impedance matching, better THD, reduced ripples, reduced reverse recovery loss and conduction loss, equal current sharing and better overall efficiency is achieved, which effectively reveal the performance of the proposed converter.

5. REFERENCES

Chen, Y.T., S.M. Shiu and R.H. Liang, 2012. Analysis and design of a zero-voltage-switching and zero-current-switching interleaved boost converter. IEEE Trans. Power Electr., 27: 161-173. DOI: 10.1109/TPEL.2011.2157939

Daut, I., R. Ali and S. Taib, 2006. Design of a single-phase rectifier with improved power factor and low THD using boost converter technique. Am. J. Applied Sci., 3: 1902-1904.

Felix, J.X. and S.P. Kumar, 2012. Design and simulation of a soft switched dc boost converter for switched reluctance motor. Am. J. Applied Sci., 9: 440-445.

Gallo, C.A., F.L. Tofoli and J.A.C. Pinto, 2010. A passive lossless snubber applied to the ac-dc interleaved boost converter. IEEE Trans. Power Electr., 25: 775-785. DOI: 10.1109/TPEL.2009.2033063

Hsieh, Y.C., T.C. Hsueh and H.C. Yen, 2009. An interleaved boost converter with zero-voltage transition. IEEE Trans. Power Electr., 24: 973-978. DOI: 10.1109/TPEL.2008.2010397

Jang, Y. and M.M. Jovanovic, 2007. Interleaved boost converter with intrinsic voltage-doubler characteristic for universal-line PFC front end. IEEE Trans. Power Electr., 22: 1394-1401. DOI: 10.1109/TPEL.2007.900502

Lee, P.W., Y.S. Lee, D.K.W. Cheng and X.C. Liu, 2000. Steady-state analysis of an interleaved boost converter with coupled inductors. IEEE Trans. Indus. Electr., 47: 787-795. DOI: 10.1109/41.857959

Pan, C.T., C.M. Lai, M.C. Cheng and L.T. Hsu, 2009. A low switch voltage stress interleaved boost converter for power factor correction. Proceedings of the International Conference on Power Electronics and Drive Systems, Nov. 2-5, IEEE Xplore Press, Taipei, pp: 49-54. DOI: 10.1109/PEDS.2009.5385846
Stein, C.M.O., J.R. Pinheiro and H.L. Hey, 2002. A ZCT auxiliary commutation circuit for interleaved boost converters operating in critical conduction mode. IEEE Trans. Power Electr., 17: 954-962. DOI: 10.1109/TPEL.2002.805607

Wang, D., X. He and R. Zhao, 2008. ZVT interleaved boost converters with built-in voltage doubler and current auto-balance characteristic. IEEE Trans. Power Electr., 23: 2847-2854. DOI: 10.1109/TPEL.2008.2003985

Yao, G., A. Chen and X. He, 2007. Soft switching circuit for interleaved boost converters. IEEE Trans. Power Electronics, 22: 80-86. DOI: 10.1109/TPEL.2006.886649