Research Article

Mitigating Balanced and Unbalanced Voltage Sag Via Shunt-Connected Voltage Source Convertor (VSC) by using Double Vector Controller

Abdollah Shokri, Hussain Shareef, Azah Mohamed and Shervin Shokri
Department of Electrical, Electronic and Systems Engineering, Universiti Kebangsaan, Malaysia

Abstract: This study presents a shunt-Connected Voltage Source Convertor (VSC) to mitigate balanced and unbalanced voltage sag and regulate the grid voltage at a fixed level by inserting required reactive power at the Point of Common Coupling (PCC). Moreover, an inner Vector Current-Controller (VCC) and outer voltage controller (VVC) are applied together to calculates the current references for the VCC. Furthermore, an inductor/capacitor/inductor (LCL) filter is replaced with the simple L-filter in between the VSC and the network and it is constructed to reduce the voltage sag. Likewise, to make up for the unbalanced dips, the positive and negative sequence components related to the grid voltage should be managed distinctly. The positive and negative sequence components related to the grid voltage should be managed distinctly. This is achieved through the application of two independent controllers for the two sequences with an identical cascade structure which has been explicated above. Simulation results designate proper functioning of the control system which has been proposed.

Keywords: Power quality, reactive power controller, voltage and current controller, voltage sag mitigation, voltage source convertor

INTRODUCTION

In the recent decades, power quality problems especially voltage sag and harmonic distortion are known as one of the most significant topics among power system engineers (Hingorani, 1995; Di Perna et al., 2003; Woodley et al., 1999; Jung et al., 2002). Therefore, the occurrence of these power quality events especially for those industries which are associated with information technology systems can be very harmful. Recently, state-of-the-art power electronic based compensators called ‘Custom Power Devices (CPD)’ have been developed to mitigate the negative effects of power quality problems (Hingorani, 1995). The Series-connected Voltage Source Convertors (VSC), also called Static Series Compensator (SSC) or Dynamic Voltage Restorer (DVR), can be categorized as a type of CPDs. These devices can be connected in series with the distribution feeder at the upstream side of the sensitive loads to effectively mitigate or eliminate the effects of voltage sag, voltage imbalance and other types of power quality events (Hingorani, 1995). Nevertheless, high investment and maintenance costs and complex structure are the main limitations to of Series-connected VSCs (Newman and Holmes, 2002). The Distribution Static Synchronous Compensator (D-STATCOM) is a type of shunt-connected CPDs which is mostly based on VSC and connected in parallel with sensitive loads in distribution networks to protect sensitive loads against voltage sag, voltage variation and current harmonic distortion (Choma and Etezadi-Amoli, 2002; Escobar et al., 2000). The voltage sag compensation strategy in D-STATCOM is based on the reactive power injection at the connection point for moderate voltage sag, while active power injection is mandatory to mitigate deep voltage sags (Bollen, 1999; Wang et al., 1998). Therefore, a precise control strategy is necessary to improve the dynamic performances of D-STATCOMs. Such controllers should be able to accurately control the voltage or current feedback loop and the switching pattern of the inverters. Based controllers in D-STATCOM controllers can be mainly divided into voltage control and current control, which voltage control mode is mainly common in Voltage control mode, the output AC voltage should track the created reference voltage in DC quantities. Depending on the required control parameters, this procedure can be implemented using (Clarke and park transformed) d–q reference to extract active–reactive power and direct-quadratic voltage components as the transformation values and multiplying these values in the AC instantaneous voltage (Svensson and Lindgren, 1998). The main limitation of this technique is the high sensitivity of the transformed values to the imbalance voltage conditions, which make the control procedure more complex. In comparison, the current control methods such as hysteresis and average current controllers are less complex and faster than voltage control methods.
In this study, an improved control method based on voltage and current regulation is proposed and using Double Vector Control (DVC) because it has two vector-control loops. One of the loops is taken into consideration to regulate current while the other loop regulates voltage at (PCC). Vector Current Control (VCC) is applied for compensator current regulation (Hingorani, 1995) and Vector Voltage Controller (VVC) works as outer control loop, which tracks the reference bus voltage to realize the voltage sag mitigation. In the simulation program PSCAD/EMTDC all the simulations are carried out and the relevant performance is manifested.

CONFIGURATION OF D-STATCOM WITH DUAL VECTOR CONTROLLER (DVC)

DVC is mainly a type of cascade controller designed to control the required injected current. DVC consists of two vector controllers namely Vector Current Controller (VCC) and Vector Voltage Controller (VVC).

**Vector current controller:** The Vector Current Controller (VCC) can be considered as a useful tool which makes the compensator current to track the reference current. Considering the schematic diagram of the shunt-connected VSC shown in Fig. 1 and applying Kirchhoff’s voltage law to the VSC output filter by using Clark and Park transformation under the fixed two-coordinate αβ frame, the voltage and current at the Point of Common Coupling (PCC) can be obtained as:

\[
\begin{align*}
\mathbf{u}(\alpha\beta) - L_r \frac{d}{dt} i_r(\alpha\beta) - R_r i_r(\alpha\beta) &= e_g(\alpha\beta) \\
\frac{d}{dt} i_r(\alpha\beta) &= \frac{1}{L_r} \mathbf{u}(\alpha\beta) - \frac{R_r}{L_r} i_r(\alpha\beta) - \frac{1}{L_r} e_g(\alpha\beta)
\end{align*}
\]

(1)

(2)

where, \( R_r \) and \( L_r \) are resistance and reactance of the filter and \( u_g, e_g \) and \( i_r \) are the VSC output voltage, PCC voltage and injected current at the PCC, respectively.

By applying the Synchronous Reference Frame (SRF), i.e., dq-coordinate system and Phase-Locked Loop (PLL) in the VCC, the active and reactive current can be separately controlled. Therefore, Eq. (1) can be rewritten as Harnefors and Nee, 2000; Wang et al., 1998):

\[
\begin{align*}
\mathbf{u}(\alpha\beta)^{(dq)}(k) &= u_{ff}^{(dq)} + k_{p,cc} \mathbf{e}_i^{(dq)}(k) + \sum_{n=1}^{L_{cc}} k_{i,cc} \mathbf{e}_i^{(dq)}(n-1)
\end{align*}
\]

(3)

where, \( u_{ff}^{(dq)} \) and \( \mathbf{e}_i^{(dq)} \) are the feed-forward term and current error at each sample \( k \), respectively and:

\[
\begin{align*}
\mathbf{e}_i^{(dq)}(k) &= \mathbf{e}_i^{(dq)*}(k) - \mathbf{e}_i^{(dq)}(k)
\end{align*}
\]

(4)

(5)

The proportional gain, \( k_{p,cc} \) and the integral gain, \( k_{i,cc} \) to attain the deadbeat response can also be defined as \( L_r/T_{i,cc} \) and \( K_p,cc/T_{i,cc} \), respectively,

\[
\begin{align*}
T_{i,cc} &= \text{The integrator time constant is set to } L_r/R_r
\end{align*}
\]

Both active and reactive currents are controlled independently with high bandwidth, even in over modulation region using the voltage limitation and Minimum Amplitude Error (MAE) tactics (Ottersten and Svensson, 2002; Svensson and Lindgren, 1998). The output voltage of VCC can be expressed in terms of SRF by substituting (4) and (5) in (1) as:

\[
\begin{align*}
\mathbf{u}_g &= e_g^*(k) + R_r L_r \frac{d}{dt} \mathbf{u}_g(k) + k_{p,cc} \mathbf{e}_i^{(dq)*}(k) + \sum_{n=1}^{L_{cc}} k_{i,cc} \mathbf{e}_i^{(dq)}(n-1)
\end{align*}
\]

(6)

\[
\begin{align*}
\mathbf{u}_{ff} &= e_g^*(k) + R_r L_r \frac{d}{dt} \mathbf{u}_g(k) + k_{p,cc} \mathbf{e}_i^{(dq)*}(k) + \sum_{n=1}^{L_{cc}} k_{i,cc} \mathbf{e}_i^{(dq)}(n-1)
\end{align*}
\]

(7)

**Vector Voltage-Control (VVC):** The main task of the VVC is to maintain and stabilize the PCC voltage at its
Fig. 2: Block scheme of the $i^*_{rq}$ with its relevant process

Fig. 3: Grid voltages during 25% voltage sag. Without VSC rated value. In the presence of an injection transformer with winding ratio of 1:1 and assuming a negligible voltage drop at the transformer reactor, the PCC voltage can be considered balanced and equal to the filter capacitor voltage $e_c$ Fig. 6. Hence, the voltage at PCC can be controlled and kept constant. Considering Fig. 1, the injected current into the grid can be obtained as:

\[ i^{(dq)*}_{inj}(k) - i^{(dq)}_{inj}(k) = \frac{\omega}{2} (e^{(dq)*}_{g}(k) - e^{(dq)}_{g}(k)) + k_{p,vc} (e^{(dq)*}_{c}(k) - e^{(dq)}_{c}(k)) + \sum_{i=1}^{n_k} k_{i,vc} (e^{(dq)*}_{e}(k) - e^{(dq)}_{e}(k)) \]  

(8)

where, $e^{(dq)}_{c}(k)$ is the voltage error at sample $k$, is given by:

\[ e^{(dq)*}_{c}(k) = e^{(dq)}_{c}(k) - e^{(dq)}_{c}(k) \]

Therefore,

\[ e^{(dq)*}_{g}(k) = e^{(dq)}_{g}(k) - e^{(dq)}_{g}(k) \]

(9)

\[ i^{(dq)*}_{inj}(k) - i^{(dq)}_{inj}(k) = \frac{\omega}{2} (e^{(dq)}_{g}(k) - e^{(dq)}_{g}(k)) + k_{p,vc} (e^{(dq)*}_{c}(k) - e^{(dq)}_{c}(k)) + \sum_{i=1}^{n_k} k_{i,vc} (e^{(dq)*}_{e}(k) - e^{(dq)}_{e}(k)) \]

(10)

where, $K_{p,vc} = \text{The proportional gain}$

$K_{i,vc} = \text{The integral gain}$

AC-voltage controller: The amplitude of the PCC voltage can be controlled by injecting reactive power and also the voltage $e_g$ can be change by using the network impedance (Woodley et al., 1999). Figure 2 shows the complete block scheme of the Vector Current-Controller (VCC) with its relevant process. The voltage magnitude error is transmitted to the ac-voltage controller, formed by a PI-regulator. In case of the steady-state q-voltage of $e^{(dq)}_{g}$ will be zero, $i^{(dq)*}_{g}$ is the output reference reactive current, which is fed to the VCC and $i^{(dq)*}_{d}$ is the reference active current which is acquired from a slow dc-link voltage controller that compensates for VSC losses. The capacitive reactive power injected into the network by the VSC, has been represented as a below:

\[ Q = e_{qg} i_{rd} - e_{gd} i_{rq} = - e_{gd} \]

(11)

In view of the fact that $e_{qg}$ is zero, when the voltage of grid is too low, capacitive reactive power has been injected and the current $i_{rq}$ will be positive. Discrete time amplitude of the PI-regulator is given by:

| Table 1: Control parameters grid parameter |
|-------------------------------------------|
| Grid voltage | E | 400 V | 1 pu |
| Grid Current | I | 40 A | 1 pu |
| Grid frequency | f | 50 Hz | |
| Grid inductance | Lg | 2.1 mH | 0.114 pu |
| Grid resistance | Rg | 0.05 Ω | 0.0087 pu |
| Load resistance | Rl | 10 Ω | 1.73 pu |
| Load inductance | Ld | 23.9 mH | 1.3 pu |
| DC-link voltage | u_{dc} | 600 V | 1.5 pu |
| Filter resistance | Rf | 24.8 mΩ | 0.0043 pu |
| Filter inductance | Lf | 2 mH | 0.109 pu |

If the integrator time constant is equal to 30 ms and setting of the current and voltage controller are respectively 70% and 25% of deadbeat (Bongiorno et al., 2005, Petersson et al., 2005).
Table 2: System parameter

| Parameter                  | Value          |
|----------------------------|----------------|
| Proportional gain          | 7.01 (70% dead beat) |
| Integrator gain            | 0              |

Table 3: Injection transform parameters

| Parameter                  | Value          |
|----------------------------|----------------|
| Rated power                | 10 KVA         |
| Short-circuit power        | 230 V          |
| Short-circuit voltage      | 141 W          |
| Leakage inductance         | 5.3 V          |
| Series resistance          | 0.31 mH        |

\[
i_{dq}^{*} = (-k_{PQ} - \frac{1}{S}T_{I} \omega) \frac{-0.4 + \sqrt{e_{d}^{*} + e_{q}^{*}}}{2}
\]  

Dynamic operation during unbalanced voltage sag:

The proposed control strategy by Simulation results has clarified that it is only appropriate for mitigation of balanced voltage sag as you can see in Fig. 8, owing to the presence of the negative-sequence in the measured quantities and to gain better cope with unbalance voltage dips should modify the configuration of the system separate to the control positive and negative-sequence of the injected current. Modifications of the negative-sequence components of the injected current will be illuminated in above section.

Double vector controller (DVC): To improve the unbalance disturbance compensation two separate controls, Synchronous Reference Frame (SRF), can be used (Petersson et al., 2005, Sensarma et al., 2001), where the positive and negative (SRF) are synchronized to positive and negative sequence component of the network voltage. The results can explain by the block scheme of Dual Vector Controller (DVC) (Woodley et al., 1999). By Sequence Separation Method (SSM) can described sequence components of current injection, voltage of capacitor and filter current (Woodley et al., 1999, Jung et al., 2002). Equations (3 and 13) are the same for the positive sequence of VCC and VVC, respectively. To compensate for the unbalanced disturbance of the voltage, a control method is required to produce the source reference currents of D-STATCOM in the case the network voltage is unbalanced. These reference currents enter the vector controller based on which converto voltage are made in phases a, b and c. The general trend is illustrated in Fig. 9.

In the Double Vector Controller (DVC) (Woodley et al., 1999), two identical vector control blocks exist which are different only in the sign of couple factors between the d and q axes (Hingorani, 1995). The aim is to detach the positive and negative components of voltage and current in the event of the unbalanced voltage. Four signals change into subsequence components. Descriptions of these signals are provided in Fig. 10 and 11.
Fig. 4: Injected current of d- and q-component as a result of 25% voltage sag

Fig. 5: Three-phase grid voltages compensated at PCC. VSC and L-filter are used

Fig. 6: Schematic related to the system with shunt-connected VSC and LCL-output filter.

Fig. 7: The three-phase grid voltages of the PCC during the voltage sag. VSC in idle mode

Fig. 8: Three-phase grid voltages of PCC. By applying VSC, LCL-filter and active damping
Implementing of these four signals is shown by Eq. (16, 17), (18, 19) and Fig. 10, 11:

\[
x_d^+ = 0.5(e_d(t) + e_d(t - 0.005))
\]

(15)

\[
x_q^+ = 0.5(e_q(t) + e_q(t - 0.005))
\]

(16)

\[
x_d^- = 0.5(e_d(t) + e_d(t - 0.005))
\]

(17)

\[
x_q^- = 0.5(e_q(t) + e_q(t - 0.005))
\]

(18)
To compare the performance of the cascade controller that we presented in the previous section with DVC under the same unbalance voltage sag, illustrated in Fig. 7, for three-phase waveforms and by using Dual Vector Controller, it will be successful mitigation of the voltage sag and it is evidently visible in Fig. 12.

**CONCLUSION**

This study describes how to use VSC to mitigate voltage dip. Moreover, it discusses and shows that VSC can control and maintain the amplitude of the network’s voltage with compensating voltage dip by injecting reactive power. Nevertheless, this kind of control system is completely sensitive to the parameters variations of the system. To gain at the high operation and more robust controller and structure of shunt connection, with simpler L-filter and LCL-filter has been analyzed. Investigation reveals that by selecting a cascade controller, with VVC and VCC a more powerful controller can be reached. Result of the control system has been obtained in the positive and negative SRF, in order to separate control components of positive and negative-sequence of the network voltage. Simulation results maintain that with the proposed control method, we can achieve high dynamic performance by using DVC.

**REFERENCES**

Bollen, M., 1999. Understanding Power Quality Problems: Voltage Sags and Interruptions. IEEE Press, New York.

Bongiorno, M., J. Svensson and A. Sannino, 2005. An advanced cascade controller for series-connected VSC for voltage dip mitigation. Industry Applications Conference, Fourth IAS Annual Meeting Conference Record of the 2005, Goteborg, Sweden, 2: 873-880.

Choma, K.N. and M. Etezadi-Amoli, 2002. The application of a DSTATCOM to an industrial facility. IEEE Power Engineering Society Winter Meeting, 2: 725-728.

Di Perna, C., P. Verde, A. Sannino and M. Bollen, 2003. Static series compensator for voltage dip mitigation with zero-sequence injection capability. IEEE Bologna Power Tech Conference Proceedings, Italy, VOL. 4.

Escobar, G., A. Stankovic and P. Mattavelli, 2000. Reactive Power, imbalance and harmonics compensation using d-statcom with a dissipativity-based controller. IEEE Industry Applications Conference, Conference Record of the 2000, Boston, MA, USA, 4: 2058-2065.

Harnefors, L. and H.P. Nee, 2000. A general algorithm for speed and position estimation of AC motors. IEEE T. Ind. Electr., 47(1): 77-83.

Hingorani, N.G., 1995. Introducing custom power. IEEE Spectrum, 32(6): 41-48.

Jung, S.Y., T.H. Kim, S.I. Moon and B.M. Han, 2002. Analysis and control of DSTATCOM for a line voltage regulation. IEEE Power Engineering Society Winter Meeting, South Korea, 2: 729-734.

Le, T.N., 1989. Kompensation schnell veränderlicher blindstrome eines drehstromverbrauchers. etzArchiv H. 8(Bd. 11): 249-253.

Newman, M.J. and D.G. Holmes, 2002. An integrated approach for the protection of series injection inverters. IEEE T. Ind. Appl., 38(3): 679-687.

Ottersten, R. and J. Svensson, 2002. Vector current controlled voltage source converter-deadbeat control and saturation strategies. IEEE T. Power Electr., 17(2): 279-285.

Petersson, A., L. Harnefors and T. Thiringer, 2005. Evaluation of current control methods for wind turbines using doubly-fed induction machines. IEEE T. Power Electr., 20(1): 227-235.

Sensarma, P., K. Padiyar and V. Ramanarayanan, 2001. Analysisandperformanceevaluation of a distribution STATCOM for compensating voltage fluctuations. IEEE T. Power Deliver., 16(2): 259-264.

Svensson, J. and M.B. Lindgren, 1998. Vector current controlled grid connected voltage source converter-influence of nonlinearities on the performance. 29th Annual IEEE Power Electronics Specialists Conference, PESC 98 Record, 17-22 May, Goteborg, Sweden, 1: 531-537.

Wang, P., N. Jenkins and M. Bollen, 1998. Experimental investigation of voltage sag mitigation by an advanced static VAr compensator. IEEE T. Power Deliver., 13(4): 1461-1467.

Woodley, N.H., L. Morgan and A. Sundaram, 1999. Experience with an inverter-based dynamic voltage restorer. IEEE T. Power Deliver., 14(3): 1181-1186.