A 59 pA/V and 62 nW Differential OTA with 0.35% THD for Biomedical Applications

R. S. Silva†,‡, L. H. Rodovalho†, J. L. B. Marques†, and C. R. Rodrigues†

†Institute of Biomedical Engineering & Dept. of Electronic/Electrical Engineering at Federal University of Santa Catarina, SC, Brazil.

Digital Object Identifier 10.29292/jics.v16i2.490

d— This paper presents a novel differential pA/V Operational Transconductance Amplifier (OTA) topology. The circuit is suitable for the implementation of fully integrated operational transconductance amplifier-capacitance (OTA-C) filters with small feature size capacitors, suited for electrophysiological signal acquisition and conditioning. Unlike typical OTA-Cs, the proposed topology consists of transconductance reduction technique based on unbalanced output branches that allow current subtraction thus enabling transconductances in the order of pA/V. The technique is demonstrated through the design of a 59 pA/V transconductor, which is very suited for designing large time-constant filters. This OTA-C achieved a worst-case 0.35% THD with just 61.7nW average power consumption, which allows its applicability to biomedical implants. Simulations were carried out with STMicroelectronics 0.13 μm HCMOS9 node using Cadence’s IC design tools. We employed the OTA in a design of a fourth-order bandpass filter with a narrow bandwidth of 13.5–21.8 Hz. Similar results to the ideal transfer function, turn the proposed OTA ideal for biosensing-based applications.

Index Terms— Analog design; OTA; $g_m$ reduction; OTA-C.

I. INTRODUCTION

The conditioning of electrophysiological signals, such as for the electrocardiogram (ECG), electroencephalogram (EEG), and other bio-signals require high-selective filters to eliminate intrinsic noise proceeding from signal acquisition by biomedical implants [1] or bio-sensing. Those filters like the illustrated in Fig. 1 are also obligatory for new biomedical trends in analog-front ends (AFE), such as retinal or vision prostheses [2, 3], neurostimulators [4, 5], and seizure or neural anomalies detection systems [6, 7]. All these bio-signals have an inherent baseline (wander and DC) and a high-frequency noise, which is common to both implants (invasive) and wearable (non-invasive).

An important issue in the implementation of such large time-constant filters is the requirement of big capacitances, in the order of dozens to hundreds of pF. These capacitance magnitudes cannot be accommodated within integrated silicon die, which is often limited to a few square millimeters of area. The most widely used approaches for avoiding large capacitances when implementing integrated filters with ultra-large time-constant are either pseudo-resistors [8–11] or transconductance-C blocks [12–14]. The former approach proposed in [8–10] considerably suffers from its sensitivity to bias conditions, and hence, low linearity and high harmonic distortion. In [11], it is proposed a solution for these drawbacks by designing a new biasing circuit. Nevertheless, the pseudo-resistor is the same topology as previously mentioned versions, besides, the extra circuit significantly increases the circuit’s complexity, and area in order to provide a good matching targeting reduced process sensitivity. On the other hand, OTA-C can mitigate the demand for the area by significantly reducing the size of the required capacitance. There is a wide list of techniques in the literature, that makes it possible to achieve transconductances in the range of pA/V. Some examples include, bulk-driven inputs [15, 16], drain-driven input [14], current division [17], floating gate structures [17], current steering [18], low-ratio current-mirroring [19], adaptive biasing [20], and $g_m$ cancellation [21]. Most of the above-cited methods are based on a MOS transconductance (gate transconductance, $g_m$, or bulk transconductance, $g_{mb}$) to convert the input voltage into a current signal [22].

The main contribution of this work is to introduce a new technique suited for the implementation of circuits with very large time constants. The principle underlying the transconductance reduction consists of creating slightly different copies of input currents from a differential pair and subtracting them at the output node, so as almost to cancel each other out. Two challenges arise in realizing this method: a) precisely setting the two currents under subtraction, and b) overcoming the severe gain reduction due to low output current. A feasible solution to both problems is proposed by Arnaud et al. [19], who introduced enhanced current mirrors implemented with series-parallel associations of transistors [23]. The adoption of trapezoidal transistors in a current mirror has proven to both reduce mirroring ratio error and increasing voltage gain, because of a higher output resistance [23]. Those features are particularly welcome for technologies below 130nm, that exhibit low voltage gains due to the effects of halo implants [24]. The proposed technique is demonstrated in a pA/V transconductor with small capacitors size, which also exhibits low total harmonic distortion (THD), low power consumption, and moderated CMRR. These features
allow implementing a range of essential blocks for front-end circuitry, such as high time constant filters. The paper is organized into five sections. Section II gives a description and analysis of the proposed technique. Section III presents typical and Monte-Carlo simulations in order to validate the new transconductor. In Section IV, we present an application of our circuit in a fully integrated fourth-order bandpass filter which is applied in the filtering of a raw data stream electrocardiogram (ECG) signal.

II. Circuit Topology and Analysis

A. Transconductance reduction through current subtraction

The proposed concept for the current subtraction technique is depicted in Fig. 2 (a). The main goal is to reduce the transconductance \( G_m \), which is the ratio between the small-signal output current \( i_o \) and the small-signal input voltage, \( v_i \). Unlike [21] in which transistors are performing in strong inversion and the current subtraction is done in the input differential pair, in this work the reduction is achieved by subtracting two slightly different output currents \((i_{o1}, i_{o2})\), copied from a common input differential pair through unbalanced current-mirrors. This current subtraction task is precisely controlled by adopting advanced current-mirrors [19, 23], which comprises the use of series-parallel transistor associations in place of individual devices and a careful definition of the number of their constituent elements. The resulting transconductance can be estimated, according to (1).

\[
G_m = \frac{i_o}{v_i} = \frac{g_{m1} - g_{m2}}{v_i} = \frac{g_{m1} - g_{m2}}{g_{m1}} g_{m1} = \alpha g_{m1}. \quad (1)
\]

Where \( g_{m1} = (i_{o1}/v_i) \) and \( g_{m2} = (i_{o2}/v_i) \) are slightly different due to the imbalance between \( i_{o1} \) and \( i_{o2} \), the transconductance attenuation can be represented by a factor \( \alpha \) with respect to \( g_{m1} \). Due to the topological differences between associations (see Appendix for more details) adopted in the implementation of current mirrors’ output branches (MT9 - MT2 and MR10 - MR1), the overall output conductance is hence dominated by \( g_{o1} \). Consequently, the voltage gain \( (A_v) \) of the proposed OTA can be estimated as shown in (2), which is also attenuated by \( \alpha \). From (1) and (2), we can conclude that there is a tradeoff between transconductance and voltage gain.

\[
A_v = \frac{g_{m1} - g_{m2}}{g_{o1} + g_{o2}} \approx \frac{\alpha g_{m1}}{g_{o1}} \quad (2)
\]

B. Proposed OTA

The block diagram in Fig. 2 (a) illustrates the concept of transconductance reduction, and Fig. 2 (b) details each part of the circuit. Parts indicated as \( \bullet \), \( \mathbb{R} \) and \( \mathbb{X} \) make up the input stage of the circuit, and \( \mathbb{4} \) is the input of current-mirrors that copy small-signal effect from input pair into the output node. Each current mirror has two different outputs which are part of output branches identified as \( \mathbb{5} \) and \( \mathbb{6} \). While each transistor is depicted as a single entity in this schematic, they are actually implemented as rectangular or trapezoidal associations of transistors [25–27]. The basic constructive difference between a rectangular and trapezoidal association is that the second always has the transistor connected to the drain terminal wider than the transistor connected to the source terminal, which makes its output conductance smaller than the one from a rectangular association with similar size and biasing condition [26]. For the sake of simplicity, we use \( M_{R1} \) and \( M_{T1} \) to identify rectangular and trapezoidal associations, respectively. According to [26], the adoption of series-parallel associations usually
improves transistor matching, output conductance, and immunity against process variations (particularly to threshold voltages). It also increases the common-mode rejection ratio (CMRR), while it is reported to improve transconductance linearity [20, 28, 29]. The two types of series-parallel associations employed in this work (rectangular and trapezoidal) are detailed in Appendix - Transistors Associations. The appendix also includes the necessary information to understand the details of transistors sizing and layout, given in Table I.

The circuit operation can be understood as follows: the input stage consists of a PMOS differential pair (M_{R5-6}), a tail current source (M_{R1} and M_{R2}), an active source-degeneration (M_{R3} and M_{R4}), and the input devices (M_{R7} and M_{R8}) of the two above-mentioned current mirrors, which constitute a passive load for the differential pair. In order to force the degeneration-transistors (M_{R3} and M_{R4}) to operate in the linear region, their aspect ratios (S_{R3}, S_{R4}) must be kept at least four times smaller than those from the input differential pair (M_{R5} and M_{R6}) [20]. Thus, two different attenuated copies (i_{o1} and i_{o2}) are generated at M_{R9}/M_{T2} from i_{inP} and at M_{R10}/M_{T1} from i_{inN}, respectively. The current attenuation in each current mirror can be identified by the current factors k_1 = i_{o1} / i_{in} and k_2 = i_{o2} / i_{in}.

In (3a) and (3b) current-factors k_1 are defined in terms of aspect ratios (S_i = W_i / L_i), where W_i and L_i are the equivalent channel width and length of transistor M_i.

$$k_1 = \frac{S_{R9}}{S_{R7}} = \frac{S_{R10}}{S_{R8}}, \quad (3a) \quad k_2 = \frac{S_{T1}}{S_{R7}} = \frac{S_{T2}}{S_{R8}}, \quad (3b)$$

The output current signal can be computed as

$$i_o = 2 (i_{o1} - i_{o2}) = 2 \left( 1 - \frac{k_2}{k_1} \right) i_{o1} = 2 \alpha i_{o1}, \quad (4)$$

where the i_{o1} and i_{o2} are the output currents of \( \boxplus \) and \( \boxminus \), respectively. Details of values for parameters such as aspect ratios (S_i) and how they are calculated are provided in Table I and the Appendix.

From (1) to (4), the reader can conclude that both the gain and the transconductance can be adjusted by choosing the geometric parameters of the transistors used in the current mirrors.

The setting of parameters can be understood with the help of Fig. 3, which shows the effect of increasing the number of transistors in the drain terminal of the trapezoidal associations (M_{T3} and M_{T2}) on their \( g_{m} \), and consequently on alpha. As the rectangular transistor has a fixed area, the modulation of the overall transconductance as a function of alpha is changed by adding more transistors in the drain terminal of the trapezoidal association. It can be seen that each new self-cascode association included into M_{D}, represented by the highlighted devices in cyan, orange and purple, moves the average value of \( g_{m} \), represented by dot-dashed normal curves with corresponding colors, towards that of the rectangular association M_{R1} and M_{R2} (solid black line).

Still, in Fig. 3, one can observe the effect of increasing the active area (W/L) of individual devices that make up trapezoidal association, on the leftmost normal curve. As predicted by Pelgrom’s law [30], the mismatch is nearly halved when increasing four times the active area of unitary transistors. Those relations between individual device areas, number of devices composing M_{D}, and differences between transconductances have paramount importance for the proposed technique. They define the limit for the overall \( g_{m} \) reduction trades off with silicon area.

For our design case, whose transistor sizes are shown in Table I, the minimum reduction given by \( \alpha = 0.032 \), is limited by M_{T} and M_{R} tolerances (assuming 3.\sigma). The limit is represented by the black and the purple bell curves in Fig. 3. By further accreting devices into M_{T}, curves will increasingly overlap, thus raising the number of fabricated transconductors with overall negative \( g_{m} \).
As well as the other transconductance reduction techniques [15, 16, 19, 28], our proposed current-subtraction technique is limited by the sensitivity to process variability, more specifically to transistor mismatch, but it is important to mention that in our proposed technique it is possible to know the limits, as opposed to pseudo-resistor-based schemes. As the main goal is to achieve a very small transconductance (a positive transconductance turns negative as the positive and negative transconductance mismatch can cause not only a frequency deviation but can result in a transconductance phase inversion (a positive transconductance phase inversion would turn negative as the positive and negative). In the worst case, i.e., a phase inversion would turn negative feedback into a positive one, which could cause instability, making a filter design infeasible. For example, a bandpass filter would not only have a different center frequency but could have more attenuation than the design. Hence, the transistors should be increased in size as much as possible, by respecting the increase of the parasitic capacitance and the technology constraints.

In our technique, the input circuit of Fig. 2 (a) (grey highlighted OTA) and the bias circuit, define the basic transconductance and the technology constraints. To achieve a very small transconductance and the oxide capacitance per unit area of the transistor’s gate, respectively. The parameter $\Phi$ is related to the transconductance ratio by the transistors in the input differential pair and the active degenerative source transistors, which is given by

$$\Phi = 1 + \frac{\beta_{R5}}{4 \beta_{R3}}. \quad (7)$$

According to [20, 28], the square root terms are usually made smaller than unity which takes an increase in linearity and input dynamic range. On the other hand, this increase in linearity reflects in smaller equivalent transconductances, keeping the bandwidth and noise features similar to a simple input differential pair. The minimum input voltage necessary for the linearization scheme to work well is given by

$$|v_i| > \left[ \frac{4 I_{bias}}{\beta_{R5}} \frac{\Phi}{\sqrt{1 - 2\Phi + 2\Phi^2}} \right]. \quad (8a)$$

$$i_{nN(P)} = \left( \frac{v_i \sqrt{\beta_{R5} (4\Phi - 2) + \sqrt{(8\Phi - 2) I_{bias} - \beta_{R5} v_i^2}}}{4\Phi - 1} \right)^2. \quad (8b)$$

From the analysis of $8a$, when the input voltage has a value upper or lower to the rightmost expression of $(8a)$, one of those degeneration transistors, $M_{R3-4}$ enters in strong inversion and the other not, hence, the output current can be approximate by $(8b)$. We can conclude that the input differential pair biasing and transistor’s channel inversion level defines the minimum supply voltage, nominal transconductance, and area, such as proposed by [20, 28].
Input offset voltage and flicker noise are limited by the active area of input devices (M_{R15} and M_{bp}). Considering a fixed biasing current, if the aspect ratio of input pair transistors is increased, the inversion level decreases, thus leading linearity to decrease [29]. For a very low inversion level, the transistor length becomes very large. If we consider an integrated filter design, large transistors exhibit less mismatch but also increase the parasitic load capacitance, which could be in the same range of magnitude of filter capacitors (the filter cutoff frequencies should not be defined by parasitic capacitance unless it is part of the design itself). This leads to the conclusion that an OTA project should minimize mismatch, without significantly increasing the parasitic capacitance, as this may change the pole frequencies of the designed OTA-C filter.

The other important parameter is the common-mode rejection ratio (CMRR) which is defined by non-idealities of the OTA current sources. In our circuit, a high CMRR is achieved by using cascode current sources, which, on the other hand, reduces input voltage swing and increases the minimum supply voltage. In our circuit, the nominal transconductance is limited by the linearity constraints of the differential input pair, such as [19]. The output transconductance is a function of the mirroring ratio (parallel-series and parallel-trapezoidal), such as [19] and our proposed technique, i.e. current subtraction from the unbalanced current mirrors. 

C. Biasing circuit

In our proposed topology, besides the highlighted gray OTA (see Fig. 2 (a)), the transconductance also is defined by the biasing current shown in Fig. 4. 

Fig. 4 (b) illustrates the circuit which provides all biasing voltages (V_{bp1}, V_{bp2} and V_{bn1}) and controls the DC offset at the transconductor output (V_o). The offset control strategy relies on using the bias circuit as a common-mode feedback block (CMFFB) to the transconductor (Fig. 2 (b)). The concept is illustrated in Fig. 4 (a). The bias circuit consists of two bootstrapped cascode current mirrors @ driven by a current reference (I_{bias}) \( \frac{\gamma}{\delta} \), and a common-mode feedback circuit (CMFBC) which is almost a replica of the transconductor, except for the diode connections in M_{R12} and M_{T9}, not present at M_{R11} and M_{T8}.

The voltage drop V_{bp1}, caused by flowing I_{bias} through M_{R15}, allows for all of biasing currents in the transconductor to be set through this reference. A feedback loop is established by using V_{bp2} to control output cascode transistors (M_{R33} and M_{T10}) and by applying the output voltage (V_{bn1}) back into the gates of M_{R20}–21. Notice that currents and voltage drops in the output cascode current sources of @ (M_{R31–34} and M_{T8–11}) are jointly defined by I_{bias} and the common-mode input voltage.

III. Simulation results

The circuit performance was evaluated through typical and 500 runs of process and mismatch Monte-Carlo (MC) post-layout simulations. Our design used the 130 nm HC-MOS9 node process by STMicroelectronics using Cadence Virtuoso®. In Table I, the implementation of each transistor is detailed in terms of the device number of each association, and the corresponding equivalent transistors aspect ratio. Main performance metrics for OTAs are adopted to evaluate the proposed circuit: transconductance (g_m), voltage gain (A_v), dynamic power consumption (P), total harmonic distortion (THD), common-mode rejection ratio (CMRR), and power-supply rejection ratio (PSRR).

Results for typical cases are shown in Fig. 5 and summarized in Table II. As can be seen in these results, the adoption of the proposed current subtraction method led to a transconductance reduction of approximately 37 times concerning an OTA using self-cascode current mirrors, i.e. \( g_m \approx g_{m1}/37 \). As suggested by Fig. (3), transconductance could be further decreased by reducing the standard deviation of currents, at the cost of more silicon area. Moreover, \( g_m \) reduction came at the cost of increasing the THD, while other features remained nearly unchanged. Still in Table II, it is possible to observe that the bandwidth obtained by the new topology allows the implementation of fully integrated filters by using small capacitors without committing a lot of silicon area, which is very hard to achieve with classical topologies.

Still evaluating the simulation results also it is possible to observe that the unavoidable drawbacks of the proposed OTA are relatively poor voltage gain and PSRR. The decreased gain is due to the drastic reduction of output current. As
we have shown, the output current results from a subtraction between two nearly equal currents, whose difference is set by the number of parallel elements (N_{SD}) in the trapezoidal transistor associations, since the rectangular associations are kept fixed (see Appendix for more details). The higher the number of parallel transistors (N_{SD}) in the drain of trapezoidal association, the smaller is the difference between the unbalanced mirrors, i.e. \( \alpha \) achieves lower values. As an advantage over pseudo-resistors that suffer from high variation with the manufacturing process, our technique allows designers to adopt different trapezoidal and rectangular configurations in the output stages in order to control both gain and transconductance according to the application requirements. In order to estimate the area of the proposed OTA by using the minimum value of alpha, i.e., the lowest value of transconductance allowed by the new topology in the technology used, its layout is shown in Fig. 6.

As our proposed technique aims to reduce the transconductance \( g_m \), by subtracting two slightly different output currents \( i_o = i_{o1} - i_{o2} \), copied from a common input differential pair through unbalanced current-mirrors, hence this scheme should guarantee that one branch always has output conductance higher than the other in order to reduce the overall transconductance. Hence the mismatch between the output mirrors should be kept controlled since our technique relies on its unbalanced currents. Consequently, if one branch becomes more conductive than the other, the transconductance signal can invert which represents a sum of currents and an increase of \( g_m \). Simulations were executed 500 times by evaluating mismatch and process variation. The main tested parameters are transconductance and voltage gain. From Monte-Carlo (MC) analysis, the extreme cases are presented in Fig. 7.

According to the Fig. 7 the proposed topology achieved \( \sigma/\mu = 8\%-31.17\% \) and \( \sigma/\mu = 2.27\%-37.46\% \) for transconductance and voltage gain, respectively. Moreover, these results illustrate the limits of the proposed technique by using this 0.13 \( \mu \)m CMOS process. The evaluated parameters are strongly dependent on the technology employed in the transistors manufacture and the layout techniques used in the circuit since the CV relies on the mismatch and process variation features. These results represent the best and worst cases in terms of coefficient of variation (CV).

In Table III most common OTA performance figures obtained with our technique are compared with other \( g_m \) reduction topologies found in the literature. Post-layout simulation results evince that the technique proposed in this work provided a balanced performance regarding power consumption, silicon area, transconductance reduction, and THD. Moreover, the high CMRR, low frequency, and modest gain

\[
\begin{array}{|c|c|c|c|c|}
\hline
\text{Parameters} & G_{m1} & G_{m2} & G_{m3} & G_{m4} \\
\hline
\text{\( g_m \) [pA/V]} & -192 & -240.8 & -121.7 & -59.22 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{\( i_o \) [pA]} & -0.374 & -0.726 & -0.720 & -0.710 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{\( A_c \) [\text{dB}]} & 54.3 & 29.4 & 23.4 & 17.2 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{\( P \) [nW]} & 60.89 & 61.68 & 61.73 & 61.75 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{BW [Hz]} & 1.508 & 1.195 & 0.9244 & 0.6316 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{PSRR [dB]} & 57.7 & 32.7 & 26.7 & 20.5 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\end{array}
\]

\( V_{DD} = 1.2 \) V, \( I_{bias} = 10 \) nA, \( i_o \) computed for \( V_{in} = 600 \) mV. Using the integrator configuration, the OTA was analyzed with respect of voltage gain \( (A_c) \), bandwidth \( (BW) \), common-mode rejection ratio \( (CMRR) \), power supply rejection ratio \( (PSRR) \). The total harmonic distortion \( (THD) \) was computed with the proposed OTA in unitary buffer configuration and used other OTA as a load with a capacitor of 0.8 pF; besides, an input-signal with the follow characteristics \( V_{in} = 100 \) mV pp and 100 mHz.

\[
\begin{array}{|c|c|c|c|c|}
\hline
\text{Parameters} & G_{m1} & G_{m2} & G_{m3} & G_{m4} \\
\hline
\text{\( g_m \) [pA/V]} & -192 & -240.8 & -121.7 & -59.22 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{\( i_o \) [pA]} & -0.374 & -0.726 & -0.720 & -0.710 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{\( A_c \) [\text{dB}]} & 54.3 & 29.4 & 23.4 & 17.2 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{\( P \) [nW]} & 60.89 & 61.68 & 61.73 & 61.75 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{BW [Hz]} & 1.508 & 1.195 & 0.9244 & 0.6316 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\text{PSRR [dB]} & 57.7 & 32.7 & 26.7 & 20.5 \\
\alpha=0.112 & \alpha=0.06 & \alpha=0.032 \\
\hline
\end{array}
\]

In Table III most common OTA performance figures obtained with our technique are compared with other \( g_m \) reduction topologies found in the literature. Post-layout simulation results evince that the technique proposed in this work provided a balanced performance regarding power consumption, silicon area, transconductance reduction, and THD. Moreover, the high CMRR, low frequency, and modest gain
achieved through our design allow the implementation of filters with high-time constants, which are very suited to biosensing integrated circuits.

IV. BIO-SENSING APPLICATION

Designing filters with large time constants for biomedical applications involve several constraints like area, linearity, and power. The area is the biggest issue since integrated capacitors and resistors require a large area themselves [36]. Usually, an initial estimate is made to define frequencies and maximum allowed capacitors’ size. In order to compensate for the eventual filter corner frequency deviation due to process variability, some kind of calibration is needed. The adopted frequency tuning scheme defines what kind of OTA capacitors are chosen. For bias current calibration, the capacitors have a fixed value while the OTA transconductance is variable. For capacitance calibration, digitally trimmed capacitors [37] or varactors can be used instead.

In order to demonstrate the application of the proposed topology, an integrated fourth-order OTA-C bandpass filter (BPF) [38] shown in Fig. 8 (b) was designed and simulated. The BPF uses three OTAs allowing for to set quality factor \( Q \) and central frequency \( f_c \). This filter is intended to be a building-block of an analog front end (AFE) for identifying QRS complexes from a noisy ECG signal, the system is illustrated in Fig. 8 (a). In this way, the cutoff frequencies were defined in order to remove low noise (baseline wander and DC) and 50-60Hz artifacts, while preserving the features of R-waves whose central frequency content is in 17 Hz [39].

By isolating R-waves, heart rate variability (HRV) can be more reliably measured with the help of simple spike detectors [40]. Furthermore, it is worth mentioning that this type of filter can be applied to other biomedical signals such as electroencephalogram (EEG: 0.1-70 Hz), electromyography (EMG: 10-500 Hz), Electroneurogram (ENG: 0.2-5 kHz), intracardiac electrograms (IEGM: 0.7-70 Hz), by simply adjusting capacitances.

Each section of the fourth-order OTA-C filter shown in Fig. 8 (b) uses three of the proposed transconductor and two small capacitors of 0.3 and 0.5 pF, for \( C_1 \) and \( C_2 \) respectively. According to the Monte-Carlo simulations, by taking into account the integrated filter design constraints, we adopted an OTA design with \( \alpha = 0.112 \) due to good area, mismatch and power consumption trade-offs. Moreover, filters applied to ECG signals non require very small frequency corners, consequently higher alpha values can be used. The aspect ratio of unit-size transistors \( (S_n) \), voltage supply \( (V_{DD}) \) are the same as shown in Table I, with exception to the bias current, \( I_{bias} = 16 \text{ nA} \) that was employed to set \( f_c \). The fourth-order transfer function is obtained by cascading by a couple of second-order stages whose transfer function is shown in (9).

\[
H(s) = \frac{B s}{s^2 + \omega_0 Q s + \omega_0^2} = \frac{g_{m2}}{C_2} s + \frac{g_{m1} g_{m2}}{C_1 C_2}
\]

\[
\omega_0 = \sqrt{\frac{g_{m1} g_{m2}}{C_1 C_2}}
\]

\[
BW = \frac{\omega_0}{Q} = \frac{g_{m3}}{C_2}
\]

\[
Q = \sqrt{\frac{g_{m1} g_{m2} C_2}{C_1 C_2 g_{m3}}}
\]

\[
H(s) = \frac{-76.051410753669s}{s^2 + 91.903317709769s + 10830.52163291}
\]
sensing systems.

V. Conclusion

We have devised and presented a new technique for transconductance reduction. The concept is proved through post-layout simulation runs of an OTA which achieved as low as 59 pA/V. Thanks to its low transconductance, the circuit allowed the implementation of a fourth-order OTA-C band-pass filter with cutoff frequencies of 13.5–21.8 Hz using capacitors of just 0.3 pF and 0.5 pF. With a power consumption of 494.4 nW, the functionality is demonstrated by streaming raw ECG data. A small distortion (0.35% THD) can be observed on the output when compared with the same filter built with ideal blocks due to parasitic capacitances. This kind of distortion has a tradeoff with silicon area since parasitics become non-negligible in comparison to designed capacitances. The resulting set of specifications of the presented $G_m$-C topology is attractive for ultra-low-power biomedical implants.

APPENDIX - TRANSISTORS ASSOCIATIONS

This appendix presents the different types of transistor associations, as well as how to compute their equivalent aspect ratios.

Association of transistors is often used for two main reasons, to solve the intrinsic offset that can be caused by transistor mismatch and process deviation [26] and the low gain achieved by amplifiers [23, 24]. The size of transistors is commonly increased to overcome these problems in technologies older than 130 nm, which results in better tolerance to mismatch and process variation, although increasing the parasitic capacitances. In the newest technologies, which already have higher parasitic capacitances, lower Early-voltages (VA), this solution can be prohibitive, besides the limited available silicon area. Additionally, the enlargement of the transistor’s gate does not improve the gain of amplifiers in the most recent technologies. Hence, the found solution is the association of transistors indifferent configurations [24].

Figures 10 (a), and (b) show the different types of transistor associations, i.e., rectangular and trapezoidal. The primary difference between these associations is that the trapezoidal has the drain transistor wider than the source transistor. Both associations consist of combinations of transistors indifferent configurations, as well as how to compute their equivalent aspect ratios.
Table III. Comparison with Simulated (S) and Measured (M) Integrator designs

| Parameters | This Work (S) | [14] (S) | [31] (M) | [32] (M) | [33] (M) | [8] (S) | [34] (M) | [35] (S) |
|------------|--------------|----------|----------|----------|----------|--------|----------|--------|
| Supply [V] | 1.2          | 3.3      | 3.2      | 0.25     | 0.3      | 3.3    | 1.5      | 1.5    |
| Process [nm] | 130         | 130     | 350      | 130      | 180      | 350   | 800      | 114    |
| $g_{m}$ technique | CS | DD | CD | BD | BD | CD | GG | TR |
| Power [mW] | 61.75        | 200      | -        | 10       | 13       | 5700  | 230      | 210    |
| $I_{th}$ [nA] | 10           | 20       | -        | 10       | 2.5      | 14.55 | 1700     | -      |
| $A_{v}$ [dB] | 17.2         | 0        | -        | -        | 33.4     | -     | 0        | 33.4   |
| $I_{bias}$ [nA] | 5.92       | 0.7      | 3        | 22000    | 68000    | 5     | 100      | 1860   |
| $g_{m}$ [pA/V] | 0.8         | 0.8      | 0.025    | 20       | 220      | 18    | 70       | 70     |
| Capacitor [pF] | 0.676       | 0.01     | 35       | -        | 0.0318   | 0.066 | 0        | 14     |
| $V_{th}$ [Volts] | 0.25        | 0.3      | -        | 0.3      | 3.3      | 1.5   | 1.5      | 1.5    |
| $V_{in}$ [Volts] | 0.25        | 0.3      | -        | 0.3      | 3.3      | 1.5   | 1.5      | 1.5    |
| $g_{m}$ [pA/V] | 0.5         | -        | -        | 0.5      | -        | -     | -        | -      |
| $W/L$ ratio | 0.8         | 0.025    | 0.035    | 0.035    | 0.073    | 0.1   | -        | -      |

CS = Current Subtraction; DD = Drain-Driven; CD = Current Division; BD = Bulk-Driven; GG = $g_{m}/g_{m}$ chains; TR = Triode region; a Absolute value; b Buffer configuration, $V_{in}$=100 mV$_{pp}$, and $f$=100 mHz;

Fig. 10: Different transistors configurations are shown. (a) Rectangular associations have the same size in the drain and source terminal transistors (b) Trapezoidal associations can be divided into two rectangular associations. On the drain terminal of this topology, the number of transistors in parallel is bigger than in the source terminal.

where $S_{u}=(W/L)_{u}$ is the aspect ratio of unit-size transistors, $N_{PD}$ and $N_{SS}$ are the number of unit-size transistors in parallel and series, respectively.

The trapezoidal associations were proposed for the first time in [25], and have been used in researches such as in [26, 27]. The original structure consisted of two transistors in the series association, in which the transistor connected to the drain terminal was wider than the transistor connected to the source terminal. Among the advantages of this topology, is that the trapezoidal transistors demonstrate a transconductance-to-output conductance ratio as higher as of a single long-channel transistor, by using shorter physical channel length, which allows area-saving and better matching. Hence, we use the lower output conductance presented by these associations in relation to those rectangular in order to apply our proposed current-subtraction technique.

The trapezoidal transistors are shown in Fig. 10 (b), and the equivalent size of the arrangement can be computed with (A-2).

$$S_{T} = \left( \frac{N_{PD}}{N_{SD}} \right) \cdot \left( \frac{N_{SS}}{N_{PD}} \right) \cdot S_{u}, \quad (A-2)$$

where $S_{u}=(W/L)_{u}$ is the aspect ratio of unit-size transistors, $N_{PD}$ and $N_{SD}$ are the number of unit-size transistors in parallel and series in on the drain terminal transistor, and $N_{PS}$ and $N_{SS}$ are the number of unit-size transistors in parallel and series in transistor on the source terminal, respectively.

ACKNOWLEDGEMENTS

The authors are grateful to the Brazilian National Council for Scientific and Technological Development (CNPq) and to the Coordination of Improvement of Higher Education Personnel - Brazil (CAPES) - Finance Code 001 for partial financial support. This work also has been partially supported in Brazil by PrInt CAPES-UFSC "Automation 4.0".

REFERENCES

[1] J. Yang, S. Bai, N. Tran, H. Chun, O. Kavehei, Y. Yang, E. Skafidas, M. Halpern, D. C. Ng, and V. Mukta-math, “A charge-balanced 4-wire interface for the interconnections of biomedical implants,” in 2013 IEEE Biomedical Circuits and Systems Conference (BioCAS), Oct 2013, pp. 202–205.

[2] N. Tran, S. Bai, J. Yang, H. Chun, O. Kavehei, Y. Yang, V. Mukta-math, D. Ng, H. Meffin, M. Halpern, and E. Skafidas, “A complete 256-electrode retinal prostheses chip.” IEEE Journal of Solid-State Circuits, vol. 49, no. 3, pp. 751–765, March 2014.
A. Ahnood, H. Meffin, D. J. Garrett, K. Fox, K. Ganesan, A. Stacey, N. V. Apollo, Y. T. Wong, S. G. Lichter, W. Kentler, O. Kavehei, U. Grefeerath, K. A. Vessey, M. R. Biboosot, E. L. Fletcher, A. N. Burkitt, and S. Prawer, “DI-

amond devices for high acuity prosthetic vision,” Advanced Biosystems, vol. 2, no. 3, p. 1800043, 2018. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/adbi.201800043

H. Chun, O. Kavehei, N. Tran, and S. Skatidas, “A flexible biphase pulse generating and accurate charge balancing stimulator with a 1µW neural recording amplifier,” in 2013 IEEE International Symposium on Circuits and Systems (ISCAS), May 2013, pp. 1885–1888.

T. J. Hamilton, O. Kavehei, M. Asadnia, A. Kan, A. Wabnitz, R. Luke, and G. D. Gargiulo, “Towards a low-power, minimally-invasive nerve regeneration,” in 2019 International Conference on Electrical Engineering Research Practice (ICEERP), Nov 2019, pp. 1–4.

J. Pavei, R. G. Heinzen, B. Novakova, R. Walz, A. J. Serra, M. Reuber, A. Pounousamy, and J. L. B. Marques, “Early seizure detection based on cardiac autonomic regulation dynamics,” Frontiers in Physiology, vol. 8, p. 765, 2017. [Online]. Available: https://www.frontiersin.org/article/10.3389/fphys.2017.00765

R. S. Silva, A. R. Planes Neto, J. L. B. Marques, O. Kavehei, and C. R. Rodrigues, “A compact qpsk detection system based on 0.79 µW analog cmos energy-of-derivative circuit,” Microelectronics Journal, vol. 113, p. 105097, 2021. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0026269221010877

S. Yuan, L. G. Johnson, C. C. Liu, C. Hutchens, and R. L. Rennaker, “Current biased pseudo-resistor for implantable neural signal recording applications,” in 2008 51st Midwest Symposium on Circuits and Systems. IEEE, 2008, pp. 658–661.

X. Zou, X. Xu, L. Yao, and Y. Lian, “A 1-v 450-nw fully integrated programmable biomedical sensor interface chip,” IEEE Journal of Solid-State Circuits, vol. 44, no. 4, pp. 1067–1077, April 2009.

H. Li, J. Zhang, and L. Wang, “5 mhz highpass filter with -80 db total harmonic distortions,” Electronics Letters, vol. 48, no. 12, pp. 698 – 699, June 2012.

E. Guglielmi, F. Toso, F. Zanetto, F. Zanetto, G. Ferrari, and G. Ferrari, “A 0.25-v 22-ns symmetrical bulk-driven gm–c filter using current cancellation,” IEEE Journal of Solid-State Circuits, vol. 29, no. 9, pp. 1094–1101, Sep 1994.

B. Ricco, “Effects of channel geometries on fet output conductance in saturation,” IEEE Electron Device Letters, vol. 5, no. 9, pp. 353–356, Sep. 1984.

C. Galup-Montoro, M. C. Schneider, and I. J. B. Loss, “Low output conductance composite mosfet’s for high frequency analog design,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS ’94), vol. 5, pp. 783–786 vol.5.

A. Luiz Aita, S. Bampi, and Jung Hyun Choi, “A generator of trapezoidal association of transistors (tat): improving analog circuits in a pre-diffused transistor array,” in Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843), 2000, pp. 99–104.

S. Abbasalizadeh, S. Sheikhzadeh, and B. Forouzandeh, “A 0.8-v supply bulk-driven operational transconductance amplifier and gm-c filter in 0.18 µm cmos process,” International Journal of Circuit Theory and Applications, vol. 43, no. 7, pp. 929–943, 2015. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/cta.1985
[33] F. Khateb, T. Kulej, M. Akbari, and P. Šteffan, “0.3-v bulk-driven nanopower ota-c integrator in 0.18 μm cmos,” *Circuits, Systems, and Signal Processing*, vol. 38, 07 2018.

[34] R. Rieger, A. Demosthenous, and J. Taylor, “A 230-nw 10-s time constant cmos integrator for an adaptive nerve signal amplifier,” *IEEE Journal of Solid-State Circuits*, vol. 39, no. 11, pp. 1968–1975, Nov 2004.

[35] P. R. Agostinho, S. A. P. Haddad, J. A. De Lima, and W. A. Serdijn, “An ultra low power cmos pa/v transconductor and its application to wavelet filters,” *Analog Integrated Circuits and Signal Processing*, vol. 57, no. 1, pp. 19–27, Nov 2008. [Online]. Available: https://doi.org/10.1007/s10470-008-9193-6

[36] S. Lee, C. Wang, and Y. Chu, “Low-voltage ota-c filter with an area- and power-efficient ota for biosignal sensor applications,” *IEEE Transactions on Biomedical Circuits and Systems*, vol. 13, no. 1, pp. 56–67, Feb 2019.

[37] K.-Y. Lee, *Multi-Mode, Multi-Band Active-RC Filter and Tuning Circuits for SDR Applications*. IntechOpen, 04 2010.

[38] T. Deliyannis, Y. Sun, and J. Fidler, *Continuous-Time Active Filter Design*, ser. Electronic Engineering Systems. CRC Press, 2019.

[39] T. Nguyen, X. Qin, A. Dinh, and F. Bui, “Low resource complexity r-peak detection based on triangle template matching and moving average filter,” *Sensors*, vol. 19, p. 3997, 09 2019.

[40] E. Yao, Y. Chen, and A. Basu, “A 0.7V, 40nW compact, current-mode neural spike detector in 65nm cmos,” *IEEE Transactions on Biomedical Circuits and Systems*, vol. 10, no. 2, pp. 309–318, 2016.