Abstract—The matrix converter is an AC/AC converter constituted by an array of controlled semiconductor switches that connects directly the three-phase source to the three-phase load. The major development of matrix converters begins when Alesina and Venturini proposed the basic principles of operation in the ’80s. In their modulation methods, through the common-mode-voltage addition technique a voltage ratio of 86.6% can be obtained. In this paper, a novel method which preserves the same voltage ratio of traditional modulations is proposed. The key concept of this approach is to use only the two closest input voltages instead of all three-phase voltages. The duties cycle are computed on the knowledge of output power demand. With this arrangement, lower switching losses in addition to better harmonic content on output current can be achieved. Hence, this paper presents a detailed mathematical treatment of new modulation approach developed for matrix converter. To validate the proposed strategy, significantly simulation results achieved in co-simulation MATLAB/SIMULINK/PLECS environment will be shown and compared with Venturini’s modulation.

Index Terms—Matrix converter, Modulation strategy, Losses, Efficiency

SYMBOLS LIST

* Used to identify reference quantities.

$s_{ij}$ Switch connecting the $i^{th}$ input phase to the $j^{th}$ output phase.

d$_{ij}$ Duty cycle of the $s_{ij}$ switch.

$v_{ij}$ $j^{th}$ input phase voltage.

$v_{oj}$ $j^{th}$ output phase voltage.

$i_{ij}$ $j^{th}$ input phase current.

$i_{oj}$ $j^{th}$ output phase current.

$P_o$ Output active power.

$V_i$ Input voltage module.

$I_i$ Input current module.

$V_o$ Output voltage module.

$I_o$ Output current module.

$\theta_i$ Input voltage phase.

$\theta_o$ Output voltage phase.

$\phi_o$ Output displacement angle.

$\nu_o$ Common-mode output voltage.

$q$ Input-output voltage transfer ratio.

I. INTRODUCTION

The matrix converter is usually composed of nine bidirectional switches, where all output phases can be properly linked to each of the three input phases (Fig. 1). Since its introduction in 1976, matrix converter and the subsequent topologies have been used in different applications [1]–[4]. The first rigorous mathematical analysis has been developed by Venturini and Alesina [5], [6].

The first modulation proposed in [6] has a maximum voltage transfer ratio (VTR) of 50%. To increase it, in [7] and subsequently in [8] the same authors introduce a common-mode-voltage (CMV) addition technique, where a voltage ratio of $\sqrt{3}/2$ is obtained. These papers also demonstrate analytically that the voltage ratio of 86.6% represents an intrinsic limitation of the three-phase to three-phase matrix converter, under balanced supply voltages and balanced output conditions. To have this enhancement in terms of VTR (from 50% to 86.6%), the common-mode voltage is computed as a combination of third harmonic grid frequency and third harmonic output frequency.

The SVM approach, proposed in [9] achieves the same voltage transfer ratio of $\sqrt{3}/2$ but avoiding to add the third-harmonic components.

In [10], a sub-envelope modulation method applied on a 12-switch cell matrix is presented, where the duties cycle are computed taking into account only the closest input voltages.

In this paper, a new common-mode-voltage addition technique is exposed. The proposed approach preserves the same intrinsic limitation about the voltage ratio of 86.6%, but the common-voltage components are computed taking into account the knowledge of output power demand. Comparing with Venturini’s method [7], this strategy permits to reduce the commutation losses limiting each output phase switching only between the two closest input phases. In addition, the proposed technique also improves harmonic contents on output currents.

In the next sections, detailed mathematical treatment of new modulation approach including the analytical limitations is presented and discussed.

Finally, to confirm the proposed strategy, significant simulation results achieved in co-simulation MATLAB/SIMULINK/PLECS environment are shown and compared with Venturini’s modulation.

II. PROPOSED MODULATION

Without loss of generality, in this section the 2 following assumptions are made:
Where, with reference to Fig. 1, connected only to the

\[ v_{11} > v_{22} > v_{33} \]
\[ v_{22} > v_{33} > v_{11} \]  

(1)

Let's also assume, at a certain time instant, we have \( v_{33} > v_{22} > v_{11} \). We want to synthesise the desired output voltages connecting the 1<sup>st</sup> output phase only to the 1<sup>st</sup> and 2<sup>nd</sup> input phases. Similarly, the 2<sup>nd</sup> and 3<sup>rd</sup> output phases will be connected only to the 2<sup>nd</sup> and 3<sup>rd</sup> input phases. Under these assumptions, it is possible to write

\[ v_{22} + v_{11} + v_{o} = d_{11}v_{11} + d_{21}v_{22} \]  

(2)

Where, with reference to Fig. 1, \( d_{11} \) refers to switch \( s_{11} \), \( d_{21} \) refers to switch \( s_{21} \) and so on. Being \( d_{11} + d_{21} = 1 \), it is possible to solve (2) for the duty cycles obtaining

\[ d_{11} = \frac{(v_{o}^* + v_{o} - v_{22})}{(v_{11} - v_{22})}, \quad d_{21} = \frac{(v_{11} - v_{22})}{(v_{11} - v_{22})} \]  

(3)

Analogously,

\[ v_{33} + v_{o} = d_{22}v_{22} + d_{32}v_{33} \]
\[ v_{33} + v_{o} = d_{23}v_{22} + d_{33}v_{33} \]  

(4)

that results in

\[ d_{22} = \frac{(v_{o}^* + v_{o} - v_{22})}{(v_{22} - v_{33})}, \quad d_{32} = \frac{(v_{22} - v_{33})}{(v_{22} - v_{33})} \]
\[ d_{23} = \frac{(v_{o}^* + v_{o} - v_{33})}{(v_{22} - v_{33})}, \quad d_{33} = \frac{(v_{22} - v_{33})}{(v_{22} - v_{33})} \]  

(5)

Similarly to output voltages, input currents can be expressed as function of duty cycles and output currents resulting in

\[ i_{11} = i_{o1}d_{11} \]  
\[ i_{22} = i_{o1}d_{21} + i_{o2}d_{22} + i_{o3}d_{23} \]  
\[ i_{33} = i_{o2}d_{32} + i_{o3}d_{33} \]  

(6a)

(6b)

(6c)

Substituting (3) in (6a)

\[ i_{11} = \frac{i_{o1}(v_{o} + v_{22} + v_{o}^*)}{v_{11} + v_{22}} \]  

(7)

In order to ensure sinusoidal input currents, an input current reference can be defined. Equation (7) can then be solved for \( v_{o} \) resulting in

\[ v_{o} = \frac{i_{11}^*}{i_{o1}}(v_{11} - v_{22}) + v_{22} - v_{o} \]  

(8)

The input reference current \( i_{11}^* \) is computed imposing a power balance between input and output of matrix converter and assuming a unitary input power factor

\[ i_{11}^* = \frac{P_{o}v_{11}}{V_{i}^2} = \frac{(i_{o1}v_{o}^* + i_{o2}v_{o2} + i_{o3}v_{o3})v_{11}}{v_{11} + v_{22} + v_{33}} \]  

(9)

If, on the contrary, we have \( v_{o2}^* + v_{o} > v_{22} \) the 1<sup>st</sup> and 2<sup>nd</sup> output phases will be only connected to the 1<sup>st</sup> and 2<sup>nd</sup> input phases while the 3<sup>rd</sup> output phase will be connected only to the 2<sup>nd</sup> and 3<sup>rd</sup> input phases. The resulting duty cycles equations become

\[ d_{11} = \frac{(v_{o}^* + v_{o} - v_{22})}{(v_{11} - v_{22})}, \quad d_{21} = \frac{(v_{11} - v_{22})}{(v_{11} - v_{22})} \]
\[ d_{22} = \frac{(v_{o}^* + v_{o} - v_{22})}{(v_{22} - v_{33})}, \quad d_{32} = \frac{(v_{22} - v_{33})}{(v_{22} - v_{33})} \]
\[ d_{23} = \frac{(v_{o}^* + v_{o} - v_{33})}{(v_{22} - v_{33})}, \quad d_{33} = \frac{(v_{22} - v_{33})}{(v_{22} - v_{33})} \]  

(10)

The input/output currents relations are

\[ i_{11} = i_{o1}d_{11} + i_{o2}d_{21} \]  
\[ i_{22} = i_{o1}d_{21} + i_{o2}d_{22} + i_{o3}d_{23} \]  
\[ i_{33} = i_{o3}d_{33} \]  

(11a)

(11b)

(11c)

To impose sinusoidal input currents, let's substitute \( d_{11} \) from (10) in (11c) and solve for \( v_{o} \)

\[ v_{o} = \frac{i_{11}^*}{i_{o1}}(v_{11} - v_{22}) + v_{22} - v_{o} \]  

(12)

Also in this case, the input reference current \( i_{11}^* \) is computed from a power balance resulting in (8) and (12) to distinguish the two output common mode values in the two different cases explained.

\[ i_{11}^* = \frac{P_{o}v_{33}}{V_{i}^2} = \frac{(i_{o1}v_{o}^* + i_{o2}v_{o2} + i_{o3}v_{o3})v_{33}}{v_{11}^2 + v_{12}^2 + v_{33}^2} \]  

(13)

To summarize, two different common mode voltages must be added to output voltage references to obtain input sinusoidal currents:

\[ v_{o} = v_{o}^{'}, \quad \text{if } v_{o2}^* + v_{o} < v_{22} \]  
\[ v_{o} = v_{o}^{'}, \quad \text{if } v_{o2}^* + v_{o} > v_{22} \]  

(14a)

(14b)
III. MODULATION OPERATIVE RANGE ANALYSES

Let’s assume that input and output quantities are balanced three phase systems. With reference to Fig. 2, it is possible to observe that the waveforms have a periodicity of $2\pi$. For this reason, the following analysis will be restricted to the interval $[-\frac{\pi}{3}, \frac{\pi}{3}]$ for both $\theta$ and $\theta_o$. If either $\theta$ or $\theta_o$ are outside the interval, it is sufficient to add or subtract $\frac{2\pi}{3}$ to the phase until the latter belongs to the mentioned interval.

Let’s now do the following assumption

\begin{align}
  v_{i1} &= V_i \cos(\theta_i) \\
  v_{i2} &= V_i \cos(\theta_i - \frac{2\pi}{3}) \\
  v_{i3} &= V_i \cos(\theta_i + \frac{2\pi}{3})
\end{align}

(15) respects the condition $v_{i1} > v_{i2} > v_{i3}$ only when $0 < \theta_i < \frac{\pi}{3}$. When $-\frac{\pi}{3} < \theta_i < 0$, (15) become

\begin{align}
  v_{i1} &= V_i \cos(\theta_i) \\
  v_{i2} &= V_i \cos(\theta_i + \frac{2\pi}{3}) \\
  v_{i3} &= V_i \cos(\theta_i - \frac{2\pi}{3})
\end{align}

In a similar and more compact form, let’s make the following assumptions

\begin{align}
  v_{o1}^* &= V_o \cos(\theta_o) \\
  v_{o2}^* &= V_o \cos(\theta_o + \frac{2\pi}{3}) \\
  v_{o3}^* &= V_o \cos(\theta_o - \frac{2\pi}{3})
\end{align}

\begin{align}
  i_{o1} &= I_o \cos(\theta_o + \phi_o) \\
  i_{o2} &= I_o \cos(\theta_o + \phi_o - \frac{2\pi}{3}) \\
  i_{o3} &= i_o \cos(\theta_o + \phi_o - \frac{2\pi}{3})
\end{align}

Input current references can be computed with a power balance approach as follow

\begin{align}
  i_{i1}^* &= I_i^* \cos(\theta_i) \\
  i_{i2}^* &= I_i^* \cos(\theta_i + \frac{2\pi}{3}) \\
  i_{i3}^* &= I_i^* \cos(\theta_i - \frac{2\pi}{3})
\end{align}

\begin{align}
  I_i^* V_i &= I_o V_o \cos(\phi_o) \Rightarrow I_i^* = \frac{I_o V_o \cos(\phi_o)}{V_i}
\end{align}

Substituting (15-19) in (8) and (12), after some manipulation, equation (21) and (22) are obtained. Please note that to avoid a division by 0 in the latter equations, it must be $\phi_o \in [-\frac{\pi}{6}, \frac{\pi}{6}]$. This limit will be confirmed in the following analysis.

Equations (21)-(22) represent, in a compact form, the 4 couples of common-mode output voltage for the following four possible cases:

\begin{align}
  \theta_i \in [0, \frac{\pi}{6}], & \quad \theta_i \in [0, \frac{\pi}{3}] \\
  \theta_o \in [-\frac{\pi}{3}, 0], & \quad \theta_i \in [0, \frac{\pi}{3}] \\
  \theta_o \in [0, \frac{\pi}{3}], & \quad \theta_i \in [-\frac{\pi}{3}, 0] \\
  \theta_o \in [-\frac{\pi}{3}, 0], & \quad \theta_i \in [-\frac{\pi}{3}, 0]
\end{align}

A. Maximum voltage transfer ratio

In this subsection the operative range of the proposed approach will be evaluated, i.e. which voltage transfer ratio can be guaranteed and in which conditions. Also in this case, the analysis will be restricted to the case $\theta_o \in [0, \frac{\pi}{3}]$, $\theta_i \in [0, \frac{\pi}{3}]$ and $v_{o1}^* + v_{o2}^* < v_{i2}$.

For any value of $\theta_i$, $\theta_o$ and $\phi_o$ the output voltage references must be between the maximum and the minimum input voltages, i.e. the following relations must hold

\begin{align}
  v_{o1}^* + \nu_o^i < v_{i1} \\
  v_{o3}^* + \nu_o^i > v_{i3}
\end{align}

Substituting (15a), (17a) and (21) in (25) and rearranging terms

\begin{align}
  \frac{\sigma_2(V_i \cos(\phi_o + \theta_o) + V_o \cos(\phi_o) \cos(\theta_i))}{\sigma_3} < 0
\end{align}

since $\sigma_2$ and $\sigma_3$ are always positive in the analysis interval, (27) can be further rewritten as
The proposed approach has been verified in the co-simulation MATLAB/SIMULINK/PLECS environment with a 500 kW matrix converter which fed an ohmic-inductive load, where resistance value is 0.24 Ω, the inductance value is 100 μH and the output angular frequency is 550 rad/s; thus the power factor is set to 0.97, which corresponds to a \( \varphi_o = 0.2253 \text{rad} \), less than \( |\varphi_o| = \frac{\pi}{20} \). In order to highlight the behaviour of the proposed technique in worst-case scenario, the voltage transfer ratio is fixed to the maximum value of \( \frac{\sqrt{3}}{2} \). As introduced in the previous section, this operative point corresponds to a region, which is located outside the achievable operative conditions (Fig. 3). This means that the proposed method cannot guarantee the proper operation at this set point. However, in order to preserve its benefits whenever the operative conditions fall outside the achievable operative conditions ones, a hybrid modulation can be applied.

The hybrid modulation consists in using proposed modulation assisted by Venturini’s modulation. This can be easily implemented by monitoring the common mode voltage and voltage reference. In particular, whenever the modulation is running and applied to the converter, it is necessary to switch to Venturini’s modulation if the sum of the common mode voltage and the voltage reference (computed with the proposed method) exceeds the maximum (or the minimum) input voltage.

The converter is equipped with SEMIKRON custom bi-directional switches modules composed by IGC193T120T8RM Infineon’s chip. To manage the transitions of the non-ideal switches and thus, to consider the actual behaviour of the converter, four-step current commutation [11] is implemented taking into account a dead time equal to 1 μs between the steps. Input filter depicted in Fig. 4, is designed according to [12] considering the parameters listed in Table I.

All the comparisons are performed paralleling the hybrid modulation with Venturini’s method for equal THD on the input current. In order to achieve this, the switching frequencies are established to 10 kHz for hybrid technique and to 7.1 kHz.
for Venturini’s method. With this arrangement, the THD on the input current is fixed to 8.48% of the fundamental frequency for both modulations.

| TABLE I | INPUT FILTER PARAMETERS |
|---------|------------------------|
| Main inductance, $L_{\text{main}}$ | 5 $\mu$H |
| Grid inductance, $L_{\text{grid}}$ | 15 $\mu$H |
| Series grid resistance, $R_{\text{grid}}$ | 40 m$\Omega$ |
| Damping resistor, $R_{\text{damp}}$ | 500 m$\Omega$ |
| Star-connected capacitors, $C$ | 300 $\mu$F |

In Fig. 5, the input and output currents achieved with the hybrid method are shown, where the input ones are measured on grid-side. By analysing the harmonics spectrum of the input currents achieved with the new approach, shown in Fig. 8, it can be noted that the relevant contribution is located at the cut-off frequency of the input filter. The highest harmonic introduced by new modulation technique is located at 5th harmonic of the fundamental frequency, likewise to Venturini’s method (Fig. 6). As usual for matrix converter, a low harmonic content can be obtained on the output currents, as demonstrate by FFTs depicted in Fig. 7 and in Fig. 9. However, a lower THD of the 2.27% on output currents is obtained with the hybrid method against 2.55% achieved with Venturini’s method Fig. 7.

In Fig. 10 and Fig. 11 output voltage of only one output phase achieved with Venturini’s method and hybrid method is shown respectively. According to the main idea of proposed modulation, it can be noted that voltage switched range for the hybrid method is very contained compared with Venturini’s one.

In Fig. 12 the conduction and switching losses are compared, where it can be noted that the hybrid technique obtains lower switching losses. The new approach attains a 3.5 kW of switching losses versus 5.8 kW of traditional modulation. This corresponds to an improvement of 0.4% referred to the rated power of 500 kW (0.7% vs. 1.1%). Since the current which feeds load is the same for both techniques, the conduction losses are quite similar for both approaches. On the other hand, for both modulation strategies, always occur that one IGBT (MOSFET) and one diode are conducting simultaneously. On the contrary, since the proposed approach acts on the closest input voltages rather than of using all three phases voltages Fig. 10 and Fig. 11, the switching losses are significantly reduced.
As shown in Section II, all the operative cases corresponding to a $|\varphi_o| < \frac{\pi}{20}$ with voltage ratio set to $\sqrt{3}$, imply to use a proposed technique without the support of Venturini’s modulation. In those cases, compared with considered set-up, it will always have a greater losses reduction (CMV will be only computed across two closest input voltages) and consequently a lower harmonic content on output currents.

V. CONCLUSIONS

A new modulation approach designed for matrix converter has been introduced and validated in this paper. The mathematical treatment has shown how the proposed approach computed common-mode-voltage in a different way than the traditional modulation strategy. In particular, the proposed approach uses the closest input voltages instead of using all three phases voltages like traditional Venturini’s method. Through this enhancement, the switching losses can be significantly reduced, as well as the THD on output current decreases accordingly. Such a method permits to preserve the usual intrinsic voltage transfer ratio of $\sqrt{3}$ when a power factor close to unity is required (more than $\cos(\frac{\pi}{40})$). Alternatively, if a smaller power factor is required, in order to attain the benefits of proposed strategy with the maximum voltage ratio, it is possible to apply a hybrid modulation by supporting proposed approach with traditional Venturini’s modulation. In order to validate the hybrid technique, significantly simulations have been carried out in co-simulation MATLAB/SIMULINK/PLECS environment. Simulation results, performed for equal THD on the input current, have shown that compared with traditional Venturini’s modulation, the novel method achieves lower switching losses and a lower harmonic content in output current.

REFERENCES

[1] A. Formentini, L. De Lillo, M. Marchesoni, A. Trentin, P. Wheeler, and P. Zanchetta, “A new mains voltage observer for PMSM drives fed by matrix converters,” in 16th European Conference on Power Electronics and Applications, 2014, pp. 1–10.
[2] L. Empringham, J. W. Kolar, J. Rodriguez, P. W. Wheeler, and J. C. Clare, “Technological issues and industrial application of matrix converters: A review,” IEEE Transactions on Industrial Electronics, vol. 60, no. 10, pp. 4260–4271, 2013.
[3] S. Pipolo, S. Bifaretti, A. Lidozzi, L. Solero, F. Crescimbini, and P. Zanchetta, “The ROMATrix converter: Concept and operation,” in 2017 IEEE Southern Power Electronics Conference (SPEC). IEEE, 2017, pp. 1–6.
[4] A. Shahani, K. Basu, and N. Mohan, “A power electronic transformer based on indirect matrix converter for pwm ac drive with lossless commutation of leakage energy,” 2012.
[5] A. Alesina and M. Venturini, “The generalized transformer: a new bi-directional sinusoidal waveform frequency converter with continuous variable adjustable input power factor,” IEEE PESC’80, pp. 242–252, 1980.
[6] M. Venturini, “A new sine wave in sine wave out, conversion technique which eliminates reactive elements,” Proc. Powercon 7, 1980.
[7] A. Alesina and M. Venturini, “Intrinsic amplitude limits and optimum design of 9-switches direct pwm ac-ac converters,” in PESC’88 Record., 19th Annual IEEE Power Electronics Specialists Conference. IEEE, 1988, pp. 1284–1291.
[8] A. Alesina and M. G. Venturini, “Analysis and design of optimum-amplitude nine-switch direct ac-ac converters,” IEEE Transactions on Power Electronics, vol. 4, no. 1, pp. 101–112, 1989.
[9] L. Huber and D. Borovec, “Space vector modulator for forced commutated cycloconverters,” in Conference Record of the IEEE Industry Applications Society Annual Meeting. IEEE, 1989, pp. 871–876.
[10] F. L. Luo and Z. Y. Pan, “Sub-envelope modulation method to reduce total harmonic distortion of ac/ac matrix converters,” IEEE Proceedings-Electric Power Applications, vol. 153, no. 6, pp. 856–863, 2006.
[11] N. Burany, “Safe control of four-quadrant switches,” in Conference Record of the IEEE Industry Applications Society Annual Meeting. IEEE, 1989, pp. 1190–1194.
[12] A. Trentin, P. Zanchetta, J. Clare, and P. Wheeler, “Automated optimal design of input filters for direct ac/ac matrix converters,” IEEE Transactions on Industrial Electronics, vol. 59, no. 7, pp. 2811–2823, 2012.