Computing in continuous space with self-assembling polygonal tiles (extended abstract)

Oscar Gilbert *, Jacob Hendricks **, Matthew J. Patitz ***, and Trent A. Rogers †

Abstract. In this paper we investigate the computational power of the polygonal tile assembly model (polygonal TAM) at temperature 1, i.e. in non-cooperative systems. The polygonal TAM is an extension of Winfree’s abstract tile assembly model (aTAM) which not only allows for square tiles (as in the aTAM) but also allows for tile shapes that are polygons. Although a number of self-assembly results have shown computational universality at temperature 1, these are the first results to do so by fundamentally relying on tile placements in continuous, rather than discrete, space. With the square tiles of the aTAM, it is conjectured that the class of temperature 1 systems is not computationally universal. Here we show that the class of systems whose tiles are composed of a regular polygon \( P \) with \( n > 6 \) sides is computationally universal. On the other hand, we show that the class of systems whose tiles consist of a regular polygon \( P \) with \( n \leq 6 \) cannot compute using any known techniques. In addition, we show a number of classes of systems whose tiles consist of a non-regular polygon with \( n \geq 3 \) sides are computationally universal.

1 Introduction

Self-assembly is a process by which systems that evolve based only on simple local interactions form. Studying self-assembling systems can lead to insights into everything from the origin of life [21] to new and novel ways in which we can design the nanoscale components of microprocessors. The work presented in this

* Department of Mathematical Sciences, University of Arkansas, Fayetteville, AR, USA. ogilber@email.uark.edu This author’s research was supported in part by National Science Foundation Grants CCF-1117672 and CCF-1422152.

** Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA. jhendric@uark.edu This author’s research was supported in part by National Science Foundation Grants CCF-1117672 and CCF-1422152.

*** Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA. mpatitz@self-assembly.net This author’s research was supported in part by National Science Foundation Grants CCF-1117672 and CCF-1422152.

† Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR, USA. tar003@uark.edu This author’s research was supported by the National Science Foundation Graduate Research Fellowship Program under Grant No. DGE-1450079, and National Science Foundation grants CCF-1117672 and CCF-1422152.
paper examines a model of self-assembly which is an extension of Erik Winfree’s abstract Tile Assembly Model (aTAM) [23]. In the aTAM, the fundamental components are square “tiles” with “glues” on the edges. These tiles can then combine depending on the glues on their edges to form surprisingly complex and mathematically interesting structures [4, 12, 17, 19, 22]. But, the aTAM is not just a model constrained to the imagination of theorists, it has also served as a useful model for designing systems which autonomously form nanostructures in the laboratory [1, 7, 11, 13, 18, 20].

A long standing open conjecture in regards to the aTAM is that systems in which tile attachments depend only on one exposed glue (we call such systems temperature-1 systems) are not computationally universal [6, 14, 15]. It may appear clear that this conjecture is certainly true, but the ability of tile assembly systems to place a tile which prevents the attachment of another tile gives these systems a surprising amount of power [3, 5, 9, 10] and has made proving such a result elusive. In fact, the exploitation of this ability has been used to show that temperature-1 systems in other models are computationally universal [2, 8–10, 16].

This paper examines the computational power of a model which is similar to the aTAM with the exception that the shape of the tiles in the systems is relaxed to include any shape which is a polygon. We call this model the polygonal TAM and show that certain classes of temperature-1 systems in the polygonal TAM are computationally universal. Unlike the previous work mentioned above, our model makes no assumption about an underlying lattice and discrete space. Instead, we must work in the real plane and fundamentally exploit continuous space to precisely position polygonal tiles. We explicitly construct “lattices” for polygons and create geometric “bit-readers” in order to show our results about computational universality. In the case of regular polygons with \( n > 6 \) sides, we exploit the inability of these polygons to tile the plane to read bits. In fact, it is shown that for regular polygons which do tile the plane, bit-reading gadgets are impossible to construct. Interestingly, our exploits do not work for pentagons. In particular, we show that even though pentagons cannot tile the plane, bit-reading gadgets are impossible to construct with them.

The layout of the paper is as follows. We first introduce the polygonal TAM. Next, we introduce our main results which concentrate on the computational power of polygonal TAM systems at temperature 1. Our first main result states that for any regular polygon \( P \) with \( n > 6 \) sides, there exists a polygonal TAM system consisting of tiles of shape \( P \) which simulates any Turing machine on any input. We then show that this computational boundary is tight by showing that the class of polygonal TAM systems composed only of tiles of a single shape which is any regular polygon \( P \) with \( n \leq 6 \) sides cannot compute using any currently known techniques. On the other hand, we show that the class of polygonal TAM systems whose tiles are composed of any two regular polygons is capable of simulating any Turing machine on arbitrary input. We then show two positive results about computing with systems whose tiles have the shape of non-regular polygons with less than seven sides. In order to show these results
we have two supporting sections. One shows how we can create a “lattice” in the plane out of any regular polygon. The other uses these “lattices” to connect together several components which “read bits”.

2 Preliminaries

In this section we sketch definitions of the Polygonal Tile Assembly Model (Polygonal TAM) and relevant terminology. Please see the Appendix for more detailed definitions.

Polygonal Tiles A simple polygon is a plane geometric figure consisting of straight, non-intersecting line segments or “sides” that are joined pair-wise to form a closed path. As is commonly the case, we omit the qualifier “simple” and refer to simple polygons as polygons. A polygon encloses a region called its interior. The line segments that make-up a polygon meet only at their endpoints. Exactly two edges meet at each vertex. We define the set of edges of a polygon to be the line segments that make-up a polygon. In our definition we find it useful to give a polygon a default position and rotation. First, we assume that the centroid, c say, of any polygon is at the origin in \( \mathbb{R}^2 \). Then, for a polygon \( P_n \) with \( n \) edges, let \( v = (x, y) \in \mathbb{R}^2 \) be some vertex of \( P_n \) such that \( v \neq c \). By possibly rotating \( P_n \) about \( c \), we can ensure that \( y = 0 \) and \( x > 0 \). For a given polygon \( P \) and some vertex \( v \) of \( P \) that is not equal to the centroid of \( P \), we call this position and rotation the standard position for \( P \) given \( v \).

A polygonal tile is a polygon with a subset of its edges labeled from some glue alphabet \( \Sigma \), with each glue having an integer strength value. Two tiles are said to be adjacent if they are placed so that two edges, one on each tile, intersect completely. Two tiles are said to bind when they are placed so that they have non-overlapping interiors and have adjacent edges with complementary glues and matching lengths; each complementary glue pair binds with force equal to its strength value. An assembly is any connected set of polygons whose interiors do not overlap such that every tile is adjacent to some other tile. Given a positive integer \( \tau \in \mathbb{N} \), an assembly is said to be \( \tau \)-stable or (just stable if \( \tau \) is clear from context), if any partition of the assembly into two non-empty groups (without cutting individual polygons) must separate bound glues whose strengths sum to \( \geq \tau \). We say a tile is in standard position if the underlying polygon defining its shape is in standard position. We also refer to the centroid of a polygonal tile as the centroid of the underlying polygon defining the shape of the tile.

Tile System A tile assembly system (TAS) is an ordered triple \( T = (T, \sigma, \tau) \) where \( T \) is a set of polygonal tiles, and \( \sigma \) is a \( \tau \)-stable assembly called the seed. \( \tau \) is the temperature of the system, specifying the minimum binding strength necessary for a tile to attach to an assembly. Throughout this paper, the temperature of all systems is assumed to be 1, and we therefore frequently omit the

1 The Polygonal TAM is simply a case of the polygonal free-body TAM defined in [3] with no rotational restriction and no tile flipping. We define it here for completeness.

2 As with the aTAM, the edges of two tiles of an assembly may intersect, but we do not allow for the interiors of two tiles of an assembly to have non-empty intersection.
temperature from the definition of a system (i.e. $T = (T, \sigma)$). If the tiles in $T$ all have the same polygonal shape, $T$ is said to be a single-shape system; more generally $T$ is said to be a $c$-shape system if there are $c$ distinct shapes in $T$. If not stated otherwise, systems described in this paper should by default be assumed to be single-shape systems.

We define a configuration of $T$ to be a (possibly empty) arrangement of tiles in $\mathbb{R}^2$ where tiles of this arrangement are translations and/or rotations of copies of tiles in $T$. Formally, we define a configuration of $T$ as follows. For a $c$-shaped system $T = (T, \sigma, \tau)$, let $P_1, P_2, \ldots, P_c$ denote the polygons that make up the shapes of $T$. For each $i$ such that $1 \leq i \leq c$, assume that each $P_i$ is in standard position given some vertex $v_i$ of $P_i$. Then, a configuration of $T$ is a partial function $\alpha : \mathbb{R}^2 \times [0, 2\pi) \rightarrow T$. One should think of this function as mapping centroid locations and an angle of rotation, $(r, \theta)$ say, to a tile in $T$ as follows. Starting from $t$ in standard position, $t$ is rotated counter-clockwise by $\theta$ and translated so that the centroid of $t$ is at $r$. Note that the definition of configuration makes no claim as to whether or not two tiles of a configuration have overlapping interiors or have matching glues. Similarly, we can define an assembly to be a configuration such that every tile is adjacent to some other tile and the intersection of the interiors of any two distinct tiles is empty. Then an assembly $\alpha'$ is a subassembly of $\alpha$ if $\text{dom}(\alpha') \subseteq \text{dom}(\alpha)$ and if $(r, \theta) \in \text{dom}(\alpha')$ then $\alpha((r, \theta)) = \alpha'((r, \theta))$. We define subconfiguration analogously to the way we defined subassembly.

3 Geometric Bit-reading, Grids, and Turing Machine Simulation

In this section we state our main results and then give a high-level description of the machinery used to prove these results. In particular, we describe bit-reading gadget assemblies and grid assemblies, and briefly show how to simulate a Turing machine using these assemblies. The general strategy that motivates the work in this paper is similar to the techniques used in [2,8,10]. Unlike the techniques used in [2,8,10], we do not have an underlying integer lattice that is being tiled, and therefore, must rely on analysis of polygonal tile assemblies in $\mathbb{R}^2$.

3.1 Main results

We now state our main results. The first set of results are positive and state that there are a variety of systems with polygons which can simulate any Turing machine. The last result is a negative result which states that the class of systems whose tiles are composed of regular polygons with less than 7 sides cannot compute using known techniques in self-assembly. Informally, our first theorem states that if $P$ is a regular polygon with $\geq 7$ sides, then the class of systems with tiles of shape $P$ is computationally universal.

**Theorem 1.** Let $P_n$ be a regular polygon with $n$ sides such that $n \geq 7$. Then for every standard Turing machine $M$ and input $w$, there exists a directed TAS with $\tau = 1$ consisting only of tiles of shape $P_n$ that simulates $M$ on $w$. 
The following theorem states that if we are allowed two different regular polygons as tile shapes, then the class of systems consisting only of these two shapes is computationally universal.

**Theorem 2.** Let $P_n$ and $Q_m$ be regular polygons with $n$ and $m$ sides of equal length. Then for every $n \geq 3$ and $m \geq 3$ such that $n \neq m$, and every standard Turing machine $M$ with input $w$, there exists a directed 2-shaped system $T_{n,m} = (T_{n,m}, \sigma_{n,m})$ consisting only of tiles of shape $P_n$ or $Q_m$ that simulates $M$ on $w$.

The next theorem differs from the previous two theorems in that it discusses the computational power of polygons which are not regular. Roughly, it states that if we relax the condition that the polygon is regular (but still equilateral), then there exist polygons with only four sides which are capable of composing a class of computationally universal single shape systems. It also implies this for shapes with five and six sides as well.

**Theorem 3.** Let $M$ be a standard Turing machine with input $w$. Then for all $n \geq 4$, there exists an equilateral polygon $P_n$ with $n$ sides and a directed single-shaped system $T_n = (T_n, \sigma_n)$ consisting only of tiles of shape $P_n$ that simulates $M$ on $w$.

Our final positive result shows that there exists a class of single-shaped systems of obtuse isosceles triangle which is computationally universal.

**Theorem 4.** Let $M$ be a standard Turing machine with input $w$. Then, there exists an obtuse isosceles triangle $P$ and a directed single-shaped system $T = (T, \sigma)$ consisting only of tiles of shape $P$ that simulates $M$ on $w$.

We now state the negative result, which is based on the fact that regular polygonal tiles with $\leq 6$ sides cannot form paths capable of blocking each other in specific ways allowing important geometric information encoding and decoding.

**Theorem 5.** Let $n \in \mathbb{N}$ be such that $3 \leq n \leq 6$. Then, there exists no temperature 1 single-shaped polygonal tile assembly system $T = (T, \sigma, 1)$ where for all $t \in T$, $t$ is a regular polygon with $n$ sides, and a bit-reading gadget exists for $T$.

Due to space constraints in this extended abstract, the proofs of most results are relegated to the Appendix. However, in the main body we now sketch an overview of how the positive results work and a portion of the proof of Theorem 1 for $n \geq 15$, which gives the general overall scheme for all of the positive results.

### 3.2 Bit-Reading Gadgets Overview

First, we discuss a primitive tile-assembly component that enables computation by self-assembling systems. This component is called the bit-reading gadget, and essentially consists of pre-existing assemblies, bit writers, that appropriately encode bit values (i.e., 0 or 1) and paths that grow past them and are able to "read" the values of the encoded bits; this results in those bits being encoded in the tile types of the paths beyond the encoding assemblies. The notion of bit-reading gadget was defined in [8]. For completeness, we present the definition here and
note that the definition applies even to systems of polygonal tiles. Figure 1 provides an intuitive overview of a temperature-1 system with a bit-reading gadget. Essentially, depending on which bit is encoded by the assembly to be read, exactly one of two types of paths can complete growth past it, implicitly specifying the bit that was read. It is important that the bit reading must be unambiguous, i.e., depending on the bit written by the pre-existing assembly, exactly one type of path (i.e., the one that denotes the bit that was written) can possibly complete growth, with all paths not representing that bit being prevented. Furthermore, the correct type of path must always be able to grow. Therefore, it cannot be the case that either all paths can be blocked from growth, or that any path not of the correct type can complete, regardless of whether a path of the correct type also completes, and these conditions must hold for any valid assembly sequence to guarantee correct computation.

The key to the correct functioning of a bit-reading gadget at temperature-1, where glue cooperation is not available and one source of “input” to the growing bit-reader must instead be provided by geometry, in the form of geometric hindrance which prevents exactly one path from continuing growth but allows another to proceed, is the fact that it must work when reading either of two different bit values. Using Figure 1 as a guide, one can see that it is easy to read the “1” bit in this example by blocking the blue path. However, the difficulty which is encountered is in correctly blocking the yellow path while allowing the blue to continue in order to read a “0” bit. With square tiles (and as we show, several others), this is in fact impossible. However, with most polygonal tiles this can be accomplished by careful design of paths and blocking assemblies so that a gap remains between the blocked path and the blocking assembly in such a way that the other path can assemble through the gap. The techniques for accomplishing this will be demonstrated throughout this paper.

Fig. 1: Abstract schematic of a bit-reading gadget. (Left) The blue path grown from $t$ “reads” the bit 0 from $\alpha_0$ (by being allowed to grow to $x < 0$ and placing a tile $t_0 \in T_0$), while the yellow path (which could read a 1 bit) is blocked by $\alpha_0$. (Right) The yellow path grown from $t$ reads the bit 1 from $\alpha_1$, while the blue path that could potentially read a 0 is blocked by $\alpha_1$. Clearly, the specific geometry of the used polygonal tiles and assemblies is important in allowing the yellow path in the left figure to be blocked without also blocking the blue path.
3.3 Grid assemblies

As we will see in Section 3.4, our construction to simulate a Turing machine with a Polygonal TAM system consisting of the polygon $P$ will require us to string together several bit writers which we will then read with a series of bit readers. In order to ensure that the path which is assembling the bit readers is placing the bit readers at the correct positions, we need to keep track of where the bit writers are located. We accomplish this by constructing a lattice in the plane with $P$. We can then place our bit writers at periodic positions in this lattice so that the path which is assembling the bit readers will know where to place the bit readers.

3.4 Turing machine simulation

Let $M$ be a Turing machine and let $w$ be some input to $M$. Figure 2 shows a high-level schematic diagram of how a Polygonal TAM system simulates $M$ on input $w$. The input $w$ is encoded as a sequence of bit writers with spacers placed in between them (shown at the bottom of Figure 2 as shaded regions labeled with an “s”). These spacers allow for our bit readers to shift back on grid without encroaching on the territory of other bit writers. As indicated by the arrows in Figure 2 bit readers then “read” the bit writers corresponding to the inputs. Growth proceeds by growing to the north (shown as a dark unlabeled region in Figure 2) and then a bit writer is assembled depending on what was read by the bit reader. After assembling the bit writer above, growth then continues by growing a path so that the next bit writer can be “read” (shown as the lightly shaded region labeled “wr” in Figure 2). This growth continues until the last bit of the row is encountered at which point, the bit reader begins “reading” the next row. Each row of bit writers can be thought of as representing the tape of $M$. The symbols on the tape and location of the head of $M$ are all encoded in geometry as bit writers. If the head is not located at the set of bit writers the bit reader is currently reading, the symbols represented by the bit writers are simply rewritten as bit writers in the row above. Otherwise, the transition may be carried out by writing the new symbol on the tape specified by the transition function of $M$ in the row above as a sequence of bit writers. Also, bit writers are assembled to indicate that the head has moved as specified by the transition function. See [8] for most complete exposition on this technique.

Thus, to show our positive results, our task has become to 1) show that bit reading gadgets exist for the claimed systems and 2) show that we can string together these bit reading gadgets. The first task is accomplished in Section 6 and the grid which allows us to show the latter is shown in Section 5.
4 Regular Polygonal Tile Analysis With Complex Roots

In order to construct the grid assemblies and to show the correctness of the bit-reading gadgets we must show that the grid configurations and the bit-reading gadget configurations result in a valid assembly. In other words, we must show that the intersection of the interiors of any two distinct polygonal tiles in the configuration is empty. Moreover, in order to show that this assembly is indeed a valid bit-reading gadget we show that in the presence of the bit writer tiles, only one of two bit reading assemblies (representing either a 0 or a 1) can assemble depending on the bit writer tiles.

To prove that each bit-reading gadget configuration can be used to obtain a valid assembly, we must compute the distances from the center of a given polygon to the center of another polygon. For convenience, we assume that the length of the apothem (the line segment from the center of a polygon to the midpoint of one of its sides) of all of the regular polygons is $\frac{1}{2}$, so that the distance from the centers of abutting polygons is 1. Then, let $T$ be a polygonal tile, and let $T'$ be a polygonal tile that abuts $T$. We say that a polygonal tile has the standard orientation if after being translated so that it is centered at the origin, it has a side that corresponds to a vertical line segment with midpoint at $(\frac{1}{2}, 0)$. See Figure 3a for a depiction of a polygonal tile with standard orientation that is also centered at the origin. For a polygonal tile with an odd number of sides, we say that a polygonal tile has negated orientation if after being translated so that it is centered at $(0, 0)$, it is the reflection of a tile which has standard orientation across the imaginary axis. This is depicted in Figure 3b.

We enumerate the sides of $T$ counter-clockwise starting from the side $s_0$ corresponding to $l$ and ending at $s_{n-1}$ where $n$ is the number of sides of $T$. Similarly, if $T$ has negated orientation, then we enumerate the sides as $\{s'_i\}_{i=0}^{n-1}$ as shown in Figure 3b. Then, relative to $T$, if $T'$ abuts $T$ along $s_0$, then the center of $T'$ is $(1, 0)$. In general, for $\theta = \frac{2\pi}{n}$, if $T'$ abuts $T$ along $s_m$, then the center of $T'$ is $(\cos (m\theta), \sin (m\theta))$. For the calculations in the following sections, it is convenient to identify $\mathbb{R}^2$ with the complex plane $\mathbb{C}$ so that $(x, y)$ is identified with $x + iy$. Then according to Euler’s formula, $(\cos (m\theta), \sin (m\theta)) \in \mathbb{R}^2$ corresponds to the complex number $e^{im\theta} = \cos (m\theta) + i \sin (m\theta)$. In other words, when $T$ has standard orientation, the centers of abutting polygons correspond to complex $n^{th}$ roots of unity, as the centers correspond to the roots of the complex polynomial $x^n + 1 = 0$ (recall that $n$ is the number of sides of $T$). Now let $\omega = e^{i\theta}$. Then these roots of unity are $\{\omega^i\}_{i=0}^{n-1}$. See Figure 3 for an example in the heptagonal tile case. Finally, notice that if $T$ has negated orientation and $T'$ abuts $T$ along $s'_m$, then the center of $T'$ is $(- \cos (m\theta), - \sin (m\theta))$, and so the center of $T'$ corresponds to $-\omega^m$. 

Fig. 3: Regular polygonal tile orientations
Now let $T$ be a TAS with tiles of a single regular polygon shape, and let $\alpha$ be an assembly in $T$ such that $\alpha$ contains a tile, $T$, with standard orientation and let $T'$ be any tile in $\alpha$ (including $T$). Then, since addition (respectively, subtraction) of complex numbers corresponds to vector addition (respectively, subtraction) in $\mathbb{R}^2$, the center of $T'$ corresponds to some polynomial in $\omega$ with integer coefficients. See Figure 4 for an example of the correspondence to the centers of heptagonal tiles to such polynomials.

5 Overview of Polygonal Grid Construction

Given a regular polygon $P$, a junction polyform $\mathcal{P}$ is constructed in the following manner. We begin with a polygon in standard position centered at the origin. Starting from side $s_0$, we traverse the sides of the polygon counterclockwise until we come across the edge $s_k$ where $k$ is such that $\text{Re}(\omega^k) < 0$ and $j \geq k$ for all $j \in \mathbb{Z}$ such that $\text{Re}(\omega^j) < 0$. We place our next polygons of type $P$ in non-standard positions centered at locations $\omega^k$ and $\overline{\omega}^k$ as shown in Figure 5a. Call this shape $X$. We create a new shape $X'$ by reflecting $X$ across the line $x = \frac{1}{2}$. We then take the union of the shapes $X$ and $X'$ obtaining our junction polyform shown in Figure 5b.

We form a “grid” of these junction polyforms by attaching an infinite number of them to each other so that the polygons with sides labeled “a” are adjacent to each other and the polygons labeled “b” are adjacent to each other.

6 Bit-reading Gadgets Overview

In the cases where tiles consist of regular polygons with 15 or more sides, we give a general scheme for obtaining bit-reading gadgets for each case. Figure 6 depicts the bit-reading gadgets for each case. The others are handled explicitly in the technical appendix. For the top configurations of Figure 6, note that since each polygonal tile of these bit-reading gadgets is adjacent to another tile, we need only show that for each top configuration depicted in Figure 6, of the two exposed glues, $g_0$ and $g_1$ of the tile $R$, $B$ prevents a tile from binding to $g_0$. In the bottom configurations of Figure 6, we not only need to show that $B$ prevents a tile from binding to $g_1$, but we must also show that $B$ does not prevent a tile (the tile centered at $c_2$ in the bottom configurations for Figure 6) from binding to the tile that binds to $g_0$. The latter statement ensures that when we use the bit-reading gadgets obtained from these configurations to simulate a Turing
machine, in the case that a 0 is read by attaching a tile to $g_0$, $B$ does not prevent further growth of an assembly.

Now, consider a polygon $P_n$ with $n \geq 15$ sides and let $\omega$ be the $n^{th}$ root of unity $e^{\frac{2\pi i}{n}}$. Then, the general scheme for constructing a bit-reading gadget falls into two cases. First, if $n$ is odd (the cases where $n$ is even are similar), relative to a tile with negated orientation (the polygon labeled $R$ in the configurations in Figure 6), the two configurations that give rise to the bit-reading gadget are as follows. Let $k$ be such that $n = 2^k + 1$ ($n = 2^k$ if $n$ is even). Referring to the top configurations of Figure 6 to “write” a 1, the configuration is obtained by centering a blocker tile with negated orientation, labeled $B$, at $-\omega^{n-1} + \omega^{k+1}$ (whether $n$ is even or odd) relative to $R$. Then to “read” a 1, $R$ exposes two glues $g_1$ and $g_0$ such that if a tile binds to $g_1$, it will have standard orientation and be centered at $-\omega^{n-1}$ (whether $n$ is even or odd) and if a tile binds to $g_0$, it will have standard orientation and be centered at $-1$. We will show that $B$ will prevent this tile from binding. This gives the configuration depicted in the top figures of Figure 6.

In order to perform the calculations used to show the correctness of these bit-reading gadgets, we consider the cases where $n$ is even and where $n$ is odd. Here we give brief version of the calculations that show that a regular polygon centered at $c_1$ and regular polygon centered at $c_2$ do not overlap when $n \geq 15$ is odd. For more detail and calculations for the case where $n$ is even, see Section H.1.

Suppose that $n = 2k + 1$. We now refer to the bottom configurations of Figure 6. To show that a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap, consider the case where $k$ is odd (the case where $k$ is even is
similar). Note that relative to $c_0$, $c_1 = 1$ and $c_2 = \omega^{k-1}$. Then the distance $d_n$ from $c_1$ to $c_2$ satisfies the following equation.

$$d_n^2 = \left(1 - \cos\left(\frac{(k-1)\pi}{n}\right)\right)^2 + \sin^2\left(\frac{(k-1)\pi}{n}\right)$$

Substituting $k = \frac{n-1}{2}$ for $k$ and simplifying, we obtain $d_n^2 = 2 + 2 \sin\left(\frac{3\pi}{2n}\right)$. It is well known that for regular polygons with $n$ sides and apothem $\frac{1}{2}$, the circumradius is given by $\frac{1}{\cos\left(\frac{\pi}{n}\right)}$. Hence, to show that a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap, we show that $d_n^2 > \frac{1}{\cos^2\left(\frac{\pi}{n}\right)}$ for $n \geq 15$. (See Section H.1) It then follows that $d_n > \frac{1}{\cos\left(\frac{\pi}{n}\right)}$. Therefore, $d_n$ is greater than twice the circumradius of our polygons. Hence, a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap. We then perform similar calculations to show that for $n \geq 15$, the configurations described in this above indeed give bit-reading gadgets.

Thus, we have shown that bit-reading gadgets can be formed, along with grids that allow bits to be written and read, using polygonal tiles with $\geq 15$ sides. Combined with standard tile assembly techniques to simulate Turing machines, this proves that such systems are computationally universal.

References

1. Robert D. Barish, Rebecca Schulman, Paul W. Rothemund, and Erik Winfree, An information-bearing seed for nucleating algorithmic self-assembly, Proceedings of the National Academy of Sciences 106 (2009), no. 15, 6054–6059.
2. Matthew Cook, Yunhui Fu, and Robert T. Schweller, Temperature 1 self-assembly: Deterministic assembly in 3D and probabilistic assembly in 2D, SODA 2011: Proceedings of the 22nd Annual ACM-SIAM Symposium on Discrete Algorithms, SIAM, 2011.
3. E. D. Demaine, M. L. Demaine, S. P. Fekete, M. J. Patitz, R. T. Schweller, A. Winslow, and D. Woods, One tile to rule them all: Simulating any tile assembly system with a single universal tile, Proceedings of the 41st International Colloquium on Automata, Languages, and Programming (ICALP 2014), IT University of Copenhagen, Denmark, July 8-11, 2014 (J. Esparza, P. Fraigniaud, T. Husfeldt, and E. Koutsoupias, eds.), LNCS, vol. 8572, Springer Berlin Heidelberg, 2014, pp. 368–379.
4. David Doty, Jack H. Lutz, Matthew J. Patitz, Robert T. Schweller, Scott M. Summers, and Damien Woods, The tile assembly model is intrinsically universal, Proceedings of the 53rd Annual IEEE Symposium on Foundations of Computer Science, FOCS 2012, 2012, pp. 302–310.
5. David Doty, Matthew J. Patitz, Dustin Reishus, Robert T. Schweller, and Scott M. Summers, Strong fault-tolerance for self-assembly with fuzzy temperature, Proceedings of the 51st Annual IEEE Symposium on Foundations of Computer Science (FOCS 2010), 2010, pp. 417–426.
6. David Doty, Matthew J. Patitz, and Scott M. Summers, Limitations of self-assembly at temperature 1, Theoretical Computer Science 412 (2011), 145–158.
7. Constantine Glen Evans, Crystals that count! physical principles and experimental investigations of dna tile self-assembly, Ph.D. thesis, California Institute of Technology, 2014.
8. Sándor P. Fekete, Jacob Hendricks, Matthew J. Patitz, Trent A. Rogers, and Robert T. Schweller, Universal computation with arbitrary polyomino tiles in non-cooperative self-assembly, Proceedings of the Twenty-Sixth Annual ACM-SIAM Symposium on Discrete Algorithms (SODA 2015), San Diego, CA, USA January 4-6, 2015, pp. 148–167.

9. Bin Fu, Matthew J. Patitz, Robert T. Schweller, and Robert Sheline, Self-assembly with geometric tiles, Proceedings of the 39th International Colloquium on Automata, Languages and Programming, ICALP, 2012, pp. 714–725.

10. Jacob Hendricks, Matthew J. Patitz, Trent A. Rogers, and Scott M. Summers, The power of duples (in self-assembly): It’s not so hip to be square, Proceedings of 20th International Computing and Combinatorics Conference (COCOON 2014), Atlanta, Georgia, USA, 8/04/2014 - 8/06/2014, 2014, to appear.

11. T.H. LaBean, E. Winfree, and J.H. Reif, Experimental progress in computation by self-assembly of DNA tilings, DNA Based Computers 5 (1999), 123–140.

12. James I. Lathrop, Jack H. Lutz, Matthew J. Patitz, and Scott M. Summers, Computability and complexity in self-assembly, Theory Comput. Syst. 48 (2011), no. 3, 617–647.

13. Chengde Mao, Thomas H. LaBean, John H. Relf, and Nadrian C. Seeman, Logical computation using algorithmic self-assembly of DNA triple-crossover molecules., Nature 407 (2000), no. 6803, 493–6.

14. Ján Maňuch, Ladislav Stacho, and Christine Stoll, Two lower bounds for self-assemblies at temperature 1, Journal of Computational Biology 17 (2010), no. 6, 841–852.

15. Pierre-Étienne Meunier, Matthew J. Patitz, Scott M. Summers, Guillaume Theyssier, Andrew Winslow, and Damien Woods, Intrinsic universality in tile self-assembly requires cooperation, Proceedings of the ACM-SIAM Symposium on Discrete Algorithms (SODA 2014), (Portland, OR, USA, January 5-7, 2014), 2014, pp. 752–771.

16. Matthew J. Patitz, Robert T. Schweller, and Scott M. Summers, Exact shapes and turing universality at temperature 1 with a single negative glue, Proceedings of the 17th international conference on DNA computing and molecular programming (Berlin, Heidelberg), DNA’11, Springer-Verlag, 2011, pp. 175–189.

17. Matthew J. Patitz and Scott M. Summers, Self-assembly of discrete self-similar fractals, Natural Computing 1 (2010), 135–172.

18. Paul W. Rothemund, Nick Papadakis, and Erik Winfree, Algorithmic self-assembly of dna sierpinski triangles, PLoS Biol 2 (2004), no. 12, e424.

19. Paul W. K. Rothemund and Erik Winfree, The program-size complexity of self-assembled squares (extended abstract), STOC ’00: Proceedings of the thirty-second annual ACM Symposium on Theory of Computing (Portland, Oregon, United States), ACM, 2000, pp. 459–468.

20. Rebecca Schulman and Erik Winfree, Synthesis of crystals with a programmable kinetic barrier to nucleation, Proceedings of the National Academy of Sciences 104 (2007), no. 39, 15236–15241.

21. Rebecca Schulman and Erik Winfree, Simple evolution of complex crystal species, Proceedings of the 16th international conference on DNA computing and molecular programming (Berlin, Heidelberg), DNA’10, Springer-Verlag, 2011, pp. 147–161.

22. David Soloveichik and Erik Winfree, Complexity of self-assembled shapes, SIAM Journal on Computing 36 (2007), no. 6, 1544–1569.

23. Erik Winfree, Algorithmic self-assembly of DNA, Ph.D. thesis, California Institute of Technology, June 1998.
Appendix

A Full Description of the Polygonal TAM

We now give a full description of the Polygonal TAM.

Polygonal Tiles A simple polygon is a plane geometric figure consisting of straight, non-intersecting line segments or “sides” that are joined pair-wise to form a closed path. As is commonly the case, we omit the qualifier “simple” and refer to simple polygons as polygons. A polygon encloses a region called its interior. The line segments that make-up a polygon meet only at their endpoints. Exactly two edges meet at each vertex. We define the set of edges of a polygon to be the line segments that make-up a polygon. In our definition we find it useful to give a polygon a default position and rotation. First, we assume that the centroid, $c$ say, of any polygon is at the origin in $\mathbb{R}^2$. Then, for a polygon $P_n$ with $n$ edges, let $v = (x, y) \in \mathbb{R}^2$ be some vertex of $P_n$ such that $v \neq c$. By possibly rotating $P_n$ about $c$, we can ensure that $y = 0$ and $x > 0$. For a given polygon $P$ and some vertex $v$ of $P$ that is not equal to the centroid of $P$, we call this position and rotation the standard position for $P$ given $v$.

A polygonal tile is a polygon with a subset of its edges labeled from some glue alphabet $\Sigma$, with each glue having an integer strength value. Two tiles are said to be adjacent if they are placed so that two edges, one on each tile, intersect completely. Two tiles are said to bind when they are placed so that they have non-overlapping interiors and have adjacent edges with matching glues and matching lengths; each matching glue binds with force equal to its strength value.

An assembly is any connected set of polygons whose interiors do not overlap such that every tile is adjacent to some other tile. Given a positive integer $\tau \in \mathbb{N}$, an assembly is said to be $\tau$-stable or (just stable if $\tau$ is clear from context), if any partition of the assembly into two non-empty groups (without cutting individual polygon) must separate bound glues whose strengths sum to $\geq \tau$. We say that a tile is in standard position, if the underlying polygon defining the shape of the tile is in standard position. We also refer to the centroid of a polygonal tile as the centroid of the underlying polygon defining the shape of the tile.

Assembly Process Given a tile-assembly system $\mathcal{T} = (T, \sigma, \tau)$, we now define the set of producible assemblies $\mathcal{A}[T]$ that can be derived from $\mathcal{T}$, as well as the terminal assemblies, $\mathcal{A}_\square[T]$, which are the producible assemblies to which no additional tiles can attach. The assembly process begins from $\sigma$ and proceeds by single steps in which any single copy of some tile $t \in T$ may be attached to the current assembly $A$, provided that it can be translated and/or rotated so that its placement does not overlap any previously placed tiles and it binds with strength $\geq \tau$. For a system $\mathcal{T}$ and assembly $A$, if such a $t \in T$ exists, we say $A \to^T_1 A'$.

3 As with the aTAM, the edges of two tiles of an assembly may intersect, but we do not allow for the interiors of two tiles of an assembly to have non-empty intersection.
is the set of producible assemblies such that for all $A = (T, \sigma)$, we say that a

Definition 1. For the following definition is taken from [8] and modified slightly to account for the fact that polygonal tiles are placed in continuous, rather than discrete, space. Here and throughout the paper, if we refer to a tile having an $x$ (or $y$) coordinate $i$, we are referring to its centroid being on the line $x = i$ (or $y = i$) for $i \in \mathbb{R}$.

**Definition 1.** We say that a bit-reading gadget exists for a tile assembly system $T = (T, \alpha, \tau)$, if the following hold. Let $T_0 \subseteq T$ and $T_1 \subseteq T$, with $T_0 \cap T_1 = \emptyset$, be subsets of tile types which represent the bits 0 and 1, respectively. For some producible assembly $\alpha \in A[T]$, there exist two connected subassemblies, $\alpha_0, \alpha_1 \subseteq \alpha$ (with $w$ equal to the maximal width of $\alpha_0$ and $\alpha_1$, i.e., the largest extent in $x$-direction spanned by either subassembly), such that if:

1. $\alpha$ is translated so that $\alpha_0$ has its minimal $y$-coordinate $\leq 0$ and its minimal $x$-coordinate $\geq 0$,
2. a tile of some type $t \in T$ is placed at $(w + n, h)$, where $n, h \geq 1$, and
3. the tiles of $\alpha_0$ are the only tiles of $\alpha$ in the first quadrant to the left of $t$,

then at least one path must grow from $t$ (staying strictly above the $x$-axis) and place a tile of some type $t_0 \in T_0$ as the first tile with $x$-coordinate $< 0$, while no such path can place a tile of type $t' \in (T \setminus T_0)$ as the first tile to with $x$-coordinate $< 0$. (This constitutes the reading of a 0 bit.)

Additionally, if $\alpha_1$ is used in place of $\alpha_0$ with the same constraints on all tile placements, $t$ is placed in the same location as before, and no other tiles of $\alpha$ are in the first quadrant to the left of $t$, then at least one path must grow from $t$ and stay strictly above the $x$-axis and strictly to the left of $t$, eventually placing a tile of some type $t_1 \in T_1$ as the first tile with $x$-coordinate $< 0$, while no such path can place a tile of type $t' \in (T \setminus T_1)$ as the first tile with $x$-coordinate $< 0$. (Thus constituting the reading of a 1 bit.)

We refer to $\alpha_0$ and $\alpha_1$ as the bit writers, and the paths which grow from $t$ as the bit readers. Also, note that while this definition is specific to a bit-reader gadget in which the bit readers grow from right to left, any rotation of a bit reader is valid by suitably rotating the positions and directions of Definition 1.
In this section, we give example assemblies using heptagonal tiles by computing the distances of relevant tile centers using $7^{th}$ roots of unity. Let $\omega = e^{\frac{2\pi}{7}}$. For a polygonal tile $T$ with standard orientation, Figure 7(a) depicts the complex roots of unity corresponding to the centers of adjacent tiles. Similarly, for a polygonal tile $T$ with negated orientation, Figure 7(b) depicts the negated complex roots of unity corresponding to the centers of adjacent tiles.

Fig. 7: Representing the vector from the center of a heptagon (gray) to each center of an adjacent heptagon using the $7^{th}$ roots of unity.

If $T$ denotes a polygonal tile with standard orientation (the case of negated orientation is similar) in an assembly $\alpha$ producible in a TAS $\mathcal{T}$, we can compute the centers of any polygonal tile in $\alpha$ using complex addition and subtraction relative to the center of $T$. Figure 8 shows the complex numbers corresponding to the centers of tiles $T_1$ and $T_2$. First, $\omega^6$ corresponds to the center of $T_1$. Then note that relative to $T_1$, the center of $T_2$ corresponds to $-\omega^3$. Therefore, relative to $T$, the center of $T_2$ corresponds to $\omega^6 - \omega^3$. In a similar fashion, given any two polygonal tiles, $T$ and $T'$, the center of $T'$ relative to $T$ can be represented as a polynomial of $\omega$ with integer coefficients.

For a more in depth example of computing the centers of heptagonal tiles, consider the following TAS. Let $\mathcal{T}$ be the polygonal tile assembly system consisting of 10 tile types all with shape of a single regular heptagon. Moreover, suppose that each tile type has two edges with strength-1 glues, and that there are 10 glues
appropriately defined so that starting from a single seed tile (the gray tile in Figure 9), the assemble proceeds until the closed “loop” of heptagonal tiles shown in Figure 9 assembles. At this point the assembly is terminal. Call this assembly $\alpha$. Then let $T$ be the seed tile. Keeping Figure 7 in mind, we can compute the centers of each polygonal tile in $\alpha$ relative to $T$. These are shown in Figure 9. In fact, we can even compute that the center of $T$ to obtain the polynomial $\omega^6 - \omega^3 + \omega^5 - 1 + \omega^4 - \omega^6 + \omega^3 - \omega^5 + 1 - \omega^4$, and note that this polynomial is 0 reflecting the fact that $\alpha$ is a closed “loop” of heptagonal tiles.

\section*{D Polyhedral Grid Construction}

Given a polygon $P$, we now show how to form a lattice consisting of $P$. This grid will act as a coordinate system for our polygonal TAM systems and allow us to string several bit reading gadgets together so that we may simulate any Turing machine on any input. In order to do this, we first show that we can construct a single polyform from $P$ which can “grid” the plane. It will then follow that we can form a lattice in the plane with $P$ by placing polygons at the same locations and with same orientations as the polygons composing the grid formed with polyforms.

We begin by describing the construction of the polyform which we will use to construct our grid. We then show that this is indeed a valid polyform. Next, we shown that there exists a polygonal system which can tile the grid formed by the polyform.

Before we begin our construction, it is necessary to introduce a couple of definitions.

\textbf{Definition 2.} Let $P$ be a regular polygon. A polyform $P$ is a connected shape in the plane which is constructed by combining a finite number of copies of $P$ so that the following requirements are met:
1. the interior points of all instances of $P$ are disjoint
2. every instance of $P$ completely shares a common edge with some other instance of $P$.

The bounding rectangle $B$ around a polyform $P$ is the rectangle with minimal area that contains the interior points of $P$.

**Junction Polyforms** Given a regular polygon $P$, a junction polyform $P$ is constructed in the following manner. We begin with a polygon which has standard orientation centered at the origin. Starting from side $s_0$, we traverse the sides of the polygon counterclockwise until we come across the edge $s_k$ where $k$ is such that $\text{Re}(\omega^k) \leq 0$ and $j \geq k$ for all $j \in \mathbb{Z}$ such that $\text{Re}(\omega^j) \leq 0$. We place our next polygons of type $P$ with negated orientations centered at locations $\omega^k$ and $\overline{\omega}^k$ as shown in Figure 10a. Call this shape $X$. We create a new shape $X'$ by reflecting $X$ across the line $x = \frac{1}{2}$. We then take the union of the shapes $X$ and $X'$ obtaining our junction polyform shown in Figure 10b. We call $k$ the polyform constant.

![Diagram](image)

(a) The left half of a junction polyform.  (b) The fully formed junction polyform.

Fig. 10: The construction of a junction polyform.

We now prove that this is indeed a valid polyform. First, we begin with some observations.

**Observation 6** For any $n \in \mathbb{N}$ with $n > 2$, there exists a point $p$ in the $n^{th}$ roots of unity such that $-\frac{\sqrt{3}}{2} \leq \text{Re}(p) \leq 0$.

For $3 < n < 8$, this observation is mechanical. If $n \geq 8$, the observation must hold since the $n^{th}$ roots of unity are evenly spaced around the unit circle.
Observation 7 Let $P$ be a regular polygon with $n$ sides in standard orientation. Also, let $k \in \mathbb{N} \cup \{0\}$ be such that $k \leq n$ and $\text{Im}(-\omega^k) \leq 0$. Denote the vertices that compose side $s_k$ by $v_l$ and $v_r$ where $v_l$ is the counterclockwise most vertex and $v_r$ is the clockwise most vertex. Set $v = v_r - v_l$. Then the following hold:

1. if $\text{Re}(-\omega^k) > 0$, then $\text{Im}(v) > 0$, and
2. if $\text{Re}(-\omega^k) \leq 0$, then $\text{Im}(v) \leq 0$.

This observation falls out of the fact that $\omega^k$ and $v$ must be orthogonal.

Observation 8 Let $k$ be the polyform constant for some polyform composed of regular polygons with $n$ sides. Let $P$ be a regular polygon with $n$ sides centered at the origin in standard orientation. Then

1. the clockwise most vertex that composes $s'_k$ is a southernmost point in $P$, and
2. the location of the counterclockwise most vertex that composes $s_k$, call this point $z$, is such that $\text{Im}(z) \geq 0$.

To see the first part of this observation, note that $\text{Re}(-\omega^{k-1}) < 0$. This along with the observation implies that the clockwise most vertex of side $s'_{k-1}$ must lie to the north of the clockwise most vertex that composes $s'_k$. Note that the clockwise most vertex of side $s'_{k+1}$ also must not lie to the south of the counterclockwise most vertex of side $s'_k$. Consequently, because $P$ is convex, the clockwise most vertex that composes $s'_k$ is a southernmost point in $P$.

The second part of this observation follows from Observation 6 and the fact that a regular polygon in standard orientation centered at the origin will always have a vertex with an absent imaginary part and a real part that is less than 0.

Lemma 1. Let $P$ be a regular polygon, and let $k$ be the junction polyform constant obtained from the junction polyform composed of $P$. Then the sets of interior points of the following polygons are pairwise disjoint: 1) the polygon in standard orientation centered at the origin, 2) the polygon with negated orientation centered at $\omega^k$, and 3) the polygon with negated orientation centered at $\omega^k$.

Proof. It follows from the discussion in Section 4 that the interior points of the polygon centered at the origin and the polygon centered at $\omega^k$ are disjoint. Also since the complex conjugate of a root of unity is also a root of unity, it follows from the discussion in Section 4 that the interior points of the polygon centered at the origin and the polygon centered at $\omega^k$ are disjoint.

It is left to show that the interior points of the two polygons centered at the roots of unity are disjoint. To see this, first note that it follows from Observation 8 that no interior point of the polygon centered at the location $\omega^k$ has real part that is less than or equal to 0. Indeed, first note that the clockwise most vertex of side $s'_k$ of the polygon centered at location $\omega^k$ will overlap the counterclockwise most vertex of side $s_k$ of the polygon centered at the origin by construction. It follows immediately from Observation 8 that all interior points in the polygon centered
at $\omega^k$ have imaginary parts greater than 0. Since the polygon centered at $\overline{\omega^k}$ is a reflected copy of the polygon centered at $\omega^k$, it follows that the interior points in this polygon have imaginary parts less than 0. Consequently, the interior points of the two polygons are disjoint.

**Lemma 2.** Given a regular polygon $P$, the junction polyform constructed above is indeed a valid polyform.

*Proof.* To see that the junction polyform constructed above is a valid polyform, we check that all of the requirements in the definition of polyform are met. Since the center of polygons labeled “2” and “3” are each located at one of the $n^{th}$ roots of unity, it follows from the discussion in Section 4 that polygons labeled “1” and “2” as well as polygons labeled “1” and “3” are joined along a common edge and share that edge entirely. This same line of reasoning shows that the polygon labeled “4” is joined along a common edge and shares that edge entirely with the polygon labeled “1”. Since the shape formed by polygons labeled “4”, “5” and “6” is a reflection of the left side of the shape, all of the polygons are joined along a common edge and shares that edge entirely. It is readily seen from this argument that our shape is also connected.

It is now left to show that no two polygons in the shape overlap. We denote the polyform constant obtained from $P$ by $k$. It follows from Lemma 1 that the interior points of the polygons labeled “1”, “2”, and “3” are pairwise disjoint. Since, the polygons labeled “4”, “5”, and “6” are a reflection of the polygons labeled “1”, “2”, and “3”, they too are pairwise disjoint. To show that the polygons in the two reflected halves of the shape are pairwise disjoint, first observe that the centers of the polygons labeled “2” and “3” have real parts less than or equal to the real part of the polygon labeled “1”. Consequently, after the reflection and “attachment” of the two halves, the polygons labeled “2” and “5” and the polygons labeled “3” and “6” have no less distance between each other than the polygons labeled “1” and “4”. Since the polygons labeled “1” and “4” have disjoint interior points, it follows that the polygons mentioned above have disjoint interior points. Consequently, no two polygons in the shape overlap.

**Polygonal Grid Technical Lemmas** The following lemma will assist us in proving Lemma 4. Informally, it states that the bounding rectangle of the junction polyform described above and shown in Figure 10b will “touch” sides $s_0$ of the polygons labeled “2” and “3” and sides $s_0$ of the polygons labeled “5” and “6”. This will imply that we can attach the polyform junctions by attaching sides $s_0$ of polygons labeled “5” and “6” to sides $s_0$ of polygons labeled “5” and “6”.

**Lemma 3.** Consider the polygons composing the junction polyform $\mathcal{P}$ constructed above from some regular polygon $P$ (shown in Figure 10b). Also, let $B$ be the bounding rectangle around $\mathcal{P}$. Let $E$ be the set of points consisting of the union of the following sets of points: 1) the set of boundary points on side $s_0$ of the polygon labeled “2”, 2) the set of boundary points on side $s_0$ of the polygon labeled
“3”, 3) set of boundary points on side $s_0$ of the polygon labeled “5”, and 4) the set of boundary points on side $s_0$ of the polygon labeled “6”. Then $E \subset E \cap B$.

Proof. We prove that the boundary points on side $s_0$ of the polygons labeled “4” and “6” in Figure 10 lie on the bounding rectangle $B$. The proof that the boundary points on side $s_0'$ of the polygons labeled “2” and “3” lie on the bounding rectangle will then follow from a similar argument.

First, observe that for a polygon $P$ with standard position centered at the origin, the boundary points on side $s_0$ are the easternmost points contained in the polygon. Furthermore, all of these points lie on the line $x = \frac{1}{2}$. Now note that by our construction of the junction polyform, one of the tiles labeled “5” and “6” will contain the easternmost point of the polyform. Indeed, let $x_4$ be the real part of the point in the center of the polygon labeled “4”. Since our construction ensures the real part of the point in the center of the polygon labeled “5” is of the form $x_4 + r$ for $r \in [0, \frac{\sqrt{3}}{2}]$, the polygon labeled “5” will contain a point as east or further east than the points in the polygon labeled “4”.

We claim that the polygons labeled “5” and “6” have centers with equal real parts. To see this, recall that the centers of the polygons labeled “2” and “3” have the same real parts since they are conjugates of each other. Since the polygons labeled “5” and “6” are in the same position relative to each other as the polygons labeled “2” and “3” just reflected across the line $y = \frac{1}{2}i$, it follows that the polygons labeled “5” and “6” have equal real parts.

From our construction of the junction polyform, it is clear that none of the polygons labeled “1”, “2”, or “3” have a point that is an easternmost point of the polyform. Thus, the $s_0$ sides of the polygons labeled “5” and “6” are all easternmost points of the polyform. Consequently, these points lie on the bounding box $B$.

Observation 9 Let $P$ be a regular polygon, $\mathcal{P}$ be a polyform junction formed from $P$, $B$ be the bounding rectangle for $\mathcal{P}$, and let $k$ be the polyform constant. Furthermore, let $h_b$ be the height of the bounding rectangle and let $h_w$ be the width of the bounding rectangle. Then, the following constraints hold for $h_b$ and $h_w$: 1) $h_b \leq 4 \text{Im}(\omega^k)$ and 2) $h_w = 2 \text{Re}(-\omega^k + 1)$.

Figure 11 shows the dimensions of the polyform. Note that the width of the polyform is clearly $2 \text{Re}(-\omega^k + 1)$. To see that $h_b \leq 4 \text{Im}(\omega^k)$, note that by the way we constructed the junction polyform no interior points of the polyform can lie on the dotted lines shown in Figure 11. Since the distance between these two dotted lines is $4 \text{Im}(\omega^k)$, it must be the case that $h_b \leq 4 \text{Im}(\omega^k)$.

The next lemma states that given any regular polygon, we can form a a periodic grid of the plane.

Constructing the Polygonal Grid

Lemma 4. Given a regular polygon $P$, there exists a directed, polygonal tile system $\mathcal{T} = (T, \sigma)$ (where the seed is centered at location $(0, 0)$ and the tile set
Fig. 11: The vectors showing the dimensions of the polyforms.

Fig. 12: The preformed assembly which is composed of the tile set of the system described in the proof of Lemma 4. The preformed assembly has two glues labeled “a” and “b” placed as shown.
Fig. 13: An assembly formed by the system described in the proof of Lemma 4.

Fig. 14: Choosing the vectors $v$ and $w$. 

(a) The path of vectors which yields the vector $v$.  
(b) The path of vectors which yields the vector $w$.  

Fig. 14: Choosing the vectors $v$ and $w$.  

\( T \) contains a tile \( t \) and vectors \( v, w \in \mathbb{Z}^2 \), such that \( T \) produces the terminal assembly \( \alpha \), which we refer to as a grid, with the following properties. (1) Every position in \( \alpha \) of the form \( c_1 v + c_2 w \), where \( c_1, c_2 \in \mathbb{Z} \), is occupied by the tile \( t \), and (2) for every \( c_1, c_2 \in \mathbb{Z} \), the position in \( \mathbb{Z}^2 \) of the form \( c_1 v + c_2 w \) is occupied by the tile \( t \).

**Proof.** For the first part of this proof, we think of our polygonal tile system as first forming the junction polyform \( P \) before attaching it to our assembly. Later on in the proof, we will see that this is a valid assumption. Our tile set \( T \) will consist of tiles of shape \( P \) that form the junction polyform with the glues labeled “a” and “b” exposed as shown in Figure 12. Note that for the first part of the proof we are essentially thinking of the assembly shown in Figure 12 as a tile. Thus, we refer to the junction polyform as a tile and we refer to a polygon composing the polyform as a pixel. More formally, a pixel in the polyform is a location in the complex plane given by the center of a tile in the polyform shown in Figure 10 (where we assume that the center of the tile labeled “1” is placed at the origin).

To begin, we position our single seed so that the polygon labeled “1” in Figure 10 is centered at the origin. An assembly formed by such a system is shown in Figure 13.

Let \( P \) be a junction polyform composed of the polygon \( P \) and let \( k \) be the polyform constant as discussed in the construction of the junction polyform. Set \( v = -\omega^k + (1 + 0i) - \omega^k + (1 + 0i) = -2\omega^k + 2(1 + 0i) \) and \( w = -\omega^k + (1 + 0i) - \omega^k + \omega^k = -2\omega^k + 2(1 + 0i) \). The intuition behind choosing these vectors is shown in Figure 14a and Figure 14b.

The following terminology is borrowed from [8]. Define \( P[i, j] = p + i \cdot v + j \cdot w \) for \( i, j \in \mathbb{Z}^2 \). Here, \( p \) acts as a distinguished pixel that we use as a reference point. Then, for two polyforms \( P[i, j] \) and \( P[k, l] \), we say that these polyforms are neighboring if \( i = k \) and \( j - l = 1 \) or \( j = l \) and \( i - k = 1 \).

As in [8] we prove the following claim.

**Claim:** \( P[i, j] \) for all \( i, j \in \mathbb{Z}^2 \) defines a grid of non-overlapping polyforms such that any two neighboring polyforms \( P[i, j] \) and \( P[k, l] \) contain pixels with a shared edge. Such a grid of polyforms is shown in Figure 13.

To begin, we show that if \( i \neq k \) or \( j \neq l \), then the interior points of \( P[i, j] \) and \( P[k, l] \) are disjoint. Let \( a = (k - i) \) and \( b = (l - j) \). In order to show that \( P[i, j] \) does not overlap \( P[k, l] \), we show that

\[
1) |Re(a v + b w)| \geq |2 Re(-\omega^k + 1)| \\
2) |Im(a v + b w)| \geq |4 Im(\omega^k)|
\]

Since, by Lemma 9, these are the dimensions of the bounding box of \( P \), it will then follow that their interiors are disjoint.

We consider three cases

1) \( a + b > 0 \), 2) \( a + b = 0 \), and 3) \( a + b < 0 \). First note that

\[
aw + bw = a(-2\omega^k + 2(1 + 0i)) + b(-2\omega^k + 2(1 + 0i)) \\
= -2(a\omega^k + b\omega^k) + 2(a + b)
\]
For case 1, observe that
\[
| \text{Re}(av + bw) | = | \text{Re}(-2(a\omega^k + b\omega^k) + 2(a + b)) | \\
= | - 2(a \text{Re}(\omega^k) + b \text{Re}(\omega^k)) + 2(a + b) | \\
= | - 2 \text{Re}(\omega^k)(a + b) + 2(a + b) | \\
\geq | - 2 \text{Re}(\omega^k) + 2 |.
\]

In the case that \(a + b = 0\), we have
\[
| \text{Im}(av + bw) | = | \text{Im}(-2(a\omega^k + b\omega^k) + 2(a + b)) | \\
= | \text{Im}(-2(a\omega^k + b\omega^k)) | \\
= | - 2((b - a)\omega^k + b\omega^k) | \\
= | - 2\omega^k(2\text{Im}(\omega^k)) | \\
\geq | - 4 \text{Im}(\omega^k) |.
\]

Although case 3 is similar to case 1, we include it here for completeness. If \(a + b < 0\), notice that
\[
| \text{Re}(av + bw) | = | \text{Re}(-2(a\omega^k + b\omega^k) + 2(a + b)) | \\
= | - 2(a \text{Re}(\omega^k) + b \text{Re}(\omega^k)) + 2(a + b) | \\
= | - 2 \text{Re}(\omega^k)(a + b) + 2(a + b) | \\
\geq | 2 \text{Re}(\omega^k) - 2 |.
\]

Now suppose that \(P[i, j]\) and \(P[k, l]\) are neighboring polyforms. First, suppose that \(i = k\) and \(|j - l| = 1\). We consider the case where \(l = j + 1\) and note that the case where \(l = j - 1\) is similar. Consider the polygons in the lower left hand corner of the bounding rectangle of the polyforms and denote this polygon \(p\).

Note that the polygon \(p\) in \(P[i, j]\) lies at a position \((iv + jw) - (iv + jw) = (iv + (j + 1)w) - (iv + jw) = w\) relative to the polygon \(p\) in \(P[i, j]\).

Now, notice that \(P[i, j]\) has a polygon that lies at position \(-\overline{\omega^k} + (1 + 0i) - \omega^k\) relative to \(p\) in \(P[i, j]\) (this is the polygon that lies in the bottom right hand corner of the bounding box), and \(P[k, l]\) has a polygon that lies at position \(-\overline{\omega^k} + \omega^k\) relative to \(p\) in \(P[k, l]\) (this is the polygon that lies in the top left hand corner of the bounding box). Call the first pixel described \(p'\) and the latter \(p''\). Observe
that by the construction of the junction polyform, \( p' \) has standard orientation and \( p'' \) has negated orientation. Furthermore, observe that \( p'' \) lies at location
\[
(w + (-\omega^k + \omega^k)) - (-\omega^k + (1 + 0i) - \omega^k) = -2\omega^k + 2(1 + 0i) + (-\omega^k + \omega^k) - (-\omega^k + (1 + 0i) - \omega^k) = (1 + 0i)
\]
relative to \( p' \). Since \( p' \) has standard orientation, \( p'' \) has negated orientation and \( p'' \) lies at position \((1 + 0i)\) relative to \( p' \), it follows from the discussion in Section 4 that polygon \( p' \) and polygon \( p'' \) completely share a common edge.

Conversely, assume that \( j = l \) and \(|i - k| = 1\). We consider the case where \( k = i - 1 \), and, once again, note that the case where \( k = i + 1 \) is similar. Notice that the polygon \( p \) in \( P[k,l] \) lies at a position
\[
(kv + lw) - (iv + jw) = ((i - 1)v + jw) - (iv + jw) = -v
\]
relative to the polygon \( p \) in \( P[i,j] \).

Denote the polygon that lies at position \(-2\omega^k + (1 + 0i)\) relative to \( p \) in \( P[k,l] \) by \( p' \) (this is the polygon that lies in the top right hand corner of the bounding box). Observe that, relative to polygon \( p \) in \( P[i,j] \), the polygon \( p' \) in \( P[k,l] \) lies at position
\[
-v + (-2\omega^k + (1 + 0i)) = -(2\omega^k + (1 + 0i)) + (-2\omega^k + (1 + 0i)) = -(1 + 0i).
\]

Now, since \( p \) in \( P[i,j] \) has negated orientation, \( p' \) in \( P[k,l] \) has standard orientation, and \( p' \) lies at a position \(-(1 + 0i)\) relative to \( p \), it follows from the discussion in Section 4 that polygon \( p \) and polygon \( p'' \) completely share a common edge.

Now, note that since none of the “polyform junction tiles” overlap, there are not any race conditions. Consequently, we can build the assembly described above by attaching one polygon tile at a time (instead of an assembly of polygons). The seed of our assembly will be the southwest tile.

Let \( g_\alpha \) be the grid obtained from the polygon \( P \), and let \( T \) be a system with tiles of shape \( P \). Furthermore, suppose that \( T \) produces the assembly \( \alpha \). Also, let \( t \in \alpha \) be centered at the location \( x \). Then we say that \( t \) is on grid with respect to \( g_\alpha \) if there exists a tile \( t' \in g_\alpha \) such that \( t' \) is centered at the location \( x \) and has the same orientation of \( t \). If there does not exist such a \( t' \), then we say that \( t \) is off grid with respect to \( g_\alpha \).

\section*{D.1 Normalized Bit-reading Gadgets}

Let a bit reading gadget have the properties that: 1) the tile from which the bit writer begins growth is on grid, 2) the last tile to be placed in the bit writer
is on grid, and 3) the tile $t$ from which the bit reader grows is also placed on grid. We call such a bit-reading gadget an on grid bit-reading gadget. A pair of normalized bit-writers $\alpha_{u0}$ and $\alpha_{u1}$ have the property that 1) $\alpha_{u0}$ and $\alpha_{u1}$ are the two bit writers for some bit reading gadget and 2) the location and position of the first tile placed in the two assemblies is the same as well as the location and position of the last tile placed. A normalized bit-reading gadget is an on grid bit-reading gadget with normalized bit-writers.

E Polygons Which “Can’t Compute” at Temperature 1

In this section, we prove Theorem 5 by showing a set of polygons for which it is impossible to create bit-reading gadgets at $\tau = 1$, namely regular polygons with less than 7 sides (i.e. equilateral triangles, regular pentagons, and regular hexagons), as this was already shown to be true for squares in [8]. This provides a sharp dividing line, since we have shown that all regular polygons with $\geq 7$ sides can form bit reading gadgets, and thus are capable of universal computation, at $\tau = 1$.

We now restate the Theorem for completeness and give its proof.

Theorem 10. Let $n \in \mathbb{N}$ be such that $3 \leq n \leq 6$. Then, there exists no temperature 1 single-shaped polygonal tile assembly system $T = (T, \sigma, 1)$ where for all $t \in T$, $t$ is a regular polygon with $n$ sides, and a bit-reading gadget exists for $T$.

To prove Theorem 10, we break it into two main cases and prove lemmas about (1) equilateral triangles and hexagons, and (2) pentagons.

E.1 Equilateral triangles, squares, and regular hexagons

Equilateral triangles, squares, and regular hexagons are all capable of tessellations of the plane. That is, using tiles of only one of those shapes it is possible to tile the entire plane with no gaps. (As a side note, these are the only regular polygons which can do so.) In a system consisting of tiles of only one of those shapes, all tiles must be placed into positions aligning with a regular grid (i.e. no tile can be offset or rotated from the grid). It was shown in [8] that squares cannot form bit-reading gadgets at $\tau = 1$, and because of the tessellation ability of equilateral triangles and regular hexagons and their restriction to fixed grids, the proof of [8] can be extended in a straightforward way to also prove that equilateral triangles and regular hexagons cannot form bit reading gadgets at $\tau = 1$. Thus, the following proof is nearly identical to that for squares of [8].

Lemma 5. There exists no temperature 1 polygonal tile assembly system $T = (T, \sigma, 1)$ where for all $t \in T$, $t$ is an equilateral triangle, and a bit-reading gadget exists for $T$.

Lemma 6. There exists no temperature 1 polygonal tile assembly system $T = (T, \sigma, 1)$ where for all $t \in T$, $t$ is a regular hexagon, and a bit-reading gadget exists for $T$. 
Proof. We prove Lemmas 5 and 6 by contradiction. Also, since each will use exactly the same arguments, we will prove both simultaneously and note the single location in the proof where the shapes of the tiles is relevant. Therefore, assume that there exists a single-shape system $T = (T, \sigma, 1)$ such that $T$ has a bit-reading gadget. (Without loss of generality, assume that the bit-reading gadget reads from right to left and has the same orientation as in Definition 1.) Let $(t_x, t_y)$ be the coordinate of the tile $t$ from which the bit-reading paths originate (recall that it is the same coordinate regardless of whether or not a 0 or a 1 is to be read from $\alpha_0$ or $\alpha_1$, respectively). By Definition 1 it must be the case that if $\alpha_0$ is the only portion of $\alpha$ in the first quadrant to the left of $t$, then at least one path can grow from $t$ to eventually place a tile from $T_0$ at $x = 0$ (without placing a tile below $y = 0$ or to the right of $(t_x - 1)$). We will define the set $P_0$ as the set of all such paths which can possibly grow. Analogously, we will define the set of paths, $P_1$, as those which can grow in the presence of $\alpha_1$ and place a tile of a type in $T_1$ at $x = 0$. Note that by Definition 1 neither $P_0$ nor $P_1$ can be empty.

Since all paths in $P_0$ and $P_1$ begin growth from $t$ at $(t_x, t_y)$ and must always be to the left of $t$, at least the first tile of each must be placed in location $(t_x - 1, y)$. We now consider a system where $t$ is placed at $(t_x, t_y)$ and is the only tile in the plane (i.e. neither $\alpha_0$ nor $\alpha_1$ exist to potentially block paths), and will inspect all paths in $P_0$ and $P_1$ in parallel. If all paths follow exactly the same sequence of locations (i.e. they overlap completely) all the way to the first location where they place a tile at $x = 0$, we will select one that places a tile from $T_0$ as its first at $x = 0$ and call this path $p_0$, and one which places a tile from $T_1$ as its first at $x = 0$ and call it $p_1$. This situation will then be handled in Case (1) below. In the case where all paths do not occupy the exact same locations, then there must be one or more locations where paths branch. Since all paths begin from the same location, we move along them from $t$ in parallel, one tile at a time, until the first location where some path, or subset of paths, diverge. At this point, we continue following only the path(s) which take the clockwise-most branch. We continue in this manner, taking only clockwise-most branches and discarding other paths, until reaching the location of the first tile at $x = 0$. (Figures 15a and 16a show examples of this process.) We now check to see which type(s) of tiles can be placed there, based on the path(s) which we are still following. We again note that by Definition 1 some path must make it this far, and must place a tile of a type either in $T_0$ or $T_1$ there. If there is more than one path remaining, since they have all followed exactly the same sequence of locations, we randomly select one and call it $p'$. If there is only one, call it $p'$. Without loss of generality, assume that $p'$ can place a tile from $T_0$ at that location. This puts us in Case (2) below.

Case (1) Paths $p_0$ and $p_1$ occupy the exact same locations through all tile positions and the placement of their first tiles at $x = 0$. Also, there are no other paths which can grow from $t$, so, since by Definition 1 some path must be able to complete growth in the presence of $\alpha_0$, either must be able to. Therefore, we place $\alpha_0$ appropriately and select an assembly sequence in which $p_1$ grows,
(a) Example sets $P_0$ and $P_1$, with $p'$ traced with a red line. Red triangles represent branching points of paths, gold triangles represent overlapping points of different branches.

(b) An example of the growth of $p'$ (traced with a red line) blocked by $\alpha_1$. By first letting as much of $p'$ grow as possible, it is guaranteed that all other paths must be blocked from reaching $x = 0$.

Fig. 15: Failed bit-readers with equilateral triangles.

(a) Example sets $P_0$ and $P_1$, with $p'$ traced with a red line. Red hexagons represent branching points of paths, gold hexagons represent overlapping points of different branches.

(b) An example of the growth of $p'$ (traced with a red line) blocked by $\alpha_1$. By first letting as much of $p'$ grow as possible, it is guaranteed that all other paths must be blocked from reaching $x = 0$.

Fig. 16: Failed bit-readers with regular hexagons.
placing a tile from $T_1$ as its first at $x = 0$. This is a contradiction, and thus Case (1) cannot be true.

Case (2) We now consider the scenario where $\alpha_1$ has been placed as the bit-writer according to Definition 1 and with $t$ at $(t_x, t_y)$. Note that path $p'$ must now always, in any valid assembly sequence, be prevented from growing to $x = 0$ since it places a tile from $T_0$ at $x = 0$, while some path from $T_1$ must always succeed. We use the geometry of the paths of $T_1$ and path $p'$ to analyze possible assembly sequences.

We create a (valid) assembly sequence which attempts to first grow only $p'$ from $t$ (i.e. it places no tiles from any other branch). If $p'$ reaches $x = 0$, then this is not a valid bit-reader and thus a contradiction. Therefore, $p'$ must not be able to reach $x = 0$, and since the only way to stop it is for some location along $p'$ to be already occupied by a tile, then some tile of $\alpha_1$ must occupy such a location. This means that we can extend our assembly sequence to include the placement of every tile along $p'$ up to the first tile of $p'$ occupied by $\alpha_1$, and note that by the definition of the regular grid of equilateral triangle tiles, or of regular hexagon tiles, some tile of $p'$ must now have a side adjacent to some tile of $\alpha_1$. At this point, we can allow any paths from $P_1$ to attempt to grow. However, by our choice of $p'$ as the “outermost” path due to always taking the clockwise-most branches, any path in $P_1$ (and also any other path in $P_0$ for that matter) must be surrounded in the plane by $p'$, $\alpha_1$, and the lines $y = 0$ and $x = t_x$ (which they are not allowed to grow beyond), and thus cannot be connected and extend beyond that boundary. (Examples can be seen in Figures 15b and 16b.) Therefore, no path from $P_1$ can grow to a location where $x = 0$ without colliding with a previously placed tile or violating the constraints of Definition 1. (This situation is analogous to a prematurely aborted computation which terminates in the middle of computational step.) This is a contradiction that this is a bit-reader, and thus none must exist.

\[\square\]

E.2 Regular pentagons

Because regular pentagons don’t tessellate the plane, the proof that they can’t form bit-reading gadgets is slightly different than for equilateral triangles, squares, and regular hexagons. However, the fact that they can only bind in two relative rotations and the ratio of their side lengths to perimeters ensure that they are still unable to form bit-reading gadgets due to the fact that it is still impossible for one path of regular pentagons to be blocked from continued growth without trapping all other paths on one side. This means that the “outermost” path, along with any part of the bit-writer which blocks its full growth, can always prevent any inner paths from sufficient growth.

Lemma 7. There exists no temperature 1 polygonal tile assembly system $T = (T, \sigma, 1)$ where for all $t \in T$, $t$ is a regular pentagon, and a bit-reading gadget exists for $T$.

Proof. The proof of Lemma 7 is nearly identical to that for Lemmas 5 and 6 with the only slight change being due to the fact that regular pentagons
aren’t constrained to a single fixed grid. First, because of this we will slightly adapt Definition 1 so that rather than requiring tiles to be at specific discrete coordinates, they instead are constrained by lines in \( \mathbb{R}^2 \). For instance, we no longer require the bit-reader to grow a path to \( x \)-coordinate 0, but instead just beyond a set vertical line \( x = r \) for some \( r \in \mathbb{R} \). (without loss of generality we’ll assume \( x = r = 0 \) for that constraint.) This change is merely a technicality and does not affect the proof, and therefore, we will use the previous proof up to the point where Case (2) makes the argument that the regular grid of tiles ensures that the last tile which can be placed along \( p' \) must have an edge adjacent to a tile of \( \alpha_1 \). Due to the lack of such a grid, we will now only be able to guarantee that some portion of the next position of \( p' \), i.e. the location where \( \alpha_1 \) first prevents the addition of another tile (which we will now refer to as location \( p'_{\text{end}} \)), is occupied by a tile of \( \alpha_1 \) (whose location we will now refer to as \( p'_a \)). Referring to the location of the last tile which can be placed on \( p' \) as \( p'_{\text{end}} \), by the fact that \( p' \) would have been a connected path which included \( p'_b \), and that the tile at \( p_a \) prevents its placement, the location \( p'_b \) must consist of the area of a tile oriented so that it has an edge adjacent to \( p'_{\text{end}} \). Also, although the tiles at \( p'_a \) and \( p_{\text{end}} \) need not share an adjacent edge and there may in fact be a gap between them, \( p'_{\alpha} \) must overlap with \( p'_b \). (See Figure 17b for an example.)

![Diagram](image1.png)

(a) Example sets \( P_0 \) and \( P_1 \), with \( p' \) traced with a red line. Red pentagons represent branching points of paths, gold hexagons represent overlapping points of different branches.

![Diagram](image2.png)

(b) An example of the growth of \( p' \) (traced with a red line) blocked by \( \alpha_1 \). By first letting as much of \( p' \) grow as possible, it is guaranteed that all other paths must be blocked from reaching \( x \leq 0 \). The location outlined in dashed red represents the location of the first tile of \( p' \) which is blocked by \( \alpha_1 \).

**Fig. 17:** Failed bit-readers with regular pentagons.
At this point, we continue the direction of the previous proof and allow any paths from $P_1$ to attempt to grow. However, by our choice of $p'$ as the “outermost” path due to always taking the clockwise-most branches, any path in $P_1$ must be surrounded in the plane by $p'$, $\alpha_1$, and the lines $y = 0$ and $x = tx$ (which they are not allowed to grow beyond), with the only discontinuity being the possible gap consisting of the portion of $p'_b$ which is not occupied by the tile at $p'_a$. We prove that this gap must be insufficient to allow a path $p$ from $P_1$ to grow through using a simple case analysis. A key feature of regular pentagonal tiles is the fact that although their relative offsets are not fixed on a grid, their relative rotations are constrained to a total of only two orientations while allowing them to be connected to the same assembly.

![Diagram](image)

(a) Tile 2 has the same orientation as $p'_b$ and attaches at an offset slightly below
(b) Tile 2 has the same orientation as $p'_b$ and attaches at an offset slightly above
(c) Tile 2 has the opposite orientation as $p'_b$ and attaches with its nearest vertex below the bottom corner of $p'_{\text{end}}$ and $p'_b$
(d) Tile 2 has the opposite orientation as $p'_b$ and attaches with its nearest vertex above the bottom corner of $p'_{\text{end}}$ and $p'_b$

Fig. 18: A case analysis of why one path, $p'$, of regular pentagonal tiles cannot be blocked while allowing another, $p$, to grow through a gap. Let the yellow tile be at $p'_{\text{end}}$, the location of the last placed tile of path $p'$, the grey represent some blocking tile of $\alpha_1$, at $p'_{a}$ (which may be in either possible orientation), and the red dashed location be $p'_b$, the first tile of $p'$ prevented from being placed. The blue tiles represent a portion of path $p$ which attempts to grow from below to above $p'$, with the tiles labeled in order of their placements.
To prove the gap is insufficient for \( p \), we perform a case analysis as outlined in Figure 18. We first note that the blocker may never occupy space inside the black diagonal shown across a portion of the red dashed box, since that would leave a maximum distance of one side length for the gap throughout a portion of the gap, and for any pair of regular pentagonal tiles, the narrowest location is never less than that, occurring at the boundary of two adjacent tiles and immediately increasing on both sides of that. We now analyze the various cases.

In Figure 18a, having the tile at position 2 at the same orientation but an offset below \( p' \) requires that that tile fill the bottom edges of the location \( p' \), leaving the blocker only the top left edge through which to block. However, in order to allow the tile at location 3 to bind to the top right side, the tile at location 2 must be offset up and left in order not to collide with the yellow tile at \( p' \) (since the width of the pair of adjacent tiles increases on both sides of their adjacent edge), forcing it (or a portion of tile 3) to overlap with the blocker.

In order for the tile at location 3 to instead bind to the top left side of the tile at location 2, it would have to overlap with the blocker. This means that \( p \) would be blocked and the bit-reader fails, so this case must not be true.

In Figure 18b, having the tile at position 2 at the same orientation but an offset above \( p \) requires that that tile fill the entire right side of \( p \) in order to avoid the yellow tile at \( p' \), thus making it collide with the blocker and the bit-reader again fail.

In Figure 18c, having the tile at position 2 at the opposite orientation as \( p \) but with its southeast corner below the southwest corner of the tile at \( p' \) forces the tiles at positions 2 and 3 to cover all of the left side of \( p' \) and thus collide with the blocker, once again making the bit-reader fail.

In Figure 18d, having the tile at position 2 at the opposite orientation as \( p \) with its southwestern corner above the southwest corner of the tile at \( p' \) again requires that the tiles at positions 2 and 3 to cover the entire left side of \( p' \), colliding with the blocker and making the bit-reader fail.

The cases discussed, along with all others which are the same up to rotation, prevent the growth of path \( p \). Therefore, no path from \( P_1 \) can grow to a location past the line \( x \leq 0 \) without colliding with a previously placed tile or violating the constraints of Definition 1. (This situation is analogous to a prematurely aborted computation which terminates in the middle of computational step.) This is a contradiction that this is a bit-reader, and thus none must exist.

\[ \square \]

The combination of Lemmas 5, 6, 7, and Theorem 6.1 of [8] suffice to prove Theorem 10.

\section*{F Bit-reading Gadgets}

In this section, we give configurations that are then used to construct bit-reading gadgets for 1) single shape systems with regular polygonal tiles with 7 or more sides (See Section F.1), 2) 2-shaped systems with regular polygonal tiles for pairs...
of distinct polygons with 3 to 6 sides (See Section F.2.), and 3) single shaped systems with equilateral polygonal tiles with 4, 5, or 6 sides (See Section F.3.). Finally, in Section F.4 we give a bit-reading gadget for a single shaped system with tiles having the shape of an obtuse isosceles triangle. All of the configurations presented here will be used to obtain bit-reading gadgets that read bits from right to left. It should be noted that for all of the polygons considered here, configurations that yield left to right bit-reading gadgets can be obtained by simply reflecting the corresponding right to left configurations.

F.1 Single shape systems with regular polygonal tiles

In the following subsections, we give configurations that will be used to construct bit-reading gadgets for single shape systems with regular polygonal tiles with 7 or more sides. While the configurations presented here do not technically fit Definition 1 in Section C, we describe how to turn these configurations into bit-reading gadgets that do conform to that definition. In this section, we are concerned with showing how to use the geometry of polygonal tiles to ensure that our bit-reading gadgets properly read and write bits as described in Definition 1. Therefore, combining the results of this section with Section C, we show the following lemma.

Lemma 8. Let $P_n$ be a regular polygon with $n$ sides. Then, for all $n \geq 7$, there exists a single-shaped system $T_n = (T_n, \sigma_n)$ with shape $P_n$ such that a bit-reading gadget exists for $T_n$.

In order to prove Lemma 8, we first consider the cases where $n$ is 7, 8, 9, 13, or 14, since these cases are handled by giving a specific bit-reading gadget for each case. Second, we give bit-reading gadgets for the cases where $n$ is 10, 11, or 12. These cases are simpler than the former cases and are handled using a more generic approach. Finally, we give the bit-reading gadgets for the cases where $n \geq 15$. These cases are handled by using a single generic scheme for constructing the bit-reading gadgets for each case.

Tiles with 7, 8, 9, 13, or 14 sides In this section we give a description of the bit-reading gadget for heptagonal tiles and give a brief example of a calculation that shows that certain tiles do not overlap. Figure 19 gives a depiction of a bit-reader for heptagonal tiles.

In Figure 19 the gray tiles represent the bit writer tiles (representing either 0 or 1), while the white tiles are the bit reader tiles. In our construction, we ensure that we have an assembly sequence such that the gray tiles of a bit-reading gadget bind before any white tiles. Figure 19b depicts the case in which a 1 has previously been written and is then read. In this case, we observe that the bit writer tiles prevent the formation of the path of tiles depicted in 19a from $R$ to $T_1$, ensuring that a tile is a tile binds to the glue $g_1$, resulting in a 1 being read. Moreover, since the configuration of Figure 19b consists of abutting heptagonal tiles with non-overlapping interiors, we see that with appropriately
(a) A 0 is read, and a 1 cannot be read by mistake since the tile \( B \) prevents a heptagonal tile from attaching via the glue labeled \( g_1 \).

(b) A 1 is read. This time a 0 cannot be read by mistake since the tile \( B \) prevents growth of a path of heptagonal tiles that attach via the glue labeled \( g_0 \). Note that some of this path may form, but \( B \) prevents the entire path from assembling, and thus prevents a 0 from being read.

Fig. 19: A connected bit-gadget consisting of heptagonal tiles.
defined glues, the bit writer configuration and the bit reader configuration are valid assemblies. We can also see that no two tiles of the bit writer configuration and the bit reader configuration have overlapping interiors; this ensures that these two assemblies can be part of the same larger assembly.

Similarly, Figure 19a depicts the case in which a 0 has previously been written and is being read. Though much of this configuration consists of abutting heptagonal tiles with non-overlapping interiors, it is not clear that all of the heptagonal tiles have non-overlapping intersection. For example, it is indeed the case that \( R \) and \( T \) have non-overlapping intersection. (It turns out that they do share a portion of an edge.) but it is not clear that the interiors of these tiles do not overlap on some tiny set of points. Moreover, it is not clear that a tile could not attach to the glue \( g \). Therefore, we must calculate the distance between these tiles to show that, with appropriately defined glues, the bit reader configuration is a valid assembly, and that no two tiles of the bit writer configuration and the bit reader configuration have overlapping interiors.

Referring to Figure 19a, we will first show that the tile labeled \( R \) does not prevent the binding of the tile labeled \( T_1 \) or the tile labeled \( T_2 \). Let \( c \) denote the center of the tile \( R \), \( c_1 \) denote the center of \( T_1 \), and \( c_2 \) denote the center of \( T_2 \). Then, to calculate \( c_1 \) and \( c_2 \) relative to \( c \), we assume that \( R \) has standard orientation and is centered at the origin. Following the path of tiles from \( R \) to \( T_1 \) and summing the appropriate roots of unity, we obtain the polynomials

\[
c_1 = \omega^6 - \omega^3 + \omega - \omega^2 + 1 - \omega^4 + \omega^5 - \omega^2 + \omega^4 - \omega^5 + 1 - \omega^2 + \omega^3 + 1 - \omega + \omega^2 + 1 - \omega^3 - \omega^6 + \omega^2
\]

Note that \( c_2 = c_1 - \omega^6 \). By simplifying \( c_1 \), we get

\[
c_1 = 1 + \omega - \omega^2 - \omega^3 + 2\omega^4 + \omega^5 - 2\omega^6.
\]

Then, as multiplying by \( \omega \) corresponds to rotating by \( 2\pi/7 \), it is enough to show that \( \text{Re}(\omega^2 c_1) \geq 1 \), and to see this, consider the following.

\[
\omega^2 c_1 = \omega^2 + \omega^3 - \omega^4 - \omega^5 + 2\omega^6 + \omega^7 - 2\omega^8
\]

\[
= \omega^2 + \omega^3 - \omega^4 - \omega^5 + 2\omega^6 + 1 - 2\omega
\]

\[
= \omega^2 + \omega^3 - \omega^4 - \omega^5 + 2\omega^6 + 1 - 2\omega^6
\]

\[
= 1 + (\omega^2 - \omega^3) + (\omega^3 - \omega^4) + 2(\omega^6 - \omega^7)
\]

Finally, since \((\omega^2 - \omega^3), (\omega^3 - \omega^4), \) and \(2(\omega^6 - \omega^7)\) are purely imaginary, we see \( \text{Re}(\omega^2 c_1) = 1 \). It follows that the intersection of the interiors of \( R \) and \( T_1 \) is empty. The remainder of the distance calculations are given in Section 4.1.1.

For tiles consisting of regular polygons with 8, 9, 13, or 14 sides we give the bit-reading gadgets and calculations in Section 4.1.1.

Tiles with 10, 11, or 12 sides In the cases where tiles consist of regular polygons with 10, 11, or 12 sides, bit-reading gadgets are relatively simple to construct. Figure 20 depicts the configurations that we will use to construct our bit-reading gadgets for each case. Note that since each polygonal tile of these configurations is adjacent to another tile, we need only show that for each configuration depicted in Figure 20 of the two exposed glues, \( g_0 \) and \( g_1 \) of the
tile $R$, a tile can only attach to one of these glues depending on the position of the tile $B$ in the figure. In other words, for each configuration depicted in Figure 20, we show that in the top configuration, $B$ prevents a tile from binding to $g_1$, and that in the bottom configuration, $B$ prevents a tile from binding to $g_0$.

Like the bit-reading gadgets themselves, the calculations used to show the correctness of these bit-reading gadgets are relatively simple when compared to the previous cases. For example, for decagonal tiles, in top configuration depicted in Figure 20a, to show that $B$ prevents a tile from binding to $g_0$, note that a polygon centered at $c_2$ and a polygon centered at $c_3$ overlap. Let $\omega$ be the $10^{th}$ root of unity $e^{\frac{2\pi}{10}}$. Note that relative to $c_2$, $c_3 = \omega + \omega^9 - 1$. Hence, $c_4 = \omega + \omega^9 - 1 = 2 \text{Re}(\omega) - 1 = 2 \cos\left(\frac{2\pi}{10}\right)$. Then the distance $d$ from $c_3$ to $c_4$ satisfies $d = |2 \cos\left(\frac{2\pi}{10}\right) - 1| < .62$, and therefore the intersection of the interiors of a decagon centered at $c_3$ and a decagon centered at $c_2$ is nonempty. Hence, a decagonal tile cannot bind to the glue $g_0$. The remaining calculation for the decagonal tiles case as well as the calculations for the hendecagonal and dodecagonal cases are given in Section H.1.

**Tiles with 15 or more sides** In the cases where tiles consist of regular polygons with 15 or more sides, we give a general scheme for obtaining bit-reading gadgets for each case. Figure 21 depicts the bit-reading gadgets for each case. For the top configurations of Figure 21, note that since each polygonal tile of these bit-reading gadgets is adjacent to another tile, we need only show that for each top configuration depicted in Figure 21 of the two exposed glues, $g_0$ and $g_1$, of the tile $R$, $B$ prevents a tile from binding to $g_0$. In the bottom configurations of Figure 21, we not only need to show that $B$ prevents a tile from binding to $g_1$, but we must also show that $B$ does not prevent a tile (the tile centered at $c_2$ in the bottom configurations for Figure 21) from binding to the tile that binds to $g_0$. The latter statement ensures that when we use the bit-reading gadgets...
obtained from these configurations to simulate a Turing machine, in the case that a 0 is read by attaching a tile to \( g_0 \), \( B \) does not prevent further growth of an assembly.

![Diagram](image)

**Fig. 21:** (a), (b) and (c) each depict two configurations of polygonal tiles which represents either a 0 (bottom) or a 1 (top).

Now, consider a polygon \( P_n \) with \( n \geq 15 \) sides and let \( \omega \) be the \( n^{th} \) root of unity \( e^{\frac{2\pi i}{n}} \). Then, the general scheme for constructing a bit-reading gadget falls into two cases. First, if \( n \) is odd (the cases where \( n \) is even are similar), relative to a tile with negated orientation (the polygon labeled \( R \) in the configurations in Figure 21), the two configurations that give rise to the bit-reading gadget are as follows. Let \( k \) be such that \( n = 2k + 1 \) (\( n = 2k \) if \( n \) is even). Referring to the top configurations of Figure 21. To “write” a 1, the configuration is obtained by centering a blocker tile with negated orientation, labeled \( B \) in the top configurations of Figure 21, at \(-\omega^{n-1} + \omega^{k+1}\) (whether \( n \) is even or odd) relative to \( R \). Then to “read” a 1, \( R \) exposes two glues \( g_1 \) and \( g_0 \) such that if a tile binds to \( g_1 \), it will have standard orientation and be centered at \(-\omega^{n-1}\) (whether \( n \) is even or odd) and if a tile that binds to \( g_0 \), it will have standard orientation and be centered at \(-1\). We will show that \( B \) will prevent this tile from binding. This gives the configuration depicted in the top figures of Figure 21. Now, referring to the bottom configurations of Figure 21, to “write” a 0, the configuration is obtained by centering a blocker tile with negated orientation, labeled \( B \) in the bottom configuration of Figure 21, at \(-1 + \omega^{k-1} (-1 + \omega^{k-2} \text{ if } n \text{ is even}) \) relative to \( R \). In this case, we will show that \( B \) prevents a tile from binding to \( g_1 \). In addition, we place a glue on the tile that binds to \( g_0 \) that allows for another tile to bind to it so that its center is at \( c_2 = -1 + \omega^{k-2} \) (\( c_2 = -1 + \omega^{k-2} \) if \( n \) is even) relative to \( R \). This gives the configuration depicted in the bottom figures of Figure 21a and Figure 21c. Moreover, we show that neither \( R \) nor \( B \) prevent the binding of this tile.

In order to perform the calculations used to show the correctness of these bit-reading gadgets, we consider the cases where \( n \) is even and where \( n \) is odd.
Here we give brief versions of the calculations when $n$ is odd. For more detail and calculations for the case where $n$ is even, see Section H.1.

Suppose that $n = 2k + 1$. We now refer to the bottom configurations of Figure 21a. To show that a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap, consider the case where $k$ is odd (the case where $k$ is even is similar). Note that relative to $c_0$, $c_1 = 1$ and $c_2 = \omega^{k-1}$. Then the distance $d_n$ from $c_1$ to $c_2$ satisfies the following equation.

$$d_n^2 = \left(1 - \cos\left(\frac{(k - 1)\pi}{n}\right)\right)^2 + \sin^2\left(\frac{(k - 1)\pi}{n}\right)$$

Substituting $k = \frac{n-1}{2}$ for $k$ and simplifying, we obtain $d_n^2 = 2 + 2 \sin\left(\frac{3\pi}{2n}\right)$. It is well known that for regular polygons with $n$ sides and apothem $\frac{1}{2}$, the circumradius is given by $\frac{1}{\cos\left(\frac{\pi}{n}\right)}$. Hence, to show that a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap, we show that $d_n > \frac{1}{\cos\left(\frac{\pi}{n}\right)}$ for $n \geq 15$. To see this, note that $\cos^2\left(\frac{\pi}{2n}\right) d_n^2 = 2 \cos^2\left(\frac{\pi}{n}\right) (1 + \sin\left(\frac{3\pi}{2n}\right))$. Then for $n \geq 15$, $2 \cos^2\left(\frac{\pi}{n}\right) (1 + \sin\left(\frac{3\pi}{2n}\right)) > 2 \cos^2\left(\frac{\pi}{4}\right) = 1$. It then follows that $d_n > \frac{1}{\cos\left(\frac{\pi}{n}\right)}$.

Therefore, $d_n$ is greater than twice the circumradius of our polygons. Hence, a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap.

To show that a polygon centered at $c_3$ and a polygon centered at $c_4$ overlap, note that relative to $c_3$, $c_3 = -1 + \omega^{k-1}$ and $c_4 = -\omega^{n-1}$. Therefore, the distance $d_n$ from $c_3$ to $c_4$ is satisfies the equation

$$d_n^2 = \left(-1 + \cos\left(\frac{2(k - 1)\pi}{n}\right) + \cos\left(\frac{2(n - 1)\pi}{n}\right)\right)^2 + \sin^2\left(\frac{2(k - 1)\pi}{n}\right) + \sin^2\left(\frac{2(n - 1)\pi}{n}\right)$$

Substituting $k = \frac{n-1}{2}$ for $k$ and simplifying, we obtain,

$$d_n^2 = 1 + 2 \left(2 \sin^2\left(\frac{\pi}{n}\right) \left(1 - 2 \cos\left(\frac{\pi}{n}\right)\right)\right).$$

Note that for each $n > 2$, $d_n^2 < 1$. To see this, it suffices to show that

$$2 \sin^2\left(\frac{\pi}{n}\right) \left(1 - 2 \cos\left(\frac{\pi}{n}\right)\right) < 0.$$

This follows from the fact that $2 \sin^2\left(\frac{\pi}{n}\right) > 0$ and $1 - 2 \cos\left(\frac{\pi}{n}\right) < 0$ for $n > 2$.

Now, since for each $n > 2$, $d_n^2 < 1$, we see that $d_n < 1$. Since the length of the apothem for each tile is assumed to be $\frac{1}{2}$, we can conclude that a polygon centered at $c_3$ and a polygon centered at $c_4$ must overlap.

**F.2 2-shaped systems with regular polygonal tiles**

In this section we describe bit-reading gadgets for 2-shaped systems whose tile-set consists of two distinct regular polygons. We assume that the edges of all
polygonal tiles have the same length. The bit-reading gadgets that we give here are normalized on-grid bit-readers.

**Lemma 9.** Let $P_n$ and $Q_m$ be a regular polygons with $n$ and $m$ sides of equal length. Then, for all $n \geq 3$ and $m \geq 3$ such that $n \neq m$, there exists a 2-shaped system $T_{n,m} = (T_{n,m}, \sigma_{n,m})$ with shapes $P_n$ and $Q_m$ such there a bit-reading gadget exists for $T_{n,m}$.

Fig. 22: A connected bit-gadget consisting of tiles shaped like a regular triangle or square.

(a) A 1 is read. This time a 0 cannot be read by mistake since the tile $B$ prevents growth of a path of tiles that attach via the glue labeled $g_0$.

(b) A 0 is read, and a 1 cannot be read by mistake since the tile $B$ prevents a tile from attaching via the glue labeled $g_1$.

Fig. 22: A connected bit-gadget consisting of tiles shaped like a regular triangle or square.

(a) and (b) of Figure 22 depict bit-reading gadgets which give a scheme for “writing a bit” as growth proceeds from left to right, and “reading a bit” as growth proceeds from right to left. To write a bit, we can define unique glues that enforce the assembly of the path of tiles (light gray tiles in (a) and (b)) of Figure 22, starting from the tile labeled $B_0$ and ending at a tile labeled $B_2$ in (a) and (b). Assuming that the light gray tiles are part of an existing assembly, to read a bit, we define unique glues that enforce the (dark gray tiles in (a) and (b)) starting from the tile labeled $R_0$ and ending with the tile labeled $R_1$. Then, $R_1$ exposes two glues labeled $g_0$ and $g_1$ in Figure 22. Now, depending on whether an assembly which represents a 0 is present or an assembly which represents a 1 is present, either a triangular tile with a glue labeled $g_1$ binds to $R_1$ via the glue $g_1$ exposed by $R_1$ (depicted in Figure 22a) or a square shaped tile with a glue labeled $g_0$ binds to $R_1$ via the glue $g_0$ exposed by $R_1$ (depicted in Figure 22b).
In the former case, denote the triangular tile which binds to \( R_1 \) by \( R_2 \); this tile is labeled \( R_2 \) in Figure 22a. Then, we can define glues that allow the tiles \( R_i \) for \( i = 3, 4, 5, 6 \) or 7 to bind in that order as depicted in Figure 22a. Finally, we define a set of tiles that form the path of tiles from \( R_7 \) to \( R_8 \). The latter case, depicted in Figure 22b, is similar. In this case, a square tile (labeled \( R_2 \)) binds to \( g_0 \). We define this tile such that the path of tiles from \( R_2 \) to \( R_4 \) assembles. Note that the square tile labeled \( R_3 \) ensures that the triangular tiles along this path of tiles from \( R_3 \) to \( R_4 \) are on-grid. In particular, \( R_4 \) is on-grid. Lastly, we refer to each configuration in Figure 22 and note that relative to the underlying grid (shown as dashed lines), \( B_0, B_2, R_0 \) and \( R_8 \) in (a) and respectively \( B_0, B_2, R_0 \) and \( R_4 \) in (b) are on-grid and in the same location. It is straightforward to see that such configurations can be extended to give a normalized on-grid bit-reading gadget that conforms to Definition 1.

Constructions for normalized on-grid bit-reading gadgets for pairs of regular polygons with sides \( m \) and \( n \) where \( 3 \leq m \leq 6, 5 \leq n \leq 6 \) and \( m \neq n \) are similar and are given in Section H.2.

**F.3 Single shaped systems with equilateral polygonal tiles**

In this section we describe bit-reading gadgets for single-shaped systems whose tileset consists of an equilateral polygon. The bit-reading gadgets that we give here are normalized on-grid bit-readers. Note that for polygons with 7 or more sides, Lemma 8 implies the following lemma. Hence, we need only show Lemma 10 for equilateral polygons with 4, 5, or 6 sides. Therefore, we give normalized on-grid bit-reading gadgets for all three cases showing the following lemma. It should be noted that while the general grid construction given in Section 5 pertain to regular polygons. Similar techniques can be used to obtain grids for the equilateral polygonal tiles in this section. The grids themselves are depicted using dashed lines in the figures of this section.

**Lemma 10.** For all \( n \geq 4 \), there exists an equilateral polygon \( P_n \) with \( n \) sides and a single-shaped system \( T_n = (T_n, \sigma_n) \) shape \( P_n \) such a bit-reading gadget exists for \( T_n \).

(a) and (b) of Figure 23 depict bit-reading gadgets which give a scheme for “writing a bit” as growth proceeds from left to right, and “reading a bit” as growth proceeds from right to left. To write a bit, we can define unique glues that enforce the assembly of the path of tiles (light gray tiles in (a) and (b) of Figure 23) starting from the tile labeled \( B_0 \) and ending at a tile labeled \( B_2 \) in (a) and (b). Assuming that the light gray tiles are part of an existing assembly, to read a bit, we define unique glues that allow \( R_0, R_1 \) and \( R_2 \) to bind in that order. Then, \( R_2 \) exposes two glues labeled \( g_0 \) and \( g_1 \) in Figure 23. Now, depending on whether an assembly which represents a 0 is present or an assembly which represents a 1 is present, either a quadrilateral tile with a glue labeled \( g_1 \) binds to \( R_2 \) via the glue \( g_1 \) exposed by \( R_2 \) (depicted in Figure 23a) or a quadrilateral tile with a glue labeled \( g_0 \) binds to \( R_2 \) via the glue \( g_0 \) exposed by \( R_2 \) (depicted
(a) A 0 is read, and a 1 cannot be read by mistake since the tile $B$ prevents a quadrilateral tile from attaching via the glue labeled $g_1$.

(b) A 1 is read. This time a 0 cannot be read by mistake since the tile $B$ prevents growth of a path of quadrilateral tiles that attach via the glue labeled $g_0$.

Fig. 23: A connected bit-gadget consisting of quadrilateral tiles. This figure also depicts the tile shape.
in Figure 23b). In the former case, denote the quadrilateral tile which binds to $R_2$ by $R_3$; this tile is labeled $R_3$ in Figure 23a. Then, we can define glues that allow the tiles $R_i$ for $3 \leq i \leq 10$ to bind in that order as depicted in Figure 23a. Moreover, we note that $B_1$ prevents a tile from binding to $g_0$. The latter case, depicted in Figure 23b, is similar. In this case, a quadrilateral tile (labeled $R_2$) binds to $g_0$. We define this tile such that the path of tiles from $R_2$ to $R_4$ assembles. In the case of Figure 23b, we also note that $B_1$ prevents a tile from binding to $g_1$. Finally, we note that relative to the underlying grid (shown as dashed lines in (a) and (b) of Figure 23), this configuration can then be used to obtain a normalized on-grid bit-reading gadget.

Constructions for normalized on-grid bit-reading gadgets for equilateral polygons with sides 5 or 6 sides are similar and are given in Section H.3.

F.4 A single shaped system with triangular tiles

In this section we describe bit-reading gadgets for single-shaped systems whose tile set consists of a particular obtuse isosceles triangle. We assume that the edges of all triangular tiles have the same length. The bit-reading gadgets that we give here are normalized on-grid bit-readers. Again, it should be noted that while the general grid construction given in Section 5 pertain to regular polygons. Similar techniques can be used to obtain grids for the triangular tiles in this section. The grids themselves are depicted using dashed lines in the figures of this section.

Lemma 11. There exists an obtuse isosceles triangle $P$ and a single-shaped system $T = (T, \sigma)$ with shape $P$ such a bit-reading gadget exists for $T$.

Figure 24 depicts the configurations that give rise to bit-reading gadgets for single-shaped systems whose tiles have the shape of an obtuse isosceles triangle. As in Section F.3 one can see that these configurations can be used to obtain a normalized on-grid bit-reading gadget.

G Building Normalized Bit-reading Gadgets

We now show that given a bit-reading gadget from proceeding section formed by a regular polygon $P$ with grid $g_\alpha$, we can form an on grid bit-reading gadget. In order to show this, we first show how the individual bit-writers can be grown in an on grid manner (with the bit reader that reads these writers also on grid), and then we show how to find positions common to these bit-writers so that up to translation, the bit writer start and end in the same place. Before we begin our construction, we introduce a couple of definitions. We denote the location of the center of a tile $P$ in the complex plane by $c(P)$. We say that a tile $P$ is $x$-centered on grid $g_\alpha$ provided that $c(P) = c(P')$ and $P$ and $P'$ have the same orientation for some tile $P' \in g_\alpha$. 
Fig. 24: Bit-reading gadget configuration for tiles with the shape of an irregular triangle.
**Constructing On Grid Bit-writer Configurations**  The $\alpha_0$ on grid bit writer will consist of three parts which we call: 1) a blocker subconfiguration, 2) an east shifting subconfiguration and 3) a west shifting subconfiguration. The three subconfigurations are all formed by modifying a “base” configuration which we describe now. The base configuration is formed by modifying the assembly obtained when the bit-reading gadget described in Section F “reads a 0”.

If the bit-reading gadget for $P$ is simple (e.g. those shown in Figures 20 and 6), we first extend the bit writing portion of the gadget in the following way. To begin, observe that the bit writer portion of the bit reading gadget will consist of a tile with negated orientation which we will call $B$. Note that by the construction of these simple bit reading gadgets, we can always place a tile which has standard orientation at a position of $\omega^{\lfloor \frac{3}{4} \rfloor}$ relative to $B$. After placing this tile, we continue placing tiles so that we form a path of tiles from $B$ such that the last tile placed in this path is the northernmost tile in the bit reading gadget configuration and has standard orientation (see Figure 25b). Next we grow a path of tiles from $B$ that extends south so that the last tile placed in this path is the southernmost tile in the bit reading configuration as shown in Figure 25b.

![Fig. 25: A simple bit reading gadget (which “read a 0”) and its extension (which will form our base configuration). The darkly shaded tiles are the bit writer portion of the bit reading gadget.](image)

We say that the first tile to be placed in the bit-writer subconfiguration of the bit-reading gadget is the northernmost “end tile” in the path. The other “end tile” in the path we refer to as the last tile to be placed in the bit-writer subconfiguration. Also, recall that the tile $R$ in the bit reading gadget is the tile...
from which the bit reader grows. To construct the base configuration, we simply remove the tiles in the configuration which do not lie on either the path from the first tile in the bit-writer to the tile \( R \) or the path from the last tile in the bit-writer to the tile \( R \). Furthermore, we extend a path from the first tile to be placed in the bit-writer portion of the bit-reading gadget so that the last tile placed in this path has negated orientation and the westernmost tile in the bit reading gadget configuration. Call this configuration \( C_{\alpha} \).

Let the tile \( t_s \) represent the westernmost tile of the set of southernmost tiles in the bit-writer portion of the configuration \( C_{\alpha} \). We consider two cases: 1) the tile \( t_s \) has negated orientation and 2) the tile \( t_s \) has standard orientation. In case 1, we add a tile in standard orientation to the configuration at location \(-\omega^{\lfloor \frac{3}{4} \rfloor}\) relative to the tile \( t_s \). We know that this is still a valid configuration by the construction of the bit reading gadgets in the previous section and the assumption that \( t_s \) is the westernmost tile of the set of southernmost tiles. Note that after this modification we are now in case 2. In the case that \( t_s \) has standard orientation, we translate \( C_{\alpha}\) so that the tile \( t_s \) is 1-centered on the grid \( g_{\alpha}\). We denote the bounding box of \( C_{\alpha}\) by \( B_{\alpha}\) and the dimensions of \( B_{\alpha}\) by \( m_B \times n_B\).

Now, let \( C_{\omega}\) be the configuration obtained by taking a copy of \( C_{\alpha}\) and removing all tiles which do not lie on the shortest path from \( t_s \) to \( R\). For clarity we denote the tile \( t_s \) in \( C_{\alpha}\) by \( t_{se}\). Translate this configuration so that it has the following properties: 1) the tile \( t_{se}\) is 1-centered on the grid \( g_{\alpha}\), 2) \( \text{Re}(c(t_{se})) - \text{Re}(c(t_s)) \geq 5\), and 3) \( \text{Im}(c(t_s)) - \text{Im}(c(t_{se})) \geq n_b\).

Define the tile \( t_w\) to be the westernmost tile of \( C_{\alpha}\). Translate the configurations \( C_{\alpha}\) and \( C_{\alpha_{se}}\) so that they remain in the same positions relative to each other and the tile \( t_w\) is 4-centered on the grid \( g_{\alpha}\). We now make a copy of configuration \( C_{\alpha}\), which we call \( C_{\alpha_w}\), and denote the tile \( t_w\) in \( C_{\alpha_w}\) by \( t_{ww}\). We translate the configuration \( C_{\alpha_w}\) so that its location meets the following requirements: 1) the tile \( t_{ww}\) is 4-centered on the grid \( g_{\alpha}\), 2) \( \text{Re}(c(t_{ww})) - \text{Re}(c(t_w)) \geq n_B + 5\), and 3) \( \text{Im}(c(t_w)) - \text{Im}(c(t_{ww})) \geq m_B + 5\). Call this configuration \( C_{\alpha_w}'\).

The blocker subconfiguration consists of a modified version of the configuration \( C_{\alpha}\). Namely, it consists of the configuration \( C_{\alpha}\) with all the tiles which do not lie on the minimal path from \( t_w\) to \( t_s\) removed. We leave these extra tiles in the figures in the hopes that it will make the proof of correctness clearer. The east shifting subconfiguration is given by \( C_{\alpha_{se}}\) and the west shifting subconfiguration is given by \( C_{\alpha_{ww}}\).

**Connecting the Bit-writer Subconfigurations** Intuitively, we connect the blocker configuration to the east shifting configuration in the following way. We shift the three configurations so that they remain in the same positions relative to each other, and the tile \( t_s\) is 1-centered. Note that by construction, the tile \( t_{se}\) lies at least 5 tiles to the right of \( t_s\). Thus, we can grow an almost straight line of tiles, which all lie on grid, until there is a tile which lies south of \( t_s\) in the path. Call this path \( p_{se}\). We then grow a path on grid from the last tile placed in \( p_{se}\) that attaches to the southernmost side of the tile \( t_s\). An example of this can be found in Figure 27a.
Fig. 26: The three configurations and their positions relative to each other.
Similarly, to attach the blocker configuration to the west shifting configuration, we first shift the two unconnected configurations (note there are now only two unconnected configurations now since the blocker configuration and the east shifting configuration are now attached) so that they remain in the same positions relative to each other, and the tile $t_w$ is 4-centered on the grid. Then we grow an on grid path of tiles from $t_n$ to the west (while keeping the path as straight as possible) until the path has tiles which lie to the west of $t_nw$ at which time the path turns (while still on grid) and grows south until it attaches to $t_nw$. An example of this can be found in Figure 27b.

More formally, to connect the configurations $C_\alpha$ to $C_\alpha e$ in the configuration $C''$, we grow a path in the following manner. The first tile is placed with negated orientation and 3-centered so that it completely shares a common edge with $t_s$. We then grow a period path of tiles to the south with the tiles in the same positions and grid locations as the path of tiles in Figure 27a. This repeats until a 1-centered tile is placed so that it has the same imaginary part as tile $t_{se}$. Once this occurs, we grow a periodic path of appropriately positioned tiles to the east in the same positions and grid locations as the path of east growing tiles in Figure 27a. We do this until the 2-centered tile completely shares an edge with the tile $t_{se}$ as shown in Figure 27a. We call this configuration $C_e$.

To connect the configurations $C_\alpha$ to $C_\alpha w$ in $C_e$, a path is grown from $C_\alpha$ to $C_\alpha w$ as follows. First, we shift the configuration $C_e$ so that the tile $t_w$ is 4-centered. Note that this also means the tile $t_{ww}$ is also 4-centered. We then grow a periodic path of 1-centered, 2-centered, 6-centered, 4-centered, 1-centered, 3-centered, 5-centered, and 4-centered tiles to the west (as shown in Figure 27b) until a 4-centered tile is placed so that it has the same real part as the tile $t_{ww}$. Once this occurs, we grow the period pattern south shown in Figure 27b until the 1-centered tile in our path completely shares a common edge with $t_{ww}$. Call this configuration $C'_e$.

Now we describe how to grow out “arms” from the bit writer that are on grid which will allow the bit writers to connect to each other. First, we translate the configuration $C''$ so that the tile $R$ in $C_\alpha$ is 4 centered. Note that this will imply the $R$ tiles in the configurations $C_\alpha$ and $C_\alpha w$ are also 4-centered as shown in Figure 28a. We then place a tile such that it has negated orientation, 3-centered, and both the southernmost tile and east most tile in the configuration $C''$ (call this tile $t_{wb}$). Likewise, we also place a tile such that it has standard orientation, it is 6-centered, and both the southernmost tile and easternmost tile in the configuration $C''$ (call this tile $t_{eb}$). Next, we place tiles on grid so that a path of tiles is formed from the $R$ tile in $C_\alpha w$ to the 3-centered tile placed above as shown in Figure 28b. Similarly, we place tiles on grid so that a path of tiles is formed from the $R$ tile in $C_\alpha e$ to the 6-centered tile placed above. Call this configuration $C'$.

We construct $\alpha_1$ in a manner similar to our construction of $\alpha_0$. The only difference in our construction of $\alpha_1$ will be that the configuration obtained from the bit reading gadget “reading a 0” will be used as our base configuration.
(a) Connecting $C_{\alpha_e}$ to $C_{\alpha}$.

(b) Connecting $C_{\alpha_w}$ to $C_{\alpha}$.

Fig. 27: Connecting the configurations.
(a) Positioning the configurations so that the $R$ tile is on grid.

(b) Growing the final paths of the bit writer configuration and removing the non-bit-writer portion of the configuration $\alpha$. We refer to this configuration as the $\alpha_0$ bit-writer.

Fig. 28: Completing the bit writer.
Normalizing Bit-writers Now that we have constructed on grid bit reading gadgets, we can describe the construction of normalized bit-writers.

Construction of the normalized bit-writers begins by laying down the configurations $C_{\alpha_0}$ and $C_{\alpha_1}$ in the plane so that the tile labeled $R$ in each configuration (see above for the description of $R$) lies centered at the same point. Next, we remove all tiles in the two configurations except for the tiles $t_{wb}$ and $t_{eb}$ in each bit writer. We now place two new extremal tiles. The first tile we place should be both the southernmost and westernmost tile in the configuration as well as 3-centered. Denote this tile $t_{\text{max}w}$. The location of the second tile’s center should have the same imaginary part as the location of the center of the tile $t_{\text{max}w}$. In addition, this tile, which we denote $t_{\text{max}e}$ should be the easternmost tile in the configuration. See Figure 30 for an example.

Now, we consider the configuration obtained above with all tiles contributed by $C_{\alpha_1}$ removed. We place a connected path of tiles from the tile $t_{wb}$ to the tile $t_{\text{max}w}$ as shown in Figure 31a. Note that this path of tiles is such that none of the interior points of tiles overlap and every tile is connected to some other tile in the path by a completely shared edge. Similarly, we place tiles so as to form a path from the tile $t_{eb}$ to the tile $t_{\text{max}w}$ which is also shown in Figure 31a. These paths of tiles are then attached to configuration $C_{\alpha_0}$ in the same manner they are attached to the extremal tiles in the current configuration to form the configuration for the normalized $\alpha_0$ bit writer (shown in Figure 32a).

We also repeat this same process for the configuration obtained by considering the configuration in Figure 30 with all tiles contributed by $C_{\alpha_0}$ removed which yields Figure 31b. After “copying and pasting” these paths, we obtain the configuration for the normalized $\alpha_1$ bit writer which is shown in Figure 32b.

Shifting on Grid after the Read Call the last tile placed by the bit reader $T_1$. We now describe how the bit reader shifts back on grid after “reading a bit”. This part of the construction is very similar to the construction of the on grid bit writers in Section C. For our shifting configuration we will use the configuration obtained by removing all tiles in the bit reading configuration except for the tiles that lie on the path from the tile $T_1$ to the tile $R$ (where tiles $T_1$ and $R$ are as described above in Section F). Without loss of generality, we assume that $T_1$ has standard orientation since if it is not, we can add one more tile to the path so that the last tile placed in the bit reader path is in standard orientation. We then construct an on grid bit reader in a manner similar to the way the on grid bit writers were constructed in Section C.

Proof of Correctness To see that the configurations above, are indeed on grid bit reading gadgets (and thus assemblies) we make three claims: 1) every tile in the configuration completely shares an edge with another tile in the configuration and the configuration is connected, 2) the interiors of all the tiles in the configurations are pairwise disjoint, and 3) the beginning and end tiles are on grid as well as the $R$ tile. After we see that these claims are true, then we can easily give a system which contains a bit reading gadget.
(a) An example schematic of an $\alpha_0$ bit-writer.

(b) An example schematic of an $\alpha_1$ bit-writer.

Fig. 29: Completing the bit writer.

Fig. 30: The extremal points of the bit writer configurations (lightly shaded) and the newly created extremal points (darkly shaded).
Fig. 31: Growing a path of tiles from the old extremal points to the new ones.
Fig. 32: The normalized bit writers.
The first claim follows immediately from our construction. The construction ensured that every tile placed was next to a pre-existing tile in the assembly and in the proper orientation. The second claim also follows from the construction since we were careful to place subconfigurations sufficiently far away from each other so that there is no overlap and paths can be grown between them without overlapping.

To see claim 3, observe that the $R$ tiles in all of the subconfigurations lie in the same position relative to some polyform on the grid (see Figure 28a). Consequently, once we connect the subconfigurations and shift $R$ so that it is on grid, all of the $R$ tiles in the subconfigurations are on grid. Thus when the “arms” of the bit writer are grown, they start and end on grid with respect to the tile $R$. Hence, the beginning and end tiles are on grid as well as the $R$ tile.

To see that we can create a system which contains a bit reading gadget using our normalized bit writers, note that we can grow a path of tiles from the last tile placed in the normalized bit writer so that it starts the growth of a bit reader at an appropriate position in relation to the bit writer. Using this notion, Figure 33 shows an example schematic of the complete bit reading gadget which results from reading a particular bit. The system shown can be constructed by placing appropriate glues on the tiles so that they come together as shown.

Fig. 33: The complete bit reading gadget reading a particular bit. The arrow in this picture points to the seed of the system.

H Technical Appendix

In the following sections we will use this technique for computing the positions of the centers of polygonal tiles in order to show that the bit gadgets that we construct are indeed valid bit gadgets.

H.1 Systems with tiles shaped like a single regular polygon

In this section, we present the bit-reading gadgets for tiles shaped like a single regular polygon and the relevant calculation to show that these bit-reading gadgets are valid. Throughout this section we will use complex number to analyze
configurations of polygonal tiles. This idea is presented in Section 4. Many of these calculations rely on well known properties of complex numbers and regular polygons. In particular, for a complex number $z$, we use the equations $2\Re(z) = z + z^{-1}$ and $2\Im(z) = z - z^{-1}$. We also apply Euler’s identity $(e^{i\theta} = \cos(\theta) + i\sin(\theta))$ when needed. Moreover, for a regular polygon $P_n$ with $n$ sides and apothem $s$ (which we assume for all of the regular polygons considered here), the diameter $d_n$ of $P_n$ is given by the following equation which will often be used to show that two polygons do not overlap.

$$d_n = \frac{1}{2\cos\left(\frac{\pi}{n}\right)}$$

**A bit gadget for heptagonal tiles** Now that we have a means of computing the exact positions of the centers of polygonal tiles, we give a bit-reader gadget that works for heptagonal tiles at temperature-1. Figure 34 gives a depiction of this bit-reader. Given this bit-reader, the burden of proof is two fold. 1) We must calculate the distances of the tiles in the bit-reader assembly in order to show that when a 1 is read, a 0 cannot be read and vice versa, and 2) we must show that these gadgets assemble in regular (grid-like) positions. In this section we will handle the first burden of proof, and show the second burden in Section 6.

In Figure 34, the gray tiles represent a “written” bit (either 0 or 1), while the white tiles are “reading” this bit. We ensure that the assembly sequence of a bit-gadget is such that all of the gray tiles bind before any white tiles. Referring to Figure 34(a), we will first show that the tile labeled $R$ in does not prevent the binding of the tile labeled $T_1$ or the tile labeled $T_2$.

Let $s$ denote the center of the tile $R$, $c_1$ denote the center of $T_1$, and $c_2$ denote the center of $T_2$. This is depicted in Figure 35. Then, to calculate $c_1$ and $c_2$ relative to $s$, we assume that $R$ is in standard orientation. Following the path of tiles lying on the dotted line in Figure 35 and summing the appropriate roots of unity, we obtain the polynomials $c_1 = \omega^0 - \omega^3 + \omega - \omega^4 + 1 - \omega^4 + \omega - \omega^3 + 1 - \omega^2 + \omega^5 - \omega^2 + \omega^4 - \omega^6 + \omega^4 - \omega + \omega^4 - 1 + \omega^3 - \omega^6 + \omega^2$ and $c_2 = c_1 - \omega^6$. By simplifying $c_1$, we get $c_1 = 1 + \omega - \omega^2 - \omega^3 + 2\omega^4 + \omega^5 - 2\omega^6$.

First, as multiplying by $\omega$ is a rotation by $2\pi/7$, it is enough to show that $\Re(\omega^2 c_1) \geq 1$, and to see this, consider the following.

$$\omega^2 c_1 = \omega^2 + \omega^3 - \omega^4 - \omega^5 + 2\omega^6 + \omega^7 - 2\omega^8$$
$$= \omega^2 + \omega^3 - \omega^4 - \omega^5 + 2\omega^6 + 1 - 2\omega$$
$$= \omega^2 + \omega^3 - \omega^4 + 2\omega^6 + 1 - 2\omega$$
$$= 1 + (\omega^2 - \omega^4) + (\omega^3 - \omega^5) + 2(\omega^6 - \omega^8)$$

Then since $(\omega^2 - \omega^4)$, $(\omega^3 - \omega^5)$, and $2(\omega^6 - \omega^8)$ are imaginary, we see $\Re(\omega^2 c_1) = 1$. Therefore, the heptagon with negated orientation centered at $c_1$ and the heptagon in standard orientation centered at $s$ do not overlap. Note that since $\Re(\omega^2 c_1) = 1$, it may be that these two heptagons partially share an edge, however, the intersection of their interiors is empty.
(a) A 0 is read, and a 1 cannot be read by mistake since the tile $B$ prevents a heptagonal tile from attaching via the glue labeled $g_1$.

(b) A 1 is read. This time a 0 cannot be read by mistake since the tile $B$ prevents growth of a path of heptagonal tiles that attach via the glue labeled $g_0$. Note that some of this path may form, but $B$ prevents the entire path from assembling, and thus prevents a 0 from being read.

Fig. 34: A connected bit-gadget consisting of heptagonal tiles.

Fig. 35: A possible configuration of the bit-reader given in Figure 34. We must show that the heptagonal tiles centered at $c_1$ and $c_2$ do not overlap the tile centered at $s$. 
To show that the heptagon, $H_{c_2}$, with standard orientation centered at $c_2$ and the heptagon, $H_s$, with negated orientation centered at $s$ do not overlap, note that $c_2 = 1 + \omega - \omega^2 - \omega^3 + 2\omega^4 + \omega^5 - 3\omega^6$. Then, one can approximate $|c_2|$ and observe that $|c_2| > 1.11 > \frac{1}{\cos(\frac{\pi}{7})}$. Hence the distance from $s$ to $c_2$ is greater than twice the diameter of one of these heptagonal tiles. Therefore, $H_{c_2}$ and $H_s$ do not overlap.

Fig. 36: A possible configuration of the bit-reader given in Figure 34. We must show that the heptagonal tiles centered at $c_1$ and $c_2$ do not overlap those centered at $b_1$ and $b_2$.

Referring to Figure 36 relative to $b_1$, $c_1 = -\omega + \omega^4 - \omega + \omega^5 - \omega^2 + 1 - \omega^4 + \omega - \omega^4 + \omega - \omega^6 + \omega^2$, and $c_2 = c_1 - \omega^6$. Simplifying, $c_1 = 1 - \omega^4 + \omega^5 - \omega^6$.

To show that a heptagonal tile in negated orientation centered at $b_1$ and a heptagonal tile in negated orientation centered at $c_1$ do not overlap, it suffices to show that $\text{Re}(c_1) > = \frac{1}{2} + \frac{1}{2 \cos(\frac{\pi}{7})}$. Hence, it is enough to show that $\text{Re}(c_1) = 1 - \cos\left(\frac{8\pi}{7}\right) + \cos\left(\frac{10\pi}{7}\right) - \cos\left(\frac{12\pi}{7}\right) = \frac{1}{2} + \frac{1}{2 \cos(\frac{\pi}{7})}$. Equivalently, we show $1 - 2 \cos\left(\frac{8\pi}{7}\right) + 2 \cos\left(\frac{10\pi}{7}\right) - 2 \cos\left(\frac{12\pi}{7}\right) = \frac{1}{2 \cos(\frac{\pi}{7})}$. To see this, observe

$$2 = -2 \cos(\pi)$$
$$= -(e^{\pi i} + e^{-\pi i})$$
$$= -e^{\pi i} - e^{-\pi i} + e^{\frac{2\pi i}{7}} - e^{-\frac{2\pi i}{7}} + e^{\frac{\pi i}{7}} - e^{-\frac{\pi i}{7}}$$
$$= e^{\frac{2\pi i}{7}} - e^{-\pi i} - e^{\frac{\pi i}{7}} + e^{-\frac{2\pi i}{7}} + e^{\frac{\pi i}{7}} - e^{-\frac{\pi i}{7}}$$
$$= e^{\frac{2\pi i}{7}} - e^{-\pi i} - e^{\frac{13\pi i}{7}} + e^{-\frac{2\pi i}{7}} + e^{\frac{\pi i}{7}} - e^{-\frac{\pi i}{7}}$$
$$= e^{\frac{2\pi i}{7}} - e^{-\pi i} - e^{\frac{13\pi i}{7}} + e^{-\frac{2\pi i}{7}} + e^{\frac{\pi i}{7}} - e^{-\frac{\pi i}{7}}$$
$$+ e^{-\frac{2\pi i}{7}} - e^{-\frac{13\pi i}{7}} + e^{\frac{\pi i}{7}} - e^{-\frac{13\pi i}{7}} - e^{\frac{2\pi i}{7}} - e^{-\frac{2\pi i}{7}}$$
$$= \left(e^{\frac{2\pi i}{7}} + e^{-\frac{2\pi i}{7}}\right)\left(1 - e^{\frac{2\pi i}{7}} - e^{-\frac{2\pi i}{7}} + e^{\frac{2\pi i}{7}} - e^{-\frac{2\pi i}{7}} - e^{\frac{2\pi i}{7}} - e^{-\frac{2\pi i}{7}}\right)$$
The last equality gives
\[ 1 - e^{\frac{8\pi i}{7}} - e^{\frac{-2\pi i}{7}} + e^{\frac{10\pi i}{7}} - e^{\frac{-10\pi i}{7}} - e^{\frac{12\pi i}{7}} - e^{\frac{-12\pi i}{7}} = \frac{2}{e^{\frac{\pi i}{7}} + e^{\frac{-\pi i}{7}}} \]

In other words, \( 1 - 2 \cos \left(\frac{8\pi}{7}\right) + 2 \cos \left(\frac{10\pi}{7}\right) - 2 \cos \left(\frac{12\pi}{7}\right) = \frac{1}{\cos \left(\frac{\pi}{7}\right)} \), which was what we wanted. Therefore, a heptagonal tile in negated orientation and centered at \( b_1 \), and a heptagonal tile in negated orientation and centered at \( c_1 \) do not overlap.

From Figure 36, it is now clear that a heptagonal tile in negated orientation and centered at \( b_1 \), and a heptagonal tile in standard orientation and centered at \( c_2 \) do not overlap, and that a heptagonal tile in standard orientation and centered at \( b_2 \), and a heptagonal tile in standard orientation and centered at \( c_2 \) do not overlap.

Fig. 36: A possible configuration of the bit-reader given in Figure 34. We must show that the heptagonal tile centered at \( a \) overlaps the tile centered at \( b \).

Now, referring to Figure 37, we must show that a heptagonal tile, \( H_a \), in negated orientation and centered at \( a \), and a heptagonal tile, \( H_b \), in negated orientation and centered at \( b \) overlap. Note that relative to \( a \), \( b = -\omega^4 + \omega^6 - \omega^3 + \omega - \omega^4 + 1 - \omega^4 + \omega - \omega^3 + 1 - \omega^2 + \omega^5 - \omega^2 + \omega^4 - \omega^6 + \omega^4 - \omega + \omega^4 - 1 + \omega^3 - \omega + \omega^4 - 1 + \omega^2 - \omega^5 + \omega - \omega^4 + \omega \). We can simplify \( b \) to obtain \( b = \omega - \omega^2 - \omega^3 + 2\omega^4 - \omega^6 \). Then we approximate \( |b| \) to show that \( |b| < 1 \). Therefore \( H_a \) and \( H_b \) must overlap. Given these calculations, we can obtain a bit-reading gadget for systems whose tiles have the shape of a heptagon.

Octagonal Tile Assembly Figure 38 depicts two possible configurations of a bit-reading gadget construction for single-shaped systems with octagonal tiles, the gray tiles represent “bit-writer” tiles (representing either 0 or 1), while the white tiles are the “bit-reader” tiles. We ensure that the assembly sequence of a bit-gadget is such that all of the gray tiles bind before any white tiles. Referring to Figure 38a, we will first show that the tiles labeled \( R \) and \( B \) do not prevent
(a) A 0 is read, and a 1 cannot be read by mistake since the tile $B$ prevents an octagonal tile from attaching via the glue labeled $g_1$.

(b) A 1 is read. This time a 0 cannot be read by mistake since the tile $B$ prevents growth of a path of octagonal tiles that attach via the glue labeled $g_0$. Note that some of this path may form, but $B$ prevents the entire path from assembleing, and thus prevents a 0 from being read.

Fig. 38: The configurations for a bit-reading gadget consisting of octagonal tiles.

the binding of the tile labeled $T_1$ or the tile labeled $T_2$. Then we will show that the tile labeled $B$ prevents an octagonal tile from binding to the glue labeled $g_1$.

When analyzing even sided polygons, note that we can always assume that each polygonal tile has the standard orientation. Let $T_c$ denote the octagonal tile centered at $c$ and let $T_{c_1}$ denote the octagonal tile centered at $c_1$ as shown in Figure 39.

To show that $T_c$ and $T_{c_1}$ do not overlap, let $\omega$ now denote $e^{\frac{2\pi}{8}}$ and note that relative to $c$, $c_1$ is given by the following equation.

\[
c_1 = 13\omega^7 + \omega^5 + 8\omega^4 + \omega^2 + 2\omega^3 + 7\omega^2
= 8\omega^2 + 2\omega^3 + 8\omega^4 + \omega^5 + 13\omega^7
\]

Then, after multiplying by $\omega$ we need only show that $\text{Im}(\omega c_1) \leq -1$. To see this, note that $\omega c_1 = 8\omega^3 + 2\omega^4 + 8\omega^5 + \omega^6 + 13\omega^8$. Then, since $\omega^8 = 1$, $\omega^2 = i$, $\omega^4 = -1$, and $\omega^3 = \omega^{-5}$, we see that $\omega c_1 = 11 + 8(2\text{Re}(\omega^3)) - i$, and hence, $\text{Im}(\omega c_1) = -1$. Therefore, $T_c$ and $T_{c_1}$ do not overlap.

To show that $T_c$ and $T_{c_2}$ do not overlap, note that $c_2 = c_1 + \omega^2$. Then, after multiplying $c_2$ by $\omega$ we need only show that $\text{Re}(\omega c_2) \leq -1$. To see that this inequality holds, consider the following.
Fig. 39: A possible configuration of the bit-reader given in Figure 38. We must show that the octagonal tiles centered at $c_1$ and $c_2$ do not overlap those centered at $b_1$ and $b_2$.

\[
\text{Re}(\omega c_2) = \text{Re}(\omega c_1 + \omega^3) = \text{Re}(11 - i + 8(2 \text{Re}(\omega^3)) + \omega^3)
\]

\[
= \text{Re}(11 + 17 \text{Re}(\omega^3)) = 11 - 17\frac{\sqrt{2}}{2}
\]

\[
< 11 - 17\frac{1.414}{2} < -1
\]

Then, since $\text{Re}(\omega c_2) \leq -1$, we see that $T_{c_1}$ and $T_{c_2}$ do not overlap. Therefore, $T_c$ does not overlap $T_{c_1}$ and $T_{c_2}$ do not overlap. We now show that an octagonal tile, $T_{c_1}$ say, with center $c_1$ and an octagonal tile, $T_{b_1}$ say, with center $b_1$ do not overlap. It will then also be clear that an octagonal tile with center $c_1$ or $c_2$ and an octagonal tile with center $b_1$ or $b_2$ do not overlap. To see that $T_{c_1}$ and $T_{c_2}$ do not overlap, note that relative to $c_1$, $b_1 = 7\omega^6 + 2\omega^7 + \omega^6 + 2\omega^4 + 3\omega^3 + \omega + 7\omega^2 + 1$. It suffices to show that $\text{Re}(b_1) = -1$. Then we see that $\text{Re}(b_1) = 1 + \frac{\sqrt{2}}{2} - 3\frac{\sqrt{2}}{2} - 2 + 2\frac{\sqrt{2}}{2}$. Hence, $\text{Re}(b_1) = -1$, and an octagonal tile with center $c_1$ and an octagonal tile with center $b_1$ do not overlap.

Now, referring to Figure 40 in remains to be shown that an octagon with center $a$ and an octagon with center $b$ overlap. That is, an octagonal tile (in an existing assembly) centered at $b$ prevents the binding of an octagonal tile centered at $a$. To see this, note that relative to $a$, $b = 1 + 13\omega^7 + \omega^5 + 10\omega^4 + 3\omega^3 + \omega + 7\omega^2 + 1$. Simplifying $b$ gives $b = 2 + \omega + 7\omega^2 + 3\omega^3 + 10\omega^4 + \omega^5 + 13\omega^7$. Then one can check that $|b| < 1$. Given these calculations, we can obtain a bit-reading gadget for systems whose tiles have the shape of an octagon.

**Nonagonal Tile Assembly** Fig. 41 depicts two possible configurations of a bit-reading gadget construction for single-shaped systems with nonagonal tiles, the gray tiles represent a “bit-writer” tiles (representing either 0 or 1), while the white tiles are the “bit-reader” tiles. We ensure that the assembly sequence of a bit-gadget is such that all of the gray tiles bind before any white tiles. Referring to Figure 41a, we will first show that the tiles labeled $R$ and $B$ do not prevent the binding of the tile labeled $T_1$ or the tile labeled $T_2$. Then we will show that the tile labeled $B$ prevents an octagonal tile from binding to the glue labeled $g_1$. 
Fig. 40: A configuration of the bit-reader given in Figure 38. We must show that the octagonal tile centered at $a$ overlaps the tile centered at $b$.

(a) A 0 is read, and a 1 cannot be read by mistake since the tile $B$ prevents a nonagonal tile from attaching via the glue labeled $g_1$.

(b) A 1 is read. This time a 0 cannot be read since the tile $B$ prevents growth of a path of nonagonal tiles that attach via the glue labeled $g_0$. Note that some of this path may form, but $B$ prevents the entire path from assembling, and thus prevents a 0 from being read.

Fig. 41: The configurations for a bit-reading gadget consisting of nonagonal tiles.
Referring to Figure 42, let $T_c$ be a nonagonal tile with negated orientation centered at $c$ and let $T_{c_1}$ be a nonagonal tile with negated orientation centered at $c_1$. We first show that that $T_c$ and $T_{c_1}$ do not overlap. Let $\omega$ now denote $e^{\frac{5\pi}{9}}$.

![Fig. 42: A possible configuration of the bit-reader given in Figure 41. We must show that the nonagonal tiles centered at $c_1$ and $c_2$ do not overlap those centered at $c$, $b_1$, and $b_2$.](image)

Note that relative to $c$, $c_1 = -\omega^4 + \omega^8 - \omega^3 + \omega^6 - \omega^2 + \omega^4 - \omega^7 + \omega^2 - 1 + \omega^3$. Simplifying $c_1$ gives $c_1 = -1 + \omega^8 + \omega^6 - \omega^7$. Then, after multiplying by $\omega^{-1}$ (which corresponds to rotating the Figure 42 clockwise by $\frac{2\pi}{9}$), it suffices to show that $\text{Re}(\omega^{-1}c_1) = -\frac{1}{2} - \frac{1}{2\cos\left(\frac{\pi}{9}\right)}$. To see this, first note that $\omega^{-1}c_1 = \omega^5 - \omega^6 + \omega^7 - \omega^8$. Therefore, $\text{Re}(\omega^{-1}c_1) = \cos\left(\frac{10\pi}{9}\right) - \cos\left(\frac{12\pi}{9}\right) + \cos\left(\frac{14\pi}{9}\right) - \cos\left(\frac{16\pi}{9}\right)$. Hence, it suffices to show that

$$\text{cos}\left(\frac{10\pi}{9}\right) - \text{cos}\left(\frac{12\pi}{9}\right) + \text{cos}\left(\frac{14\pi}{9}\right) - \text{cos}\left(\frac{16\pi}{9}\right) = -\frac{1}{2} - \frac{1}{2\cos\left(\frac{\pi}{9}\right)}.$$ 

To see this, consider the following equations.

$$-2 = e^{\frac{5\pi}{9}} + e^{-\frac{5\pi}{9}} + e^{\pi i} + e^{-\pi i} - e^{\frac{5\pi}{9}} - e^{-\frac{5\pi}{9}}$$

$$= e^{\frac{5\pi}{9}} + e^{-\frac{5\pi}{9}} + e^{\frac{2\pi i}{9}} + e^{-\frac{2\pi i}{9}} - e^{\frac{17\pi i}{9}} - e^{-\frac{17\pi i}{9}}$$

$$= e^{\frac{5\pi}{9}} + e^{\frac{11\pi i}{9}} + e^{-\frac{2\pi i}{9}} - e^{-\frac{13\pi i}{9}} - e^{-\frac{11\pi i}{9}} + e^{\frac{15\pi i}{9}} + e^{-\frac{13\pi i}{9}} - e^{\frac{15\pi i}{9}} - e^{-\frac{17\pi i}{9}}$$

$$+ e^{-\frac{5\pi}{9}} + e^{\frac{2\pi i}{9}} + e^{-\frac{17\pi i}{9}} - e^{-\frac{11\pi i}{9}} - e^{-\frac{13\pi i}{9}} + e^{\frac{15\pi i}{9}} + e^{-\frac{13\pi i}{9}} + e^{\frac{15\pi i}{9}} - e^{-\frac{16\pi i}{9}} - e^{-\frac{15\pi i}{9}} - e^{-\frac{17\pi i}{9}}$$

$$= \left(e^{\frac{5\pi}{9}} + e^{-\frac{5\pi}{9}}\right)$$

$$\times \left(1 + e^{\frac{10\pi i}{9}} + e^{\frac{10\pi i}{9}} - e^{\frac{12\pi i}{9}} - e^{\frac{12\pi i}{9}} + e^{\frac{14\pi i}{9}} + e^{-\frac{14\pi i}{9}} - e^{\frac{16\pi i}{9}} - e^{\frac{16\pi i}{9}} - e^{\frac{17\pi i}{9}} - e^{\frac{17\pi i}{9}}\right)$$
Therefore, \(-\frac{2}{e^{\pi i/9} + e^{-\pi i/9}} = 1 + e^{10\pi i/9} + e^{-10\pi i/9} - e^{12\pi i/9} - e^{-12\pi i/9} + e^{14\pi i/9} + e^{-14\pi i/9} - e^{16\pi i/9} - e^{-16\pi i/9}\). Using the identity \(\cos(\theta) = \frac{e^{i\theta} + e^{-i\theta}}{2}\), we can see that
\[-1 - \frac{1}{\cos(\frac{\pi}{9})} = 2 \cos \left(\frac{10\pi i}{9}\right) - 2 \cos \left(\frac{12\pi i}{9}\right) + 2 \cos \left(\frac{14\pi i}{9}\right) - 2 \cos \left(\frac{16\pi i}{9}\right)\]. Therefore, \(T_c\) and \(T_{c_1}\) do not overlap.

Now we let \(T_{b_1}\) denote a nonagonal tile with negated orientation centered at \(b_1\) and show that \(T_{b_1}\) and \(T_{c_1}\) do not overlap. Relative to \(c_1\), \(b_1 = -\omega^3 + \omega^6 - 1 + \omega^2\). It suffices to show that \(\text{Re}(\omega^{-1}b_1) < -\frac{1}{2} - \frac{1}{2 \cos(\pi/9)}\), which we can numerically verify is true by approximating each side of the inequality.

Similarly, we let \(T_{b_2}\) denote a nonagonal tile with standard orientation centered at \(b_2\) and show that \(T_{b_2}\) and \(T_{c_1}\) do not overlap. Relative to \(c_1\), \(b_2 = -\omega^3 + \omega^6 - 1 + \omega^2 - \omega^7\). Then, it suffices to show that \(\text{Re}(b_2) = -1\). To see this, note that \(b_2 = -1 - (\omega^3 - \omega^{-3}) + (\omega^2 - \omega^{-2})\). Since \(\omega^3 - \omega^{-3}\) and \(\omega^2 - \omega^{-2}\) are imaginary, \(\text{Re}(b_2) = -1\). Therefore, \(T_{c_1}\) and \(T_{b_2}\) do not overlap. Similarly, we can see that a nonagonal tile centered at \(c_2\) that is in standard orientation and a nonagonal tile centered at \(b_2\) that is in standard orientation do not overlap.

![Figure 43: A configuration of the bit-reader given in Figure 41. We must show that the nonagonal tile centered at \(a\) overlaps the tile centered at \(b\).](image)

Now, referring to Figure 43 it remains to be shown that a nonagonal tile, which we will denote by \(T_a\), centered at \(a\) that is in standard orientation and a nonagonal tile, which we will denote by \(T_b\), centered at \(b\) that is in standard orientation overlap. Relative to \(a\), \(b = 1 - \omega^3 + \omega^8 - \omega^3 + \omega^6 - \omega^2 + \omega^4 - \omega^7 + \omega^2 - 1 + \omega^6 - 1 + \omega^2 - \omega^7\). Simplifying \(b\) gives \(b = -1 + \omega^2 - \omega^3 + 2\omega^6 - 2\omega^7 + \omega^8\). Then we can approximate \(|b|\) to see that \(|b| < 1\). Therefore, \(T_a\) and \(T_b\) overlap.

**Polygonal Tile Assembly with 10, 11, or 12 Sided Regular Polygonal Tiles**  In the cases where tiles consist of regular polygons with 10, 11, or 12 sides, bit-reading gadgets are relatively simple to construct. Figure 44 depicts the bit-reading gadgets for each case. Note that since each polygonal tile of
these bit-reading gadgets abuts another tile, we need only show that for each configuration depicted in Figure 44, of the two exposed glues, $g_0$ and $g_1$ of the tile $R$, a tile can only attach to one of these glues depending on the position of the tile $B$ in the figure. In other words, for each configuration depicted in Figure 44, we show that the intersection of the interiors of a polygon with the same shape, position and orientation as $B$ and a polygon with the same shape, position and orientation of the gray tile’s position and orientation.

For decagonal tiles, let $\omega = e^{\frac{2 \pi i}{10}}$ and consider Figure 44a. To show that this gives a valid bit-reader, we first show that using the top assembly depicted in the top figure of Figure 44a, a polygon centered at $c_2$ and a polygon centered at $c_3$ overlap. Note that relative to $c_1$, $c_3 = -1$ and $c_2 = \omega^4 + \omega^6$. Hence, $c_2 = \omega^4 + \omega^{-4} = 2 \Re(\omega^4) = 2 \cos\left(\frac{4\pi}{10}\right)$. Then the distance $d$ from $c_3$ to $c_2$ satisfies $d = | -1 - 2 \cos\left(\frac{4\pi}{10}\right) | < .62$.

Secondly, we show that in the bottom figure of Figure 44a, a polygon centered at $c_3$ and a polygon centered at $c_4$ overlap. Relative to $c_4$, $c_3 = \omega^9 - 1 + \omega^2 - 1$. Hence, $c_3 = -2 + \omega^2 + \omega^9$. Then, $|c_3| = (-2 + \cos\left(\frac{4\pi}{10}\right) + \cos\left(\frac{12\pi}{10}\right))^2 + (\sin\left(\frac{4\pi}{10}\right) + \sin\left(\frac{12\pi}{10}\right))^2 < .91$.

For hendecagonal tiles, let $\omega = e^{\frac{2 \pi i}{11}}$ and consider Figure 44b. To show that this gives a valid bit-reader, we first show that using the top assembly depicted in the top figure of Figure 44b, a polygon centered at $c_2$ and a polygon centered at $c_3$ overlap. Note that relative to $c_3$, $c_2 = 1 - \omega^{10} + \omega^6$. Hence, $|c_2|^2 = (1 - \cos\left(\frac{20\pi}{11}\right) + \cos\left(\frac{12\pi}{11}\right))^2 + (- \sin\left(\frac{20\pi}{11}\right) + \sin\left(\frac{12\pi}{11}\right))^2 < .71$.

Fig. 44: (a), (b) and (c) each depict two configurations of polygonal tiles which represents either a 0 (bottom) or a 1 (top).
Secondly, we show that in the bottom figure of Figure 44b, a polygon centered at \( c_2 \) and a polygon centered at \( c_1 \) do not overlap. Relative to \( c_1 \), \( c_2 = -1 + \omega^2 \). Then, \[ |c_2|^2 = (-1 + \cos(\frac{4\pi}{11}))^2 + \sin^2(\frac{4\pi}{11}) > \frac{1}{\cos(\frac{\pi}{11})}. \]

For dodecagonal tiles, let \( \omega = e^{\frac{2\pi i}{12}} \) and consider Figure 44c. To show that this gives a valid bit-reader, we first show that using the top assembly depicted in the top figure of Figure 44c, a polygon centered at \( c_2 \) and a polygon centered at \( c_3 \) overlap. Note that relative to \( c_3 \), \( c_2 = 1 + \omega^5 + \omega^7 \). Hence, \[ |c_2|^2 = (1 + \cos(\frac{10\pi}{12}) + \cos(\frac{14\pi}{12}))^2 + (\sin(\frac{10\pi}{12}) + \sin(\frac{14\pi}{12}))^2 < .54. \]

Secondly, we show that in the bottom figure of Figure 44c, a polygon centered at \( c_2 \) and a polygon centered at \( c_1 \) do not overlap. Relative to \( c_1 \), \( c_2 = -1 + \omega^2 \). Then, it suffices to show that \( \omega^2 c_2 = -1 \). Note that
\[
\omega^2 c_2 = -\omega^2 + \omega^4 = \omega^{-4} + \omega^4 \\
= 2 \Re(\omega^4) = 2 \cos(\frac{8\pi}{12}) \\
= 2 \cos(\frac{2\pi}{3}) = -1
\]

(a) A 0 is read, and a 1 cannot be read by mistake since the tile \( B \) prevents a tridecagonal tile from attaching via the glue labeled \( g_1 \).

(b) A 1 is read. This time a 0 cannot be read by mistake since the tile \( B \) prevents growth of a path of tridecagonal tiles that attach via the glue labeled \( g_0 \). Note that some of this path may form, but \( B \) prevents the entire path from assembling, and thus prevents a 0 from being read.

Fig. 45: The configurations for a bit-reading gadget consisting of tridecagonal tiles.

**Tridecagonal Tile Assembly** Figure 45 depicts two possible configurations of a bit-reading gadget construction for single-shaped systems with tridecagonal tiles, the gray tiles represent a “bit-writer” tiles (representing either 0 or 1), while the white tiles are the “bit-reader” tiles. We ensure that the assembly
sequence of a bit-gadget is such that all of the gray tiles bind before any white tiles. Referring to Figure 45a, we will first show that the tiles labeled \( R \) and \( B \) do not prevent the binding of the tile labeled \( T_1 \) or the tile labeled \( T_2 \). Then we will show that the tile labeled \( B \) prevents an octagonal tile from binding to the glue labeled \( g_1 \).

![Fig. 46: A possible configuration of the bit-reader given in Figure 45. We must show that the nonagonal tiles centered at \( c_1 \) and \( c_2 \) do not overlap those centered at \( c \) and \( b \).](image)

We now refer to Figure 46 and let \( \omega = e^{2\pi i/13} \). Let \( T_c \) denote the tridecagonal tile with negated orientation centered at \( c \) and let \( T_{c_1} \) denote the tridecagonal tile with negated orientation centered at \( c_1 \). To show that \( T_c \) and \( T_{c_1} \) do not overlap, note that relative to \( c \), \( c_1 \) is given by

\[
c_1 = -\omega^5 + 1 - \omega^5 + \omega^{11} - \omega^6 + \omega^{11} - \omega^2 + \omega^5 - \omega^{12} + \omega^5 - \omega^{12} + \omega^6 - \omega^9 + \omega^2 \text{ and } c_2 = c_1 - \omega^9.
\]

Simplifying \( c_1 \), we obtain

\[
c_1 = -2\omega^{12} + 2\omega^{11} - \omega^9 + \omega^6 - \omega + 1.
\]

Then by approximating \( |c_1| \) we can see that

\[
|c_1| > 1.3 > \frac{1}{\cos\left(\frac{\pi}{13}\right)}.
\]

Therefore, \( T_c \) and \( T_{c_1} \) do not overlap.

Now let \( T_{c_2} \) denote the tridecagonal tile with standard orientation centered at \( c_2 \). Since \( c_2 = c_1 - \omega^9 \), we see that

\[
c_2 = -2\omega^{12} + 2\omega^{11} - 2\omega^9 + \omega^6 - \omega + 1.
\]

Then we approximate \( |c_2| \) to show that

\[
|c_2| > 1.21 > \frac{1}{\cos\left(\frac{\pi}{13}\right)}.
\]

Therefore, \( T_c \) and \( T_{c_2} \) do not overlap.

Let \( T_b \) denote the tridecagonal tile with standard orientation centered at \( b \). Then, relative to \( b \),

\[
c_1 = \omega^7 - \omega^2 + \omega^5 - \omega^2 + \omega^7 - \omega^6 + \omega^{10} - \omega^7 + \omega - \omega^6 + \omega^{10} - \omega^7 + \omega^3 - \omega^9 + \omega^2.
\]

We can simplify \( c_1 \) to obtain

\[
c_1 = 2\omega^{10} - \omega^9 - \omega^6 + \omega^3 - 2\omega^2 + \omega.
\]

Also note that \( c_2 = c_1 - \omega^9 \).

Then, we approximate \( |c_1| \) to show that

\[
|c_1| > 1.06 > \frac{1}{\cos\left(\frac{\pi}{13}\right)}.
\]

Therefore, \( T_b \) and \( T_{c_1} \) do not overlap. Similarly, \( |c_2| > 1.04 > \frac{1}{2} + \frac{1}{2\cos(\pi/13)} \), and so \( T_b \) and \( T_{c_1} \) do not overlap.

Now, referring to Figure 47, it remains to be shown that a tridecagonal tile, which we will denote by \( T_a \), centered at \( a \) that is in standard orientation and a
Fig. 47: A configuration of the bit-reader given in Figure 45. We must show that the tridecagonal tile centered at \( a \) overlaps the tile centered at \( b \).

tridecagonal tile, which we will denote by \( T_b \), centered at \( b \) that is in standard orientation overlap. Relative to \( b \),

\[
a = \omega^7 - \omega^2 + \omega^5 - \omega^2 + \omega^7 - \omega^5 - \omega^2 + \omega^7 - \omega^6 + \omega^{10} - \omega^7 + \omega^3 - \omega^6 + \omega^{12} - \omega^5 \\
+ \omega^{12} - \omega^5 + \omega^2 - \omega^5 + \omega - \omega^5 + \omega^2 - 1 + \omega^3 - \omega^{12} \\
= -1 + 2\omega - 2\omega^2 + \omega^3 + \omega^5 - 2\omega^6 + 2\omega^{10} - 2\omega^{11} + \omega^{12}
\]

Then we can approximate \(|a|\) to see that \(|a| < 1\). Therefore, \( T_a \) and \( T_b \) overlap.

**Tetradecagonal Tile Assembly** Figure 48 depicts two possible configurations of a bit-reading gadget construction for single-shaped systems with tetradecagonal tiles, the gray tiles represent a “bit-writer” tiles (representing either 0 or 1), while the white tiles are the “bit-reader” tiles. We ensure that the assembly sequence of a bit-gadget is such that all of the gray tiles bind before any white tiles. Referring to Figure 48a, we will first show that the tiles labeled \( R \) and \( B \) do not prevent the binding of the tile labeled \( T_1 \) or the tile labeled \( T_2 \). Then we will show that the tile labeled \( B \) prevents an octagonal tile from binding to the glue labeled \( g_1 \).

We now refer to Figure 49 and let \( \omega = e^{\frac{2\pi i}{14}} \). Let \( T_c, T_{c_1}, T_{c_2}, T_{b_1}, \) and \( T_{b_2} \) denote the tridecagonal tile with standard orientation centered at \( c, c_1, c_2, b_1, \) and \( b_2 \) respectively. Then, to show that \( T_c \) and \( T_{c_1} \) do not overlap, note that relative to \( c, c_1 \) is given by \( c_1 = c_1 = 3\omega^{12} + \omega^{10} + \omega^8 + \omega^6 + 2\omega^5 + \omega^2 \). Then by approximating \(|c_1|\) we can see that \(|c_1| > 1.2 > \frac{1}{\cos(\frac{\pi}{14})}\). Therefore, \( T_c \) and \( T_{c_1} \) do not overlap. Moreover, \( c_2 = c_1 + \omega^4 \). Then, consider the following.
(a) A 0 is read, and a 1 cannot be read by mistake since the tile B prevents a tetradecagonal tile from attaching via the glue labeled $g_1$.

(b) A 1 is read. This time a 0 cannot be read by mistake since the tile B prevents growth of a path of tetradecagonal tiles that attach via the glue labeled $g_0$. Note that some of this path may form, but B prevents the entire path from assembling, and thus prevents a 0 from being read.

Fig. 48: The configurations for a bit-reading gadget consisting of tetradecagonal tiles.

Fig. 49: A possible configuration of the bit-reader given in Figure 48. We must show that the nonagonal tiles centered at $c_1$ and $c_2$ do not overlap those centered at $c$, $b_1$ and $b_2$. 
\[ c_2 = 3\omega^{12} + \omega^{10} + \omega^{8} + \omega^{6} + 2\omega^{5} + \omega^{4} + \omega^{2} \]
\[ = (2\omega^{12} + 2\omega^{5}) + (\omega^{12} + \omega^{10} + \omega^{8} + \omega^{6} + \omega^{4} + \omega^{2}) \quad (1) \]
\[ = (2\omega^{12} - 2\omega^{12}) + (\omega^{12} + \omega^{10} + \omega^{8} + \omega^{6} + \omega^{4} + \omega^{2} + 1 - 1) \quad (2) \]
\[ = -1 \]

Equation (1) follows from the following equalities that
\[ \omega^{5} = e^{\left( \frac{10\pi i}{14} \right)} = -e^{\left( \frac{10\pi i}{14} + \frac{14\pi i}{14} \right)} = -e^{\left( \frac{24\pi i}{14} \right)} = -\omega^{12}. \]

Equation (2) follows from the fact that \( \omega^{12} + \omega^{10} + \omega^{8} + \omega^{6} + \omega^{4} + \omega^{2} + 1 = 0 \). To see this, note that \( \omega^{12} + \omega^{10} + \omega^{8} + \omega^{6} + \omega^{4} + \omega^{2} + 1 = \omega^{2} (\omega^{12} + \omega^{10} + \omega^{8} + \omega^{6} + \omega^{4} + \omega^{2} + 1) \), and so,
\[ (\omega^{2} - 1) (\omega^{12} + \omega^{10} + \omega^{8} + \omega^{6} + \omega^{4} + \omega^{2} + 1) = 0. \]
Then, since \( \omega^{2} - 1 \neq 0 \), it follows that \( \omega^{12} + \omega^{10} + \omega^{8} + \omega^{6} + \omega^{4} + \omega^{2} + 1 = 0 \). Therefore, \( T_c \) and \( T_{c2} \) do not overlap.

Now, to show that \( T_{b1} \) does not overlap \( T_{c1} \) or \( T_{c2} \), note that relative to \( b_1 \), \( c_1 = -1 + 2\omega^{9} + 2\omega^{12} + \omega^{13} + 2\omega + 2\omega^{5} + \omega^{2} \). Simplifying \( c_1 \), we obtain \( c_1 = -1 + \omega^{9} + \omega^{13} + 2\omega \). Then we can approximate \( |c_1| \) to see that \( |c_1| > 1.1 > \frac{1}{\cos(\pi/14)} \). Similarly, relative to \( b_1 \), \( |c_2| > 1.06 > \frac{1}{\cos(\pi/14)} \). Therefore, \( T_{b1} \) does not overlap \( T_{c1} \) or \( T_{c2} \). This also shows that \( T_{b2} \) and \( T_{c2} \) do not overlap since relative to \( b_2 \), \( c_2 = -\omega^{4} + c_1 + \omega^{4} \).

Fig. 50: A configuration of the bit-reader given in Figure 48. We must show that the tetradecagonal tile centered at \( a \) overlaps the tile centered at \( b \).

Now, referring to Figure 50, it remains to be shown that a tetradecagonal tile, which we will denote by \( T_a \), centered at \( a \) that is in standard orientation and a
tetradecagonal tile, which we will denote by $T_b$, centered at $b$ that is in standard orientation overlap. Relative to $b$, $a = -1 + 2\omega^3 + 2\omega^{12} + \omega^{13} + 2\omega + \omega^{13} + \omega + 2\omega^5 + \omega^3 + \omega^5 + \omega^8$. Simplifying $a$, we see $a = -1 + 3\omega + \omega^3 + \omega^5 + \omega^8 + 2\omega^9 + 2\omega^{13}$.

Then we can approximate $|a|$ to see that $|a| < 1$. Therefore, $T_a$ and $T_b$ overlap.

**Polygonal Tile Assembly with Regular Polygonal Tiles with 15 or More Sides** In the cases where tiles consist of regular polygons with 15 or more sides, we give a general scheme for obtaining bit-reading gadgets for each case. Figure 51 depicts the bit-reading gadgets for each case. Note that since each polygonal tile of these bit-reading gadgets abuts another tile, we need only show that for each configuration depicted in Figure 51 of the two exposed glues, $g_0$ and $g_1$ of the tile $R$, a tile can only attach to one of these glues depending on the position of the tile $B$ in the figure. In other words, for each configuration depicted in Figure 51, we show that the intersection of the interiors of a polygon with the same shape, position and orientation as $B$ and a polygon with the same shape, position and orientation of the gray tile’s position and orientation.

Now, consider a polygon $P_n$ with $n \geq 15$ sides and let $\omega$ be the $n^{th}$ root of unity $e^{\frac{2\pi i}{n}}$. Then, the general scheme for constructing a bit-reading gadget falls into two cases. First, if $n$ is odd (the cases where $n$ is even are similar), relative to a tile with negated orientation (the polygon labeled $R$ in the configurations in Figure 51), the two configurations that give rise to the bit-reading gadget are as follows. Let $k$ be such that $n = 2k + 1$ ($n = 2k$ if $n$ is even). To “read” a 1, the configuration is obtained by centering a blocker tile with negated orientation, labeled $B$ in the top configurations of Figure 51 at $-\omega^{n-1} + \omega^{k+1}$ (whether $n$
is even or odd). Then $R$ exposes two glues $g_1$ and $g_0$ such that if a tile binds to $g_1$, it will have standard orientation and be centered at $-\omega^{n-1}$ (whether $n$ is even or odd) and if a tile that binds to $g_0$, it will have standard orientation and be centered at $-1$. We will show that $B$ will prevent this tile from binding. This gives the configuration depicted in the top figures of Figure 51. Similarly, to “read” a 0, the configuration is obtained by centering a blocker tile with negated orientation, labeled $B$ in the bottom configuration of Figure 51a at $-1 + \omega^{k-1}$ ($-1 + \omega^{k-2}$ if $n$ is even) relative to $R$. In this case, we will show that $B$ prevents a tile from binding to $g_1$. In addition, we place a glue on the tile that binds to $g_0$ that allows for another tile to bind to it so that its center is at $c_2 = -1 + \omega^{1 + \frac{k-1}{2}}$ ($c_2 = -1 + \omega^{\frac{k-2}{2}}$ if $n$ is even). This gives the configuration depicted in the bottom figures of Figure 51a and Figure 51c. Moreover, we show that neither $R$ nor $B$ prevent the binding of this tile.

In order to perform the calculations used to show the correctness of these bit-reading gadgets, we consider the cases where $n$ is even and where $n$ is odd.

**Case 1: $n$ is odd** Suppose that $n = 2k + 1$ for some $k$. To show that a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap, consider the case where $k$ is odd. Note that relative to $c_0$, $c_1 = 1$ and $c_2 = \omega^{\frac{k+1}{2}}$. Then the distance $d_n$ from $c_1$ to $c_2$ satisfies the following equation.

$$d_n^2 = \left(1 - \cos \left(\frac{(k-1)\pi}{n}\right)\right)^2 + \sin^2 \left(\frac{(k-1)\pi}{n}\right)$$

Substituting $k = \frac{n-1}{2}$ for $k$ and simplifying, we obtain $d_n^2 = 2 + 2\sin \left(\frac{\pi}{2n}\right)$. Now to show that a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap, we show that $d_n^2 > \frac{2}{\cos^2 \left(\frac{\pi}{n}\right)}$ for $n \geq 15$. To see this, note that $\cos^2 \left(\frac{\pi}{n}\right) d_n^2 = 2\cos^2 \left(\frac{\pi}{n}\right) \left(1 + \sin \left(\frac{\pi}{2n}\right)\right)$. Then for $n \geq 15$, $2\cos^2 \left(\frac{\pi}{n}\right) \left(1 + \sin \left(\frac{\pi}{2n}\right)\right) > 2\cos^2 \left(\frac{\pi}{15}\right) = 1$.

It then follows that $d_n > \frac{1}{\cos \left(\frac{\pi}{n}\right)}$, and therefore $d_n$ is greater than twice the circumradius of our polygons. Hence, a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap.

In the case where $k$ is even, let $m$ be such that $k = 2m$. Then relative to $c_0$, $c_1 = 1$ and $c_2 = \omega^{m-1}$. In this case, $d_n$ satisfies the following equation.

$$d_n^2 = \left(1 - \cos \left(\frac{(2m-2)\pi}{n}\right)\right)^2 + \sin^2 \left(\frac{(2m-2)\pi}{n}\right)$$

Substituting $m = \frac{k}{2}$ for $m$ and $k = \frac{n-1}{2}$ for $k$ we obtain $d_n^2 = 2 + 2\sin \left(\frac{\pi}{2n}\right)$. Now to show that a polygon centered at $c_1$ and a polygon centered at $c_2$ do not overlap, we show that $d_n^2 > \frac{1}{\cos^2 \left(\frac{\pi}{n}\right)}$ for $n \geq 15$. To see this, note that $\cos^2 \left(\frac{\pi}{n}\right) d_n^2 = 2\cos^2 \left(\frac{\pi}{n}\right) \left(1 + \sin \left(\frac{\pi}{2n}\right)\right)$. Then for $n \geq 15$, $2\cos^2 \left(\frac{\pi}{n}\right) \left(1 + \sin \left(\frac{\pi}{2n}\right)\right) > 2\cos^2 \left(\frac{\pi}{15}\right) = 1$. 


It then follows in the case where \( k \) is even, \( d_n > \frac{1}{\cos \left( \frac{\pi}{n} \right)} \), and therefore \( d_n \) is greater than twice the circumradius of our polygons. Hence, a polygon centered at \( c_1 \) and a polygon centered at \( c_2 \) do not overlap.

Now, to show that a polygon centered at \( c_3 \) and a polygon centered at \( c_4 \) overlap, note that relative to \( c_1 \), \( c_3 = -1 + \omega^{k-1} \) and \( c_4 = -\omega^{n-1} \). Therefore, the distance \( d_n \) from \( c_3 \) to \( c_4 \) satisfies the following equation.

\[
d^2_n = \left( -1 + \cos \left( \frac{2(k - 1)\pi}{n} \right) \cos \left( \frac{2(n - 1)\pi}{n} \right) \right)^2 + \left( \sin \left( \frac{2(k - 1)\pi}{n} \right) + \sin \left( \frac{2(n - 1)\pi}{n} \right) \right)^2.
\]

Substituting \( k = \frac{n - 1}{2} \) for \( k \) and simplifying, we obtain,

\[
d^2_n = 1 + 2 \left( 2 \sin^2 \left( \frac{\pi}{n} \right) \left( 1 - 2 \cos \left( \frac{\pi}{n} \right) \right) \right).
\]

Note that for each \( n > 2 \), \( d^2_n < 1 \). To see this, it suffices to show that

\[
2 \sin^2 \left( \frac{\pi}{n} \right) \left( 1 - 2 \cos \left( \frac{\pi}{n} \right) \right) < 0.
\]

This follows from the fact that \( 2 \sin^2 \left( \frac{\pi}{n} \right) > 0 \) and \( 1 - 2 \cos \left( \frac{\pi}{n} \right) < 0 \) for \( n > 2 \).

Now, since for each \( n > 2 \), \( d^2_n < 1 \), we see that \( d_n < 1 \). Since the length of the apothem for each tile is assumed to be \( \frac{1}{2} \), we can conclude that a polygon centered at \( c_3 \) and a polygon centered at \( c_4 \) must overlap.

**Case 2: \( n \) is even** Let \( k \) be such that \( n = 2k \). Then, relative to \( c_0 \), \( c_1 = 1 \) and \( c_2 = \omega^{\frac{n-2}{2}} \). Then the distance, \( d_n \) say, from \( c_1 \) to \( c_2 \) satisfies the following equation

\[
d_n = \left( 1 - \cos \left( \frac{(k - 2)\pi}{n} \right) \right)^2 + \sin^2 \left( \frac{(k - 2)\pi}{n} \right).
\]

Substituting \( k = \frac{n}{2} \) for \( k \) and simplifying, we obtain \( d^2_n = 2 + 2 \sin \left( \frac{2\pi}{n} \right) \). To show that \( c_0 \) and \( c_1 \) do not overlap, it suffices to show that \( d^2_n > \frac{1}{\cos \left( \frac{\pi}{n} \right)} \). To see this, note that \( \cos^2 \left( \frac{\pi}{n} \right) d^2_n = 2 \cos^2 \left( \frac{\pi}{n} \right) \left( 1 + \sin \left( \frac{2\pi}{n} \right) \right) \). Then for \( n \geq 16 \), \( 2 \cos^2 \left( \frac{\pi}{n} \right) \left( 1 + \sin \left( \frac{2\pi}{n} \right) \right) > 2 \cos^2 \left( \frac{\pi}{2} \right) = 1 \).

As in the case where \( n \) is odd, if then follows that in the case where \( n \) is even, \( d_n > \frac{1}{\cos \left( \frac{\pi}{n} \right)} \), and therefore \( d_n \) is greater than twice the circumradius of our polygons. Hence, a polygon centered at \( c_1 \) and a polygon centered at \( c_2 \) do not overlap.

Now, to show that a polygon centered at \( c_3 \) and a polygon centered at \( c_4 \) overlap, note that relative to \( c_1 \), \( c_3 = -1 + \omega^{k-2} \) and \( c_4 = -\omega^{n-1} \). Therefore, the distance \( d_n \) from \( c_3 \) to \( c_4 \) satisfies the following equation.
\[ d_n^2 = \left( -1 + \cos \left( \frac{2(k-2)\pi}{n} \right) + \cos \left( \frac{2(n-1)\pi}{n} \right) \right)^2 \]
\[ + \left( \sin \left( \frac{2(k-2)\pi}{n} \right) + \sin \left( \frac{2(n-1)\pi}{n} \right) \right)^2 \]

Substituting \( k = \frac{n}{2} \) for \( k \) and simplifying, we obtain, \( d_n^2 = 1 - 8 \left( \sin^2 \left( \frac{\pi}{n} \right) \cos \left( \frac{2\pi}{n} \right) \right) \). Note that for each \( n \geq 16 \), \( d_n^2 < 1 \). To see this, it suffices to show that \(-8 \left( \sin^2 \left( \frac{\pi}{n} \right) \cos \left( \frac{2\pi}{n} \right) \right) < 0 \). This follows from the fact that \( 8 \sin^2 \left( \frac{\pi}{n} \right) > 0 \) and \( \cos \left( \frac{2\pi}{n} \right) > 0 \) for \( n > 16 \).

Now, since for each \( n \geq 16 \), \( d_n^2 < 1 \), we see that \( d_n < 1 \). Since the length of the apothem for each tile is assumed to be \( \frac{1}{2} \), we can conclude that a polygon centered at \( c_3 \) and a polygon centered at \( c_4 \) must overlap.

### H.2 2-shaped systems with regular polygonal tiles

The following figures give configurations for normalized on-grid bit-reading gadgets that can be used to obtain bit-reading assemblies for 2-shaped systems where the tiles of the system have the shape of two different regular polygons. Note that the grid construction techniques from Section 5 can be used to obtain the grids shown using dashed lines in the figures below.

![Configurations](image)

Table 1: Configurations for normalized on-grid bit-reading gadgets that can be used for 2-shaped systems using whose tiles have the shape of a regular triangle and a regular pentagon. (a) represents a 0, and (b) represents a 1.
Table 2: Configurations for normalized on-grid bit-reading gadgets that can be used for 2-shaped systems using whose tiles have the shape of a regular triangle and a regular hexagon. (a) represents a 0, and (b) represents a 1.

Table 3: Configurations for normalized on-grid bit-reading gadgets that can be used for 2-shaped systems using whose tiles have the shape of a square and a regular pentagon. (a) represents a 0, and (b) represents a 1.

Table 4: Configurations for normalized on-grid bit-reading gadgets that can be used for 2-shaped systems using whose tiles have the shape of a square and a regular hexagon. (a) represents a 0, and (b) represents a 1.
Fig. 52: Bit-reading gadget configuration for tiles with the shape of either a pentagon or a hexagon. This figure depicts a configuration of polygonal tiles which represents a 0, while Figure 53 depicts a configuration of polygonal tiles which represents a 1.

Fig. 53: This figure depicts a configuration of polygonal tiles with the shape of either a pentagon or a hexagon which represents a 0.
Table 5: Configurations of for normalized on-grid bit-reading gadgets that can be used for 1-shaped systems using whose tiles have the shape of a particular equilateral pentagon ((a) and (b)) or a particular equilateral hexagon ((c) and (d)).