NVMExplorer: A Framework for Cross-Stack Comparisons of Embedded Non-Volatile Memories

Lillian Pentecost∗§, Alexander Hankin‡§, Marco Donato†, Mark Hempstead†, Gu-Yeon Wei∗, David Brooks∗
∗Harvard University, Cambridge, MA, USA
†Tufts University, Medford, MA, USA
lillian_pentecost@g.harvard.edu, alexander.hankin@tufts.edu

Abstract—The current computing landscape is dominated by data-intensive applications, making data movement one of the most prominent performance bottlenecks. With repeated off-chip memory access to DRAM driving up power, and SRAM technology scaling and leakage power limiting the efficiency of embedded memories, there is a need for new memory systems that can enable denser, more energy-efficient future on-chip storage. The actively expanding field of emerging, embeddable non-volatile memory (eNVM) technologies is providing many potential candidates to satisfy this need. However, eNVM cell technologies are in vastly different stages of development and introduce distinct trade-offs in terms of density, read, write, and reliability characteristics.

We present NVMExplorer (http://nvmexplorer.seas.harvard.edu/): a cross-stack design space exploration framework to compare and evaluate future on-chip memory solutions with system constraints and application-level impacts in-the-loop. This work uses NVMExplorer to evaluate eNVM-based storage for a range of application and system contexts including machine learning on the edge, graph analytics, and general purpose cache. Additionally, NVMExplorer provides an interactive and easily navigable set of data visualizations, which allow users to quickly answer their specific questions regarding eNVMs, filter according to system and application constraints, and efficiently iterate and refine the design space.

I. INTRODUCTION

The wide adoption of data-intensive algorithms to tackle today’s computational problems introduces new challenges in designing efficient computing systems to support these applications. Hardware specialization has shown potential in supporting state-of-the-art machine learning and graph analytics algorithms across several computing platforms; however, data movement remains a major performance and energy bottleneck. As repeated memory accesses to off-chip DRAM impose an overwhelming energy cost, we need to rethink the way embedded memory systems are built in order to increase on-chip storage density and energy efficiency beyond what is currently possible with SRAM.

In recent years, CMOS-compatible, embedded nonvolatile memory (eNVM) research has transitioned from articles and technical reports to manufacturing flows and product lines. These technologies hold incredible promise toward overcoming the memory wall problem. For example, one approach inspired by these new technologies combines the advantages of highly specialized architectures with the benefits of non-volatile memories by leveraging analog compute capabilities [24], [30], [119], [129]. On the other hand, the need for optimized on-chip storage solutions and memory innovation applies both to specialized hardware accelerators and for general-purpose CPU systems as well. More broadly, prior works have unveiled incredible potential improvements in storage density and energy efficiency by employing eNVMs across various architecture domains [53], [62], [112]. With many publications showcasing the benefits of eNVM storage technologies, it is critical for system designers to be able to explore their varying capabilities and empower efficient future on-chip storage. Unfortunately the architecture and broader research community lacks a holistic tool to quantify the system and application-level implications of memory cell technologies and to make informed decisions while navigating the vast eNVM design space.

Figure 1 summarizes device and circuit conference publications relating to eNVMs from 2016 to 2020 (cited in text) shows strong interest in RRAM and STT and emerging technologies, such as ferroelectric-based ones.

Fig. 1: Number of NVM

†Authors contributed equally to this work.
space exploration framework that addresses key cross-stack design questions and reveals future opportunities across eNVM technologies under realistic system-level constraints, while providing a flexible interface to empower further investigations. In this work, we describe NVMExplorer and present case studies made uniquely possible by the capabilities of NVMExplorer. In summary, NVMExplorer makes the following key contributions:

- An open-source code base including:
  - A database of eNVM cells described in recent literature (122 surveyed ISSCC, IEDM, and VLSI publications) (Section III-A)
  - A “tentpole” methodology to summarize limits and trends across technology classes (Section III-B)
  - Our end-to-end evaluation flow (Fig. 2)
  - Extensive source-code documentation
  - Many example configuration files and tutorial materials for cross-stack design studies
  - An interactive web-based data visualization dashboard (Section II-C)

- A unified platform to explore the viability of eNVMs in specific application and system settings, which reveals cross-stack dependencies and optimization opportunities, in addition to reproducing and expanding previous published studies, (e.g., [112] [53]) (Section IV).

- A unified platform to perform co-design studies of application properties, system constraints, and devices in order to bridge the gap between architects and device designers for future eNVM solutions. Our example co-design studies reveal both opportunities and potential disconnects among current research efforts (Section V).

After describing NVMExplorer (Section II), we present a snapshot of the current eNVM landscape and extract a representative range of cell-level behavior (Section III). Surveying recent eNVM publications reveals diverse characteristics, highlighting the challenge in identifying solutions that satisfy a broad range of application scenarios. Thus, Section IV presents application-driven case studies using NVMExplorer to explore and analyze eNVM storage solutions for DNN inference acceleration, graph processing, and general-purpose compute. We find that each eNVM is viable in certain contexts, and the most compelling eNVM is dependent on application behavior, system constraints, and device-level choices. This finding suggests the existence of many possible architecture-device co-design opportunities, which is the focus of Section V. Finally, we differentiate NVMExplorer from related tools (Section VI).

II. NVMEXPLORER

At a high level, NVMExplorer is a comprehensive design space exploration (DSE) framework integrating application-level characteristics, system constraints, and circuit and device parameters in a publicly-available, simple-to-use flow. The overall structure of NVMExplorer (Fig. 2) relies on three stages, described in more details in the following subsections:

1) A comprehensive cross-stack configuration interface to specify the design space of interest. This configuration spans the computing stack from application (blue) and system (orange) down to circuits and devices (green).

2) An evaluation engine which automatically generates configurations, simulates memory arrays, processes application behavior, computes key metrics such as performance, power, area, accuracy, and lifetime, and generates meaningful visualizations. Evaluation steps which extend existing tools are shaded grey in Fig. 2.

3) An interactive, web-based visualization tool to aide discovering, filtering and refining eNVM design points.

A. Cross-Stack Configuration

To evaluate and compare eNVM solutions in system settings, it is not just cell or even array-level characteristics of a particular technology that matter. Rather, viable solutions depend on the area/power budget of a system and how applications running on that system interact with the memory. NVMExplorer provides a rich interface for configuring key application, system, and circuit and device parameters.

At the application level, the user inputs information about memory traffic, which may include the number of read and write operations, their proportion relative to the total number of memory accesses, and how accesses are spread out over execution time. These configuration parameters may be fixed values (e.g., characterization results of a specific workload) or provided as ranges to generate generic memory traffic patterns. Some applications may have additional demands or metrics which are tightly related to memory technology characteristics. For example, machine learning applications or...
approximate computing methods may trade-off relaxed accuracy for performance and energy, and NVMExplorer also provides an interface for designers to study the application interactions and implications of fault-prone eNVM solutions.

At the system level, the user has the freedom to evaluate a wide variety of memory configuration options by either setting performance, power, and area constraints and optimization goals or by choosing memory array specifications such as capacity, multi-level programming, bank configuration, and more. The circuits and devices level of the design space configuration comprises per-technology memory cell characteristics, in addition to sensing and programming circuitry choices. NVMExplorer also provides a database of eNVM cell characteristics derived from ISSCC, IEDM, and VLSI publications, as described in Section III, but it is also possible (and encouraged!) for users to extend the current NVMExplorer database with new simulation-based (i.e. SPICE or TCAD models), measured, or projected circuit and device properties. Once the full-stack specifications are set, NVMExplorer automatically generates configuration files, which are used as input to the evaluation engine.

B. Evaluation Engine

Given the auto-generated cell and system-level sweep configurations, the evaluation engine produces memory array architecture characterizations and computes application- and system-level power, performance, area, and reliability metrics. NVMExplorer combines a customized memory array simulator, an application-level fault injection tool, and an analytical model to extrapolate application-level metrics.

To characterize memory arrays, we rely on a customized version of NVSim, a previously validated tool to compute array-level timing, energy, and area [37]. We build on existing efforts to extend NVSim to support multi-level cells and ferroelectric-based eNVMs [112], [120]. In addition, we modified the tool interface to ease data collection and post-processing. We introduce the capabilities of NVMExplorer in comparing eNVMs in Section II-B1. Results of cell-level and circuit-level simulations can be used to parameterize fault models and perform application-level fault injection, as described in Section II-B2. For performance estimations, in lieu of cycle-accurate simulation, we utilize a long-pole, bandwidth driven model that takes memory access latency and available read/write bandwidth and compares aggregated access latency per workload execution and per second of execution to workload access statistics. This is similar in spirit to performance models in [40], [108], and it serves the primary purpose of identifying memory solutions that cause application slowdown, rather than predicting precise latency implications. To extract other critical application-level metrics, such as energy, we aggregate the read and write access energy based on the number of application accesses and array energy-per-access with the leakage power, scaling according to use-case and wake-up frequency for intermittent operation. Similarly, memory lifetime is extrapolated by comparing the average reported endurance to the write access pattern per workload and the use-case.

1) Example Array-Level Comparison: Figure 3 presents example array characterization output generated by NVMExplorer after evaluating various eNVM configurations implemented in a 22nm node. The design points are color-coded to highlight optimistic (green), pessimistic (red), or reference (blue) designs across surveyed publications per cell technology. The figure also reports the characteristics of 16nm SRAM as a comparison point. For each technology, we show array characterization under different optimization goals, which result in a variety of internal array architectures. For example, we observe a wide range for the read-energy-per-bit of an iso-capacity SRAM array. This result reflects the effect of different array optimization targets (read-energy-delay product, write characteristics, area) on the internal bank configuration and periphery overhead.

This preliminary study already provides a few key takeaways. Each eNVM is able to attain read access characteristics competitive with SRAM, with the exception of an array characterized with pessimistic underlying PCM cell characteristics. However, write access characteristics vary dramatically across published eNVM examples, in addition to the range of reported endurance per technology. The tension between these properties and potential storage density (even in the absence of multi-level cell programming) indicates that array-level comparison in isolation may guide a system designer towards sub-optimal solutions. For example, a FeFET-based memory may seem a fitting choice for high-density, read-performant storage, but we find that both performance and energy efficiency of those memories are highly shaped by application traffic patterns and underlying cell assumptions. Thus, the cross-stack nature of data exploration supported by NVMExplorer is essential in guiding system-level choices and further investigation.

Fig. 3: For fixed capacity (4MB) and under various optimization targets, array-level metrics reveal each eNVM has unique, compelling attributes. Note Pessimistic PCM write latency (> 10µs) is omitted for clarity in the write energy vs. latency plot.
2) Fault Modeling and Reliability Studies: In addition to characterizing memory performance, power, area, and lifetime, NVMExplorer extends previously validated efforts in application-level fault injection to provide an interface for fault modeling and reliability studies [116]. Users can provide an expected error rate or more detailed, technology-specific fault models and storage formats to perform fault injection trials on application data stored in different eNVMs. To quantify the impact on application-specific metrics of accuracy, the fault injection tool is tightly integrated with application libraries for data-intensive workloads, including PyTorch for DNNs and snap for graph processing [83], [111], as well as nvm.py for generic application data. As a demonstration, we perform SPICE simulation and extract fault characteristics associated with single-level vs. multi-level cell (SLC vs. MLC) programming and sensing circuitry characteristics. In this work, we consider a subset of eNVMs, namely, RRAM, CTT, and FeFET, whose fault characteristics could be derived from existing modeling efforts [112], [120]. We use our extended fault injection framework to simulate the impact of storing workload data in SLCs vs. MLCs in Section V-C. Armed with these additional capabilities, NVMExplorer can replicate the results of previous considerations of eNVM storage reliability [112], in addition to providing a broader platform for studying the interactions between programming choices, cell characteristics, and application accuracy.

C. Exploring Results & Conducting Studies

The figures in this work are snapshots from NVMExplorer’s interactive web-based data visualization tool, which will be freely available at the time of publication of this work. In each study, we filter and constrain evaluated results according to system optimization priorities and application use cases, as described in the text. The basic NVMExplorer data visualization dashboard presents power, performance, area, and memory lifetime results across all user-configured sweep results (e.g., many application traffic patterns, array provisioning choices, and/or eNVM cell configurations) alongside array-level metrics for a holistic design exploration experience. A user can filter results in terms of important constraints (e.g., latency or accuracy targets, power or memory area budget) and identify design points of interest. While several features of these visualizations, built using Tableau [1], are evident in the figures in this work, including dynamic filtering across plots, click-and-drag to narrow the design space, and pop-up details about results, we encourage the reader to use their imagination in how they might explore and filter the data shown in alternative ways according to their interests, questions, or confusions.

III. TECHNOLOGY LANDSCAPE

NVMExplorer provides a broad survey of published eNVM examples (Section III-A), which can be parameterized so that systems experts can make meaningful, high-level comparisons across technologies despite different underlying trade-offs and maturity (Section III-B). We validate this approach per-technology against fabricated memory arrays (Section III-C).

A. Cell Definitions

We compile device- and array-level data across eNVM technologies, as summarized in Table I alongside SRAM properties. We source the majority of the cell-level parameters from ISSCC, IEDM, and VLSI publications and focus primarily on works from 2017-2020 to reflect the most recent range of achievable behavior per technology. Previous efforts detailed the physical properties and limitations per technology [18], while NVMExplorer focuses on compiling sufficient cell-level details and leaning on existing technology models to provide a broad and practical database of cell definitions. While we hope these extracted cell definitions are helpful to the community in calibrating the current state-of-the-art, NVMExplorer is extensible as the design space continues to evolve, as demonstrated in Section V.

The technology classes in Table I are at different levels of maturity. For example, SOT is a relatively recent technology, and while it boasts very impressive write speed and lower write current compared to STT, it is not yet published at advanced process nodes. We also see that endurance varies by multiple orders of magnitude across different technologies. Thus, adoption will depend on the write intensity of target applications and system dynamics, so incorporating memory lifetime estimation becomes a critical design consideration.

Grey cells in Table I indicate parameters unavailable in recent publications. This could be for reasons of propriety from industry fabrication or experimental constraints. However, for architects, it is important to have some concept of the possible range of values associated with these parameters. In those cases where SPICE models for a technology are available, we use simulations to fill in missing parameters. Alternatively, we consider older publications and consult with device experts to reason about cell and array parameters.

| Cell Area [F²] | SRAM     | PCM      | STT      | SOT      | RRAM     | CTT      | FeRAM    | FeFET    |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|
| Tech. Node [nm] | 7-16     | 12-18    | 22-90    | [1000]   | 4-53     | 1-12     | 40       | 45       |
| MLC           | no       | yes      | yes      | yes      | yes      | yes      | yes      | yes      |
| Read Latency [ns] | 0.5-3.5  | 1-3.5    | 1.5-2    | 3.5-2.63 | 3.2        | 0.6      | 0.001    | 0.0003-0.01 |
| Write Latency [ns] | 0.5-1.5  | 10-3e4   | 2.2e5    | 3.3-11   | 5-1e4    | 6e7-2.5e9  | 1.3e4    | 0.39-1.3e6 |
| Read Energy [pJ]     | 0.21-1.2 | 1.2-2.4  | 0.2-1.2  | 1.3-1.2  | 1.2-1.5  | 0.1e3    | 0.001    | 0.0003-0.01 |
| Write Energy [pJ]     | 0.6-4.5  | [0.015-8] | 0.68     | 0.001    | 0.01     | 0.001    | 0.0003-0.01 |
| Endurance [Cycles]   | N/A      | 1010-1011 | 1010-1011 | 1010-1010 | 1010-1010 | 1010-1010 | 1010-1010 |
| Retention [s]    | N/A      | 1010-1010 | 100     | 100     | 100     | 100     | 100     |

TABLE I: High-level listing of memory cell technologies and ranges for key characteristics; recent publications are complemented by simulation and industry references to form technology cell definitions discussed in Section III-A.
B. Tentpoles of the Design Space

Comparing eNVMs at varying stages of development and with varying underlying physical properties is a challenging task. The case studies in this work aim to provide high-level guidance and relative judgments about which eNVM cell technologies are worthy of further investigation under specific system and application constraints. Thus, rather than focus in on specific, physically accurate cell configurations, we aim to model the bounds of what is conceivable per eNVM technology across the full range of published recent academic work. We liken identifying and evaluating these bounds per-technology to forming the poles of a tent that encompasses the full extent of eNVM properties, so we call the extrema in terms of cell-level characteristics (i.e., smallest, lowest read energy, best retention vs. largest cell size, lowest endurance) the device-level “tentpoles”. In an actively evolving technology space, this approach allows us to make meaningful classifications about which technologies are potentially adoptable solutions. These modeling choices are classified into two fixed cell configurations for applicable technologies, as summarized in Section III-B1 and the figure alongside Table I. We validate that the “tentpoles” of the cell-level design space result in array-level characterization that provides coverage of published memory array properties, as discussed in Section III-C.

1) Optimistic and Pessimistic Cell Configurations: For the technology classes most represented in our survey (Fig. 1), we compute which published example has the best-case and worst-case storage density in terms of Mb/F², and this data serves as the foundation of the bounds of the cell-level design space; those points which are most and least dense across recent published examples. Any critical cell-level parameters not reported with those cell definitions are assigned values (e.g., read characteristics and programming settings) using the best (lowest power, highest efficiency) or worst (highest power, lowest efficiency) value per metric across all other recent publications with sufficient supporting data. These best-case and worst-case technologies per class form the tentpoles of the underlying cell design space, and we label these fixed cell definitions as “optimistic” or “pessimistic” accordingly. For the purposes of the case studies presented in Sections IV and V, all array- and application-level results are produced using these fixed optimistic and pessimistic cell properties, though we note that a user of NVMExplorer can draw either on these constructed, bounding example cells or on the full database of surveyed configurations, or on fully customized definitions with respect to cell size, access properties, and operating conditions (e.g., read/write voltage, temperature). Corresponding fault models and error rates for reliability studies are extracted after optimistic vs. pessimistic cell-level properties are fixed, as discussed in one of the presented case studies (Section V-C).

This approach helpful for many reasons: for one, these extremes help us answer exploratory questions about what we will likely see in the near future; secondly, comparing the best-case of one technology to the worst-case of another can help gauge less mature technologies against more mature reference points; thirdly, if such optimistic configurations are untenable or even pessimistic configurations are attractive in a specific system setting, we can build confidence for further exploration and more detailed modeling efforts without implementing and attempting to meaningfully compare many many cell definitions with insufficient data. A limitation of this methodology is that inherent trade-offs between certain parameters for a technology may not be linked (e.g., area, latency, and retention for STT); however, this amalgam of cell properties represent the full spectrum of achievable characteristics per technology, rather than specific fabricated results. As a point of additional comparison, the results shown in the following studies include a reference cell configuration for RRAM as a relatively mature eNVM, with parameters derived from a specific industry result [29]. The resulting optimistic, pessimistic, and reference cell size and write pulse are shown to the right of Table I.

C. Validation

Our array-level area, energy, and latency characterizations rely on the previously-validated procedures of NVSim to extrapolate cell-level configurations and array design constraints to optimized memory layouts and properties [37]. However, in employing our “tentpole” approach, it is critical that we verify that array-level results using our optimistic and pessimistic underlying cell characteristics fully cover and match expectations of existing fabricated eNVM solutions. Whenever possible, we select publications with array-level characterizations for a given technology, and compare those results to iso-capacity memory arrays modeled through our “tentpole” approach. Figure 4 shows an example of such an exercise. We compare a 1MB STT-RAM array published at ISSCC in 2018 to optimistic and pessimistic STT design points produced by NVMExplorer. Here, we note that our tentpole results effectively represent the range of actual array properties by producing metrics that are both higher and lower, but similar in magnitude, to the reference STT-RAM array. The studies presented in this work consider only validated configurations for which we were able to either complete this validation exercise or run SPICE-level simulations. It is worth noting that NVMExplorer is set up to evaluate all cell technologies in Table I (e.g., though SOT is a compelling emerging solution and NVMExplorer users can configure and evaluate SOT-RAM, our survey found insufficient array-level data for validation, so it is omitted in Section IV and V). System validation and
application characteristics are derived from existing, state-of-the-art references, as addressed in each study in Section IV.

IV. APPLICATION-DRIVEN CASE STUDIES

We now present three case studies that highlight different ways NVMExplorer can search design spaces in order to identify benefits and limitations of the diverse range of eNVM storage solutions. Each scenario presents unique optimization goals and system priorities and, in each case, we compare how each eNVM’s power, performance, and area fairs relative to similarly-provisioned SRAM or DRAM in a baseline system.

A. DNN Inference Accelerator

Prior studies have demonstrated the potential benefits of eNVM storage for Deep Neural Network (DNN) inference accelerators [34], [112], [145], albeit with limited scope in terms of eNVM technologies and cross-stack parameters considered. NVMExplorer empowers researchers to approach a broader set of questions that compare eNVMs in different storage scenarios (e.g., limited to weights vs. storage of DNN parameters and intermediate results) and system constraints (e.g., strict area budget, or power budget). In this work, we consider two distinct use cases for a DNN inference accelerator: continuous (left, operating power) vs. intermittent (right, reporting energy per input image frame); these results exclude eNVM solutions that are unable to meet application latency and accuracy targets.

1) Continuous Operation: We consider the commonly-used and well-studied NVDLA [127] as a base computing platform and compare its 2MB SRAM with iso-capacity eNVMs. We use the NVDLA performance model [108] to extract realistic memory access patterns and bandwidth requirements of the on-chip buffer. More specifically, we evaluate the power and performance of accesses to on-chip memory storing ResNet26 weights for single-task image classification using the ImageNet dataset vs. multi-task image processing, comprising object detection, tracking, and classification, at a consistent frame rate of 60 frames-per-second, as is typical for HD video. We additionally consider the impact of storing activations in eNVM, but this ostensibly ignores endurance limitations.

First, we observe the read and storage density characteristics for 2MB arrays using the cell-level tentpoles of several promising eNVM technology classes, as shown in Figure 5 compared with SRAM. Notice that read energy effectively divides arrays into two tiers. STT, PCM, and RRAM offer lower read energies and competitive read latencies vs. SRAM. In contrast, FeFET-based eNVMs suffer from higher read energies, but optimistic FeFET offers the highest storage density with low latency. At similar low latency, optimistic STT offers 6× higher density over SRAM. PCM and RRAM outperform SRAM in terms of both read latency and storage density. While such comparative insights can readily be extracted from this pair of plots, there are other important dimensions to also consider, and NVMExplorer facilitates more comprehensive analyses that consider the impact of application priorities and system-level use cases on eNVM design decisions.

Figure 6 (left) summarizes total operating power (both dynamic access and leakage power) for the 2MB memory arrays characterized in Figure 5 and accessed according to traffic patterns of different ResNet deployment scenarios, i.e., single-vs. multi-task and weights-only vs. storing both weights and activations. These results exclude eNVM candidates that cannot support 60 FPS operation nor maintain DNN accuracy targets. Recall NVMExplorer includes fault injection wherein high eNVM fault rates can degrade model accuracy to unacceptable levels. While not explicitly shown here, NVMExplorer exposes numerous additional interactions for users to probe and build intuition. For example, while total memory power increases as the number of accesses per frame increases to compute multiple tasks, the ratio of read-to-write traffic stays roughly the same. Hence, the relative power of eNVM arrays also remains similar. In particular, PCM, RRAM, and STT all offer over 4× reduction in total memory power over SRAM. One important reason for this is that SRAM leakage power will dominate compared to eNVM solutions, even under high traffic. Of the energy-efficient solutions, STT offers best performance (lowest application latency per frame). In contrast, optimistic FeFET offers higher storage density while maintaining 60FPS and a 1.5-3× power advantage over SRAM.

2) Intermittent Operation: Let us now consider eNVM storage for two additional use cases that alter system-level

Fig. 5: Read characteristics and storage density for 2MB arrays, provisioned to replace on-chip SRAM for NVDLA.

Fig. 6: The most energy-efficient eNVM varies under different DNN inference use cases, such as continuous (left, operating power) vs. intermittent (right, reporting energy per input image frame); these results exclude eNVM solutions that are unable to meet application latency and accuracy targets.

Fig. 7: The eNVM storage solution (iso-capacity arrays provisioned per task, optimized for ReadEDP) that minimizes total memory energy consumption varies according to system wake-up frequency and DNN inference task; All solutions shown maintain application accuracy and a < 1s latency per inference.
optimization goals and corresponding eNVM selection, further highlighting the flexibility and ease of exploration the NVM-Explorer framework offers. A major advantage of storing DNN weights in eNVMs is that non-volatility supports intermittent operation that powers off the accelerator between inferences. Using SRAMs would either consume leakage power to keep the weights memory powered on or consume power to restore the weights from off-chip memory, e.g., by incurring a latency and energy penalty by fetching from DRAM. In this use case, we provision monolithic eNVM storage to hold all DNN weights (e.g., up to 32MB for Natural Language Processing (NLP) tasks). For image processing, all weight memory accesses are to eNVM, eliminating the wake-up latency and power associated with loading parameters on-chip, in addition to reducing distance between compute system and higher-capacity memory.

Figure 6 (right) compares the resulting memory-energy-per-inference across eNVMs for both single-task image classification and multi-task image processing, as determined by the total number of accesses to retrieve all DNN weights over the course of processing one input frame. The lowest-energy technology choice differs between the single vs. multi-task inference and, perhaps more interesting, both are eNVM candidates with lower storage density (RRAM and pessimistic FeFET), as opposed to the highest density options (STT and optimistic FeFET), which hints at a cross-stack prioritization of read performance as opposed to cell size reduction, as probed further in Sec. V-B. We repeat this study for single task vs. multi-task natural language processing using the ALBERT network, a relatively small-footprint, high-accuracy, transformer-based DNN [76].

To further study this result, we dig into the implications of intermittent operation and compare the total energy versus the number of inferences per day, showing a continuum of wake-up frequency that may arise (e.g., deployed solar-powered agricultural sensors or satellites, or a voice-enabled assistant executing NLP tasks on wake-up). The left plot of Figure 7 shows total memory energy as a function of inferences per day for image classification. Here, total memory energy is presented as a proxy for device battery life. From the figure, we observe that when the number of inferences per day is sufficiently low (less than 1e5), optimistic FeFET yields the lowest energy. At higher wake-up frequency, optimistic STTs take over because of the relatively lower energy-per-access. Figure 7 (right) investigates the impact on an NLP workload. While results are similar, optimistic STT emerges as the best technology at lower inference rates (as compared to image classification), because ALBERT requires more computational power per inference than ResNet26.

Table II summarizes the preferred eNVM technology across different use cases and tasks, with “Opt. eNVM” indicating the preferred choice under optimistic underlying cell characteristics and “Alt. eNVM” indicating the preferred technology assuming pessimistic assumptions and reference points, and table entries for intermittent operation are selected at a fixed wake-up rate. Across a range of device wake-up frequencies and per-wake-up compute patterns, we observe that several eNVMs become compelling, and the preferred NVM choice for further investigation varies depending on both of these factors.

### B. Enabling Efficient Graph Processing

Our second case study explores the potential benefits of using eNVMs for graph processing, which imposes an entirely different set of constraints in terms of memory read and write characteristics. Graph processing comprises many read-dominated tasks with less predictable data reuse than DNNs (e.g., search kernels), but still involves write traffic and, overall, is incredibly data-intensive in terms of memory bandwidth and capacity. As an initial exploration of compatibility and viability between graph processing workloads and eNVM storage solutions, we consider the total power and resulting memory lifetime per technology under generic traffic patterns covering the range of read and write bandwidths for critical graph tasks, as described in previous workload characterization efforts [9]. As a proof of concept in a specific system, we additionally

| Use Case | Inference Task | Data Storage | Priority | Opt. eNVM | Alt. eNVM |
|----------|----------------|--------------|----------|-----------|-----------|
| Continuous (64IPS) | Single-Task Image Classification | Weights Only | Low Power | PCM | PCM |
| | Multi-Task Image Processing | Weights Only | High Density | STT | FeFET |
| | Single-Task Image Classification | Weights Only | High Density | RRAM | PCM |
| | Multi-Task Image Processing | Weights Only | Low Power | STT | FeFET |
| | Sentence Classification (ALBERT) | Embeddings Only | Low Energy & Act | BRAM | PCM |
| | Multi-Task NLP (ALBERT) | All Weights | Low Energy & Act | BRAM | STT |

**TABLE II:** Summary of preferred eNVM under varying DNN use case, task, storage strategy, and optimization priority.
evaluate eNVM storage solutions under access patterns for benchmarks executed on a domain-specific accelerator [52].

1) Analysis for generic traffic patterns: We consider different memories experiencing a range of generic traffic patterns representing graph processing kernels (i.e., read access rates from 1-10GB/s and write access rates from 1-100MB/s) [9]. NVMExplorer provides a wide array of critical metrics to compare and user-configurable visualizations to extract important trends and limitations. For example, in Figure 8, we choose to display total memory power against read traffic, as number of read accesses becomes a dominant factor in total power for read-dominated workloads, and total memory latency against write traffic, as overall performance for several eNVMs is strongly determined by write traffic.

As shown by Figure 8, left, total memory power generally increases with read access rate and the lowest power solution depends on the application traffic load. For applications that exhibit fewer than 10^7 read accesses per second, optimistic FeFET is a clear winner, while pessimistic FeFET and RRAM are next best candidates. On the other hand, for higher rates of read traffic (e.g., > 10^8), optimistic STT is best. For mid-range read access rates, PCM and RRAM are also viable solutions sometimes offering the lowest power solution. However, this relationship alone does not dictate memory technology choice. A slightly different and more consistent story emerges when we analyze the impact of different eNVMs on overall memory latency (both read and write) versus write access rates, shown by the middle plot of Figure 8. While there is a clear preference for optimistic STT, RRAM and optimistic PCM are also worth considering. In contrast, most pessimistic eNVM technologies and all FeFET-based solutions are significantly inferior, even failing to match SRAM performance for many traffic patterns.

When we additionally consider projected memory lifetime, STT emerges the clear winner overall. Note that the right chart of Figure 8 plots the memory lifetime assuming continuous operation at a particular write access rate. Hence, the highest write traffic always yields the lowest lifetime. While RRAM seemed promising based on performance and power, it has the worst endurance and lowest lifetimes.

2) Analysis for domain-specific systems: In addition to relying on generic traffic to represent the full range of expected load of graph processing, NVMExplorer can also be leveraged to answer a more specific design question: For performance targets and traffic patterns to a specific storage resource in a graph processing accelerator system, which eNVMs offer compelling characteristics that warrant further investigation? To this end, Figure 8 also includes points, identified in pink, corresponding to memory traffic to run breadth-first search on two different social network graphs [83]. Traffic patterns are extracted from throughput and accesses reported for the compute stream of a domain-specific graph processing accelerator utilizing an 8MB eDRAM scratchpad [52]. In the baseline system, about 90% of the energy is spent on the eDRAM scratchpad (not including DRAM controller energy), with an operating power of at least 3.1W at the 32nm process technology node as reported from Cacti [52], [54]. We analyze the benefits of replacing the 8MB eDRAM scratchpad with an iso-capacity eNVM array provisioned to meet the cited latency target (1.5ns).

If we exclude RRAM due to low lifetime projections, FeFET, PCM, and STT all offer significantly lower memory power (about 2-10× lower than SRAM) and even pessimistic STT offers consistent performance. These observations, based on a realistic graph processing use case extracted from prior work, are consistent with the results generated using generic traffic patterns. Again, optimal technology choice depends on higher, system-level optimization goals, and NVMExplorer provides critical insights in the presence or absence of a specific system solution and simulation results.

If the high-level goal is to maximize storage density, FeFET is highly attractive, but severely limited by poor write latency (unable to meet application latency expectations under the higher range of traffic patterns). Rather than prematurely eliminating FeFET, designers can leverage NVMExplorer to study the impact of relaxing or adapting application targets or to explore co-design solutions that target improvements to the underlying technology (Sec. V-A) or architecture (Sec. V-D).

C. Non-Volatile LLC Solutions

Improved density and energy efficiency could revolutionize general-purpose on-chip storage, and recent efforts have endeavored to replace high-performance memories, like caches, with eNVM-based alternatives [53], [62], [74]. However, caches must handle a large volume of writes depending on the application, so the achievable write latency and endurance per eNVM comes to the forefront of design considerations.

In this study, we consider the last-level cache (LLC) of a high-performance desktop processor, similar to Intel’s 14nm,
8-core Skylake. The memory hierarchy includes a private 32 KiB L1I; a private 32 KiB L1D; a private 512 KiB L2 (non-inclusive, write-back); and a shared ring 16MiB L3 with 64 B line, 16 ways (inclusive and write-back). The system includes DRAM with 2 channels, 8 B/cycle/channel, 42 cycles + 51 ns latency. Representative application behavior comes from SPECrate CPU2017 (integer and floating point), and we warm-up the cache for 500M instructions and simulate for 1-billion instructions in detail using the Sniper simulator [13], [15]. This provides application modeling data for a 16MB LLC (e.g., reads, writes, execution time per benchmark) that are inputs to NVMEplorer (see Section II-A).

First we focus on the array characteristics of the different memory technologies in isolation, as shown in Figure 10. From the left plot, we note a competitive range of read energy and read latency does not reveal a clear winner. For example, if read energy per access is highest priority, FeFET, RRAM or even SRAM offer array configurations that trade access latency for energy efficient, while STT and optimistic FeFET offer pareto-optimal read characteristics. For writes (Figure 10, right), a PCM-based last level cache appears to minimize energy per access. On the other hand, only STT and RRAM are able to beat SRAM write latency. Again, we find array characteristics in isolation do not offer sufficient guidance to choose the best eNVM for LLC, and NVMEplorer allows us to go further.

Figure 9 shows the resulting power, performance, and lifetime when using different eNVMs as LLC and assuming memory traffic from SPEC2017 benchmarks. The leftmost figure shows total memory power versus read access rate, where each column of points corresponds to a particular benchmark traffic pattern. We again see that the lowest power eNVM solution depends on the traffic pattern. In broad terms, RRAM and FeFET fair better for lower read access rates while PCM is better for higher rates until STT emerges best for the highest rates. In terms of memory access latency with respect to write access rates, STT is usually the best choice, though arrays unable to meet application bandwidth are excluded. Lastly, the rightmost figure compares lifetimes across the eNVM technologies for a range of write access rates. Again, STT offers the best longevity on average. However, PCM and FeFET may warrant consideration for read-dominated workloads. RRAM, on the other hand, does not appear viable as an LLC.

V. CO-DESIGN OPPORTUNITIES

Exploration of the design space in Section IV shows that no single eNVM technology is best. Rather, technology choice depends on the application and system-level targets. This also means there are ample co-design opportunities across the computing stack – from devices to architecture.

A. Alternative FeFET fabrication choices unlock performant solutions for graph processing

Previous FeFET-based device characterization and modeling efforts have exhibited write pulses on the order of 100 ns-1 µs. However, alternative FeFET fabrication strategies in early development stages, such as back-gated FeFETs [12], offer compelling potential advancements in write latency (10 ns programming pulse) and projected endurance (10^{12}). Section IV-B noted that the primary limitation of FeFETs in the context of graph processing was an inability to meet the application latency targets under higher write traffic. Thus, using the underlying cell properties of back-gated FeFETs reported in [12], we can rapidly re-examine the viability of FeFET-based memory and probe whether this change could make a difference in the viability of FeFET-based memory for graph processing.

Figure 11 shows the total memory power and total memory latency of an 8MB memory array of back-gated FeFETs (in yellow) compared to using previous FeFET standards (red, green) and SRAM (blue). We examine these metrics under a range of read and write traffic patterns which are inclusive of the graph benchmarks described in Section IV-B and the SPEC benchmarks used in Section IV-C, but here showing access patterns for an 8MB capacity LLC. The underlying array-level characterization is shown in Figure 11, right. From the array characterization, we observe that the back-gated FeFETs show a slight increase in read energy per access and slight decrease in storage density compared to prior state-of-the-art cells. However, we observe that they enable comparable
application latency to SRAM across a wide range of write traffic where previous FeFET versions fall short. Furthermore, back-gated FeFETs results in the lowest operating power over most of the range of read accesses per second, including for the example graph processing benchmark, Wikipedia–BFSSMB.

Based on these observations, we posit that back-gated FeFET memory may close the performance gap between prior FeFETs and other memory technologies (including SRAM) and unlock additional application domains. NVMExplorer’s ability both to quickly and efficiently gauge the impact of cell-level innovations and to match emerging device designs to compelling use cases can enable productive future co-design collaborations. This feedback loop is mutually beneficial in providing direct motivation for further device development and encouraging system designers to integrate more energy-efficient, highly dense on-chip memory.

B. Trade area efficiency for performance

One theme we can highlight across the architecture-driven case studies from Section IV is that the subset of characterized results that exhibit lower area efficiency (i.e., internal array architectures that do less amortization of periphery and sensing overhead) also tend to result in lower total memory latency across many traffic scenarios. This is perhaps counter-intuitive given the effort spent in the devices community to manufacture very small cell sizes. We also note that in Figure 12, where such design points are highlighted across the plots, that slight advantages in terms of energy-per-access (e.g., Opt. STT and PCM compared to FeFET) tend to correlate to large total power advantages in high-traffic scenarios. As such, pointing out to device designers the greater relative impact of reduced energy per access rather than decreased cell size could usher in a more productive, product-ready set of eNVM technologies.

C. Multi-Level Cell (MLC) advantages vary among eNVMs

While programming multiple bits per memory cell is an important strategy for increasing storage density across many eNVMs, previous work has revealed that MLC eNVMs may exhibit significantly higher fault rates that must be carefully considered in conjunction with application resilience [112]. NVMExplorer enables efficient and broad probing of reliability vs. storage density by providing an application-agnostic fault injection tool and templates for technology-specific fault modes (Section II-B2). To demonstrate, we quantify the application accuracy for ResNet18 image classification under weight storage in SLC vs. 2-bit MLC across multiple technologies for which there exists sufficient cell and circuit level data to produce detailed fault models. The density vs. reliability trade-off is distinct for each technology. For example, Figure 13 displays 8MB and 16MB characterized arrays, including 2-bit MLC RRAM and 2-bit MLC FeFET, filtered such that only those arrays meeting application latency requirements and maintaining image classification accuracy are included. Note that these results replicate previous efforts that indicate that image classification inference is robust to 2-bit MLC RRAM storage (we also verified this for CTT-based memories with fault modeling details provided in [35], [112]), while we show that MLC FeFET devices only exhibit acceptable accuracy for larger cell sizes. This is because smaller FeFETs are more difficult to program reliably due to device-to-device variation [120].

D. Write buffering changes the performance landscape

In conjunction with technology innovations to reduce write latency, adoption of a wider set of eNVMs in general-purpose computing contexts could be made possible by employing existing architectural techniques to mask poor write characteristics. For example, in an effort to extend memory lifetime and mask the performance impact of write access, a more performant technology (e.g., SRAM, or STT) could be employed as a write-buffer. Rather than employ a costly and engineering-intensive cycle-accurate simulator to gauge the impact of provisioning a write buffer, NVMExplorer enables an analytical study under user-specified traffic patterns to narrow the space of eNVMs.
worthy of further simulation and design effort. This approach answers high-level questions regarding whether write-buffering could make a difference in making additional eNVMs viable for applications with significant write traffic, and, if so, how much benefit would need to be extracted using the write buffer?

For illustrative purposes, we consider a simple write cache that would hold write requests to the eNVM, write back to eNVM when the buffer is full, and allow in-place updates in the case of multiple writes to the same address before an update to eNVM. Figure 14 shows the results for this study for SPEC2017 and Facebook-Graph-BFS. Just buffering the writes will mask the effective write latency experienced by the system, while a write cache that allows updates could additionally reduce traffic and extend lifetime. In particular, we look at the effects of masking write latency and reducing write traffic on total memory latency and power. We observe that for Facebook-Graph-BFS, if the write traffic load is reduced by at least half, FeFET emerges as a performant option, while STT remains the lowest power solution for this particularly high-traffic workload. STT and RRAM are still the optimal technology choices for SPEC2017 in terms of performance, but write-buffering could empower FeFETs as a lower-power technology choices for SPEC2017 in terms of performance, high-traffic workload. STT and RRAM are still the optimal technology choices for SPEC2017 in terms of performance, but write-buffering could empower FeFETs as a lower-power alternative if latency could be masked or write traffic to the eNVM could be reduced by at least 25%.

VI. RELATED WORK

Previous work in evaluating eNVMs can be characterized as either focusing on device- and array-level evaluations, or providing in-depth cross-stack analysis for a particular combination of eNVM and application target. In Table III, we codify the key differences between NVMExplorer and related works. Survey works such as the Stanford Memory Trends [133] maintain a list of key parameters, like storage capacity and write energy, while previously validated array-level characterization tools, such as NVSim [37], characterize timing, energy, and area of eNVM-based memory structures. DESTINY [114] modifies NVSim to evaluate 3D integration and could be similarly extended and used as a back-end characterization tool for NVMExplorer.

To evaluate eNVMs in a system setting, prior work typically integrates NVSim with a system simulator. DeepNVM/DeepNVM++ [62], [63] enables cross-layer modeling, optimization, and design space exploration of MRAM-based technologies in the context of GPU cache for DNNs using GPGPUSim. NVMain [113] enables evaluation of eNVM-based main memory using gem5. NeuroSim++ [19] focuses on evaluation of processing-in-memory for DNN inference and training. While these frameworks are great examples of domain-specific explorations and evaluations, NVMExplorer can evaluate a variety of system and application domains, in addition to offering reliability analysis, additional metrics such as memory lifetime, and a database of technology cell characteristics and configurable device parameters.

In contrast, NVMExplorer offers more breadth by including application-, system-, and device-level considerations, and accommodating a wider range of devices without requiring a separate system simulator. Additionally, NVMExplorer offers a broad range of evaluations, including fault modeling and reliability studies. It is built for ease of navigation and fluidity, and it exposes the unique cross-stack trade-offs among application characteristics, system constraints, and circuit and device level innovations in a user-friendly configuration interface and companion data visualization interface. By integrating these components, NVMExplorer additionally provides a platform for architects and device designers to perform co-design evaluations required for the advancement of technologically-heterogeneous memory systems.

VII. CONCLUSION

Next-generation on-chip memory will need to push the boundaries of efficiency and density, and a diverse set of embedded non-volatile memory (eNVM) technologies have compelling characteristics to address these limitations. NVMExplorer provides architects the flexibility to explore and compare these storage solutions under realistic constraints. NVMExplorer is open source, with interactive data visualizations freely available online, which we hope will unlock the potential of eNVMs in a broad range of systems.

Table III: NVMExplorer leverages existing efforts by extending NVSim, while enabling cross-stack DSE across multiple use cases and domains, including more breadth than previous works, and providing a unified platform to explore and iterate design.
A. Abstract

NVMExplorer is an open-source framework for modeling, evaluating, and comparing embedded non-volatile memory solutions under different application and system-level properties and constraints. NVMExplorer’s code base includes (1) a python-based user interface for configuring and running design sweeps, (2) a modified and extended version of NVSim for memory array characterization, (3) a python-based application-level fault injection tool with a stand-alone interface, (4) scripts to both generate and parse associated configuration and output files from memory characterization, and (5) an analytical model extrapolates array-level data according to user-input application and system properties and constraints. This release also includes (1) a per-technology database of properties extracted from paper survey of IEDM, VLSI, and ISSCC 2016-2020, (2) application characteristics for the workloads in our submission, including graph search, neural networks, and SPEC CPU2017, (3) fault model characteristics and data format transformations for fault injection studies, and (4) sample configuration files and customized cell-level characteristics.

NVMExplorer was developed and validated on both Mac and Ubuntu Linux systems, with successful configuration and some tests also on Windows. Support for more advanced technology nodes and alternative memory characterization backends is under development.

B. Artifact check-list (meta-information)

- Compilation:
  
  $ cd nvmexplorer_src/nvsim_src
  
  $ make

- Execution:
  
  $ python run.py config/main_dnn_study.json

- Output:
  
  output/results/[eNVM]_1BPC-combined.csv

- How much disk space required (approximately)?: 37MB

- Preparation Time?: Less than 1 hour.

- Execution Time (for this artifact)?: about 1 hour (desktop CPU).

- Publicly available?: Yes

- Code licenses (if publicly available)?: MIT

- Archived (provide DOI)?: https://zenodo.org/badge/latestdoi/375786583

C. Description

1) How to access: [Zenodo] for current release, [Github] for up-to-date and development versions.

2) Hardware dependencies: Tested on a selection of laptop and desktop setups; no specific HW dependencies required.

3) Software dependencies: Python 3.8; pandas, numpy, (optional) pytorch for fault injection experiments; gcc

4) Data sets: Please see provided workload characterization results and default configuration settings in the following paths from the main NVMExplorer repository:

  config/README.md

  data/workload_data

  output/NVM_data

D. Installation

$ git clone --recursive-submodules

https://github.com/lpentecost/NVMExplorer

$ cd nvmexplorer_src/nvsim_src

$ make

Prior to running NVMExplorer, please verify you are using Python 3.8 and have the pandas and numpy packages available.

E. Experiment workflow

The general usage of NVMExplorer is via passing a JSON config file that specifies your desired design sweep to run.py:

python run.py config/[config name].json

For example, to generate the DNN-focused case study in Section 4.1, you can run:

python run.py config/main_dnn_study.json

and verify that the per-eNVM-technology CSV outputs generated are consistent with those provided in

AE_dnn_output/[eNVM]_1BPC-combined.csv
and low-voltage current limiter to improve read and write performance,” in *IEEE International Solid - State Circuits Conference - (ISSCC)*, 2018.

[30] T. Chou, W. Tang, J. Botinnen, and Z. Zhang, “Cascade: Connecting rams to extend analog dataflow in an end-to-end in-memory processing paradigm,” in *Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture*, 2019.

[31] S. Chung, T. Kishi, J. W. Park, M. Yoshikawa, K. S. Park, T. Nagase, K. Sunouchi, H. Kanaya, G. C. Kim, K. Noma, M. S. Lee, A. Yamamoto, K. M. Kho, K. Tsuchida, S. J. Chung, J. Y. Yi, H. S. Kim, Y. S. Chun, H. Oymatsu, and S. J. Hong, “48t density stt-mram using perpendicular mtj realized with compact cell structure,” in *IEEE International Electron Devices Meeting (IEDM)*, 2016.

[32] D. Datta, H. Dixit, S. Agarwal, A. Dasgupta, M. Tran, D. Houssamedine, Y. S. Chauhan, D. Shum, and F. Benistant, “Quantitative model for switching asymmetry in perpendicular mtj: A material-device-circuit co-design,” in *IEEE International Electron Devices Meeting (IEDM)*, 2017.

[33] S. Deng, G. Yin, W. Chakraborty, S. Dutta, S. Datta, X. Li, and K. Ni, “A comprehensive model for ferroelectric fet capturing the key behaviors: Scalability, variation, stochasticity, and accumulation,” in *IEEE Symposium on VLSI Technology*, 2020.

[34] M. Donato, L. Pentecost, D. Brooks, and G. Wei, “Mentti: Optimizing on-chip nonvolatile storage for visual multitask inference at the edge,” *IEEE Micro*, 2019.

[35] M. Donato, B. Reagen, L. Pentecost, U. Gupta, D. Brooks, and G.-Y. Wei, “On-chip deep neural network storage with multi-level envm,” in *Proceedings of the 55th Annual Design Automation Conference*, 2018.

[36] Q. Dong, Z. Wang, J. Lim, Y. Zhang, Y. Shih, Y. Chih, J. Chang, D. Blaauw, and D. Sylvester, “A 1mb 28n stt-mram with 2.8ns read access time at 1.2v vdd using single-cap offset-cancelled sense amplifier and in-situ self-write-termination,” in *IEEE International Solid - State Circuits Conference - (ISSCC)*, 2018.

[37] X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, “Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2012.

[38] S. Dunkel, M. Trentzsch, R. Richier, P. Moll, C. Fuchs, O. Gehring, M. Majer, S. Wittek, B. Muller, T. Melde, H. Mulaosmanovic, S. Slezacek, S. Muller, J. Ocker, M. Noack, D. Lohr, P. Polakowski, J. Muller, T. Mikolajek, J. Hontschel, B. Rice, J. Pellerin, and S. Beyer, “A fet based super-low-power ultra-fast embedded nvm technology for 22nm fdios and beyond,” in *IEEE International Electron Devices Meeting (IEDM)*, 2017.

[39] T. Endoh, H. Jonko, K. Nishioka, and S. Ikeda, “Recent progresses in stan-mram and set-mram for next generation mram,” in *IEEE Symposium on VLSI Technology*, 2020.

[40] H. Esmailzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and H. Liao, “Integrated hfo2-rram to achieve highly reliable, greener, and low-voltage current limiter to improve read and write performance,” in *IEEE International Solid - State Circuits Conference - (ISSCC)*, 2018.

[41] A. Feng, Y. Li, L. Wang, Z. G. Yu, S. Chen, W. C. Tan, N. Macadam, G. Hu, X. Gong, T. Hasan, Y. W. Zhang, A. V. Y. Thean, and K. W. Ang, “First demonstration of a fully-printed mos2ram on flexible substrate,” in *IEEE International Solid - State Circuits Conference - (ISSCC)*, 2018.

[42] S. Fujii, Y. Kaminuma, T. Ino, Y. Nakasaki, R. Takaishi, and M. Saitoh, “First demonstration and performance improvement of ferroelectric fho2-based resistive switch with low operation current and intrinsic diode property,” in *IEEE Symposium on VLSI Technology*, 2016.

[43] S. Fukami, T. Anekawa, A. Ohkawara, C. Zhang, and H. Ohno, “A sub-ns three-terminal spin-orbit torque induced switching device,” in *IEEE Symposium on VLSI Technology*, 2016.

[44] W. J. Gallagher, E. Chien, T. Chiang, J. Huang, M. Shih, C. Y. Wang, C. Weng, S. Chen, C. Bair, G. Lee, Y. Shih, C. Lee, P. Lee, R. Wang, K. H. Shen, J. J. Wu, W. Wang, and H. Chuang, “22nm stt-mram for reflow and automotive uses with high yield, reliability, and magnetic immunity and with performance and shielding options,” in *IEEE International Electron Devices Meeting (IEDM)*, 2019.
Kim, C. Kothandaraman, N. Marchack, E. J. O’Sullivan, M. Reuter, R. P. Robertazzi, J. Z. Sun, T. Suwannasiri, P. L. Troulloud, Y. Zhu, and D. C. Wrobel, “Key parameters affecting stt-mram switching efficiency and improved device performance of 40-66a-compatible p-mits,” in *IEEE International Electron Devices Meeting (IEDM)*, 2017.

[60] G. Hu, J. J. Nowak, M. G. Gottwald, S. L. Brown, B. Doris, C. P. D’Emic, P. Hashemi, D. Houssameddine, Q. He, D. Kim, J. Kim, C. Kothandaraman, G. Lauer, H. K. Lee, N. Marchack, M. Reuter, R. P. Robertazzi, J. Z. Sun, T. Suwannasiri, P. L. Troulloud, S. Woo, and D. C. Wrobel, “Spin-transfer torque mram with reliable 2 ns writing for last level cache applications,” in *IEEE International Electron Devices Meeting (IEDM)*, 2019.

[61] IEEE, “International roadmap for devices and systems (IRDS) 2020 edition.”

[62] A. Inci, M. M. Isengc, and D. Marculescu, “DeepNVM++: cross-layer modeling and optimization framework of non-volatile memories for deep learning,” *preprint arXiv:2012.04559*, 2020.

[63] A. F. Inci, M. Mercic Isengc, and D. Marculescu, “Deepnvm: A framework for modeling and analysis of non-volatile memory technologies for deep learning applications,” in *Design, Automation Test in Europe Conference Exhibition (DATE)*, 2020.

[64] P. Jain, U. Arslan, M. Sekhar, B. C. Lin, L. Wei, T. Sahu, J. Alzate-K. Korgaonkar, I. Bhati, H. Liu, J. Gaur, S. Manipatruni, S. Subramoney, Z. Jiang, Z. Wang, X. Zheng, S. Fong, S. Qin, H. Y. Chen, C. Ahn, M. Jerry, P. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu, and S. Datta, “Ferroelectric fet analog synapse for acceleration of deep neural network (IEDM), 2019.

[65] H. Li, K. S. Li, C. H. Lin, J. L. Hsu, W. C. Chiu, M. C. Chen, H. P. Tseng, D. Y. Lee, K. H. Chiang, K. C. Wang, T. Y. Tseng, J. H. Park, I. H. Kim, B. Y. Seo, S. H. Han, Y. Ji, H. T. Jung, S. O. Park, O. I. Kwon, J. W. Kye, Y. D. Kim, S. W. Pae, Y. J. Song, G. T. Jeong, K. H. Hwang, G. H. Koh, H. K. Kang, and E. S. Jung, “1GB high density embedded stt-mram in 28nm fdox technology,” in *IEEE International Electron Devices Meeting (IEDM)*, 2019.

[66] K. Lee, R. Chao, K. Yamane, V. B. Naik, H. Yang, J. Kwon, N. L. Chung, S. H. Jang, B. Behin-Aein, J. H. Lim, S. K. B. Liu, E. H. Toh, K. W. Gan, D. Zeng, N. Thiagarajah, L. C. Goh, T. Ling, J. W. Ting, J. Hwang, L. Zhang, R. Low, R. Krishnan, L. Zhang, S. L. Tan, Y. H. Tong, C. S. See, J. C. J. Ting, S. Wong, T. S. Woo, E. Quek, and S. Y. Siah, “22-nm fd-soi embedded mram technology for low-power automotive-grade-1 mcu applications,” in *IEEE International Electron Devices Meeting (IEDM)*, 2018.

[67] M. H. Lee, S. Fan, C. Tang, P. Chen, Y. Chou, H. Chen, J. Kuo, M. Xie, S. Liu, M. Liao, C. Kong, K. Li, M. Chen, and C. W. Liu, “Physical thickness 1.x nm ferroelectric hfo2 negative capacitance fets,” in *IEEE International Electron Devices Meeting (IEDM)*, 2016.

[68] T. Lee, K. Yamane, J. Kwon, V. Naik, Y. Otani, D. Zeng, J. Lim, S. Sivabalan, C. Chiang, Y. Huang, S. Jang, L. Hau, R. Chao, N. Chung, W. Neo, K. Khua, N. Thiagarajah, T. Ling, L. Goh, and S. Siah, “Fast switching of stt-mram to realize high speed applications,” in *IEEE Symposium on VLSI Technology*, 2020.

[69] Y. Lee, Y. Song, J. Kim, S. Oh, B.-J. Bae, S. Lee, J. Lee, U. Pi, B. Seo, H. Jung, K. Lee, H. Shin, H. Jung, M. Pyo, A. Antonyan, D. Lee, S. Huang, D. Jung, Y. Ji, and E. Jung, “Embedded stt-mram in 28-nm fdox logic process for industrial mcu/fut application,” in *Symposium on VLSI Technology*, 2018.

[70] J. Leskovec and A. Krevl, “SNAP Datasets: Stanford large network dataset collection,” June 2014.

[71] H. Li, K. S. Li, C. H. Lin, J. L. Hsu, W. C. Chiu, M. C. Chen, T. T. Wu, J. Sohn, S. B. Eryilmaz, J. M. Shieh, W. K. Yeh, and H. P. Wong, “Four-layer 3d vertical ram integrated with fets as a versatile computed unit for brain-inspired cognitive information processing,” in *IEEE Symposium on VLSI Technology*, 2016.

[72] H. Li, T. F. Wu, A. Rahimi, K. S. Li, M. Rasch, C. H. Lin, J. L. Hsu, M. M. Sabry, S. B. Eryilmaz, J. Sohn, W. C. Chiu, M. C. Chen, T. T. Wu, J. M. Shieh, W. K. Yeh, J. M. Rabaeys, S. Mitra, and H. S. Wong, “Hyperdimensional computing with 3d vraam in-memory kernels: Device-architecture co-design for energy-efficient, error-resilient language recognition,” in *IEEE International Electron Devices Meeting (IEDM)*, 2016.

[73] C. Lin, J. Hung, W. Lin, C. Lo, Y. Chiang, H. Tsai, G. Yang, Y. King, C. J. Lin, T. Chen, and M. Chang, “7.4 a 256b-word length 1ns search-time and 14x improvement in word length-energy efficiency-density product using 2.5t1r cell,” in *IEEE International Solid-State Circuits Conference (ISSCC)*, 2016.

[74] C. Lin, J. Hung, W. Lin, C. Lo, Y. Chiang, H. Tsai, G. Yang, Y. King, C. J. Lin, T. Chen, and M. Chang, “A 256b-word length 1ns search-time and 14x improvement in word length-energy efficiency-density product using 2.5t1r cell,” in *IEEE International Solid-State Circuits Conference (ISSCC)*, 2016.

[75] S. Koh, Y. C. Park, J. H. Cho, J. H. Park, J. K. Jeong, J. B. Seo, S. H. Park, S. H. Park, and J. H. Kim, “3d hybrid integrated three-dimensional fets with vertical fets as stacks for hfo2 fets,” in *IEEE International Electron Devices Meeting (IEDM)*, 2016.

[76] K. K. Yoon, J. H. Park, T. H. Kwon, D. Kim, S. P. Park, Y. Lee, and S. H. Park, “A comprehensive study of 3-stage high resistance state non-volatile memory as a replacement for sram based last level cache,” in *ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)*, 2018.
retention behavior for tmo rerams from single cells to a large array," in IEEE International Electron Devices Meeting (IEDM), 2017.

B. Reagen, U. Gupta, L. Pentecost, P. Whatmough, S. K. Lee, F. M. Puglisi, L. Larcher, C. Pan, N. Xiao, Y. Shi, F. Hui, and M. Lanza, "Nvidia deep learning accelerator (nvdla): a free and open performance deep learning library," in Advances in Neural Information Processing Systems 32, 2019.

V. Naik, J. H. Lim, K. Yamane, D. Zeng, H. Yang, T. Hiramoto, and J. Yuan, "Novel ferroelectric hfo2 fet with ultrathin-body igzo for high-density low-power memory applications," in Symposium on VLSI Technology, 2020.

F. M. Puglisi, L. Larcher, C. Pan, N. Xiao, Y. Shi, F. Hui, and M. Lanza, "2bn hbd based rram devices," in IEEE International Electron Devices Meeting (IEDM), 2016.

B. Reagen, U. Gupta, L. Pentecost, P. Whatmough, S. K. Lee, N. Mulholland, D. Brooks, and M. F. Chang, "Soc compatible 1t1c feram memory for ultra-low power embedded non-volatile logic," in Proceedings of the 52nd Annual IEEE/ACM International Symposium on Computer-Aided Design (ICCAD), 2017.

M. Poremba and Y. Xie, "Nvmac: An architectural-level main memory simulator for emerging non-volatile memories," in Workshop on Computer Society Annual Symposium on VLSI, 2012.

M. Poremba, S. Mittal, D. Li, J. Vetter, and Y. Xie, "Destiny: A tool for modeling emerging 3d nvm and edram caches," in Design, Automation Test in Europe Conference Exhibition (DATE), 2015.

F. M. Puglisi, L. Larcher, C. Pan, N. Xiao, Y. Shi, F. Hui, and M. Lanza, "A novel puf against machine learning attack: Implementation on a 16 mb rram chip," in IEEE International Electron Devices Meeting (IEDM), 2017.

A. Paszke, S. Gross, F. Massa, A. Lerer, J. Bradbury, G. Chanan, T. Killeen, Z. Lin, N. Gimelshein, L. Antiga, A. Desmaison, A. Kopf, E. Yang, Z. DeVito, M. Raison, A. Tejani, S. Chilamkurthy, B. Steiner, L. Fang, J. Bai, and S. Chintala, "Pytorch: An imperative style, high-performance deep learning library," in Advances in Neural Information Processing Systems 32, 2019.

B. Reagen, U. Gupta, L. Pentecost, P. Whatmough, S. K. Lee, N. Mulholland, D. Brooks, and G. Wei, "Ares: A framework for quantifying the resilience of deep neural networks," in 55th Design Automation Conference (DAC), 2018.

D. Saied, S. Hashizume, M. Yabuki, T. Daibou, N. Hase, M. Fukumoto, S. Miwa, Y. Suzuki, H. Noguchi, S. Fujita, and J. Ito, "Sub-3 ns pulse with sub-100 microa switching of 1x–2x nm perpendicular mtj for high-performance embedded stt-mram towards sub-20 nm cmos," in IEEE International Electron Devices Meeting (IEDM), 2016.

H. Sato, H. Horng, T. Watanabe, M. Niwa, H. Koike, S. Miura, T. Saito, H. Inoue, T. Tanigawa, Y. Noguchi, T. Kubo, K. Yamashita, Y. Yagi, R. Tanamura, and T. Endoh, "14ns write speed 128mb density embedded stt-mram with endurance 1010 and 10yrs retention 85c using novel low damage mtj integration process," in IEEE International Solid-State Circuits Conference (ISSCC), 2019.

O. Mosendz, B. De Salvo, and L. Perniola, "Reliable tdbb lifetime projection model verified using 40mb stt-mram," in IEEE International Solid-State Circuits Conference (ISSCC), 2016.

C. S. Seet, S. Ong, J. Wong, Y. S. You, S. T. Woo, and S. Y. Siah, "A novel voltage controlled mram (vcm) with fast write/erase circuits for ultra large last level cache," in IEEE International Electron Devices Meeting (IEDM), 2016.

H. Noguchi, K. Iegami, K. Abe, S. Fujita, Y. Shiota, T. Nozaki, S. Yuasa, and Y. Suzuki, "Novel voltage controlled mram (vcm) with fast write/erase circuits for ultra large last level cache," in IEEE International Electron Devices Meeting (IEDM), 2016.
neural network accelerator with in-situ analog arithmetic in crossbars,” *ACM SIGARCH Computer Architecture News*, 2016.

[120] F. Su, W. H. Chen, L. Xia, C. P. Lo, T. Tang, Z. Wang, K. H. Hsu, M. Cheng, J. Y. Li, Y. Xie, Y. Wang, M. F. Chang, H. Yang, and Y. Liu, “A 462gops/\textmu J ram-based nonvolatile intelligent processor for energy harvesting ioe system featuring nonvolatile logics and processing-in-memory,” in *Symposium on VLSI Technology*, 2017.

[121] X. Sun, P. Wang, K. Ni, S. Datta, and S. Yu, “Exploiting hybrid precision for training and inference: A 2t-Heft based analog synaptic weight cell,” in *IEEE International Electron Devices Meeting (IEDM)*, 2018.

[122] A. J. Tan, M. Pesci, L. Larcher, Y. H. Liao, L. C. Wang, J. H. Bae, C. Hu, and S. Salahuddin, “Hot electrons as the dominant source of degradation for sub-5nm hzo fets,” in *IEEE Symposium on VLSI Technology*, 2020.

[123] L. Thomas, G. Jan, S. Le, S. Serrano-Guisan, Y. Lee, H. Liu, J. Zhu, J. Iwata-Harms, R. Tong, S. Patel, V. Sundar, D. Shen, Y. Yang, R. He, J. Haq, Z. Teng, V. Lam, P. Liu, Y. Wang, T. Zhong, and P. Wang, “Probing magnetic properties of stt-mram devices down to sub-20 nm using spin-torque fmr,” in *IEEE International Electron Devices Meeting (IEDM)*, 2017.

[124] L. Thomas, G. Jan, S. Serrano-Guisan, H. Liu, J. Zhu, Y. Lee, S. Le, J. Iwata-Harms, R. Tong, S. Patel, Y. Sundar, D. Shen, Y. Yang, R. He, J. Haq, Z. Teng, V. Lam, P. Liu, Y. Wang, T. Zhong, H. Fukazawa, and P. Wang, “Stt-mram devices with low dumping and moment optimized for lfc applications at ox nodes,” in *IEEE International Electron Devices Meeting (IEDM)*, 2018.

[125] L. Tillie, E. Nowak, R. C. Sousa, M. Cyrille, B. Delaet, T. Magis, A. Persico, J. Langer, B. Ocker, I. Prejbeanu, and L. Perniola, “Data retention extension methodology for perpendicular stt-mram,” in *IEEE International Electron Devices Meeting (IEDM)*, 2016.

[126] M. Trentzsch, S. Flachowsky, R. Richter, J. Paul, B. Reimer, D. Utess, S. Jansen, H. Mulaosmanovic, S. Muller, S. Slesazeck, J. Ocker, M. Noack, J. Muller, P. Polakowski, J. Schreiter, S. Beyer, T. Mikolajek, and B. Rice, “A 28nm hkg super low power embedded rvm technology based on ferroelectric fets,” in *IEEE International Electron Devices Meeting (IEDM)*, 2016.

[127] W. Wan, R. Kubendran, S. B. Eryilmaz, W. Zhang, Y. Liao, D. Wu, S. Deiss, B. Gao, P. Raina, S. Joshi, H. Wu, G. Cauwenberghs, and H. P. Wong, “33.1 a 74 tmcas/w cmos-ram neurosynaptic core with dynamically reconfigurable dataflow and in-situ transposable weights for probabilistic graphical models,” in *IEEE International Solid-State Circuits Conference - (ISSCC)*, 2016.

[128] C. Wang, C. McClellan, Y. Shi, X. Zheng, V. Chen, M. Lanza, E. Pop, and H. P. Wong, “3d monolithic stacked 1t1r cells using monolayer mosfet and hbn rram fabricated at low (150c) temperature,” in *IEEE International Electron Devices Meeting (IEDM)*, 2018.

[129] C. Wang, M. Shih, Y. Lee, W. Wang, L. Thomas, Y. Lee, H. Liu, J. Zhu, G. Jan, A. Wang, T. Zhong, P. Wang, D. Lin, C. Chen, C. Chang, C. Weng, T. Chiang, K. Shen, W. J. Gallagher, and H. Chiang, “Impact of external magnetic field on embedded perpendicular stt-mram technology qualified for solder reflow,” in *IEEE International Electron Devices Meeting (IEDM)*, 2017.

[130] C. Y. Wang, M. C. Shih, C. H. Weng, C. H. Chen, C. Y. Chang, W. Wang, T. W. Chiang, A. Hung, H. Chiang, and W. J. Gallagher, “Reliability demonstration of reflow qualified 22nm stt-mram for embedded memory applications,” in *IEEE International Memory Technology Conference - (IMTC)*, 2017.

[131] Z. Wang, Z. Li, L. Xu, Q. Dong, C. I. Su, W. T. Chu, G. Tsou, Y. D. L. Wei, J. G. Alzate, U. Arslan, J. Brockman, N. Das, K. Fischer, D. Brooks, K. Ni, S. Datta, and S. Yu, “Exploiting hybrid precision for training and inference: A 2t-Heft based analog synaptic weight cell,” in *IEEE International Electron Devices Meeting (IEDM)*, 2018.

[132] A. J. Tan, M. Pesci, L. Larcher, Y. H. Liao, L. C. Wang, J. H. Bae, C. Hu, and S. Salahuddin, “Hot electrons as the dominant source of degradation for sub-5nm hzo fets,” in *IEEE Symposium on VLSI Technology*, 2020.

[133] Stanford Nanoelectronics Lab, “Stanford memory trends.”

[134] F. Su, W. H. Chen, L. Xia, C. P. Lo, T. Tang, Z. Wang, K. H. Hsu, M. Cheng, J. Y. Li, Y. Xie, Y. Wang, M. F. Chang, H. Yang, and Y. Liu, “A 462gops/\textmu J ram-based nonvolatile intelligent processor for energy
memory computing in quantized neural network AI applications,” in IEEE Symposium on VLSI Technology, 2020.

[150] J. Y. Wu, Y. S. Chen, W. S. Khwa, S. M. Yu, T. Y. Wang, J. C. Tseng, Y. D. Chih, and C. H. Diaz, “A 40nm low-power logic compatible phase change memory technology,” in IEEE International Electron Devices Meeting (IEDM), 2018.

[151] X. Xu, Q. Luo, T. Gong, H. Lv, S. Long, Q. Liu, S. S. Chung, J. Li, and M. Liu, “Fully cmos compatible 3d vertical ram with self-aligned self-selective cell enabling sub-5nm scaling,” in IEEE Symposium on VLSI Technology, 2016.

[152] X. Xu, L. Tai, T. Gong, J. Yin, P. Huang, J. Yu, D. N. Dong, Q. Luo, J. Liu, Z. Yu, X. Zhu, X. L. Wu, Q. Liu, H. LV, and M. Liu, “40x retention improvement by eliminating resistance relaxation with high temperature forming in 28 nm ram chip,” in IEEE International Electron Devices Meeting (IEDM), 2018.

[153] C. Xue, T. Huang, J. Liu, T. Chang, H. Kao, J. Wang, T. Liu, S. Wei, S. Huang, W. Wei, Y. Chen, T. Hsu, Y. Chen, Y. Lo, T. Wen, C. Lo, R. Liu, C. Hsieh, K. Tang, and M. Chang, “A 22nm 2mb rram compute-in-memory macro with 121-28tops/w for multibit mac computing for tiny AI edge devices,” in IEEE International Solid-State Circuits Conference (ISSCC), 2020.

[154] T. Yamauchi, Y. Yamaguchi, T. Kono, and H. Hidaka, “Embedded flash technology for automotive applications,” in IEEE International Electron Devices Meeting (IEDM), 2016.

[155] C. F. Yang, C. Y. Wu, M. H. Yang, W. Wang, M. T. Yang, T. C. Chien, V. Fan, S. C. Tsai, Y. H. Lee, W. T. Chu, and A. Hung, “Industrially applicable read disturb model and performance on mega-bit 28nm embedded ram,” in IEEE Symposium on VLSI Technology, 2020.

[156] J. Yang, X. Xue, X. Xu, H. Lv, F. Zhang, X. Zeng, M. Chang, and M. Liu, “A 28nm 1.5mb embedded 1t2r ram with 14.8 mb/mm2 using sneaking current suppression and compensation techniques,” in IEEE Symposium on VLSI Circuits, 2020.

[157] T. Yang, K. Li, Y. Chiangi, W. Lin, H. Lin, and M. Chang, “A 28nm 32kb embedded 2t2mtj stt-ram macro with 1.3ns read-access time for fast and reliable read applications,” in IEEE International Solid-State Circuits Conference (ISSCC), 2018.

[158] S. Yasuda, K. Ohba, T. Mizuguchi, H. Sei, M. Shimuta, K. Aratani, H. Shiihoto, T. Yamamoto, T. Sone, S. Nonoguchi, J. Okuno, A. Kouchiyama, W. Otsuka, and K. Tsutsui, “A cross point cu-rram with a novel ots selector for storage class memory applications,” in Symposium on VLSI Technology, 2017.

[159] H. K. Yoo, J. S. Kim, Z. Zhu, Y. S. Choi, A. Yoon, M. R. MacDonald, X. Lei, T. Y. Lee, D. Lee, S. C. Chae, J. Park, D. Hemker, J. G. Langan, Y. Nishi, and S. J. Hong, “Engineering of ferroelectric switching speed in si doped hfo2 for high-speed 1t-feram application,” in IEEE International Electron Devices Meeting (IEDM), 2017.

[160] S. Yu, Z. Li, P. Chen, H. Wu, B. Gao, D. Wang, W. Wu, and H. Qian, “Binary neural network with 16 mb rram macro chip for classification and online training,” in IEEE International Electron Devices Meeting (IEDM), 2016.

[161] F. Zhang, H. Zhang, P. R. Shrestha, Y. Zhu, K. Maize, S. Krylyuk, A. Shakouri, J. P. Campbell, K. P. Cheung, L. A. Bendersky, A. V. Davydov, and J. Appenzeller, “An ultra-fast multi-level mote2-based rram,” in IEEE International Electron Devices Meeting (IEDM), 2018.