Using Universal Nand-nor-inverter Gate to Design D-latch and D Flip-flop in Quantum-dot Cellular Automata Nanotechnology

H. Alamdar*a, G. Ardestхи, M. Gholamib

a Faculty of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran
b Department of Electrical Engineering, Faculty of Engineering and Technology, University of Mazandaran, Babolsar, Iran

1. INTRODUCTION

CMOS technology is faced with serious challenges such as short-channel effects, cut-off leakage, and high power consumption. Hence, the researchers have proposed alternatives to replace CMOS technology. One of these technologies is QCA technology [1]. The circuits designed in QCA technology use a square cell with size of a molecule or an atom. These QCA circuits can operate at around the terahertz frequencies because of not containing any output capacitors. Since there is no current in QCA circuits, their power consumption is less than CMOS circuits [2, 3].

Today, many digital systems include storage elements, sequential logic circuits and combinational logic circuits. The storage elements have capable of storing binary information. Flip-flop as a storage element has ability of storing one bit. The flip-flops are based on latches which operate with signal levels [4]. Flip-flops are used in phase/frequency detector (PFD) of a Phase-Locked Loop (PLL) and a Delay-Locked Loop (DLL). For an example, the conventional PFD is designed by using D flip-flops [5-8].

Different D latches and D-FFs have been designed in QCA technology [9-16]. In QCA technology, digital circuits such as latches are compared in terms of area, latency and number of cells. Some of these circuits are suitable and capable of using in large circuits, but some other are not. By latency we mean number of clocks needed for generating the valid output signal.

Dehkordi, and Sadeghi [9], have designed D latch with 43 cells and a 1.25 clock cycle latency. This D latch design has a NOT gate with larger number of cells and area than the conventional NOT gate. Also, this D latch has high latency compared to current work. Hashemi and Navi [10] have proposed the D latch which has large number of cells, occupying massive area and high latency compared to current works. Also, a NOT gate uses as in...
Two basic gates known in QCA technology are majority gate and inverter. By using the colony force and mutual interaction between cells, these basic gates can be made in QCA technology.

To have a synchronous circuits in QCA technology, in addition to control data flow in the wire to the same as that in a pipeline, a clock zone method is used. To operate correctly, Functional QCA circuits need clock [13, 21]. The cells also operate on clock. Clocking has two roles in QCA. It controls data flow and serves as power supply [3]. Although mapping conventional logic functions to majority logic can be done easily, the clock scheme in QCA makes directly conversion of a CMOS architecture into QCA counterpart difficult. The main unit of such designs is majority gate while this gate isn’t a universal gate and cannot realize the logical NOT operation. The designers must consider a separate costly QCA cell arrangements for realization of the logical NOT. By combining these functions with inverters, these logical components are used to implement other logical functions. Therefore, a universal gate structure called the Nand-Nor-Inverter (NNI) has been introduced by Sen and Sikdar [22] which can be used as a logical element for QCA-based designs. This gate implements the function of $F = \text{NNI}(A, B, C) = \text{maj}(A', B, C') = A'B + BC' + C'A'$.

3. THE PROPOSED STRUCTURE

In this section, a D latch and a D-FF are proposed by using the NNI gate [22]. Then, a PFD is designed using the proposed D-FF along with adding a reset pin to demonstrate applicability and usability in larger circuits.

The block diagram of proposed D latch and the design of its structure in QCA technology are shown in Figures 1 and 2, respectively. The proposed D latch has 24 cells and 0.5 clock cycle latency and 0.02 $\mu$m$^2$ area. As shown in Figure 1, a 2:1 multiplexer is designed by using basic gates of QCA technology, and it is converted to D latch by applying feedback path which is shown with dashed line in Figure 1. This proposed D latch is designed with NNI gate [22] and the new inverter gate introduced by Zahnmatkesh et al. [23].

Then, the proposed D latch is converted to a D-FF by adding a level-to-edge converter on the clock input. The D-FF is shown in Figure 3. The level-to-edge converter is a logic circuit that converts level to falling, rising or dual edge. The level-to-rising edge converter used in the proposed D-FF is shown by dashed rectangle in Figure 3. The NNI gate is used in this converter to reduce number of cell, area, and also the complexity of the circuit. Function of rising edge converter is $\text{CLK}_{\text{rew}}(t) = \text{CLK}(t). \text{CLK}(t-1)$ [13]. The proposed D-FF of Figure 3 has 43 cells and 1 clock cycle latency and 0.04 $\mu$m$^2$ area.
As shown in Figure 4, the proposed D-FF (Figure 3) can be easily converted to a D-FF with reset pin by inserting a 3-input majority gate (Maj2) and changing this majority gate to 2-input AND gate. To reset the D-FF, a logical ONE is applied to one of the inputs of this AND gate (Maj2) while reset pin is set to logic ZERO (because an inverter is used on reset path). Due to this work, applying any value to another inputs of Maj2, same value is resulted in output of Maj2. If reset pin is set to logical ONE, logical ZERO is applied to one of the Maj2 and output of Maj2 becomes logical ZERO and this shows how resetting of the proposed D-FF is reset with the reset pin. The block diagram for the proposed D-FF with reset pin and its circuit in QCA technology are shown in Figures 4 and 5, respectively.

The proposed D-FF with reset pin consists of 54 cells, 1.25 clock cycle latency and 0.047 $\mu m^2$ area. Finally, the proposed PFD structure can be designed by using two the proposed D-FFs with reset pin and an AND gate. If the PFD circuit is designed based on conventional block diagram [5], the outputs of PFD will have no correct values due to the pipeline feature of QCA circuits. Therefore, the PFD circuit in QCA technology is designed based on block diagram shown in Figure 6 in which a subtraction operation is performed at the end of the proposed PFD circuit illustrated in this figure by dashed rectangle. The proposed PFD in QCA technology is depicted in Figure 7. As it can be seen in this figure, in the proposed PFD, the outputs of two D-FFs with reset pin are connected to the AND gate. The output of the AND gate is connected to the reset pins of the D-FFs. As both D-FFs become high output simultaneously, the reset operation is completed by the AND gate, this implies that the PFD has calculated phase and frequency difference. According to Figure 6, the subtraction operation is as follows. Output of D-FF1 with reverse of output of D-FF2 are connected to the inputs of AND gate (1). The
output of AND gate (1) is correct UP output of the PFD. Then, the output of D-FF2 with reverse of output of D-FF1 are connected to the inputs of another AND gate (2), and the output of this AND gate (2) is DOWN output of the PFD. By doing this, latency does not affect outputs of the PFD. In this design the AND gates are designed based on NNI gate. This helps omitting inverter gate on the paths that where inputs are required to be reversed. So, this acting reduces the complexity and area of the circuit. The proposed PFD consists of 161 cells, 2 clock cycle latency and 0.175 μm² area.

4. SIMULATIONS AND RESULTS

In this section, the results of simulations and the energy dissipation for the proposed circuits are expressed. The simulations of the circuits’ schemes has been done by QCADesigner software version 2.0.3 [24]. For better performance of QCA circuit analysis, all proposed QCA schemes were investigated using both coherence vector and bistable approximation simulation engines with default parameters.

First, the simulation results for the proposed D latch of Figure 2 can be seen in Figure 8 that the output depends on logical ONE level of the clock input. When the input of the clock becomes logical ONE level, the D input is sampled. This means that it responds to logical ONE level of the clock pulse. On the other hand, when the level becomes logical ZERO, the proposed D latch is stored the last value of its output. All of these actions are marked with arrows. The state of a latch or flip-flop is switched when a change in the control input occurs. This momentary change is called a trigger, and the transition caused by it is called flip-flop triggering. This means that clock input of the latch is sensitive to level, but clock input of the flip-flop is sensitive to edge and latch is converted to flip-flop by placing a level-to-edge converter at the clock input of latch. This flip-flop can be sensitive to falling, rising or dual edge. The simulation results for proposed D-FF with reset pin is illustrated in Figure 9. As shown in Figure 9 is marked with arrows, this D flip-flop is sensitive to rising edge. At any
moments that the clock input sense rising edges, value of D input is transferred to the output. When the reset input is set to logical ONE, output of D-FF with reset pin reaches logical ZERO. Tables 1 and 2 show the comparison of proposed D latch and D-FF with related designs. As it can be seen in these the proposed D-FF has the best delay performance while it contains few number of cells, and also energy dissipation of the proposed D-FF has improved.

Finally, the simulation results of the proposed PFD are shown in Figures 10, 11 and 12. The PFD can detect phase and frequency differences of its input signals. For this purpose, simulations of Figures 10 and 11 are performed, two signals are shown with the same frequency and different phases in Figure 10 and the proposed PFD detects phase difference of these two signals. Two signals with different frequencies are applied to inputs of the proposed PFD and the results are shown in Figure 11. In Figure 12, two different inputs are applied to inputs of proposed PFD, in order to test its detecting ability of phase differences for both inputs. Table 3 is listed comparison of the proposed PFD with other related works. As shown in Table 3, structure of the proposed PFD has improved in terms of cells, area, latency and energy dissipations.

**TABLE 1. Comparison of the proposed D latch with other related works**

| Structure                  | Cells count | Area (μm²) | Latency | Average switching energy dissipation (meV) | Average leakage energy dissipation (meV) |
|----------------------------|-------------|------------|---------|------------------------------------------|----------------------------------------|
| D latch in [9]             | 43          | 0.04       | 1.25    | -                                        | -                                      |
| D latch in [10]            | 48          | 0.05       | 1       | -                                        | -                                      |
| D latch in [11]            | 28          | 0.02       | 0.5     | 31.50                                    | 8.49                                   |
| D latch in [12]            | 23          | 0.02       | 0.5     | 0.00467                                  | 0.03033                                |
| D latch in [13]            | 19          | 0.02       | 0.75    | 0.01689                                  | 0.01041                                |
| Proposed D latch in figure 2| 24          | 0.02       | 0.5     | 0.01689                                  | 0.01041                                |

**TABLE 2. Comparison of the proposed D-FF with reset pin with other related works**

| Structure                  | Cells count | Area (μm²) | Latency | Average switching energy dissipation (meV) | Average leakage energy dissipation (meV) |
|----------------------------|-------------|------------|---------|------------------------------------------|----------------------------------------|
| D-FF in [14]               | 82          | 0.11       | 2       | -                                        | -                                      |
| D-FF in [15]               | 95          | 0.11       | 1       | -                                        | -                                      |
| asynchronous D-FF in [16]  | 73          | 0.11       | 3       | 0.05643                                  | 0.02574                                |
| synchronous D-FF in [16]   | 73          | 0.1        | 2.5     | 0.04319                                  | 0.02656                                |
| Proposed D-FF in fig. 5    | 54          | 0.047      | 1.25    | 0.04414                                  | 0.02205                                |

**Figure 10. Detect different phases**

**Figure 11. Detect different frequencies**
Power consumption analysis of proposed designs is done by QCAPro software that the software uses a fast approximation method to estimate the most erroneous cells in the QCA circuit design [25]. Power dissipation maps for the proposed circuits of Figures 2, 5, and 7 with $0.5E_k$ are illustrated in Figures 13 to 15, respectively. QCA logic gates are thought to be ideal, so there is no charge transfer between cells and current does not flow. Also, the electric charges do not leave any cell, no current is released. These gates cause energy dissipation and we compare the energy consumption of conventional QCA logic gates in electrostatic and thermodynamic approaches. The results show that by increasing the number of inputs, the geometry concentration and the unbalanced numbers of "0" and "1" output modes in the gate truth table will add to the energy dissipation of a QCA gate. We believe that electron transfer between

| Structure          | Cells count | Area ($\mu\text{m}^2$) | Latency | Average switching energy dissipation (meV), $0.5E_k$ | Average leakage energy dissipation (meV), $0.5E_k$ |
|--------------------|-------------|-------------------------|---------|-----------------------------------------------|-----------------------------------------------|
| PFD in [26]        | 199         | 0.22                    | 2       | 0.09642                                        | 0.06169                                        |
| PFD in [27]        | 170         | 0.26                    | 2.75    | 0.08667                                        | 0.06530                                        |
| PFD in [28]        | 159         | 0.2                     | 2.25    | 0.03771                                        | 0.03370                                        |
| PFD in [29]        | 141         | 0.17                    | 2       | 0.08679                                        | 0.05061                                        |
| Proposed PFD in figure 7 | 161         | 0.175                   | 2       | 0.05555                                        | 0.06202                                        |

Figures 13, 14 and 15 show that there are dissipations [29]. Darker points define points with more energy dissipation in these figures. The vectors of Figures 8 to 10 are employed for power dissipation maps in Figures 13 to 15, respectively. In Table 4, average for switching energy dissipation and leakage energy dissipation have been listed for the proposed structures and for the power dissipation maps in Figures 13 to 15.
TABLE 4. Power analysis results

|                        | Average switching energy dissipation (meV) | Average leakage energy dissipation (meV) |
|------------------------|------------------------------------------|-----------------------------------------|
|                        | $0.5E_k$ | $1E_k$ | $1.5E_k$ | $0.5E_k$ | $1E_k$ | $1.5E_k$ |
| Proposed D latch in figure 2 | 0.01689 | 0.01358 | 0.01101 | 0.01041 | 0.02637 | 0.04328 |
| Proposed D-FF with reset pin in figure 5 | 0.04414 | 0.03510 | 0.02819 | 0.02205 | 0.05909 | 0.09869 |
| Proposed PFD in figure 7 | 0.05555 | 0.04347 | 0.03464 | 0.06202 | 0.17174 | 0.29340 |

5. CONCLUSION

In this paper a novel D-latch has been designed based on QCA nanotechnology. The proposed D-latch uses NNI gate. The proposed D-latch has only 24 QCA cells, 0.02µm² and delay of 0.5 cycle of QCA clock. These parameters indicate that the proposed D-latch has improved compared to previous work, and this D-latch improves the design of larger circuits. Then, the proposed D-latch is used to have a new D-FF in QCA nanotechnology. Reset ability is added to proposed D-FF since this pin is needed in many applications of D-FFs such as counter, shift register and PFD. To show the correct performance of the proposed D-FF with reset ability, it is used in PFD structure. Also, PFD can be used in PLL and DLL power simulations for all of the proposed designs have been reported.

6. REFERENCES

1. Lent, C.S., Tougaw, P.D., Porod, W. and Bernstein, G.H., "Quantum cellular automata", Nanotechnology, Vol. 4, No. 1, (1993), 49.
2. Seminario, J.M., Derosa, P.A., Cordova, L.E. and Bozard, B.H., "A molecular device operating at terahertz frequencies: Theoretical simulations", IEEE Transactions on Nanotechnology, Vol. 3, No. 1, (2004), 215-218.
3. Timler, J. and Lent, C.S., "Power gain and dissipation in quantum-dot cellular automata", Journal of Applied Physics, Vol. 91, No. 2, (2002), 823-831.
4. Mano, M.M. and Ciletti, M., "Digital design: With an introduction to the verilog hdl", Pearson, (2013).
5. Razavi, B., "Design of analog cmos integrated circuits. 2nd edition, New York, NY, USA: McGraw-Hill, (2017).
6. Gholami, M. and Ardeshir, G., "Jitter of delay-locked loops due to pfd", IEEE Transactions on Very Large Scale Integration Systems, Vol. 22, No. 10, (2014), 2176-2180.
7. Rahimpour, H., Gholami, M., Mir-Naimi, H. and Ardeshir, G., "All digital fast lock dfl-based frequency multiplier", Analog Integrated Circuits and Signal Processing, Vol. 78, No. 3, (2014), 819-826.
8. Gholami, M., "Phase detector with minimal blind zone and reset time for samples/s dlls", Circuits, Systems, and Signal Processing, Vol. 36, No. 9, (2017), 3549-3563.
9. Dehkordi, M.A. and Sadeghi, M., "A new approach to design d-ff in qca technology", in Proceedings of 2012 2nd International Conference on Computer Science and Network Technology, IEEE, (2012), 2245-2248.
10. Hashemi, S. and Navi, K., "New robust qca d flip flop and memory structures", Microelectronics Journal, Vol. 43, No. 12, (2012), 929-940.
11. Abutaleb, M., "Robust and efficient quantum-dot cellular automata synchronous counters", Microelectronics Journal, Vol. 61, (2017), 6-14.
12. Sasamal, T.N., Singh, A.K. and Ghanekar, U., Design of qca-based d flip flop and memory cell using rotated majority gate, in Smart innovations in communication and computational sciences, 2019, Springer.233-247.
13. Roshan, M.G. and Gholami, M., "Novel d latches and d flip-flops with set and reset ability in qca nanotechnology using minimum cells and area", International Journal of Theoretical Physics, Vol. 57, No. 10, (2018), 3223-3241.
14. Zoka, S. and Gholami, M., "Two novel flip flop with level triggered reset in quantum dot cellular automata", International Journal of Engineering, Transactions C: Aspects, Vol. 31, No. 3, (2018), 415-421.
15. Zoka, S. and Gholami, M., "A novel rising edge triggered resettable d flip-flop using five input majority gate", Microprocessors and Microsystems, Vol. 61, (2018), 327-335.
16. Binaei, R. and Gholami, M., "Design of novel d flip-flops with set and reset abilities in quantum-dot cellular automata nanotechnology", Computers & Electrical Engineering, Vol. 74, (2019), 259-272.
17. Snider, G.L., Orlov, A.O., Kummamuru, R.K., Ramasubramaniam, R., Amlani, I., Bernstein, G.H., Lent, C.S., Merz, J.L. and Wolfgang, P., "Quantum-dot cellular automata: Introduction and experimental overview", in Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No. 01EX516), IEEE, (2001), 465-470.
18. Xiao, L.-r., Chen, X.-x. and Ying, S.-y., "Design of dual-edge triggered flip-flops based on quantum-dot cellular automata", Journal of Zhejiang University SCIENCE C, Vol. 13, No. 5, (2012), 385-392.
19. Tougaw, P.D. and Lent, C.S., “Logical devices implemented using quantum cellular automata”, *Journal of Applied Physics*, Vol. 75, No. 3, (1994), 1818-1825.

20. Gin, A., Tougaw, P.D. and Williams, S., “An alternative geometry for quantum-dot cellular automata”, *Journal of Applied Physics*, Vol. 85, No. 12, (1999), 8281-8286.

21. Amirzadeh, Z. and Gholami, M., “Counters designs with minimum number of cells and area in the quantum-dot cellular automata technology”, *International Journal of Theoretical Physics*, Vol. 58, No. 6, (2019), 1758-1775.

22. Sen, B. and Sikdar, B., “Characterization of universal nand-nor-inverter qca gate”, in Proceedings of 11th IEEE VLSI Design and Test Symposium. (2007), 433-442.

23. Zahmatkesh, M., Tabrizchi, S., Mohammadyan, S., Navi, K. and Bagherzadeh, N., “Robust coplanar full adder based on novel inverter in quantum cellular automata”, *International Journal of Theoretical Physics*, Vol. 58, No. 2, (2019), 639-655.

24. Walus, K., Dysart, T.J., Jullien, G.A. and Budiman, R.A., “Qcadesigner: A rapid design and simulation tool for quantum-dot cellular automata”, *IEEE Transactions on Nanotechnology*, Vol. 3, No. 1, (2004), 26-31.

25. Srivastava, S., Asthana, A., Bhanja, S. and Sarkar, S., “Qcapro-an error-power estimation tool for qca circuit design”, in 2011 IEEE international symposium of circuits and systems (ISCAS), IEEE. (2011), 2377-2380.

26. Alamdar, H., Ardeshir, G. and Gholami, M., “Phase-frequency detector in qca nanotechnology using novel flip-flop with reset terminal”, *International Nano Letters*, Vol. 10, (2020), 111-118.

27. Binaei, R. and Gholami, M., “Using d flip-flop with reset terminal to design pfd in qca nanotechnology”, *International Journal of Electronics*, Vol. 107, No. 12, (2020), 1940-1960.

28. Gholamnia Roshan, M., Gholami, M. and Mahdiyan Jouibari, S., “Low power and low latency phase-frequency detector in quantum-dot cellular automata nanotechnology”. *International Journal of Nanoscience and Nanotechnology*, Vol. 16, No. 3, (2020), 145-152.

29. Alamdar, H., Ardeshir, G. and Gholami, M., “Novel quantum-dot cellular automata implementation of flip-flop and phase-frequency detector based on nand-nor-inverter gates”. *International Journal of Circuit Theory and Applications*, Vol. 49, No. 1, (2021), 196-212.

---

**Persian Abstract**

چکیده

روند کاهش ابعاد در فناوری CMOS و همچنین قابل حمل تر شدن دستگاه های دیجیتال، با چالش های جدی از جمله افزایش فرکانس و کاهش توان مصرفی روبرو است. به همین دلیل دانشمندان به دنبال راهحلی مناسب جایگزینی فناوری CMOS با فناوری دیگری از جمله فناوری QCA (Quantum Cellular Automata) است و بسیاری از محققان مدارهای دیجیتالی با استفاده از فناوری QCA طراحی کرده‌اند. پل فلیپ‌فلاپ (D flip-flop) یکی از بلوک‌های اصلی در این مدارهای دیجیتالی هستند. در این مقاله، یک پل فلیپ‌فلاپ QCA در تکنولوژی NNI ارائه می‌شود که از یک گیت اکثریت در مسیر فیدبک آن جهت بازنشانی سیگنال خروجی استفاده می‌کند. دو گیت D وارونگر جدید طراحی شده که لچ D می‌باشد. یکی از کاربردهای پل فلیپ‌فلاپ در آشکارساز فاز-فرکانس (PFD) است. این پل فلیپ‌فلاپ یک گیت از دستگاه QCAPro برای تبدیل سیگنال وارونگر، با استفاده از پلاگینهای QCA Designer طراحی و بهره‌مندی محاسبات QCA Pro برای ساخت فنر از فناوری QCA در شما می‌دهد.