Research Article

A Novel Memory-Scheduling Strategy for Large Convolutional Neural Network on Memory-Limited Devices

Shijie Li,1 Xiaolong Shen,1 Yong Dou,1 Shice Ni,2 Jinwei Xu,1 Ke Yang,1 Qiang Wang,1 and Xin Niu1

1National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China
2Investigation Technology Center PLCMC, Beijing, China

Correspondence should be addressed to Xiaolong Shen; shenxiaolong11@nudt.edu.cn

Received 6 September 2018; Revised 12 February 2019; Accepted 18 February 2019; Published 28 April 2019

Academic Editor: Fabio Solari

Copyright © 2019 Shijie Li et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Recently, machine learning, especially deep learning, has been a core algorithm to be widely used in many fields such as natural language processing [1], speech recognition [2], to object recognition [3]. Convolutional neural network (CNN) and its variants [4] are well known in the world as the most efficient approaches in deep learning methods. These methods have made remarkable achievements in various kinds of competitions such as MSR IRC [5] and LSVRC [6]. Meanwhile, many excellent deep learning frameworks and tools are developed to analyse and facilitate the design of neural networks, including but not limited to cuDNN [7], Caffe [8], MatConvNet [9], Theano [10], and Tensorflow [11]. In the past few years, thanks to different kinds of accelerators such as Graphics Processing Units (GPUs) [12], Field-Programmable Gate Array (FPGA) [13], and even some mobile device, with the help of the tremendous computing power offered by them, the frameworks mentioned above helped researchers save lots of time on training and evaluating neural network models.

Although computing power has a significant increase with different accelerators developing, researchers and engineers encounter a memory bottleneck [14]. On one hand, the network models become larger, deeper, and more complex with the increasing scale of the problem and the improvement of the accuracy requirement. As a result, computational complexity grows higher and the memory consumption increases significantly. Larger, deeper model means more layers and larger number of weights in a certain convolutional layer. Of all these kinds of layers, the convolution operations in a convolutional layer consume more computation and memory resource compared to other kind of layers. However, this large network cannot even run a simple inference process on many low-end accelerators

1. Introduction

Recently, deep learning, one of the most famous and powerful machine learning method, has been widely used in so many research and application domains, ranging from natural language processing [1], speech recognition [2], to object recognition [3]. Convolutional neural network (CNN) and its variants [4] are well known in the world as the most efficient approaches in deep learning methods. These methods have made remarkable achievements in various kinds of competitions such as MSR IRC [5] and LSVRC [6]. Meanwhile, many excellent deep learning frameworks and tools are developed to analyse and facilitate the design of neural networks, including but not limited to cuDNN [7], Caffe [8], MatConvNet [9], Theano [10], and Tensorflow [11]. In the past few years, thanks to different kinds of accelerators such as Graphics Processing Units (GPUs) [12], Field-Programmable Gate Array (FPGA) [13], and even some mobile device, with the help of the tremendous computing power offered by them, the frameworks mentioned above helped researchers save lots of time on training and evaluating neural network models.

Although computing power has a significant increase with different accelerators developing, researchers and engineers encounter a memory bottleneck [14]. On one hand, the network models become larger, deeper, and more complex with the increasing scale of the problem and the improvement of the accuracy requirement. As a result, computational complexity grows higher and the memory consumption increases significantly. Larger, deeper model means more layers and larger number of weights in a certain convolutional layer. Of all these kinds of layers, the convolution operations in a convolutional layer consume more computation and memory resource compared to other kind of layers. However, this large network cannot even run a simple inference process on many low-end accelerators
because of the lack of memory capacity. For example, a few years ago, a MNIST model [15] is only less than 10 MB. Several years later, an AlexNet Caffe model is over 200 MB. Soon after that, a VGG-16 Caffe model [16] is over 500 MB. And in the very future, we can infer that the network model memory consumption will keep increasing dramatically. More seriously, when we use a large batch size to inference a neural network, the runtime memory consumption is much larger than model’s memory consumption, and the memory shortage problem is more severe. On the other hand, the currently widely used accelerators are already not limited to GPU and FPGA, but also some mobile devices (mobile phone and some other embedded devices) are introduced into deep learning acceleration. Some lightweight applications in our daily life such as face recognition have a strong demand in convenience and speed, so they have to be run on local mobile devices. However, the runtime memory capacity on these devices is usually much smaller than that in a traditional GPU so that a large trained model cannot be inferred directly. In summary, how to make the neural network run on memory-limited accelerator platforms is a challenging and meaningful task.

In this paper, we propose a deep learning memory control strategy, named mixed memory convolutional neural network (mmCNN). mmCNN actually dispatches and transforms the data across host’s and accelerator’s memory during inferring a convolutional neural network. With the help of “partly memory translation” and asynchronous data translation technology, we can infer a CNN network in any size on accelerators with any memory capacity size theoretically. Deep learning scientists and researchers are liberated from designing network carefully to avoid running out of memory by using our mmCNN. Therefore, they can pay more attention on their algorithms themselves, and our memory management system controls the underlying data translation automatically.

After all, we summarize the main contribution of this work as follows.

To the best of our knowledge, our work is first to provide a complete solution to infer any scale network on any memory capacity size accelerators. We use part data translation between hosts and devices to make the whole network look running in an accelerator with unlimited memory capacity. This is what we call “mixed memory.”

On the basis of the idea above, this work further optimizes the memory-management policy, balancing the data translation and the computation. We use the computation time to cover the additional data translation time with the help of asynchronous data translation technology, so that the whole system runs more efficient and fast.

2. Related Works and Motivation

This section provides an overview of famous deep convolutional neural networks, the new mobile computing opportunities, the state-of-the-art memory-management policies for CNN frameworks, and their key limitations that motivate our work. This work is an extension of the previous work made by Li et al. [17].

2.1. CNN Architecture. Convolutional neural network is one of the most famous and widely used methods in all kinds of deep neural networks. Primarily, CNNs are mainly used for computer vision and image-related tasks and have archived many state-of-the-art results [3]. Hence, CNNs’ usage is extended to many other fields such as speech recognition and sound detection. CNN network often consists of multiple types of layers, which are basically categorized as convolutional (CONV) layers, subsampling or so-called pooling (POOL) layers, full-connected (FC) layers, and activation (ACTV) layers.

A convolutional layer consists of a set of filters to convolute small local parts of the input data in a certain stride. A pooling layer usually uses downsampling operation to generate a lower-resolution version of the convolution layer activations by taking the maximum or average response from different positions within a specified window. This procedure introduces translation invariance and tolerance of objects parts. Higher-level layers obtain lower-level input data to extract numerous abstract features in objects. The full-connected layers fully combine inputs to classify the overall inputs. This hierarchical organization generates good results in image-processing tasks. At last, as we all know, there are many other kinds of layers, but in this work, we pay more attention to the layers which consume large memory and have heavy computation workload.

A simple CNN is a series instances of these layers, as shown in Figure 1. Then we make a simple image-recognition task for instance; the raw data are usually preprocessed at first and then set to the input layer. After that, the feature extraction layers (usually a combination of CONV/POOL/ACTV layers) extracted the distinguishable features across input images from lower layers to higher layers. Then the classification layers (usually softmax, SVM, and so on) get the extracted features and predict a classification category result or some regression bounding boxes for a given image.

The procedure mentioned above is the so-called inference or feed-forward propagation; if there is training or backward propagation, we need a training algorithm to make the neural network model be more accurate. In a backward propagation algorithm, a loss function is needed. When we got a predicted label from inference procedure, we compared it with the ground truth label to achieve the inference error. After that, in normal conditions, gradient descent or other similar methods are used to propagate the inference error from last layer to first layer in a layer-wise way. The weights of the feature extraction layers are adjusted using the weight gradients so that the prediction error decreased for the next classification iteration.

2.2. New Opportunities Emerging on Mobile Devices. Despite the common deep learning accelerators such as GPU and FPGA, mobile devices have drawn researchers’ attention nowadays. As the SoCs (System on Chips) in mobile devices evolved, the computing power grown rapidly. Some kind of mobile accelerators appeared such as mobile GPUs, low-power CPU cores, and multicore GPUs. For example, the Microsoft Hololens [18] and the Google Glass [19] have
given rise to augmented reality mobile applications. Another example is the Xiaomi3 mobile phone, which contains an Nvidia Tegra 4 mobile GPU.

Not only we have mobile hardware support, but also we have algorithm designed for mobile environment. Some methods have been presented to compress the original deep network model into a smaller one such as DeepX [20]. In this work, the memory usage reduced from 233 MB to 57 MB, the cost of the average accuracy decreases by about 5%. At the same time, the asynchronous gradient decrease algorithms [21] have been presented. This algorithm makes the CNN run in a distributed system parallel, which is fit for a large mobile computing system including hundreds thousands of mobile devices. These developing technologies make it possible to run more interactive applications such as face recognition on local devices.

2.3. State-of-the-Art Memory Management Policy for CNN Design. To help deep learning scientists and researchers design and deploy the neural networks in a easy way, recent years a lot of deep learning frameworks have been developed, including but not limited to TensorFlow, MatConvNet, Torch, Caffe, Theano. Although these frameworks use GPU to accelerate CNN training and inference procedure greatly, they still suffer from the severe lack of device memory.

For the purpose of getting performance benefits, the runtime data is always kept in memory across all of the layers of the network to reduce the overhead caused by page-table updates, TLB (Translation Lookaside Buffer) updates, page transfer, and so on. Then, vDNNs [22] and BPTT [23] have been presented to improve the memory efficiency. The main idea of these two works is keeping releasing the temporary feature maps and the filters’ weights which are just used in current layer and will not be used immediately for the next few layers in a short time. At the same time, the filters’ weights which will be used in the few next layers immediately are loaded to the memory space in advance.

vDNNs’ memory-management strategies are illustrated in Figures 2 and 3. In these two figures, we show the same part of a simple AlexNet, but in different periods of the feed-forward execution. The early period of the execution is shown in Figure 2, and the late period is shown in Figure 3. Figure 2 shows us that in the first few layers, vDNN algorithm prefetches the next few convolutional layers’ weights data. However, when the inference execution comes to the last few layers, vDNN offloaded all the previous calculated layers’ feature maps and weights data to CPU memory. The data in GPU memory for the moment are just the top input data, bottom output data of the current layer, and the next convolutional layers’ weights. This strategy saves a lot of memory space on the GPU device.

Even considerable runtime memory have already been saved by vDNNs, the memory bottleneck still exists. The reason is that although vDNNs dispatched and control memory across layers, they cannot handle it anymore when the network model contains a “fat” layer which means there is large number of weights data and consumes much runtime temporary memory space in this layer. We have demonstrated in the following experiments that in a standard AlexNet CNN model, vDNNs still consume at least 144 MB peak memory space. So, vDNN cannot offer any help if we want to make AlexNet work correctly on a memory-limited mobile device which has a memory capacity less than 144 MB. We are motivated by this shortcoming to develop a more powerful algorithm to solve the memory shortage challenge completely. So, we present our mmCNN memory-management strategy.

3. Materials and Methods

The core principle of our mmCNN memory manager is to virtualize the memory space when we run CNNs. The memory virtualization is implemented by partly translating data between device and host memory, at the same time minimizing its impact on performance as far as possible. All these operations including device/host memory allocation, data translation, and memory release are completely transparent to the deep learning researchers. Instead, these
operations are automatically arranged by the runtime system. Our memory-management strategy makes DL programmers get rid of complex memory optimize coding and enables them to focus more on their network architecture and algorithm. On the other hand, we can easily use the power of mobile device cluster to run the feed-forward procedure because the memory usage of CNN can be very low with our mmCNN algorithm, and it fits the fact that the memory capacity is always small on these mobile devices.

Next, we detail the mmCNN design, algorithms, and implementation.

3.1. mmCNN Design. Deep learning method, especially CNN, has been widely used in many fields and achieved amazing results. However, the deeper network needs more computation resource and memory space. Traditional architecture such as CPU platform cannot offer enough computing power. For example, training a simple AlexNet model with 24 layers will cost more than one month with a powerful Xeon CPU. Such long training time is insufferable to researchers. For this reason, heterogeneous architectures such as CPU-GPU and CPU-FPGA platforms have recently become popular. These platforms containing accelerate devices greatly reduce the training time. In all these architectures, CPU part is usually used as a controller which manages the IO data transpose and make the accelerator run in a right state across overall program. GPU card, FPGA, mobile phones, or other accelerators boost the time-consuming workload, such as the convolution and pooling operations. As a matter of fact, the accelerator devices’ memory is always limited and expensive, unlike the host’s main memory that can be deployed more flexibly. When we solve some complex problems, we always design a very deep network which consumes large computing power and memory space. In these cases, traditional deep network memory-management method will cause an out of memory error on a memory-limited platform.

We propose a mixed memory Convolutional neural network (mmCNN) framework to solve the aforementioned problems. The framework consists of three main modules, namely, the preprocess module, the control module, and the feed-forward execution module. The entire system is shown in Figure 4.

The preprocess module aims to obtain the platform hardware configuration and the network configuration. When the needed parameters are obtained, the preprocess module passes them to the next module.

The control module is the core part of the entire system. The proposed algorithm is mainly implemented in this module. This module generates the memory-management schedule using the parameters coming from the preprocess module. This module evaluates the current platform and the network architecture to design a more efficient memory usage schedule. Specifically speaking, when the platform offers enough host and device memory space, the control module puts input data as much as possible into the execution engine to further accelerate the feed-forward process. Otherwise, this module divides the input data or the network weights data into pieces and translates the divided data between host and device in a proper way.

The CNN Forward Engine module is an optimized CNN engine. We develop the traditional CNN feed-forward engine to enable it to handle partitioned data. All layers in a CNN model have been modified, and each optimized layer can calculate the forward procedure part by part individually in a layer-wise way.

3.2. mmCNN Algorithm. A traditional deep convolutional neural network is usually consist of a series of different kind of layers, ranging from convolutional layer, pooling layer, active layer to drop-out layer, full-connected layer, and so on. However, convolutional layer and full-connected layer will always be the bottleneck on a memory-limited platform among all these layers. This is because when a feed-forward procedure begins, each layer obtains the output data generated by its previous layer; compared to other kinds of layers, full-connect layer and convolutional layer contain not only the output data from the previous layer, but also the weights data of the current layer from the network model. As a result, when the batch size of input data is decreased in a memory-limited situation, the memory space consumption of all layers decreases except that of these two kinds of layers because of the fixed network filters’ weights data. In summary, these two kinds of layers are the real memory bottleneck and should be paid more attention.

In this work, we design and implement our mmCNN system on a GPU platform rather than FPGA or Android system because it is easy to code and debug with the help of CUDA toolkit. We focus on the algorithm more than the coding platform, and once the algorithm is finished, it will not be a matter to run it on a certain platform. Overall, we describe the whole algorithm procedure from the perspective of GPU. At first, the preprocess module uses CUDA [24] SDK to check the configuration information of the current hardware platform, including but not limited to total memory space, free memory space $M_{\text{free}}$, computing power, and so on. Then the preprocess module loads the network model and the prototxt file into the main memory on CPU and gets all layers’ configuration of the network. After all the information is obtained, we set the hyper parameter batch size to 1 and evaluate the maximum memory consumption $M_{\text{max}}$ in a memory-saving way just like vDNN [22] does. The next step is comparing $M_{\text{max}}$ to $M_{\text{free}}$; if $M_{\text{max}} > M_{\text{free}}$, the
control module leads the algorithm to mmCNN mode; otherwise, the program runs in a normal mode. Since normal mode is too simple, it is just a CNN inference process with batch size = 1, we do not discuss it in this work.

Here, we discuss the situation that the program steps into the mmCNN mode. In this case, the large filters’ weights and input data have to be divided into several parts, while this operation brings the extra memory translation overhead. To hide the latency of this new memory translation as much as possible, mmCNN algorithm introduces an asynchronous memory-translation strategy.

As we all know, the intermediate feature maps which are extracted by different layers have to be kept in GPU memory by a deep network for speed and convenience. But actually, when an inference computation of certain layer \( n \) is finished, the intermediate feature maps are transposed to the next layer as its input data; after the next layer finishes its inference calculation, these intermediate feature maps and weights data will not be reused until the same layer \( n \) makes the inference procedure the second time in the next inference epoch execution. For this reason, we can offload these intermediate data to the host side when the current layer and the next layer both finish the computation. More than that, it is also important for memory data prefetch to improve the performance and reduce the overhead. When a certain layer is working on inference procedure, the data prefetch operation could be done asynchronously if the free memory is enough to hold the preloaded filters’ weights. The asynchronous data translation is implemented by creating several CUDA streams bound to data translation and computing threads separately.

However, we cannot control the CUDA streams accurately, what we only make sure is the basic order of different streams but not each stream’s exact execution time point. So, it is important and difficult for our mmCNN algorithm to decide when to start and release the stream. We define the set of layers between two adjacent convolutional or full-connect layers as “conv seg” (convolution segment) to simplify this problem, and the conv seg is shown in Figure 5. The end of each conv_seg is a convolution layer, and the rest layers in the segment are usually a series of pooling layer, active layer, drop-out layer, and so on. We use this principle to divide the whole net into several conv_segs. Since the convolution layer and full-connect layer are both compute-intensive layers, they contribute a big part of the running time indeed. While the rest of the layers do not make a big part in the whole running time because of making some simple operations such as choosing a maximum/minimum/average value, subsampling extracted data, pruning the network, and so on. For the reasons above, we decide to start the convolutional layer prefetch operation in the head of a certain conv_seg and begin the memory offload operation after the head part. With this schedule, we make full use of the asynchronous data transpose technic to balance the memory consumption and the computation overhead. After getting these “starting points,” we have to make a schedule to decide how many layers’ weights we need to prefetch to achieve a better performance. And this is the second key part of our mmCNN algorithm.

Another challenge is that, when \( \text{free_mem} \) is too small to afford a single convolutional layer’s calculation, how to divide this single convolution operation into several parts. Here, we define conv_part_num to note the number of divided parts. When a single convolutional kernel convolves a single image, we have

\[
y_{i,j} = g \left( \sum_{i=1}^{p} \sum_{j=1}^{q} \sum_{m=1}^{r} \sum_{n=1}^{r} x_{r_{m-1}+i-1,j-1} \cdot w_{m,n} + b \right),
\]

where \( g \) is a nonlinear mapping function, \( d \) is the length and width of the input image, \( r \) is the length and width of the convolutional kernel, \( w \) is the weights in convolutional layers, and \( b \) is the bias for kernels. So, now we obtain a single feature map \( Y (y_{\text{height}}, y_{\text{width}}) \) from the input image \( X (x_{\text{height}}, x_{\text{width}}) \) and kernel \( W (w_{\text{height}}, w_{\text{width}}) \). However, in practice, the input images, feature maps, and kernels always have multiple channels, and the feature maps and kernels have multiple numbers. If we introduce a 4D tensor to represent these data, we have input images \( X (x_{\text{height}}, x_{\text{width}}, \text{channel}, 1) \), kernel \( W (w_{\text{height}}, w_{\text{width}}, \text{channel}, \text{num}) \), and feature maps \( Y (y_{\text{height}}, y_{\text{width}}, \text{num}, 1) \). And we use \( \otimes \) to present the operation which equation (1) shows. Then, the actual feature maps are calculated as

\[
Y (y_{h}, y_{w}, n, 1) = \sum_{c=1}^{\text{chann}} X (x_{h}, x_{w}, c, 1) \otimes W (w_{h}, w_{w}, c, n),
\]

Figure 5: Convolutional segment in a CNN network.
\begin{align*}
\mathcal{Y}_{\ell} &= \bigcup_{i=1}^{num-k} \{ Y(i, n_{i-k}, i+k, 1) \} \\
&= \bigcup_{i=1}^{num-k} \left\{ \sum_{c=1}^{\text{chan}} X(i, c, 1) \otimes W(i, c, n_{i-k}) \right\}, \\
k &= \frac{\text{num}}{\text{conv_part_num}},
\end{align*}

where \( \bigcup \) means a collection of partitioned tensor data and \( n_{i-k} \) means to calculate the related tensor data from channel \( i \) to channel \( i + k \). And this equation shows the procedure of calculating a convolutional layer in parts.

We design our algorithm in a greedy perspective, which means that we prefetch the data which will be used in the very future as early as possible and, at the same time, release the current computed temporary data as soon as possible. In this view, we design the algorithm given in Algorithm 1.

In this algorithm, we first find out all convolutional segments and their own starting points. Then, we calculate the potential maximum memory usage in each convolutional segment. After finding \( \text{mem}_{\text{max}} \), we update the new free memory from original free memory and maximum memory usage and calculate convolutional part number which decides how many convolutional layers should be prefetched and self part number which decides how many parts the current layer’s feature map should be divided to. When the computation of the current convolutional segment is finished, the released memory is calculated and new free memory is reset to total free memory for the next iteration.

### 3.3. Implementation of mmCNN

We implement our mmCNN on top of cuDNN library. We choose Caffe as the basic software deep learning framework because of its speed and modularity. In Caffe framework, each layer runs as its original way with the help of cuDNN library at first. In the preprocessing module, we use an API of CUDA, \texttt{cudaGetDeviceProperties()} to obtain all hardware environment configurations and information on current device. The parameter we concern about most is how much free memory (\( M_{\text{free}} \)) left in the current moment on the device. We will often use this API to check the memory usage in our following experiment. After that, we use \texttt{runTest()} function in Caffe to check out the runtime peak actual memory usage and computation bottleneck of the whole network.

We implement a simulator in the control module to simulate the real runtime memory consumption in a given parameter space. After running the algorithm, we will achieve a local optimal solution or the so-called hyper parameters for each layer; then, we reform this solution to a memory control schedule format. The final schedule array consists of the partitioned number for each layer, the starting positions of memory prefetch operation, the index, and the partitioned number of prefetched layers. After that, this schedule array will be taken into the next feed-forward execution module.

Our feed-forward execution module modifies each layer according to original Caffe layer by adding a partition control component, and the modified layer can execute the inference procedure in several blocks. At the same time, stream control components are added to bind all layers to asynchronous steams. With the help of these asynchronous CUDA streams, we can overlap the overhead of the memory allocation, translation, and release operations with the massive computation in convolutional layers. After using this technology, the running time of inference will be decreased. In our mmCNN algorithm, the initialized streams’ number is equal to the number of total layers for convenience and easy to implement, although there is no need to use so many streams indeed. Nevertheless, this strategy does not influence the final performance.

In order to execute the inference procedure in parts rightly, we need the help of data translation technology to make sure the needed partition data be loaded in the right order and location and at the right time. The data translation technology in our work is mainly consists of three memory operations: the memory allocation/release, memory offload, and the memory prefetch. In order to save the device memory space as much as possible, we use \texttt{cudaMalloc()} to allocate data on device memory only when we must use them on GPU. When the current layer launches, all data on GPU are ready because of the timely memory allocation. As soon as the computation is all finished on the current layer, we use \texttt{cudaFree()} to release all template feature maps data which have been used before this layer.

Offloading temporary feature maps and kernel weights is one of the most important ways to save memory space. And this is also a basic technology of partitioning feed-forward execution. It stores the first few parts of the calculated data to host-side memory in order to make place for next partitioned data. When a part of the layer is chosen for offloading, mmCNN allocates a pinned host-side memory region using \texttt{cudaMallocHost()}. The stream controls current layer to launch a nonblocking memory transfer (part data \( L_{\text{part}}X \)) from device to the pinned memory via PCIe using \texttt{cudaMemcpypAsync()}. The overhead of the memory offload will be overlapped by the same layer’s or next layer’s forward computation.

Just like offloading, prefetching the next convolutional weights data to GPU memory uses \texttt{cudaMemcpyAsync()} as well. This operation aims to use the previous layers’ computation to overlap the weights transfer. When to run the prefetch operation and how many layers’ weights to be prefetched are already discussed in Algorithm 1.

### 4. Results and Discussion

#### 4.1. Datasets and Experimental Environment

The datasets we choose in our experiment are mainly from CIFAR-10, COIL-100, and Caltech-256, and the details are listed as follows: (1) CIFAR-10 contains total 60000 three-channel color images with a resolution 32 × 32 in 10 classes, in each class there are 6000 images. There are 50000 training images and 10000 test images. (2) COIL-100 is a database of color images of 100 objects. The objects were placed on a motorized turn table against a black background. The turn table was rotated through 360 degrees to vary object pose with respect to axed color camera. (3) Caltech-256 is a challenging set of 256 object
categories containing a total of 30607 images. The hardware platform we use to perform experiments is a heterogeneous platform with (1) CPU: Intel i7-4790K; (2) GPU: GTX TitanX; and (3) main memory: 32G RAM.

The software platform is composed of the following: Windows 7 operation system, MATLAB 2014a, Visual Studio 2013, and CUDA 7.5.

All training and testing are done in single-float precision, and the experiments in this article have been repeated ten times to get the mean value and standard deviation.

We select some images as experimental data because we focus on the runtime memory usage more than the improvement of inference accuracy. Actually, our mmCNN method did not change the core calculation procedure of a feed-forward procedure, so the final results should be the same as that of the original CNN version. Nevertheless, we will evaluate the correctness of our strategy by training a simple AlexNet in a normal way and testing the accuracy with our algorithm. The results are presented in Table 1.

From the results, we can confirm that our memory manage strategy has little influence in the inference accuracy. In these experiments, the accuracy obtained by our method is just the same as normal mode.

4.2. GPU Memory Usage Analysis. First we implemented the related work “vDNN” and showed its least memory usage compared with the original CNN algorithm. The results are illustrated in Table 2. To save the GPU memory as much as possible, we make the CNN network handle the input image one by one, so that the memory usage in each layer only costs a single temporary data generated by the certain input image. In this case, the memory usage is compressed to a lowest level.

From the results, we can find that vDNN truly saved nearly half of the GPU memory space in a feed-forward process. The memory cost in vDNN is just the maximum memory usage in a CNN calculation procedure. This peak memory usage usually appeared in the first few full-connected layers, which will be discussed in following paragraph. However, the calculation still costs large amount of GPU memory, the optimized memory usage and the original memory usage are still on the same order of magnitude. In a memory-limited platform or calculating a super large CNN model, the normal accelerators are not competent for this task. Fortunately, our algorithm can handle an extremely large neural network model with any memory size GPU or other accelerators at the expense of some performance. Our method can further save more than 95% memory usage than vDNN.

To further decrease the memory usage, we evaluate the memory bottleneck in a certain CNN network. We count the weights cost of each layer in several popular models (i.e., AlexNet [3], VGG-S, and VGG-D19 [16]) as presented in Figure 6.

From this figure, it is easy to find that the weights in first few full-connected layer cost the most of memory space. Thus, these layers are the memory bottleneck in our system, and we will pay more attention to these layers in our mmCNN algorithm.

4.3. mmCNN Strategy Results. In our experiments, we restricted the memory usage to 200 MB, 100 MB, 50 MB, 10 MB, and 5 MB, and run our mmCNN under these restrictions. Different strategies are shown in Figures 7 and 8 and Table 3. The x axis in each figure represents layer no., ranging from 1 to layer_number of the network. The y axis represents conv_number and self_number. conv_number comes in upper half part of the bar, while self_number comes in lower half part then.

Here, conv_number means the partitioned number of dividing a certain convolutional layer’s weights into. When this number comes out in a certain layer, it stands for prefetching 1/conv_number size of weights from the convolutional layer in the next conv_seg region. self_number represents how much parts the current layer should be divided into.

The results in Figure 7 show that when the memory space is enough for a single AlexNet’s inference calculation, for example, in experiment 200 MB, the maximum memory usage is only 144 MB if we use a memory-save strategy, there is no need to divide layers’ data into pieces anymore. So we can find that conv_number and self_number is always set to 1, and there are more prefetch operation in this case. However, in experiment 10M and 5M, there is a serious shortage of memory space. And we can find that the total number of conv_number decreased compared to experiment 200M, since there is not enough space to make a prefetch operation anymore. At the same time, self_number increased dramatically at first few full-connect layers because of the huge memory consumption in these layers. GPU or other accelerators cannot handle so much data at one time, and our mmCNN algorithm divided the data into a suitable number of pieces and calculated them one piece by one piece in a serial order.

From Figure 8, we can find that the results are just like AlexNet strategy experiment mentioned above, which have the same trend. However, there are still some differences between them. When the memory usage is restricted to 10 MB and 5 MB, self_number is larger than that in AlexNet experiment since there are larger full-connected layer in VGG-S model, and the weights and temporary data consumes larger memory space compared to AlexNet.

As mentioned in Section 4.2, the VGG-D19 model contained a large number of convolutional layers and full-connected layers, which consumed much larger memory than AlexNet and VGG-S. Here, we must point out that the kernel size of the convolutional layers in first 39 layers is really small, and the memory space is enough for these layers’ calculation. So in Table 3, we can find that there are more weight prefetch operations in first few convolutional layers. However, the last few full-connected layers in VGG-D19 is much more time and memory consumed. As a result, in 10 MB and 5 MB experiments, self_number increased to 40 and 81 separately in order to make sure the program runs correctly.
After introducing the memory-controlling strategy in each layer, we evaluate the corresponding memory usage in these layers. All three network models’ results have been shown in Tables 4–6. Figures indicate that our mmCNN strategy works correctly in different models and different GPU memory constraint.

We first consider the AlexNet model, from Figure 4, it is obvious that in first 14 layers, our mmCNN algorithm did not do anything, because the memory consumption in these layers is too small to launch our algorithm, which can be proved in Table 4. These figures indicate that our mmCNN strategy works correctly in different models and different GPU memory constraint.

We first consider the AlexNet model, from Figure 4, it is obvious that in first 14 layers, our mmCNN algorithm did not do anything, because the memory consumption in these layers is too small to launch our algorithm, which can be proved in Table 4. The differences come out from 15th layer, when the memory space is enough; some parts of convolutional kernel weights are prefetched to 15th layer from 17th layer. However, prefetch operation is failed when the memory space is limited, such as 10 MB and 5 MB, since the overhead of prefetch operation in limited memory cannot cover its asynchronous data translation time. As a result, in 10 MB and 5 MB case, the weights are loaded in its own 17th convolution layer. The same strategies are made in next 18th and 19th layers, and we do not repeat them.

Then, we consider the VGG-S model, the difference between VGG and AlexNet model is that in VGG model, and there are more convolutional layers but no pooling layers in VGG model. So despite the same strategies for last few layers, the differences come out in first few layers, such as 1st, 3rd, 4th, 6th, and 7th layers. From Table 5, we can find that the filters’ weights in these layers are somewhat bigger than that in AlexNet. In these layers, convolutional kernel weights consume some memory space. It makes no difference when memory space is enough, but when the memory limitation is 10 MB or less, some small scale prefetch operations in first few layers are failed, just like that in last few layers.

The last one is the VGG-D19 model; this model has more convolutional layers than VGG-S, and its full-connect layers has larger-scale convolutional kernel weights. As a result, when memory limitation is 10 MB or less, the weight prefetch is always failed in some layers with large-scale convolutional kernels. And in the 5 MB limitation case, the weights partition operation launches almost in every convolutional layer, which can be found in Table 6.

### 4.4. Performance of mmCNN

The mmCNN is an algorithm that exchanges time for space. That is to say, our mmCNN algorithm can make feed-forward process with small memory size accelerators, but it sacrifices some performance at the same time. So in this section, we discuss the relationship between partition strategy of mmCNN and its performance.

We design our experiment in a memory constraint ranging from 100 MB to 5 MB. We choose two experimental indicators: the additional memory translation times and the running time. The additional memory translation times represent the overhead of partition operations and the running time stands for the performance of mmCNN. The results are shown in Figure 9.

As presented in Figure 9, the performance decreases with the growth of additional memory translation. The reason is when the memory space is limited, all data should be divided into parts first, the calculation cannot be done in one time, and the computation in one layer would be done by

---

Table 1: Accuracy comparison between original algorithm and our optimization method.

| Dataset     | Original (%) | Our algorithm (%) |
|-------------|--------------|-------------------|
| COIL-100    | 98.5         | 98.4              |
| CIFAR-10    | 89.5         | 89.7              |
| Caltech-256 | 86.3         | 86.1              |

---

Algorithm 1: The Memory-Management Strategy of Control Module in mmCNN.
iterations. The additional iterations bring more overhead including but not limited to start and end time of computation, start and end time of temporary data translation, offloading time of calculated data, and so on. These overhead times occurred in each iteration, so more iterations lead to longer overhead time. As we have discussed in Section 4.3, the fewer the memory space offered, the more parts should the layer data be divided into and the more iterations should the program run. So the total running time becomes longer with a more tight memory constraint.

Although our mmCNN will satisfy some performance, we can introduce more accelerators (workers) into the inference computation in a distributed way to overcome these challenges. As we all know that the mobile devices are much
Table 2: Memory usage in original CNN algorithm and in related work’s algorithm.

| CNN model | Normal | vDNN | Ours | Save (%) |
|-----------|--------|------|------|----------|
| AlexNet   | 233    | 144  | 5    | 97.9     |
| VGG-S     | 432    | 288  | 5    | 98.9     |
| VGG-D19   | 788    | 392  | 5    | 99.4     |

Table 3: mmCNN strategy for VGG-D19 model under different constraints of GPU memory size.

| AlexNet layer no. | Memory limit(MB) | sn | cn | sn | cn | sn | cn | sn | cn |
|-------------------|------------------|----|----|----|----|----|----|----|----|
| 1                 | 200              | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 2                 | 100              | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 3                 | 50               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 4                 | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 5                 | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 6                 | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 7                 | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 8                 | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 9                 | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 10                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 11                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 12                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 13                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 14                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 15                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 16                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 17                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |

Table 3: Continued.

| AlexNet layer no. | Memory limit(MB) | sn | cn | sn | cn | sn | cn | sn | cn |
|-------------------|------------------|----|----|----|----|----|----|----|----|
| 18                | 200              | 1  | 0  | 1  | 1  | 1  | 1  | 1  | 1  |
| 19                | 100              | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 20                | 50               | 1  | 0  | 1  | 1  | 1  | 1  | 1  | 1  |
| 21                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 22                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 23                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 24                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 25                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 26                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 27                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 28                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 29                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 30                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 31                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 32                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 33                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 34                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 35                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 36                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 37                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 38                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 39                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 40                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 41                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 42                | 5                | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 43                | 10               | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |

cn: conv_number; sn: self_number.
more cheap and available in our daily life, the cost of a neural network computation will be no longer expensive anymore. That is the true advantage of our work.

5. Conclusion

In this paper, we present a novel memory-management strategy called mmCNN. This method helps us deploy a trained large size CNN on any memory size platform including GPU, FPGA, and memory-limited mobile devices. In our experiments, we run a feed-forward CNN process in
an extremely small memory size (as low as 5 MB) on a GPU platform. This result further saves more than 90% compared to the state-of-the-art related work “vDNN.” Our work improves the scalability of interaction computation between human and memory-limited machine. This work makes some interactive applications such as face recognition running on local mobile device be possible.

**Data Availability**

All data included in this study are available upon request by contacting with the corresponding author.

**Conflicts of Interest**

The authors declare that they have no conflicts of interest.

**Authors’ Contributions**

Shijie Li and Xiaolong Shen contributed equally to this work.

**Acknowledgments**

The authors thank all the volunteers and all publication support and staff who wrote and provided helpful comments on previous versions of this document. This work was supported by the National Key Research and Development Program of China (no. 2018YFB1003405), the National Natural Science Foundation of China under grant no. 61802419, and the Key Program of National Natural Science Foundation of China under grant no. 61732018.

**References**

[1] R. Collobert, J. Weston, M. Karlen, K. Kavukcuoglu, and P. Kuksa, “Natural language processing (almost) from scratch,” *Journal of Machine Learning Research*, vol. 12, no. 1, pp. 2493–2537, 2011.

[2] A. Graves and J. Schmidhuber, “Frame-wise phoneme classification with bidirectional lstm and other neural network architectures,” *Neural Networks*, vol. 18, no. 5–6, p. 602, 2010.

[3] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “Imagenet classification with deep convolutional neural networks,” in *Proceedings of the International Conference on Neural Information Processing Systems*, pp. 1097–1105, Lake Tahoe, Nevada, December 2012.

[4] C. Szegedy, W. Liu, Y. Jia et al., “Going deeper with convolutions,” in *Proceedings of the Computer Vision and Pattern Recognition*, pp. 1–9, Boston, MA, USA, June 2015.

[5] M. Oquab, L. Bottou, I. Laptev, and J. Sivic, “Learning and transferring mid-level image representations using convolutional neural networks,” in *Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition*, pp. 1717–1724, Slovenia, Balkans, June 2014.

[6] O. Russakovsky, J. Deng, H. Su et al., “Imagenet large scale visual recognition challenge,” *International Journal of Computer Vision*, vol. 115, no. 3, pp. 211–252, 2014.

[7] S. Chetlur, C. Woolley, P. Vandermersch et al., “Cudnn: efficient primitives for deep learning,” 2014, https://arxiv.org/pdf/1410.0759.

[8] Y. Jia, E. Shelhamer, J. Donahue et al., “Caffe: convolutional architecture for fast feature embedding,” in *Proceedings of the ACM International Conference on Multimedia*, pp. 675–678, Orlando, FL, USA, November 2014.

[9] A. Vedaldi and K. Lenc, “Matconvnet: convolutional neural networks for matlab,” in *Proceedings of the 23rd Annual ACM Conference on Multimedia Conference*, pp. 689–692, Chengdu, China, November 2015.

[10] J. Bergstra, F. Bastien, O. Breuleux et al., “Theano: deep learning on gpus with python,” in *Proceedings of the NIPS 2011*, Biglarning Workshop, Granada, Spain, December 2011.

[11] M. Abadi, A. Agarwal, P. Barham et al., “Tensorflow: large-scale machine learning on heterogeneous distributed systems,” 2016, https://arxiv.org/pdf/1603.04467.

[12] A. R. Brodtkorb, T. R. Hagen, and M. L. Sætra, “Graphics processing unit (gpu) programming strategies and trends in gpu computing.” *Journal of Parallel and Distributed Computing*, vol. 73, no. 1, pp. 4–13, 2013.

[13] V. Betz and J. Rose, “Vpr: a new packing, placement and routing tool for fpga research, Field-Programmable Logic and Applications,” in *Proceedings of the International Workshop on Field Programmable Logic and Applications*, pp. 213–222, London, UK, September 1997.

[14] G. Diamos, S. Sengupta, B. Catanzaro et al., “Persistent rns: stashing recurrent weights on-chip,” in *Proceedings of the International Conference on Machine Learning*, pp. 2024–2033, New York City, NY, USA, June 2016.

[15] Y. Lecun and C. Cortes, “The mnist database of handwritten digits,” 1998, http://yann.lecun.com/exdb/mnist/.

[16] K. Simonyan and A. Zisserman, “Very deep convolutional networks for large-scale image recognition,” 2014, https://arxiv.org/pdf/1409.1556.

[17] S. Li, Y. Dou, J. Xu, Q. Wang, and X. Niu, “Mmccnn: a novel method for large convolutional neural network on memory-limited devices,” in *Proceedings of the IEEE Computer Software and Applications Conference*, pp. 881–886, Tokyo, Japan, January 2018.

[18] H. Chen, A. S. Lee, M. Swift, and J. C. Tang, “3d collaboration method over hololens and skype end points,” in *Proceedings of the 3rd International Workshop on Immersive Media Experiences*, pp. 27–30, Brisbane, Australia, October 2015.

[19] O. J. Muensterer, M. Lacher, C. Zoeller, M. Bronstein, and J. Kübler, “Google glass in pediatric surgery: an exploratory study,” *International Journal of Surgery*, vol. 12, no. 4, pp. 281–289, 2014.

[20] N. D. Lane, S. Bhattacharya, P. Georgiev et al., “A software accelerator for low-power deep learning inference on mobile devices,” in *Proceedings of the 15th ACM/IEEE International Conference on Information Processing in Sensor Networks (IPSN) 2016*, pp. 1–12, Pittsburgh, PA, USA, April 2016.

[21] R. Zhang, S. Zheng, and J. T. Kwok, “Asynchronous distributed semi-stochastic gradient optimization,” 2015, https://arxiv.org/pdf/1603.06861.

[22] M. Rhu, N. Gimelshein, J. Clemons, A. Zulfiqar, and S. W. Keckler, “Vdnn: virtualized deep neural networks for scalable, memory-efficient neural network design,” in *Proceedings of the 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) 2016*, pp. 1–13, Taipei, Taiwan, October 2016.

[23] A. Gruslys, R. Munos, I. Danihelka, M. Lancot, and A. Graves, “Memory-efficient backpropagation through time,” in *Advances in Neural Information Processing Systems*, vol. 29, pp. 4125–4133, 2016.

[24] C. Nvidia, *Programming Guide*, Nvidia, Santa Clara, CA, USA, 2010.
