Multilayer ion trap technology for scalable quantum computing and quantum simulation

To cite this article: A Bautista-Salvador et al 2019 New J. Phys. 21 043011

View the article online for updates and enhancements.

Recent citations

- An Electrodynamic Microparticle Trap with a Rotating Torsoidal Electrode
  I. A. Kosternoi et al

- Engineering of microfabricated ion traps and integration of advanced on-chip features
  Zak David Romaszko et al

- Trapped Ion Architecture for Multi-Dimensional Quantum Simulations
  Ulrich Warring et al
Multilayer ion trap technology for scalable quantum computing and quantum simulation

A Bautista-Salvador, G Zarantonello, H Hahn, A Preciado-Grijalva, J Morgner, M Wahnschaffe, and C Ospelkaus

1 Physikalisch-Technische Bundesanstalt, Bundesallee 100, D-38116, Braunschweig, Germany
2 Institute of Quantum Optics, Leibniz Universität Hannover, Welfengarten 1, D-30167, Hannover, Germany
3 Laboratory for Nano- and Quantum Engineering, Leibniz Universität Hannover, Schneiderberg 39, D-30167, Hannover, Germany

E-mail: amado.bautista@ptb.de

Keywords: surface-electrode ion trap, atom chip, microfabrication, quantum logic and simulation

Abstract

We present a novel ion trap fabrication method enabling the realization of multilayer ion traps scalable to an in principle arbitrary number of metal-dielectric levels. We benchmark our method by fabricating a multilayer ion trap with integrated three-dimensional microwave circuitry. We demonstrate ion trapping and microwave control of the hyperfine states of a laser cooled \(^{8}\)Be\(^{+}\) ion held at a distance of 35 \(\mu\)m above the trap surface. This method can be used to implement large-scale ion trap arrays for scalable quantum information processing and quantum simulation.

1. Introduction

Trapped ions are not only one of the most promising platforms for the practical implementation of quantum computing and quantum simulations, but also sensitive systems for measuring very small magnetic and electric fields. Typically, they are held in Paul or Penning traps at high vacuum, laser cooled close to absolute zero temperature, and their internal states coupled to their motion can be manipulated with high fidelity by either laser fields [1, 2] or microwave radiation [3, 4]. However, scaling these elementary demonstrations to larger systems remains a formidable technological challenge [5].

Surface-electrode ion traps [6] represent a strong candidate for the realization of a quantum charge-coupled device [7, 8] for scaling quantum logic operations. Such an ion trap array could feature dedicated zones for storing, manipulation and read-out, thus promising a modular hardware for quantum computation and quantum simulation [9]. Conventionally, in surface-electrode ion traps all electrodes are built in a single plane by standard microfabrication techniques [10]. First integration of key scalable elements into a single layer chip such as micro-optical components [11], nanophotonic waveguide devices [12] or microwave conductors (MWC) [13] have been demonstrated. However, interconnecting separated components built in this system imposes new challenges on trap design where signal lines have to be routed around other elements. Therefore, the realization of a highly integrated large-scale ion trap device requires a more flexible approach where signal routings can be distributed on vertically well-separated levels of interconnects.

Demonstrations of multilayer processes in ion traps so far are based on techniques borrowed from microelectromechanical systems (MEMS) [14, 15] or CMOS [16, 17]; however the resulting trap structures are limited to thin interconnect levels. Moreover, there is a need of a nearly material-independent processing capable of including most dielectric substrates and thick metallization. For example, room temperature and cryogenic operation favor different dielectric substrates when it comes to high thermal conductivity and low rf loss tangent. Thick metallization, when combined with narrow gaps between neighboring electrodes, allows for efficient shielding of the ion(s) from charges that might accumulate on top of exposed dielectrics in between electrodes and affect the ion(s) in an uncontrolled way [18]. Thick metallization can support strong currents for integrated control elements based on static or oscillating magnetic field gradients [19, 20]. Thick vertical interconnect access (VIAS) are of general interest for building ion trapping devices as they allow to...
minimize parasitic capacitances and crosstalk and reduce the risk of chip electrical breakdown. Any fabrication process will have to comply with the specific requirements of an ion trap, such as a material mix which features extremely low material outgassing and needs to be compatible with ultra-high vacuum operation, low dielectric losses and non-magnetic metal surfaces.

Here we present a robust fabrication method, scalable to an in principle arbitrary number of planarized thick metal-dielectric layers, enabling the realization of scalable ion trap devices. The method complies with the stringent requirements of a scalable ion trapping array, allowing the fabrication of complex trap designs using relatively forgiving fabrication techniques on nearly any type of substrate (sapphire, quartz, AlN, Si, …) and insulating dielectrics such as polimide, teflon or BCB. To demonstrate the approach, we fabricate and operate a multilayer ion trap chip with three-dimensional (3D) microwave circuitry towards the realization of high fidelity multi-qubit gates [13]. A fabrication yield of above 80% is achieved, limited by the stringent geometric requirements for the particular application of integrated near-field microwave control. For a more conventional multilayer design yields exceeding 90% should be possible.

2. Fabrication methods

Methods for building surface-electrode ion traps [10] or atom chips [21, 22] are typically based on standard semiconductor processing. For the simplest case, in which all metal electrodes are aligned in a single plane, a generic fabrication workflow consists of a three-step processing: wafer patterning, electrode formation and electric insulation. Depending on the requirements one will choose between different materials and processing methods at hand. In what follows we will describe our own fabrication methods to build single layer and multilayer microfabricated ion traps.

2.1. Single level processing (SLP) method

For the SLP method all steps are carried out on 3 inch diameter wafers in a fabrication line located at Physikalisch-Technische Bundesanstalt, Braunschweig. We have fabricated similar structures to the ones presented in figure 1 on AlN, sapphire, organic polymers and high resistivity (HiR) float zone Si wafers, demonstrating the compatibility of the method with a wide range of substrates suitable for ion trap technology.

The first step during wafer preparation involves the deposition of a Ti adhesion layer (15 nm thin) and an Au seed layer (50 nm thin) on top of the substrate by resistive evaporation. The first film acts as an adhesion promoter between the substrate and the Au seed layer, and the second film serves as a starting conductive layer for a later electrodeposition step.

Second, to define the trap geometry, a 25 μm thick positive or 16 μm thick negative resist is spin coated on top of the Au seed layer and the wafer is exposed to UV light by contact lithography. A subsequent development of the exposed resist results in open areas on the substrate which are filled to a desired thickness by electrodeposition of Au in a sulphite-based bath.
Finally, after gold electroplating the resist mask is removed chemically and the wafer is cleaned under oxygen-based plasma etching. Additionally, the wafer is exposed to a fluorine-based plasma to further remove possible resist debris. Immediately afterwards the seed Au layer is removed via Ar etching and the Ti layer removed by a fluorine-based plasma etching.

This method allows the fabrication of gold structures with high aspect ratios as exemplified in figure 1. Gold structures with a width as narrow as 5 \( \mu \)m and gap separation as narrow as 2 \( \mu \)m are shown in figure 1(a). Another example is depicted in figure 1(b) consisting of a pair of gold electrodes separated by a gap with an aspect ratio of 14:1. One additional advantage of the method is that after dry etching of the Au/Ti bilayer the resulting trap surfaces have a superior finishing quality compared to the commonly used wet etching.

### 2.2. Multilevel processing (MLP) method

In this section a MLP method is presented, which combines techniques borrowed from MEMS and Integrated Circuits processing. The method is also compatible with other common substrates used for ion trap technology such as silicon, sapphire, borosilicate glass and quartz.

To demonstrate the simplicity and robustness of our method we have fabricated an ion trap with integrated 3D microwave circuitry. It comprises a lower interconnect level \( L_1 \) and an upper electrode level \( L_2 \). An additional vertical interconnect access \( V_1 \), called via, allows microwave signals to be transmitted between levels. A more detailed description of the microwave and quantum logic aspects of the trap design and the corresponding characterization will be covered elsewhere [26].

The method presented here mainly consists of six processing steps: (a) wafer preparation, (b) metallization of lower level \( L_1 \), (c) metallization of via \( V_1 \), (d) removal of seed layer, (e) deposition and planarization of dielectric layer \( D_1 \) and (f) metallization of upper level \( L_2 \). A schematic of the fabrication flow is given in figure 2.

The supporting material is a 3 inch silicon wafer with HiR (\( \sigma > 1 \times 10^4 \Omega \text{cm} \)). On top of it and as shown in figure 2(a), a 2 \( \mu \)m thick film of Si\(_3\)N\(_4\) is deposited by physical enhanced chemical vapor deposition. This dielectric film may improve trap operation by avoiding detrimental diffusion of Au into silicon and increasing the flashover voltage as demonstrated in [23]. Thereafter, a 10 nm thin layer of Ti and a 50 nm thin layer of Au are thermally evaporated on top of Si\(_3\)N\(_4\).

To build the lower level \( L_1 \) on top of Si\(_3\)N\(_4\)/Si, a negative resist is spin coated and patterned via UV lithography. Once the negative resist is developed to form a resist mold, gold electrodes are grown (4 \( \mu \)m) by electroplating as depicted in figure 2(b). After electroplating is completed, the resist mask is stripped and the wafer cleaned under plasma etching.
3. Fabrication outcome and trap operation

Here we briefly present the design and characterization of a trap with 3D MWC integrated into a microfabricated ion trap using the MLP method. The microwave circuitry is embedded to implement quantum logic operations using near-field microwaves [13, 20, 24, 25]. The specific design is discussed elsewhere in detail [26] and here only described as one of many scenarios that benefits from the multilayer technology.

In the upper level ($L_2$) the trap includes two RF electrodes and ten DC electrodes to confine the ions to a local minimum $(x_0, z_0)$, see figure 3(a). A microwave signal (white arrows) of frequency 1 GHz can be applied on a 3D microwave meander (MWM) conductor between two contact points labeled as ‘F’ and ‘G’, thus generating an oscillating magnetic near-field gradient ‘B’ in the $xz$-radial plane with a local minimum at $(x_1, z_1)$. The three apparent independent MWC indicated by the white arrows are indeed part of a single 3D MWM connected to $L_1$ by VIAS and routed over $L_1$ as indicated in figure 3. A central part of a diced trap chip (5 mm $\times$ 5 mm) fabricated using the MLP method is presented in figure 3(a). There are also two additional MWC surrounding the central DC electrodes, in which an oscillating current (black arrows) can be applied to produce an oscillating $B$ field.

For the metallization of the via $V_1$, we repeat the photolithography and electroplating steps presented in (b) but this time on top of $L_1$ by using a thick (> 12 μm) developed negative resist as a plating mold. Electroplated VIAS grown up to 10 μm on top of $L_1$ are depicted in figure 2(c) after stripping the negative resist mask and plasma cleaning of the wafer.

To remove the Au seed layer and the Ti adhesion layer we use the last dry etching step from the SLP method. This step allows a controllable etch of Au and Ti of 50 nm min$^{-1}$ and 10 nm min$^{-1}$ respectively, resulting in a minimal change of the surface quality on top of both $L_1$ and $V_1$ surfaces. The electrically isolated elements on $V_1$ and $L_1$ are schematically illustrated in figure 2(d).

Polyimide (PI 2600 series, HD MicroSystems$^\text{TM}$) is then spin coated on top of $L_1$ and $V_1$ (figure 2(e)). After thermal curing, excess material is present on top of the underlying structures $L_1$ and $V_1$. The imprinted dielectric topography is globally planarized through a chemical-mechanical polishing step, which is stopped at the top of $V_1$ or close to it. To assure electrical contact between $V_1$ and the subsequent level $L_2$, a global or local etch-back process is performed. In the case of a local etch-back, this requires an additional photolithography step. In that case, the resulting resist mask covers the PI film everywhere except on defined zones on top of the $V_1$ area. After performing a fluorine-based plasma etch, the remaining material on top of $V_1$ is completely removed.

To define the top metal layer the SLP method is again employed but this time on top of the planarized polymer surface (figure 2(f)). Once the plating has been completed (5 μm) and the resist mold removed, the remaining polymer film between gaps underneath and between the electrodes in $L_2$ is etched down to the Si$_3$N$_4$ layer by a fluorine-based plasma to hide possible patch potentials built on the exposed insulator.
We have presented a novel multilayer method for fabricating scalable surface-electrode ion traps. The flexibility and robustness of the method allows to benchmark the integration of 3D microwave circuitry into a multilayer...
ion trap. Furthermore, we have demonstrated successful trapping of $^{9}$Be$^{+}$ and basic qubit manipulation by applying microwave oscillating currents on one of the conductors.

The MLP method presented here can in principle be extended to a nearly arbitrary number of layers to comply with the stringent needs of scaling surface-electrode ion traps. Moreover, the method permits the integration of 3D and planarized features with high aspect ratio. This technique opens new routes towards the realization of more complex and powerful ion trap devices.

In contrast to a typical CMOS situation where the ‘device’ is fabricated on top of the substrate, with interconnect layers on top of the device, in our case the ‘device’ is the top electrode layer which is controlling the ion(s), whereas the layers closer to the substrate are used as interconnects. In the future, these lower interconnects may be combined with through-wafer VIAS to achieve contacting of the ion trap chip from the back-side, eliminating the need of wirebonds and likely obstruction of laser beams. Through-wafer slots for back-side ion loading can also be produced in the same way. These same techniques could be applied to realize so-called analog quantum simulators in ion trap arrays [32–34], possibly with integrated control [35]. Moreover, such an approach may enable the embedding of complex integrated components such as trench capacitors [36, 37], low-loss integrated waveguides [38]; or the realization of more elaborate devices including reliable ion-transport junctions [39, 40], increased optical access [17] or manipulation of scalable arrays of two-dimensional trapped ion systems [33, 34].

The MLP method can also be used to extend multilayer ‘atom chips’ [22, 41, 42] or to fabricate scalable hybrid atom-ion traps [43, 44] for quantum many-body physics experiments and quantum sensing with neutral atoms. In this context the thick metal conductors can support substantial currents required for magnetic trapping and the planarization together with the demonstrated minimized surface roughness allows the implementation of mirror-like surfaces and transfer coatings for integrated magneto-optical traps.

Acknowledgments

We acknowledge support by the PTB cleanroom facility team, in particular T Weimann and P Hinze. We also acknowledge support by the LNQE cleanroom staff in particular O Kerker. We acknowledge funding from PTB, QUEST, LUH, NTH (project number 2.2.11) and DFG through CRC 1227 DQ-mat, project A01.

ORCID iDs

C Ospelkaus https://orcid.org/0000-0002-4170-2936

References

[1] Gaebler J et al 2016 Phys. Rev. Lett. 117 060505
[2] Ballance C, Harty T, Linke N, Sepiol M and Lucas D 2016 Phys. Rev. Lett. 117 060504
[3] Harty T, Sepiol M, Alcock D, Ballance C, Tarlton J and Lucas D 2016 Phys. Rev. Lett. 117 140501
[4] Weidt S, Randall J, Webster S, Lake K, Webb A, Cohen I, Navickas T, Lekitsch B, Retzker A and Mensinger W 2016 Phys. Rev. Lett. 117 1079–7114
[5] Monroe Cand Kim J 2013 Science 339 1164–9
[6] Seidelin S et al 2006 Phys. Rev. Lett. 96 253003
[7] Wineland D J, Monroe C R, Itano W M, Leibfried D, King B E and Meekhof D M 1998 J. Res. Natl Inst. Stand. Technol. 103 259–328
[8] Kielpinska D, Monroe Cand Wineland D J 2002 Nature 417 709–11
[9] Lekitsch B, Weidt S, Fowler AG, Mølmer K, Devitt SJ, Wunderlich C and Mensinger W 2013 Sci. Adv. 3 e1601540
[10] Hughes M D, Lekitsch B, Broersma JA and Mensinger W K 2011 Contemp. Phys. 52 505–29
[11] Merrill J T et al 2011 New J. Phys. 13 103005
[12] Mehta K K, Bruzewicz C D, McConnell R, Ram R J, Sage J M and Chiaverini J 2016 Nat. Nanotechnol. 11 1066–70
[13] Ospelkaus C, Warring U, Colombe Y, Brown K R, Amini J M, Leibfried D and Wineland D J 2011 Nature 476 181–4
[14] Cho D I D, Hong S, Lee M and Kim T 2013 Micro Nano Syst. Lett. 3 1
[15] Hong S, Lee M, Cheon H, Kim T and Cho D ID 2016 Sensors 16 616
[16] Stick D, Fortier K M, Halli R, Highstrete C, Mohring D L, Tiggès G and Blain M G 2010 arXiv:1008.0990
[17] Maunz P L W 2016 High optical access trap 2.0 Technical Report SAND-2016-0796R Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
[18] Schmied R 2010 New J. Phys. 12 023038
[19] Mintert F and Wunderlich C 2001 Phys. Rev. Lett. 87 257904
[20] Ospelkaus C, Langer C E, Amini J M, Brown K R, Leibfried D and Wineland D J 2008 Phys. Rev. Lett. 101 090502
[21] Treutlein P 2008 Coherent manipulation of ultracold atoms on atom chips PhD Thesis Ludwig-Maximilians- Universität München
[22] Fortagh J and Zimmermann C 2007 Rev. Mod. Phys. 79 235
[23] Sterling P C, Hughes M D, Mellor C J and Mensinger W K 2013 Appl. Phys. Lett. 103 143504
[24] Warring U, Ospelkaus C, Colombe Y, Brown K R, Amini J M, Carsjens M, Leibfried D and Wineland D J 2013 Phys. Rev. A 87 013437
[25] Carsjens M, Kohnen M, Dubielzig T and Ospelkaus C 2014 Appl. Phys. B 114 243–50
[26] Hahn H, Zarantonello G, Bautista-Salvador A, Wahnschaffe M, Kohnen M, Schoebel J, Schmidt P O and Ospelkaus C 2018 arXiv:1812.02445
[27] Wahnschaffe M, Hahn H, Zarantonello G, Dubielzig T, Grondkowski S, Bautista-Salvador A, Kohnen M and Ospelkaus C 2017 Appl. Phys. Lett. 110 034103
[28] Lin K Y, Low G H and Chuang I L 2016 Phys. Rev. A 94 013418
[29] Jefferts S R, Monroe C, Bell E W and Wineland D J 1995 Phys. Rev. A 51 3112
[30] Leibrandt D R, Clark R J, Labaziewicz J, Antohi P, Baker W, Brown K R and Chuang I L 2007 Phys. Rev. A 76 055403
[31] Home J P, Hanneke D, Jost J D, Leibfried D and Wineland D J 2011 New J. Phys. 13 073026
[32] Porras D and Cirac J I 2004 Phys. Rev. Lett. 92 207901
[33] Mielenz M et al 2016 Nat. Commun. 7 11839
[34] Bruzewicz C D, McConnell R, Chiaverini J and Sage J M 2016 Nat. Commun. 7 13005
[35] Chiaverini J and Lybarger W E 2008 Phys. Rev. A 77 022324
[36] Allcock D T C et al 2012 Appl. Phys. B 107 913–9
[37] Guise N D et al 2015 J. Appl. Phys. 117 174901
[38] West G N, Loh W, Kharas D, Sorace-Agaskar C, Mehta K K, Sage J, Chiaverini J and Ram R J 2019 APL Photonics 4 026101
[39] Moehring D L, Highstrete C, Stick D, Fortier K M, Haltli R, Tiggges C and Blain M G 2011 New J. Phys. 13 073018
[40] Wright K et al 2013 New J. Phys. 15 033004
[41] Trinker M, Groth S, Haslinger S, Manz S, Betz T, Schneider S, Bar-Joseph I, Schummm T and Schmiedmayer J 2008 Appl. Phys. Lett. 92 254102
[42] Bohi P, Riedel M F, Hoffrogge J, Reichel J, Hansch T W and Treutlein P 2009 Nat. Phys. 5 592–7
[43] Härter A and Denschlag J H 2014 Contemp. Phys. 55 33–45
[44] Bahrami A, Müller M, Drechsler M, Joger J, Gerritsma R and Schmidt-Kaler F 2018 arXiv:1811.07670