Effects of coaxial through-silicon via on carrier mobility along [100] and [110] crystal directions of (100) silicon

Fengjuan Wang\textsuperscript{1a), Ningmei Yu\textsuperscript{1}, Zhangming Zhu\textsuperscript{2}, Xiangkun Yin\textsuperscript{2}, and Yintang Yang\textsuperscript{2}}

\textsuperscript{1} Department of Electronics Engineering, Xi’an University of Technology, Xi’an, Shaanxi 710048, P. R. China
\textsuperscript{2} School of Microelectronics, Xidian University, Xi’an, Shaanxi 710071, P. R. China
\textsuperscript{a) wangfj@xaut.edu.cn}

Abstract: This letter investigates the effects of coaxial through-silicon via (TSV) on carrier motilities in the channels of nMOS and pMOS with channels along [100] and [110] orientations on (100) silicon. The keep-out zone (KOZ) induced by coaxial TSV and the effective area occupied by TSV and surrounding KOZ are evaluated. The results show that, the effective area is reduced by \(\sim 92\%\) by aligning the channels of pMOS along [100] orientation and nMOS along [110] orientation than the opposite orientations. The absolute error ranges from \(-12.5 \mu m\) to \(7.2 \mu m\) as the anisotropic property of silicon are neglected.

Keywords: coaxial through-silicon via (TSV), anisotropic silicon, carrier mobility, finite element analysis (FEA), keep-out-zone (KOZ)

Classification: Integrated circuits

References

[1] C. Y. Kuo, C. J. Shih, Y. C. Lu, J. C. M. Li and K. Chakrabarty: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22 (2014) 667. DOI:10.1109/TVLSI.2013.2250320

[2] X. Liu, P. A. Thadesar, C. L. Taylor, H. Oh, M. Kunz, N. Tamura, M. S. Bakir and S. K. Sitaraman: Appl. Phys. Lett. 105 (2014) 112109. DOI:10.1063/1.4896141

[3] C. Okoro, J. W. Lau, F. Golshany, K. Hummler and Y. S. Obeng: IEEE Trans. Electron Dev. 61 (2014) 15. DOI:10.1109/TED.2013.2291297

[4] F. Wang, Z. Zhu, Y. Yang, X. Liu and R. Ding: IEICE Electron. Express 10 (2013) 20130666. DOI:10.1587/elex.10.20130666

[5] Z. Xu and J.-Q. Lu: IEEE Trans. Semicond. Manuf. 26 (2013) 23. DOI:10.1109/TSM.2012.2236369

[6] F. Wang, Z. Zhu, Y. Yang, X. Yin, X. Liu and R. Ding: IEEE Trans. Electron Dev. 61 (2014) 2928. DOI:10.1109/TED.2014.230838

[7] F. Wang, Z. Zhu, Y. Yang, X. Liu and R. Ding: IEICE Electron. Express 10 (2013) 20130894. DOI:10.1587/elex.10.20130894

[8] S. Adamshick, D. Coolbaugh and M. Liehr: Electron. Lett. 49 (2013) 1028. DOI:10.1049/el.2013.1165
1 Introduction

Three-dimensional integrated circuits (3D ICs) have been widely acknowledged as an effective solution to overcome the wiring limit imposed on chip performance, density, and power consumption beyond the current technology [1]. Through-silicon via (TSV), which provides physical and electrical connectivity among the stacked dies, is the core component of 3D ICs. Copper is widely used as TSV-filled material due to its low resistivity, good electrical-thermal conductivity, and the compatibility with standard VLSI interconnects [2]. However, owing to the inherent mismatch in coefficient of thermal expansion (CTE) between copper (18 ppm/°C) and silicon (2.3 ppm/°C), thermal stress will emerge in the vicinity of TSVs, when the system cools down from the annealing temperature to the room temperature [3]. Device performances, such as carrier mobility, can be influenced by the TSV-induced thermal stress, causing degradation or non-stability of functional circuits [4].

The coaxial TSV offers superior electrical performance in high frequency applications than ordinary cylindrical and annular TSVs [5]. However, only few reports focus on the thermal stresses induced by coaxial TSV [6, 7], and the silicon substrate is over-simplified as a kind of isotropic material. In this letter, by considering piezoresistance coefficient, the effects of coaxial TSV-induced thermal stresses on motilities of the carriers in nMOS and pMOS channels are analyzed in detail, taking the anisotropic property of silicon substrate into account.

2 KOZ induced by coaxial TSV

The geometry of coaxial TSV is shown in Fig. 1. A coaxial TSV is composed of a metallic core, surrounding silicon dioxide and metallic annuluses, and an outer oxide liner to separate metal from silicon substrate [8]. Structure parameters of coaxial TSV used in this work are listed in Table I.

| Table I. Structure parameters of coaxial TSV |
|---------------------------------------------|
| Parameter | Symbol | Value (µm) |
|-----------|--------|------------|
| TSV height | H      | 50         |
| Cylindrical copper diameter | r_m    | 3          |
| Annular copper thickness | t_m    | 1          |
| Annular silicon dioxide thickness | t_d    | 1          |
| Oxide liner thickness | t_{ox} | 0.1        |
Fig. 2 gives the transistor location and channel orientation in the proximity of TSV. Two cases are analyzed for each channel orientation. One is that the transistor is at the $x$-location, the other is that the transistor is at the $y$-location.

The effects of thermal stress on carrier mobility can be evaluated by [9, 10]

$$\frac{\Delta \mu}{\mu} = |\Pi_l \sigma_x + \Pi_l (\sigma_y + \sigma_z)|$$  \hspace{1cm} (1)

where $\Pi$, shown in Table II, represents piezoresistance coefficient. $\sigma_x$ and $\sigma_y$ are the thermal stress distributions on the silicon substrate along $x$- and $y$-directions. The out-of-plane stress component ($\sigma_z$) is zero on the wafer surface [10].

| Device | Channel orientation | $\Pi_l$ ($10^{-11}$ Pa$^{-1}$) | $\Pi_t$ ($10^{-11}$ Pa$^{-1}$) |
|--------|---------------------|-------------------------------|-------------------------------|
| nMOS   | [100]               | −102.2                        | 53.7                          |
|        | [110]               | −31.6                         | −17.6                         |
| pMOS   | [100]               | 6.6                           | −1.1                          |
|        | [110]               | 71.8                          | −66.3                         |
In order to obtain the thermal stress components on silicon substrate, finite element analysis (FEA) simulation is carried out by employing ANSYS software. The anisotropic property of silicon and elasto-plastic property of copper are taken into account, and silicon dioxide is treated to be linear elastic. The stiffness matrixes of silicon substrate for devices with [100] and [110] channel alignments are given as follows [9]

\[
C_{\text{Si}[100]} = \begin{bmatrix}
166.2 & 64.4 & 64.4 & 0 & 0 & 0 \\
64.4 & 166.2 & 64.4 & 0 & 0 & 0 \\
64.4 & 64.4 & 166.2 & 0 & 0 & 0 \\
0 & 0 & 0 & 79.8 & 0 & 0 \\
0 & 0 & 0 & 0 & 79.8 & 0 \\
0 & 0 & 0 & 0 & 0 & 79.8 \\
\end{bmatrix} \text{ (GPa)} \quad (2)
\]

\[
C_{\text{Si}[110]} = \begin{bmatrix}
195.1 & 35.5 & 64.4 & 0 & 0 & 0 \\
35.5 & 195.1 & 64.4 & 0 & 0 & 0 \\
64.4 & 64.4 & 166.2 & 0 & 0 & 0 \\
0 & 0 & 0 & 79.8 & 0 & 0 \\
0 & 0 & 0 & 0 & 79.8 & 0 \\
0 & 0 & 0 & 0 & 0 & 50.9 \\
\end{bmatrix} \text{ (GPa)} \quad (3)
\]

The plastic property parameters of copper are: 240 MPa@0\(\varepsilon\), 250 MPa@0.008\(\varepsilon\), and 260 MPa@0.01\(\varepsilon\), where \(\varepsilon\) represents the thermal strain. Besides, the elastic property parameters of copper and silicon dioxide are: \(E_{\text{Cu}} = 110\text{ GPa},\) and \(v_{\text{Cu}} = 0.35\) for copper, and \(E_{\text{SiO}_2} = 72\text{ GPa},\) and \(v_{\text{SiO}_2} = 0.16\) for silicon dioxide, respectively. CTE of silicon dioxide is 0.6 ppm/°C. A temperature ramp of −250°C is assumed in the simulation, which is the case of 25°C for the room temperature and 275°C for the annealing temperature.

3 Results and discussion

Fig. 3 summarizes the results of carrier mobility variation for nMOS and pMOS devices at x- and y-locations with [100] and [110] channel alignments. The dashed lines point out the threshold of acceptable carrier mobility variation, which is 5%. The unacceptable region is called as keep-out zone (KOZ) [11], which is the distance between the TSV edge and the crossing point of dividing line and carrier mobility variation line.

According to the carrier mobility results, KOZs and effective areas of coaxial TSV for nMOS and pMOS devices are listed in Table III, where the effective area of TSV is represented by \(S_{\text{eff}}\), meaning the total area occupied by both TSV and the surrounding KOZ. For nMOS, \(S_{\text{eff}}\) decrease represents the decrease of coaxial TSV effective area for transistor channel aligned along [110] than [100] crystal direction. While for pMOS, \(S_{\text{eff}}\) decrease represents the decrease of effective area for transistor channel aligned along [100] than [110] crystal direction. Note that, there is no KOZ for pMOS devices with [100] alignment, and the KOZs for nMOS devices with [110] alignment are less than 1 µm. Nevertheless, the KOZs for pMOS with [110] alignment and nMOS with [110] alignment are more than 12 µm. It is
shown that, the effective area of coaxial TSV can be reduced by about 92%, by aligning the channels of pMOS and nMOS along [100] and [110] crystal directions, respectively, than the opposite alignment. Therefore, it is suggested that, the [100] and [110] channel orientations are preferred for pMOS and nMOS, respectively, in order to minimize the KOZ.

The results of isotropic case are also shown here for comparison. It can be summarized that, the absolute errors between the results considering anisotropic and isotropic silicon are in the range of from $-12.5 \, \mu m$ to $7.2 \, \mu m$. It is proved that it is necessary to take the anisotropic property of silicon into account.

### Table III. KOZs and effective areas (S\text{eff}) of coaxial TSV for nMOS and pMOS devices

| Device | Location | Isotropic silicon [6] | Anisotropic silicon |
|--------|----------|----------------------|---------------------|
|        |          | KOZ (µm) | S\text{eff} (µm²) | KOZ (µm) | S\text{eff} (µm²) | KOZ (µm) | S\text{eff} (µm²) | S\text{eff} decrease (%) |
| nMOS   | x        | 3.1      | 211.2              | 15.6     | 1346.1           | 0.6      | 102.1             | 92.4                      |
|        | y        | 0.8      | 109.4              | 15.9     | 1385.4           | 0.8      | 109.4             | 92.1                      |
| pMOS   | x        | 7.2      | 475.3              | 0        | 81.7             | 12.7     | 995.4             | 91.8                      |
|        | y        | 4.5      | 289.5              | 0        | 81.7             | 13.2     | 1052.1            | 92.2                      |

The results of isotropic case are also shown here for comparison. It can be summarized that, the absolute errors between the results considering anisotropic and isotropic silicon are in the range of from $-12.5 \, \mu m$ to $7.2 \, \mu m$. It is proved that it is necessary to take the anisotropic property of silicon into account.

### 4 Conclusion

In this letter, we evaluate the coaxial TSV-induced the thermal stress components along [100] and [110] directions on (100) silicon substrate. The effects of thermal stresses on carrier mobility are further studied by considering piezoresistance coefficient. In addition, KOZ is evaluated, which represents the unacceptable region of carrier mobility variation. It is suggested that, the [100] and [110] channel orientations are preferred for pMOS and nMOS, respectively, from the point of view of minimizing the KOZ. The effective area of TSV (the total area occupied by both TSV and the surrounding KOZ) can be reduced by about 92%. Our results also prove that, it is necessary to take the anisotropic property of silicon into account.
Acknowledgments

This work was supported by the National Natural Science Foundation of China under Grant nos. 61404105, 61471296, 61204044, 61376039, 61334003, 61474088, 61474087 and the Key Discipline Project in Shaanxi Province of China under Grant no. 107000090803.