LOW POWER DC/DC CONVERTER FROM 3 KV TO 300 V
– SIMULATION ANALYSIS

Wojciech Matelski
Gdańsk Branch of The Electrotechnical Institute

Abstract. The article presents a 150 W converter, supplied from the railway 3 kV DC traction grid, lowering the voltage to a level of 300 V. The described structure enables the selection of low cost IGBT devices. A parallel connection of five identical two-transistor flyback converters, with division of input voltage on a series of capacitors, has been proposed. The operation of converter, together with the developed control method, has been tested by performing simulation studies. In states of input voltage variations, the converter powers the load with stable output voltage.

Keywords: DC-DC power converters, computer simulation, traction converters

PRZETWORNICA NAPIĘCIA STAŁEGO 3 KV NA NAPIĘCIE STAŁE 300 V MAŁEJ MOCY
– ANALIZA SYMULACYJNA

Streszczenie. W artykule zaprezentowano przetwornicę o mocy 150 W, zasilaną z kolejowej sieci trakcyjnej 3 kV DC, obniżającą napięcie do poziomu 300 V. Opisana struktura umożliwia zastosowanie tych samych tranzystorów IGBT do budowy przetwornicy. Układ oparty jest na równoległym połączeniu pięciu dwu-tranzystorowych przetwornic typu flyback, z podziałem napięcia na kondensatorach. Praca przekształtnika, wraz z opracowaną metodą sterowania, została sprawdzona poprzez badania symulacyjne. W sytuacjach zmian napięcia wejściowego, układ zapewnia stałe zasilanie obciążenia.

Słowa kluczowe: przekształtniki DC/DC, symulacja komputerowa, przetwornice trakcyjne

Introduction

Automated and fully supervised railway routes require specialized sensors and actuators situated along the tracks to control train traffic. Most of these utilities are low power electrical devices that need power supply. The industrial AC power networks are very often far away from railway routes, therefore the necessary long power cable connections would be expensive. A reasonable source of power for such applications is the railway 3 kV DC traction system. The high input voltage needs to be decreased with the help of a DC/DC converter. High power converters suitable for low power applications are not common on the market. One of the main obstacles in wide application of such converters is related to the voltage quality of energy available in this way. The voltage variation in the railway grid, which is allowed by standards [4], can be of quite large range. It is evident, that in such systems the reliability of the power supply is of great importance to security of trains. This issue is emphasized by a high probability of overvoltages, increasing the already harsh insulation requirements for power switches. Therefore, high voltage, and thus more expensive, transistors are necessary. The aim of this work was to find a converter topology enabling the use of low cost IGBT transistors in 3 kV low power applications. In this paper a parallel connection of five identical low power “two transistor flyback converters with division of input voltage” has been proposed. The designed system has a modular form. The high voltage 3 kV DC is divided on an active input circuit, then further lowered by the work of the flyback converter modules. The operation of converter, together with the developed control method, has been tested by simulation studies using PSIM.

1. Converter structure

Insulation requirements of power electronic devices designed for railway traction grid applications can be met by the use of high voltage components, which are expensive. Another solution would be to find a topology reducing the voltage stress of power switches to a level enabling the selection of low cost IGBT transistors. The described system enables power supply from railway traction grid for electronic devices situated along the railways, by lowering the input 3 kV voltage to the level of 300 V. The proposed 150 W system structure has a modular form, consisting of five low power DC/DC converters (modules), and is presented in Fig. 1.

In the introduced solution the high input traction voltage $U_{\text{tr}}$ is divided by a series of capacitors $C_{\text{m}}$. In this way, the voltage requirements for single module components are lowered.

| RO | 1100 Ω |
| LO | 0.1 H |
| $C_{\text{m}}$ | 0.68 μF each |
| TVS | 15 piece: 1.5 kW, $V_{\text{im}} = 400$ V |
| $U_{\text{peak}}$ | 7165 V |

| Table 1. Parameter list of designed input protection circuit |
$U_{\text{max}}$ is the clamped voltage of a series of 15 TVS diodes dissipating the overvoltage energy. This value is the maximum input voltage for the designed converter. Note that capacitors $C_{1m} - C_{5m}$ have two functions: input voltage division and transient voltage protection. From the value of maximum input circuit voltage $U_{\text{max}}$, the maximum single module input voltage can be determined:

$$U_{\text{max}} = \frac{U_{\text{max}}}{k} = 1433 \text{ V} \hspace{1cm} (2)$$

The module structure has influence on voltage stress of the power switches. The chosen two-transistor flyback converter, presented in Fig. 2, enables the reduction of switch voltage to the level equal the input voltage $U_d$. The incorporated transformer provides galvanic isolation of the load.

In the selected flyback module structure the energy transfer process is divided in two stages. When the transistors are on, their currents are linearly increasing, and the energy is stored in transformer core. The load voltage $U_d$ is not affected, until the transistors are turned off. The control system includes load voltage feedback. Therefore, the response of converter can be delayed. The process of charging the transformer magnetizing inductance has to be obligatory stopped, to avoid transformer saturation or even the damage of power switches. Another reason to limit the duty cycle of each modules transistors is not to excessively discharge the input circuit capacitors and preserve their voltage balance.

All DC/DC modules work with the same switching frequency, but control signals are phase shifted. The modules work in different time intervals, which are predetermined. The maximum transistor duty cycle can be obtained from:

$$D_{\text{max}} = \frac{1}{k} = 0.2 \hspace{1cm} (5)$$

2. Control principle

The module transistors $T_1$ and $T_2$ are simultaneously controlled. All modules work with the same switching frequency. Fast transistor switching enables low output voltage ripple, and the transformer core volume can be reduced. On the other hand, with higher frequencies, the impact of skin effect in transformer windings becomes more of a problem. For the power switches, IGBT transistors were chosen, so the maximum frequency is limited to about 20 kHz. Considering the above, the flyback module switching frequency equals:

$$f_m = 15 \text{ kHz} \hspace{1cm} (3)$$

Thanks to parallel connection of outputs of five modules, the output current frequency is increased to a maximum level of:

$$f_c = f_m \cdot k = 75 \text{ kHz} \hspace{1cm} (4)$$

The proposed converter control system has been presented in form of a block diagram in Fig. 3. As a result of subtraction of measured load voltage $U_d$ from the reference $U_{\text{ref}} = 300 \text{ V}$, the value of error signal $\varepsilon$ is calculated, and sent to the input of PI regulator. The output $U_{\text{PI}}$ voltage is compared with sawtooth voltage signal $U_{\text{saw}}$ of frequency $f_m$. The result $V_{\text{PWM}}$ signal is further divided to form the right module control signals $V_{G1} - V_{G5}$ of maximum duty cycle $D_{\text{max}}$ each. The input voltage $U_d$ has influence on the increase rate of energy stored in transformer core. Module input voltages $U_{di} - U_{df}$ are measured, and depending on their voltage levels, $D_{\text{max}}$ can be additionally limited, according to values presented in Table 2. In this way, the quality of output converter voltage $U_o$ is improved, what will be discussed later. The division process of $V_{\text{PWM}}$ signal is presented in Fig. 4.

In the selected flyback module structure the energy transfer process is divided in two stages. When the transistors are on, their currents are linearly increasing, and the energy is stored in transformer core. The load voltage $U_d$ is not affected, until the transistors are turned off. The control system includes load voltage feedback. Therefore, the response of converter can be delayed. The process of charging the transformer magnetizing inductance has to be obligatory stopped, to avoid transformer saturation or even the damage of power switches. Another reason to limit the duty cycle of each modules transistors is not to excessively discharge the input circuit capacitors and preserve their voltage balance.

All DC/DC modules work with the same switching frequency, but control signals are phase shifted. The modules work in different time intervals, which are predetermined. The maximum transistor duty cycle can be obtained from:

$$D_{\text{max}} = \frac{1}{k} = 0.2 \hspace{1cm} (5)$$

The proposed converter control system has been presented in form of a block diagram in Fig. 3. As a result of subtraction of measured load voltage $U_d$ from the reference $U_{\text{ref}} = 300 \text{ V}$, the value of error signal $\varepsilon$ is calculated, and sent to the input of PI regulator. The output $U_{\text{PI}}$ voltage is compared with sawtooth voltage signal $U_{\text{saw}}$ of frequency $f_m$. The result $V_{\text{PWM}}$ signal is further divided to form the right module control signals $V_{G1} - V_{G5}$ of maximum duty cycle $D_{\text{max}}$ each. The input voltage $U_d$ has influence on the increase rate of energy stored in transformer core. Module input voltages $U_{di} - U_{df}$ are measured, and depending on their voltage levels, $D_{\text{max}}$ can be additionally limited, according to values presented in Table 2. In this way, the quality of output converter voltage $U_o$ is improved, what will be discussed later. The division process of $V_{\text{PWM}}$ signal is presented in Fig. 4.

The proposed converter control system has been presented in form of a block diagram in Fig. 3. As a result of subtraction of measured load voltage $U_d$ from the reference $U_{\text{ref}} = 300 \text{ V}$, the value of error signal $\varepsilon$ is calculated, and sent to the input of PI regulator. The output $U_{\text{PI}}$ voltage is compared with sawtooth voltage signal $U_{\text{saw}}$ of frequency $f_m$. The result $V_{\text{PWM}}$ signal is further divided to form the right module control signals $V_{G1} - V_{G5}$ of maximum duty cycle $D_{\text{max}}$ each. The input voltage $U_d$ has influence on the increase rate of energy stored in transformer core. Module input voltages $U_{di} - U_{df}$ are measured, and depending on their voltage levels, $D_{\text{max}}$ can be additionally limited, according to values presented in Table 2. In this way, the quality of output converter voltage $U_o$ is improved, what will be discussed later. The division process of $V_{\text{PWM}}$ signal is presented in Fig. 4.

2. Control principle

The module transistors $T_1$ and $T_2$ are simultaneously controlled. All modules work with the same switching frequency. Fast transistor switching enables low output voltage ripple, and the transformer core volume can be reduced. On the other hand, with higher frequencies, the impact of skin effect in transformer windings becomes more of a problem. For the power switches, IGBT transistors were chosen, so the maximum frequency is limited to about 20 kHz. Considering the above, the flyback module switching frequency equals:

$$f_m = 15 \text{ kHz} \hspace{1cm} (3)$$

Thanks to parallel connection of outputs of five modules, the output current frequency is increased to a maximum level of:

$$f_c = f_m \cdot k = 75 \text{ kHz} \hspace{1cm} (4)$$

The proposed converter control system has been presented in form of a block diagram in Fig. 3. As a result of subtraction of measured load voltage $U_d$ from the reference $U_{\text{ref}} = 300 \text{ V}$, the value of error signal $\varepsilon$ is calculated, and sent to the input of PI regulator. The output $U_{\text{PI}}$ voltage is compared with sawtooth voltage signal $U_{\text{saw}}$ of frequency $f_m$. The result $V_{\text{PWM}}$ signal is further divided to form the right module control signals $V_{G1} - V_{G5}$ of maximum duty cycle $D_{\text{max}}$ each. The input voltage $U_d$ has influence on the increase rate of energy stored in transformer core. Module input voltages $U_{di} - U_{df}$ are measured, and depending on their voltage levels, $D_{\text{max}}$ can be additionally limited, according to values presented in Table 2. In this way, the quality of output converter voltage $U_o$ is improved, what will be discussed later. The division process of $V_{\text{PWM}}$ signal is presented in Fig. 4.

$$D_{\text{max}} = \frac{1}{k} = 0.2 \hspace{1cm} (5)$$

The proposed converter control system has been presented in form of a block diagram in Fig. 3. As a result of subtraction of measured load voltage $U_d$ from the reference $U_{\text{ref}} = 300 \text{ V}$, the value of error signal $\varepsilon$ is calculated, and sent to the input of PI regulator. The output $U_{\text{PI}}$ voltage is compared with sawtooth voltage signal $U_{\text{saw}}$ of frequency $f_m$. The result $V_{\text{PWM}}$ signal is further divided to form the right module control signals $V_{G1} - V_{G5}$ of maximum duty cycle $D_{\text{max}}$ each. The input voltage $U_d$ has influence on the increase rate of energy stored in transformer core. Module input voltages $U_{di} - U_{df}$ are measured, and depending on their voltage levels, $D_{\text{max}}$ can be additionally limited, according to values presented in Table 2. In this way, the quality of output converter voltage $U_o$ is improved, what will be discussed later. The division process of $V_{\text{PWM}}$ signal is presented in Fig. 4.
The last waveform from Fig. 4 presents the reconstruction of the main control signal as a sum of module gate drive signals. As can be seen, dead times occur. These are periods of time, when none of the modules is working. Note that in the 15 kHz cycle not all modules are obliged to operate. The interval in which each module can work is fixed, and the control gate drive signal sequence is: $V_{G1} - V_{G5}$. For example, in the last part of the cycle, the fifth module is allowed to work, but if at that moment the $V_{PWM}$ signal is 0, there is no need for it. In this way, the output voltage frequency varies in time, which can be considered as a drawback.

3. Single module operation

For simulation purposes and analytical description a simplified circuit model of the two-switch flyback converter has been adopted [1] and presented in Fig. 2.

The power supply is represented by a DC voltage $U_o$. Transistors T1 and T2 are ideal two-state switches. The pulse transformer has been presented as an ideal transformer, with turns ratio defined as:

$$ n_t = \frac{N_p}{N_l} > 1 \quad (6) $$

where: $N_p$ – number of primary windings, $N_l$ – number of secondary windings. The leakage $L_l$ and magnetizing $L_m$ inductances are connected in series and parallel to the primary winding respectively. The diodes denoted by D1, D2, D3 are also ideal elements. $R_l$ is the load resistance and $C_l$ is the output filter capacitance.

The processes occurring during DCM (discontinuous current mode) operation of two-transistor flyback converter, in a simplified analysis, can be divided into 4 main stages, and the typical waveforms characterizing work of converter are shown in Fig. 5. The circuit elements taking part in each switching cycle stage, are presented bold in Fig. 6. The second stage has been exaggerated for a better understanding of converter operation. The capacitance of load filter $C_l$ is very large, so that the load voltage $U_o$ ripples can be neglected.

**STAGE 1 ($t_0 \leq t < t_1$):**

At the time of $t_0$, the switches T1 and T2 are turned on by the gate drive signal $V_G$. The voltage drops across diodes D1 and D2 equal $u_{d1} = u_{d2} = U_o$. Therefore, they are reverse biased and the currents $i_{d1} = i_{d2} = 0$. Assuming $L_s \ll L_m$, the voltage across the magnetizing inductance and the primary winding $u_i$ is $U_o$, then the voltage drop of diode D3 can be obtained from:

$$ u_{d3} = \frac{U_o}{n_t} + U_o \quad (7) $$

so D3 is reversed biased, and the current $i_{d3}$ is 0. The current flowing through transistors T1, T2, $L_1$ and $L_m$ is linearly increasing:

$$ i_{i1} = i_{i2} = i_{\text{lin}} = i_{t1} = \frac{U_o}{L_m + L_1} (t - t_0) + i_{\text{lin}} (t_0) \quad (8) $$

In this stage, the energy drawn from the power supply is stored in the magnetizing inductance $L_m$ of transformer. The maximum value of transistor current equals:

$$ i_{t1} (t_1) = i_{t2} (t_1) = \frac{U_o \cdot D}{L_m + L_1} = \frac{U_o \cdot D}{f_m (L_m + L_1)} \quad (9) $$

where: $T$ – period of the transistor switching cycle.

The voltages of switches T1 and T2 are 0. This stage ends at the moment of $t_1$, when gate drive signal $V_G$ is 0, and the transistors are turned off.

**STAGE 2 ($t_1 \leq t < t_2$):**

Switches T1 and T2 are turned off, diodes D1, D2 are forward biased. From $t_1$, when the transistors are turned off, energy stored in leakage inductance $L_s$ is transferred through the conducting diodes D1 and D2 to the power supply. The current linearly decreases, with a slope:

$$ i_{d1} = i_{d2} = i_{\text{lin}} = -\frac{u_{d1}}{L_s} (t - t_1) + i_{\text{lin}} (t_1) = \frac{U_o - u_{d1}(t - t_1) + i_{\text{lin}} (t_1)}{L_s} \quad (10) $$

The voltage across transistors T1 and T2 is reduced to the value of $U_o$. After they are turned off at $t_1$, in order for the transformer flux to remain continuous, the primary winding voltage becomes negative. The same goes for the secondary winding voltage, so that D3 becomes forward biased. The energy stored in transformer core is transferred to the load. The D3 current linearly rises until the energy transfer from leakage inductance to the power supply is over at $t_2$.

Fig. 5. Waveforms characterizing the work of two transistor flyback converter during DCM operation.
Fig. 6. Equivalent circuits representing two-transistor flyback switching cycle work stages: a) stage: 1 ($t_0 - t_1$); b) stage: 2 ($t_1 - t_2$); c) stage: 3 ($t_2 - t_3$); d) stage: 4 ($t_3 - t_4$)

### STAGE 3 ($t_2 \leq t < t_3$):

Transistors T1 and T2 are turned off. The currents $i_{T1}$, $i_{T2}$ are 0. D3 is forward biased and the secondary winding current linearly decreases:

$$i_{D3} = -\frac{n_T^2 \cdot U_w \cdot (t-t_2) + n_T \cdot i_{D3}(t_2)}{L_m}$$

(11)

Assuming switches T1 and T2 are identical, the voltages across those elements equal:

$$u_{T1} = u_{T2} = \frac{n_T \cdot U_w + U_d}{2}$$

(12)

Assuming diodes D1 and D2 are identical, their voltage drops equal:

$$u_{D1} = u_{D2} = \frac{U_d - n_T \cdot U_w}{2}$$

(13)

This work stage ends at $t_3$ when $i_{D3}$ drops to 0, which means the energy stored in transformer core was completely extracted to the load.

### STAGE 4 ($t_3 \leq t < t_4$):

Transistors T1 and T2 are turned off. Diodes D1, D2, D3 are reverse biased, and their currents are 0. The voltages on transformer windings are 0. The voltages across T1, T2, D1, D2 equal:

$$u_{T1} = u_{T2} = u_{D1} = u_{D2} = \frac{U_d}{2}$$

(14)

The voltage of D3 equals the load voltage $U_w$. Energy stored in electric field of capacitor $C_f$ is transferred to the load. The stage ends at $t_4$, when transistor gate drive signal $V_G$ becomes high, and the cycle of operation starts anew.

### 4. Simulation results

The two-transistor flyback model presented in Fig. 2 has been tested in PSIM, to determine the maximum values of currents and voltages necessary for further component selection.

During simulation the input voltage $U_d$ was equal to the calculated (2) maximum $U_{\text{dmax}}$ value. Converter module parameters are listed in Table 3. The duty cycle $D$ remained constant and was 0.2. The output filter capacitance $C_f$ was very high, to keep the load voltage on a stable 300 V level. Simulation results are presented in form of waveforms depicted in Fig. 7.

| Description                  | Symbol | Value   |
|------------------------------|--------|---------|
| Transformer magnetizing inductance | $L_m$  | 6.5 mH  |
| Transformer leakage inductance    | $L_l$  | 0.03 mH |
| Transformer turns ratio       | $n_T$  | 12      |
| Module switching frequency    | $f_m$  | 15 kHz  |
| Load resistance               | $R_L$  | 600 Ω   |
Characteristic current and voltage values of converter elements are listed in Table 4 and Table 5. For comparison purposes, results for nominal module input voltage 600 V are also presented.

Thanks to the two-transistor flyback structure, the maximum collector-emitter voltage $U_{CE(max)}$ is clamped to the module input voltage $U_d$. Due to the possibility of overvoltages, simulation results show, that for this system structure, 1700 V transistors are required.

Table 4. Converter module simulation results

| $U_d$ [V] | $D$ | $U_{CE(max)}$ [V] | $i_{C(avg)}$ [A] | $I_{C(max)}$ [A] | $I_{C(RMS)}$ [A] | $U_{RRM}$ [V] | $I_{F(max)}$ [A] | $I_{F(avg)}$ [A] | $I_{F(RMS)}$ [A] |
|-----------|-----|-------------------|------------------|-----------------|-----------------|-------------|-----------------|-----------------|-----------------|
| 600       | 0.2 | 600               | 1.23             | 0.12            | 0.316           | 600         | 1.21            | 0.000           | 0.033           |
| 1433      | 0.2 | 1433              | 2.93             | 0.29            | 0.755           | 1433        | 2.93            | 0.002           | 0.058           |

Table 5. Converter module simulation results

| $U_3$ [V] | $D$ | $U_{RRM}$ [V] | $i_{C(avg)}$ [A] | $I_{C(max)}$ [A] | $I_{C(RMS)}$ [A] |
|-----------|-----|--------------|------------------|-----------------|-----------------|
| 600       | 0.2 | 802          | 1.448            | 0.24            | 0.484           |
| 1433      | 0.2 | 1302         | 3.477            | 1.38            | 1.79            |

To demonstrate the performance of proposed modular 3 kV/300 V converter, a full system simulation model was developed and presented in Fig. 8. The structure incorporates five modules presented in Fig. 2. The control scheme presented in Fig. 3 is contained in the “CONTROL” block. System parameters are listed in Table 3. The output filter capacitance $C_f$ was 5 µF. The operation of the converter was tested by examining the system response to step changes of input voltage $U_i$. The range of variation was 2 kV – 7.2 kV.

For a better presentation of the influence of limitation of module duty cycle due to input voltage feedback, at first the simulation was conducted without this additional feature. $D_{max}$ was fixed and equalled 0.2. Waveforms of converter input voltage $U_i$, currents of secondary winding module diodes $i_{D3_1} - i_{D3_5}$, and load voltage $U_o$ are presented in Fig. 9a. Simulation results of converter system including input voltage feedback and limitation of module duty cycle according to values listed in Table 2 are presented in Fig. 9b. All system parameters remained the same.

Comparing load voltage waveforms $U_o$ from Fig. 9a and Fig. 9b, it is clear, that thanks to maximum duty cycle limitation according to input voltage feedback, load voltage ripples have been reduced. In conditions of input voltage step change, the converter response is faster. Comparing the module secondary winding diode currents $i_{D3_1} - i_{D3_5}$, the currents from Fig. 9b reach lower peak values, and are more evenly distributed in time. Their instantaneous values are not summed. Transistors of each module conduct more frequently. For this reason the quality of regulation has improved, and the load voltage frequency is higher.

5. Conclusion

In this paper, a DC/DC 3 kV/300 V low power converter with input voltage division circuit has been proposed. The converter structure has a modular form, consisting of five two-transistor flyback modules. The operation of converter, together with the developed control method, has been tested by simulation studies using PSIM. Results of research showed proper functionality of the converter, and generation of stable output voltage during traction voltage variations. The additional limitation of module maximum duty cycle improved the regulation process. The level of output voltage ripples didn’t exceed 5 V. Thanks to the input circuit and converter topology, the converter itself can be built using low cost 1700 V transistors.
Fig. 9. Simulation results of 3 kV/300 V converter: a) without input voltage feedback; b) including input voltage feedback

Bibliography

[1] Dakshina M.B.: Hard-switching and soft switching two-switch Flyback PWM DC-DC converters and winding loss due to harmonics in high-frequency transformers. A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy, Wright State University, Dayton, 2010.

[2] Matelski W.: Projekt przetwornicy napięcia stałego 3 kV na napięcie stałe 300 V małej mocy. Politechnika Gdańska, Katedra Inżynierii Elektrycznej Transportu, Gdańsk 2013.

[3] Nowak M., Barlik R.: Poradnik inżyniera energetyk elektronika. Tom 1. WNT, Warszawa 2013.

[4] PN-EN 50163:2004: Zastosowania kolejowe – Napięcia zasilania systemów inaktywnych.

[5] PN-EN 50124-1:2007: Zastosowania kolejowe – Koordynacja izolacji – Część 1: Wymagania podstawowe – Odstępy izolacyjne powietrzne i powierzchniowe dla całego wyposażenia elektrycznego i elektronicznego.

[6] PN-EN 50124-2: Zastosowania kolejowe – koordynacja izolacji – Część 2: Przepięcia i ochrona przeciwprzepięciowa.

[7] Undeland T.M., Mohan N., Robbins W.P.: Power Electronics – Converts, Applications, and Design. John Wiley and Sons, Inc., New York 2003.

M.Sc. Eng. Wojciech Matelski

e-mail: wojciech.matelski@iel.gda.pl

Received the M.Sc. degree in electrical engineering from Faculty of Electrical and Control Engineering at Gdańsk University of Technology with specialization in Conversion and Utilization of Electric Energy. From 2013 employed in the Gdańsk Branch of the Electrotechnical Institute in the Section of Renewable Energy Sources. His research interest include power electronics in wind turbine applications. Actually Ph.D. student at the Electrotechnical Institute.

otrzymano/received: 11.05.2015 przyjęto do druku/accepted: 21.01.2016