R&D towards the module and service structure design for the ATLAS inner tracker at the super LHC (SLHC)

Y. Ikegami, a,1 G. Barbier, b F. Cadoux, b A. Clark, b D. Ferrere, b S. Gonzalez-Sevilla, b K. Hara, a T. Kohriki, a D. La Marra, b G. Pelleriti, b S. Terada, a Y. Unno a and M. Weber b

a KEK, High Energy Accelerator Organization, INPS, 1-1 Oho, Tsukuba, Ibaraki 305-0801, Japan
b Section de physique, Université de Genève, 24, rue Ernest Ansermet CH-1211 Genève, Switzerland

E-mail: ikegami@post.kek.jp

ABSTRACT: We have designed modules and a service structure of silicon microstrip detectors as a part of the ATLAS inner tracker for the SLHC project on the basis of a modular and replaceable concept. Six modules have been completed with common components and by similar procedures. Single module tests and four-module combined tests were performed at each site and have been compared for crosschecking. Details of the module design and electrical performance are presented. A half-module was irradiated up to $5 \times 10^{14}$ 1-MeV neq/cm$^2$ using 24-GeV protons at the CERN PS. Its electrical performance was investigated before and after irradiation. The design of an eight-module structure, which is insertable to and is replaceable from the overall structure, has also been reported.

KEYWORDS: Si microstrip and pad detectors; Particle tracking detectors (Solid-state detectors)

1 Corresponding author.
1 Introduction

The SLHC [1] project is aimed at integrated luminosity of 3000 fb$^{-1}$ with an instantaneous luminosity of $10^{35}$ cm$^{-2}$s$^{-1}$. The expected radiation fluence [1], including a safety factor of 2, is $(7–11) \times 10^{14}$ 1-MeV neq/cm$^2$ for a short-strip (R > 38 cm) region and $(3–6) \times 10^{14}$ 1-MeV neq/cm$^2$ for a long-strip (R > 85 cm) region, where the ranges within the parentheses are the highest fluence values in the central and forward regions, respectively. The main goal of this R&D program [2] is to prove that a modular silicon-strip tracker design can satisfy the required material, mechanical, electrical, and thermal performance specifications throughout the SLHC period. The R&D program places considerable emphasis on design aspects that minimize the effort and cost involved in development and construction, while maintaining an optimal material budget. The present ATLAS silicon strip detector (SCT) [3] has also been developed using the modular concept. Modularity allows to achieve production, quality assurance and repairs in parallel. This design can ensure sufficient z-overlapping of the modules to minimize the insensitive area.

Four and two modules with common components have been built by similar procedures at the University of Geneva and KEK, respectively. In addition, a half-module has been built and irradiated up to $5 \times 10^{14}$ 1-MeV neq/cm$^2$ using 24-GeV protons at the CERN PS. In this study, the gain and noise characteristics of the modules before and after irradiation were compared. Single-module tests, four-module combined tests, and their comparison for cross checking were carried out at each site. In this paper, the details of the module design and electrical performance are presented together with the status of an eight-module installation in a realistic support structure.

2 Module

Figure 1 shows a photograph of a module for the barrel SCT upgrade for the SLHC experiment. It is composed of two single-sided sensors glued back to back with a baseboard in between and
four separate hybrids (two on each side) bridging across the sensor area. Because the distance between the sensors, which have a stereo angle of 40 mrad, is approximately only 0.5 mm, 3D space points can be constructed as in a double-sided module. We have developed [4] n-in-p type strip sensors that can cope with a fluence of up to $10^{15}$ 1-MeV $n_{eq}/cm^2$. The sensor size is 97.5 mm × 97.5 mm, designed on a 6" wafer. The sensor is segmented in four parts, having a strip length of 24 mm as set by hit occupancy. Each segment has 1,280 strips at a 74.5-µm pitch. The 400-µm-thick baseboard made of thermal pyrolytic graphite (TPG) is a mechanical support, which provides excellent electrical and thermal properties. The in-plane thermal conductivity of TPG is 1450–1850 W/mK. A parylene coating technique is adopted to prevent the delamination of the TPG substrate. Four aluminium nitride (AlN) ceramic-facing plates are attached along the two sides of the substrate, which are the piers of the hybrids and have precision holes for module mounting. Each hybrid [5] has 20 front-end (FE) readout ASICs (ABCN) [3]. Each ABCN FE chip can handle 128 channels. One module has 80 readout ABCN chips and thus 10,240 readout channels. The hybrid is a 136 mm × 28 mm flexible Cu/polyimide (PI) sheet. The total thickness is 0.295 mm at the ASIC part and 0.165 mm at the cable part. The Cu/PI sheets are prepared by an adhesive-less technology, and using button plating at through-holes. The use of button plating has resulted in a considerable weight reduction of 1.18 g as compared to the usual panel plating technology. The bare flexible circuit weighs only 1.91 g. The hybrid, backed with a 400-µm-thick and 112-mm-wide carbon-carbon sheet, is designed to bridge over the silicon sensor to avoid any interference with the sensor surface. The carbon-carbon bridge having a high heat conductivity of 670 W/m/K transfers the generated heat to the heat sink coupled to the AlN-facing plates. The total weight (excluding electrical components) is 4.25 g, having 0.00425 $X_0$ equivalent radiation lengths. Forty such hybrids have been successfully built. The dead-channel rate and the dead-chip rate were found to be 0.2% and 0.2%, respectively, for probed ASIC chips.

Four and two modules with common components have been built by similar procedures at the University of Geneva and KEK, respectively. Uniform distributions of gain and equivalent noise charge (ENC) were observed. The average of gain and ENC were calculated to be approximately 105 mV/fC and 580 e, respectively. These results were found to be in good agreement with those anticipated from our design [3]. The module assembly, thermal performance simulation, and single module electrical tests were described in detail in ref. [6].
Proton irradiation was performed at CERN PS in November 2009; 24-GeV protons were irradiated over a half-module, which was set on a motorized scanning table \((x, y, \theta)\). The module was inclined to the beam axis to minimize the scan area to approximately 10 cm\(^2\). The sensor was biased at -100V, and the chips were powered and clocked during irradiation. The temperature of the module was maintained at -25°C. The hybrid temperature was approximately +3°C. The fluence was estimated from the activity of the aluminium foils, which were attached to the front and rear of the test box. The measured fluence and its error were found to be \(5 \times 10^{14}\) 1-MeV n\(_{eq}\)/cm\(^2\) and ±7%, respectively.

Figure 2 shows the distributions of gain, ENC, and noise occupancy (NO). No decrease in gain was observed after irradiation. No significant degradation in terms of ENC or NO was observed after irradiation. (Because it was the first module, the DAQ software for NO was under development. Therefore, NO values before and after irradiation of two different modules were compared.) The measurement of charge collection efficiency using the binary readout ABCN chips is still under investigation.

### 4 Combined-module tests

The purpose of the combined-module tests is to test four modules placed together in a common test box to investigate the possible interference between the modules. Figure 3 shows a photograph of a four-module test box, where only three modules are installed. The first combined-module tests for 3 modules were performed at the Geneva site. Figure 4 shows the distributions of gain, ENC, and NO distributions, respectively. No significant degradation was observed between single- and combined-module tests. These tests will be continued at the Geneva and KEK sites and will be cross checked.
5 Super-Module program

We plan to construct an assembly of eight modules placed together on a realistic support: a Super-Module. This design allows the insertion of the Super-Module from the end of the overall structure (e.g., barrel cylinder). This end insertion concept will provide a possibility of rework, allowing flexibility during integration and commissioning.

The Super-Module design is as follows. It comprises three types of bus lines: high voltage, low voltage, and data bus. The low-voltage power for the module is supplied from a DC/DC plug-in board [7], which steps down to +2.5 V from +12 V on the low-voltage bus line. Data communication with the modules is performed through a buffer control chip (BCC) board. The BCC receives signals such as clock and command signals, via the data bus line with LVDS multi drop connections. The maximum transfer rate from the BCC is 160 MHz. The end of the bus line is connected to a Super-Module board (SMB), which is an interface for an HSIO board. The Super-Module is cooled using either C$_3$F$_8$ or CO$_2$. 
The design of the Super-Module has been completed, and the components will become available soon. We expect to start its testing in December 2010.

6 Summary

On the basis of a modular and replaceable concept, we have designed modules and a service structure of the ATLAS silicon microstrip tracker for the SLHC project.

Forty hybrids were successfully built. The dead-channel rate and dead-chip rate of the probed ASIC chips were found to be 0.2% and 0.2%, respectively. Four and two modules having common components and similar building procedures have been developed by the University of Geneva and KEK, respectively. The gain and ENC were observed to be uniform across the modules, with the averages of gain and ENC being about 105 mV/fC and 580 e, respectively. These results were found to be in good agreement with the expected results.

A half-module was irradiated up to $5 \times 10^{14}$ 1-MeV n$_{eq}$/cm$^2$ using 24-GeV protons at the CERN PS. No significant degradation by irradiation was found in gain, ENC, and NO.

We have also performed combined-module tests. No significant degradation in terms of gain, ENC, and NO was observed between single- and combined-module configurations.

The design of a Super-Module has been completed, and the components will become available soon. We expect to start with its testing in December 2010.

Acknowledgments

The research was partly supported by Grants-in-Aid for Scientific Research (A) (Grant No. 20244038) and on Priority Area (Grant No. 20025007) in Japan.

References

[1] J. Tseng, ATLAS Upgrade Plans for the SLHC, Nucl. Phys. B 177 (2008) 212.
[2] M. Miñano, *ATLAS Tracker Upgrade: Silicon Strip Detectors and Modules for the sLHC*, 35th International Conference of High Energy Physics, PoS(ICHEP 2010)507.

[3] ATLAS SCT collaboration, A. Abdesselam et al., *The integration and engineering of the ATLAS SemiConductor Tracker*, 2008 JINST 3 P10006.

[4] K. Hara et al., *Development of Radiation Hard N⁺-on-P Silicon Microstrip Sensors for Super LHC*, IEEE Trans. Nucl. Sci. 56 (2009) 468.

[5] Y. Ikegami et al., *Development of low-mass, high-density, hybrid circuit for the silicon microstrip sensors in high track density environment*, PoS(RD09)021.

[6] S. Gonzalez-Sevilla et al., *A silicon strip module for the ATLAS Inner Detector upgrade in the Super LHC*, to be published in the proceedings of 7th International ”Hiroshima” Symposium on Development.

[7] C. Fuentes, et al., *Power distribution with custom DC-DC converters for SLHC trackers*, IEEE Nucl. Sci. Symp. Conf. Rec. (2009) 1300.