1. Introduction

The special kind of FFT algorithms has been planned to accumulate real-time processing needs and to shrink the hardware complexity over the most recent decades. As the pipeline FFT algorithms are well appropriate for DSP applications where high-speed data throughput is the most important requirement, some sequential FFT algorithm have been implemented. The combined radix FFT algorithm is depend on sub-transform modules with greatly optimized small length FFT which are combined to produce large FFT. Though, this algorithm does not recommend the simple bit reversing for ordering the output sequences.

The high radix algorithms are lessening the complex multiplications but the butterfly structure becomes complex with some input complex adders. N-point DFT transform is divided into smaller transform known as butterfly in the prime design of FFT. A 2-point DFT and 4-point DFT are known as Radix-2 and Radix-4 FFT in smaller transform.
disadvantages are more complex multipliers and large silicon area will be consumed. To overcome this problem, efficient approach of high radix butterfly elements has been proposed.

The pipelined structure of radix-4 FFT processor has been presented in [4] and the pipeline architecture develops the minimum requirement of memory size and reducing power consumption and also speedup the FFT process. The higher radix design algorithms are performed in [5] and the implementation of all three algorithms are completed using minimum latency as parameter for similar number of points. The radix-8 FFT can be developed for real valued signals. In [6] presented a low power FFT processor using radix-2 algorithm with an 8-parallel multipath delay Commutator. It can achieve better performances and throughput rate.

The 256-point FFT processor [7] has designed in this architecture, which are apt for low power applications. It is based on radix-4 FFT algorithm. The multiplier structure is presented in 8 high speed, this structure gives a transaction between the high speed of radix-4 multiplier and low power of radix-8 multiplier architecture. Novel Radix-2 Single path Delay Commutator (R2SDC) based Fast Fourier Transformation (FFT) [9] architecture is introduced for estimating the frequency analysis of discrete time signals.

2. Radix-2 FFT and Radix-4 FFT Algorithm

For calculating DFT, Fast Fourier Transform algorithm is used. The DFT signal is expressed by

\[ X_k = \sum_{n=0}^{N-1} x_n W_N^{nk}, \quad 0 \leq k \leq N-1 \]

The fundamental structure of radix-2 butterfly element FFT is illustrated in Figure 1. The Fig.1 shows that butterfly is fundamentally a DFT of size-2. It takes two inputs \( x_0, x_1 \) and gives two outputs \( a_0, a_1 \).

\[ x_0 + x_1 = a_0 \]
\[ x_0 - x_1 = a_1 \]

**Figure 1.** Radix-2 butterfly FFT.

The simplest radix-2 FFT algorithm continuously divide a DFT into two 1/2 length DFTs of the odd and even indexed time samples. The outputs of smaller FFT’s are reused, to determine the large number of outputs, thus generally reducing the total computation cost. All the FFTs, they attain their speed by reusing the outcome of smaller and intermediate calculation to compute several DFT frequency outputs.

Radix-4 FFT algorithm is used to increase the speed by reducing the computational stages. If base increases, the power will decrease. The computational stages are reduced to 50% in radix-4 FFT. It follows in-place algorithm. The computational cost is totally reduced. The radix-4 FFTs need only 75% as many complex multiplications than the radix-2 FFT. The primary block of radix-4 FFT butterfly structure is shown in Figure 2.

\[ Y_K = \sum_{n=0}^{N-1} y(n) + W_{N/4}^{nK} (y(n + N/4)) + W_{N/4}^{3n} (y(n + 3N/4)) \]

**Figure 2.** Radix-4 butterfly FFT.

The complex multiplication values are reduced by 25% but the complex addition values are increased by 50% in radix-4 FFT.

3. Radix-8 FFT Algorithm

Radix-8 FFT is used for enhancing the speed of the architecture. The computational stages are reduced to 75% and the value of \( r \) is 8, in this algorithm. It is splitted into eight quarter-length DFTs of groups of every eighth section. In radix-8 FFT, the computational path will
be expansively reduced than the radix-2 & 4 FFT. The radix-8 FFT is illustrated in Figure 3. The real addition is 1032 and real multiplication is 264 in radix-2 FFT. The real addition is 976 and the real multiplication is 208 in radix-4 FFT. The Radix-8 FFT of real addition is 972 and the real multiplication is 204.

Figure 3. Radix-8 butterfly FFT.

4. Proposed Combined Radix-2, 4 & 8 based Single Path Delay Feedback (SDF) FFT

The method of combined Radix-2, 4 and 8 based SDF FFT has been implemented in this paper. This architecture has a lesser amount of computational path and also enhances the performances of FFT processor. SDF architecture, the data sequences of inputs are pass through one single path. The butterfly processing element performs the computation on the data. The addition and subtraction operation is done in butterfly elements. The carry select adder circuit is used for adder operation in this architecture. This adder structure is very efficient in this architecture. Though, the hardware utilization is more in this architecture and also the power consumption is increase due to using bulk of worthless intermediate processing digital signals. To conquer this problem, the design of radix-2, 4 based SDF FFT architectures are combined to reduce the hardware operation of the processor. The proposed method which is drastically reduces the occupied slices, power consumption and latency. The computational stages are reduced than the existing R2SDF method. The structure of combined radix-2, 4 and 8 FFT is shown in Figure 4. The architecture of sixteen point SDF FFT is illustrated in Figure 5.

Figure 4. Structure of combined Radix-2, 4 and 8 FFT.

Figure 5. Architecture of 16 Point Single path Delay Feedback (SDF) FFT.

5. Results and Discussion

By using MODELSIM 6.3C, the combined radix-2, 4, and 8 based SDF FFT has been designed. The Xilinx ISE 10.1i design tool is used for synthesizing the performance of FFT architecture. The simulation result is illustrated in Figure 6. Table 1 illustrates the comparison analysis of existing R2SDF FFT and proposed combined radix-2, 4 and 8 based SDF FFT. Figure 7 illustrates the performance of existing and proposed combined Radix-2, 4 and 8 based SDF FFT.

Table 1. Comparison of existing R2SDF FFT and proposed combined Radix-2, 4 and 8 based SDF FFT

| Types of parameters | No of occupied Slices | No of LUTs | Delay(ns) | Power(w) |
|---------------------|-----------------------|-----------|-----------|----------|
| Existing Radix-2 SDF FFT | 609 | 850 | 15.062 | 2.197 |
| Proposed Combined radix-2,4 and 8 based SDF FFT | 251 | 319 | 9.360 | 1.519 |
| Percentage reduction % | 58.78 | 62.47 | 37.85 | 30.86 |
Design of Combined Radix-2, Radix-4 and Radix-8 based Single Path Delay Feedback (SDF) FFT

6. Conclusion

The combined radix-2, 4 and 8 based SDF FFT has been developed in this paper. The goal is to shrink the area, power and latency of the processor. The proposed architecture offers 58.78% decrease in slices, 62.47% decrease in LUTs, and 37.85% reduction in delay and 30.86% decrease in power consumption than the existing method. Compared to existing method, the proposed method of computational stages is reduced and gives better performances than the traditional one. Thus, this design is particularly useful for low power applications such as WLAN, OFDM etc. For future work, we plan to optimize complex multiplier for more power reduction.

7. References

1. Wang L, Zhou X, Sobelman GE, Liu R. Generic mixed-radix FFT pruning. IEEE Signal Processing Letters. 2012; 19(3):167–70.
2. Bouguezel S, Ahmad MO, Swamy MS. A new radix 2 or 8 FFT for length -q×2m DFTs. IEEE Transactions on Circuits and Systems. 2014; 51(9):1723–32.
3. Jia L, Gao Y, Tenhunen H. Efficient implementation of radix-8 FFT algorithm. IEEE Pacific Rim Conference on Communications, Computers and Signal Processing; 1999. p. 468–71.
4. Kumar A, Mishra M, Verma RK. Design a parallel pipeline Radix-4 FFT Architecture. International Journal of Scientific Research and Management. 2014; 2(10).
5. Jayaram K, Arun C. Survey report for Radix-2, 4 and 8 FFT algorithms. International Journal of Innovative Research in Science, Engineering and Technology. 2015; 4(7).
6. Mookherjee S, DeBrunner L, DeBrunner, V. A low power Radix-2 FFT algorithm for FPGA. IEEE Conference on Signals, Systems and Computers; 2015. p. 447–51.
7. Mookherjee S, DeBrunner L, DeBrunner V. A high-throughput and low-power Radix-4 FFT architecture. IEEE Conference on Signals, Systems and Computers; 2014. p. 1266–70.
8. Cherkauer BS, Friedman EG. A hybrid radix-4 & 8 low power, high speed multiplier architecture for wide bit widths. IEEE International Symposium on Circuits and Systems. 1996; 4:53–6.
9. Malathy K, Rabi BJ. A novel VLSI based Radix-2 Single path Delay Commutator (R2SDC) FFT architecture design. Indian Journal of Science and Technology. 2016; 9(11).