hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devices

Farah Fahim∗
Benjamin Hawks
Christian Herwig
James Hirschauer
Sergo Jindariani
Nhan Tran∗
Fermilab
Batavia, IL, USA
Luca P. Carloni
Giuseppe Di Guglielmo
Columbia University
New York, NY, USA
Philip Harris
Jeffrey Krupa
Dylan Rankin
MIT
Cambridge, MA, USA
Manuel Blanco Valentin
Josiah Hester
Yingyi Luo
John Mamish
Seda Orgrenci-Memik
Northwestern University
Evanston, IL, USA
Thea Aarrestad
Hamza Javed
Vladimir Loncar
Maurizio Pierini
Adrian Alan Pol
Sioni Summers
European Organization for Nuclear Research (CERN)
Geneva, Switzerland
Scott Hauck
Shih-Chieh Hsu
University of Washington
Seattle, WA, USA
Jennifer Ngadiuba
Caltech
Pasadena, CA, USA
Javier Duarte
UC San Diego
La Jolla, CA, USA
jduarte@ucsd.edu
Duc Hoang
Rhodes College
Memphis, TN, USA
Edward Kreinar
HawkEye360
Herndon, VA, USA
Mia Liu
Purdue University
West Lafayette, IN, USA
Zhenbin Wu
University of Illinois at Chicago
Chicago, IL, USA

ABSTRACT
Accessible machine learning algorithms, software, and diagnostic tools for energy-efficient devices and systems are extremely valuable across a broad range of application domains. In scientific domains, real-time near-sensor processing can drastically improve experimental design and accelerate scientific discoveries. To support domain scientists, we have developed hls4ml, an open-source software-hardware codesign workflow to interpret and translate machine learning algorithms for implementation with both FPGA and ASIC technologies. In this paper, we describe the essential features of the hls4ml workflow including network optimization techniques—such as pruning and quantization-aware training—which can be incorporated naturally into the device implementations. We expand on previous hls4ml work by extending capabilities and techniques towards low-power implementations and increased usability: new Python APIs, quantization-aware pruning, end-to-end FPGA workflows, long pipeline kernels for low power, and new device backends include an ASIC workflow. Taken together, these and continued efforts in hls4ml will arm a new generation of domain scientists with accessible, efficient, and powerful tools for machine-learning-accelerated discovery.

KEYWORDS
hls4ml, machine learning, neural networks, tinyML, FPGA, ASIC, low-power, low-latency

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).

arXiv:2103.05579v3 [cs.LG] 23 Mar 2021
1 INTRODUCTION

The efficient implementations of machine learning (ML) algorithms in dedicated hardware devices at the “edge,” or near-sensor, offers numerous advantages. Edge processing and data compression can greatly reduce data rates and the energy required for data movement. Furthermore, real-time data processing and interpretation can greatly accelerate decision-making, hypothesis testing and even enable just-in-time interventions.

Staggering data rates and massive datasets are generated across a broad range of modern scientific applications in high energy physics, material science, and astrophysics. For example at the CERN Large Hadron Collider (LHC), experiments typically produce data at rates of Pb/s, and at the Fermilab accelerator complex, hundreds of thousands of devices monitor miles of beamlines that steer near speed-of-light particle beams. In these physics experiments, low-latency ML is required for real-time decision making with a range with a range of requirements from tens of nanoseconds to sub-millisecond. In many ways, techniques for resource-constrained ML implementations are similar whether targeting low power or ultra low latency and high throughput. In this paper, we discuss how tools developed for low-latency applications in science could be deployed for low-power applications.

Demand for accessible tools. Low-power ML is in demand in scientific, industrial, and commercial computing [1]. Fitness bands, smartwatches, and other wearables that capture human health and behaviors from complex and multivariate continuous sensor data [2], wireless sensor networks deployed for tracking and understanding threatened animal populations using imaging and other sensors [3], and even large-scale wireless agriculture sensing [4] all necessitate powerful local computation on a budget. Despite the broad need for local, low-power ML and the growing number of edge devices and scientific applications, general-purpose off-the-shelf hardware has not kept pace with these computing demands. The challenge for domain scientists is that a broad range of expertise is required to arrive at full ML device implementations. This requires significant resources and a team of domain scientists, computer scientists, and engineers. Typically, domain scientists may be experts in domain ML, their experimental devices, or system engineering techniques, but very rarely in all requisite areas simultaneously.

To tackle this challenge, we need a framework which makes digital hardware implementations of ML algorithms more accessible, interpretable, and (re)usable to domain scientists. While ultimately hardware implementations require completely engineered solutions, allowing domain scientists to co-design algorithms based on their system and application constraints is extremely valuable in reducing engineering time and enabling faster design iterations. Optimizing this process will greatly reduce the time to science. Finally, to cater to both large experimental collaborations and smaller laboratory groups, the tools should be as open-source as possible.

ML-hardware codesign tools. Software like TENSORFLOW and PyTorch have democratized ML for scientists, lowering the time-to-science across domains. In developing hls4ml as an open-source codesign workflow [5, 6], our main goal has been to augment popular ML frameworks with an effective path to efficient hardware implementations. After a user trains their ML algorithms in common ML software frameworks, hls4ml translates them into digital implementations using high-level synthesis (HLS) tools [7] for energy-efficient devices, which can be realized with technologies such as field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs). The choice of the HLS paradigm is motivated by the shorter design cycle and similar quality of result compared to register-transfer level (RTL) flows [8]. With the introduction of an open-source framework like hls4ml, “tinyML” techniques can be made accessible to nonexperts. The benefit of hls4ml is two-fold: it lets nonexperts create bespoke, cutting-edge ML accelerators for low-power and low-latency systems, and it lets nonexperts develop intuition about how their design choices affect system power consumption.

Several recent results highlight the power of the hls4ml approach including support for quantization down to binary and ternary precision [9], pruning, tunable parallelization [5], boosted decision trees [10], quantization-aware training (QAT) [11], and convolutional [12] and graph neural networks (NNs) [13]. The development of hls4ml is application driven. While originally its main target was low-latency applications, recent work has focused on opportunities for longer latency, low-power applications. Algorithm design with hls4ml involves the generation of custom firmware for a specified NN architecture. The customized design ensures an efficient use of resources that is essential to run in low-latency, resource-constrained systems, and is useful across a broader range of applications. This paper reviews salient core features of hls4ml and extends previous work [5, 9–12] by presenting a number of recently added features that aid in targeting low-power systems: initial results of quantization-aware pruning (QAP) [14], full end-to-end workflows that embed hls4ml algorithms into Vitis Accel designs for Xilinx FPGAs, new matrix-vector kernels which are optimized for longer pipeline intervals, sparse operations, and low power, and support for multiple HLS compilers and devices, including ASICs. Our approach for low-power devices focuses on ML for FPGAs and ASICs as energy efficient hardware architectures [15, 16]. The hls4ml framework aims to bridge novel techniques in NN inference optimization and hardware implementation while making it accessible to domain scientists.

This paper is organized as follows. In Sec. 2, we discuss the hls4ml workflow and features for introspection, validation, and support for multiple device types. In Sec. 3, we discuss co-design techniques developed at ML training to develop optimal hardware implementations. In Sec. 4, we describe how those NNs get implemented in hardware and the available configurations to the user. Finally, we summarize and present an outlook in Sec. 5.
Related Work

Other open-source efforts have explored ML on edge devices, including FPGAs, mobile devices, and microcontrollers with integrated workflows from training to deployment. Surveys of existing toolflows can be found in Refs. [17–20]. The fpgaConvNet library [21–24] converts CNNs specified in Caffe [25] or Torch formats into high-level specifications of streaming accelerators that can be synthesized to hardware with Xilinx Vivado HLS. FP-DNN [26] is a framework that takes TensorFlow [27]-described CNNs as input, and generates the hardware implementations on FPGA boards with RTL-HLS hybrid templates. DNNWeaver [28] is an open-source project that supports CNNs specified in Caffe and generates Verilog code using hand-optimized Verilog templates with a high degree of portability. Caffeine [29] is a CNN accelerator for Caffe models targeting Xilinx coprocessors over a PCIe interface. Snowflake [30] is a CNN accelerator with models specified in Torch [31] and a single, sequential computation architecture designed to perform at near-peak hardware utilization targeting Xilinx system-on-chips (SoCs). K. Majumder et al. (2019) propose an FPGA-based accelerator design to execute CNNs that leverages TensorFlow for model description and exploits reuse along all dimensions with a 1D systolic array of processing elements [32]. A. Rahman et al. (2016) present a flexible 3D neuron array architecture for CNNs on FPGAs with optimization techniques for a given set of FPGA resource constraints [33]. Vitis AI [34] is Xilinx’s development platform for AI inference on Xilinx devices, consisting of optimized intellectual property (IP) cores, tools, libraries, models, and example designs. The FINN project [35–37] is a framework from Xilinx Research Labs to explore quantized deep NN inference on FPGAs, with emphasis on generating dataflow-style architectures customized for each network. It includes tools for training quantized NNs (QNNs) such as BREVITAS [38], the FINN compiler, and the finn-hlslib Vivado HLS library of FPGA components for QNNs. Further, TensorFlow Lite [39] is a set of tools to help developers run TensorFlow [27] models on mobile, embedded, and internet of things (IoT) devices. It currently supports Android, iOS, and Linux devices (like Raspberry Pi), as well as microcontrollers (like Arduinos). It enables on-device ML inference with low latency and a small binary size. FixyNN [40], and specifically the open-source DeepFreeze [41], allow for the automatic generation and optimization of a fixed-weight feature extractor plus a programmable CNN hardware accelerator from a TensorFlow description for mobile devices. Hacone et al. (2020) propose a combination of a pruning technique and a quantization scheme that reduces the complexity and memory usage of convolutional layers, by replacing the convolutional operation by a low-cost multiplexer [42]. In particular, the authors propose an efficient hardware architecture implemented on FPGA on-chip memory. Chang et al. (2021) apply different quantization schemes (fixed-point and sum-power-of-two) to different rows of the weight matrix to achieve better utilization of heterogeneous FPGA hardware resources [43].

2 HLS4ML WORKFLOW

The HLS4ML workflow performs automatically the task of translating a trained NN, specified by the model’s architecture, weights, and biases, into the specification of a hardware accelerator that can be synthesized with HLS tools. Figure 1 shows the schematic of a typical workflow. The first part of the workflow illustrated in red depicts the usual steps required to design a NN for a specific task. This component, performed with tools like (Q)Keras and PyTorch, involves a training step and possible compression steps (explained in detail in Sec. 3) before converging on a final model. The blue section of the workflow is performed with HLS4ML, which translates a model into an HLS project that can subsequently be synthesized and implemented on an FPGA or ASIC, as depicted by the black section.

At a high level, FPGA and ASIC algorithm design is different from programming a CPU in that independent operations may run fully in parallel or concurrently. Furthermore, independent operations may be pipelined such that the algorithm can accept new inputs while it is still operating on previous inputs. However, such operations consume dedicated resources onboard the FPGA or ASIC and cannot be dynamically remapped while running. The challenge in creating an optimal digital design is to balance available resources with achieving the power, latency, throughput goals of the target application.

The HLS4ML workflow provides a number of configurable parameters which can help the user explore and customize the space of latency, throughput, power, and resource usage tradeoffs for their application. Because every application is different, the goal of the HLS4ML package is to empower the user to perform this optimization through automated NN translation and design iteration. HLS4ML leverages HLS to generate hardware modules from code written in high-level programming languages like C/C++ [44]. Each layer and activation type is implemented as a separate configurable module customized to perform that specific operation. During the HLS4ML conversion, these modules are composed in the correct way to perform the inference for a full ML model. Computation for each layer of the network is carried out in separate hardware, and the full model is synthesized into an IP core that can be integrated into a full application. Large throughput and low latency can be

![Figure 1: A typical workflow to translate an ML model into an FPGA or ASIC implementation using HLS4ML. The red boxes (left) describe the model training and compression steps performed within conventional ML software frameworks. The HLS4ML configuration and conversion steps are shown in the blue boxes (center). The black boxes (right) illustrate possible ways to export and integrate the HLS project into a larger hardware design.](image-url)
This optimization extends to zero suppression, where the layer can include a visualization tool to display the NN graph decorated with quantities needed during inference involving constant model parameters, in order to reduce operations at runtime. The hls4ml model object can be inspected, and the package provides a set of utilities to aid the configuration process. These include a visualization tool to display the NN graph decorated with the applied user configuration, and tools to numerically profile the model which can help guide the user settings, e.g. for bit precision.

Figure 3: Internal structure of the hls4ml package. Model converters translate models from Keras, PyTorch, etc. into an intermediate HLSModel representation. This representation can be further configured and optimized. Different backend writers can be used to export the model into a given vendor-specific language, such as Vitis HLS, Quartus HLS, Catapult HLS, or others.

Package Architecture
To provide flexibility and ease-of-use, we implemented hls4ml as a Python package that provides both a programming API and visualization capabilities. Figure 2 shows the internal structure of the hls4ml Python package. The package first converts the user-specified model into a common internal representation of the network graph. Converters are provided for (Q)Keras, TensorFlow, PyTorch, and ONNX model formats. At the conversion step, the user-provided configuration is also attached to the model. For a NN trained with QKeras quantization-aware training (QAT), the quantization settings of the model are propagated into the hls4ml internal representation.

A suite of optimizers then modify the network graph to target a more lightweight, faster inference. At this step, for example, batch normalization layers are fused with the preceding dense or convolutional layer, or with the subsequent binary (or ternary) tanh activation layer. Where possible, these optimizations precompute quantities needed during inference involving constant model parameters, in order to reduce operations at runtime.

The hls4ml model object can be inspected, and the package provides a set of utilities to aid the configuration process. These include a visualization tool to display the NN graph decorated with the applied user configuration, and tools to numerically profile the model which can help guide the user settings, e.g. for bit precision.

Reducing the precision of the calculations in the NN and removing unimportant calculations can drastically improve the efficiency of the NN implementation with little to no loss in performance. While applying these changes to a model post-training can be successful, to be maximally effective, we should consider these effects at the time of NN training.

We consider two benchmark tasks to demonstrate the versatility of model optimization in the hls4ml workflow. The first is a high-energy particle jet classification task on a dataset consisting of 16 features for simulated particle jets produced in proton-proton collisions and originating from one of five classes of particles: W or Z bosons, light quarks, top quarks, or gluons. The baseline model is a simple fully-connected NN with three hidden layers, with 64, 32, and 32 nodes, respectively, activated by ReLUs. The second benchmark is the MNIST handwritten digit classification task. The baseline model we consider is a simple fully-connected NN with one hidden layer with 16 nodes and ReLU activation.
3.1 Quantization-Aware Training

Quantized [54–59] and even binarized [9, 57, 60–63] NNs have been studied as a way to compress NNs by reducing the number of bits required to represent each weight. FPGAs provide considerable freedom in the choice of data type and precision. Both choices should be considered carefully to prevent squandering FPGA resources and incurring additional latency. In hls4ml, we use fixed-point arithmetic, which requires less resources and has a lower latency than floating-point arithmetic. The inputs, weights, biases, sums, and outputs of each layer are all represented as fixed-point numbers. For each, the number of bits used to represent the integer and fractional part can be configured separately for the use case. The precision can be reduced significantly without causing a loss in performance [57]. We determine the number of bits to assign for the fractional part by scanning the performance values as a function of the bit precision.

One simple way to reduce a model’s size is through post-training quantization (PTQ) where pre-trained model parameters are clipped or rounded to lower precision. However, this process is lossy and sacrifices model performance. To solve this, QAT has been proposed [66, 67], it has been noted that some layers may accommodate extreme quantization better than other layers, suggesting that per-layer heterogeneous quantization is the optimal way to achieve high accuracy at low resource cost.

An example of the power of QAT is shown in Fig. 4 from Ref. [11] which uses QKeras. For the particle physics task with a fully-connected NN, the accuracy of the reduced precision model is compared to the 32-bit floating-point implementation as the bit width is scanned. In the PTQ case, the accuracy begins to drop below 14 bits, while in the QAT case the accuracy is comparable to the 32-bit floating implementation down to 6 bits. More detailed discussion on layer-by-layer quantization is presented in Ref. [11]. In Section 4, we discuss the implementation of QAT in hls4ml and its effect in terms of on-chip resources.

3.2 Quantization-Aware Pruning

Network compression is a common technique to reduce the size, energy consumption, and overtraining of deep NNs [58]. Several approaches have been successfully deployed to compress networks [68–70]. Here we focus specifically on parameter pruning: the selective removal of weights based on a particular ranking [58, 71–75].

Prior studies have combined pruning and quantization trivially by pruning 32-bit floating-point models and applying post-training quantization. One such approach, whose results are shown in Sec. 4.2, consists of iterative parameter pruning and retraining of a 32-bit floating-point model [5, 58, 76] with L1 regularization, where the loss function is augmented with an additional penalty term $\lambda \| \mathbf{w} \| _1$ , where $\mathbf{w}$ is a vector of all of the model weights and $\lambda$ is a tunable hyperparameter. L1 regularization produces sparse models, provides built-in feature selection [77], and is readily available in many ML workflows. After training the model with L1 regularization with a
small \( \lambda \) (e.g. \( 10^{-4} \)), the weights are sorted based on their absolute value relative to the maximum absolute value of the weights in that particular layer. Weights falling below a certain percentile are removed. The model can then be trained again with \( L_1 \) regularization while masking the previously pruned weights. This process can be iterated several times until the desired level of compression is reached.

While the above approach is effective, we describe here an alternative approach based on the lottery ticket hypothesis \cite{Zagoruyko2017} where the remaining weights after each pruning step are initialized back to their original values ("weight rewinding"). We refer to this method as LT pruning. We also propose a new hybrid method \cite{Lin2020} for constructing efficient NNs, quantization-aware pruning (QAP), which combines a pruning procedure with training that accounts for quantized weights. As a first demonstration, we use Brevitas \cite{Brevitas2018} to perform QAT and iteratively prune a fraction of the weights following the LT method of weight rewinding.

This is done for the jet classification task presented in the previous section. At each training iteration, roughly 10% of the original network is pruned. The results of pruning with this method are shown in Fig. 5 for a 6-bit fixed-point version of the network compared to the 32-bit floating-point model. The performance in terms of the area under the curve (AUC) is shown as a function of bit operations (BOPs) \cite{Brevitas2018}, defined per-layer as

\[
\text{BOPs} = mn((1 - f_p)b_a b_w + b_a + b_w + \log_2(n))
\]

where \( n \) (m) is the number of inputs (outputs), \( b_w (b_a) \) is the bit width of the weights (activations), and \( f_p \) is the fraction of pruned layer weights. BOPs are a measure of the hardware computational complexity of a quantized NN after pruning. In Sec. 3.1 we found that a 6-bit implementation of this network sacrificed no performance. Here, we find that pruning the 6-bit network by 80% using QAP still maintains the same performance as the 32-bit version.

![Figure 5: Performance of quantization-aware pruning using the lottery ticket pruning scheme as a function of hardware computational complexity. After QAP, the 6-bit, 80% pruned model achieves a factor of 50 reduction in BOPs compared to the 32-bit, unpruned model with no loss in performance.](image)

| Model bit width | 16 (PTQ) | 14 (PTQ) | 6 (QAT) |
|-----------------|----------|----------|---------|
| Accuracy [%]    | 76.4     | 75.8     | 76.2    |
| Latency [ns]    | 50       | 50       | 45      |
| DSP [%]         | 27 (1,852) | 17 (1,132) | 0.6 (38) |
| LUT [%]         | 7.5 (89,209) | 7.6 (90,019) | 5.4 (63,251) |
| FF [%]          | 0.5 (11,266) | 0.4 (9,262) | 0.2 (4,394) |

Table 1: Model accuracy, latency and resource utilization for 16-, 14-, and 6-bit models. Resources are listed as a percentage of available resources, with absolute numbers quoted in parenthesis, for a Xilinx Virtex UltraScale+ VU9P FPGA with a clock frequency of 200 MHz using hls4ml v0.5.0 and Vivado HLS 2019.2

### 4 DIGITAL IMPLEMENTATION ELEMENTS

Following the training-time optimizations described in the previous section, we describe important elements for deploying those optimized NNs in efficient digital implementations.

#### 4.1 Quantization with a QKeras Frontend

Reducing precision saves resources used for signal routing as well as resources and latency used for mathematical operations. For example, the limiting resource for many FPGA applications is the number of DSPs, which are used primarily for multiplications. The number of DSPs used per multiplier depends on the precision of the numbers being multiplied and can change abruptly. For example, one Xilinx DSP48E1 block \cite{Xilinx_DSP48E1} can multiply a 25-bit number with an 18-bit number, but two are required to multiply a 25-bit number with a 19-bit number. Similarly, the latency of multipliers increases with precision, though they can remain pipelined.

To allow for automated translation of a QKeras model to RTL, hls4ml has been extended to interpret and optimize quantized QKeras layer types. When converting a QKeras model into an HLS project, the model quantization configuration is passed to hls4ml, which is an HLS model into an HLS model to RTL, hls4ml has been extended to interpret and optimize quantized QKeras layer types. When converting a QKeras model into an HLS project, the model quantization configuration is passed to hls4ml, which is an HLS

As an example of the integration of a QKeras model to RTL, hls4ml has been extended to interpret and optimize quantized QKeras layer types. When converting a QKeras model into an HLS project, the model quantization configuration is passed to hls4ml, which is an HLS
implemented on the FPGA, the model achieves a 5 μs latency, while consuming less than 10% of the FPGA resources and low estimated power [16].

4.2 Parallelization and Sparsity

The core component of dense and convolutional NN layer implementations in hls4ml is a matrix-vector multiplication kernel. In addition to the precision at which these kernels are executed there are further configurations that can be used to tune the digital design for a specific task. We explore two of them here: parallelization and sparsity.

Parallelization. A matrix-vector multiplication kernel requires a number of multiplication operations based on the dimensions of the matrix. The trade-off between latency, throughput and FPGA resource usage is determined by the parallelization of the inference calculation and the number of multiplications performed in parallel. In hls4ml, this is configured with a "reuse factor" that sets the number of times a multiplier is used in the computation of a layer’s output values. With a reuse factor of one, the computation is fully parallel, i.e. each multiplier is used once. With a reuse factor of \( R \), \( 1/R \) of the computation is done at a time with a factor of \( 1/R \) fewer multipliers. To make routing more convenient, often there are preferred values of \( R \) depending on the dimensions of the matrix itself.

The matrix-vector multiplication kernel cannot accept new inputs until all of the previous multiplications have been performed, a period of time known as the initiation interval (II). For larger reuse factors, the matrix-vector multiplication kernel has longer latency and II, but uses less on-chip resources. In hls4ml, we implement each layer calculation independently and sequentially. The calculation of one layer cannot be initiated until the calculation of the previous layer has completed. Therefore, the total latency is equal to the sum of latencies of each layer plus the latency required to connect the layers. The processing throughput, i.e. the number of inferences per unit time, is inversely proportional to the reuse factor.

The configurability of the reuse factor allows users of hls4ml to tune their hardware implementations for their system requirements. In Fig. 6, we show the FPGA resources for a dense, fully-connected NN which is used for the MNIST handwritten digit classification task [53]. The total number of multiplications needed for this network is \( (784)(16) + (16)(10) = 12,704 \). The network is implemented in an FPGA with various reuse factors from 14 to \( (784)(16) = 12,544 \). In these implementations, the reduction in DSPs can be seen as \( R \) is increased. Not shown in the figure is the complementary behavior where the latency and II of the NN increase commensurately. For example, the II of the NN increases from 14 to 12,544 clock cycles as \( R \) increases. Thus, for a clock frequency of 100 MHz, the II of the network would increase from 140 ns to 0.125 ms.

Sparse operations. In Sec. 3.2, pruning is presented to create more efficient NN implementations by reducing the number of multiplication operations required to evaluate the network. By creating a network implementation where the matrix-vector kernel has a large fraction of zero-weights, the computation resources can be greatly reduced. In hls4ml, this can be built into the NN translation through a dedicated sparse matrix-vector multiplication kernel. There are two complementary implementations of this kernel in hls4ml depending on the size of the matrix and the latency of the operation required.

In the first implementation, HLS preprocessor directives are used to limit the number of multipliers available to the kernel based on the number of nonzero weights, and HLS is left to do the optimization. This is only feasible for smaller network layers. In the second implementation, the nonzero weights are compressed using a coordinate list (COO) representation, where indices are packed into the weights themselves.

Figure 6: DSP usage for the MNIST neural network implementation where the reuse factor \( R \) is scanned. As \( R \) is increased, the DSP usage decreases while the latency (not shown) increases accordingly.

4.3 Device-Specific Workflows

4.3.1 Xilinx FPGA workflow with Vitis. There are multiple ways to execute an hls4ml project on a given FPGA. The RTL code created by Vivado HLS is fully functional and can be placed in a Vivado block design. While this allows the user to customize the implementation to meet specific design goals or to integrate the project into an existing firmware design, it can also present a barrier for less experienced developers. Vitis Accel is a Xilinx tool that aims to assist users in accelerating FPGA kernels. A Vitis Accel design consists of two components: the FPGA kernel and the host code, which typically runs on a CPU. While the tool supports multiple kernel description languages, we have focused on HLS-based kernels. Vitis Accel imposes various constraints on the input and output of the kernel that require the introduction of a wrapper around the default hls4ml project. The host code is then able to manage the
transfer data between the host CPU and the FPGA, either through DMA transfers or AXI streams. The choice of data transfer protocol is critical to the performance of the design. Typically, a small number of large data transfers is preferable to a large number of small data transfers. With SoC devices there is significant flexibility in customizing the data transfers due to the many different memory types available and their physical locations on the chip. Vitis Accel can be used to integrate hls4ml kernels. For smaller networks run with very large batch sizes, Vitis Accel and hls4ml are capable of producing highly performant accelerated coprocessing systems [80].

### 4.3.2 ASIC workflow

Domain scientists may choose an ASIC rather than an FPGA implementation when they aim at sacrificing reprogrammability for greater efficiency. However, designing for ASICs is significantly more complicated and time-consuming than for FPGAs. In the ASIC design workflow, verification and power analysis play a bigger role at the various levels of abstractions.

Figure 8 shows the ASIC workflow integrated with hls4ml. The ML training phase provides us with both the model and the stimuli for the subsequent verification steps. hls4ml compiles the trained model in a synthesizable C++ specification and a set of directives for Mentor Catapult HLS to target ASIC design [50]. Thanks to our state-of-the-art implementation of the C++ ML specification and optimized synthesis directives, the HLS-generated RTL code is comparable in power, performance, and area (PPA) to handwritten RTL [81]. ASIC design projects are often impractical for domain scientists because of the hardware’s intrinsic complexity and the inability of many small-sized research groups to navigate the lengthy RTL-based hardware design cycle to meet acceptable deployment time frames. In our ASIC workflow, we can spend more time (1) refining the ML model thanks to the quick PPA estimation from Catapult HLS and (2) verifying both the C++ and RTL implementations to identify bugs and improve performance. We check design rules on the C++ specification by performing static analysis (Mentor CDesignChecker); we run C simulation and code coverage (Mentor CCov); finally, we run C&RTL co-simulation for equivalence checking [82]. The synthesized RTL code is subsequently processed with a traditional digital implementation flow that integrates simulation steps to ensure optimal PPA.

As a recent demonstration of this workflow, a completed design of a low-latency autoencoder for particle physics data compression has been implemented for the low-power CMOS 65 nm technology node [83, 84]. The algorithm, trained in QKeras, compresses on-sensor data with convolutional and dense layers to be transmitted off the detector. In order to maintain reconfigurability of the algorithm in changing experimental conditions, the weights can be updated via an I2C interface. The design also features triple modular redundancy to maintain its radiation tolerance up to 200 MRad. The algorithm, which has roughly 4,400 parameters, has a latency of 25 ns, occupies an area of 3.6 mm$^2$, and is estimated to consume 2.38 nJ per inference.

### 5 SUMMARY AND OUTLOOK

In this paper, we present the current status of the open-source codesign hls4ml workflow, focusing on new features and techniques relevant for low-power ML inference. We detail, for the first time, the structural features of hls4ml which allow for model introspection and validation in a Python package and support for
multiple device types. Building on previous work for quantization-aware training, we introduce quantization-aware pruning for neural networks, which providing additional resource savings. We also describe new hls4ml features for implementation for FPGAs and ASICs. These include configuration handles for quantization and pruning as well as for parallelization that allow targeting either low latency or low power implementations. The main advantage over similar approaches is the acceleration of the codesign process using an all-in-one, turn-key workflow for a variety of ML models and devices. This is especially powerful for domain scientists where ML FPGA development can be drastically sped up from months and years to weeks. Furthermore, a unique aspect of hls4ml is the support for multiple vendor backends (e.g. Xilinx, Intel, and Mentor) with possible expansion to others.

While the current features of hls4ml presented in this paper offer a set of powerful capabilities, the ultimate goal is to provide a complete end-to-end toolkit to empower domain scientists to design machine learning algorithms for low-power devices. This includes development based on dedicated domain-specific data sets, models, platforms, and existing implemented designs for a range of devices. Further maturation of introspection tools and workflows for design performance, validation, and close integration with power estimation into standard CAD tools will give neural network designers timely feedback about the power consumption of their design choices without the need to consult hardware experts. Effective design-space exploration from a hardware perspective allows domain scientists to optimize better the power-performance trade-offs of their systems. We hope that hls4ml will lead to broader adoption of machine learning techniques in the low-power regime in science, enhancing scientific research with tinyML.

ACKNOWLEDGMENTS
F. F., B. H., C. H., J. H., N. T. are supported by Fermi Research Alliance, LLC under Contract No. DE-AC02-07CH11359 with the U.S. Department of Energy (DOE), Office of Science, Office of High Energy Physics. J. D. is supported by the DOE, Office of Science, Office of High Energy Physics Early Career Research program under Award No. DE-SC0021187. G. D. and L. C. are supported in part by Alliance, LLC under Contract No. DE-AC02-07CH11359 with the U.S. Department of Energy (DOE), Office of Science, Office of High Energy Physics Early Career Research program under Grant Agreement No. 772369.

REFERENCES
[1] C. R. Banbury, et al. 2020. Benchmarking TinyML Systems: Challenges and Direction. (2020). arXiv:2003.04821
[2] S. Zhang, et al. 2020. NeckSense: A multi-sensor necklace for detecting eating activities in free-living conditions. Proc. ACM Interact. Mob. Wearable Ubiquitous Technol. 4 (2020), 1. https://doi.org/10.1145/3397313 arXiv:1911.07179
[3] A. R. Elias, et al. 2017. Where’s the bear? - Automating wildlife image processing using IoT and edge cloud systems. In 2017 IEEE/ACM Second International Conference on Internet-of-Things Design and Implementation (IoTDI). IEEE, 247.
[4] D. Vasisht, et al. 2017. Farmbeats: An IoT platform for data-driven agriculture. In 14th USENIX Symposium on Networked Systems Design and Implementation (NSDI 17). 515.
[5] J. Duarte et al. 2018. Fast inference of deep neural networks on FPGAs for particle physics. J. Inst. 13 (2018), P07027. https://doi.org/10.1088/1748-0221/13/07/P07027 arXiv:1804.06913
[6] A. Loncar et al. 2021. fastmachinelearning/hls4ml: barsia v0.5.0. https://github.com/fastmachinelearning/hls4ml https://doi.org/10.5281/zenodo.4585796
[7] R. Nane, et al. 2016. A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 35, 10 (2016), 1591. https://doi.org/10.1109/TCAD.2015.2513673
[8] S. Lahiti, et al. 2019. Are we there yet? A study on the state of high-level synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 38 (2019), 898. https://doi.org/10.1109/TCAD.2018.2834439
[9] J. Nagdisha, et al. 2020. Compressing deep neural networks on FPGAs to binary and ternary precision with hls4ml. Mach. Learn.: Sci. Technol. 2 (2020), 015001. https://doi.org/10.1088/2632-2153/ab40f2 arXiv:2003.06308
[10] S. Summers et al. 2020. Fast inference of boosted decision trees in FPGAs for particle physics. J. Inst. 15 (2020), P05026. https://doi.org/10.1088/1748-0221/15/05/P05026 arXiv:2002.02534
[11] C. N. Coelho, et al. 2020. Automatic deep heterogeneous quantization of deep neural networks for ultra low-area, low-latency inference on the edge at particle colliders. (2020). arXiv:2006.01059 Submitted to Nat. Mach. Intel.
[12] T. Aarstad, et al. 2021. Fast convolutional neural networks on FPGAs with hls4ml. (2021). arXiv:2101.05108 Submitted to Mach. Learn.: Sci. Technol.
[13] Y. Iyama et al. 2021. Distance-weighted graph neural networks on FPGAs for real-time particle reconstruction in high energy physics. Front. Big. Data 3 (2021), 44. https://doi.org/10.3389/fdata.2020.598927 arXiv:2008.03601
[14] B. Hawks, et al. 2021. Ps and Qs: Quantization-aware pruning for efficient low latency neural network inference. (2021). arXiv:2102.11289 Submitted to Front. AI
[15] I. Kuen et al. 2007. Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 26 (2007), 203. https://doi.org/10.1109/ TCAD.2006.884574
[16] M. Horowitz. 2014. 1.1 Computing’s energy problem (and what we can do about it). In 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). IEEE, 10. https://doi.org/10.1109/ISSCC.2014.6757323
[17] S. I. Venieris et al. 2018. Toolflows for mapping convolutional neural networks on FPGAs: A survey and future directions. ACM Comput. Surv. 51 (2018), 39 pages. https://doi.org/10.1145/3186332 arXiv:1803.05990
[18] K. Guo, et al. 2019. A survey of FPGA-based neural network inference accelerators. ACM Trans. Reconfigurable Technol. Syst. 12, Article 2 (2019), 26 pages. https://doi.org/10.1145/3378274 arXiv:1906.08934
[19] A. Shawawaha, et al. 2019. FPGA-based accelerators of deep learning networks for learning and classification: A review. IEEE Access 7 (2019), 7823. https://doi.org/10.1109/access.2019.2890150 arXiv:1901.00121
[20] K. Abdelsalah, et al. 2018. Accelerating CNN inference on FPGAs: A survey. (2018). arXiv:1806.01683
[21] S. I. Venieris et al. 2017. fpgaConvNet: A Toolkit for Mapping Diverse Convolutional Neural Networks on Embedded FPGAs. In NIPS 2017 Workshop on Machine Learning on the Phone and other Consumer Devices. arXiv:1711.08740
[22] S. I. Venieris et al. 2017. fpgaConvNet: Automated mapping of convolutional neural networks on FPGAs. In Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 291. https://doi.org/10.1145/3102078.3021793
[23] S. I. Venieris et al. 2017. Latency-driven design for FPGA-based convolutional neural networks. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL). 1. https://doi.org/10.25919/FPL.2017.8056828
[24] S. I. Venieris et al. 2016. fpgaConvNet: A framework for mapping convolutional neural networks on FPGAs. In 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 40. https://doi.org/10.1109/FCCM.2016.22
[25] Y. Jia, et al. 2014. Caffe: Convolutional architecture for fast feature embedding. In Proceedings of the 22nd ACM International Conference on Multimedia. ACM, New York, NY, USA, 675. https://doi.org/10.1145/2647688.2648489 arXiv:1408.5093
[26] Y. Guan, et al. 2017. FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-FIIS hybrid templates. In 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 152. https://doi.org/10.1109/FCCM.2017.25
[27] M. Abadi, et al. 2015. TensorFlow: Large-Scale Machine Learning on Heterogeneous Systems. arXiv:1603.04467 https://www.tensorflow.org/
[28] H. Sharma, et al. 2016. From high-level deep neural models to FPGAs. In 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 575–588.
[29] R. DiCiccio, et al. 2016. Caffeinated FPGAs: FPGA framework for convolutional neural networks. In 2016 International Conference on Field-Programmable Technology (FPT). IEEE, 265. https://doi.org/10.1109/FPT.2016.7929549 arXiv:1609.09671
