Strassen’s Algorithm for Tensor Contraction

FLAME Working Note #84

Jianyu Huang*†, Devin A. Matthews†, Robert A. van de Geijn*†

*Department of Computer Science
†Institute for Computational Engineering and Sciences
The University of Texas at Austin, Austin, TX 78712
{jianyu@cs., dmatthews@, rvdg@cs.}utexas.edu

April 3, 2017

Abstract

Tensor contraction (TC) is an important computational kernel widely used in numerous applications. It is a multi-dimensional generalization of matrix multiplication (GEMM). While Strassen’s algorithm for GEMM is well studied in theory and practice, extending it to accelerate TC has not been previously pursued. Thus, we believe this to be the first paper to demonstrate how one can in practice speed up tensor contraction with Strassen’s algorithm. By adopting a Block-Scatter-Matrix format, a novel matrix-centric tensor layout, we can conceptually view TC as GEMM for a general stride storage, with an implicit tensor-to-matrix transformation. This insight enables us to tailor a recent state-of-the-art implementation of Strassen’s algorithm to TC, avoiding explicit transpositions (permutations) and extra workspace, and reducing the overhead of memory movement that is incurred. Performance benefits are demonstrated with a performance model as well as in practice on modern single core, multicore, and distributed memory parallel architectures, achieving up to 1.3x speedup. The resulting implementations can serve as a drop-in replacement for various applications with significant speedup.

1 Introduction

Standing on the shoulders of giants. This paper builds upon a number of recent developments: The GotoBLAS algorithm for matrix multiplication (GEMM) [1] that underlies the currently fastest implementations of GEMM for CPUs; The refactoring of the GotoBLAS algorithm as part of the BLAS-like Library Instantiation Software (BLIS) [2, 3], which exposes primitives for implementing BLAS-like operations; The systematic parallelization of the loops that BLIS exposes so that high-performance can be flexibly attained on multicore and many-core architectures [4]; The casting of tensor contraction (TC) in terms of the BLIS primitives [5, 6] without requiring the transposition (permutation) used by traditional implementations; The practical high-performance implementation of the classical Strassen’s algorithm (STRASSEN) [7] in terms of variants of the BLIS primitives; and the extension of this implementation [8] to a family of Strassen-like algorithms (Fast Matrix Multiplication algorithms) [9]. Together, these results facilitate what we believe to be the first extension of Strassen’s algorithm to TC.

Contributions. This paper describes how to extend Strassen’s algorithm to TC without the explicit transposition of data that inherently incurs significant memory movement and workspace overhead; It provides a performance model for the cost of the resulting family of algorithms; It details the practical implementation of these algorithms, including how to exploit variants of the primitives that underlie BLIS and a data layout to memory for the tensors; It demonstrates practical speedup on modern single core and multicore CPUs; It illustrates how the local Strassen’s TC algorithm improves performance of a simple distributed memory tensor contraction. Together, these results unlock a new frontier for the research and application of Strassen’s algorithm.
Related work. To the best of our knowledge, this work represents the first implementation of Strassen’s algorithm for tensor contraction. In the context of Strassen for matrices, there have been a variety of practical implementations \[10, 11, 12, 9\], including the closely related implementation of Strassen using the BLIS framework \[7\] which this paper is based on.

For tensor contraction, recent work on high-performance tensor contraction \[5, 6\] serves as the motivation and basis for our present work, while other research has focused on algorithms using tensor slicing \[13, 14, 15, 16\] or on improving the efficiency of the so-called ttdt algorithm for tensor contraction \[17, 18, 19, 20\], where input tensors \(\mathcal{A}\) and \(\mathcal{B}\) are Transposed (permuted) and then used in a standard dgemm algorithm, with the output then being Transposed and accumulated onto the tensor \(\mathcal{C}\). TTD could be used to construct a Strassen algorithm for TC by transposing subtensors into submatrices and vice versa and using a matrix implementation of Strassen instead of dgemm. However, we will show that this algorithm is essentially the same as our Naive Strassen algorithm, which is often less efficient than the other algorithms that we have implemented.

The gett algorithm \[6\] is a high-performance tensor contraction implementation similar in many ways to the BLIS-based implementation in \[5\]. As in \[5\], which our present work is based on, formation of linear combinations of input subtensors of \(\mathcal{A}\) and \(\mathcal{B}\) and output to multiple subtensors of \(\mathcal{C}\) could be fused with the internal tensor transposition and micro-kernel steps of gett. However, the implementation would be restricted to regular subtensors rather than more general submatrices, which could have possible negative performance implications.

2 Background

We briefly review how high-performance GEMM is implemented, before discussing the practical implementations of high-performance Strassen for GEMM.

2.1 High-performance GEMM

Let \(A, B,\) and \(C\) be matrices of sizes \(N_i \times N_p, N_p \times N_j,\) and \(N_i \times N_j,\) respectively. A general matrix-matrix multiplication (GEMM) in the BLAS interface \[21\] is expressed as \(C := \alpha AB + \beta C\). Written element-wise, \(C_{i,j} = \alpha \sum_{p=0}^{N_p-1} A_{i,p} \cdot B_{p,j} + \beta C_{i,j},\) where \(\cdot\) denotes scalar multiplication, and \(\alpha\) and \(\beta\) are scalars. We focus on the special case \(\alpha = 1\) and \(\beta = 1\) henceforth for brevity.

A key insight underlying modern high-performance implementations of GEMM is to organize the computations by partitioning the operands into blocks for temporal locality, and to pack (copy) such blocks into contiguous buffers that fit into various levels of memory for spatial locality. Figure 1(left) illustrates the GotoBLAS algorithm as implemented in BLIS. Cache blocking parameters \(\{m_C, n_C, k_C\}\) determine the submatrix sizes of \(B_p\) \((k_C \times n_C)\) and \(A_i\) \((m_C \times k_C)\), such that they fit in various caches (we use the standard GEMM dimensions \(\{m, n, k\}\) in defining blocking parameters for brevity and consistency with \[2\], but note that the meaning of \(\{m, n, k\}\) alone is changed in \[2.3\]). During the computation, row panels \(B_p\) are contiguously packed into buffer \(\tilde{B}_p\) to fit in the L3 cache. Blocks \(A_i\) are similarly packed into buffer \(\tilde{A}_i\) to fit in the L2 cache. Register block sizes \(\{m_R, n_R\}\) relate to submatrices in registers that contribute to \(C\). In the micro-kernel (the inner most loop), a small \(m_R \times n_R\) micro-tile of \(C\) is updated by pair of \(m_R \times k_C\) and \(k_C \times n_R\) slivers of \(\tilde{A}_i\) and \(\tilde{B}_p\). The above parameters can be analytically chosen \[22\].

2.2 High-performance Strassen

If the three operands are partitioned into quadrants,

\[
X = \left( \begin{array}{c|c}
X_0 & X_1 \\
\hline
X_2 & X_3 \\
\end{array} \right) \quad \text{for } X \in \{A, B, C\}
\]
then it can be checked that the operations

\begin{align}
M_0 &= (A_0 + A_3)(B_0 + B_3); & C_0 &= M_0; C_3 &= M_6; \\
M_1 &= (A_2 + A_3)B_0; & C_2 &= M_1; C_3 &= M_1; \\
M_2 &= A_0(B_1 - B_3); & C_1 &= M_2; C_3 &= M_2; \\
M_3 &= A_3(B_2 - B_0); & C_0 &= M_3; C_2 &= M_3; \\
M_4 &= (A_0 + A_1)B_3; & C_1 &= M_4; C_0 &= M_4; \\
M_5 &= (A_2 - A_0)(B_0 + B_1); & C_3 &= M_5; \\
M_6 &= (A_1 - A_3)(B_2 + B_3); & C_0 &= M_6;
\end{align}

compute $C := AB + C$, with seven instead of eight (sub)matrix multiplications, reducing the cost by a factor of $7/8$ (ignoring a lower order number of extra additions). If all matrices are square and of size $N \times N$, theoretically this single step of STRASSEN can be applied recursively, resulting in the classical STRASSEN with a cost of $O(N^{2.801})$.

In practice, only a few levels of the recursion are leveraged because the reduction in computations are quickly overwhelmed by the cost of extra additions and extra memory movements. Additionally, STRASSEN is known to experience degradation in numerical stability especially when more than two levels of recursion
are incorporated [23, 24, 25].

Figure 1(right) illustrates the modifications done in [7] to make STRASSEN practical. During the packing process, the additions of the submatrices $A$ and $B$ can be incorporated into the packing buffers $\tilde{A}_i$ and $\tilde{B}_p$, avoiding extra memory movement and reducing workspace requirements. In the micro-kernel, once a submatrix that contributes to $C$ is computed in machine registers, it can be directly added to the appropriate parts of multiple submatrices of $C$, thus avoiding the need for temporary intermediate matrices $M_i$, again avoiding extra memory movement. As demonstrated in [7], this approach makes STRASSEN practical for smaller matrices and matrices of special shape (importantly, for rank-k updates, where $N_p$ is relatively small comparing to $N_t$ and $N_j$). This research is pushed further [8] by revealing that STRASSEN performs relatively better than most other Strassen-like FMM algorithms with one or two levels of recursions, when modeled as well as in practice. For this reason, we do not extend those FMM algorithms to TC in this paper, although it may be worthwhile in future work to pursue certain of these algorithms for highly non-square tensor contraction shapes.

### 2.3 High-performance Tensor Contraction

The definition and notation of tensors and tensor contraction are briefly reviewed before describing the tensor layouts that enable high-performance tensor contraction.

**Tensor.** The concept of matrices is extended to multiple dimensions by defining a general $d$-D tensor $\mathcal{T} \in \mathbb{R}^{N_{\mathcal{T};0} \times \ldots \times N_{\mathcal{T};d-1}}$ as a multidimensional array of scalar elements, where the length of the $k$-th dimension is $N_{\mathcal{T};k} \in \mathbb{N}$. Individual elements are referenced by indexing $\mathcal{T}$ by an ordered index bundle $T_d = \{t_0, \ldots, t_{d-1}\}$, such that $\mathcal{T}_{T_d} \in \mathbb{R}$ for all $T_d \in N_{\mathcal{T};0} \times \ldots \times N_{\mathcal{T};d-1} = N_{t_0} \times \ldots \times N_{t_{d-1}}$. In general we will denote the dimension of a tensor $\mathcal{T}$ as $d_{\mathcal{T}}$, the index length $N_x \in \mathbb{N}$ as the length of the dimension that is indexed by some symbol $x$, and the bundle length $N_{T_d} \in \mathbb{N}$ as the total length of a index bundle $T_d$, i.e. $N_{T_d} = \prod_{t \in T_d} N_t = N_{t_0} \cdot \ldots \cdot N_{t_{d-1}}$.

**Tensor Contraction.** Let $\mathbf{A}$, $\mathbf{B}$, and $\mathbf{C}$ be general tensors of any dimensionality satisfying $d_{\mathbf{A}} + d_{\mathbf{B}} - d_{\mathbf{C}} = 2k$, $k \in \mathbb{N}$. Then, let $I_m$, $J_n$, and $P_k$ be index bundles with $m = d_{\mathbf{A}} - k$ and $n = d_{\mathbf{B}} - k$. Lastly, let the index reordering $\pi_{\mathbf{A}}(a_0, \ldots, a_{d_{\mathbf{A}} - 1}) = \{a_{\pi_{\mathbf{A}}(0)}, \ldots, a_{\pi_{\mathbf{A}}(d_{\mathbf{A}} - 1)}\}$ be defined by the bijective map $\pi_{\mathbf{A}} : \{0, \ldots, d_{\mathbf{A}} - 1\} \rightarrow \{0, \ldots, d_{\mathbf{A}} - 1\}$, and similarly for $\pi_{\mathbf{B}}$ and $\pi_{\mathbf{C}}$. The general definition of tensor contraction is then given by,

$$
\mathbf{C}_{\pi_{\mathbf{C}}(I_m J_n)} := \alpha \sum_{P_k \in N_{p_0} \times \ldots \times N_{p_{d-1}}} \mathbf{A}_{\pi_{\mathbf{A}}(I_m P_k)} \cdot \mathbf{B}_{\pi_{\mathbf{B}}(P_k J_n)} + \beta \mathbf{C}_{\pi_{\mathbf{C}}(I_m J_n)};
$$

for scalars $\alpha, \beta \in \mathbb{R}$. The indices in the bundles $I_m$ and $J_n$ are generally called free, external, or uncontracted indices, while the indices in the $P_k$ bundle are called bound, internal, or contracted indices. In the following we will assume that $\alpha = 1$ and $\beta = 1$, and suppress the explicit summation over $P_k$. The number of leading-order floating point operations required for tensor contraction is $2N_{I_m} N_{J_n} N_{P_k} = 2 \prod_{t \in I_m} N_{t_i} \prod_{t \in J_n} N_{t_j} \prod_{t \in P_k} N_{t_p}$.

If the length of each dimension is $O(N)$, the tensor contraction operation requires $O(N^{m+n+k})$ flops.

In Figure 2a, the tensor contraction $\mathbf{C}_{a,b,c} = \mathbf{A}_{d,c,a} \cdot \mathbf{B}_{d,b}$ is illustrated. In the general notation this gives $I_m = \{a, c\}$, $J_n = \{b\}$, $P_k = \{d\}$, $\pi_{\mathbf{A}}(0, 1, 2) = \{2, 1, 0\}$, $\pi_{\mathbf{B}}(0, 1) = \{0, 1\}$, and $\pi_{\mathbf{C}}(0, 1, 2) = \{0, 2, 1\}$. The number of floating point operations and memory accesses for this contraction is identical to that for a matrix multiplication of $(N_a \cdot N_c) \times N_d$, $N_d \times N_b$, and $(N_a \cdot N_c) \times N_b$ matrices.

**General stride layouts.** The well-known column-major and row-major matrix layouts may be extended to tensors as the generalized column- and row-major tensor layouts, where elements are stored contiguously along the first dimension or last dimension, respectively. However, in general we may assume only a general tensor layout, which extends the general matrix layout [2] by replacing matrix row and column strides ($rs_M$ and $cs_M$) with a stride associated to each tensor dimension. For a $d$-dimensional tensor $\mathcal{T}$ indexed by $T_d$, the strides $s_{\mathcal{T};k} \in \mathbb{N}$ for all $0 \leq k < d$ form the set $S_{\mathcal{T}} = \{s_{\mathcal{T};0}, \ldots, s_{\mathcal{T};d-1}\}$, which gives element LOCations relative to $\mathcal{T}_{0,\ldots,0}$,

$$
LOC_{\text{gsten}}(T_d, S_{\mathcal{T}}) = \sum_{k=0}^{d-1} t_k \cdot s_{\mathcal{T};k}.
$$
(a) Tensor contraction \( \mathbf{C}_{a,b,c} = \mathbf{A}_{d,c,a} \cdot \mathbf{B}_{d,b} \) with \( N_a = 4 \), \( N_b = N_d = 8 \), and \( N_c = 2 \). The relative location of each data element in memory is given assuming a generalized column-major layout.

(b) Block scatter matrix view of (a), where \( \mathbf{A}_{d,c,a} \), \( \mathbf{B}_{d,b} \), and \( \mathbf{C}_{b,c} \) are mapped to matrices \( A_{i,p} \), \( B_{p,j} \), and \( C_{i,j} \); \( rscat \mathbf{T} \) and \( cscat \mathbf{T} \) denote the scatter vectors; \( rbs \mathbf{T} \) and \( cbs \mathbf{T} \) denote the block scatter vectors. Element locations are given by the sum of the row and column scatter vector entries.

Figure 2: An example to illustrate Strassen’s algorithm for tensor contraction. The red lines denote STRASSEN 2 × 2 partitions mapping from block scatter matrix view (bottom) to the original tensor (top). In this example the partitions are regular subtensors, but this is not required in general.

For convenience, we may also refer to the stride of the dimension indexed in \( \mathbf{T} \) by a particular symbol \( x \) as \( s_{\mathbf{T,x}} \). The generalized column-major and row-major layouts can also be represented using a general stride layout, in which case \( s_{\mathbf{T},k} = \prod_{l=1}^{k-1} N_{\mathbf{T},j} \) and \( s_{\mathbf{T},k} = \prod_{l=k+1}^{d-1} N_{\mathbf{T},j} \), respectively.

In Figure 2a, \( \mathbf{C} \) is stored in the generalized column-major layout. The entries represent the location of the element \( C_{a,b,c} \) relative to the element \( C_{a,0,0} \) in the tensor storage layout. \( s_{C,a} = 1 \), \( s_{C,b} = N_{C,a} = 4 \), and \( s_{C,c} = N_{C,a} \cdot N_{C,b} = 32 \). The element location of \( C_{a,b,c} \) is \( a \cdot s_{C,a} + b \cdot s_{C,b} + c \cdot s_{C,c} = a + 4b + 32c \).

**Block Scatter Matrix View.** In [5] it is shown that tensors can be represented in a matrix-centric layout that allows for a simple but efficient implementation of tensor contraction using the BLIS framework. The main idea of that work is that the locations of tensor elements of \( \mathbf{T} \) can be described in a matrix format, the scatter matrix layout, for some matrix \( M \) very similarly to the general stride matrix layout,

\[
LOC_{\text{scatmat}}(M_{i,j}, rscat \mathbf{T}, cscat \mathbf{T}) = rscat \mathbf{T}_{i} + cscat \mathbf{T}_{j},
\]

where \( rscat \mathbf{T} \in \mathbb{N}^N \) and \( cscat \mathbf{T} \in \mathbb{N}^N \). If we define the index bundle \( I_p \) of size \( p \) as the set of indices of \( \mathbf{T} \) that map to columns of \( M \), and the index bundle \( J_q \) of size \( q \) (such that \( p + q = d_{\mathbf{T}} \)) as the set of indices that map to rows of \( M \), then by inspection of the general stride layout we can see that the scatter vector...
\( rscat_\tau \) with respect to \( I_p \) is given by,

\[
rscat_{\tau,j} = \sum_{k=0}^{p-1} i_k \cdot s_{\tau,i_k}, \quad i = \sum_{k=0}^{p-1} i_k \cdot \prod_{l=0}^{k-1} N_{i_l}, \forall \{i_0, \ldots, i_{p-1}\} \in N_{i_0} \times \ldots \times N_{i_{p-1}};
\]

and similarly for \( cscat_\tau \) with respect to \( J_q \).

The relative location of \( C_{a,b,c} \) in the matrix view of \( C \) in Figure 2b is \( rscat_{C,i} + cscat_{C,j} \) (e.g., \( LOC(C_{2,3,1}) = LOC(C_{6,3}) = rscat_{C,6} + cscat_{C,3} = 34 + 12 \)). Here: (1) \( rscat_{C,i} = a \cdot s_{C,a} + c \cdot s_{C,e} = a + 3c, i = a + c \cdot N_a = a + 4c, \forall \{a, c\} \in N_a \times N_c; \) (2) \( cscat_{C,j} = b \cdot s_{C,b} = 8b, j = b, \forall \{b\} \in N_b \). These scatter vectors are shown on top and left of the matrix view of \( C \) in Figure 2b.

The general definition of tensor contractions gives a natural mapping from tensors to matrices through the index bundles \( I_m, J_n, \) and \( P_k \). Thus, the bundle \( I_m \) defines \( rscat_\mathcal{A} \) and \( rscat_\mathcal{C} \), \( J_n \) defines \( cscat_\mathcal{B} \) and \( cscat_\mathcal{C} \), and \( P_k \) defines \( cscat_\mathcal{A} \) and \( rscat_\mathcal{B} \). If we define matrices \( A_{i,k}, B_{k,j}, \) and \( C_{i,j} \) and imbue them with scatter matrix layouts using the scatter vectors from the corresponding tensors, we can perform tensor contraction using the high-performance matrix multiplication algorithm introduced in §2.1 without explicitly forming those matrices in extra working buffers.

Since we are using the GOTOBLAS/BLIS algorithm, we can leverage the fact that these matrices will be partitioned to introduce further optimizations. In the micro-kernel (Figure 1), the matrix \( C \) will be partitioned into \( m_R \times n_R \) blocks and the matrices \( A \) and \( B \) will be partitioned into \( m_R \times k_C \) and \( k_C \times n_R \) slivers, respectively. If we further partition \( k_C \) into smaller increments of a new parameter \( k_R \), on the order of \( m_R \) and \( n_R \), then we will end up with only matrix blocks of very small size. As in [5], we can partition the scatter vectors into very small blocks of size \( m_R, n_R, \) and \( k_R \) as well, and use optimized algorithms in the packing kernels and micro-kernel when the scatter values for the current block are regularly spaced (i.e. strided). The regular strides for each \( m_R/n_R/k_R \)-sized block of \( rscat_\tau/cscat_\tau \), or zero if no regular stride exists, are collected in a row/column block scatter vector \( rbs_\tau/cbs_\tau \) of length \( \lceil \frac{N_q}{m_R k_R} \rceil / \lceil \frac{N_q}{n_R k_R} \rceil / \lceil \frac{N_q}{k_R} \rceil \) and similarly for the other row/column scatter vectors. With these block scatter vectors, we can then utilize efficient SIMD vector load/store instructions for stride-one index, or vector gather/scatter fetch instructions for stride-\( n \) index, in a favorable memory access pattern.

In Figure 2b, assuming \( m_R = n_R = k_R = 4 \), \( rbs_\mathcal{C} = \{1, 1\} \), and \( cbs_\mathcal{C} = \{4, 4\} \), since the regular strides for each 4 elements of \( rscat_\mathcal{C} \) and \( cscat_\mathcal{C} \) are 1 and 4, respectively.

### 3 Strassen for Tensor Contraction

The operations summarized in §2.2 are all special cases of

\[
M = a(X + \delta Y)(V + \epsilon W); \quad C = +\gamma_0 M; \quad D = +\gamma_1 M;
\]

for appropriately chosen \( \gamma_0, \gamma_1, \delta, \epsilon \in \{-1, 0, 1\} \). Here, \( X \) and \( Y \) are submatrices of \( A \), \( V \) and \( W \) are submatrices of \( B \), and \( C \) and \( D \) are submatrices of the original \( C \). As in [7], this scheme can be extended to multiple levels of STRASSEN.

Instead of partitioning the tensor \( \mathcal{A} \) into subtensors \( \mathcal{X} \) and \( \mathcal{Y} \) and so on for \( \mathcal{B} \) and \( \mathcal{C} \), we partition the matrix representations \( A, B, \) and \( C \) as in the matrix implementation of STRASSEN. Figure 2 provides an example to illustrate the partition mechanism. Block scatter matrix layouts for these submatrices may be trivially obtained by partitioning the scatter- and block scatter vectors of the entire matrices along the relevant dimensions. Once imbued with the appropriate layouts, these submatrices may then be used in the BLIS-based STRASSEN of [7] along with modifications the the packing kernels and micro-kernel as in [5].

In fusing these two methodologies, we need to further address the consideration of multiple block scatter vectors as required when packing and executing the micro-kernel. Methods for dealing with this issue are described in §4.1. The advantage of using matrix partitions (which is enabled by the block scatter layout) instead of tensor partitions is primarily that only the product of the lengths of each index bundle, \( \{N_{I_m}, N_{J_n}, N_{P_k}\} \), must be considered when partitioning, and not the lengths of individual tensor dimensions. For
example, **Strassen** may be applied to any tensor contraction where *at least* one dimension in each bundle is even in our approach, whereas the *last* dimension (or rather, the dimension with the longest stride) must be even when using subtensors. Additionally, when applying methods for performing **Strassen** on odd-length matrices to tensors, such as dynamical peeling as in [7] or zero-padding, the overhead is larger for subtensors since a single dimension must be padded or peeled rather than the entire index bundle.

4 **Implementations**

The modifications to the block scatter matrix-based packing kernel and micro-kernel as described in [5] for **Strassen** are detailed.

4.1 **Packing**

When packing submatrices for **Strassen** using (4), multiple scatter- and block scatter vectors must be considered. In our initial implementation, the block scatter vector entries for the corresponding block in both input submatrices (or all submatrices for L-level **Strassen**) are examined. If all entries are non-zero, then the constant stride is used in packing the current block. Otherwise, the scatter vectors are used when packing the current block, even though one or more of the input submatrix blocks may in fact have a regular stride. In future work, we plan to exploit these cases for further performance improvements.

In addition to the **ABC Strassen** algorithm, we also implement the **AB Strassen** and **Naive Strassen** algorithms of [7] for tensor contraction. In the **AB Strassen** algorithm, intermediate submatrices \( M \) are explicitly stored and then accumulated into submatrices of \( C \). We store the \( M \) submatrices as regular, densely-stored matrices, and handle their accumulation onto block scatter matrix layout submatrices of \( C \) using an adapted version of the **Strassen** block scatter matrix packing kernel. In the **Naive Strassen** algorithm, submatrices of \( A \) and \( B \) are also explicitly copied using a modified packing kernel and stored as regular submatrices. Thus, the **Naive Strassen** algorithm for tensor contraction is extremely similar to a **TtD**-based **Strassen** algorithm (see §1), except that the tensors are not required to be partitioned into regular subtensors.

4.2 **Micro-kernel**

As in [7], we use assembly-coded micro-kernels that include the update to several submatrices of \( C \) from registers. In order to use this efficient update, all block scatter vector entries for the relevant submatrix blocks of \( C \) must be non-zero. Unlike in the packing kernel implementation, the case where only one or more of the submatrix blocks is regular stride would be more difficult to take advantage of, as the micro-kernel would have to be modified to flexibly omit or redirect individual submatrix updates.

5 **Performance Model**

In [7], a performance model was proposed to predict the execution time \( T \) for variations of **Strassen** for matrices. In this section, we extend that performance model to estimate the execution time \( T \) of **ABC**, **AB** and **Naive** variations of L-level **Strassen** for TC and the high-performance TC routine we build on (see §2.3 using TBLIS implementation [5] [26] introduced in [6] denoted as TBLIS henceforth). Due to the high dimensionality of tensors and enormous types and combinations of permutations (transpositions) in TC, it is impractical to exhaustively search for every tensor shape and tensor problem size to find the best variation. Performance modeling helps us to better understand the memory footprint and computation of different **Strassen** implementations for TC, and at least reduce the search space to pick the right implementation.

In our model, besides input problem size, block sizes, and the hardware parameters such as the peak GFLOPS

---

1 A dimension other than the last could also be chosen for partitioning, but the spatial locality of the partitioning would be destroyed.

2 Note that when non-zero, the block scatter vector entries for different submatrices will always be equal.
| Symbol    | Unit                  | Description                                                                 |
|-----------|-----------------------|------------------------------------------------------------------------------|
| \( \tau_a \) | Time (in seconds)     | of one arithmetic (floating point) operation.                                |
| \( \tau_b \) | Time (in seconds)     | Amortized time of 8 Bytes contiguous data movement from slow main memory to fast cache. |
| \( \rho_a \) | Penalty factor        | for arithmetic operation efficiency.                                        |
| \( \rho_b \) | Penalty factor        | for bandwidth.                                                               |
| \( T \)   | Total execution time  | (in seconds).                                                                 |
| \( T_a \)  | Time for arithmetic   | operations (in seconds).                                                     |
| \( T_m \)  | Time for memory      | operations (in seconds).                                                     |
| \( T_\alpha^- \) | Time for (sub)tensors | contractions.                                                                 |
| \( T_\alpha^+ \), \( T_\beta^+ \), \( T_\ell^+ \) | Time for extra (sub)tensors | additions/permuations.                                                       |
| \( T_\alpha^\times \), \( T_\beta^\times \), \( T_\ell^\times \) | Time for reading | (sub)tensors in packing routines (Fig. 1).                                    |
| \( T_m^\times \) | Time for writing | into packed matrices in packing routines (Fig. 1).                           |
| \( T_\alpha^\times \), \( T_\beta^\times \), \( T_\ell^\times \) | Time for reading | or writing (sub)tensors, related to the temporary buffer as part of Naive Strassen and AB Strassen. |
| \( W_a^\times /W_m^\times \) | Coefficient | for the corresponding \( \tau_\alpha^\times /\tau_m^\times \).                |

Figure 3: Notation table for performance model.

and bandwidth, \( T \) also depends on the shape of the tensors, and the extra permutations (transpositions) in the packing routines and in the micro-kernel.

**Notations.** We summarize our notations in Figure 3. The total execution time, \( T \), can be decomposed of arithmetic time \( T_a \) and memory time \( T_m \) (2 in Figure 3).

**Arithmetic operations.** As shown in 3, \( T_a \) includes (sub)tensor contraction \( (T_\alpha^-) \) and (sub)tensor additions/permuations \( (T_\alpha^+, T_\beta^+, T_\ell^+) \). The corresponding coefficients \( W_a^X \) for tblis TC and L-level various Strassen TC are enumerated in Figure 4. Note that \( T_\alpha^X \) is calculated by multiplying the unit time \( \tau_\alpha \) with the arithmetic operation number in the middle table of Figure 4. We compute \( \tau_\alpha \) through 3. The penalty factor \( \rho_a \in (0, 1] \) is introduced, due to the extra computations involved in \( \text{rscat}T/\text{escat}T/\text{rbs}T/\text{cbs}T \), and the slow micro-kernel invocation when the corresponding entries in \( \text{rbs}_C \) or \( \text{cbs}_C \) are 0 (see §4.2 non-regular stride access). We penalize the performance drops caused by these factors by setting \( \rho_a = 0.95 \).

**Memory operations.** Similar to 7, we assume two layers of modern memory hierarchy: slow main memory and fast caches. For write operations, the lazy write-back policy is enforced such that the time for writing into fast caches can be hidden. For read operations, the latency for accessing the slow main memory is counted, while the latency for accessing caches can be ignored. With these assumptions, \( T_m \) can be broken down into three parts (4 in Figure 4): updating the temporary buffer that are parts of Naive Strassen/AB Strassen \( (W_m^T \cdot T_m^\times) \); memory packing shown in Figure 1 \( (W_m^A \cdot T_m^A, W_m^B \cdot T_m^B) \); updating the submatrices of \( C \) shown in Figure 1 \( (W_m^C \cdot T_m^C) \). The coefficients \( W_m^X \) are tabulated in Figure 4. \( \tau_m \) is a function of block sizes \( \{m_C, k_C, n_C\} \) in Figure 1 and the bundle lengths \( \{N_{m} / 2, N_{j} / 2, N_{P} / 2\} \) because the memory operation can repeat multiple times according to which loop they reside in. Figure 1 (middle) characterizes each memory operation term by its read/write type and the amount of memory in units of 64-bit double precision elements. \( T_m^A, T_m^B \) are omitted in 3 due to the lazy write-back policy assumption. Because of the software prefetching effects, there is an extra parameter \( \lambda \in (0.5, 1) \) for \( T_m^C \), which denotes the prefetching efficiency. In order to get \( T_m^C \), the memory operation number needs to be multiplied by the bandwidth \( \tau_b \). We compute \( \tau_b \) through 6. We penalize the effect of permutations without stride-one index access (see 1) the corresponding entries in neither \( \text{rbs}T \) or \( \text{cbs}T \) are 1, i.e., using scatter/gather operation, or indirect memory addressing with (3) by setting \( \rho_b = 0.7 \). A similar parameter is introduced in 6 for regular TC.

**Discussion** We can estimate the run time performance of various implementations, based on the performance model presented in Figure 4. Here we define Effective GFLOPS (1 in Figure 4) for TC as the metric to compare the performance of various Strassen TC and tblis TC. The theoretical peak GFLOPS and
Effective GFLOPS = $2 \cdot N_{I_m} \cdot N_{J_n} \cdot N_{P_k}/T \cdot 10^{-9}$

$T = T_a + T_m$

$T_a = W_a^X \cdot T_a^X + W_a^{A_+} \cdot T_a^{A_+} + W_a^{B_+} \cdot T_a^{B_+} + W_a^{C_+} \cdot T_a^{C_+}$

$T_m = W_m^X \cdot T_m^X + W_m^{A_+} \cdot T_m^{A_+} + W_m^{B_+} \cdot T_m^{B_+} + W_m^{C_+} \cdot T_m^{C_+}$

$t_a = 1/(\rho_a \cdot \text{Peak GFLOPS})$

$\tau_b = 8/(\rho_b \cdot \text{Bandwidth})$

| type | $\tau$ | TBLIS | L-level |
|------|--------|-------|---------|
| $T_a^X$ | $\tau_a$ | $2N_{I_m}N_{J_n}N_{P_k}$ | $2N_{I_m}N_{J_n}N_{P_k}$ |
| $T_a^{A_+}$ | $\tau_a$ | - | $2N_{I_m}N_{J_n}N_{P_k}$ |
| $T_a^{B_+}$ | $\tau_a$ | - | - |
| $T_a^{C_+}$ | $\tau_a$ | - | $2N_{I_m}N_{J_n}$ |

| $T_m^X$ | $\tau_b$ | $N_{I_m}N_{P_k}$ | $N_{I_m}N_{P_k}$ |
| $T_m^{A_+}$ | $\tau_b$ | $N_{I_m}N_{P_k}$ | $N_{I_m}N_{P_k}$ |
| $T_m^{B_+}$ | $\tau_b$ | $N_{I_m}N_{P_k}$ | $N_{I_m}N_{P_k}$ |
| $T_m^{C_+}$ | $\tau_b$ | $N_{I_m}N_{P_k}$ | $N_{I_m}N_{P_k}$ |

| $T_m^X$ | $\tau_b$ | $N_{I_m}N_{P_k}$ | $N_{I_m}N_{P_k}$ |
| $T_m^{A_+}$ | $\tau_b$ | $N_{I_m}N_{P_k}$ | $N_{I_m}N_{P_k}$ |
| $T_m^{B_+}$ | $\tau_b$ | $N_{I_m}N_{P_k}$ | $N_{I_m}N_{P_k}$ |
| $T_m^{C_+}$ | $\tau_b$ | $N_{I_m}N_{P_k}$ | $N_{I_m}N_{P_k}$ |

| TBLIS | 1-level | 2-level |
|-------|---------|---------|
|       | ABC | AB | Naive | ABC | AB | Naive |
| $W_a^X$ | 1 | 7 | 7 | 7 | 49 | 49 | 49 |
| $W_a^{A_+}$ | - | 5 | 5 | 5 | 95 | 95 | 95 |
| $W_a^{B_+}$ | - | 5 | 5 | 5 | 95 | 95 | 95 |
| $W_a^{C_+}$ | - | 12 | 12 | 12 | 144 | 144 | 144 |
| $W_m^X$ | 1 | 12 | 12 | 7 | 194 | 194 | 49 |
| $W_m^{A_+}$ | - | - | - | - | - | - | - |
| $W_m^{B_+}$ | - | 12 | 12 | 7 | 194 | 194 | 49 |
| $W_m^{C_+}$ | - | 12 | 7 | 7 | 144 | 49 | 49 |
| $W_m^X$ | - | - | - | 19 | - | - | 293 |
| $W_m^{A_+}$ | - | - | - | 19 | - | - | 293 |
| $W_m^{B_+}$ | - | - | - | 19 | - | - | 293 |
| $W_m^{C_+}$ | - | - | 36 | 36 | - | 432 | 432 |

Figure 4: The top table shows the equations for computing the execution time $T$ and Effective GFLOPS in our performance model. The middle table shows the various components of arithmetic and memory operations for TBLIS TC and various implementations of STRASSEN TC. The time shown in the first column for TBLIS TC and L-level STRASSEN can be computed separately by multiplying the parameter in $\tau$ column with the arithmetic/memory operation number in the corresponding entries. The bottom table shows the coefficient $W^X/W_m^X$ mapping table for computing $T_a^X/T_m^X$ in the performance model. Here $N_{I_m} = \prod_{i \in I_m} N_i = N_{i_0} \cdots N_{i_{m-1}}$, $N_{J_n} = \prod_{j \in J_n} N_j = N_{j_0} \cdots N_{j_{n-1}}$, $N_{P_k} = \prod_{p \in P_k} N_p = N_{p_0} \cdots N_{p_{k-1}}$.

Bandwidth information is given in [6]. In Figure 5(left), we demonstrate the modeled and actual performance for a wide range of synthetic tensor sizes and shapes: $N_{I_m} \approx N_{J_n} \approx N_{P_k}$; $N_{I_m} \approx N_{J_n} \approx 16000$, $N_{P_k}$ varies.
Effective GFLOPS (2 · NIm · NJn · NPk/time) 

Figure 5: Performance of various implementations for synthetic data on single core and one socket. Left column: actual and modeled performance on single core; Right column: actual performance on one socket. Top row: NIm≈NIs≈NPk; Middle row: NIm≈NIs≈16000, NPk varies; Bottom row: NPk≈1024, NIm≈NIs vary.
For $N_{Im} \approx N_{Jn} \approx N_{Pk}$, the ABC Strassen/AB Strassen implementations outperform tblis, when $N_{Im}$, $N_{Jn}$, $N_{Pk}$ are as small as $2k_C$, nearly 500; while Naive Strassen cannot beat tblis until the problem size is larger than 2000.

The “$N_{Im} \approx N_{Jn} \approx 16000$, $N_{Pk}$ varies” graph shows that when $N_{Pk}$ is small, ABC Strassen performs best; when $N_{Pk}$ is large, AB Strassen performs better. The coefficients $W_X^m$ in Figure 4(bottom) help to illustrate the reasons quantitatively.

According to the model, when $N_{Pk}$ is equal to appropriate multiple of $k_C$ ($N_{Pk} = 2^L \cdot k_C$ for $L$-level), ABC Strassen achieves the best performance. We will leverage this observation in our distributed memory experiment.

6 Experiments

![Figure 6: Performance for representative user cases of benchmark from [6]. TC is identified by the index string, with the tensor index bundle of each tensor in the order $C$-$A$-$B$, e.g. $C_{abcd} := A_{aebf} B_{dfce}$ is denoted as $abcd$-$aebf$-$dfce$. Left: performance on single core. Right: performance on one socket.](image)

We perform our experimental evaluations for synthetic data and real-world benchmarks on a single node and on a distributed memory architecture. The implementations are written in C++, utilizing AVX assembly, based on the open source TBLIS framework [26]. We compare against TBLIS’s tensor contraction routine (marked as tblis) as well as the TTT routine from MATLAB Tensor Toolbox [27] (linked with Intel MKL [28], marked as ttt) for single node, and tensor contraction routine from the Cyclops Tensor Framework [29] (also linked with Intel MKL, marked with CTF) for distributed memory.

We measure the CPU performance results on the Maverick system at the Texas Advanced Computing Center (TACC). Each node of that system consists of a dual-socket (10 cores/socket) Intel Xeon E5-2680 v2 (Ivy Bridge) processors with 256 GB memory (peak bandwidth: 59.7 GB/s with four channels) and a three-level cache (32 KB L1 data; 256 KB L2; 25.6 MB L3). The stable CPU clockrate is 3.54 GHz when a single core is utilized (28.32 GFLOPS peak, marked in the graphs) and 3.10 GHz when all ten cores are in use (24.8 GFLOPS/core peak). We disable hyper-threading explicitly and set thread affinity with KMP AFFINITY=compact which also ensures the computation and the memory allocation all reside on the same socket.

The cache blocking parameters, $m_C = 96$, $n_C = 4096$, $k_C = 256$, and the register block sizes, $m_R = 8$, $n_R = 4$, are consistent with parameters used for the standard BLIS dgemm implementation for this
architecture. We use the default value of $k_R = 4$ as defined in TBLIS. This makes the size of the packing buffer $A$, 192 KB and $B_p$, 8192 KB, which then fit the L2 cache and L3 cache, respectively. Parallelization is implemented mirroring that described in [4], but with the number of threads assigned to each of the loops in Figure 1 automatically determined by the TBLIS framework.

6.1 Single node experiments

![Performance for the contraction $Z_{abij} := W_{abcde} \cdot T_{efij}$ with varying $N_a$: $N_i$ ratio. Left: performance on single core. Right: performance on one socket.](image)

**Synthetic tensor contractions.** To evaluate the overall performance of various STRASSEN TC comparing against TBLIS TC for different tensor problem sizes, shapes, and permutations, we randomly generate TC test cases with 2-D to 6-D randomly permuted tensors as operands, and test all these implementations for each synthetic test case. We choose step size 256 to sample uniformly \{11m, 11n, 11p\} for various tensor bundle lengths: square: $N_{1m} \approx N_{1n} \approx N_{1p}$; rank-$N_{P_k}$: $N_{1m}\approx N_{1n} \approx 16000$, $N_{P_k}$ varies; fixed-$N_{P_k}$: $N_{P_k} \approx 1024$, $N_{1m} \approx N_{1n}$ vary. For each bundle length \{11m, N_{1n}, N_{1p}\}, we randomly generate three $\{I_m, J_n, P_k\}$ 1-D, 2-D, or 3-D bundles, such that the product of each index length is close to $\{N_{1m}, N_{1n}, N_{1p}\}$. The order of \{11m, J_n, P_k\} is then randomly permuted.

The generated bundle lengths may not exactly match the original sampled bundle lengths. When we plot the actual performance of these synthetic test cases, we set $\tilde{N}_{1m} = N_{1m} / (16000 \cdot 16000)$ for the square bundle lengths; $\tilde{N}_{P_k} = N_{P_k} \cdot (N_{1m} \cdot N_{1n} \cdot N_{P_k})^{1/3}$ for rank-$N_{P_k}$ bundle lengths; $\tilde{N}_{1m} = (N_{1m} \cdot N_{1n} \cdot N_{P_k}^{2})^{1/2}$ for fixed-$N_{P_k}$ bundle lengths.

For the square and rank-$N_{P_k}$ tensor shapes on one core, TBLIS is rapidly outpaced by ABC STRASSEN, with a crossover point of about 500 $\approx 2 \cdot k_C$. ABC STRASSEN is then shortly overtaken by AB STRASSEN and then by two-level AB STRASSEN. As predicted by the performance model, the AB STRASSEN implementation is best for very large problem sizes due to repeated updates to $C$ in the ABC STRASSEN algorithm. The Naive STRASSEN implementations are never the best in these experiments, although they may become more efficient than AB STRASSEN for extremely large, square problems. These trends are repeated in the ten-core experiments, although the crossover points are moved to larger tensor sizes.

For the fixed-$N_{P_k}$ shapes, total performance is lower for AB STRASSEN and Naive STRASSEN with scalability for the algorithms being especially impacted by the relatively smaller $N_{1m}$ and $N_{1n}$ sizes. For these shapes ABC STRASSEN is always the fastest method above the crossover point with standard TBLIS.

The actual performance data matches the predicted performance very well, with some variation due to the randomization of the tensor lengths and permutations. Using these performance models, it may be possible to analytically decide on which algorithm to apply for a given tensor contraction to achieve the
highest performance, allowing an automated and seamless inclusion of Strassen into a TBLIS-like tensor framework.

**Real-world benchmark.** In Figure 6 we measure the performance of various implementations for a subset of tensor contractions from the Tensor Contraction Benchmark [29] on single core and one socket. We present representative use cases where \( N_p \) is nearly equal to or larger than \( 2kC \) (512), for which Strassen can show performance benefits, as illustrated in [9]. The right three test cases represent various regularly-blocked tensor contractions from coupled cluster with single and double excitations (CCSD) [31, 32, 33], a workhorse quantum chemistry computational method. The fourth case from the right illustrates the performance of TBLIS and Strassen TC for a pure matrix case. Comparing this case and the CCSD contractions highlights some of the performance issues that exist in the current implementation of the packing and matrix-to-block scatter matrix copy kernels (see § 4.1 for details). On one core, all Strassen implementations improve on TBLIS for these right four cases, and in parallel one-level Strassen implementations give a speedup as well, exceeding TTT performance especially in the case of **AB Strassen**. The gap between TBLIS and TTT for these contractions is due to TTT’s use of Intel’s MKL library, which is more highly optimized than the BLIS/TBLIS framework.

The left two benchmarks are again quantum chemistry applications using 3-D tensors that arise in density-fitting (DF) calculations [34, 35]. These contractions are also structurally equivalent to certain contractions from the coupled cluster with perturbative triples, CCSD(T), method [30], where the occupied (see § 6.2) indices have been sliced. These cases show the improvement of TBLIS over TTT as noted in [9], but do not show a speedup from Strassen except for one-level **ABC Strassen** on one core. Our Strassen implementation performs the submatrix multiplications sequentially, with only parallelization of each submatrix multiplication step. A more comprehensive parallelization scheme, for example using task-based parallelism [9], may show better performance. Additionally, since the DF/CCSD(T) contractions are highly “non-square”, an alternate fast matrix multiplication algorithm [9, 8] may perform better.

**Shape-dependence experiments.** The performance of the “particle-particle ladder” contraction from CCSD, \( Z_{abij} = W_{abcdef} \cdot T_{efij} \), is reported for a range of tensor shapes in Figure 7. In these experiments, the length of the virtual dimensions \( \{a, b, c, f\} \) is varied with respect to the length of the occupied dimensions \( \{i, j\} \) such that the total number of FLOPs is roughly similarly to a \( 16000 \times 16000 \) matrix multiplication, and the ratio \( N_o : N_i \) is used as a proxy for tensor shape. A ratio of 1:1 would reflect an extremely poor quality of basis set for the overall calculation, but is common when the calculation employs regular blocking. The other end of the scale, with a ratio of \( \sim 5 : 1 \), would then correspond to uneven blocking. This type of blocking allows for better load balancing and lower overhead when \( N_o \) and \( N_i \) are very unequal in the overall calculation.

The performance of TBLIS and all of the one-level Strassen algorithms show essentially no performance degradation across the entire range tested. The two-level Strassen algorithms show some performance degradation at larger ratios, but still show improvement over TBLIS. Eventually, all Strassen algorithms will cross over and perform worse than TBLIS, as evidenced by the left two contractions in Figure 6 (these correspond to a ratio of about 22). However, the good performance of Strassen out to reasonably large ratios shows that it could be beneficial in both regular blocking and uneven blocking scenarios.

### 6.2 Distributed memory experiments

We demonstrate how to use the Strassen TC implementations to accelerate a distributed memory implementation of 4-D tensor contraction that exemplifies the two-particle “ring” terms from CCSD. In our tests we set the length of virtual indices \( \{abe\} \) to \( 10 \times \) that of occupied indices \( \{ijm\} \), which approximates the use of a triple-\( \zeta \) quality basis set. The problem sizes tested here correspond to calculations on systems with 80, 112, 160, 192, and 224 electrons. We use \( Z_{abij} = W_{bmej} T_{acim} \) as a demonstration example to show the performance benefit.

We implement a SUMMA-like [37] algorithm for 4-D tensor contraction with MPI. Initially the tensors \( W, T, \) and \( Z \) are distributed to a \( P \times P \) mesh of MPI processes using a 2D block distribution over the \( a, b, \) and \( e \) dimensions, with the \( i, j, \) and \( m \) dimensions stored locally (i.e. not distributed). After slicing \( W \) and \( T \) along the \( e \) dimension, the contraction is broken down into a sequence of contractions of tensor slice
pairs,

\[ \mathbf{Z} \;+=\; \left( \begin{array}{c|c|c} \mathbf{W}_{c:0} & \cdots & \mathbf{W}_{c:K-1} \end{array} \right) \left( \begin{array}{c} \mathbf{T}_{e:0} \\ \vdots \\ \mathbf{T}_{e:K-1} \end{array} \right) \]

such that the \( e \) index length for each tensor slice pairs \( \{ \mathbf{W}_{c:p}, \mathbf{T}_{e:p} \} \) is \( N'_e \). For each tensor slice pairs, \( \mathbf{W}_{c:p} \) is broadcast within rows of the mesh, and \( \mathbf{T}_{e:p} \) is broadcast within columns of the mesh. Then a local tensor contraction for received tensor slice pairs is performed to update the local block. Here TBLIS TC and various Strassen TC are used as a drop-in replacement for this local tensor contraction.

We perform the distributed memory experiment on the same machine as the single node experiment. The dual-socket processor has ten cores on each socket. We run one MPI process for each socket, and leverage all ten cores in a socket with thread parallelism for all implementations. Figure 8 reports the weak scalability performance result on up to 640 cores (32 nodes, 64 sockets).

In our experiments on \( P \times P \) mesh of sockets (MPI processes), the lengths of virtual indices are set to equal \( N_a = N_b = N_e \approx 400/\sqrt{P} \) and the lengths of occupied indices are set to equal \( N_m = N_i = N_j \approx 40\sqrt{P} \), which make \( N_{I_m} = N_{I_e} = N_{P_k} \approx 16000 \cdot P \). This guarantees the local memory buffer allocated to \( \mathbf{Z} \), \( \mathbf{W} \), \( \mathbf{T} \) is constant. Our experiments verify that the above SUMMA-like algorithm is weakly scalable on this constant local memory setup, regardless of which local TC implementation we use. The local \( e \) index length \( N'_e \) is chosen close to \( N'_e = 1024/N_m \) such that the local TC computations are performed with \( N_{P_k} = N'_e \cdot N_m \approx 4 \cdot k_C \). The tensor slice pairs in the local TC computations matches the shape when ABC Strassen achieves the best performance. Therefore, the one-level and two-level ABC Strassen implementations outperform all other implementations.

We also tested the Cyclops Tensor Framework (CTF) [29] which also uses a SUMMA or nested SUMMA algorithm but with possibly different block sizes and tensor distributions, as well as using the TTDT algorithm for local tensor contractions. We show it here as a reference for state-of-the-art performance.

![Figure 8: Weak scalability performance result of the various implementations for a 4-D tensor contraction CCSD application on distributed memory: \( \mathbf{Z}_{abij} += \mathbf{W}_{bmej} \mathbf{T}_{aeim} \). CTF shows the performance of the Cyclops Tensor Framework [29] (linked with Intel MKL).](image-url)
7 Conclusions

We have presented what we believe to be the first paper to demonstrate how to leverage Strassen’s algorithm for tensor contraction, and have shown practical performance speedup on single core, multicore, and distributed memory implementations. Using a block scatter matrix layout enables us to partition the matrix view of the tensor, instead of the tensor itself, with automatic (implicit) tensor-to-matrix transformation, and the flexibility to facilitate Strassen’s 2D matrix partition to multi-dimensional tensor spaces. Fusing the matrix summation that must be performed for STRASSEN and the transposition that must be conducted for tensor contraction with the packing and micro-kernel operations inside high-performance implementation of GEMM avoids extra workspace requirements, and reduces the cost of additional memory movement. We provided a performance model which can accurately predict the speedup of the resulting family of algorithms for different tensor shapes, sizes, and permutations. We evaluated our families of implementations for various tensor sizes and shapes on synthetic and real-world datasets, both observing significant speedups comparing to the baseline (TBLIS) and naive implementations (Naive Strassen), particularly for smaller problem sizes \(N_{Im}, N_{Jn}, N_{Pk} \approx 2kC, 4kC\), and irregular shape \(N_{Pk}\) is much smaller comparing to \(N_{Im}, N_{Jn}\). Together, this work demonstrates Strassen’s algorithm can be applied for tensor contraction with practical performance benefit.

There are several avenues for future work:

- Higher-level tensor decomposition algorithms \cite{38}, such as Tucker decomposition, involve heavy use of tensor contraction. The impact of our performance improvements with Strassen’s algorithm for those algorithms is an interesting question. It may be possible to leverage our performance model to determine the best implementation for the tensor shape these algorithms require.

- So far, we target dense tensor contraction, which has numerous applications. However, the structure of the tensor operands may be symmetric \cite{39} or sparse \cite{40}, which yields a number of new challenges, like more efficient storage or layout format. How to explore those structure patterns and combine with Strassen’s algorithm can be investigated.

- More levels of Strassen’s algorithm may lose precision due to numerical instability issues. It may be possible to combine with the techniques proposed in Extended and Mixed Precision BLAS \cite{41} to get higher speedup and maintain precision.

- A number of recent papers explore practical implementations of Strassen-like fast matrix multiplications \cite{9,8}. How to extend fast matrix multiplication with different partition block sizes for tensor contraction is an open question.

Additional information

Additional information regarding BLIS and related projects can be found at 

\url{http://shpc.ices.utexas.edu}

Acknowledgments

This work was sponsored in part by the National Science Foundation under grant number ACI-1550493, by Intel Corporation through an Intel Parallel Computing Center grant, and by a gift from Qualcomm. Access to the Maverick supercomputers administered by TACC is gratefully acknowledged. DAM is an Arnold O. Beckman Postdoctoral Fellow. We thank Martin Schatz for his help with distributed memory implementations, and the rest of the SHPC team (\url{http://shpc.ices.utexas.edu}) for their supports.

Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.
References

[1] K. Goto and R. A. van de Geijn, “Anatomy of a high-performance matrix multiplication,” ACM Trans. Math. Soft., vol. 34, no. 3, p. 12, May 2008.

[2] F. G. Van Zee and R. A. van de Geijn, “BLIS: A framework for rapidly instantiating BLAS functionality,” ACM Trans. Math. Soft., vol. 41, no. 3, pp. 14:1–14:33, June 2015.

[3] F. G. Van Zee, T. Smith, F. D. Igual, M. Smelyanskiy, X. Zhang, M. Kistler, V. Austel, J. Gummels, T. M. Low, B. Marker, L. Killough, and R. A. van de Geijn, “The BLIS framework: Experiments in portability,” ACM Transactions on Mathematical Software, vol. 42, no. 2, pp. 12:1–12:19, June 2016.

[4] T. M. Smith, R. A. van de Geijn, M. Smelyanskiy, J. R. Hammond, and F. G. Van Zee, “Anatomy of high-performance many-threaded matrix multiplication,” in 28th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2014), 2014.

[5] D. A. Matthews, “High-performance tensor contraction without transposition,” CoRR, vol. abs/1607.00291, 2016.

[6] P. Springer and P. Bientinesi, “Design of a high-performance gemm-like tensor-tensor multiplication,” CoRR, vol. abs/1607.00145, 2016.

[7] J. Huang, T. M. Smith, G. M. Henry, and R. A. van de Geijn, “Strassen’s algorithm reloaded,” in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC 16). IEEE Press, 2016, pp. 59:1–59:12.

[8] J. Huang, L. Rice, D. A. Matthews, and R. van de Geijn, “Generating families of practical fast matrix multiplication algorithms,” in 31th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2017), 2017.

[9] A. R. Benson and G. Ballard, “A framework for practical parallel fast matrix multiplication,” in Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2015). ACM, 2015, pp. 42–53.

[10] C. Douglas, M. Heroux, G. Slishman, and R. Smith, “GEMMW - a portable level 3 BLAS Winograd variant of Strassen’s matrix-matrix multiplication algorithm,” J. Computational Physics, pp. 1–10, 1994.

[11] S. Huss-Lederman, E. M. Jacobson, A. Tsao, T. Turnbull, and J. R. Johnson, “Implementation of Strassen’s algorithm for matrix multiplication,” in Proceedings of the 1996 ACM/IEEE Conference on Supercomputing, ser. SC 96. Washington, DC, USA: IEEE, 1996.

[12] P. D’Alberto, M. Bodrato, and A. Nicolau, “Exploiting parallelism in matrix-computation kernels for symmetric multiprocessor systems: Matrix-multiplication and matrix-addition algorithm optimizations by software pipelining and threads allocation,” ACM Trans. Math. Softw., vol. 38, no. 1, pp. 2:1–2:30, December 2011.

[13] E. Di Napoli, D. Fabregat-Traver, G. Quintana-Orti, and P. Bientinesi, “Towards an efficient use of the BLAS library for multilinear tensor contractions,” Appl. Math. Comput., vol. 235, pp. 454–468, 2014.

[14] E. Peise, D. Fabregat-Traver, and P. Bientinesi, “On the performance prediction of BLAS-based tensor contractions,” in High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation, ser. Lecture Notes in Computer Science, S. A. Jarvis, S. A. Wright, and S. D. Hammond, Eds. Springer International Publishing, 2014, no. 8966, pp. 193–212.

[15] J. Li, C. Battaglino, I. Perros, J. Sun, and R. Vuduc, “An input-adaptive and in-place approach to dense tensor-times-matrix multiply,” in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, ser. SC 15. New York, NY, USA: ACM, 2015, pp. 76:1–76:12.
[16] W. Ma, S. Krishnamoorthy, O. Villa, K. Kowalski, and G. Agrawal, “Optimizing tensor contraction expressions for hybrid CPU-GPU execution,” Cluster Comput., vol. 16, no. 1, pp. 131–155, 2011.

[17] A. Hartono, Q. Lu, T. Henretty, S. Krishnamoorthy, H. Zhang, G. Baumgartner, D. E. Bernholdt, M. Nooijen, R. Pitzer, J. Ramanujam, and P. Sadayappan, “Performance optimization of tensor contraction expressions for many-body methods in quantum chemistry,” J. Phys. Chem. A, vol. 113, no. 45, pp. 12715–12723, 2009.

[18] M. Hanrath and A. Engels-Putzka, “An efficient matrix-matrix multiplication based antisymmetric tensor contraction engine for general order coupled cluster,” J. Chem. Phys., vol. 133, no. 6, p. 064108, 2010.

[19] D. I. Lyakh, “An efficient tensor transpose algorithm for multicore CPU, Intel Xeon Phi, and NVIDIA Tesla GPU,” Comput. Phys. Commun., vol. 189, pp. 84–91, 2015.

[20] P. Springer, J. R. Hammond, and P. Bientinesi, “TTC: A high-performance compiler for tensor transpositions,” CoRR, vol. abs/1603.02297, 2016.

[21] J. J. Dongarra, J. Du Croz, S. Hammarling, and I. Duff, “A set of level 3 basic linear algebra subprograms,” ACM Trans. Math. Soft., vol. 16, no. 1, pp. 1–17, March 1990.

[22] T. M. Low, F. D. Igual, T. M. Smith, and E. S. Quintana-Orti, “Analytical modeling is enough for high-performance BLIS,” ACM Trans. Math. Softw., vol. 43, no. 2, pp. 12:1–12:18, August 2016.

[23] N. J. Higham, Accuracy and Stability of Numerical Algorithms, 2nd ed. Philadelphia, PA, USA: SIAM, 2002.

[24] J. Demmel, I. Dumitriu, O. Holtz, and R. Kleinberg, “Fast matrix multiplication is stable,” Numerische Mathematik, vol. 106, no. 2, pp. 199–224, 2007.

[25] G. Ballard, A. R. Benson, A. Druinsky, B. Lipshitz, and O. Schwartz, “Improving the numerical stability of fast matrix multiplication,” SIAM Journal on Matrix Analysis and Applications, vol. 37, no. 4, pp. 1382–1418, 2016.

[26] D. A. Matthews, “Tensor-based library instantiation software,” Available online, December 2016. [Online]. Available: https://github.com/devinamatthews/tblis

[27] B. W. Bader, T. G. Kolda et al., “Matlab tensor toolbox version 2.6,” Available online, February 2015. [Online]. Available: http://www.sandia.gov/~tgkolda/TensorToolbox/

[28] “Intel MKL,” https://software.intel.com/en-us/intel-mkl 2017.

[29] E. Solomonik, D. Matthews, J. R. Hammond, J. F. Stanton, and J. Demmel, “A massively parallel tensor contraction framework for coupled-cluster computations,” Journal of Parallel and Distributed Computing, vol. 74, no. 12, pp. 3176–3190, 2014.

[30] P. Springer and P. Bientinesi, “Tensor contraction benchmark v0.1,” Available online, December 2016. [Online]. Available: https://github.com/hpac/tccg/tree/master/benchmark

[31] I. Shavitt and R. J. Bartlett, Many-Body Methods in Chemistry and Physics: MBPT and Coupled-Cluster Theory, 1st ed. Cambridge ; New York: Cambridge University Press, August 2009.

[32] T. Helgaker, P. Jorgensen, and J. Olsen, Molecular Electronic-Structure Theory, 1st ed. Chichester ; New York: Wiley, February 2013.

[33] G. E. Scuseria, A. C. Scheiner, T. J. Lee, J. E. Rice, and H. F. Schaefer, “The closed-shell coupled cluster single and double excitation (CCSD) model for the description of electron correlation. A comparison with configuration interaction (CISD) results,” J. Chem. Phys., vol. 85, no. 5, p. 2881, March 1987.
[34] J. L. Whitten, “Coulombic potential energy integrals and approximations,” *The Journal of Chemical Physics*, vol. 58, no. 10, pp. 4496–4501, 1973.

[35] B. I. Dunlap, “Robust and variational fitting,” *Phys. Chem. Chem. Phys.*, vol. 2, pp. 2113–2116, 2000.

[36] K. Raghavachari, G. W. Trucks, J. A. Pople, and M. Head-Gordon, “A fifth-order perturbation comparison of electron correlation theories,” *Chemical Physics Letters*, vol. 157, no. 6, pp. 479 – 483, 1989.

[37] R. van de Geijn and J. Watts, “SUMMA: Scalable universal matrix multiplication algorithm,” *Concurrency: Practice and Experience*, vol. 9, no. 4, pp. 255–274, April 1997.

[38] T. Kolda and B. Bader, “Tensor Decompositions and Applications,” *SIAM Rev.*, vol. 51, no. 3, pp. 455–500, 2009.

[39] P. Comon, G. Golub, L.-H. Lim, and B. Mourrain, “Symmetric tensors and symmetric tensor rank,” *SIAM Journal on Matrix Analysis and Applications*, vol. 30, no. 3, pp. 1254–1279, 2008.

[40] B. W. Bader and T. G. Kolda, “Efficient matlab computations with sparse and factored tensors,” *SIAM J. Sci. Comput.*, vol. 30, no. 1, pp. 205–231, December 2007.

[41] X. S. Li, J. W. Demmel, D. H. Bailey, G. Henry, Y. Hida, J. Iskandar, W. Kahan, S. Y. Kang, A. Kapur, M. C. Martin, B. J. Thompson, T. Tung, and D. J. Yoo, “Design, implementation and testing of extended and mixed precision blas,” *ACM Trans. Math. Softw.*, vol. 28, no. 2, pp. 152–205, June 2002.