Memristive and CMOS devices for neuromorphic computing
V. Milo, G. Malavena, C. Monzio Compagnoni and D. Ielmini*

Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano and Italian Universities Nanoelectronics Team (IU.NET), Piazza L. da Vinci 32 – 20133 Milano, Italy.

*Corresponding author: Prof. Daniele Ielmini e-mail: daniele.ielmini@polimi.it

Abstract
Neuromorphic computing has emerged as one of the most promising paradigms to overcome the limitations of von Neumann architecture of conventional digital processors. The aim of neuromorphic computing is to faithfully reproduce the computing processes in the human brain, thus paralleling its outstanding energy efficiency and compactness. Toward this goal, however, some major challenges have to be faced. Since the brain processes information by high-density neural networks with ultra-low power consumption, novel device concepts combining high scalability, low-power operation and advanced computing functionality must be developed.

This work provides an overview of the most promising device concepts in neuromorphic computing including complementary metal-oxide semiconductor (CMOS) and memristive technologies. First, the physics and operation of CMOS-based floating-gate memory devices in artificial neural networks will be addressed. Then, several memristive concepts will be reviewed and discussed for applications in deep neural network (DNN) and spiking neural network (SNN) architectures. Finally, the main technology challenges and perspectives of neuromorphic computing will be discussed.

1. Introduction

The complementary metal-oxide semiconductor (CMOS) technology has sustained the tremendous progress in communication and information processing since the 1960s. Thanks to the continuous miniaturization of metal-oxide semiconductor (MOS) transistor according to the Moore’s law [1] and Dennard scaling rules [2], the clock frequency and integration density on the chip have seen an exponential increase. In the last 15 years, however, the Moore’s scaling law has been slowed down by two fundamental issues, namely the excessive subthreshold leakage currents and the increasing heat generated within the chip [3, 4]. To overcome these barriers, new advances have been introduced, including the adoption of high-k materials as gate dielectric [5], the redesign of transistor with multigate structures [6, 7] and 3D integration [8]. Besides the difficult scaling, another crucial issue of today’s digital computers is the physical distinction between the central processing unit (CPU) and the memory unit at the origin of extensive data movement during computation, especially for data intensive tasks [9]. Solving the memory bottleneck requires a paradigm shift in architecture, where computation is executed in situ within the data by exploiting, e.g., the ability of memory arrays to implement matrix-vector multiplication (MVM) [10, 11]. This novel architectural approach is referred to as in-memory computing, which provides the basis for several outstanding applications such as pattern classification [12, 13], analogue image processing [14], solution of linear systems [15, 16] and of linear regression problems [17].
Figure 1. a Conceptual illustration of McCulloch and Pitts artificial neuron architecture where the weighted sum of the input signals is subject to the application of non-linear activation function yielding the output signal. b Schematic representation of a multilayer perceptron consisting of two hidden layers between the input and the output layer.

In this context, neuromorphic computing has been receiving an increasing interest for its ability to mimic the human brain. A neuromorphic circuit consists of a network of artificial neurons and synapses capable of processing sensory information with massive parallelism and ultra-low power dissipation [18]. The realization of scalable, high density, and high-performance neuromorphic circuits generally requires the extensive adoption of memory devices serving the role of synaptic links and/or neuron elements. The device structure and operation of these memory devices may require specific optimization for neuromorphic circuits.

This work reviews the current status of neuromorphic devices with a focus on both CMOS and memristive devices for implementation of artificial synapses and neurons in both deep neural networks (DNNs) and spiking neural networks (SNNs). The paper is organized as follows: Section 2 provides an overview about the major neuromorphic computing concepts from an historical perspective. Section 3 is an overview of the operating principles of mainstream NAND and NOR Flash technologies, and their adoption in neuromorphic networks. Section 4 describes the most important memristive concepts being considered for neuromorphic computing applications. Section 5 addresses the adoption of memristive devices in DNNs and SNNs for hardware demonstration of cognitive functions such as pattern recognition and image/face classification. Finally, Section 6 discusses issues and future perspectives for large-scale hardware implementation of neuromorphic systems with CMOS/memristive devices.

2. Neuromorphic computing concepts

The origin of neuromorphic computing can be traced back to 1949, when McCulloch and Pitts proposed a mathematical model of the biological neuron. This is depicted in Figure 1a, where the neuron is conceived as a processing unit, operating (i) a summation of input signals \( x_1, x_2, x_3, \ldots \), each multiplied by a suitable synaptic weight \( w_1, w_2, w_3, \ldots \) and (ii) a non-linear transformation according to an activation function, e.g., a sigmoidal function [19]. A second landmark came in 1957, when Rosenblatt developed the model of a fundamental neural network called multiple-layer perceptron (MLP) [20] which is schematically illustrated in Figure 1b. The MLP consists of an input
layer, one or more intermediate layers called hidden layers and an output layer, through which the input signal is forward propagated toward the output. The MLP model constitutes the backbone for the emerging concept of DNNs. DNNs have recently shown excellent performance in tasks such as pattern classification and speech recognition via extensive supervised training techniques such as the backpropagation rule [21-23]. DNNs are usually implemented in hardware with von Neumann platforms such as the graphics processing unit (GPU) [24] and the tensor processing unit (TPU) [25] used to execute both training and inference. These hardware implementations, however, reveals all the typical limitations of the von Neumann architecture, chiefly the large energy consumption in contrast with the human brain model.

To significantly improve the energy-efficiency of DNNs, MVM in crossbar memory arrays has emerged as a promising approach [26, 27]. Memory devices also enable the implementation of learning schemes able to replicate the biological synaptic plasticity at the device level. CMOS memories such as the static random access memory (SRAM) [28, 29] and the Flash memory [30] were initially adopted to capture synaptic behaviors in hardware. In the last 10 years, novel material-based memory devices generically referred to as memristors [31] have evidenced attractive features for the implementation of neuromorphic hardware including non-volatile storage, low power operation, nanoscale size and analog resistance tunability [32-35]. In particular, memristive technologies, which include resistive switching random access memory (RRAM), phase change memory (PCM) and other emergent memory concepts based on ferroelectric and ferromagnetic effects, have been shown to achieve synapse and neuron functions enabling the demonstration of fundamental cognitive primitives as pattern recognition in neuromorphic networks.

![Figure 2. a Sketch of STDP learning rule. (top) If PRE spike arrives just before the POST spike at synaptic terminal (Δt > 0), the synapse undergoes a potentiation process resulting in a weight (conductance) increase. (bottom) Otherwise, if PRE spike arrives just after the POST spike (Δt < 0), the synapse undergoes a depression process resulting in a weight (conductance) decrease. b Relative change of synaptic weight as a function of relative time delay between PRE and POST spikes measured in hippocampal synapses by Bi and Poo. Reprinted with permission from [38]. Copyright 1998 Society for Neuroscience.](image)

The field of neuromorphic networks includes both the DNN [36], and SNN, the latter more directly inspired by the human brain [37]. Contrary to DNNs, the learning ability in SNNs emerges via unsupervised training processes where synapses are potentiated or depressed by bio-realistic learning rules inspired by the brain. Among these local learning rules, spike-timing dependent plasticity (STDP) and spike-rate dependent plasticity (SRDP) have received intense investigation for hardware
implementation of brain-inspired SNNs. In STDP, which was experimentally demonstrated in hippocampal cultures by Bi and Poo in 1998 [38], the synaptic weight update depends on the relative timing between the presynaptic spike and the post-synaptic spike (Figure 2a). In particular, if the presynaptic neuron (PRE) spike precedes the post-synaptic neuron (POST) spike, namely the relative delay of spikes $\Delta t = t_{\text{post}} - t_{\text{pre}}$ is positive, then the interaction between the two spikes causes the synapse to increase its weight which goes under the name of synaptic potentiation. On the other hand, if the PRE spike follows the POST spike, i.e., $\Delta t$ is negative, then the synapse undergoes a weight decrease or synaptic depression (Figure 2b). In SRDP, instead, the rate of spikes emitted by externally stimulated neurons dictates the potentiation or depression of the synapse, with high and low frequency stimulation leading to synaptic potentiation and depression, respectively [39]. Unlike STDP relying on pairs of spikes, SRDP has been attributed to the complex combination of three spikes (triplet) or more [40–43]. In addition to the ability to learn in an unsupervised way and emulate biological processes, SNNs also offer a significant improvement in energy efficiency thanks to ability to process data by transmission of short spikes, hence consuming power only when and where the spike occurs [18]. Therefore, CMOS and memristive concepts can offer great advantages in the implementation of both DNNs and SNNs providing a wide portfolio of functionalities such as non-volatile weight storage, high scalability, energy-efficient in-memory computing via MVM and online weight adaptation in response to external stimuli.

Figure 3. Schematic of a memory cell exploiting (left) a highly doped polysilicon layer and (right) a dielectric layer with a high density of microscopic defects for charge storage.

Figure 4. Physical mechanisms and corresponding voltage schemes exploited to change the amount of charge in the cell storage layer, consisting in (left) Fowler-Nordheim and (right) channel hot-electron injection.
3. Mainstream memory technologies for neuromorphic and brain-inspired systems

3.1 Memory transistors and mainstream Flash technologies

The memory transistor represents the elementary building unit at the basis of modern mainstream non-volatile storage technologies. It consists of a mainstream MOS transistor whose structure is modified to accommodate a charge-storage layer in its gate stack allowing to keep carriers confined in a well-defined region due to the resulting potential barriers. As shown in Figure 3, the most adopted solutions for such a layer are based either on highly doped polycrystalline silicon (polysilicon) or a dielectric material able to capture and release electrons and holes thanks to its peculiar high density of defects. The charge storage layer is usually referred to as floating-gate in the former case, and charge-trap layer in the latter one. However, in both cases, storing a net charge in the memory transistor floating-gate or charge-trap layer results in a shift of the drain-current vs. gate-voltage ($I_{DS}$-$V_{GS}$) curve due to the corresponding variation of the device threshold voltage ($V_T$). In particular, such variation is mainly ruled by the capacitance between the transistor gate and the charge-storage layer $C_{sg}$ according to $\Delta V_T = -Q_s/C_{sg}$, meaning that a net positive or negative stored charge ($Q_s$) is reflected in a negative or positive $V_T$ shift ($\Delta V_T$), respectively. As a consequence, a proper discretization of the stored charge in each memory transistor allows to store one or multiple bit of information that can be accessed through a $V_T$ read operation.

In order to reliably accomplish the tuning of the stored charge and, consequently, the modification of the information content through program (making the stored charge more negative) and erase (making the stored charge more positive) operations, suitable physical mechanisms must be selected. As schematically depicted in Figure 4, the most widely adopted physical mechanisms are the Fowler-Nordheim (FN) tunneling, for both program (P) and erase (E) operations, and the Channel Hot Electron Injection (CHEI), for program operation only. In the former case, the bias voltages applied to the memory transistor contacts are chosen to generate large vertical electric fields that activate carriers exchange between the substrate and the storage layer by quantum mechanical current through the energy barrier separating them. In the latter case, instead, CHEI is achieved by accelerating the transistor on-state current electrons by applying a positive drain-to-source voltage drop ($V_{DS}$). If $V_{DS}$ is large enough, the energy acquired by the channel electrons is sufficient for them to overcome the tunnel-oxide energy barrier and to be redirected to the charge-storage layer due to the positive $V_{GS}$. Moreover, it is worth mentioning that, for a target $\Delta V_T$ to be achieved over comparable time scales, CHEI requires much lower voltages to be applied with respect to FN tunneling. On the contrary, its injection efficiency is of the order of $10^{-5}$ only, much smaller than that of FN tunneling (very close to one). A final but important remark is that for both CHEI and FN tunneling the maximum number of P/E cycles that can be performed on the devices is usually smaller than $10^5$; in fact, for larger cycling doses the number of defects generated in the tunnel oxide by the P/E operations severely undermines the transistor reliability.
Starting from the schematic structure shown in Figure 3, the arrangement of memory transistors to build memory arrays and their working conditions are strictly related to the specific targeted application. In particular, two solutions that have ruled the non-volatile memory market since their very first introduction are the NAND Flash [44] and NOR Flash [45] architectures (Figure 5). Although they share the important peculiarity that the erase operation, exploiting FN tunneling to reduce the amount of the stored negative charge, involves a large number of cells at the same time (a block of cell), some relevant differences can be mentioned.

NAND Flash technology is the main solution for the storage of large amounts of data, therefore achieving large bit storage density, i.e., the ratio between the chip capacity and its area, is a mandatory requirement. To this purpose, NAND Flash memory transistors are deeply scaled (up to a feature size as small as 15 nm) and arranged in series connection, making the memory cells belonging to each string accessible only through the contacts at their top and bottom ends (Figure 5a). In such a way, the area occupancy of each cell is minimized; on the other hand, the attempt to minimize the array fragmentation and to reduce the area occupancy of the control circuitry makes the random access time to the cells quite long (tens of µs), due to the consequent delays of the signals propagating over the long WLs and BLs. For this reason, programming schemes taking advantage of the low current and high injection efficiency of FN tunneling were developed to program many memory transistors at the same time, allowing to achieve extremely high throughputs (tens or even hundreds of Mbytes/s).

The NOR Flash technology, on the other hand, is mainly intended for code-storage, making the storage and retrieval of small packets of data (a few bytes) as fast as possible a mandatory requirement. As a consequence, in order to make each memory cell directly accessible through dedicated contacts, the memory transistors are connected in parallel as shown in Figure 5b. Thanks to this architecture, a fast and single-cell selective program operation can be easily achieved exploiting CHEI. From the cell design standpoint, this results in a limited channel scalability, due to the need for the cell to withstand relatively high V_{DS} during its operation. Even though these features determine a larger cell footprint and, in turn, a higher cost of NOR Flash with respect to NAND Flash technologies, they allow NOR Flash arrays to guarantee a superior array reliability, being an important requirement for code-storage applications.
Figure 6. Top view (up) and side view (down) of the synaptic transistor. Physical mechanisms exploited for program (electron injection) and erase (electron tunneling) are highlighted too. Reprinted with permission from [48]. Copyright 1997, IEEE.

3.2 Memory transistors as synaptic devices in artificial neural networks

The first proposal of exploiting memory transistors as artificial synapses in ANNs and brain-inspired neural networks dates back to the 90’s directly from the pioneering work presented in [46]. The basic idea proposed there is to take advantage of the subthreshold $I_{DS}$-$V_{GS}$ characteristic of a n-channel floating-gate memory transistor to reproduce the biologically observed synaptic behaviour and to exploit it to build large-scale neuromorphic systems. In fact, when operated in subthreshold regime, a memory transistor exhibits an $I_{DS}$-$V_{GS}$ relation that can be expressed as

$$I_{DS} = I_0 \cdot \exp \left[ \frac{q \alpha_G (V_{GS} - V_{T,ref})}{m k T} \right] \cdot \exp \left[ -\frac{q \alpha_G \Delta V_T}{m k T} \right],$$

where $I_0$ is the current pre-factor, $q$ is the elementary charge, $m$ is the subthreshold slope ideality factor, $kT$ is the thermal energy, $\alpha_G$ is the gate-to-floating-gate capacitive coupling ratio, and $\Delta V_T$ is the floating-gate transistor $V_T$ shift from an arbitrary chosen $V_{T,ref}$.

With reference to the previous equation, $I_{DS}$ can be decomposed in the product of two contributions. The first factor, $I_0 \cdot \exp \left[ \frac{q \alpha_G (V_{GS} - V_{T,ref})}{m k T} \right]$, is a function of $V_{GS}$ only, and represents the input presynaptic signal; the remaining scaling factor $W = \exp \left[ -\frac{q \alpha_G \Delta V_T}{m k T} \right]$, instead, depending on $\Delta V_T$ but not on $V_{GS}$, can be thought as the synaptic weight.

When compared with other modern approaches based on emerging memory technologies, this solution presents the clear advantages of (i) limited power consumption, thanks to the reduced currents peculiar of transistors operated below threshold, (ii) fine weight granularity, coming to the virtually analog and bidirectional $V_T$ tuning, and (iii) a mature and well-established CMOS fabrication technology. In particular, the relevance of the last point can be easily understood by considering the possibility to arrange a large number of floating-gate transistors in very dense and reliable memory arrays, normally employed for storage purposes. However, when exploited as
synaptic arrays in neuromorphic applications, such memory arrays must meet the mandatory condition of single-cell selectivity during both program and erase operations, meaning that both the positive and negative tuning of the $V_T$ (weight) of each memory cell (synapse) must be guaranteed. Even if this consideration makes a NOR-type array inherently more suitable to be used in these fields because of its architecture that allows to directly access each cell by dedicated contacts, its standard block-erase scheme still must be overcome. For this reason, since its very first proposal, the synaptic transistor introduced in [46-48], and tested on LTD and LTP based on the STDP learning rule in [30, 48], includes an additional contact with respect to standard n-channel floating-gate transistors (Figure 6) to be connected to signal lines running orthogonal to the WLs [46]. While keeping CHEI for program, the erase operation takes place removing stored electrons by FN tunneling when a sufficiently high electric field is developed between the tunneling contact and the transistor floating gate that, as shown in Figure 3, is properly extended in close proximity of such a contact. Note that this erase scheme is indeed single-cell selective because the substrate contact, common to all the array cells, is kept to ground.

Although recently some more effort was devoted to build new custom synaptic devices and test them in SNNs [49-51], a more convincing proof of the feasibility of floating-gate transistor to build large-scale neuromorphic systems comes from a different approach. The basic idea consists in slightly modifying the routing of commercially available NOR Flash memory arrays to enable a single-cell selective erase operation, while keeping the cell structure unchanged. To this purpose, NOR memory arrays developed with a 180 nm technology by SST [52] are chosen in [53-56]. The basic memory cell, as depicted in Figure 7a, features a highly asymmetric structure presenting a floating-gate only near the source side, with the gate stack at the drain side made only of the tunneling oxide. In spite of this structure, the program operation can still be performed by CHEI at the source side; as for the erase operation, instead, a positive voltage is applied between gate and source, resulting in the emission of stored electrons toward the gate by FN tunneling. The arrangement of such SST cells to make a NOR array is shown in Figure 7b, where the erase voltages are highlighted too. Since both WLs and SLs run parallel to each other and orthogonal to the

![Figure 7](image-url)
BLs, the erase protocol involves all the cells in a row at the same time. For this reason, in [54] a modification to the array routing as reported in Figure 7c is proposed, with the WLs now running parallel to the BLs. In this way single-cell selectivity is achieved during both program (involving WL, BL and SL) and erase (involving WL and SL only).

**Figure 8.** a Differential implementation of a synaptic connection followed by a hidden-layer neuron, consisting of a differential summing operational amplifier and an activation-function block. b High-level architecture of the ANN and needed additional circuitry. Reprinted with permission from [55]. Copyright 2018, IEEE.

In [54] and [55], two SST NOR arrays re-routed as explained before are employed to build and test a fully integrated three-layer (784 x 64 x 10) ANN, trained offline on the Modified National Institute of Standards and Technology (MNIST) database for handwritten digit recognition via the backpropagation algorithm [21-23]. In particular, in order to enable the implementation of negative weights, and also to reduce random drifts and temperature sensitivity, a differential solution is adopted. As shown in Figure 8a, following this approach each couple of adjacent memory cells implements a synaptic weight, with the resulting BL currents summed and read by a CMOS artificial neurons built exploiting a differential current operational amplifier. The whole one-chip integrated network, whose schematic structure including two synaptic arrays together with two neuron layers and some additional circuitry is reported in Figure 8b, has shown a 94.7% classification fidelity with one-pattern classification time and energy equal to 1 µs and less than 20-nJ, respectively. Moreover, a reduction of the total chip active area, amounting to 1 mm$^2$ in the discussed work, is expected together with an increase of its performance when moving to the next 55 nm SST technology. In this regard, some preliminary results about MVM were already presented in [56].
Figure 9. a Schematic for a mainstream common-ground NOR Flash array and b proposed physical mechanism exploited for the erase operations. Reprinted with permission from [57]. Copyright 2018, IEEE.

Figure 10. a Pulse scheme proposed to implement the STDP waveform exploiting the erase mechanism shown in Figure 9b and b evolution of the weights of the implemented NOR Flash-based spiking neural network during the learning phase. Reprinted with permission from [57]. Copyright 2018, IEEE.

Although this solution based on re-routing commercially available NOR arrays appears promising, it comes together with its main drawback consisting in the increased area occupancy (the single-cell area in the modified array is 2.3 times larger than the original one). A different approach aiming at avoiding this disadvantage is proposed in [57-59]. Here the authors suggest a modified working scheme for a mainstream double-polysilicon common-ground NOR Flash arrays developed in a 40 nm embedded technology by STMicroelectronics (Figure 9a) without any change needed in the cell or array design. While keeping CHEI as the physical mechanism for program, single-cell selectivity during erase is achieved by employing Hot-Hole Injection (HHI) in the cell floating-gate. In particular, by keeping the source and substrate contacts to ground while applying a positive and negative voltage to the drain and to the gate, respectively, the developed electric field triggers the generation of holes by band-to-band tunneling at the drain side and accelerate them (Figure 9b); if the applied voltages are high enough, the energy acquired by the holes allows them to overcome the energetic barrier of the tunnel oxide and to be redirected toward the floating-gate thanks to the negative gate voltage.

To validate this P/E scheme in a brain-inspired neural network, the authors demonstrated long-term potentiation/depression through the design of the presynaptic and postsynaptic waveforms as shown
in Figure 10a. The short rectangular pulse applied to the BL as a consequence of a postsynaptic fire event overlaps with a positive or negative WL voltage according to the time distance between the presynaptic and postsynaptic spike $\Delta t$. In particular, $\Delta t > 0$ leads to long-term potentiation by HHI and $\Delta t < 0$ leads to long-term depression by CHEI. To further confirm the validity of this protocol, a prototype two layers 8x1 SNN was tested on pattern recognition, producing encouraging results as shown in Figure 10b; in fact, as expected, while the synapses corresponding to the input pattern are quickly potentiated, the remaining ones are gradually depressed.

A final remark, being of great relevance especially in DNN inference, is the finite tuning precision of the cells array $V_T$ and its stability after the offline training phase. In the case of ANN based on NOR Flash memory arrays, two of the most relevant physical mechanisms causing reliability issues of this kind are Program Noise (PN), determining an inherent uncertainty during the program phase due to the statistical nature of electron injection in the floating-gate, and Random Telegraph Noise (RTN), inducing $V_T$ instabilities arising from capture and release of charge carriers in tunnel-oxide defects. In [60] the authors assess the impact of both PN and RTN on a neuromorphic digit classifier through parametric Monte-Carlo simulations. The main result, relevant in terms of projection of the previously discussed results on future technological nodes, is that such non-idealities play a non-negligible role, setting a stringent requirement both on the maximum scalability of the array cell and on the adopted P/E schemes.

4. Memristive technologies

To replicate neural networks in hardware, memristive devices have been recently investigated for realization of compact circuits capable of emulating neuron and synapse functionalities. Increasing interest toward these novel device concepts first results from their ability to store information at nanoscale in analogue and non-volatile way. Also, they allow to combine memory with computing function enabling in-situ data processing also referred to as in-memory computing [11], which is currently the major approach toward achievement of energy-efficient computing paradigms beyond von-Neumann bottleneck. In detail, the landscape of memristive technologies can be divided into the classes of memristors with 2 or 3 terminals, which are explained in the following subsections.

Figure 11. Sketch of the most promising two-terminal memristive devices used in neuromorphic computing applications. a Structure of a RRAM device where the insulating switching layer is sandwiched between two metal electrodes. b Current-voltage characteristics of RRAM displaying that the application of a positive voltage causes an abrupt resistance transition, called set, leading the device from HRS to LRS while the application of a negative voltage causes a more gradual resistance transition, called reset, leading the device from LRS to HRS. c Structure of a PCM device where a
chalcogenide active layer is sandwiched between two metal electrodes. d Resistance-voltage characteristics of PCM displaying that crystallization process in the active layer gradually leading the PCM from HRS to LRS is achieved at voltages below the melting voltage $V_m$, while the amorphization process gradually leading the PCM from LRS to HRS is achieved at voltages above $V_m$. e Structure of a STT-MRAM device where a tunnel layer is sandwiched between two ferromagnetic metal electrodes. f Resistance-voltage characteristics of STT-MRAM displaying two binary resistance transitions leading the device from AP to P state (set) at positive voltage and from P to AP (reset) at negative voltage. g Structure of a FeRAM device where a ferroelectric layer is sandwiched between two metal electrodes. h Polarization-voltage characteristics displaying binary operation between two states with a positive residual polarization $+P_r$ and a negative residual polarization $-P_r$ achieved by application of a positive and negative voltage, respectively. Reprinted with permission from [11]. Copyright 2018, Springer Nature.

4.1 Memristive devices with 2-terminal structure

As shown in Figure 11, the class of memristive devices with 2-terminal structure covers various physical concepts such as resistive switching random access memory (RRAM), phase change memory (PCM), spin-transfer torque magnetic random access memory (STT-MRAM) and ferroelectric random access memory (FeRAM) which share a very simple structure consisting of a metal-insulator-metal (MIM) stack where an insulating layer is sandwiched between two metallic electrodes called top electrode (TE) and bottom electrode (BE), respectively. As a voltage pulse is applied, these devices undergo a change of physical properties of material used as switching layer which results in a change of resistance for RRAM and PCM, magnetic polarization for STT-MRAM and electrical polarization for FeRAM. Importantly, all these memristive elements offer the opportunity to read, write and erase the information in memory states by electrical operations on the device, thus making them potentially more attractive in terms of scalability than other memory concepts as the Flash memories based on charge storage.

Figure 11a shows the MIM stack of RRAM device where an insulating oxide material serves as switching layer [61-63]. To initiate the device, a preliminary electrical operation called forming is performed by application of a positive voltage at TE by causing a soft breakdown process leading to the creation of high conductivity path containing oxygen vacancies and/or metallic impurities, also known as conductive filament (CF), within the oxide layer. This results in the change in resistance of device from initial high resistance state (HRS) to low resistance state (LRS). After forming, in case of bipolar RRAM devices, the application of negative/positive voltage pulses at TE leads the device to experience reset and set transitions, respectively. The application of a negative pulse causes the rupture of CF (reset process) leading to the opening of depleted gap via drift/diffusion migration of ion defects from BE to TE, hence to the HRS. On the other hand, the application of a positive pulse allows to fill the gap via field-driven migration of ion defects from TE to BE, thus coming back device in LRS (set process) [64, 65]. Two resistance transitions can be noted by the current-voltage characteristics shown in Figure 11b, which evidence both the abrupt nature of set process due to the positive feedback loop involving the two driving forces for ion migration, namely electric field and temperature, and the more gradual dynamics of reset process due to the negative feedback occurring within device as negative pulse is applied [66]. Similar to bipolar RRAM described in Figure 11b, which typically relies on switching layers including HfO$_2$ [67], TaO$_x$ [68], TiO$_x$ [69], SiO$_x$ [70] and WO$_x$ [71], the conductive-bridge random access memory (CBRAM) where metallic CFs are created/disrupted between active Cu/Ag electrodes, has also received strong interest in recent years [72]. In addition to bipolar RRAM concepts, another type of filamentary RRAM called unipolar RRAM, typically based on NiO [73-75], has been widely investigated, evidencing that pulses with the same polarity can induce both set and reset processes as a result of the key role played by Joule heating for the creation/disruption of CF [73, 75]. Moreover, RRAM concept also includes non-
filamentary devices referred to as uniform RRAM, exhibiting an interface resistive switching due to the uniform change of a Schottky or tunneling barrier on the whole cell area [76]. One of fundamental features making RRAM suitable for in-memory computing is the opportunity to modulate its resistance in an analog way, thus enabling multilevel operation via the storage of at least 3 bit [77-81]. In addition to multilevel operation, it also combines high scalability up to 10 nm size [82] and the opportunity to achieve 3D integration [83].

Figure 11c shows the schematic structure of a PCM device which relies on a chalcogenide material such as Ge$_2$Sb:Te$_5$ (GST) [84] as switching layer. Here, resistance variation arises from an atomic configuration change within active layer from crystalline to amorphous phase and vice-versa via application of unipolar voltage pulses at TE [85-87]. As a voltage higher than the voltage $V_m$ needed to induce melting process within active layer is applied across the cell, a local melting takes place within chalcogenide material leading the device to HRS as a result of the pinning of Fermi level at midgap. Otherwise, if applied voltage is below $V_m$, a gradual crystallization process is triggered via local Joule heating leading PCM to LRS [88]. These physical processes can be better visualized by resistance-voltage characteristics in Figure 11d where set transition displays a gradual behavior due to gradual crystallization process induced by Joule heating while reset transition displays a faster dynamics than set transition. Compared to RRAM where HRS/LRS ratio is about 10, PCM offers a higher resistance window ranging from 100 to 1000, which makes PCM very attractive for multilevel operation as reported in [89] where a 3 bits/cell PCM device was demonstrated. Moreover, in addition to classic GST, other materials such as GeSb [90], doped In-Ge-Te [91], and Ge-rich GST [92] have been investigated receiving strong interest since they offer higher crystallization temperatures for enhanced retention performances.

Figure 11e shows the schematic structure of a STT-MRAM device based on a MIM stack called magnetic tunnel junction (MTJ) including an ultrathin tunneling layer (TL), typically in MgO, interposed between two ferromagnetic (FM) metal electrodes, typically in CoFeB, called pinned layer (PL) and free layer (FL), respectively [93-95]. Unlike RRAM and PCM enabling multilevel operation, STT-MRAM allows to store only two states with a very small resistance window of the order of a factor 2 [94] because of the tunnel magneto-resistance (TMR) effect [96]. The two states are encoded in the relative orientation between PL magnetic polarization, which is fixed, and FL magnetic polarization, which is instead free to change via the spin-transfer torque physical mechanism discovered by Slonczewski [97] and Berger [98] in 1996. As a positive voltage is applied at TE, a current of electrons with the same spin-polarization of fixed layer is transmitted through the tunneling layer causing the transition of polarization orientation from anti-parallel (AP) to parallel (P), which leads the device to LRS. In contrast, as a negative bias is applied, the reflection back of electrons entering from free layer with opposite magnetization takes place, thus causing the transition from P to AP state, hence from LRS to HRS. Figure 11f shows the resistance response of STT-MRAM device as a function of applied voltage evidencing that the application of positive/negative voltage pulse induces set/reset transition with very abrupt dynamics, which further supports the incompatibility of STT-MRAM with multilevel applications. However, STT-MRAM has shown high potential in scalability, as reported in [99], fast switching speed [100], and almost unlimited cycling endurance [101, 102].

Figure 11g shows the MIM stack of FeRAM where an insulating layer based on a ferroelectric (FE) material, typically in doped HfO$_2$ [103] or perovskite materials [104, 105], is sandwiched between two metal electrodes. Its operation principle relies on the polarization switching within the FE layer due to the rotation of electrical dipoles under an external bias [106]. As shown by polarization-voltage characteristics in Figure 11h, a positive voltage above the coercive voltage $+V_c$ at TE induces set
transition leading the device to exhibit a positive residual polarization \( + P_r \), whereas a voltage more negative than \(-V_c\) leads the device to exhibit a negative residual polarization \(-P_r\). Importantly, note that the FE switching process does not impact on the device resistance, which makes FeRAM not usable as resistive memory.

**Figure 12.** Sketch of 3 fundamental examples of 3-terminal memristive devices. a Schematic structure of ferroelectric field-effect transistor (FeFET) device where ferroelectric switching phenomenon allows to modulate transistor threshold voltage and consequently the channel conductivity. b Schematic structure of electro-chemical random access memory (ECRAM) device where the channel conductivity is controlled by migration of ion species, e.g., \( \text{Li}^+ \) ions, into an electrolyte material being induced by voltage applied at gate terminal. c Schematic structure of spin-orbit torque magnetic random access memory (SOT-MRAM) where the current flow in heavy metal (HM) line causes a polarization switching in MTJ free layer resulting in a device conductance change. Reprinted with permission from [107, 108]. Copyright 2017, IEEE. Copyright 2018, IEEE.

### 4.2. Memristive devices with 3-terminal structure

In addition to 2-terminal devices, memristive concepts also include the class of 3-terminal devices whose main examples are those depicted in Figure 12, namely (a) the ferroelectric field-effect transistor (FeFET) [107], (b) the electro-chemical random access memory (ECRAM) [108], and (c) the spin-orbit torque magnetic random access memory (SOT-MRAM) [109]. Other interesting 3-terminal concepts being recently investigated receiving increasing interest mainly for neuromorphic computing are the 2D semiconductor-based mem-transistors [110, 111] and the domain-wall-based magnetic memories [112, 113].

Figure 12a shows the structure of the FeFET consisting of a MOS transistor with a FE material such as doped-HfO\(_2\) [103] and perovskites [106], serving as gate dielectric. Here, the application of external pulses at gate terminal induces a non-volatile polarization switching within FE dielectric leading to a change of the transistor threshold, hence of the channel conductivity, which can be probed simply by reading the current at drain terminal. As a result, FeFET concept allows to overcome significant issues due to transient read currents and destructive read operation limiting FeRAM operation. This 3-terminal device has recently been operated into memory arrays with 28 nm CMOS technology [114] and exhibits a strong potential for development of 3D structures [115]. Also, it has been operated to replicate synapse [116] and neuron [117, 118] functions which, combined with 3D integration opportunity, makes it a strong candidate for neuromorphic computing applications.

Figure 12b illustrates the device structure of the ECRAM consisting of a MOS transistor where a solid-state electrolyte based on inorganic materials such as lithium phosphorous oxynitride (LiPON) [108, 119], or organic materials, such as poly(3,4-ethylenedioxythiophene):polystyrene sulfonate
(PEDOT:PSS) [120], is used as gate dielectric. Its operation relies on intercalation/de-intercalation of ions in a channel layer to tune device conductance. As reported in [108], the intercalation of Li\(^+\) ions into the WO\(_3\) layer by application of a positive voltage at gate terminal leads the device to experience a conductance increase whereas the de-intercalation of Li\(^+\) ions under negative bias leads device to experience a conductance decrease. Linear conductance change achievable in ECRAM thanks to decoupling of read/write paths makes this device concept very attractive for synaptic applications, mainly for hardware implementation of synaptic weights in ANNs where analog and symmetric weight update plays a crucial role. Also, the device investigated in [108] provides fast operation at nanosecond timescale, thus opening the way toward a significant acceleration of training process in hardware ANNs.

Figure 12c shows the device structure of the SOT-MRAM where a heavy metal (HM) line, typically in Pt [121] or Ta [122], is located under a MTJ. This 3-terminal device is programmed by the flow of a horizontal current through the HM line which induces a spin accumulation as a result of the spin Hall or the Rashba effects [123, 124] leading to the switching of magnetic polarization in the MTJ FL. Unlike program operation, read operation can be performed by measuring the vertical current flowing in MTJ as a result of TMR effect, which means that three terminal structure of SOT-MRAM offers the opportunity to decouple read/write current paths and consequently improve endurance performance compared with STT-MRAM. Regarding device applications, SOT-MRAM was used to implement neuromorphic computing exhibiting synapse function [125], neuron function [126], and associative memory operation [127].

5. Memristive neuromorphic networks

Thanks to their rich physics and nanoscale size, memristive concepts are believed to be promising candidates to achieve huge density and behavior of real synapses and neurons, thus enabling brain-like cognitive capabilities in hardware neural networks. Based on this appealing approach, many hardware or mixed hardware/simulation implementations of neural networks being currently dominating the neuromorphic computing scenario namely the DNNs and the SNNs have been proposed.

5.1 DNNs with memristive synapses

DNNs encompass various ANN architectures such as feedforward MLP and convolutional neural network (CNN) [36] that have attracted a wide interest in neuromorphic computing scenario thanks to excellent performance achieved in machine learning tasks such as image classification [128], face verification [129], and speech recognition [130]. Because of very high complexity of CNN architecture, which consists of a deep hierarchy of convolutional layers followed by some fully connected layers, and processing strategy, which is based on the extraction of most significant features of submitted images via application of large sets of filters, hardware implementation of DNN tasks with memory devices has been mostly focused on feedforward MLP networks. In this type of ANN, training phase is based on supervised learning algorithm called backpropagation [21-23] and consists of three sub-procedures called forward propagation, backward propagation, and weight update [36]. Note that although backpropagation algorithm is chiefly considered lacking in biological plausibility [131], recent works have questioned this aspect [132]. During training, upon any input presentation from a training database containing images of objects, digits or faces, the input signal propagates in forward direction from input to output layer passing through the multiplication by
synaptic weights of each layer and the summation at the input of each hidden/output neuron. Forward propagation yields an output signal which is compared with the target response of the network, namely the label of submitted image, thus leading to the calculation of corresponding error signal. At this point, the calculated error signal is propagated in backward direction from output to input layer and is used to update all the synaptic weights, hence the name backpropagation. Repeating this scheme for every image of training database for a certain number of presentation cycles or epochs, the optimization of synaptic weights is achieved leading the network to specialize on the training database. After, training phase is followed by test phase, namely the phase where the classification ability of DNN is evaluated submitting another database, called test dataset, only once, via forward propagation of signal encoded in all the test examples [36].

The downside of outstanding results achieved running DNNs in software on high-performance digital computers such as GPU and TPU or very large servers is given by the excessive power consumption and latency due to von Neumann architecture. To overcome this issue, memristive devices, in particular RRAM and PCM, have been intensively investigated to accelerate artificial intelligence (AI) applications in hardware thanks to their ability to execute in-memory computing with extremely high energy efficiency and speed by exploiting basic physical laws such as the Ohm’s law and Kirchhoff’s law [11]. However, hardware implementation of real in-situ weight update for DNN training has been challenged by critical non-idealities affecting the conductance response of the majority of memristive devices, mainly RRAM and PCM, during set (potentiation) and reset (depression) processes such as the non-linearity, the asymmetry and the stochasticity [34, 133, 134]. Motivated by these significant limitations, a wide range of alternative materials and technologies have been intensively investigated leading to the recent emergence of novel concepts such as ECRAM [108] and ionic floating gate [135] thanks to their highly linear, symmetric and analog conductance behavior.

Figure 13. a Schematic representation of a 3-layer DNN operated on MNIST database for image classification task. b Weight implementation in DNN by differential pairs of 1T1R PCM cells with conductance \( G_{ij}^+ \) and \( G_{ij}^- \) providing a positive current and a negative current, respectively. c Experimental classification accuracy achieved by 3-layer DNN during inference phase. Reprinted with permission from [12]. Copyright 2014, IEEE.

In last 10 years, great advances in crossbar-based demonstrations of DNNs for pattern classification have been achieved using RRAM and PCM devices [12, 13, 136-138]. In [12], a medium-scale crossbar array containing 165000 PCM devices with one-transistor-one-resistor (1T1R) structure was used to demonstrate image classification task by hardware implementation of 3-layer DNN schematically shown in Figure 13a. This network is based on an input layer with 528 input neurons, a first hidden layer with 250 neurons, a second hidden layer with 125 neurons and an output layer with 10 neurons, and was operated on a cropped version (22x24 pixels) of handwritten digit images...
From MNIST database for training and test operations. To implement positive and negative synaptic weights of the network, Burr et al. proposed a differential configuration based on pairs of 1T1R PCM cells with conductance $G^+$ and $G^-$, respectively, as shown in Figure 13b. According to this structure, each weight can be potentiated or depressed increasing $G^+$ with fixed $G^-$ or increasing $G^-$ with fixed $G^+$, respectively. Also, the network was implemented with software neurons providing the conversion of the sum of input currents into an output voltage by application of tanh non-linear function. After training process executed using the 60000 images of training dataset by weight update process carried out with a complex pulse overlap scheme, the network ability to classify 5000 MNIST images from test database was evaluated, leading to a best performance of only 83% as a result of asymmetry and non-linearity of PCM G-response (Figure 13c). To tackle this limitation, a novel artificial synapse combining the 1T1R differential pair with 3-transistor/one-capacitor (3T1C) analog device was presented in [138]. This led PCM-based DNNs with improved hardware synapses to match software performance on both MNIST and CIFAR databases [139]. Later, other DNN implementations in small-scale 1T1R RRAM crossbar arrays were demonstrated enabling MNIST classification with 92% test performance [137] and gray-scale face classification on the Yale face database with 91.5 % performance [136] thanks to RRAM conductance responses displaying high linearity and symmetry in both update directions. Moreover, an alternative approach aiming at combining high performance with high energy efficiency was proposed in [140]. Here, after an off-line training resulting in the optimization of synaptic weights in software, the floating-point accuracy of synaptic weights was reduced only to 5 levels which were stored in a hardware 4 kbit HfO$_2$ RRAM array using a novel multilevel programming scheme. The following execution of inference phase with experimental conductances stored into the array led to a maximum classification accuracy of 83 %. Simulation-based study showed that the implementation of synaptic weights using more conductance levels can move performance beyond 90 % with larger arrays.

5.2 SNNs with memristive synapses

Although DNNs have been shown to be capable of excellent performance in fundamental cognitive functions exceeding the human ability in some cases [128, 141], the interest in SNNs is rapidly increasing thanks to their attempt to replicate structure and operation principles of the most efficient computing machine found in nature that is the biological brain. The brain can efficiently learn, recognize and infer in an unsupervised way thanks to the plasticity of biological synapses controlled by local rules such as STDP, which has recently inspired many hardware implementations of synaptic plasticity at device and network level exploiting the attractive physical properties of memristive devices.
One of the earliest STDP demonstrations at memristive device level was performed by Jo and coauthors in [142] using an Ag/Si-based CBRAM device as synapse and a time-division multiplexing approach based on synchronous time frames being designed to achieve STDP characteristics thanks to the conversion of time delay into the amplitude of pulse to be applied across the synaptic device. After this precursor implementation, another scheme based on voltage overlap at terminals of memristive synapses was experimentally demonstrated in both RRAM [143] and PCM [144]. Both works demonstrate potentiation and depression characteristics very close to biological STDP exploiting the analog modulation of device conductance achieved via the superposition of voltage spikes with suitably tailored waveforms. Specifically, Kuzum et al proposed the voltage waveforms shown in Figure 14a as PRE and POST spikes for achieving potentiation in PCM devices [144]. As the relative delay is positive, in this case $\Delta t = 20$ ms, the overlap of PRE spike, which consists of a sequence of high positive pulses with increasing amplitudes followed by another sequence of small positive pulse with decreasing amplitudes, with the POST spike, which consists of a single negative pulse of width 8 ms, leads the total voltage across PCM cell $V_{pre} - V_{post}$ to only cross the minimum threshold for potentiation $v_P$, thus leading the synapse to undergo potentiation via a set process within PCM. Changing the sign of $\Delta t$, depression was also demonstrated, thus allowing to achieve the STDP characteristics shown in Figure 14b which exhibit a very nice agreement with Bi and Poo measurements. Moreover, note that this scheme offers the opportunity to finely tune the shape of STDP characteristics suitably designing the PRE spike waveform [144]. Taking inspiration from this approach based on overlapping spikes across memristive device, more recently other significant STDP demonstrations were achieved in individual two-terminal memristive devices, thus enabling unsupervised learning in small-scale memristive SNNs [145-149]. However, the synapse implementation using individual two-terminal memristive devices might suffer from serious issues such as (i) the requirement to control current during set transition in the case of RRAM to avoid an uncontrollable CF growth [64], which would reduce the synapse reliability during potentiation, (ii) the sneak paths challenging the operation of crossbar arrays, and (iii) the high energy consumption.
To overcome these drawbacks, a novel hybrid CMOS/memristive STDP synapse using the 1T1R structure, was proposed in [150, 151]. Figure 15a shows the schematic structure of 1T1R device presented in [151] where a Ti/HfOₓ/TiN RRAM is serially connected to the drain of a MOS transistor acting as selector and current limiter. As schematically shown in Figure 15b, the ability of 1T1R cell to operate as synapse capable of STDP was validated in hardware [152]. The 1T1R synapse operation can be explained as follows. The application of a pulse designed as PRE spike at gate terminal of transistor combined with low voltage bias applied at TE of RRAM device activates a current flowing toward the BE. At this point, the current enters in an integrate-and-fire circuit implementing POST where it is integrated causing an increase of POST internal potential \( V_{\text{int}} \). As a sequence of PRE spikes leads the POST to cross its internal threshold, the POST emits both a forward spike toward the next neuron layer and a suitably-designed spike including a positive pulse followed by a negative pulse being delivered at TE, thus creating the conditions for synaptic weight update according to STDP [151]. As shown in Figure 15c, if PRE spike anticipates the POST spikes (\( \Delta t > 0 \)), only the positive pulse with amplitude \( V_{\text{TE}+} > V_{\text{set}} \) of the POST spike overlaps with PRE spike, thus inducing a set transition within RRAM device leading RRAM to LRS and, therefore, the synapse to be potentiated. Otherwise, if PRE spike follows the POST spike (\( \Delta t < 0 \)), only the negative pulse with amplitude \( |V_{\text{TE}-}| > |V_{\text{reset}}| \) overlaps with the PRE spike, thus inducing a reset transition within RRAM device leading RRAM to HRS and, therefore, the synapse to be depressed (not shown). Thanks to this operation principle, 1T1R synapse was shown to capture STDP functionality implementing the 3D characteristics shown in Figure 15d where the relative change in conductance \( \eta = \log_{10}(R_0/R) \) is plotted as a function of initial resistance state \( R_0 \) and relative delay \( \Delta t \). They support potentiation/depression at positive/negative \( \Delta t \) evidencing that maximum potentiation is obtained for \( R_0 = \text{HRS} \) whereas maximum depression is obtained for \( R_0 = \text{LRS} \). If the 1T1R synapse is initially in LRS/HRS, no potentiation/depression occurs because it cannot overcome boundary conductance values set by LRS and HRS [151-153]. Importantly, note that weight change in 1T1R synapse can be induced only via spike overlap, hence only for delays in the range \(-10 \text{ ms} < \Delta t < 10 \text{ ms}\) in this experiment [152].
Although the STDP characteristics achieved in 1T1R RRAM synapse [151, 152] display a squared shape due to binary operation of RRAM cell instead of exponentially decaying behavior observed in biological experiments, plasticity of 1T1R synapse was exploited in many SNN implementations enabling neuromorphic tasks such as unsupervised learning of space/spatiotemporal patterns [151, 152, 154, 155], the extraction of auditory/visual patterns [156, 157], pattern classification [158-160] and associative memory [161-163] in both simulation and hardware.

Figure 16a shows the schematic representation of RRAM-based SNN used in [152] to demonstrate unsupervised learning of visual patterns in hardware. This perceptron SNN consists of 16 PREs connected to a single POST via individual synapses with 1T1R RRAM structure of Figure 15a. Pattern learning experiment is based on 3 sequential phases where only one 4x4 visual pattern among Pattern #1, Pattern #2 and Pattern #3 shown in Figure 16b is submitted to input layer, and was conducted using a stochastic approach according to which the probability to submit the pattern image or a random noise image similar to the last 4x4 pattern in Figure 16b at every epoch is 50 %. Using this training approach, Figure 16c shows that the submission of 3 patterns alternated with noise resulted in the on-line adaptation of SNN synapses to presented pattern in all the 3 phases evidencing a selective potentiation of synapses within submitted pattern due to the correlated spiking activity of corresponding PREs and the depression of synapses outside the pattern, typically called background synapses, due to the uncorrelated nature of noise inducing POST spike-PRE spike depression sequences for background with high probability [151, 152]. Note that frequency and amount of submitted noise has to be carefully designed to prevent that learning dynamics becomes unstable [164]. To further support unsupervised pattern learning ability of SNN with 1T1R RRAM synapses, Figure 16d shows the raster plot of spikes generated by PREs during the whole experiment leading

![Diagram](image-url)
to time evolution of synaptic conductance evidenced in Figure 16e where pattern/background synaptic conductance converges to LRS/HRS at the end of each training phase. Note that the stochastic approach used in this experiment also allowed to capture multiple pattern learning by a winner-take-all scheme [165] implemented via software inhibitory synapses between POSTs, and unsupervised learning of gray-scale images [152].

Main drawbacks generally limiting the implementation of synaptic plasticity in overlap-based synaptic concepts such as the 1T1R synapse are the pulse duration and energy efficiency. Overlap-based implementations first require pulse width of the order of time delays to allow conductance change within the device, which results in pulses with long duration causing high power consumption. In addition to this, the need for long pulses to program overlap-based memristive devices also causes a too slow signal processing in large neuromorphic networks, which leads to low throughput performance [166].

![Figure 17](image1.png)

Figure 17. a Schematic representation of non-overlap scheme enabling STDP in second-order memristors. Short-term memory effects observed in second-order physical variables, e.g., internal temperature, allow to implement potentiation/depression for short/long delays. b PRE and POST spike waveforms applied at TE and BE to implement non-overlap STDP. c Effective voltage across second-order memristor to induce potentiation (left) and depression (right). d STDP characteristics measured in second-order memristor against calculated curves achieved by numerical modeling. Reprinted with permission from [168]. Copyright 2015, American Chemical Society.

An alternative approach to achieve synaptic plasticity overcoming limitations affecting overlap-based memristive devices consists of the adoption of non-overlap memristive devices such as the second-order memristor [167, 168]. Unlike first-order memristors such as RRAM and PCM where device conductance can change only if overlapping voltage pulses are applied at device terminals, resistive switching in second-order memristors can take place by sequential application of two spikes with a certain $\Delta t$ at device terminals as a result of short-term memory effects encoded in the time evolution of second-order variables, e.g., the internal temperature. As shown in Figure 17a, if $\Delta t$ is long, two sequential spikes applied at terminals of a second-order memristor induce small independent changes in temperature which results in no conductance change. On the contrary, if $\Delta t$ is short, the superposition of effects of applied spikes results in large change in temperature thanks to limited thermal constant of about 500 ns, thus leading to a long-term conductance variation in the device as a result of short-term memory effects. Importantly, short memory effects observed in second-order memristors have recently attracted great interest because they can allow to emulate in hardware a fundamental biological process playing a key role in the real synapse response as the $\text{Ca}^{2+}$ ion dynamics [169, 170] and to finely replicate biological STDP and SRDP [168, 171]. An interesting STDP demonstration by second-order memristor is reported in [168]. Here, a Pt/Ta$_2$O$_5$/TaO$_y$/Pd RRAM device was operated as non-overlap synapse to achieve STDP via sequential application of PRE and POST voltages. As shown in Figure 17b, PRE spike consists of a positive pulse of amplitude
1.6 V and duration 20 ns followed after 1 µs by a longer positive pulse of amplitude 0.7 V and duration 1 µs whereas the POST spike includes a positive pulse of amplitude 1.1 V and duration 20 ns followed after 1 µs by a longer positive pulse of amplitude 0.7 V and 1 µs width. Note that both the first pulse, called programming element, and the second pulse, called heating element, within PRE and POST spikes cannot cause independently a conductance change in RRAM device. The application of PRE/POST spike at TE/BE of RRAM device results in an effective voltage drop across device evidencing PRE-POST spike sequence for positive Δt and POST-PRE spike sequence for negative Δt as shown in Figure 17c. In case of PRE-POST spike sequence (Δt >0), heating effect of PRE spike affects the POST spike making the positive change in conductance due to negative programming pulse in the POST higher than the negative change in conductance due to the positive programming pulse in the PRE, hence leading the non-overlap RRAM synapse to undergo potentiation. On the other hand, in case of POST-PRE sequence (Δt<0), the opposite occurrence order of spikes results in an effective negative conductance change in Pt/Ta₂O₅-x/TaOₓ/Pd RRAM device resulting in depression of non-overlap synapse. Figure 17d shows the STDP characteristics experimentally measured in Pt/Ta₂O₅-x/TaOₓ/Pd RRAM device for variable Δt in the range -6 µs – 6 µs, which exhibit strong similarity with biological data and were captured with nice agreement by a numerical model of second-order memristor.

Similar to second-order memristor device, other memristive concepts also allowed to demonstrate bio-realistic synaptic plasticity using non-overlap schemes. In [172], an atomic switch RRAM, whose stack includes a silver BE, an Ag₂S-based solid electrolyte and a metal TE separated from Ag₂S layer by a nanogap, was proposed as artificial synapse thanks to short-term memory effects controlling its physical processes. In fact, the application of voltage pulses at TE induces the gradual creation of an Ag atomic bridge within nanogap leading to a short-term potentiation process after a few pulses resulting in an incomplete atomic bridge which is followed by long-term potentiation process achieved after many pulses resulting in the formation of a complete atomic bridge. In addition to short-term plasticity due to the spontaneous relaxation process of atomic bridge, this non-overlap device also offers the opportunity to capture SRDP potentiation and depression depending on that the frequency of applied pulses is high or low. Thanks to this functionality, sequential learning of visual patterns was demonstrated in a 7x7 array of Ag₂S inorganic synaptic devices.

Another very recent memristive concept to implement non-overlap synapses in hardware was recently presented in [171]. Here, a hybrid device based on the serial configuration of a volatile RRAM with SiOₓNₓ/Ag stack serving as select device and a non-volatile RRAM serving as resistive device, also known as one-selector-one-resistor (1S1R) structure, was designed to demonstrate non-overlap synaptic plasticity for neuromorphic computing. Exploiting spontaneous relaxation of CF similar to the one taking place in atomic switches, the introduction of a volatile RRAM or diffusive memristor in series to a non-volatile RRAM, where conductance change can only be induced by electric field, enabled 1S1R synapses capable of both SRDP and STDP depending on the rate or occurrence timing of PRE and POST spikes applied in sequence at TE. Note that the strong potential of 1S1R synapses for neuromorphic computing applications was also investigated in simulation in [173, 174]. Moreover, diffusive memristors developed in [171] were used as neurons to build in hardware a fully memristive neural network which was shown to achieve outstanding performance in pattern classification task by implementation of unsupervised learning [175].
and RRAM could mitigate the need for
Alternatively, more complex structures including multiple pair of memristive devices such as PCM
the necessary
respons
high accuracy in weight update operation
trained patterns, and enable DNN
To efficiently execute DNN
the metrics for any network architecture and application.

Table I: Comparison of key features exhibited by CMOS and memristive emerging memory devices under investigation to implement neuromorphic computing in hardware. Adapted from [35].

| Technology                  | CMOS mainstream devices | Memristive devices |
|-----------------------------|-------------------------|--------------------|
| ON/OFF ratio                | 10^4, 10^4             | 20-50, 10^9-10^10, 1.5 - 2, 10^1-10^3, 5 - 45, 1.5 - 2, 40-10^9 |
| Multilevel cell operation   | 2 bit, 4 bit            | 2 bit, 2 bit, 1 bit, 1 bit, 5 bit, 1 bit, 10 bit |
| Write voltage               | < 10 V, > 10 V         | < 3 V, < 3 V, < 1.5 V, < 3 V, < 4 V, < 1.5 V, < 1 V |
| Write time                  | 1-10 μs, 0.1-1 ms      | ~ 10 ns, 10-100 ns, ~ 10 ns, ~ 30 ns, ~ 10 ns, < 1 ns, ~ 5 ns |
| Read time                   | ~ 50 ns, ~ 10 μs       | ~ 10 ns, ~ 10 ns, ~ 10 ns, ~ 10 ns, ~ 10 ns, ~ 10 ns, ~ 10 ns |
| Stand-by power              | Low, Low               | Low, Low, Low, Low, Low, Low, Low, Low |
| Write energy (μJ/bit)       | ~ 100 μJ, ~ 10 μJ      | 0.1-1 μJ, ~ 10 μJ, ~ 100 μJ, ~ 100 μJ, < 1 μJ, < 100 μJ, ~100 μJ |
| Linearity                   | Low, Low               | Low, Low, Low, None, None, Low, None, High |
| Drift                       | No, No                 | No, No, No, No, No, No, Moderate, No |
| Integration density         | Medium, High           | High, High, Medium, Low, High, Medium, Low |
| Retention                   | Long, Long             | Medium, Long, Medium, Long, Medium, Medium |
| Endurance                   | 10^1, 10^4            | 10^9-10^10, 10^9-10^12, 10^10, 10^1, > 10^12, 10^5 |
| Suitability for DNN online training | No, No | No, No, No, No, Moderate, No, Yes |
| Suitability for DNN inference | Yes, Yes | Moderate, Yes, No, No, Yes, No, Yes |
| Suitability for SNN         | Yes, No               | Yes, Yes, Yes, Moderate, Yes, Yes, Moderate, Moderate |

6. Discussion

While neuromorphic networks have recently demonstrated excellent ability in fundamental cognitive computing applications such as image classification and speech recognition, their large-scale hardware implementation is still a major challenge. Achieving such a goal primarily requires nanoscale, energy-efficient and fast devices capable of emulating faithfully high-density, ultra-low power operation and low latency of biological synapses and neurons. Moreover, depending on architecture (DNN or SNN) and application of neuromorphic networks, such devices should also fulfill other significant requirements such as retention, linearity in conductance response and endurance [35]. In Table I, CMOS-based and memristive emerging memory devices investigated for neuromorphic computing we discussed in Sections 3 and 4 are compared in terms of performance, reliability, and suitability for DNN, with the distinction between training and inference phases, and SNN applications, however evidencing that no emerging memory device can currently optimize all the metrics for any network architecture and application.

To efficiently execute DNN online training in hardware, high speed and low energy consumption are two essential features of synaptic devices to maximize the network throughput, namely the rate of trained patterns, and enable DNNs in embedded systems, respectively. In addition to these features, high accuracy in weight update operation imposes the use of devices exhibiting a conductance response with high degree of linearity. This functionality makes almost all the emerging devices unsuitable as synaptic devices for on-line training. The only exception is represented by novel Li-ion devices which appear very promising with simulated performance around 98% [119], even though the necessary technology maturity and high-density integration have not been reached yet. Alternatively, more complex structures including multiple pair of memristive devices such as PCM and RRAM could mitigate the need for high linearity, but at the expense of a lower integration density [176].
Differently from DNN on-line training consisting of forward propagation, backpropagation and weight update operations, DNN inference only relies on forward propagation, which means that high linearity needed to accurately update the weights is not an essential feature of synaptic devices for this task. Specifically, hardware suitable to optimize inference process should primarily exhibit low latency to accelerate classification of each test pattern and low-power consumption to enable DNN inference at the edge. In addition to these features, high retention of analogue states is also essential to prevent that charge fluctuations in CMOS devices [177], stochastic noise in RRAM [178] and resistance drift in PCM [179] degrade the weights programmed in one shot after an off-line training procedure. These requirements can be fulfilled not only by Li-ion devices as in case of DNN training, but also by CMOS floating gate memory [55], RRAM [137] and PCM [148] devices thanks to their ability to finely tune the conductance with analog precision to encode the stored weights.

Hardware implementation of SNNs in sensors or embedded systems takes more inspiration from brain processing principles than DNNs, which makes low power consumption needed to process sensory information for long times even in energy-limited systems a priority compared to very high speed and accuracy performance. High endurance of synaptic and neuron devices is also strongly required in that SNN operation relies on learning approach based on continuous synaptic updates and continuous reset operations of integrate-and-fire neurons upon fire events. In addition to these features, high resistance window could be useful for accurate continual learning although multilevel weight storage could be not strictly needed as shown by significant applications using binary stochastic memory devices such as STT-MRAM. Therefore, both NOR Flash memory [57], despite higher operating voltages, and all the memristive emerging devices show a strong potential for hardware implementation of SNNs emulating efficiency and 3D architecture of the biological brain.

Although some limitations currently hinder the large-scale industrialization of memory-centric neuromorphic technology, the rich physics of memory devices can also offer additional biologically inspired functionalities and more. For instance, besides synaptic implementation, integrate-and-fire neuron functionality has been recently demonstrated in various types of memristive devices including RRAM [180], volatile RRAM [175], Mott memristor [181], PCM [182], STT-MRAM [183, 184], SOT-MRAM [126] and paramagnetic MTJs [185], thus opening the way for hardware implementation of high-density fully-memristive neural networks with high area and energy efficiency. Also, thanks to short-term memory effects observed in some materials, a more realistic implementation of biological synaptic behavior taking into account the impact of spatiotemporal patterns has been achieved [171-173]. Moving from the standpoint of device to that of system, in-memory computing with memristive devices is opening the way to the exploration of new learning algorithms exhibiting strong similarity with human experience such as reinforcement learning [186], which has already shown to enable complex tasks [187].

Finally, memristive devices are receiving increasing interest for development of other computing concepts by neuromorphic networks with high computational power such as the Hopfield recurrent neural network [188]. Although high acceleration performance has been achieved for solution of hard constraint-satisfaction problems (CSPs) such as Sudoku puzzle via CMOS-based circuits [189], FPGA [190] and quantum computing circuits [191], the use of memristive devices in crossbar-based neural networks can further speed up computation by introduction of a key resource as the noise [192] without the requirement of additional sources [193]. Moreover, very recent studies have also evidenced the strong potential of memristive devices for execution of complex algebraic tasks including solution of linear systems and differential equations such as the Schrödinger and Fourier equations in crossbar arrays in only one computational step [16], thus overcoming the latency of iterative approaches [15]. Therefore, these achievements suggest CMOS/memristive devices as
enablers of novel high-efficiency computing paradigms capable of revolutionizing many fields of our society.

7. Conclusions

This work provides an overview of most promising devices for neuromorphic computing covering both CMOS and memristive device concepts. Physical MVM in memristive/CMOS crossbar arrays implementing DNNs and SNNs has enabled both fundamental cognitive applications such as image and speech recognition and the solution of algebraic and constraint-satisfaction problems in hardware. These milestones can thus pave the way to highly powerful and energy efficient neuromorphic hardware based on CMOS/memristive technologies making AI increasingly pervasive in future society.

Acknowledgments

This work has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement no. 648635).

8. References

[1] Moore, G. E.: Cramming more components onto integrated circuits. *Electronics* 1965, 38(8), 114-117.

[2] Dennard, R. H.; Gaensslen, F. H.; Yu, H.-N.; Rideout, V. L.; Bassous, E.; LeBlanc, A. R. Design of ion-implanted MOSFET’s with very small physical dimensions. *IEEE J. Solid-State Circuits* 1974, 9(5), 256-268, DOI: 10.1109/JSSC.1974.1050511.

[3] Horowitz, M. Computing’s energy problem (and what we can do about it). *IEEE ISSCC Tech. Dig.* 2014, 10-14, DOI: 10.1109/ISSCC.2014.6757323.

[4] Waldrop, M. M. The chips are down for Moore’s law *Nature* 2016, 530, 144-147, DOI: 10.1038/530144a.

[5] Robertson, J. High dielectric constant oxides. *Eur. Phys. J. Appl. Phys.* 2004, 28, 265-291 (2004), DOI: 10.1051/epjap:2004206.

[6] Ferain, I.; Colinge, C. A.; Colinge, J.-P. Multigate transistor as the future of classical metal-oxide-semiconductor field-effect transistors. *Nature* 2011, 479, 310-316, DOI: 10.1038/nature10676.

[7] Kuhn, K. Considerations for ultimate CMOS scaling. *IEEE Trans. Electron Devices* 2012, 59(7), 1813-1828, DOI: 10.1109/TED.2012.2193129.

[8] Shulaker, M. M.; Hills, G.; Park, R. S.; Howe, R. T.; Saraswat K.; Wong, H.-S. P.; Mitra, S. Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. *Nature* 2017, 547, 74-78, DOI: 10.1038/nature22994.

[9] Wong, H.-S. P.; Salahuddin, S. Memory leads the way to better computing. *Nat. Nanotechnol.* 2015, 10(3), 191-194, DOI: 10.1038/nnano.2015.29.
[10] Truong, S. N.; Min, K.-S. New memristor-based crossbar array architecture with 50-% area reduction and 48-% power saving for matrix-vector multiplication of analog neuromorphic computing. *J. Semicond. Technol. Sci.* **2014**, *14*(3), 356-363, DOI: 10.5573/JSTS.2014.14.3.356.

[11] Ielmini, D.; Wong, H.-S. P. In-memory computing with resistive switching devices. *Nat. Electron.* **2018**, *1*, 333-343, DOI: 10.1038/s41928-018-0092-2.

[12] Burr, G. W.; et al. Experimental demonstration and tolerancing of a large-scale neural network (165 000 synapses) using phase-change memory as the synaptic weight element. *IEEE IEDM Tech. Dig.* **2014**, 697-700, DOI: 10.1109/IEDM.2014.7047135.

[13] Prezioso, M.; Merrikh-Bayat, F.; Hoskins, B. D.; Adam, G. C.; Likharev, K. K.; Strukov, D. B. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* **2015**, *521*(7550), 61-64, DOI: 10.1038/nature14441.

[14] Li, C.; et al. Analogue signal and image processing with large memristor crossbars. *Nat. Electron.* **2018**, *1*, 52-59, DOI: 10.1038/s41928-017-0002-z.

[15] Le Gallo, M.; et al. Mixed-precision in-memory computing. *Nat. Electron.* **2018**, *1*(4), 246-253, DOI: 10.1038/s41928-018-0054-8.

[16] Sun, Z.; Pedretti, G.; Ambrosi, E.; Bricalli, A.; Wang, W.; Ielmini, D. Solving matrix equations in one step with crosspoint resistive arrays. *Proc. Natl. Acad. Sci. (PNAS)* **2019**, *116*(10), 4123-4128, DOI: 10.1073/pnas.1815682116.

[17] Sun, Z.; Pedretti, G.; Bricalli, A.; Ielmini, D. One-step regression and classification with crosspoint resistive memory arrays. Accepted for publication in *Sci. Adv.* **2019**.

[18] Indiveri, G.; Liu, S.-C. Memory and information processing in neuromorphic systems. *Proc. IEEE* **2015**, *103*(8), 1379-1397, DOI: 10.1109/JPROC.2015.2444094.

[19] McCulloch, W. S.; Pitts, W. A. A logical calculus of the ideas immanent in nervous activity. *Bulletin of Mathematical Biophysics* **1943**, *5*(4), 115-133, DOI: 10.1007/BF02478259.

[20] Rosenblatt, F. The Perceptron: A perceiving and recognizing automaton project para. Report 85-460-1, *1957* Cornell Aeronautical Laboratory, Buffalo, New York.

[21] Rumelhart, D. E.; Hinton, G. E.; Williams, R. J. Learning representation by backpropagating errors. *Nature* **1986**, *323*, 533-536, DOI: 10.1038/323533a0.

[22] LeCun, Y.; Bottou, L.; Bengio, Y.; Haффner, P. Gradient-based learning applied to document recognition. *Proc. IEEE* **1998**, *86*(11), 2278-2324, DOI: 10.1109/5.726791.

[23] LeCun, Y.; Bengio, Y.; Hinton, G. Deep learning. *Nature* **2015**, *521*, 436-444, DOI: 10.1038/nature14539.

[24] Coates, A.; Huval, B.; Wang, T.; Wu, D.; Ng, A.Y.; Catanzaro, B.C. Deep learning with COTS HPC systems. *Proceedings of the 30th International Conference on Machine Learning (ICML)* **2013**, *28*(3), 1337-1345.

[25] Jouppi, N. P.; et al. In-Datacenter performance analysis of a Tensor Processing Unit™. *44th International Symposium on Computer Architecture (ISCA)* **2017**, 1-12, DOI: 10.1145/3079856.3080246.
[26] Hu, M.; et al. Memristor-based analog computation and neural network classification with a dot product engine. *Adv. Mater.* 2018, 30, 1705914, DOI: 10.1002/adma.201705914.

[27] Xia, Q.; Yang, J. J. Memristive crossbar arrays for brain-inspired computing. *Nat. Mater.* 2019, 18, 309-323, DOI: 10.1038/s41563-019-0291-x.

[28] Merolla, P. A.; et al. A million spiking-neuron integrated circuit with a scalable communication network and interface. *Science* 2014, 345(6197), 668-673, DOI: 10.1126/science.1254642.

[29] Moradi, S.; Qiao, N.; Stefanini, F.; Indiveri, G. A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (DYNAPs). *IEEE Trans. Biomed. Circuits Syst.* 2017, 12(1), 106-122, DOI: 10.1109/TBCAS.2017.2759700.

[30] Ramakrishnan, S.; Hasler, P.; Gordon, C. Floating gate synapses with spike-time-dependent plasticity. *IEEE Trans. Biomed. Circuits Syst.* 2011, 5(3), 244-252, DOI: 10.1109/TBCAS.2011.2109000.

[31] Strukov, D. B.; Snider, G. S.; Stewart, D. R.; Williams, R. S. The missing memristor found. *Nature* 2008, 453(7191), 80-83, DOI: 10.1038/nature06932.

[32] Kuzum, D.; Yu, S.; Wong H.-S. P. Synaptic electronics: materials, devices and applications. *Nanotechnology* 2013, 24, 382001, DOI: 10.1088/0957-4484/24/38/382001.

[33] Burr, G. W.; et al. Neuromorphic computing using non-volatile memory. *Advances in Physics: X* 2017, 2(1), 89-124, DOI: 10.1080/23746149.2016.1259585.

[34] Yu, S. Neuro-inspired computing with emerging nonvolatile memory. *Proc. IEEE* 2018, 106(2), 260-285, DOI: 10.1109/JPROC.2018.2790840.

[35] Ielmini, D.; Ambrogio, S. Emerging neuromorphic devices. *Nanotechnology* 2020, 31(9), 092001, DOI: 10.1088/1361-6528/ab554b.

[36] Sze, V.; Chen, Y. H.; Yang, T.-J.; Emer, J. S. Efficient processing of Deep Neural Networks: A tutorial and survey. *Proc. IEEE* 2017, 105(12), 2295-2329, DOI: 10.1109/JPROC.2017.2761740.

[37] Maass, W. Networks of spiking neurons: the third generation of neural network models. *Neural networks* 1997, 10(9), 1659-1671, DOI: 10.1016/S0893-6080(97)00011-7.

[38] Bi, G.-Q.; Poo, M.-M. Synaptic modifications in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and postsynaptic cell type. *J. Neurosci.* 1998, 18(24), 10464-10472, DOI: 10.1523/JNEUROSCI.18-24-10464.1998.

[39] Sjostrom P. J.; Turrigiano, G. G.; Nelson, S. B. Rate, timing, and cooperativity jointly determine cortical synaptic plasticity. *Neuron* 2001, 32, 1149-1164, DOI: 10.1016/s0896-6273(01)00542-6.

[40] Gjorgjieva, J.; Clopath, C.; Audet, J.; Pfister, J. P. A triplet spike timing dependent plasticity model generalizes the Bienenstock-Cooper-Munro rule to higher-order spatiotemporal correlations. *Proc. Natl. Acad. Sci. USA (PNAS)* 2011, 108(48), 19383-19388, DOI: 10.1073/pnas.1105933108.
[41] Pfister, J.-P.; Gerstner, W. Triplets of spikes in a model of spike timing-dependent plasticity. *J. Neurosci.* **2006**, *26*(38), 9673-9682 (2006), DOI: 10.1523/JNEUROSCI.1425-06.2006.

[42] Rachmuth, G.; Shouval, H.-Z.; Bear, M. F.; Poon, C.-S. A biophysically-based neuromorphic model of spike rate- and timing-dependent plasticity. *Proc. Natl. Acad. Sci. USA* **2011**, *108*(49), E1266-E1274, DOI: 10.1073/pnas.1106161108.

[43] Milo, V.; et al. A 4-Transistors/1-Resistor hybrid synapse based on resistive switching memory (RRAM) capable of spike-rate-dependent plasticity (SRDP). *IEEE Trans Very Large Scale Integr. (VLSI) Syst.* **2018**, *26*(12), 2806-2815, DOI: 10.1109/TVLSI.2018.2818978.

[44] Monzio Compagnoni, C.; Goda, A.; Spinelli, A. S.; Feeley, P.; Lacaita, A. L.; Visconti, A. Reviewing the evolution of the NAND Flash technology. *Proc. IEEE* **2017**, *105*(9), 1609-1633, DOI: 10.1109/JPROC.2017.2665781.

[45] Bez, R.; Camerlenghi, E.; Modelli, A.; Visconti, A. Introduction to Flash memory. *Proc. IEEE* **2003**, *91*(4), 489-502, DOI: 10.1109/JPROC.2003.811702.

[46] Hasler, P.; Diorio, C.; Minch, B. A.; Mead, C. Single transistor learning synapses. in *Proceedings of the 7th International Conference on Neural Information Processing Systems (NIPS)* **1994**, 817-824.

[47] Diorio, C.; Hasler, P.; Minch, B. A.; Mead, C. A. A single-transistor silicon synapse. *IEEE Trans. Electron Devices* **1996**, *43*(11), 1972-1980, DOI: 10.1109/16.543035.

[48] Diorio, C.; Hasler, P.; Minch, B. A.; Mead, C. A. A floating-gate MOS learning array with locally computed weight updates. *IEEE Trans. Electron Devices* **1997**, *44*(12), 2281-2289, DOI: 10.1109/16.644652.

[49] Kim, H.; Park, J.; Kwon, M.-W.; Lee, J.-H.; Park, B.-G. Silicon-based floating-body synaptic transistor with frequency-dependent short- and long-term memories. *IEEE Electron Device Lett.* **2016**, *37*(3), 249-252, DOI: 10.1109/LED.2016.2521863.

[50] Kim, H.; Hwang, S.; Park, J.; Yun, S.; Lee, J.-H.; Park, B.-G. Spiking neural network using synaptic transistors and neuron circuits for pattern recognition with noisy images. *IEEE Electron Device Lett.* **2018**, *39*(4), 630-633, DOI: 10.1109/LED.2018.2809661.

[51] Kim, C.-H.; et al. Demonstration of unsupervised learning with spike-timing-dependent plasticity using a TFT-type NOR Flash memory array. *IEEE Trans. Electron Devices* **2018**, *65*(5), 1774-1780, DOI: 10.1109/TED.2018.2817266.

[52] [http://www.sst.com/technology/superflash-technology.aspx](http://www.sst.com/technology/superflash-technology.aspx)

[53] Merrikh-Bayat, F.; Guo, X.; Om’mani, H. A.; Do, N.; Likharev, K. K.; Strukov, D. B. Redesigning commercial floating-gate memory for analog computing applications. *IEEE International Symposium on Circuits and Systems (ISCAS)* **2015**, 1921-1924, DOI: 10.1109/ISCAS.2015.7169048.

[54] Guo, X.; et al. Fast, energy-efficient, robust, and reproducible mixed-signal neuromorphic classifier based on embedded NOR flash memory technology. *IEEE IEDM Tech. Dig.* **2017**, 151-154, DOI: 10.1109/IEDM.2017.8268341.
[55] Merrikh-Bayat, F.; Guo, X.; Klachko, M.; Prezioso, M.; Likharev, K. K.; Strukov, D. B. High-performance mixed-signal neurocomputing with nanoscale floating-gate memory cell arrays. *IEEE Trans. Neural Netw. Learning Syst.* **2018**, *29*(10), 4782-4790, DOI: 10.1109/TNNLS.2017.2778940.

[56] Guo, X.; et al.: Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells. *IEEE Custom Integrated Circuits Conference (CICC) 2017*, 1-4, DOI: 10.1109/CICC.2017.7993628.

[57] Malavena, G., Spinelli, A. S., Monzio Compagnoni, C.: Implementing spike-timing-dependent plasticity and unsupervised learning in a mainstream NOR Flash memory array. *IEEE IEDM Tech. Dig.* **2018**, 35-38, DOI: 10.1109/IEDM.2018.8614561.

[58] Malavena, G.; Filippi, M.; Spinelli, A. S.; Monzio Compagnoni, C. Unsupervised learning by spike-timing-dependent plasticity in a mainstream NOR Flash memory array: Part I - Cell operation. *IEEE Trans. Electron Devices* **2019**, *66*(11), 4727-4732, DOI: 10.1109/TED.2019.2940602.

[59] Malavena, G.; Filippi, M.; Spinelli, A. S.; Monzio Compagnoni, C. Unsupervised learning by spike-timing-dependent plasticity in a mainstream NOR Flash memory array: Part II - Array learning. *IEEE Trans. Electron Devices* **2019**, *66*(11), 4733-4738, DOI: 10.1109/TED.2019.2940599.

[60] Malavena, G.; Petrò, S.; Spinelli, A. S.; Monzio Compagnoni, C. Impact of program accuracy and random telegraph noise on the performance of NOR Flash-based neuromorphic classifier. *Proceedings of the 49th European Solid-State Device Research Conference (ESSDERC) 2019*, 122-125, DOI: 10.1109/ESSDERC.2019.8901751.

[61] Waser, R.; Aono, M. Nanoionics-based resistive switching memories. *Nat. Mater.* **2007**, *6*, 833-840, DOI: 10.1038/nmat2023.

[62] Wong, H.-S. P.; Lee, H.-Y.; Yu, S.; Chen, Y.-S.; Wu, Y.; Chen, P.-S.; Lee, B.; Chen, F. T.; Tsai, M.-J. Metal oxide RRAM. *Proc. IEEE 2012*, *100*(6), 1951-1970, DOI: 10.1109/JPROC.2012.2190369.

[63] Ielmini, D. Resistive switching memories based on metal oxides: mechanisms, reliability and scaling. *Semicond. Sci. Technol.* **2016**, *31*(6), 063002, DOI:10.1088/0268-1242/31/6/063002.

[64] Ielmini, D. Modeling the universal set/reset characteristics of bipolar RRAM by field- and temperature-driven filament growth. *IEEE Trans. Electron Devices* **2011**, *58*(12), 4309-4317, DOI: 10.1109/TED.2011.2167513.

[65] Larentis, S.; Nardi, F.; Balatti, S.; Gilmer, D. C.; Ielmini, D. Resistive switching by voltage-driven ion migration in bipolar RRAM – Part II: Modeling. *IEEE Trans. Electron Devices* **2012**, *59*(9), 2468-2475, DOI: 10.1109/TED.2012.2202320.

[66] Ambrogio, S.; Balatti, S.; Gilmer, D. C.; Ielmini, D. Analytical modeling of oxide-based bipolar resistive memories and complementary resistive switches. *IEEE Trans. Electron Devices* **2014**, *61*(7), 2378-2386, DOI: 10.1109/TED.2014.2325531.

[67] Lee, H. Y.; Chen, P. S.; Wu, T. Y.; Chen, Y. S.; Wang, C. C.; Tzeng, P. J.; Lin, C. H.; Chen, F.; Lien, C. H.; Tsai, M.-J. Low power and high speed bipolar switching with a thin reactive Ti
buffer layer in robust HfO$_2$ based RRAM. *IEEE IEDM Tech. Dig.* **2008**, 1-4, DOI: 10.1109/IEDM.2008.4796677.

[68] Lee, M.-J.; et al. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta$_2$O$_{5-x}$/TaO$_{2-x}$ bilayer structures. *Nat. Mater.* **2011**, 10(8), 625-630, DOI: 10.1038/nmat3070.

[69] Park, S.-G.; Magyari-Köpe, B.; Nishi, Y. Impact of oxygen vacancy ordering on the formation of a conductive filament in TiO$_2$ for resistive switching memory. *IEEE Electron Device Lett.* **2011**, 32(2), 197-199, DOI: 10.1109/LED.2010.2091489.

[70] Bricalli, A.; Ambrosi, E.; Laudato, M.; Maestro, M.; Rodriguez, R.; Ielmini, D. Resistive switching device technology based on silicon oxide for improved on-off ratio - Part I: Memory devices. *IEEE Trans. Electron Devices* **2018**, 65(1), 115-121, DOI: 10.1109/TED.2017.2777986.

[71] Chien, W. C.; et al. A study of switching mechanism and electrode material of fully CMOS compatible tungsten oxide ReRAM. *Appl. Phys. A* **2011**, 102, 901-907, DOI: 10.1007/s00339-011-6271-x.

[72] Kozicki, M. N.; Barnaby, H. J. Conductive bridge random access memory – materials, devices and applications. *Semicond. Sci. Technol.* **2016**, 31, 113001, DOI: 10.1088/0268-1242/31/11/113001.

[73] Russo, U.; Ielmini, D.; Cagli, C.; Lacaita, A. L. Filament conduction and reset mechanism in NiO-based resistive-switching memory (RRAM) devices. *IEEE Trans. Electron Devices* **2009**, 56(2), 186-192, DOI:10.1109/TED.2008.2010583.

[74] Lee, H. D.; Magyari-Köpe, B.; Nishi, Y. Model of metallic filament formation and rupture in NiO for unipolar switching. *Phys. Rev. B* **2010**, 81, 193202, DOI:10.1103/PhysRevB.81.193202.

[75] Ielmini, D.; Bruchhaus, R.; Waser, R. Thermochemical resistive switching: materials, mechanisms and scaling projections. *Phase Transitions* **2011**, 84(7), 570-602, DOI: 10.1080/01411594.2011.561478.

[76] Sawa, A. Resistive switching in transition metal oxides. *Mater. Today* **2008**, 11(6), 28-36, DOI: 10.1016/S1369-7021(08)70119-6.

[77] Russo, U.; Kamalanathan, D.; Ielmini, D.; Lacaita, A. L.; Kozicki, M. N. Study of multilevel programming in Programmable Metallization Cell (PMC) memory. *IEEE Trans. Electron Devices* **2009**, 56(5), 1040-1047, DOI: 10.1109/TED.2009.2016019.

[78] Balatti, S.; Larentis, S.; Gilmer, D. C.; Ielmini, D. Multiple memory states in resistive switching devices through controlled size and orientation of the conductive filament. *Adv. Mater.* **2013**, 25(10), 1474-1478, DOI: 10.1002/adma.201204097.

[79] Yu, S.; Gao, B.; Fang, Z.; Yu, H.; Kang, J.; Wong, H.-S. P. A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation. *Adv. Mater.* **2013**, 25 (12), 1774-1779, DOI: 10.1002/adma.201203680.

[80] Zhao, L.; Chen, H.-Y.; Wu, S.-C.; Jiang, Z.; Yu, S.; Hou, T.-H.; Wong, H.-S. P; Nishi, Y. Multi-level control of conductive nano-filament evolution in HfO$_2$ ReRAM by pulse-train operations. *Nanoscale* **2014**, 6(11), 5698-5702, DOI: 10.1039/C4NR00500G.
[81] Prakash, A.; Park, J.; Song, J.; Woo, J.; Cha, E.-J.; Hwang, H. Demonstration of low power 3-bit multilevel cell characteristics in a TaO$_x$-based RRAM by stack engineering. *IEEE Electron Device Lett.* 2015, 36(1), 32-34, DOI: 10.1109/LED.2014.2375200.

[82] Govoreanu, B.; et al. 10x10 nm$^2$ Hf/HfO$_x$ crossbar resistive RAM with excellent performance, reliability and low-energy operation. *IEEE IEDM Tech. Dig.* 2011, 729-732, DOI: 10.1109/IEDM.2011.6131652.

[83] Baek, I. G.; et al.: Realization of vertical resistive memory (VRRAM) using cost effective 3D process. *IEEE IEDM Tech. Dig.* 2011, 729-732, DOI: 10.1109/IEDM.2011.6131654.

[84] Yamada, N.; Ohno, E.; Nishiuchi, K.; Akahira, N.; Takao, M. Rapid-phase transitions of GeTe-Sb$_2$Te$_3$ pseudobinary amorphous thin films for an optical disk memory. *J. Appl. Phys.* 1991, 69(5), 2849-2856, DOI: 10.1063/1.348620.

[85] Raoux, S.; Welnic, W.; Ielmini, D. Phase change materials and their application to non-volatile memories. *Chem. Rev.* 2010, 110(1), 240-267, DOI: 10.1021/cr900040x.

[86] Burr, G. W.; et al. Recent progress in Phase-Change Memory technology. *IEEE J. Emerging and Selected Topics in Circuits and Systems (JETCAS)* 2016, 6(2), 146-162, DOI: 10.1109/JETCAS.2016.2547718.

[87] Fong, S. W.; Neumann, C. M.; Wong, H.-S. P. Phase-Change Memory – Towards a storage-class memory. *IEEE Trans. Electron Devices* 2017, 64(11), 4374-4385, DOI: 10.1109/TED.2017.2746342.

[88] Ielmini, D.; Lacaita, A. L.; Pirovano, A.; Pellizzer, F.; Bez, R. Analysis of phase distribution in phase-change nonvolatile memories. *IEEE Electron Device Lett.* 2004, 25(7), 507-509, DOI: 10.1109/LED.2004.831219.

[89] Athmanathan, A.; Stanisavljevic, M.; Papandreou, N.; Pozidis, H.; Eleftheriou, E. Multilevel-cell Phase-Change Memory: A viable technology. *IEEE J. Emerging and Selected Topics in Circuits and Systems (JETCAS)* 2016, 6(1), 87-100, DOI: 10.1109/JETCAS.2016.2528598.

[90] Chen, Y. C.; et al. Ultra-thin phase-change bridge memory device using GeSb. *IEEE IEDM Tech. Dig.* 2006, 1-4, DOI: 10.1109/IEDM.2006.346910.

[91] Morikawa, T.; et al. Doped In-Ge-Te Phase Change Memory featuring stable operation and good data retention. *IEEE IEDM Tech. Dig.* 2007, 307-310, DOI: 10.1109/IEDM.2007.4418932.

[92] Zuliani, P.; et al. Overcoming temperature limitations in phase change memories with optimized Ge$_x$Sb$_y$Te$_z$. *IEEE Trans. Electron Devices* 2013, 60(12), 4020-4026, DOI: 10.1109/TED.2013.2285403.

[93] Chappert, C.; Fert, A.; Van Dau, F. N. The emergence of spin electronics in data storage. *Nat. Mater.* 2007, 6, 813-823, DOI: 10.1038/nmat2024.

[94] Kent, A. D.; Worledge, D. C. A new spin on magnetic memories. *Nat. Nanotech.* 2015, 10, 187-191, DOI: 10.1038/nnano.2015.24.

[95] Locatelli, N.; Cros, V.; Grollier, J. Spin-torque building blocks. *Nat. Mater.* 2014, 13, 11-20, DOI: 10.1038/nmat3823.

[96] Julliere, M. Tunneling between ferromagnetic films. *Phys. Lett. A* 1975, 54(3), 225-226.
[97] Slonczewski, J. C. Current-driven excitation of magnetic multilayers. *J. Magn. Magn. Mater.* **1996**, *159*(1-2), L1-L7, DOI: 10.1016/0304-8853(96)00062-5.

[98] Berger, L. Emission of spin waves by a magnetic multilayer traversed by a current. *Phys. Rev. B* **1996**, *54*(13), 9353-9358, DOI: 10.1103/PhysRevB.54.9353.

[99] Novak, J. J. Dependence of voltage and size on write error rates in spin-transfer torque magnetic random-access memory. *IEEE Magnetics Letters* **2016**, 7, 1-4, DOI: 10.1109/LMAG.2016.2539256.

[100] Saida, D., et al. Sub-3 ns pulse with sub-100 µA switching of 1x-2x nm perpendicular MTJ for high-performance embedded STT-MRAM towards sub-20 nm CMOS. *IEEE Symp. VLSI Technology* **2016**, 1-2, DOI: 10.1109/VLSIT.2016.7573412.

[101] Carboni, R.; Ambrogio, S.; Chen, W.; Siddik, M.; Harms, J.; Lyle, A.; Kula, W.; Sandhu, G.; Ielmini, D. Understanding cycling endurance in perpendicular spin-transfer torque (p-STT) magnetic memory. *IEEE IEDM Tech. Dig.* **2016**, 572-575, DOI: 10.1109/IEDM.2016.7838468.

[102] Kan, J. J.; Park, C.; Ching, C.; Ahn, J.; Xie, Y.; Pakala, M.; Kang, S. H. A study on practically unlimited endurance of STT-MRAM. *IEEE Trans. Electron Devices* **2017**, 64(9), 3639-3646, DOI: 10.1109/TED.2017.2731959.

[103] Bösecke, T. S.; Mueller, J.; Brauhaus, D.; Schroeder, U.; Boettger, U. Ferroelectricity in hafnium oxide thin films. *Appl. Phys. Lett.* **2011**, 99, 102903, DOI: 10.1063/1.3634052.

[104] Takahshima, D., et al.: A 76-mm² 8-Mb chain ferroelectric memory. *IEEE J. Solid-State Circuits* **2001**, 36(11), 1713-1720, DOI: 10.1109/4.962293.

[105] Sakai, S.; Takahashi, M.; Takeuchi, K.; Li, Q. H.; Horiuchi, T.; Wang, S.; Yun, K. Y.; Takamiya, M.; Sakurai, T. Highly scalable Fe(Ferroelectric)-NAND Cell with MFIS(Metal-Ferroelectric-Insulator-Semiconductor) structure for sub-10nm Tera-bit capacity NAND Flash memories. *Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design* **2008**, 103-105, DOI: 10.1109/NVSMW.2008.36.36.

[106] Mikolajick, T.; et al. FeRAM technology for high density applications. *Microelectronics Reliability* **2001**, 41(7), 947-950, DOI: 10.1016/S0026-2714(01)00049-X.

[107] Mulaosmanovic, H.; Ocker, J.; Müller, S.; Noack, M.; Müller, J.; Polakowski, P.; Mikolajick, T.; Slesazeck, S. Novel ferroelectric FET based synapse for neuromorphic systems. *IEEE Symp. VLSI Technology* **2017**, T176-T177, DOI: 10.23919/VLSIT.2017.7998165.

[108] Tang, J.; et al. ECRAM as scalable synaptic cell for high-speed, low-power neuromorphic computing. *IEEE IEDM Tech. Dig.* **2018**, 292-295, DOI: 10.1109/IEDM.2018.8614551.

[109] Cubukcu, M.; et al. Spin-orbit torque magnetization switching of a three-terminal perpendicular magnetic tunnel junction. *Appl. Phys. Lett.* **2014**, 104, 042406, DOI: 10.1063/1.4863407.

[110] Sangwan, V. K.; Lee, H.-S.; Bergeron, H.; Balla, I.; Beck, M. E.; Chen, K.-S.; Hersam, M. C. Multi-terminal memtransistors from polycrystalline monolayer molybdenum disulfide. *Nature* **2018**, *544*, 500-504, DOI: 10.1038/nature25747.
[111] Zhu, X.; Li, D.; Liang, X.; Lu, W. D. Ionic modulation and ionic coupling effects in MoS$_2$ devices for neuromorphic computing. *Nat. Mater.* **2019**, *18*, 141-148, DOI: 10.1038/s41563-018-0248-5.

[112] Bhowmik, D.; Saxena, U.; Dankar, A.; Verma, A.; Kaushik, D.; Chatterjee, S.; Singh, U. On-chip learning for domain wall synapse based fully connected neural network. *Journal of Magnetism and Magnetic Materials* **2019**, *489*, 165434, DOI: 10.1016/j.jmmm.2019.165434.

[113] Sharad, M.; Augustine, C.; Panagopoulos, G.; Roy, K. Spin-based neuron model with domain wall magnets as synapse. *IEEE Trans. Nanotech.* **2012**, *11*(4), 843-853, DOI: 10.1109/TNANO.2012.2202125.

[114] Trentzsch, M.; et al. A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs. *IEEE IEDM Tech. Dig.* **2016**, 294-297, DOI: 10.1109/IEDM.2016.7838397.

[115] Florent, K., et al.: Vertical ferroelectric HfO$_2$ FET based on 3-D NAND architecture: towards dense low-power memory. *IEEE IEDM Tech. Dig.* **2018**, 43-46, DOI: 10.1109/IEDM.2018.8614710.

[116] Jerry, M.; et al. Ferroelectric FET analog synapse for acceleration of deep neural network training. *IEEE IEDM Tech. Dig.* **2017**, 139-142, DOI: 10.1109/IEDM.2017.8268338.

[117] Mulaosmanovic, H.; Chicca, E.; Bertele, M.; Mikolajick, T.; Slesazeck, S. Mimicking biological neurons with a nanoscale ferroelectric transistor. *Nanoscale* **2018**, *10*(46), 21755-21763, DOI: 10.1039/c8nr07135g.

[118] Fang, Y.; Gomez, J.; Wang, Z.; Datta, S.; Khan, A. I.; Raychowdhury, A. Neuro-mimetic dynamics of a ferroelectric FET-based spiking neuron. *IEEE Electron Device Lett.* **2019**, *40*(7), 1213-1216, DOI: 10.1109/LED.2019.2914882.

[119] Fuller, E. J.; et al. Li-ion synaptic transistor for low power analog computing. *Adv. Mater.* **2017**, *29*(4), 1604310, DOI: 10.1002/adma.201604310.

[120] van de Burgt, Y.; et al. A non-volatile organic electrochemical device as a low-voltage artificial synapse for neuromorphic computing. *Nat. Mater.* **2017**, *16*, 414-418, DOI: 10.1038/NNAT4856.

[121] Garello, K.; et al. Ultrafast magnetization switching by spin-orbit torques. *Appl. Phys. Lett.* **2014**, *105*, 212402, DOI: 10.1063/1.4902443.

[122] Lo Conte, R.; Hrabec, A.; Mihai, A. P.; Schulz, T.; Noh, S.-J; Marrows, C. H.; Moore, T. A.; Kläui, M. Spin-orbit torque-driven magnetization switching and thermal effects studied in Ta\CoFeB\MgO nanowires. *Appl. Phys. Lett.* **2014**, *105*, 122404, DOI: 10.1063/1.4896225.

[123] Garello, K.; et al. Symmetry and magnitude of spin-orbit torques in ferromagnetic heterostructures. *Nat. Nanotechnol.* **2013**, *8*, 587-593, DOI: 10.1038/nnano.2013.145.

[124] Miron, I. M.; et al. Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection. *Nature* **2011**, *476*, 189-193, DOI: 10.1038/nature10309.
[125] Borders, W. A.; Fukami, S.; Ohno, H. Characterization of spin-orbit torque-controlled synapse device for artificial neural network applications. Jpn. J. Appl. Phys 2018, 57, 1002B2, DOI: 10.7567/JJAP.57.1002B2.

[126] Sengupta, A.; Choday, S. H.; Kim, Y.; Roy, K. Spin orbit torque based electronic neuron. Appl. Phys. Lett. 2015, 106, 143701, DOI: 10.1063/1.4917011.

[127] Borders, W. A.; et al. Analogue spin-orbit torque device for artificial-neural-network-based associative memory operation. Appl. Phys. Express 2017, 10, 013007, DOI: 10.7567/APEX.10.013007.

[128] He, K.; Zhang, X.; Ren, S.; Sun, J. Delving deep into rectifiers: surpassing human-level performance on ImageNet classification. IEEE International Conference on Computer Vision (ICCV) 2015, 1026-1034, DOI: 10.1109/ICCV.2015.123.

[129] Taigman, Y., Yang, M., Ranzato, M., Wolf, L. DeepFace: Closing the gap to human-level performance in face verification. IEEE Conference on Computer Vision and Pattern Recognition (CVPR) 2014, 1701-1708, DOI: 10.1109/CVPR.2014.220.

[130] Xiong, W.; et al. Toward human parity in conversational speech recognition. IEEE/ACM Transactions on Audio, Speech, and Language Processing 2017, 25(12), 2410-2423, DOI: 10.1109/TASLP.2017.2756440.

[131] Grossberg, S. Competitive learning: from interactive activation to adaptive resonance. Cognitive Science 1987, 11, 23-63, DOI: 10.1016/S0364-0213(87)80025-3.

[132] Whittington, J. C. R.; Bogacz, R. Theories of error back-propagation in the brain. Trends in Cognitive Sciences 2019, 23(3), 235-250, DOI: 10.1016/j.tics.2018.12.005.

[133] Burr, G. W.; et al. Experimental demonstration and tolerancing of a large-scale neural network (165 000 synapses) using phase-change memory as the synaptic weight element. IEEE Trans. Electron Devices 2015, 62(11), 3498-3507, DOI: 10.1109/TED.2015.2439635.

[134] Woo, J.; Yu, S. Resistive memory-based analog synapse: The pursuit for linear and symmetric weight update. IEEE Nanotechnology Magazine 2018, 12(3), 36-44, DOI: 10.1109/MNANO.2018.2844902.

[135] Fuller, E. J.; et al. Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing. Science 2019, 364(6440), 570-574, DOI: 10.1126/science.aaw5581.

[136] Yao, P.; et al. Face classification using electronic synapses. Nat. Commun. 2017, 8,15199, DOI: 10.1038/ncomms15199.

[137] Li, C.; et al. Efficient and self-adaptive in-situ learning in multilayer memristor neural networks. Nat. Commun. 2018, 9, 2385, DOI: 10.1038/s41467-018-04484-2.

[138] Ambrogio, S.; et al. Equivalent-accuracy accelerated neural-network training using analogue memory. Nature 2018, 558(7708), 60-67, DOI: 10.1038/s41586-018-0180-5.

[139] Krizhevsky, A. Learning multiple layers of features from tiny images. 2009 Ch. 3, https://www.cs.toronto.edu/~kriz/cifar.html.
[140] Milo, V.; Zambelli, C.; Olivo, P.; Pérez, E.; Mahadevaiah, M. K.; Ossorio, O. G.; Wenger, Ch.; Ielmini, D. Multilevel HfO$_2$-based RRAM devices for low-power neuromorphic networks. *APL Materials* 2019, 7, 081120, DOI: 10.1063/1.5108650.

[141] Silver, D. et al. Mastering the game of Go with deep neural networks and tree search. *Nature* 2016, 529, 484-489, DOI: 10.1038/nature16961.

[142] Jo, S. H.; Chang, T.; Ebong, I.; Bhadviya, B. B.; Mazumder, P.; Lu, W. Nanoscale memristor device as synapse in neuromorphic systems. *Nano Lett.* 2010, 10(4), 1297-1301, DOI: 10.1021/nl904092h.

[143] Yu, S., Wu, Y., Jeyasingh, R., Kuzum, D., Wong, H.-S. P.: An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation, *IEEE Trans. Electron Devices* 2011, 58(8), 2729-2737, DOI: 10.1109/TED.2011.2147791.

[144] Kuzum, D.; Jeyasingh, R. G. D.; Lee, B.; Wong, H.-S. P. Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing. *Nano Lett.* 2012, 12(5), 2179-2186, DOI: 10.1021/nl201040y.

[145] Serb, A.; Bill, J.; Khiat, A.; Berdan, R.; Legenstein, R.; Prodromakis, T.; Unsupervised learning in probabilistic neural networks with multi-state metal-oxide memristive synapses. *Nat. Commun.* 2016, 7, 2611, DOI: 10.1038/ncomms12611.

[146] Prezioso, M.; Mahoodi, M. R.; Merrikh-Bayat, F.; Nili, H.; Kim, H.; Vincent, A.; Strukov, D. B. Spike-timing-dependent plasticity learning of coincidence detection with passively integrated memristive circuits. *Nat. Commun.* 2018, 9, 5311, DOI: 10.1038/s41467-018-07757-y.

[147] Hansen, M.; Zahari, F.; Kohlstedt, H.; Ziegler, M. Unsupervised Hebbian learning experimentally realized with analogue memristive crossbar arrays. *Sci. Rep.* 2018, 8, 8914, DOI: 10.1038/s41598-018-27033-9.

[148] Boybat, I.; Le Gallo, M.; Nandakumar, S. R.; Moraitis, T.; Parnell, T.; Tuma, T.; Rajendran, B.; Leblebici, Y.; Sebastian, A.; Eleftheriou, E. Neuromorphic computing with multi-memristive synapses. *Nat. Commun.* 2018, 9, 2514, DOI: 10.1038/s41467-018-04933-y.

[149] Vincent, A.; et al. Spin-transfer-torque magnetic memory as a stochastic memristive synapse for neuromorphic systems. *IEEE Trans. Biomed. Circ. and Syst.* 2015, 9(2), 166-174, DOI: 10.1109/TBCAS.2015.2414423.

[150] Ambrogio, S.; Ciocchini, N.; Laudato, M.; Milo, V.; Pirovano, A.; Fantini P.; Ielmini, D. Unsupervised learning by spike timing dependent plasticity in phase change memory (PCM) synapses. *Front. Neurosci.* 2016, 10, 56, DOI: 10.3389/fnins.2016.00056.

[151] Ambrogio, S.; Balatti, S.; Milo, V.; Carboni, R.; Wang, Z.; Calderoni, A.; Ramaswamy, N.; Ielmini, D. Neuromorphic learning and recognition with one-transistor-one-resistor synapses and bistable metal oxide RRAM. *IEEE Trans. Electron Devices* 2016, 63(4), 1508-1515, DOI: 10.1109/TED.2016.2526647.

[152] Pedretti, G.; Milo, V.; Ambrogio, S.; Carboni, R.; Bianchi, S.; Calderoni, A.; Ramaswamy, N.; Spinelli, A. S.; Ielmini, D. Memristive neural network for on-line learning and tracking with brain-inspired spike timing dependent plasticity. *Sci. Rep.* 2017, 7, 5288 (2017), DOI: 10.1038/s41598-017-05480-0.
[153] Prezioso, M.; Merrikh-Bayat, F.; Hoskins, B. Likharev, K.; Strukov, D. Self-adaptive spike-timing-dependent plasticity of metal-oxide memristors. *Sci. Rep.* **2016**, *6*, 21331, DOI: 10.1038/srep21331.

[154] Milo, V.; Pedretti, G.; Carboni, R.; Calderoni, A.; Ramaswamy, N.; Ambrogio, S.; Ielmini, D. Demonstration of hybrid CMOS/RRAM neural networks with spike time/rate-dependent plasticity. *IEEE IEDM Tech. Dig.* **2016**, 440-443, DOI: 10.1109/IEDM.2016.7838435.

[155] Wang, W.; Pedretti, G.; Milo, V.; Carboni, R.; Calderoni, A.; Ramaswamy, N.; Spinelli, A. S.; Ielmini, D. Learning of spatiotemporal patterns in a spiking neural network with resistive switching synapses. *Sci. Adv.* **2018**, *4*(9): eaat4752, DOI: 10.1126/sciadv.aat4752.

[156] Suri, M.; Bichler, O.; Querlioz, D.; Palma, G.; Vianello, E.; Vuillaume, D.; Gamrat, C.; DeSalvo, B. CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (cochlea) and visual (retina) cognitive processing applications. *IEEE IEDM Tech. Dig.* **2012**, 235-238, DOI: 10.1109/IEDM.2012.6479017.

[157] Suri, M.; Bichler, O.; Querlioz, D.; Cueto, O.; Persio, L.; Sousa, V.; Vuillaume, D.; Gamrat, C.; DeSalvo, B. Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction. *IEEE IEDM Tech. Dig.* **2011**, 79-82, DOI: 10.1109/IEDM.2011.6131488.

[158] Ambrogio, S.; Balatti, S.; Milo, V.; Carboni, R.; Wang, Z.; Calderoni, A.; Ramaswamy, N.; Ielmini, D. Novel RRAM-enabled 1T1R synapse capable of low-power STDP via burst-mode communication and real-time unsupervised machine learning. *IEEE Symp. on VLSI Technology* **2016**, 1-2, DOI: 10.1109/VLSIT.2016.7573432.

[159] Garbin, D.; Vianello, E.; Bichler, O.; Rafhay, Q.; Gamrat, C.; Ghibaudo, G.; De Salvo, B.; Persio, L. HfO$_2$-based OxRAM devices as synapses for convolutional neural networks. *IEEE Trans. Electron Devices* **2015**, *62*(8), 2494-2501, DOI: 10.1109/TED.2015.2440102.

[160] Muñoz-Martín, I.; Bianchi, S.; Pedretti, G.; Melnic, O.; Ambrogio, S.; Ielmini, D. Unsupervised learning to overcome catastrophic forgetting in neural networks. *IEEE Journal of Exploratory Solid-State Computational Devices and Circuits* **2019**, *5*(1), 58-66, DOI: 10.1109/JXCDC.2019.2911135.

[161] Eryilmaz, S. B.; Kuzum, D.; Jeyasingh, R.; Kim, S. B.; BrightSky, M.; Lam, C.; Wong, H.-S. P. Brain-like associative learning using a nanoscale non-volatile phase change synaptic device array. *Front. Neurosci.* **2014**, *8*, 205, DOI: 10.3389/fnins.2014.00205.

[162] Milo, V.; Ielmini, D.; Chicca, E. Attractor networks and associative memories with STDP learning in RRAM synapses. *IEEE IEDM Tech. Dig.* **2017**, 263-266, DOI: 10.1109/IEDM.2017.8268369.

[163] Milo, V.; Chicca, E.; Ielmini, D. Brain-inspired recurrent neural network with plastic RRAM synapses. *IEEE International Symposium on Circuits and Systems (ISCAS)* **2018**, 1-5, DOI: 10.1109/ISCAS.2018.8351523.

[164] Pedretti, G.; Milo, V.; Ambrogio, S.; Carboni, R.; Bianchi, S.; Calderoni, A.; Ramaswamy, N.; Spinelli, A. S.; Ielmini, D. Stochastic learning in neuromorphic hardware via spike timing dependent plasticity with RRAM synapses. *IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)* **2018**, *8*(1), 77-85, DOI: 10.1109/JETCAS.2017.2773124.
[165] Masquelier, T.; Guyonneau, R.; Thorpe, S.J. Competitive STDP-based spike pattern learning. *Neural Computation* **2009**, *21*(5), 1259-1276, DOI: 10.1162/neco.2008.06-08-804.

[166] Nair, M. V.; Muller, L. K.; Indiveri, G. A differential memristive synapse circuit for on-line learning in neuromorphic computing systems. *Nano Futures* **2017**, *1*, 035003, DOI: 10.1088/2399-1984/aa954a.

[167] Pershin, Y. V.; Di Ventra, M. Neuromorphic, digital, and quantum computation with memory circuit elements. *Proc. IEEE* **2012**, *100*(6), 2071-2080, DOI: 10.1109/JPROC.2011.2166369.

[168] Kim, S.; Du, C.; Sheridan, P.; Ma, W.; Choi S. H.; Lu, W. D. Experimental demonstration of a second-order memristor and its ability to biorealistically implement synaptic plasticity. *Nano Lett.* **2015**, *15*(3), 2203-2211, DOI: 10.1021/acs.nanolett.5b00697.

[169] Zucker, R. S.; Regehr, W. G. Short-term synaptic plasticity. *Annual Review of Physiology* **2002**, *64*(1), 355-405, DOI: 10.1146/annurev.physiol.64.092501.114547.

[170] Markram, H.; Wang, Y.; Tsodyks, M. Differential signaling via the same axon of neocortical pyramidal neurons. *Proc. Natl. Acad. Sci. USA* **1998**, *95*(9), 5323-5328, DOI: 10.1073/pnas.95.9.5323.

[171] Wang, Z.; et al. Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. *Nat. Mater.* **2017**, *16*, 101-108, DOI: 10.1038/NMAT4756.

[172] Ohno, T.; Hasegawa, T.; Tsuruoka, T.; Terabe, K.; Gimzewski J. K.; Aono, M. Short-term plasticity and long-term potentiation mimicked in single inorganic synapses. *Nat. Mater.* **2011**, *10*, 591-595, DOI: 10.1038/NMAT3054.

[173] Wang, W.; Bricalli, A.; Laudato, M.; Ambrosi, E.; Covi, E.; Ielmini, D. Physics-based modeling of volatile resistive switching memory (RRAM) for crosspoint selector and neuromorphic computing. *IEEE IEDM Tech. Dig.* **2018**, 932-935, DOI: 10.1109/IEDM.2018.8614556.

[174] Wang, W.; Laudato, M.; Ambrosi, E.; Bricalli, A.; Covi, E.; Lin, Y.-H.; Ielmini, D. Volatile resistive switching memory based on Ag ion drift/diffusion - Part II: Compact modeling. *IEEE Trans. Electron Devices* **2019**, *66*(9), 3802-3808, DOI: 10.1109/TED.2019.2928888.

[175] Wang, Z.; et al. Fully memristive neural networks for pattern classification with unsupervised learning. *Nat. Electron.* **2018**, *1*, 137-145, DOI: 10.1038/s41928-018-0023-2.

[176] Cristiano, G; Giordano, M; Ambrogio, S; Romero, L. P.; Cheng, C; Narayanan, P; Tsai, H; Shelby, R. M.; Burr, G. W. Perspective on training fully connected networks with resistive memories: Device requirements for multiple conductances of varying significance. *J. Appl. Phys.* **2018**, *124*, 15190, DOI: 10.1063/1.5042462.

[177] Nicosia, G.; Paolucci, G. M.; Monzio Compagnoni, C.; Resnati, D.; Miccoli, C.; Spinelli, A. S.; Lacaia, A. L.; Visconti, A.; Goda, A. A single-electron analysis of NAND Flash memory programming. *IEEE IEDM Tech. Dig.* **2015**, 378-381, DOI: 10.1109/IEDM.2015.7409700.

[178] Ambrogio, S.; Balatti, S.; Cubeta, A.; Calderoni, A., Ramaswamy, N., Ielmini, D.: Statistical fluctuations in HfOx resistive-switching memory (RRAM): Part 1 - Set/Reset variability. *IEEE Trans. Electron Devices* **2014**, *61*(8), 2912-2919, DOI: 10.1109/TED.2014.2330200.
[179] Ielmini, D.; Lacaita, A. L.; Mantegazza, D. Recovery and drift dynamics of resistance and threshold voltages in phase change memories. *IEEE Trans. Electron Devices* **2007**, *54*(2), 308-315, DOI: 10.1109/TED.2006.888752.

[180] Lashkare, S.; Chouhan, S., Chavan, T.; Bhat, A.; Kumbhare, P.; Ganguly, U. PCMO RRAM for integrate-and-fire neuron in spiking neural networks. *IEEE Electron Device Lett.* **2018**, *39*(4), 484-487, DOI: 10.1109/LED.2018.2805822.

[181] Pickett, M. D.; Medeiros-Ribeiro, G.; Williams, R. S. A scalable neuristor built with Mott memristors. *Nat. Mater.* **2013**, *12*, 114-117, DOI: 10.1038/nmat3510.

[182] Tuma, T.; Pantazi, A.; Le Gallo, M.; Sebastian, A.; Eleftheriou, E. Stochastic phase-change neurons. *Nat. Nanotech* **2016**, *11*, 693-699, DOI: 10.1038/NNANO.2016.70.

[183] Torrejon, J.; et al. Neuromorphic computing with nanoscale spintronic oscillators. *Nature* **2017**, *547*, 428-431, DOI: 10.1038/nature23011.

[184] Wu, M.-H.; Hong, M.-C.; Chang, C.-C.; Sahu, P.; Wei, J.-H.; Lee, H.-Y.; Sheu, S.-S.; Hou, T.-H. Extremely compact integrate-and-fire STT-MRAM neuron: A pathway toward all-spin artificial deep neural network. *IEEE Symposium on VLSI Technology* **2019**, T34-T35, DOI: 10.23919/VLSIT.2019.8776569.

[185] Mizrahi, A.; Hirtzlin, T.; Fukushima, A.; Kubota, H.; Yuasa, S.; Grollier, J.; Querlioz, D. Neural-like computing with populations of superparamagnetic basis functions. *Nat. Commun.* **2018**, *9*, 1533, DOI: 10.1038/s41467-018-03963-w.

[186] Wittenberg, G. M.; Sullivan, M. R.; Tsien, J. Z. Synaptic reentry reinforcement based network model for long-term memory consolidation. *Hippocampus* **2002**, *12*, 637-647, DOI: 10.1002/hipo.10102.

[187] Wang, Z.; et al. Reinforcement learning with analogue memristor arrays. *Nat. Electron.* **2019**, *2*, 115-124, DOI: 10.1038/s41928-019-0221-6.

[188] Hopfield, J. J. Searching for memories, Sudoku, implicit check bits, and the iterative use of not-always-correct rapid neural computation. *Neural Computation* **2008**, *20*, 1119-1164, DOI: 10.1162/neco.2007.09-06-345.

[189] Mostafa, H.; Müller, L. K.; Indiveri, G. An event-based architecture for solving constraint satisfaction problems. *Nat. Commun.* **2015**, *6*, 8941, DOI: 10.1038/ncomms9941.

[190] Traversa, F. L.; Ramella, C.; Bonani, F.; Di Ventra, M. Memcomputing NP-complete problems in polynomial time using polynomial resources and collective states. *Sci. Adv.* **2015**, *1*(6), e1500031, DOI: 10.1126/sciadv.1500031.

[191] Denchev, V. S.; et al. What is the computational value of finite-range tunneling?. *Phys. Rev. X* **2016**, *6*, 031015, DOI: 10.1103/PhysRevX.6.031015.

[192] Maass, W. Noise as a resource for computation and learning in networks of spiking neurons. *Proc. IEEE* **2014**, *102*(5), 860-880, DOI: 10.1109/JPROC.2014.2310593.

[193] Cai, F., et al. Harnessing intrinsic noise in memristor Hopfield neural networks for combinatorial optimization. *arXiv preprint, arXiv:1903.11914*, **2019**.