Charge-based silicon quantum computer architectures using controlled single-ion implantation

A. S. Dzurak,1,2 L. C. L. Hollenberg,1,3 D. N. Jamieson,1,3 F. E. Stanley,1,2 C. Yang,1,3 T. M. Bühlert,1,2 V. Chan,1,2 D. J. Reilly,1,2 C. Wellard,1,3 A. R. Hamilton,1,2 C. I. Pakes,1,3 A. G. Ferguson,1,2 E. Gauja,1,2 S. Prawer,1,3 G. J. Milburn,1,4 and R. G. Clark1,2

1Centre for Quantum Computer Technology
2Schools of Physics and Electrical Engineering, University of New South Wales, NSW 2052, Australia
3School of Physics, University of Melbourne, VIC 3010, Australia
4Department of Physics, University of Queensland, QLD 4072, Australia

(Dated: March 22, 2022)

We report a nanofabrication, control and measurement scheme for charge-based silicon quantum computing which utilises a new technique of controlled single ion implantation. Each qubit consists of two phosphorus dopant atoms ~50 nm apart, one of which is singly ionized. The lowest two energy states of the remaining electron form the logical states. Surface electrodes control the qubit using voltage pulses and dual single electron transistors operating near the quantum limit provide fast readout with spurious signal rejection. A low energy (keV) ion beam is used to implant the phosphorus atoms in high-purity Si. Single atom control during the implantation is achieved by monitoring on-chip detector electrodes, integrated within the device structure, while positional accuracy is provided by a nanomachined resist mask. We describe a construction process for implanted single atom and atom cluster devices with all components registered to better than 20 nm, together with electrical characterisation of the readout circuitry. We also discuss universal one- and two-qubit gate operations for this architecture, providing a possible path towards quantum computing in silicon.

PACS numbers: 03.67.Lx, 61.72.Vv, 85.35.-p, 85.40.Ry

I. INTRODUCTION

It is widely believed that solid-state systems have much to offer in the search for a scalable quantum computer (QC) technology. One of the most advanced proposals is based on superconducting qubits [1], where coherent control [2, 3, 4, 5, 6] and two-qubit coupling [7] have been demonstrated. Semiconductor schemes also show promise, in particular those based on silicon metal-oxide-semiconductor (Si MOS) technology, due to their compatibility with existing manufacturing. In Kane’s scheme [8] (Fig. 1(a)) the qubits are defined by the spin of a single 31P nucleus. (b) Charge-based scheme [13], discussed here, where the position of a single electron within a double-well potential created by two donor phosphorus atoms (see Fig. 1(b)).

Although detection of single spins in silicon has not been achieved, fast single charge detection is already in place due to recent developments in RF single-electron transistor (SET) technology [11, 12]. We have therefore proposed a Si:P charge qubit architecture [13] which is complementary to the Kane scheme, but experimentally accessible now. Charge based qubits in large lithographically-defined quantum dots have been proposed previously [14, 15]. In our system the quantum logic states correspond to the lowest two states of the single valence electron localised in the double well formed by two donor phosphorus atoms (see Fig. 1(b)).

*Electronic address: a.dzurak@unsw.edu.au
Gates above the buried $P - P^+$ system allow for external control over the barrier height ($B$-gate) and potential symmetry ($S$-gates) for manipulation of localised qubit states, $|0\rangle = |L\rangle$ and $|1\rangle = |R\rangle$, while twin RF SETs facilitate qubit initialization and readout. A thin barrier layer such as $SiO_2$ is used to isolate the gates from the donors below. The charge qubit will decohere faster than its spin-based counterpart due to stronger environmental coupling, however, calculated $\tau_{\text{gate}}$ operation times of order 50 ps are commensurately faster than the $\mu$s operation times $\tau_{\text{spin}}$ for spin qubits. Although not spin-dependent, the electron transfer process in the $P - P^+$ qubit is similar to that in the $P - P$ system used for spin readout in the Kane scheme [8] and as such provides a test bed for the future development of spin-based qubits.

Operational issues aside, the spin- and charge-based $Si:P$ schemes shown in Fig. 1 face an identical challenge – placement of individual phosphorus donors within a low-disorder intrinsic-silicon ($i$-Si) substrate at precise array sites, accurately positioned with respect to the surface control gates and SETs. Two contrasting approaches are being developed to attain this goal. In the first, scanned-probe lithography of a hydrogenated silicon surface together with epitaxial Si overgrowth may be used to construct a buried P array using a bottom-up atomic assembly approach [17, 18]. While potentially capable of atomic precision, a number of steps remain in the full demonstration of this technology.

Here we describe a second construction approach for which charge qubit test devices have been fabricated. Array sites are defined by top-down lithographic patterning of a resist mask and the donors are implanted through this using a keV $^{31}$P$^+$ ion beam, with on-chip single ion detection. We have introduced the concept of single ion implantation in previous work on alternate device structures [19] and here show the first experimental demonstration of the technique for 14 keV phosphorus ions, as required for $Si:P$ qubit construction.

The article is organised as follows. We first describe the process by which the implantation of P donors is controlled with single ion accuracy, allowing devices to be configured atom-by-atom. Ion-impact detectors, integrated into the devices, are monitored electrically during implantation. When a single ion enters the $i$-Si substrate it produces electron-hole pairs that drift in an applied electric field, creating a detectable current pulse for each ion strike. Although discussed here for construction of QC devices, this technology is applicable to any semiconductor device where accurate control of dopant number in the substrate is important. We then detail a complete fabrication process for the construction of test devices with donors implanted with precision beneath control gates and SETs and describe the use of cross-correlated RF twin-SET measurements which will be necessary for qubit readout. Finally, we outline a scheme for the operation of one- and two-qubit devices accessible using this technology.

II. CONTROLLED SINGLE-ION IMPLANTATION

Fig. 1(a) depicts the technique developed to localize individual phosphorus atoms at the desired qubit array sites. A nano-patterned ion-stopping resist such as polymethyl-methacrylate (PMMA) defines the array sites and a low-energy keV $^{31}$P$^+$ ion beam is used to implant the P dopants through the thin SiO$_2$ barrier layer to a mean depth of 20 nm into the substrate.

![Figure 1](image1.png)

**Fig. 1:** (a) Schematic (not to scale) showing phosphorus implantation through a resist mask. Each ion strike creates an electron-hole plasma, producing a current pulse monitored by on-chip single ion detection. We have introduced the concept of single ion implantation in previous work on alternate device structures [19] and here show the first experimental demonstration of the technique for 14 keV phosphorus ions, as required for $Si:P$ qubit construction.

![Figure 2](image2.png)

**Fig. 2:** (a) Schematic (not to scale) showing phosphorus implantation through a resist mask. Each ion strike creates an electron-hole plasma, producing a current pulse monitored by on-chip electrodes (shown in optical micrograph at right). (b) Experimental demonstration of single ion strikes in an $i$-Si substrate bombarded with a 14 keV phosphorus ion beam. (c) Calculated 14 keV $P^+$ implant position probability for two 25 nm apertures separated by 60 nm. (d) Resulting histogram of spacings between pairs of $P^+$ implants through the apertures.

Single ion impacts are detected by two surface aluminium detector electrodes, biased at up to 10 V, which form MOS tunnel junctions and act as back-to-back diodes, restricting the dark current (no $^{31}$P$^+$ beam) to below 100 pA. Each ion entering the substrate creates $\sim$500 $e^-/h^+$ pairs which drift in the internal electric field produced by the electrode bias. The $e^-/h^+$ pair gener-
ation and separation mechanism has been modelled using the semiconductor modeling packages SRIM and TCAD and is found to create a current transient in 40 ps. The current is integrated in an external, high efficiency cooled preamplifier circuit to produce a single pulse for each ion strike. The substrate is also cooled to 115 K to reduce detector noise. Since the collection time is much less than the recombination time, close to 100% charge collection is possible. To measure the efficiency of the detectors, we have rastered a focused MeV ion beam across various electrode geometries and monitored the charge collection efficiency at each point, finding charge collection efficiencies of \( \sim 99\% \) at distances up to 10 \( \mu \text{m} \) from the electrodes. We have therefore been able to fabricate detector electrodes set back many microns from the central nanostructured region where the qubits and control gates are located (see image in Fig. 2(a)).

Data for an incident 14 keV \( ^{31}\text{P}^+ \) ion beam is shown in Fig. 2(b) for an interdigitated electrode array with lateral dimension \( \sim 100 \mu\text{m} \). Pulses above the noise threshold occur at a frequency consistent with the areal ion dose of \( \sim 5 \) ions/\text{ms} across the active device area and can therefore be identified as single ion strikes, as confirmed by analysis of the pulse height distribution, discussed below. The temporal broadening of the peaks in Fig. 2(b) results from the time constant of the detection circuit.

While semiconductor detectors are well-established, to our knowledge this is the first use of a detector integrated into a device to control its doping level. Furthermore, the 14 keV data of Fig. 2(b) represents the first detection of implanted keV \( ^{31}\text{P}^+ \) ions, although light ions such as \( ^1\text{H}^+ \) and \( ^4\text{He}^+ \) have been previously measured in the range 15-30 keV using silicon detectors. The low noise and high energy resolution of our detectors results from their low leakage current together with the very thin \( \text{SiO}_2 \) dead-layer, confirmed to be less than 7 nm from measurements using MeV ions.

Because of their mass, \( ^{31}\text{P}^+ \) ions with incident energy 14 keV lose \( \sim 85\% \) of their initial energy to nuclear stopping events in the substrate. The energy available for the creation of \( e^-/h^+ \) pairs is therefore \( \sim 2 \) keV. Due to variations in ion trajectories the exact number of \( e^-/h^+ \) pairs and the resulting pulse height will vary between events, as observed experimentally in Fig. 2(b). Analysis of a large number of pulses shows a gaussian distribution of peak heights with a mean value consistent with the expected electronic energy loss, confirming each peak as a single ion impact event. To ensure that no ions enter the substrate without detection the noise level must be kept significantly below the mean pulse height. We have been able to reduce the effective noise level to an energy equivalent of \( \sim 1 \) keV and expect that below 0.2 keV should be attainable, providing greater than 99% confidence that all implanted ions have been detected.

At present we are applying a uniform areal ion dose to our masked substrates, so that ion placement is random between the apertures. For the \( \text{P}^-/\text{P}^+ \) charge qubit device of Fig. 1(b) this leads to 50% probability of correctly configuring a device with one \( \text{P} \) atom at each site. Such a yield is sufficient for proof-of-principle experiments on one-qubit devices, however, for large-scale qubit arrays it will be necessary to direct each ion to its appropriate array site using a focused ion beam (FIB). We are currently developing this technology using a dual beam FIB/SEM with a 20 nm focus.

Because the path taken through the substrate by each implanted ion is different, there will be variation in the spatial configuration of each \( \text{P}^-/\text{P}^+ \) pair, which must be corrected for by appropriate calibration of the \( B^- \) and \( S^- \) gate voltages (defined above) for all qubits in the device. Since the qubit gate operation times are dependent on both the \( \text{P}^-/\text{P}^+ \) donor spacing and the barrier gate voltage, the \( B^- \)-gate can be used to tune individual qubits over a wide range of spacings.

To estimate the spacings in our test devices we have used an implant modeling package to calculate the expected ion straggle. For 14 keV \( ^{31}\text{P}^+ \) ions incident on a silicon substrate with a 5 nm \( \text{SiO}_2 \) gate oxide we find that the ions come to rest 20 nm below the free surface, with a standard deviation of 10 nm in the beam direction and 7 nm in the lateral direction. We have also modeled a typical implant profile for a device with two circular resist apertures of diameter 25 nm and a centre-to-centre spacing of 60 nm. Fig. 2(c) shows the calculated position probability contours, while Fig. 2(d) is the resulting relative probability of \( \text{P}^-/\text{P}^+ \) donor spacings. Our calculations indicate that the magnitude of the detection pulse is related to the donor depth, meaning that devices with two similar pulses would be closer to optimum configuration and could then be selected for measurement.

At the mean distance of 60 nm we calculate qubit rotation times of \( \sim 200 \) ps using accessible \( B^- \)-gate voltages, becoming faster for smaller spacings. As seen in Fig. 2(d), for initial two-donor devices \( \sim 40\% \) of \( \text{P}^-/\text{P}^+ \) pairs will be separated by less than 60 nm, giving functional qubits. We have fabricated resist apertures as small as 15 nm and expect that centre-to-centre spacings of 30 nm can be achieved. In such structures all pair spacings would be below 70 nm, providing a high yield of operational qubits for large scale systems.

### III. Fabrication of Test Devices

To evaluate the potential of charge qubits constructed via ion implantation we have fabricated test devices in which the two donors in Fig. 1(b) are replaced by implanted clusters of phosphorus donors, effectively creating two buried metallic islands. Fig. 3 shows devices incorporating two such clusters buried 20 nm below the surface, accurately aligned to control gates and dual read-out SETs. We calculate that approximately 600 donors are required in each cluster to create a metallic density of states separated by a barrier, enabling periodic sequential tunneling between clusters upon application of a differential bias between the surface control gates. The
Fabrication of the devices in Fig. 3 involves a number of high-resolution electron beam lithography (EBL) steps, each of which must be aligned to the others with an accuracy of 20 nm or better, to ensure reliable gate control and sufficient capacitive coupling between the donors and read-out SETs. The process flow proceeds as follows. Firstly, a barrier between the control gates and donors is provided by a 5 nm SiO$_2$ layer, thermally grown on a near-intrinsic silicon wafer with a background $n$-doping level of $10^{12}$ cm$^{-3}$.

If single ion implant control is required, micron-scale aluminium detector electrodes are then deposited on the substrate using UV lithography. The electrodes are separated from each other by 10 $\mu$m (see Fig. 2(a)), sufficiently close to ensure high-efficiency charge collection, but far enough apart to allow all nanocircuitry to be constructed between them. We note that for the fabrication of test devices with large numbers of P atoms, single ion counting was not required as the cluster size could be determined sufficiently accurately from the incident ion flux and resist-aperture diameter.

To provide sub-20 nm registration between all features on the device, EBL is then used to pattern a number of Ti/Pt alignment markers on the chip. In a second EBL step, two sub-30 nm apertures are opened in an ion-stopping PMMA resist, as depicted schematically in Fig. 2(a). Metallisation and lift-off results shown in the inset to Fig. 3(b) confirm the dimensions of these apertures.

Donor implantation proceeds next using a 14 keV P$^+$ ion beam. Modeling indicates that these ions come to rest in the PMMA at a mean depth of 38 nm, with standard deviation 10 nm, so a layer thickness above 100 nm is sufficient to block phosphorus ions and avoid forward recoils of atoms constituting the resist. Phosphorus ions which pass through the apertures and enter the substrate come to rest at a mean depth of 20 nm below the free surface, as stated above.

Damage to the substrate caused by the implant process must next be removed via a thermal treatment. We employ a 950°C rapid thermal anneal (RTA) for 5 seconds, sufficient to activate the phosphorus donors but limiting their diffusion to $\sim$1 nm based on standard bulk rates. Pulsed laser annealing on ms timescales could also be used to further limit phosphorus diffusion and to localise the region of heating.

Following ion implantation and activation, the remaining nanocircuitry on the surface of the chip is completed using two further EBL steps. Firstly, Ti/Au control gates are deposited following EBL patterning of a single PMMA layer. We routinely fabricate gate widths of 20-30 nm using this process and have also demonstrated continuous gates as narrow as 12 nm. Finally, the two Al/Al$_2$O$_3$ SETs are fabricated using a double-angle metallisation process and a bilayer resist. As seen in Fig. 3(a), the overall alignment between all levels of this process is better than the width of a control gate (\(~20\) nm).
IV. TWIN-SET READOUT AND ELECTRICAL CHARACTERISATION

The proposed charge qubit device of Fig. 1(b) employs two symmetric SETs to read out electron position within a single P−P+ qubit. Whilst in principle a single SET would suffice, by cross-correlating the output from two SETs it is possible to reject spurious events resulting from random charge motion within the Si substrate, the SiO$_2$ barrier layer, or associated with the SETs themselves. Such charge noise rejection has been demonstrated [30] using an all-aluminium twin-SET architecture in which the phosphorus donors are simulated by two aluminium islands separated by a tunnel junction. In the device of Fig. 3(a) each SET is designed to capacitively couple most strongly to its nearest donor cluster. Preliminary measurements, however, indicated significant cross-coupling between SETs, making signal discrimination difficult, and it was necessary to reconfigure the device with the two SETs separated from each other by around 1 µm (Fig. 3(b)). Additional antenna electrodes are then used to couple each SET to its target donor or donor cluster, while a long central barrier (B) gate increases screening between SETs. In the following we focus on characterisation of the control and readout circuitry of this modified device with no implanted donors.

To read out the state of a charge qubit it will be necessary to perform a projective measurement with the two SETs on a timescale shorter than the qubit mixing time $t_{mix}$, which we expect to be of order microseconds based on spontaneous emission results obtained for superconducting circuits [31]. Using radio-frequency (RF) SET technology [11, 12] we have developed a twin RF-SET measurement system [32] and used it to demonstrate cross-correlated single-shot measurements of controlled charge motion within all-aluminium devices on sub-microsecond timescales [33]. The time $t_{meas}$ required to perform single-shot measurements of electron position on buried donor devices will depend on the capacitive coupling between the donor electrons and SETs [31, 33]. Estimates of this coupling [34] indicate that $t_{meas}$ ∼1 µs can be achieved, making qubit readout possible.

When applied to the device of Fig. 3(b) this RF measurement system enables independent operation of the two SETs on microsecond timescales. Fig. 4(a) shows typical Coulomb blockade oscillations in SET conductance on a control device as in Fig. 3(b), but with no phosphorus implants. (b) Reflected RF power as a function of frequency on a similar device when the two SETs are biased at conductance maxima (red) and minima (black). (c, d) RF bias spectroscopy of SET 2 on a control device in the normal state (c), and the superconducting state (d), measured using a carrier frequency of 357 MHz. Each plot contains 250,000 data points, accumulated at a rate of 0.3 ms per datum. (e) Reflected RF power for two SETs on a device with a modified gate arrangement, together with their cross-correlated output (black), showing sub-µs response to a sawtooth potential (blue) applied to a control gate to simulate charge transfer.

The devices are further characterised using bias spectroscopy measurements in which a d.c. source-drain voltage $V_{sd}$ is applied to an SET and its response monitored. Fig. 4 shows bias spectroscopy for a control device SET, operated at radio frequencies in the normal ($B = 2T$) and superconducting ($B = 0$) states, respectively. In the normal state (Fig. 4(c)) we see a characteristic “Coulomb diamond” spectrum, from which a charging energy of $e^2/C$
= 0.2 meV may be obtained. In the superconducting state (Fig. 4(d)) the data is more complex and exhibits features due to resonant Josephson effects.

From measurements on all-aluminium devices, we find that optimal sensitivity to charge motion is obtained by operating the two SETs in the superconducting state and biasing each to a Josephson quasiparticle peak, as shown in Fig. 4(d). In this way we have attained sensitivities with twin SETs of 4.4 μeV/√Hz and 7.5 μeV/√Hz respectively, close to the quantum limited sensitivity. Fig. 4(e) shows RF data obtained on an all-aluminium device when a control gate is ramped with a sawtooth potential to simulate periodic charge transfer. The gate voltage amplitude corresponds to an induced barrier height as seen by the target qubit.

Before the qubit is operational it must be pre-initialised after fabrication to remove one of the electrons. Much of the noise detected by the individual SETs is rejected by the correlation and the combined system shows a response time below 1 μs, as required for charge qubit readout.

V. CHARGE QUBIT OPERATION AND COUPLING

We now discuss possible one- and two-qubit operations which will be accessible using the devices shown in Fig. 3(b) when configured with just two activated phosphorus donors. There exist two choices for the basis of logical qubit states corresponding to the lowest two states being localised or de-localised. Since SET readout is most easily carried out for localised states, we focus here on the configuration with non-zero S-gate biases (V_S ≠ 0 in Fig. 5(a)), which serves to localize the electron into the qubit states |0⟩ = |L⟩ and |1⟩ = |R⟩. Calculations show that for equal and opposite applied voltages on the S-gates of order 0.1 V the fidelity of qubit definition is optimal, with mixing of higher states less than 10^{-4}. We discuss later the alternative delocalised basis choice |0⟩ = (|L⟩ + |R⟩)/√2 and |1⟩ = (|L⟩ − |R⟩)/√2 in the context of reducing the effects of decoherence.

To perform a single qubit $\pi/2$ rotation in the localized basis the S-gate biases are adjusted to zero, to symmetrize the potential, and the $B$-gate bias made negative to raise the barrier and slow the coherent oscillations ($V_B = 0$ in Fig. 5(a)). Typically, such operations will require gate bias precision down to the mV level. The time for a $\pi/2$ rotation will depend primarily on the donor spacing and chosen $B$-gate bias. For a typical bias $V_B \sim 0.5$ V we calculate rotation times longer than 50 ps, which are accessible using fast pulse generation technology.

Before the qubit is operational it must be pre-initialised after fabrication to remove one of the electrons from the $P−P$ system. The pre-initialisation process is carried out using the $S$ and $B$ gates: the electron in the right-hand donor well is ionized to the continuum by a negative bias $\sim -0.4$V on the right-hand S-gate, while the electron in the left donor well is partially screened by grounding the $B$-gate and left-hand S-gate. Once the qubit has been pre-initialised, the two SET outputs can be calibrated for the $|L⟩$ and $|R⟩$ states. Thereafter, initialisation of the charge qubit into the ground state $|0⟩ = |L⟩$ is effected by simply biasing the $S$-gates and observing the SET outputs.

In the SET readout process we wish to make a projective measurement of a general state $|Ψ⟩ = c_0|0⟩ + c_1|1⟩$, resulting from a sequence of gate operations with the SETs blocked so that no current flows. As a result of measurement we obtain $|0⟩$ or $|1⟩$ with probabilities $|c_0|^2$ and $|c_1|^2$ respectively. When voltages are applied to the SET bias gates (see Fig. 3(b)) tuning each SET to a conductance peak, the current flow through the device decoheres the charge qubit strongly, causing a rapid transition to a statistical mixture of the localised eigenstates. The SETs will then give distinguishable output signals, determined during calibration, corresponding to the system having collapsed into the left or right state.

Two possible qubit coupling schemes are shown in Figs. 5(b) and 5(c), leading to different coupling dynamics. For simplicity we have included only one SET readout device per qubit in the schematics. In the first “CNOT” arrangement, the horizontal qubit $Q_1$ acts on the effective barrier height of the vertical qubit $Q_2$, and the coupling is primarily $\Gamma_{zz}\sigma_z^{(1)}\sigma_z^{(2)}$. In the second “CPHASE” arrangement the effective coupling is $\Gamma_{zz}\sigma_z^{(1)}\sigma_z^{(2)}$. Precise determination of the coupled qubit dynamics in the presence of the full gate structure is beyond the scope of this paper, however, we have performed a semi-classical calculation to obtain an order of magnitude estimate. We calculate the effect on $Q_2$ of moving a charge of 1.0 $e$ between the $a$ and $b$ positions of $Q_1$ (see Fig. 5(b)) with...
a and b chosen to be 60 nm and 30 nm respectively from $Q_2$, and obtain $\Gamma \approx 10^{-4} - 10^{-5}$ meV corresponding to coupled qubit operation times of 0.1 - 1 ns.

VI. DISCUSSION

Given a capability to implant controlled numbers of donors into silicon devices with nanoscale gates there do not appear to be any fundamental limits posed by fabrication technologies for scale-up of this architecture to many qubits. For example, long linear arrays of charge qubits can be envisaged with “CPHASE” coupling as shown in Fig. 5(c). Such devices would require a focused phosphorus ion beam combined with an EBL-defined resist aperture mask to position each dopant at the appropriate array site in a step-and-repeat process.

Some device-related issues still require further experimental work before Si:P qubit operation can be demonstrated. For example, it will be necessary to minimise defects at the Si/SiO$_2$ interface which could trap the sole electron in the qubit. Interface trap densities below $10^{10}$ cm$^{-2}$ have been reported that correspond to trap spacings in excess of 300 nm, sufficient for qubit operation, however, such interfaces require high levels of purity during oxide growth. Also, to ensure that only the intended phosphorus ions enter the device during implantation, the detector dark currents must be further reduced. We are currently incorporating p- and n-doped wells below the detector electrodes to create a p-i-n structure for this purpose.

The key factor determining the limit to scale-up will be decoherence of the qubits due to environmental coupling. Successful operation of quantum devices is contingent on coherence times remaining longer than the time required for arbitrary rotations. The primary sources of decoherence for the charge qubit are expected to include phonons, Johnson noise from the gates and charge noise from the material environment. A recent calculation of LA phonon induced decoherence on the P – P$^+$ system concluded that for donor separations of 25 nm and greater, $\tau_{\text{phonon}}$ is of order $\mu$s, well above the gate operation times. Similarly, Johnson noise due to fluctuations on the S and B gates is also calculated to give decoherence on timescales $\sim 1 \mu$s.

The $1/f$ noise resulting from charge fluctuations in the surrounding environment is believed to be the limiting factor for all charge-based qubits. In particular, individual charge traps can produce sudden and large changes in the noise signal at random times (random telegraph signals). Ensemble coherence times of $\tau_2 \sim 1$ ns have been observed in GaAs quantum dots suggesting a lower bound for the single particle coherence time of $\tau_2 > 1$ ns. In comparison with the buried Si:P charge qubit, these lithographically-defined GaAs devices were quite large - approximately 0.02 $\mu$m$^2$ in area with around 25 electrons per dot. We therefore expect the quantum coherence time for the Si:P charge qubit to be long enough to allow coherent control of devices such as in Fig. 3.

The use of high quality materials with low trap densities should also extend the coherence time, while rephasing pulse techniques can minimise the effects of decoherence. Furthermore, $\tau_2$ may be increased by defining the logical states in terms of de-localised symmetric and anti-symmetric wavefunctions. Since the delocalised states have a very similar charge distribution they will be less vulnerable to environmental charge fluctuations, although charge readout will be more difficult in this case.

Prior to coherent gate operations two key experiments will be undertaken. Controlled tunneling between clusters of phosphorus donors must first be demonstrated with SET readout to ascertain the signal level corresponding to single electron transfer. Microwave spectroscopy on a P – P$^+$ device may then be used to map out the qubit energy levels and determine $\tau_1$ and $\tau_2$ for the system.

In summary, a top-down process for constructing small-scale Si:P quantum computer devices has been developed that is capable of accurately locating single phosphorus atoms in an i-Si substrate below custom-configured control gates and SET readout devices. Ion detection electrodes, integrated into the device structure, make this single atom doping possible and open the way for a new class of implanted devices at the single donor level. We have outlined a scheme for operation of these Si:P devices as charge qubits, including coupling architectures suitable for scalable computing, and have discussed in detail the operation of twin RF SETs for state readout with charge noise rejection. With these fabrication and measurement technologies in place, a path is open for the realisation of quantum gate operations in silicon.

Acknowledgments

We thank R. Brenner, D. P. George, H. S. Goan, F. Green, A. Greentree, W. K. Hew, T. Hopf, J. C. McCallum, L. D. Macks, M. Mitic, T. C. Ralph, L. Sim, P. Spizzirri and R. P. Starrett for experimental and theoretical contributions. This work was supported by the Australian Research Council, the Australian Government, the U.S. National Security Agency (NSA), the Advanced Research and Development Activity (ARDA) and the Army Research Office (ARO) under contract number DAAD19-01-1-0653.
A. Aassime, G. Johansson, G. Wendin, R. J. Schoelkopf, J. Wrachtrup et al., unpublished.

L. C. L. Hollenberg, A. S. Dzurak, C. Wellard, A. R. A. Barenco, D. Deutsch, A. Ekert, and R. Jozsa, Con-

A. Fowler, C. Wellard, L. C. L. Hollenberg, Error rate of the Kane quantum computer controlled-NOT gate in the presence of dephasing Phys. Rev. A 67, 012303 (2003).

J. L. O’Brien, S. R. Schofield, M. Y. Simmons, R. G. Clark, A. S. Dzurak, N. J. Curson, B. E. Kane, N. S. McAlpine, M. E. Hawley, and G. W. Brown, Towards the fabrication of phosphorous qubits for a silicon quantum computer Phys. Rev. B 64, 161401 (2001).

S. R. Schofield, N. J. Curson, M. Y. Simmons, L. Oberbeck, T. Hallam, F. J. Ruess, and R. G. Clark, Atomically precise placement of single dopants in Si, unpublished.

T. M. Bühler, R. P. McKinnon, N. E. Lumpkin, R. Brenner, D. J. Reilly, L. D. Macks, A. R. Hamilton, A. S. Dzurak, and R. G. Clark, A self-aligned fabrication process for silicon quantum computer devices Nanotechnology 13, 468 (2002); R. P. McKinnon, F. E. Stanley, N. E. Lumpkin, E. Gauja, L. D. Macks, M. Mitic, V. Chan, K. Peceros, T. M. Bühler, A. S. Dzurak, R. G. Clark, C. Yang, D. N. Jamieson, and S. Prawer, Nanofabrication processes for single-ion implantation of silicon quantum computer devices Smart. Mater. Struct. 11, 735 (2002).

C. I. Pakes, D. P. George, D. N. Jamieson, C. Yang, A. S. Dzurak, E. Gauja, and R. G. Clark, Technology computer aided design modeling of single atom doping for fabrication of buried nanostructures Nanotechnology 14, 157 (2003).

J. F. Ziegler, J. P. Biersack, and U. Littmark, SRIM - The Stopping and Range of Ions in Solids Pergamon Press, New York (1985).

TCAD - Technology Computer Aided Design, Integrated Systems Engineering AG, Zurich.

K. C. Hsieh, Observation of the pulse height defect for helium ions of energies ¡30 keV in silicon Nucl. Instr. And Meth. 138, 677 (1976); C. C. Curtis, and K. C. Hsieh, Field ionization device used for measuring the pulse height defect of He+ in silicon Rev. Sci. Instr. 48, 252 (1977).

V. E. Borisenko, and P. J. Hesketh, Rapid Thermal Processing of Semiconductors Plenum Press, New York (1997).

Intrinsic diffusivity calculated for P with values taken from: P. M. Fahey, P. B. Griffin, and J. D. Plummer, Defects and dopant diffusion in silicon Rev. Mod. Phys. 61, 289 (1989).

We have confirmed the reliable low-temperature conductivity at 4.2 K of these narrow Ti/Au gates using separate structures.

T. A. Fulton, and G. J. Dolan, Observation of single-electron charging effects in small tunnel junctions Phys. Rev. Lett. 59, 109 (1987).

T. M. Buehler, D. J. Reilly, R. Brenner, A. R. Hamilton, A. S. Dzurak and R. G. Clark, Correlated charge detection for readout of a solid-state quantum computer Appl. Phys. Lett. 82, 577 (2003).

K. W. Lehner, K. Bladh, L. F. Spietz, D. Gunnarsson, D. I. Schuster, P. Delesing, and R. J. Schoelkopf, Measurement of the excited-state lifetime of a microelectronic circuit Phys. Rev. Lett. 90, 027002 (2003).

T. M. Buehler, D. J. Reilly, R. P. Starrett, A. R. Hamilton, A. S. Dzurak, and R. G. Clark, Development and operation of a radio frequency twin-SET for solid-state qubit readout arXiv:cond-mat/0302083 (2003).

T. M. Buehler, D. J. Reilly, R. P. Starrett, A. D. Greentree, A. R. Hamilton, A. S. Dzurak, and R. G. Clark, Efficient readout with the radio frequency single-electron transistor in the presence of charge noise arXiv:cond-mat/0304338 (2003).

C. I. Pakes, V. Conrad, J. C. Ang, F. Green, A. S. Dzu-
rak, L. C. L. Hollenberg, D. N. Jamieson, and R. G. Clark, Modeling SET-based readout in the Kane solid-state quantum computer *Nanotechnology* **14**, 161 (2003).

[35] A. A. Clerk, S. M. Girvin, A. K. Nguyen, and A. D. Stone, Resonant Cooper-Pair Tunneling: Quantum Noise and Measurement Characteristics *Phys. Rev. Lett.* **89**, 176804 (2002).

[36] M. H. Devoret, and R. J. Schoelkopf, Amplifying quantum signals with the single-electron transistor *Nature* **406**, 1039 (2000).

[37] N. S. Saks, Measurement of single interface trap cross sections with charge pumping *Appl. Phys. Lett.* **70**, 3380 (1997).

[38] S. Barrett, and G. J. Milburn, Measuring the decoherence rate in a semiconductor charge qubit [arXiv:cond-mat/0302238] (2003).

[39] C. Wellard, and L. C. L. Hollenberg, Thermal noise in a solid-state quantum computer *J. Phys. D* **35**, 2499 (2002).

[40] E. Paladino, L. Faoro, G. Falci, and R. Fazio, Decoherence and 1/f Noise in Josephson Qubits *Phys. Rev. Lett.* **88**, 228304 (2002).

[41] T. H. Oosterkamp, T. Fujisawa, W. G. van der Wiel, K. Ishibashi, R. V. Hijman, S. Tarucha, and L. P. Kouwenhoven, Microwave spectroscopy of a quantum-dot molecule *Nature* **395**, 873 (1998).

[42] J. M. Martinis, S. Nam, J. Aumentado, K. M. Lang, and C. Urbina, Decoherence of a superconducting qubit due to bias noise *Phys. Rev. B* **67**, 094510 (2003).