Effect of Wafer Level Underfill on the Microbump Reliability of Ultrathin-Chip Stacking Type 3D-IC Assembly during Thermal Cycling Tests

Chang-Chun Lee
Department of Power Mechanical Engineering, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road, Hsinchu 30013, Taiwan; cclee@pme.nthu.edu.tw; Tel.: +886-3-516-2410; Fax: +886-3-572-2840
Received: 28 August 2017; Accepted: 23 October 2017; Published: 24 October 2017

Abstract: The microbump (µ-bump) reliability of 3D integrated circuit (3D-IC) packaging must be enhanced, in consideration of the multi-chip assembly, during temperature cycling tests (TCT). This research proposes vehicle fabrications, experimental implements, and a nonlinear finite element analysis to systematically investigate the assembled packaging architecture that stacks four thin chips through the wafer level underfill (WLUF) process. The assembly of µ-bump interconnects by daisy chain design shows good quality. Results of both TCT data and the simulation indicate that µ-bumps with residual SnAg solders can reach more than 1200 fatigue life cycles. Moreover, several important design factors in the present 3D-IC package influence µ-bump reliability. Analytical results show that the µ-bump’s thermo-mechanical reliability can be improved by setting proper chip thickness, along with a WLUF that has a low elastic modulus and a small coefficient of thermal expansion.

Keywords: 3D integrated circuits; microbump reliability; wafer level underfill; temperature cycling test; finite element analysis

1. Introduction

Given that chip-stacking packages, combined with either silicon-based or glass/ceramic-based interposers, are promising frameworks [1–5] for three-dimensional integrated circuit (3D-IC) integrations [6–8], microbump (µ-bump) reliability must be enhanced. Processes, such as chip grinding, position adjustment and planarity of assembly, the formation of through-silicon via (TSV), and the composition and dimensions of µ-bumps, should be emphasized to improve the functionality of 3D-IC packages. Consequently, the prevention of fracture failure in µ-bumps during fabrication and the maintenance of their long-term reliability is crucial. At present, µ-bump arrays are placed into an underfill after assembly through the capillary action of traditional flip-chip (FC) technology. In this process, however, voids may surround the µ-bumps in the underfill. Moreover, the bump height or gap between the Si substrate and the stacked chips narrows progressively, thereby deteriorating the µ-bump reliability. This issue can be addressed completely by wafer level underfill (WLUF), using the thermal compression approach [9–16]. The main procedures of the WLUF process are first, to attach WLUF film on a silicon wafer. Subsequently, another chip with µ-bumps is aligned and assembled to the above-mentioned diced silicon wafer, by using a thermal compression bonding approach. Several studies have reported on the applications and characteristics related to underfill and µ-bump reliability [17–19]. Shen et al. performed numerical analyses to investigate the mechanics of microbump failure in 3D microelectronic packages under a shear load; the loading mode with a superimposed tension or compression on shear easily influenced the ductility of the concerned solder [17]. By using finite element analysis (FEA), a reliability study was demonstrated by Che et al., involving the architecture of silicon-less interconnection technology (SLIT), in which the results indicated that advanced packaging with SLIT technology shows higher solder joint fatigue life than...
Materials 2017, 10, 1220

packaging with through-silicon interposer technology, under thermal cycling conditions [18]. Moreover, the significant influence of the properties of underfill on the thermal mechanical reliability of 3D-IC packaging was emphasized [19]. However, µ-bump reliability has rarely been analyzed for the chip stacking of 3D-IC packages using WLUF in temperature cycling tests (TCT). Thus, the current study fabricates a vehicle to validate the capability and related reliability of the chip-on-chip packaging structure with four thin chips under a TCT load ranging from $-55 \degree C$ to $125 \degree C$. Moreover, µ-bump reliability is estimated through a nonlinear, thermo-mechanical simulation based on FEA. The mean failure cycles of the µ-bump can be predicted accurately, based on the Coffin-Manson empirical relation and through comparison with testing data. Furthermore, the current study systemically estimates the effects of several important design factors, including stacked chips, the elastic modulus ($E$), and the coefficient of thermal expansion (CTE) of WLUF, on the fatigue lifespan of µ-bumps through reliable simulation methodology.

2. Temperature Cycling Test of 3D-IC Packaging

2.1. Assembly of Stacked Chips with WLUF

To estimate the reliability and precision of µ-bumps using the proposed simulation methodology, a testing vehicle was fabricated and a related TCT experiment was conducted. Figure 1 shows the top view and the layout design of the arrangement of the chip-on-chip packaging specimen, which is composed of four 50-µm-thick stacked chips. Notably, the TSV in the specimens is not configured to focus on the stability of the µ-bump assembly during the application of the WLUF thermo-compression approach. The detailed assembly process conditions are described as follows. First, a 20 µm laminated WLUF was coated on a 50 µm wafer with array-type µ-bumps. It is notable that the WLUF was composed of a 50% Silica filler, epoxy material, and flux agent. Second, the foregoing wafer was diced into numbers of chips. These chips, with the designs of trace lines, are fabricated and provided by Industrial Technology Research Institute (ITRI) in Taiwan. Third, a thermal compressing bonding was performed by a FC bonder with a pressure of 0.753 MPa and an elevated temperature of 260 °C. The total duration was about 1 min, composed of 5 s and 10 s, for melting solder and pre-heated stages, respectively. Finally, a post curing procedure for WLUF was implemented to complete the whole assembly process. The four stacked chips (each 5.1 mm $\times$ 5.1 mm) were mounted on top of the Si substrate (with an area of 16 mm $\times$ 16 mm). As indicated in Figure 1, the surface of the stacked chip is divided into four regions, with more than 3000 array-orientation µ-bumps. A fine pitch of 30 µm was applied to the µ-bumps to determine the manufacturing capability for high-density assembly. Moreover, array-type electrical pads, which are part of the daisy-chain design, were installed at the peripheral margin of the Si substrate, to assess electrical performance when the TCT loads were applied. To meet the developed mainstream of 3D-IC packages, a small form factor was necessary. Hence, this study considers the narrow gap in chip assembly, which is mainly determined by µ-bump height. The use of traditional underfill to completely encapsulate the underfill through capillary action is complicated. By contrast, a pressure of 0.753 MPa combined with an elevated temperature of 260 °C had to be applied and maintained throughout the proposed WLUF process. Following assembly, µ-bumps were individually generated from the chip and Si substrate sides. They consisted of a 6-µm-thick Cu stud, a 3.5-µm-thick nickel layer, and an approximately 1.0-µm-thick Ni$_3$Sn$_4$ intermetallic compound (IMC). In addition, the intermediate zone of the µ-bump contained a 2.5-µm-thick lead-free solder remnant. An enlarged view of the µ-bump assembly is displayed in the scanning electron microscopy (SEM) images in Figure 2 after the A’-A’ dash line presented in Figure 1 was cut. After the fourth chip was bonded, the thickness of Ni$_3$Sn$_4$ increased (Figure 2b) as a result.
2.2. Reliability Experiment Results

To stabilize the stacking of four chips, the daisy-chain design was implemented on the bottom layer of the µ-bump array. Thus, the electrical characteristics could be determined. Figure 3 depicts the variation in contact resistance for eight specimens after each layer of 50-µm-thick chips was stacked. The contact resistance of the µ-bump within the array at the left-upper corner of the first chip was measured by using a 4-point kelvin probe. Typical values of the measured contact resistance were between 40–60 mΩ. In this research, a measured range from 45.5 mΩ to 54.5 mΩ was acquired after assembling the four stacked chips. The measured reproducibility was extremely fine when the first chip was mounted. Moreover, contact resistance varied by only ~2% in the proposed packaging vehicles.

In the reliability test, under temperature cycles between −55 °C and 125 °C, the mean number of failure cycles for the first chip on the Si-substrate was ~1250, given 42 specimens of WLUF assembly technology. To determine the primary failure mechanism and the potential collapse locations, the scanning acoustic tomography (SAT) images at the beginning of the reliability test were compared with...
those obtained after a maximum of 1000 sustained TCT cycles, as shown in Figure 4. After testing, the four regions of the µ-bump array were patterned with many dark spots, thus indicating that µ-joints sustained fractured breaks. The Coffin-Manson relationship had to be incorporated into a simulation methodology to address this occurrence and to estimate the fatigue life of µ-bumps. This technique is detailed in the following section.

Figure 3. Variation in the contact resistance of the daisy chain at the bottom µ-joint array during multi-chip stacking processes.

Figure 4. Comparison of satellite acoustic technology (SAT) images obtained at the beginning of the experiment (zero cycle) and those captured after 1000 temperature cycling test (TCT cycles).

3. Failure Analysis and the Estimation of Fatigue Lifetime in µ-Bumps

3.1. Coffin-Manson Relationship in Lead-Free Bumps

µ-bumps are composed of lead-free solders. After TCT, the IMC does not become entirely brittle, but rather retains some of this solder. Therefore, the Coffin-Manson relationship, based on the strain energy method is applied, to predict the µ-bump reliability of the present 3D-IC package, containing four stacked chips [20,21]. The proposed simulation approach is integrated with a low-cycle fatigue analysis and is described as follows. First, the empirical equation is expressed as:

\[ \Delta \varepsilon \gamma N_f^b = D \]  

(1)
Moreover, the conversion of the plastic shear strain extent, $\Delta \varepsilon_\gamma$, from an entire thermal cycle to the incremental, averaged equivalent plastic strain, $\Delta \varepsilon_{ep}$, is given by

$$
\Delta \varepsilon_\gamma = \sqrt{3} \Delta \varepsilon_{ep}
$$

(2)

where substance coefficients for the fatigue ductility coefficient ($D$) and fatigue ductility exponent ($\lambda$) were obtained using the least-squares method. Given the 96.5Sn3.5Ag lead solder, the constants of $D$ and $\lambda$ were 21.9 and 0.93, respectively, as per Equation (1) [22]. By rewriting Equation (1), according to the transformed relation of Equation (2), the equation that describes the connection between $\Delta \varepsilon_{ep}$ and the fatigue life cycles ($N_f$) for the lead-free solder could be restated further, as follows:

$$
N_f = 15.306 (\Delta \varepsilon_{ep})^{-1.075}
$$

(3)

Once $\Delta \varepsilon_{ep}$ converged during a temperature cycle via the FEA, the fatigue life ($N_f$) of the $\mu$-bump was predicted. The incremental equivalent plastic strain was adopted for the Coffin-Manson relationship because the shrunken bumps constructed using FC technology [23] contribute to normal stress during TCT.

3.2. Finite Modeling Assembly of Stacked Chips Using WLUF

This research considers two types of chip-stacking 3D-IC packaging structures in the construction of a finite element model. The first type validated failure mode and estimated $\mu$-bump reliability by mounting an initial layer of 50-μm-thick stacked chips. The second type predicted the fatigue lifetime of the $\mu$-bump in the first two layers of the proposed package architecture with four stacked chips. As the second to the fourth stacked chips were bonded, identical WLUF procedures were applied sequentially. As a result, the layout of the entire structure was bi-axially symmetrical. The complexity of these components can generate critical problems in finite element modeling and subsequent computer time. Thus, a 2D simulated model was constructed along the cross-section by cutting the $A'$-$A'$ line (Figure 1) that was far from the packaging center. Given the geometry symmetry shown in Figure 5, only half of the model was necessary. In chip assembly, the Si substrate used measured 720 μm. Each stacked chip had an area of 2.55 mm × 2.55 mm and was 50 μm thick. The length of the $\mu$-bump array was 2.01 mm, and this array consisted of 67 $\mu$-bumps with a fine pitch of 30 μm. Hence, WLUF was rich at the peripheral margin of the gap between the first chip and the Si substrate, as well as among the stacked chips. Figure 6 provides an enlarged view of the $\mu$-bumps after chip stacking in both FEA [24,25] and the actual specimen. Figure 7 exhibits the detailed dimensions, components, and finite element mesh of the $\mu$-bump framework used in the temperature cycling simulation. When chips were stacked in four reiterations of the WLUF process, the Ni$_3$Sn$_4$ IMC displayed a thickness of ~1 μm between the 5 μm thick lead-free solder and the 3.5 μm thick nickel layer. Table 1 lists the material properties of the proposed 3D-IC package used in the nonlinear FEA. Furthermore, a bi-linear model of stress/strain relation was adopted for the Cu stud. The fatigue behavior of $\mu$-bumps was also investigated, based on the temperature dependence of the multi-linear mechanical model for a lead-free solder. The mechanical constraints of the boundary conditions of FEA (Figure 5) are explained as follows. The $x$-directional displacements of the nodes along the symmetry axis of the model were fixed. For the node at the bottom of this axis, all degrees of freedoms were set to prevent rigid body motion during the analysis. On the assumption that intrinsic stresses, resulting from packaging assembly, are totally eliminated, the analytical structure was considered stress-free at room temperature, and the thermal cycling load was subject to a temperature range of $-55 \, ^\circ C$ to $125 \, ^\circ C$. At least three cycles were performed to numerically converge the incremental averaged equivalent plastic strains in this FEA investigation.
**Table 1.** List of material properties used to estimate the presented nonlinear finite element analysis (FEA).

| Materials          | Young’s Modulus (E) | Coefficient of Thermal Expansion (CTE) (ppm/°C) | Poisson’s Ratio |
|--------------------|---------------------|-------------------------------------------------|-----------------|
| Si                 | 169.5 GPa           | 3                                               | 0.28            |
| Cu                 | E = 122 GPa         | Reference temperature (T) = 25 °C               |                 |
|                    |                     | Yield stress = 173 MPa                          | 17              |
|                    |                     | Tensile strength = 1.2 GPa                      | 0.35            |
| Passivation (Si₃N₄)| 155 GPa             | 5                                               | 0.28            |
| Wafer-level underfill | 5.6 GPa at 25°C |                     | 29.2            |
| SnAg solder        | Temperature dependence |                              | 22.5            |
| IMC (Ni₃Sn₄)       | 85.6 GPa            | −40 °C:16.3 25 °C:17.6 50 °C:18.1 125 °C:19.3 | 0.31            |
| Ni                 | 186                 | 12.5                                            | 0.342           |
| Al                 | 72 GPa              | 24                                              | 0.36            |

**Figure 5.** Half symmetry of a finite element model for a stacked chip three-dimensional-integrated circuit (3D-IC) package assembled using four chips.

**Figure 6.** Enlarged cross-sectional views of specimens in the critical bump regions. The peripheral area is rich in WLUF.
3.3. Failure Mode and Comparison of the Simulated Predictions and the Experimental Results in Terms of the Fatigue Lifetimes of 3D-IC Packaging

The experimental result of TCT indicated that the assembly of a one stacked chip takes 1250 cycles, at approximately 50% of the accumulated failure rate. In eight four-chip stacking structure specimens, more than 1200 cycles were obtained for the µ-bump fatigue lifespan using WLUF. The cross-sections of µ-bumps were examined, as shown in Figure 8b, to determine the failure mechanisms of the proposed vehicles. Potential failure causes were either Al pad fracture or cracking of the µ-bump near the bonded interface between the IMC layer and the lead-free solder. The former fracture mechanism occurs in the wide region of the µ-bump array, as indicated in the SAT check in Figure 4. Enhancing the adhesion of the Al pad and of the neighboring bonded thin films resolves the failure mode of the Al crack by improving the fabrication processes. However, the latter failure mode depends on the long-term reliability performance of µ-bumps in the present packaging structure. Therefore, this research estimated the failure mode and the lifespan of µ-bump fatigue through nonlinear FEA. Figure 8a depicts the contour of the equivalent plastic strain at the outermost edge of the critical µ-bump. Moreover, the analytic results indicated that the maximum principle stress of 40.7 MPa for Ni₃Sn₄ IMC occurred at an elevated temperature (125 °C) during the loadings of TCT. As compared with the thickness-dependent critical strength of Ni₃Sn₄ IMC (65~85 MPa) [26], the IMC failure mode was difficult to obtain until the foregoing IMC thickness increased to ~4 µm. In this, meanwhile, the critical strength for Ni₃Sn₄ IMC was lower than 40 MPa. Furthermore, the predicted location of the maximum value of equivalent plastic strain in the critical µ-bump was identical to the experimental result. The number of mean cycles to failure in the assembly of four 50-µm-thick chips was predicted to be 1324 when a stable 1.57% incremental equivalent strain was substituted into Equation (3), which agrees with the experimental data from TCT. This strain was obtained through a simulated analysis.
Therefore, the proposed simulation methodology is highly reliable. Accordingly, the following section analyzes and discusses the effects of several geometric and material characteristics of WLUF on the μ-bump reliability of the 3D-IC package with four stacked chips.

Figure 8. Comparison of the FEA and the experimental examination of four-chip stacked packaging in terms of failure mode: (a) Contour of the maximum equivalent plastic strain in the critical μ-joint; (b) Solder failure of the critical μ-joint after TCT [12].

4. Geometric and Material Influences of 3D-IC Packages on μ-Bump Reliability

4.1. Warpage Induced during Temperature Cycling Loads

In conventional FC technology, the thermal strain on solder joints because of the CTE mismatch between silicon chips and printed circuit boards can be reduced significantly by filling the underfills among them. Shearing stress usually dominates the occurrences of fractures in FC bumps. Unlike the aforementioned situation, however, the stress/strain distribution and structural deformation of the framework of the present package with chip stacking can be determined, based on the complicated material characteristics of the components (i.e., μ-bump array and WLUP) given the identical characteristics used in the chips and in the assembled substrate. Thus, the warpage of an entire package under temperature cycling load must be investigated to further interpret the mechanical behavior of a critical μ-bump. Figure 9 shows the variation in warpage from the interiors to the edges of several stacked chips as judged against the baseline at the central point. A convex-type warpage was observed in all concerned chips in the μ-bump array, at all thicknesses, because of a significant bending effect that was induced by major shrinkage in the μ-bump composition along the horizontal direction. In a highly flexible 50 μm thick chip, the maximum magnitude of approximately −0.322 μm was near the outermost μ-bump. This effect of this warpage lessened with thicker and more rigid chips; maximum warpage decreased sharply from −0.322 μm to −0.077 μm, as the chip thickness increased from 50 μm to 150 μm. Furthermore, the warpage at the WLUF-rich region intensified when the chip was thinner than 50 μm. This issue can be resolved by arranging the μ-bump array such that additional dummy bumps are situated at the peripheral region of stacked chips without μ-bumps, to preserve co-planarity during the subsequent chip stacking process.
was slightly higher than that of the chips in the first µ (1.45%) to 1029 cycles (1.99%). This scenario can be attributed to the fact that plastic strain increased significantly, from 1.32% to 1.58%, when thickness decreased from 100 µm, particularly when the chip was thinner than 100 µm.

Figure 9 presents the simulated results, although it displays only the curves of the first two µ-bump layers to enhance mass reproducibility and to simplify perusal. The equivalent µ-bump reliability increased to 1566 cycles (1.35%), based on the Coffin-Manson relationship.

4.2. Effect of Stacked Chip Thickness

The effects of stacked chips of different thicknesses (i.e., 40, 50, 60, 80, 100, 150, 300, and 500 µm) on bump reliability were parametrically determined during the assembly of four chips. Figure 10 presents the simulated results, although it displays only the curves of the first two µ-bump layers to enhance mass reproducibility and to simplify perusal. The equivalent µ-bump plastic strain increased particularly when the chip was thinner than 100 µm, given that a more flexible thin chip can easily induce severe thermal deformation in the package structure. In the first layer of the outermost µ-bump, plastic strain increased significantly, from 1.32% to 1.58%, when thickness decreased from 100 µm to 40 µm. Thus, fatigue lifetime was expected to decrease from 1602 cycles to 1325 cycles. The µ-bump reliability of the second bump layer, which was enveloped by WLUF, was predicted to deteriorate further. Given a similar range of chip thicknesses, the concerned lifespan decreased from 1453 cycles (1.45%) to 1029 cycles (1.99%). This scenario can be attributed to the fact that µ-bumps arranged in a high stacked chip layer sustain heavy deformation because of the flexibility of the primary stacked chip. Chips thicker than 100 µm are rigid and are expected to transform the dominant type of driving force to a shear mode, applied to the µ-bumps during TCT. Furthermore, the shearing force caused by the CTE mismatch between the silicon chip and the WLUF-rich µ-bump array dominates the failure mode and package reliability. As shown in Figure 10, the fatigue life cycles of the µ-bumps in the bottom layer of stacked chips decreased from 1602 cycles (1.32%) to 1374 cycles (1.58%) when thickness increased continuously from 100 µm to 500 µm. By contrast, strain was estimated to decrease in the second layer of the outermost µ-bump because the rigidity of the chips assembled at the top surface was slightly higher than that of the chips in the first µ-bump layer. Consequently, the calculated µ-bump reliability increased to 1566 cycles (1.35%), based on the Coffin-Manson relationship.
4.3. Effect of WLUF Elastic Modulus

The effect of WLUF was systematically examined, over a range of 0.5 GPa to 10 GPa, against stacked chips with several thicknesses. As simulated in Figure 11, the maximum equivalent plastic strain of the μ-bumps dropped significantly from 1.56% (1340 cycles) to 0.35% (6655 cycles) with 50 μm thick chips. As with the traditional underfills used in FC technology, the concentration of stress/strain on the μ-bumps can be distributed effectively with WLUF. This protective effect was pronounced when the E of WLUF was low. μ-bump reliability decreased rapidly as the E of WLUF exceeded 4 GPa. The important difference of the foregoing statement, compared with the preferred high modulus of underfills for chip-on-package, is mainly due to the consideration of the entire thicknesses, composed of stacked chips and filled WLUFs. As the E of WLUF became higher, the equivalent rigidity for the μ-bump arranged at the bottom layer of the silicon chip was larger. Accordingly, a significant shearing deformation mode appeared, due to a serious CTE mismatch among WLUF adjacent to the μ-bumps and assembled upper silicon chips. Thus, the influence of chip thickness, as indicated in this figure, agrees with that obtained through the analysis presented in the previous section.
4.4. µ-Bump Reliability Determined by the CTE of WLUF

The magnitude of thermal stress/strain induced in the package structure by TCT loading must be managed, because it typically dominates the failure causes and long-term reliability of µ-bumps. As an important design factor of WLUF, the effect of CTE on the present 3D-IC package with four-chip stacking was therefore analyzed. In this study, CTEs at 5, 10, 20, and 40 ppm/°C, were examined with the WLUF elastic modulus fixed at 5.6 GPa. Figure 12 displays the simulated results of both the maximum equivalent plastic strain and its corresponding fatigue lifespan, in relation to the critical µ-bump. When CTE was at 10 ppm/°C, strain was minimal at 0.051% and more than 50,000 cycles were observed at inspected WLUF points. Hence, the induced deformation of the whole packaging structure should have been relatively small and the mechanical strain of µ-bump at this moment was presumed to be relatively low. However, µ-bump strain increased sharply to a maximum of 3.68% (533 cycles) when the CTE of WLUF reached 40 ppm/°C, thereby resulting in significant CTE mismatches among the components of the present 3D-IC package. Therefore, a decrease in the CTE of WLUF can enhance µ-bump reliability.

Figure 12. Maximum equivalent plastic strain and fatigue lifetime estimation for the outermost µ-bump in the first layer of stacked chips, in the present 3D-IC package, given several CTEs of WLUF.

5. Conclusions

In this study, four 50-µm-thick chips were stacked using the proposed WLUF process. To determine the quality of the µ-bump connection, as well as the subsequent tolerance of warpage, induced during the WLUF thermal compression procedure, this study implemented an electrical check via the daisy chain method. The improvement in resistance was slight but acceptable. In addition, the Coffin-Manson relationship, associated with lead-free solders, was combined with non-linear FEA to estimate the µ-bump reliability. As per the validation of TCT experimental data, under temperatures ranging from −55 °C and 125 °C, the proposed simulation methodology was highly reliable. The four 50-µm-thick chip packages exceeded 1200 cycles. The FEA-predicted occurrence of fracture at the region near the IMC/lead-free solder interface of the critical µ-bump was consistent with that obtained in actual testing. Based on the comparisons, several geometric and material property effects, including stacked chip thickness, E, and the CTE of WLUF were determined. The results show that flexibility can be enhanced by scaling chip thickness down to 100 µm. This high flexibility can, in turn, deteriorate the µ-bump reliability. Hence, WLUF should be characterized by a low E and a small CTE, based on
the analysis results of this study. Furthermore, it is believed that the thermal compression approach of WLUF could overcome the filled void issue, while the pitch of microbumps is continually scaled down to the range of 10–20 µm.

Acknowledgments: The authors would like to thank the National Center for High-performance Computing (NCHC) for supporting this research, as well as the Ministry of Science and Technology of Taiwan, R.O.C. for providing financial support under contract number MOST 105-2628-E-007-015-MY3 and MOST 106-2221-E-007-126-MY3. Likewise, the fabricating support of the specimens from EORL/ITRI is deeply appreciated by the authors.

Conflicts of Interest: The author declares no conflict of interest.

References
1. Sukumaran, V.; Kumar, G.; Ramachandran, K.; Suzuki, Y.; Demir, K.; Sato, Y.; Seki, T.; Sundaram, V.; Tummala, R. Design, fabrication, and characterization of ultrathin 3-D glass interposers with through-package-vias at same pitch as TSVs in silicon. **IEEE Trans. Compon. Packag. Manuf. Technol.** 2014, 4, 786–795. [CrossRef]
2. Qin, X.; Kumbhat, N.; Raj, P.M.; Sundaram, V.; Tummala, R. Finite element analysis and experiment validation of highly reliable silicon and glass interposers-to-printed wiring board SMT interconnections. **IEEE Trans. Compon. Packag. Manuf. Technol.** 2014, 4, 796–806. [CrossRef]
3. Guiller, O.; Joblot, S.; Lamy, Y.; Farcy, A.; Carpentier, J.F.; Defay, E. Through silicon capacitor co-integrated with TSVs on silicon interposer. **Microelectron. Eng.** 2014, 120, 193–203. [CrossRef]
4. Auersperg, J.; Dudek, R.; Jordan, R.; Bochow, N.O.; Rzepka, S.; Michel, B. On the crack and delamination risk optimization of a Si-interposer for LED packaging. **Microelectron. Reliab.** 2014, 54, 1223–1227. [CrossRef]
5. Kumar, G.; Sitaraman, S.; Cho, J.H.; Sundaram, V.; Kim, J.H.; Tummala, R. Design and demonstration of power delivery networks with effective resonance suppression in double-sided 3-D glass interposer packages. **IEEE Trans. Compon. Packag. Manuf. Technol.** 2016, 6, 87–99. [CrossRef]
6. Su, Y.F.; Chang, K.N.; Liang, S.Y. Design and reliability assessment of novel 3D-IC packaging. **J. Mech.** 2017, 33, 193–203. [CrossRef]
7. Cheng, H.C.; Huang, T.C.; Hwang, P.W.; Chen, W.H. Heat dissipation assessment of through silicon via (TSV)-based 3D IC packaging for CMOS image sensing. **Microelectron. Reliab.** 2016, 59, 84–94. [CrossRef]
8. Chen, W.Y.; Duh, J.G. Suppression of Cu3Sn layer and formation of multi-orientation IMCs during thermal aging in Cu/Sn-3.5Ag/Cu-15Zn transient liquid-phase bonding in novel 3D-IC technology. **Mater. Lett.** 2017, 186, 279–282. [CrossRef]
9. Lee, C.C.; Yang, T.F.; Kao, K.S.; Cheng, R.C.; Zhan, C.J.; Chen, T.H. Development of Cu/Ni/SnAg microbump bonding processes for thin chip-on-chip packages via wafer-level underfill film. **IEEE Trans. Compon. Packag. Manuf. Technol.** 2012, 2, 1412–1419. [CrossRef]
10. Lee, C.C.; Kao, K.S.; Cheng, R.C.; Zhan, C.J.; Chang, T.C. Reliability enhancements of chip-on-chip package with layout designs of microbumps. **Microelectron. Eng.** 2014, 120, 138–145. [CrossRef]
11. Lee, C.C.; Lin, P.T. Reliability-based design guidance of three-dimensional integrated circuits packaging using thermal compression bonding and dummy Cu/Ni/SnAg microbumps. **J. Electron. Packag.** 2014, 136, 031006. [CrossRef]
12. Kao, K.S.; Cheng, R.S.; Zhan, C.J.; Chang, J.Y.; Yang, T.F.; Huang, S.Y.; Fan, C.W.; Chen, S.M.; Chung, S.C.; Lu, Y.L.; et al. Assembly and reliability assessment of 50 µm-thick chip stacking by wafer-level underfill film. In Proceedings of the IEEE 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT 2012), Taipei, Taiwan, 24–26 October 2012; pp. 307–310.
13. Ling, X.; Wickramanayaka, S.; Boo, Y.J.; Li, J.A.J.; Lim, J.K.; Ismael, D. Wafer level underfill study for high density ultra-fine pitch Cu-Cu bonding for 3D IC stacking. In Proceedings of the IEEE 16th Electronics Packaging Technology Conference (EPTC 2014), Singapore, 3–5 December 2014; pp. 400–404.
14. Wang, T.; Bex, P.; Capuz, G.; Duval, F.; Inoue, F.; Gerets, C.; Bertheau, J.; Rebibis, K.J.; Miller, A.; Beyer, G.; et al. 3D IC assembly using thermal compression bonding and wafer-level underfill—Strategies for quality improvement and throughput enhancement. In Proceedings of the IEEE 18th Electronics Packaging Technology Conference (EPTC 2016), Singapore, 30 November–3 December 2016; pp. 791–796.
15. Cadacio, F., Jr.; Rebibis, K.J.; Capuz, G.; Daily, R.; Gerets, C.; Sleeckx, E.; Duval, F.; Wang, T.; Miller, R.A.; Beyer, G.; et al. Reliability of 3D package using wafer level underfill and low CTE epoxy mold compound materials. In Proceedings of the IEEE 16th Electronics Packaging Technology Conference (EPTC 2014), Singapore, 3–5 December 2014; pp. 444–448.

16. Rao, V.S.; Ser, C.C.; Chen, Z.; Jie, L.A.; Ching, E.W.L.; Hwang, G.; Fernandez, D.M. Development of bonding process for high density fine pitch micro bump interconnections with wafer level underfill for 3D applications. In Proceedings of the IEEE 15th Electronics Packaging Technology Conference (EPTC 2013), Singapore, 11–13 December 2013; pp. 543–548.

17. Shen, Y.L.; Flores, G.C.; Guthrie, J. Numerical study of microbump failure in 3D microelectronic structures. *Microelectron. Reliab.* 2016, 61, 48–55. [CrossRef]

18. Che, F.X.; Zhang, X.W.; Lin, J.K. Reliability study of 3D IC packaging based on through-silicon interposer (TSI) and silicon-less interconnection technology (SLIT) using finite element analysis. *Microelectron. Reliab.* 2016, 61, 64–70. [CrossRef]

19. Zhen, Q.H.; Guan, Y.; Su, F.; Chen, J.; Jin, Y.F. Influence of viscoelastic underfill on thermal mechanical reliability of a 3-D-TSV stack by simulation. *IEEE Trans. Device Mater. Reliab.* 2017, 17, 340–348.

20. Coffin, L.F., Jr. A study of the effects of cyclic thermal stresses on a ductile metal. *ASME Trans.* 1954, 76, 931–950.

21. Manson, S.S. Fatigue: A complex subject—Some simple approximations. *Exp. Mech.* 1965, 5, 193–226. [CrossRef]

22. Kanchanomai, C.; Mutoh, Y. Low-cycle fatigue prediction model for Pb-free solder 96.5Sn-3.5Ag. *J. Electron. Mater.* 2004, 33, 329–333. [CrossRef]

23. Clech, J.P. BGA, flip-chip and CSP solder joint reliability of the importance of model validation. In Proceedings of the International Electronic Packaging Technical Conference and Exhibition, Maui, HI, USA, 13 June 1999; pp. 211–217.

24. Tsai, K.H.; Hwan, C.L.; Lin, M.J.; Huang, Y.S. Finite element based point stress criterion for predicting the notched strengths of composite plates. *J. Mech.* 2012, 28, 401–406. [CrossRef]

25. Liu, D.S.; Cheng, K.L.; Zhuang, Z.W. Development of plate infinite element method for stress analysis of elastic bodies with singularities. *J. Mech.* 2013, 29, 481–492. [CrossRef]

26. He, M.; Chen, Z.; Qi, G.J. Mechanical strength of thermally aged Sn-3.5Ag/N-P solder joints. *Metall. Mater. Trans. A* 2005, 36, 65–75. [CrossRef]

© 2017 by the author. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).