Advanced 1200V SiC MOSFET Concept Based on Singular Point Source MOS (S-MOS) Technology

M.T. Rahimo¹,a*, I. Nistor¹,b, D. Green²,c

¹mqSemi AG, Zug, CH-6300, Switzerland
²Silvaco Europe Ltd., St Ives, PE27 5JL, United Kingdom

a*munaf.rahimo@mqsemi.com, biuilian.nistor@mqsemi.com, cdavid.green@silvaco.com

Keywords: SiC MOSFET, static behavior, switching behavior

Abstract. This paper presents a Singular Point Source MOS (S-MOS) cell concept suitable for SiC MOSFETs targeting low conduction losses, low switching losses and high robustness. The S-MOS concept differs from standard Planar or Trench MOS cells in the manner by which the total channel width per device area is determined. For the proof of concept and device electrical performance evaluation, the paper will provide 2D and 3D TCAD simulations results for 1200 V SiC MOSFETs including the S-MOS and reference planar and trench structures.

Introduction

MOS cell process and design platforms were developed over the years for enabling advanced power devices such as the power MOSFET and IGBT. These devices employ either planar or trench gate MOS cell concepts arranged in cellular or linear layout designs. The advances made on Silicon based MOS devices have provided a strong base for developing SiC power MOSFETs [1] where higher cell packing densities through cell miniaturisation is essential. Therefore, in recent years advanced 3D design concepts similar to the low voltage lateral FINFET [2] have been proposed for improving the device static and dynamic characteristics [3][4]. 3D solutions rely on multi-dimensional channel arrangements to increase the cell packing densities for lower $R_{dson}$ values.

Following the above trend, a new 3D MOS concept referred to as the “Singular point source” (S-MOS) was presented recently and demonstrated using 3D-TCAD simulations for a 1200 V Silicon IGBT structure [5]. In this paper, the S-MOS concept was adapted and implemented on a 1200 V SiC MOSFET structure by means of 3D-TCAD simulations using Silvaco Victory Process and Device Software. A full set of static and dynamic results are presented for comparing the S-MOS with reference SiC MOSFET 2D structures employing Planar and Trench MOS cell designs.

Device Concept and Structure

For planar or trench MOS cells as shown in Fig. 1a and Fig 1b respectively, the channel width $W_{ch}$ is defined as the total peripheral distance around the N++ source which also depend on the geometrical shape of the MOS cells arrangement (i.e., linear or cellular layout design) [6]. On the other hand, the channel width $W_{ch}$ for the S-MOS concept shown in Fig. 1c is defined by a small-scale dimension of the N++ source and $P_{Channel}$ junction $WPNJ$ length. By positioning this small geometrical feature on a trench side-wall, a predetermined unit channel length $W_{chn}$ is provided. Fig. 1 highlights the critical cell dimensions for all designs along with a 2D top view descriptive cross section. For the S-MOS, a cross section at the trench side-wall along the cutline A-A’ is also depicted. The S-MOS trenches are positioned orthogonally to the source contact stripe while vertical trench channels are prevented from forming on the inner trench side-walls by extending a highly doped P++ region under the N++ source. Therefore, the S-MOS provides only a singular point source reference for defining $W_{chn}$ as in the top view (i.e., not a line as for reference planar or trench MOS cells). From this singular point, the junction depth $WPNJ$ is defined after implantation and annealing of the N++ source and $P_{Channel}$ regions. Despite the lack of diffusion mechanism in SiC compared to Silicon, we can still obtain a $WPNJ$ in the range of 100-200 nm. By approximating...
the shape of the N++/PChannel junction to a “quarter of a circle”, a Wchn around 150-300 nm could be reached for a single trench side-wall. Wchn is practically slightly longer if calculated at the PChannel peak doping position which is deeper than WPNJ. The total Wchn for a given chip is the sum of all Wchn on all trench side-walls. This is adequate when implementing small mesa dimensions and different design variants. Based on this approach, the singular point source will allow more cell packing with miniaturised cell dimensions in future designs to increase the channel density in the third dimension and thus reduce the on-state conduction losses of the device.

Fig. 1 Source MOS cell concepts including planar MOS (a), Trench MOS (b) and S-MOS (c). Blue arrows at N++ source represent the channel path (S-MOS cell does not require a JFET region).

1200V SiC MOSFET Simulation Models

The 1200 V S-MOS SiC MOSFET functionality was demonstrated using 3D-TCAD simulations and compared to reference 2D planar and trench models using linear cell layout designs. For this investigation, 3x S-MOS variants, 2x trench MOS variants and 1x planar MOS variant with a JFET region were modelled with different pitch widths as outlined in Table (1) along with other key dimensions. The new design can be realized using standard manufacturing processes since the WmesaY can be defined with modern processing capabilities while WmesaX contain no central feature (i.e., contact) to limit the design window. No P-regions were employed at trench bottom corners for these simulations. All devices had a total thickness = 10 µm, N- drift doping = 8x10^{15} /cm³, N++ drain depth = 1 µm and maximum doping = 1x10^{20} /cm³. All trenches had a width WT = 0.8 µm and depth DT = 0.9 µm and the gate oxide thickness = 50 nm. The PChannel doping profile was adjusted to obtain the required saturation current and blocking capability. The doping concentration for the N++ source and P++ base = 1x10^{20} /cm³ and 5x10^{19} /cm³ respectively.

Different field mobility models were available leading to different static performance with respect to the Rds_on and threshold voltage Vth. The selected model “fldmob” for all devices led to Rds_on values close to the expected performance albeit with high Vth levels. Nevertheless, a qualitative assessment of the S-MOS compared to reference devices was achieved. It is important to note that a planar design can be designed with smaller dimensions using cellular layout designs to achieve even lower conduction losses than what was achieved with the presented simulation results.
Table 1 Critical MOS cell dimension for the different simulation models.

|          | S-MOS(A) | S-MOS(B) | S-MOS(C) | Trench(A) | Trench(B) | Planar |
|----------|----------|----------|----------|----------|----------|--------|
| Pitch    | 1.6      | 2.4      | 4        | 1.6      | 2        | 6      |
| Wcell    | 1        | 1.6      | 1.6      |          |          |        |
| Wmesa    |          | 0.8      | 1.2      |          |          |        |
| WmesaX   | 0.2      | 0.2      | 0.2      |          |          |        |
| WmesaY   | 0.8      | 1        | 1        |          |          |        |
| LT       | 0.4      | 0.7      | 1.5      |          |          |        |

Results and Discussion

Static and mixed mode inductive load dynamic simulations were carried for all device structures which were scaled for a total active area of 1 cm². All reference and S-MOS structures had avalanche blocking around 1400 V and threshold voltage levels were > 7 V at 150 °C. The Vth values were obviously too high compared to real devices. The output IV characteristics are shown in Fig. 2 up to 600 V and a zoom-in up to 1 V at Vgs=15 V and 150 °C. All S-MOS versions provide low Rds(on) levels similar to trench cells around 3 Ωcm² at. In addition, the S-MOS provides a flat saturation current compared to reference models. The increasing saturation current is normally linked to short channel effects for the reference planar and trench structures. Therefore, the S-MOS behaviour requires more study to understand the effect of the new cell concept. Fig. 3 show the S-MOS (A) net doping and electron concentration at 100 A/cm² highlighting the device conduction mode as described above. The figure also shows that the P++ base region placed under the N++ source ensures no vertical inversion channel forms on the inner trench walls as explained earlier.

The inductive switching behaviour is shown in Fig. 4 for nominal conditions (600 V, 100 A/cm², 150 °C, stray inductance = 50 nH, Vgs= 0 V-15 V). The turn-on di/dt was set at similar levels with different gate resistors. The faster dv/dt levels for the S-MOS led to lower Eon losses at lower di/dt than for reference devices as shown in Fig. 5. All devices show turn-off losses Eoff around 2-3 mJ. The S-MOS provides lower overall losses compared to reference devices as shown in Table (2).

Finally, the short circuit current was simulated for all devices at 150 °C. Fig. 6 shows the S-MOS(C) short circuit current and voltage waveforms and the corresponding net doping and total current density at maximum short circuit current. The figure illustrates the positioning of the
channel on the trench side-wall and the fact that the only available $W_{chn}$ for the S-MOS concept is located in that space. This approach could be the basis for providing new designs having less short channel effects and improved trade-off between conduction losses and short circuit performance and try to mitigate some of the short circuit related limitations associated with SiC MOSFETs.

**Table 2** Static and dynamic losses for all devices at 150 °C under comparable switching conditions.

|                | S-MOS(A) | S-MOS(B) | S-MOS(C) | Trench(A) | Trench(B) | Planar |
|----------------|----------|----------|----------|-----------|-----------|--------|
| $R_{dson}$ mΩ-cm² | 2.8      | 2.9      | 3        | 2.7       | 3         | 5      |
| $E_{sw}$ mJ     | 12.07    | 15.20    | 17.22    | 20.11     | 18.28     | 15.93  |

**Fig. 4** 1200 V SiC MOSFET nominal switching curves (150 °C).

**Fig. 5** $E_{on}$ vs. $di/dt$ and $dv/dt$ (150 °C).
Summary

A new SiC MOSFET based on the S-MOS cell concept was presented showing an alternative method to define and control the device channel width. 3D-TCAD simulation results confirm the functionality of the S-MOS concept compared to reference planar and trench SiC MOSFETs rated at 1200 V. Design optimization is now required since the performance shows promising behaviour.

References

[1] M.T. Rahimo “Performance evaluation and expected challenges of Silicon Carbide power MOSFETs for high voltage applications” Mat. Science Forum, Vol. 897, pp. 649-654, May 2017.

[2] D. Hisamoto, E. Takeda “A fully depleted lean-channel transistor (DELTA). A novel vertical ultra-thin SOI MOSFET”, IEDM 1989, NewYork, pp 833-836.

[3] N.Tega, H. Yoshimoto, D. Hisamoto, N. Watanabe, H. Shimizu, S. Sato, Y. Mori, T. Ishigaki, M. Matsumura, K. Konishi, K. Kobayashi, T. Mine, S. Akiyama, R. Fujita, A. Shima, and Y. Shimamoto “Novel trench-etched double-diffused SiC MOS (TED MOS) for overcoming tradeoff between RonA and Qgd”, Proc. ISPSD 2015, Hong Kong, China, pp. 81-84.

[4] R. P. Ramamurthy, N. Islam, M. Sampath, D.T. Morisette, J. Cooper “The Tri-Gate MOSFET: A New Vertical Power Transistor in 4H-SiC” Electron Device Letters, Vol. 42, No. 1, Jan. 2021.

[5] M.T. Rahimo I. Nistor, D. Green, “Singular Point Source MOS Cell Concept (S-MOS) Implemented on a Narrow Mesa Trench IGBT”, Proc. ISPSD 2021, Nagoya, Japan, pp 27-30.

[6] B. J. Baliga, "Fundamentals of Power Semiconductor Devices", New York: Springer, 2008, ISBN 978-0-387-47313-0.