Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead

MAURIZIO CAPRA1,† (Student Member, IEEE), BEATRICE BUSSOLINO1,† (Student Member, IEEE), ALBERTO MARCHISIO2,† (Student Member, IEEE), GUIDO MASERA1,† (Senior Member, IEEE), MAURIZIO MARTINA1,† (Senior Member, IEEE), AND MUHAMMAD SHAFIQUE3, (Senior Member, IEEE)

1Department of Electrical, Electronics and Telecommunication Engineering, Politecnico di Torino, 10129 Torino TO, Italy; name.surname@polito.it
2Institute of Computer Engineering, Technische Universität Wien (TU Wien), 1040 Vienna, Austria; alberto.marchisio@tuwien.ac.at
3Division of Engineering, New York University Abu Dhabi, UAE; muhammad.shafique@nyu.edu

Corresponding author: Maurizio Capra (e-mail: maurizio.capra@polito.it).
† These authors contributed equally to the work herein presented.

This work has been partially supported by the Doctoral College Resilient Embedded Systems which is run jointly by TU Wien’s Faculty of Informatics and FH-Technikum Wien.

ABSTRACT Currently, Machine Learning (ML) is becoming ubiquitous in everyday life. Deep Learning (DL) is already present in many applications ranging from computer vision for medicine to autonomous driving of modern cars as well as other sectors in security, healthcare, and finance. However, to achieve impressive performance, these algorithms employ very deep networks, requiring a significant computational power, both during the training and inference time. A single inference of a DL model may require billions of multiply-and-accumulated operations, making the DL extremely compute- and energy-hungry. In a scenario where several sophisticated algorithms need to be executed with limited energy and low latency, the need for cost-effective hardware platforms capable of implementing energy-efficient DL execution arises. This paper first introduces the key properties of two brain-inspired models like Deep Neural Network (DNN), and Spiking Neural Network (SNN), and then analyzes techniques to produce efficient and high-performance designs. This work summarizes and compares the works for four leading platforms for the execution of algorithms such as CPU, GPU, FPGA and ASIC describing the main solutions of the state-of-the-art, giving much prominence to the last two solutions since they offer greater design flexibility and bear the potential of high energy-efficiency, especially for the inference process. In addition to hardware solutions, this paper discusses some of the important security issues that these DNN and SNN models may have during their execution, and offers a comprehensive section on benchmarking, explaining how to assess the quality of different networks and hardware systems designed for them.

INDEX TERMS Machine Learning, ML, Artificial intelligence, AI, Deep Learning, Deep Neural Networks, DNNs, Convolutional Neural Networks, CNNs, Capsule Networks, Spiking Neural Networks, VLSI, Computer Architecture, Hardware Accelerator, Adversarial Attacks, Data Flow, Optimization, Efficiency, Performance, Power Consumption, Energy, Area, Latency

I. INTRODUCTION

Artificial intelligence (AI) has become a fundamental pillar in many applications and systems in recent years. It is transforming the way we interact with technology, to the point that, very often, we use it without even realizing it. Many techniques fall under the domain of AI, while one in particular raised among all, the Machine Learning (ML). In the last two decades, ML has been extensively employed in various application domains, thanks to the wide range of flexible and easy to learn statistical patterns. ML further consists of several sub-topics, as shown in Figure 1. The most popular ones are the brain-inspired models such as...
the Neural Networks (NNs), including the Spiking Neural Networks (SNNs) and the Deep Learning (DL) with Deep Neural Networks (DNNs).

DL shows superior accuracy, even claimed to exceed the human one in certain cases, e.g., in image classification and other problems of computer vision [2]. This is mainly enabled because of the two factors: (1) the computational power of the latest generation processors, and (2) the enormous amount of available data for training, from which DL can learn different patterns and can effectively derive certain predictions, using deeper and complex models. The larger the training dataset, the more and better the DL algorithms can learn and cover corner cases, achieving the performance never seen before. Since the training is a time-consuming task, effective hardware solutions are required to provide ready-to-use models within a reasonable time. This article mainly focuses on the hardware solutions related to those Deep Neural Networks (DNNs) that have captured much of the attention in the recent years, discussed in Section II. This article will also provide a brief overview of work on SNNs, which are becoming increasingly popular due to their similarities to the human brain and their energy-efficient computations. The applications that are already DL-based are numerous, and cover many key areas:

- **Computer Vision**: It is fundamental to extract meaningful features from video and pictures. Such tasks include object localization [3], image classification [4], and image segmentation [5]. Their use is valuable for controlling web traffic [6] or for example, video surveillance [7].

- **Business and Finance**: Financial techs deploy such models to forecast market behavior [8], including insurance [9] and lending [10].

- **Healthcare**: DL is widely used in cancer detection such as lung cancer [11], brain cancer [12], skin cancer [13], and many others are continuously rising. Moreover, there is also a wide applicability of DL techniques in the IoT-Healthcare use cases and Wearables, for instance, to derive short-term and long-term health predictions.

- **Robotics**: In robotics, DNNs served in a wide range of use cases like autonomous vehicles [14], humanoid robots [15], assistive robots [16], swarms [17], and drone control system [18].

- **Smart Energy Management**: DL can also be used to preserve valuable resources such as electricity. Indeed both managing [19] and forecasting [20] the required amount of energy consumption can lead to significant savings.

DNNs learn intelligent activities without the explicit hand-crafted guidelines of experts. Although DNNs, particularly CNNs and RNNs, represent the state-of-the-art in a wide range of applications, their increasing complexity demands for powerful hardware. Indeed, both inference and training processes require tens of billions of multiply-and-accumulate (MAC) operations that make these models extremely compute-intensive. Moreover, for each MAC, at least two input elements must be fetched from memory. As a result, performing these algorithms with minimal latency entails an additional critical constraint over the memory bandwidth.

For the reasons stated above, in many cases CPUs are not enough, therefore GPUs are one of the most appealing alternative to execute such complex models. However, today’s trend is driven by the Internet-of-Things (IoT) [21] applications that require more computation capability near the sensors. This process of moving resources towards the IoT nodes is also known as edge computing [22]. This has become possible for two main reasons. Firstly, the cost per silicon area has fallen to such an extent that the production of large scale devices to embed in IoT nodes is not an impediment anymore. Secondly, by performing on-site operations, it is no longer necessary to transmit the data to a central server, thus distributing the computing capacity reduces both latency and the large amounts of
energy required for transmission, as well as preserving the privacy of data of edge nodes. The mesh of these nodes is subjected to strict power constraints, indeed, many of them are battery-powered or rely on energy harvesting systems [23]. Therefore, the integration of a high-end GPU into such a system is unfeasible since the required power would go far beyond the power envelope of the IoT-edge platforms.

In this scenario, DL algorithms need to be accelerated with alternative technologies such as low-power FPGAs, that are flexible and can be reprogrammed, or specialized accelerators in form of ASIC-IPs that are highly optimized and tailored for the application use case. This is also justified by the recent trend of integrated systems to move towards heterogeneous multicore systems (or heterogeneous multi-processor system on chip, MPSoCs) [24], which embed a mix of low-power general-purpose cores and specialized hardware accelerators. The flexibility of FPGA and ASIC designs (Figure [1]) opens up a whole series of possible hardware optimizations, analyzed in the following, that are required for energy-efficient acceleration of DL models. This work analyzes several hardware aspects that different platforms (CPU, GPU, FPGA, and ASIC) provide for the acceleration of DNN models with a comprehensive focus on dedicated accelerators. The latter, as explained before, gained much attention in recent years, thanks to their low-power and cost-effectiveness processing profile. Having a broad overview of the latest state-of-the-art concepts and methodologies can be very valuable for designers.

Table I lists the acronyms used in this paper for a better understanding.

Paper organization: this survey paper is organized systematically in different sections and sub-sections, as depicted in Figure 2. Section II describes the background of DNNs and SNNs, describing the evolution of networks over the years and providing examples of DNN architectures considered the milestones of the DL. Section III analyses different co-design techniques to translate and map an efficient dataflow onto the hardware. Section IV outlines the characteristics of the memory hierarchy, being this an extremely power-greedy element. Section V presents the security issues related to ML models, providing examples on how to handle them. Section VI identifies the most important DL frameworks besides the datasets and the essential metrics to characterize both models and hardware devices. Section VII provides some hints about the research trends and future directions of ML and DL. Section VIII provides a description of related survey works, and our distinction. Finally, Section IX is reserved for the conclusion and summary.

II. BACKGROUND ON DEEP NEURAL NETWORKS (DNNs)

The constituent element of a neural network is the neuron, also called perceptron, a computational block that attempts to model the behavior of a biological neuron, which is shown in Figure 3.

A biological neuron consists of the cell body (soma), the dendrites and an axon [25]. The dendrites and the axon are filaments; the former receive stimuli, that are then processed by the soma, while the latter takes the neuron output signal to other neurons. Neurons are electrically excitable; when the input voltage exceeds a certain threshold, a pulse, called action potential, is generated on the axon. The neuron’s
I. Introduction

II. Background on Deep Neural Networks (DNNs)
   A. Layers
   B. Training and Inference
   C. DNN Models
   D. Spiking Neural Networks (SNNs)

III. Hardware Solutions and Co-design
   A. Temporal vs. Spatial Architectures
   B. Temporal Architectures and Software Optimizations
   C. Spatial Architectures and Dataflow Processing
   D. Tools for Design Space Exploration (DSE)
   E. Hardware-Aware Neural Architecture Search
   F. Full Precision vs. Quantized Implementations
   G. Methods for Model Compression
   H. Activations and Weights Sparsity: Strategies and Encoding
   I. Approximate Computing for Deep Learning and Their Resilience
   J. Embedded vs. Cloud Computing
   K. SNNs Hardware Accelerators

IV. Memory Hierarchy

V. Deep Learning Security
   A. Adversarial Attacks
   B. Adversarial Defenses

VI. Benchmarking
   A. Frameworks
   B. Datasets
   C. Neural Networks Model Metrics
   D. Hardware Accelerator Metrics

VII. Challenges and the Road Ahead

VIII. Distinction from Other Surveys

IX. Conclusion

References

FIGURE 2. Paper outline.

FIGURE 3. Model of a biological neuron, adapted from [25].

Information Flow through Neuron

Dendrites (Inputs)
Collect Electrical Signals

Cell body (Soma)
(Computational Unit)
Computes output based on input signals

Synapse (Connection)
Connects the output of one neuron to input of another neuron

Axon (Outputs)
Transmits Electrical Signals

Response is all-or-none, i.e., the neuron can only have no response or full response depending on the input voltage value. The computational model adopted in artificial neural networks has been modified in time [26] [27] until reaching the configuration now adopted (Figure 4). In essence, it performs a weighted sum of all its inputs (Eq. 1), to which a bias term $b$ is added to include a possible offset. The output of the neuron is then obtained applying a non-linear function $\sigma(\cdot)$ (Eq. 2).

Artificial neural networks are constructed as directed graphs whose nodes represent the neurons. If the graph is acyclic, the network is a feedforward NN. If the graph is cyclic, the network is recurrent and has a temporal dynamic behavior.

As shown in Figure 5, the nodes are organized in layers: in a feedforward NN, each neuron of layer $l$ receives its inputs from layer $l-1$ and sends its activation to the neurons of layer $l$. 

$$g(x) = \sum_{n=0}^{N-1} x[n]w[n]$$

(1)

$$y = \sigma(g(x) + b)$$

(2)
l + 1. The inputs to the network form the input layer, and there is at least one layer that processes the input, which is called output layer. All the layers inserted between the input and output layers are defined as hidden layers. The number of hidden layers determines the depth of a neural network. If there are more than three hidden layers, the neural network is typically called a Deep Neural Network (DNN) [29]. An NN learns how to solve different problems by finding the optimal values for the weights and the biases of its neurons, that can be organized and connected in different ways, as discussed in the following section.

A. LAYERS

**Fully Connected (FC) layers.** In a Fully Connected layer, each neuron of layer \( l \) receives as inputs all the activations of layer \( l-1 \), therefore, each output neuron performs a weighted sum of all the input neurons:

\[
O[c_o] = \sum_{c_i=0}^{C_i-1} W[c_o,c_i] I[c_i] + b[c_o]
\]

0 \( \leq c_o < C_o \), 0 \( \leq c_i < C_i \)

Where \( C_i \) and \( C_o \) are the number of neurons of layers \( l-1 \) and \( l \) respectively. Figure 6 shows the pseudocode that implements an FC layer. In Figure 6 \( N \) is the batch size, where a batch is a collection of inputs that can be processed in parallel.

![FIGURE 6. Pseudocode of an FC layer.](image)

From the equation and the pseudocode that describes it, it is possible to see that an FC layer is a vector-matrix multiplication with the weights arranged in a \( C_i \times C_o \) matrix (see Figure 5). Since \( C_i \) and \( C_o \) can assume high values, the number of parameters of an FC layer is potentially huge. However, it is not always necessary for an output neuron to receive information from all the input neurons. For this reason, Convolutional layers have been introduced.

**Convolutional (Conv) layers.** FC layers are not well suited for tasks like object detection and recognition since their high degree of connectivity leads to an explosion of the number of parameters required to deal with high-resolution images. Moreover, FC layers treat inputs that are close together or far apart equally, ignoring the spatial structure present in images. To overcome these two problems, in 1998 a new architecture was proposed [29], known as Convolutional Neural Network (CNN), that includes Conv layers and exploits the ideas of local receptive fields and shared weights. The idea of local receptive fields has its biological counterpart in the study of David H. Hubel and Torsten Wiesel [30] on the visual cortex of a cat. They demonstrate that some neurons are activated when the cat is visually exposed to vertical lines, while different neurons respond to lines oriented along different angles. There are thus locally sensitive neurons that are sensitive to a small portion of the visual field and higher-level neurons that are sensitive to larger portions and therefore analyze more complex patterns.

Adapting the same idea to a neural network, the neurons are organized in a 2D grid, i.e., a feature map, and a neuron of layer \( l \) does not receive all the activations of the layer \( l-1 \), but it is instead connected to a small receptive field of dimension \([H_k \times W_k]\). The size of the receptive field and consequently of the weight matrix is commonly referred to as kernel size and the distance between adjacent receptive fields is defined by a stride parameter \( S \). Applying the idea of shared weights, all the neurons of layer \( l \) have the same matrix of weights, detecting the same feature in different locations of layer \( l-1 \). To detect multiple features, a Conv layer has multiple channels, i.e., there are multiple feature maps.

The computations performed in a Conv layer involve an input feature map \( I_{fm} \) of size \([C_i \times H_i \times W_i]\), the weights \( W \) of size \([C_i \times C_o \times H_k \times W_k]\), and a bias term \( b \) of size \([C_o]\). The result of the computation is an output feature map \( O_{fm} \)

of size \([C_o \times H_o \times W_o]\), computed as follows:

\[
O_{fm}[c_o,h_o,w_o] = \sum_{c_i=0}^{C_i-1} \sum_{h_k=0}^{H_k-1} \sum_{w_k=0}^{W_k-1} \left( \sum_{c_i=0}^{C_i-1} \sum_{h_k=0}^{H_k-1} \sum_{w_k=0}^{W_k-1} W[c_i,c_o,h_k,w_k] I_{fm}[c_i,Sh_o+h_k,Sw_o+w_k] + b[c_o] \right)
\]

0 \( \leq c_o < C_o \), 0 \( \leq h_k < H_o \), 0 \( \leq w_o < W_o \)

0 \( \leq h_k < H_k \), 0 \( \leq w_k < W_k \)
Figure 8 shows the pseudocode of a Conv layer, and Figure 9 gives a graphical representation.

![Figure 8](image)

**Figure 8.** Pseudocode of a Conv layer.

![Figure 9](image)

**Figure 9.** Graphical representation of the convolution operation in a Conv layer. A sub-tensor of Ifm (red) is multiplied by a sub-tensor of W and the results are accumulated to produce a single value (red) of the Ofm.

**Pooling layers.** Pooling layers are commonly placed after a Conv layer. Pooling layers have receptive fields, similarly to Conv layers. For the group of neurons in each receptive field, they return a single value that contains a statistic of the group, e.g., the maximum or the average value, as shown in Figure 10. The stride parameter is usually set equal to the dimension of the receptive field to have non-overlapping windows.

Pooling layers reduce the number of activations of a layer, and consequently decrease the memory requirements and the number of computations to be performed after. Moreover, pooling layers achieve invariance to small local translations. The outputs of Conv layers depend heavily on the position of the input, so even for minor variations of the inputs, there are significant variations of the outputs. Pooling layers down-sample the outputs, making them more robust to small input variations.

**Normalization layers.** The inputs to neural networks are usually preprocessed to have a normal distribution, i.e., zero mean and unit variance. Normalization is beneficial because it keeps different inputs in the same range of values, making them easier to analyze by the same model. Also, as will be seen in the following paragraph, layers sometimes use saturating non-linear functions, such as Sigmoid or Softmax. So having values centred on zero avoids early-saturation of activations. To apply the same normalization constraint that applies to the inputs to internal activations, Normalization layers are inserted between Conv and FC layers. It must also be noted that activations normalization speeds up the training, as the layers do not need to adapt to different distributions at each training step.

The commonly adopted normalization method is Batch Normalization (BatchNorm) (Eq. 3). The operation performed by the BatchNorm layer is standardization:

$$y = \frac{x - E[x]}{\text{Var}[x] + \epsilon} \cdot \gamma + \beta$$

(3)

Where $E[x]$ and $\text{Var}[x]$ are the mean and standard deviation of the input tensor $x$, respectively. $\epsilon$ is a value necessary for numerical stability, and $\gamma$ and $\beta$ are two trainable parameters for the integration of the BatchNorm layer in the training process.

**Non-linear activation functions.** Without a non-linear activation function, the NN would be a simple cascade of linear algebra operations, unable to solve complex non-linear problems. For this reason, different non-linear functions are applied to the weighted sum of the inputs of a neuron. Some of the most popular functions are:

- **Rectified Linear Unit (ReLU)** function forces the activations to be greater than or equal to zero. It is prevalent as it is computationally efficient since it requires a simple comparison between $x$ and 0.

  $$y = \begin{cases} 0 & \text{if } x < 0 \\ x & \text{otherwise} \end{cases}$$

  There are some variants of the ReLU function, such as Leaky-ReLU or Exponential Linear Unit (ELU). The former has a negative slope for values $x < 0$; the latter uses a log curve when $x < 0$. These variants have been introduced to solve the dying ReLU problem, i.e., since the slope of the ReLU for $x < 0$ is zero, the neurons in this region are not trained. Moreover, Leaky-ReLU and ELU are more balanced towards zero if compared to ReLU, and this helps to speed up the training.

- **Sigmoid** function normalizes the output in the range $(0, 1)$. Contrarily to the ReLU function, it is computationally expensive, as it can be seen from its equation:
- **Hyperbolic Tangent** function (TanH) is the equivalent of Sigmoid function to bound activations in the range \((-1, 1)\), to model outputs that can assume negative values too.

\[
y = \frac{e^x - e^{-x}}{e^x + e^{-x}}
\]

- **Softmax** function is also know as *normalized exponential function*. It receives a vector of \(N\) numbers as an input: each number is normalized in the range \((0, 1)\) and the sum of all \(N\) numbers is equal to 1. This function is used in output layers if the outputs represent the classification probabilities.

\[
y_i = \frac{e^{x_i}}{\sum_{j=0}^{N-1} e^{x_j}} \quad \text{for} \quad i = 0, 1, ..., N - 1
\]

**B. TRAINING AND INFERENCE**

A neural network can learn to solve a problem by determining the correct values of the weights and biases of its layers: this process is referred to as *training*. Using a trained NN, with pre-learned weights and biases, is referred to as *inference*. There are different ways of training a NN (see Figure 11):

- **Supervised learning**: It requires a set of labeled input-output pairs, i.e., a set of inputs (*data*) with the corresponding expected output (*labels*). This set of pairs is called a *training set*. During the supervised learning, the model receives a labeled input and updates its parameters based on the discrepancy between the expected output and the actual output. Supervised learning is predominantly used today in a wide range of applications, in the big-data era, thanks to the immense availability of datasets and its good performances.

- **Unsupervised learning**: It is performed when only non-labeled data are available. It lies in finding common patterns in the data. An example of unsupervised learning is *clustering*, that clusters data based on their shared attributes. Neural networks that apply unsupervised learning are, for example, *autoencoders* and *Generative Adversarial Networks* (GANs).

- **Reinforcement learning**: Reinforcement learning is the third main type of learning and, similar to the unsupervised learning, it does not need labeled data. The aim of reinforcement learning is the creation of autonomous agents able to make decisions in a given environment. The training scenario is composed of the agent who takes actions in an environment. There is then an interpreter who evaluates the agent’s actions in terms of a reward, which is then fed back to the agent. The goal of the agent is to maximize the reward.

A supervised-learning algorithm commonly used for the training of DNNs is *gradient backpropagation*, where the input samples are fed into the network, and the outputs are computed using weights \(W\). The network’s outputs and expected outputs are compared, and a *loss* \((L)\) is calculated with a *loss function*, such as Euclidean distance or *Mean Squared Error* (MSE). To perform the learning process, the weights are updated by a quantity proportional to the partial derivative of the loss with respect to the weights themselves, i.e., the gradient. The gradients are efficiently computed with the backpropagation algorithm, which is the *chain rule* of calculus applied to calculate the derivative of the loss starting from the output of the network and going up to the input layer.

The learning actually takes place by updating the weights and biases of the network, which can be done with different *optimization algorithms*. The simplest optimization algorithm is gradient descent (GD), shown in Eq. (4) where \(\theta\) is a parameter of the network and \(\eta\) is a scaling factor referred to as *learning rate*. Other algorithms are, e.g., GD with momentum [32], Nesterov accelerated gradient [33], Adagrad [34], Adadelta [35] and Adam [36].

\[
\theta^{t+1} = \theta^t - \eta \frac{\partial L}{\partial \theta^t}
\]

During the training of neural networks it is common to encounter the problem of *overfitting*, i.e., if a model is...
complex and has many parameters, it is possible that it fits the data of the training set too accurately. The model therefore “memorizes” the correct result for each input rather than learning to generalize, and has a poor performance on the inputs that are never seen before. The solutions to the overfitting problem are either the transition to a simpler model or employing different regularization techniques. L1 and L2 \cite{37} are common regularization techniques, both require adding a regularization term to the loss function, which has the effect of reducing the value of the weights. This results in a compressed and simpler model. Another technique that gives good results is dropout \cite{38}, i.e., at each iteration some neurons are randomly selected and removed from the model.

C. DNN MODELS

Over the years, many CNNs models have been proposed to achieve better to the best-possible performance for a given task. Figure 12 shows a timeline of significant neural network models with their classification accuracy in the image classification task on the ImageNet dataset \cite{39} and number of parameters. These models will be discussed in the following paragraphs and compared in Table 2.

![Timeline of significant neural networks models](image)

**FIGURE 12.** Timeline of significant neural networks models with the accuracies achieved on the ImageNet dataset \cite{39} and the number of parameters.

| Model       | Year   | Contribution |
|-------------|--------|--------------|
| LeNet \cite{29} | 1998   | -First popular CNN |
| AlexNet \cite{40} | 2012   | -First CNN winner of ILSVRC -Introduction of ReLU |
| VGG16 \cite{42} | 2014   | -Smaller kernels |
| GoogLeNet \cite{43} | 2015   | -Inception block |
| ResNet \cite{44} | 2016   | -Skip connections -Residual learning |
| ResNetXt-101, 64x4d \cite{45} | 2017   | -Grouped convolution |
| DenseNet161 \cite{46} | 2017   | -Regular structure |
| CapsNet \cite{47} | 2017   | -Capsules -Dynamic Routing |
| SeNet154 \cite{48} | 2018   | -Dependencies between feature maps are explored |
| NasNet-A \cite{49} | 2018   | -Neural Architecture Search -Transfer learning |

**TABLE 2.** Comparison of the models presented in Section II-C

LeNet \cite{29} (1998): It has been one of the first neural network trained by backpropagation with a convolutional structure and has been the inspiration for the following research on CNNs. It was designed for the recognition of handwritten digits represented on 32×32 pixels images. LeNet-5 is a version consisting of five layers, of which the first two are convolutional layers, and the last three are FC layers. The Conv layers have 5×5 kernels and are both followed by 2×2 average pooling layers. All the layers use hyperbolic tangent (tanh) as the activation function, except the output layer that applies the softmax function.

AlexNet \cite{40} (2012): It is a CNN built for the ImageNet dataset \cite{39}, a database of more than 1.3M of high-resolution 256×256 pixels images divided into 1000 classes. It is the first (deep) CNN architecture to win the ImageNet Large Scale Visual Recognition Challenge 2012 (ILSVRC-2012) \cite{41}, achieving consistent accuracy improvements compared to the traditional non-convolutional networks winners of the previous editions. AlexNet follows the architecture of LeNet, stacking more Conv layers; it consists of five Conv layers and three FC layers. AlexNet was the first NN to introduce Rectified Linear Units (ReLU) as the activation functions, reducing the training time significantly. Moreover, to overcome the limitations imposed by the memory size of the GPUs, AlexNet adopts a parallel solution, splitting the architecture on two GPUs. To reduce the communication bottleneck, the GPUs exchange data in two points of the network only.

VGG \cite{42} (2014): Thanks to the availability of hardware resources supporting heavier computations, the initial trend in NN research has been the design of deeper and deeper architectures. VGG is a model that takes the structure of AlexNet and furtherly increases the number of Conv layers. In particular, VGG-16 has 13 Conv layers and three FC layers, while VGG-19, with a total of 19 layers, was the winner of ILSVRC-2014.

GoogLeNet \cite{43} (2015): It is based on the intuition of finding a dense structure, i.e., an inception module, and then building the network by stacking these modules. An inception module (see Figure 13) captures features at various scales and concatenates them at the output, passing to the next layer different levels of information. The increase of the...
depth of the NNs has allowed to improve their accuracy but has however led to the appearance of the vanishing gradient problem. Since during backpropagation the gradients are computed with the chain rule and the values are often in the range \([0, 1]\) or \([-1, 1]\), the magnitude of the gradients decreases exponentially with the depth of the network. In the earlier layers, the gradients can become so small that they prevent the correct training. To overcome this problem, GoogLeNet has two additional classifiers used for training only that take the activations at earlier stages of the network, and therefore increase the magnitude of their gradients. GoogLeNet successors are Inception-v3 \([50]\) and Inception-v4 \([51]\).

**ResNet** \([44]\) (2015). To work around the vanishing gradients problem, Residual Networks (ResNets) have adopted and made popular skip connections, shown in Figure 14 that run in parallel to a series of Conv layers and avoid excessive degradation of the gradients during backpropagation. Moreover, ResNets are the first architectures to use batch normalization layers. Based on ResNet architecture, different models with higher accuracies have been proposed over the years, such as ResNetXt \([45]\), ResNeST \([52]\), or TResNet \([53]\).

**DenseNet** \([46]\) (2016). Given the success of skip connections, DenseNets adopt a regular and therefore simpler connection pattern. As shown in Figure 15 in a Dense Block, every layer receives in input a concatenation of the activations of all the preceding layers. A DenseNet is then built by stacking Dense Blocks of different depth, interleaved by Conv and Pooling layers for dimensionality reduction.

**SENet** \([48]\) (2017). Squeeze-and-Excitation Networks (SENets) modify traditional layers, e.g., Conv layers, or blocks, e.g., inception or residual modules, to model the relationship between the different channels of the feature maps. Figure 16 shows how a residual module is modified following the SE approach. SENet-154 is the NN winner of ILSVRC-2017, which is built integrating SE blocks in a version of ResNetXt \([45]\).

**Capsule Network** (2017). The Capsule Networks were created in a try to solve some of the problems of CNNs, such as the loss of data caused by pooling layers or the high sensitivity to input shifts or rotations. The idea of capsules was introduced in \([54]\) and the first network model was proposed in \([47]\). In \([47]\), the neurons are replaced by capsules, i.e., a vector of neurons. Each element of the vector encodes an instantiation parameter of an entity, e.g., the width or the rotation, and the length of the vector represents the instantiation probability of the entity. Since the length of the vector represents a probability, its value must be in the range \([0, 1]\). For this reason, the squash function (Eq. 5) is used as non-linear activation function in the capsule layers.

\[
\hat{y} = \frac{|\vec{x}|^2}{1 + |\vec{x}|^2} \frac{\vec{x}}{|\vec{x}|}
\] (5)

Moreover, in Capsule Networks, the pooling layers are substituted by a dynamic routing algorithm that strengthens the connections between capsules of adjacent layers if relevant entities are detected. Figure 17 shows the Capsule Network model as proposed in \([47]\). The work in \([55]\) proposes instead a model in which the values of the capsules are arranged in matrices, and the dynamic routing is substituted by the EM routing.

**NASNet** \([49]\) (2018). NASNet is the first popular neural network model obtained with neural architecture search. The approach of NasNet is the search of a cell for a simple dataset in a small search space. The cells can then be stacked to work on more complex datasets. Other models resulting
from neural architecture search are PNASNet-5 [56] and EfficientNet [57].

D. SPIKING NEURAL NETWORKS (SNNs)

Recently, Spiking Neural Networks (SNNs), considered as the third generation of neural networks [58], have received an increasing interest in the fields of deep learning and neuroscience, because of their extremely energy-efficient nature. SNNs, in contrast to the traditional DNNs, base their computational models much closer to that of the biological neurons, with a spike-based communication mechanism [59]. Due to their bio-inspired computations, SNNs bear a high potential to be the most promising solution for bridging the energy efficiency gap between the artificial machines and the human brain. A custom SNN hardware support is provided by neuromorphic computing, a relatively novel branch of computer architecture. The underlying goal is to reproduce in hardware the same computations that are executed in the human brain. Some examples of state-of-the-art neuromorphic designs, like IBM TrueNorth [60], SpiNNaker [61], BrainScale [62] and Intel Loihi [63], will be discussed in Section III-K. Figure 18 compares several hardware architectures, showing how efficient in terms of power consumption are neuromorphic solutions, compared to conventional designs [64]. Moreover, another energy efficiency benefit in the neuromorphic research comes from the new sensor data formats. For instance, the event-based sensors such as the dynamic vision sensor (DVS) cameras [65] resemble the behavior of the human retina, in such a way that spikes are generated only when movements of the recorded subjects are detected.

1) Spiking Neuron Models

Modeling a spiking neuron is a challenging task. These models must be at the same time biologically accurate and computationally simple. When an input spike arrives to the neuron, the associated synaptic weight \( w \) is integrated on the membrane and, consequently, the neuron membrane potential \( V_m \) is increased. When the membrane potential overcomes a threshold \( V_t \), the neuron fires, emitting a spike at the output, and its membrane potential is reset to a value \( V_r \). Moreover, the membrane potential decreases continuously through time due to a leakage, according to a leakage rate \( \tau_m \) between spikes.

Different spiking neuron models have been proposed in the literature. Figure 19 shows the trade-off between biological plausibility and complexity of these models. The Hodgkin-Huxley model [66] is very biologically-plausible, but extremely computational intensive. The Izhikevich model [67] is slightly less complex, but still very computational intensive. On the other end, the Integrate-and-Fire is too simple and not very accurate in terms of biological plausibility. The most commonly adopted model is the Leaky-Integrate-and-Fire (LIF) [68], which is relatively simple and also takes into account the membrane leakage.

2) Spike Encoding

In order to provide input spikes and to collect the resulting output spikes of the SNN, the information has to be properly coded using spikes. Different approaches used to obtain such a conversion [69] are shown in Figure 20:

- **Rate coding**: the information is coded as the mean firing rate of the generated spikes in a defined observation period.
- **Inter-spike interval (ISI)**: the intensity of the activation is coded as the precise delay between consecutive spikes.
- **Time to first spike (TTFS)**: the information is encoded in the latency that goes from the beginning of the stimulus to the time of the first output spike. This solution enables a very fast information processing, carrying enough information.

3) SNN Training

Regarding the SNN training algorithm, the different possibilities have been explored are summarized in Figure 21. For unsupervised learning, the possible algorithms are Hebbian Learning [70], the Spike-Time-Dependent Plasticity (STDP) [71] [72], and the Spike-Driven Synaptic Plasticity (SDSP) [73]. The most widely adopted method is the STDP, which is based on temporal relations between the presynaptic spikes (at the input of the neuron) and the postsynaptic spikes (at the output of the neuron). Basically, the synaptic weight is tuned accordingly to the temporal correlation between the presynaptic and postsynaptic spikes. The STDP algorithm can be optimized through the FSpiNN framework [74], for executing energy-efficient SNNs on edge devices.

For supervised learning, a fundamental challenge arises, because the traditional learning method, i.e., the backpropagation, cannot be applied due to the non-differentiability of the SNN loss function [75]. Hence, two different procedures can be adopted to solve or bypass the problem, thereby achieving supervised learning for SNNs:

1) **Approximate the derivative of the spike trains**. This solution has been extensively studied in the works of [76] [77] [78] [79] [80] [81] [82] [83] [84] [85], which provide different types of approximations. The advantage is that the network can learn based on the temporal information of the spikes. For example, DECOLLE [86] introduces a local learning rule for continuous SNN learning. On the other hand, with this approach it is challenging to match the consolidated state-of-the-art high accuracy results of the DNNs.
2) **Train a DNN offline and convert it to SNN.** This approach [87] allows to use the most advanced training policies and techniques for DNNs. An efficient conversion [88] requires a comprehensive study of different conversion parameters to adapt the DNN-to-SNN conversion process to the neuromorphic hardware platform. The main drawback is that a certain accuracy drop is encountered during the conversion. To overcome this, the recent work of [89] proposed a hybrid approach consisting of converting the DNN to SNN ad then incrementally training the SNN with an approximated backpropagation. Moreover, the max pooling operations cannot be implemented with spike rates [90]. Therefore, max pooling layers are replaced by average pooling, which is easy to implement but shows an accuracy drop.

### III. HARDWARE SOLUTIONS AND CO-DESIGN

#### A. TEMPORAL VS SPATIAL ARCHITECTURES

Neural networks are a class of algorithms with an inherent parallelism. Two types of parallelism can be identified [91]. The neuron and consequently the FC and Conv layers have a **topological parallelism** since the Multiply-and-Accumulate (MAC) operations that they perform have no data dependencies and can be executed in
parallel. Moreover, the training sets consist of a large number of samples, that rather than being processed one at a time can be fed into the network in batches (operational parallelism).

The intrinsic parallelism of the layers can be exploited using parallel computing paradigms to increase the performance of the hardware implementations of NNs. Among the various solutions for parallel computation, temporal and spatial architectures [92] are distinguished. Both the architectures consist of a large number of Processing Elements (PEs) that perform operations in parallel on the same or different data. In temporal architectures, the PEs can only access data from the central memory, the control is centralized, and there are no inter-PEs connections. In spatial architectures, on the contrary, each PE can also have its control logic and one or more local memory locations. Most importantly, in spatial architectures, the PEs are interconnected to exchange data with each other, creating a processing array. Figure 22 shows the differences between temporal and spatial architectures.

In the following, subsections III-B and III-C describe temporal and spatial architectures in detail respectively, and how to efficiently deploy neural networks on them.

B. TEMPORAL ARCHITECTURES AND SOFTWARE OPTIMIZATIONS

Temporal architectures are commonly adopted in general-purpose platforms, such as CPUs and GPUs. CPUs can nowadays be realized as vector processors (e.g., Intel’s Xeon Phi x200 and Skylake-X CPUs) with an ability of working with multiple data elements simultaneously rather than with a single data at a time. Vector processors have multiple Arithmetic Logic Units (ALUs) that work synchronously and perform an instruction on a vector of data. Therefore, vector processors use the Single-Instruction-Multiple-Data (SIMD) technique. Among the available hardware platforms, CPUs are often the least used for DNNs inference or training, as they provide lower FLOPS and FLOPS/WATT performance (see Figures 23 and 24). However, manufacturers have recently undertaken measures to accelerate the deployment of NNs on CPUs. For example, at the instruction level, Intel has added the AVX-512 Vector Neural Network Instructions (AVX-512 VNNI) to the AVX-512 Instruction Set [93] to accelerate CNNs. In addition, Intel announced that the next generation of Cooper Lake and Sky Lake processors will support Brain Floating Point (bf16) operations [94]. bf16 is a floating-radix-point format on 16 bits with a dynamic range comparable with the dynamic range of the 32-bit IEEE 754 floating-point format. bf16 is also supported by ARMv8.6-A and AMD’s ROCm library. Intel has also created BigDL [95], an ML library for the distributed acceleration of DNN algorithms on CPU clusters.

FIGURE 22. Basic models of temporal (left) and spatial (right) architectures.

FIGURE 23. GFLOPS comparison between different CPUs and GPUs.

FIGURE 24. GFLOPS/WATT comparison between different CPUs and GPUs.
Several computational transforms have been proposed to apply the optimized BLAS to Conv layers. Many of the software libraries mentioned above lower the convolution into a GeMM as proposed in [103] [104] and shown in Figure 26. A 4D-tensor of weights is flattened to a 2D matrix, while the data in the input feature maps are duplicated and rearranged following a pattern that leads to the correct result of a convolution by performing a matrix multiplication. This method is very efficient since the GeMM routine is highly optimized. However, it requires data to be duplicated up to $H_k \times W_k$ times, with the dimension of the input feature maps moving from $C_i \times H_i \times W_i$ to $C_iH_kW_k \times H_oW_o$. This approach, therefore, requires a large memory for temporary allocation.

At the software level, several libraries have been created to optimize Basic Linear Algebra Subroutines (BLAS) on both CPUs (e.g., AMD Core Math Library (ACML), Intel Math Kernel Library (Intel MKL) or OpenBLAS) and GPUs (e.g., Nvidia cuBLAS or Intel cIBLAS). Among the numerous subroutines implemented, the BLAS also include element-wise matrix multiplication, matrix-vector multiplication and matrix-matrix multiplication, also called General Matrix Multiplication (GeMM). For what concerns neural networks the BLAS come in hand for the FC layer that, as explained in Section II-A, can be seen as a vector-matrix multiplication or as a matrix-matrix multiplication in case of batched computation.

Optimizing the computation of the Conv layers is a more challenging task. The operations between a weight kernel and the subsets of the input feature maps are simple point-wise multiplications of matrices, but the memory access pattern is complex. Figure 25 shows how, if an input feature map is stored by rows, it is necessary to perform accesses to non-contiguous locations of memory.
how to perform operations to take full advantage of Intel AVX-512 [93] vector instructions.

C. SPATIAL ARCHITECTURES AND DATAFLOW PROCESSING

Spatial architectures are commonly implemented on FPGAs and ASICs, that allow for a design tailored on specific applications at the price of less flexibility. Neural networks are particularly suitable for this kind of hardware implementation since the type and order of operations of each layer is fixed and known a priori. Therefore, it is possible to develop specialized and highly optimized circuits.

The operations carried out in the neural networks are simple, mostly multiply-and-accumulate (MACs), but they must be performed on a large set of data. Therefore, the bottleneck is not caused by computation but by the memory accesses that are necessary to fetch and store the inputs and the results, respectively. Every MAC requires three data elements to be read from memory (input pixel, weight and partial sum) and one data element to be written (updated partial sum). It has been demonstrated that a DRAM access has an energy cost of \( \sim 2 \) orders of magnitude higher than a MAC operation [112]. The enormous DRAM access energy cost compared to the computational energy has been observed in many state-of-the-art DNNs accelerators such as DianNao [24] or Cambricon-X [113] (Figure 27).

A typical hardware architecture of a DNNs accelerator (Figure 28 left) consists of:

- An **off-chip memory** (usually DRAM), to store the weights and the activations of the whole network. This level of memory can typically contain several GBs of data.
- An **on-chip global buffer (GLB)**, large enough to hold the weights and inputs necessary to feed all the PEs. The energy needed to access the GLB can be two orders of magnitude lower than that of the DRAM [114].
- An array of hundreds of PEs, each containing an ALU to perform MACs operations in parallel. The PEs usually also include one or more Register Files (RFs) to locally store data with an energy cost-per-access lower than that of the GLB.
- The PEs are connected with each other and to the GLB by a **Network-on-Chip (NoC)**. The data must be moved coordinately through the PEs to obtain the correct result, depending on how the operations are temporally scheduled and spatially distributed on the PEs. The NoC can then assume different configurations to implement various communication patterns, represented in Figure 28 right, depending on how data must be delivered.

Given the energy cost required by a DRAM access, the design of state-of-the-art DNNs accelerators focuses on the exploitation of **data reuse**, i.e., optimizing the architecture, the mapping of data on the PEs and the temporal scheduling of operations to maximize the reuse of data when they are stored in the lower-level memories such as the RFs or the GLB.

The different layers in an NN allow for taking advantage of various opportunities of data reuse, as explained in the following.

**FC layer.** A FC layer can be described as a matrix-vector multiplication and it therefore presents an opportunity for **input reuse**, since the vector of the input neurons is dot-multiplied with each row of the matrix of weights (see Figure 29).

**Conv layer.** The Conv layer has three different opportunities for data reuse (see Figure 29). To perform the convolution operation, a weight kernel is slid over the whole input feature map. There is an opportunity for **weight reuse** since the same weight kernel is multiplied for multiple subsets of the input feature maps. In particular, each of the \( C_o \) kernels is reused \( H_o \times W_o \) times.

There is an **input reuse** opportunity too, since the input feature maps are used \( C_o \) times to generate all the output feature maps. The last reuse opportunity is defined as **convolutional reuse** [114], and it exploits the sliding window mechanism, i.e., when computing two adjacent output pixels, there is usually an intersection between the two subsets of pixels of the input feature map used, as shown in Figure 29. The width and height of the intersection depends on the dimensions of the kernels \((H_k \times W_k)\) and the horizontal and vertical strides \((s_x, s_y)\). The convolutional reuse combines both the weight reuse and the input reuse.

**Pooling layer.** Pooling layers do not demand the use of weights. Therefore there are no opportunities of weight reuse. The stride parameter is usually set to have non-overlapping receptive fields, so it is not possible to exploit the sliding
window mechanism for input reuse. These layers do not allow for any data reuse.

Given an array of PEs and all the MACs between weights and input feature maps that must be performed to calculate the output feature maps, each PE will execute a subset of MACs, and a number of MACs equal to the number of PEs will be executed in parallel. The MACs must, therefore, be \textit{spatially and temporally mapped} to the PEs array (Figure 30). The mapping consequently defines how data must be loaded and stored from/to the memory hierarchy of the accelerator and how the NoC must be designed to correctly and efficiently deliver and collect the inputs, the weights and the partial sums. The spatial and temporal mapping of the operations is defined as \textit{dataflow} \cite{114}.

Considering the high dimensions of the PEs array and the vast number of MACs to be computed, the space of possible mappings on a generic HW accelerator is enormous. Given the considerations on the energy consumption of the memory hierarchy, dataflows usually try to maximally exploit the opportunities of data reuse provided by the different layers of the NNs to minimize the accesses to the off-chip memory and the global buffer, and to use the data stored in the RFs as much as possible. Chen et al. \cite{114} introduced a taxonomy to classify existing accelerators based on their dataflow and on how they exploit data reuse, that will be explained briefly in the following.

**Weight Stationary:** The weight stationary dataflow aims at exploiting mainly the weight reuse to minimize the energy cost necessary to fetch the weights from the DRAM and the GLB. A subset of weights is read from the DRAM/GLB and stored in the RFs of the PEs. All the operations that involve a certain weight are then mapped to the PE where it is stored. Figure 31 shows how operations are mapped to an array of 4 PEs to perform a $2 \times 2$ convolution on a $3 \times 3$ input feature map.

Since the weights are kept stationary in the PEs, the inputs and the partial sums need to be coordinately moved through the array to optimize the data movement on the NoC too. A possibility consists of broadcasting a single input pixel of the input feature map to all the PEs and in storing each partial sum in a register then to pass it to the adjacent PE on the right. As shown in Figure 32 there are time steps in which some of the PEs perform operations that are not useful for the result (denoted in white). Moreover, the partial sums at the end of each row of processing elements needs to be stalled for $W_i - W_k$ time steps before being passed to the next row of PEs. Therefore, all of these partial sums must be stored in the GLB. The nn-X accelerator \cite{115} allocates instead $H_k$ FIFOs at the end of each row, each of dimension $W_i - W_k$, to introduce the proper delay.

The input pixels can be moved with the forwarding scheme to take advantage of the convolutional reuse in addition to the weight reuse. The forwarding scheme consists of placing additional registers in the PEs to store the input pixel that they receive, and to then pass it to the neighboring PEs on the right (horizontally-sliding window). Figure 33 shows a dataflow with stationary weights and input forwarding. Both in \cite{116} and \cite{117}, $H_k$ rows of the input feature map are processed in parallel, and the partial sums of each row are then accumulated. The inputs are therefore stored in $H_k$ buffers, and the pixels of the input feature map are moved from the $(K - 1)$ buffer to the 0 buffer (vertically-sliding window).

What characterizes the above-discussed dataflows is that all the operations along dimensions $H_k$ and $W_k$ are mapped...
in the PEs, the inputs are horizontally forwarded, and the partial sums are accumulated along the vertical dimension. An example of $C_o|C_i$-weight stationary dataflow can be found in the Tensor Processing Unit (TPU) [122] developed at Google. TPs are deployed in datacenters, and it has therefore been possible to obtain statistics and metrics on real-life applications. It has been observed that CNNs, on which the development of HW accelerators is focused, actually represent the 5% of all applications used in datacenters [122]. For this reason, Google designers decided to focus on the acceleration of FC layers, which are inherently vector-matrix operations and can, therefore, be directly mapped to the matrix-multiply unit that is the heart of the TPUs.

Because of its flexibility, the systolic array is often used in configurable architectures that must support various layer types [123] [124] [125]. This solution is also adopted for the acceleration of Capsule Networks [126] [127] [128], that consist of Conv layers, Conv layers of capsules and FC layers of capsules.

A different dataflow, but in which the weights are still stationary, is obtained by spatially unrolling the dimensions $C_o$ and $C_i$ ($C_o|C_i$). As shown in Figure 35, the operations that must be performed are equivalent to a vector-matrix multiplication. It can be realized in hardware with a 2D systolic array. In essence, the weights are internally stored to the 2D PE array and executed in parallel. This mapping operation is defined as spatial unrolling in [118]. From a software perspective this is equivalent to replacing the for loops in the 7-nested loop representation with parallel for loops (par_for) as in Figure 34. In [118], the $H_k|W_k$ syntax is adopted to denote which loops are parallelized. The stationarity of the weights is instead equivalent, from the software perspective, to a loop reordering operation of the for loops, as shown in Figure 34. Other architectures that adopt a $H_k|W_k$ weight stationary approach are [119], [120] and [121].

A different dataflow, but in which the weights are still stationary, is obtained by spatially unrolling the dimensions $C_o$ and $C_i$ ($C_o|C_i$). As shown in Figure 35, the operations that must be performed are equivalent to a vector-matrix multiplication. It can be realized in hardware with a 2D systolic array. In essence, the weights are internally stored to the 2D PE array and executed in parallel. This mapping operation is defined as spatial unrolling in [118]. From a software perspective this is equivalent to replacing the for loops in the 7-nested loop representation with parallel for loops (par_for) as in Figure 34. In [118], the $H_k|W_k$ syntax is adopted to denote which loops are parallelized. The stationarity of the weights is instead equivalent, from the software perspective, to a loop reordering operation of the for loops, as shown in Figure 34. Other architectures that adopt a $H_k|W_k$ weight stationary approach are [119], [120] and [121].

A different dataflow, but in which the weights are still stationary, is obtained by spatially unrolling the dimensions $C_o$ and $C_i$ ($C_o|C_i$). As shown in Figure 35, the operations that must be performed are equivalent to a vector-matrix multiplication. It can be realized in hardware with a 2D systolic array. In essence, the weights are internally stored to the 2D PE array and executed in parallel. This mapping operation is defined as spatial unrolling in [118]. From a software perspective this is equivalent to replacing the for loops in the 7-nested loop representation with parallel for loops (par_for) as in Figure 34. In [118], the $H_k|W_k$ syntax is adopted to denote which loops are parallelized. The stationarity of the weights is instead equivalent, from the software perspective, to a loop reordering operation of the for loops, as shown in Figure 34. Other architectures that adopt a $H_k|W_k$ weight stationary approach are [119], [120] and [121].

A different dataflow, but in which the weights are still stationary, is obtained by spatially unrolling the dimensions $C_o$ and $C_i$ ($C_o|C_i$). As shown in Figure 35, the operations that must be performed are equivalent to a vector-matrix multiplication. It can be realized in hardware with a 2D systolic array. In essence, the weights are internally stored to the 2D PE array and executed in parallel. This mapping operation is defined as spatial unrolling in [118]. From a software perspective this is equivalent to replacing the for loops in the 7-nested loop representation with parallel for loops (par_for) as in Figure 34. In [118], the $H_k|W_k$ syntax is adopted to denote which loops are parallelized. The stationarity of the weights is instead equivalent, from the software perspective, to a loop reordering operation of the for loops, as shown in Figure 34. Other architectures that adopt a $H_k|W_k$ weight stationary approach are [119], [120] and [121].
stationary dataflow of Figure 32 for example, the partial sum of a single output pixel must be stored and reloaded to/from the GLB \((H_o-1) \times C_o\) times. In the output stationary dataflow, the PEs are modified to have the possibility of locally accumulating the results of the MACs that they perform (Figure 36). Each PE is therefore responsible for the computations necessary to obtain an output pixel, whose partial sums are accumulated in a single RF.

![Figure 36.](image)

Similarly to the weight stationary dataflow, it is possible to spatially unroll the \(H_o\) and \(W_o\) loops to get an output stationary dataflow. The input pixels and the weights can then be read from the GLB and moved to the PEs array in different ways. It is, for example, possible to broadcast the input pixels to all the PEs and to forward the weights, as shown in Figure 37.

![Figure 37.](image)

A popular accelerator that adopts an output stationary dataflow with \(H_o\) spatial unrolling is ShiDianNao \([129]\). Being an output stationary dataflow, each PE in the 2D grid of ShiDianNao processes a pixel of an output feature map, and all the results are then collected and stored in the global buffer. A single weight is broadcasted to all the PEs at every operation cycle. The PEs can read the input pixel either from the GLB, from their right neighbor or their lower neighbor. The PEs have a RF for the partial sum accumulation and all the results are then collected and stored in the global buffer.

![Figure 38.](image)

The row stationary dataflow is introduced in \([114]\) and used by the Eyeriss accelerator \([132]\). It has the purpose of maximizing the reuse of inputs, weights and partial sums all together, in contrast to weight and output stationary dataflows that focus on a single type of data reuse. In the row stationary dataflow all the MACs necessary to perform a row of the convolution (1D convolution) are mapped to a single PE. A PE has a RF to keep stationary a row of the weight kernel while the inputs are streamed in the PE exploiting the sliding window mechanism. To perform a whole 2D convolution, it is necessary to have a 2D array of \(H_k \times H_o\) PEs. Each column of the array computes the \(H_k \times W_o\) partial sums that contribute to a row of the output feature map, that are therefore accumulated. Figure 39 shows how a 2D convolution with a \(3 \times 3\) weight kernel is mapped to a row stationary dataflow, and how the partial sums are accumulated along the columns of the PEs array.

![Figure 39.](image)
optimization of data reuse is multi-objective, i.e., a row of PEs shares the same weights, the input pixels are diagonally reused, and the partial sums are vertically accumulated.

**No Local Reuse.** The memory elements with higher energy efficiency are those with a low storage capacity, but they are less efficient in terms of area occupation (area/bit). Therefore, a RF has a higher area/bit compared to a scratchpad memory or a SRAM. The no local reuse dataflow maximizes the area dedicated to storage by removing register files from the PEs and allocating all the on-chip memory in the global buffer. Having no local reuse in the PEs, the traffic from and to the GLB on the NoC will be higher.

Which dimension is spatially unrolled on the PEs is not relevant for the no local reuse dataflow. Two accelerators that adopt this dataflow are [133], [24] and [134], which execute the loops along the dimensions $C_i$ and $C_o$ in parallel. In [133], $C_i \times C_o$ multipliers are allocated to multiply the inputs and the weights, and the $C_o$ outputs are then computed with adder trees. An input pixel is multicasted to $C_o$ multipliers (see Figure 41), while each multiplier reads a different weight from the global buffer.

A critical aspect of the dataflow definition and accelerator design has not yet been mentioned. Usually, the global buffer size is not sufficient to fully contain the input feature maps, kernel weights and output feature maps. For this reason, it is necessary to apply the loop tiling technique, which consists of partitioning the larger tensors into smaller tensors that can be contained in the buffer. The for loops of the 7-nested loops representation of the Conv layer. The outermost loops describe off-chip memory accesses and how the data are reused.

Due to the wide variety of layer types and sizes in DNNs models, recently the reconfigurable accelerators that allow to efficiently map different types of layers on the same hardware have gained importance. For example, in [135], there are two 16x16 arrays, whose PEs are divided into general PEs and super PEs. The former are used to map the Conv and FC layers, while the latter are used for the activations functions, Pooling layers, and RNN layers. The arrays can also be partitioned to process multiple layers in parallel and the accelerator supports 8- or 16-bit operations. Another example of a reconfigurable accelerator is the NPU that is at the heart of Project Brainwave [136], the real-time AI FPGA used in Microsoft’s servers. The Project Brainwave NPU is a spatially distributed architecture with efficient matrix-vectors multipliers for the operations between tensors and multifunction units that implement a wide variety of functions. MAERI [137] obtains reconfigurability through the interconnections. The multipliers are arranged in a 1D structure and the inputs are delivered with a flexible distribution network that can be set to implement different dataflows. Similarly, the outputs of the multipliers are collected with an Augmented Reduction Tree of adders. A similar approach is adopted in SIGMA [138], in which the flexible distribution and reduction networks allow to perform vector dot-products of different sizes simultaneously. Cerebras Wafer Scale Engine is the largest chip ever built, and it is optimized for DL applications. The engine consists of a large amount of flexible cores that target tensor operations but support general operations too. The memory has a high capacity, in the order of gigabytes, and is distributed on-chip. Huawei has released the DaVinci AI core [139], which is completely high-level programmable and consists of a vector engine and a 3D Cube engine for matrix computations. Two or more DaVinci cores can be combined to work in parallel, as in the Huawei Ascend 910 and 310 AI processors.

FIGURE 40. Operations mapping in a row stationary dataflow.

For (n=0; n<N; n++)
For (c_o=0; c_o<C_o; c_o+=TC_o)
For (c_i=0; c_i<C_i; c_i+=TC_i)
For (h_o=0; h_o<H_o; h_o+=TH_o)
For (w_o=0; w_o<W_o; w_o+=TW_o)

On-chip computation

Off-chip memory access pattern

FIGURE 41. No local reuse dataflow.

FIGURE 42. Loop tiling technique applied to the 7-nested loops representation of the Conv layer. The outermost loops describe off-chip memory accesses, and the innermost loops determine the dataflow.
D. TOOLS FOR DESIGN SPACE EXPLORATION (DSE)

From the analysis of possible architectures and dataflows discussed in the previous section it can be understood that many aspects have to be considered during the design of an accelerator, such as, architectural parameters, memory hierarchy, spatial and temporal mapping, and tiling factors. Exploring the whole space of possible designs is a tough task (even an NP-hard problem considering a wide range of design points), especially if the target platform of the accelerator is an ASIC, whose development cost is high in terms of cost and time. For this reason, many researchers have been focusing on the development of tools and frameworks for efficient design space exploration (see Table 3).

Peemen et al. [131] proposed a design flow that selects the best computation schedules to maximize data reuse for a determined on-chip buffer size, exploiting loop reordering and tiling. The whole design space is explored to find the optimized schedule that minimized off-chip memory accesses, discarding the configurations that do not satisfy the memory size requirement.

In [133], loop tiling is realized so that the innermost loops represent on-chip computation and the outermost loops the off-chip memory accesses, as in Figure 42. Local memory promotion [140] is then used to eliminate redundant memory accesses. If one among the input feature maps, output feature maps or weights is not addressed by the index of the innermost off-chip loop \( w \) in Figure 42, then it is reused for all its iterations. Hence, there is no need for continuously loading and storing back the reused tensor. The operations of load and store can consequently be moved out of the innermost loop. A polyhedral-based optimization is used to identify all the possible combinations of loop schedules and tiling factors, and local memory promotion is applied whenever possible. The computational roof and the computation to communication ratio is calculated for each solution to identify the optimal one.

In [141], Yang et al. showed a systematic approach to loop blocking. Given a memory hierarchy, the systematic approach consists of applying a loop blocking (i.e., loop tiling and loop reordering) for each level of the memory hierarchy. Exploring the design space for a multi-level memory hierarchy with the proposed methodology is computationally expensive. Therefore, Yang et al. proposed an iterative optimization where the loop blocking is applied to two levels of memory at a time, starting from the lowest level to the highest and re-adjusting the lower levels parameters at each iteration.

SmartShuttle [142] is a framework that focuses on optimizing off-chip memory accesses exploring the possible loop schedules, that influence the data reuse, and the tiling factors. In [142], it is noted that convolutional layers with different shapes may benefit from different types of data reuse and various tiling factors. SmartShuttle therefore adaptively varies the ordering and tiling of the loops to match different convolutional layers dynamically.

NNest [143] is a design space exploration tool for inference accelerators that focuses on the optimization of the memory hierarchy, of the memory accesses and the computational resources too, covering all the main aspects of an accelerator design. In [143], it is proposed a spatial accelerator architecture template that is parameterized, with the possibility of setting the tiling factors, that directly define the size of the on-chip buffers, the size of the PEs array and the possibility of implementing different dataflows and reuse schemes. NNest explores the whole design space and finds the Pareto-optimal solutions for a NN layer. It also allows for a multi-layer fitting.

In ROMANet [144], a systematic design space exploration methodology is proposed for reducing the number of memory accesses required for DNN inference. For each layer, an efficient data partitioning and scheduling is designed, based on the available on-chip memory and data reuse factors. Moreover, the proposed DRAM data mapping reduces the number of DRAM row buffer conflicts, while improving the system throughput, compared to a conventional DRAM design.

MAESTRO (Modeling Accelerator Efficiency via Spatio-Temporal Reuse and Occupancy) [145] is an analytical cost model that estimates the execution time, energy and NoC of a hardware configuration applied to a DNN model with a specific dataflow. MAESTRO is a cost model precise and efficient enough to be used for design space exploration, and can be used to determine Pareto-optimal architectural parameters given area, energy or throughput constraints.

mRNA [146] is a mapper that performs design space exploration to find the optimal mapping targeting the re-configurable DNN accelerator MAERI [137]. Similarly to other design space exploration tools, it explores all the possible permutations of the loops of the Conv layer 7-nested loop representation and all the possible combinations of tiling factors. Given the high dimensionality of the design space, mRNA reduces it by applying constraints based on domain knowledge, for example setting the tile sizes as multiples of the number of multipliers contained in MAERI to maximize resource utilization. mRNA experiments confirm that dataflows that maximize the usage of available PEs have a shorter runtime and that exploiting data reuse and broadcast/multicast reduces the energy cost.

Timeloop [147] is a framework for the exploration of the design space of DNN hardware accelerators and for the evaluation of their performance and energy consumption to make the design more systematic. The users can describe an architectural model following a configurable template and, given a workload, a mapper within Timeloop systematically constructs the map space to be explored and evaluates every possible mapping with its performance, area and cost models.

MAGNet [148] is a Modular Accelerator Generator for Neural Networks that consists of the following three modules. (1) A MAGNet Designer, that, given a neural
TABLE 3. Comparison of the tools for Design Space Exploration

| Name          | Year  | Motivation                                                                 | Target   | Characteristics                                                                 |
|---------------|-------|----------------------------------------------------------------------------|----------|---------------------------------------------------------------------------------|
| DNN           |       | Minimize off-chip memory accesses                                          | MEM      | DSE of all schedules, given on-chip buffers sizes                                |
| MAESTRO       | 2019  | Analytical cost model used for DSE                                          | CR       | Given a DNN, a HW configurations and a schedule, estimation of energy, execution time and NoC |
| mRNA          | 2019  | Adapt scheduling given multi-level memory hierarchy                        | MEM + CR | Given an accelerator, explore all the possible data mappings and evaluate them   |
| MAGNet        | 2019  | Hardware and mapping generation and optimization                           | MEM + CR | Given HW and performances constraint, generate a HW accelerator and a valid mapping; use DSE to co-optimize HW and SW |
| XploreDL      | 2020  | DSE of hardware configurations                                             | MEM + CR | Accurate HW simulation and evaluation to perform the DSE                        |
| SmartShuttle  | 2018  | Minimize off-chip memory accesses                                          | MEM      | Given a NN layer, optimization of tiling and partitioning                        |
| RomaNet       | 2019  | Minimize off-chip memory accesses                                          | MEM      | Integration of pruning with existing DSE techniques                              |
| MNAS          | 2016  | Optimize memory hierarchy, memory accesses and computational resources (CR) | MEM + CR | Given the tiling factors, optimization of the computational resources, of the on-chip buffers and of the schedule |
| TIMELoop      | 2019  | Data mapping exploration and evaluation                                    | MEM      | Accurate HW simulation and evaluation to perform the DSE                        |
| ROMA          | 2019  | Computational models                                                      | MEM      | Optimization and evaluation of the DNN                                           |
| HEAT           | 2019  | Optimization of the DNN, the on-chip buffers, and the schedule              | MEM      | Optimization of the DNN, the on-chip buffers, and the schedule                   |
| MAESTRO       | 2019  | Analytical cost model used for DSE                                          | CR       | Given a DNN, a HW configurations and a schedule, estimation of energy, execution time and NoC |
| mRNA          | 2019  | Adapt scheduling given multi-level memory hierarchy                        | MEM + CR | Given an accelerator, explore all the possible data mappings and evaluate them   |
| MAGNet        | 2019  | Hardware and mapping generation and optimization                           | MEM + CR | Given HW and performances constraint, generate a HW accelerator and a valid mapping; use DSE to co-optimize HW and SW |
| XploreDL      | 2020  | DSE of hardware configurations                                             | MEM + CR | Accurate HW simulation and evaluation to perform the DSE                        |
| SuperSlash    | 2020  | Minimize off-chip memory accesses                                          | MEM      | Integration of pruning with existing DSE techniques                              |

network model, hardware constraints and performance goals, generates an accelerator based on a parametric template. (2) A MAGNet mapper that generates a valid mapping of the operations on the accelerator, defining the tiling factors, the spatial and temporal mapping. (3) A MAGNet tuner that uses Bayesian optimization to efficiently explore the design space for hardware-software co-optimizations.

XploreDL [149] is a design space exploration tool for both training and inference accelerators. The tool can be employed in an early stage of the design, because it estimates in a fast yet fideltious way the Pareto-optimal solutions for specialized accelerators executing CNNs and Capsule Networks, given as optimization objectives the energy-efficiency and the performance-per-area.

Since different level of DNN compression show different on-chip memory accesses, depending upon the pruning strategy, SuperSlash [150] integrates the pruning techniques with existing design space exploration methodologies, evaluating multiple data reuse strategies for each layer. For instance, the off-chip memory access volume can be reduced by directly using a layer’s output as the input for the processing of the subsequent layer.

E. HARDWARE-AWARE NEURAL ARCHITECTURE SEARCH

Another interesting design strategy is to customize the DNN based on the underlying hardware. The optimization goal is then to jointly optimize the accuracy and the energy-efficiency, given the underlying hardware (e.g., an accelerator) and the dataset for the target application, as shown in Figure 43.

One of the biggest challenges is caused by the explosion of the exploration time and space, when all the hyper-parameters of the DNN are considered. To overcome such a problem, a fast yet accurate evaluation of the energy consumption and performance of the hardware is key. Therefore, a high-level modeling of the scheduling and dataflow, as discussed in the previous sections, is required. Moreover, a smart search is typically employed to speedup the exploration convergence. In the literature, there exist mainly three types of heuristic search algorithms for the hardware-aware neural architecture search, which are (1) evolutionary algorithms, (2) reinforcement learning, and (3) differentiable NAS.

The ProxylessNAS [151] can reduce the computational demand of the search by executing partial tasks, such as training on a smaller dataset, or learning with only a few blocks, or training just for a few epochs. Afterwards, the framework can directly learn the architectures for the complete tasks and the target hardware platforms. The MnasNet approach [152] directly implements and measures the inference latency by executing the model on mobile phones, and incorporates the model latency into the main objective of the search, along with the accuracy. In [153], the authors proposed a black-box profiling-based search in the first stage of the accelerator-aware NAS pipeline using an ISA-based DNN accelerator on FPGA, with a particular focus on the accurate latency evaluation. The NASCaps [154] is a framework integrating capsule layers in the search space. With a multi-objective evolutionary algorithm, it jointly optimizes the accuracy and the hardware efficiency of capsule-based DNNs. In [155], the authors developed a NAS framework which integrates the quantization and hardware implementation in the design flow.

The APNAS [156] is a reinforcement learning-based exploration methodology, searching for high accurate DNNs that also offer high execution performance. To speed-up the search, instead of running millions of DNN
configurations on real hardware, the cycle count is estimated by analytical models. The FNAS framework [157] performs a hardware-aware NAS targeting FPGA acceleration. In particular, it employs an abstraction model to estimate the latency for meeting the specifications. Moreover, a specialized scheduling mechanism is proposed to execute the DNN inference on multiple FPGAs. The HotNAS [158] is a hardware and neural architecture co-search methodology, which starts the exploration from a set of existing pre-trained models to reduce the training time. In addition, it supports hardware for compressed DNNs and it integrates the compression in the co-search to improve the energy-efficiency. With the ENAS approach [159], the authors proposed to share the parameters between the child DNN models. It allows not only to speedup the search, but also to achieve high accuracy, with similar benefits as for the transfer learning [160].

The Single-Path NAS [161] is a method searching for the optimal building block for the convolutional layers, called superkernel, and then sharing the convolutional kernel weights with a specialized encoding. The DNAS [162] is a differentiable NAS framework, where the search space is represented by a stochastic super net. It explores a layer-wise space where each layer of the CNN can choose a different block, and the learning process is done by training the stochastic super net. The SPOS [163] uses in a similar way the supernet concept to perform NAS, where the constraints such as latency and number of FLOPs are applied. The HURRICANE framework [164] performs a two-stage search algorithm for the automatic hardware-aware NAS. It can generate different models for different types of hardware platforms for executing the inference. In [165], the authors demonstrate that competitive results for the NAS can be achieved by using random search. This approach significantly reduces the complexity, compared to other search methods.

**F. FULL PRECISION VS QUANTIZED IMPLEMENTATIONS**

As discussed in the previous sections, one of the main obstacles to the deployment of DNNs on edge devices is their large memory footprint, the high energy cost of memory accesses, and the energy required for computations.

One of the most popular methods for reducing memory and computation requirements is quantization. Quantization is the process of mapping values from a continuous or large set to a discrete and smaller set by applying a function that can be either linear or non-linear. The difference between the quantized value \(q\) and the original value \(x\) is the quantization error \(e_q\) (Eq. 6).

\[
e_q = x_q - x
\]  

From a hardware perspective, quantization reduces the precision of the values, and consequently, the number of bits necessary to represent them. It is, therefore, possible to move from the floating-point representation to a shorter fixed-point representation (see Figure 44). According with the IEEE 754 standard, in 32-bit floating-point representation, one bit expresses the sign \(s\) of the number, 8 bits represent the exponent \(e\) and 23 bits the mantissa \(m\). The value of the number is \((-1)^s \cdot m \cdot 2^{e-127}\) and can be in the range of \(10^{-38}\) to \(10^{38}\). An N-bit fixed-point number in two’s complement has an integer part of \(NI\) bits and a fractional part of \(NF\) bits. The width \(NF\) of the fractional part can be seen as a *scale factor* that determines the position of the decimal point. Numbers can be in the range \([-2^NF-1, 2^NF-1 - 2^{-NF}]\) and the quantization step is \(2^{-NF}\).

The scale factor \(NF\) can be varied to have different ranges and different precision, making the fixed-point representation *dynamic*. This is particularly useful for neural networks, as weights and activations fall in very different numerical ranges depending on the layer.

**FIGURE 44.** (top) 32-bit floating-point representation. (bottom) 8-bit dynamic fixed-point representation.

The fixed-point representation allows for memory and energy saving, e.g., a MAC performed on an 8-bit fixed-point number consumes 20x lower energy than a MAC on a 32-bit floating-point number [166]. Moreover, a number expressed on 8 bits has a memory footprint of 4x smaller than one on 32 bits. This allows us to understand the large potential of gain, in terms of energy and memory, that can be achieved through quantization of data.

The purpose of quantizing the neural networks is to reduce the size of the models, obtaining a lower memory footprint and at the same time, a lower energy cost for both the computations and memory accesses. However, quantization carefully must be applied without reducing the accuracy of the models.

In NNs, there are three sets of values that can be quantized: the weights, the activations and the gradients. Earlier works on quantized NNs focused on the weights only since they directly affect the memory requirements [167] [168]. While the activations must be quantized at each execution of the algorithm, the weights can only be quantized once off-line after the training. This has two advantages:

- The quantized weights can be further fine-tuned to recover a possible accuracy degradation following the precision reduction.
- Since the weights are quantized offline, it is possible to apply complex quantization functions or stochastic functions, without affecting the computational resource required on-chip.

Recently researchers have started to focus on the quantization of activations too [169] [170] [171], that affect the memory footprint and bandwidth depending on how the
dataflow is implemented, as well as directly affecting the required computational resources.

The study of gradient quantization is limited, mainly for two reasons:

- The training of a NN is very sensitive to even small variations in weight values, and there is a risk of not achieving convergence. Therefore quantizing the weights is complex.
- Usually the training is done only once offline on a GPU or a CPU, and not on the edge devices, so there is no reason to devote too much effort to reduce the size of the model and to reduce the energy consumption.

Several studies have been made on quantization methods [172]. In the following, we will provide an overview of hardware-friendly quantization methods, distinguishing between linear and non-linear methods (see Figure 45).

**FIGURE 45.** Linear, logarithmic and vector quantization techniques.

**Linear Quantization:** It is characterized by evenly-spaced quantization intervals, as shown in Figure 45a. An example of linear quantization is the above-discussed fixed-point coding, which has been widely studied and applied to NNs because its hardware implementation is well known. Moreover, most CPUs support fixed-point arithmetic on 8, 16, or 32 bits. Given the strong diffusion that the quantization of NNs is having, the Nvidia Tesla GPU supports 8-bit fixed-point operations, and so do the Tensor Processing Units (TPUs) [122] used in Google datacenters.

It has been demonstrated by several works that both the weights and activations can be quantized to 8-bit dynamic fixed-point numbers for inference without significantly affecting the accuracy [173] [169]. The Ristretto framework [173] identifies the quantization parameters (bitwidth and scale factor) by running a statistical analysis on the weights and activations. The weights are further fine-tuned with a re-training step. With the Ristretto framework, complex models such as AlexNet [40], SqueezeNet [174] or GoogleNet [43] are inferred on 8 bits with less than 1% accuracy loss. In [170], an NN for speech recognition is implemented on 8-bit fixed-point operations, and so do the Tensor Processing Units (TPUs) [122] used in Google datacenters.

Given the great diversity between the various layers of an NN, it may be useful to use a different precision across the model, i.e., a variable bitwidth depending on the layer. Works in [177] and [175] show that the bitwidth can be set depending on the position in the model, making a per-layer optimization of the number of bits of weights and activations. In particular, in [175], it is stated that the bitwidth used for the weights can decrease approaching the last layers of the NN, while the bitwidth of the activations remains more or less constant. Following these ideas, Q-CapsNets [176] analyzes the layer-wise quantization capabilities of weights and activations of CapsNets, with a cross-layer optimization of the bitwidth and a fine-grained tuning for the dynamic routing operations. Finding the optimal bitwidth for each layer of a DNN is a complex task. For this purpose, HAQ, a hardware-aware quantization framework, is introduced in [177]. It applies reinforcement learning to determine the optimal bitwidths for weights and activations, using as feedback the results of a hardware simulator.

The research on fine-grained bitwidth optimization is also backed by the parallel development of hardware accelerators that support flexible bitwidth arithmetic operations. BISMO [178] is a matrix-matrix multiplication core with variable parallelism and precision to adapt to the requirements of different applications. It supports precision from 1 to 8 bits exploiting bit-serial computation. Stripes [179] is an accelerator for DNNs with flexible bitwidth for the activations that uses bit-serial operations. UNPU [180] has a similar approach, but the bits of the activations are kept constant to 16-bits and the weights have variable bitwidth. Loom [181] adopts bit-serial multipliers and both weights and activations have fully variable bitwidth, from 1-bit to 16-bit. Bit Fusion [182] instead implements variable precision operations for DNNs with a spatial approach, using an array of bit-level PEs combined together according to the required bitwidth. BitBlade [183] is an optimization of Bitfusion, in which bit-wise summations substitutes the shift-add logic. On the industrial front, in 2018 Apple released the A12 Bionic chip with a Neural Processing Unit (NPU) that supports variable precision; Nvidia Turing Tensor Cores, available in the Nvidia Turing architecture [184], support operations from 32/16-bit floating-point down to 8/4-bit fixed-point; the Imagination PowerVR Series2NX architecture has adjustable bitwidth from 16 to 4 bits. The above-discussed platforms that provide variable bitwidths are compared in Table 4.

**TABLE 4.** Comparison of different variable-bitwidth HW platforms.

| Name          | Weights | Activations | Features | Target  |
|---------------|---------|-------------|----------|---------|
| BISMO [178]   | 16-bit  | 1-bit to 16-bit | Serial   | ASIC   |
| Stripes [179] | 16-bit  | 1-bit to 16-bit | Serial   | ASIC   |
| UNPU [180]    | 1-bit to 16-bit | 16-bit | Serial   | ASIC   |
| Loom [181]    | 1-bit to 16-bit | 1-bit to 16-bit | Serial   | ASIC   |
| Bit Fusion [182] | 1,2,4,8-bit | 1,2,4,8-bit | Serial   | ASIC   |
| BitBlade [183] | 1,2,4,8,16-bit | 1,2,4,8,16-bit | Spatial  | ASIC   |
| Turing TC [184] | 64,32,16,8,4-bit | 64,32,16,8,4-bit | GPU      | SoC     |
| PowerVR Series2NX | 16,8,4-bit  | 16,8,4-bit    | GPU      | SoC     |

Both weights and activations can be quantized to very low bitwidths. BinaryConnect (BC) [167] introduced the idea of
binary weights, included in \{-1, 1\}. Binary Weight Nets (BWN) [185] approximate a filter \(W\) as \(\alpha B\), where \(B\) is a filter whose values are binary, and \(\alpha\) is a scale factor. The operations are performed between full-precision inputs and binary weights, and the output is then multiplied by \(\alpha\). In Ternary Weight Nets (TWN) [168] the same approach is adopted but the weights are ternary, i.e., in the set \{-1, 0, 1\}.

Quantized Neural Networks [171] and DoReFa-Net [186] have an even more aggressive approach using binary weights and 2-bit activations. Finally, Binarized Neural Networks (BNN) [187] and XNOR-Nets [185] use both binary weights and activations. XNOR-Nets use the same approach as BWN and TWN to limit accuracy reduction by multiplying the outputs with a scaling factor.

Several hardware accelerators have been proposed to support efficient inference of binary NNs: YodaNN [188] and Hyperdrive [189] are accelerators for binary weights only NNs; BRein [190], XNOR Neural Engine [191] and XNORBIN [192] accelerate NNs with binary weights and activations, while BRein supports ternary weights too.

Non-Linear Quantization: Weights and activations in an NN usually have non-uniform distributions, so they can benefit from the non-linear quantization, where the quantization intervals are unevenly distributed, as shown in Figure 45b and 45c. An example of a non-linear quantization scheme is the logarithmic quantization, first applied to NNs in [193]. The dot product between a vector of weights \(w\) and activations \(x\) can be approximated as follows adopting the logarithmic quantization:

\[
\mathbf{w} \cdot \mathbf{x} = \sum_{i=0}^{N} w_i x_i \approx \sum_{i=0}^{N} w_i 2^{\tilde{x}_i} = \sum_{i=0}^{N} w_i \ll \tilde{x}_i \quad (7)
\]

\[
\tilde{x}_i = \text{Int}(\log_2(x_i)) \quad (8)
\]

From Eq. 7 and Eq. 8 we can notice that the multiplications can be substituted with shift operations. With the same bitwidth used, logarithmic quantization reduces the accuracy loss compared to linear quantization. With respect to a floating-point baseline, the accuracy loss of VGG16 with a 3-bit linear quantization is 6.2%, while with logarithmic quantization it is only 0.6%.

In [194], [195] and [196], NN accelerators with logarithmic numerical representation are presented. They are characterized by processing elements whose multipliers used for MACs are replaced by barrel-shifters.

Another type of non-linear quantization is vector quantization. It consists of applying clustering algorithms to the weights of an NN. The centroids of the clusters to which the weights belong are used as quantization values. For the first time, this method was applied to the quantization of NNs in [197]. The vector quantization can be applied offline before inference, so it does not need accelerators with specialized architectures to support it.

G. METHODS FOR MODEL COMPRESSION

As seen in Section II-C, the trend to achieve greater accuracy has been the development of deeper and deeper NNs with a higher number of layers and parameters. This evolution is hardly compatible with the recent desire to deploy NNs on mobile and edge devices. During the last few years, therefore, there has been a big push towards the research of methods to compress the models of NNs without affecting the achieved accuracy [198]. The most prominent works are in the domains of network pruning, architectural choices and knowledge distillation, as described in the following paragraphs.

Network Pruning: Given the redundancy of the parameters in NNs, network pruning consists of removing, i.e., set to zero, those parameters that do not affect the performance (i.e., network accuracy) of the model. Pruning was first explored in Optimal Brain Damage [199], where the weight with lower influence on the loss function during the training were pruned. A simpler method [200] consists of pruning the weights with small magnitude after the training and then in performing a fine-tuning of the remaining weights to recover possible accuracy losses. This method, straightforward and linear, allows to reduce the number of parameters in AlexNet, for example, by 10x [200].

Subsequent works have proposed variations of the pruning method in an attempt to obtain a high yet accuracy-wise effective compression of the models. In [201], instead of removing individual weights, entire neurons are pruned. In [202], full channels are pruned from feature maps by applying a two-step algorithm based on LOSSA regression for channel selection and least square reconstruction. In [203], Deep Compression is proposed, a three-stage pipeline that applies, in order, pruning, quantization and Huffman coding. PruNet [204] iteratively applies a magnitude-based Class-Blind pruning followed by weight retraining. In [205], the pruning is guided by an estimate of CNN’s energy consumption, to optimize the model’s energy performance and not just minimize the number of parameters. A similar approach based on energy constraints is adopted in ECC [206]. In [207], quantization and pruning are performed jointly, and fine-tuning is run in parallel. In AMC [208] and [209], learning-based approaches are adopted to prune and quantize the models for algorithm-hardware co-design. In APQ [210], pruning and quantization are optimized jointly with the NN model avoiding any accuracy loss.

![Various pruning techniques](image)

The pruning has the advantage of making the matrices of the weights sparse. Section III-H explains in detail how it is
possible to take advantage of sparsity in neural networks.

Architectural Choices: Some researches have explored new architectures with a lower number of parameters by construction. The basic idea is to replace a large kernel with a series of two or more smaller kernels. In this way, an equivalent receptive field is obtained but with fewer parameters. For example, a 5x5 kernel can be replaced by a series of two 3x3 kernels, reducing the number of weights from 25 to 18 (see Figure 47). In SqueezeNet [174], most of the 3x3 kernels are substituted with 1x1 kernels that have 9x fewer parameters, and the input channels to the 3x3 convolutions are reduced. SqueezeNet achieves the same accuracy of AlexNet with 50x fewer parameters. In MobileNet [211], a standard convolution is divided in a depthwise convolution and a point-wise convolution. The depthwise convolution applies a different kernel to each input channel, while the point-wise convolution uses 1x1 kernels to combine together the output channels of the depthwise convolution. This factorization reduces the number of parameters. Xception [212] adopts this same approach.

FIGURE 47. Reduction of the number of parameters by splitting a large kernel in a series of two smaller kernels while maintaining the equivalent receptive field equal.

It is also possible to obtain smaller tensors from large tensors after training by applying the Tensor Decomposition, which is a low-rank factorization technique. The kernels of the convolutional layers are 4D tensors, while the weights of the fully-connected layers are organized in a 2D matrix. With tensor decomposition, these can be broken down into tensors of lower dimensionality by Canonical Polyadic (CP) decomposition [213]. Since CP is not numerically stable for tensors with dimension higher than two, it is possible to adopt Tucker decomposition [214].

Knowledge Distillation: Higher accuracies are obtained with very deep models or with ensembles of models, whose results are then averaged. Using a deep model or even several models at once requires considerable computational effort. However, it is possible to transfer the knowledge of one or more large models (teachers) into a smaller model (student). This process is commonly known as knowledge distillation and has been introduced in [215] and [216], for shallow and deep teacher models respectively. In [215] and [216], the (trained) teacher models receive a dataset of unlabeled data and classify them, producing a synthetically-labelled dataset. This dataset is then used to train the shallow student model, that, therefore, learns to mimic the classifying function of the teachers. The knowledge distillation method has shown promising results and several variations have been proposed in subsequent work [217] [218] [219] [220].

H. ACTIVATIONS AND WEIGHTS SPARSITY: STRATEGIES AND ENCODING

Recent studies have shown that most DNNs are subject to redundancy concerning the weights. Consequently, it is possible to prune them without affecting the accuracy as demonstrated in [200] and [201]. Both works show that the synapses can be reduced to percentages ranging from 20% to 80%, depending on the considered layers. As explained in Section III-G, pruning weights results in zero values that make the matrices sparse. On the other hand, during inference, the ReLU clamps negative activations to zero. The null activations range from about 50% to 70%. Hence, these represent the two primary sources for sparse matrices for both activations and weights. Sparsity represents an excellent opportunity to optimize the inference for two main reasons:

- The basic operations of the DL is the multiplication between a weight and an activation. However, whenever one of the two is zero, the operation has no reason to be performed, as the result, will be null too. Therefore, it is possible to skip such operations to speed up execution and save the energy.
- By using compression techniques, it is possible to save only the non-null elements and their relative positions in the matrices. This reduces the storage requirements with the possibility of fitting more data into the on-chip SRAM, thereby cutting off the accesses to the off-chip DRAM significantly.

Although numerous compression techniques can be found in literature, DNNs and CNNs rely mainly on three hardware-friendly methods. Such methods consist of two sets of data: one represents all the non-zero values, while the other represents the metadata or the indices necessary to reconstruct the original pattern. Compressed Sparse Row (CSR) and Compressed Sparse Column (CSC) are two formats belonging to the class of compressed stripe storage [221]. Both CSR and CSC can be seen as a collection of scattered vectors, which allows random access to entire rows or columns respectively, equipped with an efficient count of non-zeros within each row or column, as detailed in the following.

Compressed Sparse Row (CSR): As shown in Figure 48(a), a single array (Non-zero array) stores all the non-zero values of the sparse rows in order, and an integer array (Column indices) stores the corresponding column indices. A third array (Row pointer) stores the offsets within the previous two vectors, indicating the number of non-null elements per row in an incremental fashion. Such a structure allows fetching any row thanks to an efficient element enumeration. The number of bits required for such a representation is given as:

\[ I \cdot (Nb \cdot (1 - Sp) + Ni \cdot (1 - Sp)) + (H + 1) \cdot No \]

where \( I \) is the input size, \( Sp \) the sparsity percentage, \( H \) the height of the input matrix, and \( Nb, Ni \) and \( No \) are the bitwidths of data, indices and offset, respectively.
Compressed Sparse Column (CSC): CSC works like CSR, but this time data are organized by columns. A single array (Non-zero array) stores all the non-zero values of the sparse columns in order, and an integer array (Row indices) stores the corresponding row indices. A third array (Column pointer) stores the offset within the previous two vectors, indicating the number of non-null elements per column in an incremental fashion. Figure 48(b) shows an example of the CSC coding. The number of bits required for such a representation is quite similar to the previous one, i.e.:

$$I \cdot (Nb \cdot (1 - Sp) + Ni \cdot (1 - Sp)) + (W + 1) \cdot No + n$$

(10)

where $W$ is the width of the input matrix.

Compressed Image Size (CIS): This data format consists of a sparsity map and a non-zero value list, as depicted in Figure 48(c). The former is a mask with the same shape of the original data (1D vector, 2D Matrix or 3D matrices array) having one bit per entry. The bit is 0 if the corresponding value is null, 1 otherwise. The latter is an array composed of all non-zero values. With respect to CSR and CSC this technique allows an easier representation with no need for decompression. In this case, the number of required bits has a simpler equation, as given below:

$$I \cdot (Nb \cdot (1 - Sp) + n)$$

(11)

where $n$ is typically 1 bit.

Figure 49 compares the compression ratio of CSR, CSC and CIS methods. This is the ratio between the compressed
bit size and the original model. The picture includes two boundaries for the three formats. The upper case is based on the filter size of Conv 4 for AlexNet \((3 \times 3 \times 384)\) with data parallelism of 8 bits, while the lower bound is based on Conv 1 for the same neural network \((11 \times 11 \times 3)\) represented on 32 bits. As it is possible to notice, the CIS format performs better than the CSR or CSC formats in almost all the sparsity range. However, the coding choice often depends on how the data will be handled by the hardware.

For the sake of completeness, a fourth method should be introduced, namely Run Length Coding (RLC).

**Run Length Coding (RLC).** It is a simple data format that is able to compress the consecutive repetition of the same value as depicted in Figure 48(d). In the case of sparsity, it is mainly used to compress consecutive zeros in a single zero and the count of them. Although it is very easy to implement, it is only effective when zeros manifest in a compact and consecutive manner (high percentage of sparsity). In addition, the RLC is designed for data arrays, so it is not optimal when operating on matrices.

The following, and last proposed method represents a milestone in the history of compression. However, for reasons of complexity it is difficult to use in hardware architectures.

**Huffman coding.** As is well known, Huffman coding is the most efficient method to encode scattered data thanks to its optimal compression rate. However, its complexity makes it difficult to employ since it would require computation-hungry compressor/decompressor schemes (large silicon area). Moreover, the continuous data manipulation would introduce a power overhead, which can hardly be compensated by saved computations. Thus, such a non-friendly-hardware coding approach is only used in software-level implementations.

Even though it is proved that the above-mentioned techniques bring benefits, compression introduces irregular data patterns that are reflected in irregular memory accesses. Moreover, ad-hoc hardware support is required to identify useful operations. In this scenario, general-purpose platforms like CPUs and GPUs are not very prone to use sparsity as an advantage, but rather, random memory accesses represent for those a source of inefficiency.

Thus, many FPGA and ASIC architectures leverage sparse matrices to accelerate the inference stage thanks to custom hardware. For example, Cnvlutin \([222]\) relies on the ReLU function to compute activations with a CSR approach, but it does not consider weight sparsity. On the other hand, Cambricon-X \([113]\) employs the weight sparsity, having a PE-based implementation, where each PE stores compressed synapses for asynchronous computation. SCNN \([223]\), instead, is able to take care of both sparsity simultaneously in CNNs by means of an input stationary dataflow. Activations and weights in a CSC scheme are provided to a multiplier array that generates scattered partial products, subsequently added together using a dedicated interconnection mesh. Despite the fact that it reaches an excellent PEs utilization efficiency over convolutional layers, fully connected ones represent a bottleneck since it is impossible to reuse values. EIE \([224]\) encodes the sparse weights using the CSC format as well, avoiding the use of the DRAM for 120x energy saving. Moreover, the ability to skip zero activations makes its matrix-vector multiplication inference engine extremely efficient. NullHop \([225]\) is a CNN FPGA-based hardware accelerator which embodies both a zero-skipping ability over null activations and a CIS compression over the synapses. The first comes without any clock cycle waste, while the second allows acting directly on compressed data thanks to its hardware-friendly representation. SqueezeFlow \([226]\) exploits a different approach by introducing concise convolutional rules. Such rules reduce the computation by avoiding part of the useless operations (null values). The hardware implementation enables the acceleration of dense DNNs without intrusive PE variations.

Eyeriss \([132]\) simply exploits sparsity by clock-gating the PEs with zero value, i.e. not performing the multiplication. Although this reduces the power consumption, highly sparse DNN models could cause a poor PE array utilization. ZeNA \([227]\) was the first zero-aware architecture targeting the CNNs, able to skip ineffective computation induced by both weights and activations. Moreover, it addresses the unbalanced workload among PEs due to the zero-skip operation by introducing a novel load distribution method. Huan et al. \([228]\), instead, proposed an approximate architecture that skips near-zero multiplications, providing a further reduction of computation (1.92x over LeNet5) with negligible accuracy loss.

Table 5 summarizes what has been discussed in previous paragraphs about the sparse architectures analyzed in this section. It reports the data compression format and which data among activations (A) or weights (W) is subject to the compression. Besides, the last column reports the type of data for which unnecessary operations are skipped.

| Architecture  | Target device | Compression Format | Compressed Data | Zero Skip |
|---------------|---------------|--------------------|-----------------|-----------|
| Eyeriss \([132]\) | ASIC  | RLC  | A  | A |
| Cnvlutin \([222]\) | ASIC  | CSR  | A  | A |
| Cambricon-X \([113]\) | ASIC  | CIS-alike  | W  | W |
| SCNN \([223]\) | ASIC  | CSC  | A+W | A+W |
| EIE \([224]\) | ASIC  | CSC  | W  | A+W |
| NullHop \([225]\) | FPGA  | CIS  | W  | A+W |
| SqueezeFlow \([226]\) | ASIC  | none  | none | W |
| ZeNA \([227]\) | ASIC  | none  | none | A+W |
| Huan et al. \([228]\) | ASIC  | none  | none | A+W |

**I. APPROXIMATE COMPUTING FOR DEEP LEARNING AND THEIR RESILIENCE**

Approximate computing is a well known paradigm, whose basic idea is to trade quality for efficiency, at different
abstraction levels [229]. Therefore, it is desirable for non-safety-critical tasks, or for applications that are resilient to approximation errors [230]. Many studies have analyzed its applicability on DL-based applications [231]. An overview of the possibilities of employing approximate computing is shown in Figure 50.

The most compute-intensive operations that are performed in the inference are the multiplications. Approximate multipliers can be employed in DNN accelerators to reduce the power consumption [232].

At the architecture-level, systematic resilience analyses are needed for applying approximate computing in CNNs [233] and CapsNets [234]. The error generated by approximate MAC units in systolic array-based DNN accelerators can be mitigated by employing curable approximations [235]. This is extremely useful for reducing the critical path and energy consumption of the DNN accelerators, without sacrificing the classification accuracy. AxTrain [236] is a framework for DNN training that enables approximate inference. Otherwise, a layer-wise approximation of DNN accelerators at the inference stage can be done automatically [237]. CAxCNN [238] is a methodology for approximating the filter weights of DNNs without retraining and executing DNN inference with low-complexity multipliers.

Approximate memories [239] [240] can further reduce the energy consumption of DNN accelerators and systems. The work in [241] optimized the communication network for reducing the computational cost of DL training and inference.

A cross-layer approach [242] leads to integrate approximate computing in a compression framework for further reducing the energy consumption of DNN accelerators.

J. EMBEDDED VS CLOUD COMPUTING

So far, the focus has been mainly on the development of embedded architectures for deep learning. However, it is also necessary to mention the other solution that is gaining ground, namely cloud computing. Cloud computing is a paradigm of service delivery, especially storage of data and computational resources, offered by a provider to a client through the Internet.

Cloud computing offers some advantages when applied to deep learning. As demonstrated in the previous paragraphs, deep learning is based on the availability of a large amount of data, especially during the training phase. For the latest models of neural networks, many computational resources are also required. These resources may not be available and accessible to everyone, so services provided by third parties may be a valid solution. Besides, cloud services have a very flexible availability of resources, which can be scaled during the development of a project to better adapt to different needs. Finally, many cloud computing services for AI and machine learning offer solutions and resources that do not require in-depth technical knowledge, allowing even inexperienced people to approach this field and exploit its...
potential. There are currently several providers offering cloud computing solutions, among them Alibaba Cloud [243], Amazon Web Services (AWS) [244], IBM Cloud [245], Google Cloud [246], Google Colab [247] and Microsoft Azure [248].

However, cloud computing has some disadvantages that do not make it suitable for all applications. First of all, cloud computing is based on the availability of an Internet connection, and it is therefore not ideal for applications that do not permit interruptions of service, such as self-driving vehicles. Data transmission between client and server is also subject to security issues as it is more vulnerable to breaches. Cloud computing is, therefore, not suitable for applications where there are strict regulations on data security, such as government or defence services. Finally, in latency-constrained applications, such as again self-driven vehicles or virtual reality applications, it is preferable to have near-sensor computing rather than relying on the transmission of data via the Internet. However, the advent of 5G could potentially mitigate this problem.

K. SNNS HARDWARE ACCELERATORS

Modern computing systems based on the Von Neumann architecture are not efficient for the SNNs implementation, because of the physically separated computational and memory units [249]. Therefore, novel computational architectures are necessary to implement SNNs with high performance and low energy. Several accelerators for SNNs have been proposed in the literature. The most popular ones are adopting the neuromorphic architecture.

SpiNNaker [61] is a system designed to implement large SNNs in real-time. Using ARM9 cores as building blocks, it implements event-driven computation and communication, interfacing with Python libraries such as PyNN. Its second version, SpiNNaker 2 [250], increases the number of cores for implementing deep learning with sparse connectivity.

IBM TrueNorth [60] is designed with a 28-nm CMOS technology, with 4,096 neurosynaptic cores. Each core has 12.75 KB of local SRAM and can support up to 256 neurons. The scaling and integration of multiple chips is allowed by the spike-based nature of the communication and routing infrastructure in an asynchronous-based NoC.

Intel Loihi [63] provides highly parallel and power efficient asynchronous computations. The chip implements in a 14-nm CMOS technology a mesh of 128 neurocores, each of them having 1,024 spiking neurons and 2 Mb of SRAM. Scaling is possible through a hierarchical connectivity between chips. Moreover, several neuromorphic learning rules are supported.

BrainScaleS [62] is a mixed analog-digital system, with analog neurons and digital communication. Like SpiNNaker, it also allows PyNN interface.

IV. MEMORY HIERARCHY

While optimizing the algorithms and accelerating the implementation of computational primitives is of fundamental importance to achieve the best performance, inefficient memory management could undermine all efforts made to achieve high throughput and energy efficiency claimed by the accelerator design [251]. Typically, memory accesses dominate the energy consumption of a system [252]. As depicted in Deep Compression [203] [253], using a 45 nm technology, a 32-bit adder consumes 0.9 pJ, while SRAM and DRAM access require respectively 5.5 × 711 × more energy. In such a situation where the storage elements constitute a clear efficiency bottleneck, memory must be taken into account from the earliest design steps as a first-order concern.

Conversely to processors, where the general-purpose structure prevents adaptation to the workload, for other platforms it is possible to make a tightly tailored design on the specific algorithm in order to reduce at minimum the memory transfer. These considerations are crucial, especially in the field of machine learning, where the enormous number of MACs to be performed requires an enormous and continuous data movement towards the processing units. Considering, for example, a 1G fully connected layer running at a typical video recording frame rate (30 fps), using the above DRAM technology, its computation would require (30 fps)(1G)(640 pJ)= 19.2 W that is a considerable amount of power, unaffordable for mobile devices.

Inference vs. Training: From a memory perspective, training is way more intensive than inference. While in the latter the NN is crossed only once, in the former the backpropagation mechanism imposes to cross it backward, reloading both activations and weights. Thus, the training has an almost double cost. Generally speaking, in most of the industrial, medical and commonly used applications, there is no reason for on-line training. Usually, neural networks are trained on a dataset off-line and then delivered to the end-users. As the dataset is periodically improved by adding corner cases, networks can be realigned through a new off-line training session. Since such an operation is performed off-line, there is no need for highly optimized hardware platforms, but rather for high-speed general-purpose architectures, such as GPUs, able to scale down the training time with no constrains over the power envelope. Moreover, even though ML researchers are very interested in speeding up learning, from a business perspective, this represents a small market. According to the above, and knowing that the nature of the computations required to carry out the backpropagation and the inference is almost identical, from now on we mainly focus on the inference stage that offers more case studies.

As mentioned before, accelerating large size ML algorithms involves high memory traffic. Focusing on the currently most known and used networks, DNN and CNN, we analyze in detail their main fundamental layers from a typical processor memory organization perspective, providing an idea of the
number of operations to be carried out and the possible optimizations.

**Fully Connected Layer:** Among NN layers, FC ones are those which require the highest memory transfer due to their topology. Considering a layer composed of \( C_i \) input neurons and \( C_o \) output neurons, the synapses (i.e., weights) are represented by a \( C_i \times C_o \) matrix. Thus, the execution of the entire layer can be summarized in a matrix-vector multiplication that needs a total number of memory transfers equal to \( C_i \times C_o + C_i \times C_o + C_o \) where each addendum represents respectively the inputs loaded, the weights loaded and the output written back to the main storage.

The matrix-vector multiplication is a critical operation, especially in case the weight matrix is larger than the lowest cache level capacity. In such a case, it is impossible to reuse the matrix values, and new memory accesses are performed every cycle. In the case of CPUs and GPUs, this problem can be overcome by batching. This technique allows to group multiple input vectors into a single matrix and reuses the weight parameters. However, real-time applications cannot use this optimization because a certain latency is introduced. Therefore batching can only be used during offline training, where the dataset is provided a priori. As far as inference is concerned, we prefer techniques capable of overcoming the bottleneck represented by memory by spatially and temporally distributing the workload as seen in Section III-A or compressing the network by reducing the number of parameters as shown in Section III-G. Nevertheless, compression generates irregular patterns that make CPUs and GPUs ineffective.

Theoretically, input activations can be reused for each output one, but unfortunately, their size ranges from a few thousands to hundreds of thousands, making them unfeasible to be stored on an L1 cache. Tiling could be used to subdivide the loop over the input neurons. However, it is not possible to perform loop tiling over a factor without affecting the rest of the execution. Indeed, increasing the reuse of the input neurons, the amount of the partial output sums to be stored back to the main storage increases as well. Thus, the input memory bandwidth saved from the tiling is partially compromised by the partial sums write back, but still advantageous. As far as weights are concerned, they are unique for each input, so it is not possible to reuse them. Moreover, in the DNNs these vary from tens of millions to some billions, making it impossible to store them even on higher cache levels.

**Convolutional Layer:** With respect to FC layers, the convolutional ones are built on a 2D scheme (3D considering the channel direction), exhibiting an input and an output feature map. The input feature map can be reused as many times as the number of kernels. More precisely, since the convolutional windows tend to overlap, the single input feature map windows, with size equal to the kernel one, can be reused \( \frac{H_k \times W_k}{S_x \times S_y} \) times as shown in Figure 29, where \( H_k \) and \( W_k \) are the sizes of the kernel and \( S_x \) and \( S_y \) are the stride over \( x \) and \( y \) directions. Consequently, as described above for FC schemes, it is possible to perform a tiling loop over the two dimensions of the IFM with a reuse strategy to reduce the accesses to the main storage. In this case, tiling the input does not affect the output. Consequently, in GPUs and CPUs, no tiling is performed since it is possible to fit an entire kernel volume in an L1 cache; thus, an entire OFM can be produced without the need to break down the loop. Indeed, typical kernels size is \( H_k \times W_k \times C_i \), where \( H_k \) and \( W_k \) are in the order of ten, while the number of input channels (\( C_i \)) can reach the hundreds. For FPGA and ASIC approaches, the reuse strategy can be way more aggressive thanks to ad hoc designs as explained in the following. Kernels are usually shared, reducing considerably the number of DNN parameters, and consequently the required bandwidth. Nonetheless, the number of output channels can make the synapses unfeasible to be stored in an L1 cache. Indeed, the weight volume expressed as \( H_k \times W_k \times N_i \times C_o \), where \( C_o \) is the number of OFMs, can easily exceed the lower level of the memory hierarchy. Also, in this case, it is suggested to use a tiling to break the loop over the output feature map, resizing the total capacity in \( H_k \times W_k \times C_i \times TC_o \) sets, where the \( TC_o \) is the tile size. In the rare case of not shared weights, as discussed for FC layers, not even the L2 cache could fit them, making reuse impossible.

**Pooling Layers:** Unlike the previous layers, pooling has no weights, and the number of OFM is equal to IFM, thus the opportunities to perform data reuse are fewer. The sliding windows, over which the pooling is performed, generally do not overlap, consequently, the bandwidth for input neurons is higher than the convolutional approach. Even with the introduction of the IFM tiling, performance would improve marginally.

Taking into account the three types of layers described above, it is clear that the required bandwidth is profoundly different from each other. Figure 51, for example, shows the bandwidth needed for the execution of AlexNet on a device able to perform 100 Gops/s with 100% efficiency, i.e., no stall and data dependencies, with no memory constraints. Despite the bitwidth for both activations and weights is just 16 bits, the bandwidth for some layers, especially FC and max pooling, where data reuse is practically impossible, is unattainable from any commercially available memory. This once again highlights how difficult it is to execute ML algorithms efficiently, in particular on devices with rather modest hardware, as may be the case with IoT nodes, which are mainly CPU-based. The architecture of these nodes must guarantee flexibility and speed of execution for a wide range of algorithms, therefore it cannot be optimized for the DL. Researchers over the years have tried to improve the libraries and kernels of basic operations carried out on their processors to maximize the management of storage elements such as the Intel MKL-DNN and ARM CMSIS-NN. The former library works...
on the data format mapping multidimensional arrays into linear memory address spaces. Moreover, it enables lower numerical precision primitives, accelerating the execution of multiple operations, i.e., increasing the number of operations per second, and enhancing the performance of the cache at bandwidth parity. The latter intends to reduce memory overhead and maximize NN execution on Cortex-M processors for low-power applications oriented to IoT devices. Another example is represented by Garofalo et al. [257], who proposed PULP-NN, a library designed for a parallel cluster of tightly-coupled RISC-V processors. Its set of software kernels targets the inference of quantized NN, being capable of exploiting sub-byte bitwidth data.

What just said for CPUs is also valid for GPUs, with the big difference that their capability to parallelize large workloads makes these devices ideal for DNN applications, although expensive from the power point of view. NVIDIA developed the CUDA Deep Neural Network library (cuDNN) [100], a special library that also includes the possibility to use a fixed point format at 16 and 32 bits, moreover, transforms convolution operations into multiplications between matrices, which are extensively optimized. This property is reflected in a reduction in the demand for RAM and a consequent increase in the number of supported operations. However, for large DNN models, it is essential to tune the memory usage to fit them into the DRAM. vDNN [258] virtualizes the memory of the CPU and GPU so that it can be simultaneously used for training in a hybrid fashion. Kim et al. [259] extended the concept of vDNN to a multi-GPU environment employing PCIe-bus. Furthermore, thanks to a prefetching algorithm, they can increase the mini-batch size of 60%.

Conversely to GPUs, FPGA and ASIC accelerators have a limited amount of memory. In CNP [260] for example, in order to accommodate a large number of DSPs on a Virtex4 SX35 FPGA platform, the authors designed an interface with an external memory capable of performing 8 read/write operations. However, their flexibility and the possibility to design their memory hierarchy tailored to the specific problem can lead to a lower energy envelope. The sizing of on-chip memory buffers is not trivial and depends on many factors such as layer size, layer type, frequency of buffer usage. Wei et al. [261] have proposed an FPGA-based layer conscious framework to allocate on-chip buffers efficiently. Such a paradigm combined with buffer sharing saves resources and enhances their usage. Since DRAM has an access cost about 130× higher than SRAM, in some cases, it has been thought to directly remove this storage device as in the case of Park et al. [262]. Exploiting fixed-point data format and the capability of NN to work even in case of reduced precision [203], Park et al. were able to fit the entire DNN model into the on-chip memory, reducing the power consumption drastically. Following the same approach Du et al. have proposed ShiDianNao [129], an ASIC designed to be integrated into a commercial image chip typical of smartphones. Being in close contact with the sensor, the data it processes is taken directly from the local SRAM, minimizing the power needed. ShiDianNao is the
last accelerator of the series started with DianNao [24], a small-footprint memory-wall aware accelerator for large NN models, and continued with DaDianNao [134]. The latter instead proposes a multi-chip ML architecture with 64 cores in supercomputer style able to achieve a speedup of about 450x over a typical GPU. While the above architectures distribute the on-chip memory among the PEs, i.e., near computation, there have also been efforts to do the opposite, namely to bring the computation into the storage elements. This is the case of the logic-in-memory (LIM), where easy computational tasks are executed directly inside the memory like in [263], [264], [265], [266].

V. DEEP LEARNING SECURITY

Despite the great success and popularity of deep learning in recent years, recent researches showed that DNNs have intrinsic weaknesses that can threaten the security [267], [268], [269]. Starting from the work of Goodfellow et al. [270], many researches have been conducted, with the purpose of identifying weaknesses (Adversarial Attacks) and their countermeasures (Adversarial Defenses) [271], [272]. Moreover, machine learning models can be stolen [273] or inverted [274].

A. ADVERSARIAL ATTACKS

The basic idea behind an adversarial attack is to make a machine learning model classify a malicious sample wrongly. In case of image classification, the adversarial attack introduces a noise in the input image to create the adversarial example, which is classified wrongly by the DNN. Adversarial attacks can be categorized according to different attributes, e.g., the choice of the class, the kind of the perturbation and the knowledge of the network under attack [275], [276]. We summarize these properties in Figure 52.

The goal of an adversarial attack is to be at the same time imperceptible and robust [277]. A successful adversarial example should not have obvious variations perceived from an human eye, compared to the original image. Moreover, an attack is robust if the gap between the probabilities of the adversarial class and the correct class is so large that, after a transformation (e.g., noise filtering, compression or resizing), the misclassification still holds. These kind of attacks have been evaluated also on CapsNets [278] and SNNs [279]. Moreover, if applied on a different domain [280], the imperceptibility of the adversarial examples can be improved.

Several types of adversarial attacks have been proposed. Poisoning attacks [281], [282], [283] contaminate the training data in such a way that the decision boundaries of the classifier are pushed to incorrect zones, thus reducing its classification accuracy on clean inputs. More specifically, backdoor attacks [284] train a network in a way that, when exposed to a specific noise pattern that plays the role of a trigger, it is fooled. Triggered by an adversarial noise pattern, the NeuroAttack [285] introduces a backdoor Trojan to fool DNNs and SNNs with bit-flips. Gradient-based attacks like FGSM [270] and its variants [286], [287], [288] are white-box adversarial attacks that perturb the inputs based on the gradient of the output probabilities with respect to the inputs. They only introduce perturbations at the inference stage, without modifying the training data.

The Carlini & Wagner attack [291] aims at minimizing at the same time (i) the distance between the original image and the adversarial image and (ii) the distance between the maximum output activation and the confidence of the target class.

Decision-based attacks [292], [293], [294], [295] are black-box adversarial attacks which estimate the decision boundary and aim at crossing it to obtain a misclassification. The quality of such attacks is measured in terms of number of queries, i.e., the inference passes with different inputs.

Universal perturbations [296] aim at identifying a noise pattern, specific for a given dataset, which, when added to the input, significantly reduces the test accuracy of any deep learning model.

B. ADVERSARIAL DEFENSES

Several defense methods have been studied and proposed. They aim at increasing the generalization of DNNs, while they perform better against different types of attacks. However, one of the main drawbacks of applying the defenses on DNNs is that the classification accuracy on clean images decreases. Data protection defenses [297], [298] analyze the impact of the input in order to identify the noise, thus effectively working against poisoning attacks.

Adversarial training [289] is the de-facto standard defense method against adversarial attacks. Fine-Pruning [299] removes the redundant connections in DNNs which do not significantly contribute for the accuracy of the clean data in order to remove the effect of the backdoor. A quantization-based defense [300] reduces the success rate of the attack by quantizing the input pixel intensities.

Adversarial training [289] is the de-facto standard defense method against adversarial attacks. Since the adversarial examples are added to the training set, the classifier is able to learn these perturbations. As a drawback, the adversarial training adds a prohibitive overhead in the training process. Further variants of such defense [301], [302], [303] aim at reducing its computational cost and training time overhead.

Different pre-processing techniques can elude the effectiveness of adversarial attacks. Simple pre-processing filters [304] completely alter the functionality of the attack. Randomized smoothing [305] produces a Gaussian noise at the input to mitigate the effect of the adversarial perturbations on the inputs. It has been demonstrated to be effective also on large perturbations on large and complex datasets. Detectors [306] add a sub-network model to detect whether an input is an adversarial example or not. This
VI. BENCHMARKING

Since Deep Learning is a critical topic in the research community, over the years, big companies have made available a massive series of tools to help the development of new models. These frameworks, in addition to the most recent and updated datasets, are crucial for both software and accelerator development. The possibility to explore new models and evaluate them in terms of workload, the trade-off between complexity and accuracy, access to memory, numerical representation (floating-point vs fixed-point) is a fundamental step in the hardware design phase. All these steps are of great importance to understand what the performance of the accelerator will be. In this section, we present the main frameworks for the DL and the datasets used to determine the performance of the algorithms. Finally, parameters and metrics for the comparison of hardware platforms are discussed.

A. FRAMEWORKS

Frameworks are working environments that provide the developers with all the basics and support to build new ready-to-use models, as depicted in Table 6. Having such tools, able to compose a DNN using high-level programming language like Python and then test the performance of the algorithm, speeds up the research work enormously. Moreover, profiling the code execution and understanding where the critical load is located, it is possible to define which parts will have to be translated into hardware and, consequently, what needs to be accelerated.

In the case of CPUs and GPUs instead, libraries and frameworks are essential to parallelize and distribute the effort among the cores.

To be noted that many frameworks transform DNN models into optimal graphs. This is only an effective method for visualizing the operations to be performed sequentially.

Tensorflow [98]. Google’s Tensorflow is one of the most popular DL framework. It supports many different languages such as JavaScript and Java, C++, Go, C#, Julia, even though the most convenient client remains Python. It is characterized by a static computation graph, which means that it first defines the graph, and then processes it. Since the model is static, it is not possible to make changes in the structure at run time, but it is necessary to do the training of a new structure. The efficiency of its primitives compensates this lack of flexibility. It is optimized for Tensor Processing Unit (TPU) architectures.

PyTorch [97]. Created by Facebook, it is the principal competitor of Tensorflow. Unlike the previous one, PyTorch takes advantage of a dynamically updated graph. This means that it is possible to make changes to the DNN architecture on the fly. Generally speaking, PyTorch is often used in projects in which new training paradigms are exploited. In fact, the dynamic graph property is exploited during the backpropagation task, where the normal graph execution needs to be altered. Moreover, it supports different data parallelism (suitable for hardware solution exploration) and distributed learning models.

Caffe [99]. This DL-based framework supports C, C++, Python, and MATLAB. It is mainly used to model CNNs. In its repository called Caffe Model Zoo, it is possible to access a wide range of pre-trained models ready-to-use. Thus, whenever there is a problem with image processing, Caffe could be the solution. Since its libraries are mainly written in C++, its strength lies in the speed of execution. However, unlike other frameworks, Caffe does not allow a fine-granularity network layer alteration by the user, which makes it inflexible. Moreover, for recurrent model applications such as the Natural Language Processing, the available resources are poor.
MXNet [308]. This work environment supports a wide range of languages including C++, Python, R, Go, JavaScript and Julia. The strength of this framework lies in its ability to parallelize execution both on multiple GPUs and on multiple machines, as in the case of Amazon servers.

Chainer [309]. It is the first framework to exploit the dynamic computation graph, allowing for varying length input, a handy feature in problems of natural language processing. Chainer is built on NumPy and Cupy libraries and is completely written in Python. Since it is faster than other Python-based frameworks, today it is the leading tool for GPU performance in data centres.

Microsoft Cognitive Toolkit [310]. This framework, also known as CNTK, supports Python, C++ and command-line interface. Unlike Caffe, when a new layer model is needed, it can be built thanks to the fine granularity of the base blocks, without the need for low-level code. Concerning the operation over multiple machines, it presents higher performance compared to Theano and Tensorflow. However, as a result of a lack of support related to ARM architectures, the applications over mobile devices are limited.

PaddlePaddle [311]. This is an industrial-oriented framework equipped with basic libraries and tools for end-to-end product development. It mainly supports CNNs and recurrent neural networks for highly optimized computation and memory recycling. Moreover, it can efficiently scale over heterogeneous architectures to speed up the training process.

ONNX [312]. This is not a framework but a representation format for deep learning models. Microsoft and Facebook collaborated to create such a format in order to make the models portable from a framework to another. In some cases, it is convenient to perform the training on a platform and the inference on another. Moreover, ONNX can also be a valuable resource for developers, researchers and the open-source world, in fact, any pre-trained model can be shared with the community, and every user can choose the most suitable framework. It is supported by TensorFlow, PyTorch, Caffe2, Chainer, MXNet, Keras, Microsoft Cognitive Toolkit, PaddlePaddle, and many others.

Keras [313]. Keras is an Application Programming Interface (API) for ML and DL. It can be used in many of the shells presented above. It is a high-level code abstraction for implementing NNs exploiting the lower level primitives of the corresponding framework. Working at a higher level, it is suitable for fast prototyping and handling wide amounts of data streams thanks to Python generators and serialization/deserialization APIs.

B. DATASETS

As the frameworks are used to build new DL models, datasets are fundamental to test their performance concerning the designed task. It is essential to underline that there are countless datasets for each specific task (image classification, object detection, etc.). However, datasets of the same task are hardly comparable to each other, the difficulty of each could vary in orders of magnitude as depicted in Table 7. Considering, for example, MNIST and CIFAR100, both datasets for the image classification, the first is a collection of handwritten digits in grayscale, while the second ranks objects in 100 different classes. Typically, different datasets reflect different DL models. The more complicated the dataset, the greater the model size in terms of weights and consequently in the number of operations (MAC). The metrics used to evaluate the performance of DL models on datasets are mainly two: accuracy in Top-1 and Top-5 mode, and weights size. Top-5 means that if in the 5 classes with the highest score there is the correct one, then it is counted as correct. Top-1 instead needs the highest score class to be the correct one.

MNIST [29]. This dataset is composed of 70,000 images divided into 10 classes representing handwritten digits. 60,000 are for training, while the remaining are the test set. Each image is 28×28 pixel size in grayscale.

ImageNet [39]. This dataset is composed of 1.3M training images, 100,000 for test and a final 50,000 for validation. All the images are divided into 1000 classes organized according to the WordNet. This latter allows managing synonyms and ambiguities. Each image has a size of 256×256 pixels in color. ImageNet is the core of a famous challenge where DNNs and CNNs try to score the best Top-1 and Top-5 accuracy.

CIFAR [314]. Under the name of CIFAR two different datasets fall, namely CIFAR-10 and CIFAR-100. Both are composed of 60,000 32×32 pixels coloured images, but while the former ranks them in 10 classes, the latter uses a finer classification in 100 classes. Both datasets have 50,000 images for training and the remaining for test purposes.

COCO [315]. This dataset aims to advance the object recognition state-of the-art by putting together also segmentation and captioning. It is composed of 328,000 images of everyday scenes for a total of 91 stuff categories and 80 object classes.

Open Images V6 [316]. This dataset contains 9M images equipped with labels, objects bounding boxes, segmentation, narratives and relationship views. Each image contains 8.3 objects on average. With 16M bounding boxes over 600 categories, it is the largest object localization dataset ever realized. Moreover, it is able to provide 19,957 classes with an annotation at the image-level.

CORe50 [317]. This is the first collection of images designed for continual object recognition, i.e., learning new classes online. It is composed of 11 sessions of 300 RGB-D images that can be classified by objects (50) or by categories (10). The objects are held and moved by the operator who is...
recording a 15 seconds video at 20 fps (300 frames in total) from a subjective point of view.

**ObjectNet** [313]. ObjectNet is a dataset composed only of a test set of 50,000 images. The aim is to test object recognition applications in a real-world scenario in which images present background, rotation and often the viewpoint are random. ObjectNet showed that applications performing at the top in their respective datasets present a lack of generalization with a 40–45% drop in the performance. Fine tuning-robust, this dataset represents one of the best challenges for the generalization of object recognition tasks.

### C. NEURAL NETWORKS MODEL METRICS

The attributes of DL models can be evaluated, considering a few important metrics.

- **Accuracy.** The accuracy (Top-5 or Top-1) of a model with respect to a specific Dataset is an important metric. Besides the dataset, the training properties must be reported, e.g., the number of epochs, learning rate, data augmentation.

- **Model Architecture.** The shape of the DL model is the foundation for understanding how it operates. The number and type of layers, the size of feature maps and the number of channels, the number of filters and their size are all fundamental properties to understand how an algorithm elaborates the incoming raw data.

- **Workload.** The size of the input feature map and the number of kernels define the total amount of operations (MACs) to be performed. The MAC count is one of the basic metrics to evaluate a DNN, and it also defines the throughput and the energy effort of the target hardware platform. To be noted that as explained in Section [III-H], only effective MACs should be counted.

- **Memory requirement.** The amount of weights (non-null) determines the storage impact of the model. A large number of weights could represent a limit for the target hardware platform and for the power envelope as well.

- **Training time.** Typically, the higher the complexity of the model, the more accurate it is. On the other hand, complexity results in difficulties in training the model. In fact, the more the weights and the number of layers, the more epochs will be needed. This metric can be expressed as number of training epochs or GPU hours related to a specific dataset to obtain a certain accuracy.

- **Adversarial Robustness.** As explained in Section [V], DNNs are vulnerable to adversarial attacks, which is one of the hottest research topics in the development of new deep learning models. Therefore, it is of fundamental importance to provide the model with defense algorithms and perform an exhaustive and correct evaluation of adversarial attacks.

### D. HARDWARE ACCELERATOR METRICS

The fundamental metrics to evaluate the hardware platforms are:

- **Power.** The power consumption of the device determines the final application for which it can be exploited. In addition, an important metric is energy efficiency defined as pJ for MAC. Note that the power consumed must also include that spent on readings from the off-chip memory, as explained in Section [IV].

- **Throughput.** Throughput and latency depend directly on the working frequency of the device and the memory bandwidth. Such metrics are crucial to define how often the hardware platform can perform a complete inference or backpropagation of a model. The throughput is often defined as billions of operations per second (Gop/s) or as billions of MAC per second (GMAC/s) where 1GMAC/s ≃ 2Gop/s.

- **Area.** From the area of the device, cost and integration capacity in larger systems are derived. On the other hand,
TABLE 7. Dataset summary

| Dataset         | Format                     | Instances | Size  | Task                      | Year of creation | Creator                       |
|-----------------|----------------------------|-----------|-------|---------------------------|------------------|-------------------------------|
| MNIST           | Images, text               | 60,000    | 50MB  | Classification            | 1998             | LeCun et al. [29]             |
| ImageNet        | Images, text               | 14,197,122| 150GB | Classification, Object recognition | 2009             | J. Deng et al. [39]           |
| CIFAR           | Images, text               | 60,000    | 170MB | Classification            | 2009             | A. Krizhevsky et al. [314]    |
| COCO            | Images, text               | 2,500,000 | 25GB  | Object recognition        | 2015             | T. Lin et al. [315]           |
| Open Image V6   | Images, Segmentation masks, text | 9,000,000 | 500GB | Classification, Object recognition, Object detection, Object segmentation | 2020             | Kuznetsova et al. [316]       |
| CORe50          | Images                     | 3,300     | 25.8GB| Continuous Object recognition | 2017             | Lomonaco et al. [317]         |
| ObjectNet       | Images, text               | 50,000    | -     | Object recognition        | 2019             | Barbu et al. [318]            |

the area depends on the technological node and the amount of memory. Memory, as in the case of power, plays a critical role also for the area. This represents another reason to optimize its use.

In addition to the main metrics listed above, there are others that could be defined as application-dependent. For example, the flexibility with which an accelerator can be adapted for more complex models, parallelizing its architecture, or how a device can scale with respect to the required computing accuracy, having a tuning bitwidth. Although metrics are easily definable, comparisons between different hardware platforms are not always straightforward. There are many factors on which possible comparisons depend, moreover the benchmarks used to evaluate performance are not always impartial. It is, therefore, necessary to assess all the side-factors on a case-by-case basis.

VII. CHALLENGES AND THE ROAD AHEAD

As discussed in Section I, AI and DL are adopted in numerous and various fields, and the number of their applications is growing over time. The number of investments that have been made in AI startups over the years is a clear demonstration of this growth. In 2010, investments amounted to $1.3B, while in 2018, they reached $40.4B [319]. The average annual growth rate was 48%, and this trend does not seem to stop. Many technical reports [319] [320] indicate that, in the years to come, AI will be a driving force to the economy.

The development and diffusion of AI applications are closely related to technological advancements, i.e., the chips. There is a flow that runs from the application, that is expressed as an algorithm. The algorithm is deployed on a chip, which consists of some devices realized in a technology, e.g., CMOS technology (see Figure 53). The growth of AI applications in number and complexity has required more and more performance from the hardware (application-driven development). Before 2012, the chip compute doubled about every two years. After 2012, the year of DL boom, AI chips started to double the compute every 3.4 months [319]. On the other hand, the development of new technologies and hardware improvements allowed to develop more complex and therefore accurate applications (technology-driven development). The two directions of development continue to feed each other in a virtuous circle. It is estimated that, in 2025, the AI chip market will reach a value of $29B, while in 2017, it was only $2B [320].

To maintain such a high growth rate, the industrial and academic world will face new challenges in the coming years, which we summarize in the following, together with the possible solutions, research trends and future directions.

**Von Neuman Bottleneck:** One of the biggest challenges the developers are facing currently is the Von Neuman bottleneck, i.e., the bandwidth that modern memories can provide is not sufficient for the huge amount of data that AI chips need to process. To get around the problem, it is possible to modify the algorithms to reduce the number of...
data items to be used (e.g., model compression, pruning, or quantization).

To solve the problem, it is necessary to act at the memories level. One possible solution is the increase of the memory bandwidth, and this is the purpose of High Bandwidth Memories (HBMs) (see Figure 54). HBM is a stacked DRAM integrated with the processing elements through a silicon interposer. A single HBM2 block has a bandwidth of 256 GB/s, lower than the 616 GB/s bandwidth of a more traditional Graphics Double Data Rate 6 (GDDR6) memory. However, a stack with four HBM blocks reaches a 1 TB/s bandwidth. HBM2 memories are currently used in the Nvidia V100 and P100 GPUs.

Another possibility is in-memory computing (IMC), which consists of moving the logic inside the memory. IMC is particularly suitable for the DNNs operations since DNNs algorithms are deterministic, and it is possible to know when and where data items will be required in advance. IMC wants to enhance DNN acceleration by reducing the latency and power needed to access the memory hierarchy in traditional Von Neuman architectures. Moreover, it increases the parallelization by working with all the memory cells simultaneously. Researchers are currently studying the application of IMC to DNNs algorithms and obtaining promising results [190] [263] [321] [322], and Mythic startup produces IMC accelerators for AI with a 40 nm process.

**CMOS Technology Limitations:** From the ’60s onwards, CMOS technology has been scaling following Moore’s Law, according to which the number of transistors on a chip doubles every 24 months. However, this pace of scaling is beginning to stop and it will not be sustainable in the future for technological and economic reasons [323]. Researchers are currently exploring new physical possibilities and a lot of effort is placed in the emerging memories, such as Phase Change Memories (PCMs) [324] [325], Spin-Transfer-Magnetoresistive RAM (STT-MRAM) [326] [327], or Resitive RAM (ReRAM) [328] [327]. Beyond emerging memories, several new technologies are being studied, such as Tunnel FETs, organic FETs, molecular transistors, and spintronic devices.

Despite the possible gains deriving from moving to a beyond-CMOS technology, replacing CMOS technology with emerging ones will not be an immediate procedure since it is considered very reliable and easy to manufacture. Moreover, foundries and production lines have been calibrated to this technology and cannot be dismantled until production has paid for the initial investment.

**AI Toolchains:** Besides the special-purpose ASICs and the programmable CPUs/GPUs, flexible hyper-scale AI accelerators are gaining importance, e.g., Google TPUs or Cerebras Wafer Scale Engine. As seen in Section VI-A, there are several high-level frameworks, mainly python-based, for the description of DNNs algorithms. However, there is not yet a unified method to program AI accelerators from a unified high-level language. So far there are the compiler toolchains for CPUs and GPUs, and there is the synthesis toolchain for the FPGAs. The development of a toolchain for AI accelerators programming will be a huge step forward for their diffusion.

**General AI:** Even though DL models can perform various tasks at a better-than-human level, e.g., object detection or language processing, AI is to be considered still at an early development stage. Indeed, scientists are very far from the so-called Artificial General Intelligence (AGI), e.g., an algorithm able to perform multiple tasks and of taking decisions. Even if an AGI algorithm existed, at the moment, probably, hardware systems could not provide enough computational power for its deployment. For a long future, it will be necessary to combine different algorithms to perform complex tasks. For this reason, it will be important to develop hardware platforms able to support multiple algorithms, easily programmable or reconfigurable.

**AI At The Edge:** It has been listed in the 2020 Top Technological Trends [329] by the IEEE Computing Society. Thanks to the diffusion of 5G connectivity and IoT sensors, ML algorithms will spread into the edge devices. If compared to AI cloud platforms, the edge devices have completely different requirements. During the development of AI edge devices, the focus must be placed on low power and low latency. For this purpose, many roads can be taken. At the application level, it is necessary to develop models co-optimized with the hardware for a more efficient resource handling. At the hardware level, new possibilities are being explored beyond the traditional low-power techniques, e.g.,
moving the computation in the analog part of the circuit to save energy. 

Presently, most of the AI edge devices perform the inference only. The collected data must be sent to the cloud for model training (see Figure 56 top). In the future, it will be important to move the learning to the edge device for several reasons. The learning in the sensors guarantees real-time lifelong learning, i.e., the device can immediately learn from every sample received and adapt the model consequently. The connection to the cloud is no more needed continuously and higher data privacy can be guaranteed since it is no more necessary to communicate the data but only the models (see Figure 56 bottom).

![Figure 56](image_url)

Comparison between training performed in the cloud (top) and on edge devices (bottom).

**VIII. DISTINCTION FROM OTHER SURVEYS**

Over the years, many works have been proposed to give an overview of the research carried out and the recent state-of-the-art. However, Deep Learning is currently a hot topic, so research is progressing fast with continuous discoveries and improvements. The same applies to hardware architectures. Although the fundamental blocks are fixed, the paradigms with which they can be combined and exploited are many and varied. Therefore, it is essential to have surveys that periodically collect the newest material and the recent advancements to keep researchers up to date. This is the idea behind this work, which wants to inform hardware designers about the latest architectures and techniques employed in the DL field.

This paper is intended as complementary to the surveys already available in the literature. The authors aim to focus on the hardware architectures for DL that have become available in the last five years, with a cross-cut on the different platforms. Schuman et al. [333] have collected and summarized the previous 35 years of discoveries related to neuromorphic computing, with various examples of hardware for neural networks. However, the paper does not offer much discussion on the collected material, remaining very compact. On the other hand, Chen et al. [334] offer a much broader view, but the examples are limited, and topics such as SNN and adversarial attacks are not covered. Deng et al. [335] propose a very complete and extensive work that deals thoroughly with the compression of data taking into account the sparsity and quantization. The work is very comprehensive; nevertheless, it remains very biased toward the compression and lacks of considerations on the SNN. Our work stems from the survey proposed by Sze et al. [22], however, updating it with the numerous advances of the last three years and completing it with comprehensive sections on SNNs and adversarial attacks. Table 8 compares a list of state-of-the-art surveys, showing the key aspects that characterize each work.

**IX. CONCLUSION**

The focus on Deep Learning (DL) has grown exponentially in recent years, as well as the performance of the algorithms and the number of applications that involve it. However, with the increasing complexity of algorithms, the need for hardware devices capable of satisfying the requirements has also increased. The DL has always stood out for its critical aspects of the hardware already in the design phase. In this regard, there are a large number of techniques to design hardware architectures with high energy-efficiency and high performance without sacrificing accuracy.

This work surveys most of the known techniques to produce energy-efficient dataflows, handling especially the aspects related to memory. The memory hierarchy is deeply analyzed to understand to which levels it is convenient to intervene and, in the ad-hoc architectures, how it must be modelled in order to reduce to the minimum the power consumption. For example, starting from the memory that is the most power-greedy element, it is possible to define a dataflow with a related memory hierarchy that maximizes the data reuse, avoiding continuous access to memory.

The article mainly refers to three models: Deep neural Networks (DNNs), convolutional neural Networks (CNNs) and Spiking Neural Networks (SNNs). While the first two
cases are important for the performance and accuracy they have managed to achieve, often beyond the human one, the latter is interesting for the low-power profile and paradigm they represent, considered by many as the third generation of NNs.

In addition to the techniques for developing accelerator architectures, other factors need to be considered like the cybersecurity. In the DL world, security attacks are often represented by noise injection into the input sample to the NN to ensure its misclassification. Many different types of attacks exist, according to the knowledge of the network under attack, the type of perturbation and the target class.

Finally, this work presents which frameworks to use to create or modify models and any datasets to test them on. Benchmarking is a key step in establishing the properties of the networks, but also the hardware on which they are developed. The most critical metrics to define their goodness and comparison with other platforms are examined.

REFERENCES

[1] T. Hamada, K. Benkrid, K. Nitadori, and M. Taiji, “A comparative study on asic, fpgas, gpus and general purpose processors in the (n-2) gravitational n-body simulation,” Proceedings - 2009 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2009, 07 2009.

[2] K. He, X. Zhang, S. Ren, and J. Sun, “Delving deep into rectifiers: Surpassing human-level performance on imagenet classification,” in Proceedings of the 2015 IEEE International Conference on Computer Vision (ICCV), ICCV ’15, (USA), p. 1026–1034, IEEE Computer Society, 2015.

[3] D. Zhang and S. Liu, “Top-down saliency object localization based on deep-learned features,” in 2018 11th International Congress on Image and Signal Processing, BioMedical Engineering and Informatics (CISP-BMEI), pp. 1–9, 2018.

[4] T. Trebsuchatatsakul and S. Poommittigul, “Bacteria classification using image processing and deep learning,” in 2019 34th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCCC), pp. 1–3, 2019.

[5] S. Minaei, Y. Boykov, F. Porikli, A. Plaza, N. Kehtarnavaz, and D. Terzopoulos, “Image segmentation using deep learning: A survey,” CoRR, vol. abs/2001.05566, 2020.

[6] M. Abin, “Deep learning for cloud resources allocation: Long-term short memory in eoms,” in 2019 21st International Conference on Transparent Optical Networks (ICTON), pp. 1–4, 2019.

[7] H. C. Kaskavalci and S. Gören, “A deep learning based distributed smart surveillance architecture using edge and cloud computing,” in 2019 International Conference on Deep Learning and Machine Learning in Emerging Applications (Deep-ML), pp. 1–6, 2019.

[8] R. Zanc, T. Cioara, and I. Anghel, “Forecasting financial markets using deep learning,” in 2019 IEEE 15th International Conference on Intelligent Computer Communication and Processing (ICCPP), pp. 459–466, 2019.

[9] J. J. Ying, P. Huang, C. Chang, and D. Yang, “A preliminary study on deep learning for predicting social insurance payment behavior,” in 2017 IEEE International Conference on Big Data (Big Data), pp. 1866–1875, 2017.

[10] V. Ha, D. Lu, G. S. Choi, H. Nguyen, and B. Yoon, “Improving credit risk prediction in online peer-to-peer (p2p) lending using feature selection with deep learning,” in 2019 21st International Conference on Advanced Communication Technology (ICACT), pp. 511–515, 2019.

[11] A. K. Arslan, Ş. Yaşar, and C. Çolak, “An intelligent system for the classification of lung cancer based on deep learning strategy,” in 2019 International Artificial Intelligence and Data Processing Symposium

| Reference | Year | Citation # | Techniques | Dataflow | Tools for Design | Quantization | Sparsity | Approximate Computing | Memory Hierarchy | Security | Adversarial Attack | Frameworks | Datasets | Metrics | CPU/GPU/FPGA/ASIC | Comparison |
|-----------|------|------------|------------|----------|----------------|--------------|---------|---------------------|----------------|----------|-------------------|------------|----------|---------|----------------|-----------|
| [336]     | 2016 | 2          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [335]     | 2017 | -          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [252]     | 2017 | 247        |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [337]     | 2017 | 8          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [338]     | 2018 | 2          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [339]     | 2018 | 3          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [340]     | 2019 | 14         |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [341]     | 2019 | 11         |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [342]     | 2019 | 7          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [343]     | 2019 | -          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [344]     | 2019 | 82         |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [345]     | 2020 | 1          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |
| [346]     | 2020 | -          |            |          |                 |              |         |                     |                 |          |                   |            |          |         |               |           |

**our work** 2020 -            |

TABLE 8. Comparison among state-of-the-art surveys.
[12] H. Mohsen, E.-S. El-Dahshan, E.-S. El-Horbatry, and A.-B. M. Salem, “Classification using deep learning neural networks for brain tumors,” Future Computing and Informatics Journal, vol. 3, 12 2017.

[13] C. Barata and J. S. Marques, “Deep learning for skin cancer diagnosis with hierarchical architectures,” in 2019 IEEE 16th International Symposium on Biomedical Imaging (ISBI 2019), pp. 841–845, 2019.

[14] S. Grigorescu, B. Trasnea, T. Cocias, and G. Macesanu, “A survey of deep learning techniques for autonomous driving,” Journal of Field Robotics, Nov 2019.

[15] T. S. Li, P. Kuo, C. Chang, H. Hsu, Y. Chen, and C. Chang, “Deep belief network–based learning algorithm for humanoid robot in a pitching game,” IEEE Access, vol. 7, pp. 165659–165670, 2019.

[16] C. Wang, D. Freer, J. Liu, and G. Yang, “Vision-based automatic control of a 5-fingered assistive robotic manipulator for activities of daily living,” in 2019 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS), pp. 627–633, 2019.

[17] J. Guan, W. Zhou, S. Kang, Y. Sun, and Z. Liu, “Robot formation control based on internet of things technology platform,” IEEE Access, vol. 8, pp. 96767–96776, 2020.

[18] D. Palossi, A. Loquercio, F. Conti, E. Flamand, D. Scaramuzza, and D. Blei, eds.), vol. 37 of Proceedings of Machine Learning Research, pp. 448–456, PMLR, 07–09 Jul 2015.

[19] D. Blei, A. Marchisio, M. A. Hanif, F. Khalid, G. Plastiras, C. Kyrkou, M. Shafique, T. Theocharides, C. Bouganis, M. A. Hanif, F. Khalid, C. Heghedus, A. Chakravorty, and C. Rong, “Energy load forecasting with the rate of convergence o(1/k),” in 2019 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS), pp. 146–151, 2019.

[20] M. Capra, R. Peloso, G. Masera, M. Ruo Roch, and M. Martina, “Edge computing: A survey on the hardware requirements in the internet of things world,” Future Internet, vol. 11, no. 4, 2019.

[21] T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam, “Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning,” International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS, vol. 49, pp. 269–284, 02 2014.

[22] S. Freeman and H. Hamilton Biological Science, 2005.

[23] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “ImageNet classification with deep convolutional neural networks,” in Proceedings of the 25th International Conference on Neural Information Processing Systems - Volume 1, NIPS’12, (Red Hook, NY, USA), p. 1097–1105, Curran Associates Inc., 2012.

[24] S. Xie, R. Girshick, P. Dollár, Z. Tu, and K. He, “Aggregated residual transformations for deep neural network architectures,” in 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), pp. 770–778, 2015.

[25] K. Simonyan and A. Zisserman, “Very deep convolutional networks for large-scale image recognition,” in 3rd International Conference on Learning Representations, ICLR 2015, San Diego, CA, USA, May 7–9, 2015, Conference Track Proceedings (Y. Bengio and Y. LeCun, eds.), 2015.

[26] G. Huang, Z. Liu, and K. Q. Weinberger, “Densely connected convolutional networks,” in 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), pp. 5987–5995, July 2017.

[27] H. Mohsen, E.-S. El-Dahshan, E.-S. El-Horbatry, and A.-B. M. Salem, “Classification using deep learning neural networks for brain tumors,” Future Internet, vol. 2, no. 1, pp. 1–127, 2009.

[28] Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner, “Gradient-based learning applied to document recognition,” Proceedings of the IEEE, vol. 86, pp. 2278 –2324, 12 1998.

[29] D. H. Hibel and T. N. Wiesel, “Receptive fields of single neurons in the cat’s striate cortex,” Journal of Physiology, vol. 148, pp. 574–591, 1959.

[30] S. Ioffe and C. Szegedy, “Batch normalization: Accelerating deep network training by reducing internal covariate shift,” in Proceedings of the 32nd International Conference on Machine Learning (F. Bach and D. Blei, eds.), vol. 37 of Proceedings of Machine Learning Research, (Lille, France), pp. 448–456, PMLR, 07–09 Jul 2015.

[31] N. Qian, “On the momentum term in gradient descent learning algorithms,” Neural Networks, vol. 12, no. 1, pp. 145–151, 1999.

[32] Y. Nesterov, “A method for unconstrained convex minimization problem with the rate of convergence o(1/k^2),” Doklady AN USSR, vol. 269, pp. 543–547, 1983.

[33] J. Duch, E. Hazan, and Y. Singer, “Adaptive subgradient methods for online learning and stochastic optimization,” J. Mach. Learn. Res., vol. 12, p. 2121–2155, July 2011.

[34] M. D. Zeiler, “ADADELTA: an adaptive learning rate method,” CoRR, vol. abs/1212.5701, 2012.

[35] D. Kingma and J. Ba, “Adam: A method for stochastic optimization,” International Conference on Learning Representations, 12 2014.

[36] A. Y. Ng, “Feature selection, 11 vs. 12 regularization, and rotational invariance,” in Proceedings of the Twenty-First International Conference on Machine Learning, ICML ’04, (New York, NY, USA), p. 78, Association for Computing Machinery, 2004.

[37] N. Srivastava, G. Hinton, A. Krizhevsky, I. Sutskever, and R. Salakhutdinov, “Dropout: A simple way to prevent neural networks from overfitting,” Journal of Machine Learning Research, vol. 15, no. 56, pp. 1929–1958, 2014.

[38] J. Deng, W. Dong, R. Socher, L.-J. Li, K. Li, and F. F. Li, “Imagenet: a large-scale hierarchical image database,” IEEE Conference on Computer Vision and Pattern Recognition, pp. 248–255, 06 2009.

[39] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “Imagenet classification with deep convolutional neural networks,” in Proceedings of the 25th International Conference on Neural Information Processing Systems - Volume 1, NIPS’12, (Red Hook, NY, USA), p. 1097–1105, Curran Associates Inc., 2012.

[40] D. Blei, A. Marchisio, M. A. Hanif, F. Khalid, G. Plastiras, C. Kyrkou, T. Theocharides, and M. Shafique, “Deep learning for edge computing: Current trends, cross-layer optimizations, and open research challenges,” in 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 553–559, 2019.

[41] M. Capra, R. Peloso, G. Masera, M. Ruo Roch, and M. Martina, “Edge computing: A survey on the hardware requirements in the internet of things world,” Future Internet, vol. 11, no. 4, 2019.

[42] T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam, “Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning,” International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS, vol. 49, pp. 269–284, 02 2014.

[43] S. Freeman and H. Hamilton Biological Science, 2005.

[44] W. Mcculloch and W. Pitts, “A logical calculus of ideas immanent in a nervous activity,” Bulletin of Mathematical Biophysics, vol. 5, pp. 127–147, 1943.

[45] F. Rosenblatt, The Perceptron: A Perceiving and Recognizing Automaton (Project PARA). Report No. 85-460-1. Cornell Aeronautical Laboratory, 1957.

[46] Y. Bengio, “Learning deep architectures for AI,” Foundations and Trends in Machine Learning, vol. 2, no. 1, pp. 1–127, 2009.

[47] Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner, “Gradient-based learning applied to document recognition,” Proceedings of the IEEE, vol. 86, pp. 2278 –2324, 12 1998.

[48] D. H. Hibel and T. N. Wiesel, “Receptive fields of single neurons in the cat’s striate cortex,” Journal of Physiology, vol. 148, pp. 574–591, 1959.

[49] S. Ioffe and C. Szegedy, “Batch normalization: Accelerating deep network training by reducing internal covariate shift,” in Proceedings of the 32nd International Conference on Machine Learning (F. Bach and D. Blei, eds.), vol. 37 of Proceedings of Machine Learning Research, (Lille, France), pp. 448–456, PMLR, 07–09 Jul 2015.

[50] N. Qian, “On the momentum term in gradient descent learning algorithms,” Neural Networks, vol. 12, no. 1, pp. 145–151, 1999.

[51] Y. Nesterov, “A method for unconstrained convex minimization problem with the rate of convergence o(1/k^2),” Doklady AN USSR, vol. 269, pp. 543–547, 1983.
[54] G. E. Hinton, A. Krizhevsky, and S. D. Wang, “Transforming auto-encoders,” in Proceedings of the 21st International Conference on Artificial Neural Networks - Volume Part I, ICANN’11, (Berlin, Heidelberg), p. 44–51, Springer-Verlag, 2011.

[55] G. E. Hinton, S. Sabour, and N. Frosst, “Matrix capsules with EM routing,” in the 6th International Conference on Learning Representations, ICLR 2018, Vancouver, BC, Canada, April 30 - May 3, 2018, Conference Track Proceedings, OpenReview.net, 2018.

[56] C. Liu, B. Zoph, M. Neumann, J. Shlens, W. Hua, L. Li, L. Fei-Fei, A. L. Yuille, J. Huang, and K. Murphy, “Progressive neural architecture search,” in Computer Vision - ECCV 2018 - 15th European Conference, Munich, Germany, September 8-14, 2018, Proceedings, Part I (V. Ferrari, M. Hebert, C. Sminchisescu, and Y. Weiss, eds.), vol. 11205 of Lecture Notes in Computer Science, pp. 19–35, Springer, 2018.

[57] M. Tan and Q. V. Le, “EfficientNet: Rethinking model scaling for convolutional neural networks,” in Proceedings of the 36th International Conference on Machine Learning, ICML 2019, 9-15 June 2019, Long Beach, California, USA (K. Chaudhuri and R. Salakhutdinov, eds.), vol. 97 of Proceedings of Machine Learning Research, pp. 6105–6114, PMLR, 2019.

[58] W. Maas, “Networks of spiking neurons: The third generation of neural network models,” Trans. Soc. Comput. Simul. Int., 1997.

[59] N. K. Kasabov, Time-Space, Spiking Neural Networks and Brain-Inspired Artificial Intelligence. Springer-Verlag Berlin Heidelberg, 2019.

[60] P. A. Merolla, J. V. Arthur, R. Alvarez-Icaza, A. S. Cassidy, J. Sawada, F. Akopyan, B. L. Jackson, N. Imam, C. Guo, Y. Nakamura, B. Brezzo, I. Vo, S. K. Esser, R. Appuswamy, B. Tabia, A. Amir, M. D. Flickner, W. P. Risk, R. Manohar, and D. S. Modha, “A million-spike-mapping integrated circuit with a scalable communication network and interface,” Science, 2014.

[61] S. B. Furber, F. Galluppi, S. Temple, and L. A. Plana, “The spinnaker processor with on-chip learning,” IEEE Micro, vol. 38, no. 1, pp. 82–99, 2018.

[62] A. Wild, Y. Yang, and H. Wang, “Loihi: A neuromorphic manycore processor with on-chip learning,” IEEE Micro, vol. 38, no. 1, pp. 82–99, 2018.

[63] D. Mathaikutty, S. McCoy, A. Paul, J. Tse, G. Venkataramanan, Y. Weng, G. Dimou, P. Joshi, N. Imam, S. Jain, Y. Liao, C. Lin, A. Lines, R. Liu, D. Mathaikutty, S. McCoy, A. Paul, J. Tse, G. Venkataramanan, Y. Weng, A. Wild, Y. Yang, and H. Wang, “Loihi: A neuromorphic manycore processor with on-chip learning,” IEEE Micro, vol. 38, no. 1, pp. 82–99, 2018.

[64] “Building a silicon brain.” [https://www.the-scientist.com/features/building-a-silicon-brain-65738. Accessed: 2020-04-23.

[65] P. Lichtsteiner, C. Posch, and T. Delbruck, “A 128 x 128 120db 30mw asynchronous vision sensor that responds to relative intensity change,” in ISCCSS, 2006.

[66] D. Beeman, “Hodkin-huxley model,” in Encyclopedia of Computational Neuroscience (D. Jaeger and R. Jung, eds.), pp. 1–13, New York, NY: Springer New York, 2013.

[67] E. Izhikevich, “Simple model of spiking neurons,” IEEE transactions on neural networks / a publication of the IEEE Neural Networks Council, vol. 14, pp. 1569–72, 02 2003.

[68] Z. Wang, L. Guo, and M. Adioudi, “A generalized leaky integrate-and-fire neuron model with fast implementation method,” International journal of neural systems, vol. 24, p. 1440004, 04 2014.

[69] F. Ponulak and A. Kasimtsi, “Introduction to spiking neural networks: Information processing, learning and applications,” Acta neurobiologica experimentalis, 2011.

[70] B. Rutf and M. Schmitt, “Hebbian learning in networks of spiking neurons using temporal coding,” in Biological and Artificial Computation: From Neuroscience to Technology (J. Mira, R. Moreno-Diaz, and J. Cabestany, eds.), (Berlin, Heidelberg), pp. 380–389, Springer Berlin Heidelberg, 1997.

[71] G. Bi and M.-m. Poo, “Spatiotemporal patterns in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and postsynaptic cell type,” The Journal of neuroscience : the official journal of the Society for Neuroscience, vol. 18, pp. 10464–72, 01 1999.

[72] G. Srinivasan, P. Panda, and K. Roy, “Stdp-based unsupervised feature learning using convolution-over-time in spiking neural networks for energy-efficient neuromorphic computing,” J. Emerg. Technol. Comput. Syst., 2018.
Towards an embedded V. Gokhale, J. Jin, A. Dundar, B. Martini, and E. Culurciello, “A 240 Y. -H. Chen, J. S. Emer, and V. Sze, “Using dataflow to optimize energy A. Rodriguez, E. Segal, E. Meiri, E. Fomenko, Y. Kim, H. Shen, and Y. Liu, Y. Wang, R. Yu, M. Li, V. Sharma, and Y. Wang, “Optimizing M. Mathieu, M. Henaff, and Y. LeCun, “Fast training of convolutional V. Strassen, “Gaussian elimination is not optimal,” Numer. Math., vol. 13, A. Vasudevan, A. Anderson, and D. Gregg, “Parallel multi channel convolution using general matrix multiplication,” in 2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 19–24, 2017. V. Strassen, “Gaussian elimination is not optimal,” Numer. Math., vol. 13, p. 336, Aug. 1969. J. Cong and B. Xiao, “Minimizing computation in convolutional neural networks,” in Artificial Neural Networks and Machine Learning - ICANN 2014 - 24th International Conference on Artificial Neural Networks, Hamburg, Germany, September 15-19, 2014. Proceedings (S. Wermter, C. Weber, W. Duch, T. Honkela, P. D. Koprinkova-Hristova, S. Migg, G. Palm, and A. E. P. Villa, eds.), vol. 8681 of Lecture Notes in Computer Science, pp. 281–288, Springer, 2014. M. Mathieu, M. Henaff, and Y. LeCun, “Fast training of convolutional networks through fits,” in 2nd International Conference on Learning Representations, ICLR 2014, Banff, AB, Canada, April 14-16, 2014, Conference Track Proceedings (Y. Bengio and Y. LeCun, eds.), 2014. S. Winograd, Arithmetic complexity of computations, vol. 33 of CBMS-NSF Regional Conference Series in Applied Mathematics. Philadelphia: Society for Industrial and Applied Mathematics, 1980. A. Lavin and S. Gray, “Fast algorithms for convolutional neural networks,” in 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), pp. 4013–4021, June 2016. Y. Liu, Y. Wang, R. Yu, M. Li, V. Sharma, and Y. Wang, “Optimizing cnn model inference on cpus,” in Proceedings of the 2019 USENIX Conference on Operating System Design and Implementation (OSDI), pp. 1–12, Oct 2019. Z. Xu, N. Sun, and O. Temam, “Dadiannao: A machine-learning hardware accelerator for capsulenets with data reuse,” in 2019 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 964–967, 2019. A. Marchisio and M. Shafique, “Capsnet: An efficient hardware accelerator for capsule networks with data reuse,” in 2019 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 964–967, 2019. A. Marchisio and M. Shafique, “Capstone: Energy-efficient design and management of the on-chip memory for capsule inference accelerators,” CoRR, vol. abs/1902.01151, 2019. A. Marchisio, V. Mrazek, M. Hanif, and M. Shafique, “Descnet: Developing efficient scratchpad memories for capsule network hardware,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020. Z. Du, R. Fasthuber, T. Chen, P. Ienne, L. Li, T. Luo, X. Feng, Y. Chen, and O. Temam, “Shidiannao: Shifting vision processing closer to the sensor,” in 2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA), pp. 92–104, June 2015. L. Cavigelli and L. La Cascia, “Origami: A 80 gops/w convolutional network accelerator,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems for Video Technology, vol. 27, pp. 2461–2475, Nov 2017. M. Peemen, A. A. Setio, B. Mesman, and H. Corporaal, “Memory-centric design for convolutional neural networks,” in 2013 IEEE 31st International Conference on Computer Design (ICCD), pp. 13–19, Oct 2013. Y. Chen, T. Krishna, J. S. Emer, and V. Sze, “Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,” IEEE Journal of Solid-State Circuits, vol. 52, pp. 127–138, Jan 2017. C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, “Optimizing fpga-based accelerator design for deep convolutional neural networks,” in Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA ’15, (New York, NY, USA), p. 26–35, Association for Computing Machinery, 2016. S. Park, K. Bong, D. Shin, J. Lee, S. Choi, and H. Yoo, “4.6 a1.93tops/w scalable deep learning/inference processor with tetra-parallel mmd architecture for big-data applications,” in 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 1–3, Feb 2015. I. Qiu, J. Wang, S. Yao, K. Guo, B. Li, E. Zhou, J. Yu, T. Tang, N. Xu, S. Song, and et al., “Going deeper with embedded fpga platform for convolutional neural network,” in Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA ’16, (New York, NY, USA), p. 26–35, Association for Computing Machinery, 2016. N. P. Jouppi, C. Young, N. Patil, D. Patterson, G. Agrawal, R. Bajwa, S. Bates, S. Bhatia, N. Boden, A. Borchers, and et al., “In-datacenter performance analysis of a tensor processing unit,” SIGARCH Comput. Archit. News, vol. 45, p. 1–12, June 2017. A. Samajdar, Y. Zhu, P. N. Whatmough, M. Mattina, and T. Krishna, “Scale-sim: Systolic CNN accelerator simulator,” CoRR, vol. abs/1811.02883, 2019. M. A. Hanif, R. V. W. Putra, M. Tanvir, R. Hafiz, S. Rehman, and M. Shafique, “MPNA: A massively-parallel neural array accelerator with dataflow optimization for convolutional neural networks,” CoRR, vol. abs/1810.12910, 2018. C. Luo, Y. Wang, W. Cao, P. H. W. Leong, and L. Wang, “Rna: An accurate residual network accelerator for quantized and reconstructed deep neural networks,” in 2018 28th International Conference on Field Programmable Logic and Applications (FPL), pp. 60–603, 2018. A. Marchisio, M. A. Hanif, and M. Shafique, “Capsac: An efficient hardware accelerator for capsule networks with data reuse,” in 2019 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 964–967, 2019. A. Marchisio and M. Shafique, “Capstone: Energy-efficient design and management of the on-chip memory for capsule inference accelerators,” CoRR, vol. abs/1902.01151, 2019. A. Marchisio, V. Mrazek, M. Hanif, and M. Shafique, “Descnet: Developing efficient scratchpad memories for capsule network hardware,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020. Z. Du, R. Fasthuber, T. Chen, P. Ienne, L. Li, T. Luo, X. Feng, Y. Chen, and O. Temam, “Shidiannao: Shifting vision processing closer to the sensor,” in 2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA), pp. 92–104, June 2015. L. Cavigelli and L. La Cascia, “Origami: A 80 gops/w convolutional network accelerator,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems for Video Technology, vol. 27, pp. 2461–2475, Nov 2017. M. Peemen, A. A. Setio, B. Mesman, and H. Corporaal, “Memory-centric design for convolutional neural networks,” in 2013 IEEE 31st International Conference on Computer Design (ICCD), pp. 13–19, Oct 2013. Y. Chen, T. Krishna, J. S. Emer, and V. Sze, “Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,” IEEE Journal of Solid-State Circuits, vol. 52, pp. 127–138, Jan 2017. C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, “Optimizing fpga-based accelerator design for deep convolutional neural networks,” in Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA ’15, (New York, NY, USA), p. 161–170, Association for Computing Machinery, 2015. Z. Chen, T. Luo, S. Liu, S. Zhang, L. He, J. Wang, L. Li, T. Chen, Z. Xu, N. Sun, and O. Temam, “Dadiannao: A machine-learning supercomputer,” in 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 609–622, Dec 2014. S. Yin, P. Ouyang, S. Tang, F. Tu, X. Li, L. Liu, and S. Wei, “A 1.06t-5.09 tops/w reconfigurable hybrid-neural-network processor for deep learning applications,” in 2017 Symposium on VLSI Circuits, pp. C26–C27, 2017. J. Fowers, K. Ovtcharov, M. Papamichael, T. Massengill, M. Liu, D. Lo, S. Alkaly, M. Haselman, L. Adams, M. Ghandi, S. Heil, P. Patel, A. Sapec, G. Weisz, L. Woods, S. Lanka, S. K. Reinhardt, A. M. Caulfield, E. S. Chung, and D. Burger, “A configurable cloud-scale dnn...
H. Kwon, A. Samajdar, and T. Krishna, “Maeri: Enabling flexible dataflow mapping over dnn accelerators via reconfigurable interconnects,” in Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS ’18, (New York, NY, USA), p. 461–475, Association for Computing Machinery, 2018.

E. Qin, A. Samajdar, H. Kwon, V. Nadella, S. Srinivasan, D. Das, B. Kaul, and T. Krishna, “Sigma: A sparse and irregular gemm accelerator with flexible interconnects and task assignment,” in 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 58–70, 2020.

H. Liao, J. Tu, J. Xia, and X. Zhou, “Davinci: A scalable architecture for neural network computing,” in 2019 IEEE Hot Chips 31 Symposium (HCS), pp. 1–44, 2019.

L.-N. Pouchet, P. Zhang, P. Sadasivan, and J. Cong, “Polyhedral-based data reuse optimization for configurable computing,” in Proceedings of the ACM/IEEE International Symposium on Field Programmable Gate Arrays, FPGA ’13, (New York, NY, USA), p. 29–38, Association for Computing Machinery, 2013.

X. Yang, J. Pu, B. B. Rister, N. Bhagdikar, S. Richardson, S. Kvatinsky, J. Ragan-Kelley, A. Pedram, and M. Horowitz, “A systematic approach to blocking convolutional neural networks,” CoRR, vol. abs/1606.04209, 2016.

J. Li, G. Yan, W. Lu, S. Jiang, S. Gong, J. Wu, and X. Li, “Smartshttle: Optimizing off-chip memory accesses for deep learning accelerators,” in 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 343–348, March 2018.

L. Ke, X. He, and X. Zhang, “Nnest: Early-stage design space exploration tool for neural network inference accelerators,” in Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED ’18, (New York, NY, USA), Association for Computing Machinery, 2018.

R. V. W. Putra, M. A. Hanif, and M. Shafique, “Romaneat: Fine-grained reuse-driven data organization and off-chip memory access management for deep neural network accelerators,” CoRR, vol. abs/1902.10222, 2019.

H. Kwon, P. Chatarasi, M. Pellear, A. Parashar, V. Sarkar, and T. Krishna, “Understanding reuse, performance, and hardware cost of dnn dataflow: A data-centric approach,” in Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO ’52, (New York, NY, USA), p. 754–768, Association for Computing Machinery, 2019.

Z. Zhao, H. Kwon, S. Kuhar, W. Sheng, Z. Mao, and T. Krishna, “mrm: Enabling efficient mapping space exploration for a reconfiguration neural accelerator,” in 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISSPASS), pp. 282–292, March 2019.

A. Parashar, Y. S. Shao, A. Ying, A. Makkara, R. Venkatesan, B. Khailany, S. W. Keckler, and J. Emer, “Timeloop: A systematic approach to dnn accelerator evaluation,” in 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISSPASS), pp. 304–315, March 2019.

R. Venkatesan, Y. S. Shao, M. Wang, J. Clemens, S. Dai, M. Fojtik, B. Keller, A. Klinefelter, N. Pinckney, P. Raina, Y. Zhang, B. Zimmer, W. J. Dally, J. Emer, S. W. Keckler, and B. Khailany, “Magnet: A modular accelerator generator for neural networks,” in 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1–8, Nov 2019.

A. Colucci, A. Marchisio, B. Bussolino, V. Mrazek, M. Martina, G. Masera, and M. Shafique, “A fast design space exploration framework for the deep learning accelerators,” in IEEE International Conference on Hardware-Software Co-design and System Synthesis (CODES+ISSS), WIP, 2020.

H. Ahmad, T. Arif, M. A. Hanif, R. Hazif, and M. Shafique, “Superslash: A unified design space exploration and model compression methodology for design of deep learning accelerators with reduced off-chip memory access,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), ESWeek-Special Issue, 2020.

H. Cai, L. Zhu, and S. Han, “ProxylessNAS: Direct neural architecture search on target task and hardware,” in International Conference on Learning Representations, 2019.

M. Tan, B. Chen, R. Pang, V. Vasudevan, and Q. V. Le, “Mnasnet: Platform-aware neural architecture search for mobile,” 2019 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR), pp. 2815–2823, 2019.

S. Zeng, H. Sun, Y. Xing, X. Ning, Y. Shan, X. Chen, Y. Wang, and H. Yang, “Black box search space profiling for accelerator-aware neural architecture search,” in 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 518–523, 2020.

A. Marchisio, A. Massa, V. Mrazek, B. Bussolino, M. Martina, and M. Shafique, “Nascaps: A framework for neural architecture search to optimize the accuracy and hardware efficiency of convolutional capsule networks,” in 2020 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2020.

Q. Lu, W. Jiang, X. Xu, Y. Shi, and J. Hu, “On neural architecture search for resource-constrained hardware platforms,” ArXiv, vol. abs/1911.01005, 2019.

P. Achararit, M. A. Hanif, R. V. W. Putra, M. Shafique, and Y. Hara-Azumi, “Apnas: Accuracy-and-performance-aware neural architecture search for neural hardware accelerators,” IEEE Access, pp. 1–1, 2020.

W. Jiang, X. Zhang, E. H.-M. Sha, L. Yang, Q. Zhuge, Y. Shi, and J. Hu, “Accuracy vs. efficiency: Achieving both through fpga-implementation aware neural architecture search,” in Proceedings of the 56th Annual Design Automation Conference 2019, DAC ’19, (New York, NY, USA), Association for Computing Machinery, 2019.

Jiang, L. Yang, S. Dasgupta, J. Hu, and Y. Shi, “Standing on the shoulders of giants: Hardware and neural architecture co-search with hot start,” ArXiv, vol. abs/2007.09087, 2020.

H. Pham, M. Y. Guan, B. Zoph, Q. V. Le, and J. Dean, “Efficient neural architecture search via parameter sharing,” in ICML, 2018.

B. Zoph, D. Yuret, J. May, and K. Knight, “Transfer learning for low-resource neural machine translation,” in Proceedings of the 2016 Conference on Empirical Methods in Natural Language Processing, (Austin, Texas), pp. 1568–1575, Association for Computational Linguistics, Nov. 2016.

D. Stammouls, R. Ding, D. Wang, D. Lymberopoulos, B. Prianthaya, J. Liu, and D. Marculescu, “Single-path nas: Designing hardware-efficient convnets in less than 4 hours,” in ECML/PKDD, 2019.

W. Pu, X. Dai, P. Zhang, X. Wang, F. Sun, Y. Wu, Y. Tian, P. Vajda, Y. Jia, and K. Keutzer, “Fbnet: Hardware-aware efficient convnet design via differentiable neural architecture search,” in 2019 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR), pp. 10726–10734, 2019.

Z. Guo, X. Zhang, H. Mu, W. Heng, Z. Liu, Y. Wei, and J. Sun, “Single path one-shot neural architecture search with uniform sampling,” ArXiv, vol. abs/1904.00420, 2019.

L. Zhang, Y. Yang, J. Jiang, W. Zhu, and Y. Liu, “Fast hardware-aware neural architecture search,” 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops (CVPRW), pp. 2957–2967, 2020.

L. Li and A. Talwalkar, “Random search and reproducibility for neural architecture search,” in UAI, 2019.

M. Horowitz, “1.1 computing’s energy problem (and what we can do about it),” in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 10–14, Feb 2014.

M. Courbariaux, Y. Bengio, and J.-P. David, “Binaryconnect: Training deep neural networks with binary weights during propagations,” in NIPS, 2015.

F. Li and B. Liu, “Ternary weight networks,” CoRR, vol. abs/1605.04711, 2016.

B. Jacob, S. Kligys, B. Chen, M. Zhu, M. Tang, A. Howard, H. Adam, and D. Kalenichenko, “Quantization and training of neural networks for efficient integer-arithmetic-only inference,” in 2018 IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 2704–2713, June 2018.

Y. Vanhoucke, A. Senior, and M. Z. Mao, “Improving the speed of neural networks on cpus,” in Deep Learning and Unsupervised Feature Learning Workshop, NIPS 2011, 2011.

I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio, “Quantized neural networks: Training neural networks with low precision weights and activations,” Journal of Machine Learning Research, vol. 18, pp. 1–30, 2017.

P. Gysel, J. Pimentel, M. Motamedi, and S. Ghiasi, “Ristretto: A framework for empirical study of resource-efficient inference in
F. Khalid, M. A. Hanif, S. Rehman, and M. Shafique, “Security
M. Shafique, M. Naseer, T. Theocharides, C. Kyrkou, O. Mutlu, L. Orosa,
M. Barreno, B. Nelson, A. D. Joseph, and J. D. Tygar, “The security of
S. Yin, Z. Jiang, M. Kim, T. Gupta, M. Seok, and J. Seo, “Vesti:
S. Angizi, Z. He, D. Reis, X. S. Hu, W. Tsai, S. J. Lin, and D. Fan,
T. Yoo, H. Kim, Q. Chen, J. Li, X. Si, E. Yang, X. Sun, R. Liu, P. Chen,
W. Khwa, J. Chen, J. Li, X. Li, E. Yang, X. Sun, R. Liu, P. Chen,
X. Wei, Y. Liang, and J. Cong, “Overcoming data transfer bottlenecks in
W. Khwa, J. Chen, J. Li, X. Si, E. Yang, X. Sun, R. Liu, P. Chen,
T. Yoo, H. Kim, Q. Chen, T. T. Kim, and B. Kim, “A logic compatible
T. Yoo, H. Kim, Q. Chen, T. T. Kim, and B. Kim, “A logic compatible
W. Khwa, J. Chen, J. Li, X. Si, E. Yang, X. Sun, R. Liu, P. Chen,
T. Yoo, H. Kim, Q. Chen, T. T. Kim, and B. Kim, “A logic compatible
W. Khwa, J. Chen, J. Li, X. Si, E. Yang, X. Sun, R. Liu, P. Chen,
M. Rhu, N. Gimelshein, J. Clemons, A. Zulfiqar, and S. W. Keckler,
Y. Liu, Y. Wang, R. Yu, M. Li, V. Sharma, and Y. Wang, “Optimizing
Y. Kim, J. Lee, J. Kim, H. Jei, and H. Roh, “Efficient multi-gpu memory
Y. Kim, J. Lee, J. Kim, H. Jei, and H. Roh, “Efficient multi-gpu memory
M. Shafaki, M. Naseer, T. Theocharides, C. Kyrkou, O. Mutlu, L. Orosa,
M. Shafaki, M. Naseer, T. Theocharides, C. Kyrkou, O. Mutlu, L. Orosa,
M. Shafaki, M. Naseer, T. Theocharides, C. Kyrkou, O. Mutlu, L. Orosa,
M. Shafaki, M. Naseer, T. Theocharides, C. Kyrkou, O. Mutlu, L. Orosa,
B. Luo, Y. Liu, L. Wei, and Q. Xu, “Towards imperceptible and robust adversarial example attacks against neural networks,” in AAAI, 2018.
A. Marchisio, G. Nanfa, F. Khalid, M. A. Hanif, M. Martina, and M. Shafaki, “Capstattacks: Robust and imperceptible adversarial attacks on capsule networks,” CoRR, vol. abs/1901.09878, 2019.
A. Marchisio, G. Nanfa, F. Khalid, M. A. Hanif, M. Martina, and M. Shafaki, “Is spiking secure? a comparative study on the security vulnerabilities of spiking and deep neural networks,” 2020 International Joint Conference on Neural Networks (IJCNN), 2020.
Z. Yahya, M. Hassan, S. Younis, and M. Shafaki, “Probabilistic analysis of targeted attacks using transform-domain adversarial examples,” IEEE Access, vol. 6, pp. 33885–33889, 2020.
B. Biggio, I. Pillai, S. Rota Bulò, D. Ariu, M. Pelillo, and F. Roli, “Is data clustering in adversarial settings secure?,” in Proceedings of the 2013 ACM Workshop on Artificial Intelligence and Security, AISec ’13, (New York, NY, USA), p. 87–98, Association for Computing Machinery, 2013.
L. Muñoz-González, B. Biggio, A. Demontis, A. Paudice, V. Wongraamsae, C. E. Lupu, and F. Roli, “Towards poisoning of deep learning algorithms with back-gradient optimization,” in 10th ACM Workshop on Artificial Intelligence and Security, pp. 27–38, ACM, AMC, 2017.
A. Shafahi, W. R. Huang, M. Najibi, O. Suci, C. Studer, T. Dumitras, and T. Goldstein, “Poison frogs! targeted clean-label poisoning attacks on neural networks,” in Proceedings of the 32nd International Conference on Neural Information Processing Systems, NIPS’18, (Red Hook, NY, USA), p. 6106–6116, Curran Associates Inc., 2018.
X. Chen, C. Liu, B. Li, K. Lu, and D. Song, “Targeted backdoor attacks on deep learning systems using data poisoning,” CoRR, vol. abs/1712.05526, 2017.
V. Venceslai, A. Marchisio, I. Alouani, M. Martina, and M. Shafaki, “Neuroattack: Undermining spiking neural networks security through externally triggered bit-flips,” 2020 International Joint Conference on Neural Networks (IJCNN), 2020.
B. Biggio, I. Corona, D. Maiorca, B. Nelson, S. Nendic, P. Laskov, G. Giacinto, and F. Roli, “Evasion attacks against machine learning at test time,” ArXiv, vol. abs/1708.06131, 2013.
A. Kurakin, I. J. Goodfellow, and S. Bengio, “Adversarial examples in the physical world,” CoRR, vol. abs/1607.02533, 2016.
Y. Dong, E. Liao, T. Pang, H. Su, J. Zhu, X. Hu, and J. Li, “Boosting adversarial attacks with momentum,” 2018 IEEE/ACM Conference on Computer Vision and Pattern Recognition, pp. 9185–9193, 2018.
A. Madry, A. Makelov, L. Schmidt, D. Tsipras, and A. Vladu, “Towards deep learning models resistant to adversarial attacks,” in 6th International Conference on Learning Representations, ICLR 2018, Vancouver, BC, Canada, April 30 - May 3, 2018, Conference Track Proceedings, pp. 39–57, 2018.
F. Khalid, M. A. Hanif, S. Rehman, and M. Shafaki, “Trisec: Training data-unaware imperceptible security attacks on deep neural networks,” 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 188–193, 2018.
N. Carlini and D. A. Wagner, “Towards evaluating the robustness of neural networks,” 2017 IEEE Symposium on Security and Privacy (SP), pp. 39–57, 2016.
W. Brendel, J. Rauber, and M. Bethge, “Decision-based adversarial attacks: Reliable attacks against black-box machine learning models,” in 6th International Conference on Learning Representations, ICLR 2018,
in crossbars,” in 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), pp. 14–26, 2016.

[331] Y. Kim, H. Kim, D. Ahn, and J.-J. Kim, “Input-splitting of large neural networks for power-efficient accelerator with resistive crossbar memory array,” ISLPED ’18, (New York, NY, USA), Association for Computing Machinery, 2018.

[332] D. Bankman, L. Yang, B. Moons, M. Verhelst, and B. Murmann, “An always-on 3.8J/86% cifar-10 mixed-signal binary cnn processor with all memory on chip in 28nm cmos,” in 2018 IEEE International Solid-State Circuits Conference - (ISSCC), pp. 222–224, 2018.

[333] C. D. Schuman, T. E. Potok, R. M. Patton, J. D. Birdwell, M. E. Dean, G. S. Rose, and J. S. Plank, “A survey of neuromorphic computing and neural networks in hardware,” CoRR, vol. abs/1705.06963, 2017.

[334] Y. Chen, Y. Xie, L. Song, F. Chen, and T. Tang, “A survey of accelerator architectures for deep neural networks,” Engineering, 2020.

[335] B. L. Deng, G. Li, S. Han, L. Shi, and Y. Xie, “Model compression and hardware acceleration for neural networks: A comprehensive survey,” Proceedings of the IEEE, vol. 108, no. 4, pp. 485–532, 2020.

[336] A. A. Ratnaparkhi, E. Plili, and R. C. Joshi, “Survey of scaling platforms for deep neural networks,” in 2016 International Conference on Emerging Trends in Communication Technologies (ETCT), pp. 1–6, 2016.

[337] C. Zhang and W. Xu, “Neural networks: Efficient implementations and applications,” in 2017 IEEE 12th International Conference on ASIC (ASICON), pp. 1029–1032, 2017.

[338] M. Kotlar, D. Bojic, M. Punt, and V. Milutinovic, “A survey of deep neural networks: Deployment location and underlying hardware,” in 2018 14th Symposium on Neural Networks and Applications (NEUREL), pp. 1–6, 2018.

[339] A. Erofei, C. Druţa, and C. Daniel Căleanu, “Embedded solutions for deep neural networks implementation,” in 2018 IEEE 12th International Symposium on Applied Computational Intelligence and Informatics (SACI), pp. 000425–000430, 2018.

[340] A. Sebastian, I. Boybat, M. Dazzi, I. Giannopoulos, V. Jonnalagadda, V. Joshi, G. Karunaratne, B. Kersting, R. Khaddam-Aljameh, S. R. Nandakumar, A. Petropoulos, C. Piveteau, T. Antonakopoulos, B. Rajendran, M. L. Gallo, and E. Eleftheriou, “Computational memory-based inference and training of deep neural networks,” in 2019 Symposium on VLSI Technology, pp. T168–T169, 2019.

[341] C. Ababei and M. G. Moghaddam, “A survey of prediction and classification techniques in multicore processor systems,” IEEE Transactions on Parallel and Distributed Systems, vol. 30, no. 5, pp. 1184–1200, 2019.

[342] S. Sun, Z. Cao, H. Zhu, and J. Zhao, “A survey of optimization methods from a machine learning perspective,” IEEE Transactions on Cybernetics, pp. 1–14, 2019.

[343] M. Alam, M. D. Samad, L. Vidyaratne, A. Glandon, and K. M. Iftekharuddin, “Survey on deep neural networks in speech and vision systems,” 2019.

[344] A. Khan, A. Sohaib, U. Zahoora, and A. S. Qureshi, “A survey of the recent architectures of deep convolutional neural networks,” Artificial Intelligence Review, Apr 2020.

[345] H. Yingge, I. Ali, and K. Lee, “Deep neural networks on chip - a survey,” in 2020 IEEE International Conference on Big Data and Smart Computing (BigComp), pp. 589–592, 2020.

[346] Z. Li, W. Yang, S. Peng, and F. Liu, “A survey of convolutional neural networks: Analysis, applications, and prospects,” 2020.
MAURIZIO CAPRA received the Bachelor’s degree in Electronic Engineering, in October 2015, and the Master’s degree in Electronic Engineering, with career in Electronic Systems, in April 2018 from Politecnico di Torino, Turin, Italy. Now he is pursuing a PhD in Electronics and Communication Engineering under the supervision of Prof. Maurizio Martina at Politecnico di Torino. His research activity is focused on newly dedicated architectures for machine learning with emphasis on on-chip learning based on a vertical approach: starting from the algorithm (top) going to the physical implementation (bottom). He is an IEEE student member and part of the board of the IEEE Student Branch at Politecnico di Torino.

BEATRICE BUSSOLINO received the B.Sc. and M.Sc. degrees in Electronic Engineering, in October 2017 and October 2019 respectively, from Politecnico di Torino, Turin, Italy. She is now pursuing the Ph.D. degree in Electrical, Electronics and Communications Engineering at Politecnico di Torino under the supervision of Prof. Maurizio Martina. She is an IEEE student member. Her current research interests are in the field of Machine Learning and Deep Neural Networks (DNNs) in particular. The focus of her research activity is the development of on-chip architectures for the edge deployment of DNNs. In 2020, she received the Richard Newton Young Fellow Award and won the DAC Young Fellow Poster Presentation Award.

ALBERTO MARCHISIO (S’18) received his B.Sc. degree in Electronic Engineering from Politecnico di Torino, Turin, Italy, in October 2015. He received his M.Sc. degree in Electronic Engineering (Electronic Systems) from Politecnico di Torino, Turin, Italy, in April 2018. Currently, he is Ph.D. Student at Computer Architecture and Robust Energy-Efficient Technologies (CARE-Tech.) lab, Institute of Computer Engineering, Technische Universität Wien (TU Wien), Vienna, Austria, under the supervision of Prof. Dr. Muhammad Shafique. He is also a student IEEE member. His main research interests include hardware and software optimizations for machine learning, brain-inspired computing, VLSI architecture design, emerging computing technologies, robust design, and approximate computing for energy efficiency. He received the honorable mention at the Italian National Finals of Maths Olympic Games in 2012, and the Richard Newton Young Fellow Award in 2019.

GUIDO MASERA (SM’07) received the Dr.-Ing. (summa cum laude) and Ph.D. degrees in Electronic Engineering from Politecnico di Torino, Italy, in 1986 and 1992, respectively. He is a Professor with the Electronic Department, Politecnico di Torino, since 1992. His research interests include several aspects in the design of digital integrated circuits and systems, with a special emphasis on high-performance architectures for communications, forward error correction, image and video coding, cryptography and hardware accelerators for machine learning. He has more than 200 publications in the fields of VLSI design and communications. Dr. Masera is an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I and MDPI Electronics and a former Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II and the IET Circuits, Devices & Systems.

MAURIZIO MARTINA (S’98-M’04-SM’15) received the M.S. and Ph.D. in electrical engineering from Politecnico di Torino, Italy, in 2000 and 2004, respectively. He is currently an Associate Professor of the VLSI-Lab group, Politecnico di Torino. His research interests include VLSI design and implementation of architectures for digital signal processing, video coding, communications, artificial intelligence, machine learning and event-based processing. He edited one book and published 3 book chapters on VLSI architectures and digital circuits for video coding, wireless communications and error correcting codes. He has more than 100 scientific publications and is author of 2 patents. He is now an Associate Editor of IEEE Transactions on Circuits and Systems - I. He had been part of the organizing and technical committee of several international conferences, including BioCAS 2017, ICESS 2019, AICAS 2020. Currently, he is the counselor of the IEEE Student Branch at Politecnico di Torino and a professional member of IEEE HKN.

MUHAMMAD SHAFIQUE (M’11-SM’16) received the Ph.D. degree in computer science from the Karlsruhe Institute of Technology (KIT), Germany, in 2011. Afterwards, he established and led a highly recognized research group at KIT for several years as well as conducted impactful R&D activities in Pakistan. In Oct.2016, he joined the Institute of Computer Engineering at the Faculty of Informatics, Technische Universität Wien (TU Wien), Vienna, Austria as a Full Professor of Computer Architecture and Robust, Energy-Efficient Technologies. Since Sep.2020, he is with the Division of Engineering, New York University Abu Dhabi (NYU AD), United Arab Emirates, and is a Global Network faculty at the NYU Tandon School of Engineering, USA.

His research interests are in brain-inspired computing, AI & machine learning hardware and system-level design, energy-efficient systems, robust computing, hardware security, emerging technologies, FPGAs, MPSoCs, and embedded systems. His research has a special focus on cross-layer analysis, modeling, design, and optimization of computing and memory systems. The researched technologies and tools are deployed in application use cases from Internet-of-Things (IoT), smart Cyber-Physical Systems (CPS), and ICT for Development (ICT4D) domains.

Dr. Shafique has given several Keynotes, Invited Talks, and Tutorials, as well as organized many special sessions at premier venues. He has served as the PC Chair, General Chair, Track Chair, and PC member for several prestigious IEEE/ACM conferences. Dr. Shafique holds one U.S. patent has (co-)authored 6 Books, 10+ Book Chapters, and over 250 papers in premier journals and conferences. He received the 2015 ACM/SIGDA Outstanding New Faculty Award, AI2000 Chip Technology Most Influential Scholar Award in 2020, six gold medals, and several best paper awards and nominations at prestigious conferences.

***