Cache Hierarchy Optimization
Leonid Yavits, Amir Morad, Ran Ginosar

Department of Electrical Engineering, Technion - Israel Institute of Technology, Haifa, Israel

Abstract — Power consumption, off-chip memory bandwidth, chip area and Network on Chip (NoC) capacity are among main chip resources limiting the scalability of Chip Multiprocessors (CMP). A closed form analytical solution for optimizing the CMP cache hierarchy and optimally allocating area among hierarchy levels under such constrained resources is developed. The optimization framework is extended by incorporating the impact of data sharing on cache miss rate. An analytical model for cache access time as a function of cache size is proposed and verified using CACTI simulation.

Index Terms — Chip Multiprocessor, Cache Hierarchy, Analytical Performance Models, Resource Allocation Optimization

1 INTRODUCTION

The advancement of CMP architectures has been very significant in recent years. Despite the progress of silicon technology, chip resources including power budget, off-chip memory bandwidth, chip area and NoC capacity remain limited [10]. Partitioning of the chip real-estate among various CMP components, most importantly between cores and cache, but also inside the cache, to maximize CMP performance under these constraints remains a critical dilemma for the computer architect. In this work we focus on cache and propose the optimization of the area allocation across hierarchy levels, under constrained power, off-chip memory bandwidth, chip area and NoC bandwidth.

Area allocation among CMP components has been extensively studied. Alameledeen [1] used analytical modeling to study the trade-off between the number of cores and cache size. Huh et al. [8] studied area and performance trade-offs. Oh et al. [13] developed analytical models of various cache organizations. Cassidy and Andreou [2] introduced a closed form solution to optimally allocate constrained area between core and cache in a symmetric CMP. Krishna et al. [3] researched the effects of data sharing in multithreaded applications on optimal area allocation between cores and cache.

Those studies mainly focus on division of area resources between cores and cache. In our work, we aspire to provide the architect with an analytical framework that yields the optimal hierarchy (the optimal number of private and shared hierarchy levels) and the optimal area allocation among hierarchy levels. Since average memory access delay is an additive component of the overall CMP CPI [3] [13], our optimization results can be incorporated into a larger cores vs. cache optimization framework.

Another aspect of our work is cache access time modeling. Most existing studies assume that cache access time is known a priori and is constant, even though a very wide range of cache sizes is considered by the optimization process (for example, from 64KByte to 4MByte in [2]). In this work we propose an analytical model for varying cache access time as a function of cache size (following [2], we use the terms cache area and cache size interchangeably). This approach, in conjunction with modeling NoC delay as function of cache size, leads to a more realistic cache access time model.

In addition, we extend the optimization framework by modeling the effect of data sharing and remote data access (i.e. access to the data originated and processed in other cores) on the miss rate of the private cache.

The CACTI simulator [12] provides the architect an efficient tool for cache access time and area estimation, including bank, line and aspect ratio optimization. It does not suggest however the optimal cache hierarchy and/or area allocation among hierarchies. In order to find an acceptable (though potentially suboptimal) configuration, the architect may need many trial runs of CACTI. Our optimization framework can be incorporated into the CACTI simulator to offer an optimized cache hierarchy in addition to the optimized single-level cache organization.

The rest of this paper is organized as follows. Section 2 presents the analytical model for cache access time and its verification using CACTI simulations. Section 3 presents the optimization framework. Section 4 offers conclusions.

2 ACCESS TIME AS A FUNCTION OF CACHE SIZE

Exploring the circuit level cache model detailed in [12] and [14] while varying the Block Size, Associativity and Number of Sets, we find that the access time of the $i$th level cache can be approximated by power-law model:

$$t_i(A_i) = \tau \cdot (\frac{A_i}{\alpha})^\beta$$  \hspace{1cm} (1)

where $A_i$ is the size of the $i$th level cache and is equal to Block Size $\times$ Associativity $\times$ Number of Sets; $\tau$ and $\alpha$ are the access time and the size of a baseline cache; the $\beta$ exponent is found by fitting the power law (1) curve to the cache access time data, either received by exploring circuit level models or generated by CACTI. It is mainly affected by the technology node, as shown in Fig. 1(a).

Two models for the hit latency as a function of cache size are compared here: $D_{ch}$, based on (36) in [2], assuming constant access time $t_1 = \chi$, is presented in (2) and our

Manuscript submitted: 29-Jan-2013. Manuscript accepted: 13-May-2013. Final manuscript received: 16-May-2013
model $D_{YMCG}$, using (1), is shown in (3):

$$D_{CA} = (1 - m_i)t_1 = \left(1 - \mu \sqrt{A_i / \alpha} \right) \cdot \chi$$  \hspace{1cm} (2)

$$D_{YMCG} = (1 - m_i)t_1 = \left(1 - \mu \sqrt{A_i / \alpha} \right) \cdot \tau \cdot \left(\frac{A_i}{\alpha}\right)^\beta$$  \hspace{1cm} (3)

where $m_i$ is the miss rate of the $i^{th}$ level cache and $\mu$ is the miss rate of a baseline cache. In the constant access time model $D_{CA}$, the average memory delay is monotonically decreasing with the cache size (since miss rate decreases with cache size). In contrast, the $D_{YMCG}$ model exhibits an interim minimum point and increasing the cache size beyond that point leads to longer average memory delay.

Some previous studies lay out the framework for optimal area allocation between cores and cache. We find that the optimal design point is substantially different when cache access time is modeled as the function of cache size. This observation is reflected in Fig. 1(b), which presents the cache per core area (vs. the number of cores), optimized by the constant access time based model developed by Cassidy and Andreou (red chart), and compared to empirical CMP data (scattered black dots) [2]. Our model (based on (16) in Section 3 and shown as the blue chart) is similar to the Cassidy and Andreou model for smaller scale CMPs (up to 64 cores). For larger CMPs (80+ cores), Cassidy and Andreou model indicates that those CMPs are undercapitalized in terms of cache per core, while our model suggests that cache and core areas are balanced rather reasonably.

The cache access times based on our power law model (1) vs. cache access time simulated for 45nm by CACTI 6 [11] and for 25nm by 3D CACTI [17] are shown in Fig. 1(c) and (d). The charts demonstrate that the power-law (1) approximates CACTI simulations (and their underlying circuit level models) over a wide range of cache sizes (from 4Kbytes to 16Mbytes) to within 5%. The constant cache access time assumption of [2] is indicated as a horizontal line in Fig. 1(c).

![Image](image_url)

(a) Power law exponent $\beta$ vs. technology node; (b) Normalized Cache per Core Area vs. Number of Cores; (c) Cache access time vs. Cache size (CACTI 6); (d) Cache access time vs. Cache size (3D CACTI)

### 3 Optimizing Cache Hierarchy

In this work, we focus on three typical cache configurations: single private level, two-level (one private + one shared) and three level (two private + one shared) cache. The framework can be easily extended to any number of private, shared or hybrid levels. The access times of each private level $i = 1 \div 3$ and each shared level $j = 2 \div 3$ are:

$$t_i = \tau \cdot \left(\frac{A_i}{\alpha}\right)^\beta$$

$$t_j = d_{NoC} + \tau \cdot \left(\frac{A_i}{\alpha}\right)^\beta$$

where $n$ is the number of shared cache clients; NoC delay $d_{NoC}$ is a sum of transfer delay $d_t$, blocking delay $d_b$ and queuing (congestion) delay $d_c$. We adopt the analytical models of $d_b$ and $d_c$ proposed by [15] and [16]; $d_b$ and $d_c$ depend on a variety of parameters including the shared cache access rate $M_s$, the network capacity, the number of cores etc.. Those parameters except for $M_s$ are not part of our optimization framework. Therefore we model both $d_b$ and $d_c$ as a function of $M_s$, assuming the rest of parameters are constant. Transfer delay $d_t$ is $O(\sqrt{n})$, assuming 2-D mesh NoC [7].

The average memory delays $D_1$, $D_{12}$ and $D_{123}$ for the above three configurations can be written as follows:

$$D_1 = (1 - m_1)t_1 + m_1(d_d + d_q);$$

$$m_1 = \mu_n + (1 - \mu_n)\sqrt{A_i / \alpha}; \hspace{1cm} M_5 = M_3 = m_1$$  \hspace{1cm} (5)

$$D_{12} = (1 - m_1)t_1 + m_1(1 - m_2)t_2 + m_2d_d + d_q);$$

$$m_1 = \mu_n + (1 - \mu_n)\sqrt{A_i / \alpha}; \hspace{1cm} m_2 = \mu E_n / \sqrt{(A_2 - A_1)/(\alpha_n)}; \hspace{1cm} M_5 = m_1; M_6 = m_1m_2$$  \hspace{1cm} (6)

$$D_{123} = (1 - m_1)t_1 + m_1(1 - m_2)t_2 + m_2(1 - m_3)t_3 + m_3d_d + d_q);$$

$$m_1 = \mu_n + (1 - \mu_n)\sqrt{A_i / \alpha}; \hspace{1cm} m_2 = \mu_n + (1 - \mu_n)\sqrt{(A_2 - A_1)/\alpha}; \hspace{1cm} m_3 = \mu E_n / \sqrt{(A_3 - A_2)/(n\alpha)}; \hspace{1cm} M_5 = m_1m_2; M_6 = m_1m_2m_3.$$  \hspace{1cm} (7)

where $M_5$ is the rate of access to off-chip DRAM, $d_d$ is the DRAM access penalty, $d_q$ is the interconnect queuing delay, $E_n$ is the data sharing factor [3], and $\mu_n$ is the compulsory miss component, which reflects access to data originated in remote (rather than in local) core [9]; $\mu_n$ does not depend on the size of the local cache. DRAM interconnect queuing delay $d_q$ can be presented as a function of the rate of access to off-chip DRAM $M_d$, the off-chip memory bandwidth, the number of cores etc. [3]. Those parameters except for $M_d$ are not part of our optimization framework. Hence we model $d_d$ as a function of $M_d$, assuming the rest of the parameters are constant. Lastly, (6) and (7) assume inclusive cache and can be easily modified to support non-inclusive cache.

The objective function representing the average memory delay, yielded by the best of three possible configurations, under variety of constraint resources is obtained using KKT multipliers similarly to [4]:

$$D = \min(D_{123}, D_{12}, D_1) + \sum \lambda_j \cdot \left(g_j(A_1, A_2, A_3) - L_j\right)$$  \hspace{1cm} (8)
where \( g() \) is the constraint function, \( L \) is the resource limit and \( \lambda \) is the KKT multiplier.

It has been suggested that the power consumption of cache scales as the square root of its area [2], therefore the power constraint can be written as follows:

\[
g_1(A_1, A_2, A_3) = \sum_{j=1}^{3} \rho \sqrt{A_j / \alpha} \leq P_{\text{max}}
\]

where \( \rho \) is the power consumption of a baseline cache and \( P_{\text{max}} \) is the maximum power available to cache. Note, we do not consider the power consumption of the NoC since it is common to all three configurations.

The way to restrict the off-chip memory traffic in our optimization framework is by limiting the rate of access to off-chip DRAM \( M_0 \):

\[
g_2(A_1, A_2, A_3) = M_0(A_1, A_2, A_3) \leq M_{\text{D max}}
\]

where \( M_{\text{D max}} \) is the maximum off-chip DRAM bandwidth. The area constraint can be presented as the sum of areas of all cache levels, as follows:

\[
g_3(A_1, A_2, A_3) = \sum_{j=1}^{3} A_j \leq A_{\text{max}}
\]

where \( A_{\text{max}} \) is the maximum area available to cache. Finally, we can restrict the NoC traffic by limiting the rate of access to the shared cache \( M_S \):

\[
g_4(A_1, A_2, A_3) = M_S(A_1, A_2, A_3) \leq M_{S \text{ max}}
\]

where \( M_{S \text{ max}} \) is the maximum capacity of the NoC. The unconstrained objective function \( \min\{D_{123}, D_{121}, D_1\} \) can be presented in a differentiable form similarly to [4]:

\[
\min\{D_{123}, D_{121}, D_1\} = \min\{\min\{D_{12}, D_1\}, D_{123}\} = D_{12}(1 - H_1) H_2 + D_{123}(1 - H_2)
\]

where \( H \) is the step function:

\[
H_1 = \begin{cases} 1, & D_1 < D_{12} \\ 0, & D_1 > D_{12} \end{cases}; \quad H_2 = \begin{cases} 1, & \min\{D_{12}, D_1\} < D_{123} \\ 0, & \min\{D_{12}, D_1\} > D_{123} \end{cases}
\]

The partial derivatives of \( H_1 \) and \( H_2 \) with respect to \( A_i \) are zero except for those \( A_1, A_2 \) and \( A_3 \) where \( H_1, H_2 \) and their derivatives are not defined, that is, when any of the following equalities holds:

\[
D_1 = D_{12}; \quad D_1 = D_{123}; \quad D_1 = D_{123}
\]

However, these equality points are of no consequence for the optimization (since the decision there can go either way yielding the same delay), and therefore can be omitted. Consequently, substituting various constraint functions (or their combinations) into (8) and differentiating the constrained objective function \( D \) with respect to \( A_j \) and \( \lambda_j \), we can find the optimal hierarchy and optimal area allocation:

\[
\left[ \frac{\partial D}{\partial A_j}, \frac{\partial D}{\partial \lambda_j} \right] = 0 \quad \forall j = 1 \div 3.
\]

The system of equations (16) can be solved numerically, using assumptions similar to those used in [3], [9] and [13] to find \( \alpha, \mu, \rho, \tau, d_0, d_1, d_{\text{delay}}, d_{\text{mem}}, d_{\text{cache}}, E_n, \mu_n \) and others. We apply miss rate values obtained by [3] using PARSEC [5] and NAS [6] benchmarks. The average memory delay vs. total cache area under constrained area budget, off-chip memory bandwidth, power budget and NoC capacity are shown in Fig. 2 (a), (b), (c) and (d) respectively. The optimal area allocations per level presented as fraction of total cache area vs. area budget under the same constraints are shown in Fig. 3 (a), (b), (c) and (d) respectively. Under constrained area budget, as more area is allocated to cache, the hierarchy deepens and the average memory delay decreases to reach the optimum point (marked by rhombus shapes for each configuration in Fig. 2(a)); increasing area beyond that point leads to a longer memory delay, as discussed in Section 2. The entire area is initially allocated to \( L_1 \); when area becomes sufficient for two-level configuration, it is divided between \( L_1 \) and \( L_2 \), with \( L_1 \) fraction decreasing and \( L_2 \) growing with area; as area suffices for three-level configuration, it is divided among \( L_1, L_2 \) and \( L_3 \), with \( L_3 \) fraction growing at the expense of \( L_1 \) and \( L_2 \).

To satisfy the off-chip memory bandwidth constraint, two-level hierarchy is a minimal requirement, so that \( M_0 \) is sufficiently low; as area grows, three-level hierarchy becomes optimal at the area of \( \sim40 \) (Fig. 2(b)); a single-level cache becomes a viable although suboptimal solution at \( \sim110 \) (Fig. 2(b)). Accordingly, the \( L_1 \) area allocation is initially zero; as area grows sufficiently to enable two-level (at \( \sim20 \), Fig. 3(b)), and then three level (at \( \sim35 \), Fig. 3(b)) configurations, the allocation among levels continues similarly to the constrained area scenario.

The constrained power case resembles the constrained area scenario for area below \( \sim140 \) (Fig. 2(c)); as area grows beyond that point, the power budget becomes insufficient for the three-level cache, so two-level hierarchy reverts to be optimal (at \( \sim170 \), Fig. 2(c)); as area grows further and power budget remains limited, single level cache replaces the two-level configuration as the only viable solution (at \( \sim240 \), Fig. 2(c)). The area allocation below \( \sim140 \) is similar to the constrained area scenario; when \( L_3 \) is eliminated (at \( \sim170 \), Fig. 3(c)), its area is divided between \( L_1 \) and \( L_2 \); as area continues to grow, \( L_2 \) grows at the expense of \( L_1 \); when \( L_2 \) in turn is removed (at \( \sim240 \), Fig. 3(c)), the entire area budget is allocated to \( L_1 \).

Under the constrained NoC bandwidth, the single-level cache provides the optimal solution when area is low, although certain minimal area (\( \sim30 \), Fig. 2(d)) is required to keep \( M_0 \) in check; as area grows, the optimality point skips the two-level hierarchy to shift directly to the three level configuration (at \( \sim35 \), Fig. 2(d)); as area grows further, two-level cache becomes viable although suboptimal (at \( \sim70 \), Fig. 2(d)). Accordingly, the area budget is initially allocated to \( L_1 \) (\( \sim30 \), Fig. 3(d)), and then (at \( \sim35 \)) is divided among all levels, to further behave similarly to the constrained area or off-chip bandwidth scenarios.

4 CONCLUSIONS

This paper describes a cache hierarchy optimization framework that finds an optimal cache hierarchy and allocates hardware resources among hierarchy levels. The algorithm relies on modeling the cache access time as a
function of cache size. The proposed framework allows performance optimization under typical CMP restrictions: constrained power budget, limited off-chip memory bandwidth, constrained area and limited NoC capacity.

![Fig. 2. Average Memory Delay vs. Area under: (a) constrained area, (b) constrained off-chip B/W, (c) constrained power, (d) constrained NoC B/W.](image)

The optimization is extended by incorporating the impact of the data sharing on cache miss rate. We find that in power-constrained CMPs, area overcommitment shifts the optimal configuration from three levels back to two levels, and eventually back to a single level. In off-chip memory bandwidth-constrained CMPs, a single-level cache is not a practical solution hence a larger minimum area allocation is mandatory to support two- and three-level hierarchies. These results are in line with the findings of [10]. In NoC capacity-constrained CMPs, single-level might be preferable over two-level hierarchy; as area budget grows, the optimality point skips over two-level hierarchy directly to three-level configuration.

In real life, cache performance is affected by a combination of constrained chip resources. When cache area budget is limited, off-chip memory bandwidth is the number one constraint: the elevated miss rate of the shared cache causes the off-chip memory traffic to intensify. As a result, the average memory delay is affected by longer DRAM queuing delays. When cache area budget is substantial, power consumption becomes the primary constraint as cache turns out to be too large to power. The imbalanced area allocation between private and shared levels may increase the miss rate of the private cache and as a result cause higher congestion in the NoC and longer average memory delay.

We have provided the architect a practical analytical tool for cache hierarchy partitioning which leads to optimal memory access delay under constrained resources. This framework can be extended in a number of ways, for example it can be incorporated into the CACTI simulator to offer an optimal cache hierarchy.

**ACKNOWLEDGMENT**

We thank Prof. Uri Weiser and Yaniv Ben Itzhak for their review and remarks. This research was partially funded by the ICRI-CI and Hasso-Plattner-Institut.

**REFERENCES**

[1] A. Alameldeen, “Using compression to improve chip multiprocessor performance”, PhD thesis, University of Wisconsin, Madison, WI, 2006.

[2] A. Cassidy and A. Andreou, “Beyond Amdahl Law - An objective function that links performance gains to delay and energy”, IEEE Transactions on Computers, vol. 61, no. 8, pp. 1110-1126, Aug 2012.

[3] A. Krishna, A. Samih, and Y. Solihin. “Data sharing in multi-threaded applications and its impact on chip design”, ISPASS, 2012.

[4] A. Morad, T. Monad, L. Yavits, R. Ginosar, U. C. Weiser. “Generalized MultiAmdahl: Optimization of Heterogeneous Multi-Accelerator SoC,” IEEE Computer Architecture Letters, 2012.

[5] C. Bienia et al., “The PARSEC Benchmark Suite: Characterization and Architectural Implications”, PACT 2008.

[6] D. Bailey, et al. “The NAS Parallel Benchmarks”, Intl. Journal of Supercomputer Applications, 5(2):63-73, 1991

[7] D. Wentzlaff, et al. “Core Count vs. Cache Size for Manycore Architectures in the Cloud,” Tech. Rep. MIT-CSAIL-TR-2010-008, MIT, 2010.

[8] J. Huh et al., “Exploring the design space of future CMPs,” PACT, 2001.

[9] L. Yavits, A. Morad, R. Ginosar, “The effect of communication and synchronization on Amdahl’s law in multicore systems”, Technion IR, http://webee.technion.ac.il/publication-link/index/id/611.

[10] N. Hardavellas et al., “Toward dark silicon in servers,” Micro, IEEE 31.4 (2011): 6-15.

[11] N. Muralimanohar, R. Balasubramonian, and N. Jouppi, “Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0,” MICRO, pp. 3–14, 2007.

[12] S. Wilton and N. Jouppi, “An Enhanced Access and Cycle Time Model for On-Chip Caches”, WRL Research Report 93/5, 1994.

[13] T. Oh et al., “An Analytical Model to Study Optimal Area Breakdown between Cores and Caches in a Chip Multiprocessor,” IEEE Computer Society Annual Symposium on VLSI, 2009, pp. 181–186.

[14] T. Wada, S. Kajian, S. Przybylski, “An Analytical Access Time Model for On-Chip Cache Memories”, IEEE Journal of solid-state circuits, vol. 27, no. 8, August 1992.

[15] W. Liwei et al. “Application specific buffer allocation for wormhole routing Networks-on-Chip”, Network on Chip Architectures, 2008, 37.

[16] Y. Ben-Itzhak, I. Cidon, A. Kolodny. “Delay analysis of wormhole based heterogeneous NoC”, Fifth IEEE/ACM International Symposium on Networks on Chip, 2011.

[17] Y. Tsai, Y. Xie, V. Narayanan, and M. J. Irwin, “Three-Dimensional Cache Design Exploration Using 3DCacti”, ICCD, pp. 519-524, 2005.