Comparison of Two in Pixel Source Follower Schemes for Deep Subelectron Noise CMOS Image Sensors

ASSIM BOUKHAYMA*1,2, ANDREA KRAXNER2, ANTONINO CAIZZONE*1, MINHAO YANG1, DANIEL BOLD1, AND CHRISTIAN ENZ*1 (Life Fellow, IEEE)
1 ICLAB, Ecole Polytechnique Federale de Lausanne, 2000 Neuchâtel, Switzerland
2 Senbiosys, 2000 Neuchâtel, Switzerland
CORRESPONDING AUTHOR: A. BOUKHAYMA (e-mail: assim.boukhayma@senbiosys.com)

ABSTRACT This paper compares two in-pixel source follower stage designs for low noise CMOS image sensors embedded both on a same 5 mm by 5 mm chip fabricated in a 180 nm CIS process. The presented chip embeds two pixel variants, one based on a body-effect-canceled thin oxide PMOS and the other embeds a native thick oxide NMOS. On the other hand they share the same sense node, same amplification circuit and 11 bit single slope analog to digital converter (SS-ADC). The imager characterization demonstrates a histogram peak noise of 0.34 e−RMS with the PMOS SF pixel and 0.47 e−RMS with the NMOS SF at maximum analog gain. This performance is obtained at room temperature and 119 frame per second. Both pixel variants demonstrate a full well capacity over 5600 electrons.

INDEX TERMS CMOS, 4T, CIS, conversion gain, sub-electron noise, wide dynamic.

I. INTRODUCTION
The performance of CMOS image sensors based on pinned photo-diodes (PPD), with associated readout chains, have been continuously improving since their first development in the late decades of the last century [1] and their introduction to the CMOS process [2]. PPDs feature today quantum efficiencies (QE) close to 90%, dark currents of less than a single electron per second in a square micrometer, and fast readout capability. CMOS image sensor processes (CIS) today include back-side illumination, vertical stacking and micron-level pixel pitch. These improvements in terms of miniaturization and integration found their way to the mainstream process thanks to the strong market demand initiated by the smartphone proliferation.

Noise is, today, one of the few performance metrics on which the fundamental limit of performance is not yet reached on mainstream CIS products. Whether for consumer applications or scientific imaging, noise is crucial for low light performance. Nevertheless, sub-electron noise CIS chips are hard to find on the market.

Recently, remarkably low noise pixels, operating at room temperature, have been presented [3], [4], [5], [6], [7] reaching noise levels below a single electron. These improvements have been followed by demonstrations of photo-electron counting capability with CMOS image sensors without any photo-electron multiplication process [4], [5]. These works combine correlated multiple sampling (CMS), analog gain, and pixel conversion gain (CG) enhancement through sense node (SN) capacitance reduction [4], [6], [7], [8], [9]. This SN capacitance reduction comes either at the cost of a low full well capacity, necessity of high voltage operation, or increased design complexity and process refinement.

In this work we address the CIS read noise reduction from the angle of the in-pixel source follower (SF) stage design. We compare and discuss two deep sub-electron CIS array implementations where the full well capacity (FWC) is maintained higher than 5600 electrons and the pixel readout time is maintained under 35 μs. The proposed readout chains are based on two in-pixel source follower (SF) designs, namely, a body-effect-canceled thin oxide PMOS and a native NMOS SF. Additionally, they share the same conventional SN parasitic capacitance reduction optimization, same amplification circuit and ADC. This comparison study aims at shading the

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/
light on an important parameter in CIS readout chain design that analog readout chain designers can leverage, which is the in-pixel SF transistor type.

II. IMPORTANCE OF THE SF STAGE FOR NOISE REDUCTION

Fig. 1 shows a conventional low noise CIS readout chain embedding a 4-transistor pixel together with its readout timing diagram. The pixel embeds a PPD integrating the photo-generated electrons, a transfer gate (TG) allowing the transfer of these integrated charges to the SN and splitting the latter from the PPD well capacitance. A reset gate (RG) allows to set the SN to a high voltage before each transfer. When the row select (RS) switch is closed, the SF transistor buffers the voltage level of the SN to the column to be processed by the rest of the readout chain. Conventional CIS embed an array of pixels and column-level readout circuits performing a rolling readout scheme. All the pixels of a same line are readout in parallel. The column-level circuitry embeds, a correlated double sampling (CDS) scheme that takes a sample before and after the charge transfer from the PPD to the SN, an amplifier improving the signal-to-noise ratio (SNR) in case of low light conditions and an analog-to-digital converter (ADC).

The photo-electrons integrated in the PPD and transferred to the SN are converted to a voltage buffered by the in-pixel SF. The pixel conversion gain, CG, is the voltage difference that the SF creates at the column level for a single electron transferred to the SN. Increasing CG mitigates the impact of the noise generated at the column-level circuits which is key in low light application and also for reaching deep sub-electron noise.

The pixel SN is an area in which every fraction of a fF counts. The different elements contributing to the SN parasitic capacitance are depicted in Fig. 2 and further detailed in [10]. The in-pixel SF is far from behaving as an ideal voltage follower. In other words, CG is not simply given by the inverse of the SN capacitance. Hence, a small signal analysis taking into account both the SN and SF parasitic capacitance is necessary to express CG. Using the small signal analysis detailed in [11], [12], the CG can be formulated in the following from:

$$CG = \frac{1}{C_{SN} + C_e W + \left(1 - \frac{1}{n}\right)(C_e W + C_i/WL)}.$$

(1)

where, $C_e$ and $C_i$ are the SF extrinsic and intrinsic capacitance densities, $W$ and $L$ are the SF gate width and length, $C_{SN}$ is the total SN capacitance including the junction, overlap with reset and transfer gates as well as metal wires parasitic capacitances as illustrated by Fig. 2 and $n$ is the slope factor of the source follower transistor. In saturation, the value of $n$ ranges from 1.2 to 1.6 and slowly tends to 1 for high $V_G$ [13].

Equation (1) shows that CG depends on the SN capacitance, the SF parasitic capacitance and the SF body effect.

Using a small signal analysis of a readout chain composed of the pixel, operational trans-impedance amplifier (OTA), and an ideal CDS. The input referred 1/f noise can be expressed as [11], [12]:

$$Q_{1/f} = \frac{K_F}{C_{ox} W L} (C_{SN} + 2C_e W + C_i/WL)^2,$$

(2)

where $K_F$ is the 1/f noise process and temperature dependent parameter, $C_{ox}$ is the oxide capacitance density and $\alpha_{1/f}$ is a design dependent parameter resulting from the CDS effect on the 1/f noise [14]. This expression is valid under the assumption that the pixel SF dominates the other 1/f sources. Indeed, the column-level amplifier can be designed with much larger transistors compared to the in-pixel SF, making its contribution to the 1/f noise negligible. The amplifier gain mitigates the noise contribution of the next stages.

The input referred thermal noise can be expressed as [11], [12]:

$$Q_{in} = \frac{2kT}{A_{col} C_{col}} \left(\frac{G_{m, col}}{G_{m, SF}}(C_{SN} + 2C_e W + C_i/WL)^2 + \frac{\gamma_A}{CG^2}\right).$$

(3)

where $k$ is the Boltzmann constant, $T$ the temperature, $A_{col}$ is the column-level OTA capacitive closed loop amplifier gain, $C_{col}$ is equivalent capacitance at the SF output that can be approximated by $C_i + A_{col} fT$, $\gamma_S$, with $C_{in}$ and $C_L$ being the input and load capacitances of the OTA column level amplifier respectively, $\gamma_S$ is the SF stage thermal noise excess factor and $G_{m, SF}$ its transconductance, while $\gamma_A$ and $G_{m, A}$ are those of the OTA amplifier, respectively.

![FIGURE 1. Conventional 4T pixel schematic and corresponding readout timing diagram.](image1)

![FIGURE 2. Cross-section schematic view of a conventional 4T pixel depicting the different parasitic elements contributing to the sense node capacitance.](image2)
From (1), (2), and (3), the input-referred noise in a standard CIS readout chain can be reduced, at column-level (extra-pixel), thanks to the amplification, bandwidth control and CDS. At the pixel-level, both thermal and $1/f$ noise can be reduced by mitigating the SN parasitic capacitance $C_{SN}$ and optimizing the device choice and sizing of the in-pixel SF transistor. The latter having a direct impact on the $K_F$ noise factor and the minimum achievable gate and parasitic capacitance contribution of the SF to the SN. Hence, the SF stage transistor choice is crucial in a low noise CIS readout chain design.

### III. DEEP SUB-ELECTRON NOISE READOUT CHAIN DESIGN

In this work, we compare two pixel source follower variants paired with the same low noise readout chain. Namely, a thick oxide NMOS based SF and a thin oxide source-to-bulk connected PMOS. The thin oxide transistor allows reaching smaller gate and parasitic capacitance than the thick oxide. In addition, the source to bulk shorting allows the body effect suppression which boosts further the conversion gain.

#### A. GLOBAL ARCHITECTURE

The global architecture of the imager is shown in Fig. 3. The proposed imager features a conventional rolling shutter architecture. It embeds two arrays of 4-transistor and PPD based pixels. One array implements thick oxide NMOS native SF while the second array uses thin oxide PMOS SFs. The second stage consists in parallel column-level switched capacitor variable gain amplifiers followed by column-level parallel single slope ADCs (SSADC). The CDS necessary for low noise performance in CIS is performed at the input of the ADC thanks to a switched capacitor scheme.

#### B. PIXEL SN OPTIMIZATION

As shown by (1), the CG can be enhanced by optimizing the $C_{SN}$ term on one side, and by optimizing the SF size, slope factor and parasitic capacitance on the other side. $C_{SN}$ is the sum of the metal wiring parasitic capacitance connected to the SN, the junction capacitance of the SN and the overlapping of the SN with the transfer and reset gates. The last term dominates the $C_{SN}$ due to the large transfer gate needed for an efficient transfer and the relatively high oxide density. For instance, in the 180 nm process used in this work, the overlap capacitance per unit width is about 0.45 fF/μm. This value is even prone to be higher for advanced technology nodes. Hence, the first optimization focuses on the reduction of the overlap capacitance between the SN and the transfer and reset gates. A technique similar to low doped drains (LDD) [15] is proposed by the foundry and used to mitigate the overlap capacitance. Instead of uniformly doping the SN, the latter is doped with a gradually increasing concentration as shown in Fig. 4. The SN area overlapping with the transfer gate is doped with a concentration $n_1$ one order of magnitude lower with respect to the SN area where the metal contact is placed, $n_2$. In this way, the overlap capacitance caused by the high oxide capacitance density is mitigated. In the same way the doping concentration $n_3$ underneath the reset gate overlap with the SN area corresponds to the concentration used for LDD area in standard NMOS transistors. The lower doping $n_1$ and $n_3$ reduces the overlap capacitances of the transfer and reset gates and hence reduce the total SN capacitance $C_{SN}$. By adopting this sense node optimization proposed by the foundry, the term $C_{SN}$ is reduced to 0.6 fF based on extracted results form measurements.

#### C. NATIVE NMOS SF PIXEL

Fig. 5 shows the schematic of the SN optimized NMOS SF pixel. The SN optimization has no impact on the operation scheme of the pixel. On the other hand, the layout requires additional implants in order to implement the gradual doping. In this pixel variant, a thick oxide NMOS is used as a SF. It is optimally sized to the minimum gate width of 0.4 μm and an optimal length of 0.6 μm following the analysis detailed in [12], [16]. The device used in this pixel SF is a native transistor (slightly negative threshold) optimized by the foundry for linearity and voltage swing.
FIGURE 5. Schematic view of the pixel variant featuring a refined SN doping in conventional 4T pixel scheme with an optimally sized thick oxide NMOS SF.

FIGURE 6. Schematic view and corresponding timing diagram of the second pixel variant featuring a 4T pixel scheme with a PMOS voltage follower having its source connected to its bulk for body effect mitigation.

D. THIN OXIDE PMOS SF PIXEL

After reducing the $C_{SN}$ term, the contribution of the SF parasitic capacitance can no more be neglected (1). Thus, the second layer of improvement consists in optimizing the SF. The optimal SF sizing for a low input-referred $1/f$ and thermal noise is close to minimum sizing [16]. Due to the foundry design rules constraints, the thick oxide NMOS SF size cannot be further reduced. Hence, a way to go around this limitation is to use thin oxide transistors that are available in the same design kit. Thin oxide transistors are 1.8 V transistors featuring higher oxide density compared to the thick oxide ones used by default in pixel design. Even if these transistors feature higher oxide capacitance per unit area, they allow to go for smaller gate width and length reducing consequently the parasitic capacitance. PMOS transistors come with a separate n-well with a bulk connection. By connecting the bulk to the source, the body effect is also mitigated which brings the slope factor $n$ in (1) close to 1 leading to a higher CG. Fig. 6 shows the schematic of the pixel implementing a thin oxide PMOS SF. As for the previous suggested optimization, this pixel scheme does not have any impact on the timing diagram but rather requires an additional voltage reference connection shifting-up the SF drain to 1.5 V in order to accommodate the 1.8 V transistor to the 3.3 V environment. On the layout side, the introduction of a separate n-well for the PMOS SF comes with more challenges imposed by the design rules constraints. Indeed a minimum spacing needs to be considered between the PPD well and the PMOS N-well. On the other hand the SF gate width and length can be reduced to a value as low as 0.2 μm.

E. COLUMN-LEVEL AMPLIFICATION

The schematic of the column-level adjustable gain amplifier is shown in Fig. 7. The closed-loop gain is set by the ratio between the input and the feedback capacitors. Seven independent feedback capacitors are implemented, corresponding to gains: 1, 2, 4, 8, 16, 32 and 64. One additional gain for ultra-low light performance can also be triggered by disconnecting all the feedback capacitors and relay only on the parasitic capacitance between the OTA input and output. To ensure precise closed-loop operation, particularly at larger gains, the OTA must provide large open loop gain. At the same time, the OTA has to be extremely low-noise and also operate with a reduced power budget, for better system integration. In this regard, a single-ended cascoded OTA is used. Such a configuration intrinsically achieves very large open loop gains, thanks to the large output resistance, accompanied by a negligible noise penalty due to the cascoded common-gate transistor. Moreover, it involves half the number of noisy transistors compared to a differential one. The OTA achieves more than 90 dB, at $12 \mu A$ DC current consumption. As far as the noise is concerned, first to make the $1/f$ noise contribution of the column-level amplifier negligible compared to the one originating from the pixel, the transistors of the OTA have gate areas more than 10 times larger than the SF. Regarding the thermal noise, the common-source NMOS produces more than 4 times larger...
transconductance than the biasing PMOS, meaning that the thermal noise of the latter is negligible with respect to the former.

**F. SSADC WITH INPUT CDS**

Fig. 8 shows the schematic of the single-slope ADC. The corresponding timing diagram is shown in Fig. 9. It is similar to the topology in [17]. The comparators are based on amplifiers with auto-zero offset cancellation [18]. One potential problem of this topology is the possible gate capacitance change of M₀ when its operating region changes between weak to strong inversion. On one hand, to maximize the transconductance and hence minimize the input-referred noise with a certain bias current, M₀ needs to operate in weak inversion. On the other hand, when charge transfer occurs in pixel and Vᵢn rises, M₀ may enter strong inversion if the Vᵢn change is sufficiently large. This gate capacitance change can cause signal-dependent nonlinearity. To overcome this problem, a capacitor Cₘₙᵦₖ is added and the signal V_jump is used to ensure that M₀ is always in strong inversion in the entire range of Vᵢn during pixel charge transfer.

One other potential problem faced with this topology is the charge injection after the autozero of the first comparator. Indeed this charge injection deviates the voltage at the gate of M₀ in the opposite way with respect to the amplifier output after the charge transfer. This results in having to convert to 0 a range of low input values. The V_jump signal allows to compensate the effect of this charge injection by introducing a positive offset.

**IV. TEST AND CHARACTERIZATION**

**A. PHYSICAL IMPLEMENTATION**

The presented image sensor is fabricated in a 180 nm CIS process with 4 metal layers. The chip (Fig. 10b) measures 5 mm by 5 mm. The imager is directly wire-bonded to the test PCB on which an optical objective is directly mounted on a fixed barrel as shown in Fig. 10a. In order to perform pixel characterization, the optical objective is replaced by a light source to expose the pixels to a controlled light intensity.

**B. PHOTON TRANSFER CURVES AND CONVERSION GAIN MEASUREMENTS**

In order to measure the conversion gain, the photon transfer curve (PTC) method [20] is used. This method exploits the proportionality between the shot noise variance and the average signal. Indeed, the pixel output variance plot as a function of the mean must feature a linear trend if the read-out chain is shot noise limited. In that case, the slope of the linear trend corresponds to the conversion gain. This technique is used to prove the shot noise limited performance obtained with all the pixels presented in this work and at the same time gives the evaluation of each pixel conversion gain.

To obtain the PTC including the complete read out chain, the mean and variance are calculated out of the ADCs output from 200 measurements performed at 20 different light levels. In each measurement every single pixel of the imager is read out, allowing to characterize the spatial variations of the conversion gain across the complete area of the imager. The PTC is recorded for all gain settings. Namely, gain 1 to 64 and the gain obtained using only the parasitic capacitance.
for the amplifier feedback that is measured to be equal to 157 for PMOS array and 138 for the NMOS array. This gain will be called high gain throughout the discussion. A LED connected to a current supply, uniformly illuminating the imager, is used as light source. In Fig. 11 the PTCs of one row of the imager with Gain 2 are shown for the PMOS and NMOS pixel types respectively. A spread of the PTC curves between pixels can be seen but with all curves following the same linear trend proving the shot noise limited performance for all gain levels. To extract the conversion gain in counts per electron the slope for each PTC curve is extracted. In Fig. 12 the histograms of the extracted conversion gains for PMOS and NMOS pixel type for Gain 2 are shown. In the case of the PMOS this corresponds to 18200 pixels and in the case of the NMOS to 6500 pixels. The difference in pixel number is due to the different size of the two pixel types on the imager array. Table 1 presents a summary of the mean measured conversion gains for each pixel variant and gain configuration.

C. INPUT REFERRED NOISE HISTOGRAMS

To evaluate the input-referred read noise, the transfer gate is turned off and the output noise, including the single slope 11 bits ADC, is measured in digital counts. The noise is calculated out of 200 measurements for each gain setting (it is not possible to perform this measurement for Gain 1 as the ADC quantization noise dominates in this configuration). The noise measured at the output of the chain is then referred to the input using the conversion gains obtained earlier. Taking advantage of the fact that the CG is recorded for all pixels of the imager, two approaches to refer the noise to the input are compared. In the first approach, the output noise is divided by the averaged conversion gain value, and in the second, the output noise of each pixel is divided by the conversion gain extracted from that same pixel. This operation is applied to 18200 pixels in the case of the PMOS and to 6500 in the case of the NMOS. The two different evaluation methods are compared in Fig. 13 and Fig. 14 for PMOS and NMOS respectively. In (a) the noise measurements are referred to the averaged CG and in (b) the noise is referred to the actual conversion gain of each pixel. A difference between the two methods can be clearly seen, even

\begin{table}
\centering
\begin{tabular}{|c|c|c|c|c|}
\hline
\textbf{Gain} & \textbf{PMOS} & \textbf{NMOS} \\
\hline
1 & 12.77 & 0.21 & 14.68 & 0.18 \\
2 & 5.952 & 0.43 & 7.48 & 0.35 \\
4 & 2.304 & 0.94 & 3.912 & 0.7 \\
8 & 1.41 & 2.05 & 2.068 & 1.42 \\
16 & 0.624 & 4.25 & 0.752 & 2.84 \\
64 & 0.345 & 14.98 & 0.468 & 9.63 \\
157/138 & 0.345 & 41.72 & 0.468 & 24.54 \\
\hline
\end{tabular}
\caption{Noise and CG for the different gain settings.}
\end{table}
FIGURE 13. Histogram of input-referred temporal readout noise of the PMOS pixel type referred to the input by means of (a) the averaged conversion gain and (b) the conversion gain measured individually for each pixel. The Inset shows a zoom of peak area.

though the histogram peaks are at almost identical values, $0.327 \, e_{\text{rms}}^{\text{avg CG}}$ (average CG) and $0.345 \, e_{\text{rms}}$ for the PMOS and $0.489 \, e_{\text{rms}}^{\text{avg CG}}$ (average CG) and $0.468 \, e_{\text{rms}}$ for the NMOS, a significantly bigger spread of the noise values, which is still not dramatic, can be observed when the CG for each pixel is used to refer to the input and thus the spread of conversion gain over the imager is included to the spread of the measured noise. This approach gives a more realistic image of the noise distribution over the imager and also shows that the noise of the golden pixels is even lower. Table 1 shows the noise measured at the peak of the histograms for all gain configurations (except gain 1) referring to the input using the CG of each individual pixel.

D. LOW LIGHT IMAGES
The imager is designed and optimized for ultra low light levels but can also be used in moderate light conditions using the lowest gains. To validate this, images are taken under different light conditions with an integration time of 38 ms. Due to the very experimental set up and the instruments used to operate the imager, an image is recorded every 3 seconds. With optimization of the set up, higher frame rates up to 119 fps can be reached. In Fig. 15, on the left, images taken for 3 different light levels are shown for the PMOS pixel type, while on the right a comparison between the PMOS and NMOS pixel types is presented for similar light levels. Using gain 2 with an average of (a) 940 photo-generated electrons and (b) 581 photo-generated electrons (PMOS) and 656 photo-generated electrons (NMOS) and high gain with an average (c) and (d) of 10 photo-generated electrons (PMOS) and 13 photo-generated electrons (NMOS), (e) 0.8 photo-generated electrons and (f) 0.4 photo-generated electrons (PMOS) and 1 (NMOS) photo-generated electrons. The corresponding number of generated photoelectrons is calculated using the measured overall conversion gain of the readout chain reported in Table 1. Thanks to the very low noise and the high conversion gain of the high gain mode, the features can still be distinguished at light levels as low as an average of 0.4 photo-generated electrons. The advantage in sensitivity of the PMOS pixel type over the NMOS pixel type can be clearly seen in the first two images (Fig. 15b, Fig. 15d). This difference is not prominent anymore at very low light levels as shown in 15f.

E. SUMMARY AND DISCUSSION
The above presented characterization shows that both pixel variants of the presented imager achieve deep sub-electron noise levels (a minimum of $0.34 \, e_{\text{rms}}$ for the PMOS and $0.47 \, e_{\text{rms}}$ for the NMOS). This performance is measured directly at the digital output of the imager without any post
FIGURE 15. Images taken using the PMOS type pixels (left) and a comparison of the PMOS and NMOS pixel type (right). In (a) and (b) for gain 2 with an average of 940 photo-generated electrons (a) and an average of 581 photo-generated electrons (PMOS) and 656 photo-generated electrons for the NMOS (b). In (c)-(f) the high gain was used. In (c),(d) with an average of 10 photo-generated electrons (PMOS) and 13 photo-generated electrons (NMOS). An average of 0.8 photo-generated electrons in (e) and 0.4 (PMOS) and 1 (NMOS) photo-generated electrons in (f) were calculated.

processing or off-chip instrumentation. The presented imager performance is demonstrated with ultra low light images showing the efficiency of the high gain modes for this application. Indeed, the maximum gain of 157 allows to capture an image with an average of less than a single photo-electron per pixel. Tab. 1 summarized the noise measurements (histogram peak) for both presented sub-imagers for all available gain settings. Fig. 16 shows a plot of the input referred noise as a function of the overall conversion gain for both variants of the imager. Here, a difference between the trend of the NMOS and the PMOS pixel type can be observed. The NMOS pixel follows a linear dependence on the overall conversion gain (column-level amplification) up to gain 64. This suggests that thermal noise dominates down to 0.7 $e_{\text{RMS}}$. For the highest gain the measured noise goes out of the linear trend. This suggests that the low frequency noise originating from the NMOS SF is dominating. Indeed, as suggested by (2) and (3) the input referred thermal noise is inversely proportional to the column-level gain, whereas the $1/f$ input referred noise is independent of the gain. On the contrary, the PMOS SF based array noise decreases as $1/A_{\text{col}}$ up to the highest gain configuration. This suggests that the low frequency noise is still not dominating and that there is even more room for thermal noise reduction.

Table 2 summarizes the performance of the two image sensor variants presented in this work and compares it to recent state of the art works reporting a read noise level below 0.5 $e_{\text{RMS}}$. Both imager variants presented in this work offer the advantage of fast and simple readout requiring no external instrumentation or multiple sampling. Moreover, the full well capacity of the proposed pixels remain suitable for wide dynamic imaging. Hence, the proposed imager variants can cover a wide range of scientific imaging applications. This is not the case for most state of the art imagers presented in Table 2 where the sub 0.5 $e_{\text{RMS}}$ performance is reached at the cost of lower dynamic range and readout speed.

V. CONCLUSION

This work demonstrates deep sub-electron noise performance at room temperature, in a standard CIS process and with a full imager array at a relatively short pixel/line readout time of 35 $\mu$s and a FWC over 5600 electrons. This is achieved thanks to optimal SN doping, optimal in-pixel SF sizing and a low noise readout chain composed of a low noise column-level amplifier and a SS-ADC embedding the CDS function at its input.

This noise reduction strategy is applied to two image sensor sub-arrays, one based on thin oxide in-pixel SFs and the other on thick oxide NMOS. As expected from the analysis, the thin oxide PMOS pixel features higher conversion gain thanks to a smaller sizing resulting in smaller intrinsic and extrinsic capacitance leading to a higher CG. The PMOS based pixel features lower histogram peak input referred noise down to 0.34 $e_{\text{RMS}}$. On the other hand, the pixel FWC is reduced due to a higher conversion gain and the lower voltage swing of the PMOS SF stage. This results suggests that further noise reduction can be obtained thanks to the technology scaling with a more advanced node.

The measured input-referred noise dependence on the column-level amplification shows that the NMOS pixel
reaches a limit while the PMOS pixel noise can still be reduced by means of the column level gain. This is most probably due to a higher low frequency noise of the NMOS pixel. This suggests that higher gain can also help improving the reported results in a future work.

ACKNOWLEDGMENT
The authors would like to thank Tower Semiconductor engineers for their collaboration on this project and their support on the pixel design.

REFERENCES
[1] N. Teranishi, A. Kohono, Y. Ishihara, E. Oda, and K. Arai, “No image lag photodiode structure in the interline CCD image sensor,” in Proc. Int. Electron Devices Meeting, 1982, pp. 324–327.
[2] E. R. Fossum, “Active pixel sensors: Are CCDs dinosaurs?” in Proc. SPIE CCD’s Opt. Sens. III, vol. 1900, 1993, pp. 2–14.
[3] A. Boukhayma, A. Peizerat, and C. Enz, “A 0.4 e-rms temporal readout noise CMOS image sensor with 0.5 e- readout noise, and 76 ke- full well capacity,” in Proc. VLSI Circuits (VLSI Circuits), Jun. 2015, pp. C88–C89.
[4] T. Kumamoto, M. Nakaya, H. Honda, S. Asai, Y. Akasaka, and T. Sugiki et al., “Analysis and reduction of floating diffusion capacitance components of CMOS image sensor for photon-countable sensitivity,” in Proc. Int. Image Sensors Workshop, Jun. 2015, pp. 1–4.
[5] S. Wakashima, F. Kusuhara, R. Kuroda, and S. Sugawa, “A linear response single exposure CMOS image sensor with 0.5 e- readout noise and 76 e- full well capacity,” in Proc. VLSI Circuits (VLSI Circuits), Jun. 2015, pp. C88–C89.
[6] A. Boukhayma, A. Peizerat, and C. Enz, “Noise reduction techniques and scaling effects towards photon counting CMOS image sensors,” Sensors, vol. 16, no. 4, p. 514, Apr. 2016. [Online]. Available: http://dx.doi.org/10.3390/s16040514
[7] A. Boukhayma, A. Peizerat, and C. Enz, “Temporal readout noise analysis and reduction techniques for low-light CMOS image sensors,” IEEE Trans. Electron Devices, vol. 63, no. 1, pp. 72–78, Jan. 2016.
[8] A. Boukhayma, Ultra Low Noise CMOS Image Sensors, Cham, Switzerland: Springer, 2018.
[9] C. Enz and E. Vittoz, Charge Based MOS Transistor Modeling. The EKV Model for Low-power And RF IC Design. Hoboken, NJ, USA: Wiley: Jul. 2006.
[10] R. Capoccia, A. Boukhayma, and C. Enz, “Experimental verification of the impact of analog CMS on CIS readout noise,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 67, no. 3, pp. 774–784, Mar. 2020.
[11] S. Ogura, P. J. Tsang, W. W. Walker, D. L. Critchlow, and J. F. Shepard, “Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor,” IEEE Trans. Electron Devices, vol. 27, no. 8, pp. 1359–1367, Aug. 1980.
[12] A. Boukhayma, A. Peizerat, A. Dupret, and C. Enz, “Design optimization for low light CMOS image sensors readout chain,” in Proc. IEEE 12th Int. New Circuits Syst. Conf. (NEWCAS), Jun. 2014, pp. 241–244.
[13] T. Sugiki et al., “A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 3, no. 6, pp. 472–480, Nov. 2015.
[14] J. Ma, D. Starkey, A. Rao, K. Odame, and E. R. Fossum, “Characterization of quanta image sensor pump-gate jots with deep sub-electron read noise,” IEEE J. Electron Devices Soc., vol. 3, no. 6, pp. 514–520.
[15] J. Ma, S. Masoodian, D. A. Starkey, and E. R. Fossum, “Photon-number-resolving megapixel image sensor at room temperature without avalanche gain,” Optica, vol. 4, no. 12, pp. 1474–1481, Dec. 2017. [Online]. Available: http://www.osapublishing.org/optica/abstract.cfm?URI=optica-4-12-1474
[16] M. Seco, S. Kawai, K. Kagawa, and K. Yasuotomi, “A 0.27 e rms read noise 220–µV V/e conversion gain reset-gate-less CMOS image sensor with 0.11–µm CIS process,” IEEE Electron Device Lett., vol. 36, no. 12, pp. 1344–1347, Dec. 2015.
[17] A. Boukhayma, A. Caizzone, and C. Enz, “A CMOS image sensor pixel combining deep sub-electron noise with wide dynamic range,” IEEE Electron Device Lett., vol. 41, no. 6, pp. 880–883, Jun. 2020.
[18] K. Funaki, W. Shumichi, N. Satoh, K. Rihito, and S. Shigetoshi, “Analysis and reduction of floating diffusion capacitance components of CMOS image sensor for photon-countable sensitivity,” in Proc. Int. Image Sensors Workshop, Jun. 2015, pp. 1–4.
[19] S. Wakashima, F. Kusuhara, R. Kuroda, and S. Sugawa, “A linear response single exposure CMOS image sensor with 0.5 e- readout noise and 76 e- full well capacity,” in Proc. VLSI Circuits (VLSI Circuits), Jun. 2015, pp. C88–C89.

# Back Side Illumination

Δmeasurements performed @ 72 line readout time due to slower clock

## TABLE 2. Summary of the imager performance with comparison to state of the art.

| Reference | This work | This work | [21] | [22] | [23] |
|-----------|-----------|-----------|------|------|------|
| Circuit level noise reduction techniques | Minimum width, optimal length thin oxide source- to-buffered shot MOSFET SP and column-level gain | Minimum width, optimal length thin oxide NMOS and Column-level gain | Gm-C based read-out with sync type filter (P/IIR and IIR) and off-chip CMS | Analogon gain and digital domain CMS | Column-level gain and CMS |
| Process optimization for noise reduction | SN dopping for low overlap with transfer and reset gates | SN dopping for low overlap with transfer and reset gates | N.R. | Special potential profile for a FD distant from the TG and buried channel SP c | Special implants for distant FD from the TG and gate-less reset with bootstrapping reset technique |
| Process | 180 nm CIS | 180 nm CIS | 180 nm CIS | 45 nm BSI CIS stacked with 65 nm CMOS | 110 nm CIS |
| Active array size | 160(3)x240(V) | 80(3)x240(V) | 31(3)x31(V) | 4096(3)x4096(V) | 720(3)x720(V) |
| Pixel size [µm²] | 12x12 | 12x12 | 10x10 | 11.1x11.2 | 11.2x11.2 |
| Fill factor [%] | 7% | 7% | N.R | N.R | N.R |
| Conversion gain [V/µe] | 165 | 165 | 340 | 172 | 750 |
| Full well capacity [µe] | 5668 | 8448 | 5700 | 1500 | 4100 |
| Pixel/line readout time [ns] | 35 for 11 bits data | 35 for 11 bits data | more than 100 | N.R. | 89 for N.R. resolution |
| Read noise (peak) [e rms] | 0.34 @ room T° | 0.47 @ room T° | 0.42 @ room T° | 0.19 @ room T° | 0.44 @ room T° |
| Dark current [e-/µm²s] | 0.05 @ room T° | 0.16 @ room T° | N.R | 0.086 @ 20°C | N.R |
| ADC | on-chip column-level 11 bit SSADC | on-chip column-level 11 bit SSADC | off chip | 11 to 14 bit ADC | Folding integration and cyclic ADC |