A 2-12 GHz Low Noise Amplifier Design for Ultra Wide Band Applications

1V. Vaithianathan, 2J. Raja and 3R. Srinivasan
1Department of Electronics and Communication Engineering, SSN College of Engineering, Chennai, India
2Department of Electronics and Communication Engineering, Anna University of Technology, Tiruchirapalli, India
3Department of Information Technology, SSN College of Engineering, Chennai, India

Abstract: Problem statement: The Low Noise Amplifier (LNA) is a core block of an Ultra Wide Band (UWB) receiver since it amplifies a very weak signal received at the antenna to acceptable levels while introducing less self-generated noise and distortions. The LNA design poses a unique challenge as it requires simultaneous optimization of various performance parameters like power gain, input matching, noise figure, power consumption and linearity over the entire UWB band. Approach: In this study, a three stage LNA is proposed with a resistive current reuse network as a first stage, a cascode amplifier with shunt-series peaking and a local active feedback as a second stage and a voltage buffer as a third stage. A resistive current reuse network is used to achieve better linearity, low noise figure, better input matching with lesser power consumption. A cascode stage with shunt-series peaking and a local active feedback is used to enhance the bandwidth and reverse isolation. A voltage buffer is used as an output stage to achieve better output matching. Results: The proposed LNA is designed using 0.18 µm CMOS technology and is simulated to verify its performance. It achieves a power gain of greater than 17.3 dB, a noise figure less than 2.45 dB with an input matching less than -11.2 dB over a 3-dB bandwidth of 2-12 GHz. The achieved output matching is below -12 dB, the reverse isolation is below -68 dB with a Rollet’s stability factor is greater than 1000 to ensure better stability. This LNA also ensures better linearity with an IIP3 of 3 dBm at 7.5 GHz with low power consumption of 10.7 mW. Conclusion/Recommendations: From the simulation results it is evident that the presented LNA claims the advantages of very high gain, better input matching with low noise figure and less power consumption.

Key words: Ultra wide band, current reuse, shunt-series peaking, local active feedback, noise figure, input matching

INTRODUCTION

In recent years, the academia and industry put forth their interest in UWB technology because this technology offers a promising solution to the Radio Frequency (RF) spectrum drought by allowing new services to coexist with other radio systems with minimal or no interference (Mir-Moghtadaei et al., 2010). UWB technology is suitable for short range and high speed wireless applications which include cognitive radio, ground penetrating radars, imaging and surveillance systems, safety/health monitoring and wireless home video links. In February 2002, the Federal Communication Committee (FCC) approved the First Report and Order (R and O) for commercial use of UWB technology under strict power emission limits for various devices. The UWB signals must have an average power spectral density not more than -41 dBm/MHz in the 3.1-10.6 GHz band and a bandwidth greater than 500 MHz or fractional bandwidth larger than 20 percent at all times of transmission (Kim et al., 2010; Suresh et al., 2012). Since FCC force stringent power-emission limitations at the transmitter and due to the additional transmission path loss, the received UWB signal exhibits very low Power Spectral Density (PSD) at the receiver antenna. Being the first block in the UWB receiver the main function of the LNA is to amplify this very weak signal received at the antenna to acceptable levels while introducing less self-generated noise and distortions. The design of LNA poses a unique challenge as it requires simultaneous optimization of various performance parameters like...
input matching, noise figure, power consumption and linearity over the entire UWB band with sufficient power gain (Meaamar et al., 2010).

MATERIALS AND METHODS

Most of the recent work done on the LNA have focused on achieving an optimal trade-off between the LNA parameters through different topologies. The distributed amplifier topology provides a moderate gain over a wide bandwidth occupying less area but it consumes very large power (Pino et al., 2010). The CG amplifier topology achieves wideband input matching and better input-output isolation but it exhibits higher noise figure and lower power gain (Chang and Lin, 2011). The inductive source degeneration amplifier provides wider bandwidth, higher power gain and better noise figure. The inductive source degeneration amplifier uses filter networks as matching circuits occupying a very large area (Zhang et al., 2009). The resistive shunt feedback amplifier faces a tough task for providing high gain and low noise figure simultaneously while satisfying impedance matching and flat gain requirements (Yu et al., 2010). The Differential LNA provides high power gain and low noise figure but it suffers from larger power consumption and area (Hwang et al., 2010). The shunt-series feedback amplifier provides a wide band matching and flat gain but it suffers from large power consumption (Hsu et al., 2009).

A current re-used cascade amplifier is proposed in (Yousef et al., 2011) which offer a very high gain over a large bandwidth with a reduced noise figure but it consumes large power and suffers from poor linearity. An improved noise reduction technique comprising of an active positive feedback, input matching extender and transformer is used in (Mehrjoo and Javari, 2011). This topology exhibits very good matching characteristics and consumes low power but its performance is severely degraded at the upper UWB band and it also has poor linearity characteristics. A resistive current reuse technique with dual source degeneration and inductive peaking is proposed in (Wan and Wang, 2011) to obtain noise and input matching simultaneously. This circuit consumes large power and its linearity is very low. A highly linear LNA employing complementary push-pull technique is used in (Galal et al., 2012) but the output matching characteristics are poor and its power performance is also poor.

In this study, in order to reduce the power consumption and to improve the linearity, an UWB CMOS LNA is proposed by the resistive current reuse network as an input stage with a simple filter network for input matching. The resistive current reuse topology provides low noise figure with low power dissipation and high linearity. The output capacitance of the first stage will limit the bandwidth and it is compensated by an inductor L2. A cascode stage with a shunt-series peaking for bandwidth enhancement and a local active feedback for noise reduction and linearity improvement is used as a core amplifier. A voltage buffer is used to obtain an output matching with lesser circuit complexity. The overall gain of the amplifier is calculated after considering the loss introduced by this buffer. The operation of the proposed circuit followed by the simulation results with performance analysis and conclusions are presented in the following sections.

Proposed low noise amplifier: The circuit diagram of the proposed LNA is shown in the Fig. 1. The LNA circuit is composed of three stages namely resistive current reuse, cascode with local active feedback and a series-shunt inductive peaking and common drain.

Input stage: The small signal equivalent circuit of the input stage is shown in Fig. 2. The gain of the first stage is given Eq. 1:

\[ A_{v_1} \approx \left( g_{ms} + g_{mp} \right) R_f \left( \frac{1}{s(C_{pln} + C_{plp})} \right) \]  

(1)

The wideband input matching is achieved by the combination the filter network formed by L1 and C1, the input parasitic capacitances of M_n and M_p and the feedback resistance R_f as in Fig. 1. The values of L1 and C1 are chosen in such a way that the effects due to Miller capacitances can be adequately compensated at the higher frequencies. The resistor R_f is used to provide a negative feedback. The gain of the first stage can be increased by increasing the trans-conductance by stacking NMOS and PMOS in complementary push-pull configuration. The input impedance of the circuit is given Eq. 2 and 3:

\[ Z_{in} \approx \left( \frac{R_f}{sC_{in}} \right) \left( \frac{1}{1 + A_{v_1}} \right) \left( \frac{1}{sC_1} \right) \]  

(2)

Where:

\[ C_{in} \approx C_{f1} + C_{f2} + (1 + A_{v_1})(C_{pln} + C_{plp}) \]  

(3)
Designing an LNA with high linearity is a challenging task because of the gain reduction and interference due to other standards. In the proposed LNA, the complementary push-pull amplifier is used to improve linearity. The same DC current is used in the two transistors leading to low power consumption. The noise figure of the overall LNA is dominated by the noise figure of the first stage which is the resistive current reuse.

The noise figure of that stage is given as Eq. 4:

\[
NF \approx 1 + \frac{R_S}{R_f} \left( 1 + \frac{1}{g_m R_S} \right)^2 + \frac{\omega_0^2 (R_S + \omega_1 (C_{gsn} + C_{gsp}))^2}{g_m R_S} \gamma
\]  

(4)

where, \(R_S\) is the source resistance, \(R_f\) is the feedback resistance, \(g_m\) is the total transconductance, \(\gamma\) is a process dependent parameter, \(\omega_0\) is the resonant frequency of the LC network formed by \(L_1, C_1, C_{gsn}\) and \(C_{gsp}\) and \(\omega_1\) is the unity current gain frequency which is given as Eq. 5:

\[
\omega_1 = \frac{g_m}{C_m}
\]  

(5)

The 3-dB bandwidth of the first stage is given as in Eq. 6:

\[
BW = \frac{(1 + A_{vi})}{R_f (C_m)}
\]  

(6)
From the Eq. 4 and 6, it is evident that the noise figure and bandwidth are traded off. When \( R_F \) is chosen high, the noise figure is low but the bandwidth is also reduced. When \( R_F \) is chosen low the bandwidth is but the noise figure is also high. An optimum value of \( R_F \) is chosen to reduce the noise figure without affecting the bandwidth. In the proposed circuit, the value of \( R_F \) is chosen as 840 \( \Omega \) to achieve a low noise figure with acceptable bandwidth. Its value is chosen to be large in order to reduce the noise figure of the input stage and also to achieve a larger bandwidth.

**Cascode stage:** A cascode amplifier with the shunt-series peaking and a local active feedback is used as the core stage. Its equivalent circuit is given in Fig. 3. It compensates for the low 3-dB bandwidth of the previous stage. It further reduces the noise and non-linearity at this level with the help of a local active feedback. The cascode configuration provides good reverse isolation as it cancels the effect of Miller capacitance and it also helps in achieving a good gain. The cascode stage also incorporates a current reuse technique that involves the use of cascode transistors along with a drain load inductance \( L_5 \) and the loop capacitance \( C_3 \). A portion of the supply voltage is dropped across capacitor \( C_3 \) and it is used to bias the upper transistor and therefore it derives less power from the supply. Also at higher frequencies, a low impedance path is created through \( C_3 \) as the impedance of \( L_5 \) becomes large. So, by using this configuration we obtain flat gain with low power consumption. It is important to understand that a large loop capacitance is preferred in the design for a better signal coupling.

A local active feedback is employed through \( M_3 \), \( R_2 \) and \( C_2 \). The local active feedback can be considered to be made up of two loops viz. the open (gain) loop and the closed (feedback) loop.

The open loop is formed by the transistors \( M_1 \) and \( M_2 \) along with the current reuse branch and it provides very good amplification and output matching. The closed loop comprising of the transistors \( M_1 \) and \( M_3 \) helps in achieving very good signal coupling between the two stages and a better noise figure with improved linearity. Thus the signal distortion is minimized at the output.

The gain contributed by this cascode stage is given Eq. 7:

\[
A_{v2} = \frac{A_1 \times A_3}{A_1 \times A_4}
\]

Where:

\[
A_1 = g_{m1} \beta_{m2} \left[ \frac{1}{sC_1} \parallel \left( sL_3 + \frac{1}{sC_{ps2}} + \frac{L_g}{C_{ps2}} \right) \right]
\]

\[
A_2 = \left( sL_3 + R_3 \right) \parallel \left( sL_4 \parallel \frac{1}{s(C_{ps4} + C_{gs4})} \right)
\]

\[
A_3 = 1 + \beta g_{m1} \left[ \frac{1}{sC_3} \parallel \left( sL_3 + \frac{1}{sC_{ps2}} + \frac{L_g}{C_{ps2}} \right) \right]
\]

\[
A_4 = \left( R_2 + \frac{1}{sC_2} \right)
\]

\[
\beta = g_m \left[ \frac{1}{sC_{ps1}} \parallel \left( R_1 + \frac{1}{sC_3} \parallel \left( R_2 \parallel \frac{1}{sC_{ps1}} \right) \right) \right]
\]

The local active feedback reduces the lower cutoff frequency and increases the upper cutoff frequency thereby enhancing the bandwidth. The series and shunt peaking inductors resonate with the parasitic capacitances, thus the bandwidth is enhanced.
Output stage: The output stage is an output buffer which has low output impedance thereby enabling easy output matching. Its equivalent circuit is given in Fig. 4. The drain resistance of the transistor $M_4$ serves as the load of the UWB LNA. The load impedance is given Eq. 8:

$$Z_{out} \approx r_{o4}$$

(8)

The gain of this stage is given Eq. 9:

$$A_{v3} \approx \frac{g_{m4} r_{o4}}{1 + g_{m4} r_{o4}}$$

(9)

The total gain is calculated as Eq.10:

$$A_{vTOTAL} = A_{v2} \cdot A_{v2} \cdot A_{v3}$$

(10)

The current source used as the load is employed to reduce the nonlinear effects of the buffer.

RESULTS

The proposed LNA is designed using 0.18 µm CMOS technology and its performance is analyzed by using Cadence RF Specter simulator. The layout of the proposed circuit is drawn using Cadence Virtuoso as shown in Fig. 5. The proposed LNA occupies an area of 0.1 mm².

The post layout simulation results of the various performance parameters of the LNA are presented on the Fig. 6-12. From the results it has been observed that the LNA can provide an optimal performance in the UWB band. The proposed LNA exhibits high power gain and linearity thus making it ideal for implementation in UWB receivers.

DISCUSSION

Power gain: The LNA is required to achieve a high power gain in order to reduce the effect of noise introduced by the subsequent stages at the receiver front end. So, in our circuit by using both current reuse and shunt-series peaking techniques, the power gain of higher than 17.3 dB is achieved over the entire bandwidth of 2-12 GHz while the peak power gain of 20.352 dB is achieved at the frequency of 7.5 GHz. This is illustrated in Fig. 6.

Noise figure: It is a measure of degradation of the Signal-to-Noise Ratio (SNR), caused by components in the signal chain. The bulk contact of all the transistors in the proposed circuit is grounded in order to reduce the substrate coupling noise. The noise figure of our proposed circuit varies in the range of 2.38-2.45 dB in the entire band as shown in Fig. 7. This ensures that our proposed LNA introduced very little self-generated noise while providing very high gain.

Input matching: In general, it is difficult to achieve both noise matching and power matching simultaneously in an LNA design, since the source admittance for minimum noise is usually different from the source admittance for maximum power delivery. In our proposed LNA, a better input matching of less than-11.2 dB is achieved over 2-12GHz with the lowest value being-22 dB at 7.5 GHz by using the simple LC filter along with a local active feedback. This is illustrated in Fig. 8.
Output matching: It is also required to make sure the output matching network does not change the DC bias of the active device. Since the source follower is having very low output impedance, it is very easy to achieve the required output matching without any filter network at the output. As shown in Fig. 9, our proposed LNA achieves an output matching of less than –12 dB is throughout the band.

Reverse isolation: The input-output isolation ($S_{12}$) is very important parameter to ensure better stability. If the isolation is poor; the output matching will affect the input matching. Since the Cascode stage eliminates the Miller capacitance, it is chosen to provide better isolation. In our proposed circuit a better reverse isolation of less than -68 dB is achieved throughout the bandwidth as shown in Fig. 10.

Stability factor: The stability of an amplifier, or its resistance to oscillate, is a very important consideration in a design of an LNA and can be determined from the S parameters, the matching networks and the terminations. The Rollett’s stability factor, $K$ is calculated over the frequency band 2-12 GHz by using the Eq. 11. From the simulation results as shown in Fig. 11, it is evident that its value is greater than 1000 and hence the circuit is unconditionally stable (Ullah et al., 2012):

$$
K = \frac{1 + |S_{11}S_{22} - S_{12}S_{21}|^2 - |S_{11}|^2 - |S_{22}|^2}{2|S_{12}S_{21}|}
$$

Linearity: Linearity is the criterion that defines the upper limit of detectable RF input power and sets the dynamic range of the receiver. The linearity of an amplifier is described in terms of 1dB compression point ($P_{1dB}$) and IIP$_3$. This is known as 1 dB compression point and is defined as the level at which the gain drops by 1 dB. For the IIP$_3$, the inter modulation products will increase in amplitude by 3 dB when the input signal is raised by 1 dB. Since the UWB signal seldom suffers from gain compression in the LNA due to the low power of the received signal, only IIP$_3$ is very important. To measure the linearity of the proposed LNA, two test zones of -20 dBm separated by 2 MHz with sweeping frequency range from 2 - 12 GHz is used. From the simulation result as shown in Fig. 12, the achieved in band IIP$_3$ is 3 dBm in the frequency of 7.5 GHz.

Power consumption: As shown in Table 1, the proposed LNA consumes 10.7 mW in 1.2V power supply since it draws a total current of 8.917mA including all the biasing circuits.

Table 1: Power consumption

| Freq (Hz) | I_Probe1.i (mA) |
|-----------|-----------------|
| 0.0000 Hz | 8.917           |
Table 2 presents the simulation results summary our study and comparison of recently reported CMOS UWB LNAs. From the comparison, it is evident that our LNA achieved a very high gain, better input matching with low noise figure and less power consumption.

**CONCLUSION**

In this study, the performance of current reuse LNA with local active feedback and a filter network for providing input matching is analyzed. The UWB LNA has been simulated in a 0.18 \( \mu \)m CMOS technology.

The achieved peak power gain achieved is 20.35 dB and the noise figure is less than 2.5 dB in the bandwidth of 2-12 GHz. The input matching achieved is below -11.2 dB and the output matching is kept below -12 dB. The reverse isolation is below -68 dB throughout the entire band. This LNA consumes very low power of 10.7 mW at 1.2 V supply. The presented LNA claims the advantages of very high gain, better input matching with low noise figure and less power consumption.

Since the spiral inductors occupy more area, active inductors can replace them but the circuit should be...
designed carefully so that the linearity and noise performance of the LNA is not degraded much.

REFERENCES

Meaamar, A., C.C. Boon, K.S. Yeo and M.A. Do, 2010. A wideband low power low-noise amplifier in cmos technology, IEEE Trans Circuits Syst., 57: 773-782. DOI: 10.1109/TCSI.2009.2028592

Kim, C. and S. Nooshabadi, 2010. Design of a tunable all-digital UWB pulse generator CMOS chip for wireless endoscope. IEEE Trans. Biomed. Circ. Syst., 4: 118-124. DOI: 10.1109/TBCAS.2009.2037490

Chang, J.F. and Y.S. Lin, 2011. 0.99 MW 3-10 GHz Common-Gate CMOS UWB LNA using t-match input network and self-body-bias technique. Elect. Lett., 47: 658-659. DOI: 10.1049/el.2011.0619

Pino, J.D., R. Diaz and S.L. Khemchandani, 2010. Area reduction techniques for full integrated distributed amplifier. AEU Int. J. Elect. Commun., 64: 1055-1062. DOI: 10.1016/j.aeue.2009.12.006

Galal, A.I.A., R. Pokhare, H. Kanaya and K. Yoshida, 2012. High linearity technique for ultra-wideband low noise amplifier in 0.18 µm CMOS technology. AEU Int. J. Elect. Commun., 66: 12-17. DOI: 10.1016/j.aeue.2011.04.010

Ullah, M.H., B. Bais, N. Misran, B.B. Yam and M. Islam et al., 2012. Design of a microwave amplifier for wireless application. Am. J. Applied Sci., 9: 32-39. DOI: 10.3844/ajassp.2012.32.39

Hsu, H.M., C.J. Hsu, T.H. Lee and C.S. Wang, 2009. Noise analysis of inductive shunt-series feedback technique used in ultra-wideband low noise amplifier. Proceedings of the Microwave Conference, Dec. 7-10, IEEE Xplore Press, Singapore, pp: 1136-1139. DOI: 10.1109/APMC.2009.5384398

Hwang, Y.S., S.F. Wang and J.J. Chen, 2010. A Differential Multi Band CMOS Low Noise Amplifier with Noise Cancellation and Interference Rejection. AEU Int. J. Elect. Commun., 66: 897-903. DOI: 10.1016/j.aeue.2009.07.003

Mehrjoo, M.S. and M. Javari, 2011. A low power UWB very low noise amplifier using an improved noise reduction technique. Proceedings of the IEEE International Symposium on Circuits and Systems, May 15-18, IEEE Xplore Press, Rio de Janeiro, pp: 227-280. DOI: 10.1109/ISCAS.2011.5937555

Mir-Moghtadai, V., A. Jalili, A. Fotowat-Ahmady, A.Z. Nezhad and H. Hedayati, 2010. A new UWB pulse generator for narrowband interference avoidance. Proceedings of the 15th IEEE Mediterranean Electrotechnical Conference MELECON, Apr. 26-28, IEEE Xplore Press, Velletta, pp: 759-763. DOI: 10.1109/MELCON.2010.5475977

Suress, M.N., S.J. Thiruvengadam and V. Abhaikumar, 2012. Symbol timing estimation in multiband orthogonal frequency division multiplexing based ultrawide band system. Am. J. Applied Sci., 9: 505-509. DOI: 10.3844/ajassp.2012.505.509

Wan, Q. and C. Wang, 2011. A design of 3.1-10.6 GHz ultra-wideband CMOS low noise amplifier with current reuse technique, AEU Int. J. Elect. Commun., 65: 1006-1011. DOI: 10.1016/j.aeue.2011.03.016

Yousef, K., H. Jia, R. Pokhare, A. Allam and M. Ragab et al., 2011. A 2-16 GHz CMOS current reuse cascaded ultra-wideband low noise amplifier. Proceedings of the Communications and Photonics Conference, Apr. 24-26, IEEE Xplore Press, Riyadh, pp: 1-5. DOI: 10.1109/SIEPC.2011.5876910

Yu, Y.H., Y.S. Yang and Y.J.E. Chen, 2010. A Compact wideband CMOS low noise amplifier with gain flatness enhancement. IEEE J. Solid-State Circ., 45: 502-509. DOI: 10.1109/JSSC.2010.2040111

Zhang, H., X. Fan and E.S. Sinencio, 2009. A low-power, linearized, ultra-wideband LNA design technique. IEEE J. Solid-State Circ., 44: 320-330. DOI: 10.1109/JSSC.2008.2101033