Logic-in-Memory Inverter Based on a Silicon Nanowire Feedback Field-Effect Transistor

Eunwoo Baek  
Korea University

Jaemin Son  
Korea University

Kyoungah Cho  
Korea University

Sangsig Kim (✉ sangsig@korea.ac.kr)  
Korea University

Research Article

Keywords: Feedback field-effect transistor, logic-in-memory, mixed-mode simulation, positive feedback loop, silicon nanowire

Posted Date: January 3rd, 2022

DOI: https://doi.org/10.21203/rs.3.rs-1207454/v1

License: ☕️ This work is licensed under a Creative Commons Attribution 4.0 International License.  
Read Full License
Abstract

In this paper, we propose a logic-in-memory (LIM) inverter comprising a silicon nanowire (SiNW) n-channel feedback field-effect transistor (n-FBFET) and a SiNW p-channel metal oxide semiconductor field-effect transistor (p-MOSFET). Further, we investigated the hybrid logic and memory operations of the inverter using mixed-mode technology computer-aided design simulations. Our LIM inverter exhibited a high voltage gain of 296.8 (V/V) when transitioning from logic ‘1’ to ‘0’ and 7.9 (V/V) when transitioning from logic ‘0’ to ‘1’, while holding calculated logic at zero input voltage. The energy band diagrams of the n-FBFET structure demonstrated that the holding operation of the inverter was implemented by controlling the positive feedback loop. Moreover, the output logic can remain constant without any supply voltage, resulting in zero static power consumption.

Introduction

Although the von Neumann architecture, a revolutionary development in the semiconductor industry, has improved integration density and performance in modern computers, physical separation between the processor and memory hierarchy causes energy-hungry data transfer and long latencies. Considering the rise of data-intensive applications, such as artificial intelligence, the 5G communication standard, and Internet of Things since the fourth industrial revolution, a novel computing paradigm is essential for the massive data processing requirements.

The logic-in-memory (LIM) architecture is gaining attention owing to its space-saving structure and increased energy efficiency on integrating logic processes and data storage. Most studies on LIM utilize emerging memories, such as resistive random-access memory (ReRAM), spin-transfer torque RAM (STT-RAM), and ferroelectric field-effect transistors (FEFETs). However, they comprise non-silicon components that are expensive and require additional fabrication procedures. Moreover, owing to the high off-current, ReRAM and STT-RAM require high supply voltages and peripheral circuits to guarantee a sufficient sensing margin. Additionally, although FEFETs exhibit a relatively high ON/OFF current ratio, reducing the gate voltage based on the high voltage drop across the interface oxide is a challenge, thereby limiting the possibility of achieving high endurance. Therefore, LIM architecture comprising silicon-based devices needs to be explored further to utilize the metal-oxide-semiconductor (CMOS) technology while maintaining a simple structure and high endurance.

Therefore, in this study, we propose a CMOS-compatible LIM inverter comprising an n-channel feedback field-effect transistor (n-FBFET) made of a silicon nanowire (SiNW) and a SiNW p-channel metal-oxide-semiconductor field-effect transistor (p-MOSFET) made of a SiNW. FBFETs have demonstrated steep switching characteristics and gate-controlled memory behavior, making it a suitable choice for the LIM inverter. Also, the stable performance of FBFET was proved against the charge trap and electrical bias stress in recent research. The proposed LIM inverter provides a high voltage gain while retaining the output logic at zero input voltage. Its memory behavior under zero supply voltage is a result...
of the FBFET storing electrons and holes in the channel region. Additionally, we demonstrated the hybrid logic and memory functions of the inverter using mixed-mode technology computer-aided design (TCAD) simulation, indicating the possibility of a novel computing paradigm beyond von Neumann's computing.

Methods

All simulations were carried out using 2-D structures via a mixed-mode simulation supported by the Sentaurus TCAD simulator (Synopsys Sentaurus (0.2018.06)), which is a commercial device simulator. The physics models of n-FBFET and p-MOSFET include the Fermi-Dirac statistics, Auger recombination, bandgap narrowing, and Shockley-Read-Hall recombination with doping dependency, whereas the mobility models include doping dependence, normal mobility, and high field saturation, to analyze the electrical characteristics in the silicon region. Additionally, surface Shockley-Read-Hall recombination was applied to the interface between silicon and Al₂O₃ in n-FBFET.

Results And Discussion

Device structure and simulation

The cross-sectional views of an n-FBFET with a p⁺-n⁺-p⁺-n⁺ SiNW and a p-MOSFET with a p⁺-n⁺-p⁺ SiNW are illustrated in Figs. 1(a) and (b), respectively. The n-FBFET had dimensional parameters of a channel thickness \( T_{Si} \) of 10 nm, a channel length \( L_{CH} \) of 40 nm, and an Al₂O₃ gate oxide thickness \( T_{OX} \) of 2 nm. The channel consisted of the p⁺-doped region below the gate metal and the n⁺-doped non-gated region; each region had an identical length of 20 nm \((1/2 L_{CH})\). The doping concentrations of the source, drain, and non-gated channel regions were \(1\times10^{20}\) cm⁻³. The gated-channel region was heavily doped with a p-dopant concentration of \(7\times10^{19}\) cm⁻³. For the p-MOSFET, a channel thickness \( T_{Si} \), a channel length \( L_{CH} \), and gate oxide Al₂O₃ thickness \( T_{OX} \) were 10, 40, and 2 nm, respectively. The p-channel had a doping concentration of \(1\times10^{19}\) cm⁻³ and the doping concentrations of the source and drain regions were \(1\times10^{20}\) cm⁻³. The gate metal work functions were tuned with 5.65 eV for n-FBFET and 4.8 eV for p-MOSFET to obtain the optimal function in logic and memory operation. The simulations were performed in the 2D structure via Synopsys Sentaurus.

Fig 1(c) shows the circuit diagram of the LIM inverter that is based on a conventional CMOS inverter, comprising the n-FBFET as a replacement to n-channel MOSFET (n-MOSFET), and a p-MOSFET. A load capacitor \( C_{LOAD} \) of 1 fF was connected to the output node, assuming a parasitic capacitance existed between the line and logic gates. The circuit was biased with supply voltages \( V_{DD} \) and \( V_{SS} \) corresponding to the source voltages of p-MOSFET and n-FBFET, respectively, to calculate the output logic states, which were determined by sensing drain voltage of the n-FBFET \( V_{OUT} \). The n-FBFET in the proposed inverter performs a key function in logic operation and data storage by implementing the memory function while retaining the conventional CMOS logic scheme structure.
Characteristics of the proposed LIM inverter

Fig 2(a) and (b) show the transfer curves of the n-FBFET and p-MOSFET, respectively, under several voltage conditions. The n-FBFET gate voltage ($V_G$) ranges from -1.0 to 1.0 to -1.0 V to verify the hysteresis characteristics at $V_D = 0.5, 0.0,$ and -0.5 V (Fig. 2(a)). The latch-up phenomenon occurs during the forward sweep of $V_G$, that is, $I_{DS}$ increases steeply at $V_G = \sim 0.6$ V. The device shows an extremely low subthreshold swing (SS) of $2.3 \times 10^{-3}$ mV/dec at $V_D = 0.5$ V, which is caused by the generation of the positive feedback loop in the channel region. After the latch-up phenomenon, the device transitions to the ON state, showing a high ON/OFF current ratio of $10^{12}$. However, when $V_G$ sweeps reversely, $I_{DS}$ decreases at $V_G$ in a manner dissimilar to the latch-up phenomenon and is referred to as the latch-down phenomenon, after which the device transitions to the OFF state. The gap in $V_G$ where the latch-up/latch-down phenomena occur indicates the memory window wherein the FBFET maintains the ON and OFF states of the device before the phenomena occur again. The ON/OFF current ratio and memory window become larger on applying more bias to $V_D$. However, $V_G$ remains unaffected. Fig 2(b) shows the absolute value of $I_{DS}$ versus $V_G$ for p-MOSFET. As $V_G$ decreases, the absolute value of $I_{DS}$ approaches the saturation region at $V_G = -0.5$ V. The p-MOSFET exhibits over 60 mV/dec of SS due to the operation mechanism of thermal injection [19]; nevertheless, the high current ON/OFF ratio of $\sim 10^{15}$.

Switching and memory operations in the LIM inverter

Fig 3(a) shows the voltage transfer characteristics (VTC) of the LIM inverter with supply voltages $V_{DD}$ (0.5 V) and $V_{SS}$ (-1.3 V). The output logic ‘0’ (or ‘1’) indicated the distinct low (or high) voltage value of $V_{OUT}$ when an input voltage $V_{IN}$ of 0.5 V (-0.5 V) was applied. Unlike a conventional CMOS logic inverter, the proposed inverter exhibits hysteresis characteristics, that is, the output logic states switch at different $V_{IN}$. Therefore, the LIM inverter holds the logic data when $V_{IN} = 0.0$ V, as illustrated in Fig. 3(a). Hold ‘0’ and ‘1’ were determined by the processed logic state with $V_{IN} = 0.0$ V.

Fig 3(b) shows the inverter gains obtained from the absolute value of the differentiation of $V_{OUT}$ from $V_{IN}$. When p-MOSFET was turned on, the device transitioned from logic ‘0’ to ‘1,’ and a relatively low inverter gain of $\sim 7.9$ V/V was observed, owing to the SS of over 60 mV/dec. Alternatively, logic ‘1’ steeply transitioning to ‘0’ resulted in a high gain of $\sim 296.8$ V/V owing to the latch-up phenomenon in n-FBFET. Because of the steep transition slopes, the proposed inverter obtains a sufficient voltage margin for memory operation, thereby enabling operation in a narrow $V_{IN}$ range.

Fig 4 shows the conduction and valence bands of the n-FBFET to analyze the holding operation. The dashed lines and solid lines in red indicate the logic and hold states, respectively. When the output logic is ‘1’ ($V_{IN} = -0.5$ V), potential barriers were created in the channel region (Fig. 4(a)), and the positive feedback loop is absent in the energy band diagram. The barrier height in the conduction band decreased as $V_{IN}$ increased from -0.5 to 0.0 V. However, the potential barriers were high enough at $V_{IN} = 0.0$ V itself to block the injection of electrons into the channel region. Therefore, the energy level in the drain region remained...
constant, corresponding to hold ‘1’. Alternatively, when the output logic was ‘0’ ($V_{IN} = 0.5$ V), a positive feedback loop was seen in the conduction and valence bands (Fig. 4(b)). As $V_{IN}$ increases, the barrier height reduces and the electrons flow into the channel region and accumulate in the potential well, which caused a further decrease in the barrier height, and further induced injection of holes into the channel region. This iterative operation resulted in the collapse of the potential barrier, leading to activation of the positive feedback loop. As $V_{IN}$ decreases from 0.5 to 0.0 V, logic ‘0’ is followed by hold ‘0’. Although the barrier height in the conduction band is higher, the charge carriers accumulated in the potential wells impede the regeneration of potential barriers, thereby enabling the device to maintain the energy level of the drain region that corresponds to hold ‘0’.

Further, the repetitive time response of the LIM inverter was verified by applying positive and negative input voltages with an absolute value of 0.5 V and a pulse width of 100 ns (Fig. 5). To demonstrate the holding characteristics at $V_{IN} = 0.0$ V, $V_{IN}$ is not pulsed for 200 ns after the logic process ends. The output logic transitions from ‘1’ to ‘0’, as a $V_{IN}$ of 0.5 V is applied to input logic ‘1’. Conversely, the output logic switches to logic ‘1’, as a $V_{IN}$ of -0.5 V is applied to input logic ‘0’. This stable logic process was conducted for 100 ns. It was observed that the inverter maintained a constant logic voltage value without voltage degradation, thereby verifying the logic processes and storage ability of the proposed inverter within a voltage range of -0.5 to 0.5 V for 100 ns, under the corresponding supply voltage conditions.

**Operation of LIM inverter under zero-bias conditions**

Recently, FBFETs have demonstrated superior memory characteristics under zero-bias conditions by controlling the charge carriers accumulated in the channel region\(^1\). Thus, it was crucial to verify the memory behavior of logic circuits comprising FBFETs without supply voltages. As shown in Fig. 6, the supply voltages $V_{DD}$ and $V_{SS}$ were input to the circuit with the same pulse width as that of the input logic pulse. Hold ‘0’ and ‘1’ ($V_{IN} = V_{DD} = V_{SS} = 0.0$ V) lasted for 10 $\mu$s after the output logic is processed. When input logic ‘0’ is applied for 100 ns with a $V_{DD}$ of 0.5 V and a $V_{SS}$ of -1.3 V, the LIM inverter displays the output logic as logic ‘1’. Further, when supply voltages were removed, $V_{OUT}$ decreased slightly and was affected by the current through p-MOSFET. Nevertheless, $V_{OUT}$ remained constant for hold ‘1’ because the potential barriers in n-FBFET prevented further injection of charge carriers. When input logic ‘1’ was applied with the same supply voltages, the output logic transitioned from logic ‘1’ to ‘0’. For hold ‘0’, $V_{OUT}$ consistently retained the initial value as of output logic ‘0’ without any voltage drops. Because the charge carriers were accumulated in the n-FBFET channel region, logic ‘0’ remained consistent by maintaining the positive feedback loop, which allowed the LIM inverter to retain data in the absence of a voltage supply. Furthermore, the LIM inverter did not consume static power because $V_{DD}$ and $V_{SS}$ became 0.0 V.

Since the static power is calculated as multiple of supply voltage and current through the circuit, the LIM inverter consumed zero static power during hold ‘0’ and ‘1’ while not requiring alternate peripheral circuits.

Fig 7 shows the $V_{OUT}$ values of the time function after calculating the logic state for 100 ns to confirm the possible extent of the holding operation under $V_{DD} = V_{SS} = V_{IN} = 0.0$ V. As time was increased to 1000 s,
\( V_{\text{OUT}} \) gradually approaches zero voltage during the holding operation, which affects the continuous leakage current running through the circuit. The time values when \( V_{\text{OUT}} \) increases to 63% of its initial value, were denoted as \( t_0 \) and \( t_1 \) for logic ‘0’ and ‘1’, respectively. At 63% of the initial logic ‘1’, \( V_{\text{OUT}} \) was \(~3.2\, \text{ms}\), and \( t_1 \) was 3.2 ms (Fig. 7(a)). Alternatively, logic ‘0’ takes much longer to lose the stored logic ‘0’, and, hence, \( t_0 \) was \(~127\, \text{s}\) (Fig. 7(b)). It was worth noticing that logic ‘0’ showed a substantially long \( t_0 \) over 100 s, based on the charge carriers accumulated in the n-FBFET channel region. As a result, the proposed inverter can store over 63% of output logic voltage in 127 s (3.2 ms) for logic ‘0’ (‘1’) without consuming static power.

**Conclusion**

We demonstrated the hybrid logic and memory operation of a LIM inverter using mixed-mode TCAD simulations. The inverter exhibited voltage gains of \(~296.8\, (V/V)\) when transitioning from logic ‘1’ to ‘0’ and \(7.9\, (V/V)\) when transitioning from logic ‘0’ to ‘1’, and it processed the output logic within 100 ns. The simulated energy band diagrams of n-FBFET demonstrated the holding operations implemented with zero input voltage by controlling the positive feedback loop. Furthermore, the proposed inverter was able to retain 63% of the initial output logic of logic ‘1’ and logic ‘0’ for up to 3.2 ms and 127 s, respectively, without supply voltages. The above results verify the possibility of merging logic and memory operations using the proposed LIM inverter while consuming zero static power.

**Declarations**

**Acknowledgments**

This research was supported in part by the Ministry of Trade, Industry & Energy (MOTIE; 10067791) and the Korea Semiconductor Research Consortium (KSRC) support program for the development of future semiconductor devices. It was also supported by a National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT; 2020R1A2C3004538), the Brain Korea 21 Plus Project of 2021 through the NRF funded by the Ministry of Science, ICT & Future Planning, and the Korea University Grant.

**Author contributions statement**

E. B, J. S, K. C and S. K provided conceptualization and methodology. E. B and K. C verified and investigated. E. B and S. K analyzed the results and wrote the manuscript; S. K supervised the research. All authors edited the manuscript and have given approval to the final version of the manuscript.

**Competing interests**

The authors declare no competing interests.

**References**
1. Wong, H. S. P. & Salahuddin, S. Memory leads the way to better computing. Nat. Nanotechnol. 10, 191–194 (2015).

2. Indiveri, G. & Liu, S. C. Memory and Information Processing in Neuromorphic Systems. Proc. IEEE 103, 1379–1397 (2015).

3. Upadhyay, N. K. et al. Emerging Memory Devices for Neuromorphic Computing. Adv. Mater. Technol. 4, 1–13 (2019).

4. Santoro, G., Turvani, G. & Graziano, M. New logic-in-memory paradigms: An architectural and technological perspective. Micromachines 10, (2019).

5. Jang, B. C. et al. Memristive Logic-in-Memory Integrated Circuits for Energy-Efficient Flexible Electronics. Adv. Funct. Mater. 28, 1–10 (2018).

6. Chi, P. et al. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. Proc. - 2016 43rd Int. Symp. Comput. Archit. ISCA 2016 27–39 (2016) doi:10.1109/ISCA.2016.13.

7. Joshi, V. K. Spintronics: A contemporary review of emerging electronics devices. Eng. Sci. Technol. an Int. J. 19, 1503–1513 (2016).

8. Sbiaa, R. & Piramanayagam, S. N. Recent Developments in Spin Transfer Torque MRAM. Phys. Status Solidi - Rapid Res. Lett. 11, 1–8 (2017).

9. Lee, Y. T. et al. Ferroelectric nonvolatile nanowire memory circuit using a single ZnO nanowire and copolymer top layer. Adv. Mater. 24, 3020–3025 (2012).

10. Yin, X. et al. Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits. 27, 159–172 (2019).

11. Xue, L., Cheng, Y., Yang, J., Wang, P. & Xie, Y. ODESY: A novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY. IEEE/ACM Int. Conf. Comput. Des. Dig. Tech. Pap. ICCAD 07-10-Nove, (2016).

12. Song, Y. J. et al. Demonstration of Highly Manufacturable STT-MRAM Embedded in 28nm Logic. Tech. Dig. - Int. Electron Devices Meet. IEDM 2018-Decem, 18.2.1-18.2.4 (2019).

13. Ali, T. et al. High Endurance Ferroelectric Hafnium Oxide-Based FeFET Memory Without Retention Penalty. IEEE Trans. Electron Devices 65, 3769–3774 (2018).

14. Lee, C., Ko, E. & Shin, C. Steep Slope Silicon-On-Insulator Feedback Field-Effect Transistor: Design and Performance Analysis. IEEE Trans. Electron Devices 66, 286–291 (2019).

15. Jeon, Y., Kim, M., Lim, D. & Kim, S. Steep Subthreshold Swing n-and p-Channel Operation of Bendable Feedback Field-Effect Transistors with p+ i n+ Nanowires by Dual-Top-Gate Voltage Modulation. Nano Lett. 15, 4905–4913 (2015).

16. Lim, D., Son, J., Cho, K. & Kim, S. Quasi-Nonvolatile Silicon Memory Device. Adv. Mater. Technol. 5, 1–8 (2020).

17. Yang, Y., Park, Y.-S., Son, J., Cho, K. & Kim, S. Simulation studies on electrical characteristics of silicon nanowire feedback field-effect transistors with interface trap charges. Sci. Rep. 11, 1–8 (2021).
18. Son, J., Cho, K. & Kim, S. Electrical Stability of p-Channel Feedback Field-Effect Transistors under Bias Stresses. IEEE Access 9, 119402–119405 (2021).
19. Ratnesh, R. K. et al. Advancement and challenges in MOSFET scaling. Mater. Sci. Semicond. Process. 134, 106002 (2021).
20. Sentaurus Device User Guide, Synopsys, Mountain View, CA, USA, 2018.

**Figures**

**Figure 1**
Cross section of a (a) SiNW n-FBFET and (b) a SiNW p-MOSFET. (c) Logic-in-memory (LIM) inverter comprising n-FBFET and p-MOSFET with load capacitor ($C_{LOAD}$). Supply voltages $V_{DD}$ and $V_{SS}$ connected to the p-MOSFET and n-FBFET sources, respectively.

**Figure 2**
Simulated $I_D$ – $V_G$ transfer characteristics of an (a) SiNW n-FBFET with the drain voltages ($V_D$) of 0.5, 0.0, and -0.5 V under a source voltage ($V_S$) of -1.3 V and (b) a SiNW p-MOSFET with the $V_D$ of 0.5 and 0.0 V under a $V_S$ of 0.5 V.
Figure 3

(a) Voltage transfer characteristics (VTCs) and (b) inverter gains of the LIM inverter under bias condition of $V_{DD} = 0.5$ V and $V_{SS} = -1.3$ V.

Figure 4
(a) Energy band diagrams of n-FBFET in the (a) output logic ‘1’ and hold ‘1’ and (b) output logic ‘0’ and hold ‘0’.

Figure 5

Timing diagrams of input and output voltages ($V_{\text{IN}}$ and $V_{\text{OUT}}$) with supply voltages $V_{\text{DD}} = 0.5$ V and $V_{\text{SS}} = -1.3$ V. $V_{\text{IN}}$ is applied with a logic pulse width of 100 ns.
Figure 6

Holding characteristic with zero supply voltage. Timing diagrams of applied voltage ($V_{\text{DD}}$, $V_{\text{SS}}$ and $V_{\text{IN}}$) with a logic pulse width of 100 ns and the corresponding output voltage ($V_{\text{OUT}}$). The holding operation lasted for 10 μs.
Figure 7

$V_{OUT}$ versus time functions for holding the (a) output logic ‘1’ and (b) output logic ‘0’ under $V_{IN} = V_{DD} = V_{SS} = 0.0 \text{ V}$. $t0$ and $t1$ indicate the time when $V_{OUT}$ reaches 63% of initial voltage of output logic ‘0’ and ‘1’ during holding operation.