Multi Frequency Approach to Analog Fault Diagnosis using Pole Sensitivity Analysis

S.P. Venu Madhava Rao\textsuperscript{1} O. Manasa\textsuperscript{2}
\textsuperscript{1}Professor and Head, Department of ECE, SNIST, Hyderabad
spvenu@yahoo.com
\textsuperscript{2}Student, M.Tech (VLSI and ES), SNIST, Hyderabad
kytee.manasa@gmail.com

\textbf{ABSTRACT:} In this paper an efficient algorithm using multi-frequency approach has been applied to fault diagnosis of analog electronic circuits using Pole Sensitivity analysis. Here after the application of the multi frequency approach to the pole sensitivity analysis the results show that the fault diagnosis of the circuit has increased. This has been proved by using a Band Pass Filter.

\textbf{Keywords:} Pole Sensitivity, Zero Sensitivity, Multi frequency, Fault Diagnosis, Ambiguity table.

\section{INTRODUCTION}

\end{document}
The increasing complexity of the System—on-chip (SOC) makes it very important for the accuracy and consistency in timing analysis and clock distribution. The importance of the analog circuits is increasing, the main reason is that the digital systems need analog circuits to interface to the real world which is analog in nature. Analog circuits have in fact expanded with the digital circuits into new applications. Analog circuits occupy only a small fraction of the total area of an integrated circuit. But the performance of analog circuits is very critical in the performance of the system. Analog integrated circuit fault diagnosis is thus very important.

Analog Fault Diagnosis has been of immense research interest for the past three decades and continues to sustain the same zeal even today. The main challenges today in analog fault diagnosis are to design universally accepted fault models, cost effective, faster and accurate diagnosis of faults. Importantly all this is desired even in the presence of inherent characteristics of analog circuits like tolerances, non-linearity and in- accessible test nodes etc.

S.P. Venu Madhava Rao, N.S.C. Babu and K.Lal Kishore [1] have proposed a novel node-frequency approach in analog fault diagnosis which resulted in more faults being diagnosed. In [2] a circuit has been designed and developed using reconfigurable architecture to diagnose faults in analog circuits. N.S.C. Babu, S.P. Venu Madhava Rao and others in [3] proposed an efficient algorithm that improves the existing multi-frequency approach in diagnosing more faults at a faster rate.

T.N. Trick and Y.Li proposed a new first order sensitivity fault isolation algorithm [4]. The independence of the sensitivity vectors indicates that the test points are capable of identifying faults. The degree of the testability of the circuit under test is determined by the rank of the sensitivity matrix of the columns.

L.Rapisarda and R. DeCarlo [5] used component connection mode in the development of multi frequency problem. This method made the solution process simple, as the equations now have a fixed polynomial order which is generally quadratic. The developed method also includes a test for diagnosability. John W. Bandler and others [6] made an exhaustive and comprehensive review of the fault location techniques in analog electronic circuits. The four main approaches discussed in this paper are fault dictionary approach, parameter identification approach, the fault verification approach and the approximation approach. A method is used which expands the harmonic balance technique from non-linear simulation to non-linear ad joint sensitivity analysis [7]. The hierarchical approach is used to compute sensitivity analysis and calculates responses in any sub circuit in the hierarchy. Another multi frequency approach deals with the optimum selection of test points and frequencies [8]. The method presented is based on the large change sensitivity analysis and the deviation of the element values is taken from zero to infinity. Symbolic analysis is used in the calculation of the column rank of the sensitivity matrix [9]. Baoru et. al in [10] proposed a tolerance analog circuit hard and soft fault diagnosis method based on adaptive learning rate and additional momentum algorithm BP neural network.

2. POLE ZERO ANALYSIS

The Numerator and Denominator polynomials of the Transfer function are written as given in equation (1).

\[ H(s) = \frac{N(s)}{D(s)} = \frac{K_m}{(s-z_1)(s-z_2)\ldots(s-z_m)} \]  

Where \( K_m = a_0/b_0 \), \( s \) is the complex frequency and is equal to \( \sigma + j\omega \). The roots \( Z_i \) of the numerator polynomial \( N(s) \) \((N(s) = 0) \) are called Zeros of the transfer function and the roots of the denominator polynomial \( D(s) \) \((D(s) = 0) \) are called Poles of the Transfer function, \( m \) and \( n \) are the numbers of the Zeros and Poles respectively. The coefficients of the numerator and denominator polynomials are real, therefore the Poles and Zeros must be either real or appear in complex conjugate pairs. The Poles of the network depend only on the network structure and are independent of the input excitation. Whereas the Zeros of the network depend on the place to which the source is applied and also depend on the point where the output is measured.

The Poles and Zeros of the linear circuit together with the real constant \( K_m \) or \( K_0 \) completely determine the transfer function as a function of the complex frequency \( s \). The transfer function is normally represented by the Pole and Zero diagram of the complex frequency \( s \), whose axis represents the real and imaginary parts of the complex variable \( s \).

3. POLE SENSITIVITY ANALYSIS

In [11] a method based on sensitivity investigation of the test characteristics in the frequency domain has been presented. The effect of parameter changes on performance specifications caused by the deviation of the manufacturing process can be determined by using the sensitivity analysis in [12].

To test analog circuits lot of information has to be provided to test engineers. For fault diagnosis of analog circuits, information like number of testable and non-testable components, ambiguity groups etc. are needed. The sensitivity analysis based on a first order approximation provides the variation of a circuit’s response w.r.t parameter variations.

There are two forms of sensitivity- normalized differential sensitivity and normalized incremental sensitivity. The normalized differential sensitivity is given by the equation (2) and the incremental differential sensitivity is calculated using (3).

\[ S_{h_i}^{T_j} = \frac{h_i \partial T_j}{T_j \partial h_i} \]
In this paper Pole-Zero analysis as proposed in [11] has been used in the fault diagnosis of analog circuits which enables the time and frequency responses to be calculated easily. The calculation of Pole-Zero sensitivity analysis has wide range of applications:

- Provides fundamental information about the system stability
- Allows the designers to follow the direction and magnitude changes caused by the changes in element values
- Helps in extracting the behavioral model of the analog circuits
- Helps in calculation of transient and AC sensitivities

In this paper Pole-Sensitivity has been used in association with the Multi-Frequency approach to diagnose faults along with other known methods. This has increased the number of faults that are diagnosed successfully.

### 4. ALGORITHM 1

**Step 1:** The circuit is modeled using the transfer function in S-Domain.

**Step 2:** The Poles and Zeros of the circuit are determined form the transfer function calculated in Step 1.

**Step 3:** Using Adjoint method the Pole sensitivity with respect to the circuit elements is calculated.

**Step 4:** Ambiguity groups are formed from the pole sensitivities.

**Step 5:** If the ambiguity group from step 4, consists of more than one fault signature in a group, Multi frequency approach is used to isolate faults.

**Example 1: Band Pass Filter**

The Figure 1 shows a simple BP filter, which has been taken for analysis.

![Figure 1: Band Pass Filter](image)

In this filter $R_1=10\,\text{K}\Omega$, $R_2=20\,\text{K}\Omega$, $C_1$ and $C_2=11.2\,\text{nF}$. The transfer function of this circuit is given by:

$$H(s) = \frac{-R_2C_2s}{s^2R_1C_1R_2C_2+s(R_1C_1+R_2C_2)+1} \quad \ldots \quad (4)$$

The sensitivity of the poles under nominal case (without faults) is calculated using equation (2) and (3) and the results are tabulated in Table 1.

| Component | $S_{h1}^{P1}$ | $S_{h1}^{P2}$ |
|-----------|---------------|---------------|
| $R_1$     | -1.000        | 0             |
| $R_2$     | 0             | -0.9612       |
| $C_1$     | -1.000        | 0             |
| $C_2$     | 0             | -0.9612       |

Now the BP filter has been induced with eight different faults. The Table 2 gives the different types of faults that are assumed to be present in the circuit.
Table 2: Fault Types

| S.No | Type of Fault | Name |
|------|---------------|------|
| 1    | R₁+10%        | F₁  |
| 2    | R₁-10%        | F₂  |
| 3    | R₂+10%        | F₃  |
| 4    | R₂-10%        | F₄  |
| 5    | C₁+10%        | F₅  |
| 6    | C₁-10%        | F₆  |
| 7    | C₂+10%        | F₇  |
| 8    | C₂-10%        | F₈  |

The sensitivity of Poles is calculated for the circuit under fault condition and the results are shown in Table 3.

Table 3: Sensitivity of Poles – Faulty Case

| Faults | $s^1_F$ | $s^2_F$ |
|--------|---------|---------|
| F₁     | -0.9091 | 0       |
| F₂     | -1.1111 | 0       |
| F₃     | 0       | -0.8739 |
| F₄     | 0       | -1.0680 |
| F₅     | -0.9091 | 0       |
| F₆     | -1.1111 | 0       |
| F₇     | 0       | -0.8739 |
| F₈     | 0       | -1.0680 |

As seen from this Table 3, the Faults are not isolated by this method. Also it has been found that the fault pairs F₁F₅, F₂F₆, F₃F₇ and F₄F₈ have the same fault signatures. These fault pairs form the ambiguity table shown in Table 4.

Table 4: Ambiguity Table

| Faults | Gr 1 | Gr 2 | Gr 3 | Gr 4 |
|--------|------|------|------|------|
| F₁F₂   | F₂F₃| F₃F₇| F₇F₄| F₄F₈|

As seen from the Table 3, the Faults are not isolated by this method. Also it has been found that the fault pairs F₁F₅, F₂F₆, F₃F₇ and F₄F₈ have the same fault signatures. These fault pairs form the ambiguity table shown in Table 4.

Table 5: Gain vs Frequency

| S.No | Fault | Frequencies |
|------|-------|-------------|
|      |       | $f_1$       | $f_2$       | $f_3$       |
| 1    | F₁    | 678.58      | 762.73      | 587.1       |
| 2    | F₅    | 715.73      | 807.38      | 587.14      |
| 3    | F₂    | 704.08      | 798.89      | 621.27      |
| 4    | F₆    | 660.63      | 748.26      | 568.03      |
| 5    | F₇    | 695.3       | 777.7       | 591.52      |
| 6    | F₈    | 695.3       | 784.38      | 591.52      |
| 7    | F₄    | 671.17      | 823.97      | 608.59      |
| 8    | F₈    | 671.16      | 755.01      | 608.59      |
As seen the frequency $f_1$ could not isolate the faults $F_3$, $F_7$, $F_4$ and $F_8$ and the frequency $f_2$ could not isolate faults $F_1$, $F_5$, $F_3$, $F_7$, $F_4$ and $F_8$. The frequency $f_2$ has been able to isolate all the eight faults. Therefore the frequency $f_2 = 1.2$ KHz is the test frequency and has thus been able to isolate all the faults.

5. RESULTS AND CONCLUSIONS:
In this paper Pole Sensitivity analysis in association with Multi Frequency approach has been proposed. The algorithm proposed has been able to successfully isolate maximum number of faults. The algorithm has been applied on a Band Pass Filter and has been able to achieve 100% fault diagnosis.

REFERENCES:

[1] S.P. Venu Madhava Rao, N.Sarat Chandra Babu and K.Lal Kishore, “Fault diagnosis algorithm for analog electronic circuits based on Node-Frequency Approach”, International Journal of Computer Science and Information Security, Vol. 8, No. 4, July 2010, pp. 291-298.

[2] S.P. Venu Madhava Rao, N.Sarat Chandra Babu and K.Lal Kishore, “Analog test zig for electronic circuit testing using FPGA's”, Instrumentation Society of India, Vol.40, No.2, June 2010, pp. 122-123.

[3] N.Sarat Chandra Babu, V.C.Prasad, S.P. Venu Madhava Rao and K.Lal Kishore, “Multi Frequency approach to fault dictionary of linear analog fault diagnosis”, Journal of Circuits, Systems and Computers, Vol.17, No. 5, October 2008, pp. 905-928.

[4] T.N. Trick and Y.Li, “A sensitivity based algorithm for fault isolation in analog circuits”, Proceedings of International Symposium on Circuits and Systems, Vol.3, 1983, pp. 1098-1101.

[5] L.Rapisarda and R. DeCarlo, “Analog Multi frequency fault diagnosis”, IEEE Transactions on Circuits and Systems, Vol. CAS-30, April 1983, pp. 223-234.

[6] John W Bandler and Aly E. Salama, “Fault Diagnosis of Analog circuits”, Proceedings IEEE, Vol. 73, No. 8, August 1985, pp. 1279-1325.

[7] John W. Bandler and Radslaw Biernacki, “A unified theory for frequency-domain simulation and sensitivity analysis of linear and nonlinear circuits”, IEEE Transactions on Microwave Theory and Techniques, vol. 36, No. 12, December 1988.

[8] Tao Wei, Mike W.T. Wong, and Y.S. Lee, “Efficient multi frequency analysis of fault diagnosis in analog circuits based on large change sensitivity computation”, IEEE, 1996, pp. 232-237.

[9] Tao Pi and C-J. Richard Shi, “Analog Testability analysis by Determinant Decision Diagrams based Symbolic Analysis”, IEEE, pp.541-546.

[10] Baoru Han, Jingbing Li, Hengyu Wu, “Diagnosis method for Analog circuit Hard Fault and Soft fault”, TELKOMNIKA, Vol. 11, No.9, 2013.

[11] Hasan Albustani, “Modelling Methods for Testability Analysis of Analog Integrated Circuits Based on Pole-Zero, AnalysisFakultät für IngenieurwissenschaftenIngenieurwissenschaften - Campus Duisburg » Abteilung Elektrotechnik und Informationstechnik.

[12] Elissaveta Dimitrova Gadjeva, Dimitar Yordanov Shikalanov and Anton Georgiev Atanasov, “Automated Observability Investigation of Analog Electronic Circuits using SPICE”, Annual Journal of Electronics, 2011.

Author's Biography

S.P. Venu Madhava Rao: He did his PhD from the prestigious JNTU, Hyderabad in the area of Analog VLSI Fault Diagnosis. His research areas include Nano Electronics, VLSI Analog Fault diagnosis, Machine learning etc. At present he is working as Professor and Head, Department of ECE in Sreenidhi Institute of Science and Technology, Hyderabad.

O.Manasa: She is pursuing her PG in VLSI & ES and her research areas include VLSI Analog Fault Diagnosis.