A Cascaded NPC/H- Bridge Inverter with Superior Harmonic Content and Improved DC Link Voltage Control for Grid Interface Application

Tom Wanjekeche

Department of Electrical Engineering, University of Namibia, Ongwediva, Namibia

Email address: wanjekeche@yahoo.com

To cite this article:
Tom Wanjekeche. A Cascaded NPC/H- Bridge Inverter with Superior Harmonic Content and Improved DC Link Voltage Control for Grid Interface Application. American Journal of Management Science and Engineering. Vol. 2, No. 5, 2017, pp. 89-105. doi: 10.11648/j.ajmse.20170205.13

Received: May 2, 2017; Accepted: May 13, 2017; Published: October 23, 2017

Abstract: Modeling of Cascaded Multilevel converter has put more emphasize on conventional cascaded H- bridge inverter. First a new phase shifted SPWM control algorithm for cascaded NPC/H-bridge inverter is proposed. Its Superior harmonic suppression is verified by comparing its harmonic spectrum with that of the conventional multicarrier approach. For DC- bus capacitor voltage control, a new, balance circuit is proposed. Because of its modularity, it is simple and can be easily incorporated in cascaded inverter model with any number of levels. Feedback controller design is presented with main focus on grid voltage regulation and overall system capacitor voltage balance. The validity of grid interface model and its control strategies is substantially confirmed by the extensive simulation results.

Keywords: Harmonic Content, Cascaded NPC/H-Bridge Inverter, Grid Connected Systems, DC Link Voltage Control

1. Introduction

The growing attraction of high and medium power applications in utility, industrial and renewable energy systems has increased the demand for high and medium power converters. However due to maximum voltage rating of switches, connecting only one power semiconductor directly to the high voltage is problematic. To address this, a multilevel converter structure has been introduced as an alternative in high and medium voltage applications. Its basic concept is based on the series connection of switching components with several lower DC voltages to synthesize the staircase voltage waveform. Different sources such as capacitors, batteries or renewable energy can be considered as DC sources. Synthesizing a stepped voltage gives better output voltage waveform which is close to sine wave with reduced harmonic content and less $dv/dt$ and finally higher output power is easily achieved [1] – [5].

The presented attitudes make the multilevel converter appropriate for various medium and high voltage applications such as has power systems, renewable energy and motor drive systems. Several topologies and control strategies have been proposed for grid interface applications. The commonly used topologies are the high- frequency and line frequency voltage source grid interface system. These topologies employ transformers which come with undesirable features such as increase in cost, size and weight of the whole inverter, also efficiency and reliability of the system is reduced. Transformerless cascaded multilevel inverter is the preferred choice for grid interface applications [6] – [14].

Past research on the model has concentrated on realizing control technique for DC capacitor voltage balance for an output voltage of five levels. This have indicated that is too complicated to balance capacitor voltage for a diode clamped multilevel converter with more than five levels, and is on this basis that this paper presents investigation of a DC- link voltage balance with the use of balance circuit in a single phase diode clamped inverter composed of two three level legs. The proposed technique achieves perfect lower and upper dc link voltage, this combined with the individual voltage control, a complete voltage controller is developed for a cascaded nine level hybrid model. This gives a breakthrough
in realizing DC-voltage balance for multilevel converter with higher voltage levels (more than five).

2. Phase Shifted PWM Control Strategy for a 9-Level Cascaded Hybrid Model Inverter

Based on the Neutral-Point-Clamped (NPC) PWM inverter [15], a new control strategy for cascaded NPC/H-bridge PWM inverter topology is proposed in this thesis. It is shown that a PWM output can be obtained from an inverter leg with a very simple three-level NPC PWM control strategy. The PWM outputs from both legs of the inverter can be combined to form a five-level PWM output [16] with superior harmonic suppression properties. With proper phase shifting of the carriers a further harmonic suppression is achieved for a 9-level voltage output. While other approaches use relatively complicated design procedures, this technique has an advantage of simple design by only changing the phases of the modulating signal and carrier to achieve harmonic suppression. Detailed theoretical analysis of the harmonic characteristics to validate the simulated results has already been done [17]

2.1. Novel Phase Shifting PWM Technique

Figure 1 shows the schematic diagram of the NPC/H-bridge model, which consist of two legs connected to a common bus. The symbol ‘p’ and ‘n’ denotes the positive and negative rail of the model. Each phase leg is modulated in complementary manner by a carrier/reference comparison circuit. Phase disposition (PD) PWM technique is used as it has superior harmonic suppression in line to line voltage [18]. The figure illustrates the process of generating three level PWM output at leg a and b. The three level PWM output from leg a can be obtained by subtracting \( v_p \) from \( v_n \) to output voltage \( V_a \) as shown in figure 2. The two legs are modulated with 180 degrees opposed reference defined as:

\[
\begin{align*}
    g_a(t) &= V_{dc} M \cos(\omega s t) \\
    g_b(t) &= V_{dc} M \cos(\omega s t - \pi)
\end{align*}
\]  

Equation (1) is valid under the assumption that; \( V_1 = V_2 = V \) i.e the capacitors are balanced.

![Figure 1. Schematic diagram of one cell of NPC/H-bridge inverter model and its PWM switching technique.](image)
Based on the above SPWM technique, an improved phase shifted PWM control strategy is proposed in this thesis. To avoid the complexity of negative and positive legs, the paper uses the principle of decomposition where the whole system is considered as a four cascaded 3-level legs and each leg is treated independently giving three level output. Each two of the four legs are connected back to back and they share the same voltage source $V_{dc}$. Thus, you need to decompose a 9 ‐ level operation to 4x3 ‐ level sub ‐ operations. PD modulation is used for achieving three level output [9].

Five ‐ level voltage is achieved using two carriers on two three ‐ level legs under PD modulation as shown in Figure 3. By using the same carriers phase shifted by constant value of $\pi$/4, a 9 ‐ level output is achieved as shown in Figure 4. It should be emphasized that for any number of levels, the two carriers are phase shifted by constant value of $\pi$/4. Comparison of the harmonic content of the proposed PWM control with that of conventional multicarrier PWM approach shows that the proposed PWM strategy exhibit superior harmonic suppression as shown in Figure 5.
Figure 3. (a) PWM scheme and (b) output voltage waveform for one cell of the hybrid inverter.
Figure 4. (a) PWM scheme and (b) output voltage waveform for a 9-level hybrid cascaded inverter.
2.2. Principle of Operation of One Cell

To prevent the top and bottom power switched in each inverter leg from conducting at the same time, a control was developed for one cell as shown in Figure 1 by [19] and adopted here for completeness. The constraints of power switches can be expressed as:

\[
\begin{align*}
S_{11} + S_{13} &= 1 \\
\text{and} \\
S_{12} + S_{14} &= 1
\end{align*}
\]

where \( i = 1, 2 \).

Let \( T_1 = S_{11} \& S_{12}, T_2 = S_{13} \& S_{14}, T_3 = S_{21} \& S_{22} \) and \( T_4 = S_{23} \& S_{24} \). The four valid expressions are given by:

\[
T_i = \begin{cases} 
1 & \text{if both } S_{11} \& S_{12} \text{ are ON} \\
0 & \text{Otherwise}
\end{cases}
\]

(3)

\[
T_i = \begin{cases} 
1 & \text{if both } S_{13} \& S_{14} \text{ are ON} \\
0 & \text{Otherwise}
\end{cases}
\]

(4)

The equivalent switching function in each NPC – leg is given by:

\[
K_a = \begin{cases} 
1 & \text{if } T_i = 1 \\
0 & \text{if } S_{12} = 1 \\
-1 & \text{if } T_i = 1
\end{cases}
\]

(5)

\[
K_a = \begin{cases} 
1 & \text{if } T_3 = 1 \\
0 & \text{if } S_{22} = 1 \\
-1 & \text{if } T_4 = 1
\end{cases}
\]

(6)

Using equation (3 – 7), a switching state and corresponding voltage output of one cell (five-level inverter) can be generated [16].

3. Converter Control

3.1. Feedback Control Technique

Figure 6 shows a cascaded m-level hybrid inverter model inverter connected to the grid, since the flow of power is always from the dc source to the grid. The system consists of N- DC capacitors, N- inverter cells, LCL filters and the grid. From Figure 6, controller architecture for a nine level cascaded NPC/H-bridge inverter based grid connected systems is designed as shown in Figure 7. The control strategies to be tested are; the grid synchronization using the Phase Locked Loop (PLL); the current reference scheme; the voltage balance technique for lower and upper dc capacitors, individual voltage balance among individual cells and robustness of the dc voltage balance technique under changing loads and changing dc sources.

The phase angles are detected from the grid voltage \( V_{sa} \) to perform PLL. As a result sine and cosine terms which are synchronized with the grid voltage are achieved. The obtained current is used as grid reference current for d- channel.

For the grid current control, there are two main control loops, \( i_{sd} \) for the active power control and \( i_{sq} \) for the reactive power control. The tuning of the compensator is made for only one loop assuming that both of them have the same dynamics. By tracking current signal using current reference generated by the phase voltage of the grid, grid voltage and current are in phase. The aim is to ensure maximum power injection to the grid at unit power factor.
3.2. Balancing of the DC Capacitor Voltage

A lot of research of research has been done on balancing of DC capacitor voltage for multilevel converter with little success in converters with higher levels (more than five), [20] - [22]. Figure 7 shows a system configuration for a nine level hybrid inverter model equipped with proposed voltage balance circuit per individual capacitor voltage.
Figure 7. Control structure of cascaded 9-level hybrid topology.
Under normal operation, the average DC capacitor voltage can be controlled by slightly shifting sinusoidal modulating wave of Phase shifted hybrid PWM technique. Thus $V_1$ of upper capacitor is equal to $V_2$ of lower capacitor. This implies charging current $I_{dc}$ is symmetrical and current drawn from the neutral point over modulation cycle is zero and neutral potential is constant. But during transient operation or when there is phase to phase imbalance in the output switching pattern, a none-zero neutral current is present, and this means that the charging and discharge of capacitors $C_2$ and $C_1$ is not identical. This paper proposes a voltage balancing circuit to correct the deviation ($V_1 - V_2$) in the capacitor voltages as shown in Figure 8. The balance circuit is chosen because it regulates the individual capacitor voltage independently without interfering with other voltage control techniques such as individual voltage control per cell ($V_{dc1}$ and $V_{dc2}$). In addition it monitors online the deviation in voltages and applies corrective measures by using the same switching frequency.

Since the proposed DC capacitor voltage balance technique utilizes the same voltage balance circuit for upper and lower capacitor voltage balance for N-number of cells, this implies that the technique can easily be applied to control DC capacitor voltage for output voltage levels of more than five which has been a problem to achieve especially for diode clamped multilevel.

### 3.3. Simulation Analysis of a Cascaded 9-Level NPC/H-Bridge Inverter

To check the validity of the designed small signal model, MATLAB simulation was carried out on the model shown in Figure 9. For the LCL filter Table 1 is as given below. The selection of the type of inductors and capacitors is a compromise between performance, size and cost [23]. The equations describing the operation of voltage and current control loops has been already developed [3]. Therefore for the sake of space, they will not be detailed in this paper, thus the system controller parameters are given in Table 2 for the sake of completeness.
3.4. Simulation Results and Discussions

The validity and robustness of the proposed control scheme was tested by carrying out several simulations under various environmental conditions. First the model was simulated under normal condition with constant resistive load the Figure 10 shows the grid current and voltage operating under normal condition, it can be seen that a sinusoidal grid voltage that is phase with grid current was achieved by adopting the proposed feedback control technique. This means maximum active power injection into the grid at unit power factor.

For the voltage balance circuit, Figure 6(a) and (b) shows the upper and lower DC link capacitor voltages without the balance circuit first at M = 0.8, then M is reduced to 0.5 and (c) is the capacitor voltages with the balance circuit at both M= 0.5 and 0.8. The model is switched with a steady state load of 200 KW at t = 0.7 sec. This clearly illustrates that one capacitor is charging and another one is discharging this leads to deviation in voltage and hence neutral current which results in distortion of output voltage. It can be seen that the proposed voltage balance works well in the modulation index range of 0.8 to 0.5.

Table 1. System component parameter.

| Symbol | Parameter                          | Value          |
|--------|------------------------------------|----------------|
| $V_{ac}$ | AC source voltage (grid voltage) | 600 V, 50 Hz  |
| $L_{f1}$ | Inverter side inductance          | 0.45 mH        |
| $R_{f1}$ | Intern inductance of $L_{f1}$     | 10 mΩ          |
| $C_{f}$  | Filter capacitance                 | 9.4 µF         |
| $L_{f2}$ | Grid side inductance        | 0.5 mH         |
| $R_{c}$  | Intern resistance of $L_{c}$     | 1 mΩ           |
| $C_{c}=C_{d}$ | DC link capacitors | 0.042 F |

Table 2. System Controller Parameters.

| Symbol | Parameter                          | Value          |
|--------|------------------------------------|----------------|
| $T_{samp}$ | Sampling period                   | 133 µS         |
| $K'_{p, Inv_{Vx}}$ | Voltage control gain (proportional gain) | 4              |
| $K'_{i, Inv_{Vx}}$ | Voltage control gain (integral element) | 10             |
| $K'_{c, Inv_{Ix}}$ | Current control gain (proportional gain) | 0.5           |
| $K'_{i, Inv_{Ix}}$ | Current control (Integral element)    | 20             |
| $m_{a}$   | Amplitude Modulation               | 0.9            |
Figure 11. Capacitor voltages at normal operating condition (a) without voltage balance for M=0.8 (b) without voltage balance for M=0.5 (c) with voltage balance circuit at both M=0.5 and 0.8.
Figure 12. Response of the DC link voltages when two different load resistances are connected at $t = 2$sec. to the upper and lower DC link capacitances ($500 \, \Omega$ to $10 \, \Omega$) and lower ($500 \, \Omega$ to $50 \, \Omega$). (a) Upper and lower DC link voltages (b) One cell total DC link voltage (c) Two cells total DC link voltages, without voltage balance algorithm.
To investigate the robustness of the proposed DC-link capacitor balance technique, different resistances at the upper and lower capacitors are used. The resistive load of the upper capacitors changes from 500 Ω to 10 Ω while the lower one changes from 500 Ω to 50 Ω at t = 2sec. Figure 12 (a), (b) and (c) shows the DC link voltage of the upper and the lower DC link voltage, individual cell DC voltage and the two DC link voltages for the two cells respectively with the conventional control scheme, i.e. without the DC link voltage balancing algorithm. Note from Figure 7 there many ripples in the total DC link voltage for the cells $V_{dc1}$ in (b) and also both $V_{dc1}$ and $V_{dc2}$ in (c) due to the distortion in the voltage vector which comes from the unbalance of the upper and lower voltages. The upper DC link voltage reaches 650 V from the normal rating of 500 V. This high voltage can cause serious damage on the devices when the voltage ratings of the DC link capacitors or switches are less than 650 V.

The simulation results with the proposed DC link voltages balancing algorithm are shown in Figure 13 (a), (b) and (c). The lower and upper voltages are balanced well without ripples just as Figure 13 (c) and the total DC link voltage is without voltage distortion.
Tom Wanjekeche: A Cascaded NPC/H-Bridge Inverter with Superior Harmonic Content and Improved DC Link Voltage Control for Grid Interface Application

Figure 13. Response of the DC link voltages when two different load resistances are connected at \( t = 2 \text{ sec.} \) to the upper and lower DC link capacitances (500 \( \Omega \) to 10 \( \Omega \)) and lower (500 \( \Omega \) to 50 \( \Omega \)). (a) Upper and lower DC link voltages (b) One cell total DC link voltage (c) Two cells total DC link voltages, with voltage balance algorithm.

Figure 14 (a) shows the effectiveness of the voltage balance circuit per cell and the individual capacitor voltage control for two cells scheme under load perturbations. It can be clearly seen that \( V_1 \) and \( V_2 \) equals each other in less than 0.03 sec., and the DC capacitor voltages \( V_{dc1} \) and \( V_{dc2} \) in (b) tracks each other shortly after disturbance at \( t = 0.08 \text{ sec.} \); this is an indication of a well designed voltage controller with fast response.
Figure 14. Simulation results of (a) $V_1$ and $V_2$ (b) $V_{dc1}$ and $V_{dc2}$ due to sudden change of load.
When the DC bus voltage from the source is perturbed at $t = 0.05\text{sec}$ due to sudden increase in load as shown in Figure 14(b), the inverter output voltage is increased making it larger than the grid voltage and thus active power is supplied to the network as shown in Figure 15(a) it is also clearly shown that reactive power is maintained at zero for maximum power transfer from the dc source, this is achieved by setting $i_{q\text{ref}} = 0$ in 15(d). This change in load at $t=0.05$ also affects the grid voltage and current but the designed PI regulator forces the grid current to be in phase with the grid voltage after $t = 0.08\text{sec}$ as shown in Figure 15(b). There is good tracking of the $d$-$q$ reference grid current as shown in Figure 15(c).

4. Conclusions

In this paper, it has been demonstrates with proper modeling of the converter, the operating characteristic and the control technique to be applied on the model can be easily found. This can be used to develop standard model for cascaded NPC/H-bridge inverter which is currently not available.

The article has developed an improved topology that can be used to achieve a nine-level NPC/H-Bridge PWM inverter. It has been clearly shown that five level NPC/H-Bridge inverter that has been proposed by many researchers gives a higher THD which is not acceptable in most high and medium power application unless a filter is used. And since there is limited research on cascaded this important hybrid model, the paper has developed a novel phase shifted PWM control technique that was tested on a two cell cascaded hybrid inverter model. In the proposed control technique it has been shown that by properly phase shifting both the modulating wave and the carrier, a nine-level voltage output can be achieved with a reduced harmonic content.

Finally with the proposed simple DC-balance control algorithm, it has been shown that the technique can easily be applied to control DC capacitor voltage for output voltage levels of more than five which has been a problem to achieve in multilevel converters unless a complex technique is adopted. In addition, the robustness of the DC-balance technique clearly shows that control scheme applied on this model is a preferred choice for obtaining a sinusoidal voltage output with a varying DC source (photovoltaic cells).

Nomenclature

- $a, b$: Two NPC/H-Bridge inverter legs
- $C$: Output filter capacitance
- $C_i$: DC-link capacitance for each cell of the hybrid inverter ($C_1 = C_2$)
- $V_{di}$: DC bus voltage of the $i$th cell of the model
- $f_c$: Carrier wave frequency
- $f_m$: Modulating wave frequency
- $L_{f1}$: Inverter filter inductance
- $L_{f2}$: Grid filter inductance
- $m$: Amplitude modulation index
- $N$: Number of voltage levels
- $R_{f1}$: Inverter filter leakage resistance
- $R_{f2}$: Grid filter leakage resistance
- $s$: Number of series connected NPC/H-Bridge inverter
- $V_1$: Upper and lower DC link bus voltage for each NPC/H-Bridge inverter ($V_1 = V_2$)
- $V_g$: Grid voltage
- $x$: State vector
- $\omega_s$: Target output frequency
- $M$: Modulation Index

References

[1] S. Kouro, J. Rebolledo and J. Rodriguez, “Reduced switching frequency modulation algorithm for high power multilevel inverters,” IEEE Trans. Ind. Electr., vol. 54, no. 5, pp. 2894-2901, Oct., 2007.

[2] D. G. Holmes and B. P. McGrath, Opportunities for harmonic cancellation with carrier-based PWM for two−level and multilevel cascaded inverters, IEEE Trans. Ind. Appl., vol. 37, no. 2, pp. 547 – 582, Oct., 1999.
[3] C. M. Wu, W. H. Lau and H. Chung, “A five-level neutral-point-clamped H-bridge PWM inverter with superior harmonics suppression: A theoretical analysis,” ISACS ’99, proceedings of the 1999 IEEE international symposium, vol. 5, pp. 198-201, 1999.

[4] Z. Du, L. M Tolbert B. Ozpineci, and J. N Chiasson, “Fundamental frequency switching strategies of a seven – level hybrid cascaded H- Bridge,“ IEEE Trans. Power. Electr., vol. 24, no. 1, pp. 25–33 2009.

[5] M. D. Manjrekar and T. A Lipo, Hybrid multilevel power conversion system: A competitive solution for higher power application, IEEE Trans. Ind. Appli., vol. 36, no. 3, pp. 834-841, 2000.

[6] F. Z. Peng, J. S. Lai, J. W. McKeever, J. Van Coevering, “A Multilevel Voltage-Source Inverter with Separate DC Sources for Static Var Generation,” IEEE Transactions on Industry Applications, vol. 32, no. 5, pp. 1130-1138, Sept. 1996.

[7] J. Chavarria, D. Biel, F. Guinjoan, C. Meza, and J. J. Negroni, Energy-Balance Control of PV Cascaded Multilevel Grid-Connected Inverters under Level-Shifted and Phase-Shifted PWMs. IEEE Trans. Ind. Electr., vol. 60, no. 1, pp. 93-111, 2013.

[8] I. R. F. Moreno, C. B. Jacobina, A. C. Oliveira, G. A. Carlos, and M. Beltrão, “Hybrid Modular Multilevel DSCC Inverter for Open-End Winding Induction Motor Drives,” IEEE Trans. Ind. Appli., vol. 53, no. 2, pp. 1232-1242, 2017.

[9] J. Rodríguez, J. S. Lai and F. Z. Peng, “Multilevel Inverters: Survey of Topologies, Controls, and Applications,” IEEE Transactions on Industry Applications, vol. 49, no. 4, pp. 724-738, Aug. 2002.

[10] J. S. Lai, F. Z. Peng, “Multilevel Converters - A New Breed of Power Converters,” IEEE Transactions on Industry Applications, vol. 32, no. 3, pp. 509-517, May 1996.

[11] L. M. Tolbert, F. Z. Peng, and T. Habeter, “Multilevel Converters for Large Electric drives,” IEEE Trans. Ind. Applicat., vol. 35, pp. 36-44, Jan./Feb. 1999.

[12] G. Sinha and T. A Lipo, “A Four Level Rectifier-Inverter System for Drive Applications,” IEEE-IAS Conference Record, pp. 980-987, 1996.

[13] J. Chang, “Integrated AC-AC Converter and Potential Applications for Renewable Energy Conversion,” 2002 Power and Energy Systems Conference, Marina del Rey, California, USA, 2002.

[14] R. L. Steigerwald, A. Ferraro and R. E. Tompkins, “Final report - investigation of a family of power conditioners integrated into the utility grid- residential power level,” DOE Contract DEAC02-80ET29510, Sandia National Lab., Rep. SAND, pp. 81 – 7031, 1981.

[15] A. Nabae, I. Takahashi, and H. Akagi, A New Neutral-point Clamped PWM inverter, IEEE Trans. Ind. Applications, vol. IA-17, Sept./Oct. 1981, pp. 518-523.

[16] G. Garrara, et all, “A new multilevel PWM method: A theoretical analysis,” IEEE, Trans. power electronics, vol. 7, no. 3, July 1992, pp. 497 – 505.

[17] T. Wanjekeche, A. A. Jimoh and D. V. Nicolae, “A Novel Multilevel 9- level inverter based on 3 – level NPC/H-Bridge topology for Photovoltaic application,” INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE Vol. 4, No. 5, pp. 769-777 Sept., 2009.

[18] D. G. Holmes, “A general analytical method for determining the theoretical harmonic components of carrier based PWM strategies,” in Conf. Rec. IEEE-Industrial Application Society Annual Meeting, pp. 1207–1214, 1998.

[19] T. wanjekeche, D. V. Nicolae and A. A. Jimoh, “A Cascaded NPC/H-bridge inverter with simplified control strategy and minimum component count” IEEE – Africa, pp. 1-6, Sept., 2009.

[20] M. Marchesoni, and P. Tenca, “Diode-clamped multilevel converters: a practicable way to balance DC-link voltages,” IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp. 752 -765, August 2002.

[21] F. Z. Peng, “A generalized multilevel inverter topology with self voltage balancing,” IEEE Trans. on Industry Applications, pp. 611-618, 2001.

[22] Y. Chen, B. Mwinyiwiwa, Z. Wolanski, and B. T. Ooi, “Regulating and equalizing dc capacitance voltages in multilevel STATCOM,” IEEE Trans. Power Development, vol. 12, no. 2, April 1997, 901–907.

[23] T. Wanjkekeche, Design and analysis of sinusoidal pulse with modulation techniques for voltage source inverter in UPS application, M. Eng thesis, Harbin Institute of Technology, China, 2006.