Asynchronous Reversible Computing Unveiled Using Ballistic Shift Registers

K.D. Osborn\textsuperscript{1,2} and W. Wustmann\textsuperscript{1}

\textsuperscript{1}The Laboratory for Physical Sciences at the University of Maryland, College Park, MD 20740, USA
\textsuperscript{2}The Joint Quantum Institute, University of Maryland, College Park, MD 20742, USA

Reversible logic can provide lower switching energy costs relative to all irreversible logic, including those developed by industry in semiconductor circuits, however, more research is needed to understand what is possible. Superconducting logic, an exemplary platform for both irreversible and reversible logic, uses flux quanta to represent bits, and the reversible implementation may switch state with low energy dissipation relative to the energy of a flux quantum. Here we simulate reversible shift register gates that are ballistic: their operation is powered by the input bits alone. A storage loop is added relative to previous gates as a key innovation, which bestows an asynchronous property to the gate such that input bits can arrive at different times as long as their order is clearly preserved. The shift register represents bit states by flux polarity, both in the stored bit as well as the ballistic input and output bits. Its operation consists of the elastic swapping of flux between the stored and the moving bit. This is related to a famous irreversible shift register, developed prior to the advent of superconducting flux quanta logic (which used irreversible gates). In the base design of our ballistic shift register (BSR) there is one 1-input and 1-output port, but we find that we can make other asynchronous ballistic gates by extension. For example, we show that two BSRs operate in sequence without power added, giving a 2-bit sequential memory. We also show that a BSR with two input and two output ports allows a bit state to be set from one input port and then conveyed out on either output port. The gate constitutes the first asynchronous reversible 2-input gate. Finally, for a better insight into the dynamics, we introduce a collective coordinate model. We find that the gate can be described as motion in two coordinates subject to a potential determined by the input bit and initial stored flux quantum. Aside from the favorable asynchronous feature, the gate is considered practical in the context of energy efficiency, parameter margins, logical depth, and speed.

I. INTRODUCTION

Modern superconducting digital logic\textsuperscript{1}\textsuperscript{2} uses Single Flux Quanta (SFQ) as bits, and has been developed through research programs since the 80\textsuperscript{s}. Its circuits are built from inductors and resistively-shunted Josephson junctions. Today, superconducting logic is primarily demonstrated in three types: RSFQ descendants\textsuperscript{3}\textsuperscript{–}\textsuperscript{7}, AQFT\textsuperscript{8}\textsuperscript{–}\textsuperscript{12} and RQL\textsuperscript{13}\textsuperscript{–}\textsuperscript{17}. The logic gates use conditional activation of SFQ over potential energy barriers with an energy cost $\gg k_B T$. The energy cost is bound by a minimum, $\ln(2) k_B T$ per bit, due to irreversible loss of information in logically irreversible gate operation.\textsuperscript{14}

Arguably, the earliest influential SFQ work\textsuperscript{12} is a proposal for a “Flux Shuttle” by the Bell Labs team of Anderson, Dynes, and Fulton\textsuperscript{18}\textsuperscript{–}\textsuperscript{20}. The device shows that an SFQ can be advanced within the circuit from one storage location to the next by an external current pulse; since the SFQ can represent a bit state, the shuttle demonstrates a precursor to a shift register. This is similar to a shift register in RSFQ\textsuperscript{21}\textsuperscript{–}\textsuperscript{23} but in RSFQ the shift forward is caused by the arrival of another SFQ (a clock SFQ) rather than an external current pulse. Both structures are not thermodynamically reversible due to the activated dynamics, which relies on resistive elements for damping. This damping is needed in irreversible logic to allow the circuit to quickly reach a new steady state.

Here we introduce and study ballistic shift registers (BSRs). Due to their reversible design (time-reversal symmetry), they can in principle incur an energy cost $< \ln(2) k_B T$ per bit operation. The devices operate without shunt resistors, and a key feature is that the inertia of the input bits solely powers an operation that leaves the device near a new steady state after the operation. Unlike the ‘asymmetric’ bit-state encoding in RSFQ, based on SFQ presence versus absence, BSRs use the two degenerate flux states (polaries) to represent the bit states, both for the moving bit (at input and output) and the stored bit. Since the data SFQ travels freely and the gate is unpowered, it is considered “ballistic”. In the gate, the moving SFQ interacts with an SFQ stored by an induc- tor. Nonlinear dynamics allow an input bit to transform the stored state to the input bit state and also to carry away the input bit energy as an output SFQ with the previously stored bit state. This constitutes a shift register operation from the forward-scattering dynamics of an SFQ. To accomplish the near-ideal reversible dynamics, the gates utilize capacitive shunts in the JJs within the gate circuit.

The BSR gates expand upon previous work\textsuperscript{14}\textsuperscript{–}\textsuperscript{17} on a reversible logic named Reversible Fluxon Logic (RFL), which uses ballistic SFQs moving along long Josephson junctions (LJJs), where the SFQs are spatially extended and are referred to as fluxons. Ballistic RFL gates always use LJJs in pairs named bit lines, that carry ballistic bits into and out of the gate. In that work the ballistic gates for a CNOT\textsuperscript{18} and NSWAP\textsuperscript{17} require synchronized input bits. RFL is distinct from the reversible circuits of parametric quantum control\textsuperscript{20}, nSQUIDs\textsuperscript{21}\textsuperscript{–}\textsuperscript{23} and AQFT\textsuperscript{24} because those circuits adiabatically apply power from a clock to execute the gate operation. In contrast, in ballistic RFL
gates the bits use no clock reference. The RFL CNOT is not fully ballistic and uses clock SFQ.

BSR gates, as a new development of RFL, are asynchronous. Asynchronous ballistic gates require a stored state such that the ballistic bit can interact with it. By definition, asynchronous reversible logic allows an arbitrary delay time between input bits, as long as it exceeds a minimum delay time. Asynchronous logic thus avoids the requirement of synchronized bits. Moreover, it has the potential for the sequential operation of multiple gates without clocking, and this provides an architectural advantage over clocked gates, such as typical gates in RSFQ. In this work, we show simulated operations of the first asynchronous reversible gates, a sequential BSR and a BSR with multiple input ports. The latter gate allows one to write a bit state on one bit line and then transfer it to a second bit line, which is a (different) 2-bit shift operation.

As the BSR operation is unpowered, it relies on the free scattering dynamics of the input fluxon. The dynamics depend on the difference between the input and stored bit states, such that there are 2 dynamical types. We chose a combination of dynamical types that are favorable in terms of parameter margins. If the input and stored bit states differ, the dynamics are similar to a 1-bit NOT gate, which uses a resonance for polarity inversion\cite{12}. If the input and stored bit states are equal, the dynamics are of transmission type, which are simpler than a previously studied ID resonance gate\cite{12}. This combination improves the parameter margins compared with the 2-bit synchronous IODSN gate\cite{13}, which combines the NOT and ID dynamical types.

This article is organized as follows: In Sec. II, we present a 1-input BSR, analyze its steady states, and discuss the operations of the BSR for both a 1-bit and multi-bit serial shift register. A 2-input BSR is introduced in Sec. II E and Sec. II F gives an overview of the operation margins. In Sec. II G we investigate the fluxon delay times, and give estimates for the timing uncertainty (jitter), induced either by the gate or by thermal fluctuations. In Sec. II H we analyze the BSR dynamics by means of a collective coordinate model (CCM), which is shown to quantitatively describe the BSR dynamics and to help with the interpretation of the gate dynamics. A discussion section, Sec. IV, includes technical findings on: energy efficiency, speed, energy-delay product, and logical depth.

II. BSR CIRCUIT AND OPERATION

The Anderson-Dynes-Fulton (ADF) flux shuttle is an important historical step in the development of SFQ digital electronics, because it interprets SFQ as bits and it is closely related to RSFQ shift registers even though it pre-dates RSFQ by approximately a decade\cite{12}. In the ADF flux shuttle, the SFQ can be localized in a potential well generated by device geometry or magnetic fields, and can be moved forward to the next potential well by current pulses\cite{13}.

In contrast, RSFQ shift registers\cite{15,16} use DC current bias and SFQ clock signals to forward the bits. As is standard in RSFQ, a data SFQ represents the logic 1-state, while the 0-state is represented by an absence of flux at the same position. In these shift registers, a clock SFQ arriving near a data storage cell causes a JJ in the storage cell to switch phase by $2\pi$ if that cell contains a data SFQ. In this case, the data SFQ will be shifted to an adjacent cell. The clock SFQ will progress past the storage cell, regardless of the presence of a data SFQ in it.

In the RSFQ shift registers, and RSFQ gates generally\cite{11}, the power to move SFQ comes from current biases. As the JJs in RSFQ circuits are critically damped and biased with a bias current $I_{bias} \lesssim I_c$ near their critical current $I_c$, the $2\pi$-phase switching is accompanied by an energy dissipation of $\lesssim I_c \Phi_0$, where $\Phi_0$ is the flux quantum. This dissipated energy is of the same order of magnitude as the energy of the logic 1-state. For context, note that a fluxon bit in an LJJ can be related to the SFQ energy in a typical digital cell: the typical bit energy for an SFQ is $\sim J_c d^2 \Phi_0$ with JJ critical current $J_c$ and JJ diameter $d$. The energy of a fluxon in a long Josephson junction is $\sim J_c w \lambda J \Phi_0$ for a long junction with width $w$ (the ‘short’ dimension) and Josephson penetration depth $\lambda J$, where the latter determines the fluxon length.

Reversible fluxon logic (RFL) represents the bit states 0 and 1 by the two possible polarities $\sigma = \pm 1$ of a fluxon, corresponding to the sign of its flux $\pm \Phi_0$ and denoted as fluxon (+) and antifluxon (−). Switching between the degenerate bit states (polarity inversion) and other logic operations may be achieved in ballistic gates\cite{17,18,27}, which are unpowered and solely powered by the energy of the input fluxon(s). Previous ballistic reversible gates of RFL had been designed without internal state memory, implying that the operation of a multi-bit gate requires synchronous input bits. Although specialized store-and-launch gates\cite{18,19} have been designed for the purpose of synchronization (and routing), others have advocated for ‘asynchronous’ ballistic reversible gates\cite{25}.

Asynchronous multi-bit gates have the advantage that the timing of the input bits no longer needs to be precise. They merely have to arrive with a minimum delay time between them to allow quiescence before the next arrival. Asynchronous ballistic gates require an internal state, by which an interaction between subsequent input bits is mediated. In order to generate output that depends on the input of a previous scattering, the internal state has to: be changeable by an input bit, and determine the output state of the ballistic scattering.

The storage cell of the ballistic shift register (BSR) provides exactly such functionality, in that it can store a bit state in form of a flux quantum with positive or negative flux orientation $S = \pm 1$. As we describe below, the stored state $S$ may change during the scattering...
dynamics, depending on the input fluxon state $\sigma$. The scattering type (output fluxon state) in turn depends on the current value of $S$, but is independent of the input timing, regardless of what input ports are used.

![Circuit schematic for a 1-input BSR, consisting of one input and one output LJJ (3 cells shown for each) connected by a circuit interface, which is made from three capacitance-shunted interface JJs, where two of these are left and right 'termination JJs' with $(C_{L}, I_{c})$ and the third is the 'rail JJ' with $(C_{R}^B, I_{c}^B)$. An inductor $L_{i}$ in parallel with the rail JJ is made to store one SFQ from the storage cell. Instead, the incoming fluxon settles as a static SFQ in a storage cell due to damping. Schematic illustration of the shuttle operation is shown for third row of table, where a fluxon can store one bit of information in form of a steady circulating current. A clockwise (counterclockwise) circulating current corresponds to a positive (negative) flux orientation $S = 1$ ($S = -1$), and rail-JJ phase $\phi^B \approx 2\pi S$.

![Operation table for 1-input BSR characterized by SWAP-operation be tween stored and moving flux states: (S', \sigma') = SWAP(S, \sigma).

![Operation table for the pioneering ADF flux shuttle\cite{11}, which is based on the presence of an SFQ as the bit state. Schematic illustration of the shuttle operation is shown for third row of table, where a fluxon can store one bit of information in form of a steady circulating current. A clockwise (counterclockwise) circulating current corresponds to a positive (negative) flux orientation $S = 1$ ($S = -1$), and rail-JJ phase $\phi^B \approx 2\pi S$.]

The most basic BSR is the 2-port circuit shown in Fig. 1(a). It consists of a storage cell, one LJJ each for input and output, and a special interface cell between them. The LJJ is connected to the gate interface and a short oscillation of an interface to achieve the operation. The ballistic scattering involves the temporary breaking of the fluxon at the gate interface and a short oscillation of an interface mode. In previous 1-bit ballistic RFL gates, the NOT or ID, the interface of the BSR is designed to enable forward-scattering, i.e., starting from a fluxon entering on one LJJ and resulting in a fluxon exiting on the other LJJ. By making the in- and output LJJs sufficiently long ($\geq 10\lambda l$) we ensure that the ballistic fluxons can move freely. The ballistic gates require specific parameter values in the interface to achieve the operation. The ballistic scattering involves the temporary breaking of the fluxon at the gate interface and a short oscillation of an interface mode.

We refer to the BSR of Fig. 1(a), where fluxons can arrive on only one input LJJ, as a 1-input BSR, to distinguish it from a BSR with separate write and read channels, cf. Fig. 2. The circuit dynamics of the 1-input BSR is described by the Lagrangian

$$L = L_{t} + L_{r} + L_{I},$$

$$L_{I} = \frac{E_{0}a}{\lambda_{J}} \sum_{n \geq 1} \left[ \frac{1}{2} \phi_{n}^{(l)} \frac{\phi_{n}^{(l)}}{\omega_{J}^{2}} + \cos \phi_{n}^{(l)} - \frac{(\phi_{n-1}^{(l)} - \phi_{n}^{(l)})^{2}}{2(a/\lambda_{J})^{2}} \right],$$

$$L_{r} = \frac{E_{0}a}{\lambda_{J}} \sum_{n \geq 1} \left[ \frac{1}{2} \phi_{n}^{(r)} \frac{\phi_{n}^{(r)}}{\omega_{J}^{2}} + \cos \phi_{n}^{(r)} - \frac{(\phi_{n+1}^{(r)} - \phi_{n}^{(r)})^{2}}{2(a/\lambda_{J})^{2}} \right].$$

Herein, $L_{t, r}$ are the Lagrangian components of the left and right LJJ, respectively, and $L_{I}$ describes the in-
terface which connects them. The JJs in the discrete LJJ s have capacitance and critical current of \((C_J, I_c)\), and each unit cell of length \(a\) has the inductance \(L\). The characteristic time, length, speed and energy scales of the LJJ are set by the Josephson plasma frequency \(\omega_J = 2\pi \nu_J = \sqrt{2\pi I_c/(\Phi_0 C_J)}\), the Josephson penetration depth, \(\lambda_J = a/\sqrt{2\pi L I_c}\), the Swihart penetration depth \(c = \omega_J \lambda_J\), and the energy scale \(E_0 = I_c \Phi_0 \lambda_J/(2\pi a)\) (A static fluxon in the LJJ has energy \(8E_0\), cf. Eq. (10)).

In our design the inductance in the interface cell is assumed to be negligible, as indicated in Fig. 1(a), and in this situation the phase of the rail JJ of the interface is not independent but fixed by

\[
\begin{align*}
\phi^B &= \phi_L - \phi_R, \\
\phi_L &= \phi_{(l)}^{(l)} \quad \text{and} \quad \phi_R &= \phi_{(r)}^{(r)},
\end{align*}
\]

where we introduce shorthand notations for the termination JJ phases in Eq. (3). With this approximation, the interface Lagrangian corresponding to Fig. 1(a) reads

\[
\mathcal{L}_I = \frac{E_0 a}{\lambda_J} \left\{ \frac{\hat{C}_J}{2 C_J \omega_J^2} \left[ \phi_L^2 + \phi_R^2 \right] + \frac{1}{2} \left( \frac{\phi_L - \phi_R}{\omega^2} \right)^2 \right. \\
&\quad \left. + \frac{I}{I_c} \cos \phi_L + \cos \phi_R \right. \\
&\quad \left. + \frac{I^B}{I_c} \cos(\phi_L - \phi_R) \\
&\quad - \frac{1}{2} \frac{L \lambda_J^2}{I_c a^2} (\phi_L - \phi_R + 2\pi f_{E})^2 \right\}
\]

where the parameter \(f_{E}\) quantifies an external flux \(f_{E}\Phi_0\) applied to the storage cell, cf. Fig. 1(a). A finite \(f_{E}\) may be useful during the initialization of the BSR, i.e. the initial loading of an SFQ into the storage cell, but it is not necessary in principle. During regular BSR operations, an SFQ is already stored and \(f_{E}\) is set to zero. In this work we present results on: regular BSR operations (where \(f_{E} = 0\)) and initialization results using \(f_{E} = 0\).

**B. Steady states of the circuit (before input)**

To analyze the bit-storage characteristics of the BSR we first study the steady states of the BSR circuit (in the absence of a moving fluxon). It is helpful to first compare the BSR to the earlier ballistic gate circuit without a storage cell. Schematically, in the limit of infinite storage cell inductance \(L_s \to \infty\) the BSR circuit is equivalent to the circuit of the ID and NOT gate[23]. The steady states of Eq. (1) are then given by uniform phase fields in the left and right LJJ, \(\phi_{(l)}^{(l)} = 2\pi k_L\) and \(\phi_{(r)}^{(r)} = 2\pi k_R\) \((k_L, k_R \in \mathbb{Z})\), while the rail phase assumes the value \(\phi^B = 2\pi(k_L - k_R)\). Herein, the integers \(k_L, k_R\) label the ‘vacuum’ states (ground states) of the \(\phi\)-periodic LJJ potential[23]. Similar to uncoupled LJJ s, all configurations \((k_L, k_R)\) are degenerate here, and the dynamics are not dependent on their initial values. When a fluxon from the left LJJ is scattered forward without (with) polarity inversion it realizes an ID (NOT) gate; it transfers the system from a state with \((k_L, k_R)\) to the state with \((k_L + 2\pi \sigma, k_R + 2\pi \sigma)\). By the way, the dynamics of the NOT gate, but not the ID gate, will be used below for the BSR.

In the presence of finite \(L_s\) in the BSR the degeneracy of different configurations \((k_L, k_R)\) is lifted due to the contribution \(\propto (\phi_L - \phi_R)^2/(2L_s)\) in the potential, cf. Eq. (4). Large values of the rail phase \(\phi^B = \phi_L - \phi_R\) (and of the vacuum level difference \(2\pi(k_L - k_R)\)) to the left and right of the interface) become energetically inaccessible. At finite \(|k_L - k_R| > 0\), while the LJJ phases far away from the interface are still confined to their respective vacuum levels \(2\pi k_L, k_R\), the LJJ phases near the interface are perturbed. We therefore model the LJJ phases (in the absence of a fluxon) as bound states with evanescent fields of the form

\[
\begin{align*}
\phi_{(l)}^{(l)} &= (\phi_L - 2\pi k_L)e^{-\mu a} + 2\pi k_L \\
\phi_{(r)}^{(r)} &= (\phi_R - 2\pi k_R)e^{-\mu a} + 2\pi k_R,
\end{align*}
\]

where \(\mu\) is the inverse decay length. Assuming that the bound-state amplitudes \(\phi_{(l)}^{(l)} - 2\pi k_L, \phi_{(r)}^{(r)}\) are small, the corresponding rail-phase, \(\phi^B = \phi_L - \phi_R\), is approximated by the vacuum level difference, \(\phi^B \approx 2\pi(k_L - k_R) = 2\pi S\). The flux state \(S\) in the storage cell is determined by the difference in configuration at the left and right side of the interface, \(S = k_L - k_R\).

Inserting Eq. (5) in the Lagrangian (1), the potential can be expressed, in the limit of small bound-state amplitudes, as

\[
\tilde{U}_{(k_L, k_R)} = \frac{E_0 a}{\lambda_J} \left\{ - \frac{I}{I_c} \cos \phi_L + \cos \phi_R \right. \\
&\left. - \frac{I^B}{I_c} \cos(\phi_L - \phi_R) \right. \\
&\left. + \frac{1}{2} \frac{L \lambda_J^2}{I_c a^2} \left[ (\phi_L - 2\pi k_L)^2 + (\phi_R - 2\pi k_R)^2 \right] \right\}.
\]

Referenced from the interface, each LJJ contribution is reduced to an effective JJ and an effective inductance,

\[
\begin{align*}
I_{e,eff} &= I_c/|e^{i\mu a} - 1|, \quad (7) \\
L_{eff} &= L/(e^{i\mu a} + 1)/(e^{i\mu a} - 1), \quad (8)
\end{align*}
\]

where both are in parallel with the corresponding termination JJ \((I_c)\). In these expressions the inverse decay length \(\mu\) of the bound state is not yet determined. However, we can estimate \(\mu\) from the condition that the bound state fulfills the dispersion relation in the LJJ bulk, \(\omega_{bulk}^2 = \omega_J^2 + 2c^2/a^2(1 - \cos(\mu a))\). Being interested in steady states of the interface, we can set \(\omega = 0\) and obtain the estimate \(\mu = a^{-1} \cosh^{-1}(1 + a^2/(2L_J^2))\).

The potential shown in Fig. 2 is obtained from Eq. (6) by choosing the energy-minimizing configuration, \(U_S := \min_{(k_L, k_R)} \tilde{U}_{(k_L, k_R)}\) (\(\phi_{(l)}^{(l)}\)), for each point \((\phi_{(l)}^{(l)}, \phi_{(r)}^{(r)})\). The resulting diamond-shaped domains are labeled in Fig. 2 by the locally minimizing \((k_L, k_R)\). The potential is \(4\pi\)-periodic in the sum of the phases \(\phi_L + \phi_R\) at constant phase difference \(\phi_L - \phi_R\), due to the combined
The potential $U_S := \min_{(k_L,k_R)} \left( \tilde{U}_{(k_L,k_R)} \right)$ in the bound-state approximation, Eq. (4), as a function of the termination-JJ phases $\phi_{L,R}$. The potential is 4π-periodic in the phase sum $\phi_L + \phi_R$, and has an approximate parabolic dependence on $\phi_L - \phi_R = \phi^B$ due to energy storage in $L$. Each configuration $(k_L,k_R)$ determines a diamond-shaped domain. Steady states in wells with energy $E_S$ have a local minimum in each of the domains $(0,0)$, $(1,1)$, $(-1,-1)$, $(2,1)$, $(1,0)$, $(0,-1)$, $(1,2)$, $(0,1)$, $(-1,0)$, $(2,0)$, $(1,-1)$, $(0,2)$, $(-1,1)$.

The flux state in the new well is $S' = \pm S$ if $S = \pm 1$. The system parameters are dimensioned such that the potential $U_S$ allows these transitions, and also the transition from $S = k_L - k_R = 0$ to $|S| = 1$ for the initialization (SFQ-loading) of the BSR. Note that $U_S$ assumes the LJJs fields of the bound-state form, Eq. (4), in the absence of a fluxon. The superimposed scattering trajectories are therefore not described by $U_S$ alone. The BSR parameters and parameter ranges are given on the left side of Table I.

2π-periodicity in the two components. However, the potential has an approximate parabolic dependence on $\phi^B = \phi_L - \phi_R$. For not too large $\phi^B$, the potential $U_S$ has a local minimum in each of the domains $(k_L,k_R)$, and these steady states correspond to a stored flux state $S = k_L - k_R$. Degenerate global minima are found at $\phi^B = \phi_L - \phi_R = 0$ in the domains with zero stored flux, $(k_L - k_R) = 0$. States with a single stored flux quantum are found in the domains with $|k_L - k_R| = 1$, with the local minima at $\phi^B = \phi_L - \phi_R \approx 2\pi (k_L - k_R) = \pm 2\pi$. From the vertical position of the minima, $\phi_L + \phi_R = 2\pi (k_L + k_R)$, it follows that the bound-state amplitudes on the left and right sides of the interface are equal and opposite, $(\phi_L - 2\pi k_L) + (\phi_R - 2\pi k_R) = 0$.

During normal operation of the BSR, the parameters satisfy $f_E = 0$, max(1, $\tilde{E}_c$) $\gg \Phi_0/(2\pi L_a)$, and $|S| \leq 1$, where the bound-state amplitudes are small and the phase fields in the left and right LJJs are nearly uniform. For a single stored flux quantum $S$ in the BSR, we can thus approximate $(\phi_L,\phi_R)$ in Eq. (5) as $(2\pi k_L, 2\pi k_R)$. From Eq. (5) it follows that the stored energy relative to the empty BSR ($S = 0$) is

$$E_S \approx \frac{2\pi^2 L_J}{L_a a} (k_L - k_R)^2 E_0 = \frac{2\pi^2 L_J}{L_a a} S^2 E_0. \quad (9)$$

If the BSR is initialized with $|S| \leq 1$, an incoming fluxon with velocity $v$ and energy $E_R(v) = 8E_0(1 - (v/c)^2)^{-1/2}$

C. Fluxon scattering dynamics

Figure 3 illustrates the BSR operation, where each of the four subfigures shows the circuit simulations for two consecutive input fluxons. In all four cases, the BSR is assumed to initially contain a stored flux quantum $S = -1$. This means that the circuit is initialized in a bound state of the form of Eq. (5), with $(k_L, k_R) = (0, 1)$ and corresponding steady state values of $\phi_{L,R}$. The incoming fluxon(s) are treated in simulation as additional contributions to the initial phase and voltage distribution in the left LJJs, far away from the interface. An incoming fluxon (antifluxon), which has positive (negative) polarity $\sigma = 1(-1)$, is parametrized by the ideal phase distribution $\phi(x,t) = 4\arctan((x-vt)/W))$ with velocity $v$ and width $W = L_J(1 - v^2/c^2)^{1/2}$. This corresponds to a positive (negative) voltage pulse with maximum (minimum) $\pm 2\Phi_0 \nu J (v/c)(1 - v^2/c^2)^{-1/2}$. We compute the fluxon dynamics from numerical integration of the $(N_1 + N_r + 3)$ classical circuit equations of motion for the $(N_1 + N_r)$ JJs in the LJJs, together with the termination and rail JJs of the interface. The left panels of Fig. 3 show the resulting JJ-voltages $V_n^{(L)}(t)$ at positions $x_n = \frac{3}{4} a \left(n + 1/2 \right) \leq 0 \quad (n = 0, 1, 2, \ldots)$ in the left and right LJJs. The position of the interface is $x = 0$. The right panels of Fig. 3 show the evolution of the rail phase $\phi^B(t)$ from the initial value $\phi^B(0) \approx -2\pi$.

Figure 3a) shows at the earliest times, a first fluxon with polarity $\sigma = +1$ traveling in the left LJJ with nearly constant speed $v_0 = 0.6c$. As it reaches the interface, the fluxon breaks into two parts, i.e., its phase- and voltage-fields become discontinuous. In the process, the energy of the fluxon is coherently transferred to a localized excitation involving the left and right LJJs in...
form of time-dependent evanescent fields. The localized excitation lasts long enough for its own brief oscillation, and afterwards generates a large field profile in the right LJJ, which eventually moves as a free fluxon in the right LJJ, away from the influence of the interface. During the whole process, the phase $\phi^B$ of the rail JJ changes monotonously from $\phi^B \approx -2\pi$ to $\approx 2\pi$. This $4\pi$-phase change indicates the simultaneous transfer of the input fluxon’s (positive) SFQ-state $\sigma = 1$ into the storage cell and of the initially stored (negative) SFQ $S = -1$ out of the storage cell. Thusly after the scattering, the new orientation of the stored flux quantum is $S' = 1$, and the output fluxon carries the negative SFQ-state, $\sigma' = -1$, as indicated by the negative sign of the voltage peak. The fluxon scattering dynamics in this case are similar to that of the fundamental (1-bit) NOT gate (without a storage cell).

When the second input fluxon with $\sigma = 1$ arrives (Fig. 3(a), $\nu_J t \approx 12$), the input SFQ state now equals the stored SFQ state, $S = 1$. The resulting scattering dynamics at the interface therefore differs significantly from that of the preceding fluxon. The interface here acts mostly as a low potential barrier by which the fluxon is slowed down temporarily while retaining its fluxon identity, with unchanged polarity. During the fluxon transmission the rail JJ is only weakly excited away from $\phi^B \approx 2\pi$, indicating that no significant flux transfer occurs. Accordingly, both the fluxon’s state $\sigma$ and the stored flux state $S$ are unchanged in this process. While the result of the fluxon scattering is here the same as in the fundamental ballistic ID gate (the polarity of the outgoing fluxon is identical to that of the incoming one), the scattering dynamics is different: the fluxon here retains its topological identity throughout the process, whereas in the fundamental ID gate it breaks up into two partial fluxons at the interface and generates a large localized oscillation as a result (which has a longer duration compared with the temporary oscillation in the fundamental NOT gate). The difference of the transmission-type dynamics of the BSR compared with the dynamics of an actual ID-gate originates from the added term $(\phi^B)^2/(2L_s)$ in the interface potential, Eq. (4). It limits the $\phi^B$-range accessible with the fluxon’s initial energy $E_\text{in}$ (see Fig. 2 and discussion in Sec. II B). As a result, the rail phase in the BSR cannot increase from an initial value $\phi^B \approx 2\pi$ by $\Delta\phi^B \approx +4\pi$. The transmission-type dynamics creates an advantage for the margins of the BSR (see Sec. II F) relative to the fundamental ID gate, which has somewhat sensitive margins in comparison with the fundamental NOT gate due to the longer resonant oscillation. In summary, the inductor $L_s$ enables bit storage, changes the dynamics relative to previous RFL gates, and improves operation margins compared to an earlier gate.

Figure 3 demonstrates that the scattering dynamics results for all state pairs $(S, \sigma)$ in a new state pair, which is related to the old one in the form of a SWAP-operation, $(S', \sigma') = \text{SWAP}(S, \sigma)$, thus generating the state map of a 1-bit shift register, cf. Fig. 1(b). The BSR parameters, as listed in Table II, are the same as in Fig. 2 and input fluxons enter with $v_0 = 0.6c$.
which is fully equivalent to the initial well. The underlying circuit dynamics for these two processes corresponds to the first fluxon scattering in Figs. 3(a) and (c), respectively. Equivalent dynamics are observed for an initial stored flux state \( S = 1 \), e.g. initially \( (k_L, k_R) = (1, 0) \), if the polarity of the incoming fluxon is inverted at the same time. Thus, an incoming fluxon with \( \sigma = -1 \) \( (\sigma = 1) \) induces a transition that inverts (preserves) \( S \), as shown by the orange (light blue) trajectories.

The dynamics shown in Fig. 3 illustrate the regular BSR operations, where initially a flux quantum is already stored in the storage cell. Without this initialization, the BSR will not perform all the intended reversible operations. To initialize a BSR, an SFQ can be loaded into the empty storage cell by sending in a fluxon on the bit line. As the interface cell is designed with minimal induc-tance, it cannot hold an SFQ. Therefore, once the fluxon is stopped near the interface, its flux is transferred into the storage cell. We find that it is possible to load the BSR in this way with an SFQ, using no external flux. A lower-energy fluxon \( (E_{\text{fl}} < 10E_0) \) might be better for loading because less excess energy would have to dissipate prior to reaching a quiescent state, but due to a potential barrier a very slow fluxon reflects from the interface instead of trapping. We found that the potential barrier can be lowered by applying an external flux \( (f_E \approx 0.25) \), and in that case a low energy fluxon \( (E_{\text{fl}} \approx 8.2E_0) \) is successfully loaded into the storage cell.

The above initialization procedure seems suitable for individual BSRs. Another procedure may be favorable in a large circuit with many BSR gates. A suitably designed circuit could in principle be made to trap flux solely in the BSR storage cells. To initialize many BSR gates in such a circuit one would cool through the superconducting transition in a magnetic field, and then turn off the field.

**D. Sequentially arranged shift registers**

A multi-bit shift register can be constructed from sequentially arranged BSRs, constituting a Serial-In-Serial-Out (SISO) register. As an example, Fig. 4 shows a 2-bit serial shift register and its dynamics. The two bits are stored in one of four different configurations \( (S_1, S_2) = (1, -1), (1, 1), (-1, 1), \) and \( (-1, -1) \). Subfigures 4(b-e) show the gate dynamics for each of these initial configurations and a single input fluxon, here with \( \sigma = +1 \). The two BSR are located at \( x = 0 \) and \( x = 15\lambda_J \) (separated by \( N + 2 = 40 \) LJJ cells). As in Fig. 3, the stored flux quanta can be inferred from the values of the rail-JJ phases \( \phi^{B_1} \) and \( \phi^{B_2} \) in the right panels of each subfigure, using that \( \phi^{B_i} \approx 2\pi S_i \) \( (i = 1, 2) \). The operation of the entire 2-bit shift register is powered by the energy of the input fluxon, which looses only a fraction of its kinetic energy in each of the scatterings. The numbers printed in the left panels are the output-to-input velocity ratios after each scattering, \( v_1/v_0 \) and \( v_2/v_1 \), where again we use initial velocity \( v_0 = 0.6c \), corresponding to an initial energy of \( E_{\text{fl}}(v_0) = 10E_0 \). The lowest velocity ratio \( (0.91) \) corresponds to 95% energy conservation according to Eq. (10).

For each scattering type (NOT and transmission), both stages of the 2-bit shift register give approximately the same velocity ratios \( \approx 0.91 \) for NOT, \( \approx 0.95 \) for transmission, corresponding to those of a 1-bit BSR (see Sec. II F). The observed small variability in forward-scattering efficiency at the 1st and 2nd BSR \( (e.g. \text{between } 0.95 \text{ and } 0.96 \text{ for the two consecutive transmissions in panel } (e)) \) can be attributed to the presence of fluctuations in the connecting LJJ and at the 2nd BSR prior to the fluxon arrival there. These fluctuations are emitted from the first BSR during the first scattering event.

Due to a relatively sharp lower cut-off velocity of the transmission dynamics of one BSR, cf. Fig. 6(f), we believe that \( k = 2 \) may be the maximum number of sequentially arranged BSRs for a realistic circuit design without added power. It is beyond the scope of the paper to discuss how to reach a \( k \)-bit sequential shift register with

![FIG. 4. A 2-bit Serial-In-Serial-Out (SISO) shift register (a) and its dynamics (b-e) for a single input fluxon, \( \sigma = +1 \), and four different initial configurations of the two stored bits: \( (S_1, S_2) = (-1, -1), (-1, 1), (1, -1), \) and \( (1, 1) \). As in Fig. 3, the left panels show the JJ voltages \( V_n \) in the LJJ, where a fluxon \( (\sigma = 1) \) is seen as a blue track and an antifluxon \( (\sigma = -1) \) is seen as an orange track. The two BSR are located at \( x_n = 0 \) and at \( x_n = (N + 2)a = 40a \approx 15\lambda_J \), respectively, though smaller distances are also possible. The right panels show the evolution of the rail-JJ phases \( \phi^{B_i} \) of the two BSR \( (i = 1, 2) \). The numbers printed in each of the left panels are the relative speed \( v_1/v_0 (v_2/v_1) \) after passing through the first (second) BSR. The BSR parameters are the same as in Fig. 3.](image-url)
larger $k$, but we plan to address this in future work.

E. 2-input shift register

The 1-bit BSR, shown in Fig. 1(a), has one input LJJ and one output LJJ. Together they form a single channel called a bit line for the forward-scattering fluxon. This 1-input 1-bit BSR may be generalized to a 2-input 1-bit BSR, where a storage cell is shared between two such scattering channels, as shown in Fig. 5. We have verified in simulations that the 2-input structure also acts as an energy-efficient 1-bit BSR, using the same interface parameters as for the 1-input 1-bit BSR, cf. Table I. For the operation of this BSR, it is irrelevant which of the two input LJJ's a fluxon is sent in on – the dynamics for both input cases is equivalent and it is qualitatively equivalent to the dynamics of the 1-input BSR. In the 2-input device, the role of the rail-JJ phase $\phi^B$ of the 1-input BSR is taken over by the phase difference of the two rail JJs, $\phi^B \rightarrow \phi^B - \phi^C$. Motivated by the small difference in parameter margins between the 1-input and the 2-input version of the BSR, cf. Table I we expect that a version with many inputs would also operate. This implies that a stored bit of information could be routed to one of many outputs.

Despite the shared storage cell there is no strong dynamic coupling between the upper and lower part of the gate. By that we mean that even during the NOT-type scattering an input fluxon on the upper (lower) LJJ induces a large phase change of $4\pi$ only in the adjacent $\phi^B$ ($\phi^C$), and a relatively small temporary excitation in $\phi^C$ ($\phi^B$), resulting in an output fluxon only on the upper (lower) output LJJ. A similar observation holds for the transmission-type scattering, however in this case no significant phase change takes place even in the adjacent rail JJ. With this property, the 2-input BSR may be used as an SFQ memory with separate write and read lines.

![FIG. 5. Circuit schematic of the 2-input shift register, where the upper and lower LJJ pairs form separate fluxon scattering channels (bit lines) with a shared storage cell between them. The inductance of the storage cell is $L_s$ and the interface cells of both scattering channels are symmetric. Efficient BSR operation takes place with parameter values given in Fig. 4 and operation margins given in the right side of Table I.](image)

![FIG. 6. Margins of 1-input BSR: the output-to-input velocity (retention) ratio $v_f/v_0$, (a-e) for $v_0/c = 0.6$, as a function of varied interface parameters, $C_j/C_F$, $\bar{C}_j$, $L_s$, $I_c^B$, and $I_s$, respectively; (f) for fixed interface parameters but varied initial velocity $v_0$. In (a-f), all parameters except the varied one are kept constant at values given in Table I. Error bars mark the amplitudes of velocity oscillations (an uncertainty) after scattering. Shaded regions illustrate the ranges wherein both scattering types (NOT (red) and transmission (blue)) fulfill $v_f/v_0 \geq 0.6$, i.e. $E_n(v_f)/E_n(v_0) \geq 0.86$. This condition produces the margins given in the left side of Table I.](image)

F. Margins

An optimal set of circuit parameters for an energy-efficient BSR are given by the first and second columns in Table I. These parameters optimize the elastic nature of both scattering types (NOT and transmission) of the BSR operation, such that the dominant fraction of the input fluxon’s energy is conserved in the forward-scattered fluxon. The resulting output-to-input velocity ratio $v_f/v_0$ of the optimized dynamics amounts to 0.91 and 0.95, respectively. For an input fluxon with $v_0 = 0.6c$ the average energy efficiency of the BSR therefore is 96%

![TABLE I. Interface parameters and margins for 1-input BSR, Fig. 1(a), and 2-input BSR, Fig. 5. Margins are defined by a required output-to-input velocity ratio $v_f/v_0 \geq 0.6$, cf. Fig. 6, corresponding to an energy efficiency $E_n(v_f)/E_n(v_0) \geq 0.86$ for initial $v_0 = 0.6c$. This condition is met by all regular BSR operations, i.e. for any combinations of $S = \pm 1$ and $\sigma = \pm 1$. In case of the 2-input BSR, it is also independent of the choice of input LJJ. In both BSR types the parameters allow for a velocity retention up to $v_f/v_0 = 0.91$, cf. Fig. 6](table)
according to Eq. (10). Figure 6 shows the output-to-input velocity ratio under variations of different parameters. Setting the minimum ratio \( \nu_f/\nu_0 \) to 0.6 (corresponding to an energy efficiency \( E_0(\nu_f)/E_0(\nu_0) \geq 0.86 \) for initial \( \nu_0 = 0.6c \)), we find the operation margins for the BSR, as shown in the next three columns in Table I. The current limiting factor of the BSR design, as shown in Fig. 6(f), is the somewhat restricted range of input velocities for the transmission-type BSR dynamics. In this case, the interface’s potential barriers which are proportional to \( I_c^B \) and \( I_c \) impose a sharp lower operation limit of \( \nu_0 \geq 0.53c \), though other parameters can be used to reduce this lower velocity limit. Of the parameter margins, \( I_c^B \) is the smallest with a range of 47%.

In addition to the variation of interface parameters presented in Fig. 6, we have studied gate robustness under variation of LJJ parameters. The resulting margins are generally favourable too, with the smallest range of 66% appearing under variations of the LJJ cell inductances \( L \), as shown in Appendix A.

The margins of the 2-input BSR, shown in the last three columns of Table I are almost the same as those of the 1-input BSR. This is consistent with our observation earlier, that the dynamics on each (upper or lower) bit line is only very weakly affected by the presence of the other bit line. As long as there is no excitation on the extra bit line, it mainly acts as an inductance added to the storage loop. Therefore, we expect that a BSR gate with more bit lines (an \( k \)-input BSR) will operate similarly well.

G. Asynchronous gate timing

In most SFQ logic, including RSFQ and its descendants, the gates are clocked, and the SFQ data bit is processed in gates once the clock pulse arrives. Although data bits do not need to arrive at a precise time, the gates are still considered synchronous because the data SFQs must be processed with a clock pulse.

In asynchronous reversible logic gates, the requirements on the arrival time are reduced: operations are not clocked, and bits only need to arrive in a definite order. To achieve definite order, the input constraint is a negligible direct interaction between successive input bits. In the LJJ the interaction strength decays exponentially for large distances compared to \( \lambda_J \) and in our LJJs we find that 10\( \lambda_J \) is a suitable distance for negligible interactions. For an asynchronous 1-input gate like the 1-bit BSR, this corresponds to a minimum required delay time between two input fluxons, \( T_d \geq \max(10\lambda_J/\nu_0, \tau_{\text{max}}) \), where \( \nu_0 \) is the (common) input velocity and \( \tau_{\text{max}} \) is the maximum duration of all possible gate operations. To explore the role of the delay time \( T_d \), this section investigates (i) the dependence of the BSR on \( T_d \) and (ii) vice versa, i.e. the modification of the fluxon delay after the BSR gate. Finally, the gate-induced timing uncertainty is compared with that arising from fluxon jitter.

Next we describe uncertainties created by variation of the fluxon delay time and different gate operations. In the underlying simulations we study a 1-bit BSR initialized with \( S = -1 \) and two consecutive input fluxons with a delay time \( T_d \) between them. The initialized gate is in a steady state, but the first gate operation leaves residual energy at the interface. Thus the efficiency of the second operation will depend not only on its own dynamics (operation type), but also that of the preceding one. As a result, each of the four input combinations \( (\sigma_1, \sigma_2) \) generate distinct curves (different colors) for the output velocity \( \nu_f \) of the second fluxon, as shown in Fig. 7. These curves exhibit oscillations in \( \nu_f \) with approximate periodicity of 1/\( \nu_f \), due to the constructive or destructive interaction of the input fluxon with the oscillations remaining from
the preceding gate operation. While panel (a) shows the situation in absence of damping, in panels (b,c) we show the results for damping added to the three interface JJs. These JJs are shunted by external capacitances already, unlike those in the LJJ. As an example of some damping we test a case where one has a lossy dielectric in the shunt capacitor such that the effective loss tangent of the JJ and shunt capacitor together are \( \tan \delta (\omega = \omega_j) = 4 \cdot 10^{-3} \). For reference, this corresponds to parallel resistances of \( R_j = 1/(\tan \delta \omega_j C_j) \) and \( R_j^\prime = 1/(\tan \delta \omega_j C_j^\prime) \), parallel to the shunt capacitors \( C_j \) and \( C_j^\prime \) in Fig. 8(a). Here we choose the LJJ frequency \( \omega_j \) as the reference for the loss tangent because the interface elements temporarily oscillate with approximately that frequency during the gate operation. The added damping in panel (b) give rise to slightly increased \( v_f \)-variations and slightly reduce the average \( v_f \) relative to the undamped case (panel (a)). We believe these differences are caused because the BSR parameters were optimized in the absence of damping. However the same damping after longer times, as shown in panel (c), diminishes \( v_f \)-variations, because the residual gate energy has been reduced significantly over time. In addition, this reduces the \( v_f \)-variations between operation types. This shows that the output velocities of gates can be constrained to a range using damping and a specified minimum delay time, regardless of the number of previous gate operations.

Variability of the gate output velocities and the operation-dependent gate durations gives rise to timing uncertainties for the fluxon arrival at a later gate. Take for example the 2-bit SISO register of Fig. 4(a), where we now consider two input fluxons arriving at the first BSR with an initial delay time \( T_d \) between them, as sketched in Fig. 8. After two bits have passed through the first BSR of the SISO, the delay time is in general modified, due to different duration \( \tau_j \) \((j = 1,2)\) of the two operations at that BSR. The fluxon delay time also changes during their subsequent motion from the first to the second BSR, due to the different exit velocities \( v_{f,j} \) \((j = 1,2)\) from the first BSR. The final fluxon delay time therefore is \( T_d' = T_d + \tau_2 - \tau_1 + \Delta x (v_{f,2}^{-1} - v_{f,1}^{-1}) \), where \( \Delta x = (N + 2)a \) is the length of the LJJ section between the two BSR gates. Here the \( \tau_j \) and \( v_{f,j} \) depend on operation type and on \( T_d \). We estimate the final delay time \( T_d' \) from the simulations of two fluxons given in Fig. 7(c). The figure shows the output velocity of the second fluxon, \( v_{f,2} \). The output velocity of the first fluxon is only operation-dependent, \( v_{f,1} = 0.91 v_0 \) and \( 0.95 v_0 \) for NOT- and transmission-type, respectively, and is shown as a label in Fig. 4(b-e). We also obtain \( \tau_j \) from the simulations (not shown). From the different input combinations \((\sigma_1, \sigma_2)\) and samples \( T_d \) we determine the mean \( \langle T_d' - T_d \rangle \) and the maximum \( \max(T_d' - T_d) \) of the delay-time changes as functions of \( \Delta x \). Averaging over all input combinations, the delay time remains unchanged from one BSR to the next: \( \langle T_d' - T_d \rangle / t_{LJJ} \approx 0 \), where \( t_{LJJ} = \Delta x / v_0 \) is the nominal passage time in the connecting LJJ and we assume \( v_0 = 0.6c \). However, we find that the dominant delay-time change is caused by different input combinations. The maximum change in delay time is \( \max(T_d' - T_d) / t_{LJJ} \approx +19\% \), which comes from the input combination \((\sigma_1, \sigma_2) = (-1,1)\). The maximum negative change in delay time is \( \min(T_d' - T_d) / t_{LJJ} \approx -14\% \), which comes from the input combination \((\sigma_1, \sigma_2) = (1,1)\). For the other two combinations the delay-time changes are comparably small.

As mentioned above, asynchronous gates require a minimum delay time between bits to ensure their interactions are negligible. Since the delay time \( T_d' \) after the gate can decrease as function of the LJJ length \( \Delta x \) (due to one operation type dominantly) the LJJ should not be too long to still meet the minimum delay criterion. We estimate an upper limit of \( \Delta x \) in the following way: The initial delay time \( T_d \) will likely be a factor \( p > 1 \) of the minimum delay time \( T_{d,min} = 10a / \lambda_J \). After the gate operation, the final delay time may be decreased to \( \min(T_d') = p10a / \lambda_J - 0.142 \Delta x / v_0 \). Since \( T_d' > T_{d,min} \) has to be fulfilled, one obtains the upper limit for the LJJ length of \( \Delta x < (9p-1)/\alpha \). As a lower limit for the gate-connecting LJJ length we set \( \Delta x > 10a/J \), i.e. the same value that also ensures negligible fluxon-fluxon interactions. In our experience, LJJ's shorter than that can hinder the free fluxon motion between gates.

Another source of timing error is jitter from the LJJ's, which is the fluctuation \( \sigma_\lambda \) of fluxon passage times caused by thermal noise during its motion in the LJJ. In the ballistic regime of undamped LJJ's, where \( \omega_\lambda t_{LJJ} \ll 1 \), the jitter error (standard deviation of arrival times/time) is expected to be small. Here, \( \alpha \) is the damping coefficient of the Sine-Gordon equation and is given by the loss tangent of the LJJ, \( \alpha = g_J / (\omega_j C_j) \), with conductance \( g_J \) and capacitance \( C_j \) per unit length. In our discrete LJJ's, this corresponds to the loss tangent of each JJ, \( \alpha = \tan \delta = 1/(\omega_j C_j R_j) \). For example, in a discrete Nb-LJJ with energy scale \( E_0 / (k_B T) \approx 50 \), cf. Sec. IV a JJ loss tangent of \( \tan \delta = 2 \cdot 10^{-3} \) typical for large-area

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig8}
\caption{Sketch for operation of a 2-bit serial gate, e.g. 2-bit SISO register, for input of 2 successive fluxons separated by a delay time \( T_d \). The duration \( \tau_j \) and output velocity \( v_{f,j} \) \((j = 1,2)\) of each gate operation depend on the operation type, and thus on the input state \((\sigma_1, \sigma_2)\). Due to different \( \tau_j \) and different \( v_{f,j} \), the delay time at the following gate \( T_d' \) will in general differ from \( T_d \), depending on the distance \( \Delta x \) between the two gates.}
\end{figure}
AIO$_2$ barriers, and fluxon speed 0.6$c$, a conservative estimate for the jitter error [23] amounts to $\sigma_i/t_{\text{LJJ}} \leq 2\%$ for motion over $(10-70)\lambda_J$, corresponding to $30-190$ cells of our discrete LJJ. A more refined model predicts even smaller jitter error. The jitter error for the relevant LJJ lengths is thus expected to be much smaller than the above-estimated timing uncertainty arising from the gate operation. We expect thermal noise in the gate interface itself will also create jitter of the same order of magnitude as the LJJs. Therefore we did not simulate thermal noise in this work.

III. COLLECTIVE COORDINATE ANALYSIS

For solitons and other collective excitations of a many-body system, the collective coordinate (CC) method is a powerful way to reduce the many degrees of freedom to a few essential coordinates. We have previously developed such a CC model for the fundamental (1-bit) RFL gate [23]. Here we extend the model to the BSR, in particular the 1-input BSR of Fig. 1. To this end we parametrize the LJJ fields left and right of the interface (at $x=0$) with the ansatz

$$\phi(x<0) = (\phi^{(\sigma,X_L)} + \phi^{(-\sigma,-X_L)}) (x) + 2\pi(k_L - 1 + \sigma),$$

$$\phi(x>0) = (\phi^{(-\sigma,X_R)} + \phi^{(\sigma,-X_R)}) (x) + 2\pi(k_R - 1).$$

Each (left and right) field consists of a linear superposition of a fluxon and its mirror antifluxon, where $\phi^{(\sigma,X)}$ is the phase field of a fluxon of polarity $\sigma$ which we model as a kink equivalent to the soliton solution of the LJJ field [23]. $\phi^{(\sigma,X)}(x,t) = 4\arctan(e^{-\sigma(x-X)/W})$. Herein, the time-dependent fluxon positions $X_{L,R}(t)$ serve as the dynamical coordinates of the model, while the fluxon width $W$ is taken to be constant in a so-called adiabatic approximation. As in Sec. II the integers $k_{L,R}$ describe the vacuum levels of the left and right phase fields before the arrival of the fluxon. The resulting raiJ phase $\phi^B = \phi_L - \phi_R = 2\pi(k_L - k_R)$ corresponds to an initial orientation $S = (k_L - k_R)$ of the stored flux quantum. In comparison, the CC model developed for 1-bit RFL gate [23] is based on Eq. (11) with the special case $k_L - k_R = 0$.

The ansatz (11) neglects that for $S \neq 0$ the LJJ fields may deviate in the vicinity of the interface from the vacuum levels, as modelled by the bound states, Eq. (5). However, considering the relatively small bound-state amplitudes of the BSR with $|S| = 1$, this approximation seems justified.

A. CC Model Parametrization and Potential

Examples for the parametrization of Eq. (11) are shown in the insets of Fig. 9 for different points in coordinate space $(X_L,X_R)$. Subfigures (a-c) represent the different configurations $(k_L,k_R) = (0,0), (1,0),$ and $(0,1)$, respectively, for fluxon polarity $\sigma = 1$. A fluxon ($\sigma = 1$) initially situated in the left LJJ far away from the interface at $X/\lambda_J \ll -1$, is approximated by Eq. (11) with the coordinate $X_L = X$, while $X_R = 0$ describes the absence of excitations in the right LJJ (see left-most inset in all panels (a-c)). For this initial state, Eq. (11) forms a step at the interface $(x = 0)$ between $2\pi k_L$ to the left and $2\pi k_R$ to the right, corresponding to the initially stored flux state $S = (k_L - k_R)$. With $k_{L,R}$ and $\sigma$ set by the initial state, Eq. (11) fulfills the boundary conditions, $\phi(x \rightarrow -\infty) = 2\pi k_L + 2\pi\sigma$ and $\phi(x \rightarrow \infty) = 2\pi k_R$, for any finite $X_{L,R}$. Under these boundary conditions, four different asymptotic single-fluxon states are permitted and these can be parametrized through suitable choice of $X_{L,R}$: a fluxon (antifluxon) in the left LJJ is parametrized by $X_L < 0$ ($X_L > 0$) together with $X_R = 0$ and a fluxon (antifluxon) in the right LJJ is parametrized by $X_L = 0$ together with $X_R < 0$ ($X_R > 0$). In the center of the coordinate space, $(X_L,X_R) = (0,0)$, the phase distribution forms a step between $2\pi$ and $\pi\sigma (x = X/\lambda_J)$ until the interface, where $\phi^B = 2\pi(k_L - k_R + \sigma)$. At points near $(X_L,X_R) \approx (0,0)$, the step is modified by the possible excitations near the interface, see e.g. the inset in bottom right corner of Fig. 9(c). In the corners of the configuration space where $(|X_L| \gg 1,|X_R| \gg 1)$, Eq. (11) describes unavailable (high-energy) two-fluxon states (not shown).

Using Eq. (11) we can derive the collective coordinate model for the BSR. This derivation is discussed in detail in Appendix A while here we simply summarize the results. After inserting Eq. (11) into the system Lagrangian, Eq. (11) is simplified to

$$\frac{\mathcal{L}}{E_0} = \frac{1}{2} \begin{pmatrix} X_L \\ X_R \end{pmatrix} \mathbf{M} \begin{pmatrix} X_L \\ X_R \end{pmatrix} - U(X_L,X_R)$$

where $U(X_L,X_R)$ is the dimensionless CC potential, and the mass matrix $\mathbf{M}$ is composed of the coordinate-dependent, dimensionless elements $M_{ii}(X_i)$ and $M_{ij;i} = M_{LR}(X_L,X_R)$ $(i,j = L,R)$. The CC potential $U$, masses $m_i$ and mass coupling $m_{LR}$ are given in Eqs. (A7), (A5) and (A6), respectively. Compared with the CC model of the 1-bit RFL gate [23], an additional term

$$u_s = \frac{1}{2} (\sigma(\phi_L - \phi_R + 2\pi f_E) = \frac{1}{2} (2\pi \sigma(k_L - k_R)$$

$$+ 8\arctan e^{X_L/W} - 8\arctan e^{-X_R/W} + 2\pi(1 + \sigma f_E))^2$$

contributes to the CC potential $U$, cf. Eq. (A7), which stems from the shunt current through the inductor $L_s$.

The diagonal elements $m_i$ of the mass matrix $\mathbf{M}$ vary with $X_i$ near the interface, but asymptotically $(|X_i| \ll \lambda_J)$ approach a constant value, $m_i = 8\lambda_J/W$. The mass coupling $m_{LR}$ is exponentially suppressed far away from the interface, but is finite near it. It is proportional to the raiJ capacitance $C_{ij}^B$, and this explains the important role of $C_{ij}^B$ for the forward-scattering of a fluxon from one LJJ to another in many gates. In the fundamental
(NOT and ID) RFL gates, mass coupling is the dominant coupling mechanism between the LJJIs, whereas coupling generated by the potential is negligible since the potential gradient always acts perpendicular to the coordinate axes, $\partial U / \partial X|_{X=0} = 0$. Relative to the fundamental RFL gates, the BSR has an added contribution $u_2$ in the CC potential $U$ which can generate a much stronger coupling between $X_L$ and $X_R$, depending on the configuration ($k_L, k_R$).

The CC potential $U$ is shown in Fig. 9 for the BSR parameters of table 4 with $\sigma = 1$, and three different configurations ($k_L, k_R$). We emphasize that $U$ depends parametrically on the initial state, namely on the initially stored SFQ, $S = k_L - k_R$, and on the polarity $\sigma$ of the incoming fluxon. Specifically, the dependence enters in form of the product $\sigma \cdot S$, as can be seen from Eq. (13) for the case of zero external flux through the storage cell, $f_E = 0$. All other contributions to the CC potential, $U_0$, $u_1$, and $u_2$ in Eq. (A7), are independent of both $\sigma$ and $S$. Note that the product $\sigma \cdot S$ preserves the circuit’s invariance under phase-inversion ($\sigma \rightarrow -\sigma$ and $S \rightarrow -S$), which would only be broken in presence of finite $f_E$.

Most contributions to the CC potential, $U_0$, $u_1$, and $u_2$ in Eq. (A7), have mirror symmetry about the line $X_R = -X_L$, whereas $u_3$ has this symmetry only for $\sigma(k_L - k_R) = -1$, as can be seen from Eq. (13) for $f_E = 0$. In Fig. 9 the mirror symmetry is thus seen only in panel (c), where $\sigma(k_L - k_R) = -1$, while in the other cases it is broken. The asymmetry is particularly strong for $\sigma(k_L - k_R) = +1$, panel (b).

A fluxon initially at position $X \ll -\lambda J$, moving with velocity $\nu_0$, is parametrized by $(X_L, X_R) = (X, 0)$, $(\dot{X}_L, \dot{X}_R) = (\nu_0, 0)$, and the related fluxon width $W/\lambda_J = \sqrt{1 - \nu_0^2/c^2}$. For these initial conditions, the initial energy of the system is found from Eq. (12) to be $E_{init} = E_S + E_{fl}(\nu_0)$. Herein, $E_{fl}(\nu_0)$ is the initial fluxon energy, Eq. (10), and $E_S$ is the energy of the initially stored flux quantum $S$, as given in Eq. (9). The coordinate space accessible during free evolution with energy $E_{init}$ is indicated by the corresponding equipotential lines (gray) in Figs. 9a-c. In Fig. 9c this space consists of a central well which connects four asymptotic ‘scattering valleys’. All of these correspond to a single fluxon, but differ by its polarity or its position in either the left or right LJJ, cf. description above. In Figs. 9a,b, only two of these valleys are connected as a result of the potential’s asymmetry, namely the fluxon’s input valley $(X_L < 0, X_R = 0)$, with the valley $(X_L \approx 0, X_R < 0)$ that corresponds to a forward-scattered fluxon.

The Lagrangian, Eq. (12), generates the coupled equations of motion,

$$
\begin{align*}
\dot{X}_L &= -M^{-1} \left( \frac{\partial^2 U_0}{\partial X_L^2} + \frac{1}{2} \frac{\partial^2 U_{init}}{\partial X_L^2} X_L^2 + \frac{\partial U_0}{\partial X_L} X_L \right) \\
\dot{X}_R &= -M^{-1} \left( \frac{\partial^2 U_0}{\partial X_R^2} + \frac{1}{2} \frac{\partial^2 U_{init}}{\partial X_R^2} X_R^2 + \frac{\partial U_0}{\partial X_R} X_R \right)
\end{align*}
$$

(14)

which describe the free dynamics of the coordinates $X_{L,R}$ for fixed initial values of $S$ and $\sigma$. Recall that in our
CC model, Eq. (11), $S$ and $\sigma$ are mere parameters determined by the initial state. However, as will become clearer in the discussion below, the corresponding values $S'$ and $\sigma'$ after the scattering can also be deduced from the asymptotic states of the evolution.

### B. CC Model Results

From Eq. (14) we obtain the CC trajectories $(X_L, X_R)(t)$ shown in Figs. 2(a-c) (red lines). We also compare the CC trajectories with ‘simulated’ trajectories which are obtained by fitting the phases $\phi_{L,R}^{n}(t)$ of the full circuit simulations to Eq. (11) (blue markers). As Fig. 2 demonstrates, there is generally very good qualitative and quantitative agreement with the CC model trajectory.

Next we describe how an empty BSR circuit is loaded with an SFQ such that it is initialized for regular BSR operation. In Fig. 9(a) the trajectory of the incoming fluxon enters the central potential well where it bounces multiple times. Since no damping has been included in the CC dynamics, Eq. (14), the trajectory may eventually exit the well, corresponding to a fluxon emitted from the interface into the left or right LJJ (insets). In the circuit simulations, however, even though no resistances are included, the generation of plasma waves at the interface effectively constitutes a weak damping mechanism which prevents later escape from the interface. For the coordinates trapped near the center point $(X_L, X_R) \approx (0,0)$, the phase distribution is close to a step profile (inset pointing to center of coordinate space), whereas the initial fluxon profile has vanished. From a comparison with the initial state (inset pointing to left side of coordinate space), where no flux was stored in the BSR ($S = 0$), it is clear that a flux quantum has now been added to the storage cell, i.e., $S' = 1 = S + \sigma$. While Fig. 9(a) shows the dynamics for a high-energy fluxon $(X_L(0) = v_0 = 0.6c)$ in absence of an external flux $f_E$ through the storage cell, the noise in the loading process can in principle be lowered by using a low-energy fluxon. This decreases the amount of energy that must be lost to capture the fluxon.

To avoid back reflection of the low-energy fluxon from the gate interface, one must lower the interface potential by applying a flux $f_E \neq 0$.

Figure 9(b) shows results for the initial state $S = 1$. Here the central well of $U$ is separated by a potential barrier from the input valley. The trajectory is shown to follow along the curved potential into the scattering valley, which corresponds to a fluxon in the right LJJ, while $S$ remains unaffected (inset). This process thus corresponds to the transmission of a fluxon without topological change – the initial phase difference of $2\pi$ between the left and right LJJ is therefore roughly maintained during the scattering. In comparison, the dynamics of an ID gate is more complicated (as well as longer in duration), strongly relying on mass-coupling forces (cf. Fig. 4(a) in Ref. 17).

Figure 9(c) shows results for the BSR initially in the state $S = -1$. Here the CC potential resembles that of a fundamental 1-bit gates (cf. Fig. 4(a) in Ref. 17). The resulting CC dynamics is similar to the NOT fundamental gate dynamics (cf. Fig. 7(c1) in Ref. 17), and can be explained by the combined effect of the strong mass-coupling (large $C_B^B$) together with the forces from the potential $(I_B^B, L_s)$ and the mass-gradients $(C_B^B, C_J)$. The resulting state after the scattering corresponds to a forward-scattered antifluxon, while the stored flux has been inverted, $S' = \sigma = -S$ (inset).

As these examples show, the CC model – though heavily simplifying the many-JJ circuit to a reduced system with two degrees of freedom – describes the fluxon scattering in the BSR accurately. Furthermore, it is a good tool to interpret and predict fluxon dynamics at circuit interfaces. With the help of the CC model, we were able to understand how the product $\sigma \cdot S$, which represents the relative polarity of moving and stored bit states, changes the potential landscape. This in turn changes the scattering dynamics, as we described for the three relevant cases (initialization and the two distinct BSR gate operations).

## IV. DISCUSSION

Shift registers constitute a class of superconducting memory intended to provide fast access to small amounts of data. They are usually loaded as serial input and intended as first-in-first-out (FIFO) buffers. This is different than RAM, which is a larger memory intended for addressing in a 2D array. In superconducting logic, the currently available RAM typically builds upon vortex-transition-memory for SFQ-based logic. However, new AQFT, magnetic-superconducting hybrid nanowire-based and DRAM memories can provide sufficient memory for near-term superconducting logic applications.

In the future we intend to describe how to build large shift registers. The 2-bit shift register described above is made from two 1-bit BSRs. It shows that ballistic gates can in principle be executed in a sequence of two without external power with certain defined constraints. The same holds for the 2-input BSRs and furthermore the simulation data indicates that multi-bit line BSRs can be operated with similar performance. This would allow some bit lines to be used for input and others to be used for sending data to the needed outputs. Having a logical depth of two without external power provides a useful feature because almost every gate is currently clocked (and not sequenced) in most SFQ logic. This could also lead to new methods to incorporate memory with logic (cf. Ref. 50). In principle, RFL BSRs could allow greater density than shift register that use dual rail encoding because RFL already uses an SFQ for both bit states. We finally note that, in principle, a dual-rail RSFQ could produce an output with both rails merged.
such that it feeds data into a BSR.

The 2-input BSRs in this work (with 2-outputs) can in principle be used to shift information on-demand in two dimensions (vertically and horizontally). In previous work, we also showed how to make a CNOT gate\cite{15}, which can provide XOR operations. In the future, we plan to release gates to do full digital processing. The XOR operation could give the sum operation for either a half or full adder. To realize such an adder, we plan to study a reversible gate that executes the missing multiplication function.

Logic gates generally have different execution times (delays)\cite{15}, and in SFQ logic, delays and jitter lead to requirements for clock and bit synchronization\cite{22,23} and sometimes bit arbitration\cite{24}. However, some progress has been made recently in this area with the introduction of a second time-constant within an AND and OR gate to conveniently define a timing window for receiving the SFQ (bit=1 state)\cite{25}. Additionally, our asynchronous gates provide a positive development for RFL (and any future bipolar-SFQ logic) because the timing requirement basically reduces to a requirement of bit order. In RSFQ, the (unipolar-bit) T flip-flop is comparable in that it uses no clocking and the bits only need to arrive in a particular order.

Superconducting logic can in principle approach thermodynamic reversibility, meaning that there is no lower limit to energy dissipation. In the past this was studied with so-called adiabatic logics\cite{20,21}. In these logic types, adiabatic clock waveforms drive the gates such that the circuit state is always close to a potential-energy minimum. In these adiabatically reversible logic types the dissipated energy scales with the inverse of the clock period such that the thermodynamic limit is approached by lowering the clock frequency. Ballistically reversible logic follows an alternative approach. In ballistic superconducting logic, fluxons in LJJ s have been chosen as the bit carriers. The gates are powered by the same input fluxons while no external power is applied. Output states with the same energy as the input states are accessible in principle lower $E_B$ closer to $k_B T$ to achieve an even lower energy cost.

Although it is beyond the scope of this work to specify a full architecture for RFL, it is obvious that the BSRs could be tested by a train of fluxons traveling with some interval between them. For example in the simulation data of Fig. 8\cite{51}, the input fluxons arrive with a time interval of $T = 8/\nu_J$ for clarity (smaller intervals are possible). The energy cost estimated above from the circuit simulation includes the loss to plasma waves (from the imperfectly reversible undamped gates). At very high Josephson frequencies comparable to the superconducting gap, additional loss due to quasiparticles is expected and would therefore set an upper limit to the Josephson frequency $\nu_J$ and the resulting operation speed. Assuming circuits are made with a Josephson frequency $\nu_J = 44 \text{GHz}$ and the above-mentioned time interval is used between bits, we calculate a real time interval of 182 ps/op. From the rate (5.5 GHz) and the above energy calculation, the maximum power loss per bit (during operations) is estimated as 20 pW. Our gates allow a combined benefit of asynchronous timing and energy efficiency. With these modest assumptions, the maximum energy delay product (EDP) for the shift register is less than $6.6 \cdot 10^{-31} \text{J} s = 10^3 h$. Clocking will cost energy as well, and will be addressed in future work. However, we note that an EDP on the order of $1 \cdot 10^{-22} \text{J}$ has been modeled in a one-stage clocked RSFQ architecture\cite{24}. In the future, we plan to target low EDP in all of our gates, including those that are less efficient non-ballistic gates (see, e.g., Ref. [13] for a clock-triggered gate).

\section{Conclusion}

Reversible logic may progress digital computing generally because it allows great improvements in computing efficiency at the gate level. In contrast, end-of-the-roadmap CMOS will have orders of magnitude higher energy cost per bit switching. The type of reversible logic gates which we studied here (RFL BSRs) are ballistic. By introducing the asynchronous feature to ballistic gates, as we have done in this work, we expect greater practicality in our reversible logic family (RFL) since the timing requirements are reduced.

The ADF (Anderson, Dynes, and Fulton) flux shuttle provided a pioneering design for a shift register prior to the start of SFQ logic. That logic is thermodynamically irreversible with the bit’s energy dissipated during every logic operation. In contrast to the ADF shuttle, which has bits encoded by SFQ presence, our RFL bal-
listic gates conditionally invert fluxon polarity, where the fluxon polarity encodes the bit state. In this work, we introduce BSRs (Ballistic Shift Registers) which add the feature of memory to previous ballistic multi-port gates. The BSRs rely only on ballistic scattering dynamics between the input fluxon and stored SFQ. Here the gate dynamics fall into two cases which consist of the resonant NOT case, generally used in RFL, and a simpler transmission case.

We have performed circuit simulations of a 1-input BSR, as well as a shift register composed of two 1-input BSR gates in sequence. In another design we introduced a 2-input BSR which can be used as a register with separate write and read ports or alternatively as a device to shift the bit state between different bit lines. Furthermore, we discuss how this may be helpful for a register-based memory.

Since the ballistic scattering depends on the stored bit state (unlike previous RFL gates), the 1-input and 2-input BSR constitute the first set of asynchronous reversible logic gates appropriate for feed forward computing. The former (1-input) gate is shown to allow the execution of two in sequence without external power. The latter gate allows more bit lines to be added. We discussed how this is related to logical depth and timing requirements.

Most importantly technically, perhaps, is that the BSR has wide parameter margins, where all margins are above 46% when the energy efficiency is set to 86%. This is far above the variation in today’s standard fabrication processes such that BSRs can be tested.

In addition to full circuit simulations, we have modeled the BSR dynamics by a collective coordinate model which reduces the many-JJ degrees of freedom to only two coordinates. With the help of this model, the state-dependent scattering dynamics can be understood from effective potentials in fluxon coordinate space – the BSR scattering potentials are dependent on the initial fluxon and SFQ states.

All SFQ logic types switch in a time equal or greater than the natural oscillation period of the Josephson junctions. Our logic is a fast reversible logic type in that it is generally slowed by the adiabatic power source. Consecutive BSR operations are shown to be possible in less than 8 Josephson periods. We do not currently see the need for an adiabatic clock in contrast to other reversible logic families and this helps enable logic at high speed. Thus, we are optimistic that our ballistic logic may enable high-throughput high-efficiency computation with unpowered gate sequences.

ACKNOWLEDGMENTS

KDO would like to thank the Herrs, M. Frank, R. Lewis, N. Missert, I. Sutherland, V. Semenov, K. O’Brien, B. Sarabi, C. Richardson, D. Mountain, G. Herrera, and N. Yoshikawa for stimulating scientific discussions. We thank Seeqc (www.seeqc.com) for their professional foundry services which were used to fabricate RFL gates. WW would like to thank the Physics Department at the University of Otago for its hospitality.

Appendix A: Collective coordinate analysis

Here we sketch the derivation of a collective coordinate model for the 1-input BSR of Fig. 1(a), leading to the results discussed in Sec. III. The procedure is similar to the collective coordinate analysis for other RFL gates.

The starting point is the circuit Lagrangian, Eqs. (1) with the interface contribution, Eq. (1). Inserting the mirror fluxon ansatz, Eq. (11), the LJJ contributions become

\[ \frac{1}{E_0} (\mathcal{L}_I + \mathcal{L}_R) = \sum_{i=L,R} \frac{m_0(X_i) X_i^2}{2} - U_0(X_L, X_R), \] (A1)

\[ U_0 = \sum_{i=L,R} \left\{ \frac{4 \lambda^2}{W^2} \left( 1 - \frac{2z_i}{\sinh(2z_i)} \right) \right. \]
\[ \left. + \frac{2W}{\lambda^2} \tanh(z_i) \text{sech}^2(z_i) \left[ 2z_i + \sinh(2z_i) \right] \right\}, \] (A2)

\[ m_0(X_i) = \frac{8\lambda^2}{W} \left( 1 + \frac{2z_i}{\sinh(2z_i)} \right), \] (A3)

where \( z_i = X_i/W \) (\( i = L, R \)). To obtain these expressions, we have replaced the LJJ sums in \( \mathcal{L}_{I,R} \) by integrals, based on the small discreteness, \( a/\lambda_J \ll 1 \). We have evaluated all integrals with boundaries \( (-\infty, 0) \) and \( (0, \infty) \), which corresponds to including the interface’s termination JJs as part of the LJJ. To correct for this, the corresponding energies have to be subtracted in the interface Lagrangian \( \mathcal{L}_I \), Eq. (1), such that \( \hat{C}_J \to C_J - C_J \) and \( \hat{I}_c \to \hat{I}_c - I_c \). After inserting the ansatz Eq. (11) also into \( \mathcal{L}_I \), the full system Lagrangian reads

\[ \frac{\mathcal{L}}{E_0} = \frac{m_L \hat{X}_L^2}{2c^2} + \frac{m_R \hat{X}_R^2}{2c^2} + m_{LR} \hat{X}_L \hat{X}_R - U(X_L, X_R). \] (A4)

Herein, the interface modifies the dimensionless mass of Eq. (A3) and also contributes a mass-coupling term,

\[ m_i(X_i) = m_0(X_i) + \frac{\hat{C}_J - C_J + C_J^B}{C_J \lambda_J / a} (g_I(X_i))^2, \] (A5)

\[ m_{LR}(X_L, X_R) = \frac{C_J^B}{C_J \lambda_J / a} g_I(X_L) g_I(X_R), \] (A6)

where the factor \( g_I(X_i) = 4 (\lambda_J/W) \text{sech}(X_i/W) \) describes the local influence of the interface. The dimensionless CC potential of Eq. (A2) is also modified,

\[ U = U_0 + \frac{\hat{I}_c - I_c + I_c^B}{I_c \lambda_J / a} u_1 + \frac{I_c^B}{I_c \lambda_J / a} u_2 + \frac{L \lambda_J / a}{I_c} u_3, \] (A7)
with the interface contributions to the potential,
\[
\begin{align*}
  u_1 &= \sum_{i=L,R} 8 \text{sech}^2(z_i) \tanh^2(z_i), \\
  u_2 &= -\prod_{i=L,R} \left[ 8 \text{sech}^2(z_i) \tanh^2(z_i) \right] \\
  &\quad + \prod_{i=L,R} \left[ 4 \text{sech}(z_i) \tanh(z_i) \left( 1 - 2 \text{sech}^2(z_i) \right) \right]
\end{align*}
\]
and

\[
  u_s = \frac{1}{2} \left( \sigma(f_L - f_R) + 2\pi\sigma f_E \right)^2.
\]

Using \( \phi_L = \phi(x=0^-) = 8 \arctan e^{\pi X_L/\sqrt{L}} + 2\pi(k_L-1+\sigma) \)
and \( \phi_R = \phi(x=0^+) = 8 \arctan e^{-\pi X_L/\sqrt{L}} + 2\pi(k_R-1) \)
from Eq. (11), the storage-cell contribution \( u_s \) can be written as

\[
  u_s = \frac{1}{2} \left( 8 \arctan e^{X_L/\sqrt{L}} - 8 \arctan e^{-X_L/\sqrt{L}} \\
  + 2\pi(k_L-k_R) + 2\pi(1+\sigma f_E) \right)^2.
\]

Appendix B: LJJ parameter margins

Similar to the variation of interface parameters in Fig. 8 in Fig. 10 we show the output-to-input velocity ratio under variations of different LJJ parameters: (a) the JJ critical currents \( J_c \), (b) the cell inductances \( L \), (c) the cell inductances \( L \) and JJ areas, and (d) JJ capacitances \( C_J \). Case (a) corresponds to a variation of the critical current density \( J_c \). Case (c) can geometrically correspond to linearly scaling the inductor length while scaling the JJ area by the same amount (the dependence of the inductance on the inductor width is more complex). The LJJ parameter variations in general give rise to scalings of (i) Josephson penetration depth relative to unit cell length \( \lambda_J/a \equiv \sqrt{L_J/L} = \Phi_0/2\pi L_J \),

(ii) JJ frequency \( \omega_J = 1/\sqrt{L_J C_J} = \sqrt{2\pi I_c/\Phi_0 C_J} \),

(iii) LJJ energy scale \( E_0 = (\Phi_0/2\pi)^{3/2} \sqrt{L_J/L} \), and (iv) LJJ impedance \( Z = \sqrt{L_J/C_J} \), as shown in the table of Fig. 10.

The first three variations (a-c) entail variations of the relative lattice spacing \( a/\lambda_J \), and we present the data in the respective panels as functions of \( (a/\lambda_J)^2 \). For most LJJ parameter variations, the margins of this quantity are typically around 60–70%, as e.g. seen here in cases (a,b). An exception is case (c) where all parameters of the LJJ are scaled by the same factor, as indicated in the table. Here the resulting margins of \( (a/\lambda_J)^2 \) are almost an order of magnitude larger, and we attribute this robustness to the invariance of the fluxon energy \( 10E_0 \).

In contrast, in cases (a) and (b) the fluxon energy is lowered relative to its nominal value for decreasing and increasing values of \( a/\lambda_J \), respectively. This leads to characteristic edges seen in the variation data of the transmission-type scattering (blue markers), appearing when the fluxon’s initial kinetic energy is too low to overcome the potential barrier on the transmission path.

We note that for large discreteness, \( (a/\lambda_J)^2 \approx 1 \), the moving fluxon loses energy through excitation of linear plasma modes in the LJJ. Because of the resulting strong damping, the output-to-input velocity ratio in panel (c) becomes increasingly ill-defined for \( (a/\lambda_J)^2 \lesssim 1 \) (it becomes dependent on the distance of the measurement points from the gate interface).

Panel (d) shows the varied capacitance \( C_J \) relative to its nominal value \( C_J^{(0)} \). We note that all of our simulations are performed with \( a/\lambda_J \) as the sole free parameter, and absolute values of \( C_J^{(0)} \), \( I_c^{(0)} \), and \( L^{(0)} \) are not specified. However, for the Nb-fabrication assumed in the discussion of Sec. IV the nominal values become \( L^{(0)} = 16 \mu \text{H}, I_c^{(0)} = 3.0 \mu \text{A} \) and \( C_J^{(0)} = 120 \text{fF} \). Panel (d) shows wider \( C_J \)-margins (140%) compared with the inductance margins of panels (a,b). We attribute this increase to the fact that the fluxon energy is not changed here, unlike in cases (a,b), cf. the table in Fig. 10. However, the margins are also smaller than in the case of panel (c). In case (d) we observe that high values of \( C_J \) limit the NOT operation (red markers). This is likely due to the lowered LJJ frequency \( \omega_J \); the NOT gate is a resonant process that depends on the frequency of the
D.S. Holmes, A.L. Ripple, and M.A. Manheimer, *Energy-Efficient Superconducting Computing – Power Budgets and Requirements*, IEEE Trans. Appl. Supercond. **23**, 1701610 (2013).

2. I.I. Soloviev, N.V. Klenov, S.V. Bakurskiy, M.Y. Kupriyanov, A.L. Gudkov, and A.S. Sidorenko, *Beyond Moore’s technologies:* operation principles of a superconductor alternative, Beilstein J. Nanotechnol. 2017, 8, 2689–2710.

3. K.K. Likharev, O.A. Mukhanov, and V.K. Semenov *Resistive single flux quantum logic for the Josephson-junction technology*, in SQUID’ 85, Berlin, Germany, 1985, pp. 1103-1108.

4. K.K. Likharev and V.K. Semenov: *RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems*, IEEE Trans. Appl. Supercond. **1**, 3 (1991).

5. D.E. Kirichenko, S. Sarwana and A.F. Kirichenko, *Zero Static Power Dissipation Biasing of RSFQ Circuits*, IEEE Trans. Appl. Supercond. **21**, 776 (2011).

6. M.H. Volkmann, A. Sahu, C.J. Fourie, and O.A. Mukhanov, *Implementation of energy efficient single flux quantum digital circuits with sub-aJ/bit operation*, Supercond. Sci. Technol. **26**, 015002 (2013).

7. M. Tanaka et al., *Development of Bit-Serial RSFQ Microprocessors Integrated with Shift-Register-Based Random Access Memories*, 15th International Superconductive Electronics Conference (ISEC) (2015).

8. Y. Harada, H. Nakane, N. Miyamoto, U. Kawabe, E. Goto, and T. Soma, *Basic operations of the quantum flux parametron*, IEEE Trans. Magnetics **23**, 3801 (1987).

9. C.L. Ayala, T. Tanaka, R. Saito, M. Nozoe, N. Takeuchi and N. Yoshikawa, *MAVA: A Monolithic Adiabatic Integration Architecture Microprocessor Using 1.4-μJ/op Unshunted Superconductor Josephson Junction Devices*, IEEE Journal of Solid-State Circuits **56**, 1152 (2021).

10. Q.P. Herr, A.Y. Herr, O.T. Oberg, and A.G. Ioannidis, *Ultra-low-power superconductor logic*, J. Appl. Phys. **109**, 103903 (2011).

11. R. Landauer, *Irreversibility and heat generation in the computing process*, IBM Journal of Research and Development **5**, 183 (1961).

12. Appendix 2 of Ref. 1.

13. T.A. Fulton, R.C. Dynes, and P.W. Anderson, *The Flux Shuttle – A Josephson Junction Shift Register Employing Single Flux Quanta*, IEEE Proceedings **61** (1973).

14. T.A. Fulton, and L.N. Dunkleberger, *Experimental flux shuttle*, Appl. Phys. Lett. **22**, 232 (1973).

15. O.A. Mukhanov, S.V. Polonsky, and V.K. Semenov, *New elements of the RSFQ Logic Family*, IEEE Trans. Magnetics **27**, 2435 (1991).

16. O.A. Mukhanov, *Rapid Single Flux Quantum (RSFQ) Shift Register Family*, IEEE Trans. Appl. Supercond. **3**, 2578 (1993).

17. W. Wustmann and K.D. Osborn, *Reversible fluxon logic: Topological particles allow ballistic gates along one-dimensional paths*, Phys. Rev. B **101**, 0.14516 (2020).

18. K.D. Osborn and W. Wustmann, *Reversible Fluxon Logic With Optimized CNOT Gate Components*, IEEE Trans. Appl. Supercond. **31**, 1 (2021).

19. K.D. Osborn and W. Wustmann, *Ballistic reversible gates matched to bit storage: Plans for an efficient CNOT gate using fluxons*, in Reversible Computation. RC 2018. Lecture Notes in Computer Science **11106**, 189 (Springer, Cham, 2018).

20. K.K. Likharev, S.Y. Rylov, and V.K. Semenov, *Reversible converter computation in array of parametric quantrons*, IEEE Trans. Magn. **21**, 947 (1985).

21. V.K. Semenov, G.V. Danilov, and D.V. Averin, *Negative-inductance SQUID as the basic element of reversible Josephson-junction circuits*, IEEE Trans. Appl. Supercond. **13**, 938 (2003).

22. J. Ren, V.K. Semenov, Y.A. Polyakov, D.V. Averin, and J.-S. Tsai, *Progress Towards Reversible Computing With nSQUID Arrays*, IEEE Trans. Appl. Supercond. **19**, 961 (2009).

23. J. Ren and V.K. Semenov, *Progress With Physically and Logically Reversible Superconducting Digital Circuits*, IEEE Trans. Appl. Supercond. **21**, 780 (2011).

24. N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, *Reversible logic gate using adiabatic superconducting devices*, Sci. Rep. **4**, 6354 (2014).

25. M.P. Frank, *Asynchronous Ballistic Reversible Computing*, 2017 IEEE ICRC conference proceedings (2017).

26. M.P. Frank, R.M. Lewis, N.A. Missert, M.D. Henry, M.A. Wolak, and E.P. DeBenedictis, *Semi-Automated Design of Functional Elements for a New Approach to Digital Superconducting Electronics*, IEEE Int. Superconductive Electron. Conf., 1 (2019).

27. L. Yu, W. Wustmann and K.D. Osborn, *Experimental designs of ballistic reversible logic gates using fluxons*, Proc. IEEE Int. Superconductive Electron. Conf., 1 (2019).

28. R. Rajaraman: *Solitons and Instantons. An introduction to Solitons and Instantons in Quantum Field Theory* (North-Holland, Amsterdam, 1989).

29. J. Rubinstein, *Sine-Gordon Equation*, J. Math. Phys. **11**, 258 (1970).

30. A. Fedorov, A. Shnirman, G. Schön, and A. Kidiyarova-Shevchenko, *Reading out the state of a flux qubit by Josephson transmission line solitons*, Phys. Rev. B **75**, 224504 (2007).

31. A.L. Pankratov, A.V. Gordeva, and L.S. Kuzmin *Drastic Suppression of Noise-Induced Errors in Underdamped Long Josephson Junctions*, Phys. Rev. Lett. **109**, 087003 (2012).

32. A.C. Scott, F.Y.F. Chu, and S.A. Reible, *Magnetic-flux propagation on a Josephson transmission line J. Appl. Phys. **47**, 3272 (1976).

33. T. Dauxois and M. Peyrard, *Physics of Solitons* (Cambridge University Press, Cambridge, 2006).

34. O.A. Mukhanov, *RSFQ 1024-bit Shift Register for Acquisition Memory*, IEEE Trans. Appl. Supercond. **3**, 3102 (1993).

35. M. Hosoya, W. Hioe, K. Takagi, and E. Goto, *Operation of a 1-bit quantum flux parametron shift register (latch) by LJJs.*
4-phase 36-GHz clock, IEEE Trans. Appl. Supercond. 5, 2831 (1995).
36 K. Fujiwara, Y. Yamashiro, N. Yoshikawa, A. Fujimaki, H. Terai, and S. Yorozu, Design and high-speed test of (4 × 8)-bit single-flux-quantum shift register files, Supercond. Sci. Technol. 16, 1456 (2003).
37 K. Ishida, M. Tanaka, T. Ono, and K. Inoue, Single-flux-quantum cache memory architecture, 2016 International SoC Design Conference (ISOCC), 105 (2016).
38 M.G. Bautista, P. Gonzalez-Guerrero, D. Lyles, and G. Michelogiannakis, Superconducting Shuttle-Flux Shift Register for Race Logic and Its Applications, IEEE Transactions on Circuits and Systems I: Regular Papers, 1 (2022).
39 D.K. Brock, RSFQ TECHNOLOGY: CIRCUITS AND SYSTEMS, International Journal of High Speed Electronics and Systems 11, 307 (2001).
40 S. Nagasawa, K. Hinode, T. Satoh, Y. Kitagawa, and M. Hidaka, Design of all-dc-powered high-speed single flux quantum random access memory based on a pipeline structure for memory cell arrays, Supercond. Sci. Technol. 19 S325 (2006).
41 V.K. Semenov, Y.A. Polyakov, and S.K. Tolpygo, Very Large Scale Integration of Josephson-Junction-Based Superconductor Random Access Memories, IEEE Trans. Appl. Supercond. 29, 1302809. (2019).
42 Q.P. Herr and A.Y. Herr, Superconducting Digital Computing: Promise-Progress-Prospects, Semicon Europa, Munich (2021).
43 S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield, IEEE Trans. Appl. Supercond. 5, 2447 (1995).
44 S. Nagasawa, H. Hasegawa, T. Hashimoto, H. Suzuki, K. Miyahara, and Y. Enomoto, Design of a 16 kbit superconducting latching/SFQ hybrid RAM, Supercond. Sci. Technol. 12 933 (1999).
45 H. Takayama, N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, A random-access-memory cell based on quantum flux parametron with three control lines J. Phys.: Conf. Ser. 1054, 012063 (2018).
46 I.A. Dayton, T. Sage, E.C. Gingrich, M.G. Loving, T.F. Ambrose, N.P. Siwak, S. Keebaugh, C. Kirby, D.L. Miller, A.Y. Herr, Q.P. Herr, O. Naaman, Experimental Demonstration of a Josephson Magnetic Memory Cell With a Programmable π-Junction, IEEE Magnetics Letters 9, 3301905 (2018).
47 Q.-Y. Zhao, E.A. Toomey, B.A. Butters, A.N. McCaughan, A.E. Dane, S.-W. Nam, and K.K. Berggren, A compact superconducting nanowire memory element operated by nanowire cryotrons, Supercond. Sci. Technol. 31, 035009 (2018).
48 A. Murphy, D.V. Averin, and A. Bezryadin, Nanoscale superconducting memory based on the kinetic inductance of asymmetric nanowire loops, New J. Phys. 19, 063015 (2017).
49 F. Wang, T. Vogelsang, B. Haukness, and S.C. Magee, DRAM Retention at Cryogenic Temperatures, 2018 IEEE International Memory Workshop (IMW), Kyoto, Japan (2018).
50 J. Reuben, Rediscovering Majority Logic in the Post-CMOS Era: A Perspective from In-Memory Computing, J. Low Power Electron. Appl. 10, 28 (2020).
51 I.E. Sutherland and R.F. Sproull, Logical Effort: Designing for Speed on the Back of an Envelope, in Proc. of the 1991 University of California/Santa Cruz conference on Advanced research in VLSI (MIT Press, Cambridge, 1991).
52 M. Maezawa, I. Kurosawa, M. Aoyagi, H. Nakagawa, Y. Kameda, and T. Nanya, Rapid single-flux-quantum dual-rail logic for asynchronous circuits, IEEE Trans. Appl. Supercond. 7, 2705 (1997).
53 P. Patra, S. Polonsky and D.S. Fussell, Delay insensitive logic for RSFQ superconductor technology, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems, 42 (1997).
54 G. Tzimpragos, J. Volk, A. Wynn, J.E. Smith, T. Sherwood, Superconducting Computing with Alternating Logic Elements, 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 651, (2021).
55 S. Yorozu, Y. Kameda, S. Tahara, 60 Gbps throughput demonstration of an asynchronous SFQ-pulse arbitration circuit, IEEE Trans. Appl. Supercond. 11, 621 (2001).
56 S.V. Rylov, Clockless Dynamic SFQ and Gate With High Input Skew Tolerance, IEEE Trans. Appl. Supercond. 29, 1300805 (2019).
57 N. Takeuchi, Y. Yamanashi, N. Yoshikawa, Measurement of 10 zJ energy dissipation of adiabatic quantum-flux-parametron logic using a superconducting resonator, Appl. Phys. Lett. 102, 052602 (2013).
58 O.M. Braun and Y.S. Kivshar, Phys. Rep. 306, 1 (1998).