P4RROT: Generating P4 Code for the Application Layer

Csaba Györgyi  
Eötvös Loránd University, Hungary  
gycsaba96@inf.elte.hu

Sándor Laki  
ELTE Eötvös Loránd University, Hungary  
lakis@inf.elte.hu

Stefan Schmid  
TU Berlin, Germany  
stefan.schmid@tu-berlin.de

ABSTRACT

Throughput and latency critical applications could often benefit of performing computations close to the client. To enable this, distributed computing paradigms such as edge computing have recently emerged. However, with the advent of programmable data planes, computations cannot only be performed by servers but they can be offloaded to network switches. Languages like P4 enable to flexibly reprogram the entire packet processing pipeline. Though these devices promise high throughput and ultra-low response times, implementing application-layer tasks in the data plane programming language P4 is still challenging for an application developer who is not familiar with networking domain. In this paper, we first identify and examine obstacles and pain points one can experience when offloading server-based computations to the network. Then we present P4RROT, a code generator (in form of a library) which allows to overcome these limitations by providing a user-friendly API to describe computations to be offloaded. After discussing the design choices behind P4RROT, we introduce our proof-of-concept implementation for two P4 targets: Netronome SmartNIC and BMv2.

KEYWORDS

offloading, programmable dataplanes, code generation, P4

1 INTRODUCTION

The compute infrastructure is becoming increasingly distributed, offering multiple locations to serve requests and execute applications. This introduces interesting opportunities for spatial optimization: by bringing computation and data storage closer to the requester (or client), response times and bandwidth can often be greatly improved.

Early examples of this paradigm are the distributed domain name system and the content distributed networks created in the late 1990s [4]. More recent examples include the edge computing paradigm as well as the trend towards in-network computing.

This paper is motivated by a novel offloading opportunity introduced by software-defined networks [9], and in particular programmable dataplanes [11]. Programmable networks have recently received much attention both in academia and industry, for their support of fast networking innovations: while developing new semiconductors is a time-consuming and expensive process, a programmable data plane provides an efficient and flexible way to support new protocols and new requirements. The dataplane programming language P4 (Programming Protocol-Independent Packet Processors) is independent of the forwarding hardware design, and relies on a compiler specific to the hardware (e.g., SmartNICs, NetFPGAs, programmable ASICs), thus allowing the fast implementation of new protocols and networking algorithms. Over the last years, several interesting use cases for programmable dataplanes have been demonstrated that are related to resilience, security, resource allocation, among others [11]. Like how people started using GPUs for non-graphics-related use cases (e.g., crypto mining and deep learning), many research projects focus on how programmable dataplanes could be used for executing application layer tasks (e.g., emergency stops, robot control, or even key-value stores [3, 7, 10]).

P4 has proven useful for implementing application-layer tasks, but even simple functionalities can quickly result in complex software projects. This is due to the limitations of the underlying devices and the fact that P4 was not designed to support this kind of computations. For example, consider the following scenario which highlights some of the challenges that developers can face when implementing L7 logic. Suppose that in order to precalculate an aggregated value to reduce the CPU load, a programmer wants to calculate and insert an additional integer at the beginning of the UDP payload. This seemingly simple task requires to parse the usual headers, adjust the total length field in the IPv4 and UDP headers, recalculate the checksum, and implement a simple static forwarding. Even if the programmer already wrote similar and relevant code in the past (e.g., a ring buffer made of registers), it is hard to reuse this implementation since P4 does not easily support to encapsulate such a high-level abstraction. Along the way, the programmer might further need to use workarounds and different tricks to avoid resource limitations and compiler bugs. Whether calculations are performed with a table or if-else statements may appear to be an implementation detail, but is actually a design decision from a P4 point of view, requiring additional effort. If the programmer then wants to further extend the functionality, e.g., by inserting a second integer, she must modify the existing code in multiple different places. Also testing is complex, and may require a complete pipeline with whole packets, as there is typically no good way to unit test implementation parts.

We argue that automatic code generation can greatly simplify implementing application-layer tasks if we narrow down the scope of target features. By application-layer tasks, we mean functionalities concerned about the payload rather than other networking layers. Against this backdrop, our main contribution in this paper is P4RROT, a code generator (in form of a library) for P4, to support and speed up the offloading process. With P4RROT, the developer can describe the application layer logic using our (Python3) library [1] and generate the equivalent P4 code. P4RROT does not require a new programming language, which also simplifies the adoption of new P4 features. In this paper, we discuss the different design aspects and report on an example implementation of P4RROT for the BMv2 (Behavioral Model v2) [13] and Netronome NFP (Netronme Flow Processor) [12] targets, written in Python3. We chose the BMv2 and Netronome NFP targets because they both...
use the V1Model architecture. The BMv2 makes our implementation easy to run, while the NFP smartNIC is a sensible target, it seems better suited for server offloading than rigid ASICs.

Fig. 1 illustrates the architecture of our proposed solution.

2 GOALS AND REQUIREMENTS FOR P4RROT

This section lists the main principles the design and implementation of P4RROT follows, divided into two categories. First, we highlight the features that overcome the previously described pain points. Second, we describe additional requirements improving the adaptability of our solution.

2.1 Painkillers

An important decision underlying P4RROT’s design is that we limit our target programs to the set of offloaded application layer logic, thus making the design simpler in many ways. Having to deal only with a limited amount of commands and data types (e.g., a 3-bit long field does not make much sense in this context), we can make powerful assumptions and automate many tasks. Simplicity and structure allow the developers to keep their work compact and prevent code fragmentation. Furthermore, we require that implementation details should remain implementation details, preferably in the form of “hints”. For example, checking the equality with an if-else statement or using a table can be simply an optional parameter. Our solution should further be able to encapsulate complex, often used logic, and hide data structures and algorithms (like a ring buffer made of registers) behind a straightforward API. Adding similar extensions should also be easy. Last but not least, once we fully or partially described the business logic, we want to simulate the behaviour of the application layer without even generating the P4 code. Being able to account for overflows and other low-level details is crucial.

2.2 Adaptability

The code generator should leverage an existing and well-known language in an easy-to-understand way, so programmers can work with a familiar syntax and are productive quickly. Generally, the generated P4 code should be human-readable and reasonably easy to understand. The programmer should still have the opportunity to override the code generator’s decision, e.g., for further performance optimizations. The generator only performs simple semantic checks, and for instance, does not override constant values. By avoiding complex verifications, the implementation of possible extensions is simplified. We also note that target-specific checks (e.g. resource constraints) might be even impossible to implement because of legal restrictions. Also error messages should be easy to understand and point to the line where the programmer made the mistake. Since P4RROT is essentially a library that allows programmers to describe the abstract syntax tree (AST) of the offloaded solution by defining a complex object, the semantic checks are run after adding each and every node. By doing so, the generator library can raise an exception at any line as early as possible.

3 ARCHITECTURE AND DESIGN

This section describes the internal working of P4RROT’s code generator through the main components of an offloading project. For a better understanding, we provide a simple example first. Then we explain the main design decisions and architectural elements behind the scenes.

3.1 A simple example

To illustrate the various features and the style of an offloading project, let us consider a simple example. Fig. 2 shows the implementation of a simple number guessing game. Although it is not particularly useful, it provides an easy-to-understand task that does not require any background knowledge. The client has to figure out a randomly generated number. After each guess, there are three possible outcomes: the solution is lower than the provided number, the solution is greater than the provided number, or the client wins (and a new number is generated).

First, we create a FlowProcessor in a declarative input-output style. The input is a single byte representing the client’s guess, and the output is two bytes (treated as characters in the later stages). Additionally, we use some local variables and a shared variable to store the correct solution. After that, we populate the processing steps with various commands to define our application-level algorithm. We assume that the client has the correct answer, and then we change it if the guess is less or greater than the right solution in the SharedVariable. In the end, we send back the packet where it came from with a single Command. Using a FlowSelector, we also need to define which packets should be processed by the previously described FlowProcessor. In the end, we assemble the parts on a single object and generate the P4 code using the provided template.

3.2 Processors

FlowProcessor objects are the essence of the offloaded solution describing the application-layer calculations. During the instantiation, the programmer defines the input and the optional output structures. By default, the code generator sets the input header invalid and the output header valid, thus leaving room for modifying the packet structure. Moreover, if the truncate external or similar functionality is available, the remaining payload can also be removed. If the output structure is not defined, the original input header is not invalidated. Fig. 3 depicts the different ways the user can transform a packet. The use of local variables, temporary headers and, stateful elements are also possible.

A FlowProcessor contains a Block object which encapsulates a sequence of Commands. Commands are responsible for describing different operations performed on the packets. They can vary from
fp = FlowProcessor{
  istruct = [(('guess',uint8_t)),
             locals = [('l',0),('r1',0),('r2',0)],
             struct = [SharedVariable('shared_solution',uint8_t)],
             state = [SharedVariable('shared_solution',uint8_t)]
}

fps = FlowSelector('#IPV4_UDP', [UDPdestPort,5555], fp)

solution = Solution()
solution.add_flow_processor(fp)
solution.add_flow_selector(fps)
solution.get_generated_code().dump('test.p4app')

3.3 Selectors
To define what kind of packets are processed in the offloaded solution, the user script can create FlowSelector: simple objects using the code generator library. First, the FlowSelector defines the underlying standard protocols with a single constant (e.g. IPV4_UDP). Since one might have different selectors for the same underlying protocols, the code generator organizes the P4 parser states in a chain-like structure (see Fig. 5). If the condition of the selector is met, then we extract the application-layer data, otherwise we check the next selector in a different state. If there is no next selector, we proceed to the next desired state, e.g. accept. To deal with unused, empty chains, one can use #define pragmas. The P4 template always expects an empty chain unless a particular macro is defined. The generator can easily insert this #define pragma into the generated parser code.

The programmer can define the selection criteria using a list of pairs. Each pair consists of a field name and a required value. The used field can be a standard field of a standard header (e.g., UDP destination port) or the member of a user-defined struct describing the beginning of the application data. The latter one leverages the lookahead capabilities of the P4 parser.

3.4 Templates
Templates serve as a static starting P4 code for an offloading project. It can be used to describe the parsing of standard headers or implement basic forwarding rules. The template only references the generated code parts using the #include preprocessor pragma. Theoretically, the developer can use as many extra generated files as she wishes. However, at least one include pragma in the custom headers, parsing, header-struct body, ingress declarations, and atomic blocks similarly. However, at least one include pragma in the custom headers, parsing, header-struct body, ingress declarations, and atomic blocks similarly. However, at least one include pragma in the custom headers, parsing, header-struct body, ingress declarations, and atomic blocks similarly. However, at least one include pragma in the custom headers, parsing, header-struct body, ingress declarations, and atomic blocks similarly. However, at least one include pragma in the custom headers, parsing, header-struct body, ingress declarations, and atomic blocks similarly.
workarounds for the atomic block using macros. One might use macros for every purpose, thus making the template codes more flexible and more complex at the same time.

## 4 ADDITIONAL RELATED WORK

Generating lower-level code for a specific use case from a high-level language is a common theme for simplifying application development and used in many contexts. For example, TensorFlow [2] allows Python users to create computation graphs and run them on GPU, and Keras [8] allows to define and use neural networks using a simple API. A similar networking related example is MoonGen[5] which facilitates performance measurements using DPDK and Lua. However, these do not focus on P4.

We are also not the first to present a code generator which outputs P4 code. For example, Graph-To-P4 [16] is a boilerplate code generator for parser graphs. Also different packet filtering solutions convert logical expressions (concerning application data) to P4 code, such as CAMUS [6] and FastReact [15]. LUCID [14] is an entirely new language meant to implement control plane functionality in P4 data planes. However, these examples do not focus on offloading arbitrarily defined application tasks. To best of our knowledge, we are the first to provide an interface that is capable of describing general application-layer features.

## 5 DISCUSSION AND FUTURE WORK

We presented a code generator, P4Rrot, which allows to provide a familiar and straightforward interface to the P4 programmer, hence simplifying application offloading. P4Rrot’s simple interface is possible by narrowing down the scope to offloading application functionalities. We note that our approach is not limited to the Python language and the same design can be used for other high-level languages, e.g. Java, C#.

While P4Rrot can already be useful in its current form, our project is still in an early stage. Due to the limited number of implemented commands and stateful elements, P4Rrot’s expressiveness is narrow at the moment. P4Rrot is open source and we can imagine even complex behaviors defined in tens of lines of code, using bloom-filters, heaps, floating-point operations and other high-level abstractions. We also plan to add extra functionalities to the existing system, including a built-in way for the interaction between the data plane and the non offloaded server components.

Furthermore, although we so far considered only the Netronome NFP and BMv2 as a target, our approach is not architecture-specific. From our experiences, TNA developers can greatly benefit from quickly switching implementation alternatives with optional parameters (hints).

P4Rrot may also open a business opportunity for companies. We can imagine scenarios in which the templates and some additional extensions are proprietary and in which the end-users write python scripts. After the code generation, the P4 code is automatically compiled and loaded to the company’s device.

### ACKNOWLEDGMENTS

Research supported by the German Bundesministerium für Bildung und Forschung (BMBF) project, 6G-RIC: 6G Research and Innovation Cluster, 2021-2025.

### REFERENCES

[1] 2022. P4Rrot: Generating P4 Code for the Application Layer. (2022). https://github.com/gycsabah/P4Rrot

[2] Martin Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, et al. 2016. TensorFlow: A system for large-scale machine learning. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI’16). 265–283.

[3] Fabricio E Rodriguez Cesén, Levente Csikor, Florian Wohlfart, and Robert Soulé. 2020. Towards Low Latency Industrial Robot Control in Programmable Data Planes. In 2020 6th IEEE Conference on Network Softwarization (NetSoft). IEEE, 165–169.

[4] John Dilley, Bruce Maggs, Jay Parikh, Harald Prokop, Ramesh Sitaraman, and Bill Weihl. 2002. Globally distributed content delivery. IEEE Internet Computing 6, 5 (2002), 50–58.

[5] Paul Emmerich, Sebastian Gallenmüller, Daniel Raumer, Florian Wohlfart, and Georg Carle. 2015. Moongen: A scriptable high-speed packet generator. In Proceedings of the 2015 Internet Measurement Conference. 275–287.

[6] Theo Jepsen, Ali Fattaholmanan, Masoud Mosleref, Nate Foster, Antonio Carzaniga, and Robert Soulé. 2020. Forwading and routing with packet subscriptions. In Proceedings of the 16th International Conference on Emerging Networking Experiments and Technologies. 282–294.

[7] Xin Jin, Xiaozhou Li, Haoyu Zhang, Robert Soule, Jeongkeun Lee, Nate Foster, Changhoon Kim, and Ion Stoica. 2017. Netcache: Balancing key-value stores with fast in-network caching. In Proceedings of the 26th Symposium on Operating Systems Principles. 121–136.

[8] Nikhil Ketkar. 2017. Introduction to keras. In Deep learning with Python. Springer, 97–111.

[9] Diego Kreutz, Fernando M. V. Ramos, Paulo Esteves Verissimo, Christian Esteve Rothenberg, Giamak Azodolmolky, and Steve Uhlig. 2015. Software-Defined Networking: A Comprehensive Survey. Proc. IEEE 103, 1 (2015), 14–76. https://doi.org/10.1109/JPROC.2014.2371999

[10] Sándor Laki, Csaba Györgyi, József Pető, Péter Vörös, and Géza Szabó. 2021. The Programmable Data Plane: Abstractions, Architectures, Algorithms, and Applications. In Proc. ACM Computing Surveys (CSUR).

[11] Netronome. 2018. Programming Netronome Agilio® SmartNICs. (2018). https://www.netronome.com/media/documents/ WP_NFP_Programming_Model.pdf Last accessed: 10/12/2021.

[12] Sándor Laki, Csaba Györgyi, József Pető, Péter Vörös, and Géza Szabó. 2022. In-Network Velocity Control of Industrial Robot Arms. In Proceedings of 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI’22).

[13] Oliver Michel, Roberto Bifulco, Gabor Retvari, and Stefan Schmid. 2021. The Programmable Data Plane: Abstractions, Architectures, Algorithms, and Applications. In Proc. ACM Computing Surveys (CSUR).

[14] Netronome. 2018. Programming Netronome Agilio® SmartNICs. (2018). https://www.netronome.com/media/documents/ WP_NFP_Programming_Model.pdf Last accessed: 10/12/2021.

[15] Jonathan Vestin, Andreas Kassler, and Johan Åkerberg. 2018. FastReact: In-Network Velocity Control of Industrial Robot Arms. In Proceedings of the 26th Symposium on Operating Systems Principles. 265–283.

[16] Eder Ollora Zaballa and Zifan Zhou. 2019. Graph-To-P4. A P4 boilerplate code generator for parse graphs. In 2019 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS). IEEE, 1–2.