A Review for Compact Model of Thin-Film Transistors (TFTs)

Nianduan Lu 1,2,3, Wenfeng Jiang 1,2,3, Quantan Wu 1,2,3, Di Geng 1,2,3, Ling Li 1,2,3,* and Ming Liu 1,2,3

1 Key Laboratory of Microelectronic Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China; lunianduan@ime.ac.cn (N.L.); jiangwenfeng1912@163.com (W.J.); wuquantan@ime.ac.cn (Q.W.); gengdi@ime.ac.cn (D.G.); liuming@ime.ac.cn (M.L.)
2 School of Microelectronics, University of Chinese Academy of Sciences, Beijing 100049, China
3 Jiangsu National Synergetic Innovation Center for Advanced Materials (SICAM), Nanjing 210009, China
* Correspondence: lingli@ime.ac.cn

Received: 16 October 2018; Accepted: 9 November 2018; Published: 15 November 2018

Abstract: Thin-film transistors (TFTs) have grown into a huge industry due to their broad applications in display, radio-frequency identification tags (RFID), logical calculation, etc. In order to bridge the gap between the fabrication process and the circuit design, compact model plays an indispensable role in the development and application of TFTs. The purpose of this review is to provide a theoretical description of compact models of TFTs with different active layers, such as polysilicon, amorphous silicon, organic and In-Ga-Zn-O (IGZO) semiconductors. Special attention is paid to the surface-potential-based compact models of silicon-based TFTs. With the understanding of both the charge transport characteristics and the requirement of TFTs in organic and IGZO TFTs, we have proposed the surface-potential-based compact models and the parameter extraction techniques. The proposed models can provide accurate circuit-level performance prediction and RFID circuit design, and pass the Gummel symmetry test (GST). Finally, the outlook on the compact models of TFTs is briefly discussed.

Keywords: thin-film transistors (TFTs); compact model; surface potential

1. Introduction

A thin-film transistors (TFTs) is a special kind of field-effect transistor (FET) fabricated by depositing thin films of an active semiconductor layer, as well as the dielectric layer and metallic contacts over a supporting (but non-conducting) substrate [1,2]. In the past 15 years, TFTs has grown into a huge industry based on display, memory, E-paper applications, and so on [3–6]. Generally, a common substrate in TFTs is glass, which differs from the conventional transistor, where the semiconductor material typically is the substrate, such as a silicon wafer. TFTs include three basic elements: (1) a thin semiconductor film; (2) an insulating layer; and (3) three electrodes (gate, source and drain) [7–9]. Three basic elements for configuration of TFT have been illustrated clearly in Figure 1. The source and drain, are in contact with the semiconductor film at a short distance from one another. The gate is separated from the semiconductor film by the insulating layer [10].
The history of TFT really began with the work of P. K. Weimer at Radio Corporation of America (RCA) Laboratories in 1962 [11]. At that time Weimer fabricated the first TFT based on thin films of polycrystalline cadmium sulfide as the semiconductor materials. In the 1970s, the realization of crystalline silicon as the active materials with low cost dramatically changed the prospects of TFTs [12]. In 1979, amorphous silicon as a new active material was introduced by LeComber et al. [13], which had profound implications for TFTs. In 1980, Depp et al. reported polysilicon TFT which achieved good mobility and TFT characteristics [14]. In 1986, the first transistor based on organic semiconductor was reported [15]. As compared with conventional Si TFTs, organic TFT (OTFT) displays much less complex in fabrication processes and can be naturally compatible with plastic substrates for lightweight and foldable products [16]. To develop large-scale TFTs, processing temperatures must be getting lower and lower. In 2004, Nomura et al. used a complex In-Ga-Zn-O (IGZO) semiconductor layer in a TFT, which achieved the room-temperature processing of the semiconductor layer [17]. Looking back into the past half-century, TFTs moved endlessly forward from the initial requirement of performance to today’s application of large area and low cost.

During the development of TFTs, the semiconductor device model represents an essential bridge between the semiconductor manufactures and the circuit design. Integrated circuit (IC) designers usually utilize various kinds of software (such as Cadence, SPICE, PHILIPAC) for design circuit [18–20]. The core of the corresponding software is the model of each unit device. Because the IC is consisted of several transistors, if all unit devices would need to run the complicated model of transistor, the system level simulation will beyond computer ability and hence causes non-convergence in calculation. Otherwise, for ensuring the reliability of the simulation, the device model should also be able to accurately describe the physical properties [21]. Compact model is a critical step in the design cycle of modern IC products [22]. It refers to the development of models for integrated semiconductor devices for use in circuit simulations. Compact model is usually used to reproduce device terminal behaviors with accuracy, computational efficiency, ease of parameter extraction, and relative model simplicity for a circuit or system-level simulation, for future technology nodes [23].

Accurate and physical compact models are essential for digital and analog circuits. Generally speaking, an excellent compact model should include the following requirements [21,24]: (i) Representing consistently the behavior; (ii) Being symmetrical to reflect the symmetry of TFT structure; (iii) Being analytical, without differentials or integrals; (iv) Being simple and easily derivable; (v) Parameters that can be characterized easily, or even guessed; (vi) Being upgradable and reducible; (vii) Relations can be physically justified; (viii) Being similar form and correspondence to compact models for other TFTs; (ix) Being tunable to inaccurate (or uncertain) experimental data.
The first compact model could date back to 1983, in which Kacprzak et al. proposed a compact DC model of GaAs FETs for large-signal computer calculation [25]. In 1986, based on one-dimensional (1-D) solution of Poisson’s equation, Ahmed et al. reported a compact model for accumulation mode poly-Si devices [26]. Later, plenty of methods, such charge sheet model, effective medium approach (EMA), semi-empirical approach, generation-recombination model, and surface-potential based model, have been introduced for the compact models of the silicon-based TFTs [27–32]. Then, with the emergence of new TFTs, e.g., OTFT and IGZO TFTs, some excellent compact models based on interesting methods have been developed [33–37]. Strictly speaking, all of the proposed compact models can be divided into two categories. One is charge-based and another is surface-potential-based. As compared with the charge-based model, the surface-potential-based compact model is believed to have high accuracy and strong physical property, and be easily simplified into the charge-based and threshold-voltage-based model [21]. It can also describe the operation of transistor more accurately without any smooth functions [38].

Over the past two decades, although some excellent reviews have been published [39–42], a completed review for the compact models of TFTs based on different active materials is still lacking. In this review, we will provide an updated review of surface-potential-based compact model of TFTs with different active materials, such as polysilicon, amorphous silicon, organic and IGZO semiconductors. In Section 2, the charge transport property of different active materials is discussed. In Section 3, we discuss the surface-potential-based compact models for silicon-based TFTs and presented our surface-potential-based compact models for organic and IGZO TFTs, respectively. In Section 4, the comparison of various compact models will be summarized. Finally, the future outlook for this field is briefly discussed in Section 5.

2. Charge Transport Property

In order to achieve an accurate compact model for TFTs, the key is to correctly describe the charge transport characteristics. For TFTs with different active materials, the charge transport has displayed various properties. This section will, in detail, introduce the charge transport properties of TFTs for different active materials.

2.1. Grain-Boundary Trapping Theory

Based on its structure characteristics, the charge transport property of polysilicon has been described in terms of two distinct models: segregation theory and grain-boundary trapping theory [43]. In the segregation theory, impurity atoms tend to segregate at the grain boundary where they are electrically inactive. While the grain boundary trapping theory assumed that the presence of a large amount of trapping states at the grain boundary able to capture, and therefore immobilize, free carriers. The basic limitation of segregation theory is that it does not explain the temperature dependence of the film resistivity which is thermally activated and exhibits a negative temperature coefficient. The grain-boundary trapping theory can explain most of electrical properties in polysilicon.

In the grain-boundary trapping theory, a polysilicon is assumed to be composed of small crystallites joined together by the grain boundaries usually consisted of a few atomic layers of disordered atoms [43]. Inside each crystallite the atoms are arranged in a periodic manner so that it can be considered as a small single crystal. Atoms in the grain boundary represent a transitional region between the different orientations of neighboring crystallites. Although polysilicon is a three-dimensional substance, it is sufficient to treat the problem in one dimension to calculate the transport properties. The traps are assumed to be initially neutral and become charged by trapping a carrier. Figure 2 shows the schematic diagram of crystal structure, charge distribution and energy band structure of polysilicon films.
The grain-boundary trapping theory considers just the resistance of the grain-boundary region, which includes two important contributions to the current: thermionic emission and tunneling (field emission) [44]. Thermionic emission results from those carriers possessing high enough energy to surmount the potential barrier at the grain boundary. The tunneling current arises from carriers with energy less than the barrier height. When the barrier is narrow and high, the tunneling current can become comparable to or larger than the thermionic emission current. In the polysilicon, the potential barrier is the highest when the barrier width is the widest. Because of this, tunneling current may be neglected. Then, for an applied voltage the thermionic emission current density across a grain boundary following Bethe is expressed as the following [44]:

\[ J_{th} = q p_a \left( \frac{k_B T}{2m^*} \right)^{1/2} \exp \left[ -\frac{q V_B}{k_B T} \right] \exp \left[ -\frac{q V_a}{k_B T} - 1 \right] \]  

(1)

where \( q \) is the elemental charge, \( p_a \) is the average carrier concentration, \( m^* \) is the effective mass of the carrier, \( k_B \) is the Boltzmann constant, \( V_B \) is the potential barrier height, and \( V_a \) is the applied voltage. Equation (1) neglects collisions within the depletion region and the carrier concentration in the crystallite was assumed to be independent of the current flow, so that it is applicable only if the number of carriers taking part in the current transport is small compared to the total number of carriers in the crystallite. This condition restricts the barrier height to be larger than or comparable to \( k_B T \). If \( V_a \) is small, \( q V_a \ll k_B T \), Equation (1) can be expanded to give the following:

\[ J_{th} = q^2 p_a \left( \frac{1}{2\pi m^* k_B T} \right)^{1/2} \exp \left( -\frac{q V_a}{k_B T} \right) V_a \]  

(2)

which is a linear current–voltage relationship. Based on Equation (2), the conductivity of a polysilicon film with a grain size \( L \) is written as:

\[ \sigma = L q^2 p_a \left( \frac{1}{2\pi m^* k_B T} \right)^{1/2} \exp \left( -\frac{q V_B}{k_B T} \right) \]  

(3)

Then, the effective mobility is expressed as:

\[ \mu_{eff} = L q \left( \frac{1}{2\pi m^* k_B T} \right)^{1/2} \exp \left( -\frac{E_b}{k_B T} \right) \]  

(4)

where \( E_b \) is the energy barrier.

### 2.2. Hopping Transport

Differing from crystalline materials, such as polysilicon, the charge transport in amorphous materials exhibits very different properties. Amorphous semiconductor materials, including inorganic
and organic, have in common, that their atomic or molecular structure is completely disordered. For inorganic amorphous semiconductors, such as, pure and hydrogenated amorphous silicon (a-Si, a-Si:H), a band structure similar to the one of crystalline materials still exists [45,46]. The electronic states in the conduction and valence bands are therefore delocalized. Thus some of the concepts from crystalline semiconductor physics are still suitable for the inorganic amorphous materials. However, in the band gap between valence and conduction band, some localized states exist in which charge carriers can be trapped. For organic amorphous semiconductors, the intermolecular bonds are due to relatively weak van der Waals interactions, the electronic wave functions usually do not extend over the entire volume of the organic solid, but rather, are localized to a finite number of molecules, or even to individual molecules [47,48]. Due to the spatial and energetic disorder, the charge transport in amorphous semiconductor materials is limited by trapping in the localized states. This means that the charge carrier mobility is expected to be thermally activated, that is, the charge transport always happens to jump from one localized site to another. This type of transport mechanism is called hopping transport. The transition of hopping between two sites depends on the overlap of the electronic wave functions of these two sites [49]. Whenever a charge carrier hops to a site with a higher (lower) site energy than the site that it came from, the difference in energy is accommodated for by the absorption (emission) of a phonon. Figure 3 is a schematic diagram of carrier hopping transport with the density of states [50].

![Figure 3. Schematic diagram of hopping transport with the density of states.](image)

The intrinsic transition rate for a carrier hopping from an initial site $i$ to an empty site $j$ is expressed by $\gamma_{ij} = \gamma(R_{ij}, E_i - E_j)$. The average transition rate from site $i$ to site $j$ is then [51]:

$$v_{ij} = \langle m_i (1 - m_j) \gamma_{ij} \rangle$$

(5)

where $m_i$ and $m_j$ are the occupation numbers for sites $i$ and $j$, respectively. The energy dependence of $\gamma_{ij}$ is then a good approximation to take the Miller–Abrahams form to write as [52]:

$$\gamma_{ij} = v_0 \exp \left( -\frac{2\varphi R_{ij} - \theta(E_j - E_i)}{k_B T} \right)$$

(6)

where $v_0$ is the attempt-to-jump frequency, $\varphi$ is the inverse localized length of the inverse wave function, $R_{ij}$ is the distance between site $i$ and site $j$, $E_i$ and $E_j$ are the energies of sites $i$ and $j$, respectively, and $\theta(x) = x\varepsilon(x)$ with $\varepsilon(x)$ being the step function.
2.3. Multiple Trapping and Release Theory

For some special materials, such as the small-molecule organic semiconductor and the IGZO semiconductor, which have a strong tendency to form polycrystalline films [50,53,54]. These semiconductors display the regular arrangement, and the delocalized orbitals partially overlap, thereby facilitating more efficient charge transfer and carrier mobility that is much larger than in amorphous films. The charge transport properties of these materials cannot be explained by the grain-boundary trapping theory and hopping transport. In contrast to the grain-boundary trapping theory or hopping theory, the multiple trapping and release (MTR) theory is adapted for the materials [55,56]. MTR theory assumes that the charge transport occurs in extended states, and that most of the charge carriers are trapped in localized states [57]. Energy of localized state is separated from mobility edge energy. When the energy of localized state is slightly lower mobility edge, then the extended states acts as shallow trap, from which the charge carrier can be released (emitted) by the thermal excitations. But, if that energy is far below mobility edge energy, then charge carriers cannot be thermally excited (emitted). The number of carriers available for transport depends on the difference in energy between the trap level and the extended-state band. Figure 4 is a transport diagram of MTR theory.

![Figure 4. Transport diagram of multiple trapping and release (MTR) theory. The charge carrier (orange balls) is trapped and released into and from localized states (black lines). Conduction happens above the mobility-edge (gray area).](image)

In the MTR theory, total charge carriers’ densities, \( n_{\text{total}} \), is equal to sum of density in extended states, \( n_e \), and in localized states, as in Ref. [57]:

\[
 n_{\text{total}} = n_e + \int_{-\infty}^{0} g(E)f(E)dE
\]  

where the upper limit of integral \( E=0 \) corresponds to the mobility edge, \( g(E) \) is the trap density of states (DOS) energy distribution. \( f(E) = \left( 1 + \exp\left(\frac{E-E_F(x)}{k_BT}\right)\right)^{-1} \) is the Fermi–Dirac distribution, \( E_F(x) \) is the quasi-Fermi level. Two methods within the MTR theory usually describe the effect of trapping [58]. One is that, all carrier fields induced can contribute to the current flow at any moment of time, but the effective mobility is reduced in comparison with its intrinsic, trap-free value:

\[
 \mu_{\text{eff}} = \mu_0(T) \frac{\tau(T)}{\tau(T) + \tau_{tr}(T)}
\]  

here, \( \mu_0 \) is the carrier mobility in extended state, \( \tau_{tr}(T) \) is the average trapping time on shallow traps, and \( \tau(T) \) is the average time that a polaron spends diffusively traveling between the consecutive trapping events. Another is that only a fraction of the carrier field induced is moving at any given moment of time:
\[ n_{\text{eff}} = n_{\text{total}} \frac{\tau(T)}{\tau(T) + \tau_{\text{tr}}(T)} \]  

(9)

3. Surface-Potential-Based Compact Models

In spite of the fact that the transport characteristics in TFTs is very different for different active materials, the current–voltage characteristics can, to first order, be described with the same formalism as [53]:

\[
I_{\text{ds}} = \begin{cases} 
\frac{\mu_C W}{L} \left( V_g - V_{\text{th}} \right) V_{\text{ds}} - \frac{V_{\text{ds}}^2}{2} & \text{for } |V_g - V_{\text{th}}| > |V_{\text{ds}}| \text{ (linear regime)} \\
\frac{\mu_C W}{2L} (V_g - V_{\text{th}})^2 & \text{for } |V_{\text{ds}}| > |V_g - V_{\text{th}}| > 0 \text{ (saturation regime)}
\end{cases}
\]

(10)

where Equation (10) describes the relationship between the drain current \( I_{\text{ds}} \), the gate-source voltage \( V_g \) and the drain-source voltage \( V_{\text{ds}} \) in linear and saturation regimes, respectively. \( C_t \) is the gate dielectric capacitance per unit area, \( \mu \) is the carrier mobility in the semiconductor, \( W \) and \( L \) is the channel width and length of the transistor, respectively. For silicon TFTs, the threshold voltage \( V_{\text{th}} \) is defined as the minimum gate-source voltage required to induce strong inversion [59]. However OTFTs and IGZO TFTs usually operate in accumulation region, thus strictly speaking the threshold voltage cannot be defined for OTFTs and IGZO TFTs. Since the threshold voltage concept is nonetheless useful, the compact models will show very different for TFTs with different active materials. Otherwise, the central aim of compact models is to accurately and physically describe the current–voltage characteristics of TFTs in Equation (10). As mentioned above, the surface-potential-based compact model is believed to have high accuracy and strong physical properties. The following will review the surface-potential-based compact models for polysilicon and amorphous silicon TFTs, and then present our compact models for OTFTs and IGZO TFTs based on surface-potential-based.

3.1. Polysilicon TFT Compact Models

Polysilicon TFTs have gotten considerable applications, especially in active matrix liquid crystal displays (AMLCDs), printers, scanners, Static Random-Access Memories (SRAMs) and three-dimensional large scale integration (LSI) circuits [60]. In early time, researchers usually built the polysilicon TFT models based on the one-dimensional solution of Poisson's equation and the effects of grain-boundary traps [26,61]. However, these earlier models were unclear for inversion mode devices due to the “reverse” charge shielding concept defined in its derivation [62]. Later, some authors adopted the EMA method to well address the question of non-uniform polysilicon sample with the grain boundaries [29,63]. In 1999, Benjamin et al. also adopted EMA to develop a unified model for long and short-channel polysilicon TFTs [28]. This method is attractive because it accounts for field effect mobility enhancement in the moderate inversion regime and for mobility degradation at high gate voltages, for drain-induced barrier lowering (DIBL) effect, kink effect, off-state current and channel-length modulation. A few years later, Wu et al. proposed a compact model by approximating the generation rate for poly Si TFTs in the leakage region [50]. Although several models for poly-Si TFTs have been proposed so far, based on different equations for the subthreshold, linear, and saturation regions [64,65], these methods always lead to a significant error in evaluating derivatives such as transconductance [66].

To capture more accurate features of poly-Si TFTs, Shimizu et al. developed a compact model based on a new surface-potential-based [67]. Firstly, in the model the states are approximated by the sum of exponential distributions for the deep and tail states as:

\[
g(E) = g_{\text{ds}} \exp \left( \frac{E - E_{\text{dc}}}{E_{\text{dc}}} \right) + g_{\text{ta}} \exp \left( \frac{E - E_{\text{ta}}}{E_{\text{ta}}} \right) \]

(11)

where \( E_{\text{ds}} \) and \( E_{\text{ta}} \) are the inverse slope of deep states and tail states, respectively, \( g_{\text{ds}} \) and \( g_{\text{ta}} \)
are the density of deep state and tail state at bottom of conduction band $E_c$, respectively.

By integrating the 1-D Poisson equation, the surface potentials at the source side as a function of gate voltage can be calculated numerically as the following [68]:

$$
C_s(V_g - V_{fb} - \varphi_{ss}) = \sqrt{\frac{2\varepsilon_s N_{sub}}{\beta}} \left[ \exp(-\beta \varphi_{ss}) - \exp(-\beta \varphi_{ss} + \beta (\varphi_{ss} - \varphi_{in}) + \left( \frac{n_t}{N_{sub}} \right)^2 [\exp(\beta \varphi_{ss}) - \exp(\beta \varphi_{in})] + \left( \frac{N_{deep}}{N_{sub}} \right) [\exp(\gamma \varphi_{ss}) - \exp(\gamma \varphi_{in})] + \left( \frac{N_{tail}}{N_{sub}} \right) [\exp(\beta \varphi_{ss}) - \exp(\beta \varphi_{in})] \right]^{1/2}
$$

(12)

where $\gamma = q/E_{tr}, \beta$ is the inverse of thermal voltage, $\varepsilon_s$ is the dielectric constant, $N_{sub}$ is the dopant concentration, $n_t$ is the intrinsic carrier concentration, $\varphi_{ss}$ and $\varphi_{in}$ are the front and back surface potentials at the source side, respectively, $N_{deep}$ and $N_{tail}$ are the densities of trapped electrons in deep states and tail states under a flat band condition, respectively.

Then, the inversion layer charge density at the source ($x = 0$) or drain ($x = L$) side can be written as [69] the following:

$$
Q_l(x) = -C_s(V_g - V_{fb} - \varphi_{ss}) + \sqrt{\frac{2\varepsilon_s N_{sub}}{\beta}} \left[ \exp(-\beta \varphi_{ss}) - \exp(-\beta \varphi_{ss} + \beta (\varphi_{ss} - \varphi_{in}) + \left( \frac{N_{deep}}{N_{sub}} \right) [\exp(\gamma \varphi_{ss}) - \exp(\gamma \varphi_{in})] + \left( \frac{N_{tail}}{N_{sub}} \right) [\exp(\beta \varphi_{ss}) - \exp(\beta \varphi_{in})] \right]^{1/2}
$$

(13)

Obviously, Equations (12) and (13) could be only solved by iteration. To determine the surface potentials at the source side or at the drain side, the authors used a method from the literature [70]. In Equation (13), the charge densities of inversion layer are derived based on the charge-sheet approximation. Figure 5 shows a comparison of the front surface potentials obtained from Equation (12) and the exact numerical calculations.

**Figure 5.** Comparison of calculated front surface potential obtained using Equation (12) (lines) and the exact numerical calculations (circles) with and without traps as a function of gate voltage.

After obtaining the surface potentials, based on the drift-diffusion approximation [71], the authors calculated the drain current as:

$$
I_{ds} = \frac{W}{L} \left[ C_l(\beta(V_g - V_{fb} + 1)(\varphi_{sl} - \varphi_{so}) - \frac{\beta}{2} C_l(\varphi_{sl}^2 - \varphi_{so}^2) - \frac{\beta}{2} (q_l(0) + (L))(\varphi_{sl} - \varphi_{so}) - (q_l(0) - q_l(L)) \right]
$$

(14)

where $\varphi_{sl}$ and $\varphi_{bl}$ are the front and back surface potentials at the drain side, respectively, $q_l(x) = Q_l(x) + C_l(V_g - V_{fb} - \varphi_{sl}).$ Note, Equation (14) can describe the drain current in all the regions of operation using the unified equation. At the same time, the model did not include the threshold voltage.

Figure 6 shows a comparison of simulated and measured drain current characteristics as a
function of gate voltage for an n-channel poly-Si TFT in the subthreshold and above-threshold regions. In the linear and saturation regions, a comparison of simulated and measured drain current characteristics is shown in Figure 7.

Figure 6. Comparison of measured (circles) and simulated (lines) drain current characteristics as a function of gate voltage on logarithmic (left axis) and linear (right axis) scales for an n-channel poly-Si thin-film transistors (TFT) with (a) W/L = 2 μm/2 μm and (b) W/L = 2 μm/1 μm.

Figure 7. Comparison of measured (circles) and simulated (lines) drain current characteristics as a function of drain voltage for an n-channel poly-Si TFT with (a) W/L = 2 μm/2 μm and (b) W/L = 2 μm/1 μm. The parameters used in the simulation are the same as those used in Figure 6.

Differing from iterative solution of the surface potential in Shimizu et al.’s model, Chen et al. have developed an analytical solution to the surface potential of poly-Si TFTs by using the Lambert W function [72]. In Chen et al.’s model, the surface potential of poly-Si TFTs can be expressed as,

\[ (V_g - V_f - \varphi_s)^2 = \gamma^2 \left[ 1 + \frac{N_T}{L_g N_A} \varphi_s + \frac{\varphi_s}{\varphi_f} \exp \left( \frac{\varphi_s - \varphi_n - 2\varphi_f}{\varphi_f} \right) \right] - \frac{N_T}{L_g N_A} \varphi_f \ln(1 + K_m) \]  

(15)

where \( \varphi_s \) is the surface potential, \( \gamma \) denotes a body factor: \( \gamma = \sqrt{2e_g q N_t / C_v} \), \( L_g \) is the grain size, \( N_T \) and \( N_A \) are located traps and acceptor density, respectively, \( \varphi_f \) is the thermal voltage, \( \varphi_f \) is the Fermi potential, \( \varphi_n \) is the channel voltage, \( K_m = 0.5 \exp \left( \frac{E_t + q \varphi_f}{k_B T} \right) \). To derive an analytical and non-iterative evaluation, the normalized form of Equation (15) can be written as the following:

\[ (v_g - x_W)^2 = G_{TFT} [x_W + \Delta_{TFT} \exp(x_W) + A] \]  

(16)

where \( x_W = \varphi_s / \varphi_f \) is the normalized surface potential, \( v_g = (V_g - V_f) / \varphi_f \) the normalized effective gate voltage, \( G_{TFT} = \gamma \sqrt{1 + N_T/L_g N_A} / \varphi_f \), \( \Delta_{TFT} = \exp \left( \frac{-\varphi_s - 2\varphi_f}{\varphi_f} \right) / \left( 1 + \frac{N_T}{L_g N_A} \right) \), and \( A = -\frac{N_T \ln(1 + K_m)}{N_T + L_g N_A} \).

Then, with a simple mathematical procedure and using the principal branch of the Lambert W
function [73], the authors obtained the physics-based analytical solution of the normalized surface potential as follows:

\[ x_w = -W_0[f \times \Delta_{TFT} \exp(v_g - f \times A)] + v_g - f \times A \tag{17} \]

where \( v_g = \left( v_g + \frac{e^2 v_g}{2} \right) - G_{FET} \sqrt{v_g + G_{FET}^2/4} \) and \( f = G_{FET}/2 \sqrt{v_g + G_{FET}^2/4} \).

In order to improve the accuracy, some corrections by using the Schröder series in the surface potential expression have been provided for Equation (17). Finally, the complete solution to the physics-based surface potential of poly-Si TFTs with absolute error only in nanovolt range can be expressed as:

\[ \varphi_s = [x_w + \omega(y_{W}, y_{W}^*, y_{W}^*) + \varepsilon] \varphi_t \tag{18} \]

Based on Equation (18), the surface potential derivative with respect to the gate voltage has been calculated [72], as shown in Figure 8. Figure 8 shows that no splits and peaks exist near the flatband regions, which suggests that the analytical solution to the surface potential is better than the algorithm in the Penn State Philips (PSP) model [74].

![Figure 8](image_url)

**Figure 8.** The characteristics of the surface potential derivative with respect to the gate voltage for different channel potential \( \varphi_n \).

Based on the formulas of surface potential from Chen et al., subsequently some researchers presented a complete modeling for surface potential in partially depleted poly-Si TFTs with undoped or lightly doped body by including both monoenergetic and exponential trap distributions [32]. The proposed closed-form algorithm is able to accurately calculate the surface potential and has the advantage of both accuracy and computational efficiency, which is useful for compact modeling and CAD applications.

### 3.2. Amorphous Silicon TFTs

Amorphous Silicon, especially hydrogenated amorphous-silicon (a-Si:H), has been considered as the most well-studied materials for TFTs. Generally speaking, the most important features of amorphous silicon TFT characteristics can be described by analyzing the device behavior in two regimes: below-threshold, when the electron quasi-Fermi level is in the deep states; and above-threshold, when the Fermi level enters the tail states [75]. A current model for the below- and above-threshold regimes had been proposed by considering the sheet carrier density as a function of Fermi lever position by Shur et al. [76]. In 1997, Shur et al. again developed a physically based analytical model for n-channel amorphous silicon thin film transistors and for n- and p-channel polysilicon thin film transistors, which covered all regimes of transistor operation: leakage, subthreshold, above-threshold conduction, and the kink regime in polysilicon thin film transistors.
Only in the last few years several models have been built, based on the description of below-threshold and above-threshold, respectively [77–79]. However, with gradual accumulation of the requirements imposed on the compact models and simultaneous realization of the limitations associated with the traditional modeling techniques, new physical phenomena become essential for the accurate reproduction of the device characteristics. On the other hand, due to these drawbacks in the regional approach, analytical models based on surface potential have been paid more attentions in the development of device models [40].

In terms of the consideration above, in 2008, Liu et al. presented an analytical a-Si:H TFTs model based on the surface potential [80]. In the model, when TFT is biased, the majority of the induced charges in the channel are trapped in the acceptor-like states, which divided into two groups: deep states and tail states. The distribution of localized acceptor states can be expressed as Equation (11). The localized trapped charge density is expressed as:

\[ n_{\text{trapped}} = \int_{E_c}^{E_f} \frac{g(E)}{1 + \frac{q}{k_B T} \exp\left(\frac{E-E_f}{k_B T}\right)} \]  \hspace{1cm} (19)

where \( g \) is the degenerescence factor of localized states. When the density of trapped charges in the tail states are considered, the integral (Equation (19)) can be rewritten as \[ n_{\text{tail}} = g_t g \tau / T_0 k_B T \] (20) \((T, T_0) \) \( q \phi_q - q V_{ch} (y) - E_f \)

where \( g_t \) is the tail states density at \( E_c \), \( T_t \) is the tail state characteristic temperature, \( V_{ch} \) stands for the channel quasi-Fermi level which is the channel voltage equal to 0 at the source and \( V_{ds} \) at the drain.

To obtain the potential, the authors then solved the Poisson’s equation:

\[ \frac{\partial^2 \phi}{\partial x^2} = \frac{-d}{dx} \left( n_{\text{deep}} + n_{\text{tail}} + n_{\text{free}} \right) \]  \hspace{1cm} (21)

where \( n_{\text{deep}}, n_{\text{tail}} \) and \( n_{\text{free}} \) are the densities for deep trap, free, tail trap charges, respectively.

\[ n_{\text{free}} = \frac{N_s}{2 \pi} \exp \left( q \phi_q - q V_{ch} (y) - E_f \right) \]

According to Gaus’ law, and introducing electrical field effect, the relationship between the gate-source voltage and the surface potential can be found as follows:

\[ C_L (V_g - V_f - \phi_s) = r_1 \varepsilon_s \exp \left( q \phi_q - q V_{ch} (y) - E_f \right) + r_d \varepsilon_s \exp \left( q \phi_q - q V_{ch} (y) - E_f \right) + \]

\[ r_f \varepsilon_s \exp \left( q \phi_q - q V_{ch} (y) - E_f \right) \]

\[ \text{and } \quad r_f = \sqrt{\frac{2 k_B T_0 \varepsilon_s}{\varepsilon_s}} \]

To derive analytical and noniterative evaluation from Equation (22), the normalized form of Equation (22) can be written as follows:

\[ (x g - x) = G_e \exp(x - x_n) + G_d \left[ \exp(x - x_n) \right]^{T_0/T_d} + G_f \left[ \exp(x - x_n) \right]^{T_0/T} \]  \hspace{1cm} (23)

where \( x g = \frac{V_0 - V_f}{2 V_0} \), \( x = \frac{V_0}{2 V_0} \), \( x_n = \frac{E_f + q V_{ch} (y)}{2 e V_0} \), \( G_e = \frac{r_1 \varepsilon_s}{2 e V_0} \), \( G_d = \frac{r_d \varepsilon_s}{2 e V_0} \), \( G_f = \frac{r_f \varepsilon_s}{2 e V_0} \) and \( V_{to} = \frac{k_B T_0}{q} \).

Then, by using the two-order Taylor expansion, the solution for the surface potential of amorphous silicon TFTs is expressed by:

\[ \phi_s = x \cdot 2 V_{to} \]  \hspace{1cm} (24)

Based on the solution for the surface potential of amorphous silicon TFTs, the authors compared the analytical results with the numerical results, as shown in Figure 9a. And the absolute errors of the new analytical approximation were shown in Figure 9b. The absolute errors introduced by analytical approximation are less than 0.02 V in all cases.
After the surface potential is solved precisely, the authors then discussed the drain current by dividing the new derivation of the DC model into the below threshold region and the above threshold region.

Below threshold region, the static current of amorphous TFTs is written as:

\[
\begin{align*}
I_{ds,b} &= \mu_n \frac{W}{L} N_c e^\frac{2k_BT_0}{k_B}\left(\frac{1}{c_x e_x}\right) C_i \frac{T_b}{T} \left[ \frac{T_b}{T} \left( \Delta \phi_{ss} - \Delta \phi_{sd} \right) \right] + \\
& \quad 2V_{sd} \frac{T_b}{2T} \left( \Delta \phi_{ss} - \Delta \phi_{sd} \right)
\end{align*}
\] (25)

Above threshold region, similarly, the expression of drain current in the above threshold regime can be obtained as:

\[
\begin{align*}
I_{ds,a} &= \mu_n \frac{W}{L} N_c e^\frac{2k_BT_0}{k_B}\left(\frac{1}{c_x e_x}\right) C_i \frac{T_b}{T} \left[ \frac{T_b}{T} \left( \Delta \phi_{ss} - \Delta \phi_{sd} \right) \right] + \\
& \quad 2V_{sd} \frac{T_b}{2T} \left( \Delta \phi_{ss} - \Delta \phi_{sd} \right)
\end{align*}
\] (26)

According to the expression of drain current, the calculated transfer characteristics for a-Si:H TFT is shown in Figure 10a. It is noted that a smooth transition is achieved in the below- and above-threshold regions without any use of smooth functions. Furthermore, the threshold voltage is not required in the whole calculations. Figure 10b displays the measured characteristics and the calculated current–voltage characteristics of an a-Si:H TFT. It is demonstrated that the model exhibits a reasonable agreement in both the linear region and the saturation region.

![Figure 10](image-url)

**Figure 10.** (a) Calculated transfer characteristics and (b) calculated output characteristics for a-Si:H TFT, with the measured data for comparison.
To calculate the surface potential, other methods have been used. For example, very recently, Qin et al. developed a novel scheme for surface potential of amorphous silicon TFTs by taking deep Gaussian and tail exponential distribution of the density of states into account [81]. In Qin et al.’s model, the authors adopted Taylor expansion below threshold regime, and the principle of Lamber W function and Schröder series above threshold regime, as well as Chen et al.’s model in Section 3.1.

3.3. OTFT Compact Models

In OTFTs, the energy disorder is usually described by Gaussian DOS as [82]:

\[ g(E) = \frac{N_t}{\sqrt{2\pi}\sigma} \exp \left( -\frac{E^2}{2\sigma^2} \right) \]  

(27)

where \( N_t \) is the total localized states, and \( \sigma \) indicates the width of the DOS. By connecting Gauss law \( C_s(V_g - V_{fb} - \Phi_s) = \varepsilon_s F(0) \), one can obtain the following:

\[ C_s(V_g - V_{fb} - \Phi_s) = \frac{2q_e N_t}{\sqrt{2\pi}\sigma} \int_{-\infty}^{\infty} \exp \left( -\frac{E^2}{2\sigma^2} - \frac{E - E_{f0} - q(\Phi - V)}{k_B T} \right) dE d\Phi \]  

(28)

where \( F(0) \) is the electric field perpendicular to the interface at the interface, \( V \) is the channel voltage, and \( E_{f0} \) is the Fermi level far from the semiconductor-insulator interface.

By approximating the Fermi–Dirac distribution with the Boltzmann distribution, Equation (28) can be rewritten as:

\[ C_s(V_g - V_{fb} - \Phi_s) = \frac{2q_e N_t}{\sqrt{2\pi}\sigma} \int_{-\infty}^{\infty} \exp \left( -\frac{E^2}{2\sigma^2} - \frac{E - E_{f0} - q(\Phi - V)}{k_B T} \right) dE d\Phi \]  

(29)

Since the localized states mainly lie in the higher energy of Gaussian DOS, \( E - E_{f0} > 2k_B T \) is usually achieved. As the carrier density varies over a narrow range, then the Fermi–Dirac distribution can be approximated by the Boltzmann distribution. According to Equation (29), the surface potential can be calculated as:

\[ (V_g - V_{fb} - \Phi_s)^2 = k \exp \left( -\frac{V}{\Phi_t} \right) \left( \exp \left( \frac{\Phi_s}{\Phi_t} \right) - 1 \right) \]  

(30)

where \( k = \frac{\varepsilon_s e c_i N_t}{c_i} \exp(-0.5\sigma^2) \). The solution of Equation (30) actually is numerical. However, under low gate voltage OTFTs operate in weak accumulation mode, that is, \( \Phi_s < \Phi_t \). In this situation, the surface potential \( \Phi_{sw} \) is small and can be obtained as

\[ \Phi_{sw} = V_g - V_{fb} + \frac{k \exp \left( -\frac{V}{\Phi_t} \right)}{2\Phi_t} - \left( V_g - V_{fb} + \frac{k \exp(-V/\Phi_t)}{2\Phi_t} \right)^2 - (V_g - V_{fb}) \]  

(31)

Under high gate voltage, OTFTs operate in a strong accumulation mode, that is, \( V_g - V_{fb} \gg \Phi_s \gg \Phi_t \). In this case, the surface potential \( \Phi_{ss} \) reads as

\[ \Phi_{ss} = 2\Phi_t \ln \left( \frac{V_g - V_{fb}}{\sqrt{k}} \right) + V \]  

(32)

Connecting Equations (31) and (32), the unified surface potential of OTFTs is expressed as

\[ \Phi_s = \frac{\Phi_{sw} \cdot \Phi_{ss}}{\sqrt{\Phi_{sw} \cdot \Phi_{ss}}} \]  

(33)

Figure 11a shows the comparison between the surface potential calculated using the
Boltzmann distribution and Fermi–Dirac distribution functions under different channel voltages, respectively [83]. One can see that a good agreement is observed. Figure 11b shows the absolute and relative error of the Boltzmann function approximation from Figure 11a, revealing that the maximum of relative error is less than 0.6%, as shown by the maximum peak in Figure 11b. This approximation displays good accuracy for weak, moderate and strong accumulation at various channel voltages. Otherwise, the absolute error of the surface potential introduced by the Boltzmann function approximation decreases with channel voltage and is always lower than 0.035 V.

For OTFTs, the field-effect mobility can be written as [84]:

\[ \mu = \mu_0 \exp(C_1 (2n/N_t)^{C_2}) \]  

(34)

Here \( C_1 \) and \( C_2 \) are given as \( C_1 = 0.5(S^2 - S) \) and \( C_2 = 2\frac{\ln(S^2 - S) - \ln(\ln(2))}{S^2} \), which only depend on the disorder, \( n \) is the carrier concentration, \( \mu_0 = \mu_{00} \exp(-\alpha S - b S^2) \), \( S = \phi/k_B T \), and \( \mu_0 \) is the mobility in the limit \( n \to 0 \).

Using the same method in the literature [85], the field-effect mobility \( \mu_{eff} \) is calculated with the following:

\[ \mu_{eff} = \frac{L_{eff}}{C_1 (V_g - V_f b)} \frac{\partial I_{ds}}{\partial V_g} = \frac{\sqrt{2eE_o/2\pi}}{C_1} \frac{n\sigma(V_g)}{\sqrt{\int_{-\infty}^{\infty} f(E) dE}} \times \frac{2C_1}{\int_{-\infty}^{\infty} \sqrt{2\pi} \exp(-\frac{(\phi_s - V_{fb} - \gamma V_{ds})}{2\gamma^2})} \approx \mu_0 \exp(C_1 (2n/N_t)^{C_2}) \]

(35)

where \( n(V_g) = \int_{-\infty}^{\infty} g(E) \left(1 + \exp\left(\frac{V-E}{k_B T}\right)\right)^{-1} dE \), \( \gamma \) is a parameter that accounts for channel-length modulation.

Then, according to Gauss’s law, the sheet density of total induced charges in the channel is given by:

\[ Q_1 = C_s (V_g - V_{fb} - \phi_s) \approx C_s \sqrt{\pi} \exp\left(\frac{(\phi_s - V)}{2\phi_t} - 1\right) \]

(36)

By differentiating Equation (36) with respect to \( \phi_s \), we then obtain:

\[ \frac{dV}{d\phi_s} = \frac{2\phi_t}{\sqrt{\pi}} \exp\left(\frac{-\phi_s - V}{2\phi_t} + 1\right) + 1 = 2\phi_t \frac{C_s}{Q_1} + 1 \]

(37)

Using the gradual channel approximation, \( I_{ds} \) is given by:

\[ I_{ds} = -\mu_{eff} W Q_1 \frac{dV}{dy} = -\mu_{eff} W Q_1 \left(2\phi_t \frac{C_s}{Q_1} + 1\right) \frac{d\phi}{dy} \]

(38)
By integrating Equation (38) from \( \varphi_s = \varphi_{ss} \) to \( \varphi_s = \varphi_{sd} \), the static current of OTFTs becomes:

\[
I_{ds0} = \frac{\mu_{eff}W}{L} \left( 2\varphi_tC_s(\varphi_{sd} - \varphi_{ss}) \right. \\
\left. - \frac{C_s}{2} \left( (V_g - V_{fb} - \varphi_{sd})^2 - (V_g - V_{fb} - \varphi_{ss})^2 \right) \right) 
\]  

(39)

where \( \varphi_{ss} \) and \( \varphi_{sd} \) are the surface potentials at the source and drain side, respectively. Both of them can be analytically calculated by Equation (33). When OTFTs are biased to the saturation region, channel-length modulation becomes significant in short channel devices. In this case, the expression of \( I_{ds} \) can be rewritten as:

\[
I_{ds} = I_{ds0}(1 + \lambda V_{ds}) 
\]  

(40)

Based on Equation (40), the OTFT characteristics can be described by a new formula that does not contain the threshold voltage.

Figure 12 shows the measured characteristics from pentacene transistors and the calculated current–voltage characteristics of OTFT. The model agrees well with the experimental results in both the linear and saturation regions [83].

![Figure 12](image1)

**Figure 12.** (a) Simulated and experimental results for transfer characteristics of organic Thin-film transistors (OTFT); and (b) comparison between the simulated and experimental results for output characteristics of OTFT for different gate voltages.

We also verified our proposed model by comparing it to measurements of OTFTs with channel lengths from 25 \( \mu \)m to 5 \( \mu \)m (\( W = 1000 \mu \)m), as shown in Figure 13 [83]. The extracted \( \lambda \) values are 0.55 and 0.27 for \( L = 5 \mu \)m and \( L = 10 \mu \)m, respectively.

![Figure 13](image2)

**Figure 13.** Simulated and experimental results of output characteristics of OTFT: (a) for \( W/L = 1000 \mu \)m/5 \( \mu \)m and (b) for \( W/L = 1000 \mu \)m/10 \( \mu \)m.
3.4. a-IGZO TFTs

As mentioned in Section 2.3, the MTR theory is responsible for the charge transport of a-IGZO TFTs. We have combined the MTR theory with the surface potential to develop the compact model of IGZO TFTs [86,87]. Generally speaking, in TFTs, due to the accumulated carriers in semiconductor-insulator interface under the gate voltage, the gate-induced potential \( \phi(x) \) shifts the difference between the mobility edge and the Fermi level. The quasi-Fermi level \( E_f(x) \) is

\[
E_f(x) = E_{f0} + q\phi(x)
\]

The variation of \( \phi(x) \) with respect to the distance \( x \) is determined by the Poisson equation as [57]:

\[
F(x)^2 = \frac{2q}{\varepsilon_s n_{\text{total}}} \left[ \frac{N_i v_0 T_0}{k_B T} \exp \left( \frac{E_f(x)}{k_B T} \right) \right] + \int_0^\infty \frac{g(E)}{\varepsilon_s} \exp \left( \frac{E_f(x)}{k_B T} \right) dE d\phi(x)
\]

where \( F(x) \) is the electric field perpendicular to the interface. At the interface, the electric field \( F(0) \) can be expressed through Gauss’s law as:

\[
e_s F(0) = C_i (V_g - Vfb - \varphi_s) = \sqrt{2q \varepsilon_s \left[ N_i v_0 T_0 \exp \left( \frac{E_f(x)}{k_B T} \right) \right] + \int_0^\infty \frac{g(E)}{\varepsilon_s} \exp \left( \frac{E_f(x)}{k_B T} \right) dE d\phi(x)}
\]

where \( T_{TA} \) is the characteristic temperature of the exponential DOS, \( \tau_0 \) is the lifetime of carriers, and \( v_0 \) is the attempt-to-escape frequency. Then, the field effect mobility could be written as [88]:

\[
\mu_{\text{eff}} = \frac{\mu_e}{1 + \left( \frac{1}{v_0 \tau_0} (1 + T/T_{TA}) \Gamma(1 - T/T_{TA}) \exp \left( \frac{E_{f0} + q \varphi_s}{k_B T_{TA}} (T_{TA} - 1) \right) \right)^{-1}}
\]

where \( \mu_e \) is the band mobility and \( \Gamma(x) = \pi x / \sin \pi x \). Under the low gate voltage, Fermi level lies in the deep states and hence free carriers above the mobility edge can be neglected, and carriers of localized states will dominate the transport of IGZO TFTs (corresponding to the sub-threshold regime of transistor). Thus, the total carrier concentration is reasonably written as

\[
n(x) = \int_{-\infty}^\infty \frac{g(E,x)}{1 + \exp \left( \frac{E_f(x)}{k_B T} \right)} dE = N_i \Gamma \left( 1 + \frac{T_{TA}}{T} \right) \Gamma \left( 1 - \frac{T}{T_{TA}} \right) \exp \left( \frac{E_{f0} + q \varphi_s}{k_B T_{TA}} \right)
\]

Substituting Equations (45) into (43), one can get the following expression:

\[
C_i (V_g - Vfb - \varphi_s) = \sqrt{2q \varepsilon_s \left[ N_i v_0 T_0 \exp \left( \frac{E_f(x)}{k_B T} \right) \right] + N_i \Gamma \left( 1 + \frac{T_{TA}}{T} \right) \Gamma \left( 1 - \frac{T}{T_{TA}} \right) \exp \left( \frac{E_{f0} + q \varphi_s}{k_B T_{TA}} \right)}
\]

To achieve the analytic solution of the surface potential, we transformed Equation (46) as:

\[
V_g - Vfb - \varphi_s = G_T \exp \left( \frac{q \varphi_s - q V_{ch}}{2 k_B T} \right) + G_{TA} \exp \left( \frac{q \varphi_s - q V_{ch}}{2 k_B T_{TA}} \right)
\]

\( G_T \) and \( G_{TA} \) can be expressed as:

\[
\left\{
\begin{align*}
G_T &= \frac{1}{C_i} \sqrt{q \varepsilon_s v_0 T_0 N_i \exp \left( \frac{E_{f0}}{k_B T} \right)} \\
G_{TA} &= \frac{1}{C_i} \sqrt{q \varepsilon_s N_i \Gamma \left( 1 + \frac{T_{TA}}{T} \right) \Gamma \left( 1 - \frac{T}{T_{TA}} \right) \exp \left( \frac{E_{f0}}{k_B T_{TA}} \right)}
\end{align*}
\]

Through estimating the order of magnitudes, in Equation (47) the first term is much smaller than the second term. Thus, we only consider the second term and ignore the first term. By using two-order Taylor expansion, one can get:
\[
x_i = x g \left\{ \left( x g + 1 \right)^2 + 2 n x + 2 \log \left( \frac{x g}{G_T} \right) \right\}^{1/2} - x g - 1 \tag{49}
\]

However, if one considers only the second term in Equation (47), some errors in the surface potential calculation maybe occur. In order to improve the accuracy, we add some corrections by using the Schroder series method to cover the influence of the first term in Equation (47). Finally, the analytical solution of the surface potential can be written as:

\[
\begin{cases}
\varphi_s = 2 k_B T_A q \left[ x_i - \frac{f}{\partial f} \left( 1 + \frac{\partial^2 f}{\partial f^2} \right) \right] \\

f = (x g - x) - G_T A \exp(x - x n) - G_T \left( \exp(x - x n) \right)^{a A}
\end{cases}
\tag{50}
\]

Figure 14 shows a comparison of calculated surface potential between analytic solution and numerical result [86,87]. The percentage error between the numerical and analytical solutions is always below 0.2%. The parameters are \( T = 300 \) K, \( T_A = 405 \) K, \( V_{\text{T0}} = 1 \), \( V_f = 0.5 \) V, \( C_i = 8.85 \times 10^{-8} \) F/cm², and \( \mu_e = 19.7 \) cm²/Vs.

![Surface Potential Comparison](image)

**Figure 14.** Comparison of the calculated surface potential between analytic solution and the numerical results for different channel voltages.

Using the gradual channel approximation, the current equation is given as:

\[
I_{ds} = -\mu_{\text{eff}} W Q_i \frac{dV}{dy} = -\mu_{\text{eff}} W Q_i \left( 2 \varphi_i \frac{C_i}{Q_i} + 1 \right) \frac{d\varphi}{dy} \tag{51}
\]

By integrating Equation (51) from \( \varphi_s = \varphi_{ss} \) to \( \varphi_s = \varphi_{sd} \), the static current of a-IGZO TFTs is expressed as:

\[
I_{dso} = \mu_{\text{eff}} \frac{W}{L} \left[ 2 \varphi_i C_i (\varphi_{sd} - \varphi_{ss}) - \frac{1}{2} \left( (V_g - V_{f} - \varphi_{sd})^2 - (V_g - V_{f} - \varphi_{ss})^2 \right) \right] \tag{52}
\]

where \( \varphi_{ss} \) and \( \varphi_{sd} \) are the surface potential at source and drain side, respectively. Both of them can be analytically calculated from Equation (50).

Figure 15 shows the output and transfer characteristics curve. The good agreement between our modeling results and the experimental data has been observed [86,87]. Figure 16 shows the drain conductance and trans-conductance curves [86,87]. Our model well agrees with the measured results.
Figure 15. Comparison between the calculation and experimental data; (a) for output characteristics of In-Ga-Zn-O (IGZO) under different gate voltages; and (b) transfer characteristics of IGZO under different drain-source voltages.

Figure 16. Model $g_{ds} - V_{ds}$ curves (a) and trans-conductance curves (b).

4. Comparison of Various Compact Models

As mentioned above, the most difference between silicon-based TFTs and TFTs with new active material (e.g., OTFTs and IGZO TFTs) derived from the fact that whether the threshold voltage can be defined in TFT device. Since OTFTs and IGZO TFTs usually operate in accumulation region, the formulation of compact model should discard the influence of the threshold voltage. The following will give a comparison for different compact models.

4.1. Comparison of Model Accuracy

For the compact models, the central aim is to accurately and physically describe the current–voltage characteristics of TFTs. Here, we will discuss various compact models and their accuracies verified for TFTs. For polysilicon TFTs, we firstly compare $V_{ds} - I_{ds}$ characteristics based on the surface-potential-based by Chen et al. [72] and the EMA method by Iñiguez et al. [28], respectively, as shown in Figure 17. It is obvious that the surface-potential-based model agrees well with experimental data. However, the simulated results from Iñiguez et al. show a well consistent between model and experiment under low drain voltage, with increasing the drain voltage, the model seriously deviated from the experiment. Similar errors of model accuracy have also been found in the OTFT compact models. Figure 18 shows a comparison of $V_{ds} - I_{ds}$ characteristics based on the surface potential and the generic model, respectively [24,83]. For the surface-potential-based model in Figure 18a, the accuracy is good in all regions, but for the generic model in Figure 18b the errors increase with the gate voltage increasing.
4.2. Parameter Comparison and Extraction

Apart from the accuracy and comprehensive nature, an excellent compact model should include as few parameters as possible fitting the TFT characteristics. Tables 1 and 2 give a summary of the parameter comparison for the surface-potential-based compact models and OTFT compact models based on different approaches, respectively. It is found that the researchers always aspired for as few parameter numbers as possible during developing compact models. Actually, for the compact model, the fewer the non-physical parameters (fitting parameters), the better the model is considered. From Tables 1 and 2, one can see that the parameter numbers in our model is just 12, which is superior, compared with other models.
Table 1. Comparison of fitting parameter numbers for the surface-potential-based compact models.

| Types            | Parameter Numbers | Authors              | Years |
|------------------|-------------------|----------------------|-------|
| Polysilicon TFTs | 15 [67]           | Y. Shimizu, et al.   | 2006  |
|                  | 14 [72]           | R. S. Chen, et al.   | 2007  |
|                  | 11 [32]           | W. L. Deng, et al.   | 2011  |
| Amorphous TFTs   | 16 [80]           | Y. Liu, et al.       | 2008  |
|                  | 22 [89]           | Y. Liu, et al.       | 2009  |
|                  | 14 [81]           | J. Qin, et al.       | 2014  |
| Organic TFTs     | 12 [83]           | Our work             | 2015  |
| IGZO TFTs        | 14 [90]           | A. Tsormpatzoglou, et al. | 2013 |
|                  | 12 [86]           | Our work             | 2014  |

Table 2. Comparison of fitting parameter numbers for OTFT compact model based different approaches.

| Years | Parameter Numbers | Authors              | Method                              |
|-------|-------------------|----------------------|-------------------------------------|
| 1995  | 14 [39]           | M. S. Shur, et al.   | Effective medium approach           |
| 1999  | 28 [27]           | B. Iñiguez, et al.   | Effective medium approximation     |
| 1999  | 14 [29]           | M. D. Jacunski, et al.| Semi-empirical approach           |
| 2006  | 15 [67]           | Y. Shimizu, et al.   | Surface potential                   |
| 2007  | 14 [72]           | R. S. Chen, et al.   | Surface potential                   |
| 2007  | 12 [30]           | W. J. Wu, et al.     | Generation-recombination model      |
| 2011  | 11 [32]           | W. L. Deng, et al.   | Surface potential                   |
| 2015  | 12 [83]           | Our work             | Surface potential                   |

In addition to using as few parameters as possible, parameter extraction also plays an important role in understanding TFT characteristics. Generally speaking, parameter extraction aims at being physical. To achieve higher level, the parameter sequence should introduce physical effect [21]. However, considering the continuity and accuracy of compact model, the fitting parameters will be used for smoothing the output curves and reducing the error. It is anticipated that the compact models of TFTs with the parameter setting will be suitable to circuit design and can provide accurate insight into the performance. The main criterion for a good set of parameters is the balance of error, efficiency and continuity. For IGZO TFTs, we have developed an extraction flow of the key physical parameters of the surface-potential-based compact model, as shown in Figure 19 [86,87]. Based on the corresponding equations shown in Figure 19, four key parameters can be extracted, that is, the maximum mobility \( \mu_0 \), the characteristic temperature \( T_{ref} \), the product of the escape frequency \( v_0 \) and carrier lifetime \( \tau_0 \).
4.3. Criterion and Continuous Test of Compact Models

A compact model must satisfy several rather restrictive requirements imposed by their use in advanced circuit simulators. From the mathematical point of view, the equations of the models should meet three classes at least [40], that is, “class 1” in order to be compatible with Newton–Raphson-based circuit simulators, with “class 2” or better preferred in order to achieve faster convergence, and “class 3” required for circuit simulation of active-matrix organic light-emitting diode (AMOLED) displays or distortion modeling in RF circuits. Currently, the most compact models are satisfied to the “class 1”. A small number of compact models can meet the requirements of “class 2” and “class 3” together. For the “class 3” requirement, the application is completely based on the active layers of TFTs. For example, silicon-based TFTs (poly-Si and a-Si:H) are mainly used in AMOLED displays. OTFTs can be applied to logic circuit design and flat-panel display. IGZO TFTs can be used in constructing RFID tags or inverter. Thus, the compact model of TFTs should be established according to their application.

In addition, it would be specially mentioned that, in order to meet the requirement of “class 2”, the compact model must fulfill one of the benchmark tests, i.e., Gummel symmetry test (GST) [21,91,92]. Based on our surface-potential-based compact model for IGZO TFTs, the GST has been provided [86,87], as shown in Figure 20. Figure 20a shows a GST circuit for IGZO TFTs. Generally, the higher-order derivatives in TFT compact models are obtained as a function of \( V_g \), which is symmetry for \( V_g = 0 \). This symmetry roots in the symmetry device structure and channel. Figure 20b shows the GST for the 1, 2, 3-order derivative of the drain current of IGZO TFTs, which display a good continuity and symmetry. Thus, our compact model in IGZO TFTs can pass the GST.
Figure 20. (a) Gummel symmetry test circuit for IGZO TFTs; and (b) Gummel symmetry test for the 1, 2, 3-order derivative of the drain current under different gate voltages.

5. Conclusions and Outlook

Compact models form a critical link between the manufacturing teams and the chip design teams by mathematically capturing the properties of devices. We have reviewed the concept, development and application of compact model of TFTs. Based on different active materials in TFTs, the charge transport characteristics has also been discussed in detail. Based on the different approaches, especially the surface-potential-based, the merits and shortcomings for current compact models have discussed. We also proposed our surface-potential-based compact models for organic and IGZO TFTs and parameter extraction technology. The comparison of various compact models has been summarized.

Currently, the compact model is still open and evolving. To achieve the excellent compact model, the following should be considered: accurate in all regions of operation and types, suitable for all simulation modes, excellent convergence, and intuitive and easy to extract parameters. In addition, to keep pace with the increase of circuit operating frequencies and device tolerances scale down, the compact model of TFTs should account for the bias dependent contact resistances, gate tunneling, interface effect and scaling effect. The dynamic behavior, aging and hysteresis of TFTs also should be considered in developing the compact model to pursue the future circuit design.

Author Contribution: N.L. and L.L. conceived the idea and designed this work; N.L. drafted the paper; N.L., and L.L. discussed the results and commented on the manuscript; all authors have given approval to the final version of the manuscript.

Acknowledgments: This work was supported in part by National key research and development program (Grant Nos. 2016YFA0201802, 2017YFB0701703, 2018YFA0208503), by the Opening Project of Key Laboratory of Microelectronic Devices and Integrated Technology, Institute of MicroElectronics Chinese Academy of Sciences, by the Beijing Training Project for the Leading Talents in S&T under Grant No. Z151100000315008, and by the National Natural Science Foundation of China (Grant Nos. 61725404, 61574166, 61874134, 61221004, 61376112, and 61404164), by International cooperation project of CAS under Grant 172511KYSB20150006, and by the Strategic Priority Research Program of Chinese Academy of Sciences (Grant No. XDB30000000, XDB12030400).

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Kanatzidis, M.G. Quick-set Thin Films. *Nature* 2004, 428, 269–270.
2. Lu, N.D.; Wei, W.; Chuai, X.C.; Li, L.; Liu, M. Carrier thermolectric transport model for black phosphorus field-effect transistors. *Chem. Phys. Lett.* 2017, 678, 271–274.
3. Wang, L.; Wang, W.; Xu, G.; Ji, Z.; Lu, N.; Li, L.; Liu, M. Analytical Carrier Density and Quantum Capacitance for Graphene. *Appl. Phys. Lett.* 2016, 108, 013503.
4. Saremi, M. Carrier Mobility Extraction Method in ChGs in the UV Light Exposure. *Micro Nano Lett.* 2016, 11, 762–764.
5. Saremi, M.; Rajabi, S.; Barnaby, H.J.; Koziicki, M.N. The Effects of Process Variation on the Parametric Model of the Static Impedance Behavior of Programmable Metallization Cell (PMC). *MRS Proc.* **2014**, *1692*, 9–39.

6. Saremi, M. A Physical-based Simulation for the Dynamic Behavior of Photodoping Mechanism in the Chalcogenide Materials Used in the Lateral Programmable Metallization Cells. *Solid State Ion.* **2016**, *290*, 1–5.

7. Horowitz, G. Organic Thin Film Transistors: From Theory to Real Devices. *J. Mater. Res.* **2004**, *19*, 1946–1962.

8. Liu, W.Y.; Wu, Q.S.; Ren, Y.K.; Cui, P.; Yao, B.B.; Li, Y.B.; Hui, M.; Jiang, T.Y.; Bai, L. On the bipolar DC flow field-effect-transistor for multifunctional sample handling in microfluidics: A theoretical analysis under the Debye-Huckel limit. *Micromachines* **2018**, *9*, 82.

9. RSoperea, A.; Trainor, M.J.; Young, N.D.; Shannon, J.M.; Silva, S.R.P. Source-gated transistors for order-of-magnitude performance improvements in thin-film digital circuits. *Sci. Rep.* **2014**, *4*, 4295.

10. Itoh, T.; Kobayashi, A.; Ueno, K.; Ohta, J.; Fujioka, H. Fabrication of InGaN thin-film transistors using pulsed sputtering deposition. *Sci. Rep.* **2016**, *6*, 29000.

11. Weimer, P.K. The TFT-A New Thin-Film Transistor. *Proc. IRE* **1962**, *50*, 1462–1469.

12. Fortunato, E.; Barquinha, P.; Pimented, A.; Goncalves, A.; Marques, A.; Pereira, L.; Martins, R. Recent Advances in ZnO Transparent Thin Film Transistors. *Thin Solid Films* **2005**, *487*, 205–211.

13. LeComber, P.G.; Spear, W.E.; Gaith, A. Amorphous-Silicon Field-Effect Device and Possible Application. *Electron. Lett.* **1979**, *15*, 179–181.

14. Depp, S.W.; Juliana, A.; Huth, B.G. Polysilicon FET Devices for Large Area Input/Output Application. In Proceedings of the 1980 International Electron Devices Meeting, Washington, DC, USA, 8–10 December 1980; p. 703.

15. Tsumura, A.; Koezuka, H.; Ando, T. Macromolecular Electronic Device: Field-Effect Transistor with a Polythiophene Thin Film. *Appl. Phys. Lett.* **1986**, *49*, 1210–1202.

16. Xu, W.; Hu, Z.H.; Liu, H.M.; Lan, L.F.; Peng, J.B.; Wangn, J.; Cao, Y. Flexible all-organic, all-solution processed thin film transistor array with ultrashort channel. *Sci. Rep.* **2016**, *6*, 29055.

17. Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors Using Amorphous Oxide Semiconductors. *Nature* **2004**, *432*, 488–492.

18. Han, K.; Qiao, G.H.; Deng, Z.L.; Zhang, Y.N. Asymmetric drain extension dual-kk trigate underlap FinFET based on RF/Analog circuit. *Micromachines* **2017**, *8*, 330.

19. Li, J.F.; Mao, S.M.; Xu, Y.H.; Zhao, X.D.; Wang, W.B.; Guo, F.J.; Zhang, Q.F.; Wu, Y.Q.; Zhang, B.; Chen, T.S. An Improved Large Signal Model for 0.1 μm AlGaN/GaN High Electron Mobility Transistors (HEMTs) Process and Its Applications in Practical Monolithic Microwave Integrated Circuit (MMIC) Design in W band. *Micromachines* **2018**, *9*, 396.

20. Buccella, P.; Stefanucci, C.; Zou, H.; Moursy, Y.; Iskander, R.; Sallese, J.M.; Kayal, M. Methodology for 3-D Substrate Network Extraction for SPICE Simulation of Parasitic Currents in Smart Power ICs. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **2016**, *35*, 1489–1502.

21. Lu, N.D.; Wang, L.F.; Li, L.; Liu, M. A Review for Compact Model of Graphene Field-Effect Transistors. *Chin. Phys. B* **2017**, *26*, 036804.

22. Krishnamoorthy, S.; Chowdhury, M.H. Investigation and a practical compact network model of thermal stress in integrated circuits. *Integr. Circuit. Des.-Aided Eng.* **2009**, *16*, 131–140.

23. Available online: https://www.src.org/program/grc/ds/research-needs/2003/compact-modeling.pdf (accessed on 14 April 2003).

24. Marinov, O.; Deen, M.J.; Zschieschang, U.; Klauck, H. Organic Thin-Film Transistors: Part I-Compact DC Modeling. *IEEE Trans. Electron Dev.* **2009**, *56*, 2952–2961.

25. Kaczprzak, T.; Materka, A. Compact DC Model of GaAs FETs for Large-Signal Computer Calculation. *IEEE J. Solid-State Circuits* **1983**, *18*, 211–213.

26. Ahmed, S.; Kim, D.; Shichijo, H. A Comprehensive Analytic Model Accumulation-Mode MOSFETs in PolySilicon Thin Films. *IEEE Trans. Electron Devices* **1986**, *33*, 973–985.

27. Siddiqui, M.J.; Qureshi, S. Surface-Potential-Based Charge Sheet Model for The Polysilicon Thin Film Transistors without Considering Kink Effect. *Microelectron. J.* **2001**, *32*, 235–240.
28. Iñiguez, B.; Xu, A.; Fjeldly, T.A.; Shur, M.S. Unified Model for Short-Channel Poly-Si TFTs. Solid-State Electron. 1999, 43, 1821–1831.
29. Jacunski, M.D.; Shur, M.S.; Owusu, A.A. A Short-Channel DC SPICE Model for Polysilicon Thin-Film Transistors Including Temperature Effects. IEEE Trans. Electron Devices 1999, 46, 1146–1159.
30. Wu, W.J.; Yao, R.H.; Li, S.H.; Hu, Y.F.; Deng, W.L.; Zheng, X.R. A Compact Model for Polysilicon TFTs Leakage Current Including the Poole-Frenkel Effect. IEEE Trans. Electron Devices 2007, 54, 2975–2984.
31. Lee, M.; Tai, C.W.; Huang, J.J. Correlation between Gap State Density and Bias Stress Reliability of Nanocrystalline TFTs Comparing with Hydrogenated Amorphous Silicon TFTs. Solid-State Electron. 2013, 80, 72–75.
32. Deng, W.L.; Huang, J.K. A Physics-Based Approximation for the Polysilicon Thin-Film Transistor Surface Potential. IEEE Electron. Dev. Lett. 2011, 32, 647–649.
33. Li, L.; Debecquoy, M.; Genoe, J.; Heremans, P. A Compact Model for Polycrystalline Pentacene Thin-Film Transistor. J. Appl. Phys. 2010, 107, 024519, doi:10.1063/1.3294617.
34. hao, Z.W.S.; Duval, J.; Ravelosona, D.; Klein, J.O.; Kim, J.V.; Chappert, C. A Compact Model of Domain Wall Propagation for Logic and Memory Design. J. Appl. Phys. 2011, 109, 07D501, doi:10.1063/1.3536793.
35. Valletta, A.; Demirkol, A.S.; Maira, G.; Frasca, M.; Vinciguerra, V.; Occhipinti, I.G.; Fortuna, L.; Mariucci, L. A Compact SPICE Model for Organic TFTs and Applications to Logic Circuit Design. IEEE Trans. Nanotech. 2016, 15, 754–761.
36. Hsieh, H.H.; Kamiya, T.; Nomura, K.; Hosono, H.; Wu, C.C. Modeling of Amorphous InGaZnO4 Thin Film Transistors and Their Subgap, Density of States. Appl. Phys. Lett. 2008, 92, 133503, doi:10.1063/1.2857463.
37. Ghittorelli1, M.; Torricelli1, F.; Steen, J.J.V.D.; Garripoli, C.; Tripathi, A.; Gelinck, G.H.; Cantatore, E.; Kovács-Vajna, Z.M. Physical-Based Analytical Model of Flexible a-IGZO TFTs Accounting for Both Charge Injection and Transport. In Proceedings of the 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015; Volume 28, pp. 723–726.
38. Duavil, S.G. Static Circuit Modeling and Optimization. In Proceedings of the IEEE 2000 5th International Workshop on Statistical Metrology, Honolulu, HI, USA, 10 June 2000.
39. Ortiz-Conde, A.; García-Sánchez, F.J.; Muci, J.; Malobabic, S.; Liou, J.J. A Review of Core Compact Models for Undoped Double-Gate SOI MOSFETs. IEEE Trans. Electron Devices 2007, 54, 131–140.
40. Gildenblat, G.; Li, X.; Wu, W.M.; Wang, H.L.; Jha, A.; Langevelde, R.V.; Smit, G.D.J.; Scholten, A.J.; Klassen, D.B.M. PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation. IEEE Trans. Electron Devices 2006, 53, 1979–1994.
41. Song, J.; Yu, B.; Yuan, Y.; Taur, Y. A Review on Modeling of Multiple-Gate MOSFETs. IEEE Trans. Electron Devices 2009, 56, 1858–1869.
42. Cheng, X.; Lee, S.; Yao, G.Y.; Nathan, A. TFT Compact Modeling. J. Disp. Technol. 2016, 12, 898–906.
43. Baccarani, G.; Ricco, B. Transport Properties of Polycrystalline Silicon Films. J. Appl. Phys. 1978, 49, 5565–5571.
44. Seto, J.Y.W. The Electrical Properties of Polycrystalline Silicon Films. J. Appl. Phys. 1975, 46, 5247–5254.
45. Reh, B.; Wagner, H. Potential of Amorphous Silicon for Solar Cells. Appl. Phys. A 1999, 69, 155–157.
46. Bagolini, L.; Mattoni, A.; Collins, R.T.; Lusk, M.T. Carrier Localization in Nanocrystalline Silicon. J. Phys. Chem. C 2014, 118, 13417–13423.
47. Lu, N.D.; Li, L.; Liu, M. Universal Carrier Thermoelectric-Transport Model Based on Percolation Theory in Organic Semiconductors. Phys. Rev. B 2015, 91, 195205.
48. Li, L.; Lu, N.D.; Liu, M.; Bässler, H. General Einstein Relation Model in Disordered Organic Semiconductors under Quasi-equilibrium. Phys. Rev. B 2014, 90, 214107.
49. Lu, N.D.; Li, L.; Banerjee, W.; Liu, M. Physical Model of Seebeck Coefficient under Surface Dipole Effect in Organic Thin-Film Transistors. Org. Electron. 2016, 29, 27–32.
50. Lu, N.D.; Li, L.; Liu, M. A Review of Carrier Thermoelectric-Transport Theory in Organic Semiconductors. Phys. Chem. Chem. Phys. 2016, 18, 19503–19525.
51. Ambeagaoar, V.; Halperin, B.I.; Langer, J.S. Hopping Conductivity in Disordered Systems. Phys. Rev. B 1971, 4, 2612–2620.
52. Miller, A.; Abrahams, E. Impurity Conduction at Low Concentrations. Phys. Rev. 1960, 120, 745–755.
53. Klauk, H. Organic Thin-Film Transistors. Chem. Soc. Rev. 2010, 39, 2643–2666.
54. Nomura, K.; Kamiya, T.; Ohta, H.; Ueda, K.; Hirano, M.; Hosono, H. Carrier Transport in Transparent Oxide Semiconductor with Intrinsic Structural Randomness Probed Using Single-crystalline InGaO(ZnO): Films. *Appl. Phys. Lett.* **2004**, *85*, 1993–1995.

55. Germs, W.C.; Adriaans, W.H.; Tripathi, A.K.; Roelofs, W.S.C.; Cobb, B.; Janssen, R.A.J.; Gelincck, G.H.; Kemerink, M. Charge Transport in Amorphous InGaZnO Thin-Film Transistors. *Phys. Rev. B* **2012**, *86*, 155319.

56. Lu, N.; Li, L.; Sun, P.; Banerjee, W.; Liu, M. A Unified Physical Model of Seebeck Coefficient in Amorphous Oxide Semiconductor Thin-Film Transistors. *J. Appl. Phys.* **2014**, *116*, 104502.

57. Li, L.; Lu, N.D.; Liu, M. Field Effect Mobility Model in Oxide Semiconductor Thin Film Transistors With Arbitrary Energy Distribution of Traps. *IEEE Electron Device Lett.* **2014**, *35*, 226–228.

58. Podzorov, V. Charge Carrier Transport in Single-crystal Organic Field-Effect Transistors. In *Organic Field Effect Transistor*; CRC Press: Boca Raton, FL, USA, 2007; pp. 27–72.

59. Sze, S.M.; Ng, K.K. *Physics of Semiconductor Devices*, 3rd ed.; Wiley: New York, NY, USA, 2007.

60. Jung, L.; Damiano, J.; Zaman, J.R.; Batra, S.; Manning, M.; Banerjee, S.K. A Leakage Current Model for Sub-Micron Lightly-Doped Drain-Offset Polysilicon TFTs. *Solid-State Electron.* **1995**, *38*, 2069–2073.

61. Khakzar, K.; Lueder, E.H. Modeling of Amorphous-Silicon Thin-Film Transistors for Circuit Simulations with SPICE. *IEEE Trans. Electron Devices* **1992**, *39*, 1428–1435.

62. Faughnan, B. Subthreshold Model of A Polycrystalline-Silicon Thin Film Field-Effect Transistor. *Appl. Phys. Lett.* **1987**, *50*, 290–292.

63. Shur, M.S.; Slade, H.C.; Jacunski, M.D.; Owusu, A.A.; Ytterdal, T. SPICE Models for Amorphous Silicon and Polysilicon Thin Film Transistors. *J. Electrochem. Soc.* **1997**, *144*, 2833–2839.

64. Siddiqui, M.J.; Qureshi, S. An Empirical Model for Leakage Current in Poly-Silicon Thin Film Transistor. *Solid State Electron.* **2000**, *44*, 2015–2019.

65. Iñiguez, B.; Fjeldly, T.A.; Shur, M.S. *Thin Film Transistor Modeling, in Silicon and Beyond: Advanced Circuit Simulators and Device Models*; Shur, M.S., Fjeldly, T.A., Eds.; World Scientific Publishers: Singapore, 2000; pp. 703–723.

66. Tsividis, Y.P.; Suyama, K. MOSFET Modeling for Analog Circuit CAD: Problems and Prospects. *IEEE J. Solid-State Circuits* **1994**, *29*, 210–216.

67. Tsuji, H.; Kuzuoka, T.; Kishida, Y.; Kirihara, M.; Kamakura, Y.; Morifuji, M.; Shimizu, Y.; Miyano, S.; Taniguchi, K. A New Surface Potential Based Poly-Si TFT Model for Circuit Simulation. In Proceedings of the 2006 International Electron Devices Meeting, San Francisco, CA, USA, 11–13 December 2006; pp. 179–186.

68. Leroux, T. Static and Dynamic Analysis of Amorphous-Silicon Field-Effect Transistors. *Solid-State Electron.* **1986**, *29*, 47–58.

69. Brews, J.R. A Charge-Sheet Model of the MOSFET. *Solid-State Electron.* **1978**, *21*, 345–355.

70. Sleight, J.W.; Rios, R. A Continuous Compact MOSFET Model for Fully- and Partially-Depleted SOI Devices. *IEEE Trans. Electron Devices* **1998**, *45*, 821–825.

71. Pao, H.C.; Sah, C.T. Effects of Diffusion Current on Characteristics of Metal-Oxide (Insulator)-Semiconductor Transistors. *Solid-State Electron.* **1966**, *9*, 927–937.

72. Chen, R.S.; Zheng, X.R.; Deng, W.L.; Wu, Z.H. A Physics-Based Analytical Solution to the Surface Potential of Polysilicon Thin Film Transistors Using the Lambert W Function. *Solid-State Electron.* **2007**, *51*, 975–981.

73. Corless, R.M.; Gonnet, G.H.; Hare, D.E.G.; Jeffrey, D.J.; Knuth, D.E. On Lambert's W function. *Adv. Comput. Math.* **1996**, *5*, 329–39.

74. Gildenblat, T.L.C.; Gu, H.W.; Cai, X. SP: An Advanced Surface Potential-Based Compact MOSFET Model. *IEEE J. Solid-State Circuits* **2004**, *39*, 1394–1406.

75. Hack, M.; Shaw, J. Transient Simulations of Amorphous-Silicon Devices, Materials Research Soc. *Symp. Proc.* **1991**, *219*, 315–320.

76. Shur, M.S.; Jacunski, M.D.; Slade, H.C.; Hack, M. Analytical Models for Amorphous-Silicon and Polysilicon Thin-Film Transistor for High-Definition-Display Technology. *J. Soc. Inf. Disp.* **1995**, *4*, 223–236.

77. Servati, P.; Nathan, A. Modeling of the Static and Dynamic Behavior of Hydrogenated Amorphous Silicon Thin-Film Transistors. *J. Vac. Sci. Technol. A* **2002**, *20*, 1038–1042.

78. Colalongo, L. A New Analytical Model for Amorphous-Silicon Thin-Film Transistors Including Tail and Deep States. *Solid-State Electron.* **2001**, *45*, 1525–1530.
79. Servati, P.; Striakhilev, D.; Nathan, A. Above-Threshold Parameter Extraction and Modeling for Amorphous Silicon Thin-Film Transistors. *IEEE Trans. Electron Devices* **2003**, *50*, 2227–2235.
80. Liu, Y.; Yao, R.H.; Li, B.; Deng, W.L. An Analytical Model Based on Surface Potential for a-Si:H Thin-Film Transistors. *J. Disp. Technol.* **2008**, *4*, 180–187.
81. Qin, J.; Yao, R.H. A Physics-Based Scheme for Potentials of a-Si:H TFT with Symmetric Dual Gate Considering Deep Gaussian DOS Distribution. *Solid-State Electron.* **2014**, *95*, 46–51.
82. Bässler, H. Charge Transport in Disordered Organic Photoconductors, a Monte Carlo Simulation Study. *Phys. Status Solidi B* **1993**, *175*, 15–56.
83. Wang, L.; Lu, N.D.; Li, L.; Ji, Z.Y.; Banerjee, W.; Liu, M. Compact Model for Organic Thin-Film Transistor with Gaussian Density of States. *AIP Adv.* **2015**, *5*, 047123.
84. Coehoorn, R.; Pasveer, W.F.; Bobbert, P.A.; Michels, M.A.J. Charge-Carrier Concentration Dependence of The Hopping Mobility in Organic Materials with Gaussian Disorder. *Phys. Rev. B* **2005**, *72*, 155206.
85. Li, L.; Chung, K.-S.; Jang, J. Field Effect Mobility Model in Organic Thin Film Transistor. *Appl. Phys. Lett.* **2011**, *98*, 023305.
86. Zong, W.W.; Li, L.; Jang, J.; Lu, N.D.; Liu, M. Analytical Surface-Potential Compact Model for Amorphous-IGZO Thin-Film Transistors. *J. Appl. Phys.* **2015**, *117*, 215705.
87. Zong, Z.W.; Li, L.; Jang, J.; Li, Z.G.; Lu, N.D.; Shang, L.W.; Ji, Z.Y.; Liu, M. A New Surface Potential-Based Compact Model for a-IGZO TFTs in RFID Applications. In Proceedings of the 2014 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2014; Volume 35, pp. 860–863.
88. Ghittorelli, M.; Torricelli, F.; Colalongo, L.; Vajna, Z.M.K. Accurate analytical physical modeling of amorphous InGaZnO thin-film transistors accounting for trapped and free charges. *IEEE Trans. Electron Devices* **2014**, *61*, 4105–4112.
89. Liu, Y.; Yao, R.H.; Li, B.; Xie, W.N. A Physical Model Based on Surface Potential for Double-Gate a-Si:H TFTs. In Proceedings of the 2009 IEEE International Conference of Electronic Devices and Solid-State Circuits (EDSSC), Xi’an, China, 25–27 December 2009.
90. Tsormpatzoglou, A.; Hastas, N.A.; Choi, N.; Mahmoudabadi, F.; Hatalis, M.K.; Dimitriadis, C.A. Analytical Surface-Potential-Based Drain Current Model for Amorphous InGaZnO Thin Film Transistors. *J. Appl. Phys.* **2013**, *114*, 184502.
91. Bendix, P.; Rakers, P.; Wagh, P.; Lemaitre, L.; Grabinski, W.; McAndrew, C.; Gu, X.; Gildenblat, G. RF distortion analysis with compact MOSFET models. In Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571), Orlando, FL, USA, 6 October 2004; pp. 9–12.
92. McAndrew, C.C. Validation of MOSFET Model Source-Drain Symmetry. *IEEE Trans. Electron Devices* **2006**, *53*, 2202–2206.

© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).