Universal NBTI Compact Model Replicating AC Stress/Recovery from a Single-shot Long-term DC Measurement

Takumi Hosaka\textsuperscript{1,a)}, Shinichi Nishizawa\textsuperscript{2,b)}, Ryo Kishida\textsuperscript{3} Takashi Matsumoto\textsuperscript{4} Kazutoshi Kobayashi\textsuperscript{5}

Received: December 4, 2019, Revised: March 11, 2020, Accepted: April 23, 2020

Abstract: In this paper, a simple and compact Negative Bias Temperature Instability (NBTI) model is proposed. It is based on the reaction-diffusion ($t^n$) and hole-trapping ($\log(t)$) theories. A single shot of DC stress and recovery data is utilized to express duty cycle dependence of NBTI degradation and recovery. Parameter fitting is proceeded by considering that the amount of recovery cannot be larger than stress degradation. The proposed universal model is applied to two types of transistors in different fabrication process technologies, and evaluate its feasibility to show the universality of our proposed model. It replicates stress and recovery successfully with various duty cycles.

Keywords: negative bias temperature instability (NBTI), AC stress dependency, reaction diffusion, hole trapping

1. Introduction

Negative bias temperature instability (NBTI) is one of the most severe reliability issues for integrated circuits. NBTI is an aging degradation on negative-biased PMOS transistors. The effect of NBTI is observed as transistor performance degradation, which is expressed as threshold voltage and subthreshold swing degradation in compact models \cite{1}, \cite{2}, \cite{3}, \cite{4}, \cite{5}, \cite{6}. The performance degradation increases path delay and it leads to malfunction due to timing violation. In circuit design, some amount of timing margin must be added to mitigate aging degradation. Inaccurate timing margin increases area and power consumption. Therefore, accurate lifetime estimation of transistors is mandatory to design circuits with adequate design margins.

NBTI degradation is accelerated by temperature and a strong vertical electric field to gate dioxide \cite{7}, \cite{8}, \cite{9}. By removing the electric fields, the NBTI degradation recovers instantly. But some amount of degradation remains after long recovery time and remains permanently. The recovery is also accelerated by higher temperature and the positive electric field \cite{2}, \cite{9}, \cite{10}. Physical mechanism of NBTI is modeled by the reaction-diffusion (R-D) and the hole trapping (trap de-trap (T-D)) model \cite{2}, \cite{11}, \cite{12}, \cite{13}. The R-D model assumes that the NBTI degradation and recovery are caused by the generation of interface traps. Hydrogen is dissociated from Si-H at Si-SiO$_2$ interface and diffuse toward the gate electrode during applying negative bias to gate electrode. The dissociated hydrogen recombines with dangling bond Si- when the negative bias is removed. These hydrogens become hydrogen molecules. Since the hydrogen molecule is neutral, it cannot be explained that applying positive bias to gate terminal accelerates recovery \cite{2}, \cite{9}. The T-D model assumes that the NBTI degradation and recovery are caused by the trapping and de-trapping carriers into pre-existing defects in the gate oxide. The distribution of the time constant of carrier traps is assumed to follow a lognormal distribution. Thus the threshold voltage shift due to gate-oxide traps is also assumed to follow a lognormal distribution. The T-D model can explain a recovery acceleration applying positive bias since trapped carriers are positively charged. However, the T-D model cannot explain degradation of subthreshold slope characteristic which is widely observed in various papers. To overcome these issues, an NBTI model combining those two mechanisms was proposed in Ref. \cite{14}. Since NBTI has not only degradation but also recovery, estimating the total amount of NBTI degradation is tough. For an accurate estimation of transistors lifetime, it is mandatory for the model to handle AC stress dependability of NBTI degradation and recovery. From a model building perspective, the modeled function and parameter extraction should be simple and fast for model builders. Universality of both the model parameters and model function is important for accurate NBTI degradation estimation.

In this paper, as an extension of Ref. \cite{15}, we propose a simple and universal NBTI degradation and recovery model which can express an AC stress dependency from a single-shot DC stress.
and recovery measurement result. This model assumes that the degradation is caused by the combination of the R-D and T-D mechanisms, but only the T-D mechanism recovers from degradation. The model uses a few fitting parameters obtained by a single-shot DC stress and recovery measurement, and can express the NBTI degradation and recovery of AC stress with various duty cycles. The model development flow of the proposed model can be applied to transistors manufactured by various process technologies.

The key extension of this paper is adding model fitting results to different fabrication conditions. In Ref. [15], NBTI of core transistors width thin oxide is modeled. In this work, NBTI of IO transistors with thick oxide is modeled with the same modeling flow, and show same modeling process successfully model the NBTIs of the transistors in different process technologies.

The rest of this paper is organized as follows. Section 2 describes related works for the NBTI models and explains differences among our proposed model and other conventional models. Section 3 describes the proposed model and modeling guideline. Section 4 describes experimental results and model verification results with measurement data of two process technologies. Section 5 concludes the paper.

2. Related Works

To estimate the amount of NBTI degradation, many NBTI models are proposed. Reference [16] uses the two mechanisms of the R-D and T-D models and successfully estimates the AC stress dependency. The model, however, is not universal. Model parameters and modeled functions should be changed to express the duty cycle dependency of the NBTI degradation. Reference [17] also estimates the AC stress dependency, while it is too complicated to easily build a compact model. Moreover, the amount of recovery does not depend on its total amount of degradation.

The model in Ref. [16] has parameters depending on duty cycles and clock periods. In model development, extra time-consuming measurement is required to obtain these parameters. Reference [17] uses both the drain-source current and gate injection current to build a compact model. Those data are converted into model parameters. The model-building flow is also complicated and it is difficult to obtain model parameters.

In this work, we propose an NBTI compact model which can express a duty cycle dependency of the NBTI stress/recovery effect from a single-shot DC stress/recovery measurement. It is possible to obtain model parameters by periodically measuring drain-source current of transistors during a stress phase and the subsequent recovery phase. One key idea is setting the priority in the model fitting process to improve model prediction accuracy. Their model development flow is simpler than models of Refs. [16], [17].

3. Proposed Compact Model

The goal of our compact model is to express DC/AC measurement results with a unique set of fitting parameters. Proposed model uses only single shot DC measurement result to represent both DC and AC stress/recovery dependency. Both simplicity and universality of the fitting parameters are important for model building. Drawback is that model accuracy may be sacrificed by the model simplicity. To achieve good estimation accuracy using simple model equation, we introduce a priority fitting in model building. There are many candidates of the parameters that can replicate measurement data. Firstly, parameters to determine a total amount of recovery are extracted. Then the other parameters are extracted. The compact model developed by the proposed flow can reproduce not only a single-phase stress/recovery but also multiple-phase AC stress dependency. In addition, the proposed flow can apply to various process technologies and can reproduce AC stress dependency.

Figure 1 shows our modeling methodology. It is built from a single-shot stress-recovery DC measurement that can express AC stress dependency. Different AC stress/recovery condition can be reproduced by unique fitting parameters. In other word, developed model is universal.

Threshold voltage degradation caused by NBTI can be decomposed into initial shift and time dependent component. Time dependent component is modeled as a function to time. Initial shift should be treated as "corner model", similar to process variation. Thus, NBTI degradation can be modeled as shown in Fig. 2. In this work, we target to model a time dependent component, and treat initial shift as DC bias offset, which is described in Section 4.

In the model, we assume that NBTI degradation is modeled by the combination of the R-D and T-D models. Only the logarithm component from the T-D model is recoverable since the R-D model cannot explain recovery phenomenon [2].

As discussed later, our model is applied to two types of transistors with different fabrication conditions to validate its universality. Table 1 shows the two types of transistors process technologies. The transistors used in this experience are core transistors grouped as "DUT_A" and IO transistor grouped as "DUT_B". Details are described in Section 4.1. In this section, data of transistor DUT_A is used for explanation.

3.1 Model Function for NBTI Degradation and Recovery

Our model assumes the NBTI degradation is caused by the combination of the T-D and R-D models, which are well known
Table 1: Difference of both process technologies.

| Name    | DUT_A                      | DUT_B          |
|---------|----------------------------|----------------|
| Structure | Core PMOSFET FD-SOI | IO PMOSFET Bulk |
| Nominal supply voltage | −0.55 V   | −3.3 V         |
| Dimension (Width/Length) | 0.14 μm × 20 / 60 nm | 0.14 μm × 20 / 400 nm |

candidates to express the NBTI degradation. In the R-D model, the threshold voltage degradation is modeled as a power-low function for time \((t^p)\), while in the T-D model, it is modeled as a logarithmic function for time \((\log(t))\). In a stress phase, the NBTI degradation is expressed as follows

\[
\Delta V_{th} = \alpha t^{1/6} + \beta \log(1 + \gamma t_{st}),
\]

where, \(\alpha\), \(\beta\), and \(\gamma\) are the fitting parameters, \(t_{st}\) is stress time. Exponent of time is \(1/6\), which is a well-known value in the R-D model [1]. In the recovery phase only the logarithm component can be recoverable since the R-D model is hard to model the recovery phenomenon. The NBTI recovery is expressed as follows

\[
\Delta V_{th,\log} = \delta (t_{rec}/t_{st})^\varepsilon.
\]

where, \(\delta\), \(\varepsilon\) are fitting parameters, \(t_{rec}\) is recovery time and \(t_{st}\) is stress time. \(\Delta V_{th,\log}\) is the total amount of threshold voltage degradation, which is the sum of the accumulated logarithmic components of the NBTI degradation and recovery. \(\Delta V_{th,\log}\) is the amount of threshold voltage recovery after the recovery time, which is normalized by the total amount of degradation. The function of the recovery should be power-low since the threshold voltage shift on the recovery phase should not overcome that on the stress phase to prevent recovery undershoot. Finally, the total amount of threshold voltage shift after a single stress and a single recovery is described as follows,

\[
\Delta V_{th} = \alpha t^{1/6} + \beta \log(1 + \gamma t_{st}) + \delta \Delta V_{th,\log}(t_{rec}/t_{st})^\varepsilon.
\]

### 3.2 Model Fitting Flow

In this section, we propose the model fitting flow to obtain most appropriable parameters to express NBTI degradation and recovery.

The least square method is widely used for fitting. There are the above five parameters that must be fit from two measurement data on stress and recovery. The problem is that many candidates are available for a set of parameters which can “fit” to data with a small fitting error. Putting some priority to fix those parameters can successfully extract a set of parameters following duty-cycle dependency of stress and recovery.

In our fitting procedure, we use assumption only the amount of degradation expressed by the logarithmic component can be recovered. Under the assumption, the parameter \(\alpha'\) is extracted in the stress phase, which is the maximum value to satisfy the assumption that the amount of recovery is not larger than stress degradation by the logarithmic component. Then, the parameters \(\beta'\) and \(\gamma'\) are extracted simultaneously by fitting to the result of stress phase without changing \(\alpha'\). Figure 3 shows the flow chart of fitting. First, \(\alpha'\) is initialized. Next, fitting is performed with the result stress phase to extract \(\beta'\) and \(\gamma'\). We check that the assumptions are satisfied in the recovery phase and \(\alpha'\) is maximum. Then, if it satisfies both the assumption and \(\alpha'\) is maximum, breaks the loop. If the assumption is not satisfied, reduce \(\alpha'\). If \(\alpha'\) is negative value, increase \(\alpha'\). Table 2 summarizes the variables of model. Figure 4 shows the impact of the parameter \(\alpha'\) in our NBTI model. The parameter \(\alpha'\) defines the ratio of the power-low component and the logarithmic component of the NBTI stress. Our assumption is that only the logarithmic component of NBTI stress can be recovered. Thus the amount of the recoverable component is limited. Finally, the other parameters are fit by using Eq. (2) on the recovery phase.

### 4. Experimental Results

In this section, we explain an experimental setup for NBTI stress/recovery measurement and validate our model for two process technologies, that have different structure and nominal sup-
ply voltage. Two transistors show different degradation trends and different model parameters are extracted. The NBTI models are obtained by a single shot DC stress/recovery measurement, and verified under the different duty-cycled AC stress/recovery measurement. It is noted that data obtained by a long stress and recovery measurement is required to extract parameters.

4.1 Experimental Setup

NBTI of the two types of transistors is evaluated and modeled individually with our model and validate its feasibility. We measure the transistors on-current with measure-stress-measure (MSM) method. MSM method applies stress voltage only in the stress condition, and removes the stress during measurement. To prevent recovery during the measurement, we use 1 ms integration time for current measurement.

We measure the degradation of transistors on-current, and convert them into threshold voltage shift using circuit simulations. We first measure its initial device current, and then measure its current degradation after applying stress voltage and temperature.

The transistors used in this experience are core transistors grouped as “DUT_A” and IO transistors grouped as “DUT_B” are regularly located on a wafer. Their device are manufactured by different process technologies. Table 1 summarizes the difference of each process technologies. DUT_A is W/L = 0.14 μm × 20/60 nm and DUT_B is 0.14 μm × 20/400 nm.

We probe them individually and measure its on-current using semiconductor analyzer Agilent 4156C. Table 3 summarizes the measurement conditions. Temperature and the drain-source voltage are same in each process technologies, but the gate-source voltage is different. In DUT_A, we apply −2.0 V to gate source during stress phase, and −0.55 V during measurement phase. In DUT_B, we apply −7.0 V to gate source, and −3.3 V during measurement phase. we apply −0.10 V for drain-source voltage during measurement phase to prevent the short channel effect.

4.2 Measurement and Verification for DUT_A

In this section, NBTI of DUT_A is modeled and verified. First, we measure DC stress/recovery data, extract model parameter and develop models. Next, the models are verified for AC stress/recovery data.

4.2.1 Measurement and Verification for DC Stress/recovery

We measure the transistors on-current in NBTI DC stress/recovery, and construct a NBTI model expressed as Eq. (1) and Eq. (2). Figure 5 shows the result of two models with difference fitting method. Figure 5 (a) does not use priority in fitting, simply fits the equation to the NBTI degradation. On the other hand, Fig. 5 (b) uses a priority in fitting. Threshold voltage in Fig. 5 is normalized its maximum value. Table 4 shows the residual sum of squares (RSS) in each fitting method.

Figure 6 shows the result of our model and measurement data in recovery stage.
4.2.2 Verification Results for AC Stress/recovery

The models obtained from the single shot DC stress/recovery measurement are verified by the stress/recovery iteration measurement. Figure 7(a) shows the measurement results and the model without fitting priority. In this case, the duty ratio is set to 91% (t\text{str}/t\text{rec} = 700 s/70 s). The model without considering fitting priority cannot express the measured duty cycle dependency. Figure 7(b) shows the measured results and the model considering fitting priority (hereafter called proposed model). In this case, the proposed model can express tendency of iteration data which is appeared as accumulation of degradation. Similarly, we verify the proposed model with different iteration conditions. Figures 8, 9, 10 depict the iteration measurement data for t\text{str}/t\text{rec} = 7 s/7 s, 700 s/700 s, 1,260 s/140 s with the proposed model. Since each transistor is suffered from NBTI variations, some amount of DC bias offset is applied to the model equation. In this case, there are two set of model equations in Figs. 9, 10. Note that the amount of DC bias offset is determined to fit the model equation to the initial degradation, as illustrated in Fig. 11.

This DC bias offset is also used to compensate the NBTI variability on each transistor. Figure 12 shows duty ratio dependence. The sum of stress and recovery time is 1,400 seconds. \#iter means iteration numbers of unit cycle (1,400 s). S-shape is obtained as seen in other papers. There are some gaps between measurement and our model. Fluctuation in measured results shown in Fig. 7–Fig. 10 is one main reason of this difference.

Table 5 summarizes the iteration conditions of stress/recovery time, calculated duty ratios and these Root Mean Square Errors (RMSE). Table 5 (a) shows comparison between model with priority and without priority and Table 5 (b) shows comparison between model with DC bias and without DC bias. Result of 7 s/7 s and 700 s/700 s in Table 5 (b) means that the model without DC bias matches with the initial degradation. RMSE becomes small by considering priority and adding the bias voltage. We conclude that the proposed model has ability to express NBTI degradation and recovery by changing only the DC bias with the other
Add DC offset to compensate variation

Fig. 11 Add DC bias offset for compensation of the variety of NBTI in each transistor.

Add DC offset to compensate variation

Fig. 12 Duty ratio dependence for DUT\(A (T = 1,400 \text{ s})\).

Table 5 RMSE to compare models and measurement for DUT\(A\).

| Str/Rec time | Duty | RMSE [a.u.] |
|--------------|------|-------------|
|              |      | w/o Priority | w/ Priority |
| 7 s/7 s      | 50   | 0.39        | 0.25        |
| 700 s/700 s  | 91   | 0.37        | 0.20        |
| 140 s/1260 s | 10   | 0.19        | 0.22        |
| 700 s/700 s  | 50   | 0.71        | 0.53        |
| 1260 s/140 s | 90   | 1.00        | 0.97        |

(a) Compare w/ Priority and w/o Priority

(b) Compare w/o DC bias and w/ DC bias

fixed parameters in the case that the exponent component becomes smaller by setting priority.

4.3 Measurement and Verification for DUT\(B\)

In this section, NBTI of DUT\(B\) is modeled and verified.

4.3.1 Measurement and Verification for DC Stress/recovery

We measure the transistors on-current in NBTI DC stress/recovery, and construct NBTI model. Figure 13 shows the result of two model with difference fitting method. Figure 13 (a) does not use priority in fitting. Figure 13 (b) uses a priority in fitting. Table 6 shows the RSS in each fitting method. Results show both two set of parameters successfully fit to the measured result.

Table 6 Residual sum of squares to the fitting method.

|                  | RSS(constant stress) |
|------------------|----------------------|
| w/o priority     | 5.58 \times 10^4     |
| w/ priority      | 6.02 \times 10^4     |

Table 7 The model parameter “\(\alpha\)” with each fitting method.

| Process and fitting flow | Value of “\(\alpha\)” [a.u.] |
|--------------------------|-----------------------------|
| DUT_\(A\) w/o priority   | 1.0                         |
| DUT_\(A\) w/ priority    | 19.5                        |
| DUT_\(B\) w/o priority   | 1.0                         |
| DUT_\(B\) w/ priority    | 0.71                        |

The models obtained from the single shot DC stress/recovery measurement are verified by the stress/recovery iteration measurement. Figure 14 shows the measured results and models with and without fitting priority. In this case, stress time and recovery time are 700 s/700 s. In Fig. 14 (a), since the model without fitting priority has smaller logarithmic component, the model cannot cover the amount of recovery. Therefore, all of degradation component is considered as recoverable. The model without considering fitting priority cannot express the measured duty cycle dependency. Figure 14 (b) shows the measured results and the proposed model. The proposed model can express tendency of iteration data which is appeared as accumulation of degradation. Figures 15 and 16 depict the iteration measurement data for \(t_{\text{st}}/t_{\text{rec}} = 7/7\) s, 1,260 s/140 s with the proposed model. The DC bias offset is used to compensate variability. Figure 17 shows duty ratio dependence. The sum of stress and recovery time is 1,400 seconds. Almost same characteristics are observed as DUT\(A\) in Fig. 12.

Table 8 summarizes the iteration conditions of stress/recovery time and these RMSE. Table 8 (a) shows comparison between model with priority and without priority and Table 8 (b) shows comparison between model with DC bias and without DC bias. RMSE can be small by considering priority and adding the DC bias voltage to compensate the effect of NBTI variation. We conclude that the propose d models have ability to express NBTI degradation and recovery by changing only the DC bias with the fixed other parameters for different process technologies in the case that the exponent component becomes bigger by setting priority.
5. Conclusion

In this paper, we propose the universal NBTI degradation model which can express an AC stress dependability from a single-shot DC stress/recovery measurement. We assume that the NBTI degradation is a combination of the R-D and T-D models, and only the degradation by T-D can be recovered. Putting some priorities in fitting parameters, we can successfully extract a set of parameters to express an AC stress dependency. The method can be used regardless of the ratio of each degradation component.

The developed model can express not only DC stress/recovery but also AC stress/recovery.

Acknowledgments This work has been partly supported by Renesas Electronics. This work is also partly supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys, Inc.
Table 8  RMSE to compare models and measurement for DUT_B.

(a) Compare w/ Priority and w/o Priority

| Str/Rec time | Duty | RMSE [a.u.] | w/ Priority | w/o Priority |
|--------------|------|-------------|-------------|--------------|
| 7 s/7 s      | 50   | 0.94        | 0.38        |
| 140 s/1260 s | 10   | 0.46        | 0.27        |
| 700 s/700 s  | 50   | 0.33        | 0.17        |
| 1260 s/140 s | 90   | 1.00        | 0.47        |

(b) Compare w/ DC bias and w/o DC bias

| Str/Rec time | Duty | RMSE [a.u.] | w/ DC bias | w/o DC bias |
|--------------|------|-------------|------------|-------------|
| 7 s/7 s      | 50   | 0.80        | 0.32       |
| 140 s/1260 s | 10   | 0.57        | 0.33       |
| 700 s/700 s  | 50   | 0.36        | 0.36 (w/o DC Bias) |
| 1260 s/140 s | 90   | 1.00        | 0.63       |

References

[1] Islam, A.E. et al.: Recent issues in negative-bias temperature instability: Initial degradation, field dependence of interface trap generation, hole trapping effects, and relaxation, *IEEE Trans. Electron Devices*, Vol.54, No.9, pp.2134–2154 (2007).
[2] Grasser, T. et al.: The Paradigm Shift in Understanding the Bias Temperature Instability From Reaction – Diffusion to Switching Oxide Traps, *IEEE Trans. Device Mater. Reliab.*, Vol.58, No.11, pp.3652–3666 (2011).
[3] Mahapatra, S. and Alam, M.A.: Defect generation in p-MOSFETs under negative-bias stress: An experimental perspective, *IEEE Trans. Device Mater. Reliab.*, Vol.8, No.1, pp.35–46 (2008).
[4] Mahapatra, S. et al.: On the Generation and Recovery of Interface Traps in MOSFETs subjected to NBTTI, FN and HCI stress, *IEEE Trans. Electron Devices*, Vol.53, No.7, pp.1583–1592 (2006).
[5] Schroder, D.K. and Babcock, J.A.: Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing, *J. Appl. Phys.*, Vol.94, No.1, pp.1–18 (2003).
[6] Ioannidis, E.G. et al.: Improved analysis and modeling of low-frequency noise in nanoscale MOSFETs, *Solid. State. Electron.*, Vol.76, pp.54–59 (Oct. 2012).
[7] Varghese, D. et al.: On the dispersive versus arhenius temperature activation of NBTTI time evolution in plasma nitried gate oxides: measurements, theory, and implications, *Int. Electron Devices Meet.*, pp.3–11 (2005).
[8] Pobegen, G. and Grasser, T.: On the Distribution of NBTTI Time Constants on a Long, Temperature-Accelerated Time Scale, *IEEE Trans. Electron Devices*, Vol.60, No.7, pp.2148–2155 (2013).
[9] Karatosi, T.A. et al.: Characterization and modeling of NBTTI in Nanoscale UltraThin Body UltraThin Box FD-SOI MOSFETs, *IEEE Trans. Electron Devices*, Vol.63, No.12, pp.4913–4918 (2016).
[10] Aichinger, T. et al.: On the temperature dependence of NBTTI recovery, *Microelectron. Reliab.*, Vol.48, No.8–9, pp.1178–1184 (2008).
[11] Kaczer, B. et al.: Atomistic approach to variability of bias-temperature instability in circuit simulations, *Proc. IEEE Int. Reliab. Phys. Symp.*, pp.915–919 (2011).
[12] Kükner, H. et al.: Comparison of reaction-diffusion and atomistic trap-based BTI models for logic gates, *IEEE Trans. Device Mater. Reliab.*, Vol.14, No.1, pp.182–193 (2014).
[13] Mahapatra, S. et al.: A comparative study of different physics-based NBTTI models, *IEEE Trans. Electron Devices*, Vol.60, No.3, pp.901–916 (2013).
[14] Mahapatra, S. et al.: Isolation of NBTTI stress generated interface trap and hole-trapping components in PNO p-MOSFETs, *IEEE Trans. Electron Devices*, Vol.46, No.2, pp.236–242 (2009).
[15] Hosaka, T. et al.: Compact Modeling of NBTTI Replicating AC Stress/Recovery from a Single-shot Long-term DC Measurement, *Int. Symp. On-Line Test. Robust Syst. Des.*, pp.305–309 (2019).
[16] Shin, Z. et al.: A Study on NBTTI-induced Delay Degradation Considering Stress Frequency Dependence, *Int. Symp. Electronic Design", pp.251–256 (2018).
[17] Ma, C. et al.: Universal NBTTI compact model for circuit aging simulation under any stress conditions, *IEEE Trans. Device Mater. Reliab.*, Vol.14, No.3, pp.818–825 (2014).

Takumi Hosaka received B.E. and M.E. degrees in Electrical and Electronic Engineering from Saitama University, in 2018 and 2020, respectively. He is currently working at Toshiba Electronic Devices & Storage Corporation.

Shinichi Nishizawa received B.E. degree from Ritsumeikan University, Kyoto, Japan in 2009, and Master and Ph.D of Informatics degrees from Kyoto University, Kyoto, Japan, in 2011 and 2015. He is a Research Associate in Fukuoka University.

Ryo Kishida was born in Kyoto, Japan in 1990. He received his B.E., M.E. and Doctor of Engineering degrees from Kyoto Institute of Technology in 2013, 2015 and 2018, respectively. He is presently an Assistant Professor at Tokyo University of Science. He received the best paper award of ICMTS in 2019. His interests are in reliability issues, design automation and digital/analog integrated circuits. He is a member of IEEE, IEICE, IEEJ and IPSJ.
Takashi Matsumoto received his B.S. and M.S. degrees in Applied physics from the University of Tokyo, Japan in 1999 and 2001, respectively. He received Ph.D. degree in Informatics from Kyoto University, Japan in 2015. He was in Fujitsu and Fujitsu Laboratories from 2001 to 2009. In 2015, he became an Assistant Professor of VLSI Design and Education Center (VDEC) at the University of Tokyo. Currently, he is an Assistant Professor of Systems Design Lab (d.lab), School of Engineering at the University of Tokyo. His current research interests include the impact of transistor reliability on a circuit performance, reliability-aware circuit design, and VLSI design methods.

Kazutoshi Kobayashi received his B.E., M.E. and Ph.D. in Electronic Engineering from Kyoto University, Japan in 1991, 1993, 1999, respectively. Starting as an Assistant Professor in 1993, he was promoted to associate professor in the Graduate School of Informatics, Kyoto University, and stayed in that position until 2009. For two years during this time, he acted as associate professor of VLSI Design and Education Center (VDEC) at the University of Tokyo. Since 2009, he has been a professor at Kyoto Institute of Technology. While in the past he focused on reconfigurable architectures utilizing device variations, his current research interest is in improving the reliability (Soft Errors, Bias Temperature Instability and Plasma Induced Damage) of current and future VLSIs. He started a research related to gate drivers for power transistors since 2013. He was the recipient of the IEICE best paper award in 2009 and the IRPS best poster award in 2013.

(Recommended by Associate Editor: Masayuki Hiromoto)