Quantum engineering of transistors based on 2D materials heterostructures

Giuseppe Iannaccone¹,*, Francesco Bonaccorso²,*, Luigi Colombo³, Gianluca Fiori¹

¹Dipartimento di Ingegneria dell’Informazione, Università di Pisa, 56122 Pisa, Italy;
²Istituto Italiano di tecnologia, Graphene Labs, 16163 Genova, Italy;
³University of Texas at Dallas, Richardson, Texas 75080, USA.

Abstract

Quantum engineering entails atom by atom design and fabrication of electronic devices. This innovative technology that unifies materials science and device engineering has been fostered by the recent progress in the fabrication of vertical and lateral heterostructures of two-dimensional materials and by the assessment of the technology potential via computational nanotechnology. But how close are we to the possibility of practical realisation of the next generation atomically thin transistors? In this perspective we analyse the outlook and the challenges of quantum-engineered transistors using heterostructures of two-dimensional materials against the benchmark of silicon technology and its foreseeable evolution in terms of potential performance and manufacturability. Transistors based on lateral heterostructures emerge as the most promising option from a performance point of view, even if heterostructure formation and control are in the initial technology development stage.

Introduction

Recently, the so-called “materials-on-demand paradigm” has been proposed [1] thanks to the possibility of forming a “three-dimensional (3D) material” with tailored characteristics by combining layers of two-dimensional (2D) materials, such as graphene [2], and other single/few-atomic-layer semiconductors, insulators, and metals [3][4]. In many ways, this paradigm is a modern and challenging evolution of what in the 1980s was called “band-gap engineering” [5] or “band-structure engineering” [6], i.e., the artificial modification of band edge profiles using heterostructures made possible by epitaxial growth of III-V, II-VI, and IV-IV [7] material systems. Pioneering the use of heterostructures of nearly lattice-matched semiconductor layers of few nanometres, researchers at US and Japanese research laboratories proposed and demonstrated new device concepts, such as hot electron transistors [8] or resonant tunnelling transistors [9][10], as well as optimized devices, such as graded-base bipolar transistors [11]. This capability transformed optoelectronics and electronics, as testified by the realization of the fastest transistor commonly used in telecommunications, i.e., the heterojunction bipolar transistor.

The Semiconductor Industry has made intense use of new materials and device engineering techniques in order to sustain Moore’s law. This has been especially true in the last fifteen years, when strained silicon (using SiGe in the source and drain) was introduced at the so-called “90 nm” node, high-k gate dielectrics and metal gates at the 45 nm node, and the tri-gate geometries at the 22 nm node [12]. As devices are scaled down to nanometre feature sizes, the boundary between materials and devices as separate physical abstractions become vanishingly small.
Lateral and vertical heterostructures of 2D materials can represent an enabling device engineering technology beyond what can be accomplished by either Si and SiGe, or III-V materials systems (cubic systems). Indeed, the ability to fabricate lateral 2D heterostructures with graphene and hexagonal boron nitride (h-BN) [13][14][15][16], or with different phases (metallic and semiconducting) of transition metal mono- and di-chalcogenides (TMDs) [17][18] provides additional degrees of freedom for device engineering at the atomistic scale, with vertical and/or planar heterostructures. These developments have the potential to revolutionize electronics and optoelectronics via quantum engineering of electron devices. Several recent reports suggested [19][20] that twisted layers of 2D materials can modify the transport properties of the stacked layers significantly. This method of forming heterostructures using 2D materials can significantly modify the band-structure and hence transport properties [19][20][21].

There is a difference in scope between quantum engineering and band structure engineering: while the latter mainly enables a modulation of the band edge profiles and of bandgaps by controlling alloy composition during materials growth, quantum engineering involves heterostructures with layers that often have no atomic species in common (e.g., MoS₂-WSe₂), or have incommensurate lattice and completely different band structure. In addition, combinations of lateral and vertical heterostructures can be devised, largely expanding the range of possibilities in the direction of atom-by-atom transistor design.

Pioneering research has already demonstrated first proof-of-principle transistors with vertical graphene-based [22][23][24][25][26] or TMD heterostructures [27][28], transistors with lateral heterostructures [29][30][31][32] and non-volatile memory cells [33], as well as optoelectronic devices such as photodiodes based on 2D vertical heterostructures, [35][36] and high quantum efficiency photovoltaic cells based on TMDs/graphene stacks [37]. The number of 2D materials already used to form the so-called “van der Waals heterostructures” is of the order of a few tens [3]. This number will surely increase as the number of 2D materials and more conventional heterostructures or metal/semiconductor contacts are identified and fundamental properties studied.

In this perspective article we discuss the challenges, the opportunities, and the potential of quantum engineered transistors by exploiting the fundamental properties of 2D materials and their heterostructures. We focus on field-effect transistors (FETs), because they can be used with current digital logic architectures and already exhibit promising operation at room temperature. Devices based on other operation mechanisms [38][39] are beyond the scope of the present paper.

We consider the fundamental issues related to device/material fabrication from an industrial point of view, and the attainable device performance, using as a benchmark the expected evolution of complementary metal-oxide semiconductor (CMOS) technology, outlined by Semiconductor Industry roadmaps [40][41]. We also critically discuss transistor structures that - even under extremely optimistic fabrication conditions - cannot be competitive with the foreseeable evolution of CMOS technology, i.e., the continued scaling down of FinFETs below the present-day 14-nm technology node and further scaled gate-all-around FETs.

Vertical stacking or lateral growth of different 2D materials is a new and very complex challenge. While stacking of 2D materials for vertical heterostructures presents the issue of registration or orientation control of one layer to the other, lateral growth requires “lateral lattice matching”, which is still at the embryonic stage of development. These challenges also present opportunities
that both material scientists and device engineers must address to optimize device design and performance.

Fabrication of vertical and lateral heterostructures

The direct growth of III-V, II-VI, and IV-IV heterostructures has given rise to many devices today in volume manufacturing [45]. Heterostructures of these materials have been grown predominantly by molecular beam epitaxy (MBE) [46], and by metal-organic chemical vapour deposition and, given that the individual layers have a thickness of at least several nanometres, their growth at reduced temperatures, to minimize inter-diffusion, is now pervasive.

The fabrication of 2D materials-based heterostructures presents a new set of opportunities and challenges. A key aspect of 2D materials is the fact that under ideal conditions they are expected to have low interfacial defects unlike 3D materials, and, because of the interlayer weak van der Waals bonding, they are also expected to have lower inter-diffusion compared to their 3D counterparts. Moreover, 2D materials-based vertical heterostructures are less sensitive to lattice mismatch thus enabling high-quality abrupt interfaces with low trap densities. Additionally, perhaps a minor point, less material will be needed for device fabrication with respect to 3D cubic materials.

Significant progress has been made in the growth of graphene on metals and on SiC [47]. Progress has also been reported on the growth of h-BN [48][49] and TMD [50][51][53][52] materials, but growth of large area monolayer or controlled few-layer single crystals is still elusive and will require significant time and resources. As with any new material, there are many challenges in the deposition of 2D materials to form heterostructures, depending on the specific 2D material. For example, in the case of graphene and h-BN, it is important to use a catalyst to grow the film [48][49][50][54] and the challenge is to transfer the film on the desired substrate or to grow it in-situ. In the case of TMD materials family, the challenge is in the nucleation and growth of single crystals on dissimilar surfaces (dielectric oxides, TMDs, or h-BN).

Lateral growth of 2D materials also presents a number of opportunities. In this case, the structures must be fabricated by creating materials sequentially by selective lateral growth processes. The development of this technology may also enable bottom-up techniques [53]. Two-dimensional growth has already been clearly demonstrated for graphene on Cu [54]. Deterministic nucleation and growth of graphene on Cu has also been proven to yield hexagonal graphene single crystals [55]. In principle, this process can be extended to the growth of lateral structures that follow predetermined layouts. The process of course will require careful edge functionalization depending upon lateral heterostructure composition profile. The growth anisotropy is a critical advantage of 2D materials in comparison to 3D materials, which has already been demonstrated in both graphene [54], [56] and more recently in TMDs [57].

The most important challenge, for devices based on both lateral and vertical heterostructures, is the preparation of the basic materials followed by their integration in the desired device structure. While vertical heterostructures, in principle, can be formed by direct growth (Fig. 1a) or by a transfer process for planar geometries (Fig. 1b), lateral heterostructures must be grown in place by some chemical means. Currently, three methods are used or under evaluation for the fabrication of 2D materials-based heterostructures [58]: (i) layer-by-layer stacking via mechanical transfer of CVD grown films and exfoliated natural or synthetic bulk grown 2D materials; (ii) direct growth by CVD, MBE, or atomic layer epitaxy (ALE); and (iii) layer-by-layer deposition of solution-
processed 2D crystals. However, at this time all of the aforementioned approaches have limitations.

Layer-by-layer stacking or deterministic placement of 2D materials via mechanical transfer is the only technique that has been used to create heterostructures. The method has relied principally on the mechanical exfoliation of bulk layered materials into atomically thin sheets [59], but more recently the direct transfer of CVD-grown films (Fig. 1b) has also been used. The method has been extensively used for graphene, bi-layer graphene, h-BN, and TMDs to fabricate various stacked devices. While transfer techniques of synthetic films or exfoliated layers from natural or synthetic bulk crystals have enabled the demonstration of many proof-of-principle stacked devices, allowing fundamental understanding of physical phenomena in these structures, manufacturing processes of heterostructures on a large scale have not been developed yet. It should be noted that mechanical exfoliation from either natural or synthetic bulk crystals at this time is not believed to be a manufacturable process, given the small size of the available crystals. So far, CVD or MBE techniques have been favoured for the growth of thin films of the various 2D materials [47]; these growth techniques will certainly be optimized for single layer films of graphene, h-BN and TMDs, as has been done for traditional materials used by the semiconductor industry.

The selection of the growth technique will depend mainly on device design and integration scheme and secondarily on techniques that yield the highest quality material. The availability of high-quality synthetic 2D films will enable the development of equipment for transfer with and without rotational alignment of 2D materials for the fabrication of any type of planar on-demand vertical heterostructure. As new equipment is developed for transfer and placement of the 2D films, many opportunities will emerge for the integration of these material structures in semiconductor manufacturing flows. The ideal or preferred case would be to use MBE, CVD and ALE processes to create/grow in-situ new heterostructures. However, it is envisioned that the growth of on-demand aligned heterostructures (see Fig.1a) using these techniques could be extremely difficult, particularly in the case of twisted layers (Fig.1c).

In the case of aligned heterostructures, nucleation and growth processes will have to be developed. The growth of these heterostructures on a large scale could be facilitated by the development of selective ALE growth, thus mitigating the need for large area single crystals. However, the case of twisted heterostructures, not discussed here given the immaturity of this technology, will require transfer of individual films with precise rotational alignment on planar surfaces. If in-situ growth of layered structures becomes elusive, dry transfer protocols must be developed to create vertical heterostructures.

The manufacturing techniques will have to guarantee the transfer of films with clean surfaces to enable the ultimately needed low-defect-density 2D-2D interfaces. It is important to note that these transfer techniques will be limited to planar vertically aligned and twisted structures [3].
Figure 1: a) Direct growth of 2D-materials-based vertical heterostructures by CVD with (i) h-BN by exploiting ammonia borane as precursor and ii) graphene onto the as-grown h-BN layers. b) Growth by either CVD or MBE of individual 2D materials and subsequent dry transfer using pick and place techniques enabling, in principle, any combination of different 2D materials. c) The relative orientation of the different layers of 2D materials is key and mandatory to be controlled to design i) vertically aligned and ii) controlled twist heterostructures. d) Lateral heterostructures can be realized i) by seeding an already grown 2D material template, ii) grow a second 2D material by using the appropriate precursors; and iii) by a proper placement of seeds through either a pattern and etch process or a mask, which can allow the realization of different lateral heterostructures such as linear, zigzag and donut-like shape. e) i) Direct growth of h-BN on graphene edges; ii) Scanning electron microscopy image showing a concentric h-BN/graphene heterostructure; iii) Optical image of a graphene/h-BN array of circles, with graphene circles embedded in an h-BN matrix. Panel i) in c) Courtesy of Profs. M. Kim and E. Tutuc, panel ii) and iii) in e) adapted from Ref. [15].

Recent reports [56][61][62] on dry transfer of graphene using pick and place techniques exploiting h-BN as the dielectric has proved to be successful through the demonstration of very high carrier mobility (ranging from 30,000 to 80,000 cm²V⁻¹s⁻¹) in graphene on h-BN. These results suggest that high quality films can be achieved; the question is how these processes can be transferred to a manufacturing environment. In the case of h-BN, very small high-quality films can be exfoliated from small bulk synthetic crystals but - while progress is being made in growing large-area thin films by CVD processes - the quality is still not as high as the exfoliated films and the thin film.
crystals are still at the micron level. Therefore, more work has to be done to achieve high quality synthetic h-BN thin films. Additionally, if rotational alignment of 2D material heterostructures begins to yield devices with performance that exceeds non-controlled stacking or registered films, the industry will have to develop tools to achieve controlled alignment of 2D materials.

The growth of TMDs face similar challenges as h-BN in that wafer-scale single crystals are still not available and stacked-crystals, layer-by-layer wafer-scale single crystal growth has yet to be demonstrated. Significant efforts are being dedicated to the understanding of single crystal growth by chemical vapour deposition through simulations and experiments [51][64]. The growth of lateral heterostructures (see Fig. 1 d,e) as described above will require a different approach. Seeding experiments performed up until now [64][65] will form the basis for future lateral heterostructures. Seeding of both graphene and TMD films has already been demonstrated and it is not difficult to imagine a process where one can grow sequential films in a similar way as isotopic C was used to demonstrate lateral growth of graphene on Cu [54].

For lower performance devices, layer-by-layer deposition from 2D crystal-based inks is another strategy for the scalable production of 2D heterostructures [66][67]. However, although progress has been made in this field [66][67][68][69], even under the best conditions these materials will not meet high-performance device requirements and thus will not be discussed further in this article.

**Vertical and lateral heterostructure field effect transistors**

In the pioneering years of a new field in science and technology, creativity flourishes and many original concepts are proposed, sometimes at the expense of good design. After this initial creative phase, a screening phase is needed, since the measure of an electron device is the improvement in performance and in functionality over the incumbent technology.

Indeed, the possibilities opened by vertical and lateral heterostructures have unleashed the creativity of researchers in recent years, leading to the proposals of new transistor concepts and to the experimental demonstration of different heterostructures of 2D materials. Figure 2 shows seven examples of potential transistor structures. At the most basic level, they share a common operating principle: the current between one contact called “source” and the other contact called “drain”, separated by an energy barrier – sometimes called “channel” - is controlled by modulating the height or the shape of such barrier via the voltage applied to the “gate” electrode. For most transistor structures, we can have a “lateral” implementation, in which current flows in the plane, through a lateral heterostructure, and a “vertical” implementation, in which current flows in the direction perpendicular to the layers.

In vertical [22][27][24] and lateral [28][30][31][32][70] heterostructure FETs, the channel consists of a material with a larger gap than that used in the source and drain regions. In both cases, the voltage applied to the top gate modulates the energy barrier height and therefore the current. An interesting aspect is that heterostructures enable real device optimization: on the one hand, the large gap region enables the suppression of the current in the OFF state, thus yielding large current modulation; on the other hand, mobility is inversely correlated with the energy gap, *i.e.*, small or zero-gap materials in the source and drain regions provide us with high mobility regions and low-resistance contacts [4].

In vertical [23] and lateral [70] barristers, the Schottky barrier height between a semimetal source with a low density of states (*e.g.*, graphene) and a semiconductor drain is modulated by the top gate voltage, thus modulating the thermionic current.
Figure 2: Seven proposed transistor structures based on 2D heterostructures: first column: illustration of the device structure with main elements highlighted (source, drain, gate, barrier); second column: sketch of the band-edge profile along the transport direction in the ON state; third column: sketch of the band-edge profile along the transport direction in the OFF state.

In the case of the graphene base transistor [25][26], the barrier between source and drain is represented by a graphene sheet sandwiched between two insulator or semiconducting layers. The voltage applied to the graphene sheet, the “base”, modulates the shape and the height of the barrier. This structure is intrinsically vertical, since its main asset is the exploitation of a one-atom-thick base, which – at least in principle – can enable ultrafast traversal times. In practice, radio-frequency operation of graphene base transistors is limited by inter-electrode capacitances, which can dominate over the capacitance associated to charge transport, and by the relatively small tunnelling/thermionic currents.

Another option is represented by vertical and lateral tunnel FETs, in which drain current flows via interband tunnelling through a lateral or a vertical type-II heterostructure [71]. In this case, by varying the voltage applied to the top gate, one can modify the tunnelling barrier profile, hence its transmission coefficient and the current (Fig. 2). Type-II heterostructures are particularly

| Device Structure | ON state (band profile) | OFF state (band profile) |
|------------------|------------------------|-------------------------|
| **Vertical Heterostructure FET [22]** VH-FET | | |
| **Lateral Heterostructure FET [29,30,31]** LH-FET | | |
| **Vertical Barristor [23]** | | |
| **Lateral Barristor [70]** | | |
| **Graphene base transistor [25,26]** GBT | | |
| **Lateral Heterostructure TFET [71]** LH-TFET | | |
| **Vertical Heterostructure TFET [71]** VH-TFET | | |
convenient because they can provide a very transparent barrier in the “On” state, due to the staggered band alignment [72].

All the mentioned transistor structures represent a revolution in terms of materials and device structures, but they still must be used in conventional digital logic, i.e., the CMOS logic architectures used in present-day silicon technology. For this reason, we can assess the prospects of each device type using as a benchmark the consensus on the expected evolution of silicon technology illustrated in Fig. 3, reached by the International Technology Roadmap for Semiconductors (ITRS) 2.0, 2015 edition [40], and by its successor, the International Roadmap for Devices and Systems (IRDS) [41].

| Year | 2017 | 2019 | 2021 | 2024 | 2027 | 2030 |
|------|------|------|------|------|------|------|
| Tech. Node (nm) | "16/14" | "11/10" | "8/7" | "6/5" | "3/2.5" | "2/1.5" |
| FinFET | | | | | | |
| FDSOI | | | | | | |
| Lateral GAA-FET | | | | | | |
| Vertical GAA-FET | | | | | | |
| Monolithic 3D | | | | | | |

**Figure 3:** Consensus on the transistor device structure to be used in CMOS chips versus year of first shipment, according to the ITRS 2.0, 2015 edition [40], and by its successor, the IRDS [41] (yellow bars). The orange bars refer to the experimental results from [43] on the “7 nm” node FinFETs and to TCAD analysis [44].

According to these consensus documents and to more recent experimental results [43] and technology computer aided design (TCAD) analysis [44], in the short term the so-called Fin FETs, proposed by UC Berkeley in 1998 [42] and manufactured by Intel starting in 2011 for the 22 nm node, and the lateral gate-all around (GAA) FETs can sustain Moore’s law up to the so-called “8/7 nm” technology node (expected in 2021) and possibly even beyond based on fabrication considerations [44]. Fully-depleted Silicon-on-Insulator (FDSOI) technology is expected to stop at the “11/10 nm” technology node. After 2021, both the ITRS and the IRDS acknowledge yet unresolved issues, indicating that vertical GAA transistors or monolithic 3D integration, i.e., vertical stacking of planar transistors, will be the likely solutions. Increasing the number of
vertically stacked transistors enables the continued increase of the number of transistors per chip, required by Moore’s law, even at constant transistor size.

In this context, transistors based on 2D materials can have intrinsic advantages, since the van der Waals interaction between adjacent layers pose less stringent constraints on vertical stacking, and therefore might be suitable to the stacking of many transistor layers with no or limited performance degradation.

Limited interaction between adjacent layers is promising for preserving charge carrier mobility in the case of very thin layers. It is indeed well-known [73][74][75][77] that in the case of silicon, germanium, and InAs charge carrier mobility sharply decreases with decreasing layer thickness. Indeed, with decreasing layer thickness, we have increased quantum confinement of electrons that causes an increase of electron-phonon scattering rates, surface roughness scattering rates, and scattering due to thickness variations and remote phonons, all mechanisms leading to mobility degradation (Fig. 4a). On the contrary, semiconducting TMDs can provide thinner layers with a mobility value in the 20-200 cm²/Vs range [78][79][81][82][84]. Graphene has been shown to achieve mobility at room temperature exceeding 2,000 cm²/Vs on SiO₂ substrates [76] and close to 80,000 cm²/Vs on hexagonal BN [61].

The corresponding mean free path (Fig. 4b) in TMD films is in the range from 1 to 4 nm for TMDs and of 20-100 nm for graphene, as extracted from mobility data of Fig. 4a, which is comparable to the channel or barrier region of a 2D heterostructure-based transistor [22][27][24][31][70]. This suggests that transport will be dominated by the quality of the lateral heterojunctions, which are, however, still insufficiently controlled and understood.

Contact resistance ($R_C$) of 2D materials is still an open issue [89] given that present-day transistors have a $R_C < 1$ Ω · μm and the best results with graphene are of order 10 Ω · μm, [90] and at least one order of magnitude higher for contacts to TMDs [86]. However, the evolution of FETs to ultra-thin body structures reduces the difference between 2D materials and bulk semiconductors (Fig. 4c). In addition, requirements on $R_C$ can likely be relaxed by one order of magnitude for digital applications, and heterostructures allow contact materials optimization. Still, this is one of the most critical areas for the development of electronic devices based on 2D materials.

To assess the transistor performance, the two main figures of merit (FoM) for digital applications are the effective delay time, which is a measure of device speed, and the power-delay product, which is a measure of energy efficiency [58]. The effective delay time is defined as

$$\tau = CV_{DD}/I_{ON} \quad \text{(Eq. 1)}$$

and the power-delay product as

$$\text{PDP} = V_{DD}I_{ON}\tau = CV_{DD}^2\quad \text{(Eq. 2)}$$

where $C$ is the transistor gate capacitance and $V_{DD}$ is the supply voltage.

Here, we should stress that, in a n-type FET, both the so-called OFF current $I_{OFF}$ and ON current $I_{ON}$ are the drain currents when the source is at zero voltage and the drain is at the supply voltage $V_{DD}$. $I_{ON}$ is obtained when the gate is at $V_{DD}$ (ON state), whereas $I_{OFF}$ is obtained when the gate is at zero voltage (OFF state).

The FoM must be referred to the two main application classes for CMOS technology – high performance (HP) and low power (LP) – which put different constraints on the static power
At the transistor level, they translate into specifications for the OFF current, i.e., $I_{OFF}$ must be 100 nA/µm in the case of HP devices and 100 pA/µm in the case of LP devices [40][41].

A lower $I_{OFF}$ for the LP application class typically implies a lower $I_{ON}$ and therefore higher $\tau$ at fixed $V_{DD}$. The route for device optimization is clear: the steeper current modulation the better, since increasing $I_{ON}$ with low $V_{DD}$ and with low C - at fixed $I_{OFF}$ – has a positive impact on both speed and energy efficiency. This requires the barrier potential to be very sensitive to the gate voltage (in the device engineers jargon, the device must have “good electrostatics”) [12][41] and the stray capacitance to be minimized [40][41]. Indeed, these two aspects are at the most important differentiators, in terms of application prospects.

---

**Figure 4:**
- **a)** Experimental mobility vs thickness for different 2D materials and thin body semiconductors.
- **b)** Mean free path vs thickness for different 2D materials and thin body semiconductors, extracted from mobility and carrier density measurements. Data sources for a) and b): electrons in SOI [73][74], holes in SOI [74], holes in germanium-on-insulator [75], graphene on SiO$_2$ [76], graphene embedded in h-BN [61], InAs [77], WSe$_2$ [78][79], WS$_2$ [81], black phosphorus [82][83], MoS$_2$ [84][85], c) Experimental $R_c$ of different 2D materials and thin body semiconductors compared with expectations of the ITRS. Data sources: ITRS [40], MoS$_2$ [84], MoS$_2$-2H/Au and MoS$_2$-1T/Au [86], MoS$_2$/Au [87][88] and MoS$_2$/Ni [87], Pd-Graphene [90], d) Scatter plot of delay time and power-delay product for High Performance Logic of different 2D Heterostructure-based FET and comparison with ITRS 2015.
- **e)** Scatter plot of delay time and power-delay product for Low Standby Power logic of different 2D Heterostructure-based FET and comparison with ITRS 2015. Data sources for d) and e) considering as a load the gate capacitance of an identical transistor: ITRS [40][41], Graphene-h-BN LHFETs, VH-FET, and Graphene barristor [91], MoS$_2$ LHFET and MoS$_2$ planar barristor [70].
Recently, multiscale simulation approaches \cite{91,93,94}, ranging from ab-initio simulations of materials and interfaces to complete devices, enabled the quantitative evaluation of the FoM and therefore the optimization of each transistor structure. Here, we choose to follow a *via negativa* approach, and to consider the best-case scenario of defect-less transistors, ideal geometries, and ballistic transport. Transistor structures that even in extremely optimistic conditions would not be competitive with the ITRS requirements should be abandoned as candidate technologies. On the contrary, those that instead are competitive will require some more critical testing and development.

Here, we compare optimized transistor structures based on 2D heterostructures in terms of $\tau$ and PDP for the HP (Figure 4d) and for the LP (Figure 4e) application classes. The ideal regions are the lower left corners. It is apparent that only the lateral barristor and the LH-FETs have competitive FoM that could meet the CMOS technology requirements (ITRS 2.0). All of the vertical devices have worse FoM by three orders of magnitude. The reason is that in the vertical devices there is a semi-metal layer (typically, the graphene layer) that is very close to the gate electrode and that, on the one hand, screens the electric field induced by the gate voltage, worsening device electrostatics, and, on the other hand, is responsible for an increased stray gate capacitance. Both effects tend to degrade the FoM values.

**Opportunities and conclusion**

Transistors based on heterostructures of two-dimensional materials offer new opportunities to sustain Moore’s law, but also pose many challenges. The opportunities reside in the possibility to have atomically thin layers that are only weakly coupled to adjacent ones, providing an easier path to three-dimensional stacking and enabling further scaling of planar transistors with good electrostatics, if stray capacitances are properly minimized. Both conditions are essential to sustain the exponential increase of the number of transistors per chip.

However, 2D semiconductor materials with a semiconducting gap larger than 0.5 eV, required for thermionic FET operation, have poor contact resistance and at best acceptable mobility. Lateral heterostructures can provide a solution by enabling the optimization of materials for different transistor building blocks (regions of semiconducting material for the channel, and quasi-metallic materials for the source/drain regions and contacts). However, growth or formation of lateral heterostructures is still at the infancy stage.

The road for a digital IC technology based on 2D materials therefore cannot be discarded but is extremely narrow. To maximize the probability of success, it is important to focus the efforts on the options that can provide competitive performance at least in the most optimistic case. In our view, such options are represented by planar transistors, using vertical 3D stacking as a further way to improve transistor density and lateral heterostructures to optimize device performance.

**Acknowledgements**

We acknowledge financial support from the European Union’s Horizon 2020 research and innovation program under grant agreement No. 696656—GrapheneCore1, and a Newton International Fellowship.

**Additional information**

Reprints and permissions information is available online at http://www.nature.com/reprints. Correspondence and request for materials should be addressed to G.I. and F.B.
Competing financial interests
The authors declare no competing financial interests.

References
[1] Novoselov, K. S. & Castro Neto, A. H. Two-dimensional crystals-based heterostructures: materials with tailored properties. *Phys. Scr.* **T146**, 014006 (2012).
[2] Novoselov, K. S. *et al.* Electric field effect in atomically thin carbon films. *Science* **306**, 666–669 (2004).
[3] Geim, A. K. & Grigorieva, I. V. Van der Waals heterostructures. *Nature* **499**, 419–25 (2013).
[4] Fiori, G. *et al.* Electronics based on two-dimensional materials. *Nat. Nanotechnol.* **9**, 768–779 (2014).
[5] Capasso, F. Band-gap engineering: from physics and materials to new semiconductor devices. *Science* **235**, 172–176 (1987).
[6] Yablonsvitvich, E. & Kane, E. O. Band structure engineering of semiconductor lasers for optical communications. *J. Light. Technol.* **6**, 1292–1299 (1987).
[7] Hame D.L., Comforth, J.H., Cressler, J.D., Crabbe, E.F., Sun, J.Y.C., Meyerson, B.S. & Tice, T. Si/SiGe Epitaxial-based transistors. 1. Materials and Circuits. *IEEE Trans. Electr. Dev.*, **42**, 455–468 (1995).
[8] Heiblum, M., Nathan, M. I., Thomas, D. C. & Knoedler, C. M. Direct observation of ballistic transport in GaAs. *Phys. Rev. Lett.* **55**, 2200–2203 (1985).
[9] Capasso, F., Sen, S., Gossard, A.C., Hutchinson, A.L. & English J.H. Quantum well resonant tunneling bipolar transistor operating at room temperature, *IEEE Electron Device Letters* **7**, 573–575 (1986).
[10] Yokoyama N. *et al.* A new functional, resonant-tunneling hot-electron transistor (RHET), *Jap. J. Appl. Phys.* **24**, L853–L854 (1985).
[11] Capasso, F., Tsang, W. T., Bethea, C. G., Hutchinson, A. L. & Levine, B. F. New graded band-gap picosecond phototransistor. *Appl. Phys. Lett.* **42**, 93–95 (1983).
[12] Kuhn, K. J. *et al.* The ultimate CMOS device and beyond. *IEEE International Electron Devices Meeting (IEDM) Tech. Dig.*, **8.1.1-8.1.4**. (2012).
[13] Ci, L. *et al.* Atomic layers of hybridized boron nitride and graphene domains. *Nat. Mater.* **9**, 430–435 (2010).
[14] Levendorf, M. P. *et al.* Graphene and boron nitride lateral heterostructures for atomically thin circuitry. *Nature* **488**, 627–632 (2012).
[15] Liu, Z. *et al.* In-plane heterostructures of graphene and hexagonal boron nitride with controlled domain sizes. *Nat. Nanotechnol.* **8**, 119–24 (2013).
[16] Han, G. H. *et al.* Continuous growth of hexagonal graphene and boron nitride in-plane heterostructures by atmospheric pressure chemical vapor deposition. *ACS Nano* **7**, 10129–10138 (2013).
[17] Eda, G. *et al.* Coherent atomic and electronic heterostructures of single-layer MoS2. *ACS Nano* **6**, 7311–7317 (2012).
[18] Lin, Y.-C., Dumcenco, D. O., Huang, Y.-S. & Suenaga, K. Atomic mechanism of the semiconducting-to-metallic phase transition in single-layered MoS2. *Nat. Nanotechnol.* **9**, 391–396 (2014).
[19] Fang S. & Kaxiras E. Electronic structure theory of weakly interacting bilayers. *Phys. Rev. B* **93**, 235153 (2016).
[20] Carr S. *et al.* Twistronics: Manipulating the electronic properties of two-dimensional layered structures through their twist angle. *Phys. Rev. B* **95**, 075420 (2017).
[21] Burg G. *et al.* Coherent Interlayer Tunneling and Negative Differential Resistance with High Current Density in Double Bilayer Graphene–WSe2 Heterostructures. *Nano Letters* **17**, 3919 (2017).
[22] Britnell, L. *et al.* Field-Effect Tunneling Transistor Based on Vertical Graphene Heterostructures. *Science* **335**, 947–950 (2012). *In this paper, a field-effect transistor based on a vertical heterostructure of 2D materials was experimentally demonstrated for the first time.*
[23] Yang, H. *et al.* Graphene Barristor, a Triode Device with a Gate-Controlled Schottky Barrier. *Science (80-. ).* **336**, 1140–1143 (2012).
[24] Fiori, G., Bruzzone, S. & Iannaccone, G. Very Large Current Modulation in Vertical Heterostructure Graphene / h-BN Transistors. *IEEE Trans. Electron Devices* **60**, 268–273 (2013).
[25] Mehr, W. et al. Vertical graphene base transistor. *IEEE Electron Device Lett.* 33, 691–693 (2012). In this paper the graphene base transistor concept was proposed and experimentally demonstrated for the first time.

[26] Vaziri, S. et al. A graphene-based hot electron transistor. *Nano Lett.* 13, 1435–1439 (2013).

[27] Georgiou, T. et al. Vertical field-effect transistor based on graphene-WS2 heterostructures for flexible and transparent electronics. *Nat. Nanotechnol.* 8, 100–3 (2013).

[28] Deng, Y. et al. Black Phosphorus–Monolayer MoS2 van der Waals Heterojunction p–n Diode. *ACS Nano* 8, 8292–8299 (2014).

[29] Fiori, G., Bettì, A., Bruzzone, S., D’Amico, P. & Iannaccone, G. Nanodevices in Flatland: Two-dimensional graphene-based transistors with high $I_{ON}/I_{OFF}$ ratio in *Int. Electron Device Meet.* 259–262 (2011). In this paper a field-effect transistor concept based on a lateral heterostructure of 2D materials was theoretically proposed for the first time.

[30] Iannaccone G. & Fiori G. Field-effect transistor with two-dimensional channel realized with lateral heterostructures based on hybridized graphene, Patent no. US. 9,620,634 (Apr. 11, 2017, priority date Dec. 2, 2011).

[31] Fiori, G., Bettì, A., Bruzzone, S. & Iannaccone, G. Lateral Graphene-hBCN Heterostructures as a Platform for Fully Two-Dimensional Transistors. *ACS Nano* 6, 2642–2648 (2012).

[32] Moon, J. S. et al. Lateral graphene heterostructure field-effect transistor. *IEEE Electron Device Lett.* 34, 1190–1192 (2013). In this paper a field-effect transistor based on a lateral heterostructure of 2D materials (graphene and fluorinated graphene) was experimentally demonstrated for the first time.

[33] Bertolazzi, S., Krasnozhon, D. & Kis, A. Nonvolatile memory cells based on MoS$_2$/graphene heterostructures. *ACS Nano* 7, 3246–3252 (2013).

[34] Choi, M. S., Lee, G.-H., Yu, Y.-J., Lee, D.-Y., Lee, S. H., Kim, P., Hone J. & Yoo W.J. Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices. *Nature Comm.* 4, 1624–1 (2013).

[35] Furchi, M. M., Pospischil, A., Libisch, F., Burgdörfer, J. & Mueller, Y., Photovoltaic Effect in an Electrically Tunable van der Waals Heterojunction, *Nano Letters* 14, 4785–4791 (2014).

[36] Lee, C.-H., et al., Atomically thin p–n junctions with van der Waals heterointerfaces, *Nature Nanotechnology* 9, 676–681 (2014).

[37] Britnell, L. et al. Strong Light-Matter Interactions in Heterostructures of Atomically Thin Films. *Science* 340, 1311-1314 (2014).

[38] Nikonov, D. E. & Young, I. A. Overview of Beyond-CMOS Devices and a Uniform Methodology for Their Benchmarking. *Proc. IEEE* 101, 2498–2533 (2013).

[39] Nikonov, D. E. & Young, I. A. Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits. *IEEE J. Explor. Solid-State Comput. Devices Circuits* 1, 3–11 (2015).

[40] International Technology Roadmap for Semiconductors 2.0, 2015 edition, available at http://www.itrs2.net (retrieved April 2, 2017).

[41] International Roadmap for Devices and Systems, 2016 Edition, More Moore White Paper (2017).

[42] Hisamoto, D. A folded-channel MOSFET for deep-sub-tenth micron era. *IEDM Tech. Digest* 1032-1034 (1998).

[43] Narasimha S. et al., A 7nm CMOS Technology Platform for Mobile and High Performance Compute Applications”, *IEDM Tech. Digest* 689-692 (2017).

[44] Moroz V., Huang, J., Choi M., FinFET/nanowire design for 5nm/3nm technology nodes: Channel cladding and introducing a “bottleneck” shape to remove performance bottleneck, *Electron Devices Technology and Manufacturing Conference (EDTM)*, 67-69 (2017).

[45] Li, E. H. & Weiss B. L. Bandgap engineering and quantum wells in optoelectronic devices, Electronics and Communication Eng. J. 3, 63–79 (1991)

[46] Harbison, J. P., Sands, T., Tabatabaie, N., Chan, W. K., Florez, L. T. & Keramidas, V. G. MBE growth of AlGaAs/NiAl/AlGaAs heterostructures – a novel epitaxial III-V semiconductor metal system, *J. Crystal Growth* 95, 425-426 (1989).

[47] Bonaccorso, F., Lombardo, A., Hasan, T., Sun, Z. P., Colombo, L. & Ferrari, A.C. Production and processing of graphene and 2D crystals. *Materials Today* 15, 564-589 (2012).
Shepard, K.L. \textit{et al.} demonstrated for the first time. In this paper a tunnel transistor based on heterostructures of 2D materials was grown in predetermined positions. First nuclei formed by etching CVD graphene on Cu can be used as seeds for graphene growth processes of transition metal dichalcogenides. Evolution of Graphene Growth on Ni and Cu by Carbon Isotope Labeling. In this paper growth of graphene from a single nucleus on Cu was demonstrated for the first time making the way for future growth of lateral devices. Yu, Q.K. \textit{et al.}, Control and characterization of individual grains and grain boundaries in graphene grown by chemical vapour deposition'. Control and characterization of individual grains and grain boundaries in graphene grown by chemical vapour deposition. The Role of Surface Oxygen in the Growth of Large Single-Crystal Graphene on Copper. Vertical and in-plane heterostructures from WS2/MoS2 monolayers. Science and technology roadmap for graphene, related two-dimensional crystals, and hybrid systems. Two-dimensional atomic crystals. Proc. Nat. Acad. Sci. USA 102, 10451–10453 (2005). Dean, C.R., Young, A.F., Meric, I., Lee, C., Wang, L., Sorgenfrei, S., Watanabe, K., Taniguchi, T., Kim, P., Shepard, K.L. \& Hone, J. Boron nitride substrates for high-quality graphene electronics, Nat. Nanotech., 5, 722-726 (2010). Banszerus, L. \textit{et al.} Ultrahigh-mobility graphene devices from chemical vapor deposition on reusable copper. Science Advances 1500222, 2015. Nie, Y. \textit{et al.} A kinetic Monte Carlo simulation method of van der Waals epitaxy for atomistic nucleation-growth processes of transition metal dichalcogenides. Sci. Rep. 7, 2977 (2017). Yu, Q.K. \textit{et al.} Control and characterization of individual grains and grain boundaries in graphene grown by chemical vapour deposition. Nat. Mater. 10, 443-449 (2011). This paper has shown for the first time that nuclei formed by etching CVD graphene on Cu can be used as seeds for graphene growth in predetermined positions.

Miseikis, V. \textit{et al.} Deterministic patterned growth of high-mobility large-crystal graphene: a path towards wafer scale integration. 2D Materials 4, 021004 (2017).

Mcmannus, D. \textit{et al.} Water-based and biocompatible 2D crystal inks for all-inkjet-printed heterostructures. Nat. Nanotechnol. 12, 343-350 (2017)

Kelly, A. G.et al. All-printed thin-film transistors from networks of liquid-exfoliated nanosheets Science 356, 69-73 (2017)

Torrisi, F. \textit{et al.} Inkjet-Printed Graphene Electronics, ACS Nano 6, 2992-3006 (2012).

Bonaccorso, F., Bartolotta, A., Coleman, J. N. \& Backes, C. Adv. Mater. 28, 6136-6166 (2016)

Marian, D., \textit{et al.}, Transistor Concepts Based on Lateral Heterostructures of Metallic and Semiconducting Phases of MoS2, Phys. Rev. Appl. 8, 054047 (2017).

Roy T. \textit{et al.} Dual-Gated MoS2/WSe2 van der Waals Tunnel Diodes and Transistors. ACS Nano 9, 2071-2079 (2015). In this paper a tunnel transistor based on heterostructures of 2D materials was experimentally demonstrated for the first time.
[72] Lu S.-C., Mohamed, M. & Zhu, W. Novel vertical hetero- and homo-junction tunnel field-effect transistors based on multi-layer 2D crystals. 2D Materials 3, 011010 (2016).
[73] Irisawa, T., Numata, T., Tezuka, T., Sugiyama, N. & Takagi S. Electron Transport Properties of Ultrathin-body and Tri-gate SOI nMOSFETs with Biaxial and Uniaxial Strain. IEDM Tech. Digest, 457-460 (2006).
[74] Uchida, K., Watanabe, H., Koga, J., Kinoshita, A. & Takagi S. Experimental Study on Carrier Transport Mechanism in Ultrathin-body SOI MOSFETs, IEDM Tech Digest 47-50 (2002).
[75] Xiao, Y., Kang, J., Takenaka M. & Takagi, S. Experimental Study on Carrier Transport Properties in Extremely-Thin Body Ge-on-insulator (GOI) p-MOSFETs with GOI Thickness down to 2 nm. IEDM Tech. Digest. 2.2.1-2.2.4 (2015).
[76] Zhu, W., Perebeinos, V., Freitag, M. & Avouris P. Carrier scattering, mobilities, and electrostatic potential in monolayer, bilayer, and trilayer graphene. Phys. Rev. B 80, 235402 (2009).
[77] Kim, S., et al. Experimental study on electron mobility in InGaAs-on-insulator metal–oxide–semiconductor field-effect transistors with In content modulation and MOS interface buffer engineering. IEEE Trans. Nanotech. 12, 621 (2013).
[78] Kim, D., et al., The enhanced low resistance contacts and boosted mobility in two-dimensional p-type WSe2 transistors through Ar+ ion-beam generated surface defects. AIP Advances 6, 105307 (2016).
[79] Fang, H., et al. High-Performance Single Layered WSe2 p-FETs with Chemically Doped Contacts, Nano Lett. 12, 3788-3792 (2016).
[80] Liu, B. et al., High-Performance WSe2 Field-Effect Transistors via Controlled Formation of In-GaAs Plane Heterojunctions. ACS Nano 10, 5153 (2016).
[81] Cui, Y. et al. High-Performance Monolayer WS2 Field-Effect Transistors on High-k Dielectrics. Adv. Mat. 27, 5230-5234 (2015).
[82] Li, L. et al. Black phosphorus field-effect transistors. Nat. Nanotech. 9, 372–377 (2014).
[83] Engel, M., Farmer, D. B., Han, S. & Wong, H. S. P. High-Performance p Type Black Phosphorus Transistor with Scandum Contact. ACS Nano 10, 4672–4677 (2016).
[84] Lembke, D., Allain, A. & Kis, A., Thickness-dependent mobility in two-dimensional MoS2 transistors. Nanoscale 7, 6255-6260 (2015).
[85] Yu, Z. et al. Realization of Room-Temperature Phonon-Limited Carrier Transport in Monolayer MoS2 by Dielectric and Carrier Screening. Adv. Mater., 28: 547–552 (2016).
[86] Kapper, R. et al. Phase-engineered low-resistance contacts for ultrathin MoS2 transistors. Nat. Mater. 13, 1128–1134 (2014).
[87] English, C. D., Shine, G., Dorgan, V. E., Saraswat, K. C. & Pop, E. Improved Contacts to MoS2 Transistors by Ultra-High Vacuum Metal Deposition. Nano Lett. 16, 3824–3830 (2016).
[88] English, C. D., Smithe, K. K. H., Xu, R. L. & Pop, E. Approaching Ballistic Transport in Monolayer MoS2 Transistors with Self-Aligned 10 nm Top Gates. IEEE Intl. Electron Devices Meeting (IEDM) (2016).
[89] Allain A., Kang, J., Banerjee K. & Kis A. Electrical contacts to two-dimensional semiconductors, Nat. Mater. 14, 1195-1205 (2015).
[90] Xia, F., Perebeinos, V., Lin, Y., Wu, Y. & Avouris, P. The origins and limits of metal-graphene junction resistance. Nat. Nanotechnol. 6, 179–184 (2011).
[91] Logoteta, D., Fiori, G. & Iannaccone, G. Graphene-based lateral heterostructure transistors exhibit better intrinsic performance than graphene-based vertical transistors as post-CMOS devices. Sci. Rep. 4, 6607 (2014).
[92] Mostofi, A. a. et al. wannier90: A tool for obtaining maximally-localised Wannier functions. Comput. Phys. Commun. 178, 685–699 (2008).
[93] Bruzzone, S., Iannaccone, G., Marzari, N. & Fiori, G. An Open-Source Multiscale Framework for the Simulation of Nanoscale Devices. IEEE Trans. Electron Devices 61, 48–53 (2014).
[94] Fiori, G. & Iannaccone, G. Multiscale Modeling for Graphene-Based Nanoscale Transistors. Proc. IEEE 101, 1653–1669 (2013).