SANSCrypt: A Sporadic-Authentication-Based Sequential Logic Encryption Scheme

Yinghua Hu, Kaixin Yang, Shahin Nazarian, and Pierluigi Nuzzo
Department of Electrical and Computer Engineering
University of Southern California, Los Angeles, CA, USA
{yinghuah, kaixinya, shahin.nazarian, nuzzo}@usc.edu

Abstract—We propose SANSCrypt, a novel sequential logic encryption scheme to protect integrated circuits against reverse engineering. Previous sequential encryption methods focus on modifying the circuit state machine such that the correct functionality can be accessed by applying the correct key sequence only once. Considering the risk associated with one-time authentication, SANSCrypt adopts a new temporal dimension to logic encryption, by requiring the user to sporadically perform multiple authentications according to a protocol based on pseudo-random number generation. Analysis and validation results show that SANSCrypt offers a substantial output corruptibility if the key sequences are applied incorrectly. Moreover, it exhibits an exponential resilience to existing attacks, including SAT-based attacks, while maintaining a reasonably low overhead.

I. INTRODUCTION

The design process of modern VLSI systems often relies on a supply chain where several services, such as verification, fabrication, and testing, are outsourced to third-party companies. If these companies gain access to a sufficient amount of critical design information, they can potentially reverse engineer the design. One possible consequence of reverse engineering is Hardware Trojan (HT) insertion, which can be destructive for many applications. HTs can either disrupt the normal circuit operation [1] or provide the attacker with access to critical data or software running on the chip [2].

Countermeasures such as logic encryption [3]–[6], integrated circuit (IC) camouflaging [7], watermarking [8], and split manufacturing [9] have been developed over the past decades to prevent IC reverse engineering. Among these, logic encryption has received significant attention as a promising, low-overhead countermeasure. Logic encryption modifies the circuit in a way such that a user can only access the correct circuit functionality after providing a correct key sequence. Otherwise, the circuit function remains hidden, and the output different from the correct one.

Various logic encryption techniques [3]–[6] and potential attacks [10]–[12] have appeared in the literature, as well as methods to systematically evaluate them [13], [14]. A category of techniques [3]–[5] is designed to modify and protect the combinational logic portions of the chip and can be extended to sequential circuits by assuming that the scan chains are not accessible by the attacker, e.g., due to scan chain encryption and obfuscation [15]–[17]. Another category of techniques, namely, sequential logic encryption [6], [18], [19], targets, instead, the state transitions of the original finite state machine (FSM). Sequential logic encryption introduces additional states and transitions in the original FSM, essentially partitioning the state space into two sets. After being powered on or reset, the FSM enters the encrypted mode, exhibiting an incorrect output behavior. The FSM transitions, instead, to the functional mode, providing the correct functionality, upon receiving a sequence of key patterns.

A set of attacks have been reported against sequential encryption schemes, aiming to retrieve the correct key sequence or circuit function. Shamisi et al. [20] adapted the Boolean satisfiability (SAT)-based attack [10], traditionally targeted to combinational logic encryption, by leveraging methods from bounded model checking to unroll the sequential circuit. Recently, an attack based on automatic test pattern generation (ATPG) [21] uses concepts from excitation and propagation of stuck-at faults to search the key sequence among the input vectors generated by ATPG. When the attackers have some knowledge of the topology of the encrypted FSM, then they can extract and analyze the state transition graph and bypass the encrypted mode [22]. Overall, the continuous advances in FSM extraction and analysis tools tend to challenge any of the existing sequential encryption schemes and call for approaches that can significantly increase their robustness.

This paper proposes SANSCrypt, a Sporadic-Authentication-based Sequential Logic Encryption (SANSCrypt) scheme, which raises the attack difficulty via a multi-factor-authentication protocol, whose decryption relies on retrieving a set of key sequences as well as the time at which the sequences should be applied. Our contributions can be summarized as follows:

- A robust, multi-authentication based sequential logic encryption method that for the first time, to the best of our knowledge, systematically incorporates the robustness of multi-factor authentication (MFA) [23] in the context of hardware obfuscation.
- An architecture for sporadic re-authentication where key sequences must be applied at multiple random times, determined by a random number generator, to access the correct circuit functionality.
- Security analysis and empirical validation of SANSCrypt on a set of ISCAS'89 benchmark circuits [24], showing exponential resilience against existing attacks, including sequential SAT-based attacks, and reasonably low overhead.

Analysis and validation results show that SANSCrypt can significantly enhance the resilience of sequential logic encryption under different attack assumptions.
II. BACKGROUND AND RELATED WORK

Among the existing sequential logic encryption techniques, HARPOON [6] defines two modes of operation. When powered on, the circuit is in the encrypted mode and exhibits an incorrect functionality. The user must apply a sequence of input patterns during the first few clock cycles to enter the functional mode, in which the correct functionality is recovered. However, the encrypted mode and functional mode FSMs are connected by only one transition (edge), which can be exploited by an attacker to perform FSM extraction and analysis, and bypass the encrypted mode [22].

Interlocking [18] sequential encryption modifies the circuit FSM such that multiple paths are available between the states of the encrypted and the ones of the functional FSMs, making it harder for the attacker to detect the only correct transition between the two modes. However, in both HARPOON and Interlocking encryption, once the circuit enters the functional mode, it remains there until reset.

Dynamic State-Deflection [25] requires, instead, an additional key input verification step while in the functional mode. If the additional key input is incorrect, the FSM transitions to a black-hole state cluster which can no longer be left. However, because the additional key input is fixed over time, the scheme becomes more vulnerable to sequential SAT-based attacks [20].

Finally, instead of corrupting the circuit function immediately after reset, DESENC [19] counts the occurrence of a specific but rare event in the circuit. Once the counter reaches a threshold, the circuit enters the encryption mode. This scheme is more resilient to sequential SAT-based attacks [26] because it requires unrolling the circuit FSM a large number of times to find the key. However, the initial transparency window may still expose critical portions of the circuit functionality.

III. SANSCRYPT

We introduce design and implementation details for SANSCrypt, starting with the underlying threat model.

A. Threat Model

SANSCrypt assumes a threat model that is consistent with the previous literature on sequential logic encryption [6], [20], [22]. The goal of the attack is to access the correct circuit functionality, by either reconstructing the deobfuscated circuit or finding the correct key sequence. To achieve this goal, the attacker can leverage one or more of the following resources: (i) the encrypted netlist; (ii) a working circuit providing correct input-output pairs; (iii) knowledge of the encryption technique. In addition, we assume that the attacker has no access to the scan chain and cannot directly observe or change the state of the circuit.

B. Authentication Protocol

As shown in Fig. 1a, existing logic encryption techniques are mostly based on a single-authentication protocol, requiring users to be authenticated only once before using the correct circuit function. After authentication, the circuit remains functional unless it is powered off or reset. To attack the circuit, it is then sufficient to discover the correct key sequence that must be applied in the initial state.

We adopt, instead, the authentication protocol in Fig. 1b, where the functional circuit can “jump” back to the encrypted mode from the functional mode. Once the back-jumping occurs, another round of authentication is required to resume the normal operation. The back-jumping can be triggered multiple times and involve a different key sequence for each re-authentication step. The hardness of attacking this protocol stems from both the increased number of the key sequences to be produced and the uncertainty on the time at which each sequence should be applied. A new temporal dimension adds to the decryption procedure, which poses a significantly higher threshold to the attackers.

C. Overview of the Encryption Scheme

SANSCrypt is a sequential logic encryption scheme which supports random back-jumping, as represented in Fig. 2. When the circuit is powered or reset, the circuit falls into the reset state \( E0 \) of the encrypted mode. To transition to the initial (or reset) state \( N0 \) of the functional mode, the user must apply at startup the correct key sequence to the primary input ports.

Once in the functional mode, the circuit can deliberately, but randomly, jump back, as denoted by the blue edges in Fig. 2, to a state \( s_{bj} \) in the encrypted mode, called back-jumping state, after a designated number of clock cycles \( t_{bj} \), called back-jumping period. The user needs to apply another key sequence to resume normal operations, as shown by the red arrows. Both the back-jumping state \( s_{bj} \) and the back-jumping period \( t_{bj} \) are determined by a pseudo-random number generator (PRNG) embedded in the circuit. Therefore, when and where the back-jumping operation happens is unpredictable unless the attacker is able to break the PRNG or find its seed. The schematic of SANSCrypt is shown in Fig. 3 and consists of two additional blocks, a back-jumping module and an encryption finite state machine (ENC-FSM), besides the original circuit. We discuss each of these blocks in the following subsections.
D. Back-Jumping Module

The back-jumping module consists of an \( n \)-bit PRNG, an \( n \)-bit Counter, and a Back-Jumping Finite State Machine (BJ-FSM) which sends back-jumping commands to the rest of the circuit. As summarized in the flowchart in Fig. 4 when the circuit is in the encrypted mode, BJ-FSM checks whether the authentication has occurred. If this is the case, BJ-FSM stores the current PRNG output as the back-jumping period \( t_{bj} \) and initializes the counter.

The counter increments its output at each clock cycle until it reaches \( t_{bj} \). This event triggers BJ-FSM to sample again the current PRNG output \( r \), which is generally different from \( t_{bj} \), and use it to determine the back-jumping state \( s_{bj} = f(r) \). For example, if \( s_{bj} \) is an \( l \)-bit binary number, BJ-FSM can arbitrarily select \( l \) bits from \( r \) and assign the value to \( s_{bj} \). If the first \( l \) bits of \( r \) are selected, we have \( f(r) = r[0 : l - 1] \). At the same time, BJ-FSM sends a back-jumping request to the other blocks of the circuit and returns to its initial state, where it keeps checking the authentication status of the circuit.

On receiving the back-jumping request, the circuit jumps back to state \( s_{bj} \) in the encrypted mode and will stay there unless re-authentication is performed. Any PRNG architecture can be selected in this scheme, based on the design budget and the desired security level. For example, linear PRNGs, such as Linear Feedback Shift Registers (LFSRs), provide higher speed and lower area overhead but tend to be more vulnerable than cipher algorithm-based PRNGs, such as AES, which are, however, more expensive.

E. Encryption Finite State Machine (ENC-FSM)

The Encryption Finite State Machine (ENC-FSM) determines whether the user’s key sequence is correct and, if it is not correct, takes actions to hide the functionality of the original circuit. The input of the ENC-FSM can be provided via the primary input ports, without the need to create extra input ports for authentication. The output \( enc_{out} \) of ENC-FSM, which is \( n \) bit long, together with a set of nodes in the original circuit netlist, can be provided as an input to a set of XOR gates, to corrupt the circuit function as in combinational logic encryption [3]. For example, in Fig. 5 a 3-bit array \( enc_{out} \) is connected to six nodes in the original circuit via XOR gates. In this paper, XOR gates are inserted at randomly selected nodes. However, any other combinational logic encryption technique is also applicable. As a design parameter, we denote by node coverage the ratio between the number of inserted XOR gates and the total number of combinational logic gates in the circuit.

Only one state of ENC-FSM, termed \( auth \), is used in the functional mode. In state \( auth \), all bits in \( enc_{out} \) are set to zero and the original circuit functionality is activated. In the other states, the value of \( enc_{out} \) changes based on the state, but at least one of its bits is set to one to guarantee that the final output is incorrect. A sample truth table for a 3-bit \( enc_{out} \) array is shown in Table I.

TABLE I

| State | \( E_0 \) | \( E_1 \) | \( E_2 \) | \( E_3 \) | \( E_4 \) | Auth |
|-------|--------|--------|--------|--------|--------|------|
| \( enc_{out}[0] \) | 0 | 1 | 1 | 1 | 1 | 0 |
| \( enc_{out}[1] \) | 1 | 0 | 1 | 1 | 0 | 0 |
| \( enc_{out}[2] \) | 1 | 1 | 1 | 0 | 0 | 0 |

Even if the circuit is in the encrypted mode, \( enc_{out} \) changes its value based on the state of the encryption FSM. Such an approach makes it difficult for signal analysis attacks, aiming to locate signals with low switching activity in the encrypted mode, to find \( enc_{out} \) and bypass ENC-FSM. After a valid authentication, the circuit resumes its normal operation. Additional registers are, therefore, required in the ENC-FSM to store the circuit state before back-jumping so that it can be resumed after authentication.

IV. PERFORMANCE ANALYSIS

We analyze SANS Crypt’s resilience against existing attacks and estimate its overhead.

A. Brute-Force Attack

Let us suppose that the number of primary input bits used as key inputs is \( i \) and each re-authentication procedure requires
A SAT-based attack can be carried out on sequential encryption by unrolling the sequential portions of the circuit [20]. This attack can be remarkably successful especially when the correct key is the same at each time (clock cycle) and the key input ports are different from the primary input ports. Similarly to HARPOON, SANS Crypt is resilient to this SAT-based attack variant, since the correct keys are generally not the same at different clock cycles.

We therefore analyze the resilience of SANS Crypt via a modified version of the sequential SAT-based attack [22] that is appropriate for schemes such as HARPOON and SANS Crypt, as shown in Fig. 6. Let us first assume that the encryption scheme requires \( n \) clock cycles after reset to enter the functional mode. Then, the attacker can start the attack by unrolling the circuit \( (n+1) \) times. The first \( n \) copies of the circuit receive the keys at their primary input ports \( (K_a \) and \( K_b) \), while the primary input and output ports of the \( (n+1) \)th circuit replica can be used to read the circuit input and output signals after \( n \) cycles. If the SAT-based attack fails to find the correct key with \( (n+1) \) circuit replicas, as in Fig. 6, the circuit will be unrolled one more time (see, e.g., [20]).

The attack above would be still ineffective on SANS Crypt, since it can retrieve the first key sequence but would fail to discover when the next back-jumping occurs and what would be the next key sequence. Even if the attacker knows when the next back-jumping occurs, the above SAT-based attack will fail due to the large number of circuit replicas needed to find all the key sequences, as empirically observed in Section V.

C. FSM Extraction and Structural Analysis

As discussed in Section II, a possible shortcoming of certain sequential encryption schemes is the clear boundary between the encrypted mode and the functional mode FSMs. As shown in Fig. 5, SANS Crypt addresses this issue by designing more than one transition between the two FSMs.

An attacker may also try to locate and isolate the output of ENC-FSM by looking for low signal switching activities when the circuit is in the encrypted mode. SANS Crypt addresses this risk by expanding the output of ENC-FSM from one bit to an array. The value of each bit changes frequently based on the state of the encrypted mode FSM, which makes it difficult for attackers to find the output of ENC-FSM based on signal switching activities.

D. Cycle Delay Analysis

Due to multiple back-jumping and authentication operations in SANS Crypt, additional clock cycles will be required in which no other operation can be executed. Suppose that authentication requires \( t_a \) clock cycles and the circuit stays in the functional mode for \( t_b \) clock cycles before the next back-jumping occurs, as shown in Fig. 7. The cycle delay overhead can be computed as the ratio \( O_{cd} = t_a/t_b \).

Specifically, for an \( n \)-bit PRNG, the average \( t_b \) is equal to the average output value, i.e., \( 2^{n-1} \). To illustrate how the cycle delay overhead is influenced by this encryption, Fig. 8 shows the relation between average cycle delay overhead and PRNG bit length. The clock cycles \( (t_a) \) required for (re)-authentication are set as 8, 16, 64, and 128. When the PRNG bit length is small, the average cycle delay increases significantly with the increase of \( t_a \). However, the cycle delay can be reduced by increasing the PRNG bit length. For example, the average cycle delay overhead becomes negligible for all the four cases when the PRNG bit length is 11 or larger. A key manager, available to the trusted user, will be in charge of automatically applying the key sequences from a tamper-proof memory at the right time, as computed from a hard-coded replica of the PRNG.
Finally, we use the Hamming distance (HD) between the correct and the corrupted output values as a metric for the output corruptibility. If the HD is 0.5, the effort spent to identify the incorrect bits is maximum.

Finally, Table II reports the synthesized area, power, and delay. We then compare the circuit output with the golden output from the original netlist and calculate the HD between the two. Moreover, we demonstrate the additional robustness of SANSCrypt by simulating a scenario (case 3) in which the attacker assumes that the encryption is based on a single-authentication protocol and provides only the first correct key sequence upon reset. Fig. 9a-d show the average HD in these three cases. For all the circuits, the average HD is zero only in case 1, when all the correct key sequences are applied at the right clock cycles. Otherwise, in case 2 (orange) and case 3 (green), we observe a significant increase in the average HD. The average HD in case 3 is always smaller than that of case 2 because, in case 3, the correct functionality is recovered for a short period of time, after which the circuit jumps back to the encrypted mode. The longer the overall runtime, the smaller will be the impact of the transparency window in which the circuit exhibits the correct functionality.

We then apply the sequential SAT-based attack in Section V to circuit s1238 with 5-bit LFSR and 20% node coverage, under a stronger attack model, in which the attacker knows when to apply the correct key sequences. Table IV shows the runtime to find the first set of 7 key sequences. The runtime remains exponential in the number of key sequences, which makes sequential SAT-based attacks impractical for large designs.

Finally, Table II reports the synthesized area, power, and delay overhead due to the implementation of our technique.
In more than 70% of the circuits the delay overhead is less than 1%, and exceeds the required clock cycle by at most 5.8%. Except for s27 and s298, characterized by a small gate count, all the other circuits show average area and power overhead of 1.41% and 160.8%, respectively, which is expected due to the additional number of registers required in ENC-FSM to guarantee that the correct state is entered upon re-authentication. However, because critical modules in large SoCs may only account for a small portion of the area, this overhead becomes affordable under partial obfuscation. For example, we encrypted a portion of state registers in s38584, the largest ISCAS’89 benchmark, using SANSCrypt. We then randomly inserted additional XOR gates to achieve the same HD as in the case of full encryption. Table V reports the overhead results after synthesis, when the ratio between the encrypted state registers and the total number of state registers decreases from 100% to 1%. Encrypting 10% of the registers will only cost 33.4% of the area while incurring negative power overhead and 4.2% delay overhead.

VI. CONCLUSION

We proposed SANSCrypt, a robust sequential logic encryption technique relying on a sporadic authentication protocol, in which re-authentications are carried out at pseudo-randomly selected time slots to significantly increase the attack effort. Future work includes optimizing the implementation to further reduce the overhead and hide any structural traces that may expose the correct key sequence. Further, we plan to investigate key manager architectures to guarantee reliable timing and operation in real-time applications.

ACKNOWLEDGMENT

This work was partially sponsored by the Air Force Research Laboratory (AFRL) and the Defense Advanced Research Projects Agency (DARPA) under agreement number FA8560-18-1-7817.

REFERENCES

[1] R. Karri, J. Rajendran, K. Rosenfeld, and M. Tehranipoor, “Trustworthy hardware: Identifying and classifying hardware trojans,” Computer, vol. 43, no. 10, pp. 39–46, 2010.
[2] M. Tehranipoor and F. Koushanfar, “A survey of hardware trojan taxonomy and detection,” IEEE Design & Test of Computers, vol. 27, no. 1, pp. 10–25, 2010.
[3] J. Rajendran, H. Zhang, C. Zhang, G. S. Rose, Y. Pino, O. Sinanoglu, and R. Karri, “Fault analysis-based logic encryption,” IEEE Trans. Computers, vol. 64, no. 2, pp. 410–424, 2015.
[4] M. Yasin, A. Sengupta, M. T. Nabeel, M. Ashraf, J. J. Rajendran, and O. Sinanoglu, “Provably-secure logic locking: From theory to practice,” in Proc. SIGSAC Conf. Computer and Communications Security, pp. 1601–1618, 2017.
[5] M. Yasin, B. Mazumdar, J. J. Rajendran, and O. Sinanoglu, “SARLock: SAT attack resistant logic locking,” in IEEE Int. Symp. Hardware Oriented Security and Trust (HOST), pp. 236–241, 2016.
[6] R. S. Chakraborty and S. Bhunia, “HARPOON: an obfuscation-based SoC design methodology for hardware protection,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 10, pp. 1493–1502, 2009.
[7] M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran, “CamoPerturb: Secure IC camouflaging for mini-target protection,” in 2016 IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), pp. 1–8, 2016.
[8] E. Charbon, “Hierarchical watermarking in IC design,” in IEEE Proc. Custom Integrated Circuits Conf., pp. 295–298, 1998.
[9] K. Xiao, D. Forte, and M. M. Tehranipoor, “Efficient and secure split manufacturing via obfuscated built-in self-authentication,” in IEEE Int. Symp. Hardware Oriented Security and Trust (HOST), pp. 14–19, 2015.
[10] P. Subramanayan, S. Ray, and S. Malik, “Evaluating the security of logic encryption algorithms,” in IEEE Int. Symp. Hardware Oriented Security and Trust (HOST), pp. 137–143, 2015.
[11] P. Chakraborty, J. Cruz, and S. Bhunia, “SURF: Joint structural functional attack on logic locking,” in IEEE Int. Symp. Hardware Oriented Security and Trust (HOST), pp. 181–190, 2019.
[12] Y. Shen, Y. Li, S. Kong, A. Rezaei, and H. Zhou, “SigAttack: New high-level sat-based attack on logic encryptions,” in Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 940–943, 2019.
[13] V. V. Menon, G. Kolhe, A. Schmidt, J. Monson, M. French, Y. Hu, P. A. Beere, and P. Nuzzo, “System-level framework for logic obfuscation with quantified metrics for evaluation,” in Secure Development Conf. (SecDev), pp. 89–100, 2019.
[14] Y. Hu, V. V. Menon, A. Schmidt, J. Monson, M. French, and P. Nuzzo, “Security-driven metrics and models for efficient evaluation of logic encryption schemes,” in ACM-IEEE Int. Conf. Formal Methods and Models for System Design (MEMOCODE), pp. 1–5, 2019.
[15] G. Sengar, D. Mukhopadhyay, and D. R. Chowdhury, “Secured flipped scan-chain model for crypto-architecture,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 11, pp. 2080–2084, 2007.
[16] S. Paul, R. S. Chakraborty, and S. Bhunia, “Vim-scan: A low overhead scan design approach for protection of secret key in scan-based secure chips,” in IEEE VLSI Test Symp. (VTS), pp. 455–460, 2007.
[17] X. Wang, D. Zhang, M. He, D. Su, and M. Tehranipoor, “Secure scan and test using obfuscation throughout supply chain,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 9, pp. 1867–1880, 2017.
[18] A. R. Desai, M. S. Hsiao, C. Wang, L. Nazhandali, and S. Hall, “Interlocking obfuscation for anti-tamper hardware,” in Proc. Cyber Security and Information Intelligence Research Workshop, pp. 1–4, 2013.
[19] Y. Kasarabada, S. R. T. Raman, and R. Vemuri, “Deep state encryption for sequential logic circuits,” in IEEE Computer Society Annual Symp. VLSI (ISVLSI), pp. 338–343, 2019.
[20] K. Shamsi, M. Li, D. Z. Pan, and Y. Jin, “KC2: Key-condition branching for fast sequential circuit deobfuscation,” in Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 534–539, 2019.
[21] D. Duvalssaint, Z. Liu, A. Ravikumar, and R. Blanton, “Characterization of locked sequential circuits via ATPG,” in IEEE Int. Test Conf. in Asia (ITC-Asia), pp. 97–102, 2019.
[22] T. Meade, Z. Zhao, S. Zhang, D. Pan, and Y. Jin, “Revisit sequential logic obfuscation: Attacks and defenses,” in IEEE Int. Symp. Circuits and Systems (ISCAS), pp. 1–4, 2017.
[23] A. Bhargav-Spantzel, A. C. Squicciarini, S. Modi, M. Young, E. Bertino, and S. J. Elliott, “Privacy preserving multi-factor authentication with biometrics,” Journal of Computer Security, vol. 15, no. 5, pp. 529–560, 2007.
[24] F. Brglez, D. Bryan, and K. Kozminski, “Combinational profiles of sequential benchmark circuits,” in Proc. 15th Int. Symp. Quality Electronic Design (ISQED), pp. 204–211, 2019.
[25] J. Bachelet and X. Wang, “Dynamically obfuscated scan chain for sequential logic circuits,” in IEEE Computer Society Annual Symp. VLSI, pp. 322–327, 2007.
[26] J. Bachelet, D. Bryan, and K. Kozminski, “Combinational profiles of sequential benchmark circuits,” in Proc. 20th Int. Symp. Quality Electronic Design (ISQED), pp. 204–211, 2019.
[27] Silvaco, “45nm open cell library,” 2019.
[28] M. S. Rahman, A. Nahiyan, S. Amir, F. Rahman, F. Farahmandi, and R. Karri, “Fault analysis-based logic encryption,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 2019, p. 946, 2019.