Impact of silicon doping on low frequency charge noise and conductance drift in GaAs/AlGaAs nanostructures

S. Fallahi,1,2 J. R. Nakamura,1,2 G. C. Gardner,2,3,4 M. M. Yannell,5 and M. J. Manfra1,2,3,4,5

1Department of Physics and Astronomy, Purdue University, West Lafayette, IN
2Birck Nanotechnology Center, Purdue University, West Lafayette, IN
3School of Materials Engineering, Purdue University, West Lafayette, IN
4Station Q Purdue, Purdue University, West Lafayette, IN
5School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN

(Dated: August 4, 2018)

Abstract

We present measurements of low frequency charge noise and conductance drift in modulation doped GaAs/AlGaAs heterostructures grown by molecular beam epitaxy in which the silicon doping density has been varied from $2.4 \times 10^{18} \text{cm}^{-3}$ (critically doped) to $6.0 \times 10^{18} \text{cm}^{-3}$ (overdoped). Quantum point contacts were used to detect charge fluctuations. A clear reduction of both short time scale telegraphic noise and long time scale conductance drift with decreased doping density was observed. These measurements indicate that the neutral doping region plays a significant role in charge noise and conductance drift.
Semiconductor nanostructures such as quantum dots (QDs) and quantum point contacts (QPCs) are essential building blocks of mesoscopic devices used to realize solid state qubits\cite{1-4}. Molecular beam epitaxy (MBE) growth is a mature technology for growing extremely pure GaAs/AlGaAs two-dimensional electron gases (2DEGs) with minimal defects. Nevertheless, devices with metallic Schottky gates fabricated on GaAs/AlGaAs heterostructures often suffer from 1/f-like noise and random telegraph noise (RTN) which degrade device performance and may preclude stable device operation. Low frequency noise is believed to arise from time-dependent fluctuations in the occupation of charge trapping sites in the vicinity of the nanostructure that results in fluctuations of the local electrostatic potential. The etiology and dynamics of these charge trapping sites are not fully understood.

Prior work on charge noise in laterally gated nanostructures suggests that the charge noise is mainly due to either (1) current leakage through the Schottky barrier\cite{6-9} or (2) electron hopping within the doping layer\cite{10,11}. Techniques such as bias cooling\cite{7} and use of global top gates\cite{8} suppress charge noise by shifting the operation point to less negative voltage. These studies suggest leakage from gates plays a significant role in generation of low frequency noise. However, these techniques complicate device operation and do not address the root cause of the phenomena.

A second problem frequently afflicting gated GaAs heterostructures is drift in device conductance over long time scales upon initial cool-down to cryogenic temperatures. This drift makes operating mesoscopic devices difficult, requiring frequent retuning. Conductance drift has not been studied as extensively as short time scale charge noise. In this work, we systematically investigate the relationship between modulation doping density and both low frequency charge noise and drift in device conductance. Both conductance drift and charge noise are shown to depend strongly on the density of silicon doping. We discuss the underlying mechanisms; our results will inform future designs of quiet semiconductor platforms for quantum information research.

In order to study the effect of doping concentration on low frequency charge noise, modulation doped GaAs/Al_{0.36}Ga_{0.64}As heterostructures with three different silicon doping densities $N_D$, $2.4 \times 10^{18}$cm$^{-3}$ (Wafer A), $4.2 \times 10^{18}$cm$^{-3}$ (Wafer B) and $6.0 \times 10^{18}$cm$^{-3}$ (Wafer C) were investigated. These uniformly doped single interface heterostructures were grown by MBE with a 60nm AlGaAs spacer between the 2DEG and the doping region (14.5nm thick) and total 90nm 2DEG depth measured from the top surface. An overview of sample
FIG. 1. Simulated heterostructure band diagram for uniformly doped single interface heterojunction with varying doping density. Colored solid lines are the ionized donor profile for each doping concentration.

Parameters is given in Table 1. In Fig. 1(a) we show the conduction band profile for wafer B simulated using the Nextnano software package\textsuperscript{12}. We also show the ionized donor density for wafers A, B, and C.

TABLE I. Characteristics of studied wafers including Si doping concentration $N_D$, doping width W, 2DEG density n, mobility $\mu$, operating gate voltage $V_g$ and number of QPCs measured for each wafer.

| Wafer Name | $N_D$ (cm$^{-3}$) | W (nm) | n (cm$^{-2}$) | $\mu$ (cm$^2$/Vs) | $V_g$ (V) | # of QPCs measured |
|------------|------------------|--------|--------------|-----------------|-----------|--------------------|
| Wafer A    | $2.4 \times 10^{18}$ | 14.5   | $1.1 \times 10^{11}$ | $2.7 \times 10^6$ | -0.5      | 6                  |
| Wafer B    | $4.2 \times 10^{18}$ | 14.5   | $1.3 \times 10^{11}$ | $5.1 \times 10^6$ | -0.6      | 3                  |
| Wafer C    | $6.0 \times 10^{18}$ | 14.5   | $1.4 \times 10^{11}$ | $4.7 \times 10^6$ | -0.6      | 6                  |

Three distinct regions exist in the doping layer for each wafer: (1) a positively charged region closer to the cap layer that compensates surface states and produces a Schottky barrier $eV_b \sim 0.8$ eV at the surface; (2) a neutral region in the middle of the doping layer, where the Fermi level is located at an energy $E_D \sim 150$ meV below the conduction band edge; and (3) a thin (<1nm) positively ionized layer from which electrons have been transferred to the 2DEG. Microscopically, the neutral region is believed to be composed of positively and negatively charged Si donors with almost the same concentration. According to negative-U model proposed independently by Chadi and Chang\textsuperscript{14}, and Khachaturyan,
Weber, and Kaminska\textsuperscript{15}, the substitutional Si donor in Al\textsubscript{x}Ga\textsubscript{1-x}As (for x>0.22) occupying a Ga site has two possible electronic states: 1) a shallow donor level \(E_d\) with no lattice relaxation and 2) a deep and localized donor level \(E_{DX}\) with large lattice relaxation which binds two electrons. Based on the negative U-model, half of the donors in the neutral region are positively charged (ionized) shallow d\textsuperscript{+} and the remaining half are negatively charged DX\textsuperscript{−} states.

Importantly for our experiments, the doping width is kept constant at 14.5nm for the three wafers A, B and C; only the silicon doping density is varied. As charge transfer to the 2DEG is determined by the constant conduction band offset and setback, an increase in doping density does not significantly change the 2DEG density or the charge transferred to the surface. Rather, the width of the neutral region increases, as is seen by comparing the black, red, and pink traces in Fig. \textsuperscript{1}. Wafer A is close to critical doping (meaning that nearly all dopants are positively ionized), while Wafer C is significantly overdoped. Due to the presence of DX centers, the electrons in this neutral region can be frozen at low temperatures (below 100K)\textsuperscript{16,17}; no parallel conduction is observed in magnetotransport measurements (not shown).

We utilized QPCs as charge sensors to detect charge noise. QPCs with a nominal width of 300nm were fabricated on all wafers using identical fabrication procedures to compare the level of charge noise for each wafer. An SEM image of a typical QPC is shown in the inset to Fig. \textsuperscript{2}. The processing steps are as follows: (1) photolithography of mesa pattern and mesa etch, (2) photolithography of ohmic contacts; evaporation of Ni/Au/Ge metal contacts and annealing (3) Electron beam lithography and evaporation of QPC gates (4) photolithography and evaporation of bonding pads to wire bond devices to a chip carrier for measurement.

Figure \textsuperscript{2} shows a typical conductance plot of a QPC as a function of gate voltage \(V_{g}\) taken in a dilution refrigerator with a mixing chamber plate temperature \(T=10\text{mK}\); the conductance is quantized in units of \(2e^2/h\) corresponding to discrete conductance modes of the device. Bias cooling is not employed in any of our experiments. The gate voltage required to deplete the 2DEG beneath the gates is essentially identical for all the studied wafers and equal to -185 mV. The geometric capacitance between the gate and 2DEG is \(C=\epsilon_0\epsilon_r/d\) per unit area where d equals the 2DEG depth beneath the top surface. Assuming only coupling between the gate and 2DEG, we calculated the depletion gate voltage \(V_{dep}=en/C=-180\text{mV}\)
for n=1.3×10^{11} \text{ cm}^{-2}. This nearly perfect agreement implies that charges in the neutral region do not respond to gate voltage and are frozen at low temperature.

![Graph](image)

**FIG. 2.** Conductance $G$ of a QPC as a function of gate voltage $V_g$ at $T=10\text{mK}$. Top inset: first riser of QPC conductance at $T=4.2\text{K}$. Bottom inset: SEM image of fabricated QPC.

The top inset shows the first riser in QPC conductance at $T = 4.2\text{K}$, where we operated the devices for noise measurements. At $T = 4.2\text{K}$, the QPC still has very high transconductance on the riser of the first quantized conductance plateau, making it very sensitive to the position of individual charges in the vicinity of the device. We used a two-terminal measurement in which a 200 $\mu\text{V}$ DC voltage bias is applied to the source contact, and drain current is measured with a DL1211 current pre-amplifier; the output is fed to a National Instruments NI-DAQ digitizer.

The most striking observation of our study is the dramatic increase in low frequency noise associated with increased doping density as shown in Fig. 3. Conductance time traces for QPCs sitting at the first riser of conductance are shown in Fig. 3(a) for QPCs from wafers A, B, and C. Note that the operating gate voltage is nearly identical in all three cases. The conductance of the QPC on wafer A is nearly constant, indicating that this QPC suffers minimal charge noise. The QPC from wafer B shows increased noise and discrete switching events, while the QPC from wafer C shows significant noise amplitude and severe RTN visible in the raw data. Clearly, the level of charge noise increases as the doping density is increased. The noise power spectral density, obtained from a Fast Fourier Transform (FFT) of the time traces, is shown in Fig. 3(b). For comparison, the noise power spectrum of the measurement circuit with zero source-drain bias applied to the device is also shown. The increase of RTN as doping density is increased is reflected in the frequency dependence of
FIG. 3. (a) QPC time traces for structures with different doping densities, offset for clarity. (b) noise power spectral density $S_I(f)$ obtained from FFT of time traces, experimental background noise $S_{I,BG}(f)$ measured at zero source drain voltage (black trace).

power spectral density, which shifts from 1/f (for the lowest doping density) indicative of a broad ensemble of trapping sites with a homogeneous distribution of switching time scales to Lorentzian dependence $1/f^2$ (for the highest doping density) indicative of the strong influence proximal two-level traps\textsuperscript{18}.

We quantify the noise level for each wafer in terms of equivalent gate voltage noise $\Delta V_g$, given in Eq. \textbf{1} (this represents the voltage noise level applied on the QPC gates that would produce the same conductance fluctuations as caused by the charge noise)\textsuperscript{19}. In Eq. \textbf{1} $S_I(f)$ is the power spectral density of current fluctuations through the QPC and $S_{I,BG}(f)$ is background noise due to noise in our instruments.

$$\Delta V_g = \sqrt{\int_{0.1}^{100} [S_I(f) - S_{I,BG}(f)] df \left(\frac{dI_{QPC}}{dV_g}\right)}$$ \textbf{(1)}

Fig. \textbf{4} shows the equivalent gate voltage noise vs. doping density for each wafer. Each data point represents the average of multiple different QPCs from each wafer; six QPCs were measured from Wafer A, three were measured from Wafer B, and six were measured
from Wafer C. This plot shows a correlation between the noise level and doping density. In particular, the equivalent gate voltage noise is substantially larger for the highest doping density wafer, Wafer C, as is the device to device variation as indicated by the increase of the standard error.

According to the negative-U model, the neutral region of the doping layer is expected to contain ionized shallow donors (d⁺) that may act as trapping sites and contribute to charge noise. Prevailing theory suggests that electrons tunneling from the Schottky gates are temporarily trapped on these sites and contribute to noise. As our heterostructures are essentially identical apart from the doping density, the operating voltages are nearly identical. This implies that the tunneling matrix element for electrons leaking from the surface gate are the same for all three wafers. Since the noise clearly increases as a function of doping density, we propose that the number of trapping sites (shallow ionized d⁺ donors) within the neutral region has a primary impact. The noise level increases due to the increasing width of the neutral region and corresponding increase in available donor states. We are in essence increasing the final density of states for the tunneling process which leads to enhanced low frequency noise. While this analysis clearly suggests that heterostructures should be minimally doped to reduce low frequency noise, other considerations including formation of low resistance ohmic contact and production of high mobility 2DEGs make determination of optimal doping a subtle optimization problem.

![Equivalen gate voltage noise ∆V_g vs. doping density for Wafers A, B and C. Each data point represents the average of multiple different QPCs from each wafer. Six QPCs were measured from Wafers A and C, and three QPCs were measured from Wafer B. Error bars represent the standard error computed from the measurements of different QPCs from each wafer.](image-url)
The second phenomenon we investigated is drift in conductance over long time scales at fixed gate voltage. A typical conductance time trace upon initial cool down for a QPC sitting on the first riser of conductance plateau is shown in Fig. 5 (a). Although both negative and positive jumps in conductance occur, the overall trend is that conductance decreases over time at fixed gate bias; equivalently, the operating point of the QPC shifts to less negative voltage over time. We observed this trend for all QPCs cooled with the gates grounded and then energized at T=4.2K. Typically the largest amount of drift occurs within the first 24 hours after initially biasing the QPC at low temperature, after which the conductance starts to saturate.

We quantify the amount of drift exhibited by each sample as the shift in gate voltage required to operate the QPC on the first conductance riser after 24 hours. This quantity is plotted for each wafer in Fig. 5 (b); the data is from the same QPCs which were used to characterized noise. As with the RTN, it is clear that the level of QPC drift increases with increasing doping density.

Our data suggests that the drift phenomenon may be understood in the following way. Applying negative voltage to the surface gates raises the chemical potential at the gate, \( \mu_{\text{gate}} \), relative to the chemical potential of the 2DEG, \( \mu_{\text{2DEG}} \), that is connected to ground. Because the doping layer lies between the gate and the 2DEG, the chemical potential at the doping layer will tend to increase so that it is intermediate between \( \mu_{\text{gate}} \) and \( \mu_{\text{2DEG}} \), leading to an increase over time in the average occupation of donor states. Each time an electron tunnels to a donor site near the QPC, the repulsive potential causes a negative jump in the conductance of the QPC. However, because of the substantial tunneling barrier between the surface and the doping layer, the average occupation of donor sites increases slowly; the chemical potential at the doping layer slowly rises as electrons tunnel to the available donor states before saturating at a steady-state value. The dynamics and saturation of this long time scale behavior may also be impacted by the complex electric field configuration in the immediate vicinity of the gate edges where the the electric field has both vertical and horizontal components. Additionally, the fact that the drift occurs over time scales much longer than the RTN suggests that drift may involve deep donor levels with a barrier to electron capture\(^{14}\), whereas RTN may primarily involve shallow donor d\(^+\) levels.

We performed an additional experiment to investigate the temperature stability of the charge accumulation associated with the conductance drift phenomenon. A QPC from wafer
B was biased on the riser of the first conductance plateau at $T = 4.2\text{K}$ for 24 hours; significant conductance drift occurred during this period, consistent with the trend shown in Fig. 5. The shift in the conductance vs. gate voltage curve due to drift is shown in Fig. 6 (dashed black line compared to solid black line). The QPC was then swept to zero gate bias, and kept at zero gate bias at $T = 4.2\text{K}$ for an additional 24 hour period. Next, the QPC gate bias was again swept to obtain the conductance vs. gate voltage curve (blue line in Fig. 6). After being kept at zero bias for 24 hours, the conductance vs. gate voltage curve did not return to the original state before the drift occurred, but remained shifted and closely matched the curve after the drift occurred. This indicates that at $T = 4.2\text{K}$, the accumulated charge that contributes to the conductance drift is frozen; it does not relax after the gate bias is removed. Next, we warmed the QPC to a series of increasingly higher temperatures: 40K, 80K, and 140K. The QPC was kept at zero gate bias and held at each temperature for approximately 20 hours; immediately after this period, the QPC was cooled to $T = 4.2\text{K}$ and its conductance vs. gate voltage characteristics were measured. After warming to 40K, the conductance vs. gate voltage curve shifted to more negative bias (dotted red line), but did not return all the way to its original state before the drift occurred, indicating that a significant fraction, but not all, of the charge accumulated due to drift remained frozen in place at $T=40\text{K}$. After warming to 80K, the conductance curve (dashed red line) shifted to even more negative bias beyond the initial pre-drift curve. We take this as an indication that the majority of donor states that have trapped electrons in the vicinity of the QPC are now thermally depopulated. Warming to 140K resulted in a slight shift in the conductance vs. gate voltage curve (solid red line). We attribute the small difference in the initial gate sweep
at 4.2K and the sweep after warming the sample to T=140K to random rearrangement of donors states as is typically seen in the majority of QPCs upon thermal cycling to room temperature.

![QPC conductance plot vs gate voltage for Wafer B after warming up the QPC to T= 40K, 80K and 140K.](image)

The fact that the charge accumulated in the drift process remains frozen at T = 4.2K after the gate bias is removed indicates that the donor state involved in conductance drift has a barrier to emission. The DX$^{-}$ donor state traps an electron and is known to have a barrier to emission; however, charge in DX$^{-}$ states remain frozen at temperatures below 100K\textsuperscript{16,17}. The fact that we observe partial thermal depopulation at 40K and full depopulations at 80K suggests that the state responsible for conductance drift is shallower than the DX$^{-}$ state. Evidence for a trap state associated with the Si donors with a smaller barrier to emission than the DX$^{-}$ state was reported in Ref.\textsuperscript{20}; it is plausible that these states could be responsible for the drift we observe.

In conclusion, we unambiguously identified the total number of silicon donors as an important parameter influencing low frequency charge noise and conductance drift in modulation doped GaAs/AlGaAs heterostructures. Our data suggests that electron tunneling to available donor states, especially those in the neutral region, contributes to charge noise and device drift. The comparatively short time scale of the charge noise implies that it primarily involves shallow donor states, while the much longer time scale and the apparent freezing of the charge involved in drift suggests that the drift involves deep donor states. Modulation doped GaAs/AlGaAs heterostructures should be grown close to critical doping (that is, with no unionized donors) to minimize the number of charge trap sites available.
Using this guideline, devices with minimal charge noise may be achieved that can serve as a robust, stable platform for spin-qubit based quantum computing.

ACKNOWLEDGMENTS

This work was supported by the U.S. DOE Office of Basic Energy Sciences, Division of Materials Sciences and Engineering Award No. DE-SC0006671. Additional support from Nokia Bell Laboratories for the MBE facility is gratefully acknowledged. M. Manfra acknowledges many useful conversations with David Reilly concerning charge noise in mesoscopic semiconductor devices.

* sfallahi@purdue.edu
† mmanfra@purdue.edu

1 F. Martins, F. K. Malinowski, P. D. Nissen, E. Barnes, S. Fallahi, G. C. Gardner, M. J. Manfra, C. M. Marcus, and F. Kuemmeth, Phys. Rev. Lett. 116, 116801 (2016).
2 J. M. Nichol, L. A. Orona, S. P. Harvey, S. Fallahi, G. C. Gardner, M. J. Manfra, and A. Yacoby, npj Quantum Information 3, 3 (2017).
3 M. Avinun-Kalish, M. Heiblum, O. Zarchin, D. Mahalu, and V. Umansky, Nature 436, 529 (2005).
4 J. R. Petta, A. C. Johnson, J. M. Taylor, E. A. Laird, A. Yacoby, M. D. Lukin, C. M. Marcus, M. P. Hanson, and A. C. Gossard, Science 309, 2180 (2005).
5 Y. Li, C. Ren, P. Xiong, S. von Molnr, Y. Ohno, and H. Ohno, Physical Review Letters 93, 246602 (2004).
6 D. H. Cobden, A. Savchenko, M. Pepper, N. K. Patel, D. A. Ritchie, J. E. F. Frost, and G. A. C. Jones, Physical Review Letters 69, 502 (1992).
7 M. Pioro-Ladriere, J. H. Davies, A. R. Long, A. S. Sachrajda, L. Gaudreau, P. Zawadzki, J. Lapointe, J. Gupta, Z. Wasilewski, and S. Studenikin, Physical Review B 72, 115331 (2005).
8 C. Buizert, F. H. L. Koppens, M. Pioro-Ladriere, H.-P. Tranitz, I. T. Vink, S. Tarucha, W. Wegscheider, and L. M. K. Vandersypen, Physical Review Letters 101, 226603 (2008).
9 Y. X. Liang, Q. Dong, M. C. Cheng, U. Gennser, A. Cavanna, and Y. Jin, *Applied Physics Letters* **99**, (2011).

10 G. Timp, R. E. Behringer, and J. E. Cunningham, *Physical Review B* **42**, 9259 (1990).

11 C. Kurdak, C. J. Chen, D. C. Tsui, S. Parihar, S. Lyon, and G. W. Weimann, *Physical Review B* **56**, 9813 (1997).

12 S. Birner, T. Zibold, T. Andlauer, T. Kubis, M. Sabathil, A. Trellakis, and P. Vogl, *IEEE Transactions on Electron Devices* **54**, 2137 (2007).

13 E. F. Schubert and K. Ploog, *Physical Review B* **30**, 7021 (1984).

14 D. J. Chadi and K. J. Chang, *Physical Review B* **39**, 10063 (1989).

15 E. R. W. K. Khachaturyan and M. Kaminska, in *Defects in Semiconductors*, Vol. 38-41, edited by G. Ferenczi (Trans. Tech. Publications, Aedermannsdorf, Switzerland, 1989) p. 1067.

16 H. Knzel, A. Fischer, J. Knecht, and K. Ploog, *Applied Physics A* **32**, 69 (1983).

17 H. Knzel, K. Ploog, K. Wnstel, and B. L. Zhou, *Journal of Electronic Materials* **13**, 281 (1984).

18 A. L. McWhorter, in *Semiconductor Surface Physics*, edited by R. H. Kingdton (University of Pennsylvania Press, Philadelphia, PA, 1957) pp. 207–228.

19 S. W. Jung, T. Fujisawa, Y. Hirayama, and Y. H. Jeong, *Applied Physics Letters* **85**, 768 (2004).

20 Y. B. Jia, M. F. Li, J. Zhou, J. L. Gao, M. Y. Kong, P. Y. Yu, and K. T. Chan, *Journal of Applied Physics* **66**, 5632 (1989).