Memory characteristics of silicon nanowire transistors generated by weak impact ionization

Doohyeok Lim, Minsuk Kim, Yoonjoong Kim & Sangsig Kim

In this study, we demonstrate the static random access memory (SRAM) characteristics generated by weak impact ionization in bendable field-effect transistors (FETs) with n⁺-p⁻-n⁺ silicon nanowire (SiNW) channels. Our bendable SiNW FETs show not only superior switching characteristics such as an on/off current ratio of ~10⁵ and steep subthreshold swing (~5 mV/dec) but also reliable SRAM characteristics. The SRAM characteristics originate from the positive feedback loops in the SiNW FETs generated by weak impact ionization. This paper describes in detail the operating mechanism of our device and demonstrates the potential of bendable SiNW FETs for future SRAM applications.

Electronic devices fabricated on lightweight, bendable, transparent, and low cost plastic substrates are believed to have great potential application in future wearable electronics. Bendable static random access memories (SRAMs) using organic semiconductors and ultrathin body silicon on insulator have been intensively explored for wearable electronic systems today owing to their fast data-access time. However, the conventional SRAM structure, which is composed of at least six transistors, requires a large area, although the SRAM density and performance are usually enhanced by scaling down the device dimensions. In addition, the leakage power of a SRAM, which is typically constructed from complementary metal-oxide semiconductor (CMOS) technology, is the main component of the power consumption; all issues associated with MOS field-effect transistor (MOSFET) scaling apply to the scaling of SRAM. In recent years, power dissipation has become a major problem because of the fundamental limits brought by the continuous downscaling of MOSFETs. The 60-mV/dec subthreshold swing (SS) at room temperature is the theoretical limit of conventional MOSFETs due to the physical limitation from the charge diffusion mechanism and Boltzmann statistics, thus preventing further reductions in leakage power. Therefore, new mechanisms should be explored to go beyond this limitation and realize future wearable electronics.

Various promising devices that realize steep slopes beyond that of the MOSFET technology have been introduced, including tunneling FETs (TFETs), impact ionization FETs, and feedback FETs (FBFETs). Although these devices that operate in innovative operating mechanisms such as band-to-band tunneling (BTBT), avalanche breakdown, and positive feedback loop show low SS values, they suffer from some major drawbacks in their device application. For the TFETs, low on-current remains a common issue in spite of the many techniques to improve their drivability. For the impact-ionization FETs, severe hot carrier effects lead to significant threshold voltage shifts due to the injected carriers into the gate dielectric. Compared with other steep switching devices, FBFETs are the most promising candidate for future switching devices. The FBFETs operate with potential barrier modulation for electrons and holes using p⁺-i-n⁻ diodes and gate sidewall spacers. For the FBFETs, however, high-voltage operation and complicated programming for charge trapping are required, which may cause unintentional degradation or failure. Although alternative device structures without any trapped charges have been introduced, it is inevitable that a dual gate voltage modulation of a four-terminal device structure generates a positive feedback loop for steep switching behavior. On the other hand, Z. Lu et al. proposed a new type of positive feedback loop, which is generated by the floating-body effect of silicon-on-insulator (SOI) transistors and weak impact ionization. The basic structure of FET is similar to a fully depleted SOI MOSFET that uses the standard CMOS technology; thus, this device has a three-terminal device structure similar to that of the MOSFETs. Nevertheless, both FETs that operate by positive feedback loops suffer from hysteresis characteristics, which means that the turn-on and turn-off of the devices occur at different gate bias voltages.

Recently, FBFETs with p⁺-i-n⁻ diodes have been successfully utilized for dynamic random access memory (DRAM) without any external capacitor owing to their sharp switching and hysteresis characteristics. Moreover, a thyristor-based RAM and a field-effect diode with two front gates, which are operated by a similar
positive feedback loop, have been proposed for SRAM applications\textsuperscript{24–28}. For the positive feedback loop generated by weak impact ionization, capacitorless DRAM functionalities have been reported in recent years\textsuperscript{29,30}. In spite of the superior DRAM functionalities, the data-retention time is limited because there is no neutral region of the body in fully depleted silicon-on-insulator (FD SOI); thus, back-gate biasing is required to accommodate the majority carriers in the accumulated back channel. This makes the implementation of SRAMs difficult. In this regard, three-dimensional (3-D) gated structures realized using partially depleted silicon nanowires (PD SiNWs), which provide neutral region for storage of carriers and excellent electrostatic control of the channels, can possibly overcome retention failure. In addition, the use of an SOI substrate is an obstacle to achieve bendable electronics. Based on the insights into the floating body of PD SiNW, we experimentally confirm SRAM characteristics generated by weak impact ionization in a newly designed n\textsuperscript{+}-p-n\textsuperscript{+} PD SiNW FET on bendable substrates.

The SiNW used in this study is fabricated by top-down route that is fully compatible with the current CMOS technology. Furthermore, we demonstrate the feasibility of full SRAM operations in our PD SiNW FET which is connected in series with an access transistor by computer simulation tool.

**Results and Discussion**

The optical images and schematic device illustration of an n\textsuperscript{+}-p-n\textsuperscript{+} SiNW FET on a bendable substrate are shown in Fig. 1. A top-down-fabricated n\textsuperscript{+}-p-n\textsuperscript{+} doped SiNW is used as an active channel with a p-region channel length of 700 nm. The SiNW has a triangular shape with a width and height of ~150 nm. At the upper side of the channel region, a high-$k$ Al$_2$O$_3$ gate oxide layer and a gate electrode are stacked. Compared with a planar structure, the use of SiNW for the FET enables a 3-D gated structure, which leads to an increase in the gate coverage. Therefore, we expect that the SiNW FET can provide superior electrical characteristics to the planar structure-based FETs. These unique operation mechanisms are presented in more details in the following section.

The energy band diagrams of the positive feedback mechanism induced by weak impact ionization of the n\textsuperscript{+}-p-n\textsuperscript{+} SiNW FET are shown in Fig. 2. Weak impact ionization is defined as the impact ionization, which only occurs during the transition and vanishes when the device completely turns on [see Supplementary Information]. When $V_{\text{on}}$ reaches the point that triggers weak impact ionization near the drain junction, the weak impact ionization generates electron/hole pairs. The generated electrons flow into the drain, and the holes accumulate in the body of the SiNW, thereby increasing the body potential. An increase in the body potential, i.e., reduction in the threshold voltage in the MOSFET, induces creation of more holes by the weak impact ionization. More created holes injected into the SiNW body result in further increase in the body potential, which leads to an increase.
in $I_{DS}$ and more impact ionization current. Thus, a positive feedback loop is formed. As result, the weak impact ionization triggers a positive feedback loop.

The drain current ($I_{DS}$) versus drain-to-source voltage ($V_{DS}$) characteristics of the n$^+$-p-n$^+$ SiNW FET is shown in Fig. 2(b). When positive gate bias voltages are applied to the transistor, the $I_{DS}$–$V_{DS}$ characteristics behave according to a traditional output curve of the conventional MOSFET (e.g., $V_{GS} = 1$ V). However, we note that abnormal $I_{DS}$ characteristics are observed in Fig. 2(b) when negative gate bias voltages (e.g., $V_{GS} = −0.9$ V to $−1.9$ V) are applied, i.e., in the subthreshold region. As $V_{DS}$ is forwardly swept from 0 to 5 V, $I_{DS}$ abruptly increases at certain points due to the positive feedback mechanism. Figure 2(b) shows that the latch width, defined as the width of the abrupt change in the drain current ($I_{DS}$), can be determined by the gain of the positive feedback loop. A higher gain of the positive feedback loop induces a wider latch width. The weak impact ionization is a dominant factor in the gain of the positive feedback loop when the weak impact ionization triggers a positive feedback loop. Under a relatively high negative gate bias voltage, holes are accumulated at the SiNW surface; hence, it behaves similar to a p-region that is more heavily doped. Thus, the depletion region of the p-n$^+$ junction at the SiNW surface becomes narrower, causing an increase in the local electric field. Although the local electric field increases, a higher lateral electric field, i.e., a higher drain voltage, is required for the weak impact ionization because the depletion region becomes narrower. Weak impact ionization can occur when the kinetic energy of the accelerated carriers along the depletion region is greater than the band-gap energy before colliding with atoms in the lattice. Moreover, the carriers accelerate and gain sufficient energy due to the higher drain voltage, which leads to an increase in the weak impact ionization rate. Therefore, a higher drain voltage is required to trigger a positive feedback loop induced by the weak impact ionization as the gate bias voltage is more negatively applied ($V_{DS} = 4.375$ V for $V_{GS} = −1.9$ V, $V_{DS} = 4.275$ V for $V_{GS} = −1.7$ V, $V_{DS} = 4.15$ V for $V_{GS} = −1.5$ V, and $V_{DS} = 4.05$ V for $V_{GS} = −1.3$ V). In addition, the gain of the positive feedback loop becomes higher, i.e., the latch width becomes wider, because a more negative gate bias voltage leads to an increase in the weak impact ionization rate. As fixed $V_{GS}$ changes from $−1.9$ to $−0.9$ V, the latch width reduces and disappears due to the reduction in the gain of the positive feedback loop induced by the weak impact ionization.

Next, we will analyze the latch phenomenon using the positive feedback loop in the $I_{DS}$ versus $V_{GS}$ characteristics of our n$^+$-p-n$^+$ SiNW FET. Figure 3(a) shows the energy band diagrams of the SiNW FET in the MOSFET and the positive feedback operating modes. The operating mode of the SiNW FET can be controlled by modulating $V_{DS}$. To set the MOSFET operating mode, $V_{DS}$ is fixed to a relatively low bias, and $V_{GS}$ is varied. However, the positive feedback operating mode can be set by fixing a relatively high $V_{DS}$ and varying $V_{GS}$. Under relatively high $V_{DS}$, weak impact ionization triggers a positive feedback loop when the gate voltage is swept. Figure 3(b) shows the $I_{DS}$–$V_{GS}$ transfer curves of the SiNW FET with various $V_{DS}$. At a relatively low drain voltage (e.g., $V_{DS} = 3$ V), our SiNW FET shows a conventional MOSFET $I_{DS}$–$V_{GS}$ transfer curve. However, novel characteristics are observed in our SiNW FET under a relatively high drain voltage bias (e.g., $V_{DS} > 4$ V); $I_{DS}$ abruptly increases/
deceases by 3–5 decades as $V_{GS}$ is swept upward/downward. The abrupt increase/decrease in the drain current corresponds to the “latch-up/down” phenomena, which have also been observed in bistors\(^{31,32}\), thyristors\(^{33}\), and field-effect diodes\(^{34}\). In our SiNW FET, the positive feedback loop triggers the latch-up/down phenomena by sweeping the gate voltage. When the gate voltage is swept upward, the device exhibits a latch-up phenomenon triggered by the positive feedback loop. When a relatively high negative $V_{GS}$ is applied, the hole concentration at the SiNW surface is high, and the width of the depletion region in the p-n\(^+\) junction is very narrow. When the gate bias voltage is less negatively applied, the width of the depletion region increases due to the reduction in the hole accumulation at the SiNW surface. Thus, the accelerated charge carriers due to the drain voltage have sufficient kinetic energy owing to the wider width of the depletion region, which leads to the weak impact ionization at the drain junction, thereby very quickly generating a positive feedback loop. As a result of the positive feedback loop, a latch-up phenomenon is observed at the latch-up voltage ($V_{latch-up}$), defined as the gate voltage when the positive feedback loop induced by the weak impact ionization triggers the latch-up phenomenon. In addition, a latch-down phenomenon is observed in the device when the gate voltage is swept downward. The positive feedback loop is eliminated when the gate bias voltage is more negatively applied; the more negatively applied $V_{GS}$ induces high hole concentration at the SiNW surface, which leads to a narrow depletion region in the p-n\(^+\) junction and thereby suppressing the weak impact ionization. The latch-down phenomenon is observed at the latch-down voltage ($V_{latch-down}$), defined as the gate voltage when the positive feedback loop is eliminated by suppressing the weak impact ionization.

The latch-up/down phenomena exhibit different characteristics under variations in the fixed drain biases. First, the widths of the latch-up/down phenomena increase as fixed drain bias $V_{DS}$ vary from 4.05 to 4.45 V in 1-V

Figure 3. (a) Energy band diagrams of the n\(^+\)-p-n\(^+\) SiNW FET in the MOSFET and positive feedback operating modes. (b) Transfer curves of the n\(^+\)-p-n\(^+\) SiNW FET with various $V_{DS}$. 

---

**SCIENTIFIC REPORTS | 7: 12436 | DOI:10.1038/s41598-017-12347-x**
steps except for the latch-down phenomenon at \( V_{\text{DS}} = 4.45 \) V. The widths of the latch-up/down phenomena can be evaluated using the point SS (SS\(_{\text{point}}\)) values, defined as the inverse slope of the logarithmic \( I_{\text{DS}} \) versus gate voltage characteristic, which is expressed by the equation

\[
[d(\log_{10}(I_{\text{DS}}))/d(V_{\text{GS}})]^{-1}
\]

The wide widths of the latch-up/down phenomena imply that the SS\(_{\text{point}}\) values are small. As fixed \( V_{\text{DS}} \) changes from 4.05 to 4.35 V in 1-V steps, SS\(_{\text{point}}\) decreases (11.3 \( \rightarrow \) 9.5 \( \rightarrow \) 7.8 \( \rightarrow \) 6.8 mV/dec for the latch-up phenomenon and 19.1 \( \rightarrow \) 8.6 \( \rightarrow \) 6.2 \( \rightarrow \) 5.1 mV/dec for the latch-down phenomenon). The changes in the widths of the latch-up/down phenomena imply that \( V_{\text{DS}} \) plays an important role in the gain of the positive feedback. A higher impact ionization rate at larger \( V_{\text{DS}} \) enables a higher gain positive feedback loop. In particular, a larger \( V_{\text{DS}} \) (reverse bias in the p-n+ junction) value widens the depletion region and accelerates the charge carriers in the depletion region, thereby increasing the impact ionization rate. However, the device does not show that the latch-down phenomenon at \( V_{\text{DS}} \) is fixed at 4.45 V, whereas the latch-up phenomenon is observed at SS\(_{\text{point}}\) \( = \) 5.8 mV/dec. This result indicates that the device remains in the latch-up state as long as \( V_{\text{GS}} \) is applied when the positive feedback loop gain is sufficiently high. When \( V_{\text{DS}} \) reaches 4.55 V, the device does not show the latch-up/down phenomena. The device normally turns on, which implies that the latch-up/down phenomena can be created under appropriate \( V_{\text{DS}} \) values, enabling the generation of the positive feedback loop induced by weak impact ionization; a more detailed latch-up/down phenomena with weak impact ionization in our SiNW FET is described in the Supplementary Information.

In addition, hysteresis windows, defined as the difference between \( V_{\text{latch-up}} \) and \( V_{\text{latch-down}} \), are observed. As fixed drain bias \( V_{\text{DS}} \) varies from 4.05 to 4.35 V in 1-V steps, the device exhibits a shift in \( V_{\text{latch-up}} \) \( = \) (0.8 \( \rightarrow \) 0.905 \( \rightarrow \) 1.465 \( \rightarrow \) 1.605 V) and \( V_{\text{latch-down}} \) \( = \) (0.94 \( \rightarrow \) 1.15 \( \rightarrow \) 1.955 \( \rightarrow \) 3.005 V). The shift in \( V_{\text{latch-up}} \) is determined by fixed \( V_{\text{DS}} \). When fixed \( V_{\text{DS}} \) is 4.05 V, a wide depletion region in the p-n+ junction at the SiNW surface is required to initiate a weak impact ionization. The gate is somewhat negatively biased (\( V_{\text{latch-up}} = -0.8 \) V) to widen the depletion region, thereby triggering a positive feedback loop induced by the weak impact ionization. At \( V_{\text{DS}} = 4.35 \) V, however, \( V_{\text{latch-up}} \) is more negative (\( V_{\text{latch-up}} = -1.605 \) V) because the impact ionization rate is sufficiently high to generate a positive feedback loop. The lateral electric field (\( V_{\text{DG}} \)) is the dominant factor in the weak impact ionization, although the width of the depletion region induced by the more negatively biased gate voltage is too narrow to initiate weak impact ionization. Consequently, \( V_{\text{latch-up}} \) shifts in the negative direction as \( V_{\text{DS}} \) increases. In addition, a larger \( V_{\text{DS}} \) value leads to a higher impact ionization rate, thereby generating a higher gain positive feedback loop. In particular, more generated holes are accumulated in the SiNW channel region by the high impact ionization rate, which helps the impact ionization to be further activated. The latch-down state requires more negative \( V_{\text{GS}} \) to suppress the latch-up state as \( V_{\text{DS}} \) increases. We note that \( V_{\text{latch-down}} \) shifts to a more negative direction than \( V_{\text{latch-up}} \) due to the increase in the holes that are accumulated in the Si NW channel region as \( V_{\text{DS}} \) increases. For these reasons, a higher drain bias voltage causes wider hysteresis windows in the counterclockwise direction. These hysteric characteristics imply that the n+/-p-n+ Si NW FET can be used as a memory device.

Based on the operating principle of the positive feedback loop by weak impact ionization, we then investigated the feasibility of our device for memory applications. Figure 4 shows the operating conditions and performance parameters of the n+/-p-n+ SiNW FET based on the \( V_{\text{DS}}-V_{\text{GS}} \) hysteresis curve at \( V_{\text{DS}} = 4.35 \) V. The SiNW FET can utilize the narrow memory window due to the high memory margin caused by the excellent SS characteristics. To write “1” data into the SiNW FET, \( V_{\text{GS}} \) is biased at 0 V and \( V_{\text{DS}} \) is fixed at a bias of 4.35 V to reach the latch-up state [Fig. 4(a)]. On the other hand, to write “0” data into the SiNW FET, \( V_{\text{GS}} \) is triggered to \( -4.6 \) V and \( V_{\text{DS}} \) is fixed at a bias of 4.35 V to suppress the positive feedback loop, thereby reaching the latch-down state [Fig. 4(b)]. The read operation is performed by sensing the difference in the drain current between the “1” and “0” states. Note that the SiNW FET data between the “1” and “0” states can be distinguished from each other by sensing the difference in the read current at \( V_{\text{GS}} = -2.3 \) V and \( V_{\text{GS}} = 4.35 \) V. The differences in the read current and latch-up/down voltage between the two data states, which are indexes of the memory margin and memory window, are measured as \( \approx 23 \) \( \mu \)A and 1.4 V, respectively. The summary of the operating conditions of the SiNW FET for evaluation of the SRAM characteristics is listed in Table 1.

In order for the n+/-p-n+ Si NW FET to investigate the SRAM characteristics, its retention and endurance characteristics should be examined. Figure 5(a) shows the read retention characteristics measured at room temperature under the read conditions of \( V_{\text{DS}} = 2.3 \) V and \( V_{\text{DS}} = 4.35 \) V. Before measuring the retention of \( I_{\text{latch-down}} \), programming and erasing operations are performed. Although pulse generators can offer a pulse width of a few nano seconds, they cannot generate the constant voltage because the total amount of the sampling is limited. Accordingly, a pulse width of 500 \( \mu \)s is utilized to measure the long retention time using the sampling measurements in the semiconductor parameter analyzer (Agilent 4155 C). The “1” state is programmed by generating a positive feedback loop with \( V_{\text{GS}} = 0 \) V and \( V_{\text{DS}} = 4.35 \) V for 500 \( \mu \)s. Although the read current \( (I_{\text{read}}) \) corresponds to \( I_{\text{latch-down}} \) under the read condition, reaches values of less than \( -23 \) \( \mu \)A after 122 s, the “1” state reading is well maintained for 3600 s. At the read voltage, recombination of the excess holes, which are accumulated in the SiNW body by the positive feedback loop at the programming voltage, reduces the body potential, reducing the positive feedback gain and leading to a slight decrease in the current level of the “1” state reading. However, the “1” state reading still triggers a positive feedback loop, which induces the latch-up state. This result implies that the “1” state reading enables a nondestructive read operation as well as stable data-retention characteristics. Moreover, the “0” state is set by eliminating the positive feedback loop with \( V_{\text{GS}} = -4.6 \) V and \( V_{\text{DS}} = 4.35 \) V for 500 \( \mu \)s. The “0” state reading shows stable \( I_{\text{read}} \) characteristics at “0” state for 3600 s. Although \( I_{\text{read}} \) for the “0” state slightly increases due to the gate-induced drain leakage (GIDL) caused by BTBT, it remains between \( \approx 10^{-9} \) and \( \approx 10^{-8} \) A. In particular, the GIDL generates excess holes in the SiNW channel body, which increases the body potential of the
SiNW and leads to a slight increase in $I_{\text{read}}$ in the “0” state. Triangular geometry has been reported to minimize the GIDL, which induces the hole generation $35$. Our triangular-shaped SiNW FET does not show a “0” state reading failure for $3600 \, \text{s}$ because the generated holes by BTBT are not sufficient to trigger a positive feedback loop. As a result, the memory margin remains over $15 \, \mu\text{A}$ for $3600 \, \text{s}$, which implies that the degradation of the “1” and “0” states is negligible. Figure 5(b) shows the endurance characteristics as a function of the number of programming/erase (P/E) cycles. During the endurance examination, a pulse width of $500 \, \mu\text{s}$ was applied for programming and erasing. Although the “1” state read current slightly increases due to the iterative and fast positive feedback loop generation, the memory margin shows reliable characteristics even after $10^4$-cycle PE operations. To further investigate full SRAM operations, a computer simulation is performed using device simulator (Silvaco Atlas, version 5.20.2.R) $36$. In this simulation, an n-channel MOS (NMOS) access transistor is connected in series with our SiNW FET. Figure 5(c) shows $2 \times 2$ SRAM cell array structure consisting of a SiNW FET and an access transistor. A wordline 1 (WL1) controls the binary information and is connected to the gate of the SiNW FET. The power supply ($V_{\text{DD}}$) should be applied for sustaining the state of the positive feedback loop. The access transistor acts as a switch and is addressed by a wordline 2 (WL2). Figure 5(d) shows simulated timing diagrams of an SRAM cell operation. Our SRAM array cell provides the fast writing speed and the nondestructive reading. The positive feedback loop is not affected by the hold operation, which corresponds to static retention characteristics. Moreover, the storage data in a half-selected SRAM cell does not show the failure when WL1 signal is enabled. The simulation results including the timing diagrams of the half-selected SRAM cell are summarized in more details in the Supplementary Information.

|           | Program (write “1”) | Erase (write “0”) | Read |
|-----------|---------------------|------------------|------|
| $V_{\text{gs}}$(V) | 0                   | -4.6             | -2.3 |
| $V_{\text{ds}}$(V) | 4.35                | 4.35             | 4.35 |

Table 1. Operating conditions of the n$^+$/p−n$^+$/Si NW FET for the evaluation of the SRAM characteristics.
Table 2 shows the comparison between the memory characteristics of our SRAM array cell and the conventional 6T-SRAM. In the current CMOS technology, the standby power is one of the most important issues because it is about a third of the total power. Although the operation voltage ($V_{DD}$) in our SRAM array cell is large, the standby power is low due to small leakage current from a very few number of transistors at the standby state. A further channel length scaling down in our SiNW FET could lead to the reduction in $V_{DD}$. In addition, the operation time is 5 ns, which is comparable to the conventional six transistor-SRAM (~1 ns). With regard to the cell area, a small size of our SRAM array cell (8 F2) can overcome the limit to the cell area reduction in the conventional 6T-SRAM (140 F2)\(^3\).

To evaluate the mechanical bendability of our n\(^{+}\)-p-n\(^{+}\) SiNW FET, the memory characteristics are investigated under various bent states. The task is performed by bending the plastic substrate in the channel transport direction to apply tensile or compressive strain. The applied strain value is 0.6%; the strain value is obtained from the following expression:

$$\text{Strain (\%)} = 100 \times \frac{t_{\text{substrate}} + t_{\text{SiNW}}}{2 \times R_e}$$

(2)

Table 2. Comparison of the memory characteristics of SRAM array cell. (Feature size = F).
where the substrate thickness ($t_{\text{substrate}}$) is 200 μm, the SiNW radius ($r_{\text{SiNW}}$) is 150 nm, and the radius of curvature ($R_c$) is 18 mm. Figure 6 shows the variation in the memory characteristics of the SiNW FET in the flat- and bent-substrate states. Compared with the flat state, the memory characteristics (including the memory window and memory margin) under tensile and compressive strain are slightly changed. The applied strains affect the physical properties of the SiNW and the gate oxide layer when the device is in the upward and downward bent states. The strains cause band splitting in the SiNW and generation of the traps located at the gate oxide layer. This physical degradation under the bent states suppresses the floating-body effect of the SiNW FET, thereby decreasing the positive feedback loop gain. Therefore, the decrease in the positive feedback loop gain caused by the strains leads to slight degradation in the memory characteristics, including the memory window and memory margin, as shown in Fig. 6. In spite of the compressive and tensile strains, our SiNW FET shows reasonable memory characteristics.

Conclusions

We have demonstrated a bendable FET with SRAM characteristics generated by weak impact ionization in a fully CMOS-compatible n$^+$-p-n$^+$ SiNW channel. Using a positive feedback loop, our n$^+$-p-n$^+$ Si NW FET exhibits superior switching characteristics, including ~5 mV/dec SS with $\sim 10^5 I_{on}/I_{off}$ at $V_{DS} = 4.35$ V. Furthermore, the device shows SRAM characteristics with 3600 s of retention time, $10^4$ PE cycles of endurance, and high memory margin of more than 15 μA. Considering that the conventional SRAM offers a read current of less than 10 μA, our SiNW FET can identify the data state without a sense amplifier. Moreover, our simulation work clarify the full SRAM operations. Therefore, these results show that our SiNW FET opens up a possible alternative to the conventional six-transistor SRAM.

Methods

Device Fabrication. First, n$^+$-p-n$^+$ SiNWs were derived from a (100)-orientation bulk Si wafer (doping concentration = ~$10^{16}$ atoms/cm$^3$) using a CMOS-compatible top-down route, i.e., photolithography combined with anisotropic wet etching using a tetramethylammonium hydroxide solution, thermal oxidation, and ion implantation doping. The doping concentrations of p for the channel region and n$^+$ for the drain/source regions are ~$10^{17}$ and ~$10^{20}$ cm$^{-3}$, respectively. The SiNWs were transferred onto a bendable polyethersulfone substrate through the direct transfer method. Al source, drain, and gate electrodes were patterned by photolithography and then deposited via thermal evaporation. A high-$k$ Al$_2$O$_3$ gate oxide layer with a thickness of ~10 nm was formed using atomic layer deposition.

Measurement. All electrical measurements were performed using a semiconductor analyzer (HP4155C, Agilent) at room temperature. The bending of the device was performed using custom-built bending stages.

Simulation. The dimensional parameters are similar to those of the experimental device expect for the channel length of the access transistor, which is 1 μm. In addition, the simulation models include the concentration-dependent Shockley-Read-Hall model, Lombardi mobility model, and Kane band-to-band tunneling model. Selberherr’s impact-ionization model is also considered for avalanche multiplication.

References

1. Fukuda, K. et al. A 4 V operation, flexible braille display using organic transistors, carbon nanotube actuators, and organic static random-access memory. Adv. Funct. Mater. 21, 4019–4027 (2011).
2. Shahrjerdi, D. & Bedell, S. W. Extremely flexible nanoscale ultrathin body silicon integrated circuits on plastic. Nano Lett. 13, 315–320 (2013).
3. Chang, L. et al. Stable SRAM cell design for the 32 nm node and beyond, VLSI Symp. Tech. Dig. 128–129 (2005).
4. Roy, K., Mukhopadhyay, S. & Mahmoody-Meinhard, H. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91, 305–327 (2003).
5. Horowitz, M. et al. Scaling, power, and the future of CMOS, Tech. Digest IEEE Int. Electron Devices Meet. 7–15 (2005).
6. Mayer, E. et al. Impact of SOI, Si, Ge, GeO, and GeO substrates on CMOS compatible tunnel FET performance, *Tech. Digest IEEE Int. Electron Devices Meet.* 163–166 (IEEE, 2008).

7. Jeon, K. et al. Si tunnel transistors with a novel silicided source and 46 mV/dec swing, *VLSI Symp. Tech. Dig.* 121–122 (2010).

8. Choi, W. Y., Park, B.-G., Lee, J. D. & Liu, T.-J. Tunneling field effect transistors with subthreshold swing (SS) less than 60 mV/dec. *IEEE Electron Device Lett.* 28, 743–745 (2007).

9. Gandhi, R., Chen, Z., Singh, N., Banerjee, K. & Lee, S. Vertical Si-nanowire n-type tunneling FETs with low subthreshold swing (<50 mV/decade) at room temperature. *IEEE Electron Device Lett.* 32, 437–439 (2011).

10. Gopalakrishnan, K., Griffin, P. R. & Plummer, I. D. 1-MOS: A novel semiconductor device with a sub-threshold slope lower than kT/q. *Tech. Digest IEEE Int. Electron Devices Meet.* 289–292 (IEEE, 2002).

11. Toh, E. et al. Strain and materials engineering for the 1-MOS transistor with an elevated impact-ionization region. *IEEE Trans. Electron Devices* 54, 2778–2783 (2007).

12. Sarkar, D., Singh, N. & Banerjee, K. A novel enhanced electric-field impact-ionization MOS transistor. *IEEE Electron Dev. Lett.* 31, 1175–1177 (2010).

13. Padilla, A., Yeung, C. W., Shin, C., Hu, C. & Liu, T.-J. Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages. *Tech. Digest IEEE Int. Electron Devices Meet.* 1–4 (IEEE, 2008).

14. Yeung, C. W., Padilla, A., Liu, T.-J. & Hu, C. Programming characteristics of the steep turn-on/off feedback FET (FBFET). *VLSI Symp. Tech. Dig.* 176–177 (2009).

15. Jeon, Y., Kim, M., Kim, Y. & Kim, S. Switching characteristics of nanowire feedback-field effect transistors with nanocrystal charge spacers on plastic substrates. *ACS Nano* 8, 3781–3787 (2014).

16. Wan, J., Le Royer, C., Zaslavsky, A. & Cristoloveanu, S. Z²-FET: A zero–slope switching device with gate-controlled hysteresis, *VLSI Technology, Systems, and Applications (VLSI-TSA), 2012 International Symposium on* 1–4 (2012).

17. Wan, J., Cristoloveanu, S., Le Royer, C. & Zaslavsky, A. A feedback silicon-on-insulator steep switching device with gate-controlled carrier injection. *Solid-State Electron.* 76, 109–111 (2012).

18. Wan, J., Le Royer, C., Zaslavsky, A. & Cristoloveanu, S. A systematic study of the sharp-switching Z²-FET device: From mechanism to modeling and compact memory applications. *Solid-State Electron.* 90, 2–11 (2013).

19. Jeon, Y., Kim, M., Lim, D. & Kim, S. Steep subthreshold swing n- and p-channel operation of bendable feedback field-effect transistors with p–i–n nanowires by dual-top-gate voltage modulation. *Nano Lett.* 15, 4905–4913 (2015).

20. Lu, Z. & et al. Realizing super-steep subthreshold slope with conventional FDSOI CMOS at low-bias voltages. *Tech. Digest IEEE Int. Electron Devices Meet.* 407–409 (IEEE, 2010).

21. Wan, J., Le Royer, C., Zaslavsky, A. & Cristoloveanu, S. A compact capacitor-less high speed DRAM using field effect-controlled charge regeneration. *IEEE Electron Dev. Lett.* 33, 179–181 (2012).

22. Wan, J., Le Royer, C., Zaslavsky, A. & Cristoloveanu, S. Z²-FET used as 1-transistor high-speed DRAM. *Proc. Eus. Solid-State Device Res. Conf. (ESSDERC)* 197–200 (2012).

23. Wan, J., Le Royer, C., Zaslavsky, A. & Cristoloveanu, S. Progress in Z²-FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage. *Solid-State Electronics* 84, 147–154 (2013).

24. Nemati, F. & Plummer, J. D. A novel thyristor-based SRAM cell (T-RAM) for high-speed, low-voltage, giga-scale memories. *Tech. Digest IEEE Int. Electron Devices Meet.* 283–286 (IEEE, 1999).

25. Nemati, F. et al. Fully planar 0.562 μm T-RAM cell in a 130 nm SOI CMOS logic technology for high-density high-performance SRAMs. *Tech. Digest IEEE Int. Electron Devices Meet.* 273–276 (IEEE, 2004).

26. Sugizaki, T. et al. 35-nm gate-length and ultra low-voltage (0.45 V) operation bulk thyristor-SRAM/DRAM (BT-RAM) cell with triple selective epitaxy layers (TELs). *VLSI Tech. Symp. Dig.* 198–199 (2008).

27. Tong, X. et al. On the design of 2-port SRAM memory cells using PNPN diodes for VLSI application. *Proc. of Simulation of Semiconductor Processes and Devices (SISPAD)* 316–319 (2012).

28. Badwan, A. Z., Chbili, Z., Li, Q. & Ioannou, D. E. SOI FED-SRAM Cell: Structure and Operation. *IEEE Trans. Electron Devices* 62, 2865–2870 (2015).

29. Lu, Z. et al. A novel low-voltage biasing scheme for double gate FBC achieving 5s retention and 10th endurance at 85°C, *Tech. Digest IEEE Int. Electron Devices Meet.* 123.1–123.4 (IEEE, 2010).

30. Andrade, M. C. et al. The impact of back bias on the floating body effect in UTBOX SOI devices for 1T-FBRAM memory applications. *Proc. IEEE International Conference on Distributed Computing Systems (ICDCS)* 1–4 (2012).

31. Han, J. W. & Choi, Y. K. Biristor—bistable resistor based on a silicon nanowire. *IEEE Electron Device Lett.* 31, 797–799 (2010).

32. Kim, S. et al. Latch-up based bidirectional npn selector for bipolar resistance-change memory. *Appl. Phys. Lett.* 103, 033505–003505-3 (2013).

33. Mulaosmanovic, H. et al. Working principles of a DRAM cell based on gated-thyristor bistability. *IEEE Electron Device Lett.* 35, 921–923 (2014).

34. Yang, Y., Salman, A. A., Ioannou, D. E. & Beebe, S. G. Design and optimization of the SOI field effect diode (FED) for ESD protection. *Solid-State Electron.* 52, 1482–1485 (2008).

35. Gaynor, B. D. & Hassoun, S. Fin shape impact on FinFET leakage with application to multithreshold and ultralow-leakage FinFET design. *IEEE Trans. Electron Devices* 61, 2738–2744 (2014).

36. ATLAS User’s Manual: Device Simulation Software. 2016. Santa Clara, SILVACO International.

37. ITRS International Technology Working Groups, *International Technology Roadmap for Semiconductors* (http://www.itrs.net) (2013).

38. Suo, Z., Ma, E. Y., Gleskova, H. & Wagner, S. Mechanics of rollable and foldable film-on-foil electronics. *Appl. Phys. Lett.* 74, 1177–1179 (1999).

39. Maegawa, T., Yamauchi, T., Hara, T., Tsuchiya, H. & Ogawa, M. Strain effects on electronic bandstructures in nanoscaled silicon. *Appl. Phys. Lett.* 56, 553–559 (2009).

40. Date, C. K. & Plummer, J. D. Suppression of the floating-body effect using SiGe layers in vertical surrounding-gate MOSFETs. *IEEE Trans. Electron Devices* 48, 2684–2689 (2001).

41. Lee, M., Jeon, Y., Moon, T. & Kim, S. Top-down fabrication of fully CMOS-compatible silicon nanowire arrays and their integration CMOS inverters on plastic. *ACS nano* 5, 2629–2636 (2011).

**Acknowledgements**

This work was supported in part by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government (MSIP) (Nos. NRF-2015R1A2A1A15055437 and NRF-2016R1E1A102920171 and), by Global Ph.D. Fellowship Program through the NRF funded by the Ministry of Education (NRF-2014H1A20121475), by the Brain Korea 21 Plus Project in 2017, by Samsung Electronics, and by the Ministry of Trade, Industry & Energy (MOTIE, Korea) under the Industrial Strategic Technology Development Program (10067791, “Development of fabrication and device structure of feedback Si channel 1T-SRAM for artificial intelligence”).
Author Contributions
D.L., M.K., Y.K. and S.K. conceived the research and designed the experiment. D.L. performed the experiments including device fabrication, characterization and data analysis. D.L. and M.K. carried out the simulations. S.K. supervised the work. All authors discussed the results and commented on the manuscript.

Additional Information
Supplementary information accompanies this paper at https://doi.org/10.1038/s41598-017-12347-x.

Competing Interests: The authors declare that they have no competing interests.

Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2017