Enhanced non-volatile memory characteristics with quattro-layer graphene nanoplatelets vs. 2.85-nm Si nanoparticles with asymmetric Al₂O₃/HfO₂ tunnel oxide

Nazek El-Atab¹*, Berk Berkan Turgut², Ali K Okyay²,³,⁴, Munir Nayfeh⁵ and Ammar Nayfeh¹

Abstract

In this work, we demonstrate a non-volatile metal-oxide semiconductor (MOS) memory with Quattro-layer graphene nanoplatelets as charge storage layer with asymmetric Al₂O₃/HfO₂ tunnel oxide and we compare it to the same memory structure with 2.85-nm Si nanoparticles charge trapping layer. The results show that graphene nanoplatelets with Al₂O₃/HfO₂ tunnel oxide allow for larger memory windows at the same operating voltages, enhanced retention, and endurance characteristics. The measurements are further confirmed by plotting the energy band diagram of the structures, calculating the quantum tunneling probabilities, and analyzing the charge transport mechanism. Also, the required program time of the memory with ultra-thin asymmetric Al₂O₃/HfO₂ tunnel oxide with graphene nanoplatelets storage layer is calculated under Fowler-Nordheim tunneling regime and found to be 4.1 ns making it the fastest fully programmed MOS memory due to the observed pure electrons storage in the graphene nanoplatelets. With Si nanoparticles, however, the program time is larger due to the mixed charge storage. The results confirm that band-engineering of both tunnel oxide and charge trapping layer is required to enhance the current non-volatile memory characteristics.

Keywords: Charge trapping memory devices; Graphene nanoplatelets; Silicon nanoparticles; Aluminum oxide; Atomic layer deposition; Retention time; Program time

Background

The demand for low-power, high-speed, and high-density non-volatile memory devices has increased drastically over the past decade due to the growing market of consumer electronics. However, current flash memory devices are expected to face two major challenges in the near future: density and voltage scaling. The density of the memory is related to the gate length scaling which is constrained by the gate stack, precisely, the tunnel oxide thickness. In fact, the gate length is required to be adequate with the gate stack in order to maintain a good gate control and to avoid short channel effects. However, in conventional flash memories, the tunnel oxide thickness has a lower limit of 6–8 nm (depending on NOR or NAND structure) in order to avoid back-tunneling and thus leakage of charges which destroys the necessary retention characteristic of the memory (>10 years). The second problem which needs to be solved is the high program and erase operating voltages. Once again, the limitation to operating voltage scaling is the inability to reduce gate stack thickness. In addition to the trade-off relationship between tunnel oxide thickness and retention characteristic of the memory where the retention of charges is exponentially degraded as the tunnel oxide thickness is scaled down, there exists another trade-off relationship between the tunnel oxide thickness and the resulting program time, where a thicker tunnel oxide causes the extension of the time needed for the charges to be transported from the channel to the charge trapping layer and vice-versa. Therefore, it is imperative to find novel structures and materials to be incorporated in
the memory cells which would allow tunnel oxide and voltage scaling.

Since its first discovery in 2004 [1], graphene has attracted major attention and is currently considered as a promising material in next-generation information-processing devices due to its outstanding electronic properties [2]. However, the sole use of pristine graphene as the charge storage layer is not enough to enhance the current non-volatile memory characteristics [3]. The choice of the tunnel oxide material of the memory has a significant impact on the memory performance [4]. On the other hand, Si-nanoparticle-based memory has been extensively investigated, and on the industry side, it was considered as a viable memory system due to the larger retention time, lower power consumption, and faster operation than conventional polysilicon-based flash memory [5, 6]. Freescale demonstrated a 4-Mbit flash memory device as early as 2003 and has most recently (2006) demonstrated a 24-Mbit flash memory device using Si nanoparticle materials.

In this work, we demonstrate a non-volatile metal-oxide semiconductor (MOS) memory with Quattro-layer graphene-nanoplatelets as charge storage layer with asymmetric Al2O3/HfO2 tunnel oxide and we compare it to the same memory structure with 2.85-nm Si nanoparticles charge trapping layer. TEM images, electrical characterization, construction of the energy band diagrams of the MOS memory devices, and quantum mechanical calculations are provided to confirm the importance of the band-engineering of both tunnel oxide and charge trapping layer of non-volatile memory devices. In addition, the results show that MOS memory devices with Quattro-layer graphene-nanoplatelets as charge storage layer with asymmetric Al2O3/HfO2 tunnel oxide has potential in future low-power and fast non-volatile memory devices.

Methods

The MOS memory devices are fabricated on low-resistivity n-type Si(111) substrate (Antimony-doped, 15–20 mΩ/cm). A 4-nm Al2O3 tunnel oxide is first deposited by thermal atomic layer deposition (ALD) at 250 °C using a Cambridge Nanotech Savannah-100 atomic layer deposition system followed by 1.1 nm HfO2 deposited by plasma-assisted ALD (PA-ALD) at 195 °C using an Oxford FlexAL system. Next, the sample is placed on a hot plate at 110 °C, and 2–2.5 ml of pristine graphene nanoplatelets (Quattro-layer, 0.05 mg/ml) with an average size of 4.4 nm (see Additional file 1: Figure S1) are drop-casted on the sample. Then, 1.1 nm HfO2 is deposited by PA-ALD at 195 °C followed by 6.5-nm Al2O3 blocking oxide deposited at 250 °C by ALD. Finally, a shadow mask with feature size down to 10 μm is used to pattern the 400-nm Al gate contact deposited by e-beam evaporation. The same process is repeated to fabricate the MOS memory with 2.85-nm Si nanoparticles [7] (see Additional file 1: Figure S2), where Si nanoparticles are spin-coated on the sample at a speed of 2000 rpm and acceleration of 500 rpm/s for 45 s. TEM cross-section of the MOS memory with graphene nanoplatelets is shown in Fig. 1a where an interfacial 1 nm SiO2 is observed (see Additional file 1: Figure S3 also). A cross-section illustration of the fabricated memory with graphene nanoplatelets is also shown in Fig. 1b.

The electrical measurements are done using an Agilent B1505A semiconductor device analyzer.

Results and Discussion

To analyze the memory performance, high-frequency (1 MHz) C-V_gate measurements are conducted. The gate voltage is first swept from −7 to 7 V which resulted in the erased-state, then from 7 to −7 V resulting in the programmed state. The obtained memory hysteresis is 3.1 V with graphene nanoplatelets while 2.9 V with Si nanoparticles. The measurements are repeated at different gate voltages as shown in Fig. 2a, b for the memory with graphene nanoplatelets and Si nanoparticles, respectively. It is observed that the memory with Si nanoparticles is programmed by storing electrons and erased by storing holes as shown by the positive and negative shifts in the programmed and erased states of Fig. 2b, respectively. It is also shown in Fig. 2b that additional charging is due to holes at large erasing voltages of −8 V corresponding to an electric field across the tunnel oxide Al2O3 (E_ox) of 10.6 MV/cm whereas the memory with graphene nanoplatelets is programmed by storing electrons and erased through back-tunneling of electrons which is shown by the shift of the programmed state in Fig. 2a. The threshold voltage (V_t) shift achieved with graphene nanoplatelets is higher than the V_t shift achieved with Si nanoparticles at different gate voltages as shown in Fig. 2c.

The memory endurance characteristic is studied by plotting the V_t shift vs. the number of program/erase cycles at 8/−8 V as depicted in Fig. 2d. Non-volatile memories can be programmed/erased frequently at the expense of introducing permanent gate-oxide damage such as the trapping of electrons/holes in the available trapping states in the oxide [8]. These trapped charges change the injection fields and, thus, the amount of charge transferred to and from the charge storage layer during programming. The lower endurance with Si nanoparticles after 10^9 cycles (33.3 % degradation) than the memory endurance with graphene (20 %) can be due to two reasons: first, the larger accumulation capacitance (C_acc) of the memory with Si nanoparticles and the similar ΔV_t at 8 V results in a larger trapped charge density (ΔQ = C_acc × ΔV_t) in the Si nanoparticles (ΔQ in Si nanoparticles ~8.3 × 10^13 cm^-2>ΔQ in graphene nanoplatelets ~7.3 × 10^13 cm^-2) which means that more charges are tunneling through the tunnel oxide...
of the memory with Si nanoparticles which might increase the degradation of the oxide. Second, with Si nanoparticles, both electrons and holes are tunneling through the tunnel oxide during program/erase cycles. As a result, both electrons and holes will be trapped in the available trapping states in the oxide further degrading the endurance characteristic with respect to the memory with graphene nanoplatelets where only electrons are tunneling.

Moreover, the retention of the memory cells is characterized by first programming/erasing the memory at 8/−8 V and observing the change in \( V_t \) shift in time as shown in Fig. 3a, b for the memory devices with graphene nanoplatelets and Si nanoparticles, respectively. The enhanced retention with graphene (28.8 % loss of initial stored charge) at 10 years with respect to the retention of the memory with Si nanoparticles (35.5 %) is due to the larger electron affinity of graphene [9] (4.6 eV) than 2.85-nm Si nanoparticles [10] (2.9 eV) which increases the conduction band offset (CBO) between charge storage layer and tunnel oxide, and therefore exponentially reduces the back-tunneling of electrons.

The energy band diagrams of the memory structures with graphene and Si nanoparticles are plotted in Fig. 4a, b, respectively [11–22]. The smaller CBO than valence band offset (VBO) between the substrate and \( \text{Al}_2\text{O}_3 \) confirms the observed electrons storage during programming of both memories. In order to analyze the charge emission mechanism, the electric field across \( \text{Al}_2\text{O}_3 \) is calculated using Gauss’s law [17], and the \( V_t \) shift vs. \( (E_{ox})^2 \) is plotted in Fig. 5a, and the linear region suggests that phonon-assisted
tunneling (PAT) [17] is the main emission mechanism at $E_{ox} < 5.6 \text{ MV/cm}$. The plot of the natural logarithm of the $V_t$ shift divided by the square of the electric field vs. the reciprocal of the electric field ($J = C_1 E_{ox}^2 e^{-C_2 E_{ox}}$) depicted in Fig. 5b shows a linear region at $E_{ox} > 5.6 \text{ MeV/cm}$ confirming that Fowler-Nordheim tunneling [17] becomes dominant at higher electric fields. In this case, electrons tunnel through the Al$_2$O$_3$ triangular energy barrier and are swept by the electric field into the conduction band of HfO$_2$ then into the conduction band of the graphene nanoplatelets as shown in Fig. 5c.

Also, the larger CBO between graphene and Al$_2$O$_3$ compared to the CBO between Si nanoparticles and Al$_2$O$_3$ confirms the enhanced retention with graphene. The trap lifetime of the electrons and holes in the memory devices is calculated by first finding the back-tunneling probability ($T$) [17, 23]:

$$T = 16 \times \left( \frac{E_0}{V_0} \right) \times \left( 1 - \frac{E_0}{V_0} \right) \times e^{-2d \sqrt{\frac{\hbar}{2m_0 V_0 - E_0}}} (1)$$

where $V_0$ is the potential energy of the barrier, $d$ is the thickness of the barrier, $m_0$ is the effective mass in the oxide, and $E_0$ is the ground state energy of the electron trapped in a 4.4-nm quantum well (in the case of the graphene nanoplatelets) and is equal to $E_0 = \frac{\hbar^2 \pi^2}{2m_0 L^2}$ where $\hbar$ is the reduced Plank’s constant and $L$ is the thickness of the storage layer [24–34]. Since in the demonstrated memory devices there are three barriers (HfO$_2$, Al$_2$O$_3$, and interfacial SiO$_2$) that the electron must tunnel

---

**Fig. 3** Memory retention characteristics measured by first programming/erasing the memory at $8/-8 \text{ V}$ at room temperature a with graphene nanoplatelets and b with Si nanoparticles.

**Fig. 4** Energy band diagram of the memory a with graphene nanoplatelets and b with Si nanoparticles. The energy band diagram of the memory with Si nanoparticles takes into consideration the changes due to quantization and coulomb charging energy of the 2.85 nm Si nanoparticles.
through to leak-out, the total transmission probability is thus found by multiplying the transmission probabilities through each oxide and total \( T \) is found equal to \( \sim 2 \times 10^{-23} \) for the memory with graphene nanoplatelets. The electron trap lifetime can be then estimated by

\[
\tau_e = (\nu T)^{-1} = 7.14 \times 10^8 \text{s} \sim 23.7 \text{ years}
\]

where the attempt frequency \( \nu \) in a quantum well [25] is

\[
\nu = \frac{E_0^2}{\pi \hbar^2} = \frac{7}{2m_0} \text{ s}^{-1}.
\]

Similar calculations are performed for the case of the memory with Si nanoparticles, and the electron trap lifetime is found to be \( \tau_e \sim 15.7 \text{ years} \) while the holes trap lifetime is \( \tau_h \sim 30 \text{ years} \) which is expected to be much larger due to the very large VBO between Si nanoparticles and Al\(_2\)O\(_3\) (\( \Delta E_V = 3.81 \text{ eV} \)). The calculated results support the measured memory retention characteristic.

Furthermore, the program times for both memories are calculated. Since during the program operation, the electron tunnels through Al\(_2\)O\(_3\) by Fowler-Nordheim tunneling and is swept by the electric field to the charge trapping layer, then the program speed can be found by multiplying the probability of Fowler-Nordheim tunneling through the Al\(_2\)O\(_3\) layer (\( T_{FN} \)) by the attempt-to-escape frequency (\( \nu_p \)). \( T_{FN} \) can be estimated from Eq. (2) [25, 26]:

\[
T_{FN} = e^{\frac{\sqrt{2m_0}}{\sqrt{E_0}}}
\]

where \( \Phi \) is the CBO between substrate and Al\(_2\)O\(_3\), \( E_{ox} \) is the electric field across Al\(_2\)O\(_3\), and \( e \) is the elementary charge. Since during the program operation, there will be band-bending of the Si substrate near the interface with Al\(_2\)O\(_3\), a triangular barrier is formed as shown in Fig. 5c, d, and the attempt-to-escape frequency in a triangular barrier is [26]:

\[
\nu_p = \sqrt{\frac{2E_1q}{m_0}} \frac{1}{2w}
\]

where \( E_1 = 2.34 \times \left( \frac{[qE_{ox}/2m_0]^2}{2m_0} \right)^{3/2} \) and \( w \) is the thickness of the triangular barrier which can be estimated very well by the accumulation region thickness. The electron concentration in the substrate during accumulation is plotted vs. the distance from surface as shown in Fig. 5e. At a program voltage of 8 V, the charge density in the accumulation region can be estimated from [17] \( Q = \int (V_p - V_t) \times C_i \) where \( V_p \) is the program voltage and \( C_i \) is the oxide capacitance per unit area. The corresponding volume charge density is \( Q_{\text{acc}} = 3.05 \times 10^{19} \text{ cm}^{-3} \) with graphene nanoplatelets which corresponds to an accumulation region thickness of \( w = 6 \text{ Å} \) as shown in Fig. 5e. Therefore, the program time is calculated by dividing the stored charge \( Q \) given by \( Q = \frac{V_i \Delta \mu}{qC_i} \) where \( C_i \) is the oxide capacitance, by the program speed, and it is found to be equal to 4.1 ns at 8 V with graphene nanoplatelets which is much faster than reported non-volatile memory program times in literature (32 ns at 12 V [34], 100 ns at 10 V [35], 1 µs at 10 V [36]). With Si nanoparticles, the time needed for the electrons to tunnel through Al\(_2\)O\(_3\) is similarly calculated and found 5.6 ns which is larger than the write time of the memory with graphene nanoplatelets mainly due to the lower electric
field across the tunnel oxide in the memory with Si nanoparticles. However, in the case of Si nanoparticles, the time needed to program the memory is found by adding the time needed for the holes to tunnel back to the substrate as well (since mixed charging is observed in this memory) which results in a program time >> 5.6 ns.

Conclusions
In conclusion, memory devices with Quattro-layer graphene nanoplatelets and 2.85-nm Si nanoparticles with Al₂O₃/HfO₂ tunnel oxide are demonstrated. The results show that graphene nanoplatelets provide a larger charge trapping state density revealed by the larger memory window, enhanced memory endurance due to the pure electron storage, and enhanced retention due to the larger conduction band offset between storage layer and Al₂O₃. Also, the graphene nanoplatelet memory showed a faster program speed compared to Si nanoparticle memory. Finally, the results confirm that band-engineering of both tunnel oxide and charge trapping layer is essential to enhance the memory characteristics. Also, the results highlight that such memory structures have potential in next-generation non-volatile memory devices.

Additional file

Additional file 1: Supplementary information. The supplemental information include an AFM image of the graphene nanoplatelets, a TEM image of the Si nanoparticles, and a high-angle annular dark-field (HAADF) STEM image of the cross-section of the memory with graphene, in addition to calculations of the accumulation charge concentrations.

Competing interests
The authors declare that they have no competing interests.

Authors’ contributions
NEA and BBT fabricated the memory devices. NEA designed and performed the experiments, analyzed the data, and drafted the manuscript. BBT conducted TEM imaging. AKO, MN, and AN supervised this study. All authors read and approved the final manuscript.

Acknowledgements
We gratefully acknowledge the financial support for this work provided by the Masdar Institute of Science and Technology. This work was supported in part by the TUBITAK Grants 109E044, 112M004, 112E052, and 113M815.

Author details
1Institute of Micro- and Nanotechnology Abu Dhabi, Abu Dhabi, United Arab Emirates.
2UNAM-National Nanotechnology Research Center, Ankara, Turkey.
3Institute of Material Science and Nanotechnology, Ankara, Turkey.
4Department of Electrical and Electronics Engineering, Bilkent University, 06800 Ankara, Turkey.
5Department of Physics, University of Illinois at Urbana Champaign, 1206 W. Green Street, Urbana, IL 61801, USA.

Received: 5 March 2015 Accepted: 28 May 2015
Published online: 02 June 2015

References
1. Novoselov KS, Geim AK, Morozov SV, Jiang D, Zhang Y, Dubonos SV, et al. Electric field effect in atomically thin carbon films. Science. 2004;306:666.
2. Schweiss F. Graphene transistors. Nat Nanotechnol. 2010;5:467–96.
3. Wang S, Pu J, Chan DSH, Cho BJ, Loh KP. Wide memory window in graphene oxide charge storage nodes. Appl Phys Lett. 2010;96:143109.
4. Lee JS, Cho J, Lee C, Kim I, Park J, Kim Y-M, et al. Layer-by-layer assembled charge-trap memory devices with adjustable electronic properties. Nat Nanotechnol. 2007;2:980–5.
5. Harafi H, Tiwari S, Khan I. Fast and long retention-time nano-crystal memory. IEEE Trans Electron Devices. 1996;43:1553–8.
6. Nayfeh OM, Antoniadas DA, Manrey K, Nayfeh MH. Memory effects in metal-oxide-semiconductor capacitors incorporating dispersed highly monodisperse 1 nm silicon nanoparticles. Appl Phys Lett. 2007;90:153105.
7. Belomoin G, Therrien J, Smith A, Rao S, Chaeib S, Nayfeh MH. Observation of a magic discrete family of ultrabright Si nanoparticles. Appl Phys Lett. 2002;80:841.
8. Lee JJ, Kwong DK. Metal nanocrystal memory with high-k tunneling barrier for improved data retention. IEEE Elect Dev Lett. 2005;25:5207.
9. Bertolazzi S, Krasnozhon D, Kis A. Nonvolatile memory cells based on MoS₂/graphene heterostructures. ACS Nano. 2013;7:3246–52.
10. Nayfeh OM. Nonvolatile memory devices with colloidal 1.0 nm silicon nanoparticles: principle of operation, fabrication, measurements, and analysis. Cambridge, MA: PhD dissertation, EECs, MIT, 2009.
11. El-Atab N, Ozcan A, Alkis S, Okyay AK, Nayfeh A. Low power zinc-oxide based charge trapping memory with embedded silicon nanoparticles via poole-frenkel hole emission. Appl Phys Lett. 2014;104:031112.
12. Yu YJ, Zhao Y, Ruy S, Brus LE, Kim KS, Kim P. Tuning the graphene work function by electric field effect. Nano Lett. 2009;9:4340–4.
13. El-Atab N, Rizk A, Okyay AK, Nayfeh A. Zno-oxide charge trapping memory cell with ultra-thin chromium-oxide trapping layer. AIP Adv. 2013;3:112116.
14. Datta SS, Strachan DR, Mei EJ, Johnson ATC. Surface potentials and layer charge distributions in few-layer graphene films. Nano Lett. 2009;9:7–11.
15. El-Atab N, Ozcan A, Alkis S, Okyay AK, Nayfeh A. Silicon nanoparticle charge trapping memory cell. Phys Status Solidi (RRL). 2014;8:629. doi:10.1002/pssr.201409157.
16. El-Atab N, Cimen F, Alkis S, Okyay AK, Nayfeh A. Enhanced memory effect with embedded graphene nanoplatelets in ZnO charge trapping layer. Appl Phys Lett. 2014;105:033102.
17. Sze SM, Ng KK. Physics of semiconductor devices. 3rd ed. Hoboken, New Jersey: JOHN WILEY & SONS; 2007.
18. El-Atab N, Rizk A, Tekcan S, Alkis S, Okyay AK, Nayfeh A. Memory effect by charging of ultra-small 2 nm laser-synthesized solution processable Si nanoparticles embedded in Si:Al₂O₃-SiO₂ structure. Phys Status Solidi A. 2015; 212 / doi:10.1002/pssa.201418102.
19. El-Atab N, Ozcan A, Alkis S, Okyay AK, Nayfeh A. 2-nm laser-synthesized Si nanoparticles for low-power charge trapping memory devices. 14th IEEE International Conference on Nanotechnology. 2014. p. 505–9. doi:10.1109/NANO.2014.6966168.
20. Nayfeh A, Okyay AK, El-Atab N, Ozcan A, Alkis S. Low power zinc-oxide based charge trapping memory with embedded silicon nanoparticles. Invited, 226th ECS Meeting Abstract 2014; no. 46, 2014. p. 2143.
21. Nayfeh A, Okyay AK, El-Atab N, Cimen F, Alkis S. Transparent graphene nanoplatelets for charge storage in memory devices. Invited, 226th ECS Meeting Abstract 2014; no. 37. 2014. p. 1879.
22. El-Atab N, Alqatari S, Souier T, Chiesa M, Okyay A. Diode behavior in ultra-thin low temperature ALD grown zinc-oxide on silicon. AIP Adv. 2013;3:102119.
23. Ganchev SD. Distinction between the Poole-Frenkel and tunneling models of electric-field-stimulated carrier emission from deep levels in semiconductors. Phys Rev. 2000;61:10386.
24. El-Atab N, Cimen F, Alkis S, Oratç; B, Alevi M, Dietz N, et al. Enhanced memory effect via quantum confinement in 16 nm Ir nanoparticles embedded in ZnO charge trapping layer. Appl Phys Lett. 2014;104:253106.
25. Griffiths DJ. Introduction to quantum mechanics. 2nd ed. New Jersey: Upper Saddle River: Prentice Hall; 2004.
26. Novoselov KS, Geim AK, Morozov SV, Jiang D, Katsnelson MI, Grigorieva IV, et al. Two-dimensional gas of massless Dirac fermions in graphene. Nature. 2005;438:197.
27. Tanner CM, Pereng YC, Frewin C, Saddow SE, Chang JP. Electrical performance of Al₂O₃ gate dielectric films deposited by atomic layer deposition on 4H-SiC. Appl Phys Lett. 2007;91:205310.
28. He H, Orlando R, Blanco MA, Pandey R, Amzallag E, Baraille L, et al. First-principles study of the structural, electronic, and optical properties of Ga₂O₃ in its monoclinic and hexagonal phases. Phys Rev B. 2006;73:195123.
29. Li MF, H Yu, YT Hou, J Kang, X Wang, C Shen. Selected topics on HfO$_2$ gate dielectrics for future ULSI CMOS devices. 7th International Conference on Solid-State and Integrated Circuits Technology, Proceedings. 2004;1:366.

30. Lin YS, Puthenkovilakam R, Chang JP. Dielectric property and thermal stability of HfO$_2$ on silicon. Appl Phys Lett. 2002;81:2041.

31. Tsu R, Babic D, Ioriatti Jr L. Simple model for the dielectric constant of nanoscale silicon particle. J Appl Phys. 1997;82:1327.

32. Takiguchi N, Koba S, Tsuchiya H, Ogawa M. Comparisons of performance potentials of Si and InAs nanowire MOSFETs under ballistic transport. IEEE Trans Electron Devices. 2012;59:206.

33. Mazzeo G, Yablonovitch E, Jiang HW, Bai Y, Fitzgerald EA. Conduction band discontinuity and electron confinement at the Si$_{1-x}$Ge$_x$/Ge interface. Appl Phys Lett. 2010;96:213501.

34. Choi SJ, Han JH, Kim S, Moon DL, Jang M, Choi YK. A novel TFT with a laterally engineered bandgap for of 3D logic and flash memory. 2010 symposium on VLSI technology digest of technical papers. 2010. p. 111–2.

35. Wang X, Kwong DL. A novel high-SGONOS memory using TaN/Al2O3/Ta2O5/HfO2/Si structure for fast speed and long retention operation. IEEE Trans Electron Devices. 2004;51:597–602.