On the $g_m$-Boosted Miller-Effect Minimized Inverter-Cascode Transimpedance Amplifier for Sensor Applications

Yumeng Zhang, S. M. Rezaul Hasan, Senior Member, IEEE
Center for Research in Analog and VLSI micro-system design (CRAVE), Massey University, Albany, Auckland 0632, New Zealand.
Corresponding author: S. M. Rezaul Hasan (e-mail: hasanmic@massey.ac.nz).

ABSTRACT This paper presents the small-signal operation of a $g_m$-boosted inverter-cascode transimpedance amplifier which has not been reported previously and whose comprehensive analysis is not available in any reported article or text-book. A simplified sequential equivalent-circuit method is employed which eliminates the need for complicated circuit analysis techniques. The analysis shows that the gain and the gain-bandwidth of the $g_m$-boosted inverter-cascode transimpedance-amplifier is enhanced by the gain of the $g_m$-boosting amplifier. This is due to the increased output impedance of the TIA, and, the reduced input-referred miller-effect capacitance through miller-effect trade-off employing the $g_m$-boosting loop. To verify the actual performance improvement achieved, circuit simulation results as well as measured experimental results are also provided.

INDEX TERMS Analog CMOS circuits, $g_m$-boosting, Inverter-cascode transimpedance amplifier, Small-signal analysis, Simplified inspection-based analysis technique

I. INTRODUCTION Transimpedance amplifiers (TIAs) are today one of the most crucial front-end analog conditioning circuits particularly for meeting the challenging current-sensing specifications in electronic systems, sensor and biomedical applications with nano- and pico-ampere sensed currents. This is in addition to the well-established traditional broadband fibre-optic storage and optical transceiver applications which employ inductive bandwidth enhancements. Many TIA designs in sensor and biomedical application require very high gain along-with low-bandwidth due to the slowly varying signals in such applications. Comparative reviews of many possible TIA topologies have been discussed by authors in [1, 2]. Nano-pore DNA analysis [3, 4] using solid-state nanopore (diameter $\leq$ 30nm) requires TIAs with very high gain and low bandwidth. In addition, the front-ends of many other slowly-varying transducer applications such as radiation sensor [5] and pressure sensor [6] mostly require high gain TIAs. One well-known technique to enhance the gain of amplifiers is by employing $g_m$-boosted cascoding devices. The gm-boosting technique has been employed in many analog building blocks such as transconductance-amplifiers [7], RF-frontend LNA [8], RF mixers [9] and so forth. The 2nd author recently reported numerous $g_m$-boosted cascode structures [10] as well as a $g_m$-boosted source follower structure [11]. However, the employment of $g_m$-boosting in TIA designs have still not been fully explored as evident from the comparative studies in [1, 2]. TIAs being a sub-topic in feed-back amplifier design it has also not been discussed in detail in the available popular analog CMOS text-books [12, 13, 14, 15, 16] and other avenues. Improvement of the intrinsic-gain, output-impedance and band-width through $g_m$-boosting can further enhance the performance of TIAs. The inverter-cascode TIA is an well-known TIA topology for high-gain biomedical applications. In this context, the implementation and comprehensive small-signal mid-band characteristics of a $g_m$-boosted inverter-cascode TIA is investigated in this work. The complete circuit analysis of a $g_m$-boosted inverter-cascode TIA has not been reported before. Like several recent articles by the 2nd author, complete mid-band derivations of the $g_m$-boosted inverter-cascode TIA is developed using a simplified inspection technique [10] which was not reported before. Elementary circuit transformations [17] along with suitable use of Norton amplifier model [18] is employed for a “pictorial”
transformation based mid-band gain expression derivation. In order to provide a verification of the design improvements achieved by the $g_m$-boosting, comparison with the ordinary inverter-cascode TIA is also provided through circuit simulations and experimental results. Standard integrated circuit symbols [12], [13], [15], [16] have been utilized for all the MOSFET device parameters in the small-signal analysis following the general convention for microelectronic circuit analysis. As a note on using clearly-defined composite current/voltage notations in the derivations, it is to be mentioned that, all the voltages and currents in lower-case alphabets along-with upper-case subscripts are quantities that have both a large-signal DC-bias along-with a small-signal (AC) variation superimposed on it. Also, all the upper-case voltage/current notations along-with upper-case subscripts are large-signal DC quantities. And, finally, all the lower-case voltage/current symbols along-with lower-case subscripts are AC values.

II. TRANS-CONDUCTANCE-BOOSTED INVERTER-CASCADE TRANS-IMPEDANCE AMPLIFIER AND ITS ANALYSIS

The topology of the standard inverter-cascode TIA with resistor-feedback biasing is shown in the Fig. 1(a) where cascoding is employed to reduce the input referred Miller capacitance for the TIA. Next, the Fig. 1(b) shows the circuit topology of the proposed $g_m$-boosted inverter-cascode TIA with both resistor feed-back and Quasi-floating-gate (QFG) [19, 20] biasing options. Here AC coupling can be employed at the input in the form of Quasi-floating-gate inputs for separating the DC-bias circuits for the PMOS and the NMOS inverter sections. This is done in order to maintain higher overdrive dynamic range for these inverter devices to operate in saturation and achieve linear small-signal current-to-voltage transimpedance gain. The bias voltages for the PMOS and NMOS input devices are provided by diode-connected PMOS pseudo-resistors. Here PMOS and NMOS cascoding devices are connected in a negative-feedback loop employing differential amplifiers with gain “$A$”. The $g_m$-boosting differential-amplifier is assumed to have high input-impedance (similar to that of an ideal operational amplifier [17]) so that there is negligible current flowing into its terminals at mid-band frequencies. The gates of the cascoding devices M2 and M3 are biased by the DC level at the output of the $g_m$-boosting differential amplifiers. Fig. 1(c) shows the cross-sections of diode-connected CMOS devices as p-n junction leakage-diodes (pseudo-resistors) with PMOS leakage-diode (on the left) and NMOS leakage-diode (on the right), where, a p-n junction leakage-diode provides a high resistance path. Alternatively, resistor-feedback biasing can also be provided by shorting the AC coupling capacitors and opening the pseudo-resistors. Fig. 2(a) shows the AC equivalent circuit of the open-loop TIA for determining the open-loop gain (with loading effect), the loop-gain and the closed-loop transimpedance gain. This AC-equivalent circuit is co-incident for both the biasing options as the resistance at the input is dominated by the feed-back resistor $R_f$ with the pseudo-resistor having a very high resistance value in the range of several Mega-ohms. This circuit is obtained by using a 2-port Y-model for the feed-back return-path [13] so that the admittance parameters are $Y_{11}=1/R_f$ and $Y_{22}=1/R_f$ for the open-loop feed-forward TIA. Also, the feed-back factor, $\beta$ is given by the admittance parameter, $Y_{21}=1/R_f$. A simplified form of this open-loop AC equivalent circuit is shown in the Fig. 2(b) which is essentially a shunt combination of the NMOS and the PMOS inverter sections of the $g_m$-boosted inverter-cascode TIA. The values of the resistances $1/g_m5$ and $1/g_m6$ are very high due to the very small leakage-current flowing through the diode-connected pseudo-resistors, and, as a consequence the overall resistance across the current-source input is dominated by $R_f$. Fig. 2(c) depicts the small-signal equivalent circuit of the $g_m$-boosted NMOS half (section) of the TIA, while, Fig. 2(d) shows its output shorted equivalent circuit for finding the $G_m$ of the Norton Amplifier model [18] of this half. It is easily observed now that $G_m5(A+1)\nu_y$ and $G_m63\nu_{y3}$ are two current-sources due the same voltage ($0-\nu_y$) across them (with voltages at b3 and s3 being zero and $\nu_y$ respectively). Hence, they are reduced to two conductors of values $g_m5(A+1)$ and $g_m6$ respectively. In the next diagram in Fig. 2(e) the 3 resistors are combined in parallel and the Norton source is converted into a Thevenin’s equivalent source. From the simplified equivalent circuit of the Fig. 2(e) simple ohm’s law shows that,
\[ i_{out} = -\frac{g_{m4}V_{in}}{r_{o4}} \left( r_{o4} + \frac{1}{(A+1)g_{m1} + g_{mb3} + \frac{1}{r_{o3}}} \right) \]  

(1)

Simplifying

\[ i_{out} = -\frac{g_{m4}V_{in}}{r_{o4}} \left( (A+1)g_{m3} + g_{mb3} + \frac{1}{r_{o3}} \right) \]  

(2)

\[ \frac{v_{in}}{r_{o4}} + \frac{v_{y}}{r_{o4}} \left( (A+1)g_{m3} + g_{mb3} \right) r_{o3} + \frac{v_{y}}{r_{o3}} r_{o3} \]  

(3)

Changing sides and rationalizing,

\[ G_{m1} = \frac{i_{out}}{v_{in}} = \frac{-g_{m4}V_{in}r_{o4}}{r_{o4}} \left( (A+1)g_{m3} + g_{mb3} \right) r_{o3} + r_{o3} \]  

(4)

Next Fig. 2(f) shows the input shorted equivalent circuit of the NMOS section for finding the \( R_{out1} \) of the Norton amplifier model. Following on Fig. 2(g) shows the successive simplification of the equivalent circuit in Fig. 2(f) by first merging the two current sources and then converting the Norton’s source into the Thevenin’s equivalent voltage source. Using KVL in the final equivalent circuit in the right-hand-side circuit of Fig. 2(g),

\[ v_{out} = v_{y} + v_{y} \left( (A+1)g_{m3} + g_{mb3} \right) r_{o3} + \frac{v_{y}}{r_{o3}} r_{o3} \]  

(5)

So that,

\[ R_{out1} = v_{y} + v_{y} \left( (A+1)g_{m3} + g_{mb3} \right) r_{o3} + \frac{v_{y}}{r_{o3}} r_{o3} \]  

(6)

And in the final form,

\[ R_{out1} = r_{o4} + r_{o4} \left( (A+1)g_{m3} + g_{mb3} \right) r_{o3} + r_{o3} \]  

(7)

Similarly, applying the same small-signal analysis procedures to the PMOS cascode section (M1 and M2), the composite trans-conductance is given by,

\[ G_{m2} = \frac{-g_{m4}r_{o4}}{r_{o1} + r_{o1} \left( (A+1)g_{m2} + g_{mb2} \right) r_{o2} + r_{o2}} \]  

(8)

Also, the output impedance of the PMOS cascode section is given by,

\[ R_{out2} = r_{o1} + r_{o1} \left( (A+1)g_{m2} + g_{mb2} \right) r_{o2} + r_{o2} \]  

(9)

Next, Fig. 3 shows the final open-loop small-signal AC equivalent circuit of the \( g_{m} \)-boosted inverter-cascode TIA. From the input side of this equivalent circuit, the input voltage \( v_{in} \) imposing at the gates of M1 and M4 is equal to the product of the composite resistance and the current \( i_{in} \) at the input so that,

\[ v_{in} = \frac{i_{in}}{g_{m5} + g_{mb} + \frac{1}{R_{F}}} \]  

(10)

Since \( g_{m5} \) and \( g_{m6} \) is very small compared to \( 1/R_{F} \),

\[ v_{in} = i_{in} R_{F} \]  

(11)

From the output side of the equivalent circuit, the trans-conductance current sources \( G_{m1}v_{in} \) and \( G_{m2}v_{in} \) can be merged into one, so that the output voltage \( v_{out} \) is given by,

\[ v_{out} = v_{in} \left( G_{m1} + G_{m2} \right) (R_{out1} \| R_{out2} \| R_{F}) \]  

(12)

Applying (12) into (13), the open-loop transimpedance gain is given by,

\[ Z_{TIA}^{open-loop} = \frac{v_{out}}{i_{in}} = R_{F} \left( G_{m1} + G_{m2} \right) (R_{out1} \| R_{out2} \| R_{F}) \]  

(13)

And, finally the closed loop Trans-impedance gain is given by,

\[ Z_{TIA}^{closed-loop} = \frac{Z_{TIA}^{open-loop}}{1 + \beta Z_{TIA}^{open-loop}} \]  

(14)

\[ Z_{TIA}^{closed-loop} = \frac{R_{F} \left( G_{m1} + G_{m2} \right) (R_{out1} \| R_{out2} \| R_{F})}{1 + G_{m1} + G_{m2} \left( R_{out1} \| R_{out2} \| R_{F} \right)} \]  

(15)

With variation in the \( g_{m} \)-boosting gain “A” \( G_{m1} \) and \( G_{m2} \) essentially remains equal to respectively \( g_{m4} \) and \( g_{m1} \). However, with increasing \( g_{m} \)-boosting gain “A” the output impedances \( R_{out1} \) and \( R_{out2} \) increases so that the overall output impedance \( (R_{out1} \| R_{out2} \| R_{F}) \) increases and approaches \( R_{F} \) gradually with \( R_{F} \) being much smaller than the \( g_{m} \)-boosted output impedances \( R_{out1} \) and \( R_{out2} \). The overall transimpedance gain of the \( g_{m} \)-boosted inverter-cascode TIA thus increases with the \( g_{m} \)-boosting gain “A”.  

3
Fig. 2. (a) The open-loop AC equivalent circuit of the $g_m$-boosted inverter-cascode TIA for determining the open-loop transimpedance gain, the loop-gain and the closed-loop transimpedance gain, (b) a simplified form of the open-loop AC equivalent circuit, (c) small-signal equivalent circuit of the...
NMOS half (section), (d) output shorted equivalent circuit for finding $R_{in}$ employing conversion of current sources to resistors, (e) simplified equivalent circuit of the circuit in (d) combining the three resistors and converting the Norton’s source to the Thevenin’s source, (f) input-shorted equivalent circuit of the Norton section for finding the impedance looking into the source of M3, and, (i) Norton’s to Thevenin’s transformation to obtain the final equivalent circuit for determining the impedance looking into the source of M3.

**Fig. 3.** The final open-loop small-signal AC equivalent circuit of the $g_m$-boosted inverter-cascode TIA.

**Miller-capacitance suppression with $g_m$-boosting:** The input impedance looking towards the source of M3 ($R_{in,M3}$) can be determined using Fig. 2(i) where,

$$V_i = -V_i \left[ (A+1)g_{m3} + g_{m63} \right] r_{o3} + i_x r_{d3} + i_x \left[ \frac{R_o R_{out2}}{R_o + R_{out2}} \right]$$

(17)

Since $R_o$ is much smaller than the $g_m$-boosted $R_{out2}$, we can write from (17),

$$R_{in,M3} = \frac{r_{o3} + R_f}{1 + \left[ (A+1)g_{m3} + g_{m63} \right] r_{o3}}$$

(18)

Similarly, the input impedance looking towards the source of M2 ($R_{in,M2}$) is given by,

$$R_{in,M2} = \frac{r_{o2} + R_f}{1 + \left[ (A+1)g_{m2} + g_{m62} \right] r_{o2}}$$

(19)

Hence, the total miller capacitance at the input is given by,

$$C_{miller,input} = C_{gd,M1} \left[ 1 + \frac{g_{m1}}{1 + \left[ (A+1)g_{m2} + g_{m62} \right] r_{o2}} \right]$$

$$+ C_{gd,M4} \left[ 1 + \frac{g_{m4}}{1 + \left[ (A+1)g_{m3} + g_{m63} \right] r_{o3}} \right]$$

(20)

The miller capacitance at the drain of M1 is given by,

$$C_{miller,drain,M1} = C_{gd,M1} \left[ 1 + \frac{1 + \left[ (A+1)g_{m2} + g_{m62} \right] r_{o2}}{g_{m1}(r_{o2} + R_f)} \right]$$

(21)

And, similarly the miller capacitance at the drain of M4 is given by,

$$C_{miller,drain,M4} = C_{gd,M4} \left[ 1 + \frac{1 + \left[ (A+1)g_{m3} + g_{m63} \right] r_{o3}}{g_{m4}(r_{o3} + R_f)} \right]$$

(22)

The total capacitance at the input of the TIA is then given by,

$$C_{tot,input} = C_{Pd,M1} + C_{Pb,M4} + C_{Pd,M5} + C_{bd,M6} + C_{gd,M1} \left[ 1 + \frac{g_{m1}}{1 + \left[ (A+1)g_{m2} + g_{m62} \right] r_{o2}} \right]$$

$$+ C_{gd,M4} \left[ 1 + \frac{g_{m4}}{1 + \left[ (A+1)g_{m3} + g_{m63} \right] r_{o3}} \right]$$

(23)

Then the time-constant at the input, $\tau_{input}$ is given by,

$$\tau_{input} = R_f C_{tot,input}$$

(24)

Inspecting (23) it is clearly evident that the time-constant at the input reduces with increasing $g_m$-boosting gain “A” thus enhancing the bandwidth.

Next, the total capacitance at the drain of M1, $C_{tot,drain,M1}$ is given by,

$$C_{tot,drain,M1} = C_{db,M1} + C_{db,M2} + C_{gs,M2}(A+1)$$

$$+ C_{gd,M1} \left[ 1 + \frac{1 + \left[ (A+1)g_{m2} + g_{m62} \right] r_{o2}}{g_{m1}(r_{o2} + R_f)} \right]$$

(25)

Then the time-constant at the drain of M1, $\tau_{drain,M1}$ is given by,

$$\tau_{drain,M1} = \frac{r_{o2} + R_f}{1 + \left[ (A+1)g_{m2} + g_{m62} \right] r_{o2}} \times$$

$$\left[ C_{db,M1} + C_{db,M2} + C_{gs,M2}(A+1) \right]$$

$$+ C_{gd,M1} \left[ 1 + \frac{1 + \left[ (A+1)g_{m2} + g_{m62} \right] r_{o2}}{g_{m1}(r_{o2} + R_f)} \right]$$

(26)

Simplifying (26)

$$\tau_{drain,M1} = \frac{C_{db,M1} + C_{db,M2} + C_{gs,M2}(A+1)}{(A+1)g_{m2}} + \frac{C_{gd,M1}}{(A+1)g_{m2}} + \frac{C_{gd,M1}}{g_{m1}}$$

(27)

Again, inspecting (27) it is clearly evident that the time-constant at the drain of M1 also reduces with increasing $g_m$-boosting gain “A” thus improving frequency response.

Following-on, the total capacitance at the drain of M4 is given by,

$$C_{tot,drain,M4} = C_{db,M4} + C_{db,M3} + C_{gs,M1}(A+1)$$

$$+ C_{gd,M4} \left[ 1 + \frac{1 + \left[ (A+1)g_{m3} + g_{m63} \right] r_{o3}}{g_{m4}(r_{o3} + R_f)} \right]$$

(28)

Then the time-constant at the drain of M4, $\tau_{drain,M4}$ is given by,

$$\tau_{drain,M4} = \frac{r_{o3} + R_f}{1 + \left[ (A+1)g_{m3} + g_{m63} \right] r_{o3}} \times$$

$$\left[ C_{db,M4} + C_{db,M3} + C_{gs,M1}(A+1) \right]$$

$$+ C_{gd,M4} \left[ 1 + \frac{1 + \left[ (A+1)g_{m3} + g_{m63} \right] r_{o3}}{g_{m4}(r_{o3} + R_f)} \right]$$

(29)
Or, simplifying,
\[
\tau_{\text{drain-M4}} = \frac{C_{db-M4} + C_{gb-M3} + C_{gpl-M4} + C_{gpl-M4}}{(A+1)g_{m3}} + \frac{C_{gb-M3} + C_{gpl-M4} + C_{gpl-M4}}{(A+1)g_{m3}} \tag{30}
\]

Again, inspecting (30) it is clearly evident that the time constant at the drain of M4 reduces with increasing gm-boosting gain “A” thus enhancing bandwidth. Inspecting (20), (21), (22), (23), (25), (28) it is clear that the gm-boosted inverter-cascode trades miller-capacitance with the small-signal current flowing into the output of the open-loop TIA, \(v_{\text{out(sz)}} = 0\) and there is no pulling operation at the output of the TIA. When the small-signal input-voltage of the open-loop TIA goes up the drain current of M4 goes up. As a result the \(v_{gs}\) of M2 goes down and the \(v_{gs}\) of M3 goes up. Consequently, the output voltage goes down aided by both the top and the bottom halves of the TIA. Exactly the opposite happens when the input voltage goes down with the output going up aided by both the halves of the TIA. Hence \(v_{gs2} = v_{gs3}\).

Then from (36),
\[
[x_z(C_{gpl2} - C_{gpl3} + C_{gpl2}g_{m2}^2r_{o1} - C_{gpl3}g_{m3}^2r_{o4} - g_{m2}^2 + g_{m3}^2)]v_{gs} = 0 \tag{37}
\]

And, \(x_z = \frac{g_{m2}^2 - g_{m3}^2}{(g_{m2}^2 - g_{m3}^2)(C_{gpl2} - C_{gpl3} + C_{gpl2}g_{m2}^2r_{o1} - C_{gpl3}g_{m3}^2r_{o4})} \tag{38}\)

The zero is possibly complex, and, although the devices in the upper and lower PMOS and NMOS halves are symmetrically located, they are unmatched. Consequently there is a finite value of this zero of the overall transfer function.

**Noise equations for the gm-boosted inverter-cascode TIA:**

Considering only thermal-noise of resistors and the drain-current noise of the MOSFET devices, the noise-current-power-spectral-densities associated with all the devices is shown in the Fig. 5, where the drain-current-noise can be expressed by a current-source connected across the drain and the source of the MOSFET devices operating in the saturation region [13]. Thus, the noise-current-power-spectral-densities of MOSFETs and the resistor \(R_f\) in the Fig. 5 are given by [23],
\[
i_{n,mj}^2 = 4KT\frac{\gamma_j}{\alpha_j} \tag{39}
\]

Where \(\gamma\) and \(\alpha\) are noise dependent MOSFET parameters. Also, \(j = 1 \ldots 6\) for the devices M1 through M6, and \(j = 9 \ldots 18\) for the devices M9 to M18.

And in addition,
\[
i_{n,R_f}^2 = 4KT\frac{1}{R_f} \tag{40}
\]
Fig. 5. Noise inserted (noise perturbed) AC equivalent circuit of the CMOS gm-boosted inverter-cascode TIA.

Where, \( K \) is the Boltzman constant and \( T \) is the temperature in Kelvin. Next, the noise-current-power-spectral-density of \( R_F \) arriving at the node (a) splits into two equal components, so that the component at the drain of M2 is given by,

\[
\frac{i^2_{n,R_F}}{2} = \frac{1}{g_{m2}}
\]

The noise-current-power-spectral-density at the drain can be referred to the source directly, but the drain-current-noise-power cannot be referred to the source directly; it is referred as noise-voltage-power-spectral-density to the gate-node [21]. Thus the noise-current-power arriving at the drain of M2 can be referred to the source of M2 at node (b). Next, the noise-voltage-power-spectral-density referred to the gate of M2 at node (e) is given by,

\[
v^2_{n,in\text{-}e} = \frac{1}{g_{m12}} \left( \frac{1}{g_{m12}} \right)^2 + i^2_{n,m13} \left( \frac{1}{g_{m13}} \right)^2
\]  

Thus, the input referred noise-current-power-spectral-density at the drain of M11 (at node (e)) can be written as,

\[
i^2_{n,in\text{-}e} = v^2_{n,in\text{-}e} (2\pi f)^2 (C_{gd11} + C_{db11} + C_{gd13} + C_{db13} + C_{gs2} + C_{gd2})^2
\]

Since in the saturation region, \( C_{gs} \approx 2/3C_{ox} \) >> \( C_{gd} \), we can simplify the above as,

\[
i^2_{n,in\text{-}e} = v^2_{n,in\text{-}e} (2\pi f)^2 (C_{db11} + C_{gd13} + C_{gs2})^2
\]

Similarly, the noise-voltage-power-spectral-density referred to node (f) due to M12 and M13 is given by,

\[
v^2_{n,in\text{-}f} = i^2_{n,m12} \left( \frac{1}{g_{m12}} \right)^2 + i^2_{n,m13} \left( \frac{1}{g_{m13}} \right)^2
\]

And, the noise-current-power-spectral-density referred to the source of M10 (at node (g)) can be found by,

\[
i^2_{n,in\text{-}g} = v^2_{n,in\text{-}g} (2\pi f)^2 (C_{gd10} + C_{db10} + C_{gd12} + C_{gs11} + C_{gs13} + C_{gs15})^2
\]

Which can be simplified to,

\[
i^2_{n,in\text{-}g} = v^2_{n,in\text{-}g} (2\pi f)^2 (C_{gd10} + C_{gs11} + C_{gs13})^2
\]

Hence, the total input referred noise-current-power-spectral-density at node (g) is the sum of the noise-current-powers at nodes (e), (f) and the drain-current-noise-power of M9, given by,

\[
i^2_{n,in\text{-}g} = i^2_{n,in\text{-}e} + i^2_{n,in\text{-}f} + i^2_{n,in\text{-}9}
\]

Accordingly, the total noise-voltage-power-spectral-density referred to the gate of M11 at node (b) is given by,

\[
v^2_{n,in\text{-}b} = i^2_{n,in\text{-e}} + i^2_{n,in\text{-f}} + i^2_{n,in\text{-g}}
\]

Where, \( A_V \) is the expression for the voltage-divider-gain due to the source-follower operation of M11, which is given by,

\[
A_V = \left( \frac{1}{\frac{1}{g_{m10}} + \frac{1}{g_{m11}}} \right)
\]

The input referred noise of the bottom half-circuit can be found in the same way as mentioned above, as follows:

The noise-voltage-power-spectral-density referred to the gate of M3 at the node (h) is given by,

\[
v^2_{n,in\text{-}h} = i^2_{n,m3} \left( \frac{1}{g_{m3}} \right)^2
\]

Thus, the input referred noise-current-power-spectral-density at the drain of M17 (at node (h)) can be written as,

\[
i^2_{n,in\text{-}h} = v^2_{n,in\text{-}h} (2\pi f)^2 (C_{db17} + C_{gd15} + C_{gs3})^2
\]

Similarly, the noise-voltage-power-spectral-density referred to node (i) due to M14 and M15 is given by,

\[
v^2_{n,in\text{-}i} = i^2_{n,m14} \left( \frac{1}{g_{m14}} \right)^2 + i^2_{n,m15} \left( \frac{1}{g_{m15}} \right)^2
\]

And the noise-current-power-spectral-density referred to the source of M16 (at node (k)) can be found by,
Where, $A_{V_1}$ is the expression for the voltage-divider-gain due to the source-follower operation of $M_{17}$, given by,

$$A_{V_1} = \left(\frac{1}{g_{m16} + g_{m17}}\right)$$

The total noise-current-power-spectral-density referred to the gate of $M_{17}$ at node (c) is given by,

$$v_{\text{n.in-c}} = \frac{1}{2} \left[ v_{\text{n.in-d}} + v_{\text{n.in-b}} + v_{\text{n.in-i}} \right] \left[2 (\pi f)^2 \right] (C_{db4} + C_{gs4} + C_{bs4} + C_{gs17})^2$$

Thus, the total input referred noise-voltage-power and noise-current-power spectral-densities at input node (d) are given by,

$$v_{\text{n.in-d}} = \frac{1}{2} \left[ v_{\text{n.in-b}} + v_{\text{n.in-i}} \right] \left[2 (\pi f)^2 \right] (C_{db4} + C_{gs4} + C_{bs4} + C_{gs17})^2$$

Eliminating terms with denominators of the form $Rg_m^2$,

$$v_{\text{n.in-d}} = \frac{1}{2} \left[ v_{\text{n.in-b}} + v_{\text{n.in-i}} \right] \left[2 (\pi f)^2 \right] (C_{db4} + C_{gs4} + C_{bs4} + C_{gs17})^2$$

Or, eliminating terms with denominators of the forms $R^2g_m^2$, as well as terms with 4th order capacitance product terms,

$$v_{\text{n.in-d}} = \frac{1}{2} \left[ v_{\text{n.in-b}} + v_{\text{n.in-i}} \right] \left[2 (\pi f)^2 \right] (C_{db4} + C_{gs4} + C_{bs4} + C_{gs17})^2$$

Or in the final form,
Since the transconductances of the diode-connected pseudo-resistors are very small due to the flow of the leakage-current as their bias-current, it is essential to choose appropriate sizes of these devices in order to reduce the input referred noise with increasing frequency.

\[
\begin{aligned}
g_{m12} & = \frac{4KTR_e}{R_e} 
\left[ 4KTR_e \left( \frac{1}{\alpha_1 R_{e1}} + \frac{1}{\alpha_1 R_{e1}} + \frac{1}{\alpha_1 R_{e1}} + \frac{1}{\alpha_1 R_{e1}} \right) \right] 
\end{aligned}
\]

(68)

III. SIMULATION AND EXPERIMENTAL RESULTS

The \(g_{m}\)-boosted inverter-cascode TIA was simulated and fabricated using the 180 nm TSMC CMOS process technology, and, a 1.8V power-supply was employed for the simulations and the measurements. Relatively similar component and device sizes for the corresponding transistors were employed for the \(g_{m}\)-boosted inverter-cascode TIA and the non-\(g_{m}\)-boosted (basic) inverter-cascode TIA for their performance comparison. Both numerical solution using MATLAB to determine the effect of varying the \(g_{m}\)-boosting gain “A” based on the derived equations, as well as, Cadence spectre circuit simulation of the overall gain-bandwidth was carried out. All the bias voltages and device sizes are shown in the Fig. 4. The transconductances, body transconductances and output resistances of the MOFET devices in the Fig. 4 were as follows: For M1, \(g_{m1} = 372.269\) \(\mu\)-mho and \(r_{o1} = 100.35k\). For M2, \(g_{m2} = 630.58\) \(\mu\)-mho, \(g_{mb2} = 176.9\) \(\mu\)-mho and \(r_{o2} = 26.40k\). For M3, \(g_{m3} = 692.45\) \(\mu\)-mho, \(g_{mb3} = 150.53\) \(\mu\)-mho and \(r_{o3} = 10.37\) k. For M4, \(g_{m4} = 647.25\) \(\mu\)-mho and \(r_{o4} = 80.73k\). For pseudo resistors M5 and M6, \(g_{m5} = g_{mb6} \approx 0.01\) \(\mu\)-mho and \(r_{o5} = r_{o6} \approx 26.7237M\). For M9, \(g_{mb9} = 201.88\) \(\mu\)-mho, and \(r_{o9} = 50.80k\). For M10, \(g_{m10} = 113.53\) \(\mu\)-mho, \(g_{mb10} = 36.42\) \(\mu\)-mho and \(r_{o10} = 1.49M\). For M11, \(g_{m11} = 109.63\) \(\mu\)-mho, \(g_{mb11} = 35.12\) \(\mu\)-mho and \(r_{o11} = 1.70M\). For M12, \(g_{m12} = 119.80\) \(\mu\)-mho and \(r_{o12} = 858.66k\). For M13, \(g_{m13} = 112.92\) \(\mu\)-mho and \(r_{o13} = 448.90k\). For M14, \(g_{m14} = 107.43\) \(\mu\)-mho and \(r_{o14} = 653.70k\). For M15, \(g_{m15} = 102.32\) \(\mu\)-mho and \(r_{o15} = 501.41k\). For M16, \(g_{mb16} = 30.83\) \(\mu\)-mho and \(r_{o16} = 1.87M\). For M17, \(g_{mb17} = 109.37\) \(\mu\)-mho, \(g_{mb12} = 29.73\) \(\mu\)-mho and \(r_{o12} = 2.18M\). For M18, \(g_{mb18} = 213.79\) \(\mu\)-mho and \(r_{o18} = 33.49k\).

The feedback resistor \(R_f = 4.532\) ohm. A photo-diode (sensor) capacitance of 2.7pF was used in the simulations. The various device capacitances are as follows: \(C_{db,M1} = 2.84F\), \(C_{db,M4} = 0.002F\), \(C_{gd,M1} = 1.62F\), \(C_{gd,M4} = 1.39F\), \(C_{gs,M1} = 6.53F\), \(C_{gs,M2} = 9.66F\), \(C_{gs,M3} = 4.41F\), \(C_{gs,M4} = 5.78F\), \(C_{gs,M5} = 16.6F\), \(C_{gs,M6} = 16.54F\), \(C_{db,M2} = 1.12F\), \(C_{db,M3} = 0.49F\). The Fig. 6 shows increasing closed-loop gain of the \(g_{m}\)-boosted inverter-cascode TIA with increasing \(g_{m}\)-boosting gain “A” in accordance with (14) – (16) and the theoretical discussions. Next, Fig. 7 shows the considerable reduction of the Miller capacitance at the input with the \(g_{m}\)-boosting gain “A” while Fig. 8 shows the variation of the total capacitance at the TIA input. Fig. 9 shows that the dominant pole position at the input moves to higher frequency with the \(g_{m}\)-boosting gain “A”, and, in addition, Figs. 10 and 11 indicates that the non-dominant pole positions at the sources of M2 and M3 also moves to higher frequencies with the \(g_{m}\)-boosting gain “A”. Fig. 12 shows the variation of the input referred noise current spectral density with frequency indicating a noise current density of around 13 pA/sqrt(Hz) within the bandwidth of the TIA. The theoretical input referred noise current spectral density is also shown which is close to the simulated curve. Following-on, Fig. 13 shows a transient simulation of the \(g_{m}\)-boosted inverter-cascode TIA indicating a nominal transimpedance gain of around 94dBΩ.
Fig. 8. Variation of the total capacitance including $C_{PD(sensor)}$ at the TIA input with the $g_m$-boosting gain “A”.

Fig. 9. Variation of the pole position at the input of the TIA with the $g_m$-boosting gain “A”.

Fig. 10. Variation of the pole position at the source of M2 with $g_m$-boosting gain “A”.

Fig. 11. Variation of the pole position at the source of M3 with $g_m$-boosting gain “A”.

Next, Fig. 14 depicts an AC analysis simulation of the closed loop $g_m$-boosted inverter-cascode TIA indicating a gain of around 133 dBΩ along with a bandwidth of around 3.1 MHz which is suitable for many slowly varying sensing and biomedical applications requiring high gain without the need for very high bandwidth. Simulation of an inverter-cascode TIA with similar device sizes and feed-back resistor but without $g_m$-boosting yielded a gain of only around 85 dBΩ. Compared to a gain-bandwidth of only around 37,344 Ω-MHz without $g_m$-boosting, a gain-bandwidth of around 13,847,191 Ω-MHz was indicated by the AC-simulation employing the $g_m$-boosting around the inverter-cascode TIA. Fig. 15 depicts respectively, (a) the open-loop gain (bode-plot), and, (b) the phase variation, obtained from the simulation of an open-loop configuration of the $g_m$-boosted inverter-cascode TIA which also represents the loop-gain ($T$) of the TIA for unity feed-back ($\beta=1$). The plots thus indicate stable operation with a phase-margin of 66° for the unity feed-back loop-gain. Since the feed-back factor of $1/R_F$ will reduce (scale-down) the loop-gain while having the same poles and zeros, the TIA is expected to have a higher phase margin than 66°.

Fig. 12. Circuit simulated and numerically calculated input referred noise current spectral density for the $g_m$-boosted inverter-cascode TIA.
Fig. 13. A transient simulation of the $g_m$-boosted inverter-cascode TIA indicating a transimpedance gain of around 94 dBΩ. It shows the transient sinusoidal response of the TIA for a nominal 12 MHz input-signal. As shown in this figure, the peak-to-peak output-voltage swing is around 1V for a test peak-to-peak input-current swing of 20 µA.

Following-on, Fig. 16 shows the photomicrograph of the fabricated $g_m$-boosted inverter-cascode TIA with a large area consumed by the feedback resistor. Next, Fig. 17(a) shows the experimental setup for testing the fabricated $g_m$-boosted inverter-cascode TIA, while, Fig. 17(b) shows the top and bottom photos of the fabricated PCB used for mounting and testing the TIA chip in a DIP package. A voltage signal waveform from a Tektronix AFG3021C single-channel arbitrary function generator is the primary input to the PCB. A current source IC LT3092EST#PBF on the PCB employs this voltage waveform to produce an equivalent current waveform of the same shape as an input to the fabricated $g_m$-boosted inverter-cascode TIA for measuring the transimpedance gain. The PCB used a 1.8V power-supply, and, 2 resistors, $R_{out}=R_{set}=22k$ were connected to the current-source IC (underneath the PCB) to generate a current source output of 10 µA based on the data-sheet of the current source IC. A 2pF capacitor was used at the input as an equivalent photodiode (sensor) capacitance at the TIA input. The amplified voltage signal output from the TIA is fed to a non-inverting buffer-gate SN74LVC1G17DBVR and then displayed and measured out using a Tektronix TBS 1102b-EDU digital oscilloscope. A measured maximum gain of around 100 dBΩ was achieved by the fabricated $g_m$-boosted inverter cascode TIA compared to the AC-simulated mid-band gain of around 133 dBΩ. Fig. 18 shows the measured transient voltage outputs of the fabricated $g_m$-boosted inverter-cascode TIA for current source inputs, (a) square-wave input, (b) sinusoidal-wave input. A gain-bandwidth of around 325,000 was displayed by the fabricated TIA.
photos of the fabricated PCB used for mounting and testing

![Fig. 17. (a) Experimental setup for testing the fabricated gm-boosted inverter-cascode TIA, and, (b) the top and bottom photos of the fabricated PCB used for mounting and testing the TIA chip in a DIP package.](image)

![Fig. 18. Transient voltage outputs of the fabricated gm-boosted inverter-cascode TIA for current-source inputs, (a) square-wave input, (b) sinusoidal-wave input.](image)

**IV. CONCLUSION**

A gm-boosted inverter-cascode TIA is proposed and its operation is discussed thoroughly using mathematical derivations. Simulations and experimental fabrication results are also provided. It is evident that the gm-boosting enhances the transimpedance gain and drives the transfer function poles further down in frequency on the bode plot. Considerable gain-bandwidth improvement is thus achieved by the TIA compared to the topology without gm-boosting. Also, a simplified inspection-based small-signal analysis method is demonstrated for the gm-boosted inverter-cascode TIA which has not been provided before in literature.

**REFERENCES**

[1] A. Romanova and V. Barzdzenas, “A Review of Modern CMOS Transimpedance Amplifiers for OTDR Applications,” Electronics, vol. 8, no. 10, 1073; https://doi.org/10.3390/electronics8101073, 2019.

[2] A. Atef et al., “CMOS Transimpedance Amplifiers for Biomedical Applications: A Comparative Study,” IEEE Circuits and Systems Magazine, vol. 20, no. 1, pp. 12-31, 2020.

[3] M. Taherzadeh-Sani et al., “A 170-dB CMOS TIA With 52-pA Input-Referred Noise and 1-MHz Bandwidth for Very Low Current Sensing,” IEEE Trans. Very large scale integration (VLSI) systems, vol. 25, no. 5, pp. 1756-1766, May. 2017.

[4] R. Budhiraja, P. Pandur and S. M. Rezaul Hasan, “A 90nm transimpedance amplifier design for nano-pore based DNA nucleotide sequencer,” in Proceedings 19th International conference on Mechatronics and machine vision in practice (M2VIP 12), pp. 146-149, 2012, Auckland, NZ.

[5] C. Zhang and S. M. Rezaul Hasan, “A New Floating-gate Radiation Sensor and Readout Circuit in Standard Single-poly 130nm CMOS Technology,” IEEE Transactions on Nuclear Science, vol. 66, no. 7 (part III, regular papers) pp. 1906-1915, Jul. 2019.

[6] A. D. Sundararajan and S. M. Rezaul Hasan, “Elliptic Diaphragm Capacitive Pressure Sensor and Signal Conditioning Circuit Fabricated in SiGe CMOS Integrated MEMS,” IEEE Sensors Journal, vol. 15, no. 3, pp. 1825-1837, Mar. 2015.

[7] S. K. Rai and M. Gupta, “A transconductance boosted CMOS current differencing transconductance amplifier (TBCDTA) and its application,” Journal of Analog Integrated Circuits and Signal Processing, vol. 84, no. 1, pp. 75-88, Jul. 2015.

[8] M. Khurram and S. M. Rezaul Hasan, “A Series Peaked Noise Matched gm-Boosted 3.1-10.6 GHz CG CMOS Differential LNA for UWB WiMedia,” Electronics Letters, vol.47, no. 24, pp. 1346-1348, IET, Nov. 2011.

[9] B. Hu, X. Yu and L. He, “A Gm-boosted and current peaking wideband merged LNA and mixer,” Proceedings 2010 IEEE ICUWB, 4 pages, 2010.

[10] S. M. Rezaul Hasan, “Novel Inspection-based Mid-band derivations for CMOS Cascodes and gm-Boosted Topologies along-with Simplified Compound Structure Gain-analysis,” Journal of Analog Integrated Circuits and Signal Processing, vol. 91, no. 1, pp. 21-41, Apr. 2017.

[11] S. M. Rezaul Hasan, “On gm-boosted follower-amplifier and its novel circuit transformation based mid-band derivations,” Journal of Analog Integrated Circuits and Signal Processing, vol. 93, no. 1, pp. 107-114, 2017.

[12] Behzad Razavi, Fundamentals of Microelectronics, John Wiley & Sons Inc, New Jersey, USA, 2008.

[13] Behzad Razavi, Design of Analog CMOS Integrated Circuits, 2nd ed., McGraw Hill, Boston, USA, 2015.

[14] P. E. Allen and D. A. Holberg, CMOS Analog Circuit Design, 2nd ed., Oxford University Press, UK, 2002.

[15] D. Johns and K. W. Martin, Analog Integrated Circuit Design, John Wiley & Sons, New Jersey, USA, 1997.

[16] Adel S. Sedra and Kenneth C. Smith, Microelectronic Circuits, 6th ed., Oxford University Press, New York, USA, 2010.

[17] Alexander Sadiku, Fundamentals of electric circuits, McGraw Hill, Boston, USA, 2007.

[18] S. M. Rezaul Hasan, “Simplified Analog CMOS Mid-band Small-signal Analysis utilizing Short-circuits and Incremental Perturbations,” International Journal of Electrical Engineering Education (IJEEE), SAGE, UK, vol. 52, no. 4, pp. 356-369, 2015.

[19] H. Ibrahim, M. Atef and E. E. M. Khaled, “Ultra-Low Power High Sensitivity Photoplethysmography Sensor Based on Inverted Cascode Transimpedance Amplifier Using Quasi-Floating-Gate,” in 2019 36th National Radio Science Conference (NRSC), Port Said, Egypt, 2019, pp. 360-367, doi: 10.1109/NRSC.2019.8734533.

[20] J. Ramirez-Angulo, C. A. Urquidi, R. Gonzalez-Carvajal, A. Torralba, and A. Lopez-Martin, “A New Family of Very Low-voltage Analog Circuits Based on Quasi-floating-gate Transistors,” in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, pp. 214-220, 2003.

[21] S. M. Rezaul Hasan, “Design of a Low-power 3.5GHz Broad-band CMOS Transimpedance Amplifier for Optical Receivers,” in IEEE Transactions on Circuits and Systems-I: Regular papers, vol 52, no. 6, pp. 1061-1071, 2005.

[22] S. M. Rezaul Hasan, “A 0.8V 40 Gb/s Novel CMOS Regulated Cascode Trans-impedance Amplifier for Optical Sensing Applications,” in J Sign Process Syst, vol. 72, no. 1, pp. 63-68, 2013, https://doi.org/10.1007/s11265-012-0707-1.

[23] T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits. Cambridge: Cambridge University Press, 2001.

**YUMENG ZHANG** received her B. E. (Hons.) degree in mechatronics engineering in 2017 and her M. Eng. degree with distinction in electronics engineering in 2021 from Massey University, Auckland, New Zealand. Her research interests include high-gain CMOS transimpedance amplifier design for biomedical and sensor applications. Presently, she is working at Goodix Technology, Shanghai, China, as an ATE engineer.

**S. M. REZAUL HASAN** received his Ph.D. in Electronics Engineering from the University of California Los Angeles (UCLA) in 1985. From 1983 to 1986 he was a VLSI design engineer at Xerox Microelectronics.
Center in El Segundo, CA., where he worked in the design of CMOS VLSI microprocessors. In 1986 he moved to the Asia-Pacific region and served several institutions including Nanyang Technological University, Singapore (1986-1988), Curtin University of Technology, Perth, Western Australia (1990-1991) and University Sains Malaysia, Perak, Malaysia (1992-2000). At University Sains Malaysia he held the position of Associate Professor and was the coordinator of the Analog and VLSI research laboratory. He spent the next four years (2000-2004) in the West Asia-Gulf region where he served as an Associate Professor of Microelectronics, Integrated Circuit Design and VLSI Design in the Department of Electrical and Computer Engineering at the University of Sharjah, Sharjah, United Arab Emirates. While in Sharjah he received the Sharjah Award for outstanding research publication in Integrated Circuit Design. Presently he is the Director of the Center for Research in Analog and VLSI microsystems dEsign (CRAVE) at Massey University, Auckland, New Zealand. He is also an Associate Professor in computer engineering teaching courses in Advanced Microelectronics and Integrated Circuit Design. He has so far published 86 peer-reviewed journal and 100 conference proceedings papers in the areas of Analog, Digital, RF and Mixed-Signal Integrated Circuit Design and VLSI Design. Professor Hasan has also served as consultant for many semiconductor companies. His present areas of interest include Analog and RF Integrated Circuit and Microsystem Design, CMOS MEMS sensors and Biological (gene-protein) Circuit Design. He is an editor of the international journal of circuit theory and application (Wiley), and also the journal of active and passive electronic components. In addition, he is a senior member of the IEEE and an Associate Editor of the IEEE Access.