Low Area, Low Power and Wide Bandwidth Operational Amplifier by 130nm CMOS Technology

Chintan Suman Verma¹, Dr. R. H. Talwekar²

¹Electronics and Telecommunication, SSTC-SSGI, (C.G.), Bhilai, India
²Vice-Principal and Prof. of SSITM, SSITM-SSGI, (C.G.), Bhilai, India

Abstract: A high performance two-stage Operational Amplifier is presented in this paper having the specifications of less Area and wide bandwidth which is operated on low power i.e. 1.3V supply. Miller capacitor with resistor is used for compensation which also significantly improves the bandwidth. Design of Operational Amplifier is demonstrated with only CMOS transistors. The Amplifier exhibits a gain of 59 dB, 1.25 MHz 3dB bandwidth, 605 MHz Unity gain bandwidth, 269 dB CMRR, 106 dB PSRR, 1.6 V/µs Slew rate with the power dissipation of 0.43 mW.

Keywords: Op-amp; low power; less area; two-stage; CMRR.

1. Introduction

The Mixed signal applications increased with ICs contains digital and analog parts, along with technology scaling motivates for development of a device which can be used for both. Operational Amplifier (commonly referred as Op-amp) attracts our own side for this type of design. It is the basic element of many analog integrated circuit designs beyond to this it uses vastly different levels of complexity to comprehend functions ranging from dc bias generation to high speed amplification or filtering. It is not only limited for amplifying the signals but it can perform large number of operation also such as mathematical operation, A/D and D/A conversion, clipping, clamping, zero-crossing detection, pulse generator etc. In the era of advance technology researchers move to work with low power supply which is very useful for portable devices such as laptops, tablets, mobiles, pacemaker etc. so that it can operate with low supply as well as power dissipation can be easily managed which is the major issue for designing any system. High speed device required for fast processing applications, considering this parameter a method is proposed for obtaining high bandwidth in this research work. Miller compensation with resistor is used for maintaining stability for this Op-amp. In this technique a resistor is connected in series with the output stage to internal stage. The location of poles in this technique is same as the miller compensation technique. In this technique a resistor is connected in series with miller capacitor across the second stage which provides more stability compared to miller compensation technique. This technique also improves the 3dB bandwidth. The configuration of this technique is shown below.

As in the previous Op-amp miller compensation technique is used which splits the pole i.e. dominant pole which is nearest to origin and non-dominant pole which is far away from origin. As well as it generates the RHP zero which affects the stability. This RHP zero is generating due to feedforward current flow in the feedforward path. This feedforward path is created due to the direct connection of the output stage to internal stage. The location of poles in miller compensation is given by

$$P_1 = \frac{1}{R_1C_1} \quad (1)$$

and

$$P_2 = \frac{1}{R_2C_2} \quad (2)$$

Where $R_1, C_1$ and $R_2, C_2$ are the resistor and capacitor of stages $A_1$ and $A_2$ respectively. The RHP zero location which is generated during miller compensation is given by

$$Z_1 = \frac{8m^2}{C_2} \quad (3)$$

This zero is to be shifted from RHP to LHP for maintaining stability by employing nulling resistor compensation. The resistor used in the proposed technique helps to move this zero from one plane to another plane. The location of poles in this technique is same as the miller compensation however this technique also generates one another pole which is very far away from origin and not taken into consideration.
maintain the transistors in particular region, which is also responsible for various parameters of Op-amp. The current-mirror configuration is responsible for high Input common mode range and act as a load for input stage. This first stage also provides important parameters such as Power supply rejection ratio (PSRR), Common mode rejection ratio (CMRR), high input impedance and low output impedance. The Gain-bandwidth product is depended upon input transistor pair and slew rate is given by transistor M<sub>6</sub>. A second stage is used to improve the gain of first stage which also converts the differential input to single ended output. In the second stage, transistor M<sub>6</sub> act as a load and provide maximum output voltage swing whereas minimum output voltage swing is provided by transistor M<sub>7</sub>. The gain of the first stage and second stage is given as

$$ A_V = A_1A_2 $$ (5)

where

$$ A_1 = g_{m1}R_1 $$ (6)

and

$$ A_2 = g_{m2}R_2 $$ (7)

where \( g_{m1} \) and \( g_{m2} \) is the transconductance of stage A<sub>1</sub> and A<sub>2</sub> and R<sub>1</sub> and R<sub>2</sub> is given as

$$ R_c = \frac{r_{ds2}}{r_{ds4}} $$ (8)

and

$$ R_c = \frac{r_{ds1}}{r_{ds7}} $$ (9)

where

\( r_{ds} \) = Drain to Source resistance of transistor

### 3. Op-Amp Design Issue

1. The proposed Op-amp uses Dual input single ended output differential amplifier which directly provide input to second stage. This is also referred as Dual input unbalanced output differential amplifier.

2. A load capacitance of 100f F is used for obtaining output with the compensation capacitor of 50f F, which is obtained from the expression

$$ C_C \geq 0.22C_L $$ (10)

From this value of load capacitance\( C_C \) is given as

$$ C_C \geq 22fF $$ (11)

So for this Op-amp choose the 50f F compensation capacitor which is suitable for obtaining this output.

3. Due to highly demand for low power devices for many applications this Op-amp is work with low power i.e. 1.3V supply voltage. Hence there is no any issue of large power dissipation also used Vss of -1.3V.

4. Overall design is simulated with only MOS transistors to reduce the area.

5. Aspect ratios of each transistor are calculated and put this value with slightly changes to obtain better response.

6. Sinusoidal input is applied at both input terminal i.e. inverting and non-inverting having magnitude of 0.5V of opposite phase.

7. Op-amp parameters such as CMRR, PSRR, Slew rate, DC offset, Settling time etc. are also calculated. CMRR which is the ratio of differential mode gain to common mode gain achieve higher value due to the low value of the common mode gain.

### 4. Results and Discussion

For simulation of this Op-amp PSpice EDA tool is used with 130nm digital CMOS technology. BSIMv3.0 is used as a model library. Comparative table on previous work is shown
in TABLE I whereas TABLE II represents simulated results of this work.

**Table 1:** Comparative Table of Previous Work

| Parameter          | [1] | [2] | [3] | [4] | [5] | [6] |
|--------------------|-----|-----|-----|-----|-----|-----|
| Power Supply(V)    | 1.8 | 1.8 | 3   | 5   | 2.5 | 3.5 |
| Gain (dB)          | 65  | 58.1| 49  | 77  | 36.74| 48  |
| f.<sub>3</sub>dB BW (MHz) | -   | 0.25| 0.0013| 7.33 | -   |
| UGB (MHz)          | 2300| 205 | 2020| 14  | 16.54| 40  |
| CMRR (dB)          | 96  | -   | 80.9| 133.6| -   |
| PSRR (dB)          | 62  | -   | 154 | -   | 179.3| -   |
| Slew rate (V/µs)   | 450 | -   | 1.41| 10.3| 12.5| -   |
| DC Offset (µW)     | 2%  | -   | -   | -   | -   | -   |
| Power dissipation (mW) | 25  | -   | 0.039| -   | 0.804| -   |
| Area (mm<sup>2</sup>) | 0.04| -   | -   | -   | -   | -   |
| Phase Margin       | -   | 84° | 60° | 53.4| 48.1°| 49.8°|
| Technology (nm)    | 180 | 500 | 180 | 350 | 180 | 180 |

**Table 2:** Simulation Result Of Proposed Op-amp

| Parameter          | Obtained Value |
|--------------------|----------------|
| Power Supply       | 1.3 V          |
| Gain               | 59 dB          |
| f.<sub>3</sub>dB Bandwidth | 1.25 MHz |
| Unity Gain Bandwidth | 605 MHz |
| CMRR               | 269 dB         |
| PSRR               | 106 dB         |
| Slew rate          | 1.6 V/µs       |
| DC Offset          | 121 mV         |
| Power dissipation  | 0.43 mW        |
| Area               | 125 µm<sup>2</sup> |
| Technology         | 130 nm         |
| Phase margin       | 54°            |
| Settling time      | 1.46 µs        |
| Output Resistance  | 15.7 Ω         |

Frequency response of this Op-amp is shown in fig. 4 where magnitude is in dB and frequency is in logarithmic plot as well as bode plot is shown in fig. 5. The bode plot shows 59 dB gain is obtained for this Op-amp as well as phase margin of 54° is achieved.

5. Acknowledgment

With a deep sense of gratitude, the author would like to especially thank to Prof. Anil Kumar Sahu, for his helpful discussion and guidance. Also thanks to all of those who support to me for completing this research.

References

[1] Daibashish Gangopdhaya and T.K.Bhattarchyya, “A 2.3GHz gm-boosted High swing Class-AB Ultra-Wide bandwidth Operational Amplifier in 180nm CMOS,” IEEE Transaction, 2010, pp. 713-716.
[2] Rishi Todani and Ashis Kumar Mal, “Design of CMOS Op/Amp Using Potential Distribution Methoud,” IEEE International Confrence on Circuits and Systems, October 2012.
[3] Priyanka kakotay, “Design of low voltage and high frequency CMOSoperational amplifier,” International journal of VLSI design and Communiction System (VLSICS) Vol.2, March 2011
[4] Amanna yadav, “Design of two-stage Op-amp and analyze the effect of scaling,” International journal of engineering reasearch and application, Vol. II, Issue 5, Sep- Oct 2012, pp.647-654
[5] Rajdeep Chartrjee and Sayan Bandyopadhyay, “Design of two-stage Operational Amplifier with High CMRR and low power in 180nm Technology”International J. of Recent Trends in Enggering and Technology, vol. 12, 2014.
[6] D. Nageshwarrao and K. Suresh Kumar, “Implementation and simulation of CMOS two-stage operational amplifier,”International J. of Advance in Engineering & Technology, Jan. 2013.
[7] P. E. Allen and Hollberg, CMOS Analog Ckt. Design, Oxford University, second edition, 2007.
[8] B.Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill Companies,2002.