On-Chip Optical Phase Monitoring in Multi-Transverse-Mode Integrated Silicon-Based Optical Processors

Kaveh Rahbardar Mojaver, Member, IEEE, and Odile Liboiron-Ladouceur, Senior Member, IEEE

Abstract—We design a Multi-Transverse-Mode Optical Processor (MTMOP) on 220 nm thick Silicon Photonics exploiting the first two quasi-transverse electric modes (TE0 and TE1). The objective is to measure the optical phase, required for programming the optical processor, without use of conventional optical phase detection techniques (e.g., coherent detection). In the proposed design, we use a novel but simple building block that converts the optical phase to optical power. Mode TE0 carries the main optical signal while mode TE1 is for programming purposes. The MTMOP operation relies on the fact that the group velocity of TE0 and TE1 propagating through a mode-sensitive phase shifter are different. The mode-sensitive phase shifter is a waveguide with 0.96 μm width underneath a titanium-tungsten heater. Increasing the width of the phase shifter to 4 μm, the propagation becomes mode-insensitive. We use an unbalanced Mach-Zehnder interferometer (MZI) consists of a mode-sensitive and mode-insensitive phase shifters in the two arms. We set the bias of the phase shifters so that TE0 propagating in the two arms constructively interfere while this will not be the case for TE1. Hence, we detect the phase shift applied to TE0 by measuring the variation in the optical power of TE1. To the best of our knowledge, this design is the first attempt towards realizing a programmable optical processor with fully integrated programming unit exploiting multimode silicon photonics.

Index Terms—Optical computing, programmable optical processors, silicon photonics.

I. INTRODUCTION

Programmable optical processors are promising structures for ultrafast and energy efficient optical computation. These processors can efficiently perform the vector-matrix multiplication portion of neural networks [1], [2], [3], [4] from the inherent parallelism presents in optics in contrast with sequential operations in electronics [5]. Programmable optical processors can also pave the way for integrated microwave photonics (IMWP) [6], realize multiply-accumulate (MAC) operation in computing [7], and be used as in quantum computing [8]. With deep learning facing fast-growing computational demand limiting its progress [9], [10], energy efficient computational accelerators fabricated in silicon photonic (SiPh) technology is a candidate to meet the computational demands of future machine learning and deep learning applications [11], [12], [13], [14].

The programming techniques proposed for optical processors are mostly focused on in-situ training methods, where an optimization technique such as back propagation or gradient descent are used [15], [16]. These techniques require considerable amount of computation for programming an individual chip. Ideally, programmable optical processors should be fully reconfigurable by software after the fabrication like what is offered by the electronics field-programmable gate arrays (FPGAs) [17], [18]. One can perform ex-situ programming on an optical FPGA, i.e., a specific weight matrix can be implemented on different similar chips. However, there are two main challenges in this approach. Firstly, programmable optical processors, unlike electronic FPGAs, are built on analogue building blocks more sensitive to the device parameters. Fabrication variations therefore translate into considerable computation error and accuracy in these processors [19], [20], [21]. Hardware error correction schemes are presented to tackle this issue [22]. Secondly, unlike in-situ training, ex-situ calibration and programming optical processors require sensing both the optical power and optical phase. Although sensing the optical power is easily feasible in photonic integrated circuits using on-chip photodetectors, sensing the optical phase requires more complex and elaborate hardware.

In this work, for the first time, we propose the Multi-Transverse-Mode Optical Processor (MTMOP) for large-scale optical computing applications. This is a novel architecture exploiting multiple quasi-transverse electric (TE) modes in an optical computation platform. The advantage of the MTMOP is its accurate, low-cost, and fast programming procedure capable of being integrated with SiPh. In a conventional programmable optical processor, one needs a coherent detector to measure the optical phase of phase shifters to program the processor [22]. Integrating a coherent detector in a SiPh chip increases the cost, power consumption, and complexity of the optical processor design [23]. In the MTMOP design presented in this work, we overcome this challenge by introducing a new but simple...
building block enabling optical phase measurement without the need for coherent detection. Using orthogonal TE optical modes, the MTMOP converts the optical phase into optical intensity that can then be easily measured on chip using optical photodetectors widely available in process design kit (PDK) of SiPh microfabrication foundries. The direct programmability is a big step towards on-chip programming of optical processors.

Section II provides the theory and background on the programmable optical processor. Section III present the working principle of the MTMOP. Section IV present the design and discussion. Conclusion is presented in Section V.

II. THEORY AND BACKGROUND

Fig. 1(a) shows the $2 \times 2$ building block for programmable optical processors. This block is a Mach-Zehnder interferometer (MZI) composed of two couplers and two phase shifters. The linear transformation matrix of the $2 \times 2$ building block for a fixed state of polarization, 50:50 splitting ratio of couplers and assuming lossless optical propagation is:

$$e^{j(\theta/2)} \begin{bmatrix} e^{j\phi} \sin \left( \frac{\theta}{2} \right) & e^{j\phi} \cos \left( \frac{\theta}{2} \right) \\ \cos \left( \frac{\theta}{2} \right) & -\sin \left( \frac{\theta}{2} \right) \end{bmatrix}$$

(1)

where $\theta$ is the internal phase shift changing the output optical intensity, and $\phi$ is the external phase shift defining output optical phase [24].

In an ideal case considering no error, we can fabricate the $2 \times 2$ building block, characterize the phase shifters $\theta$ and $\phi$, and apply the same voltage-phase relation to every phase shifter on the chip. However, there are a few sources of errors in the phase shifter corrupting the relative phase/intensity requiring to calibrate and program each phase shifter individually. One can divide these errors into static and dynamic errors. Static errors are mainly due to the fabrication variations in the waveguide geometries or variations in the geometry of thermoelectric phase shifters. We can correct the static errors modifying the bias of the corresponding phase shifter during the first-time calibration process. Dynamic errors in phase shifters are more challenging to address. The main source of dynamic errors is thermal crosstalk between the phase shifters. One can minimize the thermal crosstalk by thermally isolating the phase shifters [25]. The second source of dynamic errors is the inaccuracy in the bias voltage/current applied to the phase shifter generated from digital-to-analogue converters (DACs) or even voltage drops through wire-bonding, pads, and on-chip electrical connections. Thermal drift is another source of dynamic error that can be compensated to a large extent by stabilizing the chip temperature using thermoelectric cooling (TEC) systems. A small variation of temperature leads to a small variation of optical phase change linearly dependent on temperature through temperature coefficient of a phase shifter. For example, a one Kelvin variation of temperature in a 100 $\mu$m long phase shifter with thermo-optic coefficient of $1.8 \times 10^{-4}$ K$^{-1}$ leads to 4.2 degree change of the phase shift at 1550 nm wavelength [26]. This small perturbation of phase can translate to a considerable shift of phase/intensity at the output due to the nonlinear nature of cascaded interferometers [24]. Therefore, small sources of errors usually neglected in SiPh integrated circuits designed for telecommunication applications cannot be neglected in optical processors applications. Besides phase shifters, beam splitters can also add to the hardware error of programmable optical processors. Bandyopadhyay et al. have demonstrated a programming method for readjusting the phase shifters’ bias and correcting the splitting ratio error of beam splitters [22]. Optimization techniques such as in-situ back propagation training also compensate for this error [15], [16]. However, these techniques are not straightforward and are time consuming. Taking all these into account, there is a need for programming hardware capable of sensing both optical power and phase to set the bias of each phase shifter. One can calibrate and program the phase shifter $\theta$ by selecting a
path including the corresponding MZI, set all the other MZI to either its minimum or maximum transmission (θ = 0 and π) and measuring the optical intensity at the output [22]. Sweeping θ generates a sinusoidal signal at the output optical power. To program/calibrate the external phase shifters (shown by φ in Fig. 1a) we need a coherent detection to measure the optical phase since the phase shifter φ does not affect the amplitude of the optical signal and only affects its phase. The technique presented in this work converts the optical phase to optical power that can be measured using photodetectors.

III. PRINCIPLE OF OPERATION

Fig. 1(b) presents the proposed 2 × 2 building block schematic of the MTMOP. It uses two orthogonal quasi-transverse electric (TE) optical modes: the fundamental quasi-transverse electric (TE0) mode for carrying the main optical signal and the first quasi-transverse electric (TE1) mode for performing phase calibration. The internal phase shifter θ is a mode-insensitive phase shifter applying the same phase shift to the TE0 and TE1 modes. In the MTMOP, we replace the external φ phase shifter by an MZI composed of I) a mode insensitive multimode interferometer (MMI) as a 50:50 beam splitter, II) two phase shifters (φ and δ), III) a second mode insensitive MMI as the beam combiner. The phase shifter δ is mode sensitive with different thermo-optic coefficient (dn_c/dT) for TE0 and TE1, where n_c is the effective refractive index and T is the temperature. The phase shifter φ is mode insensitive.

Fig. 1(c) shows a 4 × 4 MTMOP in the Reck architecture [27] based on the aforementioned 2 × 2 building block. The idea presented in this paper can be extended to other programmable optical processor architectures such as Clement mesh [28] or diamond mesh [29]. The optical signal generated by the phase calibration unit along with the main optical signal (INi) are mode multiplexed and applied to the multi-mode input waveguide on TE1 and TE0, respectively. At the output we demultiplex the two modes. TE0 goes to the output and TE1 is detected by the phase calibration unit for the programming purpose.

The flowchart presented in Fig. 2 summarizes the procedure of programming a MTMOP. We start with the phase shifter θ. Programming phase shifter θ is more straightforward since it defines the output optical power. We sweep the phase shifter θ voltage bias and measure the TE0 optical power at the top outputs (O, in Fig. 1(b)). Considering the 50:50 splitting ratio of the splitter/combiner MMIs, the optical power is minimized and maximized at θ = 0 and θ = π, respectively, for all values of φ and δ.

For programming the external phase shifters, we start with setting a bias to φ as an initial point for the desired TE0 phase shift. We then sweep the phase shifter δ voltage bias until the TE0 signal power at O is maximized meaning the TE0 signal passing through the phase shifters φ and δ constructively interferes. This would not be the case for TE1 owing to the mode sensitive nature of δ. Knowing d_n_c/dT for TE0 and TE1, we calculate the phase shift applied to TE0 by measuring the output amplitude of TE1. Knowing the phase shift applied to the TE0, we iterate the process until achieving the desired phase shift to TE0. Using this process, we can monitor the phase shift applied by the external phase shifters. Monitoring the phase shift is helpful in both calibration and programming phase of optical processors. We can calibrate the MTMOP completely on-chip using photodetectors and without need for coherent detection. Also, in the programming phase, the MTMOP enables monitoring the phase shift applied by the external phase shifter. This feedback signal can be used for closed loop programming and helps compensating the dynamic errors and achieving more accurate performance.

To program the complete architecture presented in Fig. 1(c), we follow the similar approach used in conventional optical processors as discussed in [24], and supplementary material of [22]. To program a mesh of MZIs we need to precisely set the phase in all individual MZIs. To program a specific MZI, we select an optical path that includes this MZI. We set all other MZIs along with this path to either cross or bar state. A path that includes minimum of other MZIs is desirable to prevent accumulation of programming error. Fig. 1(c) shows a 4 × 4 MTMOP within a Reck mesh including 18 phase shifters. The number of phase shifters increases to 76 for an 8 × 8 structure with a circuit layout that becomes challenging to arrange. For larger mesh sizes with several MZIs, waveguide taps, or in-line transparent photodetectors may be considered to control the numerous phase shifters and ease the circuit layout [30], [31].

IV. MTMOP DESIGN

The proposed MTMOP is designed for fabrication on a silicon-on-insulator (SOI) chip with a device thickness of 220 nm. The width of the waveguides for single mode propagation (TE0) and the multi-mode propagation (TE0 and TE1)
are 0.43 μm and 0.96 μm, respectively. We use adiabatic directional coupler-based mode multiplexers (MUXs)/de-multiplexers (DeMUXs) for mode conversion at the input and output. The design parameters for the MUXs/DeMUXs, MMIs, multimode S-bends are discussed in our previous works reported in [32], [33]. The phase shifters are thermo-optic phase shifters realized using high-resistance titanium-tungsten alloy (TiW). Contact with the heaters is made with a low-resistance titanium-tungsten/aluminum bi-layer (TiW/Al). As shown in Fig. 3, design of the phase shifters is done by simulating $d_{\text{neff}}/dT$ for different TE modes as a function of the phase shifter’s width using numerical tools. For the waveguide width larger than 4 μm, the difference between the values of the $d_{\text{neff}}/dT$ for TE0 and TE1 is less than 1% and the phase shifter is thus mode insensitive. For smaller width of phase shifter, $d_{\text{neff}}/dT$ varies for TE0 and TE1 resulting in a mode sensitive phase shifter. If we further decrease the phase shifter width below 0.96 μm, the propagation loss of TE1 drastically increases due to the overlap of its field distribution and the waveguide sidewalls. We select the width of 4 μm for mode insensitive phase shifters ($\theta$ and $\phi$) with $d_{\text{neff}}/dT = 1.74$. Further increase in the width of the mode insensitive phase shifter does not contribute considerably to the phase insensitivity, however, it decreases the power efficiency. We select a width of 0.96 μm for mode sensitive phase shifter ($\delta$) to maximize the phase sensitivity while maintaining low propagation loss for TE1 mode. For the phase shifter $\delta$, $d_{\text{neff}}/dT$ is 1.8, and 1.96 for TE0 and TE1, respectively.

Fig. 4(a) plots the simulated TE0 phase shift passing through the phase shifters $\phi$ and $\delta$. As indicated in the flowchart of Fig. 2, we choose the bias of phase shifters $\phi$ and $\delta$ with the ratio to maintain constructive interference for TE0 at $O_d$. We scale the x-axis of all the plots in Fig. 4 to highlight this choice of bias for the two external phase shifters. Fig. 4(b) plots the simulated TE1 phase shift applied by the $\phi$ and $\delta$. The phase shifter $\phi$ applies the same phase shift to TE0 and TE1 due to its mode-insensitive characteristics. However, $\delta$ is mode-sensitive and gives different phase shift to TE1. Fig. 4(a) displays how the optical signal passing through $\phi$ and $\delta$ constructively interfere for TE0, while this is not the case for TE1 as shown in Fig. 4(b).

![Fig. 3. Changes in the effective indices with temperature ($d_{\text{neff}}/dT$) as a function of the phase shifter width for the first two TE modes.](image)

![Fig. 4. (a) TE0 phase shift applied by phase shifters $\phi$ and $\delta$, (b) TE1 phase shift applied by $\phi$ and $\delta$, (c) Output power of TE0 and TE1 at $O_d$, and phase shift applied to TE0 as functions of phase shifters voltage bias.](image)
demonstrate a proof of concept for the system level operation of MTMOP. Design of a more complex mode sensitive phase shifter with a larger difference in $dn_{eff}/dT$ of the optical modes would lead to a higher $ER_{TE1}$, and, thus, more dynamic range phase programmability. We define mode sensitivity ($\zeta$) for a phase shifter as the ratio of $dn_{eff}/dT$ for TE1 and TE0:

$$\zeta = \frac{dn_{eff}(TE1)/dT}{dn_{eff}(TE0)/dT}$$  \hspace{1cm} (2)

Fig. 5(a) shows the normalized TE1 optical power at $O_0$ versus the phase shift applied to $\phi$ for different values of $\zeta$. Following the procedure presented in the flowchart (Fig. 2), we maintain constructive interference at $O_0$ for TE0 by selecting an appropriate bias applied to $\delta$. As shown in Fig. 5(a), increasing $\zeta$ from 1.09 (1.96/1.8) to 1.5 leads to a larger change in the detected TE1 power while sweeping $\phi$ from 0 to $2\pi$, thus larger $ER_{TE1}$. A mode sensitive phase shifter with $\zeta$ close to 1.5 can be realized using inverse design [34], [35], or subwavelength grating (SWG) structures [36] and will highly contribute to an optimized performance of MTMOPs. The mode sensitive phase shifter design may rely on the fact that the TE0 propagates mainly in the multimode waveguide center whereas TE1 field pattern exhibits two lobes closer to the waveguide sidewalls. The thermo-optic coefficient of silicon is an order of magnitude larger than that of oxide [37]. By engineering the thermo-optic coefficient of the regions closer to the waveguide sidewalls using SWG structures or inverse design while keeping the waveguide center as silicon, we can realize wide different thermo-optic coefficient for TE0 and TE1.

For $\zeta = 1.5$, $ER_{TE1}$ is maximized. In this case, for $2\pi$ phase shift applied to TE0 (i.e., $2\pi$ accumulation for TE0 from both $\phi$ and $\delta$), the phase shift applied to TE1 is $2\pi$ in the $\phi$ arm (mode insensitive phase shifter) and $3\pi$ in the $\delta$ arm, leading to destructive interference for TE1. Therefore, the TE1 power at $O_0$ is minimum. For $\zeta > 1.5$, TE1 optical power would not be an injective (one-to-one) function of the phase shift applied to TE0 over $0 < \phi < 2\pi$ meaning that, for a single value of TE1 power one can read two values of phase shift. Thus, we must keep $\zeta \leq 1.5$ to estimate $\phi$ from TE1 optical power without requiring further analysis. Fig. 5(b), shows the calculated $ER_{TE1}$ versus $\zeta$ of the phase shifter $\delta$. In this figure we show $\zeta > 1.5$ with a dash line to highlight the injective function part. In Fig. 5, the effect of modal crosstalk is not considered. Analytically, the TE1 optical power can reach zero and $ER_{TE1}$ can reach infinity while in practice, $ER_{TE1}$ is limited by at least modal crosstalk.

Like other photonic integrated devices, fabrication imperfections affect the performance of MTMOP and its precision in monitoring the phase shift. The two main imperfections affecting the phase shift monitoring process are the unbalanced loss in the $\phi$ and $\delta$ arms, and the deviation from 50:50 splitting ratio in the splitter/combiner MMIs. A balanced loss in the $\phi$ and $\delta$ arms is not a significant concern. Even though a balanced loss increases the total insertion loss of the structure, it does not lead to an error in the phase shift monitoring. This is mainly due to the fact the MTMOP uses relative optical power to monitor the phase shift which remains unchanged in the presence of balanced loss.
Fig. 6(a) illustrates TE0 and TE1 normalized output power at $O_P$ in the presence of imperfections. Based on the device operation principle discussed in Fig. 2, we always set $\delta$ in such a way that the TE0 propagating in the two arms constructively interferes. Therefore, even in case of unbalanced loss or non-ideal splitting ratio, the normalized TE0 power remains at 0 dB level. Unlike TE0, TE1 changes with imperfections leading to deviation in the monitored phase $\phi$ from the applied/intended phase $\phi_i$, presented in Fig. 6(b). The error in the monitored phase shift is at its maximum when the TE1 optical power is at its minimum. This situation occurs when the difference in the phase shift applied by $\delta$ to TE0 and TE1 is $\pi$ (constructive interference for TE0 and destructive interference for TE1). In this situation, in the absence of fabrication imperfections, the TE1 power is insignificant. Whereas, in the presence of imperfections, the optical power in the two arms is not exactly equal and we still detect TE1 power at the output. Fig. 6(c) shows the error in phase shift monitoring for different levels of imperfections. While discussing Fig. 4, we mentioned that for $\phi$ between 0 and $2\pi$, $ER_{TE1}$ is limited (around 0.4 dB). To increase $ER_{TE1}$, we proposed biasing the phase shifter $\phi$ at larger values of voltage (e.g., 2.2 V and 3.1 V to get a phase shift of $2\pi$ to $4\pi$). However, based on results presented in Fig. 6, this approach leads to higher sensitivity to the fabrication imperfections. In other words, larger change in the phase shift applied to TE0 and TE1 by $\delta$ increases the $ER_{TE1}$ at the cost of increased sensitivity to fabrication imperfections. For 0.1 dB loss unbalance and 48:52 splitting ratio of splitter/combiner, the maximum phase monitoring error is 0.003 $\pi$ and 0.006 $\pi$, when biasing phase shifter $\phi$ at 2.2 V (corresponding to $2\pi$ phase shift) and 3.1 V (corresponding to $4\pi$ phase shift), respectively. This error increases to 0.034 $\pi$ and 0.073 $\pi$, for 0.2 dB loss unbalance and 42:58 splitting ratio.

Variation in the phase shifter widths can also lead to the error in phase shift monitoring. This is a greater concern for the phase shifter $\delta$ since its temperature coefficient can change significantly with the waveguide width. For example, in the presented design, 10 nm change in the width of $\delta$ (with a nominal width of 0.96 $\mu$m) leads to approximately 1% variation in its temperature coefficient (1.96 to 1.94 based on Fig. 3). An MTMOP with a mode-sensitive phase shifter based on inverse design or SWG structures can be considered for less sensitivity to fabrication variation in waveguide dimensions [34], [35]. The modal crosstalk of the multimode components, especially MUX and deMUXs, adds an error to the phase shift monitoring process.

It is worth noting that the proposed MTMOP 2 × 2 building block includes an additionalMZI compared to the conventional optical processors leading to a higher insertion loss. Also, the MTMOP uses multimode components (MMIs, waveguide bends, crossings, etc.) exhibiting more insertion loss compared to their single mode structure counterparts. The bulky multimode components in MTMOP along with MUX/deMUXs increase the footprint of this processor compared to the conventional counterparts. Recently, there has been great improvement in developing SiPh multi-mode components to be used in mode-division-multiplexing (MDM) telecommunication systems [32], [33], [38]. Considering the developing trend in SiPh multi-mode components, MTMOP provides a viable solution to advance towards scalable self-programming optical processors.

In terms of the power consumption, the MTMOP includes an additional phase shifter per 2 × 2 building block compared to the conventional optical processor. This leads to an average increase of 50% power dissipation in the phase shifters. However, the MTMOP design provides a solution for on-chip monitoring of optical phase. This in turn reduces the complexity and elaboration of power-hungry hardware used for detecting the optical phase and simplify the optimization algorithms used for programming the optical processors.

V. CONCLUSION

We propose the Multi-Transverse-Mode Optical Processor design for on-chip programming of optical processor. Exploiting the first two TE optical modes, the proposed design enables measurement of optical phase without use of coherent detection techniques. The group velocity of TE0 and TE1 propagating through a mode sensitive phase shifter is different, while both TE0 and TE1 modes travel with the same speed in a mode-insensitive phase shifter. In the unbalanced MZI with mode-sensitive and mode-insensitive phase shifters in the two arms, we can set the bias of the phase shifters so that TE0 mode constructively interfere while this will not be the case for TE1. We can then detect the phase shift applied to TE0 measuring the optical power change in TE1 eliminating the need for phase detection in the calibration of the optical processor.

ACKNOWLEDGMENT

The authors would like to acknowledge the help of CMC Microsystems for subsidizing the applied nanotool (ANT) multi-project wafer fabrication run.

REFERENCES

[1] F. Shokraneh, M. S. Nezami, and O. Liboiron-Ladouceur, “Theoretical and experimental analysis of a 4 × 4 reconfigurable MZI-Based linear optical processor,” J. Lightw. Technol., vol. 38, no. 6, pp. 1258–1267, Mar. 2020.
[2] I. A. D. Williamson, T. W. Hughes, M. Minkov, B. Bartlett, S. Pai, and S. Fan, “Reprogrammable electro-optic nonlinear activation functions for optical neural networks,” IEEE J. Sel. Topics Quantum Electron., vol. 26, no. 1, Jan./Feb. 2020, Art. no. 7700412.
[3] L. De Martinis et al., “Photonic integrated reconfigurable linear processors as neural network accelerators,” Appl. Sci., vol. 11, no. 13, Jul. 2021, Art. no. 6232.
[4] R. Hamey et al., “Towards large-scale photonic neural-network accelerators,” in Proc. IEEE Int. Electron Devices Meeting, 2019, pp. 22.8.1–22.8.4.
[5] D. V. Miller, “Self-configuring universal linear optical component,” Photon. Res., vol. 1, no. 1, pp. 1–15, 2013.
[6] J. Capmany, I. Gasulla, and D. Pérez, “Microwave photonics: The programmable processor,” Nature Photon., vol. 10, pp. 6–8, 2016.
[7] M. A. Nahmias, T. F. de Lima, A. N. Tait, H.-T. Peng, B. J. Shastry, and P. R. Prucnal, “Photonic multiply-accumulate operations for neural networks,” IEEE J. Sel. Topics Quantum Electron., vol. 26, no. 1, Jan./Feb. 2020, Art. no. 7701518.
[8] C. Taballione et al., “8 × 8 Programmable quantum photonic processor based on silicon nitride waveguides,” in Proc. Front. Opt. / Laser Sci., 2018, Paper FTu3A.58.
[9] N. C. Thompson, K. Greenewald, K. Lee, and G. F. Manso, “Deep learning’s diminishing returns: The cost of improvement is becoming unsustainable,” IEEE Spectr., vol. 58, no. 10, pp. 50–55, Oct. 2021.
[10] Y. Shen et al., “Deep learning with coherent nanophotonic circuits,” Nature Photon., vol. 11, pp. 441–446, 2017.

[11] D. Pérez et al., “Multipurpose silicon photonics signal processor core,” Nature Commun., vol. 8, no. 1, Sep. 2017, Art. no. 636.

[12] Q. Cheng, J. Kwon, M. Glick, M. Bahadori, L. P. Carloni, and K. Bergman, “Silicon photonics codesign for deep learning,” Proc. IEEE, vol. 108, no. 8, pp. 1261–1282, Aug. 2020.

[13] M. Teng et al., “Miniaturized silicon photonics devices for integrated optical signal processors,” J. Lightw. Technol., vol. 38, no. 1, pp. 6–17, Jan. 2020.

[14] D. Pérez, I. Gaussia, J. Capmany, and R. A. Soref, “Reconfigurable lattice mesh designs for programmable photonic processors,” Opt. Exp., vol. 24, pp. 12093–12106, 2016.

[15] S. Pai, B. Bartlett, O. Solgaard, and D. A. B. Miller, “Matrix optimization on universal unitary photonic devices,” Phys. Rev. Appl., vol. 11, 2019, Art. no. 064044.

[16] T. W. Hughes, M. Minkov, Y. Shi, and S. Fan, “Training of photonic neural networks through in situ backpropagation and gradient measurement,” Optica, vol. 5, pp. 864–871, no. 7, 2018.

[17] W. Bogaerts et al., “Programmable photonic circuits,” Nature, vol. 586, pp. 207–216, 2020.

[18] N. C. Harris et al., “Linear programmable nanophotonic processors,” Optica, vol. 5, pp. 1623–1631, 2018.

[19] M. Nikdast, G. Niculescu, J. Trajkovic, and O. Liboiron-Ladouceur, “Chip-scale silicon photonic interconnects: A formal study on fabrication non-uniformity,” J. Lightw. Technol., vol. 34, no. 16, pp. 3682–3695, Aug. 2016.

[20] M. Arjovsky, A. Shah, and Y. Bengio, “Unitary evolution recurrent neural networks,” in Proc. 33rd Int. Conf. Mach. Learn., 2016, pp. 1120–1128.

[21] M. Y.-S. Fang, S. Maniapatruni, C. Wierzyński, A. Khosrowshahi, and M. R. DeWeese, “Design of optical neural networks with component imprecisions,” Opt. Exp., vol. 27, pp. 14009–14029, 2019.

[22] S. Bandyopadhyay, R. Hamerly, and D. Englund, “Hardware error correction for programmable photonics,” Optica, vol. 8, no. 10, pp. 1247–1255, 2021.

[23] M. Hai, M. Sakib, and O. Liboiron-Ladouceur, “A 16 GHz silicon-based monolithic balanced photodetector with on-chip capacitors for 25 Gbaud front-end receivers,” Opt. Exp., vol. 21, no. 26, pp. 32680–32689, Dec. 2013.

[24] F. Shokranesh, S. Geoffroy-Gagnon, and O. Liboiron-Ladouceur, “High-performance programmable MZI-based optical processors,” in Silicon Photonics for High-Performance Computing and Beyond. Boca Raton, FL, USA: CRC Press, 2021, pp. 335–365.

[25] N. C. Harris et al., “Efficient, compact and low loss thermo-optic phase shifter in silicon,” Opt. Exp., vol. 22, no. 9, pp. 10487–10493, 2014.

[26] M. Jacques et al., “Optimization of thermo-optic phase-shifter design and mitigation of thermal crosstalk on the SOI platform,” Opt. Exp., vol. 27, pp. 10456–10471, 2019.

[27] M. Reck, A. Zeilinger, H. J. Bernstein, and P. Bertani, “Experimental realization of any discrete unitary operator,” Phys. Rev. Lett., vol. 73, no. 1, 1999, Art. no. 58.

[28] W. R. Clements, P. C. Humphreys, B. J. Metcalf, W. S. Kolthammer, and I. A. Walmsley, “Optimal design for universal multiport interferometers,” Optica, vol. 3, pp. 1460–1465, 2016.

[29] F. Morichetti et al., “Non-invasive on-chip light observation by contactless waveguide conductivity monitoring,” IEEE J. Sel. Topics Quantum Electron., vol. 20, no. 4, pp. 292–301, Jul./Aug. 2014.

[30] W. Bogaerts et al., “Programmable photonic circuits,” Nature, vol. 586, no. 7828, pp. 207–216, Oct. 2020.

[31] A. Das, G. Zhang, H. R. Mojaver, and O. Liboiron-Ladouceur, “Scalable two-mode 3-Port and 4-Port mode insensitive silicon photonic switches,” IEEE Photon. Technol. Lett., vol. 33, no. 11, pp. 557–560, Jun. 2021.

[32] G. Zhang, H. R. Mojaver, A. Das, and O. Liboiron-Ladouceur, “Mode insensitive switch for on-chip interconnect mode division multiplexing systems,” Opt. Lett., vol. 45, no. 4, pp. 811–814, 2020.

[33] G. Zhang, D. X. Xu, Y. Grinberg, and O. Liboiron-Ladouceur, “Topological inverse design of nanophotonic devices with energy constraint,” Opt. Exp., vol. 29, pp. 12681–12695, 2021.

[34] G. Zhang, D. X. Xu, Y. Grinberg, and O. Liboiron-Ladouceur, “Efficient mode exchanger-based silicon photonic switch enabled by inverse design,” Opt. Exp., vol. 30, no. 12, pp. 20543–20553, 2022.

[35] J. H. Schmid et al., “Refractive index engineering with subwavelength gratings in silicon microphotonic waveguides,” in Proc. IEEE Winter Topicals, 2011, pp. 147–148.

[36] A. Arbabi and L. L. Goddard, “Measurements of the refractive indices and thermo-optic coefficients of Si3N4 and siox using microring resonances,” Opt. Lett., vol. 38, no. 19, pp. 3878–3881, 2013.

[37] L. Zhang et al., “New-generation silicon photonics beyond the singlemode regime,” 2021, arXiv:2104.04239.