IMPLEMENTATION OF FIRST ORDER ALL PASS FILTER USING CMOS 45NM MILLER AMPLIFICATION TECHNIQUE

1N. Siddaiah, 2B. Susmitha, 3V. Keerthana sarma, 4R. Chandrika,5G.V. Ganesh

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Vaddeswaram, AP, India.

Received: 14.11.2019  Revised: 19.12.2019  Accepted: 22.01.2020

Abstract
This paper presents a fully coordinated CMOS all-pass channel with a very low 2Hz post recurrence. It has a band swell of 0.08-dB and an area of 0.029-mm2SI. It has 0.38-mW power use with ±0.6-V control supplies in strong reversal. In the sub-edge, it has a calm power of 0.64-μW and operates with ±200-mV dc supplies. The increase of the mill operator is used to get a large proportionate capacitor without exceeding the top Si region. Through fluctuating the miller speaker’s addition, the post recurrence can be changed from 2 to 48 Hz. The findings of discovery and re-enactment of a 45 nm CMOS engineering test chip model are in line with the circuit suggested.

Keywords: Amplification, Implementation, capacitor.

INTRODUCTION

The recurrence channels can be found in any electronic gadget and henceforth can be considered as the most much of the time utilized capacity squares while preparing simple sign. Although different sorts and topologies of recurrence channels can be found in the open writing, still noteworthy consideration is paid to their plan, where the new arrangements pursue various necessities, for example, all inclusiveness, multifunction, controllability, dynamic component type, low power utilization, low supply voltage, high basic mode dismissal, and so forth [1]. From the prerequisites recorded above, essentially the sort of the dynamic component is considered, since dependent on the dynamic component type picked to actualize the necessary circuit, the low power utilization as well as low supply voltage of the last capacity square can be likewise accomplished [2-3]. Other than the plan of capacity squares utilizing propelled kinds of dynamic components, the structure of differential channels increases an expanded consideration thusly circuits include the benefit of resistance from normal mode commotion signals, improved powerful range, lower symphonic contortion, and decrease the impact of coupling between different squares once contrasted with essential single-finished arrangements. Be that as it may, once depicting the exhibition of any differential capacity square just the information and yield signals are thought to be differential and from the numerical perspective the inward structure of the capacity square is covered up. In this manner, the proposed circuits can be alluded to as evident (or completely) and pseudo-differential capacity squares if the internal structure of the capacity square is likewise differential or rather stays single-finished, individually. The genuine differential capacity squares for the most part include extremely high normal mode dismissal proportion, however the multifaceted nature of the circuit topology fundamentally increments [4-8]. They proposed a system to perform arithmetic operations according to the BODMAS sequence generating random numbers by LFSR developing encryption algorithm[9-10]. In this paper they have implemented a orthogonal codes by using cryptography techniques to improve error detection and correction rate and also by using symmetric encryption and hamming code[11-12]. They have implemented a technology name GDI technology for developing the comparator circuit which is designed in Tanner EDA to reduce the power and delay[13-15]. They compared the high speed carry skip adder to the conventional carry skip adder to check the parameters such as area, power, delay, LUT’s[16]. In this paper they have shown the reconfigurable key generation methods suitable in cryptography applications for data security[17].

X. Lai and Z. Lin, “Design and application of allpass filters with equiripple group delay errors,” Allpass filters with equiripple group delay errors, Allpass filters also seen many implementations in the fields of signal processing. In this paper an incremental linear programming (LP) algorithm is first introduced to resolve the minimax step error concept of allpass filters. An incremental weighted minimax (WMM) approach is then implemented in order to model allpass filters including equi-ripple group lag errors. Finally, the iterative WMM methodology is adapted to the configuration of half-band filters with equiripple fixed group delays dependent on all-pass filter. Examples of the project show that even the updated incremental LP algorithm is also very productive for minimax All pass filter models as well as the iterative WMM method is very successful for All pass filter fixed group delay models and All pass filter-based half-band filters.

P. Ahmadi, B. Maundy, A. S. Elwakil, L. Belostotski, and A. Madanayake, “A new second-order all-pass filter in 130-nm CMOS,” The brief describes a novel all-pass filter derived from a canonical standard transistor band pass filter with a broad-bandwidth second-order voltage control. The device’s core consists of a single transistor, multiple resistors, and two components for power storage. The proposed filter procedure is subject to experimental verification.

Assessed to have a 55-ps group delay across a 6-GHz bandwidth while absorbing 18.5 mW from a 1.5-V supply, a filter proposed in an IBM 0.13-μm CMOS. This work illustrates experimentally an all-pass filter CMOS that works at multigigahertz frequencies and attains the largest delay-bandwidth product related to all-pass filters previously published by the authors. J. Vavra, J. Bajer, and D. Bošek, "Differential-input buffered and
transconductance amplifier-based all-pass filter and its application in quadrature oscillator,” - The paper uses Differential-Input Buffered and Transconductance Amplifier, two grounded resistors and two grounded condensers to communicate with a novel all-pass filter circuit. On its quadrature oscillator device, which delivers a few voltage and current output signals changed by 90° and equal in phase amplitude, the suggested all-pass filter functionally is demonstrated. The rate of oscillation can be set individually under the condition of oscillation. The theoretical acts of the all-pass filter as well as the whole quadrature oscillator were checked using PSpice simulation.

S. K. Garakouei, R. A. M. Klum perin, K. B. Nauta, and F. E. vanVliet, “Frequency limitations of first-order gm-RC all-pass delay circuits.” - All-pass filter circuits can implement a time delay, but in practice they show delay and gain variations versus frequency, limiting their useful frequency range. In order to evaluate this frequency range, this brief derives empirical equations given a certain maximum allowable delay and gain variance budget. We are studying and contrasting two well-known gm-RC first-order all-pass circuits that can be compactly realized in CMOS technology and link their delay difference to the main pole frequency. Designing parasitic poles and setting a limit on gain variation, deriving equations for the potential average pole frequency and delay vs. frequency variability. Such equations are used for modeling and analyzing delay cells that meet design objectives compared to simulation. C. Cakir, U. Cam, and O. Cicekoglu, “Novel allpass filter configuration employing single OTRA.” - A modern circuit design uses a one active transresistance amplifier(OTRA) and four discrete elements for first and second order rendering of all pass filters. Due to the internal grounding of the OTRA output terminals, the symptoms of input parasites were significantly reduced. Circuit implementations include the phase equalizer, the oscillator quadrature, and the high-Q band pass filter analog signal processing. The output of the all pass filter is demonstrated by a quadrature oscillator circuit-level simulation with the OTRA CMOS realization [31-35].

METHODOLOGY

There is extensive use of All-Pass Filters(APFs) in signal approach. They can also used in bunch delay (GD)/stage equalizers, recurrence of specific channels with a top-notch factor, etc. It is also a significant quadrature and multiphase oscillator square. It can very well be used as it can give time delay in differential control and beam forming plans. A first-request APF presents a 90° - stage move at a recurrence f0 (called shaft recurrence), whose worth is conversely relative to a RC time constant. Most detailed incorporated APFs have a shaft recurrence f0 in the kilohertz-gigahertz run. The purpose of this paper is to conduct a fully orchestrated All-Pass Filter in the Hz range with very low f0. This low f0 recurrence is important for certain purposes, such as turning circle viscometer, sensor-based therapeutic gadgets that simultaneously prepare the detected natural sign with frequencies below 100Hz. Viscometer can recognize thickness of blood, which decides numerous infections, for example, diabetes mellitus, jungle fever hypertension, and ischemic stroke. The pivoting circle viscometer requires to constantly transform attractive field that can be generated in range of 0.5 Hz-50 Hz by two stable quadrature sinusoidal waveforms. APFs can generate sinusoidal waveforms of quadrature. Similarly, APFs can be used to produce straight-stage equalizers that are used as a postpone line. This is necessary to give synchronization of continuous sign for preparing medicinal gadgets, such as electro encephalography frame works, between different parallel handling squares. The recurrence f0 in the proposed APF is given by an outflow of the structure f0 = 1/(2πRC). Consequently, to acquire a low-recurrence f0 in Hz go, exceptionally huge capacitor(C) and resistor(R) esteem are required. Notwithstanding, usage of huge C and R esteem in usual CMOS innovation with accessible ordinary resistors and capacitors would take incredibly huge silicon zone. In this paper, huge esteemed resistors are executed utilizing the spillage opposition of the switch one-sided source-mass and channel mass p-n intersection inside a p-MOS transistor working in cutoff locale.

Using exchanged condenser topology, a huge esteemed resistor can also be copied where a two non-overlapping clock should be made. A straightforward differential Miller speaker is used to copy huge capacitors (almost 100 pF) using the influence of miller from a respectable physical capacitor C (almost pF). These tremendous protections and condensers can give a recurrence of low cut-off. Dynamic Miller capacitors can be recognized by fluctuating the Miller intensifier add-on, offering adjustable post frequencies that can be used to tune f0 to compensate for varieties of assembly and temperature.

We have proposed a system because of its adaptability, the linearized operational transconductance speaker (OTA) is the fundamental structure square of numerous direct and nonlinear simple circuits, for example, caseless time oscillator and channels. The proposed circuit depends on a direct OTA architecture. The organization of differential data uses resistive degradation to explicitly transform the discrete knowledge voltage Vd = V+ in- V- into a sign current with approximation I = Vd / ROTA. The correlating sign flows, in M1,M1P (I and -I) through two ways including their flows in cascaded M3C transistors, a reflected to the yield of the OTA. The present I is recreated with solidarity gain in one of the forms(M3,M3P). In the subsequent way through M3DL, M3DLP, the supply is reflected with a present increase = -2 and siffed by first-request RC low-pass channels associated between hubs V+, V- x, and hubs VB and VA at the entryways of M3DL and M3DLP. Cross-associations are utilized to accomplish reversal of the low-pass separated flows (ILPF) in M3DL and M3DLP. The LPFs have a 3-dB recurrence ωo = 1/(RlargeCM) where CM is capable of Miller capacitance and Rlarge are highly regraded resistors.

As the low-pass separated current in M3DL (M3DLP) is double required. Notwithstanding, usage of huge C and R esteem in usual CMOS innovation with accessible ordinary resistors and capacitors would take incredibly huge silicon zone. In this paper, huge esteemed resistors are executed utilizing the spillage opposition of the switch one-sided source-mass and channel mass p-n intersection inside a p-MOS transistor working in cutoff locale.

Using exchanged condenser topology, a huge esteemed resistor can also be copied where a two non-overlapping clock should be made. A straightforward differential Miller speaker is used to copy huge capacitors (almost 100 pF) using the influence of miller from a respectable physical capacitor C (almost pF). These tremendous protections and condensers can give a recurrence of low cut-off. Dynamic Miller capacitors can be recognized by fluctuating the Miller intensifier add-on, offering adjustable post frequencies that can be used to tune f0 to compensate for varieties of assembly and temperature.

We have proposed a system because of its adaptability, the linearized operational transconductance speaker (OTA) is the fundamental structure square of numerous direct and nonlinear simple circuits, for example, caseless time oscillator and channels. The proposed circuit depends on a direct OTA architecture. The organization of differential data uses resistive degradation to explicitly transform the discrete knowledge voltage Vd = V+ in- V- into a sign current with approximation I = Vd / ROTA. The correlating sign flows, in M1,M1P (I and -I) through two ways including their flows in cascaded M3C transistors, a reflected to the yield of the OTA. The present I is recreated with solidarity gain in one of the forms(M3,M3P). In the subsequent way through M3DL, M3DLP, the supply is reflected with a present increase = -2 and siffed by first-request RC low-pass channels associated between hubs V+, V- x, and hubs VB and VA at the entryways of M3DL and M3DLP. Cross-associations are utilized to accomplish reversal of the low-pass separated flows (ILPF) in M3DL and M3DLP. The LPFs have a 3-dB recurrence ωo = 1/(RlargeCM) where CM is capable of Miller capacitance and Rlarge are highly regraded resistors.

As the low-pass separated current in M3DL (M3DLP) is double required. Notwithstanding, usage of huge C and R esteem in usual CMOS innovation with accessible ordinary resistors and capacitors would take incredibly huge silicon zone. In this paper, huge esteemed resistors are executed utilizing the spillage opposition of the switch one-sided source-mass and channel mass p-n intersection inside a p-MOS transistor working in cutoff locale.

Using exchanged condenser topology, a huge esteemed resistor can also be copied where a two non-overlapping clock should be made. A straightforward differential Miller speaker is used to copy huge capacitors (almost 100 pF) using the influence of miller from a respectable physical capacitor C (almost pF). These tremendous protections and condensers can give a recurrence of low cut-off. Dynamic Miller capacitors can be recognized by fluctuating the Miller intensifier add-on, offering adjustable post frequencies that can be used to tune f0 to compensate for varieties of assembly and temperature.

We have proposed a system because of its adaptability, the linearized operational transconductance speaker (OTA) is the fundamental structure square of numerous direct and nonlinear simple circuits, for example, caseless time oscillator and channels. The proposed circuit depends on a direct OTA architecture. The organization of differential data uses resistive degradation to explicitly transform the discrete knowledge voltage Vd = V+ in- V- into a sign current with approximation I = Vd / ROTA. The correlating sign flows, in M1,M1P (I and -I) through two ways including their flows in cascaded M3C transistors, a reflected to the yield of the OTA. The present I is recreated with solidarity gain in one of the forms(M3,M3P). In the subsequent way through M3DL, M3DLP, the supply is reflected with a present increase = -2 and siffed by first-request RC low-pass channels associated between hubs V+, V- x, and hubs VB and VA at the entryways of M3DL and M3DLP. Cross-associations are utilized to accomplish reversal of the low-pass separated flows (ILPF) in M3DL and M3DLP. The LPFs have a 3-dB recurrence ωo = 1/(RlargeCM) where CM is capable of Miller capacitance and Rlarge are highly regraded resistors.

As the low-pass separated current in M3DL (M3DLP) is double required. Notwithstanding, usage of huge C and R esteem in usual CMOS innovation with accessible ordinary resistors and capacitors would take incredibly huge silicon zone. In this paper, huge esteemed resistors are executed utilizing the spillage opposition of the switch one-sided source-mass and channel mass p-n intersection inside a p-MOS transistor working in cutoff locale.

Using exchanged condenser topology, a huge esteemed resistor can also be copied where a two non-overlapping clock should be made. A straightforward differential Miller speaker is used to copy huge capacitors (almost 100 pF) using the influence of miller from a respectable physical capacitor C (almost pF). These tremendous protections and condensers can give a recurrence of low cut-off. Dynamic Miller capacitors can be recognized by fluctuating the Miller intensifier add-on, offering adjustable post frequencies that can be used to tune f0 to compensate for varieties of assembly and temperature.
amazingly little contrasted with the yield shaft $\omega_{\text{out}}(\omega_0 << \omega_{\text{out}})$ for frequencies $\omega <<\omega_{\text{out}}$ (4) can be approximated.

Consequently, (5) compares to the exchange capacity of a first-request APF with gain $K_{\text{fil}} = 2RL/ROTA$ and shaft recurrence $f_0 = 1/(2\pi R_{\text{large}}C)$. For $ROTA = 2RL$, the APF has solidarity gain.

The two significant attributes of the principal request channels are its stage and GD. The stage reaction of the channel acquired from (5) is given by

$$\phi = -2 \tan^{-1}(\omega_0)$$

(7) is given by the GD of the APF. GD varieties are a part of the nonlinearity of the stage.

$$\text{GD} = -d\phi d\omega = 2 1 + (\omega/\omega_0)^2 1 \omega_0.$$ 

In the event that there is a direct stage variety with recurrence, GD must be steady. A first-request APF doesn't give direct stage move. But that as it may, by expanding the request for channel direct stage move can be approximated

The data transfer capacity (BWAPF) of the APF is controlled by the high-recurrence predominant shaft $f_0$ situated at the yield hub $V_{\text{out}}$. The $f_0$ can be communicated by (8) when $RL = ROA$ and $CL$ is the heap capacitance

$$f_0 = \frac{V_{\text{out}}}{2\pi RL}$$

Using the spillage opposition of two diode-associated PMOS transistors working in cutoff phase, the shaft recurrence $f_0$ with estimate in Hz demand can be attained. Image 2 shows how enormous measures are being used. From the video, 2, Two p-n intersections can be seen very well. One is between the n-well and the origin. The following is between the area of n-well and the origin. The p-n intersections are one-sided switches as the n-well is aligned with VDD. When the diode-associated pMOS is in the cutoff point, the spillage obstruction of these switched one-sided p-n intersections gives a huge opposition. This two enormous esteemed resistors are connected to the M3DL and M3DLP entrance in Fig. 1. Give well-controlled voltage at the entrance of the dc. These two transistors are called semi gliding entryway transistors. This method has been utilized to actualize amazingly enormous resistors (Rlarge $\sim$ 100 G) for some applications. Mill operator increase impact is also included in this paper to imitate more condensers of moderately low-estimated physical condensers relying on the addition of the enhancer (in this system implemented is CM = 310 pF).

Figs. loops. 1ROTA=10k, RM= 1.5k, capacitor C=10pF, transistor unit sizes (in mm) of 3.376/0.27(pMOS) and 6.67/0.27(nMOS) ±0.6-V dual voltage supply (VDD and VSS), heap RL= 5 k, CL= 25 pF, predisposition current IB = 20 μA, and RLMA = 12 k. The Miller speaker’s greatness reaction AM from the video. 7. The single-finished gain for the upsetting enhancer tends to be seen as 30 dB at 31.62 V / V as an alternative of 32 V / V. The mild decrease occurs at contribution of the Miller multiplier Fig due to body impact from door to wellspring of transistors MN1 and MNIP. 3(b). This result is consistent with the hypothesis of the transforming speaker increased by 32 V / V. The extent and duration of CM’s Output voltage to the Miller multiplier’s contribution separately. It seems to be known that impedance decreases as a recurrent building at a steady pace of 20db/decade and the stage is close to -90 to 20kHz. Such behavior is consistent with a condenser’s true reaction behavior. The impedance is approximately 256 M at 2 Hz. As $X_C = 1/(p\mu F)C$, $C$ is estimated at 2 Hz as 310 pF. In this way, a 310-pF condenser can be imitated from a 10-pFbase condenser.

Table 1 presents all out consonant contortion and APF shaft recurrence at four vary corners (tt, ss, fs, and ssf). The APF’s transient reaction is shown in Fig. 10 Single four corners. The mimicked shaft recurrence estimate is shown in four corners. The standard differences at four distinct corners of the post frequencies is 0.03 Hz. A predictable channel post

\[ \text{RESULTS} \]

\[ \text{Simulation completed with 6 Warnings} \]
CONCLUSIONS

In 45-nm CMOS innovation, a first-request APF with very low f0 recurrence (Hz) was submitted and tentatively reviewed with a test chip model. No other APF with such low f0 recurrence was accounted for in the writing for the creators data. The circuit suggested relies on a specific OTA and offers extremely low skewing of the passband. Because of the use of semi-skimming entrance transistors and Miller capacitors, it achieves incredibly huge time constants (every second) with low silicon territory requirements. Variable f0 can be accomplished by adjusting the Miller enhance increment. The test results show that the proposed APF offers a 2Hz stage quadrature and a fair dc to 100 kHz extension. Reenactments also shown that the suggested circuit can also operate in the subthreshold region with substantially reduced product voltages and power scattering.

REFERENCES

1. X. Lai et al., "Design and application of allpass filters with equi ripple group delay errors," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2013, pp. 2924–2927.
2. B. Manda and A. Madanayake, "A new second-order all-pass filter in 130-nm CMOS," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 63, no. 3, pp. 249–253, Mar. 2016.
3. J. Vavra, et al., "Differential-input buffered and transconductance amplifier-based all-pass filter & its application in quadrature oscillators," in Proc. 35th Int. Conf. Telecommun. Signal Process. (TSP), Jul. 2012, pp. 411–415.
4. B. Nauta, and F. E. van Vliet, "Frequency limitations of first-order gm RC all-pass delay circuits," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 9, pp. 572–576, Sep. 2013.
5. P. Ahmad, et al., "10-GHz current- mode 1st- and 2nd-order all pass filters on 130 nm CMOS," in Proc. IEEE 56th Int. Midwest Symp. Circuits Syst. (MWSCAS), Aug. 2013, pp. 1–4.
6. V. Bodkhe, et al., "All pass filter employing one grounded capacitor and one active element," Electron. Lett., vol. 45, no. 16, pp. 807–808, Jul. 2009.
7. C. Cakir, et al., "Novel allpass filter configuration employing single OTRA," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 122–125, Mar. 2005.
8. S. M. Al-Shahran et al., "A novel CMOS wideband auto tuning phase shifter circuit," in Proc. 14th IEEE Int. Conf. Electron. Circuits Syst. Dec. 2007, pp. 649–652.
9. Narendra Babu.et al., FPGA implementation of cryptographic system using BDMAS sequence of operations, 2016, ARPN Journal of Engineering and Applied Sciences, Vol: 11, Issue: 19, pp: 11475 - 11479, ISSN 18196608
10. Murali Krishna B.et al., "FPGA based pseudo random sequence generator using XOR/XNOR for communication cryptography and VLSI testing applications", International Journal of Innovative Technology & Exploring Engineering, ISSN:22783075, Vol No:8, Issue No: 4, 2019, pp: 485 - 494.
11. Noorasha F. and Gunnam LC., Implementation of high security cryptographic system with improved error correction and detection rate using FPGA ,2016, International Journal of Electrical and Computer Engineering, Vol: 6, Issue: 2, pp: 602 - 610, ISSN 20888780
12. Gouthami R.T., Sruhti S., Priya D.H., Prashanth N.,FPGA implementation of cryptographic systems for symmetric encryption,2017 Journal of Theoretical and Applied Information Technology, Vol:95, issue:9, pp: 2038-2045, ISSN: 19928645
13. Hari Kishore K.K., Alekhyaa P., " Area, power and delay efficient 2-bit magnitude comparator using modified gdi technique in tanner 180nm technology .", 2018, International Journal of Engineering and Technology(UAE) ,Vol: 7 Issue: 1.5 Special Issue 5,pp: 90 to:96,DOI: ISSN: 2227524X
14. . Ramakrishna P.et.al.," Design of an ultra low power cmos comparator for data converters .", 2018, International Journal of Engineering and Technology(UAE) ,Vol: 7 Issue: 1.5,pp: 230 to: 233 ,DOI: ISSN: 2227524X
15. Priyanka C., Manoj Kumar N.," Low power and high speed GDI based convolution using Vedic multiplier",2018International Journal of Engineering and Technology(UAE) ,Vol: 7 Issue: 1.5, pp: 19 to: 25 ,DOI: ISSN: 2227524X
16. Priyanka C., Hari Kishore K., Bindu Bhargavi M., Kartik B. " Comparative analysis of high speed carry skip adders ", 2018, International Journal of Engineering and Technology(UAE), Vol: 7 Issue: 1.5, pp: 26 to: 30 ,DOI: ISSN: 2227524X
17. Murali Krishna B., Khan H., Stochastic key generation mechanism in cryptography applications through partial reconfiguration,2017 Journal of Advanced Research in Dynamical and Control Systems, Vol:9, issue: Special Issue 12, pp: 1566-1586, ISSN: 1943023X.
18. Rajesh Chowdary G., Chandra Vardhan G, Madhumati G.L., Khan H., FPGA based wireless electronic security system with sensor interface through GSM, 2016, Journal of Theoretical and Applied Information Technology, Vol: 89, Issue: 2, pp: 489 - 494, ISSN 19928645
19. Kishore K.H., Charan N.S., Recognition of delay faults in cluster-based FPGA using BIST,2016, Indian Journal of Science and Technology, Vol: 9, Issue: 28, ISSN 9746846
20. Ganesh G.V.,et.al, Design of a nonvolatile 8T1R SRAM Cell for instant-on operation ,2016, International Journal of Electrical and Computer Engineering, Vol: 6, Issue: 3, pp: 1183 - 1189, ISSN 20808709
21. Sabarish K., Hariish P., "Study and analysis of CMOS carry look ahead adder with leakage power reduction approaches", 2016, Indian Journal of Science and Technology, Vol: 9, Issue: 17, ISSN 9746846
22. Intihaz S., Moumica J., Bhavani M., " FPGA implementation by using Xbee transceiver",2016, Indian Journal of Science and Technology, Vol: 9, Issue: 17, ISSN 9746846
23. Neelima U., Noorasha F.,"Data encryption and decryption using reed-muller techniques",2016, International Journal of Engineering and Technology, Vol: 8, Issue: 1, pp: 83 - 91, ISSN 23198613
24. Kumar P.K.,Kalarla H.K., Optimal design of reversible parity preserving new Full adder / Full subtractor,2017 Proceedings of 2017 11th International Conference on Intelligent Systems and Control,ISCO 2017, pp: 368-373, DOI: 10.1.109/JISCO.2017.7856019, ISBN: 978151E+12
25. B.Murali Krishna et al., Stochastic key generation mechanism in cryptography applications through partial reconfiguration,2017 Journal of Advanced Research in Dynamical and Control Systems, Vol:9, issue: Special Issue 12, pp: 1566-1586, ISSN: 1943023X.
26. Hari Kishore K.,Yadlapati A., " System level verification of advanced extensible interface protocol using verilog HDL ", 2018, Lecture Notes in Electrical Engineering,Vol: 471, Issue: ,pp: 581 to: 588,DOI: 10.1007/978-981-10-
27. Anil Chowdary T.et.al., "A short paper on testability of a SoC ", 2018, International Journal of Engineering and Technology(UAE) ,Vol: 7 ,Issue: 1.5 Special Issue 5 ,pp: 77 to: 85 ,DOI: ISSN: 2227524X

28. Sai Pria L, Vaishnavi B, Rama Krishna M.," Low power and high speed GDI based convolution using Vedic multiplier ", 2018, International Journal of Engineering and Technology(UAE) ,Vol: 7 ,Issue: 1.5 ,pp: 19 to: 25 ,DOI: ISSN: 2227524X

29. Naveen T., Sai Amusha A., Manisha Y., Revathi K., Manasa M.," Implementation of modified Feistel block cipher for OTP generation using Verilog HDL ", 2018, Progress In Electromagnetics Research M ,Vol: 63 ,Issue: ,pp: 163 to: 173 ,DOI: ISSN: 19378726

30. Kishore K.H. Hussain S.N," Performance evaluation of heuristic algorithms in floor planning for ASIC design ", 2018, Journal of Advanced Research in Dynamical and Control Systems ,Vol: 10 ,Issue: 10 Special Issue ,pp: 92 to: 97 ,DOI: ISSN: 1943023X

31. N.Siddaiah, et.al, "Material optimization of the novel cantilever based RF MEMS switch for mobile communication” Transactions on Electrical and Electronic Materials, Springer publications, ISSN 1229-7607 Volume 20 Number 4,May,2019N.Siddaiah et.al,"Design, simulation and analysis of U-shaped and rectangular MEMS based Tri coupled cantilevers"Journal of Scientific and Industrial research,Vol.76,April 2017,235-238

32. Y Bhavani Sankar, R.Anil Kumar, Hossein Pakdast, "Modeling and simulation of Triple coupled Cantilever sensor for mass sensing applications",International Journal of Electrical and computer Engineering(IJEC),vo15,no.3,June 2015, pp.403~408,ISSN:2088-8708.

33. G.R.K Prasad,Hossein Pakdast, Patcha Satya Srinivas Babu, "Optical and Dielectric force gradient actuation schemes for Excitation of Triple coupled Micro cantilever sensor in mass sensing applications",ARPN Journal of Engineering and applied Sciences(JEAS), vol.10, no.8, May 2015,ISSN:1819-6608.

34. N. Siddaiah, et.al. "Performance analysis of cantilever-based bio-sensor for pathogen detection" International Journal of Pharmaceutical Research, 10(2), pp. 107-109,2018.

35. Tentu, V.A.S., Rehman, M.D.Z, "Design, simulation and performance analysis of novel cantilever Rf-mems switch using serpentine meanders", International Journal of Engineering and Advanced Technology,Volume 8,issue 4,pg:1360-1366,April2019