Implementation of SVM for five-level cascaded H-bridge multilevel inverters utilizing FPGA

Maher Abd Ibrahim Al-jewari, Auzani Jidin, Siti Azura Ahmad Tarusan, Mohammed Rasheed
Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka Hang Tuah Jaya, Malaysia

ABSTRACT

The Space Vector Modulation SVM technique has won large acceptance for AC drive applications. However, the utilization of multilevel inverters connected with SVM by Digital signal processor (DSP) raise the intricacy of control algorithm or computational load, increases of the obtaining distortions output voltage. The development of SVM in multilevel inverters may offer higher numbers of switching vectors for acquiring further enhancements of output voltage performances and implement by using Field Programmer Gate Array (FPGA), investigate lower Total Harmonic Distortion (THD). This paper reports the performance evaluation of SVM for five-level of Cascaded H-Bridge Multilevel Inverter CHMI using MATLAB/Simulink, which is sampled at the minimum sampling time, i.e. DT = 5 μs. The switching signals for driving insulated gate bipolar transistor (IGBTs) which are stored in MATLAB workspaces, are then used to be programmed in FPGA using a Quartus II software. Which can be stated the lower THD of the simulation result is about 14.48% for five-level CHMI and experiment result is about 14.31% for five-level CHMI at modulation index M_i=0.9. The error percentage between the simulation results and experimental results of the fundamental output voltage in SVM is small which is approximately less than 1 %.

Keywords: Cascaded H-bridge CHMI
Five levels inverter
Multilevel inverter
Space vector modulation

1. INTRODUCTION

Many AC drive applications utilize Voltage Source Inverters (VSI) which have evolved as the most popular power conversion. The involvement of VSI is in line with the development of various Pulse Width Modulation (PWM) algorithms supported by the advent of solid-state switching device technologies, fast digital signal processors, Field Programmable Gate Arrays (FPGA) in order to create a PWM signal for the real-time and microcontroller system as means of a digital processing. Since a few decades ago, several PWM algorithms have been developed to improve some performances of VSI such as high-power efficiency [1–5]. Few studies indicated that they are not accounted for PWM control with high frequency and diversified techniques of sampling, produce greater output voltage with optimum fundamental value, keep total harmonic distortion (THD) lower within the critical range with lower ratio of switching frequency to fundamental frequency [6]. Apparently, the research about VSI, thus far, has not reached to the state of saturation, as novel or simplified PWM methods are still emerging for various topology inverter circuits and multilevel inverters [7]. Through various types of modulation strategies or PWM methods, a Space Vector
Modulation (SVM) technique has gained wide acceptance because of several advantages such as higher output voltages, lower THD, high-efficiency and flexibility to be implemented in vector control systems [8]–[13]. Besides that, this modulation scheme also offers in optimizing the used of dc voltage link utilization which means it can increase the ration of output magnitude voltage. In general, the implementation of SVM involve with the used of DSP board and required sector identification which brings into the formations of rotating space vector diagram. In the three phases system, there are six fractions in the space vector diagram spanning 360° which each has equally divided by 60°. This space vector diagram is a transformation from a balance of three phase quantities into two phase system of α-β reference frame. The SVM main operation is to use the nearest three vector recognition of the reference voltage and determined the corresponding on-time using the principles of volt second equivalent [14–17].

A multilevel inverter offers greater number of voltage vectors as compared to eight vectors for a two-level inverter. Figure 1 illustrates the space vector diagrams for Sector I, in a two-level inverter and three-level inverter. The space vector diagrams can be used to compare the implementation of SVM in two-level and three-level inverters. As compared to two-level space vector diagram, the sector in three-level inverter is divided into four identical smaller triangles (i.e., Δ0, Δ1, Δ2 and Δ3). To reduce THD (or dv/dt) and switching losses in multilevel inverter (i.e., three-level), it is necessary to switching vectors which are the nearest to the reference vector $v_{r}^{*}$. Hence, three-level SVM switch the vectors $v_{ Δ2}$, $v_{ Δ7}$ and $v_{ Δ14}$ for a given reference vector. The calculation of on-duration in multilevel SVM is quite complicated and different for various triangles due to small triangles in the space vector diagram of three-level inverter in Fig.1 do not exactly imitate the geometry of a sector of two-level inverter. In two-level SVM, the calculation of on-duration is straightforward which is valid for every sector. However, the three-level SVM needs to modify the reference vector with new origin point to apply the two-level based SVM for calculating on-duration. As shown by Figure 1 (b), the modified reference vector $v_{r}^{*}$ with vector $v_{ Δ2}$ as origin point is determined such that the calculation of on-duration is like that of two-level based SVM. The calculation becomes complicated if the reference voltage vector $v_{r}^{*}$ lies in triangle $Δ2$, where the orientation of triangle is different among others; as can be seen the triangles $Δ0$, $Δ1$ and $Δ3$ have the same orientation with a single triangle or Sector I in two-level SVM, as shown in Fig.1. The complexity increases as number of levels of inverter becomes higher, e.g. in five-level inverter, there are six triangles among sixteen triangles, that have different orientation.

![Figure 1. Comparison between (a) two-level space vector diagram and (b) three-level space vector diagram, e.g. for sector i](image)

The implementation of SVM for multilevel inverters require some important parts which are as follows; (1) detection of sector $i$, (9) detection of triangle $Δ_j$, (10) calculation of on-duration for switching the nearest vectors, and (11) determination the switching sequence for every switching period. As found in literature, there are two common methods to calculate the on-durations. The first method is to detect the triangle and solve three simultaneous equations of the triangle to determine the on-times as suggested in [18]. The second method is to detect the triangle and use on-duration equations stored in a lookup table for this triangle, as proposed in [19, 20]. Both methods however require complex computations as the number of level increases. Alternatively, the calculation of on-duration can be obtained using general algorithms. Specifically, uses a Euclidean vector system with several matrix transformation, provided that it does not provide a systematic approach for real time SVM implementation. On the other way, calculated on-duration and obtained switching states by means of coordinate system, where the axes are 60 degrees apart. However, the 60 degrees transformation leads to the complexity since the voltage reference is commonly defined in the orthogonal coordinate system. Recently, a simple SVM algorithm for multilevel inverters based on
standard two-level SVM. The two-level based SVM concept is initiated by [21], however, the calculation of on-duration is based on origin modification and 60 degrees coordinate transformation, which cannot be extended in implementing SVM for higher levels, i.e. L greater than three. Unlike the former methods, the implementation of SVM that includes the detection of sector and triangle, and calculation of on-duration were derived geometrically and systematically which suitable for any level of inverter [22-24].

2. RESEARCH METHOD

Based on the investigation in literature review about type of PWM, the SVM is preferable as it offers several advantages and recently known as the most popular technique for many electrical drive applications. This chapter discusses the development of space vector modulation (SVM) algorithm based on five-level cascaded H-bridge multilevel inverters as proposed by [18, 25]. It is necessary to describe the principle or formulation of the SVM algorithm with the aid of suitable diagrams and equations for every level of inverter is given to develop a proper modulator for evaluating its performances THD. The performances evaluation will be presented in results and discussion. Then, the simulation model of SVM for every level of inverter is developed using MATLAB-Simulink. The development of the simulation model uses same parameters values, e.g. sampling time, three-phase load, DC voltage, etc., as implemented in the hardware system. The verification and evaluation are also carried out via experimental. In the hardware system, the SVM algorithm is executed using a Field Programmable Gate Arrays (FPGA) DEO Controller. The implementation of the hardware system emphasizes on some important aspects for proper SVM operations, providing a blanking time generator to avoid short circuit conditions, ensuring the DC voltage supply for each H-Bridge inverter circuit has provides isolation and a constant DC voltage and applying gate driver circuits which have sufficient power amplifications and isolation to switch ON/OFF the IGBTs of VSI. Once the simulation and experimental results are obtained, all the recorded data is tabulated in tables, and graphs for comparison to performance evaluation. Then, based on suitable equations and theories, the analysis of performances is carried out to verify the improvements/advantages of using different type of levels of inverters which is five-level cascaded H-Bridge multilevel inverters. The development of hardware is used to obtain the experimental results which will be compared with the simulation results, validation of SVM algorithm as well as the advantages of SVM in multilevel inverters.

2.1. Space vector modulation of five-level cascaded H-bridge multilevel inverter

This section briefly describes the principle of SVM for five-level CHMI based on two-level SVM. Since the SVM control algorithm is based on two-level SVM, it can be proven that most parts utilize same equations and approaches for implementing the switching modulations. Figure 2 depicts a five-level Cascaded H-Bridge Multilevel Inverter (CHMI) which consists of six isolated DC voltages. The CHMI shown in Figure 2 is referred to five-level inverter is due to the fact that the inverter can produce five levels of output voltages, which are $2V_{dc5}, V_{dc5}, 0, \pm V_{dc5}$ and $-2V_{dc5}$. The five output voltages can be obtained by providing possible switching state combinations on the simplified circuit of the five-level CHMI (i.e. for a single-phase) given in Figure 2. Hence a single-phase output voltage of the CHMI (i.e. $x$-phase where $x = a-, b-, or c$-phase) can be expressed as:

$$v_{xn} = (S_{x1} - S_{x2}), V_{dc5} + (S_{x3} - S_{x4}), V_{dc5}$$

(1)

The triangle for five-level CHMI is shown in Figure 4 is defined using (2) and (3). It can be shown that each sector will have 16 triangles (i.e. $\Delta_0, \Delta_1, \Delta_2,..., \Delta_{15}$).

$$\Delta_j = k_1^2 + 2k_2$$

(2)

$$\Delta_j = k_1^2 + 2k_2 + 1$$

(3)

The discussion above shows the different parts utilized in five-level CHMI as compared to that of three-level, where the five-level CHMI involves greater numbers of triangles, level output voltages and voltage vectors. The rest parts will utilize same approaches and equations. For example, the on durations for switching vectors in five-level CHMI are calculated using (4), (5) and (6).

$$t_{ao} = \frac{3\pi}{2V_{dc5}} \left( v_{ao} \right.$$

(4)
2.2. Simulation model of space vector modulation

This section presents a simulation model of Space Vector Modulation (SVM) using MATLAB-Simulink. Figure 5 depicts the simulation model, specifically the control algorithm of SVM which generates switching status. The simulation model shown in this figure is used to generate switching states for driving IGBTs of five-level CHMI by modifying the number of inputs and DC voltage terms in some calculations. The simulation is performed using two sets of sampling times, such as \( DT_1 = 200 \mu s \) for detecting sectors, triangles and computing on-duration, and \( DT_2 = 5 \mu s \) for generating appropriate pulse width with highlinearity and accuracy. Generally, the simulation model is constructed using two types of programming approaches, namely the graphical programming approach using Simulink blocks and the c-programming approach written in MATLAB function blocks. There are two inputs required in the simulation model which are the demands of magnitude and frequency. These two inputs will produce a reference of three-phase...
voltage. The Simulink blocks inside the Subsystem1 for generating the reference of three-phase are presented in Figure 6. It can be seen that the reference is constructed using (7).

\[
v_a^* = A \sin(2\pi ft) \\
v_b^* = A \sin \left(2\pi ft - \frac{2}{3}\pi \right) \\
v_c^* = A \sin \left(2\pi ft + \frac{2}{3}\pi \right)
\]

where \( A \) is the magnitude of reference voltage. By considering the limitation of the possible output voltage produced in the SVM for five-level CHMI, the magnitude \( A \) can be calculated as follows:

\[
A = M \frac{4V_{dc}}{\sqrt{3}}
\]

Figure 5. Simulation model of space vector modulation (SVM) (e.g. for five-level CHMI)

where \( M \) can be varied between 0 to 1 for adjusting the magnitude of input and hence output voltages. This means, \( M \) is set to 1 for producing the maximum output voltage. The three-phase voltage is then transformed into reference voltage components \( v_{sd}^* \) and \( v_{sq}^* \) as the input of the modulator. The transformation is obtained using (9) and (10).

\[
v_{sd}^* = \frac{2}{3} \left[ v_a^* - \frac{v_b^* + v_c^*}{2} \right]
\]

\[
v_{sq}^* = \frac{1}{\sqrt{3}} [v_b^* - v_c^*]
\]

Using these equations, the transformation is constructed using Simulink blocks as presented in Figure 7. These Simulink blocks are grouped as a Subsystem2, as shown in Figure 5.
It can be noticed from the complete simulation model shown in Figure 5 that the reference voltage components \( v_{sd}^* \) and \( v_{sq}^* \) are sampled at \( DT_1 = 200 \mu s \) using Zero-Order Hold blocks. These two inputs are used to produce reference voltage vector into a polar form using (11) and (12). Then, the magnitude and angle of reference voltage vector, i.e. \( v_s^* \) and \( \theta_s \) are being fed to MATLAB Function1 block for detecting sectors \( s_i \) and triangles \( \Delta_j \), and calculating \( v_{ao}^* \) and \( v_{bo}^* \), as discussed in previous sections. The source code or C-programming written in the MATLAB Function1 block as shown in Figure 8.

\[
\begin{align*}
\nu_s^* &= \sqrt{v_{sd}^*^2 + v_{sq}^*^2} \\
\theta_s &= \tan^{-1}\left(\frac{v_{sq}^*}{v_{sd}^*}\right)
\end{align*}
\]

Calculating of valphi & vbetai:
\text{valpha0}=valpha0+0.5; valpha1=valpha1+0.5; vbeta0=vbeta0+0.5;
\text{else}
valpha=valpha/3^*; vbeta=vbeta/3^*;
\text{end}
\text{end}

% for detecting sectors, triangles, and calculating \( v_{ao}^* \) and \( v_{bo}^* \)
function sector_tripl_valpha=vbeta0 =subl.m
% initialization
\text{pi}=	ext{pi}(1);
\text{trii_num0}=0;
\text{valpha0}=0;
vbeta0=0;
\text{Valpha}=120; % for the case of five-level CHB M

% definition input
\text{map}=[(1)];
\text{thetam}=(2);

% Determination of sector 1
\text{theta_deg}=(\text{theta}_\text{deg}/180/\text{pi});
\text{r}=(\text{rem}(\text{theta},60));
\text{theta}_\text{raye}:
\text{si}=\text{floor}(n/60)+1;
\text{if} (\text{si} > 60)
\text{si} = 60;
\text{end}

% Calculation of K1 & K2
\text{valpha_deg}=(\text{valpha}_\text{deg}/180);
\text{vbeta_deg}=(\text{vbeta}_\text{deg}/180);
\text{K1}=(\text{ceil}(\text{pi}*[\text{valpha}_{\text{deg}}/\text{valpha}(3)]));
\text{K2}=(\text{ceil}(\text{pi}*[\text{vbeta}_{\text{deg}}/\text{vbeta}(3)]));

Figure 8. Source code listing for MATLAB function1 for detecting sectors, triangles, and calculating \( v_{ao}^* \) and \( v_{bo}^* \)
The reference voltage components $v_{sd}^*$ and $v_{sq}^*$ produced from MATLAB Function1 block are then used as the inputs of MATLAB Function2 block. This block is responsible to calculate on-duration for switching vectors within a triangle for five-level CHMI. The source code for calculating on-duration shown in Figure 9. The on durations $t_{ao}$ and $t_{bo}$ produced from the MATLAB Function2 block are used to calculate duty ratios of pre-switching states for each phase, $d_a$, $d_b$, and $d_c$. The calculation is performed by Subsystem3 block, as can be noticed in Figure 5. Figure 10 shows Simulink blocks contained in Subsystem3 block, which are constructed using (13), (14) and (15) for five-level CHMI.

\[
d_a = \frac{\tau - 2(t_{ao} + t_{bo})}{\tau} \quad \text{(13)}
\]
\[
d_b = \frac{\tau - 2(t_{ao} + t_{bo})}{\tau} \quad \text{(14)}
\]
\[
d_c = \frac{\tau - 2(t_{ao} + t_{bo})}{\tau} \quad \text{(15)}
\]

Figure 10. The simulation model block of duty ratios calculator (at Subsystem3)

Figure 11 shows a simulation model of pre-switching states generator which is developed based on the comparison between duty ratios and triangular waveform. The simulation model or Simulink blocks are grouped as a Subsystem4, as depicted in Figure 5. The triangular waveform is generated at sampling time $DT_2 = 5\mu s$ by the Repeating Sequence block, while the duty ratios are updated every $DT_1 = 200 \mu s$. 
Figure 11. The simulation model block of pre-switching states generator (at Subsystem4)

At the last part of Figure 5, it can be observed that all the information such as sector \( s_i \), triangle \( \Delta_j \) and pre-switching states \( S_{sa}, S_{sb} \) and \( S_{sc} \) for selecting appropriate switching states to drive IGBTs of five-level CHMI. That performed by MATLAB Function3 block, as shown in Figure 5, the source code as shown in Figure 12 is given first sector \( s_i \) at first triangle \( \Delta_i \).

```matlab
% Calculation of on-duration
function switching_mapping = fpga_lut(u)
% initialization
sX=[0 0 0 0 0 0 0 0 0];
%define input
s1=u(1);
tri_num=u(2);
s2=u(3);
s3=u(4);
% inputs: sector=s[0], number of triangular=tri_num, s1=s[2], s2=s[3], s3=s[4]
% generation of gate pulses s1, s2 & s3;
% for sector=1
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
if (s1 == 1)
    % for triangular = 0
    if (tri_num == 0)
        if (s2 == 0 & s3 == 0)
            sX = [1 0 0 0 0 0 0 0 0];
        elseif (s1 == 0 & s2 == 0 & s3 == 0)
            sX = [0 0 0 0 0 0 0 0 0];
        elseif (s1 == 0 & s2 == 0 & s3 == 0)
            sX = [0 0 0 0 0 0 0 0 0];
        end
    end
figure 12. Source code listing for MATLAB FUNCTION3 for producing switching states

Finally, the switching states are used to drive IGBTs of the inverter. Figure 2 depicts simulation models for five-level CHMI. Note that, the switching of IGBTs is determined by the switching states, provided that the switching of upper and lower IGBTs for each leg must be complemented to each other. The output of each inverter is connected to an identical three-phase and series connected resistive and inductive loads.

2.3. The description of experimental setup

In this section describes the assignments of the circuits or components employed to set up the experimental platform for verifying the effectiveness of SVM technique for five-level cascaded H-bridge multilevel inverters. The structure of experimental platform indicated the components used, as shown in Figure 13. The Field Programmable Gate Arrays (FPGA) Controller was utilized to perform the tasks of SVM technique.

2.4. FPGA controller

*Implementation of SVM for five-level cascaded H-bridge multilevel... (Maher Abd Ibrahim Al-jewari)*
The Field Programmable Gate Arrays (FPGA) Controller is known to have high-speed clock which is superior to execute logical or digital operation. It featured a powerful Altera Cyclone IV EP422F17C6N FPGA with 22,320 logic elements, 32 MB of SDRAM, 2 kb EEPROM, and a 64 Mb serial configuration memory device. The FPGA board 40-pin Headers (GPIOs) provided 72 I/O pins, 5V power pins, two 3.3V power pins and four ground pins, 153 maximum FPGA I/O pins and 56 embedded multipliers. The DE0-Nano board included a built-in USB Blaster for FPGA programming, and the board could be powered either from this USB port or an external power source. Inputs and outputs included 2 pushbuttons, 8 user LEDs and a set of 4 dipswitches. The board included expansion headers to attach various terasic daughter cards or other devices. Figure 13 shows the FPGA receives information of Quartus II program and pre-switching states $S_{sa}$, $S_{sb}$ and $S_{sc}$. The FPGA is accountable to perform the assignment of selecting suitable switching states based on the data received. This task is similar to the MATLAB Function3 block as depicted in Figure 5.

![Figure 13. The experimental setup](image)

2.5. Quartus II program for FPGA controller board

The Quartus II absorbed the data obtained from the switching signals for driving IGBTs stored in MATLAB workspaces. Then, the data were saved in Excel file. Next, the data were transferred to mif file. The first part in programming created a project name (New Project), family and device settings for FPGA. The number of word (4001) were selected which could transfer the data from 12 switching states of Excel file to 12 switching states of mif.file. This file consisted of 0-4000, then, displayed the mif file, at Quartus II. The Mega Wizard Plug-In Manager would insert (sa1…sa4, sb1…sb4 and sc1…sc4) under (mif file). VHDL file was created and saved as ‘svm5level’.vhd for computational purposes. In addition, other VHDL Files saved as ‘clk_div’.vhd, ‘blanking_comparator’.vhd, ‘blanking_lower_counter’.vhd, ‘blanking_mod18’.vhd, ‘blanking_upper_counter’.vhd and ‘blankingteme_main’.vhd, edit coding were created as shown in Figure 13. Then, the project was analysed after verifying the success of the analyses. The assigning pin on FPGA selected pin planner for 2 inputs and 24 output pins 12 lower switching outputs and upper switching outputs. Hence, a full compilation design was successful to programme the FPGA hardware in order to see the display of output waveform on oscilloscope, as shown in Figure 14.
2.6. Power inverter and gate driver circuits

Figure 15 the FPGA for circuit cascaded H-bridge multilevel inverter CHMI and gate driver e.g. for five-level. The FPGA controller, it applied the date from Quartus II Program to absorb the gate driver and power inverter circuits they are used to produce desired output voltages. The aim of use gate driver circuits was to provide isolation between the electronic control circuits and power inverter circuits and provide enough power expansion for switching IGBTs. Hence, the same switching states were produced from the output of gate driver circuits, yet, with different grounding points. The identical switching states were used to drive IGBTs in CHMI with enough voltage and current. Figure 15 showed the six units of H-Bridge inverter circuits to plant five-level CHMI as shown in Figure 2. Every H-Bridge inverter circuit was supplied by an isolated DC voltage supply.

3. RESULTS AND DISCUSSION

In this part evaluates the total harmonic distortions (THD) of output voltage and the fundamental output voltage $V_a$ for five-level inverter of Space Vector Modulation (SVM) technique. The evaluation is based on the simulation results i.e. the values of THD and fundamental output voltage are obtained using Fast Fourier Transforms (FFT) analysis and validated with the experimental results. The results are obtained at
modulation indices \( M_i = 0.9 \). The results obtained from the evaluation as shown in Figure 16 in which simulation results as well as experimental results are shown at figures, it can be observed that the experimental results are in close agreements with the simulation results. The compared obtained between the fundamental output voltage in SVM technique being enhanced about 15\% of that obtained in the conventional SPWM technique at same modulation indices \( M_i = 0.9 \) as shown in Figure 17. Note the results are obtained using sampling time \( DT_s = 5 \mu s \) i.e. at fast rate of computation, where the error between the simulation and experimental results is insignificant and approximately less than 1 \%.

Figure 16. The simulation and experimental results of THD and fundamental output voltage for SVM technique five-level inverters (a) simulation results (b) experimental results

Figure 17. Simulation results of THD and fundamental output voltage for five-level inverters SPWM technique

4. CONCLUSION

This paper has provided in-depth verified the advantage of multilevel inverter CHBI producing lower total harmonic distortion THD output voltage for five-level inverter, via simulation and experimental results. It has shown that the experimental results are nearly to the simulation results of the SVM technique, thus verify the effectiveness and proper operation of the SVM hardware implementation. The similarity between the simulation and experimental results as well as similarities between the fundamental output
voltage obtained via simulation and calculation value, confirming that the development of the space vector modulator using a FPGA controller concept is accurate which suitable to be applied in AC motor control for high performances, that the generation of switching signals performed by FPGA is at the same sampling time TD=5 μs, i.e. as sampled in MATLAB. Using this approach, the computational burden of SVM become greatly minimized and the desired output voltage can be obtained. The computed obtained between the maximum fundamental output voltage in SVM technique being enhanced about 15% of that obtained in the conventional SPWM technique

REFERENCES

[1] I. J. Hasan, N. Abdul, J. Salih, and N. I. Abdulkhaleq, “Three-phase photovoltaic grid inverter system design based on PIC24FJ256GB110 for distributed generation,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 10, no. 3, pp. 1215–1222, 2019.

[2] S. Kakar, S. M. Ayob, N. M. Nordin, M. S. Arif, A. Jusoh, and N. D. Muhamad, “A novel single-phase PWM asymmetrical multilevel inverter with number of semiconductor switches reduction,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 10, no. 3, 2019.

[3] A. Chaithanakulwat, “Development of DC voltage control from wind turbines using proportions and integrals for Three-phase grid-connected inverters,” International Journal of Electrical and Computer Engineering (IJECCE), vol. 10, no. 2, pp. 1701–1711, 2020.

[4] H. S. Kamil, D. M. Said, M. W. Mustafa, and M. R. Miveh, “Recent advances in phase-locked loop based synchronization methods for inverter-based renewable energy sources,” Indonesian Journal of Electrical Engineering and Computer Science, vol. 18, no. 1, pp. 1–8, 2020.

[5] K. Saleh and N. Hantouri, “A photovoltaic integrated unified power quality conditioner with a 27-level inverter,” TELKOMNIKA (Telecommunication, Computing, Electronics and Control), vol. 17, no. 6, pp. 3232–3248, 2019.

[6] M. Rasheed, R. Omar, M. Sulaiman, and W. A. Halim, “Particle swarm optimisation (PSO) algorithm with reduced number of switches in multilevel inverter (MLI),” Indonesian Journal of Electrical Engineering and Computer Science, vol. 14, no. 3, pp. 1114–1124, 2019.

[7] F. Z. José Rodríguez, Jih-Sheng Lai, “Multilevel inverters: A survey of topologies, controls, and applications,” IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724–738, 2002.

[8] K. Chandra and J. Kumar, “A Simple and Generalized Space Vector PWM Control of Cascaded H-Bridge Multilevel Inverters,” Power Electron. Drive Syst. 2009, PEDS 2009, pp. 1–6, 2006.

[9] V. N. B. Reddy and V. Narasimhulu, “Control of Cascaded Multilevel Inverter By Using Carrier Based Pwm Technique and Implemented To,” vol. 10, no. 1, pp. 11–18, 2010.

[10] Kouzou A, M. . Mahmoudi, and M. S. Boucheriti, “Application of SHE-PWM for Seven-Level Inverter output voltage Enhancement based on Particle Swarm Optimization,” Int. Mult-Conference Syst., pp. 1–6, 2010.

[11] L. M. Tolbert, S. Member, and F. Z. Peng, “Multilevel PWM Methods at Low Modulation Indices,” IEEE Trans. POWER ELECTRON. VOL. 15, NO. 4, JULY 2000 719, vol. 15, no. 4, pp. 719–725, 2000.

[12] R. Vijayakumar, “Selective Harmonic Elimination PWM Method using Seven Level Inverters by Genetic Algorithm Optimization Technique,” Int. J. Eng. Res. Technol., vol. 4, no. 2, pp. 812–818, 2015.

[13] V. K. Govil and Y. Chaurasia, “Modeling & Simulation of PWM Controlled Cycloconverter FED Split Phase Induction Motor,” Int. J. Adv. Res. Electr. Electron. Instrum. Eng., vol. 1, no. 3, pp. 126–133, 2012.

[14] G. Kadwane et al., “ScienceDirect ScienceDirect ScienceDirect Five-Level Diode Clamped Multilevel Inverter (DCMLI) and Cooling Based Diode Clamped Multilevel Inverter (DCMLI) Based Electric Electric Spring Spring for for Smart Smart Grid Grid Applications Applications Applications Applications As,” pp. 1–8, 2017.

[15] D. Roy, S. Kumar, M. Singh, and D. Roy, “A novel region selection approach of SVPWM for a three-level NPC inverter used in electric vehicle,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 10, no. 4, pp. 1705–1713, 2019.

[16] C. Lajoufi, Z. Sadoune, A. Abbou, and M. Akherraz, “New model of electric traction drive based sliding mode controller in field-oriented control of induction motor fed by multilevel inverter,” Int. J. Power Electron. Drive Syst., vol. 11, no. 1, pp. 245–250, 2020.

[17] G. V. N Nagaraju, G. S. Rao, A. Info, and M. Inverter, “Three phase PUC5 inverter fed induction motor for renewable energy applications,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 11, no. 1, pp. 1–9, 2020.

[18] M. Valan Rajkumar, P. S. Manoharan, and A. Ravi, “Simulation and an experimental investigation of SVPWM technique on a multilevel voltage source inverter for photovoltaic systems,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 52, pp. 116–131, Nov. 2013.

[19] V. Venus and K. Ramani, “Implementation of SVPWM technique based diode clamped five-level inverter direct integration scheme for photovoltaic systems,” 2013 IEEE Int. Conf. Emerg. Trends Comput. Commun. Nanotechnol., vol. 1, no. ICECCCN, pp. 420–425, Mar. 2013.

[20] A. Chaithanakulwat, “Track the maximum power of a photovoltaic to control a cascade five-level inverter a single-phase grid-connected with a fuzzy logic control,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 10, no. 4, pp. 1863–1874, 2019.

[21] R. Omar, M. Rasheed, M. Sulaiman, and M. R. Tamijs, “Modeling and simulation of a three phase multilevel inverter for harmonic reduction based on modified space vector pulse width modulation (SVPWM),” J. Theor. Appl. Inf. Technol., vol. 77, no. 2, 2015.

Implementation of SVM for five-level cascaded H-bridge multilevel... (Maher Abd Ibrahim Al-jewari)
[22] X. Yang, C. Wang, L. Shi, and Z. Xia, “Generalized Space Vector Pulse Width Modulation Technique for Cascaded Multilevel Inverters,” Int. J. Control Autom., vol. 7, no. 1, pp. 11–26, Jan. 2014.

[23] S. Sudha Letha, T. Thakur, and J. Kumar, “Harmonic elimination of a photo-voltaic based cascaded H-bridge multilevel inverter using PSO (particle swarm optimization) for induction motor drive,” Energy, vol. 107, pp. 335–346, 2016.

[24] Y. Babkrani, A. Naddami, and M. Hilal, “A smart cascaded H-bridge multilevel inverter with An optimized modulation techniques increasing the quality and reducing harmonics,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 10, no. 4, pp. 1852–1862, 2019.

[25] C. Bharatiraja, S. Jeevananthan, and R. Latha, “FPGA based practical implementation of NPC-MLI with SVPWM for an autonomous operation PV system with capacitor balancing,” International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 61, pp. 489–509, Oct. 2014.

BIOGRAPHIES OF AUTHORS

Maher Abd Ibrahim Al-jewari was born in 1986 in Baghdad, Iraq. He received B.Eng. degree from AL-MAMON University Collage, Iraq in 2014 and M. Eng.degrees in Power Electronics and Drives from Universiti Teknikal Malaysia Melaka, Malaysia in 2019. His area of research interest includes pulse width modulation, space vector modulation and multilevel inverters.

Auzani Jidin received the B.Eng. degrees, M. Eng.degrees and Ph.D. degree in power electronics and drives from Universiti Teknologi Malaysia, Johor Bahru, Malaysia, in 2002, 2004 and 2011, respectively. He is currently a Lecturer with the Department of Power Electronics and Drives, Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka, Durian Tunggal, Malaysia. His research interests include the field of power electronics, motor drive systems, field-programmable gate array, and DSP applications.

Siti Azura Binti Ahmad Tarusan received B.Eng. degree (Hons) from the Universiti Teknologi Malaysia, Malaysia and M.Sc. in Industrial Electronics & Control Engineering from University Malaysia, Malaysia. She is currently a Lecture with the Department of Power Electronics and Drives, Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka, Durian Tunggal, Malaysia. Her research interests include power electronic & drive, electrical drive, renewable energy.

Mohammed Rasheed was born on July 1982 in Baghdad, Iraq. He received his degree in Electrical Engineering from University of Electrical and Electronic Techniques, Baghdad, Iraq in 2008 and obtained his M.S. in 2014 and PhD 2018 degree in Electrical from UTeM. He is currently a PhD, PostDoctorat Research in Centre for Research and Innovation Management Universiti Teknikal Malaysia Melaka (CRIM-UTeM) in Department of Electrical Engineering, University Technical of Malaysia Melaka, Malaysia (UTeM). His research interests include power electronic.