Effect of Gate Metal Work-function on Junctionless (JL) Nanowire GAA MOSFET Performance

Manoj Angara  
Koneru Lakshmaiah Education Foundation

Biswa Jena  (✉️ biswajit18590@gmail.com )  
Koneru Lakshmaiah Education Foundation  https://orcid.org/0000-0002-2659-3364

S. Rooban  
Koneru Lakshmaiah Education Foundation

Research Article

Keywords: CMOS, Nano, MOSFET, Work-Function, Metal

DOI: https://doi.org/10.21203/rs.3.rs-371047/v1

License: ☑️  This work is licensed under a Creative Commons Attribution 4.0 International License.  
Read Full License
Abstract

Metal gate technology is one of the promising methods used to increase the drain current by increasing the electrostatic controllability. Different metals have different work-function that controls the device performance very closely as gate to source voltage is the basic inputs for these. In this paper the dependency of gate metal work-function on device performance (both for nMOS and pMOS) is extensively investigated. The gate metal work-function value is taken as 4.2eV to 5.1eV with one increment to see the change in potential profile. With this condition, the $I_{On}$ current, $I_{Off}$ current, threshold voltage, transconductance also calculated for these structures. A decrease value in drain current (1e-6 to 1e-7 A) is observed for both the cases with increase in work-function of gate metal. However, the Off current is getting better (1e-7 to 1e-18 A) while moving towards higher metal work-function values. As a result of which the $I_{On}/I_{Off}$ ratio increases which leads to higher device performances.

Introduction

Every electronic integrated circuits depends on the semiconductor device called MOSFET. It is the most common transistor in digital circuits, a very large number of MOSFETs are used in a single memory chip or microprocessor. It is a 3 terminal device with Drain, Source and Gate as terminals. The technology of the MOSFET depends upon the channel length of the device [1–3]. The dielectric layer separates the gate terminal with channel that connects the source and drain terminals. When the gate voltage increases, then the charge carriers will move from source to drain terminal through the channel. The ON and OFF conditions of the MOS transistor depends on the charge carriers [4–7]. These charge carriers can be controlled by the gate voltage. If there is no applied voltage is given to the gate terminal, the current flow will be very less due to minority carriers [8, 9]. Threshold voltage of MOSFET is defined as the minimum voltage at which the device starts conducting is known as the threshold voltage. There are different types of MOSFETs developed according to the applications like Planar double gate, Omega gate, FINFET and Gate All Around MOSFET. All these MOSFETs will have gate dielectric material between the gate terminal and channel. As the device dimension is further decreases it cause the hot-carrier effects and will degrade the device performance [10–14].

As the device dimensions have entered into nano-scale, so the Nanoscale CMOS explored itself with various nonplanar device structures for better electrostatic control over the channel. Out of those structures, double gate, FinFET, Triple gate and gate all around (Triangular, Rectangular and Cylindrical) have attracted much more attention compared to others [15–17]. In case of gate all around (GAA) MOSFET, the channel is fully surrounded by the gate from almost all the direction to enhance the electrostatic controllability [18, 19]. So the decrease in channel length or width will lead to change in gate control over the channel. This is the reason why this GAA structure is considered as the most suitable device for extreme scaling. However, process complexities will be there while fabricating short wires and the gate definition under the body are solved [20–22]. But in near future, GAA MOSFET is considered as the work horse due to its tight control over the channel to reduce short channel effect. In particular, these structures are having good subthreshold characteristics and almost ideal value for subthreshold swing.
[23–26]. It is having better electrostatic controllability compared to other double or trigate devices [27–30]. GAA MOSFET based on Silicon are considered as the best alternative to the planar MOSFET because of better gate bias control. This will leads to the suppression of various short channel effects [31–34]

As CMOS technology continues to scale, there are different effects arises by doped polysilicon like high resistance, compatibility with high-k gate dielectrics and gate electrode depletion. To overcome this problem, metal gate electrode is introduced. To suppress the degree of Short Channel Effects, metal gate electrodes will require work functions that can be tuned to a desired value [35–38]. It is observed that poly-Si transistors exhibit severely degraded channel mobility. The reason behind it is due to the coupling of low-energy surface optical phonon modes arising from the polarization [39–42]. To obtain the high performance CMOS logic applications, metal gate electrodes with correct work function are required [43–47]. To operate the nMOS and pMOS properly, the work-function is adjusted in between 4.2eV to 5.1eV. The work-function in between 4.5 to 4.8eV suits best to design a proper n/p MOS [48–51].

**Device Design And Simulation**

Sentaurus device simulator from SYNOPSYS is a state of the art semiconductor simulator to carry out the device simulation in nano scale regime [52]. This includes various physics for transportation with necessary physics. The simulator is equipped with structural device editor for device design, sdevice to give physics and biasing and inspect /svisual to visualize. It consists of quantum based physics to carry out the simulation for sub 10nm devices also. This simulator is designed to study the behavior of advanced semiconductor devices. This is a state of the art EDA tool that simulates both 2-D as well as 3-D structures. The simulation here is carried out for both nMOS and pMOS nanowire MOSFET with gate length of 60nm. Further the size is reduced up to 30nm to match the threshold voltages. The doping concentration of source/ drain and channel sections are doped with same concentration to make it a junctionless device.

Sentaurus Workbench is a dedicated graphical environment for creating, managing, executing and analyzing TCAD simulations effectively. Apart from those, Sentaurus TCAD is loaded with various physics to perform device simulation in nanometer region also. It is equipped with quantum based physics if the device dimension is shrinking down to 10nm also. The simulation is carried out for both junction and junction less nanowire GAA MOSFET. The threshold voltage, $I_{on}$ and $I_{off}$ matching also carried out for inverter realization.
The Sentaurus TCAD generated structure and its cut sectional view is represented in Fig. 1 for the JL-GAA MOSFET. The doping concentration of source, drain and channel is kept as $1 \times 10^{18}$ to make it as junctionless. The oxide (SiO$_2$) thickness for all the structures is kept as 2nm and the channel thickness as 10nm. The gate metal work function is varied from 4.2eV to 5.1 eV, in order to study the performance variation with the influence of work-function value. The analysis included initially the variation in surface potential and ends with transconductance analysis.

### Results And Discussions

The energy band diagram is the best source to understand any semiconductor device working. The band bending in semiconductor device depends on the gate bias that we are giving at the gate electrode. The energy band diagram moves up and down as the electrostatic potential moves up and down. The potential distribution near the interface of channel and dielectric can be observed from Fig. 2. The work-function of the gate metal are considered as 4.2 eV to 5.1 eV and the corresponding surface potential developed is illustrated in the figure clearly. A built in potential is developed near the source side denoted by $V_{bi}$ and creates a slope near the source channel interface. Same kind of behavior is observed near channel-drain interface and add up drain voltage to built-in potential to make it $V_{bi} + V_{ds}$.

The value of built in potential is around 0.48 V and applying a drain voltage of 0.05 volt, at drain end it became 0.485 V. Similar to the source channel interface, there is a slope starts near channel-drain interface and ends near the drain by adding drain voltage to built in voltage. The electrostatic potential profile goes down as the gate metal work-function is increasing. The developed potential near the channel and oxide interface is a flat and almost uniform throughout. However, near source-channel and drain-channel junction it is different due to different region and different biasing. Similar kinds of things are obtained with high drain bias also. In Fig. 3, the application of little gate bias is pulling the potential curve little bit up and for lower work function it is observed above the built in potential. However, the

| Type     | Channel length (nm) | Source and drain length (nm) | work function (eV) | Channel doping (cm$^{-3}$) | Source and drain doping (cm$^{-3}$) | Oxide thickness (nm) | Channel Thickness (nm) |
|----------|---------------------|------------------------------|--------------------|------------------------------|------------------------------------|----------------------|------------------------|
| JL-nMOS  | 60                  | 20                           | 4.2–5.1            | $1 \times 10^{18}$          | $1 \times 10^{18}$                 | 2                    | 10                     |
| JL-pMOS  | 60                  | 20                           | 4.2–5.1            | $1 \times 10^{18}$          | $1 \times 10^{18}$                 | 2                    | 10                     |
| nMOS     | 60                  | 20                           | 4.2–5.1            | $1 \times 10^{16}$          | $1 \times 10^{20}$                 | 2                    | 10                     |
| pMOS     | 60                  | 20                           | 4.2–5.1            | $1 \times 10^{16}$          | $1 \times 10^{20}$                 | 2                    | 10                     |
property of adding drain voltage to the built in potential towards drain side remains the same. With an increase in drain bias, the uniformity in surface potential gets disturbed and the shifting is observed more towards drain side. This can be easily observed from Fig. 3. With the increase in gate bias, the potential curve will lift up and will create potential minima towards the curve near source side. However, drain current will be added up to the built in potential value if the drain voltage is further increased. With a further increase in gate voltage, the curve will lift up again and the minimum point in this surface potential curve will be considered as potential minima for threshold voltage calculation. The metal work-function plays a vital role for potential profile formation and threshold voltage calculation.

From the figure, the impact of gate material and its work-function on electrostatic potential distribution is well observed. The effect of drain bias in device potential curve along with work-function from 4.2eV to 5.1eV is shown in Fig. 3. Similarly the potential distribution for different work-function for pMOS is illustrated in Fig. 4. The gate voltage for this case is kept 0V with a drain bias of 0.05V.

From the figure, it can be observed that the potential profile is lifted up for low work-function and becomes flat with increase in metal work-function. The potential profile is similar to that of nMOS and it also carries the same value as $V_{bi}$ towards source and $V_{bi}+V_{ds}$ towards drain. The gate voltage applied for this case is -0.2 V where as the drain voltage is little bit higher i.e 0.5V. The distribution of electrostatic potential from source to drain through the channel can be we observed from Fig. 5.

Figure 6 indicates the transfer characteristics of the proposed JL-nanowire GAA MOSFET (n-MOS) for different metal work-function values. From the figure, it can be observed that with increase in metal work-function value, the transfer characteristic curve is shifting its position with lower value of work-function, although the On current is high but the Off current is not up to the level. Apart from this, with increase in metal work-function from 4.8eV, the On current also getting lower values as shown in Fig. 6. The exact analysis of On and Off current can be done through Fig. 7, where the transfer characteristics are in logarithmic form. A higher value of $I_{On}/I_{Off}$ ratio is achieved when grater value of work-function is taken into consideration.

Similar investigation is carried out for pMOS in order to understand the effect of metal work-function value on device performances. The gate voltage for this case is taken as -1V with a variation in metal work function from 4.2eV to 5.1eV. The result thus obtained is illustrated in Fig. 8 with a drain bias of 0.5V. Inorder to get a clear insight, the transfer characteristic is represented in logarithmic scale and the $I_{On}/I_{Off}$ ratio is well observed. From the Fig. 9, the IOn and IOff current with different work-function value is illustrated and the improved switching ratio is observed for higher work-function value.

The work is further extended to match the threshold voltage for both the nMOS and pMOS in order to realize inverter circuit. The threshold voltage matching is done by matching the threshold voltage by calibrating the metal work-function and device channel length. The threshold voltage is calculated for different gate length matches at a point where nMOS is 60nm where as pMOS is 47 nm. The work-function value for nMOS is 4.3 eV and pMOS is 4.461eV. The threshold voltage at this point are almost
similar that leads to an efficient CMOS inverter design. For all these cases, the On current and Off current also kept almost same.

Table 2
Threshold voltage for different gate length and metal work-function (for Junctionless pMOS)

| S.No | Channel Length | Work Function | Drain Voltage | Gate Voltage | Threshold Voltage |
|------|----------------|---------------|---------------|--------------|------------------|
| 1    | 60             | 4.704         | 0.5v          | -1.0v        | -0.550091        |
| 2    | 30             | 4.704         | 0.5v          | -1.0v        | -0.099271        |
| 3    | 50             | 4.4           | 0.05v         | -1.0v        | -0.549723        |
| 4    | 50             | 4.4           | 1.0v          | -1.0v        | -0.099673        |
| 5    | 47             | 4.461         | 0.5v          | -1.0v        | -0.149724        |

Table 3
Threshold voltage for different gate length and metal work-function (for Junctionless nMOS)

| S.No | Channel Length | Work Function | Drain Voltage | Gate Voltage | Threshold Voltage |
|------|----------------|---------------|---------------|--------------|------------------|
| 1    | 60             | 4.46          | 0.5v          | 1.0v         | 0.25054          |
| 2    | 60             | 4.3           | 0.05          | 1.0v         | 0.10086          |
| 3    | 60             | 4.3           | 1.0v          | 1.0v         | 0.150277         |
| 4    | 60             | 4.3           | 1.5v          | 1.0v         | 0.15047          |
| 5    | 60             | 4.3           | 0.5           | 1.0v         | 0.15023          |

(close to 0.14972-PMOS)

Conclusion

Selection of gate metal with proper work-function is a state of the art engineering technique to produce highly efficient semiconductor devices. In this paper, we have investigated the effect of gate metal work function on device performance. The gate metal work function is varied from 4.2eV to 5.1 eV and the
electrostatic potential thus obtained is investigated extensively. The shape of the potential curve due to different metal work-function values and their effect on drain current and threshold voltage also studied. The observation thus concludes that in order to design a state of the art semiconductor device, metal work-function plays a vital role and by tuning the values, threshold voltage can be matched.

Declarations

Acknowledgement

Not Applicable

Funding statement

There is no funding for this research work.

Conflict of Interest

The authors declare that they have no conflict of interest.

Author contributions

Manoj Angara- Simulation, Methodology and Writing original draft Preparation

Biswajit Jena- Conceptualization, Investigation

S. Rooban- Reviewing and editing

Availability of data and material

The authors confirm that the data given in this study are available within the article or in below mentioned references.

Compliance with ethical standards

This article does not contain any studies with human participants or animals performed by any of the authors.

Consent to participate
All authors freely agreed and gave their consent to participate on this work.

Consent for Publication

All authors freely agreed and gave their consent for the publication of this paper.

References

1. P. Auth and J. D. Plummer, “Scaling theory for Cylindrical, Fully depleted, Surrounding Gate MOSFETs”, IEEE Electron Device Lett., vol. 18, (1997) 74.

2. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, “Scaling theory for double-gate SOI MOSFETs,” IEEE Tran. on Electron Devices, vol. 40, (1993) 2326.

3. Chaudhry and M. J. Kumar, "Controlling short-channel effects in deep submicron SOI MOSFETs for improved reliability: A review," IEEE Trans. Device Mater. Rel., vol. 4, (2004) 99.

4. A Orouji, M. Jagadesh Kumar, "A new symmetrical double gate nano scale MOSFET with asymmetrical side gates for electrically induced source/drain", Micro electron. Eng., vol. 83, (2006) 409.

5. K. Chiang, “A scaling theory for fully-depleted, surrounding-gate MOSFET’s: including effective conducting path effect”, Microelectronic Engineering, vol. 77, (2005) 175.

6. P. Colinge, “An SOI voltage-controlled bipolar-MOS device” IEEE Trans. Electron Devices, vol 34 (1987) 845.

7. A. Parke, C. Hu, P. K. Ko, “Bipolar-FET hybrid-mode operation of quarter micrometre SOI MOSFETs,” IEEE Trans. Electron Device Lett. vol 14 (1993) 234.

8. P. Colinge: Silicon-on-Insulator Technology: Materials to VLSI (3rd Ed.) (Springer, New York, 2004).

9. Sekigawa and Y. Hayashi, “Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate”. Solid-State Electronics, vol 27, (1984) 827

10. Agrawal, V.K. De, J.M. Pimbley, J.D. Meindl, “Short channel models and scaling limits of SOI and bulk MOSFETs”. IEEE Journal of Solid-State Circuits, vol 29, (1994) 122.

11. Hisamoto, T. Kaga, Y. Kawamoto, E. Takeda, “A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET. Technical Digest of IEDM”, (1989)833.

12. P. Colinge, M.H. Gao, A. Romano, H. Maes, C. Claeys, “Silicon-on-insulator gate-all-around device. Technical Digest of IEDM”, (1990)595.

13. Singh, A. Agarwal, L.K. Bera, T.Y. Liow, R. Yang, S.C. Rustagi, C.H. Tung, R. Kumar, G.Q. Lo, N. Balasubramanian, D.L. Kwong, “High-performance fully depleted silicon nanowire (diameter<5 nm) gate-all-around CMOS devices”, IEEE Electron Device Letters, vol. 27, (2006)383.

14. C. Coulie, D. Munteanu, J.L. Autran, V. F. Cavrois, P. Paillet, J. Baggio, “Investigation of 30 nm gate-all-around MOSFET sensitivity to heavy ions: a 3-D simulation study”. IEEE Transactions on Nuclear Science, vol. 53, (2006)1950.
15. Eminente, Kyoung-Il Na, S. Cristoloveanu, L. Mathew, A. Vandooren, “Lateral and vertical coupling effects in MIGFETs. Proceedings of the IEEE International SOI Conference”. (2005)94.

16. C. Lemme, T. Mollenhauer, W. Henschel, T. Wahlbrink, M. Baus, O. Winkler, R. Granzer, F. Schwierz, B. Spangenberg and H. Kurz, “Subthreshold behavior of triple-gate MOSFETs on SOI Material”. Solid State Electronics, vol. 48, (2004)529.

17. T. Park and J.P. Colinge, “Multiple-gate SOI MOSFETs: device design guidelines”. IEEE Transactions on Electron Devices, vol 49, (2002)2222.

18. L. Yang, H.Y. Chen, F.C. Cheng, C.C. Huang, C.Y. Chang, H.K. Chiu, C.C. Lee, C.C. Chen H.T. Huang, C.J. Chen, H.J. Tao, Y.C. Yeo, M.S. Liang, C. Hu, “25 nm CMOS Omega FETs”. Technical Digest of IEDM, (2002) 255.

19. Miyano, M. Hirose, F. Masuoka, “Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA)”. IEEE Transactions on Electron Devices, vol 39, (1992)1876.

20. Nitayama, H. Takato, N. Okabe, K. Sunouchi, K. Hieda, F. Horiguchi, F. Masuoka: Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits. IEEE Transactions on Electron Devices, vol.38, (1991)579.

21. P. Auth, J. D. Plummer, “Scaling theory for cylindrical fully-depleted surrounding gate MOSFETs”, IEEE Electron Device Lett., Vol.18(1997)74.

22. L. Jang, S.S Liu, “an analytical surrounding gate MOSFET model”, Solid State Electronics, vol.42(1998) 721.

23. Kranti, S. Haldar, R.S. Gupta, “Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET”, Microelectronics Engineering, vol.56(2001)241.

24. Hyun Oh, D. Monroe, J. M. Hergenrother, “Analytic description of short channel effects in fully depleted Double gate and cylindrical surrounding gate MOSFET”, IEEE Electron Device Letters, vol. 21(2000) 445.

25. Jimenez et al., “Continuous Analytic I-V Model for Surrounding gate MOSFETs”, IEEE Electron Device Letters, vol.25(2004)571.

26. K. Chiang, “A New Two dimensional Analytical Model for Threshold Voltage in Undoped Surrounding gate MOSFETs”, Solid-State and Integrated Circuit Technology, 2006(1234).

27. Zhang, J. He, J. Zhang, J. Feng, “A continuous yet Explicit In 2006, a carrier based core model for the long channel undoped cylindrical surrounding gate MOSFETs”, NSTI-Nanotech, vol 3,(2008) 590.

28. He, Y. Tao, F. Liu, J. Feng, “Analytical channel potential solution to the undoped surrounding gate MOSFETs”, Solid State Electronics, vol. 51, (2007)802.

29. Kaur, S. Kabra, S. Bindra, S. Haldar, R.S. Gupta, “Impact of graded channel (GC) design in fully depleted cylindrical/surrounding gate MOSFET (FD CGT/SGT) for improved short channel immunity and hot carrier reliability”, Solid-State Electronics, vol 51 (2007) 398.
30. Liu, J. He, L. Zhang, J. Zhang, J. Hu, C. Ma, and M. Chan, “A Charge-Based Model for Long-Channel Cylindrical Surrounding-Gate MOSFETs From Intrinsic Channel to Heavily Doped Body”, IEEE Transactions on Electron Devices, vol. 55 2008(2187).

31. S Tayal, A Nandi “Optimization of gate-stack in junctionless Si-nanotube FET for analog/RF applications” Materials Science in Semiconductor Processing, vol 80(2018)63.

32. S Tayal, A Nandi “Study of temperature effect on junctionless Si nanotube FET concerning analog/RF performance” Cryogenics, vol 92 (2018) 71.

33. S Tayal, A Nandi “Enhancing the delay performance of junctionless silicon nanotube based 6T SRAM” Micro & Nano Letters, vol 13 (2018) 965.

34. S Tayal, A Nandi “Analog/RF performance analysis of channel engineered high-k gate-stack based junctionless trigate-FinFET” Superlattices and Microstructures.

35. Jena, S. Dash, K.P Pradhan, S.K Mohapatra, P.K Sahu, G.P Mishra, “Performance analysis of undoped cylindrical gate all around (GAA) MOSFET at subthreshold regime,” Advances IN Natural Sciences: Nanoscience and Nanotechnology, vol 6 (2015), 035010.

36. Jena, S. Dash, G.P Mishra, “Effect of underlap length variation on DC/RF performance of dual material cylindrical MOS”, International Journal of Numerical Modelling: Electronic networks, Devices and Fields, vol 30 (2016), e2175.

37. Zhang, C. Ma, J. He, X. Lin, M. Chan, “Analytical solution of subthreshold channel potential of gate underlap cylindrical gate-all-around MOSFET”, Solid-State Electronics, vol54 (2010) 806.

38. Jena, S. Dash, S. Routray, G.P Mishra, “Inner-Gate-Engineered GAA MOSFET to Enhance the Electrostatic Integrity” NANO: Brief Reports and Reviews, vol 14(2019), 1950128.

39. KrutideepaBhol, Umakanta Nanda “Nanowire Array-based MOSFET for Future CMOS Technology to Attain the Ultimate Scaling Limit” Silicon, (2021)1.

40. Sanjit K Swain, Satish K Das, Sudhansu M Biswal, Sarosij Adak, Umakanta Nanda, AsmitAmlanSahoo, DebasishNayak, BiswajitBaral, DhananjayaTripathy “Effect of High-K Spacer on the Performance of Non-Uniformly doped DG-MOSFET” Devices for Integrated Circuit (DevIC), (2019)510.

41. Sanjit K Swain, Satish K Das, Sudhansu M Biswal, Umakanta Nanda, DebasishNayak, BiswajitBaral, DhananjayaTripathy, “Effect of High-K Spacer on the Performance of Gate-Stack Uniformly doped DG-MOSFET” Devices for Integrated Circuit (DevIC), (2019) 365.

42. Sudhansu Mohan Biswal, Sanjit Kumar Swain, Jyoti Ranjan Sahoo, Anupam K. Swain, Kunal Routaray, Umakanta Nanda, Birendra Biswal “A Comparative Study of Junctionless Triple-Material Cylindrical Surrounding Gate Tunnel FET” Microelectronics, Electromagnetics and Telecommunications, vol 521 (2018)793.

43. Davari, H. Dennard, AND G. G. Shahidi, “CMOS Scaling for High Performance and Low Power-The Next Ten Years”, proceedings of the IEEE, vol 83(1995)595.

44. Te-Kuang Chiang “A Compact Model for Threshold Voltage of Surrounding-Gate MOSFETs With Localized Interface Trapped Charges” IEEE Transactions on Electron Devices, Vol 58 (2011) 567.
45. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, D.-L. Kwong “High-Performance Fully Depleted Silicon Nanowire (Diameter ≤ 5 nm) Gate-All-Around CMOS Devices” IEEE Electron Device Letters, Vol 27 (2006) 383.

46. H. Hong, N. Cho, S. J. Lee, Y. S. Yu, L. Choi, Y. C. Jung, K. H. Cho, K. H. Yeo, D.-W. Kim, G. Y. Jin, K. S. Oh, D. Park, S.-H. Song, J.-S. Rieh, S. W. Hwang “Subthreshold Degradation of Gate-all-Around Silicon Nanowire Field-Effect Transistors: Effect of Interface Trap Charge” IEEE Electron Device Letters Vol 32 (2011) 1179.

47. Yang, K. D. Buddharaju, S. H. G. Teo, N. Singh, G. Q. Lo, D. L. Kwong, “Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET” IEEE Electron Device Letters, Vol 29 (2008) 791.

48. H. Cho, K. H. Yeo, Y. Y. Yeoh, S. D. Suk, M. Li, J. M. Lee, M.-S. Kim, D.-W. Kim, D. Park, B. H. Hong, Y. C. Jung, S. W. Hwang “Experimental evidence of ballistic transport in cylindrical gate-all-around twin silicon nanowire metal-oxide-semiconductor field-effect transistors” Applied Physics Letters, vol 92(2008) 0521020.

49. D Rechem, S Latreche, C Gontrand “Channel length scaling and the impact of metal gate work function on the performance of double gate-metal oxide semiconductor field-effect transistors” Pramana-J Physics, vol72(2009)587.

50. Robert Chau, SumanDatta, Mark Doczy, Brian Doyle, Jack Kavalieros, Matthew Metz “High-/Metal–Gate Stack and Its MOSFET Characteristics” IEEE electron device letters, vol. 25 (2004) 408.

51. Biswajit Jena, Sidhartha Dash, Guru Prasad Mishra, “Improved Switching Speed of a CMOS Inverter Using Work-Function Modulation Engineering” IEEE transactions on electron devices, vol 65, (2018) 2422.

52. Sentaurus Device User Guide Version: H-2013.03, Synopsys, Mountain View, CA, USA, 2013.

Figures
Figure 1

(a) Three dimensional (b) Cut sectional view of proposed JL-Nanowire GAA MOSFET structure
Figure 2

Electrostatic potential distribution in JL-GAA MOSFET (n-type) with zero gate voltage and small drain voltage (50 mV).
Figure 3

Electrostatic potential distribution in JL-GAA MOSFET (n-type) with small gate voltage (0.2V) and large drain voltage (0.5 V).
Figure 4

Electrostatic potential distribution in JL-GAA MOSFET (p-type) with zero gate voltage (0V) and small drain voltage (0.05 V).
Figure 5

Electrostatic potential distribution in JL-GAA MOSFET (p-type) with small gate voltage (-0.2V) and large drain voltage (0.5 V).
Figure 6

Transfer characteristics of JL-GAA MOSFET (n-type) with a gate voltage of 1V and drain voltage of 0.5V for different metal work-function value.
Figure 7

Transfer characteristics of JL-GAA MOSFET (n-type) with a gate voltage of 1V and drain bias of 0.5V for different metal work-function value in logarithmic scale.
Figure 8

Transfer characteristics of JL-GAA MOSFET (p-type) with a gate voltage of -1V and drain bias of 0.5V for different metal work-function value.
Figure 9

Transfer characteristics of JL-GAA MOSFET (p-type) with a gate voltage of -1V and drain bias of 0.5V for different metal work-function value in logarithmic scale.