Quantum interference in silicon one-dimensional junctionless nanowire field-effect transistors

F. J. Schupp,1 Muhammad M. Mirza,2 Donald A. MacLaren,3 G. Andrew D. Briggs,1 Douglas J. Paul,2 and Jan A. Mol1,*

1Department of Materials, University of Oxford, 16 Parks Road, Oxford OX1 3PH, United Kingdom
2University of Glasgow, School of Engineering, Rankine Building, Oakfield Avenue, Glasgow G12 8LT, United Kingdom
3University of Glasgow, SUPA School of Physics and Astronomy, Kelvin Building, University Avenue, Glasgow G12 8QQ, United Kingdom

DOI: 10.1103/PhysRevB.98.235428

We investigate the low-temperature transport in 8-nm-diam Si junctionless nanowire field-effect transistors fabricated by top down techniques with a wraparound gate and two different phosphorus doping concentrations. First we extract the intrinsic gate capacitance of the device geometry from a device that demonstrates Coulomb blockade at 12 mK with over 500 Coulomb peaks across a gate-voltage range of 6 V indicating the formation of an island in the entire 150-nm-long nanowire channel. In two other devices, made from silicon on insulator wafers that were doped to an activated dopant concentration of Si:P 4 × 1019 and 2 × 1020 cm−3, we observe quantum interference and use the extracted gate coupling to determine the mean free paths from the dominant energy scale on the gate-voltage axis. For the higher doped device, the analysis yields a mean free path of 4 ± 2 nm, which is on the order of the average spacing of phosphorus atoms and suggests scattering on unactivated or activated dopants. For the device with an implanted phosphorus density of 4 × 1019 cm−3, the quantum interference effects suggest a mean free path of 10 ± 2 nm, which is comparable to the nanowire width, and thus allows for coherent formation of transversal modes. The results suggest that the low-temperature mobility is limited by scattering on phosphorus dopants rather than the expected surface roughness scattering for nanowires with diameters larger than or comparable to the Fermi wavelength. A temperature-dependent analysis of universal conductance fluctuations indicates a phase-coherence length greater than the nanowire length for temperatures below 1.9 K, and decoherence from one-dimensional electron-electron interactions dominates transport for higher temperatures. Our measurements, therefore, provide insight into scattering and dephasing mechanisms in technologically relevant silicon device geometries, which will help with future design choices with regard to, e.g., doping density.

**I. INTRODUCTION**

Silicon nanowires have been extensively studied with diameters down to below 5 nm [1,2] and for a wide range of applications including electronics [3,4], qubits [5], biosensors [6,7], color-selective photodetectors [8], photovoltaics [9], and thermoelectric generators [10]. Short-channel effects and poor electrostatic control of the channel in two-dimensional transistors, such as metal oxide semiconductor field-effect transistors (MOSFETs), have led to significant work on nanowire transistors. In these devices, a wraparound or Omega gate provides strong electrostatic control of the channel [11], and electron transport can become one-dimensional (1D) for small nanowire diameters [12]. Technological applications of nanowires require identification and control of the dominant scattering processes to ensure reproducibility and sufficient carrier mobility. These aspects need to be considered in the context of 1D transport, which has been studied extensively in carbon nanotubes, metal nanowires, and semiconductor nanowires [13–17]. Strong radial confinement in these systems leads to the formation of subbands, which can be populated or depleted with excellent electrostatic control in, e.g., multigate geometries. In ultraclean devices, with scattering lengths longer than the one-dimensional transport channel, quantum interference leads to Fabry-Pérot-type transport where energy is only dissipated at the source and drain contacts [18]. The short channels required for such devices are challenging to realize with different doped regions, such that a homogeneously doped “junctionless” design is a promising candidate if scattering in the channel can be minimized [4]. Here we demonstrate gate all-around junctionless silicon nanowires, which were fabricated from silicon-on-insulator wafers with an activated Si:P concentration of 4 × 1019 cm−3, and we reach a mean free path larger than the diameter. The dominant scattering process can be linked to doping concentration rather than surface roughness scattering or interface traps from, e.g., trapped charges at the material interfaces of the gate oxide. This is the result of high doping densities, highly optimized fabrication, and low interface trapped charge density.

**II. NANOWIRE CHARACTERISTICS**

We have investigated P-doped Si nanowires with a length of L = 150 nm and a wraparound aluminum gate that surrounds the entire nanowire (for fabrication details, see the supplemental material [19]). The physical parameters of the silicon nanowire, such as diameter, length, crystallinity, and interface quality, are crucial in determining its transport
properties. We therefore characterize the fabrication process using an electron-energy-loss spectroscopy scanning-transmission-electron micrograph (EELS-STEM) and capacitance-voltage \((C-V)\) measurements. Figure 1(a) shows a top-view scanning-electron microscope (SEM) image of the device structure. Although the gate covers the channel as well as a part of the source and drain contacts, the transport is dominated only by the nanowire channel since larger 3D structures cannot be controlled by the gate. This was shown in previous work, where the conductivity in the nanowires could only be well controlled for 1D transport if the Fermi wavelength \(\lambda_F\) is larger than the nanowire diameter \(d\) \((\lambda_F > d)\). For larger diameters where \(\lambda_F < d\), the channel conductivity could not be controlled by the gate electrode as the nanowires became 3D for electron transport and therefore screened the electric field on the nanowire surface [12,20]. A high-resolution STEM image in Fig. 1(b), with the [111] and [220] lattice fringes highlighted in red, confirms that the Si is a single-crystal lattice oriented along [110] and surrounded by the amorphous SiO\(_2\). Figure 1(c) is an EELS-STEM image of the cross section of a nanowire transistor with an inner diameter of \(8 \pm 0.5\) nm, as determined from the transition in relative Si and O concentrations presented in Fig. 1(d). The EELS-STEM data show that the gate is not perfectly wrapped around the nanowire resulting in a vacuum gap underneath a section of the gate oxide. The previously reported on-current to off-current ratio above \(10^8\) with a subthreshold slope of 66 mV/dec at 300 K demonstrates that this gap does not significantly affect the electrostatic control of the channel by the gate [12,20]. We will confirm the effectiveness of the wraparound gate at 12 mK by analyzing the gate capacitance based on the electron addition energy below.

Another factor that impacts the nanowire transistor performance is the quality of the surface passivation. In the supplemental material [19], we investigate the role of deep interface-trapped states using \(C-V\) characteristics of 100 \(\mu\)m circular MOS capacitors fabricated with 10 nm thermally grown SiO\(_2\) that were processed in the same oxidation furnace in which the nanowires were produced. The measurement demonstrates that the key process is a forming gas anneal that passivates the dangling bonds and trapped charges with hydrogen atoms, such that the interface-trap density \(D_{it}\) can be lowered by over an order of magnitude down to \(1.3 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}\)—this corresponds to less than one trap per nanowire on average.

### III. MEASUREMENTS

In the following, we characterize the transport through our devices using two types of measurements that both employ battery-powered dc measurement electronics to apply gate and bias voltages. For the temperature dependence in Fig. 3 we use a lock-in technique at a frequency of 1337.3 Hz with an excitation amplitude of 50 \(\mu\)V for temperatures below 1.45 K and 100 \(\mu\)V for higher temperatures. All other measurements were carried out in dc using a current amplifier that is also powered by a battery. The measurement system was carefully filtered to ensure low electron temperatures, and the associated series resistance was calibrated out of the data. With the exception of the conductance in Fig. 3, which is measured directly with a lock-in amplifier, all conductance and transconductance data are calculated from numerical derivatives of the measured current.

#### A. Coulomb-blockade regime

Figure 2 presents data from device A—a 8 ± 0.5 nm diam nanowire with a 150 nm channel made from a wafer with an activated P concentration of \(2 \times 10^{20} \text{ cm}^{-3}\). The device shows signatures of single-electron transport at 12 mK with more than 500 evenly spaced Coulomb peaks over a large
\[ R_{xx} = \frac{\Delta G}{\Delta V_{gs}} \]

The regular spacing of the Coulomb-blockade peaks indicates that the charge island has a fixed capacitance, and therefore a fixed size, which implies that an island forms within the channel that is defined by two tunnel barriers and persists over a large gate-voltage range. We estimate the island length by comparing the capacitance to the gate \( C_e \) taken from the data to a theoretical value that follows from a simple cylindrical-capacitor model (see the supplemental material [19]). The model for a 150 nm nanowire yields \( C_e = 15.2 \text{ aF} \), while the capacitance from the data in Fig. 2 is extracted from the spacing on the gate-voltage axis at zero bias, \( \Delta V_{CB} = 10 \pm 2 \text{ mV} [21] \):

\[ C_e = e / \Delta V_{CB} = 16 \pm 4 \text{ aF}, \]

where \( e \) is the elementary charge.

From the good agreement of the experimental and theoretical values for the capacitance, we conclude that the tunnel barriers are located close to the ends of the nanowire channel, i.e., the charge island has the same length as the nanowire. The extracted value of the capacitance is intrinsic to the nanowire geometry and therefore is valid for all geometrically identical devices. The formation of tunnel barriers at the ends of the channel is related to nanowire thickness variations from, e.g., proximity effects in lithography, strain, and/or the accumulation of impurities [22]. Device A is the only tested device displaying a Coulomb-blockade regime over a large gate-voltage range, and the channel does not become more conductive at larger gate voltages as observed in devices B and C. This behavior was observed only in device A, which is on the same chip as device C. It is therefore unlikely that the associated tunnel barriers arise from a systematic error in the lithography. Instead, a local effect from, e.g., charging impurities could have affected the fabrication process.

**B. Quantum interference regime: Temperature dependence**

We now turn to measurements on device B, which, unlike device A, shows a high-conductance regime similar to all other measured devices. Transport data from measurements on device B are shown in Figs. 3, 4, 5(a), and 5(b). Devices A and B are geometrically identical, with a 150 nm channel length and \( 8 \pm 0.5 \text{ nm} \) diameter, but device B was fabricated from a wafer with a lower activated phosphorus-doping concentration of \( 4 \times 10^{19} \text{ cm}^{-3} \). While the low-temperature conductance data do not show the regular Coulomb-blockade pattern over a large gate-voltage range as in device A, there are some Coulomb peaks at low gate voltages. The associated Coulomb diamonds strongly vary in size (see the supplemental material [19]) and often do not close completely, which is a signature of transport through one or more islands in the nanowire with varying sizes as a function of the gate voltage.

**FIG. 2. Coulomb-blockade data from device A:** (a) Current \( I \) at 0.1 mV bias as a function of gate voltage \( V_g \), (b) Normalized autocorrelation function \( R_{xx} \) of the current in a larger gate-voltage window from \(-4.5 \text{ to } +2 \text{ V} \). (c) Conductance \( G \) as a function of gate voltage \( V_g \) and bias voltage \( V_b \).

**FIG. 3. Temperature-dependent conductance in device B:** (a) Conductance \( G \) as a function of gate voltage \( V_g \) at four different temperatures from 30 mK to 28 K (temperature traces at 82 temperatures are shown in the supplemental material [19]). Inset: root mean square of the conductance traces \( \Delta G \) after subtracting a fourth-degree polynomial fit to isolate the fluctuations from the background as a function of temperature \( T \). The red line is a fit with \( \Delta G \propto T^{-\gamma} \) resulting in \( \gamma = 0.67 \pm 0.04 \).
FIG. 4. Conductance fluctuations in device B (corrected for a series resistance of 13.5 kΩ): (a) Conductance traces as a function of bias voltage $V_b$ at gate voltages from 0.97 to 7.5 V. The red lines indicate the traces at 2, 3, 4, 5, 6, and 7 V gate voltage. (b) Transconductance $dG/dV_g$ as a function of bias voltage $V_b$ and gate voltage $V_g$.

It is therefore likely that the charge islands form as a result of potential variations along the nanowire and not solely due to potential barriers at the ends of the nanowire.

Transport in device A is dominated by Coulomb blockade over the entire presented gate-voltage window and does not display significantly increased conductance as expected for an opening channel at larger gate voltages, $V_g > 2$ V. Device B, on the other hand, is characterized by a Coulomb-blockade region followed by increasing conductance without blockade at gate voltages $V_g > 1.7$ V (see the supplemental material [19]). Above this threshold voltage, we observe fluctuations in the conductance that we attribute to quantum interference effects that are analyzed in the next sections.

Quantum interference in nanoelectronics is the interference of partial charge-carrier waves such as the counterpropagating partial waves between two reflecting points. The required coherent scattering can occur on any stationary boundary such as the ends of the nanowire (longitudinal Fabry-Pérot-type interference) [23,24], random potential fluctuations in the nanowire from, e.g., impurities (universal conductance fluctuations) [25,26], or transverse modes due to the confinement in the cross section of the nanowire (subbands or transverse Fabry-Pérot modes) [27]. In all of these cases, constructive interference occurs at a series of resonant wavelengths, and the resulting localization of the charge carriers manifests in reduced conductance. The charge-carrier wavelength can be manipulated by bias voltage or gate voltage, such that quantum interference can be directly observed when measuring the conductance as a function of gate voltage and bias voltage.

Figure 3 shows the conductance $G$ at different temperatures from 30 mK to 28 K in device B as a function of gate voltage and bias voltage.
voltage \( V_g \) with a small Coulomb-blockade region at low gate voltage and oscillations from quantum interference for a more open channel. The amplitude of the quantum interference features is decreasing as the temperature is increasing until the \( G-V_g \) trace is nearly smooth at 28 K. In a conducting channel without averaging over independently fluctuating segments, universal conductance fluctuations are expected to reach amplitudes \( ae^2/\hbar \) with \( e^2/\hbar = 38.7 \ \mu \text{S} \) and \( a \) on the order of 1 depending on device geometry [27,28]. In our data, the largest fluctuation produces only \( a = 0.12 \), which could be related to an unaccounted series resistance and/or reflections at the intersection of the bulklike leads and the 1D channel.

The inset of Fig. 3 shows the root mean square of the \( G-V_g \) traces \( \Delta G \) as a function of temperature after removing the background (the procedure for obtaining \( \Delta G \) is described in the supplemental material [19]). Below 1.9 K, \( \Delta G \) does not depend on temperature, as predicted for the transport regime where the phase-coherence length \( l_\phi \) is longer than the nanowire, such that there is no averaging over independently fluctuating segments of the nanowire [28]. For temperatures above 1.9 K, the conductance fluctuations follow a power law \( \Delta G \propto T^\gamma \) (see the supplemental material [19]) [27,29]. We can calculate the expected value for \( \gamma \) assuming that the phase-coherence length is proportional to \( T^{-1/3} \), which is the case for a dominant dephasing mechanism related to 1D electron-electron interactions [29]. If the thermal broadening of the electron energy distribution, which is parametrized by the thermal length \( l_T \), is larger (smaller) than the phase-coherence length, we then expect \( \gamma = -2/3 \) (\( \gamma = -1/2 \)). For temperatures above 1.9 K, a power-law fit to our data with \( \gamma \) as a free parameter yields \( \gamma = -0.67 \pm 0.04 \), in excellent agreement with the case \( l_T < l_\phi \).

C. Quantum interference regime: Mean free path

Next we turn to conductance data as a function of gate and bias voltage to investigate the energy scales related to quantum interference, and we analyze the periodicity on the gate-voltage axis. Figure 4(a) shows the conductance \( G \) as a function of bias voltage \( V_b \) for gate voltages from 0.97 to 7.5 V. The red lines mark the traces at 2, 3, 4, 5, 6, and 7 V in gate voltage for clarity. All conductance traces show a dip centered around zero bias that is typical for 1D systems [12,30,31]. In previous work, we have related this feature to strong localization and electron-electron interactions [12].

In case there is only a little change in the conductance as a function of gate voltage, the lines in Fig. 4(a) are close together and the plot appears dark. Away from the Coulomb-blockade region, darker regions in this type of plot have been related to quantum interference and are expected to show a characteristic pattern of alternating zero-bias and non-zero-bias features [14]. The zero-bias features correspond to a resonance with the Fermi energy of the charge carriers, while the non-zero-bias features correspond to the point where the bias window encompasses the energies of a neighboring resonance. This results in a distorted diamond pattern, which can partly be observed in Fig. 4(a) between 5 and 6 V in gate voltage as well as between 6 and 7 V. In that gate-voltage region as well as at lower gate voltages, other non-zero-bias features are faint or not visible, such that the pattern cannot be seen. To visualize the conductance oscillations due to quantum interference in a different way, we show the transconductance \( dG/dV_g \) as a function of gate voltage \( V_g \) and bias voltage \( V_b \) in Fig. 4(b). For lower gate voltages \( (V_g \lesssim 1.7 \ \text{V}) \), we observe a gap in the conductance as a function of bias voltage and some Coulomb-blockade features that correspond to multiple charge islands in series (see the supplemental material [19]). At higher gate voltages, when the overall conductance increases [see Fig. 4(a)], quantum interference results in diamond-shaped patterns as a function of gate and bias voltage in agreement with the faint distorted diamond pattern in Fig. 4(a) and the pronounced dark features around zero bias.

In the remainder of this paper, we will analyze the characteristic energy spacings of the conductance fluctuation pattern to infer the microscopic origin of the quantum interference and find the elastic mean free path \( l_e \). To determine different transport regimes, we employ the definitions introduced by Beenakker and van Houten [27,32]. In the diffusive transport regime, the wire diameter \( d \) as well as the length \( L \) are much larger than the elastic mean free path. In this regime, there are many scattering sites in the channel, but the effects of quantum interference can still modify the conductivity of the disordered conductor because elastic impurity scattering does not destroy phase coherence. Transport is considered to be ballistic when the dimensions of the wire are reduced below the mean free path. The intermediate regime is characterized by \( d < l_e < L \), meaning boundary scattering and internal impurity scattering are of equal importance. At low temperatures, the phase-coherence length \( l_\phi \) can extend over a large part of the wire and exceed \( L \), resulting in conductance fluctuations when the transport is in the intermediate regime or even diffusive. By comparing the elastic mean free path to the sample dimensions, we will determine whether the quantum interference is dominated by boundary scattering or impurity scattering.

We analyze the energy spacings of the conductance fluctuations in two different devices with length 150 nm and diameter 8 nm: device B (from the previous sections), which was fabricated from a wafer with an activated phosphorus-doping concentration of \( 4 \times 10^{19} \text{cm}^{-3} \), and device C, where the activated phosphorus-doping concentration of the wafer was \( 2 \times 10^{20} \text{cm}^{-3} \). Figure 5(a) shows the transconductance \( dG/dV_g \) as a function of gate voltage \( V_g \) and bias voltage \( V_b \) for device B at 12 mK, while Fig. 5(b) shows the transconductance for device C at 4 K. To extract the energy scales, we calculate the autocorrelation function of both data sets and take the Fourier transform to find the dominant voltage spacings from the two samples reflect the different energy spacings in the corresponding transconductance plots in Figs. 5(a) and 5(b). Since there is no repeating pattern along
the bias-voltage axis in Fig. 4, the periodicity in bias voltage does not give an accurate picture of the energy spacings and is likely related to artefacts from the limited bias-voltage range of the data.

To identify the origin of the conductance fluctuations from quantum interference, we convert the extracted gate-voltage spacings into the characteristic length scales of the quantum interference, find the elastic mean free paths $l_e$, and compare them to the length scales in the device. In a simple particle-in-a-box picture, we can associate oscillations on the gate-voltage axis to the characteristic length scale of the quantum interference, and thus the elastic mean free path, using [34]

$$l_e = \frac{4e}{c_g \Delta V_g}. \quad (2)$$

Here $\Delta V_g$ is the periodicity in gate voltage and $c_g$ is the capacitance to the gate per unit length. The capacitance per unit length $c_g = (1.1 \pm 0.2) \times 10^{-10}$ F/m can be taken from the analysis of Fig. 2, where we observed capacitive coupling to the entire channel of the geometrically identical device A.

Following Eq. (2), we convert the dominant gate-voltage spacing in device B to $l_e = 10 \pm 2$ nm and in device C to $l_e = 4 \pm 2$ nm. In device C this yields $l_e < d < L$ [as illustrated in Fig. 2(f)] at 4 K and a mean free path that is on the order of the average spacing of activated phosphorus dopants in the wafer (1.7 nm). This result agrees with our previous mobility measurements on nanowire devices that indicated dominant scattering from neutral impurities—the neutral impurities were likely deactivated dopants in nanowires without gate electrodes, and mobilities were improved for lower doping concentrations [35,36]. Considering the prominence of surfaces in such small-diameter nanowires, this is a result that underpins the effectiveness of the gas anneal in reducing the number of interface-trap states as well as the uniformity of the channel walls without significant surface roughness.

In device B, we find $d < l_e < L < l_g$ at 12 mK such that scattering from the radial constraints and impurity scattering contribute equally to the observed quantum interference as schematically depicted in Fig. 2(e). From the activated P concentration in the wafer, the average distance between activated phosphorus dopants can be calculated to be around 3 nm. This suggests that either the doping concentration in the nanowire is reduced due to, e.g., surface segregation [37], or that scattering is dominated by deactivated dopants [35,37]. Additionally, the activated doping density was determined in the initial 55 nm silicon layer and represents an average over the doping profile—the nanowires are made from only the bottom 10 nm of that layer and might therefore have a different doping concentration. While uncertainties in the doping profile, surface segregation, and dielectric effects therefore make a quantitative analysis of doping concentrations difficult, there is a qualitative agreement between the results from the analysis in Fig. 5 and the findings from previous devices since both measurements suggest higher mobility for lower doping concentrations [35]. Furthermore, by reducing the phosphorus concentration by one order of magnitude between devices C and B, we are able to make the transition between the diffusive transport regime, where the dominant scattering is related to doping density, to the intermediate transport regime, where the contributions of boundary scattering and impurity scattering are equal. This provides us with a viable pathway toward a fully ballistic silicon nanowire, either by reducing the channel length to less than 10 nm, or by reducing the doping concentration.

IV. CONCLUSION

In this paper, we measure transport in three highly P-doped Si nanowires with diameter 8 ± 0.5 nm, length 150 nm, and a wrapped-around gate. One nanowire demonstrates a regular Coulomb blockade over a gate-voltage range of 6 V that we attribute to strong electrostatic confinement of electrons into an island that extends along the length of the nanowire and can therefore be used to extract the intrinsic gate capacitance of the nanowire geometry.

In two other devices with larger conductance, we observe quantum interference features that can originate from either random potential fluctuations along the nanowire or transverse modes. We extract an elastic mean free path of $4 \pm 2$ nm in a device fabricated from a wafer with an activated P concentration of $2 \times 10^{20}$ cm$^{-3}$, which is in agreement with dominant scattering from deactivated dopants that was found previously. In a device fabricated from a wafer with a lower P concentration of $4 \times 10^{19}$ cm$^{-3}$, the elastic mean free path is $10 \pm 2$ nm, which is larger than the diameter and therefore allows for a significant contribution of radial modes to transport in the nanowire. Temperature-dependent measurements in this device show the expected behavior for universal conductance fluctuations and suggest phase-coherence lengths larger than the nanowire length at low temperatures as well as dephasing due to electron-electron interactions at temperatures above 1.9 K. In agreement with previous mobility measurements, these results suggest that the dominant scattering process at low temperatures is impurity scattering rather than scattering due to surface traps or roughness that is often dominant in nanowire devices [35].

We have demonstrated a junctionless, 1D transistor that could be optimized to reach the ballistic limit for shorter channel lengths and lower doping density. The top-down fabrication of our silicon devices is one of the key requirements for CMOS integration, which makes our devices technologically relevant for applications in cryogenic CMOS with minimal heating from transport in ballistic or nearly ballistic channels. Furthermore, our devices could represent a platform for quantum electronic devices including charge pumps and charge sensors [38].

ACKNOWLEDGMENTS

This work was funded by the UK EPSRC (Grants No. EP/H024107/1, No. EP/N017188/1, and No. EP/N003225/1) and DSTL Contract No. 1415NatPhD_59. The authors would like to thank Pascal Gehring and Jonathan Baugh for helpful discussions, and the staff of the James Watt Nanofabrication Centre for help and support in undertaking the research.
