Low Voltage High Performance CMOS Current Mode Four-Quadrant Analog Multiplier Circuit

Thouraya ETTAGHZOUTI, Dalila KHLAIFIA, Naoufel ZITOUNI, Nejib HASSEN

1 Physics Department, College of Science and Arts, Qurayyat, Jouf University, Saudi Arabia
2 Laboratory of Application of Energy Efficiency and Renewable Energies (LAPER), University of El Manar, Tunisia
3 Micro-Electronics and Instrumentation Laboratory, University of Monastir, Tunisia

tethtaghzouti@ju.edu.sa, dakhlaifia@ju.edu.sa, naoufel.zitouni@yahoo.fr, nejib.hassen@fsm.rnu.tn

Submitted November 12, 2021 / Accepted March 21, 2022

Abstract. This paper describes a new CMOS current-mode four-quadrant analog multiplier circuit. The proposed design is based on a high performance squarer cell, whose main core is realized by the up–down topology trans-linear loop using flipped voltage followers (FVF).

The simulation results are verified by TSPICE simulator based on the BSIM3v3 transistor model for TSMC 0.18 µm CMOS process available from level 49 MOSIS at 25°C with ±0.75 V supply voltage. The proposed multiplier offers improved characteristics compared to the multipliers previously exposed in the literature. It has a wide dynamic range. The total harmonic distortion is about 0.42% at 100 kHz with peak-to-peak input current of 40 µA. The −3 dB bandwidth is more than 850 MHz and maximum power consumption is of approximately 105 µW.

Keywords
Multiplier, four-quadrant, CMOS, current-mode, trans-linear loop, low voltage

1. Introduction

Signal processing circuits are present in all the equipment used in our life, such as telecommunications, television, transport or medical equipment [1–4]. The analog approach of these circuits is highly recommended in the manufacturing sector due to their low power and high-speed operation, allowing real-time signal processing.

Analog multiplier circuit is a block widely used in analog signal processing systems, for example in adaptive filters, modulators, automatic gain control, image processing, artificial neural networks, fuzzy integrated systems, squaring and square rooting of signals [5–8]. It usually has two input ports and one output port. Under ideal conditions, the output of this circuit $Z$ is defined as the linear product of two input signals $X$ and $Y$, which translates to $Z = K X Y$, where $K$ is a constant with an appropriate dimension [9].

Current mode multipliers have received considerable attention due to their good characteristics of dynamic range, accuracy, bandwidth, power consumption [10–12]. For this reason, many researches have been carried out with the aim of improving their performance using different techniques. The first group of circuits was made based on the trans-linear principle (TL) using loop transistors operating either in weak inversion [13], [14] or in strong inversion [15], [16]. The second group deals with the structure based on active circuits such as Current Conveyor (CC) [17–19], Operational Amplifier (OA) [20], Operational Trans-conductance Amplifier (OTA) [5], [21] and voltage differencing gain amplifier (VDGA) [22].

This paper presents a new CMOS current-mode four-quadrant multiplier circuit. It is implemented by using two squarer circuits. The circuit is simulated using TSPICE simulator by level 49 parameters (BSIM3v3) in 0.18 µm standard CMOS technology with ±0.75 V supply voltage. The simulation results present ±20 µA dynamic range with THD less than 0.8% at 1 MHz, 850 MHz bandwidth and a maximum power consumption about 0.105 mW.

2. Circuit Description

2.1 Proposed Current Mode Squarer Circuit

The proposed CMOS current-mode squarer circuit is shown in Fig. 1. The main core of this circuit consists of up–down topology trans-linear loop formed by four NMOS transistors (M1, M2, M3, and M4). The transistors (M1, M5) and (M2, M6) formed flipped voltage followers (FVF) which keep the voltage of sources of transistors M1 and M2 constant regardless of the input and output currents.

Consequently, the path formed by the transistors M5 and M12 limits the minimum supply voltage of circuit.

$$(V_{DD} - V_{GS})_{min} = V_{GS1min} + V_{GS2min} + V_{TH}$$

where $V_{GS}$ is the gate-source voltage, $V_{DD}$ is the positive voltage supply, $V_{SS}$ is the negative voltage supply and $V_{TH}$ is the threshold voltage of transistor.
Fig. 1. Proposed current squaring circuit.

Since all transistors operate in the saturation region $V_{DS} \geq V_{GS} - V_{TH}$, the drain-source current equation can be expressed as:

$$I_{DS} = \frac{k_n}{2} (V_{GS} - V_{TH})^2$$

where $k_n = \mu_n C_{ox} W/L$ is the trans-conductance parameter, $C_{ox}$ is the oxide gate capacitance in unit area, $\mu_n$ is the low field mobility, $W/L$ is the ratio of width to length and $\theta$ is the mobility attenuation factor.

If the mobility attenuation factor is not taken into account, the drain-source current expression of transistor becomes:

$$I_{DS} = \frac{k_n}{2} (V_{GS} - V_{TH})^2$$

(3)

From (3), the gate-source voltage $V_{GS}$ expression can be written as:

$$V_{GS} = V_{TH} + \sqrt{\frac{2 I_{DS}}{k_n}}$$

(4)

Applying Kirchhoff’s voltage law (KVL), the relationship between the gate-source voltages of translinear loop is given by:

$$V_{GS_1} + V_{GS_2} = V_{GS_3} + V_{GS_4}$$

(5)

Assuming that all transistors have the same transconductance value, the following expression is given using (4) and (5).

$$\sqrt{I_{DS_1}} + \sqrt{I_{DS_2}} = \sqrt{I_{DS_3}} + \sqrt{I_{DS_4}}$$

(6)

Given that the drain-source currents of transistors M1 and M2 are traversed by the bias current $I_B$ and the drain-source currents of transistors M14 and M16 are respectively equal to twice the currents of transistors M10 and M15, the drain-source currents of transistors M3 and M4 can be expressed as follows:

$$I_{DS_3} = I_O + I_B + I_{IN}$$

(7)

$$I_{DS_4} = I_O + I_B - I_{IN}$$

(8)

By replacing (7) and (8) into (6), we obtained:

$$2\sqrt{I_B} = \sqrt{I_O + I_B + I_{IN}} + \sqrt{I_O + I_B - I_{IN}}$$

(9)

By taking the square from both sides of (9), we get:

$$4I_B = 2I_O + 2I_B + 2\sqrt{I_O^2 + I_B^2 + 2I_OI_B - I_{IN}^2}$$

(10)

By squaring (10), the output current of the squarer circuit is given by:

$$I_O = \frac{I_B^2}{4I_B}$$

(11)

On the other hand, if the mobility attenuation factor is taken into account, the gate-source voltage expression of transistor is given by:

$$V_{GS} = V_{TH} + \frac{\theta I_{DS}}{k_n} + \sqrt{\frac{\theta I_{DS}}{2k_n}}^2 + 2 \frac{I_{DS}}{k_n}.$$ 

(12)

Knowing that the mobility attenuation factor is low, such $\theta^2/k_n^2 I_{DS} << 2/k_n I_{DS}$, the gate-source voltage expression has become:

$$V_{GS} \approx V_{TH} + \frac{\theta I_{DS}}{k_n} + \sqrt{\frac{2 I_{DS}}{k_n}}.$$ 

(13)

Assuming that all transistors have the same transconductance value and the same mobility attenuation factor $\theta$, equation (14) is given using (13) and (5).

$$\frac{\theta}{k_n} (I_{DS_1} + I_{DS_2}) + \frac{2}{k_n} \left( \sqrt{I_{DS_1}^2 + I_{DS_2}^2} \right)$$

(14)

Knowing that the drain-source currents of transistors M1 and M2 are equal to the bias current $I_B$ and by using (7) and (8), equation (14) becomes:

$$2\sqrt{I_B} \left[ \frac{2I_B}{k_n} \theta + 1 \right] = \frac{2}{k_n} \theta I_O$$

(15)
By taking the square twice on both sides of (15), we get:

$$I_o = \frac{I_n^2}{4I_B} + 2\theta k_n I_B \sqrt{I_n}.$$  \hspace{1cm} (16)

By comparing (11) and (16), we notice the presence of an undesirable effect caused by reduced mobility under the form $2\left(\frac{\theta}{\sqrt{k_n}}\right)I_B \sqrt{I_n}$.

### 2.2 Proposed Multiplier Circuit

The working principle of a current mode four-quadrant multiplier circuit based on the squared difference identity is given by:

$$I_{\text{OUT}} = (I_X + I_Y)^2 - (I_X - I_Y)^2 = 4I_X I_Y.$$  \hspace{1cm} (17)

Based on (17), the block diagram of the multiplier circuit can be realized by two squarer circuits, a current subtractor and a current adder, as presented in Fig. 2.

The summation and subtraction of input current signals $I_X + I_Y$ and $I_X - I_Y$ respectively are made using an additional input stage composed of simple current mirrors as shown in Fig. 3.

The proposed current mode multiplier circuit is shown in Fig. 4. It consists of two squarer circuits composed by two up-down topology trans-linear loops formed by M1–M4 and M18–M21. Assuming that the input currents are respectively $(I_X + I_Y)$ and $(I_X - I_Y)$, the output current of two squarer circuits are given by:

$$I_{O1} = \frac{(I_X + I_Y)^2}{4I_B},$$  \hspace{1cm} (18)

$$I_{O2} = \frac{(I_X - I_Y)^2}{4I_B}.$$  \hspace{1cm} (19)

The output current of the second squarer circuit is reversed by the current inverter circuit consisting of transistors M26, M33, M34, M35, M36 and M37.

The output current of multiplier circuit can be written as:

$$I_{\text{OUT}} = I_{O1} - I_{O2} = \frac{I_X I_Y}{I_B}.$$  \hspace{1cm} (20)

### 2.3 Mismatch Analysis

In this section, the mismatch analyzes for the proposed multiplier circuit are performed. It includes the input current mismatch, the mobility parameter mismatch and the trans-conductance parameter mismatch of transistors.

- **Fig. 2.** Block diagram of the proposed current-mode multiplier.
- **Fig. 3.** Summation and subtraction current circuit.

2.3.1 Input Current Mismatch

The proposed multiplier circuit requires two well-matched input signals $I_X$ and $I_Y$. It is reported that the mismatch in the input signals leads to a second harmonic distortion condition at the output of the multiplier circuit.

All input currents can be defined as follows in terms of possible mismatches ($i = 1, 2$):

$$\hat{I}_{X_i} = (1 + \Delta_{X_i}) \hat{I}_X,$$  \hspace{1cm} (21)

$$\hat{I}_{Y_i} = (1 + \Delta_{Y_i}) \hat{I}_Y.$$  \hspace{1cm} (22)

The mean values of input currents are $\hat{I}_X$ and $\hat{I}_Y$. The mismatch percentages of $\hat{I}_X$ and $\hat{I}_Y$ are $\Delta_{X_i}$ and $\Delta_{Y_i}$, respectively.

By considering $\Delta_{X_1}^2$, $\Delta_{Y_1}^2$, and $\Delta_{X_2}/\Delta_{Y_2}$ less than 1, the output currents of squarer circuits are given by:

$$I'_{O1} = \left(\frac{\hat{I}_X + \hat{I}_Y}{I_B}\right)^2 \frac{\Delta_{X_1}^2 \hat{I}_X^2 + \Delta_{Y_1}^2 \hat{I}_Y^2}{2I_B},$$  \hspace{1cm} (23)

$$I'_{O2} = \left(\frac{\hat{I}_X - \hat{I}_Y}{I_B}\right)^2 \frac{\Delta_{X_2}^2 \hat{I}_X^2 + \Delta_{Y_2}^2 \hat{I}_Y^2}{2I_B}.$$  \hspace{1cm} (24)
The output current of multiplier circuit can be written as:

$$I_{\text{out}} = I_{o1} - I_{o2}$$

$$= \frac{I_x I_y + \Delta X_{1} \Delta Y_{1}}{I_B} - \left( \Delta X_{1} + \Delta X_{2} \right) \delta I_x \delta I_y$$

(25)

where

$$\delta X = \Delta X_{1} - \Delta X_{2} \quad \Delta X_{1} = \Delta X_{1} + \Delta X_{2}$$

$$\delta Y = \Delta Y_{1} - \Delta Y_{2} \quad \Delta Y_{1} = \Delta Y_{1} + \Delta Y_{2}$$

In (25), if one of the inputs $I_x$ is assumed constant and the other is sinusoidal in the form of $I_y = I_{m} \sin(\omega t)$, the second harmonic distortion from the input signal offsets can be calculated as follows:

$$HD_2 = \frac{1}{2} \left( \Delta X_{1} + \Delta Y_{1} \right) I_x + 2 I_x I_y$$

(26)

According to (26), it should be noted that the mismatch ratio increases and the second harmonic distortion also increases.

However, it remains roughly stable and does not significantly change the distortion of the third harmonic, as it does not show up in manual calculations.

2.3.2 Mobility Parameter Mismatch

If we assumed that the mobility parameter of the proposed multiplier circuit is not perfectly adapted, the output currents of the squarer circuits can be written as:

$$I_{o1} = \frac{(I_x + I_y)^2}{4I_B} + 2 \frac{\Delta X_{1}}{\sqrt{k_n I_B}} I_B \sqrt{I_B}$$

(27)

$$I_{o2} = \frac{(I_x - I_y)^2}{4I_B} + 2 \frac{\Delta X_{1}}{\sqrt{k_n I_B}} I_B \sqrt{I_B}$$

(28)

The output current of the proposed multiplier circuit can be written as:

$$I_{\text{out}} = I_{o1} - I_{o2}$$

(29)

Using (27), (28) and (29), the output current is given by:

$$I_{\text{out}} = \frac{I_x I_y}{4I_B}$$

(30)

The absolute error is given by:

$$I_{\text{error}} = \left| V_{\text{out}} - I_{\text{out}} \right| = 0$$

(31)

We can see from (31) that the proposed multiplier is insensitive to mismatch in carrier mobility parameter.

2.3.3 Transconductance Parameter Mismatch

If we assume that the transconductance parameter of the transistor does not fully match, the output currents of the squarer circuits can be written:

$$I_{o1} = \frac{(I_x + I_y)^2}{4I_B} + 2 \frac{\theta \Delta k_{1}}{k_n \sqrt{k_n I_B}} \sqrt{I_B}$$

(32)

$$I_{o2} = \frac{(I_x - I_y)^2}{4I_B} + 2 \frac{\theta \Delta k_{2}}{k_n \sqrt{k_n I_B}} \sqrt{I_B}$$

(33)

Combining (29), (32), and (33), we get:

$$I_{\text{out}} = I_{o1} - I_{o2} = \frac{I_x I_y}{4I_B}$$

(34)

The absolute error is given by:

$$I_{\text{error}} = \left| V_{\text{out}} - I_{\text{out}} \right| = 0$$

(35)

This means that the proposed circuit is insensitive to mismatch in trans-conductance parameter.
2.4 Simulation Results

The simulation results of the proposed circuits are verified using Tanner TSPICE simulator with 0.18 μm CMOS parameter technology under a supply voltage of ±0.75 V and a bias current $I_b$ of 10 μA. The aspect ratios of the transistors are shown in Tab. 1.

Figure 5 shows the transient analysis characteristic of the proposed squarer circuit where the input signal has a triangular form with 40 μA peak-to-peak amplitude and 1 MHz of frequency as shown in the top graph. The output current is presented in the middle graph. The bottom graph of figure shows the value of the measured error, which is swept between 22.3 nA and –21.4 nA.

Figure 6 shows the transient analysis characteristic of the proposed squarer circuit where the input current is the sum of two sinusoidal currents $I_x$ and $I_y$ with a 1 MHz frequency and amplitudes 20 μA and 10 μA, respectively.

The DC transfer characteristic of the proposed four-quadrant analog multiplier is shown in Fig. 7. The input current $I_x$ varied between –20 μA to 20 μA, when the current $I_y$ has the same disparity from –20 μA to 20 μA with step size 4 μA.

![Fig. 5. Transient analysis characteristic of the squaring circuit with triangular form input signal.](image1)

![Fig. 6. Transient analysis characteristic of the squarer circuit with sinusoidal form input current.](image2)

![Fig. 7. DC simulation result of the multiplier circuit.](image3)

![Fig. 8. Simulation result of analog amplitude as modulator.](image4)

The application of multiplier used as a modulator is shown in Fig. 8. The input current signals $I_x$ and $I_y$ are set to 1 MHz and 100 kHz with peak-to-peak amplitude of 10 μA and 5 μA, respectively. The variations of total harmonic distortion (THD) with respect to the peak-to-peak amplitude of the input signal $I_x$ when $I_y$ amplitude equal to 10 μA at 100 kHz and 1 MHz are shown in Fig. 9. In the

| Transistors | $W(\mu m)/L(\mu m)$ |
|-------------|----------------------|
| M1, M2, M3, M4, M18, M19, M20, M21 | 5.2/0.18 |
| M7, M8, M9, M24, M25, M26, M36, M37 | 5/0.18 |
| M10, M11, M12, M13, M27 | 10/0.18 |
| M14, M30 | 20/0.18 |
| M15, M17, M31, M33 | 0.27/0.18 |
| M16, M32 | 0.5/0.18 |
| M5, M22, M34, M35 | 2/0.18 |
| M6, M23 | 3 5/0.18 |
| M28, M29 | 10/0.18 |

Tab. 1. Transistor aspect ratios of the proposed multiplier circuit.
worst case, when \( I_x \) is equal to 40 \( \mu \)A peak-to-peak amplitude at 1 MHz, the total harmonic distortion is obtained 0.8%.

The variation of temperature as a function of relative error is shown in Fig. 10. The simulation results are obtained using a transient signal input current \( I_x \), with an amplitude of 10 \( \mu \)A and a frequency of 1 MHz, and a constant current \( I_y \) equal to 10 \( \mu \)A. The maximum error is reported at 75°C as 1.18 %. The output at 25°C is considered as the ideal value with zero relative error, so that the outputs obtained at other temperatures are calculated based on the reference value.

The frequency response of the multiplier is checked using an AC input current \( I_x \) with an amplitude equal to 10 \( \mu \)A and a constant current \( I_y \) equal to 10 \( \mu \)A. The simulation result obtained is shown in Fig. 11, where the low frequency gain is –120 and the bandwidth obtained is 850 MHz. The power consumption of the circuit is 105 \( \mu \)W.

Monte Carlo analysis is performed for 100 samples by applying a ±5% Gaussian distribution for temperature effect to analyze bandwidth and gain variations, as shown in Fig. 12. These simulations are performed using an AC input current \( I_x \) with 10 \( \mu \)A DC component and a constant current \( I_y \) equal to 10 \( \mu \)A. The mean values of bandwidth and gain are 848 MHz and –120.38, respectively.

The proposed multiplier is compared to recently published work as presented in Tab. 2. Simulation results from the proposed multiplier indicate better performance in terms of supply voltage, bandwidth, high accuracy and power consumption.
3. Conclusion

This work presents a new CMOS current mode analog-four-quadrant multiplier. The proposed circuit is designed by using two low voltage squarer circuits based on the up-down topology trans-linear loop and the flipped voltage followers (FVF).

The simulation results have verified by TSPICE using TSMC 0.18 µm CMOS process available from MOSIS at 25°C with ±0.75 V supply voltage. The circuit is characterized by a low power consumption 105 µW, a wide bandwidth about 850 MHz and a low nonlinearity error of 0.85%.

References

[1] POPA, C. Improved accuracy current-mode multiplier circuits with applications in analog signal processing. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 2014, vol. 22, no. 2, p. 443–447. DOI: 10.1109/TVLSI.2013.2239670

[2] SOTNER, R., JERABEK, J., PROKOP, R., et al. A CMOS multiplied input differential difference amplifier: A new active device and its applications. *Applied Sciences*, 2017, vol. 7, no. 1, p. 1–13. DOI: 10.3390/app7010106

[3] MURALIDHARANA, V., SATHISH KUMAR, V. Design and implementation of low power and high-speed multiplier using quadrature carry look-ahead adder. *Microprocessors and Microsystems*, 2020, vol. 75, p. 1–13. DOI: 10.1016/j.micpro.2020.103054

[4] ALOUI, I., HASSEN, N., BESBES, K. A CMOS current mode four quadrant analog multiplier free from mobility reduction. *International Journal of Electronics and Communications*, 2017, vol. 82, p. 119–126. DOI: 10.1016/j.aeue.2017.08.006

[5] NADERI SAATLO, A. High-precision CMOS analog computational circuits based on a new linearly tunable OTA. *Radioengineering*, 2016, vol. 25, no. 2, p. 297–304. DOI: 10.13164/te.2016.0297

[6] DANESH, M., JAYARAI, A., CHANDRASEKARAN, S., et al. Ultra-low power analog multiplier based on translinear principle. In *IEEE International Symposium on Circuits and Systems (ISCAS)*. Sapporo (Japan), 2019, p. 1–5. DOI: 10.1109/ISCAS.2019.8702330

[7] SAJJADI-KIA, H. An analog cell and its applications in analog signal processing. *International Journal of Circuit Theory and Applications*, 2011, vol. 39, no. 2, p. 195–201. DOI: 10.1002/cta.628

[8] AGHAEL, T., NADERI SAATLO, A. An efficient architecture for accurate and low power CMOS analog multiplier. *Journal of Circuits, Systems and Computers*, 2020, vol. 30, no. 3, p. 1–18. DOI: 10.1142/S0218126621500456

[9] GHANAVATI, B., TAGHAVI, M. E. Low-voltage CMOS multiplier circuit based on the translinear principle. *Universal Journal of Electrical and Electronic Engineering*, 2014, vol. 2, no. 3, p. 124–127. DOI: 10.13189/ujeee.2014.020305

[10] DEMARTINOS, A. C., PSYCHALINOS, C., KHATEB, F. Ultra-low voltage CMOS current-mode four-quadrant multiplier. *International Journal of Electronics Letters*, 2014, vol. 2, no. 4, p. 224–233. DOI: 10.1080/21681724.2014.900824

[11] NADERI, A., KHOEI, A., HADDI, K., et al. A new high speed and low power four-quadrant CMOS analog multiplier in current mode. *International Journal of Electronics and Communications*, 2009, vol. 63, no. 9, p. 769–775. DOI: 10.1016/j.aeue.2008.06.002

[12] SATANSUP, J., TANGSRIRAT, W. 1.5-V CMOS current multiplier/divider. *International Journal of Electrical and Computer Engineering*, 2018, vol. 8, no. 3, p. 1478–1487.

[13] ANDREOU, A. G., BOAHEN, K. A. Translinear circuits in subthreshold MOS. *Analog Integrated Circuits and Signal Processing*, 1996, vol. 9, no. 2, p. 141–166. DOI: 10.1007/BF00166411

[14] FARSHIDI, E., GHANAVATI NEJAD, T. A new two-quadrant squarer/divider circuit for true RMS-to-DC converters in MOS technology. *Measurement*, 2012, vol. 45, no. 4, p. 778–784. DOI: 10.1016/j.measurement.2011.12.009

[15] NADERI, A., MOJARRAD, H., GHASEMZADEH, H., et al. Four-quadrant CMOS analog multiplier based on new current square circuit with high-speed. In *IEEE Eurocon*. St. Petersburg (Russia), 2009, vol. 1, p. 282–287. DOI: 10.1109/EURCON.2009.5167644

| Ref | Year | Power supply (V) | Power consumption (µW) | –3 dB bandwidth (MHz) | Nonlinearity (%) | THD (%) | Technology (µm) |
|-----|------|-----------------|-----------------------|-----------------------|-----------------|--------|----------------|
| [1] | 2013 | 1.2             | 75                    | 59.7                  | 0.9             | N/A    | 0.18          |
| [8] | 2020 | 1.8             | 61.9                  | 736                   | 0.93            | 0.98   | 0.18          |
| [11] | 2009 | 3.3             | 340                   | 41.8                  | 1.1             | 0.97   | 0.35          |
| [15] | 2009 | 3.3             | 240                   | 44.9                  | 1.15            | 0.76   | 0.35          |
| [23] | 2016 | 2.8             | 0.521                 | 137                   | 1.12            | 1.45   | 0.35          |
| [24] | 2019 | 0.8             | 92                    | 623                   | 0.69            | 0.97   | 0.18          |
| [25] | 2017 | 1               | 0.508                 | 33.52                 | 2.9             | 2.05   | 0.18          |
| [26] | 2018 | 0.8             | 770                   | 34.1                  | 2               | 0.67   | 0.18          |
| [27] | 2021 | ± 1             | 700                   | 260                   | N/A             | 0.49   | 0.18          |
| [28] | 2014 | 1.5             | 700                   | 2.93                  | 1.8             | N/A    | 0.18          |
| [29] | 2012 | ± 0.75          | 2.3                   | 2.9                   | 0.3             | 0.7    | 0.35          |
| [30] | 2017 | 1.8             | 144                   | 62                    | 1.5             | 1      | 0.18          |
| [31] | 2005 | 2               | 5.5                   | 0.2                   | 5               | 0.9    | 0.35          |
| [32] | 2000 | 5               | N/A                   | N/A                   | 2.5/µA, 10 kHz  | 2.4    |              |
| [33] | 2001 | 3.3             | 600                   | 3                     | N/A             | 1.5(µA, 10 kHz) | 2.4   |
| [34] | 2014 | 1               | 90                    | N/A                   | N/A             | N/A    | 0.18          |

This work ——— ±0.75 105 850 0.85 0.42 (20 µA, 1 MHz) 0.18

Tab. 2. Comparison between the proposed multiplier and others reported in the literature.
[16] SEON, I. Design and application of precise analog computational circuits. Analog Integrated Circuits and Signal Processing, 2008, vol. 71, no. 1, p. 55–66. DOI: 10.1007/s10470-007-9119-8

[17] ET TAGHZOUTI, T., HASSEN, N., GARRADHI, K., et al. Wide bandwidth CMOS four-quadrant mixed mode analogue multiplier using a second generation current conveyor circuit. Turkish Journal of Electrical Engineering & Computer Sciences. 2018, vol. 26, no. 2, p. 882–894. DOI: 10.3906/elk-1708-19

[18] ET TAGHZOUTI, T., HASSEN, N., BESBES, K. High performance low voltage low power voltage mode analog multiplier circuit. In International Conference on Sciences of Electronics, Technologies of Information and Telecommunications (SETIT). Hammamet (Tunisia), 2016, p. 527–531. DOI: 10.1109/SETIT.2016.7939926

[19] ABUELMA’ATTI, M. T., AL-QAHTANI, M. A. A current-mode current-controlled current-conveyor-based analogue multiplier/divider. International Journal of Electronics, 1998, vol. 85, no. 1, p. 71–77. DOI: 10.1080/0020721981343646

[20] RIEWRUJA, V., RERKRATN, A. Four-quadrant analogue multiplier using operational amplifier. International Journal of Electronics, 2011, vol. 98, no. 4, p. 459–474. DOI: 10.1080/00207217.2010.520155

[21] KAEWDANG, K., FONGSAMUT, C., SURAKAMPONTORN, W. A wide-band current-mode OTA-based analog multiplier-divider. In Proceedings of the 2003 International Symposium on Circuits and Systems. Bangkok (Thailand), 2003, p. 349–352. DOI: 10.1109/iscas.2003.1205572

[22] TANGSRIRAT, W., CHANNUMSIN, O., PIPOMUL, J. Electronically adjustable capacitance multiplier circuit with a single voltage differencing gain amplifier (VDGA). Journal of Microelectronics, Electronic Components and Materials, 2019, vol. 49, no. 4, p. 211–217. DOI: 10.33180/ImMIDEM2019.40

[23] NADERI SAATLO, A., OZOGUZ, I. S. Design of a high-linear, high-precision analog multiplier, free from body effect. Turkish Journal of Electrical Engineering & Computer Sciences, 2016, vol. 24, p. 820–832. DOI: 10.3906/elk-1307-159

[24] AGHAEI, T., NADERI SAATLO, A. A new strategy to design low power transistor based CMOS analog multiplier. Integration, the VLSI Journal, 2019, vol. 69, p. 180–188. DOI: 10.1016/j.vlsi.2019.03.009

[25] MARYAN, M., AZHARI, S. A MOS transistor cell-based configurable block for current mode analog signal processing. Analog Integrated Circuits and Signal Processing, 2017, vol. 92, no. 1, p. 1–13. DOI: 10.1007/s10470-017-0959-6

[26] MARYAN, M., GHANAVATI, B., MOGHADDAM, E. T. Low-voltage CMOS current-controlled current mode very low power analog CMOS four quadrant multiplier. In Proceedings of the 31st European Solid-State Circuits Conference. Grenoble (France), 2005, p. 495–498. DOI: 10.1109/ESSCIR.2005.1541668

[32] LOPEZ-MARTIN, A., CARLOSENA, A. Design of MOS translinear multiplier/dividers in analog VLSI. IJLS Design, 2000, vol. 11, no. 4, p. 321–329. DOI: 10.1155/2000/21852

[33] LOPEZ-MARTIN, A., CARLOSENA, A. Current-mode multiplier/divider circuits based on the MOS translinear principle. Analog Integrated Circuits and Signal Processing, 2001, vol. 28, p. 265–275. DOI: 10.1023/A:101256011011

[34] GHANAVATI, B., MOGHADAM, E. T. Low-voltage CMOS multiplier circuit based upon the translinear principle. Universal Journal of Electrical and Electronic Engineering, 2014, vol. 2, no. 3, p. 124–127. DOI: 10.13189/ujjeece.2014.020305

About the Authors ...

Thouraya ET TAGHZOUTI was born in Tozeur, Tunisia. She received the B.S. degree from the Faculty of Sciences of Monastir in 2008, the M.S. degree from the same University at the Microelectronic and Instrumentation Laboratory in 2010 and the Ph.D. degree from the Faculty of Sciences of Monastir in 2016. She is interested in the implementation of low voltage low power integrated circuit design.

Dalila KHALIFIA was born in Gafsa, Tunisia. She received the B.S. degree from the Faculty of Sciences of Gafsa in 2011, the M.S. degree from the Monastir University at the Materials and Organic Electronic Devices Research Unit in 2013 and the Ph.D. degree from the Faculty of Sciences of Monastir in 2016.

Naoufel ZITOUNI was born in Tunis, Tunisia. He received the Ph.D. degree in 2012 from the University Manar Tunisia. He is interested in studying DC-AC power converters, DC-DC power converters, bond graphs, discharge lamps, lamp accessories, photovoltaic power systems, water treatment.

Néjib HASSEN was born in Moknine, Tunisia. He received the B.S. degree in EEA from the University of Aix-Marseille I, France in 1990, the M.S. degree in Electronics in 1991 and the Ph.D. degree in 1995 from the University Louis Pasteur of Strasbourg, France. From 1991 to 1996, he worked as a researcher in CCD digital camera design. He implemented IRDS new technique radiuses CCD noise on CRN of GOA in Strasbourg. In 1995, he joined the Faculty of Sciences of Monastir as an Assistant Professor of physics and electronics. Since 1997, he has worked as researcher in mixed-signals neural networks. Currently, he is Professor of Microelectronics and Electronics at ISIMM, Monastir. He is focusing on the implementation of low voltage-low power mixed and analog circuits.