A Simple Hybrid Model for Accurate Delay Modeling of a Multi-Input Gate

Arman Ferdowsi, Jürgen Maier, Daniel Öhlinger, Ulrich Schmid
TU Wien, ECS Group (E191-02)
{aferdowsi, jmaier, doehlinger, s}@ecs.tuwien.ac.at

Abstract—Faithfully representing small gate delay variations caused by input switchings on different inputs in close temporal proximity is a very challenging task for digital delay models. In this paper, we use the example of a 2-input NOR gate to show that a simple hybrid model leads to a surprisingly accurate digital delay model. Our model utilizes simple first-order ordinary differential equations (ODEs) in all modes, resulting from considering transistors as ideal switches in a simple RC model of the gate. By analytically solving the resulting ODEs, we derive expressions for the gate delays, as well as formulas that facilitate model parametrization. It turns out that our model almost faithfully captures the Charlie effect, except in just one specific situation. In addition, we experimentally compare our model’s predictions both to SPICE simulations, using some 15 nm technology, and to some existing delay models. Our results show a significant improvement of the achievable modeling accuracy.

Index Terms—multi input switching, delay model

I. INTRODUCTION

Digital circuit design relies heavily on fast digital timing analysis techniques, since they are orders of magnitude faster than analog simulations, e.g., in SPICE. In contrast to static approaches, dynamic digital timing analysis predicts the propagation of arbitrary signal traces throughout a circuit. Going beyond the popular pure (= constant input-to-output delay) and inertial delay (= constant delay + too short pulses being removed) models [1], single-history delay models [2], [3] achieve an improved behavioral coverage. Indeed, as proved in [4], it is inevitable for any faithful delay model that a gate’s input-to-output delay \( \delta(T) \), for a given transition, depends on a parameter like the previous-output-to-input delay \( T \).

The involution delay model (IDM) proposed in [3] consists of zero-time boolean gates, which are interconnected by single-input single-output involution delay channels. IDM channels are characterized by a delay function \( \delta(T) \), which is a negative involution, in the sense that \( -\delta(-\delta(T)) = T \). Unlike all other existing delay models, the IDM faithfully models glitch propagation in the simple short-pulse filtration problem, and is hence the only candidate for a faithful delay model known so far.

Moreover, the IDM comes with a publicly available timing analysis framework (the Involution Tool [5]), which is based on an industrial simulation suite. The Involution Tool allows to randomly generate input traces for a given circuit, and to evaluate the accuracy of IDM predictions compared to SPICE-generated transition times and/or other digital models like inertial delays.

Whereas the accuracy of IDM predictions for single-input, single-output circuits like inverter chains or clock trees reported in [5] is impressive, this is less so for circuits involving multi-input gates. We conjecture that this is mainly due to the inherent lack of properly covering output delay variations caused by multiple input switching (MIS) in close temporal proximity [6], also known as the Charlie effect (named after Charles Molnar, who identified its causes in the 70th of the last century). Compared to the single input switching (SIS) case, the output transition is sped up/slowed down with decreasing transition separation time on different inputs here. Single-input, single-output IDM delay channels obviously cannot exhibit such a behavior.

Multiple approaches have been proposed to cover MIS effects in literature, ranging from linear [7] or quadratic fitting [8] over higher-dimensional model representation [9] to recent machine learning methods [10]. However, none of these naturally generalizes to multi-input involution channels.

In order to define a 2-input IDM channel, we thus generalize the simple analog first-order model matching a classic IDM channel (which can be viewed as a hybrid model with only two modes) to a four-mode hybrid model: For each state of the inputs \( (A, B) \in \{(0,0), (0,1), (1,0), (1,1)\} \), a system of first-order ordinary differential equations (ODEs) is derived, which governs the analog trajectory of the gate’s output in the respective mode. At an input change, the mode is instantaneously switched, in a way that guarantees continuity of the output signal. Whereas similar approaches have been advocated in [11], [12], these rely on analog fitting or extraction of unique switching waveforms.

Main contributions: (1) We introduce a simple hybrid ODE model of a 2-input CMOS NOR gate, which results from replacing transistors in a simple RC model of the circuit by ideal switches that are switched on/off at the respective input threshold voltage \( V_{ih} = V_{DD}/2 \) crossing times. We analytically solve the ODE systems for every mode, and derive expressions for the resulting MIS gate delay \( \delta(\Delta) \), defined by the time when the output waveform crosses \( V_{ih} \); the parameter \( \Delta = t_B - t_A \) denotes the switching time separation of the input switches. (2) We evaluate our model’s accuracy using SPICE, showing a significant improvement compared to other delay models.

This research was partially funded by the Austrian Science Fund (FWF) projects DMAC (P32431).

1One mode for generating a rising transition switching waveform, and one for the falling one.
inputs. It turns out that the resulting delay model captures all MIS effects very well, except for one case ($\Delta < 0$ for rising output transitions).

(2) We develop expressions to ease the parametrization of our ODE model, given the characteristic SIS delay values $\delta(-\infty)$ and $\delta(\infty)$ as well as the MIS value $\delta(0)$. Since it turned out that it is impossible to simultaneously match all three values for a real circuit simultaneously, we had to add an additional pure delay (supported by the IDM) to our parametrization.

(3) We use an appropriately extended version of the Involution Tool to compare the average modeling accuracy of our hybrid model to other analog/digital simulations. To that end, we evaluate random traces for one of the circuits studied in [5], using some empirically optimal parametrization of our hybrid model. Whereas the latter outperforms the original IDM, as well as standard models like inertial delays, its deficiency in fully capturing all MIS effects also somewhat impairs its average accuracy.

In a nutshell, our results show that describing multi-input gates with hybrid models is beneficial, albeit our instantaneously switching transistor abstraction is slightly too simplistic to fully cover all MIS effects.

**Paper organization:** In Section II, we explain the causes for MIS delay variations and determine characteristic values for a NOR gate. In Section III, we present our simple hybrid ODE model and explore in Section IV its ability to capture MIS effects. Section V provides formulas for parametrizing the model, and Section VI quantifies the average modeling accuracy. Some conclusions and directions of future research close the paper in Section VII.

**II. MULTIPLE INPUT SWITCHING (MIS)**

In this section, we will provide some basic explanations for MIS effects and quantify those by conducting analog simulations using Spectre (version 19.1) and the Nangate Open Cell Library featuring FreePDK15™ FinFET models [13]. The investigated CMOS NOR gate is among the simplest multi-input gates and hence a natural target for our analysis. Its transistor-level implementation, with the parasitic capacitance $C_N$ and the output load capacitance $C_O$, is shown in Fig. 1.

As we will explore later, the transistor arrangement plays a decisive role in explaining the observed delay variations: While the pMOS ($T_1$ and $T_2$) are connected in series towards $V_{DD}$, the nMOS ($T_3$ and $T_4$) provide parallel paths towards GND.

In the sequel, we apply the rising/falling input waveforms $f_{\uparrow\downarrow}(t-t_A)$ on input $A$ resp. $f_{\downarrow\uparrow}(t-t_B)$ on input $B$, where $t_A$ resp. $t_B$ denote the point in time the discretization threshold voltage $V_{th} = V_{DD}/2$ is crossed. In the same spirit, $t_O$ denotes the time when the output voltage $V_O$ crosses $V_{DD}/2$. Varying $t_A$ and $t_B$ allows us to represent the gate delay by $t_O-t_A$ resp. $t_O-t_B$ (depending on the particular output state) over the relative input separation time $\Delta = t_B-t_A$.

We first consider the case of a falling output transition. In a nutshell, either transistor $T_3$ or $T_4$ starts to conduct (is closed), while one of the two pMOS transistors in series stops conducting (is opened). Consequently, the output is drained and $V_O$ starts to decrease. It is easy to see that it makes a difference whether only one or both nMOS transistors are closed, i.e., only a single or both inputs switch, as it takes, at least theoretically, only half the time to drain the output in parallel. So the MIS causes a speed-up here, whose effect is clearly visible in the analog waveforms shown in Fig. 2a: When both transistors start to conduct, the output slope changes notably, leading to a reduction of the gate delay.

As the first rising input transition already induces an output transition, the relevant gate delay is $\delta_S^O(\Delta) = t_O - \min(t_A,t_B)$, i.e., the time difference between the threshold crossing of the output and the earlier input (see Fig. 2b). As predicted, the delay is the smallest for simultaneous transitions ($\Delta = 0$), where the change in delay is around 30%. Note that $\delta_S^O(-\infty) \neq \delta_S^O(\infty)$ is mainly caused by transistor $T_2$, which is closed in one case, connecting nodes $N$ and $O$, while in the other it is open (see Section III). Although the absolute values differ, our results fit very well to previous investigations in other technologies [7], [8], [9].

A less visible phenomenon of the speed-up MIS effect deserve to be mentioned here: Simulations for an older 65 nm technology and results reported in the literature (e.g. in [7], [8]) reveal local delay maxima for medium-sized $|\Delta|$. We conjecture these to be caused by input-output coupling capacitances, which introduce a current working against the intended behavior of the gate. If the input transitions are far apart ($|\Delta| > 0$), the second one appears way after $t_O$, such that the introduced current has no impact. For decreasing $|\Delta|$, however, the second transition will eventually occur when $V_O$ is about to cross the threshold. Since the additional current has to be compensated by the driving transistor, the output slope decreases and thus the delay increases. Further reducing $\Delta$ first amplifies this effect until the closing of the second transistor leads to an increased conductivity that, overall, is able to make up for the added delay, causing it to finally drop again.

For rising output transitions, the behavior of the NOR is...
quite different. First and foremost, the gate only switches after both inputs have changed (see Fig. 2c), resulting in the gate delay $\delta_3^t(\Delta) = t_O - \max(t_A, t_B)$. At the transistor level, each falling input transition causes one of the nMOS to stop conducting while simultaneously one of the pMOS gets closed. We emphasize that the shape of the output signal in Fig. 2c is essentially independent of $\Delta$, only the position in time varies. This is in accordance with the fact that there is only a single path connecting the output to $V_{DD}$.

The SIS delays $\delta_3^t(\infty)$ and $\delta_3^t(-\infty)$ again differ (see Fig. 2d), i.e., the gate delay depends on the order of the input transitions. Taking a closer look at the schematics in Fig. 1 reveals that an early transition on $A$ closes the topmost transistor and thus causes the internal node $N'$ between the pMOS to be charged to $V_{DD}$. By contrast, an early transition on $B$ causes $N'$ to be fully discharged, which obviously prolongs the transition time.

In any case, the gate delay for $|\Delta| \to 0$ increases, i.e., the MIS effect is a slow-down here. The causes are, once again, coupling capacitances, this time between $N'$ and the input: If both inputs switch at the same time, the parasitic current (dis)charges $C_{N'}$ possibly below $GND$, since both adjacent transistors are still open. After they start to conduct, the additional charge has to be compensated, which explains the increased delay. Naturally, the delay variations depend on the initial value of $V_{N'}$ and thus on the switching history of the gate. Note that we used the worst case ($V_{N'} = GND$) in all our simulations.

III. Simple Hybrid ODE Model

In our attempt to analytically express the gate delays of a NOR gate, we replace the transistors by zero-time switches: Depending on whether the appropriate input is above (logical 1) resp. below (logical 0) $V_{th} = V_{DD}/2$, an nMOS transistor is replaced by a fixed resistor $R < \infty$ or removed ($R = \infty$), while a pMOS is handled in the opposite way. Note that this is similar to the approach used in [14], with the main difference that we added a capacitance at the internal node in the p-stack ($C_{N'}$) and one at the output ($C_O$) (cf. Fig. 1). Thus, we end up with a system of coupled first-order differential equations.

A. General solution

We briefly recall the general solution of first-order ODE systems first. Let $V : \mathbb{R} \to \mathbb{R}^n$ and $V' = \frac{d}{dt} V$, and consider a homogeneous system of ordinary differential equations (ODEs) with constant coefficients $V'(t) = A \cdot V(t)$, where $\Delta_{ij} \in \mathbb{R}^{n \times n}$ and initial values $V(0)$. For a diagonalizable matrix $A$, this system has a general solution

$$V(t) = c_1 \epsilon_1 e^{\lambda_1 t} + \cdots + c_n \epsilon_n e^{\lambda_n t} = \phi(t)$$

where $\{(\lambda_i, \epsilon_i)\}_{i=1}^n$ is a set of pairs consisting of $n$ eigenvalues and the corresponding eigenvectors of $A$. $c \in \mathbb{C}^n$ is made up of arbitrary real constants determined by $V(0)$, and $\phi(t) = \{c_1 \epsilon_1 e^{\lambda_1 t}, \ldots, c_n \epsilon_n e^{\lambda_n t}\}$ is the fundamental matrix solution of the homogeneous system. Moreover, the general solution to the non-homogeneous system $V'(t) = A \cdot V(t) + g(t)$, for a continuous function $g : \mathbb{R} \to \mathbb{R}^n$, is given by the sum of the general solution of the corresponding homogeneous system $V'(t) = A \cdot V(t)$ plus a particular solution to the non-homogeneous one. To be more precise, $V(t) = \phi(t) \cdot c + \phi(t) \cdot \int \phi^{-1}(s) \cdot g(s) ds$. We refer the interested reader to standard textbooks such as [15] for more information.

Since there are four different states $(0, 0), (0, 1), (1, 0)$ and $(1, 1)$ of the inputs $(A, B)$, interpreted as binary signals, we need to consider 4 different RC circuits and their corresponding ODE systems $V'(t) = A \cdot V(t) + g(t)$. $V(t) \in \mathbb{R}^2$ is a two-element vector, representing the voltage $V_{N'}$ at the internal node $N$ in Fig. 1, and the gate output voltage $V_O$, i.e.,

$$V(t) = \begin{pmatrix} V_{N'} \\ V_O \end{pmatrix},$$

while the non-homogeneous term $g(t)$ is either identically zero or a constant. In the sequel, we will evaluate $V(t)$ for each input combination individually.

B. System $(1, 1): V_A = V_{DD}, V_B = V_{DD}$

If inputs $A$ and $B$ are above the threshold, both nMOS transistors are conducting and thus replaced by resistors (see Fig. 3a), causing the output $O$ to be discharged in parallel. By contrast, $N'$ is completely isolated and keeps its value. Formally, we obtain
The matrix form of this homogeneous system is

\[
\begin{pmatrix}
\frac{d}{dt}V_N \\
\frac{d}{dt}V_O
\end{pmatrix} = \begin{pmatrix}
0 & -\frac{1}{C_0R_3} - \frac{1}{C_0R_4} \\
0 & -\frac{1}{C_O} + \frac{1}{C_O} R_3 + \frac{1}{C_O} R_4
\end{pmatrix} \cdot \begin{pmatrix}
V_N \\
V_O
\end{pmatrix},
\]

which leads to the general solution

\[
\begin{pmatrix}
V_N \\
V_O
\end{pmatrix} = c_1 \begin{pmatrix} 0 \\ 1 \end{pmatrix} e^{\frac{1}{C_0} t} + c_2 \begin{pmatrix} 1 \\ 0 \end{pmatrix} e^{-\left(\frac{1}{C_0} R_3 + \frac{1}{C_0} R_4\right) t}.
\]

C. System (1, 0): \( V_A = V_{DD}, \ V_B = GND \)

Since \( T_1 \) and \( T_3 \) are open (see Fig. 3b), node \( O \) is connected to \( O \), and \( O \) to \( GND \). Note that both capacitances have to be discharged over resistor \( R_3 \), resulting in less current that is available for discharging \( C_O \). More specifically, we observe \( I_O = -I_3 - I_N \) and hence obtain

\[
\begin{align*}
C_N \cdot \frac{d}{dt}V_N &= I_N = -V_N - \frac{V_O}{R_2}, \\
C_O \cdot \frac{d}{dt}V_O &= I_O = -V_3 - I_N = -\frac{V_N - V_O}{R_3} + \frac{V_N - V_O}{R_2}.
\end{align*}
\]

The matrix form of this homogeneous system is

\[
\begin{pmatrix}
\frac{d}{dt}V_N \\
\frac{d}{dt}V_O
\end{pmatrix} = \begin{pmatrix}
-\frac{1}{C_N R_2} \\
\frac{1}{C_O R_2} + \frac{1}{C_O R_3}
\end{pmatrix} \cdot \begin{pmatrix}
V_N \\
V_O
\end{pmatrix},
\]

which has the general solution

\[
\begin{pmatrix}
V_N \\
V_O
\end{pmatrix} = c_1 \begin{pmatrix} \frac{1}{\alpha + \beta} \\ \frac{1}{\alpha - \beta} \end{pmatrix} e^{\lambda_1 t} + c_2 \begin{pmatrix} \frac{1}{\alpha + \beta} \\ \frac{1}{\alpha - \beta} \end{pmatrix} e^{\lambda_2 t},
\]

where

\[
\alpha = \frac{C_0 R_3 - C_N (R_2 + R_3)}{2C_0 C_N R_2 R_3},
\]

\[
\beta = \sqrt{(C_0 R_3 + C_N (R_2 + R_3))^2 - 4C_0 C_N R_2 R_3},
\]

\[
\lambda_{1,2} = -\frac{C_0 R_3 + C_N (R_2 + R_3)}{2C_0 C_N R_2 R_3} \pm \beta.
\]

D. System (0, 1): \( V_A = GND, \ V_B = V_{DD} \)

Opening transistors \( T_2 \) and \( T_3 \), as shown in Fig. 3c, decouples the nodes \( N \) and \( O \) once again. We thus get the non-homogeneous system of ODEs

\[
\begin{align*}
C_N \cdot \frac{d}{dt}V_N &= I_N = -\frac{V_{DD} - V_N}{R_1}, \\
C_O \cdot \frac{d}{dt}V_O &= I_O = -\frac{V_O}{R_4}.
\end{align*}
\]

which is in matrix representation

\[
\begin{pmatrix}
\frac{d}{dt}V_N \\
\frac{d}{dt}V_O
\end{pmatrix} = \begin{pmatrix}
-\frac{1}{C_N R_1} \\
\frac{1}{C_O R_4} - \frac{1}{C_O R_1}
\end{pmatrix} \cdot \begin{pmatrix}
V_N \\
V_O
\end{pmatrix} + \begin{pmatrix}
0 \\
0
\end{pmatrix}.
\]

It is easy to check that the fundamental matrix solution to the corresponding homogeneous system is

\[
\phi(t) = \begin{pmatrix}
e^{-\frac{1}{C_N R_1} t} \\
e^{-\frac{1}{C_O R_4} t}
\end{pmatrix},
\]

leading to the general non-homogeneous solution

\[
\begin{pmatrix}
V_N \\
V_O
\end{pmatrix} = \begin{pmatrix} c_1 e^{-\frac{1}{C_N R_1} t} + \frac{V_{DD}}{R_1} \\
\frac{c_2 e^{-\frac{1}{C_O R_4} t}}{c_2 \text{e}^{-\frac{1}{C_O R_4} t}}
\end{pmatrix}.
\]

E. System (0, 0): \( V_A = GND, \ V_B = GND \)

Closing both pMOS transistors, as shown in Fig. 3d, causes both capacitances to be charged over the same resistor \( R_1 \), similarly to system (1,0). Since \( I_O = I_1 - I_N \), the ODE system describing the behavior is

\[
\begin{align*}
C_N \cdot \frac{d}{dt}V_N &= I_N = -\frac{V_N - V_O}{R_2}, \\
C_O \cdot \frac{d}{dt}V_O &= I_O = -\frac{V_{DD} - V_N}{R_1} - \frac{V_N - V_O}{R_2},
\end{align*}
\]

which is a non-homogeneous system, with the matrix form

\[
\begin{pmatrix}
\frac{d}{dt}V_N \\
\frac{d}{dt}V_O
\end{pmatrix} = \begin{pmatrix}
-\frac{1}{C_N R_1} + \frac{1}{C_N R_2} \\
\frac{1}{C_O R_2} - \frac{1}{C_O R_1}
\end{pmatrix} \cdot \begin{pmatrix}
V_N \\
V_O
\end{pmatrix} + \begin{pmatrix}
0 \\
0
\end{pmatrix}.
\]
By straightforward but tedious calculations, it follows that the fundamental matrix solution of the homogeneous system is

\[
\phi(t) = \begin{pmatrix}
\frac{1}{C_N R_2} e^{\lambda_1 t} & \frac{1}{C_N R_2} e^{\lambda_2 t}
\end{pmatrix},
\]

where

\[
\alpha = \frac{C_D (R_3 + R_2) - C_N R_1}{2 C_N R_1 R_2},
\]

\[
\beta = \frac{\sqrt{(C_N R_1 + C_D (R_1 + R_2))^2 - 4 C_D C_N R_1 R_2}}{2 C_D C_N R_1 R_2},
\]

\[
\gamma = \frac{-C_N R_1 + C_D (R_1 + R_2)}{2 C_D C_N R_1 R_2},
\]

\[
\lambda_{1,2} = \gamma \pm \beta.
\]

The general solution of the non-homogeneous system is

\[
\begin{pmatrix}
V_N \\
V_O
\end{pmatrix} = \begin{pmatrix}
\frac{c_1}{C_N R_2} e^{\lambda_1 t} + \frac{c_2}{C_N R_2} e^{\lambda_2 t} + V_{DD} \\
\end{pmatrix},
\]

where \( V_N \) and \( V_O \) are the output and input voltages, respectively.

### F. Trajectory Comparison

Fig. 4 depicts the signals \( V_{N/O} (n,m)(t) \) over time \( t \) in system \((n,m)\). The initial values were set to \( V_N(0) = V_O(0) = V_{DD} \), and the exception of \( V_N(0,0,0) = V_O(0,0,0) = GND \) and \( V_N(1,1,0)(0) = V_{DD}/2 \). Compared to the cases where only one nMOS is closed, the output trajectory of system \((1,1)\) is much steeper. Note that this is in line with the considerations for the speed-up MIS effect in Section II.

### IV. MODELING MIS EFFECTS

In this section, we will investigate how well our simple hybrid ODE model is capable of faithfully representing the MIS effects described in Section II. It turns out that the speed-up is modeled appropriately, whereas the slow-down is only partially covered. Note that also the approaches presented in [11], [12] struggled with this effect, such that the authors finally resorted to fitting the delays for these cases.

For our analysis, we computed the delay as a function of the input separation time \( \Delta = t_B - t_A \) for falling and rising output transitions, and compared it with our analog simulation results (cf. Fig. 2b and Fig. 2d). Similar to Section II, we start with a falling output transition. To compute the delay for a given \( \Delta \), we need to combine two solutions:

1) Starting in the system \((0,0)\) initially, which models a gate whose inputs have been 0 for a very long time, we switch to \((1,0)\) resp. \((0,1)\) at time \( t = 0 \) and compute the corresponding trajectory.

2) When in the mode entered in 1), we switch to system \((1,1)\) at time \( t_s \), and determine \( t_O \) where \( V_O(t_O) = V_{DD}/2 \). The delay is extracted as \( t_O - \min(t_A, t_B) = t_O \), since the earlier of the two inputs triggers the output transition. Starting in system \((0,0)\) results in \( \Delta = t_s \), whereas for system \((0,1)\) we get \( \Delta = -t_s \), which accounts for the reversed order of the input transitions.

The calculation of the rising output delay is carried out analogously, with the exception that we start in the system \((1,1)\) initially and switch to \((1,0)\) \((\Delta < 0)\) resp. \((0,1)\) \((\Delta > 0)\) at \( t = 0 \), before turning to \((0,0)\) at \( t_s \). The sought delay is now equal to \( t_O - \max(t_A, t_B) = t_O - t_s \), since it is the later of the two inputs that initiates the output change. Note carefully, however, that it is unfortunately not clear which initial value to use for \( V_N \) in the system \((1,1)\) here: As the latter does not change the value of \( V_N(t) \) at all, the proper initial value would be the actual value of \( V_N \) in the state \((m,n)\) the system was in before/at the switch to \((1,1)\) occurred.

For a qualitative comparison, we parameterized the resistances and capacitances in our model using a least square fitting approach, with the goal to match the output threshold crossing times \( \delta^L_2(\pm \infty) \) and \( \delta^S_2(\pm \infty) \) resp. \( \delta^L_3(\pm \infty) \) and \( \delta^S_3(0) \) shown in Fig. 2. Interestingly, simultaneous fitting of all three data points turned out to be impossible, even for the “well-behaved” case of falling output transitions. To understand why, we derived analytic expressions for the values

\[
\delta^L(-\infty) = \ln(2) \cdot C_O R_4 \quad \text{and} \quad \delta^L(0) = \frac{\ln(2) \cdot C_O R_3 R_4}{R_3 + R_4}
\]

(as well as for \( \delta^L(\infty) \), \( \delta^L(-\infty) \), \( \delta^L(0) \) and \( \delta^L(\infty) \)), by inverting the explicit formulas of our trajectories. Unfortunately, necessary simplifications that enabled these calculations induced some approximation errors, which made a direct computation of the desired parameters impossible.

Nevertheless, important insights could be gained. More specifically, since \( R_3 \) and \( R_4 \) are the on-resistors of the two nMOS transistors and should hence be roughly the same, we obtain \( \frac{\delta^L(-\infty)}{\delta^L(0)} \approx \frac{R_3 + R_4}{R_3} \approx 2 \). Since the desired ratio

---

**TABLE I: Empirically obtained parameter values**

| Parameter | Value       |
|-----------|-------------|
| \( R_1 \) | \( 37.088 \times 10^3 \Omega \) |
| \( R_2 \) | \( 44.926 \times 10^3 \Omega \) |
| \( R_3 \) | \( 45.150 \times 10^3 \Omega \) |
| \( R_4 \) | \( 48.761 \times 10^3 \Omega \) |
| \( C_N \) | \( 59.486 \times 10^{-18} \text{ F} \) |
| \( C_O \) | \( 617.259 \times 10^{-18} \text{ F} \) |
Fig. 5: Computed MIS delays for falling output transitions.

Fig. 6: Computed MIS delays for rising output transitions.

V. PARAMETRIZATION

In order to apply our hybrid model in practice, in particular, for digital timing simulations using the Involution Tool, one needs to compute the input-to-output delay functions for all possible state transitions, including the ones shown in Fig. 5 and Fig. 6. This, in turn, requires a proper parametrization of our model, i.e., the determination of the parameters $R_1, \ldots, R_4, C_N C_O$ that cause our model to match the actual delays of a given NOR gate in a circuit as good as possible.

There is no unique and possibly even optimal parametrization approach, but it is natural to match Fig. 5 and Fig. 6 (for $\Delta > 0$) to Fig. 2b and Fig. 2d as close as possible. For this purpose, it is sufficient to match the characteristic Charlie delay values $\delta^i(\infty)$, $\delta^i(0)$, $\delta^i(-\infty)$ in Fig. 2b (falling output transition) and the corresponding values $\delta^f(\infty)$, $\delta^f(0)$, $\delta^f(-\infty)$ in Fig. 2d.

Below, we provide exact or approximate$^3$ analytic formulas$^4$ for the characteristic Charlie delay values in Fig. 5 and Fig. 6 in terms of the parameters ($R_1-R_4$, $C_N$, and $C_O$). These expressions will allow us to understand which parameters affect the which value, and could even be used for explicit parametrization of a circuit with given characteristic Charlie delays.

For falling output transitions (Fig. 5, $\Delta = 0$), an exact formula for $\delta^i(0)$ is

$$
\delta^i(0) = \frac{-\ln(0.5)}{C_O R_4} + \frac{1}{C_O R_3}
$$

For falling output transitions (Fig. 5, $\Delta = -\infty$) an exact formula for computing $\delta^i(-2 \times 10^{-10}) \approx \delta^i(\infty)$ is

$$
\delta^i(-2 \times 10^{-10}) = -\ln(0.5) \cdot C_O R_4
$$

For falling output transitions (Fig. 5, $\Delta = \infty$), an approximation to compute $d = \delta^i(2 \times 10^{-10}) \approx \delta^i(\infty)$ is

$$
d \approx \frac{0.6 \left[ c_1 (\alpha + \beta) e^{\lambda_1 w} (1 - \lambda_1 w) + c_2 (\alpha - \beta) e^{\lambda_2 w} (1 - \lambda_2 w) \right]}{c_1 (\alpha + \beta) \lambda_1 e^{\lambda_1 w} + c_2 (\alpha - \beta) \lambda_2 e^{\lambda_2 w}}.
$$

$^3$Note that all the errors related to the approximations we describe in this section is in $O(t^2)$, where $t$ is very small ($t \leq 2 \times 10^{-10}$). The error is hence so small that it can be ignored in practice.

$^4$It is worth noting that in parallel with obtaining these equations, we used built-in MATLAB software functions (e.g. the non-linear optimization function fminbnd) to validate the equations.
where $\alpha$, $\beta$, $\lambda_{1,2}$ are given in (1), (2), and (3), respectively, and
\[ w = 10^{-10}, \]
\[ c_2 = \frac{0.6\left(\frac{(\alpha + \beta)C_NR_2}{} - 1\right)}{\beta}, \]
\[ c_1 = (V_{DD}C_NR_2) - c_2. \]

For rising output transitions (Fig. 6, $\delta^1(\Delta)$ for any $\Delta \geq 0$ and initial value $V_N^{(1)}(0) = X$), an approximation for $d = \delta^1(\Delta)$ is
\[ d \approx \frac{0.6 - l - c_1^2 \cdot (\alpha + \beta)e^{\lambda_1w}(1 - \lambda_1w)}{c_2^2 \cdot (\alpha - \beta)e^{\lambda_2w}(1 - \lambda_2w)} - \frac{c_2^2 \cdot (\alpha + \beta)e^{\lambda_2w}(1 - \lambda_2w)}{c_1^2 \cdot (\alpha + \beta)e^{\lambda_1w} + c_2^2 \cdot (\alpha - \beta)e^{\lambda_2w} - \Delta}, \]
where $\alpha$, $\beta$, $\gamma$, and $\lambda_{1,2}$ are respectively equal to (4), (5), (6), and (7). Moreover, we have
\[ w = 2 \times 10^{-10}, \]
\[ l = V_{DD}(-\alpha^2 + \beta^2)R_2, \]
\[ c_2^\Delta = \frac{\left[\frac{(\alpha + \beta)V_N^{(0)}}{R_1(\Delta)} - a + b\right]C_NR_2}{2\beta e^{\lambda_2\Delta}}, \]
\[ c_1^\Delta = \frac{\left[\frac{(\alpha + \beta)V_N^{(0)}}{R_1(\Delta)} - c_2^\Delta e^{\lambda_2\Delta} + a\right]C_NR_2}{(\alpha + \beta)e^{\lambda_1\Delta}}, \]
\[ a = \frac{V_{DD}(\alpha + \gamma)(\alpha + \beta)}{C_NR_1(\Delta^2 - \beta^2)}, \]
\[ b = \frac{V_{DD}(-\alpha^2 + \beta^2)}{C_NR_1(\Delta^2 - \beta^2)}, \]
\[ V_N^{(0)}(\Delta) = V_{DD} + (X - V_{DD})e^{\frac{\Delta}{C_NR_1}}. \]

Recall that one does not usually have information about the initial value $V_N^{(0)}(0) = X$; Fig. 6 shows $X = 0$, $V_{DD}/2$ and $X = V_{DD}$.

For rising output transitions (Fig. 6, $\delta^1(\Delta)$ for any $\Delta < 0$ and initial value $V_N^{(0)}(0) = X$), an approximation for $d = \delta^1(\Delta)$ is
\[ d \approx \frac{0.6 - l - c_1^2 \cdot (\alpha + \beta)e^{\lambda_1w}(1 - \lambda_1w)}{c_2^2 \cdot (\alpha - \beta)e^{\lambda_2w}(1 - \lambda_2w)} - \frac{c_2^2 \cdot (\alpha + \beta)e^{\lambda_2w}(1 - \lambda_2w)}{c_1^2 \cdot (\alpha + \beta)e^{\lambda_1w} + c_2^2 \cdot (\alpha - \beta)e^{\lambda_2w} - |\Delta|}, \]
where $\alpha$, $\beta$, $\gamma$, $\lambda_{1,2}$, $a$, and $b$, are as same as Case 4 and
\[ w = 10^{-10}, \]
\[ c_2^\Delta = \frac{\left[\frac{(\alpha + \beta)V_N^{(1)}}{C_NR_2} - a + b\right]C_NR_2}{2\beta e^{\lambda_2\Delta}}, \]
\[ c_1^\Delta = \frac{\left[\frac{(\alpha + \beta)V_N^{(1)}}{C_NR_2} - c_2^\Delta e^{\lambda_2\Delta} + a\right]C_NR_2}{(\alpha + \beta)e^{\lambda_1\Delta}}, \]
\[ V_N^{(1)}(\Delta) = \frac{g_1}{C_NR_2}e^{(z+y)\Delta} + \frac{g_2}{C_NR_2}e^{(z-y)\Delta}, \]
\[ V_O^{(1)}(\Delta) = g_1(x + y)e^{(z+y)\Delta} + g_2(x - y)e^{(z-y)\Delta}, \]
where $x = \alpha$ and $y = \beta$ given by (1) and (2) and $g_1 = \frac{g_2}{x+y}.$

Again, since the initial value of $X = V_N^{(1)}(0)$ is usually unknown, we consider only the cases $X = 0$, $X = V_{DD}/2$ and $X = V_{DD}$ shown in Fig. 6, which lead to
\[ \text{if} \ X = 0, \ \text{then} \ g_2 = 0, \]
\[ \text{if} \ X = V_{DD}, \ \text{then} \ g_2 = \frac{0.6(x+y)D_{R_2}}{\beta(x+y)}, \]
\[ \text{if} \ X = V_{DD}/2, \ \text{then} \ g_2 = \frac{0.6(x+y)D_{R_2}}{\beta(x+y)}. \]

It is apparent from (8)–(10) that the characteristic Charlie delays in Fig. 5 are not affected by $R_1$ at all. To be more precise, $\delta^1(0)$ is determined by $C_O$, $R_3$, and $R_4$, while $\delta^1(-\infty)$ is determined by $C_O$ and $R_4$ only; $\delta^1(\infty)$ is affected by $C_N$, $C_O$, $R_2$, and $R_3$. On the other hand, the characteristic Charlie delays $\delta^1(\Delta)$ and $\delta^1(\infty)$ in Fig. 6, which seems to match Fig. 2d best, are only affected by $C_N$, $C_O$, $R_1$, and $R_2$ according to (11). Finally, (12) reveals that $\delta^1(\infty)$ does not depend on $R_4$.

One immediate consequence of this is that $R_3$ and $R_4$ are fixed already by matching $\delta^1(0)$ and $\delta^1(-\infty)$. To simultaneously match $\delta^1(\infty)$, in theory, $C_N$ and $R_2$ were still available, but since their influence on $\delta^1(\infty)$ is very small, this is not always effective. Even worse, according to (8) and (9), it may even be impossible to find a parametrization for $R_3$ and $R_4$ that allows to match even the two characteristic Charlie delay values $\delta^1(0)$ and $\delta^1(-\infty)$ simultaneously, which happens in the case of too large a ratio of $\delta^1(\infty)/\delta^1(0)$. And indeed, as already mentioned, a pure delay of $\delta_{\text{min}} = 18$ ps had to be subtracted from all these delay values in order to be able to determine a matching set of parameters.

We conclude this section by noting that relying on the characteristic Charlie delays from Fig. 6 for $V_N = X = 0$ for parametrization makes sense, since the system $(0, 0)$ starts, at time $\Delta$, from $V_{DD}$ in this case, i.e., a value not affected by $X$. This is in accordance with the fact that our model does reasonably capture the Charlie-effect in Fig. 2d for the case $\Delta \geq 0$ (that is, for $X = 0$). It is apparent, though, that the parasitic capacitance $C_N$ has a substantial influence on the characteristic Charlie delays, as it is a factor in the denominator of $\delta^1(0)$ and $\delta^1(\infty)$. Like the invariance of $V_N$ in the system $(1, 1)$, which has already been identified in Section IV as the main cause for our model’s inability to fully
cover the Charlie effect, this is an unwanted artefact of our simplistic modeling.

VI. Modeling Accuracy

In this section, we will compare our hybrid model to inertial delays and the IDM. To be able to do so, we added our model to the publicly available Involution Tool [5]. Previously, all channel implementation had to be written in VHDL. However, since this approach was already rather tedious for a SumExp-Channel, where the inverse of the trajectory had to be numerically approximated, we decided to come up with a new way of implementing channels: Using the QuestaSim Foreign Language Interface (FLI) [16] allowed us to escape the Involution Tool’s standard VHDL environment and to execute C code. In a second step, Python code was called from C, which finally implemented our hybrid channels. This approach enabled us to utilize the complete Python ecosystem, which reduces the effort the hybrid channel implementation itself drastically.

For the evaluation, we again used the 15 nm Nangate Open Cell Library featuring FreePDK15™ FinFET models [13] ($V_{DD} = 0.8$ V). Based on a Verilog description of a NOR gate, we utilized the Cadence tools Genus and Innovus (version 19.11) to perform optimization, placement and routing. Finally, we extracted the parasitic networks from the final layout to obtain SPICE models, which we used as golden reference in analog Spectre (version 19.1) simulations.

Using the parameter set introduced in Table I, we performed simulations for various waveform configurations, ranging from very short to broad pulses. Each simulation consisted of 500 transitions, except for the last simulation, where we generated 250 transitions. The simulations have been repeated 20 times, and the averaged results are presented in Fig. 7. The waveform configuration 100/50 - LOCAL describes the case where transitions are created individually for each input, according to a normal distribution, with $\mu = 100$ ps and $\sigma = 50$ ps. GLOBAL indicates that the transitions are not calculated separately for each input but rather for all inputs together. This option allows to test how accurately the delay models perform for large absolute values of $\Delta$, since concurrent transitions are unlikely with this configuration.

The results are compared in terms of the deviation area, which is calculated as follows: The digitized SPICE traces are subtracted from the corresponding traces of the digital delay model and the absolute area is summed up. Since absolute values are meaningless, the results are normalized with the inertial delay as baseline.

For short pulses ($\mu = 100$, $\mu = 200$ ps), the superiority of the hybrid model with $\delta_{\min}$ can be clearly seen. The deviation area is less than half that of the inertial delays. Moreover, it also outperforms the Exp-Channel, which we chose as representation for the IDM in the Involution Tool, with $\delta_{\min} = 20$ ps. Note that we had to determine the latter empirically, since there is no proper parametrization of IDM channels representing multi-input gates available. The hybrid model without pure delay performs worse, which is primarily due to the imperfect delay matching, which can be seen in Fig. 8. Note that the pure delay shows no effect for rising input transitions. We should also emphasize that, for the first two waveform configurations, a lot of transitions are happening within a range of $\Delta = [−40\, ps, 40\, ps]$, where the hybrid model without pure delay has deficiencies.

For broader pulses ($\mu = 2$ ns, $\mu = 5$ ns), which are covered by the last two waveform configurations, it can be seen that the hybrid model and the inertial delay model perform similar. This is due to the fact that $|\Delta| \gg 100$ ps, where the matching is nearly perfect. The Exp-Channel shows deficiencies for broad pulses, which is caused by placing the delay channel at the output and the consequential inability to determine which input caused the transition. Since $\delta_G(\infty)$ and $\delta_G(−\infty)$ differ, (cf. Fig. 5 and Fig. 6) the Exp-Channel simply delays the transition by their average, which explains the observed inaccuracies.

In terms of simulation runtime, our simple experiments reveal a minor overhead of the hybrid model compared to the simple inertial delay model or the Exp-Channel of 6 %, which seems acceptable in view of the increased modeling accuracy. For more robust numbers, more extensive simulation runs are necessary, which we are planning to execute in the near future.

VII. Conclusions

We introduced a simple hybrid ODE model for a two-input NOR gate, which naturally generalizes the hybrid analog
model corresponding to standard single-input, single-output involution channels. The ODEs governing the switching waveforms of the output, based on the state of the inputs, have been obtained by replacing transistors with ideal switches in a simple RC model of the circuit. By analytically solving the resulting ODE systems, we obtained a digital gate delay model that faithfully reproduces all MIS effects, except in one particular situation. We also incorporated our hybrid model in the Involuion Tool for digital timing analysis and compared the average accuracy for random traces in a custom circuit for different channel models. Our results show that our new hybrid model outperforms both classic involution channels and standard inertial delay channels with respect to modeling accuracy.

Future work will be devoted to the question of whether our multi-input digital delay channels are continuous with respect to a certain metric, and therefore lead to a faithful model. In addition, we will look out for alternative models that fully capture all MIS effects.

**REFERENCES**

[1] S. H. Unger, “Asynchronous sequential switching circuits with unrestricted input changes,” *IEEE Transaction on Computers*, vol. 20, no. 12, pp. 1437–1444, 1971.

[2] M. J. Bellido-Díaz, J. Juan-Chico, and M. Valencia, *Logic-Timing Simulation and the Degradation Delay Model*. London: Imperial College Press, 2006.

[3] M. Függer, R. Najvirt, T. Nowak, and U. Schmid, “A faithful binary circuit model,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 39, no. 10, pp. 2784–2797, 2020.

[4] M. Függer, T. Nowak, and U. Schmid, “Unfaithful glitch propagation in existing binary circuit models,” *IEEE Transactions on Computers*, vol. 65, no. 3, pp. 964–978, March 2016.

[5] D. Ohlinger, J. Maier, M. Függer, and U. Schmid, “The involution tool for accurate digital timing and power analysis,” *Integration*, vol. 76, pp. 87 – 98, 2021.

[6] L.-C. Chen, S. K. Gupta, and M. A. Breuer, “A new gate delay model for simultaneous switching and its applications,” in *Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)*, 2001, pp. 289–294.

[7] A. R. Subramaniam, J. Roveda, and Y. Cao, “A finite-point method for efficient gate characterization under multiple input switching,” *ACM Trans. Des. Autom. Electron. Syst.*, vol. 21, no. 1, pp. 10:1–10:25, Dec. 2015. [Online]. Available: http://doi.acm.org/10.1145/2778970

[8] J. Shin, J. Kim, N. Jang, E. Park, and Y. Choi, “A gate delay model considering temporal proximity of multiple input switching,” in *2009 International SoC Design Conference (ISOCC)*, Nov 2009, pp. 577–580.

[9] J. Sridharan and T. Chen, “Modeling multiple input switching of cmos gates in dsm technology using hdmr,” in *Proceedings of the Design Automation Test in Europe Conference*, vol. 1, March 2006, pp. 6 pp.–.

[10] O. V. S. Shashank Ram and S. Saurabh, “Modeling multiple-input switching in timing analysis using machine learning,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 40, no. 4, pp. 723–734, 2021.

[11] E. Melcher, W. Röthig, and M. Dana, “Multiple input transitions in cmos gates,” *Microprogramming and Microprogramming*, vol. 35, no. 1, pp. 683 – 690, 1992, software and Hardware: Specification and Design. [Online]. Available: http://www.sciencedirect.com/science/article/pii/016560749290387M

[12] N. Abdallah and P. Bazargan-Sabet, “Modeling the effects of input slew rate and temporal proximity of input transitions in event-driven simulation,” in *2006 Proceeding of the Thirty-Eighth Southeastern Symposium on System Theory*, March 2006, pp. 185–189.

[13] M. Martins, J. M. Matos, R. P. Ribas, A. Reis, G. Schlinker, L. Rech, and J. Michelsen, “Open cell library in 15um freepdk technology,” in *Proceedings of the 2015 Symposium on International Symposium on Physical Design*, ser. ISPD ’15. New York,