Phase change memory technology

Geoffrey W. Burr$^{1,a}$, Matthew J. Breitwisch$^2$, Michele Franceschini$^2$, Davide Garetto$^1$, Kailash Gopalakrishnan$^1$, Bryan Jackson$^1$, Bülent Kurdi$^1$, Chung Lam$^2$, Luis A. Lastras$^2$, Alvaro Padilla$^1$, Bipin Rajendran$^2$, Simone Raoux$^2$, and Rohit S. Shenoy$^1$

$^1$ IBM Almaden Research Center, 650 Harry Road, San Jose, California 95120
$^2$ IBM T.J. Watson Research Center, Yorktown Heights, NY 10598

(Dated: March 30, 2010)

We survey the current state of phase change memory (PCM), a non-volatile solid-state memory technology built around the large electrical contrast between the highly-resistive amorphous and highly-conductive crystalline states in so-called phase change materials. PCM technology has made rapid progress in a short time, having passed older technologies in terms of both sophisticated demonstrations of scaling to small device dimensions, as well as integrated large-array demonstrators with impressive retention, endurance, performance and yield characteristics.

We introduce the physics behind PCM technology, assess how its characteristics match up with various potential applications across the memory-storage hierarchy, and discuss its strengths including scalability and rapid switching speed. We then address challenges for the technology, including the design of PCM cells for low RESET current, the need to control device-to-device variability, and undesirable changes in the phase change material that can be induced by the fabrication procedure. We then turn to issues related to operation of PCM devices, including retention, device-to-device thermal crosstalk, endurance, and bias-polarity effects. Several factors that can be expected to enhance PCM in the future are addressed, including Multi-Level Cell technology for PCM (which offers higher density through the use of intermediate resistance states), the role of coding, and possible routes to an ultra-high density PCM technology.

Contents

I. Motivation for PCM 2
   A. The case for a next-generation memory 2
   B. What is PCM? 3
   C. Potential applications of PCM 4
      1. PCM as SRAM 5
      2. PCM as DRAM 6
      3. PCM as Flash 6
      4. PCM as Storage-Class Memory 7

II. Physics of PCM 8
    A. Phase change materials and scalability 8
    B. Speed of PCM 10
    C. Modeling of PCM physics and devices 14
    D. Scalability of prototype PCM devices 15

III. Design and fabrication of PCM 16
     A. Cell structures 16
        1. Contact-minimized cell 18
        2. Volume-minimized cell 18
        3. Hybrid PCM cells 20
     B. Access circuitry 21
     C. Variability 21
        1. Structural variability 22

IV. PCM reliability 28
    A. Retention 28
    B. Crosstalk 30
    C. Endurance 32
    D. Polarity issues 33

V. The future of PCM 35
    A. Multi-level cells (MLC) 35
    B. Role of coding 36
    C. Routes to ultra-high density 38

VI. Conclusions 39

VII. Acknowledgements 40

References 40
I. MOTIVATION FOR PCM

A. The case for a next-generation memory

As with many modern technologies, the extent to which non-volatile memory (NVM) has pervaded our day-to-day lives is truly remarkable. From the music on our MP3 players, to the photos on digital cameras, the stored e-mail and text messages on smartphones, the documents we carry on our USB thumb-drives, and the program code that enables everything from our portable electronics to cars, the NVM known as Flash memory is everywhere around us. Both NOR and NAND Flash began humbly enough, as unappreciated side projects of a Toshiba DRAM engineer named Fujio Masuoka[1]. But from his basic patents in 1980 and 1987, respectively[1], Flash has grown in less than three decades to become a $20 billion dollar-per-year titan of the semiconductor industry[2, 3].

This market growth has been made possible by tremendous increases in the system functionality (e.g., more GBytes) that can be delivered in the same size package. These improvements are both a byproduct of — and the driving force for — the relentless march to smaller device dimensions known as Moore’s Law[4]. The history of the solid-state memory industry, and of the semiconductor industry as a whole, has been dominated by this concept: higher densities at similar cost lead to more functionality, and thus more applications, which then spur investment for the additional research and development needed to implement the “next size smaller” device. Throughout this extensive history, extrapolation from the recent past has proven to be amazingly reliable for predicting near-future developments. Thus the memory products that will be built in the next several years have long been forecast[5].

Beyond the near-future, however, while the planned device sizes may be sketched out, for the first time in many years it is not clear exactly how achievable these goals might be. This uncertainty is present in many portions of the semiconductor industry, primarily due to the increasing importance of device-to-device variations, and to the common dependence on continued lithographic innovation. New patterning techniques will almost certainly be needed to replace the 193nm immersion and “double patterning” techniques now being used to implement the 32nm and even 22nm nodes[6, 7]. In addition to such issues common to the larger semiconductor industry, however, the Flash industry faces additional uncertainties specific to its technology.

Over the past few years, Flash has been wrestling with unpleasant tradeoffs between the scaling of lateral device dimensions, the need to maintain coupling between the control and floating gates, the stress-induced leakage current (SILC) that is incurred by programming with large voltages across ultra-thin oxides, and the cell-to-cell parasitic interference between the stored charge in closely-packed cells[3, 8, 10]. Many alternative cell designs were proposed, typically involving replacement of the floating polysilicon gate by some type of charge-trapping layer, such as the Silicon Nitride at the center of the Silicon-Oxide-Nitride-Oxide-Semiconductor (SONOS) cell structure[11]. While early SONOS memory devices used extremely thin tunnel and blocking oxides for acceptable write/erase performance, and thus suffered from data retention issues[12], recent work seems to have migrated to Tantalum nitride–Alumina–Nitride–Oxide–Semiconductor (TANOS) structures[13–16]. These structures offer improved immunity to both SILC and parasitic interference between cells[16], while also allowing any defects to gracefully degrade Signal-to-Noise Ratio (SNR) rather than serve as avenues for catastrophic charge leakage[9, 10]. TANOS data retention has improved to acceptable levels[9], and the reduced programming efficiency is now understood[16].

However, TANOS structures cannot help to scale NOR Flash, because the charge injected at one edge of such devices by channel hot-electron injection[17] must be redistributed throughout the floating gate after programming[10]. For NAND Flash, the finite and fairly modest number of discrete traps in each TANOS cell has accelerated the onset of new problems, ranging from device-to-device variations in $V_T$, stochastic or “shot-noise” effects[9], random telegraph noise[18, 19], and a significant reduction in the number of stored electrons that differentiate one stored analog level from the next[20]. These issues are particularly problematic for Multi-Level Cell (MLC) Flash, where multiple analog levels allow an increase in the effective number of bits per physical device by a factor of 2, 3, or even 4. Worse yet, such few-electron problems will only increase with further dimensional scaling, leading Flash researchers to explore even more complicated schemes for FinFET Flash devices[21, 22] or 3-D stacking of Flash memory[23, 24].

With these difficulties in scaling to future technology nodes, Flash researchers are already hard-pressed to maintain specifications such as write endurance, retention of heavily cycled cells, and write/erase performance, let alone improve them. As one indication of these pressures, some authors have pointed out that in cases such as digital photography, larger capacity formats can be expected to be tolerant of even more relaxed endurance specifications[20]. However, at the same time that Flash is struggling to maintain current levels of reliability and performance while increasing density, new applications are opening up for which these specifications are just barely adequate.

The solid-state drive (SSD) market — long dominated by high-cost, battery-backed DRAM for military and other critical applications — has grown rapidly since the introduction of Flash-based SSD drives, passing $400 million in revenues in 2007[27]. One reason for the time delay between the widespread use of Flash in consumer applications and its appearance in SSD applications was the need to build system controllers that could hide the weaknesses of Flash. Consider that each underlying block
of Flash devices takes over a millisecond to erase, and if written to continuously, would start to exhibit significant device failures in mere seconds. Sophisticated algorithms have been developed to avoid unnecessary writes, to perform static or dynamic wear-leveling, to pipeline writes, and to maintain pre-erased blocks in order to finesse or hide the poor write/erase performance. Together with simple overprovisioning of extra capacity, these techniques allow impressive performance benefits. For instance, the Texas Memory Systems RamSan-500 can write at 2 GB/sec with an effective Flash endurance of >15 years. However, it is interesting to note that despite the fact that MLC Flash costs much less than 1-bit/cell Single-Layer Cell (SLC) Flash, for a long time only SLC Flash was used in SSD devices. This is because MLC Flash tends to have 10× lower endurance and 2× lower write speed than SLC Flash, illustrating the importance of these specifications within SSD applications.

Thus there is a need for a new next-generation NVM that might have an easier scaling path than NAND Flash to reach the higher densities offered by future technology nodes. Simultaneously, there is a need for a memory that could offer better write endurance and I/O performance than Flash, in order to bring down the cost while increasing the performance of NVM-based SSD drives. But the size of the opportunity here is even larger: the emergence of a non-volatile solid-state memory technology that could combine high performance, high density and low-cost could usher in seminal changes in the memory/storage hierarchy throughout all computing platforms, ranging all the way up to high performance computing (HPC). If the cost-per-bit could be driven low enough through ultra-high memory density, ultimately such a Storage-Class Memory (SCM) device could potentially displace magnetic hard disk drives (HDD) in enterprise storage server systems.

Fortunately, new NVM candidate technologies have been under consideration as possible Flash “replacements” for more than a decade. These candidates range from technologies that have reached the marketplace after successful integration in real CMOS fabs (ferroelectric and magnetic RAM), to novel ideas that are barely past the proof-of-principle stage (racetrack memory and organic RAM), to technologies that are somewhere in-between (PCM, resistance RAM, and solid-electrolyte memory). Each of these has its strengths and weaknesses. In general, the farther along a technology has progressed towards real integration, the more that is known about it. And as research gives way to development, it is typically new weaknesses — previously hidden yet all too quickly considered to be obvious in hindsight — that tend to be revealed. In contrast, by avoiding these known pitfalls, fresh new technologies are immediately attractive, at least until their own unique weaknesses are discovered.

In this article, we survey the current state of phase change memory (PCM). This technology has made rapid progress in a short time, having passed older technologies such as FeRAM and MRAM in terms of sophisticated demonstrations of scaling to small device dimensions. In addition, integrated large-array demonstrators with impressive retention, endurance, performance and yield characteristics have been built.

The paper is organized into 7 sections, beginning with the current section titled “Motivation for PCM.” Section II also includes a brief overview of PCM technology, and an assessment of how its characteristics match up with various potential applications across the memory-storage hierarchy. Section III goes into the physics behind PCM in more depth, in terms of the underlying phase change materials and their inherent scalability, and the physical processes affecting the switching speed of PCM devices. The section concludes with a survey of PCM modeling efforts published to date, and a discussion of scalability as revealed by ultra-small prototype PCM devices.

In Section IV we address factors that affect the design and fabrication of PCM devices, including cell design, variability, changes in the phase change material induced by the fabrication procedure, and the design of surrounding access circuitry. We then turn to issues related to operation of PCM devices in Section V including endurance, retention, and device-to-device crosstalk. Section V addresses several factors that can be expected to enhance PCM in the future, including Multi-Level Cell technology for PCM, the role of coding, and possible routes to an ultra-high density PCM technology. The Conclusion section (Section VI) is followed by a brief Acknowledgements section (Section VII).

B. What is PCM?

Phase change memory (PCM) exploits the large resistance contrast between the amorphous and crystalline states in so-called phase change materials. The amorphous phase tends to have high electrical resistivity, while the crystalline phase exhibits a low resistivity, sometimes 3 or 4 orders of magnitude lower. Due to this large resistance contrast, the change in read current is quite large, opening up the opportunity for the multiple analog levels needed for MLC operations.

To SET the cell into its low-resistance state, an electrical pulse is applied to heat a significant portion of the cell above the crystallization temperature of the phase change material. This SET operation tends to dictate the write speed performance of PCM technology, since the required duration of this pulse depends on the crystallization speed of the phase change material (Section II.B). SET pulses shorter than 10ns have been demonstrated. Because the crystallization process is many orders of magnitude slower at low temperatures (< 120°C), PCM is a NVM technology that can offer years of data lifetime.

In the RESET operation, a larger electrical current is applied in order to melt the central portion of the cell.
If this pulse is cut off abruptly enough, the molten material quenches into the amorphous phase, producing a cell in the high-resistance state. The RESET operation tends to be fairly current- and power-hungry, and thus care must be taken to choose an access device capable of delivering high current and power without requiring a significantly larger footprint than the PCM element itself. The read operation is performed by measuring the device resistance at low voltage, so that the device state is not perturbed. These operations are summarized in Figure 1.

Even though the principle of applying phase change materials to electronic memory was demonstrated as long ago as the 1960s[37], interest in PCM was slow to develop compared to other NVM candidates. However, renewed interest in PCM technology was triggered by the discovery of fast (<100 nanosecond) crystallizing materials such as Ge$_2$Sb$_2$Te$_5$ (GST) or Ag– and In–doped Sb$_2$Te (AIST)[38, 39] by optical storage researchers. Over the past few years, a large number of sophisticated integration efforts have been undertaken in PCM technology, leading to demonstration of high endurance[40], fast speed[41], inherent scaling of the phase change process out beyond the 22nm node[42], and integration at technology nodes down to 90nm[43]. One important remaining unknown for the success of PCM technology is whether the memory access device (diode[44], transistor[44], etc.) in a dense memory array will be able to supply sufficient current to RESET the PCM cell. Already, in order to try to minimize the RESET current, it is assumed that the dimension of the phase change material will be only 30% of the lithographic feature size $F^2$[5], mandating the use of sub-lithographic techniques for accurate definition of this critical dimension (CD). However, even with this difficult integration task, the success of PCM technology may end up depending on advances in the access device as much as on the PCM cell itself[5].

Important device characteristics for a PCM cell include widely separated SET and RESET resistance distributions (necessary for sufficient noise margin upon fast readout), the ability to switch between these two states with accessible electrical pulses, the ability to read/sense the resistance states without perturbing them, high endurance (allowing many switching cycles between SET and RESET), long data retention (usually specified as 10 year data lifetime at some elevated temperature), and fast SET speed (the time required to recrystallize the cell from the RESET state). Data retention usually comes down to the cell’s ability to retain the amorphous RESET state by avoiding unintended recrystallization. An additional aspect that can be of significant importance is the ability to store (and retain over time) more than one bit of data per cell, since this allows one to increase effective density much like MLC Flash without decreasing the feature size.

A critical property of phase change materials is the so-called threshold switching[45–48]. Without this effect PCM would simply not be a feasible technology, because in the high resistance state extremely high voltages would be required to deliver enough power to the cell to heat it above the crystallization temperature. However, when a voltage above a particular threshold $V_t$ is applied to a phase change material in the amorphous phase, the resulting large electrical fields greatly increase the electrical conductivity. This effect is still not completely understood, but is attributed to a complex interplay between trapped charge, device current, and local electrical fields[45, 49]. With the previously resistive material now suddenly highly conducting, a large current flows — which can then heat the material. However, if this current pulse is switched off immediately after the threshold switching, the material returns to the highly resistive amorphous phase after about 30ns[50], with both the original threshold voltage $V_t$ and RESET resistance recovering slowly over time[50, 51]. Only when a current sufficient to heat the material above the crystallization temperature, but below the melting point, is sustained for a long enough time does the cell switch to the crystalline state. The threshold switching effect serves to make this possible with applied voltages of a few volts, despite the high initial resistance of the device in the RESET state.

C. Potential applications of PCM

The ultimate goal of researchers and developers studying emerging memory technologies is to devise a universal memory that could work across multiple layers of the existing memory hierarchy for modern computers. This memory hierarchy, shown in Figure 2, is designed to bridge the performance gap between the fast central processing units and the slower (sometimes much slower) memory and storage technologies, while keeping overall system costs down. Figure 3 shows how PCM is expected to compare to the four major incumbent memory and storage technologies in terms of cost and performance. The enormous range of cost and performance spanned by these technologies makes a single universal memory — one capable of replacing all of these well-established...
FIG. 2: The memory hierarchy in computers spans orders of magnitude in read-write performance, ranging from small amounts of expensive yet high-performance memory sitting near the Central Processing Unit (CPU) to vast amounts of low-cost yet very slow off-line storage.

FIG. 3: Qualitative representation of the cost and performance of various memory and storage technologies, ranging from extremely dense yet slow Hard Disk Drives (HDD) to ultra-fast but expensive SRAM. $F$ is the size of the smallest lithographic feature, and a smaller device footprint leads to higher density and thus lower cost.

FIG. 4: Access times for various storage and memory technologies, both in nanoseconds and in terms of human perspective. For the latter, all times are scaled by $10^9$ so that the fundamental unit of a single CPU operation is analogous to a human making a one-second decision. In this context, writing data to Flash memory can require more than “1 week” and obtaining data from an offline tape cartridge takes “1000 years.”

memory and storage techniques — an aggressive goal indeed.

However, Figure 4 shows that there is currently a gap of more than 3 orders of magnitude between the access time of off-chip DRAM (60ns) and the write-cycle time of Flash (1ms). To put this into human perspective, this slow write-cycle time is equivalent to a person, who might be making data-based decisions analogous to a single CPU operation every second, having to wait approximately 10 days to record a small block of information. An interesting region on this chart sits just above off-chip DRAM, where access times of 100–1000ns could potentially be enabled by a “storage-class memory” (SCM) made possible by PCM.

In the remainder of this Section, we examine the suitability of PCM for the layers of the memory hierarchy currently served by SRAM (Static), DRAM (Dynamic), NOR and NAND Flash. We also discuss the emerging area of Storage-Class Memory, for which Flash-based Solid-State Drives are just now becoming available. While the two principal integration metrics are cost and performance, we also briefly examine critical reliability issues such as data retention and read/write endurance here (leaving more in-depth discussion to Section IV). We do not consider the relative merit of power consumption, assuming instead that all these technologies are roughly comparable within an order of magnitude. The non-volatility of PCM does compare favorably to volatile memories, both in terms of standby power as well as by enabling easier recovery from system or power failures in critical applications.

1. PCM as SRAM

Much of the SRAM used in computers today is embedded close to the central processor unit (CPU), serving as high performance Level 1 (L1) and Level 2 (L2) cache memories. Some off-chip Level 3 (L3) cache memories also use SRAM. In consumer electronics, SRAM has been used in combination with NOR Flash in cell phones. A typical SRAM cell comprises six CMOS transistors, two pMOSFETs and four nMOSFETs, and thus occupies more than $120F^2$ in chip real estate per bit. (Here $F$ is the size of the smallest lithographic feature, so that this measure of device size is independent of the particular device technology used to fabricate the memory.) Embedded SRAM typically runs at the CPU clock speed, so that access times for these devices must be less than ten nanoseconds. Commodity SRAM used in cell phones runs at slower clock speeds, allowing access times in the tens of nanoseconds.

While there is no problem for PCM to improve upon
the large SRAM cell size, even if a large access device is used for the PCM cell, SRAM performance is hard to match. The performance limiter for PCM is the SET speed, which in turn depends on the crystallization speed of the phase change material. As will be described in detail in Section II B, while some researchers have demonstrated the use of SET pulses shorter than 10ns[33–36], most of the realistically large array demonstrations tend to use SET pulses that range from roughly 50 to 500ns in length[53].

In any case, the most stringent requirement for any emerging memory technology that seeks to replace SRAM is endurance. For all practical purposes, the read/write endurance of SRAM is infinite. While read endurance is not a likely problem for PCM, the required write endurance for SRAM replacement is probably $10^{18}$ — out of reach for nearly all NVM technologies. Storing data semi-permanently with PCM and most other NVM technologies involves some form of “brute force” that alters an easily observable material characteristic of the memory device. For PCM, this “brute force” is the melt-quench RESET operation, and at such elevated temperatures, it has been shown that the constituent atoms of a phase change material will tend to migrate over time[20–54], as discussed in Sections IV D and IV C.

Since non-volatility is not a requirement for SRAM applications, one might be able to trade some data retention for improved endurance. Some remote evidence of this trade-off has been demonstrated by showing a strong correlation between the total energy in the RESET pulse and the resulting PCM endurance[40]. The best-case endurance, achieved for the lowest-energy RESET pulses, was $10^{12}$ SET–RESET cycles[40]. Yet this is still 6 orders of magnitude away from the target specification for SRAM.

2. PCM as DRAM

DRAM is used in a more diversified set of applications than SRAM. Most of the characteristics discussed above for the replacement of SRAM also apply to the replacement of DRAM, although in most cases the specifications are slightly relaxed. Access times of tens of nanoseconds would be acceptable for most computer and consumer electronics applications of DRAM. For embedded DRAM used as video RAM and L3 cache[55], however, an access time of 10 nanoseconds or less is required. As for write endurance, the requirement can be estimated using the following equation[52]:

$$E = T_{\text{life}} \frac{B}{\alpha C}, \quad (1)$$

where $E$ is endurance, $T_{\text{life}}$ is the life expectancy of the system, $B$ is memory bandwidth, $\alpha$ is wear-leveling efficiency, and $C$ is the system memory capacity. Assuming a typical server with a ten year life expectancy, 1 GB/sec bandwidth, 10% wear-leveling efficiency and 16GB capacity, the endurance requirement is approximately $2 \times 10^{8}$ — well within the reach of PCM[44–50].

There is also a power argument to be made when discussing PCM as a potential DRAM replacement. This might seem to be a difficult case to make for a technology for which every write cycle involves heating to temperatures ranging from 400 to 700 degrees Celsius. However, DRAM turns out to be a fairly power-hungry technology. This is not due to its periodic refresh, however, which takes place only infrequently, and is not too strongly related to the underlying physical storage mechanism of charging up a local capacitor. Instead, power inefficiency in DRAM is due to the simultaneous addressing of multiple banks within the chip. For every bit that passes into or out of a DRAM chip, 8 or even 16 devices are being internally accessed (read and then rewritten), somewhat as if your librarian knocked an entire row of books onto the floor each time you asked for a book.

Low-power DRAM intended for mobile, battery-powered applications tends to have lower performance, although some developments have been made that can combine high performance with low power[57]. However, the inherent need to re-write after each read access is unavoidable for a volatile memory like DRAM. Thus simply by being non-volatile, PCM could potentially offer a lower-power alternative to DRAM, despite the inherently power-hungry nature of PCM write operations.

For stand-alone memories, cost is directly proportional to memory cell size. State of the art DRAM cells occupy 6F$^2$ in chip area. Thus for PCM to compete in the DRAM arena, PCM cell size would need to be this size or smaller with comparable “area efficiency (the fraction of the chip area dedicated to memory devices rather than to peripheral circuitry). Fortunately, such small cell sizes have already been demonstrated using diode select devices[56]. PCM also competes favorably with DRAM in terms of forward scaling into future generations, as DRAM developers are quickly hitting various scaling limits associated with storage interference, device leakage, and challenges in integrating high aspect-ratio capacitors in tight spaces. Currently, DRAM has fallen behind NAND Flash and standard CMOS logic technologies in terms of scaling to the 45nm technology node and preparation for the 32nm node. However, DRAM is a proven, reliable technology that has been employed in modern computers since the early 1970s. It would be a long journey to displace such a stable technology.

3. PCM as Flash

There are two kinds of Flash memories, NOR and NAND. In (common-source) NOR memory architectures, each cell in a two-dimensional (2D) array is directly connected to its word-line and bit-line input lines (with the source electrode of each cell sharing a common ground), whereas in NAND memory architectures, small blocks of cells are connected in series between a high input sig-
nal and ground. Thus, while NAND flash can inherently be packed more densely (due to its smaller unit cell size) than NOR flash, NOR flash offers significantly faster random access (since each cell in the array is directly connected to the input lines). However, since NOR memory requires large programming currents (to place charge on the floating gate via channel hot electrons), its programming throughput (measured in MB/s) is much slower than that of the block-based NAND memory architectures (which, by utilizing Fowler-Nordheim tunneling, can utilize lower programming currents that permit many bits to be processed in parallel)\[55\]. As a consequence, NOR memory offers significantly faster random access with low programming throughput and thus is mainly used for applications such as embedded logic that require fast access to data that is modified only occasionally. In contrast, NAND memory is a high-density, block-based architecture with slower random access which is mainly used for mass storage applications.

NOR Flash memory cells occupy about 10F^2, with an access time upon read of a few tens of nanoseconds or more. However, the access time upon write for NOR Flash is typically around 10 microseconds, and the write/erase endurance (for both NOR as well as NAND) is only 100k cycles. These characteristics are well within the capabilities of current PCMs. NOR Flash with its floating gate technology has difficulties scaling below 45nm, mainly due to difficulties in scaling the thickness of the tunnel oxide. It is thus no surprise that NOR Flash is the popular target for first replacement by most PCM developers.

NAND Flash, on the other hand, is a much harder target despite PCM’s superiority in both endurance and read performance. Cost is the biggest challenge. A NAND Flash memory cell occupies only 4F^2 of chip area, and as discussed earlier, NAND will be able to maintain this at least 22nm using trap storage technology\[13\] and possibly 3-dimensional integration\[26\]. Furthermore, MLC NAND has been shipping 2 bits per physical memory cell for years, and is promising to increase this to 4 bits per cell\[59\].

NAND Flash is mainly used in consumer electronic devices, where cost is the paramount concern, and in the emerging Solid State Drive (SSD) market to replace magnetic Hard Disk Drives (HDD), where both cost and reliability are important. The prerequisites for PCM to replace NAND Flash are 4F^2 memory cell size, at least 2-bit MLC capability, and 3-dimensional integration to further increase the effective number of bits per unit area of underlying silicon. A 4F^2 cell dictates a memory element that can be vertically stacked over the select device, as shown in Figure 5. Multi-level storage seems to be within reach of PCM given its inherently wide resistance range, and both 2- and 4-bits per cell has already been demonstrated in small-scale demonstrations\[60, 61\]. Even though write operations are slow for NAND Flash, it tends to achieve an impressive write data-rate because its low write power allows for programming of many bits in parallel. Thus to deliver equal or better write bandwidth, PCM developers will need to work on reducing the write power so that the data bus can be as wide as possible.

4. PCM as Storage-Class Memory

In addition to the established segments of the memory hierarchy we have described (SRAM, DRAM, and Flash), the gap in access times between 1ms and 100ns shown in Figure 4 opens up the possibility of Storage-Class Memory (SCM)\[28, 29\]. SCM would blur the traditional boundaries between storage and memory by combining the benefits of a solid-state memory, such as high performance and robustness, with the archival capabilities and low cost of conventional hard-disk magnetic storage. Such a technology would require a solid-state nonvolatile memory that could be manufactured at an extremely high effective areal density, using some combination of sublithographic patterning techniques, multiple bits per cell, and multiple layers of devices (Section V C). The target density probably needs to exceed current MLC NAND Flash densities by a factor of 2-8×, in order to bring the cost of SCM down close to the cost of reliable enterprise HDD.

The opportunity for SCM itself actually breaks into two segments: a slower variant, referred to as S–class SCM\[29\], which would act much like a Flash–based SSD except with better native endurance and write performance. Here access times of 1-3μsec would be acceptable, but low cost via high density would be of paramount importance. The other variant, referred to as M–class SCM\[29\], requires access times of 300ns or less, with both cost and power as considerations. This threshold of 300ns is considered to be the point at which an M-class SCM would be fast enough to be synchronous with memory operations, so that it could be connected to the
usual memory controller[29]. In contrast, S-class SCM, SSD, and HDD would all be accessed through an I/O controller for asynchronous access. M-class SCM would likely not be as fast as main memory DRAM. But by being non-volatile, lower in power-per-unit-capacity (via high density), and lower in cost-per-capacity, the presence of M-class SCM could potentially allow the total amount of DRAM required to maintain ultra-high bandwidth to be greatly reduced, thus reducing overall system cost and power.

II. PHYSICS OF PCM

A. Phase change materials and scalability

As discussed in Section I, the NVM industry faces the prospect of a costly and risky switch from a known and established technology (Flash) into something much less well known (either PCM or something else). And understandably, the industry wants to make such leaps rare.

The problem here is not that one might fail to create a successful first product. That would be unpleasant but not devastating, because this would happen during the early development stage, where the level of investment is small and multiple alternative approaches are still being pursued. Instead, the nightmare scaling scenario is one in which the new technology works perfectly well for the first generation, yet is doomed to failure immediately afterwards. If only one or two device generations succeed, then the NVM industry, having just invested heavily into this new technology, will be forced to make yet another switch and start the learning process all over again.

Thus scaling studies are designed to look far down the device roadmap, to try to uncover the showstoppers that might bedevil a potential NVM technology at sizes much smaller than what can be built today. In the case of PCM technology, two aspects of scalability need to be considered: the scaling properties of the phase change materials, and the scaling properties of PCM devices. In this Section, we survey recent literature covering both of these considerations. In general, experiments have shown that PCM is a very promising technology with respect to scalability.

It is well known that the properties of nanoscale materials can deviate from those of the bulk material, and can furthermore be a strong function of size. For example, it is typical for nanoparticles to have a lower melting temperature than bulk material of the same chemical composition, because the ratio of surface-atoms to volume-atoms is greatly increased. A recurring theme in such studies is the larger role that surfaces and interfaces play as dimensions are reduced.

Phase change material parameters that are significant for PCM applications—and the device performance properties that are influenced by these parameters—are summarized in Table I. For optical applications the change of optical constants as a function of film thickness is also important, but for this paper we restrict our considerations to material parameters relevant to electronic memory applications. As can be seen from Table I, there is a large set of material parameters which influence the PCM device, either affecting one of the two writing operations (SET to low resistance; RESET to high resistance) or the read operation.

A particularly important phase change material parameter is the crystallization temperature, \( T_x \). This is not necessarily the temperature at which crystallization is most likely, but instead is the lowest temperature at which the crystallization process becomes “fast.” It is typically measured by raising the temperature slowly while monitoring the crystallinity (either looking for X-ray diffraction from the crystalline lattice or the associated large drop in resistivity). Thus the crystallization temperature is a good measure of how hot a PCM cell in the RESET state could be made before the data stored by an amorphous plug would be lost rapidly due to unwanted crystallization. While the crystallization temperature by itself does not reveal how “slowly” such data would be lost for slightly lower or much lower temperatures, it sets a definitive and easily measured upper bound on the retention vs. temperature curve for a new phase change material.

The crystallization temperature of phase change materials tends to vary considerably as a function of material composition[62–64]. For example, some materials, such as pure Sb, crystallize below room temperature. Yet adding only a few at. % of Ge to Sb, creating the phase change material Ge\(_2\)-Sb\(_{1-x}\), increases the crystallization temperature significantly above room temperature. In fact, \( T_x \) can reach almost 500°C for GeSb alloys that are high in Ge content[63, 64]. Studies of the crystallization temperature as a function of film thickness show an exponential increase as film thickness is reduced (for phase change materials sandwiched between insulating materials such as SiO\(_2\) or ZnS-SiO\(_2\))[65, 66]. However, for phase change materials sandwiched between metals, metal-induced crystallization can occur and the crystallization temperature can be reduced for thinner films[67]. It is known that for phase change materials the crystallization is typically heterogeneous, starting at defects which can be located in the bulk, but which tend to be more prevalent at surfaces and interfaces. As film thickness is reduced, the volume-fraction of phase change material that is at or near an interface increases, leading to changes in the externally observable crystallization temperature.

Phase change nanowires are typically fabricated by the vapor-liquid-solid technique, and are crystalline as synthesized[68]. To measure crystallization behavior as a function of wire size, PCM devices were fabricated from single-crystalline, as-grown Ge\(_2\)Sb\(_2\)Te\(_5\) nanowires using Pt contact pads[68]. The central section of the nanowire devices was re-amorphized by electrical current pulses and the activation energy was determined by measuring the recrystallization temperature as a function of heating
TABLE I: Some phase change material parameters and the device performance characteristics they influence.

| Phase change material parameter | Influence on PCM device performance |
|---------------------------------|-------------------------------------|
| Crystallization temperature & thermal stability of the amorphous phase | Data retention and archival lifetime |
| Melting temperature | SET power |
| Resistivity in amorphous and crystalline phases | RESET power |
| Threshold voltage | On/off ratio |
| Thermal conductivity in both phases | SET and RESET current |
| Crystallization speed | SET voltage and reading voltage |
| Melt-quenching speed | SET and RESET power |
| | SET pulse duration (and thus power) |
| | Data rate |
| | RESET pulse duration (and thus power) |

rate. Here, the activation energy was found to fall from 2.34 eV for 190 nm diameter devices to 1.9 eV for 20 nm diameter devices, indicating a deterioration of data retention as the Ge$_2$Sb$_2$Te$_5$ nanowire diameter is reduced. However, Yu and co-workers did not observe a dependence of the crystallization temperature on the device diameter for PCM devices fabricated by contacting GeTe and Sb$_2$Te$_3$ nanowires using Cr/Au contacts.

Figure 6 shows phase change nanoparticles fabricated by a variety of techniques including electron beam lithography, solution-based chemistry, self-assembly-based lithography combined with sputter deposition, and self-assembly-based lithography combined with spin-on deposition of the phase change material. When the crystallization temperature of amorphous-as-fabricated nanoparticles was studied, it was found that larger phase change nanoparticles have a very similar crystallization temperature compared to bulk material, whereas the smallest nanoparticles in the 10 nm range can show either decreased or increased crystallization temperature.

In terms of size effects, ultra-thin films still can show crystallization down to thicknesses of only 1.3 nm, and nanoparticles as small as 2-5 nm synthesized by solution-based chemistry have been found to be crystalline. This is very promising for the scalability of PCM technology to future device generations.

Beyond crystallization temperature, the melting temperature is a parameter which can vary with composition and, at small dimensions, with size. In fact, reduction in the melting temperature of phase change materials has been observed for very thin films, nanowires, and nanoparticles. This is advantageous for device performance, because a lower melting point implies a reduction in the power (and current) required to RESET such a PCM cell. The electrical resistivity for thin films increases slightly for both phases when film thickness is reduced. This is also beneficial for scaling because higher resistivities lead to higher voltage drop across the material and can thus reduce switching currents.

The threshold voltage is a phenomenological parameter of PCM devices that describes the applied voltage (typically around 1V) required to induce an electrical breakdown effect. Such a sudden increase in electrical conductivity allows the PCM device to rapidly and efficiently attain a significantly lower dynamic resistance (typically 3–10× lower than the room-temperature SET resistance), allowing efficient heating with moderate applied voltages. Thus the presence of this electrical switching effect is an important component of PCM technology.

However, a more accurate description of the underlying physical process calls for a threshold electric field, rather than a threshold voltage, that must be surpassed for the amorphous material to become highly conductive. Studies of phase change bridge devices (described in Section 111) have shown that the threshold voltage scales

FIG. 6: (a) Phase change nanoparticles of Ge-Sb with 15 at. % Ge, fabricated by electron-beam lithography, diameter about 40 nm. Reprinted with permission from Reference [62] (© 2007 American Institute of Physics). (b) GeTe nanoparticles synthesized by solution-based chemistry, diameter about 30 nm. (c) Nanoparticles of Ge-Sb with 15 at. % Ge, fabricated by self-assembly based lithography and sputter deposition, diameter about 15 nm. Reprinted with permission from Reference [70] (© 2007 American Institute of Physics). (d) Nanoparticles of Ge-Sb-Se, fabricated by self-assembly based lithography and spin-on deposition, diameter about 30 nm. Reprinted with permission from Reference [71] (© 2007 Macmillan Publishers Ltd).
As mentioned in Section I B, the early development of electronic-induced phase change behavior by Ovshinsky [37] did not immediately develop into the current PCM field. Early phase change materials simply crystallized too slowly to be technologically competitive, with switching times in the microsecond to millisecond time regimes [82, 83]. Phase change technology began to gain traction in the late eighties with new phase change materials capable of recrystallization in the nanosecond time regime [84, 85]. These discoveries both led to the early development of electronic-induced phase change materials, which are simple and easy to use, and to the recognition that phase change materials show very favorable scaling behavior — from the materials perspective, this technology can be expected to be viable for several future technology nodes.
widespread use of phase change materials in optical re-writable technology (DVDs, CDs and now Blu-Ray), and fostered renewed interest in PCM.

In phase change devices, there are three steps that could determine the overall operating speed: read, RE-SET (to high resistance), and SET (to low resistance). The read operation depends on the speed with which two (or more) resistance states can be reliably distinguished, and thus is dominated by the circuit considerations (capacitance of the bit-line being charged up, leakage from unselected devices). Although the resistance contrast and absolute resistance of the PCM cell do play a role, the read operation can generally be performed in 1-10ns [53]. The SET and RESET steps, however, involve the physical “brute force” transformations between distinct structural states.

The energetically less-favorable amorphous phase — which gives a PCM cell in the RESET state its high resistance — is attained by melting and then rapidly cooling the material. As the temperature falls below the glass transition temperature and molecular motion of the under-cooled liquid is halted, a “kinetically trapped” phase results. This process can be separated into three steps: 1) current-induced heating above the melting temperature, 2) kinetics of melting [84], and 3) kinetics of solidifying the molten material [87]. Steps 1 and 2 involve the rapid injection of energy to first heat and then melt the material; Step 3 involves the rapid cooling to temperatures below those favorable to recrystallization (see below). Thus the most practical method to engineer Step 3 is through design of the PCM cell’s thermal environment [85].

These steps are each quite fast: electrical pulses as short as 400 picoseconds have been used to switch Ge$_2$Sb$_2$Te$_5$ into the amorphous state [53]. While the kinetics of phase change devices are strongly material dependent, the generation of the amorphous phase in any practical phase change material is necessarily faster than the speed of crystallization — because otherwise, the amorphous phase would simply never be observed [87]. Note that after a RESET operation, the amorphous phase can continue to evolve extremely slowly at low temperature, undergoing both continued relaxation of the amorphous phase as well as electronic redistribution of the trapped charge that participates in the electrical breakdown phenomenon [49, 51, 89, 91]. This drift can be an issue for MLC in PCM devices, as discussed in Section V.A.

While the crystalline form is thermodynamically favorable, its kinetics are much slower than the formation of the high resistance state [92], by typically at least one order of magnitude. Thus the step that dictates the achievable data rate for PCM technology is the crystallization process associated with the SET operation.

Formation of the crystalline phase involves as many as four steps: 1) threshold switching [40], 2) current-induced heating to elevated temperatures (but below the melting point), 3) crystal nucleation [85], and 4) crystal growth [94]. The latter two steps are the slowest, and realistically combine to determine the speed of the device. Not all of the steps will be encountered, however. Step 1 is relevant only if the device started in the high-resistance RESET state, so that a large portion of the applied voltage dropped across material in the amorphous phase.

If all of the contiguous PCM material being heated is in the amorphous phase, then step 3 must take place before step 4 can begin. An example is the first crystallization of materials (or devices) containing amorphous-as-deposited material, where no crystalline-amorphous interfaces are present. This nucleation step can be extremely slow in so-called growth-dominated materials, where nucleation is a highly unlikely event compared to the fast speed of crystal growth. In fact, frequently the crystallization of microns of surrounding material in such materials can be traced to the creation of a single nanoscopic critical nucleus [95]. In contrast, nucleation-dominated materials tend to have a lower barrier to nucleation, so that a large region of crystalline material stems from the growth of numerous supercritical nuclei [90].

In a typical PCM cell, only a portion of the phase change material is quenched into the amorphous state, meaning that for both types of materials, step 4 above mainly depends on the crystal growth speed at high temperature. The main difference between the two classes of phase change materials is that the recrystallization of amorphous nucleation-dominated material will occur both within the interior (nucleation) as well as from the edge (growth), while for a growth-dominated material only the propagation of the crystalline–amorphous boundaries matters. This can either be an advantage or disadvantage, depending on whether this added nucleation is desirable (having seeded nuclei that can help speed up the SET operation), or undesirable (by causing data to be lost faster at low to intermediate temperatures).

Examples of growth-dominated materials, where the rate of crystal nucleation < growth rate, include Ge-doped SbTe, GeSb, GeSnSb, and Ge$_3$Sb$_5$Te$_5$. In contrast, Ge$_2$Sb$_2$Te$_2$, Ge$_2$Sb$_2$Te$_5$, and Ge$_4$Sb$_5$Te$_5$ are considered nucleation-dominated materials, with a rate of crystal nucleation > growth rate. It should be noted that nucleation and growth kinetics have unique responses to temperature, so under certain conditions a material typically considered growth-dominated may appear nucleation-dominated, e.g. AIST [97].

The crystallization time of phase change materials, even those intended for use in electrical devices, can be measured relatively easily using optical techniques. This is because most phase change materials of interest to PCM also have the same large optical contrast between the two phases that originally motivated the re-writable optical storage application. Somewhat like an optical storage device with a stationary disk, a static laser tester uses a low-power continuous-wave laser to constantly monitor the reflectivity while a high-power pulsed laser induces the desired phase changes.
heats the material above its crystallization temperature for SET, or above the melting point for RESET. The advantage of optical testing is that large-area, thin-film samples of new phase change materials can be quickly prepared, without the need for any patterning or other steps required for fabrication of full PCM devices. Then a wide range of powers (e.g., temperatures) and times can be tested out rapidly.

As expected from the above discussion, it has been observed that the recrystallization time of a melt-quenched area in a crystalline matrix is typically orders of magnitude faster than the first-crystallization time of as-deposited amorphous films\textsuperscript{[97]}. Because device operation hinges on the repeated cycling between the two phases, the relevant parameter to use for assessing the viability of a new material for PCM is the recrystallization time. However, since it is quite difficult to prepare isolated regions of melt-quenched material without introducing new interface effects, amorphous-as-deposited films remain the best way to study the physics of the nucleation process, to avoid the difficulty of deconvolving the entangled roles of nucleation and growth once a crystalline-amorphous boundary is present. For growth-dominated materials, it is the presence of these crystalline-amorphous boundaries which make the recrystallization speed so much faster than the initial nucleation from the amorphous-as-deposited state.

Figure 7 shows the change in reflectivity of a Ge-Sb thin film with 15 at. % Ge, as a function of laser power and duration measured by a static laser tester\textsuperscript{[62]}. The film was first crystallized by annealing it in a furnace for 5 min at 300°C, which is above this material’s crystallization temperature\textsuperscript{[62]}. A two pulse experiment was then performed. The first pulse, of fixed time and power (100 ns for 50 mW), created a small region of melt-quenched amorphous material at a previously unused spot in the crystalline film. Then a second laser spot of variable power and duration, applied a few seconds later at the same location, was used to recrystallize the amorphous spot. Figure 7(b) plots the normalized change in reflectivity caused by this second pulse. Since the crystalline phase has a higher reflectivity than the amorphous, the increase in reflectivity observed for all pulses longer than 5-10 ns, independent of applied power, indicates extremely fast recrystallization. Because this material is crystallizing the amorphous spot predominantly by growth from the surrounding crystalline-amorphous border, this time scales with the size of the melt-quenched amorphous spot\textsuperscript{[97]}. In contrast, Figure 7(c) shows the much slower initial crystallization from the amorphous-as-deposited phase of Ge-Sb measured in a single-pulse experiment\textsuperscript{[35]}

Several factors contribute to nucleation and growth kinetics: temperature\textsuperscript{[98]}, composition\textsuperscript{[77, 99, 100]}, material interfaces\textsuperscript{[101]}, device geometry\textsuperscript{[77, 102]}, device size\textsuperscript{[33, 103]}, material thickness\textsuperscript{[42, 56]}, polarity\textsuperscript{[104]}, and device history\textsuperscript{[96, 97]}. Of these, the two most important factors governing switching speeds are temperature and local composition. In fact, most of the macroscopically-observable nucleation effects associated with geometry, size, thickness, device history, polarity and even material interfaces can be understood in terms of the effects of varying local composition on the delicate balance between surface and volume energies that drive crystallization.

For any given composition, the crystallization properties of a phase change material tend to be a strong function of temperature. As shown in Figure 8 the
crystal growth speed can vary by more than 15 orders of magnitude between room temperature (which is off-scale in Figure 8) and the melting point. The symbols in Figure 8 correspond to growth speeds of less than 10 nanometers per second, measured by exhaustive atomic force microscopy (AFM) at temperatures below 180°C[92]. (This data was taken for AIST, a growth-dominated material similar to GeSb, although both Ge$_2$Sb$_2$Te$_5$ and Ge$_2$Sb$_2$Te$_3$ were measured to have very similar low-temperature growth velocities[93]). The solid curve in Figure 8 represents a simulation model built to match both this low-temperature experimental data as well as extensive recrystallization data for GeSb measured on a static laser tester. This experimental data included both reflectivity measurements similar to Figure 7 as well as AFM measurements of the size of melt-quenched spots before and after laser pulses[105]. The sharp increase in crystal growth speed above the glass transition temperature at 205°C is associated with a sharp drop in viscosity at these temperatures, characteristic of “fragile glass-forming” materials[106, 107].

This wide range of crystal growth speeds between moderate and high temperatures is one of the most important features of phase change materials. It allows the amorphous phase to remain unchanged for several years at temperatures near room temperature, while at programming temperatures crystallization can proceed in <100 ns. The kinetic response of phase change materials to temperature has been described by nucleation theory in great detail[107, 109]. Perhaps the most influential parameters from nucleation theory involve the relation between the interfacial energy (energetic cost of adding material to a crystalline-amorphous interface) and the free energy of crystallization (thermodynamic driving force for crystallization). This interplay controls the size of the critical or smallest stable nucleus, which in turn influences the nucleation rate at which such nuclei can be incubated at lower temperatures (typically reaching a maximum rate near the glass transition temperature), and the growth rate at which large nuclei expand into the surrounding undercooled liquid (typically peaking at higher temperatures closer to the melting point). The presence of these sub-critical nuclei can be detected by Fluctuation Transmission Electron Microscopy (FTEM)[110], which can explore medium-range spatial correlations beyond the nearest atomic neighbor. Using FTEM, it was observed that an increase in the population of sub-critical nuclei led to a decrease in the incubation time before crystallization[110], as predicted by classical nucleation theory[107].

As discussed earlier, scaling is beneficial for PCM device speed. For example, it was observed that the SET time (crystallization time) and RESET times (melt-quenching) were reduced for Ge$_2$Sb$_2$Te$_5$ material when device dimensions were reduced from 90/1.5 ns for SET/RESET operation for 470 nm diameter “pore” cell devices to 2.5/0.4 ns for 19 nm diameter devices[55]. Such results help move towards one important goal of phase change materials research: the quest for materials that can reliably switch at speeds comparable to RAM (approximately 10-50 ns) without sacrificing retention, endurance, or any other critical performance specifications. Due to the large number of experimental variables that can contribute to switching kinetics (thermal environment, deposition conditions, changes or damage induced during processing, etc.), extrapolating from simple thin-film recrystallization experiments to PCM devices remains difficult. Crystallization from electrical pulses has been reported to range from 2.5 ns[111] to 1 microsecond[112] for similar materials Ge$_2$Sb$_2$Te$_2$ and Ge$_2$Sb$_2$Te$_3$, respectively.

There are certainly phase change materials which crystallize at much higher speed than the widely used Ge$_2$Sb$_2$Te$_5$ alloy. For example, GeSb and Sb$_2$Te$_3$ are two high speed materials which have been demonstrated to crystallize in tenths of nanoseconds, comparable to the performance of consumer SRAMs. Phase-change memory devices fabricated from Ge-Te were shown to switch in resistance by nearly 3 orders of magnitude with SET pulses of one nanosecond[30]. Femtosecond laser pulses have been demonstrated to induce disorder-to-order transition in amorphous GeSb films[42, 113, 114], indicating very high speed potential.

However, pulse duration is often confused with material switching speed. This is an oversimplification: crystallization and growth are thermally activated processes[115, 116] and removal of stimulation is followed by a cooling period where additional crystal growth can contribute to observed phenomenon. Nevertheless, from a large aggregate of reports we can expect first generation devices to attain switching speeds of 20-200ns. These phase change materials have the significant advantage of being highly nonvolatile at temperatures near room temperature, while retaining fast switching speeds.
at high temperature. Extensive materials and device research continues to decrease crystallization times below these values\cite{17,18}, offering hope of a bright future for PCM technology in application niches that call for rapid switching.

C. Modeling of PCM physics and devices

Because of the large number of factors influencing the performance of PCM devices, a number of groups have begun to perform predictive numerical simulations. Particularly for the consideration of reducing the RESET current that can limit density by requiring a overly large access device, even straightforward electrothermal modeling of the temperature produced by a particular injected current can be highly revealing. Such electrothermal studies typically need to simultaneously solve the heat diffusion equation,

\[ \frac{dC_p}{dt} = \nabla \cdot (\kappa \nabla T) + |\rho J|^2, \tag{2} \]

and Laplace’s equation,

\[ \nabla \cdot (\sigma \nabla V) = 0. \tag{3} \]

In these equations, temperature \( T \) and voltage \( V \) are each computed as a function of time \( t \). Even inside each material of density \( d \), parameters such as specific heat \( (C_p) \), thermal conductivity \( (\kappa) \), and electrical resistivity and conductivity \( (\rho \text{ and } \sigma) \) are frequently functions of both position and temperature. The current density \( J \) and the temperature dependence of the electrical conductivity serve to intimately cross-couple these two equations.

A number of studies have used analytical equations\cite{49,108,119,122}, finite-element techniques\cite{123,131}, and finite-difference techniques\cite{12,132} to analyze either PCM cells or phase change material. Pirovano et al. studied the RESET current and the thermal proximity effect of scaled PCM by both simulation and experiment\cite{41}. Although analytical techniques are attractively simple, and work well for explaining the incubation of new crystalline nuclei\cite{108} or threshold switching\cite{49}, it is difficult to include the effects of inhomogeneous temperature distributions and temperature-dependent resistivity, which critically affect the RESET current through their effect on the dynamic resistance of the cell. Finite element techniques can include these effects, and work well for cylindrically symmetric cell designs such as the conventional “mushroom” cell, since such structures can be reduced to a single \((r, z)\) plane. However, because of the inherent computational difficulty in inverting matrices as they grow very large, these techniques are difficult to extend to three-dimensional cell designs. And finally, even though nucleation is unlikely to play an effect during the fast RESET pulse, recrystallization at the end of a RESET pulse does play an important role in the value of the RESET current, especially for the fastest-crystallizing phase change materials that hold the most attraction for applications. The best case scenario would be to have a finite-difference simulation tool capable of handling large and arbitrary 3-D structures, which could potentially be matched against fast electrical SET and RESET experiments, slow thin-film crystallization experiments, and optical pulse experiments performed with the same material.

From our experience with such a simulation tool\cite{122}, the RESET condition is not dictated by the maximum temperature at the cell-center, but by what happens at the edge of the cell. Typically, a voltage pulse just below the RESET condition leaves a small portion of the limiting cross-sectional aperture remaining in the crystalline state, usually at the extreme edges of the cell\cite{42}. In general, besides the obvious choice of reducing the diameter of this limiting aperture, the best way to reduce the RESET current is to improve the efficiency with which injected electrical power heats the cell. In the best case scenario, this power would heat just the portion of the cell needed to block all of the cross-sectional aperture and produce a high resistance state. However, in any practical case, the surrounding material is also heated to some degree. Optimization can be performed by ensuring that the heated volume is minimized and by reducing the heat-loss through the thermally-conductive electrodes as much as possible. Another popular way to decrease RESET current is to increase the overall resistance of the cell by increasing the series resistance of the contact electrode\cite{133}, although it is not clear how much of this benefit may be due to associated changes in thermal resistance.

As with any simulation, care must be taken to establish the boundary conditions correctly, because the computer memory available for simulation is inevitably finite. For instance, Dirichlet boundary conditions, which call for the edge of the cell to be held at room temperature, are frequently used\cite{128} and are easy to program. However, in a simulation where the hot central region of the PCM cell is not very far from this boundary, then the effective heat transfer over this boundary can become unphysically large, skewing the results. In contrast, Neumann boundary conditions, in which the spatial derivative of temperature (or equivalently, outgoing heat flow) is held constant at the boundaries, allow a truncated simulation to act as if it is embedded within a large expanse of surrounding material.

Another important consideration is the optimization metric. It is conventional in the PCM community to discuss the importance of RESET current. However, it is the dissipated power, not current, which leads to the heating of the cell. The focus on current comes from the assumption that a co-located access transistor will have a current-voltage characteristic which saturates. If the applied current needs to be higher than this saturation value, there is no way for that particular transistor to supply it. This in turn implies that density will need to be sacrificed in order to provide this current. In actuality, the transistor and PCM device will interact in
a complex manner, with the transistor supplying power to the PCM device as if it were a load resistor. The added complexity is that the dynamic resistance of the PCM device itself will in turn be a strong function of this supplied power[122]. Thus too tight a focus on RESET current can end up optimizing into a shallow minimum in RESET current which in fact is quite disadvantageous in terms of RESET power[128].

D. Scalability of prototype PCM devices

Since so many interlocking parameters influence the performance of PCM devices, especially as they become ultra-small, an important part of scalability studies is the fabrication and testing of prototype PCM devices. Because only a modest number of such prototype devices are typically fabricated and tested in research environments, these types of experiments cannot hope to predict the actual device reliability statistics (yield, endurance, and resistance distributions) that can be expected from full arrays. However, prototype devices are an extremely important test for the scalability of PCM — if you cannot get any ultra-small devices to operate correctly, then this is a bad sign for the future of the technology. Here we will report on the properties of one such prototype device: the bridge cell.

The phase change bridge cell is a relative simple testing vehicle for studying novel phase change materials[42], extending the line-device concept that had been introduced earlier[77] to ultra-small dimensions. In these studies, two 80nm-thick TiN electrodes separated by a planarized dielectric layer were typically used as the contacts, with a thin phase change bridge fabricated to connect the two electrodes. Bridge devices have been fabricated from various materials including undoped and doped Ge-Sb with 15 at. % Ge, Ge$_2$Sb$_2$Te$_5$, Ag- and In-doped Sb$_2$Te, Ge-Te with 15 at. % Ge, and thin Sb phase change materials[34, 35].

After fabrication of these TiN bottom electrodes using KrF lithography and chemical-mechanical polishing, a thin layer of phase change material (down to 3nm thick) was deposited by sputter deposition and capped with a thin SiO$_2$ layer to prevent oxidation. Electron-beam lithography was used to define the phase change bridge itself. Bridge widths (set by the e-beam lithography) varied between 20nm and 200nm, and the length (determined by the spacing between the underlying electrodes) ranged from 20nm to 500nm. Figure 9(a) shows a scanning electron microscope image of a phase change bridge and the TiN electrodes, while Figure 9(b) shows a cross-sectional transmission electron microscope image of a Ge-Sb bridge that is only 3nm thick. Negative photoresist was used to define the bridge so that the resist did not need to be removed after the fabrication process. Ar ion-milling was applied to transfer the exposed photoresist pattern into the phase change material, and a 50 nm thick layer of SiO$_2$ was subsequently deposited for protection.

These devices could be cycled through more than 30,000 SET-RESET cycles and the stored data was shown to survive temperature excursions up to 175°C[42]. These ultra-small devices — down to devices with cross-sectional apertures as small as 60nm$^2$ — correspond to effective switching areas that will not be encountered by mainstream device technology until the 22nm node, which Flash is expected to reach in 2015[5]. Thus these bridge-device demonstrations show that PCM will remain not only functional but robust through at least the 22nm technology node.

Several device parameters were measured as a function of device geometry. Current-voltage (I-V) curves revealed typical PCM behavior with threshold switching. By modifying the fabrication procedure so that the phase change material never experienced any temperatures over 120°C, bridges that remained in the amorphous-as-deposited phase could be produced[34, 35]. This allowed the precise measurement of threshold switching as a function of device length in a well-known geometry. Each material was found to have a unique threshold field, measured by determining the threshold voltage as a function of device length. These fields were 8, 19, 39, 56 and 94 V/μm for Ge-Sb with 15 at. % Ge, Ag- and In-doped Sb$_2$Te, Ge-Te with 15 at. % Ge, and thin Sb phase change materials, respectively[34, 35]. No leveling-off of the threshold voltage with length was observed, although the shortest bridge devices were 20nm, as opposed to the nanowire devices where amorphous plugs shorter than 10nm were studied (Section IIA). Unfortunately, line-edge-roughness in the TiN electrodes (see Figure 9(a)) led to shorts between the long TiN electrodes for separations smaller than 20nm. Figure 10 demonstrates the scaling behavior of bridge devices in terms of the RESET current. Both measured RESET
current (dots) and the predictions of numerical simulations (lines) decrease linearly with the cross-sectional area of the bridge device. This indicates a favorable scaling behavior because the required RESET current determines the size of the access device which in turn determines the effective density of the PCM array.

It was possible to repeatedly cycle bridge devices fabricated from fast-switching Ge-Sb material with SET and RESET pulses of 10ns, confirming the observations of fast crystallization for this material seen in optical testing (Figure 7). Very short switching times and reduced switching times with reduced device dimensions have also been observed for ultra-scaled pore devices by Wang and co-workers.

III. DESIGN AND FABRICATION OF PCM

In this section, we discuss issues relevant to the design of PCM cells, such as cell structures and access circuitry, as well as those related to fabrication, such as the effects of variability and the deleterious effects of semiconductor processing on PCM materials and devices.

A. Cell structures

Over the next few technology generations, the most serious consideration for PCM is the large current needed to switch PCM cells. We can roughly estimate this required current using “back-of-the-envelope” calculations. The operation of the PCM cell relies on Joule heating, so the cell structure and operating conditions are dictated by the electro-thermal diffusion equation shown earlier (Equation 2).

We can assume that the critical volume undergoing phase change within the cell in a closely packed memory array is laid out at a pitch of 2F. This immediately imposes the restriction that, to first order, the applied electric pulse width should be such that the thermal diffusion length should not exceed the half-pitch distance, F, in order to avoid cross-talk during programming,

\[ F > \sqrt{2D\tau}, \]

where D is the diffusion constant defined as \((\kappa/d_{Cp})\) and \(\tau\) is the time duration of the applied electric pulse. This approximation is only good to first order, however, because thermal diffusion through a 1–D geometry is not identical to a 1–D slice of diffusion through a 3–D geometry. We address this issue again in Section IV.B where we discuss cell-to-cell thermal crosstalk.

However, this computation allows us to set a lower bound for the required current density to achieve melting. We can use the expected pulse duration \(\tau\) from Equation 4 to satisfy the minimum condition that the supplied energy should be large enough to raise the temperature of the critical volume above the melting point,

\[ J^2\rho > dC_{p}\Delta T/\tau, \]

where \(\Delta T\) is the difference between the melting point of the phase change material and ambient temperature. Note that the energy spent to heat neighboring material, as well as any inhomogeneous heating of the center of the critical volume beyond the melting point, is not included.

Figure 11 shows a plot of pulse duration \(\tau\) and, more importantly, the lower bound on current density required to heat the minimum volume. Here typical material parameters for phase change materials have been used. This analysis thus suggests that we will need to supply a current density of at least 10\(^6\)A/cm\(^2\) (10\(^4\) \(\mu\)A/\(\mu\)m\(^2\)) to be able to melt the critical volume within the cell for RESET.

In contrast, the measurements and simulations shown in Figure 10 would seem to indicate that the current density required is actually much larger, possibly as high as 300\(\mu\)A for a 300nm\(^2\) aperture, or 10\(^8\)A/cm\(^2\) (10\(^6\) \(\mu\)A/\(\mu\)m\(^2\)). However, the large expanse of metallic electrodes in close proximity to these tiny prototype devices actually makes this number more pessimistic than is warranted. Other demonstrations, such as the 160\(\mu\)A RESET current shown for a 7.5nm \(\times\) 65nm dash-type cell, seem to suggest a number like \(J_{PCM} \sim 3\times10^6\)A/cm\(^2\) = 3\times10\(^6\)\(\mu\)A/\(\mu\)m\(^2\). Because the estimated numbers plotted in Figure 11 represent a lower bound, we will instead use this higher empirical value in the remainder of this discussion.

In a full memory array, an access device such as a diode or transistor must be included at each memory cell to ensure that the read and write currents on each bitline are interacting with one and only one memory device at a time. The amount of current that this access device can supply must comfortably exceed the required RESET current of the worst-case PCM element. Unfortunately, the CMOS FETs often considered for use as
access devices in a PCM memory array have limited current drive capability; most optimized devices can provide only about $I_{\text{acc}} \sim 800-1500 \mu A/\mu m$, where this current capability scales linearly with the effective gate width of the drive transistor. One way to solve this problem is to simply make the access device larger so that it can drive a larger current. However, since this immediately sacrifices memory density which subsequently drives up the cost per MByte, such a move would be economic suicide for a prospective memory technology.

Given a transistor of width $F$, the available transistor drive-current, $I_{\text{acc}}F$, must exceed the required current for RESET, $J_{\text{PCM}}\eta F^2$, where $\eta$ is an area factor between 0 and 1. Although returning to the SET state does involve exceeding the threshold voltage, the amount of power (and current) in the SET pulse is typically 40-80% that of the RESET pulse. Thus it is almost always the RESET pulse that must be considered when determining if the access device will supply sufficient current, while the SET pulse is typically the factor that dictates the write speed of PCM technology. Putting in the numbers above produces

$$I_{\text{acc}}F > J_{\text{PCM}}\eta F^2$$

$$= (1.5 \times 10^3 \mu A/\mu m) F > (3 \times 10^7 \mu A/\mu m^2) \eta F^2$$

$$\text{5nm} > \eta F,$$

which implies that transistor current scaling could only hope to catch up with the RESET current of lithographically-defined PCM devices at ultra-small technology nodes. This is especially sobering given that PCM RESET current, as shown in Figure 10 has been empirically observed to scale with CD at a pace somewhere between $F^{1.5}$ and $F^{1.0}$, rather than as $F^2$.

This analysis implies that minimal-width FETs cannot supply the necessary current if the dimensions of the phase change volume are determined lithographically. However, use of a factor $\eta \sim 0.1$, corresponding to a sub-lithographic CD for the phase change element of roughly $F/3$, allows Equation 6 to be satisfied for $F \sim 45\mu m$, precisely where industry has been targeting first PCM products\[135\]. At this node, the required RESET current of 61$\mu A$ (not that far from the demonstrated RESET current in Ref \[134\]) could be supplied by the CMOS transistor capable of 67$\mu A$.

Thus there are two parallel routes to ensuring sufficient RESET current for PCM devices:

- Use access devices that have higher current drive capability, including either known devices such as BJTs\[11\] or diodes\[43\] or novel devices such as surrounding-gate transistor\[136\] or FinFETs\[137\].
- Locally increase the current density within the phase change element and decrease the switching volume by creating sub-lithographic features in the current path through the PCM element.

Both of these approaches have been pursued aggressively to demonstrate the basic operation of PCM technology. In this section, we will focus on the latter path: optimization of the phase change element itself by creation of a sub-lithographic aperture.

A typical PCM cell is designed so that the only current path through the device passes through a very small aperture. As this aperture shrinks in size, the volume of phase change material that must be melted (and quenched into the amorphous state) to completely block it is reduced. In turn, this decreases the power (and thus the current) requirements. If this current is low enough, then a minimum-size access device can provide enough power to switch the cell from the SET state to the RESET state.

In order to fabricate a PCM cell that will work even with these small currents, an innovative integration scheme is needed which creates a highly sub-lithographic yet controllable feature size. Subtle variations in cell design may have a large impact on critical device characteristics, including endurance, retention, SET and RESET resistance distributions, and SET speed. These considerations will be the subject of Section III C. The cell design must be scalable as well as highly manufacturable, since scaling implies not only a shrink in physical dimensions of the memory cell, but also an increase in the number of memory cells per chip. Lastly, to maximize the number of bits per cell, a cell structure which allows multi-bit functionality is highly desirable\[60\].

Depending on how this sub-lithographic aperture is implemented, PCM cell structures tend to fall into one of two general categories: those which control the cross-section by the size of one of the electrical contacts to the phase change material (contact-minimized, Figure 12(a))\[41\] \[139\] \[144\], and those which minimize the size of the phase change material itself at some point within the cell (volume-minimized, also known as confined, Figure 12(b))\[11\] \[43\] \[77\] \[103\] \[124\] \[135\] \[145\] \[147\].
The typical volume-minimized cell structures tend to be a bit more thermally efficient, offering the potential for lower RESET current requirements compared to the contact-minimized structures [41].

1. Contact-minimized cell

The most common contact-minimized cell structure is the mushroom cell, where a narrow cylindrical metal electrode contacts a thin film of phase change material. Figure 13 shows TEM images of mushroom cells in the SET state (a) and in the RESET state (b). In the RESET state, an amorphous dome of the phase change material — resembling the cap of a mushroom, thus the name — plucks the critical current path of the memory cell, resulting in an overall high resistance state for the cell. The bottom electrode contact (BEC), typically made of TiN, is the smallest and thus most critical dimension (CD) in this cell. It is common to see this described as the “heater,” although the cell works most efficiently when the heat is mostly generated in the phase change material at the top of this BEC.

The sub-lithographic BEC can either be formed by a spacer process [48], resist trimming [60], or by the key-hole transfer process [103], followed by Chemical Mechanical Polishing (CMP) for planarization. The processing of phase change materials is discussed in more detail in Section III D. Prototype devices can use e-beam patterning to define the heater but this is too slow to be used commercially. The thin film of the phase change material (or a stack of different phase change materials [49] with varying alloy concentrations) can then be deposited over the planarized feature using standard techniques such as Physical Vapor Deposition (PVD) or Chemical Vapor Deposition (CVD). The top electrode contact (TEC) is also deposited, usually without breaking vacuum. The simplicity of the phase change materials portion of the process — and the ability to define the CD before any novel materials are introduced — represent two of the most attractive features of the mushroom cell.

Although cells with horizontal heater electrodes have been demonstrated [152], the vast majority of contact-minimized cells closely resemble the mushroom cell. One popular variant is the ring-electrode mushroom cell, where the heater electrode consists of a thin ring of metal surrounding a center dielectric core [153]. The incentive here is to reduce both RESET current and variability by decreasing the effective area, since compared to a normal heater the metal annulus has a smaller area which also scales only linearly with CD.

2. Volume-minimized cell

Significant research efforts have been spent exploring a variety of volume-minimized cell structures, owing to their superior scaling characteristics. However, achieving such a structure can be a challenge, requiring the development of processing technologies that can successfully confine the phase change material within a sub-lithographic feature. The most obvious structure in this category is the pillar cell (Figure 14), where a narrow cylinder of phase change material sits between two electrodes [138]. This cell is fabricated in a similar fashion to the mushroom cell, with a thin film stack of the phase change material and top electrode material deposited atop a bottom electrode, and then patterned. However, in the pillar cell, the BEC is large, and it is the phase change material that must be successfully and reliably patterned into sub-lithographic islands. This patterning...
can be performed in various ways, including lithography followed by resist trimming\cite{138}. In addition to the challenges in controlling the size of the patterned islands, this cell structure also suffers from the drawback that the Reactive Ion Etch (RIE) of the phase change material can form a thin layer of altered alloy composition at the surface, strongly affecting the performance and yield of the cell\cite{155}. This is discussed in further detail in Section III D.

A modified version of the pillar cell structure is the pore cell\cite{103}, where a sub-lithographic hole formed in an insulating material atop the BEC is filled with the phase change material(Figure 15). Conformal filling of nanoscale holes with high aspect ratio is difficult using conventional PVD processes; hence development of CVD or Atomic Layer Deposition (ALD) technology for phase change materials will be necessary to enable continued scaling of pore cell devices\cite{156}. As with nearly all PCM cell designs, the dimensions and aspect ratio of the phase change material region critically influences the RESET current.

3. **Hybrid PCM cells**

The most advanced scaling demonstration of PCM technology to date was realized using the volume-confined bridge cell\cite{42}, which consists of a narrow line of ultrathin phase change material bridging two underlying electrodes (Figure 9). The cross-sectional area of this device is determined by film thickness in one direction and by electron-beam lithography in the other, allowing the realization of functional cells with cross-sectional area of about 60 nm$^2$ and RESET current requirement of about 80$\mu$A. The $\mu$-trench cell\cite{139} and the dash-confined cell\cite{134} are examples of PCM cells that combine the contact-minimized and volume-minimized approaches. The $\mu$-trench cell is an extension of the bridge concept, with a PCM element formed at the intersection of an underlying sidewall-deposited CVD TiN bottom electrode and a trench of phase change material formed at right angles across this electrode (Figure 16). The dash-confined cell\cite{134} is an extension of the pore cell idea, except that the bottom electrode contact is formed by a spacer process. A CVD process is then employed to fill in the rectangular sub-lithographic holes formed by the recess etch into the metal BEC (Figure 17). In all three of these cases, one critical dimension associated with the limiting cross-sectional aperture is controlled by a thin film deposition process. As a result, only one dimension inherits the variability of the lithography process. Conversely, of course, only one dimension will enjoy the associated scaling benefits as $F$ shrinks from one technology node to the
low enough that the leakage through “half-selected” devices (those that share either the same bit-line or the same word-line as the “selected” device) would be quite high, thus limiting the maximum array size (and the effective memory density) that could be built. Worst of all, the strong negative correlation between switching energy and endurance (which will be discussed in detail in Section IV C) means that improving the sense margin by increasing the resistance (and thus the threshold voltage) of the over-RESET state will sharply reduce endurance.

Thus the integration of PCM into an array architecture seems to require the use of an access device: either a diode, a field-effect transistor, or a bipolar junction transistor. The main role of this device is to minimize the leakage current that would otherwise arise from the non-selected cells in the array. As has been mentioned, the most important unknown for the success of PCM technology is whether this memory access device is able to provide sufficient current to RESET the PCM cell. While a diode can provide a current-to-cell size advantage over a planar transistor down to the 16nm node, the diode scheme is more vulnerable to write disturbs due to bipolar turn-on of nearest-neighbor cells. A 5.8F2 PCM diode cell has been demonstrated using a 90nm technology in which the diode was able to supply 1.8mA at 1.8V. In comparison, a 90nm 10F2 tri-gate FET could only supply approximately half as much current.

Although the raw footprint of the access device is of primary concern for memory density, other considerations can also come into play. Peripheral circuits, such as charge pumps to increase the voltage supply level or special read and write circuitry for MLC operation, reduce the portion of the chip that can be dedicated to memory devices (the “area efficiency” of the chip). In addition, the effective area per cell can grow because of additional vias or wiring that may be required within the memory array. For instance, given the high currents required for PCM programming, the voltage drop along metal bit- and word-lines can become significant, further reducing the power that can be delivered to the actual PCM cell. Thus splitting an array in half to reduce the maximum line length is attractive because it reduces the worst-case line loss, but detrimental because chip real-estate is now being used for redundant wiring rather than memory devices. Particularly problematic is the wiring that must sit under the PCM layer (such as common source lines, as well as the word-lines to transistor gates), since these lines must typically use high-resistance tungssten or polysilicon. Because of the significant voltage losses in such lines, a via must often be introduced every few (e.g., 4 or 8) cells in order to strap this line to an overlying low-resistance copper line. This extra via immediately increases the effective footprint per memory cell. Although copper cannot be introduced near the transistors, lest the CMOS devices become degraded, one solution would be to move the PCM devices higher up away from the silicon so that a layer of copper intercon-

**FIG. 16:** Illustration of the \( \mu \)-trench cell, showing two neighboring devices with a common top electrode (e.g., along the bit-line). Current passes through an aperture which is limited in one dimension by the thickness of the underlying sidewall-deposited metal “heater,” and in the other dimension by the width of the narrow trench in which phase change material (here, GST) is deposited. Reprinted with permission from Reference [134] (© 2004 IEEE).

**FIG. 17:** TEM cross-section of the dash-confined cell, showing devices fabricated by a spacer process that are only 7.5nm wide, and 65nm deep in the orthogonal direction. Reprinted with permission from Reference [154] (© 2008 IEEE).

### B. Access circuitry

In order to fully leverage the scalability of PCM and thus achieve the very high densities needed for Storage Class Memory (SCM), the most ideal implementation of PCM would be a cross-point array architecture, where each memory element in the array is directly connected to two orthogonal lines (Figure 5). In fact, a novel architecture has been proposed for such a direct cross-point memory, in which PCM devices are switched not between SET and RESET, but between the RESET state and an over-RESET state (strongly RESET state) [157]. Even though these resistances may differ, the difference in read current would be too low to support rapid read. But because the threshold voltage varies between these two states, the device state can be sensed by detecting whether a “read” voltage intermediate between these levels produces an electrical switching event. While this scheme does cleverly avoid an access device, it has several serious issues. The margins between the read and the two threshold voltages are uncomfortably tight, and it would be difficult to detect the breakdown without potentially heating up the cell, which means that reads must be treated as destructive. Even so, typical RESET resistances are still
connect can be fabricated under the PCM devices.

C. Variability

Different types of variability can affect the operation, performance, endurance, and reliability of PCM devices, ranging from inter-cell variability introduced during processing, inter-cell variability as resistances change over time after programming, and cycle-to-cycle variation of the SET and RESET resistances of any given cell (intra-cell variability). While the read voltage, the RESET pulse, and the SET pulse can be optimized for the average memory cell, variations between cells must be minimized so that these same choices can successfully operate all the cells in the memory array. The same is true for the performance of the access device.

Any fabrication- or process-induced variability in the physical structure of the phase change element can result in devices which react differently to the same stimuli. Thus any large collection of phase change elements, which because of variability are in similar yet non-identical states, may then propagate in time on different resistance trajectories. In addition to group behavior caused by inter-cell variability, there is also intra-cell variability produced by motion and rearrangement of the atoms within the active region of the phase change device during the programming of the phase change device. Understanding the variability of PCM devices is particularly important in the context of multi-bit storage capability, due to the reduced margin between resistance levels that must be correctly sensed in order to successfully retrieve data. And finally, variability can be expected to play an increasingly important role in the scaling of PCM technology into future technology nodes.

1. Structural variability

Each step in the process of fabricating a wafer of PCM memory devices is typically associated with one or more physical attributes (e.g., thickness, CD, sidewall-angle, etc.), each with a nominal target value. To illustrate the variability challenge inherent in wafer-level fabrication process, features on the order of nanometers ($10^{-9}$ meters) must be accurately controlled across the surface of a wafer which spans nearly a third of a meter (0.3 meters). Exact control over such a large range of dimensions is impossible. Consequently, each process is associated with an acceptable range around some target value.

Furthermore, this fabrication process must construct a fully integrated set of devices comprising a CMOS technology (CMOS field effect transistors, diodes, resistors, capacitors, wiring levels, and the vias connecting them) in addition to the PCM devices (which usually reside on top of the CMOS devices, at the bottom of the wiring levels). Thus a wafer will undergo hundreds of processing steps (including photolithography, atomic implant, Reactive Ion Etch, material deposition, chemical mechanical planarization, wet etches, etc.), each with associated variability, before the final processed wafer is ready for the dicing and packaging of the chips. Variability in processes which affect either the structure of the phase change element or the access device (transistor, diode, etc.) can contribute to the overall phase change device variability. These structural variations then translate into variations in electrical (device operation) properties of the device.

Most relevant to the operation of PCM are the structural physical properties which affect the temperature profile (how much heat is generated and where), the critical limiting cross-sectional aperture (which must be fully blocked to get high resistance contrast), and the volume where the phase change material undergoes repeated melting and crystallization. Crucial features of the cell are the aperture size and shape, the thickness and uniformity of the phase change material (in both stoichiometry and doping), the resistivity and interface resistance of electrodes, the thermal conductivities of surrounding materials, and the stresses on the active switching volume introduced by surrounding material.

As discussed in the previous section, several cell structures have been proposed and developed in order to minimize the required power (current) for RESET. Each of these structures employs a similar strategy for minimizing the RESET power: at one and only one point within the cell, the electrical current is forced to pass through a small aperture. This aperture increases the current density, maximizing the thermal power which is generated, and reducing the volume of high resistivity material needed to significantly alter the external device resistance. Together with the electrical and thermal properties of the phase change material, electrodes, and surrounding materials, the size and shape of this aperture determines the temperature profile obtained within the phase change element for a given SET or RESET programming current pulse.

In order to estimate the impact of small variations of the aperture size on the cell operation, it is instructive to examine the functional dependence of the aperture size on the required RESET programming current. We show the published dependence of the RESET current on the aperture size for the Bridge cell (Figure 10), the Pillar and Mushroom cells (Figure 18(a)), and the Pore cell (Figure 18(b)). In each case, the required current is a steep function of critical dimension. Variability introduces a distribution of PCM cells of different sizes and thus different RESET currents. In order to be sure to be able to RESET all of the devices, it is thus the largest diameter cell that dictates the required current-driving capability of the access device. Variability directly reduces density by mandating a larger-area access device. At the same time, as we will see in Section IV.C switching cells with more power than is necessary has a strong and negative influence on device endurance. Thus this same variability may also reduce endurance in the smaller-area devices, which are being driven much harder than they
FIG. 18: a) RESET current for the Pillar cell and the Mushroom cell both show a strong dependence on the critical aperture size. Reprinted with permission from Reference [138] (© 2006 IEEE). b) The Pore cell RESET current is both strongly dependent on the aperture size and shape (pore slope). Reprinted with permission from Reference [103] (© 2007 IEEE). (Figure 10 shows how the RESET current of the Bridge cell scales directly with the cross-sectional area of the phase change material.)

2. Sources of structural variability

There are several ways a sub-lithographically sized aperture can be defined. Not surprisingly, the degree to which the aperture size can be controlled varies for each of these methods [154]. A direct way to reduce the size of a lithographically-defined hole is to implement a collar process, as shown in Figure 19. Similarly, a subtractive method can be used (as in the Pillar cell scheme [138]), where an island of lithographically-patterned photoresist is trimmed in size using RIE and then used as a mask to transfer the sub-lithographic pattern down into the underlying layers. Unfortunately, in both of these techniques, any variability in the diameter of the original hole (or photoresist pillar) introduced by either lithography or etch (or resist development) transfers directly to the final CD. Thus the fractional variability (∆CD / CD) can become uncomfortably large.

The µ-trench cell [139], the ring bottom-electrode Mushroom cell [153], the dash-confined cell [134] and the Bridge cell [42] define one of the dimensions of the cross-sectional area of the aperture through film deposition. The thickness of such deposited film can be tightly controlled, especially for CVD and even more so for ALD techniques. This thickness can easily be much thinner than the lithographic dimension F (at least for current and near-future technology nodes). This method of defining one dimension of the aperture by film thickness is inherently decoupled from any lithographic variability. However, for these schemes, lithography is still needed to define the “other” dimension of the aperture.

A keyhole-transfer process has been developed for PCM devices which decouples both dimensions of the final aperture from lithography. Here, a keyhole is defined within a lithographically-defined hole by film deposition. Typically, a keyhole is undesired and indicates a failure to fill the hole. However, the advantage is that the dimension of the keyhole itself can be tightly controlled by accurate control over the hole depth (through film deposition) and over the etched undercut into the sidewalls of the hole, despite poor control over the actual lithographically-defined diameter of the hole itself. Figure 20 describes this process and shows how the keyhole process can produce identical sub-lithographic holes (30nm) despite significant variation in the much larger lithographically-defined holes (243nm and 302nm).

The keyhole-transfer process has been experimentally demonstrated to decouple the final aperture size from the initial lithographically-defined hole size [103]. Over a span of initial lithographically-defined hole sizes, the distribution of RESET current was found to be consistently
narrower for pore cells fabricated through the keyhole-transfer method than for those fabricated with a colar process. Similar results have been demonstrated for mushroom cells[122]. Here, mushroom cells with heaters defined with the keyhole-transfer process were compared to otherwise identical mushroom cells with heaters defined by trimming of photoresist islands. This comparison was performed by examining the dynamic resistance $R_{\text{dyn}}$ during programming, which tends to exhibit a dependence on programming current $I$ as

$$R_{\text{dyn}} = \frac{A}{I} + B. \quad (7)$$

Here the term $A$ depends only on material characteristics, while $B$ incorporates both material and structure-dependent factors[122]. Thus the lower variability in $B$ empirically observed for mushroom cells with heaters defined by the keyhole-transfer method (as compared to those defined by trimmed-photore sist) is indicative of the tighter CD control offered by the keyhole-transfer method.

3. Impact of structural variability

Structural variability gives rise to variability in electrical response, which leads to broader resistance distributions after single-shot programming. Figure 21 shows a series of SET resistance distributions, including one (for 100ns SET pulses) which is strikingly broad. Although the majority of cells can reach a low resistance of approximately 2kΩ with a SET pulse of 100ns duration, for this collection of cells there is a subset of devices whose resistances after such a single SET pulse extend all the way out to the fully RESET resistance of several hundred kΩ. For a given programming current amplitude, devices with different diameters will present different dynamic resistances during programming, thus dissipating different amounts of power despite the same drive voltages. This variable power will lead to a different maximum temperature, and even a different temperature distribution within the cell because variations in aperture or heater size affect the thermal resistances within the cell. For RESET pulses, the size of the amorphous plug required to significantly affect the room-temperature low-field resistance of the cell changes drastically with changes in the cross-sectional aperture of the cell. In terms of SET pulses shown in Figure 21, rapid SET requires that the optimal temperatures for crystal growth be present at the crystalline–amorphous boundary (growth-dominated material) or within the cell interior (nucleation-dominated material). Since the crystallization speed is a strong function of temperature (Figure 8), variability in aperture size can result in a variety of incompletely-SET cells if the pulse is too short. As Figure 21 shows, increasing the duration of SET pulses tends to overcome this effect. Another, even more effective route is to ramp down the SET pulse slowly, allowing each cell to pass through the temperature for maximum crystal growth[163].

In addition to broadened resistance distributions, device variability also affects how these resistances evolve over time. It is well known that the resistance of cells in the RESET state tends to increase slowly over time, an effect which has been attributed to either mechanical relaxation forced by the reduced density associated with the amorphous state[165, 166], to the formation of electronic traps associated with lone-pair states which increases resistance by repositioning the Fermi level[91], or to some combination of these effects. Since this drift in-

![Figure 20](image_url)  
(a) A sub-lithographic and lithography-independent feature is fabricated using the keyhole-transfer process: 1) A lithographically-defined hole is etched, and 2) the middle SiO$_2$ layer is recessed. 3) A highly conformal poly-Si film is deposited, producing a sub-lithographic keyhole whose diameter is equal to the recess of the SiO$_2$ layer. 4) The keyhole is transferred into the underlying SiN layer to define a pore, followed by 5) removal of the SiO$_2$ and poly-Si. 6) The phase change and top electrode (TiN) materials are then deposited and the cell is patterned for isolation. (b) An SEM cross-section corresponding to step 3), showing keyholes for two different sized lithographically-defined holes. Since the keyhole size does not depend on lithography, the phase change CD can be successfully decoupled from any lithographic variability. Reprinted with permission from Reference [154] (© Springer 2009).

![Figure 21](image_url)  
FIG. 21: SET resistance and RESET resistance distributions as a function of the programming pulse width. In this example, while 100ns is sufficient to SET most of the cells to below 2 kΩ, many cells still have a resistance greater than 10kΩ. However, extending the 50ns SET pulse to 100ns has no noticeable effect on increasing the resistance of the RESET tail. GST refers to the phase change material used in this experiment, Ge$_2$Sb$_2$Te$_5$. Reprinted with permission from Reference [164] (© 2007 IEEE).
creases the already high resistance of the RESET state, it is not an issue for binary PCM devices. However, drift can be particularly problematic in the context of multiple bits per cell, as discussed in Section V A.

Drift would be bad enough if all cells changed in resistance along the same trajectory. However, variability introduces different drift coefficients, so that cells with similar resistances immediately after programming tend to separate in resistance over time. In addition, some variability in crystallization speed has been observed over large arrays of PCM devices, so that some cells tend to SET more easily (both at elevated temperature and after low-temperature anneals) than the average cell[168]. Figure 22 illustrates the signature of this effect, with RESET tail bits emerging when a RESET programming pulse with an insufficiently short quench time is used for programming. Although such anomalous devices can be RESET to high resistance by using pulses with rapid quench, such tail-bit devices will still be associated with increased long-term retention loss and resistance distributions that broaden more rapidly over time. In general, combining the effects of drift and recrystallization, variable drift effects tend to broaden the resistance distribution of a large collection of cells over time: some cells increase in resistance due to structural relaxation, some cells decrease due to partial recrystallization. While some may first increase and then only later decrease, the random walk nature of these effects typically leads to broader distributions over time.

4. Intra-device variability

The act of programming a PCM cell involves the rearrangement and movement of atoms within the cell. When a given cell, starting from the polycrystalline SET state, is melt-quenched and then crystallized back to the SET state, the distribution of crystal grains within the cell is not identical. The nucleation of these crystalline grains within the amorphous plug leads to a decrease of RESET resistance, which accelerates at elevated temperature[169][170]. It has been shown that a small fraction of cells in the RESET state will tend to show these effects more rapidly than the average cell, but that the location of these cells is random from cycle to cycle. A cell may participate in this tail of the resistance distribution on one cycle, yet show much improved resistance to the anneal upon the next, consistent with random nucleation of crystalline grains within the amorphous plug[170]. Thus we can expect that this random formation of crystalline grains is present throughout the portion of the cell that reaches elevated temperatures.

Upon the application of a subsequent programming pulse, the temperature distribution of the cell may not be exactly identical to the previous cycle, leading to variations in resistance. This intra-device programming variability can be readily observed in any single-cell endurance plot, as illustrated in Figure 23.

5. Variability and MLC

Variability also forces the use of iterative write schemes for programming of multi-level resistance states, as illustrated in Figure 24[60]. Here, a collection of cells is programmed with single current pulses, with the trailing edges controlled to produce intermediate resistance values. The highest and lowest resistance levels have the smallest variation in resistance — for these states the RESET and SET resistances tend to saturate, as overly large voltages produce little additional increase in RESET resistance and overly long pulses produce little additional decrease in SET resistance. The intermediate resistance levels, which represent hybrid states where a smaller portion of the cell is amorphous than in the full RESET state[171], are much more sensitive to variability.

Even so, since each given cell does respond in a somewhat reproducible and hence predictable manner, the desired resistance value can be produced by an iterative write scheme. As illustrated in Figure 25, the same cells
FIG. 24: Resistance distribution of a four-level cell using single pulse programming. Process-induced variations cause distributions to overlap because the same applied voltage pulse leads to different temperatures in different cells. Reprinted with permission from Reference [60] (© 2007 IEEE).

FIG. 25: 10×10 array (100 devices) test structure programmed into 16 levels. Tight, well-controlled distributions allow 4 bits/cell. Iterative adjustment of pulse slopes depending on the programmed resistances is one method for achieving narrow distributions. Reprinted with permission from Reference [60] (© 2007 IEEE).

used in Figure 24 can be programmed into relatively tight resistance distributions using iterative write attempts, where the length of the trailing edge of the pulse is carefully controlled based on the just-accumulated prior experience with that cell. Such iterative write schemes and other considerations of Multi-Level Cell programming are discussed in more detail in Section V A.

6. PCM scaling and variability

As PCM devices scale into future technology nodes, variability can be expected to become an even more important consideration. Difficulties in scaling lithography and processing techniques may lead to even looser specifications on relative CD uniformity in future technology nodes, since the acceptable range of control will be driven by considerations for conventional CMOS devices and not by PCM technology. At future technology nodes, PCM cell designs which depend on control over film thickness may no longer be as attractive, if CD is shrinking while both the minimum thickness \( t \) and the achievable control of this variable, \( \Delta t \), remain relatively static. As the number of atoms participating in the active portion of the PCM cell decreases, any variations in local doping or stoichiometry can be expected to affect individual cells, reducing yield and further broadening distributions. Eventually, in the same way that Poissonian effects have arrived for CMOS devices (e.g., as the number of dopants in the channel becomes countable)[172], such few-atom effects can be expected to be observable for PCM. That said, all logic and memory devices seeking to operate in this regime will have some variant of these effects — the winners will be those with not-yet-known physics which keeps those effects sufficiently unlikely, or those amenable to not-yet-invented engineering techniques which can finesse these issues to an acceptable degree.

D. Processing

Most studies related to the integration and processing of PCM technology focus on the popular variant, Ge\(_2\)Sb\(_2\)Te\(_5\), here abbreviated simply as GST, along with various choices of dopant. This reflects the fact that GST possesses many favorable characteristics and has thus received the bulk of attention of technologists attempting to take PCM technology from research to development. Although these studies reveal numerous characteristics which might be considered less than perfect, the mere existence of such a large base of knowledge also represents a substantial hurdle for any alternative phase-change material hoping to challenge GST.

1. Deposition

The vast majority of phase change materials reported in the literature have been deposited by sputtering, i.e. Physical Vapor Deposition (PVD). Sputter deposition from multiple targets makes it very simple to try different compositions. However, sputtered films typically do not have good step coverage and cannot completely fill high aspect-ratio vias without keyhole formation[103]. A number of interesting PCM cell structures have been discussed (Section III A) that call for confining the phase change volume inside a contact hole (or “pore”) formed in a dielectric, primarily to reduce the RESET current. It is therefore essential to examine alternatives to sputter deposition for GST and other phase change materials that can successfully fill higher aspect-ratio vias.
Cho et al. developed a novel GST sputter deposition process with in-situ deposition/etch/deposition, in order to fill GST into high aspect-ratio (> 2:1) pores of approximately 50 nm diameter. A number of groups have investigated chemical vapor deposition (CVD) of GST and related phase change materials. Kim et al. deposited hexagonal phase GST by MOCVD at temperatures in the range 390-370°C using precursors that were bubbled at different temperatures, demonstrating complete filling into 120nm diameter trenches with aspect-ratio larger than 1.6. However, it should be noted that in contrast to sputter deposition, CVD processes are far less flexible with respect to changes in material composition.

Lee and coworkers used CVD to deposit GST from metal-organic precursor solutions at 350°C into high aspect-ratio (3:1) 50nm contact holes. X-ray diffraction (XRD) measurements showed that the GST had a hexagonal phase and was thermally stable up to 400°C. CMP was used to planarize the GST, confining it to the contact holes (and removing it from everywhere else). Devices fabricated with this technique showed a significant reduction in RESET current as well as good endurance. Im et al. used CVD GST to fill high aspect-ratio (4:1) dash-type contacts of 7.5nm width. As expected from device modeling, these cells showed very low (160µA) RESET currents. In addition, these devices also had fast SET speeds and very good endurance. Im et al. inferred that the Sb component was hardest to etch. The authors used this wet etching process to fabricate large PCM cells (400µm × 400µm) and performed I-V measurements showing successful switching of devices from the high to low-resistance states.

There have been a number of studies of plasma etching of phase change materials such as GST and its doped variants. A variety of gas chemistries have been reported in the literature, including Cl₂/Ar, CHF₃/Ar, CF₄/Ar, HBr/Ar, CHF₃/O₂, and CHF₃/Cl₂/Ar. Some of these studies have examined the effects of varying process parameters such as reactant gas concentration fraction, chamber pressure, coil power, and dc bias on the etch rate and anisotropy (i.e. etched sidewall profile).

Yoon et al. indicated that the GST removal mechanism in high density helicon plasma etching using Cl₂/Ar chemistry was due to ion-assisted chemical etching. They reported GST etching selective to SiO₂ and did not notice any significant change in GST composition after etching. In the same work, the authors also studied the CHF₃/Ar chemistry and observed that the GST removal in this case was by physical etching due to ion bombardment. They noticed a small decrease in the Ge/Te ratio after this etching process. Min and coworkers performed a systematic study of GST etching in Cl₂/Ar using an inductively coupled plasma (ICP). Using a model that analyzed etch kinetics, they explained the GST removal mechanism as a combination of spontaneous and ion-assisted chemical etching. They suggested that TeCl₄, not being as volatile as the Ge and Sb chlorides, accumulated on the surface and was removed by ion-stimulated desorption. In their etching studies of GST films using HBr/Ar in an ICP tool, Lee et al. pointed to the role of hydrogen in passivating the etched surface as well as the sidewalls, leading to more anisotropic etching and lower etch rates at higher HBr concentrations. Their XPS analysis showed that as the etch progressed, the surface became Te-deficient and Ge- and Sb-rich implying that Te reacted most readily with the bromine and was preferentially etched.

Etching of phase change materials has been explored using both wet as well as dry etching schemes. Such steps are important for electrical isolation in most cell designs, and are absolutely critical for cell designs such as the pillar cell that depend on subtractive processing to produce a confined volume of phase change material. Some important parameters that are studied in developing etch processes are etch rate, selectivity (i.e., how fast the desired PCM etches compared to the masking layer and other surrounding films), and anisotropy (etched sidewall angle; steeper profiles are usually desirable since they enable higher resolution patterning). It is also important to understand etch-induced material modification and other sidewall damage effects since these could impact device operation, especially if the damaged portion is close to or part of the active switching volume of the PCM.
SiO$_2$ hard mask and e-beam lithography (HSQ resist), Yoon et al\[186\] reported that using the Cl$_2$/Ar chemistry to etch the GST resulted in undercut and collapse of small GST features due to the isotropic component of the etching. By switching to a TiN hard mask process and using a CF$_4$/Ar chemistry, they were able to successfully pattern sub-100nm features in the GST. Joseph and colleagues\[155\] developed etch processes to pattern small features in N-doped GST films deposited on and capped with TiN. After using trimming processes to shrink the critical dimension (CD) of 248nm photolithography-patterned resist down to 100nm, ICP RIE in a Ar/Cl$_2$/CHF$_3$ gas mixture was used to first etch the TiN and then the N-GST. The authors pointed to the importance of carefully choosing the amount of Cl$_2$ so as to minimize undercut and obtain anisotropic profiles.

In the same work\[155\], the authors also reported the presence of a uniform 10nm thick damaged layer on all plasma-exposed surfaces of the N-GST, suggesting that the material modification was chemically driven and not enhanced by ion bombardment. TEM-EELS and EDS analysis were used to show that the damaged layer had depletion of Sb and/or Te along with potential oxidation. Depth profile XPS analysis on blanket films subjected to etch (and etch followed by a strip process in an oxygen plasma) revealed selective loss of N and metallic Sb, and increased amount of Ge oxide. Finally, they also showed that the damaged layer could be removed selectively to the undamaged N-GST.

3. Chemical-mechanical polishing

Chemical mechanical polishing (CMP) is now a ubiquitous process in CMOS technology, especially in the Back-End-Of-the-Line (BEOL) flow. It enables the formation of inlaid, or ‘damascene,’ structures that are used in copper interconnect fabrication\[191\]. Such structures are created by first forming a hole (or trench) in a dielectric, then filling the hole, usually with a metal, followed by CMP to planarize the metal with the surrounding dielectric. Thus CMP allows patterning of the metal without needing an explicit metal etching step. There have been a number of publications on the CMP of phase change materials such as GST.

Liu and coworkers\[192\] made arrays of damascene PCM cells using CMP process. SEM and EDS were used to verify that the GST was properly filled in the contact holes and that the material composition of the GST was not changed by the CMP process. DC current sweeps on fabricated cells showed successful switching from the high to low resistance state.

Zhong et al\[193\] used CMP to fabricate damascene-type PCM cells. An alkaline slurry was used to polish GST deposited into 300nm wide vias. AFM measurements confirmed that a very smooth (0.8nm rms roughness) surface was obtained as a result of the CMP. A thin TiN layer was placed between the top surface of the GST and the top electrode. The programming endurance of such devices was an order of magnitude better than devices built without CMP. In addition, SET and RESET state resistance fluctuations along the cycling sequence were greatly reduced in the CMP-processed devices. The authors attributed this to the smooth surface and good quality TiN/GST interface leading to lower and more uniform contact resistance. They also suggested that better confinement of Joule heating and enhanced heat flux in the damascene structure was responsible for more uniform temperature distribution across the GST and thus more homogeneous material composition distribution as the cycling progressed.

The effect of adding oxidants such as H$_2$O$_2$ to the GST CMP slurry was studied by Zhong et al\[194\]. This study showed that while CMP of GST in a pure acidic silica slurry resulted in a rough surface with microscratches, the addition of 2 wt % H$_2$O$_2$ allowed them to obtain a smooth surface that was free of damage. XPS analysis on an unpolished GST sample dipped into the oxidant for 10 min showed that the surface was oxidized. Though the component elements were oxidized by different amounts, i.e. Ge > Sb > Te, the CMP process was believed to be able to remove all of these oxides. The authors suggest that the GST CMP mechanism is similar to that of metals, i.e. oxidation followed by removal of this oxide due to friction with the abrasives in the slurry. The same group also compared ‘RIE’ cleaning in an Ar plasma post-CMP of GST with conventional ultrasonic cleaning\[195\]. An alkaline silica slurry was used to polish GST into sub-micron contact holes. AFM measurements showed that low surface roughness (0.64nm rms) was obtained after the CMP and RIE cleaning. DC I-V sweep measurements on fabricated devices also showed a significant reduction in the threshold switching voltage as a result of the RIE cleaning method.

Lee et al\[196\] used CMP of GST in their demonstration of a scalable confined PCM cell concept. CVD GST deposited into high aspect-ratio 50nm diameter contact holes was planarized by CMP, thus fully confining the phase change material in the contact. SEM images showed that the GST CMP was successful with no scratches, excessive dishing, or void formation in the GST. Electrical tests on these devices showed low RESET currents and good cycling endurance.

4. Process-induced damage

A number of cell failures observed in fully integrated PCM chips have been attributed to process-related damage. Both the phase change material itself as well as its interfaces with the top and bottom electrodes are susceptible to degradation as a result of steps in the integration flow.

Lee et al\[196\] introduced suitable interface cleaning processes in order to obtain good contact resistance in
the TEC/GST/BEC current path and thus reduce the write current. They also noticed that edge damage in small GST cells could lead to increased initial cell resistance. Ahn et al. [160] used nitrogen-doped GST so as to increase the dynamic resistance and lower the writing current. However, they found that higher nitrogen doping increased the cell’s contact resistance and broadened its distribution across cells. They suggested that this was due to instability between the BEC and GST caused by the nitrogen doping and exacerbated by interface defects and the subsequent thermal processing. In addition, they observed that smaller cells exhibited a wider SET resistance distribution. This was attributed to the effects of contaminants and GST etch-related damage. By appropriate interface treatment, optimization of the GST etch process, minimization of process damage, and thermal budget reduction, they were able to obtain sharp SET and RESET resistance distributions.

As part of ‘product-level reliability verification’ for 64Mb PCM chips, Kim et al. [197] reported that the activation energy for loss of data retention (i.e. due to crystallization of amorphous volume) in fully processed PCM cells (2.1 eV) was lower than that measured on as-deposited films of the phase change material (2.46 eV). They suggested that the lower retention time in the fully processed cells could be attributed to higher nucleation probability resulting from processing damage on the GST or defects at the BEC/GST interface. In addition to developing an optimized etch chemistry for patterning the GST/TE stack, Oh et al. [43] used a line-type GST layout (as opposed to an island-type GST layout) thereby maximizing the size of the patterned GST region and thus reducing the effect of RIE damage on the GST switching volume.

There have been multiple reports on the development of confined PCM cell structures [146, 156]. While the most striking advantage of such cells is the reduced RESET current, the authors also point out that these cells are also more resilient to sidewall edge damage during BEOL processes since the volume of material undergoing phase change is farther away from the damaged edge regions of the cell.

In particular, in their ‘on-axis confined cell’ structure, Cho et al. [146] confirmed that there was no degradation, such as an increase in SET resistance, as the cell size was reduced. Song et al. [143] pointed to the problem of increased SET resistance in devices due to oxygen penetration during BEOL processing steps that degraded the BE/GST interface through oxidation. In order to address this issue, they developed encapsulation processes for the GST cell. Operating under the constraints that the oxygen-blocking encapsulation layers should be scalable and should not chemically react with GST films or degrade their electrical properties during deposition, they investigated a variety of encapsulation schemes. They found that a ‘double-capping’ technique worked best — resulting in reduced SET resistance while still being able to achieve low RESET currents. Oh et al. [43] also used encapsulation in their 90nm diode-accessed high-density PCM demonstration.

While studying SET and RESET resistance distributions in 4Mb-level PCM cell arrays, Mantegazza et al. [198] found two kinds of anomalous cells that contributed to low resistance tails in the RESET distributions. One of those anomalous cell types showed saturation of RESET resistance at lower-than-desired values even if higher RESET currents were applied. These cells also had a distinctly different (higher) slope in the plot of threshold voltage (Vt) vs. cell resistance. The authors found that these cells could be modeled as having a conducting path in parallel with the amorphous plug. They pointed to contamination or impurities in the active PCM volume as likely causes. Solving this problem required a modified GST integration scheme that involved reducing the number of contamination sources, improving cell encapsulation, and cleaning the heater/PCM interface.

Modified PCM cell structures sometimes lead to distinct problems with GST integration and related failure modes. A case in point is the ring-type bottom electrode cell, introduced by Ahn and coworkers [146] in order to reduce the GST/bottom electrode contact area as well as its dependence on the patterned contact diameter. Subsequent researchers [143, 144] pointed out that a failure mechanism in these ring bottom electrode cells involved the formation of a recess in the core dielectric (that is surrounded by the ring electrode) due to the wet cleaning solution used in the CMP process. This led to increased effective GST/BE contact area and resulted in reduced RESET resistance. The authors solved this problem by optimizing the CMP process and using a more resilient core dielectric.

In summary, addressing yield loss in fully integrated PCM chips requires that adequate care be taken to minimize process-related damage to the phase change material and its various interfaces. While the specific details of optimized integration flows are not easily gleaned from the published literature, some of techniques that are usually mentioned include contamination reduction, GST/BEC interface optimization, minimizing the phase change material sidewall etch damage and/or keeping such damage as far away as practical from the active switching volume, and the use of encapsulating layers as protection from oxidation during BEOL processing.

IV. PCM RELIABILITY

A. Retention

In order for a nonvolatile memory candidate to be considered a viable next-generation memory option, it must demonstrate long term retention of stored data. The typical criterion is 10 years (or 100,000 hours) at 85°C, with fewer than 1 PPB (part per billion) retention failures at the array level over this entire lifetime, independent of the previous cycling history of the memory array [169, 199].
Since the crystalline SET state is a stable low-resistance state, it is the stability of the quenched high-resistance RESET phase which dominates retention issues. Not surprisingly, the stability of this phase has been investigated widely. As discussed earlier, the amorphous phase suffers from two independent resistance-altering processes: resistance drift and spontaneous crystallization. The drift process is a steady increase in the resistivity of the amorphous phase, related to structural rearrangement of the amorphous chalcogenide and the dynamics of intrinsic traps. Since this process increases the ON/OFF ratio, it does not cause any data-loss for binary PCM devices.

On the other hand, thermally activated crystallization of the amorphous material eventually leads to significant reduction in the resistance of the active layer, causing eventual retention failures for both binary and MLC storage. Data retention measurements typically involve monitoring the resistance of the cell that has been put in the RESET state, as shown in Figure 26. When the resistance of the cell falls below a threshold resistance (between the SET and RESET resistance values), the cell is said to have suffered a retention failure. Similar to accelerated tests used on other nonvolatile memory candidates, PCM retention measurements are done at higher temperatures to speed up this crystallization process and the subsequent resistance change. Using measurements done at a number of high temperatures (typically near 160°C) and a reasonable activation model, the retention properties of PCM at 85°C can be predicted fairly well. Of course, the validity of the activation model and of the extrapolation from higher temperature measurements is also strongly dependent on the nucleation and grain-growth properties of the specific phase change material being used in the memory cell.

Early work [40] used the activation energy of blanket GST (3.5 eV) to estimate that a 10 year lifetime at 120°C should be possible for PCM cells. Using data on mushroom PCM cells, Pirovano et. al. [147] showed a retention activation energy of 2.6 eV, adequate for more than 300 years of data retention at 85°C.

Later Redaelli et. al. [200, 202] proposed a percolation model for retention on 180 nm µ-trench PCM cells and analyzed this model using a temperature dependent percolation effect. This is the most widely accepted model for PCM retention. By showing that repeated retention measurements on the same device resulted in widely varying retention times, they demonstrated the stochastic component to GST crystallization discussed earlier. They proposed that this variation has its origin in the random spatial configuration of the as-nucleated grains in the amorphous region. As nucleation proceeds with time, the cell resistance decreases significantly when a percolation path finally appears through the amorphous layer. Since the crystalline state is so much more conductive, the occurrence of even a partial path through the amorphous plug can strongly reduce the overall device resistance.

Due to these percolation effects, the measured retention times of an ensemble of cells tend to obey Weibull statistics, where the cumulative distribution of retention times represent a line of constant slope β on a Weibull plot (which plots the logarithm of the fraction of failed cells against the logarithm of elapsed time). It was also experimentally observed that β increases (e.g., distributions become tighter) at lower measurement temperatures. This temperature dependency was explained using a Monte Carlo model which randomly generated crystalline nuclei and let them grow in the thin amorphous region (note that heterogeneous nucleation was neglected). By comparing this model to experimental data, they also showed that the effective grain size r at most temperatures is higher than the as-nucleated grain radius, with the difference being attributed to grain growth. By assuming a temperature-activated Arrhenius model for failure times, retention exceeding 10 years at 105°C was predicted using this model. Below 120°C, the model postulated that grain growth is negligible, so that the size r of each grain is no larger than nucleation-limited FCC GST-crystal monomer radius. Thus nucleation becomes solely responsible for retention failures, and this causes the Weibull slope β to increase significantly. This also implies that the distributions of retention times could become very tight in the temperature regime of interest for retention (around 85°C) which led them to conclude that PPB retention failures should still exceed 10 years at 103°C. Modeling and simulations done on different PCM cell structures also showed that the retention properties are identical when the effective amorphous layer thickness is the same.

The previous papers also assumed that failure times have an Arrhenius temperature dependency and that defect mechanisms played no role in tail-bit (PPB) failures. Russo et. al. [203] showed that a pure Arrhenius extrapolation [201, 202] would be pessimistic in its estimation of retention and concluded that GST-based PCM...
cells should show data retention exceeding 10 years at 118°C (instead of 10 years at 105°C shown earlier). This is largely because the energy barrier for nucleation is larger at higher temperatures (as the driving force for crystallization reduces), causing the increase of nucleation rate with temperature to be less than Arrhenian.

Gleixner et. al[169] studied large-sized PCM arrays fabricated with 180 nm and 90 nm technology in order to study new defect failure modes and retention loss at the PPB level. They noticed that even at the lowest times used to measure retention (at elevated temperatures), a small fraction of the bits (< PPM) had already failed, indicating that the time to failure for the first cell is not accurately predicted by the failure curve. It was also shown that these tail bits show similar initial resistances to the nominal bits and similar activation energy of the time-to-failure (2.4 eV). Furthermore these tail bits show a Weibull distribution consistent with a weak-link failure mechanism, in which rare combinations of closely-set nuclei can lead to rapid retention loss. Although the same fraction of bits fail (to within 10%) during each test, it was different bits that occupy this tail (and thus fail) each time. This indicates that manufacturing defects were not responsible for these tail-bit failures. It was therefore postulated that the most likely cause of this failure comes from a scenario where the nucleation sites are arranged such that when thermal energy is applied, very little growth is required before a quick resistance decrease can be observed. Data also showed that cycling has no impact on retention — if anything a slight improvement was observed. Gleixner et. al[169] also showed that optimization of the process and the write scheme could be used to significantly suppress these tail bits, although the exact nature of this optimization was not discussed in detail.

Work done by Shih et. al[170], albeit with slightly worse data retention, concluded that a large fraction of the bits fail due to grain growth from the amorphous / crystalline boundary. While this retention loss mechanism has not been observed before (presumably due to a reduction in grain growth velocity at lower temperatures), these differences could be attributed to differences in nucleation and growth properties of the materials used in the different experiments. Clearly, reducing the crystal growth component at retention temperatures would be an important step in improving the retention times.

Finally, Redaelli et. al[204] showed that the value of the threshold resistance that is chosen to define the retention failure criterion directly impacts the calculation of the activation energy ($E_A$) extracted for failure times. This might explain the wide variability in previously reported $E_A$ values, ranging from 1.9 eV to 3.5 eV. They concluded that reliable extraction of the activation energy of crystallization can be obtained by using a critical threshold resistance that is close to the crystalline resistance, or by performing all resistance measurements at room temperature.

Finally, it should be mentioned that while much of the work described here deals with GST, the exact composition and doping of the GST that has been explored by different groups is very likely different. This itself could alter the value of the measured activation energy. A number of groups have also investigated alternate PCM materials and doping as a way to increase the activation energy for crystallization and to increase retention margins. Matsuzaki et. al[205] showed that oxygen doping of GST films results in a much higher activation energy due to a smaller grain size — which leads to improved retention. Kim et. al[197] also showed that N-doped GST single-cell PCM devices show retention lifetimes exceeding 10 years at 85°C. They also concluded that the activation energy is lower for devices compared to blanket films because of process-induced damage and defects at the interface between the bottom electrode and the GST — effects that have to be minimized in order to maximize retention. Morikawa et. al[206] have also explored In-Ge-Te as a phase change material and have shown that its retention properties are significantly better than GST, ranging from 10 years at 122°C to 156°C depending on the Indium fraction. Other materials explored for improved PCM retention include doped GeSb[12], Si-doped Sb$_2$Te$_3$[207] and Si$_2$Sb$_{1-x}$[208, 209]. However, only very basic materials studies have been carried out for most of these new materials, and detailed array data such as the study of tail bits is lacking. Further materials development will be key for improved retention as the size of the amorphous plug shrinks with scaling, as well as for improved tail-bit retention, MLC capability and proximity-disturb performance.

B. Crosstalk

From the discussion in Section III.A it is clear that during the RESET operation the peak temperature within a PCM device exceeds the melting point of the phase change material. In fact, since the extent of the amorphous plug quenched from the molten state must be larger than the critical dimension of the limiting aperture, the material at the edge of this aperture is just over the melting point, and the peak temperature in the center of the cell is well over the melting temperature. As an example, Ge$_2$Sb$_2$Te$_5$ melts at ~630°C[38], and other phase-change materials have similar melting temperatures[210]. However, from Section IV.A any significant exposure of this amorphous plug (once it has been formed) to temperatures exceeding 150°C or so will lead to the recrystallization of enough crystalline nuclei within the plug to induce data loss.

It is thus not surprising that, upon learning these two facts, many engineers introduced to PCM immediately ask about the thermal crosstalk between cells. In particular, the worst-case scenario is the effect on an amorphous plug encoding the RESET state when one or more of the immediately neighboring cells is programmed through multiple RESET-SET cycles. What is truly surprising is
that, for most researchers working in the PCM field, thermal crosstalk or “proximity disturb” is considered to be a second-order rather than first-order problem. In fact, the small amount of empirical data available on proximity is focussed primarily on the absence of any crosstalk effects.[147, 211].

Pirovano et. al. showed with careful thermal simulations that, at least out to the 65nm node, the thermal crosstalk between cells should remain low enough that 10-year lifetime will not be significantly reduced by write disturbs from neighboring cells[41]. Figure 27 shows their simulated temperature profiles for the 180nm and 65nm nodes, assuming “micro-trench”-type PCM cells. The expected temperature rise at the position of the neighboring cell remains well below 100°C. Russo et. al. did a similar study extending down to the 16nm node[129]. They found that isotropically-scaled devices, where all cell dimensions scale with the technology node, can be expected to experience no thermal crosstalk problems. However, because their cell designs had been optimized to emphasize low RESET current without any consideration to efficiency, RESET power or proximity effects[128], the hottest point in their cells is deep within the highly resistive heater electrode (both for the mushroom cell, which they refer to as a “lance” cell, and to a lesser extent for the micro-trench cell). As a result, the temperature at the neighboring cell grows rapidly if only the lateral dimensions are scaled (non-isotropic scaling). Despite these highly power-inefficient design points, though, Russo et. al. found it straightforward to avoid thermal crosstalk simply by choosing a mixed scaling approach that decreased both the lateral and thickness dimensions[129].

One observation made by Russo et. al. is that as the spacing between devices drops, the time dimension becomes much less effective as an avenue for avoiding proximity issues[129]. As the size of the heated volume decreases, the thermal time-constant $\tau_{th}$ decreases, but the characteristic thermal diffusion length $L_{th}$ drops more slowly (scaling as $\sqrt{\tau_{th}}$). Thus as the technology node scales down, the neighboring device eventually moves inside the characteristic thermal diffusion length. This effect is noticeable even in the data of Pirovano et. al. – in Figure 27(a), one can avoid experiencing the maximum steady-state temperature change by simply using a very short RESET pulse, while in Figure 27(b), the difference between the temperature rise due to a short RESET pulse and the steady-state temperature rise has become much smaller.

To a certain extent, knowledge of the temperature to which neighboring cells will be heated during RESET can be combined with retention measurements which reveal a failure time (curves of $t_X$ vs. $1/k_B T$[201,203]) in order to estimate the effect of proximity disturb. The additive effects of retention and proximity both need to be considered to account for data integrity loss in high density PCM based crosspoint memory arrays. In particular, the presence of even modest proximity effects can push the temperature for which acceptable retention is required significantly higher than the actual maximum average operating temperature of the memory chip.

However, it is important to keep in mind that the temperature distribution during a retention-failure measurement is completely homogeneous across the PCM cell. In contrast, in proximity disturb situations, the temperatures are strong functions both of position within the neighboring PCM cell and of time, due to the fast thermal transients during RESET pulses and any slow ramp-downs used at the end of long SET pulses. This is particularly relevant when considering that early-to-fail retention problems are attributed to the unpleasantly rapid generation of a percolation path that connects a statistically–rare chain of crystalline nuclei. For proximity disturb, this unlucky combination of closely-set nuclei could only lead to trouble if it were also located at the extreme edge of the amorphous plug, where the maximum temperature excursion generated by the frequently-cycled neighbor could then rapidly drive retention failure.
This additional criterion will further suppress the likelihood of such an initial failure, but it also complicates the incorporation of such early-to-fail retention data together with modeled temperature distributions (within the “neighboring” PCM cell) for the accurate prediction of proximity disturb.

C. Endurance

Cycling endurance has long been one of the strengths of PCM, especially in comparison to established Flash technologies, where Stress-Induced Leakage Current (SILC) frequently limits device endurance to $10^4$-$10^5$ program-erase cycles. The demonstration, as early as 2001, of $10^{12}$ SET-RESET cycles in PCM devices without any significant degradation of resistance contrast, as shown in Figure 23[141], was almost certainly a significant factor in the surge of interest in PCM technology that followed. Of course, while it is telling that single devices could be operated reliably for so many cycles, the more critical question is what happens to the worst-case device in a large array. Subsequent large-scale PCM integration experiments have tended to show endurance numbers in the range of $10^8$-$10^{10}$ cycles[197, 199] — still easily exceeding the endurance of Flash, but coming somewhat short of what would be necessary for DRAM replacement without wear leveling (Equation 1).

Two different failure modes have been observed to occur after cycling, termed “stuck-RESET” and “stuck-SET” failure[197, 199], as illustrated by Figure 28. In a stuck-RESET failure, the device resistance suddenly and irretrievably spikes, entering a “blown-fuse” state that is much more resistive than the RESET state. This sometimes occurs after some degradation in resistance contrast, as in Figure 28, but can also suddenly occur, with no prior indication that failure is imminent. These failures are typically attributed to void formation or delamination that catastrophically severs the electrical path through the device, typically at a material interface such as the heater-to-GST contact in a mushroom cell.

In contrast, in a stuck-SET failure, a gradual degradation of resistance contrast is typically observed, as if the cell were being slowly but inexorably altered by the SET-RESET cycling. The cell seems to change its characteristics so much that the original RESET pulse is, at some later point in time, somehow less effective at creating an amorphous plug in the device than before. Eventually, the RESET step of the cycling fails to induce any change in the device resistance, and the device becomes “stuck” in the SET state.

Typically, for a cell in this stuck-SET condition, a larger amplitude RESET pulse proves sufficient to RESET the device and cycling can resume, albeit with a larger RESET power. However, this continued operation inevitably hastens the onset of a stuck-RESET failure. Figure 29 shows the strong correlation between pulse energy and device failure: every order-of-magnitude increase in pulse energy implies three orders-of-magnitude lower endurance[40]. Unfortunately, it is not clear from Figure 29 whether it is pulse amplitude or pulse duration that is critical, nor does the plot differentiate between stuck-SET and stuck-RESET failure.

Fortunately, Goux et al. have carefully studied endurance failure due to stuck-SET in phase change bridge cells[212]. By measuring the resistance-vs-current curves at various points during cycling, they clearly demonstrated that stuck-SET failure is due to a change in the RESET condition (i.e., the pulse amplitude required for RESET) that is induced by cycling. They also observed that while pulse amplitude had a fairly minor impact on device endurance, pulse duration had a strong effect. By using pulses ranging from 10ns to 10µs in length, they were able to show that the time-spent-melting their PCM material (in their case, Ge-doped SbTe) was the critical factor. Their endurance data suggests that endurance scales inversely with $t_{m}^{3/2}$, where $t_m$ is the time-spent-melting during each RESET pulse. The way to reach a very large number of SET-RESET cycles is thus to minimize the time-spent-melting during each RESET pulse. This data also fits with observations that repeated cycling with only SET pulses shows greatly extended endurance (> $10^{12}$ cycles) over RESET-SET cycling ($10^{10}$)[197]. Together these results imply that the
gradual cell degradation associated with stuck-SET is strongly correlated to the melting inherent in each RESET operation.

A number of groups have been using techniques such as Energy Dispersion Spectroscopy (EDS), Secondary Ion Mass Spectrometry (SIMS), and Energy Dispersive X-ray (EDX) spectrometry to perform elemental analysis on failed cells [54, 213–224]. Measurements on mushroom cells built from Ge$_2$Sb$_2$Te$_5$ material [213, 214] tend to show agglomeration of Antimony (Sb) at the bottom electrode at the expense of Tellurium (Te). (The tendency of Germanium (Ge) is not clear — Reference [214] shows it clearly depleting from the repeatedly molten mushroom cap over the heater, while Reference [213] indicates no motion). Sarkar et. al. used these results to explain why their Ge$_2$Sb$_2$Te$_5$ material actually improves slightly, in characteristics such as resistance contrast and RESET current, over the first 10,000 SET-RESET cycles [225]. They surmise that as the phase-change material evolves in composition through cycling, the volume melted by each RESET pulse increases (increasing RESET resistance) while the inherent lower resistivity of the more Sb-rich GST material provides a lower SET resistance.

Eventually, however, it would appear that such compositional changes driven by cycling will steadily decrease the dynamic resistance of the active region, shifting the required RESET current to larger values. This leads to stuck-SET failure if the RESET pulse is not adaptively increased, or to stuck-RESET failure if the RESET pulse energy is increased to compensate.

### D. Polarity issues

A number of recent measurements of phase segregation, in various types of phase change bridge devices, have forced a re-interpretation of the failure analysis results just described within the context of two previously unknown bias-polarity-dependent effects.

Tio Castro et. al. showed convincing top-down TEMs of bridge devices in the RESET state (Figure 30) that demonstrate that the amorphous plugs in their devices were shifted by the polarity of the applied bias, by as much as 100nm [104]. They attributed this effect to the thermo-electric Thomson effect, in which the overlap of temperature gradients with electrical current can lead to additional heat generation or absorption. Because the hot spot in the center of a phase-change device is surrounded by temperature gradients of opposite signs but the current flow is uni-directional, the Thomson effect acts to shift the centroid of the hot spot depending on the polarity of the applied voltage. Tio Castro et. al. estimated from their observations that the Thomson coefficient in their material might be in the range of -100µV/K [104].

In those same experiments, it was observed that for intentionally-asymmetric “dog-bone” bridge devices (somewhat like a high-aspect-ratio pore device on its side), there was a “bad” polarity of operation (large-area electrode negative and small-area electrode positive) for which subsequent SET operations were unable to return the device to low resistance. In symmetric bridge devices, other researchers have reported that the most reliable SET operations can only be produced by alternating the polarity between SET and RESET, with little dependence on the absolute sign of the bias polarity [226]. Tellingly, these results were only observed for bridges fabricated from GST, and not for ultra-thin bridges fabricated from doped–GeSb [42].

Similarly, other researchers have reported bias-dependent operation of pore devices where only the “good” choice of polarity (positive on large-area electrode) can be used to produce low SET resistances, while the “bad” polarity is associated with “hard-to-SET” operation [227]. In these experiments, only a narrow voltage window could be used for the SET operation, which also required longer pulses and which never produced the same low SET resistances as the “good” polarity [227].

Fortunately, this “good” polarity corresponds exactly to the typical operation of integrated PCM devices where the positive voltage is applied to top of the PCM device built over the underlying transistor [138]. In fact, operation of such integrated devices in the “bad” polarity is difficult to study, since in that configuration the gate-to-
source voltage changes dynamically during each pulse as the PCM device resistance changes. Thus it is not surprising that such effects have not been widely reported for PCM devices integrated together with access transistors.

The Thomson effect would seem to be inadequate by itself to explain all of these bias-polarity effects. However, a few groups have been performing bias-dependent failure analysis experiments on various types of phase change bridge devices. Early versions of these experiments were affected by lingering uncertainties related to the role of metallic electrodes at the failure point[220], and to the difficulty in understanding material desegregation during long-term cycling by studying the aftermath of a single-pulse “blown-fuse” failure[221]. However, the most recent experiments have investigated the cycling failure of tapered bridge structures located far from any metal electrodes[222], and the controlled fast melting of large symmetric bridge devices[223].

The results of these experiments, together with the earlier failure analysis data on mushroom devices[213, 214], sketch out a convincingly consistent story for Ge$_2$Sb$_2$Te$_5$ devices: Te moves towards the positive electrode (anode), while Sb moves toward the negative electrode (cathode)[220, 221]. This motion is attributed to the higher electronegativity (5.49eV) of Te compared to Ge and Sb (4.6eV and 4.85eV)[224]. Most of the data seem to indicate that Ge moves together with the Sb towards the cathode, but as mentioned earlier, there are some data which indicate otherwise. In connecting these interpretations of bridge and mushroom devices, we assume that the mushroom cycling was performed in the “good” polarity direction, with positive voltage on the large-area top electrode.

One particularly interesting study was performed by Yang et al. on very large symmetric devices (20µm long by 2µm wide bridges of 300nm-thick Ge$_2$Sb$_2$Te$_5$), where both high-amplitude millisecond-long pulses and day-long exposure to low-amplitude 10Mhz pulsed DC were used to explore elemental segregation through Wavelength Dispersive Spectroscopy (WDS)[224]. They were able to show that the material segregation is very rapid in the molten state, observing nearly complete desegregation along a 10µm length of bridge after a 1.5ms pulse, as shown in Figure 31. This works out to an effective diffusion coefficient of $1-2 \times 10^{-5}$ cm$^2$/s[224], which roughly corresponds to a field- or current-driven migration of one nanometer every nanosecond. In contrast, their long-term measurements of bias-induced elemental desegregation through the crystalline state seemed to suggest diffusion coefficients nine orders of magnitude lower[224], implying that the drift of elements through that same one nanometer would take one second.

While it is not yet clear how these observed effects (the Thomson effect and polarity-dependent elemental segregation via electromigration) can be combined into a unified theory that quantitatively explains PCM polarity and cycling endurance, it is already quite clear that such bias-polarity effects and cycling endurance are intimately related. It has already been independently observed that switching from one cycling polarity to the other can be used to continue cycling of bridges after a stuck-SET failure[212]. In fact, as shown in Figure 32, even as few as 10 aggressive pulses applied in the opposite polarity direction can allow cycling to not only resume after a stuck-SET failure, but to continue for another $10^5$ cycles with the original RESET pulse conditions[228, 229].

Continued understanding of what differentiates the “good” and “bad” polarity should allow researchers to continue to improve PCM cycling endurance, through a combination of creative use of the “bad” polarity[212, 228, 229], improved cell design, and new materials that show greater resistance to elemental segregation. As with Section III D, most of the detailed data available is limited to GST because of its ubiquity. However, it has been observed that the phase change material GeSb phase-segregates quite readily[230], implying that simply reducing the number of atomic species involved is not

![FIG. 31: WDS profiles of elemental concentration (Te, Sb, and Ge) along the length of a 20µm-long Ge$_2$Sb$_2$Te$_5$ bridge at a) 0.17ms and b) 1.27ms after melting was initiated by a voltage-pulse, showing rapid desegregation of elements in the molten state. Reprinted with permission from Reference[224] (© 2009 American Institute of Physics)](image-url)
necessarily the best approach.

V. THE FUTURE OF PCM

A. Multi-level cells (MLC)

Judging from the recent history of the aggressive non-volatile memory market currently dominated by Flash, it is clear that all available directions for improving effective density (e.g., the average number of information bits that can be stored per unit area) will be exploited. One direction, both promising and challenging, is that of the so-called multilevel cell (MLC) technology, which exploits the intrinsic capability of a memory cell to store analog data in order to encode more than one bit of digital data per cell. The feasibility of MLC for PCM has already been shown\[60, 61, 162, 211\], including the demonstration of programming into both 4 and 16 sharply distinct analog levels, corresponding to two and four bits per cell, respectively. Such intermediate resistance levels are obtained by properly modulating the electrical signals used to program the PCM element. In Figure 33, two examples of such signals are shown: (a) rectangular pulses of different height $h$ and width $w$\[61, 162\] and (b) variable slope pulses, with different duration $d$ of the trailing edge of a trapezoidal pulse\[60\]. By controlling these parameters carefully, one can control the analog resistance of the PCM element and thus enable MLC operation.

The degree of success of such an MLC writing scheme can be characterized by the resistance distributions over a large ensemble of PCM devices. Figure 34 illustrates this concept: each of the four levels labeled “00,” “01,” “10,” and “11” is associated with a resistance distribution. In a perfect world, these distributions would be delta functions, simplifying the classification process into a straightforward thresholding operation. If the distributions overlap, however, then there is a non-zero probability of level mis-detection at the receiver, resulting in the retrieval of erroneous data. The use of the logarithm of the resistance is expedient to obtain more uniform shapes of the distributions across all levels. However, it should be pointed out that since these levels are classified using read current, the optimal configuration may not necessarily call for spacings between levels that are uniform in either resistance or log(resistance).

There are several factors that can limit the number of effective levels that can be reliably stored in a PCM cell. Among them are

- The intrinsic randomness associated with each write attempt, or write noise;
- Resistance drift, which we’ll refer to as short term drift;
- Array variability, which includes any variability during the lifetime of the PCM array;
- Crystallization of the amorphous phase, which we’ll refer to as long term drift.

Some of these factors, such as short and long term drift, represent a fundamental limitation to the storage capacity—the maximum number of bits that can be stored in the average PCM cell. As such, these factors cannot be overcome but only mitigated, as we will discuss later.

In contrast, factors such as write noise and, to a certain extent, array variability do not directly limit the
storage capacity, but instead make it harder to achieve a given storage capacity. In order to deal with these kinds of limiting factors, resistance distribution tightening techniques have been developed based on write-and-verify procedures. These iterative techniques consist of applying programming pulses and verifying that a specified precision criterion is met, along the lines of what is currently done in Flash memories. These methods have been used to demonstrate 16 level PCM, 4 level PCM, and to tighten the distribution of SET state resistances for binary PCM.

The effect of a write-and-verify technique is to reshape the conditional probability density function, as shown in Figure 35. This can be obtained by successively refining the write procedure until the verify step finds the resistance value within the desired range around the nominal resistance target. When properly used, a write-and-verify algorithm produces tighter resistance distributions and therefore allows the packing of more MLC levels into the same resistance range. This increase in the number of levels obtained with write-and-verify reflects an actual increase in the information-theoretic storage capacity. There exists an intricate tradeoff between storage capacity and the average number of write-and-verify iterations. In particular, References show that, for a simple cell model affected by write noise, the achievable storage capacity tends to increase logarithmically with the number of write-and-verify iterations.

The drift process is fairly predictable in the case of thin films of amorphous GST, which would suggest that a few cells of known state in a block that evolved in time together might serve to identify the needed shifts in threshold bias. However, short term drift appears to be a random process, which can be expected to vary from cell to cell. By introducing yet another source of unpredictability, this short-term drift reduces the effective storage capacity of PCM. The phenomenon can be perceived as a broadening of the resistance distributions over time. Figure 36 compares the cumulative distributions for four resistance levels measured immediately after programming to the distributions after programmed cells have been drifting, both at room temperature and then at elevated temperature.

A number of techniques have been proposed for coping with drift. These include changing the write target resistances to take into account the expected broadening of the resistance distributions due to drift, and compensation techniques at read time, where pulses are used upon readout to return the device to its initial as-written resistance (presumably without accidentally reprogramming the cell). We remark that these topics are the subject of current active research in the PCM research community.

**B. Role of coding**

Although little or no published literature yet exists on coding techniques designed expressly for PCM, the success that these techniques have had in established memory and storage technologies would imply that coding will
be extensively used in PCM. Moreover, careful adaptation of existing codes as well as development of new coding technologies suited to the physical characteristics of PCM could prove essential to unlocking much of its inherent potential.

Although there are many different types of coding, the most prevalent technique is Error Correcting Coding (ECC), which allows for the detection and correction of bit or symbol errors. Other coding techniques, called modulation codes, are designed to ensure that the patterns stored in memory are adapted to particular characteristics of the physical medium. Here we discuss how both of these approaches might be incorporated into PCM, with emphasis on ECC.

ECC technology is now a standard feature in most storage and high-end computing systems, finding applications in caches and buffers built using SRAM, main memory which generally uses DRAM, and hard disks, solid state drives and tape. The sophistication of the coding technology employed at each layer is often inversely related to the proximity of a memory technology to the computing element. Much of this depends on the speed with which such coding can be implemented — close to the processor, a few extra nanoseconds spent on decoding may represent a significant (and unacceptable) delay, while far from the processor those same nanoseconds represent a tiny rounding error. Processor caches tend to utilize regular or extended binary Hamming codes [237], which are arguably among the simplest codes that can be found in a pervasive manner. In contrast, main memory uses symbol-based codes such as Reed-Solomon codes [238], while disks use extremely sophisticated constructions involving error correcting codes, modulation codes, and advanced signal-detection and signal-processing technology. Since PCM holds promise both as a storage and as a memory device, it is reasonable to expect that it will draw coding and signal processing ideas from all of these technologies.

To begin with a relatively simple example, consider a single-bit PCM cell. Here, a zero or a one correspond to a cell being SET or RESET, with the dramatic difference in resistance that accompanies these two states. Detection of a zero or one can be accomplished by a simple “hard decision” based on a resistance threshold in between these two resistance states based on read current. In PCM, one of the complications is that the measured resistance may change over time (short term drift, see Section IV A) or with the instantaneous temperature of the cell, requiring a threshold that can be shifted with time and temperature. However, since the short-term drift is associated with the amorphous phase, if the SET state resistance is sufficiently dominated by the crystalline resistivity, then its resistance can be considered relatively independent of elapsed time. (Note that temperature-dependent thresholds can be produced by circuits designed around inherent temperature-dependent changes in the silicon underlying the PCM devices.) Thus for binary storage, simple thresholding may prove adequate.

Another solution is to have “pilot cells” that are known to be in the RESET and/or SET states. These pilot cells are programmed and read at the same time as the data-bearing cells in the same block, and thus can convey the information necessary to construct a suitable threshold for discriminating between a zero and a one. This is where device-to-device variability in this short-term drift proves to be the real issue.

Errors in data that has been retrieved can have their origin in either a failure of the cell to switch to the desired state, an erroneous reading caused by noise, quantization or resistance fluctuations, or in the state of a cell switching over time. As discussed in Section IV C, the most likely such state-change event is the gradual transition from RESET to SET caused by crystallization of the phase change material. Although it is difficult to place a definite bound on the number of errors that these problem sources will cause, it is likely a safe statement to say that standard coding and decoding techniques such as Reed-Solomon codes based on the BCH (Bose, Ray-Chaudhuri, and Hocquenghem) code family [239-241] will be adequate to address these problems for a good number of applications.

Having stated this, it is entirely possible that more sophisticated error control coding techniques may find their way even in single bit PCM. These techniques would allow a greater number of errors to be corrected for a given number of redundant (“check”) bits. The benefits of this include extending of the lifetime of PCM. In fact, as currently happens in Flash memory, the error rate of PCM devices can be expected to increase gradually during the lifetime of the memory, due to wearout mechanisms whose physics are currently not completely understood. A higher error correction capability would imply, in this case, a longer lifetime for the memory. Other benefits include the possibility of more relaxed engineering requirements on a cell’s expected physical behavior, which could greatly accelerate the introduction of PCM in the marketplace. Examples of such relevant coding techniques include enhancing traditional algebraic coding techniques with soft decoding capabilities, as well as using powerful coding mechanisms such as Low Density Parity Check (LDPC) codes with iterative decoding methods [242]. The additional complexity demanded by these newer techniques may be well within reach given the significant progress that has been achieved both from the algorithmic and logic device technology fronts.

The development of Multibit PCM is a significant engineering challenge, in many ways similar to the challenges faced by multibit NAND Flash manufacturers. However, unlike block-based Flash memories, single PCM bits can be erased and re-programmed. As discussed previously, due to variability in the response of different cells to the same input signal, as well as the smaller yet still significant variability in the response of the same cell to repeated applications of the same input signal, it appears impractical, at least presently, to attain a desired resistance level in a PCM cell by the application of a single
write pulse. Instead, write-and-verify techniques will be necessary to sharpen the distribution of the outcome of each write procedure. A write-and-verify procedure is associated with a probability of failure, because even after exhausting the allowed resources (in terms of time, iterations, energy, etc.), the resistance of a cell may still not be within the desired range around the target value. This probability of failure generally decreases as more resources are devoted to the write procedure, but in general will not be negligible.

Error control coding can be pivotal in the management of these iterative write failures, provided that a good upper estimate can be established for how often they are expected to happen. One possibility for handling these errors is to employ non-binary codes, that is, codes that detect and correct errors in symbols with more than 2 states. For example, a 4-bit/cell PCM may employ BCH codes defined over 4-bit symbols. If reliable information on the shape of the output distribution of an iterative write procedure is available, soft decoding procedures can be employed to improve the likelihood of successful decoding of data.

The change of programmed resistance due to short and long term drift are further exacerbated in the case of multibit PCM, and constitute the fundamental limitation in storage capacity. The effects of both of these phenomena are limited whenever the PCM devices have access to a reliable power source that allows them to do regular refreshes (known as “scrubbings”) over time. This is often the case for PCM devices employed in a memory context. In the case of a device intended for storage applications, no such guarantee of refresh power can be assumed. Thus the problem of recovering the stored information is markedly harder. Fortunately, the relatively relaxed bandwidth and latency requirements demanded by storage applications allow for the possibility of more complex processing at a decoder. Such more complex processing can in general include signal processing to recover levels that have drifted (for short and long term drift) as well as advanced error control coding techniques that might incorporate soft information from the drift recovery layer to enhance decoding success.

From the perspective of a read operation, after adjustments for drift have taken place, a multibit PCM cell appears to be an analog write medium with some noise around a written level, with restrictions on the minimum and maximum value we might write on the medium. Many techniques can be borrowed from communication system theory that are relevant to this setting. For example, a technique that might prove relevant is the notion of trellis coded modulation (TCM). At a very high level, TCM is a method for obtaining highly reliable multibit cells that exploits the idea of writing coded levels in the memory at a precision higher than that ultimately intended. The specific manner in which this coding is designed is one of the cornerstone successes of communication theory.

A complementary idea is the concept of adding cells with redundant content, rather than writing more precise signals, which is a paradigm that is much more accepted in the memory community as it matches established methods for designing reliable memories. The correct balance between these two kinds of redundancies in a memory system design will ultimately depend on the design point for the memory, including expected density, power, bandwidth, latency, etc. One example of the options available here is “endurance” coding, in which effective PCM device endurance can be greatly extended by using full RESET pulses which melt the PCM material only sparingly, albeit at the cost of reduced storage capacity. Once the design guidelines are established and available technologies for doing iterative programming and analog to digital conversion are put forth, it is possible to objectively identify the best method for designing the various redundancies that will be necessary for the attainment of an extremely reliable and high density PCM system.

C. Routes to ultra-high density

As discussed earlier (Section L), the cost of a semiconductor technology depends strongly on its device density. Even though PCM technology already appears to have a good chance of matching or exceeding Flash technology in terms of performance and endurance, neither of these will matter if the cost of PCM does not (eventually) match or improve upon Flash. For instance, one possible scenario might find PCM perpetually more expensive than Flash, either because of cost issues related to large cell size or reliability issues that dampen achievable yield. Along this path, the future of PCM is dim — few customers will be willing to pay more for the better performance and/or endurance of what is essentially a new, unproven, and low-volume technology. But in the alternative scenario, where PCM can pass Flash in terms of cost, then not only would PCM be able to compete in all the markets that Flash now occupies, but it would be immediately more suitable for Solid-State Disk devices and other not-yet-existing Storage Class Memory applications that may develop.

Thus the eventual cost of PCM technology is absolutely key. While some of this depends on high-yield processing of robust PCM memory devices in high-volume manufacturing, a significant component of the cost equation depends on implementation of ultra-high density. In particular, it is already clear that even 1 bit per $4F^2$ will not catch up with NAND flash, since MLC Flash is already 2× better than this and moving towards 4× higher densities.

Thus other techniques must be invoked in order to achieve the ultra-high memory densities that PCM will need, both in order to succeed as a successor to Flash and to enable new Storage Class Memory applications. We have already extensively discussed one of these, that is, multiple bits per cell using MLC techniques in Sec-
tion $V_A$. Two other approaches that have been discussed are the implementation of a sublithographic crossbar memory to go beyond the lithographic dimension, $P^{246, 247}$, and 3-D integration of multiple layers of memory, currently implemented commercially for write-once solid-state memory $^{246}$. A sublithographic crossbar memory requires a scheme for connecting the ultra-small memory devices laid out at tight pitch to the “larger” wiring created at the tightest pitch offered by lithography. One scheme that was proposed used a Micro-to-Nano Addressing Block, in which current injected into a lithographically-defined via was steered into one of several sublithographic wires using either precise control over depletion regions $^{245}$ or binary gating by overlying control gates $^{247}$. These schemes work because lithography is typically capable of overlaying errors that are $5-10 \times$ smaller than the minimum size feature. Thus overlying control gates can be placed to cover two but not three sub-lithographic wires, even though the control gate cannot possibly be made as narrow as the sub-lithographic wire.

The weakness of such a sublithographic crossbar scheme is that it requires the creation and careful placement of sublithographic wire arrays of non-trivial complexity. Next-generation techniques such as imprint lithography may soon be capable of delivering small arrays at roughly the same pitch as cutting-edge lithography $^{247}$, but unfortunately pitches that are $4 \times$ more dense than cutting-edge lithography is what would be required. Intriguingly, large portions of such sublithographic wire arrays would resemble simple grating patterns, suggesting the use of techniques such as interferometric lithography. Unfortunately, the addressing schemes require that wires at the edges of such arrays terminate precisely yet non-uniformly along the edge, thus complicating the task greatly for an interferometric exposure scheme $^{245, 247}$.

A more flexible approach is to build layers of PCM memory devices, stacking the memory in 3-D above the silicon wafer. This is not the same as 3-D packaging, where devices originally fabricated on separate silicon wafers are connected together using vias that punch through the upper silicon layers to connect to the underlying circuitry. Instead, the entire memory is built above a single layer of silicon just as the multiple wiring levels of a conventional semiconductor product are built in the “back end” of a CMOS process.

This approach has several constraints, including the need to tolerate a significant BEOL temperature budget (an example might be $\sim 400^\circ C$ for $> 1$ hour) and the need to implement an access device for the PCM devices which can be produced in the metal-and-dielectric layers above the original silicon wafer. Given the difficulty of growing single-crystal silicon without a seed layer, this implies that the access device must be implemented with either a polysilicon or non-silicon device. (Note of course that the ability to easily grow multiple layers of high-quality silicon would likely enable a straightforward path to multi-layer Flash memory.)

One example of such a stacked memory is the write-once anti-fuse memory technology developed by Matrix semiconductor (now part of SanDisk), which uses a high-performance polysilicon diode $^{246}$. However, it is difficult to obtain the high currents and current densities needed for PCM from such diodes. This is the case even after accounting for the consideration that the lithographically-defined polysilicon diode can be $10 \times$ larger in area than the sub-lithographic PCM device without increasing the $4F^2$ footprint.

Thus the advent of 3D-in-the-BEOL PCM technology depends on either dramatic improvements in the current-carrying capability of polysilicon diodes, or on the development of a high-performance non-silicon access device. Such a device would need to be BEOL-compatible yet not require any temperatures higher than $\sim 400^\circ C$, would need to readily pass the high currents ($50-150 \mu A$) needed for PCM, yet must provide ultra-low leakage for all non-selected devices. For instance, in a “half-select” scheme implemented across a $1000 \times 1000$ device array, at the same instant that a selected device is receiving its RESET current, there are $\sim 2000$ devices that share either the same word-line or bit-line with the selected device. Although these devices are each “seeing” half the voltage across the selected device, the total leakage through all these devices must remain much lower than the RESET current value, implying that the required ON-OFF ratio should be significantly in excess of 2000. However, if such an access device could be developed, since PCM itself has been proven to be BEOL-compatible, the path to 4-8x increases in effective areal density would be available. In combination with 2-4 bits of MLC, this would provide an extremely attractive density– (and thus cost–) differential over even 4-bit MLC Flash.

VI. CONCLUSIONS

PCM has made great strides over the past decade. Ten or so years ago, PCM was merely a long-dead technology that had, before expiring, helped point the way to fast-crystallizing materials and the mass-market success of read-write optical storage. At that point, any worries about the future of Flash technology were safely covered by the promise of Ferroelectric and Magnetic RAM. Since that time, both FRAM and MRAM have proved to be less scalable than had been hoped $^{248}$, although the original MRAM concept has since been mostly replaced by the more promising Spin-Transfer Torque (STT-RAM) $^{248}$ and Racetrack memory $^{249}$ concepts. In addition, as is often the case, the large and talented body of engineers working on Flash technology managed to hold off its “impending” demise and successfully scale their technology to smaller and smaller technology nodes.

However, these continuing worries about ultra-scaled Flash devices have not gone away — and the rapid increases in the size of the NAND Flash market, as driven
by consumer-oriented devices such as cell phones and MP3 players, now means that significant financial implications are associated with such worries. Thus PCM was given another opportunity, which it seized by quickly demonstrating better endurance than Flash and near-DRAM switching speeds using those new materials\cite{11}, and later CMOS-compatible integration\cite{159}, scalability to future technology nodes\cite{12}, and the capability for robust Multi-Level Cell (MLC) operation\cite{140}. All this despite needing to perform high-temperature melting or recrystallization on every writing step.

That said, there remain significant hurdles standing between PCM and its success in the NVM market. These high temperatures force the associated transistor or diode used as an access device to supply a significant amount of current, and lead to PCM cell designs built around aggressively sub-lithographic features. In turn, the need to define such tiny features with high yield yet low variability, when coupled with the sensitivity of phase change materials to process-related damage, leads to fabrication processes that are difficult to perfect. MLC performance is frustrated by long-term drift of resistance in the amorphous phase, while PCM retention is bedeviled by early failure of the amorphous plugs in a few “unlucky” RESET cells. Cycling endurance is affected by slow yet steady separation of the constituent atoms, which may be dependent on bias-polarity, leading to void formation (stuck-RESET) or to significant shifts of the cell’s operating characteristics (stuck-SET).

It remains to be seen if PCM researchers and developers will be able to successfully navigate these hurdles, allowing the strengths of PCM technology (its high endurance and performance relative to Flash) to shine through in marketable products. Given these strengths, one can surmise that PCM either will succeed in the long run or will fail completely, but will not be condemned to serving a few niche markets. Instead, if PCM fails, it will be on a cost basis — because either tricky processes proved too difficult to implement, delivered unacceptable yields even after many months of effort, or designs were constrained to large cell-sizes and thus uninteresting density points. In the cutthroat memory and storage landscape, few customers can be expected to be interested in paying significantly more for the better endurance and performance characteristics of PCM. However, if researchers can finesse the issues of resistance drift and deliver high-current-capable non-silicon access devices, and if developers can take these advances and implement robust, high-yielding processes that combine MLC and multiple layers, then the resulting ultra-high memory densities will put PCM in a highly advantageous position. It would be well-positioned to compete directly with Flash, while simultaneously creating new applications ranging from “Storage-type” Storage Class Memory (high performance PCM-based SSDs for HDD replacement) to “Memory-type” Storage Class Memory (synchronously accessed fast PCM that could bring down the cost and power of DRAM-based systems).

VII. ACKNOWLEDGEMENTS

There are many people who have helped the authors prepare for this paper. Some authors participated in the PCM device learning performed as part of the IBM/Qimonda/Macronix PCRAM Joint Project, involving, in addition to the present authors, R.M. Shelby, C. T. Rettner, S.-H. Chen, H.-L. Lung, T. Nirschl, T.D. Happ, E. Joseph, A. Schrott, C.F. Chen, J.B. Philipp, R. Cheek, M.-H. Lee, W.P. Risk, G.M. McClelland, Y. Zhu, B. Yee, M. Lamorey, S. Zaidi, C.H. Ho, P. Flaitz, J. Bruley, R. Dasaka, S. Rossnagel, M. Yang, and R. Bergmann. We also gratefully acknowledge our collaborators D. Milliron, M. Salinga, D. Krebs, B.-S. Lee, R. Mendelsberg, and J. Jordan-Sweet, as well as processing support from the Microelectronic Research Line at Yorktown Heights; expert analytical and other support from the Almaden Research Center (R. King, K. Nguyen, M. Jurich, D. Pearson, A. Friz, A. Kellock, V. Deline, T. Topuria, P. Rice, D. Miller, C.M. Jefferson, J. Cha, Y. Zhang, M. Caldwell, P. Green, and K. Appavoo); physical failure analysis (M. Hudson, L. Garrison, M. Erickson); and valuable discussions with M. Wuttig, C. Narayan, W. Wilcke, R. Freitas, W. Gallagher, R. Liu, G. Mueller, and T.C. Chen.

[1] B. Fulford. Unsung hero. Forbes, June 24 2002.
[2] iSuppli Corporation. http://isuppli.com.
[3] S. Lai. Non–volatile memory technologies: the quest for ever lower cost. In IEDM 2008, pages 01–02, 2008.
[4] G. E. Moore. Cramping more components onto integrated circuits. Electronics, 38(8):114–117, 1965.
[5] International technical roadmap for semiconductors. www.itrs.net/Links/ 2008ITRS/ Update/ 2008_Update.pdf, 2008.
[6] A. J. Hazelton, S. Wakamoto, S. Hirulawa, M. McCallum, N. Magome, J. Ishikawa, C. Lapeyre, I. Guilmear, S. Barnola, and S. Gauigiran. Double–patterning requirements for optical lithography and prospects for optical extension without double patterning. Journal of Microlithography, Microfabrication, and Microsystems, 8(1):011003, 2009.
[7] B. J. Lin. NGL comparable to 193–nm lithography in cost, footprint, and power consumption. Microelectronic Engineering, 86:442–447, 2009.
[8] K. Kim and S. Y. Lee. Memory technology in the future. Microelectronic Engineering, 84(9-10):1976–1981, 2007.
[9] K. Prall. Scaling non–volatile memory below 30nm. In NVSMW (Non–Volatil Semiconductor Memory Workshop), pages 5-10, 2007.
[10] S. K. Lai. Flash memories: Successes and challenges. IBM Journal of Research and Development,
[1] M. H. White, D. A. Adams, and J. K. Bu. On the go with SONOS. *IEEE Circuits and Devices*, 16(4):22–31, 2000.

[2] W. J. Tsai, N.K. Zous, C. J. Liu, C. C. Liu, C. H. Chen, W. Tahui S. Pan, C.-Y. Lu, and S. H. Gu. Data retention behavior of a SONOS type two-bit storage flash memory cell. In *IEDM Technical Digest*, pages 32.6.1–32.6.4, 2001.

[3] C. H. Lee, K. I. Choi, M.-K. Cho, Y. H. Song, K. C. Park, and K. Kim. A novel SONOS structure of SiO$_2$/SiN/Al$_2$O$_3$/TaN metal gate for multi–giga bit flash memories. In *IEDM Technical Digest*, pages 26.5.1–26.5.4, 2003.

[4] Y. Park, J. Choi, C. Kang, C. Lee, Y. Shin, B. Choi, J. Kim, S. Jeon, J. Sel, J. Park, K. Choi, T. Yoo, J. Sim, and K. Kim. Highly manufacturable 32 gb multi–level nand flash memory with 0.0098 µm$^2$ cell size using tanos(si – oxide – al2o3 – tan) cell technology. In *IEDM Technical Digest*, page 2.1, 2006.

[5] J. S. Sim, J. Park, C. Kang, W. Jung, Y. Shin, J. Kim, J. Sel, C. Lee, S. Jeon, Y. Jeong, Y. Park, J. Choi, and W.-S. Lee. Self aligned trap–shallow trench isolation scheme for the reliability of tanos (tan/alio/sin/oxide/si) nand flash memory. In *NYSMW (Non–Volatiele Semiconductor Memory Workshop)*, pages 110–111, 2007.

[6] A. Mauri, C. Monzio Compagnoni, S. Amoroso, A. Macconi, F. Cattaneo, A. Benvenuti, A. S. Spinelli, and A. L. Lacaita. A new physics–based model for tanos memories program/erase. In *IEDM 2008*, pages 22–06, 2008.

[7] ’’Special issue on “Flash technology.” Proc. *IEEE*, 91(4):489–626, 2003.

[8] H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasa, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya. The impact of random telegraph signals on the scaling of multilevel flash memories. In *Proc. VLSI Circuits Symposium*, page 140, 2006.

[9] A. Ghetti, C. Monzio Compagnoni., F. Biancardi., A. L. Lacaita., S. Benvenuti, A. S. Spinelli, and A. Visconti. Scaling trends for random telegraph noise in deca–nanometer flash memories. In *IEDM 2008*, pages 34–03, 2008.

[10] K. Kim and J. Choi. Future outlook of nand flash technology for 40nm node and beyond. In *NYSMW (Non–Volatiele Semiconductor Memory Workshop)*, pages 9–11, 2006.

[11] T-H Hsu, H-T Lue, E-K. Lai, J-Y Hsieh, S-Y Wang, L-W Yang, T. Yang, Y-C King, K-C Chen, K-Y Hsieh, R. Liu, and C-Y Lu. A high–speed be–sons nand flash utilizing the field–enhancement effect of finfet. In *IEDM Technical Digest*, page 35.1, 2007.

[12] S. Lombardo, C. Gerardi, L. Breuil, C. Jahan, L. Perniola, G. Cina, D. Corso, E. Tripiciano, V. Ancarani, G. Iannaccone, G. Iacono, C. Bongiorno, C. Garozzo, P. Barbera, E. Nowak, R. Puglisi, G. A. Costa, C. Coccoere, and M. Vecchio. Advantages of the finfet architecture in sonos and nanocrystal memory devices. In *IEDM Technical Digest*, page 35.3, 2007.

[13] S.-J. Jung, S. Y. Cho, H. Choi, J. Jeong, J. Chang, J. Kim, Y. Rah, Y. Son, J. Park, M.-S. Song, K.-H. Kim, J.-S. Lim, and K. Kim. Three dimensionally stacked nand flash memory technology using stacking single crystal si layers on lld and tanos structure for beyond 30nm node. In *IEDM Technical Digest*, page 2.3, 2006.

[14] E.-K. Lai, H.-T. Lue, Y.-H. Hsiao, J. Y. Hsieh, C.-P. Lu, S.-Y. Wang, L.-W. Yang, T. Yang, K.-C. Chen, J. Gong, K.-Y. Hsieh, R. Liu, and C.-Y. Lu. A multi–layer stackable thin–film transistor (tft) nand–type flash memory. In *IEDM Technical Digest*, page 2.4, 2006.

[15] H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In *Symposium on VLSI Technology*, pages 14–15, 2007.

[16] Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, M. Sato, H. Tanaka, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama (Toshiba). Optimal integration and characteristics of vertical array devices for ultra–high density, bit–cost scalable flash memory,. In *IEDM Technical Digest*, page 17.2, 2007.

[17] IDC. Worldwide solid state drive 20082012 forecast and analysis: Entering the no-spin zone. quoted on www.STORAGEnResearch.com/ssd–analysts.html.

[18] R. Freitas and W. Wilcke. Storage–class memory: The next storage system technology. *IBM Journal of Research and Development*, 52(4/5):439–448, 2008.

[19] R. Freitas, W. Wilcke, B. Kurdi, and G. W. Burt. Storage–class memory: technology, and uses, February 2009.

[20] W. Hutsell, J. Bowen, and N. Ekker. Flash solid-state disk reliability. Texas Memory Systems White paper, http://www.tezzmemsys.com/files/f000252.pdf, Nov 2008.

[21] G. W. Burt, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy. Overview of candidate device technologies for storage–class memory. *IBM Journal of Research and Development*, 52(4/5):449–464, 2008.

[22] S. Raoux, G. W. Burt, M. J. Breitwisch, C. T. Rettner, Y.-C. Chen, R. M. Shelby, M. Salanga, D. Krebs, S.-H. Chen, H.-L. Lung, and C. H. Lam. Phase–change random access memory: A scalable technology. *IBM Journal of Research and Development*, 52(4/5):465–480, 2008.

[23] W. J. Wang, L. P. Shi, R. Zhao, K. G. Lim, H. K. Lee, T. C. Chong, and Y. H. Wu. Fast phase transitions induced by picosecond electrical pulses on phase change memory cells. *Applied Physics Letters*, 93(04):043121, 2008.

[24] D. Krebs, S. Raoux, C. T. Rettner, G. W. Burt, M. Salanga, and M. Wuttig. Threshold field of phase change memory materials measured using phase change bridge devices. *Applied Physics Letters*, 95(8):082101, 2009.

[25] D. Krebs, S. Raoux, C. T. Rettner, G. W. Burt, R. M. Shelby, M. Salanga, C. M. Jefferson, and M. Wuttig. Characterization of phase change memory materials using phase change bridge devices. *Journal of Applied Physics*, 106(5):054308, 2009.

[26] G. Bruns, P. Merkelbach, C. Schlochermann, M. Salanga, M. Wuttig, T. D. Happ, J. B. Philipp, and M. Kund. Nanosecond switching in gete phase change memory cells. *Applied Physics Letters*, 95(4):043108, 2009.

[27] S. R. Ovshinsky. Reversible electrical switching phenomena in disordered structures. *Physical Review Let-
[38] N. Yamada, E. Ohno, K. Nishiuchi, N. Akahira, and M. Takao. Rapid-phase transitions of GeTe-Sb2Te3 pseudobinary amorphous thin-fils for an optical disk. Journal of Applied Physics, 69(5):2849–2856, 1991.

[39] J. Tominaga, T. Kikukawa, M. Takahashi, and R. T. Phillips. Structure of the optical phase change memory alloy, Ag–V–In–Sb–Te, determined by optical spectrosopy and electron diffraction. Journal of Applied Physics, 82(7):3214–3218, 1997.

[40] S. Lai. Current status of the phase change memory and its future. In IEDM Technical Digest, pages 10.1.1–10.1.4, 2003.

[41] A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens, and R. Bez. Scaling analysis of phase–change memory technology. In IEDM Technical Digest, pages 29.6.1–29.6.4, 2003.

[42] Y. C. Chen, C. T. Rettner, S. Raoux, G. W. Burr, S. H. Chen, R. M. Shelby, M. Saliga, W. F. Risk, T. D. Hopp, G. M. McCielland, M. Breitwisch, A. Schrott, J. B. Philipp, M. H. Lee, R. Cheek, T. Nirschl, M. Lamorey, C. F. Chen, E. Joseph, S. Zaidi, B. Yee, H. L. Lung, R. Bergmann, and C. Lam. Ultra-thin phase-changebridge memory device using ge5sb2te5. In IEDM Technical Digest, page S30P3, 2006.

[43] J. H. Oh, J. H. Park, Y. S. Lim, H. S. Lim, Y. T. Oh, J. S. Kim, J. M. Shin, J. H. Park, Y. J. Song, K. C. Ryoo, D. W. Lim, S. S. Park, J. I. Kim, J. H. Kim, J. Yu, F. Yeung, C. W. Jeong, J. H. Kong, D. H. Kang, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Full integration of highly manufacturable 512mb pram based on 90nm technology. In IEDM Technical Digest, page 2.6, 2006.

[44] F. Pellizzer, A. Benvenuti, B. Gleixner, Y. Kim, B. Johnson, M. Magistretti, T. Marangon, A. Pirovano, R. Bez, and G. Atwood. A 90nm phase change memory technology for stand–alone non–volatile memory applications. In Symposium on VLSI Technology, pages 122–123, 2006.

[45] A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, and R. Bez. Electronic switching in phase–change memories. IEEE Trans. Electron. Dev., 51(3):452–459, 2004.

[46] D. Adler, H. K. Henisch, and N. Mott. Mechanism of threshold switching in amorphous alloys. Rev. Mod. Phys., 50(2):209–220, 1978.

[47] D. Adler, M. S. Shur, M. Silver, and S. R. Ovshinsky. Threshold switching in chalcogenide–glass thin–films. Journal of Applied Physics, 51(6):3289–3309, 1980.

[48] A. Redaelli, A. Pirovano, E. Pellizzer, A. L. Lacaita, D. Ielmini, and R. Bez. Electronic switching effect and phase–change transition in chalcogenide materials. IEEE Electr. Dev. Lett., 25(10):684–686, 2004.

[49] D. Ielmini and Y. G. Zhang. Analytical model for subthreshold conduction and threshold switching in chalcogenide–based memory devices. Journal of Applied Physics, 102(5):054517, 2007.

[50] D. Ielmini, A. L. Lacaita, and D. Mantegazza. Recovery and drift dynamics of resistance and threshold voltages in phase–change memories. IEEE Trans. Electron. Dev., 54(2):308–315, 2007.

[51] A. Pirovano, A. L. Lacaita, F. Pellizzer, S. A. Kostylev, A. Benvenuti, and R. Bez. Low–field amorphous state resistance and threshold voltage drift in chalcogenide materials. IEEE Trans. Electr. Dev., 51(5):714–719, 2004.

[52] W. Wilcke. Private communication. Private communication.

[53] S. Kang, W. Cho, B.-H. Cho, K.-J. Lee, C.-S. Lee, H.-R. Oh, B.-G. Choi, Q. Wang, H.-J. Kim, M.-H. Park, Y.-H. Ro, S. Kim, D.-E. Kim, K.-S. Cho, C.-D. Ha, Y. Kim, K.-S. Kim, C.-R. Hwang, C.-K. Kwak, H.-G. Byun, and Y. S. Shin. A 0.1m 1.8v 256mb 60mhz synchronous burst pram. In ISSCC Technical Digest, pages 140–141, 2006.

[54] S. W. Nam, D. Lee, M. H. Kwon, D. M. Kang, C. Kim, T. Y. Lee, S. Heo, Y. W. Park, K. Lim, H. S. Lee, J. S. Wi, K. W. Yi, Y. Khang, and K. B. Kim. Electric–field–induced mass movement of ge2sb2te5 in bottleneck geometry line structures. Electrochemical and Solid State Letters, 12(4):H155–H159, 2009.

[55] S. S. Iyer, J. E. Barth and Jr., P. C. Parries, J. P. Norum, J. P. Rice, L. R. Logan, and D. Hoyniak. Embedded DRAM: technology platform for the Blue gene/L chip. IBM Journal of Research and Development, 49(2/3):333–350, 2005.

[56] C. W. Oh, N. Y. Kim, S. H. Kim, Y. L. Choi, S. I. Hong, H. J. Bae, J. B. Kim, K. S. Lee, Y. S. Lee, N. M. Cho, D.-W. Kim, D. Park, and B.-I. Ryu. 4–bit double sonos memories (dsms) using single–level and multi–level cell schemes. In IEDM Technical Digest, page 37.3, 2006.

[57] S. Adee. Rambus aims for new ultralow-power dram. www.spectrum.ieee.org/feb09/7629, Feb 2009.

[58] P. Cappelletti, C. Golla, P. Olivo, and E. Zanoni. Flash memories. Springer, 1999.

[59] N. Shibata. ? In ISSCC, volume 13.6, 2009.

[60] T. Nirschl, J. B. Philipp, T. D. Hopp, G. W. Burr, Rajendra, M.-H. Lee, A. Schrott, M. Yang, M. Breitwisch, C.-F. Chen, E. Joseph, M. Lamorey, R. Cheek, S.-H. Chen, S. Zaidi, S. Raoux, Y. C. Chen, Y. Zhu, R. Bergmann, H.-L. Lung, and C. Lam. Write strategies for 2 and 4–bit multi–level phase–change memory. In IEDM Technical Digest, page 17.5, 2007.

[61] F. Bedeschi, R. Fackenthal, C. Resta, E. Donze, M. Jagasivamani, E. Buda, F. Pellizer, D. Chow, A. Fantini, A. Calibrini, G. Calvi, R. Faravelli, G. Torelli, D. Mills, R. Gastaldi, and G. Casagrande. A multi–level–cell bipolar–selected phase–change memory. In ISSCC Technical Digest, volume paper 23.5, 2008.

[62] S. Raoux, C. T. Rettner, J. L. Jordan-Sweet, A. J. Kellock, T. Topuria, P. M. Rice, and D. C. Miller. Direct observation of amorphous to crystalline phase transitions in nanoparticle arrays of phase change materials. Journal of Applied Physics, 102(9):94305, 2007.

[63] J. H. Oh, J. H. Park, Y. S. Lim, Y. T. Oh, J. S. Kim, J. M. Shin, J. H. Park, Y. J. Song, K. C. Ryoo, D. W. Lim, S. S. Park, J. I. Kim, J. H. Kim, J. Yu, F. Yeung, C. W. Jeong, J. H. Kong, D. H. Kang, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Full integration of highly manufacturable 512mb pram based on 90nm technology. In IEDM Technical Digest, page 2.6, 2006.
talization properties of ultrathin phase change films. Journal of Applied Physics, 103(11):114310, 2008.

[67] S. Raoux, H.-Y. Cheng, J. L. Jordan-Sweet, B. Munoz, and M. Hitzbleck. Influence of interfaces and doping on the crystallization temperature of gesb. Journal of Applied Physics, 94(18):183114, 2009.

[68] S. H. Lee, Y. W. Jung, and R. Agarwal. Size-dependent surface-induced heterogeneous nucleation driven phase–change in ge2sb2te5 nanowires. Nano Letters, 8(10):3303–3309, 2008.

[69] D. Yu, S. Brittman, J. S. Lee, A. L. Falk, and H. Park. Minimum voltage for threshold switching in nanoscale phase-change memory. Nano Letters, 8(10):3429–3433, 2008.

[70] Y. Zhang, H. S. P. Wong, S. Raoux, J. N. Cha, C. T. Rettner, L. E. Krupp, T. Topuria, D. J. Milliron, P. M. Rice, and J. Jordan-Sweet. Phase change nanodot arrays fabricated using a self-assembly diblock copolymer approach. Applied Physics Letters, 91(1):13104, 2007.

[71] D. J. Milliron, S. Raoux, R. M. Shelby, and J. Jordan-Sweet. Solution-phase deposition and nanopatterning of gesbse phase-change materials. Nature Materials, 6(5):352–356, 2007.

[72] Y. Zhang, S. Raoux, D. Krebs, L. E. Krupp, T. Topuria, M. A. Caldwell, D. J. Milliron, A. Kellock, P. M. Rice, J. Jordan-Sweet, and H.-S. P. Wong. Phase change nanodots patterning using a self-assembled polymer lithography and crystallization analysis. Journal of Applied Physics, 104(7):074312, 2008.

[73] M. Caldwell, S. Raoux, H.-S. P. Wong, and D. Milliron. Synthesis and characterization of germanium chalcogenide nanoparticles via single-source precursors and coprecipitation. In 234th Meeting of the American Chemical Society, Aug 2007.

[74] S. Raoux, R. M. Shelby, J. Jordan-Sweet, B. Munoz, M. Salina, Y. C. Chen, Y. H. Shih, E. K. Lai, and M. H. Lee. Phase change materials and their application to random access memory technology. Microelectronic Engineering, 85(12):2330–2333, 2008.

[75] X. Sun, B. Yu, G. Ng, T. D. Nguyen, and M. Mayyappan. In–vi compound semiconductor indium selenide (in_{2}se_{3}) nanowires: synthesis and characterization. Applied Physics Letters, 89(23):233121, 2006.

[76] X. H. Sun, B. Yu, G. Ng, and M. Meyyappan. One-dimensional phase-change nanostructure: Germanium telluride nanowire. Journal of Physical Chemistry C, 111(6):2421–2425, 2007.

[77] M. H. R. Lankhorst, B. W. S. M. M. Ketelaars, and R. A. M. Wolters. Low-cost and nanoscale non-volatile memory concept for future silicon chips. Nature Materials, 4(4):347–352, 2005.

[78] D. Krebs, S. Raoux, C. Rettner, Y.-C. Chen, G. W. Burr, and M. Wuttig. Set characteristics of phase change bridge devices. In Proceedings of the Materials Research Society, volume 1072, pages G06–07, 2008.

[79] D. Ielmini. Threshold switching mechanism by high-field energy gain in the hopping transport of chalcogenide glasses. Physical Review B, 78(3):035308, 2008.

[80] W. P. Risk, C. T. Rettner, and S. Raoux. Thermal conductivities of various phase-change materials measured by the in situ 3ω method. Applied Physics Letters, 94(10):101906, 2009.

[81] J. P. Reifenberg, M. A. Panzer, S. Kim, A. M. Gibby, Y. Zhang, S. Wong, H. S. P. Wong, E. Pop, and K. E. Goodson. Thickness and stoichiometry dependence of the thermal conductivity of gesbse films. Applied Physics Letters, 91(11):111904, 2007.

[82] J. Feinleib, J. deNeufville, S. C. Moss, and S. R. Ovshinsky. Rapid reversible light–induced crystallization of amorphous semiconductors. Applied Physics Letters, 18(4-5):254–257, 1971.

[83] S. R. Ovshinsky and H. Fritzsch. Amorphous semiconductors for switching, memory, and imaging applications. IEEE Trans. Electr. Dev., 20(2):91–105, 1973.

[84] N. Yamada, E. Ohno, N. Akahira, K. Nishituchi, K. Nagata, and M. Takao. High speed overwritable phase change optical disk material. Jap. J. Appl. Phys., 26(4):61–66, 1987.

[85] M. Chen, K. A. Rubin, and R. W. Barton. Compound materials for reversible, phase-change optical–data storage. Applied Physics Letters, 49(9):502–504, 1986.

[86] V. Weidenhof, N. Pirch, I. Friedrich, S. Ziegler, and M. Wuttig. Minimum time for laser induced amorphization of GeSbTe films. Journal of Applied Physics, 88(2):657–664, 2000.

[87] D.-S. Suh, K. H. P. Kim, J.-S. Noh, W.-C. Shin, Y.-S. Kang, C. Kim, Y. Khang, and I. K. Yoo. Critical quenching speed determining phase of ge_{2}sb_{2}te_{5} in phase-change memory. In IEDM Technical Digest, page S30P2, 2006.

[88] D. H. Kang, J. S. Kim, Y. R. Kim, Y. T. Kim, M. K. Lee, Y. J. Jun, J. H. Park, F. Yeung, C. W. Jeong, J. Yu, J. H. Kong, D. W. Ha, S. A. Song, J. Park, Y. H. Park, Y. J. Song, C. Y. Eum, K. C. Ryoo, J. M. Shin, D. W. Lim, S. S. Park, J. H. Kim, W. I. Park, K. R. Sim, J. H. Cheong, J. H. Oh, J. H. Park, J. I. Kim, Y. T. Oh, K. W. Lee, S. P. Koh, S. H. Eun, N. B. Kim, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Novel heat dissipating cell scheme for improving a reset distribution in a 512m phase-change random access memory (pram). In Symposium on VLSI Technology, pages 6B–1, 2007.

[89] D. Ielmini, S. Lavizzari, D. Sharma, and A. L. Lacaia. Physical interpretation, modeling and impact on phase change memory (pcm) reliability of resistance drift due to chalcogenide structural relaxation,. In IEDM Technical Digest, page 36.1, 2007.

[90] D. Ielmini, D. Sharma, S. Lavizzari, and A. L. Lacaia. Physical mechanism and temperature acceleration of relaxation effects in phase-change memory cells. In 2008 IEEE International Reliability Physics Symposium (IRPS), pages 597–603, 2008.

[91] A. Redaelli, A. Pirovano, A. Locatelli, and F. Pellizzer. Numerical implementation of low field resistance drift for phase change memory simulations. In Non–Volatile Semiconductor Memory Workshop, pages 39–42, 2008.

[92] W. Welnic, A. Pamungkas, R. Detemple, C. Steimer, A. E. T. Kuiper, and J. H. J. Roosen. Phase-change memory. In Proceedings of the Materials Research Society, volume 1072, pages G06–07, 2008.

[93] D. Ielmini. Threshold switching mechanism by high-field energy gain in the hopping transport of chalcogenide glasses. Physical Review B, 78(3):035308, 2008.

[94] W. Welnic, A. Pamungkas, R. Detemple, C. Steimer, A. E. T. Kuiper, and J. H. J. Roosen. Phase-change memory. In Proceedings of the Materials Research Society, volume 1072, pages G06–07, 2008.

[95] J. Kalb, F. Spaepen, and M. Wuttig. Atomic force microscopy measurements of crystal nucleation and growth rates in thin films of amorphous te alloys. Applied Physics Letters, 84(25):5240–5242, 2004.

[96] L. van Pietersen, M. H. R. Lankhorst, M. van Schijndel, A. E. T. Kuiper, and J. H. J. Roosen. Phase-change recording materials with a growth–dominated crystallization mechanism: a materials overview. Journal of Applied Physics, 97(08):083520, 2005.
S. Senkader and C. D. Wright. Models for phase–change media. *Journal of Applied Physics*, 99(6):064907, 2006.

J. H. Coombs, A. P. J. M. Jongenelis, W. Vanesspiekman, and B. A. J. Jacobs. Laser–induced crystallization phenomena in GeTe–based alloys .1. characterization of nucleation and growth. *Journal of Applied Physics*, 78(8):4906–4917, 1995.

S. Raoux, R. M. Shelby, B. Munoz, M. Hitzbleck, D. Krebs, M. Salinga, M. Woda, M. Austgen, K.–M. Chung, and M. Wuttig. Crystallization times of as-deposited and melt–quenched amorphous phase change materials. In *EPCOS 2008*, 2008.

J. A. Kalb, F. Spaepen, and M. Wuttig. Kinetics of crystal nucleation in undercooled droplets of sb– and te–based alloys used for phase change recording. *Journal of Applied Physics*, 98(5):054910, 2005.

J. H. Coombs, A. P. J. M. Jongenelis, W. Vanesspiekman, and B. A. J. Jacobs. Laser–induced crystallization phenomena in GeTe–based alloys .2. composition dependence of nucleation and growth. *Journal of Applied Physics*, 78(8):4918–4928, 1995.

M. Wuttig, R. Detemple, I. Friedrich, W. Njoroge, I. Thomas, V. Weidenhof, H. W. Woltgens, and S. Ziegler. The quest for fast phase change materials. *J. Mag. Mag. Mater.*, 249(3):492–498, 2002.

N. Ohshima. Crystallization of germanium–antimony–tellurium amorphous thin film sandwiched between various dielectric protective films. *Journal of Applied Physics*, 79(11):8357–8363, 1996.

L. C. Wu, Z. T. Song, F. Rao, Y. F. Gong, B. Liu, L. Y. Wang, W. L. Liu, and S. L. Feng. Performance improvement of phase–change memory cell with cup–shaped bottom electrode contact. *Applied Physics Letters*, 93(10):103107, 2008.

M. Breitwisch, T. Nirschl, C. F. Chen, Y. Zhu, M. H. Lee, M. Lamorey, G. W. Burr, E. Joseph, A. Schrott, J. B. Philipp, R. Cheek, T. D. Happ, S. H. Chen, S. Zaidi, P. Flaitz, J. Bruley, R. Dasaka, B. Rajendran, S. Rossnagel, M. Yang, Y. C. Chen, R. Bergmann, H. L. Lung, and C. Lam. Novel lithography–independent pore phase change memory. In *Symposion on VLSI Technology*, pages 100–101, 2007.

D. Tio Castro, L. Goux, G. A. M. Hurkx, K. Attenborough, R. Delhougne, J. Lisoni, F. J. Jedema, M. A. A. in’t Zandt, R. A. M. Wolters, D. J. Gravesteijn, and D. J. Wouters. Evidence of the thermo–electric thomson effect and influence on the program conditions and cell optimization in phase–change memory cells. In *IEDM Technical Digest*, page 12.5, 2007.

G. W. Burr, M. Salinga, S. Raoux, R. M. Shelby, and M. Wuttig. Quantifying the crystallization speed of gesb by matching optical characterization to numerical simulation. In *Materials Research Society Spring Meeting*, 2008.

C. A. Angell, K. L. Ngai, G. B. Mckenna, P. F. Mcmillan, and S. W. Martin. Relaxation in glassforming liquids and amorphous solids. *Journal of Applied Physics*, 88(6):3113–3157, 2000.

M. Salinga. Phase change materials for non–volatile electronic memories. Ph.D. Thesis, Jun 2008.

S. Senkader and C. D. Wright. Models for phase–change of Ge$_2$Sb$_2$Te$_5$ in optical and electrical memory devices. *Journal of Applied Physics*, 95(2):504–511, 2004.

J. A. Kalb. Crystallography of phase–change materials. In S. Raoux and M. Wuttig, editors, *Phase change materials: science and applications*, pages 125–148. Springer Verlag, New York, 2009.

B.-S. Lee, G. W. Burr, R. M. Shelby, S. Raoux, C. T. Rettner, S. N. Bogle, K. Darmawikarta, S. G. Bishop, and J. R. Abelson. Observation of the role of subcritical nuclei in crystallization of a glassy solid. *Science*, 326(5955):980–984, 2009.

F. Wang, T. Zhang, C. L. Liu, Z. T. Song, L. C. Wu, B. Liu, S. L. Feng, and B. Chen. Au doped sb3te phase–material for c–ram device. *Applied Surface Science*, 254(8):2281–2284, 2008.

S. M. Yoon, N. Y. Lee, S. O. Ryu, K. J. Choi, Y. S. Park, S. Y. Lee, B. G. Yu, M. J. Kang, S. Y. Choi, and M. Wuttig. Sb–se–based phase–change memory device with lower power and higher speed operations. *IEEE Electr. Dev. Lett.*, 27(6):445–447, 2006.

K. Sokolowski-Tinten, J. Solis, J. Bialkowski, J. Siegel, C. N. Afonso, and D. von der Linde. Dynamics of ultrafast phase changes in amorphous gesb films. *Physical Review Letters*, 81(17):3679–3682, 1998.

J. F. Callan, A. M. T. Kim, C. A. D. Roeser, E. Mazur, J. Solis, J. Siegel, C. N. Afonso, and J. C. G. de Sande. Ultrafast laser–induced phase transitions in amorphous gesb films. *Physical Review Letters*, 86(16):3650–3653, 2001.

M. Wuttig, D. Lusebrink, D. Wamwangi, W. Welnic, M. Gillesen, and R. Dronskowski. The role of vacancies and local distortions in the design of new phase–change materials. *Nature Materials*, 6(2):122–127, 2007.

J. A. Kalb, C. Y. Wen, F. Spaepen, H. Dieker, and M. Wuttig. Crystal morphology and nucleation in thin films of amorphous te alloys used for phase change recording. *Journal of Applied Physics*, 98(5):054902, 2005.

C.-M. Lee, D.-S. Chao, Y.-C. Chen, M.-J. Chen, P. H. Yen, C.-W. Chen, H.-H. Hsu, W.-H. Wang, W.-S. Chen, F. Chen, T.-C. Hsiao, M.-J. Kao, and M.-J. Tsai. Performances of gesnbse material for high–speed phase change memory. In *International Symposium on VLSI Technology, Systems and Applications (VLSI–TSA)*, pages 1–2, 2007.

S. Y. Lee, S. M. Yoon, Y. S. Park, B. G. Yu, S. H. Kim, and S. H. Lee. Low power and high speed phase–change memory devices with silicon–germanium heating layers. *Journal of Vacuum Science & Technology B*, 25(4):1244–1248, 2007.

S.-B. Kim and H.-S. Wong. Generalized phase change memory scaling rule analysis. In *NVSMW (Non–Volatil Semiconductor Memory Workshop)*, pages 92–94, 2006.

C. D. Wright, K. Blyuss, and P. Ashwin. Master–equation approach to understanding multistate phase–change memories and processors. *Applied Physics Letters*, 90(6):063113, 2007.

K. Sonoda, A. Sakai, M. Moniwa, K. Ishikawa, O. Tsuchiya, and Y. Inoue. A compact model of phase–change phenomena in GeTe–based alloys .1. characterization and amorphization. *IEEE Trans. Electr. Dev.*, 55(7):1672–1681, 2008.
tance – a metric for variability characterization of phase change memory. IEEE Electr. Dev. Lett., 30(2):126–129, 2009.

[123] A. L. Lacaita, A. Redaelli, D. Ielmini, F. Pellizzer, A. Pirovano, A. Benvenuti, and R. Bez. Electrothermal and phase-change dynamics in chalcogenide-based memories. In IEDM Technical Digest, pages 911–914, 2004.

[124] Y. T. Kim, Y. N. Hwang, K. H. Lee, S. H. Lee, C. W. Jeong, S. J. Ahn, F. Yeung, G. H. Koh, H. S. Jeong, W. Y. Chung, T. K. Kim, Y. K. Park, K. N. Kim, and J. T. Kong. Programming characteristics of phase change random access memory using phase change simulations. Jap. J. Appl. Phys. 1, 44(4B):2701–2705, 2005.

[125] G. Wicker. Nonvolatile, high density, high performance phase change memory. In Proceedings of the SPIE, volume 3891, pages 2–9, 1999.

[126] T. Gille, L. Goux, J. Lisoni, K. De Meyer, and D. J. Wouters. Impact of material crystallization characteristics on the switching behavior of the phase change memory cell. In MRS 2006, page H6.2/G7.2, 2006.

[127] Y. Yin, H. Sone, and S. Hosaka. Finite element analysis of dependence of programming characteristics of phase-change memory on material properties of chalcogenides. Jap. J. Appl. Phys. 1, 45(11):S600–S603, 2006.

[128] U. Russo, D. Ielmini, A. Redaelli, and A. L. Lacaita. Modeling of programming and read performance in phase-change memories – part i: Cell optimization and scaling. IEEE Trans. Electr. Dev., 55(2):506–514, 2008.

[129] U. Russo, D. Ielmini, A. Redaelli, and A. L. Lacaita. Modeling of programming and read performance in phase-change memories – part ii: Program disturb and mixed-scaling approach. IEEE Trans. Electr. Dev., 55(2):515–522, 2008.

[130] T. Zhang, Z. T. Song, Y. F. Gong, Y. Lin, C. Xu, Y. F. Chen, B. Liu, and S. L. Feng. Phase change memory based on ge2sb2te5 capped between polygermanium layers. Applied Physics Letters, 92(11):113503, 2008.

[131] Y. Liu, Z. T. Song, Y. Ling, Y. F. Gong, and S. L. Feng. Three-dimensional numerical simulation of phase-change memory cell with probe like bottom electrode structure. Jap. J. Appl. Phys., 48(2):024502, 2009.

[132] D. H. Kim, F. Merget, M. Forst, and H. Kurz. Three-dimensional simulation model of switching dynamics in phase change random access memory cells. Journal of Applied Physics, 101(6):064512, 2007.

[133] W. Czubatyj, T. Lowrey, S. Kostylev, and I. Asano. Current reduction in ovonic memory devices. In EPCOS 2006, 2006.

[134] D. H. Im, J. I. Lee, S. L. Cho, H. G. An, D. H. Kim, I. S. Kim, H. Park, D. H. Ahn, H. Horii, S. O. Park, U-I. Chung, and J. T. Moon. A unified 7.5nm dash-type confined cell for high performance pram device. In IEDM Technical Digest, pages 9–02, 2008.

[135] R. Krishnamurthy. Inside the numonyx pcm chip. www.semiconductor.net/blog/ChipworksInsideAngle/13698-Inside_the.Numonyx_PCM_Chip.php, May 2009.

[136] V. Schmidt, H. Riel, S. Senz, S. Karg, W. Riess, and U. Gosele. Realization of a silicon nanowire vertical surround-gate field-effect transistor. Small, 2(1):85–88, 2006.

[137] X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu. Sub 50-nm finfet: Pmos. In IEDM Technical Digest, page 67, 1999.

[138] T. D. Happ, M. Breitwisch, A. Schrott, J. B. Philipp, M. H. Lee, R. Cheek, T. Nirschl, M. Lamorey, C. H. Ho, S. H. Chen, C. F. Chen, E. Joseph, S. Zaidi, G. W. Burr, B. Yee, Y. C. Chen, S. Raoux, H. L. Lung, R. Bergmann, and C. Lam. Novel one-mask self-heating pillar phase change memory. In Symposium on VLSI Technology, pages 120–121, 2006.

[139] F. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravagghi, P. Zuliani, M. Tosi, A. Benvenuti, P. Borsana, S. Cadeo, T. Marangon, R. Morandi, R. Piva, A. Spandre, R. Zonca, A. Modelli, E. Varesi, T. Lowrey, A. Lacaita, G. Casagrande, P. Cappelletti, and R. Bez. Novel µrench phase-change memory cell for embedded and stand-alone non-volatile memory applications. In Symposium on VLSI Technology, pages 18–19, 2004.

[140] S. J. Ahn, Y. N. Hwang, Y. J. Song, S. H. Lee, S. Y. Lee, J. H. Park, C. W. Jeong, K. C. Ryoo, J. M. Shin, J. H. Park, Y. Fai, J. H. Oh, G. H. Koh, G. T. Jeong, S. H. Joo, S. H. Choi, Y. H. Son, J. C. Shin, Y. T. Kim, H. S. Jeong, and K. Kim. Highly reliable 50nm contact cell technology for 256mb pram. In Symposium on VLSI Technology, pages 98–99, 2005.

[141] S. Lai and T. Lowrey. OUM— a 180 nm nonvolatile memory cell element technology for stand alone and embedded applications. In IEDM Technical Digest, pages 3651–3654, IEEE, 2001.

[142] C. W. Jeong, S. J. Ahn, Y. N. Hwang, Y. J. Song, J. H. Oh, S. Y. Lee, S. H. Lee, K. C. Ryoo, J. H. Park, J. H. Park, J. M. Shin, F. Yeung, W. C. Jeong, J. I. Kim, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Highly reliable ring-type contact for high-density phase change memory. Jap. J. Appl. Phys. 1, 45(4B):3233–3237, 2006.

[143] Y. J. Song, K. C. Ryoo, Y. N. Hwang, C. W. Jeong, D. W. Lim, S. S. Park, J. I. Kim, J. H. Kim, S. Y. Lee, J. H. Kong, S. J. Ahn, S. H. Lee, J. H. Park, J. H. Oh, Y. T. Oh, J. S. Kim, J. M. Shin, J. H. Park, Y. Fai, G. H. Koh, G. T. Jeong, R. H. Kim, H. S. Lim, I. S. Park, H. S. Jeong, and K. Kim. Highly reliable 256mb pram with advanced ring contact technology and novel encapsulating technology. In Symposium on VLSI Technology, pages 118–119, 2006.

[144] K. C. Ryoo, Y. J. Song, J. M. Shin, S. S. Park, D. W. Lim, J. H. Kim, W. I. Park, K. R. Sim, J. H. Jeong, D. H. Kang, J. H. Kong, C. W. Jeong, J. H. Oh, J. H. Park, J. I. Kim, Y. T. Oh, J. S. Kim, S. H. Eun, K. W. Lee, S. P. Koh, Y. Fai, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Ring contact electrode process for high density phase change random access memory. Jap. J. Appl. Phys. 1, 46(4B):2001–2005, 2007.

[145] S. Tyson, G. Wicker, T. Lowrey, S. Hudgens, and K. Hunt. Nonvolatile, high density, high performance phase change memory. In 2000 IEEE Aerospace Conference Proceedings, volume 5, pages 385–390. IEEE, 2000.

[146] S. L. Cho, J. H. Yi, Y. H. Ha, B. J. Kuh, C. M. Lee, J. H. Park, S. D. Nam, H. Horii, B. O. Cho, K. C. Ryoo, S. O. Park, H. S. Kim, U-I. Chung, J. T. Moon, and B. I. Ryu. Highly scalable on-axis confined cell structure for high density pram beyond 256mb. In Symposium on VLSI Technology, pages 96–97, 2005.
A. Pirovano, A. Redaelli, F. Pellizzer, F. Ottogalli, M. Tosi, D. Ielmini, A. L. Lacaita, and R. Bez. Reliability study of phase-change nonvolatile memories. *IEEE Trans. Dev. Mater. Reliability*, 4(3):422–427, 2004.

H. Horii, J. H. Yi, J. H. Park, Y. H. Ha, I. G. Baek, S. O. Park, Y. N. Hwang, S. H. Lee, Y. T. Kim, K. H. Lee, U. In. Chung, and J. T. Moon. A novel cell technology using n-doped germanium films for phase change ram. In *Symposium on VLSI Technology*, pages 177–178, 2003.

Y. F. Lai, J. Feng, B. W. Qiao, Y. F. Cai, Y. Y. Lin, T. A. Tang, B. C. Cai, and B. Chen. Stacked chalcogenide layers used as multi-state storage medium for phase change memory. *Applied Physics A*, 84(1-2):21–25, 2006.

S. Lee, Y. J. Song, Y. N. Hwang, S. H. Lee, J. H. Park, K. C. Ryoo, S. J. Ahn, C. W. Jeong, J. H. Oh, J. M. Shin, F. Yeung, W. C. Jeong, Y. T. Kim, J. B. Park, K. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Effect of the bottom electrode contact (bec) on the phase transformation of N$_2$ doped Ge$_2$Sb$_2$Te$_5$ (N-GST) in a phase-change random access memory. In *MRS Proceedings*, volume 830, page D7.9.1, 2005.

F. Rao, Z. T. Song, Y. F. Gong, L. C. Wu, B. Liu, S. L. Lung, and B. M. Chen. Phase change memory cell using tungsten trioxide bottom heating layer. *Applied Physics Letters*, 92(22):223507, 2008.

Y. H. Ha, J. H. Yi, H. Horii, J. H. Park, S. H. Joo, S. O. Park, U.-I. Chung, and J. T. Moon. An edge contact type cell for phase change RAM featuring very low power consumption. In *Symposium on VLSI Technology*, pages 128–129, 2003.

C. W. Jeong, S. J. Ahn, Y. H. Hwang, Y. J. Song, J. H. Oh, S. Y. Lee, S. H. Lee, K. C. Ryoo, J. H. Park, J. M. Shin, J.-H. Park, F. Yeung, W. C. Jeong, Y. T. Kim and, K. H. Koh, G. T. Jeong, H. S. Jeong, and K. N. Kim. Highly reliable ring type contact scheme for high density pram. In *Extended Abstracts of the 2005 International Conference on Solid State Devices and Materials*, pages 1048–1049, 2005.

M. J. Breitwisch. Phase change random access memory integration. In S. Raoux and M. Wuttig, editors, *Phase change materials: science and applications*, pages 381–408. Springer Verlag, New York, 2009.

E. A. Joseph, T. D. Happ, S. H. Chen, S. Raoux, C. F. Chen, M. Breitwisch, A. G. Schrott, S. Zaidi, R. Dasaka, B. Yee, Y. Zhu, R. Bergmann, H. L. Lung, and C. Lam. Patternning of N:Ge$_2$Sb$_2$Te$_5$ films and the characterization of etch induced modification for non-volatile phase change memory applications. In *International Symposium on VLSI Technology, Systems and Applications*, 2008.

J. L. Lee, H. Park, S. L. Cho, Y. L. Park, B. J. Bae, J. H. Park, J. S. Park, H. G. An, J. S. Bae, D. H. Ahn, Y. T. Kim, H. Horii, S. A. Song, J. C. Shin, S. O. Park, H. S. Kim, U.-I. Chung, J. T. Moon, and B. I. Ryu. Highly scalable phase change memory with cvd germane for sub 50nm generation. In *Symposium on VLSI Technology*, pages 102–103, 2007.

Y.-C. Chen, C. F. Chen, C. T. Chen, J. Y. Yu, S. Wu, S. L. Lung, R. Liu, and C.-Y. Lu. An access-transistor-free (0t/1r) non-volatile resistance random access memory (raram) using a novel threshold switching, self-rectifying chalcogenide device. In *IEDM Technical Digest*, 2003.

Y. Zhang, S. B. Kim, J. P. McVittie, H. Jagannathan, J. B. Ratchford, C. E. D. Chidsey, Y. Nishi, and H.-S. P. Wong. An integrated phase change memory cell with germanium dioxide for cross-point memory. In *Symposium on VLSI Technology*, pages 98–99, 2007.

Y. N. Hwang, J. S. Hong, S. H. Lee, S. J. Ahn, G. T. Jeong, G. H. Koh, J. H. Oh, H. J. Kim, W. C. Jeong, S. Y. Lee, J. H. Park, K. C. Ryoo, H. Horii, Y. H. Ha, and J. H. Yi. Full integration and reliability evaluation of phase-change ram based on 0.24um-cmos technologies. In *Symposium on VLSI Technology*, pages 173–174, 2003.

S. J. Ahn, Y. J. Song, C. W. Jeong, J. M. Shin, Y. Fai, Y. N. Hwang, S. H. Lee, K. C. Ryoo, S. Y. Lee, J. H. Park, H. Horii, Y. H. Ha, J. H. Yi, B. J. Kuh, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Highly manufacturable high density phase change memory of 64mb and beyond. In *IEDM Technical Digest*, pages 907–910, 2004.

H. L. Lung, M. Breitwisch, T. Happ, and C. Lam. Phase-change memory – present and future. In *Int. Conf. on Memory Technology and Design*, Giens, France., 2007.

F. Bedeschi, R. Fackenthal, C. Resta, E. M. Donze, M. Jagaeviamani, E. C. Buda, F. Pellizzer, D. W. Chow, A. Cabrini, G. M. A. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gasfaldli, and G. Casagrande. A bipolar–selected phase change memory featuring multi-level cell storage. *IEEE J. Solid State Circ.*, 44(1):217–227, 2009.

H.-R. Oh, B.-H. Cho, W. Y. Cho, S. Kang, B.-G. Choi, H.-J. Kim, K.-S. Kim, D.-E. Kim, C.-K. Kwak, H.-G. Byun, G.-T. Jeong, H.-S. Jeong, and K. Kim. Enhanced write performance of a 64mb phase-change random access memory. In *ISSCC Technical Digest*, volume page 2.3, pages 48–50, 2005.

S. Kang, W. Y. Cho, B. H. Cho, K. J. Lee, C. S. Lee, H. R. Oh, B. G. Choi, Q. Wang, H. J. Kim, M. H. Park, Y. H. Ro, S. Kim, C. D. Ha, K. S. Kim, Y. R. Kim, D. E. Kim, C. K. Kwak, H. G. Byun, G. Jeong, H. Jeong, K. Kim, and Y. Shin. A 0.1–mu m 1.8-v 256-mb phase-change random access memory (pram) with 66-mhz synchronous burst-read operation. *IEEE J. Solid State Circ.*, 42(1):210–218, 2007.

I. V. Karpov, M. Mitra, D. Kau, G. Spadini, Y. A. Kryukov, and V. G. Karpov. Fundamental drift of parameters in chalcogenide phase change memory. *Journal of Applied Physics*, 102(12):124503, 2007.

S. Braga, A. Cabrini, and G. Torelli. Dependence of resistance drift on the amorphous cap size in phase change memory arrays. *Applied Physics Letters*, 94(9):092112, 2009.

D. Ielmini, S. Lavizzari, D. Sharma, and A. L. Lacaita. Temperature acceleration of structural relaxation in amorphous Ge$_2$Sb$_2$Te$_5$. *Applied Physics Letters*, 92(19):193511, 2008.
ings of the 45th Annual International Reliability Physics Symposium, pages 542–546, 2007.

[170] Y. H. Shih, J. Y. Wu, B. Rajendran, M. H. Lee, R. Cheek, M. Lamorey, M. Breitwisch, Y. Zhu, E. K. Lai, C. F. Chen, E. Stinzianni, A. Schrott, E. Joseph, R. Dasaka, S. Raoux, H. L. Lung, and C. Lam. Mechanisms of retention loss in GeSbTe–based phase-change memory. In IEDM Technical Digest, pages 9–01, 2008.

[171] A. Itri, D. Ielmini, A. L. Lacaita, A. Pirovano, F. Pellizzer, and R. Bez. Analysis of phase–transformation dynamics and estimation of amorphous–chalcogenide fraction in phase–change memories. In International Reliability Physics Symposium, pages 209–215, 2004.

[172] Y.-Y. Liao and S.-F. Horng. Investigation of discrete dopant fluctuation effects in sub–45–nm silicononxideni
trideoxidesilicon flash memory cell. J. J. Appl. Phys., 48(2):021207, 2009.

[173] R. Y. Kim, H. G. Kim, and S. G. Yoon. Structural properties of Ge$_2$Sb$_2$Te$_5$ thin films by metal organic chemical vapor deposition for phase change memory applications. Applied Physics Letters, 89(10):102107, 2006.

[174] R. Y. Kim, H. G. Kim, and S. G. Yoon. Characterization of Ge:–xTe chalcogenide thin films deposited by mocsd for phase change memory applications. Journal of the Electrochemical Society, 155(2):D137–D140, 2008.

[175] J. Lee, S. Choi, C. Lee, Y. Kang, and D. Kim. Ge: deposition for the pram application. Applied Surface Science, 253(8):3969–3976, 2007.

[176] T. Shintani, Y. Anzai, H. Minemura, H. Miyamoto, and J. Ushiyama. Nanosize fabrication using etching of phase–change recording films. Applied Physics Letters, 85(4):639, 2004.

[177] Y. Anzai, T. Shintani, H. Minemura, H. Miyamoto, and J. Ushiyama. Macroscopic study on etching characteristics of phase–change recording films. In EPCOS 2004, pages 542–546, 2007.

[178] Y. Lin, M. H. Hong, G. X. Chen, C. S. Lim, L. S. Tan, Z. B. Wang, L. P. Shi, and T. C. Chong. Hybrid laser micro/nanofabrication of phase change materials with combination of chemical processing. Journal of Materials Processing Technology, 192:340–345, 2007.

[179] H. Y. Cheng, C. A. Jong, R. J. Chung, T. S. Chin, and R. T. Huang. Wet etching of Ge$_2$Sb$_2$Te$_5$ films and switching properties of resultant phase change memory cells. Semi. Sci. Tech., 20(11):1111–1115, 2005.

[180] H. Y. Cheng, C. A. Jong, C. M. Lee, and T. S. Chin. Wet–etching characteristics of Ge$_2$Sb$_2$Te$_5$ thin films for phase–change memory. IEEE Trans. Magn., 41(2):1031–1033, 2005.

[181] S. M. Yoon, N. Y. Lee, S. O. Ryu, Y. S. Park, S. Y. Lee, K. J. Choi, and B. G. Yu. Etching characteristics of Ge$_2$Sb$_2$Te$_5$ using high–density helicon plasma for the nonvolatile phase–change memory applications. Jap. J. Appl. Phys., 44(24-27):L869–L872, 2005.

[182] I. H. Park, J. W. Lee, and C. W. Chung. Investigation on etch characteristics of gesbte thin films for phase–change memory. Integrated Ferroelectrics, 80:207–218, 2006.

[183] N. K. Min, M. Kim, K. H. Kwon, A. Efremov, H.-W. Lee, and S. Kim. Etch characteristics of ge2sb2te5 (gst), so12 and a photoresist in an inductively coupled cl–2/ar plasma. Journal of the Korean Physical Society, 51(5):1686–1694, 2007.

[184] K. Y. Yang, S. H. Hong, D. K. Kim, B. K. Cheong, and H. Lee. Patternning of ge2sb2te5 phase change material using uv nano–imprint lithography. Microelectronic Engineering, 84(1):21–24, 2007.

[185] N. K. Min, A. Efremov, Y. H. Kim, M. Kim, H. H. Park, H. W. Lee, and K. H. Kwon. Etching characteristics and mechanism of ge2sb2te5 thin films in inductively coupled cl–2/ar plasma. J. Vac. Sci. Tech. A, 26(2):205–211, 2008.

[186] S. M. Yoon, K. J. Choi, Y. S. Park, S. Y. Lee, N. Y. Lee, and B. G. Yu. Dry etching of Ge$_2$Sb$_2$Te$_5$ thin films into nanosized patterns using TiN hard mask. Jap. J. Appl. Phys., 45(37-41):L1080–L1083, 2006.

[187] G. M. Feng, B. Liu, Z. T. Song, S. L. Feng, and B. M. Chen. Reactive–ion etching of ge2sb2te5 in c4f6/ar plasma for non–volatile phase–change memories. Microelectronic Engineering, 85(8):1699–1704, 2008.

[188] J. W. Lee, H. N. Cho, S. R. Min, and C. W. Chung. Inductively coupled plasma reactive ion etching of gesbte thin films in a hbr/ar gas. Integrated Ferroelectrics, 90:95–106, 2007.

[189] G. M. Feng, B. Liu, Z. T. Song, S. L. Feng, and B. Chen. Reactive ion etching of ge2sb2te5 in chf3/o–2 plasma for nonvolatile phase–change memory device. Electrochemical and Solid State Letters, 10(5):D47–D50, 2007.

[190] C. Xu, B. Liu, Z. T. Song, S. L. Feng, and B. M. Chen. Reactive–ion etching of su–doped ge2sb2te5 in chf3/o–2 plasma for non–volatile phase–change memory device. Thin Solid Films, 516(21):7871–7874, 2008.

[191] C. Andricacos, C. Uzoh, J. O. Dukovic, J. Horkans, and H. Deligianni. Damascus copper electroplating for chip interconnections. IBM Journal of Research and Development, 42(5):567–574, 1998.

[192] Q. B. Liu, Z. T. Song, K. L. Zhang, L. Y. Wang, S. L. Feng, and B. M. Chen. Damascus array structure of phase change memory fabricated with chemical mechanical polishing method. Chinese Physics Letters, 23(8):2296–2298, 2006.

[193] M. Zhong, Z. T. Song, B. Liu, L. Y. Wang, and S. L. Feng. Switching reliability improvement of phase change memory with nanoscale damascene structure by ge2sb2te5cmp process. Electronics Letters, 44(4):322–323, 2008.

[194] M. Zhong, Z. T. Song, B. Liu, S. L. Feng, and B. Chen. Oxidant addition effect on ge2sb2te5 phase change film chemical mechanical polishing. Journal of the Electrochemical Society, 155(11):H929–H931, 2008.

[195] M. Zhong, Z. T. Song, B. Liu, S. L. Feng, and B. Chen. Reactive ion etching as cleaning method post chemical mechanical polishing for phase change memory device. Chinese Physics Letters, 25(2):762–764, 2008.

[196] S. H. Lee, Y. N. Hwang, S. Y. Lee, K. C. Ryoo, S. J. Ahn, H. C. Koo, C. W. Jeong, Y.-T. Kim, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Full integration and cell characteristics for 64mb nonvolatile PRAM. In Symposium on VLSI Technology, pages 20–21, 2004.

[197] K. Kim and S. J. Ahn. Reliability investigations for manufacturable high density PRAM. In IEEE International Reliability Physics Symposium, pages 157–162, 2005.

[198] D. Mantegazza, D. Ielmini, A. Pirovano, B. Gleixner, A. L. Lacaita, E. Varesi, F. Pellizzer, and R. Bez. Electrical characterization of anomalous cells in phase change memory arrays. In IEDM Technical Digest, page S2P7, 2006.
49

[225] J. Sarkar and B. Gleixner. Evolution of phase change memory characteristics with operating cycles: Electrical characterization and physical modeling. *Applied Physics Letters*, 91(23):233506, 2007.

[226] Y.Y. Lin, Y.C. Chen, C. T. Rettner, S. Raoux, H.Y. Cheng, S.H. Chen, S.L. Lung, C. Lam, and R. Liu. Fast speed bipolar operation of ge–sb–te based phase change bridge devices. In *2008 International Conference on Solid State Devices and Materials*, pages 462–463, 2008.

[227] S. Y. Lee, J. H. Jeong, T. S. Lee, W. M. Kim, and B. K. Cheong. Bias polarity dependence of a phase change memory with a ge–doped sbte: a method for multilevel programing. *Applied Physics Letters*, 92(24):243507, 2008.

[228] S. Lee, J.-H. Jeong, Y.-W. Park, W. Zhe, T. S. Lee, and B.-K. Cheong. Degradation mechanism and curing method of phase change memory (pcm) characteristics during cyclic programing. In *EPCOS 2008*, 2008.

[229] S. Lee, J. Jeong, T. S. Lee, W. M. Kim, and B. Cheong. A study on the failure mechanism of a phase–change memory in write/erase cycling. *IEEE Electr. Dev. Lett.*, 30(5):448–450, 2009.

[230] C. Cabral, L. Krusin-Elbaum, J. Bruley, S. Raoux, V. Deline, A. Madan, and T. Pinto. Direct evidence for abrupt postcrystallization germanium precipitation in thin phase–change films of sb–15 at.% ge. *Applied Physics Letters*, 93(7):071906, 2008.

[231] M. Grossi, M. Lanzoni, and B. Ricco. Program schemes for multilevel flash memories. *Proceedings of the IEEE*, 91(4):594–601, 2003.

[232] J. B. Philipp and T. Happ. Integrated circuit having resistive memory. U.S. Patent #7,372,725, May 13 2008.

[233] L.A. Lastras-Montano, M. Franceschini, T. Mittelholzer, and M. Sharma. Rewritable storage channels. In *International Symposium on Information Theory and its Applications (ISITA 2008)*, 2008.

[234] T. Mittelholzer, M. Franceschini, L. A. Lastras-Montano, I. Elfadel, and M. Sharma. Rewritable storage channels with data-dependent noise. In *International Conference on Communications (ICC 2009)*, 2009.

[235] D. Mantegazza, D. Ielmini, E. Varesi, A. Pirovano, and A.L. Lacaita. Statistical analysis and modeling of phase-change memory with high-speed operation. *IEDM Technical Digest*, pages 311–314, 2007.

[236] S. A. Kostylev, W. Czubatyj, and T. Lowrey. Method of eliminating drift in phase-change memory. U.S. Patent #6,914,801, July 5 2005.

[237] R. W. Hamming. Error detecting and error correcting codes. *Bell System Technical Journal*, 29:147–160, 1950.

[238] I. S. Reed and G. Solomon. Polynomial codes over certain finite fields. *Journal of the Society of Industrial and Applied Mathematics*, 8:300–304, 1960.

[239] R. C. Bose and D. K. Ray-Chaudhuri. On a class of error correcting binary group codes. *Information and Control*, 3:68–79, 1960.

[240] R. C. Bose and D. K. Ray-Chaudhuri. Further results on error correcting binary group codes. *Information and Control*, 3:279–290, 1960.

[241] A. Hocquenghem. Codes correcteurs d’erreurs. *Chiffres*, 2:147–156, 1959.

[242] R. G. Gallager. *Low Density Parity Check Codes*. M.I.T. Press, 1963.

[243] G. Ungerboeck. Channel coding with multilevel/phase signals. *IEEE Transactions on Information Theory*, IT-28:55–67, 1982.

[244] Z. H. Zhong, D. L. Wang, Y. Cui, M. W. Bockrath, and C. M. Lieber. Nanowire crossbar arrays as address decoders for integrated nanosystems. *Science*, 302(5649):1377–1379, 2003.

[245] K. Gopalakrishnan, R. S. Shenoy, C. T. Rettner, R. S. King, Y. Zhang, B. Kurdi, L. D. Bozano, J. J. Welser, M. E. Rothwell, M. Jurich, M. I. Sanchez, M. Hernandez, P. M. Rice, W. P. Risk, and H. K. Wickramasinghe. The micro to nano addressing block (mnab). In *IEDM Technical Digest*, pages 471–474, 2005.

[246] M. Johnson, A. Al-Shamma, D. Bosch, M. Crowley, M. Farmwald, L. Fasoli, A. Ilkbahar, B. Kleveland, T. Lee, T. Y. Liu, Q. Nguyen, R. Scheuerlein, K. So, and T. Thorp. 512–mb prom with a three-dimensional array of diode/antifuse memory cells. *IEEE J. Solid State Circ.*, 38(11):1920–1928, 2003.

[247] M. Hart. Step-and-flash imprint lithography for storage-class memory. In *EIPBN*, Jun 2007.

[248] M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano. A novel non-volatile memory with spin torque transfer magnetization switching: spin–ram. In *IEDM Technical Digest*, pages 459–462, 2005.

[249] S.S.P. Parkin. Spintronic materials and devices: past, present and future! In *IEDM Technical Digest*, pages 903–906, 2004.