Abstract

In current microarchitectures, due to the complex memory hierarchies and different latencies on memory accesses, thread and data mapping are important issues to improve application performance. Software transactional memory (STM) is an abstraction used for thread synchronization, replacing the use of locks in parallel programming. Regarding thread and data mapping, STM presents new challenges and mapping opportunities, since (1) STM can use different conflict detection and resolution strategies, making the behavior of the application less predictable and; (2) the STM runtime has precise information about shared data and the intensity with each thread accesses them. These unique characteristics provide many opportunities for low-overhead, but precise statistics to guide mapping strategies for STM applications. The main objective of this paper is to survey the existing work about thread and data mapping that uses solely information gathered from the STM runtime to guide thread and data mapping decisions. We also discuss future research directions within this research area.

Keywords  
Software Transactional Memory · Thread Mapping · Data Mapping · Communication

1 Introduction

Since the year 2000, multicore processors have become the main configuration of new processor developments. This decision was taken due to microarchitectural limitations, higher power consumption, and heat dissipation involved in improving the performance of a single CPU core [48]. Since then, the number of cores in a single chip has been growing every year. Besides, servers normally have multiple multicore processors, where each socket is connected directly to a local memory module [25]. These architectures are called NUMA (Non-Uniform Memory Access) systems and are becoming dominant in servers [6]. Accessing data that is mapped to a memory module that belongs to a different processor, that is, in a remote node, implies a higher latency, making the access time non-uniform, that is, depending on the location of the data.

Due to multicore processors being widely available, parallel programming is becoming even more important. A crucial issue that arises in parallel programming is thread synchronization; locks are still the most used abstraction for this purpose. However, locks often make source code difficult to read and debug, leading to problems such as deadlocks [30, 4]. An alternative abstraction to replace mutual-exclusion locks in parallel programming is Transactional Memory (TM) [28], in which critical sections are accessed using transactions similar to the ones available in databases.
The TM runtime is responsible for ensuring a consistent execution, for example, without deadlocks and race conditions. A transaction that has executed without conflicts can commit, that is, update the memory with the new values. If a conflict is detected, an abort is executed and a transaction is reinitialized until a commit is possible. TMs can be implemented in hardware (HTM), software (STM), or both (hybrid). HTM has the advantage of a lower overhead compared to STM since they do not need instrumentation to track transactional operations [18]. However, HTM has resource limitations. For example, when the footprint of a transaction exceeds the L1 cache capacity, it is aborted [19]. In that case, software alternatives are necessary to guarantee progress. This paper focuses on STM implementations since all prior proposals found in the literature are based on STM.

Another important issue in multicore processors is the mapping of threads and data. Due to complex memory hierarchies and different latencies in memory accesses on these processors, thread and data placement policies that improve the use of memory controllers and data locality are important to achieve good performance. Although thread and data mapping policies have been widely studied for general purpose parallel applications [20] there is a lack of research in the STM domain. More specifically about thread mapping, STM adds new challenges such as different kinds of conflict detection and resolution. Hence, the best thread mapping depends on the STM configuration [10]. In addition, the STM runtime has precise information about memory areas that are shared between threads, their respective memory addresses, and the intensity with which they are accessed by each thread, providing interesting mapping opportunities [41]. In that case, a thread mapping based only on STM accesses will have a lower overhead than other proposals that focus on general applications, since it is not necessary to keep track of all memory accesses of the applications to determine the mapping.

In this paper, we describe and survey proposals that focus on using the information provided by the STM runtime to guide thread and data mapping. Previous surveys on thread and data mapping focused only on general applications [20]. On the other hand, previous surveys on STM focused on scheduling techniques in order to improve the performance [29, 15]. To the best of our knowledge, there are no prior surveys of thread and data mapping in the context of STM.

We found that the STM runtime provides accurate information about the sharing behavior of the application and is thus able to provide sufficient information for an improved thread mapping. For data mapping, our survey showed that it might be unfeasible to rely only on the information provided by the STM runtime to perform an efficient data mapping since the STM runtime usually has access to only a fraction of the entire memory accessed by the application, limiting the accuracy of a data mapping algorithm.

The remainder of this paper is organized as follows. The next section presents the main concepts of STM as well as thread and data mapping and briefly describes other techniques used to improve the performance of TM. Section 3 surveys and discusses the related work on thread and data mapping in the context of STM. We also present a table comparing and classifying all discussed works. In Section 4, we propose new research directions to fill the gaps missing in the related work. Finally, Section 5 concludes the paper.

2 Background

2.1 Software Transactional Memory

Transactional memory (TM) is an abstraction to synchronize accesses to shared variables. Instead of using locks, the programmer only needs to enclose the critical section in an atomic block, which will be executed as a transaction. The concept of transactions was borrowed from Databases. The first TM implementation purely on software (STM) was proposed by Shavit and Touitou [46]. The execution of a transaction needs to be atomic. Atomicity requires that a transaction is executed as a whole or it needs to appear as it was never executed [28]. A transaction commits if executed without conflicts, hence all operations and results are made visible to the rest of the system. If conflicts are detected, a transaction aborts, that is, all operations are discarded, and the transaction needs to restart until a commit is possible. This idea is associated with another important property called isolation: all memory updates of a running transaction can not be visible to other transactions before a commit.

Although the main purpose of STM is to provide a simple interface to manage access to shared data, its implementation is not trivial. Many different design options are available such as transaction granularity, version management, conflict detection, and resolution. The granularity is the dimension used for conflict detection, that is, the level used for keeping track of memory locations. For STM, the most used options are word or object. Version management manages the writes of concurrent transactions to memory locations. It can be eager, where data is modified directly in memory and an undo-log is used to restore old values in case of aborts; or lazy, where data is updated in a redo-log. During the commit, the log is used to set new values to memory. Conflict Detection uses the same nomenclature as version management. In eager conflict detection, conflicts are verified on each memory location accessed. To access a
value, a transaction needs to acquire its ownership. In lazy conflict detection, the ownership will be acquired during the commit phase. In case of conflicts, choosing which transaction needs to be aborted is a responsibility of the Contention Manager (CM). There are many CMs proposed in the literature with different purposes. The most simple action that a CM can do is to abort the transaction that detected the conflict.

Regarding STM implementation, TinySTM [24] is one of the most used STM libraries and is considered a state-of-art STM implementation [12, 16]. TinySTM uses word granularity and has configurable version management and CMs. With respect to benchmarks, STAMP (Stanford Transactional Applications for Multi-Processing) [37] still is the most used STM benchmark suite [40]. This suite is composed of 8 applications with realistic characteristics, covering a wide range of transactional behavior, representing several application domains.

2.2 Thread Mapping

In thread mapping, threads are associated to cores, improving the cache usage and machine interconnections. The strategy utilized depends on the application and the underlying architecture. For instance, in applications where a group of threads accesses the same shared data, these threads can be mapped to cores that are close to each other in the underlying architecture. If the application has a disjoint data access pattern, where each group of threads accesses different groups of data, mapping them on different cores processors can improve performance, since more cache will be available to each thread. The default scheduler used by the Linux kernel, called Completely Fair Scheduler (CFS) [50] mainly focuses on load balancing. If the behavior of an application is known in advance and it does not change during execution, a static thread mapping can be used. For instance, Figure 1 shows different static thread mapping strategies with distinct objectives:

- **Compact** places threads on sibling cores that share all cache levels, thus potentially reducing the data access latency if neighboring threads communicate often (Figure 1(a)).
- **Scatter** distributes threads across different processors, avoiding cache sharing, thus, reducing memory contention (Figure 1(b)).
- **Round-Robin** is a mix between compact and scatter, where only the last level of cache (LLC) is shared (Figure 1(c)). It is worth noting that if the processor architecture employs lower cache levels as private to each core, for instance, the L2, then the resulting mapping will be exactly the same as Compact.
Regarding locality of the memory access, some techniques are used to keep track of the sharing behavior of the application in order to map threads to cores based on the memory access behavior. Thread mapping based on the memory access behavior of applications is called sharing-aware \(^1\) thread mapping [13]. There are many techniques in literature to perform an efficient sharing-aware thread mapping [20]. One of the main challenges of this area in shared memory architectures is to detect which threads are accessing each memory address. An affinity measure is necessary to be able to quantify the groups of threads that have more affinity. A communication or sharing matrix is the most common measure to determine the affinity between threads [5, 36]. Each cell in the matrix represents the amount of communication between pairs of threads. Figure 2 shows examples of communication matrices, where axes are thread IDs. In Figure 2(b), the matrix is represented graphically, where darker cells indicate more communication between pairs of threads.

The communication matrix can be used as an input to task-mapping algorithms. These algorithms use the hierarchical topology of the machine and the communication matrix to calculate an optimized mapping of threads to cores. Many tools are available to calculate a thread mapping based on a communication matrix, for instance, Scotch [42], TreeMatch [34], EagerMap [14], ChoiceMap [47], and TopoMatch [32].

2.3 Data Mapping

In data mapping, memory pages are associated to NUMA nodes, optimizing the usage of memory controllers and interconnections. Similar to thread mapping, the strategy utilized depends on the application. The most common strategies are load balance or locality. In locality, memory pages are mapped to the same NUMA node where the core that most accesses them is located. The Linux kernel implements data mapping strategies in the form of memory allocation policies. The default policy is called first-touch [25] where memory is allocated in the NUMA node where the first access to the memory page is performed. Another data mapping policy available is interleave, which focuses on balance, allocating pages in a round-robin way on the NUMA nodes [35].

The default Linux kernel already has routines to improve memory locality of NUMA nodes. It keeps track of page faults, moving a page automatically to the node that most accessed it. This mechanism is called NUMA balancing [49].

2.4 Other Techniques To Improve TM Performance

This section briefly describes other techniques used to improve the performance of TM. The main objective of most techniques is to improve performance by avoiding conflicts, that is, reducing the number of aborts.

The first technique, Transactional scheduling, acts in a proactive way, using heuristics to prevent conflicts and to decide when and where a transaction should be executed [23]. When the use of scheduling techniques in STM first appeared, the main idea was to avoid conflicts, and the solution, in general, is to serialize a conflicting transaction [29].

Another technique, Concurrency control [3], limits the number of concurrent threads running transactions. The idea is that an excessive number of threads can diminish performance in a high-contention environment, mainly due to a higher number of aborts. Di Sanzo [15] classifies concurrency control mechanisms as Thread scheduling. Transactional scheduling and thread scheduling were surveyed in [29, 15].

---

\(^1\)This research field is also known as affinity-based [20] or topology-aware [33] mapping.
Table 1: Comparison of the proposed works to deal with thread and data mapping in STM applications.

| Work                | Year | Thread mapping | Data mapping | Mapping offline or online | Needs prior knowledge of the application? | Data used to define the mapping                                                                 | Changes to the application |
|---------------------|------|----------------|--------------|---------------------------|-------------------------------------------|---------------------------------------------------------------------------------------------|---------------------------|
| Castro et al. [10]  | 2011 | ✓              | Offline      | Yes                       | Abort ratio, LLC miss ratio, transaction time ratio and ML algorithm | No                                                                                           |                          |
| Castro et al. [9]   | 2012 | ✓              | Both         | Yes                       | Abort ratio, LLC miss ratio, transaction time ratio and ML algorithm | No                                                                                           |                          |
| Castro et al. [8]   | 2014 | ✓              | Both         | No                        | Abort ratio, LLC miss ratio, transaction time ratio and ML algorithm | No                                                                                           |                          |
| Góes et al. [27]    | 2012 | ✓              | Online       | Yes                       | Sharing pattern (worklist)                | Yes                                                                                           |                          |
| Góes et al. [26]    | 2014 | ✓ ✓            | Both         | Yes                       | Sharing pattern (worklist)                | Yes                                                                                           |                          |
| Chan et al. [11]    | 2015 | ✓              | Online       | No                        | Sharing pattern (based on aborts)         | No                                                                                           |                          |
| Zhou et al. [53]    | 2016 | ✓              | Online       | No                        | Throughput (between all mappings)        | No                                                                                           |                          |
| Zhou et al. [54]    | 2018 | ✓              | Online       | No                        | Throughput                               | No                                                                                           |                          |
| Pasqualin et al. [39]| 2020 | ✓              | Offline      | Yes                       | Sharing pattern (based on reads and writes) | No                                                                                           |                          |
| Pasqualin et al. [38]| 2020 | ✓              | Online       | No                        | Sharing pattern (based on reads and writes), abort ratio and number of accessed memory addresses | No                                                                                           |                          |
| Pasqualin et al. [41]| 2022 | ✓              | Online       | No                        | Sharing pattern (based on reads and writes) | No                                                                                           |                          |

Regarding **Hardware Transactional Memory (HTM)**, when the hardware aborts a transaction, for instance, when the footprint of a transaction exceeds the L1 cache capacity or in context switches, the hardware will abort the transaction. In such a case, software alternatives (fallback paths) are necessary to guarantee progress. These techniques are surveyed in [51].

## 3 Thread and Data Mapping in STM

This section surveys the related work on thread and data mapping in the context of software transactional memory. The works described in this section are summarized in Table 1. When describing the works in the following sections, we opted to group the works by authors since the majority of the authors proposed more than one approach on this subject.

### 3.1 Castro et al.

To the best of our knowledge, the first work to use transactional information to guide thread mapping was proposed by Castro et al. [10]. The motivation is that STM adds new challenges to thread mapping, such as different kinds of conflict detection and resolution. Hence, the best thread mapping depends on the STM configuration. To illustrate this scenario, the authors showed an experiment using all applications from the STAMP [37] benchmark using three different state-of-art STM libraries, TinySTM [24], SwissSTM [22] and TL2 [17] and the three thread mappings as shown in Figure 1. The best mapping varies according to the STM used. This is due to the different strategies used for each STM to deal with conflicts.

The authors proposed to feed a machine learning (ML) algorithm to discover the best thread mapping for each application. The ML algorithm used was the *Iterative Dichotomiser 3 (ID3)* [43] which is based on decision trees. For each kind of conflict resolution and contention management strategy, they decided to collect the abort ratio (aborts divided
by the total of transactions), LLC miss ratio (cache misses divided by the total accesses) and, transaction time ratio (transaction time / total execution time). After that, a second step normalizes the data and removes duplicates. This processed information is used as an input to ID3 for the training step. The final result is a decision tree called predictor, that is able to predict the best thread mapping according to the input data. It is worth noting that the machine used to collect the information influences the predictor, that is, it is machine-dependent. Analyzing the generated predictor, they concluded that the abort ratio and LLC miss ratio are strongly related to the mapping predicted. For instance, when the abort ratio is low, the preferred mapping is scatter, as the application accesses few shared data.

Finally, the generated predictor was implemented inside the TinySTM [24] library and, using the STAMP [37] benchmark, it was possible to improve the execution time of applications, even when compared to an oracle that gives the best case.

The main drawback of the proposed approach is that thread mapping is chosen by the predictor only once during the execution of the application. However, for applications whose behavior changes during runtime, a more dynamic approach to adapt thread mapping for each new phase might be necessary. Hence, Castro et al. [9] extended their previous work, creating an approach that changes the thread mapping dynamically during runtime. The basic approach is the same as the previous work: use ID3 to generate a predictor being able to predict the best thread mapping according to the input parameters. A profiling interval and an interval between profiles are used to collect the necessary information for the predictor. Both intervals are based on a predefined amount of commits. The interval begins short and doubles each time that the thread mapping is not changed. When the mapping changes, the interval is reset to the initial value. It is worth noting that, to avoid high overhead, only one thread is used to be the profiler thread.

Since, according to the authors, the STAMP benchmarks do not present dynamic behavior during runtime, they used the synthetic EigenBench [31] benchmark to test the proposed mechanism. Using this benchmark, they created 56 synthetic applications, each one presenting 3 distinct execution phases. Overall the proposed dynamic mechanism switched correctly to the best thread mapping on the majority of applications.

In [8], the authors tested a new ML algorithm, called Apriori [1]. Another contribution is a new dynamic thread mapping technique where it is not necessary to have any prior knowledge of the applications. Different from the ML approaches used in their previous work, the proposed technique does not need preliminary runs of applications to collect information to guide mapping. As described in [10], the abort ratio has a strong relationship with the best thread mapping. Hence, the idea is to use this single metric to choose an optimal thread mapping dynamically while the application is running. The application starts with the default mapping chosen by the default Linux scheduler. After that, a profiler collects information about the abort ratio during n committed transactions. When the profiling phase ends, according to the abort ratio, a thread mapping is chosen between compact, scatter, and round-robin. Then, this new thread mapping is active until the next profiling phase ends. This strategy was called Conflict. Beyond that, another strategy called Test-and-map was proposed. In this strategy, the profiling phase is divided into three parts. On each part one thread mapping is activated and the execution time is measured. When the profile phase ends, the mapping that achieved the shortest execution time is selected to be active until the next profile time ends.

All proposed strategies, that is, ID3 and Apriori that are based on ML and Conflict and Test-and-map that are based on a single metric, were tested using the STAMP [37] and the 56 synthetic applications constructed with EigenBench [31]. All strategies showed performance gains when compared to the default Linux scheduler. As expected, the ML approaches showed higher gains, since they use more information to decide the mapping.

3.2 Góes et al.

Góes et al. [27] used the concept of skeleton or pattern-based programming, where a parallel program has a well-defined communication and computation pattern during execution. More specifically, they focused on a worklist pattern, where each work unit to be processed is dynamically managed by a worklist, that is, a collection of work unit instances. This pattern was chosen by observing that the majority of the STAMP [37] applications have this pattern.

They proposed the OpenSkel framework in the form of a runtime system library to be used for transactional worklist applications. This library provides an API (Application Programming Interface) to deal with transactional worklists, applying performance optimizations and autotuning during runtime. These tunings are possible due to pattern-based programming used, as applications present a well-defined computational pattern. Thus, it is possible to know in advance what an application will do next. The main primitives provided by OpenSkel are to allocate, run, and free a worklist. It should be noted that a transactional application needs to be designed or modified to use the proposed OpenSkel framework. The worklist is represented internally by OpenSkel using a stack data structure, allowing to improve data locality if consecutive work units access common shared data.

As the STM does not manage thread scheduling and mapping, the OS is responsible for this task. Since the default Linux scheduler tries to perform load balancing, and migrate threads during runtime, the authors opted for a fixed
thread mapping strategy statically when the application starts. Hence, since the thread mapping was set manually, the OS will not be allowed to migrate threads during runtime, allowing it to have more predictable performance. Besides, according to the authors, scatter is the mapping more similar to the default Linux strategy of load balancing.

OpenSkel proposes optimizations to improve performance. One specific technique is the use of helper threads (HTs) that do not change the state of the application. Their main objective is to prefetch data and bring them to the caches. HTs can be used if there are idle cores in the system, specifically, idle cores that share cache levels with cores running transactions.

For the tests, they chose five applications from the STAMP [37] benchmark suite that present a worklist pattern: intruder, kmeans, labyrinth, vacation, and yada. These applications were modified to use the OpenSkel framework. The underlying STSM system used to manage transactional operations was TinySTM [24]. The results indicate that, in general, the proposed framework improves the performance of applications, including when compared to an oracle approach.

In [26], the OpenSkel framework was extended, adding a new module responsible for dealing with memory affinity. The main focus is to improve the performance of STM applications on NUMA architectures, by using page allocation policies. The HTs used for prefetching data together with page allocation policies were integrated into a mechanism called SkelAff, a submodule of OpenSkel, responsible to improve the memory affinity. Since the framework knows the next work unit that needs to be executed, SkelAff can trigger an HT to prefetch data that will be required soon in advance. In addition, it can allocate memory pages close to a specific thread if the mechanism knows in advance that there are work-units in the queue to be executed that are memory-related to work-units being executed. The memory page policies can be bind or cyclic. The bind allocation reduces the access latency by binding data used by a thread on a single NUMA node. On the other hand, cyclic distributes memory pages using a round-robin strategy, focusing on load balance. By using information about the work-units, OpenSkel chooses the best memory page allocation policy and triggers HTs when necessary.

For the experiments, the focus was to verify the efficiency of the proposed SkelAff mechanism. They chose four applications from STAMP [37] benchmark that present the worklist pattern: intruder, kmeans, vacation, and yada (labyrinth was not used in these experiments) and two different NUMA machines. Results indicate that the proposed framework improves the performance of applications and that cyclic page allocations deliver more performance gains.

### 3.3 Chan et al.

In Chan et al. [11] two mechanisms were proposed. The first one is a dynamic concurrency control mechanism, used to limit the maximum number of concurrent threads executing transactions. The idea is that an excessive number of threads can hurt performance in a high contention environment, mainly due to a higher number of aborts. Thus, it is better to have a lower number of threads executing transactions than a high number of aborts. The second proposed mechanism keeps track of transactional conflicts to detect which threads are accessing the same shared data. Hence, based on this information, an affinity-aware thread migration is proposed. The main objective is to improve the cache usage of shared data managed by the STM runtime, consequently improving the execution time through enhanced cache locality. Also, they focus on multiprocessor systems. Since the concurrency control mechanism (Sect. 2.4) is out of the scope of this paper, we will focus on the affinity-aware thread migration approach.

When a conflict is detected, before aborting, the mechanism verifies the identifier (id) of the conflicting thread. Hence, this relationship is updated in a matrix. The value stored in each matrix position is derived from the formula of contention intensity, initially proposed by Yoo and Lee [52]. The derived formula was called pairwise contention intensity (PCI). The value stored in the $i, j$ position of the matrix means how likely thread $i$ is to be obstructed by thread $j$. The matrix can be seen as a directed adjacency matrix, where nodes represent threads and edges represent weights are the PCI between a pair of threads. Using a graph partitioning algorithm, the objective is to reduce the sum of edges that span across different cores processors. To avoid overhead, only one pair of threads is migrated between processors each time that the mechanism is triggered.

During a commit, the committing transaction, for instance, transaction $i$, updates its conflict intensity with all other threads (transactions), that is, the PCI must be computed for all other running threads and updated in the matrix. The PCI used during the commit phase is: $C_{ij} \leftarrow C_{ij} \times 0.9$. On the other hand, when a transaction aborts, the PCI against the conflicting transaction is updated in the matrix, using the formula $C_{ij} \leftarrow C_{ij} \times 0.9 + (1 - 0.9)$. Periodically, a daemon thread applies a graph partition algorithm in the matrix to choose the pair of threads that should be migrated. It should be noted that the algorithm to calculate the migration policy was designed to work on dual-processor systems only.
Both mechanisms, concurrency control and affinity-aware thread migration, were implemented inside the TinySTM [24] library. Threads were pinned to cores using the pthread_setaffinity_np function. For the experiments, the authors used the STAMP [37] benchmarks. In addition, the proposed mechanism was compared with the transactional schedulers ATS [52] and Shrink [23]. In STAMP, the affinity-aware thread migration does not improve performance. According to the authors, STAMP does not present any specific thread correlation. However, to demonstrate the efficiency of the proposed technique, the authors created a synthetic dual Red-Black tree application, where it was possible to control the thread correlation, thus making it possible to improve the performance with the proposed thread migration mechanism.

3.4 Zhou et al.

Similar to Chan et al. (Sect. 3.3), Zhou et al. [53] also proposed a concurrency control mechanism to dynamically adjust the maximum number of threads allowed to run transactions concurrently. As the number of active threads changes, the thread mapping is changed as well. Two key pieces of information are used by the authors in their proposed mechanism: the commit ratio (CR) calculated by the total of commits divided by the total of commits plus aborts and; throughput, that is, the total of commits in a unit of time. The motivation to use both metrics are twofold: (1) throughput is influenced by the number of threads, that is, a low throughput can be a consequence of a low number of threads running and; (2) CR is influenced by throughput, that is, a low CR can present a high throughput if there is a high number of threads running transactions.

The mechanism starts with a probabilistic model to calculate the predicted optimum number of threads allowed to run concurrently. During a profiling phase, the throughput is measured and compared to the previous one collected before changing the number of threads. If the current throughput is lower than the previous, the number of threads is switched back to the previous value. A second step is related to thread mapping. After deciding the thread number, if the CR changed (in a predefined range) and the thread number is less than half of the maximum core number, a second profile phase begins to decide the thread mapping. According to the authors, thread mapping has little impact on the performance when the number of cores is closer to the maximum cores of the machine, where all mappings perform similarly. For this reason, thread mapping is only calculated when the number of concurrent threads running is less than half of the cores of the machine. During the thread mapping profiling phase, four mappings are tested: Linux, scatter, compact, and Round-robin. In the end, the thread mapping that presented the higher throughput is set. After that, the mechanism restarts. An important aspect is that the information used by the profile is collected on all running threads, instead of, as in other works, based on a single thread. Hence, synchronization costs are added to gather the required profile information.

For the experiments, 6 applications from STAMP [37] (bayes and kmeans were not used) and one synthetic from EigenBench [31] were used. According to the authors, STAMP applications present similar behavior between transactions, that is, overall, each transaction executes the same transactional code. Hence, they are not suitable to evaluate online thread mapping strategies. For this specific purpose, EigenBench was used. They conclude that due to the overhead, the proposed mechanism can benefit only applications that present dynamic behavior variation during execution. Finally, the authors discovered that thread mapping is influenced by the CR. In most cases, when the CR was low, compact was chosen, whereas when the CR was high, scatter was preferred.

In [54], together with the probabilistic model, the authors also proposed a simple model that searches for the near-optimum thread number. In this model, the thread number is incremented or decremented by one, according to the measured throughput in each profile phase. Regarding thread mapping, adjustments were made in order to reduce overhead. In their previous work, all mappings were tested during the profile phase, measuring the throughput and setting the mapping at the end. In the new approach, the thread mapping profile starts with Linux and then moves to the round-robin mapping. The compact mapping is tested only if round-robin throughput was better than Linux. Finally, scatter is tested only if the throughput of compact was worse than round-robin. When scatter is the best mapping, the overhead will be the same as the previous approach since all mappings will be tested.

The experiments and conclusions were similar to their previous paper. Nevertheless, they also concluded that the proposed mechanism does not scale on NUMA architectures, since the proposed mechanism does not take into consideration memory location and has excessive thread migrations to test the best thread mapping.

3.5 Pasqualin et al.

Pasqualin et al. [39] used sharing-aware thread mapping (Sect. 2.2) in the context of STM, to map threads to cores considering their memory access behavior. Contrary to previous sharing-aware mapping proposals that rely on memory traces of the entire application, they argue that tracking only STM operations to determine the sharing behavior has lower overhead and better accuracy because only memory accesses that are in fact shared between threads are traced.
The main intuition used is that STM has precise information about shared variables and has native access to all information needed to characterize the sharing behavior, that is, accessed memory addresses and the intensity with which each thread accesses them.

One of the main challenges of sharing-aware thread mapping in shared memory architectures is to detect which threads are accessing each memory address. However, word-based STM has native access to these pieces of information since they need to keep track and save versions of shared reads and writes to data. The proposed mechanism is triggered on each transactional read or write operation. An auxiliary hash table maps memory addresses to the last 2 threads that accessed them. When at least 2 distinct threads access the same memory address, a communication event between them is updated in a communication or shared matrix. The communication matrix generated by the proposed mechanism is sent to EagerMap [14], a task mapping algorithm for sharing-aware mapping, to generate the optimized thread mapping.

The proposed mechanism to collect the communication matrix was implemented inside the STM library TinySTM [24]. It is necessary to run each application individually in order to extract the communication matrix. After that, EagerMap generates the optimized thread to core mapping, and the application is re-executed pinning threads to cores using the function pthread_setaffinity_np.

For the experiments, the authors chose STAMP [37] and two synthetic applications, Hashmap and Red-black tree. The comparison of the proposed mechanism was made against compact, scatter, and round-robin mappings. Also, applications were executed in a NUMA machine using Opteron processors. Not all tested applications were suitable for the proposed sharing-aware mapping, including reducing the number of aborts. Finally, it is demonstrated that the overhead to collect the communication matrix is much lower than using other tools that trace all memory addresses, such as numalize [21].

In [38], the proposed mechanism was modified to collect the communication matrix and perform thread mapping during the execution of an application. The new mechanism was called STMap. To reduce the overhead of the mechanism, the authors sampled the accessed memory addresses to fill the communication matrix. They have made experiments to determine the best sampling interval (SI) to have a low overhead but a high accuracy of the collected communication matrix. Thus, a SI of 100 was selected. Besides, it was necessary to define the mapping interval (MI), that is, when the thread mapping should be calculated and performed. Based on experiments and observations, they chose an MI of between 50,000 and 100,000 addresses accessed (total, not only sampled) by the main thread. Regarding calculating the thread mapping, in STMap, EagerMap [14] was replaced by TopoMatch [32].

Since STMap works during runtime, the authors tried to create a heuristic to identify the applications that are not suitable for sharing-aware thread mapping, thus, disabling STMap for these applications, that is, not applying the new thread mapping during the execution. The heuristic is based on the number of distinct memory addresses accessed by the application and the abort and commit ratios. The new thread mapping should be calculated if, when the MI is triggered the application accessed less than 10,000 distinct memory addresses. If more than 10,000 addresses were accessed, the heuristic verifies if the abort ratio is greater than the commit ratio. If true, the thread mapping should be calculated as well.

The methodology of the experiments was similar to the previous work. Nevertheless, they included an Xeon machine in the experiments and the previous static mechanism to the comparison. The proposed heuristic to identify which applications are suitable for sharing-aware thread mapping worked correctly for the majority of applications, improving execution time when compared to the static mechanism. Hence, taking into consideration the improved execution time over all benchmarks, STMap was the best mapping.

Finally, in [41] STMap was extended to include sharing-aware data mapping. However, the authors conclude that, contrary to thread mapping where only taking into consideration STM access is sufficient to have a global vision of the sharing behavior, for data mapping this observation is not enough. For data mapping, it is necessary to have a global vision of memory pages accessed to be able to perform an optimized data mapping, not only the memory pages accessed by the sharing data protected by STM runtime.

### 3.6 Discussion

We will start by discussing data mapping. As can be observed in Table 1, just two works attempted to deal with data mapping in STM. The first one proposed by Gôes et al. [26] provided a mechanism to choose whether the data allocated inside the STM runtime should be allocated in the same NUMA node as the thread that needs it or prioritizing a memory balance. Hence, it is based on a static (offline) mapping. However, as discussed by Pasqualin et al. [41] it could be infeasible to perform an efficient online data mapping by only having accesses to the memory pages accessed by the STM runtime since it represents only a fraction of the entire memory accessed by the application. As the
opposite, for thread mapping, the information provided by the STM runtime is exactly the one needed to perform an efficient thread mapping. One of the main objectives of thread mapping is to improve cache usage by mapping cores that access the same shared data in a way that they can share different cache levels.

Regarding thread mapping, the information about aborts, such as amount and ratio compared to commits, can be a useful metric to define thread mapping. The intuition used is that if the aborts are high, then the application is accessing a great quantity of shared data. Hence, it can be interesting to use a mapping strategy that prioritizes locality. In fact, many works used abort information to determine the thread mapping.

There are works that instead of relying solely on the number of aborts to identify a global shared pattern, try to identify which specific threads are accessing the same shared data. Chan et al. [11] tried to identify the relationship between threads when they abort. However, their mechanism has a high overhead since it is triggered on each abort and the affinity measured should be recalculated for all threads each time. Pasqualin et al. [38] used a similar idea, but tried to improve the accuracy of the mechanism by tracking transactional reads and writes, instead of only aborts. The mechanism has a lower overhead since the affinity measure is a counter that is updated once for each access. Additionally, transactional reads and writes are only sampled.

A different strategy was proposed by Zhou et al. [53, 54] to identify the best thread mapping. When the number of concurrent threads executing transactions is changed, a new thread mapping is set to match the new number of threads. Their mechanism measures the throughput of each thread mapping and chooses the one that presents a higher throughput at the end of the test phase. Although the proposed mechanism works correctly, it incurs high overhead because of the thread migrations triggered to test all mappings. As pointed out by the authors, this mechanism does not scale well on NUMA machines due to the excessive thread migrations.

Some mechanisms require previous knowledge of the applications. Using this knowledge, it is possible to perform an offline thread mapping at the beginning of the execution of the STM application. Although the main disadvantage of these offline mechanisms is the need for a preliminary run to gather the necessary information about the application, during the execution of the application, they present low overhead and can be more accurate and efficient compared to online mechanisms [2]. Another related disadvantage is that an offline mechanism can be inefficient if the application changes the sharing behavior during the execution. In contrast, an online mechanism does not need a preliminary run to gather information about applications and can adapt if the sharing behavior suddenly changes during runtime. However, depending on the chosen strategy, the online mechanism can generate an infeasible overhead to be used during runtime.

Finally, an important characteristic of the proposed mechanisms is the need to change the STM application to be able to use it. Only the works proposed by Góes et al. [27, 26] have this need, that is, the STM application needs to be created or modified to be able to benefit from the proposed optimizations. All other proposed mechanisms only change the STM runtime. Hence, it is unnecessary to change the STM applications.

4 Limitations of existing proposals and future research directions

In this section, we will discuss some limitations and opportunities of research regarding thread and data mapping in Transactional Memory.

The first observation is that no work is focusing on HTM or hybrid TM systems, only STM. Furthermore, all works used the TinySTM [24] library as a base TM to implement the proposed mechanisms. Hence, it is not clear how much thread and data mapping can be helpful for other systems or STM implementations. The same observation can be made for distributed memory systems. All works presented in this survey are focused on STM running on shared memory systems.

Except for the work of Pasqualin et al. [39] there are no works that verified the relationship between aborts and thread mapping, that is, if they influence each other. In addition, the discussion presented in [39] only pointed out that there can be a relationship between them. However, it is necessarily an in-depth investigation, analyzing each application individually to draw strong conclusions about the topic. This leads us to another research opportunity: how thread and data mapping behave when used with techniques that focus on reducing the number of aborts, such as transactional schedulers [29, 15]. This relationship was also not studied in any related work. Similarly, there are no works that measured how much energy was saved by the optimized thread and data mapping using only the information provided by the STM runtime.

Not specific about thread and data mapping, but an issue that can influence experiments testing proposed mechanisms is the lack of new and updated benchmarks for TM systems. By far the most used benchmark suite for TM is STAMP [37]. However, as pointed out in many works, STAMP is not ideal for testing online thread and data mapping since all
threads have a similar behavior, executing the same transactional code, and the sharing behavior stays the same during execution time [40, 9, 8, 26, 53, 54]. It would be interesting to change or add new applications to STAMP that present distinct sharing behaviors during execution or that have groups of threads doing different transactional jobs.

For online thread and data mapping mechanisms, it is necessary to extract information about the application during runtime with a low overhead. For this purpose, to our knowledge, only two works have been proposed [7, 45].

Finally, regarding machine learning (ML) techniques, only Castro et al. [10, 9, 8] explored this approach. However, their mechanism relies on offline techniques, which require a previous execution of the application to collect the data for the training phase. Recent works on thread and data mapping for general applications successfully used ML techniques in an online context [44]. Hence, this online ML approach could be revisited in the context of transactional memory.

5 Conclusions

Due to complex memory hierarchies and different latencies of memory accesses on multicore processors, locality of memory accesses is an essential issue for parallel application performance. Thread and data mapping are techniques to improve locality based on using information about the memory access behavior of a parallel application in order to optimize the location of threads and memory pages on NUMA systems. STM is an abstraction for thread synchronization that presents new challenges and opportunities for different types of thread and data mapping.

This paper surveyed proposals that solely use the information provided by an STM runtime to guide thread and data mapping. We found that an STM runtime can provide sufficient information to perform an efficient and effective thread mapping. However, our survey results indicate that only taking transactional information into consideration is insufficient to perform an efficient data mapping, since the STM runtime can only discover a fraction of the entire memory accessed by an application. Finally, we discussed research opportunities and directions where this research area could be expanded. Some of the research opportunities for thread and data mapping in the TM domain, for instance, are on HTM, integration with transactional schedulers, energy efficiency, and machine learning, among others.

References

[1] Rakesh Agrawal and Ramakrishnan Srikant. Fast algorithms for mining association rules in large databases. In Proceedings of the 20th International Conference on Very Large Data Bases, VLDB ’94, pages 487–499, San Francisco, CA, USA, 1994. Morgan Kaufmann Publishers Inc.

[2] Emmanuel Agullo, Olivier Beaumont, Lionel Eyraud-Dubois, and Suraj Kumar. Are static schedules so bad? a case study on cholesky factorization. In 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pages 1021–1030, Washington, DC, USA, may 2016. IEEE CS.

[3] Mohammad Ansari. Weighted adaptive concurrency control for software transactional memory. J. Supercomput., 68(3):1027–1047, June 2014.

[4] Gary Anthes. Researchers simplify parallel programming. Commun. ACM, 57(11):13–15, October 2014.

[5] Cyril Bordage and Emmanuel Jeannot. Process affinity, metrics and impact on performance: An empirical study. In Proceedings of the 18th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, CCGrid ’18, pages 523–532, Piscataway, NJ, USA, 2018. IEEE Press.

[6] Irina Calciu, Siddhartha Sen, Mahesh Balakrishnan, and Marcos K. Aguilera. How to implement any concurrent data structure for modern servers. SIGOPS Oper. Syst. Rev., 51(1):24–32, September 2017.

[7] Márcio Castro, Kiril Georgiev, Vania Marangozova-Martin, Jean-François Méhaut, Luiz Gustavo Fernandes, and Miguel Santana. Analysis and tracing of applications based on software transactional memory on multicore architectures. In 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing, pages 199–206, Washington, DC, USA, feb 2011. IEEE.

[8] Márcio Castro, Luís Fabrício W. Góes, and Jean-François Méhaut. Adaptive thread mapping strategies for transactional memory applications. Journal of Parallel and Distributed Computing, 74(9):2845 – 2859, 2014.

[9] Márcio Castro, Luís Fabrício Wanderley Góes, Luiz Gustavo Fernandes, and Jean-François Méhaut. Dynamic thread mapping based on machine learning for transactional memory applications. In Christos Kaklamanis, Theodore Papatheodorou, and Paul G. Spirakis, editors, Euro-Par 2012 Parallel Processing, pages 465–476, Berlin, Heidelberg, 2012. Springer Berlin Heidelberg.
[10] Márcio Castro, Luís Fabrício Wanderley Góes, Christiane Pousa Ribeiro, Murray Cole, Marcelo Cintra, and Jean-François Méhaut. A machine learning-based approach for thread mapping on transactional memory applications. In 2011 18th International Conference on High Performance Computing, pages 1–10, Washington, DC, USA, 2011. IEEE CS.

[11] Kinson Chan, King Tin Lam, and Cho-Li Wang. Cache affinity optimization techniques for scaling software transactional memory systems on multi-CMP architectures. In 2015 14th International Symposium on Parallel and Distributed Computing, pages 56–65, Washington, DC, USA, June 2015. IEEE Computer Society.

[12] Daming D. Chen, Philip B. Gibbons, and Todd C. Mowry. TardisTM: Incremental repair for transactional memory. In Proceedings of the Eleventh International Workshop on Programming Models and Applications for Multicores and Manycores, PMAM ’20, pages 1–10, New York, NY, USA, 2020. Association for Computing Machinery.

[13] Eduardo H. M. Cruz, Matthias Diener, and Philippe O. A. Navaux. Thread and Data Mapping for Multicore Systems. Springer Publishing Company, Cham, Switzerland, 2018.

[14] Eduardo H. M. Cruz, Matthias Diener, Laércio L. Pilla, and Philippe O. A. Navaux. EagerMap: A task mapping algorithm to improve communication and load balancing in clusters of multicore systems. ACM Trans. Parallel Comput., 5(4), March 2019.

[15] Pierangelo Di Sanzo. Analysis, classification and comparison of scheduling techniques for software transactional memories. IEEE Trans. Parallel Distrib. Syst., 28(12):3356–3373, dec 2017.

[16] Pierangelo Di Sanzo, Alessandro Pellegrini, Marco Sannicandro, Bruno Ciciani, and Francesco Quaglia. Adaptive model-based scheduling in software transactional memory. IEEE Transactions on Computers, 69(5):621–632, May 2020.

[17] Dave Dice, Ori Shalev, and Nir Shavit. Transactional Locking II. In Proceedings of the 20th International Conference on Distributed Computing, DISC’06, pages 194–208, Berlin, Heidelberg, 2006. Springer-Verlag.

[18] Diego Didona, Nuno Diegues, Anne-Marie Kermarrec, Rachid Guerraoui, Ricardo Neves, and Paolo Romano. ProteusTM: Abstraction meets performance in transactional memory. SIGARCH Comput. Archit. News, 44(2):757–771, March 2016.

[19] Nuno Diegues, Paolo Romano, and Luís Rodrigues. Virtues and limitations of commodity hardware transactional memory. In 2014 23rd International Conference on Parallel Architecture and Compilation Techniques (PACT), PACT ’14, pages 3–14, New York, NY, USA, August 2014. Association for Computing Machinery.

[20] Matthias Diener, Eduardo H. M. Cruz, Marco A. Z. Alves, Philippe O. A. Navaux, and Israél Koren. Affinity-based thread and data mapping in shared memory systems. ACM Comput. Surv., 49(4):64:1–64:38, December 2016.

[21] Matthias Diener, Eduardo H.M. Cruz, Laércio L. Pilla, Fabrice Dupros, and Philippe O.A. Navaux. Characterizing communication and page usage of parallel applications for thread and data mapping. Performance Evaluation, 88-89:18–36, jun 2015.

[22] Aleksandar Dragojević, Rachid Guerraoui, and Michal Kapalka. Stretching transactional memory. In Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI ’09, pages 155–165, New York, NY, USA, 2009. ACM.

[23] Aleksandar Dragojević, Rachid Guerraoui, Anmol V. Singh, and Vasu Singh. Preventing versus curing: Avoiding conflicts in transactional memories. In Proceedings of the 30th ACM SIGSOFT Symposium on Principles of Distributed Computing, PODC ’09, pages 7–16, New York, NY, USA, 2009. ACM.

[24] Pascal Felber, Christof Fetzer, Torvald Riegel, and Patrick Marlier. Time-based software transactional memory. IEEE Transactions on Parallel & Distributed Systems, 21:1793–1807, 2010.

[25] Fabien Gaud, Baptiste Lepers, Justin Funston, Mohammad Dashti, Alexandra Fedorova, Vivien Quêma, Renaud Lachaize, and Mark Roth. Challenges of memory management on modern NUMA systems. Commun. ACM, 58(12):59–66, November 2015.

[26] Luís Fabrício Góes, Christiane Pousa Ribeiro, Márcio Castro, Jean-François Méhaut, Murray Cole, and Marcelo Cintra. Automatic skeleton-driven memory affinity for transactional worklist applications. Int. J. Parallel Program., 42(2):365–382, April 2014.

[27] Luís Fabrício Wanderley Góes, Nikolas Ioannou, Polychronis Xekalakis, Murray Cole, and Marcelo Cintra. Autotuning skeleton-driven optimizations for transactional worklist applications. IEEE Transactions on Parallel and Distributed Systems, 23(12):2205–2218, 2012.

[28] Håkan Grahn. Transactional memory. J. Parallel Distrib. Comput., 70(10):993–1008, October 2010.
[29] Danny Hendler and Adi Suissa-Peleg. Scheduling-based contention management techniques for transactional memory. In Rachid Guerraoui and Paolo Romano, editors, *Transactional Memory. Foundations, Algorithms, Tools, and Applications: COST Action Euro-TM IC1001*, pages 213–227. Springer International Publishing, Cham, Switzerland, 2015.

[30] Maurice Herlihy, Nir Shavit, Victor Luchangco, and Michael Spear. *The Art of Multiprocessor Programming*. Elsevier, Cambridge, MA 02139, USA, second edition, 2020.

[31] Sungpack Hong, Tayo Oguntebi, Jared Casper, Nathan Bronson, Christos Kozyrakis, and Kunle Olukotun. Eigenbench: A simple exploration tool for orthogonal TM characteristics. In *Proceedings of the IEEE International Symposium on Workload Characterization (IISWC’10)*, IISWC ’10, pages 1–11, Washington, DC, USA, 2010. IEEE Computer Society.

[32] Emmanuel Jeannot. Process mapping on any topology with TopoMatch. *Journal of Parallel and Distributed Computing*, 170:39–52, 2022.

[33] Emmanuel Jeannot, Esteban Meneses, Guillaume Mercier, François Tessier, and Gengbin Zheng. Communication and topology-aware load balancing in Charm++ with TreeMatch. In *2013 IEEE International Conference on Cluster Computing (CLUSTER)*, pages 1–8, Washington, DC, USA, 2013. IEEE Computer Society.

[34] Emmanuel Jeannot, Guillaume Mercier, and François Tessier. Process placement in multicore clusters: Algorithmic issues and practical techniques. *IEEE Trans. Parallel Distrib. Syst.*, 25(4):993–1002, 2014.

[35] Christoph Lameter. NUMA (Non-Uniform Memory Access): An overview. *Queue*, 11(7):40:40–40:51, July 2013.

[36] Arya Mazaheri, Felix Wolf, and Ali Jannesari. Unveiling thread communication bottlenecks using hardware-independent metrics. In *Proceedings of the 47th International Conference on Parallel Processing*, ICPP 2018, pages 1–10, New York, NY, USA, 2018. ACM.

[37] Chi Cao Minh, JaeWoong Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford Transactional Applications for Multi-Processing. In *2008 IEEE International Symposium on Workload Characterization*, pages 35–46, Washington, DC, USA, Sept 2008. IEEE Computer Society.

[38] Douglas P. Pasqualin, Matthias Diener, André R. Du Bois, and Maurício L. Pilla. Online sharing-aware thread mapping in software transactional memory. In *2020 32nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, pages 35–42, Washington, DC, USA, September 2020. IEEE CS.

[39] Douglas P. Pasqualin, Matthias Diener, André R. Du Bois, and Maurício L. Pilla. Thread affinity in software transactional memory. In *19th Int. Symposium on Parallel and Distrib. Comput. (ISPDC)*, pages 180–187, Washington, DC, USA, July 2020. IEEE CS.

[40] Douglas P. Pasqualin, Matthias Diener, André R. Du Bois, and Maurício L. Pilla. Characterizing the sharing behavior of applications using software transactional memory. In Felix Wolf and Wanling Gao, editors, *Benchmarking, Measuring, and Optimizing (Bench 2020)*, volume 12614 of *Lecture Notes in Computer Science*, pages 3–21, Cham, 2021. Springer International Publishing.

[41] Douglas P. Pasqualin, Matthias Diener, André R. Du Bois, and Maurício L. Pilla. Sharing-aware data mapping in software transactional memory. In Alex Orailoglu, Matthias Jung, and Marc Reichenbach, editors, *Embedded Computer Systems: Architectures, Modeling, and Simulation*, volume 13227 of *Lecture Notes in Computer Science*, pages 481–492, Cham, 2022. Springer International Publishing.

[42] François Pelleguini. Static mapping by dual recursive bipartitioning of process architecture graphs. In *Proceedings of IEEE Scalable High Performance Computing Conference*, pages 486–493, Washington, DC, USA, 1994. IEEE Computer Society.

[43] John Ross Quinlan. Induction of decision trees. *Mach. Learn.*, 1(1):81–106, March 1986.

[44] Isaac Sánchez Barrera, David Black-Schaffer, Marc Casas, Miquel Moretó, Anastasiia Stupnikova, and Mihail Popov. Modeling and optimizing NUMA effects and prefetching with machine learning. In *Proceedings of the 34th ACM International Conference on Supercomputing*, ICS ’20, pages 1–13, New York, NY, USA, 2020. Association for Computing Machinery.

[45] Martin Schindewolf and Wolfgang Karl. Capturing transactional memory application’s behavior – the prerequisite for performance analysis. In Victor Pankratius and Michael Philippien, editors, *Multicore Software Engineering, Performance, and Tools*, volume 7303 of *Lecture Notes in Computer Science*, pages 30–41, Berlin Heidelberg, 2012. Springer-Verlag.
[46] Nir Shavit and Dan Touitou. Software transactional memory. In Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, PODC ’95, pages 204–213, New York, NY, USA, 1995. ACM.

[47] Pirah Noor Soomro, Muhammad Aditya Sasonko, and Didem Unat. BindMe: A thread binding library with advanced mapping algorithms. Concurrency and Computation: Practice and Experience, 30(21):e4692, June 2018.

[48] John A. Trono. Transactions: They’re not just for banking any more. J. Comput. Sci. Coll., 30(5):160–166, May 2015.

[49] Rik van Riel and Shen Feng. Documentation for /proc/sys/kernel. https://www.kernel.org/doc/html/latest/admin-guide/sysctl/kernel.html#numa-balancing, 2021. Accessed 5 June 2021.

[50] Chee Siang Wong, Ian Tan, Rosalind Deena Kumari, and Fun Wey. Towards achieving fairness in the Linux scheduler. SIGOPS Oper. Syst. Rev., 42(5):34–43, July 2008.

[51] Zhenwei Wu, Kai Lu, Ruibo Wang, and Wenzhe Zhang. A survey on optimizations towards best-effort hardware transactional memory. CCF Transactions on High Performance Computing, 2(4):401–414, Dec 2020.

[52] Richard M. Yoo and Hsien-Hsin S. Lee. Adaptive transaction scheduling for transactional memory systems. In Proceedings of the Twentieth Annual Symposium on Parallelism in Algorithms and Architectures, SPAA ’08, pages 169–178, New York, NY, USA, 2008. ACM.

[53] Naweiluo Zhou, Gwenaël Delaval, Bogdan Robu, Éric Rutten, and Jean-François Méhaut. Autonomic parallelism and thread mapping control on software transactional memory. In 2016 IEEE International Conference on Autonomic Computing (ICAC), pages 189–198, Washington, DC, USA, 2016. IEEE CS.

[54] Naweiluo Zhou, Gwenaël Delaval, Bogdan Robu, Éric Rutten, and Jean-François Méhaut. An autonomic-computing approach on mapping threads to multi-cores for software transactional memory. Concurrency and Computation: Practice and Experience, 30(18):e4506, may 2018.