Reconfigurable electro-optical logic gates using a 2-layer multilayer perceptron

Chu-En Lin¹, Yueh-Heng Lu², Meng-Ting Zhou² & Chii-Chang Chen²*

In this work, we aim to use the optical amplifiers, directional couplers and phase modulators to build the electro-optical gates. Thanks to the 2-layer-multilayer-perceptron structure, the inversion of matrix is performed to obtain the coupling ratio of the directional couplers and the phase delay of the phase modulators. The electro-optical OR, AND, XOR, NAND, NOR and XNOR gates are demonstrated. Moreover, we not only study the results under the ideal condition of device, but also discuss the imperfect situation with 1% error of fabrication or operation to study the tolerance of this system. Through our simulation results, the visibility of the gate output can be higher than 0.83. The gates can be fabricated in a silicon-based chip to develop the integrated optics computing system.

Optical computing is a striking issue in recent years. The logic gates are the fundamental devices to carry out this task. All-optical logic gates based on photonic crystal (PC) waveguides, and ring resonators were proposed recently. Also, there are many all-optical structures proposed to demonstrate the all-optical reservoir computing devices. Thanks to the progress of the photonic technology which have been investigated intensively in recent decades, we can make these devices as a tiny chip. Moreover, the temporal solitons and the continuous-wave light sources were used as the carriers of the input and output signals. The refractive index change of the waveguide by means of non-linear Kerr effect with high power light beam produces the tuning or switching of the output states of logic gates. However, a long propagation path around several micrometers or even millimeters through the dielectric waveguides to deliver the light from light source to the logic gates might not be avoidable in a dielectric material (such as silicon) chip. The light might be absorbed by the waveguides leading to the deformation of the solitons. The low absorption and dispersion waveguides such as the hollow waveguide or using 3-dimensional PC structure over the waveguide might be considered to connect the light sources and the logic gates as well as to connect between the logic gates.

Active components such as a tri-mode laser, Fabry–Perot laser, and semiconductor saturable absorber had also been proposed to form the all-optical logic gates. Through tuning the optical injection of the tri-mode lasers, the change of logical state can be achieved. High-speed all-optical logic gates at the bit rate of 340 Gb/s using the cross-gain modulation in semiconductor optical amplifier has also been achieved.

Recently, researchers proposed the logic gates which are formed by microring/microdisk modulator. Although the microring-/microdisk-modulators are tinier than our logic gate, the control process is more complicated than our design. With regard to the microring-modulator logic gates, they can achieve only AND, OR and XOR gates. However, they need to modify the optical structure to carry out the corresponding function. In our study, we only need to tune the coupling ratio of the directional couplers and the phase of the phase shifter to achieve 6 logic gates at the single output port. For microdisk-modulator logic gates, the authors also can achieve OR, NOR, XNOR, XOR, AND and NAND logic gates. However, the tunable laser providing 3 different wavelengths should be used. The size of the laser source and the external cavity to tune the wavelength might occupy several hundred square micrometers or even several square millimeters. The dimension of the integrated chip could be similar to that of our design.

In our previous work, we took advantage of the reservoir computing (RC) and unsupervised learning method of optical neuron networks to establish an XOR gate. This XOR gate with low bit error ratio was obtained by scanning the delay of optical phase shifter. In the present work, an electro-optical (EO) logic gates based on RC without the recurrent property are proposed. Obviously, it is a 2-layer-multilayer-perceptron (2-layer MLP) structure. This logic gates are composed of the optical amplifiers, directional couplers (DCs), and phase modulators (PMs). Comparing this new logic gates to our previous works, the feedback signal (the recurrent property)
is removed in this new design. The switching time between 0 and 1 for the output of the gates can be shortened.

In this work, the matrix inversion is performed to calculate the coupling ratio of the DCs and the phase delay of the PMs using the target output of the logic gates in the same optical configuration. The reconfigurable electro-optical OR, AND, XOR, NAND, NOR and XNOR gates formed by one optical structure are demonstrated.

Design of the 2-layer-multilayer-perceptron structure

It is known that RC system has been extensively used in the development of logic gates, waveform recognition, and rainfall prediction. This system is composed of the input weight matrix $W_{in}$, the recurrent weight matrix $W$, and the readout matrix $W_{out}$. The input matrix $W_{in}$ is used to scale the size of the input data to the size of the matrix $W$. The value of the elements in $W_{in}$ and $W$ is chosen randomly. In this study, the learning is completed in a single pass-through training data. The optimal readout matrix $W_{out}$ is used to generate the output of the RC system.

In RC system, the neuron can be described as a function of the current input and its previous calculation result which can be expressed by

$$X(n) = (1 - L)X(n - 1) + Lf(W_{in}u(n) + WX(n - 1))$$  \hspace{1cm} (1)

where the function $f$ is the nonlinear activation function of the neuron. Usually, the hyperbolic tangent function, tanh(), is used as the nonlinear activation function to converge the output value of neuron within $-1$ and $1$.

In this research, the non-linear function of our optical neuron is provided by the optical amplifiers. (The optical setup is shown in Fig. 1.) $L$ is the leaky rate which is a real number from 0 to 1. However, since we do not use the recurrent property of RC in the optical neural network, $L$ and $W$ are set to be 1 and null, respectively producing a 2-layer MLP structure. $u(n)$ represents the $n$-th input data. Thus, the reservoir activation state, $X(n)$, is modified to $f(W_{in}u(n))$. The network target output $Y_{target}$ is given by

$$Y_{target} = W_{out}X$$  \hspace{1cm} (2)

$$W_{out} = \begin{bmatrix} w_1 & w_2 & \cdots & w_M \end{bmatrix}$$  \hspace{1cm} (3)

$$X = \begin{bmatrix} X_1(1) & X_1(2) & \cdots & X_1(N) \\ X_2(1) & X_2(2) & \cdots & X_2(N) \\ \cdots & \cdots & \cdots & \cdots \\ X_M(1) & X_M(2) & \cdots & X_M(N) \end{bmatrix}$$  \hspace{1cm} (4)

In Eq. (3), $M$ and $N$ are the number of the neurons and the number of the input data, respectively. By collecting the training data $X$ and the target training signals $Y_{target}$, the readout matrix $W_{out}$ can be obtained by inverting the matrix $X$ from Eq. (2).

$$W_{out} = Y_{target}X^{-1}$$  \hspace{1cm} (5)

The main feature of 2-layer MLP is the fact that the training (or the optimization) is done by dealing with the readout matrix $W_{out}$ using the inverse of the matrix $X$. As we mentioned above, once we obtain the elements of $W_{out}$, we could deduce the coupling ratio and phase in our DCs and PMs, respectively. This will be detailed in the next section.
in the next section. Through this method, we can obtain the parameters of the optical devices in this optical neural network.

**Methods**

Figure 1 illustrates the optical setup of our EO neural-network-based logic gates. The CW laser source at the wavelength of 1550 nm with the power of 0.1 W is launched into the DCm of our logic gate. The optical nonlinear effect of the optical fibers which connect the optical devices are ignored. This DCm, with the coupling ratio of 50% is used to divide equally the input light into two light beams. The two light beams are launched into the two phase modulators (PMa and PMb in Fig. 1) individually. The half-wave voltage \( V_\pi \) of the PMa and PMb is set randomly to be 1 V and 2 V, respectively. The input signals A and B are applied on the phase modulators PMa and PMb, respectively. The applied voltages are 0 or 1 V of the phase modulators to present the logic 0 and 1, respectively. PMa and PMb are connected to the directional coupler DCa. After that, the output signals of DCa are launched into DCb and DCc. DCa, DCb and DCc serve as the input matrix \( Y_{\text{target}} \) for the XOR gate. The optical nonlinear effect of the optical fibers which connect the optical devices are ignored. The DCin with the coupling ratio of 50% is used to divide equally the input light into two light beams. The two light beams are launched into the two phase modulators PM1, PM2 and PM3 as well as the 3 directional couplers DC1, DC2 and DC3.

The four outputs of the DCb and DCc are connected to the optical amplifiers A1, A2, A3 and A4, individually. The optical gain of the amplifiers is given by \( G_0 / (1 + G_0 P / P_{\text{sat}}) \) where \( G_0, P, P_{\text{sat}} \) are the small signal power gain, the power of the input light, and the saturation output power, respectively. For all amplifiers, the small signal power gain and the saturation output power are set to be 30 dB and 30dBm, respectively. The optical amplifiers provide the non-linear function which is required for 2-layer MLP system. The complex electric field of the output light of the amplifiers A1, A2, A3 and A4 are denoted by \( X_1, X_2, X_3 \) and \( X_4 \), respectively, which are regarded as the output of the neurons. Therefore, the number of the neurons, \( M \) in Eqs. (3) and (4) is 4. In other words, an optical amplifier can be regarded as an optical neuron. The readout matrix \( W_{\text{out}} \) is composed of the 3 phase modulators PM1, PM2 and PM3 as well as the 3 directional couplers DC1, DC2 and DC3. \( \theta_1, \theta_2 \) and \( \theta_3 \) are the phase delay of the phase modulators PM1, PM2 and PM3, respectively. \( \alpha_1, \alpha_2 \) and \( \alpha_3 \) are the coupling ratios of the DC1, DC2 and DC3, respectively. The general formula of the output of electric field for the phase modulator and the directional coupler can be given by Eqs. (6) and (7), respectively.

\[
X_{\text{out}} = X_{\text{in}} e^{i\alpha}
\]

(6)

\[
\begin{bmatrix}
X_{\text{out}1} \\
X_{\text{out}2}
\end{bmatrix} =
\begin{bmatrix}
\sqrt{1 - \alpha} & i\sqrt{\alpha} \\
i\sqrt{\alpha} & \sqrt{1 - \alpha}
\end{bmatrix}
\begin{bmatrix}
X_{\text{in}1} \\
X_{\text{in}2}
\end{bmatrix}
\]

(7)

where \( X_{\text{in}} \) and \( X_{\text{out}} \) represent the complex input and output electric fields of the components, respectively. \( \phi \) and \( \alpha \) are the phase delay of the phase modulators and the coupling ratio of the 2 by 2 DCs, respectively. The two input lights in the directional coupler are interfered. Using Eqs. (6) and (7), the complex electric field of the output light of the whole system \( Y_{\text{target}} \) can be derived by

\[
y_{\text{target}} = \sqrt{1 - \alpha_3} \sqrt{1 - \alpha_1} X_1 + j \sqrt{1 - \alpha_3} \sqrt{1 - \alpha_2} e^{i(\theta_1)} X_2
\]

\[
+ j \sqrt{\alpha_3} \sqrt{1 - \alpha_2} e^{i(\theta_2)} X_3 - \sqrt{\alpha_3} \sqrt{\alpha_2} e^{i(\theta_2 + \theta_3)} X_4
\]

(8)

The first step of the design process is to define the gate. For example, for an XOR gate, the possible recombination of the input signals A and B are (0, 0), (0, 1 V), (1 V, 0) and (1 V, 1 V). Thus, in Eq. (4), the number of the possible recombination of the input signals, \( N \), is 4. The corresponding result \( Y_{\text{target}} \) for the XOR gate are \([0, 1, 1, 0]\) and \([1, 0, 0, 1]\). The complex electric fields \( X_1, X_2, X_3 \) and \( X_4 \) are located at the output of \( A_1, A_2, A_3 \) and \( A_4 \), respectively, as shown in Fig. 1. For each recombination of the input signals, the complex values of \( X_1, X_2, X_3 \) and \( X_4 \) are collected to form the 4 by 4 matrix \( X \) in Eq. (4). According to Eq. (5), the values of \( w_1, w_2, w_3 \) and \( w_4 \) of the 1 by 4 matrix \( W_{\text{out}} \) can be obtained using \( Y_{\text{target}} \) and \( X \). The coefficients of the terms \( X_1, X_2, X_3 \) and \( X_4 \) in Eq. (8) are equal to the 4 complex values \( w_1, w_2, w_3 \) and \( w_4 \) of \( W_{\text{out}} \) forming 4 simultaneous equations. The phases of the complex numbers \( w_1, w_2, w_3 \) and \( w_4 \) are denoted by \( \theta_1, \theta_2, \theta_3 \) and \( \theta_4 \). The boundary conditions for \( \alpha_1, \alpha_2, \alpha_3 \), are real numbers between 0 and 1. By solving the simultaneous equations, \( \alpha_1, \alpha_2, \alpha_3, \theta_1, \theta_2 \) and \( \theta_3 \) can be obtained by

\[
\alpha_1 = \frac{1}{1 - \frac{w_1}{w_2} e^{i(\theta_1)}}
\]

(9)

\[
\alpha_2 = \frac{1}{1 - \frac{w_3}{w_4} e^{i(\theta_2)}}
\]

(10)

\[
\alpha_3 = \frac{(1 - \alpha_1) e^{2i(-\theta_2 - \theta_3)}}{(1 - \alpha_1) e^{2i(-\theta_2 - \theta_3)} + \frac{w_1}{w_2} \alpha_2}
\]

(11)
Results and discussion

The $Y$ target for the OR, AND, XOR, NAND, NOR, XNOR logic gates is $[0\ 1\ 1\ 1]$, $[0\ 0\ 0\ 1]$, $[0\ 1\ 1\ 0]$, $[1\ 1\ 1\ 0]$, $[1\ 0\ 0\ 0]$ and $[1\ 0\ 0\ 1]$, respectively. For each gate, the coupling ratios of the $DCA$, $DCB$ and $DCC$ in Fig. 1, $\alpha_A$, $\alpha_B$ and $\alpha_C$, are chosen randomly for 100 times to obtain the best tolerance. The detail calculation of tolerance will be discussed in the next section. The obtained $\alpha_A$, $\alpha_B$ and $\alpha_C$ for each gate are listed in Table 1. The corresponding coupling ratio of the directional couplers $DC_1$, $DC_2$, $DC_3$ and the phase delay of the phase modulators $PM_1$, $PM_2$, $PM_3$ calculated through Eqs. (2)–(14) are listed in Table 2. The output powers of the OR, AND, XOR, NAND, NOR and XNOR logic gates for different input signals $A$ and $B$ are shown in Fig. 2. For the electro-optical logic gates, the relation between the input signals and the output of the 2-layer MLP system follows the truth table of the corresponding logic gates. The reconfigurable logic gate can be achieved by tuning the parameters of the directional couplers$^{27-30}$ and phase modulators$^{31}$ as listed in Tables 1 and 2. It is worth mentioning that the phase delay of the phase modulators for NOR gate is close to null revealing that the phase modulators $PM_1$, $PM_2$ and $PM_3$ might be removed. For the other gates, it is might be possible to find the solution to remove the phase modulators.

We use the visibility of the output signals of logic 0 and logic 1 to evaluate the tolerance of our logic gates. The definition of visibility is shown in Eq. (15)$^{32}$

$$V = \frac{I_{1\ min} - I_{0\ max}}{I_{1\ min} + I_{0\ max}}$$

where $I_{1\ min}$ and $I_{0\ max}$ are the minimum light intensity of the high level (logic 1) and the maximum light intensity of the low level (logic 0), respectively. For example, for the output logic of XOR gate $[0\ 1\ 1\ 0]$, if the output intensity of the 2-layer MLP system is $[0.001, 0.013, 0.011, 0.002]$, we choose $I_{1\ min}$ and $I_{0\ max}$ as 0.011 and 0.002, respectively to calculate the visibility.

Since the coupling ratio of the directional couplers $DC_1$, $DC_2$, $DC_3$ and the phase delay of the phase modulators $PM_1$, $PM_2$, $PM_3$ are solved using Eqs. (2)–(14), the light intensity of the low level (logic 0) is null. The corresponding visibility of the output signals for all logic gates is unity.

During the fabrication of the directional couplers by optical fibers or by silicon waveguides, 1% error of the coupling ratio may happen. During the operation of the phase modulators by applying the voltage on the device, 1% error of the phase delay may occur. We calculate the visibility of the output signals as the coupling ratio of $DC_1$, $DC_2$, $DC_3$ and the phase delay of the phase modulators $PM_1$, $PM_2$, $PM_3$ are increased with 1% error. For

| gate | $\alpha_A$ (%) | $\alpha_B$ (%) | $\alpha_C$ (%) |
|------|----------------|----------------|----------------|
| OR   | 68             | 6              | 3              |
| AND  | 73             | 89             | 98             |
| XOR  | 56             | 83             | 96             |
| NAND | 22             | 8              | 7              |
| NOR  | 58             | 23             | 81             |
| XNOR | 56             | 4              | 76             |

**Table 1.** The coupling ratio of the directional coupler $DCA$, $DCB$ and $DCC$.

| gate | $\alpha_1$ (%) | $\alpha_2$ (%) | $\alpha_3$ (%) | $\varphi_1$ | $\varphi_2$ | $\varphi_3$ |
|------|----------------|----------------|----------------|-------------|-------------|-------------|
| OR   | 71             | 56             | 47             | $-3.91^\circ$ | $-11.43^\circ$ | 114.98$^\circ$ |
| AND  | 43             | 27             | 25             | $-10.16^\circ$ | $-20.43^\circ$ | $-81.14^\circ$ |
| XOR  | 49             | 37             | 64             | $8.88^\circ$  | 5.91$^\circ$  | 47.83$^\circ$  |
| NAND | 47             | 55             | 74             | 0.46$^\circ$  | 5.82$^\circ$  | $-8.27^\circ$  |
| NOR  | 51             | 48             | 1              | $0^\circ$     | $0^\circ$     | $0^\circ$     |
| XNOR | 57             | 52             | 25             | 7.14$^\circ$  | $-11.74^\circ$ | 106.32$^\circ$  |

**Table 2.** The coupling ratio of the directional coupler $DC_1$, $DC_2$ and $DC_3$ and the phase delay of the phase modulators $PM_1$, $PM_2$ and $PM_3$. Significant values are in bold.

\[
\varphi_1 = \theta_2 - \frac{\pi}{2} \tag{12}
\]

\[
\varphi_2 = \theta_4 - \theta_3 - \frac{\pi}{2} \tag{13}
\]

\[
\varphi_3 = \theta_3 - \frac{\pi}{2} \tag{14}
\]
example, for XOR gate, $\alpha_1$ obtained from Eq. (9) is 49% as listed in Table 2. As $\alpha_1$ is increased from 49 to 50% ($\alpha_A$, $\alpha_B$, $\alpha_C$, $\alpha_2$, $\phi_1$, $\phi_2$ and $\phi_3$ are left unchanged as listed in Tables 1 and 2), the visibility of the output signal is calculated to be 0.99. For another example, for the XOR gate, as $\phi_1$ is increased from 8.88° to 12.48° (increasing 3.6° = 1% from $-\pi$ to $\pi$), the visibility of the output signals is 0.91. For 100 calculations of different $\alpha_A$, $\alpha_B$, $\alpha_C$ of each gates, the highest visibility of the 2-layer MLP system for all logic gates due to 1% error of the devices is listed in Table 3.

We can observe that for 1% error of the coupling ratio of the directional couplers DC1, DC2, and DC3 as well as the phase delay of the phase modulators PM1, PM2, PM3, Significant values are in bold.

We can observe that for 1% error of the coupling ratio of the directional couplers DC1, DC2, and DC3, the worst visibility is 0.98. For 1% error of the phase delay of the phase modulators PM1, PM2, and PM3, the worst visibility is 0.83. It seems that the results could be acceptable showing that the reconfigurable optical logic gates can be achieved even with the fabrication or operation errors. In electronics, a flip-flop or latch is a circuit that

**Figure 2.** The output power of (a) OR, (b) AND, (c) XOR, (d) NAND, (e) NOR and (f) XNOR logic gates.

|     | $\alpha_1$ | $\alpha_2$ | $\alpha_3$ | $\omega_1$ | $\omega_2$ | $\omega_3$ |
|-----|------------|------------|------------|------------|------------|------------|
| OR  | 1.00       | 0.99       | 1.00       | 0.98       | 0.94       | 1.00       |
| AND | 0.99       | 1.00       | 1.00       | 0.93       | 0.99       | 1.00       |
| XOR | 0.99       | 0.98       | 1.00       | 0.91       | 0.89       | 0.99       |
| NAND| 0.99       | 0.98       | 1.00       | 0.93       | 0.86       | 1.00       |
| NOR | 0.98       | 1.00       | 0.99       | 0.83       | 1.00       | 1.00       |
| XNOR| 0.99       | 1.00       | 1.00       | 0.89       | 0.94       | 1.00       |

**Table 3.** The visibility of the output signals for 1% error of coupling ratio of the directional couplers DC1, DC2, and DC3 as well as the phase delay of the phase modulators PM1, PM2, PM3. Significant values are in bold.
can be used to store state information with a pair of cross-coupled NOR of NAND gates. The further application of the reconfigurable optical logic gates is to build the flip-flop. The optical memory could be realized.

Conclusion

In this work, we successfully establish an optical structure which can achieve EO logic gates. Thanks to this 2-layer-MLP structure, we can carry out the OR, AND, XOR, NAND, NOR and XNOR logic gates. In other words, we could take advantage of one optical neural network to achieve the most basic logic gates in optical approach. According to Eq. (5), we obtain the coupling ratio of the directional couplers $D_{C_1}$, $D_{C_2}$, and $D_{C_3}$, and the phase delay of the phase modulators $P_{M_1}$, $P_{M_2}$, $P_{M_3}$ under the ideal condition. The tolerance of the optical devices in our optical neural network is studied. The visibility changes of the output signals due to the 1% error during the fabrication and operation of the optical devices could be acceptable indicating that the reconfigurable optical logic gates can be realized in one optical configuration. Comparing our EO logic gates to the conventional electric logic gates, this EO logic gates have the capability of higher operating frequency, and high speed. In our study, the logic-gates functions among OR, AND, XOR, NAND, NOR and XNOR can be designed when the PMs and the coupling ratio of DCs are tuned in this EO logic gates. Thus, the control process is simpler. The present design uses the neural networks without recurrent property. The calculation performance could be faster than that of the previous work. The optical logic gates can be applied to build an optical memory using the latch structure to store the information.

Data availability

The datasets used and/or analysed during the current study available from the corresponding author on reasonable request.

Received: 29 June 2022; Accepted: 10 August 2022
Published online: 20 August 2022

References

1. Saharia, A. et al. A comparative study of various all-optical logic. (ed. Janyani, V., Singh, G., Tiwari, M., & d’Alessandro, A.) 429–437 (Springer, 2019).
2. Selvakumari, M., Prabha, K. R., Robinson, S. & Batcha, A. S. Investigation on two dimensional photonic crystal based all optical logic gates. (ed. Zakaria, Z & Emamian, S.S.) 129–142 (Springer, 2022).
3. Heydarian, K., Nosratpour, A. & Razaghi, M. Design and analysis of an all-optical NAND logic gate using a photonic crystal semiconductor optical amplifier based on the Mach–Zehnder interferometer structure. Photonics Nanostruct. Fundam. Appl. 49, 100992 (2022).
4. El Haffar, R., Mahboub, O., Farkhsi, A. & Figuigue, M. All-optical logic gates using a plasmonic MIM waveguide and elliptical ring resonator. Plasmonics 17, 831–842 (2022).
5. Lin, C. E. et al. All optical XOR logic gate formed by unsupervised optical neuron networks. Neurocomputing 460, 205–210 (2021).
6. Duport, F., Schneider, B., Smerieri, A., Haelterman, M. & Massar, S. All-optical reservoir computing. Opt. Express 20, 22783–22795 (2012).
7. Dejonckheere, A. et al. All-optical reservoir computer based on saturation of absorption. Opt. Express 22, 10868–10881 (2014).
8. Feldmann, J., Youngblood, N., Wright, C. D., Bhaskaran, H. & Pernice, W. H. P. All-optical spiking neurosynaptic networks with self-learning capabilities. Nature 569, 208–214 (2019).
9. Cai, D. P. et al. Compact pulley-type microring resonator with high quality factor. Appl. Phys. Express 7, 112202 (2014).
10. Cai, D. P. et al. High Q-factor microring resonator wrapped by the curved waveguide. Sci. Rep. 5, 10078 (2015).
11. Chiu, W. Y. et al. A photonic crystal ring resonator formed by SOI nano-rods. Opt. Express 15, 15500–15506 (2007).
12. Chen, C. C., Pertsch, T., Illiev, L., Ledderer, F. & Tunnemann, A. Directional emission from photonic crystal waveguides. Opt. Express 14, 2423–2428 (2006).
13. Iandieri, V. et al. Functional all-optical logic gates for true time-domain signal processing in nonlinear photonic crystal waveguides. Opt. Express 28, 18317–18331 (2020).
14. Liu, J. C. et al. Numerical simulation of all-optical logic gates based on hybrid-cavity semiconductor lasers. J. Opt. Soc. Am. A 38, 808–816 (2021).
15. Lo, S. S., Wang, M. S. & Chen, C. C. Semiconductor hollow optical waveguides formed by omni-directional reflectors. Opt. Express 12, 6589–6593 (2004).
16. Chiu, H. K., Hsiao, F. L., Chan, C. H. & Chen, C. C. Compact and low-loss bent waveguides with distributed Bragg reflector. Opt. Express 16, 15069–15073 (2008).
17. Chen, C. C., Tsai, Y. L., Hsu, C. L. & Chang, J. Y. Propagation loss reduction of photonic crystal slab waveguides by microspheres. Opt. Express 12, 3934–3939 (2004).
18. Nakarmi, B., Zhang, X. & Won, Y. H. All-optical 4x10 Gbps NAND gate using single mode Fabry–Pérot laser diode. Opt. Express 23, 26952–26961 (2015).
19. Pradhan, R. All-optical XNOR/NOT logic gates and LATCH based on a reflective vertical cavity semiconductor saturable absorber. Appl. Opt. 53, 3807–3813 (2014).
20. Ying, Z. et al. Automated logic synthesis for electro-optic logic-based integrated optical computing. Opt. Express 26, 28002–28012 (2018).
21. Gostimirović, D. & Ye, W. N. Ultrafast compact CMOS-compatible optical logic using carrier depletion in microdisk resonators. Sci. Rep. 7, 1–10 (2017).
22. Cheng, T. Y., Chou, D. Y., Liu, C. C., Chang, Y. J. & Chen, C.-C. Optical neural networks based on optical fiber-communication system. Neurocomputing 364, 239–244 (2019).
23. Cheng, T. Y., Liu, C. C., Hsu, D. Y. & Chen, C.-C. Impact of coupling topology upon noise robustness of small optical reservoirs. Sci. Rep. 10, 14086 (2020).
24. Yen, M. H., Liu, D. W., Hsin, Y. C., Lin, C. E. & Chen, C. C. Application of the deep learning for the prediction of rainfall in Southern Taiwan. Sci. Rep. 9, 12774 (2019).
25. Lukoševičius, M. A Practical Guide to Applying Echo State Networks (ed. Montavon, G., Orr, G. B. & Müller, K. R.) (Springer, 2019).
26. Lukoševičius, M., Jaeger, H. & Schrauwen, B. Reservoir computing trends. KI Künstliche Intelligenz 26, 365–371 (2012).
Acknowledgements
The authors thank Taiwan Semiconductor Research Institute for the software support. This work was supported by Ministry of Science and Technology, Taiwan [Grant Numbers MOST 110-2112-M-008-032].

Author contributions
C.-C.C. supervised this research topic. C.-E.L., Y.-H.L. and M.-T.Z. executed the simulation. Y.-H.L. and M.-T.Z. performed the simulation result. C.-C.C. and C.-E.L. analyzed the results and wrote this manuscript. All authors discussed and commented on the results and manuscript.

Competing interests
The authors declare no competing interests.

Additional information
Correspondence and requests for materials should be addressed to C.-C.C.

Reprints and permissions information is available at www.nature.com/reprints.

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2022