Jarvinen, Okko; Kempi, Ilia; Unnikrishnan, Vishnu; Stadius, Kari; Kosunen, Marko; Ryynänen, Jussi

Fully Digital On-Chip Wideband Background Calibration for Channel Mismatches in Time-Interleaved Time-Based ADCs

Published in:
IEEE Solid-State Circuits Letters

DOI:
10.1109/LSSC.2022.3145918

Published: 24/01/2022

Document Version
Publisher's PDF, also known as Version of record

Published under the following license:
CC BY

Please cite the original version:
Jarvinen, O., Kempi, I., Unnikrishnan, V., Stadius, K., Kosunen, M., & Ryynänen, J. (2022). Fully Digital On-Chip Wideband Background Calibration for Channel Mismatches in Time-Interleaved Time-Based ADCs. IEEE Solid-State Circuits Letters, 5, 9-12. https://doi.org/10.1109/LSSC.2022.3145918

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.
Fully Digital On-Chip Wideband Background Calibration for Channel Mismatches in Time-Interleaved Time-Based ADCs

Okko Järvinen*, Ilia Kempi, Vishnu Unnikrishnan*, Member, IEEE, Kari Stadius*, Member, IEEE, Marko Kosunen*, Member, IEEE, and Jussi Ryynänen*, Senior Member, IEEE

Abstract—This letter presents a fully integrated on-chip digital mismatch compensation system for time-based time-interleaved (TI) data converters. The proposed digital compensation features blind calibration of gain, offset, and timing mismatches. The implemented system uses time-based sampling clock mismatch detection, achieving convergence within 32K samples, which is on par with analog-assisted background methods. A specialized filter structure compensates for timing mismatches of magnitude up to 0.21 of the sampling period, nearly triple the range of other published digital compensation methods, and is effective for input signals up to 0.92 Nyquist bandwidth. The on-chip digital correction achieves suppression of all mismatch tones to levels below −60 dBc while running fully in the background. The operation is demonstrated with an 8× TI 2-GS/s analog-to-digital converter (ADC) prototype implemented in a 28-nm CMOS process.

Index Terms—Analog-to-digital converter (ADC), cyclic-coupled ring oscillator (CCRO), digital calibration, finite-impulse response (FIR), least mean-square (LMS), mismatch, time based, time interleaving, timing skew.

I. INTRODUCTION

Modern wireless communication applications require analog-to-digital converters (ADCs) with gigahertz-range bandwidth (BW). The time-interleaved (TI) ADC is a common architecture for achieving a wideband operation by carrying out the conversion with several parallel sub-ADCs. However, the overall performance of the TI-ADC is limited by the matching between the sub-ADCs in terms of gain, offset, and timing. The mismatches can be detected and corrected in analog, digital, or mixed-signal domains. Analog-assisted digital methods can provide a fast and accurate calibration for the mismatch errors. However, they require auxiliary circuits [1], [2] or reference ADCs. Split TI-ADC is proposed for reference-free calibration [3]. Fully digital methods [4] can provide more general and flexible solutions that are portable between process nodes and designs. This letter presents a fully integrated on-chip digital mismatch compensation solution with a unique background skew correction scheme facilitated by the time-based converter architecture. It employs a least mean-square (LMS) algorithm for blind gain and offset calibration and a fully digital skew mismatch estimator, achieving convergence within 32K samples, which is comparable to other analog-assisted methods. Furthermore, a cascaded reconstruction filter structure is implemented to compensate for timing mismatches of magnitude up to 0.21 Tc, providing nearly triple the range of other compensation methods while retaining a wide 0.92 fNyq correction BW. The proposed digital calibration system aims to ease the complexity of analog front-end design in terms of matching and clock distribution.

This letter is organized as follows. Section II presents the time-based TI-ADC architecture. The channel mismatch calibration is described in Section III. Section IV presents the measured results and comparison to comparable works.

II. TIME-BASED TI-ADC

Fig. 1 presents the block diagram of the prototype TI-ADC, where eight time-based 250-MS/s ADCs are time interleaved to operate as a 2-GS/s TI-ADC. The prototype sub-ADC employs a constant-slope voltage-to-time converter (VTC) and a cyclic-coupled ring oscillator (CCRO) time-to-digital converter (TDC). The CCRO TDC and encoder are based on our earlier work [5], [6]. To support the description of the calibration methods used in this letter, the operation of the ADC is briefly described as follows.

Fig. 2 shows the schematic of the coarse-fine VTC (“VTC” in Fig. 1), which converts the input voltage to a time signal used to sample the CCRO. Fig. 2(a) shows the coarse VTC, which resolves 1.5 bits Dcoarse using a delay line (DL) TDC, and Fig. 2(b) shows the fine VTC schematic. Both VTCs operate by sampling the input voltage to the sampling capacitor and discharging it with a constant
Fig. 3. (a) CCRO schematic and oscillation mode phase offset illustration and (b) on-chip digital CCRO oscillation mode detector based on Johnson coding and ones counting RO encoders.

Fig. 4. Estimation of clock skew mismatch from sampled states of the CCRO.

current, which results in a constant-slope voltage ramp. An inverter is used as a comparator to detect the ramp threshold crossing and to generate the stop signal. The sampled voltage is shifted above the comparator threshold using capacitive level shifting in both VTCs. In the coarse VTC, a constant level shift is applied. In the fine VTC, a variable level shift is used with a three-level DAC controlled by $\phi_a$, $\phi_b$, and $\phi_c$ derived from $D_{\text{coarse}}$, which implements residue extraction. The nominal resolution of the ADC is close to 10 bits, but the VTC operation is noise limited to approximately 8 bits. The VTC can be operated in a single-ended mode, where stop $n$ is bypassed with the clock signal, for fixed skew reference described in Section III.

The output time signals of the VTCs are used to sample the CCRO in the TDC, which is shared between the TI-ADC channels. $N = 7$ and $M = 11$ CCRO can start in one out of $M - 1$ oscillation modes at startup, which define the order of transitions in the CCRO. The mode must be known in order for the CCRO encoder described in [5] and [6] to function. Hence, a CCRO mode detector (“mode det.” in Fig. 1) is proposed. The schematic of an $N$-by-$M$ CCRO, and an illustration of the mode-dependent phase offset $\psi_{\text{mode}}$ is shown in Fig. 3(a). Fig. 3(b) presents the CCRO mode detector, which calculates the relative phase offset $\psi_{\text{mode}}$ between the $N_{\text{RO}}$ ring oscillators (ROs) in the CCRO. The instantaneous state of each RO is converted to a binary number, and the differences between adjacent ROs are calculated to get an estimate of the current oscillation mode. The mode detector is run only at chip startup and, hence, its power consumption is negligible.

III. MISMATCH CALIBRATION

In this work, the CCRO time reference is utilized for extracting the skew mismatch information directly from the CCRO samples. Fig. 4 illustrates the principle of the time-based clock skew estimation. The linear phase of the oscillator is sampled at nearly uniform intervals at the rising edge of start signals $\Phi_{0:7}$ corresponding to sampling instances of the TI channels. Due to the linearly increasing phase, the calculated phase offsets are proportional to the time intervals between clock sampling instants. Since the start-signal samples are inherent to TDC data conversion, the proposed skew estimator operates with any ADC input and can be run in the background.

The structure of the hardware algorithm is shown in Fig. 5. Up to 32K samples are averaged to suppress noise and improve the estimate precision beyond the time resolution of the CCRO. Skew values relative to the sampling period are obtained from estimates of individual phase differences $\Delta \Phi$ and the TI-ADC period $T_{\text{TI}} = (1/8) \sum \Delta \Phi$ using a CORDIC-based divider. Fig. 5 also shows the measured skew output when the delay of channel 2 sampling clock is adjusted, demonstrating the operation of the estimator. The time resolution of the CCRO changes with PVT corners, which affects the resolution of the skew estimator. However, increasing the averaging depth can compensate this effect. Standard deviation of the estimates observed at 32K averaging is below 200 fs, which compares to ENOB loss of at most 0.2 bits near Nyquist in a 2-GS/s 8-bit $8 \times$ TI-ADC model. The skew estimator consumes 4.7 mW in continuous operation, although it can be duty cycled based on the expected coherence time of the skew parameters.

The digital data correction is performed in three consecutive stages as illustrated in Fig. 1. An LMS algorithm is employed for gain and offset correction, where each ADC channel data path is equipped with a parameter estimator and a feedback path, as shown in Fig. 6. The variance estimator $\sigma^2$ used for gain correction consists of high-pass stage $(1 - z^{-1})/2$ and is followed by a squaring operation and a configurable accumulator. This estimator is insensitive to the channel offset and, hence, gain correction is performed first. It is
then followed by offset correction to eliminate any residual gain-mismatch-dependent offset errors. The offset correction algorithm is structurally similar to the gain correction algorithm; the configurable accumulator is used to estimate channel offset \( \bar{x} \). To reduce the amount of runtime computation, both LMS algorithms operate in the batch mode; the correction of mismatches is executed for each ADC sample, whereas the update of correction factors is done in batches of samples. Each period of \( T_{\text{batch}} \), individual channel estimators produce a new output, which is then compared with reference values for gain \( \sigma_2 \) and offset \( \bar{x}_{\text{ref}} \), and corresponding correction factor accumulators are updated with their weighted difference. The learning rate of each LMS algorithm is controlled with a configurable convergence factor \( \mu \). The LMS hardware uses fractional fixed-point arithmetic precision of Q16.24, which delivers correction performance on par with floating-point precision.

The skew correction algorithm employs a 2-stage cascaded filter structure as illustrated in Fig. 7. The first stage produces a preliminary corrected reference signal \( y \) from the input signal \( x \) and skew estimates, enabling the second stage to achieve more accurate Taylor expansion of the signal \( y \) for correcting the original signal \( x \). The 2-stage approach enables a wider range of skew mismatch compensation, up to 21% of the sampling period when applied to the 8 × TI-ADC, as opposed to 4.1% with a single-stage approach as reported in [3] and [4]. In this design, finite-impulse response (FIR) filters of the 64th order are utilized to enable up to 0.92 \( f_{\text{Nyq}} \) effective skew calibration BW. Each sub-ADC channel has its own cascade configuration, which is split into polyphase components and distributed across the TI data paths as shown in Fig. 7, allowing the digital back-end to work at the sub-ADC sample rate of 250 MS/s [8]. The digital compensation system is insensitive to PVT variations.

IV. MEASUREMENT RESULTS

The prototype chip is implemented in a 28-nm CMOS process and wire bonded directly to the measurement PCB. The chip micrograph is shown in Fig. 8, where the ADC core (VTC and TDC) and DSP block (dashed section) occupy an area of 0.24 and 0.92 mm², respectively. Fig. 9(a) and (b) presents the measured single-tone spectra at above 0.9 \( f_{\text{Nyq}} \) input frequency and measured (c) performance and (d) mismatch spur level over the input frequency range.

level over the full 1-GHz BW. The initial mismatch of the ADC is large due to the nonmatched current biasing network. Enabling the gain, offset, and skew calibrations improves the SFDR and SNDR by over 30 and 20 dB, respectively. With the calibrations enabled, the ADC maintains SNDR of approximately 40 dB over the full BW. Timing skew mismatch produces the dominant mismatch tones, which remain below −60 dBc until 800 MHz and rise to −53 dBc at Nyquist with 990 MHz input due to the BW limit of the digital filters. A small amount of residual skew mismatch contributes to upward trend in the overall skew spur level. The measured mean ENOB of the sub-ADCs is 6.44 bits at Nyquist, which implies only a 0.15-bit degradation in 8× TI mode. The TI-ADC (excluding input buffer and clock divider) consumes 48.7 mW from a 0.9-V supply at 2-GS/s sample rate, resulting in a 323-fJ/conv.-step Walden FoM at 990-MHz input. In this proof-of-concept implementation, which is not optimized for power consumption, the digital calibration circuits dissipate 237 mW of power and consist of 342K standard cells, from which approximately 88% is constituted by additional timing closure measures such as optional pipeline registers and the associated clock tree. Although the presented design is targeted at a wide range of channel mismatches, the calibration structure proposed in this work is scalable to different resolution and BW requirements by shrinking the fractional arithmetic part of the LMS algorithm (linear tradeoff) or reducing the length of the FIR filters (logarithmic tradeoff) [7]. Table I compares the performance to recently published state-of-the-art designs.
TABLE I
PERFORMANCE COMPARISON

|                     | This Work | ISSCC’14 [4] | ISSC’17 [2] | JSSC’18 [1] | JSSC’20 [3] |
|---------------------|-----------|--------------|-------------|-------------|-------------|
| Architecture        | 8x TI TBADC | 12x TI SAR   | 16x TI SAR  | 16x TI SAR  | 7x8x TI SAR |
| Process (nm)        | 28        | 40           | 40          | 40          | 28          |
| Supply (V)          | 1.8/0.9   | 1.7/1.1      | 2.5/1.1     | 1.1         | 0.9/0.8     |
| Sample rate (GS/s)  | 2.0        | 1.6          | 2.0         | 2.6         | 1.6         |
| SNDR_{RMS} (dB)     | 39.3       | 48           | 39.4        | 50.6        | 54.2        |
| Power (mW)          | 48.7\textsuperscript{a} | 93.0\textsuperscript{b} | 54.2       | 18.4        | 12.2        |
| FoM_{W,RMS} (dBc)   | 323\textsuperscript{a} | 283\textsuperscript{b} | 355        | 25.6        | 18.2        |
| Area (mm\textsuperscript{2}) | 0.24\textsuperscript{a} | 0.83\textsuperscript{b} | 0.54       | 0.825       | 0.078       |

\textsuperscript{a} VTC & TDC power/area (excluding the digital compensation power).
\textsuperscript{b} Digital compensation power/area included.
\textsuperscript{c} Simulated correction range where SNDR is within 3 dB from nominal with a sinusoidal input at 75% Nyquist rate. The skew of a single ADC channel is swept and ideal skew estimation is assumed for correction utilizing reported filter architecture.

V. CONCLUSION

The presented digital calibration system enables blind and standalone on-chip calibration of gain, offset, and timing skew mismatches without the use of any auxiliary circuits, yet exhibiting fast convergence (32K samples) on par with alternative analog-assisted methods. The cascaded reconstruction filter structure implemented on-chip can process wideband signals with frequency up to \(0.92f_{Nyq}\) and address timing skew mismatches up to 0.21 \(T_s\), which is nearly triple the range of similar reported works. The digital mismatch correction achieves suppression of all interleaving mismatch tones to levels below \(-60\) dBc. The proposed calibration scheme employs digital-intensive and time-based signal processing and is capable of correcting wide range of channel mismatches, which makes it suitable for heavily automated designs.

REFERENCES

[1] C.-Y. Lin, Y.-H. Wei, and T.-C. Lee, “A 10-bit 2.6-GS/s time-interleaved SAR ADC with a digital-mixing timing-skew calibration technique,” *IEEE J. Solid-State Circuits*, vol. 53, no. 5, pp. 1508-1517, May 2018.

[2] T. Miki, T. Ozeki, and J.-I. Naka, “A 2-GS/s 8-bit time-interleaved SAR ADC for millimeter-wave pulsed radar baseband SoC,” *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2712-2720, Oct. 2017.

[3] M. Guo, J. Mao, S.-W. Sin, H. Wei, and R. P. Martins, “A 1.6-GS/s 12.2-mW seven-eight-way split time-interleaved SAR ADC achieving 54.2-dB SNDR with digital background timing mismatch calibration,” *IEEE J. Solid-State Circuits*, vol. 55, no. 3, pp. 693-705, Mar. 2020.

[4] N. Le Dortz et al., “22.5 a 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS,” in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, 2014, pp. 386-388.

[5] V. Umnikrishnan, O. Järvinen, W. Siddiqui, K. Stadius, M. Kosunen, and J. Ryynänen, “Data conversion with subgate-delay time resolution using cyclic-coupled ring oscillators,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 29, no. 1, pp. 203-214, Jan. 2021.

[6] O. Järvinen et al., “A 100-750 MS/s 11-bit time-to-digital converter with cyclic-coupled ring oscillator,” *IEEE Access*, vol. 9, pp. 48147-48156, 2021.

[7] S. Tertinek and C. Vogel, “Reconstruction of nonuniformly sampled bandlimited signals using a differentiator-multiplier cascade,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 8, pp. 2272-2280, 2008.

[8] Y. C. Lim, Y.-X. Zou, J. W. Lee, and S.-C. Chan, “Time-interleaved analog-to-digital converter compensation using multichannel filters,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 10, pp. 2234-2247, Oct. 2009.