Design of CMOS Dual-band Reconfigurable Low Noise Amplifier for Radar T/R Module

Zhangfa Liu* and Jiaqian Wu
School of Electronic Information and Engineering, Beijing Jiaotong University, Beijing, China
*Corresponding author

Abstract—A dual-band reconfigurable low noise amplifier (LNA) for T/R module is designed based on SMIC 65nm CMOS process. In this paper, the low noise amplifier can operate in L/S band optionally. The simulation results show that it has a larger than 20dB gain and smaller than 2.5dB noise figure for both L and S bands, the IP3 is bigger than -8dBm, the layout of low noise amplifier occupies 1750um*1000um area.

Keywords—reconfigurable; low Noise amplifier; CMOS; dual-band

I. INTRODUCTION

Currently, the reconfigurable miniaturized terminals are widely employed in various wireless applications; the different standards or frequency ranges as well as the different signal and modules are used in transceiver, meanwhile, in order to increase battery life, the minimum power consumption is required[1]-[2]. For example, in some cases, CMOS transceiver modules need to be freely switched between frequency bands. Traditional concurrent or multiple independent T/R solutions are not necessarily the best choice. Choosing a reconfigurable circuit solution may be more advantageous. The configurable LNA is a key component for the configurable T/R module.

A design and simulation results of the configurable low noise amplifier based on 65nm CMOS process and .5-V operation for T/R module is proposed in this paper. The circuit of configurable of LNA achieves the following sufficient characteristics: more than -8dBm IIP3, smaller than 2.5dB noise figure, more than 20dB gain for the LNA.

The construction of the paper is as follows. Section II makes a brief description of the circuit analysis and design. Section III presents the simulation results of S-parameter, noise figure, gain and IP3 for configurable LNA at L- and S-band respectively, and the layout of the LNA is also provided in this section. Section IV provides a performance summary for this LNA.

II. CIRCUIT DESIGN AND ANALYSIS

Reconfigurable low noise amplifier designs now have two main approaches: one is to use a wideband input matching network, then a narrowband tuning structure is used in the output network [1],[3]; the other is to use the tuning circuits at both the input and output [3]-[4]. The first method can use a common-gate amplifier or use a filter to cover the L-band and S-band, but the noise caused by the common-gate amplifier is not employed in this paper, and it is unrealistic for the low-order filter to achieve a bandwidth of larger than 2 GHz.

The diagram of typical Reconfigurable LNA is shown in the Figure 1, it consist of a reconfigurable input matching network, wideband LNA and one reconfigurable output matching network.

A. Input Matching Network

At the front-end in a reconfigurable receiver, the low-noise amplifier is required to have the characteristics of good input impedance matching, high voltage gain, high linearity, low power consumption and low noise figure in dynamically designated frequency ranges. The frequency selection performance of this kind of LNA can be achieved by using concurrent multiband or tunable single band solutions.

The proposed input matching network of the configurable LNA is shown as the following Figure 2, where C1 is a large DC block capacitor and Cp is used to expand the degree of freedom of the circuit and reduce the value of the gate inductance. When the switch SW2 is on while SW1 is off, it can be have:

Copyright © 2019, the Authors. Published by Atlantis Press.
This is an open access article under the CC BY-NC license (http://creativecommons.org/licenses/by-nc/4.0/).
\[ Z_{in} = s(L_{gs} + L_s) + \frac{1}{sC_{gr1}} + \frac{g_{m1}}{C_{gr1}}L_s \quad (1) \]

Where \( C_{gr1} \) is the gate-source capacitance of the input transistor M1, in the equation (1), the real part of the \( Z_{in} \) is matched to 50 \( \Omega \), so the value \( L_{gs} \) can be obtained. The resonant frequency of the matching network can be obtained as follow:

\[ \omega_0 = \frac{1}{\sqrt{(L_{gs} + L_s)C_{gr1}}} \quad (2) \]

Chose the appropriate \( L_{gs} \) allows the circuit to operate in the S-band.

When SW2 is off while SW1 is on, it can be obtained:

\[ Z_{in} = s(L_{gs} + L_{gL} + L_s) + \frac{1}{sC_{total}} + \frac{g_{m1}}{C_{total}}L_s \quad (3) \]

Where

\[ C_{total} = C_p + C_{gr1} \quad (4) \]

In this case the resonant frequency of the matching network can be obtained as:

\[ \omega_0 = \frac{1}{\sqrt{(L_{gs} + L_{gL} + L_s)C_{total}}} \quad (5) \]

The real part of the \( Z_{in} \) is matched to 50\( \Omega \), so it can be obtained:

\[ \frac{g_{m1}}{C_{total}}L_s = 50 \quad (6) \]

Chose the appropriate \( C_p \) allows the circuit to operate in the L-band.

\[ B. \quad \text{Output Matching Network} \]

The output matching network adds a parallel peaking inductor to expand the bandwidth based on the traditional RLC parallel resonant tank. The output matching network circuit diagram is shown in above Figure 3.

According to the shunt peaking technique, the resonant frequency is:

\[ \omega_0 = \omega_{L/S} \sqrt{\left(\frac{m^2}{2} + m + 1\right) + \sqrt{\left(\frac{m^2}{2} + m + 1\right)^2 + m^2}} \quad (7) \]

Where

\[ m = \frac{R C_{DS}}{L_1 / R_i} \quad (8) \]

\( \omega_{L/S} \) is the operation frequency depending on whether SW2 is on or off.

\( m \) is chosen to be 1.41 to obtain the widest bandwidth.

When SW2 is off, the circuit operates in S-band, and:

\[ \omega_s = \frac{1}{\sqrt{L_D C_{DS}}} \quad (9) \]

Then choose appropriate values of \( C_{DS} \), \( L_D \) and \( L_1 \) can make the circuit operates in S band.

When SW2 is on, then:

\[ \omega_L = \frac{1}{\sqrt{L_D (C_{DS} + C_{DL})}} \quad (10) \]

Then choose appropriate value of CDL can make the circuit operates in L band.

\[ C. \quad \text{Noise Analysis} \]

The noise figure expression given by the classical noise theory is as follows:

\[ F = F_{min} + \frac{R_s}{G_{s}} \left[ (G_s - G_{gps})^2 + (B_s - B_{opt})^2 \right] \quad (11) \]

The parameters in the above equation are related to power consumption. The power consumption is used to describe these items as follows:

\[ I_D = W L C_{in} V_{sat} E_{sat} \frac{\rho^2}{1 + \rho} \quad (12) \]

Where \( V_{sat} = \frac{\mu E_{sat}}{2}, \rho = \frac{V_{gs} - V_{th}}{L E_{sat}} = \frac{V_{od}}{L E_{sat}} \)

Therefore, the power consumption can be written as:
III. SIMULATION RESULTS OF PERFORMANCE

The S11 simulation performance of the dual-band configurable LNA is shown in Figure 5. It can be found that S11 has a peak at about 1.3 GHz (about -19 dB) in L-band. In the frequency range (1.2 GHz to 1.4 GHz), the value of S11 is about -19 dB to 10 dB. In S-band, S11 has a peak at about 3.25 GHz (about -21 dB).

\[ P_D = V_{DD}I_D = V_{DD}WLC_{ox}V_{sat}E_{sat} \frac{\rho^2}{1 + \rho} \]  

(13)

Using the above expression, the noise figure can be re-described with \( \rho \) and \( P_0 \). Finding the minimum value of the obtained equations are a sufficiently complex problem. If the working condition is not in the case of high power, then the minimum noise figure occurs when the following equation holds:

\[ \rho^2 \approx \frac{P_D}{P_0} \left( 1 - \sqrt{\frac{5\gamma}{6}} \right)^2 \left( 1 + \sqrt{\frac{7}{4}} \right) \]  

(14)

Then the value \( Q_s \) when the minimum noise figure is reached under power constraints is:

\[ Q_s = \sqrt{\frac{5\gamma}{6}} \left( 1 + \sqrt{\frac{3}{k^2}} \left( 1 + \frac{\delta}{5\gamma} \right) \right) \]  

(15)

Once \( Q_s \) is determined, an expression of the optimal device width can ultimately be derived:

\[ W_{opt, p} = \frac{3}{2} \frac{1}{\omega L C_{ox} R_0 Q_s} \approx \frac{1}{3 \omega L C_{ox} R_s} \]  

(16)

For devices with a width \( W_{opt, p} \), the noise figure obtained over the power constraints is:

\[ F_{min, p} \approx 1 + 2.4 \frac{\gamma}{\alpha} \left( \frac{\alpha}{\omega r} \right) \]  

(17)

Finally, the proposed dual-band configurable low-noise amplifier is shown in Figure 4.

\[ \text{FIGURE IV. PROPOSED DUAL-BAND RECONFIGURABLE LNA} \]
The IIP3 simulation performance in L-band is shown in Figure 9. At the specified frequency point, the value of IIP3 is -6.72 dBm, which is better than -10 dBm. However, due to the employment of the two-stage structure, the value of IIP3 is greater than the value of the single-band.

The IIP3 simulation performance in S-band is shown in Figure 10. At the specified frequency (3.2 GHz), the IIP3 value is also reduced compared to the single-band, the value of IIP3 is approximately -8.40 dBm.

Finally, the layout of the configurable LNA is presented as in Figure 11, the area is 1750um*1000um.

In the layout, the SW1 and SW2 are the two switches, when SW1 is on while SW2 is off, the circuit operates in L-band, and when SW1 is off while SW2 is on, the circuit will work in S-band.

**IV. CONCLUSIONS**

A dual-band configurable LNA is presented in this paper, the simulation results shown that the LNA has 25dB and 22dB of gain, 1.7dB and 2.2dB of noise figure, -6.7dBm and -8.4dBm at 1.3GHz and 3.2GHz respectively. The layout of the LNA occupies 1750um*1000um area.
[4] K.-H. Chen and S.-I. Liu, “Inductorless wideband CMOS low-noise amplifiers using noise-canceling technique,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 2, pp. 305–314, Feb. 2012.

[5] J. Borremans, P. Wambacq, and D. Linten, “An ESD-protected DC-to-6 GHz 9.7 mW LNA in 90 nm digital CMOS,” in IEEE ISSCC Tech. Dig., 2007, pp. 422–423.

[6] Y.-C. Yang, P.-W. Lee, H.-W. Chiu, Y.-S. Lin, G.-W. Huang, and S.-S. Lu, “Reconfigurable SiGe low-noise amplifier with variable Miller capacitance,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 12, pp. 2567–2577, Dec. 2006.

[7] M. Battista, J. Gaubert, M. Egels, S. Bourdel, and H. Barthelemy, “High-voltage-gain CMOS LNA for 6–8.5-GHz UWB receivers,” IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 55, no. 8, pp. 713–717, Aug. 2008.

[8] Y. Lu, K. S. Yeo, A. Cabuk, J. G. Ma, M. A. Do, and Z. H. Lu, “A novel CMOS low-noise amplifier design for 3.1-to-10.6-GHz ultrawide-band wireless receivers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 8, pp. 1683–1692, Aug. 2006.

[9] P. Simitsakis, Y. Papamoskos, and E. S. Kytonaki, “Design of a low voltage-low power 3.1–10.6 GHz UWB RF front-end in a CMOS 65nm technology,” IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 57, no. 11, pp. 833–837, Nov. 2010.

[10] H. R. Wang, L. Zhang, and Z. P. Yu, “A wideband inductorless LNA with local feedback and noise canceling for low-power low-voltage amplifications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 1993–2005, Aug. 2010.

[11] A. Meaamar, C. C. Boon, K. S. Yeo, and M. A. Do, “A wideband low power low-noise amplifier in CMOS technology,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, pp. 773–782, Apr. 2010.

[12] C. T. Fu, C. L. Ko, C. N. Kuo, and Y. Z. Juang, “A 2.4–5.4-GHz wide tuning-range CMOS reconfigurable low-noise amplifier,” IEEE Trans. Microw. Theory Tech., vol. 56, no. 12, pp. 2754–2763, Dec. 2008.

[13] Nathan M. Neihart, Jeremy Brown, and Xiaohua Yu, “A Dual-Band 2.45/6 GHz CMOS LNA Utilizing a Dual-Resonant Transformer-Based Matching Network,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 8, pp. 1743–1751, Aug. 2012.

[14] E. Davvier, G. Puccio, S. Cipriani, L. Carpineto, P. Cusinato, B. Bisanti, F. Galant, F. Chalet, F. Coppola, S. Ceri, N. Vallespin, J. C. Jiguet, and G. Sirna, “A fully integrated zero-IF transceiver for GSM-GPRS quad-band application,” IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2249–2257, Dec. 2003.

[15] H. Sjoland, A. Karimi-Sanjaani, and A. A. Abidi, “A merged CMOS LNA and mixer for WCDMA receiver,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1045–1050, Jun. 2003.

[16] Xiaohua Yu, and Nathan M. Neihart, “Analysis and Design of a Reconfigurable Multimode Low-Noise Amplifier Utilizing a Multitap Transformer,” IEEE Trans. Microw. Theory Tech., vol. 61, no. 3, pp. 1236–1246, March 2013.

[17] Z. Ru, N. A. Moseley, E. A. M. Klumperink, and B. Nauta, “Digitally enhanced software-defined radio receiver robust to out-of-band interference,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3359–3375, Dec. 2009.

[18] K.-H. Chen and S.-I. Liu, “Inductorless wideband CMOS low-noise amplifiers using noise-canceling technique,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 2, pp. 305–314, Feb. 2012.