FTOS-Verify: Analysis and Verification of Non-Functional Properties for Fault-Tolerant Systems

Chih-Hong Cheng*, Christian Buckl†, Javier Esparza‡, Alois Knoll*

*Unit 6: Robotics and Embedded Systems, Department of Informatics, TU Munich, Germany
†Fortiss GmbH, Germany
‡Unit 7: Theoretical Computer Science, Department of Informatics, TU Munich, Germany
Email: {chengch,buckl,esparza,knoll}@in.tum.de

Abstract

The focus of the tool FTOS is to alleviate designers’ burden by offering code generation for non-functional aspects including fault-tolerance mechanisms. One crucial aspect in this context is to ensure that user-selected mechanisms for the system model are sufficient to resist faults as specified in the underlying fault hypothesis. In this paper, formal approaches in verification are proposed to assist the claim. We first raise the precision of FTOS into pure mathematical constructs, and formulate the deterministic assumption, which is necessary as an extension of Giotto-like systems (e.g., FTOS) to equip with fault-tolerance abilities. We show that local properties of a system with the deterministic assumption will be preserved in a modified synchronous system used as the verification model. This enables the use of techniques known from hardware verification. As for implementation, we develop a prototype tool called FTOS-Verify, deploy it as an Eclipse add-on for FTOS, and conduct several case studies.

I. INTRODUCTION

Fault-tolerant systems refer to systems with the ability to withstand transient or permanent faults; these faults may be caused by design errors, hardware failures or environmental impacts. Applications domains are amongst others the medical, avionic or automation domain. The introduction of fault-tolerance abilities into embedded design brings two potential issues compared to standard systems.

• Fault-tolerance mechanisms require redundancy; additional means (hardware, information, etc.) are not necessary to implement the actual functionality during fault-free operation. From a supplier’s view, it is always desirable to equip the system with “just enough” fault-tolerance abilities, i.e., existing mechanisms should be sufficient for the resistance of faults based on the underlying fault hypothesis, but extra mechanisms should not be introduced due to cost reasons.

• In addition, verification is of special interest in comparison to standard systems, since failures might lead to severe damages or even endangerment of life.

• Furthermore, extra time required for validation might postpone the time-to-market schedule.

To alleviate the designers’ burden on above issues, in this paper we concentrate on systematic methodologies to integrate automatic formal verification (in particular, verifying non-functional properties regarding the validity of fault-tolerance mechanisms) into the design process of fault-tolerant systems, since it is regarded as a rigorous method to guarantee correctness. We use FTOS [4] as our target, which is a model-based tool for the development of fault-tolerant real-time systems. In the setting of FTOS, the designers can select predefined (or self-defined) fault-tolerance mechanisms during their design of their system models, and the corresponding code is generated automatically by the tool. Our goal is to step further by reporting designers a proof whether the equipped mechanisms are sufficient to resist the fault as specified in the fault hypothesis.

Our first job is to raise the precision of FTOS into pure mathematical constructs. To achieve this purpose, we propose a formal mathematical model called global-cycle-accurate (GCA) system (section II), which captures the essence of such systems. Intuitively, a GCA system can be viewed as an extension from Giotto systems [9] based on the model of computation Logical Execution Time (see section [A] for concept description) equipped with redundancies. Nevertheless, challenges for verifying such systems remain.

• First, it is difficult to construct the verification model due to the inherent behavior of the MoC, because a GCA system is synchronous in logical (global-tick) level while asynchronous in action (micro-tick) level.

• Secondly, intuitive extensions of redundancy break internal determinism originally maintained in Giotto-like systems.

• Lastly, mapping from models to different platforms (synchronous, asynchronous) while preserving the property is non-intuitive.

To overcome these challenges, we propose the concept of the deterministic assumption (section III), which relates all deployed platforms with common features. We discuss impacts of the deterministic assumption in GCA systems (section IV). Most importantly, with deterministic assumption, some properties are preserving among all deployed platforms, and we can construct a simplified model for verification, where property checking can be achieved by
examining a smaller set of reachable state space. The result also holds with additional assumptions regarding the introduction of faults (section V).

With the knowledge, we implement an Eclipse add-on called FTOS-Verify, which enables the use of formal verification under FTOS, and outline our case study (section VI, VII). The template-based approach enables the software and the templates to be extended easily, for the introduction and automatic verification for fault-tolerance mechanisms. Also features in FTOS-Verify enable non-experts in verification to use the tool with ease. We mention related work and give the conclusion in section VIII and IX.

A. The Concept of Logical Execution Time

The concept of fixed logical execution time (FLET), which is widely accepted by some design tools, e.g., Giotto, TDL [19], HTL [6], is the primary technique used in FTOS and thus required to be mentioned beforehand. The basic motivation for FLET is based on the synchrony assumption of synchronous languages, which assumes an infinitely fast underlying hardware. For a valid implementation, the actions of a logical moment must be executed before the next logical moment appears; right before a logical moment, the system behaves deterministic. However, when observing the behavior at the level of individual actions, no assumptions can be made.

When applying this concept, the designer only specifies the start time \(t_{\text{start}}\) and finish time \(t_{\text{end}}\) (mostly it is periodic). Contrary to the traditional view that an output should be ready as soon as possible, the FLET compiler will ensure that the output is observable at \(t_{\text{end}}\) but no earlier. Within the guarantee, when multiple systems execute in one machine, the compiler can also allow preemptive scheduling. Under the concept of FLET, internal determinism is guaranteed, meaning that the relative ordering of operations is the factor to derive deterministic results, irrelevant of real time. Fig. 1 illustrates that in Giotto, two deployments with same relative ordering behave the same.

II. GCA SYSTEMS WITH REDUNDANCIES: SYNTAXES AND SEMANTICS

To describe the FTOS execution model formally, in the following we define several terms, and introduce a simple mathematical construct called GCA systems.

**Definition 1.** Define the pattern of the machine with coefficient \((x, n)\) be \(A_{x,n} = (V \cup V_{\text{env}}, \sigma, Q_x)\).

- \(V\) is the set of arrays with length \(n\), and \(V_{\text{env}}\) is the set of environment variables.
- \(\sigma := \sigma_1; \sigma_2; \ldots; \sigma_k\) is a fixed sequence of actions, where for all \(j = 1 \ldots k\), \(\sigma_j := \text{send}(a[x]) \mid a[x] \leftarrow \text{receive}(a[x \oplus 1], \ldots, a[x \oplus n])\) is the atomic action; \(\oplus\) is the modulo-plus operator over \(n\), \(a[x]\) is the \(x\)-th element of the array \(a\), and \(\text{receive}\) is an operation over variables in \(V_{\text{env}} \cup \bigcup_{i=1 \ldots n} a[i \oplus i]\).
- \(Q_x\) is the message queue.

**Definition 2.** Define the redundant system \(S_R\) with \(n\)-redundancy be \(V_{i=1 \ldots n} A_{i,n}\).

We explain the intuitive meaning of the formal syntax with the assistance of fig. 2. In the definition of a pattern, \(n\) is used to represent the number of redundancies deployed, and \(x\) is the index of the machine. Fault tolerance is mostly achieved by voting of the same variable from different machines, and in FTOS it is done distributively in each machine. Therefore, for the array \(b[1, \ldots, n]\), in machine \(x\) we use \(b[x]\) to store its own value, while other variables in array \(b[1, \ldots, n]\) are used as the stored copy sent by other machines. In fig. 2 sequence of actions are instantiated based on different machine index from the actions specified in the pattern.

**Definition 3.** The configuration of \(S_R\) is \(V_{i=1 \ldots n} A_{i,n} = ((v_1, q_1, \Delta_{\text{next}_1}), \ldots, (v_n, q_n, \Delta_{\text{next}_n}))\). For each machine \(i = 1 \ldots n\),

- \(v_i\) is the set of the current values for the variable set \(V\).
Definition 4. The change of configuration $S_R = \bigvee_{i=1...n} A_i(n)$ is caused by the following operations.

1) For machine $i$, let $s$ and $\sigma_j$ be the current configuration for $a[i]$ and $\Delta_{next}$. An action $\sigma_j := a[i] \leftarrow e$ updates $a[i]$ from $s$ to $e$, and changes $\Delta_{next}$ to $\sigma_{j+1}$ if $j = 1...k - 1$ and null otherwise.

2) For machine $i$, let $a$ and $\sigma_j$ be the current configuration for $a[i]$ and $\Delta_{next}$. For all $k = 1...n, k \neq i$, let $q_k$ be the configuration of the local queue in machine $k$. An action $\sigma_j := send(a[i])$ updates the queue from $q_k$ to $q_k \circ (a[i], a)$, and changes $\Delta_{next}$ to $\sigma_{j+1}$ if $j = 1...k - 1$ and null otherwise.

3) For machine $i$, for all $j = 1...n$, let $s[j]$ be the current configuration for $a[j]$. Then an action $\sigma_j := receive(a[i] \oplus 1,....,a[i] \oplus n)$ performs the following updates.

- This following step is done iteratively over $i' = 1...n, i' \neq i$.
- Let the current configuration of the local queue be $q_i = msg_1 \circ msg_2 ... \circ (a[i'](1), a) \circ ... \circ (a[i'], a_{last}) ... \circ msg_k$. Let $(a[i'], a_1); ...; (a[i'], a_{last})$ be the subsequence of messages with variable $a[i']$ in the queue. Then $\Delta_{i,k}$ updates $Q_i$ by $msg_1 \circ msg_2 ... \circ ... msg_k$, and updates variables $a[i']$ by $a_{last}$. Note if no related message exists, then variables will not be updated.
- It updates $\Delta_{next}$ from $\sigma_j$ to $\sigma_{j+1}$ if $j = 1...k - 1$ and null otherwise.

Definition 5. Define a GCA (global-cycle-accurate) system with $n$-redundancies over $S_R$ as $S = (S_R, \Delta_T, C)$.

- $S_R = \bigvee_{i=1...n} A_i(n)$.
- $\Delta_T$ is the global periodic jump with parameter $T$.
- $C$ is the global clock.

Intuitively, the semantics of GCA systems is that on the global level, for each machine $A_i$, the scheduling sequence is constrained by $T_i$; starting from time equals to zero, for every $T$ time units, it should complete the sequence of actions defined by $\sigma$.

Definition 6. The change of configuration of $S = (S_R, \Delta_T, C)$ is caused by following operations.

1) Actions defined by $S_R$.
2) For all $x = 1...n$, $\Delta_T$ reads $\bigvee_{a \in V} a[x]$, updates $V_{env_x}$, and resets $\Delta_{next}$ to $\sigma_1$, respectively.
3) The clock reading of $C$ changes as time advances.

Definition 7. A GCA (global-cycle-accurate) system must satisfy the constraint: Starting from $t = 0$, $\Delta_T$ is always activated with the period of $T_i$. When $\Delta_T$ terminates, configurations over $\Delta_{next1}, \Delta_{next2}, ... \Delta_{next_n}$ are always with values null, null, ..., null, respectively.

A. Giotto

The model of computation of Giotto-like systems, e.g., Giotto, TDL, or HTL, can thus be viewed as the case where every component of such system is a GCA system without (1) redundancies and (2) send and receive actions, where $T_i$ can be viewed as the logical deadline.

III. DETERMINISTIC ASSUMPTION

A. Deterministic Assumption in GCA Systems

Nevertheless, when applying the concept of logical execution time to GCA systems where $n$ is not 1, intuitive extensions for scheduling policies from Giotto make internal determinism no longer guaranteed. The reason is that machines need to communicate to each other to derive consensus results. However, different scheduling policies (while the relative ordering is the same) differ from the result. Fig. [3] illustrates this idea. When $M_1$, $M_2$, and $M_3$ are three machines which implement the triple modular redundancy functionalities, liveness messages sent by $M_3$ will be received by $M_1$ and $M_2$. However, for $M_3$, due to OS scheduling decisions its execution trace can change to that of $M_4$. If so, messages might not be received successfully, implying that the overall system behavior differs (internal nondeterminism).

The violation of internal determinism hinders the portability of the model. For example, the result of fault-tolerance mechanisms may differ simply due to scheduling policies on different machines (this is undesired). To solve this problem, we thus propose the concept of deterministic assumption - it is an additional constraint where every deployment should ensure.

Definition 8. With definition in a GCA system $S$ as follows:

- In the pattern definition of the machine, let $\sigma_\alpha := send(a[x])$ and $\sigma_\gamma := send(a[x])$ be the predecessor and successor send operation for $\sigma_\beta := receive(a[x \oplus 1],...,a[x \oplus n])$ in $\sigma$, i.e., $\alpha < \beta < \gamma$.
- On machine $i$, define $\tau_{send, a, i}$ be the clock reading from $C$ where the action $\sigma_\alpha$ happens. If $\sigma_\alpha$ does not exist, then we let $\tau_{send, a, i} = -\infty$. 


Let $A$. Deterministic Assumption Simplifies Verification

then a GCA system with $n$-redundancy satisfies the deterministic assumption if, for all machine $i,j,k$, $\tau_{Send,\gamma,k} < \tau_{Receive,\beta,j}.$

Intuitively, this means that before machine $j$ starts a receive action for variable $a[j \oplus 1], \ldots, a[j \oplus n]$, all messages sent to $j$ earlier with contents related to $a[j \oplus 1], \ldots, a[j \oplus n]$ should be ready in the local network queue $Q_j$, but an unrelated message $(\sigma_\gamma := send(a[x]))$ should not arrive earlier.

IV. IMPACT OF DETERMINISTIC ASSUMPTION

In the following, we discuss how the use of deterministic assumption influences verification and implementation.

A. Deterministic Assumption Simplifies Verification

For verification, by introducing deterministic assumption we have explicit control over the sequential ordering. Regarding some local properties, we can have an untimed synchronous model without false positives.

Theorem 1. Let $S = (S_R, \Delta_T, C)$ be a GCA system with $n$-redundancies satisfying the deterministic assumption, and $S\text{sync}$ be a GCA system where each machine in $S\text{sync} = (S_R, \Delta_T, C)$ executes synchronously in action $^{[16]}$. Then for verification conditions $\varphi, S \models \varphi \Leftrightarrow S\text{sync} \models \varphi$ if $\varphi$ has the following constraints.

1) Property $\varphi$ is in PLTL and does not use the operator X.

2) There exists an $i \in 1 \ldots n$ such that for all propositional variable $p$ used in property $\varphi$, $p$ is a predicate over $V_i \cup \Delta_{next,i}$. i.e., $p$ is of the format $\exp = c$, where $\exp := \exp + \exp \mid \exp * \exp \mid \exp / \exp \mid \exp \exp \mid \exp \exp \mid \exp \exp$ and $\exp$ is of the format (in-machine/local properties without message queue).

Proof:

(Step 0: Preparation) To prove the theorem, we utilize theories of projection and stutter equivalence relation (for complete definitions, see $^{[16]}$).

- For a GCA system of $n$-redundancies, define $\psi_i$ be the projection over the execution trace which preserves variables in $V_i$ and the next action $\Delta_{next,i}$ in machine $i$ (e.g., $(\sigma_1, \Delta_{next,1}), (\sigma_2, \Delta_{next,2}), \ldots$).

- Let $\Sigma$ be the set of alphabets, and $\gamma : \Sigma^* \rightarrow \Sigma^*$ be the stutter removal operator which replaces every substring of identical alphabets by one alphabet (e.g., from $xxxxyyyyzzz$ to $xyyz$), then two words $w_1, w_2 \in \Sigma^*$ are called stutter equivalent if $\gamma(w_1) = \gamma(w_2)$.

(Step 1: Stuttering over projections for asynchronous systems) Without loss of generality we assume $\varphi$ describes variables $V_i$ and the next action in machine $i$. For our proof, we only consider situations in one interval $T$, since the system performs periodically and can be proved inductively over $T$. For simplicity, in our notation, $\sigma_0$ is equal to null.

In $\sigma$, define a receive action $\sigma_{r_i} := receive(a[x \oplus 1], \ldots, a[x \oplus n])$ valid if

- there exists $\sigma_{k_2} := send(a[x])$ in $\sigma$ where $k_2 < k_1$ and,

- $\theta_{send,max} \geq \theta_{rec.max}$, where $\theta_{send,max} = \text{MAX}_{\theta=0 \ldots k_1-1}\{\theta[\sigma_\theta := send(a[x]) \text{ or null}\}$, and $\theta_{rec.max} = \text{MAX}_{\theta=0 \ldots k_1-1}\{\theta[\sigma_\theta := receive(a[x \oplus 1], \ldots, a[x \oplus n]) \text{ or null}\}$.

Without loss of generality, the sequence $\sigma$ contains $\alpha$ receive() actions that are valid. We use receive()$_{j,x,y}$ to represent the $y$-th valid receive() action, where it is the $x$-th action in sequence $\sigma$, executed on machine $j$. Also we use $\sigma_{j,x}$ to represent the $x$-th action in sequence $\sigma$, executed on machine $j$. With $\alpha$ valid receive() operations, we separate the execution of $i$ into $\alpha+1$ groups, namely $\{\sigma_{i,1}; \ldots; \sigma_{i,x,-1}\}$, $\{receive()_{i,x,1}; \ldots; \sigma_{i,x,-1}\}$, $\{receive()_{i,x,0}; \ldots; \sigma_{i,0}\}$, where receive()$_{i,x,0}$, receive()$_{i,x,1}$, receive()$_{i,x,2}$, $\ldots$, $\sigma_{i,0}$, $\sigma_{i,1}$, $\sigma_{i,2}$, $\ldots$, $\sigma_{i,x-1}$ are valid.

Consider the influence regarding the execution of machine $j$, whose execution sequence is the same as $i$. Note that with deterministic assumption, the execution sequence (consider globally) is not arbitrarily interleaved. For $\mu = 1 \ldots \alpha+1$, for the $\mu$-th group of machine $i$,
1) For the valid receive\( (a[i\oplus 1],\ldots,a[i\oplus n]) \) action in \( i \), its value is determined; the deterministic assumption assures that \( \sigma_\beta x_{\mu} := send(a[j]),x_{\mu} < x_{\mu} \) will be executed earlier than \( \text{receive}(a[i\oplus 1],\ldots,a[i\oplus n]) \), and \( \sigma_\beta x_{\mu} := send(a[j]),x_{\mu} < x_{\mu} \) (if existed) will be executed later than \( \text{receive}(a[i\oplus 1],\ldots,a[i\oplus n]) \).

2) For an invalid receive\( () \) action in \( i \), it equals to a null operation.

3) For other actions in \( j \), their executions do not interfere \( \text{receive}(a[i\oplus 1],\ldots,a[i\oplus n]) \). Since for all other actions \( \sigma_{i,k} \) of \( i \), it does not retrieve the value from the queue, and \( \text{receive}(a[i\oplus 1],\ldots,a[i\oplus n]) \), the first action in this group, is determined, it is determined based on the previous action \( \sigma_{i,k-1} \), regardless of actions in \( j \).

Results from (1) to (3) imply that the execution of actions on \( j \) leads to stuttering states when the operator \( \circ \) is actuating over the state space.

(Step 2: Stuttering-projective equivalence) Let \( c_0 \) and \( c_2 \) be the system configuration over the projection of \( \circ \). Let \( c_0 \rightarrow_{\{\sigma_{i,k}\}} c_2 \) represent the configuration change from \( c_0 \) to \( c_2 \) caused by actions \( \sigma_k \) in machine \( i \), and \( c_0 \rightarrow_{t} c_2 \) represent the configuration change from \( c_0 \) to \( c_2 \) caused by actions operating on deployed machines except \( i \), and the advancing of the clock. For \( S \), the projection of the execution trace over machine \( i \) with operator \( \circ \) in \( T \) is

\[
c_{i_1} \rightarrow_{\phi_1} \cdots \Rightarrow_{\phi_n} c_{i_2} \rightarrow_{\phi_1} \cdots \Rightarrow_{\phi_n} c_{i_3} \rightarrow_{\phi_1} \cdots \Rightarrow_{\phi_n} c_{i_{k+1}}
\]

Consider \( S_{sync} \) where for all machine \( i = 1,\ldots,n \), they execute synchronously in action level. The synchronous execution implies that in every \( T \), each machine executes concurrently first \( \phi_1 \), then \( \phi_2 \), and so on. By applying the analysis similar to step 1, the projection of the execution trace for \( S_{sync} \) over machine \( i \) with operator \( \circ \) in \( T \) is

\[
c_{i_1} \rightarrow_{\phi_1,\ldots,\phi_n} c_{i_2} \rightarrow_{\phi_1,\ldots,\phi_n} c_{i_3} \rightarrow_{\phi_1,\ldots,\phi_n} \cdots \rightarrow_{\phi_1,\ldots,\phi_n} c_{i_{k+1}}
\]

We thus derive the stuttering equivalence between projective traces of \( S_{sync} \) and those of \( S \) over machine \( \circ \).

(Step 3: Proof) We conclude the theorem based on the following statements.

- The specification \( \varphi \) is an in-machine property, describing the state evolution of machine \( i \) without terms related to message queues.
- The specification \( \varphi \) without the next operator \( \text{X} \), based on [16], is stutter-closed, meaning that \( \varphi \) can not distinguish two stutter-equivalent sequences.
- For the deployed system \( S \), the projective trace of \( S \) and the projective trace of \( S_{sync} \) are stutter equivalent over \( \circ \). Thus \( S \models \varphi \iff S_{sync} \models \varphi \), which completes the proof.

The result of the theorem can be discussed in four directions.

- (Modeling) Previously, it is difficult to model the behavior of parallel machines which are asynchronous in action (micro-instructions) level but synchronous in the logical level. The result of the theorem brings significant ease for the verification model construction. Our previous attempt is to model the system using the model checker SPIN [10], which enables the modeling of asynchronous behavior. However, the channel definition only allows the synchronization of two machines, making the synchronous modeling difficult.
- (Platform independent result) Furthermore, one immediate result from theorem 1 is that deterministic assumption enables us to "prove GCA system once, result valid for all". For any deployed systems, once they satisfy the deterministic assumption, properties always hold regardless of the actual execution time.
- (Required time for verification) Regarding the run time of verification, our technique makes the verification of such systems practicable. Originally the GCA model is an asynchronous model; with the theorem we can construct a property-preserving verification model by synchronizing actions. For this verification model, the size of reachable state space traversed in verification is exponentially smaller compared to the original GCA model.
- (Practicability of local properties) At first glance, the use of local properties seems to restrict the applicability. Nevertheless, since each machine can keep values sent from other machines, and fault-tolerance mechanisms mostly manipulate over these variables, our observation is that local properties constrained by the theorem are powerful enough for practical use (for examining fault-tolerance mechanisms).

B. Deterministic Assumption Modifies Scheduling Policies

1) Transition and transmission need time: In practice, actions and network transmission take time. Nevertheless, the application and theory still apply. Here we give an guideline regarding how deterministic assumption should be assumed in practice.

Definition 9. With definition in implementation of a GCA system \( S \) as follows.

- Let an action of the type \( \text{send}() \) only broadcasts the message to the network without updating the queue of other machines.
- In the pattern definition of the machine, let \( \sigma_\alpha := \text{send}(a[x]) \) and \( \sigma_\gamma := \text{send}(a[x]) \) be the predecessor and successor send operation for \( \sigma_\beta := \text{receive}(a[x\oplus 1],\ldots,a[x\oplus n]) \) in \( \sum \), i.e., \( \alpha < \beta < \gamma \).
by deterministic assumption is the least, since it only captures the dependencies over actions. Instructions in Giotto executed in a major-tick will not exceed the period of task $T_i$ then an implementation of a GCA system with $n$ $(\tau_n)$ and receives (in the right), shown in fig. 4.

Let $T_{i,j}$ be the estimation of the worst case message transmission time between a message is sent from machine $i$ and present in the message queue of machine $j$, and define $\tau_{net} = \max_{i,j} T_{i,j}$, then an implementation of a GCA system with $n$-redundancy satisfies the deterministic assumption if, for all machine $i,j,k$, $T_{Send,End,\alpha,i} + \tau_{net} < T_{Receive,Start,\beta,j}$ and $T_{Receive,End,\beta,j} < T_{Send,End,\alpha,i}$.

2) Least constraint for scheduling: Previously, in Giotto the scheduling only needs to ensure that all actions (micro-instructions in Giotto) executed in a major-tick will not exceed the period of task $T$. However, with the deterministic assumption the implemented scheduling should be modified. Nevertheless, we argue that the additional constraint induced by deterministic assumption is the least, since it only captures the dependencies over actions.

Also, modification of the scheduling policies can be minor. For example, if the underlying execution platform is a synchronous system (e.g., Esterel, VHDL), then no modification is needed. If the underlying execution platform is an asynchronous system with RTOS, if in $\pi$ no duplicate send actions occur, then one method can be applied for assuring the deterministic assumption: a fixed window (with length $\tau_{net}$) can be set to distinguish between all sends (in the left) and receives (in the right), shown in fig. 4.

At the same time, for a particular implementation to examine whether it satisfies the deterministic assumption can be checked using verification engines for timed systems, for example, UPPAAL [12] or HyTech [8]. Note that it is merely the protocol (irreverent of data) that needs to be checked, which greatly releases the burden of those engines.²

V. EFFECT OF FAULTS

In this section, we formally define the fault model used in FTOS, and discuss the effect when faults are actuating on machines.

A. Formal Construction of Fault Models

**Definition 10.** Define the set of possible faults over a GCA system $S$ be $\bigcup_{i=1\ldots m} \xi_i$, where each fault $\xi$ is a 8 tuple $(act, type, \sigma, i, j, k, k', \psi_k)$.

- act is a boolean variable.
- type $\in \{\text{WrongResult}, \text{FailSilent}, \text{MessageLoss}, \text{Corruption}, \text{Masquerade}\}$ is the type of fault.
- $\sigma \in \text{atomic}(\pi)$.
- $i \in \{1, \ldots, n\}$, $j \in \{1, \ldots, |\pi|\}$ are fault-actuating indexes.
- $k, k' \in \{1, \ldots, n\}$ are parameters.
- $\psi_k: \text{range}(\sigma) \rightarrow \text{range}(\sigma)$ is the error function, where $\text{range}(\sigma)$ is the range of $\sigma$.

The effect of faults is summarized as follows. Without loss of generality assume every $\xi$ mentioned is actuating on machine $i$.

- Let $\xi = (act, \text{WrongResult}, \sigma := a[m] \leftarrow e, i, j, k, k', \psi_k)$, then
- At time $t$, if the value of $act$ is true, and $\Delta_{i,j} := a[m] \leftarrow e$ is activated, then for machine $i$, $\psi_k \circ \sigma$ updates the value of $a[m]$ to $\psi(e)$.
- Let $\xi = (act, \text{FailSilent}, \sigma, i, j, k, k', \psi)$, then
- At time $t$, if the value of $act$ is true, and $\Delta_{i,j} := \sigma$ is activated, let $V_i$ be the previous configuration for $V_i$ before acting $\sigma$, and $q_1, q_2, \ldots q_n$ be the configuration of message queues $Q_1, Q_2, \ldots Q_n$. Then in effect $\psi_k \circ \sigma$ does not update any value, i.e., $V_i$ from $v_i$ to $v_i$, and for all $Q_i, i = 1 \ldots n$, from $q_i$ to $q_i$.
- Let $\xi = (act, \text{MessageLoss}, send(a[i]), i, j, k, k', \psi)$, then

²Complexity for the verification of timed systems is high, where we found it not suitable to have a model with data information be checked.
³The set of types was influenced by the IEC-61508 standard concerning networking faults. WrongResult is used to describe internal computing faults. The fault of MessageDelay will be later described and MessageRepetition as well as IncorrectSequence are of no influence in our MoC.
At time $t$, if the value of $\text{act}$ is true, and $\Delta_{i,j} := \text{send}(a[i])$ is activated, let $a$ be the previous configuration for $a[i]$. Let $q_1, q_2, \ldots, q_n$ be the configuration of message queues $Q_1, Q_2, \ldots, Q_n$. Then in effect $\psi_k \circ \sigma$ updates $q_s, s = 1 \ldots n, s \neq i, s \neq k$ to $q_s \circ (a[i], a)$, but $q_k$ to $q_k$. Let $\xi = (\text{act}, \text{Correction}, \text{send}(a[i]), i, j, k, k', \psi)$, then

- At time $t$, if the value of $\text{act}$ is true, and $\Delta_{i,j} := \text{send}(a[i])$ is activated. Let $a$ be the previous configuration for $a[i]$. Let $q_1, q_2, \ldots, q_n$ be the configuration of message queues $Q_1, Q_2, \ldots, Q_n$. Then in effect $\psi_k \circ \sigma$ updates $q_s, s = 1 \ldots n, s \neq i, s \neq k$ to $q_s \circ (a[i], a)$, but $q_k$ to $q_k$. Let $\xi = (\text{act}, \text{Masquerade}, \text{send}(a[i]), i, j, k, k', \psi)$, then

- At time $t$, if the value of $\text{act}$ is true, and $\Delta_{i,j} := \text{send}(a[i])$ is activated. Let $a$ be the previous configuration for $a[i]$. Let $q_1, q_2, \ldots, q_n$ be the configuration of message queues $Q_1, Q_2, \ldots, Q_n$. Then in effect $\psi_k \circ \sigma$ updates $q_s, s = 1 \ldots n, s \neq i, s \neq k'$ to $q_s \circ (a[i], a)$, but $q_k'$ to $q_k' \circ (a[k], a)$.

In general, all faults can be viewed as being controlled by a fault automaton.

Definition 11. A fault model over a GCA system $S$ is an extended timed automaton $A_{\text{fault}} = (L, AP, T, I, E, \Sigma, \bigcup_{i=1 \ldots m} \xi_i)$. Let $\xi$ be a mapping $\xi: \xi \rightarrow \Sigma$.

- $L$ is a set of locations.
- $AP = \{\text{act}_1, \ldots, \text{act}_m\}$ is a finite set of atomic propositions, where $\text{act}_i \in B$ represents the activation status of a particular fault type.
- $T$ is a finite set of clocks.
- $I$ is the invariant condition mapping elements in $L$ to clock constraints.
- $E$ is the location switch.
- $\Sigma$ is a mapping $L \rightarrow 2^{AP}$ indicating the set of faults activating in the control location.
- $\bigcup_{i=1 \ldots m} \xi_i$ is the set of possible faults.

B. Properties

During execution, the valuation of $\{\text{act}_1, \ldots, \text{act}_m\}$ can be viewed as a timed run $\langle \pi, \nu \rangle = (s_1, t_1)(s_2, t_2) \ldots$ defined by the fault model automaton, where $s_1, s_2, \ldots \in \mathbb{N}$ are valuations of atomic propositions, and $t_1, t_2, \ldots \in \mathbb{R}$ are durations. For the complete definition of timed run, see [1]. Let $\xi = (\text{act}_0, \text{type}, \sigma_0, i, j, k, k', \psi)$. At time $t$, if $\text{act}_0$ is evaluated to be true by $A_{\text{fault}}$, and $\sigma_0$ is executing, then the fault happens.

In order to give the result where the theorem still holds with fault models, we introduce a series of definitions used as assumptions.

Definition 12. Let $A_{\text{fault}} = (L, AP, T, I, E, \Sigma, \bigcup_{i=1 \ldots m} \xi_i)$ be the fault automaton acting over the GCA system $S$. First define an infinite sequence $\langle \langle \overline{S}, \overline{T} \rangle \rangle = (s_1, t_1)(s_2, t_2) \ldots$ as the transition triggering sequence of $S$ where

- For an integer $i \geq 1$, $S_i$ is the set of actions actuating on time $t_i$.
- Sequence $t_1, t_2, t_3, \ldots$ is a strictly ascending time sequence.

Given a timed run $\langle \pi, \nu \rangle$ over $\{\text{act}_1, \ldots, \text{act}_m\}$ induced by $A_{\text{fault}}$, and a transition triggering sequence $\langle \overline{S}, \overline{T} \rangle$ of $S$, define the acting fault sequence $\xi_{\langle \overline{S}, \overline{T} \rangle}$ to be an infinite sequence $(s_t, t_1)(s_2, t_2)(s_2, t_2) \ldots$ where

- For all $\xi \geq 1$, $\pi_t$ is the set of actions influenced by $\langle \overline{S}, \overline{T} \rangle$.
- $\langle \overline{T}, \overline{T} \rangle$ is a strictly descending time sequence.

Definition 13. Let $\langle \overline{S}, \overline{T} \rangle = (s_{11}, t_{11})(s_{21}, t_{21}) \ldots$ and $\langle \overline{S}, \overline{T} \rangle = (s_{12}, t_{12})(s_{22}, t_{22}) \ldots$ be two transition triggering sequences over a GCA system $S$. Define two acting fault sequences $\xi_{\langle \overline{S}, \overline{T} \rangle}$ and $\xi_{\langle \overline{S}, \overline{T} \rangle}$ over $\langle \overline{S}, \overline{T} \rangle$, $\langle \overline{S}, \overline{T} \rangle$ be effect-indistinguishable over $S$ if the following holds.

- Starting from time equals 0, for each interval with length $T$ (e.g., $[0, T]$, $[T, 2T]$, ...), let $(S_{1a1}, t_{1a1})(S_{1a2}, t_{1a2}) \ldots (S_{1a1}, t_{1a1})(S_{2a1}, t_{2a1})(S_{2a2}, t_{2a2}) \ldots$ be the subsequences of $\xi_{\langle \overline{S}, \overline{T} \rangle}$ and $\xi_{\langle \overline{S}, \overline{T} \rangle}$ contained in this interval. Then $k = j$, and $\forall m \in 1 \ldots k$, $S_{1m} = S_{2m}$, i.e., two untimed actuating fault subsequences in the interval are identical.

Definition 14. Let $F_1, F_2$ be the fault model acting on a GCA system $S$. Define $F_1$ and $F_2$ effect-indistinguishable if for all timed run $\langle \overline{S}, \overline{T} \rangle$ of $F_1$, for its corresponding acting fault sequence $\xi_{\langle \overline{S}, \overline{T} \rangle}$, there exists a timed run $\langle \overline{S}, \overline{T} \rangle$ of $F_2$ with corresponding acting fault sequence $\xi_{\langle \overline{S}, \overline{T} \rangle}$ such that $\xi_{\langle \overline{S}, \overline{T} \rangle}$ and $\xi_{\langle \overline{S}, \overline{T} \rangle}$ are effect-indistinguishable over $S$, and vice versa.

Theorem 2. Let $S$ be a GCA system with $n$-redundancies satisfying the deterministic assumption, and $S_{\text{sync}}$ be a GCA (global-cycle-accurate) system where each machine in $S_{\text{sync}}$ executes synchronously in actions. Let $F$, $F_{\text{sync}}$ be the fault model acting on $S$ and $S_{\text{sync}}$, respectively. If $F$ and $F_{\text{sync}}$ are effect-indistinguishable, then for verification conditions $\varphi$, $F \models \varphi \iff F_{\text{sync}} \models S_{\text{sync}} \models \varphi$. If $\varphi$ has the following constraints.

1. Property $\varphi$ is in PLTL and does not use the operator $X$.
2. There exists an $i \in 1 \ldots n$ such that for all propositional variable $p$ used in property $\varphi$, where $p$ is a predicate over $V_i \cup \Delta_{\text{next}}$. 
Proof: The theorem follows immediately with definitions described above.

C. From Theory to Practice

1) Overapproximation of the fault model: Based on previous sections, we can construct the system model which is synchronous with property preservation. However, it may not be easy (or sometimes impossible) to construct a fault model which is effect-indistinguishable as synchronous models. In this way, an over-approximation of the fault model (where time is abstracted to ticks) is sometimes necessary.

In FTOS, the occurrence between faults is measured by the least time between failure (LTBF). Let the system period be $T$ and the LTBF be $\eta$, then a extremely safe approximation for number of occurrence of faults during a period $T$ is $\lceil \frac{T}{\eta} \rceil$. Since the above approximation can be too strong, a more desirable way to underapproximate the LTBF can be as follows: when $\eta > 3T$, the time for the occurrence of two consecutive faults should contain at least $\lceil \frac{T}{\eta} \rceil - 1$ complete periods. When $\eta$ is large, the set of behaviors defined in the approximated fault model is close to that of the original fault model. Since in practice the fault model is based on probability measures, the impact of such over-approximation of fault models is minor, meaning that a spurious counter-example is still a trace that the system can not defend.

With the above descriptions, an untimed fault model compatible with the verification model of GCA can be constructed.

2) Scheduling policies in actual deployment: In actual deployment (implementation), the set of traces may be constrained compared to the original GCA model due to the scheduling policy of the local machine. The reminder is that with the fault effect masquerade, the synchronous model can demonstrate more possibilities than a deployment because the ordering for the correct and masqueraded messages in the synchronous model is not uniquely determined, whilst an actual deployment might have the order fixed due to the restricted behavior.

3) Message delay: In our formal model construction, the message delay is not considered for simplicity reasons. Nevertheless, it is possible to extend the fault model with a timed queue for the storage of delayed messages. In practice, the error of message delay can be detected by our tool with an over-approximated fault model.

VI. IMPLEMENTATION: FTOS-VERIFY

We have implemented our first version of $\text{FTOS-Verify}^6$ which is deployed as an Eclipse add-on for FTOS. In this section, we summarize the current features.

1) It enables an automatic translation from FTOS models into verification models; choices of analysis techniques can be made between fault propagation and interval analysis.
2) It automatically generates some formal properties regarding fault-tolerance.
3) Also we elaborate on integrating existing model checkers into the Eclipse framework; under the Eclipse IDE the verification model can be checked, where verification results are reorganized and shown under the Eclipse console.
4) Finally, since some counter example (in the trace file) may reach 300000 lines, we perform automatic analysis to prune out all unnecessary details such that the counter example is easy for non-verification experts to understand (around 300 to 700 lines).

A. Template-based Model Generation

In previous sections, we outline all actions, while the implementation details for each action (mechanism) are unknown. In reality, we extract all mechanisms from existing platform-dependent templates, and rewrite them into formats acceptable by model checker. Since for some implementation platforms, an action corresponds to a sequence of code which in effect performs the update, we hope to maintain the "shape" of sequential execution while the model is executed synchronously - by doing so, these verification templates describing fault-tolerance mechanisms can be easily adapted to generate new templates for other platforms. To achieve this goal, we use Cadence SMV $^4$ as our back-end verification engine, for the reason that it supports an extended description format which resembles sequential execution.

In FTOS, we apply template-based code generation to describe each action based on the meta-model layer. In this way, for an user defined model with different names (e.g., ports), when a model is generated, instructions and formal specifications will be annotated with correct names accordingly.

B. Analysis Techniques 1: Boolean Program for Fault Propagation

Currently verification of software systems relies heavily on abstraction techniques. For example, in the SLAM $^2$ project the program is converted into boolean programs based on predicate abstraction techniques. In our case, a simple abstraction technique is to apply fault abstraction, where we define a value of a port to be either Correct $^5$.

$^5$The untimed synchronous model can still specify time, but with only finite granularity - the minimum time unit is decided by $T$ specified in the GCA model.

$^6$Still, the LTBF can be vary large for modeling. For this problem we have established some theoretical criteria to reduce the LTBF efficiently with property preservation $^5$.

$^7$The software can be retrieved on demand.
Figure 5. The demonstrator of the balanced-rod system.

| Name       | ModeChangeAtBegin | Ref. |
|------------|-------------------|------|
| ControlJob | PASS              |      |

| Name       | Type                  |
|------------|-----------------------|
| Main       | Parallel Execution Sequences |

| Name       | SeqOnNode1 | SeqOnNode2 | SeqOnNode3 |
|------------|------------|------------|------------|
| Input      | AnaInput1  | ...        | ...        |
| Measurand  | ...        | ...        | ...        |
| ErrorSum   | ...        | ...        | ...        |
| Result     | ...        | ...        | ...        |
| Output     | DigOutput1  | ...        | ...        |

Figure 6. The software model of a improperly designed controller in FTOS (with irrelevant details omitted).

or Erroneous. These two values reflect the objective status of the value in the port. Combined with the platform-independent fault-tolerant mechanism, this method can provide good indication regarding the correctness of fault tolerance mechanisms. In FTOS-Verify, it is applicable for two built-in tests, namely TestPortAbsolute and TestLiveness.

At the same time, corresponding abstraction should be established for the specification. Here the specification is generated manually once accompanied with the code template for fault-tolerance mechanisms, and it can be continuously reused after being created.

C. Analysis Techniques 2: Preliminary Bounded Interval Analysis

In FTOS-Verify, we also experiment bounded interval analysis for examining the validity of the test TestPortRelative, where the user may specify the value domain for each port and input, and a richer set of specification can thus be verified.

VII. CASE STUDY: BALANCED-ROD SYSTEM

By applying formal verification, we can test the applicability of new or built-in mechanisms under different fault models before deployment. Here we illustrate a case study of a balanced-rod system (for the hardware, see fig. 5). The purpose of the system is to use a PID controller with some data acquisition boards to control the rod such that it keeps balancing while pointing upwards. We expect to have fault-tolerant abilities in the system, and our design intension is to use triple modular redundancy for parallel execution, applying suitable voting mechanism to preclude malfunctioned units. We illustrate the verification process with an unsuitable design in FTOS.

A. Fault Model

In this system, four possible fault configurations are possible, namely All_correct, 1_2_correct, 2_3_correct, and 1_3_correct, implying that the fault hypothesis only allows to have at most one ECU be faulty at any instance. The fault is limited to the erroneous reading from inputs or erroneous result of task functions.

B. Software Model

Fig. 6 is the software model of the balanced-rod controller. The job ControlJob contains one operation mode Main, where its execution strategy defines three parallel sequences (SeqOnNode1, SeqOnNode2, SeqOnNode3). For SeqOnNode1, it consists of one input read operation, one task, and several output operations. The input AnaInput1 reads the data from the cache of the dedicated hardware and stores in the port MeasureAnd. The task function (e.g., PIDCtrl1) retrieves values from some ports, performs stateless functions, and writes to some ports. Each output
Correct_DigOutput1_Result:
SPEC AG((REDUNDANCY_TRIGGER_TMR_operating_value=0) ->(ecu1_local_ports_DigOutput1.Result = 0));

Figure 7. Specification automatically annotated by FTOS-Verify.

operation (e.g., DigOutput1) retrieves the data from one particular port and actuates. The port MeasureAnd has the replication property equal to TRUE, meaning that in the deployment, the port is replicated to separate machines, but there will be no mechanism to guarantee the consistency between these replicated ports.

C. Fault Tolerance Model

Since only one machine should offer the output value, on the model level a state machine REDUNDANCY_TRIGGER_TMR is constructed for the decision making. For example, the state machine states that if the detected fault configuration is All_Correct (no machine is faulty) or 1_2_Correct, then machine 1 is responsible for generating the output. The state machine will be translated and deployed into each sub-system.

In this example, our fault-tolerance design first demands the system to perform the test TestPortAbsolute (pre-built in FTOS) on port Result. For details, see appendix. When the test fails, it simply performs the Ignore operation, and expects the mechanism of the state machine will work correctly, ruling out the possibility for faulty machines to generate the output.

D. Properties

One local safety property automatically generated by FTOS-Verify (e.g., annotated to machine 1) is in fig. [7] Intuitively, this property specifies the case: if machine 1 (ecu1) is responsible for offering the output (REDUNDANCY_TRIGGER_TMR_operating_value = 0), then the value offered can not be faulty (ecu1_local_ports_Out1.Result = 0).

E. Result

In the fault-propagation model, the result of model checking either reports the system correct, or indicates a counter-example showing a trace of fault emersion and propagation which leads to errors. In this example, the error trace indicates the situation when faults happen alternately between two fault configuration units. The scenario (reported by model checkers; here simplified for explanation) is as follows:

- In early stages of the first period, input I1 generates faulty results and stores into ecu1_global_ports.MeasureAnd. As PIDCtrl1 uses data from ecu1_global_ports.MeasureAnd, the result generated by PIDCtrl1 is faulty, implying ecu1_global_ports.ErrorSum and ecu1_global_ports.Result being faulty.
- In later stages of the first period, values of ecu1_global_ports.Result, ecu2_global_ports.Result, and ecu3_global_ports.Result will be sent to other machines and examined using voting mechanism. For ecu1, values from ecu2 and ecu3 are stored in ecu1_port_from2.Result and ecu1_port_from3.Result, respectively. All results of TestPortAbsolute from each machine indicate that ecu1 is faulty, and the REDUNDANCY_TRIGGER_TMR on each machine indicates that output should be generated by ecu2. Also, the error happened in machine 1 is ignored.
- In early stages of the second period, input I2 generates faulty results and stores into ecu2_global_ports.MeasureAnd. Therefore, the result generated by PIDCtrl2 is faulty, implying ecu2_global_ports.Result and ecu2_global_ports.Error being faulty. Although I1 is not faulty, PIDCtrl1 still cannot generate correct result because it also relies on the value in ecu1_global_ports.ErrorSum. Therefore, ecu1_global_ports.Result is still faulty at this period.
In later stages of the second period, values of \texttt{ecu1\_global\_ports.Result}, \texttt{ecu2\_global\_ports.Result}, and \texttt{ecu3\_global\_ports.Result} will be again sent and examined. As values of \texttt{ecu1\_global\_ports.Result} and \texttt{ecu2\_global\_ports.Result} are faulty, machine 1 and 2 will treat 3 faulty, whilst machine 3 treats 1 and 2 faulty later when exchanging information regarding the correct status of machines, opinions of machine 3 are precluded, and \texttt{REDUNDANCY\_TRIGGER\_TMR} decides that machine 1 is responsible for offering the output, which is undesired (although the system follows desired fault configurations).

A fix of the example is to add port unification strategies over port \texttt{ErrorSum} with communication after \texttt{TestPortAbsolute()}. For example, in \texttt{ecu1}, take the median value among \{\texttt{ecu1\_global\_ports.ErrorSum}, \texttt{ecu1\_port\_from2.ErrorSum}, \texttt{ecu1\_port\_from3.ErrorSum}\} and store it as an update for \texttt{ecu1\_global\_ports.ErrorSum}.

F. More testcases and counter examples

The document of the software also describes cases with much complicated counter-examples for proving the invalidity of some fault-tolerant mechanisms under certain fault models.

G. Efficiency

The time required to generate all models is approximately 4 seconds\(^7\) and the size of the generated model can vary between 7000 to 11000 lines. The process of verification and generation of the counter example takes nearly 60 seconds for the simplest case - time increases when complicated mechanisms are equipped in the model. For similar cases where the property is proven to be correct, the required time is no greater than 250 seconds. An earlier (preliminary) version of FTOS-Verify based on SPIN without using the deterministic assumption was not able to generate results in reasonable time (< 60 min) even for the simplest testcase. These numbers show a drastic reduction of the required time and demonstrate the effect of the deterministic assumption.

VIII. RELATED WORK

Existing work on design or verification for fault-tolerance mechanisms can be categorized into two different categories. Within the first category, researchers are focusing on verifying the applicability of a single fault-tolerance mechanism based on a concrete fault-model. For the second category researchers are offering languages or methodologies for the use of verification, e.g., \cite{3, 15}. Nevertheless, the above work does not place their focus on automatic model generation for verification. As the system models and the fault models influence the applicability of the mechanism, when they are modified, the corresponding verification models are required to be reconstructed. Construction and modification manually can be time consuming or error prone; in FTOS-Verify, the verification model is generated automatically as the model changes.

FTOS is not the only system which focus on model based development for fault-tolerant systems. Pinello et al \cite{17}, also focus on model-level description of software models, hardware models, and fault models, and allow automatic synthesis from models to deployments; their model (FTDF) is based on the extension of the dataflow model. Formal analysis techniques based on fault-propagation are later proposed \cite{13}. There are inherent differences between two MoCs which make it difficult to compare the results. Our observation is that the tree-construction algorithm (similar to backward reachability analysis) as proposed in FTDF does not really apply symbolic techniques commonly used in verification and might suffer from exponential complexities\(^8\) we relate ourselves to the verification engine with symbolic state space manipulation, making the detection of counter examples in large systems possible. Secondly, our analysis is not restricted to reachability analysis but enables the use of temporal logic. Lastly, our theorem enables the state-space reduction. A conjecture is that our theorem can be further extended to give a supporting theorem for their MoC\(^9\).

There are other model based tools for embedded control with verification abilities integrated, e.g., \cite{18}, but verifying fault-tolerance mechanisms is not their primary focus. Also we find in most cases, the deployment from the model is synchronous, where FTOS is focusing on the deployment over either synchronous or asynchronous systems.

IX. CONCLUSION AND FUTURE WORK

Our contribution is summarized as follows.

- We concentrate on the modeling and verification of fault-tolerant systems, and mathematically construct the GCA system, the formal model of FTOS, for the use of verification.
- The deterministic assumption relates all implementations with common features regardless of the underlying MoC of the platform (synchronous or asynchronous). It also simplifies the model construction, and reduces the reachable state space for verification. Due to the redundancies in fault-tolerance systems, constrained local properties used in

\(^7\)This can be further interpreted as the case where \texttt{ecu1} and \texttt{ecu2} hold the same erroneous value.

\(^8\)Programs are executed under a machine with Intel Dure Core 2.6 Ghz CPU and 2GB memory.

\(^9\)The complexities is \(O(D^{2M})\), where \(D\) is the average number of inputs in an actor, and \(M\) is the number of actors, given an undesired event.

\(^{10}\)i.e., there exists a padding of no-ops for a FTDF model such that local properties can be verified synchronously.
verification can resemble global specifications. The work can be also applied for the analysis of systems based on the FLET paradigms proposed within Giotto.

- Regarding implementation, combined with existing templates in the synchronous platform and the asynchronous platform, the presented verification technique enables designers with limited knowledge in verification to test the applicability of fault-tolerance mechanisms formally.

Except work with industrial case studies, one extending work is to eliminate the burden of the user by generating the task-implication-graph automatically. A task-implication-graph specifies for each output port, whether an incorrect function or an erroneous input will influence the generated value. If there exists user-code (in general they are task/control functions), then currently the translation into languages acceptable by SMV is done by designers\footnote{In the current version, the analyzer will approximate and imply that every output of a given task is erroneous if there exists an erroneous input, provided that no predefined task-implication-graph is given}. For a task function with the set of input ports $P_{in}$, the powerset of input ports and the set inclusion relation $\subseteq$ form a lattice $(2^{P_{in}}, \subseteq)$. Therefore, by using techniques similar to monotone data-flow analysis \cite{Kam1977}, a task-implication-graph can be constructed automatically.

Finally, we will extend our modeling technique for the analysis and verification of various models, e.g., SDF \cite{Girault1999} (with hierarchical extensions) and FTDF models with a predefined scheduling.

**APPENDIX**

(Algorithmic Sketch of TestPortAbsolute) The mechanism of TestPortAbsolute consists of two rounds. Without loss of generality, let $i$, $j$, and $k$ be the deployed sub-systems, and let the algorithm describe behavior on machine $i$. In the first round, it compares received values from other machines with the local variable. For machine $i$ receiving from sender $j$, if the value is different, then it evaluates $j$ be faulty. The result of the evaluation is stored in an array $(i,j,k) = 2^3$ and sent to other machines.

In the second round, as machine $i$ receives the array from others, it performs a voting between elements in the set $\{i, j, k\}$, $\{j, i, k\}$, and $\{k, i, j\}$. The result of the voting finalizes the decision whether a machine is faulty or not.

**REFERENCES**

[1] R. Alur and D. Dill. A Theory of Timed Automata. *Theoretical Computer Science*, 126(2):183–235, 1994.
[2] T. Ball and S. Rajamani. The SLAM Toolkit. In *Proceedings of the 13th International Conference on Computer Aided Verification (CAV’01)*, pages 260–264. Springer-Verlag, 2001.
[3] C. Bernardeschi, A. Fantechi, and L. Simoncini. Formally Verifying Fault Tolerant System Designs. *The Computer Journal*, 43(3):191–205, 2000.
[4] C. Buckl, M. Regensburger, A. Knoll, and G. Schrott. Generic Fault-Tolerance Mechanisms Using the Concept of Logical Execution Time. In *Proceedings of the 13th Pacific Rim International Symposium on Dependable Computing (PRDC’07)*, pages 3–10. IEEE, 2007.
[5] C. Cheng, C. Buckl, J. Esparza, and A. Knoll. Modeling and Verification for Timing Satisfaction of Fault-Tolerant Systems with Finiteness. Technical report (arXiv:0905.3951), TU Munich, 2009.
[6] A. Ghosal, A. Sangiovanni-Vincentelli, C. Kirsch, T. Henzinger, and D. Iercan. A hierarchical coordination language for interacting real-time tasks. In *Proceedings of the 6th ACM & IEEE International conference on Embedded software (EMSOFT’06)*, pages 132–141, 2006.
[7] A. Girault, B. Lee, and E. Lee. Hierarchical finite state machines with multiple concurrency models. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 18(6):742–760, 1999.
[8] T. Henzinger, P. Ho, and H. Wong-Toi. HYTECH: a model checker for hybrid systems. *International Journal on Software Tools for Technology Transfer (STTT)*, 1(1):110–122, 1997.
[9] T. A. Henzinger, B. Horowitz, and C. M. Kirsch. Giotto: A time-triggered language for embedded programming. In *Proceedings of the First International Workshop on Embedded Software (EMSOFT’01)*, pages 166–184. Springer-Verlag, 2001.
[10] G. Holzmann. *The Spin Model Checker: Primer and Reference Manual*. Addison-Wesley Professional, 2004.
[11] J. Kam and J. Ullman. Monotone data flow analysis frameworks. *Acta Informatica*, 7(3):305–317, 1977.
[12] K. Larsen, P. Pettersson, and W. Yi. Uppaal in a nutshell. *International Journal on Software Tools for Technology Transfer (STTT)*, 1(1):134–152, 1997.
[13] J. Mark L. McKelvin, G. Eirea, C. Pinello, S. Kanajan, and A. L. Sangiovanni-Vincentelli. A formal approach to fault tree
synthesis for the analysis of distributed fault tolerant systems. In Proceedings of the 5th ACM international conference on
Embedded software (EMSOFT’05), pages 237–246, 2005.

[14] K. McMillan. Cadence SMV. Cadence Berkeley Labs, CA.

[15] S. Owre, J. Rushby, N. Shankar, and F. von Henke. Formal Verification for Fault-Tolerant Architectures: Prolegomena to the
Design of PVS. IEEE Transactions on Software Engineering, pages 107–125, 1995.

[16] D. Peled, T. Wilke, and P. Wolper. An algorithmic approach for checking closure properties of temporal logic specifications
and omega-regular languages. Theoretical Computer Science, 195(2):183–203, 1998.

[17] C. Pinello, L. P. Carloni, and A. L. Sangiovanni-Vincentelli. Fault-tolerant deployment of embedded software for cost-sensitive
real-time feedback-control applications. In Design, Automation and Test in Europe Conference and Exhibition (DATE’04),
volume 2, pages 1164–1169. IEEE Computer Society, 2004.

[18] I. Schaefer and A. Poetzsch-Heffter. Compositional Reasoning in Model-Based Verification of Adaptive Embedded Systems. In
Proceedings of the 6th IEEE International Conference on Software Engineering and Formal Methods (SEFM’08), pages 95–104.
IEEE, 2008.

[19] R. Simmons and D. Apfelbaum. A task description language for robot control. In Proceedings of the IEEE/RSJ International
Conference on Intelligent Robots and Systems (IROS’98), volume 3, pages 1931–1937 vol.3, Oct 1998.