Physical Mechanism behind the Hysteresis-free Negative Capacitance Effect in Metal-Ferroelectric-Insulator-Metal Capacitors with Dielectric Leakage and Interfacial Trapped Charges

Chia-Sheng Hsu,² Sou-Chi Chang,¹ Dmitri E. Nikonov,² Ian A. Young,² and Azad Naeemi³

¹School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332, USA
²Components Research, Intel Corporation, Hillsboro, OR 97124, USA

The negative capacitance (NC) stabilization of a ferroelectric (FE) material can potentially provide an alternative way to further reduce the power consumption in ultra-scaled devices and thus has been of great interest in technology and science in the past decade. In this article, we present a physical picture for a better understanding of the hysteresis-free charge boost observed experimentally in metal-ferroelectric-insulator-metal (MFIM) capacitors. By introducing the dielectric (DE) leakage and interfacial trapped charges, our simulations of the hysteresis loops are in a strong agreement with the experimental measurements, suggesting the existence of an interfacial oxide layer at the FE-metal interface in metal-ferroelectric-metal (MFM) capacitors. Based on the pulse switching measurements, we find that the charge enhancement and hysteresis are dominated by the FE domain viscosity and DE leakage, respectively. Our simulation results show that the underlying mechanisms for the observed hysteresis-free charge enhancement in MFIM may be physically different from the alleged NC stabilization and capacitance matching. Moreover, the link between Merz’s law and the phenomenological kinetic coefficient is discussed, and the possible cause of the residual charges observed after pulse switching is explained by the trapped charge dynamics at the FE-DE interface. The physical interpretation presented in this work can provide important insights into the NC effect in MFIM capacitors and future studies of low-power logic devices.

I. INTRODUCTION

As the relentless pursuit of device miniaturization goes into the nanometer regime, Moore’s law has gradually come to a bottleneck due to the fact that the power dissipation in microchips becomes a more and more challenging concern [1, 2]. Recently, a stack structure consisting of an FE layer and a DE layer was proposed to achieve voltage amplification in a DE layer [3]. The physical concept behind this approach is that the metastable negative capacitance (NC) state arising from the double-well energy profile of the FE can be stabilized by the DE layer in terms of the total free energy of the system. Such a proposal may provide a potential way to significantly improve the subthreshold swing of conventional complementary metal-oxide-semiconductor (CMOS) transistors at room temperature [4, 5].

Ferroelectrics are materials that exhibit the properties: (i) the electric polarization can be reversed by an externally applied voltage and (ii) the remanent polarization remains nonvolatile under zero bias. These unique properties have made ferroelectrics promising materials for voltage-controlled nonvolatile memory devices [6, 7]. In the past decade since the proposal of using NC for low-power logic devices, FE-based capacitors, including MFM, MFIM and metal-ferroelectric-metal-insulator-metal (MFIMIM), have been intensively investigated experimentally and theoretically in search of the evidence for the transient and steady-state NC effects [8–17]. In particular, recently discovered doped hafnium oxides are widely used as the FE layer due to the high scalability and CMOS process compatibility [18–20].

With an MFM capacitor connected in series with a large resistor, the transient NC behaviors have been observed in various FE materials, including perovskite Pb(Zr0.2Ti0.8)O3 and various doped hafnium oxides [8, 12, 21]. The physical origin of the observed transient NC lies in the mismatch between the switching rates of free charges and bound charges (FE polarization) in the resistor-capacitor circuit [13]. To further seek the evidence of static NC stabilization, FE-DE stacks are the key devices to be investigated according to the NC theory. Among MFIM, MFMIM and FE-DE superlattices, MFIM capacitors are of great importance because of the structure similarity to the ferroelectric field effect transistors (FeFETs). For MFIM stacks, it is unlikely to directly measure the internal DE voltage amplification, which was theoretically proposed to be achieved by the steady-state NC stabilization. Therefore, a considerable amount of experimental efforts have been focused on the evidence of capacitance enhancement in an MFIM capacitor compared to the associated standalone DE capacitor [22]. Such a capacitance enhancement is referred to as the charge boost effect.

In the recent research progress, it was experimentally observed that the charge boost effect and hysteresis-free static “S-shaped curve” could be achieved in MFIM with short pulse measurements [14, 15]. On one hand, the charge boost may indicate that the MFIM capacitor has a larger capacitance than the associated DE capacitor, which was allegedly caused by the NC stabilization. On
the other hand, the observed hysteresis-free FE switching (S-curve), which is predicted by the Landau phenomenological formalism, is a required characteristic for the logic applications. However, the physical mechanisms for these observations are still not clear. For example, Liu et al. have recently proposed an alternative perspective on such experimental observations \[23\]. Therefore, it is of great importance to further explore the underlying physical mechanisms for such prospective experimental evidence of NC stabilization.

In this paper, we establish a physical model for MFM and MFIM capacitors by introducing the inevitable DE leakage and trapped charges at the FE-DE interface. We show that the experimentally measured hysteresis loop of MFM capacitors can be well described by the Landau formalism with the proposed physical mechanisms included. The charge boost and hysteresis behaviors observed in the pulse measurements are found to be directly influenced by the FE intrinsic domain viscosity and DE leakage, respectively. The kinetic coefficients extracted from the charge responses are found to be linked to the well-known Merz’s law \[24\] in the NC region. Our simulation results suggest that the experimentally observed hysteresis-free capacitance enhancement of MFIM may be caused not by the NC stabilization and capacitance matching but by the material properties of the heterostructure. Furthermore, the possible cause of the experimentally observed residual charges may be explained by the trapped charges existing at the FE-DE interface.

This paper is organized as follows. In Sec. II, the theoretical approach is presented to describe the switching characteristics of MFM and MFIM capacitors, with the DE leakage and trapped charge mechanisms included. In Sec. III, based on the physical model, the FE material parameters can be well extracted using the hysteresis measurements. More importantly, the experimentally observed charge boost and hysteresis-free static S-curve are well captured, and a clear physical picture for such phenomena is provided and discussed in detail. In Sec. IV, we conclude this work by highlighting the underlying mechanisms for experimental observations.

II. THEORETICAL FORMALISM

To describe the electrical properties of MFIM bilayer stacks measured in the experiments, Kirchhoff’s law is applied for the schematic circuit diagram shown in Fig. 1. The total current \(I_R\) flowing through the series resistor is thus expressed as

\[
I_R = A \frac{\partial Q_f}{\partial t} = \frac{V_{in} - V_{out}}{R},
\]

where \(Q_f\) is the free charge density, \(R\) is the series resistance and \(A\) is the capacitor area. In addition, the following conditions have to be satisfied by assuming the electric displacement field is continuous at material bound-

![FIG. 1. The schematic diagram of a resistor-capacitor circuit for the study of switching dynamics in the experimental measurements. The positive axis is defined as the z direction toward ground.](image)

aries:

\[
I_R = I_{FE} = I_{DE} + I_L,
\]

where \(I_L\) represents the DE leakage current, and \(I_{FE}\) and \(I_{DE}\) are the displacement current of the FE and the DE layers, respectively. Instead of the conventional DC leakage current, \(I_L\) here describes the transient DE leakage due to the voltage across the DE layer, as will be detailed later.

In the FE layer, the displacement charge density \(Q_{FE}\) can be written as

\[
Q_{FE} = \epsilon_0 \kappa E_{FE} + P,
\]

where \(\epsilon_0\) is the vacuum dielectric constant, \(\kappa\) is the background dielectric constant of the FE material \[25\], \(E_{FE}\) is the electric field across the FE oxide, and \(P\) is the average FE polarization. The dynamics of \(P\) is governed by the Landau-Khalatnikov (LK) equation,

\[
\frac{\partial P}{\partial t} = -L(2\alpha_1 P + 4\alpha_{11} P^3 + 6\alpha_{111} P^5 - E_{FE}),
\]

where \(\{\alpha_1, \alpha_{11}, \alpha_{111}\}\) are thermodynamic expansion coefficients for the bulk FE free energy, and \(L\) is the kinetic coefficient, which is inversely proportional to domain viscosity \[5, 13, 26–28\]. Note that in this work, the free charge density \(Q_f\) is equal to the FE displacement charge density \(Q_{FE}\) with the assumption that the leakage of an FE thin film is negligible \[12\].

It was experimentally reported that the trapped charges may exist at the FE-DE interface through the DE leakage, which plays an important role in the electrical properties and DE breakdown of MFIM capacitors \[29\]. In this regard, we introduce DE leakage and interfacial trapped charges into the MFM and MFIM systems. For simplicity, the DE leakage for \(|V_{DE}| > V_c\) is approximated using field-assisted tunneling mechanism according to the experiments on ultrathin Al\(_2\)O\(_3\) (AO) dielectrics \[30\], where \(V_{DE}\) is the voltage across the DE
layer and $V_c$ is the cutoff voltage below which the leakage current is negligible. $V_c$ is set to 0.2 V in this work. The leakage current when $|V_{DE}|$ is above $V_c$ is therefore given by
\[ I_L = \text{sgn}(V_{DE}) \alpha E_{DE}^2 \exp ( -\beta / |E_{DE}| ) \cdot A, \quad (5) \]
where $\alpha$ and $\beta$ are physical parameters related to the system band structures, $E_{DE}$ is the electric field across the DE oxide, and a sign function is used for the current direction.

To extract the DE charge density ($Q_{DE}$) accumulated at the DE-metal interface, we integrate the displacement current through the DE layer with respect to time:
\[ Q_{DE}(t) = \frac{1}{A} \int_0^t I_{DE}(\tau) \, d\tau + Q_{DE}(0), \quad (6) \]
where $Q_{DE}(0)$ is the DE charges before switching. Note that $Q_{DE}(0)$ is an initial condition in this framework and may vary from sample to sample depending on the experimental conditions.

At the FD-DE interface, the charge neutrality condition has to be satisfied due to the displacement field continuity in the normal direction. Therefore, the interfacial trapped charge $Q_{it}$ can be obtained with the expression given by
\[ Q_{FE} + Q_{DE} + Q_{it} = 0, \quad (7) \]
where $Q_{DE} = -Q_{DE}$ is the DE charge at the FE-DE interface.

III. RESULTS AND DISCUSSION

Based on the physical model described in Sec. II, we study the transient charge responses of MFM and MFIM capacitors, including hysteresis loops and pulse switching dynamics. The underlying physics behind the recent experimental observations is discussed in detail. For convenience, the theoretical model is implemented in a circuit-compatible manner so that all the dynamic simulations can be performed accurately and self-consistently in the SPICE simulator. The detailed implementation can be found in [17].

A. MFM Capacitors

The MFIM stack structure of interest is TiN/Hf$_{0.5}$Zr$_{0.5}$O$_2$/Al$_2$O$_3$/TiN capacitors, where Zr-doped hafnium oxides (HZO) are a widely used FE material in the recent experimental measurements [6, 14–16, 21]. Before we study the MFIM capacitors, we first extract the FE parameters by simulating the hysteresis loops of TiN/HZO/TiN MFM capacitors based on the conventional polarization-voltage (P-V) measurements. As suggested by the experiments [31–34], an interfacial oxide layer is likely to form between the FE layer and the metal contacts during the fabrication process of MFM capacitors. In this regard, an ultrathin DE layer is introduced at the FE-metal interface of an MFM capacitor.

| Parameter | Value |
|-----------|-------|
| Area ($A$) ($\mu$m$^2$) | 7000 [14] |
| FE thickness ($t_{FE}$) (nm) | 11.3 [14] |
| $\alpha_1$ (m/F) | $-1.43 \times 10^8$ |
| $\alpha_{11}$ (m$^2$C$^{-2}$F) | $1.55 \times 10^9$ |
| $\alpha_{111}$ (m$^3$C$^{-3}$F) | $1.1 \times 10^9$ |
| $\kappa$ | 10 |
| $L$ ([$\Omega$m$^{-1}$]) | $3 \times 10^{-3}$ |
| EOT ($t_{DE}$) (nm) | 0.1 |
| $\alpha$ (A/V$^2$) | $9.57 \times 10^{-16}$ |
| Frequency (kHz) | 10 [14] |
| Pulse amplitude (V) | 3.5 [14] |
FIG. 3. (a) The applied pulse $V_{in}$ from Ref [14] (left) and the simulated current flowing through the series resistor $I_R$ (right). (b) Simulated transient responses of the free charge $Q_f$ and the calculated DE charge $Q_{DE}$ and trapped charge $Q_{it}$ in comparison with the measured free charge response extracted from Ref. [14]. The definitions of $Q_{max}$, $Q_{res}$ and $Q_D$ in the main text are also shown. (c) The release charge $Q_D$ at ascending and descending pulse trains with the amplitude $V_a$: $0\ V \rightarrow 12\ V \rightarrow -6\ V \rightarrow 0\ V$, showing the hysteresis-free charge boost compared to the charges on the associated AO capacitor extracted from Ref. [14]. (d) The simulated hysteresis-free S-curve compared to the static curve predicted by the Landau formalism using the FE material parameters obtained in Sec. III A.

Note that the depolarization, which is caused by the finite screening effect of the metal contacts, manifests itself with the interfacial oxide layer [35]. Based on the P-V measurement in Ref. [14], the equivalent oxide thickness (EOT) of the interfacial oxide layer is found to be around 0.1 nm given that the dielectric constant of SiO$_2$ ($\epsilon_{SiO_2}$) is 3.9. The corresponding interfacial capacitance $C_{DE} = \epsilon_{SiO_2}/\text{EOT} \approx 0.35\ \text{F/m}^2$, which is consistent with the reported value for the FE/TiN interface [35]. The physical thickness of the interfacial oxide layer can be estimated to be 0.9 nm given the relative permittivity of 36 for the tetragonal and orthorhombic phase in HfO$_2$ and ZrO$_2$ [35]. Fig. 2(a) shows the simulated hysteresis loop of an MFM capacitor based on the experimental P-V measurement in Ref. [14]. To further confirm the effect of an oxide layer between the FE and the metal contact, we simulate the hysteresis loop of an MFM capacitor from another measurement [6], as shown in Fig. 2(b). The simulation without considering the interfacial oxide layer is also plotted for comparison. Our simulations indicate that the oxide layer at the FE-metal interface may be one of the important factors that could influence the hysteresis shape of MFM. The parameters extracted based on the experimental P-V measurement in Ref. [14] are summarized in Table I. The FE properties of 11.3 nm HZO are used for the study of MFIM capacitors.
support a charge density as large as around 20 C/cm$^2$. However, a dielectric material like AO cannot amount of charges with opposite signs at the FE-DE interface. Therefore, here the initial DE charge $\tilde{Q}_{DE}(0)$ is assumed to be 7 $\mu$C/cm$^2$ reported in Ref. [29], and the rest of the compensating charges are from the interfacial trapped charge $Q_D$. Such a large amount of trapped charges are likely to be introduced through the DE leakage to the FE-DE interface during the wake-up process after the fabrication. At a large pulse amplitude, a large amount of negative DE charges accumulated at the FE-DE interface indicate that most of the applied voltage is across the DE layer in this stack system. Thus, in such pulse measurements, the FE polarization is barely switched even if a large voltage is applied. Similar to the experiments, the release charge $Q_D$ is defined as the difference between the maximum charge $Q_{max}$ and the residual charge $Q_{res}$ at a given pulse amplitude $V_a$: that is, $Q_D = Q_{max} - Q_{res}$. At a fixed kinetic coefficient $L = 6 \times 10^{-3}$ ($\Omega m$)$^{-1}$, it is found that $Q_D$ of MFIM is enhanced without hysteresis compared to the measured charges on the associated standalone 4 nm AO capacitor, as shown in Fig. 3(c). From the simulation, the electric field across the FE oxide, $E_{FE} = V_{FE}/t_{FE}$, can be directly obtained, and the theoretical static curve is derived from Eq. (4) in the steady state:

$$E_{FE} = 2\alpha_1 P + 4\alpha_{11} P^3 + 6\alpha_{111} P^5. \quad (8)$$
Fig. 3(d) shows that an S-curve with negligible hysteresis can be achieved with the DE leakage parameter \( \alpha = 2 \times 10^{-16} \text{A/V}^2 \). For the static curve, \( Q_D \) is shifted by \( P_t \), which is the initial reference point and was reported as around 18 \( \mu \text{C/cm}^2 \) [14]. Note that the S-curve obtained from the simulation does not go through the origin because \( L \) for the FE response has not been calibrated dynamically based on the polarization charge responses.

In Fig. 4(a), we show that the experimentally observed charge boost is mainly determined by the kinetic coefficient \( L \). The increasing \( L \) indicates the faster FE charge responses to the applied voltage, leading to larger maximum charges \( Q_{\text{max}} \) in the same PW. Hence, the release charge \( Q_D \) can be enhanced with less FE domain viscosity. To further confirm this finding, we also explore the effect of DE leakage \( \alpha \) and find that the DE leakage is not a dominant factor in the observed charge boost effect, as shown in Fig. 4(b). Note that for simplicity, \( \beta \) in Eq. (5) is kept fixed at 3.7 \( \times \) 10\(^{-7} \) V/m for all the simulations in this work due to the much less dominant effect in the systems.

Based on the experimentally measured free charge response from Ref. [14], the kinetic coefficient \( L \) can be numerically extracted at a given pulse amplitude. With extracted \( L \), Fig. 5(a) demonstrates that the charge boost is enhanced when the applied pulse is large enough to induce the FE response, whereas a small applied pulse only results in the DE response in the FE layer and thus no charge boost is observed. As a reciprocal of the domain viscosity, \( L \) is assumed to be proportional to the domain viscosity.
wall mobility \(\mu_d\) corresponding to the domain nucleation; that is, \(L \propto \mu_d\). Based on Merz’s law [24], the relationship between \(L\) and nonzero \(E_{FE}\) can be derived:

\[
L \propto \frac{\mu_d |E_{FE}|}{|E_{FE}|} \propto \frac{1}{|E_{FE}|} \nu_d \propto \frac{1}{|E_{FE}|} t_s \propto \frac{1}{|E_{FE}|} e^{-a_0/|E_{FE}|},
\]

(9)

where \(\nu_d\) is the domain wall velocity inversely proportional to the switching characteristic time \(t_s\), and \(E_0\) is the activation field for domain switching [24]. Fig. 5(b) shows that when the FE is driven into the NC region, \(L\) can be described by Merz’s law, which suggests the domains are likely to be in the creep region as the electric field across the FE (\(E_{FE}\)) becomes smaller [36]. From Eq. (9), as \(|E_{FE}|\) approaches 0\(^+\), \(L\) is asymptotic to zero because of zero driving force for domain switching. Before FE domain switching, only the DE response is induced, and \(L\) is found to be linearly dependent on \(E_{FE}\).

In contrast to the TiN/11.3 nm HZO/4 nm AO/TiN capacitor, the charge hysteresis was observed in a TiN/11.3 nm HZO/1 nm AO/TiN capacitor [14]. It was suggested that the appearance of such hysteresis was attributed to the capacitance mismatch between the FE and the DE layer as the DE thickness decreases based on the theory of NC stabilization. However, here we demonstrate that such hysteresis is caused by the DE leakage and the associated interfacial trapped charge dynamics instead of NC stabilization. At the pulse trains with ascending and descending amplitudes, Fig. 6(a) and (b) show the charge responses of the 11.3 nm HZO/4 nm AO stack and the 11.3 nm HZO/1 nm AO stack, respectively. For the 11.3 nm HZO/4 nm AO stack, when a large voltage is across the DE layer, DE leakage is induced and therefore, the trapped charges leak out through the DE, as can be seen from the slightly decreased \(Q_t\) in Fig. 6(a). As a result, the residual charges of \(Q_t\) after each pulse gradually increase in Fig. 6(a). For the 11.3 nm HZO/1 nm AO stack in Fig. 6(b), the leakage effect becomes more evident compared to the 11.3 nm HZO/4 nm AO stack. The simulations indicate that the possible cause of the increasing residual charges after pulse switching experimentally observed in Ref. [14], especially at a large pulse amplitude, can be explained by the transient responses of trapped charges at the FE-DE interface. Furthermore, from Fig. 6(a) and (b) and Eq. (6), one can infer that the role of the initial DE charge \(Q_{DE}(0)\) plays in the transient responses is a shift in \(Q_{DE}\) and \(Q_t\) dynamics, which means that the choice of the \(Q_{DE}(0)\) value does not affect the conclusions drawn from the simulations.

The hysteresis behavior can be studied with the curvature of the total free energy profile of the system near polarization reversal. The Landau free energy of the FE in a unit of J/m\(^2\) is given by

\[
f_{FE} = (\alpha_1 P^2 + \alpha_{11} P^4 + \alpha_{111} P^6 - E_{FE} P) t_{FE}.
\]

(10)

The energy stored in a capacitor in terms of \(P\) can be derived as

\[
f_{DE} = \frac{Q_{DE}^2}{2C_{DE}} - Q_{DE} V_{DE} = (P - \Delta Q)^2/(2C_{DE}) - (P - \Delta Q)V_{DE},
\]

(11)

where \(C_{DE}\) is the DE capacitance per unit area and \(\Delta Q = P - Q_{DE}\) is the difference between polarization and the DE charges, which is caused by the interfacial trapped charges. Fig. 6(c) and (d) show the free energy profiles of the FE, the DE, and the FE-DE stacks at \(t = t_0\), where \(t_0\) is the time at which \(P\) is around 0 \(\mu\)C/cm\(^2\). Note that in the presence of the trapped charges, the FE and DE energy profiles do not align at \(P = 0 \mu\)C/cm\(^2\) because the FE charges are not totally compensated by the DE charges. In the 11.3 nm HZO/4 nm AO stack, polarization \(P\) is switched between one of the energy minimums and the energy maximum, as indicated by the red arrow in Fig. 6(c). In other words, \(P\) does not go to the other energy minimum state. Note that when \(P\) is around the energy minimum, the FE is driven into its NC region, where the curvature of the free energy profile (and the FE capacitance) is negative. The effective capacitance \(C_{eff}\) of the MFM system can be obtained by calculating the curvature of the total free energy profile:

\[
C_{eff} = \left( \frac{\partial^2 f_{DE}}{\partial P^2} + \frac{\partial^2 f_{FE}}{\partial P^2} \right)^{-1}.
\]

(12)

From Eq. (12), \(C_{eff}\) is positive when the positive DE capacitance is dominant over the negative FE capacitance. With a positive \(C_{eff}\), the NC region gets stabilized and no hysteresis is expected according to the NC theory [3, 37]. Note that \(\Delta Q\) in Eq. (11) (and thus trapped charges) does not affect the effective capacitance.

As shown in the inset of Fig. 6(c), the effective capacitance of the 4 nm AO stack is positive around zero polarization, indicating the FE-DE capacitance match and thus hysteresis-free NC stabilization. For the 1 nm AO stack, the effective capacitance is also positive around zero polarization, as shown in the inset of Fig. 6(d). Therefore, based on the theory of NC stabilization, such a 1 nm AO stack is not expected to show hysteresis. However, consistent with the experimental findings in Ref. [14], the release charge \(Q_{D0}\) of such a 1 nm AO stack shows clear hysteresis with the DE leakage parameter \(\alpha = 7.57 \times 10^{-16} \text{ A/V}^2\) in the simulation, as shown in Fig. 7. Note that \(\alpha\) of the 1 nm AO stack is larger than that of the 4 nm AO stack due to the larger leakage current in a thinner DE. In contrast to the 4 nm AO stack, the FE polarization of the 1 nm AO stack is driven into the other energy minimum state in the measurement, as indicated by the red arrow in Fig. 6(d). The appearance of hysteresis in the 1 nm AO stack can be attributed to the increasing FE charge responses due to the larger DE leakage of the thinner DE compared to the 4 nm AO stack. Therefore, we show that the hysteresis observed in an MFM stack with a reduced DE thickness is caused not by the FE-DE capacitance mismatch but by the fact
that the FE polarization transitions from one state to the other state with the help of DE leakage. This finding is consistent with the previous experimental observation of FE-gated Ge p-channel transistors [38]. In addition, Fig. 7 shows that, for the MFIM with 1 nm AO, the maximum release charge difference in the hysteresis $\Delta Q_D \approx 5.2 \mu C/cm^2$ at the pulse amplitude of 7 V, which is close to the reported value of $4.7 \mu C/cm^2$ in Ref. [14]. Note that the hysteresis direction is in a clockwise manner, which is also consistent with the experimental measurements in Ref. [14].

IV. CONCLUSION

In summary, this paper presents underlying physical mechanisms for the hysteresis-free negative capacitance effect experimentally observed in MFIM capacitors. With the DE leakage and interfacial trapped charges included, we extract the FE parameters by capturing the measured hysteresis loops of MFIM capacitors. More importantly, for MFIM stacks, we show (i) the charge boost is mainly determined by the faster FE domain responses near the polarization reversal and (ii) the charge responses would show hysteresis as long as the FE polarization is switched from one state to the other with the aid of DE leakage. The analyses of thermodynamic energy profiles in the presence of interfacial trapped charges indicate that the observed hysteresis in MFIM is caused by the FE polarization switching rather than the FE-DE capacitance mismatch suggested by the theory of NC stabilization. The theoretical demonstrations provide important physical insights into the alleged static NC effect for emerging low-power logic devices.

ACKNOWLEDGMENTS

This work was funded by Intel Corporation through Semiconductor Research Corporation MSR-INTEL TASK 2835.001.

[1] G. Moore, Proceedings of the IEEE 86, 82 (1998), doi: 10.1109/jproc.1998.658762.
[2] N. S. Kim, T. Austin, D. Blaauw, T. Mudge, K. Flautner, J. S. Hu, M. Irwin, M. Kandemir, and V. Narayanan, Computer 36, 68 (2003).
[3] S. Salahuddin and S. Datta, Nano Lett. 8, 405 (2008), doi: 10.1021/nl071804g, http://dx.doi.org/10.1021/nl071804g.
[4] S.-C. Chang, U. E. Avci, D. E. Nikonov, and I. A. Young, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 3, 56 (2017), doi: 10.1109/jxcdc.2017.2750108.
[5] C.-S. Hsu, C. Pan, and A. Naeemi, IEEE Electron Device Letters 39, 765 (2018), doi: 10.1109/led.2018.2820118.
[6] K. Ni, P. Sharma, J. Zhang, M. Jerry, J. A. Smith, K. Tapily, R. Clark, S. Mahapatra, and S. Datta, IEEE Transactions on Electron Devices 65, 2461 (2018).
[7] K. Ni, M. Jerry, J. A. Smith, and S. Datta, in 2018 IEEE Symposium on VLSI Technology (IEEE, 2018) doi: 10.1109/vlstat.2018.8510622.
[8] A. I. Khan, K. Chatterjee, B. Wang, S. Drapcho, L. You, C. Serrao, S. R. Bakaal, R. Ramesh, and S. Salahuddin, Nat. Mater. 14, 182 (2014), doi: 10.1038/nmat4148.
[9] W. Gao, A. Khan, X. Marti, C. Nelson, C. Serrao, J. Ravichandran, R. Ramesh, and S. Salahuddin, Nano Lett. 14, 5814 (2014), doi: 10.1021/nl502691u.
[10] D. J. R. Appleby, N. K. Ponon, K. S. K. Kwa, B. Zou, P. K. Petrov, T. Wang, N. M. Alford, and A. O’Neill, Nano Lett. 14, 3864 (2014), doi: 10.1021/nl5017255.
[11] Y. J. Kim, H. Yamada, T. Moon, Y. J. Kwon, C. H. An, H. J. Kim, K. D. Kim, Y. H. Lee, S. D. Hyun, M. H. Park, and C. S. Hwang, Nano Letters 16, 4375 (2016).
[12] M. Hoffmann, M. Pešić, K. Chatterjee, A. I. Khan, S. Salahuddin, S. Slesazeck, U. Schroeder, and T. Mikolajick, Adv. Funct. Mater. 26, 8643 (2016), doi: 10.1002/adfm.201602869.
[13] S.-C. Chang, U. E. Avci, D. E. Nikonov, S. Manipatruni, and I. A. Young, Phys. Rev. Appl 9 (2018), 10.1103/physrevapplied.9.014010, doi: 10.1103/physrevapplied.9.014010.
[14] M. Hoffmann, B. Max, T. Mittmann, U. Schroeder, S. Slesazeck, and T. Mikolajick, in 2018 IEEE International Electron Devices Meeting (IEDM) (IEEE, 2018).
[15] M. Hoffmann, F. P. G. Fengler, M. Herzig, T. Mittmann, B. Max, U. Schroeder, R. Negrea, P. Lucian, S. Slesazeck, and T. Mikolajick, Nature 565, 464 (2019).
[16] K. D. Kim, Y. J. Kim, M. H. Park, H. W. Park, Y. J. Kwon, Y. B. Lee, H. J. Kim, T. Moon, Y. H. Lee, S. D. Hyun, B. S. Kim, and C. S. Hwang, Advanced Functional Materials 29, 1808228 (2019).

[17] C.-S. Hsu, S.-C. Chang, D. E. Nikonov, I. A. Young, and A. Naeemi, IEEE Transactions on Electron Devices 67, 2952 (2020).

[18] T. S. Bösecke, J. Müller, D. Bräuhaus, U. Schröder, and U. Böttger, Appl. Phys. Lett. 99, 102903 (2011), doi: 10.1063/1.3634052.

[19] J. Müller, T. S. Bösecke, U. Schröder, S. Mueller, D. Bräuhaus, U. Böttger, L. Frey, and T. Mikolajick, Nano Lett. 12, 4318 (2012), doi: 10.1021/nl302049k.

[20] P. Sharma, K. Tapily, A. K. Saha, J. Zhang, A. Shaughnessy, A. Aziz, G. L. Snider, S. Gupta, R. D. Clark, and S. Datta, in 2017 Symposium on VLSI Technology (IEEE, 2017) doi: 10.23919/vl-sit.2017.7998160.

[21] M. Kobayashi, N. Ueyama, K. Jang, and T. Hiramoto, in 2016 IEEE International Electron Devices Meeting (IEDM) (IEEE, 2016) doi: 10.1109/iedm.2016.7838402.

[22] M. A. Alam, M. Si, and P. D. Ye, Appl. Phys. Lett. 114, 090401 (2019), doi: 10.1063/1.5092864.

[23] Z. Liu, H. Jiang, B. Ordway, and T. P. Ma, IEEE Electron Device Letters 41, 1492 (2020).

[24] W. J. Merz, Journal of Applied Physics 27, 938 (1956).

[25] A. K. Tagantsev, Ferroelectrics 375, 19 (2008), doi: 10.1080/00150190802437746.

[26] L. D. Landau, Zh. Eksp. Teor. Fiz 7, 19 (1937).

[27] V. L. Ginzburg, Zh. Eksp. Teor. Fiz 15, 739 (1945).

[28] A. Devonshire, The London, Edinburgh, and Dublin Philosophical Magazine and Journal of Science 40, 1040 (1949), doi: 10.1080/1478644908561372.

[29] M. Si, X. Lyu, and P. D. Ye, ACS Applied Electronic Materials 1, 745 (2019).

[30] H. C. Lin, P. D. Ye, and G. D. Wilk, Applied Physics Letters 87, 182904 (2005).

[31] M. Pešić, F. P. G. Fengler, L. Larcher, A. Padovani, T. Schenk, E. D. Grimley, X. Sang, J. M. LeBeau, S. Slesazeck, U. Schroeder, and T. Mikolajick, Advanced Functional Materials 26, 4601 (2016).

[32] H. J. Kim, M. H. Park, Y. J. Kim, Y. H. Lee, T. Moon, K. D. Kim, S. D. Hyun, and C. S. Hwang, Nanoscale 8, 1383 (2016).

[33] A. Chouprik, M. Spiridonov, S. Zarubin, R. Kirtaev, V. Mikheev, Y. Lebedinskii, S. Zakharchenko, and D. Negrov, ACS Applied Electronic Materials 1, 275 (2019).

[34] Y. Goh, S. H. Cho, S.-H. K. Park, and S. Jeon, Nanoscale 12, 9024 (2020).

[35] P. D. Lomenzo, C. Richter, T. Mikolajick, and U. Schroeder, ACS Applied Electronic Materials 2, 1583 (2020).

[36] J. Y. Jo, S. M. Yang, T. H. Kim, H. N. Lee, J.-G. Yoon, S. Park, Y. Jo, M. H. Jung, and T. W. Noh, Physical Review Letters 102 (2009), 10.1103/physrevlett.102.045701.

[37] A. I. Khan, U. Radhakrishna, K. Chatterjee, S. Salahuddin, and D. A. Antoniadis, IEEE Transactions on Electron Devices 63, 4416 (2016).

[38] J. Zhou, G. Han, N. Xu, J. Li, Y. Peng, Y. Liu, J. Zhang, Q.-Q. Sun, D. W. Zhang, and Y. Hao, IEEE Electron Device Letters 40, 329 (2019).