A modified pulse swallow frequency divider for fractional-N PLL

Peihui Yan¹, Jinguang Jiang¹, a), Jianghua Liu², and Yanan Tang¹

Abstract A modified pulse swallow frequency divider for fractional-N frequency synthesizers was designed and implemented in a 0.18 μm CMOS process. The proposed structure inserts a pulser between D flip-flop 1 (DFF1) and B counter to solve the possible malfunction of the SR latch and the unwanted division ratio offset in the conventional structure. To remarkably improve the operating speed, a D flip-flop 2 (DFF2) was employed to retime the modulus control (MC) signal. The proposed frequency divider can work at an input clock signal frequency up to 7.04 GHz with a power consumption of only 7.59 mW.

Keywords: frequency divider, pulse swallow counter, fractional-N frequency synthesizer

Classification: Integrated circuits (memory, logic, analog, RF, sensor)

1. Introduction

The design of fractional-N frequency synthesizer has become a popular research field. Fractional-N frequency synthesizer has been widely and successfully used in devices that require high precision frequency sources, such as global navigation satellite system (GNSS) RF receiver, high-precision base stations, and mobile phone RF transceiver chips, etc. As a crucial component of the fractional-N frequency synthesizer, the frequency divider puts forward higher requirements. Therefore, a high operating speed and low power consumption fractional-N frequency divider are highly desired [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20]. The working speed limitation of pulse swallow frequency divider is determined by the delay time of MC signal ($\tau_{MC}$) [1, 2, 3, 20, 21, 22, 23, 24, 25, 26]. In [1], a D flip-flop was adopted to retime the MC so as to reduce $\tau_{MC}$. While, this structure inherently possesses an unwanted division ratio offset of one because the MC signal’s set and reset were triggered by different signals. To solve this problem, MC signals were triggered by a single signal in [2, 3]. However, these two architectures lead to the possible malfunction of the SR latch and increase the $\tau_{MC}$, respectively. In [21, 22] SR latch is removed to avoid the problem presented in [2]. What’s more, all the other problems, listed as: retime MC scheme, modulus dependent divider delay, operation speed, external pulse generation circuit, and MC signal delay error, were also overcome in this two literatures. Nevertheless, the circuit complexity and power dissipation was increased in it.

In this paper, we present an improved fractional-N pulse swallow frequency divider that resolves the problems mentioned above. A pulser was designed and inserted between DFF1 and B counter to reshape the DFF1’s output signal, this design conquers the possible malfunction of the SR latch in the conventional structure. It also eliminates the problem of the wrong total division ratio. Besides, for improving the operating speed of the frequency divider we also proposed a retime scheme of the MC.

The rest of the paper is organized as follows: Section 2 describes the conventional structures of the pulse swallow frequency divider. The proposed structure and building blocks of the pulse swallow frequency divider is presented in Section 3, results and discussion are described in Section 4. Finally, Section 5 presents the conclusions.

2. Conventional structures of pulse swallow frequency divider

For the sake of reducing the MC delay ($\tau_{MC}$), a variety of pulse swallow frequency dividers have been proposed during the latest decades. While several problems advented accompany with these structures: the unwanted division ratio offset, the possible malfunction of the SR latch and the increased power consumption [1, 2, 3, 21, 22]. The conventional structure of the pulse swallow frequency divider is shown in Fig. 1(a) [1], its timing diagram is shown in Fig. 1(b). The prescaler is controlled by the MC signal, when MC = 0, the prescaler is divided by P + 1, and MC is controlled only by the B counter. However, MC signal’s set and reset are triggered by different signals, namely the interface logic between $\Sigma$-$\Delta$ modulator and the pulse swallow counter in the fractional-N PLL [2].

Another issue of the conventional structure is the possible malfunction of the SR latch. In order to avoid this problem, the falling edge of Aout must arrives later than Bout as illustrated by the transition $\oplus$ in Fig. 1(b). If the falling edge of Aout arrives earlier than Bout as illustrated by the red transition $\oplus$ in Fig. 1(b), MC will be set via SR_Q, which leads to a wrong division ratio.

The other conventional structure of the pulse swallow frequency divider [2] is shown in Fig. 1(c). It adopts a single Bout to trigger the MC signal, as illustrated by the

---

¹ GNSS Research Center, Wuhan University, Hubei 430072, China
² School of Electronics and Information Engineering, Hubei University of Science and Technology, Xianning, Hubei, China
a) jinguang@whu.edu.cn

DOI: 10.1587/elex.17.20200204
Received June 8, 2020
Accepted August 25, 2020
Published September 15, 2020
Copyedited September 25, 2020

Copyright © 2020 The Institute of Electronics, Information and Communication Engineers
3. The proposed structure and building blocks of the pulse swallow frequency divider

The proposed structure of pulse swallow frequency divider is shown in Fig. 2. This structure contains a 4/5 prescaler, a programmable counter (A), and a swallow counter (B). It adopts the synchronous setting function of the programmable counter and the swallow counter by a LOAD signal. While, the LOAD’s falling edge arrives later than the PSO’s rising edge, as shown by the transition in Fig. 3, which will leads to more than one counting of the B counter. To solve this problem, a pulser was designed and inserted between DFF1 and B counter to reshape the LOAD signal so as to generate a pulse signal. As shown by the red circle in the Fig. 3, the pulse signal’s falling edge arrives earlier than PSO’s rising edge.

In the traditional structure, the falling edge of Aout may arrive earlier than Bout, as shown in transition in Fig. 1(b) and transition in Fig. 1(d), causing an incorrect frequency division ratio of the divider. In the proposed structure, the pulse signal resets the Bout signal and generates a time interval \( \Delta t \) between the falling edge of the pulse signal and the Bout signal, as shown by the blue transition. It ensures that the falling edge of the pulse signal always arrives later than the Bout. Another design improvement of this structure is that the MC’s set and reset are triggered by a single Bout signal, as shown by transition and in Fig. 3. As a result, the total division ratio is given by \( \frac{P}{A+B} \). Such a no-offset structure greatly simplifies the interface logic between the MC block and pulse swallow counter in the fractional-N PLL. The third improvement of this structure is that the new MC scheme was adopted by using a D flip-flop. As shown in Fig. 3, the MC timing margin is extended and then the \( r_{MC} \) is greatly reduced, which ensures that the operating speed of the divider is much improved. This feature is superior to the previous retiming structures [1, 2, 3, 21, 22].

3.1 Dual modulus prescaler

As is mentioned in the previous section, a divide-by-4/5 dual modulus prescaler was adopted. Its structure block diagram is shown in Fig. 4(a). It is a mixed-mode of synchronous logic and asynchronous logic [6, 27, 28]. When \( MC = 0 \), the synchronous logic cell divides the input signal by two, which then travels through the asynchronous divide-by-2 circuit, resulting in a total division ratio of 4. When \( MC = 1 \), once feedback is generated, the synchronous logic cell will be divided by three, and the total division ratio will be modulated to 5.

The divide-by-4/5 dual-modulus prescaler consists of three DFF, namely DFF0, DFF1, and DFF2. The implementation of these DFFs use true-single phase clock (TSPC) structure, which reduce the power consumption [4, 5, 6, 29, 30]. The DFFs outputs are defined as \( q_0, q_1, q_2 \), and the divider state is defined as “\( q_q0*q_q1*q_q2 \)”. The next state is calculated using: \( q_0* = q_0* + q_2 \), \( q_1* = q_0 + q_2 \), and \( q_2* = q_0*q_1 + q_2*q_1 \). In the case of MC = 0, DFF0’s input \( d1 \) is set to high and behaves as a standard divide-by-2 DFF, as shown in Fig. 4(a). The output signal \( PSO = q_2* \) is just a reverse version of \( q_2 \). There are four allowed states, as shown in Fig. 4(b), the shaded states represent states of \( MC = 1 \). In the case of \( MC = 1 \), DFF0’s input \( d1 \) is controlled by \( q_0 \) and \( q_2 \). When \( q_0 = 1 \) and \( q_2 = 1 \), the DFF0’s output retains high for two clock cycles. The
state diagram is illustrated in Fig. 4(c), where the division cycle repeats after five state transitions. The output signal $PSO = 1$ represents a 60% duty cycle of divide-by-5 clock. The divide-by-4/5 dual-modulus prescaler operates with an input clock frequency up to 7.04 GHz.

### 3.2 Pulser in swallow counter

The proposed swallow counter is shown in Fig. 5, which is composed of a pulser, a B counter, a SR latch, and a DFF. The pulser module is used to reshape the LOAD signal and to generate a narrow pulse signal to set the B counter. If the pulse width is too wide, the falling edge of the pulse signal will arrive later than the rising edge of $PSO$, which causes a wrong frequency division ratio and results in a reduced operation speed of frequency divider. Therefore, the pulse width cannot be greater than the divide-by-4 period of $PSO$ signal when the divider works at the highest frequency. On the other hand, if the pulse width is too narrow, it may cause the falling edge of the pulse signal arrives earlier than $Bout$ signal, leading to SR latch malfunction. Thus, it is necessary to reduce the width of the pulse signal to an appropriate extent. In addition, for reducing the pulser response time, the output port of the pulser is inserted between the delay units D1 and D2, as is shown in Fig. 6. In this circuit the pulse signal only passes through the NAND and D1, which remarkably reduces the response time of pulser.

### 4. Results and discussion

The proposed modified pulse swallow frequency divider for a fractional-N PLL was fabricated in a 0.18 $\mu$m CMOS process. A chip micrograph of the proposed circuit is shown in Fig. 7. The fraction-N PLL with the proposed pulse swallow frequency divider circuit is used in a GNSS receiver. The active area of the PLL is 0.64 mm$^2$ while the pulse swallow frequency divider circuit is merely 0.054 mm$^2$.

The simulation result of the proposed circuit is depicted in Fig. 8. Under the conditions of the process corners of fast and the temperature of 27°C, the frequency divider can be operated at a frequency of 7.04 GHz. Neither of the possible malfunction of the SR latch nor the unwanted division ratio are observed in the simulation. Fig. 9 shows the measured and simulated power consumption against input frequency at a division ratio of 59. The power consumption of the measurement and simulation results at minimal input frequency of 0.5 GHz are 0.72 mW and 0.51 mW, respectively. Generally, when the input frequency increases, the power consumption increases as well. While in the proposed structure, even the input frequency is up to 7.04 GHz, the power consumption of the measurement and simulation results are just 7.59 mW and 6.53 mW, respectively.

Table I presents the comparison of the proposed pulse swallow frequency divider with previously published results. The MC delay $\tau_{MC}$ of the proposed structure is as low as 120 ps, which is obviously better than the previous literatures. Therefore, the maximum input frequency $f_{\text{in,max}}$ can reach 7.04 GHz. Furthermore, benefit from the divider’s circuits
architecture and TSPC structure DFF, the power consumption is also lower than others. In summary, the proposed divider is very suitable for applications demand for high frequency and low power consumption.

5. Conclusion

A modified pulse swallow frequency divider for fractional-N frequency synthesizers was designed and implemented in a 0.18 μm CMOS process. A pulser was inserted between DFF1 and B counter, which solves the possible malfunction of SR latch and the problem of the wrong total division ratio in conventional structures. This method dramatically simplifies the circuit complexity as well as the interface logic between Σ-Δ modulator and the pulse swallow counter. Meanwhile, the operating speed was greatly improved by the MC retiming scheme.

Acknowledgments

This project was supported by the National Key Research and Development Program of China (2018YFB0505200 and 2018YFB0505201), in part by the Fundamental Research Funds for the Central Universities (2042018kf0253), the Guiding project of scientific research plan of Hubei Ministry of Education (B2019154), and the PhD research startup foundation of Hubei University of Science and Technology (BK201801).

References

[1] C. Lam and B. Razavi: “A 2.6-GHz/5.2-GHz frequency synthesizer in 0.18-μm CMOS technology,” IEEE J. Solid-State Circuits 35 (2000) 788 (DOI: 10.1109/4.841508).
[2] J. Shin and H. Shin: “A CMOS high speed pulse swallow frequency divider for ΔΣ fractional-N PLL’s,” IEICE Electron. Express 7 (2010) 856 (DOI: 10.1587/exel.7.856).
[3] S. Radhapuram, et al.: “A low-power CMOS programmable frequency divider with novel retiming scheme,” IEICE Electron. Express 12 (2015) 20141233 (DOI: 10.1587/exel.12.20141233).
[4] W. Jiang, et al.: “A low-power high-speed true single-phase clock-based divide-by-2/3 prescaler,” IEICE Electron. Express 14 (2017) 20160446 (DOI: 10.1587/exel.13.20160446).
[5] J. Wu, et al.: “A low-power high-speed true single phase clock divide-by-2/3 prescaler,” IEICE Electron. Express 10 (2013) 20120913 (DOI: 10.1587/exel.10.20120913).
[6] X. Ji, et al.: “A 2.4 GHz fractional-N PLL with a low-power true single-phase clock prescaler,” IEICE Electron. Express 14 (2017) 20170065 (DOI: 10.1587/exel.14.20170065).
[7] W.-H. Chen and B. Jung: “High-speed low-power true single-phase clock dual-modulus prescalers,” IEEE Trans. Circuits Syst. II, Exp. Briefs 58 (2011) 144 (DOI: 10.1109/TCSII.2011.2106351).
[8] S. Pariani, et al.: “A novel topology for modular frequency dividers with enhanced speed and power efficiency,” Analog Integr. Circ. Sig. Process. 84 (2015) 161 (DOI: 10.1007/s10470-015-0541-z).
[9] V.K. Manthena, et al.: “A low-power single-phase clock multiband flexible divider,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20 (2012) 376 (DOI: 10.1109/TVLSI.2010.2100052).
[10] S. Jia, et al.: “Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme,” Electron. Lett. 51 (2015) 464 (DOI: 10.1049/el.2014.4146).
[11] X. Ji, et al.: “High speed low power true single phase clock CMOS divide by 2/3 prescaler,” 2017 International Conference on Circuits, Devices and Systems (ICCCDS) (2017) 80 (DOI: 10.1109/ICCCDS.2017.8120455).
[12] W. Wang, et al.: “Design of low-power high-speed dual-modulus frequency divider with improved MOS current mode logic,” 2018 IEEE International Conference on Electron Devices and Solid State Circuits (2018) 1 (DOI: 10.1109/EDS.2018.8487126).
[13] H. Gao, et al.: “Pulse swallow frequency divider with idle DFFs automatically powered off,” Electron. Lett. 48 (2012) 636 (DOI: 10.1049/el.2012.0545).
[14] M. Vallet, et al.: “A very low power CMOS 28FDSDOI programmable fractional frequency divider for Wi-Fi-WiGig,” 2014 SOI-3D Subthreshold Microelectronics Technology Unified Conference (2014) 1 (DOI: 10.1109/EDS.2014.7029234).
[15] A. Sahafi, et al.: “Ultra low power frequency divider for 2.45 GHz ZigBee frequency synthesizer,” Analog Integr. Circ. Sig. Process. 74 (2013) 97 (DOI: 10.1007/s10470-012-9935-3).
[16] Z. Gao, et al.: “A programmable high-speed pulse swallow divide-by-N frequency divider for PLL frequency synthesizer,” 2010 International Conference on Computer Application and System Modeling (2010) V6-315 (DOI: 10.1109/ICCCAS.2010.5619385).
[17] Y. Lu and F. Xiangning: “Design of a low-voltage high-speed CMOS integer-M frequency divider in WSN applications,” 2012 4th International High Speed Intelligent Communication Forum (2012) 1 (DOI: 10.1109/HSIC.2012.6213023).

[18] X. Lei, et al.: “A high speed low power pulse swallow frequency divider for DRM/DAB frequency synthesizer,” 2009 International Conference on Wireless Communications & Signal Processing (2009) 1 (DOI: 10.1109/WCSP.2009.5371501).

[19] S. Zhenhua and L. Zhiqun: “Design of a low-power high-speed CMOS frequency divider for WSN applications,” 2011 IEEE 13th International Conference on Communication Technology (2011) 1091 (DOI: 10.1109/ICICT.2011.6158050).

[20] J. Pan, et al.: “A high-speed low-power pulse swallow divider with robustness consideration,” 2008 9th International Conference on Solid-State and Integrated-Circuit Technology (2008) 2168 (DOI: 10.1109/ICSICT.2008.4734998).

[21] M.K. Hati and T.K. Bhattacharyya: “Efficient design technique for pulse swallow based fractional-N frequency divider,” International Symposium on Circuits and Systems (2015) 457 (DOI: 10.1109/ISCAS.2015.7168669).

[22] M.K. Hati and T.K. Bhattacharyya: “A novel pulse swallow based frequency divider circuit for a phase-locked loops,” Analog Integr. Circ. Sig. Process. 92 (2017) 55 (DOI: 10.1007/s10470-017-0979-2).

[23] H. Yuan, et al.: “An adaptive multi-modulus frequency divider,” 2013 IEEE 10th International Conference on ASIC (2013) 1 (DOI: 10.1109/ASICCON.2013.6811984).

[24] Q. Cao and Z. Li: “Design of a low power 2GHz CMOS frequency divider for WSN applications,” 2012 International Conference on Microwave and Millimeter Wave Technology (2012) 1 (DOI: 10.1109/ICMMT.2012.6230210).

[25] W. Li, et al.: “A 5.5-GHz multi-modulus frequency divider in 0.35μm SiGe BiCMOS technology for delta-sigma fractional-N frequency synthesizers,” 2010 International Conference on Microwave and Millimeter Wave Technology (2010) 1937 (DOI: 10.1109/ICMWT.2010.5524820).

[26] P. Jiang, et al.: “A high speed programmable frequency divider,” Proceedings of 2014 3rd Asia-Pacific Conference on Antennas and Propagation (2014) 1130 (DOI: 10.1109/APCAP.2014.6992711).

[27] S.-W. Hwang and Y. Moon: “Divide-by-N and divide-by-N/N+1 prescalers based on a shift register and a multi-input NOR gate,” IEICE Electron. Express 9 (2012) 1611 (DOI: 10.1587/elex.9.1611).

[28] G. Ting, et al.: “A 20.5GHz wide-band programmable divide-by-N frequency divider,” 2014 International Symposium on Integrated Circuits (2014) 164 (DOI: 10.1109/ISICIR.2014.7029472).

[29] Z. Deng and A.M. Niknejad: “The speed–power trade-off in the design of CMOS true-single-phase-clock dividers,” IEEE J. Solid-State Circuits 45 (2010) 2457 (DOI: 10.1109/JSSC.2010.2074290).

[30] A. Elkholy, et al.: “A 2.0–5.5 GHz wide bandwidth ring-based digital fractional-N PLL with extended range multi-modulus divider,” IEEE J. Solid-State Circuits 51 (2016) 1771 (DOI: 10.1109/JSSC.2016.2557807).