Synthesis of Asynchronous Controllers on FPGA from Generalized Multi-Burst Graph Specification

Duarte L. Oliveira¹*, Luiz S. Ferreira¹, Leonardo Romano²

¹Divisão de Engenharia Eletrônica do Instituto Tecnológico de Aeronáutica – ITA – São José dos Campos – SP, Brazil
²Departamento de Engenharia Elétrica do Centro Universitário da FEI – São Bernardo dos Campos – SP, Brazil

Abstract  On promising area application of asynchronous is in Heterogeneous Systems (synchronous and asynchronous modules mixed). Asynchronous controllers are quite used in heterogeneous systems. The specification of these controllers requires two types of signals: level sensitive signals that are used as conditionals and transition sensitive signals. Another requirement is to describe concurrency between inputs/outputs. The Multi-Burst Graph (MBG) specification allows to describing these controllers in a compact form and it is familiar to designers of digital circuits. This paper proposes a generalization in the MBG specification to increase the ability to describe the interaction between inputs/outputs, i.e. increase the concurrency between them. This paper also proposes a method that starts from Generalized MBG specification and implements its hazard-free controllers on FPGAs. These devices have been mainly used for design of synchronous controllers. However, it is difficult to design asynchronous controllers on FPGAs, because the circuit may suffer from hazard problems. The method proposed implements this class of asynchronous controllers on FPGAs which are based on Look-Up Table (LUT) architectures. By doing this, the asynchronous circuits besides their intrinsic advantages over synchronous ones may also take advantage of integration, lower costs and short-time design associated with FPGA designs.

Keywords  Asynchronous Logic, Finite State Machine, FPGA, Hazard, Multi-Burst Graph, Synthesis, XBM Specification

1. Introduction

There has been a growing interest in asynchronous circuits in recent years due to the increase in performance and complexity of digital systems [1]. Asynchronous circuits present several potential advantages over their synchronous counterparts: dissipate less power, do not present problems of clock skew and clock distributed network, and are more robust in respect to temperature variations and electromagnetic interactions [2]. However it is not easy to design asynchronous circuits free of hazards and critical races [2].

Two promising styles of asynchronous systems design are: micropipeline [3] and decomposition (controllers + data-paths) [4]. For a set of applications, as intensive control-flow design, the decomposition style is the most appropriate. The main reason is the non-pipelined nature of the applications. For this decomposition style different techniques were proposed to the synthesis of data-paths and controllers [5]. An important class of asynchronous controllers is one that obeys the delay model, Bounded Gated and Wire Delay (BGWD) [2],[6]. This model is realistic, it allows implementing these circuits with basic gates.

1.1. Specifications for Asynchronous Controllers

Two important specifications for BGWD asynchronous controllers are: Signal Transition Graph (STG) and Extended Burst-Mode (XBM).

STG: proposed by Chu in [7] is a Petri-net description (see Figure 1). The strength of STG is to describe concurrency between inputs and outputs (I/O concurrency) that occur in asynchronous systems. It naturally describes timing diagram that are quite used in the interfaces design. However, there are several descriptions in STG that aren’t implemented. The description becomes very confusing when it has to manipulate a larger number of signals. Furthermore, this type of description may explode in size and also the STG is not so familiar to designers of the synchronous world [8],[9].

XBM: proposed by Yun and Dill in [10] is an extension of burst-mode (BM) specification proposed by Davis in [11] and formalized by Nowick in [12] (see Figure 2). It is suitable for to describe heterogeneous (synchronous / asynchronous) systems behavior, in the case asynchronous finite state machines in Mealy type. The XBM specification solves the problems related to the STG description but the XBM allows describing a limited I/O concurrency [1]. The XBM is the natural description of finite state machines [1]. These machines interact with the environment in generalized fundamental
mode (GFM). In this mode, a new set of input signals will be activated only if the controller is in a stable state. The XBM specification added two signal types to the BM specification: directed don’t-care and conditionals. The latter are level sensitive signals (LSS), i.e., they are active during their “0” or “1” phase as opposed to all others that are transition sensitive signals (TSS), i.e., they are active during the “0→1” or “1→0” transition. LSS signals may present non-monotonic behavior. A signal is either LSS or TSS (it may NOT change from one type to the other). Very good results were presented for XBM controllers like SCSI[13], differential equation solver[14] and instruction decoder[15]. Figure 2 shows the input signal Cntgt1 that is LSS and the input signals Ok, Fain, Rin are TSS.

There exist applications whose behavior contains “four phase signals” (4PS). Such signals may change from TSS to LSS behavior during the controller’s operation[16]. Hence, the signal is active either during its value transition (0→1, 1→0) or during its stable value (=1, =0). Vanbekkergen et al. in[17] proposed the use of 4PS signals targeting their generalized STG. One limitation of their approach is the fact that the STG description is later transformed into a SG (state graph) that grows exponentially for large problems (which is the case when non-monotonic LSS signals are present). Recently Kraus et al. in[18],[19] proposed the XBM2PLA tool for XBM machines, starting from a more flexible XBM specification (F_XBM) that accepts 4PS signals. He showed that the use of a 4PS signal reduces the size of the circuit’s description producing the same result.

Figure 3 shows a flexible extended burst mode specification (F_XBM) of the HP Post office benchmark, with 3 inputs (Req, Ackline, Done), 2 outputs (Sendline, Ack) and initial state 0. The input signal Done is being used in the state transition 3→0 by the transition of descent (TSS), while in the state transitions 1→2 and 1→3 this signal is used by the level value (LSS).

There exist applications whose behavior contains “four phase signals” (4PS). Such signals may change from TSS to LSS behavior during the controller’s operation[16]. Hence, the signal is active either during its value transition (0→1, 1→0) or during its stable value (=1, =0). Vanbekkergen et al. in[17] proposed the use of 4PS signals targeting their generalized STG. One limitation of their approach is the fact that the STG description is later transformed into a SG (state graph) that grows exponentially for large problems (which is the case when non-monotonic LSS signals are present). Recently Kraus et al. in[18],[19] proposed the XBM2PLA tool for XBM machines, starting from a more flexible XBM specification (F_XBM) that accepts 4PS signals. He showed that the use of a 4PS signal reduces the size of the circuit’s description producing the same result.

Figure 3 shows a flexible extended burst mode specification (F_XBM) of the HP Post office benchmark, with 3 inputs (Req, Ackline, Done), 2 outputs (Sendline, Ack) and initial state 0. The input signal Done is being used in the state transition 3→0 by the transition of descent (TSS), while in the state transitions 1→2 and 1→3 this signal is used by the level value (LSS).

Recently, Oliveira et al.[20],[21] proposed the Multi-Burst Graph (MBG) specification. It accepts all signals types of the XBM specification and introduces burst operators. The burst operators allow the description of a limited amount of I/O concurrency. There are three types of operators: input burst OR, transition sequence (SEQ) and transition concurrency (CO). To increase the I/O concurrency it’s allowed to combine the operators CO and SEQ[21]. Oliveira et al.[22] shows that signals 4PS (F_XBM) can be incorporated into the MBG specification. Figure 4 shows a MBG specification using the CO operator (state transition: 2→3). It is the description in MBG of the controller described in STG of Figure 1. The concurrency described in this example can not be captured so much in the XBM specification as also in the F_XBM specification.

1.2. FPGA Implementation of BGWD Controllers

FPGAs are popular components for prototyping and production of digital circuits due to their low cost and short-design time. Their focus has been on synchronous digital circuits. There have been some recent efforts to prototype asynchronous circuits on both commercial[23],[24] and academic FPGAs[25]. There are two reasons as to why off-the-shelf FPGAs are not fit to BGWD controllers[23],[26] and[27]:

a. Mapping Process of hazard-free Booleans functions to logic blocks (macro-cells) may introduce logic hazards. The mapping free of logic hazard, should decomposed gates with fan-in related with LUTs[28]. Each gate is associated a LUT.
b. Internal Routing Process among logic blocks may introduce significant delays that may result in essential hazard. This type of hazard can be solved by delay elements insertion or if the specification satisfied the requirement of essential signal [29].

This paper proposed a generalization of MBG specification, through of extension of SEQ operator. The extension of the SEQ gives a better interaction with the environment in the I/O-Mode, i.e. increases the ability of to describe the I/O concurrency. We also proposed a method that starts from generalized multi-burst graph (GMBG) specification and synthesize asynchronous controllers. They are implemented in the feedback RS standard architecture (see Fig. 5) and interact with the environment in the GFM. This architecture is more robust to essential hazard, and the GFM enables the mapping free of logic hazard. The feedback in the RS architecture allows a covering hazard-free logic in the state transitions labelled with signals LSS and that operate with any machine cycle (for example: Input burst→output burst // state variable) 2. For implement on FPG As the our GMBG controllers use a more robust logic minimization, where the controllers satisfy the delay model that is unbounded gate delay and bounded wire delay.

\[ \text{Figure 5. Architecture: feedback RS standard} \]

This paper is structured as follows: section 2 presents the MBG specification, section 3 presents the GMBG specification; section 4 describes the synthesis procedure, section 5 illustrates our method with an example, section 6 shows our experimental results and the section 7 brings the conclusions and future works.

2. MBG Specification

The Multi-Burst-Graph (MBG) specification belongs to a class of specifications that allow multiple-input change. The MBG is an extension of the XBM. As in the XBM, MBG is represented as a state graph where each node represents a state and each arc represents a transition. Each transition in the MBG can be activated by: 1) an input burst; or 2) a burst expression. The MBG introduced three operators: input burst (OR), transition concurrence (CO) and transition sequence (SEQ). The burst expressions are based on these operators, so it increases the possibilities to describe I/O concurrency.

During the multi-burst transition is assumed that each output signal changes its value just once. If this assumption is not respected a functional hazard may occurs. As in the XBM, in order to guarantee the implementation of an MBG specification, it must obey restrictions in [20],[21].

Figure 6 shows a MBG specification, the initial state is 0. The inputs are: a, b, c and d. Where a is a level signal type and the others are transition signals type. The outputs are: x, y and z. In the state transition 5→6 is present the OR operator (TOR type). It allow or causality between the signals b and d. In the next transition, 6→7, the signal b~ has an undetermined value and the signal d+ either is d=1 or d=0→1. In the state transition 2→3 the signal d+ is directed don’t-care. In the state transition 7→1 the signal b+ either is b=1 or b=0→1. The CO operator is present in the state transition 2→3 (TCO type). In the TCO type the bursts b+/z+ and c- d*/ y+ x+ are activated concurrently. The SEQ (>) operator is present in state transition 1→5 (TSEQ type). The SEQ and CO operators are present in the state transition 4→0 (TS type)[22] 3. The behaviour of CO and SEQ operators are detailed in [20],[21].

\[ \text{Figure 6. MBG specification} \]

3. GMBG Specification

3.1. I/O Sequence Behavior Using Burst Operators

Consider the timing diagram shown in Figure 7a

This behaviour can be described by both specification, STG and XBM. This behaviour may be described in XBM defining two sequential state transitions activated by the inputs bursts \((a+b\times x+y)+\) and \((b+c+/z+\) (Figure 7b). Suppose that the input burst c+ is activated immediately after the activation of the output signal y+ as a result there is a violation of the I/O-Mode. The input/output (I/O) operation mode, says in which a new input is accepted as soon as an output transition has finished. If the 3D-tool synthesizes this behaviour, so delay elements should be inserted in the line of the signal c to satisfy the I/O-Mode. This procedure is not tailored for FPGAs. A more efficient solution consists of describing this behaviour through two sequential bursts, but activated immediately \((a+x^2+y^2)+\) \(\text{SEQ} (b_1+c^2+/z+\) exactly as the timing diagram showed in Figure 7a. This description creates a limited degree of concurrency between

\[ \text{Figure 7. Timing diagram} \]

Note: 
1. State transitions without operator are of TS type.
an input \( c \) and the output \( x \) (Figure 7c), therefore, it operates in the I/O-Mode. This example illustrates the extension of the SEQ operator.

\[
\begin{align*}
&\text{Figure 7. Specification types: a) timing diagram; b) XBM; c) GMBG (SEQ operator } \Rightarrow \text{ symbol } \Rightarrow )
\end{align*}
\]

### 3.2. Descriptions in GMBG

Figure 8 shows some descriptions of benchmark controllers in GMBG that are originally described in STG, but on the other hand, these controllers cannot be described in XBM, because the reduction of concurrency between the signals of input / output is very high, invalidating the interaction with fast environments.

\[
\begin{align*}
&\text{Figure 8. Benchmarks in GMBG: a) PAR; b) FIFO; c) VME bus; d) A/D Fast}
\end{align*}
\]

### 4. Synthesis Procedure

Our controllers operate between state transitions in the GFM. In the state transitions with the SEQ operator, the controllers operate in I/O mode. Our method begins from the GMBG specification and the procedure has six steps:

1. Behavioural capture using GMBG specification;
2. Transformation of the GMBG into a minimum set of MBG Flow Maps (MBG-FM\text{MIN-SET}). It should satisfy requirements that solve all conflicts and allow hazard-free logic minimization[10],[12] (see section A);
3. Codify the MBG-FM\text{MIN-SET} avoiding critical race and with the lowest number of state variables[10];
4. Logic minimization (see section B) for each non-input signal (\( F_{\text{SET}} \) and \( F_{\text{RESET}} \));
5. Technology mapping for each non-input signal (\( F_{\text{SET}} \) and \( F_{\text{RESET}} \))[28];
6. Structural VHDL for each non-input signal (\( F_{\text{SET}} \) and \( F_{\text{RESET}} \))[30].

#### 4.1. Covered Conditions

Figure 9 shows the MBG-FM (2 mean don’t-care) involving state transition of the \( T_{\text{SEQ}} \) type. The cells labelled with R in the figures are reserved and they aren’t part of the possible paths (inputs bursts and outputs bursts activated), although they can be used in the logic cover. The set of reserved cells allows each non-input signal to hold a hazard-free logic cover with basic gates.

\[
\begin{align*}
&\text{Figure 9. MBG Flow Map of Figure 7c}
\end{align*}
\]

#### 4.2. Logic Hazard-Free Conditions

For each non-input signal \( z \in \text{GMBG} \) that has a transition \( T_j \rightarrow 0 \rightarrow 1 \) described in MBG flow map, there is a cube that completely covers the paths of all cells of value 1 (minterms). To illustrate the concept of cube, extracted from the state transition \( 0 \rightarrow 1 \) in Figure 9, the cube of the signal \( x \) which is \( C \left( T_{j}, x, a, b, c, y \right) = \text{122220} \), where \( 2 \) is don’t-care. The theory of hazard-free logic minimization for MBG functions (\( f_{\text{GFM}} \)) proposed by Nowick in[12] and Yun in[10] is extended to satisfy the Theorem 1 below, for the two-level function \( f_{\text{GMBG}} \) of the feedback RS standard architecture and delay model is unbounded gate delay bounded wire delay (UGBW).

**Theorem 1:** Two sufficient conditions for the implementation of hazard-free logic circuits in the feedback RS standard architecture (see Figure 5) are:

- The circuit doesn’t have any reached state, which is covered for more than one cube (product).
- The reachable states of the circuit that form the sequence of events (0→1…1) or (1→0…0) of a non-input signal should enable only one cube (product).

**Proof:** Let a sum-products function \( f \) (\( F_{\text{SET}} \) and \( F_{\text{RESET}} \)) of a non-input signal \( y \in \text{GMBG} \) is hazard-free functional, that presents the transitions \( T_{j}, \ldots, T_{k} \rightarrow 1 \) in the respective state transitions \( J_{\ldots}, K \) and are described in the MBG flow table.

\[
\begin{align*}
&\text{The treatment is similar to transition 1→0.}
\end{align*}
\]
**Condition 1:** Let the cubes (products) and $C_{TJ}$ and $C_{TK}$ of function $f$ that completely cover all minterms (cells with value 1) of the respective transitions $T_J$ and $T_K$. If $C_{TJ} \cap C_{TK} = \emptyset$ then the cubes satisfy condition 1. If $C_{TJ} \cap C_{TK} \neq \emptyset$ then there is at least one minterm that is covered by two cubes therefore violates condition 1. If $C_{TJ} \subseteq C_{TK}$ then there is only the cube $C_{TJ}$, therefore satisfies the condition 1.

**Condition 2:** If $\exists C_{TJ}$ a cube that completely covers the minterms of the transition $T_J$ ($J$ state transition) and is adjacent to the $C_{TK}$ cube of the $K$ state transition, then $C_{TJ} \cup C_{TK}$ generates a cube unique that satisfies the condition 2. Assuming that in the transitions $T_J$ and $T_K$ there is the cubes $C_{TJ}$ and $C_{TK}$ not adjacent ($C_{TJ} \cap C_{TK} = \emptyset$) and there is a path between the final states of the transitions of state $J$ to $K$, so this path the not-input signal is $1 \rightarrow 1$. As in the $J$ state transition the cube $C_{TJ}$ was activated and following the path until $K$, also the $C_{TK}$ cube is activated therefore violates condition 2, because there are two cubes activated. As in the feedback RS standard architecture allows that the next transition following the $J$, in case the $C_{TJ}$ cube being disabled, so never occurs two cubes being activated, therefore satisfies the condition 2 ($c q d$).

The theorem 1 shows that the $f_{GMBG}$ functions obtained are logic hazards-free for the specified multi-burst transitions types $\{TS, TSEQ, TCO, TS-C\}$. The logic cover of state transition of the type of the $TDR$ of GMBG needs two cubes, so the delay model does not satisfy UGBWD. The theorem presented for the transition $0 \rightarrow 1$ is similar for the transition $1 \rightarrow 0$.

## 5. Example

In order to show our method, we used the **Input D-Port Controller** showed in the Figure 10a. Figure 10b show the version of this controller in GMBG specification (step-1). In this example is applied the extension of SEQ operator. The step-2 transforms the GMBG in two MBG-FM they are respected the requirements. The step-3 codifies the two MBG-Flow Maps using just one state variable ($Y$ signal) (see Figure 11). Figures 12 and 13 show respectively the Karnaugh maps for the $Ri$ signal ($Ri$-SET and $Ri$-RESET)(step 4).

$$Ri$-SET = Den.y' + Den'.y$$

$$Ri$-RESET = Den.y Rp' + Den'.y'$$

The decomposition wasn’t necessary (trivial technology mapping – step-5). Figure 13 shows the hazard-free logic circuit of the **Input D-Port Controller** synthesized by our method. The functions are described in structural VHDL (step-6).
Figure 12. Karnaugh map: signal $R_i\rightarrow SET$ function $F_{SET}$

Figure 13. Karnaugh map: signal $R_i \rightarrow function F_{RSET}$

Figure 14. Logic Circuit: Input D-Port controller
6. Results & Discussion

The **strong** of STG is to describe concurrency between inputs and outputs, important in the interaction with fast environments. The **drawback** is to describe decisions (**input choices**), by example, involving signals LSS, which are important in heterogeneous systems, where STG can explode in the size, becoming very **confusing**.

The **strong** of XBM is to describe decisions involving signals LSS, concurrency of input signals and output signals. The **drawback** is to describe concurrency between signals of input and output, and sequence of signals.

The GMBG description is compact, not confused and it is familiar to designers of the synchronous digital circuit (based on the state diagram). The GMBG describes several types of concurrency, but still have some limitations. For example the GMBG description of the FIFO controller (Figure 8b) reduced the concurrency of the signal Ri. Figure 15a shows the original STG description of FIFO controller and Figure 15b shows the equivalent FIFO controller depicted in the Figure 8b.

Through of timing diagram of a state transition, the Figure 16 shows the capacity of the GMBG in to describe concurrency and sequence. Beister et al. in[31] presents a procedure that transforms STG in XBM. The STG of the Figure 1 could be transformed in two XBM and just one GMBG (see Figure 4).

The Table-1 shows ten benchmarks that are described originally in STG and that were transformed in GMBG. The table contents the number of states and state transitions for the MBG transformation as well as the state variables, the number of LUTs and the maximum latency time for each benchmark. These circuits were simulated in the QUARTUS II to the target EP2C35F672C7[30]. The simulations didn’t show any hazard problem and the circuit operated as predicted in its specification. Figure 17 shows the hazard-free waveforms extracted from the simulation of the Input D-Port Controller that the logic circuit is showed in Figure 14.

| States / Transitions | Inputs / Outputs | State Variables | Number of LUTs | Time of Latency |
|----------------------|------------------|-----------------|----------------|-----------------|
| A-0 / Fast           | 3 / 3            | 8               | 7              | 10,987          |
| Arbiter cell         | 7 / 8            | 3 / 3           | 8              | 11,242          |
| Converta             | 4 / 4            | 2 / 2           | 1              | 9,908           |
| D-Port [27]          | 6 / 6            | 3 / 2           | 1              | 12,901          |
| File                 | 4 / 4            | 3 / 3           | 8              | 12,857          |
| Figure 1             | 4 / 5            | 3 / 3           | 8              | 11,905          |
| Par                  | 2 / 2            | 3 / 3           | 8              | 11,156          |
| Pipeline Handshaking | 2 / 2            | 2 / 2           | 4              | 10,926          |
| VME bus              | 5 / 6            | 3 / 3           | 8              | 12,914          |
| N-Port               | 4 / 4            | 2 / 2           | 1              | 12,822          |
7. Conclusions

This paper shows the MBG specification. It describes all signals types of the XBM specification and I/O concurrence with CO and SEQ operators. The extension SEQ operator allows the circuit interacting with the environment in the I/O mode. We also show that multi-burst mode controllers can be implemented on LUT-based FPGA in the BGWD class and using RS latches. For future work we intend to develop a tool for automatic synthesis. And we intend to go further on large asynchronous controllers in FPGA.

REFERENCES

[1] S. Hauck, “Asynchronous Design Methodologies: An Overview,” in Proc. of the IEEE, Vol. 83:1 pp.69-93, January 1995.

[2] C. J. Myers, “Asynchronous Circuit Design,” Wiley & Sons, Inc., 2004, 2a edition.

[3] S. Kim and P. A. Beerel, “Pipeline Optimization for Asynchronous Circuits: Complexity analysis and an Efficient Optimal Algorithm,” IEEE Trans. CAD of Integrated Circuits and Systems, vol.25, no. 3, pp.389-402, March 2006.

[4] A. L. Plana and S. M. Nowick, “Architectural Optimization for Low-Power Nonpipelined Asynchronous systems,” IEEE Trans. on VLSI Systems, vol.6 no.1, pp.56-65, March 1998.

[5] T. Chelea, et al., “A Burst-Mode Oriented Back-end for the Balsa Synthesis System,” in Proc. Design, Automation and Test in Europe (DATE), pp.330-337, March 2002.

[6] L. Lavagno, “Synthesis and Testing of Bounded wire delay asynchronous circuits from signal transition graphs,” Ph.D. dissertation, University California, Berkeley, 1992.

[7] T. –A. Chu, “Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications,” PhD thesis, June, Dept. of EECS, MIT, 1987.

[8] Yakovlev, A. V., “On Limitations and Extensions of STG model for Designing Asynchronous Control Circuits,” in Proc. Int. Conf. Computer Design, pp. 396-400, October, 1992

[9] E. Pastor, J. Cortadella, A. Kondratyev and O. Roig, “Structural methods for the synthesis of speed-independent circuits,” IEEE Trans. CAD, vol 17, pp. 1108-1129, November, 1998.

[10] K. Y. Yun and D. L. Dill, “Automatic Synthesis of Extended Burst-Mode Circuits: Part I (Specification and Hazard-Free Implementation) and Part II (Automatic Synthesis),” IEEE Trans. on CAD of Integrated Circuit and Systems, Vol. 18:2, February, pp. 101-132, 1999.

[11] A. L. Davis, “The architecture and system method for DDM 1: A recursively structured data-drive machine,” In 5th Annual Symposium on Computer Architecture, April 1978.

[12] S. M. Nowick, “Automatic Synthesis of Burst-Mode Asynchronous Controllers,” PhD thesis, Stanford University, 1993.

[13] K. Y. Yun and D. L. Dill, “A High-Performance Asynchronous SCSI Controller,” in Proc. Int. Conf. Computer Design (ICCD), pp. 44-49, 1995.

[14] K. Y. Yun, et al. “The design and verification of a high-performance low-control overhead asynchronous differential equation solver,” IEEE Trans. on VLSI Systems, vol.6, no4, pp. 643-655, December 1998.

[15] K. S. Stevens, et al., “An Asynchronous Instruction Length Decoder,” IEEE Journal of Solid-state Circuits, vol. 36, no. 2, pp.217-228, February 2001.

[16] S. H. Unger, “Asynchronous Sequential Switching Circuits,” John Wiley & Sons Inc, 1969.

[17] P. Vanbekbergen, et al. “A generalized signal transition graph model for specification of complex interfaces,” European Design and Test Conference, EDAC, pp.378-384, March, 1994.

[18] O. Kraus and M. Pedeffke, “XBM2PLA: A Flexible Synthesis Tool for Extended Burst Mode Machines,” in Proc. Of the Design Automation and Test in Europe Conference and Exhibition, pp.1301-1303, 2003.

[19] O. Kraus, “Synthese von digitalen Asynchronen Zustandsautomaten,” thesis – Doktor-Ingenieur Universität Erlangen-Nurnberg, 2003.

[20] D. L. Oliveira, M. Strum, W. J. Chau and W. C. Cunha, Miriã: a CAD toll synthesize multi-burst controllers for heterogeneous systems, Microelectronics Reliability, 43 (209-213), 2003.

[21] D. L. Oliveira, “Miriã: uma ferramenta para síntese de controladores assíncronos multi-rajada,,” Tese de Doutorado, Universidade de São Paulo (in Portuguese), 2004.

[22] D. L. Oliveira, et al., “Synthesis Concurrent Asynchronous State Machine using Extended Multi-Burst Graph Specification,” XIII Workshop Iberchip, Lima, Perú, 2007.

[23] Brunvand, E., “Using FPGAs to Implement Self-Timed Systems”, Journal of VLSI Signal Processing. Special issue on field programmable logic, vol.6(2), pp.173-190, August 1993.
[24] Maheswaran, K. and Akella, Venkatesh, “Hazard-Free Implementation of the Self-Timed Cell Set in a Xilinx FPGA.,” Technical report, U.C. Davis, 1994.

[25] R. Payne, “Asynchronous FPGA architectures,” IEE Proc. Comp. Digit. Tech., vol.143, no.5, pp.282-286, September, 1996.

[26] Muttersbach, J., Villiger, T. and Fichtner, W., “Practical Design of Globally-Asynchronous Locally-Synchronous Systems,” in Proc. Sixth Int. Symposium on Advanced research in Asynchronous Circuits and systems, pp.52-59, April 2000.

[27] Najibi, M. et al., “Prototyping Globally Asynchronous Locally Synchronous Circuits on Commercial Synchronous FPGA,” The 6th IEEE Int. Workshop on Rapid system Prototyping, pp.63-69, 2005.

[28] Sigel, P., De Michele, G. and Dill, D., “Decomposition methods for library binding of speed-independent,” Proc. Int. Conf. Computer-Aided Design, pp.558-565, November 1994.

[29] D. L. Oliveira, et al., “Automatic Synthesis of Essential Hazard-Free Burst-Mode Asynchronous circuit,” in Proc. ANDESCÓN, Perú, Cusco, 2008.

[30] Altera Corporation, www.altera.com.

[31] J. Beister, et al., “From STG to Extended-Burst-Mode Machines,” in Proc. Fifth Int. Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.145-156, 1999.