1. INTRODUCTION

Neuromorphic systems are designed by mimicking or being inspired by the nervous system, which aims to process information in a robust, autonomous, and power-efficient manner. There are three common methods to realize them, which are software [1], analog hardware [2,3] and digital hardware [4–6]. Compared to analog circuits, digital implementations generally consume higher power but are more scalable and tunable and less sensitive to noise and fabrication mismatch. Compared to software implementation, digital hardware works in real-time.

Spiking Neuronal Network (SNN) is inspired by information processing in the nervous system and can reproduce its electrophysiological activities by implementation on neuromorphic circuits.

The SNNs are modeled by focusing on asynchronous spiking dynamics in the neuronal cells and their transmission via the synapses. Their application includes bio-inspired information processing such as pattern recognition [7,8] and associative memory [9] as well as neuro-prosthetic devices [10–12].

Digital SNNs are expected to realize a very large-scale network comparable to the human brain in the future exploiting the scalability of digital circuits. In the last years, several very large-scale SNNs with one million neurons were developed [13].

Spike Timing Dependent Plasticity (STDP) is a well-known rule for updating the synaptic efficacy in SNNs, which uses only local information. There are many evidences found for STDP process in the synapses [14,15] in biological experiments.

In this paper, we report an implementation of digital SNN with online STDP learning on Field Programmable Gate Array (FPGA). Equipped with Ethernet Interface, FPGA allows online configuration as well as real-time processing data input and output. We show that this hardware implementation can achieve real-time pattern recognition tasks and allows the connection between multi-SNNs to extend the scale of networks.
Here \( v \) represents the membrane potential, \( n \) is a variable that reflects the activities of hyperpolarizing ionic channels. \( a_{xy}, b_{xy}, \) and \( c_{xy} (x = f, g \) and \( y = n, p) \) are parameters. \( I_{\text{stim}} \) represents the input stimulus and the parameter \( I_{e} \) is a bias constant. The only nonlinearity in the DSSN model is a quadratic function. Therefore, numerically solving this model using Euler’s method requires just one multiplication operation per step if the parameters are carefully selected \([9,18]\). Due to the high resource requirements of digital circuits for multiplication operations, the DSSN model is suitable for digital SNN circuit.

### 2.2. Synaptic Model

Post-synaptic Current (PSC) is a type of current inserted into the post-synaptic cell that induces temporal change in its membrane potential. The PSCs generated by pulse-stimulated chemical synapses are able to be modeled by the alpha function with double-exponential generalization \([19]\). In our network model, the PSP model was simplified to one exponential function as follows.

\[
\frac{dx}{dt} = -\frac{x}{\tau}.
\]

Here \( x \) represents PSC generated by a chemical synaptic transmission. It is reset to \( w \), the connection strength of the synapse, when the membrane potential of the pre-synaptic neuron exceeds 0. The initial value of \( w \) is \( 6 \times 10^{-10} \). The PSCs in the synaptic connections to a post-synaptic cell are summed up as follows.

\[
I_{\text{stim}} = \sum x_{i}.
\]

Here \( i \) represents index of pre-synaptic neurons.

### 2.3. STDP Algorithm and Architecture

Synaptic plasticity is a basis for learning in the nervous system. The synaptic efficacy is updated in response to the activities of pre- and post-synaptic neurons.

The STDP is a rule for synaptic plasticity that adjusts the strength of synaptic connections \( w \) based on the relative timing of the spikes in a pre- and post-synaptic neurons. Recently it has been shown how STDP rule play a key role by detecting repeating patterns and generating selective response to them \([20]\).

The STDP rule is a most common form of learning rules used in SNNs. Here is the standard exponential STDP equations.

\[
w_{\text{new}} = w + \Delta w,
\]

Here \( \Delta w \) is the updating of the synaptic weight. When a post-synaptic spike arises after a pre-synaptic spike \( (t \leq t_{f}) \), the connection is enhanced \( [\text{Long-term Potentiation (LTP)}, \Delta w > 0] \), whereas in the opposite case it is weakened \( [\text{Long-term Depression (LTD)}] \).

### 3. IMPLEMENTATION

The overall architecture of our SNN is shown in Figure 1. The DSSN, STDP, and PSC blocks were implemented on a FPGA board. In this development platform, three post-synaptic neurons are each connected with 500 input afferent neurons for detecting one certain repeating pattern. All the circuits were described using Very High Speed Hardware Description Language (VHDL). Stimulus spike trains were generated by Brian2 on PC and sent to FPGA via Ethernet connection which are explained in Subsection 3.4.

#### 3.1. Implementation of DSSN

Euler’s method is used to solve the differential equation of the DSSN model with the timestep of 0.1 ms. The solver circuit uses Time Division Multiplexing (TDM) and pipelined architecture. Each DSSN model cost 0.19% Look-Up-Tables (LUT) in Xilinx XC7K325T chip \([18]\).

#### 3.2. Implementation of PSC

As introduced in Subsection 2.2, we use a simplified exponential decay to approximate the PSCs. The connection between a post-synaptic neuron and the 500 pre-synaptic neurons was calculated efficiently by using TDM and two-stage pipeline as in the DSSN solver circuit. By using a single multiplier and a single adder, 500 sets of PSC operations are completed in 1000 clock cycles with a frequency of 100 MHz. If the system clock is higher than 100 MHz, the time step of the summation of PSCs is within 0.1 ms.

#### 3.3. Implementation of STDP Learning

Based on the STDP rule, each pre-synaptic (post-synaptic) spike, induces an LTD (LTP) where the synaptic weight is updated.
according to Equation (7). An example waveform of STDP learning process is shown in Figure 2, where the solid and dotted red curve represent the pre- and post-synaptic spikes, as well as the black curve is the strength of synaptic connection. In order to simulate 500 afferent inputs, 500 clock cycles were consumed. Calculation of exponential function and update of synaptic efficacy are executed by TDM.

3.4. Ethernet on FPGA

Ethernet is a computer networking technology commonly used in Local Area Networks (LAN). Devices equipped with Ethernet interfaces are connectable to LAN as well as the internet by supporting common communication protocol, for instance, TCP/IP and User Datagram Protocol (UDP). When implementing neuron networks on FPGAs, the transmission of spikes has always been an issue when the neuronal network becomes large.

By implementing Ethernet interface and a full hardware protocol stack including IP, UDP and Address Resolution Protocols (ARP), our SNN on FPGA is capable of receiving input spike patterns from a PC via Ethernet connection and sending report frame back to the PC for monitoring the SNN working status.

The configuration and parameter setting are also possible by the Ethernet connection, which contribute to take full advantage of the flexibility and portability of FPGAs.

4. PATTERN RECOGNITION

Spatiotemporal spike pattern recognition tasks proposed by Masquelier et al. [21] were performed on our network. In these tasks, the stimulus patterns were generated by superimposing a spatiotemporal spike pattern at many time points on a background random spike pattern (see Figure 3a). The former spike patterns (ones to be detected) were generated by PoissonGroup Function in Brian2 (a Python library) on PCs. The background random spike patterns were generated using the same library. The stimulus patterns were stored in files and sent from the PC to the FPGA via the Ethernet connection. In the afferent input spike train, spike patterns to be detected appears repeatedly. Given such input, STDP learning eventually makes post-synaptic neurons generate a spike in response to one of the spike patterns to be detected (see Figure 3b). Rate of successful recognition versus number of post-synaptic neurons is shown in Figure 4. Here, the post-synaptic neurons have different initial weight distributions each other. When the network comprises three post-synaptic neurons or more, the success rate was 100%. Our circuit performed this task in real-time with FPGA’s system clock of 100 MHz.

5. CONCLUSION

In this paper, a SNN on an FPGA with STDP learning capability were reported. The stimulus spikes were transmitted to the FPGA chip in real-time via Ethernet connection. Experimental results support that our SNN has real-time spatiotemporal spike pattern recognition capability.

In this work, the input patterns were generated on a PC. Generating them in real-time with another SNN is a future work. By increasing the number of the post-synaptic neurons, multi-repeating-pattern detection at the same time will be realized in our circuit in the future. Since the number of on-chip memories used to store the strength of synaptic connections limits the size of the network on the FPGA chip, it is also planned to develop an FPGA–FPGA connection bus to extend the scalability of FPGA-based SNNs. From the perspective of real-time and power consumption, the SNN platform has higher scalability than software simulation.

CONFLICTS OF INTEREST

The authors declare they have no conflicts of interest.
ACKNOWLEDGMENT

This work was supported by JSPS KAKENHI Grant Number 15KK0003.

REFERENCES

[1] M.L. Hines, N.T. Carnevale, Neuron: a tool for neuroscientists, Neuroscientist 7 (2001), 123–135.
[2] A. Natarajan, J. Hasler, Hodgkin-Huxley neuron and FPAA dynamics, IEEE Trans Biomed Circuits Syst. 12 (2018), 918–926.
[3] F. Grassia, L. Buhry, T. Levi, J. Tomas, A. Destexhe, S. Saïghi, Tunable neuromimetic integrated system for emulating cortical neuron models, Front Neurosci. 5 (2011), 134.
[4] M. Ambroise, T. Levi, S. Joucla, B. Yvert, S. Saïghi, Real-time biomimetic central pattern generators in an FPGA for hybrid experiments, Front Neurosci. 7 (2013), 215.
[5] F. Grassia, T. Kohno, T. Levi, Digital hardware implementation of a stochastic two-dimensional neuron model, J Physiol Paris 110 (2016), 409–416.
[6] F. Khoyratee, F. Grassia, S. Saïghi, T. Levi, Optimized real-time biomimetic neural network on FPGA for bio-hybridization, Front Neurosci. 13 (2019), 377.
[7] N. Qiao, H. Mostafa, F. Corradi, M. Osswald, F. Stefanini, D. Sumislawski, et al., A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses, Front Neurosci. 9 (2015), 141.
[8] P.A. Merolla, J.V. Arthur, R. Alvarez-Icaza, A.S. Cassidy, J. Sawada, F. Akopyan, et al., A million spiking-neuron integrated circuit with a scalable communication network and interface, Science 345 (2014), 668–673.
[9] J. Li, Y. Katori, T. Kohno, An FPGA-based silicon neuronal network with selectable excitability silicon neurons, Front Neurosci. 6 (2012), 183.
[10] F.D. Brocard, S. Joshi, J. Wang, G. Gauwenbergs, Neuromorphic neural interfaces: from neurophysiological inspiration to biohybrid coupling with nervous systems, J. Neural Eng. 14 (2017), 041002.
[11] S. Buccelli, Y. Bornat, I. Colombi, M. Ambroise, L. Martines, V. Pasquale, et al., A neuroprosthetic system to restore neuronal communication in modular networks, iScience 19 (2019), 402–414.
[12] Y. Mosbacher, F. Khoyratee, M. Goldin, S. Kanner, Y. Malakai, M. Silva, et al., Toward neuroprosthetic real-time communication from in silico to biological neuronal network via patterned optogenetic stimulation, Sci. Rep. 10 (2020), 7512.
[13] M. Davies, N. Srinivasa, T.H. Lin, G. Chinya, Y. Cao, S.H. Choday, et al., Loihi: a neuromorphic manycore processor with on-chip learning, IEEE Micro 38 (2018), 82–99.
[14] H. Markram, J. Lübke, M. Frotscher, B. Sakmann, Regulation of synaptic efficacy by coincidence of postsynaptic APs and EPSPs, Science 275 (1997), 213–215.
[15] V. Jacob, D.J. Brasier, I. Erchova, D. Feldman, D.E. Shulz, Spike timing-dependent synaptic depression in the in vivo barrel cortex of the rat, J. Neurosci. 27 (2007), 1271–1284.
[16] T. Kohno, K. Aihara, Digital spiking silicon neuron: concept and behaviors in GJ-coupled network, Proceedings of International Symposium on Artificial Life and Robotics, Beppu, Japan, 2007, pp. OS3–OS6.
[17] A.L. Hodgkin, The local electric changes associated with repetitive action in a non-medullated axon, J. Physiol. 107 (1948), 165–181.
[18] T. Nanami, T. Kohno, Simple cortical and thalamic neuron models for digital arithmetic circuit implementation, Front Neurosci. 10 (2016), 181.
[19] M.A. Arbib, The handbook of brain theory and neural networks, MIT Press, Cambridge, MA, USA, 1995.
[20] F. Grassia, T. Levi, E. Doukkali, T. Kohno, Spike pattern recognition using artificial neuron and spike-timing-dependent plasticity implemented on a multi-core embedded platform, Artif. Life Robot. 23 (2018), 200–204.
[21] T. Masquelier, R. Guyonneau, S.J. Thorpe, Competitive STDP-based spike pattern learning, Neural Comput. 21 (2009), 1259–1276.

AUTHORS INTRODUCTION

Mr. Yang Xia

He is a PhD student in Kohno laboratory at University of Tokyo. He got his bachelor and master degree in Beijing Institute of Technology. His research interests are Silicon Neuronal Network, communication protocol and FPGA devices.

Dr. Takashi Kohno

He has been with the Institute of Industrial Science at the University of Tokyo, Japan since 2006, where he is currently a Professor. He received the B.E. degree in medicine in 1996 and the PhD degree in Mathematical Engineering in 2002 from the University of Tokyo, Japan.

Dr. Timothée Levi

He received the PhD degree in Electronics at The University of Bordeaux, France, in 2007. He is an Associate Professor at IMS lab. of The University of Bordeaux, since 2009, and a Project Associate Professor at The University of Tokyo since 2017. His research interest deals with neuromorphic engineering for bio-hybrid experiments.