A flexible and low-cost open-source IPMC mezzanine for ATCA boards based on OpenIPMC

L. Calligaris,\textsuperscript{a} A. Cascadan\textsuperscript{b} L. E. Ardila-Perez,\textsuperscript{b} M. Pesaresi\textsuperscript{c} G. Fedi\textsuperscript{c} A. Peck\textsuperscript{d} D. Gastler\textsuperscript{d}

\textsuperscript{a}Scientific Computing Center (NCC) of São Paulo State University (UNESP), Rua Dr. Bento Teobaldo Ferraz, 271, São Paulo - SP, 01140-070, Brazil
\textsuperscript{b}Institute for Data Processing and Electronics (IPE) of Karlsruhe Institute of Technology, Hermann-von-Helmholtz-Platz 1, D-76344 Eggenstein-Leopoldshafen, Germany
\textsuperscript{c}Imperial College London, Physics Department, Blackett Laboratory, Prince Consort Rd, London, SW7 2BW, UK
\textsuperscript{d}Department of Physics at Boston University, 590 Commonwealth Avenue, Boston, MA 02215, US

E-mail: luigi.calligaris@cern.ch

ABSTRACT: This work presents the development of an Intelligent Platform Management Controller mezzanine in a Mini DIMM form factor for use in electronic boards compliant to the PICMG Advanced Telecommunication Computing Architecture (ATCA) standard. The module is based on an STMicroelectronics STM32H745 microcontroller running the OpenIPMC open-source software. The mezzanine has been successfully tested on a variety of ATCA boards being proposed for the upgrade of the experiments at the HL-LHC, with its design and firmware being distributed under open-source hardware license.

KEYWORDS: Modular electronics, Control and monitor systems online, Detector control systems

\textsuperscript{1}Corresponding author.
1 Introduction

The use of electronic boards compliant to the PICMG Advanced Telecommunication Computing Architecture (ATCA) standard [1] is being pursued in a number of development projects targeting the upgrades of the Large Hadron Collider (LHC) experiments. Examples of ATCA boards designed for use in future upgrades of LHC experiments are the Apollo [3], Serenity [4], Pulsar-IIb [6, 7] and CMS DAQ and Timing Hub [5] boards. In the context of the ATCA standard Hardware Platform Management (HPM) infrastructure, the management of each Field Replaceable Unit (FRU), such as an electronic board, is delegated to an on-board Intelligent Platform Management Controller (IPMC), which can be installed as a permanent part of the board or as an add-on mezzanine to coordinate the FRU operation with the Shelf Manager Controller (ShMC). Various IPMC mezzanines have been proposed for use in the upgrades of LHC experiments, beginning with the IPMC mezzanine designed by the Laboratoire d'Annecy de Physique des Particules (LAPP) [8], which established a JEDEC MO-244 MiniDIMM form factor as a common standard for these mezzanines, followed by the Pulsar-IIb IPMC [9, 10], the CERN IPMC [11] and the ZYNQ-IPMC [12]. None of the aforementioned IPMC mezzanines offers at the same time a solution which is hardware-unspecific and customizable for any ATCA board, free and open-source, compliant with the LAPP IPMC pinning and fitting in a vertical DIMM socket - as used in the ATCA boards of interest - without invading the volume reserved to a nearby ATCA slot. A previous publication presented OpenIPMC [13, 14], an architecture-independent, free and open-source software written in embedded C language and based on the free and open-source real-time operating system FreeRTOS[15], implementing the functionality required for an IPMC. Following the initial development targeting Zynq Ultrascale+ devices [16], OpenIPMC has been ported to STM32 devices. This publication describes the development of an open-source, low-cost MiniDIMM IPMC mezzanine running OpenIPMC, designed to act as a drop-in replacement for existing IPMC mezzanines. The open-source nature of the board allows for modifications, customizations and fixes in its firmware and hardware by third parties independent from the original developers, which is a strong point in favour of long-term serviceability, and relieves the users from the need to sign non-disclosure agreements, as in the case of the commercial, closed-source IPMC solutions.
2 Mezzanine hardware: OpenIPMC-HW

The mezzanine presented in this work has been named OpenIPMC-Hardware (OpenIPMC-HW) [14], to reflect its origins rooted in the design of the OpenIPMC software, and it has been designed using KiCad, a free and open source Electronic Design Automation (EDA) software [17]. The heart of the mezzanine is a powerful STM32H745XIH6 [18] microcontroller unit (MCU) by STMicroelectronics in a TFBGA240 package, which features a main ARM Cortex-M7 core capable of running at 480 MHz, an auxiliary ARM Cortex-M4 core capable of running at 240 MHz, 2 MiB of Flash memory and 1 MiB of SRAM, 4 I²C, 4 USART, 5 UART, 6 SPI and Ethernet MAC hard peripherals, among others. As required by the PICMG standard, the I2C buses dedicated to IPMB communication are protected by suitable fail-safe Linear Technology LTC4300-1 I2C buffers. Front and back views of the assembled mezzanine are shown in figure 1.

![Figure 1. Front and back view of the OpenIPMC-HW mezzanine, hardware version 1.1.](image)

The board is manufactured as a 82.00 mm x 18.30 mm, 1.0 mm-thick, 8-layer, ENIG-finished PCB in traditional FR-4 material with through-hole vias, and hard gold plated contacts with 45° chamfer on the card edge connector. The small dimensions of the board and the relative low speed of the signals involved in the operation of the mezzanine (the Ethernet connection having the fastest signals) do not require the adoption of special impedance control measures in board manufacturing. The 240-ball MCU package provides plenty of GPIO capability, allowing to service most of the card edge connector pins using the microcontroller pins and dispensing from the need of an on-board FPGA. A subset of 90 card-edge connector pins, dedicated to the implementation of slow control signals for the operation of add-on PICMG Advanced Mezzanine Cards (AMC) [19] is indirectly operated by the MCU through a set of six Microchip MCP23S17-ML SPI-controlled GPIO expanders. The mezzanine supports the Ethernet (ETH) capability of the MCU through the use of a Micrel/Microchip KSZ8091MNX Ethernet PHY, compatible with the 10BASE-T/100BASE-TX Ethernet standard, connected to the MCU via a Media-Independent Interface (MII) bus. A WSON-8 landing pattern on the PCB allows the mounting of a QSPI Flash memory, such as the Winbond W25Q01JVZEIM and W74M01GVZEIG, which is used in device configuration and in the firmware update mechanism. A Micro-USB B socket allows to power the board from a traditional USB cable connected to a PC, offering access to the USB PHY hardware of the microcontroller to update the firmware and to get access to a shell terminal, thanks to compatibility of the MCU with the USB Device Firmware Upgrade (DFU) and Communication Device (CDC) classes, dispensing from the need of using a hardware-specific debug adapter for basic firmware maintenance and configuration.

The card edge connector pin assignment of the mezzanine is designed to be pin-compatible with the currently agreed pin standard for MiniDIMM IPMC mezzanines, as agreed in the xTCA Interest Group and SoC Interest Group meetings at CERN, including the debugging UART channel between the IPMC and the ATCA carrier board front panel, the one between the IPMC and the...
management SoC for remote access to the SoC Linux terminal, and the one between the SoC and the IPMC used for boot-up configuration of the former. Figure 2 summarizes the various signals carried across the card edge connector. Overall the active board components are inexpensive, costing a few dollars each and with the most expensive one being the MCU, priced around USD 17 at the time of prototype manufacturing at the end of 2020.

![Figure 2](image1.png)

**Figure 2.** Schematic of the card edge interface between OpenIPMC-HW and the ATCA carrier board. The bottom signals are mandated by the PICMG standard[1], the top ones are optional features provided by OpenIPMC-HW.

### 3 Mezzanine firmware: OpenIPMC-FW

The mezzanine firmware is based on the STMicroelectronics-provided customization of FreeRTOS for STM32H7 microcontrollers, in which OpenIPMC runs alongside other services like the lwIP network stack [20], a command line interface server which can be accessed via USB-CDC, Telnet and UART. So far a PICMG HPM.1-compliant firmware update process has been integrated into the firmware and a Xilinx Virtual Cable server is planned to be integrated soon, to support the programming and debug of FPGAs and Systems-on-a-Chip installed on the carrier board. Following the design workflow expected for OpenIPMC board implementations, two customizations of the firmware have been in development so far - one targeting the Serenity board and one targeting the Apollo board, shown in figure 3 - such that the OpenIPMC board-specific controls for each of the boards can be tailored to its specific needs (e.g. to match the correct sequence of signals exchanged with the carrier management SoC during board boot-up).

![Figure 3](image2.png)

**Figure 3.** OpenIPMC-HW running in the Serenity (left) and Apollo (right) boards during development.

In the case of the Serenity board, this firmware customization work involved the developers of OpenIPMC, while in the case of the Apollo the OpenIPMC developers have been largely excluded from this process on purpose, to test the development experience from the point of view of an
OpenIPMC user. In both cases the development has progressed smoothly, and the feedback received from the work on Apollo has been very valuable in improving the OpenIPMC API.

4 Testing

Initial development of the firmware and testing of OpenIPMC-HW were carried out on a custom-designed breakout board, shown on the left in figure 4. This board provides stabilized power to the mezzanine, exposes the mezzanine Ethernet signals to an 8P8C connector, the USB bus to a Micro-USB connector, the slave JTAG/SWD signals to an STDC14 connector for connection of the MCU with a STLinkV3 debug adapter and the remainder of the card edge connector signals to standard 100-mil headers, which can be connected to external devices using jump wires. Alongside the breakout board, a Manufacturer Tester Board (MTB) has been designed to provide a simple mechanism to test new boards following manufacturing. This board wires the pins of the mezzanine being tested against the ones of a mezzanine programmed with a dedicated test firmware, which can be controlled by a PC through a USB-CDC serial terminal to drive the tests.

![Figure 4: Breakout Board hosting an OpenIPMC-HW mezzanine (left) and Manufacturing Test Board hosting two mezzanines, one of them acting as test master, during post-manufacturing testing (right).](image)

The firmware was initially adapted trivially for basic operation in the Pulsar-IIb board for testing on the setup in São Paulo, followed by tests and development on Serenity boards on the test setups at KIT and CERN, and on Apollo boards at Boston University. The compliance of the OpenIPMC-HW/Serenity setup with the PICMG standards was so far tested three times at CERN using a commercial automated testing software developed by Polaris Networks, which proved valuable in directing the firmware development efforts. In those automated tests, performed the last time in May 2021, the IPMC showed a coverage of 55% against the ATCA standard. Since then, changes to the firmware were implemented to improve standards coverage and a new series of compliance tests is expected for late 2021. An online sensor monitoring system, based on a Carbon/Grafana server pair reading out the values of the sensors published by OpenIPMC-FW on the ShMC, has been set up at CERN and KIT to analyze the long-term behavior of the IPMC mezzanines under test with plots and dashboards, such as those shown in figure 5. With this setup, we ran several OpenIPMC-HWs for extended amounts of time (order of months) at the three test sites, helping in the improvement of minor issues and at the same time showing a very good overall reliability.

5 Summary and outlook

This work presented OpenIPMC-HW, an IPMC mezzanine in a Mini-DIMM form factor running OpenIPMC and based on an STM32. The board is being developed targeting its use in Serenity
and Apollo ATCA carrier boards, but its scope could be extended to other ATCA hardware. The board firmware is actively being developed and tested for compliance against the ATCA standard, with new features expected to be finalized in the near future, such as support for the PICMG HPM.1 firmware upgrade and the inclusion of an XVC server in the firmware.

Acknowledgments

The authors acknowledge the Fundação de Amparo à Pesquisa do Estado de São Paulo for its financial support through grants number 18/18955-0 and 18/25225-9. We thank the members of the CMS Phase-2 Tracker Upgrade Data Processing Systems group for the exchange of ideas, and in particular Gregory Iles, Eric Hazen and Peter Wittich for the help in defining the requirements for IPMCs used in the Phase-2 back-end boards. We want to thank the CERN EP-ESE group, in particular Julian Maxime Mendez, for the access to the Polaris ACTA compliance tester at CERN.

References

[1] PICMG, “PICMG 3.0 - AdvancedTCA Base Specification”, Revision 3.0, March 24, 2008.

[2] L. Calligaris on behalf of the CMS collaboration, “Status of the Phase-2 Tracker Upgrade of the CMS experiment at the HL-LHC,” J. Phys. Conf. Ser. 1690 (2020) no.1, 012039 doi:10.1088/1742-6596/1690/1/012039

[3] A. Albert et al. “The Apollo ATCA Platform,” PoS TWEPP2019 (2020), 120, doi:10.22323/1.370.0120 [arXiv:1911.06452 [physics.ins-det]].

[4] A. Rose et al. “Serenity: An ATCA prototyping platform for CMS Phase-2,” PoS TWEPP2018 (2019), 115 doi:10.22323/1.343.0115

[5] J. Hegeman, First measurements with the CMS DAQ and Timing Hub prototype-1, PoS TWEPP2019 (2020), doi:10.22323/1.370.0111

[6] Y. Okumura, J. Olsen, T. T. Liu and H. Yin, “Prototype Performance Studies of a Full Mesh ATCA-based General Purpose Data Processing Board”, doi:10.1109/NSSMIC.2013.6829449

[7] S. Ahuja et al., “A Full Mesh ATCA-based General Purpose Data Processing Board (Pulsar II),” doi:10.2172/1431570
[8] S. Lafrasse. “LAPP IPMC Overview”, IPMC Workshop - ATLAS upgrade, 2018
https://indico.cern.ch/event/737733/contributions/3070000/attachments/1730606/2796822/LAPP_IPMC_Overview.pdf. Accessed Dec 23, 2021.

[9] L. A. Ramalho et al., “Development of an Intelligent Platform Management Controller for the PulsarIIb”, in IEEE Nuclear Science Symposium and Medical Imaging Conference, San Diego, CA, USA, 2015, doi:10.1109/NSSMIC.2015.7581788

[10] T. C. Paiva, “Remote development environment with reconfigurable components in the advanced telecom computing architecture context”, M.S. thesis, FEIS UNESP, Ilha Solteira, SP, Brazil, 2016.

[11] J. Mendez et al., “CERN-IPMC solution for AdvancedTCA blades”, PoS, vol. TWEPP2017, Santa Cruz, CA, USA, September 11-15, 2017, vol.TWEPP-17, 2018, p. 053, doi:10.22323/1.313.0053

[12] M. Vicente et al., “Next generation ATCA control infrastructure for the CMS Phase-2 upgrades,” PoS TWEPP-17 (2017), 102, doi:10.22323/1.313.0102

[13] L. Calligaris, A. Cascadan, L. E. Ardila-Perez, B. Casu, A. F. da Costa, A. A. Shinoda, L. Arruda Ramalho and O. Sander, “OpenIPMC: a free and open source Intelligent Platform Management Controller Software”, IEEE Transactions on Nuclear Science, vol. 68, no. 8, pp. 2105-2112, Aug. 2021, doi:10.1109/TNS.2021.3092689

[14] “OpenIPMC repository”, https://gitlab.com/openipmc/openipmc. Accessed Dec 23, 2021.

[15] FreeRTOS Reference Manual, https://www.freertos.org/Documentation/RTOS_book.html. Accessed Dec 23, 2021.

[16] L. Ardila-Perez et al., A novel centralized slow control and board management solution for ATCA blades based on the Zynq UltraScale+ System-on-Chip, 24th International Conference on Computing in High Energy & Nuclear Physics CHEP2019, EPJ Web Conf.245 (2020), p. 01015. DOI 10.1051/epjconf/202024501015.

[17] KiCAD EDA, https://www.kicad.org/. Retrieved 23 Oct. 2021.

[18] STM32H745xI/G Microcontrollers Datasheet, STMicroelectronics DS12923 Rev. 1, https://www.st.com/en/microcontrollers-microprocessors/stm32h745xi.html. Accessed Dec 23, 2021.

[19] PICMG, “PICMG AMC.0 - Advanced Mezzanine Card Base Specification”, Revision 2.0, November 15, 2006.

[20] A. Dunkels, “Design and Implementation of the lwIP TCP/IP Stack”, Swedish Institute of Computer Science, 2001.