Scan Insertion on Multi Clock Design in Modern SOC’s

K. Ramini¹, B. Bhavani²

¹MVSR Engineering College, Electronics and Communication Engineering, Hyderabad, India
²Assistant Professor, MVSR Engineering College, Electronics and Communication Engineering, Hyderabad, India

Abstract: These instructions provide you guidelines for preparing papers for International Journal of Science & Research (IJSR). Use this document as a template and as an instruction set. Please submit your manuscript by IJSR Online Submission Module. VLSI technology is an emerging field in the current technological due to its advancements in fields of systems architecture, design for testability (DFT) techniques for testing modern digital circuits. DFT techniques are required in order to improve the quality and reduce the test cost of the digital circuit, while at the same time simplifying the test, debug and diagnose tasks. The existing Ad Hoc Approach has the most compact design but takes longer computation time and low-observability. The time critical applications use Structured Approach, Scan design the most widely used structured DFT methodology, attempts to improve testability of a circuit by improving the controllability and observability of storage elements in a sequential design. In this paper different scan architectures are analyzed to study the operation of Full-Scan design. The proposed design includes Full-Scan design using Muxed-D scan cell. Scan control logic is spread across the blocks, based on the scan architecture. Scan enable, scan clocks, length of scan chains, number of EDT channels are required constraints for scan insertion. The Muxed-D scan cell is composed of a D flip-flop and a multiplexer. The designs are synthesized using Synopsys design compiler Software.

Keywords: Test Generation, Testability, Scan Design, Data Input, Scan Input, Scan Enable.

1. Introduction

VLSI testing includes test generation and test application. Test generation is used to produce test patterns for efficient testing [1]. Test application is the process of applying these test patterns to the circuit under test (CUT) and analyzing the output responses. Test application is done by either automatic test equipment (ATE) or test facilities on the chip itself. Test engineers usually construct test vectors after the design is completed. This requires a substantial amount of time and effort that avoid if testing is considered early in the design flow to make the design more testable. As a result, integration of design and test, referred to as design for testability (DFT). To test circuits, we need to control and observe logic values of internal lines. Unfortunately, some nodes in sequential circuits can be very difficult to control and observe; for example, activity on the most significant bit of an n-bit counter can only be observed after $2^{n−1}$ clock cycles.

Testability measures of controllability and observability were first defined to help find those parts of a digital circuit that will be most difficult to test and to assist in test pattern generation for fault detection.

Testing is usually performed by applying a set of test stimuli to the inputs of the circuit under test and analyzing the output responses, as illustrated in Figure 1. Circuits that produce the correct output responses for all input stimuli are considered to be fault-free. Those circuits that fail to produce a correct response during the test are assumed to be faulty. Testing is performed at various stages in the lifecycle of a VLSI device, including during the VLSI development process, the electronic system manufacturing process, and, in some cases, system-level operation.

2. Existing Techniques for DFT

In Electronics, The first challenge facing DFT engineers was to find simpler ways of exercising all internal states of a design and reaching the target fault coverage goal.

2.1 Ad Hoc Approach

Ad hoc testability enhancement methods were proposed and used in the 1970s and 1980s to exercise all internal states of a design and reaching the target fault coverage goal [2].

![Figure 1: Basic Testing Approach](image1)

![Figure 2: Ad Hoc Approach Observation Point Insertion](image2)
Advantages of Muxed-

Disadvantages of Muxed-

Disadvantages of Clocked-

Disadvantages of Muxed-

Disadvantages of LSSD Scan Cell

Disadvantages of Clocked-

Advantages of Clocked-

Advantages of LSSD Scan Cell

Advantages of LSSD Scan Cell

Advantages of LSSD Scan Cell

Advantages of LSSD Scan Cell
In general, combinational logic in a full-scan architecture has two types of inputs: primary inputs (PIs) and pseudo primary inputs (PPIs). Primary inputs are the external inputs to the circuit, and pseudo primary inputs are the outputs to the scan cell. Both PIs and PPIs can be set to any required logic values. The only difference is that PIs are set directly in parallel from the external inputs, and PPIs are set serially through scan chain inputs. Similarly, the combinational logic in a full-scan circuit has two types of outputs: primary outputs (POs) and pseudo primary outputs (PPOs). Primary outputs are the external outputs of the circuit, and pseudo primary outputs are the inputs to the scan cell. Both POs and PPOs can be observed. The only difference is that POs are observed directly in parallel from the external outputs, while PPOs are observed serially through scan chain outputs.

Full Scan Architecture is again divided into three types:
1) Muxed-D Full-Scan Design
2) Clocked Full-Scan Design
3) LSSD Full-Scan Design

1. Muxed-D Full-Scan Design:

In this all the flip-flops are replaced with muxed-D scan cell. The data input DI of each scan cell is connected to the output of the combinational logic same as in the original circuit. To form a scan chain, the scan input SI of SFF2 is connected to the output Q of the previous scan cell SFF1 and SI of SFF3 is similarly connected to Q of SFF2. In addition, the scan input SI of the first scan cell SFF1 is connected to the primary input SI, and the output Q of the last scan cell SFF3 is connected to the primary output SO. Hence, in shift mode, SE is set to 1, and the scan cells operate as a single scan chain, which allows us to shift in any combination of logic values into the scan cells. In capture mode, SE is set to 0.

2. Clocked Full-Scan Design:

In this all the flip-flops are replaced with clocked-scan cell.

In the clocked full-scan circuit shown in Figure 9, these two operations are distinguished by properly applying the two independent clocks SCK and DCK during shift mode and capture mode, respectively.

3. LSSD Full-Scan Design:

In this all the flip-flops are replaced with clocked-scan cell. It is possible to implement LSSD full-scan designs [8], based on the polarity-hold SRL design, using either a single-latch design or a double latch design. A set of clock primary inputs must exist from which the clock ports of all SRLs are
controlled either through a single clock tree or through logic that is gated by SRLs and/or non-clock primary inputs.

3.2 Partial-Scan Design

In partial-scan design only requires that a subset of storage elements be replaced with scan cells and connected into scan chains.

Storage elements on the data path portion cannot afford too much delay increase, especially when replaced with muxed-D scan cells, they are left out of the scan cell replacement process [9]. On the other hand, storage elements in the control portion may be replaced with scan cells. This approach makes it possible to improve fault coverage while limiting the performance degradation due to scan design.

3.3 Random-Access Scan Design

Traditional RAS design is illustrated in Figure 12. All scan cells are arranged into a two-dimensional array, where they can be accessed individually for reading and writing in any order. This full-random access capability is obtained by decoding address with a row (X) decoder and a column (Y) decoder [10]. A [log₂n]-bit address shift register, where n is the total number of scan cells, is used to identify which scan cell to access.

The RAS design significantly reduces test power dissipation and simplifies the process of performing delay tests. Its major disadvantage, is high overhead in scan cell design and routing required to set up the addressing mechanism.

4. Simulation Results and Comparison

Scan insertion has been done by using Synopsys design compiler Software. Area and cell count for Pre – Scan and Post – Scan has been calculated for Muxed-D Full-Scan Design. Table. 1 shows the comparison of area for scan insertion.

Table 1: Comparison of Cell count

| Cell Count    | Pre-Scan | Post-Scan |
|---------------|----------|-----------|
| Combinational Cell Count | 474495  | 477948   |
| Sequential Cell Count    | 110424  | 111027   |

The result analysis shows that Combinational cell count increased in post – scan because of extra combinational logic introduced beacause of EDT and due to the addition of OR gate and marked buffers. Sequential cell count count increased because of EDT and addition of observe only flops.

Table 2: Comparison of Area

| Cell Count    | Pre-Scan | Post-Scan |
|---------------|----------|-----------|
| Combinational Cell Count | 474495  | 477948   |
| Sequential Cell Count    | 110424  | 111027   |

The result analysis shows that the area has increased due to the conversion of D-flip-flops to scan flops. Area has increased because of combinational cells and sequential cells introduced in the design due to EDT. This increase can be ignored. The graphical representation of comparison of area for pre – scan and post – scan is shown in Fig.14.

The chart explains the comparison of power in pre – scan and post – scan for switching power, internal power and dynamic power.

Switching power has increased due to the fact that the scan chain acts as a shift register where the scan input values and clock are continuously changing. But the increase is very less and it is due to change in only clock valve and the scan input values are not changed too frequently.
We can also observe an increase in internal power because of the increase in cell count. An increase in both switching power and internal power which accounts to increase in total power.

**QOR Report**

**Table 3: Comparison of QOR**

| Timing Path Group 'FCLK' | Pre-Scan | Pre-Scan |
|--------------------------|----------|----------|
| Levels of Logic          | 42.00    | 5.00     |
| Critical Path Length     | 200.96   | 200.96   |
| Critical Path Slack       | 44.16    | 44.16    |
| Critical Path CK Period   | 500.00   | 500.00   |
| Total Negative Slack      | 0.00     | 0.00     |
| No. of Violating Paths    | 0.00     | 0.00     |
| Most Hold Violations     | 0.00     | 0.00     |
| Total Hold Violations     | 0.00     | 0.00     |
| No. of Hold Violations    | 4825.00  | 0.00     |

**Timing Path Group 'TO_GCLK'**

| Levels of Logic          | 38.00    | 25.00   |
| Critical Path Length     | 392.94   | 392.94  |
| Critical Path Slack       | 75.32    | 75.32   |
| Critical Path CK Period   | 500.00   | 500.00  |
| Total Negative Slack      | 0.00     | 0.00    |
| No. of Violating Paths    | 0.00     | 0.00    |
| Most Hold Violations     | -4.95    | -4.95   |
| Total Hold Violations     | -34.46   | -34.46  |
| No. of Hold Violations    | 3334.00  | 0.00    |

**Scan summary Report**

**Table 4: Comparison of Scan Summary**

| Parameters                     | Pre - Scan | Post - Scan |
|--------------------------------|------------|-------------|
| Total number of Scan Cells     | 64187      | 64187       |
| Total number of Non-Scan Cells | 30698      | 30698       |
| Scan Coverage Percentage       | 67.647 %   | 97.348 %    |
| Total Number of dedicated wrappers | 0          | 0           |
| Total Number of shared wrappers | 18170     | 18170       |
| Total number of ports not wrapped | 504       | 504         |
| Total number of Short Chains in Extent Compression mode | 0          | 0           |
| Max Short Chain Length in Extent Compression mode    | 0          | 0           |
| Total number of Scan Channels in Extent Mode          | 47         | 47          |
| Total number of Scan Channels in Intest Mode           | 262        | 262         |

**5. Conclusion**

Scan insertion is a successful part of a design methodology by paying attention to practical considerations. Scan insertion is done using Synopsys design compiler Software. The results show that we try to get the maximum coverage by considering all the scenarios which can result in failure of the chip in late stage. We do this in the context of the design of Server SOC. Scan Coverage is achieved for a given logic with minimum effect on the functional timing and area.

**6. Future Scope**

In the current design multi bit latches are not part of scan chain. At present, these multi bit latches are included in the non scan list as there is no corresponding MDT model available in the library. Because of this scan coverage is less.

The library can be upgraded and there by multi bit latches can be scanned to increase scan coverage.

In some channel centered tiles, repeaters are placed where the clock goes from one tile to another tile. Since these repeaters are placed apart, it is creating scan timing issue. So, these repeaters are placed in separate scan chains.

**References**

[1] O.Sinanoglu and A. Orailoglu, “Aggressive test power reduction through test stimuli transformation”, 21st International Conference on Computer Design, pp. 542 – 547, 2003.

[2] Miron Abramovici, “Digital Systems Testing & Testable Design”, New York, pp. 09 – 27, 1994.

[3] T. W. Williams and K. P. Parker, Design for testability: A survey, Proc. IEEE, 71(1), 98 – 112, 1983.

[4] Rajesh Kumar and Sunil P. Khatri “An efficient pulse flip-flop based launch-on-shift scan cell” IEEE International Symposium on Circuits and Systems, pp: 4105 - 4108, 2010.

[5] Kyoung Youn Cho and Rajagopalan Srinivasan, “A scan cell architecture for inter-clock at-speed delay...
testing” 29th VLSI Test Symposium, Pages: 213 - 218, 2011.

[6] S. DasGupta, P. Goel, R. G. Walter, and T. W. Williams, “A variation of LSSD and its implications on design and test pattern generation in VLSI”, in Proc. Int. Test Conf., pp. 63–66, November 1982.

[7] Hiroshi Iwata, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara “Bipartite Full Scan Design: A DFT Method for Asynchronous Circuits”, 19th IEEE Asian Test Symposium, pp: 206 – 211, 2010.

[8] E. B. Eichelberger and T. W. Williams, “A logic design structure for LSI testability”, J. Des. Automat. Fault-Tolerant Computation, pp. 165-178, 1978.

[9] M. S. Abadir and M. A. Breuer, “A knowledge-based system for designing testable VLSI chips”, IEEE Design Test Computation, pp. 56-68, 1985.

[10] H. Ando, “Testing VLSI with random access scan”, in Proc. COMPCON, February 1980, pp. 50–52.

Author Profile

K. Ramini completed her B.Tech in Electronics and Communication Engineering from Geethanjali College of Engineering and Technology, Hyderabad, India in 2015. She is now pursuing her Master of Engineering (M.E) in Embedded Systems & VLSI Design at MVSR Engineering College, Hyderabad, India.

B. Bhavani currently working as Assistant Professor in MVSR Engineering College, Hyderabad. She obtained her B.E. degree from Andhra University, Visakhapatnam in 2003 and M.Tech in Embedded Systems from JNTUH in 2008. She has over 11 years of experience in teaching. She has published and presented papers in various International and National Conferences.