Several AES Variants under VHDL language
In FPGA

Sliman Arrag ¹, Abdellatif Hamdoun ², Abderrahim Tragha ³ and Salah eddine Khamlich ⁴

¹ Department of Electronics and treatment of information
UNIVERSITE HASSAN II MOHAMMEDIA, Casablanca, Morocco

² Department of Electronics and treatment of information
UNIVERSITE HASSAN II MOHAMMEDIA, Casablanca, Morocco

³ Department of computing and Mathematics
UNIVERSITE HASSAN II MOHAMMEDIA, Casablanca, Morocco

⁴ Department of Electronics and treatment of information
UNIVERSITE HASSAN II MOHAMMEDIA, Casablanca, Morocco

Abstract
This paper provides four different architectures for encrypting and decrypting 128 bit information via the AES. The encryption algorithm includes the Key Expansion module which generates Key for all iterations on the fly, Double AES two-key triple AES, AESX and AES-EXE. These architectures are implemented and studied in Altera Cyclone III and STRATIX Family devices.

Keywords: double AES, Triple AES, AESX, AES-exe, VHDL code.

1. Introduction
Data security becomes an important factor for a wide range of applications, including communication systems, wireless devices, and many other embedded applications [1-3] being the one taken into account by their hardware application and by their integration into the recent communication systems.

Several of the encryption algorithms have been developed [2-4]. Keeping pace with the changing technology security hackers, electronic eavesdropping and violation-emails were coming in the field with new techniques to attack the security devices [17], [19]. And to protect against any attack from the unusual source of useful information and their transmission, the standard encryption algorithm AES (Advanced Encryption standard), standard of a Federal Information Processing Standard is approved by National Institute of Standards and Technology [4], [7], [8], [11]. AES has 10 tower complex algebraic and matrix operations that provide high processing power and a delay in the encryption and decryption. That is why at the beginning of this work, the speed is considered a major problem is given on hardware-based execution. Field Programmable Gate Array based implementation is chosen in this work as a field Programmable gate arrays offer lower cost, flexibility and reasonable income as Application Specific Integrated Circuit implementation. researcher has proposed implementing the AES processor on the safety features of many FPGA files since early version of the FPGA on the market was weak capacity .Now other manufacturer FPGA input level. Recently the design of an AES processor using VHDL and implementation on FPGAs without sacrificing the security feature of the algorithm is reported [6]. Altera FPGA is another known for clients. Literature [10], [12], [13], [18], [20], [23], [24] describe design and implementation of AES processing in the FPGA.

2. AES ALGORITHM DESCRIPTION AND ANALYSIS
To comprehend the interior functioning of AES [5], [9] it appears discriminating to start with taking into consideration it in its entire (diagram block). The diverse operations will be retailed sequentially subsequently. On the other side exist are three other architectures AES algorithm (128, 192 & 256 bits), in consequence, all examples to come and illustrate the mechanisms will use a key size of 128 bits.

The Advanced Encryption Security algorithm is a symmetric block code. It is distinct for a block of 128 bits and key size of 128, 192 & 256 bits. After to the key size, these numbers of the AES are called AES_128, AES_192 and last AES_256. This article based on the implementation of AES 128, which is most frequently used AES diverse. On the other hand, the existing architecture can also be used for the other key sizes. The succeeding subsection describes the AES transformations, which are the structure blocks of AES encryption and decryption (fig. 1).
Algorithm AES can be cut in 3 blocks:

**Initial Round:** It is the first and simplest of the stages. It only counts one operation: Add--Round--Key.

Observation--number one: The inverse of this operation block is itself.

**N ROUNDS:** such as N gives the number of iterations. These numbers vary under the dimension of the key used. (128 bits use N=9 for 192 bits use N=11 and for 256 bits use N =13. This second stage is constituted of N iterations including each the four following operations: Sub--Bytes, Shift--Rows, Mix--Columns, and Add--RoundKey.

**Final Round:** This phase is nearly the same to one of the N iterations of the second stage. The only variation is that it doesn't consist of the operation Mix Columns.

### 2.1 ADDROUN-key

In this transformation, N key is added to the operational State by a simple bit wise XOR operation (that is a summation in Galois). Each around key consists of four words from the key size schedule procedure.

### 2.2 SubBytes

In this non-linear transformation every byte of the working State using a substitution table (Sbox) [3]. We used this Sbox, which is reversible, by composing two transformations [9]:

- A. Taking the multiplicative opposite in the finite field GF(28) by:
  \[
  m \left( x \right) = x^8 + x^4 + x^3 + x + 1 \quad (1)
  \]

- As irreducible polynomial; the element \{00\} is mapped on itself.

B. applies an affine (under GF (2) [1], [8]) transformation distinct by:

\[
\begin{align*}
  b_i' &= b_i \oplus b(i + 4) \oplus b(i + 5) \oplus b(i + 6) \oplus b(i + 7) \mod 8 \oplus c_i \\
\end{align*}
\]

- For \(0 \leq i < 8\), where \(b_i\) is the \(i\)-th bit of the byte and \(c_i \) is the \(i\)-th bit of an invariable byte \(c\) with the value \{63\}.

- Observation--number two: The function opposite named Inv_SubBytes consists in applying the identical function but this point in time while using Inv_SBox that is the opposite table of SBox.

### 2.3 ShiftRows

In this transformation, the bytes in the finishing three rows of the prepared State are cyclically shifted over diverse numbers of bytes. The first row, row” 0”, is not shifted. Row one of the operational State is left shifted by 1 byte place; row two is left shifted by two byte positions; row three is left shifted by three byte positions.

- Observation--number three: The inverse function of this Inv_ShiftRows operation consists in replacing the shift on the left on the right by a shift.

### 2.4 MixColumns

This transformation [9] operates on the operational State column-by-column, treating each column as a four-term polynomial over GF(28). These polynomials are multiplied with a unchanged polynomial \(a(x)\), precise in the standard.

```plaintext
| 02 | 03 | 01 | 01 |
| 01 | 02 | 03 | 01 |
| 01 | 01 | 02 | 03 |
| 03 | 01 | 01 | 02 |
```

**Result** \([1,1] = 02 \cdot D4 \text{ XOR } 03 \cdot BF \text{ XOR } 01 \cdot 5D \text{ XOR } 01 \cdot 30\)

- Observation--number four: The inverse function of this operation, InvMixColumns, based in multiplying the State_out matrix by the inverse of the stable matrix.

```plaintext
\[
\begin{pmatrix}
0E & 0B & 0D & 09 \\
09 & 0E & 0B & 0D \\
0D & 09 & 0E & 0B \\
0B & 0D & 09 & 0E \\
\end{pmatrix}
\]
```

**Fig. 3 Matrice of Multiplication inverse the Mixcolumn.**

### 3. Multiple Encryption: Several AES Variants

In this section, we give the descriptions of several AES variants that are designed such that we can have longer keys. These constructions use multiple encryptions to realize stronger security.
3.1 Double AES

Double AES is the simplest variant. In Double AES, we use two keys $K_1$ and $K_2$ and the ciphertext $C$ and plaintext $P$ are computed as follows (Fig. 4):

\[
C = E_{K_2}(E_{K_1}(P)) \\
P = D_{K_1}(D_{K_2}(C))
\]

3.2 Two-key Triple AES

In two-key triple AES, we do three times AES operations with two different keys. Note that triple AES is designed such that it becomes equivalent to single AES when $K_1$ is equal to $K_2$ for compatibility. In triple AES, we use two keys $K_1$ and $K_2$ and the ciphertext $C$ and plaintext $P$ are computed as follows (Fig. 5):

\[
C = E_{K_1}(D_{K_2}(E_{K_1}(P))) \\
P = D_{K_1}(E_{K_2}(D_{K_1}(C)))
\]

3.3 AESX

In AESX, we use three keys $K_1$, $K_2$, $K_3$ and the ciphertext $C$ and plaintext $P$ are computed as follows (Fig. 6):

\[
C = K_3 \oplus E_{K_2}(P \oplus K_1) \\
P = K_1 \oplus D_{K_2}(C \oplus K_3)
\]

3.4 AES-EXE

In AES-EXE, we use three keys $K_1$, $K_2$, $K_3$ and the ciphertext $C$ and plaintext $P$ are computed as follows (Fig. 7):

\[
C = E_{K_3}(K_2 \oplus E_{K_1}(P)) \\
P = D_{K_1}(K_2 \oplus D_{K_3}(C))
\]

4. IMPLEMENTATION OF SEVERAL AES VARIANTS (CIPHERING & DECRYPTING) IN FPGA

Implementation uses the VHDL programming language that currently is frequently a language used very conventional for FPGA [16].

To show that these changes give a better results in conditions of speed and area than the subsequent effort, we evaluate the encryption (decryption codes) based on the Several AES Variants. The comparison considered two criterions: speed and area utilization. The design was implemented on a Cyclone III (EP3C80F780C6 model) device.

The encryption block of aes_128, aesx and double_aes are represented in Figures (8, 9 and 10) where the main signals used by the implementation are shown.

The design and the software of the simulation is Quartus II.
The main goal of this hardware implementation is not speed, but the area & resource limitations of a specific target FPGA device, respectively Xilinx Stratix (model EP1S80B956C6) which is a low resource platform, namely: 79040 Total logic elements, 692 I/O buffers, 12 PLL, 22 DSP, 2 DLL, 16 Global Clock.

And also we use Circuit Cyclone III (EP3C80F780C6 model) which is a low resource: 81264 logical elements; 430 pin to in/out; Embedded Multiplier 9-bit elements 488; capacity of memory 2810880bits; 4PLL.

The main signals are: the clock of the system (CLK), the system reset (RST), signal of the load which load the key and given them and signal that permits to encode and to decipher given them. A summary of the occupied resources is presented in the comparative table. (Table 1)

Table 1: Comparative table between different implementation constitute AES algorithm

| Implementation | FPGA Device |
|----------------|-------------|
|                | Total pins | Total logic elements | Peak virtual memory Megabyte | Total registers | Total memory bits |
| Aes_128_arch1  | 387        | 75840               | 370                      | 128            | 0                |
| Aes-128_arch2  | 387        | 80829               | 582                      | 128            | 0                |
| Aes_128_arch3  | 387        | 75147               | 368                      | 128            | 0                |
| AESx_128       | 643        | 75270               | 401                      | 128            | 0                |
| Double_AES_128 | 515        | 149945              | 753                      | 128            | 0                |

Notes:
• Aes_128_arch1: Mixcolumn architecture the AES-128 based on the methods Mathematical application [14] [22].
• Aes_128_arch2: Mixcolumn architecture the AES-128 based on the methods Galois Multiplication lookup tables [15] [22].
• Aes_128_arch2: Mixcolumn architecture the AES-128 based on the methods Properties of the binary calculation [22].

The implementation uses the VHDL programming language, which nowadays is a well-established commonly used language for FPGAs. The design & simulation software is Xilinx ISE 10.1.

• According to the comparative table we can observe that with first construction of AES-128 of the setting in. implementation occupy more that (75840 slices) of the device, when the second need of the setting in. implementation about (80829 slices) of capacity total of the device, on the other hand the third architecture of AES-128 has need (75147 tranches) of the device.

In the fourth implementation AESx_128 (Mix column architecture the AESx_128 based on the methods Properties of the binary calculation) of the setting in. implementation roughly (75270 slices) of capacity total of the device. In fifth implementation double_AES_128 128 (Mix column architecture the double_AES_128 based on the methods Properties of the binary calculation), of the setting in. implementation occupies more that (149945 slices) of the device.

The first conclusion is that the third implementation (Mix column architecture the AES_128_arch3 based on the methods Properties of the binary calculation) bet in implementation is more efficient than architecture of the first and the second, about the number of occupation of resources of the device.

The second conclusion is that the two last implementation when the most reliable security (AESx_128 we use three key different, Double_AES_128 we use two different encryption key with encryption two times).

We find the firth Architecture bet in implementation is more efficient than architecture of the fifth, about the number of occupation of resources of the device.

5. SIMULATION & INTERPRETATION

The diagrams retailed of the simulation the processes for the setting in implementation AES_128 are presented below, in Figure (12 and 13). The length total of the process of the ciphering is (44s) and some decoding is (97s), otherwise simulation of AESx_128. Presented below, in figure (14 and 15). Encryption is the time to (61s) and some decoding (114s), and the end Double_AES_128 simulation presented below, in figure (16 and 17). The length total of the process of the ciphering is (121s) and some deciphering is (187s).

Figures 11,12,13,14,15 and 16: shows the simulation results of the encrypt and decrypt data(128 bits) by using three architectures different (Aes_128_architectures 1, 2 and 3),than first extension AESx_128 we using three keys different , than last extension double AES_128 when we use two keys different, in all this implementation and simulation we give 1bit e_d (to control the encryption and decryption e_d=1 Ciphering else Deciphering ), 128 bit plaintext (data that we need to encrypt) and 128 bit key (for each key used also to generate another keys), of course clock (clk) was used to synchronize the various blocks and rst representing the reset the given if equals 1, finally, we will have in 128 bit output (cyphertext).we use for our simulation QuartusII simulator

• Ciphering : (figure11)
\[ e_d:1 \]
\[ \text{Plaintext: hamdoun} \_\_\text{tragha} \]
\[ \text{Key: arragsliman} \_\_\text{miti} \]
\[ \text{cyphertext:} 8[139][195]S[189] :[190]P[206][221][153][132][205]bI* \]

Fig. 11 Simulation of the ciphering of AES-128.

- Deciphering :( figure 12)

\[ e_d:0 \]
\[ \text{plaintext:} 8[139][195]S[189] :[190]P[206][221][153][132][205]bI* \]
\[ \text{Key: arragsliman} \_\_\text{miti} \]
\[ \text{Cyphertext: hamdoun} \_\_\text{tragha} \]

Fig. 12 Simulation of the decoding of AES-128.

- Ciphering :( figure13 )

\[ e_d:1 \]
\[ \text{Plaintext: hamdoun} \_\_\text{tragha} \]
\[ \text{Key1: arragsliman} \_\_\text{miti} \]
\[ \text{Key2: Dr__ARRAG_SLIMAN} \]
\[ \text{Key3: DR_khamlichsalah} \]
\[ \text{Cyphertext:} [132][145]A1[22][203]PM[190]o&siLG \]

Fig. 13 Simulation of the ciphering of double_AES-128.

- Deciphering :( figure 14)

\[ e_d:0 \]
\[ \text{Plaintext:} [132][145]A1[22][203]PM[190]o&siLG \]
\[ \text{Key1: arragsliman} \_\_\text{miti} \]
\[ \text{Key2: Dr__ARRAG_SLIMAN} \]
\[ \text{Key3: DR_khamlichsalah} \]
\[ \text{Cyphertext: hamdoun} \_\_\text{tragha} \]

Fig. 14 Simulation of the decoding of double_AES-128.

- Ciphering :( figure15 )

\[ e_d:1 \]
\[ \text{Plaintext: hamdoun} \_\_\text{tragha} \]
\[ \text{Key1: arragsliman} \_\_\text{miti} \]
\[ \text{Key2: Dr__ARRAG_SLIMAN} \]
\[ \text{Cyphertext:} [4][129][229][224][203][25][154][H][248][211]z[(6)&L \]

Fig. 15 Simulation of the coding of double_AES_128

- Deciphering :( figure16 )

\[ e_d:0 \]
\[ \text{Plaintext:} [4][129][229][224][203][25][154][H][248][211]z[(6)&L \]
\[ \text{Key1: arragsliman} \_\_\text{miti} \]
\[ \text{Key2: Dr__ARRAG_SLIMAN} \]
\[ \text{Cyphertext:} hamdoun\_\_tragha \]

Fig. 16 Simulation of the decoding of double_AES_128.

*Fig. 11 Simulation of the ciphering of AES-128.*

*Fig. 12 Simulation of the decoding of AES-128.*

*Fig. 13 Simulation of the ciphering of AESx-128.*

*Fig. 14 Simulation of the decoding of AESx-128.*

*Fig. 15 Simulation of the coding of double_AES_128*

*Fig. 16 Simulation of the decoding of double_AES_128*
During our implementation, we met more than a few difficulties among which we declare:

- Separation in time of implementation between the ciphering and the decoding for the reason that of the configuration of various functions and we could remedy this difficulty by optimization of the code.

- The troubles of battery overflow caused by the working system, and we consider that it is preferable to work with machines of huge performances (RAM, speed of clock, cache memory).

- compute it binary in field of Galois notably the multiplication and the inverses of the matrixes.

- The description occasionally dark of the algorithm of RIJNDAEL (AES) and especially in the phase of decoding.

This method of cryptage is used in the domains commercial, industrial and financial and on an ever-increasing number of the PCs, its power on the market increases each day.

Note: during the simulation I used two different simulators, the first version is Quartus II 9.1 and the second is altered UP Simulator.

6. CONCLUSIONS

First conclusion: We showed a construction that we call AESx_128 and it’s variant to make double AES secure against the related-key and meet-in-the-middle attacks in practice and the construction is more secure compared with AES_128. Our construction is generic and applicable to any block cipher such as AES to have a longer key effectively. Considering the attacks on AESx_128, we gave the heuristic discussion about the security of the proposed scheme, but further investigation of the security of AESx_128 will be needed in the practical settings.

Second conclusion: our paper has presented a brief description of the FPGA Based Hardware Implementation of the Multiple Encryption algorithm AES, underlining the benefits of this modern design concept. An FPGA implementation of an encryption algorithm is a cryptographic module device in which the structure is software implemented. The FPGA implementations allow us to increase flexibility, lower costs, and reduce time to release enhanced cryptographic equipment, providing a satisfactory level of security for communication applications, or other electronic data transfer processes where security is needed.

7. POSSIBLE FUTURE WORK

Possible future work may include more optimizations to the program. Ranking at the top in the CPU SAMPLES profile, the Key Schedule algorithm seems to be taking most of the CPU counts. It’s likely that after analyzing the code to this algorithm, the running time of the program could be reduced even further.

Other optimizations might include the tables that are utilized in the rounds for faster encryption. Since all four tables are rotated versions of each other, it might be possible to combine them into just a single table Doing this will enable us to reduce the amount of space needed for the program. It is definitively possible to just use a single table, but that means extra rotation operations in the rounds.

REFERENCES

[1] N .Singh, G .Raj., “Security on bccp trough AES encryption technique”, Special Issue of INTERNATIONAL journal of engineering science & advanced technology (2250–3676) Jul-Aug 2012.
[2] Behrouz A.Forouzan “Cryptography and network security TATA-Mcgraw hill publication 2007 edition.
[3] Stallings W. “Cryptography and Network Security: Principles and Practices.” 4th ed. Pearson Education, Inc. pp. 63-173, 2006.
[4] “Advanced encryption standard (AES)”, Federal Information Processing Standards Publication (FIPS PUB) 197, National Institute of Standards and Technology (NIST), November, 2001.
[5] Olivier Frier ETR6 « Advanced Encryption System », école d’ingénieurs du Canton de Vaud, Mai 2004.
[6] Ashwini M. D, Mangesh S. D and Devendra N. K “.FPGA Implementation of AES Encryption and Decryption”, Proceeding of International Conference On Control, Automation, Communication And Energy Conservation - 2009.
[7] Daemen J. and Rijmen V., “Rijndael: The Advanced Encryption Standard”. Dr. Dobb’s Journal, March 2001.
[8] NIST, “DRAFT NIST Special Publication 800-131, Recommendation for the Transitioning of Cryptographic Algorithms and Key Sizes”, Federal Information Processing Standards Publication (FIPS PUB) 197, National Institute of Standards and Technology (NIST), January, 2010.
[9] J. Daemen and V. Rijmen, AES Proposal: Rijndael, AES Algorithm Submission, Sept. 3, 1999.
[10] Qin H., Nonmember, SASAO T. and IGUCHI Y..Members .“A Design of AES Encryption Circuit with 128 bit keys using Look-UP Table Ring on FPGA”.IEEE TRANS. INF. & SYST.,VOL.E89-D,NO.3 MARCH 2006.
[11] Rahman T., Pan S. and Zhang Q., “Design of a High Throughput 128-bit (Rijndael Block Cipher)”, Proceeding of International Multiconference of Engineers and computer scientists 2010 Vol II IMECS 2010, March 17-19,2010,Hongkong.
[12] Hodjat A. and Varbaunwhede L.,“A 21.54 Gbits Fully Pipelined AES Processor on FPGA”, IEEE Symposium on Field-Programmable Custom Computing Machines,April 2004.
[13] Jarvinen et al, “A fully pipelined memoryless 17.8 Gbps AES-128 encrypter”,International Symposium on Field Programmable Gate arrays,pp.207-215,2003.
[14] Sounak Samanta, “FPGA Implementation of AES Encryption and Decryption, B.E. III Yr, Electronics & Communication Engg, Sardar Vallabhbhai National Institute of Technology, Surat, 2007.
[15] P. Noo-intara, S. Chantarawong, and S. Choomchuay“Architectures for MixColumn Transform for the AES,” Proceeding of ICEP,2004.
[16] Mroczkowski P., “Implementation of the block cipher Rijndael using Altera FPGA”, May 2000.

[17] Eli Biham and Nathan Keller, Cryptanalysis of Reduced Variants of Rijndael, In Proceedings Of The Third Advanced Encryption Standard Conference. NIST, April 2000.

[18] Zambreno J., Nguyen D. and Choudhary A., “Exploring Area/Delay Tradeoffs in an AES FPGA Implementation”, FPL 2004, LNCS 3203, pp. 575–585, 2004.

[19] T. Jacobsen and L. R. Knudsen, The Interpolation Attack on Block Ciphers, Fast Software Encryption, LNCS 1267, E. Biham, Ed., Springer – Verlag, 1997, pp. 28 – 40.

[20] Kenny D., “Energy Efficiency Analysis and Implementation of AES on an FPGA”, University of Waterloo, 2008.

[21] Xiao S., Chen Y. and Luo P., “The Optimized Design of Rijndael Algorithm Based on SOPC”, International Conference on Information and Multimedia Technology, 2009.

[22] A. Sliman, H. Abdellatif, T. Abderrahim, K. Salah eddine, “Implementation of The Encryption algorithm AES under VHDL language In FPGA by using different architecture of mixcolumn,” unpublished, 2011.

[23] A. Abugharsa, A. Basari and H. Almangush, “A Novel Image Encryption using an Integration Technique of Blocks Rotation based on the Magic cube and the AES Algorithm”, IJCSI International Journal of Computer Science Issues, Vol. 9, Issue 4, No 1, July 2012.

[24] H.K. Reshma Ramesh and N. Nagarajan, “Fault Detection Scheme for AES Using Optimization for Mix Column”, IJCSI International Journal of Computer Science Issues, Vol. 9, Issue 4, No 3, July 2012.