Abstract

Neural micro-probing not only allows us to access the brain signals, it is also one of the key tools to achieve a better understanding of the fundamental mechanisms of the brain and nervous system. This knowledge is extremely essential to implement complex neural prosthetics. Considering the importance of the size, power consumption, and accuracy, in this Paper, a compact, low-power eight-channel implantable neural recording microsystem is presented. To this end, Time Division Multiplexing (TDM) method is used for multiplexing 8 input channels. Thus, only one Analog to Digital Converter (ADC) block is used, resulting in a small circuit size and low power consumption. Also, a new structure of Amplitude-Shift Keying (ASK) modulation technique with simple configuration and low power consumption is proposed and applied. This system is designed in TSMC 0.18 μm CMOS technology with 1.8 V power supply and simulated with HSPICE. The total power consumption of the system is measured to 2 mW. Neural signals recorded from auditory cortex of a guinea pig are used as the inputs of the eight channels of the system. Total RMS error between inputs and outputs caused by the system is 2.8%.

Keywords: ASK Modulation, Implantable Microsystems, Multichannel Neural Recording, Time Division Multiplexing

1. Introduction

Neural microprobes are among the most useful technologies to understand the fundamental mechanisms of the brain at a cellular level and are one of the key tools that are used by neuroscientists, nowadays. Accordingly, microelectrode arrays and multi-channel neural recording systems have been developed in recent years. Due to the large number of recording channels, these systems naturally produce a huge amount of data that should be transmitted out of the body to be further processed or analyzed. However, in order to increase the number of channels, circuits with higher speed and data rates are required. Spike detection methods are another approach to decrease the required data capacity while increasing the number of channels. However, in some applications, recording and transmitting detailed neural signals, is desirable, where low power circuits with high data rate are required. This is especially the case when wireless power transmission is desirable. Depending on the requirements, different methods of power supplying of the implantable micro-systems might be used, and each method has its own advantages and disadvantages. For instance, despite simplicity, power supplying by battery limits the system performance (due to the limited energy density and short lifetime of batteries). Rechargeable batteries also have large sizes and more importantly they are bio-incompatible. So, wireless power transferring was proposed and used. The most commonly-used method for wireless transfer of power and data to biomedical implantable devices...
microsystems is based on inductive coupling between two mutually-coupled coils: the primary coil, which is on the external side and transmits the Radio Frequency (RF) power, and the secondary coil which is on the implantable side and receives the RF energy. In implantable recording microsystems, size, power consumption and accuracy are important factors. Especially in multi-channel neural recording designing a microsystem with compact size and low power consumption is very challenging. In order to address these issues, in this paper an eight-channel implantable neural recording microsystem is designed in which TDM technique and power transferring via inductive link is used. A new ASK modulator with low power consumption is presented and used in the system that is suitable for power telemetry.

2. System Description

The block diagram of the proposed neural recording microsystem is depicted in Figure 1. All inputs of the channels are analog signals with a bandwidth less than 10 KHz. Thus, based on the Nyquist sampling theorem, the minimum sampling rate of each channel should be at least 20 KHz. Therefore, the clock frequency of the Analog Time Division Multiplexer (ATDM) is 160 KHz to be multiplexed between eight channels. Output signals of the TDM are then digitalized by a 10-bit Analog to Digital convertor (A/D). The pipeline outputs of the A/D are passed to the data packer block to packaging these data with five start bits and one parity bit. In this configuration, when the load signal goes high the data packer loads a Parallel-In Serial-Out shift register (PISO) and data packets are sent serially to the ASK modulator block with a 2.56 MHz clock. A 10 MHz clock frequency is selected for ASK modulator. It is worth mentioning that a clock signal with higher frequency for the demodulation of the received signal in the receiver side provides higher level of simplicity in the demodulation and also in achieving a more accurate output signal. However, an increase in the modulation frequency results in more power loss. So, medium frequency is applied to compromise between the accuracy and power consumption. Apparently, two clock frequencies are required for different sections of the system; one at 160 KHz and the other one at 2.56 MHz. These signals are generated in the clock generator block. This block also provides the load signal for the data packer when transmission of each packet is completed. Power supply for the system is provided with external setup and transfer to the implant part via inductive link.

3. Circuit Level Design of the multichannel Neural Recording System

In this section, circuit implementation of each block of the proposed system is presented. First, two general blocks are described; clock generator and power source. Then other blocks, namely the time division multiplexer, data packer, and ASK modulator blocks shown in Figure 1, are explained, respectively.

3.1 Clock Generator

As explained in the previous section, two different clock signals are required in the system. clk1 for ATDM and ADC, and CLK for data packer. clk1 is a 160 KHz pulse, while the frequency of CLK signal is 16 times greater than clk1, i.e. 2.56 MHz. Both of the clock signals should be non-overlapped with their complementary signals. Figures 2a, and 2b show the circuit implementation for generating both the CLK and clk1 and their non-overlapping complementary. The circuit shown in Figure 2c generates the load signal required for the data packer.
3.2 DC Power Source

In order to have a fully implantable system, power should be wirelessly transferred to the implanted part. So, as shown in Figure 3 the required power for all parts of the system is provided in external side (in AC) and is transferred to the implanted side via an inductive telemetric link ($L_{tank}$, $C_{tank}$). After receiving the power signal through the LC tank, it is rectified and regulated\(^9\). Capacitance $C_s$ eliminates the large ripples of the output signal of the rectifier, and at the output of the regulator an acceptable 1.8 VDC signal is achieved. In applications where a DC voltage with less ripple is required, the output of this circuit can be sent to $V_{GS}$ reference voltage regulator.

![Diagram of DC Power Source](image1)

Figure 2. (a,b) the circuit implementation for generating both clk and clkl and their non-overlapping complementary. (c) the load signal needed for data packer.

![Diagram of Circuits](image2)

Figure 3. (a) The block diagram of the DC power source and (b) the circuit of the voltage regulator.
3.3 Time Division Multiplexer

This block is an analog multiplexer that successively multiplexes between eight neural channels. The schematic of this block in circuit level is shown in Figure 4. The designed 8-channel ATDM is composed of a 3-bit counter, eight 4-input NAND gates and eight transmission gates. The outputs of a 3-bit counter are used as the selection inputs of the multiplexer to determine the output channel. As mentioned in the previous section the sampling rate of each channel should be at least 20 KHz. Therefore, the clock frequency of the ATDM, which is multiplexed between eight channels, is 160 KHz.

![Figure 4. Implementation of 8-channel ATDM by a 3-bit counter, NAND gates and transmission gates.](image-url)

3.4 Data Packer

Figure 5 depicts the circuit diagram of the data packer. In each cycle of the clk, a 10-bit digital word, which is produced by the ADC block, enters to the data packer. Each packet consists of 16-bit: five start bits, 10 data bits and a parity bit. When the load signal goes high, this packet is loaded to a parallel-in serial-out shift register and by each clock cycle, one shift occurs in PISO so that the data goes out serially. The serial output of the PISO is the inputs of the ASK modulator block.
3.5 ASK Modulator

ASK technique in modulator is more susceptible to noise and disturbances rather than FSK and PSK. This is because noise and disturbances directly affect the amplitude of the signal\cite{21}. Despite this disadvantage, ASK is a widely used modulation scheme due to its simple configuration and subsequently its low power consumption. These are important features in the design of implantable devices\cite{22-24}. Thus, an ASK modulator, which benefits from a simple circuit and low power consumption is used in this paper.

The supply voltage of the circuit is 1.8V. Thus, low-voltage level (logic 0) and high-voltage level (logic 1) of the ASK modulated signals should be taken values between ground (0 V) and 1.8 V. To this end, the ASK modulator shown in Figure 6 is proposed. In this circuit, signals osc and osc' are outputs of a ring oscillator. The amplitude of the ring oscillator’s outputs varies between 0 and 1.8V. A DC level shifter is used to reduce the peak amplitude of the osc, so that it oscillates with an amplitude of 1.1 V. Based on the value of the input data, either osc signal (i.e. 1.8 V) or its reduced amplitude (i.e. 1.1 V), is selected by complementary switches to appear at the output pin of the ASK modulator. With this procedure, ASK modulation is performed.

It is worth mentioning that, in order to further decrease the power consumption of the ASK circuit, another diode connected MOSFET can be added below M3 so that the low-voltage level (logic 0) of ASK modulation decreases to 0.7 V. This also results in an easier demodulation in receiver side.

![Figure 6. A circuit diagram for ASK modulator.](attachment:image.png)
4. Simulation Results

Different blocks of the microsystem are designed using TSMC 0.18μm CMOS. Each block is designed as a subcircuit and simulated separately. The simulations are carried out with Hspice software.

Figure 7 shows the output of the 1.8 V DC power supply. As it is seen, the ripple of the DC voltage is very small. The simulation results show a peak-to-peak voltage ripple of 2.1mV. One sample output waveform of ATDM is depicted in Figure 8. In order to test the block, eight DC voltages are used as the inputs of the eight channels. As it is seen in Figure 8. In each clock cycle one of the inputs is selected sequentially. Figure 9 is the serial output bits of the data packer under condition of constant inputs. These inputs are: 1.8, 1.8, 0, 0, 0, 1.8, 0, 0, 1.8, 0. So, as it is seen in Figure 9 the output packet consists of five start bits (equal to 1.8 V), inputs, and the parity bit. The output is checked based on multiple inputs and accuracy of this block is approved. Figure 10 shows the waveform of the modulated output of the ASK modulator block. In order to test this block a pulse signal is used. As it is seen, the pulse signal is modulated in two levels; 1.8 V and 1.1 V. The final outputs tested of the system is also shown in Figure 11. The simulation results approve the correct and accurate functionality of all the blocks. The microsystem is built with these blocks. The output waveform of the system, which is demodulated in Matlab and is compared with the input, shows the RMS error of 2.8%. The average power consumption of the system in Hspice simulation is 2mW. This is the total power that the entire blocks of the system take from DC power supply ($V_{DC}$).
5. Conclusion

This paper presents a low power multi-channel neural recording microsystem. The input signals of this system are eight neural recorded signals from auditory cortex of a guinea pig. The bandwidth of each channel is 10 KHz. Input channels are multiplexed by an ATDM with a 160 KHz clock signal (20 KHz sampling rate for each channel based on Nyquist theorem). A 10-bit pipeline A/D, a data packer for packaging the data in 16-bit and an ASK modulator for modulating the serial data are used. This implantable microsystem is designed using TSMC 0.18μm CMOS technology and simulated with HSpice. The total power consumption of the system is estimated to be 2 mW. Decreasing the level of the signal in the ASK modulator can result in even lower power consumption.

6. References

1. Yuce MR, Liu W, Chae MS, Kim JS. A wideband telemetry unit for multi-channel neural recording systems. IEEE International Conference on Ultra-Wideband, ICUWB; 2007 Sep 24-26. p. 612–17.
2. DeMichele G, Troyk P. Integrated multichannel wireless biotelemetry system. Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society; 2003.
3. Obeid I, Nicolelis MA, Wolf PD. A multichannel telemetry system for single unit neural recordings. Journal of Neuroscience Methods. 2004; 133(1):33–38.
4. Mohseni P, Najafi K. A battery-powered 8-channel wireless FM IC for biopotential recording applications. IEEE International Digest of Technical Papers. Solid-State Circuits Conference; 2005 10 Feb. p. 560–617.
5. Harrison RR, Watkins PT, Kier RJ, Lovejoy RO, Black DJ, Greger B, Solzbacher F. A low-power integrated circuit for a wireless 100-electrode neural recording system. IEEE Journal of Solid-State Circuits. 2007; 42(1):123–33.
6. O’Driscoll S, Meng T, Shenoy K, Kemere C. Neurons to silicon: Implantable prosthesis processor. International Solid State Circuits Conference - Digest of Technical Papers; San Francisco: CA; 2006 Feb. p. 2248–57.
7. Liu W, Sivaprakasam M, Wang G, Chae MS. A neural recording system for monitoring shark behavior. IEEE International Symposium on Circuits and Systems (ISCAS); 2006. p. 4123–26.
8. Gosselin B, Simard V, Roy J-F, Marrouche W, Dumortier C, Sawan M. Multichannel wireless cortical recording: circuits, system design and assembly challenges. IEEE International Workshop on Biomedical Circuits and Systems. 2004. p. SI.7.rNv-9–SI.7.rNv-12.
9. Lee T-G, Lee S-H. Design of wearable bio-patch system platform in human healthcare environment. Indian Journal of Science and Technology. 2015;8(17):1–7. doi: 10.17485/ijst/2015/v8i17/75179.
10. Sinha N, Ravi V. Implementation of health monitoring system using mixed environment. Indian Journal of Science and Technology. 2015; 8(20):1–7. doi:10.17485/ijst/2015/v8i20/77727.

11. Harrison RR. The design of integrated circuits to observe brain activity. Proceedings of the IEEE. 2008; 96(7):1203–16.

12. Sodagar AM, Perlin GE, Yao Y, Wise KD, Najafi K. An implantable microsystem for wireless multi-channel cortical recording. International Solid-State Sensors, Actuators and Microsystems Conference, TRANSDUCERS; 2007 Jun 10-14. p. 69–72.

13. Sodagar AM, Wise KD, Najafi K. A fully-integrated mixed-signal neural processing module for implantable multi-channel cortical recording. IEEE Biomedical Circuits and Systems Conference(BioCAS). 2006 Nov–Dec 29–1. p. 37–40.

14. Sodagar AM, Amiri P. Capacitive coupling for power and data telemetry to implantable biomedical microsystems. 4th International IEEE/EMBS Conference on Neural Engineering. 2009. p. 411–14.

15. Chestek C, Samsukha P, Tabib-Azar M, Harrison R, Chiel H, Garverick S. Wireless multi-channel sensor for neurodynamic studies. Proceedings of IEEE Sensors; 2004. p. 915–918.

16. Ghovanloo M, Najafi K. A high-rate frequency shift keying demodulator chip for wireless biomedical implants. International Symposium on Circuits and Systems (ISCAS). 2003; 5:V-45–V-48.

17. Hu Y, Sawan M. A fully-integrated low-power BPSK based wireless inductive link for implantable medical devices. 47th Midwest Symposium on Circuits and Systems (MWSCAS). 2004; 3:25–28.

18. Al-Mamun A, Ahmed N, Ahamed NU, Rahman SM, Ahmad B, Sundaraj K. Use of wireless sensor and microcontroller to develop water-level monitoring system. Indian Journal of Science and Technology. 2014; 7:1321–26.

19. Arx JA, Najafi K. A wireless single-chip telemetry-powered neural stimulation system. IEEE International Solid-State Circuits Conference, Digest of Technical Papers, ISSCC; San Francisco; 1999. p. 214–15.

20. Faruque S. Time Division Multiplexing (TDM), Radio Frequency Source Coding Made Easy. Springer; 2015. p. 62–5.

21. Yuan F. CMOS circuits for passive wireless microsystems: Springer Science & Business Media; 2010. p. 911–18.

22. Yu H, Bashirullah R. A low power ASK clock and data recovery circuit for wireless implantable electronics. IEEE Custom Integrated Circuits Conference (CICC); 2006. p. 249–52.

23. Hannan MA, Abbas SM, Samad SA, Hussain A. Modulation techniques for biomedical implanted devices and their challenges. Sensors. 2012; 12(1):297–319.

24. Mutashar S, Hannan M, Samad SA, Hussain A. Efficient data and power transfer for bio-implanted devices based on ASK modulation techniques. Journal of Mechanics in Medicine and Biology. 2012; 12(5):1–17.