Single Phase Transformer Less Inverter Using Fuzzy control with Charge Pump Circuit Concept for Grid-Tied PV Applications

Anil Tekale¹, Radharaman Saha², Pratik Ghutke³, Swapna God⁴

¹M. Tech Scholar, Integrated Power System, Department of Electrical Engineering, TGPCET, Nagpur, India.
²Head of Department, Electrical Engineering, TGPCET, Nagpur, India.
³Assistant Professor, Electrical Engineering, TGPCET, Nagpur, India.
⁴Assistant Professor, Electrical Engineering, HSBJVTs GOI, College of Engineering, India.

Abstract: This paper proposes a implementation of a single phase transformer less photovoltaic inverter for grid connect PV system. We are developing new topology to eliminate the leakage current in which concept of charge pump circuit is introduced. In this paper, for controlling purpose we are utilizing Fuzzy Logic Controller. The neutral of the grid is directly connected to the negative polarity of the PV panel that creates a constant common mode voltage and zero leakage current. During the negative cycle, the charge pump circuit generates the negative output voltage of the proposed inverter. Therefore, according to the proportional resonant control strategy is used to control the injected current. There are various advantages of the proposed inverter they are the neutral of the grid is directly connected to the negative terminal of the PV panel, so the leakage current is eliminated, its compact size; low cost; the used dc voltage of the proposed inverter is the same as the full-bridge inverter (unlike neutral point clamped (NPC), active NPC, and half-bridge inverters); flexible grounding configuration; capability of reactive power flow; and high efficiency. By using simulation result we can verify the concept of the proposed inverter and its practical application in grid-tied PV systems.

Keywords: Grid-tied inverter, Charge Pump Circuit, Transformer Less Inverter, Leakage Current Elimination, Fuzzy Logic Control.

I. INTRODUCTION

Over the last two decades, the photovoltaic (PV) power systems have become very popular among the renewable energy sources, because they generate electricity with no moving parts, operate quietly with no emissions, and require little maintenance.[1], [2]. Distributed grid-connected PVs are playing an increasingly role as an integral part of the electrical grid. However, due to the large stray capacitors between the PV panels and the ground, PV systems suffer from a high common mode (CM) current, which reduces the system efficiency and may cause safety issues like electric shock. In order to eliminate the leakage currents, transformers are commonly used in the PV system to provide galvanic isolation. However, it possesses undesirable properties including large size, high cost, and weight with additional losses. Thus, eliminating the transformer is a great benefit to further improve the overall system efficiency, reduce the size, and weight.

This project introduces a new transformer less inverter based on charge pump circuit concept, which eliminates the leakage current of the grid-connected PV systems using a unipolar sinusoidal pulse width modulation (SPWM) technique. In this solution, the neutral of the grid is directly connected to the negative terminal of the charge pump circuit, so the voltage across the parasitic capacitor is connected to zero and the leakage current will be eliminating. The charge pump circuit is implemented to generate negative output voltage. There is not any limitation on the modulation strategy of the proposed inverter because the leakage current is eliminated by the circuit topology. The proposed topology consists of only four power switches, so the cost of the semiconductors is reduced and the power quality is improved by three-level output voltage in order to reduce the output current ripple. During operation of the proposed inverter, the current flows through two switches; thus, the conduction loss is also lower. The used dc voltage of the proposed inverter is the same as the FB inverter (unlike NPC, ANPC, and half-bridge (HB) inverters) [3]. And many other topologies such as H5, H6, and highly efficient and reliable inverter concept (HERIC) were proposed to reduce the leakage current with disconnecting of the grid from the PV during the freewheeling modes [4]. The proposed inverter is capable of delivering reactive power into grid too.
Fig. 1 illustrates a single-phase grid-tied transformer less inverter with CM current path, where P and N are the positive and negative terminals of the PV, respectively. The leakage current \( i_{\text{leakage}} \) flows through a parasitic capacitor \( C_P \) between the filters \( L_1 \) and \( L_2 \), the inverter, grid, and ground impedance \( z_g \). This leakage current may cause safety problems, reduce the quality of injection current to the grid, as well as decrease the system efficiency [5].

![Fig. 1. Block diagram of a single-phase grid-connected transformer less inverter with a leakage current path.](image)

In order to eliminate the leakage current, the CM voltage (CMV) \( V_{\text{cm}} \) must be kept constant during all operation modes according to [6]. The \( V_{\text{cm}} \) with two filter inductors \( (L_1, L_2) \) is calculated as follows:

\[
V_{\text{cm}} = \frac{V_{A_0} + V_{B_0}}{2} + \frac{(V_{A_0} - V_{B_0})(L_1 - L_2)}{2(L_1 + L_2)} \tag{1}
\]

Where, \( V_{A_0} \) and \( V_{B_0} \) are the voltage differences between the midpoints A and B of the inverter to the dc bus minus terminal N, respectively. If \( L_1 = L_2 \) (asymmetrical inductor), \( V_{\text{cm}} \) is calculated according to (1) and the leakage current appears due to a varying CMV. If \( L_1 = L_2 \) (symmetrical inductor), \( V_{\text{cm}} \) is simplified to

\[
V_{\text{cm}} = \frac{V_{A_0} + V_{B_0}}{2} = \text{Constant} \tag{2}
\]

In this state, the CMV is constant and the leakage current is eliminated. In some structures such as the virtual dc-bus inverter [7] and NPC inverter, one of the filter inductors is zero and only one filter inductor is used. In this state, after simplification of \( V_{\text{cm}} \), it will have a constant value according to (3) and the leakage current will be eliminated

\[
V_{\text{cm}} = \frac{V_{A_0} + V_{B_0}}{2} - \frac{(V_{A_0} - V_{B_0})}{2} = \text{Constant} \left( L_1 = 0 \right) \tag{3}
\]

Then,

\[
V_{\text{cm}} = \frac{V_{A_0} + V_{B_0}}{2} - \frac{(V_{A_0} - V_{B_0})}{2} = \text{Constant} \left( L_1 = 0 \right) \tag{3}
\]

As shown in Fig. 2, there are various transformer less grid connected inverters based on the FB inverter in the literature to overcome these problems. The H5 inverter that is a FB-based inverter topology, compared to the conventional FB inverter, needs one additional switch (S5) on the dc side to decouple the dc side from the grid as shown in Fig. 2(a).
As shown in Fig. 2(b), the HERIC topology needs two extra switches on the ac side to decouple the ac side from the PV module in the zero stage. HERIC combines the merits of unipolar and bipolar modulation.

![Diagram of HERIC topology](image)

Another solution to eliminate the leakage current is the direct connection of the negative PV terminal to the neutral point of the grid, such as the virtual dc-bus inverter and the unusual topology, as shown in Fig. 2(c), the virtual dc-bus inverter is composed of five insulated-gate bipolar transistors (IGBTs), two capacitors, and one filter inductor Lf.

![Diagram of virtual dc-bus inverter](image)

The virtual dc-bus generates the negative output voltage. The main drawback of this topology is that there is no path to charge the capacitor C2 during the negative cycle and this will cause a high output total harmonic distortion (THD). The topology presented, which is shown in Fig. 2(d), has a common ground with the grid.

![Diagram of CM inverter](image)

Fig. 2. Single-phase grid-tied transformer less PV inverter topologies: (a) H5 inverter, (b) HERIC inverter, (c) virtual dc-bus inverter and (d) CM inverter proposed

The number of semiconductors used in this topology is low. However, the output voltage of this inverter is only two levels including positive and negative voltages without creating the zero voltage, which requires a large output inductor L2 and a filter. The inductor medium-type inverter also called “Karschny” is another topology that is derived from the buck-boost topology.

This paper introduces a new transformer less inverter based on charge pump circuit concept, which eliminates the leakage current of the grid-connected PV systems using a unipolar sinusoidal pulse width modulation (SPWM) technique. The proposed topology consists of only four power switches, so the cost of the semiconductors is reduced and the power quality is improved by three-level output voltage in order to reduce the output current ripple.
II. PROPOSED TOPOLOGY AND MODULATION STRATEGY

A. Charge Pump Circuit Concept

The concept of a simple charge pump circuit to be used in the proposed topology to generate the inverter negative output voltage is shown in Fig. 3. The circuit consists of two diodes (D₁, D₂) and two capacitors (C₁, C₂). The capacitor C₁ is used to couple the voltage point of A to the node D. Two Schottky diodes D₁ and D₂ are used to pump the output voltage.

In steady state, the output voltage of the negative charge pump circuit ($v_{Cn}$) can be derived by

$$v_{Cn} = -V_{dc} + V_{cut-in-D1} - D_1 + V_{cut-in-D2} - D_2$$  \hspace{1cm} (4)

Where,

- $V_{dc}$ is the input voltage,
- $V_{cut-in-D1}$ and $V_{cut-in-D2}$ are the cut-in voltages of the diodes D₁ and D₂, respectively. For high power applications, these values can be negligible.

![Fig. 3. Schematic diagram of the proposed inverter including the charge pump circuit.](image)

The above principle is integrated into the proposed inverter by using additional switching devices. In summary, the charge pump circuit in the transformer less inverter has the following characteristics for grid-tied applications.

1) This circuit has a common line with the negative terminal of the input dc voltage and the neutral point of the grid that causes the leakage current to be eliminated.

2) The charge pump circuit has no active device and it has a lower cost for grid-tied applications.

B. Proposed Methodology

As shown in Fig. 4, the proposed topology consists of four power switches (S₁ – S₄), two diodes (D₁, D₂), two capacitors (C₁, C₂) based on the charge pump circuit as described in Section 2.1.

![Fig. 4. Proposed single-phase transformer less grid-connected inverter](image)

This new topology is modulated using simple SPWM. Fig. 5 shows the gate drive signals for the proposed inverter under the current lagging condition. According to the direction of the inverter output voltage and output current, the operation of the proposed inverter is divided in four regions as shown in Fig. 6.
1) **Region I:** The inverter output voltage and the output current are positive; energy is transferred from dc side to grid side as shown in Fig. 6(a).

2) **Region II:** The inverter output voltage is negative and the output current is positive; energy is transferred from grid side to dc link as shown in Fig. 6(c).
3) Region III: the inverter output voltage and the output current are negative; energy is transferred from dc link to grid side as shown in Fig. 6(e).

4) Region IV: the inverter output voltage is positive and the output current is negative; energy is transferred from grid side to dc side as shown in Fig. 6(g)

When the switches $S_1$ and $S_2$ are ON, the output voltage of the inverter ($v_{An}$) will be $+V_{dc}$ (positive state) as shown in Fig. 6(a) and (g). During this time interval, diode $D_1$ is reverse biased and $D_2$ is ON, so the capacitor $C_1$ is charged through diode $D_2$ and the voltage across the capacitor $C_2$ maintains to be constant. In this state, when the switches $S_2$ and $S_3$ are ON, $v_{An}$ will be 0 (zero state) as shown in Fig. 6(b) and (h).
In the regions II and III, the negative and zero voltage levels are produced. Fig. 6 (c) and (e) shows the equivalent circuit that S4 and S1 are ON. The negative voltage is generated, when switch S4 is turned ON and the voltage across the capacitor C2 appears at the inverter output voltage (vAn = −Vdc) (negative state). The voltage across the capacitor C1 can be kept constant in this state by the modulation strategy. In this period, the circuit operation of the zero state is similar to the zero state of positive half-period of the grid as shown in Fig. 6 (b) and (h). In this case, the charging time constant of capacitor C2 (τC2) can be expressed as follows:

\[ τC2 = \frac{RC1}{C1} \quad (5) \]

The current through capacitors (i_{\text{capacitors}}) is calculated by

\[ i_{\text{capacitors}} = \frac{VC1 - VC2}{τC2} \quad (6) \]

According to (5), the charging time constant of C2 is larger than its natural discharging time constant and VC1− VC2 has a very small value in steady state.

III. ANALYSIS OF THE PROPOSED TOPOLOGY

A. Current Stress Analysis and Capacitor Design

In this section, current stress analysis of the proposed topology has been presented. As capacitor C1 is charged through switch S1 and capacitor C2 is charged through switch S3, the maximum value of the current stress occurs on the switches S1 & S3. Simulation results of the current in the switches S1 & S3 for an output power of 500 W are shown in Fig. 7. The selected parameters of the simulations are the same as the simulation 500 W prototype. These parameters are listed in Table IV. The maximum value of the current in these switches occurs at the negative state in simulation results as shown in Fig. 7. In the negative half-period of the grid, the circuit shifts between the negative and zero states. During the negative state, the capacitor C1 is charged by the capacitor Cb, while the capacitor C2 is discharged by the grid.

![Diagram](image-url)

Fig :6 Operational stages of the proposed inverter during (a), (b) region I, (c), (d) region II, (e), (f) Region III and (g), (h) region IV
(a) vAn= +Vdc, ig>0. (b) vAn=0, ig>0. (c) vAn=−Vdc, ig>0.
(d) vAn=0, ig>0. (e) vAn=−Vdc, ig<0. (f) vAn=0, ig<0.
(g) vAn= +Vdc, ig<0. (h) vAn=0, ig<0.

Fig :7 Simulations of the current of switches: (a) grid current (i_g) [1 A/div], (b) (i_{s1}) [2 A/div], (c) (i_{s3}) [2 A/div].
Therefore, the voltage difference between the capacitors $C_1$ and $C_B$ as well as the capacitors $C_1$ and $C_2$ is decreased. The equivalent circuits of the zero and negative states of the proposed topology for the current stress analysis are shown in Fig. 8(a) and (b), respectively. According to the electric circuit theory, the grid voltage in series with a grid-side inductor ($L_g$) can be equivalent with the current source ($i_g$) as shown in Fig. 8.

**Fig. 8.** Equivalent circuit of the proposed converter during (a) zero state and (b) negative state

According to Fig. 8(a), at the zero state

$$\frac{dv_{diff,1}}{dt} = \frac{v_{diff,1} - R_e i_e}{(R_{e1} + R_{e2})C_1}$$  \hspace{1cm} (7)

$$\frac{dv_{diff,2}}{dt} = \frac{i_p}{C_B} - \frac{v_{diff,1} - R_e i_e}{(R_{e1} + R_{e2})C_1}$$  \hspace{1cm} (8)

According to Fig. 8(b), at the zero state

$$\frac{dv_{diff,1}}{dt} = \frac{R_{CB}i_p + dv_{diff,2}}{(R_{CB} + R_{e2})C_1} + \frac{i_g}{C_2}$$  \hspace{1cm} (9)

$$\frac{dv_{diff,2}}{dt} = \frac{dv_{diff,1} - V_{diff,1}}{C_B + \frac{R_{e2}C_2}{R_{e2}C_2}}$$  \hspace{1cm} (10)

Where in (8) - (11), $R_{e2}$ and $C_{e2}$ will be as follows:

$$R_{e2} = R_{D2} + R_{C1} + R_{CB}, C_{e2} = \frac{C_B C_{CB}}{C_1 + C_B}$$  \hspace{1cm} (11)

By using the averaging method at the switching cycle $T_s$, and linearizing (8) – (11), the average value of $i_{S1}$ and $i_{S3}$ at the negative and zero states is equal to (13) and (14), respectively:

$$\frac{dv_{diff,1}}{dt} = (1+s(t)) \left( \frac{v_{diff,1} - R_e i_e}{(R_{e1} + R_{e2})C_1} - s(t) \left( \frac{R_{CB}i_p + dv_{diff,2}}{(R_{CB} + R_{e2})C_1} + i_g \right) C_2 \right)$$  \hspace{1cm} (12)

$$\frac{dv_{diff,2}}{dt} = (1+s(t)) \left( \frac{dv_{diff,1} - V_{diff,1}}{C_B} - s(t) \left( \frac{i_p}{C_B} - \frac{v_{diff,1} - R_e i_e}{(R_{e1} + R_{e2})C_1} \right) C_2 \right)$$

where $s(t)$ denotes the switching state function given as follows:
\[ s(t) = \begin{cases} 
1 & \text{when the circuit is at positive state} \\
0 & \text{when the circuit is at zero state} \\
-1 & \text{when the circuit is at negative state} 
\end{cases} \]

The average current of \( i_{S1} \) and \( i_{S3} \) during \( T_s \) can be found as follows:

\[ \langle i_{S1} \rangle T_2 = \frac{v_{diff,s} T_s}{R_{e1} + R_{e3}} \]

(13)

\[ \langle i_{S1} \rangle T_2 = \frac{v_{diff,s} T_s}{R_{e2}} \]

(14)

The simulation results of the current flowing through the switches S1 and S3 for the output power 500 W are shown in Fig. 7. The value of the current that passes through S1 and S3 to reach to its maximum at the negative state is shown in this figure too. At the negative state,

\[ \langle i_{S1, max} \rangle = \frac{1}{2} \left( \frac{C_1}{C_1 + C_2} + 1 \right) \left( \frac{ML_2}{1-M} + \frac{T_s}{R_e C_1} \right) \]

(15)

\[ \langle i_{S3, max} \rangle = \frac{1}{2} \left( \frac{C_1}{C_1 + C_2} + 1 \right) \left( \frac{ML_2}{1-M} + \frac{T_s}{R_e C_2} \right) \]

(16)

Equations (22) and (23) indicate that the values of \( C_1/(C_1 + C_2) \) and \( C_1/(C_1 + C_B) \) should be calculated small enough, and the values of the \( R_e C_1 \) and \( R_e C_2 \) should be smaller than the switching period in order to minimize the current stress on the switches. These values can be limited by a small resistor or a small inductor between the capacitors if needed. The relationship between the voltage and current passing through the capacitors is calculated by

\[ i_c = C \frac{\Delta V_r}{\Delta t} \]

(17)

The required capacitance of C1 and CB for the proposed inverter can be derived by equalling the capacitor power magnitude to the grid power ripple magnitude. The capacitance C1 and CB can be calculated as follows:

\[ C_1 \text{ or } B = \frac{I_{C1 \text{ max}}} {\wedge (V_r V_n)} \]

(18)

where \( I_{C1 \text{ max}} \) and \( I_{CB \text{ max}} \) are the maximum current that passes through the capacitors \( C_1 \) and \( C_B \), respectively. \( \wedge V_r \), \( V_n \), and \( f \) are the capacitor voltage ripple magnitude, nominal voltage on the capacitor, and the frequency during maximum current, respectively.

B. Conduction and Switching Losses of Power Devices

During the positive power cycle, the grid current flows through switches S1 and S2 and the capacitor C1 is charged through diode D2 at the positive state as shown in Fig. 6(a) and (g). The capacitor C1 is charged through diode D3 and switch S1 at the negative state as shown in Fig. 6(c) and (e). The voltage drop of the power devices can be derived by

MOSFET: \[ v_{DS} (t) = i(t) R_{DS} \]

(19)

Diode: \[ v_{AK} (t) = V_f + i(t) R_{AK} \]

(20)

where \( V_{DS} \) is the drain source voltage drop of the MOSFET, \( R_{DS} \) is the drain source resistance of the MOSFET during on the state operation, \( V_{AK} \) is the anode cathode voltage drop of the diode, \( V_f \) is the equivalent voltage drop under zero current condition of the diode, \( R_{AK} \) is the anode cathode resistance of the diode during the on state, and \( i(t) \) is the grid current. The average value of the conduction losses of the MOSFET switch (PMOSFET Cond) during half of the fundamental period is calculated by

\[ P_{\text{MOSFET, Cond}} = \frac{1}{\pi} \int_0^\pi V_{DS} (t) i(t) d_{\text{MOSFET}} (t) \]

(21)
The average value of the conduction loss in the diode ($P_{Diode\_Cond}$) during the on state mode is calculated by:

$$P_{Diode\_Cond} = \frac{1}{\pi} \int_0^\pi V_{di} (t) d_{Diodes}(t) d\omega t$$

$$= \frac{1}{\pi} \int_0^\pi V_{di} (t) R_{di} i(t) d_{Diodes}(t) d\omega t$$  \hspace{1cm} (22)

The device manufacturer and circuit parameters for efficiency evaluation of proposed inverter are listed in Table II. The switching losses of the MOSFET switch can be found as follows:

$$P_{\text{MOSFET\_SW}} = f_{SW} E_{OSS} V_F $$  \hspace{1cm} (23)

where $E_{OSS}$ is the stored energy that can be achieved from the datasheet that is equal to 45 $\mu$J. The total switching losses of the switches in the proposed inverter can be derived as follows:

$$P_{\text{Total\_SW}} = 4 f_{SW} E_{OSS} V_F = 3.46 W $$  \hspace{1cm} (24)

### C. Conduction Losses in the Capacitors

The ESR of the capacitors of the proposed inverter is achieved from aluminium electrolyte capacitor datasheets and it is divided into two parts. The second part of the conduction losses is related to the inrush current during the charging of the capacitors. These losses can be defined as follows:

$$P_{\text{CAP\_Cond\_1}} = \frac{2(R_{C1} + R_{CB})}{\pi} \int_0^\pi d_c(t) i_{C1}^2(t) d\omega t $$  \hspace{1cm} (25)

$$P_{\text{CAP\_Cond\_2}} = \frac{2(R_{C1} + R_{CB})}{\pi} \int_0^\pi d_c(t) i_{C2}^2(t) d\omega t $$  \hspace{1cm} (26)

where $d_c(t)$ is the duty ratio of the capacitor.
D. Control Scheme

The control strategy of the proposed grid-tied single-phase inverter is shown in Fig. 9. It contains two cascaded loops [21]: the first loop is an inner control loop, which has the responsibilities to generate a sinusoidal current and the outer control loop is implemented for the current reference generation, where the power is controlled. The transfer function of this controller can be found as follows:

\[ G_{PR(s)} = \frac{K_p + \frac{2K_r}{s^2 + \omega^2}}{s} \]  

(27)

where \( k_p \) is the proportional gain, \( k_r \) is the fundamental resonant gain, and \( \omega \) is the resonant frequency. According to the single-phase PQ theory the current reference can be produced by regulating the active and reactive powers. The active power (P) and reactive power (Q) for the proposed topology can be calculated by

\[ P = \frac{v_{g\alpha}i_{g\alpha} + v_{g\beta}i_{g\beta}}{2} \]
\[ Q = \frac{v_{g\alpha}i_{g\beta} - v_{g\beta}i_{g\alpha}}{2} \]  

(28)

where \( v_{g\alpha}, v_{g\beta}, i_{g\alpha}, \) and \( i_{g\beta} \) are the \( \alpha \) and \( \beta \) components of grid voltage and current, respectively. The active power and reactive power references (\( P^* \) and \( Q^* \)) can be tuned by the operators \{R–3\} or in the control unit, when the MPPT control is activated. If PI controllers are used for power regulations, the grid current reference (\( i_{g-ref} \)) can be derived as follows [24]:

\[ i_{g-ref} = \frac{1}{V_{g\alpha}^2 - V_{g\beta}^2} \left[ v_{g\alpha} V_{g\beta} \right] \left( \frac{G_p(s) (P - P^*)}{G_q(s) (Q - Q^*)} \right) \]  

(29)

where \( G_p(s) \) and \( G_q(s) \) are the PI controllers for active power and reactive power, respectively. The LCL filter is adopted as the grid interfaced filter in this proposed topology. High output current quality in the proposed inverter can be obtained if the output filter is configured correctly. The inverter-side inductor (\( L_i \)) value is calculated by considering 10–20% of the ripple on the output current, which is given by

\[ L_i = \frac{\left( V_{dc} - V_{in} \right) M \sin \omega t}{f_{sw} \Delta i_{L}} \]  

(30)

where \( f_{sw} \) is the switching frequency and \( \Delta i_L \) represents the peak-to-peak ripple current on the \( L_i \). The inverter output volt age (\( V_{in} \)) can be calculated as follows:

\[ V_{in} = MV_{dc} \sin \omega t \]  

(31)

By replacing (39) with (38) and simplifying it, we have
\[ L_f = \frac{(V_{dc})(RF)}{f_{sw}\Delta i_L} \]  

where RF is the ripple current and can be calculated from

\[ RF = M \sin \omega t - M^2 \sin^2 \omega t \]  

The maximum achievable value of modulation index (M) is RF_{max} = 0.25 \cite{26}. The maximum value of the filter capacitor is calculated by (42), limiting to be less than 5% of the nominal value \cite{27}

\[ C_{F, max} = \frac{0.05P_n}{2\pi fV_{rms}} \]  

where P_n is the nominal power, V_{rms} denotes the root mean square (RMS) grid voltage, and f presents the grid frequency. There is a relation between the inverter-side inductor (L_i) and the grid side (L_g). This value is determined with the ratio between the ripple attenuation (r) as described in \cite{28}

\[ L_g = rL_i \]  

IV. FUZZY LOGIC CONTROLLER

In FLC, basic control action is determined by a set of linguistic rules. These rules are determined by the system. Since the numerical variables are converted into linguistic variables, mathematical modelling of the system is not required in FC. The FLC comprises of three parts: Fuzzification, interference engine and Defuzzification. The FC is characterized as

1) Seven fuzzy sets for each input and output.

2) Triangular membership functions for simplicity.

3) Fuzzification using continuous universe of discourse.

4) Implication using Mamdani’s ‘min’ operator.

5) Defuzzification using the height method.

Table III: Fuzzy Rules

| \( e \) | NB | NM | NS | ZE | PS | PM | PB |
| ------- |----|----|----|----|----|----|----|
| NB     | NB | NB | NB | NB | NB | NS | ZE |   |
| NM     | NB | NB | NB | NM | NS | ZE | PS |   |
| NS     | NB | NB | NM | NS | ZE | PS | PM |   |
| ZE     | NB | NM | NS | ZE | PS | PM | PB |   |
| PS     | NM | NS | ZE | PS | PM | PB | PB |   |
| PM     | NS | ZE | PS | PM | PB | PB | PB |   |
| PB     | ZE | PS | PM | PB | PB | PB | PB |   |

a) **Fuzzification:** Membership function values are assigned to the linguistic variables, using seven fuzzy subsets: NB (Negative Big), NM (Negative Medium), NS (Negative Small), ZE (Zero), PS (Positive Small), PM (Positive Medium), and PB (Positive Big). The input error for the FLC is given as
\[
E(k) = \frac{P_{ph}(k)-P_{ph}(k-1)}{V_{ph}(k)-V_{ph}(k-1)} \quad (36)
\]

\[
CE(k) = E(k) - E(k-1) \quad (37)
\]

b) **Inference Method:** Several composition methods such as Max–Min and Max-Dot have been proposed in the literature. In this paper Min method is used. The output membership function of each rule is given by the minimum operator and maximum operator. Table 1 shows rule base of the FLC.

c) **Defuzzification:** As a plant usually requires a non-fuzzy value of control, a Defuzzification stage is needed. To compute the output of the FLC, “height” method is used and the FLC output modifies the control output. Further, the output of FLC controls the switch in the inverter.

To achieve this, the membership functions of FC are:

i) Error

ii) Change in error

iii) Output

The set of FC rules are derived from

\[
u = -\left[ \alpha E = (1-\alpha) \ast C \right] \quad (38)
\]

Where \( \alpha \) is self-adjustable factor which can regulate the whole operation. \( E \) is the error of the system; \( C \) is control variable.
V. SIMULATION RESULTS

In fig 14 the proposed grid connected inverter has been presented. The simulation results of the proposed grid-connected inverter operation are presented in Fig 15.

![Simulation block diagram](image)

**Fig. 14. simulation block diagram of proposed single-phase transformer less grid-connected inverter**

From Fig. 15, it is clear that the output current and voltage of the proposed inverter are highly sinusoidal with low harmonic distortion due to the three-level inherency of the output voltage. The current harmonic distribution is demonstrated in Fig. 10.

**Table IV Parameters for the 500 W Prototype**

| Parameter                        | Value          | Parameter                        | Value          |
|----------------------------------|----------------|----------------------------------|----------------|
| Power rating ($P$)               | 500 W          | Capacitance ($C_1$)              | 220 $\mu$F, 500 V |
| Input voltage ($V_{ac}$)         | 400V           | Capacitance ($C_2$)              | 330 $\mu$F, 500 V |
| Output voltage ($V_{out}$)       | 220 V (RMS)    | L filter ($L_f$)                 | 4 mH           |
| Input capacitor ($C_R$)          | 470 $\mu$F, 500 V | C filter ($C_f$)               | 2.2 $\mu$F   |
| Power switches                   | C2M0080120D, SiC | $L_q$                            | 2 mH           |
| MOSFET                           |                | Diodes ($D_1$, $D_2$)            | C3D10060A      |
|                                 |                | Schottky Diode                   | Switching frequency ($f_s$) | 24 kHz |

**Fig. 15 Simulation results of the proposed topology (a) Grid Voltage (b) Grid Current (c) Inverter Voltage**
It is clear that the pulse duration of the output voltage ($v_{\text{out}}$) is in agreement with the switching frequency. The voltage stress of the capacitors and diodes is shown in Fig. 16.

![Fig. 16 Simulation results of the capacitor and diode voltages (a) Capacitor Voltage (b) Diode Voltage](image)

Simulation results for drain source voltage of switches are shown in Fig. 17.

![Fig. 17 Simulation results of the Switches (a) $V_{s1}$ (b) $V_{s2}$ (c) $V_{s3}$ (d)$V_{s4}$](image)

VI. CONCLUSION

In this paper we are implementing a new single-phase transformer less inverter for a grid-tied PV system using a charge pump circuit concept with the fuzzy controller. Therefore, the main concept of the proposed system is to generate the negative output voltages which have been developed in this proposed inverter. Here we are using the fuzzy logic controller for the better performance because the fuzzy controller is the most suitable for the human decision-making mechanism, providing the operation of an electronic system with decisions of experts. Therefore, we are developing the proposed topology which is similar to the neutral line in the grid; therefore, the leakage current will be suppressed and the transformer is eliminated. Moreover, the proposed topologies have the capability to deliver the required reactive power into the grid. Therefore, the proposed topology is used to realize the minimum number of components and higher power density can be achieved with lower design cost. By using the simulation result we can verify the proposed system.

REFERENCES

[1] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, “A review of single-phase grid connected inverters for photovoltaic modules,” IEEE Trans. Ind. Electron., vol. 41, no. 5, pp. 1292–1306, Sep./Oct. 2005.
[2] X. Guo, R. He, J. Jian, Z. Lu, X. Sun, and J. M. Guerrero, “Leakage current elimination of four-leg inverter for transformer less three-phase PV systems,” IEEE Trans. Power Electron., vol. 31, no. 3, pp. 1841–1846, Mar. 2016.
[3] T. Bruckner, S. Bernet, and H. Guldner, “The active NPC converter and its loss-balancing control,” IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 855–868, Jun. 2005.
[4] Swapna Popat God, Anil Tekale, Mallareddy C., “Control Scheme based on Quasi Z-Source Network for Four Switch Three Phase Brushless DC Motor”, in IJSRD, vol.5, issue 07, ISSN-2321-0613, page. No. 461-462, June 2017.
[5] D. Barater, E. Lorenzani, C. Concari, G. Franceschini, and G. Buticchi, “Recent advances in single-phase transformer less photovoltaic inverters,” IET Renewable Power Generation, vol. 10, no. 2, pp. 260–273, 2016.
[6] B. Yang, W. Li, Y. Gu, W. Cui, and X. He, “Improved transformer less inverter with common-mode leakage current elimination for a photovoltaic grid connected power system,” IEEE Trans. Power Electron., vol. 27, no. 2, pp. 752–762, Feb. 2012.
F. Bradaschia, M. C. Cavalcanti, P. E. P. Ferraz, F. A. S. Neves, E. C. Santos, and J. H. G. M. da Silva, “Modulation for three-phase transformer less z-source inverter to reduce leakage currents in photovoltaic systems,” IEEE Trans. Ind. Electron., vol. 58, no. 12, pp. 5385–5395, Dec. 2011.

Y. Gu, W. Li, Y. Zhao, B. Yang, C. Li, and X. He, “Transformer less inverter with virtual dc bus concept for cost-effective grid-connected PV power systems,” IEEE Trans. Power Electron., vol. 28, no. 2, pp. 793–805, Feb. 2013.

W.-J. Cha, K.-T. Kim, Y.-W. Cho, S.-H. Lee, and B.-H. Kwon, “Evaluation and analysis of transformer less photovoltaic inverter topology for efficiency improvement and reduction of leakage current,” IET Power Electron., vol. 8, no. 2, pp. 255–267, 2015.

H. Xiao and S. Xie, “Leakage current analytical model and application in single-phase transformer less photovoltaic grid-connected inverter,” IEEE Trans. Electromagnetic Compat., vol. 52, no. 4, pp. 902–913, Nov. 2010.

W. Yu et al., “High-efficiency inverter with H6-type configuration for photovoltaic non-isolated ac module applications,” in Proceeding. Annual. IEEE Appl. Power Electron. Conf. Expo., 2010, pp. 1056–1061.

Tekale Anil A, Ghule Puja R., “Switched DC Sources Based Novel Multilevel Inverter”, in IRJET, vol.4, issue.6, 2017, ISSN- 2395-0056, pp. 123-127.