Infrared Small Target Detecting Based on Parallel Streaming Pipeline Architecture

Taotao Hu\(^a\), Liming Wang\(^b\),
Jingen Wang\(^c\), Hu Sheng\(^d\)
New Star Institute of Applied Technology, No.451, Huangshan Road, Hefei,
Anhui, P.R.C, 230031
\(^a\)ht1983524@126.com, \(^b\)wanglm@aiofm.ac.cn,
\(^c\)wangjingen@126.com, \(^d\)tigersh_2000@aliyun.com

Abstract—The paper presents a design method for high-speed image processing system based on FPGA structure. A temporal/spatial fusion filtering algorithm is proposed for detecting infrared small target. The algorithm is composed of Top-hat filter, three frames difference filter (TFDF), or operation, closing operation and adaptive threshold. Pipeline is taken to improve the processing speed, which is determined by Top-hat filter that cost most processing time. Then parallel streaming pipeline architecture of Top-hat is proposed. Some Dual-port RAM and FIFO is taken to realize the parallel structure, which can realize real-time processing. Multi-Core Shared-Memory is proposed to tackle the problem of high speed parallel storage. The experiments show that infrared small target can be detected real-time.

Keywords—Infrared small target detecting; Pipeline architecture; FPGA; Temporal/spatial fusion filtering; Top-hat.

I. INTRODUCTION

The tracking and detection of small infrared targets has been a key technology in the field of satellite early warning, precise guidance, surveillance and detection. The detection of small moving target is one of the main focuses. However, because of lacking the shape, size and texture of the small target, it is hardly to distinguish the target in low SNR. As a result, the research of such problems becomes a challenging and meaningful task.

S.kim proposes a novel spatial filtering method to detect small targets in a cluttered background for infrared search and track. The filtering process of localised directional Laplacian-of-Causion filtering, and the minimum selection can then remove false detections around cloud edges maintaining a small target detection capability. Experimental results validate the feasibility of the proposed method \(^[1]\). However he doesn’t make use of the temporal characteristic information of small target. Wenjuan Dong introduces the design and engineering implementation of a portable IR target automatic detecting and tracking system. A project of real-time signal processor that is reconfigurable based on DSP+FPGA is proposed and implemented, which sends the images and detecting results to host computer by USB2.0 interface. However the project consumes too much resource, which will cost too much. And the area of PCB is large \(^[2]\).

The paper presents a temporal/spatial fusion filtering algorithm detecting infrared small target that are easily realized in hardware, and then our infrared small target real-time detection system based on pipeline technology in low cost FPGA is introduced. Parallel streaming pipeline architecture of Top-hat and Multi-Core Shared-Memory are proposed. The experiment result was given as well; small target can be detected in real-time.

II. INFRARED SMALL TARGET DETECTING SYSTEM BASED ON FPGA

A. Small target detecting algorithm

A temporal/spatial fusion filtering algorithm is proposed for detecting infrared small target. The small target detecting algorithm consists of five sub-algorithms which can be named as top-hat, three frames difference, or processing, close, adaptive threshold segmentation.

The algorithm suppresses most of background and enhances targets by Top-hat filter \(^[3, 4]\) in spatial domain, and suppresses high background profile and most of random noise by three frames difference filter \(^[2]\) in temporal domain. There are only target and little noise in the image after temporal/spatial filtering. Then or operation is proposed to accumulate energy of sequence image. Target track can be detected after or operation. Morphological closing operation is applied to joint ruptured Target line resulted by three frames difference filter. At last adaptive threshold \(^[5]\) is adopted for detecting target track. Target and little random noise are left after temporal/spatial fusion filtering. Then a or processing algorithm is proposed. The algorithm can be described as follows:

![Detecting algorithm](image)

**Fig.1. Detecting algorithm**
\[ f_{\text{out}} = \begin{cases} f_{\text{in}}, & \text{if first frame} \\ \max(f_{\text{out}}, f_{\text{in}}), & \text{other} \end{cases} \]  \tag{1}

In above formula, \( f_{\text{in}} \) is an input image, \( f_{\text{out}} \) is an output image. As to random noise is irrelevant, and target is correlative between two coterminous images. Then target energy is accumulated, and target route and some random noise are left after processing.

**B. The hardware for small target detecting system**

The all functions of small target detecting algorithm are realized in a single FPGA chip, and its peripheral circuit is extremely simple, showed in Figure 2.

![Fig.2. Overall systemic structures](image)

The inner structure of FPGA is showed in Figure 2. All the five sub-algorithms are processing at the same time, and the data of the algorithms are read and stored at the same time. As traditional Top-hat will take most time of the five sub-algorithms, and it cannot be realized. Then parallel streaming pipeline architecture of Top-hat is proposed.

**C. Parallel streaming pipeline architecture of Top-hat**

The parallel streaming pipeline architecture of Top-hat is showed in Figure 3. The parallel streaming pipeline architecture of Top-hat can be realized bit by bit.

According to chain rule: if structuring element \( S \) is decomposed as

\[ S = B_1 \oplus B_2 \oplus \ldots \oplus B_N \]  \tag{2}

Then

\[ A \ominus S = (\ldots (A \ominus B_1) \ominus B_2) \ominus \ldots \ominus B_N) \]  \tag{3}

\[ A \ominus S = (\ldots (A \ominus B_1) \ominus B_2) \ominus \ldots \ominus B_N) \]  \tag{4}

Where \( \ominus \) and \( \Theta \) are dilation and erosion operations, respectively \[6\].

So, because of

\[
\begin{bmatrix}
1 & 1 & 1 \\
1 & 1 & 1 \\
1 & 1 & 1
\end{bmatrix} = \begin{bmatrix}
1 & 1 & 1 \\
1 & 1 & 1 \\
1 & 1 & 1
\end{bmatrix} \oplus 1,
\]

for an \( m \times n \) pixels image, the image can be dilated by \( 1 \times 3 \) structure
firstly \(^7\), and stored in an \(m\) bits dual-port RAM plugged in FPGA. Then the image will be dilated by \(3 \times 1\) structure after first three rows image are dilated by \(1 \times 3\) structure. The image will be eroded by \(1 \times 3\) structure after first three bits image are dilated \(1 \times 3\) structure. The image will be eroded by \(3 \times 1\) structure after first three rows image are dilated \(1 \times 3\) structure. All the data will be stored in six \(m\) bits dual-port RAM. Because the output of Erode will delay for \(5 \times m\) bits compared with input image, then FIFO is taken to realize time-lapse function. At last difference is taken to realize Top-hat.

D. Multi-Core Shared-Memory

As to the five sub-algorithms work at the same time, which results in eight data need to be read and stored at the same time. Then Multi-Core Shared-Memory is proposed, showed in Figure 4.

Eight FIFO are taken to store eight read/write signals from five sub-algorithms. SRAM controller is taken to determine which FIFO will be written/to/from SRAM. For a 25 frame/s 640*480 pixels video stream, the frequency is 7.68MHz. And the frequency of VGA is 25.175MHz. Then the frequency of FIFO is 86.615MHz. As to read/write frequency of SRAM is 100MHz, which is higher than the frequency of FIFO. So Multi-Core Shared-Memory can realize reading and writing at the same time and real-time. The waveforms of Multi-Core Shared-Memory are showed in Figure 5.

III. THE PERFORMANCE TEST AND ANALYSIS

In order to verify the efficiency of the new method, five frames images are used to make the test. The technology parameters are: the size of small target is 2~7 pixels, and the SNR is low 1.4688. Here only gives two infrared images, one is first frame original image, and the result of detection is shown in Fig.6 (b). The result shows that small target is detected.

Data in four FIFO are written to SRAM, and data in other four FIFO are read from SRAM separately.

IV. CONCLUSION

This article designed parallel streaming pipeline architecture for Infrared small target detecting, which takes a temporal/spatial fusion filtering algorithm. The algorithm can realizes detect target in real-time. And parallel streaming pipeline architecture of Top-hat and Multi-Core Shared-Memory are proposed and realized.

REFERENCES

[1] S.kim: Min-local-LoG filter for detecting small targets in cluttered background. Electronics Letters. Vol. 47(2011), p. 1
[2] Wenjuan Dong,Hongyi Wang,Meng Cheng, Zengping Chen: Design and implementa- tion of the portable IR targets automatic detecting and tracking system based on USB2.0. Proc. of SPIE. Vol. 6787(2007), p. 1
[3] P.Soille:Morphological Image Analysis Principles and Applications Second Edition(Tsinghua University Press Publications,Beijing,2008)
[4] Xiangzhi Bai,Fugen Zhou:Infrared small target enhancement and detection based on modified top-hat transformation.Computers and Electrical Engineering. Vol. 36(2010), p. 1193
[5] Wang Ting, Shenyuan Yang: Weak and Small Infrared Target Automatic Detection Based on Wavelet Transform.Second International Symposium on Intelligent Information Technology
[6] H. Park, J. Yoo: Structuring element decomposition for efficient implementation of morphological filters. IEE. Vol. 148(2001), p. 31

[7] Ni HuaPing: FPGA Implementation for Small Target Detection in Infrared Image. Huazhong University of Science and Technology. Vol. 1(2007), p. 21