Novel high voltage gain dc–dc converter with dynamic analysis

Mohammad Ghaffarpour 1 | Reza Ebrahimi 1 | Hossein Madadi Kojabadi 1
Liuchen Chang 2 | Josep M. Guerrero 3

1 Renewable Energy Research Centre, Department of Electrical Engineering, Sahand University of Technology, Tabriz, Iran
2 Department of Electrical and Computer Engineering, University of New Brunswick, Fredericton, Canada
3 Department of Electrical Engineering, Aalborg University, Aalborg, Denmark

Abstract
This study proposes a non-isolated dc–dc converter based on a coupled inductor and switch-capacitor–boosting techniques. The goal of the proposed topology is to increase the voltage gain with low-duty cycle, so voltage stresses are decreased across power switches and diodes. The power switches are controlled by pulse width modulation. The common ground of input and output of the proposed converter makes it suitable for many applications such as photovoltaic systems. The proposed converter topology is discussed in continuous and discontinuous operation modes. A dynamic analysis of the proposed converter is also provided. Simulation and experimental verifications are presented to prove the effectiveness of the proposed topology.

1 INTRODUCTION
Since traditional energy sources like fossil fuels are not clean and renewable, they will be gradually eliminated in the near future. On the other hand, the energy observed from renewable sources is extremely low and a boost converter is typically used to increase the output voltage of these kinds of energy sources like photovoltaic (PV) systems which are widely used in industry and home applications. Heating water and lightening by PV systems are the most common usage of these renewable energies. Step-up dc–dc converters have been widely used for many industrial applications such as uninterruptible power supplies (UPS) and dc-link stages of renewable energy sources. Therefore, there is a consistent demand for reliable, efficient, small sized, and lightweight step-up dc–dc converters that are commonly used in a large number of power conversion applications [1]; the literature has reported on various voltage-boosting techniques, in which fundamental energy-storing elements in conjunction with switches and diodes are utilised in the circuit. A new family of dc–dc converters based on three-state switching cell and voltage multiplier with high voltage gain that can be applied in uninterruptible power supplies and fuel cell systems is presented in [2]. This new topology is also suitable in the case where dc voltage step-up is demanded, such as audio amplifiers and many other applications. The conventional non-isolated boost converter is the most popular topology that has high-dc voltage gain, but it suffers from limited conversion efficiency at high-duty cycle values. In order to overcome such limitations and improve the conversion ratio, derived topologies can be found in numerous publications. Some of the most important non-isolated boost-based dc–dc converters are classified and reviewed in [3].

A novel high step-up dc–dc converter with coupled inductors has been proposed in [4] which includes coupled inductors, diodes, capacitors, and metal-oxide semiconductor field-effect transistors (MOSFETs). The duty cycle of the power switches can vary in a wider range and the voltage gain is higher in comparison to most of the other coupled-inductor-based converters. In addition, a regenerative snubber is used to absorb the energy of stray inductance. A high step-up converter and a voltage doubler are proposed in [5], the integration of the quadratic boost converter makes the system easier to lift up its voltage gain through slightly increasing the duty ratio of the single switch. Besides, the voltage doubler further increases the voltage gain of the system as the turns ratio rises. To achieve an extremely large voltage conversion ratio with an appropriate duty cycle and reduction of voltage stress on power devices, a converter is proposed in [6], which extended voltage doubler cell, and diode-capacitor techniques are used in this converter. Moreover, the energy stored in the leakage...
inductance of coupled inductor efficiently recycled to the output.

A new high step-up dc–dc converter especially for regulating the dc interface between various microsources and a dc–ac inverter to electricity grid is proposed in [7]. The configuration of the converter is a quadratic boost converter with the coupled inductor, the operating principles and steady-state analyses of continuous-conduction and boundary-conduction modes are discussed in detail. As mentioned above, the output voltage of renewable energy sources such as PV systems is typically much lower than the voltage required by the dc bus, and the output voltage drops significantly as the output current increases. In order to match the output voltage of renewable sources to dc-bus voltage, a new dc–dc boost converter with a wide input range and high voltage gain is proposed to act as the required power interface, which reduces voltage stress across the power devices and operates with an acceptable conversion efficiency [8]. Thus, a dc–dc boost converter with high voltage gain is required to increase the low dc output voltages. Many different topologies have been introduced and implemented with high voltage gain for this purpose.

To simplify these topologies and their applications, they are divided into two groups, (i) isolated and (ii) non-isolated. Isolated topologies are used in medical and military purposes; and the cost and losses of non-isolated converters are low. There are so many techniques to boost voltage in high step-up dc–dc converters. The switch-capacitor (charge pump) which meets the input voltage and power level needs of the majority of modern PV panels while still being suitable for connection with a high-voltage dc bus is proposed in [9]. The voltage multiplier switched inductor, and voltage-lift techniques [10] are other topologies for boosting applications that have been reported so far that utilises transformer with low turns ratio. Analysis and design of a single-switch high step-up coupled inductor boost converter are presented in [11]. With the aid of coupled inductor, the proposed converter can achieve high voltage gain without an extreme duty cycle. Moreover, the converter features continuous input current, which is desirable and friendly to the battery, fuel cell, and PV applications.

Multistage (multilevel) converters are thoroughly reviewed in [12] to establish the current state-of-the-art technology and trends, and provide readers with a comprehensive review of where multilevel converter technology stands and is heading. A non-isolated high step-up dc–dc converter with dual-coupled inductors suitable for distributed generation applications is proposed in [13]. By implementing an input parallel connection, this structure inherits shared input current with low ripple, which also requires small capacitive filter at its input. Moreover, this topology can reach high voltage gain by using dual-coupled inductors in series connection at the output stage. This converter uses active clamp circuits with a shared clamp capacitor for the main switches. In addition to the active clamp circuit, the leakage energy is recycled to the output by using an integrated regenerative snubber, pulse width modulation (PWM) boost converters are more prevalent and suitable for various applications. The main advantages of these converters are their simplicity and reduced element counts. Although the PWM method is more preferable in most applications, it has the reverse-recovery problem of output diodes and the objection of hard switching [14]. A quasi-active switched-inductor structure as a high step-up dc–dc converter for renewable energy systems is presented in [15] that is composed of two coupled inductors which can be integrated into one magnetic core. Usage of coupled inductor is more common in dc–dc boost converters, which achieve a high step-up gain without utilising either a large duty cycle or a high turns ratio [16]. An interleaved converter which benefits the coupled inductor and built-in transformer voltage multiplier cell (VMC) is proposed in [17]. Compared with the other converters with only built-in transformer or only coupled inductors, the combination of these techniques gives an extra degree of freedom to increase the voltage gain. The VMC is composed of the windings of the built-in transformer and coupled inductors, capacitors, and diodes. The voltage stress of MOS-FETs are clamped at low values and can be controlled via the turns ratio of the built-in transformer and coupled inductor that increases the design flexibility. A model is proposed and used to derive the small-signal control-to-output transfer function of the converter incorporating coupled inductors, with which the effect of coupling on the dynamic behaviours of the converter power stage can be easily evaluated [18]. The recently developed symmetrical-coupled inductor model is first extended to include the inductor-winding dc resistance (DCR). The extended model is then used to analyse the influence of the coupling on the DCR-based current-sensing schemes popularly used in multiphase-switching regulators. It is found that the time constant matching condition in coupled inductor converters needs to be modified to include the coupling coefficient. Even though these methods have some disadvantages, using coupled inductor causes core and conduction losses of windings [19] and leakage inductances also cannot be ignored mostly. Using a coupled power inductor in a multistage dc–dc power converter instead of using multiple single-phase power inductors reduces the inductor size and achieve better steady-state and transient performances [20]. To reduce voltage stress on the main power switch in high step-up dc–dc converters, a passive clamp circuit is applied in [21], which leads to utilising a power switch with lower on-state resistance, which decreases conduction losses. To alleviate the power losses caused by the fluctuation of the output current of the PV array, a dc–dc converter with a high voltage gain is proposed for PV generation systems in [22]. The input current ripples of the converter can be greatly reduced by the application of coupled inductors. Then the electrolytic capacitor on the input side could be replaced by a polypropylene capacitor with a smaller capacity. A new non-isolated high step-up dc–dc converter using one switch and low voltage stress on semiconductor is presented for PV applications in [23]. The proposed converter consists of one switch in the input side (S), voltage multiplier units (D-C-L), one diode in the output side (D0) and one capacitor (C0). In order to achieve high voltage gain and power level, the proposed converter can be extended to x stages of voltage multiplier units. Hence, the output voltage level will be reasonably increased and the nominal value of power devices will be decreased. A new non-isolated dc–dc cuk–boost converter structure with high-voltage gain is proposed in [24] which
is composed of boost and cuk converters and has low output voltage ripple and high voltage gain in comparison with the traditional boost and cuk converter. The operation of diodes and switches of this converter under zero voltage and zero current switchings can play an important role in reducing circuit losses.

This study presents a high-gain dc–dc converter, which is shown in Figure 1 along with the analyses of dynamic characteristics. The continuous conduction mode (CCM) and discontinuous conduction mode (DCM) are analysed. The major contributions of the proposed dc–dc converter are:

1. Providing high voltage gain in medium-duty cycles.
2. The low voltage stress on semiconductors.
3. The output is not floating and has common ground with the input side.
4. The number of elements per voltage gain is low.
5. Dynamic analysis has been included.
6. Leakage energy of coupled inductor is recycled through the diode to the output of the converter.

Because of the converter’s high voltage gain and continuous input current, the proposed topology is desirable and friendly to the battery, fuel cell, UPS, and PV applications.

2 | OPERATING PRINCIPLES OF THE PROPOSED CONVERTER

2.1 Configuration of the proposed converter

The novel dc–dc converter uses two power switches (Q₁ and Q₂), four diodes (D₁–D₄), four capacitors (C₁, C₂, C₉, C₁₀), an inductor (L) and a coupled inductor, which is consist of a magnetising inductor Lₘ, a primary leakage inductor Lₖ₁ and a secondary leakage inductor Lₖ₂ to boost input voltage. Inductor L and input source Vₛ operate as energy resources to charge capacitors C₁ and C₂. A coupled inductor is another energy storage component which not only helps to boost input voltage but also reduces the use of another inductor [25]. Diodes D₃ and D₄ are implemented to recycle leakage energy of coupled inductor and elimination of voltage spikes across power switches, respectively.

The secondary side of coupled inductor helps to further increase of voltage gain on the high-voltage side. The turns ratio of coupled inductor is n which is equal to Nₛ / Nₚ, where Nₛ is the number of primary windings turns, and Nₚ is the number of secondary windings turns. Figure 1 depicts the configuration of the proposed dc–dc converter.

2.2 Operating principles of the proposed converter

Mode 1 (t₀–t₁): As shown in Figure 2(a), Q₁, and Q₂ are turned on simultaneously, inductor L is charged by input dc power supply and the voltage across the input inductor L is Vₛ. Due to the reverse bias of D₁, D₂, and D₃, they will be off. Capacitors C₁ and C₂ deliver their energy to the magnetising inductor Lₘ and the primary leakage inductor Lₖ₁. The primary-side current of the coupled inductor (iₙ₁) increases linearly and C₁ and C₂ are discharged by the primary-side current of the coupled inductor. Thus, currents iₙ₋₁, iₖ₁, and iₙ are increased. Meanwhile, due to the forward bias of D₄, the diode will conduct and current flows from the secondary side of the coupled inductor to capacitor C₉, and secondary-side current of the coupled inductor (iₙ₋₂) is increased. The magnetising inductor Lₘ also transfers the
magnetising energy through the coupled inductor to secondary leakage inductor \(L_{k2}\) to charge capacitor \(C_{a1}\). The output load has been disconnected from the converter through the diode \(D_{3}\), also, the energy stored in \(C_{a1}\), and \(C_{a2}\) are discharged to the load \(R\).

Mode 2 \((t_{1} - t_{2})\): During this short interval, both powers switches \(Q_{1}\) and \(Q_{2}\) are turned off simultaneously as indicated in Figure 2(b). According to the forward bias of \(D_{1}\) and \(D_{2}\), diodes are conducted. Thus, inductor \(L\) releases its energy to charge \(C_{1}\) and \(C_{2}\). Meanwhile, due to the forward bias of \(D_{3}\) and \(D_{4}\), diodes will conduct and the magnetising inductor \(L_{m}\) transfers its magnetising energy through coupled inductor and diode \(D_{3}\) to the secondary leakage inductor \(L_{k2}\) that causes to charge capacitor \(C_{a2}\). In addition, the energy stored in the leakage inductance \(L_{k1}\) is recycled and transferred via \(D_{1}\) and \(D_{3}\) to \(C_{a2}\). Therefore, current flows from the converter to load (the output capacitor \(C_{a2}\)). Thus, the primary-side currents of the coupled inductor \(i_{l(k1)}\) and current \(i_{l}\) will be decreased. Besides, capacitor \(C_{a1}\) is charged through \(D_{3}\) and secondary side of the coupled inductor. Thus, the secondary-side current of the coupled inductor \(i_{l(k2)}\) is decreased. The energy stored in \(C_{a1}\) and \(C_{a2}\) is discharged to the load \(R\).

Mode 3 \((t_{2} - t_{3})\): As shown in Figure 2(c), \(Q_{1}\), and \(Q_{2}\) remain off. Due to the negative voltage difference across \(D_{3}\), the diode is not conducted. Diodes \(D_{1}\), \(D_{2}\), and \(D_{3}\) are on and they are still conducted. Capacitor \(C_{1}\) is charged by the energy of inductor \(L\). At the same time, capacitor \(C_{2}\) is charged by input DC power supply and inductor \(L\) in series. Magnetising inductor \(L_{m}\), like mode 2, transfers its magnetising energy through coupled inductor and diode \(D_{3}\) to the secondary leakage inductor \(L_{k2}\) that cause to charge capacitor \(C_{a2}\). The output voltage \(V_{out}\) is equal to the sum of the voltage across \(C_{a1}\) and \(C_{a2}\).

### 3  STEADY-STATE ANALYSIS OF VOLTAGE GAIN

#### 3.1  Continuous conduction mode

Suppose that the switching period is \(T\) and \(D\) is the duty cycle of the power switches, for this analysis, it is assumed that inductor current and capacitor voltages are constant during each switching period. Since the time interval of mode 2 is short, only modes 1 and 3 are considered at CCM operation for the steady-state analysis, and the coupling coefficient \(k\) of the coupled inductor in the proposed converter is considered as \(L_{m} / (L_{m} + L_{k1})\).

In addition, the forward-voltage drop of diodes and on-state resistance of power semiconductors are neglected to ease mathematical calculations.

By utilisation of Kirchhoff’s voltage law (KVL) in mode 1 (Figure 2(a)), the following equations can be written as

\[
V_{L} = V_{in} \tag{1}
\]

\[
V_{Lm} + V_{ik1} = V_{C1} + V_{C2} + V_{L} \tag{2}
\]

\[
V_{Lm} = k (V_{C1} + V_{C2} + V_{L}) \tag{3}
\]

\[
V_{ik1} = (1 - k) (V_{C1} + V_{C2} + V_{L}) \tag{4}
\]

\[
V_{Ca1} = nV_{Lm} + V_{ik2} \tag{5}
\]

where \(n\) corresponds to the turns ratio of the coupled inductor. Also in mode 3, we have

\[
V_{in} = V_{L} + V_{C2} \tag{6}
\]

\[
V_{L} = -V_{C1} \tag{7}
\]

\[
V_{in} = V_{L} + V_{Lm} + V_{ik1} + nV_{Lm} + V_{k2} + V_{Ca2} \tag{8}
\]

The following equations can be derived according to the volt-second balance principle for the inductor \(L\):

\[
\int_{0}^{DT} V_{in} \, dt + \int_{0}^{(1-D)T} (V_{in} - V_{C2}) \, dt = 0 \tag{9}
\]

\[
\int_{0}^{DT} V_{in} \, dt + \int_{0}^{(1-D)T} (-V_{C1}) \, dt = 0 \tag{10}
\]

\[
V_{C1} = \frac{DV_{in}}{1-D} \tag{11}
\]

\[
V_{C2} = \frac{V_{in}}{1-D} \tag{12}
\]

The voltage across magnetising inductor \(L_{m}\) by the volt-second balance principle is shown as

\[
\int_{0}^{DT} k(V_{C1} + V_{C2} + V_{in}) \, dt +
\]

\[
\int_{0}^{(1-D)T} \left( \frac{V_{C2}}{n+1} - \frac{V_{ik1} - V_{C2}}{n+1} \right) \, dt = 0 \tag{13}
\]

\[
\int_{0}^{DT} \left( \frac{V_{Ca1}}{n} - V_{ik1} \right) \, dt +
\]

\[
\int_{0}^{(1-D)T} \left( \frac{V_{C2}}{n+1} - \frac{V_{ik1} - V_{Ca2}}{n+1} \right) \, dt = 0 \tag{14}
\]
By substituting Equations (11) and (12) into (13) and (14), and assuming that $L_{k2}$ is equal to $nL_{k1}$, the average voltage of capacitors $C_{o1}$ and $C_{o2}$ are determined as follows:

$$V_{Co1} = \frac{2nV_{in}}{1-D}$$  \hspace{1cm} (15)

$$V_{Co2} = \frac{2(n+1)(k+D-1)+(1-D)}{1-D^2}V_{in}$$  \hspace{1cm} (16)

The output voltage $V_o$ can be express as

$$V_o = V_{Co1} + V_{Co2}$$ \hspace{1cm} (17)

By substituting Equations (15) and (16) into (17), we can obtain the voltage gain $M_{CCM}$:

$$M_{CCM} = \frac{V_o}{V_{in}} = \frac{2k(n+1) + (D-1)}{(1-D)^2}$$ \hspace{1cm} (18)

As shown in Figure 3, the comparison of voltage gains versus the duty cycle is presented for different turns ratios. This figure illustrates that higher voltages are obtained while the turns ratio ($n$) is increased.

The effect of the coupling coefficient (leakage inductance) on the voltage gain is shown in Figure 4, where the turns ratio is set to 1.5. It is clear that by higher values of duty cycle, voltage gain is affected strongly. Also, higher leakage inductance (lower $k$) will lead to lower voltage gain.

Figure 5 shows the key waveforms of the proposed converter. It can be obtained that capacitors $C_{o1}$ and $C_{o2}$ have the same charging and discharging states. While current of the inductor, $L$ is increasing linearly (when $Q_1$ and $Q_2$ are turned on), the primary-side current of $(I_{L,k1})$ and secondary-side current $(I_{L,k2})$ of coupled inductor increases. It is important to mention that the magnetising current of inductor $L_m$ is increasing and decreasing linearly. Diodes $D_1$ and $D_2$, are not conducting in mode 1, so their currents are zero, and diode $D_3$ is conducting in modes 2 and 3. Also, $D_4$ is forward-biased in modes 1 and 2, which is shown in Figure 5.

### 3.2 Discontinuous conduction mode

By increasing the output load ($R$), decreasing inductance ($L$), or switching frequency ($f$), the converter will enter to DCM, which causes the inductor ($L$) and coupled inductor ($L_{m}$) currents to be zero for a short period. The primary leakage inductance is neglected during the following analysis. Modes 1 and 2 of DCM mode are similar to CCM mode and mode 3 is shown in Figure 6.

The operating modes are described as

- **Mode 1 ($t_0$–$t_1$):** During this interval (Figure 2(a)), switches $Q_1$ and $Q_2$ are turned on simultaneously. The current of inductor $L$ is increasing linearly and storing energy, capacitor $C_1$ and $C_2$ are discharging which cause an increase in the magnetising and leakage inductance current of the coupled inductor $(I_{L,m}, I_{L,k1})$. On the high-voltage side, the secondary side of coupled inductor charges the capacitor $C_{o1}$ through diode $D_4$. This mode is terminated when the current $I_{L,m}$ reaches its peak value at $t = t_1$.

- **Mode 2 ($t_1$–$t_2$):** As shown in Figure 2(b), switches $Q_1$ and $Q_2$ are turned off simultaneously. Due to the forward-bias of diodes $D_1$, $D_2$, $D_3$, and $D_4$, they are conducted. Thus, inductor $L$ releases its energy to charge $C_1$ and $C_2$, and the current of inductor $L$ decreases linearly. On the high-voltage side, the primary and secondary sides of the coupled inductor will boost.
Mode 3 ($t_2$–$t_3$): Diodes $D_1$ and $D_2$ are conducting as depicted in Figure 2(c) and switches $Q_1$ and $Q_2$ are still turned off. This interval causes the current of the primary side of the coupled inductor to be zero and creates the DCM operation because there is no path in which current $i_{ik1}$ can flow. This mode terminates when the current of inductor $L$ starts to increase from zero at $t = t_3$.

By using the assumptions of the CCM, Figure 7 shows the key waveforms in DCM operation and the following equations can be derived in mode 1:

$$V_{in} = V_L$$  \hspace{1cm} (19)  

$$V_{L,m} = V_{in} + V_{C1} + V_{C2}$$  \hspace{1cm} (20)  

$$nV_{L,m} = V_{C1}$$  \hspace{1cm} (21)  

$$V_o = V_{C1} + V_{C2}$$  \hspace{1cm} (22)  

By applying KVL in mode 2, the following equations can be obtained:

$$V_L = V_{in} - V_{C2}$$  \hspace{1cm} (23)  

$$V_{L} = -V_{C1}$$  \hspace{1cm} (24)  

$$V_{L,m} = \frac{V_{C2} - V_{C2}}{n + 1}$$  \hspace{1cm} (25)  

Finally, the equations of mode 3 in DCM operation can be derived according to Figure 6.

$$V_L = -V_{C1}$$  \hspace{1cm} (26)  

$$V_L = V_{in} - V_{C2}$$  \hspace{1cm} (27)  

By considering that the average voltage of inductors is zero during a period (volt-second balance for inductor $L$ and $L_{sw}$ in
DCM operation) the following equations can be obtained:

\[
\int_{0}^{DT} V_{in} dt + \int_{0}^{D'T} (V_{in} - V_{C2}) dt = 0
\]

\[
\int_{0}^{(1-D-D')} V_{in} dt + \int_{0}^{(1-D)} (V_{C1}) dt = 0
\]

\[
\int_{0}^{DT} V_{in} dt + \int_{0}^{D'T} \left(\frac{V_{C2} - V_{C1}}{n+1}\right) dt = 0
\]

\[
\int_{0}^{(1-D-D')} (0) dt = 0
\]

\[
\int_{0}^{DT} \left(\frac{V_{G1}}{n}\right) dt + \int_{0}^{D'T} \left(\frac{V_{C2} - V_{C1}}{n+1}\right) dt = 0
\]

\[
\int_{0}^{(1-D-D')} (0) dt = 0
\]

By simplifying Equations (28) to (31), we can get:

\[
V_{C1} = \frac{D V_{in}}{1-D}
\]

\[
V_{C2} = \frac{V_{in}}{1-D}
\]

\[
V_{C1} = \frac{2n V_{in}}{1-D}
\]

\[
V_{C2} = \frac{V_{in} (2n + 2D + D')}{(1-D) D'}
\]

The output voltage \( V_o \) can be calculated by the sum of voltages across capacitor \( C_{a1} \) and \( C_{a2} \) that is simplified as

\[
V_o = V_{C1} + V_{C2} = \frac{V_{in} (2Dn + 2D'y + 2D + D')}{(1-D) D'}
\]
According to Equation (36) the relationship between $D$ and $D'$ is calculated as Equation (37):

$$D' = \frac{2D(n+1)}{V_o (1-D) - (2n+1)}$$

As shown in Figure 6, the output current ($I_o$) is expressed by

$$I_o = I_{DM} + I_{Cap}$$

Because the average current value of $C_{a1}$ is equal to zero, so we have:

$$I_o - I_{DM} = 0 \rightarrow I_o = \frac{I_{Lmp} D'}{2n}$$

The peak value of magnetising current ($I_{Lmp}$) is equal to:

$$I_{Lmp} = \frac{V_{C1} + V_{C2} + V_{ic}}{L_m} \frac{DT}{1-D} = \frac{2}{1-D} \frac{V_{in}}{I_m} DT$$

By substitution Equations (40) into (39), the following equation can be derived:

$$I_o = \frac{DT T}{n(1-D) L_m} V_{in}$$

By utilising Equations (37) and (41), we can obtain the following relationship:

$$I_o = \frac{V_o}{R} = \frac{DT}{n(1-D) L_m} \times \frac{2D(n+1)}{V_o (1-D) - (2n+1)} V_{in}$$

The normalised magnetising time constant of the coupled inductor ($\tau_{Lm}$) is defined as

$$\tau_{Lm} = \frac{L_m}{RT} = \frac{L_m f}{R}$$

By substituting Equations (43) into (42), the equation of $M_{DCM}$ can be obtained:

$$M_{DCM} = \frac{(2n+1) + \sqrt{(2n+1)^2 - \frac{8D^2 (n+1)}{\tau_{Lm n}}}}{2 (1-D)} \tau_{Lm}$$

$$M_{DCM} = \frac{2k(n+1) + (D-1)}{(1-D)^2} I_o$$

3.3 | Boundary conduction mode (BCM)

To design the elements of the proposed converter the complete analysis of BCM operation is presented as follows:

The normalised inductor time constant for $L_{m}$ is calculated as Equation (43), and for calculating the normalised inductor time constant of inductor $L$, the following relationship can be written as

$$I_{in} = \frac{P_o}{V_{in}} = \frac{V_o^2}{RV_{in}}$$

$$I_{L,(Boundary)} = \Delta i_L = \frac{i_{L,peak}}{2} = \frac{D T V_{in}}{2 L} = \frac{V_o^2}{RV_{in}}$$

$$\tau_L = \frac{L_r}{R} = \frac{L_{(Boundary)} f}{R}$$

$$\tau_{LB} = \tau_{L,(Boundary)} = \frac{D}{2} \left[ \frac{(1-D)^4}{(2n+D+1)^2} \right]$$

In BCM, the CCM and DCM voltage gains are equal, so the normalised magnetising inductor time constant is calculated as

$$M_{CCM} = M_{DCM}$$

$$\tau_{LmB} = \tau_{L,(Boundary)} = \frac{D(1-D)^2}{n(2n+D+1)}$$

By Equations (48) and (50), Figures 8(a) and (b) can be depicted. The relationship between the normalised boundary time constant, duty cycle, and the turns ratio for inductors $L$ and $L_{m}$ are plotted in Figures 8(a) and (b), respectively. The inductor $L$ and $L_{m}$ will be operated in CCM, once the $L$ and $L_{m}$ are higher than $L_{mB}$ and $L_{B}$, respectively.

3.4 | Current analysis

Assumed that the output power is equal to input power. Using Equation (18), input and output currents relationship is obtained as

$$I_o = \frac{2k(n+1) + (D-1)}{(1-D)^2} I_o$$

By applying kirchhoff current law (KCL) in modes 1 and 3 and Equation (51), the currents of capacitors in each mode can be obtained as

Mode 1: $Q_1$ and $Q_2$ are on.

$$i_{L1} = i_{L} - i_{ic}$$

$$i_{L2} = -i_{L,k1}$$
\[ i_{\text{co}} = -i_o - i_{L,k2} \]  
\[ i_{\text{cs}} = -i_o \]  

Mode 3: \( Q_1 \) and \( Q_2 \) are off:

\[ i_1 = i_L - i_{in} \]  
\[ i_2 = i_{in} - i_{L,k1} \]  
\[ i_{\text{co}} = -i_o \]  
\[ i_{\text{cs}} = i_{L,k1} - i_o \]

By using ampere-second balance principle, for Equations (52) to (59), the average currents of inductance \( L \) and magnetising inductance \( L_m \) can be obtained:

\[ I_{L,k1} = \frac{(2k(n+1) + (D-1)) - D \cdot I_o}{1-D} \]  
\[ I_{L,k2} = \frac{2k(n+1) + (D-1)}{1-D} \cdot D \cdot I_o \]  
\[ I_D = I_{D2} = \frac{2k(n+1) + (D-1)}{1-D} \cdot D \cdot I_o \]  
\[ I_{D3} = I_{D4} = I_o \]

### TABLE 1  Voltage stresses across power devices

| Component | Voltage stress |
|-----------|----------------|
| \( Q_1 \) | \( \frac{2k(n+1) + (D-1)}{1-D} \cdot V_o \) |
| \( Q_2 \) | \( \frac{2k(n+1) + (D-1)}{1-D} \cdot V_o \) |
| \( D_1 \) | \( \frac{2k(n+1) + (D-1)}{1-D} \cdot V_o \) |
| \( D_2 \) | \( \frac{2k(n+1) + (D-1)}{1-D} \cdot V_o \) |
| \( D_3 \) | \( V_o \) |
| \( D_4 \) | \( \frac{2k(n+1) + (D-1)}{1-D} \cdot V_o \) |

### 4  ANALYSIS OF COMPONENTS  
### VOLTAGE STRESS

According to the steady-state analysis in the previous sections, voltage stresses of power devices (MOSFETs and diodes) can be calculated as shown in Table 1. It can be seen that the voltage stress across the power switches (\( Q_1 \) and \( Q_2 \)) is less than half of output voltage \( V_o \), and also from Table 1 the lower voltage stresses can be obtained by the use of higher values of turns ratio (\( n \)).

### 5  DYNAMIC MODELLING

In this section, the average and the small-signal models are obtained while all components are analysed under ideal conditions. By using the state-space averaging method, the parameters and state variables discussed in this part are as follows:

The inductances are expressed as \( L, L_m, L_{k1,} \) and \( L_{k2} \) and \( R \) is resistive load. To simplify the analyses, all capacitors (\( C_1, C_2, C_{o1}, \) and \( C_{o2} \)) are set to \( C \). \( V_{in}(t), V_o(t), \) and \( d \) are inputs, output, and control input variables, respectively. \( i_L(t), i_L(t), i_{L,k1}(t), i_{L,k2}(t), V_{o1}(t), V_{o2}(t), V_{o1}(t), \) and \( V_{o2}(t) \) are state variables.

By defining all variables, state-space average models are obtained in each switching state. The parameter \( k \) is defined as
the coupling coefficient \( K = \frac{L_{\text{in}}}{L_{\text{in}} + L_{\text{out}}} \), so it is necessary to consider \( L_{\text{out}} \) as one of the state variables. According to the fact that coupled inductors are mostly used in forward and flyback applications, so the \( L_{\text{in}} \) and \( L_{\text{out}} \) are not enough to describe the coupled inductor state-space average model. So, the current through secondary winding would be considered as another state variable. The state variables related to coupled inductors are shown in Figure 9.

The on-state period is \((dT)\) when \( Q_1 \) and \( Q_2 \) are turned on simultaneously, so the state-space matrixes are defined as Equation (66):

\[
\begin{bmatrix}
\frac{di_{Lk}(t)}{dt} \\
\frac{di_{Lm}(t)}{dt} \\
\frac{di_{Lk1}(t)}{dt} \\
\frac{di_{Lk2}(t)}{dt} \\
\frac{di_{Lm}(t)}{dt} \\
\frac{di_{Lm1}(t)}{dt} \\
\frac{di_{Lm2}(t)}{dt}
\end{bmatrix} =\begin{bmatrix}
0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & \frac{L_{\text{on}}}{L_{k1}} & 0 & 0 & 0 & 0 & 0 \\
0 & \frac{L_{\text{on}}}{L_{k2}} & 0 & 0 & 0 & 0 & 0 \\
0 & \frac{L_{\text{on}}}{L_{m}} & 0 & 0 & 0 & 0 & 0 \\
0 & \frac{L_{\text{on}}}{L_{m1}} & 0 & 0 & 0 & 0 & 0 \\
0 & \frac{L_{\text{on}}}{L_{m2}} & 0 & 0 & 0 & 0 & 0
\end{bmatrix}
\begin{bmatrix}
i_{Lk} \\
i_{Lm} \\
i_{Lk1} \\
i_{Lk2} \\
i_{Lm} \\
i_{Lm1} \\
i_{Lm2}
\end{bmatrix} + \begin{bmatrix}
\frac{1}{L_{k}} \\
\frac{1}{L_{m}} \\
\frac{1}{L_{k1}} \\
\frac{1}{L_{k2}} \\
\frac{1}{L_{m1}} \\
\frac{1}{L_{m2}}
\end{bmatrix} \cdot \begin{bmatrix}
u_{\text{in}}(t)
\end{bmatrix}
\]

The off-state period is \((1 - d)T\) when \( Q_1 \) and \( Q_2 \) are turned off simultaneously, so the state-space matrixes are defined as Equation (67):

\[
\begin{bmatrix}
\frac{di_{L}(t)}{dt} \\
\frac{di_{Lm}(t)}{dt} \\
\frac{di_{Lk1}(t)}{dt} \\
\frac{di_{Lk2}(t)}{dt} \\
\frac{di_{Lm1}(t)}{dt} \\
\frac{di_{Lm2}(t)}{dt}
\end{bmatrix} =\begin{bmatrix}
0 & 0 & 0 & 0 & -1 & 0 & 0 \\
0 & 0 & 0 & -k & 0 & -k & 0 \\
0 & 0 & 0 & 0 & -1 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & -1 & -1 \\
0 & 0 & 0 & 0 & 0 & -1 & -1 \\
0 & 0 & 0 & 0 & 0 & -1 & -1
\end{bmatrix}
\begin{bmatrix}
i_{L} \\
i_{Lm} \\
i_{Lk1} \\
i_{Lk2} \\
i_{Lm1} \\
i_{Lm2}
\end{bmatrix} + \begin{bmatrix}
\frac{1}{L_{k}} \\
\frac{1}{L_{m}} \\
\frac{1}{L_{k1}} \\
\frac{1}{L_{k2}} \\
\frac{1}{L_{m1}} \\
\frac{1}{L_{m2}}
\end{bmatrix} \cdot \begin{bmatrix}
u_{\text{in}}(t)
\end{bmatrix}
\]

The combination of Equations (66) and (67) can obtain the average model of the converter as Equation (68) (see the Appendix).

Figure 10 shows the bode diagram of the proposed converter. Also, Figure 11 shows the bode diagram of the converter while it is closed loop.

According to Figure 12 closed-loop circuit is presented to achieve stable operation by designing the proportional, integral controller (PI controller).
The small-signal disturbance of all variables can be defined as Equation (69):

\[
\begin{align*}
    i_L(t) &= I_L + \hat{i}_L(t) \\
    i_{Lm}(t) &= I_{Lm} + \hat{i}_{Lm}(t) \\
    i_{Lk1}(t) &= I_{Lk1} + \hat{i}_{Lk1}(t) \\
    i_{Lk2}(t) &= I_{Lk2} + \hat{i}_{Lk2}(t) \\
    u_{C1}(t) &= U_{C1} + \hat{u}_{C1}(t) \\
    u_{C2}(t) &= U_{C2} + \hat{u}_{C2}(t) \\
    u_{G1}(t) &= U_{G1} + \hat{u}_{G1}(t) \\
    u_{G2}(t) &= U_{G2} + \hat{u}_{G2}(t) \\
    u_{in}(t) &= U_{in} + \hat{u}_{in}(t) \\
    u_e(t) &= U_e + \hat{u}_e(t) \\
    d &= D + \hat{d}
\end{align*}
\]

where \(I_L, I_{Lm}, I_{Lk1}, I_{Lk2}, U_{C1}, U_{C2}, U_{G1}, U_{G2}, D, U_{in} \) and \(U_e \) are steady-state variables.

Also \(\hat{i}_L(t), \hat{i}_{Lm}(t), \hat{i}_{Lk1}(t), \hat{i}_{Lk2}(t), \hat{u}_{C1}(t), \hat{u}_{C2}(t), \hat{u}_{G1}(t), \hat{u}_{G2}(t), \hat{d}, \hat{u}_{in}(t) \) and \(\hat{u}_e(t) \) are the small-signal disturbance variables. By using Equations (68) and (69), the small-signal model for the proposed converter can be expressed as Equation (70) (see the Appendix).

The transfer function \(G_c(s)\) is supposed to be the PI controller. According to the dynamic of the proposed converter, proper values for PI controller is designed as follows:

\[
G_c(s) = K_p + K_i \left( \frac{1}{s} \right) \quad \text{proper design}
\]
KEY PARAMETER DESIGN GUIDANCE

6.1 Coupled inductor

In the proposed converter, the coupled inductor stores energy like a typical inductor, so it should be designed like a flyback transformer. According to Equations (47), (48) and (50), the minimum values for input inductance \( L \) and magnetising inductance \( L_m \) can be calculated. In order to operate in CCM mode, the values of input inductance and magnetising inductance must be greater than boundary inductances \( L_B \) and \( L_{mB} \), respectively. Since the turns ratio of the coupled inductor \( n \) determines the voltage stresses of the switches and the operational duty cycle of the converter, it is the key parameter in the circuit parameter design. So, cut design steps of the coupled inductor are mentioned below:

1. A proper turns ratio can be obtained once the duty cycle is designed (typically lower than 0.7), which is given by

\[
n = \frac{M_{CCM} (1 - D)^2 + (1 - D)}{2k} - 1 \tag{72}
\]

Considering the requirements of the proposed converter, input and output voltages are 12 and 430 V, respectively, so \( M_{CCM} \approx 36 \) and \( D = 0.65 \) are defined. Therefore, \( n \) is obtained by 1.5.

1. For \( D = 0.65 \), \( n = 1.5 \), \( R = 800 \) \( \Omega \) and \( f = 20 \) kHz and according to Equations (47), (48) and (50), the value of 120 \( \mu \)H for \( L \) and 400 \( \mu \)H for \( L_m \) would be sufficient to guarantee the CCM operation.

2. The initial determination of core size can be based on the area product \( (A_p) \) formula [26]. The maximum flux density \( B_{max} \) is determined based on saturation limited or allowable core loss. A conservative saturation limit is defined as 3000 Gauss (0.3 Tesla) for ferrite:

\[
A_p = \frac{L_{ISCpk}}{B_{max}} \cdot \frac{I_{FL}}{K} / 3 \text{cm}^4 \tag{73}
\]

where

\( L = \) inductance, Henrys

\( I_{SCpk} = \) max peak short circuit current, A

\( B_{max} = \) saturation limited flux density, T

\( I_{FL} = \) root mean square (RMS) current, full load (primary), A

\( K = \) primary copper area / window area.

Ferrite is used for core material due to its properties of high magnetic permeability coupled with low electrical conductivity with the maximum flux density of 0.25 T, which helps prevent eddy current.

1. By defining parameters related to \( A_p \) formula and simulation of the proposed converter, values are calculated as

\( I_{SCpk} = 60 \) A, \( B_{max} = 0.25 \) T, \( I_{FL} = 0.7 \) A and \( K = 0.014 \) (for forward converter), So \( A_p \) is almost equaled to \( 8 \text{cm}^4 \). Referring to the core catalog, EE70 ferrite core with area product of nine is chosen.

1. Since flux density is more likely to be limited by core saturation, \( B_{max} \), corresponding maximum peak current of the primary side of coupled inductor \( I_{m} \) (\( i_{m(peak)} \)) and maximum peak current of inductor \( L \) (\( i_{L(peak)} \)) are used in Equations (74) and (75) to calculate the minimum number of primary turns capable of achieving the required inductance value and push core operation to its flux density limit. In the most step-up dc–dc converters, the coupling coefficient \( k \) needs to be more than 0.9 in order to have better energy transfer. The coupling coefficient in the proposed converter is set to 0.95. Therefore, \( I_k \) is defined as \( I_k = (1 - k)I_m / k \) calculated as \( I_k = 20 \mu \)H [18].

The toroid \( L \) and EE70 \( L_m \) ferrite cores are selected for this purpose which primary and secondary turn numbers are calculated as follows:

For inductor \( L \):

\[
N_L = \frac{L_{IM(max)}}{B_{max} A_i} \cdot 1 \cdot 10^4 = \frac{120 \text{ H} \times 20 \text{ A}}{0.25 \text{ T} \times 2.18 \text{ cm}^2} \times 10^4 = 44.03 \rightarrow N_L = 44
\]

For coupled inductor \( L_m \):

\[
N_p = \frac{L_{mIM(max)}}{B_{max} A_i} \cdot 1 \cdot 10^4 = \frac{400 \text{ H} \times 9.8 \text{ A}}{0.25 \text{ T} \times 3.24 \text{ cm}^2} \times 10^4 = 70
\]
TABLE 2 Performance comparison between the proposed converter and other topologies

| Ref  | Number of elements | Voltage gain \((n = N = 1.5, D = 0.65)\) | Switch max. stress \(V\) | Diode max. stress \(V\) | The stored energy of coupled inductor per cycle \(L J^2\) (mJ) |
|------|--------------------|-------------------------------------|---------------------------|---------------------------|---------------------------------|
| [5]  | 4 – 4 – 2 – 1 – 1   | 2\(\frac{2+n+1}{1+n}\) \((1-D)^2\) | \(\frac{n}{1+n}\) \(2+n+1\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | 4.9 |
| [6]  | 5 – 4 – 1 – 1 – 1   | 2\(\frac{2+n+1}{1+n}\) \((1-D)^2\) | \(\frac{n}{1+n}\) \(2+n+1\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | 0.76 |
| [8]  | 5 – 5 – 2 – 0 – 2   | 3\(\frac{1+n}{1+n}\) \((1-D)^2\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | 3.2 |
| [11] | 2 – 3 – 1 – 1 – 1   | 4\(\frac{1+n}{1+n}\) \((1-D)^2\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | 0.46 |
| [17] | 6 – 5 – 2 – 2 – 0   | 2\(\frac{2+n+2}{1+n}\) \((1-D)^2\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | 62.7 |
| [21] | 6 – 7 – 1 – 1 – 0   | 3\(\frac{2+n+2}{1+n}\) \((1-D)^2\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | \(\frac{n}{1+n}\) \((n+1)^{1/2}\) | 6.4 |

\[48.39 \rightarrow N_p = 50\]

\[N_n = 1.5 \quad N_p = 1.5 \times 50 \rightarrow N_s = 75\]  \( (76) \)

where \(L_{I(max)}\) is the maximum current of inductance, \(B_{max}\) and \(A_t\) are the maximum flux density of ferrite and cross-sectional area of the magnetic core, respectively.

According to American wire gauge (AWG) table formula [27], conductor diameter of the primary and secondary windings of the coupled inductor are calculated as

\[D_x = \frac{2.54}{\pi} \times 10^{-AWG/20} \text{cm} \]  \( (77) \)

The RMS value of primary and secondary currents of coupled inductor windings are equal to 4.5 and 1.3 A, respectively. Using the AWG table, the value of AWG is obtained for primary and secondary windings as 17 and 23, respectively. Using Equation (77), conductor diameters are calculated as \(D_x = 1.14 \text{ mm}\) for primary and \(D_x = 0.57 \text{ mm}\) for secondary. To avoid the effect of eddy current due to high switching frequency (50 kHz), the diameter of primary and secondary windings are selected as \(D_x = 2 \text{ mm}\) and \(D_x = 1 \text{ mm}\), which consists of four twisted wires by the diameter of 0.5 and 0.25 mm, respectively.

### 6.2 Consideration of the capacitor design

By using the prominent equation of capacitor current, \(i_C = C \frac{\Delta V_c}{\Delta t}\), and output power, \(P_{ou}\), the minimum value of capacitors is calculated which can tolerate the 2\% voltage ripple for \(C_1, C_2, \) and \(C_{s1}\) and 0.1\% voltage ripple for \(C_{s2}\).

\[i_C = C \frac{\Delta V_c}{\Delta t} \rightarrow C = i_C \frac{\Delta V_c}{\Delta V_c} \rightarrow \]  \( (78) \)

where \(r\%\) is the percentage of voltage ripple related to capacitors. In addition to Equation (79), for designing \(C_{s2}\), the value of \(C_{s2}\) should tolerate any changes of load \(R\) to provide suitable and regulated output dc voltage.

### 7 COMPARISON

A comprehensive summary of the proposed converter and the recent studies are presented in Table 2, including voltage gain, number of elements, maximum voltage stress of diodes, and power switches. As shown in this table, considering the voltage gain, the number of elements of the proposed converter is equal to the converters presented in [5, 6] and lower than [11] and [21], however, the voltage conversion ratio of the proposed converter is higher than the other references. The comparisons of voltage gain versus the duty cycle are shown in Figure 13(a). It can be seen that the voltage gain of the proposed converter is higher than other topologies. In addition, the number of elements per voltage gain versus the duty cycle is shown in Figure 13(b), which demonstrates lower elements usage in the proposed converter. The maximum voltage stress of the power switches and diodes are shown in Table 2. In addition, Figures 13(c) and (d) compare the normalised voltage stresses of power switches and diodes, respectively. It can be concluded that the normalised maximum voltage stress of power switches in the proposed converter by the duty cycle around 0.65, is lower than that presented in [5, 8, 11]. Also, the normalised maximum voltage stress of diodes in the proposed converter is higher than all other topologies. Usually, the inductors and coupled inductors are the bulkiest components in the dc–dc converter’s layouts. By increasing the output power of converters, the required
energy transferred by the coupled inductor will increase and this one will lead to larger inductor size (inductor size will be increased by required energy transferred by the inductors) and larger size of the converter. The area product of ferrite cores (size) will increase by energy transferred by the inductors. ($Ap$ will increase by $LI^2$, see Keith Billings’ [28] handbook that consists of several sections such as power converters, switch mode power supply design, flyback and forward-transformer design, and inductor design.)

The stored energy of coupled inductors is compared for each reference on the last column of Table 2 which is the main factor for the size of the coupled inductor. In this column, $L$ indicates the magnetic inductance and $I$ is the average current that flows from inductor $L$.

8 | EXPERIMENTAL VALIDATION

A prototype of a 230 W dc–dc boost converter is developed and implemented to verify the performance of the proposed converter, which is implemented and shown in Figure 14. The dc input voltage varies from 12 to 24 V and the output voltage is regulated to be 391 V. Table 3 shows the complete information about the components used in this prototype.

As mentioned in Table 3, the ATmega8A microcontroller is utilised for pulsating power switches. Also, IRFP260N, SFA2004G, and MUR840 are selected for power switches, diodes $D_1$, $D_2$, and diodes $D_3$, $D_4$, respectively. Figure 15 depicts the input and output voltages and currents of the proposed converter plus gate pulses of power switches. As shown
in Figure 15(a), the measured input current ripple is 23.5% in practice. By adding the 15 µH inductance in series with input voltage source the current ripple will reduce to 11.4% and the current ripple calculated theoretically would be 10%. The voltage gain is 32.5 \( (\approx 391/12) \). This gain is slightly less than the theoretical value of 36 that can be obtained from Equation (18). This is due to the fact that the parasitic elements are ignored in theoretical analysis. The continuous behaviour of input current is obvious in this figure, which leads the input source to become more durable.

The drain-source voltages and currents across power switches are shown in Figure 16. The maximum voltage of switches is less than 140 V, which comply with the theoretical analysis and is much less than the output voltage.

Experimental results of diode voltage and current are shown in Figure 17, which demonstrates that voltages of \( D_1 \) and \( D_2 \) are the same, and their voltage stresses are 30 V which is typically low. Also, the voltage stress across diodes \( D_3 \) and \( D_4 \) are 390 and 251 V, respectively. Figure 18 shows experimental inductor currents including current of inductor \( L \) and \( L_{k1} \). The average current value of inductor \( L \) and input currents are the same (17 A) that is in accordance with the calculation from Equation (60).

The experimental voltages waveforms of capacitors are shown in Figure 19. It is clear that voltage across capacitors \( C_1, C_2, C_{\alpha1}, \) and \( C_{\alpha2} \) are around 20, 30, 85, and 305 V, respectively, which are in accordance with the calculations from Equations (11), (12), (15) and (16). In order to evaluate the
dynamic response of the proposed converter, Figure 20 illustrates the output voltage within the load and input voltage variation. It can be concluded that the proposed converter performs a perfect load regulation and fast dynamic response. Figure 20(b) shows the experimental result of the dynamic response under input voltage variation from the dc voltage of 12 to 24 V. The fast dynamic response of the output voltage is obvious.

Theoretical values along with simulation and experimental results are provided in Table 4 to have a better comparison. Through this table, it is clear that theoretical values are higher than simulation and experimental ones; this is because of inaccurate modelling and ignoring parasitic effects of elements.

9 | LOSSES AND EFFICIENCY

The losses in this converter can be divided into coupled-inductor [29], switch, diode, and capacitor losses [30].

1. Switch losses ($L_1$ and $L_2$):

   Conduction losses ($P_c$).
Switching losses ($P_s$).

\[
L_1 (Q_1\text{ losses}) = P_{C1} + P_{Q1} \\
L_1 = \left( I_{Q1\text{ (rms)}}^2 \times R_{DS(on)} \right) \\
+ \left( \frac{1}{2} \times V_{DS} \times I_{Q1\text{ (Low)}} \times T_s \times f_s + \frac{1}{2} \times V_{DS} \times I_{Q1\text{ (Peak)}} \times T_f \times f_s \right) \\
\tag{80}
\]

\[
L_2 (Q_2\text{ losses}) = P_{C2} + P_{Q2} \\
L_2 = \left( I_{Q2\text{ (rms)}}^2 \times R_{DS(on)} \right) \\
+ \left( \frac{1}{2} \times V_{DS} \times I_{Q2\text{ (Low)}} \times T_s \times f_s + \frac{1}{2} \times V_{DS} \times I_{Q2\text{ (Peak)}} \times T_f \times f_s \right) \\
\tag{81}
\]
**FIGURE 20** Dynamic response of the proposed converter. (a) Under step load variation from half load (191 W) to full load (382 W), (b) under step input voltage variation from dc voltage of 12 to 24 V.

**TABLE 3** Experimental parameters

| Components                  | Parameters          |
|-----------------------------|---------------------|
| Input voltage ($V_{in}$)    | 12–24 V             |
| Output voltage ($V_o$)      | 390 V               |
| Power (rated)               | 230 W               |
| Switching frequency ($f$)   | 50 kHz              |
| Power switches ($Q_1, Q_2$) | IRFP260N            |
| Diodes ($D_1$–$D_2$)       | SFAF2004G           |
| Capacitor ($C_1$–$C_2$)    | 680 µF              |
| Capacitor ($C_{o1}$)        | 120 µF              |
| Capacitor ($C_{o2}$)        | 470 µF              |
| Inductor ($L$)              | 120 µH (Toroid)     |
| The coupled inductor ($L_m$)| 400 µH (EE70)       |
| Leakage inductance ($L_{11}$–$L_{42}$) | 20 mH          |
| The primary winding ($N_p$) | 50                  |
| Secondary winding ($N_s$)   | 75                  |
| $R$ (load)                  | 800 Ω               |
| Duty cycle ($D$)            | 0.65                |
| Microcontroller             | At mega 8A          |

where $T_r$ and $T_f$ represent turn-on time (rise time) and turn-off time (falling time) of power switches, respectively, and $R_{DS(on)}$ is the on-state resistance of switches that is 0.027 Ω and $I_{p}$ represents the RMS value of the current passing through the switch.

1. **Diode conduction losses ($P_{d}$)**

$$P_{d} = P_{df} + P_{dc}$$

$$L_d = P_{df} + P_{dc}$$

where $V_f$ and $r_F$ represent the forward-voltage drop and forward resistance of diodes, respectively.

1. Coupled inductor losses ($L_4$)

Copper losses ($P_{cu}$)

Core losses ($P_{fe}$)

$$L_4 = P_{cu} + P_{fe}$$

$$P_{cu} = RL \times I_{rms}^2$$

$$P_{fe} = 0.074 \times B^{2.85} \times f^{1.43} \times L_p \times A_e$$

where $R_L$ represents coupled-inductor winding resistance and $B$ is the magnetic flux density, $f$, $L_p$ and $A_e$ represent frequency, magnetic path length, and cross-sectional area of the magnetic core, respectively.

1. Capacitor losses ($L_5$)

$$L_5 = R_{C1} \times I_{C1(rms)}^2 + R_{C2} \times I_{C2(rms)}^2 + R_{C3} \times I_{C3(rms)}^2 + R_{C4} \times I_{C4(rms)}^2$$

The load current under the output voltage of 391 V is about 0.5 A. So, the efficiency can be calculated as

$$\eta = \frac{P_o}{P_o + P_{loss}} = \frac{V_o \times I_o}{V_o \times I_o + P_{loss}}$$
TABLE 4  Theoretical, simulation, and experimental average values and stresses of the proposed converter

| Parameter | Theoretical value | Simulation value | Experimental value |
|-----------|-------------------|------------------|--------------------|
| Voltage gain | 36 | 33.3 | 32.5 |
| $V_{c1}$ | 22.3 V | 20 V | 19 V |
| $V_{c2}$ | 34.3 V | 32 V | 31 V |
| $V_{co1}$ | 103 V | 87 V | 85 V |
| $V_{co2}$ | 328 V | 313 V | 306 V |
| $V_{D1}$ | 22.3 V | 4 A | 21 V | 3.5 A | 19.5 V | 3.3 A |
| $V_{D2}$ | 22.3 V | 4 A | 21 V | 3.5 A | 19.5 V | 3.3 A |
| $V_{D3}$ | 270 V | 0.53 A | 260 V | 0.51 A | 254 V | 0.49 A |
| $V_{D4}$ | 96 V | 0.53 A | 91 V | 0.51 A | 88 V | 0.49 A |
| $I_{Q1}$ | 12 V | 16.7 A | 11.5 V | 15 A | 11 V | 14 A |
| $I_{Q2}$ | 53 V | 4.33 A | 50 V | 3 A | 44 V | 2.7 A |
| $ID_{1}$ (peak) = $ID_{2}$ (peak) | 11 A | 10.5 A | 8 A |
| $ID_{3}$ (peak) = $ID_{4}$ (peak) | 2.5 A | 2 A | 1.8 A |
| $VD_{1}$ (peak) = $VD_{2}$ (peak) | 34.3 V | 31 V | 30 V |
| $VD_{3}$ (peak) | 431 V | 279 V | 400 V | 260 V | 390 V | 251 V |
| $IQ_{1}$ (peak) = $IQ_{2}$ (peak) | 27 A | 7 A | 26.2 A | 6.4 A | 25 A | 6 A |
| $IQ_{3}$ (peak) = $IQ_{4}$ (peak) | 34.2 V | 152 V | 33 V | 145 V | 32 V | 140 V |

Figure 21 shows the total losses of the proposed converter and its components share on the total losses. Switches and coupled-inductor losses are the major sources for converter total losses. By the use of Equation (85), the efficiency is calculated for different output powers and can be depicted as an efficiency diagram in Figure 22. It is clear that the experimental efficiency is less than the theoretical one. In both cases, the maximum efficiency has occurred at approximately 60% of rated power in 230 W.

10 | CONCLUSION

A coupled inductor-based boost converter is presented in this study, which has the following merits:

1. A high voltage gain, by medium-duty cycle, and the lower turns ratio of the coupled inductor, also lower number counts of components
2. In practice, there are some voltage spikes across the components like power switches and diodes due to leakage inductance of the coupled inductor. Utilising $D_3$ and $D_4$ reduce these spikes to an acceptable level.
3. Due to the reduced voltage stress across the power switches, which is lower than the output voltage, low on-state resistance power switches were implemented.

Complete comparison verifies that the proposed topology has high voltage gain, lower component number per voltage gain, and lower voltage stress on switching devices. CCM and DCM operations were thoroughly discussed. Experimental results showed that average conversion efficiency was higher than almost 94%, which makes it suitable for the low-voltage renewable energy resources (maximum efficiency was measured to be 95.8%). Theoretical analysis and dynamic response of the proposed converter from light load to heavy load were provided too. The experimental result of step variation of input voltage from 12 to 24V was presented and the well-regulated output voltage was obtained.

**REFERENCES**

1. Forouzesh, M., et al.: Step-up DC-DC converters: A comprehensive review of voltage-boosting techniques, topologies, and applications. IEEE Trans. Power Electron. 32(12), 9143–9178 (2017)
2. Jiosis de Paula, W., et al.: Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter. IET Power Electron. 8(10), 2044–2057 (2015)
3. Tofoli, E.L., et al.: Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter. IET Power Electron. 8(10), 2044–2057 (2015)
4. Ebrahimi, R., et al.: Coupled-inductor-based high step-up DC-DC converter. IET Power Electron. 12(12), 3093–3104 (2019)
5. Wang, Y., et al.: A single switch quadratic boost high step up DC-DC converter. IEEE Trans. Ind. Electron. 66(6), 4387–4397 (2018)
6. Hu, X., Gong, C.: A high voltage gain DC-DC converter integrating coupled-inductor and diode–capacitor techniques. IEEE Trans. Power Electron. 29(2), 789–800 (2014)
7. Chen, S.M., et al.: A cascaded high step-up DC-DC converter with single switch for microsource applications. IEEE Trans. Power Electron. 26(4), 1146–1153 (2011)
8. Zhao, Y., et al.: A DC-DC boost converter with a wide input range and high voltage gain for fuel cell vehicles. IEEE Trans. Power Electron. 34(5), 4100–4111 (2018)
9. Yu, W., et al.: High efficiency converter with charge pump and coupled inductor for wide input photovoltaic AC module applications. In: 2009 IEEE Energy Conversion Congress and Exposition, ECCE 2009, San Jose, California, pp. 3895–3900 (2009)
10. Liang, T.-J., et al.: Novel isolated high-step-up DC-DC converter with valley lift.” IEEE Trans. Ind. Electron. 60(4), 1483–1491 (2013)
11. Zheng, Y., Smedley, K.M.: Analysis and design of a single-switch high step-up coupled-inductor boost converter. IEEE Trans. Power Electron. 35(1), 535–545 (2020)
12. Kouko, S., et al.: Recent advances and industrial applications of multilevel converters. IEEE Trans. Ind. Electron. 57(8), 2533–2580 (2010)
13. Forouzesh, M., et al.: High efficiency high step-up DC–DC converter with dual coupled inductors for grid-connected photovoltaic systems. IEEE Trans. Ind. Electron. 33(7), 5967–5982 (2018)
14. Kanamarlapudi, V.R.K., et al.: A new zvs full-bridge DC-DC converter for battery charging with reduced losses over full-load range. IEEE Trans. Ind. Appl. 54(1), 571–579 (2018)
15. Liu, H., et al.: A novel high step-up dual switches converter with coupled inductor and voltage multiplier cell for a renewable energy system. IEEE Trans. Power Electron. 31(7), 4974–4983 (2016)
16. Tseng, K.C., et al.: A high step-up converter with a voltage multiplier module for a photovoltaic system. IEEE Trans. Power Electron. 28(6), 3047–3057 (2013)
17. Nouri, T., et al.: An interleaved high step-up converter with coupled inductor and built-in transformer voltage multiplier cell techniques. IEEE Trans. Power Electron. 66(3), 1894–1905 (2018)
18. Zhu, G., et al.: Modeling and design considerations of coupled inductor converters modeling and design considerations of coupled inductor converters. In: 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Palm Springs, California, pp. 7–13 (2010)
19. Ayachit, A., Kazimierczuk, M.K.: Averaged small-signal model of PWM DC-DC converters in CCM including switching power loss. IEEE Trans. Circuits Syst. II Express Briefs 66(2), 262–266 (2019)
20. Dang, Z., Qahouq, J.A.A.: Permanent-magnet coupled power inductor for multiphase DC-DC power converters. IEEE Trans. Ind. Electron. 64(3), 1971–1981 (2017)
21. Azizkandi, M.E. et al.: Two- and three-winding coupled-inductor-based high step-up DC-DC converters for sustainable energy applications. IET Power Electron. 13(1), 144–156 (2020)
22. Yang, J., Yu, D., Cheng, H., Zan, X., Wen, H.: Dual-coupled-inductors-based high step-up DC/DC converter without input electrolytic capacitor for PV application. IEEE Trans. Power Electron. 10(6), 646–656 (2017)
23. Maalandish, M., et al.: A new high step-up DC/DC converter using one switch and lower losses for photovoltaic applications. IEEE Trans. Power Electron. 11(13), 2–13 (2018)
24. Karimian, F., Nahavandi, A.: Design and analysis of a new structure of non-isolated DC-DC cuk-boost converter with high voltage gain. IET Power Electron. 12(3), 530–540 (2019)
25. Zhang, Y., et al.: A wide input-voltage range quasi-Z-source boost DC-DC converter with high-voltage gain for fuel cell vehicles. IEEE Trans. Ind. Electron. 65(6), 5201–5212 (2018)
26. Dixon, L.H.: Transformer and inductor design for optimum circuit performance. In: SEMI500 2002 Power Supply Design Seminar Handbook, Texas Instruments Inc., Dallas, Texas, pp. 29 (2002)
27. Dixon, Lloyd H.: Magnetics Design Handbook, pp. 1–123.Texas Instruments Inc., Dallas, Texas (2011)
28. Billings, Keith: Power Supply Handbook. McGraw-Hill, New York (1999)
29. Kojabadi, H.M., et al.: High boost transformer-based Z-source inverter and built-in transformer voltage multiplier cell techniques. IEEE Trans. Power Electron. 10(13), 2–13 (2018)
30. Kojabadi, H.M., et al.: Experimental and theoretical analysis of trans-z-source inverters with leakage inductance effects. IEEE Trans. Ind. Electron. 65(2), 977–987 (2017)

**How to cite this article**: Ghaffarpour M, Ebrahimi R, Kojabadi HM, Chang L, Guerrero JM. Novel high voltage gain dc–dc converter with dynamic analysis. *IET Power Electron.*, 2021;14:562–583.
https://doi.org/10.1049/pel2.12028
\[ \begin{bmatrix}
\frac{di_L}{dt} \\
\frac{di_{Lm}}{dt} \\
\frac{di_{Lk1}}{dt} \\
\frac{di_{Lk2}}{dt} \\
\frac{du_{c1}}{dt} \\
\frac{du_{c2}}{dt} \\
\frac{du_{co1}}{dt} \\
\frac{du_{co2}}{dt}
\end{bmatrix} = \begin{bmatrix}
0 & 0 & 0 & 0 & \frac{d-1}{L} & 0 & 0 & 0 \\
0 & 0 & 0 & k \frac{d}{L_{sw}} & \frac{k(ud+1)}{(n+1)L_{sw}} & 0 & \frac{k(d-1)}{(n+1)L_{sw}} & 0 \\
0 & 0 & 0 & -\frac{d(k-1)}{L_{k3}} & -\frac{(nd+1)(1-k)}{(n+1)L_{k3}} & 0 & -\frac{(k-1)(d-1)}{(n+1)L_{k3}} & 0 \\
0 & 0 & 0 & 0 & -\frac{(d-1)}{(n+1)L_{k2}} & \frac{d}{L_{k2}} & \frac{n(d-1)}{(n+1)L_{k2}} & 0 \\
0 & 0 & 0 & -\frac{d}{C} & 0 & 0 & -\frac{1}{RC} & -\frac{1}{RC} \\
0 & 0 & 1 - \frac{d}{C} & 0 & 0 & 0 & -\frac{1}{RC} & -\frac{1}{RC}
\end{bmatrix}
\begin{bmatrix}
i_L \\
i_{Lm} \\
i_{Lk1} \\
i_{Lk2} \\
u_{c1} \\
u_{c2} \\
u_{co1} \\
u_{co2}
\end{bmatrix}
\]

\[ u_{in}(t)u_o(t) = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix} \]

(A.1)
\[
\begin{bmatrix}
\frac{d\hat{I}_L(t)}{dt} \\
\frac{d\hat{I}_{sw}(t)}{dt} \\
\frac{d\hat{I}_{sk1}(t)}{dt} \\
\frac{d\hat{I}_{sk2}(t)}{dt} \\
\frac{d\hat{u}_{s1}(t)}{dt} \\
\frac{d\hat{u}_{s2}(t)}{dt}
\end{bmatrix}
= \begin{bmatrix}
0 & 0 & 0 & 0 & \frac{d - 1}{L} & 0 & 0 \\
0 & 0 & 0 & \frac{kd}{L_{sw}} & \frac{k(nd + 1)}{(n + 1) L_{sw}} & 0 & \frac{k(d - 1)}{(n + 1) L_{sw}} \\
0 & 0 & 0 & \frac{-d(k - 1)}{L_{sk1}} & \frac{-(nd + 1)(1 - k)}{(n + 1) L_{sk1}} & 0 & \frac{-(k - 1)(d - 1)}{(n + 1) L_{sk1}} \\
0 & 0 & 0 & 0 & \frac{-n(d - 1)}{(n + 1) L_{sk2}} & \frac{d}{L_{sk2}} & \frac{n(d - 1)}{(n + 1) L_{sk2}} \\
0 & 0 & 0 & \frac{-d}{C} & 0 & 0 & \frac{-1}{RC} \\
0 & 0 & \frac{1 - d}{C} & 0 & 0 & \frac{-1}{RC} & \frac{-1}{RC}
\end{bmatrix}
\begin{bmatrix}
\hat{I}_L(t) \\
\hat{I}_{sw}(t) \\
\hat{I}_{sk1}(t) \\
\hat{I}_{sk2}(t) \\
\hat{u}_{s1}(t) \\
\hat{u}_{s2}(t)
\end{bmatrix}
\]

\[
\begin{bmatrix}
\frac{1}{L} \\
\frac{k}{L_{sw}} \\
\frac{1 - k}{L_{sk1}} \\
0 \\
0 \\
0
\end{bmatrix}
\begin{bmatrix}
0 & 0 & 0 & \frac{k}{L_{sw}} & \frac{kn}{(n + 1) L_{sw}} & 0 & \frac{k}{(n + 1) L_{sw}} \\
0 & 0 & 0 & \frac{(1 - k)}{L_{sk1}} & \frac{n(1 - k)}{(n + 1) L_{sk1}} & 0 & \frac{-(k - 1)}{(n + 1) L_{sk1}} \\
0 & 0 & 0 & 0 & \frac{-n}{(n + 1) L_{sk2}} & \frac{1}{L_{sk2}} & \frac{n}{(n + 1) L_{sk2}} \\
0 & 0 & 0 & \frac{-1}{C} & 0 & 0 & \frac{-1}{RC} \\
0 & 0 & \frac{-1}{C} & 0 & 0 & \frac{-1}{RC} & \frac{-1}{RC}
\end{bmatrix}
\begin{bmatrix}
I_L \\
I_{sw} \\
I_{sk1} \\
I_{sk2} \\
U_{s1} \\
U_{s2}
\end{bmatrix}
\]

\[
n_s(t) = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 \end{bmatrix}
\]

\[(A.2)\]