Review Article

FinFETs: From Devices to Architectures

Debajit Bhattacharya and Niraj K. Jha

Department of Electrical Engineering, Princeton University, Princeton, NJ 08544, USA

Correspondence should be addressed to Niraj K. Jha; jha@princeton.edu

Received 4 June 2014; Accepted 23 July 2014; Published 7 September 2014

Academic Editor: Jaber Abu Qahouq

Copyright © 2014 D. Bhattacharya and N. K. Jha. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Since Moore's law driven scaling of planar MOSFETs faces formidable challenges in the nanometer regime, FinFETs and Trigate FETs have emerged as their successors. Owing to the presence of multiple (two/three) gates, FinFETs/Trigate FETs are able to tackle short-channel effects (SCEs) better than conventional planar MOSFETs at deeply scaled technology nodes and thus enable continued transistor scaling. In this paper, we review research on FinFETs from the bottommost device level to the topmost architecture level. We survey different types of FinFETs, various possible FinFET asymmetries and their impact, and novel logic-level and architecture-level tradeoffs offered by FinFETs. We also review analysis and optimization tools that are available for characterizing FinFET devices, circuits, and architectures.

1. Introduction

Relentless scaling of planar MOSFETs over the past four decades has delivered ever-increasing transistor density and performance to integrated circuits (ICs). However, continuing this trend in the nanometer regime is very challenging due to the drastic increase in the subthreshold leakage current ($I_{\text{off}}$) [1–3]. Due to the very narrow channel lengths in deeply scaled MOSFETs, the drain potential begins to influence the electrostatics of the channel and, consequently, the gate loses adequate control over the channel. As a result, the gate is unable to shut off the channel completely in the off-mode of operation, which leads to an increased $I_{\text{off}}$ between the drain and the source. The use of thinner gate oxides and high-$k$ dielectric materials helps alleviate this problem by increasing the gate-channel capacitance. However, thinning of gate oxides is fundamentally limited by the deterioration in gate leakage and gate-induced drain leakage (GIDL) [4–6]. Multiple-gate field-effect transistors (MGFETs), which are an alternative to planar MOSFETs, demonstrate better screening of the drain potential from the channel due to the proximity of the additional gate(s) to the channel (i.e., higher gate-channel capacitance) [7–12]. This makes MGFETs superior to planar MOSFETs in short-channel performance metrics, such as subthreshold slope (S), drain-induced barrier lowering (DIBL), and threshold voltage ($V_{\text{th}}$) roll-off. Improvement in these metrics implies less degradation in the transistor's $V_{\text{th}}$ with continued scaling, which in turn implies less degradation in $I_{\text{off}}$.

So far, we have referred to planar MOSFETs built on bulk-Si wafers (or bulk MOSFETs) as planar MOSFETs. Fully-depleted silicon-on-insulator (FDSOI) MOSFETs (planar MOSFETs built atop SOI wafers) avoid the extra leakage paths from the drain to source by getting rid of the extra substrate beneath the channel [13, 14]. Their performance metrics are comparable with those of double-gate FETs (DGFETs), which are MGFETs with two gates. Both offer reduced junction capacitance, higher $I_{\text{on}}/I_{\text{off}}$ ratio, better S, and improved robustness against random dopant fluctuation (RDF). However, DGFETs have a more relaxed constraint on channel thickness, which makes DGFETs more scalable than FDSOI MOSFETs in the long run [15, 16]. Also, DGFET structures can be built on bulk-Si wafers, as well, which makes DGFETs more attractive to foundries that do not want to switch to an SOI process [17, 18].

Among all MGFETs, FinFETs (a type of DGFET) and Trigate FETs (another popular MGFET with three gates) have emerged as the most desirable alternatives to MOSFETs due to their simple structures and ease of fabrication [19–27]. Two or three gates wrapped around a vertical channel enable
easy alignment of gates and compatibility with the standard CMOS fabrication process. In Trigate FETs, an additional selective etching step of the hard mask is involved in order to create the third gate on top of the channel. Although this third gate adds to process complexity, it also leads to some advantages like reduced fringe capacitances and additional transistor width [28–30].

FinFET/Trigate devices have been explored thoroughly in the past decade. A large number of research articles have been published that demonstrate the improved short-channel behavior of these devices over conventional bulk MOSFETs [19–22, 31–33]. Many researchers have presented novel circuit design styles that exploit different kinds of FinFETs [34–48]. Researchers have also explored various symmetric and asymmetric FinFET styles and used them in hybrid FinFET logic gates and memories [49–66]. Newer architectures for caches, networks-on-chip (NoCs), and processors based on such logic gates and memories have also been explored [67–74]. In spite of these advancements in FinFET research, articles that provide a global view of FinFETs from the device level to the topmost architecture level are scarce. Mishra et al. provided such a view at the circuit level [75]. However, FinFETs are not covered at other levels of the design hierarchy. Also, at the circuit level, much progress has been made since the publication of that book chapter. Our article is aimed at a wide range of readers: device engineers, circuit designers, and hardware architects. Our goal is to provide a global view of FinFET concepts spanning the entire IC design hierarchy.

The paper is organized as follows. In Section 2, we review the different types of FinFETs and possible asymmetries that can be designed into their structures. We also discuss the sources of process variations in FinFETs and their impact on FinFET performance. We discuss FinFET process simulation, device simulation, and compact models in Section 3. We describe novel FinFET inverter (INV) and NAND gates, flip-flops, latches, static random-access memory (SRAM), and dynamic random-access memory (DRAM) cells in Section 4. In Section 5, we discuss circuit-level analysis and optimization methodologies and a novel interconnect scheme that leverages FinFETs. We then present a survey of process-temperature-voltage (PVT) variation-aware architecture-level simulation tools in Section 6 and conclude in Section 7.

2. FinFETs

In 1989, Hisamato et al. fabricated a double-gate SOI structure which they called a fully-depleted lean channel transistor (DELTA) [76]. This was the first reported fabrication of a FinFET-like structure. FinFETs have attracted increasing attention over the past decade because of the degrading short-channel behavior of planar MOSFETs [19–24]. Figure 1 demonstrates the superior short-channel performance of FinFETs over planar MOSFETs with the same channel length. Figure 2 shows a conventional planar MOSFET and a FinFET. While the planar MOSFET channel is horizontal, the FinFET channel (also known as the fin) is vertical. Hence, the height of the channel \( H_{\text{FIN}} \) determines the width \( W \) of the FinFET. This leads to a special property of FinFETs known as width quantization. This property says that the FinFET width must be a multiple of \( H_{\text{FIN}} \), that is, widths can be increased by using multiple fins. Thus, arbitrary FinFET widths are not possible. Although smaller fin heights offer more flexibility, they lead to multiple fins, which in turn leads to more silicon area. On the other hand, taller fins lead to less silicon footprint, but may also result in structural instability. Typically, the fin height is determined by the process engineers and is kept below four times the fin thickness [77, 78].

Although FinFETs implemented on SOI wafers are very popular, FinFETs have also been implemented on conventional bulk wafers extensively [79–81]. Figure 3 shows FinFETs implemented on bulk and SOI wafers. Unlike bulk FinFETs, where all fins share a common Si substrate (also known as the bulk), fins in SOI FinFETs are physically isolated. Some companies prefer the bulk technology because it is easier to migrate to bulk FinFETs from conventional bulk MOSFETs. However, FinFETs on both types of wafers are quite comparable in terms of cost, performance, and yield, and it is premature to pick a winner. From this point on, our discussion will be limited to SOI FinFETs unless otherwise mentioned.

Trigate FETs, referred to interchangeably as FinFETs, in this paper so far, are a variant of FinFETs, with a third gate on top of the fin. Intel introduced Trigate FETs at the 22 nm node in the Ivy-Bridge processor in 2012 [28, 82]. Figure 4 shows a Trigate FET along with a FinFET. The thickness of the dielectric on top of the fin is reduced in Trigate FETs in order to create the third gate. Due to the presence of the third gate, the thickness of the fin also adds to the channel width. Hence, Trigate FETs enjoy a slight width advantage over FinFETs. Trigate FETs also have less gate-source capacitance compared to FinFETs due to additional current conduction at the top surface, but this advantage is diminished by increased parasitic resistance [29].
Yang and Fossum compared Trigate FETs and FinFETs and argued that FinFETs are superior to Trigate FETs in the long run [83]. They showed that although undoped Trigate FETs may enjoy more relaxed body thickness, they are not competitive with FinFETs in SCE metrics. When trying to achieve comparable SCE metrics, Trigate FETs lose the scaling advantage and suffer from significant layout area disadvantage. However, like the bulk versus SOI debate, it is also premature to declare a clear winner between FinFETs and Trigate FETs. From this point onwards, we will consider FinFETs only unless stated otherwise.

FinFETs can be fabricated with their channel along different directions in a single die. Fabrication of planar MOSFET channels along any crystal plane other than ⟨100⟩ is difficult due to process variations and interface traps [36, 84]. However, FinFETs can be fabricated along the ⟨110⟩ plane as well. This results in enhanced hole mobility. ⟨110⟩-oriented FinFETs can be fabricated by simply rotating the transistor layout by 45° in the plane of a ⟨100⟩ wafer [85]. Thus, nFinFETs implemented along ⟨100⟩ and pFinFETs along ⟨110⟩ lead to faster logic gates since this gives designers an opportunity to combat the inherent mobility difference between electrons and holes. However, this multiorientation scheme has an obvious drawback of increased silicon area [85]. In the following sections, we discuss FinFET classifications and process variations in detail.

2.1. FinFET Classification. There are two main types of FinFETs: shorted-gate (SG) and independent-gate (IG). SG FinFETs are also known as three-terminal (3T) FinFETs and IG FinFETs as four-terminal (4T) FinFETs. In SG FinFETs, both the front and back gates are physically shorted, whereas in IG FinFETs, the gates are physically isolated (Figure 5). Thus, in SG FinFETs, both gates are jointly used to control the electrostatics of the channel. Hence, SG FinFETs show higher on-current ($I_{on}$) and also higher off-current ($I_{off}$ or the subthreshold current) compared to those of IG FinFETs. IG FinFETs offer the flexibility of applying different signals or voltages to their two gates. This enables the use of the back-gate bias to modulate the $V_{th}$ of the front gate linearly. However, IG FinFETs incur a high area penalty due to the need for placing two separate gate contacts.

SG FinFETs can be further categorized based on asymmetries in their device parameters. Normally, the workfunctions ($\Phi$) of both the front and back gates of a FinFET are the same. However, the workfunctions can also be made different. This leads to an asymmetric gate-workfunction SG FinFET or ASG FinFET (Figure 6) [86, 87]. ASG FinFETs can be fabricated with selective doping of the two gate-stacks. They have very promising short-channel characteristics and have two orders of magnitude lower $I_{off}$ compared to that of an SG FinFET, with $I_{on}$ only somewhat lower than that of an SG FinFET [49]. Figures 7 and 8 show comparisons of the drain current $I_{DS}$ versus front-gate voltage $V_{GFS}$ curves for SG, IG, and ASG nFinFETs and pFinFETs, respectively, demonstrating the advantages of ASG FinFETs.
Figure 4: Structural comparison between (a) FinFET and (b) Trigate FET.

Figure 5: Structural comparison between (a) SG and (b) IG FinFET.

Figure 6: Structural comparison between (a) SG and (b) ASG FinFET; shaded gate implies different workfunctions.
Advances in Electronics

FinFETs (Figure 9) can lead to improved short-channel characteristics because of an indirect increase in channel length. However, this improvement comes at the cost of an increased layout area. This asymmetry also destroys the conventional interchangeable source-drain concept in CMOS. An asymmetry is created in the drain-to-source current $I_{DS}$ and source-to-drain current $I_{SD}$, because of the extra underlap. This asymmetry affects FinFET pass transistor performance. Asymmetric drain-source doped (AD) FinFETs (Figure 10), with an order of magnitude difference in the drain and source doping concentrations, have been exploited in [58]. This also destroys the conventional symmetry in $I_{DS}$ and $I_{SD}$, which again leads to asymmetric FinFET pass transistor performance. SCEs are improved in AD FinFETs because of lower electric fields in the lower-doped drain. FinFETs with asymmetric oxide thickness (ATox) (Figure 11) have also been proposed [88, 89]. Such FinFETs have good subthreshold slopes. Use of IG FinFET (or 4T FinFET) in this context also enables variable $V_{th}$'s. This asymmetry can be achieved using an ion-bombardment-enhanced etching process. Finally, asymmetric fin-height FinFETs have also been explored [61, 90]. Since the channel width of a FinFET is proportional to
Figure 11: Asymmetric oxide thickness (ATox) FinFET [89].

Table 1: 22 nm SOI FinFET parameter values.

| Parameter | Value |
|-----------|-------|
| $L_{GF}, L_{GB}$ (nm) | 24 |
| Effective $T_{OXF}, T_{OXB}$ (nm) | 1 |
| $T_{SI}$ (nm) | 10 |
| $H_{FIN}$ (nm) | 40 |
| $H_{GB}$ (nm) | 10 |
| $L_{SPF}, L_{SPB}$ (nm) | 12 |
| $L_{UN}$ (nm) | 4 |
| $N_{BODY}$ (cm$^{-3}$) | $10^{15}$ |
| $N_{S/D}$ (cm$^{-3}$) | $10^{20}$ |
| $\Phi_{GF}, \Phi_{GB}$ (eV) | 4.4(n), 4.8(p) |
| FP (nm) | 50 |
| GP (nm) | 92 |

Figure 12: A 2D cross-section of a 3D nFinFET with extended source and drain [49].

In planar MOSFETs, a sufficient number of dopants must be inserted into the channel in order to tackle SCEs. However, this means that RDF may lead to a significant variation in $V_{th}$. For example, at deeply scaled nodes, the $3(\sigma/\mu)$ variation in $V_{th}$ caused by discrete impurity fluctuation can be greater than 100% [91]. Since FinFETs enable better SCE performance due to the presence of the second gate, they do not need a high channel doping to ensure a high $V_{th}$. Hence, designers can keep the thin channel (fin) at nearly intrinsic levels ($10^{15}$ cm$^{-3}$). This reduces the statistical impact of RDF on $V_{th}$. The desired $V_{th}$ is obtained by engineering the workfunction of the gate material instead. Low channel doping also ensures better mobility of the carriers inside the channel. Thus, FinFETs emerge superior to planar MOSFETs by overcoming a major source of process variation.

FinFETs do suffer from other process variations. Due to their small dimensions and limited photolithographic resolution cause statistical fluctuations in nanoscale device parameters. These fluctuations cause variations in electrical device parameters, such as $V_{th}$, $I_{on}$, $I_{off}$, and so forth, known as process variations. These variations can be inter-die or intra-die, correlated or uncorrelated, depending on the fabrication process. They lead to mismatched device strengths and degrade the yield of the entire die. This is why continued scaling of planar MOSFETs has become so difficult.

SOI FinFETs because the oxide layer under the fin has poor thermal conductivity. Hence, heat generated in the fin cannot dissipate easily in SOI FinFETs. Bhoj and Jha have evaluated SG, IG, and ASG FinFETs under temperature variation and found that even though $I_{\text{off}}$ degrades for all three FinFETs at a higher temperature, ASG FinFETs still remain the best and retain a 100x advantage over SG FinFETs, as shown in Figure 14 [49]. They also showed the distribution of $I_{\text{off}}$ under process variations for the three FinFETs (Figure 15).

3. FinFET Device Characterization

In this section, we discuss various ways of characterizing FinFET devices through simulation. Process simulation followed by device simulation constitutes a technology computer-aided design (TCAD) characterization flow of nanoscale devices, such as FinFETs. Compact models, on the other hand, have been another very popular way of characterizing CMOS devices for decades.

3.1. Process Simulation. Real devices undergo several processing steps. The functionality and performance of the fabricated devices depend on how optimized the process flow is. TCAD process simulation is, therefore, an important step in FinFET device optimization. Process simulation is followed by device simulation. These two simulation steps form an optimization loop in which small changes in the process flow (e.g., time, temperature, doses, etc.) can lead to desirable electrical characteristics of the device. Thus, process simulation helps device engineers explore the parameter space of the process, obviating the need for actual device fabrication. Although 3D process simulation is computationally very expensive, it not only gives good insights into device physics but also provides a cost-effective pre-fabrication process optimization flow.

The Sentaurus process and device simulator from Synopsys is a widely used tool for process simulation [99]. Its 3D process simulation framework is compatible with the mainstream 2D TCAD framework TSUPREM4/MEDICI.
(also from Synopsys). The 2D framework has been used by designers over the past decade and has been well-calibrated with advanced CMOS libraries. Nawaz et al. have implemented a complete FinFET process flow as a commercially-available process and device simulation environment [100]. As in real devices, all important geometrical features, such as corner roundings and 3D facets, have been implemented in their setup.

Process simulations of large layouts that consist of multiple devices incur extremely high computational costs. A novel layout/process/device-independent TCAD methodology was proposed in [54] in order to overcome the process simulation barrier for accurate 3D TCAD structure synthesis. In it, Bhoj et al. adopt an automated structure synthesis approach that obviates the need for repetitive 3D process simulations for different layouts. In this approach, process-simulated unit devices are placed at the device locations in the layout, eliminating the need for process simulation of the entire layout, thereby reducing computational costs significantly. This structure synthesis approach, followed by transport analysis based capacitance extraction methodology, has been shown to capture accurate parasitic capacitances in FinFET SRAMs and ring oscillators in a practical timeframe [54, 63, 66]. Accurate extraction of parasitic capacitances has led to a comprehensive evaluation of transient metrics of various FinFET SRAM bitcells [55].

3.2. Device Simulation. After process simulation generates a meshed device structure, device simulation is performed on the structure by invoking appropriate transport models. The conventional drift-diffusion transport model is not adequate for capturing SCEs in nanometer MOSFETs and FinFETs. The hydrodynamic model, with quantum corrections (such as density gradient models), has been popular among researchers for FinFET device simulation [101]. Other more accurate models, such as Green's function based solution to Boltzmann's transport equation, impose a drastic computational burden [101]. In order to simulate circuits with multiple devices, Sentaurus device (Synopsys) allows mixed-mode device simulation. Here, individual FinFET devices are connected externally using wires or other circuit elements to form a netlist and coupled transport equations are solved on the entire netlist. This feature enables device engineers to see how the device behaves when used in a circuit.

3.3. Compact Models. Physics based compact models of FinFETs have been a very useful tool for designers. Berkeley short-channel IGFET model (BSIM) and University of Florida double-gate model (UFDG) for SOI multigate MOSFETs and FinFETs were built using TCAD and calibrated using fabricated hardware [102–105]. These models are compatible with commercial circuit simulators, such as simulation program with integrated circuit emphasis (SPICE). Hence, large netlists can be simulated with these models as long as the solution space is within their range. However, device simulation precedes derivation of compact models and is more accurate. Thus, all results presented in this article are based on mixed-mode device simulations.

4. FinFET Standard Cells

After the characterization of individual n/pFinFET devices, we move one level up to characterization of FinFET logic gates, latches, flip-flops, and memory cells, which are the building blocks of any digital integrated circuit [49–51]. IG and ASG FinFETs offer new leakage-delay tradeoffs in FinFET logic gates that can be exploited in low-power or high-performance applications. The schematic diagrams of SG and IG FinFETs are shown in Figure 16. Schematic diagrams of ASG FinFETs are shown in Figure 17. Bhoj and Jha have performed an in-depth analysis and comparison of SG, IG, and ASG FinFET based INV and NAND2 (two-input NAND) gates [49]. These two gates are the most essential building blocks of any logic library because any logic network can be built with just these two gates.

4.1. SG/IG INV. There are four possible configurations of an INV based on how SG and IG FinFETs are combined to implement them. They are called SG, low-power (LP), IGn, and IGp INV. Their schematic diagrams are shown in Figure 18. As suggested by its name, an SG INV has SG n/pFinFETs. It has a highly compact layout. The other three configurations use at least one IG FinFET. The back-gate of an IG pFinFET (nFinFET) is tied to a \( V_{HIGH} \) (\( V_{LOW} \)) signal. When these signals are reverse-biased, for example, when \( V_{HIGH} \) is 0.2 V above \( V_{DD} \) and \( V_{LOW} \) is 0.2 V below ground, there is a significant reduction in \( I_{off} \). The presence of an IG FinFET also leads to a more complex layout, resulting in 36% area overhead relative to that of an \( x \) 2 SG INV (that is double the size of a minimum-sized SG INV). Table 2 compares the normalized area, delay, and leakage of the various INVs. Clearly, SG INV is the best in area and propagation delay (\( T_{p} \)), but incurs much higher leakage current than LP INV. However, LP INV performs poorly in area and propagation delay. IGn INV, however, looks promising based on its intermediate area, delay, and leakage.

4.2. SG/IG NAND2. Similar to INVs, NAND2 gates also have SG (LP) configurations in which all transistors are SG (IG) FinFETs. Since there are more transistors in a NAND2 gate than in an INV, there are more opportunities available for combining SG and IG FinFETs. This leads to various other configurations: MT, IG, IG2, XT, and XT2. Schematic

**Figure 16:** Schematic diagrams of (a) SG nFinFET, (b) IG nFinFET, (c) SG pFinFET, and (d) IG pFinFET. Their gate workfunctions are also shown [49].

**Figure 17:** Schematic diagrams of ASG FinFETs are shown in Figure 16. Schematic diagrams of ASG FinFETs are shown in Figure 17. Bhoj and Jha have performed an in-depth analysis and comparison of SG, IG, and ASG FinFET based INV and NAND2 (two-input NAND) gates [49]. These two gates are the most essential building blocks of any logic library because any logic network can be built with just these two gates.
Advances in Electronics

\[ \Phi_{GB} = 4.4 \text{ eV} \]

\[ \Phi_{GF} = 4.8 \text{ eV} \]

Figure 17: Schematic diagrams of ASG: (a) nFinFET and (b) pFinFET. Their gate workfunctions are also shown [49].

\[ \Phi_{GB} = 4.4 \text{ eV} \]

\[ \Phi_{GF} = 4.8 \text{ eV} \]

Figure 18: Schematic diagrams of (a) SG INV, (b) LP INV, (c) IGn INV, and (d) IGp INV [49].

| Topology   | SG | LP | IGn | IGp |
|------------|----|----|-----|-----|
| Area       | 1  | 1.36 | 1   | 1.36 |
| Avg. \(I_{\text{off}}\) | 20.92 | 1 | 2.75 | 19.25 |
| \(T_p\) (Toggle A) | 1 | 3.67 | 1.67 | 2.92 |

Table 2: Comparison of FinFET INV's [49].

| Topology   | SG | LP | MT | IG | IG2 | XT | XT2 |
|------------|----|----|----|----|-----|----|-----|
| Area       | 1  | 1.27 | 1.27 | 1  | 1.27 | 1  | 1.27 |
| Avg. \(I_{\text{off}}\) | 18.40 | 1 | 7.00 | 18.40 | 7.37 | 18.13 | 7.37 |
| \(T_p\) (Toggle A) | 4.13 | 3.80 | 1.60 | 2.08 | 3.20 | 1.47 |
| \(T_p\) (Toggle B) | 4.50 | 3.88 | 1.69 | 2.02 | 3.58 | 1.38 |
| \(T_p\) (Toggle AB) | 3.48 | 3.09 | 1 | 1.55 | 2.38 | 1.55 |

Table 3: Comparison of FinFET NAND2 gates [49].

4.3. ASG Logic Gates. Bhoj and Jha investigated INV and NAND2 gates with a mix of SG and ASG FinFETs [49]. Schematics/layouts of any SG-FinFET logic gate can be converted to those of an ASG-FinFET logic gate, as shown in Figure 21, without any area overhead. Hence, introduction of ASG FinFETs only impacts leakage and propagation delay. Preserving some of the SG FinFETs in the NAND2S gate (Figure 21(c)) enables leakage-delay tradeoffs, as evident from the leakage-delay spectrum shown in Figure 22 for various logic gates. The pure ASG gates lie in the left half of the spectrum, indicating low leakage, while pure SG gates lie in the bottom half of the spectrum, indicating less delay.

4.4. SG/IG/ASG Latches and Flip-Flops. Brute-force transmission gate (TG) and half-swing (HS) latches and flip-flops (as shown in Figures 23 and 24) implemented with SG, IG, and ASG FinFETs have also been investigated [49, 50]. Tawfik et al. proposed an IG latch by introducing IG FinFETs in the feedback inverter (13) of the all-SG TG latch in Figure 23(a).
With appropriate reverse-biasing of the back gates, the IG FinFETs in I3 are made weaker compared to the drive inverter (II). As a result, the drive inverter need not be oversized, as conventionally done, ensuring a safe write operation at the same time. At nominal process corners, the IG latch leads to 33% less leakage power and 20% less area compared to the conventional SG latch with almost no degradation in propagation delay and setup time. Similar power and area improvements are obtained for IG flip-flops relative to TG flip-flops (Figure 24(a)). Bhoj and Jha introduced ASG FinFETs in the TG and HS latches and observed similar tradeoffs. Introducing ASG FinFETs in all the latch inverters (II, I2, and I3) results in a minimum-leakage and maximum-delay configuration. Introducing ASG FinFETs in only I3 leads to a configuration similar to the IG latch. The new configuration reduces leakage power by approximately 50%,
but the propagation delay increases by roughly 30%. This configuration also results in area savings as I1 can be sized down, maintaining the desired write stability. Similar results are obtained for ASG flip-flops as well.

As in the case of TG latches and flip-flops, combinations of SG, IG, and ASG FinFETs in inverters (I1 and I2) and nFinFETs (N1 to N4) generate various HS latches (Figure 23(b)) and flip-flops (Figure 24(b)). As expected, the leakage power of the all-ASG configuration is reduced by almost 65%, however, at the expense of doubling of its propagation delay. Using ASG FinFETs in N2/N4 only makes an interesting configuration that results in around 20% improvement in leakage, but only at a negligible cost (less than 5%) in propagation delay. Similar results were obtained for HS flip-flops.

4.5. SRAM. SRAM is a key component of on-chip caches of state-of-the-art microprocessors. In today's multicore processors, typically more than half of the die area is dedicated to SRAMs [106]. Since SRAMs are built with the smallest transistors possible at a technology node (in order to increase the memory density), statistical fluctuations are extremely detrimental to SRAM performance. Deeply scaled SRAMs, built atop planar MOSFETs, suffer from mismatches in transistor strengths and $V_{th}$ caused by RDF and other sources of process variations. SRAMs also consume most of the chip's total leakage power because of very long idle periods in large memory arrays. Six-transistor (6T) FinFET SRAMs (as shown in Figure 25) have been explored quite thoroughly in the past decade from the point of view of suppressing leakage power and tackling increased variability among bitcells [52–60, 64, 65]. Figure 26 shows the butterfly curves, under process variations, for MOSFET and FinFET based SRAMs. The curves clearly demonstrate that FinFET SRAMs have a superior static noise margin (SNM) because they do not suffer from RDF.

New SRAM bitcell structures have been proposed using a mix of SG, IG, and ASG FinFETs [55, 56, 60, 62]. In [55], FinFET SRAMs have been classified into the following categories: (i) vanilla shorted-gate configurations (VSCs) in which all FinFETs are SG, (ii) independent-gate configurations (IGCs) in which one or more SG FinFETs are replaced with IG FinFETs, and (iii) multiple workfunction shorted-gate configurations (MSCs) in which one or more SG FinFETs are replaced with ASG FinFETs. Table 4 shows the best bitcells from the perspectives of different metrics. RPNM, WTP, $I_{\text{READ}}$, $I_{\text{off}}$, $T_R$, and $T_W$ refer to the read power noise margin, write-trip power, read current, leakage current, read access time, and write access time of the bitcell, respectively. Out of these, $T_R$ and $T_W$ represent transient metrics whereas the remaining metrics are DC. In Table 4, $V_{(mnp)}$ and $A_{(mnp)}$ refer to VSC and MSC bitcells that have $m$, $n$, and $p$ fins in the pull-up (PU), pass-gate (PG), and pull-down (PD) FinFETs, respectively. Pass-gate feedback (PGFB) [59], pull-up write gating (PUWG) [60], split pull-up (SPU) [65], and row-based back-gate bias (RBB) [64] are some popular IGC FinFET SRAM bitcells, as shown in Figure 27. Table 4 also indicates that there is no single SRAM cell that is the best in all the metrics, but it is possible to find a cell that is ahead of
the others in some of the metrics. A careful look at the absolute values of the metrics reveals that IGC bitcells exhibit superior DC metric values relative to those of VSC bitcells, but their poor transient performance makes them unattractive. On the other hand, MSC bitcells have competitive DC metric values and better transient performance relative to VSC bitcells. Hence, in a nutshell, MSC bitcells may be a good choice for a FinFET SRAM bitcell. Out of all MSC bitcells, A(111) seems to be the most promising one. It is also shown in [55] that the transient behavior of a bitcell is very important to account for. Evaluations based on only DC metrics may lead to incorrect conclusions.

Goel et al. proposed a different FinFET SRAM bitcell using ADSE FinFETs in the access transistors (i.e., the PG FinFETs) [57]. When the extended spacers of the PG FinFETs are placed towards the internal storage nodes (NL and NR) of the bitcell, it is called contact-underlap-storage (CUS) SRAM. This SRAM exploits the bidirectional current flow in ADSE FinFETs to improve both the read and write margins (by 11% and 6%, resp.). Also, it reduces the leakage current by as much as 57%. However, it suffers from a degraded access time (7%) and cell area (7%).

Moradi et al. proposed a FinFET SRAM bitcell that exploits AD FinFETs [58]. The lowly doped drains of the AD-access transistors are placed towards the storage nodes. This SRAM bitcell is able to resolve the read-write conflicts as the strength of the access transistors varies based on the voltage of the storage nodes. This boosts both read (7.3%) and write (23%) margins. These improvements come at the cost of an increased access time (42%) because the access transistor becomes weak during a read operation. Improvement in subthreshold leakage of this bitcell is also to be noted (2.8×).

Sachid and Hu showed that multiple fin-height FinFETs can be used to design more dense and stable SRAMs [61].

### Table 4: Comparison of FinFET SRAM cells [55].

| Metric         | VSC       | IGC       | MSC       |
|----------------|-----------|-----------|-----------|
| Max. RPNM      | V(113)    | PGFB-PUWG | A(112)    |
| Min. WTP       | V(122)    | PGFB-SPU  | A(111)    |
| Max. \(I_{\text{READ}}\) | V(135) | RBB       | A(112)    |
| Min. \(I_{\text{off}}\) | V(111) | RBB       | DPG-H     |
| Min. \(T_{\text{R}}\) | V(111) | PGFB      | A(111)S   |
| Min. \(T_{\text{W}}\) | V(111) | PGFB-SPU  | A(111)    |

### Figures

- Figure 23: Schematic diagrams of FinFET latches: (a) transmission-gate and (b) half-swing [49].
- Figure 24: Schematic diagrams of FinFET flip-flops: (a) transmission-gate and (b) half-swing [49].
- Figure 25: Schematic diagram of a 6T FinFET SRAM.
Using multiple fin heights enables better control over the strengths of PU, PG, and PD transistors, leading to a better noise margin, without incurring any area penalty. The drawbacks of this scheme are increased leakage power and process complexity.

4.6. DRAM. One-transistor dynamic random-access memories (1T-DRAMs) have traditionally been used both in off-chip main memory and on-chip caches due to their significant area advantage over SRAMs. With the advent of partially depleted-SOI (PDSOI) technology, a capacitorless 1T-DRAM, also known as floating-body cell (FBC), was proposed. This DRAM leads to a smaller area and a less complicated fabrication process than conventional embedded DRAMs [107–109]. Its functionality is based on the $V_{th}$ shift produced by majority carrier accumulation in the floating

Figure 26: Butterfly curves for SRAMs implemented with 20 nm gate-length (a) bulk planar MOSFET and (b) FinFET. The FinFET SRAM exhibits a superior SNM because of smaller $V_{th}$ variation due to the use of an undoped channel [95].

Figure 27: Schematic diagrams of FinFET SRAM bitcells: (a) PGFB, (b) PGFB-PUWG, (c) PGFB-SPU, and (d) RBB.
body. However, the higher impurity concentration required to suppress SCEs degrades the retention characteristics of planar PDSOI 1T-DRAMs. Double-gate FinFET DRAMs (DG FinDRAM) are able to overcome these scaling issues of 1T-DRAMs [110–112]. The second gate, with the application of an appropriate bias, helps with the accumulation of majority carriers and thereby relaxes the high impurity concentration criterion. FinFET-based 1T-DRAMs also exhibit long retention times and large sense margins. Thus, they have emerged as a promising embedded memory alternative.

5. Circuit-Level Analysis

Logic circuit analysis and optimization tools have been implemented using FinFET-based standard cell libraries described in the previous section. In this section, we describe them in brief.

5.1. Analysis. FinPrin is a statistical static timing analysis (SSTA) and power analysis tool for FinFET logic circuits that considers PVT variations and is based on accurate statistical models for delay, dynamic power, and leakage power of the logic netlist [113]. It takes a register transfer-level (RTL) or gate-level description of a netlist as an input and estimates leakage/dynamic power and delay distributions (μ and σ for Gaussian distributions) at every node of the netlist, based on the circuit-level parameter values provided in the FinFET design library, such as input and output capacitance, input and output resistance, and leakage current, taking into account the impact of PVT variations. The leakage and temperature variation models are macromodel based [94], whereas the delay models are based on an SSTA approach [114]. These models also take spatial correlations of the gates into account using a rectangular grid based method [115]. FinPrin’s performance has been compared with that of accurate quasi-Monte Carlo (QMC) simulations [116,117] and was shown to produce very accurate means (μ) and reasonably accurate standard deviations (σ), while enabling a significant computation time speedup (two orders of magnitude).

5.2. Optimization. Optimization of logic circuits is made possible by accurate analysis. Synopsys Design Compiler is commercially used for power/delay optimization of logic circuits, given a standard cell library [99]. In order to exploit the various FinFET design styles, a linear programming based optimization algorithm and tool are proposed in [39]. The algorithm is used to assign gate sizes and FinFET types to the mapped circuit, under a timing constraint, by selecting standard cells from the FinFET design library. Unlike traditional greedy gate-sizing algorithms, this algorithm divides the available slack among gates whose cells may be replaced. It is shown that this approach can achieve 15–30% better power consumption than Synopsys Design Compiler [39].

5.3. Novel Interconnect Structures and Logic Synthesis. Interconnects assume a lot of importance in deeply scaled technology nodes as they govern the delay and power consumption of modern integrated circuits. FinFETs not only provide newer circuit design styles, but also can lead to an efficient interconnect implementation strategy. A mechanism to improve the interconnect efficiency, called threshold voltage control through multiple supply voltages (TCMS), has been proposed in [34]. The TCMS principle is based on the fact that the back-gate bias of a FinFET affects the Vth of the front gate. Instead of using the conventional dual-Vdd scheme, TCMS uses a slightly higher supply voltage (VddH) and a slightly negative supply voltage (VddL) along with the nominal supply voltages, Vdd, and ground (which is referred to as VssH for symmetry). TCMS is based on the observation that an overdriven inverter (i.e., whose input is driven by an inverter supplied with VddH and VssH and whose supply voltage is VddL), as shown in Figure 28, has both less leakage and less delay. Less leakage is ensured because of an increase in the Vth of the leaking transistor and less delay is ensured because of the higher current drive in the active transistor. The improvement in the drive strength of the active transistor results in improved delay that can be traded off for area and power reduction under a given timing constraint. A chain of such inverter pairs can be formed on the interconnect, as shown in Figure 29, without the need for voltage-level shifters due to the use of higher-Vth transistors in the inverter supplied with VddH and VssH. This scheme enables a significant reduction in subthreshold leakage power in TCMS buffer interconnects. It has been shown that, on an average, TCMS provides overall power savings of 50.4% along with area savings of 9.2% as compared to a state-of-the-art dual-Vdd interconnect synthesis scheme [34].
The TCMS principle can also be applied to logic synthesis [35]. In this case, a FinFET logic gate can take advantage of the TCMS principle if its input arrives from a gate supplied with the $V_{dd}^H$ set and its supply voltage belongs to the $V_{dd}^L$ set. Since the opposite scenario leads to a high leakage current, it is avoided. Based on the combinations of supply voltage ($V_{dd}^L$ or $V_{dd}^H$), input voltage ($V_{th}^L$ or $V_{th}^H$), and threshold voltage (high-$V_{th}$ or low-$V_{th}$), INV and NAND2 have seven and 25 variants, respectively. As in the case of the interconnects, use of high-$V_{th}$ FinFETs in $V_{dd}^H$ gates that need to be driven by a $V_{dd}^L$ input voltage obviates the need for a voltage-level converter between the $V_{dd}^L$ and $V_{dd}^H$ gates. With the use of a linear programming based optimization algorithm, TCMS leads to an overall power reduction of $3\times$ under relaxed delay constraints.

6. Architecture-Level Analysis

Next, we ascend the design hierarchy to the architecture level. Due to shrinking feature sizes and severe process variations, the delay and power consumption at the chip level are not easy to predict any more [114]. Because of their inherent statistical nature, a yield analysis of an integrated circuit (under a design constraint) has become very important. This analysis estimates the percentage of chips that will meet the given power and delay constraints for the particular chip architecture for a given process. In the following subsections, we discuss PVT-aware simulation tools for various FinFET based architectural components.

6.1. FinFET Based Caches. An integrated PVT variation-aware power-delay simulation framework, called FinCANON [69], has been developed for FinFET based caches and NoCs. It has two components: CACTI-PVT for caches and ORION-PVT for NoCs. CACTI-PVT is an extension of CACT-FinFET [67]. CACTI-PVT can be used to obtain the delay and leakage distributions of FinFET based caches with varying sizes, SRAM cell types, and back-gate biases. The block diagram of CACTI-PVT is shown in Figure 30. It uses a FinFET design library consisting of FinFET logic gates of various sizes and types and different types of FinFET SRAM cells. This library is characterized using accurate device simulation. The process variation models used in CACTI-PVT are calibrated using QMC simulations, along with the rectangular grid-based method to model spatial correlations. Peripheral components implemented with SG FinFETs and SRAM cells implemented with some IG FinFETs or ASG FinFETs provide the best balance between delay and leakage of the FinFET caches.

6.2. FinFET Based NoCs. With increasing number of cores in chip multiprocessors (CMPs), NoCs have emerged as an
effective communication mechanism among the cores. FinCANON also includes a performance/power simulation tool, called ORION-PVT, aimed at FinFET NoCs [69]. ORION-PVT, whose block diagram is shown in Figure 31, is an extension of ORION-FinFET [68]. Here, an SSTA technique and a macromodel based methodology are used to model the PVT variations in delay and leakage. It also provides a power breakdown of an on-chip router. Leakage power is found to dominate the total power of the router at higher temperatures.

A FinFET based implementation of a variable-pipeline-stage router (VPSR) is proposed in [70]. VPSR enables dynamic adjustment of the number of pipeline stages in the router based on incoming network traffic. As a result, different flow control digits (flits) may traverse pipeline stages of varying lengths while passing through the router. This leads to enhanced router performance because VPSR adapts its throughput to the network traffic requirement at runtime. VPSR also enables significant savings in leakage power through reverse-biasing (called adaptive back-gate biasing) of the back gates of IG FinFETs in infrequently accessed components of the router.

6.3. FinFET Based Multicore Processors. In the computer architecture domain, the trend has shifted in recent years from uniprocessors to CMPs and multicore systems in order to serve the ever-increasing performance demand. Tools like FinCANON have paved the way for a more powerful tool for characterizing multicore processors. McPAT-PVT is a PVT variation-aware integrated power-delay simulation tool for FinFET based multicore processors [71]. Figure 32 shows the block diagram of McPAT-PVT. It has two key components: processor model and yield analyzer. The processor model contains power/delay macromodels of various functional units (e.g., arithmetic-logic unit, floating-point unit, memory management unit, etc.) of the processor core. The yield analyzer can predict the yield of a specified processor configuration under PVT variations. Figure 33 zooms into the components of the processor model. The efficacy of this tool has been demonstrated on an alpha-like processor core and multicore simulations based on Princeton Application Repository for Shared-Memory Computer (PARSEC) benchmarks.

7. Conclusion

In this paper, we have explored the impact of FinFETs from the device to architecture level. We learnt about the shortcomings of planar MOSFETs in today’s deeply scaled technologies and the advantages of FinFETs as suitable replacements for planar MOSFETs. We looked into FinFET device characteristics and evaluated tradeoffs among SG, IG, and ASG FinFETs, along with other FinFET asymmetries, such as drain-spacer extension, source/drain doping, gate-oxide thickness, and fin height. We learnt about the detrimental impact of PVT variations on FinFET chip performance.
and power. We surveyed techniques for characterizing FinFET devices and circuits and explored FinFET based logic gates, flip-flops, and memory cells. Finally, we also reviewed PVT variation-aware FinFET circuit- and architecture-level simulation tools. We observed leakage-delay tradeoffs that are possible at each level of the design hierarchy. The availability of a plethora of FinFET styles opens up new design opportunities at each level, which we hope some of the readers will be willing to explore.

Conflict of Interests

The authors declare that there is no conflict of interests regarding the publication of this paper.

Acknowledgment

This work was supported by NSF under Grant nos. CCF-1217076 and CCF-1318603.

References

[1] K. J. Kuhn, “CMOS scaling for the 22nm node and beyond: Device physics and technology,” in Proceedings of the International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA ’11), pp. 1–2, April 2011.
[2] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” Proceedings of the IEEE, vol. 91, no. 2, pp. 305–327, 2003.
[3] D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, “Device scaling limits of Si MOSFETs and their application dependencies,” Proceedings of the IEEE, vol. 89, no. 3, pp. 259–288, 2001.
[4] C. Hu, “Gate oxide scaling limits and projection,” in Proceedings of the IEEE International Electron Devices Meeting, pp. 319–322, December 1996.
[5] Y.-C. Yeo, T.-J. King, and C. Hu, “MOSFET gate leakage modeling and selection guide for alternate gate dielectrics based on leakage considerations,” IEEE Transactions on Electron Devices, vol. 50, no. 4, pp. 1027–1035, 2003.
[6] J. Chen, T. Y. Chan, I. C. Chen, P. K. Ko, and C. Hu, “Subbreakdown drain leakage current in MOSFET,” Electron device letters, vol. 8, no. 11, pp. 515–517, 1987.
[7] “International technology roadmap for semiconductors,” 2011, http://www.itrs.net.
[8] T. Skotnicki, J. A. Hutchby, T.-J. King, H.-S. P. Wong, and F. Boeuf, “The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance,” IEEE Circuits and Devices Magazine, vol. 21, no. 1, pp. 16–26, 2005.
[9] H.-S. P. Wong, D. J. Franks, and P. M. Solomon, “Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET’s at the 25 nm channel length generation,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM ’98), pp. 407–410, San Francisco, Calif, USA, December 1998.
[10] P. M. Solomon, K. W. Guarini, Y. Zhang et al., “Two gates are better than one,” IEEE Circuits and Devices Magazine, vol. 19, no. 1, pp. 48–62, 2003.
[11] K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, “Scaling theory for double-gate SOI MOSFET’s,” IEEE Transactions on Electron Devices, vol. 40, no. 12, pp. 2326–2329, 1993.
[12] E. J. Nowak, I. Aller, T. Ludwig et al., “Turning silicon on its edge [double gate CMOS/FinFET technology],” IEEE Circuits and Devices Magazine, vol. 20, no. 1, pp. 20–31, 2004.
[13] R.-H. Yan, A. Ourmazd, and K. F. Lee, “Scaling the Si MOSFET: from bulk to SOI to bulk,” IEEE Transactions on Electron Devices, vol. 39, no. 7, pp. 1704–1710, 1992.
[14] Y.-K. Choi, K. Asano, N. Lindert et al., “Ultrathin-body SOI MOSFET for deep-sub-tenth micron era,” IEEE Electron Device Letters, vol. 21, no. 5, pp. 254–255, 2000.
[15] B. Doris, K. Cheng, A. Khakifirooz, Q. Liu, and M. Vinet, “Device design considerations for next generation CMOS technology: planar FDSOI and FinFET (Invited),” in Proceedings of the International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA ’13), pp. 1–2, April 2013.
[16] C. Hu, “New sub-20 nm transistors: why and how,” in *Proceedings of the 48th Design Automation Conference (DAC ’11)*, pp. 460–463, June 2011.

[17] J. Markoff, “TSMC taps ARM’s V8 on road to 16-nm FinFET,” 2012, http://www.eetimes.com/electronicsnews/4398727/TSMC-taps-ARM-V8-in-road-to-16-nm-FinFET.

[18] D. McGrath, “Globalfoundries looks to leapfrog fab rival,” http://www.eetimes.com/electronicsnews/4396720/Globalfoundries-to-offer-14-nm-process-with-FinFETsin.2014.

[19] D. Hisamoto, W.-C. Lee, J. Kedzierski et al., “FinFET—a self-aligned double-gate MOSFET scalable to 20 nm,” *IEEE Transactions on Electron Devices*, vol. 47, no. 12, pp. 2320–2325, 2000.

[20] B. Yu, L. Chang, S. Ahmed et al., “FinFET scaling to 10 nm gate length,” in *Proceedings of the IEEE International Devices Meeting (IEDM ’02)*, pp. 251–254, San Francisco, Calif, USA, December 2002.

[21] S. Tang, L. Chang, N. Lindert et al., “FinFET—a quasiplanar double-gate MOSFET,” in *Proceedings of the International of Solid-State Circuits Conference*, pp. 118–119, February 2001.

[22] M. Guillorn, J. Chang, A. Bryant et al., “FinFET performance advantage at 22 nm: an AC perspective,” in *Proceedings of the Symposium on VLSI Technology Digest of Technical Papers (VLSIT ’08)*, pp. 12–13, June 2008.

[23] E.-L. Yang, D.-H. Lee, H.-Y. Chen et al., “5nm-gate nanowire FinFET,” in *Proceedings of the Symposium on VLSI Technology—Digest of Technical Papers*, pp. 196–197, June 2004.

[24] X. Huang, W.-C. Lee, C. Kuo et al., “Sub 50-nm FinFET: PMOS,” in *Proceedings of the IEEE International Devices Meeting (IEDM ’99)*, pp. 67–70, Washington, DC, USA, December 1999.

[25] J.-P. Colinge, *FinFETs and Other Multi-Gate Transistors*, Springer, New York, NY, USA, 2008.

[26] T.-J. King, “FinFETs for nanoscale MOSFET,” in *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD ’05)*, pp. 207–210, November 2005.

[27] J. B. Chang, M. Guillorn, P. M. Solomon et al., “Scaling of SOI FinFETs down to fin width of 4 nm for the 10 nm technology node,” in *Proceedings of the Symposium on VLSI Technology, Systems and Applications (VLSIT ’11)*, pp. 12–13, June 2011.

[28] C. Auth, “22-nm fully-depleted tri-gate MOS transistors,” in *Proceedings of the IEEE Custom Integrated Circuits Conference (CICC ’12)*, pp. 1–6, San Jose, Calif, USA, September 2012.

[29] C.-H. Lin, J. Chang, M. Guillorn, A. Bryant, P. Oldiges, and W. Haensch, “Non-planar device architecture for 15 nm node: FinFET or trigate?” in *Proceedings of the IEEE International Silicon on Insulator Conference (SOI ’10)*, pp. 1–2, October 2010.

[30] K. Lee, T. An, S. Joo, K.-W. Kwon, and S. Kim, “Modeling of parasitic fringing capacitance in multi-fin trigate FinFETs,” *IEEE Transactions on Electron Devices*, vol. 60, no. 5, pp. 1786–1789, 2013.

[31] J. Gu, J. Keane, S. Sapatnekar, and C. H. Kim, “Statistical leakage estimation of double gate FinFET devices considering the width quantization property,” *IEEE Transactions on Very Large Scale Integration Systems*, vol. 16, no. 2, pp. 206–209, 2008.

[32] D. Ha, H. Takeuchi, Y.-K. Choi, and T.-J. King, “Molybdenum gate technology for ultrathin-body MOSFETs and FinFETs,” *IEEE Transactions on Electron Devices*, vol. 51, no. 12, pp. 1989–1996, 2004.

[33] T. Sairam, W. Zhao, and Y. Cao, “Optimizing FinFET technology for high-speed and low-power design,” in *Proceedings of the 17th Great Lakes Symposium on VLSI (GLSVLSI ’07)*, pp. 73–77, March 2007.

[34] A. Muttreja, P. Mishra, and N. K. Jha, “Threshold voltage control through multiple supply voltages for power-efficient FinFET interconnects,” in *Proceedings of the 21st International Conference on VLSI Design (VLSI ’08)*, pp. 220–227, Hyderabad, India, January 2008.

[35] P. Mishra, A. Muttreja, and N. K. Jha, “Low-power FinFET circuit synthesis using multiple supply and threshold voltages,” *ACM Journal on Emerging Technologies in Computing Systems*, vol. 5, no. 2, article 7, 2009.

[36] P. Mishra and N. K. Jha, “Low-power FinFET circuit synthesis using surface orientation optimization,” in *Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE ’10)*, pp. 311–314, March 2010.

[37] S. Chaudhuri, P. Mishra, and N. K. Jha, “Accurate leakage estimation for FinFET standard cells using the response surface methodology,” in *Proceedings of the 25th International Conference on VLSI Design (VLSID ’12)*, pp. 238–244, Hyderabad, India, January 2012.

[38] A. Muttreja, N. Agarwal, and N. K. Jha, “CMOS logic design with independent-gate FinFETs,” in *Proceedings of the IEEE International Conference on Computer Design (ICCD ’07)*, pp. 560–567, October 2007.

[39] M. Agostinelli, M. Alioto, D. Esseni, and L. Selmi, “Leakage-delay tradeoff in FinFET logic circuits: a comparative analysis with bulk technology,” *IEEE Transactions on Very Large Scale Integration (VLSI Systems)*, vol. 18, no. 2, pp. 232–245, 2010.

[40] M. Rostami and K. Mohammam, “Dual-15nm independent-gate FinFETs for low power logic circuits,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, no. 3, pp. 337–349, 2011.

[41] A. Datta, A. Goel, R. T. Cakici, H. Mahmoodi, D. Lekshmanan, and K. Roy, “Modeling and circuit synthesis for independently controlled double gate FinFET devices,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 11, pp. 1957–1966, 2007.

[42] Z. Weimin, J. G. Fossum, L. Mathew, and D. Yang, “Physical insights regarding design and performance of independent-gate FinFETs,” *IEEE Transactions on Electron Devices*, vol. 52, no. 10, pp. 2198–2205, 2005.

[43] C.-H. Lin, W. Haensch, P. Oldiges et al., “Modeling of width-quantization-induced variations in logic FinFETs for 22 nm and beyond,” in *Proceedings of the Symposium on VLSI Technology (VLSIT ’11)*, pp. 16–17, June 2011.

[44] R. A. Thakker, C. Sathe, A. B. Sachid, M. Shojaei Baghini, V. Ramgopal Rao, and M. B. Patil, “A novel table-based approach for design of FinFET circuits,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 28, no. 7, pp. 1061–1070, 2009.

[45] M. Agostinelli, M. Alioto, D. Esseni, and L. Selmi, “Design and evaluation of mixed 3T-4T FinFET stacks for leakage reduction,” in *Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation*, L. Svensson and J. Monteiro, Eds., pp. 31–41, Springer, Berlin, Germany, 2009.

[46] J. Ouyang and Y. Xie, “Power optimization for FinFET-based circuits using genetic algorithms,” in *Proceedings of the IEEE International SOC Conference*, pp. 211–214, September 2008.

[47] B. Swahn and S. Hassoun, “Gate sizing: FinFETs vs 32 nm bulk MOSFETs,” in *Proceedings of the 43rd IEEE Design Automation Conference*, pp. 528–531, San Francisco, Calif, USA, July 2006.

[48] A. N. Bhoj, M. O. Simsir, and N. K. Jha, “Fault models for logic circuits in the multigate era,” *IEEE Transactions on Nanotechnology*, vol. 11, no. 1, pp. 182–193, 2012.
A. N. Bhoj and N. K. Jha, “Design of logic gates and flip-flops in high-performance FinFET technology,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 11, pp. 1975–1988, 2013.

S. A. Tawfik and V. Kursun, “Characterization of new static independent-gate-biased FinFET latches and flip-flops under process variations,” in Proceedings of the 9th International Symposium on Quality Electronic Design (ISQED ’08), pp. 311–316, San Jose, Calif, USA, March 2008.

A. Bansal, S. Mukhopadhyay, and K. Roy, “Device-optimization technique for robust and low-power FinFET SRAM design in NanoScale era,” IEEE Transactions on Electron Devices, vol. 55, no. 1, pp. 60–70, 2008.

A. Goel, S. K. Gupta, and K. Roy, “Asymmetric drain spacer extension (ADSE) FinFETs for low-power and robust SRAMs,” IEEE Transactions on Electron Devices, vol. 58, no. 2, pp. 296–308, 2011.

K. Endo, S.-I. O’uchi, T. Matsukawa, Y. Liu, and M. Masahara, “Independent double-gate FinFET SRAM technology,” in Proceedings of the 4th IEEE International Nanoelectronics Conference (INEC ’11), pp. 1–2, June 2011.

A. N. Bhoj and N. K. Jha, “3-D TCAD capacitance extraction for sub-32-nm SRAM structures,” IEEE Electron Device Letters, vol. 33, no. 2, pp. 158–160, 2012.

A. N. Bhoj, R. V. Joshi, and N. K. Jha, “Efficient methodologies for 3-D TCAD modeling of emerging devices and circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 1, pp. 47–58, 2013.

A. N. Bhoj and N. K. Jha, “Parasitics-aware design of symmetric and asymmetric gate-workfunction FinFET SRAMs,” IEEE Transactions on Very Large Scale Integration Systems, vol. 22, no. 3, pp. 548–561, 2014.

Z. Guo, S. Balasubramanian, R. Zlatanovici, T.-J. King, and B. Nikolic, “FinFET-based SRAM design,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 2–7, August 2005.

F. Moradi, S. K. Gupta, G. Panagopoulou, D. T. Wisland, H. Mahmoodi, and K. Roy, “Asymmetrically doped FinFETs for low-power robust SRAMs,” IEEE Transactions on Electron Devices, vol. 58, no. 12, pp. 4241–4249, 2011.

Z. Guo, S. Balasubramanian, R. Zlatanovici, T.-J. King, and B. Nikolic, “FinFET-based SRAM design,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 2–7, August 2005.

A. Carlson, Z. Guo, S. Balasubramanian, R. Zlatanovici, T. J. K. Liu, and B. Nikolic, “SRAM read/write margin enhancements using FinFETs,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 6, pp. 887–900, 2010.

A. B. Sachid and C. Hu, “Denser and more stable SRAM using FinFETs with multiple fin heights,” IEEE Transactions on Electron Devices, vol. 59, no. 8, pp. 2037–2041, 2012.

S. A. Tawfik, Z. Liu, and V. Kursun, “Independent-gate and tied-gate FinFET SRAM circuits: design guidelines for reduced area and enhanced stability,” in Proceedings of the 19th International Conference on Microelectronics (ICM ’07), pp. 171–174, Cairo, Egypt, December 2007.

A. N. Bhoj, R. V. Joshi, S. Polonsky et al., “Hardware-assisted 3D TCAD for predictive capacitance extraction in 32 nm SOI SRAMs,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM ’11), pp. 34.7.1–34.7.4, Washington, DC, USA, December 2011.
[80] H. Kawasaki, K. Okano, A. Kaneko et al., “Embedded bulk FinFET SRAM cell technology with planar FET peripheral circuit for hp32 nm node and beyond,” in Proceedings of the Symposium on VLSI Technology (VLSIT ’06), pp. 70–71, June 2006.

[81] Y. S. Kim and J. H. Lee, “Hot carrier-induced degradation in bulk FinFETs,” IEEE Electron Device Letters, vol. 26, no. 8, pp. 566–568, 2005.

[82] J. Markoff, “Intel increases transistor speed by building upward,” May 2011, http://www.nytimes.com/2011/05/05/science/05chip.html.

[83] J.-W. Yang and J. G. Fossum, “On the feasibility of nanoscale triple-gate CMOS transistors,” IEEE Transactions on Electron Devices, vol. 52, no. 6, pp. 1159–1164, 2005.

[84] L. Chang, M. Jeong, and M. Yang, “CMOS circuit performance enhancement by surface orientation optimization,” IEEE Transactions on Electron Devices, vol. 51, no. 10, pp. 1621–1627, 2004.

[85] M. Kang, S. C. Song, S. H. Woo et al., “FinFET SRAM optimization with fin thickness and surface orientation,” IEEE Transactions on Electron Devices, vol. 57, no. 11, pp. 2785–2793, 2010.

[86] J. Kedzierski, D. M. Fried, E. J. Nowak et al., “High-performance symmetric-gate and CMOS-compatible Vt asymmetric-gate FinFET devices,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM ’01), pp. 437–440, December 2001.

[87] L. Mathew, M. Sadd, B. E. White, and et al, “FinFET with isolated n+ and p+ gate regions strapped with metal and polysilicon,” in Proceedings of the IEEE International SOI Conference Proceedings, pp. 109–110, October 2003.

[88] M. Masahara, R. Surdeanu, L. Witters et al., “Demonstration of asymmetric gateoxide thickness four-terminal FinFETs having flexible threshold voltage and good subthreshold slope,” IEEE Electron Device Letters, vol. 28, no. 3, pp. 217–219, 2007.

[89] M. Masahara, R. Surdeanu, L. Witters et al., “Demonstration of asymmetric gate oxide thickness 4-terminal FinFETs,” in Proceedings of the IEEE International Silicon on Insulator Conference (SOI ’06), pp. 165–166, October 2006.

[90] Y. Liu, T. Matsukawa, K. Endo et al., “Advanced FinFET CMOS technology: TiN-Gate, fin-height control and asymmetric gate insulator thickness 4T-FinFETs,” in Proceedings of the International Electron Devices Meeting (IEDM ’06), pp. 1–4, San Francisco, Calif, USA, December 2006.

[91] S. Xiong and J. Bokor, “Sensitivity of double-gate and FinFET-devices to process variations,” IEEE Transactions on Electron Devices, vol. 50, no. 11, pp. 2255–2261, 2003.

[92] X. Wang, A. R. Brown, B. Cheng, and A. Asenov, “Statistical variability and reliability in nanoscale FinFETs,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM ‘11), pp. 541–544, Washington, DC, USA, December 2011.

[93] E. Baravelli, L. de Marchi, and N. Speciale, “VDD scalability of FinFET SRAMs: robustness of different design options against LER-induced variations,” Solid-State Electronics, vol. 54, no. 9, pp. 909–918, 2010.

[94] P. Mishra, A. N. Bhoj, and N. K. Jha, “Die-level leakage power analysis of FinFET circuits considering process variations,” in Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED ’10), pp. 347–355, March 2010.

[95] T. Matsukawa, S. O’uchi, K. Endo et al., “Comprehensive analysis of variability sources of FinFET characteristics,” in Proceedings of the Symposium on VLSI Technology (VLSIT ’09), pp. 118–119, Honolulu, Hawaii, USA, June 2009.

[96] S. Chaudhuri and N. K. Jha, “3D vs. 2D analysis of FinFET logic gates under process variations,” in Proceedings of the 29th IEEE International Conference on Computer Design (ICCD ’11), pp. 435–436, Amherst, Mass, USA, November 2011.

[97] S. M. Chaudhuri and N. K. Jha, “3D vs. 2D device simulation of FinFET logic gates under PVT variations,” ACM Journal on Emerging Technologies in Computing Systems, vol. 10, no. 3, 2014.

[98] J. H. Choi, J. Murthy, and K. Roy, “The effect of process variation on device temperature in FinFET circuits,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD ’07), pp. 747–751, November 2007.

[99] Sentaurus TCAD tool suite, http://www.synopsys.com.

[100] M. Nawaz, W. Molzer, P. Haibach et al., “Validation of 30 nm process simulation using 3D TCAD for FinFET devices,” Semiconductor Science and Technology, vol. 21, no. 8, pp. 1111–1120, 2006.

[101] D. Vasileska and S. M. Goodnick, Computational Electronics, Morgan & Claypool, 2006.

[102] N. Paydavosi, S. Venugopalan, Y. S. Chauhan et al., “BSIM—SPICE models enable FinFET and UTB IC designs,” IEEE Access, vol. 1, pp. 201–215, 2013.

[103] S. Venugopalan, D. D. Lu, Y. Kawakami, P. M. Lee, A. M. Niknejad, and C. Hu, “BSIM CG: a compact model of cylindrical/surround gate MOSFET for circuit simulations,” Solid-State Electronics, vol. 67, no. 1, pp. 79–89, 2012.

[104] J. G. Fossum, L. Ge, M.-H. Chiang et al., “A process/physics-based compact model for nonclassical CMOS device and circuit design,” Solid-State Electronics, vol. 48, no. 6, pp. 919–926, 2004.

[105] J. G. Fossum, M. M. Chowdhury, V. P. Trivedi et al., “Physical insights on design and modeling of nanoscale FinFETs,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM ’03), pp. 29.1–1–29.1.4, Washington, DC, USA, December 2003.

[106] Y. N. Patt, S. J. Patel, M. Evers, D. H. Friendly, and J. Stark, “One billion transistors, one uniprocessor, one chip,” Computer, vol. 30, no. 9, pp. 51–57, 1997.

[107] E. Yoshida and T. Tanaka, “A design of a capacitorless IT-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory,” in Proceedings of the IEEE International Electron Devices Meeting, pp. 3761–3764, Washington, DC, USA, December 2003.

[108] L. C. Tran, “Challenges of DRAM and flash scaling—potentials in advanced emerging memory devices,” in Proceedings of the 7th International Conference on Solid-State and Integrated Circuits Technology Proceedings (ICSICT ’04), vol. 1, pp. 668–672, October 2004.

[109] A. N. Bhoj and N. K. Jha, “Gated-diode FinFET DRAMs: device and circuit design—considerations,” ACM Journal on Emerging Technologies in Computing Systems, vol. 6, no. 4, pp. 12:1–12:32, 2010.

[110] T. Tanaka, E. Yoshida, and T. Miyashita, “Scalability study on a capacitorless IT-DRAM: from single-gate PD-SOI to double-gate FinDRAM,” in Proceedings of the IEEE International Electron Devices Meeting, pp. 919–922, December 2004.

[111] M. Bawedin, S. Cristoloveanu, and D. Flandre, “A capacitorless IT-DRAM on SOI based on dynamic coupling and double-gate operation,” IEEE Electron Device Letters, vol. 29, no. 7, pp. 795–798, 2008.

[112] E. Yoshida, T. Miyashita, and T. Tanaka, “A study of highly scalable DG-FinDRAM,” IEEE Electron Device Letters, vol. 26, no. 9, pp. 655–657, 2005.
[113] Y. Yang and N. K. Jha, “FinPrin: analysis and optimization of FinFET logic circuits under PVT variations,” in Proceedings of the 26th International Conference on VLSI Design, pp. 350–355, January 2013.

[114] H. Chang and S. S. Sapatnekar, “Statistical timing analysis under spatial correlations,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 9, pp. 1467–1482, 2005.

[115] A. Agarwal, D. Blaauw, and V. Zolotov, “Statistical timing analysis for intra-die process variations with spatial correlations,” in Proceedings of the International Conference on Computer Aided Design (ICCAD’03), pp. 900–907, November 2003.

[116] A. Singhee and R. A. Rutenbar, “From finance to flip flops: a study of fast Quasi-Monte Carlo methods from computational finance applied to statistical circuit analysis,” in Proceedings of the 8th International Symposium on Quality Electronic Design (ISQED’07), pp. 685–692, March 2007.

[117] A. Singhee and R. A. Rutenbar, “Why quasi-Monte Carlo is better than Monte Carlo or Latin hypercube sampling for statistical circuit analysis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 11, pp. 1763–1776, 2010.
