A Novel Approach to Investigate Analog and Digital Circuit Applications of Silicon Junctionless-Double-Gate (JL-DG) MOSFETs

Abhinav Gupta 1 · Manish Kumar Rai 2 · Amit Kumar Pandey 3 · Digvijay Pandey 4 · Sanjeev Rai 2

Received: 23 September 2021 / Accepted: 30 October 2021 / Published online: 6 November 2021
© The Author(s), under exclusive licence to Springer Nature B.V. 2021

Abstract
The double gate junctionless transistor (DG-JLT) has become the most promising device in sub nano-meter regime. DGJLT based circuits have improved performance and simpler fabrication than their inversion mode counterparts. This paper demonstrates the design of different analog and digital circuits using DGJLT. Amplifiers and inverters are the basic building block of electronic ICs. A MOS amplifier converts the variation of the gate to source voltage to a small current under transconductance and hence, the output voltage. A single-stage amplifier and differential amplifier have been designed with junctionless-double-gate (JL-DG) MOSFET. Trans-conductance, output voltage, and gain have been investigated using ATLAS 2D device simulator. The inverter is the primary logic gate that can be used to verify the device’s response in digital applications. Further, CMOS inverter have been designed using JL-DG MOSFET, and its performance parameters such as switching voltage, noise margin, and logic delay have been analyzed. A switching voltage of 0.43 V, noise margin of 0.265 V, and a delay of 19.18 psec have been obtained for the basic cell. CMOS inverter using JL-DG MOSFET at 20 nm channel length have prompted better performance results. Thus, The JL-DG MOSFET has a bright future in low-power analog and digital applications.

Keywords Silicon · Junctionless double-gate (JL-DG) MOSFETs · Common source amplifier · Source follower amplifier · Differential amplifier · CMOS inverter

1 Introduction

Continuous scaling of MOSFET is being done to achieve high packing density with higher speed. Although scaling has reduced the device size and power consumption, below 20 nm it results in fabrication complexity and reduced gate control over channel [1]. Various alternative devices such as SOI, FinFET, TFET, and Junctionless transistors are being used to improve the device performance [2–8]. Numerous channel engineering and gate engineering techniques are used to improve mobility and drive current. High k dielectric gate material, dielectric spacer, dual material gate, nanowire, and nano-tubes have significantly enhanced the gate control over the channel [9, 10]. Further, to improve mobility and to reduce the leakage current, charge plasma-based doping-less transistors are getting importance. In this charge plasma technique, the metals of different work functions are used to induce n-type or p-type charged plasma in the semiconductor film [11].

At smaller dimensions, the fabrication of junction-based devices has become quite complex and costly due to the requirement of abrupt change in doping concentration within a distance of 2–3 nm. This abrupt change in doping requires a millisecond annealing technique. This fast annealing reduces the diffusion of impurity atoms. To resolve this problem, the junctionless transistors are a better choice. In JLTs, there is absence of junction between source channel and channel drain. Since junctions are the primary source of leakage and other short channel effects, this device reflects much improved performance than its junction-based counterparts [12, 13]. The JLTs work on the principle of work function difference between gate and channel.
Along with simpler fabrication, this device has following other advantages such as reduced SCEs, high $I_{ON}/I_{OFF}$, nearly ideal subthreshold swing (~60 mV/dec), and low series resistance [14]. Double gate structure provides better control of channel from both sides of the channel (top & bottom), resulting in reduced leakage current. Multi-gate devices offer improved mobility, better scalability, higher driving current and better transconductance. Due to the bulk conduction mechanism, JLTs have less effect of surface roughness and defects. This results in much lesser noise and improved reliability [15, 16].

To assess the utility and performance of this device in analog circuit applications, three different circuits’ common source amplifier, source follower amplifier, and differential amplifier, are designed. Further, to investigate digital applications, the CMOS inverter is designed and analysed. The common source amplifier is one of the most widely used circuits of all the FET circuit configurations. It provides current and voltage gain along with satisfactory input and output impedance. Source follower amplifiers, also known as common drain amplifiers, are one of the three basic single-stage amplifier configurations. This amplifier circuit provides high input impedance, low output impedance, unity voltage gain, and high bandwidth. The source follower is mainly used for impedance matching in both analog and digital circuits. The differential amplifier is the widely used amplifier circuit where the difference signal is amplified. This amplifier is used in analog circuits for better noise immunity and reduced harmonic. Various performance parameters of amplifier circuits as drain current, transconductance, and voltage gain, are presented in the paper.

Section II contains the device structure and simulation details. The analog circuit applications as common source, source follower and differential amplifier are presented in Section III. Further CMOS inverter using DGJLT is designed and analysed in Section IV, followed by a detailed conclusion in Section V.

## 2 Device Structure

The two-dimensional (2D) representation of junctionless-double-gate (JL-DG) MOSFET is presented in Fig. 1. The physical channel length and channel thickness are 20 nm and 5 nm, respectively. In the junctionless devices, the quantum confinement does not occur at the 5 nm channel thickness [17]. The source, drain, and channel regions are uniformly doped with an n-type impurity having a doping concentration of $1 \times 10^{19}$ atoms cm$^{-3}$. The gate material is isolated from silicon substrate with a 1 nm spaced silicon dioxide (SiO$_2$) dielectric material. The work function of the gate material is adjusted to 5.25 eV with a heavily doped p + poly layer. Both the gates of the double gate structure are internally connected to increase the capacitive coupling of the channel region and thereby reducing the SCEs. Table 1 presents the physical device parameters of the proposed JL-DG MOSFET.

In-order to simulate the low power analog and digital circuits using proposed JL-DG MOSFET, field-dependent saturation model, concentration-dependent mobility model, constant-voltage-temperature (CVT) model, Lombardi mobility model, and Shockley-Read-Hall recombination model have been used [18].

### 3 Analog Circuit Application

Handheld devices, digital cameras, mobile phones, and laptop computers are all equipped with various types of amplifiers nowadays. Amplifiers are the backbone of integrated circuits. Most analog and digital signals need amplification to drive a load or to distinguish the noise of a subsequent stage, or to provide a significant logic level to a digital circuit. In this section, we will discuss various amplifiers such as common source, source follower, and differential amplifiers.

### Table 1 The physical device parameters of JL-DG MOSFET

| Symbol    | Parameter             | Value     |
|-----------|-----------------------|-----------|
| $L_{ch}$  | Channel Length        | 20 nm     |
| $t_{si}$  | Channel Thickness     | 5 nm      |
| $t_{ox}$  | Oxide Thickness       | 1 nm      |
| $N_D$     | Doping concentration  | $1 \times 10^{19}$ cm$^{-3}$ |
| $n_i$     | Intrinsic carrier concentration | $1.45 \times 10^{10}$ cm$^{-3}$ |
| $\phi_M$  | Gate Metal-work function | 5.25 eV  |
3.1 Common Source Amplifier

A MOSFET convert variations in the applied gate to source voltage \( V_{GS} \) to a small signal drain current under its transconductance. This current will drive a load and generate an equivalent output voltage [19]. The common source amplifier is shown in Fig. 2. The operation of this circuit is explain as follows. In this circuit, the input signal is applied to the proposed JL-DG MOS transistor (T₁). The drain and the gate terminal of the transistor (T₂) is shorted, and it will act as a diode-connected load resistance. In this configuration, the transistor T₂ is always ON in the saturation region which offers a high resistance. The transistor T₂ has been taken from the Silvaco Atlas model library such that it is having a threshold voltage of 0.5 V.

Figure 3 shows the variation of drain current \( I_D \) and transconductance \( g_m \) of common source amplifier with the variation of applied \( V_{GS} \). As the input voltage increases, the drain current increases in subthreshold regime and it attains a saturated value at a input voltage equals to threshold voltage of the device. It has been observed from the figure that as the gate voltage increases below its threshold voltage, the drain current increases. When the \( V_{GS} \) reaches to the threshold voltage of the MOS device, the drain current of amplifiers becomes constant. It is also observed from the figure that the transconductance, which is a function of drain current, initially increases with \( V_{GS} \), attains a maximum value, and then starts diminishing.

Figure 4 shows the variation of output voltage and gain of common source amplifier with \( V_{GS} \). When the drain current across the transistor (T₁) is low, the maximum current will be delivered to the load through the transistor (T₂), and the output voltage will be high. Hence, the gain of the common source amplifier will be increased. As the gate voltage increases, the drain current across the transistor (T₁) will increase. Hence, the output voltage and gain will reduce. Table 2 presents the peak values of various performance parameters such as drain current, transconductance, output voltage, and voltage gain of the common source amplifier.

3.2 Source Follower Amplifier

The source follower or common drain amplifier can be used as a buffer for impedance matching. The main advantages of the source follower amplifier are high input impedance, low output impedance, unity voltage gain, and high bandwidth. Figure 5 shows the circuit diagram of the source follower amplifier. The external bias voltage applied at the gate of the transistor (T₁) makes sure that it operates in the saturation region. Whereas, the input signal is applied to the proposed JL-DG MOS transistor (T₁). To gain a better understanding of the source follower amplifier, small-signal intrinsic gain \( A_v \) has been given as;
Where $g_m$ is the transconductance of the JL-DG MOSFET and $g_{mb}$ is the transconductance due to the back gate bias effect.

The variation of drain current and transconductance with applied $V_{GS}$ for a source follower amplifier is shown in Fig. 6. The results reveal that the drain current of the source follower amplifier increases with an increase in the applied $V_{GS}$. It is also observed from the figure that the transconductance initially increases with $V_{GS}$, attains a maximum value, and then starts diminishing. The output voltage and gain of the source follower amplifier are shown in Fig. 7.

As the gate voltage increases, the drain current across the transistor ($T_2$) increases, and the output voltage will increase. Hence, the voltage gain of the source follower amplifier will increase. The maximum gain that can be achieved with a source follower amplifier is unity. The peak values of various performance parameters such as drain current, transconductance, output voltage, and voltage gain of the source follower amplifier are tabulated in Table 3.

$$A_v = \frac{g_m}{g_m + g_{mb}}$$ (1)

### 3.3 Differential Amplifier

The differential amplifier has become the preferred choice in modern high-performance analog and mixed-signal circuits. The differential operation offers higher immunity to the environmental noise than the single-stage operation [20]. Operational amplifiers, high-speed comparators, video amplifiers, and various other analog circuits employ differential amplifiers as input stages. Fully differential amplifiers are popular in integrated circuit design because they offer a higher power supply rejection ratio (PSRR) than single-ended competitors [21]. Furthermore, even-order nonlinearity does not exist in the differential inputs and outputs of well-matched, balanced MOS circuits.

Figure 8 shows a resistive load differential amplifier using the proposed JL-DG MOSFET. An external bias is applied to the gate of the transistor ($T_3$) such that it will provide a bias current to the differential pair. The input voltage is applied to transistors $T_1$ and $T_2$, respectively. The output voltage is computed between two nodes having equal and opposite signal outage around a fixed voltage. Hence, its output is a differential signal. The mid-point voltage in differential output is termed as common-mode (CM) level. It can be used to identify the CM level as the bias voltage, i.e., the value of output voltage.

### Table 2  Peak Values of performance parameters of commons source amplifier

| Symbol | Parameter                  | Value     |
|--------|----------------------------|-----------|
| $I_D$  | Drain Current (A/μm)       | $8.281 \times 10^{-5}$ |
| $g_m$  | Transconductance (S/μm)    | $1.03 \times 10^{-3}$ |
| $V_{out}$ | Output Voltage (V)  | 0.7275    |
| $A_V$  | Voltage Gain               | 36.3526   |

---

Fig. 5  The source follower amplifier using JL-DG MOSFET

Fig. 6  The variation of $I_D$ and $g_m$ of source follower stage with input voltage

Fig. 7  The variation of output voltage and gain of source follower stage with input voltage
voltage in the absence of signal. The input-output characteristic of the differential amplifier is shown in Fig. 9.

The simulation results reveal that the output voltage swing will be high for a differential amplifier using the proposed JL-DG MOSFET. The gain of the differential amplifier with respect to input differential voltage is shown in Fig. 10. The results reveal that the common mode gains of differential amplifier will be maximum at CM level. Table 4 shows the CM level and maximum gain of the differential amplifier stage using the proposed JL-DG MOSFET. It has been observed that the proposed differential amplifier provides a higher gain. Hence, it can be used in high-performance analog circuits.

### 4 Digital Circuit Application

The inverter, the fundamental building block of any digital circuit is used to perform a boolean operation on a single input variable. The complementary MOS (CMOS) inverter consists of an NMOS driver transistor and a PMOS load transistor. The CMOS inverters are widely used for low power digital circuits. The advantage of the CMOS inverter circuits is low power dissipation, high speed, high noise margin, and high output voltage swing. [22, 23]

The proposed JL-DG NMOS is employed as a pull-down driver transistor in a CMOS inverter as shown in Fig. 11. The symmetrical JL-DG PMOS is used as a pull-up load. The output load capacitance determines the delay in a CMOS inverter. The output load capacitance is the combination of external capacitance and parasitic capacitance. By summing the overall parasitic capacitances between the output node and the ground, the accurate value of the output load capacitance may be computed. $C_{gs}$, $C_{gd}$, $C_{db}$, and $C_{db}$ are the basic parasitic capacitances in nano-scale MOSFETs. Furthermore, potential difference between the source and substrate is kept zero for both a PMOS and an NMOS transistors. As a result, the source to bulk capacitance ($C_{sb}$) has a minor effect on the transient characteristics of the CMOS inverters. The gate to source capacitance ($C_{gs}$), the gate to drain parasitic capacitance ($C_{gd}$), and drain to bulk parasitic capacitance ($C_{db}$) are included in the calculations [24].

The voltage transfer characteristics (VTC) or DC transfer characteristics of the CMOS inverter is shown in Fig. 12. The transient and DC analyses of the proposed individual inverter stage are simulated by using numerical simulator ATLAS Silvaco [25]. The DC transfer characteristics provides the

| Table 3 | Peak Values of performance parameters of source follower amplifier |
|---------|---------------------------------------------------------------|
| Symbol | Parameter | Value |
| $I_D$ | Drain Current (A/μm) | $8.287 \times 10^{-5}$ |
| $g_m$ | Transconductance (S/μm) | $1.4194 \times 10^{-4}$ |
| $V_{out}$ | Output Voltage (V) | 0.8276 |
| $A_V$ | Voltage Gain | 0.8276 |

![Fig. 8] The resistive load differential amplifier using JL-DG MOSFET

| Table 4 | Peak Values of performance parameters of the differential amplifier |
|---------|---------------------------------------------------------------|
| Symbol | Parameter | Value |
| $V_{out, CM}$ | Output Common mode level (V) | 0.60326 |
| $A_V$ | Voltage Gain | 4.7468 |
information of the switching threshold and the noise margin of
the CMOS inverter. The plot also shows that the inverter’s
properties are practically centered about $V_{dd}/2$, which is es-
sential in implementing the suggested high-density inverter.
Figure 13 shows the transient analysis of the CMOS inverter.
The transient analysis of the inverter provides the variation of
output voltage with respect to the input voltage. This is helpful
to compute the delay of the output transition.

Table 5 shows the performance parameters such as
switching threshold, noise margin, and logical delay of
CMOS inverter. The noise margin (NM) is the maximum
amount of noise that a circuit can tolerate so that the logic of
the inverter does not change. For the noise beyond this limit,
the circuit performance and reliability degrade significantly.
So, noise margin of the circuit must be kept as high as possi-
ble. Very High NMs, on the other hand, cause enormous

$$ T_p = \frac{T_{LH} + T_{HL}}{2} $$

(2)

From the simulation, a switching voltage of 0.43 V, noise
margin of 0.265 V, and a delay of 19.18 p sec have been
achieved with the CMOS inverter using JLDG MOSFET at
20 nm channel length.
5 Conclusion

In this research paper, we investigate the analog circuit applications of JL-DG MOSFET. The single-stage amplifiers such as common source amplifier, source follower, and differential amplifiers has been designed. The performance parameters such as drain current, transconductance, output voltage, and gain of these analog circuits have been studied using ATLAS 2D device simulator. The results reveal that the proposed common source amplifier using JL-DG MOSFET has a higher drain current, output voltage, and voltage gain. The common drain amplifier is having approximately unity gain and low output impedance. The results also reveal that the proposed differential amplifier using JL-DG MOSFET provides higher output voltage swing and high voltage gain. Further, the CMOS inverter has been designed by using the proposed JL-DG MOSFET and investigated to identify the digital circuit applications. A switching voltage of 0.43 V, noise margin of 0.265 V, and a delay of 19.18 ps have been achieved with the CMOS inverter using JL-DG MOSFET at 20 nm channel length. Hence, The JL-DG MOSFET has been used in high-performance, low power analog, and digital circuit applications.

Acknowledgements Not Applicable.

Authors Contribution All authors have made substantial contributions to the conception and design, or acquisition of data, or analysis and interpretation of data; have been involved in drafting the manuscript or revising it critically for important intellectual content, and have given final approval of the version to be published. Each author has participated sufficiently in work to take public responsibility for appropriate portions of the content. All authors read and approved the final manuscript.

Funding This work did not receive financial support.

Data Availability The data and material are available within the manuscript.

Declarations

Ethics Approval The authors declare that all procedures followed were in accordance with the ethical standards.

Consent to Participate All the authors declare their consent to participate in this research article.

Consent for Publication All the authors declare their consent for publication of the article on acceptance.

Conflict of Interest The authors declare that there is no conflict of interest regarding the publication of this paper.

References

1. Mead C (1994) Scaling of MOS technology to sub-micrometer feature sizes. Analog Integr Circ Signal Process 6:9–25
2. Thompson S, Packan P, Bohr M (1998) MOS scaling: transistor challenges for the 21st century. Intel technology journal 3rd quarter
3. Rai S (2018) Analytical modelling and analysis of spacer induced shallow source/drain extension junctionless double gate (SDE-JLGD) MOSFET incorporating fringing field effects. J Nanoelectron Optoelectron 13(2):168–177
4. Reddy Bonmirreddy P, Kumar M, Lee YW, Manne R, Suh Y, Park SH (2021) Prussian blue analogue Co3(CN)6 2 cuboids as an electrode material for high-performance supercapacitor. J Power Sources 513:230521
5. Awasthi H, Purwar V, Gupta A (2021) Modeling of threshold voltage and subthreshold current of Junctionless Channel-modulated dual-material double-gate (JL-CM-DMDG) MOSFETs. Silicon. https://doi.org/10.1007/s12633-021-01327-6
6. Gupta, V., Awasthi, H., Kumar, N. et al. (2021) A novel approach to model threshold voltage and subthreshold current of graded-doped Junctionless-gate-all-around (GD-JL-GAA) MOSFETs. Silicon. https://doi.org/10.1007/s12633-021-01084-6
7. Gupta A, Rai S, Kumar N, Sigroha D, Kishore A, Pathak V, Rahman ZU (2021) A novel approach to investigate the impact of hetero-high-K gate stack on SiGe Junctionless gate-all-around (JL-GAA) MOSFET. Silicon:1–8. https://doi.org/10.1007/s12633-020-00860-0
8. Chaudhry A, Kumar MJ (2004) Controlling short-channel effects in deep submicron SOI MOSFETs for improved reliability: a review. IEEE Trans Device Mater Reliab 4:99–109
9. Colinge JP (2008) FinFETs and other multi-gate transistors. Springer, New York
10. Choi WY, Park BG, Lee JD, Liu TJ (2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Letters 28(8):743–745
11. Kumar A, Gupta A, Rai S (2018) Reduction of self-heating effect using selective buried oxide (SELBOX) charge plasma-based junctionless transistor. AEU-Int J Electron Commun 95:162–169
12. Colinge JP, Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Razavi P, O’Neill B, Blake A, White M, Kelleher AM, McCarthy B, Murphy R (2010) Nanowire transistors without junctions. Nat Nanotechnol 5(3):225–229
13. Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Colinge JP (2009) Junctionless multigate field-effect transistor. Appl Phys Lett 94(5):053511–053512
14. Rai S (2017) Reliability analysis of junction-less double gate (JLDG) MOSFET for analog/RF circuits for high linearity applications. Microelectron J 64:60–68
15. Rai MK, Gupta A, Rai S (2021) Comparative analysis and study of various leakage reduction techniques for short channel devices in Junctionless transistors: a review and perspective. silicon:1–23. https://doi.org/10.1007/s12633-021-01181-6
16. Kumari V, Modi N, Saxena M, Member S (2015) Theoretical investigation of dual material Junctionless double gate transistor for analog and digital performance. IEEE Trans Electron Devices 62: 2098–2105
17. Kumar N, Purwar V, Awasthi H, Gupta R, Singh K, Dubey S (2021) Modeling the threshold voltage of core-and-outer gates of ultra-thin nanotube junctionless-double gate-all-around (NJL-DGAA) MOSFETs. Electr J 113:105104. https://doi.org/10.1016/j.mejo.2021.105104
18. Roy NC, Gupta A, Rai S (2015) Analytical surface potential modeling and simulation of the junction-less double gate (JLDG) MOSFET for ultra-low-power analog/RF circuits. Microelectron J 46(10):916–922
19. Gupta A, Singh A, Gupta SK, Rai S (2018) Potential modeling of oxide engineered doping-less dual-material-double-gate Si–Ge MOSFET and its application. J Nanoelectron Optoelectron 13(8):1115–1122
20. Bianchi D, Quaglia F, Mazzanti A, Svelto F (2014) Analysis and design of a high voltage integrated class-B amplifier for ultrasound transducers. IEEE Trans Circuit Syst I 61(7):1942–1951
21. Khan AA, Kumar A (1992) A novel wide-band differential amplifier. IEEE Trans Instrum Meas 41(4):555–559
22. Samanta J, De BP, Bag B, Maity RK (2012) Comparative study for the delay and power dissipation of CMOS inverter in UDSM range. Int J Soft Comput Eng 16(1):162–167
23. Rodoni LC, Ellinger F, Jackel H (2004) Ultrafast CMOS inverter with 4.7 ps gate delay fabricated on 90 nm SOI technology. Electron Lett 40(20):1251–1252
24. Srivastava NA, Priya A, Mishra RA (2019) Design and analysis of nano-scaled SOI MOSFET-based ring oscillator circuit for high-density ICs. Appl Phys A 125(8):1–15
25. ATLAS User’s manual, Silvaco Inc. (2016)

Publisher’s Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.