Neuromorphic In-Memory Computing Framework using Memtransistor Cross-bar based Support Vector Machines

P.Kumar†‡*, A.R.Nair†‡*, O.Chatterjee***, T.Paul†, A.Ghosh*, S. Chakrabartty***, C.S.Thakur†
{pratikkumar, abhishek.nair, tathagata, arindam, csthakur}@iisc.ac.in, {oindri.ghosh.chatterjee, shantanu}@wustl.edu
†Department of Electronics Systems Engineering, Indian Institute of Science, Bangalore, India, 560012
‡Center for Nanoscience and Engineering, Indian Institute of Science, Bangalore, India, 560012
*Department of Physics, Indian Institute of Science, Bangalore, India, 560012
**Department of Electrical and Systems Engineering, Washington University in St. Louis, USA, 63130

Abstract—This paper presents a novel framework for designing support vector machines (SVMs), which does not impose restriction on the SVM kernel to be positive-definite and allows the user to define memory constraint in terms of fixed template vectors. This makes the framework scalable and enables its implementation for low-power, high-density and memory constrained embedded applications. An efficient hardware implementation of the same is also discussed, which utilizes novel low power memtransistor based cross-bar architecture, and is robust to device mismatch and randomness. We used memtransistor measurement data, and showed that the designed SVMs can achieve classification accuracy comparable to traditional SVMs on both synthetic and real-world benchmark datasets. This framework would be beneficial for design of SVM based wake-up systems for Internet of Things (IoTs) and edge devices where memtransistors can be used to optimize systems energy-efficiency and perform in-memory matrix-vector multiplication (MVM).

Index Terms—support vector machine; memtransistor; wake-up system.

I. INTRODUCTION

Due to the proliferation of Internet-of-Things (IoTs) in the areas of ubiquitous sensing and human-machine interaction, there has been an increased demand towards integrating intelligence directly onto IoT hardware platforms [1]. In these embedded platforms, high energy-efficiency and low computational/memory footprint are the key design requirements due to limited battery resources. In this regard, wake-up systems play an integral role and operate by triggering on the computationally and power-intensive modules only when some ambient conditions are detected. As shown in Fig.1, the wake-up system could be a generic signal detector that can sense the input signal and turns on the backend feature extraction and classification module only when the system detects an ambient condition. It could be a speech signal detector, motion detector in gesture recognition systems, vibration detector in seismic monitoring system and others. Unlike the backend recognition module [2], the wake-up system could have a simpler architecture but must be highly energy-efficient.

* Both the first authors Pratik Kumar and Abhishek Ramdas Nair contributed equally to this paper.

In this scenario, support vector machine (SVM) based wake-up detectors are advantageous because they generalize well with few training samples, their performance is directly determined by its energy-efficiency [3] and under general conditions they offer unique and robust solution. However, evaluating an SVM decision function is computationally intensive [4] since the input features must be matched with several stored templates (or support vectors). Furthermore, SVM architectures require the kernel functions to be positive-definite which leads to uniqueness of the trained solution. To overcome computational complexity, inherent parallelism in SVMs can be mapped onto an array and matrix-based solution for high degree of regularity in computational acceleration [5]. The parallel architecture can also be mapped onto a two-dimensional grid of computing elements interconnected so that shared inputs are along one dimension and shared outputs are along another dimension. Further increase in computational efficiency can be achieved by implementing the array using analog elements where computations such as multiplications are performed using physical properties of devices. In this regard, memtransistor [6] based cross-bar array provides an attractive and energy-efficient platform to implement in-memory computation and matrix-vector operations [7]. The high-density integration offered by nanoscale memtransistor array and its non-volatility could be exploited to implement SVMs. However, due to the intrinsic non-linearity in memtran-
sistor characteristics, any kernel implemented using its crossbar array cannot be guaranteed to be positive-definite which is the key requirement for conventional SVMs [4].

To overcome the need of SVM kernel to be positive definite and to reduce computation complexity along with power requirements, we present a novel framework for designing SVMs. This framework does not impose any explicit restrictions on the nature of the kernel and is robust to fabricated device mismatch and randomness, similar to other work which exploits randomness and is tolerant to device mismatch [8]. Additionally, the fixed number of stored template vectors along with CMOS-Memtransistor cross-bar topology to perform in-memory [9] computations, significantly improves performance, leading to improved power and area efficiency as compared to traditional SVM based hardware implementations. We used the device measurement data for kernel implementation and showed that the proposed novel framework can achieve state of the art classification accuracy.

II. TEMPLATE BASED SVM FORMULATION

Given a training set \((x_i, y_i), i = 1, \ldots, N\), where \(x_i \in \mathbb{R}^d, y_i \in \mathbb{R}^c\), the generic form of the decision function for a multiclass SVM is given by
\[
f(x) = \sum_{s=1}^{S} \alpha_s K(x_s, x) \in \mathbb{R}^c,
\]
where \(x_s, x_i \in \mathbb{R}^d\) are the \(s\)th support vector and any arbitrary test vector respectively, \(\alpha_s\) is the trained coefficient, \(K(\cdot, \cdot)\) is positive definite kernel, \(S\) is the number of support vectors obtained after training and \(c\) denotes number of classes in dataset [4,10]. In this paper, we propose a novel variant of the kernel function where instead of computing the similarity of an arbitrary test point with respect to all the support vectors, we precompute the similarity between the support vector and a predetermined set of \(P\) template vectors. When a new test point comes in, we compute its similarity only with respect to the template vectors, and synthesize the kernel using the inner product
\[
K(x_s, x) = \sum_{p=1}^{P} \Phi(x_s, m_p) \Phi(m_p, x), \quad \text{where } \Phi(\cdot, \cdot)
\]
is a non-positive definite function which gives an estimate of the similarity between the \(p\)th template vector \(m_p\) and the \(i\)th training vector \(x_i\). The decision function can thus be rewritten as:
\[
f(x) = \sum_{s=1}^{S} \alpha_s \sum_{p=1}^{P} \Phi(x_s, m_p) \Phi(m_p, x) = \sum_{p=1}^{P} \Phi(m_p, x) \sum_{s=1}^{S} \alpha_s \Phi(x_s, m_p)
\]
\[
= \sum_{p=1}^{P} w_p \Phi(m_p, x)
\]
where \(w_p = \sum_{s=1}^{S} \alpha_s \Phi(m_p, x_s)\) can be thought of as the weight vector obtained after training. Fig 2(a) and (b) show a schematic of the proposed framework, while Fig 2(c) shows a memtransistor based implementation of the same, where the template vectors are programmed into the memtransistor crossbar as conductances of the memtransistors. The weights are estimated using a standard SVM training procedure using the positive-definite kernels, which ensures a unique solution. In our implementation, we have chosen a probabilistic approach [10] for training, even though the framework is also applicable to other SVM training procedures. Input vector \(x\) is processed by a MVM or a cross-bar array to estimate the kernel functions \(\Phi(m_p, x)\). The kernels are then processed column-wise by the reformulated training weights \(w_p\) and calibrated using the memtransistor crossbar module \(\Phi(\cdot, \cdot)\). Fig 3 shows the flowchart summarizing the design flow for the entire process.

III. MEMTRANSISTOR IMPLEMENTATION OF THE TEMPLATE BASED SVM

A. Kernel Computation Using Memtransistor Crossbar

Memtransistor crossbars have shown great potential for neuromorphic computing and learning. These non-volatile memories if arranged in crossbar pattern as shown in Fig 2(c) can carry out array size in-memory MVM and addition using Kirchhoffs current law (KCL) in a single time step. Each column of memtransistor crossbar array represents single template vector with rows equal to the number of features stored as memductance (conductance of memtransistor device). Fig 2(c) shows an ideal crossbar where memtransistors are linear and all other circuit parasitic may be ignored. An input vector voltage \(x\) is applied to the rows of the crossbar, the output voltage is captured with Trans-Impedance Amplifiers (TIA) and other compensating circuitry at all columns. We get, \(\Phi(m_p, x) = |(m_{1p} \cdot x_1) + \ldots + (m_{dp} \cdot x_d)|\) where \(M_P \in \mathbb{R}^{d \times P}\) is the memductance matrix containing all the template vectors. We normalized the input vector between 0 to 1. The memtransistor accuracy (number of repeatable and precise resistance levels) is obtained by the number of memductance states it can maintain and attain. In our case, it can attain around 86 states while maintaining significant readout separation. Energy consumption in fabricated memtransistor was found to be 0.7 nJ for potentiation and 0.5 pJ for depression cycles for the device channel area of 0.423 \(\times 10^{-14}\) m\(^2\), both of which are much lower than traditional CMOS based architectures[11].

B. Memtransistor Device Fabrication and Characterization

Fig 4(a) shows a schematic of a typical memtransistor device (symbolic representation used in Fig 3(c)), which consists of a floating gate based two-dimensional multi-state memory device for the storage of weights. The operating principle involves the tunneling of charge carriers from the channel through a tunnel barrier into the floating gate [12]. This charging of the floating gate, in turn, creates an electric field which screens the applied back gate bias leading to a hysteresis in the transfer characteristics and hence memory action. For the proposed application, we have used a memory device which is completely fabricated from ultra-thin two-dimensional layers. The channel of the device constitutes a single layer molybdenum disulphide (MoS\(_2\)) flake which is semiconducting in nature leading to a high on/off ratio. We
We use real physical data obtained from the memtransistor device for mapping the kernel function in order to mimic actual memtransistor crossbar array behaviour. We demonstrated the classification capabilities of the proposed framework for standard datasets and compared it with traditional SVM implementation on both synthetic and real dataset based on multi-class data. Fig. 5(a-c) shows the classification results for three synthetic datasets 100 × 2, 100 × 3, and 1000 × 9 for verification. Tables I and II show a comparison between the classification accuracies of the traditional SVM and the template-vector based SVM on different benchmark UCI datasets such as Stalog Heart, Bank note authentication, Diabetes, Haberman and Activity recognition (AReM) datasets [13]. We combined face datasets from Georgia Tech Face Database (GTFD) [14] and Caltech-101 [15] to generate face and non-face dataset and used it for classification. It can be seen that even with a fixed number of support vectors (here 10 in all the cases except face dataset where 100 support vectors were used) the classification is on par with traditional SVM, yet gives power efficient and memory efficient computations. Furthermore, the support vectors are fixed in number and are implemented using memtransistor whose energy consumption was found to be 0.7 nJ for potentiation and 0.5 pJ for depression cycles for around 90 memory states while occupying a smaller channel area. Additionally, the ability to compute summation by KCL and implementing inherent dot product of memtransistor crossbar provides computational efficiency without any extra hardware.

V. Conclusions

In this paper, we presented a unified framework for designing support vector machines (SVMs) that do not impose any explicit restrictions on the kernel to be positive-definite. We also showed that the proposed framework is able to find an SVM solution where the number of stored templates is always fixed. The architecture utilizes our novel memtransistor crossbar topology where the proposed framework itself is...
without spending much of the power and memory can be efficiently achieved. Future work includes a implementation of the entire classification framework with a complete memristor based memory system for extremely low power envelope and computational cost.

**REFERENCES**

[1] U. Shanthamallu, A. Spanias, C. Tepedelenlioglu, M. Stanley, “A Brief Survey of Machine Learning Methods and their Sensor and IoT Applications,” IEEE IISA 2017, Larnaca, pp. 1-8, August 2017.

[2] Thakur, Chetan Singh, et al. “An analogue neuromorphic Co-processor that utilizes device mismatch for learning applications.” IEEE Transactions on Circuits and Systems I: Regular Papers 65.4 (2018): 1174-1184.

[3] S. Chakrabarty, Design and Implementation of Ultra-low-power Pattern Recognizers and Sequence Decoders, Ph.D. Thesis, The Johns Hopkins Univ., 2004.

[4] Cortes, Corinna, and Vladimir Vapnik. “Support-vector networks.” Machine learning 20.3 pp: 273-297,1995.

[5] Meng, Jiayuan, J. W. Sheaffer, and K. Skadron. “Robust SIMD: Dynamically adapted SIMD width and multi-threading depth.” Parallel and Distributed Processing Symposium (IPDPS), 2012 IEEE 26th International. IEEE, pp. 107-118, 2012.

[6] Upadhyay, N.K., Jiang, H., Wang, Z., Asapu, S., Xia, Q. and Joshua Yang, J., “Emerging Memory Devices for Neuromorphic Computing, Advanced Materials Technologies, p.1800589,2019.

[7] Truong, S. Ngoc, and K. S. Min. “New memristor-based crossbar array architecture with 50-% area reduction and 48-% power saving for matrix-vector multiplication of analog neuromorphic computing.” Journal of semiconductor technology and science 14.3 , pp. 356-363, 2014.

[8] Thakur, C. S., Wang, R., Hamilton, T. J., Tapson, J., and van Schaik, A. (2016). A low power trainable neuromorphic integrated circuit that is tolerant to device mismatch. IEEE Transactions on Circuits and Systems I: Regular Papers, 63(2), 211-221.

[9] Payvand, Melika, et al. “A neuromorphic systems approach to in-memory computing with non-ideal memristive devices: From mitigation to exploitation,” Faraday Discussions 213 (2019): 487-510.

[10] S.Chakrabarty and G.Cauwenberghs. Gini Support Vector Machine: Quadratic Entropy Based Robust Multi-Class Probability Regression, Journal of Machine Learning Research 8, pp. 813-839, 2007.

[11] Indiveri, G. Chicca E, Douglas R. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE transactions on neural networks.;17(1):211-21, Jan 2006.

[12] Choi, Min Sup, et al. “Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices.” Nature communications 4 , pp. 1624, 2013.

[13] C. Blake, E. Keogh, and C.J. Merz, UCI repository of machine learning databases [http://www.ics.uci.edu/ml], Department of Information and Computer Science, University of California, Irvine, CA, 1998.

[14] Georgia Tech Face Database, [ftp://ftp.ee.gatech.edu/pub/users/hayes/facedb/].

[15] L. Fei-Fei, R. Fergus and P. Perona. Learning generative visual models from few training examples: an incremental Bayesian approach tested on 101 object categories. IEEE CVPR 2004, Workshop on Generative-Model Based Vision. 2004