Multi-Channel Data Acquisition Card under New Acquisition and Transmission Architecture of High Frequency Ground Wave Radar

Yang Bai 1, Xin Zhang 1, Qiang Yang 1, Yong Yang 2, Weibo Deng 1 and Di Yao 3,*

1 Department of Electronics and Information Engineering, Harbin Institute of Technology, Harbin 150001, China; 18B905006@stu.hit.edu.cn (Y.B.); zhangxinhit@hit.edu.cn (X.Z.); yq@hit.edu.cn (Q.Y.); dengweibo@hit.edu.cn (W.D.)
2 The Ocean Observation Institute, Hainan Tropical Ocean University, Sanya 572022, China; 18B905030@stu.hit.edu.cn
3 School of Information Science and Engineering, Harbin Institute of Technology at Weihai, Weihai 264209, China
* Correspondence: yaodi@hit.edu.cn

Abstract: It is known that the data acquisition and processing system plays an important role in radar target detection system. In order to meet the requirements of real-time processing and accurate transmission of echo signals in high-frequency ground-wave radar (HFGWR) systems, a new acquisition and transmission framework utilizing the designed acquisition card based on the PCIe (peripheral component interconnect express) has been designed and is presented in this paper. The Xilinx FPGA (Field-Programmable Gate Array) chip Kintex7-XC7K325T is adopted as a hardware carrier in acquisition card. The hardware’s composition, analog front-end circuit, the DMA (Direct Memory Access) transmission, FPGA structure, ADC (Analog-to-Digital Converter) chip, and performance test of this card are showed and discussed. Currently, the acquisition card has been accomplished and applied in the practical system of HFGWR.

Keywords: high-frequency ground-wave radar; acquisition card; DMA transmission; acquisition and transmission architecture

1. Introduction

With the development of electronic technology, data acquisition and processing system has been widely used in the fields of radar, optical fiber, telecommunications, sonar, and satellite remote sensing [1–4]. Reference [1] introduces a new data acquisition method, which realizes the acquisition of SCS (Symmetry Chirp Signal) signal in LEO Satellite Internet of things. In Ref. [2], a common radar data acquisition card is designed by using Xilinx IP core, and the driver design of the card is realized by WinDriver. In order to multi-channel image data that can be collected at the same time, a multi-channel data acquisition system based on Ethernet transmission is proposed [3]. A PXIe (PCI (Peripheral Component Interconnect) Express extensions for Instrumentation)-based multi-channel data acquisition system for a soft X-ray camera has been designed and is presented in [4]. Reference [5] designs the data acquisition system using ARM (Advanced RISC Machine) and Field-Programmable Gate Array (FPGA) architectures based on the application requirements of off-line multi-channel vibration acquisition and analysis system.

The HFGWR system, which works in the band from 3 MHz to 30 MHz, achieves over horizon and continuous monitoring of medium and large targets on the sea and reports the early warning intelligence by using the feature that radio waves of HF (high-frequency) wave band can conduct diffraction propagation on the sea. Due to its working wavelength and radio wave propagation characteristics, it has unique performance advantages, such as long detection distance, strong anti-stealth ability, cost-effectiveness, and so on. Meanwhile,
the system can also establish tracks and tracking sequences for the target detected and report the location parameter, motion parameter, and other information of the target in real time. In addition, the HFGWR system can also extract information such as sea surface flow field, wind field, and wave spectrum, which can be used for marine environment detection, marine weather forecast, and sea state remote sensing. Therefore, it has a broader application prospects in monitoring the country’s exclusive economic zone and safeguarding national rights and interests.

Undoubtedly, during HFGWR detection, real-time processing and accurate acquisition and transmission of data will be crucial [6–8]. Under the new acquisition and transmission framework, in order to adequately collect and analyze the receiver’s output signals, a PCIe-based multi-channel data acquisition card that can convert analog signals into digital signals has been designed and is presented in this paper. Specifically, it relates to a new high-frequency ground wave radar signal acquisition and processing device, which is used to connect radar receiver and signal processor.

In this paper, we utilize the acquisition card to propose a new acquisition and transmission framework. A block diagram of the new proposed HFGWR acquisition system is presented in Figure 1. The system consists of receiver, analog front-end (AFE) circuit, Analog-to-Digital Converter (ADC), FPGA, trigger, clock, and DDR (Double Data Range RAM). The receiver amplifies and filters the received analog signal and inputs the signal to the acquisition card through SMA (Subminiature version A) transmission line. The acquisition card has two acquisition modes; one is to directly acquire the IF (intermediate frequency 75 MHz) signal from the receiver output, that is, direct acquisition mode. The other is to collect the IF signal after DDC (digital down conversion), namely DDC mode. At last, DMA transmission mechanism transfers the buffer data to the upper computer of the signal processor for subsequent operations.

![Block diagram of the new HFGWR acquisition system.](image)

The acquisition and transmission framework proposed in this article obviously requires the design of an independent acquisition card. In order to ensure that the performance of the entire radar system is the same as the original framework, it is necessary to make specific requirements for the performance of the designed acquisition card. The following will introduce the design advantages in detail and test the performance of the acquisition card.

2. Processing Flow and System Advantages

2.1. Signal Processing Flow

The signal processing flow of the acquisition device in this article is as follows. The output signals of the receiver, which are HF narrow-band signals, are first amplified and balanced by the analog front-end circuit. Then, the ADC convert the analog signals into digital signals. Secondly, using FPGA to down convert the digital signals output from the ADC and caching the processed data into DDR. When the FPGA receives the trigger signal, the processed signals are transmitted to the host computer cache by PCIe interface through DMA [9–12]. Finally, the host computer control-central, which is adopted to perform signal processing by using uploaded data, obtains the distance, velocity, and orientation of the target to locate and track.
2.2. Advantages of Proposed Framework

In the previous HFGWR system, data acquisition and transmission are completed by the radar receiver and the optical fiber card respectively. When the antenna receives the echo signals, firstly, the receiver amplifies and filters the received antenna echo signals. Secondly, the ADC convert the analog signals into digital signals and then FPGA down convert the digital signals. Eventually, the processed data are sent to the signal processing machine through the optical fiber. Since the fiber card is also integrated into the receiver, all the above processes are completed inside the receiver. Therefore, this frame structure has some disadvantages, the receiver system is obviously very large and complex and the production and debugging of the optical fiber card inside the receiver is quite difficult and complicated [8]. In addition, the original data of the echo signals cannot be obtained in the host computer, in the debugging process of the actual system, it is difficult to determine which part caused the problem.

Compared with the traditional acquisition system, the proposed acquisition and transmission structure by utilizing acquisition card perfectly solves the shortcomings of the previous system. Due to the unique frame, the function of amplification and filtering and the analog-to-digital conversion of the receiver are separated, which reduces the complexity of the receiver system. And SMA transmission line is used to replace the role of the optical fiber card, which simplifies the process of data packaging, unpacking, and communication transmission. Meanwhile, using the direct acquisition mode of the acquisition card, the original data of the echo signal can be obtained in signal processor, so as to facilitate the inspection and investigation in the system [13–19]. Moreover, the control and parameter configuration of the acquisition card can be implemented manually in the signal processor, which makes it flexible and convenient to debug the system.

3. Hardware Structure Composition

In this part, the components of this acquisition card will be described in detail [9]. The structure of the multi-channel data acquisition card based on PCIe is shown in the Figure 2. It has a complex frame architecture with many input and export ports. The designed data acquisition card has eight input signal channel ports, four external trigger input ports, one external reference clock input port, and one external sampling clock input port. In addition, four dual-channel ADC chips are adopted to digitize the output signals of the 8-channel analog front-end. Moreover, it also has a JTAG (Joint Test Action Group) interface for testing FPGA internal chip and an 8-wire PCIe interface. Compared with multiplexing scheme, the designed card structure can avoid the problem of signal crosstalk [20–24]. The following is a brief introduction to the characteristic of each part.

![Figure 2. The structure of multi-channel data acquisition card.](image-url)
3.1. Analog Front-End Circuit

Considering that the high frequency analog signal is susceptible to signal interference in the multi-channel data acquisition card, in order to avoid this interference, the differential signal transmission is adopted in the system. It requires single ended signal changes to differential signal before the analog signal enters the ADC, so a differential amplification circuit is added before the ADC circuit. This is the role of the analog front-end circuit and one of the technical innovations of this acquisition card. The designed analog front-end circuit diagram is shown in Figure 3.

When the differential signal encounters interference, the two lines of the differential will be affected at the same time, but the voltage difference does not change a lot, so it has better anti-interference performance than the single ended signal. The differential amplifier circuit of analog front-end, which not only amplifies and equalizes the input RF signals, but also eliminates the high-order harmonics and improves power factor. Therefore, it has almost no interference among the multiple signals acquisition channels, nor does it have interference between the data acquisition card and the host computer during data transmission.

In addition, the AC coupling mode is adopted in data acquisition card, which removes the DC component and retains the AC component by using the DC isolation capacitor. Therefore, frequency of the input analog signal must be higher than 100kHz or it will be filtered out. The low frequency component is effectively prevented from entering the HF ground wave radar system.

3.2. ADC Circuit

The ADC chip connects the output of analog front end and the input of FPGA, which plays a critical role in whole acquisition card. Its input voltage range has to meet the output voltage range of the analog front-end circuit. Simultaneously, the sampling rate of the ADC must meet the Nyquist sampling rate, and the output of ADC should make the FPGA read. The commonly designed ADS42LB69 (16 bit), which is a family of high-linearity, dual-channel, 250-MSPS, analog-to-digital converters supporting DDR LVDS output interfaces, are used in this acquisition card [21].

The ADS42LB69 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with low-power consumption. Therefore, on the basis of ensuring the performance of the system, four dual channel ADS42LB69 chips are selected to realize 8-channel signal acquisition of radar system. A simplified schematic of the ADS42LB69 is presented in Figure 4 and Table 1 shows its pin functions.
In the field of high-speed digital design, FPGA is widely used in high-speed data acquisition card because of its high clock frequency, small internal delay, many interfaces, and flexible use compared with traditional MCU (micro controller unit). In this acquisition card, a Xilinx FPGA chip Kintex7-XC7K325T, which has stable operation and strong anti-interference ability, is adopted to collect the receivers output signals (the amplitude ranges from −1.5 V to 1.5 V and the frequency ranges from 100 KHz to 100 MHz). It has some functions such as data merging, caching, and information statistics. It completely meets the requirements of high frequency ground wave radar system for data acquisition. As shown in Figure 5, the FPGA internal structure mainly include seven aspects: trigger control, ADC interface, clock manager, embedded CPU (central processing unit), AXI-Stream, DDR, and PCIe interface [22].

### Table 1. Parts of Pin functions of the ADS42LB69.

| Name             | Description                                      | I/O |
|------------------|--------------------------------------------------|-----|
| INAP/INAM        | Differential analog input for channel A          | I   |
| INBP/INBM        | Differential analog input for channel B          | I   |
| VCM              | Common-mode voltage for analog inputs            | O   |
| CLKINP/CLKINM    | Differential clock input for ADC                 | I   |
| SYNCINP/SYNCINM  | External sync input                              | I   |
| DAP/DAM          | 4-bit DDR LVDS output interface for channel A    | O   |
| DBP/DBM          | 4-bit DDR LVDS output interface for channel B    | O   |
| DACLKLP/DACLKLM  | Differential output clock for channel A           | O   |
| DBCLKP/DBCLKLM   | Differential output clock for channel B           | O   |
| OVRA/OVRB        | Overrange indication channel A/B                 | O   |

### Figure 4. The simplified schematic of ADS42LB69.

### Figure 5. The internal structure diagram of Field-Programmable Gate Array (FPGA).
The FPGA internal logic diagram is shown in Figure 6, including AD module, user module, trigger control module, PCIe module, SPI module, VFIFO module, and SOC module. AD module connects with AD chip and receives data collected by ADC through LVDS bus.

![FPGA Internal Logic Interface Diagram](image)

**Figure 6.** The internal logic interface diagram of FPGA.

The user module has the function of logic redevelopment and provides the basic code of register reading and writing. The trigger control module is used to realize various trigger modes in the system and package and transmit collected data to the DDR module through the AXI-stream bus. The PCI-E module is mainly used to realize DMA data transmission between PC and FPGA. The SPI module is a SPI main controller, which can control all kinds of chips of the analog front-end and relays. The DDR module calls the kernel of Xilinx to drive two sets of DDR3 on the board and combines these two sets of DDR3 interface to virtual two sets of FIFO interface. The SOC module mainly includes soft core processor, AXI bus controller, and register interface of trigger control module and SPI module.

A lot of logic programming are implemented by Verilog HDL in FPGA—for example, the serial data to parallel data conversion, the PCIe transmission bus protocol, the data cache implementation, the logic function debugging, the performance testing, and so on. Figure 7 shows a schematic diagram of data acquisition and transmission using FPGA. When the FPGA receives the trigger signal, the acquisition and transmission system will continuously transmit data to the memory of the host computer while continuously capturing data. The processed data are transmitted to the Host computer through the PCIe connector using DMA transmission mechanism. This architecture can ensure the real-time of data acquisition and transmission, so as to ensure the real-time processing of the system.

![Schematic Diagram of Data Acquisition and Transmission](image)

**Figure 7.** The schematic diagram of data acquisition and transmission.
3.4. Connection between FPGA and PCIe

The PCIe connector is used to transmit the FPGA’s output data to the host computer with transmission speeds that can reach up to 4Gb/s. The connection circuit diagram of FPGA and PCIe is presented in Figure 8. The pins’ functions of the PCIe connector are presented in Table 2.

![Connection Circuit Diagram](image)

**Figure 8.** Connection circuit diagram of FPGA and PCIe.

| Name         | Description                                                                 |
|--------------|-----------------------------------------------------------------------------|
| TRIG         | PCIe TRIG is a bidirectional trigger signal and it is used to trigger the PCIe connector |
| INBP/INBM    | Supplies power to the PCIe card                                             |
| POWER        | Supplementary pins for power                                              |
| TRANS        | Signal transmission pin of the PCIe connector                               |
| RECE         | Signal reception pin of the PCIe connector                                  |
| RESET        | Reset signal                                                                |
| CLK          | Clock Request Signal                                                       |
| REFCLK       | 100 MHz Reference clock                                                    |
| GROUND       | Zero voltage reference                                                     |

3.5. DMA Transmission Architecture

In this system, PCIe bus and DMA mechanism are used to transfer data to the host computer. This is because there are still some problems in using the PCIe IP core alone to transmit data. Firstly, the CPU resources of the host computer will be occupied all the time in the process of data transmission, making the host computer itself unable to perform other operations. Secondly, when using PCIe to transmit a large amount of data, it will transmit many times, which wastes a lot of time in initiating and ending transmission, resulting in the decline of average transmission rate. The DMA mechanism solves these problems very well and provides guarantee for the HFGWR system to report the position and motion parameters of the target in real time [25–28]. The DMA controller uploads the fixed-size data to the memory space of the host computer designated by the CPU. The CPU is not required in the transmission process, so the computing resources of the host computer are saved. After the data collected and processed is buffered in the on-board memory, FPGA first moves data to the PC memory through the internal DMA engine, then the CPU carries the block data to hardware cache by raid controller, and finally stores it in the disk array. This is another technical innovation of this acquisition card.

In order to achieve the highest transmission efficiency, data transferring is carried out automatically by means of interruption. Figure 9 is the schematic diagram of DMA data transmission architecture. In the following, the DMA transfer process will be clearly presented.
3.6. Clock and Power Supply

As is shown in Figure 10, there are two sources of reference clock: one is from the internal default clock source (100 MHz), the other is from external input. PLL (phase locked loop) multiplies the internal sampling clock to the frequency required by ADC. This design ensures that the working frequency of the card is the same as the local oscillator frequency of the receiver. Moreover, external input signal frequency also can be directly used as ADC sampling clock.

The normal and stable operation of a system is inseparable from a stable and reliable power conversion module. The current power supply schemes of the acquisition card have been relatively mature, which are not described in detail in this paper. A stabilized voltage supply is used to provide 12 V, and the power conversion module are adopted to convert the 12 V to the required supply voltages, such as ±5 V, 1.2 V, 2.5 V, and 3.3 V.

4. Performance Test of Acquisition Card

The Photograph of the designed data acquisition card and its workflow are shown in Figures 11 and 12 respectively. The test parameters are given in Table 3 and the test results are shown below. All parameters of acquisition card can be configured and changed artificially in the host computer, which is also the key point of this system superior to the previous system.

![Diagram of DMA transmission architecture](image-url)

**Figure 9.** The schematic diagram of DMA transmission architecture.

Firstly, the DMA engine sends out an interrupt signal in the process of data transmission. Secondly, the driver layer responds to the interrupt and sends an event signal to the app layer. Then, after receiving the signal, APPs transfers a certain amount of data from PCIe space to app data buffer for further processing and then returns a signal to driver layer to inform that the next DMA operation can be started. Finally, it can continuously read data from on-board memory to PC memory.

![Diagram of clock source](image-url)

**Figure 10.** Diagram of clock source.

The normal and stable operation of a system is inseparable from a stable and reliable power conversion module. The current power supply schemes of the acquisition card have been relatively mature, which are not described in detail in this paper. A stabilized voltage supply is used to provide 12 V, and the power conversion module are adopted to convert the 12 V to the required supply voltages, such as ±5 V, 1.2 V, 2.5 V, and 3.3 V.
Figure 10. Diagram of clock source.

4. Performance Test of Acquisition Card

The Photograph of the designed data acquisition card and its workflow are shown in Figures 11 and 12 respectively. The test parameters are given in Table 3 and the test results are shown below. All parameters of acquisition card can be configured and changed artificially in the host computer, which is also the key point of this system superior to the previous system.

Figure 11. The designed data acquisition board.

Table 3. Test parameters of acquisition.

| Parameters                                | Value                   |
|-------------------------------------------|-------------------------|
| Input Signal Frequency (MHz)              | 75.01                   |
| Input Signal Amplitude (mV)               | 500                     |
| Sampling rate (MHz)                       | 250                     |
| Acquisition mode                         | DDC                     |
| Bandwidth (KHz)                           | 50                      |
| Output sample rate (KHz)                  | 400                     |
| Trigger                                   | External trigger        |
| Clock                                     | internal default clock source |

Figure 12. The Flow chart of acquisition card.

Firstly, we use the analog signal generator to generate a single-frequency sinusoidal signal with a frequency of 75.01MHz and an amplitude of 500mv. Then the generated signal is divided into 8 parts equally by the power divider and input into 8 channels of acquisition card. Lastly, through the signal analysis of 8 channels, we obtain the performance parameters that our system cares about.

The test results of amplitude and angle error between channels are shown in Figures 13 and 14. From the figures, we can find that the amplitude error between channels is within 0.35dB and the angle error is not more than 2 degrees. Digital beamforming technology (DBF) is used to estimate the azimuth of target in HFGWR; however, the main lobe width is limited by the array aperture and wavelength, the angle resolution of the radar is about 5 degrees [29,30]. Therefore, angle and amplitude errors are within the acceptable range.

Figure 13. Amplitude errors between channels.
Firstly, we use the analog signal generator to generate a single-frequency sinusoidal signal with a frequency of 75.01 MHz and an amplitude of 500 mV. Then the generated signal is divided into 8 parts equally by the power divider and input into 8 channels of acquisition card. Lastly, through the signal analysis of 8 channels, we obtain the performance parameters that our system cares about.

The test results of amplitude and angle error between channels are shown in Figures 13 and 14. From the figures, we can find that the amplitude error between channels is within 0.35 dB and the angle error is not more than 2 degrees. Digital beamforming technology (DBF) is used to estimate the azimuth of target in HFGWR; however, the main lobe width is limited by the array aperture and wavelength, the angle resolution of the radar is about 5 degrees [29,30]. Therefore, angle and amplitude errors are within the acceptable range.

![Figure 13. Amplitude errors between channels.](image1)

![Figure 14. Angle errors between channels.](image2)

The test results of SNR (Signal to Noise Ratio) and SFDR (Spurious-free-dynamic-range) between channels are shown in Figure 15. It can be seen that the SNR and SFDR of the acquisition card is about 72 dB and 87 dB. In HFGWR, the interference within the bandwidth will have a great impact on the detection of small targets, which may lead to the failure to detect the targets. According to the experience from the actual system, the maximum interference is less than 70 dB, which shows that the performance of SNR and SFDR is high enough. In addition, the waveform of echo signal after digital down conversion is presented in Figure 16. Hence, one can see that the performance of this acquisition card can fully meet the requirements of HFGWR system.
The test results of SNR (Signal to Noise Ratio) and SFDR (Spurious-free-dynamic-range) between channels are shown in Figure 15. It can be seen that the SNR and SFDR of the acquisition card is about 72dB and 87dB. In HFGWR, the interference within the bandwidth will have a great impact on the detection of small targets, which may lead to the failure to detect the targets. According to the experience from the actual system, the maximum interference is less than 70 dB, which shows that the performance of SNR and SFDR is high enough. In addition, the waveform of echo signal after digital down conversion is presented in Figure 16. Hence, one can see that the performance of this acquisition card can fully meet the requirements of HFGWR system.

Figure 15. SNR and SFDR of acquisition system.

Figure 16. Waveform of echo signal.

5. Discussion

As depicted by test results given in Section 4, the designed acquisition card can meet the requirements of real-time processing and accurate transmission of echo signals in a new acquisition and transmission framework of high-frequency ground-wave radar (HFGWR). The amplitude and phase error between acquisition card channels are within the acceptable range of the system and the errors between channels can be compensated by system simulation without affecting the accurate estimation of the target. Compared with the previous acquisition and transmission architecture, the proposed framework can not only reduce the complexity of the receiving system, but also obtain the initial data of the echo signal and facilitate the debugging of the system.

Furthermore, it is not only applicable for HFSWR system, the proposed data acquisition framework can also be used in other multi-channel radar systems. However, the digital to analog conversion accuracy of the acquisition card needs to be further improved and the parameters of the filter cannot be adjusted as needed.

6. Conclusions

In this paper, we utilize a multi-channel data acquisition card to propose a new acquisition and transmission framework, achieving the real-time acquisition of data and solving the shortcomings of the previous system. Importantly, a differential transmission mode is adopted to reduce the signal crosstalk and DMA architecture is used to reduce the waste of resources in the design process of acquisition card. Meanwhile, through the performance test of the acquisition card, it is showed that the echo signal has been acquired.
and processed by proposed system with accuracy. At present, the acquisition card has been accomplished and applied in the proposed practical system of HFGWR.

**Author Contributions:** Conceptualization, W.D.; funding acquisition, Y.Y.; investigation, Y.Y.; project administration, Q.Y.; resources, X.Z. and Q.Y.; software, X.Z. and D.Y.; supervision, Q.Y.; validation, W.D.; writing—original draft, Y.B.; writing—review and editing, Y.B. and D.Y. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by “Finance science and technology project of Hainan Province” (ZDYF2019195) and “the National Natural Science Foundation of China” (62031014).

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Qian, Y.; Ma, L.; Liang, X. The Acquisition Method of Symmetry Chirp Signal Used in LEO Satellite Internet of Things. *IEEE Commun. Lett.* 2019, 23, 1572–1575. [CrossRef]

2. Liu, J.; Zuo, J.; Chen, Y.-Y. The Design of an Optical Fiber Data Acquisition Card Based on IP Core and Windriver. 2008. Available online: https://en.cnki.com.cn/Article_en/CJFDTotal-LDDK200803018.htm (accessed on 29 January 2021).

3. Shi, P. Design of FPGA multi-channel data acquisition system based on gigabit Ethernet. *Electron. Sci. Technol.* 2015, 28, 123.

4. Liu, S.; Song, Y.; Liu, G.; Ren, H.; Cao, H.; Zhou, Q.; Yang, M.; Lu, W.; Sun, C. PXIe-based multi-channel data acquisition system of soft X-ray. *Iiece Electron. Express* 2019. [CrossRef]

5. Zheng, D.; Na, R.; Shangchun, F. Design and Implementation of ARM and FPGA Based Data Acquisition System Software and Hardware. In Proceedings of the International Conference on Mechatronic Systems and Materials Application, Kuala Lumpur, Malaysia, 11 April 2015.

6. Dong, Y.; Zhang, Y.; Zhang, H.; Deng, W. Accurate Approaches to Extracting Bragg Peaks Based on High-Frequency Ground-Wave Radar Under Complex Background. *ICCSSS 2019*, 463, 1237–1244.

7. Schimel, A.C.G.; Beaudoin, J.; Patnum, I.M.; Bas, T.L.; Schmidt, V.; Keith, G.; Ierodiaconou, D. Multibeam sonar backscatter data processing. *Mar. Geophys. Res.* 2018, 39, 121–137. [CrossRef]

8. Maresca, S.; Braca, P.; Horstmann, J. Data Fusion Performance of HFSWR Systems for Ship Traffic Monitoring. In Proceedings of the 16th International Conference on Information Fusion, Istanbul, Turkey, 9–12 July 2013; pp. 1273–1280.

9. Otani, S.; Kondo, H.; Nonomura, I.; Hanawa, T.; Miura, S.; Boku, T. Peach A multicore communication system on chip with PCI Express. *IEEE Micro* 2011, 31, 39–50. [CrossRef]

10. Ajanovic, J. *PCI Express 3.0 Overview;* IEEE Hot Chips: Silicon Valley, CA, USA, 2009.

11. Jawley, J. *Bus Master Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions;* Xilinx Tech. Papers XAPP1052; Xilinx Tech.: San Jose, CA, USA, 2015.

12. Wang, L.Y. FPGA-Based PCI Bus Interface Design. *Nanjing Univ. Aeronaut. Astronaut.* 2008, 13, 74.

13. Tan, L. Design and implementation of multi-channel data acquisition system based on FPGA. *Electr. Meas. Technol.* 2018, 41, 57.

14. Zhang, S.; Gao, Z.; Zhang, J. Design of high-speed multi-channel data acquisition system based on FPGA and ARM. *Autom. Instrum.* 2015, 25, 110.

15. Shi, J.; Chang, Y.; Li, H.-G. Design of the FPGA-based multichannel data acquisition system. *Electr. Autom.* 2016, 38, 15.

16. Xia, L.; Bao, S.; Tang, X. Development of Multi-channel Data Acquisition Card Based on FPGA. *Control Detect.* 2010, 2, 50–53.

17. Zhu, Y.; Wang, M.-H. Design of engine data acquisition PCI card based on FPGA. In Proceedings of the 26th Chinese Control and Decision Conference, Changsha, China, 31 May 2014.

18. Ran, Q.; Yang, G.; Mei, L.; Guan, C. Design of data acquisition system for dynamic simulation centrifuge test. In Proceedings of the IECMI, Chengdu, China, 16–19 August 2011.

19. Chang, Y.J.; Chen, Y.R.; Chuang, L.Z.H.; Yang, Y.J.; Leu, L.G. The Correlation Analysis of Ionospheric Clutter and Noise Using SeaSonde HF Radar. In Proceedings of the Oceans Aberdeen Conference, Aberdeen, Scotland, 19–22 June 2017.

20. Fu, W.; Wei, B.; Li, X.; Wang, Q.; Hu, X. A low delay transmission method of multi-channel video based on FPGA. *IOP Conf. Ser. Mater. Sci. Eng.* 2018, 322, 1757–8981. [CrossRef]

21. Texas Instruments. *ADS42LB69 Overview;* Texas Instruments Papers SLAS904F; Texas Instruments: Dallas, TX, USA, 2016.

22. Xilinx 7. *Series FPGAs Overview;* Xilinx Tech. Papers DS180; Xilinx Tech.: San Jose, CA, USA, 2017.

23. Wang, Z.H.* VHDL Digital Circuit Design and Application Practice Tutorial;* China Machine Press: Binhai, China, 2006.

24. Xin, J.-J.; Huang, S.-L.; Liu, L.-L.; Zhao, W. Design of super multi-channel and high-speed data acquisition system based on FPGA. *Electr. Meas. Instrum.* 2008, 34, 113–124.

25. Sheng, M.; Lin, C.; Guo, E. Review, comparison and outlook of test bus. In Proceedings of the IEEE 10th ICEMI, Chengdu, China, 16 August 2011.

26. Shang, Y.; Ren, Y.; Zhen, G.; Chen, J. An efficient precision estimation method for a multichannel data acquisition system. *IEICE Electron. Express* 2013, 10, 13. [CrossRef]

27. Rota, L.; Caselle, M.; Chilingaryan, S.; Kopmann, A.; Weber, M.A. PCIe DMA architecture for multi-gigabyte per second data transmission. *IEEE Trans. Nucl. Sci.* 2015, 62, 972–976. [CrossRef]
28. Kavianipour, H.; Muschter, S.; Bohm, C. High performance FPGA-based DMA interface for PCIe. *IEEE Trans. Nucl. Sci.* **2014**, *61*, 745–749. [CrossRef]

29. Sun, K.; Wen, B.; Wang, R. Analysis of Ship RCS Detected by Multifrequency HFGWR. *Int. J. Antenn. Propag.* **2017**, *1687*, 4964267. [CrossRef]

30. Mbakoyiannis, D.; Tomoutzoglou, O.; Kornaros, G. Energy-performance considerations for data offloading to FPGA-based accelerators over PCIe. *ACM Trans. Archit. Code Optim.* **2018**, *15*, 1–24. [CrossRef]