Multiterminal HVDC System with Power Quality Enhancement

Pedro Roncero-Sánchez 1,*; Alfonso Parreno Torres 2; Javier Vázquez 1; Francisco Javier López-Alcolea 1; Emilio J. Molina-Martínez 1 and Felix García-Torres 3

1 Institute of Energy Research and Industrial Applications, University of Castilla-La Mancha, Campus Universitario S/N, 13071 Ciudad Real, Spain; Javier.Vazquez@uclm.es (J.V.); FJavier.Lopez@uclm.es (F.J.L.-A.); EmilioJose.Molina@uclm.es (E.J.M.-M.)
2 Institute of Industrial Development, Castilla-La Mancha Science and Technology Park, Paseo de la Innovación 1, 02006 Albacete, Spain; Alfonso.Parreno@pctclm.com
3 Applications Unit, Centro Nacional del Hidrógeno, 13500 Puertollano, Spain; felix.garcia@cnh2.es

* Correspondence: Pedro.Roncero@uclm.es

Abstract: High-Voltage Direct Current (HVDC) systems are a feasible solution that allows the transmission of energy between several power networks. As a consequence of the use of HVDC systems, renewable energy sources can be integrated more easily into distribution grids and smart grids. Furthermore, HVDC systems can contribute to improving the power quality (PQ) of the grids to which they are connected. This paper presents a multiterminal HVDC system that not only controls the flows of active power between four different networks, but also compensates imbalances and harmonics in the grid currents to maintain balanced and sinusoidal voltages at the point of common coupling of the various grids. The compensation is carried out by the voltage-source converters (VSCs) connected to their respective AC grids. A control scheme based on the use of resonant regulators and proportional–integral (PI) controllers is responsible for achieving the necessary power flow control with the amelioration of the PQ. A case study of a multiterminal HVDC system that comprises four terminals sharing a DC bus of 80 kV is simulated by means of PSCAD$^{\text{TM}}$/EMTDC$^{\text{TM}}$ (Power System Computer-Aided Design; Electromagnetic Transients including Direct Current), where the AC grids associated with the terminals suffer from voltage imbalances and voltage harmonics owing to the connection of unbalanced loads and nonlinear loads. The obtained simulation results show the performance of the complete system in terms of active power flow, voltage regulation, and harmonic distortions of the grid current and the grid voltage.

Keywords: power quality; multiterminal HVDC system; multilevel voltage-source converter; distribution grids; resonant controller

1. Introduction

In recent years, electrical systems for distributed generation have experienced increased expansion and importance owing to the increase in the integration of different renewable energy sources, such as photovoltaics and wind energy. As a consequence, a multidirectional energy flow is present in the point of common coupling (PCC), which is simultaneously shared by loads and generators. Voltage-source converter high-voltage direct current (VSC–HVDC) systems allow us to exploit the feature of a multidirectional power flow, as they can be used to interconnect several AC grids by means of DC networks [1]. Since HVDC systems offer some superior advantages to those of high-voltage alternating current (HVAC) schemes—such as the asynchronous connection of two or more independent AC networks, the lack of reactive power in the DC link, lower power losses [2]—they can contribute to provide a more reliable power network and to the development of smart grids [3,4].

From the first commercial HVDC system, i.e., the HVDC Gotland [5], to the present day, power electronics has undergone great advances. Several commercial HVDC systems...
can be found involving various technologies, such as HVDCs based on current-source converters (CSC), in addition to the current VSC–HVDCs. The main different converter technologies have been explained in [6].

In accordance with [7,8], VSC–HVDC systems exhibit some advantages with regard to CSC-HVDCs, such as their four-quadrant operation, their use in the connection to both strong and weak grids, high dynamic performance and multiterminal possibility, and greater controllability [9]. Furthermore, multilevel topologies for VSC can be used in HVDCs in order to synthesize an output voltage with a low harmonic distortion. The most well-known multilevel configurations are the neutral-point clamped (NPC) converter [10], the flying-capacitor (FC) converter [11], and the modular multilevel converter (MMC) [12].

Among all the flexible transmission systems (FTS), HVDCs are the devices that offer the broadest range of functionalities, such as voltage control, active and reactive power control, frequency control, and the interconnection of AC systems [7]. Besides, HVDCs also feature some power quality (PQ) functionalities in order to ameliorate the PQ of the AC grids to which they are connected [13].

Several works have dealt with some PQ issues related to HVDC systems. In [14], a strategy to extend the operation region of MMC-based HVDCs by means of the current injection of a second harmonic was presented; this second component must be carefully injected in order to obtain proper behavior of the converter. As a result, a wider range of active and reactive powers could be controlled with a sinusoidal current injected by the HVDC into the grid. Nevertheless, this work did not study the compensation of current harmonics caused by loads connected to AC networks. A proposal to improve the PQ using multiterminal VSC–HVDC systems was presented in [15], where a total solution to the PQ issue was described. Nonetheless, the control structure was reduced to the use of conventional proportional–integral (PI) regulators to achieve decoupled control of the active and reactive powers, while the use of passive high-pass filters was proposed to reduce the output voltage distortion of the VSC–HVDC, which is an expensive solution. On the other hand, the use of a modified active filter to improve the PQ in a HVDC link was proposed in [16]; this solution is very expensive, as it requires an additional converter for the amelioration of PQ. A PQ comparison between HVAC and HVDC systems was studied in [17]; the study concluded that HVDCs are a better option than HVAC systems, but no solutions to improve the PQ were proposed. A power compensation scheme to remove the double frequency ripples in active and reactive powers for a VSC–HVDC system was proposed in [18]; this control scheme is able to compensate the active and reactive powers exchanged between the HVDC and the grids when the grid voltages are unbalanced. This compensation was carried out without ripple, however, the proposed strategy was not able to compensate the imbalances in the grid voltages. An overview of a PQ analysis was studied in [19]; the work analyzed several PQ compensators as well as the most common control techniques applied to VSC to improve the PQ. The paper concluded that VSC–HVDCs offer a wide range of functionalities, particularly applied to the PQ improvements of smart grids, and still require in-depth research.

Main Contributions

Several references have been analyzed in the literature review, concluding that HVDC systems are not usually employed to compensate PQ disturbances that can affect AC grids. This paper proposes a multiterminal multilevel VSC–HVDC system that is able to ameliorate the PQ of the AC grids connected to the VSC terminals. To be precise, the HVDC is able not only to compensate for active power, but also to cancel out sags in the grid voltages and harmonics in the currents that flow through the different AC grids. Balanced and unbalanced voltage sag compensation in a specific AC grid is carried out through the injection of reactive power by the terminal of the HVDC associated with that grid, and by the use of a resonant controller to cancel out the second harmonic component, which is present in the case of imbalances. Moreover, each terminal of the HVDC offers active-power filter functionality to remove harmonics from the current of each AC grid;
this compensation is performed by using several resonant controllers implemented in a synchronous reference frame (SRF). The result is that the currents that flow through each AC grid are balanced and sinusoidal, yielding balanced and sinusoidal voltages at the PCC. Simulation results show that the control scheme performs effectively in terms of stability, transient response, error in steady-state, and total-harmonic distortion (THD).

The paper is organized as follows: The description of the dynamic model of the multiterminal multilevel VSC–HVDC is presented in Section 2. The topology of the control scheme with PQ capabilities is thoroughly explained in Section 3. Simulation results obtained by using PSCAD™/EMTDC™ (Power System Computer-Aided Design; Electromagnetic Transients including Direct Current) are presented in Section 4. Finally, the main conclusions are provided in Section 5.

2. Model of the Multiterminal VSC–HVDC

The scheme of a multiterminal HVDC system is plotted in Figure 1. In this case, four terminals are connected to their respective AC grids and share the same DC link. Several load types can be connected to the various PCCs by means of breakers (Brk), i.e., linear loads, both balanced and unbalanced loads, and nonlinear loads. Each VSC is connected to its respective AC network by means of a coupling transformer that is modeled by a resistance $R_m$ and an inductance $L_m$, where the subscript $m$ denotes the number of the terminal, i.e., $m = 1, 2, 3, \text{ and } 4$.

![Figure 1. Scheme of a four-terminal high-voltage direct current (HVDC) system. VSC—voltage-source converter.](image)

An NPC multilevel topology is employed for each VSC. Particularly, a three-level NPC converter was chosen (see Figure 2 for more details) owing to its ease of implementation and to the fact that it is a well-established commercial solution compared to other multilevel topologies. The advantages of this configuration can be found in [20], while a comparison between several multilevel topologies can be seen in [21].

The single-phase diagram of the $m$-th terminal of the HVDC system connected to its respective AC grid is shown in Figure 3, where $u_m$ is the output voltage of the VSC, $i_m$ is the current exchanged between the VSC and the grid, and $v_{gm}$ is the voltage at the PCC. The current $i_{load_m}$ stands for the sum of all the currents drawn by the various loads connected to the PCC, while $v_{gm}$ is the AC grid voltage and $i_{gm}$ is the grid current. Finally,
the parameters $R_{gm}$ and $L_{gm}$ are the resistance and the inductance, respectively, employed to model the line of the grid.

\[
\begin{align*}
R_{gm} & \quad L_{gm} \\
\text{i}_{gm} & \quad \text{v}_{gm} \\
\text{PCC}_m & \quad \text{i}_{\text{Load}_m}
\end{align*}
\]

Figure 2. Three-level three-phase neutral-point clamped (NPC) converter.

\[
\begin{align*}
\text{Vdc}_2 & \quad \text{Vdc}_2 \\
\text{C} & \quad \text{N}
\end{align*}
\]

Figure 3. Single-phase equivalent circuit of the $m$-th terminal of the HVDC connected to the grid. PCC—point of common coupling.

A state-space model can be obtained for the current $i_m$ by using an SRF together with Park's transformation [22] and under the assumption that a three-wire system is employed, yielding

\[
\frac{d}{dt} \begin{bmatrix} i_{m_d} \\ i_{m_q} \end{bmatrix} = \begin{bmatrix} -\frac{R_m}{L_m} & \omega_1 \\ -\omega_1 & -\frac{R_m}{L_m} \end{bmatrix} \begin{bmatrix} i_{m_d} \\ i_{m_q} \end{bmatrix} + \frac{1}{L_m} \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} u_{m_d} - v_{m_d} \\ u_{m_q} \end{bmatrix},
\]

where $i_{m_d}$ and $i_{m_q}$ are the $d$ and $q$ components of the current $i_m$, respectively; $u_{m_d}$ and $u_{m_q}$ are the $d$ and $q$ components of the output voltage of the VSC, which will be used as control input to regulate the current $i_m$; and $v_{m_d}$ is the $d$ component of the grid voltage $v_m$ that can be seen as a disturbance. The parameter $\omega_1$ is the angular frequency of the grid voltage.
The dynamic system (1) is coupled and must be decoupled in order to implement independent control laws for $i_{md}$ and $i_{mq}$. This can be achieved by rewriting the system (1) as

$$\frac{d}{dt} \begin{bmatrix} i_{md} \\ i_{mq} \end{bmatrix} = \begin{bmatrix} -\frac{R_m}{L_m} & 0 \\ 0 & -\frac{R_m}{L_m} \end{bmatrix} \begin{bmatrix} i_{md} \\ i_{mq} \end{bmatrix} + \frac{1}{L_m} \begin{bmatrix} 1 \\ 0 \end{bmatrix} \begin{bmatrix} m_d \\ m_q \end{bmatrix},$$

(2)

where the $d$ and $q$ components of the VSC output voltage can be obtained using the following decoupling equations:

$$\begin{bmatrix} u_{md} \\ u_{mq} \end{bmatrix} = L_m \begin{bmatrix} 0 & -\omega_1 \\ \omega_1 & 0 \end{bmatrix} \begin{bmatrix} i_{md} \\ i_{mq} \end{bmatrix} + \begin{bmatrix} m_d \\ m_q \end{bmatrix} + \begin{bmatrix} m_d \\ 0 \end{bmatrix}.$$

(3)

It should be noticed that the $q$ component of $v_m$ is zero in the SRF, as explained in [23], which implies that, under balanced conditions, the instantaneous active and reactive powers exchanged between the VSC and the grid at the PCC can be written as

$$p_m = v_{md} i_{md},$$

(4)

$$q_m = -v_{md} i_{mq}.$$  

(5)

The active power $p_m$ and the reactive power $q_m$ can therefore be controlled by regulating the $d$ and $q$ components, respectively, of the current $i_m$. Similarly, the active and reactive powers at the VSC output are

$$p_{mVSC} = u_{md} i_{md} + u_{mq} i_{mq},$$

(6)

$$q_{mVSC} = u_{md} i_{mq} - u_{mq} i_{md}.$$  

(7)

Under the assumption of an ideal VSC, the power at the input of the VSC, $p_{minput}$, must be equal to the power stored in the DC-link capacitor of the VSC, $p_{mDC}$, plus the output power of the VSC:

$$p_{mVSC} = p_{mDC} + p_{mVSC}.$$  

(8)

Moreover, the term $p_{mDC}$ can be calculated using the following dynamic model:

$$p_{mDC} = C_m \frac{dv_{mDC}}{dt} = C_m \frac{d(v_{mDC})^2}{dt},$$

(9)

where $C_m$ is the equivalent capacitor of the DC side of the VSC associated with the $m$-th terminal, $v_{mDC}$ is the voltage across the capacitor $C_m$, and $i_{mDC}$ is the current through the capacitor $C_m$. The output power of the VSC can be written as

$$p_{mVSC} = p_m + p_{mDC},$$

(10)

where the term $p_{mDC}$ is the power dissipated in the coupling transformer used to connect the VSC to the AC grid. If this power is neglected [24], then $p_{mVSC} \approx p_m$, and the combination of Equations (4), (6), (8) and (9) yield

$$\frac{1}{2} C_m \frac{d(v_{mDC})^2}{dt} \approx p_{mVSC} - v_{md} i_{md}.$$  

(11)

Equation (11) reveals that if the voltage $v_{mDC}$ remains constant, all the power at the input of the VSC will be equal to the active power at the PCC, which can be used to inject power to the AC grid or, on the contrary, absorb power from the AC network.

3. Proposed Control Topology

Multiterminal VSC–HVDC systems allow the energy to flow between the different AC grids to fulfill the requirements of power demanded by the energy consumption. Moreover,
a reactive power compensation can be carried out by the VSC–HVDC in order to correct the drop voltage at the PCC owing to the line impedance of the grid and the current through it. Owing to the various types of loads connected to each PCC, the grid current can contain imbalances and harmonics and, thus, the voltages at each PCC will be polluted. In order to cancel out these disturbances, each VSC in the multiterminal VSC–HVDC system was employed to inject the unbalanced current and the harmonics components necessary for the correct operation of the various loads connected to the PCCs, while maintaining the grid current with a low distortion, thus, yielding a more sinusoidal waveform for the voltages at the PCCs.

In this work, one of the VSCs is in charge of maintaining a regulated DC voltage across the DC bus, thus providing a power slack to guarantee that the power balance is fulfilled. Nevertheless, an additional VSC can be designed to provide a backup of the control of the DC voltage [15]. Figure 4 shows the proposed control topology based on the control scheme of the STATCOM reported in [25].

As the scheme is implemented in the SRF [26], a synchronization method is employed to obtain the angle $\theta_1$ necessary to carry out the Park transformation. Several alternatives can be used, although the synchronization scheme chosen in this work is the open-loop estimator explained in [27], owing to its capabilities to operate in the presence of harmonics.

![Diagram](image)

**Figure 4.** Proposed control scheme of the VSC that regulates the DC voltage across the DC bus. SPWM—sinusoidal pulse-width modulation.

The structure contains several nested control loops to regulate a number of variables compared to their set-point values, denoted by an asterisk: controller $R_{\text{vDC}}(s)$ is in charge of regulating the DC voltage of the complete DC bus, while controller $R_{\text{vPCC}}(s)$ maintains the voltage at the PCC constant; the two controllers $R_i(s)$ are designed to regulate the DC component of the current injected into the AC grid by the VSC in both $d$ and $q$ axes, whereas the two regulators $R_{ig}(s)$ are tailored to compensate the harmonics and imbalances of the grid current in both $d$ and $q$ axes. The sum of the control actions provided by $R_i(s)$ and $R_{ig}(s)$ yields the variables $Z_{md}(s)$ and $Z_{mq}(s)$, which are used together with the currents $I_{md}(s)$ and $I_{mq}(s)$ and the voltage $V_{m}(s)$ in the decoupling Equation (3) to obtain the $d$ and $q$ components of the output voltage of the VSC. These components are transformed into three-phase voltages by means of the inverse Park Transformation and are driven to a...
sinusoidal pulse-width modulation (SPWM) scheme to implement the firing signals of the switches in the VSC [28].

The complete control scheme to operate a VSC that will not regulate the DC voltage across the DC bus is very similar and is plotted in Figure 5. The difference with the scheme shown in Figure 4 is that the controller \( R_{\text{vDC}}(s) \) is not present and the reference of active power can be generated in accordance with a power dispatcher.

\[
\begin{align*}
\text{Decoupling Equations (3)}
\end{align*}
\]

Figure 5. Proposed control scheme of the VSC without regulation of the DC voltage across the DC bus.

3.1. Regulation of the DC Voltage across the DC Bus

The DC voltage of the HVDC system is controlled by using a multiloop scheme with two PI controller loops: the inner control loop, \( R_i(s) \), regulates the \( d \) component of the current \( i_m \) using one of the most well-known scheme to operate with grid-connected VSCs [29]; the outer control loop, \( R_{\text{vDC}}(s) \), is in charge of regulating the DC voltage. The output of \( R_{\text{vDC}}(s) \) is the reference for the active power, \( P^*_{\text{m}}(s) \), which, divided by the \( d \) component of the voltage at the PCC \( V_{\text{m}d}(s) \), yields the reference for the current, \( I^*_{\text{m}d}(s) \), of the inner control loop.

Let \( X_{m_d}(s) \) be the output of the controller \( R_i(s) \) for the \( d \) axis. This output can be calculated in accordance with the following PI control law:

\[
X_{m_d}(s) = -k_p I_{m_d}(s) + \frac{k_i}{s} \left( I^*_{m_d}(s) - I_{m_d}(s) \right),
\]

where \( k_p \) and \( k_i \) are the proportional gain and the integral gain of the PI controller, respectively, and are tailored to control the dynamic system (13) for the \( d \) axis, which can be easily obtained from the decoupled plant (2):

\[
P_{m_d}(s) = \frac{I_{m_d}(s)}{Z_{m_d}(s)} = \frac{1}{s + \frac{L_m}{R_m}}.
\]

Furthermore, the proposed PI control law for the regulator \( R_{\text{vDC}}(s) \) is

\[
P^*_{m}(s) = \left( k_p + \frac{k_i}{s} \right) \left[ \left( V^2_{\text{mDC}}(s) \right)^* - \left( V_{\text{mDC}}^2(s) \right) \right],
\]
where $k_p$ and $k_i$ are the proportional gain and the integral gain of the controller $R_{\text{VDC}}(s)$, respectively. These gains are designed using the dynamic model (15) in the Laplace domain obtained from (11):

$$V_{\text{mDC}}^2(s) = \frac{2}{C_m} \left( P_{\text{mVSC}}(s) - P_m(s) \right),$$  \hspace{1cm} (15)

where $P_{\text{mVSC}}(s)$ is a disturbance input that cannot be controlled and $P_m(s)$ is the control input that will be modified to vary $V_{\text{mDC}}^2(s)$ and, therefore, the value of the voltage $V_{\text{mDC}}(s)$.

3.2. Regulation of the Voltage at the PCC

A similar structure to the one employed in Section 3.1 based on a multiloop control scheme is used to regulate the voltage at the PCC. In this case, the inner control loop, $R_i(s)$, controls the $q$ component of the current $i_m$, while the outer control loop, $R_{\text{VDC}}(s)$, is responsible for regulating the root-mean square (RMS) value of the voltage at the PCC. The output of $R_{\text{VDC}}(s)$ is the reference for the $q$ component of the current injected by the VSC, $I_{mq}^*(s)$.

The control law for $R_i(s)$ in the $q$ axis is the same as the one obtained for the $d$ axis:

$$X_{mq}(s) = -k_p I_{mq}(s) + \frac{k_i}{s} \left( I_{mq}^*(s) - I_{mq}(s) \right),$$  \hspace{1cm} (16)

where $X_{mq}(s)$ is the output of the controller $R_i(s)$ for the $q$ axis and the gains $k_p$ and $k_i$ are calculated to control the dynamic system (17) for the $q$ axis, which are obtained from the decoupled plant (2):

$$P_{imq}(s) = \frac{I_{mq}(s)}{Z_{mq}(s)} = \frac{1}{s + \frac{k_m}{k_I}}.$$  \hspace{1cm} (17)

It should be noticed that Equations (13) and (17) contain the same parameters and, under the assumption that the same design specifications hold for the regulator $R_i(s)$, the gains of $R_i(s)$ will, therefore, be equal in both axes.

The controller $R_{\text{VDC}}(s)$ is designed under the assumption of a balanced three-phase system, which yields a constant RMS value for the voltage. For that reason, a PI controller is also proposed with the following control law:

$$I_{mq}^*(s) = \left( k_{p\text{AC}} + \frac{k_{i\text{AC}}}{s} \right) (V_{rms}^* - V_{rms}),$$ \hspace{1cm} (18)

where $k_{p\text{AC}}$ and $k_{i\text{AC}}$ are the proportional and integral gains, respectively, of the controller $R_{\text{VDC}}(s)$. These parameters must be carefully calculated as the dynamic model of the grid and loads is unknown and an arbitrary design might render the system unstable.

3.3. Compensation of Imbalances and Harmonics of the Grid Current

When unbalanced loads or nonlinear loads are connected to the AC grid, imbalances and harmonics appear in the current that flows through the grid, which cause a distorted and unbalanced voltage at the PCC in weak grids owing to the line impedance. The HVDC system can be used to compensate these disturbances and improve the power quality at the various PCCs, resembling the behavior of an active power filter. This section proposes a control scheme based on proportional-resonant (PR) controllers to cancel out the imbalances and harmonics in the grid current. Usually, the most frequent harmonics present in the voltage at the PCC are uneven components [30]. These components are transformed into even harmonics in the SRF [27]. Moreover, imbalances in the fundamental component are transformed into second harmonic components in the SRF. For that reason, the use of several resonant regulators tuned at even harmonics, based on the scheme reported in [31], is proposed to remove the harmonics and the imbalances from the grid current. The general transfer function of these resonant controllers is
where the transfer function $R_{an}(s)$ is a phase-lead or phase-lag compensator designed to fulfill the specifications of the controller, and the term $R_{bn}(s)$ is the resonant regulator tuned at the frequency $\omega_{bn}$. $R_{bn}(s)$ exhibits a band-pass behavior that is useful to design the regulator without considering the remaining resonant controllers [32].

Figure 6 shows the control scheme that employs several resonant regulators to compensate the imbalances and the harmonics in the grid current. The scheme also plots the implementation of the inner control loop for the regulation of the current injected by the VSC. The scheme is implemented in both $d$ and $q$ axes. As the grid current should not contain either imbalances or harmonics, the reference of the grid current, $I_{gm}^*(s)$, must be set to zero. In accordance with Figure 6, the resulting regulator $R_{ig}(s)$ that is present in Figures 4 and 5 is the sum of the various resonant controllers tuned at different frequencies:

$$R_{ig}(s) = R_{h_1}(s) + R_{h_2}(s) + R_{h_3}(s) + \cdots + R_{h_{n-2}}(s) + R_{h_{n-1}}(s) + R_{h_n}(s).$$ (20)

As an example, Figure 7 shows the magnitude of the frequency response for a regulator $R_{ig}(s)$ designed to compensate the 2nd, 6th, 12th, and 18th harmonic components in the SRF. It can be seen that $R_{ig}(s)$ exhibits infinite gain at the selected frequencies with band-pass behavior, which implies that $R_{ig}(s)$ is suitable for compensating harmonics at these frequencies.
4. Case Study

A four-terminal HVDC system such as the one depicted in Figure 1 has been simulated using PSCAD™/EMTDC™. Four AC grids are interconnected by means of the HVDC system. The main features of these networks are as follows:

- **AC Grid 1**: 11 kV and 50 Hz, inductance of the line $L_{g1} = 2 \, \text{mH}$.
- **AC Grid 2**: 13.8 kV and 50 Hz, inductance of the line $L_{g2} = 1 \, \text{mH}$.
- **AC Grid 3**: 13.8 kV and 50 Hz, inductance of the line $L_{g3} = 1.5 \, \text{mH}$.
- **AC Grid 4**: 11 kV and 50 Hz, inductance of the line $L_{g4} = 1.2 \, \text{mH}$.

The HVDC system employs four three-level three-phase NPC VSCs, which are connected to their respective AC grids by means of four coupling transformers with a winding ratio of 20 KV/60 KV and star/star connection. These transformers have been considered ideal, and additional inductive-resistive elements have, therefore, been added to model the resistances and the inductances of the transformers, which are summarized in Table 1 in reference to the 20 KV, primary side of the coupling transformers.

### Table 1. Resistance and inductance values of the coupling transformers.

| Coupling Transformer          | Resistance $R_m$ | Inductance $L_m$ |
|------------------------------|------------------|------------------|
| Coupling transformer 1       | $R_1 = 6 \, \text{mΩ}$ | $L_1 = 1.5 \, \text{mH}$ |
| Coupling transformer 2       | $R_2 = 5 \, \text{mΩ}$ | $L_2 = 1.2 \, \text{mH}$ |
| Coupling transformer 3       | $R_3 = 3 \, \text{mΩ}$ | $L_3 = 1.0 \, \text{mH}$ |
| Coupling transformer 4       | $R_4 = 4 \, \text{mΩ}$ | $L_4 = 1.2 \, \text{mH}$ |

Each VSC employs two series-connected capacitors of 660 µF, and the DC bus line has been modeled as ideal, therefore, yielding a DC bus capacitor of 1320 µF. The switching frequency of each VSC is equal to 5950 Hz, and ideal insulated-gate bipolar transistors (IGBTs) are used as switches in each VSC. The voltage across the DC bus is set to 80 kV. Several linear loads and one nonlinear load are connected to the PCC of each AC grid by means of circuit breakers. In all cases, the same nonlinear load is used, which is composed of a three-phase full-bridge uncontrolled rectifier that feeds an inductive DC load with a constant current of 2 kA. This nonlinear load causes odd harmonics in the AC side current of the rectifier [33]. The main features of the linear loads are the following:

1. **AC grid 1**.
   - Balanced load 1: active power 20 MW and reactive power 11 MVAR; connected at instant $t = 0.25 \, \text{s}$.
• Balanced load 2: active power 30 MW and reactive power 15 MVAR; connected at instant $t = 0.4$ s.
• Unbalanced load 1 (resistive load): consumption of 8 MW in phase A, consumption of 8 MW in phase B, and consumption of 1.6 MW in phase C; connected at instant $t = 0.8$ s.

2. AC grid 2.
• Balanced load 1: active power 25 MW and reactive power 12 MVAR; connected at instant $t = 0.25$ s.
• Balanced load 2: active power 35 MW and reactive power 15 MVAR; connected at instant $t = 0.4$ s.
• Unbalanced load 1 (resistive load): consumption of 1.6 MW in phase A, consumption of 20 MW in phase B, and consumption of 20 MW in phase C; connected at instant $t = 0.8$ s.

3. AC grid 3.
• Balanced load 1: active power 15 MW and reactive power 8 MVAR; connected at instant $t = 0.25$ s.
• Balanced load 2: active power 25 MW and reactive power 16 MVAR; connected at instant $t = 0.4$ s.
• Unbalanced load 1 (resistive load): consumption of 2 MW in phase A, consumption of 8 MW in phase B, and consumption of 2 MW in phase C; connected at instant $t = 0.8$ s.

4. AC grid 4.
• Balanced load 1: active power 25 MW and reactive power 15 MVAR; connected at instant $t = 0.25$ s.
• Balanced load 2: active power 35 MW and reactive power 10 MVAR; connected at instant $t = 0.4$ s.
• Unbalanced load 1 (resistive load): consumption of 1.4 MW in phase A, consumption of 10 MW in phase B, and consumption of 1.4 MW in phase C; connected at instant $t = 0.8$ s.

The four nonlinear loads are connected, simultaneously, at instant $t = 0.5$ s. Terminal 1 is in charge of maintaining the voltage across the DC bus at 80 kV, while the other terminals operate as power dispatchers: Terminal 2 injects 20 MW into AC grid 2 at instant $t = 2$ s, whereas, at $t = 2.5$ s, it absorbs 10 MW from AC grid 2; terminal 3 injects 25 MW and 15 MW at instants $t = 1$ s and $t = 1.5$ s, respectively, into AC grid 3. Finally, terminal 4 injects 10 MW into AC grid 4 at instant $t = 1$ s, and it absorbs 30 MW from AC grid 4 at instant $t = 1.5$ s.

The regulators $R_i(s)$ and $R_{v_{DC}}(s)$ have been calculated using the pole placement technique [34]. The design specification for the controller $R_i(s)$ is to choose real poles in order to avoid overshoots in the time response. With this criterion, the location of the two closed-loop poles is chosen to be $-1200$ rad/s, and the resulting parameters are shown in Table 2. The poles of the outer closed-loop system obtained with $R_{v_{DC}}(s)$ are chosen to be slower than the poles of the inner control loop; in this case, the poles are placed at $p_1 = -25$ rad/s and $p_2 = -150$ rad/s, yielding the following parameters: $k_{p_1} = -0.1155$ and $k_{i_1} = -2.475$.

| Terminal 1 | Terminal 2 | Terminal 3 | Terminal 4 |
|------------|------------|------------|------------|
| $k_p$      | 3.594      | 2.876      | 2.397      | 2.876      |
| $k_i$      | 2160       | 1728       | 1440       | 1728       |

Table 2. Parameters of the controllers $R_i(s)$ for each terminal.
The parameters of the regulator $R_{v_{PCC}}(s)$ are chosen after following a trial–error procedure, as the plant contains uncertainties. In this case study, the chosen parameters for the four regulators $R_{v_{PCC}}(s)$ are $k_{p,AC} = -0.5$ and $k_{h,AC} = -50$. The controller $R_{v_{PCC}}(s)$ is activated at instant $t = 0.5$ s.

The controller $R_{i}(s)$ is designed to compensate the imbalances in the grid current and the harmonics caused by the nonlinear loads. Recalling that these harmonics are uneven components, they are transformed into the components $h = 2, 6, 12, 18, 24, 30 \ldots$ in the SRF. Hence, the regulator $R_{i}(s)$ is composed of five resonant controllers in parallel, tailored to compensate the 2nd, 6th, 12th, 18th, and 24th harmonics in the SRF. The parameters of the various regulators $R_{sh}(s)$ are obtained using the frequency response method [35] with the design specifications of a phase margin of 60° at the following crossover gain frequencies: $\omega_{b1} = 1.05\omega_{b1}$, with $\omega_{b1} = 2\omega_{1}$, i.e., the 2nd harmonic; $\omega_{b2} = 1.2\omega_{b2}$, with $\omega_{b2} = 6\omega_{1}$, i.e., the 6th harmonic; $\omega_{b3} = 1.2\omega_{b3}$, with $\omega_{b3} = 12\omega_{1}$, i.e., the 12th harmonic; $\omega_{b4} = 1.05\omega_{b4}$, with $\omega_{b4} = 18\omega_{1}$, i.e., the 18th harmonic; and $\omega_{b5} = 1.05\omega_{b5}$, with $\omega_{b5} = 24\omega_{1}$, i.e., the 24th harmonic. The resulting parameters of the regulators $R_{sh}(s)$ are shown in Table 3. The controller $R_{s}(s)$ is activated at instant $t = 1.2$ s. The total simulation time is 3 s.

| Terminal 1 | $R_{a1}(s)$ | $R_{a2}(s)$ | $R_{a3}(s)$ | $R_{a4}(s)$ | $R_{a5}(s)$ |
|------------|-------------|-------------|-------------|-------------|-------------|
| $k_{h1} = 26.76$ | $k_{h2} = 943.48$ | $k_{h3} = 3.76 \times 10^{3}$ | $k_{h4} = 1.97 \times 10^{3}$ | $k_{h5} = 5.30 \times 10^{3}$ |
| $a_{1} = -3.4 \times 10^{-3}$ | $a_{2} = -1 \times 10^{-3}$ | $a_{3} = -5.1 \times 10^{-4}$ | $a_{4} = -4.1 \times 10^{-4}$ | $a_{5} = -2.9 \times 10^{-4}$ |
| $b_{1} = -1.7 \times 10^{-4}$ | $b_{2} = -5.1 \times 10^{-5}$ | $b_{3} = -2.5 \times 10^{-5}$ | $b_{4} = -2.0 \times 10^{-5}$ | $b_{5} = -1.5 \times 10^{-5}$ |

| Terminal 2 | $R_{a1}(s)$ | $R_{a2}(s)$ | $R_{a3}(s)$ | $R_{a4}(s)$ | $R_{a5}(s)$ |
|------------|-------------|-------------|-------------|-------------|-------------|
| $k_{h1} = 19.74$ | $k_{h2} = 754.10$ | $k_{h3} = 3.01 \times 10^{3}$ | $k_{h4} = 1.57 \times 10^{3}$ | $k_{h5} = 2.80 \times 10^{3}$ |
| $a_{1} = -3.4 \times 10^{-3}$ | $a_{2} = -1 \times 10^{-3}$ | $a_{3} = -5.1 \times 10^{-4}$ | $a_{4} = -3.9 \times 10^{-4}$ | $a_{5} = -2.9 \times 10^{-4}$ |
| $b_{1} = -1.7 \times 10^{-4}$ | $b_{2} = -5.1 \times 10^{-5}$ | $b_{3} = -2.6 \times 10^{-5}$ | $b_{4} = -1.9 \times 10^{-5}$ | $b_{5} = -1.5 \times 10^{-5}$ |

| Terminal 3 | $R_{a1}(s)$ | $R_{a2}(s)$ | $R_{a3}(s)$ | $R_{a4}(s)$ | $R_{a5}(s)$ |
|------------|-------------|-------------|-------------|-------------|-------------|
| $k_{h1} = 16.43$ | $k_{h2} = 628.07$ | $k_{h3} = 2.51 \times 10^{3}$ | $k_{h4} = 1.31 \times 10^{3}$ | $k_{h5} = 2.33 \times 10^{3}$ |
| $a_{1} = -3.4 \times 10^{-3}$ | $a_{2} = -1 \times 10^{-3}$ | $a_{3} = -5.1 \times 10^{-4}$ | $a_{4} = -3.9 \times 10^{-4}$ | $a_{5} = -2.9 \times 10^{-4}$ |
| $b_{1} = -1.7 \times 10^{-4}$ | $b_{2} = -5.1 \times 10^{-5}$ | $b_{3} = -2.5 \times 10^{-5}$ | $b_{4} = -1.9 \times 10^{-5}$ | $b_{5} = -1.5 \times 10^{-5}$ |

| Terminal 4 | $R_{a1}(s)$ | $R_{a2}(s)$ | $R_{a3}(s)$ | $R_{a4}(s)$ | $R_{a5}(s)$ |
|------------|-------------|-------------|-------------|-------------|-------------|
| $k_{h1} = 19.74$ | $k_{h2} = 754.10$ | $k_{h3} = 3.01 \times 10^{3}$ | $k_{h4} = 1.57 \times 10^{3}$ | $k_{h5} = 2.80 \times 10^{3}$ |
| $a_{1} = -3.4 \times 10^{-3}$ | $a_{2} = -1 \times 10^{-3}$ | $a_{3} = -5.1 \times 10^{-4}$ | $a_{4} = -3.9 \times 10^{-4}$ | $a_{5} = -2.9 \times 10^{-4}$ |
| $b_{1} = -1.7 \times 10^{-4}$ | $b_{2} = -5.1 \times 10^{-5}$ | $b_{3} = -2.5 \times 10^{-5}$ | $b_{4} = -1.9 \times 10^{-5}$ | $b_{5} = -1.5 \times 10^{-5}$ |

Figure 8 shows the time response of the voltage of each of the four PCCs to which the HVDC system is connected: Before instant $t = 0.5$ s, voltage sags with different amplitudes are present in all PCCs owing to the connections of the linear and nonlinear loads to their respective AC grids. The greatest voltage sag takes place at PCC1 with an amplitude around 13%. Once the regulators $R_{v_{PCC}}(s)$ are activated in the terminals of the HVDC systems at $t = 0.5$ s, all voltages at the PCCs increase their amplitudes until the steady-state value of 1 p.u is reached. Although there are changes in these voltages when the references of the active powers of the terminal power dispatchers are modified, the steady-state error in the voltage is zero owing to the integral action of the controller $R_{v_{PCC}}(s)$. 
The voltage across the DC bus is plotted in Figure 9: A double frequency ripple is present when imbalances begin to be compensated [18]. Moreover, even voltage harmonics are present in the voltage waveform when the harmonics of the grid currents are compensated by each terminal of the HVDC system. However, the DC value of the voltage across the DC bus remains around 80 kV, despite the disturbances caused by changes in the references of the active powers of the terminal power dispatchers.

The process of the transmission of active power in the HVDC from one terminal to another is shown in Figure 10, which plots in blue color the injected/absorbed active powers by the four terminals into/from their respective AC grids (if the active power is positive, it is considered that the terminal injects active power into the grid, in accordance
It should be noticed that the VSC connected to terminal 1 keeps the power balanced owing to the control of the voltage across the DC bus; e.g., at instant $t = 2.75 \text{s}$, the active powers of the three dispatcher terminals are $p_2 = -10 \text{ MW}$, $p_3 = 15 \text{ MW}$, and $p_4 = -25 \text{ MW}$, respectively, yielding a power balance at terminal 1 equal to $p_1 = 20 \text{ MW}$; the actual active power injected by the terminal 1 is, however, slightly higher owing to the losses in the coupling transformers, as shown in Figure 10a.

In addition, Figure 10 also shows, in red color, the active powers extracted (positive value) or absorbed (negative value) from each AC grid: these active powers contain not only the components exchanged with the HVDC system, but also the active power consumed by the various loads connected to the AC grids.

The $d$ and $q$ components of the current injected by each terminal into its AC grid are plotted in blue and red colors, respectively, in Figure 11. Both $d$ and $q$ components contain even harmonics, which are the result of the transformation of the odd harmonics into the SRF. Furthermore, the mean value of the $d$ component of the current is proportional to its respective active power, as shown in Figure 10, while the mean value of the $q$ component of the current is proportional to the RMS value of the voltage at the PCC to which the terminal is connected (see Figure 8 for more details).
Figure 11. Time responses of the $d$ component (blue color) and $q$ component (red color) of the current through each terminal of the HVDC system: (a) $i_{d1}$ and $i_{q1}$, (b) $i_{d2}$ and $i_{q2}$, (c) $i_{d3}$ and $i_{q3}$, and (d) $i_{d4}$ and $i_{q4}$.

Figure 12 show the waveforms obtained from the current through AC grid 1 and the voltage at PCC$_1$ for different time intervals. At instant $t = 1.2$ s, the resonant regulators $R_{ij}(s)$ are activated; Figure 12a,b show how the grid current and the voltage at PCC$_1$ are unbalanced and contain harmonics before the activation of $R_{ij}(s)$. Once $R_{ij}(s)$ is in operation, the voltage at PCC$_1$ is initially more distorted. At instants $t = 1.5$ s and $t = 2$ s, changes in the active powers of the dispatcher terminal occur, and they cause disturbances in the grid current and the voltage at the PCC that were previously balanced and had low distortion, as shown in Figure 12c–f. Finally, the last change in the active power of terminal 2 occurs at $t = 2.5$ s, as shown in Figure 12g,h; after this change, the current total harmonic distortion is $THD_i = 0.49\%$, while the voltage total harmonic distortion is $THD_v = 1.8\%$. In the same way, Figures 13–15 show the waveforms of the current through AC grids 2–4 and the voltages at PCC$_{2-4}$ for the same time intervals considered in Figure 12. Similar results are obtained with reduced distortions and balanced current as well as balanced voltages. The values of the total harmonic distortion for the currents and the voltages of the four AC grids are summarized in Table 4.

Table 4. Total harmonic distortion for the grid current and the voltage at the PCC.

|                      | AC Grid 1 | AC Grid 2 | AC Grid 3 | AC Grid 4 |
|----------------------|-----------|-----------|-----------|-----------|
| $THD_i$ (%)          | 0.49      | 0.43      | 0.87      | 0.39      |
| $THD_v$ (%)          | 1.8       | 1.7       | 2.1       | 1.9       |
Figure 12. Waveforms obtained from AC grid 1 for different time intervals: (a) grid line currents ($1.15 \, \text{s} \leq t \leq 1.35 \, \text{s}$), (b) line-to-neutral voltages at PCC$_1$ ($1.15 \, \text{s} \leq t \leq 1.35 \, \text{s}$), (c) grid line currents ($1.45 \, \text{s} \leq t \leq 1.65 \, \text{s}$), (d) line-to-neutral voltages at PCC$_1$ ($1.45 \, \text{s} \leq t \leq 1.65 \, \text{s}$), (e) grid line currents ($1.95 \, \text{s} \leq t \leq 2.15 \, \text{s}$), (f) line-to-neutral voltages at PCC$_1$ ($1.95 \, \text{s} \leq t \leq 2.15 \, \text{s}$), (g) grid line currents ($2.45 \, \text{s} \leq t \leq 2.65 \, \text{s}$), and (h) line-to-neutral voltages at PCC$_1$ ($2.45 \, \text{s} \leq t \leq 2.65 \, \text{s}$).
Figure 13. Waveforms obtained from AC grid 2 for different time intervals: (a) grid line currents \((1.15 \, \text{s} \leq t \leq 1.35 \, \text{s})\), (b) line-to-neutral voltages at PCC\(_2\) \((1.15 \, \text{s} \leq t \leq 1.35 \, \text{s})\), (c) grid line currents \((1.45 \, \text{s} \leq t \leq 1.65 \, \text{s})\), (d) line-to-neutral voltages at PCC\(_2\) \((1.45 \, \text{s} \leq t \leq 1.65 \, \text{s})\), (e) grid line currents \((1.95 \, \text{s} \leq t \leq 2.15 \, \text{s})\), (f) line-to-neutral voltages at PCC\(_2\) \((1.95 \, \text{s} \leq t \leq 2.15 \, \text{s})\), (g) grid line currents \((2.45 \, \text{s} \leq t \leq 2.65 \, \text{s})\), and (h) line-to-neutral voltages at PCC\(_2\) \((2.45 \, \text{s} \leq t \leq 2.65 \, \text{s})\).
Figure 14. Waveforms obtained from AC grid 3 for different time intervals: (a) grid line currents (1.15 s ≤ t ≤ 1.35 s), (b) line-to-neutral voltages at PCC$_3$ (1.15 s ≤ t ≤ 1.35 s), (c) grid line currents (1.45 s ≤ t ≤ 1.65 s), (d) line-to-neutral voltages at PCC$_3$ (1.45 s ≤ t ≤ 1.65 s), (e) grid line currents (1.95 s ≤ t ≤ 2.15 s), (f) line-to-neutral voltages at PCC$_3$ (1.95 s ≤ t ≤ 2.15 s), (g) grid line currents (2.45 s ≤ t ≤ 2.65 s), and (h) line-to-neutral voltages at PCC$_3$ (2.45 s ≤ t ≤ 2.65 s).
Figure 15. Waveforms obtained from AC grid 4 for different time intervals: (a) grid line currents (1.15 s ≤ t ≤ 1.35 s), (b) line-to-neutral voltages at PCC4 (1.15 s ≤ t ≤ 1.35 s), (c) grid line currents (1.45 s ≤ t ≤ 1.65 s), (d) line-to-neutral voltages at PCC4 (1.45 s ≤ t ≤ 1.65 s), (e) grid line currents (1.95 s ≤ t ≤ 2.15 s), (f) line-to-neutral voltages at PCC4 (1.95 s ≤ t ≤ 2.15 s), (g) grid line currents (2.45 s ≤ t ≤ 2.65 s), and (h) line-to-neutral voltages at PCC4 (2.45 s ≤ t ≤ 2.65 s).

5. Conclusions

In this paper, a four-terminal HVDC system is presented that is able to improve the PQ of the AC grids to which it is connected. This HVDC scheme employs four three-phase three-level NPC VSCs in order to obtain an output voltage with low harmonic content. A control scheme is in charge of compensating for the active power between the various AC grids and to cancel out voltage sags and voltage imbalances in the PCC. In order to achieve these goals, the control topology contains several PI regulators together with resonant controllers, all of them implemented in the SRF. The structure of the regulators allows us to design the parameters of each controller transfer function independently. The results
obtained in the proposed case study show that the HVDC system is able to maintain the voltage across the DC bus while controlling the power active flow between the AC grids. Moreover, the compensation of imbalances, sags, and harmonics in the grid voltages is also effective, showing a robust response against the connection of several linear and nonlinear loads, even in the presence of imbalances. Thus, the simulation results show a satisfactory performance of the overall control system with zero-error tracking in the steady-state and an appropriate transient response with very reduced values for the total harmonic distortions of both voltage and current. The results also demonstrate that the proposed control scheme applied to an HVDC system with four terminals is able to deal successfully with the main voltage quality disturbances present in the AC grids. An increase in the number of terminals is not expected to significantly alter the system response, since the control system of a given terminal can be tailored independently, exerting a reduced influence over the others. This work demonstrates, therefore, that the capabilities of HVDC systems for improving the PQ of AC grids can be exploited to contribute to developing more reliable power grids. Among these capabilities, the cancellation of harmonics and imbalances when the grid frequency undergoes small changes should be investigated in control schemes based on the use of resonant controllers.

**Author Contributions:** Conceptualization, P.R.-S. and A.P.T.; methodology, P.R.-S. and J.V.; software, E.J.M.-M. and F.J.L.-A.; validation, E.J.M.-M., F.J.L.-A., and F.G.-T.; formal analysis, P.R.-S. and A.P.T.; investigation, P.R.-S. and F.J.L.-A.; resources, P.R.-S. and J.V.; data curation, E.J.M.-M. and F.J.L.-A.; writing—original draft preparation, P.R.-S. and A.P.T.; writing—review and editing, J.V., F.J.L.-A. and F.G.-T.; visualization, All authors; supervision, P.R.-S. and J.V.; project administration, P.R.-S.; funding acquisition, P.R.-S., J.V., and F.G.-T. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by European Regional Development Fund (ERDF) under the program Interreg SUDOE SOE3/P3/E0901 (Project IMPROVEMENT).

**Conflicts of Interest:** The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript, or in the decision to publish the results.

**Abbreviations**
The following abbreviations are used in this manuscript:

| Abbreviation | Full Form                          |
|--------------|-----------------------------------|
| HVDC         | High Voltage Direct Current       |
| VSC          | Voltage Source Converter          |
| CSC          | Current Source Converter          |
| PCC          | Point of Common Coupling          |
| PQ           | Power Quality                      |
| PI           | Proportional–Integral             |
| DC           | Direct Current                     |
| AC           | Alternating Current               |
| HVAC         | High-Voltage Alternating Current  |
| NPC          | Neutral-Point Clamped             |
| FC           | Flying Capacitor                  |
| MMC          | Modular Multilevel Converter      |
| FTS          | Flexible Transmission Systems     |
| SRF          | Synchronous Reference Frame       |
| THD          | Total Harmonic Distortion         |
| Brk          | Breaker                            |
| SPWM         | Sinusoidal Pulse-Width Modulation |
| RMS          | Root-Mean Square                  |
| PR           | Proportional Resonant             |
| IGBT         | Insulated-Gate Bipolar Transistor |
| PSCAD        | Power System Computer-Aided Design|
| EMTDC        | Electromagnetic Transients including Direct Current |
29. Li, Y.W.; Loh, P.C.; Blaabjerg, F.; Vilathgamuwa, D.M. Investigation and Improvement of Transient Response of DVR at Medium Voltage Level. *IEEE Trans. Ind. Appl.* **2007**, *43*, 1309–1319. [CrossRef]
30. Gonzalez-Espin, F.; Figueres, E.; Garcia, G. An Adaptive Synchronous-Reference-Frame Phase-Locked Loop for Power Quality Improvement in a Polluted Utility Grid. *IEEE Trans. Ind. Electron.* **2012**, *59*, 2718–2731. [CrossRef]
31. Roncero-Sánchez, P.; Acha, E. Harmonic and imbalance voltage mitigation in smart grids: A DSTATCOM based solution. In Proceedings of the IEEE EUROCON 2015—International Conference on Computer as a Tool (EUROCON), Salamanca, Spain, 8–11 September 2015; pp. 1–6.
32. Mattavelli, P. Synchronous-frame harmonic control for high-performance AC power supplies. *IEEE Trans. Ind. Appl.* **2001**, *37*, 864–872. [CrossRef]
33. Mohan, N.; Undeland, T.M.; Robbins, W.P. *Power Electronics: Converters, Applications and Design*, 3rd ed.; Wiley-IEEE Press: Hoboken, NJ, USA, 2002.
34. Ogata, K. *Modern Control Engineering*, 5th ed.; Pearson Education, Inc.: Bergen, NJ, USA, 2010.
35. Nise, N.S. *Control Systems Engineering*, 6th ed.; Wiley: Somerset, NJ, USA, 2011.