A True Full-Duplex IO (TFD-IO) with Background SI Cancellation for High-Density Interfaces

Sandeep Goyal, Ganpat Parulekar, and Shalabh Gupta

Abstract—In this work, we have proposed and experimentally demonstrated a true full-duplex IO (TFD-IO) for high-speed high-density interfaces. The proposed TFD-IO can be used as an independent module that converts a unidirectional IO/interconnect to a fully bidirectional IO/interconnect, to ideally double the throughput of the high-speed interface. The TFD-IO uses a correlation-based technique to cancel the self-interference (SI) adaptively in the background. The signals transmitted from the near-end and the far-end can use independent baud-rates and signaling schemes in a TFD-IO. A proof-of-concept design of the TFD-IO module has been fabricated in a 65 nm CMOS technology, and demonstrated with bidirectional throughputs of up to 12.8 Gb/s.

Index Terms—Adaptive echo cancellation (EC), chiplets, full-Duplex, high-speed serial links, heterogeneous integration, source-synchronous transceiver, simultaneous bidirectional (SBD).

I. INTRODUCTION

Recent growth in the requirements and capabilities of algorithms for machine learning and artificial intelligence based user applications has led to a huge demand for improved performance of computing systems. These systems need to store, process, and exchange large amounts of data to meet the growing demands. In these systems, data interfaces, such as processor-to-router, processor-to-memories and processor-to-network interfaces, may have to handle data throughputs of several terabits/second and interface densities of greater than terabits/second/mm [1], [2]. Throughputs of these high-speed interfaces are limited by interconnect bandwidths and chip packaging technologies [3], [4]. Multi-chip modules (MCM), system-in-package (SiP), and multi-chiplet based platforms with die-to-die interfaces have emerged as solutions to overcome some of the limitations [4]–[7]. The die-to-die interfaces need to support high data/pin efficiencies, low channel losses, and small form-factors [4], [5], [8].

The interface with a large number of lanes suffers from the issue of crosstalk between them, which further deteriorates the performance with an increase in the lane density or baud-rate [9], [10]. Reduction in the number of lanes is possible by using simultaneous bidirectional (SBD) or full-duplex (FD) communication between the high-performance modules. FD links use transceivers at the two ends, which are named as far-end and near-end. The strength of the near-end transmitted signal at the input-output (IO) port in the full-duplex link is much higher than that of the signal received from the far-end. Thus, the near-end transmitter causes a severe self-interference (SI) at the near-end receiver. In addition, there can be echoes of the transmitted signal at the receiver due to a mismatch between the source and load impedances, and back reflections from the channel. Therefore, transceivers in these links receive a composite signal $S_{SI}$, which consists of interference from the signal transmitted by the near-end transceiver along with the desired far-end signal, as shown in Fig. 1(a).

The interference hinders recovery of the far-end information at the near-end receiver. As a result, along with a data transmission mechanism, the transceivers also need a method to suppress a significant part of the SI at the receiver front-end itself, before the received signal can be further processed to recover the data transmitted from the far-end. For example, as shown in Fig. 1(b), a hybrid can be used to suppress the SI to residual-SI, which may be cancelled in the digital domain along with the echoes.

Full-duplex links for Ethernet standards, such as IEEE 802.3ak and 802.3ap, typically use passive hybrids and an auxiliary digital-to-analog-converter (DAC) for interference suppression in the analog domain [11]–[15], before the received signal is further processed for data recovery. The passive hybrids are magnetic, bulky, and band-limiting in nature. They support suppression only at low baud-rates, making them
unattractive for high-density and high-speed interconnects because of their larger form factors. To achieve higher throughputs, the high-speed FD interconnects proposed/demonstrated recently have used hybrids with active circuits for interference suppression [15]–[28]. These hybrids effectively consist of one of the following: (i) a scaled replica generator with a subtractor [11]–[13], [21], [28]; (ii) a comparator with dynamic referencing [16], [20], [23]–[27]; (iii) a resistive or a capacitive bridge [21], [22]; (iv) a resistor-transconductor (R-gm) cell [17], [19]; and (v) a directional inverter/buffer (DIB) with weighted cancellation paths [29]. The main limitation in these schemes is that they do not account for the delay spread of the transmitted pulses that causes SI over multiple bit periods. These hybrids may also require manual tuning or foreground calibration to support data transfer over a wide range of interface conditions. Furthermore, most of these techniques require timing synchronization between the far-end and the near-end signals, to ensure that the interference is suppressed/cancelled sufficiently, as the amount of cancellation depends on the receiver sampling phase [19], [20], [30], [31].

To overcome the above mentioned limitations, digital techniques have to be implemented, which can support interference cancellation adaptively [18]. However, implementing SI cancellation using digital approaches is often power and area inefficient. Furthermore, a significant training time may be required for adaption of the SI-canceller’s weight coefficients using the digital techniques. In this paper, we propose a true full-duplex IO (TFD-IO) module that supports simultaneous bidirectional data transmission over an electrical interconnect. The TFD-IO uses a correlation-based SI-canceller, whose weight coefficients are adjusted in the background, adaptively, using a modulation format and data-rate independent technique [32], [33]. Fig. 2 shows a conceptual diagram of a high-density chip-to-chip interface, wherein, the TFD-IOs can be used as plug-n-play modules to double the data efficiency per lane and per IO port of the chip. The use of the bidirectional ports, i.e. the TFD-IOs, can also simplify board level design while interfacing two chips on a PCB with a large number of high-bandwidth interconnects between them.

In the following section, we review the correlation-based interference cancellation technique. In Section III, we present the proposed TFD-IO and its implementation details. Section IV presents the post-layout simulation results obtained for the TFD-IO cells. Section V presents the measurement setup and results obtained for the TFD-IO cells, and Section VI concludes this brief.

---

**Fig. 2:** Bidirectional chip-to-chip data transfer interface with the proposed true full-duplex IOs (TFD-IO)s.

---

II. CORRELATION-BASED SI CANCELLATION

The near-end transceiver in a FD link receives a composite signal $S_{RI}$, which contains: (i) the far-end signal $S_F$; and (ii) $S_{NI}$ - includes the SI and echoes. The major challenge in transferring data over FD links is to extract the desired far-end information from $S_{RI}$. This extraction becomes further challenging when the near-end transceiver should suppress the interference unconscious of the far-end transceiver. The used correlation-based cancellation approach allows for such an interference suppression, independent of the operating state of the far-end transceiver. This approach uses a practical assumption that the data signals transmitted by two independent data sources are typically uncorrelated. For such uncorrelated signals, this cancellation approach allows the SI-canceller to suppress the interference by adapting its coefficients in the background. This approach thus eliminates the need of training the SI-canceller in foreground, which is required to track the variations in data transmission path.

Figure 3 illustrates the model of a transceiver with a correlation-based cancellation loop used for suppressing the near-end interference. The cancellation approach uses a simple fact that the two signals, $D_F$ and $S_{NI}$, have the same origin, and hence are correlated. In this approach, to suppress SI, the cancellation loop minimizes only the correlation present between output of the canceller $S_{FR}$ (the recovered far-end signal) and $D[1:k]$ – a set of delayed taps (copies) of $D_F$. These delayed taps are required to mimic the delay spreads and magnitude responses of the interference path. The cancellation loop, thus extracts the uncorrelated far-end information from the $S_{RI}$. For SI cancellation, the delayed taps $D[1:k]$ are first weighted with the corresponding weight coefficients $c_{1:k}$, and are then summed together to generate a replica cancellation signal $S_C$. Next, $S_C$ is subtracted from $S_{RI}$ to minimize SI, as given by Eq. (3).

\[
S_{FR} = S_{RI} - S_C,
\]

\[
S_{FR} = S_F + SI - \sum_{p=1}^{k} c_p \times D[p],
\]
where, $D[p]$ denotes the $p^{th}$ delayed tap of $D_T$, and $c_p$ is the weight coefficient (gain) of weighting amplifier $W_{A_p}$. To extract the far-end information by suppressing the interference, i.e., to make $S_{FR}$ free of SI or of any interfering component due to the delayed taps $D[1:k]$, Eq. (2) must be satisfied.

$$SI = \sum_{p=1}^{k} G_{Loop} \times R_p \times D[p],$$

where, $R_p$ denotes the correlation present between $S_{FR}$ and $D[p]$, and $G_{Loop}$ denotes the loop gain of the cancellation loop. Let us consider for a delayed tap $D[p]$, $\varepsilon_p$ is the desired tap weight to suppress the amount of interference present in the $S_{RI}$. Therefore, for the cancellation, $\varepsilon_p$ is the required value for $c_p$, and it can be determined as per the following Equation,

$$\varepsilon_p \times D[p] = G_{Loop} \times R_p \times D[p],$$

where, $R_p$ for a system in its linear range of operation can be further divided into three parts as given by the following Equation,

$$R_p = R_{PI} + R_{PF} + R_{PC},$$

where, $R_{PI}$ denotes the correlation between $D[p]$ and $SI$, $R_{PF}$ denotes the correlation between $D[p]$ and $S_F$, and $R_{PC}$ denotes the correlation between $D[p]$ and $S_C$. For interference cancellation, the used correlation-based approach supports minimization of these correlation components as follows:

- $R_{PF}$: should be equal to zero as the two transmitted signals, i.e., the near-end signal and the far-end signal, should be practically uncorrelated.
- $R_{PC}$: should go to zero because of the negative feedback of the loop.
- $R_{PI}$: is equal to $\varepsilon_p / G_{Loop}$, the required correlation for minimizing the SI present in the $S_{FR}$ corresponding to $D[p]$.

The $R_{PI}$ acts as a control input for the negative feedback SI-cancellation loop. Additionally, $R_{PI}$ is also the residual-SI present in $S_{FR}$, and its value depends upon the $G_{Loop}$. Therefore, $G_{Loop}$ should be large for reducing the residual-SI, and to faithfully recover the far-end information from $S_{RI}$.

Using this correlation-based cancellation approach, this work proposes a TFD-IO cell that supports bidirectional data transfer over an electrical interconnect. The use of the TFD-IO cell supports background suppression of the interference using a correlation-based SI-canceller.

### III. PROPOSED TRUE-FULL DIXEL IOS

The proposed TFD-IO, as shown in Fig. 4, consists of a line-driver (LD) for signal transmission, a receiver front-end (RFE) as a buffer for signal reception, and the correlation-based SI-canceller for interference suppression. The correlative approach allows the canceller to adapt in the background for suppressing the time-variations of interference. The canceller supports interference cancellation spanning over multiple bits of the near-end transmitted data.

Figure 4 shows the architecture of correlation-based SI-canceller. The SI-canceller is used to cancel $S_{NI}$ present in $S_{RI}$, which includes the SI received from LD, and the immediate echoes/reflections from the channel-IO interface. The canceller uses the correlation-based cancellation algorithm to decide its weight coefficients $c_{[1:k]}$ for the delayed taps $D[1:k]$. The SI-canceller generates the replica tap $S_C$, as a sum of the weighted taps $T[1:k]$ to suppress the interference, as given by Eq. (5),

$$S_C = \sum_{p=1}^{k} T[p] = \sum_{p=1}^{k} c_p \times D[p].$$

The cancellation loop uses the coefficients $c_{[1:k]}$ to minimize the correlation between $S_{FR}$ and $D[1:k]$, to reduce the interference. As the canceller minimizes only the correlation, by subtracting $S_C$ from $S_{RI}$, it preserves the uncorrelated far-end information at the output of summer, and helps in extracting the far-end information from $S_{FR}$. Hence, the value of $c_k$ depends only on the correlation between $D[k]$ and constituents of $S_{NI}$, and is independent of the far-end signal. Deviations in the value of $c_k$ from the actual correlation may occur due to: (i) the presence of some finite correlation between the far-end and near-end transmitted signals; (ii) DC-offsets in the cancellation loops; and (iii) the finite loop gain of the correlator, leaving a residual-SI in $S_{FR}$ at canceller’s output.
The canceller’s implementation is entirely analog using current mode logic. Each canceller tap includes a correlator and a weighting amplifier W_A – implemented as a Gilbert-cell. As shown in Fig. 5, the correlator uses a mixer for determining the instantaneous correlation between a delayed tap D[k] and the summer output S_{RF}. The mixer’s output is then amplified and integrated to determine c_k using a gain block and a low pass filter, respectively. The weight coefficient c_k controls the gain of W_A_k for generating the weighted tap T[k]. Depending upon the data rates and interfacing scenarios, the c_k can have both the polarities and can take a wide range of values.

Figure 5 shows the circuit implementation of the correlator. The mixer is implemented using a differential double balanced configuration with programmable load resistances, which serves as a DC offset compensator (DCOC) to correct offset in the loop. These offsets can occur due to various system anomalies, such as process, voltage, and temperature variations. The mixer output is amplified using the gain block. The gain block is a cascade of two differential op-amps with an inbuilt common-mode feedback circuit and two differential amplifiers with variable gains. Variable gain provides additional flexibility to adjust the loop gain and maintain the stability of the loop. The output of the cascaded gain block is further integrated using the low pass filter to determine the weight coefficient c_k. The negative feedback action of the cancellation loop reduces the interference component at the output of summer. The summer is implemented using resistances to add currents from various stages of the loop. For testing purpose, the TFD-IO cell has a built-in $2^7 − 1$ pseudo-random-bit-sequence (PRBS) generator.

IV. SIMULATION RESULTS

The loop gain of the canceller, far-end termination, and bondwire inductance play critical roles in the interference cancellation process. Post-layout simulations are performed to analyze the effect of the above three on the residual-SI. The simulation setup as shown in Fig. 6, includes an inductor $L_{bw}$ and a 1 nF capacitor, at each communicating end for emulating a bondwire inductance and an ac-coupling capacitance, respectively. A channel with a characteristic impedance of 50 $\Omega$ and a loss of 6 dB at the Nyquist frequency is used for the simulations. All simulations are performed in the Typical-Typical corner at 100°C. For simulations, the built-in $2^7 − 1$ PRBS generator of TFD-IO_1 is used as the near-end source and an uncorrelated $2^{31} − 1$ PRBS is transmitted from the far-end source $T_{X2}$.

Table I shows the effect of bias current $I_L$, which controls the loop gain on the residual-SI. There is an inverse relation between residual-SI and the loop gain, which is consistent with the analytical analysis in Section II. Table I shows an increase in residual-SI with an increase in $L_{bw}$. This increase is because of higher reflections at the near-end as the bondwire inductance $L_{bw}$ deteriorates the reflection parameter $S_{11}$. The effect of impedance mismatch at the far-end is observed on the residual-SI by varying $R_F$, and is shown in Table I. Channel loss and proper impedance matching at the far-end significantly reduce the unwanted reflections received at the near-end in wire-line communication.

V. MEASUREMENT SETUP AND EXPERIMENTAL RESULTS

A prototype of the proposed TFD-IO is designed, and fabricated in a standard 65-nm CMOS low-leakage process with
DCOC is manually programmed to perform a coarse correction for DC-offsets present in the SI-canceller. DCOC is initialized using an on-chip serial-to-parallel interface (SPI) with the correction word required to correct for the offsets, which may arise due to variations in the process, voltage, and temperature (PVT). The near-end and far-end data are generated using an on-chip 2^7-1 PRBS generator and an external arbitrary waveform generator (A4), respectively. Our proposed TFD-IO is configured to transmit and receive signals with differential swings of 400 mV_{pp}. The performances of TFD-IO’s transmitter, receiver, and correlation-based SI-canceller are verified as follows:

Transmitter: The system configuration utilized for the measurements is shown in Fig. 9(a). TFD-IO is used to generate the near-end signal and the far-end source is configured as a 100 Ω differential load. The near-end signal, as a result of TFD-IO’s bidirectional architecture, appears as S_{TR} and S_{FR}, at port-1 and port-2, respectively. Here, S_{TR} is the desired near-end transmitted signal, whereas S_{FR} is the undesired SI. For S_{FR}, the eye-diagram is plotted in Fig. 10(a), which shows a differential swing of approximately 440 mV_{pp} for the interference.

Receiver: To verify the performance of TFD-IO as a receiver, the PRBS generator as well SI-canceller are deactivated and the far-end data is transmitted from the arbitrary waveform generator, as shown in Fig. 9(c). Fig. 11(a) shows the far-end signal received at port-2. The received far-end signal has a differential swing of approximately 440 mV_{pp}. TFD-IO shows similar swings for the SI and the received far-end signal, as plotted in Fig. 10(a) and Fig. 11(a), respectively. They are similar because the Rx buffer has a gain at low frequencies, which limits or saturates the output swing at port-2.

In the above two configurations, TFD-IO can reliably transmit and receive data without any processing over simplex links but need interference suppression for full-duplex operations.

SI-canceller: TFD-IO uses the correlation-based SI-canceller to suppress the interference, in the analog domain, at the output of the summer. To validate canceller’s performance, near-end transmitter along with the SI-canceller is active, and the far-end source is configured as a 100 Ω differential load, as shown in Fig. 9(b). Fig. 10(b) and Fig. 10(c) show the residual-SI present in S_{FR} at port-2, post interference cancellation, and post interference cancellation plus DC offset correction, respectively. The cancellation along with offset correction reduces the residual-SI from 163 mV_{rms} to 30 mV_{rms}, and thus provides an interference suppression of 14.7 dB.

Interference suppression performed using the proposed SI-canceller is required to recover far-end information in TFD links. As discussed in Section II, the correlation-based approach for interference cancellation allows the SI-canceller to adapt its tap values in the background, independent of the far-
Fig. 9: Configurations of TFD-IO to verify the performance of its: (a) transmitter, (b) SI-canceller, and (c) receiver. Inactive components and connections are shown using gray color. Dashed lines show path followed by the signals.

Fig. 10: Eye diagram plotted for 20k symbols of S\textsubscript{FR} with the near-end transmitter active and the far-end source inactive: (a) Without interference cancellation, (b) With interference cancellation, and (c) With interference cancellation and offset correction. These measurements were performed with the TFD-IO operating at 6.4 Gb/s.

Fig. 11: Eye diagram plotted for 20k symbols of S\textsubscript{FR} with the far-end source active: (a) Without near-end interference, (b) With near-end interference, and (c) With interference cancellation and DC offset correction. These measurements were performed with the two ends operating at 6.4 Gpbs, the link thus supports an aggregate bidirectional throughput of 12.8 Gb/s.

end signal. The TFD-IO is operated in the following system configurations to validate the concept of true full-duplexing.

A. Same baud-rates and signalling schemes

The measurements are performed for a full-duplex link with the two ends, simultaneously transmitting, at data rates of 6.4 Gb/s using NRZ signalling scheme. Fig. 11(b) shows eye-diagrams of the composite signal received at port-2, which comprises the far-end signal and the near-end interference. The presence of interference closes the eye of far-end signal as shown in Fig. 11(b) as compared to Fig. 11(a), where near-end interference is absent.

Conventionally, to extract the far-end information, adaptive interference cancellers in such links may require a foreground training and a phase locked arrangements [19], [20], [30], [31]. Whereas, the proposed TFD-IO because of the correlation-based SI-canceller can adapt its weights in presence of the far-end signal. Fig. 11(c) shows eye-diagram of the far-end signal recovered post interference cancellation. The eye-diagrams show a reduction in the eye-height and eye-width because of the presence of residual-SI.

B. Different baud-rates and same signalling schemes

To validate the ability of SI-canceller to support interference cancellation independent of the phase of far-end signal, the
Simplex cancellation plus offset correction. These measurements were performed with the two ends operating at different baud rates.

![Eye-diagram](image)

**Fig. 12:** Eye diagram plotted for 20k symbols of $S_{FR}$ in TFD mode: (a) received far-end signal without interference cancellation, (b) recovered far-end signal (6.25 Gb/s) with interference cancellation plus offset correction, and (c) recovered far-end signal (6.4 Gb/s) with interference cancellation plus offset correction. These measurements were performed with the two ends operating at different baud rates.

![Bath-tub curves](image)

**Fig. 13:** Bath-tub curves to estimate BER for: (a) the near-end (simplex) and the recovered far-end (transmitted using different PRBS sequences) signals operated at 6.4 Gb/s, and (b) the recovered far-end signal with the two ends operating at different baud rates.

measurements are performed with the two ends operating at different baud-rates using same NRZ signalling scheme. Fig. 12(a) shows eye-diagram of the composite signal received at port-2, which comprises the far-end signal and the interference due to near-end, operating at 6.25 Gb/s and 6.4 Gb/s, respectively. In such an operating condition, the relative phase of the two ends continuously varies. The interference, thus completely closes the eye-opening of far-end signal. SI-canceller is used to suppress the interference for recovering the far-end signal. Fig. 12(b) shows eye-diagram of the recovered far-end signal. In addition, Fig. 12(c) shows eye-diagram of the recovered signal, for the measurement, where the far-end and the near-end are operated at 6.4 Gb/s and 6.25 Gb/s, respectively. Both eye-diagrams show a reduction in the eye-width and eye-height similar to Fig. 11(c).

Bath-tub curves are used to estimate the bit-error-rates (BERs) for the far-end signal recovered at port-2. The curves are plotted using Eq. (6) as given in [34], by determining the signal-to-noise ratio (SNR) at each sample point.

$$BER = \frac{1}{2} \times Q(\sqrt{SNR}).$$

Figure 13(a) shows bath-tub curves for the recovered signal corresponding to three PRBS sequences (used for transmitting the far-end data): $2^7-1$, $2^{15}-1$, and $2^{31}-1$. These curves show a similar BERs, and thus advise a nearby signal-to-interference ratio for the recovered signals. In addition, Fig. 13(a) also shows BER for the near-end transmitted signal, in simplex mode, as received at port-2. Here, correlation-based SI-canceller adapts its weights in the background independent of the data sequence (or information) used for transmitting the far-end signal.

Figure 13(b) shows the estimated bath-tub curves with the two ends operating at the same and different baud-rates. These curves are plotted for the PRBS sequence $2^{31}-1$ used for transmitting the far-end data. The curves are for the following three combinations of near-end and far-end baud-rates: (i) 6.4 Gb/s (phase of near-end and far-end data change at the same rate), (ii) 6.4 Gb/s / 6.25 Gb/s (phase of near-end data changes faster than the far-end data), and (iii) 6.25 Gb/s / 6.4 Gb/s (phase of far-end data changes faster than the near-end data). The bath-tub curves for the three combinations show a similar error rate for the recovered far-end signal, and thus verify the ability of SI-canceller to support interference cancellation independent of the phase or baud-rate of far-end data.

### C. Same baud-rates and different signalling schemes

To validate SI-canceller’s ability to support interference cancellation at the near-end, independent of the signalling scheme used by far-end transceiver, a proof of concept demonstration is done with different signalling schemes used at the two ends. The near-end and far-end signals are transmitted at 500Mbauds per second using NRZ and PAM4 signalling schemes, respectively. To operate in the linear region, the gain of the Rx buffers is lowered using $I_p$, and the output swing of the near-end transmitted signal is reduced to 80 mVpp using $I_{p}$. Fig. 14(a) and Fig. 14(b) show eye-diagrams of the far-end PAM4 signals received without and with near-end interference, respectively. In contrast to Fig. 14(a), the eyes for $S_{FR}$ in
Fig. 14: Eye diagram plotted for 5k symbols of S_{PR} in TFD mode: (a) received far-end PAM4 signal without near-end interference, (b) received far-end PAM4 signal without interference cancellation, and (c) recovered far-end PAM4 signal with interference cancellation plus offset correction. These measurements were performed with NRZ and PAM4 used as the near-end and far-end signalling schemes, respectively.

| TABLE II: PERFORMANCE SUMMARY AND COMPARISON TO PRIOR ART |
|------------------------------------------------------------|
| Technology | 180-nm CMOS | 110-nm CMOS | 14-nm FinFet | 28-nm CMOS | 14-nm FinFet | 65-nm CMOS | 65-nm CMOS | 65-nm CMOS |
| SBD Throughput | 8 Gb/s/port | 20 Gb/s/port | 112 Gb/s/port | 32 Gb/s/port | 32 Gb/s/port | 15 Gb/s/port | 6 Gb/s/port | 12.8 Gb/s/port |
| Architecture | TX:CM, Hybrid: SC based comparator having variable offsets and a replica driver | TX:CM, Hybrid: R-gm | TX:DAC, Hybrid: passive + digital echo canceller | TX:VM, Hybrid: Tunable R-gm hybrid plus a SSLMS based echo canceller | TX:VM, Hybrid: adaptive echo canceller | TX:VM, Hybrid: resistive-bridge | TX:VM, Hybrid: passive and a replica driver | TX:CM, Hybrid: correlation-based SI-canceller |
| Cancellor | Fixed | Tunable | Adaptive | Fixed | Tunable | Tunable | Adaptive |
| Cancellor training | NA | NA | Foreground | Foreground | NA | NA | NA |
| Clock synchronization | Required | Not Required | Required | Required | Not Required | Not Required | Not Required |
| Signalling schemes | NRZ | NRZ | PAM4 | NRZ | NRZ | NRZ | PAM4 | NRZ, PAM4* |
| Equalization | 2-tap FFE @ TX | 2-tap FFE @ TX, CTLE @ RX | 16-tap FFE @ TX, CTLE + 32-tap FFE + 1-tap DFE @ RX | CTLE @ RX | No | No | De-emphasis @ TX | No |
| Echo cancellation | No | No | 1 NE taps | 2 NE taps | 2 PE taps | No | No | No |
| Total loss @ Nyquist | 0.6 dB | 5 dB | 35 dB | 10.2 dB | <4 dB | 2.5 dB | - | 8 dB |
| Area | 0.13 mm² | 1.02 mm² | ≈1.3 mm² | 0.182 mm² | 0.02 mm² | 0.012 mm² | 0.3 mm² | 0.1 mm² |
| Supply | - | 1.2 V | 1.2 V/0.9 V | 0.9 V | 0.9 V | 1.2 V | 1 V | 1.2 V |
| Power consumption (single-side) | Transceiver: 158 mW | TX:126 mW | RX:140 mW | Transceiver: 994 mW | Transceiver: 29.2 mW | Transceiver: 11.2 mW | Transceiver: 10.1 mW | Transceiver: 37.3 mW | Transceiver: 37.4 mW |
| Power Efficiency | 39.5 pJ/bit | 26.6 pJ/bit | 17.75 pJ/bit | 1.83 pJ/bit | 0.7 pJ/bit | 1.35 pJ/bit | 12.4 pJ/bit | 5.85 pJ/bit |

*Supported by the SI-canceller and Rx.

In the above configurations, the far-end information was recovered with the SI-canceller operated in the background. These measurements, thus validate SI-canceller’s ability to adapt in the presence of far-end signal, independent of the signalling schemes and baud rates used by the transceivers at the two ends. TFD-IO with the correlation-based SI-canceller, thus eliminates the need to have a phase/frequency synchronization or clock forwarding between the two transceivers. Additionally, TFD-IO can also support interference cancellation in re-configurable transceivers [35], [36] that allow data transfers in multiple signalling schemes. A summary of the TFD-IO performance, and its comparison to prior-art transceivers is given in Table II. The demonstrated TFD link supports an aggregate bidirectional data throughput of 12.8 Gb/s, with a BER better than 10^{-9} for a sampling window of 0.3 UI.
VI. CONCLUSION

In this work, we presented a true full-duplex IO (TFD-IO) that can serve as a plug-n-play module for high-density interfaces to convert a unidirectional interconnect to a fully bidirectional interconnect. The TFD-IO performs interference suppression in the analog domain using a correlation-based SI-canceller to support bidirectional data transfer. The SI-canceller adaptively determines its coefficients even in the presence the signal transmitted by the far-end transceiver. TFD-IO has been experimentally validated with a proof-of-concept demonstration for a bidirectional throughput of up to 12.8 Gb/s. The interference cancellation technique used in the TFD-IO allows for the use of different baud-rates and signalling schemes, such as NRZ/PAM4, by the two transceivers. The IO module presented in this work can be used in a practical design for doubling the throughput of the interface. This approach can be very useful in improving the data bandwidth of a high-density interface. The TFD-IOs should also help in simplifying the floor planning of PCBs for chip-to-chip multi-lane high-speed interfaces, as well as for interfaces in chiplet based designs used in SiPs/MCMs.

VII. ACKNOWLEDGEMENT

The authors thank the SMDP-C2SD program of MeitY (Govt. of India), and Qualcomm Innovation Fellowship, for supporting this activity in parts. We would also like to acknowledge Mr. Mukund Narasimhan and Mr. Shahjith Sirajudeen from Qualcomm, for some useful discussions. Initial funding by SRC for activity in this area (task no. 2739.001) is also acknowledged.

REFERENCES

[1] F. O’Mahony, G. Balamurugan, J. E. Jaussi, J. Kennedy, M. Mansuri, S. Shekhah and B. Casper, “The future of electrical I/O for microprocessors,” in IEEE Symp. on VLSI Design, Automation and Test, 2009, pp. 31–34.

[2] J. Macri, “AMD’s next generation GPU and high bandwidth memory architecture: FURY,” in IEEE Hot Chips, 2015, pp. 1–26.

[3] Y. Wen, “The package bandwidth limitation of high speed broadband products,” in IEEE ECTC, 2001, pp. 1457–1462.

[4] J. W. Poulton, W. J. Dally, X. Chen, J. G. Eyles, T. H. Greer, S. G. Tell, and C. T. Gray, “A 0.54µJ/b 20 Gb/s ground-referenced single-ended short-haul serial link in 28nm CMOS for advanced packaging applications,” in IEEE ISSCC Dig. Tech. Papers, 2013, pp. 404–405.

[5] A. C. Durgun, Z. Qian, K. Aygun, R. Mahajan, T. T. Hoang, and S. Y. Shumaraev, “Electrochnical Performance Limits of Fine Pitch Interconnects for Heterogeneous Integration,” in IEEE ECTC, 2019, pp. 667–673.

[6] A. Shokrollahi, D. Carnelli, J. Fox, K. Hofstra, B. Holden, A. Hornati, P. Hunt, M. Johnston, J. Keay, S. Pesenti, R. Simpson, D. Stauffer, A. Stewart, G. Surace, A. Tajalli, O. T. Amiri, A. Tschank, R. Ulrich, C. Walter, F. Liciardiello, M. Yomogatale, and A. Singh, “A pin-efficient 20.83 Gb/s/wire 0.94 pJ/bit forwarded clock CNRRZ-S-coded SerDes up to 12 mm for MCM packages in 28 nm CMOS,” in IEEE ISSCC, 2016, pp. 182–183.

[7] D. S. Green, “Common Heterogeneous Integration and Intellectual Property (IP) Reuse Strategies (CHIPS),” [Online]. Available: https://www.darpa.mil/attachments/CHIPSoverview%20Sept212016ProposerDay.pdf [Accessed: 20-08-2020].

[8] D. Kehlet, “Accelerating Innovation Through a Standard Chiplet Interface: The Advanced Interface Bus,” [Online]. Available: https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/accelerating-innovation-through-aiib-whitepaper.pdf [Accessed: 20-08-2020].

[9] J. Fourniols, M. Roca, F. Caignet, and E. Sicard, “Characterization of crosstalk noise in submicron CMOS integrated circuits: an experimental view,” IEEE Trans. Electromagn. Compat., vol. 40, no. 3, pp. 271–280, 1998.

[10] F. D. Mbairi, W. P. Siebert, and H. Hesselbom, “High-Frequency Transmission Lines Crosstalk Reduction Using Spacing Rules,” IEEE Trans. Compon. Packag. Technol., vol. 31, no. 3, pp. 601–610, 2008.

[11] P. Roo, S. Sutardja, S. Wei, F. Aram, and Y. Cheng, “A CMOS transceiver analog front-end for gigabit ethernet over CAT-5 cables,” in IEEE ISSCC Dig. Tech. Papers., 2001, pp. 310–311.

[12] IEEE 802.3 Ethernet Working Group, [Online]. Available: http://www.ieee802.org/3 [Accessed: 20-08-2020].

[13] G. Chandra and M. Malkin, “A full-duplex 10GBase-T transmitter hybrid with SFDR > 50dBc Over 1 to 400 MHz in 40nm CMOS,” in IEEE ISSCC, 2011, pp. 144–146.

[14] J. Chen, Y. Gu, and K. K. Parhi, “Low-Complexity Echo and NEXT Cancellers for High-Speed Ethernet Transceivers,” IEEE TCASI: Regular Papers, vol. 55, no. 9, pp. 2827–2840, 2008.

[15] T. Sunderal, M. Kibune, Y. Doi, T. Chiba, H. Higashi, T. Hatakuhi, H. Ishida, and K. Gotoh, “9 Gb/s bidirectional balanced-line link compliant with plesiochronous clocking,” in IEEE ISSCC Dig. Tech. Papers, 2001, pp. 64–65.
[31] T. Takahashi, T. Muto, Y. Shirai, F. Shirotori, Y. Takada, A. Yamagiwa, A. Nishida, A. Hotta, and T. Kiyuna, “110 Gb/s simultaneous bidirectional transceiver logic synchronized with a system clock,” *IEEE J. Solid-State Circuits*, vol. 34, no. 11, pp. 1526–1533, 1999.

[32] S. Goyal, P. Agarwal, and S. Gupta, “Demonstration of a Single-Lane 80 Gbps PAM-4 Full-Duplex Serial Link,” in *IEEE Hot Interconnects*, 2019, pp. 32–35.

[33] S. Goyal, G. A. Parulekar, and S. Gupta, “A True Full-Duplex IO for High-Density High-Speed Interconnects,” in *IEEE ICECS*, 2020, pp. 1–4.

[34] S. Haykin, *Communication Systems*, 5th ed. Wiley Publishing, 2009.

[35] A. Roshan-Zamir, O. Elhadidy, H.-W. Yang, and S. Palermo, “A Reconfigurable 16/32 Gb/s Dual-Mode NRZ/PAM4 SerDes in 65 nm CMOS,” *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2430–2447, 2017.

[36] V. Stojanovic, A. Ho, B. Garlepp, F. Chen, J. Wei, G. Tsang, E. Alon, R. Kollipara, C. Werner, J. Zerbe, and M. Horowitz, “Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery,” *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 1012–1026, 2005.