Physical limitations on fundamental efficiency of set-based brownian circuits

Ercan, İlke; Sütgöl, Zeynep Duygu ; Özhan, Faik Ozan

DOI 10.3390/e23040406

Publication date 2021

Document Version Final published version

Published in Entropy

Citation (APA) Ercan, İ., Sütgöl, Z. D., & Özhan, F. O. (2021). Physical limitations on fundamental efficiency of set-based brownian circuits. Entropy, 23(4), 1-16. [406]. https://doi.org/10.3390/e23040406

Important note To cite this publication, please use the final published version (if applicable). Please check the document version above.
Physical Limitations on Fundamental Efficiency of SET-Based Brownian Circuits

İlke Ercan 1,*, Zeynep Duygu Sürgöl 2 and Faik Ozan Özhan 2

Abstract: Brownian circuits are based on a novel computing approach that exploits quantum fluctuations to increase the efficiency of information processing in nano electronic paradigms. This emerging architecture is based on Brownian cellular automata, where signals propagate randomly, driven by local transition rules, and can be made to be computationally universal. The design aims to efficiently and reliably perform primitive logic operations in the presence of noise and fluctuations; therefore, a Single Electron Transistor (SET) device is proposed to be the most appropriate technology-base to realize these circuits, as it supports the representation of signals that are token-based and subject to fluctuations due to the underlying tunneling mechanism of electric charge. In this paper, we study the physical limitations on the energy efficiency of the Single-Electron Transistor (SET)-based Brownian circuit elements proposed by Peper et al. using SIMON 2.0 simulations. We also present a novel two-bit sort circuit designed using Brownian circuit primitives, and illustrate how circuit parameters and temperature affect the fundamental energy-efficiency limitations of SET-based realizations. The fundamental lower bounds are obtained using a physical-information-theoretic approach under idealized conditions and are compared against SIMON 2.0 simulations. Our results illustrate the advantages of Brownian circuits and the physical limitations imposed on their SET-realizations.

1. Introduction

The design of future computers focuses on minimizing fluctuations, as they are perceived as an impediment to be avoided at any cost. A wide range of computing proposals are presented which utilize noise for increased performance efficiency in computing [1–7]. Among these novel approaches, an emerging paradigm stands out as it implements Brownian motion in electronic circuit architectures that can exploit fluctuations to reduce energy dissipation in computing [8–10]. Brownian circuit technology is designed to efficiently and reliably perform primitive logic operations in the presence of noise and fluctuations, and Single-Electron Transistor (SET) technology is proposed as an appropriate technology-base to realize these circuits, as it has been studied extensively and meets the conditions needed to process token-based signals that are subject to fluctuations [9]. Other technology bases, such as nanophotonics or skyrmions, are proposed as suitable alternatives [11]. The foundations of Brownian circuits, along with their potential realization via SET technology, are studied in a wider context in the existing literature. However, the efficiency limitations of this technology proposal and its performance against existing paradigms has still not been completely revealed.

There is an ongoing effort to assess the fundamental limitations of novel circuit paradigms, to help assess upcoming trends in the future of computing [12–26]. Recent experiments show that we can obtain energy dissipation in the $k_B T$-level [27]. However, in order to calculate the fundamental efficiency limitations of emerging computing paradigms,
we need foundational approaches that allow for the incorporation of intricate details of the circuit operation and physical structure. There is an attempt to treat nanoelectronic circuits using a physical-information-theoretic framework, where the circuit and its surroundings are treated as composite quantum systems. These analyses provide us with fundamental lower bounds on the performance efficiency of post-CMOS technologies.

The fundamental lower bounds of a given technology-base allow us to obtain best-case scenarios of performance projections based on the underlying computing strategy by taking the inefficiencies that are imposed by the nature of computing paradigms into account. In our earlier work, we laid out the foundations of a methodology to obtain fundamental efficiency limits for complex computing structures and calculated the fundamental lower bounds on energy dissipation at the circuit level for non-transistor-based [15,16], transistor-based nanoelectronic technology proposals [17], and optical microring resonator-based logic circuits [24,25], as well as at the nanoprocessor level [18,26]. The approach has also been implemented in finite-state machines [19]. Such a methodology, providing paradigm-dependent fundamental energy dissipation bounds, is a powerful tool, which can be used to obtain performance projections of post-CMOS devices and provide valuable insight into the upcoming challenges in emerging technologies [20,28,29]. Earlier applications of our methodology consist of the study of fundamental limitations of emerging nanoelectronic technologies with low energy dissipation, including a Brownian half adder designed by Peper et al. in [23] under idealized conditions.

In this paper, we study physical conditions that affect the efficiency of Brownian circuits and discuss the parameters for SET-based implementations from a fundamental point of view. We first provide an overview of SET-based Brownian circuit primitives and study the physical conditions that affect their efficiency using SIMON 2.0 simulation results. Then, we present a Brownian two-bit sort circuit design and illustrate the fundamental lower bounds on energy dissipation associated with information processing in these circuits. We compare our findings with the simulation results obtained in SIMON 2.0 and show how the additional effects incorporated in the bound capture the essential functional features of the circuit further, before concluding with our final remarks.

2. Simulating SET-Based Brownian Circuit Primitives on SIMON 2.0

2.1. Fundamentals

Brownian circuits are proposed by Peper et al. as a novel approach that utilize noise and fluctuations in the circuit in order to find computational paths through a random search, and therefore improve the efficiency of information processing. These circuits represents signals in terms of tokens—positive charges—propagating randomly in the network. The building blocks of Brownian circuits are Ratchet, Hub and Conservative Join (CJoin). Token flow in a Ratchet is unidirectional, whereas the transitions in Hub and CJoin are bidirectional. Figure 1 illustrates the direction of token flow in these circuit primitives based on the description provided in the literature. As compared to Hub and CJoin primitives, Ratchet performs asymmetric operation, allowing tokens to flow only in the forward direction; tokens are not allowed to tunnel backwards, which leads to deadlocks, a phenomenon commonly seen in conventional token-based circuits. Based on the functional description of these primitives, for a technology to be suitable for Brownian circuit implementations, it is necessary for it to support the representation of signals that are token-based and subject to fluctuations. If these conditions are met, then the universal logic operations can be obtained based on the transition rules associated with each element, and hence can be realized as illustrated in the SET transistor application. Further details on local transition rules used to drive Brownian circuit primitives are provided in [9].
Figure 1. Brownian circuit primitive Ratchet (top), Hub (left) and CJoin (right), where the inputs and outputs are designated based on the token follow direction shown in the figure.

An SET transistor is composed of a conducting island or quantum dot, and two electrodes known as the drain and the source, connected through tunnel junctions to one common electrode with a low capacitance, the island. The electrical potential of the island can be controlled by a third electrode, the gate, which is capacitively coupled to the island. Since electron tunneling is a quantum mechanical process, the wave function of an electron expands over potential barriers of tunneling junctions, and the electron is circulated in an SET circuit. If this effect was dominant, there would be no controlled charges, and computations by using localized electrons would not be possible. In order to obtain a discretized charge of an electron on each island, the tunneling junctions should have a high tunneling resistance. Moreover, the charging energy (Coulomb energy) must dominate over the quantum fluctuations. This condition can be expressed as

\[ \left( \frac{q^2 e}{2C_j} \right) R_j C_j >> h = R_j >> h/\frac{q_e^2}{2} = 25.8 \text{ k}\Omega \]

\( h \) is the Planck’s constant, \( C_j \) is the tunneling capacitance, and \( R_j \) is the tunneling resistance. Thus, the resistance of all the tunneling junctions in recent studies is taken as 100 k\( \Omega \) [9].

Another condition which has to be considered is the thermal energy. If the thermal energy is greater than the Coulomb energy in an SET circuit, \( E_c \), the quantum tunneling effects become ineffective. The condition can be expressed as

\[ E_c = \frac{q_e^2}{2C} >> k_B T \]

\( k_B \) is Boltzmann’s constant and \( T \) is the temperature. In order to realize Brownian circuits in SET transistors, we need to use the token-based character of electrons by making the tunneling resistance and capacitance values convenient with these conditions.

The circuit parameters for the SET implementation of Brownian circuit primitives are optimized for operation at \( T = 1 \text{ K} \) in [30]. In an effort to understand the impact of physical circuit parameters on the operation of these primitives, we studied each circuit element under varying temperatures. We used SIMON 2.0 to illustrate the circuit behaviour for
different parameters. There are three fundamental approaches to the simulation of single-electron circuits: the Monte Carlo method, SPICE macromodeling and solving Master Equation \[31,32\]. SIMON 2.0 is a single-electron tunnelling device and circuit simulator that is based on a Monte Carlo method. The program provides a transient and stationary simulation of SET-based circuits consisting of tunnelling junctions, capacitors, and voltage sources. SIMON 2.0 has a graphical user interface and a circuit editor. It is mostly used to understand the behavior of the Coulomb blockade and SET oscillations. Below, we present the SIMON 2.0 simulation results obtained for Brownian circuit primitives.

2.2. Brownian Ratchet

Brownian Ratchet is a deterministic circuit primitive and the simplest building block of Brownian circuits. It is also linked to the Maxwell’s demon since it enables deterministic computation by indeterministic means, as illustrated by Serreli et al. \[33\]. SET implementation of a racchett circuit primitive is similar to that of a single SET structure with a different capacitative coupling value. The source and drain, included in Ratchet, are capacitatively coupled to electrodes. Thus, source and drain potentials can be controlled, just like the island. The deterministic nature of the Ratchet distinguishes it from other circuit primitives as its operation does not involve Brownian search. Brownian search is a random process and included in other two building blocks, Hub and CJoin, which significantly affects the stability of these circuit primitives in high temperatures. The simulations involving Hub and CJoin circuit elements involve Brownian search and are therefore probabilistic in nature.

In an effort to study the impact of temperature on Ratchet’s behaviour, we illustrated the tunneling pattern for different junction capacitances at varying temperatures, as shown in Figure 2. At \( V_2 = 30 \text{ mV} \), we change the junction capacitance from \( J_1 = J_2 = 10^{-17} \text{ F} \) (black line), to \( J_1 = J_2 = 10^{-18} \text{ F} \) (red line). For \( J_1 = J_2 = 10^{-18} \text{ F} \), the maximum temperature of the Ratchet can function can reach 8.125 K as desired. Increasing the junction capacitances, however, also has an impact on the circuit stability.

![Figure 2. Tunneling behaviour of a Brownian Ratchet at T = 4 K (a) and 9 K (b) for J_1 = J_2 = 10^{-17} \text{ F} \) (black line), to J_1 = J_2 = 10^{-18} \text{ F} \) (red line).](image)

The stability plots for SET transistors are obtained in SIMON 2.0 by determining the regions where Coulomb blockade occurs, as shown in \[34,35\]. These figures are often plotted with respect to the gate voltage and bias voltage as shown in Figure 3. A Brownian Ratchet is simple a SET circuit with additional capacitors on either side, \( C_1 \) and \( C_3 \) capacitors. We replicated stability plots for a Brownian racthet in Figure 3 with the following circuit parameters \( C_1 = C_2 = C_3 = 3 \times 10^{-18} \text{ F} \), \( f_1 = f_2 = 3 \times 10^{-17} \text{ F} \) and \( R_1 = R_2 = 10^5 \text{ Ω} \), where \( V_1 \) and \( V_2 \) correspond to the bias and gate voltage, respectively. The white diamond shaped regions mark the areas where the Coulomb blockade holds, referring to the bias values where the number of charges in the island is fixed and no current

 entropy
flows. The dark lines designate the values where the number of electrons fluctuate and the current flows, due to its overcoming the coulomb blockade. The size of the diamond depends on the ratio between the capacitance values of the junction and the capacitors.

![Diagram of a Brownian Ratchet](image)

**Figure 3.** A Brownian Ratchet (left), as depicted in SIMON 2.0, and its stability plot with respect to bias voltage $V_b = V_1$ and gate voltage $V_g = V_2$ (right).

We observed that as temperature increases, the unstable region dominates over the stable region. However, our simulations on the effect of junction capacitance on Coulomb blockade regions illustrate that we can choose appropriate circuit parameters at a given temperature that will accommodate the desired tunneling behaviour for the Brownian circuits often obtained at the boundary between these regions.

We also observed the effect of temperature on tunneling behaviour. Figure 4 illustrates the impact of temperature increase on current. Our findings are in line with Figure 9 of [31] presented by Wasshuber et al. The discrete tunneling behaviour seems to be maintained at relatively higher temperatures; however, given the stability patterns, the desired Ratchet circuit behaviour is observed to deteriorate above 5K. Therefore, we restricted our observations to lower temperatures.

We also study the impact of bias voltage on the tunneling events. SIMON 2.0 is a Monte Carlo based simulator, where the obtained results depend heavily on the number of events, which include a range of probabilistic scenarios. We set the event number sufficiently high to obtain a consistent picture of the circuit behavior. We can see that, for a given Ratchet circuit element implemented using SET transistors, for the same bias voltage, the average timepoint at which tunneling occurs remains fixed; however, the time interval marked by the first and last tunneling events included in the probabilistic scenarios of the Monte Carlo simulation increases with temperature. In addition to the temperature, increasing the bias voltage causes the first tunneling event to occur at an earlier point in time, i.e., the temperature increases the probability of the tunneling events taking place at an earlier point in time. These findings confirm that by increasing the bias voltage, tunneling events may occur at an earlier point in time. This also suggests that, for higher temperatures, $V_{bias}$ needs to be increased to avoid prolonged computation times. In Figure 5, we show the time at which the first tunneling event occurs in a Ratchet element at different temperatures and bias voltages. We show that the first tunneling event takes place
at an earlier time point for higher voltages, and this initial tunneling event time occurs even earlier at higher temperatures.

Figure 4. The change in current as a function of temperature.

Figure 5. The time at which the first tunneling event occurs changes as a function of bias voltage $V_{\text{bias}}$ and temperature $T = 1, 2$ and $4 \ \text{K}$, for $V_{\text{gate}} = V_{\text{bias}}$.

In addition to shifting the time of the first tunneling event, increasing the bias voltage also increases the frequency of tunneling. Furthermore, the bias voltage required for tunneling to occur is fixed; for instance, for $T = 1 \ \text{K}$, $V_{\text{bias}}$ is $15 \ \text{mV}$ and for $T = 2 \ \text{K}$ $V_{\text{bias}}$ is $21 \ \text{mV}$. The minimum voltage for a higher tunneling probability increases with temperature as expected.

2.3. Brownian Hub

The hub circuit primitive is more complex in nature than the Ratchet element, as it incorporates Brownian search into its operation. When a token arrives at the input port of the Hub, it fluctuates between the three bidirectional ports, each of which can equally serve as output nodes, until the token is recognized as an input token by the following module, connected to the hub in one of the aforementioned ports [9]. The circuit parameters for the SET implementation of Hub circuit element are optimized for operation at $T = 1 \ \text{K}$ of Hub,
as given in [30]. Operation of the Hub physically starts when the input voltage exceeds a certain value and forces an electron to tunnel away from the first input node, creating a token. The omission of an electron at the node in question then forces another electron to tunnel from one of the other nodes to the input node and the token starts fluctuating in this manner. Figure 6 depicts the schematic of an SET-based Hub circuit. Hub circuit element can be described as follows: If $V_a$ is high, an electron departs from $n_1$ and tunnels through $J_2$ and $J_1$. Since there is a vacancy on the node $n_1$, the junctions $J_3$, $J_4$ or $J_5$, $J_6$ supply an electron to node $n_1$, from $n_2$ or $n_3$, respectively. On occasion, once $C_{s3}$ reaches a low enough value, the thermal energy of the electron is enough to overcome the voltage differences and the electron tunnels back to the node $n_2$ or $n_3$. Thus, the electron randomly jumps from the node $n_1$ to $n_2$ or $n_3$ and then back to $n_1$. In order to obtained the desired functionality, the capacitance and resistance values for the tunnel junctions in a Brownian hub are given in the literature as $C_1 = C_3 = C_5 = C_{s1} = 10 \text{ aF}$, $C_2 = C_4 = C_6 = 0.1 \text{ aF}$, $C_{s2} = 0.5 \text{ aF}$, $C_{s3} = 0.2 \text{ aF}$, and $R_1 = R_2 = R_3 = R_4 = R_5 = R_6 = 100 \text{ k\Omega}$, respectively, and $V_a = V_s = 16 \text{ mV}$ [9].

![A SET Transistor in Brownian Hub](image)

**Figure 6.** SET-based Brownian Hub circuit element.

Unlike Ratchet, the default operation of the Hub requires it to remain unstable; therefore, stability plots in SIMON 2.0 do not provide any insightful information regarding its operation. The parameters that mainly control how input token is provided are the input voltage $V_a$ and input capacitance $C_{s2}$ values. Our simulations show that, with the parameters specified in [30], a Brownian search can only be conducted at a temperature of $T = 1 \text{ K}$. The operating temperature increases the values of $V_a$, and/or $C_{s2}$ must be increased for the same behaviour to be replicated at $T = 1 \text{ K}$. However, when we increase the value of the temperature from $T = 8 \text{ K}$ to $T = 9 \text{ K}$, simulations showed that the Hub is deemed incapable of executing Brownian search regardless of the values of $V_a$ and $C_{s2}$. Changing the different capacitance values of the circuit may allow the Hub to operate at higher temperatures values; however, it remains as an unexplored territory in our research. Our research concludes that any Brownian circuit containing an SET implementation of the Hub primitive cannot operate above $T = 8 \text{ K}$. 
2.4. Brownian CJoin

The CJoin circuit primitive moves the tokens on its two input lines to the two output lines in a pairwise manner. Unlike the Ratchet element, the tokens at the output of a CJoin can move in the reverse direction, making CJoin bidirectional in operation. For two input tokens to be processed by the CJoin element, they have to arrive simultaneously. Tokens arriving at the inputs asynchronously are not operated by the CJoin circuit primitive and may, therefore, fluctuate along the input–output lines. In the literature, CJoins are designed to operate in unidirectional or bidirectional manner. The original bidirectional CJoin design in [36] is improved so it can operate unidirectionally, in order to tackle routing problems and requirements for unrealistically small capacitance values in [30]. CJoins are used in conjunction with Hubs to obtain Boolean expressions [9]. The existing SET transistor implementations of the redesigned CJoin are optimized for 1 K temperature. Our simulations in SIMON 2.0 based on this design have proven to exhibit stable behaviour up to 6 K temperature. Between 0.7 K and 1.5 K temperature, CJoin operates without charge fluctuations at the output. As the temperature increases, these fluctuations become dominant, and the net charge values at the output nodes does not reach $1q_e$, as shown in Figure 7. An increase in temperature effects CJoin stability, such that, beyond 2.1 K temperature, the charge is transported to the output lines, even when there is no supply in the input lines. CJoin operation starts with electron tunneling at the junctions that are connected to the quantum island in the input. Increasing the input capacitance on this node pulls the temperature range of CJoin functionality upwards. SIMON 2.0 simulations also showed that the time delay between two input tokens is decisive for the pairwise behavior of CJoin. Above a certain time duration, CJoin no longer waits for the second token to arrive before an already present token is moved to the output line of that branch. This duration is correlated to the temperature, such that, at 1 K, the input delay can be as long as 50 milliseconds; while the temperature increases up to 1.5 K, the inputs need to arrive at the nodes almost simultaneously for the circuit to maintain the CJoin functionality.

![Figure 7](image-url)
3. An Illustrative Example: Brownian Two-Bit Sort

We use the aforementioned Brownian circuit primitives to design a Brownian two-bit sort. Figure 8 depicts a Brownian two-bit sort constructed from four CJoins, eight Hubs and twelve Ratchets. The four CJoins (squares) and nearest neighboring Hubs (circles), along with associated Ratchets (triangles), form a $2 \times 2$ CJoin structure, shown by a small square box with a cross inside in [9].

The inputs of the two-bit sort are represented by 0s and 1s at the top and the right, according to dual-rail encoding. As shown in Figure 8 and the associated truth table in Table 1, each input is presented to the circuit with its complement. The work of the $2 \times 2$ CJoin, i.e., the four CJoins (squares) and nearest neighboring Hubs (circles), along with associated Ratchets (triangles), is to generate four minterms which will be used by Hubs to obtain the desired functionality. Hubs combine the minterms and produce outputs. However, output $O_1$ is produced from the top-right CJoin and output $O_2$ is produced from the bottom-left CJoin.
Table 1. The truth table of the Brownian two-bit sort presented in Figure 8 with inputs A, B and output O, along with their complements.

| INPUTS | OUTPUTS |
|--------|---------|
| A      | A'      | B      | B'     | O_1   | O'_1  | O_2   | O'_2  |
| 1      | 0       | 1      | 0      | 1     | 0     | 1     | 0     |
| 1      | 0       | 0      | 1      | 1     | 0     | 0     | 1     |
| 0      | 1       | 1      | 0      | 1     | 0     | 0     | 1     |
| 0      | 1       | 0      | 1      | 0     | 1     | 0     | 1     |

Figure 8. Brownian two-bit sort (left) constructed from four CJoins (squares), eight Hubs (circles) and twelve Ratchets (triangles) and its Petri net (right).

The circuit elements that are involved in computation vary depending on the input, i.e., only junctions along the path leading to the associated output are activated, leaving the junctions that are not on the path to the output inactive. Some of the constituent parts of the circuit work for each input configuration. When we apply input \( A = B = 1 \), four Ratchets, only the bottom left CJoin and two Hubs are activated to obtain the output \( O_1 = O_2 = 1 \). A Ratchet has two tunneling junctions, a Hub has six tunneling junctions and a CJoin has fourteen tunneling junctions [9]. Although the whole circuit has 112 tunneling junctions, some of them are used in a logic operation.

4. Energy Dissipation Analyses

In our approach, identifying the particle supply cost associated with the processing of an input has proven to be crucial to accurately determine the lower bound of the energy dissipated in computation. The bounds obtained using our approach are radically different than that of Landauer’s [37,38], as our methodology is rooted in quantum dynamics and thermodynamics [16]. We also introduce a referent system that holds the memory of initial input that is presented to the information processing artifact during computation. This fictitious system allows us to identify any logically irreversible loss of information as a result of computation by calculating the loss of correlation between these two systems, i.e., the referent system provides us with a reference of how much information is irreversibly lost during computation.

Figure 9 depicts the globally closed and isolated universe in which the physical information processing artifact, i.e., the circuit of interest, and its surrounding subsystems are situated. This physical abstraction allows us to incorporate all of the interactions that take place in a complete computational cycle of a single input. This physical abstraction enables us to assume unitarily evolution via Schrödinger’s equation. However, it is
important to note that we do not solve the Schrödinger’s equation or define a Hamiltonian for the system; the state transformations of the density matrix based on the composite quantum system description shown in Figure 9 allow us to obtain energy and von Neumann entropy changes in the complete system.

Figure 9. Physical abstraction of the information processing artifact and its surrounding subsystems situated in a globally closed and isolated universe based on [16].

In addition to the physical abstraction of the computing structure, we also develop a process abstractions. The referent system, $R$, is a physical system that keeps track of the input string and allows us to identify the amount of irreversible information loss as a result of computation without ambiguity. The separation of the complete universe into two domains, computational and environmental, also distinguishes this irreversible loss through the thermalization and resetting of the information-processing artifact via interaction with the environment. Here, the bath, $B$, is a heat bath in direct thermal contact with the artifact and is nominally at temperature $T$, and the environment includes reservoirs that “rethermalize” $B$.

The departure point of our calculations is the fundamental lower bounds on energy dissipated into the bath as a result of computation, which are obtained using the generalized $L$-machine approach for quantum systems, introduced by Anderson in [39]. The bound given in Equation (66) of [39] is applied to nanoelectronic circuits in [16]. Below, we expand the bound obtained in [16] and incorporate the effect of non-idealized circuit operation in SET, such as inelastic cotunneling through junctions, which leads to unavoidable energy change.

4.1. Fundamental Bounds

The density matrix evolution of the composite quantum system representing the circuit and its surroundings depends both on physical- and logic-state changes. In order to accurately evaluate this evolution, we study the dynamics of information and identify steps of computation that lead to a change in either physical- and logic-states of any of the subsystems. In our previous work [16], we show that, for a given class of dynamically clocked circuits, a complete computational cycle of processing a given $n^{th}$ input may span across more than one clock cycle. For such transistor-based circuits, if each logic-state change corresponds to a distinct change in the physical system, i.e., if there is one-to-one
mapping between the physical- and logic-state evolution, and if we can obtain the reduced density matrices, then we can obtain the expected energy of the bath \( \mathcal{B} \) during a given computational step \( k \) as

\[
\Delta \langle E^B \rangle_k \geq -k_B T \ln(2) \times \left( \Delta I_{R_{\eta}}^{T_k} + \langle \Delta S^T_i \rangle_k + \langle \Delta S^S_i \rangle_k + \langle \Delta S^D_i \rangle_k \right)
\]

where \( I_{R_{\eta}}^{T_k} \) is the amount of information erasure due to irreversible loss of correlation between the \( \eta^{th} \) input referent, \( R_{\eta} \), and the part of the transistor network that is active during the \( k^{th} \) computational step; \( \langle \Delta S^T_i \rangle_k \) is the expected entropy change in the associated part of the transistor network; \( \langle \Delta S^S_i \rangle_k \) and \( \langle \Delta S^D_i \rangle_k \) are the expected entropy changes in source, \( S \), and drain \( D \), associated with the given input.

In earlier circuits we analyzed, such as NASICs, under idealized conditions, the term \( \langle \Delta S^T_i \rangle_k \) does not contribute to the fundamental lower bounds as we do not include any imperfection in the circuit operation. The transport of the electron from Source, \( S \), to Drain, \( D \), captures the essential functional features of computation in such circuits. In order to obtain fundamental lower bounds that are technologically relevant, we incorporate non-idealized interactions. It is important to note here that the Brownian circuits work without a clocking scheme, i.e., the analysis presented here differs from our previous work, given the asynchronous nature of the paradigm. Here, we calculate the fundamental bounds based on the difference between post-computation (final) and pre-computation (initial) states, and therefore cannot capture additional dissipation that occurs during intermediate steps. Our aim is to study the physical and computational characteristics of SET implementation of Brownian circuits on an equal footing. Therefore, our approach varies significantly from pure thermodynamic analyses of Brownian computation such as the one developed by Strasberg [40] using the stochastic Turing machine approach.

4.2. Free Energy Calculations

In order to determine the factors that play a key role in the performance of Brownian circuits, we use SET theory [31,32,35] and calculate free energy change and transition rate of electron tunneling, respectively, as

\[
\Delta F = -q(|V_j| - V_c)
\]

\[
\Gamma(\Delta F) = \Delta F / q^2 R [e^{\Delta F / k_B T} - 1]
\]

where \( q \) is electric charge, \( V_j \) and \( V_c \) are junction and critical voltage, respectively, \( R \) is junction resistance, \( k_B \) is Boltzmann constant, \( T \) is temperature. Based on these equations, we calculated the free energy change in the circuit as a result of each tunneling event for all four inputs combinations. In addition to the theoretical calculations, we also used the interactive analysis on SIMON 2.0, as shown in Figure 10. A comparison between our theoretical and simulation results is laid out on Table 2.

| IN | # of Tunneling Events | \( \Delta F_{\text{theory}} \) (meV) | \( \Delta F_{\text{simulation}} \) (meV) | \( \Delta F_{\text{inter}} \) (meV) |
|----|----------------------|-------------------------------|--------------------------------|-------------------------------|
| 00 | 22                   | 51.49                         | 10.76                          | 40.73                         |
| 01 | 26                   | 69.73                         | -1.25                          | 70.98                         |
| 10 | 22                   | 52.06                         | 5.53                           | 46.53                         |
| 11 | 22                   | 51.78                         | -1.97                          | 53.75                         |
| Average | 23             | 56.27                         | 3.27                           | 53.00                         |
The theoretical results for the change in free energy as a result of the computation of a single input, $\Delta F_{\text{theory}}$, is obtained by considering every single tunneling event for that input. The change in free energy for a given input, as simulated in the interactive analysis, $\Delta F_{\text{simulation}}$, is obtained by taking the difference between the final and initial free energy values. As depicted in Figure 10, the interactive analyses show the free energy value at a given tunneling step required to perform computation. Figure 10 shows that the intermediate changes in free energy are much higher than the free energy difference between the final and initial steps for a given input. This suggests that the random fluctuations add to the energy cost of computation, hinting at the difficulty of capturing dissipation involved in asynchronous paradigms. The right-most column of Table 2 represents the energy change as a result of the intermediate steps, $\Delta E_{\text{inter}}$ that take place during this asynchronous computation. It is important to note that, at $T = 0$ K, tunneling events that lead to a decrease in free energy $\Delta F \leq 0$ are allowed; therefore, we see that, for certain inputs, the simulations give us negative values. Our simulations confirm that the free energy increases during tunneling events where the tokens need to overcome a Coulomb blockade. Our analyses show that, with increasing temperature, the free energy increase reduces, since thermal energy provides some additional energy to tokens.

The comprehensive analyses we perform here combine the fundamental lower bounds introduced above with the theoretical free energy calculations, as well as the interactive analysis on SIMON 2.0. In our earlier work [23], we only focused on the lower bound of the energy required to perform computation based on the charge transport involved.
in token displacement and the thermodynamic cost of irreversible information erasure. However, in this study, we show that, due to the asynchronous nature of computation of Brownian circuits, the intermediate steps add to the cost of the unavoidable energy required to perform computation. Using a physical-information-theoretic approach proposed in [23,39], a generalized form of the fundamental lower bound on the energy dissipated during a complete cycle of a Brownian circuit is proposed as

$$\Delta E \geq k_B T \ln 2 \Delta I + f q V_{DD} \Delta N + \Delta E_{\text{interm}}$$

(3)

where $f$ is a fraction of the energy required to transport $\Delta N$ many tokens with the applied bias to perform the computation. In order to obtain numerical values for this bound, we can take the drain voltage as $V_{DD} = 16 \text{ mV}$, the amount of tokens carrying a given input as $\Delta N = 2$ and the information irreversibly lost as $\Delta I = 1$ for the two-bit sort circuit, on average, for all possible input transition scenarios calculated similarly to that of [23]. Therefore, at $T = 1 \text{ K}$, the first term in the RHS corresponding to the thermodynamic cost of information erasure is $\sim 86 \mu eV$, whereas the particle supply costs in the $32 \text{ meV}$ (for $f = 1$) and the energy dissipated in the intermediate steps, $\Delta E_{\text{interm}}$, is, on average, for all inputs, $\sim 53 \text{ meV}$; indicating that SET-based Brownian circuits cannot inherently allow us to reach $k_B T \ln (2)$-level dissipation, despite the reversibility inherent in its circuit primitives and randomness embedded in the workings of this computational approach.

5. Conclusions

Fluctuations are seen as an impediment to be avoided at any cost in future computers; however, the design of Brownian circuits exploit fluctuations. Actively searching through the state space, Brownian circuits can efficiently and reliably perform primitive logic operations in the presence of noise and fluctuations. Brownian circuit design proposes a decreased complexity for circuit primitives and topologies. As compared to earlier versions of Brownian Cellular Automata, recent designs enable the use of added circuitry to avoid the deadlocks common in conventional token-based circuits.

In the literature, SET-based Brownian circuits are studied only for $T = 1 \text{ K}$ temperature. Here, we perform physical analyses that illustrate the extreme temperature sensitivity of the Brownian circuit primitives. The Hub and CJoin elements use Brownian search in their function and can operate at higher temperatures with suitable device parameters. However, Ratchet’s unidirectional (irreversible) characteristic restricts its operation to low temperatures. Therefore, as Ratchet is necessary for obtaining accurate outputs and speeding up the circuits, our study shows that it is the key element in determining the temperature range within which a Brownian circuit can operate.

The particle supply cost dominates the fundamental lower bound in transistor-based circuits in general, far exceeding the cost of the irreversible logic operations. At cryogenic temperatures, $k_B T \ln (2)$ becomes negligible. Implementations based on SET technology promise lower fundamental limits compared to other transistor-based circuits; however, this technology-base is restricted to low-temperature operations for Brownian circuits. Furthermore, the area required for Brownian circuits is small, despite the dual-rail encoding; however, the time required for computation is long. Therefore, power dissipation may be relatively high.

The manufacturing techniques proposed for SET technology allow aggressive scaling, which can mean higher performance, density, and power efficiency that can go far beyond the performance of CMOS technology. Employing an approach that incorporates physical interactions embedded in asynchronous circuit operation is the key in revealing tighter fundamental bounds, as illustrated in contributions by inelastic tunneling events. In short, despite the reversibility and randomness embedded in Brownian circuits, our results indicate that we cannot reach $k_B T \ln (2)$-level dissipation in SET-based implementations of Brownian circuits.
Author Contributions: İ.È. is the principle investigator of the research grant that led to this manuscript. She wrote the manuscript and calculated the fundamental energy bounds. The undergraduate research student F.O. performed SIMON 2.0 simulations on Brownian Ratchet and contributed to the literature search. The graduate research student Z.D.S. designed the two-bit sort circuit along with its Petri net, and performed SIMON 2.0 simulations on Brownian CJoin. All authors have read and agreed to the published version of the manuscript.

Funding: Earlier part of this research was funded in part by the Scientific and Technological Research Council of Turkey (TÜBİTAK) Career Development Grant No. 116E225. Delft University of Technology, Department of Microelectronics provided generous resources and support for publication in later part of the research.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data presented in this study are available on request from the corresponding author. The data are not publicly available due to multiple licensed software used that were sponsored by different institutions under various grants.

Acknowledgments: İlke Erçan is grateful to Gürkan Sönmez for insightful discussions. She also would like to thank Anıl Çağatay for his generous support in preparing Figure 9, and to former students Enes Suyabatmaz, Veysel Cemil Çolak and Ege Eren for their contribution to the preliminary part of this research.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Korkmaz, P.; Akgul, B.E.S.; Palem, K.V. Ultra-low energy computing with noise: Energy performance probability. In Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI’06), San Diego, CA, USA, 7–11 June 2004.
2. Murali, K.; Sinha, S.; Ditto, W.L.; Bulsara, A.R. Reliable logic circuit elements that exploit nonlinearity in the presence of a noise floor. Phys. Rev. Lett. 2009, 102, 104101. [CrossRef]
3. Worschech, L.; Hartmann, F.; Kim, T.Y.; Höfling, S.; Kamp, M.; Forchel, A.; Ahopelto, J.; Neri, I.; Dari, A.; Gammaitoni, L. Universal and reconfigurable logic gates in a compact three-terminal resonant tunneling diode. Appl. Phys. Lett. 2010, 96, 042112. [CrossRef]
4. Guerra, D.N.; Bulsara, A.R.; Ditto, W.L.; Sinha, S.; Murali, K.; Mohanty, P. A Noise-Assisted Reprogrammable Nanomechanical Logic Gate. Nano Lett. 2010, 10, 1168–1171. [CrossRef]
5. Dari, A.; Kia, B.; Bulsara, A.; Ditto, W.L. Logical stochastic resonance with correlated internal and external noises in a synthetic biological logic block. Chaos Interdiscip. J. Nonlinear Sci. 2011, 21, 047521. [CrossRef] [PubMed]
6. Duan, L.M.; Raussendorf, R. Efficient Quantum Computation with Probabilistic Quantum Gates. Phys. Rev. Lett. 2005, 95, 080503. [CrossRef] [PubMed]
7. Aharonov, D.; Kitaev, A.; Preskill, J. Fault-Tolerant Quantum Computation with Long-Range Correlated Noise. Phys. Rev. Lett. 2006, 96, 050504. [CrossRef] [PubMed]
8. Peper, F.; Lee, J.; Carmona, J.; Cortadella, J.; Morita, K. Brownian Circuits: Fundamentals. ACM J. Emerg. Technol. Comput. Syst. 2013, 9, 3. [CrossRef]
9. Lee, J.; Peper, F.; Cotofana, S.D.; Naruse, M.; Ohtsu, M.; Kawazoe, T.; Takashi, Y.; Shimokawa, T.; Kish, L.; Kubota, T. Brownian circuits: Designs. Int. J. Unconv. Comput. 2016, 12, 341.
10. Peper, F.; Lee, J. On Non-polar Token-Pass Brownian Circuits. In Reversibility and Universality. Emergence, Complexity and Computation; Adamatzky, A., Ed.; Springer: Cham, Switzerland, 2018; Volume 30.
11. Jibiki, Y.; Goto, M.; Tamura, E.; Cho, J.; Miki, S.; Ishikawa, R.; Suzuki, Y. Skyrmion brownian circuit implemented in continuous ferromagnetic thin film. Appl. Phys. Lett. 2020, 117, 082402. [CrossRef]
12. Anderson, N.G. Information as a Physical Quantity. Inf. Sci. 2017, 397, 415–416. [CrossRef]
13. Natori, K.; Sano, N. Scaling limit of digital circuits due to thermal noise. J. Appl. Phys. 1998, 83, 5019–5024. [CrossRef]
14. Gammaitoni, L. Noise limited computational speed. Appl. Phys. Lett. 2007, 91, 224104. [CrossRef]
15. Erçan, İ.; Anderson, N.G. Modular dissipation analysis for QCA. In Field-Coupled Nanocomputing; Anderson, N.G., Bhanja, S., Eds.; Springer: Berlin/Heidelberg, Germany, 2014; Volume 8280, pp. 357–375.
16. Erçan, İ.; Anderson, N. Heat dissipation in nanocomputing: Lower bounds from physical information theory. IEEE Trans. Nanotechnol. 2013, 12, 1047. [CrossRef]
17. Erçan, İ.; Rahman, M.; Anderson, N.G. Determining fundamental heat dissipation bounds for transistor-based nanocomputing paradigms. In Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, San Diego, CA, USA, 8–9 June 2011; pp. 169–174.
18. Anderson, N.G.; Ercan, İ.; Ganesh, N. Toward nanoprocessor thermodynamics. *IEEE Trans. Nanotechnol.* 2013, 12, 902. [CrossRef]
19. Ganesh, N.; Anderson, N.G. Irreversibility and Dissipation in Finite-State Automata. *Phys. Lett. A* 2013, 377, 3266–3271. [CrossRef]
20. Anderson, N.G.; Ercan, İ.; Ganesh, N. Revealing Fundamental Efficiency Limits for Complex Computing Structures. In Proceedings of the 4th IEEE Rebooting Computing Summit, Washington, DC, USA, 9–11 December 2015.
21. Ercan, İ. Fundamental Energy Dissipation Limits in Logic Circuits. *IET Energy Lett.* 2016, 12, 3–4.
22. Ercan, İ.; Susam, O.; Altun, M.; Cilasun, M.H. Synthesis and fundamental energy analysis of fault-tolerant CMOS circuits. In Proceedings of the SMACD’17: International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, Taormina, Italy, 13 June 2017.
23. Ercan, İ.; Suyabatmaz, E. Fundamental Energy Limits of SET-Based Brownian NAND and Half-Adder Circuits. *Eur. Phys. J. B* 2018, 91, 1–8. [CrossRef]
24. Yakar, O.; Nie, Y.; Wada, K.; Agarwal, A.; Ercan, İ. Energy Efficiency Analyses of Microring-Resonator-Based BDD Logic Circuits. In Proceedings of the IEEE International Conference on Rebooting Computing, San Diego, CA, USA, 6–8 November 2019.
25. Yakar, O.; Ercan, İ. Logic Threshold for Microring Resonator-based BDD Circuits: Physical and Operational Analyses. *Turk. J. Eng.* 2019, 3, 189–196. [CrossRef]
26. Barışık, S.; Ercan, İ. Thermodynamic Cost of Edge Detection in Artificial Neural Network (ANN)-Based Processors. *Int. J. Parallel Emergent Distrib. Syst.* 2020, 1–3. [CrossRef]
27. López-Suárez, M.; Neri, I.; Gammaitoni, L. Sub-kBT micro-electromechanical irreversible logic gate. *Nat. Commun.* 2016, 7, 1–6. [CrossRef]
28. Williams, R.S.; DeBenedictis, E.P. OSTP Nanotechnology-Inspired Grand Challenge: Sensible Machines. In Proceedings of the IEEE Rebooting Computing, Austin, TX, USA, 9–11 December 2015.
29. Peper, F. The End of Moore’s Law: Opportunities for Natural Computing? *New Gener. Comput.* 2017, 35, 253–269. [CrossRef]
30. Agbo, I.O. Design and Simulation of Single Electron Tunneling Circuits for Brownian Motion Based Logic and Arithmetic Computation. Master’s Thesis, Delft University of Technology, Delft, The Netherlands, 2010.
31. Wasshuber, C.; Kosina, H.; Selberherr, S. SIMON-A simulator for single-electron tunnel devices and circuits. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* 1997, 16, 937–944. [CrossRef]
32. Wasshuber, C. *Computational Single-Electronics*; Springer: Wien, Austria, 2001.
33. Serreli, V.; Lee, C.F.; Kay, E.R.; Leigh, D.A. A molecular information ratchet. *Nature* 2017, 445, 523–527. [CrossRef] [PubMed]
34. Meenderinck, C.; Cotofana, S. Computing Division Using Single-Electron Tunneling Technology. *IEEE Trans. Nanotechnol.* 2007, 6, 451–459. [CrossRef]
35. Geerlig, L.J.; Anderegg, V.F.; Holweg, P.A.M.; Mooij, J.E.; Pothen, H.; Pothen, H.; Esteve, D.; Urbina, C.; Devoret, M.H. Frequency-locked turnstile device for single electrons. *Phys. Rev. E* 1990, 64, 2691. [CrossRef] [PubMed]
36. Safiruddin, S. Single Electron Tunneling Based Building Blocks for Delay Insensitive Circuits. Master’s Thesis, Delft University of Technology, Delft, The Netherlands, 2008.
37. Landauer, R. Irreversibility and Heat Generation in the Computing Process. *IBM J. Res. Dev.* 1961, 5, 183–191. [CrossRef]
38. Bennett, C.H. The thermodynamics of computation—A review. *Int. J. Theor. Phys.* 1982, 21, 905. [CrossRef]
39. Anderson, N.G. On the physical implementation of logical transformations: Generalized L-machines. *Theory Comput. Sci.* 2010, 411, 4179. [CrossRef]
40. Strasberg, P.; Cerrillo, J.; Schaller, G.; Brandes, T. Thermodynamics of stochastic Turing machines. *Phys. Rev. E* 2015, 92, 042104. [CrossRef]