Abstract—The ever-increasing demands of advanced computing and communication have been driving the semiconductor technology to change with each passing day following Moore’s law. As a consequence, advanced electronic packages have been developed and predictive modeling of Power Distribution Network (PDN) becomes more and more important. In this paper, we present an efficient methodology for predictive modeling of multilayered PDNs. This methodology is based on Multi-Conductor Transmission Line (MCTL) which will be modeled by W-Elements. Equations of RLGC Matrices will be given and effective self and mutual inductance will be proposed to efficiently describe the inductive interactions among coupled signal lines. Test structures were designed and simulated up to 50 GHz. A good correlation was obtained between model and full-wave solver based on the method of Moments. The proposed model substantially reduces the CPU run time and memory resources that requires only few seconds and small memory for which the EM solver would have taken several minutes, or even hours, and much more memory.

Keywords—multilayered PDN; predictive model; MCTL; W-Element; RLGC Matrices.

I. Introduction

Modern electronic systems require a large number of integrated circuits (ICs), more Input/Output (I/O) connections, faster operating clock frequencies associated to low cost and high performance integration, with increased functionality while preserving reliability. In addition, the new generations of electronic products are involving more mixed signal because of the integration of digital, RF, optical and micro-electro-mechanical functions on a single chip or module, which pose tremendous challenges for designers. As a result, maintaining the Signal Integrity (SI) and Power Integrity (PI) for future systems is becoming one of the most important issues. In fact, the number of failures caused by SI/PI problems is on rise because existing methodologies and tools cannot address these issues successfully and at early design phases.

Advanced electronic packages and Printed Circuit Boards (PCB) have been developed in the recent decades to match these new challenges. They are essentially formed by Power Distribution Planes which play a very important role by serving as conduit for the transportation of current, providing charge to the switching circuits at high frequencies and support return currents for the signal lines referenced to them. Ideally, these planes should exhibit low impedance over a large frequency range of operation so that the transient currents induced by simultaneous switching of digital circuits do not lead to excessive noise propagation over the PDN [1]. However with the increase in clock speed, the scaling of supply voltage and high switching speed of logic circuits, effects like ground bounce, EM interferences and Simultaneous Switching Noise (SSN) are arising in the PDNs can quickly lead to undesirable voltage fluctuations and propagation delays in chip, board and packaging levels. Hence, Power Distribution Planes are considered as critical area for Electromagnetic Compatibility (EMC) and for Power Integrity verification of high speed packages, and they need more and more investigations in order to analyze and predict unwanted noises [2]. Using proper predictive models, these problems can be identified and eliminated and thus costly tests measurements and redesign phases can be avoided.

Typical PDNs are composed of metal planes stacked on top of each other separated by low-loss dielectrics. Since each layer formed by metal planes with the low-loss insulator can act as a cavity, the PDNs are highly resonant structures [3]. To completely characterize such structures through time-domain analysis, a tremendous amount of time is required for a simulation. Hence, the frequency-domain analysis of package PDNs is more beneficial.

PDNs’ modeling methods in the frequency domain can be roughly classified into three categories: i) numerical full-wave approaches; ii) analytical approaches; iii) hybrid methods. PDNs have traditionally been modeled using the numerical full-wave techniques based on resolving Maxwell’s equations, such as the Finite-Element Method (FEM) [4], and Finite Difference Time-Domain method (FDTD) [5] to name a few. These full-wave tools are certainly able to handle all of the structures discussed previously with high accurate results, but they come at a major computational cost, and this can be prohibitive for efficient characterization of complex structures, especially when there are small features and discontinuities in the package. In addition, a complete layout is required in order to launch these tools. For these reasons, designers relegate their use to final verification, stage at which design iterations are expensive.

Analytical methodologies have long been used for this purpose as well. The most popular ones are based on discretizing the planar structure into a mesh of squared unit cells and each unit cell can be represented either by lumped elements [6] or by four simple
transmission lines [7]. These methods do not require tremendous time and memory; however, they are limited to single pairs of Power/Ground planes.

However, to avoid the computational cost of full-wave methods and the geometrical limitations of the analytical methods, a more efficient approach consists to combine both analytical and numerical techniques in one hybrid technique like in the cavity resonator method [8]. In these cases, the layout is decomposed into traces, vias, planes, and circuits. These elements are sent off to specifically tuned solvers optimized for these structures, and their results are integrated back together into comprehensive S-parameters. These techniques provide nearly full-wave accuracy, while at the same time they result in very large-scale problems to be handled in a reasonable amount of time. Moreover, a PDN layout is still needed, so it is difficult to get predictive electrical models.

A typical multilayered PDN contains stacked Power/Ground planes as shown in Fig.1. Inspection of this structure reveals two structural characteristics. Firstly, the PDN is composed of multiple metal layers; therefore, it can be modeled by Multi-Conductor Transmission Lines (MCTLs). Secondly, it has a periodic geometry that can be analyzed by a meshing of MCTLs [9]. MCTL can be modeled with conventional RLGC (Resistance, Inductance, conductance, and Capacitance) lumped elements [10]. However, the accuracy while using these elements is limited to scenarios where the rise time of the excitation is much higher than the propagation time over the planes. Moreover, by involving a SPICE tool, the modeling of high frequency effects like skin effect requires additional lumped elements, which can quickly lead to a prohibitive memory size and to excessive runtime costs. Alternative techniques to model MCTLs have also been proposed [11]. However, all the above models may still lead to large circuit matrices due to the introduction of internal nodes by representing each transmission line segment in the Modified Nodal Analysis (MNA) formulation used by SPICE. In this work we have used the HSPICE circuit simulator with which it is possible to model a multi-conductor lossy frequency dependent transmission line through the so-called W-Element model [12].

The main contribution of this paper consists in providing a constructive model for efficient predictive analysis of multilayered PDN while having only some technological and geometrical information about the package. The proposed model is based on W-Element representation of calibrated unit MCTL which can be used for modeling different PDN sizes. Novel equations of RLGC Matrices are given and effective self and mutual inductance are proposed to efficiently describe the inductive interactions among coupled signal lines. This set of novel RLGC equations strengthens accuracy up to 50 GHz compared to full-wave solvers.

This paper is organized as follows: section II describes in details our modeling methodology that will be called “MCTL matrix”. In section III, numerical examples will be given to illustrate the validation and the efficiency of the proposed method in comparison with a full wave solver based on method of Moments, emphasizing the gain of CPU time and memory obtained by the MCTL Matrix method. Section IV concludes the paper with some prospects for future work.
cially when the planes resonate, substantial coupling between the plane layers can occur through the magnetic fields penetrating the solid conductor. As a result, each plane assigns the plane below it as its local reference plane. In other words, considering a current on the bottom of the \(i^{th}\) plane, the return path for the same current is considered to exist on the top of the \((i+1)^{th}\) plane below, regardless of its nature. This can be proven in Fig.3 which represents a 3D visualization of forward current on the top layer and the return current on the plane just below. This structure was simulated using FEM EMPro 3D simulator. It is clear that when exciting the top plane, we get nearly the same intensity for the return currents on the plane just below, despite the ground reference was assigned to the bottom plane.

MCTL can be represented by W-Element model in a SPICE simulator like HSPICE. W-Element has numerous advantages compared to the HSPICE U-Element. First, it does not create any spurious ringing as that is produced by the U-Element in the time domain. Moreover, at higher frequencies, some phenomena become increasingly predominant such as skin effect losses, dielectric losses, dispersion and radiation losses, especially when lossy dielectric materials like FR4 is used. The W-Elements are best to accurately take into account these frequency dependent parameters [11].

1. **MCTL Matrix Modeling Flow**

At this stage, it is important to note that our goal from this study is to provide a predictive model for Power/Ground planes without the need of a representative layout. In other words, only some key information about PDN geometry (planes ‘length, width, and thickness, port locations, etc.) and stack-up technology (dielectric constant, loss tangent, etc.) are needed to construct a MCTL-based grid as described. As a consequence, we can get our package or PCB model as early as the specification phase, thing that other models cannot provide.

The modeling flow is described in Fig.4. Being based on the chip design constraints, we start by fixing the geometrical parameters (length, width, thickness, port locations, number of layers, shape of Power/Ground planes, etc.) and technological ones (dielectric constant, loss tangent, etc.). Given the PDN size and with the maximum frequency of interest, we can conclude the size of the unit cell, \(L_u\), and then we can deduce the total number of unit cells required to construct the PDN predictive model. The technological parameters of the PDN (conductor and dielectric properties) will determine the substrate to which the unit MCTL will be associated. Once these parameters are fixed, we define a MCTL line with \(L_u\) as length, associated to the substrate. A W-Element Extraction can be then performed to provide RLGC lossy matrices, but thanks to our approach we can obtain these matrices with simple calculations, which will be developed in the next section.

In order to reduce the time for building the equivalent circuit for the entire PDN’s Planes, which is time consuming for organizing millions of nodes and elements manually, a software program in Perl was developed to generate the Power/Ground grid model automatically. The program takes the geometry of the layout and the properties of the material as inputs. It is easily customizable in terms of the meshing size and the number of coupled layers of the PDN to meet the application requirements.

2. **RLGC Matrices Calculation for the W-Element**

The aim of this section is to build accurate per-unit-length (p.u.l) RLGC matrices of the W-Element, using frequency-dependent equations. As mentioned previously, a W-Element is a lossy multi-conductor frequency-dependent transmission line, based on a novel state-of-the-art simulation method; they are simulated very fast by SPICE simulators, and are accurate and robust enough especially when we need to model high frequency dependent loss. The W-Element is organized in terms of coupled conductors, and there is no limit on the number of coupled conductors. Each of these conductors has two terminals (one at each end of the conductor). A reference conductor is always assured, the number of conductors is therefore related to the number of W-Element nodes as \(n=2(c+1)\), where \(c\) is the number of conductors (including the reference) and \(n\) is the number of nodes. Once the length of the unit cell is set, we can approximate the width of each line to half of the line length. Adding the permittivity and loss tangent of the dielectric, the p.u.l RLGC elements can be easily computed.
a. DC and AC Resistance Matrices

The R matrices are composed of $R_0$ and $R_s$ parameters. The $R_0$ parameter is the DC resistance of the transmission line. In the $R_0$ matrix, the diagonal elements represent the resistance of each conductor and the off-diagonal elements are null.

$$R_0 = \begin{bmatrix} R_{011} & \cdots & 0 \\ \vdots & \ddots & \vdots \\ 0 & \cdots & R_{0nn} \end{bmatrix}$$

$R_0$ can be calculated using the equation (1)

$$R_{0ii} = \frac{\varepsilon_r \varepsilon_0 l_u l_u}{\sigma l_u e}$$

Where $l_u$ is the length of the MCTL, $\sigma$ is the conductivity of the conductor, and $e$ is the thickness of the conductor which is in reality the thickness of the Power/Ground planes.

The $R_s$ parameter is the skin effect resistance of the transmission line. In the $R_s$ matrix the diagonal elements represent the AC resistance of each conductor in isolation from the other. The off-diagonal elements are null. The AC series resistance is scaled with the square root of the frequency.

$$R_s = \begin{bmatrix} R_{s11} & \cdots & 0 \\ \vdots & \ddots & \vdots \\ 0 & \cdots & R_{snn} \end{bmatrix}$$

$R_s$ can be computed using the equation (2)

$$R_{si} = \frac{\pi f \mu_0}{0.6321 \sigma l_u^2}$$

Note that the $R_0$ and $R_s$ resistances equations in the circuit formulation used in the method of the reference [7] to model a simple planes pair, contains a factor two to account of the resistance of the both planes. This factor is omitted since we calculate the resistance of each layer separately.

b. Capacitance Matrix

The C parameter represents the self and the coupling capacitance between the conductors. Basically, each diagonal term in Maxwellian form is the sum of the entire row, so for example the $C_{11}$ Maxwellian term is actually equal to $C_{10}+C_{12}$, where $C_{10}$ is the capacitance of the conductor 1 to the global ground. The off-diagonal terms are equal to the minus of the mutual elements, so for example $C_{21}$ Maxwellian is equal to $-C_{21}$.

$$C = \begin{bmatrix} C_{10} + C_{12} + \cdots + C_{1n} \\ -C_{12} & C_{20} + C_{12} + \cdots + C_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ -C_{1n} & \cdots & \cdots & -C_{nn} \end{bmatrix}$$

$C_{ij}$ can be computed as:

$$c_{ij} = \frac{\varepsilon_r \varepsilon_0 l_u l_u}{\pi d}$$

Where $\varepsilon_r$ is the relative permittivity of the dielectric material, $\epsilon_0$ represents the permittivity of the free-space, and $d$ is the separation between conductors i and j.

c. Conductance Matrix

The G parameter is the dielectric-loss conductance per-unit-length. The G matrix has the same general form as the C Matrix

$$G = \begin{bmatrix} G_{10} + G_{12} + \cdots + G_{1n} \\ -G_{12} & G_{20} + G_{12} + \cdots + G_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ -G_{1n} & \cdots & \cdots & -G_{nn} \end{bmatrix}$$

$G_{ij}$ can be expressed as:

$$G_{ij} = \pi \tan \delta \ c_{ij}$$

Where $\tan \delta$ represents the loss tangent of the dielectric material and $C_{ij}$ the capacitance per unit length.

d. Partial and Mutual Inductance

The most confusing, subtle, and important parameter in high-speed packaging and interconnect design is the inductance. It plays a key role in the origin of SSN, and in crosstalk between transmission line structures. This part is devoted for a new comprehensive theory of p.u.l inductance in structures

Inductance is calculated by using the partial concept which was firstly introduced by Dr. Clayton Paul and Dr. Ruehli [14] [15].

Traditionally, inductance elements in the matrix can be calculated as the capacitance matrix. While the capacitive coupling between non-adjacent conductors can often be ignored, mutual inductive coupling is a long range issue and cannot be ignored in non-adjacent conductors. So, for the L matrix calculation the diagonal elements are actually the self-partial inductance minus the mutual inductance from other conductors. Coupling with the rest of the lines in the mesh can be ignored since the length line $l_u$ is much larger than the separation between conductors of the same MCTL. The off-diagonal parameters on each column are the mutual inductance between the conductor and the remaining conductors of the MCTL and which are shown in Fig.6.
The most confusing, subtle, and important parameter in high-speed packaging and interconnect design is the devoted for a new comprehensive theory of p.u.l inductance in crosstalk between transmission line structures. This part is

Traditionally, the mutual inductance is calculated as the product \( \mu_0 d \), but this is only valid for important dielectric thickness. Based on the work of Dr. Clayton Paul on parallel conductors of rectangular cross section, and since the dielectric separation is much smaller than the length of the conductors, which is the case for the MCTL, the mutual-partial inductance p.u.l can be given by:

\[
M_{ij} \approx \frac{\mu}{2\pi} \left[ \ln \left( \frac{2l}{d} \right) - 1 \right] \quad \text{for } d \ll l \quad (5)
\]

Where \( d \) is the dielectric separation between two conductors. On the other hand, the self-partial-inductance p.u.l is given by:

\[
L_{ii} \approx \frac{\mu}{2\pi} \ln \left( \frac{w}{l} \right) - 1 \quad \text{for } \frac{w}{l} \ll 1 \quad \text{and} \quad \frac{w}{t} \ll 1 \quad (6)
\]

Where \( w \) and \( t \) are respectively the width and the thickness of the conductor.

e. The Mesh Schema

The mesh of the model containing all the RLGC elements is presented in the Fig.7. The interconnection of the different MCTLs or the RLGC elements with each other does not require any special consideration and can be done in a straightforward manner. Note that Fig.7 contains two different MCTLs elements: Internal elements for all the internal paths of the grid, whereas the external elements are only for the edges. The inductance and resistances of the external elements are adjusted by a factor of two, to take into account the fact that they have no neighboring planes. The elements on the boundary are assigned with a half of the capacitance of an internal cell.

III. Numerical Results

In this section we present scattering parameters results of different shapes and sizes of multilayered Power/Ground planes with different stack-up definition in order to demonstrate the validity and the efficiency of the proposed MCTL based model for PDNs Power/Ground planes. Four test structures were considered, the three first ones are simple two-layered structures and the last one is an extension to a third dimension PDN. Results have been compared to Keysight Momentum EM Solver results. All the simulations were performed on an Intel Xeon workstation with a 3GHz CPU and 3.25 GBytes of RAM.

1. Two Layered Power/Ground Planes

a. Thin Dielectric Layer

We consider the structure shown in Fig.8. It consists of 3mm by 3mm Power/Ground plane pair. Metal layers are made of copper \( (\sigma = 5.87 \times 10^8 \, S/m) \) of thickness 20μm, and separated by a FR4 with permittivity \( \varepsilon_r = 4.8 \), Tan\( \delta = 0.002 \), and thickness \( d = 30\mu \). Port1 and Port2 are located on the middle of each side. The mesh density was fixed to 30 MCTLs/row and so \( L_u = 0.1 \, mm \) and \( W_u = 0.05 \, mm \).

![Fig.8: 3mm by 3mm Power/Ground Plane pair.](image)

RLGC Matrices calculated at 10GHz are given by:

\[
L_{ext} (H/m) = \begin{bmatrix}
3.51e^{-07} & 1.79e^{-07} \\
1.79e^{-07} & 3.51e^{-07}
\end{bmatrix} ; 
L_{ext} (H/m) = \begin{bmatrix}
7.02e^{-07} & 3.58e^{-07} \\
3.58e^{-07} & 7.02e^{-07}
\end{bmatrix}
\]

\[
C_{ext} (F/m) = \begin{bmatrix}
1.41e^{-10} & -1.41e^{-10} \\
-1.41e^{-10} & 1.41e^{-10}
\end{bmatrix} ; 
C_{ext} (F/m) = \begin{bmatrix}
0.7e^{-10} & -0.7e^{-10} \\
-0.7e^{-10} & 0.7e^{-10}
\end{bmatrix}
\]

\[
R_{0_{ext}} (\Omega/m) = \begin{bmatrix}
17.24 & 0 \\
0 & 17.24
\end{bmatrix} ; 
R_{0_{ext}} (\Omega/m) = \begin{bmatrix}
34.45 & 0 \\
0 & 34.45
\end{bmatrix}
\]

\[
R_{s_{ext}} (\Omega/m) = \begin{bmatrix}
3.28 & 0 \\
0 & 3.28
\end{bmatrix} ; 
R_{s_{ext}} (\Omega/m) = \begin{bmatrix}
6.56 & 0 \\
0 & 6.56
\end{bmatrix}
\]

\[
G_{int} (S/m) = \begin{bmatrix}
8.92e^{-13} & -8.92e^{-13} \\
-8.92e^{-13} & 8.92e^{-13}
\end{bmatrix} ; 
G_{ext} (S/m) = \begin{bmatrix}
4.39e^{-13} & -4.39e^{-13} \\
-4.39e^{-13} & 4.39e^{-13}
\end{bmatrix}
\]

The modeled results of \( S_{11} \) and \( S_{12} \) (magnitude only) between Port1 and Port2 are illustrated in Fig.9. Good agreement with Momentum full-wave solver is evident up to 40 GHz with some deviation in detail above that frequency. Potential sources of high frequency error include first order causes like the size of the unit cell (length of the MCTL), second order sources like dispersion, dielectric loss, and edge radiation.
As mentioned in section I, MCTL Matrix method enables memory and computation time savings. The proposed model substantially reduces the CPU run time that requires only 10.89 seconds on the Intel Xeon machine to simulate this Power/Ground plane pair, for which Momentum full-wave solver would have taken 32 min for a mesh density of 50 cells per wavelength. Our approach can reduce also by about minimum six times the memory amount required compared to Momentum. Indeed, it uses only 191.02 Mbytes to simulate this Power/Ground Planes pair, however, Momentum took about 1156 Mbytes. The detailed comparison is summarized in Table I. Note that these results have been improved comparing to our last publication [16] thanks to the exact calculations of the RLGC matrix which allowed rapid convergence. This huge difference between the resources usage comes from the long process for creating and simulating structures in a full-wave solver: first of all, engineer must draw the layout or imports it from another design simulator. Substrate characteristics must be defined layer by layer if we do not have a ready one. User must also assign the ports definition. Once the design is ready, Momentum calculates the Green's functions that characterize the substrate and generate circuit mesh for a specified frequency range.

Table I CPU Runtime and Memory Cost Comparison.

| Method          | Momentum | MCTL Matrix |
|-----------------|----------|-------------|
| CPU runtime     | 32 min   | 10.89s      |
| Memory cost     | 1156 Mbytes | 191.02 Mbytes |

### b. Thick Dielectric Layer

To study the efficiency of the method to model different stack-up, we consider the case of dielectric thickness of 100μm and the permittivity was fixed to 5. Conductor thickness is assumed to be 50μm.

RLGC Matrices are given by:

\[
\begin{align*}
L_{\text{int}}(H/m) &= \begin{bmatrix} 6.88e^{-07} & 9.96e^{-09} \\ 9.96e^{-09} & 6.88e^{-07} \end{bmatrix} ;
L_{\text{ext}}(H/m) &= \begin{bmatrix} 1.376e^{-07} & 1.9e^{-08} \\ 1.9e^{-08} & 13.76e^{-07} \end{bmatrix} \\
G_{\text{int}}(F/m) &= \begin{bmatrix} 4.42e^{-11} & -4.42e^{-11} \\ -4.42e^{-11} & 4.42e^{-11} \end{bmatrix} ;
G_{\text{ext}}(F/m) &= \begin{bmatrix} 2.21e^{-11} & -2.21e^{-11} \\ -2.21e^{-11} & 2.21e^{-11} \end{bmatrix} \\
R_0_{\text{int}}(\Omega/m) &= \begin{bmatrix} 6.9 & 0 \\ 0 & 6.9 \end{bmatrix} ;
R_0_{\text{ext}}(\Omega/m) &= \begin{bmatrix} 1.38 & 0 \\ 0 & 13.8 \end{bmatrix} \\
R_s_{\text{int}}(\Omega/m) &= \begin{bmatrix} 3.28 & 0 \\ 0 & 3.28 \end{bmatrix} ;
R_s_{\text{ext}}(\Omega/m) &= \begin{bmatrix} 6.56 & 0 \\ 0 & 6.56 \end{bmatrix} \\
G_{\text{int}}(S/m) &= \begin{bmatrix} 2.77e^{-13} & -2.77e^{-13} \\ -2.77e^{-13} & 2.77e^{-13} \end{bmatrix} ;
G_{\text{ext}}(S/m) &= \begin{bmatrix} 1.38e^{-13} & -1.38e^{-13} \\ -1.38e^{-13} & 1.38e^{-13} \end{bmatrix}
\end{align*}
\]

The reflection and transmission parameters are given by Fig.10. We can easily see that we keep the same accuracy of the model as for thin dielectric. So our model is totally independent of the technological parameters and can be used for any substrate definition. Another advantage is that the simulation time is invariant since the number of layers remains the same. MCTL Matrix has used the same CPU and memory resources as for the thin structure to simulate the thick dielectric.

### c. Invariant Unit Cell For Different Power/Ground Planes Sizes

Another advantage of the MCTL Matrix method is that all Power/Ground planes dimensions can be simulated by using the same unit cell topology and sizing which makes our method easy customizable in terms of the design requirements. For instance, let’s consider the stack-up of the previous example while changing the dimensions to 10mm by 10mm. This can be translated by a simple modification of the number of horizontal and vertical elements in the Perl software. The structure was simulated up to 40GHz and the numbers of horizontal and vertical elements are assumed to be 100 MCTL on each side, having the same length and RLGC matrices definition as the previous example. From Fig.11, good agreement is evident up to 40GHz with some deviation in details above that frequency. The deviation is important at high frequency comparing to the previous test structure. This can be explained by higher edge radiation since the boundaries are larger. From computation time cost point of view, MCTL matrix method took 34.66 seconds to simulate this structure, however, Momentum simulated it in more than one hour with a
RLGC Matrices are given by:

\[ G_i(i \pi / \mu m) = \begin{bmatrix} 1.38 \times 10^{-13} & -1.38 \times 10^{-13} \\ -4.62 \times 10^{-13} & -4.62 \times 10^{-13} \end{bmatrix} \]

The reflection and transmission parameters are given by:

\[ C_i(F/\mu m) = \begin{bmatrix} 4.42 \times 10^{-11} & -4.42 \times 10^{-11} \\ 6.9 & 3.28 \end{bmatrix} \]

The frequency range.

The MCTL matrix method can be extended to a third structure. For instance, let's consider the stack-up, we consider the case of dielectric thickness of the substrate and generate circuit mesh for a specified frequency range. The p.u.l RLGC Matrices has been calculated at 10GHz as follows.

\[ R_0(i \pi / \mu m) = \begin{bmatrix} 6.56 & 0 \\ 0 & 3.28 \end{bmatrix} \]

The CPU runtime is invariant since the number of layers remains the same. MCTL Matrix has been used the same CPU and memory. Let's consider the three-layered structure depicted in Fig. 12. It consists of three solid planes of 20μm for the thickness, separated by 30μm of dielectric with permittivity equal to 5 and Tanδ = 0.002.

2. Extension to Multilayered Power/Ground Planes

The MCTL matrix method can be extended to a third dimension without any limit of the number of layers. In a single plane pair, the fundamental noise coupling occurs in the horizontal direction but also in the vertical direction. The vertical noise generation is emphasized in the multilayered packages and need to be carefully modeled.
Reflection and transmission scattering parameters were simulated up to 50 GHz. Fig.13 shows that there is an excellent agreement up to 40 GHz regarding the reflection and the transmission parameters obtained from Momentum and the proposed method. Some deviation is evident beyond 40 GHz as expected. For the computation cost, one can expect that the CPU time will increase with the layer number. Nonetheless, the simulation took only about 11 seconds to simulate this three-layered structure, which corresponds nearly to the same time taken to simulate a two-layered Power/ground Planes. However, Momentum simulator has spent more than one hour to analyze the structure. Nearly constant CPU time has been verified to simulate a five-layered structure. This constitutes a main advantage of our approach; the designer can avoid the tremendous computing time that a full-wave simulator would take to extend the analysis to higher number of layers.

V. References

[1] S. Roy and A. Dounavis “Delay-Extraction-Based Waveform Relaxation Algorithm for Fast Transient Analysis of Power Distribution Networks”, IEEE Trans. Comp. Packag. Manuf. Tech., Vol. 2, No. 12, pp. 2040-2056, Dec. 2012.
[2] M. Swaminathan and A. E. Engin. Power integrity Modeling and Design for Semiconductor and Systems. Prentice Hall, 2007.
[3] J. Lee, M. D. Rotaru, M. Iyer, H. Kim, and J. Kim, “Analysis and suppression of SSN noise coupling between Power/Ground plane cavities through cutouts in multilayer packages and PCBs”, IEEE Trans. On Advan. Packag., Vol. 28, No. 2, May 2005.
[4] A. C. Polucarpou, P. A. Tirkas, “The Finite-Element method for modelling circuits and interconnects for electronic packaging”, IEEE Trans. Micro. Theory and Techn., Vol. 45, No.10, Oct. 1997.
[5] J. Choi, M. Swaminathan, D. Nhon, and R. Master, “Modeling of power sup-
ply noise in large chips using the circuit-based finite difference time-domain method”. IEEE Trans. Electromag. Comp., Vol. 47, pp.424-439, 2005.

[6] J. Kim, and M. Swaminathan, “Modeling of irregular shaped power distribution planes using transmission matrix method”. IEEE Trans. On Advanced Packaging, Vol. 24, No.3, pp. 334-346, Aug 2001.

[7] K. Lee, A. Barber, “Modeling and Analysis of Multichip module power supply planes”, IEEE Trans, On Comp. Packag. And Manuf. Technology, Vol. 18, pp. 628-638, Nov 1995.

[8] J. Kim et al., “Modeling and measurement of inter level electromagnetic coupling and fringing effect in a hierarchical power distribution network using segmentation method with resonant cavity model,” IEEE Trans. Adv. Packag., vol. 31, no. 3, pp. 544–557, Aug. 2008.

[9] C. R. Paul, “Analysis of Multiconductor Transmission Lines”. New York, Wiley, 1994.

[10] A. E. Ruehli, A. C. Cangellaris, “Progress in the methodologies for the electrical modeling of interconnects and electronic packages”, Proc. of IEEE, Vol. 89, (5), May 2001.

[11] Q. Yu, J. M. L. Wang, and E. S. Kuh, “Passive multipoint moment matching model order reduction algorithm on multi port distributed interconnect networks,” IEEE Trans. Circuits Syst., Vol. 46, pp. 140-160, Jan. 1999.

[12] HSPICE User Guide: Signal Integrity, Version E-2010.12, December 2010.

[13] L. D. Smith, and R. Anderson, T. Roy “Power plane SPICE models and simulated performance for materials and geometries”. IEEE Trans. On Advanced Packaging. Vol. 24, No 3, p 277-287, Aug 2001.

[14] A. E. Ruehli, ”Inductance calculations in c complex integrated circuit environment,” IBM J. Res. Develop., Vol.16, No.5, pp. 470-481, Sep.1972.

[15] C. R. Paul, “, Modeling electromagnetic interference properties of printed circuit boards”, IBM J. Res Develop., Vol.33, No.1, pp. 33-50, Jan. 1989.

[16A] A. Bouchaala, P. Courau, P. Galy, O. Bonnaud, “Efficient method for predictive package Power/Ground planes modeling using Multi-Conductor Transmission Lines”. In Proc. of APEMC conf. 2015, pp. 113-116.

**Biographies**

Afe Bouchaala received the B.S. degree in electrical engineering from Sfax University, Tunisia, and the M.S. degree in microelectronics engineering from the University of Montpellier II in 2012. She is currently a Ph.D. student in the department of Microelectronics and Micro Sensors in the “Institute of Electronics and Telecommunications of Rennes”, France, in collaboration with the “Front End Manufacturing and Technology R&D” department of STMicroelectronics, Crolles, France. Her research interests include predictive noise modeling and simulations of analogue Integrated Circuits for Power/Signal Integrity purposes.

Lionel Courau was born in France in 1975. He received the B.S. degree in Electronic Engineering from the “National Institute of Applied Sciences” (INSA), Toulouse, France in 1998. After 1 year of military period he enrolled as an electromagnetic compatibility testing engineer in “Aerospace Test Center of Toulouse” (CEAT), Toulouse, France. He joined STMicroelectronics, Crolles, France in 1999 as an I/O design engineer, focusing on noise reduction solutions. Since 2005 he leads the I/O Architecture team, contributing to innovative I/O architecture solutions.

Olivier Bonnaud (M’95) (SM’05) received the Master degree in 1973 from the University of Paris-XI (France). He obtained his Ph.D. in Microelectronics and state doctorate es-science degree from University of Lyon 1, in 1978 and 1984, respectively. He created and managed for more than twenty years the Microelectronics research lab in the Institute of Electronic and Telecommunication of Rennes (IETR). His research activities concerned mainly the polysilicon-based thin film technologies involved in integrated circuits and large area electronics, and sensors, actuators and multi-physics approaches in the latter years. He has published and presented more than 300 papers on these topics. In parallel, he co-created the Common Center of Microelectronics (CCMO). He managed this center until 2010 when he was nominated as Executive Director of the CNFM (National Coordination for Education in Microelectronics and Nanotechnologies). Since 2011, he has been a Guest Professor at South-East University in Nanjing (China). Prof. O. Bonnaud was awarded the title of “1000 Talents” by the Chinese government in 2013, with a multi-annual scientific grant to improve the microelectronics activities at South-East University.

Philippe Galy received the Ph.D. degree from the University of Bordeaux, Talence, France, and the H.D.R. degree from the Laboratory for Analysis and Architecture of Systems, National Center of Scientific Research, Toulouse, France. He is Fellow, Technical Director at STMicroelectronics Research and Development, France. He serves on the Technical Program Committee and is a reviewer for many symposiums.

The Young Professionals enjoyed several activities planned just for them in Ottawa, including a social event at D’Arcy McGee’s Irish Pub. Read more about the Young Professionals events on page 86.