Sub-mW Keyword Spotting on an MCU: Analog Binary Feature Extraction and Binary Neural Networks

Gianmarco Cerutti, Lukas Cavigelli, Renzo Andri, Michele Magno, Elisabetta Farella, Luca Benini

Abstract—Keyword spotting (KWS) is a crucial function enabling the interaction with the many ubiquitous smart devices in our surroundings, either activating them through wake-word or directly as a human-computer interface. For many applications, KWS is the entry point for our interactions with the device and, thus, an always-on workload. Many smart devices are mobile and their battery lifetime is heavily impacted by continuously running services. KWS and similar always-on services are thus the focus when optimizing the overall power consumption.

This work addresses KWS energy-efficiency on low-cost microcontroller units (MCUs). We combine analog binary feature extraction with binary neural networks. By replacing the digital preprocessing with the proposed analog front-end, we show that the energy required for data acquisition and preprocessing can be reduced by 29×, cutting its share from a dominating 85% to a mere 16% of the overall energy consumption for our reference KWS application.

Experimental evaluations on the Speech Commands Dataset show that the proposed system outperforms state-of-the-art accuracy and energy efficiency, respectively, by 1% and 4.3× on a 10-class dataset while providing a compelling accuracy-energy trade-off including a 2% accuracy drop for a 71× energy reduction.

Index Terms—Keyword spotting, quantization, binary neural networks, deep learning, feature extraction.

I. INTRODUCTION

Keyword spotting has become increasingly popular over the last few years with the wide-spread adoption in commercial products such as the “Ok, Google” and “Hey, Siri” commands used to wake up a smartphone and following up with a more complicated voice command [1], the call for “Alexa” to activate Amazon’s smart home devices, as well as many different keywords to activate recent cars’ driver assistance systems. A key property of all these applications is their always-on nature and the high accuracy requirements, which are essential for the user experience. As voice command interfaces penetrate extremely cost-sensitive markets, such as toys and home-automation, keyword spotting is ported to low-cost MCU devices, with tight constraints in memory and computational power.

State-of-the-art keyword spotting methods rely on deep neural networks (DNNs) as an essential part of the processing pipeline. DNNs are known for their high compute effort and often have memory requirements in the megabyte to gigabyte range, making it a natural choice to off-load their compute workload to cloud services in data centers rather than running on power- and memory-constrained devices [2]. This implies continuously sending a stream of audio data to a remote system and thus comes with many drawbacks: privacy concerns [3], short battery lifetimes due to energy cost of data transmission [4], communication infrastructure and cloud computing service cost, availability in areas of poor connectivity, and a high latency [5].

These obstacles can be overcome by processing the data directly on the device where the sensor data is collected, avoiding transmitting the data entirely, or sending out only the essential information as part of an alert [6]–[8]. This requires a carefully designed system, combining the latest methods on constructing efficient and compact DNN models considering constraints on the compute effort and memory requirements with the latest DNN deployment methods for efficient inference to keep the energy spent on computing minimal for long battery life.

Many methods have been proposed in pursuit of efficient DNN inference, when targeting MCU devices, from neural architecture search to knowledge distillation and novel efficient building blocks for DNNs. A particularly successful method to bring keyword spotting to embedded devices has been the training of extremely quantized DNNs known as binary neural networks (BNNs), where the large compute workload performing multiply-add operations in convolution layers decays to XNOR and popcount operations, and a data word in memory can hold a vector of weight or feature map values. This has shown success in many applications, including keyword spotting [9]. Multiply-accumulate operations are dominating the compute effort of neural networks, thus measuring the throughput of a system in terms of GMAC/s and its energy efficiency with GMAC/s/W has been widely adopted as a network-agnostic performance metric. Nevertheless, when quantizing neural networks to few-bit operands, MAC operations become significantly simpler, and larger networks are required to compensate the accuracy drop. The energy efficiency in the form of energy per classification and throughput measured as classifications per seconds are considered more representative metrics for real world performance assessment [10].

A complete keyword spotting system consists of many components. With a strongly optimized classifier, classification computation energy drops from being the dominant contributor to third place after data acquisition (microphone, analog filtering, analog-to-digital conversion) and pre-processing (computation of Mel spectrograms). Audio classification systems are often based on the regular sampling of microphone inputs.
with frequencies ranging from 16 kHz to 192 kHz in order to preserve the spectral information from the audio stream as much as possible [11], [12]. The sampling rate dictates a lower bound on continuous power consumption. However, successful classification requires only suitable features and not necessarily the entire raw data stream. The overall energy efficiency can thus be improved by a sensor or acquisition block that returns only the relevant features for classification.

In this paper, we combine a binary neural network for efficient classification on MCUs with an optimized feature extractor in the analog domain leading directly to binary time-frequency features, eliminating the need for digital pre-processing and analog-to-digital conversion. We use an active filter bank followed by envelope detectors and comparator circuits to indicate activity in each of the frequency bands. The resulting digital signals are then used as interrupts for the MCU, signaling any change of the active frequency bands. This allows putting the MCU in sleep mode most of the time, further lowering the continuous power usage by following the event-based acquisition paradigm. Our contributions can be summarized as follows:

- We combine a power-optimized analog front end with direct binary feature extraction suitable for keyword spotting.
- We implement and characterize all components of the keyword spotting system, including: analog front-end with interrupt-based wake-up, data acquisition, pre-processing, and optimized BNN inference, implemented on a low-power multi-core RISC-V-based MCU.
- We explore the impact of various degrees of freedom in our analog front end, specifically the filter bank size and filter properties, and the resulting impact on the final classification accuracy.
- We thoroughly analyze the trade-offs between accuracy and energy efficiency, including sweeps of the filter bank properties as well as the BNN size.
- We compare the proposed system in-depth with state-of-the-art methods, showing how it can be parametrized to span the entire energy-accuracy Pareto front.

II. RELATED WORK

Deep neural networks are the state-of-the-art technique for audio and speech processing. Their specific type varies from convolutional neural networks (CNNs) for extracting keywords and phonemes from spectrogram-like inputs [13] to recurrent neural networks (RNNs) such as LSTMs and GRUs [14], [15], spiking neural networks (SNNs) [16], temporal convolution networks (TCNs) [17], and ultimately attention-based models with large embeddings [18] as the tasks move from analyzing sounds to understanding entire sentences with wide contexts.

A. Size-Optimized & Quantized DNNs

Keyword spotting systems are typically mobile edge devices, where the data is processed on the device to keep the energy cost acceptable and overcome the privacy concerns of the users that would come with the transmission of their data to the cloud. A lot of research has thus been conducted in the direction of optimizing the DNN models to fit the device constraints, either by manually exploring various DNN models specifically for keyword spotting, or through more general research on how to find compute-efficient DNNs.

A typical approach to coping with resource constraints is to reduce the model size to fit these devices. For example, the authors of [13] test different architectures to explore the consequence of changing the size of different layers. On the same path, Tucker et al. [19] investigated the use of low-rank weight matrices and knowledge distillation. However, they try to increase the performance without changing the model size.

An additional level of optimization relies on changing how numbers are represented. Deep learning frameworks train neural networks using 32-bit floating-point weights and activations. Researchers have tried to reduce numerical precision to save memory, reduce internal data bandwidth, and simplify the compute operations. This process, called quantization, aims to reduce the storage and computational costs of the inference task [20]. On the other hand, the performance of the network in terms of accuracy can degrade. If properly trained, the weight-quantized networks can achieve an accuracy close to the floating-point original models, also on complex classification tasks [21], [22]. Zhou et al. [23] present a technique for lossless weight quantization down to 2 bits. This approach saves memory and bandwidth, but keeping activations in full-precision always requires floating-point computations and 32 bit for each activation. Unfortunately, activations are more sensitive to quantization in terms of accuracy drop. The approximation of the activations is quasi-lossless down to 8 bit [24], and it allows the hardware to parallelize four computations over a 32-bit register.

As an extreme case of quantization, binary neural networks (BNNs) reduce the precision of both weights and neuron activations to a single-bit [25], [26]. BNNs work well on simple tasks like MNIST, CIFAR-10, and SVHN without impacting the accuracy [27], but are showing worse performance on challenging datasets such as ImageNet with a drop of around 12% [28], [29]. BNNs provide major benefits for computation. Binarization reduces the amount of memory required for both the weights and the intermediate results, fitting 32 values into a single 32-bit word. Further, such a vectorized representation in memory can be used directly to compute 32 MAC operations with just two light-weight instructions—the multiplication simplifies to a bit-wise XNOR operation, and the summing of the 32 values can be done with a popcount instruction.

B. KWS Applications & Implementations

Focusing on always-on keyword spotting, the authors of [30] reduce the power consumption with multiple stages that wake up a more complex system. The first stage comprises a tiny and power-efficient detector that executes on a DSP. Upon trigger, it delegates the final detection decision to a second, much larger, and more accurate detector.

Keyword spotting is not limited to high-end consumer devices: many interesting applications belong to the IoT domain, where the end nodes are typically MCU-based sensor devices with even more limited resources than a mobile phone. A
wireless sensor node needs to have a compact form factor and very low cost. This requirement also limits the battery’s size, thus setting the bound for the power consumption to a few milliwatts.

Pioneers of edge computing for keyword spotting [24] manage to implement a keyword spotting model on a cortex M4 based MCU; they explore a different kind of models, and they reach the state of the art accuracy even in memory-constrained devices. Moreover, they present an implementation with 8-bit quantization for weights and activations to use SIMD instruction and parallelize four operations in just one instruction. Following this trend, Justice et al. [31] propose a 3-bit quantization for the weights while keeping 16 bits for the activations. They also present a recurrent unit for keyword spotting, demonstrating its effectiveness in execution time and memory footprint. Here, they use a Cortex M0 MCU with a memory size of 32 kB. The authors of [9] build on top of [32] by going down to 1-bit weights and activations for audio event detection, and they demonstrate that thanks to BNN, the system achieves an efficiency of 31.3 GMAC/s/W thanks to parallelization over eight cores and an optimized Instruction Set Architecture.

All these implementations achieve acceptable accuracy and small memory footprint for their models, but they do not focus on the overall system’s power consumption. In fact, the microphone itself, its amplification circuitry, and the communication between the MCU and the sensor are a relevant part of the energy used for keyword spotting or audio event detection. Cerutti et al. [33] present an edge-computing system for sound event detection, and they conclude that the system uses more than 60% of the power budget for sensor reading and feature extraction, and only the remaining part is for classification.

To improve data acquisition efficiency, a vast amount of research prototypes try to mimic human perception, creating a time-frequency representation of the microphone output, an approach known as silicon cochlea. [34]–[39]. Promising features in this approach are event-based processing and avoidance of traditional Nyquist sampling. In [38], [40], the authors design a custom chip for voice activity detection which integrates both the feature extractor as well as the neural network. The audio signal passes through a bank of hardware filters, and sequentially, an integrator generates a set of spikes according to the power present in the specific frequency band. Voice activity detection is generally more manageable than a multi-class classification like keyword spotting. Thus, they can get a reasonable accuracy with only a 3-layer neural network with 48 inputs and 4.6 kB of parameters.

**C. Integrated KWS SoCs**

We focus primarily on a full system implementation based on commercially available components. However, fully-integrated implementations can massively reduce the power requirements and some innovative, state-of-the-art KWS system concepts are introduced the following works.

With Vocell [41], Giraldo et al. propose a system for KWS and speaker verification, integrating the AFE and a cascade of a sound detector, feature extractor, KWS classifier, and speaker verification units into a single SoC. Its average measured power consumption varies from 6.5 µW (90% silence) to 18.3 µW (continuously running), uses 16 µW on average for 500 ms in KWS-mode with extreme voltage scaling (0.6 V for AFE, 0.3 V for logic), and it achieves 90.87% accuracy for KWS on the Google Speech Commands dataset with 12 classes.

In the most recent work of Giraldo et al., they present a temporal convolutional network (TCN) accelerator achieving close-to-soA performance of 93.3% on the GSCD task requiring 1.5 INT8-MOP at 8µW power consumption. [42]. Shan et al. [43] show the smallest power numbers, proposing an accelerator for MFCC, binarized depthwise-separable convolutions consuming 510 nW, but on a very simple dataset (1 or 2 words of GSCD). Chong et al. present another MFCC and LSTM accelerator, by exploiting weight-stationary paradigm, small FFT sizes, rectangular Mel filters, and highly-pruned LSTM model (89%), they achieve 2.5µW at 400 kHz and 0.6 V supply (excluding microphone, ADC, I/O power) at 90.6% accuracy on a 10-class GSCD [44].

H. Fuketa [45] addresses the same issue, the energy cost of ADCs, and proposes to move the pre-processing to the analog domain. They replace the ADC+MFCC front-end with a filter bank of 10 band-pass switched-capacitor filters, followed by an analog maximum sampling circuit (100 Hz), a tiny convolutional neural network layer to convert 2 samples (20 values) to a 64-value vector at 50 Hz that is then binarized by comparators and finally processed by binary time-delay neural network (TDNN) in digital domain. They achieve an 88.8% accuracy when trained on a subset of only 3 classes (‘yes’, ‘no’, silence) of the Google Speech Commands dataset, while using merely 0.25 µW for the entire simulated circuit (from AFE to classification result).

M. Yang et al. [46] also propose to move pre-processing to the analog domain where they pass the signal through a low-noise amplifier, a 16-channel bandpass filter followed by clipping amplifier, a half-wave rectifier, and an integrate-and-fire encoder for ADC. Not aiming at high linearity in the AFE allows them to further reduce the power consumption to 53 nW.

All the above works would require extensive qualification work and design margins to become mature for high-yield mass production, and in addition they do not consider the extra overhead linked to system integration (chip I/O, external power supplies, . . . ). In this paper, we follow a full-system approach based on commercial off-the-shelf components already in mass production. We combine an ultra-low-power mixed-signal feature extractor front-end derived from [47], with an optimized binary neural network running on a parallel low-power MCU. The front-end directly produces binary patterns used to wake up the MCU and are then fed directly as input to the binary neural network. This streamlined and energy-efficient interface between feature extraction and classification dramatically reduces power consumption while at the same time achieving compelling accuracy compared to SoA, as shown in Section V.
III. SENSOR AND BINARY FEATURE SAMPLING

Three key components define a keyword spotting system: the sensing element, which converts the acoustic wave to an electrical signal; the feature extractors, which pre-process the data to obtain a more meaningful representation of the input; and a classifier, which performs classification using the previously generated features. In this paper, we exploit a low-power analog front-end to convert the microphone data directly to a binary signal, ready to be processed in a binary neural network. The following sections detail the subsystems.

A. Analog Front-End

In the proposed approach, data acquisition and the following feature extraction are performed using a low-power and energy-efficient analog front-end, motivated by [47]. Figure 1 shows the circuit schematic of the front end employed in this work. The analog signal processing allows the use of any analog microphone; we use a low-noise MEMS from InvenSense (ICS-40310), which consumes only 16 µA at 0.9 V. The analog front end aims to extract frequency-time features, thus the next step is filtering the frequency bands of interest. The output of the microphone is connected to a general impedance converter (GIC), which uses the OPA379 operational amplifier from Texas Instruments. It features a gain-bandwidth product of 90 kHz and a current of 2.9 µA at 1.8 V. The configuration generates a band-pass filter with a center frequency and corner frequency

\[ f_c = \frac{1}{2\pi R_A C} \quad BW = f_c \frac{R_A}{R_1}. \]  

(1)

The analog front end has an active envelope detector to keep track of the temporal duration for which the frequency is active. It also amplifies the output of the GIC, following the formula

\[ G = \frac{R_5}{R_4}. \]  

(2)

Finally, the envelope passes through a comparator. The LPV7215 consumes 580 nA at 1.8 V. The first input is the output of the envelope detector, the second is a predefined reference voltage.

To achieve a high classification accuracy in a complex task such as the keyword spotting, more than a single time-frequency detector is required. Therefore the front-end need to be tuned with the resistor and capacitors in the GIC to select a different center frequency and bandwidth of the filter. In the proposed system, the same microphone is connected to all these filters. The next step is to choose the right filter shape for further classification: log-Mel spectrogram and the following MFCC features are intensively used in sound-based classification systems [13], [24]. For this reason, we choose corner frequencies equally-spaced in the Mel domain within the selected range. We tuned the resistors as well to match the bandwidth of Mel filters. Figure 3 shows the Mel filter responses and the filter banks’ analog simulation. Even if the analog filters do not have a triangular shape, they are a close approximation. Table I shows power consumption for different components and filter configurations for data acquisition and preprocessing with the analog front end with the conventional baseline approach. Overall, the data acquisition power can be reduced by \(28\times\).
TABLE I
ANALOG FRONT END POWER CONSUMPTION COMPARED WITH CONVENTIONAL DATA ACQUISITION AND PRE-PROCESSING

| System Component                                      | Energy   |
|-------------------------------------------------------|----------|
| AFE with 64/16/8 filters                              | 1248 µJ  |
| - Microphone                                          | 288 µJ   |
| - Single Time-Frequency Detector                      | 15 µJ    |
| MCU consumption during acquisition                    | 291 µJ   |
| Total Preprocessing (incl. everything)                | 1539 µJ  |
| baseline: MEMS microphone with ADC                    | 5400 µJ  |
| baseline: SoA preprocessing (MFCC)                    | 2640 µJ  |

B. Digital Sampling

The output of the analog front end contains two pieces of information for each filter. It shows the filter pass-band frequency component is present in the input data and how long it lasts. The binary output corresponds to the specific frequency band’s presence; the length of the pulse provides the duration. For the following classification part, we want to save this information.

The microcontroller has each digital output of the Analog Front End connected to a general purpose input-output (GPIO) pins. In a silent situation, the microcontroller is in sleep mode. When the first interrupt arrives from one of the channels, the microcontroller starts a timer. That will be considered time 0. From now on, the microcontroller saves the time stamps of each interrupt for all the channels.

After one second, the firmware starts the reconstruction of the time-frequency representation from the collected data. As in a spectrogram, we discretize the time axis in windows. We fill the time-frequency representation with a “1” if the analog front-end output is high at least once inside the window for each channel and each window. In this way, we directly generate the binary image that will be the input of the binary neural network.

The power consumption in this phase is mainly given by the short interrupt service during which the microcontroller saves the timestamp of the event. To estimate this power, we run the firmware with a set of interrupt rate on real hardware and we estimate the power consumption per interrupt. Finally, we compute the number of interrupts in the simulations for each different setup (8, 16 and 64 filters). The platform used for this experiment is the STM32I476RG, and we configured the low-power timer to run with a 32 kHz clock.

For the baseline directly sampling the audio signal, we measured the power consumption of the data acquisition using an SPH0645 MEMS microphone and the SAI peripheral. The acquisition of 1 s of data requires 5.4 mJ using the MEMS microphone, while with the analog front end with 8 filters the energy consumption is 0.28 mJ, i.e. just 5.2% of the energy consumed by using the standard microphone.

IV. BINARY NEURAL NETWORK

A. Dataset and Binarization

To train and to evaluate the proposed system, we used the Google Speech Commands V2 dataset, which contains 105k speech samples of 35 words [48]. The neural network model is trained to classify the processed audio in one of the 10 keywords: “Yes”, “No”, “Up”, “Down”, “Left”, “Right”, “On”, “Off”, “Stop”, “Go”. In addition, there is a class “silence” (i.e., no word spoken) and “unknown” word, which is a subset of the utterances in the remaining 20 keywords. The train-validation-step split has an 80:10:10, and it is done following the recommendations of the dataset.

When considering the analog front end, each clip of the dataset is converted in the AFE output. Meyer et al. demonstrated the similarity between the AFE output and a binarized spectrogram [47]. This similarity motivates us to use filters to generate the binary features. From these features, we obtain the maximum full-precision values of the spectrogram in windows of 10 or 25 ms. The binarization thresholds (one for each channel) are initialized with the single-channel average value. The full-precision envelopes’ values are normalized using min-max scaling, and the same min-max values are used to scale the initial thresholds. The analog front end threshold can be adapted to this optimal threshold by selecting the corresponding resistor divider, which creates the desired voltage reference for the comparator. We visualize the intermediate presentations in Figure 4, both before and after binarization, the latter being the input of the BNN.

B. Binary Convolution

Binary neural networks (BNNs) constrain both the weights and inputs to $I \in \{-1,1\}^{n_i \times h \times b}$ and $W \in \{-1,1\}^{n_o \times h \times b}$.
The output \( o_k \) of an output channel \( k \in \{0, \ldots, n_{out} - 1\} \) can be described as:

\[
\begin{align*}
o_k &= \text{sgn} \left( \sum_{n=0}^{n_{in}-1} \left( i_n \ast \hat{w}_{k,n} \right) + \left( \Delta y_n \ast \Delta x \right) - k_x k_y \right) \\
&= \text{sgn} \left( \sum_{n=0}^{n_{in}-1} 2 \left( \binom{\Delta y_n \ast \Delta x}{i_n \ast \hat{w}_{k,n}} + \Delta y_n \ast \Delta x \right) - 1 \right)
\end{align*}
\]

Whereas \( \Delta y \) and \( \Delta x \) are the relative filter tap positions (e.g., \( (\Delta y, \Delta x) \in \{-1, 0, 1\}^2 \) for \( 3 \times 3 \) filters). As calculating single-bit operations on the microcontroller is not efficient, we pack several input channels into a 32-bit integer (e.g., the feature map pixels at \( (y+\Delta y, x+\Delta x) \) in spatial dimension and input channels \( 32n \) to \( 32(n+1) - 1 \) packed in \( \binom{\Delta y, \Delta x}{32n+32} \)), while the Multiply Accumulates (MACs) can be implemented with \text{popcount} \text{ and } \text{n xor} \text{ operations.}

Furthermore, as common embedded platforms like GAP8 do not have a built-in \text{n xor} \ operator, the \text{xor} \ operator \( \oplus \) \ is used and the result is inverted. Therefore, the final equation for the output channel is:

\[
o_k = \text{sgn} \left( \sum_{n=0}^{n_{in}-1} \sum_{(\Delta x, \Delta y)} 32 - 2 \text{popcnt} \left( \binom{\Delta y, \Delta x}{32n+32} \oplus \binom{\Delta y, \Delta x}{k,32n+32} \right) \right)
\]

### C. Batch Normalization and Binarization

A batch normalization layer follows each binary convolutional layer. As the output of binary layers are integer values, and the sigmoid function can be written as a comparison function, the activation function is simplified to:

\[
\text{binAct}(x) = \begin{cases} 
0, & x \cdot \text{sgn}(\gamma') \geq \frac{\beta'}{2^{27}} \\
1, & x \cdot \text{sgn}(\gamma') < \frac{\beta'}{2^{27}}
\end{cases}
\]

whereas \( \gamma' \) is the scaling factor, and \( \beta' \) is the bias based on the batch normalization parameters. While exporting the model, we compute the integer threshold value \( \left\lfloor \frac{\beta'}{2^{27}} \right\rfloor \) in advance. In inference, one sign comparison and one threshold comparison have to be calculated for each activation value.

### D. Last Layer and Prediction

In the last layer, the fixed-point values from the last binary layer are convolved with the fixed-point weights, and \( N \) output channels are calculated, where \( N \) is the number of classes. Finally, the network performs an average pooling over the whole image giving \( N \) predictions for each class.

### E. Network Architectures

To investigate the trade-off in terms of accuracy and power consumption, we trained several networks with the same structure as Table II but with a variable number of filters for each layer. In particular, we have chosen a base vector, and

\[\{ -1 \}^{n_{out} \times n_{in} \times k_x \times k_y} \]. To avoid using two bits, we represent \(-1\) with 0, whereas the actual binary numbers are indicated with a hat (i.e., \( \hat{i} = (i+1)/2 \)). It turns out that multiplications become \text{n xor} operations \( \oplus \) \cite{26}. Formally the output \( o_k \) of an output channel \( k \in \{0, \ldots, n_{out} - 1\} \) can be described as:

\[
o_k = \text{sgn} \left( \sum_{n=0}^{n_{in}-1} i_n \ast \hat{w}_{k,n} - k_x k_y \right)
\]

then we have multiplied it by a scaling factor. To fully exploit the benefits of parallelization over 32 numbers, the minimum number of filters is 32. So we multiplied the base vector for 32, 64, and 128. Different is the case of full-precision neural networks, where there is no reason to set a minimum number of filters. Therefore, we have multiplied the base vector by 4, 8, 16, and 32. The last layer has to match the number of classes, so it does not change with the scaling factor.

### F. Microcontroller for BNN Inference

For the estimation of the power consumption, we took the efficiency and throughput values from our previous work, which are 31.3 GMACs/W and 1.5 GMAC/s respectively \cite{9}. The reference platform for BNN execution is the GAP8 platform. GAP8 is a commercial processor, implemented from the Parallel Ultra Low Power (PULP) open-source project\(^2\). This processor has similar power requirements as the Cortex-M family with up to 20 times higher computation performance for machine learning applications, thanks to near-threshold parallel computing \cite{49}. Furthermore, it features RISC-V ISA extensions for bit manipulation, effectively accelerating BNN inference with a native \text{popcount} instruction.

### V. Results

This paper comprises two novel contributions: the use of binary neural networks for keyword spotting and the combination with an analog front end that extracts time-frequency binary features. About the former, we first explore how the binarization of weights and activations impacts the classification performance.

#### A. Effect of Model Binarization

First, we trained a well-established convolutional neural network using standard log-Mel features as input to the network in Table II. For the whole paper, it will be considered as a reference for other results. We use windows of 25 ms and a hop size of 10 ms to compute the spectrogram. We apply the Mel transformation using 64 Mel-filters in the range between 50 and 7500 Hz, following the methodology described in Hershey et al. \cite{50}. The network is described in Table II and the number of channels is obtained by multiplying the base vector by 64. Moreover, the layers are here in full-precision and not binary as depicted in the table. Between each convolution, there is Batch Normalization and ReLU activation. We used the Adam

\(^2\)https://www.pulp-platform.org
BNN bin 32
Fig. 5. Effect of binarization of Mel-based classifier. The full-precision baseline is compared with versions trained with binary weights (BWN), binary weights and activations (BNN), and binary weights, activations and inputs (BNN with binary inputs) using thresholds learned during the training process.

optimizer and a learning rate of $10^{-4}$ with a reduction of a factor of ten when the training is not improving for 10 consecutive epochs.

Figure 5 shows the performance impact of using binary numbers instead of full-precision ones. In detail, first, we binarize weights, activations, and input. In the first three cases, the first layer has full-precision input and weights, but the first activation function already binarizes the data. In the last case, with binary input, the Mel-spectrogram is compared with a channel-wise trainable threshold, and the first layer receives the binary spectrogram as input. The thresholds are initialized using the mean of each channel over the complete training set. The second bar performs even better than the full-precision weight version; most likely, the binarization of weights acts as a regularization in this phase. Quantization of both weights and activations instead significantly decreases the accuracy. Finally, the approach of quantizing the input data using a threshold instead of a fully connected layer is the worst case, but it is the most similar case to the actual use of the analog front end.

B. Frequency Range Selection

Here we present the analysis that we have carried out to choose the proper frequency range. From the recording setup, we know that the frequency limit is between 50 and 8000 Hz. Having these constraints in mind, we looked for the best frequency range to select our corner frequencies for the filters. Once the range is fixed, we equally space the corner frequency in the Mel domain. We limit the analysis to the solution with eight filters.

Firstly, we used the full range of frequency; then, we explored which components are more relevant, excluding alternatively low and high frequency. Finally, we tried to exclude a smaller portion of the high and low spectrum.

Figure 6 shows different accuracy of the different bars. Splitting the frequency range in low and high frequency and check which gives most of the information brings to another result: only the combination of high and low frequency gives the most relevant information for classification. The black bars confirm this trend: by enlarging the frequency range, the performances increase. Thus, the best performance is given by including the full frequency range.

C. Accuracy-Energy Trade-Off

In this section, we present how the trade-off between power consumption and accuracy motivates the use of the analog front end. Therefore, we tried different analog front-end configurations, namely 8, 16, 32, and 64 filters. Figure 7 shows the Pareto curve for the keyword spotting task. Here different configurations are presented, including MFCC and AFE features. The rightmost values are the network that uses full-precision numbers, and they perform the best accuracy with a power consumption of tens of mW. On their left, there are the systems that include the analog front end and binarization.
of weights ad activations. Here, the system achieves sub-mW consumption with 80% accuracy in the task, 4% less accuracy than the solution from HelloEdge [24], which consumes more than 10 mW.

The Pareto curve is divided into two clusters; below 85% of accuracy, the use of the analog front end achieves better performance with respect to full-precision MFCC based features. The AFE does not reach a higher accuracy than 85% because of loss of information in binarization. Therefore the Mel-based full-precision network achieves the best accuracy results. More interesting is the violet cluster, where the audio is acquired in full-precision, and then Mel features are binarized. None of the points belong to the Pareto curve because the power consumption is too high due to the full-precision data acquisition and pre-processing, and full-precision networks with fewer parameters achieve the same accuracy performance with less energy. This insight demonstrates that BNN are particularly favourable with respect to full-precision networks when the acquisition process can be optimized when producing binary features. The analog front end is the enabling factor for the use of BNN in low-power contexts.

D. Effect of Binarization on Different Classes

To better understand how the AFE and binarization affect the various classes, Figure 8 shows the confusion matrix for three different configurations. In the full precision system, the only class that shows different behavior to the other classes is the “unknown” class. It is the most challenging class because it contains 25 different words, among them some that are similar to the 10 target classes. As already shown in Figure 7, the BNN-based classifier with the binary AFE generally performs slightly worse in exchange for the clearly reduced energy cost. Interestingly, other than the “unknown” class, the errors are clustered among specific pairs of keywords, such as “no” and “go” or “down” and “no”. This could be taken into consideration during the design of a user application, either by avoiding very similar keywords, or by providing context—certain circumstances might only permit a “yes” or “no” answer, or we might expect a keyword indicating a direction.

E. Comparison with Related Work

This section presents a comparison between our results and related work that uses the Google Speech Commands dataset to evaluate the keyword spotting system’s performance. In order to make a direct comparison, we selected works that target microcontroller-based systems.

Table III presents the breakdown of the energy consumption in terms of acquisition and processing. Among the models using the analog front end, we selected the classifiers with the lowest energy consumption and highest accuracy. As expected, the lowest energy consumption solution uses 8 AFE filters, while the highest accuracy uses 64 AFE filters. Our solution shows a substantial reduction in energy for the acquisition. At the same time, the best accuracy solution has a processing power in a similar range than Hello Edge.

The total energy shows that our highest energy efficient solution has a power consumption of 1–2 orders of magnitude less, thus enabling scenarios in which the energy budget is below 1 mJ. We compare the accuracy with both, Hello Edge and EGRU, where the first maintains the standard evaluation with the Google Speech Commands V2 dataset as described in Section IV-A depicted in the dataset with 12 classes, and the second uses spoken digits, thus 10 classes. We present numbers for both cases, showing that for the high-accuracy configuration we outperform the accuracy of either while maintaining a clearly reduced energy consumption. Even with the lowest-power configuration we can maintain a comparable accuracy to EGRU while dramatically reducing the power.

We further show the importance of the low-power analog feature extraction, with the full-precision data acquisition and pre-processing alone taking 5.5 mJ while the low-power configuration with our AFE uses only 0.56 mJ in total including classification.

VI. DISCUSSION AND COMPARISON FOR VLSI IMPLEMENTATION

We evaluated the proposed method using an implementation without custom silicon. As summarized in Section II-C, fully-integrated implementations can massively reduce the power requirements. A direct comparison to these works is not meaningful, as essential contributors to the power consumption of a complete system are missing (power supply, clock generators, microphone, MCU & peripherals to operate actors), and techniques such as extreme voltage scaling are incompatible with product-grade devices that need to operate reliably for several years. In order to enable a reasonable comparison, we estimate the expected power when integrating the proposed approach:

1) The AFE in [45] is very similar—analog-domain band-pass filtering of audio signals and comparator-based conversion—and requires 0.14 µW for 10 frequency bands. This includes some additional components that would not be used in our case. We can thus estimate 0.11 µW for our 8-ch AFE and 0.89 µW for our 64-ch AFE as an upper bound.

2) BNN inference is highly efficient and could be done with a specialized accelerator circuit such as CUTIE [52] at 2 POp/s/W for ternary NNs on average for a full network. For our BNN with 31,4 MOp/classification, this amounts to 15.7 nJ/classification.

With no digital pre-processing required, we thus estimate the overall energy efficiency at around 0.92 µW at a 2 Hz classification rate for the 64-ch configuration with 86.0% accuracy on 12 classes. Our approach can thus overcome the accuracy/task complexity limitations (88% for 3 classes) of Fuketa [45] while improving the energy efficiency over Vocell [41] by 17× (0.92 µW v. 16 µW) at an accuracy drop of 4.9%, or compared to Giraldo et al.’s TCN accelerator [42] 7.6× (0.92 µW v. 7 µW) at an accuracy drop of 7.3%.

Our method could further be combined with Vocell’s multi-stage approach to reduce power by skipping KWS classification when no sound is detected. This would allow to run our method with a more area-efficient BNN accelerator that is less energy efficient. Particularly in always-on applications where
more than 90% of the time no sound is detected, thus a circuit combining these approaches avoids the large permanent power contribution of the ADC and could lead to a highly efficient and tiny circuit with a sufficiently simple sound detector based on binary features. The full integration is left for future work.

VII. CONCLUSION

We have explored the combination of analog binary feature extraction with a binarized neural network for energy-efficient keyword spotting on MCUs. This mix allows us to avoid that our energy cost is dominated by the data acquisition, leading to an efficiency gain of $4.6\times$ compared to previous work [31] while even slightly increasing the accuracy (+1%). The elimination of most of the data acquisition energy allows us to further advance into the extremely low energy domain by trading off accuracy against energy as we adjust the BNN model complexity, i.e., a $71\times$ reduction in overall energy cost at a small accuracy drop of 2%.

Previous approaches relying on the conventional ADC + preprocessing flow such as Hello Edge [24] and EGRU [31] even with an extremely optimized DNN model or hardware accelerator, will have an upper limit on the energy efficiency due to the data acquisition and pre-processing overhead. Our proposed system architecture with a binarizing AFE provides a method to overcome this fundamental limitation.

VIII. ACKNOWLEDGMENTS

This work has been supported by the European Union’s Horizon 2020 research and innovation program under grant agreement no. 957337. This paper reflects only the authors’ views and the European Commission cannot be held responsible for any use which may be made of the information contained therein.

TABLE III

| Method                        | Energy [mJ] | Accuracy [%] |
|-------------------------------|-------------|--------------|
| Hello Edge [24]               | 5.48 mJ     | 84.6% (ref.) |
| DS-CNN [51]                   | 5.48 mJ     | 94.0% (+9.3%) |
| EGRU [31]                     | 5.48 mJ     | 87.8% (ref.) |
| Our work (64-ch AFE, best acc.) | 1.54 mJ    | 86.0% (+1.4%) |
| Our work (8-ch AFE, lowest power) | 0.28 mJ | 76.3% (−8.3%) |

REFERENCES

[1] A. H. Michaely, X. Zhang, G. Simko, C. Parada, and P. Aleksic, “Keyword spotting for google assistant using contextual speech recognition,” in 2017 IEEE Automatic Speech Recognition and Understanding Workshop (ASRU). IEEE, 2017, pp. 272–278.
[2] M. Mohammadi, A. Al-Fuqaha, S. Sourour, and M. Guizani, “Deep learning for IoT big data and streaming analytics: A survey,” IEEE Communications Surveys & Tutorials, vol. 20, no. 4, pp. 2923–2960, 2018.
[3] H. Takabi, J. B. D. Joshi, and G.-J. Ahn, “Security and privacy challenges in cloud computing environments,” IEEE Security & Privacy, vol. 8, no. 6, pp. 24–31, 2010.
[4] M. Alioto, “IoT: bird’s eye view, megatrends and perspectives,” in Enabling the Internet of Things. Springer, 2017.
[5] T. Dillon, C. Wu, and E. Chang, “Cloud computing: issues and challenges,” in 2010 24th IEEE international conference on advanced information networking and applications. Ieee, 2010, pp. 27–33.
[6] K.-K. Yogi, K. Chandrasekhar, and G. V. Kumar, “Mist computing: Principles, trends and future direction,” arXiv preprint arXiv:1709.06927, 2017.
[7] G. Premesan, M. Di Francesco, and T. Taleb, “Edge computing for the Internet of Things: A case study,” IEEE Internet of Things Journal, vol. 5, no. 2, pp. 1275–1284, 2018.
[8] O. Krestinskaya and A. P. James, “Binary weighted memristive analog deep neural network for near-sensor edge processing,” in 2018 IEEE 18th International Conference on Nanotechnology (IEEE-NANO). IEEE, 2018, pp. 1–4.
[9] G. Cerutti, R. Andri, L. Cavaglì, E. Farella, M. Magno, and L. Benini, “Sound event detection with binary neural networks on tightly power-constrained IoT devices,” in Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design, 2020, pp. 19–24.
[10] W. Burr, S. Lim, B. Murmann, R. Venkatesan, and M. Verhelst, “Fair and comprehensive benchmarking of machine learning processing chips,” IEEE Design & Test, 2021.
C. Lengerich and A. Hannun, “An end-to-end architecture for keyword spotting,” arXiv preprint arXiv:1807.09840, 2018.

T. N. Sainath and C. Parada, “Convolutional neural networks for small-footprint keyword spotting,” in Proceedings of the Annual Conference of the International Speech Communication Association, INTERSPEECH, vol. 2015-Janua, 2015, pp. 1478–1482.

C. Lengerich and A. Hannun, “An end-to-end architecture for keyword spotting and voice activity detection,” arXiv preprint arXiv:1611.09405, 2016.

K. Hwang, M. Lee, and W. Sung, “Online keyword spotting with a character-level recurrent neural network,” arXiv preprint arXiv:1512.08903, 2015.

B. U. Pedroni, S. Sheik, H. Mostafa, S. Paul, C. Augustine, and G. Cauwenberghs, “Small-footprint spiking neural networks for power-efficient keyword spotting,” in 2018 IEEE Biomedical Circuits and Systems Conference (BioCAS). IEEE, 2018, pp. 1–4.

A. Pandey and D. Wang, “TCNN: Temporal Convolutional Neural Network for Real-time Speech Enhancement in the Time Domain,” in ICASSP 2019 - 2019 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). IEEE, may 2019, pp. 6875–6879.

A. Vaswani, N. Shazeer, N. Parmar, J. Uszkoreit, L. Jones, A. N. Gomez, L. Kaiser, and I. Polosukhin, “Attention is all you need,” Advances in Neural Information Processing Systems, vol. 2017-Decem, no. 1, pp. 5999–6009, jun 2017.

G. Tucker, M. Wu, M. Sun, S. Panchapagesan, G. Fu, and S. Vita-ladervi, “Model Compression Applied to Small-Footprint Keyword Spotting,” in Interspeech, 2016, pp. 1878–1882.

D. D. Lin, S. S. Talatih, and V. S. Annanpreedy, “Fixed point quantization of deep convolutional networks,” in 33rd International Conference on Machine Learning, ICML 2016, vol. 6, 2016, pp. 4166–4175.

C. Leng, Z. Dou, H. Li, S. Zhu, and R. Jin, “Extremely low bit neural network: Squeeze the last bit out with ADMM,” in 32nd AAAI Conference on Artificial Intelligence, AAAI 2018, 2018, pp. 3466–3473.

B. Liu, H. Cai, Z. Wang, Y. Sun, Z. Shen, W. Zhu, Y. Li, Y. Gong, W. Ge, J. Yang et al., “A 22nm, 10.8 $\mu$W $\mu$ J $\mu$W dual computing modes high power-performance-area efficiency dominated background noise aware keyword-spotting processor,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 12, pp. 4733–4746, 2020.

A. Zhou, A. Yao, Y. Guo, L. Xu, and Y. Chen, “Incremental Network Quantization: Towards Lossless CNNs with Low-Precision Weights,” in Proc. ICLR, 2017.

Y. Zhang, N. Suda, L. Lai, and V. Chandra, “Hello Edge: Keyword Spotting on Microcontrollers,” arXiv preprint arXiv:1711.07128, 2017.

M. Courbariaux and others, “Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1,” in arXiv:1602.02830, 2016.

M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, “Xnor-net: Imagnet classification using binary convolutional neural networks,” in European Conference on Computer Vision. Springer, 2016, pp. 525–542.

I. Hubara and others, “Binarized neural networks,” in Adv. NIPS, 2016, pp. 4107–4115.

S. Zhou and others, “Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients,” arXiv:1606.06160, 2016.

M. Spallanzani and others, “Additive noise annealing and approximation properties of quantized neural networks,” arXiv:1905.10452, 2019.

A. Gruenstein, R. Alvarez, C. Thornton, and M. Ghotreat, “A cascade architecture for keyword spotting on mobile devices,” arXiv preprint arXiv:1712.03606, 2017.

J. Amoh and K. M. Odame, “An optimized recurrent unit for ultra-low-power keyword spotting,” Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, vol. 3, no. 2, pp. 1–17, 2019.

M. Meyer, L. Cavigelli, and L. Thiele, “Efficient Convolutional Neural Network For Audio Event Detection,” arXiv preprint arXiv:1709.09888, 2017. [Online]. Available: http://arxiv.org/abs/1709.09888

G. Cerruti, R. Prasad, A. Bruttì, and E. Farella, “Compact recurrent neural networks for acoustic event detection on low-energy low-complexity platforms,” IEEE Journal of Selected Topics in Signal Processing, 2020.

B. Wen and K. Boahen, “A 360-channel speech preprocessor that emulates the cochlear amplifier,” in 2006 IEEE International Solid State Circuits Conference-Digest of Technical Papers. IEEE, 2006, pp. 2268–2277.

E. Fraginierie, “A 100-channel analog CMOS auditory filter bank for speech recognition,” in ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005. IEEE, 2005, pp. 140–159.

R. F. Lyon and C. Mead, “An analog electronic cochlea,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 36, no. 7, pp. 1119–1134, 1988.

S. Wang, T. J. Koikkal, A. Hamilton, R. Cheung, and L. S. Smith, “A Bio-Realistic Analog CMOS Cochlea Filter With High Tunability and Ultra-Steep Roll-Off,” IEEE Transactions on Biomedical Circuits and Systems, vol. 9, no. 3, pp. 297–311, 2015.

T. Delbruck, T. Koch, R. Berner, and H. Hermansky, “Fully integrated 500W speech detection wake-up circuit,” in Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 2015–2018.

Q. Li, C. Liu, P. Dong, Y. Zhang, T. Li, S. Lin, M. Yang, F. Qiao, Y. Wang, L. Luo et al., “N-fi:n–Near-sensor processing architecture of feature-configurable distributed network for beyond-real-time always-on keyword spotting,” IEEE Transactions on Circuits and Systems I: Regular Papers, 2021.

M. Yang, C.-H. Yeh, Y. Zhou, J. P. Cerqueira, A. A. Lazar, and M. Seok, “A 1.5uW voice activity detector using analog feature extraction and digital deep neural network,” in 2018 IEEE International Solid-State Circuits Conference-ISSCC. IEEE, 2018, pp. 346–348.

J. S. P. Giraldo, S. Lauwereins, K. Badami, and M. Verhelst, “Vocell: A 65 mm speech-triggered wake-up soc for 10 Mueller w2 keyword spotting and speaker verification,” IEEE Journal of Solid-State Circuits, vol. 55, no. 4, pp. 869–878, 2020.

J. Giraldo, V. Jain, and M. Verhelst, “Efficient execution of temporal convolutional networks for embedded keyword spotting,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021.

W. Shan, M. Yang, J. Xu, Y. Lu, S. Zhang, T. Wang, J. Yang, L. Shi, and M. Seok, “14.1 a 510nw 0.41 v low-memory low-computation keyword-spotting chip using serial filter-based mfcc and binarized depth-wise separable convolutional neural network in 28nm emc-l,” in 2020 IEEE International Solid-State Circuits Conference-ISSCC. IEEE, 2020, pp. 230–232.

Y. S. Chong, W. L. Goh, V. P. Nambiar, and A. T. Do, “A 2.5 $\mu$W $\mu$J engine with pruned lstm and embedded mfcc for iot applications,” IEEE Transactions on Circuits and Systems II: Express Briefs, 2021.

H. Fuketa, “Time-delay-Neal-network-based audio feature extractor for ultra-low power keyword spotting,” IEEE Transactions on Circuits and Systems II: Express Briefs, 2021.

M. Yang, H. Liu, W. Shan, J. Zhang, I. Kiselev, S. J. Kim, C. Enz, and M. Seok, “Nanowatt acoustic inference sensing exploiting nonlinear analog feature extraction,” IEEE Journal of Solid-State Circuits, vol. 56, no. 10, pp. 3123–3133, 2021.

P. Mayer, M. Magno, and L. Benini, “Self-sustaining acoustic sensor with programmable pattern recognition for underwater monitoring,” IEEE Transactions on Instrumentation and Measurement, vol. 68, no. 7, pp. 2346–2355, 2019.

P. Warden, “Speech commands: A dataset for limited-vocabulary speech recognition,” arXiv preprint arXiv:1804.03209, 2018.

VentureBeat.com, “GreenWaves Technologies unveils Gap8 processor for AI at the edge,” 2018.

S. Hershey, S. Chaudhuri, D. P. Ellis, J. F. Gemmeke, A. Jansen, R. C. Moore, M. Plakal, D. Platt, R. A. Saurous, B. Seybold, M. Slaney, R. J. Weiss, and K. Wilson, “CNN architectures for large-scale audio classification,” in ICASSP. IEEE, 2017, pp. 131–135.

“The speed and power advantage of a purpose-built neural compute engine,” https://www.syntiant.com/post/keyword-spotting-power-comparison, accessed: 2021-12-10.

M. Scherer, G. Rutishauser, L. Cavigelli, and L. Benini, “Cutie: Beyond petaops/s w ternary dnn inference acceleration with better-than-binary energy efficiency,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1–1, 2021.
Gianmarco Cerutti received the B.Sc., M.Sc. degree in Electronic Engineering at the University La Sapienza in 2015 and 2017 respectively. In 2020 he has concluded his Ph.D in the Fondazione Bruno Kessler in Trento, Italy and at the Department of Electrical, Electronic and Information Engineering Guglielmo Marconi, University of Bologna, under the supervision of Dr. Elisabetta Farella. His current research in Fondazione Bruno Kessler focuses on audio classification on resource constrained devices, embedded systems and artificial intelligence.

Lukas Cavigelli received the B.Sc., M.Sc., and Ph.D. degree in electrical engineering and information technology from ETH Zurich, Switzerland in 2012, 2014 and 2019, respectively. After spending a year as a Postdoc at ETH Zurich, he has joined Huawei’s Zurich Research Center in Spring 2020. His research interests include deep learning, computer vision, embedded systems, and low-power integrated circuit design. He has received the best paper award at the VLSI-SoC and the ICDSC conferences in 2013 and 2017, the best student paper award at the Security+Defense conference in 2016, and the Donald O. Pederson best paper award (IEEE TCAD) in 2019.

Renzo Andri received the B.Sc., M.Sc. and Ph.D. degree in Electrical Engineering and Information Technology at ETH Zurich in 2013, 2015, and 2020, respectively. His research focuses on energy-efficient machine learning acceleration from embedded system design to full-custom IC design. He is currently working as a senior researcher at Huawei Research Center Zurich. In 2019, he has won the IEEE TCAD Donald O. Pederson Award.

Michele Magno is currently a Senior Researcher and Lecturer at ETH Zürich, Switzerland, at the Department of Information Technology and Electrical Engineering (D-ITET). Since 2020 is leading the D-ITET center for project-based learning. He received his master and Ph.D. degrees in electronic engineering from the University of Bologna, Italy, in 2004 and 2010, respectively. He is working in ETH since 2013 and has become a visiting lecturer or professor in several universities, namely the University of Nice Sophia, France, Ensats Lannion, France, University of Bologna and Mid University Sweden. His current research interests include smart sensing, low power machine learning, wireless sensor networks, wearable devices, energy harvesting, low power management techniques, and extension of the lifetime of batteries-operating devices. He has authored more than 150 papers in international journals and conferences. Some of his publications were awarded as best papers awards in IEEE conferences such as IEEE International Conference on E-health Networking, Application & Services 2018, IEEE Sensors Applications Symposium (SAS) 2018, IEEE International Workshop on Advances in Sensors and Interfaces 2017 among others.

Elisabetta Farella Ph.D., tenured researcher and head of E3DA (Energy Efficient Embedded Digital Architecture) research unit (e3da.fbk.eu) at FBK (Fondazione Bruno Kessler) from 2014. She was previously a research fellow at DEI, University of Bologna, where she has been an adjunct Professor. She was also research fellow at CINECA Supercomputing Center and research supervisor at T3LAB, a technology transfer initiative promoted by Confindustria Bologna. Her research is in the field of energy-independent embedded systems that are, at the same time, equipped with artificial on-board intelligence. Examples of such systems are wireless sensor networks, wearable electronics, Internet of Things from the point of view of energy efficient devices equipped with smart sensors and actuators. These technologies are used in various application fields from motor rehabilitation to human-machine interaction, in smart cities and communities, etc. She is involved in a number of international conferences and networks and co-author of about 150 papers in major International conferences and journals in the field of embedded systems.

Luca Benini is the Chair of Digital Circuits and Systems at ETH Zürich and a Full Professor at the University of Bologna. He has served as Chief Architect for the Platform2012 in STMicroelectronics, Grenoble. Dr. Benini’s research interests are in energy-efficient system and multi-core SoC design. He is also active in the area of energy-efficient smart sensors and sensor networks. He has published more than 1’000 papers in peer-reviewed international journals and conferences, four books and several book chapters. He is a Fellow of the ACM and of the IEEE and a member of the Academia Europaea.