Method of elimination inrush current after connection of high input DC voltage

JAKUB KELLNER, MICHAL PRAZENICA
Department of mechatronics and electronics
University of Zilina, Univerzitna 1, 010 26 Zilina
SLOVAKIA

Abstract: - This article deals with the problem of elimination inrush currents. The document proposes an active method for limiting the inrush currents during circuit switching when high inrush currents occur. The proposed system limits current in the circuit by means of a series connected Mosfet transistor. The Mosfet transistor is controlled in a linear resistive region. In the case of an inrush current in a circuit, the Mosfet transistor limits the magnitude of the current flowing into the circuit. The article also solves the problem of transistor power load. In the article there is a chapter that deals with the maximum magnitude of the limiting current that can flow through the transistor so as not to destroy it. In this new inrush current limiting configuration, the operator can directly define the amount of surge current that must not be exceeded after the circuit is closed. The proposed system is also complemented by other protective and control elements that are described in this article.

Key-Words: - Power Electronics, Inrush current, MOSFET transistor, limitation, converter

Received: November 30, 2019. Revised: May 22, 2020. Accepted: June 2, 2020. Published: June 10, 2020.

1 Introduction

With increasing demands on the power of electric motors for various technical sectors (e.g. electric vehicles for traction purposes), the power of power semiconductor converters for connecting these motors is also increasing. As the power of the inverters increases, there is a problem with the inrush current. The problem of inrush current is compounded when using traction battery power used in cars.

The inrush current is the instantaneous input current of a high amplitude circuit that occurs when the circuit is switched on as a result of charging capacitors, inductors and transformers. This inrush current has a large amplitude and can reach currents of up to several tens of kilo-ampere [1] – [4]. Therefore, it is very undesirable in electrical circuits. In circuits where the inrush current occurs, the elimination of this undesirable phenomenon is solved by increasing the resistance in the circuit. In most cases, a resistor or an NTC thermistor is used to increase the resistance in the circuit. The duration of the inrush currents is of the order of milliseconds, the duration of this action being dependent on the size of the RC members in the circuit. Figure 1 shows an example of the current waveform when in the circuit the inrush current was generated [5] – [8].

The system designed by us solves the elimination of surge currents for the 9kW inverter, which is used to power supply the asynchronous motor. Input voltage for the inverter is realized by traction batteries with nominal voltage 300V, DC. The total charge capacity in the circuit is 5mF and the parasitic resistance in the circuit is estimated at 50mΩ. In this case, the inrush current would occur during the power on the \( I_{\text{peak}} = 6kA \) circuit. This is confirmed by the simulation shown in Figure 2. Since the capacitor at the moment of switching on was a short circuit, the current was limited only by the resistance in the circuit:

\[
I_{\text{peak}} = \frac{\text{U}_{\text{IN}}}{R} = \frac{300V}{50m\Omega} = 6[kA] 
\] (1)
Due to the high inrush current, it is not suitable to use a resistor or an NTC thermistor for limitation. Therefore, we decided to design a system that uses a controlled Mosfet transistor. The advantage of this system is that we can adjust the magnitude of the inrush current. This system can also be used for other circuits that have lower voltage and current parameters for which this system was designed [9].

2 Inrush current limitation with Mosfet transistor

As mentioned above, the inrush current during the initial start-up of the inverter that feeds the asynchronous motor can be limited by the Mosfet transistor. A schematic diagram of this circuit is shown in Figure 3.

2.1) System efficiency. Because it is a power semiconductor converter, we try to make the converter efficiency as high as possible. Therefore, the use of a resistor is not appropriate. We would reduce the efficiency of the inverter. But if we use a Mosfet transistor, we can effectively regulate the power supplied to the DC bus inverter [13]. We can set the amount of current that will be supplied to the circuit, according to the requirements of the application and cancel the restriction after charging. After charging, it will be bypassed. There are no unwanted losses.

2.2) Power load of the limiting component. If we used a Resistor to limit the current, the power dissipation at the resistor would be too high.

Example of calculating instantaneous power on the limiting resistor \( P_{\text{diss}} \), for the proposed application: Supply voltage: \( U_{\text{IN}} = 300V, \text{DC} \); Circuit Capacity: \( C = 5mF \); Limiting resistance: \( R = 20\Omega \). The effective value of the current in the circuit was: \( I_{\text{rms}} = 5.9A \). Power dissipation is [14]:

\[
P_{\text{diss}} = R * I^2 = 20 * 5.9^2 = 692.2[W]
\]

3 Power part design

Figure 4 shows a schematic of the power section of the inrush current limiting system. The power part of the proposed system consists of three main parts. These are active power semiconductor components. The main semiconductor component that provides the whole principle of inrush current limitation is Mosfet transistor. Its control ensures the limitation of the current flow in the circuit. The transistor is active in the case of over currents that occur during circuit switching on.

By controlling the transistor in its resistive area, we can reduce the magnitude of the inrush current generated by the charging of the capacitors of the inverter. This method is much more efficient and preferable than using a resistor or NTC thermistor. The advantages of this configuration are:

1.) Possibility to set maximum surge current. The user can set the amount of current which must not be exceeded. This feature allows the designed system to be used for other applications where inrush current limitation is required [10] – [12].

Fig. 2 Simulation of inrush current in the circuit, without limitation

Fig. 3 A schematic diagram of the system

Fig. 4 Power part of the system
Another element in the circuit is relay 2, which serves as a bypass member. Relay 2 is connected in parallel to the transistor and at the moment the inrush current limitation is complete, relay 2 closes and the transistor is bypassed. The third active element in the power section is relay 1, which ensures the overall start and stop of the system. It also serves as a protective relay.

In the power section, an RC snubber is also contemplated to optimize the transistor to avoid failure during operation. The system can conduct current in both directions. Therefore, it is suitable for use in traction applications where we can measure and adjust the amount of current flow.

The power supply of the system is DC voltage. The negative pole of the supply voltage is separated by a relay with a quench chamber. Energy can flow in both directions. From the power supply to the load and from the load to the power supply. During the start of system startup, current flows into the circuit through the transistor. The transistor limits the current to prevent inrush current. Then relay 2 turns on and current flows into the circuit without restriction. Relay 1 is used for galvanic isolation of the system when the system is switched off.

4 Simulation results of the proposed system

The proposed system was simulated in Matlab / Simulink environment. The simulation is based on current limitation during the initial inverter switching on. At this point, high capacity is charging. Figure 5 shows the voltage on the main circuit and the current flowing into the circuit. Using a current limiting transistor, we regulated the current in the circuit to $I = 10A$. Current regulation is by means of a transistor, which is controlled by a PI regulator. Where we suppressed the current from $6kA$ to $10A$.

Current to the circuit flows only through the transistor. The inrush current was limited to the set value of $10A$. This, however, greatly increased the delay time $\tau$. The charging delay time was 0.2 seconds. At 0.31 seconds, the capacitor was charged to 300V and the charging current dropped to a load current of 5A.

Figure 6 shows the waveforms that determine the operation of the transistor and bypass relay.

![Fig. 6 Conductivity waveforms of transistor and bypass relay](image)

The black waveform shows the current on the transistor that limits the inrush current to $10A$. The orange waveform represents the voltage across the transistor, which gradually decreases, while the voltage across the main circuit increases. The green curve represents the current through the bypass relay. We can see that if the voltage on the transistor drops to zero, the voltage on the main circuit will be equal to the supply voltage. Then the transistor turns off and the bypass relay is turned on, through which the load current flows into the circuit.

Initially, current flows through the transistor into the circuit and the bypass relay is open. During this cycle, the surge current is limited. The transistor limits its size. And the capacitor is gradually charging. After charging the capacitor, the inrush (charging) current disappears. The Mosfet transistor closes and the bypass relay turns on. Subsequently, only the load current flows into the circuit through the relay. The inrush current has been limited and the system continues to operate without restriction.

4.1 Simulation verification of transistor power load

This chapter shows the results of the transistor power load during the current limitation. In the simulation for the limitation, we detected the power losses on the Mosfet transistor at the time the
transistor was in operation using the "Pe_getPowerLossSummary" function [15] – [16].

Table 1 shows the Mosfet current through the transistor, the time delay, the power dissipation on the transistor, and the energy on the transistor. The simulation input voltage is $U_{IN} = 300V$. Main circuit capacity is $C = 5mF$.

| $I_{lim}$ [A] | $\tau$ [S] | $P_o$ [W] | $E$[J] |
|---------------|------------|-----------|--------|
| 20            | 0.0785     | 2853      | 235.5  |
| 10            | 0.17       | 1320      | 255    |
| 5             | 0.304      | 739       | 228    |
| 2             | 0.76       | 295       | 220    |
| 1             | 1.54       | 145       | 230    |

For the measured loads and time delays, we created a graph of the magnitude of the current through the Mosfet transistor, which can be seen in Figure 7. From the waveform we can see that with increasing current the delay time decreased but the power load of the transistor increased periodically.

Using this function, we can determine the maximum current limiting magnitude for a selected Mosfet transistor so that it does not exceed its maximum permissible power load. To prevent Mosfet transistor from straining.

5 System verification on real sample

The proposed system was verified on a real sample. Measurements were performed at reduced parameters. The prototype was created for the experimental verification of system functionality. The thickness of roads and conductive connections of real sample does not correspond to the power load for which the system was designed. Therefore, all experimental measurements were verified at reduced voltage. Figure 8 shows a prototype of the proposed system. The illustration shows the description of each part of the system. The designed system was controlled by a C2000 microcontroller from Texas Instrument TMS 320F28069.

Figure 9 shows the waveforms from the inrush current limitation measurement. The inrush current is limited to $I_{lim} = 3.6A$. The main circuit capacity is $C = 4.2mF$. Supply voltage is $U_{IN} = 37V$.

We can see from the waveform that the current in the circuit did not exceed the allowed current during charging.

The yellow waveform represents the voltage on the main circuit. The blue waveform represents the current in the circuit. The main circuit was gradually charged to the supply circuit voltage. After the capacitor was charged, the current in the circuit remained at $I = 4A$. Because the main circuit was loaded with a resistance $R = 9.2\Omega$. The time delay in the circuit was $120ms$.

Figure 10 shows the same measurement, to limit the inrush current as in Figure 9 but with different parameters. The charging capacity is $C = 4.2mF$. The charging current is set to $I_{lim} = 2.9A$ and supply voltage is $U_{IN} = 28V$. The result of this simulation is the same as the previous one. There was no inrush...
current in the circuit. The capacitor was gradually charged to the value of the supply voltage.

Figure 11 shows the waveforms of inrush current limitation of a main circuit with the following parameters: \( U_{IN} = 70.5V; R_{load} = 39\Omega; C = 2.2mF \). The yellow waveform represents the voltage on the main circuit, which gradually increased to the value of the supply voltage. The blue waveform represents the voltage on the transistor. This, in turn, drops to zero. The purple waveform is the current in the circuit. The current was limited to \( I_{lim} = 1.8A \). The load current in the circuit is \( I_{load} = 1.7A \). The green curve represents the current through the bypass relay. From this we can see that the transistor led the current during the inrush current limitation. Then the transistor and the relay led simultaneously. And then only the bypass relay conducts current to the load.

Figure 12 shows a measurement workstation consisting of a power supply, current probes, oscilloscope, multimeter, voltage probes, load resistance, load inductance, auxiliary power supplies and a notebook for communication with the microprocessor.

5 Conclusion
This article presents a new design of the inrush current limiting system. It is an effective way of limiting. In the proposed system there is the possibility to specify the magnitude of the maximum inrush current. Therefore, the system can be used for various applications. Current limitation is solved with Mosfet transistor, which provides considerable advantages over conventional methods of limiting inrush current. The proposed system was verified by simulation and on a real sample. Results from simulations and measurements are presented in this article. From the results we can see that the proposed system successfully limits the magnitude of the inrush current during the initial switching on of the main circuit.

6 Acknowledgments
This work was supported by projects: Vega 1/119/18 Research of the methodology for optimization of EMC of WPT systems, ITMS 26210120021.

References:
[1] J-Ch. Wu, H-L. Jou, K-D Wu, N-T Shen, Hybrid Switch to Suppress the Inrush Current of AC Power Capacitor, IEEE Transaction on Power Delivery, vol. 20, n. 1, pp. 506-511.
[2] T. Jiang, P. Cairoli, R. Rodrigues, Y. Du, (2017). Inrush current limiting for solid state devices using NTC resistor. SoutheastCon 2017. doi:10.1109/secon.2017.7925398.
[3] Iuga, B., & Tirnovan, R. A. (2019). Step by step Limiting for Capacitors Inrush Current Used in Voltage Power Supplies. 2019 8th International Conference on Modern Power
Systems (MPS). doi:10.1109/mps.2019.8759664.

[4] A. Johnston, M. Johnston, J. Sweat, A. El-Shahat, Small-Scale Electric Vehicle DC-DC converter for Nano-grids Applications, Wseas Transactions on Power Systems, Vol.12, 2017, 2224-350.

[5] A. Bharathi Sankar, R. Seyezhai, Super capacitor/Battery based Hybrid Power Electric Bicycle, Wseas Transactions on Power Systems, Vol.14, 2019, 2224-350.

[6] G. Mallesham, K. Anand, Inrush Current Control of a DC/DC Converter Using MOSFET, International Conference on Power Electronic, Drives and Energy Systems 2006, India.

[7] K. Praveen, N. Kulshrestha, L. Srivani, D. Thirugnanamurthy, B. K. Panigrahi, Prognostics of Electrolytic Capacitors under Inrush Current Overstress, International Conference on Smart City and Emerging Technology (ICSCET) 2018, India.

[8] Eun-Ju Lee, Jung-Hoon Ahn, Seung-Min Shin, Byoung-Kuk Lee, Comparative analysis of active inrush current limiter for high-voltage DC power supply system, 2012 IEEE Vehicle Power and Propulsion Conference.

[9] M. Frivaldsky, P. Špánik, J. Morgos, M. Pridala, Control strategy proposal for modular architecture of power supply utilizing LCCT converter, Energies, Vol. 11, N. 12, 2018, Article Number: 3327.

[10] Gonthier, L., & Renard, B. (2015). AC/DC reversible mixed inverter with built-in inrush-current limitation and cut-off stand-by losses. 2015 17th European Conference on Power Electronics and Applications (EPE’15 ECCE-Europe). doi:10.1109/epe.2015.7309066.

[11] S. Kascak, M. Prazenica, M. Jarabicova, R. Koniari, Four Phase Interleaved Boost Converter: Theory and Applications, Wseas Transactions on Power Systems, Vol.13, 2018, 2224-350.

[12] M. Frivaldsky, J. Morgos, B. Hanko, Start-up power supply for automotive applications, International Conference Elektro 2018, CZ.

[13] Madani, S. M., Rostami, M., Gharehpetian, G. B., & Haghmaram, R. (2012). Inrush current limiter based on three-phase diode bridge for Y- transformers. IET Electric Power Applications, 6(6), 345. doi:10.1049/iet-epa.2011.0317.

[14] H. Hoshi, T. Tanaka, M. Noritake, T. Ushirokawa, K. Hirose, M. Mino, Consideration of Inrush Current on DC Distribution System, Proceedings of Intelec 2012, USA.

[15] J.K. Kim, S. S. Lee, W-S. Oh, J-E. Kim, G-W. Moon, Ch-H. Gil, J-R. Cho, Start- up inrush current reduction technique of asymmetrical half-bridge DC/DC converter for PC power supply, 7th International Conference on Power Electronics, 2007, South Korea.

[16] J. Sedo, S Kascak, Control of single-phase grid connected inverter system, International Conference Elektro 2016, Slovakia.

Creative Commons Attribution License 4.0 (Attribution 4.0 International , CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0 https://creativecommons.org/licenses/by/4.0/deed.en_US