Analogous Contradict Planning of a CMOS using domino sense

R. Mohanraj\textsuperscript{1}, Balaji.S\textsuperscript{2}, John Paul Praveen A\textsuperscript{3}

\textsuperscript{1,2,3} Department of Electronics & Communication Engineering, BIHER, Tamil Nadu, India

Corresponding author: R. Mohanraj

https://doi.org/10.26782/jmcms.spl.2019.08.00044

Abstract

The fundamental target of this paper comprises of the domino rationale way and checking path. A fast wide range parallel contradicts that accomplishes high working frequencies throughout an account pipeline segment demeanor utilizing just three undemanding redundant CMOS-rationale module types. The three essential module types are isolated by D flip failure. The three element types are set in an exceedingly dull constitution in the tallying way and Domino Logic way. Enthusiastic domino rationale circuits are broadly utilized in present day computerized VLSI circuits. These dynamic circuits are utilized in superior structures. Along these lines simultaneously refreshing the tally state with a consistent deferral at all tallying way module regarding the clock edge. This construction is versatile to self-assertive portion counter widths utilizing just the three module types. The deferral counter is contained the underlying module admittance times only, three-info AND-entryway delay and a D-type flip-flop. The motivation behind the project is to diminish the Power utilization and CMOS Technology in the counter way and Domino rationale way by utilizing DSCH in Microwind Tool. The proposed Counter way is structured utilizing 0.10µm TSMC Digital cell library and its expended 0.215mW.

Keywords: CMOS Parallel counter design, Domino logic, Counter path.

I. Introduction

The analogous neutralize structural design enables lofty spring and diminutive devise time for ample contradict applications. Numerous applications are comprise of these various elementary operations \cite{1}. To a great extent investigate focuses on resourceful contradict architecture propose and the design methodologies investigate tradeoffs flanked by operating frequency, power consumption, area necessities an intention relevance occupation. These Rapid analogous counters ascertain an assortment of applications for mathematics tasks that integrate neural systems and various situations off the atomic instruments computerized frameworks. The explanation highlights obligatory will disagree enormously relying on a specific early plan systems improved counter working recurrence by apportioning huge counters into numerous littler tallying modules, with the end goal that modules of
privileged hugeness (containing higher noteworthy bits) were empowered for all bits in all of the modules of lower noteworthiness (containing lower critical bits) soak. Instatements and spread postpones, for example, register burden time, AND rationale chain interpreting, and the half incremented segment delays down the middle adders directed working recurrence [ii][iii].

Each tallying module check authorize sign as to be legitimate AND of the express signals from all the past checking modules (all tallying modules of lower noteworthiness), along these lines prescaling timed modules of higher hugeness utilizing a low recurrence sign got from modules of lower importance. Because of these various pre scaling devise, the supreme working as repetition and was restricted by the incremented, DFF access time, and the AND door delay and where as the AND door postponement may perhaps conceivably be huge for huge unhurried counters because of colossal fan-in and fan-out parasitic segments.

Structure adjustments improved AND entryway postponement, and in this manner working recurrence, by redistribute the AND doors are to a littler fan-in and fan-out design isolated by hooks. Be that as it may, the disadvantage of this redistribution was expanded tally idleness.

Furthermore, because of the plan structure, this counter design acquired a sporadic VLSI format structure and brought about a huge zone overhead. The respite is sorted out as pursues area II examines proposed CMOS parallel counter plan. Segment III gives counter way. Area IV presents recreations consequences for counter way blended to a DSCH and Microwind apparatus. At last, finish up and give future bearings in segment V [iv][v].

II. CMOS Parallel Counter Design

Subsequently circumstances transitions is the including modules of privileged implication are enabled on the various clock sequence preceding the state evolution using incentive commencing the domino logic alleyway [vi].

A Single clock information triggers all tallying modules all the while, bringing about a working recurrence free of contradict distance across. The all out basic way delay (paying little respect to contradict width) is homogeneous at all the checking stages of various equivalent to the mix of the entrance time of a 2-bit toting up module [vii].

A analogous contradict engineering use seclusion, to empowers elevated malleability and reusability, and in this way empowers short plan time for wide contradict applications.

Whereas the design is to be made out of the three elementary. So, these three module types are set in an exceptionally tedious formation in both of the tallying technique and the domino rationale ways, which will points of confinement restricted associations with just three sign (in this manner, fan-in ≤3 and fan - out = 1 ) [viii].
The contradict capitulate is in radix-2 portrayal so the check esteem can be perused with no extra rationale translating [ix]. Unlike past analogous contradict structures that have tally latencies of a few cycles, contingent upon the counteract widths analogous counteract has no check dormancy, which will empowers the tally an incentive to be perused on-the-fly.

The current parallel counter circuit dependent on a CMOS usage plot. It gives timing investigation and related equations.

The respite is sorted out as pursues area II examines proposed CMOS parallel counter plan. Segment III gives counter way. The deferral counter is contained the underlying module admittance times only, three-info AND-entryway delay and a D-type flip-flop.

---

**Figure1:** Parallel counter architecture
Counting Path

Module-1 Count will be started due to the function of D-flip flop. Module I consumes 0.101mW power using 0.10μm Domino CMOS technology [x].

Module-2 the arrangement of module-2s in the checking way in which the indispensable to the oddity of our contradict constitution. Module-2s in the considering way act a pipeline connecting the module-1 and module-31 and between ensuing module-3S. The module-2s in the checking way accommodate setting off the module-3, empowering the module-2 to keep up a dependable postponement as opposed to sitting tight for the over stream undulating in a standard swell counter [xi].

Module no 3 Module no 3S is a analogous synchronous double 2-bit contradict those who check in empowered by INS. By utilizing Microwind device. On the off chance that INS=1 go to next stage. Generally INS=0 remain in current stage [xii]. The Domino rationale gives the QC input. QEN3 interfaces with the resulting module no 2 DIN information and gives the one-cycle component. Module III devours 71.402μW. Power utilizing 0.12μm Domino CMOS innovation.
Figure 3: Module-3 (a) hardware schematic and (b) state diagram

III. COUNTER PATH

It comprise of three modules are Module 1, Module 2, Module3. A adaptable rapid parallel counter plan utilizing domino CMOS door rationale[xiii]. The counter structure rationale is involved just 2-bit tallying modules AND. Counter way expend less power contrast and static CMOS rationale and working at fast. Clock will be Triggered, Reset will be empower Condition. Yield is Q1-Q7, QA0-QA3, QL1-QL3. Counter Path have finished by utilizing microwsind apparatus. Decreased the Power 0.215mW [xiv].

Copyright reserved © J. Mech. Cont.& Math. Sci.
R. Mohanrajj et al.

364
IV. Result Discussion

Module-1

Above figure, depicts Module 1. It comprises of three yields Q1, Qbar, and QEN1. Reset going to incapacitate condition. Tally will be begun because of the capacity of D-flip failure Clock activated, Q1, Qbar check (00, 01, 10, and 11) when RST has high, QEN will be high. Utilizing Microwind Layout Design of Module 1 as appeared in figure underneath.
Figure 6: Layout design of Module 1

Module-3

Figure 7: Simulation result for Module 3

Copyright reserved © J. Mech. Cont. & Math. Sci.
R. Mohanraj et al.

366
Portrays Module 3. It comprises of three yields Q1, Q0, and QEN3. Reset is handicap condition and INS is empower condition. Check will be begun because of the capacity of D-flip lemon. Utilizing Microwind, Simulation result for Module 3 as appeared in figure underneath [15].

Counter Path

Above figure, portrays Counter way utilizing DSCH in Microwind instrument. Clock will be Triggered, Reset will be empower Condition. Yield is Q1-Q7, QA0-QA3, and QL1-QL3 [16].
V. Conclusion

The proposed an adaptable fast parallel counter plan utilizing domino CMOS door rationale. The counter plan rationale is included just 2-bit checking modules AND. Counter way devours less power contrast and static CMOS rationale and working at rapid. At last, the counter way is getting the esteem 0.215mw.

References

I. B. Parhami,"Computer Arithmetic: Algorithms and Hardware Des-signs", London, U.K.: Oxford Univ. Press, 2000.

II. B. Razavi, RF Microelectronics,"Upper Saddle River", NJ:Prentice-Hall, 1998.

III. C. Yeh, B. Parhami, Y. Wang,"Designs of counters with near minimal counting/sampling period and hardware complexity", in Proc. Asilomar Conf. Signals, Syst., Comput., 2000, pp.894-898.

IV. D. Zhang, G. Jullien, W. Miller, E. Swartzlander, “Arithmetic for digital neural networks”, in Proc. IEEE 10th Symp. Comput. Arith., Jun. 1991, pp. 58-63.
V. D. R. Lutz, D. N. Jayasimha, "Programmable modulo-K counters", IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., Vol. 43, No. 11, pp. 939-941, Nov. 1996.

VI. D. C. Hendry, "Sequential lookahead method for digital counters", IEEE Electron. Lett., Vol. 32, No. 3, pp. 160-161, Feb. 1996.

VII. J. E. Vuillemin, "Constant time arbitrary length synchronous binary counters", in Proc. IEEE 10th Symp. Comput. Arith., 1991, pp. 180-183.

VIII. K. Hwang, Computer Arithmetic: Principles, Architectures and Designs, New York: Wiley, 1979.

IX. M. D. Ercegovac, T. Lang, "Digital Arithmetic", San Mateo, CA: Morgan Kaufmann, 2004.

X. M. Ercegovac, T. Lang, "Binary counters with counting period of one half adder independent of Counter size", IEEE Trans. Circuits Syst., Vol. 36, No. 6, pp. 924-926, Jun. 1989.

XI. M. Alioto, R. Mita, G. Palumbo, "Design of high-speed power-efficient MOS current-mode logic frequency dividers", IEEE Trans. Circuits Syst. II, Express Briefs, Vol. 53, No. 11, pp. 1165-1169, Nov. 2006.

XII. N. Nikityuk, "Use of parallel counters for triggering nuclear instruments and methods in physics research", Vol. A321, No. 3, pp. 571-582, Oct. 1992.

XIII. Pramod Kumar Meher, "Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications", Vol. 28, No. 4, pp. 469-477, April 2009.

XIV. R. H. Katz, "Contemporary Logic Design", Redwood City, CA: Benjamin/Cummings, 1994.

XV. Saleh Abdel-Hafeez, Member, IEEE, and Ann Gordon-Ross, Member, IEEE, "A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic" in IEEE transition on very large scale integration (VLSI). vol.19, pp. 1023-1033, 2011.

XVI. S. Abdel-Hafeez, S. Harb, and W. Eisenstadt, "High speed digital CMOS divide-by-N frequency divider" in Proceedings IEEE Int. Symp. Circuits Syst. (ISCAS), pp. 592–595, 2008.