Memristive GAN in Analog

O. Krestinskaya¹, B. Choubey² & A. P. James³*

Generative Adversarial Network (GAN) requires extensive computing resources making its implementation in edge devices with conventional microprocessor hardware a slow and difficult, if not impossible task. In this paper, we propose to accelerate these intensive neural computations using memristive neural networks in analog domain. The implementation of Analog Memristive Deep Convolutional GAN (AM-DCGAN) using Generator as deconvolutional and Discriminator as convolutional memristive neural network is presented. The system is simulated at circuit level with 1.7 million memristor devices taking into account memristor non-idealities, device and circuit parameters. The design is modular with crossbar arrays having a minimum average power consumption per neural computation of 47nW. The design exclusively uses the principles of neural network dropouts resulting in regularization and lowering the power consumption. The SPICE level simulation of GAN is performed with 0.18 μm CMOS technology and WO₃ memristive devices with \( R_{\text{ON}} = 40 \, \text{kΩ} \) and \( R_{\text{OFF}} = 250 \, \text{kΩ} \), threshold voltage 0.8 V and write voltage at 1.0 V.

Intelligent near-sensor analog computing requires integration of neural co-processor unit next to the sensing unit. The analog memristive neuromorphic circuits¹ can integrate complex neural networks and learning systems to edge devices and sensors due to the advantages offered by memristors in area efficiency, non-volatility, programmability, high switching speeds, and low power requirements. Generative Adversarial Network (GAN) is a well known computationally complex neural network architecture for generating new patterns that requires significant computational resources in software implementations as well as large amount of data for training². This makes its implementation in edge devices with conventional microprocessor hardware a slow and difficult task. Recently, there have been several works proposing to accelerate GAN and implement the generative networks on FPGA³,⁴ and digital CMOS circuits⁵. These solutions have high power consumption and on-chip area for implementing within a edge device. The implementation of GAN on edge devices will eliminate the requirement of sending large amount of data collected by a sensor (e.g. in a camera) to a server for processing, which can speed up the GAN training on low power devices, where on-chip area, memory and power consumption is limited.

The application of memristive devices for GAN can be a promising solution for near-sensor edge computing due to small on-chip area and low power consumption. Previously, memristive devices have been used for accelerating the vector-matrix multiplication operations in the neural networks and learning systems on hardware⁶. Recently, a 128 × 64 reconfigurable hafnium oxide memristive crossbar has been tested for analogue vector-matrix multiplication with high device yield and high state retention for image processing applications⁷. An integrated 128 × 64 IT1R crossbar array has been used in a Long-Short Term Memory (LSTM) network with software-based implementation of the activation functions for regression and classification tasks⁸. Reinforcement learning has also been tested on analogue memristor arrays in 3-layer network using hybrid mixed-signal system⁹. The in-situ training of convolutional neural network (CNN) using tantalum oxide memristive crossbars and digital and software-based activations and processing circuits has been shown recently¹⁰. Finally, the fully integrated reconconfigurable memristor chip with a 54 × 108 WO₃ memristor array, digital processing circuits and OpenRISC has been reported¹¹.

The application of memristive crossbars to accelerate software-based GANs has also been explored¹²,¹³, and the intrinsic random noises of ReRAM devices have been used as a random input to GAN to improve the diversity of the generated numbers¹⁴. In addition, several digital implementations of GAN accelerators with conventional digital architectures and ReRAM crossbars have been demonstrated recently¹⁵–¹⁷. However, the circuit level implementation of analog GAN architecture for near-sensor on-edge processing has not been proposed yet. In this work, we present a Deep Convolutional Generative Adversarial Network (GAN) that can be integrated as a near-sensor intelligent computing solution.

We present a fully analog hardware design of Deep Convolutional GAN (DCGAN)¹⁸ based on CMOS-memristive convolutional and deconvolutional networks simulated using 180 nm CMOS technology and WO₃ memristive

¹Unaffiliated, Nur-Sultan, Kazakhstan. ²Analogue Circuits and Image Sensors, Siegen University, Siegen, 57080, Germany. ³Artificial General Intelligence and Neuromorphic Systems (NeuroAGI), Indian Institute of Information Technology and Management - Kerala, Trivandrum, Kerala, 695584, India. *email: apj@ieee.org
and propose to accelerate the computationally intensive GAN using memristive neural networks in analog domain to be applicable to implement on edge devices. The main contributions of the paper are the following: (1) the design and circuit level implementation of a Deep Convolutional Generative Adversarial Network with memristive crossbar arrays having 1.7 million memristor devices, (2) a scalable design that provides high robustness to conductance variability, circuit parasitics and device non-idealities, which is verified in the paper, and (3) as the presented architecture is analog, it can be integrated into the chip for near-sensor processing without the analog to digital conversion for both training and image generation. This can increase the processing and training speed and reduce the power consumption, comparing to traditional CPU- and GPU-based GAN processing\cite{20}, making the architecture applicable for edge processing.

**The proposed GAN architecture**

**Overall architecture.** GAN utilizes two neural networks with competitive learning approach: (1) a Generator to produce a new data from the input noise and (2) a Discriminator to discriminate this new data from the training data\cite{2,18}. Figure 1(a) illustrates a hardware implementation of the proposed Analog Memristive Deep Convolutional Generative Adversarial Network (AM-DCGAN). The proposed implementation is inspired by DCGAN algorithm\cite{18}. While the original GAN algorithm is complex and may require batch normalization between layers and max-pooling operation to introduce non-linearity to the system, in the proposed hardware implementation the normalization is not considered and mean-pooling (average-pooling) is used to ensure the simplified implementation in analog domain. For the simple applications like MNIST, the pooling layer is not necessary and the architecture can perform well without it; however, for more complex problems and RGB images, the pooling layer is required. The architecture is applicable for small-scale problems, like handwritten digits generation illustrated in the results section, and shows the proof of concept that GAN can be implemented using analog CMOS-memristive circuits.

In the AM-DCGAN architecture shown in Fig. 1, the Generator Network has been implemented as a Memristive Deconvolutional Neural Network (DCNN). The Discriminator Network, on the other hand, is a Memristive Convolutional Neural Network (CNN). During training of these neural networks, the Generator produces the fake images from input noise, while the Discriminator is trained to identify whether the produced image is fake or real using supervised training method. The Discriminator acts as a binary classifier producing a single output. An example of generated images after training this network on MNIST handwritten digit database\cite{21} is illustrated in Fig. 1(b). The AM-DCGAN architecture can be integrated to the image sensor to read the real images directly from the sensor without the application of analog-to-digital converter (ADC). To remove thermal noise and fixed pattern noise in the analog domain in such system, subtracting and memory circuits can be utilized\cite{22}. In this work, training with Adam optimizer\cite{23} and binary cross-entropy loss function is used for error calculation and update of memristive devices. The training unit performing error propagation and weight updated can also be implemented on-chip. However, such chip would need to be implemented in digital as the endurance of memristors are limited, with repeated writes causing faster aging, and would end up reducing the reliability of inference operation.
Deconvolution and Convolution operations in these circuits are performed using memristive crossbar based dot product multiplication. In the Generator block containing \( k \) layers, as shown in Fig. 1(c), the input noise is provided to the first deconvolutional layer. This and subsequent layers consist of a number of deconvolution filters, \( F \). The filter outputs are fed to a normalization layer with rectifier linear unit (ReLU) circuits, which outputs only positive inputs. To enhance the training of GAN, especially for complex datasets, the leaky ReLU (LeakyReLU) activation function should be used (circuit level implementation of both is shown in Methods section). This deconvolution process is performed several times to achieve the desired size of the image. In the last layer of the Generator, a hyperbolic tangent (tanh) activation function is used instead of ReLU. The input to this last layer can be either positive or negative. Therefore, the memristive filter with both positive and negative weight (represented by 2 memristors) are used; while for all the previous layers the filters with only positive weights (containing 1 memristor) is enough for simple applications to reduce the complexity of the architecture. However, the performance of the system with both positive and negative weights in both convolutional and deconvolutional filters is still better.

Figure 1(d) shows a CNN based Discriminator. It consists of several memristive convolutional layers with convolutional filters (F), mean pooling layers with memristive mean filter (M) and a memristive dense network. The convolutional layer output is fed to the ReLU activation function followed by the mean pooling operation. While for MNIST application shown in this work, the pooling operation is not required and can be removed without compromising on the performance of the system, pooling is necessary for more complex applications. Therefore, in this system we show the memristive mean-pooling filters that can reduce the complexity of analog CNN, comparing to the implementation of having a max-pooling operation. The mean output is then fed to the next convolution layer. After the last convolutional layer, the output image is processed by the dense network, which is another memristive neural network; however with only one output depicting if the image is “fake” or “real”. The circuit level implementation of the components of the architecture is illustrate in the Methods section.

Circuit components. Individual elements of two networks are designed using a typical 180nm CMOS process. The circuits are shown in Fig. 2, with the design parameters presented in Fig. 2(l). Other system components, including the activation functions, are designed using analog CMOS circuits as shown in Fig. 2.

Convolution, deconvolution and mean filters. Convolution and deconvolution filters are realized as a single column of small memristive crossbars, as shown in Fig. 2(a). The weights represented by the conductance of memristive devices in these filters are trained during the training stage. In the deconvolution operation, the crossbars can be of different sizes depending on the input image and required upsampling operation.

The filter of Fig. 2(a) is used only for positive synapses as is required in majority of the layers of CNN and DCNN for simple applications (like MNIST). This reduces the complexity of the circuits by removing the requirement of placing an OpAmp based current to voltage converter after each convolutional filter. However, for more complex databases, both positive and negative synapses are required, otherwise, the performance will be deteriorated. The input to the filter \( V_{in} \) is normalized to the range \([−V_{th}, V_{th}]\), where \( V_{th} \) is a threshold voltage of the memristor. The output of each crossbar \( V_{out} \) is read across the load memristor or a set of parallel load memristors, when the minimum resistance of the memristor is higher than the required load, as illustrated in Fig. 2(a). The output voltage \( V_{out} \) is shown in Eq. (1), where \( R_l \) is a total load resistance. When \( R_l = R_{11} = R_{12} = \ldots = R_{k} \), \( R_l = R_{H}/R \), where \( k \) is a number of memristors in parallel.

\[
V_{out} = \frac{\sum_{k=1}^{N} V_{in}}{R_l} = \sum_{k=1}^{N} \frac{V_{in}}{R_{k}}, \quad \text{where} \quad R_l = \frac{1}{R_{11}} + \frac{1}{R_{12}} + \ldots + \frac{1}{R_{k}} 
\]

(1)

As this method utilises the voltage divider principle, the normalization of voltages between \( V_{out,-1} \) and \( V_{out,F} \) is performed automatically. This also prevents the output voltage from exceeding the maximum filter input \( V_{in} \) (or \( V_{th} \)). Our design contains four \( R_l \) memristors in parallel. This memristors replace the necessity to put load resistor to read the voltage across it and reduce on-chip area. In the proposed design, the total load resistance should be equal to 1 k\( \Omega \). As for \( W_{O} \) memristors, \( R_{on} = 40 \) k\( \Omega \), to create the total load of 10 k\( \Omega \), four devices in parallel are required. Depending on the memristor material, the number of these devices may vary. In addition, of the on-chip area of the architecture is not a critical aspect, load resistors can be used instead of memristors to reduce the fabrication complexity.

The last block of the Generator circuit, however, is a hyperbolic tangent activation function requiring both positive and negative inputs. Hence, the last deconvolutional layer utilises a different filter with positive and negative weights in memristive structures. Such filters can be used in all the convolutional and deconvolutional layers of the architecture, when it is necessary to enhance the performance of the system for more complex applications.

In this filter (Fs), shown in Fig. 2(c), negative synapses are created using two memristors and an OpAmp-based subtractor. However, rather than using conventional method with a current-to-voltage converter, we read voltages across the load memristors. To implement positive synapses, \( G^- \) is set to \( R_{OFF} \), while \( G^+ \) varies according to the required weight value. To create negative synapses, \( G^- \) vary and \( G^+ \) is set to \( R_{OFF} \). This method, while being a very efficient circuit, also allows us to obtain weight \( w = 0 \). The tangent circuit (tanh, shown in Fig. 2(d)) provides a “hard” tangent function. Hence, the low output voltage of the filter ensures the limits of the circuit to the tanh input. The OpAmp used has two differential and one common gain stages with indirect compensation technique, is shown in Fig. 2(l)14. Depending on the \( R_{on}/R_{OFF} \) ratio of the devices and mapping method, an additional amplification may be required for \( V_{out} \) and \( V_{out^F} \).

The memristive mean-pooling filters used in the Discriminator are shown in Fig. 2(e). They consist of \( M \) memristors set to maximum resistance \( R_{OFF} \) to limit the current flowing through the memristor and in turn
overall power consumption. The mean filters are illustrated separately rather than as a strided convolution operation with convolution filters to emphasize that these filters are not trainable and always set to $R_{OFF}$. The memristive mean-pooling filters are used to reduce the on-chip area of the architecture, comparing to max-pooling operation. These filters are optional for the MNIST application, as the problem is simple and pooling can be avoided. However, such filters will be useful when training the architecture to generate more complex RGB images.

Activation functions. The activation functions used in AM-DCGAN are either ReLU/LeakyReLU, as shown in Fig. 2(b) or hyperbolic tangent (tanh), as shown in Fig. 2(d). The ReLU circuit is based on a transmission gate. The input voltage is applied to the inverter $M_1/M_2$ and transmission gate $M_7/M_8$. The inverters are designed with a threshold $V_{thReLU} = 0$. Depending on the sign of the input, if the transmission gate is on, the voltage $V_{inR}$ is passed to the output $V_{outR} = V_{inR}$. If the transmission gate is off, $V_{outR} = 0$, due to action of the second transmission gate $M_9/M_{10}$. The way to change the ReLU to LeakyReLU is proposed in Fig. 2(b). Instead of connecting the transmission gate $M_9/M_{10}$ to the ground for the case of negative input, it is connected to voltage divider $RLR_1$-$RLR_2$ which reduces the input voltage for negative case by the ratio $RLR_2/RLR_1$. In this work, this ratio is set up to 100/400 to satisfy LeakyReLU equation $y = \max(0.2x, x)$. The “hard” hyperbolic tangent (tanh) (Fig. 2(d)) is also implemented with two adjusted inverters with parameters shown in Fig. 2(l). The “hard” tanh function is selected due to small on-chip area and power consumption comparing to traditional tanh implementation.

Dense network. The dense network in the discriminator is a conventional memristive neural network with ReLU activation function in the hidden layers and linear activation function in the output layer. The sign of memristive weights in the dense layer is controlled by the sign crossbar, which stores in the sign of each memristor. The output from the main crossbar is read sequentially one column at a time. At the same time, a row of the sign
The output current from the column is converted to voltage by an OpAmp-based current-to-voltage converter (IVC) and processed with ReLU function. As the crossbar columns in the dense layer are processed sequentially, the voltage signal is retained using conventional Analog Sample and Hold (SH) circuit shown in Fig. 2(k). The SH circuit contains sample and hold part and two voltage buffers to reduce the effect of the other system components on the sampled signal. The parameters of SH circuit are adjusted for ns operation and small capacitor value (0.05 pF) is selected. When $V_{\text{in}}$ is high, the input signal is sampled. The clock signal $V_{\text{clk}}$ of SH circuit in each column is programmed to read the ReLU output at a particular time step and retain all the outputs ($V_{\text{in}}$ is kept high) till the “read” of the last column is finished to supply them to the second layer in parallel. In the second dense layer, the processing is performed similarly; however, the crossbar has only one output corresponding to the particular class (“fake” or “real”).

**Crossbar switch and current to voltage converter.** The sequential processing of the crossbar columns in the dense layers is controlled by the control switches (CS) based on two transistors shown in Fig. 2(i). The bulk of the transistors in a crossbar switch is connected to the control voltages and standard deviation ($\text{std}$), and (b) effect of device aging on high and low states.

Weight sign switch circuit. Weight sign switch (WSS) circuit shown in Fig. 2(g) is used to control the sign of the weights by inverting input voltages applied to the crossbar. Each weight of the network is represented by two memristors: (1) from the main crossbar and (2) from the sign crossbar. The main crossbar stores only the absolute value of the weight, while the sign crossbar stores the sign of the weight in a form of $RO_{\text{ON}}$ or $RO_{\text{OFF}}$ state of the memristors. As the columns of the main crossbar in the dense network are processed sequentially, only one column is activated in the main crossbar at a time. While in the sign crossbar all the columns are activated with a single active 1T1R cell at a time, so the signs of all the weights $V_{\text{out}}$ are supplied to WSS in parallel, and the outputs of all WSS circuits $V_{\text{outWSS}}$ are fed to the main crossbar. WSS acts as a comparator and either keeps the sign of the input voltage $V_{\text{inWSS}}$ (the output of the convolution filter) or changes it. If the voltage from the sign crossbar $V_{\text{out}}$ exceeds the threshold of the inverter $M_{\text{in}} - M_{\text{inv}}$, in WSS, the thresholding circuit activates the sign switch $M_{\text{in}} - M_{\text{inv}}$ controlling the difference amplifier. If the sign switch is on, the difference amplifier subtracts $2V_{\text{inWSS}}$ from $V_{\text{outWSS}}$. Otherwise, $V_{\text{outWSS}} = -V_{\text{inWSS}}$ when the output of the sign switch is set to 0 V. Therefore, instead of introducing negative memristive weight, we change the sign of the input, if the weight is supposed to be negative.

**Memristor non-idealities.** This work focuses on the investigation of the effect of various memristor non-idealities such as limited number of stable resistive states, resistance variations, device failures and the device aging, on the implementation of the proposed AM-DCGAN. When limited number of stable resistive states is added, the weights are restricted between $RO_{\text{ON}}$ and $RO_{\text{OFF}}$ resistances. The intermediate states are distributed uniformly between $RO_{\text{ON}}$ and $RO_{\text{OFF}}$ to show the impact of the limited number of states.

The variation of the resistive states of the memristor are represented as Gaussian distribution $w = w + G(\mu = 0, \text{std} = \sigma)$, where $w$ is a normalized weight, $G$ is a Gaussian distribution with $\mu = 0$ mean and standard deviation $\text{std} = \sigma$. Figure 3(a) shows the distribution of normalized highest and lowest memristive weights for difference standard deviation (std) of Gaussian distribution, based on the variation of $RO_{\text{ON}}$ and $RO_{\text{OFF}}$ states, and corresponding difference between neighboring states for the devices with 128 stable resistive states. Based on Fig. 4(b), the architecture based on memristive devices with weight distribution with $\text{std} = 0.04$ can still...
produce good quality images, while Fig. 3(a) shows that the neighboring states are still close to each other. For \( \text{std} = 0.1 \) and \( \text{std} = 0.2 \), the neighboring states (0 and 1/128 in Fig. 3(a)) completely overlap, which leads to the bad quality of the generated images (Fig. 4(b)).

The failure of the devices in the architecture is introduced by setting the devices to \( R_{\text{ON}} \) (when the memristor is stack in \( R_{\text{ON}} \) state), \( R_{\text{OFF}} \) (when the device is stack in \( R_{\text{OFF}} \) state) or \( R = 0 \) (when the connection is failed completely and the device is not conducting the current). The percentage failure in Fig. 4(c) combines all these cases. For example, 1% failure of the device means that 0.25% of random memristive weights are set to \( R_{\text{ON}} \), 0.25% of random memristive weights are set to \( R_{\text{OFF}} \), and 0.5% of the devices are completely disconnected and set to 0. This method allows to illustrate a generalized scenario of memristor failures and their effect on the performance of the architecture.

Figure 3(b) shows effect of the memristor aging of the normalized \( R_{\text{ON}} \) and \( R_{\text{OFF}} \) states (highest and lowest resistive states in the architecture). In general, memristor aging assumes the change in the resistive levels, when high resistance level \( R_{\text{OFF}} \) decreases and low resistance level \( R_{\text{ON}} \) increases, and several highest and lowest resistive states can not be reached anymore\(^{29,30}\). In the evaluation of the proposed architecture, the general case was considered, where the decrease in \( R_{\text{OFF}} \) and increase of \( R_{\text{ON}} \) are assumed to be the same. Figure 3(b) shows how the percentage of aging used in the simulation effects the highest and lowest memristive weights in the architecture. For example, in the architecture with 128 levels, the aging of 4% the aging removes 6 highest and 6 lower resistive states; while the aging of 10% cuts 13 highest and 13 lowest states.
near-sensor processing. The noise is added according to the equation $z_n = x_n + y_n$, where $x_n$ is an ideal input noise in percentage considering that the image pixel values are normalized in the range of [0,1]. According to Fig. 4(f), the system can tolerate up to 10% of added random noise.

Finally, Fig. 4(g) illustrates the effect of number of training epochs on the generated image showing that 50 epochs, corresponding to maximum 3M update cycles of memristive devices, can produce good image quality (used in the calculated of required number of memristor update cycles).

Figure 5 shows the quantitative analysis of the generated images represented by Frechet Inception Distance (FID) score$^{31}$ calculated for 10,000 generated images compared to 10,000 randomly selected images from the training set of the MNIST database. Provided FID scores correspond to the generated images shown in Fig. 4. The meaning and calculation of the FID score is explained in Methods. The simulation results in Fig. 5(a) show that relatively low FID score for the architecture with limited number of resistive states can be achieved starting from 32 states. Figure 5(b–d) illustrate the calculated FID scores for variation in resistive states, device failure and aging, respectively. The dependence of FID score on memristor variation and percentage aging is close to linear. While, even insignificant percentage of the device failure in the system affects FID score and quality of generated images significantly. Figure 5(e) illustrates the effect of the hardware variation (noise) on the performance of the
architecture without memristor variability and with memristor variability of \( \text{std} = 0.02 \). While for hardware variation of up to 35% the memristor variability (blue line) contributes significantly to the increase of FID score, the FID scores for the simulation with and without memristor variability become almost identical for large variation in hardware (after 35%). In addition, the effect of hardware variation cause smaller deterioration of the quality of generated images than the memristor variation for the given parameters. Figure 5(f) illustrates FID scores for noisy input images, where FID score increases significantly after 10% of the input noise, which correlates with the results illustrated in Fig. 4(f).

Circuit level simulations. Circuit analysis. The circuit level simulations of transient and DC responses of individual AM-DCGAN components are shown in Fig. 6. For each circuit block, DC analysis, transient analysis, temperature analysis and Monte Carlo (MC) analysis for transistor geometry variation are performed. Temperature analysis is illustrated for the temperature range from \(-15\, ^\circ\text{C}\) up to \(65\, ^\circ\text{C}\). MC analysis is shown for the 10% random variation of CMOS transistor length \(L\), which effects the performance of the circuit the most.
Fast speed can be compromised introducing sequential processing in the layers. Nevertheless, if it is desired to reduce power consumption, this processing is performed in analog domain and analog to digital conversion stage does not limit the processing. The temperature variation does not affect the performance of the switch. The variation of transistor length and corresponding input voltage and sampled output voltage. The temperature variation does not affect the performance of SH circuit, as well as L variation. Table 1 shows maximum power consumption, on-chip area and delay calculation for the circuit blocks used in GAN architecture.

| Circuit block                      | Power consumption (mW) | On-chip area (μm²) | Delay (ps) |
|-----------------------------------|------------------------|--------------------|------------|
| ReLU                              | 0.112                  | 23.659             | 322        |
| LeakyReLU                         | 2.155                  | 35.809             | 420        |
| Hyperbolic tangent                | 0.112                  | 0.259              | 36         |
| Difference amplifier              | 37.625                 | 54.432             | 540        |
| Operational amplifier             | 8.261                  | 44.712             | 620        |
| Control switch                    | 11.200                 | 10.840             | 175        |
| IVC                               | 72.036                 | 96.714             | 454        |
| Weight sign switch (without buffers) | 41.449                | 117.331            | 251        |
| Sample and Hold circuit           | 0.0005                 | 7.4838             | 60         |
| Voltage buffer                    | 42.000                 | 44.712             | 150        |

Table 1. On-chip area, maximum power consumption and delay calculation for the circuit blocks used in GAN architecture.

Figure 6(a) presents the simulation results of the hyperbolic tangent activation function circuit, where DC response is compared to an ideal hyperbolic tangent function. The temperature affects the threshold of hyperbolic tangent, as well as the variation in L shown in the MC analysis. The simulation of the Rectifier Linear Unit (ReLU) circuit in Fig. 6(b) shows the operation region to be approximately [-2.5 V, 2.5 V]. The temperature variation effect on the DC characteristics of the proposed ReLU circuit is negligible, as the ReLU threshold varies withing [-15 mV, 30 mV] instead of ideal 0V output. The 10% L variation causes the threshold shift of up to 70 mV. The simulation results for LeakyReLU circuit are shown in Fig. 6(c). The temperature and L variations for LeakyReLU are similar to the ones in the ReLU circuit.

Figure 6(d) presents the simulation results of the current to voltage converter (IVC) show the results of both the inverted $V_{out}$ and non-inverted $V_{outIVC}$ outputs. The simulation results of the operational amplifier (OpAmp) circuit from Fig. 6(e) lead to a slew rate of $3.7 \times 10^9$ V/s and unity gain bandwidth of 2.4 GHz. This allows for high speed operation of the proposed AM-DCGAN circuit. Figure 6(f) presents the analysis of weight sign switch (WSS) circuit depicting their ability to change or retain the sign of the input signal. The temperature analysis of the OpAmp and OpAmp-based circuits, such as IVC and WSS, illustrates that the temperature effect on the performance of the circuits are negligible. The MC analysis of the OpAmp circuit shows that the output vary withing the range of [-0.2 V, 0.2 V] with the 10% of L variation, and this variation is increased in the OpAmp-based circuits, where two OpAmps and additional circuit components, such as inverters and transmission gates, are used.

Figure 6(g) illustrates the simulation results for control switch for the crossbar columns in ON and OFF states. The temperature variation does not affect the performance of the switch. The variation of transistor length L does not cause the significant deviation from the ideal output. Figure 6(h) illustrates the performance analysis of the SH circuit, where first two graphs show the clock signal $V_{clk}$ and corresponding input voltage and sampled output voltage. The temperature variation does not affect the performance of SH circuit, as well as L variation.

Table 1 shows maximum power consumption, on-chip area and delay in various circuit components of the system. We designed the circuit using a stable 180 nm CMOS technology to prove that GAN circuit can work with memristive devices. Knowm MSS (Multi-Stable Switch) model is used to simulate the WOx memristive devices32. This however, has led to high power consumption and can be reduced by using smaller geometry processes. The on-chip area of CMOS part of the complete Generator configuration with 3 layers containing [128, 64, 1] filters, input noise size of $7 \times 7$ and output image size of $28 \times 28$ is 0.581 mm$^2$. The overall delay for forward propagation in the Generator circuit with 3 layers is about 0.68 ns. On the other hand, the delay in the Discriminator circuit with 3 convolutional and 2 dense layers is 0.122 μs. This is due to the sequential processing in the crossbar columns in the dense layers. Hence, after training, the Generator circuit can have high performance speed, as the processing is performed in analog domain and analog to digital conversion stage does not limit the processing speed by the sampling rate of ADCs and DACs. Nevertheless, if it is desired to reduce power consumption, this fast speed can be compromised introducing sequential processing in the layers.

**CMOS scaling.** Scaling of the proposed architecture for smaller CMOS technology allows to improve power consumption and on-chip area of the system. We show the comparison of system components, filters and crossbars designed in 45 nm CMOS technology to 180 nm CMOS circuits. The simulations were performed using 45 nm CMOS PTM models33.

Table 2 shows the changes in the performance metrics, such as power consumption, on-chip area, circuit delay, temperature and transistor length variation effects, due to scaling down of the circuits to 45 nm with $V_{DD} = 1$ V for separate circuit components and for filters with activation functions and dense layer crossbars. In general, the power consumption and on-chip area are significantly improved, however, the temperature variation and transistor length L variation of the circuits designed 45 nm cause more significant output variation than for 180 nm CMOS technology. The delay of the circuits is affected by the used transistor length L in the design. In the circuits with minimum $L = 45$ nm, the delay is decreased, comparing to 180nm circuits; however the delay increases if the circuit length is set to $L = 90$ nm.
Separate circuit components

| Component   | Power (mW) | Power Area (μm²) | Area change | Delay (ps) | Delay change | T+C var. range (offset) | T+C var. change | L var. (offset) | L var. change |
|-------------|------------|------------------|-------------|------------|--------------|------------------------|----------------|----------------|---------------|
| ReLU        | 0.053      | 153%             | 1.479       | 94%        | 100          | 170%                  | ±60 mV         | 160%           | 160%          |
| LeakyReLU   | 2.050      | 15%              | 2.037       | 94%        | 80           | 181%                  | ±60 mV         | 165%           | 160%          |
| Tanh        | 0.017      | 185%             | 0.062       | 76%        | 64           | 144%                  | ±80 mV         | 150%           | 167%          |
| Opamp       | L = 45 nm  | 2.290            | 72%         | 94%        | 160          | 174%                  | ±0.1 V         | 150%           | 125%          |
| L = 90 nm   | 0.798      | 90%              | 5.448       | 88%        | 650          | 75%                   | ±12 mV         | ±88%           | ±75%          |
| WSS circuit | L = 45 nm  | 2.719            | 93%         | 8.744      | 650          | 76%                   | ±10 mV         | 970%           | 970%          |
| L = 90 nm   | 1.320      | 97%              | 11.468      | 90%        | 4000         | 794%                  | ±0.1 V²        | ±0.3 V ⁴     | —             |
| CS circuit  | 11.00      | 12%              | 0.675       | 94%        | 120          | 131%                  | no variation   | ±1mA ⁴        | 50%           |

Filters and crossbars (comparison of 180 nm and 45 nm CMOS circuits)

| Component                  | Power (mW) | Power Area (μm²) | Delay (ns) | Output errors * |
|----------------------------|------------|------------------|------------|-----------------|
| Convolutional filter with LeakyReLU | 180 nm     | 40.16            | 177.72     | 1.28 Diff.amplifier: 0.9 mV | ReLU: 0 mV |
|                           | 45 nm      | 1.63             | 10.84      | 1.88 Diff.amplifier: 0.24 mV | ReLU: 0.2 mV |
| Convolutional filter with Tanh | 180 nm     | 40.08            | 142.17     | 1.15 Diff.amplifier: 0.9 mV | Tanh: 0.3 mV |
|                           | 45 nm      | 1.38             | 8.86       | 1.80 Diff.amplifier: 0.17 mV | Tanh: 0.2 mV |
| Dense layer crossbar with LeakyReLU | 180 nm     | 441.9            | 1454       | 1.45 WSS(i): 1.04 mV | WSS(n): 0.76 mV | CS: ~0 mV | IVC: 0.3 mV | L.ReLU: ~0 mV |
|                           | 45 nm      | 15.53            | 131.9      | 6.25 WSS(i): 2.15 mV | WSS(n): 0.63 mV | CS: ~0 mV | IVC: 0.8 mV | L.ReLU: ~0 mV |

Table 2. Scaling of the design for 45 nm CMOS technology and comparison to 180 nm. * Depends on the current; ** For input voltages >0.8 V; *** Distortion of the output; **** Can cause distortion of the output in rare cases; ***** Only for the input >8 mA; ****** Example for particular cases; ******* For small input (error in the slope; Abbreviations: L.ReLU-LeakyReLU, WSS(i/n)-inverted/non-inverted output of WSS).

When scaling down, the operation range of the ReLU and LeakyReLU circuits decreased to [−1.2 V, 1.2 V] due to the decrease of $V_{DD}$. In addition, for the small input voltages [−8 mV, 8 mV], the offset of 2 mV occurs, which can be improved by optimizing the inverters $M_1 - M_2$. In the Tanh circuit, there is a small offset (maximum 0.1 V) in the DC response and the slight change in the slope for the input voltage of 0.1 V − 0.6 V, which can be further improved by optimizing the circuit parameters. If the OpAmp circuit is scaled to the minimum length $L = 45$ nm, the circuit performance is affected by the temperature and $L$ variation, also it does not reach $V_{DD} = 1$ V (only 0.8 V) in a closed loop configuration, while the delay is reduced. Therefore, the performance of the OpAmp with $L = 90$ nm is shown. Such OpAmp is more stable and accurate, comparing to the one with $L = 45$ nm, however the increase in $L$ affects the dynamic behavior of the circuit and causes the output delay. In the scaling of the WSS circuit, $R_{13}$ and $R_{12}$ increase to 2 kΩ to improve the performance. If the OpAmp with $L = 45$ nm is used in WSS, the operation range is reduced and the variation in temperature and $L$ can cause the distortion of the output. Therefore, the OpAmp with $L = 90$ nm is more effective for such circuit, however 4 ns is required for the circuit to fully stabilize.

The second part of Table 2 compares the performance of the convolutional filters and dense layer crossbar and processing circuits in terms of power consumption, on-chip area, total delay and errors at different parts of the circuit. The convolutional filters were simulated with 10 positive and negative weights followed by the difference amplifier and LeakyReLU or Tanh circuits. The dense layer crossbar was simulated with 9 × 9 memristors in both main and sign crossbar, 9 WSS circuits, CS, IVC and LeakyReLU circuits. The $R_9 - R_8$ resistance values for convolutional filters and $R_{13} - R_{14}$ for IVC in the dense layer have been increased to 1 kΩ to avoid the impact of the processing circuits on the memristive crossbar. Overall, the power consumption and on-chip area decrease significantly for 45 nm CMOS technology, however, the delay increases. The output errors vary for different components of the system. For successful scaling for the design, the trade-off between processing speed affected by the circuit delay and on-chip area and power consumption should be found.

Memristor variability effect. Variability and non-idealities of memristive devices can deteriorate the performance of the architectures. Hence, Monte Carlo simulations were also performed to understand the operational limits of the circuit. As actual memristor variations are not very well known, we used large conservative estimates of 10% and 30% variations in memristor performances. A typical Generator circuit with 2 deconvolutional layers with ReLU activation functions and one final layer with hyperbolic tangent was used. Figure 7(a−f) shows these results. The first row (Fig. 7(a,b)) compares the performance of the circuit with ideal response showing very little absolute error in both Relu as well as tanh output nodes. The second and third row of Fig. 7 (Fig. 7(c−f)) show results of introducing variability at 10% and 30% respectively. It can be observed that the tanh layer has higher sensitivity to memristor variability. This is expected as being the output layer, it also accumulates errors from all previous layers. The output spikes in the timing diagram are caused by the delay of inverters in ReLU circuit and can be compensated with additional circuit components.

Figure 7(g−k) illustrates the simulation of variability analysis in convolutional and dense layers of a small scale CNN (the Discriminator) for forward propagation during training with different percentage of memristor variability and non-idealities.
variability (from 0% to 40%). The simulation was performed for 10 particular cases with 10 random iterations of the variation in memristor values, and the average value is reported for 1st convolutional filter output, mean filter output, dense layer input and dense layer output (Fig. 7(h–k)). The results for the 1st convolutional filter output variation show that the error for 30% is 2–3% less than the error for 40% memristor variation. This is due to the testing of only few particular random cases of memristor variation and averaging of the final error results. Overall, the output errors for 30% and 40% variation are similar, as illustrated by the example in Fig. 7(g), where the output variation of two different convolutional filters is shown. As the signal propagates through the memristive levels, the errors at the output of each stage increase and accumulate for the next stage.

Training time and power. Based on Fig. 4(e), we also calculated the time and power required for the update (training) cycle. We consider WOx memristive devices, with $R_{on} = 40\, \text{k}\Omega$ and $R_{off} = 250\, \text{k}\Omega$, threshold voltage 0.8 V, write voltage 1 V and different “write” times. These were used in a three layer Generator and Discriminator architectures with 1.7 million memristive weights for 50 epochs. 60,000 MNIST images of size 28 × 28 were used. Furthermore, a maximum of 128 convolutional filters of the size of 5 × 5 are used. These results for different ways of parallel and sequential update of memristors in the architecture are shown in Table 3. The training time per epoch and average power per computation is reported. Considering the number of required update cycles for memristive devices from Table 3 and Fig. 4(c), the memristor endurance for on-chip training of such networks may be a problem. In such cases, one may consider the use of AM-DCGAN for partial image-generation and network training. The software or microprocessor based pre-training up to certain accuracy followed by complete hardware-based training can be used to improve the learning speed of AM-DCGAN.

Discussion and Conclusion

This paper proposes the first implementation of fully analog memristive hardware implementation of AM-DCGAN. The practical aspects such as endurance, limitations on conductive levels, and circuit parasitics from wires and devices were included in the design and simulations. The system remains stable for conductance variation up to $\text{std} = 0.04$ with 128 conductance levels, and inference performance substantially degrades at $\text{std} = 0.08$. The system can tolerate up to 4% of memristor aging and up to 0.3–0.5% of device failures in the proposed architecture. The hardware variation (noise) reduces the quality and adds noise to the generated images, while the hardware variation up to 10% with memristor variability can still be tolerated. Up to 10% of noise in the input images, that can be the result of the interface between image sensor and the proposed circuit in near-sensor processing, can also be tolerated. By treating the memristive neural networks as hardware subroutines, it is possible to develop an analog system that can speed up complex neural computing for near-sensor data processing of GAN. The main advantages of AM-DCGAN are small on-chip area and possibility to implement it on edge devices and integrate directly to analog sensors to process information in real time and speed up the training. The WOx memristive devices are compatible with 180 nm CMOS process, and the proposed CMOS-memristive
The design of the control circuit and overall chip implementation of the proposed GAN are still open research problems and may be considered in future works. In addition, the implementation of more complex analog GAN architecture with max-pooling, normalization and an on-chip training unit for generation of more complex images is an open problem that can be addressed in future. While, MNIST handwritten digits generation of the architecture with max-pooling, normalization and an on-chip training unit for generation of more complex problems and may be considered in future works. In addition, the implementation of more complex analog GAN can correlate, and the aging simulation cause some of the states to disappear, the effect of non-linearity of memristor programming and non-linear distribution of resistive states in the particular devices can be studied further.

The system level simulation for image generation was performed in Python, considering the outputs and non-idealities of the circuits verified in SPICE. The circuit level simulations were performed in SPICE using 180 nm CMOS technology and Knowm MSS (Multi-Stable Switch) memristor model\cite{2,35} based on the parameters of WOx memristive devices\cite{19,36}. In this model, the current of the device is described by two components, memory-dependent current $I_m$ and Schottky diode current $I_s$, shown in Eq. (2).

$$I = \phi I_m(V, t) + (1 - \phi)I_s(V)$$  \hspace{1cm} (2)

The Schottky current $I_s$ induced by the metal-semiconductor junction in memristive device can be represented as $I_s = \alpha_0 e^{\beta (V_s - \phi V_m)}$, and the parameter $\phi \in [0, 1]$ shows the impact on this current on the device. The parameters $\alpha_0, \beta, \alpha_s, \beta_s$ are positive device specific constants describing an exponential behavior of $I_m$ which are different for each memristor material. The conductance of the device is represented as a total conductance of $N$ metastable switches. The memory-dependent current $I_m$ can be represented as $I_m = V(G_{m0} + \Delta G_m)$, where $G_{m0}$ is a total memristor conductance over $N$ metastable switches and $\Delta G_m$ is a change in conductance relying on the distributions $P_A$ and $P_B$\cite{37}. The distributions $P_A$ and $P_B$ are the probability of transition between $A$ and $B$ states are shown in Eqs. (3) and (4), where $\beta = \frac{1}{VT}$ is a thermal parameter, and $\alpha = \Delta t \phi$. The parameter $\Delta t$ is time step ratio, and $\phi$ is a time scale of the device\cite{35}.

$$P_A = \alpha \frac{1}{1 + e^{\beta(V - V_A)}} = \alpha \Gamma(V, V_A)$$  \hspace{1cm} (3)

$$P_B = \alpha (1 - \Gamma(V, V_B))$$  \hspace{1cm} (4)

The parameters of the applied WOx memristors are the following: $R_{OFF} = 40 \Omega$, $R_{ON} = 250 \Omega$, $V_A = 0.8 V$, $V_B = 1 V$, $\tau = 0.8$, $\phi = 0.55$, $\alpha_f = 10^{-9}$, $\alpha_s = 22 \times 10^{-9}$, $\beta_f = 6.2$\cite{32}.

**FID score calculation.** The calculation of FID score is shown in Eq. (5)\cite{31,38}, where $(m, C), (m_w, C_w)$ are feature-wise image mean and covariance matrices of real and generated images, $Tr$ is a sum all elements of the image matrix along the main diagonal.

$$d^2((m, C), (m_w, C_w)) = \|m - m_w\|_F^2 + Tr(C + C_w - 2\sqrt{CC_w})$$  \hspace{1cm} (5)

The FID scores for memristor variation and device failure in Fig. 5 are calculated as an average of 10 random cases of different variabilities and device failures.

Table 3. Training time per epoch for memristors with different time required for write cycles (10 ns, 100 ns and 1000 ns) and average power consumption per neural computation.

| Update Configuration | Power (W) | Training time (s) |
|----------------------|-----------|-------------------|
|                      | max      | min              | 10 ns | 100 ns | 1000 ns |
| Parallel update of independent columns in layers and independent layers | 0.28 µ    | 47.08 ns         | 0.47  | 4.71   | 47.10   |
| Update of memristors in 4 cycles of independent layers | 2.52 µ    | 0.408 µ         | 0.014 | 0.144  | 1.44    |

Received: 10 December 2019; Accepted: 9 March 2020; Published online: 03 April 2020
References

1. Krestinskaya, O., James, A. P. & Chua, L. O. Neuromemristive circuits for edge computing: A review. IEEE Transactions on Neural Networks and Learning Systems 1–20, https://doi.org/10.1109/TNNLS.2019.2899262 (2019).
2. Goodfellow, I. et al. In Advances in neural information processing systems, 2672–2680 (2014).
3. Yazdanbakhsh, A. et al. Flexigan: An end-to-end solution for fpga generation of generative adversarial networks. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 65–72 (IEEE, 2018).
4. Liu, S. et al. Memory-efficient architecture for accelerating generative networks on fpga. In 2018 International Conference on Field-Programmable Technology (FPT), 30–37 (IEEE, 2018).
5. Yazdanbakhsh, A., Samadi, K., Kim, N. S. & Esmaeilzadeh, H. Ganax: A unified mind-simd acceleration for generative adversarial networks. In Proceedings of the 45th Annual International Symposium on Computer Architecture, 650–661 (IEEE Press, 2018).
6. Chen, W.-H. et al. Cmos-integrated memristive non-volatile computing-in-memory for ai edge processors. Nature Electronics 2, 420–428 (2019).
7. Li, C. et al. Analogue signal and image processing with large memristor crossbars. Nature Electronics 1, 52 (2018).
8. Li, C. et al. Long short-term memory networks in memristor crossbar arrays. Nature Machine Intelligence 1, 49–57 (2019).
9. Wang, Z. et al. Reinforcement learning with analogue memristor arrays. Nature Electronics 2, 115–124 (2019).
10. Wang, Z. et al. In situ training of feed-forward and recurrent convolutional memristor networks. Nature Machine Intelligence 1, 434–442 (2019).
11. Cai, F. et al. A fully integrated reprogrammable memristor-cmos system for efficient multiply-accumulate operations. Nature Electronics 2, 290–299 (2019).
12. Liu, F. & Liu, C. A memristor based unsupervised neuromorphic system towards fast and energy-efficient gan. arXiv preprint arXiv:1806.01775 (2018).
13. Chen, F., Song, L. & Li, H. Efficient process-in-memory architecture design for unsupervised gan-based deep learning using reram. In Proceedings of the 2019 on Great Lakes Symposium on VLSI, 423–428 (ACM, 2019).
14. Lin, Y. et al. Demonstration of generative adversarial network by intrinsic random noises of analog ram devices. In 2018 IEEE International Electron Devices Meeting (IEDM), 3–4 (IEEE, 2018).
15. Fan, Z., Li, Z., Li, B., Chen, Y. & Li, H. H. Red: A reram-based deconvolution accelerator. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1763–1768 (IEEE, 2019).
16. Chen, F., Song, L., Li, H. H. & Chen, Y. Zara: a novel zero-free dataflow accelerator for generative adversarial networks in 3d reram. In Proceedings of the 56th Annual Design Automation Conference 2019, 133 (ACM, 2019).
17. Chen, F., Song, L. & Chen, Y. Regan: A pipelined reram-based accelerator for generative adversarial networks. In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), 178–183 (IEEE, 2018).
18. Radford, A., Metz, L. & Chintalia, S. Unsupervised representation learning with deep convolutional generative adversarial networks. arXiv preprint arXiv:1511.06434 (2015).
19. Chang, T. Tungsten oxide memristive devices for neuromorphic applications (2012).
20. Hardy, C., LeMerrer, E. & Sericola, B. Md-gan: Multi-discriminator generative adversarial networks for distributed datasets. In 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS), 866–877 (IEEE, 2019).
21. Deng, L. The mnist database of handwritten digit images for machine learning research [best of the web]. IEEE Signal Processing Magazine 29, 141–142 (2012).
22. Mendis, S. K. et al. Cmos active pixel image sensors for highly integrated imaging systems. IEEE Journal of Solid-State Circuits 32, 187–197 (1997).
23. Kingma, D. P. & Ba, J. Adam: A method for stochastic optimization. arXiv preprint arXiv:1412.6980 (2014).
24. Saxena, V. & Baker, R. J. Indirect compensation techniques for three-stage fully-differential op-amps. IEEE International Midwest Symposium on Circuits and Systems, 588–591 (IEEE, 2010).
25. Krestinskaya, O., Salama, K. N. & James, A. P. Learning in memristive neural network architectures using analog backpropagation circuits. IEEE Transactions on Circuits and Systems I: Regular Papers (2018).
26. Krestinskaya, O., Irmanova, A. & James, A. P. Memristive non-idealities: Is there any practical implications for designing neural network chips? In 2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1–5 (IEEE, 2019).
27. Li, Y., Wang, Z., Midya, R., Xia, Q. & Yang, J. J. Review of memristor devices in neuromorphic computing: materials sciences and device challenges. Journal of Physics D: Applied Physics 51, 503002 (2018).
28. Ma, W.-H. et al. Device nonideality effects on image reconstruction using memristor arrays. In 2016 IEEE International Electron Devices Meeting (IEDM), 16–7 (IEEE, 2016).
29. Zhang, S., Zhang, G. L., Li, B., Li, H. H. & Schlichtmann, U. Aging-aware lifetime enhancement for memristor-based neuromorphic computing. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1751–1756 (IEEE, 2019).
30. Mozaffari, S. N., Gnawali, K. P. & Tragoudas, S. An aging resilient neural network architecture. In 2018 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 1–6 (IEEE, 2018).
31. Heusel, M., Ramsauer, H., Unterthiner, T., Nessler, B. & Hochreiter, S. Gans trained by a two time-scale update rule converge to a local nash equilibrium. In Advances in Neural Information Processing Systems, 6626–6637 (2017).
32. The generalized metastable switch memristor model, Known.org, 2018. [Online]. Available, https://known.org/the-generalized-metastable-switch-memristor-model/ [Accessed: 05- Jul- 2019].
33. Cao, Y., Sato, T., Sylvester, D., Orshansky, M. & Hu, C. Predictive technology model. Internet, http://ptm.asu.edu (2002).
34. Hu, M. et al. Memristor-based analog computation and neural network classification with a dot product engine. Advanced Materials 30, 1705914 (2018).
35. Molter, T. W. & Nugent, M. A. The generalized metastable switch memristor model. In CNNNA 2016; 15th International Workshop on Cellular Nanoscale Networks and their Applications, 1–2 (2016).
36. Chang, T. et al. Synaptic behaviors and modeling of a metal oxide memristive device. Applied Physics A 102, 857–863 (2011).
37. Nugent, M. A. & Molter, T. W. Ahah computing—from metastable switches to attractors to machine learning. Plos One 9, e85175 (2014).
38. Dowson, D. & Landau, B. The fréchet distance between multivariate normal distributions. Journal of Multivariate Analysis 12, 450–455 (1982).

Author contributions

O.K. conducted the experiments, validated architecture, and designed the circuits. A.J. proposed the idea, circuit blocks, and formulated the experiments for the system. A.J. and B.C. analysed the results. All authors reviewed and took part in the writing of the manuscript.

Competing interests

The authors declare no competing interests.
