Liquid Phase Oxidation on InGaP and Its Applications

Yeong-Her Wang¹ and Kuan-Wei Lee²

¹Institute of Microelectronics, Department of Electrical Engineering, Advanced Optoelectronic Technology Center, National Cheng-Kung University, Tainan 701, Taiwan
²Department of Electronic Engineering, I-Shou University, Kaohsiung County 840, Taiwan

1. Introduction

High-electron-mobility transistors (HEMTs) and heterojunction bipolar transistors (HBTs) have attracted many attentions in high speed and power applications due to the superior transport properties. As compared to AlGaAs pseudomorphic HEMTs (PHEMTs), InGaP-related devices have advantages, such as higher band gaps, higher valence-band discontinuity [1], negligible deep-complex (DX) centers [2], excellent etching selectivity between InGaP and GaAs, good thermal stabilities [3-5], higher Schottky barrier heights [3], and so on. Particularly, the use of an undoped InGaP insulator takes the advantages of its low DX centers and low reactivity with oxygen [6-10], which may still suffer from the high gate leakage issue. In order to inhibit the gate leakage issue, increase the power handling capabilities, and improve the breakdown voltages, a metal-oxide-semiconductor (MOS) structure has been widely investigated. However, it is still lacks a reliable native oxide film growing on InGaP, and very few papers have reported on InGaP/InGaAs MOS-PHEMTs. In addition, the MOS-PHEMT not only has the advantages of the MOS structure (e.g., lower leakage current and higher breakdown voltage) but also has the high-density, high-mobility 2DEG channel.

Over the past years, a study on the liquid phase oxidation (LPO) of InGaP near room temperature has been done [11-14]. The application of surface passivation to improve the InGaP/GaAs HBTs’ performance has also been first demonstrated [13]. The InGaP/GaAs HBTs with surface passivation by LPO exhibit significant improvement in current gain at low collector current regimes due to the reduction of surface recombination current, as compared to those without surface passivation. Moreover, a larger breakdown voltage and a lower base recombination current are also obtained. In this chapter, the oxide film composition and some issues are addressed. Then a thin InGaP native oxide film prepared by the LPO as the gate dielectric for InGaP/InGaAs MOS-PHEMTs application are discussed, and the comparisons between devices with and without LPO passivation on the InGaP/GaAs HBTs are also reviewed.

2. Characterization of the oxide film

The root mean square (rms) value of surface roughness for the \( \text{In}_{0.49}\text{Ga}_{0.51}\text{P} \) sample is estimated to be 1.1 nm before oxidation (i.e., as received) by AFM measurement, and can be

Source: Advances in Solid State Circuits Technologies, Book edited by: Paul K. Chu, ISBN 978-953-307-086-5, pp. 446, April 2010, INTECH, Croatia, downloaded from SCIYO.COM
improved to 0.95 nm after oxidation (i.e., as grown), as shown in Fig. 1. Fig. 2 shows the SIMS depth profiles before and after liquid phase oxidation on In$_{0.49}$Ga$_{0.51}$P. Although LPO on InGaP material has a much slower oxidation rate which is less than 10 nm/h, as comparing to that of the GaAs material, however, it is still feasible to grow a thin oxide film without pH control [15, 16]. The oxidation rate becomes significantly saturated when the oxidation time is longer than an hour, which is measured using a Veeco Instrument DEKTAK and confirmed by SEM.

The XPS depth profiles of the LPO-grown oxide for In$_{0.49}$Ga$_{0.51}$P are shown in Fig. 3(a). Fig. 3(b)-(d) show the XPS surface spectra of the Ga-3d, In-3d, and P-2p core levels, respectively. The binding energies for all spectra are calibrated with the reference (as-received) signal. The as-received sample was dipped into a solution of HF:H$_2$O = 1:200 for 30 s before measurement. From Fig. 3(c)-(d), in comparison with the previous paper [17], the spectrum is rather similar to that of InPO$_4$. This is also confirmed by the values of the O-1s peak energy and energy separations between the main core levels (i.e., Ga-3d, In-3d, and P-2p) in the oxide phases [18]. This clearly suggests that the oxide film is mostly composed of InPO$_4$-like and Ga oxide. In addition, the oxide film may appear to be etched back in the growth solution after 2 h of oxidation. The thermal stability of the oxide layer is also important in
Fig. 2. SIMS depth profiles of the $\text{In}_{0.49}\text{Ga}_{0.51}\text{P}$ sample before (i.e., as received) and after (i.e., as grown) liquid phase oxidation.

device fabrications because high-temperature processes are usually required. Again, XPS is utilized to also important in device fabrications because high-temperature processes are usually required. Again, XPS is utilized to analyze the surface chemistry of the oxide films, as shown in Fig. 3. After 2 h of oxidation, the RTA processes were performed in a furnace.
with N\textsubscript{2} flowing at 300-700 °C for 1 min [13]; however, a peak of InPO\textsubscript{4}-like is still observed. InPO\textsubscript{4} (bandgap energy = 4.5 eV) is chemically stable and has rather good dielectric properties [19]. As a result, the InPO\textsubscript{4} probably acts as a capping layer for the entire oxide film to enhance the thermal stability. However, the experimental results show that high-temperature treatments (700 °C) will change the properties of Ga\textsubscript{2}O\textsubscript{3}, since the XPS energy peak of Ga\textsubscript{2}O\textsubscript{3} shifts to a lower binding energy, and the binding energy is inferred to form the GaO\textsubscript{x} or Ga\textsubscript{2}O\textsubscript{x}. 

(a)

(b)
Fig. 3. (a) The XPS depth profiles of the as-grown oxide film on In$_{0.49}$Ga$_{0.51}$P. The (b)-(d) show the XPS surface spectra for the Ga-3d, In-3d, and P-2p core levels, respectively.

3. InGaP/InGaAs MOS-PHEMT

3.1 Experimental

Figure 4 schematically shows the PHEMT structure grown by the metallorganic chemical vapor deposition (MOCVD) on a semi-insulating GaAs substrate. Hall measurement indicates that the electron mobility is 4000 cm$^2$/V·s, and the electron sheet density is 2.2×10$^{12}$ cm$^{-2}$ at room temperature [11]. The device isolation was accomplished by mesa wet...
etching down to the buffer layer. The ohmic contacts of the Au/Ge/Ni metal were deposited by evaporation and then were patterned by lift-off processes, followed by RTA. The depth of gate recess is 110 nm for reference PHEMT and 100 nm for MOS-PHEMT. After etching the capping layer and the partial Schottky layer, an LPO growth solution was used to generate the gate oxide for the MOS-PHEMT at 50 °C for 30 min. Finally, the gate electrode was formed with Au. Moreover, the oxide layer, as illustrated in the figure, also selectively and simultaneously passivated the isolated surface sidewall. The gate dimension is 2×100 μm² with a drain-to-source spacing of 5 μm.

![Fig. 4. The schematic drawing of the InGaP/InGaAs MOS-PHEMT.](image)

### 3.2 Results and discussion

Figure 5(a) compares the measured I-V characteristics of the MOS-PHEMT with those of the reference PHEMT fabricated under identical conditions. Clearly, good pinch-off and saturation current characteristics are obtained. Due to the higher energy barriers between the metal gate and the Schottky layer, the MOS-PHEMT can be operated at higher gate-to-source voltage ($V_{GS}$) and drain-to-source voltage ($V_{DS}$) than those of the conventional Schottky gate PHEMT, which can enhance the current driving capability. Fig. 5(b) compares the transconductance ($g_m$) and the drain current density ($I_D$) as a function of $V_{GS}$ at $V_{DS} = 4$ V of the MOS-PHEMTs with those of the reference PHEMT. For MOS-PHEMT, the 1.8 V-wide gate voltage swing (defined by 10% reduction from the maximum $g_m$) is higher than that of the PHEMT. The threshold voltage $V_{th}$ of MOS-PHEMT shifts to the left, which is similar to the result of the one with oxide deposited on the Schottky layer [20, 21]. However, the separation region between the oxide-InGaP interface and the InGaAs channel for MOS-
PHEMT is still larger than that of the reference PHEMT in this study, so the drain current density of the PHEMT is smaller than that of the MOS-PHEMT at the same bias $V_{GS}$ due to the decrease of the carrier concentration within the InGaAs 2DEG channel.

![Graph](image1)

**Fig. 5.** (a) Measured I-V characteristics of MOS-PHEMT and PHEMT. (b) The transconductance and the drain current density versus $V_{GS}$ at $V_{DS} = 4$ V for the MOS-PHEMT and the reference PHEMT.
In addition, if the depth of gate recess is etched to be 120 nm, the \( V_{\text{th}} \) becomes more positive, -0.5 V, for MOS-PHEMT with the identical processing conditions including initial pH value (5.0), temperature (50 °C), and oxidation time (30 min). For \( V_{\text{th}} \) shifts to the right, the separation between the oxide-InGaP layer interface and the InGaAs channel layer is decreased due to the consumption of the InGaP during the processes of gate recess and the unique properties of the LPO with the reaction of InGaP, leading to the increase of the total effect of the gate bias on the control of \( V_{\text{th}} \). However, a decrease in the maximum \( g_{\text{m}} \), 63 mS/mm, accompanies the degradation in the saturation current, 84 mA/mm at \( V_{\text{GS}} = 1 \) V. The result is also confirmed by a longer oxidation time, i.e., a thicker oxide layer. This drawback can be overcome by suitable device structures, such as inserting a Si-planar doping layer under the InGaAs channel to increase the carrier density.

The oxide film provides an improvement in the breakdown voltage in terms of the gate leakage current of the MOS structure, supported by the typical gate-to-drain I-V characteristics, as shown in Fig. 6(a). For InGaP MOS-PHEMT, the turn-on voltage, 2.2 V, is obviously higher than that of InGaP PHEMT, 0.8 V, and the corresponding reverse gate-to-drain breakdown voltages, \( B_{\text{VGR}} \), are -14.1 V and -6.5 V, respectively. The turn-on voltage and the \( B_{\text{VGR}} \) are defined as the voltage at which the gate current reaches 1 mA/mm. The gate leakage current can be suppressed at least by more than two orders of magnitude with an oxide film at \( V_{\text{GD}} = -4 \) V. The smaller gate leakage current of MOS-PHEMT is due to the MOs structure and the elimination of sidewall leakage paths that are directly passivated during the oxidation, which is consistent with the result of Fig. 5. In addition, the gate leakage current observed in MOS-PHEMT comes from a gate leakage path at the edge of the mesa [22] that is not present in the MOs capacitor, which may contribute to the Schottky-like I-V characteristics for forward biases. Fig. 6(b) shows the gate current density as a function of reverse \( V_{\text{GS}} \) at different \( V_{\text{DS}} \). Due to the high electric field existing in the gate-to-drain region, hot electron phenomena occur in the narrow band-gap InGaAs channel. Electrons can obtain higher energy to generate electron-hole pairs through the enhanced impact ionization, resulting in easy injection of the holes into the gate terminal [23]. However, in InGaP-related devices, it is more difficult for the holes generated by the impact ionization to overcome the valence band discontinuity and to reach the gate [4], so the bell shaped behavior of the impact ionization does not appear in Fig. 6. Moreover, the gate current density of MOS-PHEMT is significantly improved, which is less than 0.5 \( \mu \text{A/mm} \), as compared to that of PHEMT. In other words, the electrons and holes generated by the impact ionization are decreased to further reduce the drain and gate currents owing to the oxide layer with a high barrier height.

In order to have a better insight into the transient behavior of the studied devices, the gate pulse measurements were performed using a Tektronix 370A curve tracer [24]. \( V_{\text{GS}} \) was pulsed from the \( V_{\text{th}} \) to 0 V with a pulsewidth of 80 \( \mu \)s, while \( V_{\text{DS}} \) was swept from 0 to 4 V. The comparisons between the static and pulsed I-V characteristics for PHEMT and MOS-PHEMT are shown in Fig. 7. The drain current of PHEMT decreased by 9.8%, while the MOS-PHEMT decreased by only 0.63%. To the best of our knowledge, if the pulsewidth is too short, electrons captured by the traps do not have enough time to be fully emitted. However, if the pulsewidth is long enough, all the trapped electrons are de-trapped and will contribute to the drain current. We believe that the differences between dc and pulsed I-V become evident by applying shorter voltage pulses to the gate such as less than 10-\( \mu \)s pulses for PHEMT and MOS-PHEMT. Therefore, it is clear that the oxide passivation on the
Schottky layer can minimize the effect of surface traps, which is consistent with the lower gate leakage current in Fig. 6.

Fig. 6. (a) The typical $I_G$-$V_{GD}$ characteristics of PHEMT with and without an oxide film. (b) The gate current density versus reverse $V_{GS}$ at different $V_{DS}$.
Fig. 7. Gate pulse measurements for (a) reference PHEMT and (b) MOS-PHEMT with $V_{GS}$ pulsed from $V_{th}$ to 0 V with a pulsewidth of 80 $\mu$s, while $V_{DS}$ was swept from 0 to 4 V.

4. InGaP/GaAs HBT with LPO passivation

4.1 Experimental

The structure used for HBT is given in Table 1. The epilayers were grown by a low-pressure MOCVD system on an (100)-oriented semi-insulating (S.I.) GaAs substrate. For InGaP/GaAs HBTs, device fabrication began with emitter definition. The emitter cap layer was removed and stopped at the InGaP active layer. After removing the InGaP layer, a growth solution
was used to form the base oxide (passivation) on the exposed extrinsic surface of base and the base contact was then deposited. Finally, the mesa of base was defined and etched to sub-collector before the collector contact deposition. H$_3$PO$_4$-based etchant was used for GaAs and InGaP. The Au/Ge and Au/Be metals were deposited by evaporation and patterned by lift-off processing to form emitter, base and collector regions, respectively.

| Layer          | Material  | Thickness (nm) | Dopant (cm$^{-3}$) |
|----------------|-----------|----------------|-------------------|
| Cap            | InGaAs    | 45             | 1×10$^{19}$       |
| Graded         | InGaAs    | 45             | 1×10$^{19}$       |
| Sub-emitter    | GaAs      | 130            | 5×10$^{18}$       |
| Emitter        | InGaP     | 40             | 3×10$^{17}$       |
| Base           | GaAs      | 100            | 4×10$^{19}$       |
| Collector      | GaAs      | 750            | 1×10$^{16}$       |
| Etching-stop   | InGaP     | 20             | 5×10$^{18}$       |
| Sub-collector  | GaAs      | 600            | 5×10$^{18}$       |
| S.I. GaAs substrate |        |                |                   |

Table 1. The epitaxial structure of InGaP/GaAs HBT.

4.2 Results and discussion

Figure 8 shows the common-emitter I-V characteristics of the HBT with and without surface passivation by LPO. Clearly, the dc current gain ($\beta$) of HBTs with passivation is improved (increased) 15% when comparing to HBTs without passivation. The higher $\beta$ with surface passivation is due to the reduction of the surface recombination current in the exposed extrinsic base regions by LPO method. The common-emitter I-V characteristics of the devices with and without surface passivation at low collector current regimes are shown.

![Fig. 8. Common-emitter I-V characteristics of the HBTs with and without LPO passivation.](www.intechopen.com)
in Fig. 9. The devices with surface passivation have higher common-emitter $\beta$ than those devices without passivation, due to the reduction of the surface combination velocity by using an oxide layer on the base surface. In addition, the $\beta$ values with and without passivation are 13.3 and 2 at $I_B = 900$ pA, respectively. The maximum increase of 7 fold in the current gain at collector current down to nA level.

![Common-emitter I-V characteristics of the HBTs](image)

Fig. 9. Common-emitter I-V characteristics of the HBTs (a) without and (b) with LPO passivation at low collector current regimes.

Figure 10 illustrates the measured Gummel plots of the devices with and without LPO passivation. The collector currents are almost identical without being affected by the passivation treatment. However, a decrease of the base leakage current at low collector
current levels is obviously observed after oxidation. Moreover, it is found that the recombination current at the extrinsic base region and the base-emitter perimeter are competed against one another, resulting in current reduction at lower base-emitter bias $V_{BE} = 0.4$ V. The increasing $\beta$ is owing to the reduction of the surface recombination current. It can also be indicated that the device with passivation exhibits higher $\beta$ than that without passivation at lower $V_{BE}$ bias. The comparison of $\beta$ versus the collector current is shown in Fig. 11. The collector-base bias is maintained at 0 V. Clearly, the device with LPO passivation shows wider collector regimes from $10^{-10}$ A to 0.1 A. And the maximum shift of

![Fig. 10. Typical Gummel plots of InGaP/GaAs HBTs with and without LPO passivation.](image1)

![Fig. 11. Comparison of the $\beta$ against the collector current $I_C$. The inset shows the base-collector junction breakdown characteristics with and without LPO passivation.](image2)
5 fold in the current gain from collector current of $8.1 \times 10^{-10}$ A to $1.6 \times 10^{-10}$ A can be achieved. This is attributed to the surface state density are suppressed, i.e., the surface recombination current is effectively reduced. The inset shows the base-collector junction current against bias voltage for the devices with and without passivation. For the device with passivation, the breakdown voltage (23.5 V) is higher than that (21.9 V) without passivation at $I = 50 \mu$A. The smaller leakage current is owing to the reduction of the surface recombination by the native oxide passivation in the base region. Above results clearly indicate that the $\beta$ at low (medium) collector current regimes and the breakdown voltage will be increased. Additionally, the base current is decreased for the devices with passivation when comparing to those without passivation, which will be beneficial to low-power electronics and communication applications.

5. Conclusion

The InGaP/InGaAs/GaAs MOS-PHEMT with the In$_{0.49}$Ga$_{0.51}$P oxide as the gate insulator prepared by LPO has been demonstrated. As compared to the counterpart of the conventional InGaP PHEMT, the proposed InGaP MOS-PHEMT can further reduce the gate leakage current at least by two orders of magnitude, increase the breakdown voltage by 200%, and enhance the gate voltage swing. Also, the pulse transient measurement shows much less impact of the surface trap effects for the InGaP MOS-PHEMT. In addition, as compared to the conventional InGaP/GaAs HBTs without surface passivation, the HBTs with LPO passivation possess the characteristics of lower surface recombination currents, higher breakdown voltage and improved higher dc current gain. The HBTs with LPO passivation exhibit 700% improvement in current gain at low collector current regimes by the reduction of surface recombination current, as compared to those without passivation. Therefore, the proposed low-temperature and low-cost LPO can easily be implemented and can provide new opportunities in device applications.

6. Acknowledgements

The authors wish to thank Nan-Ying Yang whose research made this work possible. This work was supported in part by the National Science Council of Taiwan under contract number NSC95-2221-E-006-428-MY3, NSC97-2221-E-214-063, and the MOE Program for Promoting Academic Excellence of Universities.

7. References

[1] M. A. Rao, E. J. Caine, H. Kroemer, S. I. Long, and D. I. Babic, “Determination of valence and conduction-band discontinuities at the (Ga,In) P/GaAs heterojunction by C-V profiling,” J. Appl. Phys., vol. 61, pp. 643-649, 1987.
[2] R. Menozzi, P. Cova, C. Canali, and F. Fantini, “Breakdown walkout in pseudomorphic HEMT’s,” IEEE Trans. Electron Dev., vol. 43, pp. 543-546, 1996.
[3] S. Fujita, T. Noda, A. Wagai, C. Nozaki, and Y. Ashizawa, “Novel HEMT structures using a strained InGaP Schottky layer,” in Proceedings of the 5th Indium Phosphide and Related Materials (IPRM), Paris, France, April 19-22, 1993, pp. 497-500.
[4] H. K. Huang, C. S. Wang, Y. H. Wang, C. L. Wu, and C. S. Chang, “Temperature effects of low noise InGaP/InGaAs/GaAs PHEMTs,” *Solid-State Electron*, vol. 47, pp. 1989-1994, 2003.

[5] H. K. Huang, C. S. Wang, C. P. Chang, Y. H. Wang, C. L. Wu, and C. S. Chang, “Noise characteristics of InGaP-gated PHEMTs under high current and thermal accelerated stresses,” *IEEE Trans. Electron Dev.*, vol. 52, pp. 1706-1712, 2005.

[6] Y. S. Lin, S. S. Lu and Y. J. Wang, “High-performance Ga0.51In0.49P/GaAs airbridge gate MISFET’s grown by gas-source MBE,” *IEEE Trans. Electron Dev.*, vol. 44, pp. 921-929, 1997.

[7] L. W. Laih, S. Y. Cheng, W. C. Wang, P. H. Lin, J. Y. Chen, W. C. Liu, and W. Lin, “High-performance InGaP/InGaAs/GaAs step-compositioned doped-channel field-effect transistor (SCDCFET),” *Electron. Lett.*, vol. 33, pp. 98-99, 1997.

[8] W. C. Liu, W. L. Chang, W. S. Lour, H. J. Pan, W. C. Wang, J. Y. Chen, K. H. Yu and S. C. Feng, “High-performance InGaP/InGaAs HEMT with an inverted delta-doped V-shaped channel structure,” *IEEE Electron Dev. Lett.*, vol. 20, pp. 548-550, 1999.

[9] K. K. Yu, H. M. Chuang, K. W. Lin, S. Y. Cheng, C. C. Cheng, J. Y. Chen, and W. C. Liu, “Improved temperature-dependent performances of a novel InGaP-InGaAs-GaAs double channel pseudomorphic high electron mobility transistor (DC-PHEMT),” *IEEE Trans. Electron Dev.*, vol. 49, pp. 1687-1693, 2002.

[10] H. M. Chuang, S. Y. Cheng, C. Y. Chen, X. D. Liao, R. C. Liu, and W. C. Liu, “Investigation of a new InGaP-InGaAs pseudomorphic double doped-channel heterostructure field-effect transistor (PDDCHFET),” *IEEE Trans. Electron Dev.*, vol. 50, pp. 1717-1723, 2003.

[11] K. W. Lee, P. W. Sze, Y. J. Lin, N. Y. Yang, M. P. Houn, and Y. H. Wang, “InGaP/InGaAs metal-oxide-semiconductor pseudomorphic high-electron-mobility transistor with a liquid-phase-oxidized InGaP as gate dielectric,” *IEEE Electron Device Lett.*, vol. 26, pp. 864-866, 2005.

[12] K. W. Lee, Y. J. Lin, N. Y. Yang, Y. C. Lee, P. W. Sze, Y. H. Wang, and M. P. Houn, “InGaP/InGaAs/GaAs metal-oxide-semiconductor pseudomorphic high electron mobility transistor with a liquid phase oxidized InGaP gate,” in *Proceedings of the 7th IEEE International Conference on Solid-State and Integrated Circuits Technology (ICSICT)*, Beijing, China, Oct. 18-21, 2004, pp. 2301-2304.

[13] K. W. Lee, N. Y. Yang, K. L. Lee, P. W. Sze, M. P. Houng, and Y. H. Wang, “Liquid phase oxidation on InGaP and its application to InGaP/GaAs HBTs surface passivation,” in *Proceedings of the 17th Indium Phosphide and Related Materials (IPRM)*, Glasgow, Scotland, UK, May 8-12, 2005, pp. 516-519.

[14] K. W. Lee, P. W. Sze, K. L. Lee, M. P. Houng, and Y. H. Wang, “InGaP PHEMT with a liquid phase oxidized InGaP as gate dielectric,” in *Proceedings of IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)*, Hong Kong, China, Dec. 19-21, 2005, pp. 609-612.

[15] H. H. Wang, J. Y. Wu, Y. H. Wang, and M. P. Houng, “Effects of pH values on the kinetics of liquid phase chemical enhanced oxidation of GaAs,” *J. Electrochem. Soc.*, vol. 146, pp. 2328-2332, 1999.

[16] H. H. Wang, “Investigation of Liquid Phase Chemical-Enhanced Oxidation Technique for GaAs and Its Application,” Ph.D. dissertation, National Cheng-Kung University, Taiwan, Republic of China, 2000.
[17] G. Hollinger, E. Bergignat, J. Joseph, and Y. Robach, “On the nature of oxides on InP surfaces,” J. Vac. Sci. Technol. A, vol. 3, pp. 2082-2088, 1985.

[18] T. Hashizume and T. Saitoh, “Natural oxides on air-exposed and chemically treated InGaP surfaces grown by metalorganic vapor phase epitaxy,” Appl. Phys. Lett., vol. 78, pp. 2318-2320, 2001.

[19] G. Hollinger, J. Joseph, Y. Robach, E. Bergignat, B. Commere, P. Viktorovitch, and M. Froment, “On the chemistry of passivated oxide-InP interfaces,” J. Vac. Sci. Technol. B, vol. 5, pp. 1108-1112, 1987.

[20] M. A. Khan, X. Hu, G. Sumin, A. Lunev, J. Yang, R. Gaska, and M. S. Shur, “AlGaN/GaN metal oxide semiconductor heterostructure field transistor,” IEEE Electron Device Lett., vol. 21, pp. 63-65, 2000.

[21] D. W. Chou, K. W. Lee, J. J. Huang, P. W. Sze, H. R. Wu, Y. H. Wang, M. P. Houn, S. J. Chang, and Y. K. Su, “AlGaN/GaN metal oxide semiconductor heterostructure field-effect transistor based on a liquid phase deposited oxide,” Jpn. J. Appl. Phys., vol. 41, pp. L748-L750, 2002.

[22] S. R. Bahl, M. H. Leary and J. A. del Alamo, “Mesa-sidewall gate leakage in InAlAs/InGaAs heterostructure field-effect transistors,” IEEE Trans. Electron Devices, vol. 39, pp. 2037-2043, 1992.

[23] T. Suemitsu, T. Enoki, N. Sano, M. Tomizawa, and Y. Ishii, “An analysis of the kink phenomena in InAlAs/InGaAs HEMT’s using two-dimensional device simulation,” IEEE Trans. Electron Devices, vol. 45, pp. 2390-2399, 1998.

[24] K. Balachander, S. Arulkumaran, T. Egawa, Y. Sano, and K. Baskar, “Demonstration of AlGaN/GaN metal-oxide-semiconductor high-electron-mobility transistors with silicon-oxy-nitride as the gate insulator,” Materials Science and Engineering: B, vol. 119, pp. 36-40, 2005.
This book brings together contributions from experts in the fields to describe the current status of important topics in solid-state circuit technologies. It consists of 20 chapters which are grouped under the following categories: general information, circuits and devices, materials, and characterization techniques. These chapters have been written by renowned experts in the respective fields making this book valuable to the integrated circuits and materials science communities. It is intended for a diverse readership including electrical engineers and material scientists in the industry and academic institutions. Readers will be able to familiarize themselves with the latest technologies in the various fields.

How to reference
In order to correctly reference this scholarly work, feel free to copy and paste the following:

Yeong-Her Wang and Kuan-Wei Lee (2010). Liquid Phase Oxidation on InGaP and Its Applications, Advances in Solid State Circuit Technologies, Paul K Chu (Ed.), ISBN: 978-953-307-086-5, InTech, Available from: http://www.intechopen.com/books/advances-in-solid-state-circuit-technologies/liquid-phase-oxidation-on-ingap-and-its-applications
