Design, characterisation, and digital linearisation of an ADC analogue front-end for gamma spectroscopy measurements

T. Kowalski1,2, G. P. Gibiino3, J. Szewiński1, P. Barmuta4,2, P. Bartoszek1, P. A. Traverso3

1 National Centre for Nuclear Research (NCBJ), 05-400 Otwock, Poland
2 Institute of Electronic Systems, Warsaw University of Technology, 00-661 Warsaw, Poland
3 EDM-Lab, Dept. Electrical, Electronic and Information Engineering “G. Marconi” - DEI, University of Bologna, 40136 Bologna, Italy
4 Dept. Electrical Engineering, KU Leuven, 3000 Leuven, Belgium

ABSTRACT
This work presents the design, experimental characterisation, and digital post-distortion (i.e., digital linearisation) of a MHz-range ADC analogue front-end prototype for a gamma radiation spectrometry system under development at the National Center for Nuclear Research (NCBJ) in Poland. The design accounts for the electrical response of the gamma particle detector in providing signal conditioning and ADC protection against high-voltage spikes due to occasional high-energy cosmic radiation, as well as proper ADC clocking. As the front-end inevitably introduces nonlinear distortion and dynamic effects, a characterisation is performed to quantify the actual performance in terms of Total Harmonic Distortion (THD) and Effective Number of Bits (ENOB). Thus, a digital linearisation based on both static and memory polynomial models is successfully applied by means of post-distortion processing, guaranteeing a substantial improvement in THD and ENOB, and demonstrating the effectiveness of the hardware/software method for gamma radiation spectrometers.

Section: RESEARCH PAPER
Keywords: ADC front-end; Receiver characterisation; Receiver linearisation; Gamma Spectrometry System
Citation: Tomasz Kowalski, Gian Piero Gibiino, Jaroslaw Szewinski, Pawel Barmuta, Piotr Bartoszek, Pier Andrea Traverso, Design, characterisation, and digital linearisation of an ADC analogue front-end for gamma spectroscopy measurements, Acta IMEKO, vol. 10, no. 2, article 11, June 2021, identifier: IMEKO-ACTA-10 (2021)-02-11
Section Editor: Giuseppe Caravello, Università degli Studi di Palermo, Italy
Received January 18, 2021; In final form May 7, 2021; Published June 2021
Copyright: This is an open-access article distributed under the terms of the Creative Commons Attribution 3.0 License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.
Corresponding author: Gian Piero Gibiino, e-mail: gianpiero.gibiino@unibo.it

1. INTRODUCTION

Gamma spectroscopy is the discipline studying gamma radiation sources. The identification and characterisation of gamma radiation sources is employed for many purposes, ranging from scientific to industrial, as well as military. In geology, it can be employed for mapping the elements in rock formations (mainly potassium, thorium, and uranium) [1], or for analysis of soil samples [2]. In border security, non-intrusive inspection systems based on gamma spectroscopy can detect materials such as tobacco, illicit drugs, or explosives [3]. Also, gamma spectroscopy systems are commonly used for radiation monitoring, e.g., they are always found near sensitive nuclear apparatuses such as nuclear reactors or particle accelerators. In case of a fault, any radiation exceeding predetermined safe levels can be quickly detected, triggering the shutdown of the system and corresponding actions.

Gamma spectroscopy measurements aim at quantifying the energy of radiated particles. The energy spectrum of such radiation can be experimentally obtained by creating a histogram of the energy levels. Then, the peaks in the spectrum can be related to specific physical processes happening at the atomic scale, granting insights into the nuclear composition of a measured source of radiation.

A gamma spectrometer consists of an ionising radiation detector and an electrical signal receiver. The detector converts the radiation energy of the incoming particles into voltage pulses, the pulse amplitude being proportional to the energy of the particle. Legacy spectrometry systems consist of several modular elements, such as charge-sensitive pre-amplifiers and pulse-shaping filters, to increase pulse duration and make it suitable for the Analogue-to-Digital Converter (ADC). In modern systems, instead, the use of fast ADCs allows to minimise signal conditioning, enabling direct pulse sampling, higher pulse count rate, and a reduced risk of pulse pile-up [4]. After the acquisition,
the captured voltage pulses must be integrated in time to quantify the particles energy, and the accuracy of the estimated energy spectra heavily depends on the receiver performance.

A fundamental problem in spectrometers is the occasional presence of high-energy cosmic radiation interfering with regular acquisitions. Most critically, the voltage spikes resulting from these rare events can have amplitudes an order of magnitude higher than the typical radiation source. Since the acquisition system of spectrometers is normally designed to maximise measurement sensitivity and accuracy, the output signal of the detector is normally set to match the ADC dynamic range with the typical amplitudes received from the target radiation, usually in the few volts range. Therefore, the unwanted cosmic pulses can take amplitude of tens of V, not only saturating but even damaging the ADC. In this context, ADC protection from the high-voltage transient events becomes a system pre-requisite. In legacy spectrometers, this protection is indirectly provided by the pre-amplifier. In direct sampling systems, instead, such protection can be obtained by introducing analogue signal limitation yet paying attention to preserve good receiver linearity within the dynamic range of the ADC. More precisely, both the necessary signal conditioning and the analogue limiter itself will likely introduce dynamic effects and nonlinear distortion, reducing the receiver dynamic range.

The characterisation and correction of ADC-based receiver non-idealities has been subject of extensive research in the literature [5]-[9]. In particular, digital linearisation is an effective approach for compensating the nonlinear dynamic distortion caused by hardware [7]-[9]. It consists of the extraction of a suitable mathematical description of the nonlinear dynamic behaviour of the device, often derived from Volterra-like series representations [9]-[12]. This mathematical model is extracted through a set of measurement procedures, either using time or frequency domain approaches. Once a suitable direct model of the device is extracted, linearisation can be performed by implementing an inverse of the identified model using digital signal processing techniques. Whereas this process is known as digital pre-distortion when linearising signal generators, transmitters, or power amplifiers [13], [14], it can be implemented as Digital Post-Distortion (DPD) for receivers by applying the inverse model to the corrupted samples acquired by the digitiser [8], [15]-[17].

In this work, we present the design, characterisation, and digital linearisation of an ADC analogue front-end for the gamma spectrometry system under development at the Polish National Centre for Nuclear Research (NCBJ). Such a board prototype implements a tailored signal conditioning stage including the ADC protection and it hosts the clock generation for the ADC, as well as all the necessary ADC control hardware. This article extends the one in [18], presented at the 24th IMEKO TC-4 International Symposium and 22nd International Workshop on ADC and DAC Modelling and Testing. The conference contribution was mainly devoted to the metrological characterisation of the front-end in a laboratory setting, and to investigate the feasibility of digital linearisation approaches with application-like pulsed waveforms. In this work, we provide a presentation of gamma spectroscopy systems, in particular targeting the one under development at NCBJ. Moreover, we present the design details for signal conditioning, especially for the on-board reference clock and the assessment of its jitter. For both aspects, new characterisation data is provided. Also, we describe the hardware components of the designed front-end board. Finally, the proposed spectrometry system is tested in field using an actual gamma radiation source (Caesium-137).

The article is organised as follows. In Section 2, the working principles of the gamma spectrometer are provided. Section 3 is dedicated to the design of the analogue front-end prototype, including the signal conditioning stage and ADC reference clock. Section 4 contains the corresponding characterisation performed to verify the suitability of the design. Moreover, it reports the metrological characterisation of the front-end both with the standard-compliant method using sine wave excitations, as well as using pulsed signals typical of gamma spectroscopy applications. In Section 5, the DPD approach is successfully implemented, substantially improving the linearity performance of the receiver protected by the front-end. In Section 6, the characterisation of the front-end in an actual spectrometry system is carried out and DPD is applied in the real-life setting. The effects of the distortion and linearisation are presented for measuring the energy spectrum of Caesium-137. Conclusions are drawn in Section 7.

2. GAMMA SPECTROSCOPY SYSTEM

A fundamental part of a gamma spectrometer is the detector of gamma radiation. The most used type of detector, suitable for a wide assortment of radiations, is the scintillation detector [4]. Its working principle is based on scintillation, i.e., the phenomenon of emission of light in response to the passage of a radiated particle through a material. As the particle travels through the scintillator, it deposits some of its energy, leading to the excitation of electrons within the scintillator. These electrons subsequently emit light as they return to their base energy states. The number of excited electrons is proportional to the energy deposited by the particle which, in turn, determines the number of emitted light photons. In this way, the scintillator responds to each detected particle with an impulse of light, whose intensity is proportional to the particle energy.

The scintillation light is then converted into a measurable electrical signal, proportional to the detected radiation. The most common component employed for this purpose is the photomultiplier, although photodiodes can also be used [4]. A graphical representation of a scintillator coupled to a photomultiplier is shown in Figure 1. Photo-Multiplier Tubes (PMTs) consist of a photocathode, a series of dynodes, and an anode. Incoming light photons from the scintillator hitting the photocathode cause electrons to be ejected from its surface by photoelectric effect. A high-voltage source, typically up to 2 kV, is used to accelerate the electrons through a focusing electrode. When striking a dynode at high speed, each electron causes multiple secondary electrons to be ejected, so that a cascade of electrons is created in the photomultiplier, amplifying the signal. The electrons are then collected on the anode, producing an

![Figure 1. Representation of a scintillator coupled with a photomultiplier within a gamma spectroscopy system.](image-url)
electrical current pulse. A transimpedance amplifier, or a resistor, is then used at the output to convert the current into voltage pulses, which can then be acquired by an ADC and digitally post-processed.

The shape of the voltage pulse corresponding to the incoming radiation is determined by the employed scintillator hardware and by the loading circuit of the photomultiplier. The general mathematical description for a voltage pulse at the anode of the photomultiplier after a single scintillation event is given by [4]:

\[
V(t) = \frac{1}{\lambda - \theta} \frac{Q}{C} \left( e^{-\theta t} - e^{-\lambda t} \right),
\]

where \( \lambda \) is the decay constant of the scintillator, \( \theta \) is the reciprocal of the time constant of the anode circuit, \( Q \) is the total charge collected over the pulse duration, and \( C \) is the combined capacitance of the anode and its loading circuit. The amplitude of the pulse is proportional to the charge collected at the photomultiplier anode, which is linearly dependent on the energy released by the particle during the scintillation event.

An example of voltage pulse shape captured from a scintillation detector is shown in Figure 2. Provided that \( A \) and \( \theta \) are system constants, the pulsed voltage waveform realises a fixed double-exponential shape. The frequency spectrum of such waveform fades out below the noise floor at around 70 MHz, which is then considered as the target bandwidth of the acquisition system, while any spurious frequency content above 70 MHz will be filtered out digitally. To estimate the maximum slew rate of the pulse, the acquired waveform is interpolated with a 9th-order polynomial, and then differentiated, as shown in Figure 2. The resulting maximum slew rate of the pulse is \( SR_{\text{MAX}} = 76.5 \, \text{V/μs} \).

Figure 3 shows the block diagram of the complete spectroscopy system under development at the NCBJ. In the expected final configuration, the voltage pulses from the photomultiplier will be acquired on a FPGA Mezzanine Card (FMC) connected to a Xilinx ZedBoard Zynq-7000 FPGA board. The FMC consists of an ADC, as well as of the circuitry for signal conditioning such as amplification, attenuation, inversion, or level shifting, to ensure the best compliance with ADC specifications (see Section 3). Moreover, the FMC contains the ADC clock, as well as the I2C protocol signals and power supply.

Once the signal is sampled, the digital post-processing for obtaining the energy spectrum is carried out at high-speed by the FPGA. In particular, the post-processing aims at discriminating the individual pulses and obtaining a numerical value proportional to the energy. This can be achieved either by applying pulse integration or by considering the pulse peak. As mentioned in the Introduction, the values corresponding to a series of scintillation events are then distributed into bins of a histogram, creating the so-called energy spectrum. Eventually, the spectrum displays the number of measured counts (y-axis) for a set of energy channels (x-axis).

As an example, Figure 4 shows the energy spectrum for Cobalt-60, a standard material often used for the preliminary calibration of the spectroscopy system. In fact, Cobalt-60 is an isotope displaying two main peaks of the spectrum (C and D in Figure 4) at known precise energy levels (1.1732 MeV and 1.3325 MeV, respectively) representing the energy of gamma rays emitted during its radioactive decay [4]. In the calibration process, this information is then used to scale the energy channels on the x-axis in MeV. The other measured peaks (A and B in Figure 4) correspond to the phenomena of back-scattering and Compton scattering [4].

3. FRONT-END PROTOTYPE DESIGN

A stand-alone prototype ADC front-end board was designed for testing those components to be eventually mounted on the FMC card of the final spectroscopy system shown in Figure 3. The prototype board implements the ADC analogue front-end, the power supply circuitry, the I2C communication interface, and the clock generation to be used for the ADC as well as for the FPGA board. To allow for the linearity characterisation of the front-end alone, the prototype does not include the target ADC for the final application (ADS5474 monolithic pipeline ADC from Texas Instruments [20]), which features 14-bit resolution and sampling rate of 400 MSa/s. Such ADC is differential with a full-scale input of 1.1 V (single-ended) or 2.2 V (differential), requiring a common mode voltage of 3.1 V.

As previously discussed, the ADC analogue front-end should serve two main purposes. Firstly, it should perform attenuation and filtering. Indeed, to maximise the Signal-to-Noise Ratio...
(SNR) of the system, the range of amplitudes of the measured pulses from incoming radiation should correspond to the full-scale of the target ADC. While the voltage amplitudes at the output of the detector could be coarsely adjusted by changing the supply voltage of the photomultiplier, it is desirable to include, by the front-end, a software control functionality to digitally fine-tune the input voltage amplitude. In particular, as from the desired specifications, the gain resolution should be higher than 1 dB, while the digital control should be carried out through the I2C interface, readily available with a connector on the FMC.

Secondly, the front-end is supposed to protect the ADC by means of an analogue limiter circuit. Such ADC protection should clamp input voltage pulses of up to an order of magnitude above the ADC full-scale, providing sufficient protection from unwanted cosmic pulses which could damage the ADC. At the same time, clamping should be sufficiently fast, given that the pulse rise-time at the output of the scintillator is in the order of 10 ns. Moreover, a minimum of 70-MHz acquisition bandwidth is requested to completely capture the spectrum at the pulsed output of the detector.

3.1. Signal Conditioning Stage

The block diagram of the designed ADC front-end is shown in Figure 5. It is composed of a diode used for protecting the circuit from the ns-range over-voltage pulses, a digital step attenuator (DSA) for the adjustment of the measurement range, a fully differential amplifier (FDA) for signal buffering and single-ended to differential conversion, and an anti-aliasing filter.

The input parasitic capacitance ($C_P$) of the front-end should be sufficiently low to allow for the requested bandwidth $f_{BW}=70$ MHz. Considering an input resistance $R_{IN}=50$ Ω, the parasitic capacitance must satisfy $C_P < \frac{1}{2\pi f_{BW} R_{IN}} \approx 45.5$ pF. In the proposed solution, a first clamping stage is embodied by a transient-voltage-suppression (TVS) diode from Nexperia (PESD5V0C1BSF), with a rated $C_P=0.2$ pF and a reverse stand-off voltage of 5 V. The chosen TVS diode is bidirectional, meaning that it will protect against both positive and negative transients, as the pulse polarity depends on the configuration of the radiation detector.

To provide a flexible control across the overall gain of the signal conditioning chain, a digital step attenuator (DSA) was used. A 6-bit DSA from Analog Devices (HMC472A) with a variable attenuation from 0.5 dB to 31.5 dB in 0.5-dB steps was chosen for the design. The attenuation is set directly by I2L/CMOS-compatible input pins, which can be interfaced with I2C control.

Signal conversion from single-ended to differential is required to feed the ADC. Typical solutions include a balun or a Fully Differential Amplifier (FDA). While a balun would introduce less additive noise, an FDA can provide a suitable additional gain. Moreover, while the TVS diode can protect from the largest pulses, the pulse voltage amplitude must be adapted to the ±1.1 V full-scale range of the targeted ADC. In this sense, the FDA can provide the necessary additional clamping stage. Eventually, an FDA from Texas Instruments (LMH6553) was chosen, featuring voltage-controlled output clamping, 900-MHz bandwidth, and a slew rate of 2300 V/μs. A resistive network for the FDA was optimised by MATLAB and LT-Spice simulations to obtain an input impedance of 50 Ω and voltage gain of 2 V/V, allowing to compensate all insertion loss potentially arising in the system. A 10-pF capacitor was placed at the FDA output along with two 50-Ω output matching resistors to implement an anti-aliasing RC filter with a cut-off frequency of ~160 MHz.

3.2. ADC reference clock

Beyond the signal conditioning, the designed prototype board is also aimed at testing a low-jitter 400-MHz clock for the ADC. In this context, let us consider the main noise sources impacting the total SNR of the ADC ($SNR_{ADC}$), which can be calculated as:

$$SNR_{ADC}(dB) = -20 \log \left( \frac{SNR_0}{2^{\frac{(SNR_T + SNR_J)}{2}}} \right) + 10 \log \left( \frac{SNR_T}{2^{\frac{(SNR_J + SNR_T)}{2}}} \right) + 10 \log \left( \frac{SNR_J}{2^{\frac{(SNR_J + SNR_T)}{2}}} \right),$$

where $SNR_0$ (in dB) is due to quantisation noise, $SNR_T$ (in dB) is due to thermal noise, and $SNR_J$ (in dB) is due to total jitter. In high-speed pipelined ADCs such as the one considered here, the thermal noise limits the SNR at low input frequencies, while the clock jitter mainly influences the high frequencies [19].

The $SNR_J$ for a full-scale sine wave input can be expressed by the well-known formula $SNR_J(dB) = (1.761 + 6.02 N)$, $N$ being the number of bits of the ADC. Considering that the nominal resolution of the ADS5457 is 14 bits, it holds that $SNR_J = 86.04$ dB. As from datasheet [20], the limit due to thermal noise is estimated at $SNR_T = 70.3$ dB, while the estimated overall maximum performance is $SNR_{ADC} = 70.1$ dB. Using the data in the formula above, one can deduce a requirement for the noise due to jitter, resulting in $SNR_J \geq 75.2$ dB.

Let us consider the relationship between the total jitter affecting the sampling process and the resulting impact on the SNR [18]:

$$SNR_J = -20 \log \left( 2\pi f_{IN} t_{J,EXT} \right),$$

where $f_{IN} = 11.1$ MHz and $t_{J,EXT} = 2492$ fs.

![Figure 5. Block diagram of the designed ADC analogue front-end.](image)

![Figure 6. External clock source RMS jitter ($t_{J,EXT}$) required to keep $SNR_{ADC}$ > 70.1 dB, as a function of the input frequency ($f_{IN}$).](image)
where $f_{IN}$ is the frequency of the input signal to be sampled, and $t_{J,TOT}$ is the RMS value of the total jitter. The total jitter impacting on the A/D process is a function of the timing jitter of the external clock source ($t_{J,EXT}$) as well as the aperture jitter ($t_{J,IN}$) of the ADC, which is dependent on the noise of the internal clock buffer [20]:

$$t_{J,EXT} = \sqrt{t_{J,TOT}^2 - t_{J,IN}^2}$$  \hspace{1cm} (4)

where $t_{J,IN} = 103 \text{ fs}$ for the ADS5457. Figure 6 shows the relationship between the requirement for maximum RMS timing jitter of the external clock ($t_{J,EXT}$) and the input sinewave frequency ($f_{IN}$). Given that the maximum slew rate of the voltage pulses at the output of the photomultiplier is $SR_{MAX} = 76.5 \text{ V/μs}$, and considering that this value corresponds to a pure sinewave of $f_{IN} = \frac{SR_{MAX}}{2\pi f_{IN}} \cong 11.1 \text{ MHz}$, the plot in Figure 6 indicates that it must hold $t_{J,EXT} \leq 2492 \text{ fs}$ to keep $SNR_J \geq 75.2 \text{ dB}$ $SNR_{ADC} \geq 70.1 \text{ dB}$.

To satisfy the design jitter requirements, a clock-generating IC (LMK03318 from Texas Instruments) was combined with a 25-MHz crystal oscillator reference (TXC 7M-25MEEQ). Also, an additional input port provides the option of connecting an external reference. The IC is controllable by I2C interface and should deliver RMS timing jitter in the 100-fs-range as from datasheet, which is deemed enough to satisfy the minimum requirement for the $SNR_{ADC}$.

3.3. Board implementation

A four-layer Printed Circuit Board (PCB) was designed to implement the front-end prototype. The top layer is used for routing all analogue and a subset of digital traces, as well as for mounting all the components. The second layer is a ground plane, which serves as the reference plane for controlled-impedance traces on the top layer. The third layer is used for routing power connections, while the bottom layer contains the remaining digital traces. To preserve signal integrity, all signal traces in the analogue front-end, as well as the clock signal path, were calculated to have 50-Ω characteristic impedance. In addition, these traces were also shielded from interference via fences. Special care was also taken when laying out the step-down switching regulator, as it is likely to generate the most Electromagnetic Interference (EMI).

The board is equipped with gold-pin headers for I2C communication with an external device, e.g., a microcontroller. To control the DSA via the I2C interface, a MAX7320 I/O expander was used, and a set of headers allows to select the control of the DSA either by I2C or manual control by a Dual In-line Package (DIP) switch.

Concerning power supply, Linear Low-Dropout (LDO) regulators offering voltage stabilisation, very low noise, and no additional interferences affecting ADC readouts, are used to convert the 12 V supply received from the carrier board into lower voltages. However, LDOs are quite inefficient when the difference between regulated output voltage and input voltage is large. The lowest regulated voltage is 1.8 V, as required by the output buffers of the clock generator, causing the LDO to work at efficiency below 15%. To avoid excessive power dissipation in this specific case, the 12 V input voltage was first converted to 6 V with a high-efficiency step-down switching regulator (LTC8609A from Analog Devices), offering efficiency above 90%. The switching frequency was set to 1.8 MHz to allow for a small inductor in the step-down converter, which is important on an FMC board with limited space. Additionally, the device has spread spectrum functionality, lowering EMI [21] and improving signal integrity. The output 6 V voltage is eventually converted into the required positive and negative supply voltages using LDOs. Two sets of gold-pin headers are also used for every linear regulator to enable the user to switch it on/off, and to test-point the regulated voltage. A photo of the manufactured board is shown in Figure 7.

4. EXPERIMENTAL CHARACTERISATION

In this Section, the characterisation performed for the designed prototype are described. They include phase noise measurement for the on-board ADC clock and a metrological characterisation in terms of Total Harmonic Distortion (THD)
and Effective Number of Bits (ENOB) for the whole acquisition path including the front-end. Also, the behaviour of the front-end is measured under application-like pulsed excitation.

### 4.1. Clock jitter characterisation

The clock-generating device (LMK03318) was programmed through I2C interface, connecting the circuit to a microcontroller board (Nucleo-F446RE). The device was configured to provide one differential output of a 400 MHz signal at the SMA port, while all other outputs were terminated with 100-Ω resistors. To evaluate the RMS time jitter, phase noise measurements were carried out by means of the setup in Figure 8 using the Agilent E5052A signal source analyser and a TTI CPX400DP power supply for powering the prototype board.

Phase noise measurements provide a single sideband noise density spectrum of a signal at different offset frequencies from the carrier at 400 MHz. The RMS jitter value is found by integrating the phase noise spectrum over a range of offset frequencies (in this case, 10 Hz - 10 MHz). For this device, the obtained RMS jitter is \( \approx 440 \text{ fs} \) in the configuration with on-board 25-MHz reference, despite the presence of spurious components coming from the power supply, e.g., at 30 Hz, 50 Hz, 120 Hz and 160 Hz (see Figure 9). When removing these most evident spurious components via software, the RMS jitter value reaches \( \approx 312 \text{ fs} \). At the same time, it is worth noting that no spurious components are found at 1.8 MHz (corresponding to the switching frequency of the main on-board power converter), demonstrating that EMI was well contained. The measured jitter performance validates the suitability of the designed clock generation.

### 4.2. Metrological characterisation of the acquisition channel

A metrological characterisation of the prototype front-end alone, i.e., neglecting any effect of ADC at the output, was performed. To this aim, we adopt the measurement setup shown in Figure 10 and Figure 11. The Arbitrary Waveform Generator (AWG) output (Agilent 81150a) is split by means of a 50-Ω-terminated divider to feed, with the same excitation, two parallel acquisition paths. In the first path, the split signal is applied to the device-under-test (DUT), i.e., the analogue front-end. A high-linearity instrumentation amplifier (Tegam 4040) was used to transform the differential output of the front-end into the first channel of a 100-MHz, 100-MSa/s, 14-bit digitiser board (National Instruments PXI-5122) which, given the much higher linearity and lower noise, is here considered as an ideal acquisition device. In the second path, i.e., the reference acquisition path, the output of the splitter directly feeds the second channel the PXI-5122 digitiser board.

A preliminary test procedure was carried out using sinusoidal tone excitations up to 1 MHz, so to avoid introducing any spurious effect due to the digitiser, e.g., the initial roll-off of the anti-alias filter. The measurement data was then processed according to Standard IEEE 1241 [22]. For this specific characterisation, no reference acquisition is needed, thus only the receiver chain comprising the front-end under test was used. The considered figures of merit (FoM), i.e., THD and ENOB, are reported in Figure 12 and Figure 13, respectively, for a set of acquired frequencies and amplitudes. As can be seen, the prototype front-end introduces a clear dependency on the input signal amplitude. While the distortion at -12 dBFS is negligible over the measured frequency range, it substantially deteriorates when the excitation approaches the full scale, reporting THD as high as -30 dB and minimum ENOB of around 5 at -1 dBFS. This could be attributed to the nonlinear characteristic of the TVS diode, as well as to the low-frequency performance of the switching circuitry inside of the digital step attenuator.
4.3. Application-like pulse measurements

The prototype front-end was tested for application-like spectroscopy measurements. Indeed, as discussed in Section 2, in a realistic scenario the front-end would only receive specific signals, namely exponential pulses of a given duration and different amplitudes. Therefore, an additional characterisation was performed employing pulsed excitations modelled from experimental data of an actual scintillator. These pulsed waveforms could be easily generated by programming the AWG yet within its 50-MHz limit in high-amplitude mode. Then, the impact of the front-end on the pulse shape was quantified by comparing the waveforms distorted by the front-end under test with those acquired through the ideal reference path.

Considering that the PXI-5122 is not as fast as the ADS5474 ADC targeted for the final application, slower pulses excitations with 1-µs and 0.5-µs pulse widths were used to allow for a sufficiently high number of acquired samples per pulse, yet respecting the pulse shape produced by the detector. Both positive and negative polarities were considered, and sequences of 20 pulses with increasing amplitudes from zero up to the full scale of the ADC front-end were programmed into the AWG. All acquired signals were normalised in amplitude and delay to allow for numerical comparison. Additionally, spectrum equalisation was performed to compensate for the baseline wander effect due to the presence of AC-coupling capacitors in the front-end.

To characterise the performance of the front-end with respect to the ideal reference, two quantities were used. Firstly, the Normalised Root Mean Square Deviation (NRMSD) between the waveforms acquired from the two channels was calculated. Secondly, each of the pulses was integrated, as done for gamma spectroscopy measurements. Then, the NRMSD between the integral values calculated from the actual and reference receivers were obtained, quantifying the deviation that would directly map into the energy spectrum of the measured material. Tables 2 and 3 report the calculated deviations, while Figure 14 and Figure 15 show the shape of a single pulse at full scale amplitude for both acquisition paths. While the negative pulses do not show substantial deviation from the reference, the positive pulses are significantly distorted, hinting at the presence of nonlinear dynamic effects by the front-end.

5. DIGITAL LINEARISATION

To improve the linearity performance of the front-end under test, a DPD (i.e., digital linearisation) method was implemented. With post-distortion, the acquired signals are post-processed exploiting an inverse modelling of the whole receiver path. To this aim, we used a memory polynomial model, a well-known and effective formulation derived from the Volterra series representation, where the memory cross-terms are neglected [13]. Such a mathematical description is well suited for modelling

![Figure 14. 1-µs positive pulse with full-scale amplitude, after passing through the two signal acquisition chains (reference and the one including the DUT).](image1)

![Figure 15. 1-µs negative pulse with full-scale amplitude, after passing through the two signal acquisition chains (reference and the one including the DUT).](image2)

![Figure 16. Total harmonic distortion (9 harmonics) of the acquisition chain including the ADC front-end after digital post-distortion, measured at -1 dBFS.](image3)

![Figure 17. Effective number of bits of the acquisition chain including the ADC front-end after digital post-distortion, measured at -1 dBFS.](image4)
the nonlinear dynamic behaviour, and it finds broad use in digital pre-distortion of radiofrequency (RF) power amplifiers. The memory polynomial model is formulated as follows [13]:

\[ y(n) = \sum_{m=0}^{M} \sum_{k=1}^{K} a_{mk} x(n-m) |x(n-m)|^{k-1}, \]  

(5)

\( M \) being the memory depth and \( K \) the nonlinear order. In theory, a high model order could provide high prediction accuracy, as it would better describe stronger nonlinearities. However, the identification of many model coefficients can often become ill-conditioned, since increasingly larger dataset of independent measured responses is needed to properly fit all coefficients. In this research, tests were carried out by progressively increasing \( K \) and \( M \) for a dataset of application-like pulsed waveforms; it was found that increasing the model order beyond \( K = 5 \) and \( M = 3 \) did not provide improved prediction capabilities. Out of the different tests, two cases were considered: a static \( (M = 0) \) polynomial model with \( K = 5 \), and a memory polynomial model with \( K = 5 \) and \( M = 3 \).

Rather than inverting the direct model by means of iterative or nonlinear optimisation algorithms, an indirect coefficient learning approach was used for the identification of the inverse model from time-domain measurement data, using the method in [23]. In a first characterisation, the inverse model was trained on a global dataset composed by acquisitions of sine-wave excitations at 10 kHz, 100 kHz, and 1 MHz. Then, a new experimental characterisation (again, according to IEEE 1241-2010) of the whole receiver chain composed by the combination of the analogue front-end and the DPD was performed and repeated by sweeping the input frequency from 1 kHz to 1 MHz. The THD and ENOB for the linearised receiver are plotted in Figure 16 and Figure 17, respectively. In the 1 kHz-1 MHz range, an improvement in THD of up to 15 dB was obtained with the static polynomial model, and of up to 20 dB with a memory polynomial model. The corresponding improvement in ENOB is more than 2 bits using the static polynomial model, and more than 3 bits using the memory polynomial model. It can be noticed that the linearity is particularly effective in the band from 10 kHz to 1 MHz, which corresponds to those particular frequencies used for post-distorter coefficient training.

DPD was also applied for the acquisition of pulsed waveforms. In this case, the inverse models were separately trained for 0.5-\( \mu \)s and 1-\( \mu \)s pulse lengths, as well as for positive and negative polarities. Figure 18 shows the pulse shape obtained after post-distortion using different models, and in comparison, to the reference channel. Table 1 and Table 2 summarise the values of the deviations from the reference in all tested cases. A significant reduction in the deviations was achieved for positive pulses, which showed the highest distortion. For example, the NRMSD was lowered more than four times in the case of 1-\( \mu \)s pulses. For negative pulses, the post-distortion had less impact, as the behaviour of the front-end was found to introduce less distortion. Using an inverse model with memory brings a further improvement only in the case of 1-\( \mu \)s positive pulses, as the other cases do not show substantial dynamic effects.

6. MEASUREMENTS USING THE SPECTROMETRY SYSTEM

The proposed methodology was tested with the complete spectrometry system setup at the NCBJ, corresponding to the block diagram previously introduced in Figure 3. The photo of the deployed system is shown in Figure 19. It includes an in-house Lanthanum Chloride scintillator developed at the NCBJ, coupled to the PMT and placed next to a source of gamma radiation, namely a sample of Caesium-137 (behind the green lead shield). The PMT is supplied with 1.6 kV from a high-voltage source. The FMC board includes the already introduced ADS5474 dual-channel ADC, while a Xilinx ZC-702 FPGA carrier board contains the Zynq-7000 SoC for real-time digital processing of the sampled data.

The voltage signal from the radiation detector is divided via a resistive power splitter into reference and test paths, following the same approach as in Figure 10 and Figure 11 for the PXI-based test setup previously adopted. The reference path is

![Image](https://via.placeholder.com/150)

**Figure 18.** 1-\( \mu \)s positive pulse with full-scale amplitude after digital post-distortion.
directly connected to one of the digitiser channels, while the test path consists of the designed analogue front-end board, i.e., the Device Under Test (DUT), whose output is connected to the second channel of the digitiser. The DUT is supplied from a HAMEG HMP4040 power supply.

The spectrometry setup was used to capture a dataset consisting of $10^4$ events from the scintillator, whose associated voltage pulses are concurrently acquired by both the reference and test ADC channels. The pulses have a duration of ~100 ns and amplitudes of up to 1 V. The waveform of a single captured pulse is shown in Figure 20. Digital linearisation was applied to the captured pulses using the same approach as in Section 5. More precisely, the acquisitions from both reference and DUT paths allowed to identify the inverse DUT model, then to perform digital linearisation by adopting the same post-distortion model formulation and orders as in Section 5. As shown in Figure 20, the nonlinear pulse waveform displays a sensibly lower amplitude w.r.t. to the reference acquisition, as well as a distorted shape, whereas both the static and the nonlinear dynamic post-distortion allow for a linearised pulse acquisition.

Just as performed in Section 5, the individual pulses were integrated to calculate a value directly proportional to their energy. Also, in this case, the deviation between the channels is quantified using NRMSD between the waveforms as well as NRMSD between the integral values computed from the waveforms. The obtained values confirm that the deviation from reference is significantly reduced by the digital linearisation. In particular, the static polynomial model ($K = 5, M = 0$) reduced the NRMSD from 5.86% to 3.8%, while adding the memory terms ($K = 5, M = 3$) allowed a further reduction down to 1.98%. Similarly, the NRMSD of the integral values was reduced from 5.52% to 1.99% with the static polynomial model, and to 1.09% using the model with memory (see Table 3).

Finally, the energy spectrum from a 250-channel histogram of the integral values was estimated both with and without digital linearisation (Figure 21). As the pulses with low amplitude are less distorted, the lower energy part of the spectrum is reasonably similar to the reference. However, at higher pulse amplitudes (i.e., at higher energies) the whole spectrum content, and most notably the gamma photo-peak (~662 keV for Caesium-137), is shifted towards lower energies by non-compensated nonlinearities (Figure 21a). The energy spectrum linearised using the static model (Figure 21b) shows a reduced yet still substantial deviation, whereas the DPD with memory (Figure 21c) ensures the best alignment with the reference spectrum over the entire energy range.

7. CONCLUSION

In this work, the design, characterisation, and performance assessment of an analogue front-end for use in the gamma spectrometry system of the NCBJ was presented. The front-end was designed to properly condition the pulsed signals at the output of the detector and protect the receiver from high-voltage spikes due to cosmic radiation. It also provides a suitable, low-timing jitter clock reference for the ADC within the receiver.

An extensive characterisation of the protected receiver equipped with the designed front-end allowed to quantify the
reduction of the dynamic range inevitably caused by the analogue limiting stage, as well as by the necessary signal conditioning. A digital linearisation approach based on the identification of an inverse nonlinear dynamic model of the receiver, and its application for post-distortion, allowed to recover the necessary linearity to guarantee the accurate acquisition of the fast pulses generated by the radiation detector.

In-field experiments involving actual spectrometry measurements of a Caesium-137 radiation source confirmed the suitability of the designed front-end, as well as the effectiveness of the digital linearisation approach, which allows to compensate for critical peak shifts in the estimated energy spectra caused by receiver nonlinear distortion.

ACKNOWLEDGEMENT

The authors would like to thank Prof. A. Lewandowski (Institute of Electronic Systems, Warsaw University of Technology, Warsaw, Poland) for financing the conference fee.

REFERENCES

[1] R. L. Grasty, R. B. K. Shives, Applications of gamma ray spectrometry to mineral exploration and geological mapping, Exploration 97: Fourth Decennial Conference on Mineral Exploration, 1997.

[2] F. Ghanbari, Soil Sampling and Analysis (Using High Resolution Gamma Spectroscopy), 3rdRMCC Workshop, April 2007. Online [Accessed 05 June 2021].

https://www.osu.gov/servlets/pref/1267355

[3] C. L. Fontana et al., Detection system of the first rapidly relocatable tagged neutron inspection system (rtnis) developed in the framework of the European h2020 e-bord project", Physics Procedia 90 (2017), pp. 279-284. DOI: 10.1016/j.phpro.2017.09.010

[4] G. F. Knoll, Radiation detection and measurement, John Wiley & Sons, 2010.

[5] V. Pálfi, T. Virosztek, I. Kollár, Full information ADC test procedures using sinusoidal excitation, implemented in MATLAB and LabVIEW, Acta IMEKO 4(3) (2015), pp. 4-13. DOI: 10.21014/acta.imeko/v4i3.257

[6] H. Zhengbing, R. Kochar, O. Kochar, S. Jun, H. Klym, Method of integral nonlinearity testing and correction of multi-range ADC by direct measurement of output voltages of multi-resistors divider, Acta IMEKO 4(2) (2015), pp. 80-84. DOI: 10.21014/acta.imeko/v4i2.230

[7] D. Hummels, Performance improvement of all-digital wide-bandwidth receivers by linearization of ADCs and DACs, Measurement 31(1) (2002), pp. 35–45. DOI: 10.1016/S0263-2241(01)00012-4

[8] E. Balestrieri, P. Daponte, S. Rapuano, A state of the art on ADC error compensation methods, IEEE Transactions on Instrumentation and Measurement 54(4) (2005), pp. 1388–1394. DOI: 10.1109/TIM.2005.851083

[9] H. Landin, P. Händel, Look-up tables, dithering and Volterra series for adc improvements, in Design, Modeling and Testing of Data Converters, Springer, 2014, pp. 249–275.

[10] D. Mirri, G. Iuculano, P.A. Traverso, G. Pasini, F. Filicori, Non-linear dynamic system modelling based on modified Volterra series approaches, Measurement 33(1) (2003), pp. 9–21. DOI: 10.1016/S0263-2241(02)00037-4

[11] D. Mirri, G. Pasini, P. A. Traverso, F. Filicori, G. Iuculano, A finite-memory discrete-time convolution approach for the nonlinear dynamic modelling of s/l-adc devices, Computer Standards & Interfaces 25(1) (2003), pp. 33–44. DOI: 10.1016/S0920-5489(02)00076-4

[12] N. Bjørnell, P. Suchánek, P. Handel, D. Ronnow, Measuring volterra kernels of analog-to-digital converters using a stepped three-tone scan, IEEE Transactions on Instrumentation and Measurement 57(4) (2008), pp. 666–671. DOI: 10.1109/TIM.2007.911579

[13] J. Kim, K. Konstantinou, Digital predistortion of wideband signals based on power amplifier model with memory, Electronics Letters 37(23) (2001), pp. 1417–1418.

[14] T. Kowalski, B. Dąbek, G. P. Gibiino, S. B. Habib, P. Barnuta, A measurement setup for digital pre-distortion using direct rf undersampling, Proc. 22nd International Microwave and Radar Conference (MIKON), IEEE, 2018, pp. 438–439.

[15] P. A. Traverso, G. Pasini, A. Raffo, D. Mirri, G. Iuculano, F. Filicori, On the use of the Discrete-Time Convolution Model for the compensation of non-idealities within digital acquisition channels, Measurement 40(5) (2007), pp. 527–536. DOI: 10.1016/j.measurement.2006.09.011

[16] K. Shi, A. Redfern, Blind Volterra system linearization with applications to post compensation of ad nonlinearities, IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), 25-30 March 2012, Kyoto, Japan, pp. 3581–3584. DOI: 10.1109/ICASSP.2012.6286690

[17] Z. Alina, O. Amrami, On digital post-distortion techniques, IEEE Transactions on Signal Processing 64 (3) (2015), pp. 603–614. DOI: 10.1109/TSP.2015.2477826

[18] T. Kowalski, G. P. Gibiino, P. Barnuta, J. Szewinski, P. A. Traverso, Digital post-distortion of an ADC analog front-end for gamma spectroscopy measurements, Proc. 24th IMEKO TC4 International Symposium and 22nd International Workshop on ADC and DAC Modelling and Testing, Palermo, Italy, 14-16 September 2020, pp. 141–145. Online [Accessed 17 June 2021] https://www.imeko.org/publications/tec4.2020/IMEKO-TC4-2020-27.pdf

[19] Y. Selim, Y. Lasheen, M. Ali, T. Zakla, Removal of Alycon II, CGR, MeV 60Co Teletherapy Head and Evaluation of Exposure Dose. Journal of Environmental Protection 4(12) (2013), pp. 1435-1440. DOI: 10.4236/jep.2013.412164

[20] Texas Instruments, 14-Bit, 400-MSPS Analog-to-Digital Converter, ADS5474 datasheet, July 2007 [Revised Dec. 2017] Online [Accessed 05 June 2021].

https://www.ti.com/lit/ds/symlink/ads5474.pdf

[21] Scott, K. and Zimmer, G., 2014. Spread Spectrum Frequency Modulation Reduces EMI. Technical Article, Analog Devices.

[22] S. Tilden, S. Max, J. Blair, F. Alegria, E. Balestrieri, N. Bjørnell, J. Calvin, D. Dallet, P. Daponte, L. De Vito, et al., 1241-2010 IEEE standard for terminology and test methods for analog-to-digital converters.

[23] C. Eun, E. J. Powers, A new volterra predistorter based on the indirect learning architecture, IEEE transactions on signal processing 45(1) (1997), pp. 223–227. DOI: 10.1109/78.552219