Accelerating Number Theoretic Transformations for Bootstrappable Homomorphic Encryption on GPUs

Sangpyo Kim, Wonkyung Jung, Jaiyoung Park, and Jung Ho Ahn
Seoul National University, Seoul, Republic of Korea
{vnb987, jungwk, jeff1273, gajh}@snu.ac.kr

Abstract—Homomorphic encryption (HE) draws huge attention as it provides a way of privacy-preserving computations on encrypted messages. Number Theoretic Transform (NTT), a specialized form of Discrete Fourier Transform (DFT) in the finite field of integers, is the key algorithm that enables fast computation on encrypted ciphertexts in HE. Prior works have accelerated NTT and its inverse transformation on a popular parallel processing platform, GPU, by leveraging DFT optimization techniques. However, these GPU-based studies lack a comprehensive analysis of the primary differences between NTT and DFT or only consider small HE parameters that have tight constraints in the number of arithmetic operations that can be performed without decryption.

In this paper, we analyze the algorithmic characteristics of NTT and DFT and assess the performance of NTT when we apply the optimizations that are commonly applicable to both DFT and NTT on modern GPUs. From the analysis, we identify that NTT suffers from severe main-memory bandwidth bottleneck on large HE parameter sets. To tackle the main-memory bandwidth issue, we propose a novel NTT-specific on-the-fly root generation scheme dubbed on-the-fly twiddling (OT). Compared to the baseline radix-2 NTT implementation, after applying all the optimizations, including OT, we achieve 4.2× speedup on a modern GPU.

I. INTRODUCTION

In the current cloud computing era, users exploit a convenient environment in which to access cloud resources easily. However, this convenience poses a new privacy concern. To access cloud computing environments, a user should send private data to the cloud server. However, such processes increase the possibility of leaking private data.

Homomorphic encryption (HE) [30] has been highlighted as a safe way to solve this privacy problem. HE is a cryptographic scheme that enables computation on encrypted messages (called ciphertexts). The results of computing on ciphertexts followed by decryption are identical to those when applying the computation to corresponding unencrypted messages. With HE, a user encrypts her data in a private space while saving the key for decryption. The cloud server can perform a series of computations on the encrypted data. Even if the cloud server becomes compromised, the intruder cannot decrypt the encrypted data without the private key; hence, the privacy of user’s data is still ensured.

Ciphertext in HE is represented as multiple polynomials whose coefficients are represented as big integers. The magnitude of the big integer is bounded by the ciphertext modulus Q. However, performing arithmetic operations on big integers is inefficient. Typical HE schemes [3], [8], [16] use the Chinese remainder theorem (CRT) to avoid arithmetic operations with big integers. When considering a polynomial as a sequence of coefficients, CRT converts a sequence of coefficients into multiple sequences of residues, where each sequence has a different modulus. The length of each sequence is identical to the degree of the polynomial, and the number of sequences is identical to the number of primes needed to represent a big integer uniquely.

The number Theoretic Transform (NTT) [11] is a specialized form of the Discrete Fourier Transform (DFT) in the finite field of integers. DFT uses the powers of the $N_{th}$ root of unity (i.e., $e^{-2\pi j/N}$) as twiddle factors when converting a sequence of complex numbers with length $N$. In contrast, NTT uses the powers of the $N_{th}$ root of unity modulo a prime number as twiddle factors to perform modular arithmetic operations in an integer space.

NTT is a crucial enabling algorithm for fast HE computations [19], [31]. For example, in one study [31], NTT and its inverse (iNTT) account for 34% of the entire ciphertext multiplication process under the condition of the degree of the polynomials in ciphertext being $2^{12}$ and the ciphertext modulus $Q = 2^{180}$. In addition, NTT/iNTT consumes 50.04% of the total processing time when undertaking the multiplication of ciphertext under the condition of the degree of the polynomials in the ciphertext being $2^{15}$ and the ciphertext modulus $Q = 2^{881}$ using the open-source library SEAL [7] on the CPU. A number of prior works have focused on accelerating NTT, including GPU-based [2], [12], [13] and FPGA-based [20], [29] approaches, which exploited the algorithmic similarity between DFT and NTT and utilized the same FFT (fast Fourier transform)-based optimizations on NTT.

However, these studies did not identify the primary algorithmic differences between NTT and DFT, which profoundly affect how to implement these algorithms that are tailored to modern GPUs. Moreover, they focused on implementations with small parameter sets lacking the capability of bootstrapping [9], which is highly desirable with HE, which runs sophisticated, real-world applications, or they applied standard FFT-based optimizations without providing insights into GPU resource utilization.

The main difference with regard to performing NTT and
DFT on GPUs is that the size of the precomputed tables of NTT is far larger than that of DFT. Compared to floating-point multiplications for DFT, the integer modular operation required with NTT is computationally expensive on modern GPUs. Typical NTT implementations [1], [7] use Shoup’s modular multiplication \((modmul)\) [17] to reduce the high cost of the modular multiplication on GPUs, requiring the same number of precomputed values as the number of twiddle factors.

The input data of NTT for an HE operation is a sequence of residues with the prime modulus used in CRT. The number of primes \((np)\) used as the moduli amounts to several dozens. Because the root of unity differs for each prime modulus, there is an \(np\)-fold increase in the size of the twiddle factors required to perform \(np\) independent NTT operations (e.g., in the \(N\)-point NTT case, a \(2 \times N \times np\)-fold increase).

Moreover, the size of the precomputed tables increases significantly as the values of \(N\) and \(np\) increase to support the bootstrapping operation in HE. Bootstrapping, an operation to reset the noise of encrypted data accumulated in the course of HE operations, make more operations applicable to ciphertexts without requiring decryption. Without bootstrapping, the number of operations in a ciphertext domain is limited; therefore, HE requires intermittent bootstrapping operations to compute encrypted data continually. However, as bootstrapping itself contains many HE operations, the values of \(N\) and \(np\) increase, requiring the size of the precomputed tables to surpass several dozens of megabytes. Because they do not fit into the on-chip memory of modern GPUs [24], NTT suffers from a main-memory bandwidth bottleneck.

In this paper, we distinguish the algorithmic characteristics of NTT against DFT and dissect the effects of this difference when performing NTT on modern GPUs. Furthermore, we perform a comprehensive study of the trade-off and performance issues when applying the FFT-based optimizations and algorithms to NTT. Specifically, we conduct a performance analysis of the Cooley-Tukey and the Stockham algorithms with various radix values and hardware-specific features of GPUs, such as shared memory [26].

By means of this performance analysis, we identify the main-memory bandwidth bottleneck induced by the algorithmic characteristics of NTT and suggest NTT-specific on-the-fly root generation. We compute some part of the twiddle factors on the fly with a novel on-the-fly twiddling (OT) technique to reduce the cost of modular multiplication. OT reduces main-memory access and relieves the memory boundedness of NTT.

In summary, we make the following key contributions:

- We analyze the primary difference between DFT and NTT in the HE application domain performed on modern GPUs in terms of the computational requirements and performance characteristics.
- We conduct a comprehensive study of design space for various optimizations commonly applicable to NTT and DFT.
- Through the comprehensive analysis, we identify that NTT is limited by the main-memory bandwidth after a series of optimizations are applied and propose a new on-the-fly root generation technique which results in an additional speedup of 9.3% on average.

II. AN OVERVIEW OF GPUs

This section explains the pertinent details of the organization and operations of modern general-purpose GPUs (GPGPUs). Table I lists NVIDIA GPGPU-specific terms that are frequently used in this paper, and the typical sizes of the logical memory space in modern GPUs [26]. A GPU consists of a number of scalar, in-order processors that exploit massive thread-level parallelism. These scalar processors are grouped to form Streaming Multiprocessors (SMs). An SM, with its own register file, caches, and control units, is an entity that distributes and schedules threads to scalar processors.

GPUs provide different types of logical memory spaces, such as global memory (GMEM), texture memory (TMEM), constant memory (CMEM), and shared memory (SMEM). Each memory space has its own features. GMEM generally plays the main memory role, being large but slow, especially for data without sufficient locality. CMEM is a read-only memory space that performs well when multiple threads access the same data. TMEM targets memory accesses exhibiting a 2D spatial locality. SMEM is a type of scratchpad memory shared by a group of threads called a thread block. It can read and write data with latency values similar to those of the L1 cache in modern GPUs [18].

Registers are the fastest memory in GPUs. The number of register entries required for a GPU kernel is calculated during compilation. Because the capacity of register files is limited \((\leq 256KB \text{ per SM})\), if the kernel requires too many registers, a register spill occurs to CMEM, and the spilled memory space is called local memory (LMEM). Because LMEM has the same latency and throughput as GMEM, it can degrade the performance of memory-bounded applications.

On a GPU, the latency of each instruction is hidden by executing ready instructions from another thread. However, because resources such as SMEM and registers are scarce, if each thread occupies a large amount of these resources, fewer threads can run simultaneously on an SM; the ratio of the number of concurrently running threads over the maximum of a machine is called the occupancy rate. When the kernel occupancy becomes too low to hide the stalls of the instructions being executed, the performance of the kernel decreases.

A GPU kernel is launched from the host side. The launched kernel groups several threads to form a thread block; a group of blocks forms a grid. Each thread block is allocated to one SM. Modern GPUs provide synchronization between threads in a thread block such that those threads can share SMEM without data races [26].

SM schedules a group of threads called a warp. Each warp consists of 32 consecutive threads. When the threads of a warp request data, if the addresses of the requested data are continuous, the requests are merged into fewer memory transactions, each of which is 32 bytes. This process it is referred to as memory coalescing. Therefore, depending on
DFT chooses Discrete Fourier Transform (DFT) for a finite field of integers. A. Number Theoretic Transform (NTT) and Modular Polynomial Multiplication. The overall NTT algorithm computes the following:

\[ c_k = \sum_{i=0}^{k} a_i b_{k-i} - \sum_{i=k+1}^{N-1} a_i b_{N+k-i}. \]

This convolution operation is called negacyclic convolution because the sign of the second term is negative. At the same time, as in DFT, element-wise multiplication in the NTT domain, followed by an iNTT, is exploited to perform negacyclic convolution as shown in the following relationship [27]:

\[ c = \Psi^{-1} \circ iNTT(NTT(\bar{a}) \circ NTT(\bar{b})) \]

where the operator \( \circ \) denotes the element-wise multiplication of vectors, \( \bar{a}, \bar{b} \), and \( c \) are the vectors of the coefficients of \( A(\psi_{2N,p} \cdot X), B(\psi_{2N,p} \cdot X) \), and \( C(X) \), respectively; and \( \Psi^{-1} = (1, \psi_{2N,p}^{-2}, \psi_{2N,p}^{-4}, \ldots, \psi_{2N,p}^{-(N-1)}) \). We use bold letters to indicate vectors. We can merge the term \( \psi_{2N,p} \), which appears in \( A(\psi_{2N,p} \cdot X) \) and \( B(\psi_{2N,p} \cdot X) \), with the following NTT to reduce the number of computations. For example, the output of \( NTT(\bar{a}) \), \( A = (A_0, A_1, \ldots, A_{N-1}) \), is computed as follows [32]:

\[
A_k = \sum_{n=0}^{N-1} (a_n \psi_{2N,p}^n) \psi_{2N,p}^{-k} = \sum_{n=0}^{N-1} (a_n \psi_{2N,p}^n \psi_{2N,p}^{-(2k+1)}) = \sum_{n=0}^{N-1} a_n \psi_{2N,p}^{n(2k+1)}
\]

Similarly, the element-wise multiplication of \( \Psi^{-1} \) can be merged into the iNTT [28]. By adapting FFT algorithms [10], [11] for use in the merged NTT and iNTT, which will be explained in a later section, the computational complexity of the multiplication between two polynomials in the polynomial ring \( Z[X]/(X^N + 1) \) is reduced from \( O(N^2) \) of a naïve convolution to \( O(N \log N) \).

B. NTT in Homomorphic Encryption

Encrypted data in HE is stored in a cyclotomic polynomial ring \( \mathbb{Z}_Q[X]/(X^N + 1) \), which has a ciphertext modulus \( Q \) with a big-integer size \( (Q \gg 2^{64}) \). Because multiplying encrypted messages requires modular polynomial multiplications in the ring and the value of \( N \) is typically large (e.g., \( 2^{13} \) to \( 2^{17} \)), HE adopts NTT to perform the modular polynomial multiplications. Because the coefficients of the polynomials are big integers \( \text{mod } Q \), multiplying these coefficients is computationally expensive. HE schemes [3], [8], [16] reduce the cost of

| Terminology | Acronym | Description |
|-------------|---------|-------------|
| Streaming Multiprocessor | SM | A unit of computing cores running the same GPU kernel. |
| Thread block | | A group of threads allocated to an SM. |
| Grid | | A group of blocks launched per GPU kernel. |
| Warp | | A group of 32 threads in a block, which are scheduled together. |
| Global memory | GMEM | Main memory space with high latency and low throughput. (\( \leq 24 \text{GB} \)). |
| Local memory | LMEM | Memory space where per-thread values are automatically stored by the compiler when register spill occurs; LMEM has the same latency and throughput as GMEM. |
| Texture memory | TMEM | Read-only memory space optimized for accesses with a 2D spatial locality. (\( \leq 24 \text{GB} \)). |
| Constant memory | CMEM | Read-only memory space whose performance is tailored to the cases when the threads in a warp access the same value. (\( \leq 64 \text{KB} \)). |
| Shared memory | SMEM | Per-block memory space used as a scratchpad. (\( \leq 128 \text{KB per SM} \)). |

TABLE I: GPU specific terminology, acronym, and description. NVIDIA Titan V [24] was used for evaluation.
Algorithm 1 Cooley-Tukey NTT

Input: A vector $a = (a[0], a[1], \ldots, a[N - 1])$ and $a[i]_{0 \leq i < N} = \text{the } i_{th} \text{ coefficient of } A(x) \text{ mod } p$, where $A(X) = \sum_{k=0}^{N-1} a_k X^k \in Z_q[X]/(X^N + 1)$ and $p$ is a prime such that $p \equiv 1 \mod 2N$.

A vector $\Psi = (\Psi[0], \Psi[1], \ldots, \Psi[N - 1])$ and $\Psi[i]_{0 \leq i < N} = \psi_{\text{bit-reverse}(i)}$. 

Output: $a \leftarrow \text{NTT}(a)$ in a bit-reverse order.

1: $t = N / 2$
2: for $(m = 1; m < N; m \leftarrow m \cdot 2)$ do
3: \hspace{1em} for $(j = 0; j < m; j \leftarrow j + 1)$ do
4: \hspace{2em} $\text{Butterfly}(a[k], a[k + t], p, \Psi[m + j])$
5: \hspace{1em} $t \leftarrow t / 2$

such multi-precision multiplication by employing the Chinese remainder theorem (CRT), which transforms big integer coefficients to residue number system (RNS) representations. CRT states that given $np$ coprimes ($p_1, p_2, \ldots, p_{np}$) s.t. $\Pi_{j=1}^n p_j \geq Q$, an arbitrary integer smaller than $Q$ is uniquely represented by remainders ($r_1, r_2, \ldots, r_{np}$) whose moduli are the $np$ coprimes.

Typical HE schemes exploit CRT with $np$ primes, each being congruent to $1 \mod N$. Therefore, a polynomial in $Z_q[X]/(X^N + 1)$ is divided into $np$ polynomials where the $i_{th}$ polynomial is in $Z_{p_i}[X]/(X^N + 1)$. Finally, the multiplication operations in $Z_q[X]/(X^N + 1)$, which are multi-precision operations, become element-wise modular multiplications in $Z_{p_i}[X]/(X^N + 1)$ for $i \in [1,np]$.

Putting it all together, for a polynomial having a degree up to $N$ and represented in an RNS domain with $np$ primes, $np$ $N$-point NTTs are required to perform multiplication with another polynomial. Although affected by specific HE schemes and parameter settings, typical values of $N$ and $np$ are from $2^{14}$ to $2^{17}$ for $N$ and range up to several dozens for $np$. Therefore, the size of a polynomial reaches dozens of megabytes.

C. Basic Implementation of NTT with Cooley-Tukey and Stockham algorithm

The Cooley-Tukey [11] and the Stockham [10] algorithms are the two most popular FFT algorithms. They reduce the computation complexity of a naïve DFT from $O(N^2)$ to $O(N \log N)$.

Prior works [2], [7], [12] that accelerate NTT exploited the Cooley-Tukey algorithm. The algorithm recursively divides an $N$-point DFT into $k$ interleaved $N/k$-point NTTs. Depending on the divisor $k$, the algorithm is the radix-$k$ NTT, and each division is called stage; the number of stages becomes $\log_k(N)$. Algo. 1 shows the pseudo-code for a naïve radix-2 NTT. At each stage (variable $m$ in Algo. 1), multiple butterfly operations (Algo. 2) are performed. The twiddle factors used during the butterfly operations are stored in a precomputed table, $\Psi$. The number of twiddle factors required doubles at each stage.

Merging the powers of the $\psi_{2N,p}$ term in the negacyclic convolution using NTT/NTT with the powers of $\psi_{N,p}$ in NTT is also possible in the Cooley-Tukey algorithm [32]. The difference from NTT without negacyclic convolution is that it uses the powers of the $2N_{th}$ root of unity for twiddle factors ($\Psi$ in Algo. 1), which are stored in a bit-reverse order:

\[ \Psi[j] \leftarrow \psi_{\text{bit-reverse}(j)} \]

Because the Cooley-Tukey algorithm produces output data in a bit-reverse order, the input data to the algorithm requires bit-reversal permutation (bit-reversing) prior to or after NTT to reorder the output values.

The Stockham algorithm [10] recursively divides an $N$-point NTT into $N/k$-point NTTs. As opposed to the Cooley-Tukey algorithm, Stockham does not need any extra permutation to obtain an aligned output; instead, Stockham stores the permuted output at each stage. The pseudo-code of the naïve radix-2 Stockham algorithm is shown in Algo. 3.

In the Stockham algorithm, the result is produced in order without bit-reversing. However, as the addresses of the input and output values of a butterfly differ, the Stockham algorithm must be performed in an out-of-place manner to prevent data races [14].

IV. COMPARING NTT WITH DFT

In this section, we assess the fundamental differences and possible design choices when applying the basic FFT algorithm to NTT and DFT running on GPUs.

**Cooley-Tukey vs. Stockham:** Prior works [14], [22] accelerating DFT on GPUs mostly use the Stockham algorithm rather than the Cooley-Tukey algorithm, as Cooley-Tukey requires an extra bit-reversing step, which is less friendly to memory coalescing. Therefore, it requires redundant memory accesses, degrading the performance.

Algorithm 2 Butterfly operation

Input: $0 \leq A < 4p, 0 \leq B < 4p, p, 0 \leq \Psi < p$

Output: $A, B$

1: $B = (B \times \Psi) \mod p$
2: $B = A - B$
3: $A = A + B$

Algorithm 3 Stockham NTT

Input: A vector $a = (a[0], a[1], \ldots, a[N - 1])$ and $a[i]_{0 \leq i < N} = \text{the } i_{th} \text{ coefficient of } A(x) \text{ mod } p$, where $A(X) = \sum_{k=0}^{N-1} a_k X^k \in Z_q[X]/(X^N + 1)$ and $p$ is a prime such that $p \equiv 1 \mod 2N$.

A vector $\Psi = (\Psi[0], \Psi[1], \ldots, \Psi[N - 1])$ and $\Psi[i]_{0 \leq i < N} = \psi_{\text{bit-reverse}(i)}$. A vector $A = (A[0], A[1], \ldots, A[N - 1])$ and $A[i]_{0 \leq i < N}$ is initialized to zero.

Output: $A \leftarrow \text{NTT}(a)$.

1: $t = N / 2$
2: for $(m = 1; m < N; m \leftarrow m \times 2)$ do
3: \hspace{1em} for $(j = 0; j < m; j \leftarrow j + 1)$ do
4: \hspace{2em} $b = j \cdot N/m$
5: \hspace{1em} for $(k = 0; k < N/2/m; k \leftarrow k + 1)$ do
6: \hspace{2em} $\text{Butterfly}(a[b + k], a[b + k + N/2], p, \Psi[m + k])$
7: \hspace{2em} $A[2 \cdot m \cdot j + k] = a[b + k]$
8: \hspace{2em} $A[2 \cdot m \cdot j + k + m] = a[b + k + N/2]$
9: \hspace{1em} $t = t / 2$
Barrett reduction [4] and Shoup’s modmul [35] (Algo. 4) are two ways to mitigate the computational cost of integer modular multiplication. Although both require pre-computed data to perform modular reduction and utilize more memory bandwidth, they still outperform the native modular reduction. Figure 1 shows that NTT with Shoup’s modmul has a speedup of 2.4 over the one with modular multiplication using the native modulo operation.

Precomputed table size with batching: Multiple N-point DFTs can be executed together, forming a batch (batching) [14]. With batching, performing DFTs still requires N twiddle factors, which is identical to performing a single DFT. In contrast, the number of twiddle factors required by NTT is proportional to the batch size. Many prior works on DFT [6], [21], [23] precomputed twiddle factors because cosine and sine operations supported by GPUs have low throughputs. When batching multiple DFTs, the cost (the size per DFT) of the precomputed table is amortized because the N twiddle factors are shared and reused within a batch: the same primitive \(N_{th}\) root of unity is used for any N-point DFT. On the other hand, the primitive \(N_{th}\) root of unity differs for each NTT with different primes, increasing the number of twiddle factors needed by np times when batching np independent NTT. Moreover, Shoup’s modmul requires extra precomputed values \((\bar{w})\) in Algo. 4), doubling the sizes of the precomputed tables.

V. OPTIMIZATIONS THAT ARE COMMONLY APPLICABLE TO NTT AND DFT

In this section, we introduce FFT-based optimization techniques that are applicable to both DFT and NTT.

Batching FFT with various batch sizes: Prior works [14], [33] accelerated DFT by batching multiple independent DFTs with the same size. HE can also exploit the batching technique because it performs np independent NTTs, each having a different prime modulus.

Register-based high-radix implementation: Each GPU thread in Algo. 1 accesses GMEM twice to retrieve two input operands per butterfly operation. By using a higher radix (e.g., \(2^k\)), a thread takes \(2^k\) input data at a time, stores them into registers, and performs \(2^k\)-point NTT. This approach reduces access to GMEM by \(k\) times.

Shared memory (SMEM) implementation [14]: Because the number of registers in an SM is limited, we cannot increase radix indefinitely. SMEM implementation complements the register-based high-radix implementation by using fewer registers per thread. During the implementation of radix-\(r\)1 x \(r\)2.
NTT, a thread performs \( r \)-point NTT, stores the output in SMEM, synchronizes with other threads in the same block to avoid a data race, and then performs \( r2 \)-point NTT whose input values are loaded from SMEM in a transposed manner. During the implementation of SMEM, the size of NTT performed by a single kernel is different from that by a single thread. For distinction, we refer to the size of NTT performed by a single kernel as radix and the size of NTT performed by a single thread as per-thread NTT. Figure 2 shows an example of radix-4 \( \times 4 \).

This shared memory implementation reduces the register pressure from \( O(R) \) to \( O(\sqrt{R}) \) when using radix-\( R \) compared to the high-radix implementation. Although SMEM is not as fast as the registers which can fetch data in a single cycle, it has latency and throughput values similar to those of the L1 cache.

**Caching twiddle factors:** Previous studies [23], [34], [36] have attempted to reduce GMEM accesses by storing twiddle factors in read-only memory spaces, TMEM and CMEM. Because CMEM is small (64KB [24]), it is difficult to contain all of the twiddle factors of NTT for the HE parameter sets whose ranges are specified in Section IV. In contrast, TMEM is as large as GMEM and thereby can be used for NTT.

VI. AN ANALYSIS OF THE COMMONLY APPLICABLE OPTIMIZATIONS

We apply the aforementioned FFT-based optimizations described in Section V to NTT and analyze the computational characteristics and performance of NTT with an emphasis on highlighting the key differences from the FFT implementation.

**A. Batching NTT with various batch sizes**

Batching increases the throughput of DFT by increasing GPU utilization. Only executing a single DFT at a time does not fully exploit the hundreds of thousands of threads provided by a modern GPU.

First, We point out that batching is effective in NTT. Figure 3(a) shows the performance of a radix-2 implementation of \( 2^{17} \)-point NTT with various batch sizes. As the batch size increases, the per-NTT performance initially increases and becomes saturated past a batch size of 5. When comparing the batch sizes of 1 and 21, the per-NTT execution times are 2751.5 us and 1426.4 us, respectively, corresponding to a 1.92× speedup. With a large enough batch size, NTT becomes limited by the main-memory bandwidth; for example, with a batch size of 21, the evaluated GPU achieves 86.7% of its peak main-memory bandwidth (564.4 GB/s). DFT also shows a similar trend; the performance improves as the batch size increases. Figure 3(b) shows the performance of our custom radix-2 FFT implementation without bit-reversing. By batching 21 DFTs together, we obtain a speedup of 1.84×, saturating the main-memory bandwidth up to 86.7%.

**B. Register-based high radix implementation**

Exploiting registers to enable high-radix implementation significantly improves the performance of NTT by reducing the number of DRAM accesses as the radix-2 implementations are limited by the main-memory bandwidth. However, excessively increasing the radix may degrade the performance due to the limited number of registers, as shown in a prior work [15] on DFT. Figure 4(a) and Figure 4(b) correspondingly show the execution time and the number of DRAM accesses while performing NTT with various radices and \( N \), NTT performs best with radix-16, showing a 2.41× speedup on average, compared to the radix-2 cases.

The performance of NTT decreases with radix values higher than 16 due to the register spills and occupancy drops. Radix-32 performs worse than radix-16 even if the former has 15.5% fewer DRAM accesses with \( N = 2^{17} \). This occurs because the register usage per thread becomes high; accordingly, the occupancy becomes too low to utilize the main-memory bandwidth fully (Figure 4(c)). Therefore, bandwidth utilization falls

---

Fig. 2: Radix-4 \( \times 4 \) NTT with shared memory implementation. The 16 input data are shown as squares. ① Each thread of \( T_0 \), \( T_1 \), \( T_2 \), and \( T_3 \) performs 4-point NTT with data stored in a register file (RF), and ② stores the outputs to SMEM. Then, there comes a ③ block-level synchronization, followed by ④ loading the data from SMEM to RF in a transposed manner. ⑤ Finally, each thread performs 4 per-thread NTT.

Fig. 3: The execution time of radix-2 implementation of (a) NTT and (b) DFT with various batch sizes. We use \((N, np)\) as \((2^{17}, 21)\).

Fig. 4: (a) Performance of our custom radix-2 FFT implementation without bit-reversing. By batching 21 DFTs together, we obtain a speedup of 1.84×, saturating the main-memory bandwidth up to 86.7%.
Fig. 4: Comparing NTT execution time and the amount of DRAM accesses in different radices when (a) \( N = 2^{16} \) and (b) \( N = 2^{17} \), and (c) DRAM bandwidth utilization and occupancy of register-based high radix implementation when using \( N = 2^{17} \) under the condition of \( np = 21 \).

Fig. 5: Comparing DFT execution time and the amount of DRAM accesses in different radices when (a) \( N = 2^{16} \) and (b) \( N = 2^{17} \), and (c) DRAM bandwidth utilization and occupancy of register-based high radix implementation when using \( N = 2^{17} \) under the condition of batching 21 sequences of complex numbers.

to 59.9%. The register usage per thread for Radix-64 and radix-128 are too high; the compiler allocates LMEM instead of registers such that the bandwidth utilization increases while the occupancy remains mostly unchanged.

Each thread of NTT consumes more registers than that of DFT. Figure 4(c) and Figure 5(c) show that the occupancy of NTT is lower by 31.2% in radix-32, compared to that of DFT. The extra amount of register usage of a thread in NTT is for a prime and a precomputed value required in Shoup’s modmul (Algo. 4). The difference in the occupancy causes a difference between the best-performing radix of NTT (radix-16) and that of DFT (radix-32).

C. Shared memory (SMEM) implementation

SMEM implementation reduces the number of main memory accesses by exploiting SMEM as intermediate storage at each stage. This process complements the register-based high-radix implementation with less register usage. Ideally, to minimize the number of main memory accesses of \( N \)-point NTT, an SM should accommodate all \( N \)-point input values such that the SM loads from GMEM only once. However, the register file and SMEM are too small: the working set of NTT for a single prime ranges in size from 512KB (\( N = 2^{16} \)) to 1MB (\( N = 2^{17} \)), whereas an SM has a register file of 256KB and a SMEM not exceeding 128KB. Hence, input data cannot be loaded at once, and at least two loads from GMEM are required on a modern GPU.

By exploiting the SMEM implementation, we can load the input data from GMEM only twice, achieving high-performance NTT. Our experiments show that the SMEM implementation can increase the radix up to \( 2^{11} \) without any instances of register spill or a severe occupancy drop that underutilizes memory bandwidth. Therefore, two GPU kernels are needed for \( N \)-point NTT: the first one is for radix-\( N \)-1 NTT, and the second one is for radix-\( N \)-2 NTT, where \( N = N1 \times N2 \) and both \( N1 \) and \( N2 \) are at least 64. We refer to these two kernels as Kernel-1 and Kernel-2, respectively, in the order of kernel execution.

Avoiding uncoalesced memory accesses in Kernel-1: According to the definition of the Cooley-Tukey algorithm, for an \( N \)-point NTT, Kernel-1 initially performs \( N1 \) N-point NTTs where each thread accesses \( N1 \) data in a strided fashion (with a large stride value). Then, Kernel-2 performs \( N2 \) N-point NTTs, where each thread accesses \( N2 \) data continuously located in memory. A naïve implementation of Kernel-1 causes
most strided memory accesses to be uncoalesced, leading to wasted memory bandwidth per memory transaction mostly. Prior work on DFT [14] avoids the uncoalesced memory accesses by combining multiple thread blocks into one thread block. Figure 6 shows an example of the first radix-N1 NTT (Kernel-1) while performing an N-point NTT, where \( N = 64 \) and \( N1 = 4 \). In Figure 6(a), 75% of the data in the memory transaction is wasted; each thread uses only 8 bytes out of 32 bytes. However, in Figure 6(b), by combining the four-thread blocks into one and rearranging the threads such that each thread performs adjacent NTT, the data in each memory transaction is not wasted.

Figure 7 shows the performance of Kernel-1 for the SMEM implementation of NTT with and without uncoalesced memory accesses in different radices when \( N = 2^{17} \). Here, the SMEM implementation performs R (the radix of Kernel-1) point NTT by means of single block-level synchronization between R1-point NTT and R2-point NTT identically to how the process operates in Figure 2. A larger value between R1 and R2 determines the register usage per thread, which affects the kernel occupancy. To minimize register usage per thread, we set R1 as the smallest power of two among the numbers greater than or equal to \( \sqrt{R} \) and set R2 \( R/R1 \). The allocated shared memory per thread block is \( R1 \times (\text{the number of threads in a thread block}) \times 8 \) bytes in size. SMEM can store and redistribute all input data processed by a block at once. When loading input data from global memory, an uncoalesced case is established such that it has no consecutive data transactions within any single warp, with the coalescing case being the opposite of this. By removing uncoalesced memory accesses through combining multiple thread blocks, we speed up the process by 21.6% on average.

**Storing the precomputed table in SMEM at the early stages:** Figure 8 shows the relative size of the input data and the precomputed table required at each radix-2 NTT stage. During the early stages, we can store a small precomputed table in SMEM, as the precomputed tables fit into SMEM. This can improve the cache behavior of GPUs in the early stages.

Figure 9 shows the performance with and without the precomputed table stored in SMEM on Kernel-1 in the SMEM implementation. Here, the base configuration is identical to when coalescing is utilized. The storage case preloads the required twiddle factors into SMEM before performing the first R1-point NTT and then performs the NTT operation using the preloaded data. The shared memory space allocated to the block for twiddle factors is \( R \times 8 \) bytes in size, allowing it to load all of the twiddle factors necessary to process R-point NTT from GMEM at once during the preload phase. The w/o storing case loads the twiddle factors directly from GMEM. We gain a speedup of 8.4% on average.

**Trade-off between the number of block-level synchronizations and register usage:** For the SMEM implementation, we can perform the same radix while varying the per-thread NTT sizes. For example, to perform a radix-64 NTT, a single synchronization step is needed with 8-point-per-thread NTT implementation. Here, the base configuration is identical to when coalescing is utilized. The storage case preloads the required twiddle factors into SMEM before performing the first R1-point NTT and then performs the NTT operation using the preloaded data. The shared memory space allocated to the block for twiddle factors is \( R \times 8 \) bytes in size, allowing it to load all of the twiddle factors necessary to process R-point NTT from GMEM at once during the preload phase. The w/o storing case loads the twiddle factors directly from GMEM. We gain a speedup of 8.4% on average.
when using the method depicted in Figure 2. However, we can also handle the same radix size with 4-point-per-thread NTT and two synchronizations, as depicted in Figure 10, which is equivalent to the difference between 2D-FFT and 3D-FFT.

There is a trade-off between register usage and the number of block-level synchronizations when varying the size of the per-thread NTT. Utilizing small-point per-thread NTT reduces the register usage for input data from $O(\sqrt{R})$ to $O(\sqrt{R})$ with identically sized radix $R$. However, such a reduction increases the required number of synchronizations. For example, to perform a radix-512 NTT, two synchronization steps are needed with 8-point-per-thread NTT whereas eight are needed with 2-point-per-thread NTT.

Figure 11(a) shows the performance outcomes of Kernel-1 and Kernel-2 with the different of per-thread NTT sizes. R1 in the ‘R1-point’ label refers to the size of the per-thread NTT described above. The execution process of the individual kernel depends on whether the size of a kernel R is or is not precisely the powers of R1. If so, a kernel of size R performs $\log_{R1}(R)$ instances of R1-point per-thread NTT and block-level synchronization between each per-thread NTT. If not, for the largest integer k less than $\log_{R1}(R)$, a kernel of size R performs R1-point NTT by k times and $R/R1^{k}$-point NTT once at the last step. Both Kernel-1 and Kernel-2 also perform block-level synchronization between each per-thread NTT as before. The size of the SMEM space used for the input data is $R1 \times (number\; of\; threads\; per\; thread\; block) \times 8$ bytes. Preloading of the twiddle factors is only used in Kernel-1. The per-thread NTT of size 4 performs 30.1% better than that of size 2. The per-thread NTTs of size 4 and 8 perform similarly. The red dotted line shows the performance of the best-performing case of the register-based high radix implementation (radix-16, which takes 566 us in Figure 4(b)). All configurations using SMEM outperform performance than the register-based high-radix implementation.

Figure 11(b) shows the performance of Kernel-1 and Kernel-2 in DFT with different per-thread DFT sizes. The configuration of each label is identical to that used for labels with the same name in NTT. The per-thread DFT of size 2 is the slowest, as in NTT (Figure 11(a)), and that with a size of 8 performs better compared to when a size of 4 is used. All of the configurations of SMEM implementation on DFT also outperform the best-

---

**Fig. 10:** Example of the SMEM implementation of radix-64 (4×4×4) NTT. There are 16 threads in a thread block, but only 4 are shown for convenience. Each thread performs 4 per-thread NTT (1, 5, 9) with data stored in the register file (RF). The outputs are stored into SMEM (2, 6), followed by a block-level synchronization (3, 7). Then, each thread loads the data in a transposed fashion (4, 8) to run 4 per-thread NTT (5, 9). Compared to a radix-8×8 case in Figure 2, one more block-level synchronization is added.

**Fig. 11:** The execution time of (a) NTT and (b) DFT in different sizes of per-thread NTT/DFT and (c) NTT when on-the-fly twiddling (OT) is not applied or applied to either the last only or the last two stages when $(N, np) = (2^{17}, 21)$. 
performing case of register-based implementation (radix-32, which takes 364.2 us, as shown in Figure 5(b)).

VII. ACCELERATING NTT USING ON-THE-FLY TWIDDLING (OT)

As NTT requires a modulo operation while calculating each twiddle factor, it is expensive to generate the twiddle factors in an on-the-fly manner. Moreover, a precomputed variable \( \bar{w} \) in Shoup’s modmul (Algo. 4) should also be calculated for each twiddle factor. Therefore, previous works [14] that generate the twiddle factors on the fly are not suitable for NTT.

We propose a novel on-the-fly twiddling (OT) technique that avoids modulo operations during the on-the-fly generation of twiddle factors. OT reduces the precomputed table size and thus requires fewer main memory accesses, alleviating the memory bandwidth bottleneck.

OT does not calculate a twiddle factor; instead, it multiplies an input with the existing twiddle factors in the precomputed table in a consecutive fashion using the associative law: for the given twiddle factors \((w_1, w_2)\) and an input \((x)\), instead of calculating \(w = w_2 \times w_1 \) and multiplying it by \(x\) as \(w \times x\), OT first calculates \(x' = w_1 \times x\) first, followed by \(w \times x = w_2 \times x'\).

Similar to native modulo operations, OT adds a 64-bit modular multiplication for each generation of a twiddle factor. However, OT avoids the cost of a na"\ıve modulo operation and does not calculate a new \(\bar{w}\) corresponding to \(w\); only \(w_1\) and \(w_2\) are needed when multiplying \(w_1\) and \(w_2\) by the input consequently.

Because the twiddle factor \(w\) can be factorized recursively, there exists a tradeoff between the precomputed table size and the number of modular multiplications. For example, if divided into the base-2, an \(N\)-point NTT requires \(\log_2 N\) twiddle factors, while the required number of modular multiplications for the generation of the twiddle factor is as high as \(\log_2 N\) (e.g., for an 8-point NTT, three twiddle factors are required: \(w_7 \times x = w_8 \times w_2 \times w_1 \times x\)). From our experiments, we found that dividing into base-1024 performs best. If the parameter \(N\) is \(2^7\), the number of the precomputed twiddle factors becomes \(1024 + \frac{2^7}{1024}\) with base-1024.

As the number of twiddle factors required is small at the early stages for NTT, it is feasible to apply OT only to the later stages. Figure 11(c) shows the relationship between the number of stages that apply OT and the performance when OT is applied on the 8-point-per-thread NTT. If OT is applied to the last two stages, the performance improves in general, but it deteriorates when the sizes of Kernel-1 and Kernel-2 are 128 and 1024, respectively, compared to cases in which OT is applied to the last stage only.

VIII. COMPARING THE EFFECTIVENESS OF THE OVERALL OPTIMIZATIONS FOR VARIOUS PARAMETER SETS

We analyzed the performance impact of FFT-based optimizations in the previous sections over various bootstrappable HE parameters. First, the performance of NTT for a single prime becomes saturated when the batch sizes exceed moderate levels. Figure 13 shows the performance of NTT when batching is applied with the best-performing combination of radices of Kernel-1 and Kernel-2 in the SMEM implementation across a range of ciphertext moduli \(Q\). Because the batch size of 21 already highly utilizes the GPU (see Section V), the execution time increases linearly with the batch size.

Second, the performance difference between the combinations of the radices of Kernel-1 and Kernel-2 in the SMEM implementation for a given \(N\) is negligible. Figure 12(a) shows the performance results for Kernel-1 and Kernel-2 across various combinations of radices and \(N\). Similar to Figure 11(c), the baseline configuration of the SMEM implementation is set to 8-point-per-thread NTT. When \(\log N\) is 16, 15, and 14, the
to the best-performing configurations without OT when results in speedups of 8.1%, 9.8%, 9.2%, and 10.1% compared to the performing combination of radices with and without OT. OT of radix-2 and the SMEM implementation with the best-bandwidth utilization reduction of 16.7% and a speedup of 6.56× accelerates NTT for large bootstrappable HE parameter sets. As opposed to our work, [29] did not report the large parameter sizes required for bootstrapping operations, which is critical when running sophisticated, real-world applications. [20] attempted to generate several of the twiddle factors on-the-fly with a pipeline-oriented implementation. However, this approach is not suitable for GPUs that exploit massive thread-level parallelism.

**Studies exploiting GPUs for HE:** NTT has ample parallelism that can be exploited by a popular parallel hardware platform, GPU. A number of early attempts [2], [12] tried to accelerate NTT on GPUs. In [12], a special prime was exploited, called the Solinas prime, to simplify modular multiplications. Different moduli were used for CRT to generate multiple polynomials of residual numbers, but the methods required the sharing of a single Solinas prime while performing NTT on these polynomials. However, using one Solinas prime $p$ requires each modulus of CRT to be less than $\sqrt{p/(2N)}$, significantly restricting the parameter choices. Moreover, the design space was not explored, and the method lacked a rigorous analysis of performance limiting factors on various NTT implementations.

**X. Conclusion**

In this paper, we conducted an in-depth analysis of the algorithmic differences between NTT and DFT. We applied optimizations that were originally targeted for DFT, in this case batching, register-based high-radix implementation, and shared memory implementation, to NTT, a primary component of Homomorphic Encryption (HE). We explored the design space of NTT and determined the primary performance limiting factors. Through a comprehensive analysis and design space exploration, we found that the main-memory bandwidth still causes a bottleneck in the NTT case even after applying the aforementioned DFT optimizations. We then proposed a novel on-the-fly technique by which to generate twiddle factors to alleviate the main-memory bandwidth bottleneck, leading to an additional speedup of 9.3% on average over typical NTT parameters.

**Acknowledgments**

This work was supported by Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by the Korea government (MSIT) (No. 2020-0-00840, Development and Library Implementation of Fully Homomorphic Machine Learning Algorithms supporting Neural Network Learning over Encrypted Data) and by the National Research Foundation of Korea (NRF) grant funded by MSIT (No. 2020R1A2C2010601). The authors thank Dr. Eojin Lee for his valuable feedback. Jung Ho Ahn is the corresponding author.

**References**

[1] C. Aguilar-Melchor, J. Barrier, S. Guelton, A. Guinet, M. Killijian, and T. Lepoint, “NFLlib: NTT-based Fast Lattice Library,” in Cryptographers’ Track at the RSA Conference, 2016.

[2] A. A. Badawi, B. Veeravalli, C. F. Mun, and K. M. M. Aung, “High-Performance FV Somewhat Homomorphic Encryption on GPUs: An Implementation Using CUDA,” The International Association for Cryptologic Research Transactions on Cryptographic Hardware and Embedded Systems, vol. 2018, no. 2, 2018.
[3] J. Bajard, J. Eynard, M. A. Hasan, and V. Zucca, “A Full RNS Variant of FV like Somewhat Homomorphic Encryption Schemes,” in International Conference on Selected Areas in Cryptography, 2016.

[4] P. Barrett, “Implementing the Rivest Shamir and Adleman Public Key Encryption Algorithm on a Standard Digital Signal Processor,” in Conference on the Theory and Application of Cryptographic Techniques, 1986.

[5] N. Bell and M. Garland, “Implementing Sparse Matrix-Vector Multiplication on Throughput-Oriented Processors,” in Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, 2009.

[6] B. Chang, B. Goi, R. C. W. Phan, and W. Lee, “Accelerating Multiple Precision Multiplication in GPU With Kepler Architecture,” in 2016 IEEE 18th International Conference on High Performance Computing and Communications, 2016.

[7] H. Chen, K. Laine, and R. Player, “Simple Encrypted Arithmetic Library-SEAL v2.1,” in International Conference on Financial Cryptography and Data Security, 2017.

[8] J. H. Cheon, K. Han, A. Kim, M. Kim, and Y. Song, “A Full RNS Variant of Approximate Homomorphic Encryption,” in International Conference on Selected Areas in Cryptography, 2018.

[9] J. H. Cheon, K. Han, A. Kim, M. Kim, and Y. Song, “Bootstrapping for Approximate Homomorphic Encryption,” in Annual International Conference on the Theory and Applications of Cryptographic Techniques. Springer, 2018, pp. 360–384.

[10] W. T. Cochran, J. W. Cooley, D. L. Favin, H. D. Helms, R. A. Kaenel, W. W. Lang, G. C. Maling, D. E. Nelson, C. M. Rader, and P. D. Welch, “What is the Fast Fourier Transform?” Proceedings of the IEEE, vol. 55, no. 10, 1967.

[11] J. W. Cooley and J. W. Tukey, “An Algorithm for the Machine Calculation of Complex Fourier Series,” Mathematics of Computation, vol. 19, no. 90, 1965.

[12] W. Dai and B. Sunar, “cuHE: A Homomorphic Encryption Accelerator Library,” in International Conference on Cryptography and Information Security, 2015.

[13] J. Goei, W. Lee, B. Goi, and W. Yap, “Accelerating Number Theoretic Transform in GPU Platform for Fully Homomorphic Encryption,” The Journal of Supercomputing, 2020.

[14] N. K. Govindaraju, B. Lloyd, Y. Dotsenko, B. Smith, and J. Manferdelli, “High Performance Discrete Fourier Transformers on Graphics Processors,” in Proceedings of the 2008 ACM/IEEE Conference on Supercomputing, 2008.

[15] E. Gutierrez, S. Romero, M. A. Trenas, and O. Plata, “Experiences with Mapping Non-linear Memory Access Patterns into GPUs,” in International Conference on Computational Science, 2009.

[16] K. Han and D. Ki, “Better Bootstrapping for Approximate Homomorphic Encryption,” in Cryptographers’ Track at the RSA Conference, 2020.

[17] D. Harvey, "Faster Arithmetic for Number-Theoretic Transforms," Journal of Symbolic Computation, vol. 60, 2014.

[18] Z. Jia, M. Maggioni, B. Stagger, and D. P. Scarpazza, "Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking," Computing Research Repository, 2018.

[19] W. Jung, E. Lee, S. Kim, K. Lee, N. Kim, C. Min, J. H. Cheon, and J. Ahn, "HEAAN Demystified: Accelerating Fully Homomorphic Encryption Through Architecture-centric Analysis and Optimization," arXiv preprint arXiv:2003.04510, 2020.

[20] S. Kim, K. Lee, W. Cho, Y. Nam, J. H. Cheon, and R. A. Rutenbar, “Hardware Architecture of a Number Theoretic Transform for a Bootstrappable RNS-based Homomorphic Encryption Scheme,” in 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2020.

[21] A. Nakuda, Y. Ogata, T. Endo, and S. Matsuoka, “Bandwidth Intensive 3-D FFT Kernel for GPUs Using CUDA,” in Proceedings of the 2008 ACM/IEEE conference on Supercomputing, 2008.

[22] NVIDIA Corporation, “V100 GPU Architecture Whitepaper,” 2017.

[23] NVIDIA Corporation, “CUDA Binary Utilities,” https://docs.nvidia.com/cuda/cuda-binary-utilities/index.html, July 2020.

[24] NVIDIA Corporation, “CUDA C++ Programming Guide,” https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html, July 2020.

[25] T. Poppelmann and T. Güney, “Towards Efficient Arithmetic for Lattice-based Cryptography on Reconfigurable Hardware,” in International Conference on Cryptology and Information Security in Latin America, 2012.

[26] T. Poppelmann, T. Oder, and T. Güney, “High-performance Ideal Lattice-based Cryptography on 8-bit ATXmega Microcontrollers,” in International Conference on Cryptology and Information Security in Latin America, 2013.

[27] M. S. Riazi, K. Laine, B. Pelton, and W. Dai, “HEAX: An Architecture for Computing on Encrypted Data,” in Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 2020.

[28] M. S. Roy, F. Turan, K. Javine, F. Vercauteren, and I. Verbauwhede, “FPGA-based high-performance parallel architecture for homomorphic computing on encrypted data,” in HPCA, 2019.

[29] M. S. Roy, F. Vercauteren, N. Mentens, D. D. Chen, and I. Verbauwhede, “Compact Ring-LWE Cryptoprocessor,” in International Workshop on Cryptographic Hardware and Embedded Systems, 2014.

[30] R. L. Rivest, L. Adleman, and M. L. Dertouzos, “On Data Banks and Privacy Homomorphisms,” Foundations of Secure Computation, vol. 4, no. 11, 1978.

[31] S. S. Roy, F. Turan, K. Javine, F. Vercauteren, and I. Verbauwhede, “FPGA-based high-performance parallel architecture for homomorphic computing on encrypted data,” in HPCA, 2019.

[32] D. Srelić and J. Filipović, “Performance Analysis and Autotuning Setup of the cuFFT Library,” in Proceedings of the 2nd Workshop on Autotuning and ADaptivity Approaches for Energy Efficient HPC Systems, 2018.

[33] M. E. Ulu, “High Performance Number Theoretic Transforms in Cryptography,” Ph.D. dissertation, Middle East Technical University, 2020.

[34] S. Victor, “NTL: A Library for Doing Number Theory,” http://www.shoup.net/ntl/, 2016.

[35] F. Zhang, C. Hu, Q. Yin, and W. Hu, “A GPU Based Memory Optimized Parallel Method for FFT Implementation,” Computer Research Repository, 2017.