Development of Shunt Active Power Filter for Harmonic Reduction using Synchronous Reference Frame with Space Vector Pulse Width Modulation

S. A. Akintade*, Y. Jibril, A. S. Abubakar
Department of Electrical Engineering, Ahmadu Bello University, Zaria, Nigeria.

ABSTRACT: The work aims at development of Shunt Active Power Filter (SAPF) for harmonic reduction. The current harmonics are being caused by nonlinear characteristic of power electronics based equipments which increase power losses and in turn reduce power quality. Synchronous Reference Frame (SRF) was used as a control strategy and for reference harmonic current generation and Space Vector Pulse Width Modulation (SVPWM) was adopted as switching signal generation. With RL load under balanced input voltage condition, the developed SAPF-SVPWM achieved a reduction of THD of 0.91% as compared to 25.60 before compensation. In addition, the developed SAPF-SVPWM model was compared with SAPF without compensation using RL load under unbalanced voltage and the result shows that the developed SVPWM achieved reduction in THD of 1.74 % as compared to 26.68% after and before compensation. The developed SVPWM model was also compared with SPWM balanced and unbalanced voltage condition. The results show that SVPWM performed better than SPWM. All the results obtained are within IEEE 519 harmonics standard (i.e. THD less than 5%) with nonlinear load under balanced and unbalanced voltage.

KEYWORDS: Shunt active filter, input voltage, harmonics, space vector pulse width modulation, nonlinear load.

[Received Nov. 12, 2018, Revised Nov. 01, 2019, Accepted March 23, 2020] Print ISSN: 0189-9546 | Online ISSN: 2437-2110

I. INTRODUCTION

Power quality is a thing of concern in the field of power system engineering due to nonlinear characteristic of power electronics equipment such as electrical drives, compact fluorescent lamp, oven among others which inject harmonics into distribution system (Abijit et al., 2016; Chennia et al., 2014). Poor power factor, voltage flicker, bad voltage regulation, voltage sags and swells are some of the examples of the disturbances of power system engineering and this is a result of degradation of power quality caused by harmonics (Suresh et al., 2011; Akash et al., 2016). Harmonics also reduce the life span of electrical appliances and equipments which leads to significant economic losses in term of revenue (Suleiman et al., 2017).

The conventional harmonic reduction is passive power filter and easy way to reduce the harmonic current. However, the capability of Passive power filter to remove all the harmonic distortion point of coupling (PCC) is limited. Some of the drawbacks are bulkiness and frequency resonance with the inductor in the grid which increases the harmonics (Sindhu et al., 2015; Vararaprasad et al., 2014).

In recent times Active Power Filters (APF) was introduced and accepted as one of the most common compensation method. APF are switch mode power electronics inverters for harmonic cancellation at PCC so that harmonics free load current is supply to the consumers at PCC (Akash et al., 2016). The strategies use to obtain the reference signal, current controller, the system topology and DC-link voltage determine the effectiveness of shunt active power filter (SAPF) (Chennia et al., 2014; Akash et al., 2015).

Synchronous reference frame (d-q-0) theory, instantaneous real-reactive power (p-q) theory, modified instantaneous (p-q) theory; flux-based controller; notch filter and Artificial Neural Network (ANN) are some of the different harmonics current signal generation strategies that have been used in the literature. (Zahira et al., 2011). Synchronous Reference Frame (SRF) theory widely used for reference signal generation owing to its directness, accuracy and dynamics compared others many methods (Abijit et al., 2016).

Similarly, hysteresis, triangular wave control, dead beat control, Space vector pulse width modulation among others have been established in the literature for switching signal generation (Naresh et al., 2012). Space Vector Pulse Width Modulation (SVPWM) is known for its complexity and higher with rigorous mathematical calculation for switching signal generation (Phuong 2012). SVPWM is one of the best in pulse signal generation because of advantages of low switching loss, wide range of modulation index and less harmonics distortion. It uses the DC link voltage more effectively than others technique (Phuong 2012).

This work presents the design of Shunt Active Power Filter (SAPF) for harmonic reduction. Synchronous reference frame is used for reference signal generation. Space Vector

*Corresponding author: sijtade@gmail.com

doi: http://dx.doi.org/10.4314/njtd.v17i2.5
Pulse Width Modulation (SVPWM) is used for switching pulse generation. The paper is organized as follows: section one introduce the concept of SAPF, section two details the mathematical equations of SAPF and SVPWM. Section three details the design procedure and implementation, while section four present the results and discussed of the obtained results and section five details the conclusion of SAPF.

II. SHUNT ACTIVE POWER FILTER (SAPF)
An idea of active power filters is to improve the power factor that is caused by consumption of reactive power and to reduce harmonic current in the power supply. (Nalini et al., 2011). The shunt active power filter works by feeding the exert harmonics current extracted in the opposing direction to the grid at PCC. The achievement of active power filter hinged on the method used to generate reference current and the switching method used to control the inverter legs Chelli et al., 2015). The basic configuration of a shunt active filter is shown in Figure 1.

A. Synchronous Reference Frame (d-q)
The d-q theory transforms three phase voltage and current in a-b-c quantities into d-q in dc quantities (Balasubramaniam et al., 2014). Synchronous reference frame (d-q-0) theory transform from a-b-c to (α-β) using Clark transformation equation and then transform from (α-β) to (d-q-0) using park transformation equation (Hemachandra et al., 2015). The transformation equation is given as follows (Sunitha et al., 2013).

\[
\begin{bmatrix}
i_d \\
i_q \\
i_0
\end{bmatrix} = \frac{2}{\sqrt{3}} \begin{bmatrix}
\cos \theta & \cos(\theta - 120) & \cos(\theta + 120) \\
-\sin \theta & -\sin(\theta - 120) & -\sin(\theta + 120) \\
1/\sqrt{2} & 1/\sqrt{2} & 1/\sqrt{2}
\end{bmatrix} \begin{bmatrix}
i_s \\
i_r \\
i_c
\end{bmatrix}
\]

B. Concept of Space Vector Pulse Width Modulation
Space vector pulse width modulation consists of six actives sector and two non-actives sector with reference voltage vector which moves round the states vector. Figure 2 shows the reference vector in the first sector (Phuong, 2012).

The diagram of a three-phase bridge inverter is shown in the Figure 3. The upper transistors, and determine the current output voltage (Kumar et al., 2012).

Figure 4 shows the eight switching configuration of a three-phase inverter (Kumar et al., 2015).

When the reference voltage vector passes through each sector, different sets of switches in Table 1 will be turned on or off (Phuong, 2012).

![Figure 1: Basic Configuration of a SAPF (Abdeldjabbar et al. 2017)](image1)

![Figure 2: Space Vectors of Three-Phase Bridge Diagram (Thamizhazhagan et al., 2015).](image2)

![Figure 3: Three Phase Inverter Block Diagram (Phuong, 2012).](image3)

![Figure 4: Inverter States (Priyanka et al., 2017).](image4)
The line-to-line voltage vector is given as follows (Irfan et al., 2016).

\[
\begin{bmatrix}
V_{ab} \\
V_{bc} \\
V_{ca}
\end{bmatrix} = V_{dc} \begin{bmatrix}
1 & -1 & 0 \\
0 & 1 & -1 \\
-1 & 0 & 1
\end{bmatrix} \begin{bmatrix}
a \\
b \\
c
\end{bmatrix} \quad (2)
\]

Also, the phase voltage vector can be expressed as follows (Irfan et al., 2016).

\[
\begin{bmatrix}
V_{an} \\
V_{bn} \\
V_{cn}
\end{bmatrix} = V_{dc} \begin{bmatrix}
2 & -1 & -1 \\
-1 & 2 & -1 \\
-1 & -1 & 2
\end{bmatrix} \begin{bmatrix}
a \\
b \\
c
\end{bmatrix} \quad (3)
\]

### III. SYSTEM DESIGN AND MODELLING

#### A. Selection of DC Voltage

The minimum value of Vdc was calculated using eqn (4).

\[
V_{dc} \geq \sqrt{3}V_{pcc} - \text{max}
\]

\[V_{pcc-max} = 400 \text{ V}\]

The required minimum of \(V_{dc}\) was calculated to be 693 V. Therefore, 700 V was chosen.

### B. Selection of Coupling Inductor

The minimum value of interfacing inductor was calculated using eqn (5).

\[
L_f \geq \frac{V_{dc}}{12f_{sw}I_{i_{\text{max}}}}
\]

The converter maximum ripple current = 10 A

\[V_{dc} = 693 \text{ V (for modulation index = 1.7)}\]

Switching frequency = 20 kHz.

The minimum value of \(L_f\) was calculated to be 2.88 mH. Therefore, 3 mH was chosen.

### C. Selection of DC Capacitor

The minimum value of DC capacitor was calculated using eqn (6).

\[
C_{dc} = \frac{2S_nT}{(1+\alpha)V_{dc}^2 - \{(1+\beta)V_{dc}^2\}^2} = \frac{2S_nT}{2V_{dc}^2}
\]

The allowable compensator power transfer is 20 kVA

Number of cycle, \(n = 0.5\) (i.e half cycle)

Period, \(T\) for one complete cycle is 0.02 s

Change in \(V_{dc}\) of 10% (i.e. \(z = 0.1\))

\[V_{dc} = 693 \text{ V (for modulation index = 1.7)}\]

The minimum capacity of \(C_{dc}\) was calculated to be 2082\(\mu\)F. Therefore, 3000\(\mu\)F was chosen.

### D. Shunt Active Power Filter Modeling in d-q

The SRF method is implemented by transforming the three-phase source \(V_a, V_b\) and \(V_c\) and load current \(i_a, i_b,\) and \(i_c\) into the three-phase (d-q-0) synchronous reference frame in dc quantities as expressed as follows (Mohammed, 2012).

\[
L_f \frac{di_{fa}}{dt} = V_f - R_f i_{fa} - V_{sa}
\]

\[
L_f \frac{di_{fb}}{dt} = V_f - R_f i_{fb} - V_{sb}
\]

\[
L_f \frac{di_{fc}}{dt} = V_f - R_f i_{fc} - V_{sc}
\]

Eqns (5) to (7) are transformed to synchronous reference frame using equation as expressed as follows:

\[
L_f \frac{di_{fd}}{dt} = V_f - V_{sd} - R_f i_{fd} - L_f \omega_i q
\]

\[
L_f \frac{di_{fq}}{dt} = V_f - V_{sq} - R_f i_{fq} + L_f \omega_i d
\]

The currents on the axes \(d\) and \(q\) are decoupled into two components as follows:
\[
U_d = L_i \frac{di_d}{dt} + R_i i_d \\
U_q = L_i \frac{di_d}{dt} + R_i i_q
\]

Therefore, equation 10 and 11 is re-written as expressed as follows:

\[
V_d^r = U_d + V_{sd} + L_r \omega i_{iq} \\
V_q^r = U_q + V_{sq} + L_r \omega i_{rd}
\]

Eqns (12) and (13) are therefore modeled in Matlab/Simulink.

**E. Design of Space Vector Pulse Width Modulation**

Space vector pulse width modulation can be implemented by the following steps (Jin-Woo, 2005):

(i) Determination of \( V_d, V_q, V_{ref} \) and angle \( \alpha \)

(ii) Determination of time duration \( T_0, T_1 \) and \( T_2 \)

(iii) Transistors switching time determination

1.) Determination of \( V_d, V_q, V_{ref} \) and Angle \( \alpha \)

Determination of \( V_d, V_q, V_{ref} \) and angle \( \alpha \) is derived as follows (Jin-Woo, 2005). Consider the sector 1 of the space vector hexagonal diagram in Figure 5.

\[ V_d = V_{a-n} - V_{b-n} \cos 60 - V_{c-n} \cos 60 \]

\[ V_q = 0 + V_{b-n} \cos 30 - V_{c-n} \cos 30 \]

Eqns (14) and (15) are also expressed as follows:

\[
\begin{bmatrix}
V_d \\
V_q
\end{bmatrix} = \frac{2}{3} \begin{bmatrix}
1 & -1/2 & -1/2 \\
0 & \sqrt{3} & -\sqrt{3} \\
\end{bmatrix} \begin{bmatrix}
V_{a-n} \\
V_{b-n} \\
V_{c-n}
\end{bmatrix}
\]

Also equation of the alpha voltage and beta voltage is given as follows:

\[
\begin{bmatrix}
V_\alpha \\
V_\beta
\end{bmatrix} = \begin{bmatrix}
\cos \theta & -\sin \theta \\
\sin \theta & \cos \theta
\end{bmatrix} \begin{bmatrix}
V_a \\
V_b
\end{bmatrix}
\]

Therefore, reference voltage equation and alpha angle are writing as follows:

\[
|V_{ref}| = \sqrt{V_\alpha^2 + V_\beta^2}
\]

\[
\alpha = \tan^{-1} \left( \frac{V_\alpha}{V_\beta} \right) = \cot \theta
\]

where \( \alpha \) is the angle between reference voltage and alpha voltage.

Eqns (14), (15), (18) and (19) were written as algorithm in Matlab function in Matlab function block in Matlab/Simulink to calculate \( V_d, V_q, V_{ref} \) and angle \( \alpha \).

2.) Determination of time duration \( T_0, T_1 \) and \( T_2 \)

Consider the sector 1 of the space vector hexagonal diagram in Figure 6 (Naresh et al., 2012). The procedures for determining the switching time \( T_0, T_1 \) and \( T_2 \) is illustrated as follows (Tej et al., 2014; Raul, 2014).

The time of switching at any sector is therefore written as follows:

\[
T_1 = \frac{3T_z \sqrt{3} V_{ref}}{V_{dc}} \left( \sin \frac{n}{3} \pi \cos \alpha - \cos \frac{n}{3} \pi \sin \alpha \right)
\]

\[
T_2 = \frac{3T_z \sqrt{3} V_{ref}}{V_{dc}} \left( \sin (\alpha - \frac{n-1}{3} \pi) \right)
\]

\[
T_0 = T_z - T_1 - T_2
\]

where,

\[
n = 1 \text{ (i.e. sector 1 - 6)} \quad 0 \leq \alpha \leq 60
\]

Eqns (20), (21) and (22) will be written as algorithm in Matlab function in Matlab/Simulink for sector identification and to calculate \( T_0, T_1 \) and \( T_2 \).
3. Transistors switching time determination
The switching pattern of each transistor (S<sub>1</sub>–S<sub>6</sub>) of the voltage source inverter is therefore configured as shown in Figure 7 (Dev, 2015).

![Figure 7: Time of Switching at each Sector Patterns.](image)

III. RESULTS AND DISCUSSION

A. Simulation of RL Load Balanced Loads
Figure 8 shows the waveforms before compensation and after compensation. Figure 8 shows that source current is not an ideal sinusoidal and out of phase with input voltage due to the harmonic current generated by the RL load. The developed SAPF model was tested with RL balanced load condition. Figures 9 shows the simulation waveforms of input Voltage (Vs), Source Current (Is), Compensation Current (Ic) and DC Bus Voltage (V<sub>dc</sub>). The results show that, the source current (Is) is now an ideal sinusoidal and rotates with the same angle with input voltage (Vs) when compared with the waveform in Figure 8. The result also shows the waveform of compensation current (Ic) injected at the PCC in equal opposing direction to cancel the harmonics present in the load current. The reference DC bus voltage was maintained at 700 V.

![Figure 8: Waveforms of RL Load: Input Voltage (Vs), Source Current before Compensation.](image)

![Figure 9: Simulation Waveform of RL Load with SVPWM: Input Voltage (Vs), Source Current (Is) after Compensation, Compensation Current (Ic) and DC Bus Voltage (V<sub>dc</sub>).](image)

B. Result of FFT Analysis of RL Load (Balanced Voltage)
Figure 10 shows the Fast Fourier Transformation (FFT) analysis of load current before compensation. The THD obtained in Figure 10 is 25.60 % and the fundamental (50Hz) value is 10.4 A. This THD value is large when compared with the IEEE standard harmonic limit (i.e < 5%). The developed SAPF model was subjected to Fast Fourier Transformation (FFT) analysis under balanced voltage with SVPWM. The
result obtained in Figure 11 shows the Fast Fourier Transformation (FFT) analysis of load current after compensation. The result shows a significant 0.91% reduction of THD when compared to 25.6% in Figure 10. Figure 12 shows the Fast Fourier Transformation (FFT) analysis of load current after compensation with SPWM. The result is within the range of IEEE harmonic standard limit of 5%.

![Figure 10: FFT Analysis of Source Current (Is) with RL Load before Compensation.](images/fft_analysis_before.png)

![Figure 11: FFT Analysis of Source Current (Is) with RL Load after Compensation.](images/fft_analysis_after.png)

B. Simulation Result of RL Load

The developed SAPF model was tested with unbalanced input voltage of $V_a = 200$ V, $V_b = 210$ V, $V_c = 220$ V. Figure 13 shows the waveforms before compensation and after compensation. The waveform of the simulation Figure 13 shows that source current is not an ideal sinusoidal due to the harmonic current generated by the combination of RL load and unbalanced voltage. The developed SAPF model was tested with RL balanced load condition. Figures 14 shows simulation waveforms of input Voltage (Vs), Source Current (Is), Compensation Current (Ic) and DC Bus Voltage (Vdc). The results show that, the source current (Is) is now sinusoidal and rotates with the same angle with the input voltage (Vs) when compared with Figure 13. The result also shows the waveform of compensation current (Ic) injected at the PCC and the DC bus voltage (Vdc). The reference DC bus voltage was maintained constant at 700 V.

![Figure 13: Waveforms of RL Load: Input Voltage (Vs), Source Current before Compensation.](images/waveforms_before.png)

![Figure 14: Waveforms of RL Load: Input Voltage (Vs), Source Current, Compensation Current and DC Bus Voltage.](images/waveforms_after.png)
C. Result of FFT Analysis of RL Load

Figure 15 shows the Fast Fourier Transformation (FFT) analysis of load current before and after compensation. The THD obtained in Figure 15 is 26.68 % and the fundamental (50Hz) value is 9.701 A. This THD value is large when compared with the IEEE standard harmonic limit (i.e < 5%). The developed SAPF model was subjected to Fast Fourier Transformation (FFT) analysis under balanced voltage with SVPWM. The result obtained in Figure 16 shows the Fast Fourier Transformation (FFT) analysis of load current after compensation. The result shows a significant 1.74% reduction of THD when compared with 26.80% in Figure 15. Figure 17 shows the Fast Fourier Transformation (FFT) analysis of load current after compensation with SPWM. The result is within the range of IEEE harmonic standard limit of 5%.

![Figure 15: FFT Analysis of Source Current (Is) with RL Load before Compensation.](image)

![Figure 16: FFT Analysis of the Source Current (Is) after Compensation with SVPWM for RL Load.](image)

Table 2: Results summary.

| Voltage         | Control Strategy | THD without SAPF | THDs with SAPF |
|-----------------|------------------|------------------|----------------|
| Balanced        | SVPWM            | 25.60            | 0.91           |
|                 | SRF              | 26.68            | 1.74           |

Synchronous reference frame theory was used to transform ac in a-b-c quantities into DC in d-q quantities and also as control strategy to extract reference harmonic current. The developed model was tested for both RL load under balanced and unbalanced sinusoidal voltage input. FFT analysis shows that harmonic has been reduction from 25.60 % to 0.91 % (THD) for RL nonlinear load for balanced load and 26.68% to 1.74% for unbalanced load using SVPWM. SPWM also reduced harmonic from 25.60% to 1.13% under balanced RL load and 26.68% to 2.47% under unbalanced RL load. The results show that SVPWM performed better than SPWM. The FFT analysis shows that all the results are within the limit of IEEE 519 standard.

IV. CONCLUSION

Shunt Active Power Filter (SAPF) with Space Vector Pulse Width Modulation (SVPWM) based current control method has been developed for harmonic reduction.

REFERENCES

Abdeldjabbar, M. K. & Tayeb, A. (2017). Adaptive Hysteresis Band Based Fuzzy Controlled Shunt Active Power Filter. Paper Presented at International Symposium on Industrial Engineering and Operations Management (IEOM), Bristol, U.K., IEEE Conference, 718-726.

Abhijit, A. I. & Kompelli, S. (2016). Harmonics Reduction With Id-Id Control Strategy Using Fuzzy Logic Controller Based Three-Phase Shunt Active Power Filter (SAPF). International Journal of Research Publications in Engineering and Technology, 2(5): 10-15.

Akash, N. B. & Mukund, R. S. (2015). Performance Analysis of Active Power Filter (SAPF) With Different Switching Generation Techniques. International Journal of Science and Research (IJSR), 4(4): 331-336.

Ali, C.; K. F. Mohammed; F. B. Mohamed, & K. Abdelhalim. (2015). Sliding Mode Control for Four Legs Shunt Active Power Filter (SAPF) to Eliminate Zero
Sequence Current, Compensating Harmonics and Reactive Power with Fixed Switching Frequency. Serbian Journal of Electrical Engineering, 12(2): 205-218.

Balasubramaniam, P. M.; S. U. Prabha; T. N. Chennai; & T. N. Sathyamangalam. (2014). A Practical Approach to Harmonics Compensation in Electrical Power Systems Using Shunt Active Power Filter (SAPF). International Journal of Soft Computing, 9(3): 160-168.

Chelli, Z.; R. Toufouiti; A. Omeiri; & S. Saad. (2015). Hysteresis Control for Shunt Active Power Filter (SAPF) Under Unbalance and Three-Phase Load Condition. Journal of Electrical and Computer Engineering, 2015: 1-10.

Chennai, S. & Benchouia, M. T. (2011). Intelligent Controllers for Shunt Active Power Filter (SAPF) to Compensate for Harmonics Based on SRF and SCR Control Strategies. International Journal of Electrical Engineering and Informatics, 3(3): 372-393.

Dev, K. T. (2015). Power Quality Improvement Using DVR. M.Sc Thesis, Department of Electrical Engineering, National Institute of Technology, Rourkela.

Hemachandran, K.; P. Nishanth; B. R. Justus; & S. S. Darly. (2015). Method of Improving Power Quality Using FPGA with SAPF in Power Systems. SSRG International Journal of Electrical and Electronics Engineering (SSRG-IJEEE), 2(10): 8-10.

Irfan, A.; S. Virendra; & C. Pradeep. (2016). Control Techniques for Active Power Filter for Harmonic Elimination and Power Quality Improvement. International Journal of Electrical, Electronics and Data Communication, 4(10): 25-36.

Jin-Woo, J. (2005). Project Number Two Space Vector Inverter. Ph.D Project, Mechatronic Systems Laboratory Department of Electrical and Computer Engineering. The Ohio State University.

Kumar, P. (2015). Harmonics Elimination and Power Factor Correction Using Space Vector Modulation (SVM). Asian Journal of Current Engineering and Maths, 4(6), 83-87.

Kumar, V. E.; A. B. Arvind; & M. C. Niles. (2015). Self-Tuning Filter Method for Real Time Control of Three-Phase Shunt Active Power Filter (SAPF). International Journal of Engineering Researches and Management Studies, 2(2): 1-6.

Mohammed, K. (2012). Investigation of Shunt Active Power Filter for Power Quality Improvement. M.Sc Thesis, Near East University.

Nalini, C. K.; S. D. Subhransu; & S. L. Prema. (2011). A Few Aspects of Power Quality Improvement Using Shunt Active Power Filter. International Journal of Scientific & Engineering Research, 2(5): 1-11.

Naresh, K. & Prabhat, K. (2012). Hybrid Active Filter Based On SVSPWM for Power Conditioning Using Matlab/Simulink Toolbox Environment. International Journal of Electronic and Electrical Engineering, 5(2): 113-133.

Niklesh, D. & Sandeep, M. (2017). Power Quality Improvement of Three-Phase System Using Shunt Active Power Filter (SAPF). International Journal of Innovation Research in Electrical, Electronics, Instrumentation and Control Engineering, 5(3): 23-26.

Phuong, H. T. (2012). Matlab/Simulink Implementation and Analysis of Three Pulse-Width-Modulation (PWM) Techniques. M.Sc Thesis, Boise State University.

Priyanka, S. S & Shruti, G. (2017). Implementation of shunt active power filter with comparative study of SPWM and SVPWM technique for reduction of THD. International Journal of Engineering Research and Application, 7(9): 42-47.

Rahul, K. G. (2014). Implementation of Shunt Active Power Filter (SAPF) Algorithms. B.Tech. Thesis, Department of Electrical Engineering, National Institute of Technology, Rourkela.

Renu, S.; K. G. Deepak; and S. Harpreet. (2016). Analysis of Space Vector PWM for ThreePhase Inverter and Comparison with SPWM. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 5(1): 533-540.

Saravanan, P. & Balachrishnan, P. A. (2014). An Efficient Space Vector Modulation (SVPWM) with BFO Based Self-Tuning PI Controller for Shunt Active Power Filter (SAPF). Research Journal for Applied Sciences, Engineering and Technology, 7(20): 4281-4295.

Sindhu, M. R.; G. N. Manjula; & T.N. Nambari. (2015). Three-Phase Tuned Shunt Hybrid Filter for Harmonic and Reactive Power Compensation. Elsvier Procedia Technology, 21: 482-489.

Soomro, D. M.; M. A. Omran; & S. K. Alswed. (2015). Design of Shunt Active Power Filter (SAPF) to Mitigate the Harmonics Caused by Non-Linear Loads. APPN Journal of Engineering and Applied Sciences, 10(19): 8774-8782.

Suleiman, M.; A. M. Mohd; H. Hashim; I. A. Noor; H. Yap & A. A. Mohammad. (2017). Modified Synchronous Reference Frame (SRF) Based Shunt Active Power Filter (SAPF) With Fuzzy Logic Pulse Width Modulation (FLC-PWM) Inverter. Energies 2017 Journal, 10(785): 1-17.

Suthitha, M., & Kartheck, B. N. (2013). Elimination of Harmonics Using Shunt Active Power Filter (SAPF) Based on D-Q Reference Frame Theory. International Journal of Engineering Trends and Technology (IJETT), 4(4): 781-785.

Suresh, M. & Anup, K. P. (2011). Id-Q Control Strategies for Mitigation of Current Harmonics with Fuzzy Logic Controller using Matlab/Simulation and RTDS Hardware. Intelligent Control and Automation, 2: 371-382.

Tej, K. R. & Ruchi, P. (2014). Space Vector Modulation and Maximum Power Tracking Control on Photovoltaic Power Generation System. Paper presented at 11th IRF International Conference, Pone, India, 59-63.

Thamizhazhagan, P & Sutha, S (2015). Analysis of PWM Techniques for Power Quality Improvement in PMSM Drives. Indian Journal of Science and Technology, 8(24): 1-5.

Umar, B. M. (2017). Modeling and Simulation of Compact Fluorescent Lamp for the Analysis and Mitigation of Harmonics Injection into Power Distribution Network.
M.Sc Thesis, Department of Electrical and Computer Engineering, Ahmadu Bello University, Zaria, Nigerian.

Varaprasad, O. V. S. R., & Sarma, D. S. (2014). An improved SVPWM based shunt active power filter for compensation of power system harmonics. In 2014 16th International Conference on Harmonics and Quality of Power (ICHQP), 571-575.

Venkata, B. S.; B. B. Mahesh; L. S. Ravi & S. S. Tulasiram. (2014). Design of Shunt Active Power Filter (SAPF) for Improvement of Power Quality with Artificial Intelligence Techniques. International Journal of Advance Research in Electrical, Electronics and Instrumentation Engineering, 3(8): 11304-11314.

Zahira, R. & Peer, A. F. (2012). Technical Survey on Control Strategies of Shunt Active Power Filter (SAPF) for Harmonics Suppression. Elsevier Procedia Engineering (30): 686-693.

Zulkifilie, B. I.; M. L. Hossain; I. B. Bugis; N. M. N. Mahadi & S. A. Ahmad. (2014). Simulation Investigation of SPWM, THIPWM and SVPWM Techniques for Three Phase Voltage Source Inverter. International Journal of Power Electronics and Drive System, 10(10): 1-10.