VLSI Extreme Learning Machine: A Design Space Exploration

Enyi Yao, Student Member, IEEE and Arindam Basu, Member, IEEE

Abstract—In this paper, we describe a compact low-power, high performance hardware implementation of the extreme learning machine (ELM) for machine learning applications. Mismatch in current mirrors are used to perform the vector-matrix multiplication that forms the first stage of this classifier and is the most computationally intensive. Both regression and classification (on UCI data sets) are demonstrated and a design space trade-off between speed, power and accuracy is explored. Our results indicate that for a wide set of problems, $\sigma V_T$ in the range of $15 - 25\mu V$ gives optimal results. An input weight matrix rotation method to extend the input dimension and hidden layer size beyond the physical limits imposed by the chip is also described. This allows us to overcome a major limit imposed on most hardware machine learners. The chip is implemented in a 0.35$\mu$m CMOS process and occupies a die area of around 5 mm $\times$ 5 mm. Operating from a 1 V power supply, it achieves an energy efficiency of 0.47 pJ/MAC at a classification rate of 31.6 kHz.

Index Terms—Extreme Learning Machine, Classifier, Machine Learning, Low Power, Neural Networks

I. INTRODUCTION

In general, it is difficult to achieve high accuracy in pure analog signal processing modules due to several reasons, a major one being device mismatch [1]. The effect of mismatch on traditional circuits like differential amplifiers and current mirrors is well documented [2]. It has also been shown that for MOS based circuits, the extra power dissipation needed to overcome effects of mismatch can be an order of magnitude higher than the limit imposed by thermal noise [1]. With transistor dimensions reducing over the years, variance in properties of transistors, notably the threshold voltage, has kept on increasing making it difficult to rely on conventional simulations ignoring statistical variations. The problem is particularly exacerbated for neuromorphic designs [3], where transistors are typically biased in the sub-threshold region [4]–[6] of operation (to glean maximal efficiencies in energy per operation) since device currents are exponentially related to threshold voltages thus amplifying its variations as well. For example, it is shown in [7] that an array of 5–bit DACs in 0.35$\mu$m CMOS process used as tunable weights only provide an effective number of bits of 1.1 due to mismatch. In general, there has been an approach to compensate for mismatch either through floating-gates [8] or by storing calibration coefficients off-chip in the form of connection probabilities [3]. Digital calibration can be used to compensate for these effects on-chip [2] as well. However, they lead to huge area overheads due to the requirement of extra transistors for calibration and storage of digital bits [9]. Sometimes, it is claimed that learning can compensate for mismatch and has been demonstrated in specific cases [10], [11]—but the claim needs to be further quantified using standard datasets since mismatch will exist in the learning circuits as well.

The ELM algorithm is popular in the machine learning community due to its fast training speed and has been shown to produce similar or better performance compared to support vector machines (SVM) [12]. A closely related method (termed Neural Engineering Framework) has also been used to generate large scale models of cognitive systems [13]. ELM based methods have been used classify spike time based patterns recently [14] and online learning algorithms for ELM have been proposed [15]. Clearly, there is a need to develop hardware implementations of the same. In this paper we present a circuit that ‘utilises’ mismatch to do effective computation in the first layer of a two layer spiking neural network implementation of ELM. This approach can be used in other algorithms like liquid state machine (LSM) or echo state networks (ESN) (sometimes referred to as reservoir computing), since they require random projections of the input as well. We have earlier proposed the idea of using spiking neurons for implementing ELM [16] and described the advantages of such an architecture over standard digital implementations [17]. It should be noted that this method only exploits spiking neurons for ease of hardware implementation and does not use any spike based learning rules to perform the learning of the second stage. The major hardware benefits are the use of low-power analog circuits for the reservoir and simple digital circuits for the second stage. We demonstrated the first VLSI implementation of this principle in [13] where it was used for decoding motor intentions for implantable brain-machine interfaces. In this paper, we present a different chip utilizing the same core circuit as [13] but operating on 10 bit digital inputs instead of spikes. Instead of a specific application, this paper presents an entire design space trade-off between speed, power and accuracy. Finally, we present a method and associated circuits to virtually expand the input and output dimensions of the chip beyond the physically implemented 128 channels. We show results of applying inputs from standard machine learning data bases such as [19].

In the next section, we present details of the ELM algorithm and training methods. Section [13] describes the VLSI architecture of the chip and details of the sub-circuits. The trade-offs between noise, speed and energy dissipation of this architecture are presented in Section [14]. An important limitation of hardware machine learners is limited input and output dimensions. In Section [15] we present a method to
where $H^\dagger$ denotes the Moore Penrose generalized inverse of a matrix \cite{21}. The huge benefit of this method is that it removes the need for iterative tuning and gives a simple formula to calculate the weights. The orthogonal projection method can be efficiently used to find $H^\dagger$ as $(H^TH)^{-1}H^T$ if $H^TH$ is non-singular or as $H^T(HHT)^{-1}$ if $HHT$ is nonsingular. Further, using concepts from ridge regression theory \cite{22}, a small constant $I/C$ is often added to the diagonal of $H^TH$ or $HHT$ of the Moore-Penrose generalized inverse $H$—the resultant resolution is stabler and tends to have better generalization performance. The value of $C$ is typically optimized as a hyperparameter using cross-validation techniques.
exploits analog computing for the input layer is shown in Fig. 2(a). The corresponding timing according to Kirchoff’s current law (KCL) and flow into a mirror. Multiplied by the random weights generated in the data which will be copied to every column using a current configuration of the current-mode digital-to-analog convertor. $I_{DAC}$ is multiplied with the input weights by current mirroring operation as described later. A capacitor $C = 0.4\text{pF}$ is also added at the gate of the current mirror array for each row to improve noise performance and achieve the desired resolution of 8 bits in the multiplication—this will be discussed in the later section. In the conventional current mirror, bandwidth is in proportion to the input current. If $\text{Data}_{\text{in}}$ is too small, input currents are also small and hence the settling time of the current mirror (defined as time taken to settle to within 5% of the final value) might be too large. To solve this problem, an active current mirror is added to complement the conventional mirror. Switch $S_1$ is closed to turn on the active current mirror if all of the 4 MSBs are zero. This ensures that the capacitor $C$ is charged by the large bias current and not the small input currents. When all the bits of $\text{Data}_{\text{in}}$ are 0, switch $S_2$ is closed to pull $V_{bias}$ to ground and shut off the current mirrors in that row. The logical signals to control $S_1$ and $S_2$ are given by:

$$
S_1 = D_6 + D_7 + D_8 + D_9,
$$

$$
S_2 = D_0 + D_1 + \cdots + D_8 + D_9.
$$

where $D_i$ are the bits of $\text{Data}_{\text{in}}$.

A. Input Generation Circuit (IGC)

Figure 3 shows the schematic of the input generation circuit for each dimension of input. The reference block provides a fixed master biasing current $I_{ref}$ that acts as the reference current of the current DAC as well as the biasing for the active current mirror. The input data $\text{Data}_{\text{in}}$ is applied to configure a $b_{in} = 10$ bits MOS based current splitting DAC to generate a corresponding analog current [23]. The output current of this DAC is given by:

$$
I_{DAC} = (2^{-1}D_9 + 2^{-2}D_8 + \cdots + 2^{-9}D_1 + 2^{-10}D_0) I_{ref}.
$$

III. System Architecture

The architecture of the proposed mixed signal classifier that exploits analog computing for the $d \times L$ random weights of the input layer is shown in Fig. 2(a). The corresponding timing diagram is shown in Fig. 2(b). The input data ($\text{Data}_{\text{in}}$) will be fed to the particular channel in the system serially through a 1 to 128 demultiplexer according to the corresponding address $A < 6 : 0$ through a serial peripheral interface (SPI). The number of bits (NOB) of $\text{Data}_{\text{in}}$ for each channel is $b_{in} = 10$. Input data will be stored in shift registers first for the configuration of the current-mode digital-to-analog convertor (DAC) in the input-generation-circuit (IGC). The function of IGC is to generate an analog DC current according to the input data which will be copied to every column using a current mirror. Multiplied by the random weights generated in the current mirror array, the current in one column will be summed according to Kirchoff’s current law (KCL) and flow into a hidden layer neuron. This current is denoted as $I^z_i$ for the $i$-th neuron in Fig. 2(a) and is analogous to the variable $z_i$ in Fig. 1. Spiking oscillations with different frequency will be generated by the neuron according to their own input currents which is counted by an asynchronous counter forming a row of the matrix $H$. Through a column scanner, these hidden layer outputs can be transferred to the FPGA to first get the output weight $\beta$ during training and later for the second stage computation of ELM during regular operation. Other timing and control signals will also be provided by the FPGA as shown in Fig. 2(b). Next, we describe the operation of each block.

A. Input Generation Circuit (IGC)

Figure 3 shows the schematic of the input generation circuit for each dimension of input. The reference block provides a fixed master biasing current $I_{ref}$ that acts as the reference current of the current DAC as well as the biasing for the active current mirror. The input data $\text{Data}_{\text{in}}$ is applied to configure a $b_{in} = 10$ bits MOS based current splitting DAC to generate a corresponding analog current [23]. The output current of this DAC is given by:

$$
I_{DAC} = (2^{-1}D_9 + 2^{-2}D_8 + \cdots + 2^{-9}D_1 + 2^{-10}D_0) I_{ref}.
$$

Fig. 3: Schematic of input generation circuit (IGC) for one channel. A reference current is split according to the 10 bits of input data to create $I_{DAC}$. The capacitor $C$ ensures sufficient SNR when the current is mirrored to the $L$ columns. An active current mirror is enabled to allow fast settling when $I_{DAC}$ is small.

Fig. 4: (a) Schematic of the neuronal oscillator circuit followed by an asynchronous counter. The neuron is enabled when control signal $\text{NEU}_\text{EN}$ is high. The capacitors can be digitally reconfigured and have the following values: $C_{a1} = 100\text{fF}$, $C_{a2} = 200\text{fF}$, $C_{b1} = 50\text{fF}$, $C_{b2} = 100\text{fF}$. (b) Oscillation waveforms at different nodes of the neuron circuit.
A pre-defined value of line) of the neuron with input signal current negligible. The neuron is enabled when the control Fig. 6: (a) Comparison of neuron spiking frequency between theory spiking frequency with increasing input current for 3 different VDD. power supply voltages (our case we can avoid this problem by operating at very low short-circuit current dissipation in the inverters. However, in
an asynchronous counter. This is one of the simplest neuron block. It is a current-controlled oscillator structure followed by
Fig. 5: (a) Neuron spiking frequency initially increases with the
increase of the input current \( I^z \) till \( I^z = I_{rst} \). It then reduces and becomes zero finally when \( I^z = I_{sat} \). (b) The transfer function (solid line) of the neuron with input \( I^z \) and output \( H \) can be saturated at a pre-defined value of \( 2^b \) by stopping the counter.

Note the logarithmic scales for both plots. The curves saturate at higher maximum frequencies for higher VDD.

B. Neuron

Figure 4(a) details the circuit of the hidden layer neuron block. It is a current-controlled oscillator structure followed by an asynchronous counter. This is one of the simplest neuron circuits described in [24]. This circuit has the issue of large short-circuit current dissipation in the inverters. However, in our case we can avoid this problem by operating at very low power supply voltages (\( \approx V_{TN} + V_{TP} \)) making the short-circuit current negligible. The neuron is enabled when the control signal \( NEU\_EN \) is high. The oscillation waveform at the nodes \( V_{mem} \) and \( V_{out} \) are illustrated in Fig. 4(b). \( V_{mem} \) is charged down by the input current \( I^z = I_{lk} \) till it reaches the threshold voltage of the inverters. At that point both the inverters trip making the output switch to ground. Since the voltage change at the node of \( V_{out} \) is VDD, the voltage change of \( V_{mem} \) due to the feedback capacitor is given by:

\[
\Delta V_{mem} = \frac{C_b}{C_a + C_b} VDD.
\]

Also, the reset transistor turns ON charging \( V_{mem} \) up by the current \( I_{rst} + I_{lk} - I^z \). The inverters trip again once \( V_{mem} \) reaches the threshold and this process continues as long as \( NEU\_EN \) is high. Both the capacitors \( C_a \) and \( C_b \) can be digitally reconfigured as shown in Fig. 4(a). The values of the capacitors are: \( C_a1 = 100 \text{fF}, C_{a2} = 200 \text{fF}, C_{b1} = 50 \text{fF}, C_{b2} = 100 \text{fF} \).

We can derive an equation for the oscillation period \( T_{sp} \). It is composed of two parts: the time \( T_1 \) for the input current \( I^z \) to discharge the capacitor of node \( V_{mem} \) and the time \( T_2 \) to reset the capacitor. Hence, \( T_{sp} \) is given by:

\[
T_{sp} = T_1 + T_2 = C_b VDD \left( \frac{1}{I^z - I_{lk}} + \frac{1}{I_{rst} - I^z + I_{lk}} \right).
\]

Assuming \( I_{lk} \approx 0 \), the relationship between the neuron spiking frequency and the input current \( I^z \) can be easily obtained as:

\[
f_{sp} = g(I^z) = \frac{I^z (I_{rst} - I^z)}{I_{rst} C_b VDD}.
\]

This quadratic relationship of equation (8) between current and frequency is plotted in Fig. 5(a). As we can see from Fig. 5(a) if \( I^z < I_{rst}/2 \), we have almost a linear relation given by:

\[
f_{sp} \approx \frac{I^z}{C_b VDD} = K_{neu} I^z,
\]

where \( K_{neu} = \frac{1}{C_b VDD} \) denotes a conversion gain from current to frequency. When \( I^z = I_{rst}/2 \), \( f_{sp} \) will reach its maximum value \( f_{max} \). After this point, the spiking frequency will keep falling down till it reaches zero for \( I^z = I_{rst} \). Since the inflection point of the curve is reached at \( I^z = I_{rst}/2 \), we refer to this current value as \( I_{flx} \). The chip has digital control bits making the capacitors configurable. As shown in Fig. 4(a), an asynchronous counter counts the total number of spikes from the neuron during a fixed period of time \( T_{neu} \) (time duration for which \( NEU\_EN \) is high) and generates the output \( H \). A hard nonlinearity in the form of saturation can be implemented by stopping the counter whenever its count reaches a pre-defined limit \( 2^b \). In this case the valid MSB of the counter output which is also configurable from 6 to 14. If only the linear region of the neuron spiking waveform is adopted (this is also the most energy efficient part as shown later), the final transfer function of the hidden layer neuron can be represented by:

\[
H = \begin{cases} f_{sp} T_{neu} (\approx K_{neu} I^z T_{neu} f_{flx} < I_{flx}), & \text{if } H < 2^b, \\ 2^b, & \text{otherwise.} \end{cases}
\]
which the H saturates is denoted by $I_{sat}$. This value depends on both $T_{neu}$ and $b$. Also, $[0 \ I_{max}]$ is used to denote the range of input currents to the neuron.

Figure 8 plots SPICE simulation of the neuron spiking frequency with the variation of input current $I^z$ on a logarithmic scale and compares it with theoretical predictions based on equation 8. For this simulation, $C_a$ and $C_b$ were set to be 300F and 50F respectively while VDD was kept at 1V. As expected, the spike frequency increases linearly for small values of $I^z$, reaches a maxima eventually and then starts reducing for further increase in $I^z$. Results from a similar simulation for three different values of VDD (0.8, 1 and 1.2 V) are shown in Fig. 8(b). Since $f_{sp}$ is inversely proportional to VDD, $f_{sp}$ is higher for small $I^z$ with a smaller VDD. However, when VDD is lower, $I_{sat}$ is smaller and hence $f_{sp}$ attains the peak value at smaller value of $I^z$, i.e. $I_{sp}$ reduces when VDD is reduced. On the other hand, for higher VDD, $f_{sp}$ saturates at a larger value $f_{max}$ and it is attained for larger value of $I_{flx}$.

C. Current Mirror Array

The digital input $Data_{in}$ is mapped to a vector of input current $I_{in}$ which are copied to every neuron using a current mirror. These inputs can also be obtained from a sensor such as a photo diode. The capacitor $C = 0.4pF$ is kept to maintain a minimum SNR [25] at the expense of bandwidth. For low-power operation, we operate the current mirrors in sub-threshold regime. Minimum sized transistors are employed in these current mirrors to exploit VLSI mismatch which is necessary for the generation of random input weights $w_i$ and bias $b_i$ of ELM. For example, the contribution of input $i_{in,i}$ to the total input current of neuron $j$ is given by $i_{in,i}w_0e^{\Delta V_{Th,i}/U_T}$ where $U_T$ is the thermal voltage, $w_0$ is the nominal current mirror gain while $\Delta V_{Th,i}$ denotes the mismatch of the threshold voltage for the transistor copying the $i$-th input current to the $j$-th neuron. This last term is a random variable with a Gaussian distribution and hence the weights $w$ in equation (1) above get mapped to random variables with a log-normal distribution in our implementation. Since in our implementation $w_0 = 1$, we can write:

$$w_{ij} = e^{\Delta V_{Th,i}/U_T}$$

(12)

Do note that the ELM algorithm only requires random numbers from any continuous distribution [21]. Here, we choose log-normal distribution due to the intrinsic physics of sub-threshold mosfets. If biased in above-threshold regime, the distribution of random numbers would be closer to gaussian.

D. Parameter Choice

To determine the performance of the network, we chose two representative tasks of regression ($d = 1$) and classification ($d = 14$). For the regression task, the network was given a set of noisy samples and had to approximate the underlying function. For classification, six different data sets with widely varying dimensions and training set sizes were chosen from the UCI machine learning repository [19]. Here, we show results for only the ‘brightdata’ case as a representative but

the conclusions drawn are valid across the other data sets. It is a two class problem that includes 1000 training data and 1462 testing data. The reasons for choosing these tasks were that the performance of the software implementation for these tasks are reported in publications as a typical benchmark [12].

For the following simulations done in MATLAB, we considered the mismatch in current mirror weights as the dominant factor. It was assumed to be log-normally distributed with a standard deviation of $\sigma_V$ ranging from 5 to 45 mV (as a reference, $\sigma_V$ in our fabricated chip is $\approx 16$ mV). Equation (11) was used to simulate the neuronal characteristic and the other parameters were kept at fixed nominal values of $K_{neu} = 26KHz/nA$ and $T_{neu} = 50\mu sec$.

In real applications, variations exist for other parameters in the neuron transfer function as well. However, simulation results show that mismatch in these do not affect the qualitative nature of the results we present here.

1) Input Mapping: For efficient use of the hardware, we need to determine how to map the compact set $X = [-1 \ 1]$ to input currents. First, it can be only mapped to a set in $R^+$ since we have unidirectional current mirrors. Assume the maximum input current for one dimension is $I_{max}$, i.e., the set is $[0 \ I_{max}]$. Therefore the maximum current going to the neuron $I_{max} = d \times I_{max}$. From Fig. 5(b) we need to find out the relationship between $I_{max}$ and $I_{sat}$. Though theoretically any positive set will work, it might need an unreasonably large number of neurons to get a satisfactory performance. To illustrate this point intuitively, consider a case where $I_{max} << I_{sat}$. Then the transfer function of the neuron is a linear function without any high order components. Also, if $I_{max} >> I_{sat}$, the outputs of most neurons will be saturated to $2^b$, and will not encode the variations of the input. Both of these cases will require a large number of hidden layer neurons so that ‘by chance’ a large enough pool of neurons are obtained which encode the changes in input. Hence, there should be a range for the ratio between $I_{max}$ and $I_{sat}$, such that we can achieve a good performance with a small number of hidden layer neurons.

To find this desired range, we first fix a value of $I_{sat}/I_{max}$ and evaluate the performance of the network on both tasks with different number $L$ of hidden layer neurons. The regression error reduces initially with larger $L$ but saturates after the $L$ increases beyond a critical value $L_{min}$. To quantify the dependence of performance on the ratio of $I_{sat}/I_{max}$, we now plot in Fig. 7(a) the dependence of $L_{min}$ on the ratio of $I_{sat}/I_{max}$, with lower values of $L_{min}$ being preferable.
The required area will still reduce compared to an older process with larger transistors since the coefficient are needed to represent In order to implement this, we need to know how many bits memory and accumulate it based on neuronal spiking patterns. Hence, for deeply scaled CMOS processes with larger transistor scaling continues [1]. 

However, as \( \sigma_{VT} \) increases, the performance degradation is much less implying the choice of \( I^*_{sat} \) is less critical in highly scaled VLSI. 

We have chosen error of 0.08 as the saturation level in this case. From this figure, the ratio of \( I^*_{sat}/I^*_{max} \approx 0.75 \) is the best trade-off point between number of hidden neurons and input dynamic range for all values of \( \sigma_{VT} \). For small values of \( \sigma_{VT} \), the performance degrades rapidly on both sides of the optimal value. However, as \( \sigma_{VT} \) increases, the performance degradation is much less implying the choice of \( I^*_{max} \) is less critical in highly scaled VLSI. 

Fig. 7: Design Space Exploration: (a) Variations of \( L_{min} \) with \( I^*_{sat}/I^*_{max} \) show that the optimal value of this ratio is \( \approx 0.75 \). (b) Variations of classification accuracy with the resolution of output weight \( \beta \) showing 10 bits is sufficient for accurate classification. (c) Variations of classification accuracy with the number of bits of counter output \( H \) demonstrating that \( b \approx 6 \) is enough for optimal performance. Each of the curves are averaged over 50 trials. 

We have chosen error of 0.08 as the saturation level in this case. From this figure, the ratio of \( I^*_{sat}/I^*_{max} \approx 0.75 \) is the best trade-off point between number of hidden neurons and input dynamic range for all values of \( \sigma_{VT} \). For small values of \( \sigma_{VT} \), the performance degrades rapidly on both sides of the optimal value. However, as \( \sigma_{VT} \) increases, the performance degradation is much less implying the choice of \( I^*_{max} \) is less critical in highly scaled VLSI. 

However, it can also be noted that the performance is best (least \( L_{min} \)) for \( \sigma_{VT} \) in the range of 15–25 mV. This has been found to be true for a wide range of classification problems as well. Hence, for deeply scaled CMOS processes with larger \( \sigma_{VT} \), minimum sized transistors cannot be used. In those cases, the transistor size has to be increased (following Pelgrom’s model [1]) to reduce \( \sigma_{VT} \) within the desired range. However, the required area will still reduce compared to an older process with larger transistors since the coefficient \( A_{VT} \) is reducing as transistor scaling continues [1].

2) Resolution of Output Weight: As mentioned earlier, the digital circuits will use pre-calculated output weights, \( \beta \) from a memory and accumulate it based on neuronal spiking patterns. In order to implement this, we need to know how many bits are needed to represent \( \beta \). Less number of bits will degrade performance of the classifier while more will waste hardware resources and power. We use the classification example here with \( L = 128 \). Figure 7(b) shows the change of error with increasing number of bits indicating 10 bits resolution is enough for good accuracy.

3) Counter resolution: Besides the resolution of \( \beta \), we also analyzed the dependence of performance on the output counter resolution \( b \) in equation (11). Since we estimate the spiking frequency by using a counter to count the number of spikes in a fixed time window \( T_{neu} \), a small value of \( b \) will introduce large quantization errors in the estimate of frequency. This implies that the neurons have to produce more spikes in the counting window, which would on the other hand induce more power dissipation. To find a good trade-off for \( b \), we fixed \( I^*_{sat}/I^*_{max} \approx 0.75 \), \( L = 128 \) and resolution of \( \beta \) to 10 bits. Figure 7(c) shows the simulation result for the classification error with \( b \) increasing from 1 to 10. \( b \approx 6 \) is found to be sufficient for classification.

IV. NOISE, SPEED AND ENERGY DISSIPATION

A. Noise

Noise is an important specification to be considered in circuit design. In this section, we present the operational
limits set on this architecture due to noise based constraints. Since the transistors are operating in sub-threshold region, the contribution of 1/f noise is negligible compared to the thermal noise [25]. For the current mirror circuit as shown in Fig. 8, we can easily get the input referred thermal noise spectral density as:

\[ \overline{I^2}_{in} = \overline{I^2}_{in1} + \overline{I^2}_{in2} \cdot \frac{g_{m1}^2}{g_{m2}}. \tag{13} \]

where \( g_{m1} \) and \( g_{m2} \) are transconductance of input and output transistors respectively, \( \overline{I^2}_{in1} \) and \( \overline{I^2}_{in2} \) are corresponding transistor channel noise. Since the transistors are working in the sub-threshold region, the transconductance is in proportion to its drain current. Applying the noise model of drain current of sub-threshold transistors to be \( \overline{I^2} = 2qI_1\Delta f \) [26], where \( q \) denotes the electronics charge, we can rewrite the above equation as:

\[ \overline{I^2}_{in} = 2qI_1\Delta f + 2q\Delta f \cdot \frac{I_1^2}{I_2}. \tag{14} \]

For this single pole system, the noise equivalent bandwidth \( \Delta f = \frac{I_1}{I_2} \cdot \kappa \) where \( \kappa \) denotes the inverse of the sub-threshold slope [26]. Assuming \( I_2/I_1 = w_0 \), and substituting the bandwidth equation above, we get:

\[ \overline{I^2}_{in} = \frac{qK_1^2}{2CU_T} \left( 1 + \frac{1}{w_0} \right). \tag{15} \]

Finally, the signal to noise ratio (SNR) can be expressed in the following equation:

\[ SNR = \frac{I_1^2}{\overline{I^2}_{in}} = \frac{2CU_T}{qK_1(w_0 + 1)}. \tag{16} \]

Thus, from the equation (16), we can see the SNR can be controlled by changing \( C \). This reflects a direct trade-off with bandwidth which is inversely proportional to \( C \). If an 8 bit SNR is needed in the system, and \( w_0 = 1 \), it is sufficient to add \( C = 0.4 \) pF capacitance in the current mirror for each input channel. Note that only one such capacitor is needed for every row.

**B. Speed**

The conversion time for one classification operation \( T_c \) comprises two parts: \( T_{cm} \) and \( T_{neu} \) where \( T_{neu} \) is the neuron operation time and \( T_{cm} \) is the current mirror settling time. If one of them is much larger than the other, we can approximate \( T_c \approx \max{(T_{cm}, T_{neu})} \). We consider \( T_{cm} \) to be 4 times of the inverse of the bandwidth (BW), i.e. \( T_{cm} = \frac{1}{4\Delta f} = \frac{4CU_T}{K_1I_{max}} \), where \( \kappa = 0.7 \), \( U_T = 0.025 \) V at room temperature and \( C = 0.4 \) pF as derived earlier. If the average input current is \( I_{max}/2 \), the average current mirror settling time is

\[ T_{cm,avg} = \frac{8CU_T}{K_1I_{max}}. \tag{17} \]

As discussed earlier in Section III-A, an active current mirror is utilized to boost the bandwidth for small current values. SPICE simulation result for this effect shown in Fig. 9(a) demonstrates a bandwidth increase by around 5.84X. We can find the range of \( T_{cm} \) by considering maximum and minimum input currents:

\[ T_{cm,max} = \frac{4CU_T}{5.84K_1I_{max}/b_{I_{PSM}}} \]

\[ T_{cm,min} = \frac{4CU_T}{K_1I_{max}} \tag{18} \]

where \( b_{I_{PSM}} = 10 \) is the number of bits of Data-in and the factor of 5.84 is due to the active current mirror. Figure 9(b) shows the decrease of \( T_{cm} \) with increasing \( I_{max} \) for the conventional and active current mirror cases.

To find the value of \( T_{neu} \), we can see from Fig. 5(b) that we want \( H = 2^b \) for \( f^z = I_{sat}^z \). Combining this observation with equation (11), we can derive the following:

\[ T_{neu} = \frac{2^b}{K_1I_{sat}^z} = \frac{2^b}{0.75K_1I_{max}^z} = \frac{2^b}{0.75K_1I_{max}} \tag{19} \]

where we use \( I_{sat}^z/I_{max} = 0.75 \) (shown earlier in Section III-D) and \( I_{sat}^z = d \times I_{max} \). Now, we can compare \( T_{cm} \) and \( T_{neu} \) to see the dominant term as a function of parameters \( b \) and \( d \). Figure 9(b) shows a comparison between \( T_{cm} = 0.5(T_{cm,max} + T_{cm,min}) \) and \( T_{neu} \) for \( b = 8 \) and \( b = 12 \). Increasing \( I_{max} \) reduces the time required for both the neuron and current mirror. \( T_{cm} \) for the conventional current mirror is always the dominant factor. However, with the active current...
mirror on \( T_{\text{neu}} \) may be larger than \( T_{\text{cm}} \) for large values of \( b \). These plots are done for \( d = 10 \); increasing \( d \) will have an effect of reducing \( T_{\text{neu}} \) since \( I_{\text{sat}}^{z_{\text{max}}} = d \times \frac{1}{I_{\text{max}}} \). Hence, to show the trade-offs between \( T_{\text{cm}} \) and \( T_{\text{neu}} \) as a function of \( b \) and \( d \), we plot contours in the space of the counter dynamic range \( 2^b \) and input dimension \( d \) where \( T_{\text{cm}} = T_{\text{neu}} \). To do this, we equate (17) and (19) to get:

\[
\frac{8C\mu T_{\text{max}}}{d} = \frac{2^b}{K_{\text{neu}} I_{\text{sat}}} \\
\Rightarrow 2^b = \frac{8C\mu T_{\text{max}}}{d} \frac{K_{\text{neu}} I_{\text{sat}}}{\kappa} \tag{20}
\]

where \( I_{\text{sat}}^{z_{\text{max}}} = 0.75 \) is used. The straight line contours defined by equation (20) are plotted in Fig. 2(c) for three different \( K_{\text{neu}} \) values corresponding to VDD= 0.8, 1 and 1.2V. For parameter choices on these contour lines, \( T_{\text{c}} = T_{\text{cm}} + T_{\text{neu}} = 2T_{\text{cm}} = 2T_{\text{neu}} \). If the relation between \( 2^b \) and \( d \) sets the operation regime above any of the contour lines, \( T_{\text{neu}} > T_{\text{cm}} \) while the opposite condition is true if operation regime is below the contour lines. It can be seen that for \( b \approx 8 \) to 10 bits and a nominal value of VDD=1V, \( T_{\text{neu}} \) dominates \( T_{\text{cm}} \) for the maximum dimension of 128 supported by our chip.

C. Energy

The total power dissipated by the system (\( P_t \)) can be split into two parts: power from analog (\( P_{\text{avdd}} \)) and digital (\( P_{\text{dd}} \)) supplies. The first term (\( P_{\text{avdd}} \)) is mainly dissipated by the voltage reference circuitry, biasing block and the IGCs. Ideally, this should be a function of input dimension. However, in the current design only unused active mirrors are turned off while the current DAC is always ON—this will be rectified in future designs. The second term (\( P_{\text{dd}} \)) comprises the power dissipated by the neuron, asynchronous counter and other digital blocks including decoder and scanner. Of these terms, the power dissipated by the neuron includes the synaptic currents as the input and the counter at output and varies with different parameters such as biasing current. It is the major energy consumer in the chip when the number of hidden neurons, \( L \) is large. Hence, it is important to understand its dependence on different parameters. Thus, we can write \( P_{\text{dd}} \) as:

\[
P_{\text{dd}} = P_{\text{neu}} + P_{\text{dig}} \approx P_{\text{neu}} = Lf_{\text{sp}}E_{\text{sp}}, \tag{21}
\]

where \( E_{\text{sp}} \) is the energy dissipation per spike for the neuron. \( E_{\text{sp}} \) can be modelled as:

\[
E_{\text{sp}} = \alpha_1 VDD^2 \frac{I_{\text{sc}}}{f_{\text{sp}}} + \frac{\alpha_2 I_{\text{sc}}^2 VDD}{I_{\text{rst}} - I^2 + I_{\text{lk}}}, \tag{22}
\]

where \( I_{\text{sc}} \) is the short-circuit current in the inverter that depends on the value of VDD and is negligible for small values of VDD. Here, the first term denotes the switching power dissipated in the neuron circuit, second term denotes short-circuit power loss in the inverters and the third term denotes the short-circuit power dissipated on the node \( V_{\text{rnm}} \) in Fig. 3(a). If \( I^2 < I_{\text{rst}} \) and \( I_{\text{lk}} \approx 0 \), equations (21) and (22) can be combined to give:

\[
P_{\text{dd}} \approx P_{\text{neu}} \approx L \left( \alpha_1 VDD^2 f_{\text{sp}} + \alpha_2 I_{\text{sc}} VDD \right). \tag{23}
\]

From simulation, when VDD is 1V, \( \alpha_1 \approx 0.2pF \) and \( \alpha_2 I_{\text{sc}} \approx 0.03\mu A \).

Using equation (22), we will now proceed to estimate average energy per conversion operation (\( E_c \)) for one neuron where an input current \( I^2 \in [0, I_{\text{max}}^2] \) is converted to a digital count. Assuming that \( I^2 \) is distributed uniformly in the range of 0 to \( I_{\text{max}}^2 \), i.e. \( P(I^2) = \frac{1}{I_{\text{max}}^2} \). \( E_c \) can be estimated as:

\[
E_c = \int_0^{I_{\text{max}}^2} E_{\text{sp}}(I^2) H(I^2) P(I^2) dI^2 \\
= \frac{1}{I_{\text{max}}^2} \int_0^{I_{\text{max}}^2} E_{\text{sp}}(I^2) H(I^2) dI^2, \tag{24}
\]

where \( H(I^2) \) is the number of spikes generated in \( T_{\text{neu}} \) as defined in (11). Note that here we write \( E_{\text{sp}}(I^2) \) and \( H(I^2) \) to make the dependence of equations (22) and (11) on \( I^2 \) explicit. Using the expression for \( T_{\text{neu}} \) in equation (19), equation (24) can be simplified further to get:

\[
E_c = \frac{2^b}{0.75 K_{\text{neu}} I_{\text{max}}^2} \int_0^{I_{\text{max}}^2} E_{\text{sp}}(I^2) f_{\text{sp}}(I^2) dI^2. \tag{25}
\]

From equation (25), we can see that \( E_c \) depends on \( I_{\text{max}}^2 \). The choice of \( I_{\text{max}}^2 \) is guided by the design constraints. Typically, we have to either meet a minimum specified speed of operation or minimize energy of operation without any constraint on speed. To better explain the trade-offs, we can plot \( E_c \) while varying \( I_{\text{max}}^2 \) with \( b = 10 \) as illustrated in Fig. 10(a) for three values of VDD. The same figure is re-plotted in Fig. 10(b) but with the corresponding value of \( T_{\text{neu}} \) instead of \( I^2 \).

Firstly, note that the plots for smaller VDD span a smaller range of current since \( I_{\text{rst}} \) is correspondingly smaller (similar to Fig. 6). For each VDD, the lowest conversion energy is attained when \( I_{\text{max}}^2 \) is close to \( I_{\text{flx}} = I_{\text{rst}}/2 \). Intuitively, this happens because \( f_{\text{sp}} \) is higher which leads to lower \( T_{\text{neu}} \) and correspondingly lower energy. Thus it is beneficial to operate for a short time at a higher spiking frequency than over a longer time with a small frequency. The optimum current \( I^2 \) is less than \( I_{\text{flx}} \) since at \( I^2 = I_{\text{flx}} \), the short-circuit power dissipation (third term in equation (22)) increases significantly. From Fig. 10, we can see that lowest energy per conversion is attainable for lowest VDD as expected since the short circuit current reduces drastically at lower VDD. However from Fig. 10(b), we can see that the trade-off for keeping a low VDD is large conversion time. Hence, if conversion time is a critical specification, we have to choose the minimum VDD that meets this specification. As can be seen from Fig. 10(b), higher VDD allows for lower \( T_{\text{neu}} \).
A similar method can be applied to expand the input dimension from $k$ to $d$. In this case, we take the first $\lceil d/k \rceil - 1$ random numbers and have restricted the use of analog classifiers since the dimensions of the chip are fixed once fabricated. For example, suppose the input-dimension for an application is $d$ and it requires $L$ hidden layer neurons. Conventionally, at least $d \times L$ random weights are needed for the random projection operation in the first layer of ELM to get the hidden layer matrix $H$. However, if the maximum input dimension for the hardware is only $k$ ($k < d$) and the number of implemented hidden layer neurons is $N$ ($N < L$), the hardware can only provide a $k \times N$ random projection matrix $W$ comprising weights $w_{ij}$ ($i = 1, 2, \cdots, k$ and $j = 1, 2, \cdots, N$). For more efficient use of the hardware, here we propose a method to reuse the input weights and hidden layer neurons to effectively expand both input dimension and number of hidden layer neurons beyond the number physically fabricated on-chip. Intuitively, each neuron requires $d$ random weights and there are a total of $k \times N$ such random weights on the chip. Hence, as long as $d < k \times N$, we can reuse these random weights to satisfy the requirement. Similarly, each input dimension requires $L$ random numbers for the projection—it can be attained by reusing weights as long as $L < k \times N$. A simple example of such an increased dimension of weight matrix is shown in Fig. 11 for $k = 2$ and $N = 3$. This case shows the maximum dimension increase possible to get a matrix of size $(k \times N) \times (k \times N)$ Next, we elaborate the method used to do this assuming $d, L < k \times N$.

To expand the number of hidden layer neurons, we propose to do it in $\lceil L/N \rceil$ steps where the number of projections is increased $N$ in every step. For the second set of $N$ neurons, we need to shift the random matrix $W$ comprising $w_{ij}$ ($i = 1, 2, \cdots, d$ and $j = 1, 2, \cdots, N$) to $W_{1,0}$ comprising $w_{ij}$ ($i = 2, 3, \cdots, d$, $1$ and $j = 1, 2, \cdots, N$). Here, the subscript $(1,0)$ is used to denote a single circular rotation of the rows of the matrix $W$. This notation implies $W = W_{1,0} = W_{k,0}$. Using this notation, we can continue to get more random projections of the input (and thus expand the number of hidden neurons) by generating $W_{1,0}$ to $W_{L/N,1}$. Figure 12(a) shows a simple circuit that can be added to the input side of the chip to achieve this function. The corresponding timing diagram of control signals are shown in Fig. 12(b). Once the input data is loaded and the first set of hidden layer outputs are obtained (during the $NEU\_EN$ signal), the Rotation_Control signal is turned high to configure the input registers as a circular shift-register. This is followed by another $NEU\_EN$ signal to obtain the second set of $N$ random projections and this process continues till $L$ random projections are obtained.

V. INPUT DIMENSION AND HIDDEN LAYER EXTENSION TECHNIQUE

For some applications, dimension of the input data is quite large (over several thousands) while other applications may require a large number of hidden layer neurons (also over several thousands) to achieve the best performance. This poses a big challenge to neuromorphic analog hardware implementa-
dimensions \( x_1, x_2, \ldots, x_k \) of a particular input sample \( x \in \mathbb{R}^d \) and send it to the chip to get the multiplication for the first \( k \) dimensions with the random matrix \( W \). This generates \( L \) hidden neuron outputs which can be expanded to a larger number using the technique described in the last paragraph. For the next \( k \) dimensions of \( x \), we shift the random matrix \( W \) comprising \( w_{ij} \) ( \( i = 1, 2, \ldots, k \) and \( j = 1, 2, \ldots, N \) ) to \( W_{0.1} \) comprising \( w_{ij} \) ( \( i = 1, 2, \ldots, k \) and \( j = 2, 3, \ldots, N, 1 \) ). This implies a circular shift along the columns of \( W \). The hidden layer outputs obtained in this step are added to the ones obtained in the earlier step. This method can be continued for other registers in this layer to effect the circular rotation of counters that can accept inputs from these counters or from inputs every time to get the final output for the \( \lceil \) outcome. This method can be continued for other registers in this layer to effect the circular rotation of counters that can accept inputs from these counters or from inputs every time to get the final output for the \( \lceil \) outcome. This method can be continued for other registers in this layer to effect the circular rotation of counters that can accept inputs from these counters or from inputs every time to get the final output for the \( \lceil \)

The current area of the chip is dominated by the current mirror array since the layout is not optimized. Each cell in the current mirror array is pitch matched to the neuron in one direction and the IGC along another making it mostly empty. The area of the current mirror array can be reduced tremendously by following the proposal in \cite{29} limiting the size to the pitch of the IGC. In the next version, we will reduce the pitch of the IGC by moving to a scaled process like 65nm. The mixed-signal chip implements the computationally intensive first stage while the second stage is currently implemented off-chip on a FPGA. In future, the second stage will also be integrated on the same die. Again, moving to a scaled process like 65nm enables a small layout for this digital part. The larger statistical variation in a scaled process does not hurt the performance of the analog part as shown in Fig. 7. The extra gate leakage in the current mirrors can be handled by either using thick oxide I/O devices or using active mirrors. Next, we present some characterization results to show the functionality of the chip. In all the experiments, both analog and digital power supplies are shorted together and is denoted by VDD. Unless stated otherwise, the default value of VDD= 1V is used in most experiments.

First, we can get the transfer function of the 128 neurons by sweeping the digital input Data_in on any one channel from 0 to 1023. The resultant curves are shown in Fig. 15(a). It can be seen that there is significant variation between the transfer curves of the neurons. Next, to characterize the random variation of the input weight matrix, we send a fixed value of Data_in to each of the input channels one by one and measure the counter outputs \( H \). For every input channel, we get \( L = 128 \) counter values indicative of the mismatch in that row. In total, there are \( 128 \times 128 \) such values of \( H \) for all the input channels. These results are shown as a 3-dimensional plot in Fig. 15(b) where \( H \) is plotted on the Z-axis. These same values are normalized by the median count value to get the effective weight distribution. This distribution of \( 128 \times 128 \) values is plotted as a histogram in Fig. 15(c) displaying a log-normal distribution. This is to be expected since \( \Delta V_T \) has a normal distribution as explained in Section II-C. Further, by fitting a gaussian distribution to the logarithm of the weights, we obtain \( \sigma \Delta V_T \approx 16 \) mV in this process. Note that the mismatch obtained here also takes into account mismatch in the neuronal tuning curves since the count values are obtained at the output of the neuron. Further, this characterization is consistent across a set of 9 chips with minimum and maximum values of \( \sigma \Delta V_T \) being 15.36 mV and 16.26 mV respectively.

B. Speed and Power

During measurement, we found the chip to be functional for VDD down to 0.7 V. Thus we can apply the results of the design space exploration in Section V\text{I} to optimize the system for the best speed and power efficiency. During measurement, a pico-ammeter (Keithley 6485) is utilized to measure the average current from the power supply to estimate the power dissipation. For all the experiments, speed and

| Technology | 0.35 \( \mu \)m CMOS |
|------------|------------------|
| Die Size   | 5 mm × 5 mm      |
| Input Channels | 128            |
| Hidden Layer Size | 128         |
| Output Data format | 14-bit Digital |
| Input Data format   | 10-bit Digital   |
| Power supply voltage | 1 V            |

VI. MEASUREMENT RESULTS

A. Characterization

To validate the function of the proposed design, we have implemented the system in a 0.35\( \mu \)m CMOS process. The
Fig. 15: (a) Measured transfer function of hidden layer neurons when the digital input varying from 0 to 1023 with \( d = 1 \) and \( T_{\text{mem}} = 10 \)ms. (b) A surface plot showing the mismatch in weights of the \( 128 \times 128 \) current mirror synapses. The output counter values for different neurons are plotted for \( T_{\text{mem}} = 10 \)ms when \( \text{Data}_{\text{in}} = 100 \) is set on each input channel one by one. (c) Histogram showing the log-normal distribution of the input weights obtained from (b) for the \( 128 \times 128 \) current mirror array.

| TABLE II: Measured performance on Binary Classification Datasets from UCI repository |
|-----------------------------------|-------------|-------------|-------------|-------------|-------------|
| Datasets                          | # Features \((d)\) | # Training | # Testing  | Miss Classification Rate (%) |
| Diabetes                          | 8           | 512         | 256        | 22.05       | 22.05       |
| Australian Credit                 | 14          | 460         | 230        | 13.82       | 10.21       |
| Brightdata                        | 14          | 1000        | 1462       | 0.69        | 1.26        |
| Adult                             | 123         | 4781        | 27780      | 15.41       | 15.57       |

| TABLE III: Comparison Table |
|-----------------------------|-------------|-------------|-------------|-------------|
| Technology                  | SVM         | SVM         | SVM         | SVM         |
| Algorithm                   | Classification | Classification | Regression  | Regression  |
| Task                        | Digital     | Analog      | Mixed mode  | Mixed mode  |
| Design Style                | Floating gate | Floating gate | Mixed mode  | Mixed mode  |
| Supply Voltage              | 0.85 V      | 4 V         | 1.2 V       | 0.6 V       |
| Power Dissipation           | 136.5 \(\mu\)W | 0.84 \(\mu\)W | -           | 0.4 \(\mu\)W | 188.8 \(\mu\)W² |
| Max Input Dimension         | 400         | 14          | 1           | 128         | 16384² |
| Energy Efficiency           | 631 \(\mu\)j/MAC³ | 0.8 \(\mu\)j/MAC³ | -           | 3.4 \(\mu\)j/MAC³ | 0.47/0.54 \(\mu\)j/MAC³ |
| Resolution                  | 14 \(b\)    | 13 \(b\)    | 13 \(b\)    | 14 \(b\)    |
| Classification Rate         | 0.5-2 \(Hz\) | 40 \(Hz\)   | 50 \(Hz\)   | 31.6 \(kHz\) |
| Throughput                  | 2 MMAC/s    | 1300 MMAC/s | -           | 0.12 MMAC/s | 404.5 MMAC/s |

1 This power dissipation is measured based on \( d = 128 \) and \( L = 100 \).  
2 Using input dimension extension technique to expand to \( d = 128 \times 128 \). Note that the circuits for rotating inputs and outputs for dimension increase are not included on this test chip.  
3 Assuming 1000 support vectors.  
4 Only considering first stage of ELM for \( d = 40 \) and \( L = 60 \).  
5 \( 0.47 \mu\)j/MAC is energy efficiency of current chip implementing first stage of ELM. The total energy per operation for binary classification is \( 0.54 \mu\)j/MAC using \( VDD = 1.5 \)V for digital multipliers of second stage (see section [4-V-C] for details).
14-bit \times 10$-bit array multiplier in the same $0.35\mu m$ process (assuming $b = 14$ and resolution of $\beta = 10$). For a digital $V_{DD} = 1.5V$, the energy per multiply is estimated to be 7.1pJ at a delay of 12ns. Using this value, the energy efficiency of the whole system for binary classification can be found to be $\approx 0.54pJ/MAC$.

C. Regression and Classification

In order to verify the performance of the proposed neuro-morphic ELM system in machine learning applications, we first show an example of regression ($d = 1$) where the system was trained on 5000 noisy samples (additive gaussian noise with $\sigma = 0.2$) of a target $sinc(x)$ function and its task was to approximate the underlying function through regression. The input data is passed through the chip and hidden layer activations are obtained. These are next used for training the output weights. This method takes care of the mismatch in the neuronal transfer curves (which is also log-normal due to sub-threshold operation) by lumping it with the current mirror mismatch and training weights that take this into account. The measured result of this experiment are shown in Fig. 16 for $L = 128$ hidden neurons where the noisy samples are shown in green and the regressed function is in blue. The error of 0.021 we obtain in this experiment is comparable to the error of 0.01 obtained in software simulations of ELM [21].

Next, we employ some real-world benchmark binary classification data sets from the UCI machine learning repository [19]. The reason for choosing these data sets are that they have different characteristics in terms of data dimension $d$ and data set size in terms of number of samples: small size and low dimensions (Pima Indians diabetes, Statlog Australian credit), large size and low dimensions (Star/Galaxy – Bright), large size and high dimensions (Adult). The details of the data sets are shown in Table II. During measurements, the hidden layer matrix $H$ is obtained by applying the training data to the chip one by one. The second layer weights are obtained offline using this $H$ and then downloaded to the FPGA for testing. The accuracy obtained in measurements with $L = 128$ hidden neurons is shown in Table II and is compared with software simulation results taken from [12]. This table shows that the performance of our implemented hardware ELM is comparable with the software ELM with the differences possibly due to the larger number of sigmoidal neurons (as opposed to saturating linear neurons for this chip) used in [12].

D. Dimension Increase With Weight Reuse Technique

In order to evaluate the performance for the dimension extension technique, we first applied a very high dimensional dataset (leukemia) with $d = 7129$. Sizes for the training and testing data are 38 and 34 respectively. During measurement, we obtain a miss-classification rate of 20.59% with $L = 128$ neurons, which is comparable with the error rate of 19.92% obtained using the software ELM reported in [12]. Next, we separately prove the concept of artificially increasing number of hidden layer neurons. The measured errors in table II are close to optimal and do not reduce much with further increase in $L$. Hence, we instead take $L = 16$ neurons and use weight reuse method to expand to $L = 128$. For the dataset diabetes, the error for $L = 16$ is 27.1%. This reduces to an error of 22.4%, comparable to that in table II when $L$ is increased to 128 by weight reuse. Note that since our chip did not have the circuits described in Section V to perform on-chip dimension expansion, we shifted the input data before applying it to the chip. Also, the output data was shifted in the FPGA before accumulation.

E. Comparison

Our work is compared with other recently reported hardware machine learners in Table III. Our design is the most power efficient machine learner reported so far due to the low power analog multiplications. The energy efficiency of commercial digital processors are saturating at $\approx 100pJ/MAC$ [30]. Even custom digital multipliers have energy efficiencies of $10 - 70pJ/MAC$ [17, 31, 32]. This explains the higher energy requirement of [27] in Table III [28] uses analog floating-gate based multipliers and can hence achieve low-power multiplication. However, our approach does not require high voltages for programming floating-gates and is also much more compact due to the use of only one transistor without capacitors in the multiplier cell. [28] also uses random mismatch (and a systematic offset) in 65nm CMOS to perform the calculations in the first stage of ELM. However, they only have a single dimensional input and only show regression. Moreover, they do not report any energy or speed metrics. Lastly, compared to [18] which also uses the same core circuit of current mirrors to perform ELM computations for neural decoding, the current work is more energy efficient due to the faster operation (as explained in section IV-C). Also, the current work shows a method of expanding input dimension to a maximum of $d = 16,384$ while [18] could only support a maximum of $d = 128$.

F. Robustness

It is important to consider how the performance of the chip varies in the face of variations of power supply voltage (VDD) and temperature. We use the normalization method suggested in [13] to increase the robustness of our chip with respect to common-mode variations in VDD and temperature. Following, [13], we define the $j$-th normalized hidden layer value ($h_{j,norm}$) as:

$$h_{j,norm} = \frac{h_j}{\sum_{i=1}^{L} h_i / \sum_{i=1}^{n} x_i}$$  \hspace{1cm} (26)

To show the effectiveness of normalization, we first consider its effect on variations in VDD. Figure 17(a) plots measured values of hidden layer output $h_j$ for five different values of input data $D_{in}$ at three different values of VDD (0.8, 1 and

| Power supply (V) | Error (%) (Non-normalized) | Error (%) (Normalized) |
|-----------------|-----------------------------|-------------------------|
| 0.8             | 0.5924                      | 0.065                   |
| 1               | 0.045                       | 0.0129                  |
| 1.2             | 0.02128                     | 0.0065                  |

TABLE IV: Sinc function regression using normalized $h_j$
It can be seen that the error increases rapidly when temperature varies on either side of $T_0$ while using $h_j$. On the other hand, the error changes much more slowly when using $h_{j,norm}$ again confirming the benefit of normalization. Further, we have observed that retraining the weights can reduce the error close to the original value for both $h_j$ and $h_{j,norm}$. Hence, to get good performance over a wider range of temperature, we can store different weights for different temperature ranges. One disadvantage with using the normalization is that now the second layer has to perform $L$ divisions on top of the $L \times C$ multiplications. But given the benefits provided, we believe that normalization is still a favourable choice. We do not have the normalization circuits included in this test chip but plan to include them in the next version.

**VII. CONCLUSIONS**

We have presented a low-power hardware neuromorphic IC in 0.35μm CMOS for machine learning applications using randomized neural networks such as random vector function link (RVFL), reservoir computing methods or extreme learning machines (ELM). Our hardware can also be used as a dimension reduction mechanism prior to applying unsupervised algorithms like k-nearest neighbors for clustering if the non-linear saturation in the neuron is not applied [33], [34]. The particular algorithm we employed in this work is extreme learning machine (ELM). The mismatch in silicon spiking neurons and synapses are used to perform the vector-matrix multiplication that forms the first stage of this classifier and is the most computationally intensive. Our results indicate that
for a wide set of problems, $\sigma V_T\, \sqrt{2}$ in the range of $15 - 25mV$ gives optimal results. A design space exploration is performed to show that minimum energy per operation at a specific VDD is obtained by operating for a short time at the highest spiking frequency achievable at that VDD. Linear neurons with a saturating non-linearity are used due to ease of implementation. Operating from a 1 V power supply, this system can achieve an optimum energy efficiency of $0.47 \, \text{pJ/MAC}$ with a corresponding classification rate of $31.6 \, \text{kHz}$ making it one of the most energy efficient machine learners reported. Though this hardware can only implement randomized neural networks which might require a penalty of $2 - 3X$ more number of hidden nodes compared to networks with full tunability in many applications, the $10 - 20X$ lower energy required by random coefficient multiplications in our method overcome this penalty for lowering overall system energy. We also show a normalization method that enables a more robust operation of the circuit over changes in power supply and temperature.

In future, we will apply this chip to classify multi-class image datasets such as MNIST. We will also explore the possibility of using it for dimension reduction prior to unsupervised clustering.

REFERENCES

[1] P. R. Kinget, “Device mismatch and tradeoffs in the design of analog circuits,” *IEEE Journal of Solid-State Circuits*, vol. 40, no. 6, pp. 1212–24, June 2005.

[2] B. Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw Hill Education, Aug 2000.

[3] E. Neftci and G. Indiveri, “A device mismatch compensation method for VLSI neural networks,” *IEEE Biomedical Circuits and Systems*, pp. 262–265, 2010.

[4] G. Indiveri, E. Chicca, and R. Douglas, “A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent Plasticity,” *IEEE Transactions on Neural Networks*, vol. 17, no. 1, pp. 211–221, Jan. 2006.

[5] J. Arthur and K. Boahen, “Synchrony in Silicon: The Gamma Rhythm,” *IEEE Transactions on Neural Networks*, vol. 18, no. 6, pp. 1815–1825, Nov. 2007.

[6] A. Basu and P. Hasler, “Nullcline based Design of a Silicon Neuron,” *IEEE Transactions on Circuits and Systems I*, vol. 57, no. 11, pp. 2938–47, Nov. 2010.

[7] B. Linares-Barranco, T. Serrano-Gotarredona, and R. Serrano-Gotarredona, “Compact low-power calibration mini-DACs for neural massive arrays with programmable weights,” *IEEE*, vol. 14, no. 5, pp. 1207–16, Sept 2003.

[8] S. Brink, S. Nease, and P. Hasler et al., “A Learning-enabled Neuron Array IC Based upon Transistor Channel Models of Biological Phenomenon,” *IEEE Transactions on Biomedical Circuits and Systems*, vol. 7, no. 1, pp. 71–81, Feb. 2012.

[9] S. Shuo and A. Basu, “Analysis and reduction of mismatch in silicon neurons,” in *IEEE Biomedical Circuits and Systems*, San-Diego, USA, Oct 2011.

[10] T. Pflei, A. Scherzer, J. Schermel, and K. Meier, “Neuromorphic learning towards nano second precision,” in *Proceedings of the International Joint Conference on Neural Networks*, Dallas, USA, 2013, pp. 1–5.

[11] K. Cameron and A. Murray, “Can Spike Timing Dependent Plasticity compensate for process mismatch in neuromorphic analogue VLSI?” in *Proceedings of the International Symposium on Circuits and Systems*, Vancouver, 2004, pp. 748–51.

[12] G.-B. Huang, H. Zhou, X. Ding, and R. Zhang, “Extreme Learning Machine for Regression and Multiclass Classification,” *IEEE Trans. on Systems, Man and Cybernetics- part B*, vol. 42, no. 2, pp. 515–29, 2012.

[13] Chris Eliasmith et al., “A large-scale model of the functioning brain,” *Science*, vol. 338, no. 6111, pp. 1202–05, 2012.

[14] T. Tapson et al., “Synthesis of neural networks for spatio-temporal spike pattern recognition and processing,” *Frontiers in Neuroscience*, vol. 7, 2013.

[15] A. Van Schaik and J. Tapson, “Online and adaptive pseudoinverse solutions for ELM weights,” *Neurocomputing*, vol. 149, pp. 233–8, 2015.

[16] A. Basu, S. Shuo, H. Zhou, M. H. Lim, and G. B. Huang, “Silicon Spiking Neurons for Hardware Implementation of Extreme Learning Machines,” *Neurocomputing*, vol. 102, pp. 125–34, 2012.

[17] Y. Enyi, S. Hussain, A. Basu, and G. B. Huang, “Computation using Mismatch: Neuromorphic Extreme Learning Machines,” in *Proceedings of the IEEE Biomedical Circuits and Systems Conference*, Oct 2013.

[18] Yi Chen, Enyi Yao, and Arindam Basu, “A 128 channel 290 GMACs/W machine learning based co-processor for intention decoding in brain machine interfaces,” in *Proceedings of the International Symposium on Circuits and Systems*, May 2015, pp. 3004–3007.

[19] UCI Machine Learning repository, “http://archive.ics.uci.edu/ml/”.

[20] G.-B. Huang, D. H. Wang, and Y. Lan, “Extreme Learning Machines: A Survey,” *Int. J. Mach. Learn. & Cyber.*, vol. 2, pp. 107–122, 2011.

[21] G.-B. Huang, Q. Y. Zhu, and C. K. Siew, “Extreme Learning Machine: Theory and Applications,” *Neurocomputing*, vol. 70, pp. 489–501, 2006.

[22] Arthur E. Hoertl and Robert W. Kennard, “Ridge Regression; Biased Estimation for Nonorthogonal Problems,” *Technometrics*, vol. 12, no. 1, pp. 55–67, Feb. 1970.

[23] T. Delbruck and A. Van Schaik, “Bias current generators with wide dynamic range,” *Analog Integrated Circuits and Signal Processing*, vol. 43, no. 3, pp. 247–68, 2005.

[24] G. Indiveri et al., “Neuromorphic Silicon Neuron Circuits,” *Frontiers in Neuroscience*, vol. 5, no. 73, May 2011.

[25] S. Chakrabarty and G. Cauwenberghs, “A Sub-microwatt Analog VLSI Trainable Pattern Classifier,” *IEEE Journal of Solid-State Circuits*, vol. 42, no. 5, pp. 1169–1179, May 2007.

[26] R. Sarapeshkar, T. Delbruck, and C.A. Mead, “White noise in MOS transistors and resistors,” *IEEE Transactions on Electron Devices*, vol. 9, no. 6, pp. 23–29, Nov 1993.

[27] Kyong Ho Lee and N. Verma, “A low-power processor with configurable embedded machine-learning accelerators for high-order and adaptive analysis of medical-sensor signals,” *IEEE Journal of Solid-State Circuits*, vol. 48, no. 7, pp. 1625–1637, July 2013.

[28] C. S. Thakur, T. J. Hamilton, R. Wang, J. Tapson, and A. V. Schaik, “A neuromorphic hardware framework based on population coding,” in *Proceedings of the International Joint Conference on Neural Networks*, Ireland, July 2015.

[29] Y. Chen, Yao Enyi, and A. Basu, “A 128 channel Extreme Learning Machine based Neural Decoder for Brain Machine Interfaces,” *IEEE Transactions on Biomedical Circuits and Systems*, 2015.

[30] B. Marr, B. Degnan, P. E. Hasler, and D. Anderson, “Scaling Energy Per Operation via an Asynchronous Pipeline,” *IEEE Transactions on VLSI*, vol. 21, no. 1, pp. 147–151, Jan. 2013.

[31] Y. He and C. H. Chang, “A New Redundant Binary Booth Encoding for Fast 2n-Bit Multiplier Design,” *IEEE Transactions on Circuits and Systems I*, vol. 56, no. 6, pp. 1192–1201, June 2009.

[32] M. La Guia de Solaz and R. Conway, “Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processing,” *IEEE Transactions on VLSI*, vol. 23, no. 1, pp. 189–93, Jan 2015.

[33] E. Bingham and H. Mannila, “Random projection in dimensionality reduction: Applications to image and text data,” in *Proceedings of the seventh ACM SIGKDD international conference on Knowledge discovery and data mining*, 2001, pp. 245–50.

[34] C. Boutsidis, A. Zouzias, and P. Drineas, “Random Projections for k-means Clustering,” in *Proc. of Advances in Neural Information Processing Systems*, 2010, pp. 298–306.

[35] A. Rahimi and B. Recht, “Weighted Sums of Random Kitchen Sinks: Replacing minimization with randomization in learning,” in *Proc. of Advances in Neural Information Processing Systems*, 2009, pp. 1313–20.