High Step-Up Converter Based on Non-Series Energy Transfer Structure for Renewable Power Applications

Luis Humberto Diaz-Saldierna * and Jesus Leyva-Ramos

Abstract: In this paper, a high step-up boost converter with a non-isolated configuration is proposed. This configuration has a quadratic voltage gain, suitable for processing energy from alternative sources. It consists of two boost converters, including a transfer capacitor connected in a non-series power transfer structure between input and output. High power efficiencies are achieved with this arrangement. Additionally, the converter has a common ground and non-pulsating input current. Design conditions and power efficiency analysis are developed. Bilinear and linear models are derived for control purposes. Experimental verification with a laboratory prototype of 500 W is provided. The proposed configuration and similar quadratic configurations are compared experimentally using the same number of components to demonstrate the power efficiency improvement. The resulting power efficiency of the prototype was above 95% at nominal load.

Keywords: renewable energy sources; dc-dc power electronic converters; energy efficiency

1. Introduction

Nowadays, the even increase in energy consumption and the worldwide concern about environmental issues have led to increase the power generation through renewable sources, like photovoltaic and fuel-cell sources [1,2]. The output voltage of these alternative sources is low and unregulated [3,4]; therefore, an interface with DC-DC power converters is needed to obtain a high and regulated output voltage [5]. On the other hand, these energy sources can suffer permanent damage if high ripples appear in the demanded current [6,7]. According to the above, DC-DC switching power converters for renewable applications should have high-voltage gains, low-input current ripples and high-power efficiencies [8].

The conventional boost converter has been proposed for renewable applications [9,10]; however, larger duty cycles are required to achieve high voltage gains. The above produces large voltage spikes, diode reverse recovery time problems, and high conduction losses on the active switch due to the intrinsic resistances [11,12].

In the open literature, several configurations are available to further extend the voltage gain without large duty cycles. A boost converter with a quadratic conversion ratio is discussed in [13]. This configuration is based on stackable switching cells with a modular structure that can be extended to boost the output voltage. This converter exhibits a pulsating input current; therefore, a coupled capacitor is needed for renewable energy applications [14]. A quadratic boost converter with two conventional boost converters connected in series (QBC-SC) is proposed in [15]. The power flows in cascade from the input source to the first converter; then, the power flows to the second converter and later to the load.

The quadratic relationship of the conversion ratio provides a high-voltage gain for this configuration. A quadratic boost converter with a single switch (QBC-SS) is discussed in [16]. It is similar to the QBC-SC, the power flows in series through the two converters and load; however, it includes only one switch. A QBC-SS that includes a voltage doubler...
to achieve an extra voltage gain (QBC-TR) is proposed in [17]. It includes a voltage doubler to achieve an extra voltage gain. The voltage doubler consists of two capacitors, two diodes, and a coupled inductor that provides an additional gain respect to the quadratic conversion ratio. A current-fed boost converter with a quadratic voltage gain (QBC-CF) is proposed in [18]. This converter has two operation modes. Energy from the input source is stored in two inductors; after that, the energy is transfer to two output capacitors. The quadratic gain is obtained by a series arrangement of capacitors, where the output voltage is the sum of both capacitor voltages. The number of diodes and the way to charge both inductors have an impact on the power efficiency. A boost converter with an active switched inductor-capacitor (LC) network is proposed in [19]. The configuration consists of two inductors that are charged in parallel across two active switches, one diode, and one capacitor. This configuration uses a non-common grounding. The energy stored in both inductors is transferred in series to the output capacitor and the load. The structure of this configuration allows an enlargement of the conversion ratio respect to the gain of the quadratic boost converter. On the other hand, a coupling capacitor needs to be connected to the input of the converter because the input current has a pulsating waveform. Two boost configurations based on the quadratic and Cuk converters are shown in [20]. These configurations offer an extra voltage gain by adding a factor increment to the quadratic voltage gain. They are classified into two types, depending on the voltage gain of each configuration. Both converters have non-common grounding. An isolated boost converter that includes forward and flyback configurations is proposed in [21]. This converter is based on a quadratic configuration with an extended voltage gain because of the turns ratio of the transformer; however, the input current has a pulsating waveform.

The quadratic boost converter is a feasible option for processing energy generated by renewable sources, because it has a higher voltage conversion ratio. Quadratic conversion ratios can achieve higher voltage gains with duty cycles less than 0.7. This configuration generates a non-pulsating input current, which is critical for renewable sources as fuel and photovoltaic cells. The circuit of the conventional quadratic boost converter (QBC-SC) is depicted in Figure 1.

![Figure 1. Quadratic boost converter with series power transfer.](image)

A major drawback of the conventional quadratic configuration is the series power transfer between the input source and the load, resulting in a low overall efficiency. The above implies a reprocessing of the energy generated by the source; thus, a slow energy propagation between the input of the converter and the load is obtained. On the other hand, energy reprocessing yields an increment on the power losses due to the parasitics of the converter elements. This issue is described in Figure 2, where the power is transferred throughout the two boost converters of the QBC-SC. As can be seen, the power flow is done in series between the input source and the load, where the capacitor C1 acts as the input source of the second converter.

A boost converter with a quadratic voltage gain, common ground, and non-series power transfer for better efficiency is proposed in this work. This configuration consists of two conventional boost converters with a transfer capacitor between both converters. This capacitor allows a parallel energy transfer between both converters and the output. The main advantage is an increase in power efficiency due to the non-series power transfer.
Moreover, this configuration can be used for processing energy from alternative sources without the need to add a filter for reducing the input current ripple.

Figure 2. Power flows of the QBC-SC: (a) Equivalent scheme when both inductor are storing energy, and (b) equivalent scheme when both inductor are delivering energy.

The organization of this work is as follows. A description and operation of the proposed configuration are shown in Section 2. The state-steady conditions and the converter design are developed in Section 3. The power efficiency of the proposed configuration is analyzed in Section 4. Bilinear and linear models of the proposed converter are developed in Section 5. Design criteria of the proposed converter are shown in Section 6. Experimental verification with a 500 W laboratory prototype is provided in Section 7. Final remarks are given in Section 8.

2. Converter Operation

The proposed configuration is depicted in Figure 3. The input voltage is represented by $E$, the currents and voltages through $L_1$ and $L_2$ are denoted by $i_{L_1}$, $v_{L_1}$, $i_{L_2}$, and $v_{L_2}$, respectively. The voltages and currents through $C_p$ and $C_0$ are denoted by $v_{C_p}$, $i_{C_p}$, $v_0$, and $i_{C_0}$, respectively. On the other hand, the voltages through $S_1$, $D_{S1}$, $S_2$ and $D_{S2}$ are denoted by $v_{S1}$, $v_{D_{S1}}$, $v_{S2}$, and $v_{D_{S2}}$. Finally, the current through the load $R$ is denoted by $I_0$.

Figure 3. Quadratic boost converter with non-series power transfer.

The analysis is carried out considering the following points:

- The study is developed for continuous conduction mode operation (CCM).
- The passive elements ($L_1$, $L_2$, $C_p$, $C_0$), the active switches ($S_1$, $S_2$), and the passive switches ($D_{S1}$, $D_{S2}$) are considered as an ideal components.
- The active switches operate under the same duty cycle $D$. Thus, $D_1 = D_2 = D$, $f_s = 1/T_s$ is the switching frequency, and $T_s$ is the period of the PWM signal that drives the active switches.
For steady-state operation, \( T_s = t_{ON} + t_{OFF} \), where \( t_{ON} = DT_s \) and \( t_{OFF} = (1 - D)T_s \).

Due to the above assumptions, the proposed configuration operates in two modes. The power transfer from the input to the output of the proposed configuration is shown in Figure 4. As can be seen, a non-series power transfer between the input source and the load occurs due to the transfer capacitor \( C_p \).

Figure 4. Power flows of the proposed configuration: (a) Equivalent scheme when both inductor are storing energy, and (b) equivalent scheme when both inductors are delivering energy.

The two operating modes of the converter are described as follows:

Mode I \([t_{ON}]\): Both active switches \((S_1, S_2)\) are turned ON. The diodes \(D_{S1} \) and \(D_{S2} \) are not conducting; then, the input source \(E\) delivers energy to the inductor \(L_1\). The inductor \(L_2\) is charged through capacitor \(C_p\) by the energy stored in the capacitor \(C_0\), which also supplies energy to the load. The circuit that describes this operating mode is exhibited in Figure 5.

Figure 5. Circuit for the interval \(t_{ON}\).

Mode II \([t_{OFF}]\): Both active switches \((S_1, S_2)\) are turned OFF. For this interval, the output capacitor \(C_0\) and the load \(R\) are supplied by the energy stored in inductor \(L_1\), through capacitor \(C_p\). The inductor \(L_2\) delivers energy to the output \((C_0 \) and \(R\)) through the diode \(D_{S2}\). The circuit that describes this operating mode is exhibited in Figure 6.

The analysis, modeling, and the expressions in steady-state are easy to develop in two operating modes. On the other hand, the capacitor \(C_p\) acts as a power transfer element between the first converter and the output capacitor \(C_0\). Due to this arrangement, the cascade power transfer between the first and second converter is avoided; thus, there is an improvement in the converter efficiency.
3. Converter Analysis

Figure 7 shows the theoretical waveforms of the proposed configuration. The input converter current $i_{L1}$ has a non-pulsating waveform, and its ripple amplitude depends on the inductance value.

3.1. Converter Voltage Gain

Applying the volt-second balance principle to $L_1$ and $L_2$ results in:

$$EDTs + (E + V_{Cp} - V_0)(1 - D)T_s = 0 $$
$$(-V_{Cp} + V_0)D Ts - V_{Cp}(1 - D)Ts = 0$$

By using the last equations, the expression for $V_{Cp}$ can be derived:

$$V_{Cp} = V_0 - \frac{E}{(1 - D)} = DV_0$$

From the above expression, the voltage gain $M$ is:

$$M = \frac{V_0}{E} = \frac{1}{(1 - D)^2}$$

According to Equation (3), the voltage gain $M$ has a quadratic conversion ratio.
3.2. Steady-State Conditions

For calculating the inductances $L_1$ and $L_2$, the period when the active switches are turned ON is analyzed, see Figure 5. For large enough inductances, the currents rise linearly from their minimum value to their maximum value during $t_{ON}$; then, the voltages in the inductor terminals of $L_1$ and the inductor terminals of $L_2$ are, respectively:

\begin{align*}
V_{L_1} &= L_1 \frac{\Delta I_{L_1}}{I_{ON}} = E \\
V_{L_2} &= L_2 \frac{\Delta I_{L_2}}{I_{ON}} = -V_{C_p} + V_0
\end{align*}

Substituting $t_{ON} = DT_s$, $V_{C_p} = DV_0$, and $V_0 = E/(1 - D)^2$ into Equation (4), the expressions for the inductor current ripples are:

\begin{align*}
\Delta I_{L_1} &= \frac{ED}{L_1 f_s} \\
\Delta I_{L_2} &= \frac{ED}{(1 - D)L_2 f_s}
\end{align*}

Considering the equality between the input and output power ($EI_{L_1} = V_0^2/R$), the average current through $L_1$ can be computed. On the other hand, the average current of $L_2$ can be computed using the relationship $I_{L_2} = (1 - D)I_{L_1}$; then, the corresponding expressions for $I_{L_1}$ and $I_{L_2}$ are:

\begin{align*}
I_{L_1} &= \frac{E}{R(1 - D)^4} \\
I_{L_2} &= \frac{E}{R(1 - D)^3}
\end{align*}

The maximum and minimum current values reached by the first and second inductors can be obtained as follows:

\begin{align*}
I_{L_{1MAX}} &= I_{L_1} + \frac{\Delta I_{L_1}}{2} \quad I_{L_{1MIN}} = I_{L_1} - \frac{\Delta I_{L_1}}{2} \\
I_{L_{2MAX}} &= I_{L_2} + \frac{\Delta I_{L_2}}{2} \quad I_{L_{2MIN}} = I_{L_2} - \frac{\Delta I_{L_2}}{2}
\end{align*}

In switching converters, it is essential to find out the critical inductance values for operation in CCM [22]. The critical inductance values of the proposed configuration can be computed using the relationships:

\begin{align*}
0 &= I_{L_1} - \frac{\Delta I_{L_1}}{2} \\
0 &= I_{L_2} - \frac{\Delta I_{L_2}}{2}
\end{align*}

then, the inductances for the CCM operation are:

\begin{align*}
L_1 &> \frac{DR(1 - D)^4}{2f_s} \\
L_2 &> \frac{DR(1 - D)^2}{2f_s}
\end{align*}
The charge variation in a capacitor is defined as \( \Delta Q_C = C \Delta v_C \), where \( \Delta Q_C \) depicted the area under the current curve when the capacitor stores energy, \( C \) denotes the capacitance, and \( \Delta v_C \) is the voltage ripple (see Figure 7). For \( t_{ON} \), the capacitor \( C_p \) is charged by the current \( i_{L_2} (t) = i_c \). On the other hand, the capacitor \( C_0 \) is charged by the current of \( L_1 \) at time \( t_{OFF} \). In this interval, the current through \( C_0 \) is \( i_{C_0} = i_{L_1} - i_0 \), that is:

\[
\begin{align*}
\Delta Q_{C_p} &= \int_{t_0}^{t_1} i_{L_2}(t)\,dt = C_p \Delta v_{C_p} \\
\Delta Q_{C_0} &= \int_{t_1}^{t_2} [i_{L_1}(t) - i_0]\,dt = C_0 \Delta v_{C_0}
\end{align*}
\]

where \( t_{ON} = t_1 - t_0 \) and \( t_{OFF} = t_2 - t_1 \). Calculating \( \Delta Q_C \) for \( C_p \) and \( C_0 \), the following expressions for the capacitor ripples are obtained:

\[
\begin{align*}
\Delta v_{C_p} &= \frac{V_{C_p}}{R(1-D)^3C_p f_s} \\
\Delta v_0 &= \frac{V_0D(2-D)}{R(1-D)C_0 f_s}
\end{align*}
\]

According to Equations (5) and (11), the inductor current and capacitor voltage ripples can be chosen for a specific amplitude. Selecting a ripple value is essential, especially in the first inductor current (\( \Delta i_{L_1} \)). The above is due to the requirements of renewable sources as in fuel and photovoltaic cells, which do not allow high ripples on the demanded currents. Large magnitude of current ripple in high frequency (>10 kHz) cause degradation of the catalyst of fuel cell plates. Moreover, fuel-cell currents should not have a high pulsating either negative profile.

3.3. Stress on Semiconductor Devices

The current stress values on active and passive switches are computed using the Equations (5)–(7). The current stress on \( S_1, D_{S1}, S_2, \) and \( D_{S2} \) are:

\[
\begin{align*}
I_{S_1} = I_{D_{S1}} &= \frac{E[2L_1 f_s + DR(1-D)^4]}{2R(1-D)^3L_1 f_s} \\
I_{S_2} = I_{D_{S2}} &= \frac{E[2L_2 f_s + DR(1-D)^2]}{2R(1-D)^3L_2 f_s}
\end{align*}
\]

Using the Figure 5, the voltage stress values on active and passive switches are computed as:

\[
\begin{align*}
V_{S_1} = -V_{D_{S1}} &= V_0(1-D) \\
V_{S_2} = -V_{D_{S2}} &= V_0
\end{align*}
\]

The Equation (13) shows that the voltage stress on \( S_1 \) and \( D_{S1} \) increases when the duty cycle is reduced. The stress on \( S_2 \) and \( D_{S2} \) does not depend on the duty cycle.

3.4. Comparison with Other Quadratic Converters

A comparison of the proposed converter with other quadratic configurations described in the Introduction section is now given. The number of components and voltage gains of each converter are shown in Table 1. It can be noticed that, QBC-CS, QBC-SS and the proposed converter consist of only eight components, while QBC-CF includes nine components, and QBC-TR twelve components. Moreover, the voltage gains have the same relationship, with the exception of QBC-TR, which depends on the turns ratio of the transformer \( n = N_2 / N_1 \).
Table 1. Comparison of the proposed converter with other quadratic configurations.

| Components       | Proposed Converter | QBC-CS Ref. [15] | QBC-SS Ref. [16] | QBC-CF Ref. [17] | QBC-TR Ref. [18] |
|------------------|--------------------|-------------------|-------------------|-------------------|-------------------|
| Capacitors       | 2                  | 2                 | 2                 | 4                 | 2                 |
| Inductors        | 2                  | 2                 | 2                 | 1                 | 2                 |
| Diodes           | 2                  | 2                 | 3                 | 5                 | 4                 |
| Switches         | 2                  | 2                 | 1                 | 1                 | 1                 |
| Transformers     | 0                  | 0                 | 0                 | 1                 | 0                 |
| Gain (CCM)       | \( \frac{1}{(1-D)^2} \) | \( \frac{1}{(1-D)^2} \) | \( \frac{1}{(1-D)^2} \) | \( \frac{1}{1-n} \) | \( \frac{1}{(1-D)^2} \) |

4. Study of the Power Efficiency

Now, the analysis and expressions for computing the power losses of each element for the proposed converter are provided. According to [23], the corresponding circuit including the parasitics of all elements of the configuration is exhibited in Figure 8. The resistances \( R_{L1}, R_{L2}, R_{Cp}, R_{Ct}, R_{D1}, R_{D2}, R_{ON1}, \) and \( R_{ON2} \) are the equivalent series resistance (ESR) of \( L_1, L_2, C_p, C_0, D_{S1}, D_{S2}, S_1, \) and \( S_2, \) respectively. The voltages \( V_{FDS1} \) and \( V_{FDS2} \) are the forward voltage drops of \( D_{S1} \) and \( D_{S2}. \) The gate voltage for \( S_1 \) and \( S_2 \) is \( V_G. \) In the interval \( t_{ON} \), both active switches are conducting. The respective circuit for this interval is described in Figure 9. On the other hand, the respective circuit for the interval \( t_{OFF} \) (both active switches are not conducting) is depicted in Figure 10.

Using the volt-second balance principle over \( L_1 \) and \( L_2, \) two expressions for \( V_{CC} \) are derived. From these two expressions, it is possible to find the relationship for computing the duty cycle (\( D_{loss} \)) and the losses of each component of the converter. To precisely quantify the losses associated with the parasitics of the converter, it is necessary to recalculate the duty cycle (\( D_{loss} > D \)). The resulting equation for \( D_{loss} \) has a fourth-order behavior:

\[
D_{loss}^4 + aD_{loss}^3 + bD_{loss}^2 + cD_{loss} + d = 0
\]  

(14)

where:

\[
a = - \frac{4RV_0 + RV_{FDS1} + 4RV_{FDS2} + R_{D2} - R_{ON2}V_0}{RV_0 + RV_{FDS2}}
\]

\[
b = \frac{6RV_0 + 3RV_{FDS1} + 6RV_{FDS2} + 3R_{D2}V_0 + R_{L2}V_0 - 2R_{ON2}V_0 + ER}{RV_0 + RV_{FDS2}}
\]

\[
c = \frac{(R_{ON1} + R_{ON2} - 2R_{L2} - 4R - R_{D1} - 3R_{D2})V_0 + 2ER - 3RV_{FDS1} - 4RV_{FDS2}}{RV_0 + RV_{FDS2}}
\]

\[
d = \frac{RV_0 + RV_{FDS1} + R_{D1}V_0 + RV_{FDS2} + R_{D2}V_0 + R_{L1}V_0 + R_{L2}V_0 - ER}{RV_0 + RV_{FDS2}}
\]

to obtain the duty cycle \( D_{loss}, \) it is necessary to solve Equation (14) and choose the adequate root.

The expressions for the power losses of each element are shown in Table 2 (conduction and switching losses are included). The diode junction capacitances of \( D_{S1} \) and \( D_{S2} \) are \( C_{J,DS1} \) and \( C_{J,DS2}, \) respectively. The time intervals are \( t_{r1} = t_{r1} + t_{rON}, t_{r2} = t_{r2} + t_{rON}, \) \( t_{f1} = t_{f1} + t_{OFF}, \) and \( t_{f2} = t_{f2} + t_{OFF2}, \) where \( t_{r1}, t_{rON}, t_{r2}, t_{rON2}, t_{f1}, t_{OFF1}, t_{f2}, \) and \( t_{OFF2} \) are the rise time, turn ON delay time, fall time, and turn OFF delay time of \( S_1, \) and \( S_2, \) respectively.
respectively. The input capacitances of $S_1$ and $S_2$ are $C_{iss1}$ and $C_{iss2}$, respectively. The RMS current values can be obtained as:

$$I_{L1RMS}^2 = \frac{V_0^2}{R^2 (1 - D_{loss})^2}, \quad I_{L2RMS}^2 = \frac{V_0^2}{R^2 (1 - D_{loss})^2}$$

$$I_{S1RMS}^2 = I_{L1RMS}^2 D_{loss}, \quad I_{S2RMS}^2 = I_{L2RMS}^2 D_{loss}, \quad I_{CPRMS}^2 = \frac{V_0^2 D_{loss} (2 - D_{loss})^2}{R^2 (1 - D_{loss})^3}$$

$$I_{C0RMS}^2 = \frac{V_0^2 D_{loss} (2 - D_{loss})^2}{R^2 (1 - D_{loss})^3}$$

Figure 8. Equivalent circuit with the parasitics of elements.

Figure 9. Equivalent circuit for the interval $t_{ON}$.

Figure 10. Equivalent circuit for the interval $t_{OFF}$. 
### Table 2. Power losses calculation.

| Component   | Power Losses |
|-------------|--------------|
| Inductors   | $P_{\text{loss, L1}} = \frac{I_{\text{L1 RMS}}^2}{R_{\text{L1}}}$ |
|             | $P_{\text{loss, L2}} = \frac{I_{\text{L2 RMS}}^2}{R_{\text{L2}}}$ |
| Capacitors  | $P_{\text{loss, CP}} = \frac{I_{\text{CP RMS}}^2}{R_{\text{Cp}}}$ |
|             | $P_{\text{loss, C0}} = \frac{I_{\text{C0 RMS}}^2}{R_{\text{C0}}}$ |
| Diodes     | $P_{\text{loss, D1}} = \frac{I_{\text{D1 RMS}}^2}{R_{\text{D1}}}$ + $\frac{1}{2}C_{\text{D1 V}}$ $V_{\text{S1}}$ |
|             | $P_{\text{loss, D2}} = \frac{I_{\text{D2 RMS}}^2}{R_{\text{D2}}}$ + $\frac{1}{2}C_{\text{D2 V}}$ $V_{\text{S2}}$ |
| Switches   | $P_{\text{loss, S1}} = \frac{I_{\text{S1 RMS}}^2}{R_{\text{ON1}}}$ + $\frac{1}{2}C_{\text{S1}}$ $V_{\text{S2}}$ |
|             | $P_{\text{loss, S2}} = \frac{I_{\text{S2 RMS}}^2}{R_{\text{ON2}}}$ + $\frac{1}{2}C_{\text{S2}}$ $V_{\text{S2}}$ |
| Drivers    | $P_{\text{loss, dvr1}} = \frac{1}{2}C_{\text{iss1}}V_{\text{fs}}^2$ |
|             | $P_{\text{loss, dvr2}} = \frac{1}{2}C_{\text{iss2}}V_{\text{fs}}^2$ |

The total power loss is:

$$P_{\text{loss}} = P_{\text{loss, L1}} + P_{\text{loss, L2}} + P_{\text{loss, CP}} + P_{\text{loss, C0}} + P_{\text{loss, D1}} + P_{\text{loss, D2}} + P_{\text{loss, S1}} + P_{\text{loss, S2}} + P_{\text{loss, dvr1}} + P_{\text{loss, dvr2}}.$$  \hspace{1cm} (15)

The expression for computing the power efficiency is:

$$\eta = \frac{P_0}{P_0 + P_{\text{loss}}}$$  \hspace{1cm} (16)

where $P_0$ is defined as $P_0 = V_0^2 / R$.

### 5. Modeling of the Converter

The average modeling is commonly used to describe the behavior of power electronic circuits [24]. The PWM-switch model is a useful technique for describing the electrical behavior of DC-DC power converters.

**Nonlinear Average Model of the Converter**

The differential equations for each mode can be derived from Figures 5 and 6, respectively. The differential equations for mode I and mode II are:

$$\begin{align*}
\dot{i}_{\text{L1}} &= \frac{1}{L_1} (E) \\
\dot{i}_{\text{L2}} &= \frac{1}{L_2} (-v_{\text{CP}} + v_0) \\
\dot{v}_{\text{CP}} &= \frac{1}{v_{\text{CP}}} (i_{\text{L2}}) \\
\dot{v}_{\text{C0}} &= \frac{1}{C_0} (\frac{1}{2} (i_{\text{L2}} - \frac{v_0}{R})) \\
\dot{i}_{\text{L1}} &= \frac{1}{L_1} (v_{\text{CP}} - v_0 + E) \\
\dot{i}_{\text{L2}} &= \frac{1}{L_2} (-v_{\text{CP}} + v_0) \\
\dot{v}_{\text{CP}} &= \frac{1}{v_{\text{CP}}} (i_{\text{L2}}) \\
\dot{v}_{\text{C0}} &= \frac{1}{C_0} (\frac{1}{2} (i_{\text{L2}} - \frac{v_0}{R}))
\end{align*}$$  \hspace{1cm} (17)
By using the switching function as a weighting factor, the average non-linear model can be derived as:

\[
\begin{bmatrix}
    \dot{i}_{L_1} \\
    \dot{i}_{L_2} \\
    \dot{v}_{C_p} \\
    \dot{v}_{C_0}
\end{bmatrix}
= \begin{bmatrix}
    0 & 0 & \frac{(1-d)}{L_1} & -\frac{(1-d)}{L_1} \\
    0 & 0 & -\frac{1}{L_2} & \frac{d}{L_2} \\
    -\frac{(1-d)}{C_p} & \frac{1}{C_p} & 0 & 0 \\
    -\frac{(1-d)}{C_0} & \frac{d}{C_0} & 0 & -\frac{1}{RC_0}
\end{bmatrix}
\begin{bmatrix}
    i_{L_1} \\
    i_{L_2} \\
    v_{C_p} \\
    v_{C_0}
\end{bmatrix}
+ \begin{bmatrix}
    \frac{1}{L_1} \\
    0 \\
    0 \\
    0
\end{bmatrix} \cdot e
\] (19)

The above description can be generalized as:

\[
\dot{x}(t) = A(d)x + B(d)e
\] (20)

where the state vector is \(x(t) = [i_{L_1}, i_{L_2}, v_{C_p}, v_{C_0}]^\top \in \mathbb{R}^4\), the control signal \(d \in (0, 1)\), and the input voltage \(e \in \mathbb{R}\). The model described in (19) is bilinear, since the signal \(d\) is multiplying to all state variables.

Linearization of non-linear systems is a useful technique for analyzing and controlling complex high-order dynamical systems. This process describes the converter behaviour to small perturbations around an operation point, where the perturbations are applied to the input signals [25].

According to above, each state variable and the input signal are the sum of DC and AC components, which can be decomposed as:

\[
\begin{align*}
    i_{L_1} &= I_{L_1} + \tilde{i}_{L_1} \\
    i_{L_2} &= I_{L_2} + \tilde{i}_{L_2} \\
    v_{C_p} &= V_{C_p} + \tilde{v}_{C_p} \\
    v_{C_0} &= V_{C_0} + \tilde{v}_{C_0} \\
    d &= D + \tilde{d} \\
    e &= E + \tilde{e}
\end{align*}
\] (21)

where \(I_{L_1}, I_{L_2}, V_{C_p}, V_{C_0}, D, E\) represent the DC components, and \(\tilde{i}_{L_1}, \tilde{i}_{L_2}, \tilde{v}_{C_p}, \tilde{v}_{C_0}, \tilde{d}, \tilde{e}\) are the AC components. In steady state, the AC components are equal to zero.

Linearizing around an equilibrium point

\[
\mathcal{E} := (I_{L_1}, I_{L_2}, V_{C_p}, V_{C_0}) \in \mathbb{R}^4
\] (22)

The linear representation of the systems shown in (19) can be rewritten as:

\[
\dot{\tilde{x}} = A\tilde{x} + B\tilde{u}
\] (23)

where \(\tilde{x} \in \mathbb{R}^4\) is the state vector, and \(\tilde{u} = [\tilde{d}, \tilde{e}]^\top \in \mathbb{R}^2\) is the vector with inputs. \(A\) is a constant matrix in \(\mathbb{R}^{4 \times 4}\), and \(B\) is a constant matrix in \(\mathbb{R}^{4 \times 2}\). The average linear time-invariant model is:
\[
\begin{equation}
\begin{bmatrix}
\dot{i}_{L_1} \\
\dot{i}_{L_2} \\
\dot{v}_{C_P} \\
\dot{v}_{C_0}
\end{bmatrix}
= \begin{bmatrix}
0 & 0 & \frac{1-D}{L_1} & -\frac{1-D}{L_2} \\
0 & 0 & -\frac{1}{L_2} & \frac{D}{L_2} \\
-\frac{(1-D)\frac{1}{C_P}}{L_1} & \frac{1}{C_P} & 0 & 0 \\
\frac{(1-D)\frac{1}{C_0}}{L_2} & -\frac{1}{C_0} & 0 & -\frac{1}{RC_0}
\end{bmatrix}
\begin{bmatrix}
\dot{i}_{L_1} \\
\dot{i}_{L_2} \\
\dot{v}_{C_P} \\
\dot{v}_{C_0}
\end{bmatrix}
+ \begin{bmatrix}
\frac{E}{L_1(1-D)} & 0 & \frac{1}{L_1} \\
0 & \frac{E}{L_2(1-D)^2} & 0 \\
\frac{E}{RC_P(1-D)^2} & 0 & 0 \\
-\frac{E(2-D)}{RC_0(1-D)^2} & 0 & 0
\end{bmatrix}
\begin{bmatrix}
\dot{d} \\
\dot{e}
\end{bmatrix}
\end{equation}
\]

6. Converter Design

Now, the design of a 500 W power converter using the procedure shown in Section 3 is now described. The input voltage \( E \) is 30 V, the output voltage \( V_0 \) is set to 220 V, and the load \( R \) is 96.8 \( \Omega \). A switching frequency of \( f_s = 100 \) kHz is selected with an ideal duty cycle of \( D = 0.63 \). The selection criterion of the switching frequency was made based on the sizing of the passive elements, which increase in value with low switching frequencies. Due to the above, the power efficiency decreases when high inductance and capacitance values are selected. On the other hand, generally the value of the switching frequency used for medium and high power DC-DC converters ranges from 25 kHz to 100 kHz. The corresponding parameters for the designed converter are shown in Table 3.

Table 3. Parameters of the proposed converter.

| \( L_1 \) = 90 \( \mu \)H | \( L_2 \) = 330 \( \mu \)H | \( C_P \) = 20 \( \mu \)F | \( C_0 \) = 20 \( \mu \)F |
|-----------------|-----------------|-----------------|-----------------|
| \( I_{L_1} \) = 16.6 A | \( I_{L_2} \) = 6.1 A | \( V_{C_P} \) = 138 V | \( V_0 \) = 220 V |
| \( \Delta i_{L_1} \) = 2 A | \( \Delta i_{L_2} \) = 1.5 A | \( \Delta v_{C_P} \) = 2 V | \( \Delta v_0 \) = 2.6 V |
| \( r_I \) = 12.6\% | \( r_I \) = 25.2\% | \( r_V \) = 1.4\% | \( r_V \) = 1.2\% |

where \( r_I = 100 \times (\Delta i_{L_i}/i_i) \) and \( r_V = 100 \times (\Delta V_C/V_C) \).

The theoretical power efficiency at the nominal load of the proposed configuration is 95.4\%, which was obtained using (14)–(16). The parameters of Table 2 were computed using the datasheet of the semiconductor devices used used to build the prototypes. The ESR values of the two inductors and two capacitors were measured using the meter model LCR-821 from GW Insteak. The theoretical duty cycle, including the power losses, is \( D_{loss} = 0.635 \).

Figure 11 shows a comparison between the ideal gain obtained with expression (3) and the gain given in expression (14), where all losses are included. It can be observed that both plots are similar until the duty cycle reaches 0.8; after that, the non-idealities produce a difference as shown in the plot.
Figure 11. Comparison between the ideal gain and the gain including the power losses.

7. Experimental Verification

Experimental verification with a 500 W laboratory prototype is provided in this section. The prototype was designed according to the parameters given in Table 3, and it is shown in Figure 12. The prototype for QBC-SC and QBC-SS converter is shown in Figure 13. Both converters were built in the same prototype, only one switch was replaced by a diode and vice versa.

Figure 12. Laboratory prototype of the proposed converter.

The experimental set-up of the converter is described in Figure 14. The relationship of the voltage gain ($V_0/E$) is 220 V/30 V, and the peak value of the ramp signal is 5 V. Additionally, QBC-SC (Figure 15) and QBC-SS (Figure 16) prototypes were built to compare the experimental power efficiencies of the three configurations.

For a fair comparison, all converters were built using the same components. For the QBC-SS, the active switch $S_1$ was replaced by the Schottky diode DSA90C200HB.

The parameters of the QBC-SC and the QBC-SS are shown in Table 4. The parameters were obtained by using the expressions developed in [26]. The theoretical and experimental plots for the comparison of efficiencies are shown in Figure 17. The theoretical plot was obtained using the Equations (14)–(16), while the experimental plots of the three converter were obtained for a voltage gain of 220 V/30 V, and varying the load from 484 Ω (100 W) to 96.8 Ω (500 W), with steps of 100 W. The voltage and current values were obtained using the osciloscopie model MDO3034 and the current probe model TCP303 from Tektronix. As can be seen, the theoretical and experimental plots for the proposed converter are similar, only with small variations. The experimental efficiency of the proposed converter ranges from 97.8% (20% of nominal load) to 95.1% (nominal load). It can be noticed that the proposed configuration offers an improvement in the power efficiency due to the non-series power
transfer. One part of the energy processed by the first converter flows directly to the output through the transfer capacitor without being reprocessed by the second converter. A pie chart of breakdown losses for nominal load is shown in Figure 18. It is clear that the biggest losses are in the diodes and inductors, while the switch losses are not significant due to the low ESR value of both switches.

Figure 13. Laboratory prototype of the QBC-SC and QBC-SS converters.

Figure 14. Experimental schematic for the proposed converter.

Figure 15. Circuit of the QBC-SC prototype for the experimental efficiency comparison with the proposed converter.
Figure 16. Circuit of the QBC-SS prototype for the experimental efficiency comparison with the proposed converter.

Table 4. Parameters of the QBC-SC and QBC-SS converters.

| Parameter  | Value  |
|------------|--------|
| $L_1$      | 90 $\mu$H |
| $L_2$      | 330 $\mu$H |
| $C_1$      | 20 $\mu$F |
| $C_0$      | 20 $\mu$F |
| $I_{L_1}$  | 16.6 A |
| $I_{L_2}$  | 6.1 A |
| $V_{C_p}$  | 81 V |
| $V_0$      | 220 V |
| $\Delta i_{L_1}$ | 2 A |
| $\Delta i_{L_2}$ | 1.5 A |
| $\Delta v_{C_p}$ | 2 V |
| $\Delta v_0$ | 0.7 V |
| $r_I$      | 12.6% |
| $r_I$      | 25.2% |
| $r_V$      | 2.4% |
| $r_V$      | 0.3% |

Figure 17. Comparison of power efficiencies. (From top to bottom) (a) Proposed converter, (b) theoretical efficiency, (c) QBC-SC, and (d) QBC-SS.

Figure 18. Pie chart of loss breakdown at nominal load.
The inductor and output currents of the prototype are exhibited in Figure 19. The average value of $i_{L_1}$ is 17.5 A, the average value of $i_{L_2}$ is 6.3 A, and for $I_0$ is 2.7 A. In Figure 20, the input and capacitors voltages are exhibited. The value of $E$ is 30 V; the average transfer capacitor voltage $V_{C_p}$ is 139 V, while the average output capacitor voltage $V_0$ is 220 V.

![Figure 19. Current waveforms of the prototype. (From top to bottom) Load current $I_0$ (1 A/div), second inductor current $i_{L_2}$ (5 A/div), and first inductor current $i_{L_1}$ (10 A/div) (10 µs/div).](image)

![Figure 20. Voltage waveforms of the prototype. (From top to bottom) Output capacitor voltage $v_0$ (100 V/div), transfer capacitor voltage $v_{C_p}$ (100 V/div), and input voltage $E$ (20 V/div) (10 µs/div).](image)

The voltage waveforms in the active switch $S_1$ and the diode $D_{S1}$ are exhibited in Figure 21. The voltage stress on $S_1$ and $D_{S1}$ is 98 V. The voltage waveforms in the active switch $S_2$ and the diode $D_{S2}$ are exhibited in Figure 22, where the voltage stress on $S_2$ and $D_{S2}$ is 222 V.

Voltage and current ripples of the prototype are exhibited in Figure 23. The value of $\Delta v_0$ is 2.8 V (1.30%), the value of $\Delta v_{C_p}$ is 2.2 V (1.60%), the value of $\Delta i_{L_2}$ is 1.7 A (27%), and the value of $\Delta i_{L_1}$ is 3 A (17.1%).
Figure 21. Voltage waveforms in the input of converter. (From top to bottom) Voltage waveforms in $D_{S1}$ (50 V/div) and $S_1$ (50 V/div) (10 µs/div).

Figure 22. Voltage waveforms in the output of converter. (From top to bottom) Voltage waveforms in $D_{S2}$ (100 V/div) and $S_2$ (100 V/div) (10 µs/div).

Figure 23. Voltage and current ripples of the prototype. (From top to bottom) Output capacitor ripple $\Delta v_0$ (5 V/div), transfer capacitor ripple $\Delta v_{C_p}$ (5 V/div), second inductor ripple $\Delta i_L$ (2.5 A/div) and first inductor ripple $\Delta i_L$ (5 A/div) (10 µs/div).
8. Concluding Remarks

A step-up configuration with a quadratic conversion ratio and a non-series power transfer is proposed in this work. It consists of two conventional boost converters, with two active switches operating with the same duty cycle. This configuration uses a transfer capacitor to avoid reprocessing power between both converters. The proposed configuration can be used for processing energy from renewable generation systems, due to the wide voltage conversion ratio, non-pulsating input current, and higher efficiency compared to other quadratic configurations. The steady-state values and power efficiency analysis are derived for design purposes. A power converter with 220 V output voltage @ 500 W is designed using the procedure given in this work. Experimental validation with a laboratory prototype is exhibited to prove the theoretical results given within. By comparing the experimental power efficiency with the QBC-SC, and the QBC-SS shows that the proposed configuration offers an improvement in the power efficiency. The average linear time-invariant model is derived. This model is a useful tool for control purposes due to the transfer functions of all state variables can be obtained. An appropriate control technique for controlling the proposed converter is the average current-mode control, which consists of two feedback loops (inner and outer). The inner loop uses the inductor current, while the outer loop uses the output voltage for regulation purposes. This configuration can be constructed using a single active switch; however, there is a reduction in the power efficiency.

Author Contributions: Conceptualization, L.H.D.-S. and J.L.-R.; methodology, L.H.D.-S.; software, L.H.D.-S.; validation, L.H.D.-S. and J.L.-R.; formal analysis, L.H.D.-S.; investigation, L.H.D.-S. and J.L.-R.; writing—original draft preparation, L.H.D.-S.; writing—review and editing, J.L.-R.; visualization, L.H.D.-S.; supervision, J.L.-R.; project administration, J.L.-R.; funding acquisition, J.L.-R. All authors have read and agreed to the published version of the manuscript.

Funding: This research received funding from the Consejo Nacional de Ciencia y Tecnología (CONACyT).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Singh, K.A.; Chaudhary, K. Design and development of a new three-phase AC-DC single-stage wind energy conversion system. IET Power Electron. 2021, 14, 302–312.
2. Saganeiti, L.; Pilogallo, A.; Faruolo, G.; Scorza, F.; Murgante, B. Territorial Fragmentation and Renewable Energy Source Plants: Which Relationship? Sustainability 2020, 12, 1828.
3. Mohan Appikonda, M.; Kaliaperumal, D. Signal flow graph model and control of dual input boost converter with voltage multiplier cell. Int. J. Electron. Commun. 2020, 125, 153345.
4. Luta, D.N.; Raji, A.K. Fuzzy Rule-Based and Particle Swarm Optimisation MPPT Techniques for a Fuel Cell Stack. Energies 2019, 12, 936.
5. Tseng, K.; Cheng, C.; Chen, C. High Step-Up Interleaved Boost Converter for Distributed Generation Using Renewable and Alternative Power Sources. IEEE J. Emerg. Sel. Top. Power Electron. 2017, 5, 713–722.
6. Hoang, K.D.; Lee, H. Accurate Power Sharing with Balanced Battery State of Charge in Distributed DC Microgrid. IEEE Trans. Ind. Electron. 2019, 66, 1883–1893.
7. Kong, X.; Khambadkone, A.M. Analysis and Implementation of a High Efficiency, Interleaved Current-Fed Full Bridge Converter for Fuel Cell System. IEEE Trans. Power Electron. 2007, 22, 543–550.
8. Hasanpour, S.; Baghramian, A.; Mojallali, H. A Modified SEPIC-Based High Step-Up DC–DC Converter with Quasi-Resonant Operation for Renewable Energy Applications. IEEE Trans. Ind. Electron. 2019, 66, 3539–3549.
9. Parada Salado, J.G.; Herrera Ramirez, C.A.; Soriano Sanchez, A.G.; Rodriguez Licea, M.A. Nonlinear Stabilization Controller for the Boost Converter with a Constant Power Load in Both Continuous and Discontinuous Conduction Modes. Micromachines 2021, 12, 512.
10. Diaz-Saldíerna, L.H.; Leyva-Ramos, J.; Langarica-Cordoba, D.; Morales-Saldaña, J.A. Control strategy of switching regulators for fuel-cell power applications. IET Renew. Power Gener. 2017, 11, 799–805.
11. Hosseini, S.M.; Ghazi, R.; Nikkhah, A.; Eydi, M. A new enhanced-boost switched-capacitor quasi Z-source network. IET Power Electron. 2021, 12, 412–421.
12. Shreelakshmi, M.P.; Moumita, D.; Vivek, A. Design and Development of a Novel High Voltage Gain, High-Efficiency Bidirectional DC–DC Converter for Storage Interface. IEEE Trans. Ind. Electron. 2019, 66, 4490–4501.
13. Valdez-Resendiz, J.E.; Rosas-Caro, J.C.; Mayo-Maldonado, J.C.; Llamas-Terres, A. Quadratic boost converter based on stackable switching stages. IET Power Electron. 2018, 11, 1373–1381.

14. Langarica-Córdoba, D.; Díaz-Saldivar, L.H.; Leyva-Ramos, J. Fuel-cell energy processing using a quadratic boost converter for high conversion ratios. In Proceedings of the 2015 IEEE 6th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), Aachen, Germany, 22–25 June 2015.

15. Morales-Saldana, J.A.; Carbajal-Gutierrez, E.E.; Leyva-Ramos, J. Modeling of switch-mode dc-dc cascade converters. IEEE Trans. Aerosp. Electron. Syst. 2002, 38, 295–299.

16. Luo, F.L.; Ye, H. Positive output cascade boost converters. IEEE Proc. Electr. Power Appl. 2004, 151, 590–606.

17. Wang, Y.; Qiu, Y.; Bian, Q.; Guan, Y.; Xu, D. A Single Switch Quadratic Boost High Step Up DC–DC Converter. IEEE Trans. Ind. Electron. 2019, 66, 4387–4397.

18. Marsala, G.; Pucci, M.; Rabbeni, R.; Vitale, G. Analysis and design of a dc–dc converter with high boosting and reduced current ripple for PEM FC. In proceedings of the 2011 IEEE Vehicle Power and Propulsion Conference, Chicago, IL, USA, 6–9 September 2011.

19. Gu, Y.; Chen, Y.; Zhang, B.; Qiu, D.; Xie, F. High Step-Up DC–DC Converter With Active Switched LC-Network for Photovoltaic Systems. IEEE Trans. Energy Convers. 2019, 34, 321–329.

20. Pires, B.F.; Cordeiro, A.; Foito, D.; Silva, J.F. High Step-Up DC–DC Converter for Fuel Cell Vehicles Based on Merged Quadratic Boost–Cuk. IEEE Trans. Veh. Technol. 2019, 68, 7521–7530.

21. Tseng, K.-C.; Huang, H.-S.; Cheng, C.-A. Integrated boost-forward-flyback converter with high step-up for green energy power-conversion applications. IET Power Electron. 2021, 14, 27–37.

22. Babaei, E.; Varezi, K.; Vosoughi, N. Calculation of critical inductance in n-input buck dc–dc converter. IET Power Electron. 2016, 19, 2434–2444.

23. López-Santos, O.; Martínez-Salamero, L.; García, G.; Valderrama-Blavi, H.; Mercuri, D.O. Efficiency analysis of a sliding-mode controlled quadratic boost converter. IET Power Electron. 2013, 6, 364–373.

24. Van Dijk, E.; Spruijt, J.N.; O’Sullivan, D.M.; Klasseens, J.B. PWM-switch modeling of DC-DC converters. IEEE Trans. Power Electron. 1995, 10, 659–665.

25. Carbajal-Gutierrez, E.E.; Morales-Saldana, J.A.; Leyva-Ramos, J. Modeling of a single-switch quadratic buck converter. IEEE Trans. Aerosp. Electron. Syst. 2005, 41, 1450–1456.

26. Ortiz-Lopez, M.G.; Leyva-Ramos, J.; Carbajal-Gutierrez, E.E.; Morales-Saldana, J.A. Modelling and analysis of switch-mode cascade converters with a single active switch. IET Power Electron. 2008, 1, 478–487.