Complexity and Power Reduction in Digital Delta-Sigma Modulators

Nadeem Afzal

Division of Electronics Systems
Department of Electrical Engineering
Linköping University
SE–581 83 Linköping, Sweden
Linköping 2014
To my parents and teachers
Abstract

A number of state-of-the-art low power consuming digital delta-sigma modulator ($\Delta \Sigma$) architectures for digital-to-analog converters (DAC) are presented in this thesis. In an oversampling $\Delta \Sigma$ DAC, the primary job of the modulator is to reduce the word length of the digital control signal to the DAC and spectrally shape the resulting quantization noise. Among the $\Delta \Sigma$ topologies, error-feedback modulators (EFM) are well suited for so called digital to digital modulation.

In order to meet the demands, various modifications to the conventional EFM architectures have been proposed. It is observed that if the internal and external digital signals of the EFM are not properly scaled then not only the design itself but also the signal processing blocks placed after it, may be over designed. In order to avoid the possible wastage of resources, a number of scaling criteria are derived. In this regard, the total number of signal levels of the EFM output is expressed in terms of the input scale, the order of modulation and the type of the loop filter.

Further on, it is described that the architectural properties of a unit element-based DAC allow us to move some of the digital processing of the EFM to the analog domain with no additional hardware cost. In order to exploit the architectural properties, digital circuitry of an arbitrary-ordered EFM is split into two parts: one producing the modulated output and another producing the filtered quantization noise. The part producing the modulated output is removed after representing the EFM output with a set of encoded signals. For both the conventional and the proposed EFM architectures, the DAC structure remains unchanged. Thus, savings are obtained since the bits to be converted are not accumulated in the digital domain but instead fed directly to the DAC.

A strategy to reduce the hardware of conventional EFM models has been devised recently that uses multiple cascaded EFM units. We applied the similar approach but used several cascaded modified EFM units. The compatibility issues among the units (since the output of each proposed EFM is represented by the set of encoded signals) are resolved by a number of architectural modifications. The digital processing is distributed among each unit by splitting the primary input bus. It is shown that instead of cascading the EFM units, it is enough to cascade their loop filters only. This leads not only to area reduction but also to the reduction of power consumption and critical path.

All of the designs are subjected to rigorous analysis and are described mathe-
Automatically. The estimates of area and power consumption are obtained after synthesizing the designs in a 65 nm standard cell library provided by the foundry.
Populärvetenskaplig sammanfattning
I denna avhandling presenteras ett antal strukturer av digital delta-sigma-modulation som ligger i forskningens framkant inom energisnål digital-till-analog konvertering (DAC, eng. Digital to Analog Converter) av signaler. I en delta-sigma-modulator med översampling är modulatorns främsta uppgift att reducera den digitala ordbredden till DAC:en samt filtrera och omforma frekvensspektrumet av kvantiseringsbruset. Bland de olika delta-sigma strukturerna är felåterkopplingmodulatorer (EFM, eng. Error-Feedback Modulator) väl lämpade för såkallad digital-till-digital modulation.

För att möta kraven har här ett antal olika modifieringar av den konventionella EFM-strukturen föreslagits. Om interna och externa digitala signaler inte skalas korrekt, riskerar både modulatorn och efterföljande konstruktioner att bli överdimensionerade vilket resulterar i resursslöseri. För att undvika detta, har ett antal skalningskriterier tagits fram. Det totala antalet utgångsnivåer i EFM-strukturen bestäms av: antalet ingångsnivåer, graden av modulation och typvalet av filter för återkoppling.

Vidare beskrivs hur strukturella egenskaper hos en DAC med enhetselement tillåter oss att överföra en del av den digital bearbetning i EFM till den analoga domänen utan extra kostnad. För att utnyttja de strukturella egenskaperna hos en EFM av godtycklig ordning, är den indelad i två delar. Första delen producerar den modulerade datan och den andra delen producerar det filtrerade kvantiseringsbruset. Den första delen kan tas bort efter att EFM utsignalen har representerats med ett set av kodade signaler. Digital-till-analogomvandlaren förblir oförändrad i den föreslagna EFM jämfört med konventionell EFM. Besperingar görs genom att bitarna som ska konverteras inte ackumuleras i den digitala domänen, utan skickas direkt till DAC:en.

En strategi för att reducera hårdvaran av en konventionell EFM har nyli- gen formats där multipla EFM-enheter kaskadkopplad. Vi applicerar ett liknande tillvägagångssätt, men använder istället flera modifierade kaskadkopplade EFM-enheter. Det problem med kompatibilitet som uppstår, på grund av att utgångarna av den modifierade EFM-strukturen är kodade, löses enkelt genom ett antal aritmetiska operationer. Den digitala bearbetningen är distribuerad bland de olika EFM-enheterna och delas upp genom att den primära bussen av insignalen delas upp. Vi visar att istället för att kaskadkoppla hela EFM-enheter, är det tillräckligt att enbart kaskadkoppla deras filter för återkoppling. Detta leder inte bara till en reduktion av kiselarean utan även en reduktion av såväl effektförbrukningen som den kritiska vägen i kretsen.

Alla konstruktioner har analyserats rigoröst och beskrivits matematiskt. Upp-
skattningarna av kiselarea och effektförbrukning är gjorda efter syntes i ett 65-nm standardbibliotek tillhandahållat av tillverkaren.
Acknowledgments

I humbly thank Almighty Allah, the Compassionate, the Merciful, the most Glorious who gave health, thoughts, affectionate parents, talented teachers, helping friends and an opportunity to me to contribute to the ever evolving self-perceived form of vast human knowledge.

Peace and blessings of Allah be upon the Holy Prophet MUHAMMAD (peace be upon him), the last of the prophets of Allah, who exhort his followers to seek for knowledge from cradle to grave and whose in-comparable life is the glorious model (being the best follower of the Quran) for the humanity.

My motivation of research is also a direct manifestation from the Holy Quran, the user manual for the entire humanity where the Almighty Allah has invited the whole mankind at several places to think, ponder, investigate, research and reflect not only on their own creation but also the entire creation. For example,

And He has subjected to you, as from Him, all that is in the heavens and on earth: behold, in that are signs indeed for those who reflect. [Quran, chap 45: verse 13]

He Who created the seven heavens in layers. You will not find any discrepancy in the creation of the All-Merciful. Look again-do you see any gaps? Then look again and again. Your sight will return to you dazzled and exhausted! [Quran, chap 67: verse 3-4]

Behold! In the creation of the heavens and the earth; in the alternation of the night and the day; in the sailing of the ships through the ocean for the benefit of mankind; in the rain which Allah Sends down from the skies, and the life which He gives therewith to an earth that is dead; in the beasts of all kinds that He scatters through the earth; in the change of the winds, and the clouds which they trail like their slaves between the sky and the earth (Here) indeed are Signs for a people that are wise. [Quran, chap 2: verse 164]
I would like to express my gratitude towards:

- My supervisors Dr. J. Jacob Wikner and Dr. Oscar Gustafsson for their patience, inspirations, valuable guidance, dilation and discussions in helping me to deal my problems.

- My co-supervisor Prof. Mark Vesterbacka for his guidance and for providing me an opportunity to be part of his chip-design team.

- Our manager Prof. Atila Alvandpour for his motivational corridortalks and for providing the enabling environment.

- My mentor Hazrat Amir Islam for his regular pieces of advice that bring discipline, punctuality, spirituality, aptitude and straightforwardness in my lifestyle.

- Higher Education Commission (HEC) of Pakistan and Linköping University for the financial support without which nothing would have been possible.

- Dr. Mario Garrido for his confidence booster pieces of advice and for his tips to manage the work load.

- Dr. Kent Palmkvist for his help with VHDL-related issues.

- Peter Johansson for his help with the office equipment.

- Susanna von Sehlen for her help in fixing the administration related issues.

- Arta Alvandpour for his help in fixing the chip design tools.

- Doctorand Reza Sadeghifar for being a great colleague and friend.

- My Pakistani colleagues Doctorand Muhammad Irfan Kazim, Dr. Fahad Qazi, Doctorand Syed Asad Alam, Doctorand Fahim-ul-haq, Doctorand Muhammad Tauqueer Pasha, for helping me proof-read this thesis and for being close friends and great companions.

- Doctorand Duong Quoc Tai, Doctorand Ameya Bhide and Doctorand Joakim Alvabrant for helping me proof-read this thesis and for their amity.

- Doctorand Vishnu Unnikrishnan, Doctorand Parakash Harikumar, Doctorand Anu Kalidas and Doctorand Martin Nielsen Lönn for being great colleagues.
• The former colleagues, Dr. Fahad Qureshi, Dr. Muhammad Abbass, Dr. Zakaullah, Doktorand Saima Athar, Dr. Anton Blad, Dr. Niklas Andersson, Doctorand Petter, Doctorand Carl Ingemarsson, Dr. Amir Eghbali and Prof. Lars Wanhammar for their help and support.

• My friends Asher Bajwa, Dr. Taimoor Abbas, Dr. Naveed Razzaq, Abdul Mateen, Shehryar Khan and Dr. Jawad-ul-hassan who have made my life pleasant during this time.

• My sisters (Shabnam, Kishwar, Sumaira and Bushra), my brother (Naqash) and my uncle (Abdul Hayee) for their support in taking care of the responsibilities at my native home during my absence.

• My parents for their non-stop prayers and support with which I have come this far.

• Last but not least, my lovely wife Hina, for her patience and unconditional support.

Nadeem Afzal
December 11, 2014,
Linköping Sweden
The research on complexity and power reduction in digital delta-sigma modulators has resulted in the following published material and manuscripts:

**Paper A**

A hardware-efficient arrangement of delta-sigma digital-to-analog converter (ΔΣ-DAC), is propose. In the proposed design, the digital input is split into two parts: one is applied to a first order ΔΣ while the other is applied directly to the unit-element-based DAC. In this way, DAC gets a partially shaped digital signal. In the proposed arrangement, the performance is maintained while the hardware of the ΔΣ is reduced. Conclusions are based on theory and simulation results.

- **Nadeem Afzal** and J Jacob Wikner, “Power efficient arrangement of oversampling sigma-delta DAC,” *NORCHIP*, Copenhagen, Nov. 2012.

**Paper B**

In Paper B, we propose how the hardware complexity of digital multi-bit error-feedback ΔΣ modulator (EFM) of arbitrary order can be reduced. This is achieved by splitting the combinatorial circuitry of the modulators into two parts: one producing the modulator output and another producing the filtered error signal. The part producing the modulated output is removed by utilizing a unit-element-based DAC.

To illustrate the reduced complexity and power consumption, we compare the synthesized results with those of conventional structures. Fourth-order modulators implemented with the proposed technique use up to 26% less area compared to conventional implementations. Due to the area reduction, the designs consume up to 33% less dynamic power. Furthermore, empirical results show that it can operate at a frequency 100 MHz higher than that of the conventional.
• Nadeem Afzal, J Jacob Wikner and Oscar Gustafsson, “Reducing complexity and power of digital multi-bit error-feedback delta-sigma modulators,” *Circuits and Systems II: Express Briefs, IEEE Transactions on*, June 2014.

**Paper C**

In order to determine the maximum allowed input scale for stable operation of higher-order ∆Σ modulators, designers largely depend on the analytical and numerical analysis-es. In Paper C, the maximum allowed input scale to an EFM of arbitrary order is mathematically derived. The digital modulator with an arbitrary output word length is stable if its output does not overflow. Thus, to avoid overflow of the modulator output, the relations between the peak values of the involved digital signals, are devised. A number of example configurations are presented to illustrate the usefulness of the derivations.

• Nadeem Afzal, Oscar Gustafsson and J Jacob Wikner, “On scaling and output cardinality of digital multi-bit error-feedback modulators,” manuscript to be submitted.

**Paper D**

The hardware of an arbitrary-order EFM has recently been reduced by using multiple cascaded EFMs. In Paper D, a modified cascading strategy is devised. Parts of the processing of consecutively placed EFM stages are merged such that a significant amount of circuitry is removed in each stage. In the proposed design, the modulated output is represented by a set of encoded signals to be used by the signal processing block placed after the EFM.

To illustrate the savings, a number of configurations of fourth-order EFM designs, composed of two- and three-cascaded stages, have been synthesized in a 65 nm CMOS process technology using conventional and the proposed implementation techniques. Savings of 52.7% and 47%, in terms of area and power consumption, respectively, at an oversampling ratio of 4 could be obtain. The trade-off between sampling frequency and hardware cost is also presented. The proposed designs operate at sampling frequency from 50 MHz to 600 MHz higher than those of the conventional.

• Nadeem Afzal and J Jacob Wikner, “Digital multi-bit cascaded error-feedback ∆Σ modulators with reduced hardware and power consumption,” manuscript to be submitted.
The contributions are also made in the following publications but the contents are not included in the thesis

1. **Nadeem Afzal** and J Jacob Wikner, “Study of modified noise-shaper architectures for oversample sigma-delta DACs,” in *NORCHIP*, Finland, Tampere, October, 2010.

2. **Nadeem Afzal**, M. Reza Sadeghifar, J Jacob Wikner, “A study on power consumption of modified noise-shaper architectures for sigma-delta DACs,” in *Proc. European Conf. Circuit Theory Design (ECCTD)*, Sweden, Linköping, Aug., 2011.

3. M. Reza Sadeghifar, **Nadeem Afzal**, and J Jacob Wikner, “A digital-RF converter architecture for IQ modulator with discrete-time low resolution quadrature LO,” in *Proc. IEEE Int. Conf. Electronics, Circuits and Syst. (ICECS)*, Abu Dhabi, UAE, Dec., 2013.

4. **Nadeem Afzal** and J Jacob Wikner, “A low-complexity LMMSE based channel estimation algorithm for multiple standards in mobile terminals,” in *Proc. Swedish System On Chip Conference (SSOCC)*, Sweden, Linköping, Aug., 2010. (non-peer-reviewed)

5. **Nadeem Afzal** and J Jacob Wikner, “An analysis on the power consumption and performance trade-off in digital signal-feedback ΔΣ modulator,” in *Proc. Swedish System On Chip Conference (SSOCC)*, Sweden, Gothenburg, Aug., 2012. (non-peer-reviewed)

6. **Nadeem Afzal** and J Jacob Wikner, “A Strategy of reducing the power consumption in digital signal-feedback delta-sigma modulator of order four,” in *Proc. Swedish System On Chip Conference (SSOCC)*, Sweden, Lund, Aug., 2013. (non-peer-reviewed)

7. **Nadeem Afzal** and J Jacob Wikner, “Reducing the hardware and power consumption of a fourth-order digital delta-sigma modulator,” in *Proc. Swedish System On Chip Conference (SSOCC)*, Sweden, Linköping, Aug., 2014. (non-peer-reviewed)
Abbreviations

| Abbreviation | Description |
|--------------|-------------|
| ∆Σ           | Delta-sigma Modulator |
| DAC          | Digit-to-analog Converter |
| OS∆ΣDAC      | Oversampling Delta Sigma Digital-to-analog Converter |
| OSR          | Oversampling Ratio |
| ADC          | Analog-to-digital Converter |
| DEM          | Dynamic Element Matching |
| WLAN         | Wireless Local Area Network |
| IF           | Intermediate Frequency |
| EFM          | Error-feedback Delta-sigma Modulator |
| STF          | Signal transfer function |
| NTF          | Noise transfer function |
| FIR          | Finite impulse response |
| conv-EFM     | Conventional Architecture of Single-stage Error-feedback Modulator |
| SNR          | Signal-to-noise Ratio |
| DEC          | Binary-to-unitary Decoder |
| prop-EFM     | Proposed Architecture of Single-stage Error-feedback Modulator |
| VHDL         | Very High Speed Integrated Circuit Hardware Description Language |
## Contents

1 **Introduction** ............................................. 1  
   1.1 Introduction ............................................. 1  
   1.2 Motivation ............................................... 3  
   1.3 Contribution ............................................. 4  
   1.4 Thesis Organization ..................................... 5  

2 **Conventional ∆Σ Modulators** ................................ 9  
   2.1 Introduction ............................................... 9  
   2.2 Quantization Process .................................... 10  
   2.3 Basic Topologies of the ∆Σ Modulators .................. 11  
      2.3.1 Signal-feedback Modulator ............................ 11  
      2.3.2 Error-feedback Modulator ............................. 12  
   2.4 Implementation Details of the Error-feedback Modulator . 13  
   2.5 Total In-band Noise of the Error-feedback Modulator ... 17  
   2.6 Conclusions ............................................... 18  

3 **Scaling and Output Cardinality of Error-feedback Modulators** 21  
   3.1 Introduction ............................................... 21  
   3.2 Cardinality of Digital Signals ............................ 22  
   3.3 A Modified Schematic of the Error-feedback Modulator ... 23  
   3.4 Expressions of the Output Signal Range .................. 24  
   3.5 Input Scaling for the Desired Output Signal Range ..... 27  
      3.5.1 Signal-to-noise Ratio of the Error-feedback Modulator . 28  
      3.5.2 Configuration Choice and the OSR Limit ............ 29  
   3.6 Conclusions ............................................... 30  

xxi
Contents

4 Complexity and Power Reduction by Architectural Modifications 33
  4.1 Introduction ........................................ 33
  4.2 Proposed Single-stage Error-feedback Modulator .............. 34
    4.2.1 Design Step I .................................. 34
    4.2.2 Design Step II .................................. 35
  4.3 Proposed Cascaded Error-feedback Modulator ................. 38
  4.4 Conclusions .......................................... 42

5 Comparison of Hardware, Power and Speed 45
  5.1 Introduction ........................................ 45
  5.2 Single-stage Error-feedback Modulators ...................... 45
  5.3 Cascaded Error-feedback Modulators ....................... 49
  5.4 Conclusions .......................................... 51

6 Conclusions and Future Trends 55
  6.1 Conclusions .......................................... 55
  6.2 Future Extensions ...................................... 56
  References ................................................ 60

Publications 71

A Power Efficient Arrangement of Oversampling Sigma Delta DAC 73
  1 Introduction ........................................... 76
  2 Single bit Modulator .................................... 77
  3 Multi-bit Modulator ..................................... 78
    3.1 Q less then M ...................................... 78
    3.2 Q equals M ......................................... 79
    3.3 Q greater then M ................................... 81
  4 Conclusions ............................................ 83
  References ............................................... 86

B On Scaling and Output Cardinality of Multi-Bit Digital Error-
  Feedback Modulators 87
  1 Introduction ........................................... 90
  2 Scaling for the Desired Cardinality and Range of the Modulator Output ........................................ 92
    2.1 Cardinality of the Modulator Output ................. 93
Chapter 1

Introduction

1.1 Introduction

In the early twentieth century, the electrical transmission was used to carry out by sending the quantized samples of the message waveform. Later on, in the 1940s the transmission head room was increased by sending the errors between the successive quantized samples. These errors were predicted through a feedback system known as delta-modulator ($\Delta$-modulator), whose block diagram is shown in Fig. 1.1. The $\Delta$-modulator was built independently for the first time by ITT Laboratories [1, 2], Philips Research Laboratories [3, 4] and Bell Telephone Labs [5]. The delta modulator has a number of limitations, for example, incapability to modulate a DC, poor performance for high-frequency signals and inevitable a need for an integrator in the demodulator, etc. In order to cope with these discrepancies, the delta-sigma modulator ($\Delta\Sigma$) was suggested by Inose et al. in 1962 [6, 7] after the introduction of oversampling and noise-shaping concepts employing error-feedback by Cutler in 1954 [8] (Fig. 1.2).
modulator was labeled as $\Delta\Sigma$ (the $\Delta$ for sampling and the $\Sigma$ for integration.) Later on, after the invention of the decimation filter by Goodman in 1969 [9], Candy introduced in 1974 a full multi-bit $\Sigma\Delta$ [10] modulator. He also renamed it as $\Sigma\Delta$-modulator with the possible argument that the integration operation is performed after the sampling thus just like the root-mean-square, the $\Delta$ should be appended to the $\Sigma$. Both notations are today equally popular and the choice of proper notation between these two is may not be an earth shaking dispute. In this report, we pay respect to the inventor and the notation $\Delta\Sigma$ is used throughout the text.

![Figure 1.2: Block diagram of $\Delta\Sigma$-modulator.](image)

Typically, non-linearities in digital-to-analog converters (DACs) are exponentially proportional to the length of the digital control words applied to their inputs. In order to reduce the word length of the DAC digital input, Bhagwati [11] used digital $\Delta\Sigma$ in 1982 (Fig. 1.3). The idea was introduced as a modification to the first-order interpolating DAC architectures [12–14]. Since then, it has been widely adopted in the oversampling $\Delta\Sigma$ DAC (OS$\Delta\Sigma$DAC), for example, [15–34]. In digital $\Delta\Sigma$ modulators the input is re-quantized to a shorter word length and the resulting quantization error due to that operation is also spectrally shaped. Thus, the performance of the $\Delta\Sigma$ is determined by the quantization bits, the filtering (for the spectral shaping) of the quantization error, oversampling ratio (OSR) etc.

![Figure 1.3: Simplified block diagram of oversampling $\Delta\Sigma$ digital-to-analog conversion.](image)

The utilization of digital $\Delta\Sigma$ is not limited to digital-to-analog conversion only. It is also used in analog-to-digital conversion [35–38], in phase-locked
1.2. Motivation

In this section, the targeted applications of our work are presented. For the applications, the need of the low power consuming ∆Σ of enhanced sampling frequency, is motivated.

For low-power high-bandwidth applications, the multi-bit ∆Σ-based ADC with limited oversampling ratio is favored [36]. By using the multi-bit quantizer, not only the complexity of the analog reconstruction filter is relaxed but the resolution is also increased. Depending upon the topology of such an ADC, the digital output is fed back at one or multiple places into the analog circuitry via a multi-bit DAC. The non-linearities in the DAC are one of the critical bottlenecks for the overall performance of the ADC. In order to cope with these non-linearities, various dynamic element matching (DEM) techniques have been used, for example, [76–89]. A disadvantage of the DEM is that size and power consumption grow exponentially with the increased word length and higher resolution of the digital feedback signal. A second disadvantage is that it converts the mismatch into noise that also affects the performance of the ADC. Because of these facts, the solutions without DEM, i.e., consuming less power, for example [35–37], are gaining more interest. In the “DEM-free” architectures, the digital ∆Σ is used to reduce the resolution of the outermost feedback signal since the non-linearities in the outermost feedback appear at the ADC output with the same transfer function as the input. Thus, for such applications, the lower power consuming digital ∆Σ architectures which could operate at higher sampling rate would be very desirable.

Recently, the 60-GHz transmitters have become attractive for short-range wireless communication between systems using bandwidths in the order of hundreds of megahertz. The main reason is that these exploit the unlicensed radio bands, 57-64 GHz [90]. With some modifications, the 5 GHz (the radio-frequency of WLAN) is used as intermediate-frequency (IF) in these transmitters [91]. It is hard for conventional digital-to-analog converters to produce loops [39–49], and as a source to generate dithering signals [50–56], to segment the DAC further [57, 58] and in multiple-input, multiple-output transceivers [59], etc. All of the above signal processing blocks are used for narrow-, wide- and ultra-wide-band applications like digital audio [60–62], handsets [63–65], biomedical [66, 67], TV [68–70], digital radio tuners [71, 72] and wireless infrastructures [73–75].
≈10-bit resolution at this high IF. However, the time-interleaved $\Delta\Sigma$-based DACs [92, 93] have the potential to carry out the task. In these architectures, multiple $\Delta\Sigma$ units, clocked at a lower frequency, are time-interleaved. For instance, in order to achieve the clock speed of $n \times f$, the $n$ number of $\Delta\Sigma$ units are interleaved while each operating at the clock frequency of $f$. There is a trade-off between the clock frequency and the power consumption of the unit. A $\Delta\Sigma$ unit that consumes less power and operates at a higher sampling rate would of course be desirable.

1.3 Contribution

In this thesis, a number of digital $\Delta\Sigma$ architectures are proposed. The estimates of the area, the power consumption and the highest operable frequency, are obtained, for the comparison purpose, after synthesizing the designs in 65-nm standard cell library provided by the foundry. The proposed designs are not only lower power consuming but also operable at the higher frequencies compared to the conventional ones.

- The quantization bits of the $\Delta\Sigma$ not only determine the complexity of the DAC but also effect the complexity of $\Delta\Sigma$ itself. Thus, the $\Delta\Sigma$ output could induce a digital and/or analog hardware over design in OS$\Delta\Sigma$DAC. In order to avoid it while maintain the performance, the output of a multi-bit error-feedback $\Delta\Sigma$ modulator (EFM) of arbitrary order is described with a term: cardinality (defined as the total number of unique levels of a digital signal.) Expressions of the input scale for the desired output cardinality and the signal range, are also derived. The proposed criteria also ensure the stable operation of the EFM by avoiding the overflow at the output.

This work is intended to publish with (preliminary) title: On scaling and output cardinality of multi-bit digital error-feedback modulators.

- In the second phase of our work, a lower power consuming architecture of the EFM of arbitrary order is proposed. Usually, the EFM output is encoded to the control sequences compatible to the unit element based DAC. After adopting modified encoding strategies a significant amount of hardware in the proposed design is removed. The proposed architecture
is also operated, successfully, at more strict delay constraints than the conventional architecture without any timing violations.

This work has resulted in a publication with the title **Reducing complexity and power of digital multi-bit error-feedback ΔΣ-modulators**.

- A strategy to reduce the hardware of conventional ΔΣ has been devised recently that uses multiple cascaded modulation units [40, 94]. A similar approach is devised in our work where we cascade several modified EFM units. The compatibility issues among the units (since the output of each is represented by the set of encoded signals) are resolved by a number of architectural modifications. The digital processing is distributed among the units by splitting the primary input. It is shown that instead of cascading the whole EFM units, it is enough to cascade their loop filters only. This leads to reduction in area, power consumption and critical path.

These findings are intend to publish with preliminary title **Digital multi-bit cascaded error feedback ΔΣ modulators with reduced hardware and power consumption**.

For the sake of comparison, all of the above mentioned strategies are applied to a fourth-order 5-bit EFM. Saving in terms of the area, the power consumption and the critical path are presented.

1.4 Thesis Organization

Rest of the thesis is organized as follows:

- **In chapter 2**, the basic ΔΣ topologies: signal feedback and error-feedback are analyzed, briefly, for the purpose of digital-to-digital conversion. The analysis includes the linear models of the quantizer and the transfer function of the modulators with respect to the FIR function of the loop filter. After considering the EFM as one of the most suitable topology, its implementation detail is presented. An implementation of the EFM of arbitrary order is presented as the conventional EFM architecture. An expression for the total in-band noise at the output of the EFM is also presented.

- **In chapter 3**, a scaling method of the EFM for the desired output cardinality, is presented. The cardinality is defined as the total number of
unique signal levels at the output of the EFM. In order to monitor the overflow at the output, the mathematical expressions describing the effect on the signal ranges, are derived. A modified schematic of the EFM is presented in order to show the separated signal- and the error-path. In the modified diagram, the input bus is split into MSB-containing and LSB-containing paths. For the desired output range, the handles in the form of input scale, bus-split configurations, and, the order and type of the loop filters, are also provided. An expression for the maximum signal-to-noise ratio is also presented when the input is uniformly distributed random signal and independent to the quantization error.

• In chapter 4, the modification methods to the conventional EFM architecture of arbitrary order, are presented. In one of the methods, the bus-splitter and the binary-to-unitary decoder are used to remove the significant amount of circuitry of the modulator. The architectural properties involved in this method are discussed in detail. In the other method, the processing of the quantization error is distributed into a number of loop filters. In fact, the method presents the hardware reduced implementation of the cascaded error-feedback modulator: where several EFMs are cascaded in order to reduce the hardware. It is shown that it is enough to only nest the loop filters instead of cascading the whole EFM stages.

• In chapter 5, the savings are presented after applying the modifications (according to the methods which will have been described in chapter 5) to a 5-bit conventional EFM of order four. In this regard, the EFM is configured for the maximum possible SNR. Then, the OSR range where its performance is better than the 5-bit fifth-order modulator, is identified. Later, the architectural modifications are applied to the configured 5-bit fourth-order EFM.

The area, the power consumption and the sampling frequency of the EFM after realizing it by using the conventional and the proposed approaches, are presented. Saving in the silicon area and dynamic power consumption, and the improvements in the operating frequencies are identified and analyzed.

• In Chapter 6 the conclusions of this work are presented and the future trends are identified.
2.1 Introduction

With increasing signal frequencies and bandwidths, most analog signal processing is being replaced by digital signal processing in order to increase reliability of transceivers [95]. Due to the shrinking analog portion, digital-to-analog converters are being shifted closer towards antennas. The move has tightened the DAC requirement for linearity, speed, complexity, etc.

Unit element-based DACs are most commonly used DACs for high-speed operation (for example, current-steering DAC [96].) The unit elements of the DAC are controlled by the digital control signal from the DSP (digital signal processing block). In digital-rich and analog-light process, the complexity of such a high-speed DAC can be reduced by prepending a digital ΔΣ [23], as shown in Fig. 2.1. In ΔΣDAC, the ΔΣ does not only re-quantize the digital signal from the DSP, with the quantization step of Δ = g, to a lower granularity but also mitigates the in-band deviation (due to the re-quantization) by predicting and correcting the future quantization-error values. The processing of the ΔΣ is easiest to understand when it is described in z-domain using its linear model as [97]

\[
Out (z) = In (z) \times STF (z) + Noise (z) \times NTF (z),
\]

(2.1)

where In, Out, and Noise represent the input signal applied to the ΔΣ, the obtained modulated output signal and the quantization error added by the coarse
quantizer, respectively. In a typical low pass $\Sigma$, the STF (signal-transfer-function) represents a low- or all-pass whereas the NTF (noise-transfer-function) represents an high-pass function.

The high-pass characteristics of the NTF can only be exploited if the input to the $\Sigma$ is over-sampled, i.e., sampled at a rate higher than the Nyquist-rate. The cost and the performance of the $\Sigma$ depends on the quantization bits, the order and topology of the filter, the sampling rate and word length of the input, etc.

2.2 Quantization Process

Assume, both the input and the output of the quantizer are digital integer-valued signals. Then, the quantization operation on an arbitrary sample $i$ of its input can be performed by scaling and rounding or truncating [94], as given by

$$Y[i] = \frac{T[i]}{g} + \epsilon[i],$$  \hspace{1cm} (2.2)

where the $T$ and the $Y$ are the input and the output of the quantizer, respectively. The $0 \leq \epsilon[i] < 1$ represents the rounding/truncation error and scalar $g$ represents the quantization step size. The process can be described in the $z$-domain after representing $g\epsilon(z)$ with $\epsilon(z)$ as

$$gY(z) = T(z) + \epsilon(z).$$  \hspace{1cm} (2.3)

Thus, the quantizer can coarsely be modeled by the sum of its input and an error signal $\epsilon$ (quantization error).
2.3 Basic Topologies of the $\Delta \Sigma$ Modulators

Modifications to the basic $\Delta \Sigma$ architecture have been proposed many times, but fundamentally, the signal processing is the same as described in (2.1). There are two basic $\Delta \Sigma$ architectures known as signal-feedback modulator (SFM) and error-feedback modulator (EFM).

2.3.1 Signal-feedback Modulator

A block diagram of the signal-feedback modulator is shown in Fig. 2.2 [27]. The structure is composed of two blocks: a quantizer that produces the quantized output and a loop filter that mitigates the in-band performance deterioration caused by the quantization error. The $X$ and the $Y$ are transformed through the $H_0$ and the $H_1$ functions, respectively. The $z$-transforms of the output of the loop filter can be described as

$$T(z) = X(z)H_0(z) + Y(z)H_1(z).$$  \hspace{1cm} (2.4)

After substituting (2.4) in (2.3), we get

$$gY(z) = X(z)\frac{H_0(z)}{1 - H_1(z)} + \varepsilon(z)\frac{1}{1 - H_1(z)}.$$  \hspace{1cm} (2.5)

After comparing (2.1) and (2.5) we get

$$H_0(z) = \frac{\text{STF}(z)}{\text{NTF}(z)},$$

$$H_1(z) = 1 - \frac{1}{\text{NTF}(z)}.$$  \hspace{1cm} (2.6)

The relations show that the loop filter is designed according to the desired STF and NTF.

There exist a number of topologies of the loop filter of the SFM, for example, [23, Sec. 5.6] [27, Sec. 4.4] [98]. Except the first order $\Delta \Sigma$ modulator, the loop
filter of SFM is always composed of single or multiple infinite-impulse-response (IIR) filters. The presence of poles in the loop filter makes the stability of the higher order SFM design a major design challenge. There exist a number of criteria to ensure the stability but extensive simulations are still required. Thus, the SFM is rendered to a high design complexity once the order of modulation increases.

2.3.2 Error-feedback Modulator

The noise shaping was first introduced using the error-feedback modulator structure, as shown in Fig. 2.3. As the name indicates, after being obtained by subtracting the output of the quantizer from its input, the (quantization) error is fed back to the loop filter of transfer function \( H(z) \). The quantization error can mathematically be expressed as

\[
E(z) = T(z) - gY(z).
\]  

(2.7)

After comparing (2.3) and (2.7) we get

\[
E(z) = -\varepsilon(z).
\]  

(2.8)

The sum of the output of the loop filter, \( P(z) = E(z)H(z) \), and the \( X \), is applied again to the quantizer. In this way, the loop continues. The \( T \) can be described in \( z \)-transform as

\[
T(z) = X(z) + E(z)H(z)
= X(z) - \varepsilon(z)H(z).
\]  

(2.9)

After substituting \( T \) from (2.9) in (2.3), the following is obtained

\[
gY(z) = X(z) + \varepsilon(z)(1 - H(z)).
\]  

(2.10)
2.4 Implementation Details of the Error-feedback Modulator

After comparing (2.1) and (2.10), the relation between the loop filter function and the NTF is obtained as

\[ H(z) = 1 - \text{NTF}(z), \quad (2.11) \]

while the \( \text{STF}(z) = 1 \). According to (2.11), as long as NTF is finite-impulse-response (FIR) function the loop filter is also an FIR function.

Unlike the SFM, the EFM design is simple and does not fall into stability issues due to the FIR loop filter. It is simple to protect the EFM from quantizer overflow especially when the quantization bits are higher than the order \([99]\). Conclusively, the multi-bit higher order EFM topology is comparatively simple and better suitable as a digital \( \Delta \Sigma \) modulator.

2.4 Implementation Details of the Error-feedback Modulator

The EFM can be divided into three sub-blocks: quantization process, filtering process and addition between the input and the filtered error. In order to present the implementation details of the processes, the word lengths of signals \( X, P, T, E \) and \( Y \) are represented as \( x, p, t, e \) and \( y \), respectively.

According to section 2.2 and (2.8), the \( g \) is described as

\[ g = \frac{|E|}{|\epsilon|} \quad (2.12) \]

where the \(|E|\) and \(|\epsilon|\) represent the magnitudes of \( E \) and \( \epsilon \), respectively. Assume the \( E \) has \( l \) number of integer and \( f \) number of fractional bits such that \( \epsilon = l + f \) and its magnitude is described as \( |E| = E^+ - E^- = 2^l - 2^{-f} \), where \( E^+ \) and \( E^- \) are its peak positive and peak negative values, respectively. Assume, the quantization is a truncation operation, then, the \(|\epsilon|\) being the truncation error has the maximum value of \( 1 - 2^{-e} \). Hence, the value of \( g \) is given by

\[ g = \frac{(2^l - 2^{-f})}{(1 - 2^{-e})} = 2^l. \quad (2.13) \]

Thus, by substituting the value of \( g \) from (2.13) and that of \( \epsilon \) from (2.8) in (2.2), we get

\[ T(z) = 2^l Y(z) + E(z). \quad (2.14) \]

The relation, (2.14), describes the operation of a bus-splitter. An example, explaining the split (truncation) operation, is described in Table 2.1. Two MSBs
Table 2.1: An example where the $T$ is quantized to $Y$ and the $E$ represents the quantization error. The value of $g$ in this example is 2.

| $T$      | $Y$      | $E$      |
|----------|----------|----------|
| two’s complement | two’s complement | unsigned |
| 3.5 (011.1)$_2$ | 1 (01)$_2$ | 1.5 (1.1)$_2$ |
| 3 (011.0)$_2$ | 1 (01)$_2$ | 1 (1.0)$_2$ |
| 2.5 (010.1)$_2$ | 1 (01)$_2$ | 0.5 (0.1)$_2$ |
| 2 (010.0)$_2$ | 1 (01)$_2$ | 0 (0.0)$_2$ |
| 1.5 (001.1)$_2$ | 0 (00)$_2$ | 1.5 (1.1)$_2$ |
| 1 (001.0)$_2$ | 0 (00)$_2$ | 1 (1.0)$_2$ |
| 0.5 (000.1)$_2$ | 0 (00)$_2$ | 0.5 (0.1)$_2$ |
| 0 (000.0)$_2$ | 0 (00)$_2$ | 0 (0.0)$_2$ |
| -0.5 (111.1)$_2$ | -1 (11)$_2$ | 1.5 (1.1)$_2$ |
| -1 (111.0)$_2$ | -1 (11)$_2$ | 1 (1.0)$_2$ |
| -1.5 (110.1)$_2$ | -1 (11)$_2$ | 0.5 (0.1)$_2$ |
| -2 (110.0)$_2$ | -1 (11)$_2$ | 0 (0.0)$_2$ |
| -2.5 (101.1)$_2$ | -2 (10)$_2$ | 1.5 (1.1)$_2$ |
| -3 (101.0)$_2$ | -2 (10)$_2$ | 1 (1.0)$_2$ |
| -3.5 (100.1)$_2$ | -2 (10)$_2$ | 0.5 (0.1)$_2$ |
| -4 (100.0)$_2$ | -2 (10)$_2$ | 0 (0.0)$_2$ |

From the 4-bit signal $T$ are truncated and the truncation error in the form of 2 LSBs is collected to $E$ where the $T$ and $Y$ are represented with 2’s complement and the $E$ being deprived of the sign bit, is unsigned. The value of $g$ here is $2^1$. Note that the $T$ and $E$ have same fractional bits, i.e., $f$. Hence, the transformation of the quantize and subtract operation to the bus-split operation for the $g = 2^f$ is graphically shown in Fig. 2.4.

A block diagram of addition between the $X$ and $P$, is shown in Fig. 2.5. The word length of the sum ($T$) is related as $t = \max\{x, p\} + 1$. The same schematic diagram is used to represent every addition and subtraction in the designs presented in this thesis. For subtraction, a hard value ‘1’ is applied at
2.4. Implementation Details of the Error-feedback Modulator

Figure 2.4: The quantization and subtraction in an EFM is replaced by a bus-split operation.

Figure 2.5: Block diagram of an adder. The same schematic is used throughout the thesis.

the carry-in location and the bits of subtrahend are inverted. For example, the subtraction of $B$ from $A$ is performed as, $A - B \rightarrow A + \overline{B} + 1$ where $\overline{B}$ represents the one’s complement of $B$.

The EFM being a feedback system must contain at least one delay element in the loop filter ($H$). With only one delay element in the loop filter, i.e., $H(z) = z^{-1}$, the coefficients of NTF and those of $H$ are related according to (2.7) as

$$
\text{NTF}(z) = 1 - H(z) = 1 - z^{-1}.
$$

(2.15)

In other words, the condition for stability of arbitrary order EFM is that the zeroth coefficient of the polynomial of NTF must be unity. For the $r$-tap finite-impulse-response function of $\text{NTF}(z) = h_0 - \sum_{u=1}^{r} h_u z^{-u}$ (where the $h_0 = 1$,)
Figure 2.6: The loop filter is composed of two blocks $r$-delay (sequential circuitry) and $\theta$ (combinatorial circuitry). The block diagram of (a) is modified to (c) by explicitly representing $\theta$ and $r$-delays.
2.5. Total In-band Noise of the Error-feedback Modulator

Figure 2.7: A schematic diagram of \( r \)-th order EFM, termed as conv-EFM\(_r\).

The loop filter is described as

\[
H(z) = 1 - \text{NTF}(z) \\
= 1 - h_0 + \sum_{u=1}^{r} h_u z^{-u} \\
= \sum_{u=1}^{r} h_u z^{-u} ,
\]

(2.16)

where \( h \)'s are the filter coefficients. A general schematic of the \( r \)-tap loop filter is shown in Fig. 2.6. The block diagram of the \( H \) (shown in Fig. 2.6a) is decomposed into sequential circuitry, \( r \)-delay, and combinatorial circuitry, \( \theta \). The explicit blocks, \( r \)-delay and \( \theta \) are shown in Fig. 2.6c for the future purpose.

After replacing the sub-blocks, the EFM is shown in Fig. 2.7. This schematic with multiplier-less implementation of \( \theta \) is referred as the conventional implementation of the EFM (conv-EFM) in this thesis.

Although the conv-EFM design is simple but a significant amount of circuitry can further be reduced in order to save the hardware and the power consumption and to reach GHz operating speeds using standard components.

2.5 Total In-band Noise of the Error-feedback Modulator

The output of the EFM is described as the sum of its input and the spectrally shaped quantization error, as in (2.10). The \( E = -\varepsilon = -g\varepsilon \) where the \( \varepsilon \) being the truncation error, is assumed to be white [23]. Then, the total in-band noise
\( \mathcal{N} \) introduced by the EFM can be described as
\[
\mathcal{N} = \frac{1}{\pi} \int_0^{\pi/\text{OSR}} |\text{NTF}(\omega T)|^2 \sigma_E^2 d\omega T
\]
\[
= \sigma_E^2 \frac{1}{\pi} \int_0^{\pi/\text{OSR}} \left|1 - H(\omega T)\right|^2 d\omega T,
\]  
(2.17)
where, \( \sigma_E^2 = \sigma^2 = g^2\sigma^2 = 2^{2l}\frac{1}{12} \) represents the variance of the quantization error and the OSR represents the oversampling ratio of the input. To solve the integral of (2.17), term \(|1 - H(\omega T)|^2\) is simplified as
\[
|1 - H(\omega T)|^2 = \left| \sum_{u=0}^{r} d_u e^{-j\omega u} \right|^2
\]
\[
= \sum_{u_1=0}^{r} d_{u_1} e^{-j\omega u_1} \sum_{u_2=0}^{r} d_{u_2}^* e^{j\omega u_2}
\]
\[
= \sum_{n=0}^{r} \left( \sum_{u_1=0}^{r-n} d_{u_1} d_{u_1+n}^* e^{-j\omega n} + \sum_{u_2=n}^{r} d_{u_2} d_{u_2-n}^* e^{-j\omega n} \right)
\]  
\[
= \sum_{n=0}^{r} \sum_{u=0}^{r-n} d_u d_{u+n} U_n \cos(n\omega),
\]  
(2.18)
where
\[
U_n = \begin{cases} 
1 & n = 0 \\
2 & n \neq 0 
\end{cases}
\]
where for all \( u, d_u = -h_u \) and \( d_0 = 1 \). After substituting (2.17) in (2.17), we get the close form expression of the total in-band noise as
\[
\mathcal{N} = 2^{2l} \frac{1}{12} \lambda
\]  
(2.19)
where
\[
\lambda = \sum_{n=0}^{r} \sum_{u=0}^{r-n} h_u h_{u+n} U_n \frac{1}{n\pi} \sin\left(\frac{n\pi}{\text{OSR}}\right).
\]  
(2.20)
The expressions (2.19) and (2.20) are used to measure the effects on performance of the EFM caused by the later presented architectural modifications.

2.6 Conclusions

The fundamentals of \( \Delta \Sigma \)-DAC have been discussed. The linear model of the quantization process has been presented. Two basic topologies of the \( \Delta \Sigma \) mod-
ulator: signal-feedback modulator and error-feedback modulator have been presented for the application of digital-to-digital conversion. The digital implementation of the error-feedback $\Delta \Sigma$ modulator using a conventional approach has been provided. A close form expression for the total in-band noise has also been presented.
Chapter 3

Scaling and Output Cardinality of Error-feedback Modulators

3.1 Introduction

The signal-levels and word length of the output of an EFM (error-feedback modulator) are some of the critical parameters that describe the stable, high performing and low power consuming construction of ΔΣDAC. Some of the previous methods to determine these parameters are described in [99] and [100]. In [99], the total number of unique signal levels (termed as cardinality) produced at the output of the error-feedback modulator (shown in Fig. 2.3) has been determined by using the $\mathcal{L}_1$ norm of the loop filter. A sufficient stability criterion of the EFM has been provided in [100] where an EFM with a truncator of $q + 1$ bits and an FIR loop filter $H(z)$ (that contributes to a $q$-bit increase in the data-flow) is stable. The EFM is considered as “un-stable” if it produces a poor signal-to-noise ratio (SNR) compared to that predicted by the linear models, according to [100, Sec. I] and [23, Sec. 4.1].

In addition to these, the output signal (minimum) peak to (maximum) peak range has also to be determined in order to devise methods that prevent the output overflow. Furthermore, the actual output range of the EFM may not be equal to the theoretical range. For instance, the theoretical range of a $(q+1)$-bit signal represented in two’s complement, is given by $\{-2^q, 2^q - 1\}$. Thus, by increasing the actual output signal range towards the theoretical range, maximum performance can be obtained.
In this chapter, the output range is expressed mathematically in terms of the ranges of the signals of the EFM. Through these expressions, a method for the desired output range is also devised. The achievable SNR is also provided in terms of the signal ranges and the type of the loop filter. This chapter summarizes the detailed derivations that has been presented in [Paper B].

3.2 Cardinality of Digital Signals

In this section, cardinality of a digital signal is defined. The relations between the signal ranges of the inputs and the outputs of the signal processing elements are also given.

The total number of unique levels contained in a digital signal is defined as its cardinality. If \( X \) is a digital, integer-valued, \( x \) bit signal represented in two’s complement (where the weight of LSB is one,) then its cardinality is represented as

\[
C_X = X^+ - X^- + 1,
\]

(3.1)

where \( X^+ \) and \( X^- \) are the positive and negative peak values of \( X \), respectively. Thus, the cardinality of a digital signal is determined by the peak values of the signal. The relationship between the peak values of the signals of the combinatorial processing elements (adders and bus-splitters) are given as follows. The relations for an adder adding \( n \) number of inputs, shown in Fig. 3.1a, are described as

\[
O^+ = \sum_{i=1}^{n} I^+_i,
\]

\[
O^- = \sum_{i=1}^{n} I^-_i,
\]

(3.2)

where \( O \) is the output and \( I_i \) is the \( i \)th input of the adder. Similarly, the peak values of the MSB containing signal among the \( n \) split signals after a bus-splitter, as shown in Fig. 3.1b, is given as

\[
O^+_n = \left\lfloor \frac{I^+}{\prod_{i=1}^{n-1} C_{O_i}} \right\rfloor,
\]

\[
O^-_n = \left\lfloor \frac{I^-}{\prod_{i=1}^{n-1} C_{O_i}} \right\rfloor,
\]

(3.3)

where \( \prod_{i=1}^{n-1} C_{O_i} \) is equal to LSB-weight of the \( O_n \).
3.3 A Modified Schematic of the Error-feedback Modulator

For convenience, the EFM shown in Fig. 2.7 is redrawn in a modified way without effecting the overall transfer characteristics or the total hardware. The strategy of modification is as follows: if an adder is followed by a bus-splitter then the adder can be split by moving the bus-splitter from its output to its inputs, as shown in Fig. 3.2a and 3.2b. In the figure, the adder adding $X$ and $P$ is split into $add\text{-}1$ and $add\text{-}2$ by moving the splitter backward. In the split form, the $add\text{-}1$ produces the $Y$ and the $add\text{-}2$ produces the $E$. Both the adders belong to the same carry chain. The bit significance of the signals remains conserved, i.e., the LSB-weights of the $M$, $Q$, $c$ and $Y$ are equal whereas the MSB-weights of the $L$, $S$ and $E$ are equal. Furthermore, in the case of unequal $q$ and $m$, the sign-bit of the signal with shorter word length is extended up to $q = m$. The word lengths of the inputs and outputs of the splitters are related.

Figure 3.1: An adder and a bus-splitter. (a) Adder adding $n$ signals. (b) A signal split into $n$ signals.

The expressions for the cardinality and the range of the EFM output are obtained by using the relations given in (3.2) and (3.3), to the processing elements in the following sections.

3.3 A Modified Schematic of the Error-feedback Modulator
The X being integer-valued (as assumed in the beginning of the previous section) has \( f = 0 \) whereas the \( P \) depends on the nature of the loop filter. In the case of integer-valued loop filter coefficients, we will have the \( e = l \). Otherwise, if the loop filter coefficients are fractional-valued as well, then, the output of the loop filter has to be quantized to hold the fractional accuracy. Assume, the output of the loop filter is quantized to \( f \) number of fractional bits then, the relation between the word lengths of \( \text{add}-1 \) will be \( e = l + f \). The MSB weight of \( L, E \) and \( S \) remains equal to \( 2^l \). Thus, according to (2.14), we have

\[
X = 2^l M + L, \\
P = 2^l Q + S,
\]

(3.5)

where all of the signals are represented in z-domain. The inputs and outputs of the adders are related as

\[
Y = M + Q + c, \\
2^l c + E = S + L.
\]

(3.6)

Now, by solving (3.5) and (3.6), we get

\[
2^l Y + E = 2^l M + L + 2^l Q + S \\
= X + P,
\]

(3.7)

which is in conformity with relation \( X + P = T = 2^l Y + E \) of Fig. 3.2a. By following the above procedure of adder splitting, the alternative structure of the EFM (of Fig. 2.7) is shown in Fig. 3.3. Both the drawings (Fig. 2.7 and 3.3) produce the output (\( Y \)) of the same transfer function, given as

\[
2^l Y (z) = X (z) + (H (z) - 1) E (z).
\]

(3.8)

By using the modified drawing the EFM output range can be determined from the split configurations of \( X \) and \( P \).

### 3.4 Expressions of the Output Signal Range

In this section, signal range of the \( Y \) (EFM output) is expressed, mathematically, in terms of loop filter coefficients and the input range. An example is also presented to show the importance of the derivations.
3.4. Expressions of the Output Signal Range

According to Fig. 3.3, the output range ($\{Y^- , Y^+\}$) is obtained by applying (3.2) to add-2, as given by

$$Y^+ = M^+ + Q^+ + c^+, \quad Y^- = M^- + Q^-,$$

where $c^+$ is unity since it is the carry from add-1. For a given input range, $\{X^-, X^+\}$ and a loop filter of type (2.16), peak values of $M$ and $Q$, according to (3.3) and [Paper B], are expressed as

$$M^+ = \left\lfloor \frac{X^+}{2^l} \right\rfloor + 1, \quad M^- = \left\lfloor \frac{X^-}{2^l} \right\rfloor,$$

$$Q^+ = \left\lfloor \frac{(2^l - 2^{-l}) \sum h^+}{2^l} \right\rfloor, \quad Q^- = \left\lfloor \frac{(2^l - 2^{-l}) \sum h^-}{2^l} \right\rfloor,$$

where, $\sum h^+$ and $\sum h^-$ are the sum of positive and the sum of negative filter coefficients, respectively. By substituting (3.10) and (3.11) in (3.9), the relation...
The adder of the EFM (as shown in Fig. 2.7) is split into two adders (add-1 and add-2) by moving the bus-splitter from its output to the inputs.

For the output range is described as

$$
Y^+ = \left\lfloor \frac{X^+}{2^l} \right\rfloor + \left\lfloor \frac{(2^l - 2^{-f}) \sum h^+}{2^l} \right\rfloor + 1,
$$

$$
Y^- = \left\lfloor \frac{X^-}{2^l} \right\rfloor + \left\lfloor \frac{(2^l - 2^{-f}) \sum h^-}{2^l} \right\rfloor .
$$

(3.12)

Conclusively, both the $M$ and the $Q$ contribute to the output range of the EFM through add-2. According to (3.10) and (3.11), $M$ depends on the split configuration whereas the $Q$ depends on the type of the loop filter.

As an application, a minimum output word length can be as small as unity and can only be produced through a first-order EFM due to a fact that it does not produce $Q$ (since $\sum h^+ = 1$ and $\sum h^- = 0$). Thus, the minimum output range is given by

$$
\{Y^-, Y^+\} = \{Q^-, Q^+ + 1\},
$$

(3.13)

when $M^+ = M^- = 0$ for the EFM of arbitrary order.

As an example, consider an EFM employs a loop filter of order $r$ with the $z$-transform given by

$$
H(z) = (1 - z^{-1})^r,
$$

(3.14)
where the filter coefficients are equal to the \((r+1)\)th row of Pascal-triangle so that \(\sum h^+ = 2^{r-1}\) and \(\sum h^- = -2^{r-1} + 1\). Due to the integer-valued filter coefficients, the \(f = 0\). By substituting these values in (3.11), the range of \(Q\) is obtained to be

\[
\{Q^-, Q^+\} = \{-2^{r-1} + 1, 2^{r-1} - 1\}. \tag{3.15}
\]

The minimum output range of this EFM is, according to (3.13), given as

\[
\{Y^-, Y^+\} = \{-2^{r-1} + 1, 2^{r-1}\}, \tag{3.16}
\]

and the minimum output cardinality (minimum output signal levels) as

\[
\mathcal{C}_Y = Y^+ - Y^- + 1 = 2^r. \tag{3.17}
\]

According to (3.16), the output signal can not be represented with \(r\) number of bits although the number of output signal levels are \(2^r\). The block (for example, a unit element-based DAC) following the EFM can still be constructed for the \(r\) bit signal but after incorporating a single-level of DC shift while decoding.

Conclusively, the expression for the output signal range gives critical information for the overflow at the output.

### 3.5 Input Scaling for the Desired Output Signal Range

The overflow at the output of the EFM with an FIR loop filter can be avoided by configuring the parameters like the range of \(X\), the value of \(l\), the order of the loop filter and the type of the filter coefficients, according to (3.12). There could be many configurations of the parameters in order to produce a desired output swing, however, in this section, we present the way to configure the value of \(l\) and to restrict the range of \(X\), with the filter of type given in (2.16).

Consider that the desired output range is \(\{Y^{'-}, Y^{'+}\}\) and the output is represented in two’s complement with the word length \(y \in \mathbb{Z}\). In order to obtain the desired output range, \(l\) number of LSBs should be split from the input \((X)\). The value of \(l\) can be obtained by substituting the output range of \(Q\) (that is obtained from (3.11) when both \(l\) and the \(f\) are greater than two,) in the following manner:

\[
l = x - m \\
= x - \left\lceil \log_2 \left( Y^{'+} - Q^+ - \left( Y^{'-} - Q^- \right) \right) \right\rceil. \tag{3.18}
\]
Then, the positive and negative ranges of the $X$ should be scaled down using $A_X = \min \{A_1, A_2\}$ as $X^+ = [A_X X^+]$ and $X^- = [A_X X^-]$. The $a_1$- and $a_2$-bit scaling factors $0.5 < A_1 \leq 1$ and $0.5 < A_2 \leq 1$, can be expressed, according to [Paper B], as

$$A_1 = \left\lfloor \frac{(Y^+ - Q^+)^2 l^{a_1} - 1}{X^+} \right\rfloor 2^{-a_1},$$

$$A_2 = \left\lfloor \frac{(Y^- - Q^-)^2 l^{a_2} - 1}{X^-} \right\rfloor 2^{-a_2}. \tag{3.19}$$

For the configuration where $l = x$, we must have $A_X = 1$.

Hence, for the desired $Y^+$ and $Y^-$ the input range is either restricted to \{\{X^+, X^-'\} using the scalars or the preceding signal processing block such as interpolation filter in the over sampling $\Delta\Sigma$DAC, is designed in such a way that the EFM receives an already restricted signal.

As an example, consider an EFM is required to produce the output range of \{-2^{r+1}, 2^{r+1} - 1\} with loop filter, given in (3.14). The range of $Q$ is given, according to (3.15) as \{-2^{r-1}+1, 2^{r-1} - 1\} and the value of $l$ is given, according to (3.18), as $x - r - 2$. The empirical results in [Paper-B] show that the scalar should be at least of $r + 1$ bits, i.e., $a = a_1 = a_2 = y - 1 = r + 1$. Hence, by using the values of the range of $Q$, that of $l$ and the $a$‘s in (3.19), the value of $A_X$ is obtained to be $A_X = \min\{A_1, A_2\} = A_1 = \left\lfloor \frac{3^2 - 1}{2^{x-1}} \right\rfloor 2^{-r-1}$.

### 3.5.1 Signal-to-noise Ratio of the Error-feedback Modulator

In order to show the effect of the input scaling, the SNR of the EFM of arbitrary order is expressed in terms of the input scale, the word length of $M$ and the loop filter coefficients, mathematically. In this derivation, we assume that the input is an integer-valued uniformly distributed random signal.

Assume, $X$ is uniformly distributed between \{\{X^-, X^+\}. Then, its variance can be described as

$$\sigma_X^2 = \frac{(X^+ - X^-)^2}{12} = \frac{(A_X 2^x)^2}{12}, \tag{3.20}$$

Now, using the expressions (2.19), (3.4) and (11), the SNR can be expressed as

$$\text{SNR} = \frac{\sigma_X^2}{2^{2l}} \lambda = (A_X 2^m)^2 \lambda^{-1}. \tag{3.21}$$
A 6.02 dB increase in SNR can be made for every bit in $m$ while keeping the $\lambda$ constant, for particular loop filter and OSR value. For the configurations where the output cardinality is minimum, i.e., $l = x$ according to (3.18), the SNR equals $\lambda^{-1}$.

### 3.5.2 Configuration Choice and the OSR Limit

In this section, two configurations are compared in terms of performance and the complexity. It is shown that the EFM with minimum output cardinality should only be used if the OSR is sufficiently high.

Assume, the output cardinality of $C_Y = 2^y$ is required to be produced from the EFM by using the loop filter given in (3.14). For this loop filter we have $f = 0$ since filter coefficients are integer-valued and the value of $\lambda$ can be described, using (2.19)

$$
\lambda_{DC} = \frac{\pi^{2r}}{(2r + 1) \text{OSR}^{2r+1}}
$$

Thus, for the desired output cardinality, the EFM could be implemented using two configurations given as:

- $C_I : A_X = 1, m = 0, r = y$,
  i.e., all of the input bits are applied to a $y$th-order loop filter,

- $C_{II} : A_X = A_1, m = y, r = y - \delta$,
  i.e., the $(x - y)$ LSBs of the input are applied to the $(y - \delta)$th-order loop filter while the rest of the $y$ MSBs are bypassed,

where $\delta$ is a positive integer can have the values among \{1, 2, ..., $y - 1$\}. Comparing the two configuration, $C_{II}$ consumes less power since the order as well as the word length to the loop filter is less compared to that of $C_I$. Among many parameters OSR is one which can be adjusted, in order to maintain the SNR. The SNR values for the two configurations are obtained using (3.21) and (3.22), as

$$
\begin{align*}
\text{SNR}_{C_I} &= \lambda_{DC_{C_I}}^{-1} = \frac{(2y + 1) \text{OSR}^{2y+1}}{\pi^{2y}}, \\
\text{SNR}_{C_{II}} &= (A_X 2^y)^2 \lambda_{DC_{C_{II}}}^{-1} = \frac{(2y - 2\delta + 1) \text{OSR}^{2y-2\delta+1}}{\pi^{2y-2\delta}}.
\end{align*}
$$

Due to the fact that $C_{II}$ is a lower power consuming configuration, we want

$$
\text{SNR}_{C_{II}} \geq \text{SNR}_{C_I}.
$$
After substituting (13) in (3.24) we get
\[
\text{OSR} \leq \pi \left( A_x 2^y \sqrt{\frac{2y - 2\delta + 1}{2y + 1}} \right)^{1/\delta}.
\] (3.25)

Hence, in order to produce \(y\)-bit full-scale output a \((y - 1)\)th-order EFM with the configuration \(C_{II}\) should be used, if the OSR follows the inequality, (14).

### 3.6 Conclusions

The relation between the ranges of the inputs and outputs of the processing elements have been provided. A modified schematic of the error-feedback modulator has been provided that helps in identifying the handles to control the output signal. The peak-to-peak range of the error-feedback modulator output has been determined and expressed mathematically in terms of the input signal range, the loop filter order, the loop filter coefficients and the number of least significant bits of the input applied to the loop filter. A method of scaling the input for the desired output range has also been presented. A systematic approach has been adopted to increase the output signal range to the theoretical limit without causing overflow. The effects of the input scaling and that of the configurations of other involved parameters on the performance has been determined using mathematical expression for the signal-to-noise ratio.
Chapter 4

Complexity and Power Reduction by Architectural Modifications

4.1 Introduction

In order to generate control signals to unit-element-based DACs, the binary weighted output of ∆Σ modulators are often decoded to unitary weighted codes. A block diagram of the processing is shown in Fig. 4.1, where binary weighted output, \( Y \), of the EFM (error-feedback modulator) is decoded into unitary weighted signal, \( Y_u \), using the \( \text{DEC} \cdot Y_u \) (binary-to-unitary decoder). The output of a unit-element-based DAC is obtained by adding the analog outputs of each unit element that is switched on or off by the control unitary bit. Thus, the total number of ones or zeros in a control code determines the DAC output. In this chapter, two methods of hardware reduction in the conventional implementation of the modulator of order \( r \) (termed as conv-EFM\( r \), as shown in Fig. 3.3), without effecting the total number of ones to the DAC, are presented.

In one of the proposed methods, a significant amount of hardware complexity of conv-EFM\( r \) is removed by merging the decoder block into the EFM. Due to this unification, the output of the modified EFM architecture, termed here as prop-EFM\( r \) (proposed single-stage error-feedback modulator), is represented by a set of multiple unitary coded signals. The details are presented in section 4.2.

In the second proposed method, a modified architecture of the cascade of multiple EFM stages is presented. The strategy of cascading a number of modulators has previously been proposed by other authors. However, our proposed
method lowers the hardware complexity. The modulator implemented using
the proposed approach is termed as proposed cascaded error-feedback modula-
tor (prop-EFMr₁r₂…rn) where n number of stages are being cascaded such
that r₁ < r₂ < ⋅⋅⋅ < rn, i.e., the order of any of the preceding stages is less
than those of the following stages.

4.2 Proposed Single-stage Error-feedback Modulator

In this section, the first of the proposed modification methods is described in
two steps. In the first step, the combinatorial circuitry of the conv-EFMr is
split into two parts: one producing the modulated output signal and the other
producing the error-feedback signal. In the second step, the part responsible for
producing the modulated output is removed by using the alternative decoding
strategy.

4.2.1 Design Step I

As it has been described in section 3.3 (Fig. 3.2), an adder is split if a bus-splitter
is propagated from its output to its inputs. By following the same principle, in
the first design phase the bus-splitter at signal P, is propagated back inside the
combinatorial circuitry (θ) of the conv-EFMr (shown in Fig. 3.3.) It is assumed
that the loop filter has multiplier-less implementation, i.e, θ consists of shift
and add operations only. The propagation of the bus-splitter splits the θ into
two sub-blocks θS and θQ, as shown in Fig. 4.2. The adder (add-2) and θQ
belong to the combinatorial circuitry that produces the output (Y) whereas the
combinatorial circuitry that is composed of the add-1 and the θS produces the
error-feedback signal (E). The split does not alter the transfer characteristics.
4.2. Proposed Single-stage Error-feedback Modulator

4.2.2 Design Step II

In the second design phase, an architectural property: an adder is removed if the binary-to-unitary decoder at its output is propagated back to its inputs, is utilized. The decoding operation is explained with the help of the following mathematical model. The \( i \)th time-domain sample of \( Y_u \) is described as

\[
Y_u \left[ i \right] = \sum_{y_u} y_u \left[ i \right] = Y \left[ i \right] + |Y^-|. \tag{4.1}
\]

where \( y_u \) is the \( u \)th bit of unitary code. In order to explain the architecture property further, consider an example of the two setups shown in Fig. 4.3. Assume that the \( i \)th sample of the inputs to the adder has the following values: \( M \left[ i \right] = -4 = (100)_2, \quad Q \left[ i \right] = 3 = (011)_2 \) and \( carry \left[ i \right] = 0 \) (all of the signals are represented in two’s complement). Then, in the setup of Fig. 4.3a, output of the adder, \( Y \left[ i \right] = -1 = (1111)_2 \) is decoded to unitary coded signal \( Y_u \left[ i \right] = Y \left[ i \right] + 2^3 = 7 = (0000000111111111)_1 \) using \( \text{DEC} \cdot Y_u \) where \(-2^3\) is theoretical negative peak of a 4-bit signal. In the alternative setup, Fig. 4.3b, the \( M \left[ i \right] \) and \( Q \left[ i \right] \) are first decoded to \( M_u \left[ i \right] = -4(i) + 2^2 = (0000000)_1 \) and \( Q_u \left[ i \right] = 3+2^2 = (1111111111111111)_1 \) by the \( \text{DEC} \cdot M_u \) and the \( \text{DEC} \cdot Q_u \), respectively, and then joined along with \( carry \) to produce \( Y_u' \left[ i \right] = (0000000111111110)_1 = 7 \). The
codes patterns could be different but numerically both the setups are equivalent since the total number of ones in both $Y_u$ and $Y'_u$ are equal.

Thus, by applying this principle to conv-EFMr of Fig. 4.2, add-2 is removed using DEC-$Y_u$. After removing add-2, the DEC-$Y_u$ is replaced with DEC-$M_u$ and DEC-$Q_u$. Then, by using the DEC-$Q_u$, the outer most adder in $\theta_Q$ is removed and the process continues until the decoder blocks reach to the sequential circuitry. The resulting design, prop-EFMr, is shown in Fig. 4.4a. Block $D$ in the figure is a low-power implementation of the $H$ where $K$ is represented with the set $\{k^1, k^2, \ldots, k^v\}$. The $i$th sample of $K$ is described as

$$K[i] = k^1[i] + k^2[i] + \cdots + k^v[i] = Q[i] + |Q^-|,$$  \hspace{1cm} (4.2)

where $v$ is the word length of $K$ given by

$$v = Q^+ - Q^-.$$  \hspace{1cm} (4.3)

The unitary coded output of the prop-EFMr can now be represented by a set of signals as

$$Y_u = \{M_u, c, K\}.$$  \hspace{1cm} (4.4)
4.2. Proposed Single-stage Error-feedback Modulator

Figure 4.4: (a) The proposed error-feedback modulator of arbitrary order $r$ (prop-EFM$_r$.) (b) The block diagram of prop-EFM$_r$ where the output is represented by a set of three signals $M_u$, $c$ and $K$. 

---

The diagram shows the error-feedback modulator with inputs $X$ and $L$, and outputs $M$, $m$, $M_u$, $c$, $k^1$, $k^2$, $k^r$, and $Y_u$. The modulator includes components such as DEC, adders (add-1), and delays ($r$-delays), with the output represented by a set of three signals $M_u$, $c$ and $K$. The diagram illustrates the flow of data through the modulator, highlighting the processing steps and connections between the inputs and outputs.
The block diagram of the prop-EMF is shown in Fig. 4.4b where the output branches which need to be added in the analog domain, have the following z-transforms

\[
2^l M_u(z) = X(z) - L(z) + |M^-|,
\]
\[
2^l c(z) = L(z) + S(z) - E(z),
\]
\[
2^l K(z) = E(z) H(z) - S(z) + |Q^-|,
\]

where \(|M^-|\) and \(|Q^-|\) are the DC terms added while decoding the signals \(M\) and \(K\). The relations show that all of the output signals are at the same significance, hence, no additional relative scaling is required. The addition between these signals is transferred to the analog domain. Thus, once the signals are added in the analog domain, the final z-transform expression turns to be the same as that of the conventional EFM, i.e.,

\[
2^l M_u(z) + 2^l c(z) + 2^l K(z) = X(z) + E(z) (H(z) - 1) + |M^-| + |Q^-|.
\]

The proposed design will be more effective if the analog addition is simple, for example a wire connection in the case of a current-mirror DAC.

The proposed method saves hardware due to the fact that the resulting modulator accumulates less number of error bits but produces the same total number of ones as compared to the original architecture, conv-EMF. The prop-EMF can be seen as the modulator with several quantizers that truncates multiple branches towards the output.

The sizes of add-1 and \(D\) in Fig. 4.4a will scale with the input word length. However, the removed circuitry (add-2 and \(Q\) in Figs. 4.2) is independent of the input word length. Hence, one can expect that the relative area savings as well as speed-up increase with shorter input word length.

In addition to the savings in hardware, the shorter carry chains of the proposed design reduces the critical path and it can operate at a higher clock frequency.

### 4.3 Proposed Cascaded Error-feedback Modulator

In this section, another hardware reduction method, i.e., by cascading multiple loop filters, is presented [Paper D]. The idea is to split the error signal and process it through multiple loop filters of different orders.
At first the proposed design, termed as prop-EFM\(_1\)\(r_2\), consisting of cascade of two loop filters, \(H_{r_1} (z) = 1 - (1 - z^{-1})^{r_1}\) and \(H_{r_2} (z) = 1 - (1 - z^{-1})^{r_2}\) where \(r_1 < r_2\), is presented. Then, the proposed design consisting of an arbitrary, \(n\), number of loop filters is presented. This design is termed as prop-EFM\(_1\)\(r_2\)\(\ldots\)\(r_n\).

The implementation of prop-EFM\(_1\)\(r_2\), is shown in Fig. 4.5a. The input is split, in a similar fashion as it was done in Fig. 4.4, into an \(l\)-bit signal, \(L\), and an \(m\)-bit signal, \(M\). Signals \(M_u\) and \(c\) are the part of the set which represents the output, thus, the signals have the relation similar to that described in (4.5), as

\[
2^l M_u (z) = X (z) - L (z) + |M^-|, \\
2^l c (z) = L (z) + S (z) - E (z). \tag{4.7}
\]

Due to the fact that the filter coefficients of the loop filters are integer-valued, the word lengths of \(L\), \(E\) and \(S\) equal \(l\). Signal \(E\) is split into an \(l_{r_1}\)-bit signal, \(E_{r_1}\), and the \(l_{r_2}\)-bit signal, \(E_{r_2}\). The signals are related, according to (2.14), as

\[
E (z) = E_{r_1} (z) + 2^{l_{r_1}} E_{r_2} (z). \tag{4.8}
\]

Blocks \(D_{r_1}\) and \(D_{r_2}\) are the reduced-hardware implementations of the \(H_{r_1}\) and \(H_{r_2}\), respectively. The design of \(D_{r_1}\) is similar to that shown in Fig. 4.4. Thus, its inputs and outputs are related, according to (4.5) as

\[
2^{l_{r_1}} K_{r_1} (z) = E_{r_1} (z) H_{r_1} (z) - S_{r_1} (z) + |Q_{r_1}^-|. \tag{4.9}
\]

Block \(D_{r_2}\) has a slightly modified architecture, as shown in Fig. 4.5b, hence, the unitary coded signal from \(D_{r_1}\), i.e., \(K_{r_1} = \{k_{1r_1}, k_{2r_1}, \ldots, k_{vr_1}\}\) is applied to the carry-in locations of the adders in \(D_{r_2}\) (the design is explained in chapter 5 with the help of an example.) The output of \(D_{r_2}\) is given by

\[
2^l K_{r_2} (z) = 2^{l_{r_1}} E_{r_2} (z) H_{r_2} (z) - 2^{l_{r_1}} S_{r_2} (z) + 2^{l_{r_1}} |Q_{r_2}^-| + 2^{l_{r_1}} K_{r_1} (z), \tag{4.10}
\]

where \(K_{r_2} = \{k_{1r_2}, k_{2r_2}, \ldots, k_{vr_2}\}\). By substituting (4.9) in (4.10), we get

\[
2^l K_{r_2} (z) = E_{r_1} (z) H_{r_1} (z) + 2^{l_{r_1}} E_{r_2} (z) H_{r_2} (z) - S (z) + |Q^-|, \tag{4.11}
\]

where \(S (z) = S_{r_1} (z) + 2^{l_{r_2}} S_{r_2} (z)\) and \(|Q^-| = |Q_{r_1}^-| + 2^{l_{r_1}} |Q_{r_2}^-|\). The relations in (4.7) and (4.11) jointly give the transfer function of the output of the
Figure 4.5: (a) The block diagram of proposed cascaded EFM (prop-EFM\(r_1r_2\), where two loop filters of orders \(r_1\) and \(r_2\), are cascaded.) (b) The schematic of \(D_{r_2}\).
4.3. Proposed Cascaded Error-feedback Modulator

Figure 4.6: The block diagram of proposed cascaded EFM, prop-EFM\(_r_1r_2 \ldots r_n\), where arbitrary, \(n\), number of loop filters are cascaded.

prop-EFM\(_r_1r_2\), as

\[
2^l M_u (z) + 2^l c (z) + 2^l K_{r_2} (z) = X (z) + E_{r_1} (z) (H_{r_1} (z) - 1) + 2^{l_{r_1}} E_{r_2} (z) (H_{r_2} (z) - 1) + |M^-| + |Q^-|.  \tag{4.12}
\]

Similarly, the modulator design consisting of the cascade of \(n\) number of loop filters is shown in Fig. 4.6. Its transfer function can be expressed, according to (4.12), as

\[
2^l M_u (z) + 2^l c (z) + 2^l K_{r_n} (z) = X (z) + \sum_{i=1}^{n} 2^{(\sum_{j=1}^{i} l_{r_j})} E_{r_i} (z) (H_{r_i} (z) - 1) + |M^-| + |Q^-|,  \tag{4.13}
\]

where \(l_{r_1} + l_{r_2} + \ldots + l_{r_n} = l\). Signal \(E\) is split into \(E_{r_1}, E_{r_2}, \ldots, E_{r_n}\) and applied to \(D_{r_1}, D_{r_2}, \ldots, D_{r_n}\), respectively. The transfer function is similar to that of described in [94] (where multiple error-feedback modulators are cascaded.) The output of prop-EFM\(_r_1r_2 \ldots r_n\) finds the contributions of the shaped noise from
each of the loop filter. By applying the expression (2.19) to each stage in (4.13), the total in-band noise at the output of prop-EFM\(_{r_1}r_2 \ldots r_n\) is obtained as

\[
N_{r_1r_2 \ldots r_n} = \sum_{i=1}^{n-1} 2^{(2\sum_{j=1}^{i} l_{r_j})} \lambda_{r_i} + 2^{(2\sum_{j=1}^{n} l_{r_j})} \lambda_{r_n}.
\] (4.14)

For a comparison with the prop-EFM\(_r\), assume \(r_n = r\), then, according to (2.20), we have \(2^{(2\sum_{j=1}^{n} l_{r_j})} \lambda_{r_n}/12 = 2^{2l} \lambda/12 = N\). Thus, (4.14) is modified to

\[
N_{r_1r_2 \ldots r} = \sum_{i=1}^{n-1} 2^{(2\sum_{j=1}^{i} l_{r_j})} \lambda_{r_i} + N.
\] (4.15)

Hence, the total in-band noise is increased by an additional factor,

\[
\sum_{i=1}^{n-1} 2^{(2\sum_{j=1}^{i} l_{r_j})} \lambda_{r_i}
\]

compared to that of prop-EFM\(_r\). However, the \(N_{r_1r_2 \ldots r}\) can be kept within the desired limit by carefully configuring the parameters like \(l_1, \ldots, l_n\) and \(r_1, \ldots, r_{n-1}\). The trade-off of the SNR against the parameters configurations have previously been reported in [94]. Thus, our contribution is the reduced hardware architecture, prop-EFM\(_{r_1}r_2 \ldots r_n\), as shown in Fig. 4.6.

Conclusively, the prop-EFM\(_{r_1}r_2 \ldots r\) has a reduced-hardware complexity compared to prop-EFM\(_r\) due to the fact that only \(l_{r_n}\) number of error bits are processed through the \(r\)th order loop filter. Furthermore, its hardware is significantly less compared to the previously reported implementation (where the EFMs are cascaded, as in [94]) because only the loop filters are cascaded instead of whole EFM stages. The comparison is presented in [Paper D].

4.4 Conclusions

A method of reducing hardware of the multi-bit error-feedback ΔΣ modulator of arbitrary order has been presented. The method has utilized the bus-splitter and the binary-to-unitary decoder. A modified lower hardware implementation of the loop filter has also been presented by following the proposed strategy.

Another method of reducing the hardware further has also been reported. The error signal has been split and applied to multiple loop filters. The reduction in the input bits to the highest order loop filter decreases the overall hardware of the modulation system. The hardware reduction using multiple loop filters comes at a cost of additional in-band noise.
Chapter 5

Comparison of Hardware, Power and Speed

5.1 Introduction

In this chapter, the hardware reduction methods that have been presented in the previous chapter, are evaluated by examples. Two five-bit modulation systems, the EFM4 (single-stage error-feedback modulator of order four) and the EFM24 (a cascade of second- and fourth-order error-feedback modulators), were described in VHDL using the conventional and the proposed approaches. The designs were realized with the loop filters given in (3.14).

In order to obtain the hardware estimates, the designs were synthesized using Synopsys Design Compiler under different delay constraints, in steps of 0.05 GHz, in a 65-nm standard cell library from ST Microelectronics. The best cases were selected for presentation after performing more than 50 synthesize runs using random seeds for each delay constraint. Dynamic power consumption was obtained after back-annotating the switching activities for a total of $2^{16}$ uniformly distributed random input samples. The input bus for all of the designs was 17-bit.

5.2 Single-stage Error-feedback Modulators

According to sections 3.4 and 3.5 a 5-bit full-scale output can be obtained by either of the first-, second-, third- or fourth-order EFM when configured according to $C_{II}$ or by fifth-order EFM when configured according to $C_I$ (the
configurations are explained in 3.5.2). Due to the fact that the low-OSR applications are targeted, the SNR of the designs for OSR values up to 64 are shown in Fig. 5.1 using (3.21). It can be observed that the fourth-order modulator (EFM4) produces best SNR as long as the OSR is less than 45 (the value can also be calculated from (14) after substituting $\delta = 1$ and $y = 5$.) Thus, we chose to realize the 5-bit EFM4 for the OSR values less than 45. The transfer-function of the loop filter of the EFM4 can be obtained by (3.14) is

$$H_4(z) = 4z^{-1} - 6z^{-2} + 4z^{-3} + z^{-4}.$$

The $Q$ for this loop filter can be represented with 4-bits since the range of $Q$ is $\{-7, 7\}$ according to (3.11). In order to produce a 5-bit output of range $\{-15, 15\}$, four MSBs should be split from the input to $M$ according to (3.18) and (3.19).

A multiplier-less implementation of conv-EFM4 is shown in Fig. 5.2a. The $P$ is obtained after implementing the loop filter with four adders as

$$P(z) = E(z) H_4(z) = 4(E_{z-1} + E_{z-3}) + 2(E_{z-2} + E_{z-2}) + 1 + E_{z-4} + 1,$$

where $E_{z-i} = E(z) z^{-i}$ and every subtraction is implemented using an addition, e.g., $A - B$ is transformed into $A + \overline{B} + 1$ where $\overline{B}$ represents bit reversal.

Figure 5.1: Signal-to-noise ratio of conv-EFMs of order from one to five over low OSR (oversampling ratio) values.
5.2. Single-stage Error-feedback Modulators

Figure 5.2: Implementation details of fourth-order single-stage EFM (a) The schematic of conv-EFM4 (conventional architecture, according to Fig. 3.3). (b) The schematic of prop-EFM4 (proposed architecture, according to Fig. 4.4).
Figure 5.3: Area for the conventional and the proposed architectures of single-stage EFM of order four over sampling frequency.

In the modified design (prop-EFM4) shown in Fig. 5.2b, the add-2 is removed, the combinatorial circuitry is split and the $Q$-producing circuitry is removed using the DEC-30 by following the procedure given in Section 4.2 and [Paper C]. The DEC-30 is replaced with four sub-decoders. In the prop-EFM4, the output is represented by unitary decoded signals $M_u$, $c$ and $K$. The $M_u$ is the decoded signal of the 4 MSBs of the input. The $c$ is the carry-out of the add-1 and the $K$ is obtained by joining the branches from the decoders and the carry-outs from the adders within the modified implementation of the loop filter. The word length of the $K$ is given, according to (4.3), as $v_4 = 14$. The modified circuitry of the loop filter is labeled as $D_4$ where the $k_1^a$ and $k_2^a$ are the unitary weighted signals.

The resulting area and the dynamic power consumption are shown Fig. 5.3 and 5.4, respectively. The results show that the proposed approach saves more than 26% of the area for the best case at a common operating frequency. The power consumption follows the same trend, with the prop-EFM4 always producing better results, this time with savings of more than 33%. The static power consumption, not shown, is in the range of just below 2% up to almost 3% of the dynamic power consumption for all the designs, and, hence, does not alter the conclusions. For the prop-EFM4, the maximal clock frequency is increased from 1.15 to 1.25 GHz.
5.3 Cascaded Error-feedback Modulators

In this section, an implementation of a 5-bit cascaded fourth-order error-feedback modulator is presented. According to the procedure described in section 4.3, the modulator can cascade any combination of the loop filters from \( D_1 \) to \( D_4 \), as shown in Fig. 4.6, as long as the order of every of the preceding is lower than all of the following loop filters. The implementation of one of these combinations: a cascade of the \( D_2 \) (second-order loop filter) and \( D_4 \) (fourth-order loop filter), termed as prop-EFM24, is presented here. For the other combinations the reader is referred to [Paper D].

The architecture of the prop-EFM24 is shown in Fig. 5.5. The \( E \) is split into \( E_2 \) and \( E_4 \) of word lengths \( l_2 \) and \( l_4 \), and applied to the \( D_2 \) and the \( D_4 \), respectively. The values of \( l_2 \) and \( l_4 \) has been calculated using (27) and shown against the OSRs in Table. 5.1. For these values, the prop-EFM24 produces a less than 1 dB deviated SNR from that of the prop-EFM4 shown in Fig. 5.1. The procedure to obtain \( D_2 \) from the conventional implementation of the \( H_2 \) is shown in Fig. 5.6. The only adder in Fig. 5.6a is split, then the \( Q_2 \) producing part is removed and the unitary weighted \( K_2 \) is taken to the output. The \( K_2 \) is applied to \( D_4 \), by using \( k_1^1 = k_2^1 \) and \( k_2^2 = k_2^2 \), where the architecture of \( D_4 \) is already shown in Fig. 5.2b. The output is represented with the \( M_u \), \( c \) and the \( K_4 \), and its range is not different than that of the prop-EFM4, i.e., \( \{0, 14\} \).

Figure 5.4: Dynamic power for the conventional and the proposed architectures of single-stage EFM of order four over sampling frequency.

\[
\begin{array}{cccccccc}
0 & 0.8 & 0.85 & 0.9 & 0.95 & 1 & 1.05 & 1.1 & 1.15 & 1.2 & 1.25 \\
\hline
0 & 500 & 1000 & 1500 & 2000 & 2500 & 3000 & 3500 \\
\end{array}
\]

Power consumption [\( \mu \)W]
Figure 5.5: The schematic of prop-EFM24 (proposed architecture of the EFM where a second- and a fourth-order loop filters are cascaded).

Figure 5.6: Block $D_2$ is obtained as the modified implementation of the $H_2$. 
Table 5.1: The split configurations of the prop-EFM24 with less than 1 decibel additional in-band noise compared to that of EFM4 \((l = 13)\) for various OSR values.

| OSR | 32 | 16 | 8 | 4 |
|-----|----|----|---|---|
| prop-EFM24 \((l_2, l_4)\) | (5, 8) | (7, 6) | (9, 4) | (11, 2) |

The trade-offs between, the area, the dynamic power, the sampling frequency and the OSR for the prop-EFM24 are shown in Figures 5.7 and 5.8. The hardware cost increases with the increase in sampling frequency or the OSR. The designs with lowest OSR values allow the highest sampling frequencies, for instance, with OSR values of 4 and 8 the prop-EFM24 is operated at sampling frequency as high as 1.75 GHz.

It was shown in the previous section that the conv-EFM4 can be operated at a maximum sampling frequency of 1.15 GHz. At this sampling frequency, the prop-EFM4 implementation saves an area and power of 23.5% and 28.6%, respectively compared to the conv-EFM4. At the same sampling frequency, the prop-EFM24 saves even more as shown in Table 5.2. The highest area and power savings of 76.2% and 81%, respectively, are obtained at OSR of 4. The static power consumption of all of the designs is less than 2%, thus, do not change the conclusions.

5.4 Conclusions

In this chapter, we have presented the results of single-stage error-feedback \(\Delta\Sigma\) modulators after implementing these using the conventional and proposed approaches. The proposed methods save up to 23% of area and 28% of dynamic power consumption.

We have also presented the results of the proposed error-feedback modulators consisting of two loop filters in cascade. A reduction in area and power consumption up to 76% and 81%, respectively, is observed as compared to the conventional realization of the single-stage error-feedback modulator at the cost of about 1.5 dB additional in-band noise.
Chapter 5. Comparison of Hardware, Power and Speed

Figure 5.7: Area of the prop-EFM24 over sampling frequency for various OSR values.

Figure 5.8: Dynamic power of the prop-EFM24 over sampling frequency for various OSR values.
Table 5.2: Savings of the area and the dynamic power consumption in the prop-EFM4 and prop-EFM24 compared to those of conv-EFM4 at the sampling frequency of 1.15 GHz.

| Design       | OSR | Results | Savings from (a) |
|--------------|-----|---------|------------------|
|              |     | Area $[\mu m]^2$ | Power $[\mu W]$ | Area [%] | Power [%] |
| (a) conv-EFM4 | {4, ..., 32} | 3485 | 3410 | -  | -  |
| prop-EFM4     | {4, ..., 32} | 2666 | 2433 | 23.5 | 28.6 |
|               | 32  | 1263 | 1103 | 63.7 | 67.6 |
| prop-EFM24    | 16  | 1035 | 878  | 70.3 | 74.2 |
|               | 8   | 882  | 713  | 74.6 | 79  |
|               | 4   | 826  | 645  | 76.2 | 81  |

Furthermore, by trading the area and the power consumption against the sampling frequency of the designs, the proposed designs are found to be faster compared to the conventional design. The savings are presented in the form of silicon area, dynamic power consumption and sampling frequency.
In this chapter, the work presented in this thesis is concluded and the future extensions are identified.

6.1 Conclusions

For the targeted applications, low power and high-speed digital $\Delta\Sigma$ modulators were required. In order to meet the demands, a number of hardware reduction methods have been presented. The techniques have been described in the form of mathematical expressions and architectural modification procedures. In short, the presented expressions have discussed the principle of scaling the input to multi-bit error-feedback $\Delta\Sigma$ modulators (EFM) of arbitrary order which does not only remove the over-design but also guarantees stable operation. The configurations of the modulator parameters that produce the maximum signal-to-noise ratio, have also been derived from the expressions.

By applying the devised modification method, the non-critical circuitry in the single and the cascaded EFM has been removed. The mathematical expressions of the signal ranges have been used such that the hardware can be designed to avoid the possibilities of overflows. The resulting designs not only consume less dynamic power but also operate at higher speeds compared to conventional designs.

The proposed methods have been evaluated by implementing a number of design examples. The area, dynamic power consumption and the highest operable sampling frequency of a conventional EFM have been considered as reference for
comparisons. The modified architectures when implemented using the proposed approaches provide significant savings compared to the reference values.

The highest operating speeds have been established by synthesizing the design configurations against several delay constraints. Across each of the delay constraints, a number of synthesize runs were performed to search the best cases. The area numbers were obtained for the placed and routed designs in CMOS 65-nm process using standard components provided by the foundry. In order to obtain the dynamic power consumption, the switching activity for $2^{16}$ simulation points, were back annotated.

### 6.2 Future Extensions

As a result of the hardware reduction methods adopted in this work, the modulators output are represented with multiple binary weighted signals. The requirements on the design of the signal processing blocks which would be placed after such a modulator, could be unconventional. In this regard, the suggestions are presented as follows:

In order to generate unitary-weighted control signals to access a unit element based DAC, the proposed designs require the modified binary-to-unitary decoding strategies. One possible way is to divide the conventional single large decoder into a number of small sub-decoders. This needs further investigation since the modifications may produce different patterns of the unitary codes.

Furthermore, usually, a matching network is required, in order to remove the non-linearity of a multi-bit DAC. In order to obtain linearity of the DAC, the proposed designs may put tighter requirements on the construction of the matching network mainly due to the multiple branches at the output. The trade-off relating to the over-all power consumption, complexities, speed etc., of the digital blocks: $\Delta \Sigma$, decoders and the matching network, could be another research direction.

The binary-weighted or segmented DACs can also be used with the proposed $\Delta \Sigma$ designs although the unit element based DACs have been our main focus in this thesis. Due to the fact that the output of the modulator does not require relative scaling within its branches, it provides a natural segmentation strategy for the DAC. The elements of each DAC segment could be matched by the sub dynamic element matching block. It is a vast research subject itself, however, some conservative investigations may lead to the solutions compatible to the proposed $\Delta \Sigma$ modulator designs.
References

[1] S. M. E. M. Deloraine and B. Derjavitch, “Methode et système de transmission par impulsions,” French Patent 932 140, August, 1946.

[2] ———, “Communication system utilizing constant amplitude pulses of opposite polarities,” US Patent 2 629 857, February 24, 1953. [Online]. Available: http://www.google.com/patents/US2629857

[3] F. de Jager, “Delta modulation—a method of PCM transmission using a 1-unit code,” Philips Research, vol. 7, pp. 442–466, 1952.

[4] V. de Weg H., “Quantizing noise of a single integration delta modulation system with an n-digit code,” Philips Research Report, vol. 8, pp. 367–385, 1953.

[5] C. Cutler, “Differential quantization of communication signals,” US Patent 2,605,361, July 29, 1952. [Online]. Available: http://www.google.com/patents/US2605361

[6] H. Inose, Y. Yasuda, and J. Murakami, “A telemetering system by code modulation - Δ-Σ modulation,” IRE Trans. Space Electron. Telemetry, vol. SET-8, no. 3, pp. 204–209, Sept. 1962.

[7] H. Inose and Y. Yasuda, “A unity bit coding method by negative feedback,” Proceedings of the IEEE, vol. 51, no. 11, pp. 1524–1535, Nov 1963.

[8] C. Cutler, “Transmission systems employing quantization,” US Patent 2 927 962, March 8, 1960. [Online]. Available: http://www.google.com/patents/US2927962

[9] D. J. Goodman, “The application of delta modulation to analog-to-PCM encoding,” Bell System Technical Journal, vol. 48, no. 2, pp. 321–343, February 1969.

[10] J. Candy, “A use of limit cycle oscillations to obtain robust analog-to-digital converters,” Communications, IEEE Transactions on, vol. 22, no. 3, pp. 298–305, Mar 1974.

[11] B. Agrawal and K. Shenol, “Digital to analog converter employing sigma-delta modulation for use in telephone systems,” US Patent 4,528,551, Jul 9, 1982. [Online]. Available: http://www.google.com/patents/US4528551
[12] G. R. Ritchie, J. Candy, and W. Ninke, “Interpolative digital-to-analog converters,” Communications, IEEE Transactions on, vol. 22, no. 11, pp. 1797–1809, Nov 1974.

[13] H. Musmann and W. Korte, “Generalized interpolative method for digital/analog conversion of PCM signals,” US Patent 4,467,316, Aug 21, 1984. [Online]. Available: http://www.google.com/patents/US4467316

[14] J. C. Candy, “Higher order interpolation for digital-to-analog conversion,” US Patent 4,593,271, Jan 16, 1986. [Online]. Available: http://www.google.com/patents/US4593271

[15] K. Uchimura, T. Hayashi, T. Kimura, and A. Iwata, “VLSI- A to D and D to A converters with multi-stage noise shaping modulators,” in Acoustics, Speech, and Signal Processing, IEEE International Conference on, vol. 11, Apr 1986, pp. 1545–1548.

[16] P. Naus, E. Dijkmans, E. Stikvoort, D. Holland, and W. Bradinal, “A CMOS stereo 16-bit D/A converter for digital audio,” IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 390–395, Jun 1987.

[17] L. Carley and J. Kenney, “A 16-bit 4’th order noise-shaping D/A converter,” in Custom Integrated Circuits Conference, Proceedings of the IEEE 1988, May 1988, pp. 21.7/1–21.7/4.

[18] D. Kim, J. Park, S. Kim, D.-K. Jeong, and W. Kim, “A single chip ΔΣ ADC with a built-in variable gain stage and DAC with a charge integrating subconverter for a 5 V 9600-b/s modem,” IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 940–943, Aug 1995.

[19] P. Maulik, N. van Bavel, K. Albright, and X.-M. Gong, “An analog/digital interface for cellular telephony,” IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 201–209, Mar 1995.

[20] P. Ju, K. Suyama, J. Ferguson, P.F., and W. Lee, “A 22-kHz multibit switched-capacitor sigma-delta D/A converter with 92 dB dynamic range,” IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1316–1325, Dec 1995.

[21] T. Kwan, R. Adams, and R. Libert, “A stereo multibit Σ∆ DAC with asynchronous master-clock interface,” IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1881–1887, Dec 1996.
[22] T. Hamasaki, Y. Shinohara, H. Terasawa, K. Ochiai, M. Hiraoka, and H. Kanayama, “A 3-V, 2%-mW multibit current-mode ΣΔ DAC with 100 dB dynamic range,” *IEEE J. Solid-State Circuits*, vol. 31, no. 12, pp. 1888–1894, Dec 1996.

[23] S. R. Norsworthy, R. Schreier, and G. C. Temes, *Delta-Sigma Data Converters: Theory, Design, and Simulation*. New York: Wiley-IEEE Press, 1996.

[24] D. Senderowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri, and C. Dallavalle, “Low-voltage double-sampled ΣΔ converters,” *IEEE J. Solid-State Circuits*, vol. 32, no. 12, pp. 1907–1919, Dec 1997.

[25] I. Fujimori and T. Sugimoto, “A 1.5 V, 4.1 mW dual-channel audio delta-sigma D/A converter,” *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1863–1870, Dec 1998.

[26] I. Fujimori, A. Nogi, and T. Sugimoto, “A multibit delta-sigma audio DAC with 120-dB dynamic range,” *IEEE J. Solid-State Circuits*, vol. 35, no. 8, pp. 1066–1073, Aug 2000.

[27] R. Schreier and G. C. Temes, *Understanding Delta-Sigma Data Converters*. Wiley-IEEE Press, 2004.

[28] S. Luschas, R. Schreier, and H.-S. Lee, “Radio frequency digital-to-analog converter,” *IEEE J. Solid-State Circuits*, vol. 39, no. 9, pp. 1462–1467, Sept 2004.

[29] V. Colonna, M. Annovazzi, G. Boarin, G. Gandolfi, F. Stefani, and A. Baschirotto, “A 0.22-mm$^2$ 7.25-mW per-channel audio stereo-DAC with 97-dB DR and 39-dB SNR$_{out}$,” *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1491–1498, July 2005.

[30] A. Lin, D. Su, R. Hester, and B. Wooley, “A CMOS oversampled DAC with multi-bit semi-digital filtering and boosted subcarrier SNR for ADSL central office modems,” *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 868–875, April 2006.

[31] S. Kim, N. Cho, S.-J. Song, and H.-J. Yoo, “A 0.9 v 96 µW fully operational digital hearing aid chip,” *IEEE J. Solid-State Circuits*, vol. 42, no. 11, pp. 2432–2440, Nov 2007.
[32] K. Lee, Q. Meng, T. Sugimoto, K. Hamashita, K. Takasuka, S. Takeuchi, U.-K. Moon, and G. Temes, “A 0.8 V, 2.6 mW, 88 dB dual-channel audio delta-sigma D/A converter with headphone driver,” IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 916–927, March 2009.

[33] L. Risbo, R. Hezar, B. Kelleci, H. Kiper, and M. Fares, “Digital approaches to ISI-mitigation in high-resolution oversampled multi-level D/A converters,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2892–2903, Dec 2011.

[34] J. Noh, D. Lee, J.-G. Jo, and C. Yoo, “A class-D amplifier with pulse code modulated (PCM) digital input for digital hearing aid,” IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 465–472, Feb 2013.

[35] F. Colodro, A. Torralba, and J. Mora, “Digital noise-shaping of residues in dual-quantization sigma-delta modulators,” IEEE Trans. Circuits Syst. I, vol. 51, no. 2, pp. 225–232, Feb 2004.

[36] J. Yu and F. Maloberti, “A low-power multi-bit ΣΔ modulator in 90-nm digital CMOS without DEM,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2428–2436, Dec 2005.

[37] Y. Cheng, C. Petrie, B. Nordick, D. Comer, and D. Comer, “Multibit delta-sigma modulator with two-step quantization and segmented DAC,” IEEE Trans. Circuits Syst. II, vol. 53, no. 9, pp. 848–852, Sept 2006.

[38] H. Pakniat and M. Yavari, “A ΣΔ-FIR-DAC for multi-bit ΣΔ modulators,” IEEE Trans. Circuits Syst. I, vol. 60, no. 9, pp. 2321–2332, Sept 2013.

[39] A. Fahim and M. Elmasry, “A wideband sigma-delta phase-locked-loop modulator for wireless applications,” IEEE Trans. Circuits Syst. II, vol. 50, no. 2, pp. 53–62, Feb 2003.

[40] B. Bornoosh, A. Afzali-Kusha, R. Dehghani, M. Mehrara, S. Atarodi, and M. Nourani, “Reduced complexity 1-bit high-order digital delta-sigma modulator for low-voltage fractional-N frequency synthesis applications,” Circuits, Devices and Systems, IEE Proceedings, vol. 152, no. 5, pp. 471–477, Oct 2005.
[41] M. Gupta and B.-S. Song, “A 1.8-GHz spur-cancelled fractional-N frequency synthesizer with LMS-based DAC gain calibration,” *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2842–2851, Dec 2006.

[42] F. Dai, W. Ni, S. Yin, and R. Jaeger, “A direct digital frequency synthesizer with fourth-order phase domain ΔΣ noise shaper and 12-bit current-steering DAC,” *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 839–350, April 2006.

[43] M. Ferriss and M. Flynn, “A 14 mW fractional-N PLL modulator with a digital phase detector and frequency switching scheme,” *IEEE J. Solid-State Circuits*, vol. 43, no. 11, pp. 2464–2471, Nov 2008.

[44] C.-M. Hsu, M. Straayer, and M. Perrott, “A low-noise wide-BW 3.6-GHz digital ΔΣ fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation,” *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2776–2786, Dec 2008.

[45] H. Hedayati, W. Khalil, and B. Bakkaloglu, “A 1 MHz bandwidth, 6 GHz 0.18 μm CMOS type-i ΔΣ fractional-N synthesizer for WiMAX applications,” *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3244–3252, Dec 2009.

[46] Y.-D. Wu, C.-M. Lai, C.-C. Lee, and P.-C. Huang, “A quantization error minimization method using DDS-DAC for wideband fractional-N frequency synthesizer,” *IEEE J. Solid-State Circuits*, vol. 45, no. 11, pp. 2283–2291, Nov 2010.

[47] A. Elshazly, R. Inti, W. Yin, B. Young, and P. Hanumolu, “A 0.4-to-3 GHz digital PLL with PVT insensitive supply noise cancellation using deterministic background calibration,” *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2759–2771, Dec 2011.

[48] I. Syllaios and P. Balsara, “Linear time-variant modeling and analysis of all-digital phase-locked loops,” *IEEE Trans. Circuits Syst. I*, vol. 59, no. 11, pp. 2495–2506, Nov 2012.

[49] A. Elshazly, R. Inti, B. Young, and P. Hanumolu, “Clock multiplication techniques using digital multiplying delay-locked loops,” *IEEE J. Solid-State Circuits*, vol. 48, no. 6, pp. 1416–1428, June 2013.
[50] R. Staszewski, D. Leipold, K. Muhammad, and P. Balsara, “Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process,” IEEE Trans. Circuits Syst. II, vol. 50, no. 11, pp. 815–828, Nov 2003.

[51] T. Kaplan, J. Jensen, C. Fields, and M.-C. Chang, “A 2-GS/s 3-bit ΔΣ-modulated DAC with tunable bandpass mismatch shaping,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 603–610, March 2005.

[52] C.-M. Hung, R. Staszewski, N. Barton, M.-C. Lee, and D. Leipold, “A digitally controlled oscillator system for SAW-less transmitters in cellular handsets,” IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1160–1170, May 2006.

[53] P. Madoglio, M. Zanuso, S. Levantino, C. Samori, and A. Lacaita, “Quantization effects in all-digital phase-locked loops,” IEEE Trans. Circuits Syst. II, vol. 54, no. 12, pp. 1120–1124, Dec 2007.

[54] J. Tierno, A. Rylyakov, and D. Friedman, “A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI,” IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 42–51, Jan 2008.

[55] W. Yin, R. Inti, A. Elshazly, B. Young, and P. Hanumolu, “A 0.7-to-3.5 GHz 0.6-to-2.8 mW highly digital phase-locked loop with bandwidth tracking,” IEEE J. Solid-State Circuits, vol. 46, no. 8, pp. 1870–1880, Aug 2011.

[56] Y. Ho, Y.-S. Yang, C. Chang, and C. Su, “A near-threshold 480 mhz 78 µW all-digital PLL with a bootstrapped DCO,” IEEE J. Solid-State Circuits, vol. 48, no. 11, pp. 2805–2814, Nov 2013.

[57] K. Nguyen, R. Adams, and K. Sweetland, “A 113 dB SNR oversampling sigma-delta DAC for CD/DVD application,” IEEE Trans. Consumer Electron., vol. 44, no. 3, pp. 1019–1023, Aug. 1998.

[58] K. Nguyen, A. Bandyopadhyay, B. Adams, K. Sweetland, and P. Baginski, “A 108 dB SNR, 1.1 mW oversampling audio DAC with a three-level DEM technique,” IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2592–2600, Dec 2008.
[59] R. Feger, C. Pfeffer, and A. Stelzer, “A frequency-division MIMO FMCW radar system using delta-sigma-based transmitters,” in *Microwave Symposium (IMS), 2014 IEEE MTT-S International*, June 2014, pp. 1–4.

[60] K. Nguyen, R. Adams, K. Sweetland, and H. Chen, “A 106-db SNR hybrid oversampling analog-to-digital converter for digital audio,” *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2408–2415, Dec 2005.

[61] L. Dorrer, F. Kuttner, A. Santner, C. Kropf, T. Hartig, P. Torta, and P. Greco, “A 2.2mW, continuous-time Sigma-Delta ADC for voice coding with 95 dB dynamic range in a 65nm CMOS process,” in *Solid-State Circuits Conference, 2006. Proceedings of the 32nd European*, Sept 2006, pp. 195–198.

[62] L. Dorrer, F. Kuttner, A. Santner, C. Kropf, T. Puaschitz, T. Hartig, and M. Punzenberger, “A continuous time ΔΣ ADC for voice coding with 92dB DR in 45nm CMOS,” in *Solid-State Circuits Conference, 2008. Digest of Technical Papers. IEEE International*, Feb 2008, pp. 502–503.

[63] L. Breems and J. Huijsing, *Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers*. Springer, 2001, vol. 634.

[64] I. Galton, “Delta-sigma data conversion in wireless transceivers,” *Microwave Theory and Techniques, IEEE Transactions on*, vol. 50, no. 1, pp. 302–315, Jan 2002.

[65] G. Raghavan, J. Jensen, J. Laskowski, M. Kardos, M. Case, M. Sokolich, and I. Thomas, S., “Architecture, design, and test of continuous-time tunable intermediate-frequency bandpass delta-sigma modulators,” *IEEE J. Solid-State Circuits*, vol. 36, no. 1, pp. 5–13, Jan 2001.

[66] C. Hammerschmidt. (2008, Jan) National semi to commercialize sigma delta ADC. [Online]. Available: http://www.eetimes.com/electronics-news/4190836

[67] G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, “A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB,” *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2641–2649, Dec 2006.

[68] S. Paton, A. Di Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, and M. Clara, “A 70-mW 300-MHz CMOS continuous-time ΣΔ ADC
References

with 15-MHz bandwidth and 11 bits of resolution,” *IEEE J. Solid-State Circuits*, vol. 39, no. 7, pp. 1056–1063, 2004.

[69] R. Schreier, J. Lloyd, L. Singer, D. Paterson, M. Timko, M. Hensley, G. Patterson, K. Behel, and J. Zhou, “A 10-300-MHz IF-digitizing IC with 90-105-dB dynamic range and 15-333-kHz bandwidth,” *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1636–1644, Dec 2002.

[70] R. Schreier, N. Abaskharoun, H. Shibata, D. Paterson, S. Rose, I. Mehr, and Q. Luu, “A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz,” *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2632–2640, Dec 2006.

[71] L. Breems, R. Rutten, R. H. M. Van Veldhoven, and G. Van Der Weide, “A 56 mW continuous-time quadrature cascaded ΔΣ modulator with 77 dB DR in a near zero-IF 20 MHz band,” *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2696–2705, Dec 2007.

[72] P. Silva, L. Breems, K. A. A. Makinwa, R. Roovers, and J. Huijsing, “An IF-to-baseband ΔΣ modulator for AM/FM/ IBOC radio receivers with a 118 dB dynamic range,” *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 1076–1089, May 2007.

[73] M. Bolatkal, L. Breems, R. Rutten, and K. A. A. Makinwa, “A 4 GHz continuous-time ΔΣ ADC with 70 dB DR and 74 dBFS THD in 125 MHz BW,” *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2857–2868, Dec 2011.

[74] B. Thandri and J. Silva-Martinez, “A 63 dB SNR, 75-mW bandpass RF ΔΣ ADC at 950 MHz using 3.8-GHz clock in 0.25- μ SiGe BiCMOS technology,” *IEEE J. Solid-State Circuits*, vol. 42, no. 2, pp. 269–279, Feb 2007.

[75] W. Yang, W. Schofield, H. Shibata, S. Korrapati, A. Shaikh, N. Abaskharoun, and D. Ribner, “A 100 mW 10 MHz-BW CT ΔΣ modulator with 87 dB DR and 91 dBc IMD,” in *Solid-State Circuits Conference, 2008. Digest of Technical Papers. IEEE International*, Feb 2008.

[76] L. Carley, “A noise-shaping coder topology for 15+ bit converters,” *IEEE J. Solid-State Circuits*, vol. 24, no. 2, pp. 267–273, Apr 1989.
Chapter 6. Conclusions and Future Trends

[77] R. Schreier and B. Zhang, “Noise-shaped multibit D/A convertor employing unit elements,” vol. 31, no. 6, pp. 1712–1713, 28 1995.

[78] N. U. Andersson and J. J. Wikner, “A comparison of dynamic element matching in DACs,” in NORCHIP, 1999.

[79] N. Andersson and J. Wikner, “A strategy for implementing dynamic element matching in current-steering DACs,” in Mixed-Signal Design, 2000. Southwest Symposium on, 2000.

[80] D. Scholnik and J. Coleman, “Vector delta-sigma modulation with integral shaping of hardware-mismatch errors,” in IEEE Int. Symp. Circuits Syst., vol. 5, 2000, pp. 677–680.

[81] J. Welz and I. Galton, “Necessary and sufficient conditions for mismatch shaping in a general class of multibit DACs,” IEEE Trans. Circuits Syst. II, vol. 49, no. 12, pp. 748–759, Dec 2002.

[82] T. Ueno, A. Yasuda, T. Yamaji, and T. Itakura, “A fourth-order bandpass $\Delta – \Sigma$ modulator using second-order bandpass noise-shaping dynamic element matching,” IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 809–816, Jul 2002.

[83] T. Ido, S. Ishizuka, and T. Hamasaki, “A 106 dB audio digital-to-analog converter employing segment flipping technology combined with cascaded dynamic element matching,” in VLSI Circuits, 2005. Digest of Technical Papers. Symposium on, June 2005, pp. 174–175.

[84] A. Jerng and C. Sodini, “A wideband $\Delta \Sigma$ digital-RF modulator for high data rate transmitters,” IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1710–1722, Aug 2007.

[85] A. Pozsgay, T. Zounes, R. Hossain, M. Boulemnakher, V. Knopik, and S. Grange, “A fully digital 65nm CMOS transmitter for the 2.4-to-2.7GHz WiFi/WiMAX bands using 5.4GHz $\Delta \Sigma$ RF DACs,” Feb 2008, pp. 360–619.

[86] C.-H. Lin, F. van der Goes, J. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, and K. Bult, “A 12 bit 2.9 GS/s dac with IM3 < -60 dBc beyond 1 GHz in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3285,3293, Dec 2009.
[87] M. Aboudina and B. Razavi, “A new DAC mismatch shaping technique for sigma-delta modulators,” *IEEE Trans. Circuits Syst. II*, vol. 57, no. 12, pp. 966–970, Dec. 2010.

[88] N. Sun and P. Cao, “Low-complexity high-order vector-based mismatch shaping in multibit delta-sigma ADCs,” *IEEE Trans. Circuits Syst. II*, vol. 58, no. 12, pp. 872–876, 2011.

[89] N. Sun, “High-order mismatch-shaping in multibit DACs,” *IEEE Trans. Circuits Syst. II*, vol. 58, no. 6, pp. 346–350, June 2011.

[90] P. Smulders, “Exploiting the 60 GHz band for local wireless multimedia access: prospects and future directions,” *Communications Magazine, IEEE*, vol. 40, no. 1, pp. 140–147, Jan 2002.

[91] P. Smulders *et al.*, “60 GHz radio: prospects and future directions,” in *Proceedings Symposium IEEE Benelux Chapter on Communications and Vehicular Technology*, 2008.

[92] J. Pham and A. Carusone, “A time-interleaved ΔΣ-DAC architecture clocked at the Nyquist rate,” *IEEE Trans. Circuits Syst. II*, vol. 55, no. 9, pp. 858–862, 2008.

[93] A. Bhide, O. Najari, B. Mesgarzadeh, and A. Alvandpour, “An 8-GS/s 200-MHz bandwidth 68-mW ΔΣ DAC in 65-nm CMOS,” *IEEE Trans. Circuits Syst. II*, vol. 60, no. 7, pp. 387–391, July 2013.

[94] B. Fitzgibbon, M. Kennedy, and F. Maloberti, “Hardware reduction in digital delta-sigma modulators via bus-splitting and error masking – part II: Non-constant input,” *IEEE Trans. Circuits Syst. I*, vol. 59, no. 9, pp. 1980–1991, 2012.

[95] A. Kuckreja. (2012, May) Implementing a direct RF transmitter for wireless communications. Maxim Integrated Products, Inc. [Online]. Available: http://www.maximintegrated.com/en/app-notes/index.mvp/id/5317

[96] M. Gustavsson, J. J. Wikner, and N. Tan, *CMOS Data Converters for Communications*. Springer, 2000.

[97] S. Sleiman and M. Ismail, “Multimode reconfigurable digital ΣΔ modulator architecture for fractional-N PLLs,” *IEEE Trans. Circuits Syst. II*, vol. 57, no. 8, pp. 592–596, 2010.
[98] J. Steensgaard-Madsen, “High-performance data converters,” Ph.D. dissertation, The Technical University of Denmark, 1999.

[99] R. Schreier and Y. Yang, “Stability tests for single-bit sigma-delta modulators with second-order FIR noise transfer functions,” in *IEEE Int. Symp. Circuits Syst.*, vol. 3, 1992, pp. 1316–1319.

[100] P. Kiss, J. Arias, D. Li, and V. Boccuzzi, “Stable high-order delta-sigma digital-to-analog converters,” *IEEE Trans. Circuits Syst. I*, vol. 51, no. 1, pp. 200–205, 2004.
Publications
Publications

The articles associated with this thesis have been removed for copyright reasons. For more details about these see:
http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-112897