Rubber-tip Design Improvement for Die Crack Elimination at Diebond Process

Rennier S. Rodriguez* and Frederick Ray I. Gomez

*New Product Development and Introduction, STMicroelectronics, Inc., Calamba City, Laguna, 4027, Philippines.

ABSTRACT

The paper focused on the elimination of die crack occurrence at the diebond process. Design of experiment (DOE) was done on the pick and place rubber-tip design and an improved design was finalized. The improved rubber-tip configuration with smaller vacuum design and full contact surface eventually resolved the die crack issues, improving the manufacturability of thin silicon die during diebond process. For future works, the configuration could be applied for packages with similar requirement.

Keywords: Diebond process; rubber-tip design; semiconductor; assembly.

1. INTRODUCTION

Rubber-tip material is an important tool for pick and place or diebond process as it is used to hold the ejected silicon die from the wafer tape or dicing tape prior transfer to a semiconductor carrier, either on substrate or lead frame.

A typical rubber-tip material is shown in Fig. 1. The material is integrated in the pneumatic controlled system inside the diebond equipment. A cycle of vacuum is supplied to the pick assembly when holding the ejected silicon die, and then deactivating the vacuum supply upon reaching the place position.
Thinning requirement on silicon die opens the window for the breakthrough of miniaturized integrated circuit assembly. However, there are different assembly challenges identified associated with the thinning requirement. This paper presents the effect of different rubber-tip or pick-up tool configuration on thin silicon die during diebond process. The quality of attached silicon die with reference to the condition of the rubber-tip design is also included in the discussion.

**Fig. 1. Typical rubber-tip material used in semiconductor manufacturing**

2. LITERATURE REVIEW

The typical assembly process flow of a semiconductor package is shown in Fig. 2. Diebond process is responsible for bonding or attaching the silicon die or dice into a semiconductor substrate or lead frame carrier. Worthy to note that assembly manufacturing process flow differs with the product and the die technology [1-3].

Pick and place sequence of a diebond machine depicted in Fig. 3 emphasizes on the synchronous upward movement of bond head and needle with regards to individually cut die. Individual dice were separated into the wafer tape by the ejection movement of needle against the vacuum hold wafer tape. Different studies in diebond process are discussed in [4-7]. With new and continuous technology trends and breakthroughs [7-9], challenges in semiconductor assembly manufacturing are inevitable.

3. METHODOLOGY

The contact surface of the rubber-tip material became the focus of the study due to its potential significance in the quality of bonded silicon die. Two different contact surface design of rubber-tip materials are evaluated in this experiment. The first tool shown in Fig. 4 has a larger vacuum hole design with relief type corner support.
The improved rubber-tip material given in Fig. 5 is with smaller vacuum hole design and full contact surface. Design of experiment (DOE) is done to measure each material according to its actual response in terms of picking and bonding capability.

4. RESULTS AND DISCUSSION

Two sets of experiment were performed for picking and bonding of dice, summarized in Table 1. Rubber-tip material with larger vacuum hole design is found in this experiment to fail at both pick and bonding requirements while a smaller vacuum design meets both criteria. However, a mis-picking of silicon die is encountered during the evaluation run but it was treated as a minor defect since it does not affect the functionality of the die.

The die crack defect occurrence on rubber-tip #1 is observed to be related in the alignment of the vacuum hole and ejector needle assembly in Fig. 6.

During pick sequence, the ejection of the needle is not supported proportionally by the vacuum design of rubber-tip #1 leading to induced deformation of the silicon die during the pick sequence. The deformation in silicon at die level is found to be the cause of die crack occurrence due to the locality of defect consistently propagating from the needle location. Moreover, the voids occurrence for rubber-tip #1 shown in Fig. 7 corresponded with the location of vacuum hole design of the material. The locality of the voids is evident on the middle area wherein a deformation in the silicon die take place. Note that criteria for assembly rejects and visual inspection are governed by internal specifications and work instruction documents [10-11].

Based on the x-ray photo comparison of the two rubber-tip materials, the bonding quality is better with the rubber-tip #2, with the reduced vacuum hole design and full contact surface.
Table 1. Evaluation result

| Trial            | Picking            | Bonding           |
|------------------|--------------------|-------------------|
| Rubber-tip # 1   | Failed             | Failed            |
|                  | Remarks: With occurrence of die crack | Remarks: With occurrence of voids |
| Larger vacuum hole design with relief type corner support |                     |                   |
| Rubber-tip # 2   | Marginal           | Passed            |
| Smaller vacuum hole design and full contact surface | Remarks: With occurrence of mis-picked die |                     |

![Fig. 7. X-ray photo comparison of two rubber-tip designs](image)

5. CONCLUSION AND RECOMMENDATIONS

The thinning of silicon die requires adjustment in the current design of rubber-tip material wherein the vacuum hole and effective contact surface should be balanced effectively. Decreasing the vacuum hole and increasing the contact surface of the pick-up tool material resolved the die crack assembly issues and improved the manufacturability of thin silicon die material during diebond process.

For future works and studies, the configuration could be considered as a reference in handling thin silicon die technology at diebond process. Discussions and learnings shared in [4-7] are helpful to improve the assembly processes particularly the die attach process.

DISCLAIMER

The products used for this research are commonly and predominantly use products in our area of research and country. There is absolutely no conflict of interest between the authors and producers of the products because we do not intend to use these products as an avenue for any litigation but for the advancement of knowledge. Also, the research was not funded by the producing company rather it was funded by personal efforts of the authors.

ACKNOWLEDGEMENTS

The authors would like to thank the New Product Development & Introduction (NPD-I) team and the Management Team for the great support.

COMPETING INTERESTS

Authors have declared that no competing interests exist.

REFERENCES

1. May GS, Spanos CJ. Fundamentals of semiconductor manufacturing and process control. 1st ed., Wiley-IEEE Press, USA; 2006.
2. Nenni D, McLellan P. Fabless: the transformation of the semiconductor industry. Create Space Independent Publishing Platform, USA; 2014.

3. Geng H. Semiconductor manufacturing handbook. 2nd ed., McGraw-Hill Education, USA; 2017.

4. Abdullah Z, Vigneswaran L, Ang A, Yuan GZ. Die attach capability on ultrathin wafer thickness for power semiconductor. 35th IEEE/CPMT International Electronics Manufacturing Technology Conference; 2012.

5. Kahler J, Heuck N, Stranz A, Waag A, Peiner E. Pick-and-place silver sintering die attach of small-area chips. IEEE Transactions on Components, Packaging and Manufacturing Technology. 2012;2(2).

6. Koepp R, Allen T, Fassett J, Teng A. Achieving high speed RFID die pick and place operation. 33rd IEEE/CPMT International Electronics Manufacturing Technology Conference; 2008.

7. Xian TS, Nanthakumar P. Dicing die attach challenges at multi die stack packages. 35th IEEE/CPMT International Electronics Manufacturing Technology Conference, Malaysia; 2012.

8. Tsukada Y, Kobayashi K, Nishimura H. Trend of semiconductor packaging, high density and low cost. 4th International Symposium on Electronic Materials and Packaging, Taiwan; 2002.

9. Liu Y, Irving S, Luk T, Kinzer D. Trends of power electronic packaging and modeling. 10th Electronics Packaging Technology Conference, Singapore; 2008.

10. STMicroelectronics. VMI criteria for qfn/lga packages. Rev. 14.0; 2017.

11. STMicroelectronics. Work instruction for die attach monitoring. Rev. 65.0; 2019.

© 2020 Rodriguez and Gomez; This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Peer-review history:
The peer review history for this paper can be accessed here:
http://www.sdiarticle4.com/review-history/55993