Boosting DNN Cold Inference on Devices
Rongjie Yi¹, Ting Cao², Ao Zhou¹, Xiao Ma¹, Shangguang Wang¹, Mengwei Xu¹
¹State Key Laboratory of Networking and Switching Technology, Beijing, China
²Microsoft Research
{yirongjie,aozhou,maxiaoa18,sgwang,mwx}@bupt.edu.cn
ting.cao@microsoft.com

ABSTRACT
DNNs are ubiquitous on edge devices nowadays. With its increasing importance and use cases, it’s not likely to pack all DNNs into device memory and expect that each inference has been warmed up. Therefore, cold inference, the process to read, initialize, and execute a DNN model, is becoming commonplace and its performance is urgently demanded to be optimized. To this end, we present NNV12, the first on-device inference engine optimizing cold inference. NNV12 is built atop three novel optimization knobs: selecting a proper kernel (i.e., operator implementation) for each DNN operator, bypassing the weights transformation process by caching the post-transformed weights on disk, and pipelined execution of many kernels on asymmetric processors. To tackle with the huge search space, NNV12 employs a heuristic-based scheme to obtain a near-optimal kernel scheduling plan. We fully implement a prototype of NNV12 and evaluate its performance across extensive experiments. It shows that NNV12 achieves up to 15.2× speedup compared to the state-of-the-art DNN engines on edge CPUs and 401.5× speedup on edge GPUs, respectively.

CCS CONCEPTS
• Human-centered computing → Ubiquitous and mobile computing systems and tools; • Computing methodologies → Machine learning.

KEYWORDS
DNN Cold Inference, Deep Learning Inference, Mobile Devices

1 INTRODUCTION
Deep Neural Networks (DNNs) have become indispensable for mobile applications [55, 70]. Pursuing low inference delay and data privacy, DNN deployment is shifting from large data centers to humble edge devices, e.g., smartphones, IoT, wearables, and autonomous vehicles [22]. Recent work [13, 63] show the number of DNN-embedded apps on Google Play was doubled from Fed. 2020 to Apr. 2021. Those apps have been downloaded by billions of times by users. In essence, almost every mobile app is becoming a DNN app.

Deploying DNNs on devices brings two challenges unpresented on datacenters. One is the tightly constrained hardware resources (memory, compute, energy, etc). In respond, our community has invested tremendous amount of researches on it [23, 34, 38, 56, 57, 59, 61, 62, 64, 67, 69, 72]. Especially, it’s necessary to obtain more accurate DNN inference results on devices with limited memory. The second one is the volatile, multi-tenant(app) runtime environment [23, 46], which fundamentally differs from datacenters who typically host a single DNN service on dedicated, highly scalable GPU clusters [71]. It’s inevitable to switch between multiple DNN inference on devices with limited memory. Those characteristics lead to a phenomenon that DNNs cannot always reside in device memory; consequently, the DNN inference often occurs in a cold manner, i.e., the device needs to load and initialize the model weights into memory before execution.

In general, on-device DNN cold inference could occur in both active and passive manners.

• Active cold inference happens per developers’ willingness. By design, developers often deliberately avoids a model residing in memory for a long time to reduce memory footprint. For example, certain mobile apps always re-launch DNNs that are infrequently used to reduce its memory usage and thus the probability being killed after moved to background. We observe many such cases from the Google Play apps: PDF scanner [4] and its optical character recognition (OCR) model; image editing and beauty camera apps [1, 5] and their many DNNs as image filters; etc. On intelligent IoTs like Home Hubs [2], cameras [66] and robots [18], DNNs multitasking imposes high pressure on memory as well. The common approach is to pack all DNNs into device memory through weights sharing [19, 21, 38, 39] to avoid cold inference. Those methods, however, are not scalable as with more DNNs the model accuracy drops significantly.

• Passive cold inference happens out of the control of developers. This is especially the case for smartphones, where the OS aggressively kills background apps (thus the DNNs) to reduce memory.
footprint [44, 47]. For instance, a study on 96 Android users show that the app cold launch probability is more than 40% under various background activity scheduling algorithms [37]. Even if memory permits, cold inference still occurs in abundant cases: mobile browsers need to relaunch a DNN whenever certain web pages are opened such as language translation [43]; a DNN-based software could crash and needs to fast re-launch such as in autonomous driving [60]; etc.

In either circumstance, DNN cold inference performance is crucial to user experience and application quality. Its importance is just the same as app launch speed [31, 68] or web page load time (PLT) [49, 58] – two well established and explored research domains by our community. For DNNs that execute in one shot, e.g., the PDF scanner and beauty cameras mentioned above, each inference is cold and its delay directly connects to the application performance. For continuous inference, the delay of the very first inference sometimes can not be simply amortized to the whole inference session. For instance, an auto-driving vehicle or robot need to cold-start an obstacle detection model fast to avoid accidents, either after the model is cleared from memory intentionally or the DL execution engine crashes unintentionally [60].

**Cold inference is poorly supported** Unfortunately, the state-of-the-art DNN engines including TFLite [10] and ncnn [8] are not ready to boost cold inference as fast as warm inference. As will be shown in §2, the cold inference latency of those engines is 1.5×–12.7× and 85.5×–443.5× slower than warm inference on embedded CPU and GPU, respectively. Taking a step closer, we find the major portions of cold inference include reading the weights from disk into memory (weights reading), converting raw weights into an execution-ready format (weights transformation), and the actual model execution, as shown in Figure 1. Those complicated operations distinguish cold inference from traditional warm inference and compromise or even fully invalidate existing techniques in optimizing the inference speed.

For the first time, we propose a system engine, namely NV12, which directly optimizes the DNN cold inference latency on edge devices. NV12 does not rely on any assumptions of model structures and incurs zero accuracy loss.

**Optimization knobs** (§3.1) We first thoroughly explore the design spaces of cold inference and identify three effective optimization knobs that are rarely touched on in previous literature. (1) The selection of kernel. DNN engines typically incorporate many different implementations for one single operator (namely kernel), e.g., 28 for convolution in ncnn. Those built-in kernels are to improve the inference speed under specific operator configurations, and the current kernel selection is purely based on warm inference speed. However, we observe that the fastest kernel in warm inference does not necessarily exhibit the best performance in cold inference, e.g., a winograd-based kernel [36] executes fast but spends much time in weights transformation. (2) Post-transformed weights caching. Weights transformation can be bypassed by storing the post-transformed weights on disk so they can be directly read and executed. However, the transformed weights might occupy more storage and incur higher I/O time. Reading raw or post-transformed weights opens tradeoff among disk I/O and computations. (3) The order of operator execution and core binding. The weights reading, transformation, and execution can be pipelined to reduce the blocking time of disk/memory I/O. The pipeline can also orchestrate with the asymmetric processor on edge devices, e.g., CPU/GPU and big.LITTLE core, which can hardly be fully utilized in executing DNNs sequentially.

**Formulation and challenges** (§3.2) The above optimizations need to be jointly considered because their impacts on cold inference are tightly coupled, e.g., choosing a different kernel could overturn an optimal pipeline strategy. To design a holistic and judicious cold inference scheme, we face two primary challenges. First, the search space is too large. We formulize the problem in combined kernel selection, transformation bypassing, and execution pipeline to obtain an optimal kernel scheduling plan. The problem turns out to be NP-hard. Second, the placement of different operations (reading, transformation, and execution) could interfere with each other due to the limited disk/memory I/O bandwidth, which further complicates the problem.

**A heuristic-based kernel scheduler** (§3.3) It is inspired by two observations. (1) There exists operation-processor affinity, e.g., the big vs. little core acceleration ratio is more significant for kernel execution than weights reading and transformation. Therefore, the kernel execution is always prioritized on the stronger processor. (2) Multithreading on multiple cores is more efficient on execution operation than others. Hence, we only multithread execution operation while scheduling other operations separately. It also exploits the opportunity that weights reading/transformation operations have fewer dependencies than execution, therefore can be easily scheduled individually.

Atop those heuristics, we design an intuitive yet effective kernel scheduling algorithm. Its key idea is to balance the workloads on different processors or cores to minimize the total running time. Meanwhile, during the decision making, NV12 keeps calibrating the per-operation performance through re-profiling for better scheduling planning. We then extend the above design to the GPU platform (§3.4) by introducing new GPU-specific operations into the scheduling pipeline and a shader caching technique. NV12 also incorporates a workload stealing technique to adapt to dynamic load that could share the hardware resources with cold inference. Furthermore, to ensure that the kernel selection for cold inference does not compromise the warm inference latency in continuous inference (§3.5), NV12 leverages the spare CPU time slots to switch the kernels.

We’ve implemented a prototype of NV12 atop ncnn that fully realizes the above techniques. We then perform extensive experiments to evaluate NV12’s performance through 12 typical DNN models and 4 devices including 2 smartphones (CPU) and 2 Jetson embedded devices (GPU). The results show that, on Meizu 16T CPU, NV12 can reduce the cold inference latency by 5.1×/9.5×/3.7× at average compared to ncnn, tflite, and AsyMo [56], respectively. On Jetson TX2 GPU, the improvement is even up to 58.2×/401.5× compared to ncnn and TensorFlow, respectively. NV12 also greatly reduces the energy consumption of cold inference. The ablation study further shows that each individual technique of NV12 contributes to significant improvements.

The major contributions of this work are:
We highlight the importance of NN cold inference and reveal the unsatisfactory support for cold inference quantitatively on the state-of-the-art DNN engines.

- We identify three optimization knobs that can effectively reduce the cold inference latency yet are underexplored in prior literature: kernel selection, weights transformation, bypassing, and pipelined inference.

- We propose a holistic framework NNV12 that judiciously considers the three above optimization knobs through a heuristic-based kernel scheduling.

- We implement a prototype of NNV12 and demonstrate its effectiveness through extensive experiments. The code is publicly available at https://github.com/UbiquitousLearning/NNV12.

2 UNDERSTANDING NN COLD START

Undoubtedly, AI models are going to be prevalent on edge devices. Given the large quantity, a considerable number of model invocations will be cold due to the memory bound, especially for those not frequently used. Indeed we have inspected a few Google Play apps. There are some concrete evidences: (1) The voice assistant such as Siri needs to process the received audio in a cold inference manner every time it is awakened. (2) PDF scanners [4] perform OCR in a cold inference manner. The application runs in a cold inference manner every time it scans images. (3) The beauty camera [1, 5] also employs cold inference. These applications load filters by cold inference when a new filter is selected to beautify a image.

We first perform a set of measurement studies to understand cold inference on edge devices. We use two typical devices: Google Pixel 5 smartphone with Kryo 475 CPU [7] and Jetson TX2 with NVIDIA Pascal GPU [3]. We experiment with 3 DNN models (MobileNetV2, ResNet-50) on 3 popular DL libraries: TFLite/TF/tfjs, ncnn [8], and MNN [30].

Figure 2 illustrates the performance gap between cold and warm inference on the above hardware and libraries. As observed, the gap is 1.5x×12.7x on CPU and 85.5x×433.5x on GPU. Concretely, the cold inference latency of ResNet-50 on Kryo 475 CPU takes at least 511.67 ms, while the warm inference only takes 141.56 ms. Such huge gap can inevitably hurt the user experience under scenarios as described in §1.

Cold inference breakdown We then investigate the cold inference process internally. While different DL libraries differ in implementation, conceptually their cold inference mainly includes the following stages:

- Memory allocation: requesting memory from OS to hold the weights and intermediate results during inference.

- Weights reading: reading the model weights from device storage into memory.

- Weights transformation: converting raw weights into the proper format to facilitate the inference. This process depends on the kernel implementation for each operator. For example, as shown in Figure 3, in a winograd-based convolution kernel [36], the weights will be transformed from size \((H, 3, 3, C)\) to \((8 \times 8 \times H \times 4, \frac{C}{4}, 1, 1)\).

- Model execution: the actual inference (forward) process by invoking each operator of the model.

- GPU preparation (only for GPU): setting up the GPU driver, creating data pipeline, compiling shader codes, etc.

Table 1 shows the breakdown of cold inference with ResNet-50. On both CPU and GPU, each stage except memory allocation contributes to a considerable portion of the slow cold inference. To obtain an acceptable cold inference latency, we need to optimize each of the above stages.

Opportunities Our design is inspired by two key observations. First, DNNs typically have a layer-by-layer computation pattern. As such, the system does not need to wait for the whole model to be loaded to begin the inference execution. Instead, the loading, transformation, and execution of different layers can be possibly pipelined. The concept of layer in DNNs also provides an easy-to-use basis to schedule the I/O, data-intensive, and computation-intensive stages in devices. Second, common DL libraries often provide multiple kernels (i.e., the concrete implementation of operators) for each operator. Those kernels provide a large room of trade-off in disk I/O, memory I/O, and computing.
3 NNV12 DESIGN

NNV12 is designed to enable fast NN cold inference on edge devices with the following principles:

- It shall sacrifice zero prediction accuracy.
- It shall require minimal additional efforts from developers.
- It builds atop DL kernels that are already existing in DL libraries.

Generating better-optimized kernels is not our contribution and is orthogonal to this work.

The workflow of NNV12 consists of two main stages as shown in Figure 4: offline decision generation and online cold inference runtime. The decision stage is to generate an optimal kernel scheduling plan for a huge design space as explored in §3.1. This stage runs fully automatically on device for one shot, e.g., when a model is fetched to the device, so the decision is optimized for different devices’ hardware capacity and requires no efforts from developers. NNV12 follows the generated plan to optimize the cold inference at runtime. From developers’ perspective, NNV12 is akin to traditional DL inference libraries in deployment.

3.1 Optimization Knobs

We first discuss the optimization knobs that can be explored: kernel selection, weights transformation bypassing, and inference pipeline. While being intuitive, those optimizations have been rarely touched in prior work.

3.1.1 Kernel selection. A DNN model can be represented as a directed data graph consisting of many operators. An operator describes how the input data is mapped to output data at a high level, while the kernels represent the different implementation of an operator.

One operator, many kernels. A key observation we make from existing DL libraries is that there are often multiple kernels implemented for one operator, especially those computation-intensive ones. For instance, as shown in Figure 5, ncnn implements 28 different kernels for convolutional operator.

There are three main reasons for such phenomenon. (1) Kernels can be better optimized with assumptions on the input/weights configurations, e.g., the convolution kernel size and input/output channel numbers. (2) The relative kernel performance relies on the specific hardware platforms. Therefore, developers write multiple kernels to obtain good performance on different platforms by

3.1.2 Bypassed weights transformation. As shown above, the weights transformation for certain kernels can be extremely costly, despite that the kernel executes quite fast. One possible method to avoid the heavy transformation while leveraging the kernel’s fast execution is to cache the transformed weights on disk, which can be directly loaded and executed.

By using this method, NNV12 will cache the post-transformation weights to disk during the decision stage shown in Figure 4, and load these cached weights from disk during the execution stage. This method eliminates the weights transformation time in cold inference, however, could also introduce additional disk storage and I/O.

Figure 4: The simplified workflow of NNV12.

Figure 5: The 28 kernels implemented by ncnn for convolution. On the top box, “A:B” indicates “B” is a kernel implementation and abbreviated as “A”. Within the tree structure, each node (as rectangle) contains the usable kernels for each situation. K/S indicate the convolutional kernel size and stride size. “I4O4” means the input and output channels are divisible by 4.

No silver-bullet kernel. The current kernel selection policy of popular DNN engines is hard-coded and only considers the warm inference speed. However, such selection may not be optimal for cold inference. Taking ncnn as an example, as we quantitatively show in Table 2, the default kernel used by ncnn for convolution operators with 4x input/output channel numbers and 3x3 convolution kernel size is a winograd-based implementation (3x3\text{-}\text{winograd}\text{-}pack4) because it achieves the fastest warm inference. Such a kernel, however, incurs a high time cost in weights transformation. Instead, a more generic sgemm-based implementation (sgemm\text{-}pack4) has less total time cost with simpler weights transformation.
As shown in the column "Read Cache" column of Table 2, the post-transformation weights often occupy more storage because the weights will be duplicated. In other words, caching post-transformation weights trades off disk read with memory-access-intensive weights transformation for a given kernel. From the perspective of a whole model’s cold inference that consists of many kernels, it opens rich trade-offs between the I/O and memory access.

### 3.1.3 Pipelined inference

Nowadays edge devices are typically equipped with multi-process/core architecture such as big.LITTLE CPU cores. To fully exploit those processors to boost cold inference, one might simply multithread the kernel preparation and execution, e.g., using many threads to read and transform the weights simultaneously. However, we observe the benefits from such multithreading are limited due to two reasons. First, weights reading and transformation stages are not bounded by the computation but disk I/O and memory I/O, respectively. Second, the asymmetric multithreading on edge devices makes it difficult to partition the DL workloads to fully utilize each processor’s capacity [56], therefore a straggler processor could significantly slow down the whole inference regarding the data flow dependency.

Instead of simply multithreading the kernels separately, we propose to pipeline them: overlap different kernels’ weights reading, transformation, and execution. This is based on a key opportunity that DNNs typically have a layer-by-layer computation pattern. As such, the system does not need to wait for the whole model to be loaded or all weights to be transformed to begin the kernel execution. Instead, the loading, transformation, and execution of different layers can be possibly pipelined.

The concept of the layer in DNNs also provides an easy-to-use basis to schedule the I/O, memory-intensive, and computation-intensive stages in devices.

| Kernels          | Cold Inference Time (ms) |  |
|------------------|--------------------------|--|  |
|                  | Read | Weights Trans. | Read | Cache | Execution |  |
| 3x3x1-winograd-pack4 | 0.70 | 38.23 | 5.23 | 2.98 |  |  |
| sgemm-pack4      | 0.70 | 2.21 | 0.70 | 8.14 |  |  |
| pack4            | 0.70 | 2.22 | 0.70 | 18.63 |  |  |
| 3x3x1-winograd   | 0.70 | 65.67 | 4.12 | 3.37 |  |  |
| general          | 0.70 | 0.00 | 0.70 | 8.01 |  |  |

Table 2: The weights transformation (on CPU little cores) and execution time (on CPU big cores) of different kernel alternatives for conv op (kernel size = 3, stride = 1, input/output size = 64/192). “Read Raw/Cache” is the I/O time of reading the weights w/o and with cache policy (i.e., pre-transformed).

### 3.2 Problem Formulation

#### The need for a kernel scheduler

To fully harness the optimization knobs introduced in §3.1, we need a global kernel scheduler to determine (i) which kernel to use for each operator; (ii) whether to load the raw weights or the cached post-transformed weights for each kernel; (iii) when and where to execute each operation. In this work, we use the term operation to indicate each stage of a kernel, e.g., its weights reading, transformation, and execution are three different operations. Apparently, those knobs need to be jointly considered as they inherently are coupled with each other.

**For instance**, choosing a different kernel could overturn an optimal pipeline strategy.

#### Formulation of the kernel scheduling problem

For simplicity, we first use big.LITTLE CPU architecture as the target scheduling platform to introduce our formulation and scheduling scheme. They can be easily extended to other heterogeneous processors, e.g., CPU + GPU as will be discussed later. The annotations used are summarized in Table 3. We use $f(i, j, t)$ to indicate operation $i$ executes on core $j$ at time $t$ (otherwise 0). Based on that, $S_{ij}$ and $E_i$ can be expressed by $f(i, j, t)$ in Equation (1). Here, $\eta_i$ means the set of cores where operation $i$ runs on.

\[ \eta_i = \{ j \mid \sum_{t} f(i, j, t) \geq 1 \} \]

\[ S_{ij} = \arg \min_{t} \{ f(i, j, t) = 1 \}, \quad j \in \eta_i \]

\[ E_i = \max \{ S_{ij} + T(f(i, j, t)) \}, \quad j \in \eta_i \]

Minimizing the cold-inference latency equals to minimizing the finishing time of the last execution operation $f_N$:

\[ \min_{E_N} \sum_{i \in \Theta} S_{ij} \geq E_{\alpha}, \quad \forall \alpha \in \Theta, \forall i, \forall j \]

\[ \sum_{i \in \eta} \sum_{j \in M_l} f(i, j, t) \leq \sum_{i \in \eta} \sum_{j \in M_b} f(i, j, t), \quad \forall \alpha \in \Theta, \forall i, \forall j \]

The solver is restricted by three conditions: (1) For each operation, its starting time is no earlier than the end time of its all precursor operations. We can build a dependency graph among the total $3 \times N$ operations in a DNN by integrating the original dependency of the model (among execution operations) and the read-transform-execution flow of every single kernel. (2) For each core, only one operation can run at a given timestamp; (3) At any time, the total number of cores being used should be no larger than $M_l + M_b$. **Challenges** Solving the above challenges faces the following primary challenges. First, according to Equation (1), $S_{ij}$ and $E_i$ are nonlinear functions of the optimization variables $f(i, j, t)$. Therefore it is Nonlinear Integer Programming, a classical NP-hard problem. Second, we observe that the execution time $T(f(i, j, t))$ can be interfered with by each other even though they run on different cores. This is mainly because the co-running operations reach the limit of disk and/or memory I/O speed. In summary, it’s not likely to obtain an optimal kernel scheduling plan directly.
Figure 6: The consumed time of different stages of cold start on different ARM core types and numbers.

3.3 A Heuristic-Based Kernel Scheduler

**Algorithm 1: Our kernel scheduler**

```plaintext
input : Number of little cores, M_l;
        Number of layers, N;
        Sets of candidate kernels’ combination, K;
        operations r_i, w_i, e_i (i ∈ {1, 2, ..., N}).
output : Combination of selected kernels, K_*;
        The list of operations running on little core j, Q_j (j ∈ {1, 2, ..., M_l});
        The list of operations running on big cores, Q_B.

1 Filter out the kernel candidates that exhibit no faster operation;
2 foreach combination k = (r_i, w_i, e_i > |i = 1, 2, ..., N|) (k ∈ K) do
3    Initialize Q_b: Insert the operations r_i, w_i and all e_i of k into the big cores sequentially, s = 2;
4    Initialize the execution time of the operations on core j: T_{Q_j} = 0, j ∈ {0, 1, ..., M_l};
5    Update the execution time of operation o on little cores l_i and big cores l_i^B;
6    while \[ \max_{1 ≤ i ≤ M_l} T_{Q_j} - T_{Q_b} \] < \[ e \] or \[ T_{Q_j} = 0 \], \( j \in \{0, 1, ..., M_l\} \) do
7        if \[ \max_{1 ≤ i ≤ M_l} T_{Q_j} > T_{Q_b} \] then
8            for i ← 0 to N do
9                if \( (t_i + t_i^B) + (l_i + l_i^B) < \max_{1 ≤ i ≤ M_l} T_{Q_j} - T_{Q_b} \) then
10                   Insert r_i, w_i into Q_b header, s := i;
11                   break;
12            Initialize Q_j (j = 1, ..., M_l): schedule r_i, w_i (i = s + 1, ..., N) to different little cores sequentially;
13        while \[ \max_{1 ≤ i ≤ M_l} T_{Q_j} - T_{Q_b} \] > \[ e \] do
14            \( j_{max} := \arg\max_{1 ≤ i ≤ M_l} T_{Q_j} \)
15            \( j_{min} := \arg\min_{1 ≤ i ≤ M_l} T_{Q_j} \)
16            Sort operations in Q_{max} descendingly according to the execution time as Q_{sort};
17            foreach operation (r, w) in Q_{sort} do
18                if \[ r_i + l_i < T_{Q_{max}} - T_{Q_{min}} \] then
19                    Move (r, w) from Q_{max} to Q_{min};
20                    Compute T_{Q_j} (j = 0, 1, ..., M_l);
21            Compute the completion time of kernel combination k, T_{k_cold}^h ;
22            K_* = \arg\min_k (T_{k_cold}^h)
```

**Heuristics** We design our kernel scheduling algorithm based on the following heuristics. First, for almost every DNN we have tested, the kernel execution is still the most time-consuming type of operation. The lower bound we can possibly achieve for cold inference latency is equal to the warm inference, which usually places all the execution operations on big cores with multithreading acceleration. Second, there exists operation-to-hardware affinity. As shown in Figure 6, the big core on Meizu 16T can reduce the execution time by 6\times compared to the little core, but can only reduce the weights reading and transformation by 2\times and 3.8\times, respectively. This is because weights reading and transformation are more likely to be bottlenecked by disk I/O and memory I/O instead of computing. Third, multithreading is more efficient for execution operation than others. Conceptually, every single operation can be multithreaded on multiple cores for acceleration. However, according to results in Figure 6, the speedup of multithreading on kernel execution can almost linearly scale with the number of cores, yet multithreading exhibits poor performance on weights reading and transformation. This is because multithreading is more friendly to computation-intensive operations as it incurs inter-cores synchronization overhead.

**Assumptions** Based on the above heuristics, we build our algorithm atop the following key assumptions.

- Each kernel’s execution operation always occupies all big cores and is executed sequentially.

This is based on our observation that executing execution operation on LITTLE cores can easily bottleneck the whole inference, leaving the big cores under-utilized. Meanwhile, multitasking many execution operations on big cores does not exhibit any improvement as the highly optimized DNN engine could already fully utilize the cores with execution operations. Figure 6 illustrates how kernel execution on big CPU cores achieves the lowest warm inference latency. This is critical to push the performance of cold inference to the limit of warm inference.

- Weights reading and transformation operations of the same operator are always bundled together (as a new preparation operation) and mostly placed on little cores without multithreading. The rationale is that the precursor operation of transformation operations is the weights reading operations of the same operator, which are both I/O intensive and have very few precursor operations (0 or 1) as compared to execution operation (at least 2), therefore can be easily pipelined. Since execution operation occupies all big cores, we can use many little cores to run those operations separately at the same time.

**Algorithm of kernel scheduling.** Our proposed algorithm (Algorithm 1) is composed of two layers. In the outer layer (line 2), we traverse to find the optimal kernel combination. A kernel combination refers to, for each operator, what kernel to use and whether to bypass the weights transformation. There are \( \prod_{i=1}^{N} (2 - c_i) \) such combinations, where \( c_i \) is the number of kernel candidates of \( i^{th} \) operator. Apparently, we do not need to iterate over all of them; instead, for each operator, we filter out the kernel candidates that exhibit no faster operation in either preparation or execution than any other candidate. After that, there are only 1–2 candidate kernels left for each operator as observed.

In the inner layer, we schedule given kernel combination to minimize the completion time of the last kernel. As each kernel’s execution operation always occupies all big cores, we further divide the task to: (1) balance the loads among the little cores to minimize the largest completion time on them; (2) balance the workloads between the little cores and large cores to minimize the completion time of big cores. In the algorithm, we use two loops to solve this problem. In the big-core loop (line 6-11), we determine which operations should be executed on big cores. The operations of the first kernel (to fast boot) and all the execution operations of the rest kernels...
should run on big cores (line 3). If the completion time of big cores ($T_{Q_b}$) is still less than the largest completion time of the little cores after moving one reading and transformation operation from little cores to big cores (line 9), the weights reading and transformation operation should be inserted to the big cores (line 10). In the little-core loop (line 13-20), the reading and transformation operations are scheduled among the little cores to balance the workloads. We initialize the operation lists of little cores (line 12) by sequentially scheduling the reading and transformation operations one by one to different little cores (as shown in Figure 7(b)). If the little core with the earliest completion time has the potential to accommodate the reading and transformation operations from the little core with the largest completion time (line 18), migrate the reading and transformation operations to balance the workloads (line 19).

An illustrative example is shown in Figure 7. Figure 7(a) corresponds to Line 3 in Algorithm (1), where we set the reading and transformation operations of layer 1 and all execution operations on big cores, while the other operations are placed on little core. Figure 7(b)–(e) and Figure 7(f)–(h) are two iterations of the big-core loop in Algorithm (1). Figure 7(b)–(e) are four iterations of the little-core loop.

Dealing with hardware dynamics NNV12 further introduces a workload stealing technique to adapt to hardware dynamics, e.g., cores occupied by other tasks/apps during inference. The key idea is that, once a core is shared by other workloads, the operations scheduled on it will run slower and some of them are better to be relocated to other cores. NNV12 determines such workload stealing on demand: when a busy core slows down the whole inference and another core becomes idle with no other operations to run, that idle core will steal the operations from the head of the job queue of the busy core and execute them accordingly. Such stealing could happen among multiple cores, as long as there are idle cores whose next operation has unfinished dependency.

### 3.4 Extending to CPU/GPU architecture

In the previous sections, we mainly introduce how NNV12 fits big.LITTLE CPU architecture. Conceptually, the above design can be easily extended into GPU platform by treating the GPU as the big core and CPU as little cores. Yet, the unique characteristics of GPUs require NNV12 to make further revisions and optimizations to achieve optimal performance.

Creating pipeline as another operation For each operator, in addition to the weights reading, transformation, and kernel execution on CPU, there is another operation in the cold inference namely creating pipeline [11]. Taking Vulkan as an instance, this step sets up a pipeline that describes the configurable state of the graphics card, like the viewport size and depth buffer operation. It is usually implemented with ahead-of-time compilation [12], therefore incurs no overhead for warm inference. In cold inference, however, this operation can take a considerable amount of time to run as previously shown in Table 1.

Operations-to-processor placement The GPU is only in charge of kernel execution while all other operations are scheduled on CPUs as the latter can hardly be accelerated by GPU. It also helps reduce the CPU-GPU data copy. Further partitioning the execution across CPU and GPU [34] might enlarge the optimization spaces but is orthogonal to this work and left to be explored in the future.

Caching compute shaders One time-consuming and GPU-specific process we observed is shaders compiling [6]. In Neural Networks, a kernel is implemented as a shader [14]. For example, 3D graphics and compute API Vulkan drivers are supposed to ingest shaders already translated into an intermediate binary format called SPIR-V (Standard Portable Intermediate Representation). For a given DNN model, the shaders that need to be compiled and generated at each layer are determined. Therefore, we can cache those shaders on disk and load them directly to speed up the cold inference just as how we bypass the weights transformation stage.

### 3.5 Kernel Switching for Warm Inference

The kernels selected by NNV12 are optimized for cold inference. As discussed in §3.1, the kernels with the fastest warm inference might be different from what NNV12 selects. We use $K_{cold}$ and $K_{warm}$ to represent two different sets of kernels. If NNV12 keeps using the kernels of $K_{cold}$ in subsequent inferences, it leads to a suboptimal warm inference latency.
To handle such side effects, NNV12 provides an additional mode besides the one only optimized for cold inference as discussed above. This mode indicates that there will be continuous inference tasks. In that case, NNV12 still follows the aforementioned techniques to optimize the cold inference, but makes the following key differences: (1) It also prepares the kernels in $K_{cold} - K_{warm}$ and switches to kernels in $K_{warm}$ for later inferences. (2) The preparation of those additional kernels is performed on little cores while idle during the cold inference. The rationale is that the little cores have some idle time before the kernel execution finishes on big cores. If such idle time is not enough to prepare the kernels in $K_{cold} - K_{warm}$, the rest of the operations will be pipelined in the second inference as NNV12 does for the cold inference. In §4.5 we experimentally show that NNV12 achieves (near-)optimal performance in continuous inference as well.

## 4 EVALUATION

### 4.1 Implementation and Methodology

**NNV12 prototype** We’ve implemented a prototype of NNV12 with 18K C++ LoC at some point (version 20211228) for its lightweight code-base and superior performance as compared to TFLite. We used Vulkan GPU backend for its more generic support for different platforms. Note that the techniques of NNV12 are compatible with other DL libraries as well.

**Models** We use 12 popular NN models as summarized in Table 4 to test the performance of NNV12. Those models span across different tasks (image classification and object detection) and computation complexity. We mainly use CNN models in our experiments because a recent empirical study shows that CNNs are dominant use cases in nowadays edge devices [13]. The models mainly come from the official model zoo of those libraries [9], while for the ones that do not exist in the zoo, we generate them by ourselves, e.g., implementing the model structure in TF APIs and then converting it to TFLite format. We manually check that the same model used by each library has a consistent structure.

**Hardware** We use 6 different devices: Meizu 16T smartphone with Snapdragon 855, Google Pixel 5 with Snapdragon 765G, Redmi 9 with MTK Helio G80, Meizu 18 Pro with Snapdragon 888, Jetson TX2, and Jetson Nano. The OS of Meizu 16T and Google Pixel 5 is Android 11. The OS of Jetson TX2 and Jetson Nano is Ubuntu 18.04. We use only CPUs for the two smartphones and use GPUs on the Jetson boards. The reason is that, on smartphone SoCs, the CPUs perform much better than GPUs for cold inference as GPU preparation takes much more time than CPU as shown in Table 1. Yet, on Jetson TX2/Nano with much more powerful GPUs, the DNNs are almost always placed on GPUs.

**Baselines** On Meizu 16T and Pixel 5, we compare the performance of NNV12 to 3 baselines: ncnn, TFLite, and AsyMo [56]. Since NNV12 is implemented atop ncnn, the comparison between them can directly reveal the effectiveness of NNV12’s key techniques. Still, TFLite is added as it is the most popular DL library in end devices (version 2.5.0). AsyMo is the state-of-the-art DL engine that can fully exploit the asymmetric CPU architecture on smartphones. Since AsyMo is not open-sourced yet, we re-implement it atop ncnn for a fair comparison. On Jetson TX2/Nano, we also use ncnn with its Vulkan backend. However, since TFLite does not support either Vulkan or CUDA backend, we replace it with TensorFlow (version 2.5.0) for comparison.

**Setups and configurations** On Meizu 16T and Pixel 5, we exhaustively try different core numbers for TFLite and ncnn and use the best configuration. In practice, it turns out to be 4 cores on Meizu 16T and 2 cores on Pixel 5. Note that AsyMo always uses all the CPU cores available. The model files are stored on SDCards for both smartphones and Jetson boards. To eliminate the impacts of file cache, we clear the system cache before each cold inference. For all experiments, the cold inference latency does not include the loading and initialization time of the libraries. Each experiment is repeated by 100 times and the average numbers are reported.

### 4.2 End-to-End Performance

**Cold inference latency on CPU** Figure 8 compares the cold inference latency of NNV12 with the baselines on edge CPUs and Table 5 summarizes NNV12’s overall improvements. It shows that NNV12 significantly outperforms the baselines on all models and platforms, i.e., 1.1×–15.2× speedup over TFLite and 1.2×–10.3× speedup over ncnn.

---

Table 4: The NN models used in experiments. Input size: 224x224. “C”: classification; “OD”: Object Detection; “OCR”: Optical Character Recognition.

| Model               | Task | Parameters | Model Size | FLOPs |
|---------------------|------|------------|------------|-------|
| ResNet50 [26]       | C    | 12.7M      | 45.5M      | 3.9G  |
| MobileNetV2 [52]    | C    | 3.7M       | 13.3M      | 0.6G  |
| CRNN-lite [24]      | OCR  | 2.4M       | 2.6M       | 3.1G  |
| ShuffleNetV2 [42]   | C    | 3.4M       | 12.0M      | 0.5G  |
| ResNet18 [26]       | C    | 12.7M      | 45.5M      | 3.9G  |
| EfficientNetB0 [54] | C    | 3.5M       | 19.6M      | 0.8G  |
| SqueezeNet [29]     | C    | 1.4M       | 4.7M       | 1.7G  |
| MobileNetV2-YOLOv3 [51] | OD  | 3.6M       | 13.1M      | 1.0G  |
| MobileNet-YOLO [50] | OD   | 11.9M      | 49.1M      | 2.9G  |
| ShuffleNet [73]     | C    | 3.6M       | 12.9M      | 1.9G  |
| GoogLeNet [53]      | C    | 7.1M       | 26.9M      | 3.2G  |
| MobileNet [27]      | C    | 4.4M       | 16.2M      | 1.1G  |
| CRNN-lite [24]      | OCR  | 2.4M       | 2.6M       | 3.1G  |
| CRNN-lite [24]      | OCR  | 2.4M       | 2.6M       | 3.1G  |

| Storage Overhead  | Meizu 16T | Pixel 5 | TX2 | Nano |
|-------------------|------------|---------|-----|------|
| 172.3M            | 1,301.9M   | 2,304.3M| 6,457.6M| 9,648.7M |
| 22.6M             | 1,301.9M   | 2,304.3M| 6,457.6M| 9,648.7M |
| 12.6M             | 796.5M     | 1,796.5M| 5,443.9M| 8,357.5M |
| 10.3M             | 795.9M     | 1,796.5M| 5,443.9M| 8,357.5M |
| 34.3M             | 892.6M     | 1,896.2M| 4,611.2M| 7,399.1M |
| 15.2M             | 1,129.9M   | 2,446.0M| 6,481.2M| 9,031.4M |
| 9.1M              | 1,652.2M   | 2,974.3M| 3,757.6M| 5,854.0M |
| 3.8M              | 717.9M     | 1,788.8M| 5,849.8M| 7,638.9M |
| 10.9M             | 532.1M     | 920.7M  | 4,724.5M| 6,663.3M |
| 12.5M             | 849.2M     | 2,544.5M| 3,394.3M| 4,979.7M |
| 38.3M             | 984.2M     | 2,485.5M| 5,047.5M| 7,710.2M |
| 45.4M             | 116.3M     | 375.32M | 4,597.6M| 6,257.3M |
Figure 8: The cold inference latency of NNV12 and baselines on edge CPUs.

Table 5: Summarized performance comparison of NNV12 over baselines on different platforms.

| HW Platform          | Speedup over baselines (min – max, avg) | TFLite (Tf) |
|----------------------|----------------------------------------|-------------|
| Meizu 16T (CPU)      | 1.1x – 10.3x (3.7x)                    | 4.2x – 13.2x (7.5x) |
| Pixel 5 (CPU)        | 1.1x – 6.4x (2.8x)                     | 2.1x – 5.2x (2.2x) |
| Redmi 6 (CPU)        | 1.2x – 8.5x (3.1x)                     | 1.1x – 8.9x (3.2x) |
| Meizu 18 Pro (CPU)   | 1.2x – 16.4x (3.9x)                    | 1.5x – 9.4x (5.2x) |
| Jetson TX2 (GPU)     | 9.0x – 38.9x (29.6x)                   | 14.6x – 355.3x (154.8x) |
| Jetson Nano (GPU)    | 4.9x – 58.2x (28.5x)                   | 10.4x – 401.5x (254.3x) |

NNV12 also achieves close performance to warm inference, i.e., only 1.72x slower at average. On ShuffleNetV2, the gap is even negligible (<1ms). This is because NNV12 effectively overlaps the preparation stages (loading and transformation) with the execution, therefore their latency can be mostly hidden. Yet, the gap still exists for three reasons. First, the model execution could be waiting for the preparation to be done on CPU little cores when the overlapping is not perfectly planned. Second, even without waiting, the execution could be slowed down due to the cross-operation interference as mentioned in §3.3. Third, NNV12 selects kernel for fast cold inference, whose real execution speed might be slower than the original selection that optimizes for the warm inference.

The more competitive baseline AsyMo achieves relatively limited improvements over the vanilla DNN engine ncnn, i.e., only 1.03x~1.28x speedup. This is because it only improves the execution speed by fully utilizing the asymmetric CPU cores through kernel scheduling, but the weights preparation still takes a considerable amount of time in cold inference.

Impacts of CPU core numbers In the above experiments, we always set the CPU core number to the one obtaining the best performance for TFLite and ncnn. In practice, it turns out to be 4 on Meizu 16T and 2 on Pixel 5. Figure 9 further shows a comprehensive comparison by using different core numbers on Meizu 16T. It
while, the performance of NNV12 is not affected as it only leverages the 4 big cores to obtain the best possible performance. Nevertheless, thanks to the workloads stealing technique, NNV12 does not bottleneck on the little cores but make dynamic decision to balance the workloads across all cores. With 2 little cores occupied by 50% each, NNV12’s cold inference performance only drops from 50ms to 75ms and is still 2.5× faster than ncnn. On the other hand, when big cores are occupied, the performance of NNV12 degrades more significantly as well as vanilla ncnn.

**Energy consumption** We also evaluate the energy consumption of NNV12 and illustrate the results in Figure 12. We observe that NNV12 can significantly reduce the energy consumption, i.e., 0.2×–0.6× compared to ncnn. Such energy-saving mainly comes from the saved inference time through NNV12’s key techniques, especially the kernel selection.

### 4.3 Ablation Study

We then evaluate the benefits brought by NNV12’s each key technique separately. The results are illustrated in Figure 13. Our major observation is that each of NNV12’s key techniques contributes noticeably to the cold inference speedup. For example, with ResNet-50 and Jetson TX2, the kernel selection first reduces the cold inference latency from 8,272ms to 2,300ms. Caching the post-transformed weights further reduces the latency to 555ms, and with pipelined execution the latency finally becomes 240ms.

### 4.4 Resource Overhead

There are two kinds of overhead NNV12 introduces: at offline, NNV12 needs to generate the optimal kernel scheduling plan according (§3.3); to boost the cold inference, NNV12 opportunistically stores the post-transformed weights on disk in addition to the raw weights (§3.1). (1) **Time to generate scheduling plan** As shown in Table 4, NNV12 takes only 532.1ms–4157.4ms on Meizu 16T and Pixel 5 CPU to generate the kernel scheduling plan. It takes more time on Jetson TX2 and Nano, i.e., 1461.1ms–22962.6ms, because of the more complicated preparation stages of GPUs. Note that this overhead only occurs for one shot when a model is fetched to a device, and shall not compromise the user experience. (2) **Disk storage for post-transformed weights** As shown in Table 4, the storage overhead to cache the post-transformed weights is 7.1MB–164.8MB. Note that not every layer will apply the cache technique depending on the operator characteristics and kernel scheduling strategy. Since nowadays edge devices are typically equipped with a few to tens of GBs disk, such storage overhead is tolerable.

### 4.5 NNV12 in Continuous Inference

Recall that NNV12 incorporates a unique design (§3.5) to optimize for consecutive inferences as well. We experiment with GoogLeNet and ResNet-50 on Meizu 16T. The results are illustrated in Figure (14). It shows that NNV12 not only greatly optimizes the cold inference latency, but also achieves close performance to ncnn in the second inference, i.e., only 8% slower, and the same speed since the 3rd inference. NNV12 runs slightly slower on the second inference than ncnn because the idle time of little cores during cold inference might not be enough to prepare all the kernels for the warm inference. In that case, NNV12 follows the pipeline design to speed up the second inference.
5 RELATED WORK

DNN weights sharing To reduce the memory footprint of multiple concurrent DNNs, prior works [23, 34, 38, 56, 59, 67, 72] have proposed to let the DNNs share certain layers of weights (especially the beginning ones). This approach has the scalability issue as with more DNNs the model accuracy can drop significantly. Or, they virtualize the DNN weights memory to better manage the data in/out switching among DRAM and disk [38]. This approach still incurs a high overhead in data swapping, thus does not address the slow cold start inference. Instead, this work directly optimizes the cold inference and does not compromise accuracy.

Apps pre-launch Mobile apps also face the cold launch problem. Prior works mainly use pre-launching [15, 48, 68] to mitigate the slow cold launch, i.e., by predicting when an app is going to be launched so the OS can prepare it. Intuitively, we can retrofit
Figure 14: The cold inference and subsequent warm inference latency of NNV12 and baselines.

This idea to reduce the cold inference times of DNNs as well. Yet, it has the following drawbacks. First, there will be much more DNNs than apps on a device [13, 63], making an accurate prediction difficult. Second, unlike apps, DNNs are transparent to mobile OSeS, thus there is no unified interface for OSeS to bookkeep and operate on the DNNs hosted on a device.

**NNV12 fast switch on clouds** PipeSwitch [16] enables fast switch among training and inference tasks on the same cloud GPU. It inspired some of NNV12’s design points, e.g., pipelined I/O and execution by exploiting the layer-by-layer structure of DNNs. However, PipeSwitch is not designed for cold inference optimization, as it does not consider the model loading and weights transformation stages. Therefore it’s not directly comparable to NNV12.

**NNV12 inference optimizations** There are two main categories of on-device DNN inference optimizations. One is at system level, e.g., by exploiting heterogeneous processors [20, 25, 28, 34], cache [45, 61, 67], generating high-performance GPUs kernels [40], or adaptive offloading [35, 65]. Such methods only work for warm inference. The other one is model level, e.g., quantization [32, 41] or sparsiﬁcation [17, 46]. While those works mainly target warm inference, conceptually, they can also improve the cold inference as they reduce the execution time and/or the weights to be read from disk.

NNV12 explores optimization knobs from different aspects and is orthogonal to them.

**REFERENCES**

[1] Adobe capture. https://play.google.com/store/apps/details?id=com.adobe.creativereapps.gather&gl=US, 2022.
[2] Introducing google nest hub. https://support.google.com/googlenest/answer/9236969?hl=en, 2022.
[3] Jetson tx2 modules. https://www.nvidia.com/en-us/autonomous-machines/embedded-systems/jetson-tx2/, 2022.
[4] Full scanner - document scanner. https://play.google.com/store/apps/details?id=com.camsocamera.documentscanner.fullscanni...photos.scanner&gl=US, 2022.
[5] Photo editor - all picture art. https://play.google.com/store/apps/details?id=com.supa.photoe...r&gl=US, 2022.
[6] Shader - wikipedia. https://en.wikipedia.org/wiki/Shader, 2022.
[7] Snapdragon 765g 5g mobile platform. https://www.qualcomm.com/products/snapdragon-765g-5g-mobile-platform, 2022.
[8] Tencent ncm benchmark. https://github.com/Tencent/ncm/tree/master/benchmark, 2022.
[9] Tensorflow lite. https://www.tensorflow.org/lite, 2022.
[10] Vulkan tutorial- graphics pipeline. https://vulkan-tutorial.com/Overview#page_Step-6-Graphics-pipeline, 2022.
[11] Zhihao Bai, Zhen Zhang, Yibo Zhu, and Xin Jin. (PipeSwitch ·) Fast pipelined context switching for deep learning applications. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pages 499–514, 2020.
[12] Jonathan Bohren, Radu Bogdan Rusu, E Gil Jones, Eitan Marder-Eppstein, Caroline Pantofaru, Melanie Wise, Loren Miesenberger, Wim Meesen, and Stefan Holzer. Towards autonomous robotic butlers: Lessons learned with the pr2. In 2011 IEEE International Conference on Robotics and Automation, pages 5568–5575. IEEE, 2011.
[13] Kepler and fp16. https://www.nvidia.com/content/406479, 2022.
[14] Krishna Gopalan, Yuxuan Wang, Tobias Weyand, Marco Andreetto, and Hartwig Adam. MObileNetS: Efficient neural networks for mobile and embedded systems. In Proceedings of the 23rd Annual International Conference on Mobile Computing and Networking, pages 9–20. ACM, 2017.
[15] Yang Ming, Haoyu Zhang, Xinyu Wang, and Tian Chen. Mobile AI inference framework for continuous vision applications. In Proceedings of the 7th Annual International Conference on Mobile Systems, Applications, and Services, pages 82–95, 2017.
[72] Li Lyna Zhang, Shihao Han, Jianyu Wei, Ningxin Zheng, Ting Cao, Yuqing Yang, and Yunxin Liu. Nn-meter: Towards accurate latency prediction of deep-learning model inference on diverse edge devices. In Proceedings of the 19th Annual International Conference on Mobile Systems, Applications, and Services, pages 81–93, 2021.

[73] Xiangyu Zhang, Xinyu Zhou, Mengxiao Lin, and Jian Sun. Shufflenet: An extremely efficient convolutional neural network for mobile devices. In Proceedings of the IEEE conference on computer vision and pattern recognition, pages 6848–6856, 2018.