CMS Barrel Pixel Detector Overview

H. Chr. Kästli a,*, W. Bertl a, W. Erdmann a, K. Gabathuler a, Ch. Hörmann b, a, R. Horisberger a, S. König a, D. Kotlinski a, B. Meier c, P. Robmann b, T. Rohe a, S. Streuli c

a Paul Scherrer Institut, 5232 Villigen PSI, Switzerland
b Physik-Institut der Universität Zürich, 8057 Zürich, Switzerland
c Institut für Teilchenphysik, ETH Zürich, 8093 Zürich, Switzerland

Abstract

The pixel detector is the innermost tracking device of the CMS experiment at the LHC. It is built from two independent sub devices, the pixel barrel and the end disks. The barrel consists of three concentric layers around the beam pipe with mean radii of 4.4, 7.3 and 10.2 cm. There are two end disks on each side of the interaction point at ±34.5 cm and ±46.5 cm. This article gives an overview of the pixel barrel detector, its mechanical support structure, electronics components, services and its expected performance.

Key words: CMS, Pixel Detector, LHC

PACS: 29.40.Wk, 29.40.Gx

1. Introduction

Tracking and vertexing in a high multiplicity environment such as the LHC is a challenging task. In order to get a good secondary vertex resolution, one needs measurements as close to the interaction point as possible. To have acceptably low occupancies one needs a very fine segmented detector. The CMS experiment uses a hybrid pixel detector with 100 × 150µm² pixel size. The barrel part has three layers at mean radii of 4.4, 7.3 and 10.2 cm. In the innermost layer the occupancy reaches 6 · 10⁻⁴ at the full LHC luminosity of 10³⁴s⁻¹cm⁻². The main purpose of the pixel detector is the reconstruction of secondary vertices (mainly for b and τ physics) and the generation of track seeds for the reconstruction in the full tracker. Also tracks reconstructed with the pixel detector alone is the only available tracking information at the first stage of the higher level trigger (HLT). Here speed is more important than accuracy or efficiency. As pointed out in [2], pixel-only tracks can be reconstructed in less than 20ms (110ms) per event for regional (global) track finder. The pT resolution is \( \sigma(\pT) = 0.055 + 0.017 \cdot \pT[GeV/c] \)
and the impact parameter can be measured with \( \sigma(IP) = 80\mu m \) for \( \pT > 7 GeV/c \) rising to \( 90\mu m \) for \( \pT = 4 GeV/c \). The component of the vertex position along the beam line is measured at the HLT. The resolution depends on the physics channel (number and momentum of tracks) and is
typically $\lesssim 50\mu m$ with an efficiency of $> 94\%$.

2. Mechanical structure

The smallest independent unit of the barrel support structure is a half-shell. It is made out of 53cm long and 0.25 mm thin carbon fiber ladders glued to aluminum cooling pipes with 0.3 mm wall thickness. To reach full spatial coverage ladders are mounted with overlap on alternating sides of the cooling tubes. This is shown in figure 1 on the left. Since the ladders are not tilted, charge sharing is enhanced between pixels due to Lorentz drift in the 4T magnetic field and hence the spatial resolution through analog signal interpolation is increased.

Eight modules are screwed onto each ladder using thermal grease to improve the heat transfer from the electronics components to the cooling tubes. This allows an easy removal of the mounted modules.

Three half-shells are mounted together at the end flange building up half of the barrel detector. The left and right half barrels are mechanically separated. A six layer PCB is mounted on the end flange. It distributes power and signals to the individual modules. The PCB is equipped with LCDS (Low Current Differential Signal) driver chips and is otherwise passive. About 10cm long cables and cooling tubes connect the barrel support structure to the service half-cylinders. A sketch of the later is shown in figure 2.

3. Modules

The barrel layers are made out of two types of sensor modules. Each layer has 32 half modules at the edges of the half-shells and 128, 224 and 320 full modules for the three layers respectively. A sketch of a module is shown in figure 3. 16 (8) readout chips (ROCs) are bump bonded to the full (half) sensors. A dedicated In bump bonding process has
been developed at PSI [3] and the whole production is done in house. A three layer flexible high density interconnect (HDI) is glued on top of the sensor and wire bonded to the ROCs and to the token bit manager chip (TBM) [7]. It is then glued to Si-Nitride base stripes which give mechanical stability and reduces stress to the bump bonds due to an excellent CTE match to Si. Details about the module assembly are described in these proceedings ([4]).

3.1. Sensor

The active area of a full (half) module sensor is $64.8 \times 10.6 \text{ mm}^2$ ($64.8 \times 5.3 \text{ mm}^2$). It is a double sided processed "n+ on n" design. This is a pixelated high dose n implantation in a lightly n-doped bulk material. The backside is p-doped forming the pn junction. The inter-pixel isolation is done with a moderated p-spray technique. There are mainly two reasons for this choice: (i) after irradiation, the bulk material will be type inverted. Depletion will then begin at the structured n-side, allowing the device to be operated in a partially depleted mode and thus at a lower bias voltage. (ii) A multiple guard ring structure on the p-side controls the voltage drop from the large negative bias voltage towards the sensor edge and allows to put all sensor edges to ground potential. This enables a safe operation at very high bias voltages up to 600V.

3.2. Readout chip

The readout chip (ROC) is fabricated in a commercial 0.25μm 5 metal layer CMOS process. It’s main purposes are
- amplification and buffering of the charge signal from the sensor
- zero suppression in the pixel unit cell. Only signals above a certain threshold will be read out. This threshold can be adjusted individually for each pixel by means of four trim bits. The trim bits have capacitive protection against single event upset (SEU), which have shown to reduce SEU by 2 orders of magnitude [5]. A typical threshold dispersion after trimming at $T=-10^\circ\text{C}$ is 90 electron equivalents with a noise of 170 electrons.
- level 1 trigger verification. Hit information without a corresponding L1 trigger are abandoned.
- sending hit information and configuration data out to the TBM chip
- adjusting various voltage levels and offsets in order to compensate for chip-to-chip variations in the CMOS device parameters

The ROC has 6 on chip voltage regulators. This makes it possible to operate the detector without voltage regulator boards inside the CMS tracker volume, improves AC power rejection and strongly reduces intermodule cross-talk. More details about the ROC can be found in [5].

3.3. Module readout

The module is readout in a daisy chained scheme. It is controlled by the token bit manager (TBM) chip. For each level 1 trigger the TBM generates a token bit which controls 8 or 16 ROCs. One ROC at a time sends its hit information through a LVDS (low voltage differential signal) to the TBM chip where they are amplified and converted into a LCDS (low current differential signal). The later has been chosen because of its low voltage swing, in order to reduce cross-talk on the kapton signal cable to the supply tube. There is one analog readout link running at 40MHz for each half module and each full module in the outermost layer and 2 such links for each full
module in the two inner layers. In order to reduce readout time, the pixel address is sent in a digital coded analog signal, i.e. there exist 6 discrete address levels. The amplified sensor signal is sent purely analog. Each hit pixel needs 6 clock cycles or 150ns to be read out. The address level separation has been measured with the entire system and was found to be >30 times the RMS of the level width. Thus, reliable address decoding is ensured.

4. Detector control and readout

Figure 4 shows a simplified diagram of the signal flow for the barrel pixel detector. The signal path in the middle shows the fast detector control link. The pixel front end controller (pFEC) sends a clock signal with encoded fast control signals (L1 trigger, reset, internal calibration and resynchronization signal) to the detector. The pFEC also downloads configuration data at run start and if necessary during runs via the industrial I²C protocol, modified to run at a higher clock rate of 40MHz. All connections between service tube and counting room are optical links. The DOH (digital opto hybrid) does the conversion between optical and electrical signals. A PLL chip regenerates the fast signals and restores the clock. A delay chip can adjust the phase for each signal separately. The GateKeeper chip blocks idle signals needed for automatic gain adjustment of the optical links from being transmitted to the module. Finally there is a LVDS to LCDS level converter chip on the end flange print.

The path on the right shows the readout part. The TBM drives the analog signal all the way to the service tube. A level translator chip (ALT) generates signal levels acceptable to the laser driver chips of the analog optical link. Driver and optical transmitter are located on the analog opto hybrid (AOH). The signal is received in the counting room by a VME front end driver unit (pxFED) [8]. It converts back to electrical signals, does a baseline correction, determines all pixel addresses and digitizes the analog pulse height. It then passes this information to the CMS DAQ system.

Some of these components need to be programmed. This happens through a dedicated digital link via a standard I²C protocol. The boxes in gray show pixel specific full custom auxiliary ASICs developed at PSI.
5. Performance

Barrel modules have been tested in a high rate 300 MeV/c pion beam at PSI. Figure 5 shows the detection efficiency as a function of particle fluence for trigger rates of 10 and 100kHz. Three different methods have been used. For low trigger rates efficiencies are shown for tracks reconstructed with a beam telescope or using small scintillators only. The third method measures the efficiency for internal calibration signals which are superimposed on top of the beam induced data traffic. For comparison, triangles show the efficiencies as expected from simulations. At high trigger rates the data losses are dominated by readout related dead times. The agreement between data and simulation is excellent here. For low trigger rates the measurement shows \( \approx 0.5\% \) higher inefficiency than expected from simulations. This can be understood by radiation damage of the sensor under test.

Resolution studies have been made in [9]. Using pion beam test data together with simulations, one expects a resolution in \( r\Phi \) between 10 and 20 \( \mu m \) for sensors irradiated up to \( 6.7 \times 10^4 \text{eq/cm}^2 \), which corresponds to the first 4 years of operation in the innermost layer. The \( z \) resolution depends on the azimuthal angle \( \Theta \) and only weakly on the irradiation dose. For \( \Theta < 60^\circ \) the resolution is \( < 20 \mu\text{m} \), increasing to 40 \( \mu\text{m} \) at \( \Theta = 90^\circ \).

6. Conclusion and outlook

An overview of the CMS barrel pixel detector has been given. The design is finalized and all system components have been tested extensively. The device is still in the construction phase and will be delivered to CMS in summer 2007. First proton collisions are expected by the end of 2007 at the injection energy of 450GeV per beam and at the full energy of 7TeV in spring 2008.

References

[1] The CMS collaboration, CMS Tracker Technical Design Report, CERN/LHCC 98-6
[2] The CMS collaboration, CMS Physics Technical Design Report, Vol I: Detector performance and Software, CERN/LHCC 06-001
[3] Ch. Broennimann, Development of an Indium bump bond process for silicon pixel detectors at PSI, Nucl. Instrum. Methods A 565 (2006) 303
[4] S. König, Building CMS Pixel Barrel Detector Modules, These proceedings
[5] H. C. Kästli, Design and performance of the CMS pixel detector readout chip, Nucl. Instrum. Methods A 565 (2006) 188
[6] D. Kotlinski, The Control and Readout System of the CMS Pixel Barrel Detector, Nucl. Instrum. Methods A 565 (2006) 73
[7] E. Bartz, The 0.25\( \mu \text{m} \) Token Bit Manager Chip for the CMS Pixel Readout, Proceedings of the 11th Workshop on Electronics for LHC and Future Experiments, Heidelberg, Germany
[8] Designed by M. Pernicka, et al., HEPHY Institute, Vienna, Austria
[9] A. Dorokhov, Performance of Radiation Hard Pixel Sensors for the CMS Experiment, Ph.D. thesis University of Zürich, 2006