VW-SDK: Efficient Convolutional Weight Mapping Using Variable Windows for Processing-In-Memory Architectures

Johnny Rhee*, Sungmin Moon*, and Jong Hwan Ko†
*Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea
†College of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea
{djwhsdj, sang6989, jhko}@skku.edu

Abstract—With their high energy efficiency, processing-in-memory (PIM) arrays are increasingly used for convolutional neural network (CNN) inference. In PIM-based CNN inference, the computational latency and energy are dependent on how the CNN weights are mapped to the PIM array. A recent study proposed shifted and duplicated kernel (SDK) mapping that reuses the input feature maps with a unit of a parallel window, which is convolved with duplicated kernels to obtain multiple output elements in parallel. However, the existing SDK-based mapping algorithm does not always result in the minimum computing cycles because it only maps a square-shaped parallel window with the entire channels. In this paper, we introduce a novel mapping algorithm called variable-window SDK (VW-SDK), which adaptively determines the shape of the parallel window that leads to the minimum computing cycles for a given convolutional layer and PIM array. By allowing rectangular-shaped windows with partial channels, VW-SDK utilizes the PIM array more efficiently, thereby further reduces the number of computing cycles. The simulation with a 512×512 PIM array and Resnet-18 shows that VW-SDK improves the inference speed by 1.69× compared to the existing SDK-based algorithm.

Index Terms—convolutional neural network, processing in memory, weight mapping.

I. INTRODUCTION

Convolutional neural networks (CNNs) have advanced the state-of-the-art machine learning algorithms across various computer vision applications with increased layers and weight parameters. The inference of large CNN models on the traditional von Neumann architecture inevitably leads to a significantly large energy consumption due to extensive data movement between the processor and memory for the weight parameter access. Recent studies eliminated the need for weight movement during inference by using processing-in-memory (PIM) arrays that can perform computation in the memory cell storing the weight element.

For PIM-based CNN inference, the kernel and input elements of convolutional layers need to be mapped to the memory cells and input ports of the PIM array. However, the size of recent PIM arrays is not sufficient to map the entire layer of CNN models [1], requiring multiple mapping and computing cycles to obtain the complete output feature maps of a certain layer. More computing cycles will lead to higher energy consumption because of an increase in the latency and the analog-digital/digital-analog conversions [2, 3]. Therefore, for fast and efficient PIM-based CNN inference, it is crucial to optimally map the convolutional layers into a PIM array.

Image to column (im2col) [4], one of the early mapping methods, decomposes the kernel weights into the column of a memory, weight mapping. Fig. 1. Conventional methods and the proposed one for mapping of convolutional weights on a PIM array.
forming variable parallel windows with partial channels and rectangular-shapes, the proposed method further enhances the utilization of a PIM array (Fig. 1 (bottom)). Based on VW-SDK, we also propose an algorithm to find the optimal shape of a parallel window that results in the minimum computing cycles for a given PIM array. The simulation results show that VW-SDK with a 512×512 PIM array improves the computing speed by 4.67× and 1.69× for Resnet-18, compared to the im2col and SDK-based algorithms, respectively.

II. BACKGROUND

A. Mapping of Convolutional Layers in PIM Architectures

In order to perform convolution operations on a PIM array, elements in the kernels and input feature maps need to be respectively mapped to the cells and input ports of the array [2]. In general, the weight elements of each 3D kernel are unrolled to the memory cells of the same column. Then, the input voltage as a part of input feature maps (IFMs) is assigned to each row to generate the accumulated current vector, which is a part of the output feature maps (OFMs).

As general PIM array sizes are not enough to assign the entire inputs and weights of recent complex CNN layers [1], multiple mapping and computing cycles are needed to obtain the complete OFMs of a given CNN. More computing cycles increase the inference latency, thereby resulting in the inference energy increase. More computing cycles also increase the number of data conversions required every cycle between the analog signal and digital input/output data [4], which are known to cost more than 98% of the total PIM energy consumption [3]. Therefore, efficient mapping of the convolutional layers into a PIM array is crucial for fast and efficient PIM-based CNN inference. A few studies have proposed schemes that map convolutional layers to a PIM array as follows.

Im2col. Image to column (Im2col) [4] is the simplest mapping method that unrolls each kernel with size K×K×IC into a column, where IC is the number of input channels and K is the size of the kernel. In this scheme, a kernel-sized window in an IFM is convolved with the kernel to generate the output elements, as shown in Fig. 2(a).

Sub-Matrix Duplication. The sub-matrix duplication [6] places the duplication of kernels, allowing more IFMs to be operated at the same time, as shown in Fig. 2(b). Because this mapping enables computation of multiple output elements in one cycle, it can reduce the computing cycles than Im2col when the array space is sufficient to unroll the duplicated kernels.

SDK. Shift and duplicate kernel (SDK) mapping [2] reuses the input data and weights by shifting and duplicating kernels on adjacent columns, as shown in Fig. 2(c). This method forms the parallel window, a set of windows sharing the part of kernels, to obtain multiple OFM elements at one cycle. By increasing the utilization of the PIM array, the computing cycles can be reduced compared to Im2col or sub-matrix duplication mapping. The SDK mapping algorithm proposed in [2] duplicates the entire channel of the kernels in the unit of square number, to form the square-shaped parallel window. When the duplicated kernels are significantly large to be mapped to a given PIM array, the number of computing cycles cannot be reduced compared to the im2col mapping.

B. Calculation of the Number of Computing Cycles

In a convolutional layer, a window slides over the entire IFMs and convolves with the kernel to extract OFMs. If a given
PIM array is large enough to unroll the window-sized input and entire kernels, the number of computing cycles required to compute the given convolutional layer is equal to the number of windows in the IFMs. Otherwise, additional computing cycles are needed to obtain the entire OFMs, as shown in Fig. 3. The additional cycles can be divided into two components: the cycles that require more rows (the row array cycles or AR cycles) and the cycles that require more columns (the array column cycles or AC cycles). The AR cycles are defined as the cycles required to compute all the multiplications between the elements in one kernel and the corresponding window. Similarly, the AC cycles are defined as the cycles required to generate partial products of the entire output channels. By using these terms, the total number of computing cycles can be expressed as follows:

\[
\text{computing cycles} = N \times \text{AR cycles} \times \text{AC cycles},
\]

where AR cycles and AC cycles are \(\lceil \frac{PW \times PW \times IC}{IC} \rceil\) and \(\lceil \frac{OC \times NW_p}{IC} \rceil\), respectively; \(\lceil \cdot \rceil\) is the ceil function; PW is the size of the parallel window; OC is the number of output channels; 2^X and 2^Y are the number of rows and columns of the PIM array, respectively. In this equation, when the number of windows in the parallel window (referred as NW_p) is 1 (PW×PW is equal to K×K), the SDK mapping can be considered as the im2col mapping.

III. MOTIVATION

A. Limited Array Size

In contemporary CNNs, convolutional layers generally include many channels ranging from 64 to 512 [7]. However, current PIM array sizes are significantly limited (e.g., 128×128 [5], 256×256 [5], 512×512 [2], 512×256 [8]) to map the entire channels of those layers, as shown in Fig. 4. Nevertheless, the existing mapping algorithms are designed to map the entire channels to an array, thereby significantly restricting the computable channel size. The computable channel size is further restricted when SDK is used because more rows are needed to unroll the parallel window and more columns are needed to duplicate the kernels. Therefore, the mapping algorithm must consider dividing channels into several tiles to map large layers on a size-limited PIM array using an efficient SDK method.

B. Optimal Shape of Parallel Window

Fig. 5. (a) shows how the number of computing cycles of im2col, 4×3 parallel window and 4×4 parallel window is calculated. This example assumes the sizes of the PIM array, kernel, IC, OC are 512×256, 3×3, 42, and 96, respectively. (b) compares the speedup of square-shaped parallel window with rectangular-shaped parallel window when the size of IFMs increases. The x-axis is based on the image size used by VGGNet [7] (e.g., 14 indicates a parallel window size of 14×14).

The existing SDK-based algorithm search for the parallel windows with a square shape to minimize the required com-
computing cycles. However, it is not always optimal because the number of computing cycles may not be reduced due to the increase of AR and AC cycles. Although SDK with the square-shaped parallel window can reduce the number of parallel windows compared to im2col, it is not always optimal because the number of computing cycles may not be reduced due to the increase of AR and AC cycles, as shown in Fig. 5(a). In contrast, if we extend the search space into rectangular shapes, we can find the optimal window shape that leverages the given PIM array without increasing AR and AC cycles, resulting in the minimum computing cycles. Fig. 5(b) shows that the rectangular-shaped parallel window leads to less computing cycles than the square-shaped parallel window under various IFM sizes. In particular, a $4 \times 3$ rectangular-shaped parallel window achieves $\sim 2 \times$ speedup compared to the $4 \times 4$ square-shaped parallel window. Therefore, the mapping algorithm should consider the rectangular shape when searching for the optimal shape of the parallel window.

### IV. PROPOSED METHOD

#### A. SDK with Variable Parallel Window

![Fig. 6. Concept of the VW-SDK mapping method.](image)

Based on the SDK method, we propose a variable-window SDK (VW-SDK) method that allows the parallel windows to be variable in terms of both the channel size and the window shape, as shown in Fig. 3(d) and Fig. 6. First, instead of mapping the entire channels of a convolutional layer, the proposed method maps a part of the channels in a cycle. As the existing SDK mapping method maps the entire channels, it cannot utilize large parallel windows that leads to higher utilization, especially when the array size is limited. The proposed method reduces the channel size to allow mapping of the kernel with the optimal parallel window, resulting in minimum computing cycles. Although the proposed method computes only a part of channels in the OFMs at a single cycle, the total computing cycles can be reduced as more output elements per channel can be simultaneously obtained.

Second, the proposed method utilizes rectangular-shaped parallel windows. By allowing various shapes of the parallel window, the computing cycles can be further minimized, as mentioned in Section [III-B]. With these concepts, VW-SDK leverages the given PIM array by forming the optimal parallel window for each convolutional layer.

#### B. Optimal Parallel Window Search

When calculating the number of computing cycles with SDK mapping, the number of windows can be substituted by the number of parallel windows in (1) as follows:

$$\text{computing cycles} = N \text{ of PWs} \times \text{AR cycles} \times \text{AC cycles}. \quad (2)$$

The number of parallel windows depends on the size of the parallel window and IFMs as follows:

$$N \text{ of PWs} = \left\lceil \frac{t_{\text{IFM}} P_{\text{WH}}} {P_{\text{WH}} - K_{\text{WH}} + 1} \right\rceil \times \left\lceil \frac{t_{\text{IC}}} {P_{\text{WH}} - K_{\text{WH}} + 1} \right\rceil + 1. \quad (3)$$

where $I$ is the size of the IFM. When the size of the parallel window increases, we must decrease the number of channels to be mapped to a given PIM array because the number of rows of the PIM array is limited, as shown in Fig. 7(a). Thus, the maximum size of the tiled ICs for a certain parallel window can be obtained by

$$IC_{\text{T}} = \left\lfloor \frac{2^Y}{P_{\text{WH}} - K_{\text{WH}} + 1} \right\rfloor. \quad (4)$$

where $IC_{\text{T}}$ is the tiled ICs, $\lfloor \cdot \rfloor$ is the floor function. Using (4), we can obtain the optimal number of ICs that can be calculated in a single cycle for a given PIM array. According to $IC_{\text{T}}$, AR cycles can be calculated by

$$\text{AR cycles} = \left\lfloor \frac{IC_{\text{T}}}{IC_{\text{T}} - 1} \right\rfloor. \quad (5)$$

When the number of windows in a parallel window increases, the size of tiled OCs decreases because the number of columns of the PIM array is limited, as shown in Fig. 7(b). Thus, the tiled OCs size can be obtained by

$$OC_{\text{T}} = \left\lfloor \frac{2^Y}{P_{\text{WH}} - K_{\text{WH}} + 1} \right\rfloor \times \left\lfloor \frac{2^Y}{P_{\text{WH}} - K_{\text{WH}} + 1} \right\rfloor. \quad (6)$$

where $2^Y$ is the number of columns of a PIM array. Similar to AR cycles, according to $OC_{\text{T}}$, AC cycles can be calculated by

$$\text{AC cycles} = \left\lfloor \frac{OC_{\text{T}}}{OC_{\text{T}} - 1} \right\rfloor. \quad (7)$$

By plugging (5) and (7) into (2), we can compute the number of cycles required by the proposed VW-SDK method, formulated as follows:

![Fig. 7. With a different PIM array size, (a) shows the number of tiled ICs when the area of the parallel window increases. (b) shows the number of tiled OCs when the number of windows in the parallel window increases.](image)
Algorithm 1 VW-SDK Algorithm

Input:
- Network parameters $I$, $K$, $IC$, $OC$
- PIM array size $2^X \times 2^Y$

Output:
- Minimum computing cycles $CC_{\text{min}}$
- Tiled channels $OC_t$, $IC_t$
- Optimal shape of the parallel window $PW_{\text{op}}$

1. Initialize the computing cycles with im2col and the parallel window size to the kernel size $CC_{\text{min}} \leftarrow CC_{\text{im2col}}$
2. While True do
   3. $PW_{\text{width}} \leftarrow PW_{\text{width}} + 1$
   4. if $PW_{\text{width}} > $ width of IFMs then
      5. $PW_{\text{width}} \leftarrow K_{\text{width}}$
   6. $PW_{\text{height}} \leftarrow PW_{\text{height}} + 1$
   7. if $PW_{\text{height}} > $ height of IFMs then
      8. break
   9. end if
10. Calculate $IC_t$, $OC_t$ by (4) and (6) respectively, and computing cycle $CC_{\text{cfw}}$ by (10).
11. if $CC_{\text{min}} > CC_{\text{cfw}}$ then
12. Update $PW_{\text{op}} \leftarrow PW$
14. Update $CC_{\text{min}} \leftarrow CC_{\text{cfw}}$
15. end if
16. end while
17. return $IC_t$, $OC_t$, $CC_{\text{min}}$, $PW_{\text{op}}$

computing cycles $= N_{\text{of PWs}} \times \left[ \frac{IC}{PW_{\text{width}}} \right] \times \left[ \frac{OC}{PW_{\text{height}}} \right]$ (8)

Based on (5), we propose an algorithm that finds the optimal channel size and the parallel window shape that minimizes the total computing cycles for a given PIM array and convolutional layer. The procedure of the proposed algorithm is described in Algorithm 1 and can be summarized as follows:

1) The number of computing cycles $CC_{\text{min}}$ is initialized as the required cycles when Im2col mapping is used.
2) While increasing the parallel window size, calculate the number of the parallel windows and tiled channels $(IC_t$ and $OC_t$) for the given PIM array.
3) In order to obtain the minimum computing cycles, the number of computing cycles $CC_{\text{cfw}}$ is calculated by (8).
4) Then, $CC_{\text{min}}$ and $CC_{\text{cfw}}$ are compared and $CC_{\text{min}}$ and $PW_{\text{op}}$ are updated. If the parallel window size grows to the IFM size, the algorithm terminates and returns the minimum computing cycle, the optimal shape of the parallel window, and the tiled ICs and OCs.

V. EXPERIMENTAL RESULTS

A. Settings

We evaluate our proposed algorithm using VGG13 [7] and Resnet-18 [9], whose layer dimensions are described in Table

| Algorithm | Information of CNNs and Results |
|-----------|-------------------------------|
| VGG13     |                               |
| Resnet-18 |                               |

The proposed algorithm receives the PIM array size and the network parameters of each convolutional layer. After comparing the computing cycles by Algorithm 1, it returns the minimum computing cycles, tiled channels, and optimal shape of the parallel window. Codes are available at the following address: [link]

B. Results

Table I shows the information of the CNNs and the parallel window sizes obtained from the existing SDK-based algorithm and the proposed one, with the $512 \times 512$ PIM array. After the Layer 3 of VGG13 and Resnet-18, Fig. 8(a) shows that the SDK-based algorithm does not reduce the computing cycles from Im2col. This is because it cannot form the parallel window larger than the kernel as the entire channels cannot be unrolled in the given PIM array. In contrast, VW-SDK optimizes the parallel window shape that maximizes the utilization of a given PIM array and convolutional layer. VW-SDK improves the computing speed by 3.16× and 1.49× on VGG13, 4.67× and 1.69× on Resnet-18 compared to Im2col and SDK-based algorithm, respectively.

Fig. 8(b) shows that the speedups of both the SDK-based and the proposed ones increases with larger array size. This is because these algorithms can compute multiple OFMs by reusing the elements of IFMs at a single cycle. The figure shows that VW-SDK further improves the computing speed by mapping the parallel window with variable channel size and shape.

We also compare the utilization of the PIM array with different mapping algorithms. Here, the utilization is defined as the ratio of used memory cells in the PIM array; it is calculated as follows:

$$ Utilization(\%) = \hat{\delta} \left( \sum_{n=1}^{N_{\text{of PWs}}} \frac{\nu_n}{\tau_n} \right) \times 100, \quad (9) $$

[link]
With a larger PIM array, VW-SDK gains higher utilization than the conventional algorithms, as shown in Fig. 9(b). This is because regardless of convolutional layers, the proposed algorithm can find a more optimal size of the parallel window by unrolling more tiled channels and shifted and duplicated kernels. Therefore, we can expect that VW-SDK will be more effectively used as larger PIM arrays are proposed in the future.

VI. CONCLUSION

In this paper, we proposed an algorithm called VW-SDK that obtains the optimal shape of a parallel window by forming various windows, leading to the minimum computing cycles for a given convolutional layer and PIM array. The VW-SDK divides the entire channels of the convolutional layer into several tiles to utilize the SDK mapping method. Consequently, the number of computing cycles decreases compared to the conventional algorithms regardless of the PIM array size. We estimated our proposed algorithm with VGG13 and Resnet-18. VW-SDK improved the computing speed by 4.67× and 1.69× on Resnet-18 compared to im2col and the SDK-based algorithm respectively.

ACKNOWLEDGMENT

This research was supported by the Ministry of Science and ICT (MSIT) of Korea, under the National Research Foundation (NRF) grant (2020M3H2A10176786) and Institute of Information and Communication Technology Planning Evaluation (IITP) grants for the AI Graduate School program (IITP-2019-0-00421), Information Technology Research Center (ITRC) program (IITP-2021-0-02052), and ICT Creative Consilience program (IITP-2020-0-01821).

REFERENCES

[1] L. Song, X. Qian, H. Li, and Y. Chen, "PipeLayer: A pipelined ram-based accelerator for deep learning," in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2017, pp. 541–552.
[2] Y. Zhang, G. He, G. Wang, and Y. Li, "Efficient and Robust RRAm-based Convolutional Weight Mapping with Shifted and Duplicated Kernel" in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020.
[3] L. Xia, T. Tang, W. Huangfu, M. Cheng, X. Yin, B. Li, Y. Wang, and H. Yang, "Switched by input: Power efficient structure for RRAm-based convolutional neural network", in Proceedings of the 53rd Annual Design Automation Conference, 2016, pp. 1–6.
[4] K. Yana, R. Tanno, and K. Okamoto, "Efficient mobile implementation of a cnn-based object recognition system", in Proceedings of the 24th ACM international conference on Multimedia, 2016, pp. 362–366.
[5] Z. Zhu, J. Lin, M. Cheng, L. Xia, H. Sun, X. Chen, Y. Wang, and H. Yang, "Mixed Size Crossbar based RRAm CNN Accelerator with Overlapped Mapping Method", in 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2018, pp. 1–8.
[6] X. Peng, R. Liu, and S. Yu, "Optimizing weight mapping and data flow for convolutional neural networks on RRAM based processing-in-memory architecture", in 2019 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2019, pp. 1–5.
[7] K. Simonyan and A. Zisserman, "Very deep convolutional networks for large-scale image recognition", in arXiv preprint arXiv:1409.1556, 2014.
[8] M. Kang, S. K. Gonugondla, A. Patil, and N. R. Shanbhag, "A multi-functional in-memory inference processor using a standard 6T SRAM array", in IEEE Journal of Solid-State Circuits, vol. 53, no. 2, pp. 642–655, 2018.
[9] K. He, X. Zhang, S. Ren, and J. Sun, "Deep residual learning for image recognition", in Proceedings of the IEEE conference on computer vision and pattern recognition, 2016, pp 770–778.