Low-Power Scan Correlation-Aware Scan Cluster Reordering for Wireless Sensor Networks

Sangjun Lee, Kyunghwan Cho, Jihye Kim, Jongho Park, Inhwan Lee and Sungho Kang *

Abstract: Cryptographic circuits generally are used for applications of wireless sensor networks to ensure security and must be tested in a manufacturing process to guarantee their quality. Therefore, a scan architecture is widely used for testing the circuits in the manufacturing test to improve testability. However, during scan testing, test-power consumption becomes more serious as the number of transistors and the complexity of chips increase. Hence, the scan chain reordering method is widely applied in a low-power architecture because of its ability to achieve high power reduction with a simple architecture. However, achieving a significant power reduction without excessive computational time remains challenging. In this paper, a novel scan correlation-aware scan cluster reordering is proposed to solve this problem. The proposed method uses a new scan correlation-aware clustering in order to place highly correlated scan cells adjacent to each other. The experimental results demonstrate that the proposed method achieves a significant power reduction with a relatively fast computational time compared with previous methods. Therefore, by improving the reliability of cryptography circuits in wireless sensor networks (WSNs) through significant test-power reduction, the proposed method can ensure the security and integrity of information in WSNs.

Keywords: wireless sensor networks; cryptography; design for testability (DFT); low-power testing; scan chain reordering

1. Introduction

Wireless sensor networks (WSN) are networks in which data obtained by observing the environment by a large number of sensors deployed in a specific area are sent securely to other sensors or centers in the network. These networks have the following capabilities: not connected to a central node, self-managing and healing, not connected to a specific network topology, multiway routing, preserving the integrity and confidentiality of data, and robustness [1]. For these reasons, WSNs have been widely used for applications in environmental, health, military, and commercial systems, such as intelligent transportation, smart home, industrial monitoring, logistics, health care, among others [2,3]. However, WSNs have serious problems in privacy and security [4,5]. In addition, WSNs have some dependability problems because WSNs are increasingly used in critical application scenarios where the level of trust on WSNs becomes an important factor, affecting the success of large-scale industrial WSN applications [6]. To solve the problems, cryptography is performed to ensure the security and integrity of information in WSNs. These cryptography algorithms require extensive modular multiplication and exponentiation operations, which are much more computationally expensive. Therefore, to obtain high computational power, the circuits for cryptographic algorithms are required. For the accuracy of the cryptographic algorithm, cryptographic circuits must be rigorously tested to guarantee their quality [7]. Therefore, a scan architecture known as design for testability (DFT) technique, which can obtain high test coverage, is generally used to test the cryptographic circuits [8]. However, the cryptography circuits consume a high power because they require high computational
power. In addition, the power consumption during scan testing is much higher than that in functional operation. According to a study report, the average test power can be three times the power consumed during a functional operation [9]. Moreover, power consumption during scan testing becomes a more serious problem as the number of transistors and the complexity of chips is increased. Excessive power consumption reduces circuit reliability and results in a yield loss caused by IR drop; therefore, the test power consumption must be minimized.

In this paper, to solve these problems, a novel scan correlation-aware scan cluster reordering method is proposed. The novelty of the proposed method is that using a new scan correlation-aware clustering in order to place highly correlated scan cells adjacent to each other with a small computation time, the proposed method has a significant power reduction effect compared to that of the previous methods. The performance of the proposed method is compared with state-of-the-art methods with experiments on the International Symposium on Circuits and Systems (ISCAS)'89 and OpenRISC (OR)1200 benchmark circuits. The experimental results demonstrated that the total number of shift transitions was reduced by 28.31% on average compared with the previous methods with minimal computational time, confirming the effectiveness and superiority of the proposed method for shift-power consumption and computational time. Therefore, by improving the reliability of cryptography circuits in WSNs through significant test-power reduction, the proposed method can ensure the security and integrity of information in WSNs and contributes to applications in environmental, health, military, and commercial systems, such as intelligent transportation, smart home, industrial monitoring, logistics, and health care, where WSNs are used.

The remainder of this paper is organized as follows. Section 2 describes the related works on scan-based testing for low-power testing. The hierarchical agglomerative clustering (HAC) technology and the weighted transition metric (WTM), a background for the proposed method, are introduced in Section 3. The portion of X-bits in the test patterns and the potential of using X-bits for power consumption are also discussed. Section 4 discusses the correlation distribution of adjacent scan cells, a motivation for the proposed method. The central concept of the proposed method and a step-by-step example are also presented. In Section 5, the experimental results of the power consumption and computational time are discussed. Finally, Section 6 concludes this paper.

2. Related Works

Generally, the test-power consumption problem caused by excessive switching has been solved by the following three methods: (1) automatic test pattern generation (ATPG), (2) hardware modification, and (3) scan chain reordering.

ATPG-based techniques control the configurations of the test pattern generation. Minimum transition (MT)-filling uses X-bits (don’t care bits) in the test patterns to reduce test power [10]. The concept is to fill X-bits with care bits to lower the shift-in transitions. Li et al. proposed a new X-filling technique, called “iFill,” that considers the impact of X-bits on the switching activities of the circuit nodes and reduces power consumption during both scan-in and -out operations [11]. Devanathan et al. proposed a glitch-aware pattern generation and optimization framework for a power-safe scan test [12]. Bosio et al. proposed a power-aware test pattern generation method for at-speed launch-off-shift (LOS) testing [13]. Furthermore, Girard et al. proposed a test vector ordering technique for switching activity reduction during scan testing [14]. Sivanandam et al. proposed a new power transition x-filling based selective Huffman encoding technique, which achieves test data compression and switching power reduction [15]. These methods reduce the test power consumption without requiring any design modification or additional DFT circuitry. However, applying them to an actual test flow is difficult because their power reduction is less effective than the hardware-based or scan chain reordering methods.

The hardware-based solution adds extra DFT circuitry or modifies the design. Chiu et al. proposed a jump scan technology that shifts two bits of scan data per clock cycle such that
the scan clock frequency is halved without increasing the test time [16]. Bonhomme et al. proposed a gated clock scheme for the scan path and a clock tree to feed the scan path [17]. Rosinger et al. proposed a scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction [18]. Zhang et al. presented a multiphase clock scan technique for low test power [19]. Furthermore, Lee et al. proposed a built-in self-test scheme that uses a new scan partitioning technique and a decoding methodology for low test power [20]. Cao et al. proposed a bypassable scan data retention flip-flop (BPS-DRFF), which prevents the signals from going to the combinational circuit during scan shifting, for low-power testing [21]. These methods reduce the test power during scan testing but are likely to cause area overhead or performance degradation and serious delays [22].

Scan chain reordering is a solution that changes the order of scan cells to minimize shift transitions. Although the scan chain reordering method has routing overhead, it is widely applied to reduce test power because of its high performance and simple architecture. Accordingly, Cui et al. described a k-means clustering-based scan chain reordering method under a routing constraint [23]. Seo et al. presented a statistic-based scan chain reordering method that performs scan partitioning to reduce routing overhead [24]. Huang et al. described a routing constrained scan chain reordering technique [25]. These methods determine the optimal scan chain reordering sequence that considers both routing overhead and low-test power. However, these methods can be an overhead of the overall design flow, which are performed using the layout information in a back-end design flow and executes the layout twice to reduce the test power simultaneously under the routing constraint. In addition, these methods do not effectively reduce the test power due to using both routing and test power information.

The method in [26] used both response and pattern correlations to minimize the scan-out and -in transitions simultaneously. Seo et al. proposed a scan chain reordering-aware X-filling and stitching method for the scan-shift power reduction [27]. Pathak et al. proposed a logic cluster controllability (LoCCo)-based scan chain stitching method that reduces the shift-in power [28]. The method in [29] merged the scan cells with higher care bit density toward the front of scan chains. Kim et al. proposed a new shift mechanism of exclusive scan-shift and the scan chain reordering method considering the number of the scan cell’s fan-outs [30]. Lee et al. proposed the scan chain stitching method using the circuit topology to analyze the testability of each flip-flop [31]. However, these methods are not effective in reducing power, and the computational time is also not negligible. Therefore, a scan chain reordering method with a significant reduction in power and a fast computational time must be developed.

In this paper, a novel scan correlation-aware scan cluster reordering method is proposed to significantly reduce the test-power consumption with a small computation time. In order to achieve this, the algorithmic innovation is derived as follows. The proposed method consists of three steps. First, a pairwise distance matrix between scan cells is constructed using test patterns. A weighted distance matrix must be prepared in advance to consider both shift-in and -out transitions. Second, scan correlation clustering is performed using the distance matrix built in the previous step, and a resultant dendrogram tree is obtained after the clustering. The sequence of the leaves of the dendrogram tree, which are the newly aligned scan cells, is used in the third step to reorder the scan chain. Third, scan chain reordering is performed using the sequence of the newly aligned scan cells.

3. Background

This section introduces the HAC technology incorporated into the proposed method. The portion of X-bits in the test patterns and the potential to use the X-bits is then discussed. Finally, a WTM widely used to predict the scan-shift power is introduced.

3.1. Hierarchical Agglomerative Clustering (HAC) Technology

HAC technology is widely used as a method for classifying objects in unsupervised machine learning and has multiple applications, such as pattern recognition, computational
3. Background
This section introduces the HAC technology. Section 4 elaborates on the three steps of the proposed method and the two main parameters to reduce both shift-in and -out transitions.

3.2. Portion of Don’t Care Bits in Test Patterns
Care bits are bits in the test patterns corresponding to the scan cells that have been assigned binary values during test pattern generation. X-bits are bits in the test patterns other than the care bits. A considerable number of the total bits in test patterns are X-bits [10]. Figure 1 is an example of the X-bit distribution of the s38584 benchmark circuit. The first few ATPG patterns have a large number of care bits, but the number of care bits rapidly decreases as the pattern generation proceeds. These X-bits can be exploited to reduce power consumption during scan-based testing. The MT-filling technique, in which an X-bit is set to the last care bit, is a widely preferred method for reducing shift-in transitions. For a circuit with many X-bit portions in the test patterns, the probability of finding a scan cell pair with a strong positive correlation increases if the X-bits are filled with specified bits. If we reorder the scan chain such that these highly correlated scan cells are adjacent to each other, the total number of shift transitions can be reduced, which indicates that the power consumption can be lowered.

Figure 1. Portion of the X-bits in ISCAS benchmark s38584 [29].

3.3. Weighted Transition Metric (WTM)
A WTM, which was proposed in a previous study [10], is widely used as a method for estimating the scan-shift power and defined as follows:

\[
WTM_i = \sum_{j=1}^{N-1} (S_{ij} \oplus S_{i,j+1}) \times j
\]

In Equation (1), \(S_{ij}\) is the logic value of the jth scan cell in the ith test vector. The number of shift transitions depends not only on the bit difference between the adjacent scan cells but also on the position of the bit difference in the scan chain. Equation (1) calculates the number of shift transitions, reflecting these two factors. The smaller the WTM, the lower the scan-shift power. Therefore, this study aims to reduce the WTM by increasing the correlation of the adjacent scan cells and reordering the scan chain.
4. Proposed Method

This section first presents the characteristics of the correlation distribution between the adjacent scan cells, which is the motivation of the proposed method. The relationship between the adjacent scan correlation and the power consumption and the possibility of increasing the correlation are also discussed. The details of the proposed method are then described. The proposed algorithm consists of three steps, which are described, including example test patterns. Moreover, the effectiveness of the proposed method is confirmed by comparing the WTMIs before and after the scan chain reordering.

4.1. Motivation

Consider the ISCAS benchmark s38584 circuit to illustrate the concept of correlation distribution. Figure 2 illustrates the correlation distribution of the adjacent scan cells when stitched in alphabetical order. This correlation distribution can be obtained as follows. First, a scan chain is stitched alphabetically (a conventional method), and the ATPG is run to obtain the test patterns. Second, the correlation between the adjacent scan cells is obtained by calculating the normalized hamming distance and subtracting it from 1. This procedure is repeated for all adjacent scan cells to obtain a correlation distribution of a circuit. Figure 2 illustrates that the correlation distribution is densest near 0.9 and widely distributed with a wide tail stretched far to the left in a correlation area between 0 and 0.9.

![Figure 2. Correlation distribution of adjacent scan cells in s38584.](image)

The correlation value is an indicator of the degree of similarity between the scan cells. The lower the correlation between the scan cells, the more likely the opposite phase is in the test patterns. A low correlation indicates that switching activities occur mostly between the scan cells during the scan-shift operation. Therefore, a high correlation between adjacent scan cells is advantageous for shift power.

Figure 3 illustrates the heatmap graph of all scan cell-to-cell correlations in four ISCAS benchmark circuits. The closer the color is to green, the higher the correlation. In contrast, the closer the color is to red, the lower the correlation. The scan cells of a weak correlation (red grid, Figure 3) are expected to cause switching activities to occur excessively during scan testing. Therefore, scan cells with a high correlation must be found and placed adjacent to each other to reduce the switching activities. The proposed method applies this approach using a novel scan correlation clustering algorithm. The technique merges high-correlation scan cells while gradually clustering them using the correlation information between the scan cells. The correlation information is obtained from the test patterns, which accurately indicate the switching activities between the scan cells. Consequently, the proposed method can reduce the shift power.
The goal of the proposed method reduces the test-power consumption during scan testing in cryptographic circuits and improve the reliability of cryptographic circuits to guarantee their quality in the manufacturing test. To do this, the proposed method based on the scan chain reordering is performed because of its ability to achieve high power reduction with a simple architecture and can apply to the design circuits with the scan architecture. Therefore, through the proposed method, the scan cells with high correlation are located adjacent to each other to obtain a significant power reduction effect, and, at the same time, reduces the burden on the design because additional hardware is not required.

To perform the proposed method, the test patterns are required as input data, and these test patterns can be easily obtained by using EDA tools. First, the tools synthesize the benchmark circuits and insert scan architectures. Next, the test patterns are obtained after running the ATPG to detect the targeted faults and contain a binary value for each scan cell during the scan-in and -out operations. The input vector is used during the scan-in operation while the response vector is used during the scan-out operation. The switching operation is caused by a logic difference between the adjacent scan cells during the scan-in and -out operations. Therefore, the analysis of the input and response vector reveals each scan cell’s switching behavior during the scan-in and -out operations. The opposite phases between the adjacent scan cells cause switching activities during scan testing; hence, scan cells with a similar phase must be grouped. This grouping information can be obtained by using the correlation distribution between all scan cells. When reordering scan cells based on the correlation distribution, the switching activities will be reduced.

The proposed idea is to group scan cells of high similarity by analyzing the test patterns and place the scan cells adjacently when stitched into scan chains. The proposed method consists of three steps, as shown in Figure 4. First, the distance matrix of the scan cells is constructed by calculating the pairwise distance of the scan cells using the test patterns. Second, scan correlation clustering is performed using the distance matrix, and the resultant dendrogram tree is obtained. Third, the scan chain is stitched in the order of the first-to-last item of the dendrogram leaves. The scan cells with a high correlation are then stitched sequentially, reducing the total number of scan-shift transitions. After this scan chain reordering, the mean of the adjacent scan correlation distribution is shifted to a high value, and the standard deviation is moved to a low value (depicted experimentally in Section 5). Additionally, these three steps can be implemented by an automated system such as the EDA tool. The overall flow of the proposed method is explained for each step with an example test pattern.

4.2. Overall Flow

Figure 3. Heatmap graph of scan cell-to-cell correlation.
4.3. Construction of Distance Matrix

If a fault occurs near the scan-in cell, the test stimulus will contain more errors than when a fault occurs near the scan-out cell. Therefore, the failure in the test response would have spread more than in the case where it is close to the scan-out. Figure 5 illustrates an algorithm for constructing the distance matrix of the scan cells. Both the input and response vectors must be prepared to analyze the correlation between the scan cells during the scan-in and -out operations. The proposed method focuses on reducing shift-power consumption, but the capture power is also critical in digital circuits. Therefore, the 0-filling methodology is applied when generating the test patterns, which is known to reduce the peak capture activity [33]. However, although 0-filling is used to reduce both capture and shift power, the proposed method can use the test patterns of the various filling methodologies. The objective of this step is to construct the distance matrix between all scan cells, which is required for the scan correlation clustering in Step 2. The distance between the scan cells must be defined before constructing the distance matrix. The test patterns contain a logic value of each scan cell; thus, it is reasonable to define the distance between the scan cells as a normalized Hamming distance. Consider two scan cells, FF\(_i\) and FF\(_j\), which are two randomly chosen flip-flops; \(h_{ij}\) is the normalized hamming distance between the two scan cells and defined as follows:

\[
h_{ij} = \frac{H(FF_i, FF_j)}{k}
\]

In Equation (2), \(H(i, j)\) denotes the number of different bits in the test patterns between the FF\(_i\) and FF\(_j\) scan cells, and \(k\) denotes the number of patterns. As shown in lines 5 to 10 in Figure 5, the distance matrix is constructed by calculating \(h_{ij}\) between all the scan cell pair combinations.

The goal of the proposed method is to reduce the total shift transitions; both the input and response vectors’ Hamming distance matrix must be weighted and summed to build the total Hamming distance matrix, as shown in Figure 5. If shift-out transitions are higher than shift-in transitions, adding more weight to the response_dist_matrix, which includes the correlation information of the scan cells in the response vector, is advantageous for reducing the total number of shift transitions. However, the number of shift transitions cannot be obtained before the proposed method is applied. Therefore, it is required to determine the weight in advance, which correlates with the number of shift transitions. In the proposed method, the relative standard deviation (RSD), a standard deviation/mean of the adjacent scan correlation distribution, is used to determine the weight. If RSD is high, that means the number of shift transitions is also high because the correlation of the adjacent scan cells is low and widely distributed. Conversely, if RSD is low, that means the number of shift transitions is also low because the correlation of the adjacent scan cells is high and narrowly distributed.
Algorithm 1 Construction of the distance matrix

1: input: test patterns (input_vector(fill-0) & response_vector)
2: \( k \) = number of test patterns
3: \( H(FF, FF) \) = Hamming distance of \( FF \) to \( FF
4: \# Construct the normalized hamming distance matrix of input and response
5: for \( i = 1 \) to \( n \) do
6:     for \( j = 1 \) to \( n \) do
7:         input_dist_matrix\( (i, j) = H(FF, FF) \) of input_vector / \( k \)
8:         response_dist_matrix\( (i, j) = H(FF, FF) \) of response_vector / \( k \)
9:     end for
10: end for
11: # Determine the weight of input/output dist_matrix
12: input_weight = RSD (standard deviation/mean) of adjacent scan cell’s correlation of input vector
13: response_weight = RSD (standard deviation/mean) of adjacent scan cell’s correlation of response vector
14: # Construct the total hamming distance matrix
15: total_dist_matrix = input_weight \* input_dist_matrix + response_weight \* response_dist_matrix
16: return total_dist_matrix

Figure 5. Algorithm for constructing the distance matrix of scan cells.

The experiments also demonstrate that RSD of the adjacent scan correlation distribution is proportional to the number of shift transitions shown in Figure 6 (discussed in more detail in Section 5). Therefore, to determine the weight of the Hamming distance matrix, the proposed method calculates the input and response vectors’ RSDs of the adjacent scan correlation distribution and uses these values as \( \text{input\_weight} \) and \( \text{output\_weight} \). Consequently, the RSD of the adjacent scan correlation distribution can be used as a weighting factor. Finally, the total Hamming distance matrix is created and then used in the next step.

Figure 6. WTM and relative standard deviation (RSD) of adjacent scan correlation.

Consider the example of reducing the shift-out transitions using the proposed method. The shift-in transitions are not considered in this example, to simplify the explanation. First, a response vector is prepared by performing scan chain stitching with the conventional method, where scan chains are stitched alphabetically, and by running the ATPG with a 0-fill. Figure 7a illustrates the example response vector, which has seven scan cells and ten vectors.
The total number of shift-out transitions is 111 based on the WTM, and five out of the six distance values of the adjacent scan cells are greater than or equal to 0.5. Second, a scan cell-to-cell distance matrix is created by calculating the Hamming distance between each scan cell pair, as shown in Figure 7b. For example, the distance between FF0 and FF1 is 0.5 because 5 out of the 10 binary values in the response vector are different. Based on the distance matrix of Figure 7b, 9 out of the 21 scan cell pairs have distance values less than or equal to 0.4. Therefore, the correlation between the adjacent scan cells can be increased through scan chain reordering by using a scan cell pair with low distance (high correlation).

4.4. Scan Correlation Clustering

Figure 8 illustrates the scan correlation clustering algorithm. In Figure 8, step 2 begins with each scan cell in a separate cluster. During each procedure, the two most-similar scan cell clusters are joined into a single new scan cell cluster. The intercluster distance must be defined to find the two most-similar scan cell clusters because the cluster pairs with the closest intercluster distance can be considered most similar and should be merged.

**Algorithm 2 Scan correlation clustering**

1: input: total distance matrix

2: # Assign each scan cell to its own cluster
3: for \( i = 1 \) to \( n \)
4: \( C_i = \{ x_i \} \)
5: end for
6: \( C = \{ c_1, \ldots, c_n \} \)

7: # Repeatedly selecting and merging pairs of clusters
8: while \( C.\text{size} > 1 \) do
9: \( \{ c_{\text{min}1}, c_{\text{min}2} \} = \text{minimum dist}(C) \) for all \( c_i \) in \( C \)
10: remove \( c_{\text{min}1} \) and \( c_{\text{min}2} \) from \( C \)
11: add \( \{ c_{\text{min}1}, c_{\text{min}2} \} \) to \( C \)
12: end while

13: return dendrogram tree

**Figure 8.** Algorithm for scan correlation clustering.

The average intercluster distance metric is used to evenly consider all the scan cells in a cluster and defined as follows:

\[
\text{dist}(C_h, C_r) = \frac{1}{n_i n_j} \sum_{F_F \in C_h, F_F \in C_r} h_{ij}
\]  

(3)
Equation (3), which is used in the second step of Figure 8, adds all the distances of the scan cell pairs between the clusters and divides by the number of scan cell pairs. The previously obtained $h_{ij}$ that represents the Hamming distance between $FF_i$ and $FF_j$ is used to calculate the distance between the scan cell pairs. After selecting and merging pairs of clusters with the minimum distance, the distance matrix must be updated for a new cluster. Moreover, the cluster pairs are never separated once they are combined in each clustering step. This procedure iterates until only one cluster is left. The total number of iterations performing the scan correlation clustering is the total number of scan cells minus 1 because two small clusters are merged at a time. Finally, the dendrogram tree can be obtained. The dendrogram tree represents the successive agglomerations, starting from one scan cell per cluster until all scan cells belong to one cluster. The leaves at the bottom correspond to a scan cell and are used to decide in which order to stitch. The $y$-axis of the dendrogram tree denotes the distance of the scan cell cluster pairs, where a larger value indicates a higher level of dissimilarity. Figure 9a–f illustrates the simple example of a dendrogram tree of the scan correlation clustering process for each step. It begins with each scan cell being assigned to its own cluster. The clustering is performed six times because the clustering process proceeds by repeatedly combining the two small clusters, with a total of seven scan cells. The red line represents two clusters merged at each step. The cluster pair with the shortest distance is found from the distance matrix obtained from the previous step.

![Figure 9. Scan correlation clustering process from (a) to (f) for dendrogram tree.](image)

The distance of cluster FF1–FF3 is the shortest at 0.1; hence, the FF1–FF3 cluster is merged into one cluster, as shown in Figure 9a. The distance matrix is then updated by recalculating the distance between the FF1–FF3 cluster and the other clusters. In the next step (Figure 9b), FF1–FF3–FF6 becomes one cluster because the distance of the FF1–FF3 and FF6 clusters is shortest at 0.15. This process is iteratively performed until the last all-inclusive cluster remains, resulting in the rightmost dendrogram tree, as shown in Figure 9f. The scan cell list (FF1, FF3, FF6, FF4, FF0, FF2, FF5), which corresponds to the leaves of the dendrogram tree, is then obtained.

4.5. Scan Cluster Reordering

The scan cluster reordering is a final step of the proposed method and determines the order of scan cells. Based on the dendrogram leaves in Figure 9f, the high-correlation scan cells are placed adjacent to each other after the scan correlation clustering. Therefore, the correlation between the adjacent scan cells can be assumed to increase if scan chain stitching is performed in one direction of the leaves. In Step 3, scan chain stitching is performed in the order of the first-to-last item of the dendrogram leaves for low test power. Consider the example response vector after applying the proposed method in Figure 10. The distance between the adjacent scan cells is less than or equal to 0.5, which is much improved compared with the conventional scan chain stitching in Figure 7a. When considering the FF4 and FF5 scan cell pair, the distance between those scan cells is 0.9; moreover, they were adjacent before the scan chain reordering, which indicates heavy switching behavior. However, they are relocated to be adjacent to the other scan cell with a similar phase after applying the proposed method. Consequently, the total number of
shift-out transitions are reduced from 111 to 48, a 57% reduction when compared with the conventional stitching method.

| SCAN IN | FF1 | FF3 | FF6 | FF4 | FF0 | FF2 | FF5 | SCAN OUT | WTM | Improv. |
|---------|-----|-----|-----|-----|-----|-----|-----|----------|-----|---------|
| Patterns | H H H H L L L | H L H L H L | L L H H H H | H H H H H L | L L H L | L L H L | L L H L | 3 15 | 0.1 |
| 1       | 2       | 3       | 4       | 5       | 6       | 7       | 8       | 9       | 10   | 48 63   |
| 0.1     | 0.1     | 0.4     | 0.5     | 0.2     | 0.2     |         |         |         |       |         |

**Figure 10.** WTM of example response vector with the proposed method.

The proposed method can achieve a significant power reduction effect during the scan testing by reordering the highly correlated scan cells to be adjacent. However, when changing the order of scan cells significantly, the routing length increases compared with that of the conventional stitching method based on the physical design—resulting in performance overhead (e.g., latency). Therefore, it is important to decrease the routing length when the proposed method is applied. In the conventional DFT setup, the placement-aware stitching is generally used to reduce the total routing length. The scan partitioning also is performed to relieve the routing overhead between the scan cells, limiting the range of the scan chain stitching by grouping the near scan cells. In the proposed method, this scan partitioning information is used to minimize the routing length. First, the place-aware stitching and scan partitioning are performed by considering the physical layout similar to the conventional DFT setup, and the information of the scan partitions was extracted. The proposed method limits the range of the scan chain reordering to only the scan cells within the scan partitions where each scan partition has a single scan chain. The proposed method can apply the scan chain reordering within each scan partition since the distance matrix can be calculated according to the scan length in a scan chain.

4.6. Test Compression Mode

The proposed method only changes the order of scan cells to minimize test-power consumption and can be scalable to the design methodologies related to the scan architecture. Recently, a test compression is widely used to compress the test data, and it is important to manage the test compression architecture. For the designs including the test compression architecture, the proposed method of managing test compression follows. First, the conventional test compression in alphabetical order is performed on the target design, and the original test patterns are generated using the conventional test compression. By using these test patterns, the distance matrices are created to obtain correlation distribution between the scan cells. In addition, to maintain the number of scan chains, the proposed method creates the distance matrices to be as many as the number of scan chains. Next, hierarchical agglomerative clustering (HAC) technology is performed for the distance matrices and the dendrogram trees are obtained. Finally, the order lists of the scan cells for the low-power testing are obtained through the dendrogram trees, and the new test compression is performed by reordering the scan cells. At this time, not only the order of the scan cells is changed, but also the test compression architecture (i.e., de-compressor and compressor logic) is re-created according to the order of scan cells to be changed. In addition, the new test patterns are generated due to the change of the test compression architecture.
5. Experimental Results
5.1. Evaluation Methodology

In the experiments, the performance of the proposed method was evaluated on the ISCAS'89 and OpenCores benchmark circuits to compare the shift-power reductions. The total number of shift transitions were evaluated using the WTM, which is a widely employed estimation method for shift power, as discussed in Section 3.3. Synopsys Design Compiler was used to synthesize the benchmark circuits, Synopsys DFT Compiler was used for the DFT insertion, and Synopsys TetraMax was used to generate patterns and apply X-filling technology. The proposed method was compared with the pattern-based scan chain reordering method [26,27] and the logic topology-based scan chain stitching method [28] for shift-power reduction. The experiments were conducted using the SAED 32 nm library supported by the Synopsys ARMENIA Education Department.

5.2. Correlation Distribution

For confirming the effectiveness of the proposed method, the correlation distributions of the adjacent scan cells were evaluated with both the proposed and conventional methods, in which the scan chains were stitched alphabetically with the adjacent fill technology applied. The experiments were conducted on four ISCAS'89 circuits and one OpenCores circuit using a kernel density estimation (KDE) plot. KDE is a method of estimating the probability distribution density using a kernel function, such as a Gaussian distribution. A KDE plot is beneficial for simultaneously visualizing multiple distributions compared with a histogram because it smoothes the histogram such that the change in the distribution is visually comprehensible.

As shown in Figure 11, the number on the x-axis denotes the correlation value of the adjacent scan cells, while the number on the y-axis indicates the probability distribution density. The blue region represents the proposed method, while the red region illustrates the conventional stitching method. The higher the y value, the more the correlation of the adjacent scan cells is distributed in the corresponding x-axis region. After applying the proposed method, the mean value of the proposed method was increased while the standard deviation was decreased. Therefore, the RSD (standard deviation/mean) of the proposed method was decreased. The reduced RSD of the correlation distribution indicates that the correlation distribution is narrowly concentrated at high values, which is advantageous for shift-power reduction. Therefore, the correlation distribution of the proposed method was improved such that the switching activities between the adjacent scan cells were reduced for all experimental benchmark circuits.

![Figure 11. Comparison of the correlation distributions of the adjacent scan cells.](image)

Table 1 presents the comparison of the correlations of the adjacent scan cells and the power consumption with the conventional stitching method. The WTM was reduced by 58.28% on average without affecting the test coverage. The RSD of the adjacent scan cells’ correlation was also reduced by 60.31%. Moreover, the RSD of the adjacent scan cells’ correlation has a linear relationship with WTM, which provides an experimental basis for weight calculation of the distance matrix.
5.3. Power Consumption during Scan-Shift Operation

In the experiments, the WTM s were measured to confirm the superiority of the proposed method for shift-power reduction compared with the previous method. The performance of the proposed method was compared with state-of-the-art methods [26–28] using four ISCAS'89 circuits, as shown in Table 2. The proposed method outperformed that in [28], which is one of the latest scan reordering methods, by an average of 43.46%. In [28], the care bits in test vectors are consolidated toward the beginning of the scan chains, and don’t care bits are located toward the end of the scan chains. Hence, the method in [28] has the advantage of reducing the shift-in transitions compared with the conventional method. However, it is not effective in reducing the total number of shift transitions because the shift-out transitions are not considered. Shift-in transitions can be reduced through X-filling technology; however, the response from the combinational logic is random. Consequently, the shift-out transitions tend to be much larger than the shift-in transitions. Therefore, the shift-out transitions must be considered. The proposed method also outperformed the methods in [26] and [27], which considers both the shift-in and shift-out transitions. The experimental results demonstrated that when applying the proposed method, the power consumption was decreased by 28.31% on average in all the experimental benchmark circuits compared with the previous method. The experimental results demonstrate that the proposed method is effective in scan chain reordering for low test power.

In addition, for a circuit with many X-bit portions in the test patterns, the probability of finding a scan cell pair with a strong positive correlation is increased. The experiments were conducted on four ISCAS'89 circuits and one OpenCores circuit to investigate the power reduction effect of the proposed method based on the X-bit portion. The WTM s of the proposed and conventional methods were compared using circuits with various X-bit portions and X-filling (0, adjacent) methodology. The improvement was then evaluated by handling the WTM s of shift-in and shift-out separately. As shown in Table 3, the proposed method has a significant power reduction effect compared to that of the conventional methods with 0-fill and adjacent-fill. Particularly, it can be seen that the shift-out transitions of the proposed method are reduced greatly. This is because the proposed method effectively places highly correlated scan cells adjacent to each other. For or1200 circuit with a 99% X-bit portion, the power reduction rate was 70.80%, which is the highest among the benchmark circuits. Touba [34] asserted that the X-bit density of industrial circuits was 95–99%. Even if the test patterns have low X-bit density, the proposed method can also effectively reduce the power consumption, as shown in Table 3. Therefore, the proposed method can achieve a power reduction effect for the test power in industrial circuits compared with the conventional method.

5.4. Computational Time

The proposed method consists of three steps. Step 3 has a negligible effect on the computational time because no computational process is involved in this step. In contrast, Steps 1 and 2 might cause excessive computational time because, as the circuit size increases, the number of scan cells also increases; the computational time can be excessive due to the iterative computational processes involved in these steps. In the experiments, the computational time of the proposed method was compared with that in [28] using four ISCAS'89 circuits and one OpenCores circuit on the system with the following hardware specifications: Intel(R) Core (TM) i5–4690 CPU at 3.50 GHz with 8 GB RAM.

As presented in Table 4, the computational time is significantly reduced by 91.72% on average compared with that in [28]. In the computational time of the proposed method, based on the or1200 circuit, the computational time is significantly increased compared with the rate at which the number of scan cells increased. However, for large industrial circuits with a substantial number of scan cells, multiple scan chains are used. In general, when the number of scan cells is increased, the number of scan chains is also increased to maintain the proper scan length. Therefore, the computational time for a distance matrix is almost the same for the same scan length.
### Table 1. Comparison of the correlations of adjacent scan cells and power consumption.

| Benchmark | CUT   | Number of Patterns | Conventional Stitching Method (Adjacent Fill) | Proposed Method |
|-----------|-------|--------------------|---------------------------------------------|-----------------|
|           |       |                    | Correlation of Adjacent Scan Cells |                  |                 |
|           |       |                    | Stdev | Mean | RSD (Stdev/ Mean) | WTM Value | Test Coverage | Stdev | Mean | RSD (Stdev/ Mean) | WTM Value | Reduction Rate | Test Coverage |
| ISCAS'89  | s13207| 99                 | 0.133 | 0.888 | 0.150 | 6,946,505 | 100.00% | 0.049 | 0.952 | 0.051 | 65.63% | 2,511,946 | 63.84% | 100.00% |
| ISCAS'89  | s15850| 102                | 0.125 | 0.872 | 0.143 | 4,558,619 | 99.99% | 0.076 | 0.926 | 0.082 | 42.75% | 2,572,503 | 43.57% | 99.99% |
| ISCAS'89  | s38417| 339                | 0.117 | 0.901 | 0.130 | 84,642,514 | 100.00% | 0.039 | 0.926 | 0.042 | 67.57% | 30,839,991 | 63.56% | 100.00% |
| ISCAS'89  | s38584| 121                | 0.132 | 0.830 | 0.159 | 43,629,699 | 100.00% | 0.070 | 0.911 | 0.077 | 51.68% | 21,983,926 | 49.61% | 100.00% |
| OpenCores | or1200| 1948               | 0.057 | 0.986 | 0.058 | 445,492,054 | 99.67% | 0.015 | 0.995 | 0.015 | 73.92% | 130,072,029 | 70.80% | 99.67% |
|           |       |                    | Average reduction rate | 60.31% | 58.28% |

### Table 2. Comparison of power consumption with the previous method.

| CUT   | Number of Scan Cells | Number of Patterns | Previous Method | Proposed Method |
|-------|----------------------|-------------------|-----------------|-----------------|
|       |                      |                   | [26]            | [27]            | [28]            | WTM | Reduction Rate Over [26] | Reduction Rate Over [27] | Reduction Rate Over [28] |
| s13207| 669                  | 99                | 3,663,689       | 2,867,436       | 6,678,015       | 2,511,946 | 31.44% | 12.40% | 62.38% |
| s15850| 597                  | 102               | 2,974,077       | 3,317,747       | 4,487,265       | 2,572,503 | 13.50% | 22.46% | 42.67% |
| s38417| 1636                 | 339               | 39,275,921      | 34,234,908      | 38,107,157      | 30,839,991 | 21.48% | 9.92%  | 19.07% |
| s38584| 1452                 | 121               | 37,449,982      | 25,360,926      | 43,717,854      | 21,983,926 | 41.30% | 13.32% | 49.71% |
|       |                      |                   | Average reduction rate | 26.93% | 14.53% | 43.46% |
Table 3. Power reduction effect according to x-bit portion.

| Benchmark | CUT   | Number of Scan Cells | X-bit Portion in Input Vector | WTM | Conventional Stitching Method (0 Fill) | Conventional Stitching Method (Adjacent Fill) | Proposed Method |
|-----------|-------|----------------------|------------------------------|-----|--------------------------------------|-----------------------------------------------|-----------------|
| ISCAS'89  | s13207| 669                  | 91%                          |     | 1,422,076                           | 4,132,997                                    | 1,272,636       |
| ISCAS'89  | s15850| 597                  | 80%                          |     | 1,577,606                           | 3,102,140                                    | 1,207,100       |
| ISCAS'89  | s38417| 1636                 | 93%                          |     | 20,182,921                          | 59,813,361                                   | 15,814,621      |
| ISCAS'89  | s38584| 1452                 | 82%                          |     | 14,614,319                          | 29,017,581                                   | 10,043,223      |
| OpenCores | or1200| 3430                 | 99%                          |     | 51,996,870                          | 364,592,450                                  | 100,638,047     |

Table 4. Comparison of computational time with the previous method.

| Benchmark | CUT   | Number of Scan Cells | Computational time (s) | [28] | Proposed Method | Reduction Rate |
|-----------|-------|----------------------|------------------------|------|-----------------|----------------|
| ISCAS'89  | s13207| 669                  | 10.5                   | 10.5 | 1.8             | 82.86%         |
| ISCAS'89  | s15850| 597                  | 16.8                   | 16.8 | 1.7             | 89.88%         |
| ISCAS'89  | s38417| 1636                 | 133.3                  | 133.3| 8.5             | 93.62%         |
| ISCAS'89  | s38584| 1452                 | 120.5                  | 120.5| 6.2             | 94.85%         |
| OpenCores | or1200| 3430                 | 2692.3                 | 2692.3| 70.3            | 97.39%         |

Average reduction rate 91.72%
The only difference is the number of distance matrices. Let $S$ be the number of scan cells and $M$ be the number of scan chains, respectively. Then $L$, scan length, is determined from $S/M$. Therefore, the size of the distance matrix is $L \times L$ not $S \times S$. The computation complexity depends not on the number of scan cells but on the scan length, which is the number of scan cells in a scan chain. Consequently, the computational time of the proposed method is not drastically increased as the number of scan cells is increased for large designs. The experiments were conducted to investigate how the computational time varies in proportion to the number of scan chains. Table 5 presents that the computational time was decreased as the number of scan chains increased without affecting the power reduction effect. For the or1200 circuit with 10 scan chains, the computational time was dramatically reduced by seven times. However, for [28], scan chain reordering is performed for all scan cells, and scan cells are assigned to each scan chain. Therefore, the computational time is constant regardless of the number of scan chains. Therefore, the proposed method exhibits superior computational time compared with the previous method.

Table 5. Comparison of computational time with the previous method.

| Benchmark | CUT | Number of Scan Cells | Number of Scan Chains | WTM Conventional Stitching Method (Adjacent Fill) | Proposed Method | Reduction Rate | Computational Time (s) |
|-----------|-----|----------------------|----------------------|-------------------------------------------------|-----------------|------------------|------------------------|
| ISCAS’89  | s13207 | 669                  | 1                    | 6,946,505                                      | 2,511,856       | 63.84%           | 1.8                    |
|           |       |                      | 3                    | 6,851,174                                      | 2,486,976       | 63.70%           | 1.5                    |
|           |       |                      | 5                    | 6,742,775                                      | 2,554,837       | 62.11%           | 1.5                    |
|           |       |                      | 10                   | 7,059,290                                      | 2,572,405       | 63.56%           | 1.0                    |
| ISCAS’89  | s15850 | 597                  | 1                    | 4,558,619                                      | 2,572,503       | 43.57%           | 1.7                    |
|           |       |                      | 3                    | 4,071,616                                      | 2,348,508       | 42.32%           | 1.2                    |
|           |       |                      | 5                    | 4,595,110                                      | 2,627,943       | 42.81%           | 1.2                    |
|           |       |                      | 10                   | 4,694,334                                      | 2,603,947       | 44.53%           | 1.0                    |
| ISCAS’89  | s38417 | 1636                 | 1                    | 84,642,514                                     | 30,839,991      | 63.56%           | 8.5                    |
|           |       |                      | 3                    | 83,243,769                                     | 30,933,385      | 62.84%           | 4.8                    |
|           |       |                      | 5                    | 83,638,924                                     | 30,912,946      | 63.04%           | 3.5                    |
|           |       |                      | 10                   | 84,079,332                                     | 30,167,664      | 64.12%           | 3.3                    |
| ISCAS’89  | s38584 | 1452                 | 1                    | 43,629,699                                     | 21,985,926      | 49.61%           | 6.2                    |
|           |       |                      | 3                    | 42,084,699                                     | 21,450,571      | 49.03%           | 3.5                    |
|           |       |                      | 5                    | 41,195,417                                     | 21,079,695      | 48.83%           | 2.6                    |
|           |       |                      | 10                   | 41,604,006                                     | 21,251,326      | 48.92%           | 2.4                    |
| OpenCores | or1200 | 3430                 | 1                    | 445,492,054                                    | 130,072,029     | 70.80%           | 70.3                   |
|           |       |                      | 3                    | 436,582,213                                    | 133,026,600     | 69.53%           | 21.4                   |
|           |       |                      | 5                    | 423,217,451                                    | 125,695,583     | 70.30%           | 16.2                   |
|           |       |                      | 10                   | 420,989,991                                    | 120,613,632     | 71.35%           | 9.4                    |

5.5. Test Compression Mode

In the experiments, the power reduction effect and test coverage of the proposed method were measured when using the test compression architecture. The experiments were conducted to compare the conventional test compression with the test compression of the proposed method for four ISCAS’89 and one OpenCores benchmark circuits. The experiments were conducted with the compression rate set to 60%. As shown in Table 6, the power consumption was decreased by 7.57% on average in the benchmark circuits compared with the conventional test compression. In these experimental results, it can be seen that the power reduction effect is relatively low compared to when the test compression is not applied. This is because the transition of shift-in operation cannot be reduced due to
the pseudo-random patterns of the test compression and newly created test patterns are used with the proposed method in the test compression. However, the proposed method still can reduce the power consumption during the scan testing and does not change the test coverage significantly. Therefore, it was confirmed that the proposed method with the test compression also has the power reduction effect and does not affect the test coverage.

Table 6. Comparison of power consumption with the test compression.

| CUT     | Conventional Method | Proposed Method |
|---------|---------------------|-----------------|
|         | WTM                 | # of Patterns   |
|         | Number of Patterns | Test Coverage  | WTM | Reduction Rate | # of Patterns | Test Coverage |
| s13207  | 29,240,413          | 234             | 98.25% | 26,745,037    | 8.53%         | 201           | 98.30%       |
| s15850  | 33,484,768          | 276             | 99.20% | 31,392,612    | 6.24%         | 279           | 98.94%       |
| s38417  | 332,923,984         | 440             | 99.37% | 304,752,793   | 8.46%         | 366           | 99.37%       |
| s38584  | 241,802,651         | 402             | 99.49% | 222,196,267   | 8.10%         | 335           | 99.50%       |
| or1200  | 1,283,287,056       | 967             | 99.56% | 1,199,455,085 | 6.53%         | 960           | 99.56%       |

5.6. Performance Overhead

The proposed method can achieve a significant power reduction effect during scan testing by reordering the highly correlated scan cells to be adjacent, and additional hardware is not required because only the order of scan cells is changed. Moreover, the same test patterns can be used to test the circuits. Therefore, the test coverage of the proposed method is equivalent to that of [26–28] and the conventional stitching method. The test times also remain the same during scan testing. However, when changing the order of scan cells significantly, the routing length increases compared with that of the conventional stitching method based on the physical design—resulting in performance overhead (e.g., latency). For example, after the order of the scan cells is determined, when stitching the scan chain according to the order, if the location between the scan cell and the scan cell is physically far apart, requiring a long wire length and making routing inefficient. This performance overhead can be important to the design specifications and hold/setup time violation for flip-flop. Therefore, it is important to check how much the routing length increases when the proposed method is applied. The experiments were conducted to measure the routing length of the proposed method.

Table 7 presents the comparison of the routing length for four ISCAS’89 circuits and one OpenCores circuit. The experimental results show the comparison of the routing length of the conventional stitching and the proposed method, using the number of scan partitions which is proper by considering the number of flip-flops in the benchmark circuits. As shown in Table 7, except for s38584 benchmark circuit, it is confirmed that the proposed method has the routing overhead of 15.93% on average in s13207, s15850, s38417, and or1200 benchmark circuits. Although the s38584 circuit has the routing overhead of about 30%, considering that the impact on the routing length is small in or1200 benchmark circuit, which is a relatively large circuit, the impact on the routing length by the proposed method can be seen to be small. Additionally, the shift clock cycles are longer than the functional clock cycles, the latency generated by the routing overhead does not significantly impact the scan speed because shift clock cycles are sufficiently long. Consequently, the performance overhead is acceptable when considering the size of the routing overhead and the power reduction effect of the proposed method.
Table 7. Comparison of the routing length.

| CUT    | Conventional Method | Proposed Method |
|--------|---------------------|-----------------|
|        | Area (um²) | Net Length (um) | Area (um²) | Net Length (um) |
| s13207 | 1257.85    | 14,025.47      | 1261.98    | 15,340.39      |
| s15850 | 1260.02    | 13,874.40      | 1330.57    | 16,980.72      |
| s38417 | 3534.63    | 40,089.63      | 3485.48    | 45,237.35      |
| s38584 | 3752.28    | 47,762.39      | 3774.31    | 64,565.51      |
| or1200 | 11581.29   | 234,236.28     | 12,540.06  | 279,040.38     |

6. Conclusions

In this paper, a novel scan correlation-aware scan cluster reordering method is proposed for low test power in cryptographic circuits for wireless sensor networks. The novelty of the proposed method is that it performs scan correlation clustering to place high-correlation scan cells adjacent to each other. The algorithm for the proposed method includes three steps. First, a pairwise distance matrix between scan cells is constructed using test patterns. Second, scan correlation clustering is performed using the distance matrix, and a dendrogram tree is obtained as a clustering result. Third, scan chain reordering is performed by traversing the leaves of the dendrogram tree. The proposed method is expected to achieve, on average, an approximate 70% reduction in test power compared with the conventional method, reduce power consumption by 28.31%, and reduce computational time by 91.72%, for all experimental benchmark circuits compared with the previous methods. Consequently, through significant power reduction effect, the proposed method can improve the reliability of cryptography circuits and ensure the security and integrity of information in WSNs.

Author Contributions: Conceptualization, S.L., K.C., J.K. and S.K.; methodology, S.L. and J.K.; software, S.L and K.C.; validation, J.P. and I.L.; formal analysis, J.K.; investigation, S.L.; resources, J.P.; data curation, I.L.; writing—original draft preparation, S.L.; writing—review and editing, S.L.; visualization, S.L.; supervision, S.K.; project administration, S.K.; funding acquisition, S.K. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the MOTIE and KEIT (20012010, Design for Test of Intelligent Processors).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Karakaya, A.; Akleyek, S. A survey on security threats and authentication approaches in wireless sensor networks. In Proceedings of the 6th International Symposium on Digital Forensic and Security (ISDFS), Antalya, Turkey, 22–25 March 2018; pp. 1–4.
2. Xie, H.; Yan, Z.; Yao, Z.; Atiquzzaman, M. Data collection for security measurement in wireless sensor networks: A survey. IEEE Internet Things J. 2018, 6, 2205–2224. [CrossRef]
3. Wang, J.; Gao, Y.; Liu, W.; Lim, W.W.A.S.-J. An asynchronous clustering and mobile data gathering schema based on timer mechanism in wireless sensor networks. Comput. Mater. Contin. 2019, 58, 711–725. [CrossRef]
4. Hao, W.; Xiang, L.; Li, Y.; Yang, P.; Shen, X. Reversible natural language watermarking using synonym substitution and arithmetic coding. Comput. Mater. Contin. 2018, 55, 541–559.
5. Guo, W.Z.; Chen, J.Y.; Chen, G.L.; Zheng, H.F. Trust dynamic task allocation algorithm with Nash equilibrium for heterogeneous wireless sensor network. Secur. Commun. Netw. 2015, 8, 1865–1877. [CrossRef]
6. Cinque, M.; Cotroneo, D.; Di Martino, C.; Russo, S.; Testa, A. Akr-inject: A tool for injecting faults in wireless sensor nodes. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing, Rome, Italy, 23–29 May 2009; pp. 1–8.
7. Wang, W.; Deng, Z.; Wang, J. Enhancing sensor network security with improved internal hardware design. *Sensors* **2019**, *19*, 1752. [CrossRef] [PubMed]

8. Lim, H.; Cheong, M.; Kang, S. Scan-chain-fault diagnosis using regressions in cryptographic chips for wireless sensor networks. *Sensors* **2020**, *20*, 4771. [CrossRef] [PubMed]

9. Shi, C.; Kapur, R. How Power-Aware Test Improves Reliability and Yield. EE Times. EDA News Online. 2004. Available online: [http://www.eetimes.com/document.asp?doc_id=1217891](http://www.eetimes.com/document.asp?doc_id=1217891) (accessed on 7 September 2020).

10. Sankaralingam, R.; Oruganti, R.R.; Toubia, N.A. Static compaction techniques to control scan vector power dissipation. In *Proceedings of the 18th IEEE VLSI Test Symposium*, Montreal, QC, Canada, 30 April–4 May 2000; pp. 35–40.

11. Li, J.; Xu, Q.; Hu, Y.; Li, X. X-filling for simultaneous shift and capture-power reduction in at-speed scan-based testing. *IEEE Trans. Very Large Scale Integr. Syst.* **2009**, *18*, 1081–1092. [CrossRef]

12. Devanathan, V.R.; Ravikumar, C.P.; Kamakoti, V. Glitch-aware pattern generation and optimization framework for power-safe scan test. In *Proceedings of the 25th IEEE VLSI Test Symposium*, Berkeley, CA, USA, 6–10 May 2007; pp. 167–172.

13. Bosio, A.; DiLillo, L.; Girard, P.; Todri, A.; Virazel, A.; Miyase, K.; Wen, X. Power-aware test pattern generation for at-speed LOS test operation. In *Proceedings of the IEEE 2011 Asian Test Symposium*, New Delhi, India, 20–23 November 2011; pp. 506–510.

14. Girard, P.; Guiller, L.; Landrault, C.; Pravossoudovitch, S. A test vector ordering technique for switching activity reduction during test operation. In *Proceedings of the IEEE Ninth Great Lakes Symposium on VLSI*, Ypsilanti, MI, USA, 6–4 March 1999; pp. 24–27.

15. Sivanandam, L.; Periyasamy, S.; Oorkavalan, U.M. Power transition X filling based selective Huffman encoding technique for test-data compression and Scan Power Reduction for SOCs. *Microprocess. Microsyst.* **2010**, *72*, 102937. [CrossRef]

16. Chiu, M.H.; Li, J.M. Jump scan: A DFT technique for low power testing. In *Proceedings of the 23rd IEEE VLSI Test Symposium (VTS’05)*, Palm Springs, CA, USA, 1–5 May 2005; pp. 277–282.

17. Bonhomme, Y.; Girard, P.; Guiller, L.; Landrault, C.; Pravossoudovitch, S. A gated clock scheme for low power scan testing of logic ICs or embedded cores. In *Proceedings of the IEEE 10th Asian Test Symposium*, Kyoto, Japan, 19–21 November 2001; pp. 253–258.

18. Rosinger, P.; Al-Hashimi, B.; Nicolici, N. Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction. *IEEE Trans. Comput. Des. Integr. Circuits Syst.* **2004**, *23*, 1142–1153. [CrossRef]

19. Zhang, J.; Zhang, T.; Zuo, Q. Multi-phase clock scan technique for low test power. In *Proceedings of the IEEE International Symposium on High Density packaging and Microsystem Integration*, Shanghai, China, 26–28 June 2007; pp. 1–5.

20. Lee, J.; Toubia, N.A. Low power test BIST based on scan partitioning. In *Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT’05*, Monterey, CA, USA, 3–5 October 2005; pp. 33–41.

21. Cao, X.; Jiao, H.; Marinissen, E.J. A bypassable scan flip-flop for low power testing with data retention capability. *Trans. Circuits Syst. II Express Briefs* **2021**, *68*, 1123–1128. [CrossRef]

22. Arvaniti, E.; Tsiatouhas, Y. Low-power scan testing: A scan chain partitioning and scan based technique. *J. Electron. Test.* **2014**, *30*, 329–341. [CrossRef]

23. Cui, A.; Yu, T.; Qu, G.; Li, M. An improved scan design for minimization of test power under routing constraint. In *Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, Lisbon, Portugal, 24–27 May 2015; pp. 629–632.

24. Seo, S.; Cho, K.; Lee, Y.-W.; Kang, S. A statistic-based scan chain reordering for energy-quality scalable scan test. *IEEE J. Emerg. Sel. Top. Circuits Syst.* **2018**, *8*, 391–403. [CrossRef]

25. Huang, X.L.; Huang, J.L. A routability constrained scan chain ordering technique for test power reduction. In *Proceedings of the IEEE Asia and South Pacific Conference on Design Automation*, Yokohama, Japan, 24–27 January 2006; p. 5.

26. Wu, Y.Z.; Chao, M.C.-T. Scan-cell reordering for minimizing scan-shift power based on nonspecified test cubes. *ACM Trans. Des. Autom. Electron. Syst.* **2010**, *16*, 1–29. [CrossRef]

27. Seo, S.; Lee, Y.; Lim, H.; Lee, J.; Yoo, H.; Kim, Y.; Kang, S. Scan chain reordering-aware X-filling and stitching for scan shift power reduction. In *Proceedings of the 2015 IEEE 24th Asian Test Symposium (ATS)*, Mumbai, India, 22–25 November 2015; pp. 1–6.

28. Pathak, S.; Grover, A.; Pohit, M.; Bansal, N. LoCCo-based scan chain stitching for low-power DFT. *IEEE Trans. Very Large Scale Integr. Syst.* **2017**, *25*, 3227–3236. [CrossRef]

29. Cho, K.; Kim, J.; Oh, H.; Lee, S.; Kang, S. A new scan chain reordering method for low power consumption based on care bit density. In *Proceedings of the IEEE 2019 International SoC Design Conference (ISOCC)*, Jeju, Korea, 6–9 October 2019; pp. 134–135.

30. Kim, D.; Kim, J.; Ibtisam, M.; Solangi, U.S.; Park, S. Efficient low-power scan test method based on exclusive scan and scan chain reordering. *J. Semicond. Technol. Sci.* **2020**, *20*, 390–404. [CrossRef]

31. Lee, S.; Cho, K.; Choi, S.; Kang, S. A new logic topology-based scan chain stitching for test-power reduction. *IEEE Trans. Circuits Syst. II Express Briefs* **2020**, *67*, 3432–3436. [CrossRef]

32. Lance, G.N.; Williams, W.T. A general theory of classificatory sorting strategies: 1. Hierarchical systems. *Comput. J.* **1967**, *9*, 373–380. [CrossRef]

33. Chandra, A.; Kapur, R. Bounded adjacent fill for low capture power scan testing. In *Proceedings of the 26th IEEE VLSI Test Symposium* (vts 2008), San Diego, CA, USA, 27 April–1 May 2008; pp. 131–138.

34. Toubia, N. Survey of test vector compression techniques. *IEEE Des. Test Comput.* **2006**, *23*, 294–303. [CrossRef]