Checking Robustness Between Weak Transactional Consistency Models

Sidi Mohamed Beillahi(B), Ahmed Bouajjani, and Constantin Enea

Université de Paris, IRIF, CNRS, Paris, France, {beillahi,abou,cenea}@irif.fr

Abstract. Concurrent accesses to databases are typically encapsulated in transactions in order to enable isolation from other concurrent computations and resilience to failures. Modern databases provide transactions with various semantics corresponding to different trade-offs between consistency and availability. Since a weaker consistency model provides better performance, an important issue is investigating the weakest level of consistency needed by a given program (to satisfy its specification). As a way of dealing with this issue, we investigate the problem of checking whether a given program has the same set of behaviors when replacing a consistency model with a weaker one. This property known as robustness generally implies that any specification of the program is preserved when weakening the consistency. We focus on the robustness problem for consistency models which are weaker than standard serializability, namely, causal consistency, prefix consistency, and snapshot isolation. We show that checking robustness between these models is polynomial time reducible to a state reachability problem under serializability. We use this reduction to also derive a pragmatic proof technique based on Lipton’s reduction theory that allows to prove programs robust. We have applied our techniques to several challenging applications drawn from the literature of distributed systems and databases.

Keywords: Transactional databases · Weak consistency · Program verification

1 Introduction

Concurrent accesses to databases are typically encapsulated in transactions in order to enable isolation from other concurrent computations and resilience to failures. Modern databases provide transactions with various semantics corresponding to different trade-offs between consistency and availability. The strongest consistency level is achieved with serializable transactions [41] whose outcome in concurrent executions is the same as if the transactions were executed atomically in some order. Since serializability (SER) carries a significant penalty on availability, modern databases often provide weaker consistency models, e.g., causal consistency (CC) [37], prefix consistency (PC) [21, 24], and snapshot isolation (SI) [11]. Causal consistency requires that if a transaction \( t_1 \) “affects”
another transaction $t_2$, e.g., $t_1$ executes before $t_2$ in the same session or $t_2$ reads a value written by $t_1$, then the updates in these two transactions are observed by any other transaction in this order. Concurrent transactions, which are not causally related to each other, can be observed in different orders, leading to behaviors that are not possible under SER. Prefix consistency requires that there is a total commit order between all the transactions such that each transaction observes all the updates in a prefix of this sequence (PC is stronger than CC). Two transactions can observe the same prefix, which leads to behaviors that are not admitted by SER. Snapshot isolation further requires that two different transactions observe different prefixes if they both write to a common variable.

Since a weaker consistency model provides better performance, an important issue is identifying the weakest level of consistency needed by a program (to satisfy its specification). One way to tackle this issue is checking whether a program $P$ designed under a consistency model $S$ has the same behaviors when run under a weaker consistency model $W$. This property of a program is generally known as robustness against substituting $S$ with $W$. It implies that any specification of $P$ is preserved when weakening the consistency model (from $S$ to $W$). Preserving any specification is convenient since specifications are rarely present in practice.

The problem of checking robustness for a given program has been investigated in several recent works, but only when the stronger model ($S$) is SER, e.g., [9, 10, 12, 18, 25, 39], or sequential consistency in the non-transactional case, e.g., [14, 28, 35]. However, there is a large class of specifications that can be implemented even in the presence of “anomalies”, i.e., behaviors which are not admitted under SER (see [45] for a discussion). In this context, an important question is whether a certain implementation (program) is robust against substituting a weak consistency model, e.g., SI, with a weaker one, e.g., CC.

In this paper, we consider the sequence of increasingly strong consistency models mentioned above, CC, PC, and SI, and investigate the problem of checking robustness for a given program against weakening the consistency model to one in this range. We study the asymptotic complexity of this problem and propose effective techniques for establishing robustness based on abstraction. There are two important cases to consider: robustness against substituting SI with PC and PC with CC, respectively. Robustness against substituting SI with CC can be obtained as the conjunction of these two cases.

In the first case (SI vs PC), checking robustness for a program $P$ is reduced to a reachability (assertion checking) problem in a composition of $P$ under PC with a monitor that checks whether a PC behavior is an “anomaly”, i.e., admitted by $P$ under PC, but not under SI. This approach raises two non-trivial challenges: (1) defining a monitor for detecting PC vs SI anomalies that uses a minimal amount of auxiliary memory (to remember past events), and (2) determining the complexity of checking if the composition of $P$ with the monitor reaches a specific control location under the (weaker) model PC. Interestingly enough, we address these two challenges by studying the relationship between these two weak consistency models, PC and SI, and serializability. The construction of the

\[1\] We assume that the monitor goes to an error location when detecting an anomaly.
Checking Robustness Between Weak Transactional Consistency Models

monitor is based on the fact that the PC vs SI anomalies can be defined as roughly, the difference between the PC vs SER and SI vs SER anomalies (investigated in previous work [12]), and we show that the reachability problem under PC can be reduced to a reachability problem under SER. These results lead to a polynomial-time reduction of this robustness problem (for arbitrary programs) to a reachability problem under SER, which is important from a practical point of view since the SER semantics (as opposed to the PC or SI semantics) can be encoded easily in existing verification tools (using locks to guard the isolation of transactions). These results also enable a precise characterization of the complexity class of this problem.

Checking robustness against substituting PC with CC is reduced to the problem of checking robustness against substituting SER with CC. The latter has been shown to be polynomial-time reducible to reachability under SER in [10]. This surprising result relies on the reduction from PC reachability to SER reachability mentioned above. This reduction shows that a given program \( P \) reaches a certain control location under PC iff a transformed program \( P' \), where essentially, each transaction is split in two parts, one part containing all the reads, and one part containing all the writes, reaches the same control location under SER. Since this reduction preserves the structure of the program, CC vs PC anomalies of a program \( P \) correspond to CC vs SER anomalies of the transformed program \( P' \).

Beyond enabling these reductions, the characterization of classes of anomalies or the reduction from the PC semantics to the SER semantics are also important for a better understanding of these weak consistency models and the differences between them. We believe that these results can find applications beyond robustness checking, e.g., verifying conformance to given specifications.

As a more pragmatic approach for establishing robustness, which avoids a non-reachability proof under SER, we have introduced a proof methodology that builds on Lipton’s reduction theory [38] and the concept of commutativity dependency graph introduced in [9], which represents mover type dependencies between the transactions in a program. We give sufficient conditions for robustness in all the cases mentioned above, which characterize the commutativity dependency graph associated to a given program.

We tested the applicability of these verification techniques on a benchmark containing seven challenging applications extracted from previous work [18, 29, 33]. These techniques are precise enough for proving or disproving the robustness of all these applications, for all combinations of the consistency models.

2 Overview

We give an overview of the robustness problems investigated in this paper, discussing first the case PC vs. CC, and then SI vs PC. We end with an example that illustrates the robustness checking technique based on commutativity arguments.

Robustness PC vs CC. We illustrate the robustness against substituting PC with CC using the FusionTicket and the Twitter programs in Figure 1a and Figure 1c respectively. FusionTicket manages tickets for a number of events, each event being associated with a venue. Its state consists of a two-dimensional map that
stores the number of tickets for an event in a given venue ($r$ is a local variable, and the assignment in $\text{CountTickets}$ is interpreted as a read of the shared state).

The program has two processes and each process contains two transactions. The first transaction creates an event $e$ in a venue $v$ with a number of tickets $n$, and the second transaction computes the total number of tickets for all the events in a venue $v$. A possible candidate for a specification of this program is that the values computed in $\text{CountTickets}$ are monotonically increasing since each such value is computed after creating a new event. Twitter provides a transaction for registering a new user with a given username and password,
which is executed by two parallel processes. Its state contains two maps that record whether a given username has been registered (0 and 1 stand for non-registered and registered, respectively) and the password for a given username. Each transaction first checks whether a given username is free (see the assume statement). The intended specification is that the user must be registered with the given password when the registration transaction succeeds.

A program is robust against substituting PC with CC if its set of behaviors under the two models coincide. We model behaviors of a given program as traces, which record standard control-flow and data-flow dependencies between transactions, e.g., the order between transactions in the same session and whether a transaction reads the value written by another (read-from). The transitive closure of the union of all these dependency relations is called happens-before. Figure 1b pictures a trace of FusionTicket where the concrete values which are read in a transaction are written under comments. In this trace, each process registers a different event but in the same venue and with the same number of tickets, and it ignores the event created by the other process when computing the sum of tickets in the venue.

Figure 1b pictures a trace of FusionTicket under CC, which is a witness that FusionTicket is not robust against substituting PC with CC. This trace is also a violation of the intended specification since the number of tickets is not increasing (the sum of tickets is 3 in both processes). The happens-before dependencies (pictured with HB labeled edges) include the program-order PO (the order between transactions in the same process), and read-write dependencies, since an instance of CountTickets(v) does not observe the value written by the CreateEvent transaction in the other process (the latter overwrites some value that the former reads). This trace is allowed under CC because the transaction CreateEvent(v, e1, 3) executes concurrently with the transaction CountTickets(v) in the other process, and similarly for CreateEvent(v, e2, 3). However, it is not allowed under PC since it is impossible to define a total commit order between CreateEvent(v, e1, 3) and CreateEvent(v, e2, 3) that justifies the reads of both CountTickets(v) transactions (these reads should correspond to the updates in a prefix of this order). For instance, assuming that CreateEvent(v, e1, 3) commits before CreateEvent(v, e2, 3), CountTickets(v) in the second process must observe the effect of CreateEvent(v, e1, 3) as well since it observes the effect of CreateEvent(v, e2, 3). However, this contradicts the fact that CountTickets(v) computes the sum of tickets as being 3.

On the other hand, Twitter is robust against substituting PC with CC. For instance, Figure 1d pictures a trace of Twitter under CC, where the assume in both transactions pass. In this trace, the transactions Register(u,p1) and Register(u,p2) execute concurrently and are unaware of each other’s writes (they are not causally related). The HB dependencies include write-write dependencies since both transactions write on the same location (we consider the transaction in Process 2 to be the last one writing to the Password map), and read-write dependencies since each transaction reads RegisteredUsers that is written by the other. This trace is also allowed under PC since the commit order can be defined
such that Register(u,p1) is ordered before Register(u,p2), and then both transactions read from the initial state (the empty prefix). Note that this trace has a cyclic happens-before which means that it is not allowed under serializability.

**Checking robustness PC vs CC.** We reduce the problem of checking robustness against substituting PC with CC to the robustness problem against substituting SER with CC (the latter reduces to a reachability problem under SER [10]). This reduction relies on a syntactic program transformation that rewrites PC behaviors of a given program P to SER behaviors of another program P'. The program P' is obtained by splitting each transaction t of P into two transactions: the first transaction performs all the reads in t and the second performs all the writes in t (the two are related by program order). Figure 1e shows this transformation applied on Twitter. The trace in Figure 1f is a serializable execution of the transformed Twitter which is “observationally” equivalent to the trace in Figure 1d of the original Twitter, i.e., each read of the shared state returns the same value and the writes on the shared state are applied in the same order (the acyclicity of the happens-before shows that this is a serializable trace). The transformed FusionTicket coincides with the original version because it contains no transaction that both reads and writes on the shared state.

We show that PC behaviors and SER behaviors of the original and transformed program, respectively, are related by a bijection. In particular, we show that any PC vs. CC robustness violation of the original program manifests as a SER vs. CC robustness violation of the transformed program, and vice-versa. For instance, the CC trace of the original Twitter in Figure 1d corresponds to the CC trace of the transformed Twitter in Figure 1f, and the acyclicity of the latter (the fact that it is admitted by SER) implies that the former is admitted by the original Twitter under PC. On the other hand, the trace in Figure 1b is also a CC of the transformed FusionTicket and its cyclicity implies that it is not admitted by FusionTicket under PC, and thus, it represents a robustness violation.

**Robustness SI vs PC.** We illustrate the robustness against substituting SI with PC using Twitter and the Betting program in Figure 1g. Twitter is not robust against substituting SI with PC, the trace in Figure 1d being a witness violation. This trace is also a violation of the intended specification since one of the users registers a password that is overwritten in a concurrent transaction. This PC trace is not possible under SI because Register(u,p1) and Register(u,p2) observe the same prefix of the commit order (i.e., an empty prefix), but they write to a common memory location Password[u] which is not allowed under SI.

On the other hand, the Betting program in Figure 1g, which manages a set of bets, is robust against substituting SI with PC. The first two processes execute one transaction that places a bet of a value v with a unique bet identifier id, assuming that the bet expiration time is not yet reached (bets are recorded in the map Bets). The third process contains a single transaction that settles the betting assuming that the bet expiration time was reached and at least one bet has been placed. This transaction starts by taking a snapshot of the Bets map into a local variable Bets', and then selects a random non-null value (different from ⊥) in the map to correspond to the winning bet. The intended specification
of this program is that the winning bet corresponds to a genuine bet that was placed. Figure 1g pictures a PC trace of Betting where SettleBet observes only the bet of the first process PlaceBet(1,2). The HB dependency towards the second process denotes a read-write dependency (SettleBet reads a cell of the map Bets which is overwritten by the second process). This trace is allowed under SI because no two transactions write to the same location.

Checking robustness SI vs PC. We reduce robustness against substituting PC with CC to a reachability problem under SER. This reduction is based on a characterization of happens-before cycles that are possible under PC but not SI, and the transformation described above that allows to simulate the PC semantics of a program on top of SER. The former is used to define an instrumentation (monitor) for the transformed program that reaches an error state iff the original program is not robust. Therefore, we show that the happens-before cycles in PC traces that are not admitted by SI must contain a transaction that (1) overwrites a value written by another transaction in the cycle and (2) reads a value overwritten by another transaction in the cycle. For instance, the trace of Twitter in Figure 1d is not allowed under SI because Register(u,p2) overwrites a value written by Register(u,p1) (the password) and reads a value overwritten by Register(u,p1) (checking whether the username 𝑢 is registered). The trace of Betting in Figure 1g is allowed under SI because its happens-before is acyclic.

Checking robustness using commutativity arguments. Based on the reductions above, we propose an approximated method for proving robustness based on the concept of mover in Lipton’s reduction theory [38]. A transaction is a left (resp., right) mover if it commutes to the left (resp., right) of another transaction (by a different process) while preserving the computation. We use the notion of mover to characterize the data-flow dependencies in the happens-before. Roughly, there exists a data-flow dependency between two transactions in some execution if one doesn’t commute to the left/right of the other one.

We define a commutativity dependency graph which summarizes the happens-before dependencies in all executions of a transformed program (obtained by splitting the transactions of the original program as explained above), and derive a proof method for robustness which inspects paths in this graph. Two transactions 𝑡₁ and 𝑡₂ are linked by a directed edge iff 𝑡₁ cannot move to the right of 𝑡₂ (or 𝑡₂ cannot move to the left of 𝑡₁), or if they are related by the program order. Moreover, two transactions 𝑡₁ and 𝑡₂ are linked by an undirected edge iff they are the result of splitting the same transaction.

A program is robust against substituting PC with CC if roughly, its commutativity dependency graph does not contain a simple cycle of directed edges with two distinct transactions 𝑡₁ and 𝑡₂, such that 𝑡₁ does not commute left because of another transaction 𝑡₃ in the cycle that reads a variable that 𝑡₁ writes to, and 𝑡₂ does not commute right because of another transaction 𝑡₄ in the cycle (𝑡₃ and 𝑡₄ can coincide) that writes to a variable that 𝑡₂ either reads from or writes.

Traces with an acyclic happens-before are not robustness violations because they are admitted under serializability, which implies that they are admitted under the weaker model SI as well.
\[ \langle \text{prog} \rangle ::= \text{program} \langle \text{process} \rangle^* \]
\[ \langle \text{process} \rangle ::= \text{process} \langle \text{pid} \rangle \text{regs} \langle \text{reg} \rangle^* \langle \text{txn} \rangle^* \]
\[ \langle \text{txn} \rangle ::= \text{begin} \langle \text{read} \rangle^* \langle \text{test} \rangle^* \langle \text{write} \rangle^* \text{commit} \]
\[ \langle \text{read} \rangle ::= \langle \text{label} \rangle : \langle \text{reg} \rangle := \langle \text{var} \rangle ; \text{goto} \langle \text{label} \rangle ; \]
\[ \langle \text{test} \rangle ::= \langle \text{label} \rangle : \text{assume} \langle \text{bexpr} \rangle ; \text{goto} \langle \text{label} \rangle ; \]
\[ \langle \text{write} \rangle ::= \langle \text{label} \rangle : \langle \text{var} \rangle := \langle \text{reg-expr} \rangle ; \text{goto} \langle \text{label} \rangle ; \]

Fig. 2: The syntax of our programming language. \( a^* \) indicates zero or more occurrences of \( a \). \( \langle \text{pid} \rangle, \langle \text{reg} \rangle, \langle \text{label} \rangle, \) and \( \langle \text{var} \rangle \) represent a process identifier, a register, a label, and a shared variable, respectively. \( \langle \text{reg-expr} \rangle \) is an expression over registers while \( \langle \text{bexpr} \rangle \) is a Boolean expression over registers, or the non-deterministic choice \( * \). For instance, Figure 1i shows the commutativity dependency graph of the transformed Betting program, which coincides with the original Betting because PlaceBet(1,2) and PlaceBet(2,3) are write-only transactions and SettleBet() is a read-only transaction. Both simple cycles in Figure 1i contain just two transactions and therefore do not meet the criterion above which requires at least 3 transactions. Therefore, Betting is robust against substituting \( \text{PC} \) with \( \text{CC} \).

A program is robust against substituting \( \text{SI} \) with \( \text{PC} \), if roughly, its commutativity dependency graph does not contain a simple cycle with two successive transactions \( t_1 \) and \( t_2 \) that are linked by an undirected edge, such that \( t_1 \) does not commute left because of another transaction \( t_3 \) in the cycle that writes to a variable that \( t_1 \) writes to, and \( t_2 \) does not commute right because of another transaction \( t_4 \) in the cycle (\( t_3 \) and \( t_4 \) can coincide) that writes to a variable that \( t_2 \) reads from. Betting is also robust against substituting \( \text{SI} \) with \( \text{PC} \) for the same reason (simple cycles of size 2).

3 Consistency Models

Syntax. We present our results in the context of the simple programming language, defined in Figure 2 where a program is a parallel composition of processes distinguished using a set of identifiers \( \mathbb{P} \). A process is a sequence of transactions and each transaction is a sequence of labeled instructions. A transaction starts with a \( \text{begin} \) instruction and finishes with a \( \text{commit} \) instruction. Instructions include assignments to a process-local register from a set \( \mathbb{R} \) or to a shared variable from a set \( \mathbb{V} \), or an assume. The assignments use values from a data domain \( \mathbb{D} \). An assignment to a register \( \langle \text{reg} \rangle := \langle \text{var} \rangle \) is called a \text{read} of the shared-variable \( \langle \text{var} \rangle \) and an assignment to a shared variable \( \langle \text{var} \rangle := \langle \text{reg} \rangle \) is called

\( ^3 \) The transactions \( t_1, t_2, t_3, \) and \( t_4 \) correspond to \( t_1, t_i, t_n, \) and \( t_{i+1} \), respectively, in Theorem 6.

\( ^4 \) The transactions \( t_1, t_2, t_3, \) and \( t_4 \) correspond to \( t_1, t_2, t_n, \) and \( t_3 \), respectively, in Theorem 7.
a write to the shared-variable \( \langle \text{var} \rangle \). The assume \( \langle \text{bexpr} \rangle \) blocks the process if the Boolean expression \( \langle \text{bexpr} \rangle \) over registers is false. It can be used to model conditionals. The goto statement transfers the control to the program location (instruction) specified by a given label. Since multiple instructions can have the same label, goto statements can be used to mimic imperative constructs like loops and conditionals inside transactions.

We assume w.l.o.g. that every transaction is written as a sequence of reads or assume statements followed by a sequence of writes (a single goto statement from the sequence of read/assume instructions transfers the control to the sequence of writes). In the context of the consistency models we study in this paper, every program can be equivalently rewritten as a set of transactions of this form.

To simplify the technical exposition, programs contain a bounded number of processes and each process executes a bounded number of transactions. A transaction may execute an unbounded number of instructions but these instructions concern a bounded number of variables, which makes it impossible to model SQL (select/update) queries that may access tables with a statically unknown number of rows. Our results can be extended beyond these restrictions as explained in Remark 1 and Remark 2.

Semantics. We describe the semantics of a program under four consistency models, i.e., causal consistency (CC), prefix consistency (PC), snapshot isolation (SI), and serializability (SER).

In the semantics of a program under CC, shared variables are replicated across each process, each process maintaining its own local valuation of these variables. During the execution of a transaction in a process, its writes are stored in a transaction log that can be accessed only by the process executing the transaction and that is broadcasted to all the other processes at the end of the transaction. To read a shared variable \( x \), a process \( p \) first accesses its transaction log and takes the last written value on \( x \), if any, and then its own valuation of the shared variable, if \( x \) was not written during the current transaction. Transaction logs are delivered to every process in an order consistent with the causal relation between transactions, i.e., the transitive closure of the union of the program order (the order in which transactions are executed by a process), and the read-from relation (a transaction \( t_1 \) reads-from a transaction \( t_2 \) iff \( t_1 \) reads a value that was written by \( t_2 \)). When a process receives a transaction log, it immediately applies it on its shared-variable valuation.

In the semantics of a program under PC and SI, shared variables are stored in a central memory and each process keeps a local valuation of these variables. When a process starts a new transaction, it fetches a consistent snapshot of the shared variables from the central memory and stores it in its local valuation of these variables. During the execution of a transaction in a process, writes to shared variables are stored in the local valuation of these variables, and in a transaction log. To read a shared variable, a process takes its own valuation of the shared variable. A process commits a transaction by applying the updates in the transaction log on the central memory in an atomic way (to make them visible

\[5\] We consider a variation known as causal convergence [18, 19]
to all processes). Under SI, when a process applies the writes in a transaction log on the central memory, it must ensure that there were no concurrent writes that occurred after the last fetch from the central memory to a shared variable that was written during the current transaction. Otherwise, the transaction is aborted and its effects discarded.

In the semantics of a program under SER, we adopt a simple operational model where we keep a single shared-variable valuation in a central memory (accessed by all processes) with the standard interpretation of read and write statements. Transactions execute serially, one after another.

We use a standard model of executions of a program called trace. A trace represents the order between transactions in the same process, and the data-flow in an execution using standard happens-before relations between transactions.

We assume that each transaction in a program is identified uniquely using a transaction identifier from a set $\mathbb{T}$. Also, $f: \mathbb{T} \to 2^S$ is a mapping that associates each transaction in $\mathbb{T}$ with a sequence of read and write events from the set $S = \{\text{re}(t, x, v), \text{we}(t, x, v) : t \in \mathbb{T}, x \in \mathbb{V}, v \in \mathbb{D}\}$ where $\text{re}(t, x, v)$ is a read of $x$ returning $v$, and $\text{we}(t, x, v)$ is a write of $v$ to $x$.

**Definition 1.** A trace is a tuple $\tau = (\rho, f, \text{TO}, \text{PO}, \text{WR}, \text{WW}, \text{RW})$ where $\rho \subseteq \mathbb{T}$ is a set of transaction identifiers, and

- $\text{TO}$ is a mapping giving the order between events in each transaction, i.e., it associates each transaction $t$ in $\rho$ with a total order $\text{TO}(t)$ on $f(t) \times f(t)$.
- $\text{PO}$ is the program order relation, a strict partial order on $\rho \times \rho$ that orders every two transactions issued by the same process.
- $\text{WR}$ is the read-from relation between distinct transactions $(t_1, t_2) \in \rho \times \rho$ representing the fact that $t_2$ reads a value written by $t_1$.
- $\text{WW}$ is the store order relation on $\rho \times \rho$ between distinct transactions that write to the same shared variable.
- $\text{RW}$ is the conflict order relation between distinct transactions, defined by $\text{RW} = \text{WR}^{-1} \cup \text{WW}$ (denotes the sequential composition of two relations).

For simplicity, for a trace $\tau = (\rho, f, \text{TO}, \text{PO}, \text{WR}, \text{WW}, \text{RW})$, we write $t \in \tau$ instead of $t \in \rho$. We also assume that each trace contains a fictitious transaction that writes the initial values of all shared variables, and which is ordered before any other transaction in program order. Also, $\mathbb{T}_X(\mathbb{P})$ is the set of traces representing executions of program $\mathbb{P}$ under a consistency model $X$.

For each $X \in \{CC, PC, SI, SER\}$, the set of traces $\mathbb{T}_X(\mathbb{P})$ can be described using the set of properties in Table 1. A trace $\tau$ is possible under causal consistency iff there exist two relations $\text{CO}$ a partial order (causal order) and $\text{ARB}$ a total order (arbitration order) that includes $\text{CO}$, such that the properties $\text{AxCausal}$, $\text{AxArb}$, and $\text{AxRetVal}$ hold [15, 29]. $\text{AxCausal}$ guarantees that the program order and the read-from relation are included in the causal order, and $\text{AxArb}$ guarantees that the causal order and the store order are included in the arbitration order. $\text{AxRetVal}$ guarantees that a read returns the value written by the last write in the
Checking Robustness Between Weak Transactional Consistency Models 11

AxCausal \( \text{CO}_0^+ \subseteq \text{CO} \)
AxB \( \text{ARB}_0^+ \subseteq \text{ARB} \)
AxCC \( \text{AxRetVal} \land \text{AxCausal} \land \text{AxArb} \)
AxPrefix \( \text{ARB}; \text{CO} \subseteq \text{CO} \)
AxPC \( \text{AxPrefix} \land \text{AxCC} \)
AxConflict \( \text{WW} \subseteq \text{CO} \)
AxSI \( \text{AxConflict} \land \text{AxPC} \)
AxSer \( \text{AxRetVal} \land \text{AxCausal} \land \text{AxArb} \land \text{CO} = \text{ARB} \)

where

\( \text{CO}_0 = \text{PO} \cup \text{WR} \) and \( \text{ARB}_0 = \text{PO} \cup \text{WR} \cup \text{WW} \)

\( \text{AxRetVal} = \forall t \in \tau. \forall \text{re}(t, x, v) \in f(t) \) we have that

- there exist a transaction \( t_0 = \text{Max}_\text{ARB}(\{t' \in \tau | (t', t) \in \text{CO} \land \exists \text{we}(t', x, \cdot) \in f(t')\}) \)
- and an event \( \text{we}(t_0, x, v) = \text{Max}_{\text{TO}(t_0)}(\{\text{we}(t_0, x, \cdot) \in f(t_0)\}) \).

Table 1: Declarative definitions of consistency models. For an order relation \( \leq \), \( a = \text{Max}_{\leq}(A) \) iff \( a \in A \land \forall b \in A. b \leq a. \)

last transaction that contains a write to the same variable and that is ordered by \( \text{CO} \) before the read’s transaction. We use \( \text{AxCC} \) to denote the conjunction of these three properties. A trace \( \tau \) is possible under prefix consistency iff there exist a causal order \( \text{CO} \) and an arbitration order \( \text{ARB} \) such that \( \text{AxCC} \) holds and the property \( \text{AxPrefix} \) holds as well. \( \text{AxPrefix} \) guarantees that every transaction observes a prefix of transactions that are ordered by \( \text{ARB} \) before it. We use \( \text{AxPC} \) to denote the conjunction of \( \text{AxCC} \) and \( \text{AxPrefix} \). A trace \( \tau \) is possible under snapshot isolation iff there exist a causal order \( \text{CO} \) and an arbitration order \( \text{ARB} \) such that \( \text{AxPC} \) holds and the property \( \text{AxConflict} \) holds. \( \text{AxConflict} \) guarantees that if two transactions write to the same variable then one of them must observe the other. We use \( \text{AxSI} \) to denote the conjunction of \( \text{AxPC} \) and \( \text{AxConflict} \). A trace \( \tau \) is serializable iff there exist a causal order \( \text{CO} \) and an arbitration order \( \text{ARB} \) such that the property \( \text{AxSer} \) holds which implies that the two relations \( \text{CO} \) and \( \text{ARB} \) coincide. Note that for any given program \( \mathcal{P} \), \( \text{Tr}_{\text{SER}}(\mathcal{P}) \subseteq \text{Tr}_{\text{SI}}(\mathcal{P}) \subseteq \text{Tr}_{\text{PC}}(\mathcal{P}) \subseteq \text{Tr}_{\text{CC}}(\mathcal{P}) \). Also, the four consistency models we consider disallow anomalies such as dirty and phantom reads.

For a given trace \( \tau = (\rho, f, \text{TO}, \text{PO}, \text{WR}, \text{WW}, \text{RW}) \), the happens before order is the transitive closure of the union of all the relations in the trace, i.e., \( \text{HB} = (\text{PO} \cup \text{WR} \cup \text{WW} \cup \text{RW})^+ \). A classic result states that a trace \( \tau \) is serializable iff \( \text{HB} \) is acyclic. Note that \( \text{HB} \) is acyclic implies that \( \text{WW} \) is a total order between transactions that write to the same variable, and \( (\text{PO} \cup \text{WR})^+ \) and \( (\text{PO} \cup \text{WR} \cup \text{WW})^+ \) are acyclic.

### 3.1 Robustness

In this work, we investigate the problem of checking whether a program \( \mathcal{P} \) under a semantics \( Y \in \{\text{PC}, \text{SI}\} \) produces the same set of traces as under a weaker semantics \( X \in \{\text{CC}, \text{PC}\} \). When this holds, we say that \( \mathcal{P} \) is robust against \( X \) relative to \( Y \).
**Definition 2.** A program $P$ is called robust against a semantics $X \in \{\text{CC, PC, SI}\}$ relative to a semantics $Y \in \{\text{PC, SI, SER}\}$ such that $Y$ is stronger than $X$ iff $\mathcal{T}\mathcal{R}_X(P) = \mathcal{T}\mathcal{R}_Y(P)$.

If $P$ is not robust against $X$ relative to $Y$ then there must exist a trace $\tau \in \mathcal{T}\mathcal{R}_X(P) \setminus \mathcal{T}\mathcal{R}_Y(P)$. We say that $\tau$ is a robustness violation trace.

We illustrate the notion of robustness on the programs in Figure 3 which are commonly used in the literature. In all programs, transactions of the same process are aligned vertically and ordered from top to bottom. Each read instruction is commented with the value it reads in some execution.

The store buffering (SB) program in Figure 3a contains four transactions that are issued by two distinct processes. We emphasize an execution where $t_2$ reads 0 from $y$ and $t_4$ reads 0 from $x$. This execution is allowed under CC since the two writes by $t_1$ and $t_3$ are not causally dependent. Thus, $t_2$ and $t_4$ are executed without seeing the writes from $t_3$ and $t_1$, respectively. However, this execution is not feasible under PC (which implies that it is not feasible under both SI and SER). In particular, we cannot have neither $(t_1, t_3) \in \text{ARB}$ nor $(t_3, t_1) \in \text{ARB}$ which contradicts the fact that ARB is total order. For example, if $(t_1, t_3) \in \text{ARB}$, then $(t_1, t_4) \in \text{CO}$ (since $\text{ARB}; \text{CO} \subset \text{CO}$) which contradicts the fact that $t_4$ does not see $t_1$. Similarly, $(t_3, t_1) \in \text{ARB}$ implies that $(t_3, t_2) \in \text{CO}$ which contradicts the fact that $t_2$ does not see $t_3$. Thus, SB is not robust against CC relative to PC.

The lost update (LU) program in Figure 3b has two transactions that are issued by two distinct processes. We highlight an execution where both transactions read 0 from $x$. This execution is allowed under PC since both transactions are not causally dependent and can be executed in parallel by the two processes. However, it is not allowed under SI since both transactions write to a common variable (i.e., $x$). Thus, they cannot be executed in parallel and one of them must see the write of the other. Thus, SB is not robust against PC relative to SI.

The write skew (WS) program in Figure 3c has two transactions that are issued by two distinct processes. We highlight an execution where $t_1$ reads 0 from $x$ and $t_2$ reads 0 from $y$. This execution is allowed under SI since both transactions are not causally dependent, do not write to a common variable, and can be executed in parallel by the two processes. However, this execution is not allowed under SER since one of the two transactions must see the write of the other. Thus, WS is not robust against SI relative to SER.

![Fig. 3: Litmus programs](image-url)

(a) Store Buffering (SB).

(b) Lost Update (LU).

(c) Write Skew (WS).

(d) Message Passing (MP).
The message passing (MP) program in Figure 3d has four transactions issued by two processes. Because $t_1$ and $t_2$ are causally dependent, under any semantics X $\in\{\text{CC, PC, SI, SER}\}$ we only have three possible executions of MP, which correspond to either $t_1$ and $t_4$ observing the writes of $t_1$ and $t_2$, or $t_3$ and $t_4$ observe the writes of both $t_1$ and $t_2$, or $t_4$ observes the write of $t_1$ (we highlight the values read in the second case in Figure 3d). Therefore, the executions of this program under the four consistency models coincide. Thus, MP is robust against CC relative to any other model.

4 Robustness Against CC Relative to PC

We show that checking robustness against CC relative to PC can be reduced to checking robustness against CC relative to SER. The crux of this reduction is a program transformation that allows to simulate the PC semantics of a program $\mathcal{P}$ using the SER semantics of a program $\mathcal{P}_\bullet$. Checking robustness against CC relative to SER can be reduced in polynomial time to reachability under SER [10].

Given a program $\mathcal{P}$ with a set of transactions $\text{Tr}(\mathcal{P})$, we define a program $\mathcal{P}_\bullet$ such that every transaction $t \in \text{Tr}(\mathcal{P})$ is split into a transaction $t[r]$ that contains all the read/assume statements in $t$ (in the same order) and another transaction $t[w]$ that contains all the write statements in $t$ (in the same order). In the following, we establish the following result:

**Theorem 1.** A program $\mathcal{P}$ is robust against CC relative to PC iff $\mathcal{P}_\bullet$ is robust against CC relative to SER.

Intuitively, under PC, processes can execute concurrent transactions that fetch the same consistent snapshot of the shared variables from the central memory and subsequently commit their writes. Decoupling the read part of a transaction from the write part allows to simulate such behaviors even under SER.

The proof of this theorem relies on several intermediate results concerning the relationship between traces of $\mathcal{P}$ and $\mathcal{P}_\bullet$. Let $\tau = (\rho, \text{PO}, \text{WR}, \text{WW}, \text{RW}) \in \text{Tr}_X(\mathcal{P})$ be a trace of a program $\mathcal{P}$ under a semantics $X$. We define the trace $\tau_\bullet = (\rho_\bullet, \text{PO}_\bullet, \text{WR}_\bullet, \text{WW}_\bullet, \text{RW}_\bullet)$ where every transaction $t \in \tau$ is split into two transactions $t[r] \in \tau_\bullet$ and $t[w] \in \tau_\bullet$, and the dependency relations are straightforward adaptations, i.e.,

- $\text{PO}_\bullet$ is the smallest transitive relation that includes $(t[r], t[w])$ for every $t$ and $(t[w], t'[r])$ if $(t, t') \in \text{PO},$
- $(t'(w), t[r]) \in \text{WR}_\bullet$, $(t'[w], t[w]) \in \text{WW}_\bullet$, and $(t'[r], t[w]) \in \text{RW}_\bullet$ if $(t', t') \in \text{WR}$, $(t', t) \in \text{WW}$, and $(t', t) \in \text{RW}$, respectively.

For instance, Figure 4 pictures the trace $\tau_\bullet$ for the LU trace $\tau$ given in Figure 3b. For traces $\tau$ of programs that contain singleton transactions, e.g., SB in Figure 3a, $\tau_\bullet$ coincides with $\tau$.

Conversely, for a given trace $\tau_\bullet = (\rho_\bullet, \text{PO}_\bullet, \text{WR}_\bullet, \text{WW}_\bullet, \text{RW}_\bullet) \in \text{Tr}_X(\mathcal{P}_\bullet)$ Fig 4: A trace of the transformed LU program (LU\(_\bullet\)).
For a program $P$ under a semantics $X$, we define the trace $\tau = (\rho, PO, WR, WW, RW)$ where every two components $t[r]$ and $t[w]$ are merged into a transaction $t \in \tau$. The dependency relations are defined in a straightforward way, e.g., if $(t'[w], t[w]) \in WW\tau$ then $(t', t) \in WW$.

The following lemma shows that for any semantics $X \in \{CC, PC, SI\}$, if $\tau \in \mathcal{T}_{X}(P)$ for a program $P$, then $\tau_{\bullet}$ is a valid trace of $P_{\bullet}$ under $X$, i.e., $\tau_{\bullet} \in \mathcal{T}_{X}(P_{\bullet})$. Intuitively, this lemma shows that splitting transactions in a trace and defining dependency relations appropriately cannot introduce cycles in these relations and preserves the validity of the different consistency axioms.

The proof of this lemma relies on constructing a causal order $CO_{\bullet}$ and an arbitration order $ARB_{\bullet}$ for the trace $\tau_{\bullet}$ starting from the analogous relations in $\tau$. In the case of $CC$, these are the smallest transitive relations such that:

- $PO_{\bullet} \subseteq CO_{\bullet} \subseteq ARB_{\bullet}$, and
- if $(t_1,t_2) \in CO$ then $(t_1[w],t_2[r]) \in CO_{\bullet}$, and if $(t_1,t_2) \in ARB$ then $(t_1[w],t_2[r]) \in ARB_{\bullet}$.

For $PC$ and $SI$, $CO_{\bullet}$ must additionally satisfy: if $(t_1,t_2) \in ARB$, then $(t_1[w],t_2[w]) \in CO_{\bullet}$. This is required in order to satisfy the axiom $AxPrefix$, i.e., $ARB_{\bullet} \subset CO_{\bullet}$, when $(t_1[w],t_2[r]) \in ARB_{\bullet}$ and $(t_2[r],t_2[w]) \in CO_{\bullet}$.

This construction ensures that $CO_{\bullet}$ is a partial order and $ARB_{\bullet}$ is a total order because $CO$ is a partial order and $ARB$ is a total order. Also, based on the above rules, we have that: if $(t_1[w],t_2[r]) \in CO_{\bullet}$ then $(t_1,t_2) \in CO$, and similarly, if $(t_1[w],t_2[r]) \in ARB_{\bullet}$ then $(t_1,t_2) \in ARB$.

**Lemma 1.** If $\tau \in \mathcal{T}_{X}(P)$, then $\tau_{\bullet} \in \mathcal{T}_{X}(P_{\bullet})$.

Before presenting a strengthening of Lemma 1 when $X$ is $CC$, we give an important characterization of $CC$ traces. This characterization is stated in terms of acyclicity properties.

**Lemma 2.** $\tau$ is a trace under $CC$ iff $ARB_{0}^{+}$ and $CO_{0}^{+}$:RW are acyclic ($ARB_{0}$ and $CO_{0}$ are defined in Table 3).

Next we show that a trace $\tau$ of a program $P$ is $CC$ iff the corresponding trace $\tau_{\bullet}$ of $P_{\bullet}$ is $CC$ as well. This result is based on the observation that cycles in $ARB_{0}^{+}$ or $CO_{0}^{+}$:RW cannot be broken by splitting transactions.

**Lemma 3.** A trace $\tau$ of $P$ is $CC$ iff the corresponding trace $\tau_{\bullet}$ of $P_{\bullet}$ is $CC$.

The following lemma shows that a trace $\tau$ is $PC$ iff the corresponding trace $\tau_{\bullet}$ is $SER$. The direction in the proof is based on constructing a causal order $CO$ and an arbitration order $ARB$ for the trace $\tau$ from the arbitration order $ARB_{\bullet}$ in $\tau_{\bullet}$ (since $\tau_{\bullet}$ is a trace under serializability $CO_{\bullet}$ and $ARB_{\bullet}$ coincide). These are the smallest transitive relations such that:

- if $(t_1[w],t_2[r]) \in ARB_{\bullet}$ then $(t_1,t_2) \in CO$,
- if $(t_1[w],t_2[w]) \in ARB_{\bullet}$ then $(t_1,t_2) \in ARB$.

\[6\] If $t_1[w]$ is empty ($t_1$ is read-only), then we set $(t_1,t_2) \in ARB$ if $(t_1[r],t_2[w]) \in CO_{\bullet}$. If $t_2[w]$ is empty, then $(t_1,t_2) \in ARB$ if $(t_1[w],t_2[r]) \in CO_{\bullet}$. If both $t_1[w]$ and $t_2[w]$ are empty, then $(t_1,t_2) \in ARB$ if $(t_1[r],t_2[r]) \in CO_{\bullet}$.
The only-if direction is based on the fact that any cycle in the dependency relations of $\tau$ that is admitted under PC (characterized in Lemma 7) is “broken” by splitting transactions. Also, splitting transactions cannot introduce new cycles that do not originate in $\tau$.

**Lemma 4.** A trace $\tau$ is PC iff $\tau^{\bullet}$ is SER

The lemmas above are used to prove Theorem 1 as follows:

**Proof of Theorem 1** For the if direction, assume by contradiction that $\mathcal{P}$ is not robust against CC relative to PC. Then, there must exist a trace $\tau \in \mathcal{T}_{PC}(\mathcal{P}) \setminus \mathcal{T}_{REC}(\mathcal{P})$. Lemmas 3 and 4 imply that the corresponding trace $\tau^\bullet$ of $\mathcal{P}^\bullet$ is CC and not SER. Thus, $\mathcal{P}^\bullet$ is not robust against CC relative to SER. The only-if direction is proved similarly.

Robustness against CC relative to SER has been shown to be reducible in polynomial time to the reachability problem under SER [10]. Given a program $\mathcal{P}$ and a control location $\ell$, the reachability problem under SER asks whether there exists an execution of $\mathcal{P}$ under SER that reaches $\ell$. Therefore, as a corollary of Theorem 1 we obtain the following:

**Corollary 1.** Checking robustness against CC relative to PC is reducible to the reachability problem under SER in polynomial time.

In the following we discuss the complexity of this problem in the case of finite-state programs (bounded data domain). The upper bound follows from Corollary 1 and standard results about the complexity of the reachability problem under sequential consistency, which extend to SER, with a bounded or parametric number of processes [44]. For the lower bound, given an instance $(\mathcal{P}, \ell)$ of the reachability problem under sequential consistency, we construct a program $\mathcal{P}'$ where each statement $s$ of $\mathcal{P}$ is executed in a different transaction that guards the execution of $s$ using a global lock (the lock can be implemented in our programming language as usual, e.g., using a busy wait loop for locking), and where reaching the location $\ell$ enables the execution of a “gadget” that corresponds to the SB program in Figure 3a. Executing each statement under a global lock ensures that every execution of $\mathcal{P}'$ under CC is serializable, and faithfully represents an execution of $\mathcal{P}$ under sequential consistency. Moreover, $\mathcal{P}$ reaches $\ell$ iff $\mathcal{P}'$ contains a robustness violation, which is due to the SB execution.

**Corollary 2.** Checking robustness of a program with a fixed number of variables and bounded data domain against CC relative to PC is PSPACE-complete when the number of processes is bounded and EXPSPACE-complete, otherwise.

### 5 Robustness Against PC Relative to SI

In this section, we show that checking robustness against PC relative to SI can be reduced in polynomial time to a reachability problem under the SER semantics. We reuse the program transformation from the previous section that allows to simulate PC behaviors on top of SER, and additionally, we provide a characterization of traces that distinguish the PC semantics from SI. We use this...
characterization to define an instrumentation (monitor) that is able to detect if a program under \( \text{PC} \) admits such traces.

We show that the happens-before cycles in a robustness violation (against \( \text{PC} \) relative to \( \text{SI} \)) must contain a \( \text{WW} \) dependency followed by a \( \text{RW} \) dependency, and they should not contain two successive \( \text{RW} \) dependencies. This follows from the fact that every happens-before cycle in a \( \text{PC} \) trace must contain either two successive \( \text{RW} \) dependencies, or a \( \text{WW} \) dependency followed by a \( \text{RW} \) dependency. Otherwise, the happens-before cycle would imply a cycle in the arbitration order. Then, any trace under \( \text{PC} \) where all its simple happens-before cycles contain two successive \( \text{RW} \) dependencies is possible under \( \text{SI} \). For instance, the trace of the non-robust \( \text{LU} \) execution in Figure 3b contains \( \text{WW} \) dependency followed by a \( \text{RW} \) dependency and does not contain two successive \( \text{RW} \) dependencies which is disallowed \( \text{SI} \), while the trace of the robust \( \text{WS} \) execution in Figure 3c contains two successive \( \text{RW} \) dependencies. As a first step, we prove the following theorem characterizing traces that are allowed under both \( \text{PC} \) and \( \text{SI} \).

**Theorem 2.** A program \( \mathcal{P} \) is robust against \( \text{PC} \) relative to \( \text{SI} \) iff every happens-before cycle in a trace of \( \mathcal{P} \) under \( \text{PC} \) contains two successive \( \text{RW} \) dependencies.

Before giving the proof of the above theorem, we state several intermediate results that characterize cycles in \( \text{PC} \) or \( \text{SI} \) traces. First, we show that every \( \text{PC} \) trace in which all simple happens-before cycles contain two successive \( \text{RW} \) is also a \( \text{SI} \) trace.

**Lemma 5.** If a trace \( \tau \) is \( \text{PC} \) and all happens-before cycles in \( \tau \) contain two successive \( \text{RW} \) dependencies, then \( \tau \) is \( \text{SI} \).

The proof of Theorem 2 also relies on the following lemma that characterizes happens-before cycles possible under \( \text{SI} \).

**Lemma 6.** [12, 22] If a trace \( \tau \) is \( \text{SI} \), then all its happens-before cycles must contain two successive \( \text{RW} \) dependencies.

**Proof of Theorem 2** For the only-if direction, if \( \mathcal{P} \) is robust against \( \text{PC} \) relative to \( \text{SI} \) then every trace \( \tau \) of \( \mathcal{P} \) under \( \text{PC} \) is \( \text{SI} \) as well. Therefore, by Lemma 6 all cycles in \( \tau \) contain two successive \( \text{RW} \) which concludes the proof of this direction. For the reverse, let \( \tau \) be a trace of \( \mathcal{P} \) under \( \text{PC} \) such that all its happens-before cycles contain two successive \( \text{RW} \). Then, by Lemma 5 we have that \( \tau \) is \( \text{SI} \). Thus, every trace \( \tau \) of \( \mathcal{P} \) under \( \text{PC} \) is \( \text{SI} \).

Next, we present an important lemma that characterizes happens before cycles possible under the \( \text{PC} \) semantics. This is a strengthening of a result in [12] which shows that all happens before cycles under \( \text{PC} \) must have two successive dependencies in \{\text{RW, WW}\} and at least one \( \text{RW} \). We show that the two successive dependencies cannot be \( \text{RW} \) followed \( \text{WW} \), or two successive \( \text{WW} \).

**Lemma 7.** If a trace \( \tau \) is \( \text{PC} \) then all happens-before cycles in \( \tau \) must contain either two successive \( \text{RW} \) dependencies or a \( \text{WW} \) dependency followed by a \( \text{RW} \) dependency.

Combining the results of Theorem 2 and Lemmas 5 and 7 we obtain the following characterization of traces which violate robustness against \( \text{PC} \) relative to \( \text{SI} \).
Theorem 3. A program $\mathcal{P}$ is not robust against PC relative to SI iff there exists a trace $\tau_*$ of $\mathcal{P}$ under SER such that the trace $\tau$ obtained by merging read and write transactions in $\tau_*$ contains a happens-before cycle that does not contain two successive RW dependencies, and it contains a WW dependency followed by a RW dependency.

The results above enable a reduction from checking robustness against PC relative to SI to a reachability problem under the SER semantics. For a program $\mathcal{P}$, we define an instrumentation denoted by $[\mathcal{P}]$, such that $\mathcal{P}$ is not robust against PC relative to SI iff $[\mathcal{P}]$ violates an assertion under SER. The instrumentation consists in rewriting each transaction of $\mathcal{P}$ as shown in Figure 6.

The instrumentation $[\mathcal{P}]$ running under SER simulates the PC semantics of $\mathcal{P}$ using the same idea of decoupling the execution of the read part of a transaction from the write part. It violates an assertion when it simulates a PC trace containing a happens-before cycle as in Theorem 3. The execution corresponding to this trace has the shape given in Figure 5, where $t_#$ is the transaction that occurs between the WW and the RW dependencies, and every transaction executed after $t_#$ (this can be a full transaction in $\mathcal{P}$, or only the read or write part of a transaction in $\mathcal{P}$) is related by a happens-before path to $t_#$ (otherwise, the execution of this transaction can be reordered to occur before $t_#$). A transaction in $\mathcal{P}$ can have its read part included in $\alpha$ and the write part included in $\beta$ or $\gamma$. Also, $\beta$ and $\gamma$ may contain transactions in $\mathcal{P}$ that executed only their read part. It is possible that $t_0 = t$, $\beta = \gamma = \epsilon$, and $\alpha = \epsilon$ (the LU program shown in Figure 3b is an example where this can happen). The instrumentation uses auxiliary variables to track happens-before dependencies, which are explained below.

The instrumentation executes (incomplete) transactions without affecting the auxiliary variables (without tracking happens-before dependencies) (lines 3 and 5) until a non-deterministically chosen point in time when it declares the current transaction as the candidate for $t_#$ (line 9). Only one candidate for $t_#$ can be chosen during the execution. This transaction executes only its reads and it chooses non-deterministically a variable that it could write as a witness for the WW dependency (see lines 16-22). The name of this variable is stored in a global variable $\text{varW}$ (see the definition of $\mathcal{I}_#(x := e)$). The writes are not applied on the shared memory. Intuitively, $t_#$ should be thought as a transaction whose writes are delayed for later, after transaction $t$ in Figure 5 is executed. The instrumentation checks that $t_#$ and $t$ can be connected by some happens-before path that includes the RW and WW dependencies, and that does not contain two consecutive RW dependencies. If it is the case, it violates an assertion at the commit point of $t$. Since the write part of $t_#$ is intuitively delayed to execute after $t$, the process executing $t_#$ is disabled all along the execution (see the assume false).

---

8 This transformation has been defined at the beginning of Section 4.
Transaction "begin (read)" "(test)" "(write)" "commit" is rewritten to:

1 if ( !done )
  \[ I_G( r := x ); \]
2   if ( * )
3     begin <read>" <test>" commit
4       if ( !done )
5         begin <write>" commit
6       else
7         $I(\text{begin}) (I(\langle write\rangle))" I(commit)
8       \[ I_G( x := e ); \]
9     else
10    begin (I(\langle read\rangle))" (I(\langle write\rangle))" I(t)(commit)
11      \[ \text{if ( varW } = \bot \text{ and * )} \]
12      \[ \text{varW } := \langle x \rangle; \]
13    \[ \text{assume false}; \]
14    else if ( * )
15     rdSet' := \emptyset;
16     \[ \text{assume ( varW } = \bot \text{ )} \]
17     wrSet' := \emptyset;
18     \[ \text{done } := \text{true}; \]
19
\[ I( \text{begin} ) : \]
20 begin
21   \[ r := x; \]
22   if ( hbP } = \bot \text{ and } hbP < 2 )
23     \[ \text{rdSet' } := \text{rdSet' } \cup \{ \langle x \rangle \}; \]
24     \[ \text{hb : } = 0; \]
25     \[ \text{if ( \langle x \rangle } \in \text{wrSet } \}
26   else if ( hbP = 2 )
27     \[ \text{if ( hbW[\langle x \rangle } } = 2 ) \]
28     \[ \text{hb } := 0; \]
29     \[ \text{else if ( } \text{hb } = 2; \]
30     \[ \text{assume ( } \text{hb } = 1; \]
31     \[ \text{assert ( } \text{hb } = 2 \text{ or varW } \notin \text{wrSet' } \}; \]
32     if ( hbP } = \bot \text{ or } hbP > hb )
33     \[ \text{hbP } := \text{hb}; \]
34     \[ \text{for each } \langle x \rangle } \in \text{wrSet' } \}
35     \[ \text{if ( } \text{hbW[\langle x \rangle } } = 2 \text{ or } \text{hbW[\langle x \rangle } > hb \}
36     \[ \text{hbW[\langle x \rangle } } = \text{hb}; \]
37     \[ \text{for each } \langle x \rangle } \in \text{rdSet' } \}
38     \[ \text{if ( } \text{hbR[\langle x \rangle } } = 2 \text{ or } \text{hbR[\langle x \rangle } > hb \}
39     \[ \text{hbR[\langle x \rangle } } := \text{hb}; \]
40     \[ \text{rdSet } := \text{rdSet } \cup \text{rdSet' }; \]
41     \[ \text{wrSet } := \text{wrSet } \cup \text{wrSet' }; \]
42     \[ \text{commit } ; \]
43
\[ I( \text{commit} ) : \]
44 begin
45   \[ x := e; \]
46   assert ( \text{hb } = 2 \text{ or varW } \notin \text{wrSet' } \};
47   if ( \text{hbP } = \bot \text{ and } \text{hbP } < 2 )
48     \[ \text{rdSet' } := \text{rdSet' } \cup \{ \langle x \rangle \}; \]
49   \[ \text{hb } := 0; \]
50   \[ \text{if ( } \text{hb } = 2; \]
51   \[ \text{for each } \langle x \rangle } \in \text{wrSet' } \}
52   \[ \text{if ( } \text{hbW[\langle x \rangle } } = 2 \text{ or } \text{hbW[\langle x \rangle } > \text{hb } \}
53   \[ \text{hbW[\langle x \rangle } } = \text{hb}; \]
54   \[ \text{for each } \langle x \rangle } \in \text{rdSet' } \}
55   \[ \text{if ( } \text{hbR[\langle x \rangle } } = 2 \text{ or } \text{hbR[\langle x \rangle } > \text{hb } \}
56   \[ \text{hbR[\langle x \rangle } } := \text{hb}; \]
57   \[ \text{rdSet } := \text{rdSet } \cup \text{rdSet' }; \]
58   \[ \text{wrSet } := \text{wrSet } \cup \text{wrSet' }; \]
59   \[ \text{commit } ; \]
60
\[ I_G( r := x ); \]
61 \[ I_G( x := e ); \]
62 \[ I_G( \text{begin} ) : \]
63 begin
64   \[ r := x; \]
65   if ( \text{hbP } = \bot \text{ and } \text{hbP } < 2 )
66     \[ \text{rdSet' } := \text{rdSet' } \cup \{ \langle x \rangle \}; \]
67     \[ \text{hb } := 0; \]
68     \[ \text{if ( } \text{hb } = 2; \]
69     \[ \text{for each } \langle x \rangle } \in \text{wrSet' } \}
70     \[ \text{if ( } \text{hbW[\langle x \rangle } } = 2 \text{ or } \text{hbW[\langle x \rangle } > \text{hb } \}
71     \[ \text{hbW[\langle x \rangle } } := \text{hb}; \]
72     \[ \text{for each } \langle x \rangle } \in \text{rdSet' } \}
73     \[ \text{if ( } \text{hbR[\langle x \rangle } } = 2 \text{ or } \text{hbR[\langle x \rangle } > \text{hb } \}
74     \[ \text{hbR[\langle x \rangle } } := \text{hb}; \]
75     \[ \text{rdSet } := \text{rdSet } \cup \text{rdSet' }; \]
76     \[ \text{wrSet } := \text{wrSet } \cup \text{wrSet' }; \]
77     \[ \text{commit } ; \]
78
Fig. 6: A program instrumentation for checking robustness against PC relative to SI. The auxiliary variables used by the instrumentation are shared variables, except for \text{hbP}, \text{rdSet' }, and \text{wrSet' }, which are process-local variables, and they are initially set to \bot. This instrumentation uses program constructs which can be defined as syntactic sugar from the syntax presented in Section 3 e.g., if-then-else statements (outside transactions).

After choosing the candidate for \( t_{\# \#} \), the instrumentation uses the auxiliary variables for tracking happens-before dependencies. Therefore, \text{rdSet} and \text{wrSet} record variables read and written, respectively, by transactions that are connected by a happens-before path to \( t_{\#} \) (in a trace of \( P \)). This is ensured by the assume at line 29. During the execution, the variables read or written by a transaction\( t_{\#} \) that writes a variable in \text{rdSet} (see line 56), or reads or writes a variable in \text{wrSet} (see lines 44 and 51), will be added to these sets (see lines 39)

\[ \text{ These are stored in the local variables \text{rdSet}' and \text{wrSet}' while the transaction is running.} \]
Since the variables that \( t_\# \) writes in \( \mathcal{P} \) are not recorded in \( \text{wrSet} \), these happens-before paths must necessarily start with a \( \text{RW} \) dependency (from \( t_\# \)). When the assertion fails (line 30), the condition \( \text{varW} \in \text{wrSet} \) ensures that the current transaction has a \( \text{WW} \) dependency towards the write part of \( t_\# \) (the current transaction plays the role of \( t \) in Figure 5).

The rest of the instrumentation checks that there exists a happens-before path from \( t_\# \) to \( t \) that does not include two consecutive \( \text{RW} \) dependencies, called a \( \text{SI}_- \) path. This check is based on the auxiliary variables whose name is prefixed by \( \text{hb} \) and which take values in the domain \( \{ \bot, 0, 1, 2 \} \) (\( \bot \) represents the initial value). Therefore,

- \( \text{hbR}[\text{}'x'] \) (resp., \( \text{hbW}[\text{}'x'] \)) is 0 iff there exists a transaction \( t' \) that reads \( x \) (resp., writes to \( x \)), such that there exists a \( \text{SI}_- \) path from \( t_\# \) to \( t' \) that ends with a dependency which is not \( \text{RW} \),
- \( \text{hbR}[\text{}'x'] \) (resp., \( \text{hbW}[\text{}'x'] \)) is 1 iff there exists a transaction \( t' \) that reads \( x \) (resp., writes to \( x \)) that is connected to \( t_\# \) by a \( \text{SI}_- \) path, and every \( \text{SI}_- \) path from \( t_\# \) to a transaction \( t'' \) that reads \( x \) (resp., writes to \( x \)) ends with an \( \text{RW} \) dependency,
- \( \text{hbR}[\text{}'x'] \) (resp., \( \text{hbW}[\text{}'x'] \)) is 2 iff there exists no \( \text{SI}_- \) path from \( t_\# \) to a transaction \( t' \) that reads \( x \) (resp., writes to \( x \)).

The local variable \( \text{hbP} \) has the same interpretation, except that \( t' \) and \( t'' \) are instantiated over transactions in the same process (that already executed) instead of transactions that read or write a certain variable. Similarly, the variable \( \text{hb} \) is a particular case where \( t' \) and \( t'' \) are instantiated to the current transaction. The violation of the assertion at line 30 implies that \( \text{hb} \) is 0 or 1, which means that there exists a \( \text{SI}_- \) path from \( t_\# \) to \( t \).

During each transaction that executes after \( t_\# \), the variable \( \text{hb} \) characterizing happens-before paths that end in this transaction is updated every time a new happens-before dependency is witnessed (using the values of the other variables). For instance, when witnessing a \( \text{WR} \) dependency (line 44), if there exists a \( \text{SI}_- \) path to a transaction that writes to \( x \), then the path that continues with the \( \text{WR} \) dependency towards the current transaction is also a \( \text{SI}_- \) path, and the last dependency of this path is not \( \text{RW} \). Therefore, \( \text{hb} \) is set to 0 (see line 46).

Otherwise, if every path to a transaction that writes to \( x \) is not a \( \text{SI}_- \) path, then every path that continues to the current transaction (by taking the \( \text{WR} \) dependency) remains a non \( \text{SI}_- \) path, and \( \text{hb} \) is set to the value of \( \text{hbW}[\text{}'x'] \), which is 2 in this case (see line 48). Before ending a transaction, the value of \( \text{hb} \) can be used to modify the \( \text{hbR}, \text{hbW}, \) and \( \text{hbP} \) variables, but only if those variables contain bigger values (see lines 31–38).

The correctness of the instrumentation is stated in the following theorem.

**Theorem 4.** A program \( \mathcal{P} \) is robust against \( \text{PC} \) relative to \( \text{SI} \) iff the instrumentation in Figure 6 does not violate an assertion when executed under \( \text{SER} \).

Theorem 4 implies the following complexity result for finite-state programs. The lower bound is proved similarly to the case \( \text{CC} \) vs \( \text{PC} \).
Corollary 3. Checking robustness of a program with a fixed number of variables and bounded data domain against PC relative to SI is PSPACE-complete when the number of processes is bounded and EXPSPACE-complete, otherwise.

Checking robustness against CC relative to SI can be also shown to be reducible (in polynomial time) to a reachability problem under SER by combining the results of checking robustness against CC relative to PC and PC relative to SI.

Theorem 5. A program \( \mathcal{P} \) is robust against CC relative to SI iff \( \mathcal{P} \) is robust against CC relative to PC and \( \mathcal{P} \) is robust against PC relative to SI.

Remark 1. Our reductions of robustness checking to reachability apply to an extension of our programming language where the number of processes is unbounded and each process can execute an arbitrary number of times a statically known set of transactions. This holds because the instrumentation in Figure 6 and the one in [10] (for the case CC vs. SER) consist in adding a set of instructions that manipulate a fixed set of process-local or shared variables, which do not store process or transaction identifiers. These reductions extend also to SQL queries that access unbounded size tables. Rows in a table can be interpreted as memory locations (identified by primary keys in unbounded domains, e.g., integers), and SQL queries can be interpreted as instructions that read/write a set of locations in one shot. These possibly unbounded sets of locations can be represented symbolically using the conditions in the SQL queries (e.g., the condition in the WHERE part of a SELECT). The instrumentation in Figure 6 needs to be adapted so that read and write sets are updated by adding sets of locations for a given instruction (represented symbolically as mentioned above).

6 Proving Robustness Using Commutativity Dependency Graphs

We describe an approximated technique for proving robustness, which leverages the concept of left/right mover in Lipton’s reduction theory [38]. This technique reasons on the commutativity dependency graph [9] associated to the transformation \( \mathcal{P}_\bullet \) of an input program \( \mathcal{P} \) that allows to simulate the PC semantics under serializability (we use a slight variation of the original definition of this class of graphs). We characterize robustness against CC relative to PC and PC relative to SI in terms of certain properties that (simple) cycles in this graph must satisfy.

We recall the concept of movers and the definition of commutativity dependency graphs. Given a program \( \mathcal{P} \) and a trace \( \tau = t_1 \cdot \ldots \cdot t_n \in \text{Tr}_{\text{SER}}(\mathcal{P}) \) of \( \mathcal{P} \) under serializability, we say that \( t_i \in \tau \) moves right (resp., left) in \( \tau \) if \( t_1 \cdot \ldots \cdot t_{i-1} \cdot t_i \cdot t_{i+1} \cdot \ldots \cdot t_n \) (resp., \( t_1 \cdot \ldots \cdot t_{i-2} \cdot t_i \cdot t_{i+1} \cdot \ldots \cdot t_n \)) is also a valid execution of \( \mathcal{P} \), and \( t_i \) and \( t_{i+1} \) (resp., \( t_{i-1} \)) are executed by distinct processes, and both traces reach the same end state. A transaction \( t \in \text{Tr}(\mathcal{P}) \) is not a right (resp., left) mover iff there exists a trace \( \tau \in \text{Tr}_{\text{SER}}(\mathcal{P}) \) such that \( t \in \tau \) and \( t \) doesn’t move right (resp., left) in \( \tau \). Thus, when a transaction \( t \) is not a right mover then there must exist another transaction \( t' \in \tau \) which caused \( t \) to
not be permutable to the right (while preserving the end state). Since \( t \) and \( t' \) do not commute, then this must be because of either a write-read, write-write, or a read-write dependency relation between the two transactions. We say that \( t \) is not a right mover because of \( t' \) and a dependency relation that is either write-read, write-write, or read-write. Notice that when \( t \) is not a right mover because of \( t' \) then \( t' \) is not a left mover because of \( t \).

We define \( M_{WR} \) as a binary relation between transactions such that \((t, t') \in M_{WR}\) when \( t \) is not a right mover because of \( t' \) and a write-read dependency (\( t' \) reads some value written by \( t \)). We define the relations \( M_{WW} \) and \( M_{RW} \) corresponding to write-write and read-write dependencies in a similar way. We call \( M_{WR} \), \( M_{WW} \), and \( M_{RW} \) non-mover relations.

The commutativity dependency graph of a program \( \mathcal{P} \) is a graph where vertices represent transactions in \( \mathcal{P} \). Two vertices are linked by a program order edge if the two transactions are executed by the same process. The other edges in this graph represent the “non-mover” relations \( M_{WR} \), \( M_{WW} \), and \( M_{RW} \). Two vertices that represent the two components \( t[w] \) and \( t[r] \) of the same transaction \( t \) (already linked by PO edge) are also linked by an undirected edge labeled by STO (same-transaction relation).

Our results about the robustness of a program \( \mathcal{P} \) are stated over a slight variation of the commutativity dependency graph of \( \mathcal{P} \) (where a transaction is either read-only or write-only). This graph contains additional undirected edges that link every pair of transactions \( t[r] \) and \( t[w] \) of \( \mathcal{P} \) that were originally components of the same transaction \( t \) in \( \mathcal{P} \). Given such a commutativity dependency graph, the robustness of \( \mathcal{P} \) is implied by the absence of cycles of specific shapes. These cycles can be seen as an abstraction of potential robustness violations for the respective semantics (see Theorem 6 and Theorem 7). Figure 7 pictures the commutativity dependency graph for the MP program. Since every transaction in MP is singleton, the two programs MP and MP coincide.

Using the characterization of robustness violations against CC relative to SER from [10] and the reduction in Theorem 1, we obtain the following result concerning the robustness against CC relative to PC.

\[ \text{Theorem 6.} \quad \text{Given a program } \mathcal{P}, \text{ if the commutativity dependency graph of the program } \mathcal{P} \text{ does not contain a simple cycle formed by } t_1 \cdots t_n \text{ such that:} \]

\( - (t_n, t_1) \in M_{RW}; \)
\( - (t_j, t_{j+1}) \in (PO \cup WR)^*, \text{ for } j \in [1, i - 1]; \)
\( - (t_i, t_{i+1}) \in (M_{RW} \cup M_{WW}); \)
\( - (t_j, t_{j+1}) \in (M_{RW} \cup M_{WW} \cup M_{WR} \cup PO), \text{ for } j \in [i + 1, n - 1]. \)

\[ \text{then } \mathcal{P} \text{ is robust against CC relative to PC.} \]

Next we give the characterization of commutativity dependency graphs required for proving robustness against PC relative to SI.
Theorem 7. Given a program $\mathcal{P}$, if the commutativity dependency graph of the program $\mathcal{P}^*$ does not contain a simple cycle formed by $t_1 \cdots t_n$ such that:
- $(t_n, t_1) \in M_{WW}$, $(t_1, t_2) \in STO$, and $(t_2, t_3) \in M_{RW}$;
- $(t_j, t_{j+1}) \in (M_{RW} \cup M_{WW} \cup M_{WR} \cup PO \cup STO)^*$, for $j \in [3, n-1]$;
- $\forall j \in [2, n-2]$.
  - if $(t_j, t_{j+1}) \in M_{RW}$ then $(t_{j+1}, t_{j+2}) \in (M_{WR} \cup PO \cup M_{WW})$;
  - if $(t_{j+1}, t_{j+2}) \in M_{RW}$ then $(t_j, t_{j+1}) \in (M_{WR} \cup PO)$.
- $\forall j \in [3, n-3]$. if $(t_{j+1}, t_{j+2}) \in STO$ and $(t_{j+2}, t_{j+3}) \in M_{RW}$ then $(t_j, t_{j+1}) \in M_{WW}$.

then $\mathcal{P}$ is robust against PC relative to SI.

In Figure 7, we have three simple cycles in the graph:
- $(t_1[w], t_4[r]) \in M_{WR}$ and $(t_4[r], t_1[w]) \in M_{RW}$;
- $(t_2[w], t_3[w]) \in M_{WR}$ and $(t_3[r], t_2[w]) \in M_{RW}$;
- $(t_1[w], t_2[w]) \in PO$, $(t_2[w], t_3[r]) \in M_{WR}$, $(t_3[r], t_4[r]) \in PO$, and $(t_4[r], t_1[w]) \in M_{RW}$.

Notice that none of the cycles satisfies the properties in Theorems 6 and 7. Therefore, MP is robust against CC relative to PC and against PC relative to SI.

Remark 2. For programs that contain an unbounded number of processes, an unbounded number of instantiations of a fixed number of process “templates”, or unbounded loops with bodies that contain entire transactions, a sound robustness check consists in applying Theorem 6 and Theorem 7 to (bounded) programs that contain two copies of each process template, and where each loop is unfolded exactly two times. This holds because the mover relations are “static”, they do not depend on the context in which the transactions execute, and each cycle requiring more than two process instances or more than two loop iterations can be short-circuited to a cycle that exists also in the bounded program. Every outgoing edge from a third instance/iteration can also be taken from the second instance/iteration. Two copies/iterations are necessary in order to discover cycles between instances of the same transaction (the cycles in Theorem 6 and Theorem 7 are simple and cannot contain the same transaction twice). These results extend easily to SQL queries as well because the notion of mover is independent of particular classes of programs or instructions.

7 Experimental Evaluation

We evaluated our approach for checking robustness on 7 applications extracted from the literature on databases and distributed systems, and an application Betting designed by ourselves. Two applications were extracted from the OLTP-Bench benchmark [29]: a vote recording application (Vote) and a consumer review application (Epinions). Three applications were obtained from Github projects (used also in [13]): a distributed lock application for the Cassandra database (CassandraLock [23]), an application for recording trade activities (SimpleCurrencyExchange [17]), and a micro social media application (Twitter [13]). The last two applications are a movie ticketing application (FusionTicket) [33],
and a user subscription application inspired by the Twitter application (Subscription). Each application consists of a set of SQL transactions that can be called an arbitrary number of times from an arbitrary number of processes. For instance, Subscription provides an AddUser transaction for adding a new user with a given username and password, and a RemoveUser transaction for removing an existing user. (The examples in Figure 1 are particular variations of FusionTicket, Twitter, and Betting.) We considered five variations of the robustness problem: the three robustness problems we studied in this paper along with robustness against SI relative to SER and against CC relative to SER. The artifacts are available in a GitHub repository [30].

Table 2: Results of the experiments. The columns titled X-Y stand for the result of applications robustness against X relative to Y.

| Application     | Transactions | CC-PC | PC-SI | CC-SI | SI-SER | CC-SER |
|-----------------|--------------|-------|-------|-------|--------|--------|
| Betting         | 2            | yes   | yes   | yes   | yes    | yes    |
| CassandraLock   | 3            | yes   | yes   | yes   | yes    |        |
| Epinions        | 8            | no    | yes   | no    | yes    | no     |
| FusionTicket    | 3            | no    | no    | yes   | no     |        |
| SimpleCurrencyExchange | 4    | yes   | yes   | yes   | yes    |        |
| Subscription    | 2            | yes   | no    | yes   | no     |        |
| Twitter         | 3            | no    | no    | yes   | no     |        |
| Vote            | 1            | yes   | yes   | yes   | no     | no     |

In the first part of the experiments, we check for robustness violations in bounded-size executions of a given application. For each application, we have constructed a client program with a fixed number of processes (2) and a fixed number of transactions of the corresponding application (at most 2 transactions per process). For each program and pair of consistency models, we check for robustness violations using the reductions to reachability under SER presented in Section 4 and Section 5 in the case of pairs of weak consistency models, and the reductions in [9, 10] when checking for robustness relative to SER.

We check for reachability (assertion violations) using the Boogie program verifier [8]. We model tables as unbounded maps in Boogie and SQL queries as first-order formulas over these maps (that may contain existential or universal quantifiers). To model the uniqueness of primary keys we use Boogie linear types.

Table 2 reports the results of this experiment (cells filled with “no”). Five applications are not robust against at least one of the semantics relative to some other stronger semantics. The runtimes (wall-clock times) for the robustness checks are all under one second, and the memory consumption is around 50 Megabytes. Concerning scalability, the reductions to reachability presented in Section 4 and Section 5 show that checking robustness is as hard as checking reachability (the size of the instrumented program is only linear in the size of the original program). Therefore, checking robustness will also suffer from the

---

10 The Twitter client in Table 2, which is not PC vs CC robust, is different from the one described in Section 2. This client program consists of two processes, each executing FollowUser and AddTweet.
classic state explosion problem when increasing the number of processes. On the other hand, increasing the number of transactions in a process does not seem to introduce a large overhead. Increasing the number of transactions per process in the clients of Epinions, FusionTicket, and SimpleCurrencyExchange from 2 to 5 introduces a running time overhead of at most 25%.

All the robustness violations we report correspond to violations of the intended specifications. For instance: (1) the robustness violation of Epinions against $CC$ relative to $PC$ allows two users to update their ratings for a given product and then when each user queries the overall rating of this product they do not observe the latest rating that was given by the other user, (2) the robustness violation of Subscription against $PC$ relative to $SI$ allows two users to register new accounts with the same identifier, and (3) the robustness violation of Vote against $SI$ relative to $SER$ allows the same user to vote twice. The specification violation in Twitter was reported in [18]. However, it was reported as violation of a different robustness property ($CC$ relative to $SER$) while our work shows that the violation persists when replacing a weak consistency model (e.g., $SI$) with a weaker one (e.g. $CC$). This implies that this specification violation is not present under $SI$ (since it appears in the difference between $CC$ and $SI$ behaviors), which cannot be deduced from previous work.

In the second part of the experiments, we used the technique described in Section 6, based on commutativity dependency graphs, to prove robustness. For each application (set of transactions) we considered a program that for each ordered pair of (possibly identical) transactions in the application, contains two processes executing that pair of transactions. Following Remark 2, the robustness of such a program implies the robustness of a most general client of the application that executes each transaction an arbitrary number of times and from an arbitrary number of processes. We focused on the cases where we could not find robustness violations in the first part. To build the “non-mover” relations $M_{WR}$, $M_{WW}$, and $M_{RW}$ for the commutativity dependency graph, we use the left/right mover check provided by the CIVL verifier [32]. The results are reported in Table 2, the cells filled with “yes”. We showed that the three applications Betting, CassandraLock and SimpleCurrencyExchange are robust against any semantics relative to some other stronger semantics. As mentioned earlier, all these robustness results are established for arbitrarily large executions and clients with an arbitrary number of processes. For instance, the robustness of SimpleCurrencyExchange ensures that when the exchange market owner observes a trade registered by a user, they observe also all the other trades that were done by this user in the past.

In conclusion, our experiments show that the robustness checking techniques we present are effective in proving or disproving robustness of concrete applications. Moreover, it shows that the robustness property for different combinations of consistency models is a relevant design principle, that can help in choosing the right consistency model for realistic applications, i.e., navigating the trade-off between consistency and performance (in general, weakening the consistency leads to better performance).
The consistency models in this paper were studied in several recent works \cite{biswas-enea, 15, 20, 24, 12, 13}. Most of them focused on their operational and axiomatic formalizations. The formal definitions we use in this paper are based on those given in \cite{15, 24}. Biswas and Enea \cite{biswas-enea} shows that checking whether an execution is CC is polynomial time while checking whether it is PC or SI is NP-complete.

The robustness problem we study in this paper has been investigated in the context of weak memory models, but only relative to sequential consistency, against Release/Aquire (RA), TSO and Power \cite{14, 16, 28, 35}. Checking robustness against CC and SI relative to SER has been investigated in \cite{9, 10}. In this work, we study the robustness problem between two weak consistency models, which poses different non-trivial challenges. In particular, previous work proposed reductions to reachability under sequential consistency (or SER) that relied on a concept of minimal robustness violations (w.r.t. an operational semantics), which does not apply in our case. The relationship between PC and SER is similar in spirit to the one given by Biswas and Enea \cite{biswas-enea} in the context of checking whether an execution is PC. However, that relationship was proven in the context of a “weaker” notion of trace (containing only program order and read-from), and it does not extend to our notion of trace. For instance, that result does not imply preserving WW dependencies which is crucial in our case.

Some works describe various over- or under-approximate analyses for checking robustness relative to SER. The works in \cite{12, 17, 18, 25, 39} propose static analysis techniques based on computing an abstraction of the set of computations, which is used for proving robustness. In particular, \cite{18, 39} encode program executions under the weak consistency model using FOL formulas to describe the dependency relations between actions in the executions. These approaches may return false alarms due to the abstractions they consider in their encoding. Note that in this paper, we prove a strengthening of the results of \cite{12} with regard to the shape of happens before cycles allowed under PC.

An alternative to trace-based robustness, is state-based robustness which requires that a program is robust if the sets of reachable states under two semantics coincide. While state-robustness is the necessary and sufficient concept for preserving state-invariants, its verification, which amounts in computing the set of reachable states under the weak semantics models is in general a hard problem. The decidability and the complexity of this problem has been investigated in the context of relaxed memory models such as TSO and Power, and it has been shown that it is either decidable but highly complex (non-primitive recursive), or undecidable \cite{5, 6}. Automatic procedures for approximate reachability/invariant checking have been proposed using either abstractions or bounded analyses, e.g., \cite{1, 4, 7, 27}. Proof methods have also been developed for verifying invariants in the context of weakly consistent models such as \cite{3, 31, 36, 40}. These methods, however, do not provide decision procedures.
[1] Abdulla, P.A., Atig, M.F., Bouajjani, A., Ngo, T.P.: Context-bounded analysis for POWER. In: Legay, A., Margaria, T. (eds.) Tools and Algorithms for the Construction and Analysis of Systems - 23rd International Conference, TACAS 2017, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2017, Uppsala, Sweden, April 22-29, 2017, Proceedings, Part II. Lecture Notes in Computer Science, vol. 10206, pp. 56–74 (2017). https://doi.org/10.1007/978-3-662-54580-5_4

[2] Adya, A.: Weak consistency: A generalized theory and optimistic implementations for distributed transactions. Ph.D. thesis (1999)

[3] Alglave, J., Cousot, P.: Ogre and pythia: an invariance proof method for weak consistency models. In: Castagna, G., Gordon, A.D. (eds.) Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017. pp. 3–18. ACM (2017), http://dl.acm.org/citation.cfm?id=3009883

[4] Alglave, J., Kroening, D., Tautschnig, M.: Partial orders for efficient bounded model checking of concurrent software. In: Sharygina, N., Veith, H. (eds.) Computer Aided Verification - 25th International Conference, CAV 2013, Saint Petersburg, Russia, July 13-19, 2013. Proceedings. Lecture Notes in Computer Science, vol. 8044, pp. 141–157. Springer (2013). https://doi.org/10.1007/978-3-642-39799-8_9

[5] Atig, M.F., Bouajjani, A., Burckhardt, S., Musuvathi, M.: On the verification problem for weak memory models. In: Hermenegildo, M.V., Palsberg, J. (eds.) Proceedings of the 37th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2010, Madrid, Spain, January 17-23, 2010. pp. 7–18. ACM (2010). https://doi.org/10.1145/1706299.1706303

[6] Atig, M.F., Bouajjani, A., Burckhardt, S., Musuvathi, M.: What’s decidable about weak memory models? In: Seidl, H. (ed.) Programming Languages and Systems - 21st European Symposium on Programming, ESOP 2012, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2012, Tallinn, Estonia, March 24 - April 1, 2012. Proceedings. Lecture Notes in Computer Science, vol. 7211, pp. 26–46. Springer (2012). https://doi.org/10.1007/978-3-642-28869-2_2

[7] Atig, M.F., Bouajjani, A., Parlato, G.: Getting rid of store-buffers in TSO analysis. In: Gopalakrishnan, G., Qadeer, S. (eds.) Computer Aided Verification - 23rd International Conference, CAV 2011, Snowbird, UT, USA, July 14-20, 2011. Proceedings. Lecture Notes in Computer Science, vol. 6806,
[8] Barnett, M., Chang, B.E., DeLine, R., Jacobs, B., Leino, K.R.M.: Boogie: A modular reusable verifier for object-oriented programs. In: de Boer, F.S., Bonsangue, M.M., Graf, S., de Roever, W.P. (eds.) Formal Methods for Components and Objects, 4th International Symposium, FMCO 2005, Amsterdam, The Netherlands, November 1-4, 2005, Revised Lectures. Lecture Notes in Computer Science, vol. 4111, pp. 364–387. Springer (2005). https://doi.org/10.1007/11804192_17, https://doi.org/10.1007/978-3-642-22110-1_9

[9] Beillahi, S.M., Bouajjani, A., Enea, C.: Checking robustness against snapshot isolation. In: Dillig, I., Tasiran, S. (eds.) Computer Aided Verification - 31st International Conference, CAV 2019, New York City, NY, USA, July 15-18, 2019, Proceedings, Part II. Lecture Notes in Computer Science, vol. 11562, pp. 286–304. Springer (2019). https://doi.org/10.1007/978-3-030-25543-5_17, https://doi.org/10.1007/978-3-030-25543-5_17

[10] Beillahi, S.M., Bouajjani, A., Enea, C.: Robustness against transactional causal consistency. In: Fokkink, W.J., van Glabbeek, R. (eds.) 30th International Conference on Concurrency Theory, CONCUR 2019, August 27-30, 2019, Amsterdam, the Netherlands. LIPIcs, vol. 140, pp. 30:1–30:18. Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2019). https://doi.org/10.4230/LIPIcs.CONCUR.2019.30, https://doi.org/10.4230/LIPIcs.CONCUR.2019.30

[11] Berenson, H., Bernstein, P.A., Gray, J., Melton, J., O’Neil, E.J., O’Neil, P.E.: A critique of ANSI SQL isolation levels. In: Carey, M.J., Schneider, D.A. (eds.) Proceedings of the 1995 ACM SIGMOD International Conference on Management of Data, San Jose, California, USA, May 22-25, 1995. pp. 1–10. ACM Press (1995). https://doi.org/10.1145/223784.223785, https://doi.org/10.1145/223784.223785

[12] Bernardi, G., Gotsman, A.: Robustness against consistency models with atomic visibility. In: Desharnais, J., Jagadeesan, R. (eds.) 27th International Conference on Concurrency Theory, CONCUR 2016, August 23-26, 2016, Québec City, Canada. LIPIcs, vol. 59, pp. 7:1–7:15. Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2016). https://doi.org/10.4230/LIPIcs.CONCUR.2016.7, https://doi.org/10.4230/LIPIcs.CONCUR.2016.7

[13] Biswas, R., Enea, C.: On the complexity of checking transactional consistency. Proc. ACM Program. Lang. 3(OOPSLA), 165:1–165:28 (2019). https://doi.org/10.1145/3360591, https://doi.org/10.1145/3360591

[14] Bouajjani, A., Derevenetc, E., Meyer, R.: Checking and enforcing robustness against TSO. In: Felleisen, M., Gardner, P. (eds.) Programming Languages and Systems - 22nd European Symposium on Programming, ESOP 2013, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2013, Rome, Italy, March 16-24, 2013. Proceedings. Lecture Notes in Computer Science, vol. 7792, pp.
[15] Bouajjani, A., Enea, C., Guerraoui, R., Hamza, J.: On verifying causal consistency. In: Castagna, G., Gordon, A.D. (eds.) Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017. pp. 626–638. ACM (2017), http://dl.acm.org/citation.cfm?id=3009888

[16] Bouajjani, A., Meyer, R., Möhlmann, E.: Deciding robustness against total store ordering. In: Aceto, L., Henzinger, M., Sgall, J. (eds.) Automata, Languages and Programming - 38th International Colloquium, ICALP 2011, Zurich, Switzerland, July 4-8, 2011, Proceedings, Part II. Lecture Notes in Computer Science, vol. 6756, pp. 428–440. Springer (2011). https://doi.org/10.1007/978-3-642-22012-8_34

[17] Brutschy, L., Dimitrov, D., Müller, P., Vechev, M.T.: Serializability for eventual consistency: criterion, analysis, and applications. In: Castagna, G., Gordon, A.D. (eds.) Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017. pp. 458–472. ACM (2017), http://dl.acm.org/citation.cfm?id=3009895

[18] Brutschy, L., Dimitrov, D., Müller, P., Vechev, M.T.: Static serializability analysis for causal consistency. In: Foster, J.S., Grossman, D. (eds.) Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2018, Philadelphia, PA, USA, June 18-22, 2018. pp. 90–104. ACM (2018). https://doi.org/10.1145/3192366.3192415

[19] Burckhardt, S.: Principles of eventual consistency. Found. Trends Program. Lang. 1(1-2), 1–150 (2014). https://doi.org/10.1561/2500000011

[20] Burckhardt, S., Gotsman, A., Yang, H., Zawirski, M.: Replicated data types: specification, verification, optimality. In: Jagannathan, S., Sewell, P. (eds.) The 41st Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL ’14, San Diego, CA, USA, January 20-21, 2014. pp. 271–284. ACM (2014). https://doi.org/10.1145/2535838.2535848

[21] Burckhardt, S., Leijen, D., Protzenko, J., Fähndrich, M.: Global sequence protocol: A robust abstraction for replicated shared state. In: Boyland, J.T. (ed.) 29th European Conference on Object-Oriented Programming, ECOOP 2015, July 5-10, 2015, Prague, Czech Republic. LIPIcs, vol. 37, pp. 568–590. Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2015). https://doi.org/10.4230/LIPIcs.ECOOP.2015.568

[22] Cahill, M.J., Röhm, U., Fekete, A.D.: Serializable isolation for snapshot databases. ACM Trans. Database Syst. 34(4), 20:1–20:42 (2009). https://doi.org/10.1145/1620585.1620587
Checking Robustness Between Weak Transactional Consistency Models

[23] Cassandra-lock: https://github.com/dekses/cassandra-lock

[24] Cerone, A., Bernardi, G., Gotsman, A.: A framework for transactional consistency models with atomic visibility. In: Aceto, L., de Frutos-Escrig, D. (eds.) 26th International Conference on Concurrency Theory, CONCUR 2015, Madrid, Spain, September 1-4, 2015. LIPIcs, vol. 42, pp. 58–71. Schloss Dagstuhl - Leibniz-Zentrum f¨ur Informatik (2015). https://doi.org/10.4230/LIPIcs.CONCUR.2015.58

[25] Cerone, A., Gotsman, A.: Analysing snapshot isolation. J. ACM 65(2), 11:1–11:41 (2018). https://doi.org/10.1145/3152396

[26] Cerone, A., Gotsman, A., Yang, H.: Algebraic laws for weak consistency. In: Meyer, R., Nestmann, U. (eds.) 28th International Conference on Concurrency Theory, CONCUR 2017, September 5-8, 2017, Berlin, Germany. LIPIcs, vol. 85, pp. 26:1–26:18. Schloss Dagstuhl - Leibniz-Zentrum f¨ur Informatik (2017). https://doi.org/10.4230/LIPIcs.CONCUR.2017.26

[27] Dan, A.M., Meshman, Y., Vechev, M.T., Yahav, E.: Effective abstractions for verification under relaxed memory models. Comput. Lang. Syst. Struct. 47, 62–76 (2017). https://doi.org/10.1016/j.cl.2016.02.003

[28] Derevenetc, E., Meyer, R.: Robustness against power is pspace-complete. In: Esparza, J., Fraigniaud, P., Husfeldt, T., Koutsoupias, E. (eds.) Automata, Languages, and Programming - 41st International Colloquium, ICALP 2014, Copenhagen, Denmark, July 8-11, 2014, Proceedings, Part II. Lecture Notes in Computer Science, vol. 8573, pp. 158–170. Springer (2014). https://doi.org/10.1007/978-3-662-43951-7_14

[29] Difallah, D.E., Pavlo, A., Curino, C., Cudré-Mauroux, P.: Oltp-bench: An extensible testbed for benchmarking relational databases. Proc. VLDB Endow. 7(4), 277–288 (2013). https://doi.org/10.14778/2732240.2732246

[30] Experiments: https://github.com/relative-robustness/artifact

[31] Gotsman, A., Yang, H., Ferreira, C., Najafzadeh, M., Shapiro, M.: ‘cause i’m strong enough: reasoning about consistency choices in distributed systems. In: Bodik, R., Majumdar, R. (eds.) Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2016, St. Petersburg, FL, USA, January 20 - 22, 2016. pp. 371–384. ACM (2016). https://doi.org/10.1145/2837614.2837625

[32] Hawblitzel, C., Petrank, E., Qadeer, S., Tasiran, S.: Automated and modular refinement reasoning for concurrent programs. In: Kroening, D., Pasareanu, C.S. (eds.) Computer Aided Verification - 27th International Conference, CAV 2015, San Francisco, CA, USA, July 18-24, 2015, Proceedings, Part II. Lecture Notes in Computer Science, vol. 9207, pp. 449–465. Springer
[33] Holt, B., Bornholt, J., Zhang, I., Ports, D.R.K., Oskin, M., Ceze, L.: Disciplined inconsistency with consistency types. In: Aguilera, M.K., Cooper, B., Diao, Y. (eds.) Proceedings of the Seventh ACM Symposium on Cloud Computing, Santa Clara, CA, USA, October 5-7, 2016. pp. 279–293. ACM (2016). https://doi.org/10.1145/2987550.2987559 https://doi.org/10.1007/978-3-319-21668-3_26

[34] Kozen, D.: Lower bounds for natural proof systems. In: 18th Annual Symposium on Foundations of Computer Science, Providence, Rhode Island, USA, 31 October - 1 November 1977. pp. 254–266. IEEE Computer Society (1977). https://doi.org/10.1007/978-3-319-21668-3_26

[35] Lahav, O., Margalit, R.: Robustness against release/acquire semantics. In: McKinley, K.S., Fisher, K. (eds.) Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2019, Phoenix, AZ, USA, June 22-26, 2019. pp. 126–141. ACM (2019). https://doi.org/10.1145/3314221.3314604 https://doi.org/10.1007/978-3-319-21668-3_26

[36] Lahav, O., Vafeiadis, V.: Owicki-gries reasoning for weak memory models. In: Halldórsson, M.M., Iwama, K., Kobayashi, N., Speckmann, B. (eds.) Automata, Languages, and Programming - 42nd International Colloquium, ICALP 2015, Kyoto, Japan, July 6-10, 2015. Proceedings, Part II. Lecture Notes in Computer Science, vol. 9135, pp. 311–323. Springer (2015). https://doi.org/10.1007/978-3-662-47666-6_25

[37] Lamport, L.: Time, clocks, and the ordering of events in a distributed system. Commun. ACM 21(7), 558–565 (1978). https://doi.org/10.1145/359545.359563

[38] Lipton, R.J.: Reduction: A method of proving properties of parallel programs. Commun. ACM 18(12), 717–721 (1975). https://doi.org/10.1145/361227.361234

[39] Nagar, K., Jagannathan, S.: Automated detection of serializability violations under weak consistency. In: Schewe, S., Zhang, L. (eds.) 29th International Conference on Concurrency Theory, CONCUR 2018, September 4-7, 2018, Beijing, China. LIPIcs, vol. 118, pp. 41:1–41:18. Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2018). https://doi.org/10.4230/LIPIcs.CONCUR.2018.41

[40] Najafzadeh, M., Gotsman, A., Yang, H., Ferreira, C., Shapiro, M.: The CISE tool: proving weakly-consistent applications correct. In: Alvaro, P., Bessani, A. (eds.) Proceedings of the 2nd Workshop on the Principles and Practice of Consistency for Distributed Data, PaPoC@EuroSys 2016, London, United Kingdom, April 18, 2016. pp. 2:1–2:3. ACM
[41] Papadimitriou, C.H.: The serializability of concurrent database updates. J. ACM 26(4), 631–653 (1979). https://doi.org/10.1145/322154.322158

[42] Perrin, M., Mostéfaoui, A., Jard, C.: Causal consistency: beyond memory. In: Asenjo, R., Harris, T. (eds.) Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2016, Barcelona, Spain, March 12-16, 2016. pp. 26:1–26:12. ACM (2016). https://doi.org/10.1145/2851141.2851170

[43] Raad, A., Lahav, O., Vafeiadis, V.: On the semantics of snapshot isolation. In: Enea, C., Piskac, R. (eds.) Verification, Model Checking, and Abstract Interpretation - 20th International Conference, VMCAI 2019, Cascais, Portugal, January 13-15, 2019. Proceedings. Lecture Notes in Computer Science, vol. 11388, pp. 1–23. Springer (2019). https://doi.org/10.1007/978-3-030-11245-5_1

[44] Rackoff, C.: The covering and boundedness problems for vector addition systems. Theor. Comput. Sci. 6, 223–231 (1978). https://doi.org/10.1016/0304-3975(78)90036-1

[45] Shapiro, M., Ardekani, M.S., Petri, G.: Consistency in 3d. In: Desharnais, J., Jagadeesan, R. (eds.) 27th International Conference on Concurrency Theory, CONCUR 2016, August 23-26, 2016, Québec City, Canada. LIPIcs, vol. 59, pp. 3:1–3:14. Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2016). https://doi.org/10.4230/LIPIcs.CONCUR.2016.3

[46] Shasha, D.E., Snir, M.: Efficient and correct execution of parallel programs that share memory. ACM Trans. Program. Lang. Syst. 10(2), 282–312 (1988). https://doi.org/10.1145/42190.42277

[47] Twitter: https://github.com/edmundophe/cassandra-twitter

Open Access This chapter is licensed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made.

The images or other third party material in this chapter are included in the chapter’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the chapter’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.
A Proofs for Section 4

Proof (Proof of Lemma 2). We start with the case $X = CC$. We first show that $\tau_\circA$ satisfies $AxCausal$ and $AxArb$. For $AxCausal$, let $t'_1 \in \{t_1[r], t_1[w]\}$ and $t'_2 \in \{t_2[r], t_2[w]\}$, such that $(t'_1, t'_2) \in (PO_\circA \cup WR_\circA)^\circ$. By the definition of $CO_\circA$, we have that either $(t'_1 = t_1[r], t'_2 = t_2[w]) \in PO_\circA$ and $t_1 = t_2$ or $(t_1, t_2) \in (PO \cup WR)^\circ$, which implies that $(t_1, t_2) \in CO_\circA$. In both cases we obtain that $(t'_1, t'_2) \in CO_\circA$. The axiom $AxCausal$ can be proved in a similar way.

Next, we show that $\tau_\circA$ satisfies the property $AxRetVal$. Let $t$ be a transaction in $\tau$ that contains a read event $re(t, x, v)$. Let $t_0$ be the transaction in $\tau$ such that

$$t_0 = \text{Max}_{ARB}\{\{t' \in \tau \mid (t', t) \in CO \land \exists we(t', x, \cdot) \in f(t')\}\}.$$ 

The read value $v$ must have been written by $t_0$ since $\tau$ satisfies $AxRetVal$. Thus, the read $re(t, x, v)$ in $t[r]$ of $\tau_\circA$ must return the value written by $t_0[w]$. From the definitions of $CO_\circA$ and $ARB_\circA$, we get

$$t_1[w] \in \{t'[w] \in \tau_\circA \mid (t'[w], t[r]) \in CO_\circA \land \exists we(t'[w], x, \cdot) \in f(t'[w])\}$$

iff

$$t_1 \in \{t' \in \tau \mid (t', t) \in CO \land \exists we(t', x, \cdot) \in f(t')\}$$

because $(t_1[w], t_2[r]) \in CO_\circA$ implies $(t_1, t_2) \in CO$. Since $(t_1[w], t_2[w]) \in ARB_\circA$ implies $(t_1, t_2) \in ARB$, we also obtain that

$$t_0[w] = \text{Max}_{ARB}\{\{t'[w] \in \tau_\circA \mid (t'[w], t[r]) \in CO_\circA \land \exists we(t'[w], x, \cdot) \in f(t'[w])\}\}$$

and since the read $re(t, x, v)$ in $t[r]$ of $\tau_\circA$ returns the value written by $t_0[w]$, $\tau_\circA$ satisfies $AxRetVal$.

For the case $X = PC$, we show that $\tau_\circA$ satisfies the property $AxPrefix$ (the other axioms are proved as in the case of CC). Suppose we have $(t'_1, t'_2) \in ARB_\circA$ and $(t'_2, t'_3) \in CO_\circA$ where $t'_1 \in \{t_1[r], t_1[w]\}$, $t'_2 \in \{t_2[r], t_2[w]\}$, and $t'_3 \in \{t_3[r], t_3[w]\}$. The are five cases to be discussed:

1. $(t'_1 = t_1[r], t'_2 = t_2[w]) \in PO_\circA$ and $t_1 = t_2$ and $(t_2, t_3) \in CO$,
2. $(t_1, t_2) \in ARB$ and $(t_2, t_3) \in CO$,
3. $(t_1, t_2) \in ARB$ and $(t'_2 = t_2[r], t'_3 = t_3[w]) \in PO_\circA$ and $t_2 = t_3$,
4. $(t'_1 = t_1[r], t'_2 = t_2[w]) \in PO_\circA$ and $t_1 = t_2$ and $(t_2, t_3) \in ARB$ and $t'_3 = t_3[w]$,
5. $(t_1, t_2) \in ARB$ and $(t_2, t_3) \in ARB$ and $t'_3 = t_3[w]$.

Cases (a) and (b) imply that $(t_1, t_3) \in CO$ since $ARB; CO \subset ARB$, which implies that $(t'_1, t'_3) \in CO_\circA$. Cases (c), (d), and (e) imply that $(t_1, t_3) \in ARB$ and $t'_3 = t_3[w]$ then we get that $(t_1[w], t_3[w]) \in CO_\circA$ and $t'_3 = t_3[w]$ which means that $(t'_1, t'_3) \in CO_\circA$.

Note that the rule $(t_1[w], t_2[w]) \in CO_\circA$ if $(t_1, t_2) \in ARB$ cannot change the fact that

$$t_1[w] \in \{t'[w] \in \tau_\circA \mid (t'[w], t[r]) \in CO_\circA \land \exists we(t'[w], x, \cdot) \in f(t'[w])\}$$
iff

\[ t_1 \in \{ t' \in \tau \mid (t', t) \in \text{CO} \land \exists \text{we}(t', x, \cdot) \in f(t') \} \]

Thus, the proof of AxRetVal follows as in the previous case.

For the case \( X = \text{SI} \), we show that \( \tau \) satisfies AxConflict. If \((t_1[w], t_2[w]) \in \text{WW}_\bullet\), then \((t_1, t_2) \in \text{WW} \subset \text{CO} \), which implies that \((t_1[w], t_2[r]) \in \text{CO}_\bullet\). Therefore, \((t_1[w], t_2[w]) \in \text{CO}_\bullet\), which concludes the proof. The axiom AxRetVal can be proved as in the previous cases.

**Proof (Proof of Lemma 3).** \((\Rightarrow)\) Let \( \tau \) be a trace under \( \text{CC} \). From AxCausal and AxArb we get that \( \text{ARB}_0^+ \subset \text{ARB} \), and \( \text{ARB}_0^+ \) is acyclic because \( \text{ARB} \) is total order. Assume by contradiction that \( \text{CO}_0^+: \text{RW} \) is cyclic which implies that \( \text{CO}; \text{RW} \) is cyclic since \( \text{CO}_0^+ \subset \text{CO} \), which means that there exist \( t_1 \) and \( t_2 \) such that \((t_1, t_2) \in \text{CO} \) and \((t_2, t_1) \in \text{RW} \). \((t_2, t_1) \in \text{RW} \) implies that there exists \( t_3 \) such that \((t_3, t_1) \in \text{WW} \) and \((t_3, t_2) \in \text{WR} \). Based on the definition of AxRetVal, \( t_3 \) has two possible instances:

- \( t_3 \) corresponds to the "fictional" transaction that wrote the initial values which cannot be the case when \((t_1, t_2) \in \text{CO} \) and \( t_1 \) writes to the same variable that \( t_2 \) reads from,

- \( t_3 \) is the last transaction that occurs before \( t_2 \) that writes the value read by \( t_2 \), which means that \((t_1, t_3) \in \text{ARB} \) which contradicts the fact that \((t_3, t_1) \in \text{WW} \) since \( \text{WW} \subset \text{ARB} \).

\((\Leftarrow)\) Let \( \tau \) be a trace such that \( \text{ARB}_0^+ \) and \( \text{CO}_0^+: \text{RW} \) are acyclic. Then, we define the relations \( \text{CO} \) and \( \text{ARB} \) such that \( \text{CO} = \text{CO}_0^+ \) and \( \text{ARB} = \text{CO} \) is any total order that includes \( \text{ARB}_0^+ \). Then, we obtain that \((\text{CO} \cup \text{WW})^+ \subset \text{ARB} \) and \( \text{CO}; \text{RW} \) is acyclic. Thus, \( \tau \) satisfies the properties AxCausal and AxArb. Next, we will show that \( \tau \) satisfies AxRetVal. Let \( t \) be a transaction in \( \tau \) that contains a read event \( \text{re}(t, x, v) \). Let \( t_0 \) be transaction in \( \tau \) such that

\[ t_0 = \text{Max}_{\text{ARB}}(\{ t' \in \tau \mid (t', t) \in \text{CO} \land \exists \text{we}(t', x, \cdot) \in f(t') \}) \]

then the read must return a value written by \( t_0 \). Assume by contradiction that there exists some other transaction \( t_1 \neq t_0 \) such that \((t_1, t) \in \text{WR} \). Then, we get that \((t_1, t_0) \in \text{ARB} \) and both write to \( x \), therefore, \((t_1, t_0) \in \text{WW} \) since \( \text{WW} \subset \text{ARB} \). Combining \((t_1, t) \in \text{WR} \) and \((t_1, t_0) \in \text{WW} \) we obtain \((t, t_0) \in \text{WR} \) and since \((t_0, t) \in \text{CO} \) then we obtain that \((t, t) \in \text{CO}; \text{RW} \) which contradicts the fact that \( \text{CO}; \text{RW} \) is acyclic. Therefore, the read value was written by \( t_0 \) and \( \tau \) satisfies AxRetVal.

**Proof (Proof of Lemma 3).** The only-if direction follows from Lemma 1. For the if direction: consider a trace \( \tau \), which is \( \text{CC} \). We prove by contradiction that \( \tau \) must be \( \text{CC} \) as well. Assume that \( \tau \) is not \( \text{CC} \) then it must contain a cycle in either \( \text{ARB}_0^+ \) or \( \text{CO}_0^+: \text{RW} \) (based on Lemma 2). In the rest of the proof when we mention a cycle we implicitly refer to a cycle in either \( \text{ARB}_0^+ \) or \( \text{CO}_0^+: \text{RW} \).

Splitting every transaction \( t \in \tau \) in a trace to a pair of transactions \( t[r] \) and \( t[w] \) that occur in this order might not maintain a cycle of \( \tau \). However, we prove...
that this is not possible and our splitting conserves the cycle. Assume we have a vertex \( t \) as part of the cycle. We show that \( t \) can be split into two transactions \( t[r] \) and \( t[w] \) while maintaining the cycle. Note that \( t \) is part of a cycle iff either

1. \((t_1, t) \in ARB_0 \) and \((t, t_2) \in ARB_0 \) or
2. \((t_1, t) \in CO_0 \) and \((t, t_2) \in CO_0 \) or
3. \((t_1, t) \in CO_0 \) and \((t, t_2) \in RW \) or
4. \((t_1, t) \in RW \) and \((t, t_2) \in CO_0 \)

where \( t_1 \) and \( t_2 \) might refer to the same transaction. Thus, by splitting \( t \) to \( t[r] \) and \( t[w] \), the above four cases imply that:

1. If \((t_2, t) \in CO_0 \) and \((t, t_2) \in ARB_0 \) then \((t_1[r], t)[r]) \in (PO_\sigma \cup WR_\sigma) \) and \((t[w], t_2) \in (PO_\sigma \cup WR_\sigma \cup WW_\sigma) \) where \( t_1[r] \in \{t_1[r], t_1[w]\} \) and \( t_2 \in \{t_2[r], t_2[w]\} \).
   This maintains the vertices \( t_1[r] \) and \( t_2 \) connected in the cycle formed by the dependency relations of \( \tau_\sigma \) since \((t[r], t[w]) \in PO_\sigma \);
2. If \((t_1, t) \in WW \) and \((t, t_2) \in ARB_0 \) then \((t_1[r], t[w]) \in WW_\sigma \) and \((t[w], t_2) \in (PO_\sigma \cup WR_\sigma \cup WW_\sigma) \) which maintains the vertices \( t_1[r] \) and \( t_2 \) connected in the cycle formed by the dependency relations of \( \tau_\sigma \):
3. If \((t_1, t) \in CO_0 \) and \((t, t_2) \in RW \) then \((t_1[r], t[r]) \in (PO_\sigma \cup WR_\sigma) \) and \((t[r], t_2) \in RW_\sigma \) which maintains the vertices \( t_1[r] \) and \( t_2 \) connected in the cycle formed by the dependency relations of \( \tau_\sigma \):
4. If \((t_1, t) \in RW \) and \((t_2, t) \in CO_0 \) then \((t_1[r], t[w]) \in RW_\sigma \) and \((t[w], t_2) \in (PO_\sigma \cup WR_\sigma) \) which maintains the vertices \( t_1[r] \) and \( t_2 \) connected in the cycle formed by the dependency relations of \( \tau_\sigma \) as well.

Therefore, doing the splitting creates a cycle in either \((PO_\sigma \cup WR_\sigma \cup WW_\sigma)^+ \) or \((PO_\sigma \cup WR_\sigma)^+; RW_\sigma \) which implies that \( \tau_\sigma \) is not \( CO \), a contradiction.

**Proof (Proof of Lemma 4):** \( (\Leftarrow) \) Assume that \( \tau_\sigma \) is SER. We will show that \( \tau \) is PC. Notice that if \((t_1, t_2) \in CO_0^+ \) then \((t_1[w], t_2[r]) \in ARB_\sigma \) which implies that \((t_1, t_2) \in CO \). Similarly, if \((t_1, t_2) \in ARB_0^+ \) then \((t_1[w], t_2[w]) \in ARB_\sigma \) or \((t_1[w], t_2[r]) \in ARB_\sigma \) which implies that \((t_1[w], t_2[w]) \in ARB_\sigma \) which in both cases implies that \((t_1, t_2) \in ARB \). Thus, \( \tau \) satisfies the properties AxCausal and AxArb.

Now assume that \((t_1, t_2) \in ARB \) and \((t_2, t_3) \in CO \). We show that \((t_1, t_3) \in CO \). The assumption implies that \((t_1[w], t_2[w]) \in ARB_\sigma \) and \((t_2[w], t_3[r]) \in ARB_\sigma \), which means that \((t_1[w], t_3[r]) \in ARB_\sigma \). Therefore, \((t_1, t_3) \in CO \) and \( \tau \) satisfies the property AxRetVal.

Concerning AxRetVal, let \( t \) be a transaction in \( \tau \) that contains a read event \( re(t, x, v) \). Let \( t_0 \) be transaction in \( \tau \) such that

\[
t_0 = \text{Max}_{ARB}\{\{t' \in \tau \mid (t', t) \in CO \land \exists \text{we}(t', x, \cdot) \in f(t')\}\}.
\]

We show that the read must return a value written by \( t_0 \). The definitions of CO and ARB imply that

\[
t_1[w] \in \{t'[w] \in \tau_\sigma \mid (t'[w], t[r]) \in ARB_\sigma \land \exists \text{we}(t'[w], x, \cdot) \in f(t'[w])\}
\]
iff
\[ t_1 \in \{ t' \in \tau \mid (t', t) \in \text{CO} \land \exists \text{we}(t', x, \cdot) \in f(t') \} \]
because \((t_1[w], t_2[r]) \in ARB\) implies \((t_1, t_2) \in \text{CO}\). Then, we obtain that
\[ t_0[w] = \text{Max}_{ARB}(\{ (t'[w] \in \tau \mid (t'[w], t[r]) \in ARB \land \exists \text{we}(t'[w], x, \cdot) \in f(t'[w]) \}) \]
and since \(\tau\) is SER we know that the read must return the value written by \(t_0[w]\). Thus, the read returns the value written by \(t_0\), which implies that \(\tau\) satisfies AxRetVal holds. Therefore, \(\tau\) is PC.

\((\Rightarrow)\) Assume that \(\tau\) is PC. We show that \(\tau\) is SER. Since \(\tau\) is the result of splitting transactions, a cycle in its dependency relations can only originate from a cycle in \(\tau\). Therefore, it is sufficient to show that any happens-before cycle in \(\tau\) is broken in \(\tau\). From Lemma 5, we have that \(\tau\) either does not admit a happens-before cycle or any (simple) happens-before cycle in \(\tau\) must have either two successive RW dependencies or a WW dependency followed by a RW dependency. If \(\tau\) does not admit a happens-before cycle then it is SER, and \(\tau\) is trivially SER (since splitting transactions cannot introduce new cycles).

Otherwise, if \(\tau\) admits a happens-before cycle like above, then \(\tau\) must contain three transactions \(t_1, t_2, \) and \(t_3\) such that \((t_1, t_2) \in \text{WW} \cup \text{RW}, (t_2, t_3) \in \text{RW},\) and \((t_3, t_1) \in \text{HB}\) (like in the picture above). Then, by splitting transactions we obtain that \((t_1[w], t_2[r]) \in \text{WW} \cup \text{RW}, (t_2[r], t_3[w]) \in \text{RW},\) and \((t_2[r], t_3[w]) \in \text{RW}\).

Since, we have \((t_2[r], t_2[w]) \in \text{PO} \cup \text{RW},\) and not \((t_2[w], t_2[r]) \in \text{PO},\) this cannot lead to a cycle in \(\tau\), which concludes the proof that \(\tau\) is SER.

B Proofs for Section 5

Proof (Proof of Lemma 5). Let \(ARB_1\) be a total order that includes \(ARB^*_0; RW; ARB^+_0\) \((ARB^*_0\) is the reflexive closure of \(ARB_0\)). This is well defined because there exists no cycle between tuples in these two relations. Indeed, if \((t_1, t_2) \in ARB^*_0\) and there exist \(t_3\) and \(t_4\) such that \((t_2, t_3) \in ARB^*_0; (t_3, t_4) \in \text{RW},\) and \((t_4, t_1) \in ARB^*_0;\) then we have a cycle in \(ARB^*_0; \text{RW}\) that does not contain two successive RW dependencies, which contradicts the hypothesis. Also, for every pair of transactions \((t_1, t_2)\) there cannot exist \(t_3\) and \(t_4\) such that
\[ (t_2, t_3) \in ARB^+_0; (t_3, t_4) \in \text{RW}\]and \(t_4\) and \(t_4\) such that
\[ (t_1, t_3) \in ARB^*_0; (t_3, t_4) \in \text{RW}\]and \(t_4\) which again contradicts the hypothesis. Also, let \(\text{CO1}\) be the smallest transitive relation that includes \(ARB^+_0\)
and $ARB_1;ARB_0^+$. We show that $CO_1$ and $ARB_1$ are causal and arbitration orders of $\tau$ that satisfy all the axioms of $SI$.

AxCausal and AxArb hold trivially. Since $WW \subseteq CO_1$, AxConflict holds as well. AxPC holds because $ARB_1;CO_1 = ARB_1;(ARB_0^+ \cup ARB_1;ARB_0^+) = ARB_1;ARB_0^+ \subset CO_1$.

The axiom AxRetVal is equivalent to the acyclicity of $CO_1;RW$ when AxCausal and AxArb hold. Assume by contradiction that $CO_1;RW$ is cyclic. From the definition of $CO_1$ and the fact that $ARB_1$ is total order we obtain that either:

- $ARB_1;RW$ is cyclic, which implies that there exists a happens-before cycle that does not contain two successive $RW$, which contradicts the hypothesis, or
- $ARB_1;ARB_0^+;RW$ is cyclic, which implies that there exist $t_1, t_2,$ and $t_3$ such that $(t_2, t_3) \in ARB_0^+$, $(t_3, t_1) \in RW$ and $(t_1, t_2) \in ARB_1$. This contradicts the fact that $(t_2, t_3) \in ARB_0^+$ and $(t_3, t_1) \in RW$ implies $(t_2, t_1) \in ARB_1$.

Therefore, $\tau$ satisfies AxRetVal for $CO_1$ and $ARB_1$, which concludes the proof.

Next, we present an important lemma that characterizes happens before cycles possible under the PC semantics. This is a strengthening of a result in [12] which shows that all happens before cycles under PC must have two successive dependencies in $\{RW,WW\}$ and at least one $RW$. We show that the two successive dependencies cannot be $RW$ followed $WW$, or two successive $WW$.

Proof (Proof of Lemma 7). It was shown in [12] that all happens-before cycles under PC must contain two successive dependencies in $\{RW,WW\}$ and at least one $RW$. Assume by contradiction that there exists a cycle with $RW$ dependency followed by $WW$ dependency or two successive $WW$ dependencies. This cycle must contain at least one additional dependency. Otherwise, the cycle would also have a $WW$ dependency followed by a $RW$ dependency, or it would imply a cycle in $WW$, which is not possible (since $WW \subset ARB$ and $ARB$ is a total order). Then, we get that the dependency just before $RW$ is either $PO$ or $WR$ (i.e., $CO_0$) since we cannot have $RW$ or $WW$ followed by $RW$. Also, the relation after $WW$ is either $PO$ or $WR$ or $WW$ (i.e., $ARB_0$) since we cannot have $WW$ followed by $RW$. Thus, the cycle has the following shape:

Since $CO_0;RW \subseteq ARB$ is a consequence of the PC axioms [26], we get that $(t_n, t_2) \in ARB$, $(t_i, t_{i+2}) \in ARB$ and $(t_{n-4}, t_{n-2}) \in ARB$, which allows to “short-circuit” the cycle. Using the fact that $WW \subset ARB$, $CO_0 \subset ARB$, and $ARB_0 \subset ARB$, and applying the short-circuiting process multiple times, we obtain a cycle in the arbitration order $ARB$ which contradicts the fact that $ARB$ is a total order.
Proof (Proof of Theorem 5). For the only-if direction: assume that \( \mathcal{P} \) is robust against \( \mathcal{CC} \) relative to \( \mathcal{SI} \). Then, the set of traces of \( \mathcal{P} \) under the two consistency models coincide. Since the set of traces under \( \mathcal{SI} \) is subset of the one under \( \mathcal{PC} \), then the set of traces under \( \mathcal{CC} \) is subset of the one under \( \mathcal{PC} \). This implies that \( \mathcal{P} \) is robust against \( \mathcal{CC} \) relative to \( \mathcal{PC} \). Thus, we obtain that the set of traces of \( \mathcal{P} \) under the three consistency models coincide. Therefore, \( \mathcal{P} \) is robust against \( \mathcal{PC} \) relative to \( \mathcal{SI} \) as well.

For the if direction: assume that \( \mathcal{P} \) is robust against \( \mathcal{CC} \) relative to \( \mathcal{PC} \) and \( \mathcal{P} \) is robust against \( \mathcal{PC} \) relative to \( \mathcal{SI} \). Then, the set of traces of \( \mathcal{P} \) under the three consistency models coincide. Thus, we obtain that \( \mathcal{P} \) is robust against \( \mathcal{CC} \) relative to \( \mathcal{SI} \).

C Proofs for Section 6

Proof (Proof of Theorem 6). It is enough to show: if \( \mathcal{P} \) is not robust against \( \mathcal{CC} \) relative to \( \mathcal{PC} \) then we have a simple cycle in the commutativity dependency graph of \( \mathcal{P}_\Delta \) of the form above. Assume \( \mathcal{P} \) is not robust against \( \mathcal{CC} \) relative to \( \mathcal{PC} \). Then, from Theorem 1, we obtain \( \mathcal{P}_\Delta \) is not robust against \( \mathcal{CC} \) relative to \( \mathcal{SER} \). Also it was shown in [10] that if a program is not robust then there must exist a robustness violation trace (\( \mathcal{CC} \) relative to \( \mathcal{SER} \)) \( \tau_\Delta \) of the shape \( \tau_\Delta = \alpha \cdot t_1 \cdot \beta \cdot t_i \cdot t_{i+1} \cdot \gamma \cdot t_n \) where \( (t_1, t_i) \in (\mathcal{PO} \cup \mathcal{WR})^+, (t_i, t_{i+1}) \in (\mathcal{WW} \cup \mathcal{RW}), (t_{i+1}, t_n) \in \mathcal{HB}, \) and \( (t_n, t_1) \in \mathcal{RW} \). Note that since transactions in the trace \( \tau_\Delta \) can either be read-only or write-only. Then, \( (t_1, t_{i+1}) \in (\mathcal{WW} \cup \mathcal{RW}) \) and \( (t_n, t_1) \in \mathcal{RW} \) imply that \( t_1 \) and \( t_{i+1} \) must be write-only transactions and \( t_n \) must be a read-only transaction. Note that we may have \( \beta = \gamma = \epsilon \) as the case for the trace of the \( \mathcal{SB} \) program given in Figure 5a.

We consider first the general case when \( t_1 \neq t_2 \). The other case can be proved in the same way.

Consider the prefix \( \tau_\alpha \) of \( \tau_\Delta \): \( \tau_\alpha = \alpha \cdot t_1 \cdot \beta \cdot t_i \) where \( (t_1, t_i) \in (\mathcal{PO} \cup \mathcal{WR})^+ \) which is a \( \mathcal{SER} \) trace of \( \mathcal{P}_\Delta \). Then, we have a sequence of transactions from \( t_1 \) to \( t_i \) that are related by either \( \mathcal{PO} \) or \( \mathcal{WR} \). In the case two transactions are only related by \( \mathcal{WR} \), then the first transaction is not a right mover because of the second transaction reads from a write in the first transaction. Thus, we can relate the two transactions using the relation \( \mathcal{M}_{\mathcal{WR}} \) in the commutativity dependency graph.

Similarly consider the following trace \( \tau_\beta \) extracted from \( \tau_\Delta \): \( \tau_\beta = \alpha \cdot t_{i+1} \cdot \gamma \cdot t_n \) where \( (t_{i+1}, t_n) \in \mathcal{HB} \) which is a \( \mathcal{SER} \) trace of \( \mathcal{P}_\Delta \). Similar to before, we have a sequence of transactions from \( t_{i+1} \) to \( t_n \) that are related by either \( \mathcal{PO}, \mathcal{WR}, \mathcal{WW}, \) or \( \mathcal{RW} \). For any two transactions that are related only by either \( \mathcal{WR}, \mathcal{WW}, \) or \( \mathcal{RW} \), this implies that the first transaction is not a right mover because of the second transaction and a write-read, write-write, or read-write dependency between the two, respectively. Thus, we can relate the two transactions using either \( \mathcal{M}_{\mathcal{WR}}, \mathcal{M}_{\mathcal{WW}}, \) or \( \mathcal{M}_{\mathcal{RW}} \), respectively.

Now consider the following trace \( \tau_\gamma \) extracted from \( \tau_\Delta \): \( \tau_\gamma = \alpha \cdot t_1 \cdot \beta \cdot t_i \cdot t_{i+1} \) where \( (t_i, t_{i+1}) \in (\mathcal{WW} \cup \mathcal{RW}) \) is a \( \mathcal{SER} \) trace of \( \mathcal{P}_\Delta \). Because \( t_i \) and \( t_{i+1} \) are...
related by either \(WW\) or \(RW\), then \(t_i\) is not a right mover because of \(t_{i+1}\) and a write-write or read-write dependency between the two, respectively. Thus, we can relate the two transactions using either \(M_{WW}\) or \(M_{RW}\), respectively.

Finally, consider the following trace \(\tau_2\) extracted from \(\tau_♣\): \(\tau_2 = \alpha \cdot t_{i+1} \cdot \gamma \cdot t_n \cdot t_1\) where \((t_n, t_1) \in RW\) is a \(SER\) trace of \(\mathcal{P}_♣\). Because \(t_n\) and \(t_1\) are related by \(RW\), then \(t_n\) is not a right mover because of \(t_1\) and a read-write dependency between the two. Thus, we can relate the two transactions using \(M_{RW}\).

**Proof (Proof of Theorem 7).** Similar to before it is enough to show: if \(\mathcal{P}\) is not robust against \(\text{PC}\) relative to \(\text{SI}\) then we have a simple cycle in the commutativity dependency graph of \(\mathcal{P}_♣\) of the form above. Assume \(\mathcal{P}\) is not robust against \(\text{PC}\) relative to \(\text{SI}\). Then, from Theorem 4, we obtain that if \([\mathcal{P}]\) reaches an error state under \(\text{SER}\) then we will have the following trace \(\tau\) under \(\text{SER}\): \(\tau = \alpha \cdot t_\#[r] \cdot t_3 \cdot \beta \cdot t_n \cdot t_\#[w]\) where \((t_\#[r], t_3) \in RW\), \((t_3, t_n) \in HB\), \((t_n, t_\#[w]) \in WW\), and we don’t have two successive \(RW\) in the happens before between \(t_3\) and \(t_n\). In \(\tau\), \(t_\#[w]\) (resp., \(t_\#[r]\)) represents \(t_1\) (resp., \(t_2\)) in the theorem statement. Note that we may have \(\alpha = \beta = \epsilon\) as is the case of the transformed \(LU\) program given in Figure 4. The construction of the cycle in the commutativity dependency graph follows the same procedure taken in the proof of Theorem 6. The only difference is that for every two transactions of \(\tau\) that are part of the happens before between \(t_3\) and \(t_n\), if the two are not connected by either \(PO\), \(WR\), \(WW\), or \(RW\) then they must be the reads and writes of the same original transaction in \(\mathcal{P}\). In this case, in the commutativity dependency graph we have the two transactions related by \(STO\).

\(^{11}\) For simplicity, we assume here that after reaching the error state we execute the writes of \(t_\#\), i.e., \(t_\#[w]\).