Quantum Science and Technology

PAPER

High coherence plane breaking packaging for superconducting qubits

Nicholas T Bronn\textsuperscript{1}, Vivekananda P Adiga\textsuperscript{1}, Salvatore B Olivadese\textsuperscript{1}, Xian Wu\textsuperscript{2}, Jerry M Chow\textsuperscript{1} and David P Pappas\textsuperscript{2}

\textsuperscript{1}IBM T.J. Watson Research Center, Yorktown Heights, NY 10598, United States of America
\textsuperscript{2}National Institute of Standards and Technology, Boulder, CO 80305, United States of America

E-mail: ntbronn@us.ibm.com

Keywords: quantum computing, superconducting circuits, pogo pins, quantum error correction, microwave interconnects, extensible qubit architecture, qubit coherence

Abstract

We demonstrate a pogo pin package for a superconducting quantum processor specifically designed with a nontrivial layout topology (e.g., a center qubit that cannot be accessed from the sides of the chip). Two experiments on two nominally identical superconducting quantum processors in pogo packages, which use commercially available parts and require modest machining tolerances, are performed at low temperature (10 mK) in a dilution refrigerator and both found to behave comparably to processors in standard planar packages with wirebonds where control and readout signals come in from the edges. Single- and two-qubit gate errors are also characterized via randomized benchmarking, exhibiting similar error rates as in standard packages, opening the possibility of integrating pogo pin packaging with extensible qubit architectures.

Introduction

Superconducting qubits have become one of the leading candidates for building near-term quantum computing processors, enabling demonstrations of various aspects of quantum error correction [1–4], short-depth variational approximate quantum algorithms [5, 6], and even cloud access [7]. Yet, in all such experiments, control and readout signals are routed to the qubit processor along the edge of the chip from traces on a printed circuit board (PCB) package. This packaging technique is physically limiting to the arrangement of qubits on the processor. For example, with topologies as required for logically encoding within a surface code [8–10], it becomes necessary to address qubits which might be surrounded on all sides by other qubits or circuit elements such as microwave quantum buses or readout resonators.

One such method of overcoming this topological restriction is to route the signals out of the plane of the qubit device [9], for example using a three-dimensional quantum socket [11], through-silicon vias [10], flip-chip multi-layer stack [12], micromachined cavities [13], or multi-layered PCBs [14]. In this article, we present a technique for breaking the plane using physical pogo pins inside dielectric plugs which form a 50 Ω coaxial connection when mounted in an interposer between a circuit board and the qubit chip. An impedance of 50 Ω is chosen for compatibility with radio frequency instruments without using impedance transformers. This also offers the advantage of using commercially available parts and modest machining requirements. The careful assembly of such packages is critical in obtaining compatibility with quantum measurements.

We show that for a nontrivial lattice of seven superconducting transmon qubits that the pogo package performs as well as a standard PCB with regards to qubit coherence time and control fidelities. An additional advantage to this approach is that it can be combined with other integration techniques such as on-chip wirebonds or crossovers for spurious microwave mode suppression. It is also compatible with rapid turn-around and test of devices and potential post-measurement device modification.
Methods

We choose a non-trivial arrangement of seven qubits which requires our pogo technique to break the plane. The qubit layout is shown in figure 1(a) and happens to be a particular cut-out of the rotated surface code. A different seven-qubit cut-out of the rotated surface code has been studied before [15], but in this particular arrangement, there are six quantum buses (two triangles connecting 3 qubits each and four lines connecting 2 qubits each, as shown in figure 1(b)) to mediate the interaction between qubits, surrounding the center qubit (Q4) such that it cannot be accessed from the edge of the chip with a wirebond. We design this arrangement with the frequencies of the readout resonators, bus resonators and qubits targeting \(-6.7 \text{ GHz}\), \(-5.9 \text{ GHz}\), and \(5 \text{ GHz}\), respectively, and with coupling strengths \(J \approx 3 \text{ MHz}\) to enable nearest-neighbor two-qubit gates.

Microwave simulations are important to help design the quantum processor, pogo pin-launch interface, and pogo package. These simulations indicate that the resonator frequencies are sufficiently spaced apart so only a single one is excited at each frequency (figure 2(a)). The pogo pin-launch interface is also simulated (figure 2(c)) to determine that a nearly 50 \(\Omega\) transition, as verified by time domain reflectometry shown in figure 2(b), can be made if a circular pad of diameter 300 \(\mu\)m with an antipad of diameter 550 \(\mu\)m is used to capture the signal from the pogo pin. The size of the quantum processor die is \(9.5 \times 11.5 \text{ mm}^2\), larger than our original seven-qubit device [15]. Qubit or resonator coupling to the fundamental package mode is a limiting feature for larger and larger devices until the development of cryogenically-compatible via technology [9, 16]. Initial simulations indicate that the frequency of the fundamental package mode of the die (with a 0.5 mm vacuum gap above) is at 9.0 GHz. However, if a recess is made below the die, the fundamental package mode is pushed up to 13.4 GHz (figure 2(d)), far higher than the frequencies of the qubits and resonators. Following these design considerations informed by microwave simulation, the quantum processor is fabricated using standard techniques [1].
The package is designed for pogo pins to take signals from a PCB to and from capture pads designed on the quantum processor while maintaining an impedance of 50 $\Omega$. Other pogo pins may be used for ground connections. The quantum processor rests on the base/pedestal and is held down by the spacer board (not shown). Future alignment steps are done with respect to either the dowels or the boss extruder. The spacer board is then secured against the quantum processor while it is pushed against the boss extruder (figure 5(b)). The screws that hold the spacer board are aligned with two brass dowels, as in figure 5(a).
board to the boss extruder are placed in the diagonal where the larger holes in the interposer offer the screw heads clearance. The ground planes of the quantum processor are wirebonded together to prevent spurious slotline modes from coupling to the qubits and resonators (figure 5(c)) [18]. The interposer is then secured to the package with screws along the opposite diagonal while pushing it against the boss extruder. Dielectric plugs are then inserted into the seven large holes and pushed against the capture pads on the quantum processor. The plugs are then cut to the level of the interposer with a precision knife and populated with pogo pins. The screws along the original diagonal are removed and the pogo package is aligned with a signal board and a backing plate by the brass dowels. The removed screws are then used to secure the pogo package through holes in the backing plate. The alignment dowels are removed and long screws inserted in their place, holding the combined package together more securely with hex nuts. The backing plate is also thermally anchored to the cold finger of the dilution refrigerator with copper braid.

Results

Experiments performed with quantum processors are considered using nominally identical packaging, Pogo1 and Pogo2. The experiments were performed in the same dilution refrigerator and experimental setup, with the exception of input attenuation chain. The following data are for pogo packages with aluminum boss extruders and gold-plated copper interposers. Grounding pins were not present in either experiment. The qubits were measured in reflection by one of three input lines, each possessing a cryogenic ferrite switch so that two-qubit gates could potentially be performed between each pair of coupled qubits. Tables 1 and 2 show representative qubit parameters. Two-qubit gates, composed of cross resonance pulses [19–23], were tuned up between a few pairs of qubits [24].

![Figure 5. Pogo package assembly.](image_url)

(a) The base/pedestal and boss extruder attached with the alignment dowels. (b) The spacer board holds the quantum processor in place. (c) A wirebonded qubit device. (d) The interposer is attached and aligned by the boss extruder (one can observe the capture pads on the quantum processor through the large holes). (e) Dielectric plugs pushed into holes and resting on the qubit device. (f) Trimmed dielectric plugs populated with pogo pins.

| Pogo1 Q1 | 6.8753 | 4.3012 | 2270000 | 41.0 | 0.00512 (2.9 × 10⁻⁴) | 0.00126 |
| Pogo1 Q2 | 6.7297 | 4.7673 | 2060000 | 41.1 | 0.00370 (1.6 × 10⁻⁴) | 0.00175 |
| Pogo1 Q3 | 6.9033 | 4.9912 | 1490000 | 10.6 | 0.00448 (9.9 × 10⁻⁵) | 0.00435 |
| Pogo1 Q4 | 6.9728 | 4.7404 | 2180000 | 95.3 | — | 0.00574 |
| Pogo1 Q5 | 6.8332 | 5.0391 | 1540000 | 79.0 | 0.00302 (8.6 × 10⁻⁴) | 0.00096 |
| Pogo1 Q6 | 6.7574 | 4.8277 | 2200000 | 23.3 | 0.00750 (2.4 × 10⁻⁴) | 0.00413 |
| Pogo1 Q7 | 6.9370 | 4.9889 | 1670000 | 86.8 | 0.00478 (1.5 × 10⁻⁴) | 0.00087 |
Discussion

The Pogo1 experiment demonstrates quality factors \( Q = \omega_q T_1 \), where \( \omega_q = 2\pi f_q \) is the (angular) qubit frequency and \( T_1 \) is the measured qubit lifetime, and coherence times \( T_2^{\text{echo}} \) in line with qubits measured in standard packaging [7, 9, 15], and are exhibited in table 1. Qubit Q’s are measured from 1.5 to 2.3 million while coherence times range from 10 to 95 \( \mu s \). These variations in coherence are larger than expected from the qubit circuit itself. Further optimization of the package geometry is expected to reduce these variations. It is suspected that the boss extruder does not thermalize correctly due to the low thermal conductivity of aluminum below its superconducting critical temperature. Another possibility is the oxide of the aluminum makes an imperfect electrical seal as opposed to gold. The variation in \( T_2^{\text{echo}} \) values could also be indicative of differences in the connection between pogo pin and capture pad, leading to effective variance in line attenuation and thereby qubit dephasing. Further experiments will discern the effects of material on qubit lifetime and coherence by substituting parts of the pogo package. However, single-qubit gate lengths are quite long in the Pogo1 experiment (hundreds of nanoseconds), especially for the center qubit, Q4 (one microsecond), due to the experimental setup. Hence, for the Pogo2 experiment, the cryogenic attenuation profile is modified to allow faster gates. A nominally similar quantum processor and pogo package is used for this experiment, and the results can be found in table 2. Qubit quality factors for the Pogo2 experiment are not quite as high as for Pogo1, and the coherence times are still in a rather large range, from 22 to 75 \( \mu s \). However, the single-qubit gate lengths are much shorter, around 50 ns as is typical for standard packaging [15].

Error per Clifford (EPC) gate are determined by randomized benchmarking (RB) in both the Pogo1 and Pogo2 experiments [25]. EPCs are in the range of 0.003–0.008 for the Pogo1 experiment and 0.002–0.01 for Pogo2, and specified in tables 1 and 2, respectively. This compares to a coherence-limited EPC range of 0.001–0.006 for Pogo1 and 0.0004–0.0009 for Pogo2. Simultaneous single-qubit RB increases these EPCs to a range of 0.004–0.009 for Pogo1 and 0.0242 (0.0104) for Pogo2, indicating that crosstalk limits the ability to perform simultaneous gates. The distinction between classical and quantum crosstalk that arises from qubit bus coupling and packaging is a topic of current research interest, and will be explored in further work. After changing the input line attenuation so that faster gates could be performed, a 400 ns two-qubit \( ZX_{\pi/2} \) gate with an EPC of 0.0649 (0.0014) is tuned up and performed between Q1 and Q2 of the Pogo2 experiment [24].

Conclusion

The ability to maintain high coherence qubits in pogo packages is demonstrated. Single- and two-qubit gates are also characterized. Further experiments are planned on similar iterations of the pogo package, for example, by adding grounding pins in subsequent packages and substituting parts of the pogo package with different materials. These experiments confirm that the pogo package represents a viable path forward for extensible qubit integration towards a logical qubit.

Acknowledgments

The authors acknowledge experimental contributions from M Brink, O Jinka, S Rosenblatt, M O Sandberg, S Sheldon, and M Takita. This work was supported by IARPA under contract W911NF-16-1-0114-FE. All statements of fact, opinion, or conclusions contained herein are those of the authors and should not be construed as representing the official views or policies of the US Government. This work is property of the US Government and not subject to copyright. Any mention of commercial products is for information only; it does not imply recommendation or endorsement by NIST. We acknowledge support of the NIST Quantum Information Initiative.
ORCID iDs

Nicholas T Bronn  [link]

References

[1] Córcoles A D, Magesan E, Srinivasan S J, Cross A W, Steffen M, Gambetta J M and Chow J M 2015 Nat. Commun. 6 6979
[2] Kelly J et al 2015 Nature 519 66–9
[3] Riste D, Poletto S, Huang M Z, Bruno A, Vesterinen V, Saira O P and DiCarlo L 2015 Nat. Commun. 6 6983
[4] O’Malley P J J et al 2016 Nature 536 441
[5] Kelly J et al 2015 Nature 519 66–9
[6] IBM Research Quantum Experience [link]
[7] Fowler A G, Mariantoni M, Martinis J M and Cleland A N 2012 Phys. Rev. A 86 032324
[8] Gambetta J M, Chow J M and Steffen M 2017 npj Quantum Inf. 3 10
[9] Versluis R, Poletto S, Khammassi N, Tarasinski B, Haider N, Michalak D J, Bruno A, Bertels K and DiCarlo L 2017 Phys. Rev. Appl. 8 034021
[10] Béjanin J H et al 2016 Phys. Rev. Appl. 6 044010
[11] Rosenberg D, Yost D R, Das R, Hover D, Racz L, Weber S, Yoder J, Kerman A and Oliver W D APS March Meeting 2016 [link]
[12] Brecht T, Chu Y, Axline C, Pfaff W, Blumoff J Z, Chou K, Krayzman L, Frouman L and Schoelkopf R J 2017 Phys. Rev. Appl. 10 044018
[13] Liu Q, Li M, Dai K, Zhang K, Xue G, Tan X, Yu H and Yu Y 2017 Appl. Phys. Lett. 110 232602
[14] Takita M, Corcoles A D, Magesan E, Abdou B, Brink M, Cross A, Chow J M, Gambetta J M and Córcoles A D 2016 Phys. Rev. Lett. 117 020505
[15] Wenner J et al 2011 Supercond. Sci. Technol. 24 065001
[16] Emulation Technology Pogo Pin [link]
[17] Koch J, Yu T M, Gambetta J M, Houck A A, Schuster D I, Majer J, Blais A, Devoret M H, Girvin S M and Schoelkopf R J 2007 Phys. Rev. A 76 042319
[18] Ashhab S, Matsuo S, Hatakenaka N and Nori F 2006 Phys. Rev. B 74 184504
[19] Ashhab S and Nori F 2007 Phys. Rev. B 76 132513
[20] Ashhab S, Niskanen A O, Harrabi K, Nakamura Y, Picot T, de Groot P C, Harmans C J P M, Mooij J E and Nori F 2008 Phys. Rev. B 77 014510
[21] Rigetti C and Devoret M H 2010 Phys. Rev. B 81 134507
[22] Chow J M et al 2011 Phys. Rev. Lett. 107 080502
[23] Sheldon S, Magesan E, Chow J M and Gambetta J M 2016 Phys. Rev. A 93 060302
[24] Sheldon S, Magesan E, Chow J M and Gambetta J M 2016 Phys. Rev. A 93 060302
[25] Magesan E, Gambetta J M and Emerson J 2012 Phys. Rev. A 85 042311

Quantum Sci. Technol. 3 (2018) 024007 N T Bronn et al