Memristors: A Journey from Material Engineering to Beyond Von-Neumann Computing

Cesar de S. Dias\textsuperscript{1} and Paulo F. Butzen\textsuperscript{2}

\textsuperscript{1}Cesar de S. Dias, Instituto Federal Sul-Rio-grandense, Pelotas, Brazil
\textsuperscript{2}Paulo F Butzen, PGMICRO – Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil
cesar.dias@ifisul.edu.br, paulo.butzen@ufrgs.br

Abstract—Memristors are a promising building block to the next generation of computing systems. Since 2008, when the physical implementation of a memristor was first postulated, the scientific community has shown a growing interest in this emerging technology. Thus, many other memristive devices have been studied, exploring a large variety of materials and properties. Furthermore, in order to support the design of practical applications, models in different abstract levels have been developed. In fact, a substantial effort has been devoted to the development of memristive based applications, which includes high-density nonvolatile memories, digital and analog circuits, as well as bio-inspired computing. In this context, this paper presents a survey, in hopes of summarizing the highlights of the literature in the last decade.

Index Terms—memristors, devices, models, applications.

I. INTRODUCTION

In 1971, Leon Chua postulated the existence of the fourth fundamental electrical circuit element \cite{1}. This element establishes a relationship between the electric charge and the magnetic flux. It demonstrates the hysteresis property of a memory and the dissipative characteristics of a resistor. For this reason, this hypothetical nonlinear device was named memristor (memory + resistor). A few years later, this concept has been generalized to a broader class of nonlinear, dynamical systems called memristive devices \cite{2}. In 2008, a research group at HP announced the fabrication of a nanoscale device, which they claimed to be the first practical implementation of the memristor predicted by Chua \cite{3}.

Since then, extensive literature related to memristors have been produced. Other devices, which also have the memristive behavior, have been developed \cite{4-6}. They explore different materials and different physical properties. Although there is some disagreement in the literature regarding the nomenclature of these devices \cite{7, 8}, in this paper, as a matter of simplicity, the terms “memristor” and “memristive device” are used interchangeably.

Furthermore, memristors may be explored in several areas of integrated circuit design and computing. In terms of applications, the non-volatile memories are the most intuitive due to the small physical area consumed and the nonvolatile characteristic \cite{9}. Recently, its scalability potential was demonstrated through a crossbar array with 2 nm feature size and a single layer density up to 4.5 terabits per square inch \cite{10}. In addition, memristors have also been used to perform analog and digital logic \cite{11, 12}. Finally, new possibilities, as bioinspired systems \cite{13, 14}, are one of the most promising aspects to the future of semiconductor industry.

In this context, in order to explore practical applications and validate them, computational models are needed. Hence, there is a large effort to provide these solutions in several abstract levels \cite{15-17}.

This paper presents a constructive discussion in three important aspects: device engineering, memristor models, and main applications. Each of these topics is presented in a specific section. Materials and devices are introduced in Section II. Section III discusses the models proposed in the literature. The applications are presented in Section IV, while Section V contains the final considerations.

II. MATERIALS AND DEVICES

After the announcement of the manufacture of the TiO\textsubscript{2} memristive device by HP Labs in \cite{3}, the research interest in this promising area was intensified, including the search for novel chemical compounds with memristive behavior.

Since then, several materials with these properties have been studied, such as binary transition metal oxides, perovskites, chalcogenides, polymers, carbon nanotubes, manganites, graphene and organic materials. Different resistance switching phenomena have also been observed in emerging devices developed from these materials. In this context, memristors have been classified into different technologies, which differ in the switching mechanisms, switching time, resistance variation range, energy consumption, retention time, endurance, among others. A broad review of the literature on the different resistance switching mechanisms, their peculiar properties and potential applications was presented by Wang et al. \cite{18}. Next, we will briefly address each of these technologies.

A. Filament-Type Devices

These devices consist of an insulating layer sandwiched between two metal electrodes, in a structure also known as MIM (Metal – Insulator - Metal), as shown Fig. 1. The resistance switching mechanism in these devices is based on the formation and rupture of a conductive filament (CF) within the insulating layer. The existence of filaments connecting the electrodes leads the device to a low resistance state (LRS), while the absence or rupture of these conductive paths characterizes a high resistance state (HRS). The transition from HRS to LRS is often called SET operation whereas the transition from LRS to HRS is called RESET operation. In general, these resistance changes can occur either abruptly or gradually \cite{19}. In addition, resistive switching can be classified as a bipolar or unipolar (also called nonpolar). In
bipolar switching, SET and RESET operations occur with voltages of different polarities, while in unipolar switching these operations are triggered by voltages of the same polarity, but with different magnitudes [20]. However, before switching can be achieved, the insulating layer must go through a soft breakdown, where initially conductive channels are created. This is also known as forming process and can be performed through electrical operations [21] or fabrication processes [22].

One of the possible mechanisms for adjusting the barrier is related to the electrochemical migration of oxygen vacancies [35]. To illustrate this phenomenon, Fig. 2 shows the behavior of a device made up of a n-type oxide in two distinct moments. In Fig. 2a, a negative voltage is applied to the top electrode, forcing vacancies to drift towards that terminal.

The accumulation of ions at the interface will increase the density of donors, narrowing the depletion region and, consequently, causing a decrease in resistance. If the polarity is reversed (Fig. 2b), vacancies will move away from the top electrode, which causes the widening of the depletion region and the increasing of the resistance.

Regarding the materials used in the middle layer, there are implementations based on numerous compounds that include binary oxides such as TiO$_2$ [36], some complex perovskite oxides such as Pr$_{0.7}$Ca$_{0.3}$MnO$_3$ (PCMO) and CaMnO$_3$ [37] selenides such as CdSe [38] and others.

**C. Phase-Change Devices**

This technology explores the properties of chalcogenide phase-change materials, such as Ge$_2$Sb$_2$Te$_5$ (GST) or GeTe [39], which are able to switch between the amorphous and crystalline solid phases [6]. Typically, a PCM device is built as the structure shown in Fig. 3.

In Fig. 3a, the phase change material on the active layer is entirely crystalline (low resistance). For a binary operating mode, the switching between the crystalline and amorphous phases is performed with single pulses. For this case, if a relatively high amplitude and short duration current pulse is applied to the device, Joule heating causes a portion of material to melt in the active layer. The short pulse duration causes fast cooling of the molten material, leading it to the amorphous phase (high resistance) [6]. The pillar-like heater

---

Fig. 1. Filament-type memristor in (a) LRS and (b) HRS.

According to the insulator and electrodes materials, filament-type memristors are categorized as valence change memories (VCM) and electrochemical metallization memories (ECM). In VCM devices, electric field and thermal effects resulting from the application of an appropriate voltage will cause movement of the anions. This migration of anions will result in the formation and rupture of the conductive filament. The insulating material in VCM devices includes a wide range of binary metal oxides such as TiO$_2$ [23], HfO$_2$ [4] and AgO [24], perovskites, such as SrTiO$_3$ [25] and BiFeO$_3$ [26], some complex metal oxides, e.g. InGaZnO, some non-metal oxides such as SiO$_2$ [27] and GO [28], metal nitrides such as ZrN [29], among others.

In ECM devices, the switching mechanism is very similar to that observed in VCM. A fingerprint of ECM memristors is that an electrochemically active (EA) material, such as Cu and Ag [18], constitutes one electrode and the other electrode is usually made from an inert material, such as Pt and Au. Thus, the conductive filament usually forms via the movement of dissolved metal cations from the EA electrode towards to the inert electrode. In bipolar devices, a polarity reversal will cause the dissolution of the filament.

The insulator material in ECM includes oxides such as AlO$_x$ [30] and ZnO [31], chalcogenides such as GeS$_x$ [32], halides such as AIN [33] and organics such as [34].

**B. Interface-type Devices**

The interface-type (or barrier-type) memristor is usually built in a capacitor-like structure, which is often composed by insulating and/or semiconducting oxides sandwiched between metal electrodes. Usually, an ohmic contact is formed at one interface between metal and oxide, and a Schottky barrier is formed at the other interface. In this group of memristive devices, modulating the height or width of the Schottky barrier causes resistance changes in the device. As the barrier can be shifted gradually between a maximum and minimum position, an analog resistance switching can be achieved according to an applied voltage or current. This important feature makes this type of device an interesting alternative for applications such as neuromorphic computing and multi-level storage.
results in a mushroom shape of the molten volume shown in Fig. 3b. This area needs to completely cover the heater interface so that the current path is fully blocked and the reset is achieved. A lower amplitude and longer duration current pulse is applied to switch it back to the crystalline, low resistive state. Alternatively, the pulses applied to these devices can be tuned in amplitude and/or duration so that the amorphous region can be progressively crystallized from a predetermined number of pulses, taking advantage of the characteristic accumulation property of this technology.

D. Spintronic Devices

Magnetic Tunnel Junction (MTJ) is a promising spintronic memristive device, whose electrical resistance is dependent on their state of magnetization. This component is composed of a thin insulating layer disposed between two ferromagnetic (FM) layers. Fig. 4a shows the schematic of the MTJ presented by [5], where the insulating layer is constituted by MgO and the ferromagnetic layers are formed by CoFeB.

These devices are built using a pinned ferromagnetic layer, whose magnetization cannot be easily reversed and a free layer whose magnetization can be reversed by an external input. The operation of this device is based on the Tunnel Magnetoresistance effect (TMR), so that its resistance depends on the relative orientation of the magnetization in the two ferromagnetic layers [40]. If the magnetization directions of the two layers are parallel, the resistance of the MTJ will be minimum (R₀). On the other hand, if they are antiparallel, the MTJ resistance will be maximum (Rₐₚ). The relative change of resistance, also called magnetoresistance ratio, typically ranges between 250 - 600% at room temperature, depending on the manufacturing technology [18]. The resistance switching in MTJs can be performed through mechanisms such as spin-transfer torque (STT), voltage-controlled magnetic anisotropy (VCMA) and spin-orbit torque (SOT). Among these, the most technically mature is the STT. In this mechanism, the resistance variation is triggered when an electric current I with a magnitude higher than a critical current (Iₜₜₜ) flows through the MTJ. In Fig. 4b, the orientation of the electronic spins of the ferromagnetic layers are parallel, which keeps the MTJ in a state of low electrical resistance. To change the resistance, an electric current directed downwards is applied to the device, changing the orientation of the free layer electronic spins. Thus, the magnetization directions of the ferromagnetic layers become antiparallel, leading the MTJ to a state of high resistance. To reverse this situation and return the device to the low resistance state, a current with the opposite direction of the one previously applied must run through the memristive element, as can be seen in Fig. 4c.

Among the important advances in this technology, are reports of devices with switching times ~ 200ps [41], minimum switching energy < 10J [42] and high endurance above 10¹⁴ cycles [43].

E. Ferroelectric Devices

In the last years, memristive properties have been intensively investigated in ferroelectric materials. In this research field, there are several efforts focused on the study and the enhancement of a device called Ferroelectric Tunnel Junction (FTJ). This device consists of an ultra-thin ferroelectric barrier disposed between two electrodes.

In these devices, electric-field-induced polarization reversal in the ferroelectric material can modulate height and/or width of the barrier, causing non-volatile resistance switching of the device between high and low resistance states. This resistance variation in the ferroelectric barrier is a phenomenon known as Tunneling Electroresistance (TER) effect [44]. Fig. 5 illustrates the simplified schematic of a FTJ built on a conventional Metal/Ferroelectric/Metal structure, where the direction of polarization in the ferroelectric layer determines a HRS or a LRS in the device.

In the literature, there is a wide variety of structures and materials used in the manufacturing of FTJs, such as Cr/BaTiO₃/Pt [45], Pt/Co/BiFeO₃/Cu₀.96Ce₀.04MnO₃ [46] and Cu/Pb(Zr₀.₂Ti₀.₈)O₃/La₀.₇Sr₀.₃MnO₃ [47]. In recent years, Metal/Ferroelectric/Semiconductor (MFS) FTJs have attracted more attention due to reports of promising results achieved in experiments conducted with these devices. For instance, a Ag/BaTiO₃/Nb/SrTiO₃ FTJ implemented in [48] can reach giant TER values in the order of 10⁶. In addition, further studies with this family of memristors reveal other promising features. Recently, the development of a FTJ with subnanosecond (600 ps) operating speed was presented [49]. This device has also writing current density as low as 4 x 10³ A cm⁻² and is capable to store 32 distinct resistive states (or 5 bits).

Fig. 4 (a) Schematic of the MTJ presented by Ikeda et al. in [5]. (b) Switching from R₀ to Rₐₚ. (c) Switching from Rₐₚ to R₀.

Fig. 5 Schematic of a conventional FTJ built in a Metal/Ferroelectric/Metal stack. Ferroelectric polarization orientation is linked to the switching between (a) high and (b) low resistance states.
III. MEMRISTOR MODELS

Several memristor models have been proposed in the literature. In this section, we present a review of the most common ones. We start with the linear ion drift model, passing through an extensive list of propositions, which explore different devices and abstract levels, and finally conclude highlighting other relevant approaches.

A. Linear ion drift model

The first claim for the practical design of a memristor occurred in 2008, by researchers at HP Labs [3]. The physical structure of this device consists of a thin semiconductor film of thickness D, sandwiched between two platinum contacts. This semiconductor layer is divided into two regions: one, with width w, has a high concentration of dopants and, therefore, has a low resistance value, called $R_{ON}$; the other has a low concentration of dopants and a much higher resistance value, called $R_{OFF}$. Fig. 6a shows this structure.

![Fig. 6. (a) Physical structure of the memristive device built in the HP Labs, with a thin semiconductor layer sandwiched between two platinum electrodes. The semiconductor film is composed by a doped region with low resistance ($R_{ON}$) and a undoped region with high resistance ($R_{OFF}$). (b) Equivalent circuit of the linear ion drift model.](image)

In this device, the non-doped layer consists of insulating TiO$_2$, while the doped layer is formed by oxygen-poor TiO$_2$-x. In this structure, the oxygen vacancies in the active layer drift in response to the applied electric field, shifting the dividing line between the layers. To represent this behavior, the equivalent circuit shown in Fig. 6b was used, where the resistance of the doped region and the undoped region are connected in series. Considering ohmic electronic conduction and linear ionic drift in a uniform field with average ion mobility $\mu_v$, the mathematical modeling is accomplished according to the expressions (1)-(3):

$$\frac{dw}{dt} = \mu_v \frac{R_{ON}}{D} (t),$$

$$v(t) = (R_{ON}X + R_{OFF} (1 - x)) i(t),$$

$$x = \frac{w}{D} \in [0, 1],$$

where $x$ is the normalized state variable. In nanoscale devices, small voltages can yield enormous electric fields, which in turn can produce significant nonlinearities in ionic transport. These nonlinearities manifest themselves particularly at the thin film edges, where the speed of the boundary between the doped and undoped regions gradually decreases to zero [50]. This phenomenon can be modeled, in terms of the normalized variable $x$, as

$$\frac{dx}{dt} = \mu_v \frac{R_{ON}}{D^2} i(t) f(x),$$

where the function $f(x)$ adopted is

$$f(x) = x - x^2. \quad (5)$$

B. Nonlinear ion drift model

After the memristive behavior has been correlated to a practical device in [3], different window functions were proposed in the literature aiming to better describe its nonlinear dopant drift. Joglekar and Wolf [51] have proposed the following window function:

$$f(x) = 1 - (2x - 1)^p,$$

where $p$ is a positive integer. As the values of $p$ are increased, the window function shape approximates to a rectangular window function, and the nonlinear ion drift phenomenon decreases.

However, if $w$ reaches one of the bounds, the internal state of the device will not be able to change, since the derivative of $w$ will be forced to zero. This issue is referred in the literature as boundary lock. To avoid this problem, a different window was proposed by [50],

$$f(x) = 1 - (x - \text{stp}(-i))^{2p}, \quad (7)$$

where $p$ is an integer number, $i$ is the memristive device current and $\text{stp}(i)$ is a step function, described as

$$\text{stp}(i) = \begin{cases} 1, & i \geq 0 \\ 0, & i < 0. \end{cases}$$

The window functions proposed by [51] and [50] do not have a scale factor. Therefore, the maximum value of $f(x)$ cannot be greater than one. Motivated by this limitation, a new function was proposed in [52]. It was described as

$$f(x) = j \left[ 1 - ((x - 0.5)^2 + 0.75)^p \right],$$

where $p \in \mathbb{R}^+$ and $j$ is a control parameter that defines the maximum value of $f(x)$. However, this approach cannot handle the boundary lock problem. A few years later, an improved window function was presented, in order to simultaneously provide a boundary lock solution, full scalability and nonlinear ionic effects [53]. This novel formulation was designed as

$$f(x) = j \left[ 1 - (0.25(x - \text{stp}(-i))^2 + 0.75)^p \right],$$

where $p \in \mathbb{R}^+$. In [54] a general window function is proposed, assuming the form

$$f(w) = \alpha (1 - \beta (2x - 1)^2 + \gamma \text{stp}(-i))^p,$$

where $\gamma$ decides the degree of $f(x)$ affected by $i$, and $\beta$ determines the degree of nonlinear drift. The parameter $\alpha$ controls the magnitude of the window function and $p$ determines the rate of decrease of the window function when $x$ approaches its bounds. In the same work, the authors also provide a set of constraining conditions to facilitate the parameters fitting.

All of these models with nonlinearity introduced by window functions can be computationally implemented using the SPICE macromodel proposed by Biolek et al. [50], whose equivalent circuit is shown in Fig. 7. The operation of the circuit can be summarized as follows. In the second loop, a 1F capacitor integrates the current from the dependent current source $G_{MEM}$, which is given by the expression on the right side of (4). The resulting voltage $V_x$ is numerically equivalent to the normalized width $x$ of the doped region. This voltage is used at the dependent voltage source $G_{MEM}$ on the first mesh to ensure that the equivalent resistance between points a and b is consistent with (2).
The state variable \( w \) corresponds to the Simmons Barrier tunnel width. The derivative of the state variable \( w \) is interpreted as the speed of the oxygen vacancy, and is represented by the following analytical expressions:

\[
\frac{dw}{dt} = f_{\text{off}} \sinh \left( \frac{|i|}{i_{\text{OFF}}} \right) \\
\times \exp \left[ -\exp \left( \frac{w - a_{\text{off}}}{w_c} - \frac{|i|}{b} \right) - \frac{w}{w_c} \right],
\]

for \( i > 0 \) (off switching) and

\[
\frac{dw}{dt} = -f_{\text{on}} \sinh \left( \frac{|i|}{i_{\text{ON}}} \right) \\
\times \exp \left[ -\exp \left( \frac{a_{\text{on}} - w}{w_c} - \frac{|i|}{b} \right) - \frac{w}{w_c} \right],
\]

for \( i < 0 \) (on switching).

The current \( i \) through the device is described by the Simon’s formula introduced in [57]:

\[
i = \frac{j_0 e}{\omega^2} \left( \phi_1 e^{-\sqrt{A}} - (\phi_1 + \epsilon |\varphi_g|) e^{-\frac{\varphi_0 e |\varphi_g|}{A}} \right),
\]

where

\[
j_0 = \frac{e}{2\pi\hbar}, B = \frac{4m\Delta w \sqrt{2m}}{\hbar}, \lambda = \frac{e^2 \ln(2)}{3\pi \kappa \epsilon_0 w},
\]

\[
\Delta w = w_2 - w_1, w_1 = \frac{1.2\lambda w}{9.2\lambda}, w_2 = w_1 + \omega \left( 1 - \frac{3\phi_0 + 4\lambda - 2|\varphi_g|}{\omega w_1 + w_2} \right),
\]

\[
\phi_1 = \phi_0 - \epsilon |\varphi_g| \left( \frac{w}{w_1 + w_2} \right) - \left( \frac{1.15\lambda w}{\Delta w} \right) \ln \left( \frac{w_2 (w - w_2)}{w_1 (w - w_1)} \right).
\]

where \( A \) represents the junction area, \( e \) is the elementary electronic charge, \( \varphi_g \) is the voltage across the tunnel barrier, \( m \) is the mass of the electron, \( \hbar \) is the Planck constant, \( \kappa \) is the dielectric constant, \( \epsilon_0 \) is the vacuum permittivity and \( \phi_0 \) is the barrier height. Based on the physical model description presented in [16], a SPICE model was presented in [58]. Although this physical model accurately describes the static and dynamic behavior of the TiO\(_2\) memristor, its complexity leads to a computationally inefficient implementation. Moreover, depending on the voltage applied to the device, simulations can present numerical problems, from convergence problems up to finding unphysically solutions [59]. These issues manifest themselves, especially, in large scale simulations, such as crossbar arrays and neuromorphic applications.

### E. Esghrighian’s Model

Esghrighian et al. [60] introduced a modeling approach based on modified Simmons tunneling relation, which includes the concept of programming threshold. The model is based on the same Metal-Insulator-Metal (MIM) structure introduced in [16] and exhibited in Fig. 8. However, this new proposition explores a different approach for the memristor dynamics, by using simpler equations that simplify its SPICE adaptation. The state equation in this model is given by

\[
\frac{dw}{dt} = \begin{cases} 
  f_{\text{on}} \left( 1 - \frac{v}{2\phi_0} \right) e^{\omega w_1 |1 - \frac{v}{2\phi_0}|}, & v > 0, w < w_{\text{max}} \\
  0, & v < 0, w > w_{\text{min}} \\
  f_{\text{off}} \left( 1 + \frac{v}{2\phi_0} \right) e^{\omega w_1 |1 + \frac{v}{2\phi_0}|}, & v < 0, w < w_{\text{min}}
\end{cases}
\]

where \( f_{\text{on}} \) and \( f_{\text{off}} \) are fitting constants to identify on and off
switching speeds in a normalized distance. The constant \( \eta \) is the equilibrium barrier height in eV and \( p(w) \) is called shape factor function, which is defined as

\[
p(w) = \delta + \eta (1 - (2w - 1)^2),
\]

where \( \delta \) is an offset constant (positive) related to the monotonically increasing condition in (21) and \( \eta \) is a positive constant used to adjust the nonlinearity of \( p(w) \). The term \( 1 - (2w - 1)^2 \) is the window function proposed in [51], and serves to model the nonlinearities at the boundaries.

The tuning of the shape factor allows the programming of different thresholds, which can be specified in a certain range of voltages. In addition, the exponential terms in (22) can be used symmetrically or asymmetrically for negative and positive voltages. The current/voltage relationship uses the same modelling introduced by [36], which is given in (12).

**F. Yakopcic’s Model**

Yakopcic et al. [17] presented a generalized memristive SPICE model based on a set of equations previously presented in [61]. The main goal of this proposal is to reproduce accurately the behavior of several memristive devices for different types of voltage stimulus. In particular, the importance of accurate modeling the memristive response for repetitive dc sweep signals is emphasized, as this is an important requirement for neuromorphic systems development, since neural spikes are similar to this kind of signal.

The generality of the model is supported by its correlation with characterization data from multiple physical devices composed by different materials, such as a-Si and Ag [14], Ag chalcogenide [62], TaOx, [63] and TiOx [64]. The I-V relationship is the same proposed in [65], i.e.

\[
l(t) = \begin{cases} a_1x(t) \sinh(bV(t)), & V(t) \geq 0 \\ a_2x(t) \sinh(bV(t)), & V(t) < 0 \end{cases}
\]

where \( a_1, a_2 \) and \( b \) are constants and \( x \) is the state variable of the memristor, whose value is constrained between zero and one. The hyperbolic sinusoid shape is typical of electron tunneling. This characterization establishes an increase in conductivity when a specific threshold voltage is surpassed.

The derivative of the state variable is based on the functions \( g(V(t)) \) and \( f(t) \)

\[
\frac{dx}{dt} = ng(V(t))f(x(t)),
\]

where \( g(V(t)) \) is implemented so that there may be different thresholds depending on the polarity of the voltage

\[
g(V(t)) = \begin{cases} A_p(e^{V(t)} - e^{V_p}), & V(t) > 0 \\ -A_n(e^{-V(t)} - e^{-V_n}), & V(t) < -V_n \\ 0, & -V_n \leq V(t) \leq V_p \end{cases}
\]

In (25), the parameters \( V_p \) and \( V_n \) represent the positive and negative thresholds, respectively. The constants \( A_p \) and \( A_n \) correspond to the magnitude of the exponentials. These constants represent how fast the state changes when the voltage across the device is exceeds the threshold. The constant \( \eta \) in (24) defines the direction of the motion of \( x \) according to the voltage polarity. If \( \eta = 1/\eta = -1 \), applying a positive voltage above the threshold will increase/decrease the value of \( x \).

The function \( f(x(t)) \) is modeled in such a way that the variation in \( x \) slows down as the state variable approaches the boundaries. Moreover, it is possible to describe the motion of \( x \) in different ways, according with the polarity of the input voltage.

\[
f(x) = \begin{cases} e^{-a_p(x-x_p)}w_p(x,x_p), & x \geq x_p \\ 1, & x < x_p \end{cases}
\]

\[
f(x) = \begin{cases} e^{a_n(x+x_n-1)}w_n(x,x_n), & x \leq 1 - x_n \\ 1, & x > 1 - x_n \end{cases}
\]

In the function \( f(x(t)) \), the variable motion will be constant until it reaches the points \( x_0 \) or \( x_\alpha \). After these points are surpassed, the motion of the state variable will be reduced by a decaying exponential function at a rate of \( \alpha_0 \) and \( \alpha_\alpha \), for \( x_0 \) and \( x_\alpha \), respectively. In (26)-(27), \( w_p(x, x_p) \) and \( w_o(x, x_\alpha) \) are window functions that nullify \( f(x) \) it reaches its boundary values:

\[
w_p(x, x_p) = \frac{x_p - x}{1 - x_p}
\]

\[
w_o(x, x_\alpha) = \frac{1}{1 - x_\alpha}
\]

These four fitting constants allow to adjust the motion of the state variable according with the dynamic of different memristive devices.

In [66], it was proposed a model whose mathematical description of the state variable is very similar to (24)-(29), but its I-V relationship is based on (2), which is a much simpler approach than (23). The characteristics of this alternative proposition aim to meet the requirements of applications with complementary resistive switches (CRS).

**G. TEAM and VTEAM Models**

A generalized model called TEAM (Threshold Adaptive Memristor Model) was presented in [15]. This model represents the same physical behavior presented in [16], but with simpler mathematical functions and with flexibility to characterize a variety of different practical memristive devices.

This model assumes that there is no change in the state variable below a certain threshold, and a polynomial dependence on the current is adopted. The derivative of the state variable for the proposed model is

\[
\frac{dx}{dt} = \begin{cases} k_{off} \left( \frac{t(t)}{i_{off} - 1} \right)^{a_{off}} f_{off}(x), & 0 < i_{off} < i \\ 0, & i_{on} < i < i_{off} \end{cases}
\]

where \( k_{off} \), \( k_{on} \), \( a_{off} \) and \( a_{on} \) are fitting constants, \( i_{off} \) and \( i_{on} \) are the threshold currents, and \( x \) is the internal state variable, which represents the effective tunneling width. The functions \( f_{off}(x) \) and \( f_{on}(x) \) acts as window functions which ensures that \( x \in [x_{on}, x_{off}] \). If a linear variation of memristance as a function of \( x \) is considered, then the I-V relationship becomes

\[
v(t) = R_{ON} \frac{R_{OFF} - R_{ON}}{x_{OFF} - x_{ON}} (x - x_{ON}) f(x).
\]

However, in order to fit the behavior of some practical devices, such as [16], where the memristance change is dependent on a highly nonlinear tunneling effect, a different expression is proposed:

\[
v(t) = R_{ON} e^{\frac{i(t)}{i_{on}}(x - x_{on})} f(t),
\]

where \( \lambda \) is a fitting parameter

\[
\frac{e^\lambda}{R_{ON}}
\]
In the same work, the authors prove the flexibility of the model by fitting the Simmons Tunnel Barrier model. Besides the result is sufficient accurate, the simplicity of TEAM improves the computational efficiency in the simulations.

Since the characterization data of many physical devices exhibits a threshold voltage [3, 67, 68], a voltage-controlled model analogous to TEAM was developed to support this kind of behavior, which was named VTEAM [69]. VTEAM also provides the parameter setting to fitting some particular models, such as [61, 67, 70]. Both TEAM and VTEAM models have been implemented in Verilog-A.

H. Pershin, Di Ventra Model

Pershin and Di Ventra introduced in [71] a generic memristor model whose resistance switching mechanism is based on the existence of a threshold voltage. Mathematically, the authors propose a memristive system described by the following set of equations:

\[
I_{\text{MEM}} = R_{\text{MEM}}^{-1}V_{\text{MEM}}.
\]

(34)

\[
\frac{d(R_{\text{MEM}})}{dt} = \begin{cases} 
    f(V_{\text{MEM}}), & V_{\text{MEM}} > 0 \text{ and } R_{\text{MEM}} < R_{\text{OFF}} \\
    f(V_{\text{MEM}}), & V_{\text{MEM}} < 0 \text{ and } R_{\text{MEM}} > R_{\text{ON}} \\
    0, & \text{Otherwise}, 
\end{cases}
\]

(35)

\[
f(V_{\text{MEM}}) = \beta V_{\text{MEM}} + 0.5(\alpha - \beta) \times (|V_{\text{MEM}} + V_T| - |V_{\text{MEM}} - V_T|).
\]

(36)

In (34), \(R_{\text{MEM}}\) represents the resistance of the device, which relates the instantaneous voltage \(V_{\text{MEM}}\) over its terminals and the instantaneous current \(I_{\text{MEM}}\) flowing through it. Equation (35) describes the resistance variation rate of the device according to \(f(V_{\text{MEM}})\), where \(|V_{\text{MEM}}| > 0\) and \(R_{\text{ON}} < R_{\text{MEM}} < R_{\text{OFF}}\). Otherwise, there will be no resistance variation. \(R_{\text{ON}}\) and \(R_{\text{OFF}}\) are parameters related to the minimum and maximum resistance boundaries, respectively.

The function \(f(V_{\text{MEM}})\) uses some important parameters of the model, one of which is the threshold voltage \(V_T\). Exceeding this voltage level can trigger the start of the resistance switching or significantly increase a switching already started, which will depend on the configuration of the parameters \(\alpha\) and \(\beta\). These parameters characterize the rate of growth or decrease of the resistance variation, when \(|V_{\text{MEM}}| > 0\) and \(R_{\text{ON}} < R_{\text{MEM}} < R_{\text{OFF}}\). Otherwise, there will be no resistance variation. \(R_{\text{ON}}\) and \(R_{\text{OFF}}\) are parameters related to the minimum and maximum resistance boundaries, respectively.

I. Spintronic Memristor Model

Zhang et al. [74] presented a compact model of CoFeB/MgO/CoFeB PMA MTJ [5, 75] based on the STT switching mechanism. In this proposition, the resistance of the MTJ is calculated through a simplified equation obtained from the physical model introduced by [76], i.e.,

\[
R_{\text{eff}} = \frac{\tau_{\text{ox}} \times 1.025 \times t_{\text{ox}} \times \varphi}{F \times \varphi^{1/2} \times \text{Area}},
\]

(37)

where \(R_{\text{eff}}\) is the resistance of the MTJ in the parallel state, \(\varphi = 0.4\) is the potential barrier height of crystalline MgO, \(t_{\text{ox}}\) is the thickness of the oxide barrier, and \(\text{Area}\) is the MTJ area. \(F\) is a factor calculated from the resistance–area product (R-A) value of the MTJ, which depends on the material composition of the three thin layers.

Another important aspect of the model is the description of the TMR ratio. This variable is calculated considering the influence of the bias voltage \(V_{\text{bias}}\), according to the theory evidenced in [77], resulting in:

\[
\text{TMR}_{\text{real}} = \frac{\text{TMR}(0)}{1 + \frac{V_{\text{bias}}}{V_{\text{bias}}^{\text{ref}}}},
\]

(38)

where \(\text{TMR}_{\text{real}}\) is the real value of the TMR ratio during simulation, \(\text{TMR}(0)\) is the TMR ratio with 0-V bias voltage, and \(V_{\text{bias}}\) is the bias voltage as \(\text{TMR}_{\text{real}} = 0.5 \times \text{TMR}(0)\). The default values of \(\text{TMR}(0)\) and \(V_{\text{bias}}\) are set to 120% and 0.5 V, respectively. Thus, the resistance of the MTJ in the anti-parallel state \(R_{\text{AP}}\) can be calculated as:

\[
R_{\text{AP}} = R_{\text{P}} \times (1 + \text{TMR}_{\text{real}}).
\]

(39)

The threshold or critical current \(I_{\text{co}}\) involved in the STT mechanism is defined as:

\[
I_{\text{co}} = \alpha \frac{V_{\text{bias}}}{\mu_{BG}} (\mu_0 M_s) H_k V = 2\alpha \frac{V_{\text{bias}}}{\mu_{BG}} E,
\]

(40)

where \(E\) is the barrier energy, \(H_k\) is the effective anisotropic field, \(\mu_0\) is the vacuum magnetic permeability, \(M_s\) is the saturation magnetization, \(\alpha\) is the magnetic damping constant, \(\gamma\) is the gyromagnetic ratio, \(e\) is the elementary electrical charge, \(\mu_{BG}\) is the Bohm magnet and \(V\) is the volume of the free ferromagnetic layer. The variable \(g\) is a function of the spin polarization percentage of the tunnel current and the angle between the magnetization of the free and reference layers.

The switching dynamics relates the writing current and the time required to perform this operation, based on the equation presented by [75]:

\[
\frac{1}{\xi} = \left(\frac{2}{C + \ln \left(\frac{\pi \xi}{
\frac{m \mu_0 p_{\text{ref}}}{h \mu_{BG}}}
\right) \text{erf}(1 + \frac{P_{\text{ref}}}{P_{\text{free}}})}
\right) (I_w - I_{\text{co}}),
\]

(41)

where \(\xi\) is the average switching time, \(C\) is Euler’s constant, \(P_{\text{ref}}\) and \(P_{\text{free}}\) are the tunneling spin polarizations of the reference and free layers (the model assumes \(P_{\text{ref}} = P_{\text{free}} = P\), \(m\) is the magnetic moment of the free layer, \(I_w\) is the writing current and \(I_{\text{co}}\) is the zero temperature threshold current; \(\xi = E/k_B T\) is the activation energy, \(k_B\) is the Boltzmann constant and \(T\) is the temperature.

The compact model was implemented in Verilog-A and its was validated through the simulation of a writing circuit and a nonvolatile flip-flop. In order to facilitate the configuration of the model, the authors provide a list of default parameters and variables.
J. Other models and correlated works

In addition to the models covered in this Section, there is a wide variety of works focused on different aspects of the memristive devices modeling. Regarding models related to practical implementations, Zhang et al. [78] proposed a model consistent with experimental data from different devices intended for the development of electronic synapses. Bayat et al. [79] presented a general phenomenological approach for deriving mathematical equations for modeling real memristive devices. Lupo et al. [80] reported a model for oxide-based filamentary memristors, and the simulation results showed excellent match with HfO2 devices.

Extending the discussion, Naous et al. [81] presented an study where stochasticity phenomenon are incorporated into the behavior of different threshold-based memristors models. There is also a concentration of efforts in the modification of computationally complex models, which may present several numerical problems, mainly in large scale simulations[82].

Another alternative for the design and testing of memristive systems are the emulator circuits. These tools allow us to build circuits based on memristors at the hardware level. Emulators can be designed in different ways. Pershin and Di Ventra [83] combined a digital potentiometer, an analog-to-digital converter and a microcontroller to create a circuit for this purpose. Implementations based on components such as operational amplifiers, voltage multipliers, MOSFETs, resistors and capacitors are also common [84, 85].

IV. APPLICATIONS

Memristors provide the unique opportunity to either supplement or replace CMOS technology. In this section we explore the potential of memristors in several applications. Digital applications are the first aspect explored, following to the analog ones. Resistive memories are discussed together with nonvolatile Flip-Flops. The neuromorphic computation closes this Section.

A. Digital Applications

There is a large amount of memristor-based methods and circuits focused on performing logic operations. This broad spectrum of propositions includes different philosophies for the implementation of Boolean functions, some with universal coverage and others limited to some specific operations. This Section intends to give an overall insight of the main contributions in this field of research.

1) Imply Logic

Material implication is a logical operation represented as \( p \rightarrow q \) or \( p \rightarrow q \) IMP \( q \), meaning “p implies q” or “if p then q”. By observing the truth table of this function, in Fig. 9a, it is possible to note that the operation \( p \rightarrow q \) is logically equivalent to the expression \( \neg p + q \). For this reason, this function can be represented by the symbol shown in Fig. 9b. An important feature of the IMP function is that, along with the FALSE operation (that always yields logic value ‘0’), it composes a complete computational set that can be used to perform any logic operation. The implementation of this function can be performed by the circuit shown in Fig. 10.

![Fig. 9. Truth table of \( p \rightarrow q \). (b) Symbol of IMPLY logic gate.](image)

![Fig. 10. (a) Circuit proposed in [86] for the implementation of memristive material implication. (b) Polarity convention for increasing/decreasing resistance.](image)

The logical variables of this structure are the resistances of \( P \) and \( Q \), so that a logic level '1' corresponds to a low resistance state \( R_{ON} \) and a level '0' corresponds to a high resistance value \( R_{OFF} \). The computation of the imply operation is performed by applying voltages \( V_{COND} \) and \( V_{SET} \) to \( P \) and \( Q \), respectively. It should be noted that the input memristors at the beginning of the operation are \( P \) and \( Q \), and the output memristor at the end of the operation is \( Q \) (the input value of \( Q \) may be destroyed). In addition, the following conditions must be met to ensure the operation of a material implication:

\[
V_{COND} < V_C < V_{SET},
\]
\[
(V_{SET} - V_{COND}) < V_C,
\]
\[
R_{ON} < R_C < R_{OFF},
\]

where \( V_C \) is the critical voltage, a minimum value required to change the state of the memristor. The polarity shown in Fig. 10b is assumed. When computing an implication, the current direction in the memristors can only be from top to bottom. So, whenever \( Q \) starts at ‘1’, that state will remain unchanged (combinations “01” and “11”). When \( P = '0' \) and \( Q = '0' \), most of the \( V_{COND} \) and \( V_{SET} \) voltages will fall on their respective memristors, switching \( Q \) to ‘1’ and keeping \( P \) at ‘0’. Lastly, when \( P = '1' \) and \( Q = '0' \), \( V_C \) will be approximately \( V_{COND} \) and the voltage over \( Q \) will be \( V_{SET}-V_{COND} \), which is insufficient to cause a resistance switching in this device. Laiho and Lehtonen [87] showed the extension of this operation to multiple input memristors. Later, the concept of multi-memristor implication was proposed as a generalization of this approach [88].

2) MAGIC

An important memristor-only logic family was proposed in [89]. In this method, called MAGIC (Memristor-Aided logic), a logic gate is built with an individual memristor for each of its inputs and an additional memristor for the output. As in the imply logic, logical values are stored through resistance states. The schematic circuits corresponding to the implementation of the AND, NAND, OR, NOR and NOT gates in this logic family are shown in Fig. 11.
The description of the operation of a MAGIC gate will be based on the same polarity convention shown in Fig. 10b and divided into two steps. The first step consists in the initialization of the output memristor to a specific logical state. In the second step, a voltage $V_0$ is applied to the circuit (see in Fig. 11) and is divided between its components. For some input combinations, the voltage drop across the output memristor will be sufficient to surpass a certain threshold voltage and, consequently, change its logical state. For other input combinations, this will not happen and the output memristor remains at its pre-established state.

For a NOR gate, for example, the first step is to write logic level ‘1’ on the output memristor and, if necessary, write the input values on the memristors $I_{N1}$ and $I_{N2}$. After that, the computation is performed by applying a voltage $V_0$ to the circuit, as shown in Fig. 11a. Assuming $R_{OFF} \gg R_{ON}$, when the input combination is “00”, the equivalent resistance of $I_{N1} \parallel I_{N2}$ is $R_{OFF}/2$, causing the voltage (current) over (across) the output memristor to be lower than the threshold voltage (current). Hence, the logical state of the output memristor does not change and remains at logical one. For other input combinations, the voltage/current is greater than the memristor threshold voltage/current. The logical state of the output memristor for these input combinations switches to logical zero.

MAGIC and Imply Logic are memristive-based design approaches that can be integrated within a crossbar array and enable in-memory-computing, i.e., simultaneous processing and storage of data by the same circuit [11, 90].

3) MRL

MRL (Memristor Ratioed Logic) family [91] combines memristive and CMOS technologies. In this logical family, the AND and OR gates are implemented with memristors. These gates are combined with a CMOS inverter to form the NAND and NOR gates, which are universal Boolean functions. The NOT gate also serves to restore degraded signals. An overview of such implementations is provided in Fig. 12. The following explanation regarding the operation of these gates is based on the polarity convention depicted in Fig. 10b and covers AND/OR gates. When the inputs have identical logic levels, there is no current flowing through the memristors and, therefore, there is also no resistance variation in these devices. Thus, $V_{OUT}$ follows the input values in these cases. However, when the inputs are different, there will be a current flow from the $V_{HIGH}$ voltage terminal (level ‘1’) to the $V_{LOW}$ terminal (level ‘0’), ensuring complementary resistance states in the devices. The output voltage will be determined by a voltage divider. Assuming $R_{OFF} \gg R_{ON}$, if the grounded memristor is in the $R_{OFF}$ state, then $V_{OUT} \equiv V_{HIGH}$. If it is in the $R_{ON}$ state, then $V_{OUT} \equiv 0$ V. The number of inputs can be extended by connecting more memristors to the common node, similar to a logic with diodes.

4) Other implementations

The scope of alternatives for the design of memristive logic circuits also includes other notable techniques such as Programmable CMOS/Memristor Threshold Logic [92], CMOS-like Memristor Complementary Logic [93], Parallel Input-Processing Memristor Logic [94] and Memristors-As-Driven Gate Design [95]. In addition, several works employ memristive devices in the development of alternative versions of classic circuits, including full-adders [96, 97], Look-Up Tables (LUTs) [98], sense amplifiers [99], majority voters [100], etc.

B. Analog Applications

Memristors with gradual resistance variation can be exploited in several analog circuit implementations. Pershin and Di Ventra presented in [83] a few examples of memristive-based programmable analog circuits, including a voltage comparator, a non-inverting amplifier and a Schmitt trigger. There are also reports of the use of memristors in different types of oscillators, such as Wien bridge oscillator [101], phase-shift oscillator [102] and reactance-less oscillator [103]. Ascoli et al. [104] bring an insight on adaptable filtering design with memristors, presenting a first-order low-
pass filter with tunable cutoff frequency and a second-order band-pass filter with tunable quality factor. Potrebić et al. [105] analyze the application of memristors in several RF/microwave circuits, such as the Wilkinson power dividers, antennas, frequency selective surfaces, and others.

By exploring cumulative resistance variations in phase-change memristors, Wright et al. [12] demonstrated that analog computation is able to carry out the full set of arithmetic operations (addition, subtraction, multiplication, division), besides being able to handle other complex tasks such as parallel factorization and fractional division. There is also in the group of analog implementations a primary application for computational systems, which is the vector-by-matrix multiplication. This task can be performed in a single step from a memristive crossbar array [106], as shown in Fig. 13.

In a simplified way, this operation can be described using the following multiplication as an example:

$$B_{1xM} = x_{1xN} \times A_{NxM}$$  \hspace{1cm} (45)

To perform this operation, the elements of vector $x$ will be converted into a set of input voltage signals and the elements of matrix $A$ will be mapped as conductances of the memristors in the crossbar. Then, by applying the voltage vector to the matrix rows, these components will be intrinsically multiplied by the column elements (memristor conductances) following Ohm's law, and the sum of the currents through each column will naturally be computed according to the KCL rule. For an arbitrary column $\alpha$, the current is given by:

$$I_\alpha = \sum_{k=1}^{n} V_{k}^{in} \times G_{k,\alpha},$$  \hspace{1cm} (46)

where $V_{k}^{in}$ is the voltage input vector and $G_{k,\alpha}$ is the conductance vector for the column $\alpha$. The output current vector can be applied to transimpedance amplifiers (TIA), for example, to perform the conversion to voltage values. This technique provides essential support for the development of several applications involving neuromorphic computing, the subject of the next subsection.

### C. Memory Applications

Memory circuits may be considered one of the most promising applications involving memristive devices. They challenge the traditional memory hierarchy, where nonvolatile memories are at the bottom of the hierarchy and are large and slow. The small memristor dimension allows high storage density. The data is stored as resistance rather than electric charge, which allows longer data retention and no leakage currents. This feature makes memristors potential candidates to replace the current mainstream memory.

There are two main RRAM memory architectures: crossbar [90, 107-109] and grid [110-113]. The crossbar approach does not have access transistors in its memory cell topology. The cell is the memristor itself or the memristor and a diode-selector. Fig. 14 exemplify both structures. This characteristic makes it attractive to intense high density. However, the crossbar structure faces issues in terms of switching, access and writing time, array size, and operating voltage, which are caused by the wire resistance and sneak paths [107, 108]. Furthermore, several techniques have been proposed to deal with those aspects [109, 114].

The grid architecture, illustrated in Fig. 15, is more energy efficient and presents superiority in access time when compared to the crossbar solution. However, grid architecture presents higher size and consequently lower density and higher cost. Even so, RRAM grid architecture, when compared to traditional 6T SRAM, presents significant higher density associated to low power consumption.

As in traditional SRAM architecture, the memory cell is also explored in RRAM grid to improve specific aspects. The smaller memory cell is the one composed by one transistor and one memristor [111]. It is called 1T1M. Emara et al. [110] introduces the 1T2M differential memory cell to deal with single and multi-bit data storage. The 2T2M cell is presented to offer higher stability and noise margins when compared to the previous ones [113]. Fig. 16 illustrates all this three RRAM memory cells.

![Fig. 13. A memristor crossbar array for vector-by-matrix multiplication.](image)

![Fig. 14. Crossbar RRAM structure (a) without selector and (b) whit diode-selector [108].](image)

![Fig. 15. Grid RRAM structure with 1T1R memory cell [108].](image)
Some memristors have continuous resistance change. This characteristic has been explored to design memory cells that are able to store more than a single bit [115]. This multilevel memory cells increase even more the memory capacity. In this solution, more issues beyond the ones already mentioned have to be solved. One of the more important is related to the nonlinear nature of memristor dynamic behavior. To deal with this, the voltage application to define the resistance value explore different types of programming strategies [116, 117].

In addition to high-density memories, memristors are also being explored in the design of nonvolatile latches and flip-flops (NVFF). These components can transform traditional processors into fully nonvolatile circuits by storing permanently all the data. They are vital elements for fast and energy efficient hibernation in nonvolatile processors (NVPs). The non-volatility enables NVPs to decrease the start-up latency from some micro seconds down to some hundreds of pico-seconds [118].

Fig. 17 presents complete schematic of a non-volatile flip-flop (NVFF). This solution is only one of several existing in the literature. The design uses two complementary MTJs per bit to achieve higher robustness. In addition to the two MTJ, the schematic contains the sense amplifier used to read the data and the bidirectional current source responsible to write the information in the MTJs. The presented schematic performs the storing data in a single-phase. There are other solutions that uses an initial reset operation in both devices, and later set the specific memristor according to the data to be stored [119]. Comparing both solutions, the two-phase reduces the minimum time and energy required in the operation. However, the reset operation in all cycles compromise the cell endurance. The cell endurance (the maximum number of transitions between the high and low resistive states) may be considered the main limitation of NVFFs. This limited endurance can reduce the lifetime of NVPs and is receiving special attention in the community [120].

D. Neuromorphic Computing

The memory bottleneck has been an important barrier to the advancement of conventional Von Neumann computing systems, once this issue leads to high power consumption and performance degradation [121]. In order to overcome these limitations, novel architectures and emerging technologies have been studied. In this context, one of the most promising alternatives consists of neuromorphic computing. This concept, introduced by Mead in [122], describes the use of VLSI systems to mimic the nervous system in the brain. This system is fundamentally composed by neurons and synapses, and the interconnections between these elements form the so-called neural networks. A neuron can be roughly described as a processing unit that integrates the inputs coming from other neurons and generates action potentials (spikes) as a result. The synapses are adaptive memory elements that change their connection strength (or weight) as a result of neuronal activity, which is known as synaptic plasticity [123]. This mechanism is believed to underlies learning and memory of the biological brain. In order to mimic the massive parallelism inherent to the nervous system, which have \( \sim 10^{11} \) neurons and \( \sim 10^{15} \) synapses, scalability and ultra-low power consumption are key factors for neuromorphic computing.

Each neuron is mainly composed by a cell body called soma, branched projections called dendrites and a long terminal called axon. The contact areas where the information is transmitted from one cell to another are called synapses [123].

This area of research has shown great interest in memristive technology, since these devices not only meet these requirements but also have a programmable resistance quite similar to the plasticity of a biological synapse. The neuromorphic computing is usually implemented in a crossbar configuration, as shown in Fig. 19a. In this structure, every neuron in the pre-neuron layer (vertical lines) is connected to every neuron in the post-neuron layer (horizontal lines) with individual memristive synaptic weights (resistance). These spiking neural networks (SNNs) can be trained to perform several tasks, using a set of different learning rules/algorithms. Learning rules describe changes in synaptic plasticity, that is, they determine when the strength of the connections increases or decreases. There is a considerable amount of learning rules, divided as supervised, unsupervised and reinforcement learning [124]. An experimentally demonstration of the Spiking-Time Dependent Plasticity (STDP) learning rule was presented in [14]. In this mechanism, the synapse weight changes according to an exponentially decaying
function of the delay time between the pre-synaptic and postsynaptic spikes, as shown in Fig. 19b. When a pre-spike precedes a post-spike, Δt = tpost - tpre is positive and the weight increases (see in Fig. 19c). when this sequence is reversed, Δt is negative and the weight decreases.

Another topic with special emphasis in studies related to this area of interest is neural behavior. Although there is a large amount of CMOS implementations of artificial neurons [125–127], these circuits usually require a large number of transistors. Thus, memristor-based neurons have been proposed to simplify the circuits. For instance, the electrical circuit of the classic Hodgkin-Huxley model [128] was redesigned in [129], replacing two variable resistors in the potassium and sodium channels with first and second order memristors, respectively (see Fig. 20a). In [130], a scalable neuristor, an electronic device with properties similar to the Hodgkin–Huxley axon, was built from two nanoscale Mott memristors.

Other notable contributions based on memristors adapt in hardware the behavior of classic models like Morris-Lecar [131], FitzHugh-Nagumo [132] and Hindmarsh-Rose [133]. In addition, there is also reports of memristive-based integrate-and-fire (I&F) neurons [134, 135]. As an example, Cobley et al. [13] presented a simple self-resetting I&F spiking neuron model based on the exploitation of the accumulation property of PCM devices. The schematic of this implementation is shown in Fig. 20b. Initially, the memristive device is in an amorphous state (high resistance) and is excited by postsynaptic pulses. After a certain number of pulses, the PCM cell switches to the crystalline state (low resistance), causing the voltage at non-inverting input of the comparator to rise above VREF (through the low-pass filter composed of RLPF and C LPF). As a consequence, the comparator output switches to high level and a spike is generated. The output is fed back through a delay block, which forces the PCM device back to the amorphous state. Further insight regarding this subject can be found in [136], where a comparative analysis in different aspects is made between several CMOS and memristive-based neuron models.

Interesting applications have been exploited in neuromorphic computing. Prezioso et al. [137] realized the pattern classification of 3x3 pixel black/white images into three classes, while Yao et al. [138] showed a more complex gray scale face classification. Based on the same concepts, Truong et al. [139] developed a system for speech recognition of five vowels and Jeong et al. [140] proposed an accurate method for calculating the Euclidean distance. In addition, Choi et al. [141] used a memristive network to perform feature extraction and analyze sensory data from a standard breast cancer screening database.

V. FINAL CONSIDERATIONS

In this paper, we discussed several aspects related to memristors. They represent one of the most promising emerging alternatives to replace or complement the standard CMOS. We described the current state of the art in memristor devices, models and applications. We examined how memristors can be used as building blocks for on-chip memory and many other digital and analog circuits. Additionally, we showed that its features conveniently meet the requirements for the implementation of neuromorphic computing. While many challenges remain to be addressed, we believe that memristors can enable computing paradigms in beyond-CMOS era. We consider memristors an active and vibrant field of research, with extensive efforts under way. Advances are continuously presented in the literature, and we tried to summarize part of them in this paper.

REFERENCES

[1] L. Chua, “Memristor-The missing circuit element,” IEEE Transactions on Circuit Theory, vol. 18, no. 5, pp. 507-519, 1971.
[2] L. O. Chua and S. M. Kang, “Memristive devices and systems,” Proceedings of the IEEE, vol. 64, no. 2, pp. 209-223, 1976.
[3] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, “The missing memristor found,” Nature, vol. 453, no. 7191, pp. 80-83, 2008.
[4] D. Garbin et al., “HfO2-based OxRAM devices as synapses for convolutional neural networks,” IEEE Transactions on Electron Devices, vol. 62, no. 8, pp. 2494-2501, 2015.
[5] S. Ikeda et al., “A perpendicular-anisotropy CoFeB–MgO magnetic tunnel junction,” Nature Materials, vol. 9, no. 9, pp. 721-724, 2010.
[6] S. Raoux, W. Welnic, and D. Ielmini, “Phase change materials and their application to nonvolatile memories,” Chemical reviews, vol. 110, no. 1, pp. 240-267, 2010.
[7] L. Chua, “Resistance switching memories are memristors,” Applied Physics A, vol. 102, no. 4, pp. 765-783, 2011.
[8] S. Vongehr and X. Meng, “The missing memristor has not been found,” Scientific Reports, vol. 5, 2015.
[9] H.–S. P. Wong et al., “Metal–oxide RRAM,” Proceedings of the IEEE, vol. 100, no. 6, pp. 1951-1970, 2012.
[10] S. P. et al, “Memristor crossbar arrays with 6-nm half-pitch and 2-nm critical dimension,” Nature Nanotechnology, vol. 14, no. 1, pp. 35-39, 2019.
[11] S. Kwatsinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, “Memristor-based material implication (IMPLY) logic: Design principles and methodologies,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 10, pp. 2054-2066, 2014.
[12] C. D. Wright, P. Hosseini, and J. A. V. A. F. M. Diosdado, “Beyond von-Neumann computing with nanoscale phase-change memory devices,” Advanced Functional Materials, vol. 23, no. 18, pp. 2248-2254, 2013.
[13] R. Cobley, H. Hayat, and C. J. N. Wright, “A self-resetting spiking phase-change neuron,” Nanotechnology, vol. 29, no. 19, p. 195202, 2018.
K. Esraghian et al., “Memristive device fundamentals and modeling: Applications to circuits and systems simulation,” *Proceedings of the IEEE*, vol. 100, no. 6, pp. 1991-2007, 2012.

C. Yokota, T. M. Taha, G. Subramanyam, R. E. Pino, and S. Rogers, “A memristor device model,” *IEEE Electron Device Letters*, vol. 32, no. 10, pp. 1436-1438, 2011.

A. S. Oblea, A. Timilsina, D. Moore, and K. A. Campbell, “Silicon chalcogenide based memristor devices,” in *The 2010 International Conference on Neuromorphic Systems (UCON)*, 2010, pp. 1-3.

F. Miao et al., “Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor,” *Advanced Materials*, vol. 23, no. 47, pp. 5633-5640, 2011.

K. Miller, K. S. Naika, A. Bergerud, N. M. Nehart, and S. J. I. E. d. l. Chaudhary, “Memristive behavior in thin amorphous anodic oxidation,” *IEEE Electron Device Letters*, vol. 31, no. 7, pp. 737-739, 2010.

M. Laiho, E. Lehtonen, A. Rüssel, and P. Dudek, “Memristive synapses are becoming reality,” *The Neuroengineer*, pp. 10-12, 2010.

X. Wang, B. Xu, and L. Chen, “Efficient memristor model implementation for simulation and application,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 36, no. 7, pp. 1226-1230, 2017.

A. Chaintbouraud et al., “A ferroelectric memristor,” *Nature Materials*, vol. 11, no. 6, pp. 860-864, 2012.

D. Liu, C. Chen, X. Zhu, G. Wang, and N. Wang, “Analog memristors based on thickening/thinning of Ag nanofilaments in amorphous mangetane thin films,” *ACS Applied Materials & Interfaces*, vol. 5, no. 21, pp. 11258-11264, 2013.

S. Kvatinsky, M. Ramadan, E. G. Friedman, and A. Kolodny, “YTEAM: general model for voltage-controlled memristors,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 62, no. 8, pp. 786-790, 2015.

F. Corinto and A. Ascoli, “A boundary condition-based approach to the modeling of memristor nanostructures,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 59, no. 11, pp. 2713-2726, 2012.

Y. V. Pershin and M. Di Ventra, “Memristive model of amoeoba learning,” *Physical Review E*, vol. 80, no. 2, p. 021926, 2009.

Y. V. Pershin and M. Di Ventra, “SPICE model of memristive devices with threshold,” *Radioengineering*, vol. 22, pp. 485-489, 2013.

C. D. S. Dias and P. F. Butzen, “A SPICE model for design of threshold current controlled memristive devices based applications,” *Analogue Integrated Circuits and Signal Processing*, vol. 2020.

Y. Zhiang et al., “Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions,” *IEEE Transactions on Electron Devices*, vol. 59, no. 3, pp. 819-826, 2012.

D. Woledge et al., “Spin torque switching of perpendicular TaCoFeBi MgO-based magnetic tunnel junctions,” *Applied Physics Letters*, vol. 98, no. 2, p. 022501, 2011.

W. F. Brinkman, R. M. Daha, and J. R. Dowell, “Tunneling conductance of asymmetrical barriers,” *Journal of Applied Physics*, vol. 41, no. 5, pp. 1915-1921, 1970.

S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, “Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions,” *Nature Materials*, vol. 3, no. 12, pp. 868-871, 2004.

Y. Zhang, X. Wang, Y. Li, E. G. J. I. T. O. C. Friedman, and S. I. E. Briefs, “Memristive model for synaptic circuits,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 64, no. 7, pp. 767-771, 2016.

F. M. Bayat, B. Hoskins, and D. B. J. A. P. A. Strukov, “Phenomenological modeling of memristive devices,” *Applied Physics A*, vol. 118, no. 3, pp. 779-786, 2015.

N. Lapo, E. Bonizzoni, E. Pérez, C. Wenger, and F. J. I. E. T. O. V. L. S. I. E. Madisetti, “A voltage-time model for memristive devices,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 8, pp. 1452-1460, 2018.

R. Naou, M. Al-Shedivat, and K. N. J. I. T. O. N. Salama, “Stochasticity modeling in memristors,” *IEEE Transactions on Nanotechnology*, vol. 15, no. 1, pp. 1-10.

D. Biolek, R. M. Daha, and J. R. Dowell, “Tunneling conductance of asymmetrical barriers,” *Journal of Applied Physics*, vol. 41, no. 5, pp. 1915-1921, 1970.

S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, “Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions,” *Nature Materials*, vol. 3, no. 12, pp. 868-871, 2004.

Y. Zhang, X. Wang, Y. Li, E. G. J. I. T. O. C. Friedman, and S. I. E. Briefs, “Memristive model for synaptic circuits,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 64, no. 7, pp. 767-771, 2016.

F. M. Bayat, B. Hoskins, and D. B. J. A. P. A. Strukov, “Phenomenological modeling of memristive devices,” *Applied Physics A*, vol. 118, no. 3, pp. 779-786, 2015.

N. Lapo, E. Bonizzoni, E. Pérez, C. Wenger, and F. J. I. E. T. O. V. L. S. I. E. Madisetti, “A voltage-time model for memristive devices,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 8, pp. 1452-1460, 2018.

R. Naou, M. Al-Shedivat, and K. N. J. I. T. O. N. Salama, “Stochasticity modeling in memristors,” *IEEE Transactions on Nanotechnology*, vol. 15, no. 1, pp. 1-10.

D. Biolek, R. M. Daha, and J. R. Dowell, “Tunneling conductance of asymmetrical barriers,” *Journal of Applied Physics*, vol. 41, no. 5, pp. 1915-1921, 1970.

S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, “Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions,” *Nature Materials*, vol. 3, no. 12, pp. 868-871, 2004.

Y. Zhang, X. Wang, Y. Li, E. G. J. I. T. O. C. Friedman, and S. I. E. Briefs, “Memristive model for synaptic circuits,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 64, no. 7, pp. 767-771, 2016.

F. M. Bayat, B. Hoskins, and D. B. J. A. P. A. Strukov, “Phenomenological modeling of memristive devices,” *Applied Physics A*, vol. 118, no. 3, pp. 779-786, 2015.

N. Lapo, E. Bonizzoni, E. Pérez, C. Wenger, and F. J. I. E. T. O. V. L. S. I. E. Madisetti, “A voltage-time model for memristive devices,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 8, pp. 1452-1460, 2018.

R. Naou, M. Al-Shedivat, and K. N. J. I. T. O. N. Salama, “Stochasticity modeling in memristors,” *IEEE Transactions on Nanotechnology*, vol. 15, no. 1, pp. 1-10.

D. Biolek, R. M. Daha, and J. R. Dowell, “Tunneling conductance of asymmetrical barriers,” *Journal of Applied Physics*, vol. 41, no. 5, pp. 1915-1921, 1970.
[106] M. Hu, H. Li, Q. Wu, and G. S. Rose, "Hardware realization of BSB recall function using memristor crossbar arrays," in DAC Design Automation Conference 2012, 2012, pp. 498-503: IEEE.

[107] J. Reuben et al., "Memristive logic: A framework for evaluation and comparison," in 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2017, pp. 1-8: IEEE.

[108] C. Xu et al., "Overcoming the challenges of crossbar resistive memory architectures," in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), 2015, pp. 476-488: IEEE.

[109] Y. Zhang, D. Feng, J. Liu, W. Tong, B. Wu, and C. Fang, "A novel memristor-based main memory structure for optimizing access latency and reliability," in Proceedings of the 34th Annual Design Automation Conference 2017, 2017, pp. 1-6.

[110] A. Emara, M. Ghoneima, and M. El-Dessouky, "Differential 1T2M memristor memory cell for single/multi-bit RRAM modules," in 2014 6th Computer Science and Electronic Engineering Conference (ICEEC), 2014, pp. 69-72: IEEE.

[111] B. Mohammad, D. Homouz, and H. Elgabry, "Robust hybrid memristor-CMOS memory: Modeling and design," IEEE Transactions on Very Large Scale Integration Systems, vol. 21, no. 11, pp. 2069-2079, 2013.

[112] N. Shaarawy, A. Emara, A. M. El-Naggar, M. E. Elbitw, M. Ghoneima, and A. G. Radwan, "Design and analysis of 2T2M hybrid CMOS-Memristor based RRAM," Microelectronics Journal, vol. 73, pp. 75-85, 2018.

[113] N. Shaarawy, M. Ghoneima, and A. G. Radwan, "2T2M memristor-based memory cell for higher stability RRAM modules," in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2015, pp. 1418-1421: IEEE.

[114] E. Linn, R. Rosezin, C. Kügeler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," Nature Materials, vol. 9, no. 5, pp. 403-406, 2010.

[115] D. Niu, Q. Zhu, C. Xu, and Y. Xie, "Low power multi-level-cell resistive memory design with incomplete data mapping," in 2013 IEEE 31st International Conference on Computer Design (ICCD), 2013, pp. 131-137: IEEE.

[116] F. Garcia-Redondo and M. López-Velarde, "Self-controlled multilevel writing architecture for fast training in neuromorphic RRAM applications," Nanotechnology, vol. 29, no. 40, p. 405203, 2018.

[117] M. Ramadan, N. Wainstein, R. Ginosar, and S. Kvatinsky, "Adaptive programming in multi-level cell ReRAM," Microelectronics Journal, vol. 90, pp. 169-180, 2019.

[118] W. Zhao, E. Belhare, and C. Chappert, "Spin-MTJ based non-volatile flip-flop," in 2007 7th IEEE Conference on Nanotechnology (IEEE NANO), 2007, pp. 399-402: IEEE.

[119] T.-K. Chien et al., "A low store energy and robust ReRAM-based flip-flop for normally off microprocessors," in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), 2016, pp. 2803-2806: IEEE.

[120] M. Biglari, T. Lieske, and D. Fey, "High-endurance bipolar ReRAM-based non-volatile flip-flops with run-time tunable resistive states," in Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale Architectures, 2018, pp. 19-24.

[121] M. A. Zidan, J. P. Strachan, and W. D. Lu, "The future of electronics based on memristive systems," Nature Electronics, vol. 1, no. 1, pp. 22-29, 2018.

[122] C. Mead, "Neuromorphic electronic systems," Proceedings of the IEEE, vol. 78, no. 10, pp. 1629-1636, 1990.

[123] D. Kuzum, S. Yu, and H. P. Wong, "Synaptic electronics: materials, devices and applications," Nanotechnology, vol. 24, no. 38, p. 382001, 2013.

[124] R. Sathya and A. Abraham, "Comparison of supervised and unsupervised learning algorithms for pattern classification," International Journal of Advanced Research in Artificial Intelligence, vol. 2, no. 2, pp. 34-38, 2013.

[125] X. Wu, V. Saxena, and K. Zhu, "A CMOS spiking neuron for dense memristor-synapse connectivity for brain-inspired computing," in 2015 International Joint Conference on Neural Networks (IJCNN), 2015, pp. 1-6: IEEE.

[126] G. Indiveri et al., "Neuromorphic silicon neuron circuits," Frontiers in Neuroscience, vol. 5, p. 73, 2011.

[127] T. Serrano-Gotarredona and B. Linare-Barranco, "Design of adaptive nanoCMOS neural architectures," in 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), 2012, pp. 949-952: IEEE.

[128] A. L. Hodgkin and A. F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve," The Journal of Physiology, vol. 117, no. 4, pp. 500-544, 1952.

[129] L. Chua, V. Shitinev, and H. Kim, "Hodgkin–Huxley axon is made of memristors," International Journal of Bifurcation Chaos, vol. 22, no. 03, pp. 1230011, 2012.

[130] M. D. Pickett, G. Medeiros-Ribeiro, and R. S. Williams, "A scalable neuroidor built with Mott memristors," Nature Materials, vol. 12, no. 2, pp. 114-117, 2013.

[131] A. Amisoleimani, M. Ahmadi, and A. Ahmadi, "STDP-based unsupervised learning of memristive spiking neural network by Morris-Lecar model," in 2017 International Joint Conference on Neural Networks (IJCNN), 2017, pp. 3409-3414: IEEE.

[132] J. Zhang and X. Liao, "Synchronization and chaos in coupled memristor-based FitzHugh-Nagumo circuits with memristor synapse," AEU-International Journal of Electronics And Communications, vol. 75, pp. 82-90, 2017.

[133] J. Bao, A. Hu, H. Bao, Q. Xu, M. Chen, and H. Wu, "Three-dimensional memristive Hindmarsh–Rose neuron model with hidden coexisting asymmetric behaviors," Complexity, vol. 2018, 2018.

[134] M. Al-Shedivat, R. Naous, G. Cauwenberghs, and K. N. Salama, "Memristors empower spiking neurons with stochasticity," IEEE Journal on Emerging Selected Topics in Circuits Systems, vol. 5, no. 2, pp. 242-253, 2015.

[135] S. Lashkare, S. Chouhan, T. Chavan, A. Bhat, P. Kumbhare, and U. Ganguly, "PCMO RRAM for integrate-and-fire neuron in spiking neural networks," IEEE Electron Device Letters, vol. 39, no. 4, pp. 484-487, 2018.

[136] C. Sung, H. Hwang, and I. K. Yoo, "Perspective: A review on memristive hardware for neuromorphic computation," Journal of Applied Physics, vol. 124, no. 15, p. 151903, 2018.

[137] M. Prezioso, F. Merrick-Bayat, B. Hoskins, G. Adam, K. K. Likharev, and D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," Nature, vol. 521, no. 7550, pp. 64-69, 2014.

[138] J. Yao et al., "Face classification using electronic synapses," Nature Communications, vol. 8, no. 1, pp. 1-8, 2017.

[139] S. N. Truong, S.-J. Ham, and K.-S. Min, "Neuromorphic crossbar circuit with nanoscale filamentary-switching binary memristors for speech recognition," Nanoscale Research Letters, vol. 9, no. 1, p. 629, 2014.

[140] Y. Jeong, J. Lee, J. Moon, J. H. Shin, and W. D. J. N. L. Lu, "Nano Letters," vol. 18, no. 7, pp. 4447-4453, 2018.

[141] J. Choi, J. H. Shin, J. Lee, P. Sheridan, and W. D. Lu, "Experimental demonstration of feature extraction and dimensionality reduction using memristor networks," Nano Letters, vol. 17, no. 5, pp. 3113-3118, 2017.