A Harmonic Rejection Strategy for 25% Duty-Cycle IQ-Mixers Using Digital-to-Time Converters

Andreas Gebhard, Student Member, IEEE, Silvester Sadjina, Student Member, IEEE, Stefan Tertinek, Member, IEEE, Krzysztof Dufrêne, Senior Member, IEEE, Harald Pretl, Senior Member, IEEE, and Mario Huemer, Senior Member, IEEE

Abstract—Due to the use of wide-band analog front-ends in order to cover the many different frequency bands used in Long Term Evolution (LTE), blocker signals received by the antenna may reach the mixer input. As a consequence, square-wave mixer implementations, as, e.g., the 25% duty-cycle current-driven passive mixer, may lead to the down-conversion of these blocker signals by their harmonic response. This contribution describes a harmonic rejection (HR) strategy, which modifies the local oscillator (LO) waveform of a 25% duty-cycle current-driven passive mixer, to suppress specific harmonics. Two HR control signal waveforms are proposed and their performance is evaluated by circuit simulations using a 28 nm CMOS technology. By applying the proposed concept, the downconversion of a blocker by the mixer’s 3rd order harmonic response can be suppressed by more than 30 dB, and the receiver noise figure (NF) is improved by 21.1 dB for a blocker power of $-5$ dBm at the low-noise amplifier (LNA) input.

Index Terms—Mixer, receiver, harmonics, digital-to-time converter, wireless communications.

I. INTRODUCTION

In radio frequency (RF) transceivers mixers are used to shift the desired RF channel to the baseband (BB) or an intermediate-frequency, where the wanted signal is digitized for further digital signal processing. Frequency translation may be realized by a nonlinear operation, or, as in modern RF transceivers, with linear time-variant systems. In order to cover the high frequency range used by current communication standards as, e.g., in LTE, a wide-band frequency synthesizer is needed. In modern mobile transceivers, switched square-wave systems, as the 25% duty-cycle mixer architecture, are preferably used in direct-conversion in-phase (I) and quadrature-phase (Q) receivers [1]. It consists of four mixer switches (transistors) $I_+, I_-, Q_+$ and $Q_-$, which are switched on and off by a 25% duty-cycle scheme, such that at any moment only one switch is turned on. The switch control signals $p_{I+}(\phi)$, $p_{Q+}(\phi)$, $p_{I-}(\phi)$ and $p_{Q-}(\phi)$ are visualized in Fig. 1 (a), where the variable substitution $p_{I+}(\phi) = p_{I+}(\phi T_{LO}/(2\pi))$ is used, with $T_{LO}$ being the LO period.

The equivalent analog circuit of the 25% duty-cycle current-driven passive IQ mixer is depicted in Fig. 1 (b). The LNA output current $i_{RF}(t)$ flows into the four switching branches of the I- and Q-path. Each path contains a transimpedance amplifier (TIA) to generate the differential voltages $u_{BB,I}$ and $u_{BB,Q}$ which are digitized and combined to the complex IQ BB signal $u_{BB} = u_{BB,I} + j u_{BB,Q}$. Traditional designs using 50% duty-cycle LO signals suffer from an IQ cross-talk problem due to the overlapping ON-states of the switches in the I- and Q-branch. This overlapping furthermore causes a reduced conversion gain because the RF input current is shared between two branches [2]. The 25% duty-cycle scheme offers a 3 dB higher conversion gain and a reduced noise figure compared to 50% duty-cycle mixers [1], [3]. A well-known issue in square-wave mixers is the generation of harmonics in the mixer branches [4]–[6] which leads to the down-conversion...
of unwanted spectral components contained in the RF input current $i_{RF}(t)$. To avoid this harmonic down-conversion by the harmonic response of the mixer, several approaches can be found in the existing literature. In [7], a 33% duty-cycle mixer for the rejection of the 3rd order harmonic response of the mixer is proposed. The HR mixers introduced in [5], [6] use an LO signal with suppressed harmonics by approximating the ideal sine wave by a 3-bit amplitude-quantized signal. The waveform is composed of three 45° shifted square-wave signals which are weighted and added. While this LO signal rejects the 3rd and 5th harmonic response simultaneously, amplitude- and phase mismatches result in a lowered suppression. In [4], this HR concept is used in IQ-transmitters, and in [8], [9] for receivers. Higher order harmonics may be rejected by using more than three square waves [6] or by using an 8-path HR mixer with 12.5% duty-cycle [10]. This brief presents an HR strategy which modifies the switch control waveforms of the 25% duty-cycle mixer to suppress specific harmonics. By inserting gaps and adding pulses at particular positions within the 25% duty-cycle waveform harmonics are suppressed. At the same time the beneficial property of non-overlapping ON states of the switches is maintained which minimizes IQ cross-talk. Another advantage of this approach is that no weighting and summation of RF signals as in [6], [11] is needed to realize the rejection of harmonics. Furthermore, only one transistor is needed in each of the mixer branches I+, I−, Q+ and Q−.

II. PROBLEM STATEMENT

Due to the use of wide-band analog front-ends in order to cover the many different frequency bands used in LTE, blocker signals received by the antenna may reach the mixer input. These blocker signals may be down-converted to the receive (Rx) BB by the harmonic response of the mixer, thereby disturbing the reception of the wanted signal. Furthermore, Fig. 2 depicts a frequency division duplex (FDD) scenario with finite duplexer Tx-to-Rx stop-band isolation, where the Tx signal which leaks through the duplexer into the receiver is down-converted by the harmonic response of the mixer. This transmitter induced self-interference may, e.g., occur in an LTE CA mode with two receivers and one transmitter. Assuming an LTE inter-band CA mode with the uplink (UL) primary component carrier (PCC) in band 2 at $f_{Tx} = 1890$ MHz, and the downlink (DL) SCC in band 71 at $f_{LO2} = 630$ MHz, the 3rd order harmonic response of the SCC Rx mixer occurs at 1890 MHz, which down-converts the unwanted leaked Tx signal to the Rx BB. By rejecting the 3rd order harmonic response of the mixer, the harmonic down-conversion would be suppressed.

III. SYSTEM MODEL OF THE 25% DUTY-CYCLE MIXER

To analyze the 25% duty-cycle mixer, the complex Fourier series representation of the four mixer control signals is derived. The Fourier coefficients of the I+ branch control signal are

$$c_k = \frac{1}{T_{LO}} \int_0^{T_{LO}} \tilde{p}_{I+}(t) e^{-jk2\pi f_{LO}t} dt$$

$$= \frac{1}{2\pi} \int_0^{2\pi} p_{I+}(\varphi) e^{-j2k\varphi} d\varphi$$

$$= \tilde{c}_k e^{-jk\frac{\pi}{4}}$$.

where $\tilde{c}_k = \frac{4}{\pi} \text{sinc}(k\frac{\pi}{4})$. The Fourier coefficients of the other phases are obtained by rotating the I+ coefficients $c_k$ by the angle $k\frac{\pi}{4}$ where $k$ is the harmonic index [1]. The resulting mixer phase signals can be represented by the Fourier series

$$\tilde{p}_{I+}(t) = \sum_{k=-\infty}^{\infty} c_k e^{jk2\pi f_{LO}t}$$

$$\tilde{p}_{I-}(t) = \sum_{k=-\infty}^{\infty} (-1)^k c_k e^{jk2\pi f_{LO}t}$$

$$\tilde{p}_{Q+}(t) = \sum_{k=-\infty}^{\infty} e^{-jk\frac{\pi}{4}} c_k e^{jk2\pi f_{LO}t}$$

$$\tilde{p}_{Q-}(t) = \sum_{k=-\infty}^{\infty} e^{jk\frac{\pi}{4}} c_k e^{jk2\pi f_{LO}t}$$.

and the in-phase differential voltage at the output of the differential amplifier becomes

$$u_{BB1}(t) = i_{BB1+}(t) * z_{BB}(t) - i_{BB1-}(t) * z_{BB}(t)$$

$$= i_{RF}(t) \tilde{p}_{I+}(t) * z_{BB}(t) - i_{RF}(t) \tilde{p}_{I-}(t) * z_{BB}(t)$$

$$= \left[4i_{RF}(t) \sum_{k=1}^{\infty} \tilde{c}_k \text{sinc}\left(k2\pi f_{LO} - k\frac{\pi}{4}\right)\right] * z_{BB}(t), \quad (3)$$

where $z_{BB}(t)$ is the low-pass BB impulse response. Similarly the quadrature-phase differential voltage becomes

$$u_{BB,Q}(t) = i_{BB,Q+}(t) * z_{BB}(t) - i_{BB,Q-}(t) * z_{BB}(t)$$

$$= i_{RF}(t) \tilde{p}_{Q+}(t) * z_{BB}(t) - i_{RF}(t) \tilde{p}_{Q-}(t) * z_{BB}(t)$$

$$= \left[4i_{RF}(t) \sum_{k=1}^{\infty} \sigma_k \tilde{c}_k \text{sinc}\left(k2\pi f_{LO} - k\frac{\pi}{4}\right)\right] * z_{BB}(t), \quad (4)$$

where $\sigma_k = -1$ for $k = 1, 5, 9, 13, \ldots$, and $\sigma_k = 1$ otherwise. Assuming a direct-connection receiver with $f_{LO} = f_{RX}$, and an LNA output current which contains the wanted Rx signal and a blocker (BL) signal around the 3rd order harmonic response of the mixer ($3f_{LO} = f_{BL}$)

$$i_{RF}(t) = |\mathcal{B}_{BB}(t) e^{2\pi f_{BL}t}| + |\mathcal{B}_{BB}(t) e^{2\pi f_{BL}t}|$$

(5)

the received complex BB voltage becomes

$$u_{BB}(t) = u_{BB1}(t) + ju_{BB,Q}(t)$$

$$= \left[4i_{RF}(t) \sum_{k=1}^{\infty} \tilde{c}_k e^{jk2\pi f_{LO} - k\frac{\pi}{4}}\right] * z_{BB}(t)$$.
Fig. 3: Mixer control signals using the proposed waveform A in a 25% duty-cycle mixer to reject specific harmonics.

\[
\begin{align*}
P^A_{\text{Rx}}(\varphi) &= \frac{1}{2\pi} \int_{0}^{2\pi} p^A_{\text{Rx}}(\varphi) e^{-jk\varphi} d\varphi \\
P^A_{\text{BL}}(\varphi) &= \frac{A}{2\pi} e^{-jk\varphi} \sin \left(\frac{k\Delta}{2}\right) \\
P^B_{\text{Rx}}(\varphi) &= \frac{1}{2\pi} \int_{0}^{2\pi} p^B_{\text{Rx}}(\varphi) e^{-jk\varphi} d\varphi \\
P^B_{\text{BL}}(\varphi) &= \frac{A}{2\pi} e^{-jk\varphi} \sin \left(\frac{k\Delta}{2}\right)
\end{align*}
\]

where \(Z_{\text{BB}}\) is the BB impedance. It can be observed, that the wanted Rx signal is down-converted by the fundamental Fourier coefficient. The unwanted blocker signal is down-converted by the 3rd order harmonic response of the mixer which disturbs the wanted signal.

IV. PROPOSED HARMONIC REJECTION CONTROL SIGNALS

The proposed harmonic rejection strategy suppresses specific harmonics by inserting gaps and pulses into the control signal while maintaining the constraint that at each time only one of the four branch switches is turned ON. Thereby no IQ crosstalk occurs. Due to the absence of any reverse isolation in passive mixers, the low-Q BB impedance is transformed into a high-Q RF band-pass filter seen from the RF input side [3]. Because of this reason, at any time at least one switch should be turned ON in order to provide a constant impedance seen from the RF input. By maintaining these constraints, the two proposed switch control waveforms A and B are developed.

A. Proposed Waveform A

In the proposed waveform A (Fig. 3), a gap in the middle of the 25% duty-cycle pulse, and a pulse at the offset of \(\pi\) with the same width \(\delta\) is inserted. With careful selection of the width \(\delta\), a specific odd harmonic in the control signal may be rejected. The Fourier coefficients of waveform A can be composed by using the Fourier coefficients

\[
c_k^A(\varphi, \Delta) = \frac{1}{2\pi} \int_{0}^{2\pi} e^{-jk\varphi} d\varphi
\]

of a single periodic prototype pulse centered around the angle \(\varphi_c\) with the width \(\Delta\) and the constant amplitude \(A\). Thereby, the Fourier coefficients of the I+ control signal \(p^A_{\text{Rx}}(\varphi)\) using waveform A with \(\Delta = \frac{\pi}{4} - \frac{\delta}{2}\), \(\varphi_{c,1} = \frac{\Delta}{2}\), \(\varphi_{c,2} = \frac{\pi}{2} - \frac{\Delta}{2}\) and \(\varphi_{c,3} = \frac{5\pi}{4}\) are

\[
c_k^A(\varphi, \Delta) = \frac{A}{2\pi} e^{-jk\varphi} \sin \left(\frac{k\Delta}{2}\right)
\]

(7)

To reject a specific harmonic \(r\) in waveform A, the nonlinear equation \(c^A_k(\delta) = 0\) needs to be solved which leads to

\[
2 \cos \left(\pi - \frac{\Delta}{2}\right) + (1 - (-1)^r) \sin \left(\frac{\delta}{2}\right) = 0.
\]

(9)

The required gap/pulse width \(\delta\) can be derived by using the trigonometric identity

\[
\cos(\alpha)\sin(\beta) = \frac{1}{2} \left[\sin(\alpha + \beta) - \sin(\alpha - \beta)\right]
\]

(10)
in (9) which leads to the nonlinear relationship

\[
\sin \left(\frac{\delta}{2}\right) = \frac{\sin \left(\pi \frac{\Delta}{4}\right)}{1 - (-1)^r}.
\]

(11)

The differential implementation of the mixers requires only the suppression of odd harmonics which leads to \(1 - (-1)^r = 2\). Due to the periodicity of the sine function, solving (11) via

\[
\delta^A_r = \frac{2}{r} \left[ (-1)^m \sin^{-1} \left( \frac{1}{2} \sin \left(\pi \frac{\Delta}{4}\right) \right) + m\pi \right]
\]

(12)

has multiple solutions for \(m \in \mathbb{Z}\), where only the solutions with \(0 < \delta < 25\%\) are of interest. The gap/pulse width \(\delta^A_r\) to reject the odd harmonic \(r\) in each of the four mixer control signals is summarized in Table I. The down-conversion of the wanted Rx signal occurs with the fundamental \(c^A_k(\delta^A_r)\) which may be reduced by using the proposed HR strategy. The relative reduction of the fundamental Fourier coefficient compared to the ordinary 25% duty-cycle scheme is included in Table I. The resulting complex valued BB voltage

\[
u_{\text{BB}}(t) = u_{\text{BB},1}(t) + ju_{\text{BB},Q}(t)
\]

(13)

does not contain the harmonic response of the harmonic \(r\) anymore. As a consequence of that, the harmonic response at the harmonic \(r\) of the mixer is removed and the down-conversion of the unwanted spectral component within \(i_{\text{RF}}(t)\) at the frequency \(r \cdot f_{\text{LO}}\) is suppressed.

B. Proposed Waveform B

To avoid narrow pulses and gaps which may be limited by the rise- and fall-time of the control signal edges, waveform B depicted in Fig. 4 is proposed. During the period where none of the switches is turned ON, a fifth switch is needed in the
TABLE I
HARMONIC REJECTION WITH WAVEFORM A

| Rejected harmonic r | δ in % duty-cycle | $\frac{c_r^B(\delta)}{c_3}$ (dB) |
|---------------------|-------------------|-------------------------------|
| 3rd                 | 3.8 %             | -3.6 dB                       |
| 5th                 | 22.3 %            | -1.7 dB                       |
| 7th                 | 15.9 %            | -8.9 dB                       |
| 9th                 | 9.8 % / 23.5 %    | -17.0 dB / -0.9 dB            |
| 13th                | 14.5 %            | -12.2 dB                      |
| 15th                | 20.8 %            | -2.9 dB                       |

Fig. 4. Proposed waveform B without narrow pulse.

TABLE II
HARMONIC REJECTION WITH WAVEFORM B

| Rejected harmonic r | δ in % duty-cycle | $\frac{c_r^B(\delta)}{c_3}$ (dB) |
|---------------------|-------------------|-------------------------------|
| 3rd                 | 8.3 %             | -4.0 dB                       |
| 5th                 | n.a.              | n.a.                          |
| 7th                 | 17.9 %            | -12.1 dB                      |
| 9th                 | 2.8 % / 8.3 %     | -11.1 dB / -4.0 dB            |
| 13th                | 9.6 %             | -4.7 dB                       |
| 15th                | 8.3 %             | -4.0 dB                       |

IQ mixer which terminates the LNA output current to the BB impedance. This is needed to maintain a constant mixer input impedance seen from the LNA output current. The Fourier coefficients of waveform B are

$$c_k^B(\delta) = \frac{1}{2\pi} \int_0^{2\pi} p_k^B(\varphi) e^{-jk\varphi} d\varphi$$

$$= c_k^B(\varphi_1, \Delta) + c_k^B(\varphi_2, \Delta)$$

$$= \frac{A\Delta}{\pi} e^{-j\frac{\pi}{4} \cos\left(k\frac{\pi}{4} - \frac{\Delta}{2}\right)} \sin\left(k\frac{\Delta}{2}\right),$$

and by setting $|c_k^B(\delta)| = 0$ for a specific harmonic $r$ the nonlinear equation $\sin\left(r\frac{\pi}{2}\right) = \sin\left(r\frac{\pi}{2}\right)$ is obtained. Solving this nonlinear relationship leads to the multiple solutions

$$\delta_r^B = 2r \left[\frac{(-1)^m r}{4} + m\pi\right]$$

for $m \in \mathbb{Z}$, where only the solutions with $0 < \delta < 25\%$ are of interest. The required gap widths to reject specific harmonics using waveform B are summarized in Table II. With the duty-cycle of 8.33%, the 3rd, 9th and 15th harmonic are suppressed simultaneously. Table I and Table II show that for both waveforms the fundamental amplitude is reduced by about 4 dB when the 3rd order harmonic response is rejected.

C. Waveform Generation Using Digital-to-Time Converters

The proposed pulse generator (PGEN) circuit to generate the pulse with the width $\delta$ at the desired phase location is shown in Fig. 5. The circuit consists of two digitally-controlled edge interpolator (DCEI) based digital-to-time converters (DTCs) [12] with the three input phases $\varphi_1 - 3$ which have a fixed phase relationship of $\pi/4$ between each other. The two DCEIs interpolate the edges between the input phases corresponding to the code words to generate the rising edges $D_1$ and $D_2$. For identical code words, the pulse $P$ which is generated by combining the signals $D_1$ and $D_2$ using an XOR logic is centered around the rising edge of $\varphi_2$. By combining the signal $P$ and $p^A_1(\varphi)$ by an XOR logic, the desired signal $p^A_1(\varphi)$ with the gap width $\delta$ within the 25% duty-cycle pulse is generated. Using the DTC based approach described in [12], the edges $D_1$ and $D_2$ may be generated with a time resolution of 244 fs at an LO frequency of 2 GHz. The final pulse-width resolution becomes 488 fs corresponding to less than 0.1% of a duty-cycle.

V. CIRCUIT SIMULATION RESULTS

The proposed HR strategy is evaluated by circuit simulations using a 28 nm CMOS technology. The simulation architecture is depicted in Fig. 6, where the LNA is implemented as a transconductance amplifier (voltage-to-current converter) which drives the succeeding 25% duty-cycle current driven passive mixer. The RF signal is down-converted by the mixer, filtered by the anti-aliasing-filter (AAF) and digitized by the TIA/analog-to-digital converter (ADC). For the simulation, the receiver was configured for the reception of 10 MHz LTE signals in band 71 at $f_{LO} = 630$ MHz. At the input of the LNA a Tx related blocker signal at 1890 MHz
was inserted which is down-converted by the 3rd order harmonic response of the mixer (see Fig. 2). Waveforms A and B are configured to reject the 3rd order harmonic response of the mixer, and the resulting BB signal power with and without the proposed HR strategy is plotted in Fig. 7. The BB power $P_{BB}$ which corresponds to the down-conversion of the blocker signal is suppressed by about 35 dB which includes also the front-end filtering. Using waveform A/B, an improvement of the blocker suppression by 30.5 dB and 30.4 dB is achieved.

Deviations of the nominal value of $\delta$ leads to a reduced suppression of the blocker. It can be observed that waveform B is less sensitive to variations in $\delta$. Due to the finite rise and fall times of the control signals in the circuit simulation, the optimal values of $\delta$ differ slightly from the values presented in Tables I and II. Fig. 8 shows that the NF of the receiver is improved when the 3rd order harmonic response of the mixer is suppressed. Modern front-ends may include an external LNA (eLNA) with improved linearity. Assuming a Tx power of 27 dBm at the power amplifier (PA) output, 50 dB duplexer suppression and a gain of 18 dB of the eLNA, the resulting blocker power at the receiver chip input may reach $-5$ dBm. At the blocker power of $-5$ dBm, the NF can be improved by about 21 dB with both proposed waveforms.

VI. Conclusion

This brief proposed an HR strategy for 25% duty-cycle current-driven passive mixers. By inserting gaps and pulses of variable width into the mixer control waveforms, specific harmonics are suppressed. The generation of the proposed mixer control waveforms involves two DTCs and an XOR. The pulse/gap width is adjusted by the digital input code words of the DTCs which enable a dynamic selection of the suppressed harmonic. By circuit simulations using a 28 nm CMOS technology we demonstrated a suppression of the 3rd order harmonic response of more than 30 dB, and an improvement of the NF of the receiver by 21.1 dB for a blocker power level of $-5$ dBm at the LNA input.

ACKNOWLEDGMENT

The authors wish to acknowledge Danube Mobile Communications Engineering GmbH & Co KG (DMCE), majority owned by Intel, for supporting this work carried out at the Christian Doppler Laboratory for Digitally Assisted RF Transceivers for Future Mobile Communications. The financial support by the Austrian Federal Ministry for Digital and Economic Affairs and the National Foundation for Research, Technology and Development is gratefully acknowledged.

REFERENCES

[1] A. Mirzaei, H. Darabi, J. C. Leete, and Y. Chang, “Analysis and optimization of direct-conversion receivers with 25% duty-cycle current-driven passive mixers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 9, pp. 2353–2366, Sep. 2010.

[2] A. Mirzaei, H. Darabi, J. C. Leete, X. Chen, K. Juan, and A. Yazdi, “Analysis and optimization of current-driven passive mixers in narrow-band direct-conversion receivers,” IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2678–2688, Oct. 2009.

[3] W. Rhee and K. Iniewski, Wireless Transceiver Circuits. Boca Raton, FL, USA: CRC Press, 2015.

[4] J. A. Weldon et al., “A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 2003–2015, Dec. 2001.

[5] T. Forbes, W.-G. Ho, and R. Gharpurey, “Design and analysis of harmonic rejection mixers with programmable LO frequency,” IEEE J. Solid-State Circuits, vol. 48, no. 10, pp. 2363–2374, Oct. 2013.

[6] H. Zhang, T. B. Gao, S. C. G. Tan, and O. Shana’a, “A harmonic-rejection mixer with improved design algorithm for broadband TV tuners,” in Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC), Jun. 2012, pp. 163–166.

[7] Y.-H. Chen, N. Fong, B. Xu, and C. Wang, “An LTE saw-less transmitter using 33% duty-cycle LO signals for harmonic suppression,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2015, pp. 1–3.

[8] R. Bagheri et al., “An 800-MHz-6-GHz software-defined wireless receiver in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2860–2876, Dec. 2006.

[9] F. Gatta et al., “An embedded 65nm CMOS low-IF 48MHz-to-1GHz dual tuner for DOCSIS 3.0,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2009, pp. 122–123.

[10] K. Kibaroglu and G. M. Rebeiz, “A 0.05–6 GHz voltage-mode harmonic rejection mixer with up to 30 dBm in-band IP3 and 35 dBc HRR in 32 nm SOI CMOS,” in Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC), Jun. 2017, pp. 304–307.

[11] D. Murphy, H. Darabi, and H. Xu, “A noise-cancelling receiver resilient to large harmonic blockers,” IEEE J. Solid-State Circuits, vol. 50, no. 6, pp. 1336–1350, Jun. 2015.

[12] S. Sievert et al., “A 2 GHz 244 fs-resolution 1.2 ps-peak-INA edge interpolator-based digital-to-time converter in 28 nm CMOS,” IEEE J. Solid-State Circuits, vol. 51, no. 12, pp. 2992–3004, Dec. 2016.