Configurable Electrostatically Doped High Performance Bilayer Graphene Tunnel FET

Fan W. Chen*, Hesameddin Ilatikhameneh*, Gerhard Klimeck, Zhihong Chen, Rajib Rahman

Abstract— A bilayer graphene based electrostatically doped tunnel field-effect transistor (BED-TFET) is proposed. Unlike graphene nanoribbon TFETs in which the edge states deteriorate the OFF-state performance, BED-TFETs operate based on bandgaps induced by vertical electric fields in the source, channel, and drain regions without any chemical doping. The performance of the transistor is evaluated by self-consistent quantum transport simulations. This device has several advantages: 1) ultra-low power ($V_{DD}=0.1V$), 2) high performance ($I_{ON}/I_{OFF}>10^5$), 3) steep subthreshold swing (SS<10mV/dec), and 4) electrically configurable between N-TFET and P-TFET post fabrication. The operation principle of the BED-TFET and its performance sensitivity to the device design parameters are presented.

Index Terms—Bilayer graphene (BLG), tunnel field-effect transistor (TFET), electrostatically doping, non-equilibrium Green’s function (NEGF)

I. INTRODUCTION

It has been experimentally challenging to realize a tunnel FET (TFET) with high on-current and a steep subthreshold slope simultaneously, especially with a low supply voltage ($V_{DD}$=0.1V). The high current can be achieved by bringing the transmission probability through the source-channel tunneling barrier close to unity, which can be realized by minimizing the effective mass of the channel material and the screening length [1, 2] across the tunneling barrier. Regarding the requirement of small effective mass, bilayer graphene (BLG) is almost an ideal candidate. However, despite its small effective mass, impressive mobility and initial promise for high performance electronic devices [3, 4], the lack of an intrinsic band gap prevents graphene transistors from switching off. Although sizable bandgaps were demonstrated in graphene nano-ribbons (GNRs) [5-8], the edge roughness and device-to-device variations due to the lack of atomic level control in top down fabrication pose a tremendous challenge for technology development [7, 9-11]. On the other hand, a tunable bandgap larger than 200meV can be created in BLG by an electric field [12-14].

Here, BED-TFET as a high performance steep SS device which enables $V_{DD}$ to scale down below 0.1V is proposed. Accordingly, an excellent energy-delay product is obtained in this device. Compared to previous bilayer graphene TFET designs [13, 15], BED-TFET has the following advantages: 1) Being electrostatically configurable post fabrication between a P-TFET and a N-TFET. 2) Avoiding the experimentally challenging chemical doping in 2D materials (i.e. bilayer graphene). 3) Being immune to threshold variations due to dopant fluctuations which is critical for low threshold voltages. 4) Avoiding dopant states within the bandgap which deteriorates the OFF-state performance of the TFETs [16]. 5) Providing an artificial heterostructure without interface states.

The authors are with the Network for Computational Nanotechnology (NCN), Purdue University, West Lafayette, IN, 47906 USA e-mail: fanchen@purdue.edu, hesam.ilati2@gmail.com

* These two authors contributed equally.

This work was supported in part by the Center for Low Energy Systems Technology (LEAST), one of six centers of STARnet, a Semiconductor Research Corporation program sponsored by MARCO and DARPA.
alignment of top and bottom gates, which can be challenging. However, advanced workfunction engineering techniques[17] may be used to reduce the number of gates, however, a detailed investigation of such technique are beyond the scope of this paper.

One of the main advantages of the BED-TFET is its very low energy-delay product. Fig. 2 benchmarks the energy-delay of a 32 bit adder [18] based on different steep devices. The benchmarking methodology is described in [18] for beyond-CMOS devices. The BED-TFET has the least energy-delay product among the studied devices. This is due to the steep IV and high I\text{ON} obtained in the BED-TFET even with a low V\text{DD} of 0.1V. This shows the importance of low band gap materials for low V\text{DD} steep devices. Notice that the parasitic capacitances between the gates can be significantly reduced by using a low-k dielectric (\(\epsilon_S\)) between the gates [1] and increasing the spacing (S); e.g. a 10nm air gap spacer can reduce parasitic capacitances about 2 orders of magnitude smaller than gate capacitance (\(\epsilon_S/S \ll \epsilon_{\text{ox}}/t_{\text{ox}}\)). According to Fig. 2, this parasitic capacitance doesn’t degrade the energy-delay product of BED-TFET.

The Hamiltonian of BLG is

\[
\hat{H} = \hat{H}_0 + \hat{V}_{\text{ext}}
\]

\(\hat{H}_0\) is the Hamiltonian of the clean system, \(\hat{V}_{\text{ext}}\) is the external perturbation. For BLG, \(\hat{V}_{\text{ext}}\) is the electric field applied normal to the graphene plane. The band structure is calculated using the semi-classical approximation, where the effective potential is

\[
\phi(z) = V_{\text{ext}} z + z^2 \frac{\gamma}{2}
\]

The material properties of the BLG under vertical field extracted from the bandstructure for the maximum \(E_g\) of 275 meV are also in Table I.

The BED-TFET shown in Fig. 1a) is composed of a bilayer graphene layer sandwiched between two layers of 3nm thick HfO\(_2\) with a relative dielectric constant of \(\epsilon_r = 20\). The maximum field within HfO\(_2\) in current BED-TFET design is about 3MV/cm which is less than the breakdown field of HfO\(_2\) (~8.5MV/cm) [32]. The three gated regions from left to right have lengths of 25, 40 and 25 nm. \(\Delta V\) in the middle region is fixed to 2V to reach the maximum bandgap (i.e. 275meV in BLG). Notice that, \(V_1\) and \(V_2\) are fixed throughout the device operation to achieve the desired electrostatically doping. Only the gate voltages in the middle region are swept to switch the device between ON and OFF.

The Effective mass of electron \(m^*\), in-plane and out-plane relative dielectric constant \(\epsilon_r^{\text{in}}\) and \(\epsilon_r^{\text{out}}\) have been simulated using the self-consistent Poisson-Non Equilibrium Green’s Function (NEGF) method through the Nano-Electronic MODEling (NEMO5) tool [23-31]. Applying a vertical field to BLG opens up a band gap (Fig. 3).

| Parameters          | \(\gamma_0\) (eV) | \(\gamma_1\) (eV) | \(E_g\) (meV) | \(\epsilon_r^{\text{in}}\) | \(\epsilon_r^{\text{out}}\) |
|---------------------|-------------------|-------------------|---------------|----------------------------|--------------------------|
| Bilayer Graphene    | 2.75              | 0.3               | 275           | 3                          | 3.3                      |

III. RESULTS AND DISCUSSION

All the results here are for BED-TFET with P-FET configuration in Fig. 1(b); \(V_1\) and \(V_2\) are fixed at 1.1V, -0.1V and 0.4V, -0.8V respectively to form the electrostatically doped source and drain regions.

Fig. 4(a) shows the local band diagram along the transport direction (left) and energy resolved current for the ON-state (right) of the device. There is a tunnel window of about 210 meV in the ON-state. Due to the small band gap at the tunnel junction, the ON-current is high. In the OFF-state, the middle region blocks the tunneling window as shown in Fig. 4(b). Consequently, the OFF-current is mainly the result of the thermionic electron and hole currents. The electrically induced band gaps at the source and drain regions in conjunction with the band gap of the channel make an effective barrier height of about 350meV which is large enough to reduce the thermal current at 300K to the desired range.
Consequently, a larger current can be achieved in this TFET that operate with tunnel thickness modulation, the bandgap is dictated locally by the vertical field which is smaller than in the channel. Hence, t tunnel thickness modulation rather than energy filtering is used to achieve steep slope values, which is not effective in low bandgap materials since the small gap can only block a small portion of the Fermi tail.

Notice that the energy filtering mechanism is not effective in low bandgap materials since the small gap can only block a small portion of the Fermi tail.

In the BED-TFET, several design parameters are identified to be critical for the device performance and fabrication: 1) the channel length $L_C$, 2) the length of the electrostatically doped source and drain regions $L_D$, and 3) the spacing between these gated regions $S$. In the transfer characteristics demonstrated in Figs. 6a-c, $L_C$, $L_D$ and $S$ are kept at 40nm, 25nm and 0nm, respectively, unless mentioned otherwise. Fig. 6(a) shows that reducing $L_C$ to 40nm increases the OFF-current. Below, the performance is not sensitive to $S$ as shown in Fig. 6(b) for $S$ in the range of 0nm to 20nm. Fig. 6(c) shows that a $L_D$ value below 25nm can impact the OFF-state performance. The sensitivity to $L_C$ and $L_D$ originates from the direct tunneling of carriers through the channel potential barrier due to the small effective mass of the BLG. The optimized channel length is longer than the ITRS requirements. Hence, to keep the footprint of the BED-TFET small a vertical structure (e.g. conventional vertical TFET structure [33]) could be used.

IV. CONCLUSION

In this work, the BED-TFET is proposed as a high performance, ultra-low power, steep transistor to overcome the problems associated with GNRs. The electrically tunable band gap of BLG makes this transistor highly configurable. The performance of this device is evaluated through rigorous quantum transport simulations based on NEGF. It is shown that with the right device design, the BED-TFET can achieve ON/OFF ratios of more than $10^4$, ON-current of 45μA/μm, and
a subthreshold swing around 10 mV/dec, all at a low overdrive voltage of $V_{DD} = 0.1V$ at room temperature.

Fig. 6: $L_D$, $L_C$ and $L_D$ are the gate length of the left/middle/right region in Fig. 1(a) (doping region/channel/doping region), respectively. The spacing between the gates is $S$. Transfer characteristics of the TFET with different a) channel length $L_C$ ($L_D = 25nm$, $S=0nm$), b) spacing $S$ ($L_C = 40nm$, $L_D = 25nm$) and c) doping region length $L_D$ ($L_C = 40nm$, $S = 0nm$).  

ACKNOWLEDGMENT

The authors would like to thank J. Nahas and R. Perricone for the 32-bit adder energy-delay calculations.

References

[1] H. Ilatikhameneh, T. Ameen, G. Klimeck, J. Appenzeller, and R. Rahman, “Dielectric Engineered Tunnel Field-Effect Transistor,” *Electron Device Letters, IEEE*, vol. 36, no. 10, pp. 1097-1100, Sep. 2015.

[2] H. Ilatikhameneh, G. Klimeck, J. Appenzeller, and R. Rahman, “Scaling Theory of Electrically Doped 2D Transistors,” *IEEE Electron Device Letters*, vol. 36, no. 7, May 2015.

[3] T. Ohto, A. Bostwick, T. Seyller, K. Horn, and E. Rotenberg, “Controlling the electronic structure of bilayer graphene,” *Science*, vol. 313, no. 5789, pp. 951-954, Aug. 2006.

[4] F. Schwierz, “Graphene transistors,” *Nature nanotechnology*, vol. 5, no. 7, pp. 487-496, 2010.

[5] Z. Chen, Y.-M. Lin, M. J. Rooks, and P. Avouris, “Graphene nanoribbon electronics,” *Physica E: Low-dimensional Systems and Nanostructures*, vol. 40, no. 2, pp. 228-232, May 2007.

[6] M. Y. Han, B. Özyilmaz, Y. Zhang, and P. Kim, “Energy band-gap engineering of graphene nanoribbons,” *Physical review letters*, vol. 98, no. 20, p. 206601, May 2007.

[7] M. Luysier and G. Klimeck, “Performance analysis of statistical samples of graphene nanoribbon tunneling transistors with line edge roughness,” *Applied Physics Letters*, vol. 94, no. 22, p. 223505, Jun. 2009.

[8] F. Liu, X. Liu, J. Kang, and Y. Wang, “Improved Performance of Tunneling FET Based on Hetero Graphene Nanoribbons,” arXiv preprint arXiv:1312.3391, 2013.

[9] D. Basu, M. Gilbert, L. Register, S. K. Banerjee, and A. H. MacDonald, “Effect of edge roughness on electronic transport in graphene nanoribbon channel metal-oxide-semiconductor field-effect transistors,” *Applied Physics Letters*, vol. 92, no. 4, p. 042114, Jan. 2008.

[10] G. Fiori and G. Iannaccone, “Simulation of graphene nanoribbon field-effect transistors,” *Electron Device Letters, IEEE*, vol. 28, no. 8, pp. 765-767, Jul. 2007.

[11] Y. Yoon and J. Guo, “Effect of edge roughness in graphene nanoribbon transistors,” *Applied Physics Letters*, vol. 91, no. 7, p. 073103, Aug. 2007.

[12] T. Chu and Z. Chen, “Achieving large transport bandgaps in bilayer graphene,” *Nano Research*, Nov. 2015.

[13] G. Fiori and G. Iannaccone, “Ultralow-voltage bilayer graphene tunnel FET,” *Electron Device Letters, IEEE*, vol. 30, no. 10, pp. 1096-1098, Sep. 2009.

[14] J. Nilsson, A. C. Neto, F. Guinea, and N. Peres, “Electronic properties of graphene multilayers,” *Physical review letters*, vol. 97, no. 26, p. 266801, 2006.

[15] T. K. Agarwal, A. Nourbakhsh, P. Raghavan, I. Radu, S. De Gendt, M. Heyns, M. Verhelst, and A. Thean, “Bilayer Graphene Tunneling FET for Sub-0.2 V Digital CMOS Logic Applications,” *Electron Device Letters, IEEE*, vol. 35, no. 12, pp. 1308-1310, 2014.

[16] S. Agarwal and E. Yablonovich, “Band-edge steepness obtained from Esaki/reverse diode current-voltage characteristics,” *Electron Devices, IEEE Transactions on*, vol. 61, no. 5, pp. 1488-1493, May 2014.

[17] O. Weber, F. Andrieu, J. Mazurier, M. Casse, X. Garros, C. Leroux, F. Martin, P. Perreau, C. Fenouillet-Béranger, and S. Barnola, “Work-function engineering in gate first technology for multi-V T dual-gate FDSOI CMOS on UTBOX,” in *Electron Devices Meeting (IEDM), 2010 IEEE International*, 2010, pp. 3.4.1-3.4.4.

[18] D. Nikonov and I. Young, “Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits,” *IEEE Exploratory Solid-State Computational Devices and Circuits*, vol. 1, no. 1, pp. 3-11, Apr. 2015.

[19] W. Li, S. Sharmin, H. Ilatikhameneh, R. Rahman, Y. Lu, J. Wang, X. Yan, A. Seabaugh, G. Klimeck, and D. Jena, "Polarization-Engineered III-Nitride Heterojunction Tunnel Field-Effect Transistors," *IEEE Exploratory Solid-State Computational Devices and Circuits*, vol. 1, no. 1, pp. 28-34, Apr. 2015.

[20] H. Ilatikhameneh, R. Rahman, J. Appenzeller, and G. Klimeck, “Electrically Doped WTe2 Tunnel Transistors,” in *SISPAD*, 2015, pp. 270-272.
[22] M. Salmani-Jelodar, S. R. Mehrotra, H. Ilatikhameneh, and G. Klimeck, "Design Guidelines for Sub-12 nm Nanowire MOSFETs," *IEEE Transactions on Nanotechnology*, vol. 14, no. 2, pp. 210-213, Jan. 2015.

[23] F. W. Chen, H. Ilatikhameneh, T. Chu, J. Appenzeller, R. Rahman, Z. Chen, and G. Klimeck, "Transport properties of bilayer graphene field effect transistor," in *TECHCON*, 2015.

[24] F. W. Chen, H. Ilatikhameneh, G. Klimeck, R. Rahman, T. Chu, and Z. Chen, "Achieving a higher performance in bilayer graphene FET-strain engineering," in *2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, 2015, pp. 177-181.

[25] F. W. Chen, L. A. Jauregui, Y. Tan, M. Manfra, G. Klimeck, Y. P. Chen, and T. Kubis, "In-surface confinement of topological insulator nanowire surface states," *Applied Physics Letters*, vol. 107, no. 12, p. 121605, Sep. 2015.

[26] J. E. Fonseca, T. Kubis, M. Povolotskyi, B. Novakovic, A. Ajoy, G. Hegde, H. Ilatikhameneh, Z. Jiang, P. Sengupta, and Y. Tan, "Efficient and realistic device modeling from atomic detail to the nanoscale," *Journal of Computational Electronics*, vol. 12, no. 4, pp. 592-600, Dec. 2013.

[27] K. Miao, S. Sadasivam, J. Charles, G. Klimeck, T. Fisher, and T. Kubis, "B2 uttiker probes for dissipative phonon quantum transport in semiconductor nanostructures," *arXiv preprint arXiv:1508.06657*, 2015.

[28] H. Ilatikhameneh, F. W. Chen, R. Rahman, and G. Klimeck, "Electrically Doped 2D Material Tunnel Transistors," in *IWCE*, 2015.

[29] F. W. Chen, M. Manfra, G. Klimeck, and T. Kubis, "NEMO5: Why must we treat topological insulator nanowires atomically?," in *IWCE*, 2015.

[30] T. Chu, H. Ilatikhameneh, G. Klimeck, R. Rahman, & Z. Chen, "Electrically Tunable Bandgaps in Bilayer MoS2," Nano letters, 15(12), 8000-8007 (2015).

[31] H. Ilatikhameneh, G. Klimeck, & R. Rahman, "Can Homojunction Tunnel FETs Scale Below 10nm?" IEEE EDL, vol. 37, no. 1, pp. 115-118 (2016)

[32] L. Kang, B. H. Lee, W.-J. Qi, Y. Jeon, R. Nieh, S. Gopalan, K. Onishi, and J. C. Lee, "Electrical characteristics of highly reliable ultrathin hafnium oxide gate dielectric," *Electron Device Letters, IEEE*, vol. 21, no. 4, pp. 181-183, Apr. 2000.

[33] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, and S. Lee, "Vertical Si-Nanowire-Type Tunneling FETs With Low Subthreshold Swing (S) at Room Temperature," *Electron Device Letters, IEEE*, vol. 32, no. 4, pp. 437-439, Feb. 2011.