Formal Verification of Hardware Synthesis
Thomas Braibant, Adam Chlipala

To cite this version:

Thomas Braibant, Adam Chlipala. Formal Verification of Hardware Synthesis. Computer Aided Verification - 25th International Conference, Jul 2013, Saint Petersburg, Russia. pp.213-228, 10.1007/978-3-642-39799-8_14 . hal-00776876

HAL Id: hal-00776876
https://hal.science/hal-00776876v1
Submitted on 20 Jan 2013

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Formal Verification of Hardware Synthesis

Thomas Braibant\textsuperscript{1} and Adam Chlipala\textsuperscript{2}

\textsuperscript{1} Inria \hspace{2em} \textsuperscript{2} MIT

Abstract. We report on the implementation of a certified compiler for a high-level hardware description language (HDL) called Fe-Si (FEatherweight SynthesIs). Fe-Si is a simplified version of Bluespec, an HDL based on a notion of guarded atomic actions. Fe-Si is defined as a dependently typed deep embedding in Coq. The target language of the compiler corresponds to a synthesisable subset of Verilog or VHDL. A key aspect of our approach is that input programs to the compiler can be defined and proved correct inside Coq. Then, we use extraction and a Verilog back-end (written in OCaml) to get a certified version of a hardware design.

Introduction

Verification of hardware designs has been thoroughly investigated, and yet, obtaining provably correct hardware of significant complexity is usually considered challenging and time-consuming. On the one hand, a common practice in hardware verification is to take a given design written in an hardware description language like Verilog or VHDL and argue about this design in a formal way using a model checker or an SMT solver. On the other hand, a completely different approach is to design hardware via a shallow embedding of circuits in a theorem prover \cite{18,16,19,7,14}. Yet, both kinds of approach suffer from the fact that most hardware designs are expressed in low-level register transfer languages (RTL) like Verilog or VHDL, and that the level of abstraction they provide may be too low to do short and meaningful proof of high-level properties.

To raise this level of abstraction, industry moved to high-level hardware synthesis using higher-level languages, e.g., System-C \cite{3}, Esterel \cite{6} or Bluespec \cite{4}, in which a source program is compiled to an RTL description. High-level synthesis has two benefits. First, it reduces the effort necessary to produce a hardware design. Second, writing or reasoning about a high-level program is simpler than reasoning about the (much more complicated) RTL description generated by a compiler. However, the downside of high-level synthesis is that there is no formal guarantee that the generated circuit description behaves exactly as prescribed by the semantics of the source program, making verification on the source program useless in the presence of compiler-introduced bugs.

In this paper, we investigate the formal verification of a lightly optimizing compiler from a Bluespec-inspired language called Fe-Si to RTL, applying (to a lesser extent) the ideas behind the CompCert project \cite{20} to hardware synthesis.
Fe-Si can be seen as a stripped-down and simplified version of Bluespec: in both languages, hardware designs are described in terms of \textit{guarded atomic actions} on state elements. The one oddity here is that this language and its semantics have a flavor of \textit{transactional memory}, where updates to state elements are not visible before the end of the transaction (a time-step). Our target language can be sensibly interpreted as \textit{clocked sequential machines}: we generate an RTL description syntactically described as combinational definitions and next-state assignments. In our development, we define a (dependently typed) deep embedding of the Fe-Si programming language in Coq using \textit{parametric higher-order abstract syntax (PHOAS)} \cite{10}, and give it a semantics using an interpreter: the semantics of a program is a Coq function that takes as inputs the current state of the state elements and produces a list of updates to be committed to state elements.

Fe-Si hits a sweet spot between deep and shallow embeddings: using PHOAS to embed a domain-specific language makes it possible to use Coq as a meta programming tool to describe circuits, without the pitfalls usually associated with a deep embedding (e.g., the handling of binders). This provides an economical path toward succinct and provably correct description of, e.g., recursive circuits.

1 Overview of Fe-Si

Fe-Si is a purely functional language built around a \textit{monad} that makes it possible to define circuits. We start with a customary example: a half adder.

\begin{verbatim}
Definition hadd (a b : Var B) : action [] (B ⊗ B) :=
  do carry ← ret (andb a b);
  do sum ← ret (xorb a b);
  ret (carry, sum).
\end{verbatim}

This circuit has two Boolean inputs (\textit{Var B}) and return a tuple of Boolean values (B ⊗ B). Here, we use Coq notations to implement some syntactic sugar: we borrow the \texttt{do} -notation to denote the monadic bind and use \texttt{ret} as a short-hand for return. (Our choice of concrete notations is dictated by some limitations in Coq’s notation mechanism. For instance our explicit use of return may seem odd: it is due to the fact that Fe-Si has two classes of syntactic values, expressions and actions, and that return takes as argument an expression.)

Up to this point, Fe-Si can be seen as an extension of the Lava \cite{8} language, implemented in Coq rather than Haskell. Yet, using Coq as a metalanguage offers the possibility to use dependent types in our circuit descriptions. For instance, one can define an adder circuit of the following type:

\begin{verbatim}
Definition adder n (a b : Var (Int n)) : action [] (Int n) := ...
\end{verbatim}

In this definition, \texttt{n} of type \texttt{nat} is a formal parameter that denotes the size of the operands and the size of the result as well.

\textbf{Stateful programs.} Fe-Si also features a small set of primitives for interacting with \textit{memory elements} that hold mutable state. In the following snippet, we build a counter that increments its value when its input is true.

\begin{verbatim}
Definition inc (a : Var B) : action [] (B ⊗ B) :=
  do carry ← ret (andb a a);
  do sum ← ret (xorb a 1);
  ret (carry, sum).
\end{verbatim}
Definition $\Phi := \text{Reg (Int n)}$.

Definition $\text{count n (tick: \text{Var B}) : action (Int n) :=}$

do $x \leftarrow \text{member}_0$;
    do $\_ \leftarrow \text{if tick then } \{ \text{member}_0 := x + 1 \} \text{ else } \{ \text{ret ()} \}$;
ret $x$.

Here, $\Phi$ is an environment that defines the set of memory elements (in a broad sense) of the circuit. In the first line, we read the content of the register at position $\text{member}_0$ in $\Phi$, and bind this value to $x$. Then, we test the value of the input $\text{tick}$, and when it is true, we increment the value of the register. In any case, the output is the old value of the counter.

The above “if-then-else” construct is defined using two primitives for guarded atomic actions that are reminiscent of transactional memory monads: $\text{assert}$ and $\text{orElse}$. The former aborts the current action if its argument is false. The latter takes two arguments $a$ and $b$, and first executes $a$; if it aborts, then the effects of $a$ are discarded and $b$ is run. If $b$ aborts too, the whole action $a \text{orElse} b$ aborts.

**Synchronous semantics.** Recall that Fe-Si programs are intended to describe hardware circuits. Hence, we must stress that they are interpreted in a synchronous setting. From a logical point of view the execution of a program (an atomic action) is clocked, and at each tick of its clock, the computation of its effects (i.e., updates to memory elements) is instantaneous: these effects are applied all at once between ticks. In particular this means that it is not possible to observe, e.g., partial updates to the memory elements, nor transient values in memory. (In Bluespec terminology, this is “reads-before-writes”.)

**From programs to circuits.** At this point, the reader may wonder how it is possible to generate circuits in a palatable format out of Fe-Si programs. Indeed, using Coq as a meta-language to embed Fe-Si yields two kind of issues. First, Coq lacks any kind of I/O; and second, a Fe-Si program may have been built using arbitrary Coq code, including, e.g., higher-order functions or fixpoints.

Note that every Coq function terminates; therefore, a closed Fe-Si program of type $\text{action}$ evaluates to a term that is syntactically built using the inductive constructors of the type $\text{action}$ (i.e., all intermediate definitions in Coq have been expanded). Then we use Coq’s extraction, which generates OCaml code from Coq programs. Starting from a closed Fe-Si program $\text{foo}$, we put the following definition in a Coq file:

Definition $\text{bar := fesic foo}$.

The extracted OCaml term that corresponds to $\text{bar}$ evaluates (in OCaml) to a closed RTL circuit. Then, we can use an (unverified) back-end that pretty-prints this RTL code as regular Verilog code. (We reckon that this is some devious use of the extraction mechanism, which palliates the fact that there is currently no I/O mechanism in Coq.)
2 From Fe-Si to RTL

In this section, we shall present our source (Fe-Si) and target (RTL) languages, along with their semantics. For the sake of space, we leave the full description of this compilation process out of the scope of this paper.

2.1 The memory model

Fe-Si programs are meant to describe sequential circuits, whose “memory footprints” must be known statically. We take a declarative approach: each state-holding element that is used in a program must be declared. We currently have three types of memory elements: inputs, registers, and register files. A register holds one value of a given type, while a register file of size \( n \) stores \( 2^n \) values of a given type. An input is a memory element that can only be read by the circuit, and whose value is driven by the external world. We show the inductive definitions of types and memory elements in Fig. 1. We have four constructors for the type \( \text{ty} \) of types: \( \text{Unit} \) (the unit type), \( \text{B} \) (Booleans), \( \text{Int} \) (integers of a given size), and \( \text{Tuple} \) (tuples of types). The inductive definition of memory elements (\( \text{mem} \)) should be self-explaining.

We endow these inductive definitions with a denotational semantics: we implement Coq functions that map such reified types to the obvious Coq types they denote.

\[
\text{Inductive } \text{ty} : \text{Type} := \begin{array}{c}
\text{Unit} : \text{ty} \\
\text{B} : \text{ty} \\
\text{Int} : \text{nat} \to \text{ty} \\
\text{Tuple} : \text{list ty} \to \text{ty}
\end{array}
\]

\[
\text{Inductive } \text{mem} : \text{Type} := \begin{array}{c}
\text{Input} : \text{ty} \to \text{mem} \\
\text{Reg} : \text{ty} \to \text{mem} \\
\text{Regfile} : \text{nat} \to \text{ty} \to \text{mem}
\end{array}
\]

\[
\text{Fixpoint } \llbracket \cdot \rrbracket \text{ty} : \text{ty} \to \text{Type} := \ldots
\]

\[
\text{Fixpoint } \llbracket \cdot \rrbracket \text{mem} : \text{mem} \to \text{Type} := \ldots
\]

\[
\text{Fixpoint } \llbracket \cdot \rrbracket : \text{list mem} \to \text{Type} := \ldots
\]

Fig. 1. Types and memory elements

2.2 Fe-Si

The definition of Fe-Si programs (\textbf{action} in the following) takes the PHOAS approach [10]. That is, we define an inductive type family parameterized by an arbitrary type \( V \) of variables, where binders bind variables instead of arbitrary terms (as would be the case using HOAS [22]), and those variables are used explicitly via a dedicated term constructor. The definition of Fe-Si syntax is split in two syntactic classes: expressions and actions. Expressions are side-effect free, and are built from variables, constants, and operations. Actions are made of control-flow structures (assertions and alternatives), binders, and memory operations.

In this work, we follow an intrinsic approach [5]: we mix the definition of the abstract syntax and the typing rules from the start. That is, the type system of
Section t.

Variable V: ty → Type. Variable Φ: list mem.

Inductive expr: ty → Type :=
| Evar : ∀ t (v : V t), expr t
| Eandb: expr B → expr B → expr B
| Eadd : ∀ n, expr (Int n) → expr (Int n)
| Efst : ∀ l t, expr (Tuple (t::l)) → expr t

Inductive action: ty → Type :=
| Return: ∀ t, expr t → action t
| Bind: ∀ t u, action t → (V t → action u)
| OrElse: ∀ t, action t → action t → action t
| Assert: expr B → action Unit
| RegRead: ∀ t, member Φ (Reg t) → action t
| RegWrite: ∀ t, member Φ (Reg t) → expr t → action Unit

Definition Action Φ t := ∀ V, action V Φ t.

Fig. 2. The syntax of expressions and actions

the meta-language (Coq) enforces that all Fe-Si programs are well-typed by construction. Besides the obvious type-oblivious definitions (e.g., it is not possible to add a Boolean and an integer), this means that the definition of operations on state-holding elements requires some care. Here, we use dependently typed de Bruijn indices.

Inductive member: list mem → mem → Type :=
| member_0 : ∀ E t, member (E::t) t
| member_S : ∀ E t x, member E t → member (x::E) t.

Using the above definition, a term of type member Φ M denotes the fact that the memory element M appears at a given position in the environment of memory elements Φ. We are now ready to present the (elided) Coq definitions of the inductives for expressions and actions in Fig. 2. (For the sake of brevity, we omit the constructors for accesses to register files, in the syntax and, later, in the semantics. We refer the reader to the supplementary material [1] for more details.) Our final definition Action of actions is a polymorphic function from a choice of variables to an action (we refer the reader to [10] for a more in-depth explanation of this encoding strategy).

Semantics. We endow Fe-Si programs with a simple synchronous semantics: starting from an initial state, the execution of a Fe-Si program corresponds to a sequence of atomic updates to the memory elements. Each step goes as follows: reading the state, computing an update to the state, committing this update.

The reduction rules of Fe-Si programs are defined in Fig. 3. The judgement Γ, Δ ⊢ a → r reads “in the state Γ and with the partial update Δ, evaluating a produces the result r”, where r is either None (meaning that the action aborted),
\[ \Gamma \vdash e \leadsto v \]
\[ \Gamma, \Delta \vdash \text{Return } e \rightarrow \text{Some}(v, \Delta) \]
\[ \Gamma, \Delta_1 \vdash a \rightarrow \text{None} \]
\[ \Gamma, \Delta_1 \vdash \text{Bind } a \cdot f \rightarrow \text{None} \]
\[ \Gamma, \Delta_1 \vdash a \rightarrow \text{Some}(v, \Delta_2) \]
\[ \Gamma, \Delta_1 \vdash f \cdot v \rightarrow r \]
\[ \Gamma, \Delta_1 \vdash \text{Bind } a \cdot f \rightarrow r \]
\[ \Gamma \vdash e \leadsto \text{true} \]
\[ \Gamma, \Delta \vdash \text{Assert } e \rightarrow \text{Some}() \]
\[ \Gamma \vdash e \leadsto \text{false} \]
\[ \Gamma, \Delta \vdash \text{Assert } e \rightarrow \text{None} \]
\[ \Gamma, \Delta \vdash a \rightarrow \text{Some}(v, \Delta') \]
\[ \Gamma, \Delta \vdash a \;	ext{orElse} \; b \rightarrow \text{Some}(v, \Delta') \]
\[ \Gamma(r) = v \]
\[ \Gamma, \Delta \vdash \text{RegRead } r \rightarrow \text{Some}(r, \Delta) \]
\[ \Gamma \vdash e \leadsto v \]
\[ \Gamma, \Delta \vdash \text{RegWrite } r \cdot e \rightarrow \text{Some}() \]
\[ \Gamma, \Delta \vdash \text{RegWrite } r \cdot e \rightarrow \text{Some}((), \Delta \oplus (r, v)) \]

Fig. 3. Dynamic semantics of Fe-Si programs

or \( \text{Some} (v, \Delta') \) (meaning that the action returned the value \( v \) and the partial update \( \Delta' \)). Note that the PHOAS approach makes it possible to manipulate closed terms: we do not have rules for \( \beta \)-reduction, because it is implemented by the host language. That is, \( \Gamma \) only stores the mutable state, and not the variable values. There are two peculiarities here: first, following the definition of \( \oplus \), if two values are written to a memory element, only the first one (in program order) is committed; second, reading a register yields the value that was held at the beginning of the time step.

(The reduction rules of Fe-Si can be described in terms of layered monads: we have a Reader monad of the old state and Writer monad of the state update to implement the synchronous aspect of state update; and we stack the Option monad on top of the state-change monads to implement the transactional aspect of the semantics.)

Finally, we define a wrapper function that computes the next state of the memory elements, using the aforementioned evaluation relation (starting with an empty partial update).

\[
\text{Definition} \quad \text{Next } \{t\} \{\Phi\} (\text{at: } [\Phi]) \quad (A : \text{Action } \Phi t) : \text{option } ([t]_{\Theta} \oplus [\Phi]) := \ldots
\]

2.3 RTL

Our target language sits at the register-transfer level. At this level, a synchronous circuit can be faithfully described as a set of state-holding elements, and a next-state function, implemented using combinational logic [17]. Therefore, the definition of RTL programs (\texttt{block} in the following) is quite simple: a program is simply a well-formed sequence of bindings of expressions (combinational operations, or reads from state-holding elements), with a list of effects (i.e., writes to state-holding elements) at the end.
Section \( t \).

Variable \( V : ty \rightarrow Type \). Variable \( \Phi : \text{list mem} \).

Inductive \( \text{expr} : ty \rightarrow Type := \)
\[
| \text{Evar} : \forall t (v : V t), \text{expr} t \\
| \text{Einput} : \forall t, \text{member} \Phi (\text{Input} t) \rightarrow \text{expr} t \\
| \text{Eread_r} : \forall t, \text{member} \Phi (\text{Reg} t) \rightarrow \text{expr} t \\
| \text{Eread_rf} : \forall n t, \text{member} \Phi (\text{Regfile} n t) \rightarrow V (\text{Int} n) \rightarrow \text{expr} t \\
(\ast \text{operations on Booleans} \ast) \\
| \text{Emux} : \forall t, V B \rightarrow V t \rightarrow V t \rightarrow \text{expr} t \\
| \text{Eandb} : V B \rightarrow V B \rightarrow V B \\
(\ast \text{operations on words} \ast) \\
| \text{Eadd} : \forall n, V (\text{Int} n) \rightarrow V (\text{Int} n) \rightarrow V t \rightarrow \text{expr} t \\
(\ast \text{operations on tuples} \ast) \\
| \text{Efst} : \forall l t, V (\text{Tuple} \left( t::l \right)) \rightarrow \text{expr} t \\
\]

Inductive \( \text{scope} (A : Type) : Type := \)
\[
| \text{Send} : A \rightarrow \text{scope} A \\
| \text{Sbind} : \forall \left( t : ty \right), \text{expr} t \rightarrow (V t \rightarrow \text{scope} A) \rightarrow \text{scope} A. \\
\]

Inductive \( \text{write} : \text{mem} \rightarrow Type := \)
\[
| \text{WR} : \forall t, V t \rightarrow V B \rightarrow \text{write} (\text{Reg} t) \\
| \text{WRF} : \forall n t, V t \rightarrow V (\text{Int} n) \rightarrow V B \rightarrow \text{write} (\text{Regfile} n t). \\
\]

Definition \( \text{effects} := \text{DList.T} (\text{option} \circ \text{write}) \Phi \).

Definition \( \text{block} t := \text{scope} (V B \ast V t \ast \text{effects}) \).

End \( t \).

Definition \( \text{Block} \Phi t := \forall V, \text{block} \Phi V t \).

\[\text{Fig. 4. RTL programs with three-address code expressions}\]

We show the definition of expressions and sequences of binders in Fig. 4. The definition of expressions is similar to the one we used for Fe-Si, except that we have constructors for reads from memory elements, and that we moved to “three-address code”. (That is, operands are variables, rather than arbitrary expressions.) A telescope (type \( \text{scope} A \)) is a well-formed sequence of binders with an element of type \( A \) at the end (\( A \) is instantiated later with a list of effects). Intuitively, this definition enforces that the first binding of a telescope can only read from memory elements; the second binding may use the first value, or read from memory elements; and so on and so forth.

A block is a telescope, with three elements at the end: a guard, a return value, and a (dependently typed) list of effects. The value of the guard (a Boolean) is equal to true when the return value is valid and the state updates must be committed; and false otherwise. The return value denotes the outputs of the circuits. The data type \( \text{effects} \) encodes, for each memory element of the list \( \Phi \), either an effect (a write of the right type), or \( \text{None} \) (meaning that this memory element is never written to). (For the sake of brevity, we omit the particular definition of dependently typed heterogeneous lists \( \text{DList.T} \) that we use here.)

**Semantics.** We now turn to define the semantics of our RTL language. First, we endow closed expressions with a denotation function (in the same way as we did at the source level, except that it is not a recursive definition). Note that
we instantiate the variable parameter of `expr` with the function `\llbracket \cdot \rrbracket_{ty}`, effectively tagging variables with their denotations.

Variable `Γ`: `\llbracket Φ \rrbracket`.

**Definition** `eval_expr` `(t : ty) (e : expr \llbracket Φ \rrbracket_{ty} t) : \llbracket Φ \rrbracket_{ty}`:

```
match e with
| Evar t v => v
| Einput t v => DList.get v Γ
| Eread t v => DList.get v Γ
| Eread_rf n t v adr => Regfile.get (DList.get v Γ) adr
| Emux t b x y => if b then x else y
| Eadd n a b => Word.add a b | ...
| Efst l t e => Tuple.fst e | ...
end.
```

The denotation of telescopes is a simple recursive function that evaluates bindings in order and applies an arbitrary function on the final (closed) object.

**Definition** `eval_scope` `{A B}` `(F : A → B) (T : scope \llbracket Φ \rrbracket_{ty} A) : B :=`

```
match T with
| Send X => F X
| Sbind t e cont => eval_scope F (cont (eval_expr t e))
end.
```

The final piece that we need is the denotation that corresponds to the `write` type. This function takes as argument a single effect, the initial state of this memory location and either returns a new state for this memory location, or returns `None`, meaning that location is left in its previous state.

**Definition** `eval_effect` `(n : mem) : option (write \llbracket Φ \rrbracket_{ty} mem) → \llbracket n \rrbracket_{mem} → option \llbracket n \rrbracket_{mem}` := ...

Using all these pieces, it is quite easy to define what is the final next-state function.

**Definition** `Next` `{t} {Φ} {I'} {I} (Γ : \llbracket Φ \rrbracket) : option ((\llbracket t \rrbracket_{ty} + \llbracket Φ \rrbracket) := ...

### 2.4 Compiling Fe-Si to RTL

Our syntactic translation from Fe-Si to RTL is driven by the fact that our RTL language does not allow clashing assignments: syntactically, each register and register file is updated by at most one `write` expression. With one wrinkle, we could say that we move to a language with *static single assignment*.

**From control flow to data flow.** To do so, we have to transform the control flow (the `Assert` and `OrElse`) of Fe-Si programs into data-flow. We can do that in hardware, because circuits are inherently parallel: for instance, the circuit that computes the result of the conditional expression `e ? a : b` is a circuit that computes the value of `a` and the value of `b` in parallel and then uses the value of `e` to select the proper value for the whole expression.

**Administrative normal form.** Our first compilation pass transforms Fe-Si programs into an intermediate language that implements A-normal form. That is, we assign a name to every intermediate computation. In order to do so, we also have to resolve the control flow. To be more specific, given an expression like
we want to know statically to what value \( x \) needs to be bound and when this value is valid. In this particular case, we remark that if \( A \) yields a value \( v_A \) which is valid, then \( x \) needs to be bound to \( v_A \); if \( A \) yields a value that is invalid, then \( x \) needs to be bound to the value returned by \( B \). In any case, the value bound in \( x \) is valid whenever the value returned by \( A \) or the value returned by \( B \) is valid.

More generally, our compilation function takes as argument an arbitrary function, and returns a telescope that binds three values: (1) a guard, which denotes the validity of the following components of the tuple; (2) a value, which is bound by the telescope to denote the value that was returned by the action; (3) a list of nested effects, which are a lax version of the effects that exist at the RTL level.

The rationale behind these nested effects is to represent trees of conditional blocks, with writes to state-holding elements at the leaves. (Using this data type, several paths in such a tree may lead to a write to a given memory location; in this case, we use a notion of program order to discriminate between clashing assignments.)

**Linearizing the effects** Our second compilation pass flattens the nested effects that were introduced in the first pass. The idea of this translation is to associate two values to each register: a data value (the value that ought to be written) and a write-enable value. The data value is committed (i.e., stored) to the register if the write-enable Boolean is true. Similarly, we associate three values to each register-file: a data value, an address, and a write-enable. The data is stored to the field of the register file selected by the address if the write-enable is true.

The heart of this translation is a `merge` function that takes two writes of the same type, and returns a telescope that encapsulates a single write:

\[
\text{Definition merge s (a b : write s)} := ...
\]

For instance, in the register case, given \((v_a, e_a)\) (resp. \((v_b, e_b)\)) the data value and the write-enable that correspond to \( a \), the write-enable that corresponds to the merge of \( a \) and \( b \) is \( e_a || e_b \), and the associated data value is \( e_a ? v_a : v_b \).

**Moving to RTL.** The third pass of our compiler translates the previous intermediate language to RTL, which amounts to a simple transformation into three-address code. This transformation simply introduces new variables for all the intermediate expressions that appear in the computations.

### 2.5 Lightweight optimizations

We will now describe two optimizations that we perform on programs expressed in the RTL language. The first one is a syntactic version of common sub-expression elimination, intended to reduce the number of bindings and introduce more sharing. The second is a semantic common sub-expression elimination that aims to reduce the size of the Boolean formulas that were generated in the previous translation passes.
Syntactic common-subexpression elimination. We implement CSE with a simple recursive traversal of RTL programs. (Here we follow the overall approach used by Chlipala [11].)

Contrary to our previous transformations that were just “pushing variables around” for each possible choice of variable representation $V$, here we need to tag variables with their symbolic values, which approximate the actual values held by variables. Then, CSE goes as follows. We fold through a telescope and maintain a mapping from symbolic values to variables. For each binder of the telescope, we compute the symbolic representation of the expression that is bound. If this symbolic value is already in the map, we avoid the creation of an extraneous binder. Otherwise, we do create a new binder, and extend our association list accordingly.

Using BDDs to reduce Boolean expressions. Our compilation process introduces a lot of extra Boolean variables. We use BDDs to implement semantic common-subexpression elimination. We implemented a BDD library in Coq; and we use it to annotate each Boolean expression of a program with an approximation of its runtime value, i.e, a pointer to a node in a BDD. Our use of BDDs boils down to hash-consing: it enforces that Boolean expressions that are deemed equivalent are shared.

The purpose of this pass is to simplify the extraneous boolean operations that were introduced by our compilation passes. In order to simplify only the Boolean computations that we introduced, we could use two different kinds of Booleans (the ones that were present at the source level and the others); and use our simplification pass only on the latter.

2.6 Putting it all together

In the end, we prove that our whole compiler that goes from Fe-Si to RTL and implements the two lightweight optimizations described above is correct. That is, we prove that that next-step functions at the source level and the target level are compatible.

3 Design and verification of a sorter core

We now turn to the description of a first hardware circuit implemented and proved correct in Fe-Si. A sorting network [13] is a parallel sorting algorithm that sorts a sequence of values using only compare-and-swap operations, in a data-independent way. This makes it suitable for a hardware implementation.
Bitonic sorters for sequences of length $2^n$ can be generated using short and simple algorithmic descriptions. Yet, formally proving their correctness is a challenge that was only partially solved in two different lines of previous work. First, sorter core generators were studied from a hardware design perspective in Lava [12], but formal proof is limited to circuits with a fixed size – bounded by the performances of the automated verification tools. Second, machine-checked formal proofs of bitonic sort were performed e.g., in Agda [9], but without a connection with an actual hardware implementation. Our main contribution here is to implement such generators and to propose a formal proof of their correctness.

More precisely, we implemented a version of bitonic sort as a regular Coq program and proved that it sorts its inputs. This proof follows closely the one described by Bove and Coquand [9] – in Agda – and amounts to roughly 1000 lines of Coq, including a proof of the so-called 0-1 principle\footnote{That is, a (parametric) sorting network is valid if it sorts all sequences of 0s and 1s.}.

Then, we implemented a version of bitonic sort as a Fe-Si program, which mimicked the structure of the previous one. We present side-by-side the Coq implementation of \texttt{reverse} in Fig. 5. The version on the left-hand side can be seen as a specification: it takes as argument a sequence of $2^n$ inputs (represented as a complete binary tree of depth $n$) and reverses the order of this sequence. The code on the right-hand side implements part of the connection-pattern of the sorter. More precisely, it takes as input a sequence of input variables and builds a circuit that outputs this sequence in reverse order.

Next, we turn to the function that is at the heart of the bitonic sorting network. A bitonic sequence is a sequence $(x_i)_{0 \leq i < n}$ whose monotonicity changes fewer than two times, i.e.,

$$x_0 \leq \cdots \leq x_k \geq \cdots x_n,$$

or a circular shift of such a sequence. Given a bitonic input sequence of length $2^n$, the left-hand side \texttt{min_max_swap} returns two bitonic sequences of length $2^{n-1}$, such that all elements in the first sequence are smaller or equal to the elements in the second sequence. The right-hand side version of this function builds the corresponding comparator network: it takes as arguments a sequence of input variables and returns a circuit.

We go on with the same ideas to finish the Fe-Si implementation of bitonic sort. The rest of the code is unsurprising, except that it requires to implement a dedicated bind operation of type

$$\forall (U:: ty) n. \ Var (domain n) \rightarrow \ (T n \rightarrow \ action [] \ Var U) \rightarrow \ action [] \ Var U.$$  

that makes it possible to recover the tree structure out of the result type of a circuit (\texttt{domain n}).

We are now ready to state (and prove) the correctness of our sorter core. We chose to settle in a context where the type of data that we sort are integers of a given size, but we could generalize this proof to other data types, e.g., to sort tuples in a lexicographic order. We side-step the presentation of some of our Coq, to present the final theorem in a stylized fashion.
Theorem 1. Let $I$ be a sequence of length $2^n$ of integers of size $m$. The circuit always produces an output sequence that is a sorted permutation of $I$.

(Note that this theorem states the correctness of the Fe-Si implementation against a specification of sorted sequences that is independent of the implementation of the sorting algorithm in the left-hand side of Fig. 5; the latter only serves as a convenient intermediate step in the proof.)

Testing the design Finally, we indulge ourselves and test a design that was formally proven, using a stock Verilog simulator [2]. We set the word size and the number of inputs of the sorter, and we generate the corresponding Verilog code. Unsurprisingly, the sorter core sorts its input sequence in every one of our test runs.

4 Verifying a stack machine

The circuit that was described in the previous section is a simple combinational sorter: we could have gone one step further in this verification effort and pipelined
our design by registering the output of each compare-and-swap operator. However, we chose here to describe a more interesting design: a hardware implementation of a simple stack machine, inspired by the IMP virtual machine [21], i.e., a small subset of the Java virtual machine.

Again, we proceed in two steps: first, we define a specification of the behavior of our stack machine; second, we build a Fe-Si implementation and prove that it behaves as prescribed. The instruction set of our machine is given in Fig. 6, where we let \( x \) range over identifiers (represented as natural numbers) and \( n, \delta \) range over values (natural numbers). The state of the machine is composed of the code (a list of instruction), a program counter (an integer), a variable stack (a list of values), and a store (a mapping from variables to values). The semantics of the machine is given by a one-step transition relation in Fig. 6. Note that this specification uses natural numbers and lists in a pervasive manner: this cannot be faithfully encoded using finite-size machine words and register files. For simplicity reasons, we resolve this tension by adding some dynamic checks (that do not appear explicitly on Fig. 6) to the transition relation to rule out such ill-defined behaviors.

\[
\begin{align*}
i &::= \text{const } n \quad \text{if } C(pc) = \text{const } n \\
&| \quad \text{var } x \quad \text{if } C(pc) = \text{var } x \\
&| \quad \text{setvar } x \quad \text{if } C(pc) = \text{setvar } x \\
&| \quad \text{add} \quad \text{if } C(pc) = \text{add} \\
&| \quad \text{sub} \quad \text{if } C(pc) = \text{sub} \\
&| \quad \text{bfwd } \delta \quad \text{if } C(pc) = \text{bfwd } \delta \\
&| \quad \text{bbwd } \delta \quad \text{if } C(pc) = \text{bbwd } \delta \\
&| \quad \text{bcond } c \quad \text{if } C(pc) = \text{bcond } c \quad \text{and } c \ n_1 \ n_2 \\
&| \quad \text{halt} \quad \text{no reduction}
\end{align*}
\]

Fig. 6. Instruction set and transition relation of our stack machine

The actual Fe-Si implementation is straightforward. The definition of the internal state is depicted below: the stack is implemented using a register file, and a stack pointer; the store is a simple register file; the code is implemented as another register file that is addressed by the program counter.

\[
\text{Definition } \Phi : \text{state} := [T_{\text{regfile}} n \ \text{INSTR}; (* \text{code} *) \\
T_{\text{reg}}; (* \text{program counter} *) \\
T_{\text{reg}} n \ \text{VAL}; (* \text{stack} *) \\
T_{\text{reg}} \ \text{VAL}; (* \text{stack pointer} *) \\
T_{\text{reg}} n \ \text{VAL}; (* \text{store} *)].
\]

The actual implementation of the machine is unsurprising: we access the code memory at the address given by the program counter; we case-match over the value of the opcode and update the various elements of the machine state accordingly. For the sake of space, we only present the code for the \text{setvar } x\ instruction below.
Definition pop := do sp ← ! SP; do x ← read STACK [| sp - 1|]; do _ ← SP ::= sp - 1; ret x.

Definition Isetvar pc i := do v ← pop; do _ ← write REGS [| snd i ← v|]; PC ::= pc + 1.

Correctness. We are now ready to prove that our hardware design is a sound implementation of its specification. First, we define a logical relation that relates the two encodings of machine state (in the specification and in the implementation), written \( \equiv \). Then, we prove a simulation property between related states.

Theorem 2. Let \( s_1 \) be a machine state as implemented in the specification and \( m_1 \) the machine state as implemented in the circuit, such that \( s_1 \equiv m_1 \). If \( s_1 \) makes a transition to \( s_2 \), then \( m_1 \) makes a transition to \( m_2 \) such that \( s_2 \equiv m_2 \).

Note that we do not prove completeness here: it is indeed the case that our implementation exhibits behaviors that cannot be mapped to behaviors of the specification. In this example, the specification should be regarded as an abstraction of the actual behaviors of the implementation, which could be used to reason about the soundness of programs, either written by hand or produced by a certified compiler.

Testing the design Again, we compiled our Fe-Si design to an actual Verilog implementation. We load binary blobs that correspond to test programs in the code memory, and run it while monitoring the content of given memory locations. This gives rise to an highly stylized way of computing e.g., the Fibonacci sequence.

5 Comparison with related work

Fe-Si marries hardware design, functional programming and inductive theorem proving. We refer the reader to Sheeran [24] for a review of the use of functional programming languages in hardware design, and only discuss the most closely related work.

Lava [8] embeds parametric circuit generators in Haskell. Omitting the underlying implementation language, Lava can be faithfully described as a subset of Fe-Si, with two key differences. First, Lava features a number of layout primitives, which makes it possible to describe more precisely what should be the hardware layout, yielding more efficient FPGA implementation. We argue that these operators are irrelevant from the point of view of verification, and could be added to Fe-Si if needed. Second, while Lava features “non-standard” interpretations of circuits that make it possible to prove the correctness of fixed-size tangible representation of circuits, our embedding of Fe-Si in Coq goes further: it makes it possible to prove the correctness of parametric circuit generators.
Bluespec [4] is an industrial strength hardware description language based on non-deterministic guarded atomic actions. A program is a set of rewrite rules in a Term Rewriting System that are non-deterministically executed one at a time. To implement a Bluespec program in hardware, the Bluespec compiler needs to generate a deterministic schedule where one or more rules happen each clock-cycle. Non-determinism makes it possible to use Bluespec both as an implementation language and as a specification language. Fe-Si can be described as a deterministic subset of Bluespec. We argue that deterministic semantics are easier to reason with, and that we can use the full power of Coq as a specification language to palliate our lack of non-determinism in the Fe-Si language. Moreover, more complex scheduling can be implemented using a few program combinators [15]: we look forward to implementing these in Fe-Si.

Richards and Lester [23] developed a shallow-embedding of a subset of Bluespec in PVS. While they do not address circuit generators nor the generation of RTL code, they proved the correctness of a three-input fair arbiter and a two-process implementation of Peterson’s algorithm that complements our case studies (we have not attempted to translate these examples into Fe-Si).

Slind et al [25] built a compiler that creates correct-by-construction hardware implementations of arithmetic and cryptographic functions that are implemented in a synthesisable subset of HOL. Parametric circuits are not considered.

Centaur Technology and the University of Texas have developed a formal verification framework [26] that makes it possible to verify RTL and transistor level code. They implement industrial level tools tied together in the ACL2 theorem prover and focus on hardware validation (starting from existing code). By contrast, we focus on high-level hardware synthesis, with an emphasis on the verification of parametric designs.

6 Conclusion

Our compiler is available on-line along with our examples as supplementary material [1]. The technical contributions of this paper are

- a novel use of PHOAS as a way to embed domain-specific languages in Coq;
- a toy compiler from a simple hardware description language to RTL code;
- machine checked proofs of correctness for some simple hardware designs.

This work is intended to be a proof of concept: much remains to be done to scale our examples to more realistic designs and to make our compiler more powerful (e.g., improving on our current optimizations). Yet, we argue that it provides an economical path to certification of parameterized hardware designs.

References

1. http://gallium.inria.fr/~braibant/fe-si/.
2. http://iverilog.icarus.com/.
3. IEEE Standard System C Language Reference Manual. IEEE Std 1666-2005, pages 1–423, 2006.
4. L. Augustsson, J. Schwarz, and R. S. Nikhil. Bluespec Language definition, 2001.
5. N. Benton, C.-K. Hur, A. Kennedy, and C. McBride. Strongly Typed Term Representations in Coq. J. Autom. Reasoning, 49(2):141–159, 2012.
6. G. Berry. The foundations of Esterel. In Proof, Language, and Interaction, Essays in Honour of Robin Milner. The MIT Press, 2000.
7. S. Beyer, C. Jacobi, D. Kröning, D. Leinenbach, and W. J. Paul. Putting it all together - formal verification of the vamp. STTT, 8(4-5):411–430, 2006.
8. P. Bjesse, K. Claessen, M. Sheeran, and S. Singh. Lava: Hardware Design in Haskell. In Proc. ICFP, pages 174–184. ACM Press, 1998.
9. A. Bove and T. Coquand. Formalising bitonic sort in type theory. In Proc. TYPES, volume 3839 of LNCS, pages 82–97. Springer, 2006.
10. A. Chlipala. Parametric higher-order abstract syntax for mechanized semantics. In Proc. ICFP, pages 143–156. ACM, 2008.
11. A. Chlipala. A verified compiler for an impure functional language. In Proc. POPL, pages 93–106. ACM, 2010.
12. K. Claessen, M. Sheeran, and S. Singh. The design and verification of a sorter core. In Proc. CHARME, volume 2144 of LNCS, pages 355–369. Springer, 2001.
13. T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms, 2nd Edition. The MIT Press and McGraw-Hill Book Company, 2001.
14. S. Coupet-Grimal and L. Jakubiec. Certifying circuits in type theory. Formal Asp. Comput., 16(4):352–373, 2004.
15. N. Dave, Arvind, and M. Pellauer. Scheduling as rule composition. In Proc. MEMOCODE, pages 51–60. IEEE, 2007.
16. M. Gordon. Why Higher-Order Logic is a Good Formalism for Specifying and Verifying Hardware, 1985.
17. M. J. C. Gordon. Relating Event and Trace Semantics of Hardware Description Languages. Comput. J., 45(1):27–36, 2002.
18. F. K. Hanna, N. Daeche, and M. Longley. Veritas+: A Specification Language Based on Type Theory. In Hardware Specification, Verification and Synthesis, LNCS, pages 358–379. Springer, 1989.
19. W. A. Hunt Jr. and B. Brock. The Verification of a Bit-slice ALU. In Hardware Specification, Verification and Synthesis, volume 408 of LNCS, pages 282–306. Springer, 1989.
20. X. Leroy. A formally verified compiler back-end. Journal of Automated Reasoning, 43(4):363–446, 2009.
21. Xavier Leroy. Mechanized semantics. In Logics and languages for reliability and security, volume 25 of NATO Science for Peace and Security Series D: Information and Communication Security, pages 195–224. IOS Press, 2010.
22. F. Pfenning and C. Elliott. Higher-Order Abstract Syntax. In Proc. PLDI, pages 199–208. ACM, 1988.
23. Dominic Richards and David R. Lester. A monadic approach to automated reasoning for Bluespec SystemVerilog. JSSE, 7(2):85–95, 2011.
24. M. Sheeran. Hardware Design and Functional Programming: a Perfect Match. J. UCS, 11(7):1135–1158, 2005.
25. K. Slind, S. Owens, J. Iyoda, and M. Gordon. Proof producing synthesis of arithmetic and cryptographic hardware. Formal Asp. Comput., 19(3):343–362, 2007.
26. A. Slobodová, J. Davis, S. Swords, and W. A. Hunt Jr. A flexible formal verification framework for industrial scale validation. In Proc. MEMOCODE, pages 89–97. IEEE, 2011.