Mobility and Saturation Velocity in Graphene on SiO$_2$

Vincent E. Dorgan,$^1$ Myung-Ho Bae,$^1$ and Eric Pop$^{1,2,*}$

$^1$Dept. of Electrical and Computer Engineering, Micro and Nanotechnology Laboratory, University of Illinois, Urbana-Champaign, IL 61801, USA
$^2$Beckman Institute, University of Illinois, Urbana-Champaign, IL 61801, USA

We examine mobility and saturation velocity in graphene on SiO$_2$ above room temperature (300-500 K) and at high fields (~1 V/μm). Data are analyzed with practical models including gated carriers, thermal generation, “puddle” charge, and Joule heating. Both mobility and saturation velocity decrease with rising temperature above 300 K, and with rising carrier density above $2\times10^{12}$ cm$^{-2}$. Saturation velocity is $>3\times10^7$ cm/s at low carrier density, and remains greater than in Si up to $1.2\times10^{13}$ cm$^{-2}$. Transport appears primarily limited by the SiO$_2$ substrate, but results suggest intrinsic graphene saturation velocity could be more than twice that observed here.

*Contact: epop@illinois.edu
The excellent electrical and thermal properties of graphene hold great promise for applications in future integrated-circuit technology.\(^1\) For instance, the electron and hole energy bands are symmetric,\(^1,2\) leading to equal and high electron and hole mobilities, unlike in typical semiconductors like Si, Ge or GaAs where hole mobility is lower. However, despite many measurements at low fields and low temperatures,\(^3\) surprisingly little data or models exist for transport in graphene at temperatures and high electric fields typical of modern transistors.

In this study we measure mobility in the \(T = 300-500\) K range and velocity saturation at fields \(F \sim 1\) V/\(\mu\)m in monolayer graphene on SiO\(_2\), both as a function of carrier density. We also introduce simple models including the proper electrostatics, and self-heating\(^4\) at high fields. We find that mobility and saturation velocity decrease with rising temperature above 300 K, and with rising carrier density above \(2 \times 10^{12}\) cm\(^{-2}\), and appear limited by the SiO\(_2\) substrate. The relatively straightforward approach presented can be used for device simulations or extended to graphene on other substrates.

We fabricated four-probe graphene structures on SiO\(_2\) with a highly doped Si substrate as the back-gate (Fig. 1a and supplementary material\(^5\)). To obtain mobility and drift velocity from conductivity measurements, we model the carrier density including gate-induced \((n_{cv})\), thermally generated \((n_{th})\) carriers, electrostatic spatial inhomogeneity \((n^*)\) and self-heating at high fields. Previous mobility estimates using only \(n_{cv}\) could lead to unphysically high mobility \((\mu \rightarrow \infty)\) near the Dirac voltage \((V_G = V_0)\) at the minimum conductivity point.

First, we note the gate voltage imposes a charge balance relationship as

\[
n_{cv} = p - n = -C_{ox} V_{G0} / q
\]

where \(C_{ox} = \epsilon_{ox} / t_{ox}\) is the capacitance per unit area (quantum capacitance may be neglected here\(^6,7\)), \(\epsilon_{ox}\) is the dielectric constant of SiO\(_2\), \(q\) is the elementary charge, and \(V_{G0} = V_G - V_0\) is the gate voltage referenced to the minimum conductivity point. Next, we define an average Fermi level \(E_F\) such that \(\eta = E_F / k_B T\), leading to the mass-action law:\(^6\)

\[
pn = n_{th}^2 \frac{\Im_1(\eta) \Im_1(-\eta)}{\Im_1^2(0)} \tag{2}
\]

where \(n_{th} = (\pi/6)(k_B T / h v_F)^2\) is the thermal carrier density, \(v_F \approx 10^8\) cm/s is the Fermi velocity, and \(\Im_1(\eta)\) is the Fermi-Dirac integral, \(\Im_1(0) = \pi^2/12\).
Next, we account for the spatial charge (“puddle”) inhomogeneity of graphene due to substrate impurities.\textsuperscript{8,9} The surface potential can be approximated\textsuperscript{7} as a periodic step function whose amplitude $\pm \Delta$ is related to the width of the minimum conductivity plateau,\textsuperscript{5,10} as given by the residual carrier puddle density ($n^*$) due to charged impurities in the SiO\textsubscript{2} ($n_{\text{imp}}$). We find $n^* \approx 0.297 n_{\text{imp}} \approx 2.63 \times 10^{11} \text{ cm}^{-2}$ here,\textsuperscript{5} i.e. a surface potential variation $\Delta \approx 59 \text{ meV}$. This is similar to a previous study ($\sim 54 \text{ meV}$),\textsuperscript{7} and to scanning tunneling microscopy results ($\sim 77 \text{ meV}$).\textsuperscript{9} The surface potential inhomogeneity is equivalent to a Dirac voltage variation $\Delta V_0 = q n^* / C_{\text{ox}} \approx 3.66 \text{ V}$. 

The total carrier density can be determined numerically by averaging Eqs. (1) and (2) for the regions of $\pm \Delta$, but does not yield an analytic expression. In order to simplify this, we note that at low charge density ($\eta \to 0$) the factor $\mathcal{Z}(\eta) \mathcal{Z}(-\eta)/\mathcal{Z}^2(0)$ in Eq. (2) approaches unity. At large $|V_{G0}|$ the gate-induced charge dominates, i.e. $n_{cv} \gg n_{th}$ when $\eta \gg 1$. Finally, we add a correction for the spatial charge inhomogeneity which gives a minimum carrier density $n_0 = [(n^*/2)^2 + n_{th}^2]^{1/2}$ resulting from averaging the regions of $\pm \Delta$. Solving Eqs. (1) and (2) above with these approximations results in an explicit expression for the concentration of electrons and holes:

$$n, p \approx \frac{1}{2} \left[ \pm n_{cv} \sqrt{n_{cv}^2 + 4n_0^2} \right]$$  \hspace{1cm} (3)

where the lower (upper) sign corresponds to electrons (holes). Equation (3) can be readily used in device simulations and is similar to a previous empirical formula,\textsuperscript{11} but derived here on rigorous grounds. We note Eq. (3) reduces to the familiar $n = C_{\text{ox}} V_{G0} / q$ at high gate voltage, and to $n = n_0$ (puddle regime) at $V_G \sim V_0$. Figure 1b displays the role of thermal and “puddle” corrections to the carrier density at 300 K and 500 K. These are particularly important near $V_{G0} = 0 \text{ V}$, when the total charge density relevant in transport ($n+p$) approaches a constant despite the charge neutrality condition imposed by the gate ($n-p = 0$). At higher temperatures ($k_B T \gg \Delta$) the spatial potential variation becomes less important due to thermal smearing and higher $n_{th}$.

Using the above, mobility is obtained as $\mu = \sigma / q(p+n)$ at low fields ($\sim 2 \text{ mV/\mu m}$), where the conductivity $\sigma = (L/W) I_{1d}/V_{23}$. Mobility is shown in Fig. 2a at various temperatures and $V_{G0} > 0$ ($n > p$), i.e. electron majority carriers.\textsuperscript{12} (hole mobility and additional discussion is available in the supplement\textsuperscript{5}). The mobility here peaks at $\sim 4500 \text{ cm}^2 / \text{V} \cdot \text{s}$ and decreases at carrier densities greater than $\sim 2 \times 10^{12} \text{ cm}^{-2}$, at 300 K. Mobility decreases with rising $T > 300 \text{ K}$ for all carrier den-
sities (Fig. 2b), as was also noted by Ref. 7 albeit in a lower temperature range. The dependence of mobility on carrier density and temperature suggests the dominant scattering mechanism changes from Coulomb to phonon scattering at higher densities and temperatures.\(^7\) Inspired by empirical approximations for Si device mobility,\(^{13}\) the data can be fit as (dashed lines in Fig. 2):\(^{14}\)

\[
\mu(n,T) = \frac{\mu_0}{1 + \left(\frac{n}{n_{ref}}\right)^\alpha} \times \frac{1}{1 + \left(\frac{T}{T_{ref}} - 1\right)\beta} 
\]

where \(\mu_0 = 4650\) cm\(^2\)/V·s, \(n_{ref} = 1.1 \times 10^{13}\) cm\(^2\), \(T_{ref} = 300\) K, \(\alpha = 2.2\) and \(\beta = 3\).

We then turn our attention to high-field drift velocity measurements, which pose challenges due to Joule heating, non-uniform potential and carrier density along the channel. To account for self-heating we estimate the average device temperature via its thermal resistance \(R_{dh}\) (Fig. 1a):\(^2\)

\[
\Delta T = T - T_0 \approx P \left( R_B + R_{ox} + R_{Si} \right) 
\]

where \(P = I_{14}V_{23}\), \(R_B = 1/(hA)\), \(R_{ox} = t_{ox}/(\kappa_{ox}A)\), and \(R_{Si} \approx 1/(2\kappa_{Si}A^{1/2})\) with \(A = LW\) the area of the channel, \(h \approx 10^8\) Wm\(^{-2}\)K\(^{-1}\) the thermal conductance of the graphene-SiO\(_2\) boundary,\(^5\) \(\kappa_{ox}\) and \(\kappa_{Si}\) the thermal conductivities of SiO\(_2\) and of the doped Si wafer.\(^5\) At 300 K for our geometry \(R_{dh} \approx 10^4\) K/W, or \(\sim 2.8 \times 10^7\) m\(^2\)K/W per unit of device area. Of this, the thermal resistance of the 300 nm SiO\(_2\) (\(R_{ox}\)) accounts for \(\sim 84\%\), the spreading thermal resistance into the Si wafer (\(R_{Si}\)) \(\sim 12\%\) and the thermal resistance of the graphene-SiO\(_2\) boundary (\(R_B\)) \(\sim 4\%\). We note that the role of the latter two will be more pronounced for smaller devices on thinner oxides. The thermal model in Eq. (5) can be used when the sample dimensions are much greater than the SiO\(_2\) thickness (\(W, L \gg t_{ox}\)) but much less than the Si wafer thickness.\(^2\)

To minimize charge non-uniformity and temperature gradients along the channel at high field\(^4\) we bias the device at high \(|V_G|\) and avoid ambipolar transport (\(V_{GS} - V_0\) and \(V_{GD} - V_0\) have same sign).\(^{11}\) We confirm this with finite-element simulations.\(^4,5\) The drift velocity is \(v = I_{14}/(Wq_n n_{23})\) where \(n_{23}\) is the average carrier density between terminals 2 and 3, and the background temperature is held at \(T_0 = 80\) K and 300 K. Due to self-heating (\(T = T_0 + \Delta T\)), these enable measurements of saturation velocity (\(v_{sat}\)) near room temperature and above, respectively.

Figures 3a and 3b show the velocity-field relationship at the two background temperatures, indicating saturation tendency at fields \(F > 1\) V/\(\mu\)m. We fit the drift velocity by
\[
\nu(F) = \frac{\mu F}{\left[1 + \left(\frac{\mu F}{\nu_{\text{sat}}}\right)^2\right]^{\gamma/2}}
\]

where \(\mu\) is the low-field mobility from Eq. (4) and \(\gamma \approx 2\) provides a good fit for the carrier densities and temperatures in this work. To limit the role of self-heating, data was only fit up to \(\Delta T \sim 200\ \text{K}\) (solid symbols).\(^{16}\) To ensure no sample degradation due to high field stress we checked that low-field \(I-V_G\) characteristics were reproducible after each high bias measurement.\(^{16}\)

Figure 3c shows extracted drift velocity vs. electron density (symbols) at \(F = 2\ \text{V/\mu m}\), for the two background temperatures. We compare these experimental results with an analytic model (dashed lines) which approximates the high-field distribution with the two half-disks shown in the Fig. 3c inset, suggested by previous simulations.\(^{17}\) This model assumes \(\nu_{\text{sat}}\) is limited by inelastic emission of optical phonons (OP) and leads to:\(^{18}\)

\[
\nu_{\text{sat}}(n,T) = \frac{2}{\pi} \frac{\omega_{\text{OP}}}{\sqrt{\pi n}} \sqrt{1 - \frac{\omega_{\text{OP}}^2}{4 \pi n v_F^2}} \frac{1}{N_{\text{OP}} + 1}
\]

where \(\hbar \omega_{\text{OP}}\) is the OP energy and \(N_{\text{OP}} = 1/[\exp(\hbar \omega_{\text{OP}}/k_B T) - 1]\) is the phonon occupation. At low temperature and low carrier density the result is a constant, \(v_{\text{max}} = (2/\pi)v_F \approx 6.3 \times 10^7\ \text{cm/s}\) (six times higher than \(\nu_{\text{sat}}\) in Si); at high carrier density it scales as \(\nu_{\text{sat}} = (2/\pi) \omega_{\text{OP}}/(\pi n)^{1/2}\), dependent both on the OP energy and the carrier density \(n\).

We consider two dominant phonon mechanisms in Fig. 3c, \(\hbar \omega_{\text{OP}} = 55\ \text{meV}\) (lower dashed, SiO\(_2\) substrate OP\(^{19}\)) and \(\hbar \omega_{\text{OP}} = 160\ \text{meV}\) (upper dashed, graphene OP\(^{20}\)). The model limited by SiO\(_2\) phonons slightly underestimates \(\nu_{\text{sat}}\), while the model with graphene OPs significantly overestimates the measured \(\nu_{\text{sat}}\). This suggests that both phonons play a role in limiting \(\nu_{\text{sat}}\), but that substrate phonons are dominant for graphene on SiO\(_2\). (For device simulations the fit can be optimized using an intermediate value \(\hbar \omega_{\text{OP}} \approx 82\ \text{meV}\).) Nevertheless, \(\nu_{\text{sat}}\) is greater than in Si for charge densities \(n < 1.2 \times 10^{13}\ \text{cm}^{-2}\) and more than twice that of Si at \(n < 4 \times 10^{12}\ \text{cm}^{-2}\). With only the graphene OP (\(\hbar \omega_{\text{OP}} = 160\ \text{meV}\)) the model suggests an upper limit for the “maximum” \(\nu_{\text{sat}}\) that could be expected. This intrinsic \(\nu_{\text{sat}}\) could be more than twice as high as that measured here on SiO\(_2\) and from two to six times higher than in Si for the carrier densities considered here.

Finally, we note the data in Fig. 3c suggest a temperature dependence of \(\nu_{\text{sat}}\), included here
through the last term in Eq. (7). This term is qualitatively similar to that in Si,\textsuperscript{21} and due to the OP scattering (emission) rate being proportional to \((N_{op} + 1)\).\textsuperscript{22} The model yields a \(~20\%\) decrease in \(v_{sat}\) between \(~280\) K and \(~500\) K if the SiO\textsubscript{2} phonon is dominant, and a \(~2\%\) decrease if the graphene OP is dominant. The data in Fig. 3c show much closer agreement with the former, once again indicating the effect of the SiO\textsubscript{2} in limiting graphene transport.

In summary, we examined mobility and saturation velocity in graphene on SiO\textsubscript{2}, including the roles of carrier density and temperature. The results focus on the \(T > 300\) K and high field \(F > 1\) V/\(\mu\)m regime, where few studies presently exist. Both data and models point to the effect of the SiO\textsubscript{2} substrate in limiting graphene transport. The models introduced are simple yet practical, and can be used in future simulations of graphene devices operating near room temperature and up to high fields.

We acknowledge financial support from the Nanoelectronics Research Initiative (NRI), ONR grant N00014-10-1-0061, NSF grant CCF 08-29907, and valuable discussions with S. Datta, D. Estrada, M. Fuhrer and E. Tutuc.

REFERENCES

1. Frank Schwierz, Nat Nano 5, 487 (2010).
2. E. Pop, Nano Research 3, 147 (2010).
3. S.V. Morozov, K.S. Novoselov, M.I. Katsnelson, F. Schedin, D.C. Elias, J.A. Jaszczak, and A.K. Geim, Phys. Rev. Lett. 100, 016602 (2008); C. Jang, S. Adam, J. H. Chen, E. D. Williams, S. Das Sarma, and M. S. Fuhrer, Phys. Rev. Lett. 101, 146805 (2008); Y. W. Tan, Y. Zhang, K. Bolotin, Y. Zhao, S. Adam, E. H. Hwang, S. Das Sarma, H. L. Stormer, and P. Kim, Phys. Rev. Lett. 99, 246803 (2007).
4. Myung-Ho Bae, Zhun-Yong Ong, David Estrada, and Eric Pop, Nano Lett., Article ASAP, DOI: 10.1021/nl1011596 (2010); M.-H. Bae, Z.-Y. Ong, D. Estrada, and E. Pop, in 9th IEEE Conf. Nanotechnology (Genoa, Italy, 2009), pp. 818.
5. See EPAPS supplementary material at [URL will be inserted by AIP] for discussion of fabrication, uncertainty, and supporting simulations.
6. T. Fang, A. Konar, H. L. Xing, and D. Jena, Appl. Phys. Lett. 91, 092109 (2007).
7. W. J. Zhu, V. Perebeinos, M. Freitag, and P. Avouris, Phys. Rev. B 80, 235402 (2009).
8. J. Martin, N. Akerman, G. Ulbricht, T. Lohmann, J. H. Smet, K. von Klitzing, and A. Yacoby, Nature Physics 4, 144 (2008); Y. Zhang, V.W. Brar, C. Girit, A. Zettl, and M.F. Crommie, Nature Physics 5, 722 (2009).
Hall mobility measurements yield identical results over the carrier density regime discussed here (n > 6×10^{11} cm^{-2}), as shown by Ponomarenko et al, Phys. Rev. Lett. 102, 206603 (2009).
FIG. 1 (a) Schematic of graphene sample ($W = 7 \ \mu m$, $L = 4 \ \mu m$, $t_{ox} = 300 \ nm$) connected to four-probe electrodes; graphene colorized for clarity. Thermal resistance model is used to calculate average temperature rise at high bias. (b) Calculated carrier density vs. gate voltage at 300 K (blue) and 500 K (red) in electron-doped regime ($n > p$). Solid lines include contribution from electrostatic inhomogeneity $n^*$ and thermal carriers $n_{th}$ (both relevant at 300 K), dotted lines include only $n_{th}$ (dominant at 500 K). Black dashed line shows only contribution from gating, $n_{cv}$.
FIG. 2 (a) Mobility vs. carrier density in the electron-doped regime ($V_{G0} > 0$, $n > p$), obtained from conductivity measurements at $T = 300–500$ K, in 50 K intervals. The qualitative dependence on charge density is similar to that found in carbon nanotubes. Dashed line shows fit of Eq. (4) with $T = 400$ K. (b) Mobility vs. temperature at $n = 2 \times 10^{12}$ (top), $3.5 \times 10^{12}$ (middle), and $5 \times 10^{12}$ cm$^{-2}$ (bottom). Dashed line shows fit of Eq. (4) with $n = 3.5 \times 10^{12}$ cm$^{-2}$. 
FIG. 3 Electron saturation velocity. (a) Background temperature $T_0 = 80$ K with $V_{G0} = 10.5–60.5$ V, and (b) $T_0 = 300$ K with $V_{G0} = 23.5–73.5$ V (in 10 V steps from top to bottom). Squares represent data, lines are empirical fits with Eq. (6); open squares have $\Delta T > 200$ K from Joule heating and were not used for fit. Changing fitting criteria results in $\pm 8\%$ uncertainty. (c) Saturation velocity vs. electron density at $F = 2$ V/\(\mu\)m. Side panel shows carrier distribution assumed for analytic model. Dashed lines show Eq. (7) with $\hbar\omega_{OP} = 55$ meV (SiO$_2$) and 160 meV (graphene), suggesting the maximum $v_{sat}$ that could be achieved in graphene. Theoretical studies\textsuperscript{23} predict comparable $v_{sat} \approx 2-5 \times 10^7$ cm/s in carbon nanotubes. Electron $v_{sat}$ for Si and Ge are appreciably lower, but largely independent of carrier density.\textsuperscript{21}
Supporting Online Materials for “Mobility and Saturation Velocity in Graphene on SiO$_2$” by V. E. Dorgan, M.-H. Bae, and E. Pop, University of Illinois, Urbana-Champaign, U.S.A. (2010)

1. Graphene Device Fabrication: We deposit graphene from mechanical exfoliation of natural graphite onto SiO$_2$ (dry thermally grown, thickness $t_{ox} = 300$ nm) with an n+ doped (2.5x10$^{19}$ cm$^{-3}$) Si substrate, which also serves as the back-gate (Fig. 1a). Electron beam lithography is used to define the four Cr/Pd (0.5/40 nm) electrodes, with inner voltage probes much narrower (~300 nm) than the graphene channel dimensions ($W = 7$ μm, $L = 4$ μm), to provide minimally invasive contacts. An additional lithography step followed by an oxygen plasma etch (75 W, 0.1 Torr for 15 s) creates the graphene channel.$^1$

2. Raman Spectroscopy: After device fabrication, Raman spectroscopy is used to confirm that the graphene flake is indeed monolayer graphene. The Raman 2D peak of monolayer graphene exhibits a single Lorentzian line shape.$^2$ In this study, Raman spectra were obtained using a Renishaw Raman spectrometer with a 633 nm laser excitation (power at the object: 10 mW) and a 50x in-air objective. Figure S1a shows the Raman spectrum obtained from the fabricated graphene device shown in Fig. 1a. The single Lorentzian fit to the 2D peak in Fig. S1 confirms that this sample is monolayer graphene, as does the approximate ratio (1:2) of the G to 2D peaks.

3. Extracting Impurity Density: The charged impurity density at the SiO$_2$ surface is determined based on the approach discussed in Ref. $^3$ and given by $n_{imp} = BC_\alpha |d\sigma/dV_{G0}|^{1}$ where $B = 5x10^{15}$ cm$^{-2}$ is a constant determined by the screened Coulomb potential in the random phase approximation (RPA)$^4$ and $d\sigma/dV_{G0}$ is the slope of the low-field conductivity $\sigma = (L/W)(I_{14}/V_{23})$.

The slope is determined by a linear fit to $\sigma$ over a $\Delta V_{G0} = 2$ V interval around the maximum of $|d\sigma/dV_{G0}|$ as shown in Fig. S1b. The value of $n_{imp}$ used here is based on a conductivity measurement at 80 K, where mobility is limited by Coulomb scattering.$^5$ From Eq. (10) of Ref. 6, we determine $n^* \approx 0.297 n_{imp} \approx 2.63 \times 10^{11}$ cm$^{-2}$ in our sample (averaged over the electron- and hole-doped regimes), where $n^*$ is the residual carrier puddle density representing the width of the minimum conductivity plateau. From $n^*$, we obtain $\Delta \approx \hbar v_F (\pi n^*)^{1/2} \approx 59$ meV and $\Delta V_0 \approx qn^*/C_{ox} \approx 3.66$ V in order to model the spatially inhomogeneous electrostatic potential (main text).

![FIG. S1](image-url) (a) Raman spectrum showing the G and 2D bands of monolayer graphene. A single Lorentzian (red dashed) is fitted to the 2D peak, as characteristic of monolayer graphene. (b) Conductivity vs. back-gate voltage at 80 K. The red dashed lines correspond to linear fits to the 2 V interval around the maximums in $|d\sigma/dV_{G0}|$. The slopes of these lines are used to calculate $n_{imp}$ in accordance with Ref. 4.
4. Hole Mobility and Uncertainty: As in the main text, the mobility for the hole-doped regime ($V_{G0} < 0$) is obtained and shown in Fig. S2a. Given the symmetric energy bands in graphene, the hole mobility here is similar to the electron mobility from Fig. 2a. Only one discrepancy exists for the 300 K data set, which does not show the typical mobility peak vs. carrier density as in all other measurements. This is most likely due to the calculated hole density underestimating the actual value in the device, probably due to a spatial inhomogeneity of the “puddle” regime that is not accurately predicted by the simple ±Δ potential model. We note the mobility shape recovers at higher temperatures (350-500 K), as thermal smearing washes out such inhomogeneities.

To understand additional uncertainty associated with this method, Ref. 6 noted that for the extracted $n_{imp}$ the predicted plateau width is approximate within a factor of two. This leads to uncertainty in determining $ΔV_0$, and thus uncertainty in the charge density and extracted mobility values. However, this uncertainty is only notable around the Dirac point, where the potential ripple contributes to the total carrier density. This limits the “confidence region” in Figs. 2a and S2a, with charge density shown only $>0.85×10^{12}$ cm$^{-2}$. In Fig. S2b we estimate the mobility uncertainty at lower charge densities around the Dirac point, such that the upper and lower bounds result from a potential ripple of $ΔV_0/2$ and $2ΔV_0$ respectively.

5. Additional Sources of Uncertainty: Our devices use inner voltage probes that span the width of the graphene sheet. The advantage of such probes is that they sample the potential uniformly across the entire graphene width, unlike edge-probes which may lead to potential non-uniformity particularly at high fields. However, full-width probes themselves introduce a few uncertainties in our measurements, which are minimized through careful design as described here.

One challenge may be that, even under four-probe measurements, the current flowing in the graphene sheet could enter the edge of a voltage probe and partially travel in the metal. To minimize this effect, we used very narrow inner probes (300 nm), narrower than the typical charge transfer length between graphene and metal contacts (~1 μm). In addition, we employed very “long” devices, with $L = 4$ μm or longer between the inner probes. Thus, the resistance of the graphene between terminals 2-3 is much greater than both the resistance of the graphene under the metal contact and that across the narrow metal contact itself.

A second challenge is that of work function mismatch between the Cr/Pd electrodes and that of the graphene nearby. This leads to a potential and charge non-uniformity in the graphene near the contacts. Recent theoretical studies have calculated a potential decay length of ~20 nm induced by Pd contacts on graphene. Experimental photocurrent studies have estimated that doping from Ti/Pd/Au contacts can extend up to 0.2-0.3 μm into the graphene channel, although the
study had a spatial resolution of 0.15 μm. In either case, the potential and charge disturbance is much shorter than the total channel length of our device (4 μm). We estimate at most a ~10% contribution to the resistance from charge transfer at our metal contacts, an error comparable to the ±8% from fitting the high-field velocity data in Fig. 3. The error is likely to become smaller at higher charge densities (>2×10^{12} cm^{-2}) where the graphene charge more strongly screens the contact potential, and at high fields where the graphene channel becomes more resistive itself.

A third challenge is that of temperature non-uniformity around the inner voltage probes, which may act as local heat sinks. The thermal resistance “looking into” the metal voltage probes can be estimated as \( R_c = L_t/\kappa_m A \), where the thermal healing length \( L_T = (t_m t_{ox} \kappa_m/\kappa_{ox})^{1/2} \approx 685 \) nm, \( t_m = 40 \) nm is the metal thickness, \( t_{ox} = 300 \) nm is the SiO\(_2\) thickness, \( \kappa_m \approx 50 \) Wm\(^{-1}\)K\(^{-1}\) is the Pd metal thermal conductivity, \( \kappa_{ox} \approx 1.3 \) Wm\(^{-1}\)K\(^{-1}\) is the oxide thermal conductivity (at 300 K), and \( A = t_m W_c \) is the cross-sectional area of the contact with \( W_c = 300 \) nm. We obtain \( R_c \approx 10^6 \) K/W based on the device geometry here (primarily due to the narrow inner contacts being only ~300 nm wide) which is about two orders of magnitude greater than the thermal resistance for heat sinking from the large graphene sheet through the oxide (Fig. 1a and Eq. (5)), \( R_{th} \approx 10^4 \) K/W at 300 K. Thus, heat flow from the inner metal contacts is negligible.

6. Temperature Dependence of Thermal Resistance: Self-heating during high-field measurements is determined by Eq. (4), which raises the temperature of the graphene device and of the underlying SiO\(_2\) as a function of input power during the measurement. The thermal resistance \( R_{th} \) depends on temperature through \( \kappa_{ox} \) (thermal conductivity of SiO\(_2\)) and \( \kappa_{Si} \) (thermal conductivity of the doped Si wafer). These can be written as \( \kappa_{ox} = \ln(T_{ox}^{0.52}) - 1.687 \) and \( \kappa_{Si} = 2.4 \times 10^4 / T_0 \) by simple fitting to the experimental data in Refs. 10 and 11 respectively. Based on the thermal resistance model, we estimate the average oxide temperature as \( T_{ox} = (T_0 + T)/2 \) and the temperature of the silicon substrate as the background temperature \( T_0 \). This allows a simple iterative method for calculating the graphene temperature rise (\( \Delta T \)) during measurements.

FIG. S3 Using the finite-element simulations discussed in Ref. 12, we plot (a) electron density \( n \), (b) channel potential \( V_c \), (c) electric field \( F \), and (d) temperature increase \( \Delta T \) across the length of the device for back-gate voltages of \( V_{G0} = 30 \) V (red), 50 V (green), and 70 V (blue). The simple assumptions of relatively uniform charge density and constant electric field (main text) are acceptable if ambipolar transport is avoided, and high-field measurements are done at average charge densities >2×10^{12} cm^{-2}. In addition, we note that high-field non-uniformities may still occur at the outer electrodes (1 and 4) but not in the relevant channel portion between the inner electrodes (2 and 3).
7. Electrostatics in the High-Field Regime: During high-field measurements, the carrier density and temperature can vary across the device. As mentioned in the main text, we minimize this effect by carefully avoiding ambipolar transport and generally restricting our samples to average carrier density $>2 \times 10^{12}$ cm$^{-2}$ at high fields. In addition, here we follow Ref. 12 to fully model this regime as shown in Fig. S3. Based on these simulation results, we confirm that it is valid to assume a constant (average) electric field and relatively uniform charge density across the active region of the device between the inner electrodes, if the biasing scheme mentioned above is followed. The average carrier density in the channel is simply given by the average of the densities at electrodes 2 and 3 (as labeled in Fig. 1a), while the average field is $F = (V_2 - V_3)/L$.

8. Original I-V Data: For completeness, we include here in Fig. S4 the original I-V data taken at high field to extract the drift velocity in Fig. 3 of the main text.

REFERENCES

1. B. Ozyilmaz, P. Jarillo-Herrero, D. Efetov, and P. Kim, Appl. Phys. Lett. 91, 192107 (2007).
2. L.M. Malard, J. Nilsson, D.C. Elias, J.C. Brant, F. Plentz, E.S. Alves, A.H. Castro, and M.A. Pimenta, Phys. Rev. B 76, 201401 (2007).
3. J. H. Chen, C. Jung, S. Adam, M. S. Fuhrer, E. D. Williams, and M. Ishigami, Nature Physics 4, 377 (2008).
4. E. H. Hwang, S. Adam, and S. Das Sarma, Phys. Rev. Lett. 98, 186806 (2007).
5. J. H. Chen, C. Jung, S. D. Xiao, M. Ishigami, and M. S. Fuhrer, Nature Nanotechnology 3, 206 (2008).
6. S. Adam, E. H. Hwang, V. M. Galitski, and S. Das Sarma, Proceedings of the National Academy of Sciences of the United States of America 104, 18392 (2007).
7. A. Venugopal, L. Colombo, and E. M. Vogel, Applied Physics Letters 96 (1), 013512 (2010).
8. P.A. Khomyakov, A.A. Starikov, G. Brocks, and P.J. Kelly, http://arxiv.org/abs/0911.2027 (2009).
9. T. Mueller, F. Xia, M. Freitag, J. Tsang, and Ph Avouris, Physical Review B 79, 245430 (2009).
10. S. M. Lee and D. G. Cahill, Journal of Applied Physics 81, 2590 (1997).
11. M. Asheghi, K. Kurabayashi, R. Kasnavi, and K. E. Goodson, Journal of Applied Physics 91, 5079 (2002).
12. Myung-Ho Bae, Zhun-Yong Ong, David Estrada, and Eric Pop, Nano Lett., Article ASAP, DOI: 10.1021/nl11011596 (2010); M.-H. Bae, Z.-Y. Ong, D. Estrada, and E. Pop, in 9th IEEE Conf. Nanotechnology (Genoa, Italy, 2009), pp. 818.