Voltage-controlled superconducting magnetic memory

Ahmed Kenawy, Wim Magnus, Milorad V. Milošević, and Bart Sorée

COLLECTIONS

Note: This paper was presented at the 64th Annual Conference on Magnetism and Magnetic Materials.

This paper was selected as Featured
Voltage-controlled superconducting magnetic memory

Ahmed Kenawy, Wim Magnus, Milorad V. Milošević, and Bart Sorée

AFFILIATIONS
1 Institute for Theoretical Physics, KU Leuven, B-3001 Leuven, Belgium
2 IMEC, B-3001 Leuven, Belgium
3 Physics Department, University of Antwerp, B-2020 Antwerpen, Belgium
4 Electrical Engineering Department, KU Leuven, B-3001 Leuven, Belgium

Note: This paper was presented at the 64th Annual Conference on Magnetism and Magnetic Materials.

Electronic mail: ahmed.kenawy@kuleuven.be

ABSTRACT
Over the past few decades, superconducting circuits have been used to realize various novel electronic devices such as quantum bits, SQUIDs, parametric amplifiers, etc. One domain, however, where superconducting circuits fall short is information storage. Superconducting memories are based on the quantization of magnetic flux in superconducting loops. Standard implementations store information as magnetic flux quanta in a superconducting loop interrupted by two Josephson junctions (i.e., a SQUID). However, due to the large inductance required, the size of the SQUID loop cannot be scaled below several micrometers, resulting in low-density memory chips. Here, we propose a scalable memory consisting of a voltage-biased superconducting ring threaded by a half-quantum flux bias. By numerically solving the time-dependent Ginzburg-Landau equations, we show that applying a time-dependent bias voltage in the microwave range constitutes a writing mechanism to change the number of stored flux quanta within the ring. Since the proposed device does not require a large loop inductance, it can be scaled down, enabling a high-density memory technology.

I. INTRODUCTION
The quantization of magnetic flux in superconductors lies at the heart of state-of-the-art quantum devices, such as qubits and SQUIDs. When a superconducting loop is placed in an external magnetic field, a persistent supercurrent flows to ensure the total flux enclosed by the loop is an integer multiple of the flux quantum \( \Phi_0 = \hbar/2e \), where \( \hbar \) is Planck’s constant and \( e \) is the electronic charge. As the magnetic field increases, transitions between discrete flux states occur to minimize the free energy of the loop. In general, the quantized flux states of a superconducting loop renders it a suitable candidate for applications in information-storing and processing.

The archetypal superconducting memory stores information as the number of magnetic flux quanta in a SQUID, a superconducting loop interrupted by two Josephson junctions. The size of the SQUID loop, however, cannot be reduced below several micrometers to allow for a large geometric inductance, resulting in low-density memory chips. Because pure superconducting memories proved unscalable, hybrid devices have been investigated by incorporation of nanowires, or semiconductor and ferromagnetic materials. Though promising, these hybrid memories are plagued with various fabrication challenges.

In this paper, we propose a scalable superconducting memory, consisting of three rings. The state of the memory is stored in the vorticity—the winding number of the superconducting order parameter—of an isolated central ring (also referred to as the bit ring). The memory write process occurs via a time-dependent bias voltage that induces transitions between two vorticity states \( N \Phi_0 \) and \( (N + 1)\Phi_0 \) at a half-integer-flux-quantum bias \( \Phi/\Phi_0 = N + 1/2 \). Using time-dependent Ginzburg-Landau simulations for aluminum nanorings, we demonstrate writing speeds in the order of few picoseconds.
II. MODEL DESCRIPTION

In this section, we formulate the model for a superconducting magnetic memory. The proposed device is composed of three superconducting rings interconnected via a core with a high magnetic permeability ($\mu \gg 1$) in a transformer-like arrangement, as depicted in Fig. 1. The input ring (leftmost in Fig. 1) is used to bias the central/bit ring with a half-flux quantum $\Theta = \Phi_0/2$. The number of flux quanta enclosed by the central ring constitutes the memory state, either logic ‘0’ or ‘1’, read by measuring the current circulating in the output/readout ring (rightmost in Fig. 1). The writing process occurs via a pulsed bias voltage applied to the bit ring. Moreover, the device is symmetric; thus, the two side rings can be used interchangeably for bias and readout.

Encoding the memory state, the vorticity of the central/bit ring is given by

$$L \equiv \frac{1}{2\pi} \oint L \nabla \theta \cdot dI,$$

where $I$ is a circular path inside the ring, $dI$ is a differential length element along the azimuthal direction $\phi$, and $\theta$ is the phase of the superconducting order parameter $\psi = e^{i\theta}$. The evolution of the complex order parameter $\psi$, (1) where $V$ is the electrostatic potential, $A$ is the vector potential, and $k$ is the GL parameter. Equation (2) is written in a dimensionless form where the space coordinate is scaled by the London penetration depth $\lambda_L$ and the order parameter by its equilibrium value in the absence of electromagnetic fields. The time coordinate is scaled by the ratio $\xi_{GL}/D$ with $\xi_{GL}$ denoting the GL coherence length and $D$ the diffusion coefficient.

Equation (2) is solved self-consistently with the continuity equation $\nabla \cdot J = 0$, which, in the Coulomb gauge, reduces to

$$\sigma \nabla^2 V = \nabla \cdot \left( \frac{1}{2ik} \left( \psi^* \nabla \psi - \psi \nabla \psi^* \right) - \eta A \right).$$

The dimensionless conductivity $\sigma$ is given by $\sigma_n D c^2/\mu$, where $\sigma_n$ is the normal-state conductivity and $\mu$ is the magnetic permeability.

III. WORKING PRINCIPLE

To demonstrate the working principle of the proposed memory, we consider an aluminum thin-film ring with a resistivity $\rho_n = 1/\sigma_n = 3.6 \mu\Omega\text{cm}$, a mean free path $\ell = 16 \text{nm}$, and a critical temperature $T_c = 1.32 \text{K}$. At $T = 1 \text{K}$, the coherence length $\xi_{GL}(T) = 170 \text{nm}$, and the penetration depth $\lambda_L(T) = 195 \text{nm}$. The characteristic time $\xi_{GL}^2/D$ is approximately 2.67 ps. The inner radius of the ring $R_{in}$ equals 195 nm and $R_{out} = 3R_{in}$.

The viability of the transformer structure has been experimentally demonstrated in Ref. 15, where the number of flux quanta trapped in the isolated ring is detected by recording the evolution of the critical current of the output ring. One issue, however, that requires further investigation is the scalability of the arrangement. Assuming for simplicity that the cores are of square cross-section with side $a$ and carry a uniform field, the magnetic induction corresponding to a single-flux quantum is $B_0 = \Phi_0/a^2$. The constraint on the side length $a$ is that both cores should thread the central ring, without touching it nor each other. For the ring under consideration, the inter-core distance $b$ can be set to 60 nm and the side length $a$ to 170 nm, and the order parameter by its equilibrium value in the

![FIG. 1. Top (a) and side (b) view of a memory element schematic consisting of three superconducting rings. Two ferromagnetic cores, with a square cross-section of side $a$, pierce the central ring, thereby coupling it to two side input/output rings, one is used to bias the bit with a half-integer flux quantum, and the other is used for readout. The inter-core separation distance is denoted by $b$. The central ring is of width $w = R_{out} - R_{in}$, and is voltage-biased ($V_{in} R_{out} 80^\circ < \phi \leq 100^\circ$) to $V_{in}$, and $V(R_{out}, 180^\circ < \phi \leq 280^\circ) = 0$. The thickness of the ring is much shorter than the GL coherence length $\xi_{GL}$; hence, the model is effectively two-dimensional. Contacts 1 and 2 are used to measure the voltage difference $V_{b2}$ across the ring.](image-url)
FIG. 2. (a) Bias voltage $V_b$ as a function of time. (b) Normalized Cooper-pair density $\eta$ at the inner ($R_{in}$) and outer ($R_{out}$) edges of the ring. (c) The vorticity $L$, defined in Eq. (1), oscillates as a function of time at a flux bias $\Phi/\Phi_0 = 1/2$. (d) Voltage difference between contacts 1 and 2 (Fig. 1) is used to measure the oscillation period $T_{osc}$. (e) A transition from $L = 0$ to $L = 1$ corresponds to an antivortex departing from the right arm of the ring, whereas the opposite transition corresponds to a vortex departing from the left arm.

FIG. 3. (a) and (b) Oscillation period $T_{osc}$ and vortex transit time $t_{transit}$ as a function of bias voltage $V_b$ for a ring of width $w = 2\lambda_L$. (c) Frequency $f$ in terahertz as a function of bias voltage for $w = 0.5, 1, 2\lambda_L$. For a given bias voltage, the frequency is higher for a ring of a smaller width.
L = 1 [Fig. 2(c)]. In contrast, in the flux state L = 1, the phase slip occurs in the left arm corresponding to a transition from L = 1 to L = 0. Accordingly, the vorticity of the ring oscillates between L = 0 and L = 1, implying a zero free-energy barrier between the two vortex states in the presence of bias voltage.

Importantly, one can harness the magnetic bistability of the central ring to realize a memory bit. Instead of a constant bias, a time-dependent voltage is used to temporarily lower the free-energy barrier to allow for a single transition, constituting a memory write process. In the next section, we investigate the required pulse width and height, along with the result writing speed as a function of the bias voltage and ring dimensions.

IV. CHARACTERIZATION

Before addressing the memory write, it is insightful to analyze the oscillation frequency as a function of the bias voltage. As shown in Fig. 2, the oscillation period $T_{osc}$, defined as the time difference between two consecutive minima of the Cooper-pair density at the same point in the ring, can be extracted experimentally by measuring the voltage difference $V_{12}$ (Fig. 1). For a small bias voltage, the velocity of Cooper pairs is less than the critical superfluid velocity, and no oscillations occur (Fig. 3). As the bias voltage increases, Cooper pairs are accelerated to the critical velocity in a shorter time; hence, the oscillations occur (Fig. 3). As the bias voltage increases linearly, and, for the ring under consideration, the oscillation frequency as a function of the bias voltage. As shown in Fig. 4. In particular, in the presence of a half-integer flux bias $\Phi/\Phi_0 = N + 1/2$, the bias-voltage pulse induces a transition from an initial state $L = N$ to $L = N + 1$, corresponding to writing logic ‘1’. Reapplying the same pulse results in a phase slip in the other arm of the ring, corresponding to writing logic ‘0’. The memory state is maintained as long as the ring is in the superconducting state because the circulating supercurrent persists for years, as shown in various experiments.

V. CONCLUSIONS

In this paper, we have proposed a memory element consisting of three superconducting rings interconnected via a two ferromagnetic cores. Using time-dependent GL simulations, we have demonstrated the use of bias voltage as a writing mechanism. For aluminum nanorings, the writing speed is in the order of few picoseconds.

REFERENCES

1. G. Wendin, Rep. Prog. Phys. 80, 106001 (2017).
2. J. Clarke and A. I. Braginski, The SQUID Handbook (Wiley-VCH, 2004), Vol. 1.
3. S. V. Polonsky, A. F. Kirichenko, V. K. Semenov, and K. K. Likharev, IEEE Trans. Appl. Supercond. 5, 3000 (1995).
4. S. Nagasawa, H. Numata, Y. Hashimoto, and S. Tahara, IEEE Trans. Appl. Supercond. 9, 3708 (1999).
5. A. F. Kirichenko, S. Sarwana, D. K. Brock, and M. Radpavar, IEEE Trans. Appl. Supercond. 11, 537 (2001).
6. A. Murphy, D. V. Averin, and A. Bezzarin, New J. Phys. 19, 063015 (2017).
7. T. Van Duizer, L. Zheng, S. R. Whiteley, H. Kim, J. Kim, X. Meng, and T. Ortlepp, IEEE Trans. Appl. Supercond. 23, 1700504 (2013).
8. B. Baek, W. H. Rippard, S. P. Benz, S. E. Sussex, and P. D. Dresselhaus, Nat. Commun. 5, 3888 (2014).
9. E. Goldobin, H. Sickinger, M. Weides, N. Ruppelt, H. Kohlstedt, R. Kleiner, and D. Koidl, Appl. Phys. Lett. 102, 242602 (2013).
10. I. V. Vernik, V. V. Bol’ginov, S. V. Bakurskiy, A. A. Golubov, M. Y. Kupriyanov, V. V. Ryazanov, and O. A. Mukhanov, IEEE Trans. Appl. Supercond. 23, 170128 (2013).
11. L. P. Gor’kov, Sov. Phys. JETP 9, 1364 (1959).
12. M. Cyrot, Rep. Prog. Phys. 36, 103 (1973).
13. M. Tinkham, Introduction to Superconductivity, 2nd ed. (Dover Publications, 2004).
14. W. Keijers, X. D. A. Baumann, R. Panghostra, J. Lombardo, V. S. Zhuravin, R. B. G. Kramer, A. V. Silhanek, and J. Van de Vondel, Nanoscale 10, 21475 (2018).
15. C. Kerner, B. Hackens, D. Golubovic, S. Poli, S. Faniel, W. Magnus, W. Schoemaker, V. Bayot, and H. Maes, Supercond. Sci. Tech. 22, 025001 (2009).