Hardware/Software Co-Design With ADC-Less In-Memory Computing Hardware for Spiking Neural Networks

Marco Paul E. Apolinario, Student Member, IEEE, Adarsh Kumar Kosta, Student Member, IEEE, and Kaushik Roy, Fellow, IEEE

Abstract—Spiking Neural Networks (SNNs) are bio-plausible models that hold great potential for realizing energy-efficient implementations of sequential tasks on resource-constrained edge devices. However, commercial edge platforms based on standard GPUs are not optimized to deploy SNNs, resulting in high energy and latency. While analog In-Memory Computing (IMC) platforms can serve as energy-efficient inference engines, they are accursed by the immense energy, latency, and area requirements of high-precision ADCs (HP-ADC), overshadowing the benefits of in-memory computations. We propose a hardware/software co-design methodology to deploy SNNs into an ADC-Less IMC architecture using sense-amplifiers as 1-bit ADCs replacing conventional HP-ADCs and alleviating the above issues. Our proposed framework incurs minimal accuracy degradation by performing hardware-aware training and is able to scale beyond simple image classification tasks to more complex sequential regression tasks. Experiments on complex tasks of optical flow estimation and gesture recognition show that progressively increasing the hardware awareness during SNN training allows the model to adapt and learn the errors due to the non-idealities associated with ADC-Less IMC. Also, the proposed ADC-Less IMC offers significant energy and latency improvements, \(2 - 7\times\) and \(8.9 - 24.6\times\), respectively, depending on the SNN model and the workload, compared to HP-ADC IMC.

Index Terms—ADC-Less, HW/SW co-design, in-memory computing, spiking neural networks.

I. INTRODUCTION

PROGRESS in deep learning has led to outstanding results in many cognitive tasks, albeit at the cost of increased model size and complexity [1], [2]. Although such models are suitable for cloud-based systems with vast computational resources, they are not ideal for real-time edge applications, like autonomous drone navigation, where both low energy consumption and latency are crucial. In recent years, Spiking Neural Networks (SNNs) have emerged as bio-plausible alternative to standard deep learning leading to energy-efficient models for sequential tasks. Their intrinsic features, such as inherent recurrence via membrane potential accumulation, sparsity, binary activations, event-based and spatio-temporal processing make them suitable for edge implementations. A considerable amount of work has been done on training deep SNNs for image classification tasks, achieving accuracy comparable to that obtained by conventional Artificial Neural Networks (ANNs) [3], [4], [5]. While image classification only demands spatial processing, SNNs also offer temporal processing capabilities, thanks to the inherent recurrence due to their membrane potential that serves as a memory. Recent research has shown that SNNs can handle sequential tasks with performance on par with complex Gated Recurrent Unit (GRU) and Long Short-Term Memory (LSTM) based models, but with much fewer parameters [6], [7], [8]. We believe that sequential tasks, such as gesture recognition and event-based optical flow estimation, are examples where all features of SNNs can be exploited to achieve better efficiency than the corresponding ANN implementations [9], [10].

SNN deployment into existing commercial GPU-based edge hardware platforms is highly inefficient. This originates because the present-day Graphical Processing Units (GPUs) lack the ability to seamlessly process binary, sparse, and spatio-temporal inputs [11]. This has triggered the interest in domain-specific accelerators that can fully extract the benefits of SNNs [7], [12], [13]. Among the alternatives, In-Memory Computing (IMC) architectures turn out to be promising for deploying SNN models with a lower energy overhead and latency. This is possible because IMC architectures perform matrix-vector multiplications (MVM) within the memory crossbar arrays with very high efficiency [14], [15]. Nevertheless, in conventional IMC architectures, the efficiency of MVMs is overshadowed by the high energy consumption of peripheral circuits used as interfaces between the analog and digital portions of the system. Specifically, High-Precision ADCs (HP-ADC) consume more than 60% of the total system energy and occupy more than 81% of the chip area, representing the major bottleneck in IMC architectures [14], [15], [16].
There have been several proposals to overcome the limitations imposed by HP-ADCs in analog IMC architectures. Some have focused on reducing ADC precision while compensating for accuracy degradation by changing IMC structures and splitting MVM operands [17], [18]. Later works focused on quantization-aware approaches to further reduce the ADC precision down to 1-bit [19], [20], [21]. Most of the above approaches focused on hardware optimization, either through performing fully analog operations or optimizing the design of ADCs [22], [23] and focused mainly on ANNs for image classification tasks on simple datasets like MNIST and CIFAR10. In this work, we propose a hardware/software co-design methodology to deploy SNNs into an ADC-Less IMC architecture by replacing HP-ADCs with sense-amplifiers as 1-bit ADCs (ADC-Less). We employ 1-bit partial sum quantization for the sense amplifiers and propose a three-step hardware-aware training methodology to recover from performance degradation.

We performed experiments on image classification datasets such as CIFAR10 and CIFAR100 and on more complex vision tasks such as gesture recognition on the DVS128 gesture dataset [24], and optical flow estimation on the MVSEC dataset [25]. Our models demonstrate competitive application accuracy for all the tasks while achieving significant energy and latency improvements compared to HP-ADC IMC architectures and commercial GPU-based platforms, respectively.

The main contributions of the work can be summarized as follows.

- An ADC-Less in-memory computing architecture for spiking neural networks with very low latency and energy consumption.
- An end-to-end hardware-aware training methodology for SNNs that compensates for the proposed architecture’s quantization error (weights and binary partial sums).
- Experiments validating that the proposed HW/SW co-design method is suitable for deploying spiking neural networks for tasks beyond image classification, such as optical flow estimation and gesture recognition.
- Generalization of the proposed scheme for different network architectures, such as plain CNNs, ResNets, and U-Net architectures.

II. BACKGROUND

To bring energy-efficient machine intelligence to the edge, it is imperative that we effectively co-design the network and hardware architectures. In this section, we describe the SNN dynamics and the IMC hardware used to implement corresponding SNNs.

A. Spiking Neural Networks

Among all the spiking models, the leaky-integrate-and-fire (LIF) neuron model is one of the simplest ones that retain the main features of biological neurons with binary activation (spikes). The LIF model can be described as follows:

\[ U_{\text{mem}}[t] = \lambda U_{\text{mem}}[t-1] + \sum_j W_j X_j[t] - R[t-1] \]  

where \( \lambda \) is the leak parameter, \( A_{s}[t] \), integrates the incoming spikes, \( X_j[t] \), modulated by the weights, \( W_j \), and leak with a time constant, \( \lambda \). When \( U_{\text{mem}} \) reaches a threshold, \( V_{\text{th}} \), the neuron fires generating an output spike, \( A_{s} \). After the neuron fires, the membrane potential is reset.

\[ A_{s}[t] = \Theta(U_{\text{mem}}[t] - V_{\text{th}}) \]  

\[ R[t] = \begin{cases} \lambda U_{\text{mem}}[t] A_{s}[t], & \text{hard reset} \\ V_{\text{th}} A_{s}[t], & \text{soft reset} \end{cases} \]

Analog Digital Memory Element

Fig. 1. Dynamics of a LIF spiking neuron where the membrane potential, \( U_{\text{mem}} \), integrates the incoming spikes, \( X_j[t] \), modulated by the weights, \( W_j \), and leaks with a time constant, \( \lambda \). When \( U_{\text{mem}} \) reaches a threshold, \( V_{\text{th}} \), the neuron fires generating an output spike, \( A_{s} \). After the neuron fires, the membrane potential is reset.

Fig. 2. General scheme of a conventional crossbar-based analog MVM accelerator, showing the peripheral circuits.

Authorized licensed use limited to the terms of the applicable license agreement with IEEE. Restrictions apply.
called wordlines, is multiplied by the conductances \((G_i)\) of the memory elements and accumulated on the current output \((I_1 = \sum G_i V_i)\) of each column, called bitline. This operation resembles the MAC operations performed by a neural network (NN), where the voltages are the NN’s inputs, conductances are the weights of the NN, and the bitline current corresponds to the MVM operation output. For an SNN, the inputs are multi-time-step binary spikes (1/0). SNN execution on IMC hardware involves MVM operation between the weight matrix and the binary input vector repeated for each time-step. During each time step, MVM operation output is accumulated with the membrane potential and passed on to the neuron unit for application of activation function (LIF).

In order to map an SNN model into an IMC crossbar, the model parameters need to be quantized. Hence, the weights must have a finite resolution: number of bits per weight \((nb_W)\). The number of memory cells used to represent the weights is determined by the bit-slicing weight resolution \((sb_W)\), which is equal to the bit-cell resolution of the memory elements (note, memory elements can be multi-bit memories such as ReRAMs or PCRAMs, or single-bit such as SRAMs). Hence, the number of memory elements used per weight value is \(nb_W/sb_W\). The binary input activations in SNNs are applied through a 1-bit digital-to-analog converter (DAC). At a particular timestep, multiple wordlines are activated for matrix vector multiplication, which manifests itself as a current developed over the bitline. The bitline current is passed through a multiplexer (MUX) connected to an analog-digital converter (ADC) that converts the analog current into a digital value. The multiplexer allows multiple bitlines to share the same ADC since it is impractical to have one high-precision ADC per bitline due to its large area. Ideally, the ADC requires a precision equal to \(\log_2(N_{WL}) + sb_W - 1\) where \(N_{WL}\) is the number of wordlines used - typically equal to the crossbar size \((xbar)\). Finally, the digitized values are shifted and added according to their MSB and LSB (most and least significant bits) positions. The number of shifted operations is proportional to \((nb_W/sb_W)\).

C. Mapping SNN Into Crossbar Arrays

For a deep SNN, the size of layer weights is too large to be mapped into a single crossbar. Hence, it has to be split and mapped into multiple crossbar arrays so that the number of rows multiplied by the number of crossbar arrays matches the number of weights per output channel. Then, each array produces a partial-sum (PS) that has to be accumulated to obtain the final sum (as shown in Fig. 3). The final sum is then integrated into the membrane potential of the spiking neuron to produce a spike. Here, the ADC’s resolution determines the accuracy of the PS. Therefore, a high-precision ADC (HP-ADC) is required. However, HP-ADCs are expensive, both in terms of the chip area, and energy consumption [14], [16]. Therefore, to optimize area, the ADC units have to be shared among multiple columns of the crossbar, which adds extra latency to the total operation of the crossbars. It is clear that the cost of the ADCs, to a certain extent, overshadow the potential benefits of employing crossbars to perform fast and energy-efficient MVMs. [15], [26].

In the above sections, we discussed a general crossbar-based IMC, independent of the memory technology. Note, however, both CMOS and non-volatile technologies can be used as memory elements for the crossbar array. For the rest of the paper, we employ ReRAM as an example technology to show the effectiveness of our approach.

III. RELATED WORKS

Past works such as [14], [15], [16], [17], [18], [19], [20], [21], [22], [26] identify ADCs as the principal bottleneck towards
fully leveraging the energy efficiency of crossbar-based IMC architectures. In [17], the authors proposed an offline methodology to manually adjust the weight distribution of different crossbars to achieve a 1-bit partial sum using a thresholding operation, which is then merged to generate a 1-bit output to be fed into the next layer. They were able to eliminate both ADC and DAC modules without a significant accuracy drop. However, their methodology was impractical for deeper networks, as the method’s complexity and errors increase as the network becomes larger.

The authors in [18] proposed an input-splitting scheme to represent a large neural network as multiple smaller models. This allowed for a reduction of the ADC precision from 8-bits to 4-bits without a significant accuracy drop. However, as shown in [15], a 4-bit ADC still consumes much energy and area compared to crossbar arrays.

Authors in [19] proposed an iterative quantization-aware training method to partially overcome some of the hardware limitations imposed by the ReRAM-based IMC accelerators. The method involves quantizing the inputs and weights to a fixed resolution and then retraining the model considering the features of the crossbar architecture, and finally introducing the effects of the ADC resolution in the partial sum. Based on this approach, [19] reduces the precision of the ADC while the neural model partially compensates for the loss of accuracy. However, for ADC resolution below 4-bit, this method suffers from severe accuracy degradation.

On the other hand, authors in [20] explored quantization-aware training on binary ResNets targeting IMC architectures with low ADC precision. Their approach resulted in a small accuracy drop when using 1-bit ADCs when merging the partial sum followed by a batch normalization layer. Nevertheless, their approach was limited in binary ResNet architectures, which are still challenging to train with high accuracy. In a similar line of research, [21] proposed a hardware-software co-design approach to eliminate the ADC modules by using only the sense-amplifier (SA) modules as 1-bit ADC and mitigate the accuracy loss using a quantization-aware training. However, this method introduced additional parameters to scale the partial-sum to increase the representation ability of the partial sums. Additionally, [22] proposed a fully analog IMC macro to compute MVM without using ADCs by encoding the inputs as pulse-width modulated (PWM) signals. The main constraint being that the ANN models were limited by the crossbar size and were restricted to only 2-bit weights. Note, it required contiguous layers to be mapped into contiguous arrays in hardware, limiting the chip architecture.

All the works discussed above were intended for only ANN models and were evaluated on image classification tasks. Our work aims to extend the application to SNN models and scale to complex sequential regression tasks while being energy-efficient.

IV. ADC-LESS IMC ARCHITECTURE

In this section, we describe the proposed ADC-Less IMC architecture, which does not suffer from the performance bottleneck posed by ADCs in conventional IMC hardware design. For the general structure of the ADC-Less IMC, we adopt a conventional Tile-PE-Crossbar structure, similar to [26], as shown in Fig. 4. Two main differences in our design are the adoption of ADC-Less crossbars and computing LIF dynamics at the tile level. First, in contrast to conventional HP-ADC crossbars (Fig. 2), our ADC-Less crossbars use sense amplifier (SA) circuits at each bitline instead of a large high-precision ADC shared by multiple bitlines. Section IV-A discusses the implications of this design choice at the crossbar level. Second, including LIF modules at the Tile level, Fig. 4(a), is done to allow sharing of the same resources to implement multiple spiking neurons. Section IV-B discusses the implementation and functionality of the LIF modules.

A. ADC-Less Crossbars

1) Binary Partial-Sum Quantization: As described in Section II-C, the bitline current of crossbar arrays represents the analog value of the partial-sums (PS) in MVM operations. Such analog PS current is then digitized using an ADC, with the resolution of the ADC determining the dynamic range of the PS (PS quantization). For an SNN mapped into an HP-ADC crossbar using binary memory cells ($\text{sbw}_w = 1$), the ideal ADC resolution required to preserve the dynamic range is equal to $\log_2(N_{WL})$. In contrast, our proposed ADC-Less crossbars produce binary PS using SAs as 1-bit ADCs, Fig. 4. This design decision is expected to significantly reduce energy and latency at the cost of introducing large quantization noise. Such quantization effects and mitigation techniques are addressed later in Section V.

2) Weight Mapping: In addition to adopting binary PS, we evaluate two common schemes to map positive and negative 4-bit weights into binary memory-cell arrays and discuss how such schemes produce different PS.

The first mapping scheme is shown in Fig. 5(a), where both positive and negative weights are mapped into the same column using two rows, similar to [21]. The positive weights are mapped into the first row using an unsigned integer representation, while the second row is set to a high resistive state ($\text{Roff}$). Similarly, the negative weights are mapped into the second row using an unsigned integer representation, while the first row is set to Roff. This strategy allows positive weights to charge the bitlines (BL) while negative ones to discharge them. For this mapping, the
Two weight mapping schemes (a) positive and negative weights sharing the same column with weights mapped in two rows, and (b) positive and negative weights in different columns with weights mapped in two columns.

On the other hand, the second mapping scheme, shown in Fig. 5(b), uses different columns for positive and negative weights, similar to [22]. The weights are mapped into one row using two consecutive 4-bit columns; the positive values are mapped into the first column, while the successive columns are set to Roff. Similarly, the negative values are mapped in the second column, while the first is set to Roff. In contrast to the first mapping scheme, the crossbar’s wordlines can be accessed without additional circuitry.

The first mapping scheme quantizes the partial sum into ±1 values for each column. In contrast, the second mapping scheme quantizes the partial sum for the positive and negative columns into 0 and 1 values that must be subtracted.

**B. Digital LIF Neuron Module**

In addition to the ADC-Less IMC described in the previous section, we designed a digital module to perform the neural dynamics of the LIF model described in Section II-A. Each LIF module, whose structure is shown in Fig. 3, implements an individual neuron that accumulates the partial sum of multiple crossbars to a membrane potential (\(U_{\text{mem}}\)), storing it in a register, as described in (1). In parallel, the additional circuits in the module monitor if the value of \(U_{\text{mem}}\) is close to the threshold value (\(V_{\text{th}}\)) to fire an output spike, (2), or start the reset mechanism, (3). The module is implemented so that each time step of the LIF model corresponds to one clock cycle of the proposed architecture. A simulated waveform is shown in Fig. 6.

**C. SNN Inference With ADC-Less IMC**

During inference, the first layer of an SNN model receives an input sequence of frames, whose length (time-steps) depends on the workload (5 for optical flow, 10 for image classification, and 20 for gesture recognition). The output of this layer is a sequence of binary spikes with the same number of time-steps that pass through the rest of the model. In the following layers, the spikes are applied to the wordlines of the crossbars in a sequential manner, one spike at a time. After the bitline current output is digitized according to the selected mapping scheme, described in Section 2, the binary partial sum is shifted and accumulated appropriately. The partial sums from multiple crossbar arrays are added together and accumulated into the \(U_{\text{mem}}\) register, as described in Section IV-B. Finally, the LIF module produces an output sequence of binary activation spikes for the next layer.

**V. HARDWARE-AWARE TRAINING**

The proposed ADC-Less architecture imposes some hardware constraints such as weight quantization (4-bit, \(n_{bw} = 4\)), memory cell resolution (1-bit per cell, \(s_{bw} = 1\)), and partial sum quantization (1-bit). These features lead to a deviation from the ideal full-precision operation producing significant accuracy loss when a spiking model is deployed naively into the proposed architecture.

Thus, we propose a three-step hardware-aware training to compensate for the deviation from an ideal inference. The three-step method is shown in Fig. 7, where the models are trained consecutively, increasing the hardware awareness in each
The hardware-aware training methodology proposed is based on three consecutive training steps where the model resulting from the previous step is used as initialization for the next one.

**A. Full Precision Training**

The first step of the proposed hardware-aware method begins with training a full-precision SNN model that would be used as model initialization for the next step. For this purpose, we used two training approaches.

The first approach is based on ANN-to-SNN conversion followed by fine-tuning of the leak and threshold parameters as proposed in [4], which has proven to be effective in training deep SNNs for image classification tasks with just a few time-steps. During the ANN-to-SNN conversion phase, the weights are copied to the SNN model. At the same time, the threshold parameters ($V_{th}$) are set to the maximum activation value achieved during forward pass at each layer. This ensures that the spikes propagate through the entire mode without vanishing. Then, the leak ($\lambda$) and $V_{th}$ parameters are fine-tuned to achieve better accuracy.

The second approach uses surrogate gradients [27] to train the model from scratch. One advantage of this approach is that it can be used for image classification and more complex sequential tasks, such as gesture recognition and optical flow estimation, where ANN-to-SNN conversion is unsuitable. The surrogate gradient method approximates the derivative of the Heaviside function used by the LIF model during the backward pass of the training.

The weights of convolutional and linear layers are symmetrically quantized to 4-bits. Hence, the weights ($W$) are separated into quantized weights ($W_q$) and a scale factor ($S_w$), using (5) and (6) as shown in Fig. 8.

**B. Quantization-Aware Training**

During this step, we quantize the weights, LIF neuron membrane potential, the neuron threshold, and the leak to integer values to match hardware precision during inference. The model is initialized from the previous step, and we perform quantization-aware training to fine-tune the model to integer-only data structures. Our quantization scheme is designed to operate with SNNs, and it is based on [28]. The quantization functions are described as follows:

$$q_l = 2^{\text{bits} - 1} - 1$$  \hspace{1cm} (4)

$$S_x(x) = \max(|x|, 0)$$  \hspace{1cm} (5)

$$Q(x, S_x, q_l) = \max\left(\min\left(\text{round}\left(\frac{x}{S_x}\right), q_l\right), -q_l - 1\right)$$  \hspace{1cm} (6)

$$\frac{\partial Q(x, S_x, q_l)}{\partial x} = \frac{1}{S_x}$$  \hspace{1cm} (7)

where $q_l$ is the number of quantization levels corresponding to the bit resolution, $S_x$ is the scale of the parameter $x$, $Q$ is the function to quantize the parameter $x$ given a scale factor and the number of bits, and $\frac{\partial Q}{\partial x}$ is the surrogate gradient to be used during the backward pass.

The weights of convolutional and linear layers are symmetrically quantized to 4-bits. Hence, the weights ($W$) are separated into quantized weights ($W_q$) and a scale factor ($S_w$), using (5) and (6) as shown in Fig. 8.

The main difference from [28] is that we take advantage of the binary spikes to avoid an additional quantization of activations. This reduces additional computations and errors associated with activation quantization. Moreover, in [28], the weights and activation of one layer are scaled based on its local parameters and the scale factors of previous layers. In contrast, we scale weights using only local parameters of that layer, so each layer is independently quantized.

Also, the spiking states and parameters, such as membrane potential and threshold, were scaled using the $S_w$ of the previous layer and quantized with 12 bits using (6). In contrast, the leak parameter was quantized to powers of $2 (2^{-n})$, with $n \in [0, 2]$, so that it could be implemented as a shift operation in hardware, as shown in Fig. 3. The complete quantization process is shown...
Input: $W_q, X, xbar, nbW = 4, sbW = 1$
Output: $A_q$
1. $in\_ch \leftarrow W_q.shape()[1]$ \{input channels\}
2. $kH, kW \leftarrow W_q.shape()[2:2]$ \{kernel size\}
3. $n\_groups \leftarrow ceil\left(\frac{in\_ch \times xbar}{kb\_xbar \times kW}\right)$
4. while $in\_ch \% n\_groups == 0$
5. $n\_groups \leftarrow n\_groups + 1$
6. end while
7. $W_{pos-q,nbW} \leftarrow \text{binarize}(\text{relu}(W_q), nbW, sbW)$
8. $W_{neg-q,nbW} \leftarrow \text{binarize}(\text{relu}(-W_q), nbW, sbW)$
9. \{If using the first mapping scheme\}
10. $out\_acc \leftarrow 0$
11. $W_{q,nbW} \leftarrow W_{pos-q,nbW} - W_{neg-q,nbW}$
12. for $i$ in range($0, nbW / sbW$)
13. $w \leftarrow \text{cat(chunk}(W_{pos-q,i}, n\_groups, dim = 1))$
14. $out \leftarrow \text{conv}(w, X, groups = n\_groups)$
15. $out \leftarrow \text{adc\_less\_act}(out) \{\pm 1 \text{\ values}\}$
16. $out\_acc \leftarrow out\_acc + 2^i \times out$
17. end for
18. \{End of first mapping scheme\}
19. \{If using the second mapping scheme\}
20. $out\_pos \leftarrow 0$
21. for $i$ in range($0, nbW / sbW$)
22. $w \leftarrow \text{cat(chunk}(W_{pos-q,i}, n\_groups, dim = 1))$
23. $out \leftarrow \text{conv}(w, X, groups = n\_groups)$
24. $out \leftarrow \text{adc\_less\_act}(out) \{0, 1 \text{\ values}\}$
25. $out\_pos \leftarrow out\_pos + 2^i \times out$
26. end for
27. $out\_neg \leftarrow 0$
28. for $i$ in range($0, nbW / sbW$)
29. $w \leftarrow \text{cat(chunk}(W_{neg-q,i}, n\_groups, dim = 1))$
30. $out \leftarrow \text{conv}(w, X, groups = n\_groups)$
31. $out \leftarrow \text{adc\_less\_act}(out) \{0, 1 \text{\ values}\}$
32. $out\_neg \leftarrow out\_neg + 2^i \times out$
33. end for
34. $A_{acc} \leftarrow out\_pos - out\_neg$
35. $A_{acc,g} \leftarrow \text{chunk}(A_{acc}, n\_groups, dim = 1)$
36. $A_q \leftarrow 0$
37. for $j$ in range($0, n\_groups$)
38. $A_q \leftarrow A_q + A_{acc,j}$
39. end for
40. return $A_q$

Fig. 9. Pseudo-code for ADC-Less convolution operation.

in Fig. 8. To avoid zero gradients produced by quantization operations, we use surrogate gradients to approximate the full precision gradient during the backprop pass based on (7).

C. ADC-Less Training

After the quantization-aware training, the model is fine-tuned, considering the weight mapping scheme ($nbW$ weight bit resolution and $sbW$ bit slicing), the crossbar array size ($xbar$), and the partial-sum quantization. Here, the conventional convolution operation (Conv), used in the quantization scheme shown in Fig. 8, was replaced with the ADC-Less convolution described in Fig. 9. This new convolution was implemented by separating the weights into their binary components [MSB... LSB] and splitting the input channel dimension of the kernel into a certain number of groups computed according to the $xbar$ and kernel sizes. The split kernel is used to perform a grouped convolution over the spike inputs ($X$), to obtain PSs. The PSs are then quantized according to the weight mapping scheme, producing binary PS that are then shifted and added properly. For the binary PS, we use the sign function,

$$sign(x) = \begin{cases} 
1, & \text{if } x > 0 \\
-1, & \text{if } x < 0 \\
0, & \text{otherwise}
\end{cases}$$

and the Heaviside function,

$$h(x) = \begin{cases} 
1, & \text{if } x > 0 \\
0, & \text{otherwise}
\end{cases}$$

for the first and second mapping schemes, respectively.

Finally, the PSs are accumulated into the final activation ($A_q$), which goes to the input of the QLIF layer to perform the spiking dynamics.

We also use surrogate gradients to avoid the zero gradient problem due to the kernel slicing and binary partial sum. The gradient is masked with the binary bits mapped into the crossbar arrays for the slicing. And for both binary partial sum functions, the gradients are approximated by

$$g(x) = \frac{1}{1 + \alpha x^2}$$

VI. SNN MODELS

This section describes four SNN models used in our experiments (two for image classification, one for gesture recognition, and one for optical flow).

As discussed earlier, this work exploits the binary activations in SNNs. For this reason, our SNN models were carefully designed to preserve the spikes at all layers during both training and inference stages. For instance, all the models use max pooling instead of average pooling since the latter destroys spikes. We modify the dropout layers to avoid the scaling factor used during training; initialize them at the beginning of a sequence, and keep them frozen until the end. The most crucial change was made to the residual layers used in three of the four SNN models. A regular residual block, as shown in Fig. 10(a), merges the outputs from the direct path and skip-connection by adding both signals ($x + y$), and then recovers the spikes by using a LIF layer. This kind of block works well for full precision models using ANN-to-SNN conversion methods [4]. However, it is not compatible with our quantization-aware training scheme that aims to perform only integer-integer computations. For this reason, we adopt the IAND Spike-Element-Wise (SEW) block proposed in [5] that merges $x$ and $y$ signals by using a binary IAND logical operation (Fig. 10(b)). This logical operation can be implemented much more efficiently on hardware compared to an adder by using just two logic gates. In addition, the SEW block has been proven to be suitable for training deep models with surrogate gradients [5].
A. VGG16 and ResNet20

For image classification, we use spiking VGG16 and ResNet20 models. In order to ensure that all the layers receive only binary activations, we made minor changes to both architectures. For both models, we use only max pooling layers instead of average pooling to preserve the integrity of the spikes. Moreover, for the ResNet20, we use the SEW residual block shown in Fig. 10(b), to ensure that all the inputs are binary.

For quantization, we use 8-bit weights for the first and last layers with HP-ADC and 4-bit weights for the other layers with ADC-Less.

B. DVSNet

For gesture recognition, we designed a model called DVSNet based on the IAND SEW blocks described earlier. The input layer is a Conv3x3 with 32 output channels, followed by five SEW blocks with 32 input channels, where each block uses a MaxPool2x2 layer at the output. The output spikes of the convolutional layers are accumulated and flattened to be classified by a final Linear128x11 layer.

For quantization, we use 4-bit weights for all the layers. The first and last layers use HP-ADC, and the other layers use ADC-Less.

C. Fully-Spiking FlowNet (FSFN) Model

For optical flow estimation, we implemented a fully-spiking model based on the hybrid SNN-ANN Spike-FlowNet [9] model. We denominate our model as Fully-Spiking FlowNet (FSFN). FSFN has some minor changes with respect to the original Spike-FlowNet architecture in terms of kernel size, channels, and input sizes. These changes ensure that all layers receive only binary inputs. Since optical flow is an analog quantity, we maintain the last layer as an analog Conv1x1 layer (ANN block). This layer receives the accumulated outputs produced by the SNN block as inputs, as shown in Fig. 11.

Four Conv1x1 layers compound the ANN-block with 32 channel inputs and two channel outputs. This block produces outputs at different scales that are helpful to guide the model during training, as they connect the global loss with the first layers allowing learning coarse and fine flow at multiple scales. However, only the output layer with the highest resolution is used during the inference stage.

For quantization, we use the following configuration: 8-bit weights for the first layer with HP-ADC, 4-bits weights for the rest of the SNN-Block with ADC-Less, and full precision Conv1x1 layers for the ANN-Block. We use full precision in the ANN-Block because the optical flow prediction is a continuous value requiring high precision.

VII. EXPERIMENTAL RESULTS

A. Computational Evaluation on Different Tasks

In this section, we evaluate the hardware-aware training discussed in Section V for multiple tasks such as image classification, gesture recognition, and optical flow estimation. In all the cases, we compare the ADC-Less model to a quantized model using HP-ADCs. All models were selected using cross-validation with a three-partition dataset (train, validation, and test sets).

1) Experiments on Image Classification: Although image classification is not the most suitable computer vision task for SNNs, it helps to set a baseline for comparing our work with other proposals focused on ANNs. As discussed in Section III, most previous works tested their proposed schemes on MNIST and CIFAR10. However, the MNIST dataset is a simple image classification task, so we only focus on CIFAR10 dataset and extend our results to CIFAR100 dataset. For both datasets, we use the following distribution: 50 k images for training, 5 k for validation, and 5 k for testing.

Here, we evaluate the hardware-aware training on the two SNN models discussed in Section IV-A. The full-precision (FP) VGG16 was trained based on an ANN-SNN conversion + fine-tuning scheme [4] with 5 time-steps, while FP ResNet20 was trained from scratch using surrogate gradients with 10 time-steps.

After the FP training, we proceed with the quantization-aware training followed by the ADC-Less training. In both cases, the models were trained using 10 time-steps. The accuracy values...
obtained for the test set are shown in Table I. We can see that quantization-aware training improves the accuracy of the models in all cases because quantization has a regularization effect that supports SNN learning. Then, for the ADC-Less aware training, we used the second mapping scheme, shown in Fig. 5(b).

Table I shows that the accuracy drop for both ADC-Less models (VGG16 and ResNet20) on CIFAR10 is around 1.16–2.42% compared to the HP-ADC, depending on the size of the crossbar array. This range is slightly higher than the accuracy drops reported in similar works focused on ANNs [20], [21]. The accuracy drop is a natural effect of using spiking models for static tasks. Note, we report accuracy values obtained for the test set in a cross-validation scheme, while previous works only reported accuracy on the validation set. Similarly, for CIFAR100, VGG16 shows a drop in accuracy in the range of 0.23–1.78% depending on the crossbar size. In all the cases, the ADC-Less training can minimize the accuracy drop achieving comparable results to the HP-ADC models. In addition, the average number of spikes per neuron and timesteps (Avg. spikes) remains relatively consistent across all models, as illustrated in Table I.

\[
\text{Avg. spikes (\%)} = \frac{\text{#fired spikes} \times 100}{\text{#total neurons} \times \text{#time-steps}} \tag{8}
\]

2) Experiments on Gesture Recognition: As discussed in Section II-A, SNNs are able to handle spatio-temporal data, such as those produced by event-based cameras. Event-based cameras detect log-scale brightness changes asynchronously and independently on each pixel-array element, producing positive and negative binary impulse trains for the corresponding pixel [29]. This results in binary, sparse, and high-temporal resolution representations, features that make them a good fit for SNNs.

Here, we test DVSNet, described in Section VI, for gesture recognition on the DVS128 Gesture dataset [24]. This dataset contains event data recorded from 29 subjects performing 11 hand gestures in 3 different lighting conditions. The data is augmented by slicing the original sequences into time windows of 1.5 seconds without overlapping. Then, event frames are generated by accumulating the events during windows of 75 ms (20 time-steps per sequence) and finally downsamples to a 64 × 64 size. This preprocessing results in 4 k sequences for training, 500 for validation, and 500 for testing.

We train our DVSNet model from scratch using surrogate gradients following the proposed three-step hardware-aware training. For the quantization-aware training, we use a 4-bit weight quantization for all the layers. Then, for the ADC-Less training, we use the second weight mapping scheme discussed in Section V-C since it encourages sparsity. Similar to the previous section, we evaluate the ADC-Less training with three crossbar array sizes, 32, 64, and 128.

The accuracy values measured on the test set are shown in Table II. It is worth noting that the ADC-Less model with a crossbar size of 32 is slightly better than the HP-ADC model. It is because of the high sparsity in the intermediate layer activations that result in just a few wordlines being activated at the same time. On the other hand, when increasing the xbar size to 64 and 128 there is an accuracy drop of 1.55% and 3.1%, respectively.

These results so far show that the hardware-aware training proposed can also be used for sequential classification tasks with no significant accuracy loss.

3) Experiments on Optical Flow Estimation: Optical flow is a computer vision task that aims to estimate the apparent movement of an object (pixel) in a sequence of images. Early works on this task were based on inputs from frame-based cameras. However, these approaches suffered in high-speed motion and challenging lighting conditions while also incurring high energy and latency. We utilize inputs from a low-power asynchronous event-based camera that does not suffer from the above limitations. Recent works adopting an event-based approach to estimate optical flow, demonstrate their importance in terms of maintaining accuracy while being efficient at the same time [9], [30], [31].

For example, [9] showed that combining SNN and ANN layers in a hybrid encoder-decoder architecture (Spike-FlowNet) could achieve a significant improvement in the computational efficiency of the model while achieving better performance than comparable ANN implementations (EV-FlowNet) [30]. Nevertheless, all previous works focused only on full precision implementations without exploring the potential losses due to hardware constraints.

Here, we train our FSFN model, shown in Fig. 11, on the Multi-Vehicle Stereo Event Camera (MVSEC) dataset [25] following the hardware-aware training methodology discussed in Section V. For this purpose, we integrate our training methodology into the self-supervised pipeline training proposed in [9]. Similar to previous works, we train our models on the
TABLE III
COMPARISON OF THE AEE METRIC ON MVSEC [25] DATASET [AEE LOWER IS BETTER]

| Models                | Quant | Type | Outdoor_day1 AEE | Indoor_flying1 AEE | Indoor_flying2 AEE | Indoor_flying3 AEE | Avg. spikes (%) |
|-----------------------|-------|------|------------------|------------------|------------------|------------------|-----------------|
| FSFN_Fp (Ours)        | No    | Spiking | 0.51            | 0.82            | 1.21            | 1.07            | 9.11            |
| FSFN_HP_ADC (Ours)    | Yes   | Spiking | 0.48            | 0.85            | 1.29            | 1.13            | 11.61           |
| FSFN_ADC_Less32 (Ours) | Yes   | Spiking | 0.65            | 0.91            | 1.41            | 1.18            | 7.68            |
| FSFN_ADC_Less64 (Ours) | Yes   | Spiking | 0.65            | 0.88            | 1.39            | 1.18            | 8.14            |
| FSFN_ADC_Less128 (Ours) | Yes   | Spiking | 0.65            | 0.94            | 1.54            | 1.30            | 8.36            |
| Spike-FlowNet [9]     | No    | Hybrid  | 0.47            | 0.84            | 1.28            | 1.11            | -              |
| EV-FlowNet [30]       | No    | Analog  | 0.49            | 1.03            | 1.72            | 1.53            | -              |
| Zhu et al. [31]       | No    | Analog  | 0.32            | 0.58            | 1.02            | 0.87            | -              |
| Zero prediction       | -     | -      | 1.08            | 1.29            | 2.13            | 1.88            | -              |

Fig. 12. Masked optical flow evaluation and comparison with Spike-FlowNet. The sample is taken from outdoor_day1 sequence, and the masked optical flow is the optical flow only in the pixels where there was an event, that is, using the spike image as the mask of the dense flow.

outdoor_day2 sequence of the MVSEC dataset and evaluate on the outdoor_day1 and indoor_flying1,2,3 sequences.

The quantitative results are shown in Table III, where we report the Average End-point Error (AEE) metric compared with previous works. Here, the full precision FSFN (FSFN_Fp) gets better AEE performance than Spike-FlowNet and EV-FlowNet models, which have a similar number of parameters and training pipelines. The quantized FSFN model with HP-ADC (FSFN_HP_ADC) shows performance comparable to FSFN_Fp. This shows that our quantization-aware training can recover most of the performance of the full-precision models. For ADC-Less training, we use the first mapping method discussed in Section V-C because optical flow requires less sparsity in the intermediate layers. From Table III, it can be seen that the performance of the three ADC-Less models (32, 64, and 128) is superior to [30], and only slightly worse than [9]. Note that the ADC-Less model trained with an xbar size of 64 performs slightly better than the one using 32. The main reason that the results do not follow an increasing trend is due to the batch size used during the training. The model with xbar size of 64 allows using a larger batch size, which helps with the convergence of the training.

In addition, Fig. 12 shows the masked optical flow produced by our models compared with the Spike-FlowNet and the ground truth sample in the outdoor_day1 sequence. As expected, the ADC-Less model produces a noisier estimation, but in general, it captures the apparent movement of different objects with a reasonable performance. The quantitative and qualitative results show that the ADC-Less aware training scheme can be extended to complex spatio-temporal regression problems, like optical flow, and work well with self-supervised learning schemes.

B. Hardware Performance

In this section, we estimate energy and latency improvements of the ADC-Less IMC architecture described in Section IV with respect to a conventional IMC architecture with HP-ADCs. For optical flow estimation (Section VII-A-3), we additionally compare the ADC-Less IMC with the results obtained for the FSFN running on an NVIDIA Jetson TX2 board.

We estimate the energy and latency of our architecture using the DNN+NeuroSim V1.3 [26] simulator. Specifically, we use NeuroSim to generate the chip floorplan for all the SNN architectures with different array sizes, i.e., estimate the total number of tiles and PE per tile. Also, for each chip floorplan, we used NeuroSim to estimate the energy and latency required to perform computations (using HP-ADC and ADC-Less crossbars) and those consumed by communication modules between layers during inference. Note that the estimated energy and latency values for a regular ANN with binary activations are practically equivalent to those of an SNN for a single time-step. So we did not modify NeuroSim in any significant way as it can be expected that the estimation for an ANN with n-bit activations to be in the same order of magnitude as that of an SNN with “n” time-steps. To complement those estimations, and since NeuroSim is not designed for spiking models, we designed and synthesized the digital LIF neuron (described in Section IV-B) using ModelSim and Cadence RTL compiler using TSMC 65 nm PDK. The metrics obtained for an individual LIF neuron are 1448 μm² of area, 1.202 mW of dynamic power, and 57.6 nW of leakage power. Then following the tile structure shown in Fig. 4(a) and considering the per-layer speedup factor utilized in NeuroSim during simulation, we calculated the total number of LIF modules required per tile. Using this information, we scaled the LIF module’s energy and latency values for our analyses.

The configuration used for simulation was as follows: 1-bit ReRAM for bit-cells, Ron/Roff ratio of 150, Flash ADCs, and 65 nm for the technology node. In addition, for the ADC-Less architectures, we use a 1-bit ADC connected to each column.
similar to the sense amplifiers shown in Fig. 4. This is feasible because of the small area required by 1-bit ADC. In contrast, we use an 8-to-1 multiplexer to connect the HP-ADC, that is, 8 columns bitlines share the same ADC. It would be unrealistic to use one HP-ADC per column due to large area requirement [15], [26]. For all the simulations, the resolution of the HP-ADC is set to 5-bit. Note that both HP-ADC IMC and ADC-Less IMC simulations use the same structure at Tile and PE level, with the main difference in the configuration of ADCs per crossbar.

In the following analysis, we focus on the potential improvement (ratio of magnitudes) of the ADC-Less architectures with respect to HP-ADC and not on the absolute magnitudes of energy and latency.

1) Energy Improvements: First, we analyze energy improvements for optical flow estimation. The improvements are computed as

\[
\text{improvement} = \frac{(\text{HP-ADC} - \text{ADC-Less})}{\text{ADC-Less}}
\]

Fig. 13(c) shows that the ADC-Less architecture consumes 2–2.5 × lower energy than the same architecture with HP-ADC. As expected, when the crossbar array size increases, the energy consumed per inference reduces, and hence, the gap between the ADC-Less and HP-ADC reduces. Note, however, the ADC-Less architecture still remains energy-efficient.

Since our main motivation is to enable optical flow estimation suitable for edge inference in real-time, we compare our results with the NVIDIA Jetson TX2 platform, an embedded system largely used to deploy DL models at the edge. We observe that the Jetson platform consumes 510.7 mJ per inference for the FSFN model, making our ADC-Less architecture 33–72 × more energy-efficient, as depicted in Fig. 13(c).

Similar results are obtained for gesture recognition (5–6.9 × lower energy consumption) and image classification (2.9–4 × lower energy consumption) tasks, as shown in Fig. 13(a) and (b) respectively. These results show that our proposed ADC-Less architecture is suitable as a low-energy inference engine for edge applications, allowing a direct trade-off between energy and accuracy with crossbar array size.

2) Latency Improvements: To estimate latency, we consider all the operations during a forward pass. The simulations were performed under a synchronous operation mode. Thus, the clock period is determined by the compute-sense cycle. This is measured as the critical path from the input to the memory crossbar arrays until the ADC output generates the partial sum. The latency is determined by the total number of cycles needed for processing. Given this configuration, the clock period for the ADC-Less architectures is around 1.1 ns, while the HP-ADC clock period is around 11.9 ns. For all cases, we report the latency under the assumption that it is possible to implement pipelined processing.

For image classification, the ADC-Less architecture presents latency improvement over the HP-ADC architecture (10.3–14 ×), as shown in Fig. 14(a). Similarly, gesture recognition experiments present latency improvements of 15.9–24.6 ×. In both cases, when the array size increases, the latency decreases.

Similar to the previous section, for the optical flow estimation task, we compare the latency values of the ADC-Less architecture with the Jetson TX2 platform and the HP-ADC.
When the FSFN model is deployed on the Jetson platform, we obtain a high latency of 243.2 ms, which is far from the real-time latency requirement (33 ms or 30 FPS). In contrast, as can be seen in Fig. 14(c), the ADC-Less architecture has a 7.8–11.7× latency improvement, which potentially enables real-time inference using FSFN. Similarly, the ADC-Less architecture has an 8.9–12.6× latency improvement over the HP-ADC architecture. One important observation is that when the array size goes from 64 to 128, in Fig. 14(c), the latency increases. This is due to the fact that with increase in array size, the model can be mapped using less number of crossbar arrays. This means that fewer tiles are required in the simulator (64 tiles for the 64 array size to 16 tiles for the 128 array size). The reduction in the number of tiles produces a bottleneck that increases the latency. This did not happen for other cases, as shown in Fig. 14, because the other models are smaller than FSFN.

VIII. CONCLUSION

Spiking Neural Networks are suitable for performing complex sequential tasks if we can effectively use their membrane potential as short-term memory. However, note that most commercial hardware accelerators (GPU-based) are not optimized for such networks. While crossbar-based IMC architectures can be energy-efficient, the usage of expensive HP-ADC is a major obstacle. Unilaterally reducing the ADC precision (and its associated cost) results in significant degradation in the potential as short-term memory. However, note that most commercial hardware accelerators (GPU-based) are not optimized for such networks. While crossbar-based IMC architectures can be energy-efficient, the usage of expensive HP-ADC is a major obstacle. Unilaterally reducing the ADC precision (and its associated cost) results in significant degradation in the performance. To recover the performance we developed hardware-aware training that enables IMC architectures with ADC precision as low as 1-bit. The proposed approach shows significant energy and latency improvements, 2–7× and 8.9–24.6× respectively, with respect to HP-ADC IMC architectures with comparable accuracy. Moreover, in contrast to previous works, our methodology naturally extends the range of applications beyond simple image classification tasks to more challenging sequential tasks such as optical flow estimation and gesture recognition.

REFERENCES

[1] T. B. Brown et al., “Language models are few-shot learners,” in Proc. Adv. Neural Inf. Process. Syst., 2020, pp. 1877–1901.
[2] A. Dosovitskiy et al., “An image is worth 16 × 16 words: Transformers for image recognition at scale,” in Proc. Int. Conf. Learn. Representations, 2021.
[3] B. Rückauer, I. A. Lungu, Y. Hu, M. Pfeiffer, and S. C. Liu, “Conversion of continuous-valued deep networks to efficient event-driven networks for image classification,” Front. Neurosci., vol. 11, 2017, Art. no. 682.
[4] N. Rathi and K. Roy, “DIET-SNN: A low-latency spiking neural network with direct input encoding and leakage and threshold optimization,” IEEE Trans. Neural Netw. Learn. Syst., vol. 34, no. 6, pp. 3174–3182, Jun. 2021.
[5] W. Fang, Z. Yu, Y. Chen, T. Huang, T. Masquelier, and Y. Tian, “Deep residual leaning in spiking neural networks,” in Proc. Adv. Neural Inf. Process. Syst., 2021, pp. 21056–21069.
[6] B. Cramer, Y. Stradmann, J. Schemmel, and F. Zenke, “The heidelberg spiking data sets for the systematic evaluation of spiking neural networks,” IEEE Trans. Neural Netw. Learn. Syst., vol. 33, no. 7, pp. 2744–2757, Jul. 2022.
[7] A. Agrawal, M. Ali, M. Koo, N. Rathi, A. Jaiswal, and K. Roy, “IM-PULSE: A 65-nm digital compute-in-memory macro with fused weights and membrane potential for spike-based sequential learning tasks,” IEEE Solid-State Circuits Lett., vol. 4, pp. 137–140, 2021.
[8] W. Ponghiran and K. Roy, “Spiking neural networks with improved inherent recurrence dynamics for sequential learning,” in Proc. AAAI Conf. Artif. Intell., 2022, pp. 8001–8008.
[9] C. Lee, A. K. Kosta, A. Z. Zhu, K. Chaney, K. Danilidis, and K. Roy, “Skye-FlowNet: Event-based optical flow estimation with energy-efficient hybrid neural networks,” in Proc. Eur. Conf. Comput. Vis., 2020, pp. 366–382.
[10] J. J. Hagenauers, F. Paredes-Vallés, and G. C. H. E. De Croon, “Self-supervised learning of event-based optical flow with spiking neural networks,” in Proc. Adv. Neural Inf. Process. Syst., 2021, pp. 7167–7179.
[11] J. P. Turner, J. C. Knight, A. Subramanian, and T. Nowotny, “ReLUANN: Accelerating SNN inference using GPU-enabled neural networks,” Neuromorphic Comput. Eng., vol. 2, no. 2, 2022, Art. no. 024002.
[12] M. Davies et al., “Leohi: A neuromorphic manycore processor with on-chip learning,” IEEE Micro, vol. 38, no. 1, pp. 82–99, Jan./Feb. 2018.
[13] P. A. Merolla et al., “A million spiking-neuron integrated circuit with a scalable communication network and interface,” Science, vol. 345, no. 6197, pp. 668–673, 2014.
[14] K. Roy, I. Chakraborty, M. Ali, A. Ankit, and A. Agrawal, “In-memory computing in emerging memory technologies for machine learning: An overview,” in Proc. IEEE/ACM 57th Des. Automat. Conf., 2020, pp. 1–6.
[15] S. Yu, X. Sun, X. Peng, and S. Huang, “Compute-in-memory with emerging nonvolatile memories: Challenges and prospects,” in Proc. IEEE Custom Integ. Circuits Conf., 2020, pp. 1–4.
[16] D. V. Christensen et al., “2022 roadmap on neuromorphic computing and engineering,” Neuromorphic Comput. Eng., vol. 2, no. 2, 2022, Art. no. 022501.
[17] L. Xia et al., “Switched by input: Power efficient structure for RRAM-based convolutional neural network,” in Proc. IEEE/ACM/EDAC Des. Automat. Conf., 2016, pp. 1–6.
[18] Y. Kim, H. Kim, D. Ahn, and J. J. Kim, “Input-splitting of large neural networks for power-efficient accelerator with resistive crossbar memory array,” in Proc. Int. Symp. Low Power Electron. Des., 2018, pp. 1–6.
[19] W. C. Wei et al., “A relaxed quantization training method for hardware limitations of resistive random access memory (ReRAM)-Based computing-in-memory,” IEEE J. Explor. Solid-State Computut., vol. 6, no. 1, pp. 45–52, Jun. 2020.
[20] Y. Kim, H. Kim, J. Park, H. Oh, and J. J. Kim, “Mapping binary ResNets on computing-in-memory hardware with low-bit ADCs,” in Proc. IEEE Des. Automat. Test Eur. Conf. Exhib., 2021, pp. 856–861.
[21] U. Saxena, I. Chakraborty, and K. Roy, “Towards ADC-Less compute-in-memory accelerators for energy efficient deep learning,” in Proc. IEEE Des. Automat. Test Eur. Conf. Exhib., 2022, pp. 624–627.
[22] H. Jiang, W. Li, S. Huang, and S. Yu, “A 40 nm analog-input ADC-Free compute-in-memory RRAM macro with pulse-width modulation between sub-arrays,” in Proc. IEEE Symp. VLSI Technol. Circuits, 2022, pp. 266–267.
[23] W. Cao, Y. Zhao, A. Boloor, Y. Han, X. Zhang, and L. Jiang, “Neural-PIM: Efficient processing-in-memory with neural approximation of peripherals,” IEEE Trans. Comput., vol. 71, no. 9, pp. 2142–2155, Sep. 2022.
[24] A. Amir et al., “A low power, fully event-based gesture recognition system,” in Proc. IEEE Conf. Comput. Vis. Pattern Recognit., 2017, pp. 7388–7397.
[25] A. Z. Zhu, D. Thakur, T. Ozaslan, B. Pfommer, V. Kumar, and K. Danilidis, “The multichannel stereo event camera dataset: An event camera dataset for 3D perception,” IEEE Robot. Automat. Lett., vol. 3, no. 3, pp. 2032–2039, Jul. 2018.
[26] X. Peng, S. Huang, Y. Luo, X. Sun, and S. Yu, “DNN NeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,” in Proc. IEEE Int. Electron Devices Meeting, 2019, pp. 1–6.
[27] E. O. Nefci, H. Mostafa, and F. Zenke, “Surrogate gradient learning in spiking neural networks: Bringing the power of gradient-based optimization to spiking neural networks,” IEEE Signal Process. Mag., vol. 36, no. 6, pp. 51–63, Nov. 2019.
[28] Z. Yao et al., “HAWQ-V3: Dyadic neural network quantization,” in Proc. 38th Int. Conf. Mach. Learn., 2021, pp. 11875–11886.
[29] P. Lichtsteiner, C. Posch, and T. Delbruck, “A 128 × 128 120 dB 15 us latency asynchronous temporal contrast vision sensor,” IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 566–576, Feb. 2008.
[30] A. Zhu, L. Yuan, K. Chaney, and K. Danilidis, “EV-FlowNet: Self-supervised optical flow estimation for event-based cameras,” in Proc. Robot. Sci. Syst. XIV, Robotics: Sci. Found., 2018, Art. no. 62.
[31] A. Z. Zhu, L. Yuan, K. Chaney, and K. Danilidis, “Unsupervised event-based learning of optical flow, depth, and egomotion,” in Proc. IEEE Comput. Soc. Conf. Comput. Vis. Pattern Recognit., 2019, pp. 989–997.
Marco Paul E. Apolinario (Student Member, IEEE) received the BS degree in electronics engineering from the National University of Engineering (UNI), Lima, Peru, in 2017. He is currently working toward the PhD degree with Purdue University under the guidance of Prof. Kaushik Roy. His research interests include hardware-software co-design for brain-inspired computing, in-memory computing architectures, and learning algorithms for spiking neural networks.

Adarsh Kumar Kosta received the Dual degree (Integrated B.Tech + M.Tech) in electronics and electrical communication engineering from the Indian Institute of Technology Kharagpur, India, in 2018. He is currently working toward the PhD degree with Purdue University under the guidance of Prof. Kaushik Roy. His research interests lie in neuromorphic computing, in-memory computing architectures and hardware-aware algorithms for deep learning.

Utkarsh Saxena (Student Member, IEEE) received the BTech degree in electrical engineering (Power and Automation) from the Indian Institute of Technology (IIT), Delhi, in 2019. He is currently working toward the PhD degree under the guidance of Prof. Kaushik Roy. His research interests include designing algorithms and architectures for deep learning systems using CMOS and various post-CMOS devices.

Kaushik Roy (Fellow, IEEE) received the BTech degree from the Indian Institute of Technology, Kharagpur, the PhD degree from University of Illinois, Urbana-Champaign, in 1990, and joined the Semiconductor Process and Design Center of Texas Instruments, Dallas, where he worked for three years on FPGA architecture development and low-power circuit design. He is the Edward G. Tiedemann, Jr., Distinguished Professor of Electrical and Computer Engineering with Purdue University. His current research focuses on cognitive algorithms, circuits and architecture for energy-efficient neuromorphic computing/ machine learning, and neuro-mimetic devices. Kaushik has supervised 100 PhD dissertations and his students are well placed in universities and industry. He is the co-author of two books on Low Power CMOS VLSI Design (John Wiley & McGraw Hill).