LLAMA: The Low-Level Abstraction for Memory Access

Bernhard Manfred Gruber¹,²,³, Guilherme Amadio¹, Jakob Blomer¹, Alexander Matthes⁴,⁵, René Widera⁴, and Michael Bussmann²

¹EP-SFT, CERN, Geneva, Switzerland
²Center for Advanced Systems Understanding (CASUS), Saxony, Germany
³Faculty of Computer Science, Technische Universität Dresden, Dresden, Germany
⁴Helmholtz-Zentrum Dresden - Rossendorf (HZDR), Dresden, Germany
⁵LogMeIn, Dresden, Germany

2. February 2022

Abstract

The performance gap between CPU and memory widens continuously. Choosing the best memory layout for each hardware architecture is increasingly important as more and more programs become memory bound. For portable codes that run across heterogeneous hardware architectures, the choice of the memory layout for data structures is ideally decoupled from the rest of a program. This can be accomplished via a zero-runtime-overhead abstraction layer, underneath which memory layouts can be freely exchanged.

We present the low-level abstraction of memory access (LLAMA), a C++ library that provides such a data structure abstraction layer with example implementations for multidimensional arrays of nested, structured data. LLAMA provides fully C++ compliant methods for defining and switching custom memory layouts for user-defined data types. The library is extensible with third-party allocators.

Providing two close-to-life examples, we show that the LLAMA-generated AoS and SoA layouts produce identical code with the same performance characteristics as manually written data structures. Integrations into the SPEC CPU® lbm benchmark and the particle-in-cell simulation PIConGPU demonstrate LLAMA’s
abilities in real-world applications. LLAMA’s layout-aware copy routines can signif-
ificantly speed up transfer and reshuffling of data between layouts compared with
naive element-wise copying.

LLAMA provides a novel tool for the development of high-performance C++
applications in a heterogeneous environment.

1. Introduction

Application performance is decreasingly limited by available compute resources. Many
programs nowadays are memory-bound [30, 6, 9], mainly due to current choices in hard-
ware design. The efficiency of parallel programs thus increasingly relies on maximizing
data throughput by increasing data locality and choosing data layouts for efficient par-
allel access.

Moreover, the increasing heterogeneity of computing hardware means that optimal
access patterns vary between platforms and portable efficient data transport becomes a
challenge. We observe a proliferation of specialized compute and memory hardware archi-
tectures to fight the increasing gap between compute and memory capabilities, including
Google’s Tensor Processing Units [25], the PEZY SC many-core microprocessors [42],
Fujitsu’s A64FX processor powering the Fugaku supercomputer [32], near-memory [38]
and in-memory [3] computing architectures, DRAM modules with additional SRAM
caches for their row buffers [28], and others [35].

Modern hardware is only used efficiently if its internal structure is respected. That con-
cerns memory accesses as well as the parallel execution of programs. In modern hardware
architectures we must consider cache hierarchies, latencies, bandwidths, volatile memory
technology (e.g. DDR, GDDR, HBM), byte-addressable non-volatile memory architec-
tures (e.g. SCM), programmable scratchpad memories (e.g. CUDA shared memory),
memory sizes (e.g. L1 cache size) and the type of access (e.g. read, write, atomic, un-
cached, streaming, non-temporal). Spatial and temporal access patterns of the algorithm
need to be considered as well.

Abbreviations:
- AoS: array of structs
- AoSoA: array of structs of arrays
- HBM: high bandwidth memory
- HEP: high energy physics
- HPC: high performance computing
- LLAMA: low-level abstraction of memory access
- LOCs: lines of code
- PGAS: partitioned global address space
- SCM: storage class memory
- SoA: struct of arrays
This presents a problem if a portable and performant program is desired: A chosen
data structure can only be optimized for one hardware architecture. For specific domains,
small to medium-size applications and a restricted set of platforms, the needed set of
memory layouts can still be implemented and optimized, requiring separate code paths
depending on the target system, negatively impacting maintainability. By contrast,
general-purpose and broadly applicable data structures entail sub-optimal performance
for specific use cases or platforms, and frequently lack flexibility and tunability on the
user side.

The efficient copying and reshuffling of data represents an additional major challenge,
especially in a heterogeneous memory hierarchy, where different memory layouts of the
same data will be used. Inter-device copies benefit from transferring data in larger
blocks, while optimal memory layouts will likely differ on very fine levels.

Maximizing data locality, optimizing data access and data movement for throughput
critically depends on having full control over data layouts. A successful approach retains
the expressive strength of general-purpose programming facilities for describing and
accessing data structures, and at the same time allows for efficient memory access of
these. In many mainstream languages though, the memory layout cannot be separated
from a data structure. New, possibly domain specific languages or code generative
approaches could solve this issue, but often lock themselves out of established ecosystems
dominated by traditional languages and frameworks written in them. A solution should
be widely available on a broad range of systems, using and integrating with established
and standard technologies. Thus, we chose C++ as implementation and target language
for such a solution due to C++’s wide-spread usage in high performance computing and
data analysis. C++ also provides the necessary language facilities to allow a high-level
abstraction at a high execution speed with little to zero overhead on a broad range of
hardware platforms, including CPUs, GPUs and FPGAs.

A C++ based solution needs to allow users to express a data structure in a close-
to-native way and independently of how it is stored. Consequently, programs written
against this data structure’s interface are not bound to the data structure’s layout in
memory. This requires a data layout independent way to access the data structure. Data
access needs to be potentially lazily evaluated to defer the target address computation
and the actual data fetch as much as possible, allowing the solution to have a bigger
picture of the performed memory access and only touch memory regions which are
actually needed.

The solution needs to provide generic facilities to map user-defined data structures to
performant data layouts while also allowing specialization of this mapping for specific
data structures. A data structure’s mapping must be chosen and resolved statically at
compile time to give the compiler full optimization potential, thus guaranteeing the same
performance as manually written versions of a data structure.

The solution should identify the set of information on hardware structure and al-
gorithmic memory access required for optimizations. This meta information should be
provided as input to the memory mappings, enabling to choose and specialize an optimal
memory mapping for a given hardware architecture automatically.

Once a solution has the ability to fully describe a memory mapping in a consumable
way, and meta information on hardware and program access pattern is provided, the path is open to provide efficient, high-throughput copying between different data layouts. This includes deep copies, zero copies and in-situ transformation of data layouts. A good solution for heterogeneous environments will identify large, contiguous, common chunks of memory between different memory layouts to reduce the number of necessary copy commands for inter-device copies.

It is our firm belief that optimizing access and throughput on the available systems will focus on optimizing the structure of small data blocks first, targeting the fastest memory with highest throughput and lowest latency. Data layouts are then built bottom-up to respect and map optimally to a target hierarchy of memory systems. A synthesis of these data layouts into more complex and perhaps distributed data structures and assuring for a global optimization requires different solutions, which are outside the scope of this article.

The implementation of such a solution in a close-to-native, familiar and usable way is challenging, as it breaks C++’s paradigm that a data structure definition is strictly tied to a memory layout by the language’s rules.

A well-designed solution will handle memory layout separately from allocation, thus enabling integration with user-provided allocators and allowing the solution’s use in mobile, embedded and freestanding environments, where dynamic memory allocation is often prohibited.

Our contribution, the low-level abstraction of memory access (LLAMA), is an attempt to provide such a solution as a C++ library. LLAMA grew out of the needs and technologies developed within PIConGPU, a highly performant particle-in-cell simulation framework for CPUs, GPUs and many-core architectures.

2. Related work

Several attempts have been made to tackle memory layout abstraction and portable optimization, often tied to specific usage scenarios. In the following we provide an overview of relevant categories of libraries and technologies and point to some prominent examples. This overview is not meant to be exhaustive, but rather give a starting point for the interested reader. Table 1 summarizes the features of these libraries and technologies discussed in this section.

We firmly believe that it is crucial to allow a flexible, problem-specific definition of data structures on the user side, while allowing for optimization of data access and throughput on the hardware side. This will become increasingly relevant with growing complexity of simulation and data analysis code, and also when democratizing access to HPC, allowing domain experts without strong HPC backgrounds to still produce efficient codes. Many current solutions approach memory layout optimization from the hardware perspective rather than from the user side. We thus think that providing users with more freedom, expressiveness and flexibility when defining their data structures, while still leaving room for optimization, is a good way forward to broaden the user and application base of HPC resources.
2.1. SoA containers

SoA containers provide container class templates which support rearranging the container’s value type from the traditional AoS storage (e.g. `std::vector<T>`) into a SoA storage. Such libraries can be found in research [22, 45, 37, 19, 26, 40] as well as in industry [23]. These libraries typically focus on CPU targets and automatic vectorization, providing strong performance gains over traditional AoS data structures on linearly-iterating access and especially if only subparts of the inner structure are needed. If the access is at irregular array positions and to almost all of the inner structure, AoS layouts provide better locality of reference. SoA libraries typically split the data into multiple memory allocations, which has significant advantages when only parts of the data are needed for bulk processing or IO. Providing an AoSoA container is harder to implement while retaining successful automatic vectorization [26]. Our experience confirms this. Still, AoSoA layouts address an important sweet spot between SoA and AoS, allowing vectorized/coalesced access but maintain some degree of locality.

LLAMA goes beyond such libraries by allowing arbitrary memory layouts and supporting them on CPUs and accelerators. The popular AoS, SoA and AoSoA are the most common choices for laying out sequences of structures for CPUs and therefore have direct support in LLAMA.

2.2. SIMD libraries and AoSoA

There is an assortment of SIMD libraries [29, 10, 36, 11, 27] available as well as efforts to standardize SIMD types in C++ [17]. These primarily offer abstractions for SIMD vectors, masks, arithmetic operations and mathematical functions, which are resolved to a SIMD technology at compile time. However, the SIMD vector types are also especially useful to build SIMD compatible data structures. By putting, possibly heterogeneous, vector types instead of scalars into structures, AoSoA memory layouts are easily defined. Fetching SIMD vectors from pointers to contiguous data also allows easy interaction with SoA layouts.

The Vc [27] library for example provides the explicit `simdize<S>` construct to create SIMD versions of existing class templates `S<A>` on an arithmetic type `A`, for instance turning a struct containing float scalars into a struct containing float vectors.

While AoSoA and SoA data layouts in conjunction with SIMD data types are highly relevant for performant CPU focused data structures, SIMD libraries, which commonly wrap CPU specific vector intrinsics, usually fail to support higher dimensional arrays and accelerators such as GPUs. LLAMA supports AoSoA and SoA memory layouts of heterogeneous structures as well, but agnostic of any SIMD technology or target hardware architecture and is thus fully portable.

2.3. Multidimensional array libraries

There is a class of libraries explicitly focusing on generic multidimensional arrays [13, 47, 18], which are often needed to model scientific problems. The central design aspect is usually the specification of a storage order, which determines in which order the
multidimensional array’s indices are linearized into memory, which has profound implications on the memory access pattern. For 2D arrays, this is well known as row- or column-major layout, but the concept generalizes to higher dimensions. Some libraries even provide more advanced layouts using space filling curves such as Morton codes or Hilbert curves [14], or even support the specification of arbitrary array linearization schemes [43].

A variant of such multidimensional array libraries are non-owning multidimensional array wrappers, such as `std::mdspan` [43, 44], which provide a multidimensional array interface on top of existing, flat storage. This separates array functionality from memory allocation, enabling important use cases where data access needs to be mapped to existing regions of storage handled outside the library, e.g., communication buffers prepared by third-party APIs.

Multidimensional array libraries are typically constructed for scalar value types and offer no functionality to split, possibly nested, structured value types and map parts of them differently. Also, these libraries resolve to a memory location of their value type immediately on access, before further navigation on the value type can continue.

LLAMA can postpone eager evaluation of an access to a memory location and return an intermediary proxy object, thus avoiding to form memory addresses to full intermediate objects. This lazy evaluation of access allows richer possibilities for memory layouts like splitting and rearranging the elements of a data structure. Storage order and space filling curves are also supported as part of LLAMA’s mappings.

### 2.4. Compute kernel abstraction libraries

Recent technologies for expressing parallel and portable compute kernels, like Kokkos [8], RAJA [4] or SYCL [15], need to address portable memory handling as part of their design.

Kokkos provides views as memory and buffer abstraction with a rich set of specializations allowing a good decoupling of algorithm and underlying data storage. These include views backed by host, device or unified virtual memory, PGAS views using MPI and views of SIMD types. For views with two or more dimensions, a column/row major, strided or fully user defined layout can be chosen.

RAJA’s views are similar to `std::mdspan` as they are non-owning and based on existing arrays. They also have a customizable layout trait, determining how a view maps indices to locations in the underlying arrays, including permuting and offsetting indices and creating subviews with offset indices. RAJA’s multi-views also allow to map the data into multiple allocations.

SYCL employs accessors as abstractions to access buffer and image data. While supporting multidimensional access, the storage order is fixed to row-major for buffer and to column-major for image accessors.

While portable across more acceleration technologies, Kokkos’ and RAJA’s views and SYCL suffer from the same limitation as multidimensional array libraries. SYCL additionally does not allow to customize how multidimensional array indices are linearized.

With the flexibility of LLAMA, there is no longer a need to couple a solution for
performance portable memory layout optimization to a specific parallel programming library, and libraries such as Alpaka [49], that do not make assumptions on data layout, can be used together with LLAMA.

2.5. Ecosystems for parallelization of scientific algorithms

More and more, ecosystems for parallelization of scientific codes come about that provide their own, flexible data layouts for a broad range of applications. As an example, OpenFPM [21] provides a scalable and open C++ framework for particle and mesh simulation. It contains, among many domain specific features, a powerful meta-programming mechanism to define distributed, multidimensional arrays of structured data, which is usable separately from the rest of OpenFPM. The memory layout, AoS or SoA, can be independently configured by the user via an additional template argument. The SoA layout is limited to the first nesting level of structured data. Arbitrary linearization of multidimensional arrays is fully configurable. CUDA is supported. OpenFPM also includes carefully tuned copy routines between data structures which are aware of the involved memory layouts. After consulting with OpenFPM’s developers, a generalization to allow any user-defined memory layout would be possible with moderate effort on their side. Alternatively, the user can also change individual memory layouting aspects via template specialization.

Although OpenFPM provides overlapping functionality in its low-level single-core layer, the project’s focus is different. Whereas OpenFPM centers more around sparse arrays and scalable, distributed data structures with top-down domain decomposition, LLAMA aims for a much smaller, focused, low-level and bottom-up framework, targeting shared memory machines. This allows easier and broader usage of the library. We see LLAMA as a generalization of the memory layout capabilities introduced in OpenFPM’s foundation. A similar case can be made for Cabana [1], a performance portable library for particle-based simulations, which additionally supports an AoSoA layout.

Table 1: Comparison of memory layouting capabilities of various C++ libraries and frameworks. ✓ denotes supported features, (✓)= partially supported features and ✗ marks unsupported features.

| Feature                        | SoA cont. | Vc SIMD lib | MD arrays | Kernel abs. | OpenFPM | LLAMA |
|--------------------------------|-----------|-------------|-----------|-------------|---------|-------|
| SoA                            | ✓         | ✓           | ✗         | ✓           | ✓       | ✓     |
| AoSoA                          | ✗         | ✓           | ✗         | ✓           | ✓       | ✓     |
| Multi-dim. arrays              | ✗         | ✓           | ✓         | ✓           | ✓       | ✓     |
| Any array linearization        | ✓         | ✗           | ✓         | ✓           | ✓       | ✓     |
| Any user-def. mapping          | ✗         | ✗           | ✓         | ✓           | ✓       | ✓     |
| (Nested) structures            | ✓         | ✓           | ✗         | ✓           | ✓       | ✓     |
| Accelerator supp.              | ✓         | ✗           | ✓         | ✓           | ✓       | ✓     |
| Multiple allocations           | ✓         | ✗           | ✓         | ✓           | ✓       | ✓     |
| Lazy access evaluation         | ✓         | ✗           | ✓         | ✓           | ✓       | ✓     |
| Layout aware copy              | ✗         | ✓           | ✗         | ✓           | ✓       | ✓     |
| Allocator indep. use           | ✗         | ✓           | ✓         | ✓           | ✓       | ✓     |
3. Design

The design of LLAMA centers on an abstract description of a data structure containing compile time and runtime information, which is instantiated with a separately configurable memory layout. The following sections will elaborate on the conceptual design of LLAMA, introduce its library components and walk the reader through these components in the order they will be used when writing a program with LLAMA.

3.1. Concept

Figure 1 illustrates the conceptual design of LLAMA. In order to separate data structure access and physical memory layout LLAMA introduces an abstract data type called data space. The data space is an index set of hypercubic shape described by the record dimension and one or more array dimensions. The record dimension consists of a hierarchy of names and describes nested, structured data, much like a struct in C++. LLAMA is thus currently limited to n-dimensional, dynamically-sized arrays of structures. Programs are written against this abstract data space and thus formulated independently of the physical manifestation of the data space. Programs can refer to the data space via a view, and to subparts of the data space via virtual records, which behave like references to structs, and to individual elements via real l-value references. To allow a flexible specification of a memory layout, the data space is materialized via an exchangeable mapping that describes how the index set of the data space is embedded into a physical memory. For further optimization, this mapping can be augmented with additional information from the program’s access pattern and target hardware information. Due to a mapping
encapsulating the full knowledge of a memory layout, LLAMA supports layout-aware copy operations between instances of the same data space but with different mappings.

This multidimensional index approach mirrors sets of parallel tasks or threads identified by similar multidimensional index structures, as common in e.g. CUDA, OpenCL or Alpaka.

3.2. Library overview

Figure 2 gives an overview of the components of LLAMA. The core data structure of LLAMA is the View, which provides methods to access the data space. In order to create a view, a Mapping is needed. LLAMA offers many kinds of mappings and users can also provide their own mappings. Mappings are constructed from a record dimension, containing nested records with named fields holding the element types, and array dimensions. In addition to a mapping defining the memory layout, an array of blobs is needed for a view, supplying the actual storage behind the view. A Blob is any object representing a contiguous chunk of memory. A suitable Blob array is either directly provided by the user or built using a BlobAllocator. This allows LLAMA to stay independent of and orthogonal to allocators.

The user can navigate and drill down on their data starting at a view. Created on top
of a View, a VirtualView restricts access to a subspace of the array dimensions. Elements of the array dimensions, called records, are accessed on both, View and VirtualView, by specifying an array dimensions coordinate. This access returns a VirtualRecord, allowing further access using the tags from the record dimension, until eventually a reference to actual data in memory is returned.

3.3. Describing a data structure

LLAMA distinguishes between the array and the record dimensions. The array dimensions are defined at runtime whereas the record dimension is defined at compile time. This allows to make the problem size itself a run time value but leaves the compiler room to optimize the data access.

The record dimension is statically sized and the equivalent of nested structs in C++. A Record<Fields...> defines a record structure with data members Fields. A Field<Name, Type> needs two type arguments. The Name type is used as a compile time identifier to refer to the field. The Type type is either an elemental type not further decomposed by LLAMA or another Record. If Type is an array type with static extent, LLAMA replaces it by a Record with as many Fields as the array’s extent. The array dimensions are an N-dimensional array of runtime integral values, with N being a compile time value. Listing 1 shows an example of a data structure description in LLAMA. For comparison, listing 2 shows the equivalent data structure description in C++.

Listing 1: A data structure description in LLAMA.

```cpp
struct X {}; struct Y {}; struct Id {}; struct Pos {}; struct Mass {}; struct Flags {};
using Vec = llama::Record<
    llama::Field<X, float>,
    llama::Field<Y, float>
>;
using Particle = llama::Record<
    llama::Field<Id, uint16>,
    llama::Field<Pos, Vec>,
    llama::Field<Mass, double>,
    llama::Field<Flags, bool[3]>
>;
using ArrayDims = llama::ArrayDims<3>;
...
ArrayDims arrayDimsSize{128, 256, 32};
```

Listing 2: A data structure description in C++.

```cpp
struct VecCpp {
    float x;
    float y;
};
struct ParticleCpp {
    uint16 id;
    VecCpp pos;
    double mass;
    bool flags[3];
};
```

For a LLAMA data structure definition empty structs, called tag types, are created to serve as compile time names. Then, a structure is defined via an alias declaration using the Record construct, containing 2 Fields of type float, using the tag types as field names. A second structure with 4 fields is then defined in a similar way, referring to the first structure for the second field, thus nesting the first structure. Notice that for the last field a static array is specified.
3.4. View creation

The \texttt{View} takes coordinates in the array and record dimensions and returns a reference to a record in memory which can be read from or written to.

As shown in listing 3, a view is allocated using the helper function \texttt{allocView}, which takes a mapping and an optional blob allocator.

Listing 3: Creating a LLAMA view.

\begin{verbatim}
using Mapping = ...; // see section 3.7
Mapping mapping(arrayDimsSize);
auto view = allocView(mapping, blobAlloc); // blobAlloc is optional
\end{verbatim}

3.5. Data access and VirtualRecord

We call an access to a data structure which returns a memory location and the type stored at this location, a terminal access. A non-terminal access on a data structure does not yet result in an element of the data structure but a subpart, an intermediate object. The type of this intermediate object and how and if it materializes is a crucial design aspect of a data structure.

Traditional data structure access on C++ containers is resolved eagerly and the destination memory location is computed step-by-step. E.g., the access \texttt{std::vector<VecCpp>} \begin{verbatim} v; auto \& x = v[i].x; \end{verbatim} involves resolving to a \texttt{VecCpp\&} inside the \texttt{std::vector} and then resolving \texttt{x} on a \texttt{VecCpp\&} in two separate steps. The \texttt{VecCpp\&} is an intermediary construct and already requires partial computation of the destination memory location.

In LLAMA, access to elements is built up gradually and only resolved once the access is terminal. LLAMA therefore has a holistic view of an access request into a data structure and thus richer possibilities for optimization. Listing 4 compares the access on a \texttt{std::vector} and on a LLAMA \texttt{View}:

Listing 4: Accessing a \texttt{std::vector} vs. LLAMA view. Every non-terminal access results in a \texttt{VirtualRecord} aggregating the already specified access index information. Every terminal access will invoke the Views mapping function to resolve to a blob and offset from where to serve the storage for a value.

\begin{verbatim}
std::vector<ParticleCpp> vec = ...;
size_t i = 1 * pitch1 + 2 * pitch2 + 3; // index linearization
ParticleCpp\& particle = vec[i]; // partial address computation
VecCpp\& pos = particle.pos; // partial address computation
float\& y = pos.y; // final address computation

auto view = llama::allocView(...);
llama::VirtualRecord<...> particle = view(1, 2, 3); // non-terminal
llama::VirtualRecord<...> pos = particle(Pos{}); // non-terminal
float\& y = pos(Y{}); // terminal, full address computation
\end{verbatim}

A \texttt{VirtualRecord} obtained from a \texttt{View} is a value type that represents a reference. \texttt{One<RecordDim>} is a mechanism to create a view independent \texttt{VirtualRecord}, which is a value type with deep-copy semantic. Listing 5 demonstrates the usage of \texttt{One<RecordDim>}. 

11
Listing 5: Using LLAMA’s \texttt{One} to create a local, view independent record value.

```cpp
tagline{l}
llama::One<Particle> p = view(3, 2, 1); // view independent deep-copy
p(Pos{})(Y{}) = 1.0;
auto p2 = p; // another independent deep-copy
view(1, 2, 3) = p2; // copy into view
```

\texttt{VirtualRecord} overloads assignment, arithmetic and logical operators to allow to express computations on multiple fields. For reference \texttt{VirtualRecords}, these operators directly write through into the corresponding view. Binary operators return their results on the stack as a \texttt{llama::One}. These operators are designed to work even between two virtual records of different record dimensions, applying the operation on hierarchically matching tags. Scalar operands are also supported, e.g. assigning to all record fields in one statement. Since one operator executes on multiple independent fields, vertical vectorization\footnote{Vertical vectorization packs computations on multiple, different, scalar variables into a single SIMD operation. Conversely, horizontal vectorization packs multiple array instances of the same field into a SIMD operation.} could be employed here, but is currently not implemented.

3.6. C++ integration

A \texttt{VirtualRecord} models a reference to a structure with fields stored distributed in memory. It behaves similarly to a \texttt{std::tuple} holding references to the structure’s fields. LLAMA thus provides functionality, as demonstrated in listing\footnote{Vertical vectorization packs computations on multiple, different, scalar variables into a single SIMD operation. Conversely, horizontal vectorization packs multiple array instances of the same field into a SIMD operation.} to seamlessly convert between a structurally equivalent \texttt{std::tuple}, \texttt{VirtualRecord} and even a user defined data type if it implements the C++ tuple interface. The latter is provided by specializing \texttt{std::tuple\_size<T>} and \texttt{std::tuple\_element<I, T>}, and providing a function \texttt{get\_I(T)} for the user defined data type \texttt{T}. Structured bindings of \texttt{VirtualRecord} are also supported. In all cases, the mapping function is just invoked for terminal accesses.

Listing 6: Integration of \texttt{VirtualRecord} with tuple like objects.

```cpp
tagline{l}
auto p = view(1, 2, 3);
auto [id, pos, mass, flags] = p; // pos and flags are VirtualRecords
auto [x, y] = pos; // id is uint16 & and mass is float &
ParticleCpp p1 = p.load(); // constructs ParticleCpp from multiple float &
p1.mass = 4.0;
p.store(p1); // tuple-element-wise assignment from p1 to p
```

LLAMA offers several constructs to iterate over the record and array dimensions as demonstrated in listing\footnote{Vertical vectorization packs computations on multiple, different, scalar variables into a single SIMD operation. Conversely, horizontal vectorization packs multiple array instances of the same field into a SIMD operation.}. \texttt{ArrayDimsIndexRange} is a C++ range to iterate over all index tuples within the given array dimensions. Compile-time iterating over the record dimension is implemented with \texttt{forEachLeaf()}, passing different \texttt{RecordCoord} types to the provided generic callable.

Iterators on views of any dimension are supported and allow LLAMA to integrate with the standard library. Since virtual records interact with each other based on the
Figure 3: Concept of LLAMA mappings. A mapping defines how a record and array dimension index tuple is translated into a blob number and offset.

record dimension tags, we can also use iterators from multiple views together, even if the views have different mappings or record dimensions.

Listing 7: LLAMA’s iteration constructs and STL integration.

```cpp
llama::ArrayDimsIndexRange range { llama::ArrayDims<2>{3, 3}};
std::for_each (range.begin(), range.end(), [] (llama::ArrayDims<2> coord) {
  // coord is {0, 0}, {0, 1}, {0, 2}, {1, 0}, ..., {2, 2}
});
llama::forEachLeaf<Particle>(
  [&] (auto coord) {
    // coord is RecordCoord<0, 0>{}, ..., RecordCoord<3, 3>{}
    auto fieldValue = view(1, 2, 3)(coord);
  });

for (auto p : view) p(Mass{}) = 1.0;

auto view2 = llama::allocView(...); // different layout, Vec as record dimension
std::transform(view.begin(), view.end(), view2.end(), [] (auto p) { return p(Pos{}) * 2; });
auto [xsum, ysum] =
  std::reduce(view2.begin(), view2.end(), llama::One<vec>{});
```

3.7. Mappings

The core task of LLAMA is to map an index tuple from the data/index space spanned by array and record dimensions to some address in the allocated memory space, as sketched in Figure 3. It is vital that the compiler can see through LLAMA’s abstractions and into a mapping’s implementation in order to optimize the memory accesses (vectorization, re-ordering, aligned loads, etc.). Thus, mappings are compile time parameters to LLAMA’s views.

Mappings are configured on the array and record dimensions. They expose a compile time blob count, informing the view how many blobs it needs to hold. Furthermore,
for each blob the size in bytes can be queried at runtime. The core functionality is
the member function blobNrAndOffset<RecordCoords...>(ArrayDims)-> [blob, offset], which
translates an access request to the element described by the RecordCoords at an array
dimensions coordinate into a destination blob number and offset inside that blob. The
view then takes this information to retrieve the actual byte address of the stored value
and reinterpret it with the correct type. Mappings can also be used for instrumentation
and memory profiling.

LLAMA provides several ready-to-use mappings, but users are also free to supply
their own mappings as long as they fulfill the Mapping concept. To demonstrate that
implementing a mapping is often achievable with modest effort, we also list the LOCs
of their implementations\(^2\), which use a few common utility functions not counted. The
following mappings are provided by LLAMA:

**AoS** 48 LOCs. Places the record dimension’s fields after each other into memory and
repeats this layout as many times as the array dimensions have records. The fields
can be padded to adhere to their type’s alignment or tightly packed.

**SoA** 77 LOCs. For each field of the record dimension, repeats as many instances of one
field contiguously as records in the array dimensions. Either one blob per field
(called SoA MB, for multi-blob) or one blob for the entire layout can be used.

**AoSoA** 61 LOCs. Same as AoS, but repeats a field \(L\) times before continuing with the
next field in the record domain. \(L\) is a compile time argument of this mapping.

**One** 34 LOCs. Collapse the entire array dimensions into 1 element, thus storing a single
instance of the record domain.

**Split** 139 LOCs. Selects a part of the record domain by a record coordinate and splits
the record domain, mapping the selected part using a different mapping than the
remaining part.

**Trace** 72 LOCs. Counts the number of accesses to each field at runtime and then
forwards the access to an inner mapping. This information can be printed to help
a user understand the access behavior of their program.

**Heatmap** 60 LOCs. Similar to the Trace mapping, but counts the number of accesses
to individual bytes. The resulting information can be plotted as heatmap of the
memory.

These mappings are built using a few LLAMA building blocks which can also aid
users in implementing their mappings, e.g. functions to linearize the array dimensions,
computing sizes and offsets in the record dimension or type list algorithms to permute
the record dimension to minimize padding introduced by alignment.

Listing 8 shows how to specify a 3D AoS and other more complicated mappings in
LLAMA and how to dump an SVG image of them. A flexible HTML visualization can

\(^2\)As counted by the \texttt{cloc} command.
also be dumped but is not shown in this article. The corresponding SVG dumps and
the heatmap plot of the memory layouts are shown in figure 4.

Listing 8: Creating a LLAMA AoS mapping, an AoSoA mapping with 4 lanes, a combina-
tion of various nested mappings by splitting the record domain, and adding
instrumentation to a mapping producing a heatmap.

```cpp
using MappingA = llama::mapping::AoS<ArrayDims, Particle>;
using MappingB = llama::mapping::AoSoA<ArrayDims, Particle, 4>;
using MappingC = llama::mapping::Split<ArrayDims, Particle,
llama::RecordCoord<1>,
llama::mapping::PreconfiguredSoA<true>::type,
llama::mapping::PreconfiguredSplit<llama::RecordCoord<1>,
llama::mapping::One, llama::mapping::AlignedAoS, true>::type,
true>
auto mapA = MappingA{arrayDimsSize}; // analogous for MappingB/C
auto mapD = llama::mapping::Heatmap{mapA};
std::ofstream{"a.svg"} << llama::toSvg(mapA); // analogous for mapB/C
std::ofstream{"d.sh"} << mapD.toGnuplotScript();
```

3.8. Blobs

When constructed, a `View` needs an array of blobs to store its data. A blob is an object
representing a contiguous region of memory where each byte is accessible using the
subscript operator. This allows views to operate on a broad range of memory sources such
as owning containers, smart pointers, non-owning constructs like `std::span< std::byte>`,
raw pointers, memory mapped files, pointers to CUDA global/shared/constant memory,
etc. The separation of providing allocated memory as blobs and interpreting the memory
inside view and mapping allows LLAMA to function orthogonally to memory allocation.
Blobs for a view are either allocated via `allocView()`’s second parameter, a callable named
blob allocator, or by passing an array of blobs directly to a view’s constructor.

3.9. Copying between views

Especially when working with hardware accelerators such as GPUs, or offloading to
many-core processors, explicit copy operations call for large, contiguous memory chunks
to reach good throughput.

Copying the contents of a view from one memory region to another if mapping and size
are identical is trivial. However, if the mapping differs, a direct copy of the underlying
memory is wrong. In many cases only field-wise copy operations are possible.

There is a small class of remaining cases where the mapping is the same, but the
size or shape of the view is different, or the record dimension differ slightly, or the
mappings are very related to each other. E.g. when both mappings use SoA, but one
time with, one time without padding, or a specific field is missing on one side. Or two
AoSoA mappings with a different inner array length. In those cases an optimized copy
procedure is possible, copying larger chunks than mere fields.
Figure 4: Three examples of different mappings of the same data structure and a heatmap as they are created by LLAMA. The text in the blocks containing the Flags field has been manually shortened.
For the moment, LLAMA implements a generic, field-wise copy with specializations for combinations of SoA and AoSoA mappings, reflect the properties of these. This is sub-optimal, because for every new mapping new specializations are needed.

One thus needs new approaches on how to improve copying because LLAMA can provide the necessary infrastructure:

- A run time analysis of the two views to find contiguous memory chunks. The overhead is probably big, especially if no contiguous memory chunks are identified.
- A black box compile time analysis of the mapping function. All current LLAMA mappings are `constexpr` and can thus be run at compile time. This would allow to observe a mappings behavior from exhaustive sampling of the mapping function at compile time.
- A white box compile time analysis of the mapping function. This requires the mapping to be formulated transparently in a way which is fully consumable via meta-programming, probably at the cost of read- and maintainability. Potentially upcoming C++ features in the area of statement reflection could improve these a lot.

Copies between different address spaces, where elementary copy operations require calls to external APIs, pose an additional challenge and profit especially from large chunk sizes. A good approach could use smaller intermediate views to shuffle a chunk from one mapping to the other and then perform a copy of that chunk into the other address space, potentially overlapping shuffles and copies in an asynchronous workflow.

4. Evaluation

The evaluation benchmarks were selected to show various aspects of LLAMA and effects of the memory layouts. We present an n-body simulation containing a compute intensive and memory intensive computation with quadratic and linear runtime complexity. This benchmark reflects classes of codes that benefit from maximizing data throughput to minimize time to solution and thus maximize compute performance. Furthermore, we include a layout changing copy benchmark, showing pure shuffling of data with no computation. This example from HEP focuses on throughput and looks at complex data structures for the storage of elementary particle data usually found in large-scale data analysis of detector data. Here, the goal is optimizing copies between memory layouts. To demonstrate LLAMA’s use in real-world applications, we show integrations into the SPEC CPU® Ib m benchmark and into the particle-in-cell simulation PIConGPU.

The n-body CPU, layout changing copy and SPEC CPU® Ib m benchmark were run on systems with an 8 core Intel i7-7820X with 32 GB RAM and on an 64 core AMD EPYC 7702 with 512 GB RAM. They were compiled with g++ 10.2 on the Intel system and

---

3Statement reflection in C++ is the proposed ability to reflect arbitrary C++ statements at compile time, making their abstract syntax tree (AST) available for meta-programming. This ability is discussed as part of automatic differentiation and lazy expression evaluation.
g++ 11.1 on the AMD system. The compiler flags were -O3 -march=native -ffast-math -fopenmp, except for the n-body on the Intel system, where we used -mavx2 -mfma instead of -march=native to use the same compute instruction set as the AMD system, and because Vc does not support AVX512. Multi-threading was done via GNU OpenMP with as many pinned threads as cores (no hyper-threading). The n-body GPU benchmark was run on systems with an Nvidia TITAN Xp 12GB, an Nvidia Quadro RTX 8000 48GB and an Nvidia Tesla V100-SXM2 32GB. It was compiled with g++ 9.3/nvcc 11.3, g++ 8.3.1/nvcc 11.0 and g++ 10.2/nvcc 11.2, respectively, with no specific flags for g++ and the flags -O3 --generate-code=arch=compute_35,code=[compute_35,sm_35] --expt-extended-lambda --expt-relaxed-constexpr --use_fast_math for nvcc. We tried setting higher CUDA architecture versions as well for nvcc (i.e. sm_70 for the V100), but that did not affect the results. The PIConGPU simulation was run on the same Nvidia Tesla V100 system as the n-body GPU benchmark. All reported numbers are the average of 5 consecutive runs.

4.1. All pairs n-body simulation

N-body simulations occur in a multitude of scientific domains, including protein folding, astrophysics or fluid dynamics. An n-body simulation computes the interaction between a set of particles subject to a force. The simulation runs in time steps consisting of two phases. Firstly, each particle’s 3D velocity is updated based on the influence of all other particles’ 3D positions and masses. This phase is called update and is compute intensive. Secondly, each particle’s position is updated based on its velocity. This phase is called move and is memory intensive.

We investigate a single threaded implementation here because we want to focus on the effects of local data representation. Furthermore, the n-body update usually consumes more time on compute than what is required for memory transfers between nodes. Runs with multiple threads on a shared memory machine have been conducted and show the expected scaling, which is linear for the compute-bound update, and starts linear for move, flattening with higher thread counts because the memory subsystem saturates.

Listing 9 shows part of a LLAMA implementation of an n-body simulation:

Listing 9: LLAMA implementation of an n-body simulation. The full version is available in LLAMA’s GitHub repository.

```cpp
constexpr auto PROBLEM_SIZE = 16 * 1024;
using FP = float;
constexpr FP TIMESTEP = 0.0001f, EPS2 = 0.01f;

void pPInteraction(auto& pi, auto pj) {
    auto dist = pi(Pos{}) - pj(Pos{}); dist *= dist;
    const FP distSqr = EPS2 + dist(X{}) + dist(Y{}) + dist(Z{});
    const FP distSixth = distSqr * distSqr * distSqr;
    const FP invDistCube = 1.0f / std::sqrt(distSixth);
    const FP sts = pj(Mass{}) * invDistCube * TIMESTEP;
    pi(Vel{}) += dist * sts;
}
```
Figure 5: Runtime comparison of n-body CPU implementations using various memory layouts and technologies. We chose a different problem size for update and move, because the former scales quadratically with the problem size and the latter only linearly. The runtime difference between AoS and multi-blob SoA (SoA MB) layouts is clearly visible, and both LLAMA layouts perform as their manual implementations. LLAMA’s AoSoA suffers from an unfavorable loop structure not being vectorized, compared to the manually written AoSoA versions.

```c++
void update(auto & particles) {
    LLAMA_INDEPENDENT_DATA // == #pragma ivdev
    for (std::size_t i = 0; i < PROBLEM_SIZE; i++) {
        llama::One<Particle> pi = particles(i);
        for (std::size_t j = 0; j < PROBLEM_SIZE; ++j)
            pPInteraction(pi, particles(j));
        particles(i) = pi;
    }
}

void move(auto & particles) {
    LLAMA_INDEPENDENT_DATA
    for (std::size_t i = 0; i < PROBLEM_SIZE; i++)
        particles(i)(Pos{}) += particles(i)(Vel{}) * TIMESTEP;
}
```

Figure 5 shows the runtime of the update and move functions with various LLAMA and non-LLAMA implementations on the Intel and AMD CPU. We can see that the versions with LLAMA AoS or SoA mapping perform almost the same as their manually written versions. This confirms that LLAMA provides a zero-overhead abstraction with these mappings.

For update, the runtime difference between AoS and SoA layouts is clearly visible. However, a large degree of the runtime difference comes from the compiler being able to auto vectorize the SoA version. In fact, the disassembly of the LLAMA and manual AoS/SoA implementations is entirely the same (cf. SoA disassembly in listings \ref{disassembly10} and \ref{disassembly11} in the appendix), showing just how well the compiler is able to see through LLAMA’s
abstractions. Therefore, we also include a manually vectorized AoS version (AoS Vc) using gather and scatter instructions, which is equally fast than the SoA versions. This shows that the memory layout has little impact on the update function, since most time is spent in computation. Still, creating the manually vectorized AoS version is additional effort. Maybe LLAMA can help here in the future by providing explicit integration with SIMD libraries.

LLAMA AoSoA layouts perform comparably poor. This stems entirely from the design of view indexing and the AoSoA mapping implementation. As seen in listing 9, the update function uses a single loop with one induction variable for a single pass over the view’s particles. Internally, an AoSoAL mapping needs to split the loop index i into the inner and outer array indices like i \mapsto (i_L, i \mod L). As L is known at compile time and usually a power of two, this split results in a bit shift and mask operation, which prevents the compiler from vectorizing and also adds additional overhead. This problem does not occur in the manually written AoSoA versions, as these use two nested loops for a single pass over the particles, with the inner loop having a trip count of L, allowing the compiler to fully unroll and vectorize it. To account for this, LLAMA would need a dedicated iteration mechanism, allowing nested loops, which is aware of the mapping’s needs. Further investigation is pending here. For reference, we also included a manually written AoSoA version with explicit AVX2 intrinsics and a manually written SoA and AoSoA using the Vc SIMD library (using AVX2 as well).

For move, we can nicely see the difference between AoS and SoA. From a particle’s 7 floats, 6 are read and 3 are written. Since the memory subsystem deals in cache lines, the AoS generally wastes 1/7 on loads and 4/7 on stores, which amounts to $1 - \frac{1}{1+4} = 64.3\%$ use of bandwidth to transport useful data. The SoA layout mitigates this issue by separating the storage regions of the particle’s fields and the full bandwidth is meaningfully used, resulting in the consumption of only 64.6% of the AoS’s runtime. Thus the choice of memory layout has a large impact. A manual vectorization of the AoS does not yield any benefit, as the routine’s compute consists only of 3 FMAs and loads/stores inside a loop, making it memory bound. For the AMD CPU, the AoS gathering and scattering even introduces a large overhead, making it multiple times slower as a scalar AoS. LLAMA’s AoSoA here suffers from the same bit shift and mask overhead as the update routine. For reference, we also included a manually written and vectorized versions of SoA and AoSoA version using the Vc SIMD library.

Figure 6 shows the runtime of the update and move functions with various LLAMA implementations on the GPU using CUDA. The kernels are launched with 256 threads per block. Kernels with shared memory cache 512 particles (7KiB) per block in CUDA shared memory, allowing sufficient occupancy of the warps. Tests with other numbers of cached particles revealed equal or worse performance.

For update, the first three runs avoid shared memory for caching so the effect of the memory layout is fully visible. The SoA layout performs visibly best here for the Titan Xp. For the stronger Quadro and V100, the global memory layout seems to have less impact. Even though the AoSoA with 32 lanes should allow coalesced memory access, it is slightly slower than the AoS layout. For the variants using shared memory, the choice of global memory layout is largely irrelevant. Also, whether AoS or SoA is used for
shared memory has almost no impact. AoSoA for the shared memory has a noticeable impact, but not a grave one. We assume this is again due to the increased cost of evaluating the mapping function, as we can see in the disassembly.

For move, similarly to the CPU variants, we can also see the difference between AoS and SoA. The SoA variant requires 55/60/62% of the AoS runtime and therefore shows both, better use of the loaded data (the AoS only uses 64.3% of the loaded data) and better utilization of the memory subsystem. Again, the choice of memory layout has a large impact here. The AoSoA layout performs slightly slower than the SoA.

We still lack deeper insight into the architectural implications of the various memory layouts. In the disassembly we could observe that SoA mappings require one register per record field, whereas AoS just requires a single register for the entire view. This might be relevant for large record dimensions. From profiling we further observe that different memory layouts cause vastly different levels of utilization of the compute and memory subsystems, although the overall runtime ends up quite similar. A possible explanation could be that the n-body problem as presented here is not demanding enough. This is subject to further investigation.

4.2. Layout changing copying

In the future data throughput will depend largely on the performance of copy operations. This includes streaming data through the memory hierarchy and shuffling data for better
parallel access. In the following benchmark we will investigate the runtime of copying two large data sets from one memory layout to another. Whereas the n-body benchmark in section 4.1 performed additional computations, the benchmark presented now purely shuffles data.

Figure 7 shows the throughput achieved when copying 7 field particles and 100 field records of HEP event data\textsuperscript{4} between two views of using different memory layouts using several strategies. The naive copy consists of nested loops over the array and record dimensions and copies field-wise. The \texttt{std::copy} version uses the equally named STL algorithm and iterators on the LLAMA view, also copying field-wise. The \texttt{aosoa_copy} are specialized and layout-aware copy algorithms that copy $\min(N,M)$ fields as chunks between an AoSoA\textsuperscript{N} and an AoSoA\textsuperscript{M} layout. While copying chunks, the (r) versions of \texttt{aosoa_copy} read contiguously, whereas the (w) versions write contiguously. SoA can be seen as an AoSoA with an inner array length equal to the product of the array dimensions. For reference, the throughput of \texttt{memcpy} with one and multiple threads is also listed.

The throughput of the field-wise naive copy turns out better than anticipated for simple record dimensions, as seen when copying the particles, even outperforming one version of the specialized \texttt{aosoa_copy} when copying particles between SoA MB and AoSoA32. By contrast, when copying the heterogeneous event data, the element-wise copies perform significantly worse. We assume this is due to the loop structure, which iterates the record fields in the inner loop and thus access memory with a large stride on SoA MB and a medium stride on AoSoA layouts.

The parallel version of the naive field-wise copy for the particles is on a par with the \texttt{aosoa_copy} and close to it when copying events, unless one of the layouts is a SoA MB, where the naive copy performs notably bad. We again attribute this to the loop structure.

The \texttt{std::copy} uses the LLAMA view’s iterator and executes the same elemental, field-wise copies as the naive copy. It is slightly slower in most cases because the iterators need to map the 1D iteration inside \texttt{std::copy} to the 3 array dimensions (which are later linearized by the mapping again), introducing some overhead. Only when copying events from AoS to SoA MB, \texttt{std::copy} is significantly faster than the naive copy. This circumstance is still subject to further investigation, but it seems to be related to a different unrolling done by the compiler.

The \texttt{aosoa_copy} generally achieves higher throughput for AoSoA and SoA MB mappings, but is only applicable to such mappings. Except for the SoA from/to AoSoA32 particles copy, the single threaded version consistently outperforms the field-wise copy, demonstrating its advantage of knowing the underlying mapping and copying in larger chunks. In all our measurements, the parallel version has either the highest throughput or is among the best performing copy implementations. There is a significant difference between the contiguously reading (r) and writing (w) versions of \texttt{aosoa_copy} when copy-

\textsuperscript{4} Events in a HEP detector are usually considered the result of an interaction. One such interaction can result in a very large number of events. An event typically contains a multitude of detector measurements and reconstructed information from those.
Figure 7: Throughput comparison of several copy implementations between different mappings. The particle record dimension consists of 7 **floats**. The event record dimension consists of the first 100 **int32s**, **int64s**, **floats**, **bytes** and **bools** as they occur in an internal event dataset from the CMS detector at CERN (cf. the example on LLAMA’s GitHub repository for the full definition). The (p) versions are parallel. The (r) versions read contiguously, whereas the (w) versions write contiguously. For the field-wise naive and **std::copy**, the throughput depends a lot on the field types of the record dimension. The **aosa_copy** outperforms both of them in most cases, single- and multithreaded.
ing particles between SoA MB and AoSoA32 on the Intel CPU, again subject to further investigation.

When inspecting the disassembly the compiler is generating scalar move instructions for the naive and std::copy. For the aosa_copy on the other hand, which can copy in larger blocks, the compiler generates packed vector move instructions.

4.3. SPEC CPU® 2017 lbm benchmark

The Standard Performance Evaluation Corporation (SPEC) [39] is an organization providing a series of standardized benchmarks. Among these, the SPEC CPU® 2017 benchmark package measures speed and throughput of modern computing systems on integer and floating-point focused computations, thus providing ideal candidates for testing LLAMA’s efficiency on real-world code. However, with the integration of LLAMA into one of the benchmarks, we are no longer allowed to present a valid SPEC metric as we disobey several SPEC imposed run rules. Specifically, we compile with C++17 enabled instead of C++03, not run our benchmark via the runcpu benchmark driver and not as part of one of the SPEC CPU® 2017 suites. We report the runtime relative to the original benchmark, which again, is not a valid SPEC metric.

We chose the 619.lbm_s benchmark [33] for our evaluation of LLAMA, because it has a single central data structure and a reasonable size for integration. This benchmark uses the Lattice Boltzmann method to simulate incompressible fluids in 3D. The central data structure is a 3D array of 20 double precision values (of which one is used as bitset). In addition to the flags already mentioned at the beginning of section 4 we further passed the definitions -DLARGE_WORKLOAD and -DSPEC_OPENMP to the compiler to enable a large grid size and OpenMP. After a small refactoring, the LLAMA integration was straightforward, which we attribute to the existing separation of data access from the rest of the simulation code with preprocessor macros. While this approach is limited to define only one access scheme for the entire application, it clearly shows that the benchmark authors were aware that data access needs to be decoupled from computation code so it can be independently adapted. We used LLAMA’s array dimensions to describe the 3D array and the record dimension to describe the inner 20 double precision values.

Figure 8 shows our runtime measurements of the 619.lbm_s benchmark and our modified versions using LLAMA. At first, we will only discuss the multi-threaded benchmarks (64th). The LLAMA AoS version is 0.4% slower on the Intel and 0.2% faster on the AMD CPU compared to the original benchmark (Baseline), thus showing negligible or no overhead of the LLAMA abstraction. We temporarily wrapped the LLAMA Trace mapping around the LLAMA AoS mapping to inspect the number of memory accesses to each member of the record dimension. Based on this result, we split the record dimension into 4 groups of AoS layouts with equal access count using the LLAMA Split

---

5SPEC CPU® 2017 mostly includes complex benchmarks with many data structures, like compiling a large source file with the GNU C compiler or 3D rendering with Blender, with are unreasonably large to port to LLAMA within the scope of this article.

6Some discussion on this specific example is given by Thomas Pohl et al. [34].

7Access counts are 83,055,344 on 1 member, 112,926,032 on 6 members and 137,949,048 on 12 members.
Figure 8: Relative runtime comparison of the SPEC CPU® 2017 619.lbm_s benchmark using a 200x200x260 grid (1611MiB) with various modified versions using LLAMA. These are not SPEC metrics. For the 1sim benchmarks we run 1 simulation and report the pure compute time, not including the loading of the obstacle file, with 64 or 1 thread. The 64sim benchmark runs 64 simulations in parallel, each with their separate data, and includes loading the obstacle file. When the CPU cores are fully utilized (either 1sim/64th or 64sim/1th), the LLAMA AoS mapping is as fast as the original benchmark (Baseline), the Split mapping a bit faster. The AoSoA mapping becomes faster with increasing lane count and even beats the SoA mapping in some cases. Vectorization yielded only minor performance gains. When the CPU cores are not fully utilized (1sim/1th), the trend reverses and AoSoA and SoA are slower than the AoS and Split, with Split being the fastest one.
mapping, attempting a separation of the hot/cold data. The performance gain of 9.5% on the Intel and 7.6% on the AMD CPU is marginal.

Switching to the LLAMA SoA (single-blob) was a matter of changing a single line of code and resulted in an impressive runtime reduction, taking 47.4% of the baseline time on the Intel and 45.5% on the AMD CPU. The compiler was not able to automatically vectorize the code with the SoA layout due to several branches in the innermost loop. Thus, the speedup comes solely from the different memory layout and not from using a different instruction set. Within a multi-day effort, we could restructure the code to help the compiler produce a vectorized version using the SoA memory layout. We pulled a loop over the SIMD lane count out of the innermost loop, rewrote the branches as conditional assignments to allow the compiler to generate conditional SIMD move instructions, added an early exit check whether all loops are processing an obstacle cell, and applied the \texttt{LLAMA\_INDEPENDENT\_DATA} macro. Using the vectorized version we could gain another 2% on the Intel and 3.8% on the AMD CPU over the non-vectorized SoA, which are 45.5% and 41.6% of the baseline runtime, respectively. For the Intel CPU, supporting AVX512, we tested with 256bit and 512bit register sizes. The runtime difference was 0.1% compared to the baseline and we report the faster result using 512bit registers.

With the flexibility of LLAMA, we could also easily inspect the runtime of several versions of the AoSoA layout, which all produced scalar, non-vectorized code. Starting from 4 we doubled the AoSoA lane count until 1024 and observed an initial steady increase in performance until flattening out at the runtime of the SoA layout. The fastest AoSoA runs were achieved with 64 lanes on the Intel and with 256 lanes on the AMD CPU, scoring 44.8% and 44.2% of the baseline runtime. Both runs outperformed the SoA layout by a difference of 2.6% (Intel) and 1.3% (AMD) compared to the baseline, and on the Intel CPU, the scalar AoSoA64 even outperformed the vectorized SoA with a difference of 0.7%.

We also ran the benchmarks shown in figure 8 with a single thread and OpenMP disabled (1th), thus underutilizing the CPU. This might be a scenario for certain, inherently serial programs, or when reduced workloads are used for debugging and profiling. In this case the LLAMA AoS and Split layouts were 1.6% and 14.1% faster than the baseline. On the contrary, the AoSoA layouts were between 37.4% (AoSoA256) and 154.9% (AoSoA4) slower than the baseline. Also, the SoA and vectorized SoA were 138.4% and 68.2% slower than the baseline. When running as many processes of the single threaded benchmark (64\textit{sim}/1\textit{th}) as available cores in parallel (multi-process), and thus saturating the CPU again, the AoSoA and SoA outperform the AoS and Split again, showing strikingly similar runtime characteristics as the original multithreaded benchmark; even though the benchmark now maintains 64 independent grids instead of one and includes the time to load the obstacle file. We thus conclude that the optimal memory layout for a program is also greatly impacted by the use and saturation of the executing CPU by other processes. This has to be kept in mind when e.g. debugging or profiling the behavior of a program on a reduced working set which does not fully utilize the system, as the results might give completely misleading conclusions. It also seems that

and 77,977,224 on the bitfield member.
Figure 9: The particle frame list data structure in PIConGPU. Super-cells have linked lists of fixed-size particle frames containing particle attributes laid out as SoA. Padding might be inserted between the particle attribute arrays to fulfill the attribute type’s alignment. Image adapted from Axel Huebl [20] under CC-BY license.

whether a program employs multithreading or multiprocessing to distribute work has only a negligible effect on finding the optimal memory layout. However, this hypothesis would need further exploration using programs properly prepared for multiprocessing, like MPI based simulations.

4.4. PIConGPU

PIConGPU is a highly performant particle-in-cell simulation framework for CPUs, GPUs and many-core architectures [5]. It is built with a focus on making as much simulation specific configuration as possible available at compile time, including the precise definition of particle and field attributes. The two main data structures used in PIConGPU are 2D or 3D staggered grids [35] for the electric, magnetic, and current fields, and particle frame lists to store the attributes of particles which are currently inside a chunk of grid cells, called a supercell.

For the scope of this article, only the particle frame list data structure is investigated, which is sketched in figure 9. Individual frames are linked with two pointers pointing to the previous and next frame, thus forming a doubly linked list. Each supercell has a pointer to such a linked list containing its local particles. Each frame then stores the user configured and additional internal attributes for a fixed number of particles, which
is configurable but usually 256 to map well to a thread block on GPUs. The attributes are stored as SoA with padding between the attribute arrays. As particles move between supercells during the simulation, individual particles may be moved within a frame or between frames, and entire frames may be allocated or deallocated.

Using the Boost MPL [16], PICconGPU puts together a type list of all particle attributes and the frame data structure is generated using template meta programming. PICconGPU also provides a type representing a reference to a single particle stored distributedly inside a frame. The frame and particle reference could thus easily be replaced by a LLAMA and a virtual record, respectively. We would like to point out that the LLAMA SoA mappings cannot insert padding between the sub arrays yet. But for the specific simulation ran, each frame held 256 particles, which does not result in any padding needed to guarantee the correct alignment of the particle attribute sub arrays. This shortcoming of the LLAMA version of PICconGPU initially turned out to be faster, because PICconGPU applied too much padding to improve the memory access patterns on older GPU architectures. This padding has been reduced now and the memory layout matches the one generated by the LLAMA SoA mapping in the presented benchmark. Furthermore, we implemented an extension to LLAMA’s ArrayDims class allowing it to hold the array dimensions at compile time, making the wrapping LLAMA mappings and view stateless except for the blobs. Due to the array dimensions being known at compile time, the blob size can also be computed at compile time and we can use a byte array with compile time extent as blob type. This finally allows to reinterpret a plain byte array, as returned by PICconGPU’s allocator mallocMC[7], as a LLAMA view.

For the benchmark we used a development version of picongpu and the simulation found in picongpu/share/picongpu/benchmarks/SPEC. We ran it on a single node with mpiexec picongpu -d 1 1 1 -g 256 256 256 -s 100 -p 5 --periodic 1 1 1. Figure 10 shows runtime measurements of a PICconGPU simulation without LLAMA (Baseline) and with LLAMA, running on an NVIDIA V100. The LLAMA SoA version is 0.2% slower than the baseline. While it seems that the LLAMA provided SoA layout could match the native data structure in PICconGPU, further investigation and profiling is necessary. A first look at the disassembly revealed a substantial difference in the generated instruction stream. We assume that this is caused by the additional stress that LLAMA’s abstractions put on the compiler’s optimizer, leading to e.g. different loop unrolling decisions. We would like to emphasize here that the frame list data structure in PICconGPU is at the core of highly optimized production code which we replaced by LLAMA at close-to-zero overhead. Since the execution of the code on NVIDIA hardware is organized in warps of 32 threads, the LLAMA AoSoA32 mapping is a natural choice, because it increases locality while preserving coalesced access of the warps. However, the LLAMA AoSoA32 mapping is just 0.2% faster than the baseline. Decreasing or increasing the lane count of the AoSoA to 8, 16, 64 or 128 was 1.7%, 1.1%, 0.1% and 0.3% slower than the baseline, respectively, confirming that AoSoA32 is the sweet spot. The LLAMA AoS version is 10.7% slower than the baseline, which was expected because the SoA data layout allows

\[8\text{Git commit: } \url{https://github.com/ComputationalRadiationPhysics/picongpu/commit/48fc84b3d1396f65633533600c7eafdef4c1d45}\]
for a coalesced memory access pattern. Nevertheless, with LLAMA we now have a tool to check such assumptions by changing a single line of code.

5. Conclusions

We have presented the C++ library LLAMA, which provides mechanisms for defining and switching memory layouts of data structures at compile time, without the need to change the programs expressed on them, and enabling efficient copies between different layouts. LLAMA is an attempt to provide a mitigation to the increasing number of programs becoming memory bound on a growing diversity of hardware architectures. Efficiency of parallel programs increasingly relies on choosing optimal memory layouts to maximize data throughput, increase locality and facilitate parallel access. For portable codes, the choice of a memory layout thus needs to be decoupled from the rest of a program, requiring a zero-runtime-overhead abstraction layer, underneath which memory layouts can be freely exchanged. Previous attempts of memory layout optimization lack generality, expressiveness, flexibility or freedom.

The conceptual and library design of LLAMA has been discussed together with a selection of the core APIs to construct a program. LLAMA is designed around the concept of a target-hardware-independent data space, an abstract definition of a data structure as a mix of compile and runtime information. Users express programs based on this data space, achieving full independence of the physical data representation in memory. Memory layouts on the other side are described by LLAMA mappings, which are concise descriptions of how indices of the data space are mapped to physical memory locations. Enabled by lazy evaluation, mappings have a holistic view and provide full control of each memory access, giving the user a capable toolbox to craft, adjust and fine-tune memory layouts to perfectly fit any hardware architecture, even ones that did not exist yet when they wrote their programs. Mapping implementations thus benefit from additional information on target hardware and a user program’s memory access pattern. LLAMA does not yet identify, collect or provide this information, but this is a logical next step in our further investigation. A representation such as the Memory Access Skeleton proposed by Spindle [46] looks suitable to describe the memory access pattern. LLAMA mappings are specified in terms of contiguous byte ranges, called blobs, as lightweight memory abstraction, allowing a full decoupling of memory layout and allocation. This way LLAMA can be combined with any third-party allocator or existing memory ranges, allowing use with static memory segments or in environments without dynamic memory allocations. Since mappings encapsulate all information required to precisely specify a memory layout, LLAMA is able to provide layout aware copies which adapt and optimize depending on the involved layouts, providing superior throughput compared to element-wise copies. The LLAMA library is written in standard C++17, tapping into a rich and widely used ecosystem that is available on a broad range of systems. We achieved almost seamless integration of LLAMA into the C++ language and standard library, allowing for expressive use of e.g. the STL algorithms.

LLAMA’s performance is close to native implementations. We have shown and bench-
marked the update and move phase of an all-pairs n-body simulation, the former be-
ing compute-bound with good caching, the latter being memory-bound with streaming
characteristics. Compared with manually written data structures, we demonstrated that
LLAMA’s performance on CPUs is on a par for the AoS and SoA mappings. AoSoA
memory layouts additionally require a different loop structure in the user programs,
which LLAMA cannot provide yet. On the GPU, we showed that LLAMA versions with
suitable memory layouts perform at least as fast as a manual reference implementation.
Combined with kernel abstraction libraries such as Alpaka, single source kernels, per-
formance portable across multiple hardware architectures, are thus attainable. When
copying data between different memory layouts, we have shown in a further benchmark
that LLAMA’s layout-aware copy routines can significantly speed up data transfer and
reshuffling of data. With the SPEC CPU® 2017 lbm benchmark, we showed that by in-
tegrating LLAMA to control the central data structure, we could reproduce the original
performance by picking an equivalent memory layout. On top of that, LLAMA’s Trace
mapping allowed us to design a Split mapping to separate hot from cold data. By chang-
ing a single line of code, we could switch to SoA and various AoSoA layouts, allowing
for a rich exploration and giving us a further performance boost. The integration into
PIConGPU’s particle frame list data structure has shown that LLAMA can successfully
be used in a highly complex physics simulation, a direction which we want to further
explore.

LLAMA’s design is not yet close to native data structure descriptions in C++. This
is not surprising as we are breaking the C++ paradigm that a data structure definition
also defines its memory layout. We think LLAMA could greatly benefit from upcoming
facilities proposed for C++ as part of the reflection effort and would like to
provide feedback and suggestions.

In the future, we will focus on testing LLAMA with more real-world applications
and on more hardware platforms. We would like to further enrich LLAMA’s mapping
capabilities, while staying within the boundaries of the design requirements described in
the introduction. Finally, although we think that LLAMA itself should only provide a
framework to formulate memory mappings producing optimal memory layouts, we also
expect that building facilities for explicit vectorization or automatic optimum mapping
choice are well within the reach of LLAMA’s existing capabilities.

Acknowledgments

We would like to thank Axel Naumann for setting up the collaboration between CERN
and CASUS, Jan Stephan for the regular talks on ideas and concepts as well as proof-
reading this article, Verena Gruber for proof-reading and consulting on color, layout and
design of the figures, Jiří Vyskočil for discussing and improving the nbody benchmark
in its early state, Simeon Ehrig for proof-reading this article, and Ivo Sbalzarini for

\[9\] The C++ reflection effort is formally pursued by SG7 of ISO/IEC JTC1/SC22 WG21 (informally:
the C++ standard committee) in meetings open to the public. Discussed proposals are available at:
[http://open-std.org/jtc1/sc22/wg21/docs/papers](http://open-std.org/jtc1/sc22/wg21/docs/papers)
providing detailed information about OpenFPM.

**Author contributions**

The corresponding author Bernhard Manfred Gruber composed this article with its benchmarks and is the current developer of the LLAMA library. Michael Bussmann pioneered the initial ideas and vision for LLAMA, provided guidance and feedback on this article and continues to provide conceptual input to LLAMA’s development. Rene Widera provided several additional foundational ideas on which LLAMA was built and continues to guide the library’s development. Alexander Matthes was the previous developer of the LLAMA library and laid out the foundation of the C++ library. Jakob Blomer greatly helped with organizing, revising and proofreading this article. Guilherme Amadio provided great help with optimizing and tweaking the benchmarks and plots and provided feedback on this article.

**Financial disclosure**

This work has been sponsored by the Wolfgang Gentner Programme of the German Federal Ministry of Education and Research (grant no. 05E18CHA). This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 654220. This work was partially funded by the Center of Advanced Systems Understanding (CASUS) which is financed by Germany’s Federal Ministry of Education and Research (BMBF) and by the Saxon Ministry for Science, Culture and Tourism (SMWK) with tax funds on the basis of the budget approved by the Saxon State Parliament.

**Conflict of interest**

The authors declare no potential conflict of interests.

**Supporting information**

LLAMA is developed on GitHub: [https://github.com/alpaka-group/llama](https://github.com/alpaka-group/llama), where we provide further documentation and also host the n-body and layout changing copy benchmarks shown in this article.
A. Manual and LLAMA SoA n-body disassembly comparison

Listing 10: Manual n-body SoA disassembly (AVX512 version).

```assembly
push rbp
mov r11, rcx
mov r10, r8
vmovaps zmm10, ZMMWORD PTR .LC0[rip]
vmovaps zmm9, ZMMWORD PTR .LC1[rip]
xor r8d, r8d
vmovaps zmm8, ZMMWORD PTR .LC2[rip]
mov rbp, rsp
mov rcx, QWORD PTR [rbp +16]
.L3:
    vmovups zmm13, ZMMWORD PTR [rdi +r8]
    vmovups zmm12, ZMMWORD PTR [rsi +r8]
    xor eax, eax
    vmovups zmm11, ZMMWORD PTR [rdx +r8]
    vmovups zmm7, ZMMWORD PTR [r11 +r8]
    vmovups zmm6, ZMMWORD PTR [r10 +r8]
    vmovups zmm5, ZMMWORD PTR [r9+r8]
.L2:
    vaddps zmm4, zmm13, DWORD PTR [rdi + rax *4]{1 to16}
    vaddps zmm3, zmm12, DWORD PTR [rsi + rax *4]{1 to16}
    vaddps zmm2, zmm11, DWORD PTR [rdx + rax *4]{1 to16}
    vmulps zmm4, zmm4, zmm4
    vmulps zmm3, zmm3, zmm3
    vmulps zmm2, zmm2, zmm2
    vaddps zmm0, zmm4, zmm10
    vaddps zmm0, zmm0, zmm3
    vaddps zmm1, zmm0, zmm2
    vaddps zmm0, zmm0, zmm1
    vaddps zmm0, zmm0, zmm0
    vaddps zmm0, ZMMWORD PTR [rcx + rax *4]{1 to16}
    add rax, 1
    vmulps zmm0, zmm0, zmm8
    vfmadd231ps zmm7, zmm0, zmm4
    vfmadd231ps zmm6, zmm0, zmm3
    vfmadd231ps zmm5, zmm0, zmm2
    cmp rax, 16384
    jne .L3
    vzeroupper
    pop rbp
    ret
```

Listing 11: LLAMA n-body SoA mapping disassembly (AVX512 version).

```assembly
mov rsi, QWORD PTR [rdi+8]
mov rdx, QWORD PTR [rdi+32]
xor r8d, r8d
mov r11, QWORD PTR [rdi+56]
mov r10, QWORD PTR [rdi+60]
mov r9, QWORD PTR [rdi+104]
mov r8, QWORD PTR [rdi+128]
vmovaps zmm10, ZMMWORD PTR .LC1[rip]
mov rdi, QWORD PTR [rdi+152]
vmovaps zmm9, ZMMWORD PTR .LC2[rip]
vmovaps zmm8, ZMMWORD PTR .LC3[rip]
.L12:
    vsubps zmm4, zmm13, DWORD PTR [rdi+rax*4]{1 to16}
    vsubps zmm3, zmm12, DWORD PTR [rcx+rax*4]{1 to16}
    vsubps zmm2, zmm11, DWORD PTR [rdx+rax*4]{1 to16}
    vmulps zmm4, zmm4, zmm4
    vmulps zmm3, zmm3, zmm3
    vmulps zmm2, zmm2, zmm2
    vaddps zmm0, zmm4, zmm10
    vaddps zmm0, zmm0, zmm3
    vaddps zmm1, zmm0, zmm2
    vaddps zmm0, zmm0, zmm1
    vaddps zmm0, zmm0, zmm0
    vaddps zmm0, ZMMWORD PTR [rdi+rax*4]{1 to16}
    add rax, 1
    vmulps zmm0, zmm0, zmm8
    vfmadd231ps zmm7, zmm0, zmm4
    vfmadd231ps zmm6, zmm0, zmm3
    vfmadd231ps zmm5, zmm0, zmm2
    cmp rax, 16384
    jne .L12
    vzeroupper
    pop rbp
    ret
```

References

[1] Cabana - a co-designed library for exascale particle simulations. URL https://github.com/ECP-copa/Cabana

[2] P. Balog. P1112: Language support for class layout control. Technical report, ISO JTC1/SC22/WG21 - Papers Mailing List, 2020. URL https://wg21.link/p1112r3

[3] S. Bavikadi, P. R. Sutradhar, K. N. Khasawneh, A. Ganguly, and S. M. Pudukotai Dinakarrao. A Review of In-Memory Computing Architectures for Machine Learning Applications, page 89–94. Association for Computing Machinery, New York, NY, USA, 2017. URL https://doi.org/10.1145/3072959.3073013

32
[4] D. A. Beckingsale, J. Burmark, R. Hornung, H. Jones, W. Killian, A. J. Kunen, O. Pearce, P. Robinson, B. S. RyuJin, and T. R. Scogland. Raja: Portable performance for large-scale scientific applications. In *2019 IEEE/ACM international workshop on performance, portability and productivity in HPC (P3HPC)*, pages 71–81. IEEE, 2019.

[5] M. Bussmann, H. Burau, T. E. Cowan, A. Debus, A. Huebl, G. Juckeland, T. Kluge, W. E. Nagel, R. Pausch, F. Schmitt, U. Schramm, J. Schuchart, and R. Widera. Radiative signatures of the relativistic kelvin-helmholtz instability. In *Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, SC ’13*, pages 5:1–5:12, New York, NY, USA, 2013. ACM, ACM. ISBN 978-1-4503-2378-9. doi: 10.1145/2503210.2504564. URL [http://doi.acm.org/10.1145/2503210.2504564](http://doi.acm.org/10.1145/2503210.2504564).

[6] C. Carvalho. The gap between processor and memory speeds. In *Proc. of IEEE International Conference on Control and Automation*. IEEE Control Systems Society, 2002.

[7] C. Eckert, R. Widera, A. Huebl, B. M. Gruber, S. Bastrakov, B. Worpitz, and A. Grund. mallocMC - Memory Allocator for Many Core Architectures. Feb. 2021. doi: 10.5281/zenodo.4548634. URL [https://doi.org/10.5281/zenodo.4548634](https://doi.org/10.5281/zenodo.4548634).

[8] H. C. Edwards, C. R. Trott, and D. Sunderland. Kokkos: Enabling many-core performance portability through polymorphic memory access patterns. *Journal of Parallel and Distributed Computing*, 74(12):3202 – 3216, 2014. ISSN 0743-7315. doi: https://doi.org/10.1016/j.jpdc.2014.07.003. URL [http://www.sciencedirect.com/science/article/pii/S0743731514001257](http://www.sciencedirect.com/science/article/pii/S0743731514001257).

[9] D. Efrousheva, A. Cholakoska, and A. Tentov. A survey of different approaches for overcoming the processor-memory bottleneck. *International Journal of Computer Science and Information Technology*, 9(2):151–163, 2017.

[10] P. Estérie, J. Falcou, M. Gaunard, and J.-T. Lapresté. Boost.simd: Generic programming for portable simdization. In *Proceedings of the 2014 Workshop on Programming Models for SIMD/Vector Processing*, WPMVP ’14, page 1–8, New York, NY, USA, 2014. Association for Computing Machinery, Association for Computing Machinery. ISBN 9781450326537. doi: 10.1145/2568058.2568063. URL [https://doi.org/10.1145/2568058.2568063](https://doi.org/10.1145/2568058.2568063).

[11] J. e. a. Falcou. Eve - the expressive vector engine. URL [https://jfalcou.github.io/eve/](https://jfalcou.github.io/eve/).

[12] M. Foco, W. S. Moses, V. Vassilev, and M. Wong. P2072: Differentiable programming for C++. Technical report, ISO JTC1/SC22/WG21 - Papers Mailing List, 2021. URL [https://wg21.link/p2072r1](https://wg21.link/p2072r1).
R. Garcia and A. Lumsdaine. Multiarray: a c++ library for generic programming with arrays. *Software: Practice and Experience*, 35(2):159–188, 2005.

P. Gottschling and A. Lumsdaine. Mtl-4. URL [https://www.simunova.com/de/mtl4/](https://www.simunova.com/de/mtl4/).

T. K. S. W. Group. *SYCL™ 2020 Specification (revision 3)*. Khronos Group, 9450 SW Gemini Drive #45043, Beaverton, OR 97008-6018 USA, 2021. URL [https://www.khronos.org/registry/SYCL/specs/sycl-2020/pdf/sycl-2020.pdf](https://www.khronos.org/registry/SYCL/specs/sycl-2020/pdf/sycl-2020.pdf).

A. Gurtovoy and D. Abrahams. The boost c++ metaprogramming library. *cit. on*, page 22, 2002.

J. Hoberock. N4808: Working draft, c++ extensions for parallelism version 2. Technical report, ISO JTC1/SC22/WG21, 2019. URL [https://wg21.link/N4808](https://wg21.link/N4808).

D. Hollmann, C. Trott, M. Hoemmen, and D. Sunderland. P1684: mdarray: An owning multidimensional array analog of mdspan. Technical report, ISO JTC1/SC22/WG21 - Papers Mailing List, 2019. URL [https://wg21.link/p1684r0](https://wg21.link/p1684r0).

H. Homann and F. Laenen. Soax: A generic c++ structure of arrays for handling particles in hpc codes. *Computer Physics Communications*, 224:325–332, 2018.

A. Hübli. Injection control for electrons in laser-driven plasma wakes on the femtosecond time scale. Diploma thesis, Technical University Dresden, 2014.

P. Incardona, A. Leo, Y. Zaluzhnyi, R. Ramaswamy, and I. F. Sbalzarini. Openfpm: A scalable open framework for particle and particle-mesh codes on parallel computers. *Computer Physics Communications*, 241:155–177, 2019. ISSN 0010-4655. doi: [https://doi.org/10.1016/j.cpc.2019.03.007](https://doi.org/10.1016/j.cpc.2019.03.007). URL [https://www.sciencedirect.com/science/article/pii/S0010465519300852](https://www.sciencedirect.com/science/article/pii/S0010465519300852).

V. Innocente. Ultimatesoa: a trivial soa binding to your beloved oo data hierarchy. URL [https://twiki.cern.ch/twiki/bin/view/Main/VIUltimateSOA](https://twiki.cern.ch/twiki/bin/view/Main/VIUltimateSOA).

Intel Corporation. Simd data layout templates (sdlt). URL [https://software.intel.com/content/www/us/en/develop/documentation/cpp-compiler-developer-guide-and-reference/top/compiler-reference/libraries/introduction-to-the-simd-data-layout-templates.html](https://software.intel.com/content/www/us/en/develop/documentation/cpp-compiler-developer-guide-and-reference/top/compiler-reference/libraries/introduction-to-the-simd-data-layout-templates.html).

C. Jabot. P2040: Reflection-based lazy-evaluation. Technical report, ISO JTC1/SC22/WG21 - Papers Mailing List, 2020. URL [https://wg21.link/p2040r0](https://wg21.link/p2040r0).

N. P. Jouppi, C. Young, N. Patil, D. Patterson, G. Agrawal, R. Bajwa, S. Bates, S. Bhatia, N. Boden, A. Borchers, R. Boyle, P.-l. Cantin, C. Chao, C. Clark, J. Coriell, M. Daley, M. Dau, J. Dean, B. Gelb, T. V. Ghaemmaghami, R. Gottipati,
W. Gulland, R. Hagemann, C. R. Ho, D. Hogberg, J. Hu, R. Hundt, D. Hurt, J. Ibarz, A. Jaffey, A. Jaworski, A. Kaplan, H. Khaitan, D. Killebrew, A. Koch, N. Kumar, S. Lacy, J. Laudon, J. Law, D. Le, C. Leary, Z. Liu, K. Lucke, A. Lundin, G. MacKean, A. Maggiore, M. Mahony, K. Miller, R. Nagarajan, R. Narayanaswami, R. Ni, K. Nix, T. Norrie, M. Omernick, N. Penukonda, A. Phelps, J. Ross, M. Ross, A. Salek, E. Samadiani, C. Severn, G. Sizikov, M. Snelham, J. Souter, D. Steinberg, A. Swing, M. Tan, G. Thorson, B. Tian, H. Toma, E. Tuttle, V. Vasudevan, R. Walter, W. Wang, E. Wilcox, and D. H. Yoon. In-datacenter performance analysis of a tensor processing unit. SIGARCH Comput. Archit. News, 45(2):1–12, June 2017. ISSN 0163-5964. doi: 10.1145/3140659.3080246. URL https://doi.org/10.1145/3140659.3080246.

[26] S. Jubertie, I. Masliah, and J. Falcou. Data layout and simd abstraction layers: Decoupling interfaces from implementations. In 2018 International Conference on High Performance Computing Simulation (HPCS), pages 531–538. IEEE, 2018. doi: 10.1109/HPCS.2018.00089.

[27] M. Kretz and V. Lindenstruth. Vc: A c++ library for explicit vectorization. Software: Practice and Experience, 42(11):1409–1430, 2012. doi: https://doi.org/10.1002/spe.1149. URL https://onlinelibrary.wiley.com/doi/abs/10.1002/spe.1149.

[28] W. Liu, K. Zhou, P. Huang, T. Yang, and X. He. Rbc: A memory architecture for improved performance and energy efficiency. Tsinghua Science and Technology, 26(3):347–360, 2021. doi: 10.26599/TST.2019.9010077.

[29] J. Mabille, S. Corlay, W. Vollprecht, and M. Renou. C++ wrappers for simd intrinsics. URL https://github.com/xtensor-stack/xsimd.

[30] S. A. McKee. Reflections on the memory wall. CF ’04, page 162, New York, NY, USA, 2004. Association for Computing Machinery, Association for Computing Machinery. ISBN 1581137419. doi: 10.1145/977091.977115. URL https://doi.org/10.1145/977091.977115.

[31] H. Nguyen. Gpu Gems 3. Addison-Wesley Professional, first edition, 2007. ISBN 9780321545428.

[32] T. Odajima, Y. Kodama, M. Tsuji, M. Matsuda, Y. Maruyama, and M. Sato. Preliminary performance evaluation of the fujitsu a64fx using hpc applications. In 2020 IEEE International Conference on Cluster Computing (CLUSTER), pages 523–530. IEEE, 2020. doi: 10.1109/CLUSTER49012.2020.00075.

[33] T. Pohl. Spec cpu 2017 619.lbm_s benchmark. URL https://www.spec.org/cpu2017/docs/benchmarks/619.lbm_s.html.

[34] T. Pohl, M. Kowarschik, J. Wilke, K. Iglberger, and U. Rüde. Optimization and profiling of the cache performance of parallel lattice boltzmann codes. Parallel Processing Letters, 13(04):549–560, 2003.
[35] Z. Qureshi, V. S. Mailthody, S. W. Min, I.-H. Chung, J. Xiong, and W. mei Hwu. Tearing down the memory wall. *arXiv e-prints*, 2020.

[36] A. Scale. Nsimd: High performance computing simd library. URL [https://agenium-scale.com/en/nsimd-simd](https://agenium-scale.com/en/nsimd-simd).

[37] M. T. Schiller and contributors. Soacontainer. URL [https://gitlab.cern.ch/LHCb0pt/SOAContainer](https://gitlab.cern.ch/LHCb0pt/SOAContainer).

[38] G. Singh, L. Chelini, S. Corda, A. Javed Awan, S. Stuijk, R. Jordans, H. Corporaal, and A.-J. Boonstra. A review of near-memory computing architectures: Opportunities and challenges. In *2018 21st Euromicro Conference on Digital System Design (DSD)*, pages 608–617, 2018. doi: 10.1109/DSD.2018.00106.

[39] Standard Performance Evaluation Corporation. Spec cpu 2017. URL [https://www.spec.org/cpu2017/](https://www.spec.org/cpu2017/).

[40] R. Strzodka. Chapter 31 - abstraction for aos and soa layout in c++. In W. mei W. Hwu, editor, *GPU Computing Gems Jade Edition*, Applications of GPU Computing Series, pages 429–441. Morgan Kaufmann, Boston, 2012. ISBN 978-0-12-385963-1. doi: [https://doi.org/10.1016/B978-0-12-385963-1.00031-9](https://doi.org/10.1016/B978-0-12-385963-1.00031-9). URL [https://www.sciencedirect.com/science/article/pii/B9780123859631000319](https://www.sciencedirect.com/science/article/pii/B9780123859631000319).

[41] A. Sutton. P2237: Metaprogramming. Technical report, ISO JTC1/SC22/WG21 - Papers Mailing List, 2020. URL [https://wg21.link/p2237r0](https://wg21.link/p2237r0).

[42] S. Torii and H. Ishikawa. Zettascaler: liquid immersion cooling manycore based supercomputer. *CANDAR2017 Keynote 3*, 2017.

[43] C. Trott, D. Hollman, D. Lebrun-Grandie, M. Hoemmen, D. Sunderland, H. C. Edwards, B. Adelstein Lelbach, M. Bianco, B. Sander, A. Iliopoulos, and J. Michopoulos. P0009: Mdspan. Technical report, ISO JTC1/SC22/WG21 - Papers Mailing List, 2020. URL [https://wg21.link/p0009r10](https://wg21.link/p0009r10).

[44] C. R. Trott, D. S. Hollman, D. Sunderland, M. F. Hoemmen, C. Edwards, and B. Adelstein-Lelbach. mdspan in c++: A case study in the integration of performance portable features into international language standards. Technical report, Sandia National Lab.(SNL-NM), Albuquerque, NM (United States); Sandia . . . , 2019.

[45] J. Vyskočil. Ultimate Container - user friendly storage types for HPC simulations in C++, May 2021. URL [https://doi.org/10.5281/zenodo.4745536](https://doi.org/10.5281/zenodo.4745536).

[46] H. Wang, J. Zhai, X. Tang, B. Yu, X. Ma, and W. Chen. Spindle: Informed memory access monitoring. In *Proceedings of the 2018 USENIX Conference on Usenix Annual Technical Conference*, USENIX ATC ’18, page 561–573, USA, 2018. USENIX Association. ISBN 9781931971447.
[47] P. Yalamanchili, U. Arshad, Z. Mohammed, P. Garigipati, P. Entschev, B. Kloppenborg, J. Malcolm, and J. Melonakos. ArrayFire - A high performance software library for parallel computing with an easy-to-use API, 2015. URL https://github.com/arrayfire/arrayfire

[48] K. Yee. Numerical solution of initial boundary value problems involving maxwell’s equations in isotropic media. *IEEE Transactions on Antennas and Propagation*, 14 (3):302–307, 1966. doi: 10.1109/TAP.1966.1138693.

[49] E. Zenker, B. Worpitz, R. Widera, A. Huebl, G. Juckeland, A. Knüpfer, W. E. Nagel, and M. Bussmann. Alpaka—an abstraction library for parallel kernel acceleration. In *2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)*, pages 631–640. IEEE Computer Society, May 2016. URL http://arxiv.org/abs/1602.08477
Author Biography

Bernhard Manfred Gruber is a PhD student at CERN in the department of software for experimental physics, where he focuses on performance portable memory layout abstractions in C++. He previously worked as a software engineer at CERN on real-time software and embedded PROFINET firmware for the cryogenics instrumentation and quench protection of the LHC and the ITER fusion experiment. Before CERN, Bernhard worked at RISC Software GmbH on geometric modeling tools for aerospace engineering and the simulation and visualization of industrial machining processes. He lectured briefly at the University of Applied Sciences Upper Austria, from which he received an M.Sc. in Software Engineering in 2016.

Alexander Matthes studied computer science at the TU Dresden. During his studies he worked on developing and maintaining simulations and visualizations of a particle accelerator and a high-performance laser facility at the Helmholtz-Zentrum Dresden - Rossendorf. His diploma thesis on in-situ visualization of simulations got him in touch with HPC GPUs, many- and multi-core architectures. With the gained expertise in C++ template meta programming, he created an abstraction library for high performance memory access on different architecture. Later, Alex developed tools for remote sensing of resources using satellite images. In 2020 he joined LogMeIn to work on state-of-the-art video conference solutions.

René Widera finished his education as IT specialist for application development at the Technical University Dresden (Germany) in 2009. Since 2019 he leads the technical software development parts of the Computational Radiation Physics group at Helmholtz-Zentrum Dresden-Rossendorf (Germany). PIConGPU the world’s fastest 3D3V electromagnetic particle-in-cell code for plasma physics and the heterogeneous kernel abstraction library alpaka are the most prominent applications and libraries he is contributing. He is a co-author of “Radiative Signatures of the Relativistic Kelvin-Helmholtz Instability”, one of the six finalists of the Super Computing 2013 Gordon Bell competition.

Michael Bussmann is founding manager of the Center for Advanced systems Understanding. A theoretical plasma physicist by training, Michael’s interest are in high performance computing, real-time, streaming and large-scale data analytics, machine learning, in-situ visualization and portable solutions for parallel programming. Michael is active in bridging the gap across disciplines, working in astrophysics, particle physics, accelerator physics, photon science and medical physics.
Jakob Blomer is a staff computer scientist in the scientific software group at CERN. His research interests include distributed storage systems and data organization for analytics. He authored the CernVM File System and he drives the R&D effort on ROOT RNTuple, a columnar file format for HEP. Jakob received a PhD in computer science from the Technical University of Munich in 2012. Before his current post, he was a Marie Curie fellow at CERN and a visiting scholar at Stanford University.

Guilherme Amadio is a scientific software developer at CERN. His work focuses on performance optimization of Monte Carlo detector simulations and on research for porting them onto GPUs. He received his Ph.D. in aerospace engineering from the University of Illinois at Urbana-Champaign in 2014, and M.Sc. degree in physics from the University of Tokyo in 2007.