Kinetic surface roughening and wafer bow control in heteroepitaxial growth of 3C-SiC on Si(111) substrates

Li Wang1, Glenn Walker2, Jessica Chai2, Alan Iacopi2, Alanna Fernandes2 & Sima Dimitrijev1

A thin, chemically inert 3C-SiC layer between GaN and Si helps not only to avoid the “melt-back” effect, but also to inhibit the crack generation in the grown GaN layers. The quality of GaN layer is heavily dependent on the unique properties of the available 3C-SiC/Si templates. In this paper, the parameters influencing the roughness, crystalline quality, and wafer bow are investigated and engineered to obtain high quality, low roughness 3C-SiC/Si templates suitable for subsequent GaN growth and device processing. Kinetic surface roughening and SiC growth mechanisms, which depend on both deposition temperature and off-cut angle, are reported for heteroepitaxial growth of 3C-SiC on Si substrates. The narrower terrace width on 4° off-axis Si enhances the step-flow growth at 1200 °C, with the roughness of 3C-SiC remaining constant with increasing thickness, corresponding to a scaling exponent of zero. Crack-free 3C-SiC grown on 150-mm Si substrate with a wafer bow of less than 20 μm was achieved. Both concave and convex wafer bow can be obtained by in situ tuning of the deposited SiC layer thicknesses. The 3C-SiC grown on off-axis Si, compared to that grown on on-axis Si, has lower surface roughness, better crystallinity, and smaller bow magnitude.

Cubic silicon carbide (3C-SiC) grown on Si has many applications due to its low cost, chemical inertness, low lattice mismatch to III-nitrides and graphene, large bandgap, and excellent mechanical properties1–5. For example, the use of a thin, chemically inert SiC buffer layer between GaN and Si can prevent the “melt-back” etching effect, which is often observed for direct GaN on Si deposition1; the excellent lattice and thermal match between SiC and GaN has also been shown to result in crack-free GaN films grown on SiC/Si templates2; furthermore, AlGaN/GaN high electron mobility transistors6 and light-emitting diodes7, fabricated on 3C-SiC/Si substrates, have been demonstrated. In addition, the large refractive index difference between SiC and AlN enabled the fabrication of AlN/SiC distributed Bragg reflector (DBR) to enhance the light reflectance for nitrides deposited on Si substrates8.

Previous studies have shown that the strain relaxation and dislocation density reduction in the grown GaN/3C-SiC/Si layers are affected by the thickness, roughness, off-cut angle, curvature magnitude and shape of the 3C-SiC/Si template3,9–11. Both thin (50 nm) and thick (2500 nm) SiC films have been reported to lead to the generation of cracks in GaN layers1,11, whereas an intermediate thickness of 700 ~ 1000 nm 3C-SiC/Si acted as the best template to suppress crack generation. The roughness of SiC was found to increase with its thickness9,11,12, and that a reduction of surface roughness by mechanical polishing led to an improvement in GaN crystalline quality and a reduced wafer bow9. By using SiC grown on 4° off-axis Si substrate, a reduction in the threading dislocation density in GaN was observed9. Concave wafer bending in SiC/Si(111) is preferred because it can counteract the convex wafer bending in the grown GaN/AlN/SiC/Si system9. Therefore, in order to inhibit crack generation and reduce dislocation density in

1Queensland Micro- and Nanotechnology Centre, Griffith University, Nathan, QLD, 4111, Australia. 2Bluglass Ltd., 74 Asquith Street, Silverwater, NSW, 2128, Australia. Correspondence and requests for materials should be addressed to L.W. (email: l.wang@griffith.edu.au)
GaN grown on 3C-SiC/Si templates, the thickness, roughness, off-cut angle, and wafer bow of the SiC/Si template need to be carefully selected. In this paper, the impact of growth temperature and substrate off-cut angle on 3C-SiC roughness, crystalline quality, and wafer bow are investigated. For SiC grown on on-axis Si, the SiC surface roughness is found to increase with thickness. In contrast, SiC deposited on off-axis Si has a constant surface roughness, being independent of film thickness, consistent with what is expected for a step-flow growth mode. The growth and roughening mechanisms for 3C-SiC are proposed, based on the surface morphology and roughness evolution characteristics. Furthermore, both concave and convex wafer bow can be obtained by adjusting SiC thickness deposited on both sides of a Si wafer.

Results and Discussions

Kinetic roughening of grown SiC film. According to the kinetic roughening theory, RMS roughness $\omega$ increases as a power law with growth time:

$$\omega \sim t^{\beta},$$

where $t$ is growth time and $\beta$ is scaling exponent, which is a measure of how fast the surface roughness develops. A high $\beta$ value is indicative of the dominance of three-dimensional (3D) growth modes, resulting in high roughness films for thick films. A low $\beta$ value indicates that there is a competition between two-dimensional (2D) and 3D growth modes, with the 2D growth mode proportionally more dominant for lower $\beta$ values. True layer-by-layer and step-flow growth mode occur for a $\beta$ value of zero, indicating that roughness is independent of film thicknesses. Because the SiC thickness is linearly proportional to growth time, therefore, one could replace time $t$ by thickness $h$ in equation 1:

$$\omega \sim h^{\beta},$$

The root mean square (RMS) roughness of grown 3C-SiC was measured in a 5 $\mu$m $\times$ 5 $\mu$m area using non-contact atomic-force microscope (AFM). The dependence of SiC RMS roughness on thickness is shown in Fig. 1(a,b), in log-log scale, and the scaling exponent was calculated by linear regression. A sharp increase in roughness with SiC thickness was seen for SiC grown at 1000 °C, with a smaller scaling exponent being observed for off-axis wafer ($\beta = 0.71$) compared to that for on-axis wafer ($\beta = 0.94$).

The two most important kinetic energy parameters involved in epitaxial growth are surface diffusion barrier and the Ehrlich-Schwoebel (ES) step-edge barrier (deposition of surface adatoms at the hills of the rough surface because of the presence of step-down barrier). In the chemical vapour deposition process, diffusion dominated surface smoothing process is competing with roughening process caused by ES step-edge barrier, random ballistic deposition, shadowing effect, and nucleation of three dimensional SiC islands on the terraces. Due to the relatively shorter diffusion length at the deposition temperature of 1000 °C, the roughening process played a much more significant role, which in turn, led to the roughening of the surface with growth time. Therefore, the surface morphology is dominated by random 3D nucleation centres, as already reported in ref. 12. The denser steps on off-axis Si contributes towards the smoothening process as step-flow growth is enhanced on vicinal substrates, which resulted in a smaller $\beta$ than that of on-axis wafer as shown in Fig. 1(a). When the growth temperature was raised
to 1200 °C, the scaling exponent $\beta$ was found to reach approximately zero (shown in Fig. 1(b)) for SiC grown on 4° off-axis Si substrate with a saturated RMS roughness of 3.99 ± 0.2 nm. It is important to note that the majority of this roughness was inherited from the ~100 nm SiC that was deposited at 1000 °C (in the specific case of $\beta = 0$, the roughness is likely dominated by initial nucleation conditions). When the temperature was raised from 1000 to 1200 °C, the RMS roughness of this ~100 nm SiC was found to increase from less than 2 nm to ~3.61 nm and 3.81 nm for on-axis and off-axis wafers, respectively. In the future, techniques such as adjusting the growth temperature and using thinner SiC films will be explored with the aim of reducing the roughness of this SiC barrier layer.

The AFM top-view surface morphology of SiC grown at 1200 °C is shown in Fig. 2 (for off-axis) and Fig. 3 (for on-axis). Steps parallel to [110]/[110] direction can be seen in Fig. 2 for off-axis wafers, they indicate that the SiC growth proceeds in a steady step-flow mode, meaning that the adsorbed atoms have sufficient diffusion energy to reach the step edges, resulting in well-controlled lateral growth. In addition, the incoming precursor fluxes were also controlled in a condition where 3D nucleation is minimized or inhibited on the terraces. As a comparison, the scaling exponent $\beta$ for on-axis wafers reduced from 0.94 to 0.49 when the growth temperature was raised from 1000 to 1200 °C, yet it still resulted in a significant roughness increase with film thickness (the RMS roughness increased from 6.31 ± 0.3 nm at a thickness of ~362 nm to 9.60 ± 0.3 nm at a thickness of ~550 nm, and to 10.61 ± 0.3 nm at a thickness of ~1000 nm). The domain size (AFM top-view image shown in Fig. 3) increased with thickness, indicating the lateral coalescence of domains, but 3D growth still dominated due to insufficient surface diffusion energy relative to its larger terrace width. The ~550 nm on-axis SiC (RMS roughness of ~9.60 nm) is smoother than the SiC grown at a similar temperature of 1220 °C by another group (RMS roughness of larger than 18 nm for ~500 nm 3C-SiC)\textsuperscript{11}, but rougher than the SiC grown at a higher temperature of 1350 °C (RMS roughness of 2.9 nm for ~500 nm)\textsuperscript{17}, indicating that the elevated temperature aids the smoothening process during the deposition of SiC.

Figure 2. AFM top-view morphology of SiC(111) grown on 4° off-axis Si(111) at 1200 °C with different thicknesses: (a) 365 ± 5 nm, (b) 556 ± 10 nm, (c) 1000 ± 15 nm, scan area is 5µm × 5µm, the value of the RMS roughness is constant at 3.99 ± 0.2 nm.

Figure 3. AFM top-view morphology of SiC(111) grown on on-axis Si(111) at 1200 °C with different thicknesses (scan area is 5µm × 5µm): (a) 365 ± 5 nm (RMS roughness is 6.31 ± 0.3 nm), (b) 556 ± 10 nm (RMS roughness is 9.60 ± 0.3 nm), (c) 1000 ± 15 nm (RMS roughness is 10.61 ± 0.3 nm).
Growth models for 3C-SiC deposition on on-axis and off-axis Si substrates. Based on the roughness evolution and surface morphology seen in SiC film deposited at 1200 °C on substrates with different off-cut angles, growth mechanisms for SiC grown on on-axis and off-axis Si are proposed and illustrated in Fig. 4. In the case of on-axis surface, regular surface steps with height $h_{on}$ are separated by the distance $l_{on}$, when the impinging atoms are adsorbed on the surface, they diffuse either to a step edge or to form 3D nucleation centres on the terraces as illustrated in Fig. 4(a). For example, after depositing 18 atoms, wedding-cake type growth mounds are formed on the surface, as shown in Fig. 4(b), which leads to an increase in overall roughness. As shown in Fig. 4(c), for 4° off-axis Si, it has surface steps with height $h_{off}$ which are separated by the equal distance $l_{off}$, which is equal or less than half of $l_{on}$ (the terrace width of on-axis and off-axis Si was investigated by AFM and the results were published in ref. 12). The required diffusion length is therefore at least halved for an adatom to incorporate into a step edge, and as a result, steady step-flow growth is achieved on off-axis wafer as shown in Fig. 4(d), where the roughness remained constant with increasing thickness.

Crystallinity analysis. The crystalline quality of grown SiC was evaluated by the high resolution X-ray diffraction (HRXRD) rocking curve (RC) measurements (shown in Fig. 5). Narrower full-width at half-maximum (FWHM) of 3C-SiC(111) peak was observed for SiC grown on off-axis substrates in comparison to that grown on on-axis substrates at both growth temperatures. A reduction in FWHM with increasing thickness was seen for all films due to the better coalescence and the reduction in defects density, as the broadening of FWHM is mainly caused by domain tilting and presence of defects leading
SiC deposition, a sandwich structure was built, where both sides of the Si substrates were coated with SiC films, then the wafer bow was measured before and after removing the backside SiC by plasma etching.

Table 1. The radius of curvature and bow data for the bare Si substrates and deposited SiC/Si wafers.

| Azimuthal angle | Bare Si | After SiC deposition | After removing backside SiC |
|-----------------|---------|----------------------|-----------------------------|
|                 | Radius (m) | Bow (μm) | Radius (μm) | Bow (μm) | Radius (m) | Bow (μm) | Stress (MPa) |
| On-axis SiC/Si(111) | 0 | 716.25 | 2.61 | 88.90 | 19.98 | 32.38 | 55.42 | 752.70 |
|                 | 90 | 978.90 | 2.74 | 108.39 | 16.61 | 30.12 | 59.79 | 750.20 |
| Off-axis SiC/Si(111) | 0 | 258.43 | 8.08 | 112.27 | 16.16 | 23.15 | 76.75 | 1077.80 |
|                 | 90 | 217.25 | 8.37 | 258.93 | 7.37 | 24.99 | 71.54 | 1021.70 |

Table 1. The radius of curvature and bow data for the bare Si substrates and deposited SiC/Si wafers.

After SiC deposition, a sandwich structure was built, where both sides of the Si substrates were coated with SiC films, then the wafer bow was measured before and after removing the backside SiC by plasma etching.

Wafer curvature and stress analysis. In addition to surface roughness and crystal quality concerns, stress-induced cracks and wafer bow have hindered the development and application of 3C-SiC/Si(111) based technology. Most of the SiC low-pressure chemical vapour deposition (LPCVD) reactors use a susceptor to hold the Si substrates, which can only deposit SiC layer on the top-side of the substrates. Moreover, the quantity of the wafers that can be processed in one run is also limited by the diameter of the susceptor, generally up to three 50-mm wafers or one 150-mm wafer. For the custom-made LPCVD reactor used in this investigation, Si wafers are supported vertically in a boat thereby exposing both sides of the wafer to deposition. The schematic illustration of the reactor is similar to what is shown in ref. 22, which enables the deposition of SiC on both sides of the Si wafers. This LPCVD reactor also results in parallel/batch processing; up to seven 150-mm Si wafers can be produced in a single run with excellent thickness uniformity. A new production model of this LPCVD reactor, named Epiflux, co-developed by SPP Process Technology Systems Ltd (SPTS, a leading semiconductor equipment manufacturer) and Griffith University, has demonstrated the ability to deposit SiC uniformly on 300-mm Si wafers. The Epiflux system has the capacity to process up to 50, 300-mm wafers or a larger number of smaller wafers, for example, up to 150, 150-mm wafers. In this paper, wafer bow of the bare Si substrates (single-side polished, SSP) and grown 3C-SiC/Si(111) structure was measured using a Tencor Flexus 2320 system (will be shown in next section), which is negligible in comparison to the curvature-induced broadening in the FWHM of 3C-SiC(111) peak. The calculated curvature-induced broadening is less than 0.01° based on the curvature radius measured by Tencor Flexus 2320 system and the results are presented in Table 1 and Fig. 6. The SiC thickness uniformity across 150-mm wafer is 99.2 ± 0.5% at 1000 °C, decreasing slightly to 98.5 ± 0.8% at 1200 °C (with 10 mm edge exclusion). Curvature scans were performed along two perpendicular axes, at azimuthal angle 0°, the scan direction is parallel to the wafer flat, whereas at 90°, the scan direction is normal to the wafer flat, which enable us to investigate whether the bow and stress are orientation dependent as previously reported in the literature. The bow of bare 675 ± 25 μm Si wafer varied from 2.61 μm to 8.37 μm. After SiC deposition, a sandwich structure was built, where both sides of the Si substrate were coated with 750 ± 80 nm SiC film (shown in Fig. 6(a,b)). The on-axis wafer, with its single polished surface facing...
the pumping end, has a slightly thicker (~50 nm more) SiC layer deposited at the back (this is because the growth rate across the chamber slightly reduced with its position moving towards the pumping end), ended with a maximum convex/positive bow value of 19.98 μm (the corresponding radius of curvature is 88.90 m). In the case of the off-axis wafer, with its single polished surface facing the incoming gases, has a slightly thicker SiC layer deposited on the front side, a concave/negative bow shape (up to −16.16 μm) was observed. Due to the mismatch in lattice constant and thermal expansion coefficients, the grown SiC layer has a tensile residual stress after cooling the samples to room temperature, which is more pronounced for the thicker SiC layer, resulting in the wafer always bending towards the thicker SiC coated side. These results demonstrate that the wafer bow shape can be tuned by adjusting the SiC layer thickness deposited at the both sides of the Si substrate. The off-axis 3C-SiC/Si has smaller bow magnitude compared to the on-axis SiC/Si wafer.

After etching the SiC layer deposited on the back of Si substrate using a plasma etcher (shown in Fig. 6(c) and detailed data can be found in Table 1), the maximum bow increased from less than 20 μm to 59.79 μm and 76.75 μm for on-axis and off-axis wafers respectively. These results demonstrate that double-side SiC deposition can mediate the bow of the wafer, making it more suitable for subsequent device-related processing (According to Semi standard M1-0600, 150-mm wafers need to have a bow value of less than 60 μm to be processed in semiconductor processing equipment). The previously reported radius of curvature for 700 ~ 800 nm SiC(111) grown on 4 inch Si(111) at 1350 °C ranged from 2 m to 10 m9. In contrast, using our double-sided SiC coating technique, the observed minimum radius of curvature in this investigation is found to be 88.90 m and 112.27 m for ~750 nm SiC film grown on 150-mm on-axis and off-axis Si(111), respectively. Therefore, the double-side SiC deposition, performed at relatively lower temperature, minimized the wafer curvature compared to single-side SiC deposition performed at higher temperature.

It is found that the average residue stress for on-axis wafer is not azimuthal angle dependent, with an average value of 751.40 ± 1.20 MPa at a deposition temperature of 1200 °C, which is ~10% increase compared with the stress value observed at a deposition temperature of 1000 °C12. The residue stress for off-axis wafer varied slightly from 1077.80 MPa at 0° to 1021.70 MPa at 90° at a deposition temperature of 1200 °C, but not as strongly as it was seen at 1000 °C (737 MPa at 0° and 930 MPa at 90°)12. However, the bow magnitude was found to be orientation dependent, and the bow magnitude for the off-axis
3C-SiC/Si wafer reduced dramatically by 50% from 16.16 μm at 0° to 7.37 μm at 90° (the bare off-axis Si wafer has very similar bow value of ~8.20 μm), meaning that the direction parallel to the step edges has a smaller wafer bow.

**Conclusions**

In conclusion, step-flow dominated 3C-SiC growth is demonstrated at 1200°C on 4° off-axis 150-mm Si substrates with a kinetic scaling exponent of zero. In contrast, 3D growth dominated deposition was observed for on-axis 3C-SiC/Si, as indicated by a large kinetic scaling factor of 0.49. Elevating the growth temperature from 1000°C to 1200°C enhances the surface diffusion length of the surface adatoms, and as a result, the growth mechanism changes from three dimensional island formation to step-flow mode. For ~1100 nm 3C-SiC grown on off-axis substrate, the RMS roughness is 3.99 ± 0.2 nm with a RC FWHM of 0.43°. Double-side SiC coating is demonstrated to be an effective way to minimize wafer bow, with a bow value of smaller than 20 μm compared to a value of 76.75 μm for single-side SiC deposition. Concave and convex bow shapes can be achieved in situ by tuning the SiC layer thicknesses deposited on the two-side of the Si substrate. The bow magnitude was found to be orientation dependent for off-axis 3C-SiC/Si wafer, reducing dramatically by 50% from 16.16 μm at 0° to 7.37 μm at 90° (relative to the wafer flat). The 3C-SiC grown on off-axis Si, compared to that grown on on-axis Si, has smaller surface roughness, narrower FWHM of SiC(111) peak, and smaller bow magnitude.

**Methods**

**Growth of 3C-SiC films.** 3C-SiC films with thickness ranging from 10 to 1110 nm were deposited on both on-axis (off cut angle < 0.5°) and 4° off-axis (towards [110]) 150-mm Si(111) SSP substrates, using a custom-made LPCVD reactor. After removing the oxide layer from the Si substrate, using 1.0 sccm silane (SiH₄), a carbonisation step was initiated at 750°C to convert the top surface of Si substrate using a custom-made LPCVD reactor. After removing the oxide layer from the Si substrate, using 1.0 sccm silane (SiH₄), a carbonisation step was initiated at 750°C to convert the top surface of Si substrate into SiC using propylene (C₃H₆). The epitaxial growth of SiC was performed using alternating supply epitaxy (ASE) at temperatures of 1000°C and 1200°C. SiH₄ and C₃H₆ were used as Si-containing and C-containing precursors, respectively. For SiC films grown at 1200°C, around 100 nm 3C-SiC layer was initially grown at 1000°C to avoid Si void formation during the temperature ramping from 1000°C to 1200°C.

**Characterisation of SiC films.** AFM measurements were performed using Park NX20 under non-contact mode to investigate the morphology and root mean square roughness. X-ray diffraction measurements were performed with a Panalytical Empyrean x-ray diffractometer using Cu Kα1 radiation (λ = 1.5405980 Å); it has a high resolution four-crystal Ge (220) asymmetrical incident beam monochromator and a PIXcel-3D detector with a fixed anti-scatter slit. The PIXcel detector is used in the Open Detector mode for the rocking curve measurements. Top-view surface morphology was observed using a JEOL JSM-6510LV scanning electron microscope. A Tencor Flexus 2320 system was used to measure wafer curvature before and after SiC deposition. The curvature measurements were performed along the diameter of 150-mm wafers with 15 mm edge exclusion. The biaxial stress for SiC films was calculated on wafer curvature before and after SiC deposition. The curvature measurements were performed along the diameter of 150-mm wafers with 15 mm edge exclusion. The biaxial stress for SiC films was calculated on wafer curvature before and after SiC deposition. The curvature measurements were performed along the diameter of 150-mm wafers with 15 mm edge exclusion. The biaxial stress for SiC films was calculated on wafer curvature before and after SiC deposition. The curvature measurements were performed along the diameter of 150-mm wafers with 15 mm edge exclusion.

**References**

1. Kroto, A. & Dadgar, A. GaN-based optoelectronics on silicon substrates. *Mater. Sci. Eng., B* **93**, 77–84 (2002).
2. Komiyama, J., Abe, Y., Suzuki, S. & Nakanih, H. Suppression of crack generation in GaN epitaxy on Si using cubic SiC as intermediate layers. *Appl. Phys. Lett.* **88**, 091901–091903 (2006).
3. Komiyama, J., Abe, Y., Suzuki, S. & Nakanih, H. Stress reduction in epitaxial GaN films on Si using cubic SiC as intermediate layers. *J. Appl. Phys.* **100**, 033519–033515 (2006).
4. Aristov, V. et al. Graphene Synthesis on Cubic SiC/Si Wafers. Perspectives for Mass Production of Graphene-Based Electronic Devices. *Nano Lett.* **10**, 992–995 (2010).
5. Phan, H. P. et al. Fundamental piezoresistive coefficients of p-type single crystalline 3C-SiC. *Appl. Phys. Lett.* **104**, 111905 (2014).
6. Cordier, Y. et al. AlGaN/GaN high electron mobility transistors grown on 3C-SiC/Si(111). *J. Cryst. Growth* **310**, 4417–4423 (2008).
7. Zhu, Y. H., Zhang, J. C., Chen, Z. T. & Egawa, T. Demonstration on GaN-based light-emitting diodes grown on 3C-SiC/Si(111). *J. Appl. Phys.* **106**, 124506 (2009).
8. Massoubre, D. et al. 3C-SiC/AIN DBR for GaN-LED on silicon substrate. *8th International Workshop on Nitride Semiconductors* (IWN, 2014).
9. Cordier, Y. et al. Influence of 3C-SiC/Si(111) template properties on the strain relaxation in thick GaN films. *J. Cryst. Growth* **398**, 23–32 (2014).
10. Komiyama, J., Abe, Y., Suzuki, S. & Nakanih, H. Suppression of crack generation in GaN epitaxy on Si using cubic SiC as intermediate layers. *Appl. Phys. Lett.* **88**, 091901 (2006).
11. Katagiri, M. et al. MOVPE growth of GaN on Si substrate with 3C-SiC buffer layer. *Japanese Journal of Applied Physics* **53**, 05FL09 (2014).
12. Wang, L. et al. Misorientation dependent epiayer tilting and stress distribution in heteroepitaxially grown silicon carbide on silicon (111) substrate. *Thin Solid Films* **564**, 39–44 (2014).
13. Johnson, M. D. et al. Stable and unstable growth in molecular beam epitaxy. *Phys. Rev. Lett.* **72**, 116–119 (1994).
14. Li, S.-C., Han, Y., Jia, J.-F., Xue, Q.-K. & Liu, F. Determination of the Ehrlich-Schwoebel barrier in epitaxial growth of thin films. *Phys. Rev. B* **74** (2006).
15. Karabacak, T. Thin-film growth dynamics with shadowing and re-emission effects. *Journal of Nanophotonics* **5**, 052501 (2011).
16. Smith, D. L. *Thin-film deposition: principles and practice*. 162, (McGraw-Hill, Inc., 1995).
17. Portail, M., Zielinski, M., Chassagne, T., Roy, S. & Nemoz, M. Comparative study of the role of the nucleation stage on the final crystalline quality of (111) and (100) silicon carbide films deposited on silicon substrates. J. Appl. Phys. 105, 083505 (2009).
18. Wang, L. et al. Curvature correction of FWHM in the x-ray rocking curve of bent heteroepitaxial films. Chin. Phys. Lett. 26, 076104 (2009).
19. H. Matsunami & Kimoto, T. Step-controlled epitaxial growth of SiC: high quality homoepitaxy. Mat. Sci. Eng. R 20, 125–166 (1997).
20. H.P., L. & Davis, R. F. Thermal stress in heteroepitaxial beta silicon carbide thin films grown on silicon substrate. J. Electrochem. Soc. 131, 3014–3018 (1984).
21. Severino, A. Growth and processing of heteroepitaxial 3C-SiC films for electronic devices applications (2012).
22. Nagasawa, H. & Yagi, K. 3C-SiC single-crystal films grown on 6-inch substrates. Phys. Stat. Sol. (b) 202, 335–358 (1997).
23. Available at: http://www.semiconductor-today.com/news_items/2011/MAY/SPTS_270511.html (Accessed 10th August 2015).
24. Massoubre, D. et al. Single-crystalline 3C-SiC thin-film on large Si substrate for photonic applications. NSTI-Nanotech 2014 2, 416–419 (2014).
25. Severino, A. et al. High-quality 6 inch (111) 3C-SiC films grown on off-axis (111) Si substrates. Thin Solid Films 518, S165–S169 (2010).

Acknowledgements
The SiC deposition, performed at Queensland Microtechnology Facility, Griffith University, Australia, was funded by SPTS Technologies (San Jose, CA, USA), linkage grant (LP150100153) from Australian Research Council, and Queensland State Government grant entitled “Semiconductor Microfabrication Program”. This work was performed in part at the Queensland Node of the Australian National Fabrication Facility, a company established under the National Collaborative Research Infrastructure Strategy to provide nano and micro-fabrication facilities for Australia’s researchers. The high resolution XRD measurements were performed at Bluglass Ltd. Australia.

Author Contributions
L.W., A.I. and G.W. conceived the experiments. L.W. and G.W. performed the experiments. L.W. analysed the data, wrote the manuscript and prepared the figures. A.F. did the XRD measurements. J.C. participated in discussion through the work. J.C. and S.D. assisted with interpretation of the results and structuring of the manuscript. All authors contributed through scientific discussions and reviewed the manuscript.

Additional Information
Competing financial interests: The authors declare no competing financial interests.

How to cite this article: Wang, L. et al. Kinetic surface roughening and wafer bow control in heteroepitaxial growth of 3C-SiC on Si(111) substrates. Sci. Rep. 5, 15423; doi: 10.1038/srep15423 (2015).

This work is licensed under a Creative Commons Attribution 4.0 International License. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in the credit line; if the material is not included under the Creative Commons license, users will need to obtain permission from the license holder to reproduce the material. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/