Article

Optimization of Feedback FET with Asymmetric Source Drain Doping Profile

Inyoung Lee 1, Hyojin Park 1, Quan The Nguyen 1, Garam Kim 1, Seongjae Cho 2, and Ilhwan Cho 1,*

1 Department of Electronic Engineering, Myongji University, Yongin-si 17058, Gyeonggi-do, Korea; 98chapssal@naver.com (I.L.); oct95@naver.com (H.P.); quinn523@mju.ac.kr (Q.T.N.); garamkim@mju.ac.kr (G.K.)

2 Department of Electronic Engineering, Gachon University, Seongnam-si 13120, Gyeonggi-do, Korea

* Correspondence: felixcho@gachon.ac.kr (S.C.); ilcho77@mju.ac.kr (I.C.)

Abstract: A feedback field-effect transistor (FBFET) is a novel device that uses a positive feedback mechanism. FBFET has a high on-/off ratio and is expected to realize ideal switching characteristics through steep changes from off-state to on-state. In this paper, we propose and optimize FBFET devices with asymmetric source/drain doping concentrations. Additionally, we discuss the changes in electrical characteristics across various channel length and channel thickness conditions and compare them with those of FBFET with a symmetric source/drain. This shows that FBFET with an asymmetric source/drain has a higher on-/off ratio than FBFET with a symmetric source/drain.

Keywords: feedback field-effect transistor (FBFET); device optimization; on–off current ratio; subthreshold swing; TCAD

1. Introduction

Metal-oxide-semiconductor field-effect transistors (MOSFETs) have been scaled down over forty years to achieve a high density, low power consumption, and high on-current [1–4]. In order to improve the performance and integration of MOSFETs, research on reduction has been in progress for a long time [3–6]. Various problems, such as an increase in leakage current and drain-induced barrier lowering, have been raised in the reduction in MOSFETs [2–7]. In order to overcome such MOSFET problems, various studies have attempted to change the device structure or operation mechanism [8–11]. The devices that have been proposed to overcome the limitations of MOSFETs include a tunneling field-effect transistor (TFET) [12–14], impact-ionization MOSFET (i-MOSFET) [12–17], nano electron mechanical field-effect transistor (NEMFET), and ferroelectric negative-capacitance field-effect transistor (NCFET) [18–20].

Among novel devices, the feedback field-effect transistor (FBFET) creates a potential well inside a channel and operates through a feedback phenomenon due to electron and hole movement. MOSFET cannot have subthreshold swings (S) below 60 mV/dec, whereas FBFET can have S below 60 mV/dec and a relatively high on-current level [21]. To improve FBFET’s performance characteristics, such as the on/off ratio and S value, FBFET devices with various structures have been studied. A nanowire (NW) FBFET [22], which contains a nanowire channel, can obtain a large on/off ratio and small S value compared with conventional FBFET. The use of a two-stack silicon on insulator (SOI) FBFET and three-stack SOI FBFET [23] has been proposed; these can obtain a high on-current by increasing the effective channel width by stacking the gate all around (GAA) channel. Thus, a reduction in power consumption can be achieved [24].

If a nanowire structure is adopted or a non-silicon material is used, a high level of performance improvement can be obtained, but it is difficult to avoid increasing the
process complexity and experiencing related problems. In this study, we describe research results that can improve the performance of the double gate FBFET, which is easier to manufacture than the NW FBFET, by optimizing the structure parameters of the device. In addition to the influence of conventional parameters on the device, guidelines for the performance improvement of FBFET devices are presented through an asymmetric source–drain structure.

2. Device Structure and Methods

A schematic diagram of the FBFET is shown in Figure 1a, and the mesh was set up for device simulation as described in Figure 1b. Mesh was set up tightly at 1 nm × 1 nm at the silicon region, where a feedback phenomenon occurred. To reduce the computational complexity, a minimum mesh size of 1 nm × 5 nm was used in other areas, such as the oxide, poly silicon gate region. The proposed device had a p-type and n-type poly silicon twin gate structure. The intrinsic (P-) channel formed a virtual junction through two different gates which had different dopants and work functions. This work was carried out with a two-dimensional simulation structure and the overall electrical characteristics and their variations were investigated using a technology computer-aided design (TCAD) simulator (Silvaco Atlas, version 5.20.2 R). To demonstrate the electrical characteristics of the device, several models were applied within the process of simulation. The models and parameters included Shockley–Read–Hall (SRH) recombination, a surface SRH model for the respective interface, Auger recombination resembling for mobility (affected by concentration and temperature), generation and recombination mechanisms, and carrier lifetime estimation. Simulations also included inter band tunneling and quantum insight models to compute the quantum tunneling. The impact ionization mechanism of FBFETs was found to be negligible in previous studies, so it was not considered in this study [11,22,25,26].

Figure 1. Proposed architecture: (a) scheme structure of dual-gate feedback field-effect transistor, (b) mesh set up for device simulation, (c) transfer characteristic, and (d) transient characteristic at the previous bias condition background.
The important device parameters used in the simulation are listed in Table 1. Figure 1c shows the transfer characteristics of the device with the default device parameters. It can be seen that steep switching occurred at the place where the off-current region changed to the on-current region, and a sufficient on-off current ratio of $10^7$ could be obtained. Additionally, as shown in Figure 1d, an extremely short time of within 25 µs was required to change the off-state to on-state. This work represents an attempt to create structures utilizing commonly used materials to achieve a high performance. Thus, the device was made using silicon (Si) or silicon-product materials; specifically, for the source, drain, and channel we considered the use of Si with different doping types and concentrations. The gate dielectric material used was silicon dioxide ($\text{SiO}_2$), which was thought to be more reliable and compatible. However, it is expected that the optimization data obtained in this study can be applied even if the gate oxide is changed to a high-k dielectric.

### Table 1. Default parameters of the FBFET simulation structure.

| Parameter                                    | Value [unit]          |
|----------------------------------------------|-----------------------|
| Channel length ($L_G$)                       | 130 [nm]              |
| Silicon channel thickness ($T_{Si}$)         | 22 [nm]               |
| Poly-silicon gate thickness ($T_G$)          | 130 [nm]              |
| Control gate/fixed gate length ($L_{CG}/L_{FG}$) | 63.5 [nm]          |
| Gate dielectric thickness ($T_{OX}$)         | 3 [nm]                |
| Source/drain length ($L_S/L_D$)              | 10 [nm]               |
| Source/drain doping concentration            | $1 \times 10^{19}$ [cm$^{-3}$] |
| Channel doping concentration                 | $1 \times 10^{15}$ [cm$^{-3}$] |
| Control gate/fixed gate doping concentration | $1 \times 10^{20}$ [cm$^{-3}$] |

Figure 2 describes the approximate fabrication process used for the proposed FBFET device. It would have been hard to create the device using the conventional MOSFET fabrication process, since the device had two types of gate doped with n-type and p-type structures, respectively. Thus, it was necessary to form the n-type and p-type poly silicon gates separately. First, a fin-type silicon channel had to be prepared, as shown in Figure 2a. Subsequently, an iterative etching and deposition process was conducted two times, as shown in Figure 2b–e. A more intensive fabrication process was required for this compared with conventional MOSFET, but it was possible to achieve this with technology that already existed and the process was not expected to be complex.

**Figure 2.** Fabrication process used for the proposed FBFET structure: (a) channel and gate oxide region formation, (b) double P-poly gate patterning using hard mask, (c) double P-poly gate deposition, (d) double N-poly gate patterning using hard mask, (e) double N-poly gate deposition.
3. Results and Discussion

3.1. Simulation Conditions

Since the drain voltage ($V_{DS}$) value according to the channel length has been found to have a significant effect on the on–off current of FBFET [27], it is essential to determine the appropriate $V_{DS}$ value before the simulation for optimization. Figure 3a shows the transfer characteristics of an FBFET with a channel length of 130 nm and a channel thickness of 22 nm when applied with various $V_{DS}$ from 0.6 to 1 V. Similar to previous research results, $V_{DS}$ had a significant effect on the electrical characteristics, including the on–off current, in our device. Figure 3b shows the S and on–off current ratio obtained with $V_{DS}$ variation. The S values were less than 60 mV/dec, the limitation of S in MOSFETs, for a $V_{DS}$ higher than 0.7 V. Compared to the previously published FBFET research results, the overall S value was relatively large. In this study, we extracted the value of S by finding the average of the slope in the transition section instead of the maximum value of the slope at the transient point. The reason why we used this method is that the average $S$ ($S_{avg}$) can accurately represent the change obtained with an operation voltage reduction [28,29]. When $V_{DS}$ is greater than 0.7 V, the FBFET provides adequate switching characteristics with a high on-current (10 nA/µm). From the S value and the on–off current ratio, which have opposite change characteristics according to $V_{DS}$, we can obtain a clue about the optimized $V_{DS}$. However, when considering the operation of the device, it is necessary to consider the threshold voltage change as well. In Figure 3c, the threshold voltage ($V_{TH}$) fluctuation does not show a significant change below 0.9 V of $V_{DS}$ but decreases rapidly above 0.9 V. It can be seen that a value smaller than 0.9 V should be used to keep $V_{TH}$ stable when determining the drain voltage. In terms of the on–off current ratio and S, the most optimized outcomes shown in Figure 3b occurred at $V_{DS}$ of 0.95 V and 1 V, respectively. However, lowering the bias condition also is an important aspect considered in this study; henceforth, a $V_{DS}$ of 0.8 is used for the rest of this paper, giving us a significantly high on–off current ratio, a small S, and a $V_{TH}$ in the stable range.

![Figure 3](image-url)

**Figure 3.** Electrical characteristics with drain voltage variations. (a) Transfer characteristics, (b) on–off current ratio and subthreshold swing, and (c) threshold voltage.
3.2. Doping Variation

3.2.1. Source and Drain Doping Variation

In this chapter, the optimized $V_{DS}$ obtained based on the results of the previous chapter is applied in the simulation. We performed this experiment by fixing the other parameters as shown in Table 1 while varying the doping concentration of the source and drain simultaneously at a $V_{DS}$ of 0.8 V and a $V_{FG}$ of 0.45 V. As shown in Figure 4a, the change in the current in the OFF region is negligible because the change in the source drain doping has a relatively small effect on the barrier height of the electrons and holes formed at the virtual junction. However, a current difference is observed in the ON region. When the on-current flows in the FBFET, a feedback operation occurs and the barrier of electrons and holes disappears. In this case, the difference in the relative energy band height between the channel and the source drain determines the on-current level. For this reason, an asymmetric doping concentration dependence between the on-current and off-current occurs. This is also confirmed by the result of Figure 4b. Since the S value is determined by the switching characteristics, it is less affected by the source/drain doping concentration variation and the threshold voltage is also less affected, as shown in Figure 4c.

![Figure 4](image_url)

Figure 4. Electrical characteristics obtained with source drain doping variations. (a) Transfer characteristics, (b) on–off current ratio and subthreshold swing, and (c) threshold voltage.

3.2.2. Source Doping Variation with Fixed Drain Doping

Figure 5a shows the transfer characteristics with regard to the influence of a source doping variation from $5 \times 10^{18}$ to $1 \times 10^{20} \text{cm}^{-3}$ with the drain region set at $1 \times 10^{19} \text{cm}^{-3}$. Compared with the result shown in Figure 4, the effect of source doping on the on-current change was insignificant, as shown in Figure 5a. In Figure 5b, the change in S was similar to the previous one, and the change in the on-/off current ratio was relatively small. Therefore, we can expect that the change in source doping has a slight effect on the electron and hole...
barriers and a small effect on the energy band even in the ON region after feedback occurs. In particular, the small effect on the barrier that affects the switching characteristics is confirmed by a slight change in the threshold voltage, as shown in Figure 5c. Therefore, it can be concluded that the change in source doping does not significantly affect the change in electrical characteristics.

![Figure 5a](image1.png) ![Figure 5b](image2.png) ![Figure 5c](image3.png)

**Figure 5.** Electrical characteristics with source doping variations. (a) Transfer characteristics, (b) on–off current ratio and subthreshold swing, and (c) threshold voltage.

### 3.2.3. Drain Doping Variation with Fixed Source Doping

Figure 6 shows the simulated $I_{DS}$–$V_{GS}$ for various drain doping concentrations at a source doping of $1 \times 10^{19}$ cm$^{-3}$, $V_{DS}$ of 0.8 V, and $V_{FG}$ of 0.45 V. When only the drain doping is varied, the trend of on–off current change is almost the same as that when the source and drain doping are changed at the same time in Figure 4. In Figure 6a–c, these trends are all consistent. In this scenario, when the drain doping is changed, the drain doping cannot cause a change in the barriers that affect the off region, but it has significant influence on the factors that determine the on-current. Compared with the results shown in Figures 4 and 5, it is clear that the drain doping variation is the main reason for the change in electrical characteristics. This represents the first attempt to analyze the effects of source–drain doping separately and may be able to provide deeper insight into FBFET optimization. In the case of a general MOSFET, the source and drain doping are of the same type, so changing the asymmetric doping requires a lot of effort. However, since FBFETs have asymmetric doping types, asymmetric doping optimization can be achieved without much effort.
3.3. Dimensional Feature Variation

In order to verify the feasibility of the FBFET having an asymmetrically doped source and drain, a comparison of the device’s characteristics with those of symmetrically doped FBFET was carried out while changing various device parameters. The FBFETs used for the comparison had a source doping of $1 \times 10^{19}$ cm$^{-3}$, and, in the case of drain doping, the asymmetric FBFET had a doping of $5 \times 10^{18}$ cm$^{-3}$ and the symmetric FBFET had one of $1 \times 10^{19}$ cm$^{-3}$.

3.3.1. Channel Length Variation

Figure 7a,b show the transfer characteristics of symmetric and asymmetric FBFETs when the channel length was changed from 80 nm to 170 nm. A change in the channel length has a very important effect on achieving the high integration of the device. In order to analyze the electrical characteristics of the FBFET device in detail, the on–off current ratio, S, and $V_{TH}$ were determined. In the comparison result obtained for the on–off ratio shown in Figure 7c, it can be seen that the FBFET with an asymmetric source–drain structure had superior characteristics compared to that with a symmetric structure. This is consistent with the previous results shown in Figure 4, where the difference is evident for short channel elements. This finding is significant with regard to scaling down the FBFET. In both devices, the S value was improved when the channel length was shortened. Although there was some variation, in the case of S the asymmetric-structure FBFET did not show much difference from the symmetric-structure FBFET, as shown in Figure 7d. In the case of $V_{TH}$, there was no difference in the characteristics of the two FBFETs according to their channel length, as shown in Figure 7e.

Figure 6. Electrical characteristics with drain doping variations. (a) Transfer characteristics, (b) on–off current ratio and subthreshold swing, and (c) threshold voltage.
3.3.2. Channel Thickness Variation

This comparison between the symmetric and the asymmetric structures used a silicon channel thickness varying from 42 nm to 18 nm. In Figure 8a (the symmetric) and Figure 8b (the asymmetric), it is clear that the transfer characteristics are similar in both of the designs. In both FBFET structures, the on–off current ratios decreased because the off-current increased rapidly when the channel thickness increased, as shown in Figure 8c. In this case, the asymmetric-structure FBFET always maintained a higher on–off current ratio compared to the symmetric-structure FBFET.
Figure 8. Electrical characteristics with channel thickness variation. (a) Transfer characteristics of symmetric source/drain FBFET, (b) transfer characteristics of asymmetric source/drain FBFET, (c) on–off current ratio in both FBFETs, (d) subthreshold swing in both FBFETs, and (e) threshold voltage in both FBFETs.

In the previous study, when S was obtained at a particular point, there was no significant change in S according to the channel thickness variation [23]. Similar to the previous results, a steep slope in the transition curve can be seen in Figure 4a,b. However, in this study where the average S was obtained, S decreased as the channel thickness increased, as shown in Figure 8d. The asymmetric-structure FBFET has similar S characteristics to those of the symmetric-structure FBFET. It can be seen that there was no significant difference between the two FBFETs even in terms of the $V_{TH}$ change, as shown in Figure 8e, which had the same pattern as the channel length variation. As shown in Figures 7 and 8, the asymmetric FBFET was superior to the symmetric FBFET in terms of the on–off current ratio when the device dimensions were changed.
4. Conclusions

In this paper, the device optimization of FBFET was investigated through a TCAD simulation. In the observation of the device characteristics according to source and drain doping changes, the FBFET with asymmetric doping had superior characteristics compared to those of the FBFET with a symmetric structure. The asymmetric FBFET showed an excellent on–off current ratio among its various electrical characteristics, and, in the case of \( V_{TH} \) and \( S \), the asymmetric and symmetric FBFET had similar characteristics. The asymmetric FBFET had the same superiority when the channel length and thickness of the device were changed. Therefore, it can be concluded that this structure is applicable for scaled-down devices. Device technology that can optimize FBFET without applying a new material or process was obtained in this work. Finally, the advantages obtained from the use of the asymmetric source–drain structure are expected to be applicable to the FBFETs of other structures.

Author Contributions: I.L. wrote the draft of the paper and performed a significant number of the simulation. H.P. and Q.T.N. collaborated on the basic ideas and performed the simulations related to the device performance. G.K. was responsible for the confirmation of the simulation feasibility and extracted data. I.C. proposed the basic idea of this work, determined the research direction, and made guidelines for data acquisition. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT) (No. 2021R1F1A1056255) and was also supported by the Ministry of Trade, Industry, and Economy of Korea (MOTIE) with the Korean Semiconductor Research Consortium (KSRC) through the program for the development of future semiconductor devices (Grant No. 10080513).

Data Availability Statement: Not applicable.

Acknowledgments: The EDA tool was supported by the IC Design Education Center (IDEC), Korea.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Thompson, S.; Parthasarathy, S. Moore’s law: The future of Si microelectronics. Mater. Today 2006, 9, 20–25. [CrossRef]
2. Takayasu, S.; Shin, C. Perspectives of low-power VLSI’s. IEICE Trans. Electron. 2004, 87, 429–436.
3. Jo, J. Study of Temperature Effects on Negative Capacitance Field-Effect Transistor. IEEE Trans. Electron Devices Soc. 2014, 37, 70–72.
4. Jo, J. Fifty Years of Moore’s Law. IEEE Trans. Semicond. Manuf. 2011, 24, 202–207.
5. Palestri, P.; Emeinite, S.; Essener, D.; Feiguen, C.; Sangiorgi, E.; Selmi, L. An improved semi-classical Monte-Carlo approach for nano-scale MOSFET simulation. IEEE Trans. Solid-State Electron. 2005, 49, 727–732. [CrossRef]
6. Borkar, S. Design perspectives on 22 nm cmos and beyond. In Proceedings of the 46th Annual Design Automation Conference, San Francisco, CA, USA, 26 July 2009; pp. 93–94.
7. Borkar, S. Electronics beyond nano-scale CMOS. In Proceedings of the 46th Annual Design Automation Conference, San Francisco, CA, USA, 24 July 2006; pp. 807–808.
8. Cristoloveanu, S.; Wan, J.; Zaslavsky, A. A review of sharp-switching devices for ultra-low power applications. IEEE Trans. Electron Devices Soc. 2016, 4, 215–226. [CrossRef]
9. Cristoloveanu, S.; Wan, J.; Le Royer, C.; Zaslavsky, A. (Invited) Innovative Sharp Switching Devices. IEEE Trans. Semicond. Manuf. 2013, 54, 65–75. [CrossRef]
10. El Dirani, H.; Fonteneau, P.; Solaro, Y.; Legrand, C.A.; Marin-Cudraz, D.; Ferrari, P.; Cristoloveanu, S. Sharp-switchingband-modulation back-gated devices in advanced FDSOI technology. Solid-State Electron. 2017, 128, 180–186. [CrossRef]
11. Wan, J.; Le Royer, C.; Zaslavsky, A.; Cristoloveanu, S. A systematic study of the sharp-switching \( Z^2 \)-FET device: From mechanism to modeling and compact memory applications. Solid-State Electron. 2013, 90, 2–11. [CrossRef]
12. Ko, E.; Shin, J.; Shin, C. Steep switching devices for low power applications: Negative differential capacitance/resistance field effect transistors. Nano Converg. 2018, 5, 1–9. [CrossRef]
13. Nayfeh, O.M.; Chleirigh, C.N.; Hennessy, J.; Gomez, L.; Hoyt, J.L.; Antoniadis, D.A. Design of tunneling field-effect transistors using strained-silicon/strained-germanium type-II staggered heterojunctions. IEEE Electron Device Lett. 2008, 29, 1074–1077. [CrossRef]
14. Choi, W.Y.; Park, B.-G.; Lee, J.D.; Liu, T.-J.K. Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV /dec. IEEE Electron Device Lett. 2007, 28, 743–745. [CrossRef]
15. Björk, M. T.; Hayden, O.; Schmid, H.; Riel, H.; Riess, W. Vertical surround-gated silicon nanowire impact ionization field-effect transistors. *Appl. Phys. Lett.* 2007, 90, 142110. [CrossRef]
16. Gopalakrishnan, K.; Griffin, P.B.; Plummer, J.D. Impact ionization MOS (I-MOS)-Part I: Device and circuit simulations. *IEEE Trans. Electron. Devices* 2004, 52, 69–76. [CrossRef]
17. Gopalakrishnan, K.; Griffin, P.B.; Plummer, J.D. I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q. In Proceedings of the International Electron Device Meeting (IEDM), San Francisco, CA, USA, 8–11 December 2002; pp. 289–292.
18. Jo, J.; Choi, W.Y.; Park, J.D.; Shim, J.W.; Yu, H.Y.; Shin, C. Negative capacitance in organic/ferroelectric capacitor to implement steep switching MOS devices. *Nano Lett.* 2015, 15, 4553–4556. [CrossRef]
19. Gopalakrishnan, K.; Griffin, P.B.; Plummer, J.D. I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q. In Proceedings of the International Electron Device Meeting (IEDM), San Francisco, CA, USA, 8–11 December 2002; pp. 289–292.
20. Ko, E.; Lee, J.W.; Shin, C. Negative Capacitance FinFET with Sub-20-mV/decade Subthreshold Slope and Minimal Hysteresis of 0.48 V. *IEEE Electron Device Lett.* 2017, 38, 418–421. [CrossRef]
21. Kim, M.; Lee, K.; Kim, S. A review of feedback field-effect transistors: operation mechanism and their applications. *IEEE 2018*, 22, 499–505.
22. Kim, M.; Kim, Y.; Lim, D.; Woo, S.; Cho, K.; Kim, S. Steep switching characteristics of single-gated feedback field-effect transistors. *Nat. Nanotechnol.* 2016, 28, 055205. [CrossRef]
23. Lee, C.; Shin, C. Study on Various Device Structures for Steep- Switching Silicon-on-Insulator Feedback Field-Effect Transistors. *IEEE Trans. Electron Devices* 2020, 67, 1852–1858. [CrossRef]
24. Hwang, S.; Kim, H.; Kwon, D.W.; Lee, J.H.; Park, B.G. Si1−xGex Positive Feedback Field-effect Transistor with Steep Subthreshold Swing for Low-voltage Operation. *JSTS 2017*, 17, 216–222.
25. Wan, J.; Cristoloveanu, S.; Le Royer, C.; Zaslavsky, A. A feedback silicon-on-insulator steep switching device with gate-controlled carrier injection. *Solid-State Electron.* 2012, 76, 109–111. [CrossRef]
26. Woo, S.Y.; Kang, W.M.; Choi, K.B.; Kim, J.; Kim, C.H.; Bae, J.H.; Park, B.G.; Lee, J.H. Analysis of Positive Feed-back device with Steep Subthreshold Swing Characteristics in 14 nm FinFET Technology. In Proceedings of the Electronic Devices Technology and Manufacturing Conference (EDTM), Singapore, 12–15 March 2019; pp. 404–406.
27. Lee, C.; Ko, E.; Shin, C. Steep slope silicon-on-insulator feedback field-effect transistor: Design and performance analysis. *IEEE Trans. Electron Devices* 2018, 66, 286–291. [CrossRef]
28. Wu, C.; Huang, Q.; Zhao, Y.; Wang, J.; Wang, Y.; Huang, R. A Novel Tunnel FET Design With Stacked Source Configuration for Average Subthreshold Swing Reduction. *IEEE Trans. Electron Devices* 2016, 63, 5072–5076. [CrossRef]
29. Kam, H.; Liu, T.K.; Alon, E. Design Requirements for Steeply Switching Logic Devices. *IEEE Trans. Electron Devices* 2012, 59, 326–334. [CrossRef]