Statistical Analysis of Uniform Switching Characteristics of Ta$_2$O$_5$-Based Memristors by Embedding In-Situ Grown 2D-MoS$_2$ Buffer Layers

Soeun Jin $^{1}$, Jung-Dae Kwon $^{2,*}$ and Yonghun Kim $^{2,*}$

Department of Advanced Materials Engineering, University of Science and Technology (UST), 217 Gajeong-ro, Yuseong-gu, Daejeon 34113, Korea; zs95921@kims.re.kr
Department of Energy and Electronic Materials, Surface Materials Division, Korea Institute of Materials Science (KIMS), 797 Changwondaero, Sungsan-gu, Changwon 51508, Korea
* Correspondence: jdkwon@kims.re.kr (J.-D.K.); kyhun09@kims.re.kr (Y.K.)

Abstract: A memristor based on emerging resistive random-access memory (RRAM) is a promising candidate for use as a next-generation neuromorphic computing device which overcomes the von Neumann bottleneck. Meanwhile, due to their unique properties, including atomically thin layers and surface smoothness, two-dimensional (2D) materials are being widely studied for implementation in the development of new information-processing electronic devices. However, inherent drawbacks concerning operational uniformities, such as device-to-device variability, device yield, and reliability, are huge challenges in the realization of concrete memristor hardware devices. In this study, we fabricated Ta$_2$O$_5$-based memristor devices, where a 2D-MoS$_2$ buffer layer was directly inserted between the Ta$_2$O$_5$ switching layer and the Ag metal electrode to improve uniform switching characteristics in terms of switching voltage, the distribution of resistance states, endurance, and retention. A 2D-MoS$_2$ layered buffer film with a 5 nm thickness was directly grown on the Ta$_2$O$_5$ switching layer by the atomic-pressure plasma-enhanced chemical vapor deposition (AP-PECVD) method, which is highly uniform and provided a superior yield of 2D-MoS$_2$ film. It was observed that the switching operation was dramatically stabilized via the introduction of the 2D-MoS$_2$ buffer layer compared to a pristine device without the buffer layer. It was assumed that the difference in mobility and reduction rates between Ta$_2$O$_5$ and MoS$_2$ caused the narrow localization of ion migration, inducing the formation of more stable conduction filament. In addition, an excellent yield of 98% was confirmed while showing cell-to-cell operation uniformity, and the extrinsic and intrinsic variabilities in operating the device were highly uniform. Thus, the introduction of a MoS$_2$ buffer layer could improve highly reliable memristor device switching operation.

Keywords: memristor; conductive bridge random-access memory (CBRAM); molybdenum disulfide (MoS$_2$); non-volatile resistive memory; AP-PECVD

1. Introduction

In the past few decades, information processing technology regarding mobile edge devices has been developed in accordance with to the rapid population of the Big Data and Internet of Things (IoT) era, whereby the amount of data has improved explosively [1]. However, conventional von Neumann architecture has a physically separated structure of memory and computing data; with with frequent data transfer process, the transfer bottleneck of delay with increasing power consumption dramatically increases. Therefore, it is necessary to newly design an efficient computing architecture that simultaneously possesses a massively parallel structure and extreme low energy consumption [2,3]. Extensive efforts have been conducted to realize an energy-efficient parallel computing architecture called a neuromorphic system, which would provide great potential applications, such as parallel data processing and unstructured pattern recognition [4]. Various types of
non-volatile memory devices have been proposed for use in neuromorphic core hardware, such as resistive random-access memory [5–7] phase-change RAM [8,9] spin-transfer torque magnetoresistive RAM (STT-MRAM) [10,11], and conventional flash memory [12], respectively. Among them, RRAM devices are promising candidates for use in overcoming structural problems of von Neumann computing, because with these devices, computing and storage functions can be performed in the same circuit, enabling processing-in-memory (PIM) computing [13–17]. RRAM has a simple structure of metal–insulator–metal (MIM) configuration; thus, it provides a high-density, fast switching speed, low power consumption, and good compatibility with the conventional CMOS architecture [18,19]. However, RRAM devices need to improve their inherent variability due to the random movement of ions for extrinsic (device-to-device) and intrinsic (cycle-to-cycle) aspects [20].

Meanwhile, two-dimensional (2D) layered materials such as graphene, MoS\textsubscript{2}, and WS\textsubscript{2} were recently applied in electronic or optoelectronic devices because they have unique physical properties with ultrathin thicknesses and mechanical flexibility [21,22]. Among various 2D materials, molybdenum disulfide (MoS\textsubscript{2}) has a low power consumption, band gap tunability, high effective mobility, and rapid switching speed, which show that MoS\textsubscript{2} is a promising candidate for use in vertical or lateral electrical devices such as field-effect transistors (FETs), non-volatile memory devices, junction diodes, and flexible optical sensors [23–25]. More recently, various two-terminal memristor devices have been reported which use two-dimensional MoS\textsubscript{2} materials, such as ultrathin [26,27], flexible [28], and photonic memristor. Furthermore, a multilayered heterosynaptic device using 2D-NbSe\textsubscript{2} and HfO\textsubscript{2} has demonstrated the ability to control conductive metal filaments. As a result, the stochastic switching behavior was effectively suppressed and improved in synaptic function [29]. However, 2D-NbSe\textsubscript{2} film should be transferred onto a HfO\textsubscript{2} switching layer, inevitably inducing non-ideality factors such as the limitation of large-area uniformity, wrinkle defects, and residue of the PMMA supporting layer. Thus, the technology of high production yield with large-area and uniform growth onto high-k switching film is required.

In this study, a buffer layer of 2D-MoS\textsubscript{2} film was introduced in Ta\textsubscript{2}O\textsubscript{5}-based RRAM between the Ta\textsubscript{2}O\textsubscript{5} and Ag electrode, where 2D-MoS\textsubscript{2} film was sulfurized from molybdenum trioxide (MoO\textsubscript{3}) using the low-temperature AP-PECVD method. The crystal structure and chemical composition of the MoS\textsubscript{2} film were investigated. By introducing a MoS\textsubscript{2} buffer layer, the random resistive switching behavior was dramatically stabilized. The experimental data of MoS\textsubscript{2} buffered device show the ohmic conduction mechanism in all devices. Additionally, the exceptional device yield was achieved in 98% of 100 device cells.

2. Results and Discussion

Figure 1a shows the scheme of the fabricated memristor device structure; the device had a 250 nm via-hole structure comprising a Pt bottom electrode (BE), a switching layer of Ta\textsubscript{2}O\textsubscript{5} (10 nm), a buffer layer of 2D-MoS\textsubscript{2} (5 nm), and a Ag top electrode (TE) of 70 nm. To measure the electrical properties, the bottom electrode (BE) was grounded and external voltage was applied to the top electrode (TE). To investigate the existence and quality of the AP-PECVD-synthesized 2D-MoS\textsubscript{2} film, the physical and chemical properties were inspected. Figure 1b shows the cross-sectional image of the 2D-MoS\textsubscript{2} crystalline structure obtained via transmission electron microscopy (TEM), and transmission electron microscopy with energy-dispersive X-ray spectroscopy (TEM-EDS) mapping was carried out to verify the configuration of MoS\textsubscript{2}, including the Mo and S elements. Meanwhile, the Si element in SiO\textsubscript{2} used as a substrate was also observed. It was confirmed that the layered two-dimensional crystal structure was successfully synthesized, resulting in the number of layers being three or four. Figure 1c shows the Raman spectrum of the 2D-MoS\textsubscript{2} film, and the main two peaks were observed due to the inherent vibrational modes of the Mo and S atom. The main two peaks of 379 cm\textsuperscript{-1} (E\textsubscript{1g}) and 403 cm\textsuperscript{-1} (A\textsubscript{1g}) indicated the in-plane and out-of-plane vibrational mode of the Mo and S atoms. In addition, to analyze the chemical bonding of 2D-MoS\textsubscript{2}, X-ray photoelectron spectroscopy (XPS) measurement was
conducted, as shown in Figure 1d,e. A doublet for Mo 3d$_{3/2}$ (232.7 eV), Mo 3d$_{5/2}$ (229.4 eV), and S 2s (226.7 eV) represent Mo$^{4+}$ components of 2H-MoS$_2$. Additionally, doublet peaks of S 2p$_{3/2}$ (162.4 eV) and S 2p$_{1/2}$ (163.6 eV) corresponding to 2H-MoS$_2$ were also found.

![Figure 1. (a) Schematic of device structured Pt/Ta$_2$O$_5$/MoS$_2$/Ag. Pt (BE) was grounded and Ag (TE) was applied the voltage. (b) The TEM image (top left) and TEM-EDS element mapping image of MoS$_2$ film on SiO$_2$. (c) Raman spectrum of in situ grown MoS$_2$ film. (d,e) XPS spectrum of MoS$_2$ film and Mo 3D peaks and S 2p peaks, respectively.](image)

To investigate effect of the 2D-MoS$_2$ buffer layer on the atomic switching characteristics, DC I–V switching curves of Ta$_2$O$_5$-based devices depending on the presence of the 2D-MoS$_2$ thin 2D layer are shown in Figure 2a,b. Figure 2a shows the typical I–V curve of the pristine Ta$_2$O$_5$-based switching device without any 2D-MoS$_2$ buffer layer. In this operation, the compliance current (I$_{CC}$) for the set process was limited to 0.5 mA to prevent permanent breakdown. Additionally, a positive voltage of 1.5 V was applied for the set process (from high resistive state (HRS) to low resistive state (LRS)), and the negative voltage of −1 V was applied for the reset process (from LRS to HRS). The pristine Ta$_2$O$_5$ device initially showed a typical non-volatile switching characteristic. However, the switching characteristics deteriorated within five cycles. In particular, the reset operation of the negative voltage region almost disappeared, which resembles the unipolar switching characteristics. In contrast, the Ta$_2$O$_5$-based switching device with the 2D-MoS$_2$ buffer layer showed a highly stable non-volatile switching characteristic. In this operation, the set voltage was 1.5 V, the reset voltage was −0.5 V, and the I$_{CC}$ was 0.5 mA. Interestingly, the switching characteristics were highly stable within 20 cycles. To investigate the statistical distribution of the two different devices, the cumulative distribution function (CDF) was shown as a function of two resistance states with LRS and HRS. The read voltage was measured at 0.05 V after the set and reset processes. In the pristine Ta$_2$O$_5$-based switching device, it displayed a very unstable switching operation, which showed the transition fail region at CDF 40%. In contrast, the Ta$_2$O$_5$/MoS$_2$ RS device indicated a more stable non-volatile operation without any degradation and it had a sufficient on/off ratio of about 350. These results indicate that the device operation reliability could improve considerably by introducing a 2D-MoS$_2$ buffer layer, which could effectively control the mobility and redox rate of the Ag atom.
To investigate the current conduction mechanism of the Ta$_2$O$_5$-based device with a 2D-MoS$_2$ buffer layer, the slope values for the set and reset operations were extracted from a double logarithmic plot of I–V curves, as shown in Figure 3a,c. For the set process, as shown in Figure 3a, the resistance states changed very sharply, meaning that by fitting the switching curves, the slope values were extracted around 1. Additionally, the slope values for the reset process were obtained as nearly 1. It could be elucidated that the conduction mechanism for 2D-MoS$_2$-buffered devices follows the ohmic conduction mechanism, which is due to thermally produced free charge carriers. When positive bias was applied, the Ag was oxidized and Ag ions migrated toward BE due to the external electrical field, and the reduction reaction occurred at BE. Thus, the Ag conduction filament was formed, and the device converted into LRS [30].

$$\text{Ag} \rightarrow \text{Ag}^+ + e^- \quad (\text{TE})$$

$$\text{Ag}^+ + e^- \rightarrow \text{Ag} \quad (\text{BE})$$

In the pristine Ta$_2$O$_5$ device, the electric field across the Ta$_2$O$_5$ layer could form weak and scattered Ag filaments. Subsequently, when the external voltage was turned off, the Ag filament contracted due to a random volatile phenomenon. Otherwise, in the Ta$_2$O$_5$ device with the 2D-MoS$_2$ buffer layer, the atomically thin 2D-MoS$_2$ film could effectively localize the Ag ions due to due to the combination effects of the layered structure and localized defect sites, as shown in Figure 3b. The plausible ion conduction mechanism via the insertion of a 2D-MoS$_2$ buffer layer can be explained as follows.

Firstly, the Ag filament in the 2D-MoS$_2$ buffer layer was formed with a cone shape, which is due to the difference in mobility and reduction rate between Ta$_2$O$_5$ and MoS$_2$, resulting in a blocking effect of ion migration that occurred at the interface. Then, charges were concentrated in a portion of the dielectric layer, forming a much more stable filament in the Ta$_2$O$_5$ layer. In contrast, when negative voltage was applied, the filament was dissolved, and the device converted to a HRS. Then, the filament started to break from the relatively weak part. As a result, it broke from the filament at the interface between MoS$_2$ and Ta$_2$O$_5$, as shown Figure 3d.
Figure 3. Conduction mechanism and stability for memory application of Pt/Ta$_2$O$_5$/MoS$_2$/Ag device. (a,c) Double logarithmic I–V characteristics of set and reset processes, respectively, where red solid lines indicate the linear fitting. (b,d) Schematic illustration of RS mechanism for set and reset processes, respectively. (e) Retention properties at 50 °C, 75 °C, and 100 °C for 10,000 s. (f) Endurance properties over 800 cycles.

On the other hand, to further investigate the switching properties of reliable non-volatile memory devices, retention and endurance characteristics were measured, as shown Figure 3e,f. In retention measurement, various temperature environments at 50, 75, and 100 °C were applied, and it was measured by applying constant read voltages of 0.05 V. In all temperature environments, LRS and HRS keep a large enough memory margin for up to $10^4$ s. In the endurance test, the voltage was switched under DC, which was the same voltage condition for the set and reset operations shown in Figure 2b. It was confirmed that the device could operate over 800 cycles by retaining a sufficient on/off margin. These results indicate that the introduction of 2D buffer layers greatly improves the stability in the memory device applications.
To identify cell-to-cell uniformity, a total of 100 cells (within 10 by 10 matrix) were selected in a 20 by 20 matrix, which is the area highlighted by a red solid line in Figure 4a. Figure 4c, d indicates the set and reset current mapping images, respectively, and black colored squares represent an electrical shorted cell. In that area, an excellent device yield of 98% is shown, and the defect rate could be lowered if a cleaner depositional environment was introduced. Except for two shorted cells, all of them worked well. The operable cells also had a sufficient on/off ratio of about 270, as shown Figure 4b.

![Figure 4](image_url)

**Figure 4.** (a) Schematic diagram of the device with 400 cells which is structured 20 by 20 matrix, where the area surrounded by red solid line was selected for measurement and the area is 10 by 10 (100 cells). (b) Set and reset properties in selected area where the electrical shorted cells were removed. (c, d) Current mapping image in selected area for set and reset processes, respectively. The black colored squares indicate electrical shorted cells.

Statistical analysis was conducted to examine uniformity parameters related to operating conditions. The parameters from cell-to-cell and cycle-to-cycle voltage conditions were extracted from DC I–V curves. In addition, the statistical histograms were fitted to Gaussian function to extract the mean (µ), standard deviations (σ), and the coefficient of variation (σ/µ), which was multiplied by 100 and expressed as a percentage. Figure 5a shows the forming voltage range obtained from 50 device cells. Additionally, µ and σ/µ values are estimated to be 4.9 and 1.35%, respectively. Figure 5b shows the set voltage range, and the µ of voltage by cycle and cell is about 0.75 V for both, and the σ/µ is 16% and 39%, respectively. Cell-to-cell variation is larger but all of the device cells could operate within 1.5 V. Figure 5c shows the reset voltage range, and the µ and σ/µ of voltage by cycle and cell is −0.15, 18%, and −0.35, 15%, and where µ is negative, σ/µ is the absolute value. The cause for the variation is the filament branches; these grow competitively during repetitive
switching operation. However, in the reset process, the μ is lower at cycle deviation, and this implies that an operation scheme becomes more uniform during repetitive operation.

Figure 5. Switching voltage variability. (a) Forming voltage variability in 50 cells. (b, c) Set and reset voltage, respectively. To measure cycle-to-cycle and cell-to-cell variability, the switching voltage was extracted in 100 cycles and 50 cells, respectively.

3. Conclusions

In this study, 2D-MoS\(_2\) buffer layer was directly inserted in a Ta\(_2\)O\(_5\)-based memristor via an in situ AP-PECVD process in order to improve non-volatile memory characteristics. A MoS\(_2\) buffer layer was successfully synthesized on a Ta\(_2\)O\(_5\) switching layer using the AP-PECVD method to obtain superior production yield, and the highly uniform and superior yield of MoS\(_2\) film was confirmed in a previous study. Additionally, we confirm the physical and chemical properties of MoS\(_2\) film, and it shows an excellent synthetic state. In the Pt/Ta\(_2\)O\(_5\)/Ag device, the volatile and non-volatile RSs occur randomly. However, the Pt/Ta\(_2\)O\(_5\)/MoS\(_2\)/Ag device shows a highly reliable switching performance with minimized device failure and an on/off ratio of 350. It should be noted that the MoS\(_2\) buffer layer induces the bottleneck of Ag\(^+\) ion in the Ta\(_2\)O\(_5\) and MoS\(_2\) interface, and it helps to form more substantial conduction filament. In addition, an excellent yield of 98% could be obtained with good operational uniformity, and extrinsic and intrinsic variability in device operation were highly uniform. Thus, the introduction of a MoS\(_2\) buffer layer could aid in improving the non-volatile characteristics of reliable memory devices.

4. Experimental Section

Firstly, a Ti adhesion layer was deposited on a 250 nm via-hole patterned silicon wafer, and then Pt BE was deposited, and for both, sputtering was used. Subsequently, a SiO\(_2\) insulation layer was deposited via plasma-enhanced CVD on 250 nm via-hole patterned by photolithography and reactive-ion etching processes. Next, Ta\(_2\)O\(_5\) (10 nm) was deposited using plasma-enhanced atomic deposition, and a reactive chamber and TaF\(_5\) precursor were heated at 200 °C and 70 °C, respectively. Additionally, the stainless steel feeding line was heated at 100 °C to prevent TaF\(_5\) condensation. The Ta\(_2\)O\(_5\) deposition cycle is as follows: TaF\(_5\) precursor was injected for 5 s while 60 sccm Ar gas was flowed to convey TaF\(_5\); a 10 s purge was carried out using Ar gas; H\(_2\)O reactor was injected for 0.3 s; a 10 s was carried out purge. Then, MoO\(_3\) (5 nm) was deposited using a thermal evaporator, and it was sulfurized to the MoS\(_2\) layer using CVD. The MoO\(_3\)-deposited device was positioned on a thermal furnace under a rotary pump in a CVD chamber. The furnace was heated to ~200 °C, and 3000 slpm hydrogen (H\(_2\)) gas and 20 sccm helium (He) gas was mixed with hydrogen sulfide (H\(_2\)S), 0.1 cmol per mol. Then, very high-frequency (13.56 MHz, 400 W) plasma was applied. Finally, 70 nm of Ag TE was deposited using a thermal evaporator.

Electrical characteristic measurement was conducted under a Probe System using a semiconductor parameter analyzer (Keithley, 4200-SCS).

Author Contributions: Conceptualization, Y.K. and J.-D.K.; methodology, S.J.; software, S.J.; data curation, S.J.; writing—original draft preparation, S.J.; writing—review and editing, Y.K.; supervision, Y.K.; project administration, J.-D.K.; All authors have read and agreed to the published version of the manuscript.
Funding: This research was supported by the Fundamental Research Program (PNK7660) of the Korea Institute of Materials Science (KIMS) and the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT; Ministry of Science and ICT) (No. 2020R1A2C4001739). Also, this work was supported by the Energy Technology Development Program of the Korean Institute of Energy Technology Evaluation and Planning (KETEP) [Grant number 2019R10107400].

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: All data has been included in the paper.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Liang, F.; Yu, W.; An, D.; Yang, Q.; Fu, X.; Zhao, W. A Survey on Big Data Market: Pricing, Trading and Protection. IEEE Access 2018, 6, 15132–15154. [CrossRef]

2. Indiveri, G.; Liu, S. Memory and Information Processing in Neuromorphic Systems. Proc. IEEE 2015, 103, 1379–1397. [CrossRef]

3. Fuller, E.J.; Keene, S.T.; Melianas, A.; Wang, Z.; Agarwal, S.; Li, Y.; Tuchman, Y.; James, C.D.; Marinella, M.J.; Yang, J.J.; et al. Parallel Programming of an Ionic Floating-Gate Memory Array for Scalable Neuromorphic Computing. Science 2019, 364, 570–574. [CrossRef] [PubMed]

4. Sebastian, A.; Le Gallo, M.; Khaddam-Aljameh, R.; Eleftheriou, E. Memory devices and applications for in-memory computing. Nat. Nanotechnol. 2020, 15, 529–544. [CrossRef] [PubMed]

5. Yao, P.; Wu, H.; Gao, B.; Tang, J.; Zhang, Q.; Zhang, W.; Yang, J.J.; Qian, H. Fully hardware-implemented memristor convolutional neural network. Nature 2020, 577, 641–646. [CrossRef]

6. Prezioso, M.; Bayat, F.M.; Hoskins, B.D.; Adam, G.C.; Likharev, K.K.; Strukov, D.B. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature 2015, 521, 61–64. [CrossRef]

7. Sheridan, P.M.; Cai, F.; Du, C.; Ma, W.; Zhang, Z.; Lu, W.D. Spare coding with memristor networks. Nat. Nanotechnol. 2017, 12, 784–789. [CrossRef]

8. Oh, S.; Shi, Y.; Liu, X.; Song, J.; Kuzum, D. Drift-enhanced unsupervised learning of handwritten digits in spiking neural network with pcm synapses. IEEE Electron Dev. Lett. 2018, 39, 1768–1771. [CrossRef]

9. Lim, D.-H.; Wu, S.; Zhao, R.; Lee, J.-H.; Jeong, H.; Shi, L. Spontaneous sparse learning for PCM-based memristor neural networks. Nat. Commun. 2021, 12, 1–14. [CrossRef]

10. Pan, Y.; Ouyang, P.; Zhao, Y.; Kang, W.; Yin, S.; Zhang, Y.; Zhao, W.; Wei, S. A multilevel cell STT-MRAM-based computing in-memory accelerator for binary convolutional neural network. IEEE Trans. Mag. 2018, 54, 9403105. [CrossRef]

11. Khvalkovskiy, A.V.; Apalkov, D.; Watts, S.; Chepulskii, R.; Beach, R.S.; Ong, A.; Tang, X.; Smith, A.D.; Butler, W.H.; Visscher, P.B.; et al. Basic principles of STT-MRAM cell operation in memory arrays. J. Phys. D Appl. Phys. 2013, 46, 139601. [CrossRef]

12. Guo, X.; Bayat, F.M.; Bavandpour, M.; Klachko, M.; Mahmoodi, M.R.; Prezioso, M.; Likharev, K.K.; Strukov, D.B. Fast, energy-efficient, robust, and reproducible mixed-signal neuromorphic classifier based on embedded NOR flash memory technology. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; p. 17524788.

13. Burr, G.W.; Shelby, R.M.; Sebastian, A.; Kim, S.; Kim, S.; Sidler, S.; Virwani, K.; Ishii, M.; Narayanan, P.; Fumarola, A.; et al. Neuromorphic Computing Using Non-Volatile Memory. Adv. Phys. X 2017, 2, 89–124. [CrossRef]

14. Kim, K.-H.; Gaba, S.; Wheeler, D.; Cruz-Albrecht, J.M.; Hussain, T.; Srinivasa, N.; Lu, W. A Functional Hybrid Memristor Crossbar-Array/C莫斯 System for Data Storage and Neuromorphic Applications. Nano Lett. 2012, 12, 389–395. [CrossRef]

15. Yan, B.; Li, B.; Qiao, X.; Xue, C.-X.; Chang, M.-F.; Chen, Y.; Li, H. Resistive Memory-Based In-Memory Computing: From Device and Large-Scale Integration System Perspectives. Adv. Intell. Syst. 2019, 1, 1900068. [CrossRef]

16. Yang, J.J.; Strukov, D.B.; Stewart, D.R. Memristive Devices for Computing. Nat. Nanotechnol. 2013, 8, 13–24. [CrossRef]

17. Cavallini, M.; Hemmatian, Z.; Riminucci, A.; Prezioso, M.; Morandi, V.; Murgia, M. Regenerative Resistive Switching in Silicon Oxide Based Nanojunctions. Adv. Mater. 2012, 24, 1197–1201. [CrossRef]

18. Hong, H.-P.; Lee, H.; Yu, S.; Chen, Y.; Wu, Y.; Chen, P.; Lee, B.; Chen, F.T.; Tsai, M. Metal–Oxide RRAM. Proc. IEEE 2012, 100, 1951–1970. [CrossRef]

19. Gupta, V.; Kapur, S.; Saurabh, S.; Grover, A. Resistive Random Access Memory: A Review of Device Challenges. IETE Tech. Rev. 2020, 37, 377–390. [CrossRef]

20. Zahoor, F.; Azni Zulkifli, T.Z.; Khanday, F.A. Resistive Random Access Memory (RRAM): An Overview of Materials, Switching Mechanism, Performance, Multilevel Cell (MLC) Storage, Modeling, and Applications. Nanoscale Res. Lett. 2020, 15, 1–26. [CrossRef]

21. Yao, J.D.; Yang, G.W. All-2D Architectures toward Advanced Electronic and Optoelectronic Devices. Nano Today 2021, 36, 101026. [CrossRef]

22. Gong, C.; Zhang, Y.; Chen, W.; Chu, J.; Lei, T.; Pu, J.; Dai, L.; Wu, C.; Cheng, Y.; Zhai, T.; et al. Electronic and Optoelectronic Applications Based on 2D Novel Anisotropic Transition Metal Dichalcogenides. Adv. Sci. 2017, 4, 1700231. [CrossRef] [PubMed]
23. Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS$_2$ Transistors. *Nat. Nanotechnol.* 2011, 6, 147–150. [CrossRef] [PubMed]

24. Singh, E.; Singh, P.; Kim, K.S.; Yeom, G.Y.; Nalwa, H.S. Flexible Molybdenum Disulfide (MoS$_2$) Atomic Layers for Wearable Electronics and Optoelectronics. *ACS Appl. Mater. Interfaces* 2019, 11, 11061–11065. [CrossRef] [PubMed]

25. Nipane, A.; Karmakar, D.; Kaushik, N.; Karande, S.; Lodha, S. Few-Layer MoS$_2$ p-Type Devices Enabled by Selective Doping Using Low Energy Phosphorus Implantation. *ACS Nano* 2016, 10, 2128–2137. [CrossRef] [PubMed]

26. Bhattacharjee, S.; Caruso, E.; McEvoy, N.; Coileáin, C.O.; O’Neill, K.; Ansari, L.; Duesberg, G.S.; Nagle, R.; Cherkaoui, K.; Gity, F.; et al. Insights into Multilevel Resistive Switching in Monolayer MoS$_2$. *ACS Appl. Mater. Interfaces* 2020, 12, 6022–6029. [CrossRef]

27. He, H.-K.; Yang, R.; Zhou, W.; Huang, H.-M.; Xiong, J.; Gan, L.; Zhai, T.-Y.; Guo, X. Photonic Potentiation and Electric Habituation in Ultrathin Memristive Synapses Based on Monolayer MoS$_2$. *Small* 2018, 14, 1800079. [CrossRef]

28. Feng, X.; Li, Y.; Wang, L.; Chen, S.; Yu, Z.G.; Tan, W.C.; Macadam, N.; Hu, G.; Huang, L.; Chen, L.; et al. A Fully Printed Flexible MoS$_2$ Memristive Artificial Synapse with Femtojoule Switching Energy. *Adv. Electron. Mater.* 2019, 5, 1900740. [CrossRef]

29. Jeon, Y.-R.; Choi, J.; Kwon, J.-D.; Park, M.H.; Kim, Y.; Choi, C. Suppressed stochastic switching behavior and improved synaptic functions in an atomic switch embedded with a 2D NbSe$_2$ Materials. *ACS Appl. Mater. Interfaces* 2021, 13, 10161–10170. [CrossRef]

30. Pan, F.; Gao, S.; Chen, C.; Song, C.; Zeng, F. Recent Progress in Resistive Random Access Memories: Materials, Switching Mechanisms, and Performance. *Mater. Sci. Eng. R. Rep.* 2014, 83, 1–59. [CrossRef]