Multi-Mode Spatial Signal Processor with Rainbow-like Fast Beam Training and Wideband Communications using True-Time-Delay Arrays

Chung-Ching Lin, Graduate Student Member, IEEE, Chase Puglisi, Member, IEEE, Veljko Boljanovic, Graduate Student Member, IEEE, Han Yan, Graduate Student Member,IEEE, Erfan Ghaderi, Member,IEEE, Jayce Gaddis, Student Member,IEEE Qiuyan Xu, Graduate Student Member,IEEE, Sreeni Poolakkal, Graduate Student Member, IEEE, Danijela Cabric, Fellow, IEEE, and Subhanshu Gupta, Senior Member, IEEE

Abstract—Initial access in millimeter-wave (mmW) wireless is critical toward successful realization of the fifth-generation (5G) wireless networks and beyond. Limited bandwidth in existing standards and use of phase-shifters in analog/hybrid phased-antenna arrays (PAA) are not suited for these emerging standards demanding low-latency direction finding. This work proposes a reconfigurable true-time-delay (TTD) based spatial signal processor (SSP) with frequency-division beam training methodology and wideband beam-squint less data communications. Discrete-time delay compensated clocking technique is used to support 800 MHz bandwidth with a large unity-gain bandwidth ring-amplifier (RAMP)-based signal combiner. To extensively characterize the proposed SSP across different SSP modes and frequency-angle pairs, an automated testbed is developed using computer-vision techniques that significantly speeds up the testing progress and minimize possible human errors. Using seven levels of time-interleaving for each of the 4 antenna elements, the TTD SSP has a delay range of 3.8 ns over 800 MHz and achieves unique frequency-to-angle mapping in the beamforming mode with nearly 12 dB frequency-independent gain in the beamforming mode. The SSP is prototyped in 65nm CMOS with an area of 1.98mm$^2$ consuming only 29 mW excluding buffers. Further, an error vector magnitude (EVM) of 9.8% is realized for 16-QAM modulation at a speed of 122.8 Mb/s.

Index Terms—Fast beam training, frequency-to-angle mapping, true-time-delay spatial signal processing, ring amplifier.

I. INTRODUCTION

BUNDANT spectral resources in the millimeter wave regime have opened new possibilities to deliver Gb/s data. Owing to the large propagation losses at mmW, multi-antenna systems are needed for improved signal-to-noise ratio (SNR) and link quality. However, the resulting narrow-pointed beams necessitate fast beam acquisition especially for communications applications on-the-move. To acquire fast channel state information (CSI), maximize the received power and fully benefit from the beamforming technology, a process known as beamtraining is widely adopted to search the optimal angles to direct the beams.

Existing beam training methodologies are based on iterative scanning approach limited to non-scalable, time- and/or power-consuming scenarios and pose numerous challenges toward low-latency requirement for both the base station (BS) and the user equipment (UE). Fig. 1(a) illustrates the time-division based beam scanning method used in most of analog phased antenna arrays (PAA). By configuring the phase shifters inherent to these arrays and sensing the received power, the CSI can be obtained. Finer angle resolution is limited by aperture that increase the design complexity and consumes large power and silicon area [1]. In contrast to the time-division based beam scanning method, Fig. 1(b) shows the frequency-division based beam scanning approach that obtains the CSI by observing different array frequency responses within a single orthogonal frequency-division multiplexing (OFDM) symbol saving criti-
cal time needed for beam scanning. Nevertheless, the need for a constant group delay in the frequency-division based beam training limits its realization when using phase shifters [2]. The phase shift approximation of the inter-element time delay holds true over a small fractional bandwidth only leading to large errors at the band edges and degraded signal-to-noise ratio as the channel bandwidth scales up as shown in Fig. 2.

Uniform-frequency response across wide modulated bandwidths can be realized using the concept of true-time-delay (TTD) introduced with baseband delay elements. Large delay range-to-resolution ratios realized using this technique [3, 4] has opened opportunities for fast beam training algorithms in large-scale arrays without needing additional external constructs. For example, Rotman Lens [5] based beamforming can be leveraged for beam training. However, its angular resolution is being limited to three points and its integration adds costs and makes the system bulky. Benefiting from several GHz of available spectrum, another recent approach used two Leaky Wave Antennas (LWA) [6] operating at sub-THz frequencies was used for directional finding. LWA at lower frequency band has also been proposed in [7] but with a coverage efficiency of only 50%. Like the previous approach, integration of these antennas can be costly and inefficient especially when operating in the cm- and mm-wave bands.

The authors’ recent works have shown a reconfigurable TTD-based SSP with large delay-bandwidth product that creates unique frequency-to-angle map for fast beamforming and reduces the scan time of analog PAAs from several symbols to a single OFDM symbol [2, 8, 9]. In [10], the authors demonstrated a reconfigurable TTD SSP hardware for the first time that can be easily reconfigured for both beam training and beamforming over 800 MHz modulated bandwidth. This work significantly expands on the circuits and systems proposed in [10] with the following distinct contributions:

• In-depth analysis of the hardware architecture when applying the beam training algorithm,
• Hardware design considerations and requirements for beam training algorithm are presented and compared with various TTD implementations from RF to analog/digital basebands,
• Detailed circuit design of the TTD SSP including time-interleaved interpolated clock generator and high-speed sampling technique to alleviate jitter and mismatch, and
• Expanded measurement methodology detailing the test setup with customized automated validation bench development for single-tone, wideband, and modulated measurements of the TTD SSP.

The rest of this article is organized as follows. Section II discusses system design considerations for the two SSP modes outlining hardware challenges. The proposed SSP design and circuit implementation details are presented in Section III. Section IV presents the measurement results for different SSP modes followed by conclusions in Section V.

II. TTD SSP SYSTEM DESIGN CONSIDERATIONS

We consider a uniform linear array with N critically spaced antenna elements. The inter-element delay can be expressed as

\[ \Delta t = \frac{\sin(\theta)}{2f_c}, \]

where \( \theta \) is the angle of incidence, and \( f_c \) is the center frequency. Therefore, the array response for the \( n^{th} \) element in frequency domain is

\[ |a(\theta, f)|_n = \exp(-j \cdot 2\pi (n-1)d \cdot f \cdot \sin(\theta)/c), \]

where \( d \) is the inter-element spacing, \( f \) is the frequency, and \( c \) represents the speed of light [10]. Next, we describe the system design considerations for both wideband beam training and data communications mode with associated design parameters and hardware challenges.

A. Mode 1: Low-latency beam training

Most of the existing beam training algorithms leverage only phase-shifter based SSPs for exhaustive beam sweeping where different beams are used sequentially in time to estimate the angle-of-arrival (AoA). These algorithms (and consequently, the analog PAAs) suffer from two main obstacles and are thus limited to smaller array sizes by the number of antennas and the phase-shifter complexity. Fig. 3 quantifies the required phase-shifter resolution (i.e., complexity) to cover an entire 360° plane using half-power beam width (HPBW) with respect to the array size assuming a linear array architecture. As the array size increases, the HPBW drops which implies the resolution of the phase-shifters also needs to be increased to cover the entire 360° range. Considering similar bandwidth, loss, and root-mean-square gain/phase error, increasing the phase-shifter resolution is often accompanied with high power consumption and silicon area adding prohibitive hardware overhead in the PAAs.

To alleviate the above problems, the authors introduce architectures that can synthesize rainbow-like beams to detect the entire angular range in a single OFDM symbol [2, 9]. The key idea is to place different signal delays in different antenna branches to exacerbate beam squint intentionally among subcarriers. By properly configuring the delay taps in an array, each frequency can be associated with a unique beam that creates a unique frequency-to-angle map. The CSI and the AoA can be observed by its spectral analysis embedded in the signal spectrum obtained simply through frequency-domain DSP.

In this work, when TTD delay are set to be \( \tau_n \) in the \( n^{th} \) element of a uniform linear array, different incident angle \( \theta \) results in different system frequency response that can be represented as

\[ |W(f)\cdot a(\theta, f)|^2, \]

where the \( W(f) \) is the antenna weight factor, \( \theta \) is the angle-of-incidence, and \( f \) is the frequency. Hence, one can infer unknown \( \theta \) by measuring
TABLE I: Time-delay unit implementation choices.

| Implementation   | Area   | Power Cons. | Delay Range | Delay Resolution |
|------------------|--------|-------------|-------------|------------------|
| Transmission line| High   | Low (≤50)   | Low (≤50)   | Limited          |
| LC delay line    | High   | Low (≤50)   | Low (≤50)   | Limited          |
| RF resampling    | Med.   | Med.        | Med.        | High             |
| Gm-C filter      | Med.   | Med.        | Med.        | Low              |
| BB sampling      | Low    | Low-to-med. | High        | High             |
| Digital          | Low-to-med. | High | High        | High             |

Fig. 3: Half-power beam width and estimated phase-shifter resolution against array size for beam-training in phase-shifter based PAs.

the received frequency response formed from a multi-carrier pilot symbol. Furthermore, with the signal bandwidth, BW, it has been proved in [9] that setting the TTD delay taps as $\tau_n = (n-1)/BW, n = 1, \ldots, N$ enables searching the entire angular range $\theta \in [-\pi/2, \pi/2]$ at once. The approach, however, requires the maximum TTD delay to be $\tau_N = (N-1)/BW$ at the last antenna and hence poses a significant design challenge for array implementation. It is also worth to mention briefly that the algorithm can be further enhanced by increasing its frequency diversity order, $R$. The delay taps are $\tau_n = R \cdot (n-1)/BW, n = 1, \ldots, N$, which maps $R$ different subcarriers in a particular probed direction. In our implementation, a unity $R$ is used for proof-of-concept.

B. Mode 2: Wideband communications

After identifying the AoA using the beamtraining algorithm described in the previous subsection, the SSP can be switched from beamtraining mode to beamforming mode for data communication. The received signals at the antennas are aligned first by applying suitable time delays and phase-shifts (in baseband) and then constructively combined enhancing the SNR by $N$ over a wideband frequency. Different from the beamtraining mode, the delay taps $\tau_n$ need to be designed such that antenna weight, $W(f)$, matches with array spatial response, $a(\theta, f)$, for all frequencies which requires the delay taps $\tau_n = (n-1) \cdot d \cdot \sin(\theta)/c, n = 1, \ldots, N$. Figure 4 illustrates the tap delay setting for both the modes that are used to characterize our proposed multi-mode TTD SSP.

III. PROPOSED TTD SSP CIRCUIT IMPLEMENTATION

As discussed in Section II, the integration of the rainbow-like beamtraining algorithm with the data communications mode requires a reconfigurable TTD architecture with both constant group delay and a large delay range-to-resolution ratio across a wide bandwidth to enable the two SSP modes.

Recent time delay units (TDU) have used either of the following methods: transmission line [11], LC delay network [12], [13], RF re-sampling [14], Gm-C all pass filter [15], [16], time interleaved switched capacitor circuit [3], [4], [17], and digital delays [18]. The conceptual implementations of these TDUs are shown in Fig. 5. Table I further provides a high-level comparison of these methods. As seen in Table I, the transmission line and LC delay network provide a passive solution however with limited delay resolution and delay range. The delay range can be improved by switching sections of the TDUs and cascading multiple sections but requires a large silicon area. Moderate resolution and delay range can be realized using Gm-C delay cell. Nevertheless, as the bandwidth increases, the power consumption of the single Gm-C unit also increases proportionally. Besides, the Gm-C filter hardly benefit from process scaling due to the analog-intensive architecture. The process, voltage, and temperature effects can be mitigated by including additional calibration knobs for biasing input pairs or load at the expense of
additional power and bandwidth constraint owing to the larger parasitic capacitance. The RF re-sampling [14] is performed by using a digital-controlled delay lines (DDL) to resample the input signal after a passive mixer which demonstrate a wide delay range with fine resolution. However, interleaving directly at carrier frequency is potentially prone to jitter and gain errors. Besides, the achievable resolution is determined by the DDL design that also operates at carrier frequency implying the design challenges and power overhead also scales up with frequency. Another alternative is to introduce delay in the digital domain using the powerful DSP. However, the need for an ADC per antenna element results in significant power overhead increasing proportionately for larger arrays. Furthermore, integer delay can be implemented in digital domain easily while fractional delay is achieved by interpolation which incurs additional power/design overhead [18]. In contrast, baseband sampling [3, 17, 19] using interleaved sampler has a high delay range-to-resolution ratio while the higher delay range is achieved by increasing the interleaving factor. The inherent nature of digital-mostly architecture of the time-interleaved sampling technique with precision on-chip capacitor make this architecture friendly to process scaling.

Fig. 6 shows the proposed TTD SSP with detailed architecture implementation. The front-end of the system is expected to operate with a center frequency (f_c) of 28 GHz and a target bandwidth (BW) of 800 MHz. The received signal is then down converted to baseband, assuming a low-IF downconverter. Two functionalities including beamtraining and beamforming are demonstrated through the frequency-independent time delay settings with a multiply-and-accumulated (MAC) operation. The results are observed directly from the output power spectral density. The MAC structure can also be scaled to construct a higher order matrix in a MIMO system with minimal hardware overhead. Leveraging the the baseband discrete-time beamforming, it has been proved in [3] that the minimum number of interleaving levels (M) to meet the required signal bandwidth (BW) can be expressed as (assuming a 120° field-of-view (FoV)):

$$ M = 1 + \left[ \frac{d}{\lambda_c} \times \sqrt{\frac{3}{2}} \times (N-1) \times \frac{BW}{f_c} \right] $$  (1)

where d is the inter-element distance, \( \lambda_c \) is the wavelength, and \( f_c \) is the center frequency. Using (1) and considering critically-spaced antennas with a BW of 800 MHz with \( f_c \) half of its BW,

**Fig. 6:** Proposed SSP modes; architecture; and block-level implementation (inset).

**Fig. 7:** (a) Unit sampler, (b) time-interleaved (TI) sampler array, (c) time interleaver, and (d) simplified timing diagram.

an interleaving level of 7 is required to support a 4-element SSP implementation.

The next sub-sections presents the implementation of key components.

**A. Switched capacitor array (SCA) and clock generation**

The fundamental block of the discrete-time delay compensation method is the sample-and-hold within the MAC. The sampler, shown in Fig. 7(a), is adopted from [20] as it offers greater immunity to parasitic capacitance thus alleviating second-order errors. The complete sampler array is illustrated in Fig. 7(b) constructed using the unit sampler in Fig. 7(a). The SCA requires non-overlapping clocks for sampling, sum, and reset phases generated by the time-interleaver. Each interleaved level has a conversion speed of roughly 228 MHz (=1/\( f_{\text{clk}} \)). After all the signal paths are aligned in time, the sampled inputs from the 4-elements are combined using a closed-loop ring amplifier (RAMP) before
Simulated loop gain and phase response for different feedback factors due to summation of different antenna inputs and interleaved channels at the OTA virtual ground significantly constrains the unity-gain bandwidth affecting settling times for wideband signals and therefore resulting in significant power/performance penalties. Emerging research in RAMP topology [21], [23] alleviates some of these limitations enabling realization of a low-voltage high-speed amplifier that scales well with advanced CMOS technology. A RAMP comprises of several cascaded inverters that form a multi-stage amplifier. Its initial response behaves analogous to a ring oscillator to charge and discharge the capacitive load which is stabilized by placing a dominant output pole, through adjusting the biasing points and hence creating a dead-zone at the last stage of the RAMP. The dead-zone enables the RAMP to operate the last stage in either subthreshold or cutoff which increases its output impedance pushing the dominant pole (at the output) towards the origin thus stabilizing the amplifier.

Fig. 8(a) shows the top-level open-loop dynamic amplifier design adapted from [23]. It consists of two single-ended RAMPs that form a pseudo-differential configuration and eventually construct a closed loop integrator with additional feedback capacitor and a reset switch. The bias enhancement and the biasing scheme using an anti-parallel (AP) arrangement of CMOS transistors are implemented here to enhance both the bandwidth and the linearity. Though the RAMP behavior has been investigated thoroughly in [21], [23], [25], the application of the RAMP in our SSP has additional challenges. Recall from Fig. 6 and Fig. 8 during the SUM phase, the SSP is analogous to a closed loop integrator. As the number of elements increase, the feedback factor, $\beta$, decreases which implies the available loop gain is inversely proportional to the number of elements. In practice, additional parasitic capacitance located at the virtual ground node of the RAMP due to routing the time-interleaved channels makes $\beta$ even smaller. Fig. 9 shows the simulated loop gain and phase for the RAMP with different - maintained for all the cases. Thus, the adoption of the RAMP is crucial here compared to the traditional OTA to achieve large delay range across a wide bandwidth. Besides, the first- and second-stage of the RAMP are made as fast as possible, and eventually process limited. An advanced technology node will further help to achieve better gain-bandwidth products alleviating the $\beta$ constraints. Lastly, similar to [25], the active common-mode feedback (CMFB) using 2-stage RAMP is used to define the common-mode voltage providing sufficient gain compared to a passive CMFB.

C. Input and output buffers

The input network including the sample-and-hold also determine the bandwidth and linearity of the SSP in addition to the signal combiner. Fig. 10(a) shows the time-interleaved sampling scheme used in the proposed SSP input network. Its RC model is illustrated in Fig. 10(b) to predict the bandwidth where $Z_{\text{out,BUF}}$ is the buffer output impedance, $R_{\text{in}}$ represents the switch on-resistance, and $C_{\text{par}}$ is the node parasitic capacitance including the switches’ capacitance. To achieve fast settling for wideband signals, input buffers with low output impedance are required. Thus, a source follower is designed as the input buffer to provide a low output impedance. Following the buffer, the sampling switch (SW1) needs to handle the

**Fig. 8:** (a) Unit sampler, (b) time-interleaved (TI) sampler array, (c) time interleaver, and (d) simplified timing diagram.

**Fig. 9:** Simulated loop gain and phase response for different feedback factor ($\beta$), being fed into the quantizer (off-chip) for further processing. The parasitic-insensitive topology is highly beneficial as the interleaved sampled signals from different elements are summed at the opamp virtual ground. The choice of the sampling capacitor, $C_s$ (=50fF) is determined by the thermal noise requirement and the available silicon area. The required time interleaved clock is derived from the input clock (IN) and derived by the circuits illustrated in Fig. 7(c). The timing diagram shown in Fig. 7(d) captures the relationship between sampling, summing, and reset phases with twice the number of interleaving levels and eight times the bandwidth. Careful layout with mismatch optimized post-layout extractions was done to alleviate mismatch in the time-interleaved clock phases similar to a high-speed time-interleaved ADC [21].
entire bandwidth-of-interest with high linearity and is thus designed as a boosted switch.

The last section of the RC network is determined by two principles. First, the interleaved switches are triggered using the non-overlapping clocks with duty cycle of 7.14% (1/14), given an interleaving factor of 7 where only one switch is off at a particular interval and decide the network bandwidth. Second, the size of the sampling capacitor \(C_s\) is constrained by thermal noise requirements with the noise floor. Thus, the bandwidth will be determined by two times the on-resistance of \(SW_{11}\). Based on the above design considerations, \(C_s\) is chosen to be 50 fF, while the interleaved switches are implemented using transmission gates considering the input level requirement and its \(R_{on}\) is almost independent of the output voltages. The simplified diagram and transistor-level schematic of the critical blocks is shown in Fig. 11(a)-(b) respectively. Fig. 11(b) shows the differential buffers starting with a bias tee network for biasing the input buffer input transistor independent to the external signal. The bootstrap switch is adapted from [26] for the SSP input network providing a low-on resistance of 42.75 kΩ. Other parameters in Fig. 11(b) are extracted from simulation (not considering routing parasitic) demonstrating a flat amplitude response with 3dB bandwidth of 8.7 GHz meeting settling requirements over bandwidth-of-interest (800 MHz), as shown in Fig. 12. Note, the high pass network formed by the bias tee is omitted in the bandwidth estimation. The output buffer design is similar to the input buffer except the \(Gm\) of the input pair is set as 20 mS to drive the 50Ω interface for data acquisition.

IV. TESTBED AUTOMATION AND MEASUREMENT RESULTS

The proposed TTD SSP is designed and fabricated in a TSMC 65 nm CMOS occupying an area of 1.98 mm² including test pads as shown in Fig. 13 and mounted on a prototyped evaluation board for testing. Fig. 13 also shows the testbed used to characterize the TTD SSP.

Multi-antenna SSP receivers are typically characterized over a large matrix of frequency and angle-of-arrival combinations requiring significant effort complicated by multiple inputs/outputs. Thus, the development of the test bench and validation method is of interest. The input signal for the TTD SSP device-under-test (DUT) was generated in MATLAB and then uploaded to a Xilinx ZCU216 RFSoC configured in multi-tier synchronization mode to precisely synchronize the 8-differential channels (16 inputs) before being applied to the DUT through SMA coaxial cables. A 3.2 GHz clock source from HP8360A provides the external clock to generate the required time-interleaved phases on-chip. The required biases and configuration control are provided by the Texas Instruments (TI) DAC (DAC81416EVM) and Digilent Analog Discovery. Finally, the output signal is fed to the G/S ADCs in the Xilinx RFSoC and observed from its GUI.

Because the input and output signal are generated and acquired by the same GUI, signal path automation is possible to reduce the testing time. For precise synchronization with multi-channel generation, we leverage computer vision techniques to test GUI with pre-stored image icons. The testbench specifies which GUI components to interact with. PyAutoGui library is used to provide an abstraction to OpenCV which provides tools to easily distinguish the screen images. Figure 14 shows the flow chart for the automated closed loop testbed. The input can be selected from either pre-generated...
MATLAB code or directly in Python. Another application script called as Xilinx_Auto.py configures the DACs and read the captured ADC data for additional post processing.

A. Mode 1: Low-latency beamtraining test

In the beamtraining mode, the input signals of the TTD SSP are generated by RF DAC which emulates OFDM symbols received by a critically spaced linear array at \( \lambda/2 \) with incident angle \( \theta \) followed by down-conversion to intermediate frequency with a BW of 491.32 MHz and subcarrier spacing 960 kHz. Although the beamtraining conceptually requires only one pilot OFDM symbol to measure the system frequency response and infer \( \theta \), our experiment lacks the necessary synchronization in the current test bench setup. Thus, the same OFDM pilot symbol repeats itself and its power spectral density (PSD) is observed for analysis. It is clear from the measured response in Fig. 15 that the PSD of the received signal is uniquely determined by incident angles \( \theta \). Hence, \( \theta \) can be inferred without time consuming sequential beam sweep. To further prove the effectiveness of the beamtraining algorithm, Fig. 16(a) shows the measured heat map with a sweep from -85° to 85°, constructing a unique frequency-to-angle mapping within the high beamforming gain region. The dark color region represents the intentionally squint region which matches the single-point measurement shown in Fig. 15. Another way to interpret the measured data is leveraging the three-dimensional plot among frequency, angle, and relative magnitude, illustrated in Fig. 16(b). Again, a peak (i.e., high beamforming gains region) is clearly observed across different angles.

B. Mode 2: Wideband data communications tests

In the communication mode, the proposed SSP can be configured as illustrated in Fig. 2(b). Three different signal types are emulated including single tone, wideband chirp, and quadrature amplitude modulation (QAM) in the RFSoc and applied to the TTD SSP DUT. Figure 17(a) shows the measured single tone response showing a beamforming gain close to 12 dB for a 4-element array with a FoV around 180° across the bandwidth of interest, demonstrating the capability of the delay compensation technique with RAMP based signal combiner across 720 MHz bandwidth. The proposed array can also be configured to 8-element mode, demonstrating a maximum 16 dB beamforming gain, as shown in Fig. 20(b). Though the FoV is decreased to 50° due to the increased number of elements, the narrowed FoV can be remedied by increasing the interleaving level at the expense of additional power consumption and area overhead. For the four cases of angle-of-arrival (AoA), the beamforming beam patterns are presented in the polar format (Fig. 18). The frequency-independent beamforming conversion gain and the beam-squint free beam patterns show the TTD-based operation of the SSP. Wideband signal testing is also applied to the proposed SSP as shown in Fig. 19(a)-(b) for 720 MHz BW at 0° AoA with all elements enabled. Again, a uniform beamforming gain of -12 dB is observed with all the elements enabled in the 4-element.
**TABLE II: Comparison with state-of-the-art TTD SSP.**

| TTD Arch. | [JSSC’07] | [RFIC’18] | [JSSC’19] | [TCAS’19] | [TMTT’21] | [JSSC’21] | [JSSC’20] | [JSSC’19] |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Method    | RF        | RF        | BB        | BB        | BB        | BB        | BB        | BB        |
| Domain    | Cont.-Time| Cont.-Time| Cont.-Time| Discrete-Time| Discrete-Time| Discrete-Time| Discrete-Time| Discrete-Time|
| # Elements| 4         | N/A       | N/A       | 4         | 4         | 4         | 4         | 16        |
| Supply (V)| 1.5       | 2.5       | 1.4       | 1.0       | N.A.      | 1.0       | N.A.      | N.A.      |
| Power (mW)| 555       | 285       | 364       | 47        | 70        | 40        | 122       | 453       |
| BW (MHz)  | 18000     | 2000-2000 | 2000      | 100       | 100       | 500       | 800       | 800       |
| Delay Range (ns) | 0.3 | 0.508 | 1.7 | 15 | 10 | 1.7 | 10 | 5 | 7500 |
| Delay Resol. (ns) | 0.015 | 0.004 | 0.001 | 0.005 | 0.005 | 0.015 | 0.05 | 0.25 | 0.005 |
| Linearity (dBm) | -3.2 (P1-dB) | -3.1 (IP3) | N/A | -3.5 (EVM) | 7.9 (IP3) | -16.5 (IP3) | -41 (IP3) |
| Noise (dB) | 9.9        | 5.45      | 0.61      | 0.57      | 0.5       | 0.82      | 1.2       | 4.42      | 1.98      |
| Area (mm²) | 130       | 130       | 130       | 65        | 65        | 65        | 28        | 40        | 65        |
| Tech. (nm) | CMOS      | BiCMOS    | CMOS      | CMOS      | CMOS      | CMOS      | CMOS      | CMOS      | CMOS      |

Fig. 18: AoA measurement in a 4-element configuration.

The SSP is also measured for QAM modulated signals with 4-QAM and 16-QAM in the communication mode. The constellation of the desired signal with 4-QAM and 16-QAM in the communication mode is shown in Fig. 19(a) and (b) respectively. After beamforming, 5.2%, and 9.8% EVM is achieved realizing 30.8 Mb/s for 4-QAM and 122.8 Mb/s for 16-QAM respectively. It is also worth mentioning that the source follower buffer contributes additional loss which is not decoupled and thus limits the EVM performance. The single channel third order input intercept (IIP3) is also measured and interpolated for the proposed SSP. Two input tones set to be 766 MHz and 776 MHz with a spacing of 10 MHz results in the third-order intermodulation product located at 786 MHz and 756 MHz respectively demonstrating 14dBm IIP3. The 4-element TTD SSP consumes 29 mW including RAMP, sample phase generation, and the switched capacitor bank. The required interface circuits consume 135 mW, 10 mW, and 2 mW for input buffer, output buffer, and current mirroring respectively. Table II summarizes the critical parameters for the proposed TTD SSP and compares with state-of-the-art. Though [14] demonstrated similar bandwidth as the proposed work, the use of a RF sampling mixer with digital delay line will limit its application at millimeter-wave. In contrast, the proposed work can connect with different RF front end downconverters relaxing the overall system design complexity for TTD arrays. The modulated signals’ performance in two processing modes proves the applicability of the proposed SSP for high-speed wireless links for both beamtraining and beamforming functionalities.

**V. CONCLUSIONS**

This article demonstrates multi-mode SSP with low-latency beamtraining and wideband data communications. Frequency dependent search beams are created to sound all directions simultaneously using true-time-delay arrays to greatly reduce beam training latency. The proposed method is scalable depending on the multi-antenna front-end specifications. Additionally, the proposed architecture supports wideband data communications with large delay-bandwidth product using fast slewing wideband RAMP for efficient signal combining in the baseband switched-capacitor array. A 3.8ns delay compensation across 800 MHz bandwidth and a 29 mW power consumption is demonstrated with EVM of <10% supporting 16-QAM.

![Fig. 19: Wideband measurement with (a) 1-element; and (b) 4-element enabled.](image-url)

![Fig. 20: Measured EVM for (a) 4-QAM; and (b) 16-QAM.](image-url)
REFERENCES

[1] D. Pepe and D. Zito, “Two mm-wave vector modulator active phase shifters with novel IQ generator in 28 nm FD-SOI CMOS,” IEEE J. Solid-State Cir., vol. 52, no. 2, pp. 344–356, 2016.

[2] H. Yan, V. Boljanovic, and D. Cabric, “Wideband millimeter-wave beam training with true-time-delay array architecture,” in 2019 53rd Asilomar Conf. on Signals, Systems, and Computers, 2019, pp. 1447–1452.

[3] E. Ghaderi, A. Sivadhasan Ramani, A. A. Rahimi, D. Heo, S. Shekhar, and S. Gupta, “An integrated discrete-time delay-compensating technique for large-array beamformers,” IEEE Trans. Cir. Syst. Regul. Pap., vol. 66, no. 9, pp. 3296–3306, 2019.

[4] E. Ghaderi and S. Gupta, “A four-element 500-MHz 40-mW 6-bit ADC-enabled time-domain spatial signal processor,” IEEE J. Solid-State Cir., vol. 56, no. 6, pp. 1784–1794, 2021.

[5] Y. Gao, M. Khaliei, F. Zheng, and T. Kaiser, “Rotman lens based hybrid analog–digital beamforming in massive MIMO systems: Array architectures, beam selection algorithms and experiments,” IEEE Trans. on Veh. Tech., vol. 66, no. 10, pp. 9134–9148, 2017.

[6] H. Saedi, S. Venkatesh, X. Lu, and K. Sengupta, “THz prism: One-shot simultaneous localization of multiple wireless nodes with leaky-wave THz antennas and transceivers in CMOS,” IEEE J. Solid-State Cir., pp. 1–1, 2021.

[7] H. Li, M. Wu, Y. Cheng, L. Mei, and C. Zhou, “Leaky-wave antennas as metal rings of mobile handset for mm-wave communications,” IEEE Trans. Ant. Prop., vol. 69, no. 7, pp. 4142–4147, 2021.

[8] V. Boljanovic, H. Yan, E. Ghaderi, D. Heo, S. Gupta, and D. Cabric, “Design of millimeter-wave single-shot beam training for true-time-delay array,” in 2020 IEEE 21st Intl. Workshop on Sig. Proc. Advances in Wireless Comm. (SPAWC). IEEE, 2020, pp. 1–5.

[9] V. Boljanovic, H. Yan, C.-C. Lin, S. Mohapatra, D. Heo, S. Gupta, and D. Cabric, “Fast beam training with true-time-delay arrays in wideband millimeter-wave systems,” IEEE Trans. Cir. Syst. Regul. Pap., vol. 68, no. 4, pp. 1727–1739, 2021.

[10] C.-C. Lin, C. Puglisi, E. Ghaderi, S. Mohapatra, D. Heo, S. Gupta, H. Yan, V. Boljanovic, and D. Cabric, “A 4-element 800mhz-bw 29mw true-time-delay spatial signal processor enabling fast beam-training with data communications,” in ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC), 2021, pp. 287–290.

[11] F. Lin and H. Deng, “Continuously tunable true-time-delay phase shifter based on transmission lines with simultaneously reconfigurable impedance and phase constant,” IEEE Trans. Micro. Theo. Techn., vol. 67, no. 12, pp. 4714–4723, 2019.

[12] H. Hashemi, Ta-shun Chu, and J. Roderick, “Integrated true-time-delay-based ultra-wideband array processing,” IEEE Commun. Mag., vol. 46, no. 9, pp. 162–172, 2008.

[13] M. Li, N. Li, H. Gao, Z. Zhang, S. Wang, Y.-C. Kuan, C. Song, X. Yu, Q. J. Gu, and Z. Xu, “An 800-ps origami true-time-delay-based CMOS receiver front end for 6.5–9-GHz phased arrays,” IEEE Solid-State Cir. Lett., vol. 3, pp. 382–385, 2020.

[14] K. Spoof, M. Zahra, V. Unnikrishnan, K. Stadius, M. Kosunen, and J. Rynnainen, “A 0.6–4.0 GHz RF-resampling beamforming receiver with frequency-scaling true-time-delays up to three carrier cycles,” IEEE Solid-State Cir. Lett., vol. 3, pp. 234–237, 2020.

[15] S. K. Garakouei, E. A. M. Klumperink, B. Nauta, and F. E. van Vliet, “Compact cascadable g_m-C all-pass true time delay cell with reduced delay variation over frequency,” IEEE J. Solid-State Cir., vol. 50, no. 3, pp. 693–703, 2015.

[16] I. Mondal and N. Krishnapura, “A 2-GHz bandwidth, 0.25–1.7 ns true-time-delay element using a variable-order all-pass filter architecture in 0.13 μm CMOS,” IEEE J. Solid-State Cir., vol. 52, no. 8, pp. 2180–2193, 2017.

[17] A. Nagulu, A. Gaonkar, S. Ahasan, S. Garikapati, T. Chen, G. Zussman, and H. Krishnaswamy, “A full-duplex receiver with true-time-delay cancelers based on switched-capacitor-networks operating beyond the delay–bandwidth limit,” IEEE J. Solid-State Cir., vol. 56, no. 5, pp. 1398–1411, 2021.

[18] S. Jang, R. Lu, J. Jeong, and M. P. Flynn, “A 1-GHz 16-element four-beam true-time-delay digital beamformer,” IEEE J. Solid-State Cir., vol. 54, no. 5, pp. 1304–1314, 2019.

[19] E. Ghaderi, A. S. Ramani, A. A. Rahimi, D. Heo, S. Shekhar, and S. Gupta, “Four-element wide modulated bandwidth MIMO receiver with >35-dB interference cancellation,” IEEE Trans. Micro. Theo. Techn., vol. 68, no. 9, pp. 3930–3941, 2020.

[20] D. Allstot, R. Brodersen, and P. Gray, “MOS switched capacitor ladder filters,” IEEE J. of Solid-State Cir., vol. 13, no. 6, pp. 806–814, 1978.

[21] B. Hershberg, S. Weaver, K. Sobue, S. Takeuchi, K. Hamashita, and U.-K. Moon, “Ring amplifiers for switched capacitor circuits,” IEEE J. Solid-State Cir., vol. 47, no. 12, pp. 2928–2942, 2012.

[22] Y. Lim and M. P. Flynn, “A 1 mw 71.5 dB SNDR 50 MS/s 13 bit fully differential ring amplifier based SAR-assisted pipeline ADC,” IEEE J. Solid-State Cir., vol. 50, no. 12, pp. 2901–2911, 2015.

[23] J. Lagos, B. Hershberg, E. Martens, P. Wambacq, and J. Craninckx, “A single-channel, 600-MS/s, 12-b, ringamp-based pipelined ADC in 28-nm CMOS,” IEEE J. Solid-State Cir., vol. 54, no. 2, pp. 403–416, 2019.

[24] Y. Lim and M. P. Flynn, “A 100 MS/s, 10.5 bit, 2.46 MW comparator-less pipeline ADC using self-biased ring amplifiers,” IEEE J. Solid-State Cir., vol. 50, no. 10, pp. 2331–2341, 2015.

[25] J. Lagos, B. P. Hershberg, E. Martens, P. Wambacq, and J. Craninckx, “A 1-GS/s, 12-b, single-channel pipelined ADC with dead-zone-degenerated ring amplifiers,” IEEE J. Solid-State Cir., vol. 54, no. 3, pp. 646–658, 2019.

[26] A. Abo and P. Gray, “A 1.5-v, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter,” IEEE J. Solid-State Cir., vol. 34, no. 5, pp. 599–606, 1999.

[27] T.-H. Chang, T. Yeh, and R. C. Miller, “GUI testing using computer vision,” in Proc. of the 28th Intl. Conf. on Human Factors in Computing Systems - CHI ‘10. ACM Press, 2010, p. 1535.

[28] T.-S. Chu, J. Roderick, and H. Hashemi, “An integrated ultra-wideband timed array receiver in 0.13 μm CMOS using a path-sharing true time delay architecture,” IEEE J. Solid-State Cir., vol. 42, no. 12, pp. 2834–2850, 2007.

[29] M.-K. Cho, I. Song, and J. D. Cressler, “A true time delay-based SiGe bi-directional T/R chipset for large-scale wideband timed array antennas,” in 2018 IEEE Radio Freq. Integ. Cir. Symp. (RFIC). IEEE, 2018, pp. 272–275.

[30] J. Fikes, P. P. Khal, S. Nooshabadi, and A. Hajimiri, “Programmable active mirror: A scalable decentralized router,” IEEE Trans. Micro. Theo. Techn., vol. 69, no. 3, pp. 1860–1874, 2021.