Abstract: As two-terminal passive fundamental circuit elements with memory characteristics, memristors are promising devices for applications such as neuromorphic systems, in-memory computing, and tunable RF/microwave circuits. The increasingly complex electromagnetic interference (EMI) environment threatens the reliability of memristor systems. However, various EMI signals' effects on memristors are still unclear. This paper selects continuous waves (CWs) as EMI signals. It provides a deeper insight into the interference effect of CWs on the memristor driven by a sinusoidal excitation voltage, as well as a method for investigating the EMI effect of memristors. The optimal memristor model is obtained by the exhaustive traversing of the possible model parameters, and the interference effect of CWs on memristors is quantified based on this model and the proposed evaluation metrics. Simulation results indicate that CW interference may affect the switching time, dynamic range, nonlinearity, symmetry, time to the boundary, and variation of memristance. The specific interference effect depends on the operating mode of the memristor, the amplitude, and the frequency of the CW. This research provides a foundation for evaluating EMI effects and designing electromagnetic protection for memristive neuromorphic systems.

Keywords: electromagnetic interference effects; memristor; neuromorphic system; memristor modeling; reliability; continuous wave

1. Introduction

The memristor was predicted to be the fourth fundamental passive circuit element (in addition to the resistor, capacitor, and inductor) in the world by Leon Chua in 1971 [1]. There has been an increasing interest in memristors and their applications since the real memristor was implemented at Hewlett-Packard Labs [2,3]. Many memristors have recently been implemented based on different device concepts. These include phase change memory (PCM), conductive bridging random access memory (CBRAM), resistive random access memory (RRAM), spintronic devices, ferroelectric devices, the self-directed channel (SDC) device [4,5], and others. Moreover, due to their low power consumption, nanometer size, nonvolatile characteristics, good scalability, and compatibility with CMOS technology [6–8], memristors have been implemented in many applications, such as neuromorphic computing [9–11], in-memory computing [12], combinational logic circuits [13,14], spintronic devices, and hardware security systems [15]. In recent years, in pursuit of reconfigurability and tunability, several studies have applied memristors to RF/microwave circuits and a broader context in electromagnetic systems [16], such as frequency selective surfaces [17], the reconfigurable antenna [17], R.F./microwave filter [18–21], and Wilkinson power divider [22]. As research on memristors advances, new memristive applications are continuously emerging.

It is worth noting that with the advancement of electron science and technology, the number of radio-using devices is increasing, the space is filled with various intentional and
unintentional electromagnetic wave signals that ramify and overlap in the time domain, frequency domain, and space domain [23], which are serious threats to the reliability of highly integrated and miniaturized memristive systems. Previous studies have focused on the reliability issues of memristors, including endurance, retention deterioration, read/write noise [24], and signal integrity issues [25–28], which may be caused by manufacturing processes, read/write operations, structure, or size of the memristors. However, the interference effects of external EMI on memristors have rarely been considered. Under the threat of the increasingly complex electromagnetic environment, EMI signals may interfere with the characteristics of the memristor system by coupling into the memristive system through wires or holes, thereby affecting the performance of the memristive system. Therefore, it is essential to investigate the interference effects of EMI signals on memristors to achieve high-performance memristive applications.

In this study, continuous waves (CWs) are selected as the EMI signals. Their interference effect on the memristor is examined exhaustively utilizing the Knowm self-directed channel (SDC) memristor as the example for the first time. The Knowm SDC memristor is the first commercially available memristor fabricated by Knowm Inc. (Santa Fe, NM, USA) and is based on a similar electrochemical metal mechanism as CBRAM devices to change the device conductivity. However, the SDC device constrains the movement of metal ions to a chemically created channel structure, resulting in a much more consistent and stable device [3,4]. This research paper covers two main aspects. On the one hand, an optimized memristor model is developed based on the experimental data of Knowm SDC by exhaustively traversing the possible model parameters. On the other hand, the interference effect of CWs on the memristor under sinusoidal excitation was examined utilizing suggested evaluation metrics, confirming that the memristor is not subject to phase change and permanent damage. It is intended that the study presented in this paper will give insight into the interference effects of CWs on memristors and contribute to the evaluation of electromagnetic effects and electromagnetic protection design of memristive systems.

The rest of the paper is organized as follows: the experimental Knowm SDC memristors, their modeling methods, and evaluation metrics of the EMI effect are described in Section 2. Simulation results and discussion are presented in Section 3, followed by concluding remarks in Section 4.

2. Components and Methods

2.1. The Knowm SDC Memristor

The device studied in this work is the Knowm SDC memristor, a BS-AF-W discrete bipolar memristor with tungsten (W) dopant on a chalcogenide material, developed and commercialized in a 16-pin ceramic DIP package by Knowm Inc. It operates primarily through the electric field-induced generation of metal ions that move through a multilayer chalcogenide material stack to change the memristance [3,4,29]. Compared with the conventional mechanism of using oxygen vacancy migration to change the memristance, the means of changing the memristance in the Knowm SDC memristor improves the stability of the memristor’s electrical performance [30].

Figure 1 presents the W-dopant SDC memristor device structure, switching mechanism, and symbol. The memristor device consists of two electrode layers, a multilayer chalcogenide material stack, and an Ag-source layer. During the first run after device fabrication, when a positive potential is applied to the top electrode, metal ions reach the lower potential electrode with the assistance of Sn$^+$ from the SnSe layer and are reduced to the metallic form, eventually forming a conductive channel spanning the active material layer. Then, by applying the potentials of different polarities to the memristor, the memristance changes. When a positive potential is applied to the memristor, Ag$^+$ is forced to move in the direction of the electric field to the conductive channel and accumulate at the aggregation sites, resulting in a decrease in the memristance. Conversely, when a negative potential is applied to the memristor, the memristance is tunable in the higher
direction by the movement of Ag⁺ away from these agglomeration sites. Its maximal and minimal memristances are known as the OFF resistance ($R_{OFF}$) and the ON resistance ($R_{ON}$), respectively. The lowest and highest resistance states are called LRS and HRS, respectively, and the other medium resistance states are all called MRS [24].

Figure 1. The W-dopant SDC memristor [31]. (a) Materials (left) and a graphical representation of the switching mechanism (right); (b) symbol of the SDC memristor.

Depending on the dynamic range of the memristance, the memristor operates in hard-switching mode (H-Sw mode) if the dynamic range is between $R_{ON}$ and $R_{OFF}$. In contrast, the memristor operates in soft-switching mode (S-Sw mode) [6] if one boundary of the dynamic range is at MRS.

2.2. Modeling of the Knowm SDC Memristor

Before modeling the Knowm SDC memristor, the I-V characteristics must be experimentally determined. Then, the I-V characteristics are fitted using a generic memristor model, and the parameters of the generic memristor model are optimized by exhaustive traversal of all parameters to achieve the best fit; subsequently, the optimal model parameters are identified. Finally, the generic memristor model with the optimal parameters can be utilized as the memristor model.

2.2.1. Experiment Setup of the SDC Memristor

According to Knowm’s recommendation, the applied voltage and the device current should be limited to less than 1 V and 1 mA [29], respectively; otherwise, excessive voltages or currents can induce phase change or permanent burnout of the memristor. Therefore, a linear resistor $R_s$ in series with the memristor is required in the experimental connection, as shown in Figure 2. The voltage across $R_s$ and the sinusoidal excitation applied to the memristor M1 can be monitored by channel CH1 and channel CH2 of the oscilloscope and noted as $V_s$ and $V_{in}$ respectively. Then the voltage $V_m$ across M1 is $V_{in} - V_s$, and the current $I_m$ flowing through M1 is $V_m / R_s$, leading to the memristor’s I-V characteristic.

Figure 2. The experimental connection setup.
2.2.2. The Generic Memristor Model

Previous studies have attempted to model the Knowm W-dopant SDC memristor [32,33] by optimizing parameters of generic memristor models, and the best approximation was obtained from a voltage threshold adaptive memristor model (VTEAM [34]). However, the fitting error was significant even in this case. The mean metastable switch (MMS) memristor model [35] considered in this work is a variant of the metastable switch memristor model, which is a semi-empirical generality model jointly proposed by M. Nugent and T. Molter [36,37]. It arises from the notion that memristors can be represented as a collection of conducting channels that switch between states of differing resistance. Each conducting channel is represented by a metastable switch.

A metastable switch is an idealized two-state element that can probabilistically switch between two states under the influence of voltage bias and temperature. The probability of the metastable switch switching from the OFF to the ON state is denoted by \( P_{ON} \), while the probability of the metastable switch switching from the ON to the OFF state is denoted by \( P_{OFF} \). The switching probabilities are modeled as:

\[
P_{ON} = \alpha \frac{1}{1 + e^{-\beta(v-V_{ON})}}
\]

\[
P_{OFF} = \alpha (1 - \frac{1}{1 + e^{-\beta(v+V_{OFF})}})
\]

where \( V_{ON} \) is the switching threshold voltage for the ON state and \( V_{OFF} \) is the switching threshold voltage for the OFF state. \( \beta = q/kT = V_T^{-1} \) is the temperature parameter, \( q \) is the elementary charge, \( k \) is the Boltzmann constant, \( T \) is the absolute temperature, \( \alpha = \frac{dt}{\tau} \) is the time parameter, and \( \tau \) is the time constant of the memristor.

The change in the number of switches \( x \), scaled from 0 to 1, is defined as:

\[
dx = P_{ON}(1-x) - P_{OFF}x
\]

By substituting Equations (1) and (2) into (3), the equation for the state variable of the memristor takes the form of:

\[
\frac{dx}{dt} = \frac{1}{\tau} \left( \frac{1}{1 + e^{-\beta(v-V_{ON})}} (1-x) - (1 - \frac{1}{1 + e^{-\beta(v+V_{OFF})}})x \right)
\]

(4)

Furthermore, the conductivity of the memristor is as follows:

\[
G_m(x) = \frac{x}{R_{ON}} + \frac{1-x}{R_{OFF}}
\]

(5)

As seen in Equations (4) and (5), the behavior of the memristor can be determined by five parameters \( R_{ON}, R_{OFF}, V_{ON}, V_{OFF}, \) and the initial state \( x_0 \). In addition, with a known initial memristance, \( x_0 \) can be obtained according to Equation (5).

In this article, the MMS memristor model is implemented in MATLAB, and the program code for the MMS model is available in Appendix A.

2.2.3. Optimizing the Parameters of the Generic Memristor Model

This section aims to identify the optimal parameters for the MMS memristor model to fit the SDC memristor I-V characteristics so that the relative sum of squared errors (rSSE) is minimized. The rSSE is derived from the relative RMS error from [34] and is not too small compared to the relative RMS error, thus highlighting the differences between the fitted
results for each group of parameters. The smaller the rSSE, the better the MMS memristor model fits the SDC memristor I-V characteristics. The rSSE is defined as:

\[
\text{rSSE} = \frac{\text{SSE}_V}{\sqrt{\sum_{i=1}^{n} V_{\exp,i}^2}} + \frac{\text{SSE}_I}{\sqrt{\sum_{i=1}^{n} I_{\exp,i}^2}} = \frac{\sum_{i=1}^{n} (V_{\text{sim},i} - V_{\exp,i})^2}{\sum_{i=1}^{n} V_{\exp,i}^2} + \frac{\sum_{i=1}^{n} (I_{\text{sim},i} - I_{\exp,i})^2}{\sum_{i=1}^{n} I_{\exp,i}^2}
\]  

(6)

where \(n\) is the number of samples. \(V_{\text{sim},i}\) and \(I_{\text{sim},i}\) are the corresponding \(i^{th}\) sample of the voltage and current of the MMS model, respectively. \(V_{\exp,i}\) and \(I_{\exp,i}\) are the corresponding \(i^{th}\) sample of the experimental voltage and current of the SDC memristor, respectively. \(\sqrt{\sum_{i=1}^{n} V_{\exp,i}^2}\) and \(\sqrt{\sum_{i=1}^{n} I_{\exp,i}^2}\) are the Euclidean norms of the experimental voltage and current of the SDC memristor, respectively.

The procedures for optimizing the model parameters are as follows: first, the range of MSS memristor model parameters, including \(R_{ON}, R_{OFF}, V_{ON}, V_{OFF},\) and \(x_0\) is estimated based on the experimentally obtained I-V characteristic curve of the SDC memristor; then, all possible parameters within the ranges are exhaustively traversed; finally, the set of parameters with the smallest rSSE is taken as the optimal set of parameters for the MSS memristor modeling SDC memristor.

2.3. Simulation of the EMI Effect of Memristors

2.3.1. Simulation Setup

In order to examine the interference effects of CW of varying amplitudes and frequencies on memristors with different operating modes, the interference effects of memristors investigations in this part are based on the optimized memristor model presented in Section 2.2. Simulating the coupling of CWs at the memristor input, the CWs were superimposed directly onto the sinusoidal excitation voltage. Then, simulations are performed to record the I-V characteristics and the memristance under the signal stimulation containing CW interference. Finally, the interference effect of CW on the memristor is quantified based on the evaluation metrics proposed in Section 2.3.2. Moreover, to prevent phase change and permanent destruction of the memristor after CW interference, the amplitudes (Amps) of CWs were limited in the range [0.05, 0.5] V when the memristor was operating in H-Sw mode and in the range [0.05, 0.7] V when it was operating in S-Sw mode, according to the voltage and current limits specified by Knowm Inc. For all modes of operation, the CW frequencies (Freqs) fell within the range [1k, 1M] Hz. The amplitude step for the simulation was 0.01 V. Since the interference effect of higher frequency CWs on the memristor was almost the same, the simulation step of frequency depended on the frequency range in order to shorten the simulation time or reduce the repetitive data. The simulation step of frequency was larger at the higher frequency range, while the simulation step of frequency was smaller at the lower frequency range. For example, the simulation step for frequencies in the lower frequency range [1k, 10k] Hz was 100 Hz, while the simulation step for frequencies in the higher frequency range [500k, 1M] was 50 kHz.

2.3.2. Evaluation Metrics of EMI Effects for the Memristor

In this article, the rSSE between the memristor response with and without interference is used to evaluate the interference intensity of CWs on the memristor (Table 1). The larger the rSSE, the higher the interference intensity of CW on the memristor. By observing the curves of the memristance with and without interference (Figure 3), it is found that the time of the memristor reaching the boundary \((t_1)\), the switching time from HRS to LRS \((t_{ON})\), the switching time from LRS to HRS \((t_{OFF})\), and the dynamic range of the memristor \(\text{(Ratio)}\) may change. In order to quantify these variations separately, four evaluation metrics corresponding to them are defined respectively, and their expressions are presented in Table 1. In the expressions, \(T_0\) denotes the period of the sinusoidal excitation voltage applied to the memristor, which is 0.01 s.
## Table 1. Expressions and descriptions of the metrics used to quantify the EMI effects.

| Metrics  | Expressions                                                                 | Description                                                                 |
|----------|-----------------------------------------------------------------------------|-----------------------------------------------------------------------------|
| $r_{SSE}$ | $\frac{1}{n} \sum_{i=1}^{n} (V_{with\, interference} - V_{ref})^2 + \frac{1}{n} \sum_{i=1}^{n} (I_{with\, interference} - I_{ref})^2$ | Interference intensity of CW on memristors                                   |
| $r_{T_{early}}$ | $\left(\frac{t_{tref}^{early} - t_1}{T_0}\right) \times 100\%$ | The relative variation of the time of the memristor reaching the boundary |
| $r_{T_{ON}}$ | $\left(\frac{t_{ON} - t_{ON,ref}}{T_0}\right) \times 100\%$ | The relative variation of the switching time from HRS to LRS                |
| $r_{T_{OFF}}$ | $\left(\frac{t_{OFF} - t_{OFF,ref}}{T_0}\right) \times 100\%$ | The relative variation of the switching time from LRS to HRS                |
| $r_{Ratio}$ | $\left(\frac{R_{max} - R_{min}}{R_{ref}}\right) R_{max} \times 100\%$ | The relative variation of dynamic range                                    |

$^1$ \(R_{max}\) and \(R_{min}\) represent the maximum and minimum memristance of the memristor with interference, respectively. \(R_{Ratio}\) = \(R_{max}/R_{min}\) is the dynamic range of the memristor. \(R_{max}^{ref}\) and \(R_{min}^{ref}\) represent the maximum and minimum memristance of the memristor without interference, respectively.

![Diagram of the memristance of the memristor with and without interference.](image)

**Figure 3.** Diagram of the memristance of the memristor with and without interference.

When all four evaluation metrics are equal to 0, this indicates that none of the above-mentioned four quantities of the memristor are affected after the interference. When \(r_{T_{early}} > 0\), it means that the memristor reaches the boundary early, and conversely, it means that the memristor delays reaching the boundary. When \(r_{T_{ON}} > 0\) and \(r_{T_{OFF}} > 0\), the memristor’s switching time is extended after the interference. \(|r_{T_{OFF}} - r_{T_{ON}}|\) characterizes the memristor’s asymmetry. When the \(|r_{T_{OFF}} - r_{T_{ON}}|\) equals zero, the switching time of the memristor from LRS to HRS is the same as the switching time from HRS to LRS, indicating that it is symmetrical. In this paper, we assume that the memristor maintains its original symmetry when the value is less than 1%. The larger the \(|r_{T_{OFF}} - r_{T_{ON}}|\), the more significant the asymmetry of the memristor. When \(r_{Ratio} > 0\), it means that the dynamic range of the memristor increases, and the opposite means that the dynamic range of the memristor decreases.

3. Results and Discussion

The section below describes the optimal memristor model parameters by fitting the MMS model to experimental data of the SDC memristor, and subsequently presents and discusses simulation results of the interference effects of CWs on a memristor operating in S-Sw mode and H-Sw mode, respectively. Specifically, the influence of the operating mode of the memristor, amplitude, and frequency of CWs on the interference effects of the memristor is examined.

3.1. Optimal Memristor Model Parameters Based on Experimental Data

In our experiment, \(V_{in}\) applied to the SDC memristor is a sinusoidal voltage with a peak-to-peak value of 1 V, a frequency of 5 Hz, and an offset of 0 V. To eliminate the differences in memristor responses between sinusoidal voltage cycles, we performed
ten measurement cycles and captured voltage and current data for only one sinusoidal period (0.2 s) for each measurement. Based on the experimental data obtained from these ten measurement cycles, the ranges of memristor parameters (given in Table 2) were determined. After averaging these experimental data, the I-V characteristic curve of the memristor was obtained and presented as the blue line in Figure 4. Based on the experimental data, the initial memristance of the memristor M1 can be determined to be 36.45 kΩ, and the initial state variable $x_0$ of the memristor model can be derived as 0.032 from Equation (5). After exhaustively traversing all possible parameters, the optimal parameters (listed in Table 2) were obtained when the minimum rSSE was 0.0101. The fitting result of the MMS memristor model with the optimal parameters to the experimental data is shown as the orange line in Figure 4.

Table 2. Parameter ranges and step sizes for traversal and the optimal parameters of the memristor model.

| Parameter ranges | $R_{ON}/k\Omega$ | $R_{OFF}/k\Omega$ | $V_{ON}/V$ | $V_{OFF}/V$ |
|------------------|------------------|------------------|-------------|-------------|
| Step sizes       | 0.01             | 0.01             | 0.01        | 0.01        |
| Optimal parameters | 5.88             | 44.02            | 0.37        | 0.17        |

The MMS memristor model with the optimal parameters fits the experimental data of the SDC memristor. The applied voltage across the memristor is shown in the subwindow.

The objective function [32] and the cost function [33] for the MMS memristor model with the optimal parameters are $9.36 \times 10^{-8}$ and 0.01316, respectively. They are significantly smaller than the minimum values of the function reported in the literature [32] and [33], respectively. Therefore, the MMS memristor model with the optimal parameters can more accurately characterize the behavior of SDC memory compared to the VTEAM model. It can also be considered as the behavioral memristor model for the W-dopant SDC memristor and is used to examine the interference effect of CWs on it.

The memristor operates in H-Sw mode when the amplitude of the 100 Hz sinusoidal excitation voltage applied to the behavioral memristor model is $\geq 0.5 \text{ V}$ and $\leq 1 \text{ V}$, and in S-Sw mode when the amplitude is $\geq 0.2 \text{ V}$ and $<0.5 \text{ V}$. The responses of the memristor in different operating modes are illustrated in Figure 5. In Section 3.2, the stimulus of the memristor operating in different switching modes without interference is the same as those depicted in Figure 5.
The objective function 

\[ 32 \]

and the cost function 

\[ 32 \]

were 2.0, obtained for a CW at a frequency of 100 kHz. Sinusoidal excitation voltage with an amplitude of 0.5 V enables the memristor to operate in H-Sw mode; sinusoidal excitation voltage with an amplitude of 0.3 V lets the memristor operate in S-Sw mode; (b) I-V characteristics; (c) memristance; (d) state variable.

3.2. Simulation Results of Interference Effect of CWs on Memristors

In this section, the simulation results are presented separately according to the operation mode of the memristor.

3.2.1. The Memristor Operating in the Hard-Switching Mode

The blue line in Figure 6 illustrates the responses of the memristor operating in H-Sw mode under 0.3 V 10 kHz CW interference. The I-V characteristics of the memristor change significantly under CW interference. The interference intensity \( r_{SSE} \) of CW on the memristor is 0.74. The \( \text{rRatio} \) is 0%, which indicates that the dynamic range of the memristor is unaffected by the interference and that the memristance continues to vary between \( R_{\text{ON}} \) and \( R_{\text{OFF}} \). \( r_{\text{early}} \), \( r_{\text{ON}} \), and \( r_{\text{OFF}} \) are 0%, 2.7%, 4.77%, and 7.46%, respectively, which are all greater than 0. This implies that the CW interference causes the memristor to reach its boundary earlier and results in an increase in switching time and nonlinearity. In addition, \( |r_{\text{OFF}} - r_{\text{ON}}| > 1\% \) shows an increase in the asymmetry of the memristor.

Further simulations reveal the interference effect of CWs of different frequencies and amplitudes on the memristor. The simulation results demonstrate that \( \text{rRatio} \) is constant at 0, indicating that the operating mode and dynamic range of the memristor were not affected by CWs. The simulation results of other evaluation metrics are shown in Figure 7.

In general, the amplitude of CW has more significant effects on \( r_{SSE} \), \( r_{\text{early}} \), \( r_{\text{ON}} \), and \( r_{\text{OFF}} \) than the frequency of CW. According to Appendix B, we divide the frequency range of CW into low-frequency range and high-frequency range with 100 kHz as the dividing line. As is depicted in Figure 7, low-frequency (<100 kHz) CWs had more significant effects on \( r_{\text{early}} \), \( r_{\text{ON}} \), and \( r_{\text{OFF}} \) than high-frequency (≥100 kHz) CWs. When \( \text{Amp} \) is fixed, frequency changes in the high-frequency range (≥100 kHz) do not affect all evaluation metrics. When \( \text{Freq} \) was fixed, \( r_{SSE} \) was found to increase monotonically with increasing \( \text{Amp} \) (Figure 7a). The maximum value of \( r_{SSE} \) was 2.0, obtained for a CW at a frequency of 1 kHz and an amplitude of 0.5 V.
Figure 6. Responses of a memristor operating in hard-switch mode with (blue line) and without interference (orange line) from the CW at 0.3 V and 10 kHz. (a) Applied voltages; (b) currents at the memristor; (c) I-V characteristics; (d) memristance.

Figure 7. Evaluation metrics of the interference effect of CWs on the hard-switching memristor. (a) $rSSE$; (b) $rT_{early}$; (c) $rT_{ON}$; (d) $rT_{OFF}$.

3.2.2. The Memristor Operating in the Soft-Switching Mode

In the absence of CW interference, the dynamic range of the memristor operating in the S-Sw mode does not reach the extreme value $([R_{ON}, R_{OFF}])$, which means that the aggregation state of $Ag^+$ in the conductive channel of the memristor cannot reach saturation. In contrast, under CW interference, CW superimposed on the input stimulus
signal generates a stronger electric field between the memristor electrodes, which affects the accumulation and dissipation of Ag⁺ in the conductive channel, resulting in significant changes in the I-V characteristics of the memristor. Figure 8 illustrates the responses of the memristor operating in S-Sw mode when the memristor was disturbed by a 10 kHz CW with an amplitude of 0.3 V. Due to the interference of the CW, the memristor’s I-V characteristics show a greater deviation from a straight line (Figure 8a), indicating that the device’s nonlinearity was enhanced. The memristance range expanded to [R_ON, R_OFF] (Figure 8b), which caused the change of the operating mode of the memristor to H-Sw mode, the advancement to its boundary, and the increase of the switching time of the memristor between LRS and HRS.

![Figure 8](image_url)

**Figure 8.** The responses of a memristor operating in soft-switching mode with (blue line) and without interference (orange line) from the CW at 0.3 V and 10 kHz. (a) I-V characteristics; (b) memristance.

Figure 9 demonstrates evaluation metrics of the interference effect of CWs on the soft-switching memristor. As shown in Figure 9a, the smaller the frequency and the higher the amplitude of CW, the higher the interference intensity of CW on the memristor. The CW at 1 kHz and 0.7 V had the highest interference intensity of 25.22 for the memristor operating in S-Sw mode. Moreover, when the Freq is fixed, rSSE is a monotonically increasing function of Amp. When the dynamic range of the memristor reaches its maximum and its operating mode changes to H-Sw mode (Figure 9b,c), the rRatio achieves its maximum value of 38.90%. It is apparent from Figure 9d that as the frequency decreases in the low-frequency range (<100 kHz), the amplitude range that allows the memristor operating mode to change to H-Sw mode increases, while as the frequency changes in the high-frequency range (>100 kHz), the range remains unchanged at [0.13, 0.37] V. From Figure 9d–f, we can see that when the Amp is specific, the rT_{early}, rT_{ON}, and rT_{OFF} fluctuate greatly when the frequency varies in the low-frequency range (<100 kHz). In contrast, when the frequency varies in the high-frequency range (>100 kHz), the rT_{early}, rT_{ON}, and rT_{OFF} are not affected by the frequency change and remain fixed.

### 3.3. Simulation Results Comparison and Discussion

In this section, the simulation results of the interference effect of CW on the memristor in Section 3.2 are compared and discussed using statistical analysis methods, and the effects of CW on the interference intensity, dynamic range, relative time variation rT, and variation of the memristor are described.
quency decreases in the low-frequency range (<10 kHz), the amplitude range that allows the memristor operating mode to change to H-Sw mode increases, while as the frequency changes in the high-frequency range (>100 kHz), the range remains unchanged at [0.13, 0.37] V. From Figure 9d–f, we can see that when the Amp is specific, the rT_{early}, rT_{ON}, and rT_{OFF} fluctuate greatly when the frequency varies in the low-frequency range (<10 kHz). In contrast, when the frequency varies in the high-frequency range (>100 kHz), the rT_{early}, rT_{ON}, and rT_{OFF} are not affected by the frequency change and remain fixed.

Figure 9. Evaluation metrics of the interference effect of CWs on the soft-switching memristor. (a) rSSE; (b) rRatio; (c) operating mode; (d) rT_{early}; (e) rT_{ON}; (f) rT_{OFF}.

3.3.1. Interference Intensity of CW on the Memristor

Figure 10 compares all interference effect evaluation metrics where the range of Amp is [0.05, 0.5] V. In Figure 10a,b the value range of each evaluation metric shows the influence of CW frequency on the evaluation metric. The larger the range, the greater the influence of CW frequency on it. The values of the red data are smaller than those of the blue data (as shown in Figure 10a,b), and the indicator ranges in the S-Sw mode are larger than those in the H-Sw mode (Figure 10c), which together indicate that the memristors operating in the H-Sw mode exhibited better anti-interference performance than those operating in the S-Sw mode. Figure 10c demonstrates the maximum rSSE values of 2.01 and 12.78 for the H-Sw and S-Sw modes, respectively, indicating that the CW can interfere with the memristor in the S-Sw mode up to 6.4 times more strongly than the memristor in the H-Sw mode. However, the memristor operating in the H-Sw mode can withstand a maximum Amp of 0.5 V (Figure 7), while the memristor operating in the S-Sw mode can withstand a maximum Amp of 0.7 V (Figure 9). Therefore, when subjected to higher amplitude CW interference, a memristor operating in H-Sw mode is more likely to burn out or undergo phase change than a memristor operating in S-Sw mode.
With lower frequencies and almost uniform for CWs with high frequency, the influence of CW frequency on $r_T$ and $r_{Ratio}$ with Amp; (a) $rSSE/100$, $r_{early}$ and $r_{OFF} - r_{OFF}$ with Amp; (b) ranges of $r_{Ratio}$, $rSSE/100$, $r_{early}$, $r_{OFF}$, $|r_{OFF} - r_{ON}|$, and $r_{ON}$. To enable $rSSE$ and $r_{Ratio}$ to share the vertical percentage coordinate, all $rSSE$ values are divided by 100; Soft indicates that the memristor operates in S-Sw mode, whereas Hard indicates that the memristor operates in H-Sw mode.

In addition, the interference intensity of CW on the memristor depends on the amplitude and frequency of CW. By comparing the simulation results in Figures 7 and 9, it is found that the $rSSE$ is larger with CW interference with high amplitude and low frequency, which indicates that the CW with high amplitude and low frequency has a more significant interference effect on the memristor. Moreover, as described in Appendix B, under a certain operating mode of the memristor and CW amplitude, the fluctuations of $r_{early}$, $r_{ON}$, and $r_{OFF}$ become larger as the CW frequency decreases in the low-frequency range (<100 kHz). In contrast, when the frequency is varied in the high-frequency range (>100 kHz), the above three evaluation indicators remain almost constant. This suggests that when the CW amplitude is certain, the interference effect on the memristor is more significant for CWs with lower frequencies and almost uniform for CWs with high frequency. According to the hysteresis characteristic of the memristor, the uniformity is due to the fact that the hysteresis line of the memristor shrinks to a single-valued function when the memristor is driven by the high-frequency CW alone. Therefore, the intensity of the interference effect of high-frequency (>100 kHz) CW on the memristor is mainly related to the amplitude of CW.

3.3.2. Interference Effects of CW on the Dynamic Range of Memristors

Since $r_{Ratio}$ is constant at 0 in the hard mode and $r_{Ratio}$ has a higher value in the soft mode (as shown in Figure 10c), CW interference does not change the dynamic range of the memristor operating in H-Sw mode, but significantly increases the dynamic range of the memristor operating in soft-switching mode. This is because the aggregation state of Ag$^+$ in the conductive channel of the memristor working in hard switching mode could reach...
saturation; that is, its dynamic range had reached a limit ([\(R_{\text{ON}}, R_{\text{OFF}}\)]), while the memristor working in soft switching mode could not. Therefore, the additional superimposed CW of appropriate magnitude will continue to drive Ag\(^+\) aggregation in the conductive channel until the aggregation state is saturated, resulting in a smaller \(r_{\text{memristance}}\) of the LRS of the memristor and an increase in the dynamic range of the memristor. Moreover, the increased dynamic range causes the I-V characteristics of the memristor to deviate more from the straight line, which in turn leads to an increase in the nonlinearity of the memristor. Thus, the memristance of the LRS will be smaller, and the dynamic range of the memristor will be increased. Moreover, the increased dynamic range will cause the I-V characteristics of the memristor to deviate more from the straight line, which in turn leads to an increase in the nonlinearity of the memristor.

3.3.3. Interference Effect of CW on Relative Time Variation \(r_T\) of Memristors

The interference effect of CW on the four relative time variations of \(r_{\text{early}}, r_{\text{OFF}}, r_{\text{ON}}, \) and \(|r_{\text{OFF}} - r_{\text{ON}}|\) determines the interference effects of CW on the arrival time at the boundary, switching time, and symmetry of the memristor. Comparing the percentages of various cases in hard and soft switching modes (given in Table 3), CW interference generally prolonged the switching time of the memristor operating in H-Sw mode since the percentages of both \(r_{\text{ON}} > 0\) and \(r_{\text{OFF}} > 0\) in H-Sw mode exceeded 98%. Another interesting finding is that the percentage of \(r_{\text{OFF}} > 0\) exceeded 99% for both switching modes and was greater than the percentage of \(r_{\text{ON}} > 0\). The reason for this finding could be closely related to the fact that the switching threshold voltage of the OFF state of the memristor is smaller than that of the ON state. In addition, since the dynamic range of the memristor operating in S-Sw mode increased after CW interference, the percentages of \(r_{\text{early}} > 0\) and \(|r_{\text{OFF}} - r_{\text{ON}}| > 1\%\) were both higher in the S-Sw mode than those in the H-Sw mode. In other words, under CW interference, the memristor operating in the S-Sw mode is more likely to reach the boundary in advance and has worse symmetry than the memristor operating in the H-Sw mode.

| Cases                  | H-Sw Mode | S-Sw Mode |
|------------------------|-----------|-----------|
| \(r_{\text{ON}} > 0\) | 99.22%    | 45.01%    |
| \(r_{\text{OFF}} > 0\)| 99.42%    | 99.41%    |
| \(r_{\text{ON}} > 0\) and \(r_{\text{OFF}} > 0\)| 98.8%    | 44.98%    |
| \(r_{\text{early}} > 0\)| 87.23%    | 99.55%    |
| \(|r_{\text{OFF}} - r_{\text{ON}}| > 1\%\) | 73.85%    | 97.39%    |

The distribution of the frequency and amplitude of CW for \(r_{\text{early}} < 0\) and \(|r_{\text{OFF}} - r_{\text{ON}}| \leq 1\%\) is shown in Figure 11. As shown by the purple symbols in Figure 11a, when the memristor is operating in hard-switching mode, CW with an amplitude higher than 0.45 V or lower than 0.25 V may delay the memristor from reaching the boundary, while for the memristor operating in soft-switching mode, the delay of the memristor to reach the boundary generally occurs for CW disturbances with amplitude less than 0.1 V and frequency less than 6.1 kHz (as shown by the orange symbols in Figure 11a). Figure 11b illustrates that low-amplitude CW interference generally does not cause a change in the symmetry of the memristor. For the H-Sw mode, the CW amplitude that did not cause a change in the symmetry of the memristor was generally less than 0.18 V, while for the S-Sw mode, the value was less than 0.06 V.
3.3.4. Interference Effect of CW on the Variation of Memristance

Under CW interference, the variation of memristance does not depend on the operating mode of the memristor. However, it is proportional to the amplitude of CW and inversely proportional to the frequency of CW. Since the studied memristor is voltage-controlled, it is easy to understand that the variation in memristance is proportional to the amplitude of CW. As shown in Figure 12, this section illustrates the interference effect of CW frequency on the variation of memristance, using a memristor operating in H-Sw mode as an example. It can be clearly seen from Figure 12 that a 5 kHz CW caused more variation than a 10 kHz CW when the memristor was disturbed by a 0.3 V CW. In addition, at a certain CW amplitude, the variation of the memristance during the memristor switch from LRS to HRS is greater than during the memristor switch from HRS to LRS.

In summary, the memristors operating in H-Sw mode have better immunity to CW interference than those operating in S-Sw mode. The CW may affect the switching time, nonlinearity, symmetry, time to the boundary, and variation of the memristance, regardless of the operating mode of the memristor, and the CW can even have a considerable impact on the dynamic range of the memristor operating in S-Sw mode. It is well known that bipolar memristors are highly appropriate basic devices for implementing synaptic functions and have been widely used in neuromorphic computing systems [39]. In general, to reduce the effects of CW interference on the reliability of neuromorphic computing systems, memristors operating in H-Sw mode should be preferred.
In addition, we can further speculate on some possible effects of the aforementioned CW interference effects on memristors on the reliability of memristive neuromorphic computing systems. If the CW interference occurs only in the weight processing phase, early arrival at the boundary or an increased variation may cause deviations in the read memristance, resulting in incorrect weights. According to the literature [7], CW interference causes an increase in the asymmetry of the memristors, which may lead to a significant decrease in the classification accuracy of the neuromorphic system. It has been demonstrated that a large dynamic range can bring high precision and weight mapping ability to neuromorphic systems, and inconsistencies in dynamic range, nonlinearity, and symmetry among devices can lead to poor convergence rates during the training process of neuromorphic systems [24]. According to the above interference effects, the large dynamic range and the nonlinearity and symmetry inconsistency between devices may coexist for memristors operating in S-Sw mode subjected to the CW interference. Hence, their final impact on the accuracy of neuromorphic systems is still difficult to identify. Finally, we suggest that the effect of CW interference on memristors in memristor-based neuromorphic systems should be taken into account, and it is essential to investigate the appropriate protective solutions.

We must accept that the differences in materials, device architectures, and physical methods utilized to develop and fabricate the memristors result in highly diverse characteristics. However, we hypothesize that their EMI effects may be similar. This research demonstrates an exemplary approach to investigating the impact of other EMI signals on various types of memristors. Based on this method, we are currently conducting some simulation and experimental studies on the interference of electromagnetic noise and electromagnetic pulse on the Knowm memristors. Using Gaussian white noise to simulate electromagnetic noise, Gaussian white noise is superimposed on the input of the memristor. It is found that the interference effect of Gaussian white noise on the I-V characteristics of the memristor is closely related to the intensity of Gaussian white noise, and this experimental result is consistent with the simulation results. In addition, we also simulated the interference effect of electromagnetic pulse on the memristor, and the simulation results show that the interference effect of the electromagnetic pulse depends on the amplitude, pulse width, and pulse interval of the electromagnetic pulse. More specific impact regularities will require extensive traversal of the parameters of the EMI signal to be concluded. The results will be reported in an upcoming article.

4. Conclusions

This paper establishes an optimal memristor model with the Knowm SDC memristor as an example. Based on this model, we have provided a deeper insight into the interference effect of CWs on memristors driven sinusoidally, as well as a method for investigating the electromagnetic interference effects of memristors. Simulation results indicate that CW may affect the switching time, dynamic range, nonlinearity, symmetry, time to the boundary, and the variation of the memristance of the memristor. Moreover, the specific interference effect depends on the operating mode of the memristor, as well as the amplitude and frequency of the CW.

The comparative investigation has demonstrated the specific interference effects of CW on the interference intensity, dynamic range, relative time variations rT, and the variation of memristance. First, memristors operating in H-Sw mode have stronger CW immunity than those operating in S-Sw mode but are at greater risk of burnout and phase change. In the same operating mode, changing the amplitude of the CW has a higher impact on the interference effect of the memristor than changing its frequency, and at a specified frequency of CW, the interference intensity of CW on the memristor is proportional to its amplitude. Second, the dynamic range of a memristor operating in H-Sw mode is unaffected, whereas the dynamic range of a memristor working in S-Sw mode is significantly increased, resulting in a significant increase in nonlinearity and asymmetry. Third, under CW interference, the memristor operating in the S-Sw mode is more likely to reach the boundary in advance and has worse symmetry than the memristor operating in the H-Sw mode. The disturbing
of the symmetry of the memristor typically occurs when the CW amplitude is relatively large. Four, the variation of memristance does not depend on the operating mode of the memristor but is proportional to the amplitude of CW and inversely proportional to the frequency of CW.

Finally, this paper points out that the memristor interference effect arising from the CW interference will have a significant impact on the reliability of memristor-based neuromorphic circuits and should be taken seriously. The present study lays the groundwork for the EMI effect assessment and electromagnetic protection design of memristive neuromorphic systems.

**Author Contributions:** Conceptualization, G.M. and S.L.; Data curation, Y.Z.; Formal analysis, G.M.; Funding acquisition, M.M.; Investigation, Y.Z. and S.L.; Methodology, G.M.; Project administration, S.L.; Resources, G.M.; Software, M.M.; Validation, G.M. and Y.Z.; Writing—original draft, G.M.; Writing—review & editing, G.M. and M.M. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the National Defense Basic Scientific Research Plan of China, grant number JCKY2020DC202.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

**Appendix A**

In this article, the MMS memristor model is implemented in MATLAB and its program code is available as follows:

The MATLAB function for the differential equation of the state variable of the MMS memristor:

```matlab
function dx = MMS_prime (init, parameter)
    tau = 0.0001;
    beta = 38.4615;
    Ron = parameter (1);
    Roff = parameter (2);
    Von = parameter (3);
    Voff = parameter (4);
    Xinit = parameter (5);
    X = init (1);
    G = init (2);
    V = init (3);
    I = init (4);
    dx = 1/tau * ((1/(1 + exp(-beta * (V - Von)))) * (1 - X) - (1 - 1/(1 + exp(-beta * (V + Voff)))) * X);
end.
```

The MATLAB function to implement the MMS model by calling the MATLAB function for the differential equation of the state variable:

```matlab
function [X, G, V, I] = MMS_Memristor_RK4 (t, parameter, V_in)
    delta_t = t(2) - t(1);
    l_t = length(t);
    f = zeros (4, l_t);
    Ron = parameter (1);
    Roff = parameter (2);
    Von = parameter (3);
    Voff = parameter (4);```
Xinit = parameter (5);
Rs = parameter (6); %Rs = 0 ohm
f(1,1) = Xinit;
f(2,1) = f(1,1)/Ron + (1 − f(1,1))/Roff;
f(3,1) = V_in(1)/(1 + Rs * f(2,1));
f(4,1) = f(2,1) * f(3,1);
for i = 2:l_t
v1 = delta_t * feval(@MMS_prime, f(:,i−1), parameter);
v2 = delta_t * feval(@MMS_prime, (f(:,i−1) + v1/2), parameter);
v3 = delta_t * feval(@MMS_prime, (f(:,i−1) + v2/2), parameter);
v4 = delta_t * feval(@MMS_prime, (f(:,i−1) + v3), parameter);
f(1,i) = f(1,i−1) + 1/6 * (v1 + 2 * v2 + 2 * v3 + v4);
f(2,i) = f(1,i)/Ron + (1 − f(1,i))/Roff;
f(3,i) = V_in(i)/(1 + Rs * f(2,i));
f(4,i) = f(2,i) * f(3,i);
end.
X = f(1,:); % State variable
G = f(2,:); % Conductivity
V = f(3,:); % Voltage of the memristor
I = f(4,:); % Current through the memristor
end.

Appendix B

From the contours of rTearly, rTON, and rTOFF in the projection of z = 0 plane in Figures 7 and 9, it can be seen that when the frequency is less than 100 kHz, the fluctuation of the contour is more significant as the frequency decreases, however, when the frequency is higher than 100 kHz, the contour has a small fluctuation range, and the contour approaches a straight line as the frequency increases further. Therefore, we considered 100 kHz as the dividing line between the low and high-frequency ranges. In order to show this dividing line more clearly, taking a CW amplitude of 0.25 V as an example, the curves of rTearly, rTON, and rTOFF with frequency for different operating modes of the memristor are shown in Figure A1.

(a)

(b)

Figure A1. When the CW amplitude is 0.25 V, the curves of rTearly, rTON, and rTOFF with CW frequency change under different operating modes. (a) H-Sw mode; (b) S-Sw mode.

References
1. Memristor, C.L. The missing circuit element. *IEEE Trans. Circuit Theory* 1971, 18, 507–519.
2. Tour, J.; He, T. The fourth element. *Nature* 2008, 453, 42–43. [CrossRef] [PubMed]
3. Strukov, D.; Snider, G.; Stewart, D.; Williams, S. The missing memristor found. *Nature* 2008, 453, 80–83. [CrossRef] [PubMed]
4. Campbell, K.A. Self-directed channel memristor for high temperature operation. *Microelectron. J.* 2017, 59, 10–14. [CrossRef]
5. Campbell, K.A. The Self-directed Channel Memristor: Operational Dependence on the Metal-Chalcogenide Layer. In *Handbook of Memristor Networks*; Chua, L., Sirakoulis, G.C., Adamatzky, A., Eds.; Springer: Berlin/Heidelberg, Germany, 2019; pp. 815–842.

6. Mladenov, V. A Unified and Open LTSPICE Memristor Model Library. *Electronics* **2021**, *10*, 1594. [CrossRef]

7. Zidan, M.A.; Strachan, J.P.; Lu, W.D. The future of electronics based on memristive systems. *Nat. Electron.* **2018**, *1*, 22–29. [CrossRef]

8. Yang, J.J.; Strukov, D.B.; Stewart, D.R. Memristive devices for computing. *Nat. Nanotechnol.* **2013**, 8, 13–24. [CrossRef]

9. Zhang, W.; Gao, B.; Tang, J.; Yao, P.; Wu, H. Neuro-inspired computing chips. *Nat. Electron.* **2020**, *3*, 371–382. [CrossRef]

10. Sun, K.; Chen, J.; Yan, X. The Future of Memristors: Materials Engineering and Neural Networks. *Adv. Funct. Mater.* **2021**, *31*, 2006773. [CrossRef]

11. Mannan, Z.I.; Kim, H.; Chua, L. Implementation of Neuro-Memristive Synapse for Long-and Short-Term Bio-Synaptic Plasticity. *Sensors* **2021**, *21*, 644. [CrossRef][PubMed]

12. Ielmini, D.; Wong, H.-S.P. In-memory computing with resistive switching devices. *Nat. Electron.* **2018**, *1*, 333–343. [CrossRef]

13. Liu, G.; Shen, S.; Jin, P.; Wang, G.; Liang, Y. Design of Memristor-Based Combinational Logic Circuits. *Circ. Syst. Signal Process.* **2021**, *40*, 5825–5846. [CrossRef]

14. Maruf, M.H.; Ashrafi, M.S.I.; Shihavuddin, A.S.M.; Ali, S.I. Design and comparative analysis of memristor-based transistor-less combinational logic circuits. *Int. J. Electron.* **2021**, *1–16*. [CrossRef]

15. Singh, J. Implementation of Memristor Towards Better Hardware/Software Security Design. *Trans. Electr. Electron. Mater.* **2021**, *22*, 10–22. [CrossRef]

16. Potrebić, M.; Tošić, D.; Biolek, D. RF/Microwave Applications of Memristors. In *Advances in Memristors, Memristive Devices and Systems*; Vaidyanathan, S., Volos, C., Eds.; Springer: Berlin/Heidelberg, Germany, 2017; pp. 159–185.

17. Gregory, M.D.; Werner, D.H. Application of the Memristor in Reconfigurable Electromagnetic Devices. *IEEE Antennas Propag. Mag.* **2015**, *57*, 239–248. [CrossRef]

18. Palson, C.L.; Krishna, D.D.; Jose, B.R.; Mathew, J.; Ottavi, M. Memristor Based Planar Tunable R.F. Circuits. *J. Circuit Syst. Comp.* **2019**, *28*, 1950025. [CrossRef]

19. Potrebić, M.; Tošić, D.; Biolek, D. Reconfigurable microwave filters using memristors. *Int. J. Circuit Theory Appl.* **2018**, *46*, 113–121. [CrossRef]

20. Abunahla, H.; Gadhafi, R.; Mohammad, B.; Alazzam, A.; Kebe, M.; Sanduleanu, M. Integrated graphene oxide resistive element in tunable R.F. filters. *Sci. Rep.* **2020**, *10*, 1–10. [CrossRef] [PubMed]

21. Zhao, G.; You, B.; Wen, X.; Luo, G. A reconfigurable dual-band passband filter using memristive switches. *J. Electromagn. Wave Syst.* **2022**, *36*, 115–130. [CrossRef]

22. Potrebic, M.; Tosic, D. Application of Memristors in Microwave Passive Circuits. *Radioengineering* **2015**, *24*, 408–419. [CrossRef]

23. Xinfeng, L.; Xiaojun, H.; Liandong, W.; Yonghu, Z.; Hui, H. Research on In-Band Electromagnetic Interference Effect of Communication System. In Proceedings of the 2016 IEEE MTS International Microwave Workshop Series on Advanced Materials and Processes for R.F. and THz Applications (IMWS-AMP), Chengdu, China, 20–22 July 2016.

24. Zhao, M.; Gao, B.; Tang, J.; Qian, H.; Wu, H. Reliability of analog resistive switching memory for neuromorphic computing. *Appl. Phys. Res.* **2020**, *7*, 11301. [CrossRef]

25. Lee, W.; Park, J.; Kim, J. Electromagnetic Simulations of a Neuromorphic Hardware Using PEEC and Memristor SPICE Models. In Proceedings of the 2017 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), Haining, China, 14–16 December 2017.

26. Lee, W.; Kim, J. Accuracy Investigation of a Neuromorphic Machine Learning System Due to Electromagnetic Noises Using PEEC Model. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2019**, *9*, 2066–2078. [CrossRef]

27. Shin, T.; Park, S.; Kim, S.; Kim, S.; Son, K.; Park, H.; Lho, D.; Cho, K.; Park, G.; Gong, K.; et al. Signal Integity Modeling and Analysis of Large-Scale Memristor Crossbar Array in a High-Speed Neuromorphic System for Deep Neural Network. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2021**, *11*, 1122–1136. [CrossRef]

28. Shin, T.; Park, S.; Kim, S.; Park, H.; Lho, D.; Kim, S.; Cho, K.; Park, G.; Kim, J. Modeling and Demonstration of Hardware-Based Deep Neural Network (DNN) Inference Using Memristor Crossbar Array Considering Signal Integrity. In Proceedings of the 2020 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI), Reno, NV, USA, 28 July–28 August 2020.

29. Knowm, Self Directed Channel Memristors. Available online: https://knowm.org/downloads/Knowm_Memristors.pdf (accessed on 24 June 2022).

30. Zhu, L.; Wang, F. Design and analysis of new meminductor model based on Knowm memristor. *Acta Phys. Sin.* **2019**, *68*, 275–281. [CrossRef]

31. Ostrovskii, V.; Fedoseev, P.; Bobrova, Y.; Butusov, D. Structural and Parametric Identification of Knowm Memristors. *Nanomaterials* **2022**, *12*, 63. [CrossRef]

32. Garda, B.; Galias, Z. Modeling sinusoidally driven self-directed channel memristors. In Proceedings of the 2018 International Conference on Signals and Electronic Systems (ICSES), Krakow, Poland, 10–12 September 2018.

33. Garda, B. Modeling of Memristors under Periodic Signals of Different Parameters. *Energies* **2021**, *14*, 7264. [CrossRef]

34. Kratinsky, S.; Ramadas, M.; Friedman, E.G.; Kolodny, A. VTEAM: A General Model for Voltage-Controlled Memristors. *IEEE Trans. Circuits Syst. II Express Briefs* **2015**, *62*, 786–790. [CrossRef]
35. Molter, T.; Nugent, A. The Mean Metastable Switch Memristor Model in Xyce. Available online: https://knowm.org/the-mean-metastable-switch-memristor-model-in-xyce/ (accessed on 24 June 2022).

36. Nugent, M.; Molter, T. AHaH Computing—From Metastable Switches to Attractors to Machine Learning. *PLoS ONE* **2014**, *9*, e85175. [CrossRef] [PubMed]

37. Molter, T.W.; Nugent, M.A. The Generalized Metastable Switch Memristor Model. In Proceedings of the CNNA 2016; 15th International Workshop on Cellular Nanoscale Networks and their Applications, Dresden, Germany, 23–25 August 2016.

38. Adhikari, S.P.; Sah, M.P.; Kim, H.; Chua, L.O. Three fingerprints of memristor. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2013**, *60*, 3008–3021. [CrossRef]

39. Wang, R.; Shi, T.; Zhang, X.; Wang, W.; Wei, J.; Lu, J.; Zhao, X.; Wu, Z.; Cao, R.; Long, S.; et al. Bipolar Analog Memristors as Artificial Synapses for Neuromorphic Computing. *Materials* **2018**, *11*, 2102. [CrossRef]