High-Performance Non-Volatile InGaZnO Based Flash Memory Device Embedded with a Monolayer Au Nanoparticles

Muhammad Naqi, Nayoung Kwon, Sung Hyeon Jung, Pavan Pujar, Hae Won Cho, Yong In Cho, Hyung Koun Cho, Byungkwon Lim * and Sunkook Kim *

Department of Advanced Materials Science and Engineering, Sungkyunkwan University, Suwon 16419, Korea; alinaqi@skku.edu (M.N.); nybabono@skku.edu (N.K.); wjdjtdgus2@skku.edu (S.H.J.); p.b.pujar@gmail.com (P.P.); winther99@naver.com (H.W.C.); jio304@naver.com (Y.I.C.); chohk@skku.edu (H.K.C.)

* Correspondence: blim@skku.edu (B.L.); seonkuk@skku.edu (S.K.)

Abstract: Non-volatile memory (NVM) devices based on three-terminal thin-film transistors (TFTs) have gained extensive interest in memory applications due to their high retained characteristics, good scalability, and high charge storage capacity. Herein, we report a low-temperature (<100 °C) processed top-gate TFT-type NVM device using indium gallium zinc oxide (IGZO) semiconductor with monolayer gold nanoparticles (AuNPs) as a floating gate layer to obtain reliable memory operations. The proposed NVM device exhibits a high memory window (∆Vth) of 13.7 V when it sweeps from −20 V to +20 V back and forth. Additionally, the material characteristics of the monolayer AuNPs (floating gate layer) and IGZO film (semiconductor layer) are confirmed using transmission electronic microscopy (TEM), atomic force microscopy (AFM), and x-ray photoelectron spectroscopy (XPS) techniques. The memory operations in terms of endurance and retention are obtained, revealing highly stable endurance properties of the device up to 100 P/E cycles by applying pulses (±20 V, duration of 100 ms) and reliable retention time up to 10^4 s. The proposed NVM device, owing to the properties of large memory window, stable endurance, and high retention time, enables an excellent approach in futuristic non-volatile memory technology.

Keywords: non-volatile memory device; flash memory device; three-terminal memory device; IGZO; monolayer Au nanoparticles

1. Introduction

Previously, non-volatile memory (NVM) devices based on thin-film transistors (TFTs) gained great potential because of minimum power dissipation to retrain the stored data and their conformal compatibility with complementary integrated circuits and electronic chips [1–6]. For typical NVM devices, the programming/eraser properties depend on the applied voltage to the control gate electrode (Vprogram/Verase) that leads to validate the memory window with the corresponding variation in the current level of a device as ‘on’ state and ‘off’ state, describing programmable and erasable constitutes of memories [7–9]. In this regard, floating gate NVM devices based on various semiconductors, such as two-dimensional (2D) materials (molybdenum disulfide (MoS2) and tungsten disulfide (WS2)), [3,8,10–13] oxide materials (indium gallium zinc oxide (IGZO) and zinc oxide (ZnO)) [9,14–20] and organic materials (pentacene, poly(3-hexylthiophene) (P3HT), and dinaphthothienothiophene (DNTT)) [21–26] have recently been studied, exhibiting high-performance memory operations with greater endurance and retention properties but are still limited at obtaining reliable reproducibility, larger memory window with on-off ratio, low-temperature processing, and easy fabrication methods.

Meanwhile, the floating gate layer is also anticipated to be a promising constituent in the three-terminal NVM device’s structure for higher charge storage capacity and suitable endurance/retention memory operations [8,9,19,20,26]. Additionally, the charge-trap layer such as HfO2, SiN, and redox state molecule has been introduced in the NVM device’s
structure to store and erase the charge according to the memory state controlled by a swing in the threshold voltage \( V_{th} \) [27–31]. On the contrary, NVM devices based on metallic nanoparticles as a floating gate have gained more advantages, such as higher tapping probability of charges, ensuring the stable probability of retention property in case of defects in the tunneling or control oxide layer, and larger memory window [8,32–34]. In this context, metal nanoparticles as floating gate layer in NVM devices offer a noteworthy consideration in the memory operations subjected to attain high programming or erasing properties, a greater probability of the charge retention, and preferable density of state (DOS) near the fermi-level [32,33,35–38]. Additionally, metal oxide semiconductor field-effect transistor (FET)-related NVM devices are also investigated for memory operations such as read-only memory, endurance, and retention [39,40]. However, such NVM memory devices with a floating gate, charge-trap, or MOSFET structures exhibit high memory performance but still, appropriate fabrication methods, low-temperature processing, and high charge-storage capacity seem to be inevitable, which requires favorable processing techniques to obtain stable and reliable memory performance.

Herein, we report a low-temperature-process (\( \leq 100 \, ^\circ\text{C} \)) method to a fabricate TFT type flash memory device based on indium gallium zinc oxide semiconductor, utilizing Au nanoparticles as a floating gate layer, revealing the memory window with high charge-storage capacity and stable endurance/retention memory operations, and favorable processing techniques. IGZO semiconductor as an active material is deposited via the radio frequency (RF) sputtering technique, exhibiting high electrical performance with stable retention time. Furthermore, the status of oxygen and metal vacancies in the IGZO channel material is analyzed using x-ray photoelectron spectroscopy (XPS) with a depth-profiling function to confirm the oxidizing power effects on metals and oxygen peaks. The charge storage layer of monolayer Au nanoparticles (AuNPs) is transferred onto a tunneling layer of the proposed NVM device, assisted with a floating film of AuNPs on the water surface. The memory measurements of the presented NVM devices exhibit electrically programmable-erasable properties over a voltage range of \(-20 \text{ V} \rightarrow +20 \text{ V}\) with a large memory window (\( \Delta V_{th} \)) of 13.7 V. Furthermore, the memory endurance and retention characteristics are investigated, revealing high stability and reliability with nearly 100 cycles of Programming/Erasing cycles and \( \geq 10^4 \) retention time, respectively, thus, enabling an advancement into NVM devices with excellent memory performances for futuristic storage electronic devices.

2. Materials and Methods

2.1. Fabrication of the Proposed NVM Device

To fabricate the proposed NVM device, firstly, the IGZO with a thickness of 60 nm is deposited on a rigid glass by radiofrequency (RF) technique and then patterned by simple lithography process in which photoresist (PR, AZGXR-601, MERCK, Kenilworth, NJ, USA) is spin-coated onto the pre-deposited IGZO film at 3000 rpm for 20 s. Then, the exposure of UV light is applied for 5 s in the presence of a specified mask and developed in the developer (AZ-300MIF) for 20 s. After patterning the PR, the pattern of IGZO film is obtained after dipping the substrate in the diluted buffer oxide etchant (BOE) for 10 sec. After IGZO film patterning, source and drain (S/D) electrodes are patterned by using a lift-off process in which lift-off resist (LOR3B, Product # G316707050LYGL, MicroChem, Austin, TX, USA) is spin-coated at 2000 rpm for 45 s, along with the PR coating and then developed in the developer for 30 s. After patterning the LOR/PR film, the titanium/gold (Ti/Au \( \sim 20/100 \, \text{nm} \)) was deposited by using an e-beam evaporator, and the unwanted area of Ti/Au was removed by dipping the substrate in PG-remover (mr-Rem 700, Micro-Resist Technology, Berlin, Germany) for 60 s at 80 °C. After patterning the S/D electrodes, 20 nm of Al\(_2\)O\(_3\) is deposited by atomic layer deposition (ALD) method at 100 °C and followed by transferring of monolayer Au nanoparticles film onto the tunneling layer of the proposed device. Here, the AuNPs that have been capped with 6-aminohexanoic acid are floated on the water surface. A self-assembled monolayer of the gold nanoparticles was transferred onto the tunneling layer. Next, the gate dielectric layer of Al\(_2\)O\(_3\) (40 nm) is deposited at
100 °C by the ALD technique, and then the via of the S/D electrodes are patterned using the above-mentioned lithography method. As a final step, the control gate electrode is patterned using the above-mentioned lift-off photolithography process.

2.2. Material Characterizations

To analyze the material characteristics, the transmission electron microscopy (TEM), atomic force microscopy (AFM), and X-ray photoelectron spectroscopy (XPS) are measured.

2.3. Memory Characterizations

The electrical memory measurements have been analyzed by using a semiconductor analyzer system (Keithley, 4200 SCS, Cleveland, OH, USA) in ambient conditions.

3. Results and Discussion

Particularly, NVM devices based on TFT structure have been strongly studied for optimizing excellent memory performances through various device configurations but remain challenging to acquire stable and reliable memory properties due to unfavorable processing techniques. Furthermore, the NVM device in modern technology aims to assimilate a long-life storage capability with a large memory window over a small voltage range through favorable and simple processing techniques. Our design and favorable processing technique of the proposed NVM device attempt to overcome the existing limitations of the low-temperature process by defining the top control gate structure type flash memory device, which has a great potential to obtain a large memory window and stable endurance/retention operations. The entire proposed NVM device stack based on IGZO channel material with a floating gate layer of Au nanoparticles is elaborated in Figure 1a, distinguishing the IGZO film and tunneling layer of Al₂O₃ as shown in the inset. Recent studies of flash memory devices show that the floating gate layer, specifically nanoparticles, is capable of impressive charge storage capacity due to its strong coupling effect with channel material, higher space for charge storing nodes, and a favorable state-of-the-art process forming nanoparticles film. Here, the AuNPs monolayer film, used as a floating gate layer, is prepared by the interfacial assembly of AuNPs [41]. Figure 1b presents a transmission electron microscopy (TEM) image, revealing a monolayer of AuNPs film without multiple stacking and spatial separation from each other. The size of the most constituent AuNPs is less than 3 nm as shown in Figure 1c. The thickness of the monolayer AuNPs, which includes a ligand shell, is measured to be 5.5 nm using atomic force microscopy (AFM), shown in Figure 1d.

Meanwhile, the active material in the TFT-type NVM device serves to obtain high-performance memory operations with a high aspect ratio and error-free long-life retention time. Herein, the IGZO channel layer is deposited by radio-frequency sputtering (150 W, 3 mTorr) at room temperature on a rigid glass substrate. The working modes of TFTs have been artificially managed by controlling the gas ratios [Ar/O₂~28/2 sccm] during the deposition process, as shown in the schematic layout of Figure 2a. For stably re-arranging deposited atoms and defect healing, the channel layer has been followed by thermal annealing (350 °C at 1 h) in the air atmosphere. To investigate the chemical bonding status of metal and oxygen ions before and after the thermal annealing process, x-ray photoelectron spectroscopy (XPS) technique with a depth-profiling function has been analyzed where argon ions (Ar⁺) of 200–400 eV irradiated the surface of the samples. Additionally, the chemical bonding has been characterized after the ion etching for 50 nm depth-profiling measurements with and without thermal annealing process. The oxygen spectra (O₁s) are deconvoluted into three curves with a Gaussian fitting tool, shown in the Figure 2b,c, elaborating the XPS measurements without the thermal annealing process of as-deposited IGZO channel layer and 50 nm depth-profiling function, respectively. The results show the changes in the oxygen concentration curves in three chemical bondings distinguished by surface and 50 depth-profiling functions without thermal annealing, corresponding to the bonding of metal-oxygen (M-O) of 529.5 ± 0.3 eV, oxygen-deficient (V⁰) vacancies of 530.9 ± 0.3 eV, and metal-hydroxyl (M-OH⁻) impurity of
531.2 ± 0.3 eV, shown in Figure 2b,c. Furthermore, the change in the oxygen concentration has also been analyzed after the thermal annealing process obtained from surface and depth-profiling function using XPS analysis, depicted in Figure 2d,e, respectively. The increment in the oxygen vacancies with an unnoteworthy shift in peak has been observed after the thermal annealing process. The O\(_{1s}\) peaks from the IGZO channel layer can be generally deconvoluted into three curves from the above-mentioned three chemical bondings, corresponding to M-O peak of 529.7 ± 0.3 eV, VO peak of 531.1 ± 0.3 eV, and M-OH\(^{-}\) peak of 531.4 ± 0.3 eV, as depicted in Figure 2d,e. The depth analysis of metal-oxygen binding reveals that thermal treatment induces the intensively dominant M-O bonding by effectively supplying oxygen, similarly to metal-related XPS results. These XPS results on metal and oxygen peaks confirm distinctly that the plentiful supply with high oxidizing power causes considerable effects. In the case of the IGZO channel layer, the average contribution from oxygen-deficient vacancies is significantly reduced and the formation of the unwanted M-OH\(^{-}\) bonding is suppressed.

![Figure 1](image1.png)

**Figure 1.** Non-volatile memory device based on the floating gate of monolayer AuNPs. (a) A schematic layout of the proposed floating gate NVM device. (b) A TEM image of monolayer AuNPs, utilized as a floating gate layer (scale: 10 nm). (c) A size distribution bar graph of the proposed monolayer AuNPs layer. (d) An AFM analysis of proposed monolayer AuNPs with a thickness distribution scale.

After the material characterizations of the floating gate layer and channel film, the NVM device is fabricated, and the step-by-step fabrication process is demonstrated in Figure 3a. After depositing the IGZO semiconductor film on the rigid glass, it is patterned by a simple photolithography process with specified mask design and followed by source/drain patterning using lift-off process, where titanium/gold (Ti/Au) has been utilized as metal electrodes. Next, the Al\(_2\)O\(_3\) with a thickness of 20 nm as a tunneling layer of the proposed three-terminal NVM device is deposited via atomic layer deposition (ALD) process under the temperature of 100 °C and then the monolayer AuNPs film (thickness ~5.5 nm) is dispersed onto the tunneling layer of the NVM device via transferred process assisted with a floating film onto the water surface. After the clean dispersion of monolayer AuNPs, the gate dielectric layer of Al\(_2\)O\(_3\) with a thickness of 40 nm is deposited, the same as the above-mentioned tunneling layer deposition. As a final step, the gate electrode is patterned using a lift-off lithography process after making the via of source/drain electrodes. Furthermore, all the steps are performed under the temperature of 100 °C and discussed in more detail in the experimental section. Figure 3b demonstrates the optical image of the proposed three-terminal NVM device.
with the labeling of electrodes and channel material. Additionally, the layer-by-layer stacking structure of the proposed three-terminal NVM device is described in the schematic layout of Figure 3c, revealing the thickness parameters of each layer.

![Schematic layout of IGZO channel material](image)

**Figure 2.** Materials analysis of the proposed IGZO semiconductor utilized in the device. (a) A schematic layout of the sputtering process of IGZO channel material. (b,c) An XPS analysis of IGZO film before annealing with surface and depth (50 nm) profiling method, respectively. (d,e) XPS analysis of IGZO film after annealing with surface and depth (50 nm) profiling method, respectively.

After fabrication of the proposed three-terminal NVM device, its electrical transfer characteristics are measured to observe the storage capability, where the voltage sweep is applied from $-20 \text{ V}$ to $+20 \text{ V}$ and back to $-20 \text{ V}$ at $V_{ds}$ of 1 V as shown in Figure 4a. A large memory window ($\Delta V_{th}$) of 13.7 V is observed over a preferable range of applied voltage ($-20 \text{ V}$ to $+20 \text{ V}$), principally initiated from a large amount of charge carriers stored in the AuNPs floating gate layer. Furthermore, the inset of Figure 4a explains the linear scale transfer curve of the proposed three-terminal NVM device, defining the clear threshold voltage difference ($\Delta V_{th}$) of programming and erasing state. The following three-terminal NVM device characteristics are extracted in case of forward bias ($-20 \text{ V}$ to $+20 \text{ V}$), $V_{th}$ of $-4.5 \text{ V}$, and $I_{on}/I_{off}$ of $10^6$, revealing excellent transfer properties of the proposed IGZO-based NVM device. Furthermore, a comparison table of the proposed NVM device with the previously reported flash memory devices based on IGZO semiconductor material is demonstrated in Table 1, distinguished as following benchmark parameters such as gate stack, channel deposition method, memory window ($\Delta V_{th}$), and applied voltage range, revealing a large memory window over a small preferable voltage range ($-20 \text{ V}$ to $+20 \text{ V}$) with easy processing methods. The proposed three-terminal NVM device memory operation is illustrated in the form of a band diagram, shown in Figure 4b,c, in case of programming and erasing states, respectively. When the control gate voltage ($V_{gs}$) is swept from the negative voltage to the positive voltage, electrons can tunnel through the tunneling layer of $\text{Al}_2\text{O}_3$ (20 nm) as per the Fowler-Nordheim tunneling effect [7,42,43]. This way, the charge stored in the floating gate layer will shift the threshold voltage ($V_{th}$) and result in a programming state (Figure 4b). When the control gate voltage ($V_{gs}$) is swept
from the positive voltage to the negative voltage, electrons can discharge and tunnel back to the IGZO channel, resulting in an erasing state (Figure 4c).

![Diagram of three-terminal NVM device](image)

**Figure 3.** NVM device based on stacking of IGZO/Al$_2$O$_3$/AuNPs/Al$_2$O$_3$ layers. (a) A sequential fabrication process of the proposed NVM devices. (b) An optical image of the proposed NVM device. (c) A layer-by-layer schematic layout of the proposed NVM device along with each thickness information.

| Gate Stacks                  | Channel Deposition Method | Memory Window ($\Delta V_{th}$) | Voltage Range | Reference |
|-----------------------------|---------------------------|----------------------------------|---------------|-----------|
| Al$_2$O$_3$/Au-NPs/Al$_2$O$_3$/IGZO | RF Sputtering             | ~13.7                            | −20 V–20 V    | This work |
| Al$_2$O$_3$/Pt-NCs/Al$_2$O$_3$/IGZO   | Magnetron Sputtering      | ~4.04                            | −10 V–10 V    | [18]      |
| Si$_2$/Au-NCs/Si$_2$/IGZO         | RF Magnetron Sputtering   | ~4.7                             | −15 V–15 V    | [44]      |
| Ion-gel/AuNPs/IGZO              | Sol-gel Process           | ~0.88                            | −9 V–9 V      | [45]      |
| Si$_2$/AuNPs/PE/HfO$_2$/IGZO     | RF Magnetron Sputtering   | ~15                              | −50 V–50 V    | [9]       |
| Al$_2$O$_3$/HfO$_2$/Al$_2$O$_3$/IGZO | RF Sputtering             | ~11                              | −10 V–30 V    | [17]      |

**Table 1.** A comparison of the presented NVM device with the previously reported flash memory devices based on IGZO semiconductor material.
Figure 4. Transfer characteristics of the proposed NVM device. (a) A hysteresis of the transfer curve of the proposed NVM device when sweeping from −20 V to +20 V back and forth, defines a memory window of 13.7 V. (b,c) A band diagram illustration of the proposed NVM device in case of programming and erasing when V_{gs} > 0 V and V_{gs} < 0 V, respectively.

Next, the key figures of merit for non-volatile memory devices such as endurance and retention are evaluated to determine the stability and reliability of the device. In Figure 5a, the endurance characteristics of the proposed NVM device are analyzed by applying a sequence of pulses (±20 V, duration of 100 ms) to the control gate at the V_{ds} of 1 V, revealing stability and robustness of the device after repeated programming/erasing cycles (up to 100 P/E cycles). The endurance properties of the proposed NVM device show a well maintained high current on/off ratio of 10^5. As a function of retained time for the proposed NVM memory device, the data retention properties are analyzed in the memory window (ΔV_{th}) form as shown in Figure 5b. The threshold voltage in terms of memory window with programming/erasing states is measured at different time scales up to 10^4 s, as shown in the inset of Figure 5b. Here, the memory window (ΔV_{th}) is calculated as ΔV_{th} = V_{T,P} − V_{T,E}; where V_{T,P} represents the threshold voltage at programming state and V_{T,E} represents the threshold voltage at erasing state. The extracted memory window (ΔV_{th}) varies from 13.7–13.2 V after 10^4 s retention time, estimating that a low percentage (<20%) of charges will be lost after 10 years. The results show high stability and robustness of the presented device with excellent memory operation, thus, enabling a great potential in next-generation non-volatile memory technology.
Next, the key figures of merit for non-volatile memory devices such as endurance and retention are evaluated to determine the stability and reliability of the device. In Figure 5a, the endurance characteristics of the proposed NVM device are analyzed by applying a sequence of pulses (±20 V, duration of 100 ms) to the control gate at the V_{ds} of 1 V, revealing stability and robustness of the device after repeated programming/erasing cycles (up to 100 P/E cycles). The endurance properties of the proposed NVM device show a well-maintained high current on/off ratio of 10^5. As a function of retained time for the proposed NVM memory device, the data retention properties are analyzed in the memory window (ΔV_{th}) form as shown in Figure 5b. The threshold voltage in terms of memory window with programming/erasing states is measured at different time scales up to 10^4 s, as shown in the inset of Figure 5b. Here, the memory window (ΔV_{th}) is calculated as ΔV_{th} = V_{T_p} - V_{T_e}; where V_{T_p} represents the threshold voltage at programming state and V_{T_e} represents the threshold voltage at erasing state. The extracted memory window (ΔV_{th}) varies from 13.7–13.2 V after 10^4 s retention time, estimating that a low percentage (<20%) of charges will be lost after 10 years. The results show high stability and robustness of the proposed device with excellent memory operation, thus, enabling a great potential in next-generation non-volatile memory technology.

Figure 5. Memory operation of the proposed NVM device. (a) An endurance characterization of the proposed NVM device by applying a sequence of pulses (±20 V, duration of 100 ms) to the control gate at the V_{ds} of 1 V up to 100 P/E cycles. (b) A retention characterization of the proposed NVM device in form of a memory window (ΔV_{th}) at different time scales up to 10^4.

4. Conclusions

We have investigated the top-gate TFT-type NVM device which uses an IGZO semiconductor film and a monolayer AuNPs floating gate layer. The material characteristics of IGZO and monolayer AuNPs layers are also performed by using TEM, AFM, and XPS analysis. To fabricate the proposed NVM device, all the processes are performed at low-temperature (<100 °C) using simple and easy processing techniques. A large memory window (ΔV_{th}) of 13.7 V is observed when it sweeps from −20 V to +20 V forward and +20 V to −20 V backward, depicting a high charge storage capacity of the proposed NVM device. Furthermore, programming and erasing states are explained using a band diagram followed by the Fowler-Nordheim tunneling effect. Next, memory operations such as endurance and retention are measured, revealing a stable endurance up to 100 P/E cycles and a high retention time of 10^4. Owing to the high memory properties, the demonstrated three-terminal NVM device shows a promising approach in the field of non-volatile memory technology.

Author Contributions: Conceptualization, M.N. and S.K.; Formal analysis, M.N. and P.P.; Investigation, M.N., N.K., S.H.J., H.W.C. and Y.I.C.; Methodology, M.N.; Supervision, H.K.C., B.L. and S.K.; Writing—original draft, M.N., B.L. and S.K.; Writing—review and editing, M.N., B.L. and S.K. All authors have read and agreed to the published version of the manuscript.
Funding: This research was supported in part by the National Research Foundation of Korea (2021R1A2B5B02020216).

Data Availability Statement: The data are available on the request from corresponding authors.

Acknowledgments: This research was funded by the National Research Foundation of Korea.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Ni, Y.; Wang, Y.; Xu, W. Recent Process of Flexible Transistor-Structured Memory. Small 2020, 2, 1–23. [CrossRef]

2. Tizno, O.; Marshall, A.R.J.; Fernández-Delgado, N.; Herrera, M.; Molina, S.I.; Hayne, M. Room-temperature Operation of Low-voltage, Non-volatile, Compound-semiconductor Memory Cells. Sci. Rep. 2019, 9, 1–8. [CrossRef]

3. Rodder, M.A.; Vasishtha, S.; Dodabalapur, A. Double-Gate MoS2Field-Effect Transistor with a Multilayer Graphene Floating Gate: A Versatile Device for Logic, Memory, and Synaptic Applications. ACS Appl. Mater. Interfaces 2020, 12, 33926–33933. [CrossRef]

4. Wang, S.; He, C.; Tang, J.; Lu, X.; Shen, C.; Yu, H.; Du, L.; Li, J.; Yang, R.; Shi, D.; et al. New Floating Gate Memory with Excellent Retention Characteristics. Adv. Electron. Mater. 2019, 5, 1–7. [CrossRef]

5. Wang, X.; Liu, C.; Chen, Y.; Wu, G.; Yan, X.; Huang, H.; Wang, P.; Tian, B.; Hong, Z.; Wang, Y.; et al. Ferroelectric FET for nonvolatile memory application with two-dimensional MoSe2 channels. 2D Mater. 2017, 4. [CrossRef]

6. Liu, C.; Yan, X.; Song, X.; Ding, S.; Zhang, D.W.; Zhou, P. A semi-floating gate memory based on van der Waals heterostructures for quasi-non-volatile applications. Nat. Nanotechnol. 2018, 13, 404–410. [CrossRef]

7. Kahng, D.; Sze, S.M. A Floating Gate and Its Application to Memory Devices. Bell Syst. Tech. J. 1967, 46, 1288–1295. [CrossRef]

8. Wang, J.; Zou, X.; Xiao, X.; Xu, L.; Wang, C.; Jiang, C.; Ho, J.C.; Wang, T.; Li, J.; Liao, L. Floating gate memory-based monolayer MoS2 transistor with metal nanocrystals embedded in the gate dielectrics. Small 2015, 11, 208–213. [CrossRef]

9. Park, Y.S.; Lee, S.Y.; Lee, J.S. Nanofloating gate memory devices based on controlled metallic nanoparticle-embedded InGaZnO TFTs. IEEE Electron Device Lett. 2010, 31, 1134–1136. [CrossRef]

10. Zhang, E.; Wang, W.; Zhang, C.; Jin, Y.; Zhu, G.; Sun, Q.; Zhang, D.W.; Zhou, P.; Xiu, F. Tunable charge-trap memory based on few-layer MoS2. ACS Nano 2015, 9, 612–619. [CrossRef][PubMed]

11. Hou, X.; Yan, X.; Liu, C.; Ding, S.; Zhang, D.W.; Zhou, P. Operation mode switchable charge-trap memory based on few-layer MoS2. Semicond. Sci. Technol. 2018, 33. [CrossRef]

12. Qiu, D.; Lee, D.U.; Lee, K.S.; Pak, S.W.; Kim, E.K. Toward negligible charge loss in charge injection memories based on vertically integrated 2D heterostructures. Nano Res. 2016, 9, 2319–2326. [CrossRef]

13. Chen, R.; Liu, Q.; Liu, J.; Zhao, X.; Liu, J.; He, L.; Wang, J.; Li, W.; Xiao, X.; Jiang, C. Design of high performance MoS2-based non-volatile memory via ion beam defect engineering. 2D Mater. 2019, 6. [CrossRef]

14. Qian, S.B.; Zhang, W.P.; Liu, W.J.; Ding, S.J. Electrically programmable-erasable In-Ga-Zn-O thin-film transistor memory with atomic-layer-deposited Al2O3/Pt nanocrystals/Al2O3 gate stack. AIP Adv. 2015, 5. [CrossRef]

15. Woo, M.H.; Jang, B.C.; Choi, J.; Shin, G.H.; Seong, H.; Im, S.G.; Choi, S.Y. Floating gate memory based on MoS2 channel and iCVD polymer tunneling dielectric. In Proceedings of the 2016 46th European Solid-State Device Research Conference (ESSDERC), Lausanne, Switzerland, 12–15 September 2016; pp. 295–298. [CrossRef]

16. Suresh, A.; Novak, S.; Wellenius, P.; Misra, V.; Muth, J.F. Transparent indium gallium zinc oxide transistor based floating gate memory with platinum nanoparticles in the gate dielectric. Appl. Phys. Lett. 2009, 94. [CrossRef]

17. Ahn, M.J.; Cho, W.J. Transparent multi-level-cell nonvolatile memory with dual-gate amorphous indium-gallium-zinc oxide thin-film transistors. Appl. Phys. Lett. 2016, 109. [CrossRef]

18. Cui, X.M.; Chen, S.; Ding, S.J.; Sun, Q.Q.; Nyberg, T.; Zhang, S.L.; Zhang, W. Unique UV-erasable In-Ga-Zn-O TFT memory with self-assembled pt nanocrystals. IEEE Electron Device Lett. 2013, 34, 1011–1013. [CrossRef]

19. Park, B.; Cho, K.; Kim, S.; Kim, S. Nano-floating gate memory based on ZnO thin-film transistors and Al nanoparticles. Solid State Sci. 2010, 12, 1966–1969. [CrossRef]

20. Park, B.; Cho, K.; Kim, S.; Kim, S. Nano-floating gate memory devices composed of ZnO thin-film transistors on flexible plastics. Nanoscale Res. Lett. 2012, 7, 1–4. [CrossRef][PubMed]

21. Chang, H.C.; Liu, C.L.; Chen, W.C. Flexible nonvolatile transistor memory devices based on one-dimensional electrosprun P3HT:Au hybrid nanofibers. Adv. Funct. Mater. 2013, 23, 4960–4968. [CrossRef]

22. Shih, C.C.; Lee, W.Y.; Chiu, Y.C.; Hsu, H.W.; Chang, H.C.; Liu, C.L.; Chen, W.C. High Performance Transparent Transistor Memory Devices Using Nano-Floating Gate of Polymer/ZnO Nanocomposites. Sci. Rep. 2016, 6, 1–10. [CrossRef]

23. Chen, C.M.; Liu, C.M.; Wei, K.H.; Jeng, U.S.; Su, C.H. Non-volatile organic field-effect transistor memory comprising sequestered metal nanoparticles in a diblock copolymer film. J. Mater. Chem. 2012, 22, 454–461. [CrossRef]

24. Ren, X.; Chan, P.K.L. 23 Bits Optical Sensor Based on Nonvolatile Organic Memory Transistor. Appl. Phys. Lett. 2014, 104. [CrossRef]

25. Zhu, Z.; Guo, Y.; Liu, Y. Application of organic field-effect transistors in memory. Mater. Chem. Front. 2020, 4, 2845–2862. [CrossRef]

26. Van Tho, L.; Baek, K.-J.; Noh, Y.-Y. Organic nano-floating-gate transistor memory with metal nanoparticles. Nano Converg. 2016, 3, 4210. [CrossRef]

27. Spassov, D.; Paskaleva, A.; Krajewski, T.A.; Guziewicz, E.; Luka, G. Hole and electron trapping in HfO2/Al2O3 nanolaminated stacks for emerging non-volatile flash memories. Nanotechnology 2018, 29. [CrossRef][PubMed]
28. Li, J.; Zhang, H.; Ding, Y.; Li, J.; Wang, S.; Zhang, D.W.; Zhou, P. A non-volatile AND gate based on Al2O3/HfO2/Al2O3 charge-trap stack for in-situ storage applications. Sci. Bull. 2019, 64, 1518–1524. [CrossRef]
29. Choi, S.; Yang, H.; Chang, M.; Baek, S.; Hwang, H.; Jeon, S.; Kim, J.; Kim, C. Memory characteristics of silicon nitride with silicon nanocrystals as a charge trapping layer of nonvolatile memory devices. Appl. Phys. Lett. 2005, 86, 1–3. [CrossRef]
30. Pookpanratana, S.; Zhu, H.; Bittle, E.G.; Natoli, S.N.; Ren, T.; Richter, C.A.; Li, Q.; Hacker, C.A. Non-volatile memory devices with redox-active diruthenium molecular compound. J. Phys. Condens. Matter 2016, 28. [CrossRef] [PubMed]
31. Lee, J.H.; Yew, S.C.; Cho, J.; Kim, Y.S. Effect of redox proteins on the behavior of non-volatile memory. Chem. Commun. 2012, 48, 12008–12010. [CrossRef]
32. Chen, H.; Zhou, Y.; Han, S. Recent advances in metal nanoparticle-based floating gate memory. Nano Sel. 2021, 1–21. [CrossRef]
33. Lee, J.S. Review paper: Nano-floating gate memory devices. Electron. Mater. Lett. 2011, 7, 175–183. [CrossRef]
34. Kim, S.J.; Park, Y.S.; Lyu, S.H.; Lee, J.S. Nonvolatile nano-floating-gate memory devices based on pentacene semiconductors and organic tunneling insulator layers. Appl. Phys. Lett. 2010, 96, 1–4. [CrossRef]
35. Kuruoğlu, F.; Çalışkan, M.; Serin, M.; Erol, A. Well-ordered nanoparticle arrays for floating gate memory applications. Nanotechnology 2020, 31. [CrossRef]
36. Han, J.; Wang, W.; Ying, J.; Xie, W. Ambipolar organic thin-film transistor-based nano-floating-gate nonvolatile memory. Appl. Phys. Lett. 2014, 104. [CrossRef]
37. Lee, J.S. Recent progress in gold nanoparticle-based non-volatile memory devices. Gold Bull. 2010, 43, 189–199. [CrossRef]
38. Kang, M.; Baeg, K.J.; Khim, D.; Noh, Y.Y.; Kim, D.Y. Printed, flexible organic nano-floating-gate memory: Effects of metal nanoparticles and blocking dielectrics on memory characteristics. Adv. Funct. Mater. 2013, 23, 3503–3512. [CrossRef]
39. Koliopoulou, S.; Dimitrakis, P.; Goustouridis, D.; Normand, P.; Pearson, C.; Petty, M.C.; Radamson, H.; Tsoukalas, D. Metal nano-floating gate memory devices fabricated at low temperature. Microelectron. Eng. 2006, 83, 1563–1566. [CrossRef]
40. Vanheusden, K.; Warren, W.L.; Devine, R.A.B.; Fleetwood, D.M. A non-volatile MOSFET memory device based on mobileprotons in SiO2 thin films. Journal of Non-Crystalline Solids. 1999, 254, 1–10. [CrossRef]
41. Park, C.; Lee, T.; Xia, Y.; Shin, T.J.; Myoung, J.; Jeong, U. Quick, large-area assembly of a single-crystal monolayer of spherical particles by unidirectional rubbing. Adv. Mater. 2014, 26, 4633–4638. [CrossRef]
42. Hossain, N.M.; Hossain, M.B.; Chowdhury, M.H. Multilayer graphene nanoribbon flash memory: Analysis of programing and erasing operation. In Proceedings of the 2014 27th IEEE International System-on-Chip Conference (SOCC), Las vegas, NV, USA, 2–5 September 2014; pp. 24–28. [CrossRef]
43. Lenzlinger, M.; Snow, E.H. Fowler-nordheim tunneling into thermally grown SiO2. J. Appl. Phys. 1969, 40, 278–283. [CrossRef]
44. Jang, J.; Park, J.C.; Kong, D.; Kim, D.M.; Lee, J.S.; Sohn, B.H.; Cho, I.H.; Kim, D.H. Endurance characteristics of amorphous-InGaZnO transparent flash memory with gold nanocrystal storage layer. IEEE Trans. Electron Devices 2011, 58, 3940–3947. [CrossRef]
45. Koo, J.; Yang, J.; Cho, B.; Jo, H.; Lee, K.H.; Kang, M.S. Nonvolatile Electric Double-Layer Transistor Memory Devices Embedded with Au Nanoparticles. ACS Appl. Mater. Interfaces 2018, 10, 9563–9570. [CrossRef] [PubMed]