Would Magnonic Circuits Outperform CMOS Counterparts?

Abdulqader Mahmoud  
A.N.N.Mahmoud@tudelft.nl  
Delft University of Technology  
Delft, Netherlands

Nicolea Cucu-Laurenciu  
N.CucuLaurenciu@tudelft.nl  
Delft University of Technology  
Delft, Netherlands

Frederic Vanderveken  
Frederic.Vanderveken@imec.be  
IMEC  
Leuven, Belgium

Florin Ciubotaru  
Florin.Ciubotaru@imec.be  
IMEC  
Leuven, Belgium

Christoph Adelmann  
Christoph.Adelmann@imec.be  
IMEC  
Leuven, Belgium

Sorin Cotofana  
S.D.Cotofana@tudelft.nl  
Delft University of Technology  
Delft, Netherlands

Said Hamdioui  
S.Hamdioui@tudelft.nl  
Delft University of Technology  
Delft, Netherlands

ABSTRACT

In the early stages of a novel technology development, it is difficult to provide a comprehensive assessment of its potential capabilities and impact. Nevertheless, some preliminary estimates can be drawn and are certainly of great interest and in this paper we follow this line of reasoning within the framework of the Spin Wave (SW) based computing paradigm. In particular, we are interested in assessing the technological development horizon that needs to be reached in order to unleash the full SW paradigm potential such that SW circuits can outperform CMOS counterparts in terms of energy consumption. In view of the zero power SWs propagation through ferromagnetic waveguides, the overall SW circuit power consumption is determined by the one associated to SWs generation and sensing by means of transducers. While current antenna based transducers are clearly power hungry recent developments indicate that magneto-electric (ME) cells have a great potential for ultra-low power SW generation and sensing. Given that MEs have been only proposed at the conceptual level and no actual experimental demonstration has been reported we cannot evaluate the impact of their utilization on the SW circuit energy consumption. However, we can perform a reverse engineering alike analysis to determine ME delay and power consumption upper bounds that can place SW circuits in the leading position. To this end, we utilize a 32-bit Brent-Kung Adder (BKA) as discussion vehicle and compute the maximum ME delay and power consumption that could potentially enable a SW implementation able to outperform its 7 nm CMOS counterpart. We evaluate different BKA SW implementations that rely on conversion- or normalization-based gate cascading and consider continuous or pulsed SW generation scenarios. Our evaluations indicate that 31 nW is the maximum transducer power consumption for which a 32-bit Brent-Kung SW implementation can outperform its 7 nm CMOS counterpart in terms of energy consumption.

CSC Concepts:

• Applied computing  
• Hardware  
• Computer systems organization  
• Theory of computation

KEYWORDS

Spin-wave, Computing Paradigm, Brent-Kung prefix adder, Benchmarking, Power Consumption, Delay, CMOS

ACM Reference Format:

Abdulqader Mahmoud, Nicolea Cucu-Laurenciu, Frederic Vanderveken, Florin Ciubotaru, Christoph Adelmann, Sorin Cotofana, and Said Hamdioui. 2022. Would Magnonic Circuits Outperform CMOS Counterparts?. In Proceedings of the Great Lakes Symposium on VLSI 2022 (GLSVLSI ’22), June 6–8, 2022, Irvine, CA, USA. ACM, New York, NY, USA, 5 pages. https://doi.org/10.1145/3526241.3530368

1 INTRODUCTION

In the last decade, there was an enormous increase in the raw data generation and collection because of information technology ubiquity. In addition, the processing and analysis of these huge amounts of data requires high performance computing platforms [26], which, during the last decades, where enabled by the CMOS downscaling induced performance improvement. However, Dennard scaling becomes more and more difficult due to leakage, reliability, and economical walls [4], which predicts the near end of Moore’s law. As a result, researchers have investigated alternative technologies such as graphene devices [5], memristors [21], and spintronics [1]. One of the spintronic technologies is the Spin Wave (SW) technology, the so called magnonics, which is promising for computing as [8, 11, 12, 18]: i) it has ultra-low energy consumption as the electrons are spinning and not moving, ii) it is highly scalable as the SW wavelength, which is the only scalability limitation, can reach down to few nanometers, iii) it has an acceptable delay, and
Motivated by the SW interaction potential, researchers have investigated different SW logic gates and circuits [3, 6–10, 12, 15–19]. In [7], a Mach-Zehnder interferometer has been utilized to design the first experimental SW NOT gate, whereas the Mach-Zehnder interferometer has been used to build different single output gates such as Majority, (N)AND, (N)OR, and X(N)OR gates in [7]. On the other hand, multi-output logic gates have been reported in [8–10]. Moreover, the unique parallelism feature of the SW technology has been utilized to demonstrate multi-frequency logic gates [12, 17]. On the circuit side, different circuits have been illustrated at the conceptual level [6], simulation level [15, 16, 18, 19], and physical millimeter scale level [5]. In [22–24, 29], benchmarking of beyond CMOS technologies, e.g., SW, Graphene, SpinFET, has been performed by modelling these devices as a capacitor and parasitics, which is not quite appropriate for the SW case. Thus, to get better inside on the SW based computation paradigm potential, which is certainly a topic of great interest, a benchmarking based on more realistic device models and that considers the complications related to SW gate cascading and fanout achievement is required.

In view of the zero power SWs propagation through ferromagnetic waveguides, the overall magnonic circuit power consumption is determined by the one associated to SWs generation and sensing by means of transducers. Recent developments indicate that magneto-electric (ME) cells [11] have a great potential for ultralow power SW generation and sensing, but they have been only proposed at the conceptual level and no actual experimental demonstration has been reported.

Thus, since SW technology is still under development and the necessary insight for assessing its practical potential is not available, we reformulate in this paper the benchmarking process as a quest to identify the technological limits that need to be reached in order to fully unleash the SW potential such that SW circuits can outperform CMOS counterparts in terms of energy consumption. Thus, we assume a 32-bit Brent-Kung Adder (BKA) as discussion vehicle, and perform a reverse engineering process in order to determine the transducer power upper bound that allows its SW implementation to outperform the 7 nm CMOS counterpart. We evaluate different BKA SW implementations that rely on conversion- or normalization-based gate cascading, while considering continuous or pulsed SW generation scenarios. Our evaluations indicate that 31 nW is the maximum transducer power consumption for which a 32-bit Brent-Kung SW implementation can still outperform its 7 nm CMOS counterpart in terms of energy. Based on this assessment, we conclude the paper by discussing challenges and possible future directions toward building efficient magnonic circuits.

The paper organization is as follows. Section 2 explains the SW fundamentals and computing paradigm. Section 3 provides the possible implementation of the 32-bit Brent Kung Adder in SW technology. Section 4 sums-up the paper.

2 SPIN WAVE FUNDAMENTAL AND COMPUTING PARADIGM

For out of equilibrium magnetization states, the magnetization dynamics is governed by the Landau-Lifshitz-Gilbert (LLG) equation [11]

\[
\frac{d\vec{M}}{dt} = -\gamma |\mu_0| \left( \vec{M} \times \vec{H}_{eff} \right) + \frac{\alpha}{M_s} \left( \vec{M} \times \frac{d\vec{M}}{dt} \right),
\]

where \( \gamma \) is the gyromagnetic ratio, \( \mu_0 \) the vacuum permeability, \( M \) the magnetization, \( M_s \) the saturation magnetization, \( \alpha \) the damping factor, and \( H_{eff} \) the effective field, which consists of the external field, exchange field, demagnetizing field, and magneto-crystalline field.

For small magnetic disturbances, Equation (1) can be linearized and results in wave-like solutions, known as Spin Waves (SWs), which can be seen as the collective excitation of the electron spins in the magnetic material [11]. A SW is described by its frequency \( f \), amplitude \( A \), phase \( \phi \), wavelength \( \lambda \), and wavenumber \( k = \frac{2\pi}{\lambda} \) [11], which are graphically presented in Figure 1. The relation between the SW wavenumber and frequency is known as the dispersion relation and it is crucial for the SW circuit design [11].

SW amplitude, phase, and frequency can be utilized to encode information [11, 12], which processing is governed by the wave interference principle. An example of SW interference is presented in Figure 2 a) where SWs are interfering constructively in the first case as they have the same phase \( \Delta \phi = 0 \), and destructively in the second case as they are out-of-phase \( \Delta \phi = \pi \). Moreover, assuming SW phase information encoding, i.e., phase 0 and \( \pi \) represents logic 0 and 1, respectively, SWs interaction supports Majority function evaluation. For instance, if 3 SWs having the same amplitude, frequency, and wavelength interfere in the same waveguide, the resultant SW has 0 phase, if at least 2 SWs have 0 phase, whereas the resultant SW has \( \pi \) phase, if at least 2 SWs have a \( \pi \) phase. Note that such an implementation in CMOS requires 18 transistors, whereas it can be directly implemented in SW technology with a single waveguide. One can easily deduce that more complex interference patterns can occur for SWs with different amplitude, frequency, wavenumber, and wavelength, which can be of great interest for developing future SW based computing paradigms.

Figure 1: Spin Wave Parameters.

iv) it has natural support for parallelism feature as SWs with different frequencies can simultaneously propagate through the same waveguide without affecting each other.

We assume a waveguide without affecting each other.

Figure 2: a) Constructive and Destructive Interference, b) Spin Wave Device.
the representativity of our choice, we also determined transducer power consumption acceptable upper bounds that need to be achieved in future transducer implementations, e.g., ME cells. For this study, we choose a 32-bit Brent-Kung prefix adder (BKA) [20], as discussion vehicle and compute the maximum transducer power values that potentially enable a BKA SW implementation able to outperform its 7 nm CMOS counterpart. We note that the Brent-Kung adder is a Parallel Prefix Adder (PPA) form of the Carry-Look Ahead adder (CLA) that exhibits structure regularity, low wiring congestion, and reasonable area-performance ratio, which make it quite attractive for practical implementations [20]. To assess the representativity of our choice, we also determined transducer power upper bound values for: 32-bit Wallace Tree Multiplier, 32-bit Dadda Tree Multiplier, 32-bit Brent Kung Adder, 64-bit Dadda Tree Multiplier, 4-operand 64-bit Han-Carlson adder, 4-operand 64-bit Carry Skip Adder, 32-bit Multiply Accumulate, 32-bit Divider, 17-bit Galois-Field Multiplier, and 32-bit Cyclic redundancy check. Our results indicate that Brent Kung Adder requires the lowest transducer upper bound (worst case), therefore, our choice as discussion vehicle is relevant for the purpose of this analysis.

3.1 Possible Implementations

We evaluate different 32-bit BKA SW implementations based on Majority gates and compare them with the 7 nm CMOS implementation. Note that all our SW circuits rely on the majority tailored implementation method introduced in [25] for the 8-bit BKA case. As previously mentioned SW gate cascading is not straightforward [18] and to this end we evaluated 32-bit BKA implementations built with: (i) Ideal gate cascading (S1), (ii) Normalizers after each logic gate (S2), (iii) Normalizers and signal conversion back and forth between the electrical and spin wave domain (S3), and (iv) All-in-SW approach (S4). Note that in the implementations, we utilized a combination of fanout enabled ladder shaped Majority gate, programmable logic gates [8–10], triangle shape Majority gate [14], in-line Majority gate [27], and normalizers (directional couplers) [18].

Regardless of the gate cascading method the 32-bit BKA requires 98 transducers as it has 65 inputs and 33 outputs. This is the case for S1, which assumes direct SW gate cascading, i.e., no normalizers or signal conversion between electrical and SW domain are required to build the adder, and provides the best possible but practically unachievable adder performance. S2, which provides practically achievable performance data, makes use of directional couplers to normalize SW gate outputs. Figure 3 presents its structure, which contains 1040 transducers as a result of gate replication induced by: 1) unavailability of SW gates with larger than 4 fanout, 2) unavailability of SW splitters and amplifiers, and 3) layout limitations (waveguides crossovers are not allowed). For example, Figure 4 presents the SW circuit for calculating the carry-outs C1, C2, C3,
3.2 Transducer Power Upper Bound

To determine the transducer power consumption upper bound we first need to estimate the power and delay of our reference, i.e., CMOS 32-bit BKA. For this we utilize a commercial 7 nm FinFET technology, with regular threshold voltage standard cells, and typical process corner ($V_{DD}=0.7\,\text{V, } T=25^\circ\text{C}$). The adder was evaluated by means of Cadence simulation, which reported a power consumption of 2.58 $\mu\text{W}$ and a delay of 1.033 ns that translates to an energy consumption of approximately 2.67 $f\text{J}$ for the 7 nm CMOS 32-bit BKA. In order to outperform the 7 nm CMOS BKA, the SW implementations should exhibit a maximum energy consumption $E_{SW} < E_{CMOS}$, and based on this, we can determine the performance constraint that the transducer needs to fulfill.

To evaluate the delay of a spin wave implementation, we have to identify its critical path, evaluate its physical length and determine the number of transducers it contains. Considering the ladder shape Majority (and their programmable logic gate version) gates [8–10] and assuming that the maximum propagation length per Majority gate is 336 nm, we can evaluate the length of the input SW’s trajectory towards outputs in each implementation. First, we note that the critical path encompasses 16 Majority gates for S1, S2, S3, and S4. Based on this we derive the following critical path lengths: (i) 5.4 $\mu\text{m}$ for S1, (ii) 50 $\mu\text{m}$ for S2, (iii) 43 $\mu\text{m}$ for S3, and (iv) 85 $\mu\text{m}$ for S4. Although S3 has the shortest critical path length because it includes the least amount of directional couplers, it does not have the shortest delay because of the domain conversion circuitry. S4 has the longest critical path length because it make use of amplifiers and splitters to avoid transducer replications.

To derive the actual critical path delay, the SW propagation speed is required, which equals the SW group velocity that can be obtained from the dispersion relation material specific slope. Based on the critical path length and SW group velocity, we calculated the delay of the 4 implementations based on CoFeB waveguide as this material provides the highest SW group velocity. In addition, the following assumptions were made for the delay of the separate elements: 0.42 ns transducer delay [29], a 20 ns normalizer delay [18], a 0.03 ns peripheral circuit for the converters [29]. Based on this, we derive the following overall delays: (i) 1.92 ns for S1, (ii) 14.3 ns for S2, (iii) 20 ns for S3, and (iv) 24.3 ns for S4.

To proceed with the investigation on the SW adder energy consumption, we concentrate on power consumption estimation. Assuming zero power SW propagation through waveguides as SW doesn’t require electron movement and just electron spinning, we can estimate the energy consumption as $E_{SW} = TN \times PT \times Delay$, where $TN$ is the number of transducers in the implementation, $PT$ the power consumed by one transducer, and $Delay$ the time necessary to excite a SW. Given that in order to outperform CMOS $E_{SW} < E_{CMOS}$, the transducer power consumption upper bound can be determined as $PT = E_{CMOS} / (TN \times Delay)$. $TN$ is determined by circuit topology and for each design we account one per primary input, one per primary output, and (if the case) the appropriate number of repeaters or converters necessary to interconnect the gates forming the prefix adder circuit, which results in 98, 1040, 262, and 203 transducers for S1, S2, S3, and S4, respectively. It was assumed that each amplifier consumes $\sqrt{n}$, where $n$ is the amplification level.

The actual $E_{SW}$ value is dependent on the SW operation mode, which defines the Delay value in its evaluation expression. In Continuous Mode Operation (CMO) [13] the transducers are active as long as the SWs are propagating through the circuit, i.e., from SW excitation till the output detection. This means that Delay equals the overall adder delay, i.e., 20 ns, 12.3 ns, and 24.3 ns for S2, S3,
And S4, respectively. In Pulse Mode Operation (PMO) [13], transducers are active only for a very short period of time required to initiate their output, which we assume to be 0.42 ns for all the implementations. Based on this reasoning, we determined the maximum allowable transducer power consumption $PT$ for the CoFeB implementations under CMO and PMO scenarios as presented in Table 1.

As one can observe in the Table, CMO puts a high pressure on the transducer performance whereas PMO relaxes it by 1-2 orders of magnitude. Moreover, regardless of the operation mode, the hybrid-based implementation is the most energy effective and allows for the highest $PT$ value. Therefore, our preliminary evaluation indicates that the hybrid-based pulse mode operation approach potentially allows spin wave technology to outperform 7 nm CMOS, assuming that transducers with maximal 31 nW power consumption are achievable.

4 CONCLUSIONS

In this paper, we assessed Magnonic circuits potential to outperform functionally equivalent CMOS counterparts in terms of energy consumption. We based our analysis on the fact that SW circuits energy consumption is determined by the energy spent by transducers to generate the input SWs and sense the output SWs, as SWs propagation through ferromagnetic waveguides do not consume noticeable energy. While it has been suggested that magneto-electric (ME) cells would be capable to excite and detect SWs while consuming ultra-low power, they have not been experimentally demonstrated and no figures of merit are available. Thus instead of performing a traditional benchmarking we carried on a reverse engineering investigation in an attempt to determine the ME power consumption upper bound that still make Magnonic circuits outperform CMOS counterparts. To this end, we assumed a 32-bit Brent-Kung prefix adder as discussion vehicle and determined the maximum transducer power consumption that still make the SW implementation outperform its 7 nm CMOS counterpart. We evaluated different SW implementations that rely on conversion- or normalization-based gate cascading and under continuous or pulse SW generation scenarios. Our evaluations indicated that 31 nW is the maximum transducer power consumption for which the 32-bit Brent-Kung SW implementation outperforms its 7 nm CMOS counterpart in term of energy.

ACKNOWLEDGMENTS

This work has received funding from the European Union’s Horizon 2020 research and innovation program within the FET-OPEN project CHIRON under grant agreement No. 801055. It has also been partially supported by imec’s industrial affiliate program beyond-CMOS logic. F.V. acknowledges financial support from Flanders Research Foundation (FWO) through grant No. IS05719N.

REFERENCES

[1] Sapan Agarwal et al. 2018. International Roadmap of Devices and Systems 2017 Edition: Beyond CMOS chapter. Technical Report. Sandia National Lab (SNL-NM), United States.

[2] A V Chumak et al. 2017. Magnonic crystals for data processing. Journal of Physics D: Applied Physics 50, 24 (2017), 244001.

[3] F. Gertz et al. 2015. Magnonic Holographic Memory. IEEE Trans. Magn. 51, 4 (April 2015), 1–5. https://doi.org/10.1109/TMAG.2014.2362723

[4] Nor Zaidi Haren et al. 2008. Why is CMOS scaling coming to an END?. In Design and Test Workshop, IDT. IEEE, 98–103.

[5] Y. Jiang et al. 2019. Graphene Nanoribbon Based Complementary Logic Gates and Circuits. IEEE Trans. Nanotechnology 18 (2019), 287–298.

[6] Alexander Khutin et al. 2011. Non-volatile magnonic logic circuits engineering. Journal of Applied Physics 109, 3 (2011), 034306.

[7] M. P. Kostylev et al. 2005. Spin-wave logical gates. Appl. Phys. Lett. 87, 15 (2005), 155501. https://doi.org/10.1063/1.2089147

[8] A. Mahmoud et al. 2020. 2-Output Spin Wave Programmable Logic Gate. In ISVLSI. 60–65.

[9] A. Mahmoud et al. 2020. 4-output Programmable Spin Wave Logic Gate. In 2020 IEEE 38th International Conference on Computer Design (ICCD). 332–335.

[10] Abulqader Mahmoud et al. 2020. Fan-out enabled spin wave majority gate. AIP Advances 10, 3 (2020), 035119. https://doi.org/10.1063/1.5134690

[11] Abulqader Mahmoud et al. 2020. Introduction to spin wave computing. J. Appl. Phys. 128, 16 (2020), 161101. https://doi.org/10.1063/5.0019328

[12] A. Mahmoud et al. 2020. n-bit Data Parallel Spin Wave Logic Gate. In DATE. 642–645.

[13] Abulqader Mahmoud et al. 2021. Achieving Wave Pipelining in Spin Wave Technology. In 2021 22nd International Symposium on Quality Electronic Design (ISQED). 54–59.

[14] Abulqader Mahmoud et al. 2021. Fan-out of 2 Triangle Shape Spin Wave Logic Gates. In 2021 Design, Automation Test in Europe Conference Exhibition (DATE). 948–953.

[15] Abulqader Mahmoud et al. 2021. Spin Wave Based 4-2 Compressor. In 2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). 1–4. https://doi.org/10.1109/ICECS59924.2021.9665499

[16] Abulqader Mahmoud et al. 2021. Spin Wave Based Approximate Computing. IEEE Transactions on Emerging Topics in Computing (2021), 1–1. https://doi.org/10.1109/TETC.2021.3136299

[17] Abulqader Nael Mahmoud et al. 2021. Multifrequency Data Parallel Spin Wave Logic Gates. IEEE Transactions on Magnetics 57, 5 (2021), 1–12.

[18] Abulqader Nael Mahmoud et al. 2021. Spin Wave Normalization Toward All Magnonic Circuits. IEEE Transactions on Circuits and Systems I: Regular Papers 68, 1 (2021), 536–549.

[19] Abulqader Nael Mahmoud et al. 2022. A Spin Wave-Based Approximate 4:2 Compressor: Seeking the most energy-efficient digital computing paradigm. IEEE Nanotechnology Magazine 16, 1 (2022), 47–56. https://doi.org/10.1109/MNANO.2021.3126895

[20] Manjunatha Naik V. 2015. Performance Analysis Of Parallel Prefix Adder. International Journal of Electrical Electronics and Data Communication 3 (07 2015).

[21] Hoang Anh Du Nguyen et al. 2020. A Classification of Memory-Centric Computing. J. Emerg. Technol. Comput. Syst. 16, 2, Article 13 (Jan. 2020), 26 pages. https://doi.org/10.1145/3365837

[22] D. E. Nikonov and I. A. Young. 2013. Overview of Beyond-CMOS Devices and a Uniform Methodology for Their Benchmarking. Proc. IEEE 101, 12 (Dec 2013), 2498–2533.

[23] D. E. Nikonov and I. A. Young. 2015. Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits. IEEE J. Emer. Sel. Topics Comput. Devices 1 (Dec 2015), 3–11.

[24] C. Pan and A. Naeemi. 2017. An Expanded Benchmarking of Beyond-CMOS Devices Based on Boolean and Neuromorphic Representative Circuits. IEEE J. Emer. Sel. Topics Comput. Devices 3 (Dec 2017), 101–110.

[25] VIKRAMKUMAR PUDI ET AL. 2017. Majorv Logic Formulations for Parallel Adder Designs at Reduced Delay and Circuit Complexity. IEEE Trans. Comput. 66, 10 (2017), 1824–1830.

[26] Nilay D Shah et al. 2018. Big Data and Predictive Analytics: Recalibrating Expectations. JAMA 320, 5 (2018), 360–361. https://doi.org/10.1001/jama.2018.3821

[27] Giacomo Talmelli et al. 2020. Reconfigurable submicrometer spin-wave majority gate with electronic transducers. Science Advances 6, 54 (2020).

[28] F. Vanderveken et al. 2020. Excitation and propagation of spin waves in non-uniformly magnetized waveguides. J. Phys. D: Applied Physics 53 (2020), 495006.

[29] D. Zagoras et al. 2015. Design and benchmarking of hybrid CMOS-Spin Wave Device Circuits compared to 10nm CMOS. In IEEE-NANO. 668–689.