High Gain, Low Noise and Power Transimpedance Amplifier Based on Second Generation Voltage Conveyor in 65 nm CMOS Technology

José C. García-Montesdeoca ©, Juan A. Montiel-Nelson *© and Javier Sosa ©

Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, 35017 Las Palmas de Gran Canaria, Spain
* Correspondence: montiel@iuma.ulpgc.es; Tel.: +34-928-451-252

Abstract: A transimpedance amplifier (TIA) based on a voltage conveyor structure designed for high gain, low noise, low distortion, and low power consumption is presented in this work. Following a second-generation voltage conveyor topology, the current and voltage blocks are a regulated cascode amplifier and a down converter buffer, respectively. The proposed voltage buffer is designed for low distortion and low power consumption, whereas the regulated cascode is designed for low noise and high gain. The resulting TIA was fabricated in 65 nm CMOS technology for logic and mixed-mode designs, using low-threshold voltage transistors and a supply voltage of ±1.2 V. It exhibited a 52 dBΩ transimpedance gain and a 1.1 GHz bandwidth, consuming 55.3 mW using a ±1.2 V supply. Our preamplifier stage, based on a regulated cascode, was designed considering detector capacitance, bonding wire, and packaging capacitance. The voltage buffer was designed for low-power consumption and low distortion. The measured input-referred noise of the TIA was 22 pA/√Hz. The obtained total harmonic distortion of the TIA was close to 5%. In addition, the group delay is constant for the considered bandwidth. Comparisons against published results in terms of area (A), power consumption (P), bandwidth (BW), transimpedance gain (G), and noise (N) are performed. Both figures of merit FoMs—the ratio √(G × BW) and P × A—and FoM/N values demonstrated the advantages of the proposed approach.

Keywords: CMOS technology; down converter; voltage conveyor; low supply voltage; output low swing; low energy consumption; high bandwidth; signal processing

1. Introduction

A dramatic demand for charge detection in commercial and scientific applications, such as mass spectrometry, DNA analysis, imaging, and nuclear science, among others, has been reported in the published literature [1,2]. For fast detection and portable systems, the goal is to obtain low power consumption and reduced-area systems, mainly through the use of application-specific integrated circuit (ASIC) technology. Charge-sensitive amplifiers and shaping amplifiers [3,4] have been used to design front-end receiver circuits and systems based on ASIC implementations. In the sensor related literature, some works have focused on noise reduction techniques and improving performance in terms of resolution [5–7] in the readout ASICs. In addition, further improvements, such as boosting the signal acquisition speed, reducing temporal delays associated with the charge integration time in the charge-sensitive amplifier (CSA), and the filtering of the output voltage signal in the shaping time of the CSA, have been published.

Charge amplifier applications require high open-loop gain (>100 dB) but CMOS circuits present low intrinsic gain in spite of their low fabrication cost and their amenability for large-scale integration. A transimpedance amplifier usually confers limited bandwidth, noise and sensitivity values on the whole system [8,9], particularly when it is employed at the first stage of the analog processing chain, i.e., as the input of the receiver’s front
ends to directly convert the charge generated by photodiodes or photomultipliers into voltage signals. This is associated with the large input of the parasitic capacitance of the photodiode (PD), which is connected as an input signal to the charge amplifier based on TIA, and represents the dominant pole of the system. Thus, a low input resistance increases the bandwidth of the PD-TIA system. Furthermore, the system’s sensitivity at high speed is reduced if the parasitic capacitance at the input is high. Additionally, the performance of the complete system can deteriorate due to the input-referred noise of the TIA. The use of larger devices helps to reduce the noise but this increases the parasitic capacitance and power consumption. Therefore, it is necessary to satisfy the constraints for the design of a low-power low-noise TIA operating at a high speed and providing a large transimpedance gain.

To date, the sensor has been connected through the analog PADS of the die, comprising a mixed-signal circuit. In the near future, emergent technologies for integrated systems will include photodiodes as sensor blocks.

Two topologies of amplifiers are used in front-end charge detectors: schemes based on a common gate (base) configuration, and architectures employing high-gain amplifiers with shunt-shunt feedback. These structures offer different noise performance and it is imperative to select the best circuit for a given application and with the consideration of low input impedance as well. Amplifiers based on the common gate topology are chosen for TIA systems because they have a low input impedance and provide the best solution in contrast with a high-gain amplifier enclosed with shunt-shunt feedback, which presents an input impedance that is dependent on process variations [2].

Voltage conveyors are flexible building blocks for active circuit synthesis. A first-generation voltage conveyors (VCIs) include a CCCS (Current-Controlled Current Source) and two VCVSs (Voltage-Controlled Voltage Sources) [10], whereas second-generation voltage conveyors (VCII) are formed by a CCCS and a VCVS [11]. The third generation voltage conveyor (VCIII) [12] is a special case of a three-port immittance convertor, consisting of summing-voltage immittance convertors (SVICs), which are obtained using resistors and operational amplifiers. A VCII is also a helpful circuit for the processing of electrical signals coming from silicon photomultipliers compared to a traditional voltage operational amplifier [13].

The operation of a voltage conveyor relies on conveying voltage signals and it is designed with a current buffer, followed by a voltage buffer. In fact, the current buffer acts as a TIA and the connected voltage buffer provides a further impedance-matching function. For example, in [14], the class-AB technique was used in both input and output stages to obtain a high-performance VCII.

Second-order filters are known as biquadratic filters. In [15], corresponding filter voltage transfer functions were obtained using appropriate admittance choices. These biquads are electronically tunable and the generalized topology is based on two voltage conveyors and six admittances. Circuits using VCII show high frequency performance and circuits operating in class-AB have low quiescent current and high current drive capability. In [16] a voltage integrator which meets the requirements of low-power consumption and high drive capability for a specified transient performance was presented. This VCII solution uses a topology with two class-AB flipped voltage follower (FVF) circuits. Finally, the authors in [13] proposed an electronically tunable grounded capacitor multiplier, which was able to emulate large value capacitors and to reduce the chip area. In addition, this capacitor multiplier relied on VCII and operated in the subthreshold region with low voltage and low power consumption. A VCII working as a signal conditioner amplifier (SCVC) for a photomultiplier sensor was introduced. The main advantage of this recent approach is that the proposed circuit is implemented using commercial off-the-shelf (COTS) devices, achieving a bandwidth of 106 MHz, transimpedance gain of 42 dBΩ, and a power consumption of 200 mW. Recently, it became possible to use fully depleted silicon on insulator (FD-SOI) CMOS technology to optimize the performance of voltage conveyors and to decrease the complexity of the circuit and power consumption. In [17], the authors introduced a second-order bandpass filter using 28 nm FD-SOI technology.
In this paper, we introduce a transimpedance amplifier based on a second-generation voltage conveyor topology, which can be used in high-performance signal processing systems for silicon photomultiplier sensor interfacing. The key contributions of this paper are:

- A current buffer (CB) based on a regulated cascode topology is optimized for both noise and bandwidth gain. The input-referred noise is analyzed when a detector capacitance $C_d$ is used at the input of the CB and both the bonding wire $L_b$ and packaging capacitances are considered. Simulation and measurement results show a noise capacitive peaking which is diminished by the input inductance $L_b$.

- A voltage buffer (VB) is designed for low distortion and low power consumption, as well as an impedance adapter. The CB-VB set acts as a VCII, and its low distortion characteristics demonstrate its usefulness as a linear voltage amplifier.

- The TIA was implemented in CMOS using a 65 nm logic and mixed-mode technology process. From twelve fabricated circuits, the measurement results were 52 dB transimpedance gain and 1.1 GHz of bandwidth, together with 22 pA/√Hz of input-referred noise and 55.3 mW of power consumption.

- Comparisons against published results demonstrated improvements in terms of noise, gain-bandwidth, and the energy-delay product.

The rest of this paper is organized as follows. Section 2 introduces the transimpedance amplifier design based on the VCII topology. The preamplifier stage is a current buffer which has been designed to improve gain and noise performance. Noise is analyzed in detail and measurements based on an ASIC implemented for charge detection are discussed. In addition, a voltage buffer is proposed to obtain low power consumption and low signal distortion. Section 3 gives details of the layout and chip implementation. Section 4 provides measurements for a population of twelve fabricated dies. In addition, the results of comparisons with the published literature are presented. Finally, in Section 5, conclusions are drawn.

2. TIA Based on VCII

Figure 1 illustrates the use of a VCII block as a transimpedance amplifier in the front end of a receiver to directly convert charges generated by photomultipliers or photodiodes into a voltage signal. The VCII, in this work, is placed at the front-end of an ASIC which is implemented in a CMOS process of 65 nm for a logic and mixed-mode design with transistors of low-leakage currents and that use copper metallization with 7 metal levels and low-K dielectrics. This 65 nm CMOS process provides enables the design of low-threshold voltage transistors and IO transistors of 5.0 nm gate oxide for a supplied voltage of 2.5 V.

![Figure 1. Schematic of a TIA based on VCII, including the packaging of parasitic elements as front-end receivers for converting currents to voltages.](image)

The integrated IP ASIC is suitable for use both in sensor interfacing and in post-processing at a digital level as an SOC. The input stage of the ASIC (CB in Figure 1) acts as a preamplifier, whereas VB is the voltage buffer. The CB topology is based on a
regulated cascode (super common gate), which is optimized to improve the input-referred noise, while preserving the bandwidth. Figure 2 shows a schematic of a regulated cascode amplifier driven by a differential amplifier and at the output $v_0(s)$ is a transfer function and $v_t(s)$ is a voltage buffer or filter. A regulated cascode (see Figure 2) is widely used, especially in particle physics designs, as the input impedance is small, and lower than the impedance of the common gate amplifier by a factor close to the gain of the booster amplifier—this is depicted as stages MN2-MP2 in Figure 2.

![Figure 2. Schematic at the transistor level of the preamplifier stage. (a) differential amplifier; (b) regulated cascode; (c) input stage, including $C_d$ (diode capacitance), $L_b$ (wire bond inductance), and $C_p$ (parasitic capacitance of the pad). By the Kirchhoff’s voltage equations in nodes 0, 1, 2 and 3, the transimpedance transfer function is obtained.](image)

Figure 3 shows a circuit schematic of the implementation of the VCII presented in [13] (SCVC). The original approach uses commercial devices, and the circuit structures used to implement the current sources are not directly implementable on integrated circuit CMOS technologies. For our purposes, we have modified this design to replace those current sources with diode-connected transistors. Through this approach, the use of a VCII system in current CMOS technologies can be obtained.

![Figure 3. Reference circuit diagram based on [13], including modification of the current sources (SCVC).](image)

In this paper, we use this approach as a reference topology. It consists of a current buffer, where the input current incoming from node Y is mirrored on node X. Additionally, the second stage is a voltage buffer, implementing voltage mirroring between nodes X and Z. In this way,
the VCII structure operates as a transimpedance amplifier between nodes Y and Z with low input and output impedances. Note that the transistor MN8 uses a technical method called a flipped voltage follower (FVF), reported in [16], to obtain a fixed drain-source voltage. In [13], capacitances C1 and C2 are 1 µF AC coupling capacitors for the input node X and output node Z, respectively. Regarding resistors R1 and R2, we assume a value of 10 kΩ, whereas the Rx and Rz loading resistors are equal to 10 kΩ and 10 MΩ, respectively.

2.1. Preamplifier Design and Noise Analysis

Following the small signal model of the regulated cascode circuit—including noise sources; see Figure 4—with the source of MN4 as an input and MN2 placed in the feedback or booster amplifier, the input impedance is \(1/(g_mN4G_{fb})\), where \(G_{fb}\) is the feedback gain, i.e., \(\approx g_mN2req2\), where \(req2\) is the equivalent resistance at node 2. This topology partially solves the tradeoff between noise performance and input impedance in comparison with the common gate topology. In Figure 4, the transimpedance \(v_o(s)/i_{in}(s)\) is calculated, assuming that the noise current generators of MN4 and MN2 are open. Assuming that \(Z_i(s) \approx C_d, rds_{N4} >> R_L\), and \(g_mN2(rds_{N2}|rin_{P2}) >> 1\), then

\[
\frac{v_o(s)}{i_{in}(s)} \approx \frac{Z_L}{1 + s\tau_1(1 + a) + s^2\tau_1\tau_2},
\]

where \(\tau_1 = C_d/(g_mN4g_mN2|rin_{P2})\), \(\tau_2 = req1C_{idn2}\), \(a = g_mN2req2C_{gd}/C_d\), \(req2 = rds_{N2}|rin_{P2}\), and \(C_{idn2} = C_{gdN2} + C_{gsN4}\). In Equation (1), \(g_mN4\) and \(g_mN2\) are channel transconductance of transistors MN4 and MN2, respectively; \(rds_{N2}\) is the drain-to-source resistance of transistor MN2, and \(rin_{P2}\) is the input impedance of transistor MP2. As shown, the input capacitance of the detector, \(C_d\), reduces the bandwidth of the regulated cascode. The gain is modulated by transconductances of the MN2 and MN4 transistors.

In analyzing the input-referred noise of the TIA preamplifier, the input capacitance, i.e., the detector capacitance \(C_d\), increases this noise, as demonstrated in the following. In addition, when the photodetector is connected to an integrated TIA, the detector capacitance \(C_d\), the inductance of the bonding wires \(L_b\), and the capacitance of the packaging and die pads \(C_p\) contribute to the input-referred noise of the TIA. In fact, in exploiting the inductive peaking technique, the TIA successfully reduces the input referred noise and improves the system gain and bandwidth, as was presented in [18]. In Figure 2, the impedance parasites at the input of the amplifier, i.e., the capacitance \(C_d\) of the detector (up to 5 pF for a photomultiplier tube and 35–300 pF for a silicon photomultiplier [19]); the inductance of the bonding wire \(L_b\) for an encapsulated TIA; \(\approx 1\) nH for a curved wire of 1.5 mm in length; and the pad capacitance \(C_p\) for the fabricated die (\(\approx 0.5\) pF) were included.

![Figure 4. Simplified small-signal model of the preamplifier stage, including noise current sources of transistors MN2 and MN4. By the Kirchhoff’s voltage equations in nodes 0, 1, 2 and 3, the transimpedance transfer function is obtained (see Appendix A).](image)

In Figure 4 we present a simplified small-signal model of the preamplifier, including the noise currents due to the transistors MN2 and MN4. MN2 contributes as a source of series noise and MN4 as a source of parallel noise. Noise optimization is carried out by achieving the proper balancing of the series and parallel noise contributions from transistors.
MN2 and MN4, respectively. In Appendix A, Kirchhoff’s voltage equations for nodes 0, 1, 2 and 3 of the simplified small-signal model are presented.

For the small-signal circuit, the transimpedance transfer function is expressed as:

\[
\frac{v_o(s)}{i_{in}(s)} = \frac{v_o(s)}{v_1(s)} \frac{i_i(s)}{i_{in}(s)},
\]

where \(v_o(s)/i_{in}(s)\) is the equivalent input impedance \(Z_i(s)\), and \(i_i(s)/i_{in}(s)\) is the current transfer function:

\[
\frac{i_i(s)}{i_{in}(s)} = \frac{1}{1 + s Z_i(s)(C_p + C_d) + s^2 L_b C_d + s^3 Z_i(s)C_p C_d L_b}.
\]

For a regulated cascode:

\[
Z_i(s) \approx \frac{1}{g_{mN2} g_{mN4} r_{inP}}.
\]

In comparison of the input impedance of the MN4 transistor, \(1/g_{mN4}\), the input impedance of the regulated cascode is lower by a factor \(1/(g_{mN2} r_{inN2})\)—the gain of the booster amplifier.

Therefore,

\[
\frac{v_o(s)}{i_{in}(s)} \approx \frac{v_o(s)}{v_1(s)} \frac{Z_i(s)}{1 + s^2 L_b C_d},
\]

because \(s Z_i(s)(C_p + C_d) + s^2 Z_i(s)C_p C_d L_b\) are neglected with respect to \(1 + s^2 L_b C_d\). Thus, the transimpedance gain \(v_o(s)/i_{in}(s)\) of the amplifier is modified by the transfer function \(1/(1 + s^2 L_b C_d)\).

To calculate the equivalent input noise contributed by MN4, the noise generator \(i_{in4}\) is turned on, whereas the rest of the current sources are turned off. Consequently, by solving (5), \(v_o(s)\) in terms of \(i_{in}(s)\),

\[
\frac{v_o(s)}{i_{in}(s)} \approx \frac{r_{ds4} R_L}{r_{ds4} + r_{ds5}} \left( \frac{1 + s C_d r_{ds5}}{1 + s r_{ds5}^2 C_d (r_{ds4} + r_{ds5})} \right),
\]

when only the capacitance \(C_d\) is considered and the bonding wire inductance is neglected. Note that \(C_d\) is greater than 5 pF when the bonding wire inductance \(L_b\) is 1 nH, approximately, for a curved wire of 1.5 mm in length. By increasing the input inductance \(L_b\), some noise suppression is achieved. The input noise transfer function introduces one zero and one pole at frequencies \(1/(r_{ds4} C_d)\) and \((r_{ds4} + r_{ds5})/(r_{ds4} r_{ds5} C_d)\), respectively. Therefore, the contribution of \(C_d\) at the input stage of impedance increases the equivalent noise contribution by MN4. However, when \(L_b\) is considered, the relationship \(v_o(s)/i_{in4}(s)\) is given by

\[
\frac{v_o(s)}{i_{in}(s)} \approx \frac{r_{ds4} R_L}{r_{ds4} + r_{ds5}} \left( \frac{s^2 C_d L_b + s C_d r_{ds5} + 1}{s^2 C_d L_b + C_d (r_{ds4} + r_{ds5})^2 + 1} \right).
\]

Transfer function (7) contains two zeroes and two poles at the same frequency of \(1/(C_d L_b)\) (rad/s). Hence, bonding wire inductance reduces the equivalent noise from MN4.

The TIA preamplifier (see the schematic in Figure 2) has been designed not only for gain × bandwidth performance but also considering the input-referred noise. The effect of the detector capacitance \(C_d\) is considered, as well as the bond wire inductance \(L_b\) and packaging capacitance \(C_p\). Figure 5 introduces the simulated and measured input-referred noise of the complete transimpedance amplifier (DIE) and the effects of \(C_d\), \(C_p\), and \(L_b\). The DIE curve in Figure 5 is the input-referred noise of the TIA without the capacitance \(C_d\), \(C_p\), and \(L_b\), i.e., the input-referred noise of the fabricated die. EDIE is the encapsulated TIA, and the curves represent the simulated and measured input-referred noise of the TIA.
with packaging parasites, i.e., \( C_p \) and \( L_b \). Finally, CDIE is the encapsulated TIA die with a capacitance of 5 pF, \( C_d \) at the input port. The simulation results shown in Figure 5a,b were obtained for 3000 Monte Carlo runs and three-sigma parameter variations in the given CMOS process. The simulation results were post-processed and the average values calculated and only a 3% variation in the input-referred noise was found, which is clearly an underestimation in comparison with measurements.

![Figure 5. Simulated and measured input-referred noise of the TIA. (a) From 1 MHz to 1.2 GHz. (b) From 1.2 GHz to 1.5 GHz.](image)

In order to minimize the parallel noise contribution, transistor \( MN_4 \) operates at a relatively low bias current. The reduced input impedance is achieved by the booster amplifier—stage \( MN_2-MP_2 \) in Figure 2. In addition, the booster amplifier guarantees the control of the gain. The noise optimization is carried out through the proper balancing of the series and parallel noise source contributions from transistors \( MN_2 \) and \( MN_4 \). In summary, for a regulated cascode, the input-referred noise is minimized, and the input impedance is reduced. However, there is some tradeoff between noise and impedance optimization. The main drawback of operating transistor \( MN_4 \) at a low bias is that high input signals modulate the transconductance \( g_{mN_4} \). This transconductance is part of the input impedance of the preamplifier. A change in the input impedance results in signal reflections.

### 2.2. Buffer Design for Low-Power Consumption and Signal Distortion

Signal integrity is a major problem in system-on-chip (SoC) designs, and the voltage conveyor technique has been investigated and proposed to operate at hundreds of megahertz and at low voltages. Once \( \frac{v_o(s)}{v_i(s)} \) and the input-referred noise of the preamplifier have been discussed in detail, in this section the design of a buffer is considered. The transimpedance gain of the TIA is \( \frac{v_{ot}(s)}{i_{in}(s)} \), which is obtained by

\[
\frac{v_{ot}(s)}{i_{in}(s)} = \frac{v_{ot}(s)}{v_o(s)} \cdot \frac{v_o(s)}{i_{in}(s)}
\]

(8)

Note that all noise is considered to be white and non-correlated to simplify the analysis. Due to the presence of the parallel equivalent noise source, in the following stages we had to filter out low-frequency noise components, and in order to improve the SNR, the upper frequency bandwidth had to be limited. Between those filter stages and the preamplifier stage, a voltage buffer was introduced; therefore, a VCII structure (see Figure 1) was obtained.

Figure 3 shows a voltage buffer implementing voltage mirroring between nodes X and Z. Transistor \( MN_9 \) acts as a flipped voltage follower (FVF) [16] to obtain a fixed drain-source voltage. The voltage buffer proposed in this paper is illustrated in Figure 6. This buffer uses three diode-connected transistors (\( MN_6, MP_5, \) and \( MP_9 \)) as current sources and two non-inverting buffers (\( MN_7 \) with \( MP_7 \), and \( MN_8 \) with \( MP_8 \)) and a common-drain
amplifier biased by a current mirror structure (MN9–MN11). Transistor MP6 acts as an active load for the biasing of the first non-inverting buffer (MN7 and MP7).

Figure 6. Schematic for the proposed TIA.

The output currents of both non-inverting buffers are added to node 7 to drive the gate of transistor MN10. In addition, the drain current of transistor MN4 is chosen as reference current to be applied to the output current mirror (MN9–MN11). In this case, the value of resistors R1 and R2 is 500 kΩ; and that of Rx and Rz are 10 kΩ and 10 MΩ, respectively. Thus, node X conveys similar a low voltage swing to that of node Z. The buffer stage is optimized for low distortion and low energy or power consumption. As shown in Figure 6, the common drain amplifier (MP9, MN10) is driven by two non-inverting buffers for a low-distortion design.

Table 1 provides the transistor sizes for two approaches, named DCVC<sub>LP</sub> and DCVC<sub>LD</sub>, the low-power (LP) and low-distortion (LD) versions of the down-converter voltage conveyor (DCVC), respectively. The preamplifier stage was sized according to low-power and low-noise requirements, and in both approaches we considered the same stage; i.e., MP1, MP2, MP3, MN1, MN2, and MN3 had the same transistor sizes in DCVC<sub>LP</sub> and DCVC<sub>LD</sub>. The rest of the transistors in Table 1 constitute the voltage buffer. When the DCVC voltage buffer was optimized for low-power consumption and low distortion, the transistor sizes were as shown in column 3 and column 6, under the set DCVC<sub>LP</sub> and DCVC<sub>LD</sub>, respectively. Figure 7 illustrates the distortion in the time domain for DCVC<sub>LP</sub> and DCVC<sub>LD</sub>. The active area for DCVC<sub>LP</sub> was 37.6% lower than that for DCVC<sub>LD</sub>.

Figure 7. Inputs and outputs waveforms for DCVC<sub>LD</sub> and DCVC<sub>LP</sub>.
Table 1. Sizing of PMOS and NMOS transistors.

| Label | Type | Width (µm) | Type | Width (µm) |
|-------|------|------------|------|------------|
| MP1   | P    | 0.7 × 10   | MP1  | 0.7 × 10   |
| MP2   | P    | 0.45 × 10  | MP2  | 0.45 × 10  |
| MP3   | P    | 5.3 × 10   | MP3  | 5.3 × 10   |
| MN1   | N    | 5.0 × 10   | MN1  | 5.0 × 10   |
| MN2   | N    | 1.0 × 10   | MN2  | 1.0 × 10   |
| MN3   | N    | 1.5 × 10   | MN3  | 1.5 × 10   |
| MN4   | N    | 2.0 × 10   | MN4  | 2.0 × 10   |
| MN5   | N    | 0.025 × 10 | MN5  | 0.025 × 10 |
| MP4   | P    | 1.5 × 2    | MP4  | 7.5 × 2    |
| MP5   | P    | 1.0 × 10   | MP5  | 1.2 × 10   |
| MN6   | N    | 2.0 × 0.25 | MN6  | 0.25 × 1   |
| MN7   | N    | 0.2 × 4    | MN7  | 0.25 × 1   |
| MN8   | N    | 2.5 × 10   | MN8  | 5.0 × 10   |
| MN9   | N    | 0.25 × 1   | MN9  | 2.5 × 1    |
| MN10  | N    | 3.5 × 7    | MN10 | 5.0 × 7    |
| MN11  | N    | 0.35 × 1   | MN11 | 0.35 × 1   |

*1: Active area = 16.90 µm²; *2: Active area = 23.19 µm². Vthn = 0.28 V, and Vthp = −0.2 V.

For distortion analysis, instead of a current stimulus, a 0.2 Vp input signal on node Y was considered. The voltages of the output nodes X and Z are shown in Figure 7. As indicated by the simulated outputs of DCVC<sub>LP</sub> in Figure 7, the distortion level increased with the input signal level. In contrast, DCVC<sub>LD</sub> presented a more linear output and it did not suffer distortion. The total harmonic distortions were calculated through simulation and they are illustrated in Figure 8. As shown, for the first ten harmonics of DCVC<sub>LD</sub>, the THD results were roughly five times lower than those of the DCVC<sub>LP</sub> solution.

![Figure 8. Post-layout THD comparison for DCVC<sub>LP</sub> and DCVC<sub>LD</sub>.](image)

The energy-delay product, as a figure-of-merit (FoM), was estimated in both circuits with an input signal of 1.1 GHz. Table 2 provides the FoMs for DCVC<sub>LP</sub>, DCVC<sub>LD</sub>, and DCVC<sub>LDm</sub>—the low-power consumption version of DCVD<sub>L</sub>, the low distortion version of DCVC<sub>L</sub>, and the fabricated DCVC, respectively. As shown, DCVC<sub>LD</sub> showed increased power consumption with improved signal integrity. The power consumption and delays of DCVC<sub>LDm</sub> were average values, in terms of the measurements of the non-encapsulated die of the transimpedance amplifier. For power consumption estimations, the worst case corner was used in the simulations. In this case, Table 2 illustrates that the EDP for DCVC<sub>LP</sub> was reduced by 44% compared to DCVC<sub>LD</sub>. However, as shown in Table 2, the measured power consumption of the implemented version of DCVC<sub>LD</sub>, referred to as DCVC<sub>LDm</sub>, increased by 2.2%.
Table 2. Power, energy, delay, and energy-delay-product (EDP) obtained using a signal input of 0.2 Vp @ 1.1 GHz.

| VC Approach | Power mW | Energy pJ | Delay ps | EDP pJ × ns |
|-------------|----------|-----------|----------|-------------|
| DCVC_{LP}   | 25.27    | 23        | 92       | 2.12        |
| DCVC_{LD}   | 54.12    | 49        | 77       | 3.76        |
| DCVC_{LDn}  | 55.3     | 50        | 79       | 3.95        |

3. Chip Implementation

The layout used for the DCVC is shown in Figure 9. Its core area was 10.85 × 13.10 µm² (H × W), that is, 142.13 µm². Additionally, in Table 1, column 6, under the column designated as DCVC_{LD}, details of the transistor sizes can be found. The total active area in this case was 23.19 µm².

Figure 9. Layout used for the DCVC circuit in 65 nm CMOS technology; (a) designed layout and (b) encapsulated die.

As mentioned previously, our proposed TIA based on VCII was fabricated using the 65 nm low-leakage and low-K CMOS technological process for mixed-signal systems. The transimpedance amplifier was placed on the front end of a particle detector including a digital signal processor. Resistors R1, R2, and Rx were connected at input pad X. Resistor Rz was connected at output pad Z. The layout of the transimpedance amplifier was connected to a binding pad of 47 µm × 72 µm (width × length). Figure 10b shows a die photograph of the fabricated chip and the chip wire-bonded to a ceramic package. The figure illustrates the layout integration of the TIA and bonding wire connections. Two microprobes were used to measure both the low-frequency response of the package pins to the input pads and the transimpedance gain.

Figure 10 shows a die photograph of the fabricated chip close to the analog input and output PAD area. The TIA was an analog block that was on the periphery, i.e., it was on the IO of the chip at 2.4 V (±1.2 V). The rest of the chip was used for digital signal processing at 1.0 V. Voltage for powering the TIA was supplied by dedicated Vdd and Vss pads. The total area of the input and output pads and the TIA was 82 µm × 105 µm (H × W).
4. Measurements and Comparison Results

Figure 11a shows the measurements of the scattering parameter $S_{21}$ for one representative sample of the non-encapsulated die (DIE), i.e., it excludes the detector capacitance $C_d$, the bonding wire inductance $L_b$, and the packaging capacitance $C_p$. The measured $S_{21}$ ranged from 16 dB @ 1 MHz to 12.8 dB @ 1.5 GHz and 13.8 dB at the bandwidth frequency of 1.1 GHz. The transimpedance measurements for the DIE are illustrated in Figure 11b. These were obtained for post-processing measurements of 12 samples of the DIE. As shown in Figure 11b, the transimpedance frequency response was tested from 1 MHz to 1.2 GHz using the network analyzer. The low-frequency transimpedance gain was greater than 50 dB and the $-3$ dB bandwidth was about 1.1 GHz. The simulation results and the experimental measurements of the transimpedance gain matched very well. Group delay was calculated based on phase measurements and simulations and, as shown, it remained constant up to approximately 100 MHz. Transimpedance gain measurements and group delay simulations were obtained for more than 2000 Monte Carlo runs, with parameter variations of two-sigma; variations of $\pm 1\%$ in voltage supply, as specified in the technology process for 2.5 V IO transistors; and temperature variations ranging from nominal to 125 °C.

Figure 11. Measured frequency response of DIE: (a) $S_{21}$ s-parameter, where magnitude and phase are colored in yellow and blue, respectively; and (b) transimpedance and group delay in blue and red, respectively.
Comparison with State of the Art

Finally, Table 3 compares the simulated (pre-layout) and measured performance of other implementations with that of our design, DCVC. For an input signal of 1.1 GHz, the measured power consumption was approximately 55.3 mW. DCVC was also driven with a square-wave digital signal, with a level between ±1 V, at 500 MHz, and the measured power consumption was close to 25 mW. Both bandwidth (BW) in GHz and transimpedance gain (G) in dBΩ were obtained from Figure 11b, using the average values at each frequency. The input-referred noise was obtained from Figure 5 using the average values. Area (A) is another performance criterion when the analog block is close to input/output pads, or even when it is integrated into an analog input-output pad. As shown in Table 3, depending on the performance, some approaches introduce advantages, and between some performance criteria there are tradeoffs. A common figure of merit (FoM) that combines performance in terms of G, BW, P and A is shown in the comparison. This FoM combines the tradeoffs (G × BW) and (P × A), and it represents the product G × BW, obtained per unit of area and power consumption. Therefore, higher G × BW and lower P × A correspond to a greater FoM. Another FoM for considering the tradeoff between performance and input-referred noise is FoM/N. The greater the FoM, and the lower the input-referred noise N, the higher the ratio of FoM/N, obviously.

Table 3. Comparison between circuit design approaches proposed in the literature.

| Design | [20] | [18] | [14] | [13] | Ours |
|--------|------|------|------|------|------|
| Year   | 2014 | 2016 | 2019 | 2020 | 2022 |
| Name   | RCG  | TSCG | VCII | VCII | DCVC |
| Technology | CMOS 130 nm | CMOS 180 nm | CMOS 180 nm | Discrete | CMOS 65 nm |
| Results *1 | Meas | Meas | Pre | Meas | Meas |
| Supply V | 1.2 | 1.8 | ±0.9 | ±5 | ±1.2 |
| Area (A) μm × μm | 540 × 410 | 1133 × 1283 | NA | NA | 105 × 82 |
| Power (P) mW | 0.34 | 48.6 | 0.179 | 200 | 55.3 |
| Bandwidth (BW) GHz | 0.01 | 1.75 | 0.169 | 0.106 | 1.1 |
| Gain (G) dBΩ | 100 | 83 | 60 | 42 | 52 |
| Noise (N) pA/Hz^1/2 | 2.7 | 2.4 | NA | 55 | 22 |
| FoM (G×BW)^1/2 P×A | 13.27 × 10^{-9} | 171.1 × 10^{-9} | NA | NA | 6.95 × 10^{-6} |
| FoM/N | NA | 71.29 × 10^{-9} | NA | NA | 315.9 × 10^{-9} |

NA: Not available. *1 Pre: Pre-layout. Meas: Measured.

5. Conclusions

In conclusion, a transimpedance amplifier based on a second-generation voltage conveyor topology, used as an interface for charge detection applications and a high-performance signal processing systems in ASIC, was successfully implemented and tested. A current buffer (CB) based on a regulated cascode topology was optimized for input-referred noise and product gain-bandwidth. Input-referred noise was analyzed with a detector capacitance C_d placed at the input of the CB and considering both the bonding wire L_b and packaging capacitances. The simulation and measurement results were in agreement, and they showed a noise capacitive peak which was diminished by the input inductance L_b.

The voltage buffer (VB) was designed for low distortion and power consumption, as well as functioning as an impedance adapter. The CB-VB set, i.e., the transimpedance amplifier (TIA) acting as a VCII, as well as its low distortion characteristics, demonstrate its usefulness as a linear voltage amplifier as well. The TIA was implemented in CMOS using a 65 nm logic and a mixed-mode technology process, together with a signal processor for charge detection applications, and its reduced area of 105 × 82 μm × μm represents an advantage in terms of its integration with an input–output analog pad. Based on the measurement results of 12 die samples, a 52 dB transimpedance gain and 1.1 GHz of bandwidth, together with 22 pA/√Hz of input-referred noise and 55.3 mW of power consumption, demonstrated
the success of the system integration. Comparisons with published results demonstrated an improvement in terms of the figure of merit of transimpedance gain × bandwidth per unit of area, power consumption, and noise.

**Author Contributions:** Conceptualization, J.C.G.-M.; methodology, J.C.G.-M., J.A.M.-N. and J.S.; formal analysis, J.C.G.-M., J.A.M.-N. and J.S.; investigation, J.C.G.-M.; data curation, J.C.G.-M., J.A.M.-N. and J.S.; writing—original draft preparation, J.C.G.-M.; writing—review and editing, J.C.G.-M., J.A.M.-N. and J.S.; supervision, J.A.M.-N. and J.S.; funding acquisition, J.A.M.-N. and J.S. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by Ministerio de Ciencia e Innovación de España—Agencia Estatal de Investigación grant number PID2020-117251RB-C21 in the framework of MOONLIGHT project.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

**Appendix A**

Figure 4 shows a simplified small-signal model of the preamplifier stage, the current-buffer of the TIA. The small-signal model includes the noise currents due to transistors $M_{N2}$ and $M_{N4}$, where $M_{N2}$ contributes as a series noise source and $M_{N4}$ as a parallel noise source. The set of Kirchhoff’s voltage equations from the small-signal model is as follows.

\[
\text{node 0 : } \frac{v_o}{R_L} + \frac{v_{o1}}{r_{dsN4}} + g_{mN4}v_{21} + i_{dnN4} + v_{02}sC_{gdN4} = 0. \quad (A1)
\]

\[
\text{node 1 : } i_i(S) + \frac{v_{o1}}{r_{dsN4}} + g_{mN4}v_{21} + i_{dnN4} + v_{21}s(C_{gdN2} + C_{gsN4}) + i_{gnN4} +
\]
\[+ v_{31}sC_{gsN2} - i_{gnN2} - \frac{v_{1}}{r_{dsN5}} = 0. \quad (A2)
\]

\[
\text{node 2 : } \frac{v_{2}}{r_{inP2}} + \frac{v_{23}}{r_{dsN2}} + g_{mN2}v_{13} + i_{dnN2} + v_{21}s(C_{gdN2} + C_{gsN4}) + i_{gnN4} -
\]
\[v_{02}sC_{gdN4} = 0. \quad (A3)
\]

\[
\text{node 3 : } g_{mN2}v_{13} + i_{dnN2} + \frac{v_{23}}{r_{dsN2}} + v_{13}sC_{gsN2} + i_{gnN2} - \frac{v_{3}}{r_{dsN3}} = 0. \quad (A4)
\]

**References**

1. Keiferer, D.Z.; Pierson, E.E.; Jarrold, M.F. Charge detection mass spectrometry: Weighing heavier things. *J. Anal.* 2017, 142, 1654–1671. [CrossRef]

2. Romanova, A.; Barzdenas, V. A Review of Modern CMOS Transimpedance Amplifiers for OTDR Applications. *Electronics* 2019, 8, 1073. [CrossRef]

3. Knoll, G.F. *Radiation Detection and Measurement*, 3rd ed.; Wiley: New York, NY, USA, 2000; Chapters 16 and 17.

4. Adachi, A.; Nishimura, A.; Yoshimuta, T.; Tanabe, K.; Okamura, S. A 128-channel CMOS charge readout ASIC for flat-panel X-ray detectors. *IEEE Trans. Nucl. Sci.* 2008, 55, 3673–3683. [CrossRef]

5. Fang, X.C.; Gao, W.; Hu-Guo, C.; Brasse, D.; Humbert, B.; Hu, Y. Development of a low-noise front-end readout chip integrated with a high-resolution small-animal PET. *IEEE Trans. Nucl. Sci.* 2011, 58, 370–377. [CrossRef]

6. Grybos, P.; Szczygiel, R. Pole-zero cancellation circuit with pulse pile-up tracking system for low noise charge-sensitive amplifiers. *IEEE Trans. Nucl. Sci.* 2008, 55, 583–590. [CrossRef]

7. Ratti, L.; Manghisoni, M.; Re, V.; Traversi, G. Design optimization of charge preamplifiers with CMOS processes in the 100 nm gate length regime. *IEEE Trans. Nucl. Sci.* 2009, 56, 235–242. [CrossRef]

8. Janmohamed, R.; Redman, G.; Tsui, Y.Y. Space charge effects in Faraday cup ion detectors. *IEEE Trans. Plasma Sci.* 2006, 34, 455–459. [CrossRef]
9. Rozsa, J.; Song, Y.; Webb, D.; Debaene, N.; Kerr, A.; Gustafson, E.L.; Caldwell, T.; Murray, H.V.; Austin, D.E.; Chiang, W.S.-H.W.; et al. Simulation and measurement of image charge detection with printed-circuit-board detector and differential amplifier. *Rev. Sci. Instrum.* 2020, 91, 455–459. [CrossRef] [PubMed]

10. Smith, K.C.; Sedra, A. The current conveyor-A new circuit building block. *IEEE Proc.* 1968, 56, 8. doi: 10.1109/PROC.1968.6591. [CrossRef]

11. Smith, K.C.; Sedra, A. A second-generation current conveyor and its applications. *IEEE Trans. Circuit Theory* 1970, 17, 1. [CrossRef]

12. Herencsar, N.; Koton, J.; Vrba, K.; Metin, B. Novel voltage conveyor with electronic tuning and its application to resistorless all-pass filter. In Proceedings of the Interational Conference on Telecommunications and Signal Processing (TSP 2011), Budapest, Hungary, 18–20 August 2011; pp. 265–268. [CrossRef]

13. Stornelli, V.; Pantoli, L.; Barile, G.; Leoni, A.; D’Amico, E. Silicon photomultiplier sensor interface based on a discrete second generation voltage conveyor. *Sensors* 2020, 20, 2042. [CrossRef] [PubMed]

14. Kumngern, M.; Torteanchai, U.; Khateb, F. CMOS class AB second generation voltage conveyor. In Proceedings of the 2019 IEEE International Circuits and Systems Symposium (ICSyS), Kuantan, Malaysia, 18–19 September 2019. [CrossRef]

15. Rani, P.; Pandey, R. Voltage conveyor based electronically tunable multifunction biquadratic filter. In Proceedings of the 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 27–28 February 2020; pp. 1110–1113. [CrossRef]

16. Barile, G.; Ferri, G.; Safari, L.; Stornelli, V. A new high drive class-AB FVF-based second generation voltage conveyor. *IEEE Trans. Circuits Syst. II Express Briefs* 2020, 67, 405–409. [CrossRef]

17. Ballo, A.; Grasso, A.D.; Pennisi, S.; Venezia, C. High-frequency low-current second-order bandpass active filter topology and its design in 28-nm FD-SOI CMOS. *J. Low Power Electron.* 2020, 10, 27. [CrossRef]

18. Kwon, I.; Kang, T.; Wells, B.T.; D’Aries, L.J.; Hammig, M.D. A High-Gain 1.75-GHz Dual-Inductor Transimpedance Amplifier With Gate Noise Suppression for Fast Radiation Detection. *IEEE Trans. Circuits Syst. II Express Briefs* 2016, 63, 356–360. [CrossRef]

19. Dorosz, P.; Baszczynk, M.; Kucewicz, W.; Mik, L. Low-Power Front-End ASIC for Silicon Photomultiplier. *IEEE Trans. Nucl. Sci.* 2018, 65, 1070–1078. [CrossRef]

20. De Medeiros Silva, M.; Oliveira, L.B. Regulated Common-Gate Transimpedance Amplifier Designed to Operate With a Silicon Photo-Multiplier at the Input. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2014, 61, 3. [CrossRef]