Transient Non-linear Thermal FEM Simulation of Smart Power Switches and Verification by Measurements

Vladimír Košel¹,², Roland Sleik¹, Michael Glavanovics¹

¹ KAI Kompetenzzentrum Automobil- und Industrieelektronik GmbH
Europastraße 8, Villach, 9524 Austria
² Slovak University of Technology in Bratislava,
Faculty of Electrical Engineering and Information Technology

Abstract—Thermal FEM (Finite Element Method) simulations can be used to predict the thermal behavior of power semiconductors in application. Most power semiconductors are made of silicon. Silicon thermal material properties are significantly temperature dependent. In this paper, validity of a common non-linear silicon material model is verified by transient non-linear thermal FEM simulations of Smart Power Switches and measurements. For verification, over-temperature protection behavior of Smart Power Switches is employed. This protection turns off the switch at a predefined temperature which is used as a temperature reference in the investigation. Power dissipation generated during a thermal overload event of two Smart Power devices is measured and used as an input stimulus to transient thermal FEM simulations. The duration time of the event together with the temperature reference is confronted with simulation results and thus the validity of the silicon model is proved. In addition, the impact of non-linear thermal properties of silicon on the thermal impedance of power semiconductors is shown.

I. INTRODUCTION

In automotive applications, Smart Power semiconductors are exposed to extraordinary thermal stress with average junction temperature reaching 150°C in normal operation and well beyond 200°C during fault conditions [1]. In addition, high speed periodic switching of inductive loads, such as fuel injector valves, causes additional power dissipation pulses, driving the peak junction temperature up to 200°C for millisecond time intervals, affecting the device’s reliability over its life time [2]–[5]. Accurate evaluation of electrical and thermal stresses is thus crucial to ensure reliable power switch operation within the specified safe operating area, given by maximum permissible voltage, current and junction temperature.

The pressure of cost reduction leads to shrinkage of chip area. In order to make smaller devices possible, new technologies that significantly reduce chip area while preserving the same electrical resistance and nominal current of the power switch are developed. The consequences are an increase of power density and higher thermal resistance of power devices. Taking these two factors into consideration, today’s power semiconductors are exposed to thermal stresses significantly higher than their predecessors. This can result in reduced lifetime and in extreme cases, thermal destruction of power devices.

In order to create robust design for power semiconductor devices, it is important to consider not only electrical, but also thermal aspects. This can be done during the product design phase by applying thermal FEM simulations. The computing power is nowadays sufficient to perform very accurate and complex FEM simulations within reasonable time.

Main inputs to a FEM simulator are geometrical data and material properties. Most materials used for production of power semiconductors change their thermal properties with temperature. The hotspot of a device is usually located in the silicon die. Others structures surrounding the die have much lower temperature. Therefore for many materials their temperature dependence can be neglected. For silicon the situation is much worse, first of all because the die is a region with highest temperate and secondly because thermal material properties of silicon are significantly temperature dependent. Unfortunately the temperature dependence is even going in an undesirable direction. Silicon thermal resistance and specific heat capacity increase with temperature. This causes a positive thermal feedback. The higher the temperature the higher the resistance and vice versa. Therefore the thermal material properties of silicon have to be carefully taken into account. Previous work has...
addressed this issue based on nonlinear, temperature dependent dynamic compact (i.e. RC-chain based) models along with measurements of thermal impedance [11].

In this paper the relevance of a non-linear silicon material model for transient thermal FEM simulations of power semiconductors is proved by an indirect method using both thermal FEM simulations and measurements. In addition the influence of the silicon thermal properties on thermal impedance of Smart Power Switches (SPS) is shown.

II. SIMULATION PRE-PROCESSING

A. Modeling of silicon thermal properties

The thermal properties of silicon are significantly dependent on temperature. Many investigations have been done on this subject [7]–[9]. The results vary depending on dimensions and manufacturing process of the silicon sample as well as on the measurement method. Comparing results of [6], [8] and [9], in general, one may expect that thin silicon layers have a different thermal conductivity than bulk crystalline silicon. Whether the thermal material model of bulk silicon is valid for power semiconductors with a die thickness of about 200 µm is investigated in this paper.

The bulk silicon thermal material properties can be described piecewise by empirical functions based on measurements presented in [10] and having e.g. the following form [6]:

\[
k(T) = \begin{cases} 
2.025 \cdot 10^6 \cdot T^{-1.675} & T < 273K \\
2.475 \cdot 10^5 \cdot T^{-1.13} & T > 273K 
\end{cases}
\]

\[
c_p(T) = \begin{cases} 
2.798 \cdot T - 27.96 & T < 273K \\
2.428 \cdot 10^5 \cdot T^{-0.195} & T > 273K 
\end{cases}
\]

where \( T \) is the temperature in K, \( k(T) \) in W/m K and \( c_p(T) \) in J/kg K represent the temperature dependent thermal conductance and specific heat capacity, respectively.

B. FEM modeling of Smart Power Switches

For our study, the FEM simulator FlexPDE is used [13]. Two Smart Power reference devices are modeled. Their three dimensional (3D) models are depicted in Fig. 1 and 2. In general a SPS product consists of one or more dies carrying one or several power switches covered with power metallization, die attach, heatsink (power package) or leadframe (plastic package) along with pins, bonding wires; all these elements are encapsulated in Epoxy molding compound.

| TABLE I |
| --- |
| MODELLLED PARTS OF BOTH DEVICES AND ASSIGNED MATERIALS |
| Device | Part | Material |
| #1, #2 | Die & epitaxial layer | Silicon |
| #1, #2 | Power metallization | Aluminum |
| #2 | Die attach - glue | CRM 1033B |
| #1 | Die attach - solder | PbSn2Ag2.5 |
| #2 | Leadframe | Copper |
| #1 | Heatsink | Copper |
| #1 | Molding compound | KMC 289 |
| #2 | Molding compound | KMC 165-8 |

The thermal properties of molding compound and die attach of both devices were obtained from the material manufacturers’ specifications. For heatsink, leadframe, bonding wires and power metallization, standard properties of copper and aluminum were used. Table I lists considered
sensor based on a over-temperature protection together with a temperature approach was used. The chosen SPS reference devices the temperature range from 20°C to 200°C, the following power in the switch causes a temperature rise inside the thermal shut down. During this event the dissipated threshold, the thermal protection responds by turning the sensor exceeds a predefined temperature shutdown sudden and excessive temperature rise. If the temperature at the switch, the dissipated power in the switch may cause a cutout located in the active area of the power transistor. In underneath the power metallization. FEM model and are set into the epitaxial layer immediately shapes form the regions containing thermal sources in the of a power transistor is extracted from the chip layout. These thickness of the epitaxial layer. The shape of the active area calculated by multiplication of the active area with the volume in the given power transistor. The active volume is ration of the total power dissipation to the active layer thermally active region. The power dissipation density which is an input parameter to the simulator is then calculated as a ration of the total power dissipation to the active layer volume in the given power transistor. The active volume is calculated by multiplication of the active area with the thickness of the epitaxial layer. The shape of the active area of a power transistor is extracted from the chip layout. These shapes form the regions containing thermal sources in the FEM model and are set into the epitaxial layer immediately underneath the power metallization.

III. NON-LINEAR THERMAL FEM SIMULATIONS

To verify the validity of the non-linear silicon model in the temperature range from 20°C to 200°C, the following approach was used. The chosen SPS reference devices incorporate a broad range of smart functions, including an over-temperature protection together with a temperature sensor based on a pn junction. The sensor is placed in a cutout located in the active area of the power transistor. In overload conditions, e.g. if a high current flows through the switch, the dissipated power in the switch may cause a sudden and excessive temperature rise. If the temperature at the sensor exceeds a predefined temperature shutdown threshold, the thermal protection responds by turning the switch off.

Let us assume a real overload event of an SPS leading to the thermal shut down. During this event the dissipated power in the switch causes a temperature rise inside the package. In certain time the temperature on the temperature sensor reaches the temperature shutdown threshold and the thermal protection turns the switch off. An overload event leading to thermal shutdown is a suitable scenario to verify the validity of the silicon material model. The following hypothesis is proposed: if the observed event is simulated based on measured shutdown time and power dissipation and if the proposed FEM model is valid, then the calculated sensor temperature at time of thermal shut down has to be equal to the measured temperature shutdown threshold.

A. Measurements on Smart Power Switches

As device suppliers usually only specify a minimum and maximum value of the temperature shutdown threshold $T_{\text{sh}}$, several measurements on the reference SPS devices were performed to determine its accurate value. The following explains the measurement methodology. The SPS device is driven in a regular operating condition with a small load current through the investigated channel to keep the dissipated power as small as possible. This avoids any significant local temperature rise on the temperature sensor and thus helps to minimize the measurement error. Next, the case temperature of the device is increased very slowly till the thermal shutdown occurs. This measurement procedure was repeated on several samples of both reference devices to verify reproducibility. The averaged results are listed in Table II.

| Product | Device #1 | Device #2 |
|---------|-----------|-----------|
| $T_{\text{sh}}$[°C] | 170.5 | 172.2 |

Thermal shut down can also be activated dynamically through a short circuit condition. Both reference SPS devices were switched on with a very low impedance load. The high current flowing through the switch and the corresponding voltage drop over the power transistor were recorded until thermal shutdown occurred. Power dissipation waveforms were then calculated from these time records (Fig. 3 and 4).

B. FEM simulations of thermal shutdown event

The goal of the FEM simulations is to determine the temperature on the temperature sensor under the short circuit conditions mentioned above. The measured waveforms of power dissipation are used as inputs to FEM simulations, for each device respectively.

The sensors have a rectangular shape with a length of about 84 µm and 250 µm for reference devices #1 and #2, respectively. The width of both sensors is much smaller than their length and therefore the sensors are considered as a line structure in the FEM model. However, the lengths of these sensors are not negligible compared to the dimensions of the power transistors on the die. Therefore certain temperature differences across the temperature sensor may be expected.
To determine the mean sensor temperature, three points, two at the sensor ends (points A, C) and one in the middle (point B) have been observed in the simulations. The point A is closest to the hot spot at the center of the power transistor. The simulation results of reference devices #1 and #2 are plotted in Fig. 3 and 4, respectively. The non-uniform temperature distribution over the sensor can be clearly seen. The mean temperature of the sensor has been calculated by discrete integration with Kepler’s rule. The calculated sensor temperatures at shutdown time are listed in Table III. The percentage deviations also listed in Table III are calculated between the mean values derived from FEM simulation and the measured temperature shutdown thresholds for every device respectively. The deviation between simulation and measurement is below 3% for both devices, which confirms the validity of the non-linear silicon model for the investigated temperature range.

### TABLE III

| Product | Point | A  | B  | C  | Average | Deviation % |
|---------|-------|----|----|----|---------|-------------|
| Device #1 | T[°C] | 175.2 | 167.6 | 163.2 | 168.1 | -1.3 |
| Device #2 | T[°C] | 174.4 | 174.6 | 188.0 | 176.7 | 2.6 |

**IV. INFLUENCE OF SILICON NON-LINEAR THERMAL PROPERTIES ON THERMAL IMPEDANCE**

Some thermal properties of power semiconductor products are usually specified in their datasheets. This information helps the electronic system designers to calculate the temperature of a device in their application. The most commonly specified parameter is the thermal resistance between the junction of a power transistor (switch) and its case, usually denoted as $R_{thJ-C}$. If operating conditions are known, the junction temperature rise $\Delta T_j$ in the device can be calculated from the mean dissipated power $P_{mean}$ with following formula

$$\Delta T_j = P_{mean} \cdot R_{thJ-C}.$$  \hspace{3cm} (3)

For general dynamic cases the so-called thermal impedance (i.e. the step response of the junction temperature when 1W of constant power is applied) is more interesting. Knowing this parameter, the temperature rise over time can be calculated for arbitrary power dissipation, e.g. a junction temperature rise of power transistor switching an incandescent lamp. For a constant power pulse, junction temperature rise is expressed as follows

$$\Delta T_j(t) = P_{pulse} \cdot Z_{th}(t).$$ \hspace{3cm} (4)

The reference device #1 was chosen to analyze the influence of the silicon non-linear thermal properties on thermal impedance. Transient non-linear thermal simulations at ambient temperature for different dissipated power were performed. Output of these simulations is the development of junction temperature distribution over time.
measurements of the temperature shutdown threshold and thermal shutdown show a very good match with static conditions for both devices. The simulated sensor temperatures at a stimulus to the transient non-linear thermal FEM simulations were acquired by measurements and used as a temperature reference. A short circuit event in overload protection was measured for both reference devices used. The temperature shutdown threshold of the thermal over-temperature protection function of SPS devices was chosen as a suitable scenario for FEM model verification. Approximately after 200 µs all three curves start to diverge. In the investigated power dissipation range the thermal resistance changes from 1.67 K/W to 2.11 K/W, which is equivalent to a 26 % increase due to the non-linear thermal properties of silicon.

The thermal impedance for every simulated case was calculated by (4), where \( \Delta T \) is here understood as the peak junction temperature. The results are plotted in Fig. 5. The maximum value of thermal impedance for large time corresponds to the static thermal resistance. Thermal resistances for different dissipated powers are listed in Table IV. The results show a drastic change of the thermal impedance depending upon the power dissipation. Approximately after 200 µs all three curves start to diverge. In the investigated power dissipation range the thermal resistance changes from 1.67 K/W to 2.11 K/W, which is equivalent to a 26 % increase due to the non-linear thermal properties of silicon.

\[
Z_{th} = \frac{1}{R_{thJ-C}}
\]

The validity of FEM models of Smart Power Switches based on non-linear silicon thermal properties was proved by measurements on two SPS reference devices along with corresponding FEM simulations. In this investigation the over-temperature protection function of SPS devices was used. The temperature shutdown threshold of the thermal overload protection was measured for both reference devices and used as a temperature reference. A short circuit event in the SPS devices leading to thermal shutdown was then chosen as a suitable scenario for FEM model verification. The waveforms of dissipated power under short circuit conditions were acquired by measurements and used as a stimulus to the transient non-linear thermal FEM simulations for both devices. The simulated sensor temperatures at thermal shutdown show a very good match with static measurements of the temperature shutdown threshold and thus confirm the validity of the non-linear thermal FEM model over a temperature range from 20°C to 200°C.

The influence of the non-linear silicon properties on thermal impedances for different dissipated powers is demonstrated on one reference device, again using non-linear thermal FEM simulations. The results show a significant increase of thermal impedance with power dissipation. To perform realistic thermal FEM simulations of power semiconductors, the non-linear thermal properties of silicon have thus to be taken into account.

**ACKNOWLEDGMENT**

The authors would like to thank H. Grünbacher from KAI GmbH. Our thanks go also to U. Fröhler, F. Riedl, B. Wang, D. Härle and Ch. Schreiber from Infineon Technologies and all others who have contributed to this work.

**REFERENCES**

[1] M. Glavanovics, H. Zitta, “Thermal Destruction Testing: an Indirect Approach to a Simple Dynamic Thermal Model of Smart Power Switches,” ESSECIRC 2001, Proc. p.236 ff.

[2] M. Glavanovics, T. Detzel, K. Weber, “Impact of Thermal Overload Operation on Wirebond and Metallization Reliability in Smart Power Devices,” ESSDERC 2004

[3] M. Bosc et al, “Reliability Characterization of LDMOS Transistors submitted to Multiple Energy Discharges,” ISPSD’2000 Proceedings, Cat.Nr.00CH37094C

[4] S. Russo et al, “Fast thermal fatigue on top metal layer of power devices,” Microelectronics Reliability 42 (2002), pp 1617-1622, Elsevier Science Ltd

[5] S. Gopalan et al, “Reliability of power transistors against application driven temperature swings,” Microelectronics Reliability (2002), Elsevier Science Ltd

[6] William D. Walker, William F. Weldon, “Thermal modeling and experimentation to determine maximum power capability of SCR’s and,” IEEE Trans. on power electronics, vol. 14 No 2, pp. 316–322, March 1999.

[7] W. S. Capinski and H. J. Maris, E. Bauser, I. Silier, M. Asen-Palmer, T. Ruf, M. Cardona and E. Gmelin, “Thermal conductivity of isotopically enriched Si,” Appl. Phys. Letters, Vol. 71, p. 2109, (1997)

[8] A. D. McConell, S. Uma, and K.E. Goodson, “Thermal conductivity of doped polysilicon layers,” Journal of Microelectromechanical Systems; 10 (3): 360-369, September 2001

[9] S. Uma, A.D. McConnell, M. Asheghi, K. Karabayashi, and K. E. Goodson, “Temperature-dependent thermal conductivity of undoped polycrystalline silicon layers,” International Journal of Thermophysics, vol. 22, No. 2, 2001

[10] Y. S. Touloukian, R. W. Powell, C. Y. Ho, and P. G. Klemens, “Thermal conductivity of metallic elements and alloys,” vol. 1, Thermophysical Properties of Matter. New York: IFI/Plenum, 1970, pp. 326-339.

[11] M. Rencz and V. Szekely, “Studies on the nonlinearity effects in dynamic compact model generation of packages,” IEEE Transactions on Components and Packaging Technologies, vol. 27, pp. 124-130, 2004.

[12] W. S. Capinski and H. J. Maris, E. Bauser, I. Silier, M. Asen-Palmer, T. Ruf, M. Cardona and E. Gmelin, “Thermal conductivity of isotopically enriched Si,” Appl. Phys. Letters, Vol. 71, p. 2109, (1997)

[13] FlexPDE User Guide Version 4, Jan. 2004, Available: http://www.flexpde.com

**TABLE IV**

| Power [W] | 1  | 50 | 100 |
|-----------|----|----|-----|
| \( R_{thJ-C} [K/W] \) | 1.67 | 1.87 | 2.11 |

**Fig. 5.** Thermal impedance of device #1 for different power dissipation