Synthesis of Vertical Carbon Nanotube Interconnect Structures Using CMOS-Compatible Catalysts

Zichao Ma 1, Shaolin Zhou 1,2,*, Changjian Zhou 1,2, Ying Xiao 1, Suwen Li 1 and Mansun Chan 1

1 Dept. Electronic & Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, China; zmamaa@connect.ust.hk (Z.M.); zhoucj86@gmail.com (C.Z.); yxiaoaal@connect.ust.hk (Y.X.); suwen.li@connect.ust.hk (S.L.); mchan@ust.hk (M.C.)
2 School of Microelectronics, South China University of Technology, Guangzhou 510640, China
* Correspondence: eeslzzhou@scut.edu.cn

Received: 18 August 2020; Accepted: 11 September 2020; Published: 25 September 2020

Abstract: Synthesis of the vertically aligned carbon nanotubes (CNTs) using complementary metal-oxide-semiconductor (CMOS)-compatible methods is essential to integrate the CNT contact and interconnect to nanoscale devices and ultra-dense integrated nanoelectronics. However, the synthesis of high-density CNT array at low-temperature remains a challenging task. The advances in the low-temperature synthesis of high-density vertical CNT structures using CMOS-compatible methods are reviewed. Primarily, recent works on theoretical simulations and experimental characterizations of CNT growth emphasized the critical roles of catalyst design in reducing synthesis temperature and increasing CNT density. In particular, the approach of using multilayer catalyst film to generate the alloyed catalyst nanoparticle was found competent to improve the active catalyst nanoparticle formation and reduce the CNT growth temperature. With the multilayer catalyst, CNT arrays were directly grown on metals, oxides, and 2D materials. Moreover, the relations among the catalyst film thickness, CNT diameter, and wall number were surveyed, which provided potential strategies to control the tube density and the wall density of synthesized CNT array.

Keywords: carbon nanotube; CMOS-compatible; catalyst design; interconnect

1. Introduction

Vertically aligned carbon nanotubes (CNTs), which show high conductivity, high thermal stability, and high-mechanical strength [1–3], have been intensively studied and employed as the electrodes and interconnects for advanced interconnect applications [4–8]. As a single CNT can provide a high current density close to $10^9$ A/cm$^2$ [5], the CNT array with a wall density more than $10^{13}$ cm$^{-2}$ has been considered as the ideal material for the via interconnect to overcome the electromigration challenges in current complementary metal-oxide-semiconductor (CMOS) technology [9–12]. As shown in Figure 1, besides the via interconnect applications, the vertically aligned CNT interconnect structure was proposed as a vital component in all-carbon interconnects and low-dimensional (low-D) electronics [13]. The highly ordered CNT array also serves the ideal template to fabricate low-$\kappa$ dielectrics with quasi-periodic and porous features. By using the process of CNT array templating [14], dielectric layers with a recorded low value of 1.75 were achieved [15]. By concentrating the current and electric field in the wall of the CNT with a nanometer-level diameter, the CNT electrode showed the potential to reduce the operation voltage, improve the device stability and enable ultra-dense integration of memristors [16–18].
With the updated knowledge of state-of-art technology of CNT synthesis using CMOS-compatible methods, this paper is devised into three parts. The first part addressed the synthesis of high-density CNT array, which is essential to the CNT interconnect technology. The second part summarized the strategies to reduce the synthesis temperature, which have a similar idea of lowering the activation energy of CNT growth. Finally, a few reports on the synthesis of CNT on 2D materials are reviewed.

Applying the CNT-template interconnect structure on a chip requires the CNT array grown on metallic and insulating substrates, making the direct synthesis of the vertically aligned CNT array using a CMOS compatible procedure becomes essential. As a promising candidate for interconnect applications, CNT array grown with high tube density, high wall density, and high lattice integrity is desirable to fabricate the low-resistivity conduction lines [19,20]. Therefore, methods to control the density and the diameter of the synthesized CNT array are indispensable for the CNT-based interconnect technology. To minimize the effect of the thermal fluctuation on the active region and dielectric layers, the process to synthesize CNT interconnect needs to be conducted at temperatures below 450 °C [19,20].

In the CMOS-compatible regime, chemical-vapor-deposition (CVD) is a popular method to grow CNT using the metal catalysts that can be deposited and removed without contamination using standard CMOS processes. Commonly used CMOS-compatible catalysts include nickel (Ni), cobalt (Co), copper (Cu), aluminum (Al), and titanium (Ti). However, the popular iron (Fe) catalyst causes contamination to the CMOS fabrication process, which is not a choice to synthesis the CNT interconnect structures using CMOS applications. Recent works reported and revealed that CNT array can be reliably synthesized with high-density on metallic and insulating substrates, using the metal catalyst of nickel or cobalt [21–24]. Other works also explored approaches to reduce the CNT growth temperature while maintaining a high array density [25–29]. It turns out that the catalyst design has played a vital role in CNT synthesis. At the same time, the carbon gas-precursor, the substrate underneath, and the process condition are also essential factors that affect the CNT growth. Moreover, the integration of CNT interconnects to atomic-level thin 2D materials were also reported [30–32].

With the updated knowledge of state-of-art technology of CNT synthesis using CMOS-compatible methods, this paper is devised into three parts. The first part addressed the synthesis of high-density CNT array, which is essential to the CNT interconnect technology. The second part summarized the strategies to reduce the synthesis temperature, which have a similar idea of lowering the activation energy of CNT growth. Finally, a few reports on the synthesis of CNT on 2D materials are reviewed.
2. Synthesis of High-Density CNT Array

In principle, the CNT array with high density is essential to reduce the resistance for the interconnect applications. For the interconnect technology that aims to exceed the performance of the existing Cu interconnect, Awano et al. [19] pointed out the required minimum wall density of $10^{13}$ cm$^{-2}$. Moreover, the vertical CNT array synthesized with high-density has additional advantages in that the self-organized nanotubes bundles are grown to be perpendicular to the substrate [33]. Compared to the CNT array with a low density, the self-organized high-density CNT array demonstrates less deformation, buckling, and defects.

Overall, the generation of catalyst nanoparticles with high density is the preliminary step for high-density CNTs synthesis. However, diffusion of the metal catalyst into the substrate is a common problem that hinders the formation of uniform catalyst nanoparticles [34,35], which results in sparse CNT growth. Many works that used Co or Ni catalyst films for CNT synthesis had reported similar problems [27,29,36]. As a result, forming a diffusion barrier to the catalyst film turns out to be a feasible solution. Elemental metals that are d-orbital vacancies-rich, such as Al, Mo, and Ti [27,29,32,36], were popular choices of diffusion barrier by adding an atomic-layer thin film in between the catalyst and the substrate. Sugime et al. [27] simply added an Al film with a thickness of 5 Å in between the catalyst film and the substrate and found out that the diffusion of Co catalyst was prevented. Herein, catalyst nanoparticles with an areal density of $6-8 \times 10^{11}$ cm$^{-2}$ were found to be effectively generated by thermal annealing. The critical mechanism that improved catalyst nanoparticle formation was interpreted as the alloy formation between the Al layer and the substrate.

Meanwhile, the Al layer is prone to form an alloy with the catalyst particles as well, and the thickness of the Al layer that determined the atomic ratio of Al in the formed catalyst nanoparticles significantly affects the CNT growth. Sugime et al. [27] found out that by using an Al film of 2.5 Å below the Co catalyst film, the growth rate of the CNT array became much smaller than that using a 5 Å Al film. On the contrary, with a 1 nm Al film grown underneath the Co catalyst, the CNT growth was substantially hindered, resulting in sparse density and distorted morphology. Similar effects of deposition of metal layers together with catalyst film were observed in [29,36].

Zhong et al. [26] proposed a theoretical limit of CNT array density with an average nanotube diameter. As shown in Figure 2, the highest tube-density is achieved in the close-pack scheme, which requires the CNTs to be close contact with the adjacent tubes in an array. Achieving the close-packed CNT array is unrealistic since the de-wetting of catalyst nanoparticle generates innate spaces between the nanoparticles. Therefore, the proposed de-wetting limit [26], as shown in Figure 2, is more instructive to benchmark the density of CNT array according to their average tube diameter. However, as the de-wetting of the catalyst nanoparticle depends on the metal element, substrate, and chamber condition, the curve of the de-wetting limit can vary for different CNT growth processes.

However, due to the complexity of catalyst nanoparticle de-wetting, it is very challenging to predict the de-wetting limit in theory for CNT growth using a specific metal catalyst on arbitrary substrates. Some works reported CNT density exceeding the proposed de-wetting limit [37–39]. Notably, in Figure 2, Na et al. [39] had synthesized CNT array with a nanotube density of $1.5 \times 10^{12}$ cm$^{-2}$ and an average nanotube diameter of 10 nm, which readily exceeded the de-wetting limit proposed in [26].

However, it is also seen that the synthesis of CNT array with tube density exceed $10^{13}$ cm$^{-2}$ is challenging, which is particularly true when using a CMOS-compatible catalyst. While on the other hand, most of the reported CNT with a tube diameter of several nanometers to a few tens of nanometers had a multiwall structure. The multiwall structure of the synthesized CNT provides a chance for the CNT array to satisfy the wall-density requirement of interconnect applications. The relationship between the CNT diameter and wall number were surveyed. Figure 3 summarizes the linear relations between tube diameters and wall numbers reported in previous literature [27,29]. The linear relation is highlighted by the blue fitting line, which shows a slope larger than 1, and it is intercepted to the x-axis due to the hollow inner shells that usually have diameters around 3 nm. The line with a slope of 2.86 revealed the relation between CNT wall number and tube diameter when the CNT walls were
arranged with a graphite structure, where the carbon layer has a thickness of 3.5 Å. The gentler slope of the fitting curve suggested a sparse package of carbon walls in the multiwall CNTs. Even though the fitting of experimental data already indicated the possible synthesis of multiwall CNT array with wall density around $10^{13}$ cm$^{-2}$, the effect of the metal catalyst and the substrate on determining the relation between the wall number of the CNT and tube diameter was not systematically investigated.

![Figure 2](image1.png)

**Figure 2.** The close-pack limit and de-wetting limit are replotted using the equations in [26]. The experiment results of high-density CNT array and the average CNT diameter. Data points are obtained from [29,36–39]. The catalyst and substrate are marked as catalyst/substrate.

![Figure 3](image2.png)

**Figure 3.** The relation between the average CNT diameter and the average wall number, data points are obtained from [27,29]. The catalyst and substrate are marked as catalyst/substrate.
The thickness of the catalyst film was found to determine the average nanotube diameter. Interestingly, characterizations showed that the CNT density follows a linear relationship with the thickness of catalyst film as well, and the slope of the linear relation can be modified by the CNT synthesis process [40,41]. As shown in Figure 4, the linear relation between the catalyst film thickness and the average CNT diameter was determined according to results reported in the literature [27,29,42]. The catalyst element, substrate support, and the process conditions clearly showed a significant effect on that relationship, which indicated the randomness of the catalyst nanoparticle formation, as each CNT is individually grown in one single catalyst nanoparticle. Systematic experiments are still necessary to uncover the relations among CNT density, catalyst nanoparticle density, catalyst film thickness, substrate material, and process condition. Bedewy et al. [43] characterized the de-wetting process of nanoparticle formation upon heating by the in-situ transmission electron microscope, which showed that the catalyst nanoparticles are formed within a few seconds. Therefore, the short-term process variation at the initial annealing step has an essential effect on the uniformity of the catalyst nanoparticle formation and, consequently, the morphology of the synthesized CNT array.

![Figure 4](image_url)

**Figure 4.** Catalyst film thickness dependent average CNT diameter. Data points are obtained from [27,29,42]. The catalyst and substrate are noted in catalyst/substrate.

The issue of partial activation of catalyst nanoparticle that leads to reduced CNT density was also widely observed. Na et al. [39] characterized the catalyst nanoparticles with an area density of $2.8 \times 10^{12}$ cm$^{-2}$, while the synthesized CNT array showed a density of $1.5 \times 10^{12}$ cm$^{-2}$, which indicated that only half of the generated catalyst nanoparticles were activated to facilitate the CNT growth. As generating a catalyst nanoparticle with a high area density is already a challenge, increasing the ratio of active catalyst nanoparticle is particularly important to synthesize CNT array with a density of $10^{12}$ to $10^{13}$ cm$^{-2}$. To seek clues on improving the ratio of active catalyst nanoparticles, Aguiar-Hualde et al. [44] simulated the process of CNT growth with Ni catalyst nanoparticle by molecular dynamics method and interpreted the whole CNT growth process as a de-wetting process. They found that the charge polarity of catalyst nanoparticle had a substantial effect on the catalytic activity. Specifically, positively charged Ni nanoparticle was found prone to be deactivated by carbon network encapsulation [44], which was due to the low carbon solubility that allowed only a low carbon fraction in the nanoparticle. As a result, the Ni$^+$ nanoparticle tended to adhere to the carbon network with a small contact angle and eventually be encapsulated by carbon networks.
To avoid the catalyst deactivation, the alloyed Ni catalyst, in which the Ni atom was negatively charged, was also suggested [44]. By adding a few atomic layers of Mo to the Co catalyst film, Sugime et al. [29] reported that the ratio of active Co catalyst nanoparticles was increased to 80%. In contrast, the pure Co film only generated 35% active catalyst nanoparticles. On the other hand, adding a trace amount of water vapor to the CNT growth process was demonstrated to prolong the active lifetime of the catalyst, which improves the uniformity of the synthesized CNT array [45,46]. The mechanism of removing the carbon coating around the catalyst nanoparticles [47,48] is an enlightening strategy for increasing the ratio of active catalyst nanoparticle as well. Recently, Dee et al. [49] proposed to pretreat the catalyst nanoparticles with trace exposures of carbon during the initial stage of annealing of the catalyst film. By optimizing the duration of carbon exposure, they achieved 8 times higher CNT density relative to a reference growth process condition. Moreover, Wu et al. [50] and Zhou et al. [51] reported the catalyst nanoparticles deactivated in one cycle of CNT synthesis could be reactivated in another growth cycle. Through synthesizing CNTs in three growth cycles, the density CNT array was increased by four times [51].

The record-high density of CNT array that was synthesized in the CMOS-compatible process was reported by Na et al. [39] as $1.5 \times 10^{12}$ cm$^{-2}$. The CNT array was synthesized using Ni catalyst with a nominal film thickness of 0.6 nm on SiO$_2$ substrate. To prevent the thin Ni film diffusion into the SiO$_2$ substrate, a 5 nm TiN film was inserted as the barrier layer. Moreover, Na et al. pointed out the importance of using catalyst metal film with fine grain size to synthesize the high-density CNT array.

3. Low-Temperature Synthesis of CNT Array

As shown in Figure 5, the growth rate of CNT to the process temperature was described by the Arrhenius plot. The growth rate of CNT decreases exponentially with $1/T$, where $T$ is the absolute temperature. The activation energy of CNT growth determines the slope of the line. The slower growth rate often indicates the lower catalyst activity of the catalyst nanoparticle, which can lead to more deactivation of the catalyst nanoparticle and result in worse CNT growth. Therefore, high temperature is usually necessary to guarantee CNT growth with a fast growth rate of 10 to 100 nm per minute. To synthesis CNTs at low temperatures, reducing the activation energy of CNT growth is essential. Hofmann et al. [52] demonstrated the efficacy of activation energy reduction using the plasma-enhanced chemical vapor deposition method, which is now a popular method to grow CNT array at low temperatures. Moreover, they concluded that the limiting mechanism in plasma-enhanced CNT synthesis was the carbon diffusion on the surface of catalyst nanoparticle, which indicates that catalyst design is the key to grow CNT at low temperatures.

Enhancing the low-temperature activity of the catalyst by using multilayer metal thin films to form the catalyst nanoparticle is a popular approach. Synthesis of vertically aligned CNT array with tube-density from $10^{11}$ to $10^{12}$ cm$^{-2}$ at process temperatures of 400 to 450 °C was intensively reported [27,28]. While only a few works achieved the synthesis of CNT at 350 °C using CMOS-compatible methods. Vollebregt et al. [49] reported the synthesis of vertically aligned CNT array at 350 °C using the Co-Al alloy catalyst. At 350 °C, the CNT array synthesized with Co-Al catalyst showed a tube density of $5 \times 10^{10}$ cm$^{-2}$. Compared to the CNT synthesis using pure Co catalyst, the author found that CNT synthesized with Co-Al catalyst showed a faster growth rate and better vertical alignment. In the Arrhenius plot, the Co-Al catalyst showed lower activation energy (0.4 eV) than that of the pure Co catalyst (0.43 eV).
The CNT array was synthesized at 350 °C. Therefore, a method to reduce the activation energy of CNT growth but not to generate energetic and destructive particles is highly desirable. Ahmed [54] proposed a photothermal CVD method to synthesize CNT with high crystallinity at low temperatures. In this method, an array of optical lamps was arranged inside the chamber to reduce the activation energy via photon energy. The CNT array with the areal density of 10^10–10^11 cm^-2 was grown at 350 to 440 °C, with the D-band to G-band intensity ratio characterized by Raman spectroscopy to be as low as 0.13 [54].

Similarly, Li et al. [36] adopted the Ni/Al/Ni tri-layer architecture to form the Ni-Al alloy catalysts. The CNT array was synthesized at 350 °C with a tube density of 2 × 10^10 cm^-2 and a growth rate of 75 nm/s. In contrast, the CNT synthesized with pure Ni catalyst at 350 °C only showed a lower tube density of 5.9 × 10^9 cm^-2 and a slower growth rate of 33 nm/s. Xiao et al. [15] reported the synthesis of CNT array using plasma-enhanced chemical vapor deposition (PECVD) and the CMOS-compatible metal catalyst at a lower temperature of 340 °C. The vertical CNT array was synthesized on the ZrO_2 substrate even at a higher temperature of 450 °C [14]. Moreover, Ahmed et al. [50] even reported that the thickness of the metal substrate determines the morphology, average tube diameter, and tube density of synthesized CNT array. The comparative experiments suggested that the substrate type exerts a significant effect on the catalytic activity of the Ni-Al-Ni catalyst [14]. Xiao et al. found that the Ni-Al-Ni failed to facilitate CNT synthesis on SiO_2 substrate or Al_2O_3 substrate even at a higher temperature of 450 °C [14]. Moreover, Ahmed et al. [50] even reported that the thickness of the metal substrate determines the morphology, average tube diameter, and tube density of synthesized CNT array. The comparative experiments suggested that the substrate type exerts a significant effect on the catalytic activity of the Ni-Al-Ni catalyst [14].

Preserving the lattice quality of the CNTs when synthesized at low temperatures is also highly demanded for the interconnect application. The lattice quality of CNT can be implied by the intensities of the D-band signal and G-band signal in the Raman spectrum. The reported CNTs that synthesized below 450 °C show an I_D/I_G of 0.8–1.2, the large value of I_D/I_G indicates a high density of defects formed in the CNT. The high defect density in CNTs can be caused by the plasma particles in the synthesis process [14,28,53]. Therefore, a method to reduce the activation energy of CNT growth but not to generate energetic and destructive particles is highly desirable. Ahmed [54] proposed a photothermal CVD method to synthesize CNT with high crystallinity at low temperatures. In this method, an array of optical lamps was arranged inside the chamber to reduce the activation energy via photon energy. The CNT array with areal density of 10^10–10^11 cm^-2 was grown at 350 to 440 °C, with the D-band to G-band intensity ratio characterized by Raman spectroscopy to be as low as 0.13 [54].
4. Direct Growth of CNT on 2D Materials Substrates

Synthesis of CNTs on graphene is of particular interest for the all-carbon interconnect technology and all-carbon electronics [13,19]. By embedding the vertically aligned CNT into horizontal graphene and other 2D-material based electronic devices, the planar low-dimensional electronics can be integrated into a three-dimensional hierarchy. In this section, recent works on the synthesis and characterizations of vertical CNT array on 2D materials are summarized.

Nickel has been the popular choice to synthesize CNT–graphene interconnects structure. As illustrated in Figure 6a, the high solubility to carbon and the low temperature required to form the carbide alloy makes Ni a unique catalyst to synthesize the CNT interconnect on graphene with low contact resistance [55,56]. Ryu et al. [30] reported the direct synthesis of vertically aligned CNT array on the graphite substrate. In this work, a 60 nm thick Ni film was formed to generate catalyst particles at 600 °C by the agglomeration mechanism. Then the CNTs were grown at 700 °C in the PECVD process using C₂H₂ as the carbon precursor. Their characterizations showed that the Ni catalysts particles were sparsely formed on the Ni film, and most of the catalyst particles have diameters of 100–170 nm. As a result, the large-sized catalyst particle results in the large CNT diameters around 100 nm. The sparse growth of CNT also degraded the vertical alignment during the synthesis.

Zhou et al. [31] reported the synthesis of highly aligned vertical CNT array on a few layers of graphene on top of the SiO₂ substrate. By reducing the Ni catalyst film to 1 to 2 nm, high-density
CNT array was synthesized using the \( \text{C}_2\text{H}_2 \) precursor at 700 °C. An SEM image of the CNT array synthesized on the graphene/SiO\(_2\) substrate is shown in Figure 6b. One step forward, using the direct synthesis method, Jiang et al. [13] reported integration of the CNT via interconnect with the lateral graphene metal line in the double layer interconnect structure. The CNT via was grown on such few-layer graphene using \( \text{C}_2\text{H}_2 \) precursor in the PECVD process. The catalyst nanoparticles were formed with the 5 nm Ni film, which provided the CNT array with an average diameter of 40 nm.

However, synthesis of the vertical CNT interconnects on 2D semiconductor materials are seldom reported. Ma et al. [32] reported the direct synthesis of CNT array on multilayer MoS\(_2\) films, which were transferred onto the SiO\(_2\) substrate using mechanical exfoliation. Using a multilayer Ni/Ti (3/1 nm) catalyst, multiwall CNTs were successfully grown on MoS\(_2\) at 550 °C. An SEM image of the CNT array synthesized on the MoS\(_2)/\text{SiO}_2\) substrate is shown in Figure 6c. In contrast, the 3 nm thick pure Ni catalyst film failed to facilitate CNT growth on MoS\(_2\) due to Ni diffusion into the MoS\(_2\) layer. Ti was found to form an alloy with MoS\(_2\) [57], as to serve as the diffusion barrier to facilitate the Ni catalyst nanoparticle formation. The density of CNT synthesized on MoS\(_2\) was estimated as \(10^{10}\) cm\(^{-2}\), which was obtained by counting the number of de-wetted catalyst nanoparticles in a 1 \(\mu\)m\(^2\) area. Moreover, the intensity ratio \(I_D/I_G<1\) of the CNT synthesized on MoS\(_2\), shown in the Raman spectrum in Figure 6d, indicated normal lattice integrity of the CNT synthesized by the PECVD method.

5. Summary

Table 1 summarized the reported high-density CNT array that synthesized using low temperature CMOS-compatible processes with process conditions listed for easy comparison. The reviewed experimental and theoretical works indicated that catalyst design and catalyst nanoparticle formation are critical in CNT growth. The thickness of the catalyst film assumes linear variation along with the average tube diameter and average wall number of the synthesized CNT array. A thin catalyst film turns out to be advantageous to synthesize high-density CNT array with small tube diameters. However, for the interconnect technology requiring a high wall-density, synthesis of multiwall CNTs with a large diameter can be preferred due to the small void ratio, which is caused by the hollow inner shell of the CNTs. The process of catalyst nanoparticle de-wetting process was found to be strongly affected by the composition of catalyst metal, the substrate, and the chamber environment. Particularly, diffusion of catalyst metal into the substrate unexpectedly degrades the nanoparticle density and morphology, which thus poses a challenge for in the growth of high-density and vertically aligned CNT array. Adding a few atomic layers of Al to the catalyst film and exposing to a trace of carbon improved the catalytic activity of the nanoparticles. Moreover, the alloyed catalyst nanoparticles generated using multilayer catalyst design showed additional advantages in reducing the process temperature by decreasing the activation energy of CNT growth.

Table 1. Characteristics of CNT array and synthesis conditions.

| Ref | Catalyst/nm | Temp. | Precursor | Substrate | 1D/1G | \(N_{\text{wall}}\) (cm\(^{-2}\)) | \(N_{\text{tube}}\) (cm\(^{-2}\)) |
|-----|-------------|-------|-----------|-----------|------|------------------|------------------|
| [14] | Ni-Al-Ni/1-0-5-1 | 340 °C | \text{CH}_4 | \text{ZrO}_2 | 0.85 | / | \(1 \times 10^{10}\) |
| [14] | Ni-Al-Ni/1-0-5-1 | 450 °C | \text{CH}_4 | \text{ZrO}_2 | 0.81 | / | \(5 \times 10^{11}\) |
| Ni/2 | 450 °C | \text{CH}_4 | \text{ZrO}_2 | / | / | \(1 \times 10^{11}\) |
| [27] | Co-Al-Mo/2.5-0-5-5 | 450 °C | \text{C}_2\text{H}_2 | \text{Cu} | 0.9 | \(4.1 \times 10^{12}\) | \(1.3 \times 10^{11}\) |
| [29] | Co-Mo/2.5-0-8 | 450 °C | \text{C}_2\text{H}_2 | \text{Ti/Cu} | 1 | \(7.8 \times 10^{12}\) | \(5.5 \times 10^{11}\) |
| | Co-Mo/2.5-0-3 | 450 °C | \text{C}_2\text{H}_2 | \text{Ti/Cu} | 0.9 | \(4.8 \times 10^{12}\) | \(5.6 \times 10^{11}\) |
| Co/2.5 | 450 °C | \text{C}_2\text{H}_2 | \text{Ti/Cu} | 0.8 | \(2.4 \times 10^{12}\) | \(2.7 \times 10^{11}\) |
Author Contributions: Z.M. and S.Z. devised the paper structure and wrote the paper; C.Z., Y.X., S.L. and M.C. provided the figures and original data for reprint and suggestions in refining the paper. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the Guangdong Basic and Applied Basic Research Foundation under grant number GDSTI19EG20, from the Opening Project of the State Key Laboratory of Optical Technologies on Nano-Fabrication and Micro-Engineering, Institute of Optoelectronics, Chinese Academy of Sciences, and also with support from the International Science & Technology Cooperation Program of Guangdong Province (2019A050510011).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Lekawa-Raus, A.; Patmore, J.; Kurzepa, L.; Bulmer, J.; Koziol, K. Electrical Properties of Carbon Nanotube Based Fibers and Their Future Use in Electrical Wiring. Adv. Funct. Mater. 2014, 24, 3661–3682. [CrossRef]
2. Mintmire, J.W.; White, C.T. Electronic and structural properties of carbon nanotubes. Carbon 1995, 33, 893–902. [CrossRef]
3. Ruoff, R.S.; Lorents, D.C. Mechanical and thermal properties of carbon nanotubes. Carbon 1995, 33, 925–930. [CrossRef]
4. Ahn, E.C.; Wong, H.S.P.; Pop, E. Carbon nanomaterials for non-volatile memories. Nat. Rev. Mater. 2018, 3, 18009. [CrossRef]
5. Yao, Z.; Kane, C.L.; Dekker, C. High-Field Electrical Transport in Single-Wall Carbon Nanotubes. Phys. Rev. Lett. 2000, 84, 2941. [CrossRef]
6. Naeemi, A.; Sarvari, R.; Meindl, J.D. Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI). IEEE Electron Device Lett. 2005, 26, 84–86. [CrossRef]
7. Close, G.F.; Yasuda, S.; Paul, B.; Fujita, S.; Wong, H.S.P. A 1 GHz Integrated Circuit with Carbon Nanotube Interconnects and Silicon Transistors. Nano Lett. 2008, 8, 706–709. [CrossRef]
8. Park, Y.G.; Min, H.; Kim, H.; Zhexembekova, A.; Lee, C.Y.; Park, J.U. Three-Dimensional, High-Resolution Printing of Carbon Nanotube/Liquid Metal Composites with Mechanical and Electrical Reinforcement. Nano Lett. 2019, 19, 4866–4872. [CrossRef]
9. Todri-Sanial, A.; Ramos, R.; Okuno, H.; Dijon, J.; Dhavaman, A.; Wislicenus, M.; Lilienthal, K.; Uhlig, B.; Sadi, T.; Georigev, V.P.; et al. A Survey of Carbon Nanotube Interconnects for Energy Efficient Integrated Circuits. IEEE Circuits Syst. Mag. 2017, 17, 47–62. [CrossRef]
10. Robertson, J.; Zhong, G.; Hofmann, S.; Bayer, B.C.; Esconjauregui, C.S.; Telg, H.; Thomsen, C. Use of carbon nanotubes for VLSI interconnects. Diam. Relat. Mater. 2009, 18, 957–962. [CrossRef]
11. Wei, B.Q.; Vajtai, R.; Ajayan, P.M. Reliability and current carrying capacity of carbon nanotubes. Appl. Phys. Lett. 2001, 79, 1172. [CrossRef]
12. Dijon, J.; Fournier, A.; Szkutnik, P.D.; Okuno, H.; Jayet, C.; Fayolle, M. Carbon nanotubes for interconnects in future integrated circuits: The challenge of the density. Diam. Relat. Mater. 2010, 19, 382–388. [CrossRef]
13. Jiang, J.; Kang, J.; Chu, J.H.; Banerjee, K. All-carbon interconnect scheme integrating graphene-wires and carbon-nanotube-vias. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; pp. 14.3.1–14.3.4.

14. Xiao, Y.; Ahmed, Z.; Ma, Z.; Zhou, C.; Zhang, L.; Chan, M. Low Temperature Synthesis of High-Density Carbon Nanotubes on Insulating Substrate. *Nanomaterials* 2019, 9, 473. [CrossRef] [PubMed]

15. Xiao, Y.; Ma, Z.; Prawoto, C.; Zhou, C.; Chan, M. Ultralow-k Dielectric with Structured Foams for Interconnect Delay Reduction. *IEEE Trans. Electron Devices* 2020, 67, 2071–2075. [CrossRef]

16. Chai, Y.; Wu, Y.; Takei, K.; Chen, H.Y.; Yu, S.; Chan, P.C.H.; Javey, A.; Wong, H.S.P. Resistive switching of carbon-based RRAM with CNT electrodes for ultra-dense memory. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 6–8 December 2010; pp. 9.3.1–9.3.4.

17. Bai, Y.; Wu, H.; Wang, K.; Wu, R.; Song, L.; Li, T.; Wang, J.; Yu, Z.; Qian, H. Stacked 3D RRAM Array with Graphene/CNT as Edge Electrodes. *Sci. Rep.* 2015, 5, 13785. [CrossRef] [PubMed]

18. Wang, P.; Chen, Y.; Li, S.; Raju, S.; Wang, L.; Zhang, L.; Lin, X.; Song, Z.; Chan, M. Low Power Phase Change Memory with Vertical Carbon Nanotube Electrode. *IEEE J. Electron Devices Soc.* 2017, 5, 362–366. [CrossRef]

19. Awano, Y.; Sato, S.; Nihei, M.; Sakai, T.; Ohno, Y.; Mizutani, T. Carbon Nanotubes for VLSI: Interconnect and Transistor Applications. *Proc. IEEE* 2010, 98, 2015–2031. [CrossRef]

20. Kreup, F.; Graham, A.P.; Liebau, M.; Duesberg, G.S.; Seidel, R.; Unger, E. Carbon nanotubes for interconnect applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 13–15 December 2004; pp. 683–686.

21. Rümmeli, M.H.; Bachmatiuk, A.; Börmert, F.; Schäffel, F.; Ibrahim, I.; Cendrowski, K.; Simha-Martynkova, G.; Plachá, D.; Borowiak-Palen, E.; Cuniberti, G.; et al. Synthesis of carbon nanotubes with and without catalyst particles. *Nanoscale Res. Lett.* 2011, 6, 303. [CrossRef]

22. Magrez, A.; Sée, J.W.; Smajda, R.; Mionić, M.; Forró, L. Catalytic CVD Synthesis of Carbon Nanotubes: Towards High Yield and Low Temperature Growth. *Materials* 2010, 3, 4871–4891. [CrossRef]

23. Prasek, J.; Drbohlavova, J.; Chomoucka, J.; Hubalek, J.; Jasek, O.; Adam, V.; Kizek, R. Methods for carbon nanotubes synthesis—Review. *J. Mater. Chem.* 2011, 21, 15872–15884. [CrossRef]

24. Serp, P.; Castillejos, E. Catalysis in Carbon Nanotubes. *ChemCatChem* 2009, 2, 41–47. [CrossRef]

25. Lim, S.H.; Luo, Z.; Shen, Z.X.; Lin, J. Plasma-Assisted Synthesis of Carbon Nanotubes. *Nanoscale Res. Lett.* 2010, 5, 1377. [CrossRef] [PubMed]

26. Zhong, G.; Warner, J.H.; Fouquet, M.; Robertson, A.W.; Chen, B.; Robertson, J. Growth of Ultrahigh Density Single Walled Carbon Nanotube Forests by Improved Catalyst Design. *ACS Nano* 2012, 6, 2893–2903. [CrossRef] [PubMed]

27. Sugime, H.; Esconjauregui, S.; D’Arsie, L.; Yang, J.; Robertson, A.W.; Oliver, R.A.; Bhardwaj, S.; Cepek, C.; Robertson, J. Low-Temperature Growth of Carbon Nanotube Forests Consisting of Tubes with Narrow Inner Spacing Using Co/Al/Mo Catalyst on Conductive Supports. *ACS Appl. Mater. Interfaces* 2015, 7, 16819–16827. [CrossRef]

28. Li, S.; Raju, S.; Zhou, C.; Chan, M. Carbon Nanotube Contact Plug on Silicide for CMOS Compatible Interconnect. *IEEE Electron Device Lett.* 2016, 37, 6. [CrossRef]

29. Sugime, H.; Esconjauregui, S.; Yang, J.; D’Arsié, L.; Oliver, R.A.; Bhardwaj, S.; Cepek, C.; Robertson, J. Low temperature growth of ultra-high mass density carbon nanotube forests on conductive supports. *Appl. Phys. Lett.* 2013, 103, 073116. [CrossRef]

30. Ryu, J.H.; Lee, G.J.; Kim, W.S.; Lim, H.E.; Mativenga, M.; Park, K.C.; Park, H.K. All-Carbon Electrode Consisting of Carbon Nanotubes on Graphite Foil for Flexible Electrochemical Applications. *Materials* 2014, 7, 1975–1983. [CrossRef]

31. Zhou, C.; Senegor, R.; Baron, Z.; Chen, Y.; Raju, S.; Vyas, A.A.; Chan, M.; Chai, Y.; Yang, C.Y. Synthesis and interface characterization of CNTs on graphene. *Nanotechnology* 2017, 28, 054007. [CrossRef]

32. Ma, Z.; Xiao, Y.; Prawoto, C.; Ahmed, Z.; Zhou, C.; Chan, M. Integration of Carbon Nanotube as Via Contact to MoS2. In Proceedings of the 2019 International Interconnect Technology Conference, Brussels, Belgium, 3–6 June 2019, in press.

33. Balakrishnan, V.; Bedewy, M.; Meshtag, E.R.; Pattinson, S.W.; Polsen, E.S.; Laye, F.; Zakharov, D.N.; Stach, E.A.; Hart, A.J. Real-Time Imaging of Self-Organization and Mechanical Competition in Carbon Nanotube Forest Growth. *ACS Nano* 2016, 10, 11496–11504. [CrossRef]
34. Yang, J.; Esconjauregui, S.; Robertson, A.W.; Guo, Y.; Hallam, T.; Sugime, H.; Zhong, G.; Duesberg, G.S.; Robertson, J. Growth of high-density carbon nanotube forests on conductive TiSiN supports. Appl. Phys. Lett. 2015, 106, 083108. [CrossRef]

35. Esconjauregui, S.; Bhardwaj, S.; Yang, J.; Castellarin-Cudia, C.; Xie, R.; D’Arsie, L.; Makaryan, T.; Sugime, H.; Eslava, S.; Cepek, C.; et al. Carbon nanotube growth on conductors: Influence of the support structure and catalyst thickness. Carbon 2014, 73, 13–24. [CrossRef]

36. Li, S.; Zhou, C.; Raju, S.; Chan, M. Catalyst design for high-density and low-temperature CNT synthesis on conductive Ti silicide substrate. Diam. Relat. Mater. 2017, 75, 39–43. [CrossRef]

37. Dijon, J.; Okuno, H.; Fayolle, M.; Vo, T.; Pontcharra, J.; Acquiviva, D.; Ionescu, A.M.; Esconjauregui, C.S.; Capraro, B.; Robertson, J. Ultra-high density carbon nanotubes on Al-Cu for advanced vias. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 6–8 December 2010; pp. 33.4.1–33.4.4.

38. Yamazaki, Y.; Saluma, N.; Katagiri, M.; Suzuki, M.; Sakai, T.; Sato, S.; Nihei, M.; Awano, Y. Synthesis of a Closely Packed Carbon Nanotube Forest by a Multi-Step Growth Method Using Plasma-Based Chemical Vapor Deposition. Appl. Phys. Express 2010, 3, 055002. [CrossRef]

39. Na, N.; Kim, D.Y.; So, Y.G.; Ikuhara, Y.; Noda, S. Simple and engineered process yielding carbon nanotube arrays with $1.2 \times 10^{13}$ cm$^{-2}$ wall density on conductive underlayer at 400 °C. Carbon 2015, 81, 773–781. [CrossRef]

40. Chiodarelli, N.; Richard, O.; Bender, H.; Heyns, M.; Gendt, S.D.; Groeseneken, G.; Vereecken, P.M. Correlation between number of walls and diameter in multiwall carbon nanotubes grown by chemical vapor deposition. Carbon 2012, 50, 1748–1752. [CrossRef]

41. Xie, R.; Zhong, G.; Zhang, C.; Chen, B.; Esconjauregui, C.S.; Robertson, J. Diameter and wall number control of carbon nanotubes by chemical vapor deposition. J. Appl. Phys. 2013, 114, 243502. [CrossRef]

42. Prawoto, C.; Li, S.; Chan, M. Impact of CNT Diameter Distribution on CNT filled Via Scaling. In Proceedings of the IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC), Shenzhen, China, 6–8 June 2018; pp. 1–2.

43. Bedewy, M.; Viswanath, B.; Meshot, E.R.; Zakharov, D.N.; Stach, E.A.; Hart, A.J. Measurement of the Dewetting, Nucleation, and Deactivation Kinetics of Carbon Nanotube Population Growth by Environmental Transmission Electron Microscopy. Chem. Mater. 2016, 28, 3804–3813. [CrossRef]

44. Aguiar-Hualde, J.M.; Magnin, Y.; Amara, H.; Bichara, C. Probing the role of carbon solubility in transition metal catalyzing single-walled carbon nanotubes growth. Carbon 2017, 120, 226–232. [CrossRef]

45. Amama, P.; Pint, C.; Mirri, F.; Pasquali, M.; Hauge, R.; Maruyama, B. Catalyst-support interactions and their influence in water-assisted carbon nanotube carpet growth. Carbon 2012, 50, 2396–2406. [CrossRef]

46. Cho, W.; Schulz, M.; Shanov, V. Growth and characterization of vertically aligned centimeter long CNT arrays. Carbon 2014, 72, 264–273. [CrossRef]

47. Yamada, T.; Maigne, A.; Yudasaka, M.; Mizuno, K.; Futaba, D.; Yumura, M.; Iijima, S.; Hata, K. Revealing the Secret of Water-Assisted Carbon Nanotube Synthesis by Microscopic Observation of the Interaction of Water on the Catalysts. Nano Lett. 2008, 8, 4288–4292. [CrossRef]

48. Amama, P.; Pint, C.; McJilton, L.; Kim, S.; Stach, E.; Murray, P.; Hauge, R.; Maruyama, B. Role of Water in Super Growth of Single-Walled Carbon Nanotube Carpets. Nano Lett. 2009, 9, 44–49. [CrossRef] [PubMed]

49. Dee, N.T.; Li, J.; White, A.O.; Jacob, C.; Shi, W.; Kidambi, P.R.; Cui, K.; Zakharov, D.N.; Jankovic, N.Z.; Bedewy, M.; et al. Carbon-assisted catalyst pretreatment enables straightforward synthesis of high-density carbon nanotube forests. Carbon 2019, 153, 196–205. [CrossRef]

50. Wu, B.; Geng, D.; Guo, Y.; Huang, L.; Chen, J.; Xue, Y.; Yu, G.; Liu, Y.; Kajiuara, H.; Li, Y. Ultrahigh density modulation of aligned single-walled carbon nanotube arrays. Nano Res. 2011, 4, 931. [CrossRef]

51. Zhou, W.; Ding, L.; Yang, S.; Liu, J. Synthesis of High-Density, Large-Diameter, and Aligned Single-Walled Carbon Nanotubes by Multiple-Cycle Growth Methods. ACS Nano 2011, 5, 3849–3857. [CrossRef] [PubMed]

52. Hofmann, S.; Ducati, C.; Robertson, J.; Kleinsorge, B. Low-temperature growth of carbon nanotubes by plasma-enhanced chemical vapor deposition. Appl. Phys. Lett. 2003, 83, 135. [CrossRef]

53. Vollebregt, S.; Tichelaar, F.D.; Schellevis, H.; Beenakker, C.I.M.; Ishihara, R. Carbon nanotube vertical interconnects fabricated at temperatures as low as 350 °C. Carbon 2014, 71, 249–256. [CrossRef]
54. Ahmad, M.; Anguita, J.V.; Stolojan, V.; Corless, T.; Chen, J.S.; Carey, J.D.; Silva, S.R.P. High Quality Carbon Nanotubes on Conductive Substrates Grown at Low Temperatures. Adv. Funct. Mater. 2015, 25, 4419–4429. [CrossRef]

55. Jiang, J.; Kang, J.; Cao, W.; Xie, X.; Zhang, H.; Chu, J.H.; Liu, W.; Banerjee, K. Intercalation Doped Multilayer-Graphene-Nanoribbons for Next-Generation Interconnects. Nano Lett. 2017, 17, 1482–1488. [CrossRef]

56. Tang, J.; Cao, Q.; Farmer, D.B.; Tulevski, G.; Han, S. Carbon nanotube complementary logic with low-temperature processed end-bonded metal contacts. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2016; pp. 5.1.1–5.1.4.

57. Kim, C.; Moon, I.; Lee, D.; Choi, M.S.; Ahmed, F.; Nam, S.; Cho, Y.; Shin, H.J.; Park, S.; Yoo, W.J. Fermi Level Pinning at Electrical Metal Contacts of Monolayer Molybdenum Dichalcogenides. ACS Nano 2017, 11, 1588–1596. [CrossRef]

© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).