Privacy-from-Birth: Protecting Sensed Data from Malicious Sensors with VERSA

Ivan De Oliveira Nunes  
Rochester Institute of Technology  
ivanoliv@mail.rit.edu

Seoyeon Hwang  
UC Irvine  
seoyh1@uci.edu

Sashidhar Jakkamsetti  
UC Irvine  
sjakkams@uci.edu

Gene Tsudik  
UC Irvine  
gene.tsudik@uci.edu

Abstract—With the growing popularity of the Internet-of-Things (IoT), massive numbers of specialized devices are deployed worldwide, in many everyday settings, including homes, offices, vehicles, public spaces, and factories. Such devices usually perform sensing and/or actuation. Many of them handle sensitive and personal data. If left unprotected, ambient sensing (e.g., of temperature, motion, audio, or video) can leak very private information. At the same time, some IoT devices use low-end computing platforms with few (or no) security features.

There are many well-known techniques to secure sensed data, e.g., by authenticating communication end-points, encrypting data before transmission, and obfuscating traffic patterns. Such techniques protect sensed data from external adversaries while assuming that the sensing device itself is secure. Meanwhile, both the scale and frequency of IoT-focused attacks are growing. This prompts a natural question: how to protect sensed data even if all software on the device is compromised? Ideally, in order to achieve this, sensed data must be protected from its genesis, i.e., from the time when a physical analog quantity is converted into its digital counterpart and becomes accessible to software. We refer to this property as PfB: Privacy-from-Birth.

In this work, we formalize PfB and design VERSA—Verified Remote Sensing Authorization. VERSA is a provably secure and formally verified architecture guaranteeing that only correct execution of expected and explicitly authorized software can access and manipulate sensing interfaces, specifically, General Purpose Input/Output (GPIO), which is the usual boundary between analog and digital worlds on IoT devices. This guarantee is obtained with minimal hardware support and holds even if all device software is compromised. VERSA ensures that malware can neither gain access to sensed data on the GPIO-mapped memory nor obtain any trace thereof. VERSA is formally verified and its open-sourced implementation targets resource-constrained IoT edge devices, commonly used for sensing. Experimental results show that PfB is both achievable and affordable for such devices.

I. INTRODUCTION

The impact and importance of embedded (aka IoT or “smart”) devices is hard to overestimate. They are increasingly popular and becoming pervasive in many settings: from homes and offices to public spaces and industrial facilities. Not surprisingly, they also represent increasingly attractive attack targets for exploits and malware. In particular, low-end (cheap, small, and simple) micro-controller units (MCUs) are designed with strict cost, size, and energy limitations. Thus, it is hard to offer any concrete guarantees for tasks performed by these MCUs, due to their lack of sophisticated security and privacy features, compared to higher-end computing devices, such as smartphones or general-purpose IoT controllers, e.g., Amazon Echo or Google Nest. As MCUs increasingly permeate private spaces, exploits that abuse their sensing capabilities to obtain sensitive data represent a significant privacy threat.

Over the past decade, the IoT privacy issues have been recognized and explored by the research community [1], [2], [3], [4], [5]. Many techniques (e.g., [6], [7]) were developed to secure sensor data from active attacks that impersonate users, IoT back-ends, or servers. Another research direction focused on protecting private data from passive in-network observers that intercept traffic [8], [9], [10], [11] or perform traffic analysis based on unprotected packet headers and other metadata, e.g., sizes, timings, and frequencies. However, security of sensor data on the device which originates that data has not been investigated. We consider this to be a crucial issue, since all software on the device can be compromised and leak (exfiltrate) sensed data. Whereas, aforementioned techniques assume that sensing device runs the expected benign software.

We claim that in order to solve this problem, privacy of sensed data must be ensured “from birth”. This corresponds to two requirements: (1) access to sensing interfaces must be strictly controlled, such that only authorized code is allowed to read data, (2) sensed data must be protected as soon as it is converted to digital form. Even the simplest devices (e.g., motion sensors, thermostats, and smart plugs) should be protected since prior work [12], [13], [14], [15] amply demonstrates that private – and even safety-critical – information can be inferred from sensed data. It is also well-known that even simple low-end IoT devices are subject to malware attacks. This prompts a natural question: Can privacy of sensed data be guaranteed if the device software is compromised? We refer to this guarantee as Privacy-from-Birth (PfB).

Some previous results considered potential software compromise in low-end devices and proposed methods to enable security services, such as remote verification of device software state (remote attestation) [16], [17], [18], [19], [20], [21], proofs of remote software execution [22], control & data-flow attestation [23], [24], [25], [26], [27], [28], [29], as well as proofs of remote software updates, memory erase, and system reset [30], [31], [32].

Regardless of their specifics, such techniques only detect violations or compromises after the fact. In the context of PfB, that is too late since leakage of private sensed data likely already occurred. Notably, SANCUS [17] specifically
Investigates the problem of access control to sensor peripherals (e.g., GPIO) and proposes attestation of software accessing (or controlling access to) these peripherals. However, this only allows detection of compromised peripheral-accessing software and does not prevent illegal peripheral access.

To bridge this gap and obtain PfB, we construct the Verified Remote Sensing Authorization (VERSA) architecture. It provably prevents leakage of private sensor data even when the underlying device is software-compromised. At a high level, VERSA combines three key features: (1) Mandatory Sensing Operation Authorization, (2) Atomic Sensing Operation Execution, and (3) Data Erasure on Boot (see Section III). To attain these features, VERSA implements a minimal and formally verified hardware monitor that runs independently from (and in parallel with) the main CPU, without modifying the CPU core. We show that VERSA is an efficient and inexpensive means of guaranteeing PfB.

This work makes the following contributions:

- Formulates PfB with a high-level specification of requirements, followed by a game-based formal definition of the PfB goal.
- Constructs VERSA, an architecture that guarantees PfB.
- Implements and deploys VERSA on a commodity low-end MCU, which demonstrates its cost-effectiveness and practicality.
- Formally verifies VERSA implementation and proves security of the overall construction, hence obtaining provable security at both architectural and implementation levels. VERSA implementation and its computer proofs are publicly available in [33].

II. PRELIMINARIES

A. Scope & MCU-based Devices

This work focuses on low-end CPS/IoT/smart devices with low computing power and meager resources. These are some of the smallest and weakest devices based on low-power single-core MCUs with only a few kilobytes (KB) of program and data memory. Two prominent examples are Atmel AVR ATmega and TI MSP430: 8- and 16-bit CPUs, respectively, typically running at 1-16MHz clock frequencies, with ≈ 64KB of addressable memory.

Figure 1 illustrates a generic architecture representing such MCUs. The CPU core and the Direct-Memory Access (DMA) controller access memory through a bus. Memory can be divided into 5 logical regions: (1) Read-only memory (ROM), if present, stores critical software such as a bootloader, burnt into the device at manufacture time and not modifiable thereafter; (2) program memory (PMEM), usually realized as flash, is non-volatile and stores program instructions; (3) interrupt vector table (also in flash and often considered as part of PMEM), stores interrupt configurations; (4) data memory (DMEM), usually implemented with DRAM, is volatile and used to store program execution state, i.e., its stack and heap; and, (5) peripheral memory region (also in DRAM and often considered as a part of DMEM), contains memory-mapped I/O interfaces, i.e., addresses in the memory layout that are mapped to hardware components, e.g., timers, UART, and GPIO. In particular, GPIO are peripheral memory addresses hardwired to physical ports that interface with external circuits, e.g., analog sensors/circuits.

We note that small MCUs usually come in one of two memory architectures: Harvard and von Neumann. The former isolates PMEM and DMEM by maintaining two different buses and address spaces, while the latter keeps both PMEM and DMEM in the same address space and accessible via a single bus.

Low-end MCUs execute instructions in place, i.e., directly from flash memory. They have neither memory management units (MMUs) to support virtualization/isolation, nor memory protection units (MPUs). Therefore, privilege levels and isolation used in higher-end devices and generic enclaved execution systems (e.g., Intel SGX [34] or MIT SANCTUM [35]) are not applicable.

We believe that a PfB-agile architecture that is sufficiently inexpensive and efficient for such low-end devices can be later adapted to more powerful devices. Whereas, going in the opposite direction is more challenging. Furthermore, simpler devices are easier to model and reason about formally. Thus, we believe that they represent a natural starting point for the design and verification of a PfB-agile architecture. To this end, our prototype implementation of VERSA is integrated with MSP430, due in part to public availability of an open-source MSP430 hardware design from OpenCores [50].

B. GPIO & MCU Sensing

A GPIO port is a set of GPIO pins arranged and controlled together, as a group. The MCU-addressable memory for a GPIO port is physically mapped (hard-wired) to physical ports that can be connected to a variety of external circuits, such as analog sensors and actuators, as shown in Figure 1. Each GPIO

1DMA is a hardware controller that can read/write to memory in parallel with the CPU.

2Nevertheless, the generic machine model and methodology of VERSA are applicable to other low-end MCUs of the same class, e.g., Atmel AVR ATmega.
pin can be set to function as either an input or output, hence called "general purpose". Input signals produced by external circuits can be obtained by the MCU software by reading from GPIO-mapped memory. Similarly, egress electric signals (high or low voltage) can be generated by the MCU software by writing (logical 1 or 0) to GPIO-mapped memory.

**Remark:** "GPIO-mapped memory" includes the set of all software-readable memory regions connected to external sensors. In some cases, this set may even include multiple physical memory regions for a single physical pin. For instance, if a given GPIO pin is also equipped with an Analog-to-Digital Converter (ADC), a GPIO input could be reflected on different memory regions depending on whether the ADC is active or inactive. All such regions are considered "GPIO-mapped memory" and we refer to it simply as GPIO. Using this definition, in order to access sensor data, software running on the MCU must read from GPIO.

We also note that various applications require different sensor regimes [37]: event-driven, periodic, and on-demand. Event-driven sensors report sensed data when a trigger event occurs, while periodic sensors report sensor data at fixed time intervals. On-demand (or query-driven) sensors report sensor data whenever requested by an external entity. Although we initially consider on-demand sensing, as discussed in Section [11] the proposed design is applicable to other regimes.

### C. Remote Attestation & VRASED

Remote Attestation (RA) allows a trusted entity (verifier = Vrf) to remotely measure current memory contents (e.g., software binaries) of an untrusted embedded device (prover = Prv). RA is usually realized as a challenge-response protocol:

1. Vrf sends an attestation request containing a challenge (Chal) to Prv.
2. Prv receives the request and computes an authenticated integrity check over its memory and Chal. The memory region can be either pre-defined or explicitly specified in the attestation request.
3. Prv returns the result to Vrf.
4. Vrf verifies the result and decides if it corresponds to a valid Prv state.

VRASED [18] is a verified hybrid (hardware/software) RA architecture for for low-end MCUs. It comprises a set of (individually) verified hardware and software sub-modules; their composition provably satisfies formal definitions of RA soundness and security. VRASED software component implements the authenticated integrity function computed over a given "Attested Region" (AR) of Prv’s memory. VRASED hardware component assures that its software counterpart executes securely and that no function of the secret key is ever leaked. In short, RA soundness states that the integrity measurement must accurately reflect a snapshot of Prv’s memory in AR, disallowing any modifications to AR during the actual measurement. RA security defines that the measurement must be unforgeable, implying protection of secret key K used for the measurement.

In order to prevent DoS attacks on Prv, the RA protocol may involve authentication of the attestation request, before Prv performs attestation. If this feature is used, an authentication token must accompany every attestation request [7]. For example, in VRASED, Vrf computes this token as an HMAC over Chal, using K. Since K is only known to Prv and Vrf, this token is unforgeable. To prevent replays, Chal is a monotonically increasing counter, and the latest Chal used to successfully authenticate Vrf is stored by Prv in persistent and protected memory. In each attestation request, incoming Chal must be greater that the stored value. Once an attestation request is successfully authenticated, the stored value is updated accordingly.

VRASED software component is stored in ROM and realized with a formally verified HMAC implementation from the HACL* cryptographic library [38], which is used to compute: \( H = HMAC(KDF(K, Chal), AR) \), where \( KDF(K, Chal) \) is a one-time key derived from the received Chal and K using a key derivation function.

As discussed later in Section [VI] in VERA, VRASED is used as a means of authorizing a binary to access GPIO.

### D. LTL, Model Checking, & Verification

Our verification and proof methodologies are in-line with prior work on the design and verification of security architectures proving code integrity and execution properties for the same class of MCUs [18, 22, 39, 40]. However, to the best of our knowledge, no prior work tackled formal models and definitions, or designed services, for guaranteed sensed data privacy. This section overviews our verification and proof methodologies that allow us to later show that VERA achieves required PfB properties and end-goals.

Computer-aided formal verification typically involves three steps. First, the system of interest (e.g., hardware, software, or communication protocol) is described using a formal model, e.g., a Finite State Machine (FSM). Second, properties that the model should satisfy are formally specified. Third, the system model is checked against formally specified properties to guarantee that the system retains them. This can be done via Theorem Proving [41] or Model Checking [42]. We use the latter to verify the implementation of system sub-modules, and the former to prove new properties derived from the combination (conjunction) of machine model axioms and sub-properties that were proved for the implementation of individual sub-modules.

In one instantiation of model checking, properties are specified as formulae using Linear Temporal Logic (LTL) and system models are represented as FSMs. Hence, a system is represented by a triple: \( (\sigma, \sigma_0, T) \), where \( \sigma \) is the finite set of states, \( \sigma_0 \subseteq \sigma \) is the set of possible initial states, and \( T \subseteq \sigma \times \sigma \) is the transition relation set, which describes the set of states that can be reached in a single step from each state. Such usage of LTL allows representing a system behavior over time.

3By saying "this feature is used", we mean that its usage (or lack thereof) is fixed at the granularity of a Vrf-Prv setting, and not per single RA instance.
Our verification strategy benefits from the popular model checker NuSMV [43], which can verify generic hardware or software models. For digital hardware described at Register Transfer Level (RTL) – which is the case in this work – conversion from Hardware Description Language (HDL) to NuSMV models is simple. Furthermore, it can be automated [44] as the standard RTL design already relies on describing hardware as FSMs. LTL specifications are particularly useful for verifying sequential systems. In addition to propositional connectives, such as conjunction (\&), disjunction (\lor), negation (\neg), and implication (\rightarrow), LTL extends propositional logic with temporal quantifiers, thus enabling sequential reasoning. In this paper, we are interested in the following LTL quantifiers:

- \text{X} \phi \equiv \neg \text{next} \phi: holds if \phi is true at the next system state.
- \text{G} \phi \equiv \text{globally} \phi: holds if for all future states \phi is true.
- \phi \land \psi: holds if there is a future state where both \phi and \psi hold.
- \phi \lor \psi: holds if, assuming a future state where \phi holds, \psi holds for all states prior to that.
- \phi \land \psi: holds if, assuming a future state where \psi holds, \phi holds for all states prior to that.
- \phi \land \psi: holds if a future state where \phi holds and \psi holds exists.
- \phi \rightarrow \psi: holds if the existence of state where \phi holds implies the existence of at least one earlier state where \phi holds.

Equivalently: \phi \lor \psi \equiv \neg (\neg \phi \land \neg \psi).

NuSMV works by exhaustively enumerating all possible states of a given system FSM and by checking each state against LTL specifications. If any desired specification is found not to hold for specific states (or transitions between states), the model checker provides a trace that leads to the erroneous state, which helps correct the implementation accordingly. As a consequence of exhaustive enumeration, proofs for complex systems that involve complex properties often do not scale due to the so-called “state explosion” problem. To cope with it, our verification approach is to specify smaller LTL sub-properties separately and verify each respective hardware sub-module for compliance. In this process, our verification pipeline automatically converts digital hardware, described at RTL using Verilog, to Symbolic Model Verifier (SMV) [43] FSMs using Verilog2SMV [44]. The SMV representation is then fed to NuSMV for verification. Then, the composition of LTL sub-properties (verified in the model-checking phase) is proven to achieve a desired end-to-end implementation goal, also specified in LTL. This step uses an LTL theorem prover [45].

In our case, we show that the end-to-end goal of VERSA, in composition with VRASED, is sufficient to achieve PfB via cryptographic reduction from the formal security definition of VRASED. These steps are discussed in detail in Section VII.

III. VERSA OVERVIEW

VERSA involves two entities: a trusted remote controller (Ctrl) and a device (Dev). We expect Ctrl to be a relatively powerful computing entity, e.g., a home gateway, a backend server or even a smartphone. VERSA protects sensed data on Dev by keeping it (and any function thereof) confidential. This implies: (1) controlling GPIO access by blocking attempted reads by unauthorized software, and (2) keeping execution traces (i.e., data allocated by GPIO Authorized software) confidential. Therefore, access to GPIO is barred by default. GPIO is unlocked only for benign binaries that are pre-authorized by Ctrl. Whenever a binary is deemed to be authorized on Dev, VERSA creates for it an ephemeral isolated execution environment and permits its one-time execution. This isolated environment lasts until execution ends, which corresponds to reaching the legal exit point of the authorized binary. Therefore, by including a clean-up routine immediately before the legal exit, we can assure that all execution traces, including all sensitive information, are erased. Any attempt to interrupt, or tamper with, isolated execution causes an immediate system-wide reset, which erases all data traces.

We use the term “Sensing Operation”, denoted by S, to refer to a self-contained and logically independent binary (e.g., a function) that is responsible for processing data obtained through one or more reads from GPIO.

VERSA achieves PfB via three key features:

[A] Mandatory Sensing Operation Authorization requires explicit authorization issued by Ctrl before any Dev software reads from GPIO. Recall that access to GPIO is blocked by default. Each authorization token (ATok) coming from Ctrl allows one execution of a specific sensing operation S, although a single execution of S can implement several GPIO reads. ATok has the following properties:

1) It can be authenticated by Dev as having been issued by Ctrl; this includes freshness;
2) It grants privileges only to a specific S to access GPIO during its execution; and
3) It can only be used once.

Ctrl can authorize multiple executions of S by issuing a batch of tokens, i.e., ATok1, ..., ATokn, for up to n executions of S. Although supporting multiple tokens is unnecessary for on-demand sensing, it might be useful for periodic or event-driven sensing regimes discussed in Section II-B.

[B] Atomic Sensing Operation Execution ensures that, once authorized by Ctrl, S is executed with the following requirements:

1) S execution starts from its legal entry point (first instruction) and runs until its legal exit point (last instruction). This assumes a single pair of entry-exit points;
2) S execution can not be interrupted and its intermediate results cannot be accessed by external means, e.g., through DMA controllers; and
3) An immediate MCU reset is triggered if either (1) or (2) above is violated.

[C] Data Erasure on Reset/Boot works with [B] to guarantee that, sensed data (or any function thereof) obtained during S execution is not leaked due to errors or violations of security properties, which cause MCU reset per item (3) above. This feature must guarantee that all values that remain in RAM after a hard reset and the subsequent boot process, are erased before any unprivileged software can run. While some architectures already provide memory erasure on boot, for those MCUs that do not do so, it can be obtained by calling a secure RAM erasure function at boot time, e.g., as a part of a ROM-resident
Support for Output Encryption: S might process and use sensor data locally as part of its own execution, or generate some output that needs to be returned to Ctrl. In the latter case, encryption of S output is necessary. For this reason, VERSA supports the generation of a fresh key derived from ATok (thus implicitly shared between Ctrl and S). This key is only accessible to S during authorized execution. Hence, S can encrypt any data to be exported with this key and ensure that any violation of aforementioned requirements causes an MCU reset, triggering erasure of all data memory. Therefore, malware that attempts to interrupt S before completion, or tamper with S execution integrity, will cause all data used by S to be erased.

boilerplate code. Appendix [B] discusses this further.

At a high level, correct implementation of aforementioned three features suffices to obtain PfB, because:

- Any compromised/modified binary can not access GPIO since it has no authorization from Ctrl.
- Any authorized binary S must be invoked properly and run atomically, from its first, and until its last, instruction.
- Since S is invoked properly, intended behavior of S is preserved. Code reuse attacks are not possible, unless they occur as a result of bugs in S implementation itself. Ctrl can always check for such bugs in S prior to authorization; see Section V-B.
- S runs uninterrupted, meaning that it can erase all traces of its own execution from the stack before passing control to unprivileged applications. This guarantees that no sensor data remains in memory when S terminates.
- VERSA assures that any violation of aforementioned requirements causes an MCU reset, triggering erasure of all data memory. Therefore, malware that attempts to interrupt S before completion, or tamper with S execution integrity, will cause all data used by S to be erased.

**Figure 2.** MCU execution workflow with VERSA.

**IV. MCU Machine Model**

**A. Execution Model**

To enable formal specification of PfB guarantees, we formulate the MCU execution model in Definition [1]. It represents MCU operation as a discrete sequence of MCU states, each corresponding to one clock cycle – the smallest unit of time in the system. We say that the subsequent MCU state is defined based on the current MCU state (which includes current values in memory/registers, as well as any hardware signals and effects, such as external inputs, actions by DMA controller(s), and interrupts) and the current instruction being executed by the CPU core. Similarly, the instruction to be executed in the next state is determined by the current state and the current instruction being executed.

For example, an arithmetic instruction (e.g., add or mult) causes the program counter (PC) to point to the subsequent address in physical memory. However, an interrupt (which is a consequence of the current MCU state) may occur and deviate the normal execution flow. Alternatively, a branching instruction may be executed and cause PC to jump to some arbitrary instruction that is not necessarily located at the subsequent position in the MCU flash memory.

In order to reason about events during the MCU operation, we say that each MCU state can belong to one or more sets. Belonging to a given set implies that the state has a given property of interest. Definition [3] introduces six sets of interest, representing states in which memory is read/written by CPU or DMA, as well as states in which an interrupt or reset occurs.

**B. Hardware Signals**

We now formalize the effects of execution, modeled in Definition [4] to the values of concrete hardware signals that can be monitored by VERSA hardware in order to attain PfB guarantees. Informally, we model the following simple axioms:

[A1] **PC:** contains the memory address containing the instruction being executed at a given cycle.

[A2] **CPU Memory Access:** Whenever memory is read or written, a data-address signal \(D_{addr}\) contains the address of the corresponding memory location. A data read-enable bit \(R_{en}\) must be set for a read access and a data write-enable bit \(W_{en}\) must be set for a write access.

[A3] **DMA:** Whenever a DMA controller attempts to access the main memory, a DMA-address signal \(DMA_{addr}\) contains the address of the accessed memory location and a DMA-enable bit \(DMA_{en}\) must be set.

[A4] **Interrupts:** When hardware interrupts or software interrupts happen, the irq signal is set.

[A5] **MCU reset:** At the end of a successful reset routine, all registers (including PC) are set to zero before restarting software execution. The reset handling routine cannot be modified, as resets are handled by MCU in hardware. When a reset happens, the corresponding reset signal is set. The same signal is also set when the MCU initializes for the first time.

This model strictly adheres to MCU specifications, assumed to be correctly implemented by the underlying MCU core.

Definition [4] presents formal specifications for aforementioned axioms in LTL. Instead of explicitly quantifying time, LTL embeds time within the logic by using temporal quantifiers (see Section [4]). Hence, rather than referring to execution...
Definition 1 (MCU Execution Model).

1 – Execution is modeled as a sequence of MCU states $S := \{s_0, ..., s_m\}$ and a sequence of instructions $I := \{i_0, ..., i_n\}$. Since the next MCU state and the next instruction to be executed are determined by the current MCU state and the current instruction being executed, these discrete transitions are denoted as shown in the following example:

$$(s_1, i_j) \xrightarrow{\text{EXEC}(s_0, i_0)} (s_2, i_k) \xrightarrow{\text{EXEC}(s_1, i_j)} ... \xrightarrow{\text{EXEC}(s_m-1, i_l)} (s_m, \perp)$$

The sequence $I$ represents the physical order of instructions in memory, which is not necessarily the order of their execution. The next instruction and state are also affected by current external inputs, current data-memory values, and current hardware events, e.g., interrupts or resets, which are modeled as properties of each execution state in $S$. The MCU always starts execution (at boot or after a reset) from state $s_0$ and initial instruction $i_0$. EXEC produces $\perp$ as the next instruction if there is no instructions left to execute.

2 – State Properties as Sets: sets are used to model relevant execution properties and characterize effects/actions occurring within a given state $s_i$. We are particularly interested in the behaviors corresponding to the following sets:

1) READ: all states produced by the execution of an instruction $i$ that reads the value from memory to a register.
2) WRITE: all states produced by the execution of an instruction $i$ that writes the value from a register to memory.
3) DMA$^R$: all states produced as a result of DMA reading from memory.
4) DMA$^W$: all states $s_k$ produced as a result of DMA writing to memory.
5) IRQ: all states $s_k$ where an interrupt is triggered.
6) RESET: all states $s_k$ wherein an MCU reset is triggered.

Note that these sets are not disjoint, i.e., $s_k$ can belong to multiple sets. Also, the aforementioned sets do not aim to model all possible MCU behaviors, but only the ones relevant to PfB. Finally, we further subdivide sets that model memory access into subsets relating to memory regions of interest. For example, considering a contiguous memory region $M = [M_{min}, M_{max}]$, READ$^M$ is a subset of READ containing only the states produced through EXEC of instructions that read from the memory region $M$. We use the same notation to refer to other subsets, e.g., WRITE$^M$, DMA$^R_M$, and DMA$^W_M$.

Definition 2 (Hardware Model).

$M$ denotes a continuous memory region within addresses $M_{min}$ and $M_{max}$ in physical memory of Dev, i.e., $M := [M_{min}, M_{max}]$.

$s$ represents the system execution state at a given CPU cycle.

Program counter & instruction execution:

1. $G : \{X(s) \rightarrow \text{EXEC}(s, i_k) \land i_k \in M\} \rightarrow (PC \in M\}$

2. Memory Reads/Writes:

- $G : \{X(s) \rightarrow \text{READ}_M \rightarrow (R_{en} \land D_{addr} \in M)\}$
- $G : \{X(s) \rightarrow \text{WRITE}_M \rightarrow (W_{en} \land D_{addr} \in M)\}$
- $G : \{(X(s) \in \text{DMA}^R_M \lor X(s) \in \text{DMA}^W_M) \rightarrow (DMA_{en} \land DMA_{addr} \in M)\}$

Interrupts ($irq$) and Resets:

- $G : \{s \in IRQ \leftrightarrow irq\}$
- $G : \{s \in RESET \leftrightarrow reset\}$

states using temporal variables (i.e., state $t$, state $t+1$, state $t+2$), a single variable (s) and LTL quantifiers suffice to specify, e.g., “current”, “next”, “future” system states (s). For this part of the model, we are mostly interested in: (1) describing MCU state at the next CPU cycle ($X(s)$) as a function of the MCU state at the current CPU cycle (s), and (2) describing which particular MCU signals must be triggered in order for $X(s)$ to be in each of the sets defined in Definition 1.

LTL statements in Definition 2 formally model axioms [A1]-[A5], i.e., the subset of MCU behavior that is relevant to, and sufficient for formally verifying, VERSA. LTL [1] models [A1], [2] and (3) model [A2], and each (4), (5), and (6) models [A3], [A4], and [A5], respectively.

V. PfB DEFINITIONS

Based on the specified machine model, we now proceed with the formal definition of PfB.

A. PfB Syntax

A PfB scheme involves two parties: Ctrl and Dev. Ctrl authorizes Dev to execute some software $S$ which accesses GPIO. It should be impossible for any software different from $S$ to access GPIO data, or any function thereof (see Definition 3). Ctrl is trusted to only authorize functionally correct code. The goal of a PfB scheme is to facilitate sensing-dependent execution while keeping all sensed data private from all other software.

Definition 3 specifies a syntax for PfB scheme composed of three functionalities: Authorize, Verify, and XSensing. Authorize is invoked by Ctrl to produce an authorization token, ATok, to be sent to Dev, enabling S to access GPIO. Verify is executed at Dev with ATok as input, and it checks whether ATok is a valid authorization for the software on Dev. If and only if this check succeeds, Verify returns $T$. Otherwise, it returns $\perp$. The verification success indicates one execution of $S$ granted on Dev via XSensing. XSensing is considered successful (returns $T$), if there is at least one MCU state produced by XSensing where a GPIO read occurs without causing an MCU reset, i.e., $(s \in \text{READ}_{GPIO}) \land \neg(s \in \text{RESET})$. Otherwise, XSensing returns $\perp$. That is, XSensing models execution of any software in the MCU and its return symbol indicates whether a GPIO read occurred during its execution. Therefore, invocation of XSensing on any input software that does not read from GPIO returns $\perp$. Figure 5 illustrates a benign PfB interaction between Ctrl and Dev.
Definition 3 (Syntax: PfB scheme).

A Privacy-from-Birth (PfB) scheme is a tuple of algorithms \([\text{Authorize, Verify, XSensing}]:\)

1) Authorize\(^{(\lambda)}\)(\(S, \cdot\ldots\cdot\)): an algorithm executed by Ctrl taking as input at least one executable \(S\) and producing at least one authorization token \(\text{ATok}\) which can be sent to Dev to authorize one execution of \(S\) with access to GPIO.

2) Verify\(^{(\lambda)}\)(\(S, \text{ATok}, \cdot\ldots\cdot\)): an algorithm with possible hardware-support, executed by Dev, that takes as input \(S\) and \(\text{ATok}\). It uses \(\text{ATok}\) to check whether \(S\) is pre-authorized by Ctrl and outputs \(\top\) if verification succeeds, and \(\perp\) otherwise.

3) XSensing\(^{(\lambda)}\)(\(S, \cdot\ldots\cdot\)): an algorithm (with possible hardware-support) that executes \(S\) in Dev, producing a sequence of states \(E := \{s_0, \ldots, s_m\}\).

\(\text{PfB}\)-Secure iff, for all PPT adversaries \(\text{Adv}\), there exists a negligible function \(\negl\) such that
\[ Pr[\text{Adv, PfB-Security}] \leq \negl(1) \]

Definition 4 (PfB Game-based Definition).

\[1\] Auxiliary Notation & Predicate(s):
- Let \(K\) be a secret string of bit-size \(|K|\): and \(\lambda\) be the security parameter, determined by \(|K|\), i.e., \(\lambda = \Theta(|K|)\).
- Let atomicExec be a predicate evaluated on some sequence of states \(S\) and some software – i.e., some sequence of instructions \(I\).

\[1\) Legal Entry Instruction: \(\text{The first execution state} s_i \text{ in } S \text{ is produced by the execution of the first instruction } i_0 \text{ in } I\).
\[2\) Legal Exit Instruction: \(\text{The last execution state} s_m \text{ in } S \text{ is produced by the execution of the last instruction } i_n \text{ in } I\).
\[3\) Atomic Exec: \(\text{For all } s_j \text{ in } S, s_j \text{ is produced by the execution of an instruction } i_k \text{ in } I, \text{ for some } k\).

\[2\) PfB-Game: The challenger plays the following game with \(\text{Adv}\):

1) \(\text{Adv}\) is given full control over \(\text{Dev}\) software state, implying \(\text{Adv}\) can execute any (polynomially sized) sequence of arbitrary instructions \((i_0, i_1, \ldots, i_n)\), inducing the associated changes in \(\text{Dev}\)’s sequence of execution states;

2) \(\text{Adv}\) has oracle access to polynomially many calls to Verify. \(\text{Adv}\) also has access to the set of software executables, \(SW := \{S_1, \ldots, S_j\}\), and the set of all corresponding authorization “tokens”; \(\mathcal{T} := \{\text{ATok}_1, \ldots, \text{ATok}_j\}\), ever produced by any prior Ctrl calls to Authorize up until time \(t\), i.e., \(\text{ATok}_j \leftarrow \text{Authorize}(S_j, \cdot\ldots\cdot)\), for all \(j\).

3) Let \(U \subseteq \mathcal{T}\) be the set of all “used” authorization tokens up until time \(t\), i.e., \(\text{ATok}_j \in U\), if a call to XSensing\((S_j, \cdot\ldots\cdot)\) returned \(\top\) until time \(t\); Let \(P\) be the set of “pending” (issued but not used) authorization tokens, i.e., \(P := \mathcal{T} \setminus U\).

4) At any arbitrary time \(t\), \(\text{Adv}\) wins if it can perform an unauthorized or tampered sensing execution, i.e.:
- \(\text{Adv}\) triggers an XSensing\((S, \cdot\ldots\cdot)\) operation that returns \(\top\), for \(s \notin SW\), or
- \(\text{Adv}\) triggers \((S, T) \leftarrow \text{Xsensing}(S, \cdot\ldots\cdot)\) such that \(\text{atomicExec}(S, S_j) \equiv \perp\), for some \(S_j \in SW\) and \(\text{ATok}_j \in U\).

\[3\) PfB-Security: A scheme is considered \(\text{PfB-Secure}\) iff, for all PPT adversaries \(\text{Adv}\), there exists a negligible function \(\negl\) such that
\[ Pr[\text{Adv, PfB-Security}] \leq \negl(1) \]

![PfB Game Diagram](image)

B. Assumptions & Adversarial Model

We consider an adversary, \(\text{Adv}\), that controls the entire software state of \(\text{Dev}\), including PMEM (flash) and DMEM (DRAM). It can attempt to modify any writable memory (including PMEM) or read any memory, including peripheral regions, such as GPIO, unless explicitly protected by verified hardware. It can launch code injection attacks to execute arbitrary instructions from PMEM or even DMEM (if the MCU architecture supports execution from DMEM). It also has full control over any DMA controllers on \(\text{Dev}\) that can directly read/write to any part of the memory independently of the CPU. It can induce interrupts to pause any software execution and leak information from its stack, or change its control-flow. We consider Denial-of-Service (DoS) attacks, whereby \(\text{Adv}\) abuses PfB functionality in order to render \(\text{Dev}\) unavailable, to be out-of-scope. These are attacks on \(\text{Dev}\) availability and not on sensed data privacy.

**Executable Correctness:** we stress that VERSA aims to guarantee that \(S\) as specified by Ctrl, is the only software that can access and process GPIO data. Similar to other trusted hardware architectures, PfB does not check for lack of implementation bugs within \(S\); thus it is not concerned with run-time (e.g., control-flow and data-only) attacks. As a relatively powerful and trusted entity Ctrl can use various well-known vulnerability detection methods, e.g., fuzzing [47], static analysis [48], and even formal verification, to scrutinize \(S\) before authorizing it.

**Physical Attacks:** physical and hardware-focused attacks are considered out of scope. We assume that \(\text{Adv}\) cannot modify code in ROM, induce hardware faults, or retrieve \(\text{Dev}\)’s secrets via side-channels that require \(\text{Adv}\)’s physical presence. Protection against such attacks can be obtained via standard physical security techniques [49]. This assumption is in line with related work on trusted hardware architectures for embedded systems [16, 18, 21, 20].
C. PfB Game-based Definition

Definition 4 starts by introducing an auxiliary predicate atomicExec. It defines whether a particular sequence of execution states (produced by the execution of some software S) adheres to all necessary execution properties for Atomic Sensing Operation Execution discussed in Section III.

In atomicExec (in Definition 4), conditions 1-3 guarantee that a given S is executed as a whole and no external instruction is executed between its first and last instructions. Condition 4 assures that DMA is inactive during execution, hence protecting intermediate variables in DMEM against DMA tampering. Additionally, malicious interrupts could be leveraged to illegally change the control-flow of S during its execution. Therefore, condition 4 stipulates that both cases cause atomicExec to return \( \bot \).

PfB-Game in Definition 4.2 models Adv’s capabilities by allowing it to execute any sequence of (polynomially many) instructions. This models Adv’s full control over software executed on the MCU, as well as its ability to use software to modify memory at will. It can also call Verify any (polynomial) number of times in an attempt to gain an advantage (e.g., learn something) from Verify executions.

To win the game, Adv must succeed in executing some software that does not cause an MCU reset, and either: (1) is unauthorized, yet reads from GPIO10, or (2) is authorized, yet violates atomicExec predicate conditions during its execution.

VI. VERSA: REALIZING PfB

VERSA runs in parallel with the MCU core and monitors a set of MCU signals: \( PC \), \( D_{addr} \), \( R_{en} \), \( W_{en} \), \( DMA_{en} \), \( DMA_{addr} \), and \( irq \). It also monitors \( ER_{min} \) and \( ER_{max} \), the boundary memory addresses of \( ER \) where \( S \) is stored; these are collectively referred to as “METADATA”. VERSA hardware module detects privacy violations in real-time, based on aforementioned signals and METADATA values, causing an immediate MCU reset. Figure 4 shows the VERSA architecture. For quick reference, MCU signals and memory regions relevant to VERSA are summarized in Table I. To facilitate specification of VERSA properties, we introduce the following two macros:

\[
\begin{align*}
\text{Read}_{\text{Mem}}(i) &\equiv (R_{en} \land D_{addr} = i) \lor (DMA_{en} \land DMA_{addr} = i) \\
\text{Write}_{\text{Mem}}(i) &\equiv (W_{en} \land D_{addr} = i) \lor (DMA_{en} \land DMA_{addr} = i)
\end{align*}
\]

representing read/write from/to a particular memory address \( i \) by either CPU or DMA. For reads/writes from/to some continuous memory region (composed of multiple addresses) \( M = [M_{min}, M_{max}] \), we instead say \( D_{addr} \in M \) to denote that \( D_{addr} = i \land (i \geq M_{min}) \land (i \leq M_{max}) \). The same holds for notation \( DMA_{addr} \in M \).

A. VERSA: Construction

Recall the key features of VERSA from Section III. To guarantee Mandatory Sensing Operation Authorization and Atomic Sensing Operation Execution, VERSA constructs PfB = (Authorize, Verify, XSensing) algorithms as in Construction 4. We describe each algorithm below.

Authorize:

To authorize \( S \), Ctrl picks a monotonically increasing Chal and generates \( ATok := HMAC(KDF(Chal, K), S) \) (this follows VRASED authentication algorithm – see VERSA Verify specification below). \( ATok \) is computed over \( S \) with a one-time key derived from \( K \) and Chal, where \( K \) is the master secret key shared between Ctrl and Dev.

Verify:

To securely verify that an executable \( S^* \), installed in \( ER \), matches authorized \( S \), Dev invokes \( \text{VERASED} \) to compute \( \sigma := HMAC(KDF(Chal, K), S^*) \). Verify outputs \( \top \), iff \( \sigma = ATok \). In this case, \( PC \) reaches a fixed address, called \( i_{\text{Auth}} \). Otherwise, Verify outputs \( \bot \).

In the rest of this section, we use “authorized software” to refer to software located in \( ER \), for which Verify\((ER, ATok)\) outputs \( \top \). Whereas, “unauthorized software” refers to any software for which Verify\((ER, ATok)\) outputs \( \bot \).

XSensing:
Construction 1. VERSA instantiates a PF8 = [Authorize, Verify, XSensing] scheme as follows:

- $K$ is a symmetric key pre-shared between Ctrl and VRASED secure architecture in Dev;

1) Authorize$^\text{Ctrl}(S)$: Ctrl produces an authorization message $M := (S, \text{Chal}, \text{ATok})$, where $S$ is a software, i.e., a sequence of instructions $\{s_1, \ldots, s_n\}$, that Ctrl wants to execute on Dev; Chal is a monotonically increasing challenge; and $\text{ATok}$ is a authentication token computed as below. Ctrl sends $M$ to Dev. Upon receiving $M$, Dev is expected to parse $M$, find the memory region for $S$, and execute Verify (see below).

$$\text{ATok} := \text{HMAC}(KDF(\text{Chal}, K), S)$$ (7)

2) Verify$^\text{Dev}(ER, \text{ATok}, \text{Chal})$: calls VRASED functionality on memory region $ER := [ER_{\text{min}}, ER_{\text{max}}]$ to securely compute:

$$\sigma := \text{HMAC}(KDF(\text{Chal}, K), ER)$$ (8)

If $\sigma = \text{ATok}$, output $\top$; Otherwise, output $\bot$.

3) XSensing$^\text{Dev}(ER)$: starts execution of software in $ER$ by jumping to $ER_{\text{min}}$ (i.e., setting $PC = ER_{\text{min}}$). A benign call to XSensing with input $ER$ is expected to occur after one successful computation of Verify for the same $ER$ region and contents therein. Otherwise, VERSA hardware support (see below) will cause the MCU to reset when $GPIO$ is read. XSensing produces $E := \{s_1, \ldots, s_m\}$, the set of states produced by executing $ER$, and outputs $\top$ or $\bot$ as follows:

$$\text{XSensing}(ER) = \begin{cases} (E, \top), & \text{if } \exists s \in E \text{ such that } (s \in \text{READ}_{\text{GPIO}}) \land (s \notin \text{RESET}) \\ (E, \bot), & \text{otherwise} \end{cases}$$ (9)

4) HardwareMonitor: At all times, VERSA verified hardware enforces all following LTL properties:

A – Read-Access Control to $GPIO$:

$$G : \{(\text{Read}_\text{Mem}(GPIO) \land (PC \in ER)) \rightarrow reset\}$$ (10)

$$G : \{[(PC = ER_{\text{max}}) \lor \text{reset}] \rightarrow (\neg \text{Read}_\text{Mem}(GPIO) \lor \text{reset}) \} (PC = i_{\text{Auth}})$$ (11)

B – Ephemerality Immutability of $ER$ and METADATA

$$G : \{(PC = i_{\text{Auth}}) \land (\text{Write}_\text{Mem}(ER) \lor \text{Write}_\text{Mem}(\text{METADATA})) \rightarrow reset\}$$ (12)

$$G : \{[(\text{Write}_\text{Mem}(ER) \lor \text{Write}_\text{Mem}(\text{METADATA})) \rightarrow \neg \text{Read}_\text{Mem}(GPIO) \lor \text{reset}] \} (PC = i_{\text{Auth}})$$ (13)

[Optional] $G : \{[(\text{Write}_\text{Mem}(ER) \lor \text{Read}_\text{Mem}(\text{eKR}) \lor \text{reset}) \} (PC = i_{\text{Auth}})$$ (14)

C – Atomicity and Controlled Invocation of $ER$:

$$G : \{\neg \text{reset} \land (PC \in ER) \land \neg \text{X}(PC \in ER) \rightarrow (PC = ER_{\text{max}}) \lor \text{X}(\text{reset})\}$$ (15)

$$G : \{\neg \text{reset} \land \neg (PC \in ER) \land \text{X}(PC \in ER) \rightarrow (PC = ER_{\text{min}}) \lor \text{X}(\text{reset})\}$$ (16)

$$G : \{(PC \in ER) \land (irq \lor DMA_{en}) \rightarrow reset\}$$ (17)

[Optional] Read/Write-Access Control to Encryption Key ($K_{en}$) in $eKR$:

$$G : \{[(\text{Write}_\text{Mem}(eKR) \land \neg (PC \in ER)) \rightarrow reset\}$$ (18)

$$G : \{[(PC = ER_{\text{max}}) \lor \text{reset}] \rightarrow (\neg \text{Read}_\text{Mem}(eKR) \lor \text{reset}) \} (PC = i_{\text{Auth}})$$ (19)

$$G : \{[\text{Write}_\text{Mem}(eKR) \land \neg (PC \in VR)] \rightarrow reset\}$$ (20)

Remark: [Optional] properties are needed only if support for encryption of outputs is desired.

When XSensing ($ER$) is invoked, $PC$ jumps to $ER_{\text{min}}$, and starts executing the code in $ER$. It produces a set $E$ of states by executing $ER$, and outputs $\top$, if there is at least one state that reads $GPIO$ without triggering an MCU reset. Otherwise, it outputs $\bot$.

HardwareMonitor: VERSA HardwareMonitor is verified to enforce LTL specifications (10–20) in Construction 1.

A – Read-Access Control to $GPIO$ is jointly specified by LTLs (10) and (11). LTL (10) states that $GPIO$ can only be read during execution of $ER (PC \in ER)$, requiring an MCU reset otherwise. LTL (11) forbids all $GPIO$ reads (even those within $ER$ execution) before successful computation of Verify on $ER$ binary using a valid $\text{ATok}$. Successful Verify computation is captured by condition $PC = i_{\text{Auth}}$. A new successful computation of Verify($ER, \text{ATok}$) is necessary whenever $ER$ execution completes ($PC = ER_{\text{max}}$) or after reset/boot. Hence, each legitimate $\text{ATok}$ can be used to authorize $ER$ execution once.

B – Ephemerality Immutability of $ER$ and METADATA is specified by LTLs (12)–(14). From the time when $ER$ binary is authorized until it starts executing, no modifications to $ER$ or METADATA are allowed. LTL (12) specifies that no such modification is allowed at the moment when verification succeeds ($PC = i_{\text{Auth}}$); LTL (13) requires $ER$ to be re-authorized from scratch if $ER$ or METADATA are ever modified. Whenever these modifications are detected ($\text{Write}_\text{Mem}(ER) \lor \text{Write}_\text{Mem}(\text{METADATA})$) further reads to $GPIO$ are immediately blocked ($\neg \text{Read}_\text{Mem}(GPIO) \lor \text{reset}$) until subsequent re-authorization of $ER$ is completed (... $W (PC = i_{\text{Auth}})$). LTL (14) specifies the same requirement in order to...
read VERSA-provided encryption key ($K_{enc}$) which is stored in memory region $eKR$. This property is only required when support for encryption of outputs is desired.

**C – Atomicity & Controlled Invocation of ER are enforced by LTLs (15), (16), and (17). They specify that ER execution must start at $E_{min}$ and end at $E_{max}$. Specifically, they use the relation between $current$ and $next$ $PC$ values. The only legal $PC$ transition from currently outside of $ER$ to next inside $ER$ is via $PC = E_{min}$. Similarly, the only legal $PC$ transition from currently inside $ER$ to next outside $ER$ is via $PC = E_{max}$. All other cases trigger an MCU reset. In addition, LTL (17) requires an MCU reset whenever interrupts or DMA activity is detected during $ER$ execution. This is done by simply checking $irq$ and $DMA_{en}$ signals.

We note that Xsensing relies on the HardwareMonitor to reset the MCU when violations to $ER$ atomic execution are detected. Upon reset all data is erased from memory. However, when execution of $S$ completes successfully VERSA does not trigger resets. In this case, $S$ is responsible for erasing its own stack before completion (reaching of $ER$ its last instruction). We discuss how this self-clean-up routine can be implemented as a part of $S$ behavior in Appendix A.

**B. Encryption & Integrity of ER Output**

As mentioned in Section III after reading and processing GPIO inputs, $S$ might need to encrypt and send the result to $Ctrl$. VERSA supports encryption of this output, regardless of the underlying encryption scheme. For that purpose, Verify implementation derives a fresh one-time encryption key ($K_{enc}$) from $K$ and $Chal$. To assure confidentiality of $K_{enc}$, the following properties are required for the memory region ($eKR$) reserved to store $K_{enc}:

1) $eKR$ is writable only by Verify (i.e., $PC \in VR$); and
2) $eKR$ is readable only by $ER$ after authorization.

LTLs (18)-(20) and (14) specify the confidentiality requirements of $K_{enc}$. In sum, these properties establish the same read access-control policy for $eKR$ and GPIO regions. Therefore, only authorized $S$ is able to retrieve $K_{enc}.

**VII. VERSIFIED IMPLEMENTATION & SECURITY ANALYSIS**

**A. Sub-module Implementation & Verification**

VERSIA sub-modules are represented as FSMs and individually verified to hold for LTL properties from Construction[1]. They are implemented in Verilog HDL as Mealy machines, i.e., their output is determined by both their current state and current inputs. Each FSM has a single output: a local reset. VERSIA global output reset is given by the disjunction (logic OR) of all local reset-s. For simplicity, instead of explicitly representing the output reset value for each state, we use the following convention:

1) reset is 1 whenever an FSM transitions to $RESET$ state;
2) reset remains 1 while on $RESET$ state;
3) reset is 0 otherwise.

Note that all FSMs remain in $RESET$ state until $PC = 0$ which indicates that the MCU reset routine finished.

Fig. 6 illustrates the VERSIA sub-module that implements read-access control to GPIO and $eKR$ (when applicable). It guarantees that such reads are only possible when they emanate from execution of authorized software $S$ contained in $ER$. It also assures that no modifications to $ER$ or $META-DATA$ occur between authorization of $S$ and its subsequent execution. The Verilog implementation of this FSM is formally verified to adhere to LTLs (10)-(14) and (18)-(19). It has 3 states: (1) $rLOCK$, when reads to GPIO (and possibly $eKR$) are disallowed; (2) $rUNLOCK$, when such reads are allowed to $ER$; and (3) $RESET$. The initial state (after reset or boot) is $RESET$, and it switches to $rLOCK$ state when $PC = 0$. It switches to $rUNLOCK$ when $PC = i_{Auth}$ (with no reads to GPIO and $eKR$), indicating that Verify was successful. Note that $rUNLOCK$ transitions to $RESET$ when reads are attempted from outside $ER$, thus preventing reads by any unauthorized software. Once $PC$ reaches $E_{max}$, indicating that $ER$ execution has finished, the FSM transitions back to $rLOCK$. Also, any attempted modifications to $META-DATA$ or $ER$ in $rUNLOCK$ state bring the FSM back to $rLOCK$. Note that $rUNLOCK$ is only reachable after authorization of $ER$, i.e., $PC = i_{Auth}$.

The FSM in Figure 7 enforces LTL (20) to protect $eKR$ from external writes. It has two states: (1) $wUNLOCK$, when writes to $eKR$ are allowed; and (2) $RESET$. At boot/after reset ($PC = 0$), this FSM transitions from $RESET$ to $wUNLOCK$. It transitions back to $RESET$ state whenever
writes to $eKR$ are attempted, unless these writes come from Verify execution ($PC \in V.R$).

Figure 8 shows the FSM verified to enforce $ER$ atomicity and controlled invocation: LTLs (15)-(17). It has five states; not$ER$ and mid$ER$ correspond to $PC$ being outside and within $ER$ (not including $ER_{min}$ and $ER_{max}$, respectively). first$ER$ and last$ER$ are states in which $PC$ points to $ER_{min}$ and $ER_{max}$, respectively. The only path from not$ER$ to mid$ER$ is via first$ER$. Likewise, the only path from mid$ER$ to not$ER$ is via last$ER$. The FSM transitions to RESET whenever $PC$ transitions do not follow aforementioned paths. It also transitions to RESET (from any state other than not$ER$) if irq or DMA$_{en}$ signals are set.

B. Sub-module Composition and VERSA End-To-End Security

To demonstrate security of VERSA according to Definition 4, our strategy is two-pronged:

A) We show that LTL properties from Construction 1 are sufficient to imply that GPIO (and $eKR$) is only readable by $S$ and any XSensing operation that returns $\top$ (i.e., performs sensing) is executed atomically. The former is formally specified in Definition 5 and the latter in Definition 6. For this part, we write an LTL computer proof using SPOT LTL proof assistant.

B) We use a cryptographic reduction to show that, as long as item A holds, VRASED security can be reduced to VERSA security according to Definition 4.

The intuition for this strategy is that, to win PfB-game in Definition 4, Adv must either break the atomicity of XSensing (which is in direct conflict with Definition 5) or execute XSensing with unauthorized software and read GPIO without causing an MCU reset. Definition 6 guarantees that the latter is not possible without a prior successful call to Verify. On the other hand, Verify is implemented using VRASED verified architecture, which guarantees the unforgeability of ATok.

Hence, breaking VERSA requires either violating VERSA verified guarantees or breaking VRASED verified guarantees, which should be infeasible to any PPT Adv.

Appendix C includes proofs for Theorems 1, 2, and 3 in accordance to this proof strategy. The rest of this section focuses on VERSA end-to-end implementation goals captured by LTLs in Definitions 5 and 6 as well as their relation to VERSA high-level features discussed in Section III.

| Theorem 1. Definition $4 \land LTL$ 15-17 $\rightarrow$ Definition 5 |
| Theorem 2. Definition $2 \land LTL$ 16-17 $\rightarrow$ Definition 6 |
| Theorem 3. VERSA is secure according to the PfB-game in Definition 4 as long as VRASED is a secure RA architecture according to VRASED security game from 13 |

[Definition 5] states that it globally (always) holds that $ER$ is atomically executed with controlled invocation. That is, whenever an instruction in $ER$ executes ($PC \in ER$), it keeps executing instructions within $ER$ ($PC \in ER$), with no interrupts and no DMA enabled, until $PC$ reaches the last instruction in $ER_{max}$ or an MCU reset occurs. Also, if an instruction in $ER$ starts to execute, it always begins with the first instruction in $ER_{min}$. This formally specifies the Atomic Sensing Operation Execution feature discussed in Section III.

[Definition 6] globally requires that whenever GPIO is successfully read (i.e., without a reset), this read must come from the CPU while $ER$ is being executed. In addition, before this read operation, the following must have happened at least once:

1. Verify succeeded (i.e., $PC = i_{Auth}$);
2. From the time when $PC = i_{Auth}$ until $ER$ starts executing (i.e., $PC = ER_{min}$), no modification to $ER$ and METADATA occurred; and
3. If there was any write to $eKR$ from the time when $PC = i_{Auth}$, until $PC = ER_{min}$, it must have been from Verify, i.e., while $PC \in V.R$.

This formally specifies the intended behavior of the Mandatory Sensing Operation Authorization feature, discussed in Section III.

VIII. EVALUATION & DISCUSSION

In this section, we discuss VERSA implementation details and evaluation. VERSA source code and verification/proofs are publicly available at [33]. Evaluation of verification costs and discussion of VERSA limitations are deferred to Appendix D.

A. Toolchain & Prototype Details

VERSA is built atop OpenMSP430 [50]: an open source implementation of TI-MSP430 [50]. We use Xilinx Vivado to synthesize an RTL description of HardwareMonitor and deploy it on Diligent Basys3 prototyping board for Artix7 FPGA. For the software part (mostly to implement Verify), VERSA extends VRASED software (which computes HMAC over Dev memory) to include a comparison with the received ATok (See Section VIII-C for extension details). We use the NuSMV
**Definition 5.** Atomic Sensing Operation Execution:

\[ G \left( PC \in E \right) \rightarrow \left\{ \left( PC \in E \right) \land \neg irq \land \neg DMA_{en} \right\} W \left[ \left( PC = ER_{max} \right) \lor \text{reset} \right] \]

\[ \land \ G \left( \neg \text{reset} \land \neg \left( PC \in E \right) \lor X(\text{PC} \in E) \rightarrow X(\text{PC} = ER_{min}) \lor X(\text{reset}) \right) \]

**Definition 6.** Mandatory Sensing Operation Authorization:

\[ G \left( \text{Read}_\text{Mem}(\text{GPIO}) \land \neg \text{reset} \right) \rightarrow \left( PC \in E \right) \land \left\{ \left( PC = 1_\text{Auth} \right) \land \left( PC = 1_\text{Auth} \right) \rightarrow \neg \text{Write}_\text{Mem}(ER) \land \neg \text{Write}_\text{Mem}(\text{METADATA}) \land \left( \text{Write}_\text{Mem}(K_{\text{enc}}) \rightarrow (PC \in VR) \right) \lor (PC = ER_{min}) \right\} \]

\[ B \{ \text{Read}_\text{Mem}(\text{GPIO}) \land \neg \text{reset} \} \]

---

Table II reports on Mandatory Sensing Operation Authorization, (a) Additional HW overhead (%) in Number of Look-Up Tables and (b) Additional HW overhead (%) in Number of Registers. Fig. 9 compares VERSA hardware overhead with other low-end security architectures. Fig. 10 shows Verify runtimes on these applications. Assuming a clock frequency of 10MHz (a common frequency for low-end MCUs), Verify runtime ranges from 100 – 200 milliseconds for these applications. The overhead is linear on the binary size.

**B. Hardware Overhead**

Table II reports on VERSA hardware overhead, as compared to unmodified OpenMSP430 and VRASED. Similar to other schemes [18, 22, 17, 16], we consider hardware overhead in terms of additional Look-Up Tables (LUTs) and registers. Extra hardware in terms of LUTs gives an estimate of additional chip cost and size required for combinatorial logic, while extra hardware in terms of registers gives an estimate of memory overhead required by sequential logic in VERSA FSMs. Compared to VRASED, VERSA requires 10% additional LUTs and 2% additional registers. In actual numbers, it adds 255 LUTs and 50 registers to the underlying MCU as shown in Table II.

**C. Runtime Overhead**

VERSA requires any software piece seeking to access GPIO (and \( K_{\text{enc}} \)) to be verified. Consequently, runtime overhead is due to Verify computation which instantiates VRASED. This runtime includes: (1) time to compute \( \sigma \) from equation 8; (2) time to check if \( \sigma = ATOK \); and (3) time to write \( K_{\text{enc}} \) to \( eKR \), when applicable. Naturally the runtime overhead is dominated by the computation in (1) which is proportional to the size of \( ER \).

We measure Verify cost on three sample applications: (1) Simple Application, which reads 32-bytes of GPIO input and encrypts it using One-Time-Pad (OTP) with \( K_{\text{enc}} \); (2) Motion Sensor – available at [51] – which continuously reads GPIO input to detect movements and actuates a light source when movement is detected; and (3) Temperature Sensor – available at [51] which reads ambient temperature via GPIO and encrypts this reading using OTP. We prototype using OTP for encryption for the sake of simplicity noting that VERSA does not mandate a particular encryption scheme. All of these sample applications also include a self-clean-up code executed immediately before reaching their exit point to erase their stack traces once their execution is over.

**D. Comparison with Other Low-End Architectures:**

To the best of our knowledge, VERA is the first architecture related to PfB. However, to provide a point of reference in terms of performance and overhead, we compare VERSA with other low-end trusted hardware architectures, such as SMART 16, VRASED 18, APEX 22, and SANCUS 17. All these architectures provide RA-related services to attest integrity of software on Dev either statically or at runtime. Since PfB also checks software integrity before granting access to GPIO, we consider these architectures to be related to VERSA.

Figure 9 compares VERSA hardware overhead with the aforementioned architectures in terms of additional LUTs and registers. Percentages are relative to the plain MSP430 core total cost. VERSA builds on top of VRASED. As such, it is naturally more expensive than hybrid RA architectures such as SMART and VRASED. Similar to VERSA, APEX also monitors execution properties and also builds on top of RA (in APEX case, with the goal of producing proofs of remote
software execution). Therefore, VERSA and APEX exhibit similar overheads. SANCUS presents a higher cost because it implements RA and isolation features in hardware.

IX. RELATED WORK

There is a considerable body of work (overviewed in Section I) on IoT/CPS privacy. However, to the best of our knowledge, this paper is the first effort specifically targeting PfB, i.e., sensor data privacy on potentially compromised MCUs. Nonetheless, prior work has proposed trusted hardware/software co-designs – such as VERSA – offering other security services. We overview them in this section.

Trusted components, commonly referred to as Roots of Trust (RoTs), are categorized as software-based, hardware-based, or hybrid (i.e., based on hardware/software co-designs). Their usual purpose is to verify software integrity on a given device. Software-based RoTs [53], [54], [55], [56], [57], [58], [59] usually do not rely on any hardware modifications. However, they are insecure against compromises to the entire software state of a device (e.g., in cases where Adv can physically re-program Dev). In addition, their inability to securely store cryptographic secrets imposes reliance on strong assumptions about precise timing and constant communication delays to enable device authentication. These assumptions can be unrealistic in the IoT ecosystem. Nonetheless, software-based RoTs are the only viable choice for legacy devices that have no security-relevant hardware support. Hardware-based methods [60], [61], [62], [63], [64], [65], [66] rely on security provided by dedicated hardware components (e.g., TPM [61] or ARM TrustZone [60]). However, the cost of such hardware is normally prohibitive for low-end MCUs. Hybrid RoTs [67], [68], [69], [70], [71] aim to achieve security equivalent to hardware-based mechanisms, yet with lower hardware costs. They leverage minimal hardware support while relying on software to reduce additional hardware complexity.

Other architectures, such as SANCTUM [35] and Notary [67], provide strong memory isolation and peripheral isolation guarantees, respectively. These guarantees are achieved via hardware support or external hardware agents. They are also hybrid architectures where trusted hardware works in tandem with trusted software. However, we note that such schemes are designed for application computers that support MMUs and are therefore unsuitable for simple MCUs.

In terms of functionality, such embedded RoTs focus on integrity. Upon receiving a request from an external trusted Verifier, they can generate unforgeable proofs for the state of the MCU or that certain actions were performed by the MCU. Security services implemented by them include: (1) memory integrity verification, i.e., remote attestation [16], [17], [18], [19], [20], [21]; (2) verification of runtime properties, including control-flow and data-flow attestation [22], [23], [24], [25], [26], [27], [28], [29], [30]; and (3) proofs of remote software updates, memory erasure, and system-wide resets [30], [31], [32]. As briefly mentioned in Section I due to their reactive nature, they can be used to detect whether Dev has been compromised after the fact, but cannot prevent the compromised entity from exfiltrating private sensor data. VERSA, on the other hand, enforces mandatory authorization before any sensor data access and thus prevents leakage even when a compromise has already happened.

Formalization and formal verification of RoTs for MCUs have gained attention due to the benefits discussed in Sections II and III. VRASED [18] implemented a verified hybrid RA scheme. APEX [22] built atop VRASED to implement and formally verify an architecture for proofs of remote execution of attested software. PURE [30] implemented provably secure services for software update, memory erasure, and system-wide reset. Another recent result [69] formalized and proved the security of a hardware-assisted mechanism to prevent leakage of secrets through timing side-channels due to MCU interrupts. Inline with the aforementioned work, VERSA also formalizes its assumptions along with its goals and implements the first formally verified design assuring PfB.

X. CONCLUSIONS

We formulated the notion of Privacy-from-Birth (PfB) and proposed VERSA: a formally verified architecture realizing PfB. VERSA ensures that only duly authorized software can access sensed data even if the entire software state of the sensor is compromised. To attain this, VERSA enhances the underlying MCU with a small hardware monitor, which is shown sufficient to achieve PfB. The experimental evaluation of VERSA publicly available prototype [33] demonstrates its affordability on a typical low-end IoT MCU: TI MSP430.

ACKNOWLEDGMENTS

The authors sincerely thank S&P’22 reviewers. This work was supported by funding from NSF Awards SATC-1956393 and CICI-1840197, as well as a subcontract from Peraton Labs. Part of this work was conducted while the first author was at the University of California, Irvine.

REFERENCES

[1] R. H. Weber, “Internet of things—new security and privacy challenges,” Computer law & security review, vol. 26, no. 1, pp. 23–30, 2010.
[2] A. Ukil, S. Bandyopadhyay, and A. Pal, “IoT-privacy: To be private or not to be private,” in 2014 IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS). IEEE, 2014, pp. 123–124.
[3] H. Lin and N. W. Bergmann, “IoT privacy and security challenges for smart home environments,” Information, vol. 7, no. 3, p. 44, 2016.
[4] L. Zheng, N. Aithorre, M. Chetty, and N. Feamster, “User perceptions of smart home iot privacy,” Proceedings of the ACM on Human-Computer Interaction, vol. 2, no. CSCW, pp. 1–20, 2018.
[5] P. Porambage, M. Ylianttila, C. Schmitt, P. Kumar, A. Gurtov, and A. V. Vasilakos, “The quest for privacy in the internet of things,” IEEE Cloud Computing, vol. 3, no. 2, pp. 36–45, 2016.
[6] A. L. Neto, A. L. Souza, I. Cunha, M. Nogueira, I. O. Nunes, L. Corta, N. Gentil, A. A. Loureiro, D. F. Aranha, H. K. Patil et al., “Aot: Authentication and access control for the entire iot device life-cycle,” in Proceedings of the 14th ACM Conference on Embedded Network Sensor Systems CD-ROM, 2016, pp. 1–15.
[7] S. Kumar, Y. Hu, M. P. Andersen, R. A. Popa, and D. E. Culler, “J E ED1: Many-to-many end-to-end encryption and key delegation for iot,” in 28th USENIX Security Symposium (USENIX Security 19), 2019, pp. 1519–1536.
A. Seshadri, M. Luk, E. Shi, A. Perrig, L. van Doorn, and P. Khosla, “Pioneer: Verifying code integrity and enacting untrusted code execution on legacy systems,” in ACM SOSP, 2005.

A. Seshadri, M. Luk, and A. Perrig, “SAKE: Software attestation for key establishment in sensor networks,” in DCOSS, 2008.

R. W. Gardner, S. Garera, and A. D. Rubin, “Detecting code alteration by creating a temporary memory bottleneck,” IEEE TIFS, 2009.

Y. Li, J. M. McCune, and A. Perrig, “VIPER: Verifying the integrity of peripherals’ firmware,” in ACM CCS, 2011.

V. D. Gligor and S. L. M. Woo, “Establishing software root of trust unconditionally,” in NDSS, 2019.

N. L. Petroni Jr, T. Fraser, J. Molina, and W. A. Arbaugh, “Copilot — A coprocessor-based kernel runtime integrity monitor,” in USENIX Security Symposium, 2004.

Trusted Computing Group., “Trusted platform module (tpm),” http://www.trustedcomputinggroup.org/work-groups/trusted-platform-module/

X. Kovah, C. Kallenberg, C. Weathers, A. Herzog, M. Albin, and J. Butterworth, “New results for timing-based attestation,” in Proceedings of the IEEE Symposium on Research in Security and Privacy. IEEE Computer Society Press, 2012.

D. Schellekens, B. Wyseur, and B. Preneel, “Remote attestation on legacy operating systems with trusted platform modules,” Science of Computer Programming, vol. 74, no. 1, pp. 13 – 22, 2008.

J. M. McCune, B. J. Paro, A. Perrig, M. K. Reiter, and H. Isozaki, “Flicker: An execution infrastructure for tcb minimization,” in Proceedings of the 3rd ACM SIGOPS/EuroSys European Conference on Computer Systems 2008, 2008, pp. 315–328.

J. M. McCune, Y. Li, N. Qu, Z. Zhou, A. Datta, V. Gligor, and A. Perrig, “TrustVisor: Efficient TCB reduction and attestation,” in IEEE S&P ’10, 2010.

Arm Ltd., “Arm TrustZone,” https://www.arm.com/products/security-on-arm/trustzone 2018.

A. Athalye, A. Belay, M. F. Kaashoek, R. Morris, and N. Zeldovich, “Notary: A device for secure transaction approval,” in Proceedings of the 27th ACM Symposium on Operating Systems Principles, ser. SOSP ’19. New York, NY, USA: Association for Computing Machinery, 2019, p. 97–113. [Online]. Available: https://doi.org/10.1145/3341301.3359661

M. Geden and K. Rasmussen, “Hardware-assisted remote runtime attestation for critical embedded systems,” in 2019 17th International Conference on Security, Privacy and Trust (PST). IEEE, 2019, pp. 1–10.

M. Busi, J. Noorman, J. Van Bulck, L. Galletta, P. Degano, J. T. Mühlberg, and F. Piessens, “Provably secure isolation for interruptible enclave execution on small microprocessors,” in 2020 IEEE 33rd Computer Security Foundations Symposium (CSF). IEEE, 2020, pp. 262–276.

“Mps430 flash memory characteristics,” https://www.ti.com/lit/an/slaa334b/slaa334b.pdf?ts=16384605211489 2018.

“Avr atmega 1284p 8-bit microcontroller,” http://ww1.microchip.com/downloads/en/DeviceDoc/40509.pdf 2009.

E. Aras, M. Ammar, F. Yang, W. Joosen, and D. Hughes, “Microwault: Reusable storage unit for iot devices,” in 2020 16th International Conference on Distributed Computing in Sensor Systems (DCOSS), 2020, pp. 132–140.

**APPENDIX**

A. Clean-up after Program Termination

While VERSA guarantees the confidentiality of sensing operations, it requires the authorized executable $S$ to erase its own stack/heap before its termination. This ensures that unauthorized software can not extract and leak sensitive information from $S$ execution and allocated data. Erasure in this case can be achieved via a single call to libc’s memset function with start address matching the base of $S$ stack and size equal to the maximum size reached by $S$ execution.

The maximum stack size can be determined manually by counting the allocated local variables in small and simple $S$ implementations. To automatically determine this size in more complex $S$ implementations, all functions called within $S$ must update the highest point reached by their respective stacks. Figure 11 shows a sample application that reads 32 bytes of sensor data, encrypts this data using VERSA one-time key $K_{enc}$, and cleans-up the stack thereafter. Line 12 is $S$ entry point ($E_{S,min}$). $S$ first saves the stack pointer to STACK_MIN address. Then, the application function is called, in line 17, application implements $S$ intended behavior. After the application is done, the clean up code (lines 51-53) is called with STACK_MIN as the start pointer and size of 32 + 4 bytes (32 bytes for data variable (in line 39) and 4 bytes for stack metadata).

B. Data Erasure on Reset/Boot

Violations to VERSA properties trigger an MCU reset. A reset immediately stops execution and prepares the MCU core to reboot by clearing all registers and pointing the program counter ($PC$) to the first instruction of PMEM. However, some MCUs may not guarantee erasure of DMEM as a part of this process. Therefore, traces of data allocated by $S$ (including sensor data) could persist across resets.

In MCUs that do not offer DMEM erasure on reset, a software-base Data Erasure ($DE$) can be implemented and invoked it as soon as the MCU starts, i.e., as a part of the bootloader code. In particular, $DE$ can be implemented using memset (similar to lines 51-53) with constant arguments matching the entirety of the MCU’s DMEM. $DE$ should be immutable (e.g., stored in ROM) which is often the case for bootloader binaries. Upon reset, $PC$ must always point to the
first instruction of $DE$. The normal MCU start-up proceeds normally after $DE$ execution is completed.

C. VERSA Composition Proof

In this section, we show that VERSA is a secure PfB architecture according to Definition 4, as long as A) the sub-properties in Construction hold (Theorem 1, 2) and B) VRASED is a secure remote attestation (RA) architecture according to the VRASED security definition in [13] (Theorem 3). Informally, part A) shows that if the machine model and all LTLs in Construction hold, then the end-to-end goals for secure PfB architecture are met, while this does not include the goal of prevention of forging authorization tokens. Part B) handles the latter using a cryptographic reduction, i.e., it shows that an adversary able to forge the authorization token (with more than negligible probability) can also break VRASED according to the RA-game, which is a contradiction assuming the security of VRASED. Therefore, Theorems 1, 3 prove that VERSA is a secure PfB architecture as long as VRASED is a secure RA architecture.

For part A), computer-checked LTL proofs are performed using SPOT LTL proof assistant [46]. These proofs are available at [33]. We present the intuition behind them below.

Proof of Theorem 7 (Intuition). LTL (16) states the legal entry instruction requirement, while LTL (15) states the legal exit instruction requirement in atomicExec. Also, since LTL (15) states that $ER_{max}$ is the only possible exit of the ER without a reset, it implies self-contained execution of ER. Lastly, LTL (17) enforces MCU reset if any interrupt or DMA occurs, which naturally prevents interrupts and DMA actions, as required by atomicExec. These imply the LTL in Definition 5 which stipulates that execution of ER must start with $ER_{min}$ and stays within ER with no interrupts or DMA actions, until $PC$ reaches $ER_{max}$ (causing a reset otherwise).

Proof of Theorem 2 (Intuition). Definition 6(i) requires at least one successful verification of ER before GPIO can be read successfully (without triggering a reset); and (ii) disallows modifications to ER, METADATA, and $K_{enc}$ (other than by VR) in between ER verification subsequent ER execution. LTLs (10) and (11) state that $PC$ must be within ER to read GPIO and disallow GPIO reads by default (including when MCU reset occurs) and after the execution of ER is over ($PC = ER_{max}$). Also, LTL (11) requires (re-)authorization ($PC = I_{Auth}$) of ER after the execution of ER is over ($PC = ER_{max}$). LTL (13) disallows GPIO reads until the (re-)verification whenever ER or METADATA are written. LTL (12) disallows changes to ER and METADATA at the exact time when verification succeeds. LTL (10) guarantees that the execution of ER starts with $ER_{min}$ and LTL (20) guarantees that only the VR code can modify the value in eKR. Thus, these are sufficient imply Definition 6.

For part B), we construct a reduction from the security game of VRASED in [13] to the security game of VERSA according to the Definition 4 i.e., The ability to break the PfB-game of VERSA allows to break the RA-game of VRASED, and therefore, as long as VRASED is a secure RA architecture according to the RA-game, VERSA is secure according to the PfB-game.

Proof of Theorem 2. Denote by $Adv_{PfB}$ an adversary who can win the security game in Definition 4 against VERSA with more than negligible probability. We show that if such $Adv_{PfB}$ exists, then it can be used to construct $Adv_{RA}$ that wins the RA-game with more than negligible probability.

Recall that, to win the PfB-game, $Adv_{PfB}$ must trigger $\top$ as a result of XSensing, which means it reads the sensed data without MCU reset. From the PfB-game step 4 in Definition 4 it can be done in either of the following two ways:

Case 1. $Adv_{PfB}$ executes a new, unauthorized software $S_{Adv}$ which causes XSensing $(S_{Adv}) \rightarrow (\top)$;

Case 2. $Adv_{PfB}$ breaks the atomic execution of an authorized, but not yet executed software, $S_j$, so that it causes XSensing $(S_j) \rightarrow (E, \top)$ such that atomicExec$(E, S_j) \equiv_L$.

Recall that for the instruction set $I_j$ of $S_j$ and a set $E_j$ of execution states, to have atomicExec$(I_j, E_j) \equiv_L$, at least one of four requirements in Definition 5 must be false. Note that the atomic sensing operation execution goal in Definition 5 rules out the probability of Case 2. Specifically, LTL (10) enforces 1), while 2) and 3) are guaranteed by LTL (15). Lastly, 4) is covered by LTL (17).

For Case 1, i.e., to trigger $\top$ by running XSensing, $Adv_{PfB}$ needs to read GPIO without causing an MCU reset. Recall that the Mandatory Sensing Operation Authorization in Definition 6 requires Verify (with input executable in ER) to succeed at least once before reading GPIO. According to VERSA construction, $Adv_{PfB}$ causes Verify$(E, ATok^*, Chal^*)$ to output $\top$, where $ER$ contains $S_{Adv}$ which is an unauthorized software, ATok$^*$ is a valid issued (but never used) token, and Chal$^*$ is its corresponding challenge. Since Verify function is implemented using VRASED to compute HMAC of Chal and ER, such $Adv_{PfB}$ can be directly used as $Adv_{RA}$ to win the RA-game of VRASED. Thus, assuming secure RA architecture VRASED, this is a contradiction, which implies the security of VERSA according to the PfB-game.

D. Extended Evaluation & Discussion

Verification Costs: Formal verification costs are reported in Table 1. We use a Ubuntu 18.04 desktop machine running at 3.4GHz with 32GB of RAM for formal verification. Our verification pipeline converts Verilog HDL to SMV specification language and then verifies it against the LTL properties listed in Construction using the NuSMV model checker (per Section 1). VERSA verification requires checking 11 extra invariants – LTLs (10) to (20) – in addition to VRASED LTL invariants. It also incurs higher run-time and memory usage than VRASED verification. This is due to two additional 16-bit
hardware signals \((ER_{\text{min}}, ER_{\text{max}})\) which increase the space of possible input combinations and thus the complexity of model checking process. However, verification is still manageable in a commodity desktop – it takes around 5 minutes and consumes 340MB of memory.

**VERSA Limitations:**

1) **Shared Libraries:** to verify \(S, Ctrl\) must ensure that \(S\) spans one contiguous memory region \((ER)\) on \(Dev\). If any code dependencies exist outside of \(ER\), VERSA will reset the MCU according to LTL [17]. To preclude this situation, \(S\) must be made self-contained by statically linking all of its dependencies within \(ER\).

2) **Atomic Execution & Interrupts:** per Definition [2] VERSA forbids interrupts during execution of XSensing. This can be problematic, especially on a \(Dev\) with strict real-time constraints. In this case, \(Dev\) must be reset in order to allow servicing the interrupt after DMEM erasure. This can cause a delay that could be harmful to real-time settings. Trade-offs between privacy and real-time constraints should be carefully considered when using VERSA. One possibility to remedy this issue is to allow interrupts as long as all interrupt handlers are: (1) themselves immutable and uninterruptible from the start of XSensing until its end; and (2) included in \(ER\) memory range and are thus checked by Verify.

3) **Possible Side-channel Attacks:** MSP430 and similar MCUs allow configuring some GPIO ports to trigger interrupts. If one of such ports is used for triggering an interrupt, \(Adv\) could possibly look at the state of \(Dev\) and learn information about GPIO data. For example, suppose that a button press mapped to a GPIO port triggers execution of a program that sends some fixed number of packets over the network. Then, \(Adv\) can learn that the GPIO port was activated by observing network traffic. To prevent such attacks, privacy-sensitive quantities should always be physically connected to GPIO ports that are not interrupt sources (these are usually the vast majority of available GPIO ports). Other popular timing attacks related to cache side-channels and speculative execution, are not applicable to this class of devices, as these features are not present in low-end MCUs.

4) **Flash Wear-Out:** VERSA implements Verify using VRASED. As discussed in Section II-C the authentication protocol suggested by VRASED requires persistent storage of the highest value of a monotonically increasing challenge/counter in flash. We note that flash memory has a limited number of write cycles (typically at least 10,000 cycles [70], [71]). Hence, a large number of successive counter updates may wear-out flash causing malfunction. In VRASED authentication, the persistent counter stored in flash is only updated following successful authentication of \(Ctrl\). Therefore, only legitimate requests from \(Ctrl\) cause these flash writes, limiting the capability of an attacker to exploit this issue. Nonetheless, if the number of expected legitimate calls to Verify is high, one must select the persistent storage type or (alternatively) use different flash blocks once a given flash block storing the counter reaches its write cycles’ limit. For a more comprehensive discussion of this matter, see [72].

**VERSA Alternative Use-Case:**

VERSA can be viewed as a general technique to control access to memory regions based on software authorization tokens. We apply this framework to GPIO in low-end MCUs. Other use-cases are possible. For example, a VERSA-like architecture could be used to mark a secure storage region and grant access only to explicitly authorized software. This could be useful if \(Dev\) runs multiple (mutually distrusted) applications and data must be securely shared between subsets thereof.