A Novel Synthesis Algorithm for Reversible Circuits

Mehdi Saeedi, Mehdi Sedighi, Morteza Saheb Zamani
Quantum Design Automation Group, Computer Engineering Department
Amirkabir University of Technology
Tehran, Iran
{msaeedi, msedighi, szamani}@aut.ac.ir

Abstract—In this paper, a new non-search based synthesis algorithm for reversible circuits is proposed. Compared with the widely used search-based methods, our algorithm is guaranteed to produce a result and can lead to a solution with much fewer steps. To evaluate the proposed method, several circuits taken from the literature are used. The experimental results corroborate the expected findings.

1. INTRODUCTION

An n-input, n-output, fully specified Boolean specification is called reversible if it maps each input assignment to a unique output assignment. It has been shown that using conventional irreversible logic gates leads to energy dissipation, regardless of the underlying circuit [11, 2]. Today, reversible logic design has received considerable attention in various research areas [3]-[5].

Reversible logic synthesis is defined as the ability to generate a circuit from a given reversible specification. The synthesis of reversible circuits is significantly more complex than the synthesis of traditional irreversible gates [6] and it is one of the most recent research problems.

In this paper, a non-search based synthesis method for reversible circuits is proposed. The rest of the paper is organized as follows: In Section 2, basic concepts are presented. Previous work on reversible logic synthesis is reviewed in Section 3. Our synthesis algorithm is presented in Section 4. Experimental results are reported in Section 5 and finally, Section 6 concludes the paper.

2. BASIC CONCEPT

An n-input, n-output gate is called reversible if it realizes a reversible function. Previously, various reversible gates with different functionalities have been proposed [7]-[9]. Among them, CNOT-based gates comprise an important class of reversible gates [10]-[18] which are also considered in this paper and denoted as follows:

Definition 1: An n-input, n-output CNOT gate CNOT(x1,x2,...,xn) passes the first n-1 lines unchanged. These lines are referred to control lines. This gate flips the nth line if the control lines are all one. In other words, we have: x_{c} = x_{i} (i < n), \ x_{c} = \overline{x_{i}} \ (i = n), \ x_{c} = \overline{x_{1}} \wedge \ldots \wedge \overline{x_{n}} \wedge \overline{x_{n}}. Some authors [12] assume that complementation can also be internal to a CNOT-based gate. Therefore, it is possible to have a CNOT_{j}(a,b,c) gate to refer to c_{out}=c \odot a \odot \overline{b}, \ a_{out}=a \text{ and } b_{out}=b.

In the following section, previous algorithms for reversible circuit synthesis are reviewed.

3. PREVIOUS WORK

Several algorithms have recently been proposed to synthesize a reversible circuit. Toffoli in [9] presented an algorithm to implement a function using CNOT-based gates. In [10], a new incremental approach was presented using shared binary decision diagrams for representing a reversible specification and measuring circuit complexity. Some authors used transformation-based methods to optimize the synthesized results of other algorithms [11]-[13].

The authors of [14] investigated a number of techniques to synthesize optimal and near-optimal reversible circuits that require little or no temporary storage. They also provided some properties about even and odd permutation functions. As the size of a reversible circuit can be large, a practical algorithm for reversible circuit synthesis may become extremely difficult.

Due to the lack of a systematic method, search-based algorithms are widely used for reversible circuit synthesis where an extensive exploration is required to find a possible implementation of the circuit (for example see [15]-[17]). In order to guide the search process, the authors of [18] and [19] considered the use of spectral techniques to select the best possible candidate based on a predefined cost function. However, as search-based algorithms evaluate all possible gates to find an implementation of the circuit, they cannot be used to synthesize large functions.

In the following section, we propose a non-search based synthesis algorithm for reversible circuits which produces a solution for a given specification without evaluation of all possible gates during each step.

4. SYNTHESIS ALGORITHM

Based on the definition of a reversible specification, it can be said that a reversible Boolean specification of size n maps the set of integers \{0, 1, ..., 2^n-1\} onto itself probably with different order where the \(j\)th integer represents the \(j\)th minterm. For example, the reversible specification shown in Fig. 1-a may be represented as the set of integers \{2, 7, 0, 1, 6, 3, 4, 5\}.

In this paper, the \(i\)th input (output) variable is denoted as \(a_i\) (\(f_i\)). In addition, a general reversible specification of size \(n\) is shown as \(F(a_1,a_2,...,a_n) = (f_1,f_2,...,f_n)\). Assume that a set of CNOT-based gates \((g_1,g_2,...,g_l)\) is used to produce \(f_i (i = 1,...,n)\) from its corresponding \(a_i\) as shown in Fig. 1-b. Since the circuit is reversible, one can use the same set of gates in the reverse order, i.e. \((g_1,g_2,...,g_l)\), to produce \(a_i\) from \(f_i\).
Lemma 1: (a) Applying an output translation to a given reversible function $f$ produces a new function $g$ which can be expressed as an output translation of $f$. (b) Applying an output translation on a reversible circuit will also be an output translation of $f$. (a) A possible reversible specification of size 3, (b) producing $n$ minterm pairs each output variable $f_i$ will be transformed to its corresponding $a_i$.

As each output translation is a reversible gate, the result of applying an output translation to a reversible circuit will also be reversible. Furthermore, by using an output translation only one output variable (i.e. the last one) is changed and the others are left unchanged.

Figure 1. (a) A possible reversible specification of size 3, (b) producing $n$ minterm pairs.

Definition 2: The application of a reversible CNOT-based gate at the output side of a reversible specification $F$ is called “output translation”. Therefore, after using several output translations each output variable $f_i$ will be transformed to its corresponding $a_i$.

Lemma 1: (a) Applying an output translation to a given specification $F$ exchanges the location of $2^k$ minterm pairs where $k \leq n-1$. (b) Conversely, exchanging the location of $2^{k-1}$ minterm pairs with the following properties has the same result as applying an output translation

\[
\text{CNOT}(f_1, f_2, \cdots, f_{i-1}, f_{i+1}, \cdots, f_n) \to F
\]

where $i \in \{1 \ldots n\}$ and $m \leq n$:

- all of the $2^k$ minterms have the same value on $m$ particular bit locations.
- the two minterms of each pair differ only in one bit position.

Proof: (Case a): Assume that an output translation

\[
\text{CNOT}(f_1, f_2, \cdots, f_{i-1}, f_{i+1}, \ldots, f_n)
\]

is applied to $F$ where $f_k$ for $k \in \{1 \ldots m\}$ can also be a complemented function. It can be easily verified that this output translation changes $f_{i,m}$ to $f_{i,m} = \oplus f_k$ where the value of $f_{i,m}$ is 1 for only $2^{k}$ (i.e. $n-m+1$) minterms. As a result, by using

\[
\text{CNOT}(f_1, f_2, \cdots, f_{i-1}, f_{i+1}, \ldots, f_n)
\]

the location of these $2^{k}$ minterms are changed. Moreover, it can be checked that

\[
\text{CNOT}(f_1, f_2, \cdots, f_{i-1}, f_{i+1}, \ldots, f_n)
\]

exchanges the locations of all $2^{k-1}$ minterm pairs $m_i : f_{i,m} = 1$ and $m_i : f_{i,m} = 0$.

(Case b): Since there are $2^k$ minterm pairs which have the same value on their $m-1$ bits, there are $2^{k-1}$ minterm pairs each of which differs only in one bit position. Therefore, exchanging the location of these pairs has the same effect as applying an output translation

\[
\text{CNOT}(f_1, f_2, \cdots, f_{i-1}, f_{i+1}, \ldots, f_n)
\]

where $i \in \{1 \ldots m\}$ and $m \leq n$.

Based on the previous definitions and lemma, the goal of our reversible synthesis algorithm is to generate a set of output translations with a specific order which when applied to the reversible specification $F$, generates $a_i$ from $f_i$. Fig. 2 shows our synthesis algorithm.

Example 1: Consider a reversible specification $F(a_1,a_2,a_3) = (0,1,2,3,7,5,6,4)$ defined as the first and the second columns of Fig. 3.

\[
\begin{array}{cccccccc}
  a_1 & a_2 & a_3 & f_1 & f_2 & f_3 & f_4 & f_5 \\
  0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
  0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
  1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\
  1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\end{array}
\]

Figure 2. Our synthesis algorithm

The following example explains the proposed algorithm in more details:

**Step 1:** Select the first variable (i.e. $a_1$). It can be verified that the minterms of $a_1$ are placed at their right positions. Therefore, $i$ should be incremented to select the second variable (i.e. $a_2$). In addition, it can be seen that the first four minterms of $a_1$ are also positioned correctly. So, set $j = 5$ and check the $5^{th}$ minterm of $f_5$ (i.e. 1) and $a_2$ (i.e. 0). As these minterms are not equal, the $6^{th}$ minterm of $F$ (i.e. 101) should be selected. Note that the $5^{th}$ and the $6^{th}$ minterms differ only in their second variable. Furthermore, the minterm 101 (i.e. $6^{th}$ minterm) is below 111 (the $5^{th}$ minterm) in $F$. Therefore, these two
minterms are exchanged by the algorithm. Then, set \( j=7 \) as the 6th minterm has been visited previously. However, the 7th minterm was also placed correctly which leads to set \( j=8 \) to verify the last minterm of \( a_5 \). Note that the second variable of this minterm is wrong. However, correcting it needs to change the location of the 8th minterm (i.e. 110) which is at its right position above the 6th minterm. Therefore, the algorithm does nothing to and goes to the next step. The third column in Fig. 3 shows the specification of \( F \) after this translation.

**Step 2:** Select the third variable (i.e. \( a_1 \)). Start with \( j=5 \) as the first four minterms were placed correctly. It can be checked that the 5th minterm of \( f_j \) (i.e. 1) and \( a_j \) (i.e. 0) are not equal. Therefore, the 8th minterm of \( F \) (i.e. 100) should be selected. Note that these two minterms differ only in their third variable. Furthermore, the minterm 100 (the 8th minterm) is below 101 (the 5th minterm) in \( F \). Therefore, these two minterms are exchanged. Other minterms of \( f_j \) (i.e. \( j=6 \) and 7) are left unchanged. The forth column in Fig. 3 shows the specification of \( F \) after this translation.

**Step 3:** Select the second variable (i.e. \( a_2 \)) as the first variable needs no consideration (see Step 1). Based on the previous two steps and the proposed algorithm, it can be easily checked that the locations of the 6th and the 8th minterms are exchanged. Since after the third translation, we have \( f_i=a_k \) for each \( i\in 1\ldots n \), the algorithm is finished. The fifth column in Fig. 3 shows the specification of \( F \) after this translation.

In order to find the CNOT-based implementation of each output translation, one can use the results of the previous translation and Lemma 1 to find each gate. Fig. 4 shows the implementation of each output translation and the final circuit.

![CNOT-based implementation](image)

Figure 4. The CNOT-based implementation of each output translation for (a) Step 1, (b) Step 2, (c) Step 3 and (d) the final circuit

As each output translation changes only one \( f_i \) \((i=1\ldots n)\), if the previous output translation placed the minterms of the \( k^{th} \) variable at their right locations, the current output translation applied to another variable would not change their locations. Furthermore, it is important to note that the result of applying the proposed algorithm is a set of CNOT-based gates which should be applied in the reverse order to the input variables \((a_1, a_2, \ldots, a_n)\) to produce the outputs \((f_1, f_2, \ldots, f_n)\).

**Theorem 1:** The proposed algorithm will converge to a possible implementation after several steps.

**Proof:** Consider a reversible specification \( F \) of size \( n \). Assume that after the \( i^{th} \) step, several minterms which are represented as a set \( \Sigma \), are placed at their right positions and in the \((i+1)^{th}\) step, the algorithm works on the \( k^{th} \) variable \((k\in \Sigma)\). Suppose that the \( k^{th} \) variable of a minterm, i.e. the \( m^k \) (\( m\in \Sigma \)) minterm, is not correct. Accordingly, the algorithm finds a minterm placed at location \( p \) which differs from the \( m^k \) mintern only in its \( k^{th} \) variable. If \( p\in \Sigma \) and \( p<m \), the algorithm does nothing to avoid instability in minterm locations. However, as the \( m^k \) minterm is placed at a wrong position (for example, the position of the \( q^k \) minterm, \( q\notin \Sigma \)), there must be another minterm, i.e. the \( q^k \) minterm, which should be exchanged with the \( m^k \) minterm during the next steps. Therefore, the algorithm does not finish at the current step and the algorithm will reach the other cases, i.e. \( p\notin \Sigma \) or \( p\in \Sigma \) and \( p=m \). For these cases, the algorithm exchanges the location of the \( p^k \) minterm with that of the \( m^k \) minterm. Then, the \( k^{th} \) variable of the \( m^k \) minterm will be correct and the algorithm moves forward to check other minterms. As each output translation does not change the results of the previous ones, the algorithm will gradually place all minterms at their right positions. Therefore, the algorithm will lead to a valid result.

By the previous theorem, we show that the proposed algorithm will converge after several steps. In order to compare the time complexity of our proposed approach with the search based methods assume that a possible CNOT-based implementation of a reversible specification \( F \) of size \( n \) needs at most \( h \) gates. It can be verified that \( n\times 2^{n-1} \) possible gates must be evaluated to simplify \( F \) at each step of a search-based method. Therefore, a search-based algorithm evaluates \( n\times 2^{n-1} \) or \( O(n\times 2^n) \) gates in the worst case. On the other hand, the proposed method considers \( h \) output translations, i.e. gates, in the worst case where for each translation at most \( 2^n \) minterms are considered. As a result, the time complexity of our algorithm is \( O(h\times 2^n) \).

Compared with the search-based methods [15]-[17], the proposed algorithm needs much fewer steps to synthesize a given specification. In the following section, the experimental results are shown.

5. Experimental Results

Our proposed algorithm was implemented in C++. Due to lack of space, we only maintained CNOT gate control and target lines. For example, we use \((a,b,c)\) meaning \( CNOT_{(a,b,c)} \). To evaluate the proposed method, we use the examples of [17]. The results of using our method and two previous search-based algorithms [15], [17] are shown in Table I. As shown in this table, the proposed algorithm not only has the ability to produce a result for all of the attempted specifications but also can reach the result with much fewer steps.

6. Conclusions

In this paper, a new non-search based synthesis algorithm was proposed which requires fewer steps to synthesize a given reversible specification. In order to evaluate the algorithm, we used several examples taken from the literature. It was shown that the proposed approach can lead to a result for all of the circuits very fast. The natural next step for future work seems to be working on the improvement of the resulting synthesized circuits possibly by combining the proposed approach and the search-based methods. Efforts to reach this goal are under way.

REFERENCES
[1] R. Landauer, “Irreversibility and Heat Generation in the Computing Process,” *IBM Journal*, vol. 5, pp. 183-191, July 1961.

[2] C. Bennett, “Logical Reversibility of Computation,” *IBM Journal*, vol. 17(6), pp. 525-532, November 1973.

[3] G. Schrom, “Ultra-Low-Power CMOS Technology,” PhD Thesis, Technischen Universität Wien, June 1998.

[4] E. Knill, R. Laamme, and G. J. Milburn, “A Scheme for Efficient Quantum Computation with Linear Optics,” *Nature*, pp. 46-52, January 2001.

[5] M. Nielsen and I. Chuang, “Quantum Computation and Quantum Information” Cambridge University Press, 2000.

[6] A. Mischenko and M. Perkowski, “Logic synthesis of Reversible Wave Cascades,” *IWLS*, June 2002, pp. 197-202.

[7] R. Feynman, “Quantum Mechanical Computers,” *Optic News*, 11:11-20, 1985.

[8] E. Fredkin, and T. Toffoli, “Conservative Logic,” *International Journal of Theoretical Physics*, 21:219-253, 1982.

[9] T. Toffoli. “Reversible computing,” Tech memo MIT/LCS/TM-151, MIT Lab for Comp. Sci, 1980.

[10] P. Kerpotop, “A New Heuristic Algorithm for Reversible Logic Synthesis,” *DAC*, pp. 834-837, 2004.

[11] K. Iwama, and Y. Kambayashi, and S. Yamashita, “Transformation Rules for Designing CNOT-Based Quantum Circuits,” *DAC*, pp.419-424, 2002.

[12] D. Maslov, C. Young, D. M. Miller, and G. W. Dueck, “Quantum Circuit Simplification Using Templates,” *DATE*, pp. 1208-1213, 2005.

[13] V. V. Shende, A. K. Prasad, K. N. Patel, I. L. Markov and J. P. Hayes, "Scalable Simplification of Reversible Circuits," *IWLS*, 2003.

[14] V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of Reversible Logic Circuits," *TCAD*, vol. 22(6), pp. 710-722, 2003.

[15] P. Gupta, A. Agrawal, and N. K Jha, “An Algorithm for Synthesis of Reversible Logic Circuits,” *TCAD*, November 2006.

[16] M. Saeedi, M. Sedighi, M. Saheb Zamani, “A New Methodology for Quantum Circuit Synthesis: CNOT-Based Circuits as an Example,” *IWLS*, 2007.

[17] M. Saeedi, M. Saheb Zamani, M. Sedighi, “On the Behavior of Substitution-Based Reversible Circuit Synthesis Algorithms: Investigation and Improvement,” *ISVLSI*, 2007.

[18] D. M. Miller, D. Maslov, and G. W. Dueck, “A Transformation Based Algorithm for Reversible Logic Synthesis,” *DAC*, pp. 318-323, 2003.

[19] D. M. Miller, G. W. Dueck, "Spectral Techniques for Reversible Logic Synthesis," *RM*, 2003.

**TABLE I.** The results of using the proposed synthesis method versus two search-based algorithms

| Circuit # | Specification | Number of Gates | Number of Searched Nodes | Our Synthesized Circuits |
|-----------|---------------|-----------------|--------------------------|-------------------------|
|           |               | Our Algorithm   | [15][17] & Steps (our algorithm) | [15]                 |
| [17] 1    | (1,0,3,2,5,7,4,6) | 6 4             | 48 15 11 (f, f, f, f, f, f, f, f) |
| 2 2       | (7,0,1,2,3,4,5,6) | 3 3             | 24 300 761 (f, f, f, f) |
| 3 3       | (0,1,2,3,4,6,5,7) | 3 3             | 24 10 7 (f, f, f) |
| 4 4       | (0,1,2,3,4,5,6,7) | 7 5             | 56 786 156 (f, f, f) |
| 5 5       | (0,1,2,3,4,5,6,7,9,10,11,12,13,14,15) | 15 7 | 240 8256 9515 (f, f, f, f, f)| |
| 6 6       | (1,2,3,4,5,6,7,0) | 3 3             | 24 4 4 (f, f, f) |
| 7 7       | (1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,0) | 4 4 | 64 5 5 (f, f, f, f) (f, f, f, f) |
| 8 8       | (0,7,6,9,4,11,10,13,8,15,11,12,3,2,5) | 3 4 | 48 139 230 (f, f, f) |
| 9 9       | (3,6,2,5,7,1,0,4) | 8 7             | 64 66 - (f, f, f, f) |
| 10 10     | (1,2,7,5,6,3,0,4) | 8 6             | 64 77 - (f, f, f, f) |
| 11 11     | (4,3,0,2,7,5,6,1) | 8 7             | 64 4387 - (f, f, f, f) (f, f, f, f) |
| 12 12     | (7,5,2,4,6,1,0,3) | 6 7             | 48 352 - (f, f, f, f) |
| 13 13     | (6,2,14,13,3,11,10,7,0,5,8,1,15,12,4,2) | 23 15 | 368 678 - (f, f, f, f) (f, f, f, f) |
| Avg.      |                | 7.46 5.76 | 87.38 1159 |