LHNN: Lattice Hypergraph Neural Network for VLSI Congestion Prediction

Bowen Wang\textsuperscript{1}, Guibao Shen\textsuperscript{2}, Dong Li\textsuperscript{3}, Jianye Hao\textsuperscript{3}, Wulong Liu\textsuperscript{3}, Yu Huang\textsuperscript{4}, Hongzhong Wu\textsuperscript{4}, Yibo Lin\textsuperscript{5}, Guangyong Chen\textsuperscript{6}, Pheng Ann Heng\textsuperscript{1}

\textsuperscript{1}Department of Computer Science and Engineering, The Chinese University of Hong Kong, \textsuperscript{2}Guangdong Provincial Key Laboratory of Computer Vision and Virtual Reality Technology, Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, \textsuperscript{3}Huawei Noah’s Ark Lab, \textsuperscript{4}Huawei Hisilicon, \textsuperscript{5}Department of Computer Science at Peking University, \textsuperscript{6}Zhejiang Lab, Zhejiang University

bowenwang@link.cuhk.edu.hk

ABSTRACT

Precise congestion prediction from a placement solution plays a crucial role in circuit placement. This work proposes the lattice hypergraph (LH-graph), a novel graph formulation for circuits, which preserves netlist data during the whole learning process, and enables the congestion information propagated geometrically and topologically. Based on the formulation, we further developed a heterogeneous graph neural network architecture LHNN, jointing the routing demand regression to support the congestion spot classification. LHNN constantly achieves more than 35% improvements compared with U-nets and Pix2Pix on the F1 score. We expect our work shall highlight essential procedures using machine learning for congestion prediction.

1 INTRODUCTION

The global placement stage determines the fundamental physical layout of electronic cells on very-large-scale-integrated (VLSI) circuits, impacting the overall design performance while accounting for the major time consumption in the circuit design cycle. Given a placement solution, the global router in a routability-driven placement model is utilized to generate a congestion map, which is a binary mask identifying regions where routing demand exceeds routing capacity. The placer will accordingly optimize the correlated movable cell position to reduce both the wire length and the congestion, and repeat the above cycle iteratively until convergence to produce a placement solution [1]. Employing a global router, e.g. NCTU-GR 2.0 [2] can generate precise congestion maps. However, with the growth of circuit scale and complexity, time consumption tends to be unacceptable when utilizing a global router in the placement cycle to obtain the congestion map. In contrast, alternative methods for fast estimations of routing demand such as RUDY [3] exist but are not reliable when identifying congestion areas.

Figure 1: (a) Notations being used in this work. (b) Congestion condition of a G-cell influences others geometrically and topologically

Recently, due to the need for the "shift-left" in circuit design, researchers begin to seek alternative solutions in machine learning [4] [5] to achieve accurate and fast congestion map prediction. Current machine learning models commonly follow a two-phase workflow. First, based on domain knowledge, human experts generate various local features on the circuit using predefined functions on netlist. Then, based on the generated features, a specific model, e.g. convolution neural network (CNN) model is designed to predict either the routing demand map or the congestion map [6].

Several issues exist in current models. First, netlist on circuits is represented by converting net connections to crafted features on the local unit area. Critical netlist information can be overlooked and no longer available during this process. Moreover, routing demand and routing congestion are valuable complementary supervision signals, while current models only consider either of them as the learning target. Most importantly, the receptive field for CNN models is expanded purely on geometrical space, where a deep model is needed to capture the long-range connections. However, feature interactions between geometrically distant areas also commonly exist due to topological connections by nets. Figure 1 (b) uses an example circuit with 2 nets to illustrate the two ways of feature interaction, supposing the 4 grid cells (G-cells) \{3A, 3B, 3C, 3D\} are congesting. For the blue net, knowing it is fully covered by congesting G-cells \{3A, 3B\}, the best solution is to re-route its wire to geometrically nearest G-cells \{2A, 2B\} outside of the congested...
area. For the red net, observing that part of it is covered by congesting G-cells [3C, 3D], wires need to be routed to other positions according to the net coverage, namely detouring the congesting area while minimizing the total wire length. Therefore, wires are routed over [1C, 1D, 1E] because these G-cells are topologically connected with the congested G-cells, even if geometrically distant.

This work proposes to address the limitations induced by the current machine learning workflow. We target to reserve full netlist information during the whole learning process, fully utilize the supervision of demand map and congestion map, and facilitate more appropriate receptive field expansion. Our key contributions are summarized as follows:

- We design the lattice hypergraph (LH-graph), a heterogeneous graph for VLSI circuits by combining hypergraph and lattice graph, which better preserves the netlist data while allowing the message to be propagated both in geometric space and in topological space. Most of the conventional features can be automatically generated during this process.
- We propose Lattice Hypergraph Neural Network (LHNN), a heterogeneous graph neural network based on our graph formulation. By using multi-head supervision, two related tasks, i.e., routing demand regression and congestion classification, are jointly learned.
- We achieve more than 35% improvements on F1 score over CNN models on the ISPD 2011 & DAC 2012 challenge datasets.

2 PRELIMINARIES AND RELATED WORKS

2.1 General Terms of VLSI Circuit

We introduce some essential terms in VLSI using the example circuit shown in Figure 1(a). In this work, we generally distinguish movable cells with terminal cells, where the position of cells needs to be optimized or have been finalized during floor-planning, respectively. PINS are connectors on side of cells, and nets are a set of pins incident to a wire. Grid cells (G-cells) are rectangular units on circuits where cells are placed, usually represented as a pixel.

We further introduce grid nets (G-nets), a set of G-cells that can fully contain the net coverage. Using the red net in Figure 1 as an example, we first identify the bounding box of all pins, plotted as the dashed red rectangular. The respective G-net is the set of all 8 G-cells filled with red. Wires are most likely to be routed within the G-net to minimize the total wire length.

2.2 Machine Learning Methods for Congestion Prediction

Machine learning methods are drawing the attention of VLSI design automation researchers due to their ability to fast forecast possible congestion regions of a placement layout. After the early exploration of the machine learning methods [4], due to the natural 2D planar structure of circuits, some CNN-based models [5-9] have been applied to the task. These models highly rely on hand-designed features based on domain knowledge, such as net density map, RUDY map, and pin density map [5]. Using crafted features could give a strong advantage for some models, while also putting a model at risk of losing important features from netlist data, which is no longer available in the latter learning process. Moreover, the receptive field of CNN models is expanded in geometrical space, where netlist-induced connections of different G-cells are completely missing.

More recently, the emergence of Graph Neural Network (GNN) triggered applications of undirected homogeneous graphs models on routing congestion prediction, since a VLSI circuit can be naturally represented by a graph. For example, CongestionNet [10] treats each cell as a node and net as an edge, then applies GAT to predict the routing demand on each cell based on netlist connection. [11] treats each G-cell as a node, then applies GraphSAGE for the grid-like graph it formed for congestion prediction. These simple graph formulations cannot capture the geometrical and topological connections of circuits at the same time. Besides GNN architectures on simple graphs, various models operating on more advanced graph structures are recently under development. RGCN [12] operates on heterogeneous graphs which have different types of nodes and relations. HyperGCN [13] deals with hypergraphs, which can connect more than one node. The proposed model, LHNN is based on the RGCN framework and further developed by extending the concept of HyperGCN using the MPNN [14] pipeline.

3 GRAPH FORMULATION AND ANALYSIS

This section presents the formulation of the LH-graph, a heterogeneous graph for the VLSI circuit. We furthermore illustrate that commonly used features are automatically encoded in our graph formulation, and can be recovered simply by a one-step message passing through our graph structure.

3.1 Graph Formulation

As illustrated in Figure 2(b) and (c), we propose to use a lattice graph to enable the message flow in geometrical space. We regard each G-cell as a node and add an edge between two nodes if the respective two G-cells are adjacent. In the meantime, we use hypergraphs to facilitate the long-range information transfer in topological space. We regard each G-cell as a hypergraph node and treat each G-net as a hyperedge that connects all G-cells it contains. Finally, we use the heterogeneous graph to combine the hypergraph and the lattice graph, while preserving the representational space difference between the two types of graphs.

Formally, we formulate the circuit as LH-graph, a heterogeneous graph defined by \( G = (V_c, V_n, A, H) \) as Figure 2(d) shows. We define \( V_c \in \mathbb{R}^{N_c \times d_k} \) and \( V_n \in \mathbb{R}^{N_n \times d_k} \), where \( N_c, N_n \) are the number of G-cells and G-nets respectively, with \( d_k, d_n \) as the number of feature channels for G-cell and G-net. The i-th G-cell node feature is represented by \( V_c(i, \cdot), \) i.e. the i-th row of \( V_c \), G-net node features are stored in the same way. Moreover, \( A \in \mathbb{R}^{N_c \times N_n} \) and \( H \in \mathbb{R}^{N_n \times N_n} \) are the adjacency matrix of lattice graph part and that of hypergraph part, respectively. Elements of the matrix \( A \) are defined as \( A_{ij} = 1 \) if two G-cells are adjacent to each other, and \( A_{ij} = 0 \) otherwise. Similarly, the elements of matrix \( H \) are defined as \( H_{ij} = 1 \) if G-cell \( i \) is contained by G-net \( j \), and \( H_{ij} = 0 \) otherwise.

Based on the above definitions, we respectively denote the hypergraph part degree matrix for G-cell nodes and G-net nodes stored in the same way. Moreover, \( \mathbf{D} \) and \( \mathbf{B} \) are the adjacency matrix of lattice graph part and that of hypergraph part, respectively.
lattice graph part degree matrix for G-cell nodes as $\mathcal{D} \in \mathbb{R}^{N_G \times N_G}$, where $\mathcal{D}_{ii} = \sum_{c_i \in c} A_{ic}$.

The lower part of Figure 2(d) illustrates the schema of our constructed graph. To be specific, two types of vertices, { G-net, G-cell }, are included in the heterogeneous graph. Three different types of relations are preserved among these nodes, which are { G-cell to G-net, G-net to G-cell, G-cell to G-cell }. Thereby, nodes and edges of different types are allowed to be distinguishable in different representation spaces [15].

In this work, we assign four channels of features to G-net nodes $V_n$, which are spanH: the number of unit length the G-net cover horizontally; $\text{span}_V$: the number of unit length the G-net cover vertically; $n_{\text{pin}}$: the number of pins in the respective net; $\text{Area}_c$: the number of G-cells in G-net, equalling to $\text{span}_H \times \text{span}_V$. For G-cell features $V_c$, following the definition in [5], we include horizontal/vertical net density map, pin density map while adding the terminal cell mask: a binary mask on whether the G-cell is covered by a terminal cell.

### 3.2 Connection with Crafted Features

With LH-graph, many effective features in CNN models can be recovered by a one-step message passing on G-net to G-cell relation. Take the net density map as an example. Figure 2(a) illustrates the generation process of this kind of feature. Net density map consists of two channels: horizontal/vertical net density, amount to the density of nets over each G-cell in horizontal/vertical direction. The feature is constructed based on the hypothesis that wires would be routed over each G-cell under an evenly distributed probability along the same direction. More specifically, the value of horizontal net density for each G-cell is generated by iterating each G-cell in each G-net and adding $\frac{1}{\text{span}_H}$ to each G-net node, the generation procedure of horizontal net density value on the G-cell node is equivalent to a one-step sum aggregated message passing on G-net to G-cell relation.

Using similar principle, RUDY map can be approximated by adding $\frac{n_{\text{pin}} \times (\text{span}_H \times \text{span}_V)}{\text{Area}_c}$, and pin density map is in expectation equal to adding $\frac{n_{\text{pin}}}{\text{Area}_c}$. LH-graph can simply recover these two features by assigning $n_{\text{pin}}$, $\text{span}_H$, and $\text{span}_V$ to the G-net features, and use multilayer perceptron (MLP) to replace the aggregation function. Note that with multi-step message passing on LH-graph, more complex node embeddings that involve multi-step neighborhood features can be generated, attaining higher representational power.

### 4 THE LHNN ARCHITECTURE

Based on the LH-graph, in this section, we present the LHNN architecture as shown in Figure 3. The model is mainly composed of two phases: the encoding phase and the joint learning phase. Three main blocks: FeatureGen block, HyperMP block, and LatticeMP block are used to build the architecture. Messages will only be transferred on certain types of relations according to the block type. The encoding phase of LHNN will generate G-net and G-cell representations that preserve the underlying graph structure of circuits. The joint learning phase will joint the supervise signal from the routing demand map to support the congestion prediction.

#### 4.1 Feature Generation Block

To ensure our model can achieve the ability to replenish or transcend essential hand-crafted features, in Figure 3(b), we deploy feature generation (FeatureGen) block as an analogy of the common feature generation process. We use MLPs with residual connections $\{f_n^{(1)}, f_c^{(1)}\}$ to transform input feature of G-cell and G-net to the embedding vectors of the hidden dimension. Next, we aggregate the G-net feature to its connected G-cells based on the G-net to G-cell relation $G_{nc}$ and fuse with the original transformed G-cell features with another linear layer. The process can be formally described as:

$$V_c^{(1)} = f_c^{(1)}\left(f_c^{(1)}(V_c^{(0)})||G_{nc}(f_n^{(1)}(V_n^{(0)}))\right),$$

(1)

$$V_n^{(1)} = f_n^{(1)}\left(f_n^{(1)}(V_n^{(0)})\right),$$

(2)

where $G_{nc} = K$, $||$ denotes concatenation, $f_n^{(1)}$, $f_c^{(1)}$ represent the transformations after graph aggregation.

#### 4.2 Hypergraph Message Passing Block

FeatureGen block is followed by stacks of hypergraph message passing (HyperMP) blocks and is carried out by operating among
We further added stacks of lattice graph message passing (LatticeMP) blocks, shown in Figure 3(c). In HyperMP blocks, message passing is constrained by G-nets coverage, based on the assumption that wires will most likely be routed within the bounding box of nets. However, as illustrated in the blue net of Figure 3(b), information of routing demand can also be passed to geometric neighborhoods of the G-net when all its G-cells meet physical capacity. We therefore use the LatticeMP block to realize this message passing pattern. LatticeMP block operates solely on the G-cell to G-net relation, where a = \( A^{-1} A \), along with a skip connection.

4.4 Jointing Supervision

The necessity of placement optimization only exists in congested areas, rather than every G-cells with relatively high routing demand. However, simply using congestion maps as supervised labels can lead to sub-optimal performance. It is because that this procedure thresholds the real routing demand value on each G-cell into a binary value, leading to significant supervision information missing. In the meantime, simply thresholding predictions from the demand map regression model commonly result in an undesirable result, because the demand values between congestion areas and non-congestion areas are extremely close.

To improve the performance of congestion area prediction, we propose to preserve the supervision signal from routing demand via the joint learning phase as Figure 3 shows. Let \( G_{cl} = \{ c_{i} \}_{i=1}^{N_c} \) and \( \tau_{reg} = \{ \tau_{i} \}_{i=1}^{N_{\tau}} \) be the sets of predictions of congestion condition and demand value for each G-cell respectively, with subscript \( n \) representing the \( n \)-th G-cell in training set. Let \( G_{cls} = \{ g_{cls} \}_{i=1}^{N_{cls}} \) and \( \gamma_{cls} = \{ \gamma_{i} \}_{i=1}^{N_{\gamma}} \) be the ground truth of congestion map and routing demand map. We equally treat the two tasks by setting the objective loss function \( L \) as:

\[
L = L_{reg} + L_{cls},
\]  

\[ (3) \]
Table 1: Dataset Information

| Split     | Circuit ID       | Data Info Average | Congestion Rate (%) |
|-----------|------------------|-------------------|---------------------|
| Training  | 2.3,4,7,10       | 866K              | Superblue           |
|           | 12,14,16,18,19   | 847K              | ACC                 |
| Testing   | 1,5,6,9,11       | 897K              | 311K                |
|           | 406K             | 406K              | 17.38               |
| Total     | All designs      | 873K              | 857K                |
|           | 343K             | 93.82             | 95.46               |
|           |                  |                   | Congestion          |

where $\mathcal{L}_{reg}$ and $\mathcal{L}_{cls}$ denotes regression and classification loss, using Mean Square Error (MSE) loss and Binary Cross Entropy (BCE) loss, respectively. Empirically, the congestion classification task suffers a lot from label imbalance. Therefore, we add a hyperparameter $\gamma \in (0, 1]$ to reduce the loss of each non-congesting G-cells, relieving the tendency of predicting each G-cells as non-congested. We thereby achieve better performance than solely relying on the congestion map by preserving both supervision signals.

5 EXPERIMENTAL RESULTS

5.1 Experimental Settings

Dataset. We conduct experiments on ISPD 2011 [16] and DAC 2012 [17] contest benchmarks, and have 15 different VLSI designs in total. We use 10 for training and 5 for testing, and run DREAMPlace [18] on each of the designs to generate placement solutions. Then, we further apply NCTU-GR 2.0 [2] to attain horizontal/vertical routing demand maps, and set the congestion maps as a binary indicator according to whether the horizontal/vertical routing demand of the G-cell exceeds the circuit’s capacity. These two kinds of maps are regarded as labels in Eq.4 and 5, respectively.

We further notice that experiments on the random splitting of the dataset lead to extremely large performance variation, because the average congestion condition of the training set may largely differ from the testing set. To avoid the ambiguity caused by the domain transfer effect, we iterate all 10:5 splits and fix our split that minimizes the average congestion rate difference between the training set and testing set. Finally, the average ratio of congested G-cell is 17.38% in both sets. We use the same split for all experiments, and summarize the dataset statistics in Table 1.

Evaluations metrics. We use two primary metrics F1 score (F1) and accuracy (ACC) to evaluate model performances. For all models, we fix the number of training epochs and repeat each experiment under different random seeds for 5 times. We report the average and standard deviation of two metrics on the final epoch over the testing set. Note that some circuits can have zero congestion rate, which F1 score will always turn out to be zero, holding back the average F1 score results.

Models Configurations. We implement our model using the Deep Graph Library (DGL) [19] in PyTorch with an NVIDIA Tesla T4 GPU. Our model applies 2 layers of stacking HyperMP block and 5.2 Model Comparison and Visualization

To evaluate our model performance while discover the true factor that affects the congestion prediction performance, we implement 3 conventional models for comparison. To assess the effectiveness of local crafted features, we formulate a conventional 4-layer MLP with residual connection for each G-cell as the vanilla baseline, using common hyper-parameters as LHNN. To validate the importance of receptive field expansion in topological connection, we further compare our model with U-net[20] and Pix2Pix[21] using the top PyTorch implementations in Github 3, which are widely acknowledged effective models in pixel-wise classification tasks. For U-Net and Pix2Pix, 256 × 256 crop size is adopted during training and testing. We treat G-cell features as the four-channel input for each model, and use congestion mask as the prediction label, applying the label balance factor $\gamma$ the same as LHNN.

The experimental results are listed in Table 2. Uni-channel indicates that we are solely predicting horizontal congestion map, and duo-channel refers to predicting horizontal/vertical congestion maps at the same time. We first notice that our LHNN significantly outperforms all baseline models in all metrics, for both uni-channel

Table 2: Model comparison results on ISPD 2011 & DAC 2012

| Model     | F1 score | ACC | F1 score | ACC |
|-----------|----------|-----|----------|-----|
| Uni-channel |          |     | Duo-channel |     |
| 4-layer MLP | 32.58±0.37 | 94.29±0.13 | 28.95±0.64 | 94.27±0.10 |
| Pix2Pix | 30.20±0.53 | 93.82±0.26 | 28.31±0.54 | 93.13±0.13 |
| U-net | 29.75±3.03 | 94.45±0.19 | 29.52±3.27 | 92.28±0.45 |
| LHNN(Ours) | 40.89±1.82 | 95.46±0.11 | 37.48±2.34 | 94.77±0.13 |

Figure 4: Visualization of model performance comparison.
and duo-channel tasks. The F1-score of LHNN achieves astonishing 37.44% improvements over U-net, and 35.39% over Pix2Pix for the uni-channel experiment, indicating the effectiveness of our graph formulation and architecture. Furthermore, we notice that hand-crafted features are sufficiently informative, where simple MLP operates on completely local features can already achieve comparable performance with U-net. The result indicates that solely relying on geometrical message passing while abandoning the topological connections induced by netlist is not sufficient for the congestion prediction task. We visualize the uni-channel prediction results for SuperBlue 5, 6, and 9 in Figure 4, whose congestion rates are 1.43%, 1.13%, and 47.70% respectively. We notice that LHNN manifest to distinguish circuits of different congestion level, while conventional models tend to generate a more averaged congestion condition among different circuits, increasing false positives in low congestion circuits and false negatives in high congestion circuits.

5.3 Ablation Studies

To further confirm the effectiveness of all our components, we perform ablation studies based on the uni-channel task. The top part indicates the existence of our key components. If no tick in FeatureGen, HyperMP, LatticeMP module, we remove every edge of correlated relation types in the respective block, verifying the significance of topological and geometrical message passing. The linear and residual layer in the block is preserved to keep the depth and parameter number of the model approximately the same. No ticking in the jointing module indicates the removal of the entire regression branch, validating the effectiveness of routing demand map supervision. No ticking in the G-cell feature module indicates setting the pin density, net density channels in G-cell to be zero, challenging our argument that some G-cell features can be recovered or enhanced.

From the results, we notice that removing HyperMP block edges leads to the most drastic downfall of model performance, where most topological connection in G-cells exists within this block. Removing LatticeMP block edges also leads to a significant F1 score reduction. These results prove our argument that the receptive field needs to be expanded via topological space and horizontal space. Secondly, removing the regression branch can also largely drop the model performance, providing evidence that the demand map contains important supervise signals to our model that cannot be ignored. Finally, we notice that even when we only keep the terminal mask feature in the G-cell, our model can still achieve 38.02 ± 4.57 in F1 score, while MLP, U-net, and Pix2Pix can completely fail in this setting. This affirms our statement that the removed G-cell features can be automatically recovered by our graph formulation.

| Module Name | Model |
|-------------|-------|
| FeatureGen  | ✓     | ✓     | ✓     | ✓     | ✓     |
| HyperMP     | ✓     | ✓     | ✓     | ✓     | ✓     |
| LatticeMP   | ✓     | ✓     | ✓     | ✓     | ✓     |
| Jointing    | ✓     | ✓     | ✓     | ✓     | ✓     |
| G-cell Feature | ✓     | ✓     | ✓     | ✓     | ✓     |

\[
\text{Table 3: Ablation study on uni-channel experiments}
\]

\[
\begin{array}{|l|c|c|c|c|c|}
\hline
\text{F1} & 40.89 & 38.99 & 32.53 & 36.52 & 35.72 & 38.02 \\
\hline
\text{F1\textsubscript{Validation}} \% & 0 & -4.65 & -20.45 & -10.69 & -12.64 & -7.02 \\
\hline
\end{array}
\]

6 CONCLUSION

In this work, we formulate a novel heterogeneous graph structure LH-graph for VLSI routing congestion prediction during the placement stage. Based on the formulated graph, we develop LHNN, a model that can perform message passing between G-cells both in geometrical space and in topological space, and jointly learn the routing demand regression and congestion classification. We validate the effectiveness of the proposed key components by comparing experiments and ablation studies on ISPD 2011 and DAC 2012 datasets. LHNN significantly outperforms conventional methods that solely rely on local or geometrical space message passing, and is much benefited from jointly learning two labels. We believe our work reveals crucial behaviors to be noticed in the development of future machine learning models for routability-driven placement.

ACKNOWLEDGMENT

The work is supported by the National Key Research and Development Program of China(2020YFB1313900), Guangdong Provincial Basic and Applied Basic Research Fund - Regional Joint Fund (2020B1515130004), the National Natural Science Foundation of China (Project No. 62006219) and the Key Fundamental Research Program of Shenzhen (JCYJ20210324115601004).

REFERENCES

[1] M.-K. Hsu et al., “NTUplaces4: A novel routability-driven placement algorithm for hierarchical mixed-size circuit designs,” TCAD, vol. 33, no. 12, pp. 1914–1927, 2014.
[2] W.-H. Liu et al., “NCTU-GR 2.0: Multithreaded collision-aware global routing with bounded-length maze routing,” IEEE TCAD, vol. 32, no. 5, pp. 709–722, 2013.
[3] P. Spindler et al., “Fast and accurate routing demand estimation for efficient routability-driven placement,” in DATE, pp. 1–6, IEEE, 2007.
[4] A. F. Trabrizi et al., “A machine learning framework to identify detailed routing short violations from a placed netlist,” in DAC, pp. 1–6, IEEE, 2018.
[5] J. Chen et al., “PROS: A plug-in for routability optimization applied in the state-of-the-art commercial eda tool using deep learning,” in ICCAD, pp. 1–8, IEEE, 2020.
[6] M. B. Alwied et al., “High-definition routing congestion prediction for large-scale FPGAs,” in ASP-DAC, pp. 26–31, IEEE, 2020.
[7] Z. Xie et al., “RouteNet: Routability prediction for mixed-size designs using convolutional neural network,” in ICCAD, pp. 1–8, IEEE, 2018.
[8] A. Al-Hyari et al., “A deep learning framework to predict routability for FPGA circuit placement,” TRET, vol. 14, no. 3, pp. 1–28, 2021.
[9] R. Liang et al., “Dec hotspot prediction at sub-10nm process nodes using customized convolutional network,” in ISPD, pp. 135–142, 2020.
[10] R. Kirby et al., “CongestionNet: Routing congestion prediction using deep graph neural networks,” in VLSI-Soc, pp. 217–222, IEEE, 2019.
[11] X. Chen et al., “Detailed routing short violation prediction using graph-based deep learning model,” IEEE Trans. Circuits Syst. II Express Briefs, 2021.
[12] M. Schlichtkrull et al., “Modeling relational data with graph convolutional networks,” in ESWC, pp. 593–607, Springer, 2018.
[13] N. Yadati et al., “HyperGCN: A new method of training graph convolutional networks on hypergraphs,” NeurIPS, vol. 32, 2019.
[14] J. Güler et al., “Neural message passing for quantum chemistry,” in IJML, pp. 1263–1272, PMLR, 2017.
[15] Z. Hu et al., “Heterogeneous graph transformer,” in Proceedings of The Web Conference 2020, pp. 2704–2710, 2020.
[16] N. Viswanathan et al., “The ispd-2011 routability-driven placement contest and benchmark suite,” in Proc. ISPD, pp. 141–146, 2011.
[17] N. Viswanathan et al., “The dac 2012 routability-driven placement contest and benchmark suite,” in DAC, pp. 774–782, IEEE, 2012.
[18] Y. Lin et al., “Dresplace: Deep learning toolkit-enabled gsp acceleration for modern vlii placement,” IEEE TCAD, vol. 40, no. 4, pp. 748–761, 2020.
[19] M. Wang et al., “Deep graph library: Towards efficient and scalable deep learning on graphs,” 2019.
[20] O. Ronneberger et al., “U-net: Convolutional networks for biomedical image segmentation,” in MICCAI, pp. 234–241, Springer, 2015.
[21] P. Isola et al., “Image-to-image translation with conditional adversarial networks,” in Proc. CVPR, pp. 1125–1134, 2017.