Identification of the major cause of endemically poor mobilities in SiC/SiO$_2$ structures

Xiao Shen$^1$ and Sokrates T. Pantelides$^{1,2}$

$^1$Department of Physics and Astronomy, Vanderbilt University, Nashville, TN 37235, USA
$^2$Oak Ridge National Laboratory, Oak Ridge, TN 37831, USA

ABSTRACT

Materials with good carrier mobilities are desired for device applications, but in real devices the mobilities are usually limited by the presence of interfaces and contacts. Mobility degradation at semiconductor-dielectric interfaces is generally attributed to defects at the interface or inside the dielectric, as is the case in Si/SiO$_2$ structures, where processing does not introduce detrimental defects in the semiconductor. In the case of SiC/SiO$_2$ structures, a decade of research focused on reducing or passivating interface and oxide defects, but the low mobilities have persisted. By invoking theoretical results and available experimental evidence, we show that thermal oxidation generates carbon di-interstitial defects inside the semiconductor substrate and that they are a major cause of the poor mobility in SiC/SiO$_2$ structures.

---

Materials that demonstrate high carrier mobilities are broadly and actively studied for their novel properties and potential applications. Latest examples include graphene$^1$, epitaxial SrTiO$_3$ film$^2$, and GaAs quantum wells$^3$. For practical applications, the relevant mobility is usually affected by the presence of interfaces. In particular, Si is the semiconductor of choice for microelectronics largely because thermal oxidation naturally leads to abrupt$^4$ Si/SiO$_2$ interfaces with benign defects, namely Si dangling bonds that are easily passivated by H. Virtually every other semiconductor is handicapped by the lack of a dielectric with good interfacial properties for the fabrication of metal-oxide-semiconductor field-effect transistors (MOSFETs) with large carrier mobilities. Silicon devices, however, are not very suitable for high-power, high-field or high-temperature applications because of the small energy gap and low thermal conductivity. Silicon carbide, especially the 4H polytype, has all the right features for such applications, including the unique feature that its native oxide is also SiO$_2$. Unlike the Si case, however, carrier mobilities at the SiC/SiO$_2$ interfaces are much smaller than their values in pure bulk SiC. More specifically, in Si/SiO$_2$ structures mobilities after H anneal are typically 50% of their bulk value whereas mobilities in thermal SiC/SiO$_2$ structures, after post-oxidation treatments, are at best 10-15% of the value in pure bulk 4H-SiC$^5,6$.

A key difference between oxidation of Si and SiC, both of which produce SiO$_2$, is that in the SiC case large amounts of C atoms are released$^7,8$. It is generally believed that C atoms leave as CO or CO$_2$ through the growing oxide$^9$. Residual C atoms in the SiC-SiO$_2$ interface region have been invoked as the primary origin of interfacial defects that limit electron mobilities$^{10-13}$. During the 1990’s oxidation of SiC followed by post-oxidation anneal in oxygen produced structures with electron mobilities of order 1-10 cm$^2$/V-s, compared with bulk values of ~800 cm$^2$/V-s in pure
bulk 4H-SiC. In the last ten years, extensive experimental investigations led to significant improvements through post-oxidation annealing (POA) in NO\textsuperscript{14,15} or H\textsuperscript{16}. Even better mobilities were obtained recently by incorporating Na or P either during oxidation or by POA\textsuperscript{5,6}. Still, the best mobilities obtained by oxidation of SiC are only 10-15% of the bulk value.

In a 2008 paper reviewing critical issues in SiC for power devices\textsuperscript{16}, Agarwal and Haney put forward a “conjecture” that defects in the SiC carbide that may be introduced during oxidation, high-temperature anneals, or ion implantation may contribute significantly to mobility degradation, but no particular defects were singled out. In 2008 and 2009, Zheleva \textit{et al.} reported the presence of a “transition layer” in the SiC immediately adjacent to the SiC/SiO\textsubscript{2} interface with excess C concentrations as high as 20\%, and found a dependence of the electron mobility on the thickness of the transition layer\textsuperscript{17,18}. Subsequent theoretical simulations, however, found that such amount of excess carbon is likely to result in amorphization and C segregation\textsuperscript{19}.

There are good reasons, however, to expect non-negligible concentrations of C atoms to enter the SiC substrate as interstitials because the calculated migration barrier for C interstitials in SiC is only 0.5 eV\textsuperscript{20}. Evidence in support of this hypothesis is provided by the recent experimental data of Hiyoshi and Kimoto\textsuperscript{21}. Prior to oxidation, they used deep-level transient spectroscopy (DLTS) and detected the so-called Z\textsubscript{1/2} and EH\textsubscript{5/6} deep centers, which are generally believed to be the C vacancy or a carbon-vacancy-related defect\textsuperscript{22}. After oxidation and removal of the oxide, they find that the concentration of these defects is substantially reduced, while another defect appears and grows to a significant concentration. They identified that defect as the so-called HK0 defect that had been detected in earlier work\textsuperscript{23} and suggested that the HK0 defect is related to C or Si interstitials.

We note for comparison that during Si oxidation, Si interstitials (Si\textsubscript{i}) are known to be emitted into both the Si substrate and the growing SiO\textsubscript{2} layer\textsuperscript{24}. Excess Si atoms in Si are generally benign, as they diffuse with no energy barrier in the presence of electron-hole excitations\textsuperscript{25} and the binding energy of di-interstitials (Si\textsubscript{i})\textsubscript{2} is relatively small, of order 1.8 eV\textsuperscript{26}, so that their formation at oxidation temperatures (850–1100°C) is unlikely. Carbon di-interstitials (C\textsubscript{i})\textsubscript{2} in SiC, on the other hand have a much larger binding energy, 5-6 eV\textsuperscript{27,28}, because of the formation of a strong double C bond\textsuperscript{28}. A typical structure of (C\textsubscript{i})\textsubscript{2} is shown in Fig. 1. We recently performed finite-temperature simulations of a dilute C concentration in SiC and found that di-interstitial formation is rapid and barrierless\textsuperscript{19}. We propose, therefore, that considerable concentrations of \textit{immobile} C di-interstitials form in the SiC substrate during SiC oxidation and that in fact the HK0 center is the C di-interstitial. In the remainder of this paper, we examine in detail the properties of C di-interstitials and invoke both theoretical results and available experimental data to make the case that C di-interstitials is a major cause of mobility degradation in thermal SiC/SiO\textsubscript{2} structures.
Figure 1. A typical structure of carbon di-interstitial cluster \((C_i)_2\) in bulk 4H-SiC. Left: Top view. Right: Side view. Silicon atoms are in blue, lattice carbon atoms are in brown, and interstitial carbon atoms are in copper. The planar bonding structure of \((C_i)_2\) shows that the two interstitial carbon atoms are sp\(^2\)-hybridized, and are connected by a C=C double bond.

Recently, Devynck \textit{et al.} calculated the energy levels for one \((C_i)_2\) defect using hybrid density functional, and found that it has four energy levels in the band gap: a \((-/-)\) level at \(E_v-0.04\) eV, a \((-/0)\) level at \(E_c-0.23\) eV, a \(+/0\) level at \(E_v+0.71\) eV, and a \(++/+\) level at \(E_v+0.49\) eV\(^{29}\). We note that the defect is negatively charged in n-type material and positively charged in p-type material, whereby it always limits carrier mobilities by Coulomb scattering.

Now let us examine the experimental reports of substrate traps. We already noted that data by Hiyoshi and Kimoto support the notion that C atoms are emitted into the SiC substrate and that, after annihilating possible C vacancies, lead to the formation of the HK0 defect. This defect is characterized by a level at \(E_v+0.78\) eV, which matches well the theoretical \((+/0)\) level of the C di-interstitial at \(E_v+0.71\) eV. However, the \((++/+\) transition level, predicted to be at \(E_v+0.49\) eV\(^{29}\), is not observed\(^{21}\), probably because it may be somewhat lower than the theoretical prediction and the temperature in the DLTS experiment was not low enough to observe it. It is known, on the other hand, that the HK0 center anneals in Ar at 1400 °C\(^{30}\), which is consistent with the large (5~6 eV) binding energy of \((C_i)_2\)^\(^{27,28}\). The annealing behavior of the HK0 center also rules out the di-carbon antisite \((C_2)_\text{Si}\), since it is known to have smaller binding energy (~4 eV) and anneals out at lower temperature (1000 °C)^\(^{31}\).

Besides thermal oxidation, the HK0 center can also be created by reactive ion etching (RIE) followed by annealing\(^{30}\), ion-implatation followed by annealing\(^{32}\), and electron irradiation followed by annealing\(^{23}\). These processes create C interstitials inside SiC or at the surface. Furthermore, in the electron irradiation experiment, HK0 defects are created when the electron energy is above the carbon displacement threshold but below the Si displacement threshold\(^{23}\). This result rules out a possible role of Si interstitials and gives additional support for the notion that the HK0 center is a carbon interstitial cluster.
It is noteworthy that, while Al and Ne implantations followed by annealing create HK0 centers in SiC, N implantation does not\textsuperscript{32}. Identification of the HK0 defect as (C\textsubscript{i})\textsubscript{2} provides an explanation of this observation: Prior theoretical study proposed that nitrogen interstitial N\textsubscript{i} can passivate (C\textsubscript{i})\textsubscript{2} defect at the interface\textsuperscript{10}. The analysis of Ref. 10 was based on equilibrium configurations. Here we carried out quantum molecular dynamical (QMD) simulations to examine the non-equilibrium evolution of the system containing of N\textsubscript{i} and the C\textsubscript{i}. The net conclusion is that N\textsubscript{i} interacts with both C\textsubscript{i} and (C\textsubscript{i})\textsubscript{2}, thwarting the formation of stable (C\textsubscript{i})\textsubscript{2}. In particular, N\textsubscript{i} binds to (C\textsubscript{i})\textsubscript{2} but then the complex releases a C\textsubscript{i} (Fig. 2). Thus, either N\textsubscript{i} attacks any HK0 that may have formed or simply captures the diffusive C\textsubscript{i} interstitials and pre-empts HK0 formation.

Figure 2. A quantum molecular dynamical (QMD) simulation showing a nitrogen interstitial N\textsubscript{i} attacking a carbon di-interstitial cluster (C\textsubscript{i})\textsubscript{2} in bulk 4H-SiC. Left: Starting position with N\textsubscript{i} bound to (C\textsubscript{i})\textsubscript{2} forming N\textsubscript{i}(C\textsubscript{i})\textsubscript{2} complex. (Only short carbon-carbon and carbon-nitrogen bonds are shown.) Right: The complex breaks and one carbon atom has been emitted as a single interstitial C\textsubscript{i}.

Tadjer et al. have reported a hole trap located in the SiC epilayer in 4H-SiC MOS capacitors and transistors\textsuperscript{33}. The energy level of the hole trap is found to overlap with the Al acceptor level in SiC, which is around E\textsubscript{v}+0.22 eV\textsuperscript{34}. This hole trap may correspond to the (++/+) transition level of (C\textsubscript{i})\textsubscript{2}. If this assignment is correct, then the absence of the (++/+) level in the data of Ref. 21 can be naturally explained, because the temperature range of the DLTS measurement reported in Ref. 21 is likely not low enough to observe this defect level.

Mooney and co-workers, using C-V and constant-capacitance DLTS (CCDLTS) measurements distinguished the traps in n-type 4H- and 6H-SiC MOS capacitors into oxide traps, real interface traps, and SiC substrate traps\textsuperscript{35}. In NO annealed samples, the area densities of SiC substrate traps are found to be in the order of 10\textsuperscript{12} cm\textsuperscript{-2}, which is comparable to the densities of remaining oxide and interface traps. The substrate traps in 4H-SiC are found to have energy levels within 0.1 eV below the 4H-SiC conduction band. We propose that these traps correspond to the (-/0) and/or (--
(-) transition level of (C\textsubscript{i})\textsubscript{2} defect. Furthermore, unlike oxide traps and interface traps, whose densities decrease during NO annealing, the substrate trap densities increase during NO anneals. Although the experimental uncertainties are not available for those numbers, we suspect that the increase of substrate traps during NO anneal may be real. It is known that NO annealing dissolves carbon clusters at the SiC/SiO\textsubscript{2} interface\textsuperscript{36}. This increase of substrate traps during NO anneal may be the result of dissolved carbon diffusing into the SiC and forming more (C\textsubscript{i})\textsubscript{2}.

Dautrich, Lenahan and Lelis, using spin-dependent recombination (SDR) method, observed high concentration of deep level defects in 4H-SiC/SiO\textsubscript{2} MOSFETs below the SiC/SiO\textsubscript{2} interface into the SiC bulk\textsuperscript{37}. The g-value for the observed defects is 2.0023, close to the g-value of a C dangling bond observed in disordered SiC (g=2.0027), suggesting that the electron wave functions are localized on C atoms, which can be either sp\textsuperscript{3} bonded carbon or sp\textsuperscript{2} bonded carbon\textsuperscript{38}. The former is consistent with the tentative assignment of a Si vacancy given by the authors of Ref. 36, the latter is consistent with our hypothesis of (C\textsubscript{i})\textsubscript{2} defect. Further studies are required to clarify the nature of the observed C dangling bonds.

The CCDLTS data reported in Ref. 35 show that the area density of substrate traps is about 10\textsuperscript{12} cm\textsuperscript{-2}/eV. The assignment of these traps to (C\textsubscript{i})\textsubscript{2} clusters is consistent with the total interface density profile deduced from hi-lo C-V measurements\textsuperscript{11,39}. The high concentration of total interface trap density near conduction band measured in n-type MOS capacitors may contain contributions from the (-/0) and (-/-) levels of (C\textsubscript{i})\textsubscript{2} clusters in the substrate. The high density of D\textsubscript{TT} in the lower part of the band gap (0.5~1.0 eV above valence band) measured in p-type MOS capacitors may come from the (0/+1) level, and high density of D\textsubscript{TT} near valance band may contain contribution from the (++/+) level of (C\textsubscript{i})\textsubscript{2} clusters.

In principle, atomic H should passivate the (C\textsubscript{i})\textsubscript{2} defect by attacking the C=C double bond and forming C-H bonds. However, post-oxidation annealing with atomic hydrogen has no effect on all the three groups of D\textsubscript{TT} mentioned from (C\textsubscript{i})\textsubscript{2}\textsuperscript{10,39}. This result can be explained as follows: In SiC, the stable form of hydrogen is H\textsuperscript{+} in p-type sample and H\textsubscript{2} in intrinsic and n-type samples, and only H\textsuperscript{+} has a sufficiently low diffusion barrier\textsuperscript{10}. Therefore, in n-type MOS capacitors, due to the low diffusivity of H\textsubscript{2}, H cannot be incorporated into the substrate to passivate the (C\textsubscript{i})\textsubscript{2} defects; in p-type MOS capacitors, H can be incorporated as H\textsuperscript{+}, but the (C\textsubscript{i})\textsubscript{2} defects are also positively charged, whereby passivation is ineffective.

Okamoto et al.\textsuperscript{6} found that the post-oxidation annealing (POA) with POCl\textsubscript{3} significantly decreases the D\textsubscript{TT} near the conduction band to the order of 10\textsuperscript{11} cm\textsuperscript{-2}/eV, which is much more effective than POA with NO. The difference between the effect of P and N annealing is still inconclusive. Nevertheless, the (C\textsubscript{i})\textsubscript{2} substrate trap picture provides a possible explanation. The present calculations show that, like N, P also can attack the (C\textsubscript{i})\textsubscript{2} defect and therefore reduce its concentration. However, while the diffusion of N into SiC is difficult\textsuperscript{41}, it has been shown that P can be easily incorporated into SiC. Diffusion of P from the surface into bulk 3C-SiC has been reported by Tin et al.\textsuperscript{42}. Therefore, the more effective reduction of D\textsubscript{TT} may be a result of the more effective incorporation of passivators into the substrate.

Besides post-oxidation annealing techniques, recent experimental results reported by Ciobanu et al.\textsuperscript{43}, Poggi et al.\textsuperscript{44}, and Dhar et al.\textsuperscript{45} show that pre-oxidation N implantation reduces D\textsubscript{TT} near the conduction band of SiC to the order of 10\textsuperscript{11} cm\textsuperscript{-2}/eV. We note that pre-oxidation N implantation
is more effective in reducing $D_{\text{IT}}$ than POA with N, which can be naturally explained if $(C_i)_2$ defects exist in the substrate. While POA with N is effective for passivating $(C_i)_2$ and other carbon clusters at the interface or in the oxide, it has little effect on the substrate defects because it is difficult to incorporate N from the surface. Meanwhile, implantation introduced plenty of N in the substrate, which can attack $(C_i)_2$ clusters and/or prevent their formation by capturing the injected $C_i$. We note that the latter process is more likely, since the oxidation temperature is not high enough to activate N diffusion.

The present proposal of $(C_i)_2$ in SiC as a major cause of low channel mobility suggests that deposited oxides, which avoid the emission of $C_i$, should yield higher mobility. However, SiC MOS structures with directly deposited SiO$_2$ may suffer from a poor interface and oxide quality, and post-deposition anneal often introduces additional oxidation of SiC$^{46}$. In 2008, Hatayama et al. reported a remarkably high mobility that corresponds to ~35% of bulk value in SiC MOSFETs with deposited Al$_2$O$_3$ gate oxide$^{47}$. The devices were fabricated by forming an ultrathin (~1 nm) layer of thermal SiO$_2$ and then depositing a ~70nm layer of Al$_2$O$_3$. The very thin thermal SiO$_2$ may have ensured a good interface with SiC while generated very little $C_i$. It is also reported that the channel mobility decreases rapidly when the thickness of thermal oxide increase to about 2 nm. This may due to the formation of a substantial concentration of $(C_i)_2$ in the substrate, since more $C_i$ are generated by oxidation.

In summary, we propose that the carbon di-interstitial cluster $(C_i)_2$ in SiC, generated by pairing of carbon interstitials during oxidation, is a major cause of the low channel mobility of thermally grown SiC MOSFETs. It is an example of “channel traps”, whose density, $D_{\text{CT}}$, should be minimized to improve the device performance. This defect can account for the SiC substrate traps reported in four independent experiments. Latest post-oxidation annealing and pre-oxidation implantation experiments are consistent with this picture. A recent report of very high mobility SiC MOSFETs with ultrathin thermal SiO$_2$ and deposited Al$_2$O$_3$ gate oxide also supports the present proposal.

Methods

We carried out finite-temperature QMD simulations using density functional theory. We employ the Perdew-Burke-Ernzerhof (PBE)$^{48}$ version of the generalized-gradient approximation (GGA) exchange-correlation functional for most calculations. We use projector augmented wave (PAW) potentials$^{49}$ and plane wave basis as implemented in the Vienna Ab-initio Simulation Package (VASP code)$^{50}$. The calculations are done in a $3 \times 4 \times 1$ 96 atoms supercell of 4H-SiC. Static calculations with plane-wave cutoff of 400 eV and $2 \times 2 \times 2$ Brillouin zone sampling are carried out to relax the structures. For QMD simulations, the plane-wave cutoff is 300 eV, and the Brillouin zone sampling is done with $\Gamma$ point only. The time step for QMD simulations is set to 0.5 femto-second. The simulation shown in Fig. 2 consists of heating the system to 2200 °C in 2.2 ps and performing constant temperature QMD for 3.9 ps.

Acknowledgement
We thank A. F. Basile, P. M. Mooney, Y. S. Puzyrev, B. R. Tuttle, and J. R. Williams for helpful discussions. This work is supported by NSF GOALI grant DMR-0907385 and by the McMinn Endowment at Vanderbilt University. Computational resources are provided by the National Science Foundation through TeraGrid resources under grant number TG-DMR100022.

References

1. L. Liao, Y.C. Lin, M. Bao, R. Cheng, J. Bai, Y. Liu, Y. Qu, K. L. Wang, Y. Huang, and X. Duan, Nature 467, 305 (2010).

2. J. Son, P. Moetakef, B. Jalan, and O. Bierwagen, Nature Materials 9, 482 (2010).

3. S. Wiedmann, G. M. Gusev, O. E. Raichev, A. K. Bakarov, and J. C. Portal, Phys. Rev. Lett. 105, 026804 (2010).

4. L. Tsetseris and S. T. Pantelides, Phys. Rev. Lett. 97, 116101 (2006).

5. H. O. Olafsson, G. Gudjonsson, P. A. Nilsson, E. O. Sveinbjornsson, H. Zirath, T. Rodle, R. Jos, Electron. Lett. 40, 508 (2004).

6. D. Okamoto, H. Yano, K. Hirata, T. Hatayama, and T. Fuyuki, Mater. Res. Soc. Symp. Proc. 1246, B06-06 (2010).

7. M. Di Ventra and S. T. Pantelides, Phys. Rev. Lett. 83, 1624 (1999).

8. J. M. Knaup, P. Deak, T. Frauenheim, A. Gali, Z. Hajnal, and W. J. Choyke. Phys. Rev. B. 71, 235321 (2007).

9. S. Wang, M. Di Ventra, S. G. Kim, and S. T. Pantelides, Phys. Rev. Lett. 86, 5946 (2007).

10. S. Wang, S. Dhar, S-R. Wang, A.C. Ahyi, A. Franceschetti, J.R. Williams, L.C. Feldman and S.T. Pantelides, Phys. Rev. Lett. 98, 026101 (2007).

11. V. V. Afanas'ev, F. Ciobanu, S. Dimitrijev, G. Pensl, and A. Stesmans, J. Phys. Condens. Matter 16, S1839 (2004).

12. P. Deak, J. M. Knaup, T. Hornos, C. Thill, A. Gali, and T. Frauenheim. J. Phys. D 40, 6242 (2007).

13. F. Devynck and A. Pasquarello, Physica B 401, 556, (2007).

14. G. Y. Chung, C. C. Tin, J. R. Williams, K. McDonald, M. Di Ventra, S. T. Pantelides, L. C. Feldman, and R. A. Weller, Appl. Phys. Lett. 76, 1713 (2000).

15. P. Jamet, S. Dimitrijev, and P. Tanner, J. Appl. Phys. 90, 5058 (2001).

16. A. Agarwal and S. Haney, J. Electro. Mater. 37, 646 (2008).
17 T. Zheleva, A. Lelis, G. Duscher, F. Liu, I. Levin, and M. Das, Appl. Phys. Lett. 93, 022108 (2008).

18 T. L. Biggerstaff, C. L. Reynolds, T. Zheleva, A. Lelis, D. Habersat, S. Haney, S.-H. Ryu, A. Agarwal, and G. Duscher, Appl. Phys. Lett. 95, 032108 (2009).

19 X. Shen, M. P. Oxley, Y. Puzyrev, B. R. Tuttle, G. Duscher, and S. T. Pantelides, J. Appl. Phys. in press.

20 M. Bockstedte, A. Mattausch, and O. Pankratov, Phys. Rev. B 69, 205201 (2003).

21 T. Hiyoshi and T. Kimoto, Appl. Phys. Express 2, 091101 (2009).

22 L. Storasta, and H. Tsuchida, Appl. Phys. Lett. 90, 062116 (2007).

23 K. Danno and T. Kimoto, J. Appl. Phys. 101, 103704 (2007)

24 T. Y. Tan and U. Gosele, Appl. Phys. Lett. 40, 616 (1982).

25 R. Car, P. J. Kelly, A. Oshiyama, and S. T. Pantelides, Phys. Rev. Lett. 52, 1814 (1984).

26 J. Kim, F. Kirchhoff, J. W. Wilkins, and F. S. Khan, Phys. Rev. Lett. 84, 503 (2000).

27 A. Mattausch, M. Bockstedte, and O, Pankratov, Phys. Rev. B 70, 235211 (2004).

28 A. Gali, N. T. Son, and E. Janzen, Phys. Rev. B 73, 033204 (2006).

29 F. Devynck, A. Alkauskas, P. Broqvist, and A. Pasquarello, AIP Conf. Proc. 1199, 108 (2010).

30 K. Kawahara, M. Krieger, J. Suda, T. Kimoto, and K. Kawahara, J. Appl. Phys. 106, 023706 (2010).

31 T. Umeda, J. Isoya, N. Morishita, T. Ohshima, E. Janzen, and A. Gali, Phys. Rev. B 79, 115211 (2009).

32 K. Kawahara, G. Alfieri, and T. Kimoto, J. Appl. Phys. 106, 013719 (2009).

33 M. J. Tadjer, R. E. Stahlbush, K. D. Hobart, P. J. McMarr, H. L. Hughes, E. A. Imhoff, F. J. Kub, S. K. Haney, and A. Agarwal, J. Electro. Mater. 39, 517 (2010).

34 Z.-Q. Fang, B. Claflin, D. C. Look, L. Polenta, and W. C. Mitchel, J. Electron. Mater. 34, 336 (2005).

35 A. F. Basile, J. Rozen, X. D. Chen, S. Dhar, J. R. Williams, L. C. Feldman, and P. M. Mooney, ECS Trans. 28, 95 (2010).

36 K.-C. Chang, L. M. Porter, J. Bentley, C.-Y. Lu, and J. Cooper, J. Appl. Phys. 95, 8252 (2004).
37 M. S. Dautrich, P. M. Lenahan, and A. J. Lelis, Appl. Phys. Lett. **89**, 223502 (2006).

38 O. Chauvet, L. Zuppiroli, and I. Solomonet, Mater. Sci. Eng. B **11**, 303 (1992).

39 X. Zhu, *PhD Thesis*. (Auburn University, Auburn, 2008).

40 P. Deak, A. Gali, and B. Aradi, *Silicon Carbide: Recently Major Advances* (Springer, Berlin, 2003).

41 L. J. Kroko and A. G. Milnes, Solid-State Electron. **9**, 1125 (1966).

42 C. C. Tin, S. Mendis, K. Chew, I. Atabaev, T. Saliev, E. BakhraNov, B. Atabaev, V. Adefeji, and Rusli, Thin Solid Films **518**, e118 (2010).

43 F. Ciobanu, T. Frank, G. Pensl, V. V. Afanas'ev, S. Shamuilia, A. Schöner, and T. Kimoto. Mater. Sci. Forum **527-529**, 991 (2006).

44 A. Poggi, F. Moscatelli, S. Solmi, and R. Nipoti, IEEE Trans. Electron Dev. **55**, 2021 (2008).

45 S. Dhar, S.-H. Ryu, and A. K. Agarwal, IEEE Trans. Electron Dev. **57**, 1195 (2010).

46 G. Y. Chung, J. R. Williams, McDonald, and L. C. Feldman, J. Phys.: Condens. Matter **16**, S1857 (2004).

47 T. Hatayama, S. Hino, N. Miura, T. Oomori, and E. Tokumitsu, IEEE Trans. Electron Dev. **55**, 2041 (2008).

48 J. Perdew, K. Burke, and M. Ernzerhof, Phys. Rev. Lett. **77**, 3865 (1996).

49 G. Kresse and D. Joubert, Phys. Rev. B **59**, 1758 (1999).

50 G. Kresse and J. Furthmuller, Phys. Rev. B **54**, 11169 (1996).