A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors
Tohru Ishihara, Farzan Fallah

To cite this version:

Tohru Ishihara, Farzan Fallah. A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors. DATE’05, Mar 2005, Munich, Germany. pp.358-363. hal-00181541

HAL Id: hal-00181541
https://hal.archives-ouvertes.fr/hal-00181541
Submitted on 24 Oct 2007

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors

Tohru Ishihara  
Farzan Fallah  
Fujitsu Laboratories of America, Inc.  
1240 East Arques Avenue, M/S 345, Sunnyvale, CA 94085 USA  
{Toru.Ishihara, Farzan.Fallah}@us.fujitsu.com

Abstract
This paper presents a technique for eliminating redundant cache-tag and cache-way accesses to reduce power consumption. The basic idea is to keep a small number of Most Recently Used (MRU) addresses in a Memory Address Buffer (MAB) and to omit redundant tag and way accesses when there is a MAB-hit. Since the approach keeps only tag and set-index values in the MAB, the energy and area overheads are relatively small even for a MAB with a large number of entries. Furthermore, the approach does not sacrifice the performance. In other words, neither the cycle time nor the number of executed cycles increases. The proposed technique has been applied to Fujitsu VLIW processor (FR-V) and its power saving has been estimated using NanoSim. Experiments for 32kB 2-way set associative caches show the power consumption of I-cache and D-cache can be reduced by 40% and 50%, respectively.

1 Introduction
On-chip cache memories are one of the most power hungry components of microprocessors. For example, the on-chip caches of DEC Alpha 21164 dissipate 25% of the total power of the processor [1]. The StrongARM SA-110 processor, which specifically targets low power applications, dissipates about 43% of the power in its on-chip caches [2]. Thus, reducing the power consumption of a cache memory can greatly reduce the overall power consumption of a processor.

In [3-17], authors have proposed techniques which reduce the power consumption of on-chip cache memories. One simple approach is to employ a small L0-cache between a CPU core and its L1 cache, e.g., S-cache [4], block-Buffer [5], filter-cache [6], and loop-cache [7]. Since an L0-cache is small, it consumes less power per access. Therefore, if there is a hit in the L0-cache, the power consumption will be reduced. On the other hand, if there is a miss, one extra cycle is required to access the L1 cache. Another simple approach proposed is using a two-phase cache [8]. In the first phase, tags of all cache-ways are accessed to find the cache-way having the data. If there is a hit, in the second phase, only one of the cache-ways is activated. Although this approach can eliminate unnecessary way accesses, it results in a performance loss. The method proposed in [9] can also reduce the number of tag accesses by using a way-prediction table and accessing the tag and data of the predicted way only. This approach also involves a performance loss because in case of a misprediction, one extra cycle is required to perform tag comparison for all ways.

In this paper, we propose a new way memoization technique which eliminates redundant tag and way accesses to reduce the power consumption. The basic idea is to keep a small number of Most Recently Used (MRU) addresses in a Memory Address Buffer (MAB) and to omit redundant tag and way accesses when there is a MAB-hit. The MAB is accessed in parallel with the adder used for address generation (see Figure 1 and 2). The technique does not increase the delay of the circuit. Furthermore, this approach does not require modifying the cache architecture. This is considered an important advantage in industry because it makes it possible to use the processor core with previously designed caches or IPs provided by other vendors.

The rest of the paper is organized as follows. Section 2 describes related work on cache power reduction. Our approach which reduces the power consumption without any performance penalty, is presented in Section 3. Section 4 presents experimental results and discussion on the effectiveness of the approach, while Section 5 concludes the paper.

2 Related work
Panwar et al. have shown that cache-tag access and tag comparison do not need to be performed for all instruction fetches [4]. Consider an instruction \( j \) which is executed immediately after an instruction \( i \). There are four cases,

1. **Intra-cache-line sequential flow**
   This occurs when both \( i \) and \( j \) instructions reside on the same cache-line and \( i \) is a non-branch instruction or an untaken branch or a taken branch whose target address is the next address.
2. **Intra-cache-line non-sequential flow**
   In this case, $i$ is a taken branch instruction and $j$ is its target, $i$ and $j$ reside on the same cache-line and $j$ is not the next address of $i$.

3. **Inter-cache-line sequential flow**
   This case is similar to the first one, the only difference is that $i$ and $j$ reside on different cache-lines.

4. **Inter-cache-line non-sequential flow**
   This is similar to the second case, but $i$ and $j$ reside on different cache-lines.

   In the first case, it is possible to identify the way number for $j$ by memoizing the way number for $i$. Therefore, without performing any tag check, we can find the way for instruction $j$ [3, 4, 10]. Since most instructions are sequentially executed, this technique successfully reduces the number of tag and way accesses. This technique, however, is not effective for inter-cache-line sequential-flow. Ma et al. [11] proposed a dynamic way-memoization technique which eliminates the way-search operation even for inter-cache-line sequential-flow. They augmented each cache line with a sequential link. The sequential link had a field indicating whether the link was valid, and another field pointing to the way of the cache holding the next instruction. They proposed a similar technique for intra and inter cache-line non-sequential flows using branch links instead of sequential links. The downside of the approach is that it requires two extra bits per instruction (one valid bit and one way bit). Therefore, some extra energy is consumed to read the additional bits. Furthermore, they require a mechanism to invalidate sequential and branch links upon a cache-line replacement. Unlike their approach, ours do not need such a mechanism.

   Another approach which can handle non-sequential flow is based on Branch Target Buffer (BTB) [12]. Inoue et al. extended BTB and used it to reduce the number of tag checks for non-sequential flow. Their approach, however, cannot handle the inter-cache-line sequential flow. Our approach can handle both inter-cache-line sequential and non-sequential flow.

   For data caches, Su and Despain proposed in-cache two-level hierarchies in which a single line-buffer is accessed before the main cache [13]. The single line-buffer works as a first-level cache. This is conceptually the same as a single-entry filter cache [6]. This approach, however, degrades the performance because a line-buffer miss will require additional cycles to access the main cache.

   Yang et al. [14] proposed a lightweight set buffer to exploit set-wise access locality in data caches (a set includes the lines in different cache-ways corresponding to the same set-index). No additional cycle is required in case of a set buffer miss. This technique, however, cannot exploit inter-cache-line access locality.

   Ghose and Kamble [15] proposed a multiple line-buffer technique in which cache lines in the same set are organized in a single Wide Line Buffer (WLB) and multiple such lines are kept. Each WLB entry has data, tag, and index number fields for each cache line. This technique improves line buffer hit rate, but there is an energy overhead associated with the method due to the power wasted to access the WLB on a WLB miss and the power consumed for accessing set-indices of the WLB for every cache access. Since their technique keeps values of cache lines, its area overhead is very large. Unlike their approach, the overhead of our approach is small (around 3%).

   Witchel et al. [16] presented a direct addressing scheme which allows software to access cache data directly without tag checks. The idea is to memoize the location of a cache line so that hardware can eliminate tag checks when software access the line again. They employ several direct address registers (DARs) which are used by software to memoize the location of cache lines. The main shortcoming of the scheme is the necessity of using special load and store instructions and compiler support for them.

   Ashok et al. [17] presented a Cool-Mem scheme which keeps several number of recently used addresses in the “Hotline Registers” and skip tag lookups and redundant way accesses when there is a hit in the “Hotline Registers”. However, it requires the existence of a TLB access stage between the address generation stage and the cache access stage. Otherwise, the technique requires an extra cycle for the Tag-Cache lookup. Our technique does not suffer from this limitation because the table (MAB) lookup is done in parallel with the address calculation.

3. **Our Methods**
   Since the memory address generation unit is on the critical path in many processors, accessing the address generation unit and the MAB sequentially in the same pipeline stage increases the cycle time. To solve this problem, instead of addresses we keep tag and set-index values in the MAB (see Figure 1 and 2) and access them in parallel with the address generation unit. The technique is based on the observation that the target address is the sum of a base address and a displacement which is typically small [18, 19].

   To the best of our knowledge, our method is the first one which exploits small displacements in the context of way memoization for data caches. Additionally, for the first time we use the fact that most branch offsets are small to reduce the power consumption of instruction caches.

3.1 **Way-memoization for D-caches**
   The base address and the displacement for load and store operations usually take a small number of distinct values [18, 19]. Therefore, we can improve the hit rate of the MAB by keeping only a small number of most recently used tags. Assume the bit width of tag memory, the
number of sets in the cache, and the size of cache lines are 18, 512, and 32 bytes, respectively. The width of the set-index and offset fields will be 9 and 5 bits, respectively. Since most (according to our experiments, more than 99%) of displacement values are less than $2^{14}$, we can easily calculate tag values without address generation. This can be done by checking the upper 18 bits of the base address, the sign-extension of the displacement, and the carry bit of a 14-bit adder which adds the low 14 bits of the base address and the displacement. Therefore, the delay of the added circuit is the sum of the delay of the 14-bit adder and the delay of accessing the set-index table. Our experiment shows this delay is smaller than the delay of the 32-bit adder used to calculate the address. Therefore, our technique does not have any delay penalty. Note that if the displacement value is more than or equal to $-2^{14}$, there will be a MAB miss, but the chance of this happening is less than 1%. The details of the MAB architecture and synthesis results will be presented in Section 3.3 and Section 4, respectively.

### 3.2 Way-memoization for I-caches

To eliminate redundant tag and way accesses for inter-cache-line flows (see Subsection 2), we can use a MAB. Unlike the MAB used for D-cache, the inputs of the MAB used for I-cache can be one of the following three types: 1) an address stored in a link register, 2) a base address (i.e., the current program counter address) and a displacement value (i.e., a branch offset), and 3) the current program counter address and its stride. In the case of inter-cache-line sequential flow, the current program counter address and the stride of the program counter are chosen as inputs of the MAB. The stride is treated as the displacement value. If the current operation is a “branch (or jump) to the link target”, the address in the link register is selected as the input of the MAB as shown in Figure 2. Otherwise, the base address and the displacement are used as done for the data cache.

#### 3.3 The MAB architecture

The MAB has two types of entries: 1) tag and cflag (20 bits), 2) set-index (9 bits). The 2-bit cflag is used to store the carry bit of the 14-bit adder and the sign of the displacement value. If the number of entries for tags is $n_1$ and the number of entries for set-indices is $n_2$, the MAB can store the information about $n_1 \times n_2$ addresses. For example, a 2 x 8-entry MAB can store information about 16 addresses. For each address, there is a flag indicating whether the information is valid. The flag corresponding to the tag entry $i$ and set-index entry $j$ is denoted by $vflag[i][j]$. The MAB entries are updated using Least Recently Used (LRU) policy [20].

Consider an address corresponding to a tag value $x$ and a set-index value $y$. Depending on whether there is a hit or miss for $x$ and $y$, there are four different possibilities,

1. There are hits for both $x$ and $y$. In this case the address corresponding to $(x, y)$ is in the table. Assuming $i$ and $j$ denote the entry numbers for $x$ and $y$, respectively, $vflag[i][j]$ is set to 1.

2. There is a miss for $x$ and a hit for $y$. If $j$ denotes the entry number for $y$ and $x$ replaces entry $i$ in the MAB, $vflag[i][j]$ has to be set to 1, while other $vflag[*][j]$ are set to 0.

3. There is a hit for $x$ and a miss for $y$. Assuming $i$ denotes the entry number of $x$ and $y$ replaces entry $j$ in the MAB, $vflag[i][j]$ is set to 1, while other $vflag[*][j]$ are set to 0.

4. Finally, there are misses for both $x$ and $y$. If $x$ and $y$ replace entry $i$ and entry $j$ in the MAB, $vflag[i][j]$ will be set to 1 and other $vflag[*][j]$ and $vflag[*][j]$ will be set to 0.
To keep the MAB consistent with the cache, if not all upper 18 bits of the displacement are zero and not all of them are one, vflags corresponding to the entry \( LRU \) (i.e., \( vflag[LRU][*] \)) are set to 0. As long as the number of tag entries in the MAB is smaller than the number of cache-ways, this guarantees the consistency between the MAB and the cache. In other words, if a tag and set-index pair residing in the MAB is valid, data corresponding to them will always reside in the cache. Figure 3 shows the details of the MAB. The critical path delay is the sum of the delay of the 14-bit adder and the delay of the 9-bit set-index comparator which is smaller than the clock period of our target processor.

4 Experimental results

We applied our technique to Fujitsu VLIW processor (FR-V) [21] designed in a 0.13\( \mu \)m CMOS process technology with a 1.3V supply voltage and the clock speed of 360MHz. The processor employs two 32kB 2-way set associative caches for instruction and data. The number of sets and cache line size for both caches are 512 and 32 bytes, respectively.

| # entries for set-indices | 4   | 8  | 16  | 32  |
|---------------------------|-----|----|-----|-----|
| entries for set-indices   | 1   | 0.016 | 0.027 | 0.065  | 0.307 |
|                           | 2   | 0.019 | 0.033 | 0.085  | 0.311 |

Table 1: Area Overhead (mm\(^2\))

To evaluate the power, area, and delay overhead of our method, we implemented the MAB circuits in Verilog and synthesized them using SYNOPSYS Design-Compiler. Table 1 shows the area overhead for different number of entries of the MAB. The tag and the set-index are (18+2)-bit and 9-bit, respectively. Based on our experiments with different benchmark programs, a MAB with two entries for tag and 8 entries for set-index is optimal from the power consumption viewpoint for all application programs we studied. The area overhead of this configuration when used for a D-cache is around 3%. For I-cache depending on the application program, one of 2 \( \times \) 16-entry or 2 \( \times \) 32-entry configurations is optimal; since the former has a smaller area overhead than the latter (7.5\% compared to 27.5\%), we used the 2 \( \times \) 16-entry configuration for our processor.

The critical path delay of the MAB is the sum of the delay of the 14-bit adder and the delay of the 9-bit set-index comparator as shown in Figure 3. Table 2 shows the delay for different configurations. Since the maximum clock frequency of our target processor is 400MHz [21], CPU cycle time of the processor is 2,500ps. Therefore, the delay of the MAB is much smaller than the CPU cycle time. Since the MAB is accessed in parallel with the 32-bit adder for address generation, our approach does not increase the CPU cycle time. Table 3 shows the power consumption of different MAB configurations. We used SYNOPSYS NanoSim for power estimation. Since we used clock gating in our circuits, the power consumptions were very small when the circuits were not used. We used NanoSim and Softune Ver.6 [22] (the instruction-set simulator of FR-V processor) to estimate the power consumption of caches after modification. The power consumption results include the leakage power. We used seven benchmark programs, DCT, FFT, whetstone, dhrystone, compress, jpeg encoder, and mpeg2 encoder.

| # entries for set-indices | 4   | 8  | 16  | 32  |
|---------------------------|-----|----|-----|-----|
| # entries for set-indices | 1   | 1.00 | 1.00 | 1.08  | 1.14 |
|                           | 2   | 1.02 | 1.02 | 1.08  | 1.16 |

Table 2: The delay of the added circuit (ns)

| # entries for set-indices | 4   | 8  | 16  | 32  |
|---------------------------|-----|----|-----|-----|
| # entries for set-indices | 1   | 1.95 | 2.37 | 3.39  | 6.25 |
|                           | 2   | 2.34 | 3.07 | 4.56  | 7.93 |

Table 3: Power consumption (mW)
Figure 4: Tag and way accesses for D-cache

Figure 4 shows the average number of tag and way accesses per D-cache access. The processor uses a write-back buffer which makes it possible to access only a single way for store instructions. As a result the number of ways accessed per D-cache access is less than 2 in all cases. Since in our approach at least one way is accessed per cache access, the number of ways accessed per D-cache access is more than 1. On the other hand, the number of tag accesses is reduced by 90% compared to the original cache architecture.

The number of tag accesses per second, the energy consumption per tag memory access, the number of ways accessed per second, and the power consumption per cache-way access, the number of ways accessed per D-cache access is less than 2 in all cases. Since for store instructions, as a result the number of ways accessed per D-cache access. The processor uses a write-back buffer which makes it possible to access only a single way for store instructions. As a result the number of ways accessed per D-cache access is less than 2 in all cases. Since for store instructions.

Figure 5 shows the power consumption of the D-cache calculated using the following formula,

$$P_{D_{\text{cache}}} = E_{\text{way}} \times N_{\text{way}} + E_{\text{tag}} \times N_{\text{tag}} + P_{MAB} \quad (1)$$

where $E_{\text{way}}$, $N_{\text{way}}$, $E_{\text{tag}}$, $N_{\text{tag}}$, and $P_{MAB}$ are the energy consumption per cache-way access, the number of ways accessed per second, the energy consumption per tag memory access, the number of tags accessed per second, and the power consumption of the MAB, respectively. $E_{\text{way}}$ and $E_{\text{tag}}$ were estimated using SPICE. $N_{\text{way}}$ and $N_{\text{tag}}$ were measured using an instruction-set simulator [22]. $P_{MAB}$ was the power consumption of a 2 × 8-entry MAB from Table 3. $N_{\text{way}}$ is equal to $N_{\text{load}} + N_{\text{store}}$, where $N_{\text{load}}$ and $N_{\text{store}}$ denote the number of ways accessed per second for load and store operations, respectively. Our approach for D-cache does not change $N_{\text{store}}$, but it reduces $N_{\text{load}}$ and $N_{\text{tag}}$. The results in Figure 5 show that our approach reduces the power consumption in D-cache by 35% on an average.

Figure 6 shows the average number of tags and ways accessed per I-cache access. In the case of intra-cache-line sequential flow, no tag access is required [3, 4, 10], as the current address is guaranteed to be found in the same cache line as the previous address. The left-most bar for each benchmark program represents the result when this optimization is performed. This optimization reduces the number of tag accesses by 60% on an average. Our approach with a 2 × 16-entry MAB reduces the average number of tag accesses to 80% of the approach [4].

Figure 6 shows the average number of tags and ways accessed per I-cache access. In the case of intra-cache-line sequential flow, no tag access is required [3, 4, 10], as the current address is guaranteed to be found in the same cache line as the previous address. The left-most bar for each benchmark program represents the result when this optimization is performed. This optimization reduces the number of tag accesses by 60% on an average. Our approach with a 2 × 16-entry MAB reduces the average number of tag accesses to 80% of the approach [4].

Figure 7 shows the power consumption results for I-cache. Our approach with a 2 × 16-entry MAB can reduce the power consumption by 25% on an average. Finally, Figure 8 shows the total power consumption of I-cache and D-cache. We used a 2 × 16-entry MAB and a 2 × 8-entry MAB for I-cache and D-cache, respectively. The total power consumption was reduced on an average by 30%. The maximum saving was 40% achieved for the mpeg2enc program.

5 Conclusion

We proposed a technique to eliminate redundant cache-tag and cache-way accesses to reduce power consumption. We applied the proposed technique to FR-V processor and estimated its power saving using Nanosim and ISS (Softune Ver.6) [22]. Our experiments for 32kB 2-way set asso-
We are currently extending our approach by combining it with the line buffer technique to achieve more saving.

Acknowledgments

We appreciate Takashi Shikata, Naoshi Higaki, Takao Sukemura and their group at Fujitsu Ltd., Yutaka Tamiya, Koichiro Takayama, and Kaoru Kawamura at Fujitsu Labs. Ltd., and Tom Sidle at Fujitsu Labs. of America, Inc. for assisting us in performing this research.

References

[1] J. F. Edmondson, et al., “Internal Organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor”, Digital Technical Journal, 7(1):119–135, 1995.

[2] J. Montanaro, et al., “A 160 MHz, 32b 0.5W CMOS RISC Microprocessor”, In Proc. of Int’l Solid-State Circuits Conference, February 1996.

[3] M. Muller, “Power Efficiency & Low Cost: The ARM6 Family”, In Proc. of Hot Chips IV, August 1992.

[4] R. Panwar, and D. Rennels, “Reducing the frequency of tag compares for low power I-cache design”, In Proc. of Int’l Symposium on Low Power Design, pages 57–62, August 1995.

[5] K. Ghose, and M. B. Kamble, “Analytical Energy Dissipation Models for Low Power Caches”, In Proc. of Int’l Symposium on Low Power Electronics and Design, pages 143–148, August 1997.

[6] J. Kin, M. Gupta and W. H. Mangione-Smith, “The Filter Cache: An Energy Efficient Memory Structure”, In Proc. of Int’l Symposium on Microarchitecture (MICRO-30), pages 184–193, August 1997.

[7] N. Bellas, and I. Haji, “Architectural and Compiler Support for Energy Reduction in the Memory Hierarchy of High Performance Microprocessors”, In Proc. of Int’l Symposium on Low Power Electronics and Design, pages 70–75, August 1998.

[8] A. Hasegawa, et al., “Sh3: High Code Density, Low Power”, IEEE Micro, 48:11–19, December 1995.

[9] K. Inoue, T. Ishihara, and K. Murakami, “Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption”, In Proc. of Int’l Symposium on Low Power Electronics and Design, pages 273–276, August 1999.

[10] S. Segars, “Low Power Design Techniques for Microprocessors”, In Tutorial note of the Int’l Solid-State Circuits Conference, February 2001.

[11] A. Ma, M. Zhang, and K. Asanovic, “Way Memoization to Reduce Fetch Energy in Instruction Caches”, In ISCA Workshop on Complexity Effective Design, July 2001.

[12] K. Inoue, V. Moshnyaga, and K. Murakami, “A Low-Energy Set-Associative I-Cache with Extended BTB”, In Proc. of Int’l Conference on Computer Design, pages 148–153, September 2002.

[13] C. Su, and A. Despain, “Cache Design Tradeoffs for Power and Performance Optimization: A Case Study”, In Proc. of Int’l Symposium on Low Power Design, pages 63–68, August 1995.

[14] J. Yang, J. Yu, and Y. Zhang, “Lightweight Set Buffer: Low Power Data Cache for Multimedia Application”, In Proc. of Int’l Symposium on Low Power Electronics and Design, pages 270–273, August 2003.

[15] K. Ghose, and M. B. Kamble, “Reducing Power in Superscalar Processor Caches using Subbanking”, In Proc. of Int’l Symposium on Low Power Electronics and Design, pages 70–75, August 1999.

[16] E. Witchel, S. Larsen, C. S. Ananian and K. Asanovic, “Direct Addressed Caches for Reduced Power Consumption”, In Proc. of Int’l Symposium on Microarchitecture (MICRO-34), pages 121–133, December 2001.

[17] R. Ashok, S. Chheda, and A. Moritz, “Cool-Mem: Combining Statically Speculative Memory Accessing with Selective Address Translation for Energy Efficiency”, In Proc. of Int’l Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 133–143, October 2002.

[18] "T. M. Austin and G. Sohi", “Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency", In Proc. of Int’l Symposium on Microarchitecture (MICRO-28), pages 82–92, November 1995.

[19] S. Kim, M. Vijaykrishtn, M. J. Irwin, and L. K. John, “On Load Latency in Low-Power Caches”, In Proc. of Int’l Symposium on Low Power Electronics and Design, pages 258–261, August 2003.

[20] J. L. Hennessy and D. A. Patterson, “Computer Architecture: A Quantitative Approach”, Morgan Kaufmann Publishers, Inc., CA, 1990.

[21] “FR-V SERIES”, http://www.fme.fujitsu.com/products/micro/fr/

[22] “FR-V FAMILY SOFTUNE™ WORKBENCH USER’S MANUAL FOR V6”, http://edevice.fujitsu.com/jj/MANUAL/MANUALp/en-pdf/CM71-00333-1E.pdf