Implementation of a Novel Variable Structure Nearest Level Modulation on Cascaded H-Bridge Multilevel Inverter

ZEESHAN SARWER, (Member, IEEE), ADIL SARWAR, (Senior Member, IEEE), MOHAMMAD ZAID, (Member, IEEE), MD. REYAZ HUSSAN, (Member, IEEE), MOHD TARIQ, (Senior Member, IEEE), BASEM ALAMRI, (Member, IEEE), AND AHMAD ALAHMADI, (Member, IEEE)

1Department of Electrical Engineering, ZHCET, Aligarh Muslim University (AMU), Aligarh 202002, India
2Department of Electrical Engineering, College of Engineering, Taif University, Taif 21944, Saudi Arabia

Abstract: The output voltage of a Multilevel Inverter (MLI) can be controlled using various low and high frequency modulation strategy. Apart from meeting the load voltage demand, the modulation strategy also tries to reduce the harmonics present in the output voltage waveform. In this paper, a novel modulation strategy, a Variable Structure Nearest Level Modulation (VSNLM) has been proposed with the objective to reduce the Total Harmonic Distortion (THD) thus giving better output voltage quality and smoother control. The development of the mathematical model and subsequent analysis has been carried out. Moreover, the proposed modulation scheme has been implemented on 7, 9, 11, and 13 level Cascaded H Bridge inverter and a generalized mathematical model of the proposed scheme has been developed. A comparison of the proposed strategy with the conventional NLC is presented in the paper. The results confirm the superior performance of proposed strategy in terms of THD. Experimental results have also been presented for validation.

Index Terms: Nearest level control (NLC), variable structure nearest level modulation (VSNLM), total harmonic distortion (THD).

I. INTRODUCTION

The integration of renewable energy sources into the existing power system network had resulted in the increased reliability of the overall system. Solar and wind energy are the two leading contributors in the area of renewable energy. The integration of solar energy with the system requires the use of inverters which are basically dc to ac converters. Multilevel inverters are being used quite frequently in these applications owing to their special features such as less harmonic distortion, increased reliability, reduced interference. Apart from this, MLIs are also used in various other applications such as HVDC, drives, marine propulsion, FACTS etc.

The conventional 2-level converter is not suitable for use in the mentioned applications as it has various drawbacks such as more harmonic distortion, reduced efficiency, less power quality etc. Keeping these points in consideration, the MLIs have served as a viable alternative to be used in various applications some of which are already mentioned here. Starting from the conventional MLI structures which are Flying Capacitor (FC), Neutral-Point Clamped (NPC) and Cascaded H-Bridge (CHB) MLIs, the development in this field has reached manifolds. Within a short span of time, lot of new MLI topologies were proposed by the researchers working in this area.

The modulation techniques are the basic building blocks in any MLI topology. In fact, it can be treated as a separate area of research to propose novel modulation technique which
can be implemented in any topology in order to fulfill certain criteria. Modulation means controlling the power electronic switches in a manner intended to produce the desired output voltage waveform. Various modulation techniques are proposed in the literature to achieve a voltage waveform with improved power-quality. The resultant waveform has a lower value of THD. The efficiency of the MLI depends upon the modulation techniques. Broadly the modulation techniques for MLI can be divided into high frequency and low frequency. The high-frequency techniques eliminate the lower order harmonics and shift the other harmonics in the higher side-bands thus leading to a simpler filter design. The high-frequency (HF) reference-based techniques use a carrier wave of high frequency which is compared with a reference signal for the generation of switching pulses. Usually, the reference signal is a sinusoidal wave which is compared with high frequency triangular or trapezoidal wave. Based on the selection of reference the PWM methods can be classified as sinusoidal PWM (SPWM) and trapezoidal PWM. Some other reference-based PWM methods are third harmonic injection, 60° PWM. Some other reference-based PWM methods are third harmonic injection, 60° PWM [1]–[4]. The modified PWM techniques are used to eliminate particular harmonics in the output voltage waveform. To increase the RMS value of output voltage trapezoidal reference is sometimes used but SPWM remains the most popular choice. Based on the selection of carrier, HF modulation techniques can be level-shifted and phase-shifted PWM methods. These techniques utilize several carriers wave which differs either in-phase or levels. The phase-shifted PWM has an additional advantage of better distribution of power in the cells [5] along with reduced distortion in output voltage. Another HF scheme is space vector modulation however for the increased number of voltage levels, the scheme becomes complex and is difficult to implement.

The advantages of using Low frequency (LF) modulation techniques over the high-frequency methods are reduction in switching losses, low stress on switches, low cooling requirement as less heat is generated, better device utilization and increase in converter efficiency. Popular Low-frequency modulation techniques are selective harmonic elimination (SHE), [6] space vector control (SVC) [7] and nearest level control (NLC). The SVC is suitable for the higher number of levels which will minimise the space error of vectors with reference vector. In the SVC algorithm, a particular harmonic cannot be eliminated as can be done in the SHE algorithm. Using the SHE algorithm particular low order harmonics can be eliminated by appropriately determining the switching angles. A set of non-linear transcendental equations have to be solved in order to get switching angles. These equations can be solved by using any suitable heuristic algorithm. The SHE algorithm works well for open-loop operation but the algorithm cannot be implemented in real-time. Moreover, the technique is also heavily dependent on the modulation index. In the NLC technique, [8]–[11] the nearest voltage is level is generated by comparing a sinusoidal reference with constant carriers. The NLC is suitable for higher number of levels and in comparison to the SHE algorithm, its digital implementation is simple. In [12] and [13] the conventional NLC is modified by the authors for modular multilevel converters. As compared with the conventional NLC method the THD in output voltage and current is low. It is to be mentioned that modified NLC algorithms are not general and can only be applied to specific MLI topologies. In [14] a fundamental modulation technique using selective harmonic elimination (SHE) is proposed by the authors to generate 11 levels of voltage. The proposed technique works well for low modulation indices. In [15] a new modulation technique that combines the advantage of both level shifted and phase-shifted PWM techniques are proposed. The proposed technique has the advantage of equal power distribution in modules [16] as well as low THD in output voltage. The authors in [17] have proposed an 11 level MLI topology that utilizes SHE for the removal of lower-order odd harmonics. A projectile target algorithm is used to solve the non-linear transcendental equations. The results are verified through real-time hardware in loop simulations. Some more topologies which utilize SHE modulation technique are discussed in [18]–[21]. A comprehensive review of different modulation techniques for traction purposes is presented in [22]. When the number of levels are low, NLC can easily applied in comparison to SHE. However, for low number of levels, the performance of conventional NLC deteriorates and the THD in output voltage is high. Model predictive control is used to implement modified NLC in a modular multilevel converter proposed in [23]. In [24] a control method based on SPWM is used to balance and minimize the deviations in the capacitor voltage of a 4 level MLI. The SPWM is simple to implement however, the THD obtained is 24.7% [24] which is high as per IEEE-standards. Phase shifted PWM modulation technique is used in [25] to generate a staircase voltage waveform for a cascaded MLI topology. In [26] an improved NLC method for MLI is proposed and it is found that for the same number of sub modules the number of level increases which reduces the THD in the output voltage. In [27] a hybrid modulation technique based on PWM and Pulse amplitude modulation for grid connected inverter is proposed by authors. The proposed hybrid modulation technique results in increased efficiency of the converter. 15-levels are generated in [28] using NLC switching technique.

This paper explains and implements a novel variable structure nearest level modulation scheme for controlling the output voltage waveform of a Multilevel Inverter. The features of the proposed scheme are:

1. Mathematical model developed to minimize the THD at a particular modulation index.
2. Generalization extended for ‘N’ levels.
3. Incorporate the good feature of NLC while providing optimal THD operation
4. Ease of implementation

Section II deals with the implementing the proposed modulation scheme on the CHB inverter for different number of levels. Section III discusses the developed mathematical
TABLE 1. 7-level switching sequence.

| ON Switches  | OFF switches | \(V_o\) |
|--------------|--------------|----------|
| 1, 4, 6 and 8 | 2, 3, 5 and 7 | \(V\)    |
| 2, 4, 5 and 8 | 1, 3, 6 and 7 | 2\(V\)  |
| 1, 4, 5 and 8 | 2, 3, 6 and 7 | 3\(V\)  |
| 2, 4, 6 and 8 | 1, 3, 5 and 7 | 0        |
| 2, 3, 6 and 7 | 1, 4, 5 and 8 | -2\(V\) |
| 2, 3, 6 and 7 | 1, 4, 5 and 8 | -3\(V\) |

TABLE 2. 9-level switching sequence.

| ON Switches  | OFF switches | \(V_o\) |
|--------------|--------------|----------|
| 1, 4, 6 and 8 | 2, 3, 5 and 7 | \(V\)    |
| 2, 3, 5 and 8 | 1, 4, 6 and 7 | 2\(V\)  |
| 2, 4, 5 and 8 | 1, 3, 6 and 7 | 3\(V\)  |
| 1, 3, 5 and 8 | 2, 4, 6 and 8 | 4\(V\)  |
| 2, 4, 6 and 8 | 1, 3, 5 and 7 | 0        |
| 2, 3, 6 and 8 | 1, 4, 5 and 7 | -2\(V\) |
| 1, 4, 6 and 7 | 2, 3, 5 and 8 | -3\(V\) |
| 2, 4, 6 and 7 | 1, 3, 5 and 8 | -4\(V\) |

TABLE 3. 11-level switching sequence.

| ON Switches  | OFF switches | \(V_o\) |
|--------------|--------------|----------|
| 1,4,6,8,10 and 12 | 2,3,5,7,9 and 11 | \(V\)    |
| 2,4,5,8,10 and 12 | 1,3,6,7,9 and 11 | 2\(V\)  |
| 1,4,5,8,10 and 12 | 2,3,6,7,9 and 11 | 3\(V\)  |
| 2,4,5,8,9 and 12 | 1,3,6,7,10 and 11 | 4\(V\)  |
| 1,4,5,8,9 and 12 | 2,3,6,7,10 and 11 | 5\(V\)  |
| 2,4,6,8,10 and 12 | 1,3,5,7,9 and 11 | 0        |
| 2,3,6,8,10 and 12 | 1,4,5,7,9 and 11 | -2\(V\) |
| 2,4,6,7,10 and 12 | 1,3,5,8,9 and 11 | -3\(V\) |
| 2,4,6,7,10 and 11 | 1,3,5,8,9 and 12 | -4\(V\) |
| 2,3,6,7,10 and 11 | 1,4,5,8,9 and 12 | -5\(V\) |

The proposed VSNLM strategy is implemented on the 7-level, 9-level, 11-level and 13-level CHB. 7-level and 9-level CHB inverters can be implemented by using 2 H-bridge units. The magnitude of dc sources are \(V_1 = V\) and \(V_2 = 2V\) whereas in 9-level CHB the required magnitude of dc sources are \(V_1 = V\) and \(V_2 = 3V\). In 11-level and 13-level CHB inverters respectively and hence there will be 3 dc sources. In 11-level CHB, dc sources are \(V_1 = V\), \(V_2 = V\), \(V_3 = 2V\). However, in 13-level, the dc sources of magnitudes \(V_1 = V\), \(V_2 = 2V\) and \(V_3 = 3V\) have to be used.

III. PROPOSED VARIABLE STRUCTURE NEAREST LEVEL MODULATION (VSNLM) STRATEGY

In this section, proposed variable structure nearest level modulation has been discussed. The implementation scheme for 7, 9, 11 and 13-levels CHB inverter has been developed. The equation pertaining to proposed modulation scheme for minimum THD operation has also been developed with the help of MATLAB codes shown in Fig. 1(b) – 1(e).

In the conventional nearest level control modulation strategy, the level changes once the reference sinusoidal wave value \(m\sin(\omega t)\), where \(m\) is the modulation index and \(n\) is the output voltage levels, crosses the constant dc values of 0.5, 1.5 (1+0.5), 2.5 (2+0.5), 3.5 (3+0.5), \ldots, \((n-1)\) respectively. When \(m\sin(\omega t)\) increases and becomes greater than 0.5, the switching state of the MLI changes and the output voltage level changes from 0 to \(V\). The level changes from \(V\) to 2\(V\) when the reference wave \(m\sin(\omega t)\) becomes greater than 1.5 and switching state corresponding to 2\(V\) is triggered. Similarly all the output levels are generated.

In the conventional nearest level control modulation strategy, the level changes once the reference sinusoidal wave value \(m\sin(\omega t)\), where \(m\) is the modulation index and \(n\) is the output voltage levels, crosses the constant dc values of 0.5, 1.5 (1+0.5), 2.5 (2+0.5), 3.5 (3+0.5), \ldots, \((n-1)\) respectively. When \(m\sin(\omega t)\) increases and becomes greater than 0.5, the switching state of the MLI changes and the output voltage level changes from 0 to \(V\). The level changes from \(V\) to 2\(V\) when the reference wave \(m\sin(\omega t)\) becomes greater than 1.5 and switching state corresponding to 2\(V\) is triggered. Similarly all the output levels are generated. The NLC implementation strategy is shown in Fig. 2 (a). In the proposed variable structure nearest level modulation strategy, the constant dc value of 0.5 (in case of conventional NLM) is replaced by a variable parameter \(g\). The value of \(g\) can vary from 0 to 1 (Although there is a lower limit on \(g\) for each level generation which is discussed in the next subsection). Then a code is executed to find the value of \(g\) corresponding to \(m\) (in step size of 0.01), which would result in minimum THD. The waveform for the implementation of the VSNLM is shown in Fig. 2 (b). The generalized expression for THD

**II. IMPLEMENTATION OF THE PROPOSED STRATEGY ON CHB**

The generalized circuit structure of cascaded h-bridge (CHB) inverter has been shown in Fig. 1(a). One unit of h-bridge contains one dc source and 4 switches. For ‘k’ number of units, we can obtain the structure for 7-level, 9-level, 11-level and 13-level CHB by selecting different values of \(V_k\). The switching sequences are presented in Table 1, 2, 3 and 4.
Start
Clear Workspace
initialize \( j = 0 \)
for \( m = \frac{1}{3} : 0.01 : 1 \)
Execute the Following Instructions
\( i = 0 \)
\( j = j + 1 \)
\( s(j) = m \)
for \( b = 0 : 0.001 : 3m - 2 \)
Execute the Following instructions
\( i = i + 1 \);
\( g(i) = b \)
\( \alpha_1(i) = \sin^{-1} \frac{g(i)}{4m} \)
\( \alpha_2(i) = \sin^{-1} \frac{1 + g(i)}{4m} \)
\( \alpha_3(i) = \sin^{-1} \frac{2 + g(i)}{4m} \)
\( THD(i) = \text{Expression A} \)
end
\( A(j) = \min(T) \)
\( M(j) = 0.001 \times \text{find}(T == A(j)) \)
plot(D,M)
end

(b)

Start
Clear Workspace
initialize \( j = 0 \)
for \( m = \frac{1}{4} : 0.01 : 1 \)
Execute the Following Instructions
\( i = 0 \)
\( j = j + 1 \)
\( s(j) = m \)
for \( b = 0 : 0.001 : 4m - 3 \)
Execute the Following instructions
\( i = i + 1 \);
\( g(i) = b \)
\( \alpha_1(i) = \sin^{-1} \frac{g(i)}{4m} \)
\( \alpha_2(i) = \sin^{-1} \frac{1 + g(i)}{4m} \)
\( \alpha_3(i) = \sin^{-1} \frac{2 + g(i)}{4m} \)
\( \alpha_4(i) = \sin^{-1} \frac{3 + g(i)}{4m} \)
\( THD(i) = \text{Expression B} \)
end
\( A(j) = \min(T) \)
\( M(j) = 0.001 \times \text{find}(T == A(j)) \)
plot(D,M)
end

(d)

Start
Clear Workspace
initialize \( j = 0 \)
for \( m = \frac{1}{5} : 0.01 : 1 \)
Execute the Following Instructions
\( i = 0 \)
\( j = j + 1 \)
\( s(j) = m \)
for \( b = 0 : 0.001 : 5m - 4 \)
 Execute the following instructions
\( i = i + 1 \);
\( g(i) = b \)
\( \alpha_1(i) = \sin^{-1} \frac{g(i)}{4m} \)
\( \alpha_2(i) = \sin^{-1} \frac{1 + g(i)}{4m} \)
\( \alpha_3(i) = \sin^{-1} \frac{2 + g(i)}{4m} \)
\( \alpha_4(i) = \sin^{-1} \frac{3 + g(i)}{4m} \)
\( \alpha_5(i) = \sin^{-1} \frac{4 + g(i)}{4m} \)
\( THD(i) = \text{Expression C} \)
end
\( A(j) = \min(T) \)
\( M(j) = 0.001 \times \text{find}(T == A(j)) \)
plot(D,M)
end

(e)
has been taken from [29]. The THD expression for 7, 9, 11, and 13 can be obtained from the general expression and is given by expressions (A) to (D), as shown at the bottom of the page. The inbuilt function (“min”) from the MATLAB library has been taken to find the value of \( g \) where minimum THD in the output voltage is observed. These data sets of \( (m, g) \) is then plotted to obtain the mathematical relation between \( (m, g) \).

### A. 7-LEVEL OUTPUT

The set of equations for implementing the VSNLM scheme are given by eq. (1)-eq. (3).

\[
3m \sin(\alpha_1) = g \\
3m \sin(\alpha_2) = 1 + g \\
3m \sin(\alpha_3) = 2 + g
\]

(A) \( 3m > 3m \sin(\alpha_3) (\sin(\alpha_3) \text{ is less than 1} \)  \( 3m > 3m \sin(\alpha_2) (\sin(\alpha_2) \text{ is less than 1} \)  \( 3m > 3m \sin(\alpha_1) (\sin(\alpha_1) \text{ is less than 1} \)  \( or m > \frac{2}{3} \)

\[
g = 1.37m - 0.97(\text{for } m > \frac{2}{3}) \quad (4) \\
g = 1.38m - 0.52(\text{for } \frac{1}{3} < m < \frac{2}{3}) \quad (5)
\]

Eq. (5) results when the levels in the output decreases to five because of lower value of modulation index. Constraints in the brackets after the eq. (4) and (5) has been obtained from the eq. (6) and (7) respectively.

\[
3m > 3m \sin(\alpha_3) (\sin(\alpha_3) \text{ is less than 1} \)  \( or m > \frac{2}{3} \)
\]

Also from eq.(1)

\[
g < 3m (\sin(\alpha_1) \text{ is less than 1} \)
\]
FIGURE 4. VSNLM Flowchart for 9-level output.
Hence $3m > 1$ (As maximum value of $g$ is 1)

$$\text{Or } m > \frac{1}{3}$$  \hspace{1cm} (7)

Eq. (6) and (7) put constraint on the values of $g$ and $m$

Pseudo code for obtaining the $f(g) = m$ with the constraints of eq. (6) and (7) has been shown in Fig.1 (b).

B. 9-LEVEL OUTPUT

The set of equations for implementing the VSNL scheme are given by eq. (8) – (12).

$$4m \sin (\alpha_1) = g$$  \hspace{1cm} (8)
$$4m \sin (\alpha_2) = 1 + g$$  \hspace{1cm} (9)
$$4m \sin (\alpha_3) = 2 + g$$  \hspace{1cm} (10)
$$4m \sin (\alpha_4) = 3 + g$$  \hspace{1cm} (11)

For a given value of $m$, $g$ could be found out by minimizing THD expression given in eq. (B). Consequently, for all values of $m$ between $(0, 1)$, corresponding values of $g$ is obtained for minimum THD. The set of $(m, g)$ points can be used to obtain the relation between $m$ and $g$, which is given by eq.(12)-(15).

$$g = 2m - 1.58 \left( \text{for } m > \frac{3}{4} \right)$$  \hspace{1cm} (12)
$$g = 1.887m - 1.01 \left( \text{for } \frac{1}{2} < m < \frac{3}{4} \right)$$  \hspace{1cm} (13)
$$g = 1.818m - 0.518 \left( \text{for } \frac{1}{4} < m < \frac{1}{2} \right)$$  \hspace{1cm} (14)
$$g = 1.613m - 0.0064 \left( \text{form } < \frac{1}{4} \right)$$  \hspace{1cm} (15)

Constraint in eq. (12) in the brackets can be obtained from 16.

$4m > 4m \sin (\alpha_4) \sin (\alpha_4)$ is less than 1

or $4m > 3 + g$ (From eq.11)

or $4m > 3$ (As maximum value of $g$ could be 1)

$$\text{or } m > \frac{3}{4}$$  \hspace{1cm} (16)

Also from eq. (8)

$g < 4m \sin (\alpha_1)$ is less than 1

Hence $4m > 1$ (As maximum value of $g$ is 1)

$$\text{Or } m > \frac{1}{4}$$  \hspace{1cm} (17)

Similarly other constraints can be found out. Eq. (16) and (17) put constraint on the values of $g$ corresponding to $m$. Eq. (13)-(15) are for the modulation index defined in the brackets as levels in output voltage reduces to 7, 5, 3 respectively.

Pseudo code for obtaining the $f(g) = m$ with the constraints of eq. (16) and (17) has been depicted in Fig. 1(c).

The flowchart for the implementation of the scheme discussed in the paper for 9-level output has been shown in Fig. 4.

C. 11-LEVEL OUTPUT

The set of equations for implementing the VSNLC scheme are given by eq.(18)-(22).

$$5m \sin (\alpha_1) = g$$  \hspace{1cm} (18)
$$5m \sin (\alpha_2) = 1 + g$$  \hspace{1cm} (19)
$$5m \sin (\alpha_3) = 2 + g$$  \hspace{1cm} (20)
$$5m \sin (\alpha_4) = 3 + g$$  \hspace{1cm} (21)
$$5m \sin (\alpha_5) = 4 + g$$  \hspace{1cm} (22)

For a given value of $m$, $g$ could be found out by minimizing THD expression as given by eq. (C). Consequently, for all values of $m$ between $(0, 1)$, corresponding values of $g$ is obtained for minimum THD. The set of $(m, g)$ points can be used to obtain the relation between $m$ and $g$, which is given by the eq. (23)-(25)

$$g = 2.17m - 1.76 \left( \text{for } m > \frac{4}{5} \right)$$  \hspace{1cm} (23)
$$g = 2.27m - 1.41 \left( \text{for } \frac{3}{5} < m < \frac{4}{5} \right)$$  \hspace{1cm} (24)
$$g = 2.38m - 1.02 \left( \text{for } \frac{2}{5} < m < \frac{3}{5} \right)$$  \hspace{1cm} (25)

Constraint in eq. (23) in the brackets can be obtained from 26.

$5m > 5m \sin (\alpha_5) \sin (\alpha_1)$ is less than 1

or $5m > 4 + g$ (From Eq.22)

or $5m > 4$ (As maximum value of $g$ could be 1)

$$\text{or } m > \frac{4}{5}$$  \hspace{1cm} (26)

Also from eq. (18)

$g < 5m \sin (\alpha_1)$ is less than 1
FIGURE 6. Comparative analysis of the proposed strategy.

Hence $5m > 1$ (As maximum value of $g$ is 1)

$$\text{Or } m > \frac{1}{5} \quad (27)$$

Similarly other constraints can be found out. Eq. (26) and (27) put constraint on the values of $g$ corresponding to $m$.

Eq. (24) - (25) are for the modulation index defined in the brackets as levels in output voltage reduces to 9, 7 respectively. Pseudo code for obtaining the $f(g) = m$ with the constraints of eq. (26) and (27) is presented in Fig. 1(d).
FIGURE 7. Comparison of SHEPWM with proposed VSNLM.
FIGURE 8. Load voltage and current waveforms.

**D. 13-LEVEL OUTPUT**

The set of equations for implementing the VSNLM scheme are given by eq. (28)-(33).

\[
\begin{align*}
6m \sin(a_1) &= g \\
6m \sin(a_2) &= 1 + g \\
6m \sin(a_3) &= 2 + g \\
6m \sin(a_4) &= 3 + g \\
6m \sin(a_5) &= 4 + g \\
6m \sin(a_6) &= 5 + g
\end{align*}
\]

For a given value of \( m \), \( g \) could be found out by minimizing THD expression given by Eq. (D). Consequently, for all values of \( m \) between (0, 1), corresponding values of \( g \) is obtained for minimum THD. The set of \((m, g)\) points can be used to obtain the relation between \( m \) and \( g \), which is given by the eq. (34)-(37).

\[
\begin{align*}
g &= 2.5m - 2.1 \quad \text{for } m > \frac{5}{6} \quad (34) \\
g &= 2.63m - 1.79 \quad \text{for } \frac{2}{3} < m < \frac{5}{6} \quad (35) \\
g &= 2.78m - 1.44 \quad \text{for } \frac{1}{2} < m < \frac{2}{3} \quad (36) \\
g &= 2.85m - 1.02 \quad \text{for } \frac{1}{3} < m < \frac{1}{2} \quad (37)
\end{align*}
\]

Constraint in eq. (34) in the brackets can be obtained from (38).

\[
6m > 6m \sin(a_6) \quad \sin(a_6) \text{ is less than 1}
\]

\[
\text{or } 6m > 5 + g \quad \text{(From Eq. 33)}
\]

\[
\text{or } 6m > 5 \quad \text{(As maximum value of } g \text{ could be 1)}
\]

\[
\text{or } m > \frac{5}{6} \quad (38)
\]

Also from eq.(18)

\[
g < 6m \sin(a_1) \quad \text{is less than 1}
\]

Hence \( 6m > 1 \) (As maximum value of \( g \) is 1)

\[
\text{Or } m > \frac{1}{6} \quad (39)
\]

Similarly other constraints can be found out. Eq (38) and (39) put constraint on the values of \( g \) corresponding to \( m \).

Eq. (35)-(37) are for the modulation index defined in the brackets as levels in output voltage reduces to 11, 9, 7 respectively. Fig. 1(e) represents the Pseudo code for obtaining the \( f(g) = m \) with the constraints of eq. (38) and (39).

The proposed scheme can be generalized for \( n \) levels, where \( n < 31 \). The set of equations for implementing the scheme are given as shown in eq. (40).

\[
\left( \frac{n-1}{2} \right) \sin(a_i) = (i-1) + g
\]

where,

\[
i = 1, 2, \ldots, \left( \frac{n-1}{2} \right)
\]
Moreover, the generalized relation between ‘g’ and ‘m’ is given by eq. (40)

\[ g = am - b \quad \text{(for } n - 3 < m < 1) \]  

(41)

where,

\[ a = p_1N^3 + p_2N^2 + p_3N + p_4 \quad \begin{cases} p_1 = 0.001868 \\ p_2 = -0.07365 \\ p_3 = 1.007 \\ p_4 = -3.173 \end{cases} \]

and,

\[ b = q_1N^3 + q_2N^2 + q_3N + q_4 \quad \begin{cases} q_1 = 0.001778 \\ q_2 = -0.07037 \\ q_3 = 1.039 \\ q_4 = -3.439 \end{cases} \]

Fig. 5 shows the variation of parameters ‘a’ and ‘b’ with the number of levels (N).

IV. COMPARATIVE ANALYSIS

This section presents a comparative analysis of the proposed modulation strategy with NLC method. For comparison, the parameters taken are 3rd, 5th and 7th harmonic components. Along with these parameters, overall THD, which is obtained by simulation, is also compared. Based on the obtained data, the graphs have been plotted and shown in Fig. 6. Fig. 6(a) shows the comparison for 7-level CHB in which the 3rd, 5th and 7th harmonic components obtained with NLC modulation method are compared with the same harmonic components which are obtained with the proposed VSNLM modulation technique. Moreover, overall THD for both methods is also compared and shown in the same Fig. Similarly, for 9-level CHB, comparison is shown in Fig. 6(b) and for 11-levels and 13-level CHB inverters, the comparative analysis is presented in Fig. 6(c) and 6(d) respectively. In all the results, it is clearly visible that the proposed modulation
scheme in this paper is certainly an improvement over NLC method since there is a reduction in the obtained THD value. The comparison of the proposed strategy with the selective harmonic elimination (SHE) technique has also been done and shown in Fig. 7. The switching angles for 7-level, 9-level, 11-level and 13-levels are depicted in fig. 7(a), 7(c), 7(e) and 7(g) respectively. Fig. 7(b) provides the THD comparison for 7-level in which it can be seen that the proposed VSNLM has lower value of THD than the SHEPWM for the entire range of modulation index. Similar information has been conveyed by fig. 7(d), fig. 7(f) and fig. 7(h) showing the THD comparison for 9-levels, 11-levels and 13-levels respectively which are showing that the proposed VSNLM technique is clearly performing better than SHE technique.

V. EXPERIMENTAL VERIFICATION
This section show the experimental implementation of the proposed modulation strategy on cascaded h-bridge inverter. Fig. 8(a), 8(b), 8(c) and 8(d) depicts the load voltage and current waveforms for 7-level, 9-level, 11-level and 13-level inverters respectively. The results are taken for resistive load. The values of load are Z = 20 Ω, Z = 22 Ω, Z = 40 Ω and Z = 35 Ω in Fig. 8(a), 8(b), 8(c) and 8(d) respectively. The results showing the comparison of THD with the conventional NLC and the proposed VSNLM strategy are presented in Fig. 9. The results show the experimental THD of the CHB inverter with the conventional NLC method and the proposed VSNLM strategy at the same value of modulation index (m). Whereas the carrier step size (g) in conventional NLC modulation method is 0.5, in the proposed VSNLM method, ‘g’ is obtained by using the relation between ‘m’ and ‘g’ which are already shown in the previous section. Fig. 9(a)-9(c) are results obtained for 7-level CHB inverter. In Fig. 9(b), for m = 0.9, the THD by using the conventional NLC, i.e. for g = 0.5, is 16.5%. However, for the same value of m, the value of g is 0.26 for the proposed VSNLM method. By using this value of g = 0.26, the THD, as shown in Fig.9(c), is 12% which is marked improvement over the conventional NLC strategy.

Similarly, the results for 9-level CHB inverter are displayed in Fig.9 (d)-9(f). For m = 0.9, Fig.9 (d) shows
the load voltage waveform. Fig. 9 (e) depicts the THD for \( g = 0.5 \) which is 12.5% whereas in Fig. 9(f), for \( g = 0.22 \), the THD is only 9%. For 11 levels the results are presented in Fig. 9 (g) – 9 (i). For \( m = 95, g = 0.5 \), the THD is 9.5% as seen from fig. 9(b).

However, for same value of \( m \) and \( g = 0.22 \), the THD is coming only 7.4% which is shown in Fig. 9(i). Lastly, the results for 13-level CHB are also presented in Fig. 9(j) – 9(l). For \( m = 0.95 \) and \( g = 0.5 \), the THD is shown in Fig. 9(k) which is 6.7%. By keeping the value of \( m \) same and \( g = 0.28 \), the THD gets reduced to 6.5% which is visible from Fig. 9(l).

In all the results, the THD with the proposed VSNLM strategy is shown in Fig. 10. Fig. 11 shows the experimental setup which is present in the laboratory and used for taking the results. IGBT FGA25N120 is used as a switch in the proposed circuit. The control signals are generated using DSP board TMS320F28379D. For driving the IGBTs a driver circuit TLP 250H based is utilized. Different voltage and current waveforms are recorded using TPS2024 Tektronix digital oscilloscope. Fluke 435-II is used as the power quality analyzer for observing the harmonic waveforms.

VI. CONCLUSION
This paper proposes the idea of a novel modulation strategy for use in multilevel inverters. It is named as Variable Structure Nearest Level Modulation. In the paper, the strategy is implemented on 7-level, 9-level, 11-level and 13-level CHB inverters. The mathematical analysis behind the proposed modulation strategy is presented in the paper. The comparison of the proposed strategy with NLC modulation strategy is also shown in the paper. The comparison of THD shown by simulation is verified by the experimental implementation of the proposed strategy on CHB inverters. In simulation as well as experimental comparison, there is a significant improvement in THD by using VSNLM as compared to NLC. This shows the effectiveness of the proposed strategy in the paper.

ACKNOWLEDGMENT
The authors acknowledge the support provided by the Taif University Researchers Supporting Project, Taif University, Taif, Saudi Arabia under grant TURSP-2020/121 and also the support provided by the Hardware-In-the-Loop (HIL) Laboratory and Non-Conventional Energy (NCE) Laboratory, Department of Electrical Engineering, ZH CET, Aligarh Muslim University, India.

REFERENCES
[1] N. Prabaharan and K. Palanisamy, “A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications,” Renew. Sustain. Energy Rev., vol. 76, pp. 1248–1282, Sep. 2017.
[2] A. Salem, H. Van Khang, K. G. Robbersmyr, M. Norambuena, and J. Rodriguez, “Voltage source multilevel inverters with reduced device count: Topological review and novel comparative factors,” IEEE Trans. Power Electron., vol. 36, no. 3, pp. 2720–2747, Mar. 2021.
[3] P. Omer, J. Kumar, and B. S. Surjan, “A review on reduced switch count multilevel inverter topologies,” IEEE Access, vol. 8, pp. 22281–22302, 2020.
[4] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, “Multilevel inverter topologies with reduced device count: A review,” IEEE Trans. Power Electron., vol. 31, no. 1, pp. 135–151, Jan. 2016.
[5] A. Edupuganti and A. K. Rathore, “A survey of low switching frequency modulation techniques for medium-voltage multilevel converters,” IEEE Trans. Ind. Appl., vol. 51, no. 5, pp. 4212–4228, Sep./Oct. 2015.
[6] A. R. Kumar, Low-Switching Frequency Modulation Schemes for Multi-Level Inverters. Boca Raton, FL, USA: CRC Press, 2020.
[7] A. S. Alexander, “Development of solar photovoltaic inverter with reduced harmonic distortions suitable for Indian sub-continent,” Renew. Sustain. Energy Rev., vol. 56, pp. 694–704, Apr. 2016.
[8] M. D. Siddique, S. Mekhilef, M. Raw, A. Wahyudie, B. Chokae, and I. Salamov, “Extended multilevel inverter topology with reduced switch count and voltage stress,” IEEE Access, vol. 8, pp. 201835–201846, 2020.
[9] E. Samadai, M. Kaviani, and K. Bertilsson, “A 13-levels module (K-type) with two DC sources for multilevel inverters,” IEEE Trans. Ind. Electron., vol. 66, no. 7, pp. 5186–5196, Jul. 2019.
[10] Z. Sarwer, M. D. Siddique, A. Isqbal, A. Sarwar, and S. Mekhilef, “An improved asymmetrical multilevel inverter topology with reduced semiconductor device count,” Int. Trans. Electr. Energy Syst., vol. 30, no. 11, p. e12587, Nov. 2020.
[11] M. S. B. Arif, Z. Sarwer, M. D. Siddique, S. M. Ayob, A. Isqbal, and S. Mekhilef, “Asymmetrical multilevel inverter topology with low total standing voltage and reduced switches count,” Int. J. Circuit Theory Appl., vol. 49, no. 6, pp. 1757–1775, Jun. 2021.
[12] M. H. Nguyen and S. Kwak, “Nearest-level control method with improved output quality for modular multilevel inverters,” IEEE Access, vol. 8, pp. 110237–110250, 2020.
[13] Q. Liu, A. Chen, C. Du, and C. Zhang, “A modified nearest-level modulation for modular multilevel converter with fewer submodules,” in Proc. Chin. Automat. Congr. (CAC), Jinan, China, Oct. 2017, pp. 6551–6556.
[14] H. Lou, C. Mao, D. Wang, J. Lu, and L. Wang, “Fundamental modulation strategy with selective harmonic elimination for multilevel inverters,” IET Power Electron., vol. 7, no. 8, pp. 2173–2181, 2014.
[15] M. Meraj, S. Rahman, A. Isqbal, L. Ben-Brabahim, and H. A. Abu-Rub, “Novel level-shifted PWM technique for equal power sharing among quasi-Z-source modules in cascaded multilevel inverter,” IEEE Trans. Power Electron., vol. 36, no. 4, pp. 4766–4777, Apr. 2021.
[16] M. Angulo, P. Lezana, S. Kouro, J. Rodriguez, and B. Wu, “Level-shifted PWM for cascaded multilevel inverters with even power distribution,” in Proc. IEEE Power Electron. Spec. Conf., Orlando, FL, USA, Jun. 2007, pp. 2373–2378.
[17] M. Tayyab, A. Sarwar, M. Tarq, R. K. Chakraborty, and M. J. Ryan, “Hardware-in-the-loop implementation of projectile target search algorithm for selective harmonic elimination in a 3-phase multilevel converter,” IEEE Access, vol. 9, pp. 30626–30635, 2021.
[18] P. R. Bana, K. P. Panda, and G. Panda, “Performance evaluation of a reduced components count single-phase asymmetric multilevel inverter with low standing voltage,” Int. Trans. Electr. Energy Syst., vol. 30, no. 8, p. e12430, 2020.
M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, “A review of multilevel selective harmonic elimination PWM: Formulations, solving algorithms, implementation and applications,” IEEE Trans. Power Electron., vol. 30, no. 8, pp. 4091–4106, Aug. 2015.

M. D. Siddique, A. Iqbal, M. A. Memon, and S. Mekhilef, “A new configurable topology for multilevel inverter with reduced switching components,” IEEE Access, vol. 8, pp. 188726–188741, 2020.

M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, “Optimal design of a new cascaded multilevel inverter topology with reduced switch count,” IEEE Access, vol. 7, pp. 24496–24510, 2019.

A. Poorfakhraei, M. Narimani, and A. Emadi, “A review of modulation and control techniques for multilevel inverters in traction applications,” IEEE Access, vol. 9, pp. 24187–24204, 2021.

J. Yin, J. I. Leon, M. A. Perez, L. G. Franquelo, A. Marquez, B. Li, and S. Vazquez, “Variable rounding level control method for modular multilevel converters,” IEEE Trans. Power Electron., vol. 36, no. 4, pp. 4791–4801, Apr. 2021.

A. Bahrami and M. Narimani, “A sinusoidal pulswidt modulation (SPWM) technique for capacitor voltage balancing of a nested T-type four-level inverter,” IEEE Trans. Power Electron., vol. 34, no. 2, pp. 1008–1012, Feb. 2019.

D. Sun, B. Ge, F. Z. Peng, A. R. Haitham, D. Bi, and Y. Liu, “A new grid-connected PV system based on cascaded H-bridge quasi-Z source inverter,” in Proc. IEEE Int. Symp. Ind. Electron., Hangzhou, China, May 2012, pp. 951–956.

P. Hu and D. Jiang, “A level-increased nearest level modulation method for modular multilevel converters,” IEEE Trans. Power Electron., vol. 30, no. 4, pp. 1836–1842, Apr. 2015.

Y. Liu, B. Ge, H. Abu-Rub, and H. Sun, “Hybrid pulswidth modulated single-phase quasi-Z-source grid-tie photovoltaic power system,” IEEE Trans. Ind. Informat., vol. 12, no. 2, pp. 621–632, Apr. 2016.

M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, “A new multilevel inverter topology with reduced switch count,” IEEE Access, vol. 7, pp. 58584–58594, 2019.

N. Farokhnia, H. Vadizadeh, S. H. Fathi, and A. F. Ansarah, “Calculating the formula of line-voltage THD in multilevel inverter with unequal DC sources,” IEEE Trans. Ind. Electron., vol. 58, no. 8, pp. 3359–3372, Aug. 2011.

P. M. Meshram and V. B. Borghate, “A simplified nearest level control (NLC) voltage balancing method for modular multilevel converter (MMC),” IEEE Trans. Power Electron., vol. 30, no. 1, pp. 450–462, Jan. 2015, doi: 10.1109/TPEL.2014.2317705.

MOHAMMAD ZAID (Member, IEEE) received the bachelor’s and master’s degrees from the Department of Electrical Engineering, ZH CET, AMU. He is currently working as an Assistant Professor with the Department of Electrical Engineering, ZH CET, AMU. He is a Branch Counselor of IEEE Student Branch of the college. He has published research papers in the fields of DC/DC converters, multilevel inverters, and DG placement. His current research interests include developing new topologies of high gain DC/DC converters and multilevel inverters for renewable energy applications.

MD. REYAZ HUSSAN was born in Gaya, India, in 1991. He received the B.Tech. and M.Tech. degrees in electrical engineering and instrumentation and control from Aligarh Muslim University, Aligarh, India, in 2014 and 2016, respectively. He is currently a Research Scholar with the Department of Electrical Engineering, Aligarh Muslim University. His research interests include multilevel inverters and their control, photovoltaic systems, and multilevel inverter for solar PV applications.

MOHD TARIQ (Senior Member, IEEE) received the bachelor’s degree in electrical engineering from Aligarh Muslim University, Aligarh, the master’s degree in machine drives and power electronics from the Indian Institute of Technology (IIT) Kharagpur, Kharagpur, and the Ph.D. degree in electrical engineering with a focus on power electronics and control from Nanyang Technological University (NTU), Singapore.

He has worked as a Researcher with Rolls-Royce-NTU Corporate Laboratory, Singapore, where he has worked on the design and development of power converters for more electric aircraft. Before joining his Ph.D., he has worked as a Scientist with the National Institute of Ocean Technology, Chennai, under the Ministry of Earth Sciences, Government of India, where he has worked on the design and development of BLDC motors for the underwater remotely operated vehicle application. He also served as an Assistant Professor for Maulana Azad National Institute of Technology (MANIT), Bhopal, India. He is currently working as an Assistant Professor with Aligarh Muslim University, where he is directing various international and national sponsored research projects and leading a team of multiple researchers in the domain of power converters, energy storage devices, and their optimal control for electrified transportation and renewable energy application. He has authored more than 150 research papers in international journals/conferences, including many articles in IEEE TRANSACTIONS journals. He is also the inventor of approximately 25 patents granted/published by the patent offices of USA, GB, EP, India, and China.

Dr. Tariq was a recipient of the 2019 Premium Award for Best Paper in IET Electrical Systems in Transportation journal for his work on more electric aircraft and also the Best Paper Award from the IEEE Industry Applications Society’s (IAS) and the Industrial Electronic Society (IES), Malaysia Section—Annual Symposium (ISCAIE-2016) held in Penang, Malaysia. He is a Young Scientist Scheme Awardee, in 2019, supported by the Department of Science and Technology, Government of India, and also a Young Engineer Awardee, in 2020, by the Institution of Engineers, India. He is also the Founder Chair of IEEE AMU Student Branch and IEEE SIGHT AMU.
BASEM ALAMRI (Member, IEEE) received the B.Sc. degree (Hons.) in electrical engineering from King Fahd University of Petroleum and Minerals (KFUPM), in 2001, the M.Sc. degree in sustainable electrical power from Brunel University London, London, U.K., in 2007, the M.Sc. degree (Hons.) in electrical power systems from King Abdulaziz University, Jeddah, Saudi Arabia, in 2008, and the Ph.D. degree in electrical power engineering from Brunel University London, in 2017. He is currently an Assistant Professor of electrical engineering with the College of Engineering, Taif University. His research interests include power systems, power quality, power filter design, and smart grids, with a particular emphasis on the integration of renewable energy sources with power grids. He is a member of many international and local professional organizations. He is also a Certified Energy Auditor (CEA KrR), Certified Energy Manager (CEM KrR), and a Certified Measurement and Verification Professional (CMVP KrR) of the Association of Energy Engineers (AEE), USA. He has received many awards and prizes, including a certificate from Advance Electronics Company (AEC) in recognition of the Outstanding Academic Achievement during the B.Sc. degree with KFUPM. He also received the National Grid (NG) Prize, the Power Grid Operator in the U.K., for being the top distinction student of the M.Sc. degree of the SEP Program with Brunel.

AHMAD ALAHMADI (Member, IEEE) received the Ph.D. degree in nano-electronic devices from the School of Engineering, Ohio University, Athens, OH, USA. Since July 2017, he has been the Vice Dean of the Faculty of Engineering, Taif University, Saudi Arabia. He is currently an Associate Professor with the Department of Electrical Engineering, Faculty of Engineering, Taif University. His research interests include control systems and nano-electronic devices.