VELTAIR: Towards High-Performance Multi-tenant Deep Learning Services via Adaptive Compilation and Scheduling

Zihan Liu, Jingwen Leng*, Zhihui Zhang, Quan Chen, Chao Li, Minyi Guo*
Emerging Parallel Computing Center, Shanghai Jiao Tong University
Shanghai Qi Zhi Institution
{altair.liu, leng-jw, zhihui-zhang}@sjtu.edu.cn, {chen-quan, lichao, guo-my}@cs.sjtu.edu.cn

Abstract

Deep learning (DL) models have achieved great success in many application domains. As such, many industrial companies such as Google and Facebook have acknowledged the importance of multi-tenant DL services. Although the multi-tenant service has been studied in conventional workloads, it is not been deeply studied on deep learning service, especially on general-purpose hardware.

In this work, we systematically analyze the opportunities and challenges of providing multi-tenant deep learning services on the general-purpose CPU architecture from the aspects of scheduling granularity and code generation. We propose an adaptive granularity scheduling scheme to both guarantee resource usage efficiency and reduce the scheduling conflict rate. We also propose an adaptive compilation strategy, by which we can dynamically and intelligently pick a program with proper exclusive and shared resource usage to reduce overall interference-induced performance loss. Compared to the existing works, our design can serve more requests under the same QoS target in various scenarios (e.g., $+71\%$, $+62\%$, $+45\%$ for light, medium, and heavy workloads, respectively), and reduce the averaged query latency by 50%.

Keywords: Multi-tenant, Deep Learning Service, Compiling, Scheduling

1. Introduction

Deep learning (DL) models have achieved great success in the various domains including vision [1, 2, 3, 4, 5, 6], natural language processing [7, 8], and even graph learning [9, 10]. To meet the need of rising computation power of DL models, computer architects have proposed various hardware designs including general-purpose hardware [11] and domain-specific architectures [12, 13, 14, 15, 16, 17, 18, 19, 20, 21] for accelerating deep learning models for their superior energy efficiency.

Different from the computation-heavy training process, it is difficult for the inference of a single deep learning model to fully use the hardware, which typically runs with a small batch size [22]. As such, sharing multiple DL models on a single hardware, i.e., multi-tenant deep learning serving, has become increasingly important [23, 24]. Compared to the single-tenant serving, multi-tenancy brings several challenges, including resource management and allocation, shared resource competition [25, 26], tasks scheduling [27, 28], etc.

For conventional multi-tenant workloads, researchers have proposed various solutions based on resource partition [29], hardware isolation [30], and so on. Similarly, researchers have proposed various architectural support for multi-tenant DL serving [22, 24, 23] that leverages temporal and spatial multitasking.

However, the multi-tenant DL serving has its unique challenges, which are overlooked by previous multi-tenant DL serving works. We first find that owing to the complex inner-structure of the DL models [31], the scheduling granularity has a profound impact on the multi-model serving throughput. Meanwhile, we demonstrate that the performance of DL models is very sensitive to code generation strategies [32, 33, 34, 35]. In specific, those current DL compilers mainly focus on optimizing the performance of a single model or even a single layer by various code transformations under the assumption of singe-tenancy. Our experimental results show that the performance of generated code degrades rapidly under multi-tenant scenarios due to the shared resource contention.

In this work, we propose VELTAIR, a software solution that provides the high-throughput and low-interference multi-tenant deep learning serving. We systematically analyze the resource allocation conflict and inter-layer interference on the CPU platform, which closely represents the industrial practice [36]. Our analysis indicates that the fixed scheduling granularity adopted by previous works [23, 24] is sub-optimal when the system load changes. Meanwhile, we perform a naive extension to the TVM’s auto-scheduler [32], which lets us identify the best-performing code version under different interference levels. We show that the performance of the best code version under a specific interference level degrades quickly under a different interference level. These insights call for both adaptive scheduling and adaptive compilation for achieving the high-performance multi-tenant DL serving.

For the adaptive scheduling, we find that the sub-optimal performance of the fixed model-wise scheduling scheme is caused by the inefficient CPU resource utilization, while the fixed layer-wise scheduling scheme is caused by the frequent resource conflict. To reduce the resource conflict with CPU resource usage efficiency guaranteed under different situa-
2. Motivation and Challenges for Multi-Tenant DNNs

In this section, we explain why the CPU architecture is suitable for providing the multi-tenant DL services. In specific, we show that the existing high-performance CPU is more than enough to serve multiple deep learning inference tasks under their QoS target. We then show that the quality of code generation is the key to fully unleashing the potential of the underlying hardware.

2.1. DNN Execution Characterization on CPU

With the tremendous improvement of hardware architecture design and manufacturing process, the performance of single computing hardware is increasing rapidly, making training and inference of deep neural networks easier and faster. Some companies even use CPUs as their deep learning back-end. These hardware mostly use multi-degree parallelism to increase overall throughput. However, when providing deep learning inference services with small batch sizes, these hardware will suffer from severe under-utilization since the deep learning inference service is not intense enough to fill the hardware resource.

As illustrated in Fig. 1a, a high-performance CPU (AMD Threadripper 3990X [38]) is more than enough to provide deep learning inference tasks. When serving vision tasks in MLPerf [37], the CPU platform can reach around 300 Query per Second by simply using all CPU cores for a task. So, to fully utilize the hardware and increase the energy efficiency, increasing deep learning service providers begin to introduce the task-level parallelism by sharing one computing hardware among multiple customers/requests which is called multi-tenant deep learning service, by either temporal multiplexing (e.g. PREMA [24], AI-MT [22]) or spatial multiplexing (e.g. NVIDIA Multi-Process Service [39], NVIDIA Ampere Multi-Instance GPU [40]). By leveraging task-level parallelism, multiple customers/requests can fully occupy the throughput of the hardware, thus increasing the overall efficiency.

On the other hand, some deep learning tasks also consist of multiple sub-tasks. For example, auto-piloting on a smart vehicle consists of multiple direction object sensing and tracking tasks, SLAM tasks, decision-making tasks, etc.: personal voice assistant service on a home device consists of voice recognition, voice synthesis, etc. Those sub-tasks can but also should be launched in a parallel way for real-time interaction, and thus may share the resources on a single computing hardware. Currently, few deep learning systems are designed to face the multi-tenant serving scenarios. So in this work, we propose to explore the optimization opportunities at both compiling
and runtime for co-locating and scheduling multiple tasks on a single hardware. Specifically, we focus on the problem of co-locating multiple latency-critical DL tasks on a multi-core architecture hardware, and the objective is to serve as many DL tasks as possible (i.e., maximize the metric of query per second) under the task latency constraints (i.e., ensuring that it finishes within a time limit). However, our design can be easily extended to support the co-location of DL tasks and best-effort tasks.

To co-locate multiple deep learning tasks on a single computing back-end, one naive approach is to simply dump all the candidate tasks onto the hardware and fill the empty slot once a task is complete. However, the most important challenge is how to manage the limited hardware resources like physical cores for the CPU architecture, streaming multiprocessors (SMs) for the GPU architecture, or even sub-arrays of a systolic architecture.

In addition to exclusive resources, various shared resources on the computing back-end are critical to the performance of a task, including cache bandwidth, cache capacity, memory bandwidth, etc. Naively scheduling all candidate tasks to the hardware would result in severe interference and performance loss due to the competition of these resources. We conduct a simple experiment that co-locates multiple ResNet-50, GoogLeNet, and SSD inference tasks on a single CPU. As illustrated in Fig. 1b, the task suffers from up to 1.8× latency under heavy workload pressure. As such, the inference can severely impact the QoS, but is considered by current DL serving systems. In contrast, our work considers both compilation and scheduling strategies to handle the interference.

2.2. DNN Compilation on CPU

Although vendor-provided libraries can offer optimized DNN computation with convenient APIs, an increasing number of researchers and developers have begun to use automatic high-performance code generators for even higher performance. Among deep learning compilers, TVM gains great success for its convenience, high quality of generated code, and cross-platform capability. Moreover, things are getting more convenient once the TVM Auto-Scheduler (i.e., Ansor [34]) is introduced. Now, researchers can simply define the computation logic they want, run the auto-scheduling procedure, and TVM would return the code with similar or even better performance compared to vendor-provided libraries, such as MKL-DNN [41] and MLAS [42] on CPU, cuDNN [43] on GPU.

The other advantage of using the DNN compiler is that the generated code is user-visible while vendor-supplied libraries are usually closed-sourced. Given those reasons, we choose the TVM compiler to generate the codes for running DNN models in this work. We also conduct a performance comparison experiment between the Intel MKL-DNN [41] and TVM. As Fig. 2 shows, the TVM generally outperforms the vendor-supplied library.

For compiling DNN layers or models on the CPU, we mainly consider the nested loop transformation and some CPU-specific annotation or pragma including parallelization and unrolling. The compiling procedure is actually a trade-off between the parallelism and locality of the program, which we will discuss later in the paper.

3. Optimization Space Analysis

In this section, we first identify the optimization space that is critical for achieving high-performance multi-tenant DL services. In specific, we study the two optimization knobs, namely the scheduling granularity and compilation strategy.

We characterize the impact of those two knobs on the performance measured by QoS satisfaction rate [45, 46, 29, 28] representing how many requests are finished within the QoS target of multi-tenant deep learning services on the CPU.

Our main finding is two-fold. First, a fixed scheduling granularity, such as the entire model [24] or the sub-layer block [22, 23], leads to the sub-optimal performance, owing to the diversity of DNN models and their distinctive inner characteristics. Second, the performance of the existing compilation strategies, which aim to maximize the code performance under the solo-run case, degrades significantly when multiple DNN models run together and interfere with each other. Such two findings motivate the design of the adaptive scheduling and adaptive compilation in VELTAIR.

3.1. Optimization Space Definition

We first explain and define the optimization space of multi-tenant DL services. Conventional workloads such as Silo [47] and Moses [48] choose the entire query as the scheduling unit because the query has no internal structures. In contrast, DNNs are layer-based, for which the scheduling unit can range from one layer to the entire model. Meanwhile, DNNs are
also computation-intensive, and their performances are sensitive to the code quality as shown in Sec. 2.2. In this work, we consider these two knobs jointly, i.e., scheduling granularity and compilation strategy, for achieving high-performance multi-tenant deep learning services.

Scheduling granularity refers to the size of the entity for allocating resources and scheduling on the hardware. For example, in the conventional online services, prior works typically choose the entire query as the scheduling unit [29, 44, 27, 30]. However, we have more choices on the scheduling granularity in deep learning services because DNN models have a complex inner organization consisting of layers or operators, such as conv (i.e., convolution), relu and pooling. As such, we can either choose an entire model (i.e., coarse-grained) or a single layer (i.e., fine-grained) as the scheduling unit. To achieve higher resource usage efficiency and reduce the resource usage conflict, we consider a new scheduling granularity of multiple layers as a unit, which we call layer block.

Compilation strategy refers to the code generation options for a DNN model or a DNN layer. For example, we have described the different code generation options (i.e., nested loop transformation) in Sec. 2.2. As we will show later, the optimal code generation option for minimizing the execution latency depends on the interference levels caused by co-running DNN models. To the best of our knowledge, we are the first to consider the compilation as an optimization knob in the multi-tenant DNN serving scenario.

Tbl. 1 compares the choices of those two optimization knobs in prior state-of-the-art solutions against VELTAIR. Specifically, our work is adaptive in both the scheduling granularity and compilation strategy. Previous work AI-MT [22] and Planaria [23] decompose a layer into multiple smaller parts, or sub-layers, for more flexible scheduling. However, the improvement is limited as we will show that the layer-wise scheduling unit is already inferior to our adaptive block scheduling in Sec. 3.2. In other words, sub-layer scheduling is overly fine-grained. Other work Protean [44] and Parties [29] mainly target conventional interactive services, so both of them use static scheduling. The static scheduling can either choose the layer or the entire model in the case of multi-tenant DL services. Note that Protean [44] also uses an adaptive compilation strategy, only targeting non-DL workloads. As such, it can not be applied to compile DNN models because they have a different set of compiler optimization options as we will show later. In the following parts of this section, we will justify the choice of our optimization knobs through detailed experimental results.

3.2. Scheduling Granularity Analysis

We first compare the performance of multi-tenant DL services under different scheduling granularities, including layer-wise, model-wise, and layer-block scheduling. We then explain why these static schedulings fail to fully utilize the hardware resources, which leads to the need for an adaptive scheduling granularity.

Experimental Setup. For the model-wise scheduling, we implement a simple First Come First Serve (FCFS) strategy used in prior work [49, 28]. In other words, the tasks will be served immediately if there are available resources while waiting otherwise. For the layer-wise scheduling, we implement an algorithm similar to Planaria [23] that allocates the resource to every layer and allow tile-wise preemption if the requested resources exceed the available number. For the layer block scheduling, we simply set the layer block-size to 6 and 11 respectively to study the impact of the block-size. We compare the performance of those scheduling schemes under different query arrival rates (i.e., query per second, QPS). We report the QoS satisfaction ratio in Fig. 3a and averaged model execution times to eliminate the instability caused by the randomness.

Results. As shown in Fig. 3a, the performance of both model-wise and layer-wise scheduling degrade much faster than the block-wise scheduling. Meanwhile, the best block-size for optimal performance varies with the query arrival rate. For example, the block-size of 6 layers performs best at 150 QPS, while the block-size of 11 is better at 200 QPS. We have the same observations in Fig. 3b for the averaged query execu-
tion latency. These results confirm the criticality of scheduling granularity for multi-tenant DL services.

**Model-Wise Inefficiency.** We find that the distinctive computation resource requirement across DNN layers is the root cause for why the model-wise scheduling is sub-optimal. Fig. 4a plots the speedup for different ResNet layers under different CPU core numbers, which shows that different layers have different scalability trends when allocated core number increases. However, the model-wise scheduling evenly assigns a fixed number of cores to all layers in the model, which results in the CPU core resource wastage because many layers only require a small number of cores. Fig. 4b compares the core number allocation between the model-wise scheduling and layer-wise scheduling. Intuitively, the layer-wise scheduling scheme represents the minimum core allocation for satisfying the model’s QoS target. We find that the model-wise scheme allocation (black line) is far from the optimal core allocation (red shadowed area). As a result, the QoS satisfaction ratio drops dramatically once the query arrival rate exceeds 50 QPS in Fig. 3a.

**Layer-Wise Inefficiency.** We find that the layer-wise scheduling is sub-optimal owing to the frequent scheduling conflict when the query arrival rate is high. For example, there are layers in Fig. 4b that require large core numbers (e.g., more than 48 out of 64 cores). The scheduling conflict occurs when a layer requests more cores than currently available cores. Fig. 5a compares the conflict rate among different scheduling granularities, where the layer-wise scheduling is highest (e.g., 23.8% conflict rate with 300 QPS).

For a layer that experiences scheduling conflict, we implement a technique to increase the resource utilization. In specific, we first let the layer use all the available cores and increase its core usage once more cores become available. However, using more cores needs to spawn more threads, whose overhead is non-negligible and worsens the model’s overall latency. To illustrate this point, we quantify this overhead for each layer in ResNet-50 by measuring a layer’s latency with and without scheduling conflict. Fig. 5b shows the results, with the mean of 220 $\mu$s and median of 100 $\mu$s.

The scheduling conflict overhead measured above explains the overall latency of the layer-wise scheduling for ResNet-50 at the 300 QPS. The execution latency without scheduling conflict is 18.54 ms. But with the conflict rate of 23.8%, the total conflict overhead is estimated to be 23.8% $\times$ 55 $\times$ 220 $\mu$s = 2.86 ms, with the 55 layers (53 conv and 2 GEMM) in ResNet-50. As such, the estimated overall latency is 2.86 + 18.54 = 21.4 ms, which matches the measured latency for the layer-wise scheduling at 300 QPS in Fig. 3b.

**Summary.** The above results show that the optimal scheduling scheme should strike a good balance between the averaged resource usage and the scheduling conflict. The model-wise scheduling generates the smooth resource usage pattern and hence low conflict, but uses unnecessarily more resources to meet the QoS target. In contrast, layer-wise scheduling uses the minimum CPU resources, but the per-layer characteristics lead to a substantial scheduling conflict overhead. The layer block scheduling combines the advantages of both model-wise and layer-wise scheduling. Furthermore, the optimal performance cannot be achieved by simply setting a fixed layer block size as demonstrated in Fig. 3. In other words, the optimal block organization depends on the model characteristics and query arrival rate. As such, we propose to use adaptive layer block-size, and will explain it with greater details in later sections.

### 3.3. Compilation Strategy Analysis

We now perform a set of experiments to study the impact of compilation strategies on multi-tenant deep learning services. The key insight in our experiments is that the optimal
compilation strategy changes under different interference levels. As such, the adaptive compilation is needed to achieve high-performance multi-tenant DL services. Furthermore, we propose to use multi-version static compilation to avoid the overhead of just-in-time (JIT) compilation.

Extending TVM Auto-Scheduler. Recall that in Sec. 2.2, the current TVM compilation strategy uses an auto-scheduler [34] to search for the implementation that achieves the best or the lowest latency. This compilation strategy does not consider the existence of interference when multiple DNN models run together, which can lead to a significant performance slowdown as shown in Fig. 1b.

To mitigate the impact of interference, we propose a naive extension for the TVM’s existing auto-scheduler [34]. To identify the best code implementation for the target layer at a given interference level, we launch a background layer that produces the desired level of interference and run the TVM’s auto-scheduler with long enough iterations (e.g., 1024 iterations). As such, the returned schedule can be regarded as the optimal version under this interference level. In this experiment, we use a frequently occurred ResNet \texttt{conv} layer with the feature map size of $14 \times 14$, kernel size of $3 \times 3$, input and output channel size of 256, and study the performance of different compilation strategies under different interference levels.

Results. Fig. 6 compares the performance of four different implementations under different interference levels. In specific, the four implementations correspond to the optimal ones searched with zero, low, medium, and high interference levels, respectively. As Fig. 6a shows, the \texttt{impl.-1}, which is also the default choice of TVM auto-scheduler, achieves the best performance when no interference exists. However, its performance also degrades rapidly, which can be up to 7x at the high interference level. In contrast, the \texttt{impl.-4} has the lowest performance when no inference exists but achieves the highest performance under the high interference. These results show that the optimal code implementations vary according to the interference levels, and our simple extension to the TVM auto-scheduler can effectively find these optimal implementations.

Since a model may experience all ranges of interferences in the multi-tenant DL services at one run, a static code version cannot achieve the best performance. Fig. 6b further quantifies the performance trend of the above four versions against different interference levels, where each version outperforms others only within a narrow interference interval. As such, we have to combine all the four versions across all the interference levels to achieve the best performance, which is the dotted grey line in Fig. 6.

General Cases. We further profile the rest of the ResNet-50 layers under different interference levels to fully understand the impact of the compilation strategy. Specifically, we choose ten interference levels and identify the best-performing version at each level, which leads to a total number of ten implementations for each layer. Fig. 7a compares the performance loss of using a various number of versions against using all the ten versions. If we use only one implementation, the performance loss increases as the interference level increases. In contrast, using five versions out of the ten versions can maintain the performance loss within 10%.

Multi-Version Static Compilation. One naive way to exploit the above insights for multi-tenant DL services is to perform a Just-in-Time (JIT) compilation according to the interference level. However, the JIT compilation overhead can offset the benefit of adaptive compilation. Instead, we propose to use the static multi-version compilation to achieve the same benefit of the adaptive JIT compilation. Fig. 7b plots the ratio of code version count to maintain various performance losses compared to the case of using all the ten versions. Although the above results have shown that it requires five code versions to stay within 10% performance loss, the majority (i.e., over 80%) of layers only require three code versions.
4. Detailed Design of ELTAIR

In this work, we propose ELTAIR, a software solution for high-performance multi-tenant deep learning model serving. Based on the previous insights, ELTAIR performs adaptive compiling and scheduling. Fig. 8 shows its overview that has two main components, i.e., the offline static compiler and the online runtime scheduler.

Instead of performing dynamic compilation whose overhead can account for the model serving latency, we propose to use a static multi-version compiler that extends the existing TVM’s compilation framework and can identify different optimal code versioned under different interference levels. The key novelty in our compiler is a single-pass multi-version search algorithm (described in Sec. 4.1).

The ELTAIR runtime scheduler dynamically forms the layer block as the scheduling unit, which balances the core usage efficiency and scheduling conflict rate. The key in the scheduler is a dynamic threshold-based layer block formation algorithm that we describe in Sec. 4.2. The runtime scheduler exploits a performance counter-based interference proxy. By monitoring the system load and interference pressures, it adaptively selects the optimal code version and scheduling granularities, which are detailed in Sec. 4.3.

4.1. Single-pass Static Multi-version Compiler

In Sec. 3.3, we have described the benefits of adaptive compilation for handling the interference in the multi-tenant DL services. We have proposed a naive extension for the TVM auto-scheduler to search for the best code version at a given interference level. The extended auto-scheduler launches an additional background layer that can generate the desired interference level during the search process. This approach is effective for identifying the best code version at different interference levels but is time-consuming as it requires multiple passes of the TVM auto-scheduler. A single pass for a layer is typically 20 minutes on our high-end CPU, which means searching for five versions would take close to two hours.

To facilitate the multi-version compilation process, we propose a single-pass search algorithm that adds almost no overhead to the original TVM auto-scheduler. Our key insight is that we can use the well-known computer architecture tradeoff between parallelism and locality to explain why certain versions are extremely sensitive to interference while others are much less sensitive. Built upon this insight, we can explore the parallelism-locality tradeoff space in a single search pass, from which we then pick the desired versions.

Parallelism- Locality Tradeoff. We first use experimental results to illustrate that the finding of different optimal versions under different interference levels is essentially a tradeoff between program parallelism and locality. In this experiment, we use the straightforward extension described in Sec. 3.3 to search for the two optimal code versions, one under the light interference level and the other one under the heavy interference level. We then record the corresponding compilation flags for these two versions. Based on the recorded flags, we compute a parallelism metric by simply multiplying the loop unrolling factor and parallelization factor. We compute a locality metric by directly using the tiling/blocking size.

In Fig. 9a, we compare the above two metrics of the two code versions that achieve the best performance under the light interference and heavy interference, respectively. We observe that the heavy-interference-optimal version generally prefers high parallelism and a small blocking size, while the light-interference-optimal version prefers the opposite. We then derive the following insight: generated codes with a higher locality (a larger blocking size) perform better under the light interference (interference-vulnerable), while generated codes with a higher parallelism perform better under the heavy interference (interference-tolerant).

The above insight reflects the well-understood parallelism-locality tradeoff. To exploit the large locality, a layer needs to use more on-chip memory like the LLC in CPU, which are shared resources among multiple CPU cores. However, the performance of the layer quickly degrades when there is contention on the shared resources (L3 cache and the corresponding bandwidth according to our observation). To mitigate the impact of contention, the layer can limit its locality and use more parallelism to remedy its performance loss.
Single-Pass Compilation. We now use the examples in Fig. 9b-d to walk through our single-pass compilation algorithm, which has three steps. The details of the algorithm are provided in Alg. 1.

The first step (Line 2 - 4 in Alg. 1) directly leverages the TVM’s auto-scheduler to collect candidate implementations. In this step, we enable the operator fusion optimization in the auto-scheduler, which includes common fusion patterns like convolution followed by ReLU (conv-relu) and convolution followed by batch normalization and ReLU (conv-batchnorm-relu). Instead of searching for the best-performing implementation, we record as many samples as possible and calculate their parallelism and locality metrics as Fig. 9b shows. In the second step (Line 5), we then filter out samples whose performance cannot satisfy this layer’s QoS target as Fig. 9c shows. We set the layer’s performance as the minimal floating-point operation per second (i.e., FLOPS) that the corresponding model needs to achieve to meet the model’s latency target.

In the third step (Line 6 to 7 and Line 14 to 29), we select the dominant implementations via ExtractDominant function, where there are no other implementations with both smaller blocking size and parallelism than each chosen one. In other words, these dominant implementations form the Pareto frontier (red markers in Fig. 9d), which is an optimal solution to the multi-objective optimization problem. In the last step (Line 8 to 12), we uniformly choose five versions from the Pareto frontier (circled ones in Fig. 9d). Since not all layers require five versions to maintain the close performance to the optimal, we test the performance of the selected five versions under different interference levels and remove the ones whose performance is within 90% of the full five versions. This optimization leads to the reduced storage overhead of code multi-versioning.

Algorithm 1 Static multi-version compilation in a single pass.

Input: layers[N], qos
Output: candidate_impls[N][V], dominant_impls[N][V]

1: function FINDINGIMPL(layers, qos)
2:   for _l in layers[N] do
3:     _l.qos ← qos × \frac{\text{Lap_count}}{\text{V}(\text{layer}_{\text{V}})(\text{x}_{\text{op}_{\text{count}}})}
4:     Impl[0] ← Ansor(_l, 1024)
5:     Impl[0] ← [x : \text{time} \leq _l.qos for x in impls]
6:     d_impl[0] ← ExtractDominant(impls)
7:     d_impl[0].sort(key = x.block_size)
8:     for _i in d_impl[0].step ← \frac{d_impl.length}{V} do
9:       c_impl.push_back(_i)
10:   end for
11:   candidate_impls.push_back(c_impl)
12:   dominant_impls.push_back(d_impl)
13: end for
14: return candidate_impls, dominant_impls
15: end function

Figure 10: (a) Forming the layer-blocks by a threshold and minimize the layer-blocks’ CPU usage. (b) Average and maximal CPU usage of various scheduling granularity.

4.2. Dynamic Threshold Based Layer-Block Formation

As previously explained in Sec. 3.2, the layer-block-based scheduling outperforms the layer-wise and model-wise scheduling through balancing the minimal average core usage and scheduling conflict rate. However, a fixed-sized layer-block is not efficient because the optimal block size varies with the system load and the interference from other co-executed models. As such, we propose a dynamic-sized layer-block approach to achieve the high core efficiency and low conflict rate according to the system load and interference level.

To reduce the scheduling conflict rate via the layer-block scheduling, we first identify the layers that are most likely to trigger conflicts. To identify these conflict-prone layers, we calculate the required CPU core number for each layer to complete within its QoS target, from which we can compute the model’s averaged core number. We compare the layer-wise core number against the model-wise average value, and identify the layers with a much higher CPU core number requirement than the averaged value as conflict-prone layers. For each conflict-prone layer, we form a layer-block that can reduce its core usage by increasing the core usage for other layers in the block while still satisfying the QoS target.

We walk through the ResNet example in Fig. 10a to illustrate the intuition of our method. We first form the layer-wise (red shadowed area) and model-wise (black horizontal line) scheduling plan in Fig. 10a. We denote the average core count in the mode-wise scheduling as Avg_C. We then use a runtime-decided threshold thres that ranges from zero to maximal core count. We iterate over all layers and identify the conflict-prone ones whose core requirement exceeds Avg_C + thres, i.e., the blue line in Fig. 10a. We refer to each conflict-prone layer to the splitting pivot, which is essentially the beginning layer for a block. As a result, there are four blocks marked by arrows. For each formed block, we calculate its QoS target by summing up all its layers. We then recalculate the core requirement (yellow line) of each block to satisfy its QoS target.

Alg. 2 formally describes the above dynamic threshold-based layer-block formation algorithm, where the threshold
is determined at runtime according to the system load and co-executed models’ characteristics. Sec. 4.3 will provide the details of how we adjust the threshold. With Alg. 2, we can generate proper layer-blocks using no more than $\text{Avg} \cdot C + \text{thres}$ CPU cores under different system loads. The basic idea is that when the system load is low, we use a high threshold since the conflict possibility is low, which means each layer can use as many cores as possible for maximizing the CPU resource usage efficiency. When the system load is high, we use a low threshold which means each layer should have core counts close to the average value for reducing the scheduling conflict rate.

The essence of Alg. 2 is to reduce the high core usage of error-prone layers and remedy its latency loss by increasing the core usage of other layers. This can increase average core usage compared to the most efficient layer-wise scheduling. However, according to our evaluation, the gap between optimal CPU resource usage is smaller than 10%, which is acceptable. Fig. 10b compares the average core usage and maximum core usage of different scheduling granularities when co-locating two ResNet-50 models. Our algorithm is effective at reducing the gap between optimal CPU cores usage (i.e., achieving high resource efficiency) and maximum core usage (i.e., reducing the scheduling conflict rate).

Algorithm 2 Dynamic threshold based layer-block formation algorithm.

Input: $\text{layers}[N], \text{impls}, \text{thres}$
Output: $\text{Layer\_Block}$

1: function FINDING1STPIVOT($\text{layers, impls, thres}$)
2:     splitting\_pivot ← 0
3:     Avg\_C ← Core@Model\_Granularity($\text{layers}$)
4:     for $l \in \text{layers}[1 : N]$ do
5:         if Core($\text{impls}[l]) \geq \text{thres} + \text{Avg\_C}$ then
6:             splitting\_pivot ← $l$
7:         break
8:     end if
9: end for
10: return splitting\_pivot
11: end function
12: function FORMINGLBS($\text{layers}$)
13:     $\text{Layer\_Block} \leftarrow []$, begin ← 0
14:     while layers.length() ≠ 0 do
15:         sp ← FINDING1STPIVOT($\text{layers, impls, thres}$)
16:         $\text{Layer\_Block}.\text{push\_back}(\text{layers}[\text{begin : sp}])$
17:         layers ← layers[sp + 1 :]
18:         begin ← sp + 1
19:     end while
20: return $\text{Layer\_Blocks}$
21: end function

Figure 11: (a) Dominant components of performance counters according to PCA. (b) Accuracy validation of the interference pressure proxy using L3 miss rate and access counters.

4.3. VELTAIR Runtime Scheduler

In this subsection, we describe the details of the runtime scheduler in VELTAIR. Our scheduler monitors the current CPU inference level and dynamically chooses the code version derived from Sec. 4.1 and scheduling granularity using the algorithm described in Sec. 4.2. In specific, we explain how we derive the system interference pressure level and how we determine the dynamic threshold for Alg. 2.

Interference Proxy. We first build the proxy for monitoring the system interference pressure level by using hardware performance counters. According to previous studies [44, 50, 51], performance counters have a strong relation with interference pressure level. We define the interference pressure level of the system as the average performance slowdown ratio of layers running on the system. To figure out what performance counters decide the interference level, we conduct a principal component analysis (PCA) [52] on collected performance counters, including L3 cache miss rate, L3 access, instruction per cycle (IPC), float-point operations, etc. It turns out that L3 cache-related counters account for over 99% of the data variance, as shown in Fig. 11a. As such, we choose the L3 miss rate and L3 access to construct a simple linear interference model. As shown in Fig. 11b, the predicted interference level matches the measured interference level well. Using this simple linear model, we can derive the interference pressure level with low cost at runtime.

Dynamic Scheduling Threshold. The threshold used by the layer-block formation in Sec. 4.2 indicates the additional core counts that each layer block can use beyond the model’s averaged requirement. When a model runs exclusively, it can use as many cores as it desires. However, when multiple models run concurrently, each model should try to reduce its core usage to avoid scheduling conflicts. As such, we use a simple heuristic that determines the threshold by subtracting the total core number by the sum of all models’ average core count and distributing the remaining cores according to each model’s average core count. For example, three models A, B, C use 12, 12, 24 CPU cores on average respectively. On average, $64 - (12 + 12 + 24) = 16$ cores are idle, and we assign 4, 4, 8 as
threshold to A, B, C respectively. In our study, we observe that a model with a high average core usage typically has a high peak core usage. Thus, dividing the idle cores by the model’s average core usage can better fit each model’s computation demand.

**Putting All Together.** We now describe the runtime scheduler in VELTAIR that exploits the aforementioned algorithms. Alg. 3 illustrates the pseudo-code of the scheduler, where the task dispatcher simply sends tasks to a worker if there are enough idle cores. The code implementation search is done offline at the compiling stage as Alg. 1 details. At runtime, VELTAIR collects the performance counters once a layer block is finished, and the scheduler will form the next layer block from the remaining layers according to the current system load with different implementations according to the current interference pressure level. As mentioned before, code implementations with different interference tolerance levels have significant differences in parallelism and locality, which means the same layer in a model will have different CPU requirements under different interference pressure levels leading to different layer blocks. Note that when selecting the interference tolerance level of the next layer-block, we will ignore the ongoing but soon-to-finish layer-blocks, since they will have little influence on system interference from now on. To determine the soon-to-finish layer-block, we examine whether its remaining execution latency is within a threshold (e.g., 10%) according to our offline profile-based latency model and interference proxy model.

5. Evaluation

We now demonstrate the effectiveness of the adaptive compiling and scheduling in VELTAIR. We first describe our evaluation setup, baseline, and metrics. We compare the performance of VELTAIR against other work and show that the combination of our adaptive compiling and scheduling is essential for achieving the high-performance in multi-tenant DL services.

### 5.1. Experimental Setup

**Multi-Tenant Deep Learning Models.** To simulate the realistic situation of deep learning services, we use deep learning models from MLPerf (Server) [37] as listed in Tbl. 2. The evaluated models include image classification, object detection, and neural machine translation (NMT) tasks. We categorize the workload of the models from light, medium to heavy, and set the QoS target for them according to the guidance of MLPerf.

**Workload Generation.** We also follow the MLPerf guidance to generate random queries with Poisson distribution, where the \( \lambda \) parameter of the distribution stands for the QPS (query per second) of the workload. We evaluate our design under Light, Medium, Heavy, and Mix workload. For the mixed workload, the frequency of every task is set to be inversely proportional to QoS requirements [53].

**Hardware and Software.** For all experiments, we use a machine equipped with a high-end server-level CPU Ryzen Threadripper 3990X [38] and 256 GB DDR4 RAM at 3200 MHz. The CPU has 64 physical cores and 256MB L3 cache capacity, and works at 2.9 GHz with AVX-2 enabled. To obtain stable experimental results, we turn off certain features such as simultaneous multi-threading (SMT) and dynamic voltage and frequency scaling (DVFS). We believe that turning off these features do not change our insights owing to the following reasons. The SMT mainly enhances the sharing of L1 cache, while we identify LLC as the main contentious resource. However, SMT leads to a significant latency fluctuation because of the possibility that two logical threads of different tasks are assigned to the same physical core. The DVFS also leads to latency fluctuation that increases the conflict rate. We implement the static multi-version compiler by extending the TVM v0.8 [32]. For the runtime scheduler implementation, we use MPICH 3.3.2 [54], which serves the multi-tenant DNN models via multi-processing.

### Table 2: Evaluated multi-tenant DL models.

| Category       | Workload | Name            | QoS (ms) |
|----------------|----------|-----------------|----------|
| Image          | Medium   | ResNet-50 [1]   | 15       |
|                | Medium   | GoogLeNet [4]   | 15       |
| Classification | Light    | EfficientNet [3]| 10       |
|                | Light    | MobileNet-V2 [2]| 10       |
| Object         | Heavy    | SSD [6]         | 100      |
| Detection      | Light    | Tiny-YOLOV2 [5]| 10       |
| NMT            | Heavy    | Bert-Large [7]  | 130      |
Evaluation Metrics. We use QPS with 95% tasks QoS satisfied, average latency, and CPU usage efficiency as our evaluation metrics.

- **QPS with 95% Tasks QoS Satisfied:** This metric represents how many requests the system can serve per second with almost all the query requests (95%) finish within the QoS target.
- **Average Latency:** This metric measures the average execution latency of all the queries.
- **CPU Usage Efficiency:** This metric measures the average CPU usage of the tasks by dividing the total execution time by the sum of multiplying of the core usage and execution time of each layer.

Baseline Choice. Since we co-locate multiple DNN models and let them spatially share the hardware, we choose Planaria [23] as the baseline in our evaluation. It should be noted that Planaria is based on the hardware-software co-design, while we port the software scheduling part to the CPU platform. To justify why we only consider the spatial multitasking scenario, we also implement another baseline scheduling method PREMA [24], which is a temporal multitasking algorithm and lets tasks with high priority preempt.

Evaluation Plan. We study the effectiveness of different components by evaluating the following configurations of Veltair.

- **Veltair-AS:** with only adaptive scheduling.
- **Veltair-AC:** with only adaptive compilation.
- **Veltair-FULL:** with both adaptive scheduling and adaptive compilation enabled.

5.2. Query per Second (QPS) Improvement

Fig. 12 demonstrates the QPS improvement of Veltair against the baseline Planaria [23] for studied models in different levels of workloads. Veltair-FULL achieves an average of 71%, 62%, 44% improvement in the light, medium, heavy workloads respectively, and an average of 68% improvement in the mix workloads.

We also observe that the adaptive compilation (Veltair-AC) achieves better improvements than the adaptive scheduling (Veltair-AS). However, these two techniques are synergistic, and both are critical components for fulfilling the performance improvement of the full version of our design (Veltair-FULL). Without the adaptive scheduling, Veltair-AC only achieves 50% QPS improvement in contrast to the 68% improvement of Veltair-FULL in the mix workloads.

5.3. Query Execution Latency Result

We compare the average query latency of various Veltair configurations against the solo-run case in Fig. 13. For each model, the latency is measured at the QPS where 95% of queries can meet their QoS target (i.e., same to the QPS metric in Fig. 12). Since the solo-run latency is the shortest latency each model can achieve on the studied CPU platform, this comparison lets us identify how much additional room there is for further optimization in Veltair.

Fig. 13 shows that the inference latency of Veltair-AS is 1.6× of the isolated solo-run execution, which means the adaptive scheduling cannot reduce the execution latency. On the other hand, the latency of Veltair-AC is 1.17× of the isolated execution, confirming its ability for reducing latency under interference. With both adaptive scheduling and compilation, the average latency is only 1.1× of the isolated execution, which means that Veltair-FULL is close enough to the optimal serving result on the studied platform.

5.4. Result of CPU Efficiency

In Veltair, the layer-block-based scheduling leads to smoother CPU core usage with reduced conflict rate but potentially uses more cores. We quantify the gap of average core usage between Veltair scheduling and the layer-wise
The rapid improvement of hardware computation power makes it possible to share the hardware among multiple tasks for higher throughput. Many works have studied how to co-locate a latency-critical (LC) task with multiple best-effort tasks [55, 27, 46]. Parties [29] proposes a resource-partitioning technique to co-locate multiple LC services. For more intelligent resource partition and management, CuttleSys [30] proposes a sampling-reconstruction-prediction-based strategy with re-configurable architecture. Bubble-series [25, 26] proposed an online contention measurement and control system to relax the performance loss caused by contention and is free from the online compiler, execution checkpoint, code variants rerouting, etc. While previous works mainly focus on resource partition, isolation, and management, Protean [44] and other works [56] extend the optimization space by introducing runtime code transformation for lower L3 cache pollution.

6.2. Multi-Tenant Deep Learning Service

Different from conventional workload, deep learning services are computation-intensive with complex inner structures and should be specifically treated when co-locating them. DART [57] proposes a pipeline-based method to co-locate multiple DNN workloads on multiple heterogeneous computation nodes. While in this work, we mainly consider co-locating multiple DNN tasks on one homogenous hardware. PREMA [24] and AI-MT [22] propose temporal multiplexing architectures with preemption-based strategy and computation-memory overlapping-based strategy, respectively. In contrast, Planaria [23] proposes a spatially decomposable systolic architecture to co-locate tasks with proper computation and memory resources. This work aims at relaxing the problem from compiling and scheduling aspect with less constraint on the back-end hardware as long as it is programmable. In addition to hardware-software co-design, DyNet [58] mainly handles the problem of scheduling RNNs. LazyBatch [31] proposes a batch-based approach to handle multiple DNN requests. Ebird [59] also proposes a batch-based approach to enable concurrent execution of DNNs with high data transfer-compute overlapping. Abacus [60] proposes an operator overlapping strategy based on precise latency prediction. Besides the multi-DNN serving scenario, emerging microservice-based workloads also have complex inner structures similar to DNN models [61], to which our design may also be applied.

6.3. Deep Learning Compiler

For the better flexibility and performance of DNN model execution, recent researchers propose various DL compilers including TVM [32], TensorComprehensions [35], Tiramisu [62], TensorFlow-XLA [63]. These DL compilers are often integrated with front-end optimizers like TASO [64] or Grappler [65]. Meanwhile, they also introduce domain-specific language to make it convenient for users to define their own computation. For the code generation optimization with a huge search space, researchers apply both machine-learning-based methods including AutoTVM [66], Ansor [34], FlexTensor [33] and heuristic based methods including DLFusion [67] and Paleozoic [68]. These compilers target general-purpose hardware or DL accelerators, and generally outperform vendors-provided libraries. However, these works mainly focus on optimizing the performance of the stand-alone execution of DNN operators. In contrast, we explore compilation
optimization for co-locating multiple deep learning tasks, for which we show the interference-aware compilation is critical.

7. Conclusion

In this work, we proposed VELTAIR, a compiler-scheduler system for high performance multi-tenant deep learning service. By leveraging multi-version compiling and layer-block scheduling, we achieve 1.7× system maximal QPS and reduce 50% of the computation latency with little overhead. We first evaluate the proper scheduling granularity in deep learning tasks, and we propose a layer-block scheduling strategy with dynamically adjustable size to reduce the resource conflict. Then we study the compilation options and propose a single-pass multi-version compilation to handle the performance loss of interference caused by shared resource competition in multiple neural networks co-locating. We demonstrate the advantages of VELTAIR in the aspects of improvement in QPS, QoS satisfaction rate, computation latency, and resource usage efficiency using the standard MLPerf Server test suite.

Acknowledgement

This work was supported by the National Key R&D Program of China under Grant 2021ZD0110104, the National Natural Science Foundation of China (NSFC) grant (U21B2017, 62072297, 61832006). We thank the anonymous reviewers and our shepherd Prof. Xipeng Shen for their constructive feedback for improving the work. We also thank Zhanda Zhu, Zihan Liu, Yijia Diao, and Vega Jiang for the beneficial discussion and continuous support.

References

[1] K. He, X. Zhang, S. Ren, and J. Sun, “Deep residual learning for image recognition,” in 2016 IEEE Conference on Computer Vision and Pattern Recognition, CVPR 2016, Las Vegas, NV, USA, June 27-30, 2016, pp. 770–778, IEEE Computer Society, 2016.

[2] M. Sandler, A. G. Howard, M. Zhu, A. Zhmoginov, and L. Chen, “MobileNetV2: Inverted residuals and linear bottlenecks,” in 2018 IEEE Conference on Computer Vision and Pattern Recognition, CVPR, 2018, Salt Lake City, UT, USA, June 18-22, 2018, pp. 4510–4520, IEEE Computer Society, 2018.

[3] M. Tan and Q. V. Le, “EfficientNet: Rethinking model scaling for convolutional neural networks,” in Proceedings of the 36th International Conference on Machine Learning, ICML 2019, 9-15 June 2019, Long Beach, California, USA, vol. 97 of Proceedings of Machine Learning Research, pp. 610–6114, PMLR, 2019.

[4] C. Szegedy, W. Liu, Y. Jia, P. Sermanet, S. E. Reed, D. Anguelov, D. Erhan, V. Vanhoucke, and A. Rabinovich, “Going deeper with convolutions,” in IEEE Conference on Computer Vision and Pattern Recognition, CVPR 2015, Boston, MA, USA, June 7-12, 2015, pp. 1–9, IEEE Computer Society, 2015.

[5] J. Redmon and A. Farhadi, “YOLO9000: better, faster, stronger,” in 2017 IEEE Conference on Computer Vision and Pattern Recognition, CVPR 2017, Honolulu, HI, USA, July 21-26, 2017, pp. 6577–6585, IEEE Computer Society, 2017.

[6] W. Liu, D. Anguelov, D. Erhan, C. Szegedy, S. E. Reed, C. Fu, and A. C. Berg, “SSD: Single shot multibox detector,” in Computer Vision - ECCV 2016 - 14th European Conference, Amsterdam, The Netherlands, October 11-14, 2016, Proceedings, Part I, vol. 9905 of Lecture Notes in Computer Science, pp. 21–37, Springer, 2016.

[7] J. Devlin, M. Chang, K. Lee, and K. Toutanova, “BERT: pre-training of deep bidirectional transformers for language understanding,” in Proceedings of the 2019 Conference of the North American Chapter of the Association for Computational Linguistics: Human Language Technologies, 2019.

[8] Y. Guan, J. Leng, C. Li, Q. Chen, and M. Guo, “How far does BERT look at: Distance-based clustering and analysis of bert’s attention,” in Proceedings of the 28th International Conference on Computational Linguistics (COLING), pp. 3853–3860, International Committee on Computational Linguistics, 2020.

[9] J. Zhou, G. Cui, S. Hu, Z. Zhang, C. Yang, Z. Liu, L. Wang, C. Li, and M. Sun, “Graph neural networks: A review of methods and applications,” 2021.

[10] Z. Zhang, J. Leng, L. Ma, Y. Miao, C. Li, and M. Guo, “Architectural implications of graph neural networks,” IEEE Computer Architecture Letter, 2020.

[11] NVIDIA, “Nvidia a100 tensor core gpu.” https://www.nvidia.com/en-us/data-center/a100/, Aug 2021.

[12] Y. Chen, J. S. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in 43rd ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2016, Seoul, South Korea, June 18–22, 2016, pp. 367–379, IEEE Computer Society, 2016.

[13] T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam, “DianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning,” in Architectural Support for Programming Languages and Operating Systems, ASPLOS 2014, Salt Lake City, UT, USA, March 1-5, 2014, pp. 269–284, ACM, 2014.

[14] S. Zhang, Z. Du, L. Zhang, H. Lan, S. Liu, L. Li, Q. Guo, T. Chen, and Y. Chen, “Cambricon-x: An accelerator for sparse neural networks,” in 49th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2016, Taipei, Taiwan, October 15-19, 2016, pp. 20:1–20:12, IEEE Computer Society, 2016.

[15] C. Guo, Y. Zhou, J. Leng, Y. Zhu, Z. Du, Q. Chen, C. Li, B. Yao, and M. Guo,”Balancing efficiency and flexibility for DNN acceleration via temporal gpu-systolic array integration,” in 57th ACM/IEEE Design Automation Conference, DAC 2020, San Francisco, CA, USA, July 20-24, 2020, pp. 1–6, IEEE, 2020.

[16] N. P. Jouppi, C. Young, N. Patil, D. A. Patterson, G. Agrawal, R. Bajwa, S. Bates, et al., “In-datacenter performance analysis of a tensor processing unit,” in Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA 2017, Toronto, ON, Canada, June 24-28, 2017, pp. 1–12, ACM, 2017.

[17] Y. Zhou, M. Yang, C. Guo, J. Leng, Y. Liang, Q. Chen, M. Guo, and Y. Zhu,”Characterizing and demystifying the implicit convolution algorithm on commercial matrix-multiplication accelerators,” in 2021 IEEE International Symposium on Workload Characterization (IISWC), 2021.

[18] Y. Wang, C. Zhang, Z. Xie, C. Guo, Y. Liu, and J. Leng, “Dual-side sparse tensor core,” in 48th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2021, Valencia, Spain, June 14-18, 2021, pp. 1083–1095, IEEE, 2021.

[19] Y. Gan, Y. Qiu, J. Leng, M. Guo, and Y. Zhu, “Promeley: Architecture support for robust deep learning,” in 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 241–255, IEEE, 2020.

[20] C. Guo, B. Y. Hsueh, J. Leng, Y. Qiu, Y. Guan, Z. Wang, X. Jia, X. Li, M. Guo, and Y. Zhu, “Accelerating sparse DNN models without hardware-support via tile-wise sparsity,” in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC), IEEE/ACM, 2020.

[21] Y. Gan, Y. Qiu, L. Chen, J. Leng, and Y. Zhu,”Low-latency proactive continuous vision,” in Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques (PACT), 2020.

[22] E. Baek, D. Kwon, and J. Kim,”A multi-neural network acceleration architecture,” in 47th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2020, Valencia, Spain, May 30 – June 3, 2020, pp. 940–953, IEEE, 2020.

[23] S. Ghodrati, B. H. Ahn, J. K. Kim, S. Kinzer, B. R. Yatham, N. Allia, H. Sharma, M. Alian, E. Ebrahimi, N. S. Kim, C. Young, and H. Esmaeilzadeh, “Planaria: Dynamic architecture fission for spatial multi-tenant acceleration of deep neural networks,” in 53rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2020, Athens, Greece, October 17-21, 2020, pp. 681–697, IEEE, 2020.

[24] Y. Choi and M. Rhu, “PREMA: A predictive multi-task scheduling algorithm for preemptible neural processing units,” in Proceedings of Machine Learning Research, 2019.

[25] A. C. Berg, “SSD: Single shot multibox detector,” in Proceedings of the 2015 Conference on Computer Vision and Pattern Recognition, CVPR 2015, Las Vegas, NV, USA, June 7-12, 2015, pp. 2104–2112, IEEE Computer Society, 2015.
[62] R. Baghdadi, J. Ray, M. B. Romdhane, E. D. Sozzo, A. Akkas, Y. Zhang, P. Suriana, S. Kamil, and S. P. Amarasinghe, “Tiramisu: A polyhedral compiler for expressing fast and portable code,” in IEEE/ACM International Symposium on Code Generation and Optimization (CGO), 2019.

[63] Google, “XLA: Optimizing compiler for TensorFlow.” https://www.tensorflow.org/xla, 2020.

[64] Z. Jia, O. Padon, J. J. Thomas, T. Warszawski, M. Zaharia, and A. Aiken, “TASO: optimizing deep learning computation with automatic generation of graph substitutions,” in Proceedings of the 27th ACM Symposium on Operating Systems Principles (SOSP), pp. 47–62, ACM, 2019.

[65] Google, “TensorFlow graph optimization with Grappler,” https://www.tensorflow.org/guide/graph_optimization, 2021.

[66] T. Chen, L. Zheng, E. Q. Yan, Z. Jiang, T. Moreau, L. Ceze, C. Guestrin, and A. Krishnamurthy, “Learning to optimize tensor programs,” in Advances in Neural Information Processing Systems 31, pp. 3393–3404, 2018.

[67] Z. Liu, J. Leng, Q. Chen, C. Li, W. Zheng, L. Li, and M. Guo, “DL-Fusion: An Auto-Tuning Compiler for Layer Fusion on Deep Neural Network Accelerator,” in IEEE International Conference on Parallel & Distributed Processing with Applications (ISPA), pp. 118–127, IEEE, 2020.

[68] Z. Liu, J. Leng, G. Lu, C. Wang, Q. Chen, and M. Guo, “Survey and design of paleozoic: a high-performance compiler tool chain for deep learning inference accelerator,” CCF Trans. High Perform. Comput., vol. 2, no. 4, pp. 332–347, 2020.