A Novel Approach to Design a Process Design Kit Digital for CMOS 180nm Technology

Thinh Dang Cong¹,², Toi Le Thanh¹,², Phuc Ton That Bao¹,², Trang Hoang¹,²,*

¹Department of Electronics Engineering, Ho Chi Minh City University of Technology (HCMUT), Ho Chi Minh City, 72506, Vietnam
²Vietnam National University, Ho Chi Minh City, 71308, Vietnam

A R T I C L E   I N F O

Article history:
Received: 08 December, 2020
Accepted: 31 January, 2021
Online: 25 February, 2021

Keywords:
Process Design Kit (PDK)
Standard Cell Library (SCL)
Liberty format
Wire-load Model (WLM)
Ocean language

A B S T R A C T

In this paper, a novel approach to design a Process Design Kit Digital for CMOS 180nm process is presented. This work proposes a detailed flow to design a PDK Digital using Ocean language, which is a vital element in the semi-custom design and applied in education purposes in universities in Vietnam. The PDK digital includes Standard Cell Library containing 47 standard cells and Wire-Load Model. The library is designed based on the CMOS 180nm process with a supply voltage of 1.8V.

1 Introduction

CMOS technology has been developing in recent years due to its benefits such as high integration density, low fabrication cost, etc. Many new techniques of circuit design have been given ranging from RFIC [1]–[5] to mm-Wave IC design [6], [7].

In the past, the full custom design took many resources, efforts, and design time for designing a big chip. Meanwhile, the semi-custom design has significant decreased in the design and verification time for chip design by using the Electronic Design Automation (EDA) tools and PDK digital [8]. Especially, the latter provides a considerable decrease in design time, decreasing around 25% to 50%. Moreover, the latter would be applying for many more complex designs than the former [9].

Focusing on the PDK digital, the one consists of Synopsys library and P&R library [10]. While the former is applied for timing, power consumption, and noise analysis, the latter is used for place and route design in a design flow [11]. There are two ways to design an SCL. The first one uses the Liberty NCX tool of Synopsys. The Liberty NCX determines the function of standard cells. Following this, the tool creates the complete simulations by using HSPICE that would make the liberty file for each logic cell in the library [12], [13].

The authors presented ideas about designing a PDK Digital for CMOS technology in the "2019 19th International Symposium on
Communications and Information Technologies (ISCIT)” [1] and the following paper is an extension of this work.

The remainder of this paper is organized as follows: Section II shows the SCL design flow from the transistor level. This section also gives the schematic design, Euler rules for layout design, DRC/LVS definition, etc. A detailed liberty format generation flow is given in section III. Section IV shows how to design a wire-load model. Finally, section V presents the conclusion.

2 Standard Cell Library Design

An SCL is made up of combinational logic cells such as INV, AND, FA, sequential logic cells such as DFF, Latch, and physical cells, etc. The design flow is composed of many steps. To begin with the front-end design stage, firstly, the schematic of all standard cells in the library are designed from transistor level. After that, symbol creation and do simulation at corners [16]. Next, in the back-end design stage, to optimize the layout design in term of area and routing, the layout design needs to have some rules as follows:

1. All the input and output pins must be placed on the intersections of the vertical and horizontal routing tracks with the special exception for power and ground pins.
2. All the cells in the library are designed to be multiple of the unit tile which is defined by a library developer. The height of the cells must be equal and be multiple of the unit tile’s height.
3. This work uses M1 and M2 for the layout design.
4. Minimize the width of all standard cells in the library.
5. Optimize pins access to prevent the routing congestion in place and route stage.
6. Some special cells such as filler, decap cells can be put in the library to make sure the connection of supply trails and N-well.

The figure below shows the schematic, Euler path for optimization, and layout design of an AOI22 cell in the library. The layout should follow the considerations as above.

![Figure 1: a. Schematic design, b. Euler path, c. Layout design](image_url)

The Physical Verification process will be performed after the layout design. This process will accomplish sequentially Design Rule Check (DRC) verification and Layout Versus Schematic (LVS) verification.

Firstly, by using the rules from the fabricators, the layout design is checked to ensure no potential violation, which is called DRC verification. The design rules are supplied by the manufacturers to ensure the chip will function properly when fabricated. The design rules include many rules such as the minimal critical dimensions, shape angles, pattern density requirements, etc [17]. The DRC flow chart is shown in Figure 2 and the example design rules are presented in Figure 3.

![Figure 2: DRC flow chart](image_url)

For example, the resolution rules for metal 1 and metal 2 layers are 0.23µm and 0.28µm, respectively. With regards to the rules for poly layer, the min.poly width is 0.18µm, min.gate to contact spacing is 0.375µm, and the min.poly overlap of diffusion is 0.22µm. For contact rules, the exact size and min.contact overlap are 0.22µm and 0.12µm, respectively.

![Figure 3: The example rules are used for DRC check](image_url)

Followed by the LVS verification, which is the more critical verification step. Particularly, the LVS compares any combination of physical or schematic designs.

www.astesj.com 1192
Depending on the layout design, different parasitic components can be generated. These parasitic parameters can make the functionality and characteristic of the layout design different from schematic design. For that reason, if the whole parameters in the schematic design are different from the parasitic parameters of the layout design, which makes it impossible to complete the LVS step. Hence, this verification proves the chip after being fabricated will function as the schematic design [17]. When the LVS errors occur, we have to fix the layout design and perform the DRC step again to complete the LVS step without errors. The LVS flow chart is shown in Figure 4.

![Figure 4: LVS flow chart](image)

The Physical Verification process plays a vital role in the design flow. Therefore, the designers ensure that each cell in the library passed the DRC and LVS without any violations [18]. After the Physical Verification process, the post-layout simulation at corners will be executed before the cell characterization step. Next, Layout Parasitic Extraction (LPE) step is performed. Afterward, the post-layout simulations at corners are performed by using the parasitic parameters extracted. Therefore, the characterization of the standard cells will be calculated [19]. The post-layout simulation becomes possible and correct only after the LVS step is completed, then the extracted parameters are accurate. The post-layout simulation process will be shown in Figure 5.

![Figure 5: Post Layout Simulation Process Flow chart](image)

3 Liberty Format Generation

After the post-layout simulation process, the standard cell characterization process is performed. Especially, the liberty format generation process, this process will generate an output file (*.lib) which is one of the most important files in the standard cell library design. The liberty file includes structural information, functional information, timing information, power information, and environmental information of each standard cell.

Firstly, the structural one declares connectivity of a logic cell including cell, bus, and in-out pin descriptions. Secondly, the functional one describes the logical function of each output pin of each cell. Thirdly, timing models are given including cell rise delay, cell fall delay, rise transition, fall transition. Next, power models give the dynamic and static power consumption of each cell. Finally, environmental information describes the manufacturing process, temperature of operation, supply voltage, etc.

In this part, to perform cell characterization and generate output file same as the liberty file’s format, all cells in the library will have the same load capacitance $C_{\text{load}} = 2\, \text{fF}, 5\, \text{fF}, 6\, \text{fF}, 7\, \text{fF}, 8\, \text{fF}, 9\, \text{fF}, 9.5\, \text{fF}$, the input slew of the waveform $\text{slope} = 0.01\, \text{ns}, 0.02\, \text{ns}, 0.04\, \text{ns}, 0.06\, \text{ns}, 0.08\, \text{ns}, 0.09\, \text{ns}, 0.095\, \text{ns}$ [22]. The load capacitance and input slew are declared in the Ocean file to create $7 \times 7 = 49$ simulation times and extract the timing model and dynamic power
consumption for each cell.

These figures below (Figure 7 and Figure 8) show the testbench circuits for the Ocean script run and the results of a NAND gate cell with two inputs.

\[
I = C \frac{dV}{dt}
\]

where \( I \) is the current at the input pin, \( V \) is the supply voltage and it is equal to 1.8V in this paper. By inputting a pulse power to the input pin and calculating the current, the input capacitance value is determined as the formula below:

\[
C_{input} = \frac{\int_{t}^{t+\Delta t} Idt}{\int_{t}^{t+\Delta t} dV} = \frac{\int_{t}^{t+\Delta t} Idt}{VDD} = \frac{\int_{t}^{t+\Delta t} Idt}{1.8V}
\]

where \( \Delta t \) is the time when the voltage at each input pin changes the logic level.

The two tables below show the capacitance of each input pin of the NAND2 cell. These tables also provide the rise power and fall power which are presented in the next section.

| Pin A | t\(_n\) (ns) | Rise Power | Fall Power | Input Capacitance |
|-------|-------------|------------|------------|-------------------|
| 0.01  | 0.001098    | 0.001099   | 0.001101   | 3.079fF           |
| 0.02  | 0.001100    | 0.002029   | 0.002049   |                   |
| 0.04  | 0.001098    | 0.002053   | 0.002053   |                   |
| 0.06  | 0.001100    | 0.002040   | 0.002040   |                   |
| 0.08  | 0.001100    | 0.002044   | 0.002044   |                   |
| 0.09  | 0.001093    | 0.002045   | 0.002045   |                   |
| 0.095 | 0.001097    | 0.001997   | 0.001997   |                   |

| Pin B | t\(_n\) (ns) | Rise Power | Fall Power | Input Capacitance |
|-------|-------------|------------|------------|-------------------|
| 0.01  | 0.001404    | 0.001406   | 0.001407   | 2.774fF           |
| 0.02  | 0.001405    | 0.001534   | 0.001534   |                   |
| 0.04  | 0.001405    | 0.001516   | 0.001516   |                   |
| 0.06  | 0.001405    | 0.001491   | 0.001491   |                   |
| 0.08  | 0.001406    | 0.001483   | 0.001483   |                   |
| 0.09  | 0.001407    | 0.001478   | 0.001478   |                   |
| 0.095 | 0.001407    | 0.001478   | 0.001478   |                   |

3.2 Timing models

All the timing arcs of the cell are declared in the timing model. There are two types of timing models that are linear and non-linear timing. Whereas the former provides less accurate for the sub-micron process, the latter is better. Therefore, most standard cell libraries use the latter. [20]. The definitions of all the timing arcs in the timing model are given in these figures as follows (Figure 9-11):
In this work, threshold values for timing arc calculation are 30%, 70% for cell rise/fall delay calculation and 10%, 90% for rise/fall transition calculation. These values are declared in the header section of the liberty file [24]. These four tables below show the timing arc results of the NAND2 cell after the characterizing step.

### 3.3 Power models

There are two types of power in the power model that are dynamic power and static power consumption. For dynamic power, this one...
includes rise power and fall power. While the former is calculated in the time when output changes from 0 to VDD. The latter is determined when output goes from VDD to 0. The formula below shows the dynamic power calculation.

\[
VDD \times \text{integ}(i("V0/PLUS"), t, t + \Delta t)/(1e-9) \tag{3}
\]

These two tables (Table 7 and Table 8) above give the dynamic power consumption of the NAND2 cell after the characterizing step.

In contrast, the static power consumption occurs when the cell is in inactive condition. There are many leakage currents caused the cell has this power consumption such as sub-threshold current which is the main component of the currents, tunneling current through the gate oxide \[25\]. Static power consumption can be shown as the following formula:

\[
\text{LEAKAGE POWER} = \sum I_{\text{LEAKAGE}} \times VDD \tag{4}
\]

With regards to calculate the static power, firstly, a testbench circuit is designed with all inputs are pulled down as Figure 12a and calculate the power. Next, a testbench circuit is designed with all inputs are pulled up as Figure 12b and then calculate the power. Finally, taking the bigger power number to represent the static power of a cell.

![Figure 12: Testbench circuits for static power calculation, (a) Testbench circuit for static power calculation in pull down condition, (b) Testbench circuit for static power calculation in pull up condition](image)

**4 Wire-Load Model Design**

The wire delays must be estimated during the timing analysis before placement and routing. Using a wire-load model is the simplest method of estimation. The wire-load model gets a rough value of the total wire capacitance based on the size of the chip and the fanout of the net \[26\]. The wire-load model is specified in the Liberty file.

In this work, the wire capacitance is computed by using the results of T. Sakurai and K. Tamaru’s paper \[27\]. The accuracy of these formulas is practically sufficient for a wide range of wire thickness, wire width, and inter-wire spacing. When two or three nets are placed on bulk silicon, the total capacitance of one net includes the "coupling" capacitance between lines \(C_{\text{side}}\) and "ground" capacitance between the net and the ground \(C_{\text{plate}}\). Below are the detailed steps to determine the wire capacitance of a net.

First, the coupling capacitance \(C_{\text{plate}}\) between line and bulk silicon is given as formula:

\[
C_{\text{plate}} = E_{\text{ox}}(1.15(\frac{W_{\text{int}}}{T_{\text{fo}}} + 2.8\frac{T_{\text{int}}}{T_{\text{fo}}})^{0.222}) \tag{5}
\]

Next, the coupling capacitance \(C_{\text{side}}\) between lines is shown as:

\[
C_{\text{side}} = 2E_{\text{ox}}(0.03\frac{W_{\text{int}}}{T_{\text{fo}}} + 0.83\frac{W_{\text{int}}}{T_{\text{fo}}} - 0.07\frac{W_{\text{int}}}{T_{\text{fo}}}^{0.222})(\frac{W_{\text{sp}}}{T_{\text{fo}}})^{1.34} \tag{6}
\]

Where \(E_{\text{ox}}\) is a dielectronic constant of SiO\(_2\). It is given as:

\[
E_{\text{ox}} = E_{0}K_{r} = 3.9 \times 8.85 \times 10^{-03} = 0.035(\frac{fF}{\mu m}) \tag{7}
\]

Final, the total capacitance or wire capacitance is determined as:

\[
C_{\text{total}} = C_{\text{plate}} + MFC \times C_{\text{side}} (\frac{fF}{\mu m}) \tag{8}
\]

Where Miller Coupling Factor (MFC) is equal to 1.5 in this work.

Regarding the resistance of a interconnect net, this value is computed by the formula as below:

\[
R_{\text{total}} = \rho L S = \rho \frac{L}{W_{\text{int}}T_{\text{int}}} (\Omega) \tag{9}
\]

The figure below defines all variables used in the formulas above.

![Figure 13: Variables definition used to compute the wire capacitance](image)

This work is performed based on the CMOS 180nm process which has six metal layers. The following table provides the values of all variables defined in the formulas above.
Vietnam, and running manually many simulations when the tool is
will calculate the capacitance and resistance of a interconnect net.
The tool in the timing analysis stage, especially the synthesis stage
ber BK-SDH-2021-2080912.
University of Technology (HCMUT), VNU-HCM, under grant num-

Acknowledgment

This research is funded by Ho Chi Minh City

Conflict of Interest

The authors declare no conflict of interest.

Table 9: Values Of Variables For Wire Capacitance Calculation

| Metal Layer | $W_{INT}$ ($\mu$m) | $W_{SP}$ ($\mu$m) | $T_{INT}$ ($\mu$m) | $T_{FOX}$ ($\mu$m) | $C_{side}$ ($fF/\mu m$) | $C_{plate}$ ($fF/\mu m$) |
|-------------|-------------------|------------------|-------------------|-------------------|-----------------------|-----------------------|
| M1          | 0.23              | 0.23             | 0.53              | 0.003981          | 0.019                 | 1.456                 |
| M2          | 0.28              | 0.28             | 0.53              | 0.003981          | 0.015                 | 1.737                 |
| M3          | 0.28              | 0.28             | 0.53              | 0.003981          | 0.015                 | 1.737                 |
| M4          | 0.28              | 0.28             | 0.53              | 0.003981          | 0.015                 | 1.737                 |
| M5          | 0.28              | 0.28             | 0.53              | 0.003981          | 0.015                 | 1.737                 |
| M6          | 1.50              | 1.50             | 2.34              | 0.003981          | 0.007                 | 8.665                 |

The table below shows the results of wire capacitance and resis-
tance with the unit length of 1$\mu$m. In addition, the delay of each
metal layer is computed by the following formula:

$$I_{\text{delay}} = 4tRC$$

(10)

Table 10: Values Of Wire Capacitance, Resistance, Delay

| Metal Layer | Length ($\mu$m) | Capacitance ($fF$) | Resistance ($\Omega/\mu m$) | Delay (ps) |
|-------------|----------------|--------------------|---------------------------|------------|
| M1          | 1              | 1.484              | 0.164                     | 0.097      |
| M2          | 1              | 1.759              | 0.135                     | 0.095      |
| M3          | 1              | 1.759              | 0.135                     | 0.095      |
| M4          | 1              | 1.759              | 0.135                     | 0.095      |
| M5          | 1              | 1.759              | 0.135                     | 0.095      |
| M6          | 1              | 8.675              | 0.006                     | 0.020      |

Based on the results above, the resistance and capacitance of a net
will be calculated as the following formulas:

$$R = \text{length} \cdot R_{\text{unitlength}}$$

(11)

$$C = \text{length} \cdot C_{\text{unitlength}}$$

(12)

The tool in the timing analysis stage, especially the synthesis stage
will calculate the capacitance and resistance of an interconnect net
based on the particular length value.

5 Conclusion

In this paper, a novel approach to design a Process Design Kit (PDK)
Digital for CMOS 180nm process is presented. For the Standard
Cell Library design, by using the Ocean language, this work solved
the problems about the licensing of the Liberty NCX tool which is
unavailable in universities in developing countries, especially
Vietnam, and running manually many simulations when the tool is
not applied. Regarding the Wire-Load Model, this paper proposed a
method and used accuracy formulas to design a complete model.

Conflicts of Interest

The authors declare no conflict of interest.

References

[1] C. THINH Dang, T. TOI Le, H. TRANG, “Technology Education Chal-

lenes and Solution to Design a Process Design Kit for Digital CMOS Technology in Vietnam,” in 2019 19th International Symposium on
Communications and Information Technologies (ISCIT), 381–385, 2019, doi: 10.1109/ISCIT.2019.8905155.

[2] X. He, X. Zhu, L. Duan, Y. Sun, C. Ma, “A 14-mW PLL-Less Receiver in
0.18- $\mu$m CMOS for Chinese Electronic Toll Collection Standard,” IEEE Trans-
actions on Circuits and Systems II: Express Briefs, 61(10), 763–767, 2014, doi:10.1109/TCSII.2014.2345303.

[3] J. Sun, C. C. Boon, X. Zhu, X. Yi, K. Devirishi, F. Meng, “A Low-
Power Low-Phase-Noise VCO With Self-Adjusted Active Resistor,” IEEE Microwave and Wireless Components Letters, 26(3), 201–203, 2016, doi:
10.1109/LMWC.2016.2521167.

[4] H. Liu, C. C. Boon, X. He, X. Zhu, X. Yi, L. Kong, M. C. Heimlich, “A Wide-
bond Analog-Controlled Variable-Gain Amplifier With dB-Linear Characteris-
tic for High-Frequency Applications,” IEEE Transactions on Microwave Theory
and Techniques, 64(2), 533–540, 2016, doi:10.1109/TMTT.2015.2513403.

[5] H. Liu, X. Zhu, C. C. Boon, X. He, “Cell-Based Variable-Gain Amplifiers With
Accurate dB-Linear Characteristic in 0.18 $\mu$m CMOS Technology,” Solid-
State Circuits, IEEE Journal of, 50, 586–596, 2015, doi:10.1109/JSSC.2014.
2368132.

[6] X. Tong, Y. Yang, Y. Zhong, X. Zhu, J. Lin, E. Dutkiewicz, “Design of an
On-Chip Highly Sensitive Misalignment Sensor in Silicon Technology,” IEEE Sensors Journal, 17(5), 1211–1212, 2017, doi:10.1109/JSEN.2016.2638438.

[7] S. Chakraborty, Y. Yang, X. Zhu, O. Sevimli, Q. Xue, K. Esselle, M. Heimlich,”A Broadside-Coupled Meander-Line Resonator in 0.13-$\mu$m SiGe Tech-
nology for Millimeter-Wave Application,” IEEE Electron Device Letters, 37(3),
329–332, 2016, doi:10.1109/LED.2016.2520960.

[8] M. A. Capilayanan, R. Miguez, J. A. Hora, “Analysis on HSpice perfor-

mance trade-offs versus simulation time,” in 2015 International Conference on
Humanoid, Nanotechnology, Information Technology,Communication and Control, Environment and Management (HNICEM), 1–6, 2015, doi:
10.1109/HNICEM.2015.7393176.

[9] A. Sadhu, P. Bhattacharjee, “Methodology of Standard Cell Library Design in
.LIB Format,” Journal of VLSI Design Tool & Technology, 30–38, 2014.

[10] J. Hu, J. Wang, “Low power design of a full adder standard cell,” in 2011 IEEE
54th International Midwest Symposium on Circuits and Systems (MWSCAS),
1–4, 2011, doi:10.1109/MWSCAS.2011.6026457.

[11] S. Srinivasan, M. Hogan, “Physics to Tapeout: The Challenge of Scaling Relia-
bility Verification,” in 2019 IEEE International Reliability Physics Symposium
(IRPS), 1–5, 2019, doi:10.1109/IRPS.2019.8720440.

[12] Y. Kuo, L. J. Arana, L. Seva, C. Marchese, L. Tozzi, “Educational design kit
for synopsys tools with a set of characterized standard cell library,” in 2018 IEEE
9th Latin American Symposium on Circuits Systems (LASCAS), 1–4, 2018, doi:10.1109/LASCAS.2018.8399007.

[13] M. S. I. bin Hussin, Y. W. Lim, N. A. Kamsani, S. J. Hashim, F. Z. Rokhani,”Development of automated standard cell library characterization
(ASCLIC) for nanometer system-on-chip design,” in 2017 IEEE 15th Stu-
dent Conference on Research and Development (SCOREd), 93–97, 2017,
doi:10.1109/SCORED.2017.8305414.

[14] S. Jain, M. Alioto, “A closed-form energy model for VLSI circuits under
wide voltage scaling,” in 2016 IEEE International Conference on Electronics,
Circuits and Systems (ICECS), 548–551, 2016, doi:10.1109/ICECS.2016.
7841260.

[15] C. K. Jha, S. N. Ved, I. Anand, J. Mekie, “Energy and Error Analysis Frame-
work for Approximate Computing in Mobile Applications,” IEEE Transac-
tions on Circuits and Systems II: Express Briefs, 67(2), 385–389, 2020, doi:
10.1109/TCSII.2019.2910137.
[16] M. Li, C.-I. Ieong, M.-K. Law, P.-I. Mak, M. Vai, R. Martins, “Sub-threshold standard cell library design for ultra-low power biomedical applications,” Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference, 2013, 1454–1457, 2013, doi: 10.1109/EMBC.2013.6609785.

[17] M. U. Khan, Y. Xing, Y. Ye, W. Bogaerts, “Photonic Integrated Circuit Design in a Foundry-Fabless Ecosystem,” IEEE Journal of Selected Topics in Quantum Electronics, 25(5), 1–14, 2019, doi:10.1109/JSTQE.2019.2918949.

[18] M. Lee, S. Cho, N. Lee, J. Kim, “Design for High Reliability of CMOS IC With Tolerance on Total Ionizing Dose Effect,” IEEE Transactions on Device and Materials Reliability, 20(2), 459–467, 2020, doi:10.1109/TDMR.2020.2994390.

[19] B. Contreras, G. Ducoudray, R. Palomera, C. Bernal, “Automated Parameter Extraction and SPICE Model Modification For Gate Enclosed MOSFETs Simulation,” in 2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 189–192, 2019, doi:10.1109/SMACD.2019.8795289.

[20] J. Bhasker, R. Chadha, Static timing analysis for nanometer designs: A practical approach, 2009, doi:10.1007/978-0-387-93820-2.

[21] T. J. Chang, Z. Yao, B. P. Rand, D. Wentzlaff, “Organic-Flow: An Open-Source Organic Standard Cell Library and Process Development Kit,” in 2020 Design, Automation Test in Europe Conference Exhibition (DATE), 49–54, 2020, doi:10.23919/DATE48585.2020.9116540.

[22] B. Gupta, W. R. Davis, “Characterization of Fast, Accurate Leakage Power Models for IEEE P2416,” in 20th International Symposium on Quality Electronic Design (ISQED), 39–44, 2019, doi:10.1109/ISQED.2019.8697565.

[23] M. Olivieri, A. Mastrandrea, “Logic Drivers: A Propagation Delay Modeling Paradigm for Statistical Simulation of Standard Cell Designs,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(6), 1429–1440, 2014, doi:10.1109/TVLSI.2013.2269838.

[24] K. Vaidyanathan, D. H. Morris, U. E. Avci, H. Liu, T. Karnik, H. Wang, I. A. Young, “Improving Energy Efficiency of Low-Voltage Logic by Technology-Driven Design,” IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 4(1), 10–18, 2018, doi:10.1109/JXCDC.2018.2812242.

[25] N. Karagiorgos, S. Nikolaidis, “Application of the power contributors method for the AOI22 CMOS cell,” in 2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST), 1–4, 2019, doi:10.1109/ MOCAST.2019.8742028.

[26] M. R. F. Abingosa, C. Receno, J. Imperial, J. A. Hora, “Interconnect modeling of global metals for 40nm node,” in 2015 International Conference on Humanoid, Nanotechnology, Information Technology,Communication and Control, Environment and Management (HNICEM), 1–6, 2015, doi: 10.1109/HNICEM.2015.7393172.

[27] T. Sakurai, K. Tamura, “Simple formulas for two- and three-dimensional capacitances,” IEEE Transactions on Electron Devices, 30(2), 183–185, 1983, doi:10.1109/T-ED.1983.21093.