EFFICIENT RECURRENT NEURAL NETWORKS USING STRUCTURED MATRICES IN FPGAS

Zhe Li\textsuperscript{1}, Shuo Wang\textsuperscript{2}, Caiwen Ding\textsuperscript{1}, Qinru Qiu\textsuperscript{1}, Yanzhi Wang\textsuperscript{1} & Yun Liang\textsuperscript{2}
\textsuperscript{1}Department of Electrical Engineering and Computer Science, Syracuse University, USA
\textsuperscript{2}Center for Energy-efficient Computing and Applications (CECA), Peking University, China
\textsuperscript{1}\{zli89, cading, qiqiu, ywang393\}@syr.edu
\textsuperscript{2}\{shvowang, ericlyun\}@pku.edu.cn

ABSTRACT

Recurrent Neural Networks (RNNs) are becoming increasingly important for time series-related applications which require efficient and real-time implementations. The recent pruning based work ESE [Han et al., 2017] suffers from degradation of performance/energy efficiency due to the irregular network structure after pruning. We propose block-circulant matrices for weight matrix representation in RNNs, thereby achieving simultaneous model compression and acceleration. We aim to implement RNNs in FPGA with highest performance and energy efficiency, with certain accuracy requirement (negligible accuracy degradation). Experimental results on actual FPGA deployments shows that the proposed framework achieves a maximum energy efficiency improvement of 35.7× compared with ESE.

1 INTRODUCTION

Hardware implementations and model compression of Recurrent Neural Networks (RNNs) exhibit unique challenges. RNNs are very sensitive to accumulation of imprecisions, due to both model compression and bit quantization. This is because RNNs are equivalent to an infinite-depth neural network in which imprecision accumulation is more significant compared with finite-depth neural networks [Han et al., 2017; Liao et al., 2017; Han et al., 2015a]. As a representative work on implementing LSTMs on FPGAs, the ESE [Han et al., 2017] implements sparse LSTM model obtained by the parameter pruning method [Han et al., 2015a]. The ESE achieves higher energy efficiency than GPU, but its performance is lower and it cannot operate in real time. This is due to (i) the limited compression ratio for LSTMs (4-6× when indices are accounted for), (ii) the irregular network structure after pruning, and (iii) the inefficient implementation of activations and indices.

Based on prior work [Wang et al., 2018], we propose to apply block-circulant matrix, a structured matrix, to RNNs, which significantly reduces computational and storage complexity and becomes amenable to hardware. It can also overcome the irregularity issue in RNN hardware implementation of the prior weight pruning methods.

2 BLOCK-CIRCULANT MATRIX REPRESENTATION

The primary idea of block-circulant matrix-based RNN is to represent the original arbitrary-size weight matrix $W \in \mathbb{R}^{m \times n}$ with an array of equal-size square sub-matrices (i.e., blocks), where each sub-matrix is a circulant matrix. Assume there are $p \times q$ blocks after partitioning the matrix $W$, where $p = \frac{m}{k}$ and $q = \frac{n}{k}$. Here $k$ is the block size. Then $W = [W_{ij}, i \in \{1\ldots p\}, j \in \{1\ldots q\}].$

Each circulant matrix $W_{ij}$ can be defined by a vector $w_{ij}$. More specifically, $w_{ij}$ is the first row vector of $W_{ij}$; the second row vector of $W_{ij}$ is a circulation of the first row vector, and so on. Figure 1 provides an example of circulant matrix $W_{ij}$. The storage complexity of a block-circulant weight matrix is significantly reduced since we only need to store one vector $w_{ij}$ for each circulant matrix $W_{ij}$. As a result, we have the ability to store all the weights matrices in block RAM (BRAM),...
Figure 1: An illustration of FFT-based calculation in block-circulant matrix multiplication. thereby significantly improving the FPGA performance. Additionally, the input feature \( x \), bias \( b \) can also be stored in BRAM due to a small quantity of corresponding parameters.

Since a weight matrix \( W \) is now partitioned into \( p \times q \) blocks, correspondingly, the input \( x \) is also partitioned as \( x = [x_1^T, x_2^T, \ldots, x_q^T]^T, x_j \in \mathbb{R}^k \). Then, the forward propagation process in the inference phase is given by (with bias and activation function omitted):

\[
a = Wx = \begin{bmatrix} \sum_{j=1}^{q} W_{1j}x_j \\ \sum_{j=1}^{q} W_{2j}x_j \\ \vdots \\ \sum_{j=1}^{q} W_{pj}x_j \end{bmatrix} = \begin{bmatrix} a_1 \\ a_2 \\ \vdots \\ a_p \end{bmatrix},
\]

where \( a_i \in \mathbb{R}^k \) is a column vector. We can see the calculation of \( Wx \) is reduced to the calculation of \( W_{ij}x_j \)'s. Then according to (Pan 2012; Bini et al. 1996), the calculation of \( W_{ij}x_j \) can be performed as

\[
W_{ij}x_j = \text{IFFT}(\text{FFT}(w_{ij}) \odot \text{FFT}(x_j)),
\]

where \( \odot \) denotes element-wise multiplications, and \( \text{FFT} \) and \( \text{IFFT} \) denote Fast Fourier Transform (FFT) and inverse FFT, respectively. The computational complexity of \( Wx \) is reduced from \( O(n^2) \) by direct matrix-vector multiplication to \( O(pqk \log k) \) by the “FFT→element-wise multiplication→IFFT” procedure in Equation (2), which is equivalent to \( O(n \log n) \) for small \( p, q \) values. As a result, the simultaneous acceleration and model compression compared with the original RNN can be achieved for the inference process.

The backward propagation process in the training phase can also be implemented using block-circulant matrices, which is similar to the procedure in (Ding et al. 2017). It is important to understand that during training, the block-circulant matrix-based approach directly trains weight matrices in the block-circulant format by training only one vector for each block (i.e., circulant matrix). In other words, there is no need for the re-training process. This is distinctive compared with other prior works (Han et al. 2015a;b) which increase the training complexity due to the additional pruning and re-training processes.

3 LSTM Model Exploration and Hardware Results on FPGA

We explored the LSTM model on TIMIT dataset (Garofolo et al. 1993) for different configurations in Table [1]. For an LSTM cell, 1024–1024 means that the network has two layers of LSTM cells with 1024 hidden neurons. The block sizes are listed in the same format as layer sizes correspondingly. “−” means no circular matrix applied on the network, serving as the baseline model. We also applied “peephole” and the “projection” layer of 512 to the LSTM models (Sak et al. 2014). The models has the exact same network architecture as ESE in (Han et al. 2017). The performance is evaluated by phone error rate (PER) and degradation compared to the corresponding baseline model.
### Table 1: Accuracy Comparison among LSTM based RNNs on TIMIT

| ID | Layer Size | Block Size | Phone Error Rate (PER) % | PER Degradation (%) |
|----|------------|------------|--------------------------|---------------------|
| 1  | 1024 – 1024| 20.01      |                          |                     |
| 2  | 1024 – 1024| 20.01      | 0.00                     |                     |
| 3  | 1024 – 1024| 20.05      | 0.04                     |                     |
| 4  | 1024 – 1024| 20.10      | 0.09                     |                     |
| 5  | 1024 – 1024| 20.14      | 0.13                     |                     |
| 6  | 1024 – 1024| 20.22      | 0.21                     |                     |
| 7  | 1024 – 1024| 20.29      | 0.28                     |                     |
| 8  | 1024 – 1024| 20.32      | 0.31                     |                     |

### Table 2: Detailed comparisons for different LSTM designs on FPGAs (ours and ESE).

| ESE (Han et al., 2017) | Block-Circulant RNN FFT8 (Block size: 8) | Block-Circulant RNN FFT16 (Block size: 16) |
|------------------------|------------------------------------------|--------------------------------------------|
| Matrix Size (#Params of top layer) | 0.73M | 0.41M | 0.20M |
| Model Compression Ratio | 4.5 : 1 | 7.9 : 1 | 15.9 : 1 |
| Platform | KU060 | KU060 | 7V3 | KU060 | 7V3 |
| PER Degradation | 0.30% | 0.14% | 0.31% |
| Latency (µs) | 57.0 | 13.7 | 12.9 | 7.4 | 8.3 |
| Frames per Second (FPS) | 17,544 | 231,514 | 240,389 | 429,327 | 382,510 |
| Power (W) | 41 | - | 24 | - | 25 |
| Energy Efficiency (FPS/W) | 428 | - | 10,016 | - | 15,300 |

* This estimation considers both weights and indices (there is at least one index per weight after compression in ESE). However, this is a pessimistic estimation for ESE because indices can use fewer bits for representation than weights.  
* We use ESE’s theoretical computation time to calculate its FPS, the real computation time is larger than the theoretical one which leads to a smaller FPS.  
* The resource of the FPGA chip Virtex-7 of ADM-7V3 platform is 30% higher than the FPGA XCKU060 of KU060 platform. To make a fair comparison, we use the total resource of KU060 as the resource consumption bound for ADM-7V3 platform.

From the Table 1 we can observe that the block-circulant matrix-based framework results in very small accuracy degradation compared with the baseline model. More specifically, when the block size is 4 (4× parameter reduction), there is no accuracy degradation compared with the corresponding baseline. When the block size is 8 (8× parameter reduction), the accuracy degradation is negligible. When the block size is 16, the accuracy degradation is still only around 0.3%. We can conclude that the block-circulant matrix-based framework outperforms ESE in terms of model compression. This is because ESE achieves 8.9× parameter reduction (This parameter reduction does not account for the indices needed for indexing, which are at least one for each parameter in the network structure after pruning) with 0.3% accuracy degradation. In our experiment No.6 and No.7, we have more parameters reduced and better accuracies than ESE.

We observe in the hardware experimental results in Table 2 that the Frame Per Second (FPS) and energy efficiency gains are even more significant compared with ESE. As the regularity in our proposed framework architecture results in a high degree of parallelism. We use two FPGA platforms for evaluating the proposed Block-Circulant LSTM: Alpha Data’s ADM-PCIE-7V3 and Xilinx KU060. The proposed model’s FPGA implementation is operating at 200MHz on both platforms, which is configured to be the same as the prior work ESE (Han et al., 2017) for fair comparisons. We both used 12bit fixed-point number to represent the values. We present a direct comparison between our block-circulant RNN and ESE with the same baseline LSTM model with layer size 1,024.

In the first case, the block size is 8 and the compression ratio is 7.9×. The comparison results, as shown in the first two columns of Table 2 are both on the KU060 FPGA platform. We could observe that the our model achieves lower accuracy degradation compared with ESE (0.14% vs. 0.30%), demonstrating the effectiveness of the block-circulant framework in terms of accuracy. Meanwhile, we can observe that our model achieves 13.2× FPS improvement with a block size of 8, with an energy efficiency improvement of 23.4× using actual measurement results on the ADM-PCIE-7V3 board. It is necessary to note that, the manufacture process of XCKU060 FPGA is 20nm while the process of Virtex-7 is 28nm, which means the energy efficiency gain reported here is even conservative. In the second case, the block size is 16 and the compression ratio is 15.9×. Our model achieves similar accuracy but 24.5× FPS improvement and 35.7× energy efficiency improvement.
REFERENCES

Dario Bini, Victor Pan, and Wayne Eberly. Polynomial and matrix computations volume 1: Fundamental algorithms. *SIAM Review*, 38(1):161–164, 1996.

Caiwen Ding, Siyu Liao, Yanzhi Wang, Zhe Li, Ning Liu, Youwei Zhuo, Chao Wang, Xuehai Qian, Yu Bai, Geng Yuan, et al. Cicnn: accelerating and compressing deep neural networks using block-circulant weight matrices. In *Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, pp. 395–408. ACM, 2017.

John S Garofolo, Lori F Lamel, William M Fisher, Jonathan G Fiscus, David S Pallett, Nancy L Dahlgren, and Victor Zue. Timit acoustic-phonetic continuous speech corpus. *Linguistic data consortium*, 10(5):0, 1993.

Song Han, Huizi Mao, and William J Dally. Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. *arXiv preprint arXiv:1510.00149*, 2015a.

Song Han, Jeff Pool, John Tran, and William Dally. Learning both weights and connections for efficient neural network. In *Advances in Neural Information Processing Systems*, pp. 1135–1143, 2015b.

Song Han, Junlong Kang, Huizi Mao, Yiming Hu, Xin Li, Yubin Li, Dongliang Xie, Hong Luo, Song Yao, Yu Wang, et al. Ese: Efficient speech recognition engine with sparse lstm on fpga. In *FPGA*, pp. 75–84. ACM, 2017.

Siyu Liao, Zhe Li, Xue Lin, Qinru Qiu, Yanzhi Wang, and Bo Yuan. Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices. In *Proceedings of the 2017 IEEE/ACM International Conference on Computer-Aided Design*. IEEE Press, 2017.

Victor Pan. *Structured matrices and polynomials: unified superfast algorithms*. Springer Science & Business Media, 2012.

Hasim Sak, Andrew Senior, and Françoise Beaufays. Long short-term memory recurrent neural network architectures for large scale acoustic modeling. In *Fifteenth Annual Conference of the International Speech Communication Association*, 2014.

Shuo Wang, Zhe Li, Caiwen Ding, Bo Yuan, Qinru Qiu, Yanzhi Wang, and Yun Liang. C-lstm: Enabling efficient lstm using structured compression techniques on fpgas. In *Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, pp. 11–20. ACM, 2018.