Front end optimization for the monolithic active pixel sensor of the ALICE Inner Tracking System upgrade

D. Kim, G. Aglieri Rinella, C. Cavicchioli, N. Chanlek, A. Collu, Y. Degerli, A. Dorokhov, C. Flouzat, D. Gajanana, C. Gao, F. Guilloux, H. Hillemanns, S. Hristozkov, A. Junique, M. Keil, M. Kofarago, T. Kugathasan, Y. Kwon, A. Lattuca, M. Mager, K.M. Sielewicz, C.A. Marin Tobon, D. Marras, P. Martinengo, G. Mazza, H. Mugnier, L. Musa, T.H. Pham, C. Puggioni, F. Reidt, P. Riedler, J. Rousset, S. Siddhanta, W. Snoeys, M. Song, G. Usai, J.W. Van Hoorne, and P. Yang

a) Department of Semiconductor Science, Dongguk University, 30, Pildong-ro 1-gil, Jung-gu, 100-715 Seoul, Korea
b) CERN, 1210 Geneva 23, Switzerland
c) School of Physics, Suramong University of Technology, Synchroton Light Research Institute, Nakorn Ratchasima 30000, Thailand
d) University of Cagliari and INFN, Strada prov.le per Sestu, km 1.00, 09042 Monserrato, Cagliari, Italy
e) Institut Pluridisciplinaire Hubert CURIEN, 23 rue du loess BP 28 F-67037 Strasbourg cedex 2, France
f) NIKHEF, Nikhef, 1098 Amsterdam, Netherlands
g) College of Physical Science and Technology, Central China Normal University, Luo Yu Road 152, Wuhan, 430079 P.R. China
h) Utrecht University, Domplein 29, 3512 JE Utrecht, Netherlands
i) Department of Physics, Yonsei University, Yonsei-ro 50, Shinchon-dong, Seodaemun-gu, 120-749 Seoul, Korea
j) Department of Experimental Physics, University of Torino and INFN, Via P. Giuria 1, 10125 Torino, Italy
k) MIND, 61 Rue Antoine Redier, 74160 Archamps, France
l) Centre national de la recherche scientifique, 3, rue Michel-Ange 75794 Paris cedex 16, France
m) Physikalisches Institut, Ruprecht-Karls-Universitaet Heidelberg, Im Neuenheimer Feld 226, 69120 Heidelberg, Germany
n) Faculty for Physics, Institute for Atomic and Subatomic Physics, Technische Universitat Wien, Wiedner Hauptstrasse 8, A-1040 Wien, Austria
o) Institute of Research into the Fundamental Laws of the Universe, L’Orme des Merisiers, 91191 Gif-sur-Yvette, France
p) Warsaw University of Technology, Plac Politechniki 1, 00-661 Warszawa, Poland

E-mail: daehyeok.kim@cern.ch

© CERN 2016, published under the terms of the Creative Commons Attribution 3.0 License by IOP Publishing Ltd and Sissa Medialab srl. Any further distribution of this work must maintain attribution to the author(s) and the published article’s title, journal citation and DOI.
Abstract: ALICE plans to replace its Inner Tracking System during the second long shut down of the LHC in 2019 with a new 10 m² tracker constructed entirely with monolithic active pixel sensors. The TowerJazz 180 nm CMOS imaging Sensor process has been selected to produce the sensor as it offers a deep pwell allowing full CMOS in-pixel circuitry and different starting materials. First full-scale prototypes have been fabricated and tested. Radiation tolerance has also been verified. In this paper the development of the charge sensitive front end and in particular its optimization for uniformity of charge threshold and time response will be presented.

Keywords: Analogue electronic circuits; Pixelated detectors and associated VLSI electronics; Radiation-hard electronics; Electronic detector readout concepts (solid-state)
1 Introduction

The ALICE Inner Tracking System (ITS) at CERN will be replaced with an entirely new detector during the second long shutdown of the LHC in 2019 [1]. The objectives of the upgrade are to improve the impact parameter resolution by a factor 3, improve the standalone tracking efficiency and $p_T$ resolution, and increase the readout rate capability to exploit Pb-Pb interactions at 50 kHz and proton-proton interactions at 1 MHz. The new layout has 7 detection layers with the innermost layer radius of 22 mm. The total sensitive surface of $\sim 10 \text{ m}^2$ is covered by 12.5 Gpixels to achieve a spatial resolution of $\sim 5 \text{ µm}$. The reduction of material budget $X/X_0$ from 1.14 to 0.3% reduces the multiple scattering that would otherwise deteriorate tracking resolution, especially in the low momentum region.

The pixel chip requirements are shown in the table 1. The ALICE PIxel DEtector (ALPIDE) development targets to reduce power density well below 100 mW/cm$^2$ and integration time much shorter than 30 µs. The requirements of a thin sensor ($< 50 \text{ µm}$), high granularity ($30 \times 30 \text{ µm}^2$), large area (15 mm×30 mm) and moderate radiation tolerance with respect to other LHC experiments make this application an ideal case to fully benefit from the advantages of the monolithic active pixel sensor technology. The TowerJazz 180 nm CMOS imaging sensor process has been selected for the pixel chip implementation.

Figure 1 shows the process cross-section where the sensor and readout electronics are integrated in the same silicon die. The charge collection is performed by the nwell and p-epi junction diode. The spacing between nwell and surrounding pwell reduces the sidewall junction capacitance. A special feature of this technology is the deep pwell to shield the PMOS nwell from the epitaxial layer, thus preventing it from collecting signal charge in place of the nwell collection electrode.
Table 1. Pixel chip requirements

| Parameter                  | Value                                           |
|----------------------------|-------------------------------------------------|
| Chip Size                  | 15 mm $\times$ 30 mm                            |
| Silicon thickness          | 50 $\mu$m                                        |
| Pixel Size                 | $O(30 \times 30)$ $\mu$m$^2$                     |
| Readout Time               | $< 30$ $\mu$s                                    |
| Power density              | $< 100$ mW/cm$^2$                               |
| Detection efficiency       | $> 99\%$                                        |
| Fake hit rate              | $< 10^{-5}$ per readout frame and pixel         |
| TID radiation hardness     | 2.7 Mrad                                         |
| NIEL radiation hardness    | $1.7 \times 10^{13}$ MeV n$_{eq}$/cm$^2$         |

![Figure 1](cross_section.png)

**Figure 1.** Cross section of the TowerJazz 180 nm CMOS imaging process.

This allows for PMOS transistor implementation at the pixel level, widening the architecture choice for the in-pixel circuit. It is possible to apply a reverse substrate bias voltage via the substrate to increase the depletion region volume and reduce the collection diode junction capacitance. The foundry provides the possibility to select the wafer starting material epitaxial layer thickness in the 18 $\mu$m to 40 $\mu$m range and a resistivity value between 1 k$\Omega$ and 8 k$\Omega$. The gate oxide thickness of 3 nm provides a good Total Ionizing Dose (TID) tolerance [2, 3].

The R&D on monolithic pixel sensors started in 2011 with the design and characterization of small-scale prototypes for sensor optimization and radiation tolerance verification. Subsequently full-scale prototypes (pALPIDE) with a size of 3.0 $\times$ 1.5 cm$^2$, containing 1024 $\times$ 512 pixels were submitted [4–6]. The first two versions, pALPIDE-1 and pALPIDE-2, have been successfully tested and they satisfy the ALICE ITS requirements. The third version, pALPIDE-3, with all final functionalities for the detector integration, just came from foundry in October 2015. This paper addresses the development of the charge sensitive front end and in particular its optimization for charge threshold and time response uniformity.
2 ALPIDE principle of operation

2.1 In-pixel hit discrimination

The ALPIDE architecture is based on in-pixel hit discrimination and zero suppression readout by priority encoding [7]. The simplified block diagram and signal flow of the in-pixel circuit are shown in figure 2. The charge signal is integrated at the input node PIX_IN with a typical collection time of \( \sim 10 \text{ ns} \). The PIX_IN voltage signal amplitude is equal to the ratio of the collected charge \( Q_{IN} \) to the total input capacitance \( C_{IN} \). The reset circuit restores the input baseline voltage level within a time of around 1 ms. It also provides compensation for the sensor leakage current which is expected to be below 2 pA. The signal is amplified by the front-end that acts as a delay line with a peaking time of around 2 \( \mu \text{s} \). The discriminated output OUT_D is put in coincidence with the STROBE signal, allowing the latching of the hit information in the multi event buffer memory. The data is readout by a hit-driven architecture that has activity only when there are stored hits.

![Image of block diagram and signal flow](image)

**Figure 2.** In-pixel hit discrimination block diagram and signal flow.

2.2 Sensor configuration and reset

The sensor input node circuit layout, cross-section and schematic are shown in figure 3. The collection nwell electrode has an octagonal shape with 2 \( \mu \text{m} \) diameter and an nwell to pwell spacing between 2 \( \mu \text{m} \) and 4 \( \mu \text{m} \). The sensor reset could be provided either by a diode or a PMOS. The reset diode with a p' implant in the collection nwell is very compact, but the drawback is that the reset current depends on the sensor leakage current and signal amplitude. The reset PMOS requires a larger area and has a larger contribution to the input capacitance. The advantage is that the PMOS conductance is controlled by the bias current \( I_{RESET} \), larger than sensor leakage current. The variations on collection electrode geometry and sensor reset are implemented in different sectors of the pixel chip prototype.

2.3 Pixel analog front end

The working principle of the in-pixel analog front-end (figure 4a) is based on charge transfer from a large capacitance to a small capacitor to generate voltage gain. The charge signal creates a negative
The circuit practical implementation is shown in figure 4b. A second branch (M4, M5) is used to generate a low frequency feedback: the curfeed net, loaded with $C_{\text{curfeed}}$ capacitance and connected to the gate of M3 is adjusted for M3 to absorb IBIAS+ITHR current. The voltage bias VCASN and current bias ITHR define the baseline value of OUT_A and the return to baseline after a particle hit. OUT_A controls the gate of the second stage input transistor M8, and the baseline is defined such that $I_{M8} < IDB$. The distance of the OUT_A baseline voltage to the point where $I_{M8} = IDB$ defines the charge threshold. If OUT_A voltage level is higher than the threshold point $I_{M8} > IDB$, the discriminated active low output on OUT_D is generated. Transient plots for OUT_A and OUT_D are shown in figure 5.

All transistors in the front-end work in weak inversion, where the nominal values for the current bias parameters are IBIAS = 20 nA and ITHR = 0.5 nA. This allows to achieve a power consumption
as low as \(\sim 40 \text{nW}\) with 1.8 V power supply. To compact the front-end layout, \(C_{\text{source}}\) and \(C_{\text{curfeed}}\) are combined in one capacitance \(C_S\) as shown in figure 4c. A clipping mechanism is implemented to limit the pulse duration for very large input signals. This is achieved with transistor M6 in diode connection: source and gate are connected to the curfeed node and the drain is connected to the OUT\_A node. Normally M6 is reverse biased, but when the OUT\_A signal is high enough to forward bias it, M6 provides additional discharge current to compress the pulse duration. The clipping effect is noticeable for input charges larger than 1.4 times the charge threshold both for OUT\_A and OUT\_D.

3 pALPIDE-2 measurement results

The pALPIDE-2 front-end has a charge threshold of \(\sim 150 \text{e}^-\) with rms noise of \(\sim 10 \text{e}^-\) for nominal bias setting and \(-6 \text{V}\) substrate voltage bias. The pALPIDE-2 chip has been successfully characterized in a beam test before and after the exposure to non-ionizing radiation of \(1.0 \times 10^{13} \text{MeV n}_{\text{eq}}/\text{cm}^2\). Figure 6 shows detection efficiency, fake-hit rate, spatial resolution and cluster size as a function of the ITHR bias, that is proportional to the charge threshold. The results are presented for an epitaxial layer thickness of 25 \(\mu\text{m}\), nwell-pwell spacing of 2 \(\mu\text{m}\) and a substrate voltage of \(-6 \text{V}\). At nominal threshold setting (ITHR = 500 pA), the detection efficiency is close to 100\% with a fake hit rate below \(10^{-8}\) hits/pixel/event. The spatial resolution of 5 \(\mu\text{m}\) is achieved with an average cluster size of \(\sim 2\) pixels. These results show that the pALPIDE-2 satisfies the ALICE ITS requirements.
The pixels in Sector 0 and Sector 1 have been implemented with a different width for the front-end input transistor, 0.22 \( \mu \)m and 0.92 \( \mu \)m, respectively. Figure 7 compares the fake-hit rate as function of the threshold current. In the low threshold region where the signal-to-noise ratio is low, the Gaussian noise dominates and the fake-hit rate is similar for the two sectors. Increasing the threshold, for high signal-to-noise ratio, the fake-hit rate is (much) higher for the sector with the smaller transistor. Random telegraph noise [8] has been observed in this technology and it is well-known to affect smaller transistors much more than large ones. We believe this is the explanation for the much larger fake hit rate observed for the sector with the minimum size for the input.

![Figure 7. pALPIDE-2 fake-hit rate for Sector 0 (M1 \( W = 0.22 \mu \)m) and Sector 1 (M1 \( W = 0.92 \mu \)m).](image)

### 4 Front end optimization in pALPIDE-3

#### 4.1 Charge threshold uniformity

The circuit schematic and layout are shown in figure 8. The influence of mismatch of each transistor on the charge threshold has been evaluated with Monte-Carlo simulations. Transistor sizes have then been scaled to optimize the charge threshold spread with the constraint to fit the front-end in 220 \( \mu \)m².

Table 2 shows the size and relative contribution to the charge threshold mismatch for each transistor. The \( \text{rms}_0 \) parameter is the normalized root mean square of the mismatch value for 1 \( \mu \)m² transistor area, which depends on the functionality of the transistor in the circuit. The effective transistor contribution is:

\[
\text{rms} = \frac{\text{rms}_0}{\sqrt{\text{AREA}}} \quad (4.1)
\]

| M0 | M1 | M2 | M3 | M4 | M5 | M6 | M7 | M8 | M9 | Cs |
|----|----|----|----|----|----|----|----|----|----|----|
| rms [e] | 2.70 | 0.06 | 0.03 | 0.22 | 4.63 | 0.92 | 0.17 | 0.34 | 0.58 | 0.04 | 0.91 |
| W/L [\( \mu \)m/\( \mu \)m] | 1.8/8.5 | 0.92/0.18 | 0.22/0.18 | 0.5/5 | 2/8.4 | 0.5/10 | 0.5/3 | 0.42/7 | 0.22/4 | 0.42/0.2 | Cap. : 344 fF |
| Area [\( \mu \)m²] | 15.3 | 0.16 | 0.04 | 2.5 | 16.8 | 5 | 1.5 | 2.94 | 0.88 | 0.08 | 43.09 |
| rms [e] | 0.69 | 0.14 | 0.14 | 0.14 | 1.13 | 0.41 | 0.14 | 0.20 | 0.62 | 0.14 | 0.14 |
The total charge threshold mismatch $\text{rms}_{\text{tot}}$ is given by the weighted sum of squares:

$$\text{rms}_{\text{tot}} = \sqrt{\sum_{i=0}^{9} \frac{(\text{rms}_0)^2}{A_i}},$$

$$A_{\text{tot}} = \sum_{i=0}^{9} A_i \tag{4.2}$$

In order to minimize $\text{rms}_{\text{tot}}$, a large transistor area $A_i$ should be allocated for transistors with large $\text{rms}_0^2$. This is the case for the current bias transistors (M0, M4, M5, and M7) and their size is limited by layout area. The area of the input transistor M8 of the second stage is a compromise between large area for low mismatch and small area to reduce the capacitance load on OUT_A and increase the gain. Schematic level simulations after this optimization yield a minimum charge threshold of 78 $e^-$ with 1.7 $e^-$ rms, post layout simulations a minimum threshold of 92 $e^-$ with 2.0 $e^-$ rms due to the gain reduction caused by the parasitic capacitances. These values correspond to a reduction of mismatch by factor $\sim 3$ with respect to the pALPIDE-2 circuit.

Figure 8. Optimized front end in pALPIDE-3 A) schematic with parasitic capacitance B) layout.

Monte Carlo simulations take into account transistor parameter variations but no variations of parasitic capacitances. Therefore a detailed study on the impact of the parasitic capacitances has been performed. In particular the Miller effect amplifies the effect of parasitic capacitance and its variation impacts the value and variation of the charge threshold. Therefore cascode transistors are used to avoid parasitic capacitances between high gain nodes. In the ALPIDE frontend circuit transistor M2 avoids the parasitic capacitance between PIX_IN and OUT_A. This was already implemented in pALPIDE-1&2 to avoid an increase of the effective input capacitance. The second stage of the front-end provides a high gain between OUT_A and OUT_D when operating close to the discrimination threshold. Figure 8 shows $C_{P1}$, the parasitic capacitance between the gate and drain of transistor M8. In the pALPIDE-3 transistor M9 is implemented to decouple $C_{P1}$ from OUT_D, thus reducing the sensitivity of the charge threshold to $C_{P1}$. The circuit layout extraction yields $C_{P1} = 0.38 \, \text{fF}$. The charge threshold sensitivity to 25% variation of $C_{P1}$, corresponding to 0.1 fF, has been calculated. Without the cascode transistor M9, the sensitivity is 2.2 $e^-/0.1 \, \text{fF}$, whereas with M9 the sensitivity is reduced to 0.6 $e^-/0.1 \, \text{fF}$. Therefore, M9 is fundamental to reduce the charge threshold sensitivity to variation of $C_{P1}$ to a value negligible compared to the rms of 2 $e^-$ induced by transistor mismatch.
4.2 Time response uniformity

ALPIDE can operate in triggered mode, where the front end works as analog memory as the pulse formed upon the incidence of a particle hit keeps the hit information for a certain duration. A STROBE signal arriving during the time this pulse is above threshold allows the discriminated output to be latched. Figure 9 shows OUT_D leading (t1) and trailing edge (t2) as a function of the input charge signal. The leading edge follows a typical time walk curve that decreases for increasing input charge. The trailing edge of OUT_D increases for increasing charge up to the clipping point, whereafter the pulse duration is compressed down to a saturation value for very large input charges.

The parameters improving the pulse duration uniformity have been analyzed both for OUT_A and OUT_D. The analog output OUT_A discharging time depends on the discharging current and the capacitive load $C_{OUT_A}$. The discharging current is defined by ITHR or clipping transistor current $I_{M6}$ when the signal is below or above the clipping point, respectively. Therefore, the OUT_A pulse duration uniformity is improved by a wider M4 to reduce ITHR variation, a longer M6 to reduce the clipping point variation and by introducing the cascode transistor M9 to reduce $C_{OUT_A}$ variation. The clipping transistor M6, instead of being diode connected, can have the gate controlled by a selectable voltage level VCLIP, thus adding the possibility to tune the clipping point. The discriminated output OUT_D return to steady state time is subject to slew rate limitation:

$$\frac{dV_{OUT_D}}{dt} = \frac{IB}{C_{OUT,D}} \quad (4.3)$$

OUT_D pulse duration uniformity is reduced with a longer M7 reduces IB variation.

Figure 9 reports leading edge and trailing edge timing and variation for an input charge at threshold, before the clipping point, at the clipping point and at a very large value. After the circuit and transistor size optimization, from pALPIDE-2 to pALPIDE-3 the pulse duration uniformity is improved by a factor 2.

The STROBE window can be defined to latch all charges above threshold: the maximum delay is defined by the minimum trailing edge value for large input charges, and the duration is defined by the latest leading edge value occurs for charges at or near threshold. The STROBE delay has to

![Figure 9. Pulse duration window with variation and STROBE window.](image-url)
Table 3. Pulse duration variation result from simulation.

| Condition      | pALPIDE-2 | pALPIDE-3 | pALPIDE-3 |
|----------------|-----------|-----------|-----------|
| Qin            | t1 [µs]   | t2 [µs]   |           |
| 118 e          | 2.03 ± 0.35 | 52 ± 114  |           |
| 128 e          | 1.7 ± 0.3  | 5.8 ± 0.98 |           |
| 18 e           | 0.8 ± 0.07 | 77 ± 0.48  |           |
| 10 ke          | 0.01 ± 0.01 | 19 ± 0.3  |           |
| Qin            | t1 [µs]   | t2 [µs]   |           |
| 92 e           | 2.9 ± 0.20 | 3.4 ± 0.57 |           |
| 10 e           | 2.0 ± 0.12 | 5.2 ± 0.15 |           |
| 13 e           | 1.3 ± 0.03 | 64 ± 0.09  |           |
| 10 ke          | 0.22 ± 0.002 | 2.35 ± 0.08 | Large $Q_{in}$

be larger than the trigger latency of 1.6 µs. Taking into account 5σ variation a STROBE window between 2.3 µs and 3.0 µs is required. A different strobe window can be applied to latch a fraction of the signals above threshold.

5 Conclusion

The ALPIDE chip is the Monolithic Active Pixel Sensor that will equip the ALICE ITS. It is implemented in the Tower Jazz 180 nm CMOS technology. The sensor performance of pALPIDE-2 prototype has been validated with beam tests and it fully satisfies the requirements. ALPIDE features a novel front-end that performs in-pixel discrimination with 40 nW power consumption, and fits in one-quarter of ~ 30 µm × 30 µm pixel area. A further optimized version of this front-end has been implemented in pALPIDE-3 to improve the pulse duration uniformity and the pixel-to-pixel charge threshold mismatch. Detailed Monte-Carlo simulations have been performed to implement the front-end in the available area and minimize the charge threshold variation. A cascode transistor in the second stage mitigates the impact of variation of parasitic capacitance on front-end uniformity. The possibility to have a voltage-controlled clipping point has been added as well. From simulation the charge threshold mismatch is 3 times lower and the pulse duration uniformity is improved by a factor 2.

pALPIDE-3 is divided in 8 sectors, each one with a different sensor reset and front-end circuit combination. The implemented front-end evolves incrementally: the starting point is pALPIDE-2 scheme, and one feature at the time is added to reach the final optimized circuit. pALPIDE-3 has been submitted in June 2015 and received from foundry in October 2015. The final chip for the ALICE ITS detector will be submitted in February 2016.

References

[1] ALICE collaboration, Technical Design Report for the Upgrade of the ALICE Inner Tracking System, *J. Phys. G* **41** (2014) 087002 [CERN-LHCC-2013-024, ALICE-TDR-017].

[2] H. Hillemans et al., Total ionizing dose effects in 180 nm CMOS structures for Monolithic Active Pixel Sensors for the ALICE Inner Tracker System detector upgrade, *IEEE Nucl. Sci. Symp. Conf. Rec.* (2013).

[3] S. Senyukov, J. Baudot, A. Besson, G. Claus, L. Cousin, A. Dorokhov et al., Charged particle detection performances of CMOS pixel sensors produced in a 0.18µm process with a high resistivity epitaxial layer, *Nucl. Instrum. Meth. A* **730** (2013) 115 [arXiv:1301.0515].

[4] W. Snoeys, Monolithic pixel detectors for high energy physics, *Nucl. Instrum. Meth. A* **731** (2013) 125.
[5] C. Cavicchioli et al., Design and characterization of novel monolithic pixel sensors for the ALICE ITS upgrade, Nucl. Instrum. Meth. A 765 (2014) 177.

[6] G. Aglieri et al., Monolithic active pixel sensor development for the upgrade of the ALICE inner tracking system, 2013 JINST 8 C12041.

[7] P. Yang et al., Low-power priority Address-Encoder and Reset-Decoder data-driven readout for Monolithic Active Pixel Sensors for tracker system, Nucl. Instrum. Meth. A 785 (2015) 61.

[8] K.K. Hung et al., Random Telegraph Noise of Deep-Submicrometer MOSFET’s, IEEE Electron Device Lett. 11 (1990) 90.