DESIGNING OF HALF ADDER USING MULTIPLEXER

KAMAL KISHOR UPADHYAY

1Department of electronics and communication, university of allahabad

Abstract-As the receiving end of an optical network opto electronics conversion of data takes place for the processing purpose. Electronic processing of high speed data dissipates huge amount of heat energy. this heat is directly proportional to the elements which are used in any circuit. huge numbers are elements used in any circuit design it means no huge amount of heat dissipation. This problem can be solved by reducing the number of element in the same circuit. In this proposed model the above said problem can be reduced.

Keywords-Multiplexers(mux), Optical logic gate.

I. INTRODUCTION

In the present society where we live is full of digital equipments wherever we see, as we are living and experiencing the information era. In today’s world huge amount of data is being generated, transported and processed. Optical fiber is the medium used for transportation of data at very high rate. For electronics processing, opto-electronic conversion of data takes place at the receiving end high data rate signal processing result in increased consumption of power and heat generation from electronic integrated circuit. It is stated in few papers (notomi et al.2011)[1]; Shancham et al.(2008)[2] that even the electronic transportation of high speed data among the processing nodes consumes major chunk of energy. These are the limiting factors in expanding high speed data networking and processing. If data is being transported in optical domain it should also be processed in optical domain and hence the elimination of opto electronic conversion and development of all optical processing is need of the hour.

The main advantage of all optical data processing is its high data rate, low power consumption and fast dynamics. Optical logic gates are building blocks of the photonic processing circuits. In recent years extensive research has been done in designing of all optical logic gates like AND (Li et. Al. 2009)[3] OR(Singh et al. 2014)[4], NOT (Singh et al. 2013)[5], NAND( Mohammadnejad et. Al. 2009) [6] and NOR (Hamie et. Al. 2002) [7]. But all of the them used near about similar design to implement and no one try to reduced the circuit elements. In the proposed model we used multiplexer to desing the half adder . In the current paper a novel design of half adder which will save space if incorporated in more complex circuits. And also reduced the problem of heat dissipation, because more heat dissipation can harm the integrated circuit. A multiplexer is a kind of digital circuit having n input and one output known as n:1 multiplexer, also known as many to one circuit. It has $2^\text{n}$- input mux has n select lines.

II. PRINCIPLE OF OPERATION AND MODEL FORMULATION

In the proposed model the Arithmetical operation addition that is the sum for adding bits in mathematical operation are achieved with the help of Multiplexer. The red line shows the input data A while the representation of data B is by green colour other than these two input A ,B data all zero and All one are shows by Input data 0 and input data 1 respectively. In fig 1. the block diagram of proposed model is designed here data B is given in select line of multiplexer 1 and input 1 is given as first input of multiplexer and input zero given to second input of multiplexer output comes from here gives $\bar{B}$ which is further input as second arm of multiplexer 3 while in first arm of mux 3 input B is given which
combine in multiplexer. Multiplexer process the input data and gives the output P which is $A \oplus B$ i.e nothing but the SUM of two bits $A$ & $B$, i.e one output of half adder. The next output of half adder is nothing but only carry which is generated at the time of sum and forwarded to the next bit for sum. The result comes from Mux 2 gives output Q which is carry i.e $A.B$. for mux 2 input 0 is the input for first arm of mux2 and in the second arm of multiplexer 2 is data A while B as select line, both the data processed by multiplexer and gives the output Q i.e $A.B$ which is standard form of Carry of half adder.

![Figure 1. block diagram of proposed model](image)

**TABLE 1. FUNCTIONAL TABLE FOR SUM OF HALF ADDER**

| Serial no. | INPUT DATA A | INPUT DATA B | OUTPUT P=A\oplus B |
|------------|--------------|--------------|---------------------|
| 1.         | 0            | 0            | 0                   |
| 2.         | 0            | 1            | 1                   |
| 3.         | 1            | 0            | 1                   |
| 4.         | 1            | 1            | 0                   |

**TABLE 2. FUNCTIONAL TABLE FOR CARRY OF HALF ADDER**

| Serial no. | INPUT DATA A | INPUT DATA B | OUTPUT Y=A.B |
|------------|--------------|--------------|--------------|
| 1.         | 0            | 0            | 0            |
FORMULATION:
Here A and B are inputs having data values (0011) and (0101) respectively. When data A is given as select lines of MUX 1. The mux process is described as follow.

INTERMEDIATE RESULT FROM MUX 1 = 1x\overline{B} + 0xB

This result given as input for mux 3 and data A works here as select line. MUX 3 processed as follow and gives the result X as output.

\[
P = A\overline{B} + \overline{A}B
\]

\[
P = \overline{A} \oplus B
\]

Above output P verified by standard result that the sum of half adder.

SIMILARLY,
For mux 2 one arm is inputed by data input zero while in second arm the input is data A and data B as select lines. The process of mux 2 is described as follow

\[
Q = 0x\overline{B} + AxB
\]

\[
Q = AB
\]

Above output Q verified By standard result of Output of Carry.

III.THEORITICAL ANALYSIS
The Rzx Crefractive index of the active region of a SOA is determined by the carrier density N of SOA, so pump signal propagating through the active region of SOA decreases its carrier density [8] and modulates the refractive index which in turn gives rise to phase modulation of the probe beam. Similarly XGM also takes place due to gain saturation of SOA. The dynamics of SOA are:

\[
\frac{dN}{dt} = \frac{J}{ed} - R(N) - V_g \cdot g(N) \cdot N_{ph}
\]

\[
G(N) = \frac{\Gamma \cdot \sigma_g}{V} (N-N_0)
\]

Where N is the carrier density, J is the injection current density, R(N) is the recombination rate, V_g is the group velocity of light, g(N) is the material gain coefficient, N_{ph} is photon density, e is the electron charge, d is the active layer thickness and N_{ph} is photon density. \( \Gamma \) is the confinement factor \( \sigma_g \) is the differential gain, V is the volume of the active region of SOA and N_0 is the carrier density for transparency. Gain per unit length of SOA is written as:

\[
g = \Gamma \cdot g(N) - \alpha
\]

where \( \alpha \) is the total loss coefficient per unit length. The overall gain for entire length of SOA increases exponentially and is described as:

\[
G_s = e^{gL}
\]

Where L is the length of the active region of SOA.
Here in this proposed design all the inputs signal(pump, probe1, probe2) are generated through mode lock laser (MLL). Mzx Code lock laser generate a Gaussian pulse. If \( u(t) \) represents a Gaussian field amplitude,

\[
u(t) = \exp \left[ -0.5 \left( \frac{t}{t_0} \right)^2 \right]
\]

\[ (5) \]

Where \( t_0 \) is pulse width and \( T_{FWHM} \) is the full width at half maximum (Singh et al. 2015)[9]

\[
T_{FWHM} = 2t_0 \sqrt{\ln 2}
\]

\[ (6) \]

The input of the external mach-zehnder type modulator is optical Gaussian pulse the insertion loss is 5 dB and chirp factor is 0.5. This chirp factor induces phase change. It is calculated as:

\[
\frac{d\Phi}{dt} = \frac{c}{2} \cdot \frac{1}{s} \cdot \left( \frac{ds}{dt} \right)
\]

\[ (7) \]

Where \( c \) is the chirp factor, \( s \) is the intensity of light and \( \Phi \) is an optical instantaneous phase of incoming light. Binary input sequences (A, B, C, probe1, probe 2) are generated by PRBS (pseudo random bit sequence) generator. This binary sequence is then fed in to electrical generator. The raised cosine pulse represents a binary bit which is generated by electrical signal generator.

\[
A(t) = A_{max} \left[ \frac{1}{2} \left[ 1 + \cos \left( \frac{\pi}{\alpha} \frac{t}{T_B} \right) \right] \right]
\]

\[ (8) \]

**IV. RESULT AND DISCUSSION**

The proposed design of photonic circuit works at 10 Gbps data rate. All three Mux’s used in this design have similar values Fig. 3a-b represents the input signals, and the output signals represented by fig. 3c and 3d. P is the OUTPUT of half adder, and it is verified by truth table Table1. Fig 3d shows the output Q which is carry of half adder verified by the truth table which is presented by table 2. The output signals shown here are actually the low power probe signals which are the inverted copy of their high power pump signals after passing through SOA. Therefore these overshoots occur for the rising edge of the high power pump signal which corresponds to falling edge of probe signal for the same instance of time. Both rising edge of the pump signal as well as the falling edge of the probe signal experiences high gain due to the presence of high population of carriers for that period of time. One of the reasons for high population of carrier for that particular time period is the absence of high power pump signal just before the overshoot. The overshoot is actually instigated by the high power signal.

![Figure 3a(a) INPUT SIGNAL A](image-url)
Figure 3(b) INPUT SIGNAL B

Figure 3(c) SUM OF HALF ADDER
Figure 3(d) CARRY OF HALF ADDER

To evaluate the performance of the incorporated logic gates the extinction ratio and the quality factor for various lengths of active region of SOA and confinement factor of SOA are plotted. Extinction ratio is the ratio of two optical powers, power of bit 1 to the power of bit 0. For an efficient optical system the power gap between 1 and 0 should be large enough to facilitate the correct identification of the obtained bit. Therefore higher value of ER denotes better system performance. Extinction ratio is defined as the ratio of minimum output peak power of bit 1 to the maximum peak output power of bit 0 (Chattopadhyay 2011)[11].

V. CONCLUSION

An implementation of SUM and CARRY in a single photonic circuit is done success-fully in this manuscript. Multiple optical gates onto a single chip will lead to optical signal processing in the future and electronic circuitry will be replaced by the optical circuitry. With the development of photonic circuitry it is now possible to get any digital result in optical domain. The very basic two input one output optical line selector can be integrated to form a part of more bigger and complex photonic circuit. Development of photonic circuits like these are leading towards all optical signal processing which is the ultimate goal.

REFERENCES

[1] Notomi, M., Shainya, A., Nozaki, K., Tanabe, T., Matsuo, S., Kuramoch, E., Sato, T., Tanyama, H., Sumikura, H.: Low power nanophotonic devices based on photonic crystals towards dense photonic network on chip. IET Circ. Device Syst. 5, 84–93 (2011).

[2] Shancham, A., Bergman, K., Carloni, L.P.: Photonic networks-on-chip for future generation of chip mul-tiprocessors. IEEE T. Comput. 57, 1246–1260 (2008)
[3] Li, B., Lu, D., Memon, M.I., Mezosi, G., Wang, Z., Sorel, M., Yu, S.: All optical digital logic AND and XOR gates using four-wave mixing in monolithically integrated semiconductor ring laser. Electron. Lett. 45, 698–700 (2009).

[4] Singh, P., Dixit, H.K., Tripathi, D.K., Mehra, R.: Design and analysis of all optical inverter using SOA-based mach-zehnder interferometer. Optik 124, 1926–1929 (2013).

[5] Singh, P., Tripathi, D.K., Jaiswal, S., Dixit, H.K.: Design of all optical buffer and OR gate using SOA-MZI. Opt. Quant. Electron. 46, 1435–1444 (2014).

[6] Mohammadnejad, S., Chaykandi, Z.F., Bahram, A.: MMI-based simultaneous all optical XOR-NAND-OR and XNOR-NOT multilogic gate for phase based signal. IEEE J. Quantum Elect. 50, 1014–1018 (2014)

[7] Hamie, A., Shariha, A., Guegan, M., Pucel, B.: All optical logic NOR gate using two cascade semiconductor optical amplifiers. IEEE Photonic Tech. L. 14, 1439–1441 (2002).

[8] Kumar, A., Kumar, S., Raghuwanshi, S.K.: Implementation of full adder and full subtractor based on electro-opto effect in Mach-zehnder interferometers. Opt. Commun., 324 (2014).

[9] Song, H.J., Lee, J.S., Song, J.I.: Single up conversion by using a cross phase modulation in an all optical SOA-MZI wavelength converter. IEEE Photonic. Tech. L. 16, 593–595 (2004).

[10] Bass, M., Enoch, J.M., Stryland, E.W.V., Wolfe, W.L.: Handbook of Optics. McGraw-Hill, USA (2001).

[11] Chattopadhyay, T.: All optical cross-bar network architecture using TOAD based interferometric switch and designing of reconfigurable logic unit. Opt. Fiber Technol. 17, 558–567 (2011).