Efficient Enumeration of Unidirectional Cuts for Technology Mapping of Boolean Networks

Niranjan Kulkarni, Sarma Vrudhula
School of Computing, Informatics and Decisions Systems Engineering
Arizona State University
Email: vrudhula@asu.edu

Abstract—In technology mapping, enumeration of subcircuits or cuts to be replaced by a standard cell is an important step that decides both the quality of the solution and execution speed. In this work, we view cuts as set of edges instead of as set of nodes and based on it, provide a classification of cuts. It is shown that if enumeration is restricted to a subclass of cuts called unidirectional cuts, the quality of solution does not degrade. We also show that such cuts are equivalent to a known class of cuts called strong line cuts first proposed in [14]. We propose an efficient enumeration method based on a novel graph pruning algorithm that utilizes network flow to approximate minimum node-cut selection of subgraphs is achieved by computing a generic Boolean network.

I. INTRODUCTION

TECHNOLOGY mapping (TM) is a process of transforming a generic Boolean network, which is a network consisting of primitive gates (e.g. AND/OR), into an equivalent mapped network, that consists of a network of cells from a given technology library. Depending on the target implementation, the library cells can correspond to either lookup tables (LUT) in the case of an FPGA, or to a pre-designed set of standard cells in the case of an ASIC. The measures of delay, power, area, or some combination of them serve as an objective function to optimize during the transformation process.

TM is formalized as a graph covering problem. A given Boolean network is represented as a directed acyclic graph (DAG) \( G = (V,E) \), which is referred to as the subject graph. The cells in the library, being single output Boolean functions, are also represented by DAGs, and each is referred to as a pattern graph. A feasible solution of TM is a complete covering of the subject graph with one or more of the pattern graphs (see Figure 1). A core step in this process is to identify a subgraph in the subject graph to match with one or more pattern graphs. In the structural approach to TM [24], the selection of subgraphs is achieved by computing a cut.

The recent works on structural approaches to TM [4], [7], [16], [19] are based on a particular type of a cut, called minimal node-cut. A node-cut \( C_v \) associated with a node \( v \in V \) is a subset of nodes in the transitive fanin cone of \( v \) such that every path from the primary inputs to \( v \) includes a node in \( C_v \). Note that in the existing literature, the definition of a node-cut restricts it to be minimal, i.e., no proper superset of a node cut is a legal node cut. In this article we will explicitly refer to a minimal node cut, if that is the case. By definition, a \( k \)-feasible minimal node cut of a node \( v \) is a minimal node cut of cardinality \( k \) [4].

A cut together with a node \( v \) defines a single-sink subgraph that is either directly mappable onto a \( k \)-input LUT in the case of an FPGA, or constitutes a match candidate for a NPN-equivalent standard cell, for an ASIC design, provided such an entity exists in the given library. In the literature \( k \)-feasible node cuts are usually simply referred as \( k \)-feasible cuts as no other type of cut is usually considered for technology mapping [4], [7], [16], [19].

In Figure 1 associated with node \( G_0 \), the sets \{\( G_6, G_7 \)\} and \{\( G_6, G_8 \)\} are 2-feasible minimal node cuts, whereas \{\( G_2, G_5, G_7 \)\} is a 3-feasible minimal node cut. When the cut \{\( G_6, G_7 \)\} is selected, the actual subgraph replaced by a cell in TM consists of gates \{\( G_8, G_0 \)\}. Similarly, when the cut \{\( G_2, G_5, G_7 \)\} is chosen the subcircuit consisting of gates \{\( G_8, G_6, G_0 \)\} is replaced.

![Fig. 1: a) A covered Boolean network. b) Its graph representation. c) The network mapped on the library gates.](image-url)

A node may have many associated \( k \)-feasible node cuts, which result in different coverings. In TM, the quality of a covering is usually taken to be the delay of the critical path, and/or the total area of the mapped circuit. Hence, to evaluate the quality of the complete covering, cuts also need to be evaluated. The quality of a cut is typically a combined measure of the subcircuit that will be replaced by a library cell and the subcircuit that feeds that cell. Since neither of...
these can be evaluated without knowing the cut, enumeration of cuts is a core task in TM. Consequently, there has been a significant amount of effort devoted to the development of efficient algorithms for enumerating $k$-feasible node cuts [4], [5], [10], [22].

While structural technology mapping turned out to be very successful, minimal node cuts bear some bias that eventually limits the number of possible matches. As demonstrated in [18], this may result in excluding many feasible, high quality matches from the evaluation. The authors of [18] address this problem by constructing so-called supergates i.e. single output networks of library gates that are added to the library in order to increase the number of matches. This demonstrates that enhancing a match space could yield significant benefits for structural technology mapping.

Existing work on TM focuses on minimal node cuts. However, including non-minimal node cuts can increase substantially increase the possible matches. Consider Figure 2. The node cut $C = \{a, b, x, d\}$ is not minimal since $\{a, b, d\}$ is also a (minimal) node cut. However $C$ corresponds to the function $ab + x + d$. This happens to be a linearly separable (threshold) function, which would never be found by any cut enumerator that enumerates only minimal node cuts. Another representation of a cut, based on edges, is called a line cut, which includes both minimal and non-minimal node cuts.

**Definition 1:**
(a) A line cut is a minimal set of directed edges in a single sink DAG which when removed, eliminates all paths from any of source (primary input) to the sink i.e. produces an “S-T bipartition”.
(b) A line cut is $k$-feasible if its cardinality (number of edges) is $k$ or smaller.
(c) A line cut is called a strong line cut [14] if no two edges in the line cut are on the same directed path.

Note that line cuts and node cuts are simply two representations of same entity, and either form can be converted into other. They both partition the nodes of the DAG into two mutually exclusive sets $S$ and $T$. In such an S-T partition, the set $S$ of nodes must contain primary inputs and $T$ must contain the sink node $v$.

Figure 2

**Fig. 2:** (a) Unidirectional node cut denoted as $\{a, b, x, d\}$ (b) Bidirectional node cut denoted by $\{a, b\}$

In Figure 2(a) the line cut $\{(x, z), (a, y), (b, y), (d, w)\}$ (corresponding node cut being $C = \{a, b, x, d\}$) generates $S = \{a, b, c, d, e, x\}$, and $T = \{y, z, w\}$, and is unidirectional. In Figure 2(b), the line cut $\{(a, c), (b, g)\}$ (corresponding node cut is $\{a, b\}$) has $S = \{a, b\}$ and $T = \{c, g\}$, and is bidirectional since $(b, g)$ is a “forward edge” and $(c, b)$ is a “backward edge”. Note also that the minimal node cut $\{a, b, d\}$ would identify $ab + a'b' + d$ as a function to be replaced by some cell from the library. However this is neither a member of any well defined class of functions, e.g. threshold functions, nor it is a function that would be in a typical cell library. Thus, minimal cuts are not always the most useful or desirable. In addition, we show that bidirectional cuts are not necessary and discarding them does not degrade quality of TM with regard to critical path delay. Thus we need only enumerate unidirectional node cuts (minimal or non-minimal).

We establish a one-to-one correspondence between unidirectional nod cuts and strong line cuts [14]. This correspondence is important because there exists a well established relation between strong line cuts in a DAG and independent sets in its corresponding line dependency graph (LDG) [14]. This allows for construction of efficient strong line cut enumeration techniques based on enumeration of independent sets. Since the latter is a problem well researched in computational graph theory, techniques exist that can be directly applied to enumerating line cuts by enumerating independent sets. Figure 3 shows classification of cuts and their relationships. The proposed technique for enumerating strong line cuts was used in [15] to find threshold functions in a logic circuit.

**Fig. 3:** Classification of cuts and their relationships

The main contributions of this article include:
- Introduction of unidirectional node cuts and a proof showing that restricting the cut space to only unidirectional node cuts does not degrade the quality of mapping for delay.
- Establishing the equivalence unidirectional node cuts and strong line cuts.
- An efficient $k$-feasible strong line cut enumeration algorithm based on the relationship between a DAG and its LDG.
- A general framework and the specific implementation of a pruning technique for $k$-feasible strong line cut enumeration.
- An efficient implicit representation of bounded size MISs of a graph that allows for both unconstrained and con-
strained enumeration of such MISs.

II. RELATED WORK

The importance of cut computation in TM for FPGAs was first identified by the Cong et al. [5]. They developed a novel and elegant network flow based algorithm that directly identified a single, depth-optimal, $k$-feasible node cut, without enumerating cuts. Later, Pan et al. [21], [22] developed an efficient algorithm for enumerating cuts that avoided the large computational requirements of network flow. More recently, Ling et al. [16] developed a novel scheme for implicitly encoding cuts using Binary Decision Diagrams (BDD). This representation allowed for extraction of cuts when the value of a cut could be computed recursively. However, the authors admit that BDD approach is not very well suited for cut enumeration since non-cuts, which dominate cuts, are also implicitly included and need to be pruned during enumeration.

Finding a computationally efficient way of encoding and enumerating cuts is of fundamental importance to technology mapping. Recently Takata et al. [25] proposed a top-down scheme for the procedure of [22] and demonstrated speed-ups of 3x-8x for larger $k = 8,9$. Unfortunately, since the number of cuts of size at most $k$ is of $O(n^k)$, cut enumeration algorithms inherently suffer from poor scalability. To alleviate this problem, techniques for ranking and pruning of cuts were first proposed by Cong et al. in [7]. The basic observation of this work is that for certain optimization objectives it is possible to narrow the search down efficiently and extract depth-maximal or area-minimal cuts directly. Similar ideas, referred to as priority cuts, were proposed by Mischenko et al. in [19], where appropriate seeding of the procedure from [22] assured enumeration of only $O(n^k)$ priority cuts instead of $O(n^k)$ cuts. These can be further sorted by quality, and pruned. An alternative approach to pruning was proposed by Chatterjee et al. in [4] where they introduced hierarchical partitioning of the cut space based on a novel concept that is similar to algebraic factorization. The authors showed that while complete factorization may still suffer from poor scalability, partial factorization of the cut space could yield good, practical solutions with very short runtimes. Takata [25] proposed a partial enumeration scheme that enumerates only a subset called label cuts. The scheme improves scalability of cut enumeration and guarantees to maintain the circuit’s depth, at the expense of small increase in the estimated network area.

All the works identified above, and many others have demonstrated that structural technology mapping, the core of which involves cut enumeration, leads to far superior solutions than the traditional graph/tree matching based algorithms. Cut enumeration has also found uses in related applications such as re-synthesis through rewriting [17], application specific instruction set extension generation/optimization [6], hardware/software co-design [23], model checking in verification [3], and SAT problem pre-processing for simplification [10].

The use of a line dependency graph (LDG) derived from a DAG was proposed by Kagaris et al. [14] to compute the maximum strong cut in a circuit for the purpose of delay testing. Based on the observation that an LDG is a transitive-oriented graph, hence a comparability graph [13], they provide an efficient and elegant algorithm that computes a maximum independent set of the LDG using network flow. This set represents a maximum strong cut in the corresponding DAG. While their approach generated interest in the area of delay-testing, we will demonstrate that there is still greater opportunity for further exploration and exploitation of the DAG/LDG duality for strong cut enumeration.

III. STRONG LINE CUTS

We now describe the relation between DAGs and their corresponding line dependency graphs (LDG). An LDG is an undirected graph derived from a DAG that encodes the transitive dependencies between DAG edges [14]. Each edge $e$ of the DAG has a corresponding node $v$ in the LDG. Two nodes of an LDG are connected if and only if their corresponding lines in the DAG are transitively dependent, i.e., there exists a path in the DAG from any source to any sink that contains both edges. Consequently, if an edge in DAG is transitively dependent on another edge, by definition the corresponding nodes in LDG will be neighbors. Since LDGs are by definition transitively oriented, they are also comparability graphs [13].

An independent set (IS) in a graph $G(V,E)$ is a set $S$ of vertices no two of which share an edge. A maximal independent set (MIS) is an independent set which is not a proper subset of any other independent set in the graph.

**Lemma 1:** (From [14]) A strong line cut of a DAG forms a maximal independent set (MIS) in its corresponding LDG.

**Fig. 4** illustrates the relation between DAGs and LDGs established by Lemma 1 on an example that we will use throughout this article for illustration. The direct consequence of this lemma is that enumerating all $k$-feasible strong line cuts in a DAG is equivalent to enumerating all maximal independent sets of size $\leq k$ in the LDG.

![](image)

**Fig. 4:** a) a DAG with strong cuts annotated. b) The corresponding maximal independent sets in LDG.

A. Relationship between unidirectional node cuts and strong line cuts

In this section, we show the equivalence between unidirectional node cuts and strong line cuts. We also establish the fact that if the cut space is restricted to unidirectional node cuts then the quality of technology mapping for minimizing delay remains same.

In the following we restrict the DAG to be a transitive fan-in cone of some gate in a circuit, since in TM only transitive
fan-in cones of gates/nodes are considered for enumerating cuts. \( v \) refers to the root node whose transitive fan-in cone is being considered.

**Lemma 2**: A strong line cut corresponds to a unidirectional set of edges crossing an \( S \rightarrow T \) partition.

**Proof**: For an arbitrary node \( u \in S \), there exists a path \( u \rightarrow v \). This is straightforward from the definition of DAG considered here which is the transitive fan-in cone of the node \( v \). Assume that the \( S \rightarrow T \) partition corresponding to a strong line cut \( C_v \) is bidirectional, i.e., there exists a directed edge \((p, q)\) such that \( p \in T \) and \( q \in S \). Then for some \( x \in S \) and \( y \in T \), \((x, y) \in C_v \), there must exist a path \( x \rightarrow y \rightarrow p \). Since edge \((p, q)\) exists, there must exist a path \( x \rightarrow y \rightarrow p \rightarrow q \). Since \( q \in S \), the root node \( v \) must be reachable from \( q \) through another edge in the cut \( C_v \), say \((r, s)\). Therefore we have a complete path that looks like \( x \rightarrow y \rightarrow p \rightarrow q \rightarrow r \rightarrow s \rightarrow v \). Note that edges \((x, y)\) and \((r, s)\) both belong to the cut. This is clearly a contradiction, since no two lines in the cut \( C_v \) should lie on same path. Also \((x, y) \neq (r, s)\) because that would lead to a directed cycle \( x \rightarrow y \rightarrow p \rightarrow q \rightarrow r \rightarrow s \rightarrow x \) in the directed acyclic graph under consideration.

Conversely, assume a unidirectional node cut in which all the edges are from \( S \) to \( T \), and suppose the corresponding line cut is not a strong line cut. Then there must exist at least two edges \( e_1 = (x, y) \) and \( e_2 = (u, w) \) in the cut that are on the same path to node \( v \) (the output). Assume \( e_1 \) precedes \( e_2 \) in the path. By definition of a \( S \rightarrow T \) partition, \( x \in S \), \( y \in T \), \( u \in S \) and \( w \in T \). However, since \( y \sim u \), we have an edge starting from \( T \) and ending in \( S \), which contradicts the assumption that it is a unidirectional node cut.

**Lemma 2** confirms that a strong line cut must be unidirectional and a unidirectional cut must be a strong line cut. Note that the cardinality of a strong line cut and the unidirectional node cut can be different. The reason we convert back from a strong line cut to a node cut (which is unidirectional) is that eventually a node cut is what is mapped onto a cell. A node cut form of a line cut would always require smaller library cell whether mapping is done using standard Boolean functions or threshold functions.

Next we show that restricting node cuts to unidirectional node cuts will not increase the critical path delay when that is the objective function being minimized by TM. Note that in TM, the delay of path is the sum of the delays of gates in the path. We show that the set of paths to the output node \( v \) in a bidirectional cut is the same as those in the corresponding unidirectional cut.

Figure 5(a) shows a classification of the edges in a bidirectional cut, \( T = X \cup Y \), where \( X \) is the set of logic cones (node and all nodes in its fanin cone) whose output has a directed edge to some node in \( S \), and \( Y \) is the set of nodes with no paths to \( S \). Note \( v \in Y \). TM would replace \( X \) in \( S \) and then replace \( T \) with some appropriate cell in the library. This is depicted in Figure 5(b). Four types of edges can be identified in the \( S \rightarrow T \) partition: (1) \( E_1 \) are edges from \( S \) to \( X \), (2) \( E_2 \) are edges from \( X \) to \( S \), (3) \( E_3 \) are edges from \( S \) to \( Y \), and (4) \( E_4 \) are edges from \( X \) to \( Y \).

Now a path from input node in \( S \) to the output node \( v \) in \( T \) can be one three types:

1. \( S \xrightarrow{E_1} X \xrightarrow{E_2} Y \xrightarrow{\varepsilon} v \).
2. \( S \xrightarrow{E_3} Y \xrightarrow{\varepsilon} v \).
3. \( S \xrightarrow{E_4} Y \xrightarrow{\varepsilon} v \).

Note that every one of the above paths (sequence of nodes) in the graph of Figure 5(a) also exists in the graph shown in Figure 5(b). Now consider the corresponding unidirectional cut shown in Figure 5(c). Every path that exists in Figure 5(a) also exists in Figure 5(c), and visa versa. This shows that there is no disadvantage to retaining only unidirectional cuts.

**IV. CUT ENUMERATION**

Enumerating MISs is a key step in many computational graph theory problems [1], [2], [11]. In TM, because there is a fixed library of functions, MIS enumeration needs to be restricted to sets of size \( \leq k \). Without any restrictions, the number of MISs in arbitrary graphs grows exponentially in the size of the graph [2]. However, in TM, the size \( k \) of the MIS is bounded above by some constant, and independent of \( n \), which is the size of the graph. Therefore the number of MISs of size \( \leq k \) is \( \leq n^k \). A brute force approach in which all subsets of size \( \leq k \) are examined and those that are not an MIS are discarded, is not practical for even realistic values of \( n \) and \( k \).

Existing algorithms exploit specific properties of small MISs to facilitate enumeration [11]. We now describe a method that can significantly speedup existing MIS enumeration algorithms by pruning away many MISs that will not be part of the final solution.

**A. MIS pruning**

The LDG of a DAG encodes MISs, many of which have sizes > \( k \). The basic idea in the pruning algorithm is to
Then the size of a cut is equivalent to number of edges. We note that an edge with a capacity of $\infty$ can never be part of a finite size cut. The size of the minimum MIS in an LDG containing a vertex $v$ or a pair of vertices $(u, v)$ is approximated by computing the min-cut in the DAG with unit edge capacities. The procedure (Alg. 2) assigns a capacity of $\infty$ to the dependent lines of the given line (e.g. corresponding to node $v$) and a capacity of 1 to all other lines. The capacities of edges attached to $s$ and $t$ are always $\infty$. This is because a min-cut must consist of circuit lines only. Finally it returns the size of the minimum $s$-$t$ cut of the network $(\lambda)$.

**Algorithm 2: Min-MIS procedure for single edge in DAG**

**Input:** A DAG $D(V_N, E_N)$, LDG $G = (V, E)$ and an integer $k$

**Output:** Approximate size of minimum MIS (strong cut) containing $v$

```plaintext
Input: A DAG $D(V_N, E_N)$, LDG $G = (V, E)$ and an integer $k$

**Output:** Graph $G' = (V', E')$ characterized above

```plaintext
dl = \Phi, el = \Phi;
for vertex $v$ in $G$ do
    \lambda = \text{Min-MIS}(D, G, v);
    if $\lambda > k$ then
        $dl = dl \cup v$;
    end
end
for disconnected pair $(u, v)$ in $G$ such that $u \notin dl$ and $v \notin dl$ do
    $\lambda = \text{Min-MIS}(D, G, u, v)$;
    if $\lambda > k$ then
        $el = el \cup (u, v)$;
    end
end

$E' = E \cup el$;
$V' = V - dl$;
return $G'((V', E'))$;
```

There is no known polynomial procedure to compute the size of the smallest MIS that contains a given vertex or a pair of vertices for comparability graphs [9]. Hence we approximate the size of the minimum MIS containing a vertex $v$ or a pair of vertices $(u, v)$ of a given LDG by exploiting the duality between MISs in LDGs and strong line cuts in DAGs. The minimum MIS in an LDG is the minimum strong cut in the DAG. We use this fact to approximate the minimum MIS size in an LDG by means of a flow computation in its corresponding DAG.

**Algorithm 1: Algorithm to prune MISs of an LDG**

It is well known that a minimum $s$-$t$ cut (min-cut) is equivalent to the maximum flow the sink $t$ receives from the source $s$ [3]. [12]. The size of a cut is a sum of capacities of edges involved in it. If unit edge capacities are assigned,
The starting point we found that while running it on a pruned graph exponentially as a function of its size [20]. However in $k$ than $k$ we simply discard, on the fly, the MISs whose size is greater

Note, that due to the pruning transformation being approximate, $G'$ may still contain some MISs of size $> k$. Since we are interested only in maximal independent sets of size $\leq k$, we simply discard, on the fly, the MISs whose size is greater than $k$.

Unfortunately, the number of MISs of a graph increases exponentially as a function of its size [20]. However in practice we found that while running it on a pruned graph $G'$, enumeration time is dominated by pruning time for sufficiently small $k$. Hence, even the simple recursive algorithm that we used is still efficient. More sophisticated approaches to enumerate MISs of size $\leq k$ [1], [11] could be used to improve runtime for with values of $k$. Their application on the transformed graph may further improve total runtimes as well as scalability of the solution.

C. Results

The procedures described in this article were implemented in C++ and run on a 2GHz PC with 2 GB of RAM. The results of these runs are summarized in Table [1]. We ran the simple cut enumeration algorithm after pruning the MISs, and enumerated all cuts in the ISCAS benchmark circuits. The starting point was an AND-INVERTER Graph (AIG) obtained from [19]. Note that MIS enumeration is not possible with any of the existing MIS enumeration schemes. In fact, even a graph with as few as a hundred nodes would not be practical.

The proposed pruning procedure makes it possible to exhaustively enumerate large numbers of strong line cuts in reasonable time. We also evaluated the combined effect of constraining the cone size and increasing the value of $k$. The results demonstrate that for sufficiently small $k$, line cut enumeration is dominated by our pruning transformation and as such is practically polynomial. For larger values of $k$ however the procedure could however benefit from a more efficient MIS enumeration procedures.

V. Conclusion

In this work, we presented a novel cut enumeration framework that exploits duality between enumerable entities in DAGs and LDGs. Apart from resource efficient computational procedure, it also introduces into the area of technology mapping, the concept of $k$-feasible strong line cuts (or unidirectional cuts) that are distinct from conventional node cuts. The advantages are two-fold. On one hand they are enumerable with low per-unit computational effort. On the other hand they potentially open up a new space available to be explored by the technology mapper without degrading the quality of the mapping. Line cuts provide choices not available to node cut based technology mappers. More importantly line cuts inherently mitigate some of the structural bias of node cuts and unlike node cuts they guarantee a mappable cut of a circuit.

References

[1] J. Byskov. Algorithms for k-colouring and finding maximal independent sets. In Proc. Symp. on Discrete Algorithms, pages 456–457. PA, USA, 2003.
[2] J. M. Byskov. Enumerating maximal independent sets with applications to graph colouring. Oper. Res. Lett., 32(6):547–556, Nov. 2004.
[3] M. L. Case, A. Mishchenko, and R. K. Brayton. Cut-based inductive invariant computation. In Proc. IWLS’08, pages 172–179, 4–6 Jun. 2008.
[4] S. Chatterjee, A. Mishchenko, and R. K. Brayton. Factor cuts. In Proc. ICCAD ’06, pages 143–150, 5–9 Nov. 2006.
[5] J. Cong and Y. Ding. FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. CAD, 13(1):1–12, Jan. 1994.
[6] J. Cong, G. Han, and Z. Zhang. Architecture and compiler optimizations for data bandwidth improvement in configurable processors. IEEE Trans. on VLSI Syst., 14(9):986–997, 2006.
### TABLE I: Running times for enumeration

| circuit | # inputs | # nodes | cuts after pruning | pruning time (s) | enum. time (s) | cuts after pruning | pruning time (s) | enum. time (s) | cuts after pruning | pruning time (s) | enum. time (s) |
|---------|----------|---------|--------------------|------------------|---------------|--------------------|------------------|---------------|--------------------|------------------|---------------|
| c432    | 36       | 356     | 4317               | 0.03             | 0.02          | 4253               | 0.38             | 0.02          | 382,697            | 2.22             | 1.60          |
| c1355   | 41       | 1133    | 228,950            | 49.04            | 3.22          | 129,994            | 15               | 2.5           | 26,194,458         | 29.25            | 286.06        |
| c1908   | 33       | 1793    | 9,519,182          | 48.12            | 9.43          | 2,099,375          | 18.49            | 5.02          | 1,311,442,759     | 36.46            | 6510.5        |
| c6288   | 32       | 4864    | 1,494,636          | 6085.06          | 190.86        | 737,587            | 480.83           | 63.96         | 26,194,458         | 29.25            | 286.06        |
| c7552   | 207      | 7233    | 5,949,016          | 182.96           | 17.43         | 2,521,039          | 55.48            | 10.75         | 3,113,268,991     | 193.39           | 7046.68       |

[7] J. Cong, C. Wu, and Y. Ding. Cut ranking and pruning: enabling a general and efficient FPGA mapping solution. In *Proc. FPGA’99*, pages 29–35, New York, 21–23, Feb. 1999. ACM.

[8] T. Cormen, C. Leiserson, R. Rivest, and C. Stein. *Introduction to algorithms*. MIT Press, Cambridge, MA, 2001.

[9] D. Corneil and Y. Perl. Clustering and domination in perfect graphs. *Discrete Applied Mathematics*, 9(1):27–39, 1984.

[10] N. Een, A. Mishchenko, and N. Sorensson. Applying logic synthesis for speeding up SAT. *Lect. N. Comp. Sci.*, 4501:272, 2007.

[11] D. Eppstein. Small maximal independent sets and faster exact graph coloring. *Lect. N. Comp. Sci.*, pages 462–470, 2001.

[12] L. Ford and D. Fulkerson. Flow in networks. *Princeton University Press*, Princeton, NJ, 1962.

[13] M. Golumbic. *Algorithmic graph theory and perfect graphs*. North-Holland, 2004.

[14] D. Kagaris and S. Tragoudas. Maximum weighted independent sets on transitive graphs and applications. *Integration, the VLSI Journal*, 27(1):77–86, 1999.

[15] N. Kalkarni, N. Nukala, and S. Vrudhula. Minimizing area and power of sequential cmos circuits using threshold decomposition. In *Proceedings of the International Conference on Computer-Aided Design, ICCAD ’12*, pages 605–612, New York, NY, USA, 2012. ACM.

[16] A. C. Ling, J. Zhu, and S. D. Brown. BddCut: Towards scalable symbolic cut enumeration. In *Proc. ASP-DAC’07*, pages 408–413, 23–26 Jan. 2007.

[17] A. Mishchenko, R. Brayton, J.-H. R. Jiang, and S. Jang. Scalable don’t-care-based logic optimization and resynthesis. In *Proc. FPGA ’09*, pages 151–160, NY, 21–23 Feb. 2009. ACM.

[18] A. Mishchenko, S. Chatterjee, R. Brayton, X. Wang, and T. Kam. Technology mapping with boolean matching, supergates and choices.

[19] A. Mishchenko, S. Cho, S. Chatterjee, and R. Brayton. Combinational and sequential mapping with priority cuts. In *Proc. ICCAD’07*, pages 354–361, 4–8 Nov. 2007.

[20] J. Moon and L. Moser. On cliques in graphs. *Israel Journal of Mathematics*, 3(1):23–28, 1965.

[21] P. Pan and C.-C. Lin. A new retiming-based technology mapping algorithm for LUT-based FPGAs. In *Proc. FPGA ’98*, pages 35–42, New York, 22–24 Feb. 1998. ACM.

[22] P. Pan and C. L. Liu. Optimal clock period FPGA technology mapping for sequential circuits. *ACM TODAES*, 3(3):437–462, 1998.

[23] J. Peddersen, S. Shee, A. Janapsatya, and S. Parameswaran. Rapid embedded hardware/software system generation. In *Int. Conf. on VLSI Design*, pages 111–116, 2005.

[24] S. Chatterjee. On Algorithms for Technology Mapping, PhD Thesis. 2007.

[25] T. Takata and Y. Matsunaga. An efficient cut enumeration for depth-optimum technology mapping for lut-based fpgas. In *Proceedings of the 19th ACM Great Lakes Symposium on VLSI*, GLSVLSI ’09, pages 351–356, New York, NY, USA, 2009. ACM.