Voltage Compensation for A 11 kV Distribution System using Multilevel Inverter

Swetha R  
M Tech Scholar  
Department of Electrical Engineering  
Federal Institute of Science and Technology, Kerala

Surumi Hassainar  
Assistant Professor  
Department of Electrical Engineering  
Federal Institute of Science and Technology, Kerala

Abstract-This paper presents a Distribution Static Compensator (DSTATCOM) with a sinusoidal pulse width modulated (SPWM) Cascaded H Bridge (CHB) multilevel inverter for shunt compensation of distribution system. The advantages of DSTATCOM are power factor improvement, voltage regulation and harmonic mitigation in distribution line and load balancing. CHB inverters are used widely because of their simplicity, modularity and reduced switching losses. Here a five level cascaded H bridge based DSTATCOM is considered for the voltage sag compensation of an 11 kV distribution system. The software used is MATLAB. The performance of multilevel inverter is investigated and Total Harmonic Distortion (THD) is noticed.

Keywords-DSTATCOM; CHB multilevel inverter; Power Quality; Level Shifted Pulse Width Modulation (LSPWM); Phase Shifted Pulse Width Modulation (PSPWM)

I. INTRODUCTION

In modern electrical power systems, electricity is produced at generating stations, transmitted through a high voltage network, and finally distributed to consumers. Due to the rapid increase in power demand, electric power systems have developed extensively, resulting in today’s power industry probably being the largest and most complex industry in the world. A power system should provide reliable and uninterrupted services to its customers, especially distribution systems. Distribution systems have numerous nonlinear loads, which significantly affect the quality of power. Any power problem manifested in voltage, current, or frequency deviation that results in failure or disoperation of customer equipment is a power quality (PQ) problem. There is a wide variety of power quality disturbances which affect the performance of customer equipment. Some of them are transients, voltage fluctuations, harmonics, voltage unbalance, noise, dc offsets etc. Voltage sag is defined as a short reduction in voltage magnitude for duration of time, and is the most important and commonly occurring power quality issue. Various methods have been applied to reduce or mitigate the PQ problems. The conventional methods are by using capacitor banks, introduction of new parallel feeders and by installing Uninterrupted Power Supplies (UPS). Techniques using fast controlled force commutated power electronics are even more effective. PQ compensators are used to mitigate the adverse impacts on the power quality. They are classified as shunt compensation devices and series compensation devices.

DSTATCOM is a shunt type compensating device connected in distribution system. By suitably adjusting the phase and magnitude of the DSTATCOM output voltage, effective control of active and reactive power exchanges between the DSTATCOM and the ac system is possible.

A multilevel inverter is to synthesis a sinusoidal voltage from several levels of voltages, typically obtained from capacitor voltage sources. There are different types of multilevel inverters: diode-clamp, flying capacitor, and cascaded H Bridge (CHB) [3-6]. Out of these CHB are commonly used because of their wide range of advantages such as simplicity, modularity, increased number of voltage levels, low switching losses, higher order harmonic elimination etc. In this paper for voltage sag compensation five level cascaded H Bridge topology is used. It is found that compensation can be effectively done by this topology with suitable control scheme.

II. SYSTEM CONFIGURATION

A DSTATCOM consist of two level Voltage Source Converter (VSC), a dc energy storage device, and a coupling transformer connected in shunt to the distribution network through a coupling transformer. Fig. 1 shows the schematic diagram of DSTATCOM.

DSTATCOM is connected to the power system at the point of common connection (PCC), using transformer leakage reactance which gives active and reactive power exchange between the power system and the DSTATCOM. In ideal case the output voltage of the VSC is in phase with source voltage.
The ac terminal of the VSC is connected to PCC. And the dc side of the converter is connected to a dc capacitor. If the output voltage of the VSC is equal to the ac terminal voltage, no reactive power is delivered to the system. If the output voltage is greater than the system voltage, the DSTATCOM is in the capacitive mode of operation. Similarly if the output voltage is less than the system voltage, the DSTATCOM is in the inductive mode of operation.

The complex power injection of the DSTATCOM can be expressed as,

\[ S_{sh} = V_{load} I_{sh} \]  
\( (1) \)

The value of \( I_{sh} \) can be controlled by adjusting the output voltage of the converter.

III. PROPOSED DSTATCOM TOPOLOGY

The number of output voltage levels of CHB is given by \( 2n+1 \) and voltage step of each level is given by \( \frac{V_{dc}}{2n} \), where \( n \) is the number of H bridges connected in series [2]. Table 1 shows the switching states of the five level inverter

| Switches Turn on | Voltage Level (\( V_{dc} \)) |
|------------------|-----------------------------|
| \( S_{11}, S_{12}, S_{24}, S_{22} \) | \( V_{dc} \) |
| \( S_{11}, S_{12}, S_{21}, S_{22} \) | \( 2V_{dc} \) |
| \( S_{11}, S_{13}, S_{22}, S_{23} \) | 0 |
| \( S_{13}, S_{14}, S_{21}, S_{23} \) | \( -V_{dc} \) |
| \( S_{13}, S_{14}, S_{23}, S_{24} \) | \( -2V_{dc} \) |

Table 1. Switching table for five level CHB inverter

Cascaded multilevel inverter based DSTATCOM is connected in the distribution network at the PCC through filter inductance. The gating signals for the inverter switches are provided using sinusoidal PWM technique, where a sinusoidal reference is compared with triangular carrier waveform. The reference is generated in according to the output of PI controller.

IV. CONTROL SCHEME

When an error occurs, the output is the sine wave, which is provided to the PWM signal generators. This sine wave in comparisons with the carrier wave generates the switching signals for the inverter. Inverter provides the necessary compensation and the error is driven to zero i.e. the load rms voltage is brought back to the reference voltage.
V. PWM TECHNIQUE FOR CHB INVERTER

The CHB inverter switching strategy is based on Level shifted carrier PWM (LSCPWM) technique [10]. This is a type of sinusoidal PWM method.

In level shifted carrier PWM (LSCPWM) a carrier level shift of 1/m for cascaded inverter is introduced across the cells to generate the stepped multilevel output waveform with lower distortion, where $m$ is the number of levels [9].

VI. SIMULATION AND EXPERIMENTAL RESULTS

The DSTATCOM model is established based on Matlab/Simulink. Simulation is carried out for without DSTATCOM and with five level CHB inverter based DSTATCOM. The system parameters are as following: source voltage of 11kV, 50 Hz AC supply, DC voltage source of 215 V, source resistance of 0.8929 ohm and inductance of 16.58 mH, load resistance of 50 ohm and inductance of 10 mH. Fig. 5 shows the Matlab/Simulink power circuit model of DSTATCOM.

For the voltage compensation five level H bridge inverter based DSTATCOM is used. For simulation purpose a three phase fault is created at 0.2 sec and clear at 0.4 sec with simulation run time 1 sec. The various simulation results of the voltage sag mitigation using five level H Bridge based DSTATCOM are shown below.

Fig. 6 shows the phase A voltage of five level output of level shifted carrier PWM inverter.
The use of five level cascaded H bridge inverter based DSTATCOM gives better results in terms of THD i.e. reduction in harmonics. The THD of the system is 2.63%

VII. CONCLUSION

A five level CHB inverter based DSTATCOM has been presented for shunt compensation of an 11 kV distribution system. This type of arrangements has been widely used for PQ applications. A CHB inverter has the advantages of low harmonic distortion, reduced number of switches, suppression of switching losses etc. Simulink based model is developed for the proposed topology and results are obtained. It is observed that the DSTATCOM is capable of supplying the reactive power demanded by the load during any operating conditions. It is found to be more effective than the conventional inverter with lower harmonics.

REFERENCES

(1) J. Ganesh Prasad Reddy and K. Ramesh Reddy, “Design and simulation of cascaded H-Bridge multilevel inverter based DSTATCOM for compensation of reactive power and harmonics,” 1st Int’l Conf. on Recent Advances in Information Technology [RAIT-2012].
(2) K.A Corzine, and Y.L. Familant, "A New Cascaded Multi-level Bridge Drive,' IEEE Trans. Power. Electron. • vol. 17. no. 1 pp. 125-133 I Jan 2002.
(3) J.S.Lai. and F.Z.Peng "Multilevel converters – A new bread of converters, "IEEE Trans. Ind. Appli. • vol.32. no.3. pp.S09-S17. May/ Jun. 1996.
(4) T.A.Maysnard. M.Fadel and N.Aouda. "Modelling of multilevel converter," IEEE Trans. Ind. Electron. • vol.44. pp.356-364. Jun. 1997.
(5) P.Bhagwat. and V.R.Stefanovic. "Generalized structure of a multilevel PWM Inverter," IEEE Trans. Ind. AppIn, Vo1.IA-19. no.6, pp.1067-1069. Nov./Dec. 1983.
(6) J.Rodriguez. Jih-sheng Lai, and F Zheng peng, "Multilevel Inverters; A Survey of Topologies, Controls, and Applications," IEEE Trans. Ind. Electron., vol.49 , no.4. , pp.724-738. Aug.2002.
(7) Roozbeh Naderi, and Abdolreza rahmati, "Phase-shifted carrier PWM technique for general cascaded inverters," IEEE Trans. Power.Electron., vol.19. no.3, pp. 1257-1269. May/2008.
(8) Bhim Singh, Kamal AlHaddad & Ambrish Chandra, 1999, A Review of Active Filter for Power Quality Improvements, IEEE Trans on Industrial Electronics, 46(S), pp.960970
(9) Mauricio Angulo, Pablo Lezana, Samir Kouro, Jos’e Rod’r’iguez and Bin Wu, "Level-shifted PWM for Cascaded Multilevel Inverters with Even Power Distribution“ IEEE Power Electronics specialist conference, 17-21 June 2007, pp.2373-2378.
(10) B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 858- 867, August 2002.