Evolutionary multiobjective optimization for adaptive dataflow-based digital predistortion architectures

Citation
Li, L., Ghazi, A., Boutellier, J., Anttila, L., Valkama, M., & Bhattacharyya, S. S. (2017). Evolutionary multiobjective optimization for adaptive dataflow-based digital predistortion architectures. EAI Endorsed Transactions on Cognitive Communications, 17(10), [e3]. https://doi.org/10.4108/eai.23-2-2017.152187

Year
2017

Version
Publisher's PDF (version of record)

Link to publication
TUTCRIS Portal (http://www.tut.fi/tutcris)

Published in
EAI Endorsed Transactions on Cognitive Communications

DOI
10.4108/eai.23-2-2017.152187

Copyright
Copyright © 2017 M. Höyhtyä et al., licensed to EAI. This is an open access article distributed under the terms of the Creative Commons Attribution licence (http://creativecommons.org/licenses/by/3.0/), which permits unlimited use, distribution and reproduction in any medium so long as the original work is properly cited. doi:10.4108/eai.23-2-2017.152187

License
CC BY

Take down policy
If you believe that this document breaches copyright, please contact cris.tau@tuni.fi, and we will remove access to the work immediately and investigate your claim.
Evolutionary Multiobjective Optimization for Adaptive Dataflow-based Digital Predistortion Architectures

Lin Li1,*, Amanullah Ghazi2, Jani Boutellier2, Lauri Anttila3, Mikko Valkama3, Shuvra S. Bhattacharyya1,3

1University of Maryland, College Park, ECE Department, College Park, MD 20742, USA
2University of Oulu, Dept. Computer Science and Engineering, Finland
3Tampere University of Technology, Dept. Electronics and Communications Engineering, Finland

Abstract

In wireless communication systems, high-power transmitters suffer from nonlinearities due to power amplifier (PA) characteristics, I/Q imbalance, and local oscillator (LO) leakage. Digital Predistortion (DPD) is an effective technique to counteract these impairments. To help maximize agility in cognitive radio systems, it is important to investigate dynamically reconfigurable DPD systems that are adaptive to changes in the employed modulation schemes and operational constraints. To help maximize effectiveness, such reconfiguration should be performed based on multidimensional operational criteria. With this motivation, we develop in this paper a novel evolutionary algorithm framework for multiobjective optimization of DPD systems. We demonstrate our framework by applying it to develop an adaptive DPD architecture, called the adaptive, dataflow-based DPD architecture (ADDA), where Pareto-optimized DPD parameters are derived subject to multidimensional constraints to support efficient predistortion across time-varying operational requirements and modulation schemes. Through extensive simulation results, we demonstrate the effectiveness of our proposed multiobjective optimization framework in deriving efficient DPD configurations for runtime adaptation.

Keywords: Digital predistortion, multiobjective optimization, evolutionary algorithms

Received on 31 May 2016, accepted on 20 August 2016, published on 23 February 2017

Copyright © 2017 M. Höyhtyä et al., licensed to EAI. This is an open access article distributed under the terms of the Creative Commons Attribution licence (http://creativecommons.org/licenses/by/3.0/), which permits unlimited use, distribution and reproduction in any medium so long as the original work is properly cited. doi:10.4108/eai.23-2-2017.152187

1. Introduction

In wireless communication systems, I/Q mismatch, power amplifier (PA) nonlinearities, and signal leakage in the local oscillator (LO) are implementation-related problems that must be addressed before the direct-conversion principal can be deployed. In the frequency domain of the transmitted signal, the effects of these impairments are translated as power leakage into adjacent channels. Digital predistortion (DPD) is a widely investigated technique (e.g., see [1–5]) to counteract such impairments by applying carefully-calculated distortion to the signal prior to transmission.

A major challenge in deploying DPD architectures for cognitive radio systems is the dynamic optimization of key DPD parameters subject to time-varying and multidimensional constraints on system performance. A general approach to such optimization is to perform efficient search at design time (i.e., off-line) across alternative DPD configurations, and to then select from the search results a set of configurations that are Pareto-optimal, and that effectively cover the targeted range of operational scenarios and their trade-offs. These selected, “Pareto-optimized” configurations can then be stored in memory, and switched across during system operation based on time-varying changes in communication system requirements. Here, “Pareto-optimized” configurations refer to configurations that are Pareto-optimal with respect to the applied search process, while “Pareto-optimal” configurations refer to configurations that are globally optimal in a Pareto sense.

In this paper, we develop a novel framework for systematic derivation of Pareto-optimized DPD system configurations that can be applied to adaptive DPD implementations. Our framework builds on the methodology of multiobjective evolutionary algorithms (e.g., see [6]), and incorporates adaptations of this methodology to efficiently handle distinguishing characteristics of DPD system optimization. We refer to our framework for DPD system optimization as the framework for Evolutionary Adaptive DPD Implementation (EADI) or (“EADI Framework”).

We demonstrate the EADI Framework in this paper by applying it to develop an adaptive DPD architecture, called the adaptive, dataflow-based DPD architecture (ADDA),
where Pareto-optimized DPD parameters are derived subject to multidimensional constraints to support efficient predistortion across time-varying operational requirements and modulation schemes. While the ADDA architecture is used to concretely demonstrate the capabilities of the EADI Framework, the EADI Framework is not specific to any particular DPD architecture, and can readily be adapted to work across a variety of parameterized DPD architectures. Exploring such adaptations is a useful direction for future work that emerges from the developments of this paper.

The design evaluation metrics (optimization objectives) targeted in our development of the EADI Framework and ADDA architecture in this paper are system energy consumption, adjacent channel power ratio (ACPR), and system accuracy. We abbreviate this set of metrics as EAA.

The ADDA is a parameterized architecture that can be configured dynamically to achieve a range of EAA trade-offs. The DPD design space that we consider consists of three design parameters: the polynomial order, bit-width, and filter order. This design space is modeled in the EADI Framework, and optimization results from the framework are used to extract a subset of generated Pareto-optimized configurations (settings of the DPD parameter values). This subset of configurations provides the set of DPD system modes that will be implemented in the ADDA architecture. The set of DPD modes provided in the ADDA configuration set is made available during operation such that predistortion trade-offs can be reconfigured among the different options in the configuration set based on dynamically changing operational requirements.

To demonstrate and experiment with the ADDA, we apply the lightweight dataflow environment (LIDE), which is a design tool for dataflow-based design and implementation of signal processing systems [7]. Dataflow graphs provide a useful form of model-based design in many areas of signal processing, and wireless communications (e.g., see [8]). We map the signal flow structure of the ADDA into actors (dataflow-based signal processing components) in LIDE, and implement the internal functionality of these actors using the Verilog hardware description language (HDL).

We demonstrate the effectiveness of the EADI Framework through extensive simulations, and validate the capabilities of the ADDA through hardware synthesis.

2. Related Work

Unlike earlier DPD architectures (e.g., see [2, 9]), the DPD algorithm proposed in [10] is one of the first DPD techniques that jointly compensates for PA nonlinearities and I/Q modulator impairments. Conventional digital predistorters are constructed using serial configurations. For example, the work in [2] is focused on modeling and compensation of frequency-dependent gain/phase imbalance and DC offset. For more details on this serial digital predistorter structure, we refer the reader to [2]. Instead of using a serial structure, the DPD architecture in [10] employs an extended parallel Hammerstein structure, which decomposes DPD operation into direct and conjugate predistortion subsystems. Such a decomposed structure provides additional degrees of freedom in system design. In this paper, we exploit the decomposed, parallel structure of the DPD method introduced in [10], and we present new methods to search the design space, and derive Pareto-optimized realizations for this form of DPD architecture.

In architectures for cognitive radios, adaptive DPD systems that operate under Pareto-optimized configurations are highly desirable due to the multidimensional space of relevant implementation metrics. However, prior work on system-level DPD optimization has emphasized single-objective optimization of ACPR [1, 5]. These works employ a form of search technique called genetic algorithms, which are closely related to evolutionary algorithms, to optimize DPD ACPR performance. However, the resulting solutions may not be efficient in terms of energy consumption or accuracy. Furthermore, the underlying design methodology does not produce multiple alternative configurations that may be employed for dynamic reconfiguration based on time-varying changes in operational requirements. The methods that we develop in this paper address these limitations, respectively, through development of the (1) EADI Framework for multidimensional, Pareto-optimized DPD configuration, and (2) ADDA for reconfigurable DPD architecture implementation based on configurations that are derived by the EADI Framework.

The DPD design optimization problem addressed in our work can be viewed as a multiobjective optimization problem, where the multiple objectives are generally conflicting, preventing simultaneous optimization of all objectives. One approach to such a problem is to transform all of the objective functions into a single composite function — a common method for such an approach is to use a weighted sum of the objective functions. In this case, small changes to the weights may lead to large differences in the solution set, and proper selection of the weights can be a major problem. Also, the optimization method generally returns a solution set that is preferred by the applied weights, and thus has less diversity [11]. Another general approach is to attempt to compute a representative subset of the entire Pareto set of design points. The EADI framework developed in this paper adopts this second approach, and therefore, does not suffer from the aforementioned limitations of the weighted sum approach.

A preliminary version of this paper has been presented in [12]. This paper goes beyond the previous optimization framework presented in [12] by employing fidelity-based validation of our employed power estimation approach, and applying an improved system accuracy measurement for DPD design space exploration. More specifically, in Section 4, computation of estimation fidelity is integrated to verify the accuracy of the proposed power estimator, and the EVM measurement is modified to better represent the accuracy of the system. In Section 6, the simulation results are updated.
based on this new EVM measurement approach. Additionally, we have extended the presentation of our optimization framework with details about the DPD algorithm employed, and the multiobjective optimization model.

3. Adaptive Dataflow-based DPD Architecture

The ADDA architecture developed in this paper is based on the algorithm presented in [10]. This DPD algorithm operates in two stages. In the coefficient estimation stage, the DPD filtering coefficients are estimated. The estimated coefficients are then employed in the DPD filtering stage for actual predistortion of the input signal. Since the first stage is intended for off-line computation, the ADDA architecture and EADI optimization process are focused only on the second (filtering) stage.

The structure of the predistortion filtering system is shown in Fig. 1. The DPD system is split into two branches, namely direct and conjugate predistortions. The output of the predistortion filter can be expressed as

$$z_n = \sum_{p \in I_p} f_{p,n} \star \psi_p(x_n) + \sum_{q \in I_q} \tilde{f}_{q,n} \star \psi_q(x_n^*) + c', \quad (1)$$

where $\star$ denotes convolution; $x_n$ and $x_n^*$ are the direct and conjugate input samples, respectively; $I_p$ and $I_q$ are the employed sets of direct and conjugate term orders, respectively; $\psi_p$ and $\psi_q$ are polynomial basis functions for the direct and conjugate branches, respectively; $f_{p,n}$ and $\tilde{f}_{q,n}$ are the FIR filter coefficients for the direct and conjugate polynomials, respectively; and $c'$ is the LO leakage compensation component. The maximum polynomial order used can be different for the direct and conjugate branches of the predistorter [10].

Given $r \in \{p, q\}$, the polynomial basis function $\psi_r$ can be expressed as

$$\psi_r(x_n) = \sum_{k \in I_r} u_{k,r} |x_n|^{k-1} x_n, \quad r \in I_R, \quad (2)$$

where $I_R$ denotes the set of term orders employed in the given DPD configuration ($I_R = I_p$ if $r = p$, and $I_R = I_q$ if $r = q$); $I_r$ denotes the subset of $I_R$ that contains only of term orders up to $r$ in $I_R$; and $\{u_{k,r}\}$ denotes the polynomial weights. Here, given a polynomial $\rho = a_0 + a_1 x + \ldots + a_n x^n$, we define each monomial $a_i x^i$ to be a term of $\rho$, and we define $i$ to be the associated term order. According to [10], only odd-order polynomials are used to avoid the computation of the square-root within $|x_n|^{k-1}$, which is a computation-saving option that has been applied in the proposed implementation.

Fig. 2 illustrates the dataflow model of the DPD filtering subsystem that is employed in the ADDA. Here, the mode selection actor dynamically selects the DPD operational mode based on the current application scenario (i.e., based on the current modulation and requirements on EAA) and finds the corresponding parameter settings for that mode in its local memory, and distributes these DPD parameter values to the polynomial computation actor and all of the filter actors. Following [10], we decompose the signal processing for the applied DPD algorithm into separate direct and conjugate parts.

With the parameters obtained from the mode selection actor, the polynomial computation actor computes the polynomial basis function defined in Equ. 2 for both the direct and conjugate branches. The computed polynomials are then sent to their corresponding branches and filtered by the filter actors in those branches. These filter actors are implemented with integrated use of LIDE and Verilog, as described in Section 1. As shown in Fig. 2, according to Equ. 1, the filtered samples (one output sample from each filter) are summed to produce a single sample as the final predistorted output.

Based on the analysis in [3], where a similar dataflow model is constructed for the DPD algorithm in [10], most of the computation and energy consumption is concentrated in the filter actors. Thus, in this paper, we map only the filter actors to hardware, and focus our design optimization processes on the filter actors.

4. Optimization Metrics and Design Space

4.1. Optimization Metrics

In this subsection, we elaborate on the three objectives in our targeted design optimization problem. As defined in Section 1, we refer to these metrics collectively as EAA.

Energy Measurement. As explained in Section 3, we focus our energy measurement on the energy consumed by
the filtering subsystem, and the figure of merit that we employ is the filtering energy expended to producing a single output sample, which is denoted by the energy per sample (eps). To calculate eps, we use the total power consumption of all FIR filters used in the predistortion subsystem, which we denote as $P_{TIR}$. The eps metric is then defined as $eps = P_{TIR} \times C/F$, where $C$ represents the average number of clock cycles required by the filter actors to process a single new input sample, and $F$ represents the clock frequency. In our design, both $F$ and $C$ are fixed for each configuration. Thus, eps is proportional to $P_{TIR}$, and we can therefore use $P_{TIR}$ as an optimization objective for our evolutionary algorithm process.

We implement the DPD filtering subsystem using the Altera EP2C35F672C6 FPGA from the Cyclone II family. To facilitate efficient design space exploration within the EADI optimization process, we model the power consumption as a function of the design vector $[P \ Q \ BW^T \ FO^T]^T$. The definitions of the quantities $P$, $Q$, $BW$, and $FO$ are given in Section 5.

Our approach to system-level DPD power estimation starts by first measuring the total power consumption of a single branch under all valid filter order and bit-width values using Altera PowerPlay Analyzer. The power consumption for a specific DPD configuration is then estimated as

$$Power_{est} = \sum_{p \in I_p} Power_p(bw_p,fo_p) + \sum_{q \in I_q} Power_q(bw_q,fo_q),$$

(3)

where $I_p$ and $I_q$ are the set of direct branches and conjugate branches, respectively; $bw_x$ and $fo_x$ are the bit-width and filter order for branch $x$, respectively, and $Power_x(bw_x,fo_x)$, the power consumed by branch $x$ with bit-width $bw_x$ and filter order $fo_x$, is obtained from the aforementioned power measurement process.

During MOO, we are interested in the power comparison result of two configurations instead of their actual power consumption levels. This is because, as we explore different pairs of design points during the search process, we are interested in determining which configuration in any given pair is “better” than the other. Thus, we can validate the utility of the above power estimator in our estimation context using the estimation fidelity, which is defined by (e.g., see [13]):

$$Fidelity = \frac{2}{M(M-1)} \left( \sum_{i=1}^{M-1} \sum_{j=i+1}^{M} f_{ij} \right),$$

(4)

where $M$ is the number of configurations that we generate to calculate the fidelity. Here, $f_{ij} = 1$ if $\text{sign}(S_i - S_j) = \text{sign}(F_i - F_j)$, and $f_{ij} = 0$ otherwise. The terms $S_i$ and $S_j$ denote the simulated average power consumption levels of configurations $i$ and $j$, respectively; $F_i$ and $F_j$ are the corresponding estimates from the power estimation function $F$; and $\text{sign}(x)$ equals $-1$ if $x < 0$, $0$ if $x = 0$, and $1$ if $x > 0$.

We generate 100 uniformly distributed system configurations to calculate the fidelity of the power estimators used in our work for three LTE modulation schemes — QPSK, 16-QAM, and 64-QAM. The respective fidelity values resulting from these experiments are 0.79, 0.78, and 0.81. The proposed power estimation method and corresponding fidelity calculation method are not restricted to FPGA implementations, and can be adapted readily to implementations on other types of platforms.

**ACPR Measurement.** ACPR is a metric that is commonly used to assess the extent of out-of-band energy leakage [4]. ACPR is defined as the ratio of the mean power centered on the adjacent channel to the mean power centered on the desired channel, as shown in (5).

$$ACPR = 10 \log_{10} \frac{\int_{\omega_A} S(\omega)d\omega}{\int_{\omega_D} S(\omega)d\omega}.$$  

(5)

Here, $S(\omega)$ denotes the power spectral density of the postdistorter input signal $s_n$, and $\omega_A$ and $\omega_D$ denote the frequency bands of the adjacent channel and desired channel, respectively.

**Accuracy Measurement.** We measure the accuracy of candidate DPD designs by the error vector magnitude (EVM) and symbol error rate (SER). The former is considered as an optimization objective and the latter as a constraint on the derived configurations. The EVM measures the distortion of original symbols under the influence of non-linearities introduced by the PA and DPD. This distortion is calculated as

$$EVM(Pf) = \left( \frac{\sum_{k=1}^{K} |X_0(k) - \hat{X}_Pf(k)|^2}{\sum_{k=1}^{K} |X_0(k)|^2} \right)^\frac{1}{2},$$

(6)

where $Pf$ represents a certain profile (finite sequence) $X_0(1), X_0(2), \ldots, X_0(K)$ of symbols to be transmitted, and $\hat{X}_Pf(k)$ is the $k$th actual transmitted symbol under $Pf$.

SER is measured as the average rate of erroneous symbol transmissions. This rate is determined as

$$SER(Pf) = \frac{1}{K} \sum_{k=1}^{K} I(X_0(k) - \hat{X}_Pf(k)),$$

(7)

where $I(x)$ (the indicator function) has value 1 if $x \neq 0$ and 0 otherwise. We require that all of the configurations extracted for mapping into the ADDA must have zero SER.

### 4.2. Design Space

In this section, we elaborate on the selected DPD parameters that define the predistorter design space associated with the ADDA.
**Polynomial Orders.** As mentioned in Section 3, the DPD algorithm proposed in [10] splits its signal processing into a direct part and a conjugate part, which enables use of different polynomial orders for direct and conjugate signal terms. For example, a DPD system can be realized with fifth-order for the direct signal and only third-order for the conjugate signal. We denote the polynomial order for the direct signal and conjugate signal by \( P \) and \( Q \), respectively. Following [10], only odd values for \( P \) and \( Q \) are considered. Thus, the number of branches (or filter actors) that is employed in a specific DPD configuration is given by \( N_{\text{branch}} = (P + 1)/2 + (Q + 1)/2 \). In our experiments, we set the domain \( D \) of valid values for both \( P \) and \( Q \) as \( D = \{1, 3, 5, 7, 9\} \). Thus, there are in total \( 25 \times Q \) combinations in our targeted design space.

**Bit-widths.** Intuitively, smaller bit-widths for data storage and computation lead to less energy consumption. However, signal processing accuracy may be traded off as a consequence. To incorporate this trade-off between energy efficiency and accuracy, we incorporate bit-width as a parameter of ADDA, and as a design space component of EADI. Considering requirements on system accuracy and constraints on hardware resources, we set the range of allowable bit-widths in our experiments as \( \{5, 6, \ldots, 15\} \). Additionally, we allow different branches to be configured with different bit-widths in the same design. This leads to great flexibility in design optimization, and correspondingly large design space — if there are \( m \) branches used in a specific design, then the total number of valid bit-width combinations is \( 11^m \).

**Filter Orders.** Similar to the bit-width design, the filter used in each branch may also have different number of coefficients. We denote this parameter as filter order. The filter order parameters would also significantly affect the trade-offs among EAs. The range of filter order in this work is set to be \( \{1, 2, 3, 4, 5\} \).

According to the above description, our design space is too huge for exhaustive search. As a numerical example, given the aforementioned ranges for the system parameters, the design space would contain more than \( 55^{10} \) configurations.

**5. Multiobjective Optimization Using Evolutionary Algorithm**

As motivated in Section 4, the DPD design space addressed in this work is a complex multidimensional space that is too large to be evaluated using exhaustive search techniques. Therefore, we apply a heuristic search strategy called evolutionary algorithms (EAs), including a particular form of EA, called strength Pareto EA (SPEA), that is suited for multiobjective optimization [6]. We select the SPEA approach due to its efficiency and scalability in addressing complex optimization problems, and its customizability to different kinds of design spaces and optimization criteria. This latter feature makes the EADI Framework readily adaptable across different kinds of DPD architectures and communication system constraints.

**5.1. Problem Encoding**

The parameters involved in the DPD design optimization problem are polynomial orders, bit-widths, and filter orders. Each configuration can be represented throughout the EA process by a vector, specified as \([P \ Q \ BW^T \ FO^T]^T\). Here, \( P \) and \( Q \) are the direct and conjugate polynomial order, respectively. As described in Section 4, the maximum number of branches considered in the design space is 10 (at most 5 branches for both the direct signals and the conjugate signals). Thus, \( BW \) is a vector with 10 dimensions representing bit-width settings for up to 10 branches, where each dimension represents the bit-width associated with the corresponding branch. For the branches that are not used, the corresponding vector elements are set to zero. Similar conventions are applied to generate the 10-dimensional vector \( FO \) of filter order settings.

As discussed in Section 1, the objective space of the EADI Framework encompasses average power consumption, ACPR and EVM. Thus, the objective vector can be formulated as \([P_{\text{HR}} \ ACPR \ EVM]\) with units (mW, dBc, %). Here, \( P_{\text{HR}} \) is the power consumption, as estimated by the method discussed in in Section 4, and ACPR and EVM are calculated according to (5) and (6), respectively.

**5.2. Optimization Process**

The EADI optimization process is executed separately for each modulation type that is to be supported in the targeted ADDA platform. The resulting Pareto-optimized configurations for the different modulation types are then collected and stored in the ADDA memory. This enables the ADDA to dynamically to select among different modulation types, and among different operational trade-offs for each modulation type.

As mentioned previously, the work flow of the EADI optimization process is based on the SPEA methodology for multidimensional search. For details on SPEA, we refer the reader to [6].

The SPEA-based optimization workflow used in our work is illustrated in Fig. 3. According to SPEA, the population set (set of candidate solutions or individuals) \( \rho \) contains the individuals generated during each SPEA iteration, and the external set \( \bar{\rho} \) maintains selected non-dominated individuals among all individuals generated so far up through the current iteration. Here, we say that an individual \( x \) dominates another individual \( y \) if \( x \) is superior to \( y \) in terms of at least one design evaluation metric, and \( x \) is not inferior to \( y \) in terms of any metric. A non-dominated individual is one that is not dominated by any individual.

We initialize \( \rho \) with a well-distributed population across the design space. For each possible \( P - Q \) combination, we generate two design vectors by selecting the corresponding
The fitness of an individual, \( S(i) \), is a measure of the quality of an individual; smaller fitness values imply higher quality solutions. The fitness of an individual \( i \in \bar{\rho} \) is calculated as the ratio of (a) the number of individuals in \( \rho \) that are dominated by \( i \) to \((N+1)\) (b) \( (N+1) \) the fitness of \( i \) is equal to \( S(i) \). The fitness of an individual \( i \in \rho \) is calculated by summing the strengths of all individuals \( j \in \bar{\rho} \) that dominate \( i \), and then adding one to this sum. We add one to the sum here in order to guarantee that members in \( \bar{\rho} \) have better fitness than members in \( \rho \) (since fitness is to be minimized).

5.4. Recombination Operator

Recombination is a process of selecting parent solutions and producing child solutions from them that integrate properties of the corresponding parent solutions. The inputs of the recombination operation are the configuration vectors of the two selected parents \( Y_1 \) and \( Y_2 \), and the outputs are either (a) the same two parents \( Y_1 \) and \( Y_2 \) (with probability \( (1 - p_r) \)) or (b) the configuration vectors of two generated children (with probability \( p_r \)), denoted by \( C_1 \) and \( C_2 \).

In the latter case (when children are generated), the process of generating each child individual \( C_k \), \( k = 1, 2 \) from the two parents is summarized as follows: (i) assign \( P \), \( Q \) values (polynomial orders) from \( Y_1 \) or \( Y_2 \) to \( C_k \) with equal probability subject to the requirement that the generated pair of \( P \) and \( Q \) values for \( C_1 \) and \( C_2 \) cannot be identical to each other; (ii) set the bit-width and filter order values of each child \( C_k \) to the corresponding values of an average vector \( Y_{\text{avg}}: Y_{\text{avg}} = \gamma(Y_1, Y_2), \) where \( \gamma(Y_1, Y_2) \) first computes the average \((Y_1 + Y_2)/2\), and for each component in this average vector that is not integer-valued, the operator replaces the component by its floor or ceiling with equal probability; and (iii) set the bit-widths and filter orders of the unused branches in the children to be zero.

5.5. Mutation Operator

In EAs, mutation operators are employed to help promote diversity from one generation of a population to the next by randomly modifying selected solution components (“genes”) within individuals. In the EADI Framework for ADDA implementation, the genes for potential mutation are taken to be the vector-valued settings of \( \text{BW} \) and \( \text{FO} \). The specific gene (\( \text{BW} \) or \( \text{FO} \)) to which modification is to be applied is selected randomly with equal probability, and then a single component of the selected vector that is to be modified is
selected randomly (with equal probability among all vector components). The mutation operator replaces the value of the selected vector component with a uniform random value drawn between the given upper and lower bounds for that component.

6. Experimental Setup and Simulation Results

To validate the EADI Framework and ADDA platform, and to demonstrate their capabilities, we experiment with three LTE modulation schemes — QPSK, 16–QAM, and 64–QAM. The multiobjective optimization process is performed separately for each of the three modulation schemes, and then the resulting Pareto-optimized solution sets are integrated into the ADDA as discussed in Section 5. For all three modulation schemes, we employ the following SPEA parameter settings: (i) \( T = 100 \) (number of generations); (ii) \( N = 50 \) (population size); (iii) \( \bar{N}_{\text{max}} = 20 \) (maximum size of external set); (iv) \( p_r = 0.8 \) (recombination rate); (v) \( p_m = 0.2 \) (mutation rate). These values for generic SPEA settings are values that are commonly used in the literature (e.g., see [6, 14]).

The constraint on ACPR used in the EADI Framework for all three modulations is \(-45.0 \text{ dBc}\). The constraints on EVM are 17.5%, 12.5%, and 8% for QPSK, 16–QAM, and 64–QAM, respectively. The constraint on SER is that it should be zero.

To help validate the effectiveness of the EADI Framework in deriving high quality DPD configurations, we apply a partial search (PS) method to solve the same multiobjective optimization problem. PS involves performing a complete search on a reduced design space. PS is also a widely-applied method for obtaining Pareto fronts in multiobjective optimization problems (e.g., see [15]).

In our PS approach, we reduce the search space by equalizing the bit-widths and filter orders of all the filters used in all branches and apply the same valid parameter value ranges as used in the SPEA process. Thus, the reduced design space contains \( 5 \times 5 \times 11 \times 5 = 1375 \) configurations. We evaluate these 1375 configurations exhaustively with the \( P_{\text{FIR}} \). ACPR, SER and EVM computations, as described in Section 4. We then remove the undesirable solutions based on the same SER, ACPR and EVM constraints as applied in the SPEA. Finally, we collect all of the non-dominated configurations from the resulting design space as the Pareto front obtained by the PS.

In the PS process, we estimate \( P_{\text{FIR}} \) using relevant FPGA design tools (Altera PowerPlay Analyzer), while in the EADI process, we estimate \( P_{\text{FIR}} \) using the power estimator introduced in Section 4. The estimator of Section 4 enables faster power estimation (at some expense in accuracy), which is important because very large numbers of candidate solutions are evaluated during the EADI process. For the Pareto-optimized configurations achieved by EADI, we also estimate \( P_{\text{FIR}} \) using FPGA tools to obtain more accurate power estimation results for the derived Pareto front. In the results that we report in the remainder of this section, the comparison between the quality of the two solution sets (PS and EADI) is based on the same (more accurate) power estimation method — i.e., using FPGA tools.

Figure 4. Pareto-optimized solutions obtained from the EADI Framework and PS for (a) QPSK, (b) 16–QAM, (c) 64–QAM.

The Pareto fronts derived by the EADI Framework and PS for the three selected modulations are shown in Fig. 4(a) to 4(c). We use coverage of two sets (\( \text{Cov} \)) measurements [6] to evaluate the quality of the solution sets produced by the EADI Framework and PS, which we denote by \( S_{\text{EF}} \) and \( S_{\text{PS}} \), respectively. Given a multiobjective design space, and two sets \( \alpha \) and \( \beta \) of candidate solutions in this space, \( \text{Cov}(\alpha, \beta) = \frac{\text{dom}(\alpha, \beta)}{\text{size}(\beta)} \), where \( \text{dom}(\alpha, \beta) \) is the number of solutions in \( \beta \) that are dominated by at least one solution in \( \alpha \). Coverage results for each of the three modulation schemes are shown in Fig. 4(a) to 4(c) along with plots of \( S_{\text{EF}} \) and \( S_{\text{PS}} \). Here, we see that \( \text{Cov}(\text{PS}, \text{FS}) \) is
uniformly zero over all three modulations, while the values for $\text{Cov}(S_E, S_P)$ indicate that significant proportions of the PS solutions are dominated by results from the EADI Framework.

We also measured that the PS method requires approximately 91 hours to evaluate the three optimization metrics for the 1375 given configurations, and extract the Pareto front, while the evaluation and Pareto front extraction by the EADI Framework takes only about 1 hour. We conclude from these results involving $\text{Cov}$ and optimization time that the EADI Framework significantly outperforms the PS method in terms of both the quality of the obtained Pareto fronts and run-time efficiency.

To concretely demonstrate DPD performance trade-offs realized in the proposed ADDA architecture, we first classify the individuals in the Pareto front obtained by EADI into three groups according to their power consumption levels. Then we select one representative individual in each group and store it in ADDA as a DPD working mode. The selected design vectors and their corresponding $P_{\text{TR}}/\text{ACPR-EVM}$ measurements under three modulations in LTE are listed in Table 1. From this table, we see that for the Pareto-optimized parameter settings obtained by EADI, $P$ is always greater than or equal to $Q$, which validates the argument in [10] that the higher orders of the conjugate predistorters are weak, and a smaller $Q$ value is therefore preferred. Also, in general, the branches corresponding to the lower polynomial orders are configured with higher bit-widths and filter orders compared to the branches corresponding to higher polynomial orders. This results from the the higher order signals being relatively weak for both direct and conjugate parts. Fig. 5 and Fig. 6 show the power spectral density (PSD) and constellation of the PA output without DPD, with DPD under one configuration obtained by SPEA, and with DPD under one configuration obtained by PS with a similar power level for LTE QPSK modulation as an example. PSD and constellation of the output with an ideal linear PA is also presented as a reference. It can be seen from Fig. 5 and Fig. 6 that working under the same power level, the DPD system with the configuration selected from SPEA results outperforms that with the configuration selected from PS results in terms of both ACPR and system accuracy.

7. Conclusions

In this paper, we have presented a novel framework, called the Evolutionary Adaptive DPD Implementation (EADI) Framework, for multiobjective optimization of digital predistortion (DPD) systems. The targeted optimization objectives include system energy consumption, adjacent channel power ratio (ACPR), and system accuracy. We apply the EADI Framework to develop an architecture, called the adaptive, dataflow-based DPD architecture (ADDA), where Pareto-optimized DPD parameter settings are derived to support efficient, adaptive predistorter operation. Simulation results demonstrate the effectiveness of the EADI Framework in deriving efficient DPD configurations across time-varying modulation schemes subject to multidimensional constraints. The extracted Pareto-optimized configurations also help to validate assumptions in the DPD literature about preferred DPD parameter settings. Finally, the EADI Framework is shown to significantly outperform a partial search method in terms of both optimization time efficiency and the quality of the derived Pareto fronts.

8. Acknowledgements

This research was supported in part by Tekes, the Finnish Funding Agency for Innovation; and the U.S. National Science Foundation.
Table 1. Selected Pareto-optimized parameter settings for LTE under different modulations. The design evaluation metrics are shown in the format \((P_{\text{FIR}}, \text{ACPR}, \text{EVM})\) with units (mW, dBc, %).

| Power Level | \(P,Q\) | BW Direct | Conj. | FO Direct | Conj. | Performance |
|-------------|---------|-----------|-------|-----------|-------|-------------|
| QPSK        | Low     | 3,1       | 11,9  | 5         | 3,2   | 3           | 352.27,−45.35,1.20 |
|             | Medium  | 3,1       | 11,9  | 9         | 2,2   | 4           | 354.91,−47.22,0.75 |
|             | High    | 3,1       | 14,10 | 11        | 4,2   | 2           | 361.84,−50.13,0.64 |
| 16–QAM      | Low     | 3,1       | 11,8  | 11        | 3,1   | 1           | 353.11,−45.16,1.09 |
|             | Medium  | 3,3       | 11,10 | 11,5      | 3,1   | 3,1         | 359.04,−46.48,0.84 |
|             | High    | 3,1       | 15,11 | 13        | 5,4   | 5           | 375.71,−49.30,0.96 |
| 64–QAM      | Low     | 3,3       | 11,9  | 11,5      | 3,2   | 1,1         | 354.64,−46.19,1.38 |
|             | Medium  | 3,3       | 13,9  | 11,5      | 3,2   | 3,1         | 361.16,−48.33,1.15 |
|             | High    | 5,1       | 15,12,9 | 15 | 5,4,3   | 3           | 381.53,−47.35,0.74 |

References

[1] C. Çiflikli and A. Yapiçi, “Genetic algorithm optimization of a hybrid analog/digital predistorter for RF power amplifiers,” *Analog Integrated Circuits and Signal Processing*, vol. 52, no. 1, pp. 25–30, 2007.

[2] L. Ding et al., “Compensation of frequency-dependent gain/phase imbalance in predistortion linearization systems,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 55, no. 1, pp. 390–397, 2008.

[3] A. Ghazi et al., “Low power implementation of digital predistortion filter on a heterogeneous application specific multiprocessor,” in *Proceedings of the International Conference on Acoustics, Speech, and Signal Processing*, (Florence, Italy), pp. 8391–8395, 2014.

[4] M. Nizamuddin, *Predistortion for Nonlinear Power Amplifiers with Memory*. PhD thesis, Virginia Polytechnic Institute and State University, December 2002.

[5] J. A. Sills and R. Sperlich, “Adaptive power amplifier linearization by digital pre-distortion using genetic algorithms,” in *Proceedings of the Radio and Wireless Conference*, pp. 229–232, 2002.

[6] E. Zitzler, *Evolutionary Algorithms for Multiobjective Optimization: Methods and Applications*. PhD thesis, Swiss Federal Institute of Technology (ETH) Zurich, December 1999.

[7] C. Shen, W. Plisheker, H. Wu, and S. S. Bhattacharyya, “A lightweight dataflow approach for design and implementation of SDR systems,” in *Proceedings of the Wireless Innovation Conference and Product Exposition*, pp. 640–645, 2010.

[8] L.-H. Wang et al., “Dataflow modeling and design for cognitive radio networks,” in *Proceedings of the International Conference on Cognitive Radio Oriented Wireless Networks*, pp. 196–201, 2013.

[9] D. S. Hilborn, S. P. Stapleton, and J. K. Cavers, “An adaptive direct conversion transmitter,” *IEEE Transactions on Vehicular Technology*, vol. 43, no. 2, pp. 223–233, 1994.

[10] L. Anttila, P. Händel, and M. Valkama, “Joint mitigation of power amplifier and I/Q modulator impairments in broadband direct-conversion transmitters,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 58, no. 4, pp. 730–739, 2010.

[11] A. Konak, D. W. Coit, and A. E. Smith, “Multi-objective optimization using genetic algorithms: A tutorial,” *Reliability Engineering & System Safety*, vol. 91, no. 9, pp. 992–1007, 2006.

[12] L. Li, A. Ghazi, J. Boutellier, L. Anttila, M. Valkama, and S. S. Bhattacharyya, “Evolutionary multiobjective optimization for digital predistortion architectures,” in *Proceedings of the International Conference on Cognitive Radio Oriented Wireless Networks*, (Grenoble, France), pp. 498–510, May 2016.

[13] N. K. Bambha and S. S. Bhattacharyya, “A joint power/performance optimization technique for multiprocessor systems using a period graph construct,” in *Proceedings of the International Symposium on System Synthesis*, (Madrid, Spain), pp. 91–97, September 2000.

[14] K. Sindhya, K. Miettinen, and K. Deb, “A hybrid framework for evolutionary multi-objective optimization,” *IEEE Transactions on Evolutionary Computation*, vol. 17, no. 4, pp. 495–511, 2013.

[15] D. Llamocca and M. Pattichis, “Dynamic energy, performance, and accuracy optimization and management using automatically generated constraints for separable 2D FIR filtering for digital video processing,” *Transactions on Reconfigurable Technology and Systems*, vol. 7, no. 4, 2015. Article No. 31.