Optimized Protection Strategies for HVDC Grid with Fault-blocking Modular Multilevel Converters for Overhead Line Applications

Sheng Yan, Zhiyuan He, Jie Yang, Ming Kong, and Minqiang Hu

Abstract—The high-voltage direct current (HVDC) grid has been recognized as an effective solution for renewable energy integration. Currently, two main development trends for HVDC grids are being studied: a DC breaker based HVDC grid and fault-blocking converter based HVDC grid. Although the former has a perfect performance for fault clearance, its development is still highly constrained by the cost and maturity of DC breakers. The latter can extinguish DC faults by the fault-blocking converters. Without using DC breakers, there is no bottleneck in its technical feasibility. Nevertheless, in fault scenarios, such types of HVDC grids will be blocked at length for air-deionization, which is its main drawback. The aim of this paper is to minimize its power interruption time, by optimizing protection coordination strategies. To cover the most complex cases, the overhead line applications, in which the reclosure actions are required to be implemented, are considered. In this paper, the protection requirements of HVDC grids are first discussed, then the benefits of fault-blocking modular multilevel converters (MMCs) and their fault features are analyzed. Based on this, a control function is designed to reduce the air-deionization time. To minimize the influence of the DC faults, a separation methodology for restarting the system is proposed. The effectiveness of the proposed protection coordination schemes is validated by PSCAD/EMTDC simulations.

Index Terms—Modular multilevel converter (MMC), high-voltage direct current (HVDC), overhead line, fault-blocking converter, protection coordination.

I. INTRODUCTION

THE high-voltage direct current (HVDC) grid is effective for the reliable integration of large-scale renewable energy. It can be connected directly to weak power grids in renewable energy concentration areas and is far easier for realizing the optimal allocation of different energy resources [1], [2]. Nevertheless, it has been recognized that the conventional half-bridge modular multilevel converter (MMC) is vulnerable to DC faults [3]-[7]. In the case of a DC fault, the converters will be subjected to serious over-current and are quickly blocked. This may result in the shutdown of the entire HVDC grid. Therefore, a method for quickly isolating DC faults has been a significant challenge for HVDC grids.

Currently, available configurations proposed for the HVDC grid can be classified into two approaches. One is to use a high-voltage DC circuit breaker (DCCB) to isolate the faulty DC lines [8]-[10]. The other is to adopt fault-blocking converters [11], [12], which prevent the continuous discharge of energy storage units by blocking the converters or changing their control modes. Then, the isolation of faulty lines is achieved by fast DC mechanical switches. It seems that the solution using a DCCB is more suitable for the MMC-based HVDC grids. However, due to the limitation of current DCCB technologies [13], [14], the latter is also deemed a suitable choice for constructing an HVDC grid. For example, Germany is planning to use fault-blocking converter technology in the ULTRANET project to forward its super-grid construction plan [15].

In terms of the fault-blocking converter based HVDC grid, the current primary concentration is focusing on the converter level. For example, several topologies are proposed with the capability of blocking fault currents, and further studies are being carried out to optimize the performance of the entire system [16]-[20]. The control and protection strategies at the converter level are also discussed [21], [22].

Regarding the protection philosophies for the entire HVDC grid, most studies primarily concentrated on the quick identification of DC line faults [23]-[31] and the coordination of main and backup protections [32].

However, in terms of DC faults, the primary bottleneck is the long-period blocking activity, which will be deteriorated, especially taking into account the reclosure requirement for overhead line applications. Currently, there is little literature to discuss this aspect further.

The primary objective of this paper is to minimize the blocking duration of the fault-blocking converter based HVDC grids. In Section II, the protection requirements of an HVDC grid are discussed, then the system configuration and the basic characteristics of the key components are briefly introduced. In Section III, the fault feature of a fault-blocking converter based HVDC grid is analyzed and the convention-
al protection scheme is presented. In Section IV, the optimized solution is proposed, which includes a control function to reduce the air ionization time and a coordination method to manage the fault reclosure issue. In Section V, the proposed strategies are verified by simulations. Finally, the conclusions are drawn in Section VI.

II. PROTECTION REQUIREMENTS OF HVDC GRID AND BENEFITS OF USING FAULT-BLOCKING CONVERTERS

A. Protection Requirements of HVDC Grids

Typically, the protection requirements of an HVDC grid can be classified into three protective levels (PLs).

1) Normal operation of critical equipment (PL1): the critical equipment of HVDC grids is normally composed of power electronic devices such as the converters and DCCBs, whose overcurrent withstanding capabilities are strictly limited. The ideal protection objective of an HVDC grid is to ensure that all converters should not be blocked before the fault is isolated. However, due to the high fault current rising rate in the HVDC grid, the protection threshold of the converter is normally reached in several milliseconds. To achieve the objective, it requires very fast fault detection, location, and isolation speed. The protection action usually has to be done within several milliseconds, which leads to the highest requirement for the protection system.

2) Stable operation of an HVDC grid (PL2): due to the limited performance of existing protection systems and devices, it is inevitable that some of the converters are already blocked before the fault is isolated in some scenarios. However, this result can be acceptable as long as the quantity of the blocked converters will not cause the outage of the entire HVDC grid. The blocked converters can also be de-blocked and resume operation once the fault is cleared. Compared with PL1, this level has lower requirements on the capability of the key equipment and the protection time can also be prolonged to ten milliseconds.

3) Stable operation of an alternation current (AC) system (PL3): an HVDC grid is normally embedded into an AC system. Under extreme conditions, all DC converters are blocked or unable to transmit power. This may cause a significant impact on the AC system. The outage of an HVDC grid is allowed but at least cannot cause the instability of the AC system. In other words, the AC system stability becomes the design criteria. This demand has the lowest requirement for protection speed, but often causes the worst consequences. Normally, such a PL could be used for a strong AC system with an embedded small-scale HVDC grid. However, as the influencing extent strongly depends on the outage time, to extend the feasible application scope of such a solution, it is an essential issue to reduce the blocking time of the converters.

B. System Configurations and Key Components

Figure 1 shows the diagram of a four-terminal parallel HVDC grid used for demonstration in this paper.

1) Configuration based on half-bridge based MMC (HB-MMC) and DCCB: according to the aforementioned three PLs, both PL1 and PL2 need to isolate the fault within 10 ms, and the fast DCCB is the most feasible solution to realize this. In such a case, HB-MMCS can be used to reduce the overall equipment cost. The corresponding system configuration is shown in Fig. 1(a), where CS1-CS4 are MMC stations, T12, T24, T43, and T31 are overhead lines of the HVDC grid. The DC terminals of each converter station are connected with DC lines through three sets of DCCBs.

Current feasible DCCB technologies include the mechanical type and the hybrid DCCB type which combines mechanical and semiconductor switches. This paper uses the hybrid DCCB as an example for demonstration, as shown in Fig. 2.

2) Configuration based on full-bridge based MMC (FB-MMC) and fast DC mechanical switch: as mentioned above, PL3 has no technical requirement for cutting off large fault current in a short time. This can avoid the use of DCCBs which are normally expensive and not mature enough. However, the HB-MMC itself cannot cut off the fault current and
must rely on tripping the AC breaker. To avoid such a long fault clearance and restart time, another preferred choice which is consistent with PL3 is the configuration adopting fault-blocking converters. The system can realize the isolation of the AC and DC systems by blocking all the converters or transferring their control modes. Then, the fault line can be isolated by DC fast mechanical switches. The corresponding system configuration is shown in Fig. 1(b).

The key components related with fault clearance performance are the fault-blocking converters (CS1-CS4) and DC fast mechanical switches (QS1-QS12), which are briefly introduced below.

1) Fault-blocking Converters

Several topologies such as FB-MMC, hybrid MMC, alternate arm converter (AAC) have been proven able to realize the fault-blocking functionality [16]-[20]. Although their topologies and operation principles are different, the basic ideas used to deal with DC faults are similar, which is utilizing the negative voltage output capability of full-bridge sub-modules to block or control the fault current.

The blocking idea is straightforward. After blocking the converters, the fault current injected by the converters will be stopped immediately.

For the latter idea, the converter will reduce its DC voltage to zero instead of blocking the converter, to avoid further development of fault current. During this period, thanks to its negative voltage output capability, the AC voltage waveform can still be maintained and the converter can still provide reactive power for the AC grid.

For demonstration, the typical FB-MMC is used in this paper and its topology is shown in Fig. 3. As the working mechanism has been discussed in many studies [21], [22], it will not be presented in detail in this paper.

2) DC Fast Mechanical Switches

The typical topology of a DC fast mechanical switch is shown in Fig. 4, where MOA stands for metal oxide arrester and CB stands for circuit breaker.

The passive-type mechanical switch utilizes the instability and negative resistance characteristics of the arc to generate a self-excited oscillating current. A parallel conversion circuit (composed of a capacitor and a reactor) is connected across the device to cause the current to oscillate, thereby generating a zero-crossing point and forcing the zero-crossing current.

The topology of the switch is similar to those used in the neutral zone of conventional HVDC. However, the type used for an HVDC grid can withstand higher DC voltage during normal operation. Currently, the product reaching up to 200 kV has been applied in the Zhoushan five-terminal voltage source converter based HVDC (VSC-HVDC) project in China and a higher voltage rating is being further developed.

C. Technical Economy Comparison

For a quantitative description, this subsection gives a general technical economy comparison between HB-MMC with DCCB (Scheme 1) and FB-MMC with DC fast mechanical switches (Scheme 2).

The comparison is based on the four-terminal system and the detailed parameters are shown in Table I. For Scheme 1, the primary extra costs are introduced by the DCCBs, which are equipped at each terminal of the converter station. For Scheme 2, the primary costs are the DC fast mechanical switches and the extra semiconductors within the converters. It should be noted that there are two extra insulated gate bipolar transistors (IGBTs) for each full-bridge submodule.

| Scheme | Item                         | Quantity | Single unit cost (M€) | Total cost (M€) |
|--------|------------------------------|----------|-----------------------|-----------------|
| 1      | DCCB                         | 12       | 10.5000               | 126.000         |
| 2      | Extra semiconductor          | 25920    | 0.0026                | 67.392          |
|        | DC fast mechanical switch    | 12       | 0.2600                | 3.120           |

It can be seen that the extra cost of Scheme 1 is almost double that of Scheme 2. Furthermore, as other hybrid topologies for fault-blocking converters can further reduce the quantity of extra semiconductors, the cost of Scheme 2 can be further optimized.

However, it is obvious that the fault clearance performance of Scheme 1 is better than that of Scheme 2. It is also the target of this paper to promote the technical performance of Scheme 2.
III. FAULT FEATURE AND CONVENTIONAL PROTECTION SCHEME

A. Fault Features

During a DC pole-to-pole fault, the fault current is contributed by two sources. One is the energy released from overhead line, the other is the discharging current from converter stations, as shown in Fig. 5(a).

![Fault features for fault-blocking converter based HVDC grid. (a) Fault current sources. (b) Fault current waveforms.](image)

The former will lead to a high-frequency oscillation current, which will be injected into the fault location. The converters can act as parallel branches to share this current with the fault location. This point can be seen as an advantage of active control compared with blocking the converters, as blocking will make the converters unable to share, thereby leading to much higher oscillation current into the fault location and hampering the air deionization, as shown in Fig. 5(b).

The fault currents contributed by converter stations are primarily caused by the discharge of internal capacitors. After the fault is detected, the converter reduces its DC output voltage to zero. The change of equivalent DC circuit configuration from the perspective of one converter station is illustrated in Fig. 6, where $C_{eq}$ and $U_{0}$ are the equivalent capacitor of the converter and the initial voltage, respectively; $L_{eq}$ and $R_{eq}$ are the reactor and resistor of the equivalent circuit, respectively; $i_{dc}$ is the fault current contributed by the converter; and $T_{0}$ is the time instant to reduce the DC voltage to zero.

Before the DC voltage control is activated, the development of fault current is very close to that of HB-MMC. However, after blocking of the HB-MMC, the fault current is still continuously fed from the AC systems and will only decay after the AC breaker is tripped. For FB-MMC, AC output remains effectively controlled (even if the DC voltage is reduced to zero), thus it will only present a current decaying process on the DC side.

Based on the equivalent circuit above and assuming that the $R_{eq}$ in the circuit is normally small, the fault current contributed by the converter can be expressed as:

$$i_{dc} = \begin{cases} \frac{U_{0}}{\omega L_{eq}} e^{-\omega t} \sin(\omega t) & t < T_{0} \\ \frac{I_{0}}{\omega L_{eq}} e^{-\omega t} & t > T_{0} \end{cases}$$

where $I_{0}$ and $I_{eq}$ are the initial steady-state DC current and the DC current at the time instant $T_{0}$, respectively; $\alpha = R_{eq}/(2L_{eq})$; $\omega = \sqrt{\omega^{2} - \alpha^{2}}$; $\omega_{b} = \sqrt{1/(L_{eq}C_{eq})}$; $\tau = L_{eq}/R_{eq}$.

To obtain the fault current distribution of the entire network, the calculation methods proposed for the HVDC grid in many studies are applicable and will not be presented in detail in this paper [33], [34].

It can be observed that the decay of fault current will normally take a lot of time and delay the fault clearance, which is an important issue to be managed.

B. Conventional Protection Sequence

Taking a fault on line T12 as an example, the overall protection sequence based on fault-blocking converters is as follows (only a one-time restart is considered).

$t_{1}$: Fault occurs.

$t_{1}$-$t_{2}$ (several milliseconds): The fault needs to be detected quickly by the protection system, and converters need to be controlled to reduce the DC voltage.

$t_{2}$-$t_{3}$ (several hundred milliseconds): Waiting for the delay of fault current and air deionization.

$t_{3}$-$t_{4}$ (tens of milliseconds): The DC voltages of the converters are gradually increased to restart the system. The system is restarted successfully if the DC voltage has been established and then the converter power can be gradually restored to normal operation.

$t_{4}$-$t_{5}$ (several hundred milliseconds): If the DC voltage has not been successfully re-established, the voltage control needs to be re-activated and wait for the decay of fault current.

$t_{5}$-$t_{6}$ (tens of milliseconds): Faulty line is tripped by DC fast mechanical switches. Then the system can recover to another operation state.

The state signals of the main equipment during the entire
process are shown in Fig. 7. The duration of power interruption could reach several hundred milliseconds or even above 1 s, due to the requirement of twice air deionization. This strongly limits the performance of the entire system. To reduce the subsequent impact and accelerate the system recovery, it is essential to propose an optimized recovery strategy.

![Fig. 7. State signals of main equipment during entire process.](image)

### IV. PROTECTION COORDINATION STRATEGY OPTIMIZATION

#### A. Acceleration of Air Deionization

It is observed that the long fault clearance time is caused by the decay of discharging current of capacitors. The decaying time relates to the resistance and reactance in the current loop, which cannot be practically controlled.

To accelerate the decaying process, the most efficient way is to utilize the active control capability of the converters. Different from the HB-MMC, the FB-MMC is capable of generating negative voltage. The basic idea is that by involving an extra voltage source, a reverse current can be generated to compensate the fault current, the equivalent circuit of which is shown in Fig. 8.

![Fig. 8. Equivalent circuit after inserting negative voltage.](image)

To generate negative voltage of the appropriate value, a controller comparing the DC terminal current with its reference value can be designed as follows:

$$u_{r\text{ref}} = \frac{K_p}{s}(i_{r\text{ref}} - i_{d\text{ref}})$$  \hspace{1cm} (2)

where $u_{r\text{ref}}$ is the reference order of the negative voltage generated by the converter; $K_p$ and $K_i$ are the proportional and integral coefficients of the proportional-integral (PI) controller, respectively; and $i_{r\text{ref}}$ is the reference order of the DC current $i_d$.

It is complex to obtain the detailed response of a fault current under the input of a four-terminal voltage source. However, it can be foreseen that the fault current is primarily influenced by the converter stations close to the fault location, thus a proximate calculation can be done by neglecting the contribution of remote stations and long circuit loops. The equivalent circuit can be simplified as Fig. 9. In Fig. 9, $L_1$ and $L_2$ are the arm reactors in the converters for CS1 and CS2, respectively; $R_f$ and $R_f$ are the equivalent resistors of the overhead line section from the faulty point to the DC terminal of converter station; $L_f$ and $L_f$ are the equivalent reactors of the overhead line section from the faulty point to the DC terminal of converter station; $u_{CS1}$ and $u_{CS2}$ are the equivalent DC voltages of CS1 and CS2, respectively; $i_1$ and $i_2$ are the fault currents measured at DC terminal of CS1 and CS2, respectively; $i_{r1}$ and $i_{r2}$ are the fault currents flowing along the overhead line connected to CS1 and CS2, respectively; and $i_s$ is the fault current injected to the earth.

![Fig. 9. Equivalent circuit after simplification.](image)

The fault current contributed by CS1 can be expressed as:

$$i_{r1}(s) = -\frac{u_{CS1}(s)}{L_{1s} + R_f} - \frac{K_p}{s}(i_{r\text{ref}}(s) - i_{r1}(s))$$  \hspace{1cm} (3)

$$i_1(s) = \frac{K_p s + K_i}{L_{1s} s^2 + (R_f + K_p) s + K_i}$$

$$i_{r\text{ref}}(s) = \frac{K_p s + K_i}{L_{1s} s^2 + (R_f + K_p) s + K_i}$$  \hspace{1cm} (4)

where $L_{1s} = L_1 + L_f$.

Similarly,

$$i_{r2}(s) = \frac{K_p s + K_i}{L_{2s} s^2 + (R_f + K_p) s + K_i}$$

Then, the fault current can be expressed as:

$$\frac{i_1(s)}{i_{r\text{ref}}(s)} = \frac{K_p s + K_i}{L_{1s} s^2 + (R_f + K_p) s + K_i} + \frac{K_p s + K_i}{L_{2s} s^2 + (R_f + K_p) s + K_i}$$

(5)

The above result is based on the assumption that the converter stations are adopting the same control function and gains. According to (4), it can be seen that the fault current can be effectively controlled without static error.

#### B. Optimization of Recovery Sequence

As mentioned previously, whether the fault is cleared can be judged by re-establishing the DC voltage at a pre-determined value. Moreover, as each converter can independently complete the task, it is able to select only a single converter to distinguish the fault and this is helpful in reducing the extent of the impact on the entire grid.

Taking the fault on line T12 as an example, the state signals of the equipment are shown in Fig. 10(b), and the pro-
posed sequence is as follows.

$t_1$: the fault occurs.
$t_2$: four converter stations are actively controlled.
$t_3$: fault current is controlled within a certain level and DC fast mechanical switches QS1 and QS5 are opened. Simultaneously, CS1, CS3, and CS4 are deblocked and recover normal operation.
$t_4 - t_5$: CS2 attempts to re-establish the DC voltage. If no protection action occurs, the fault is identified to be temporary. Then, QS1 and QS5 can be closed to reconnect CS2 with the other stations. Otherwise, CS2 will be actively controlled again.
$t_6$: after the fault current decays, the DC fast mechanical switch QS2 is opened.
$t_7$: CS2 controls its DC voltage to its rated level.
$t_8$: QS5 is reclosed to connect CS2 with the other stations.

It can be seen from Fig. 10(b) that the optimized recovery strategy avoids the long-term overall power interruption. Most of the converters can be deblocked quickly and this reduces the system stability risk caused by the power interruption compared with the conventional strategies.

V. SIMULATION VERIFICATION

To verify the proposed protection strategies, the four-terminal meshed HVDC grid model with FB-MMCs and DC fast mechanical switches is established in PSCAD/EMTDC.

In the model, the AC systems are equivalent ideal voltage sources with an impedance shown in Table II. The details of converter parameters are shown in Table III. The DC overhead lines adopt frequency-dependent models, and the parameters of DC overhead lines are shown in Table IV.

![Fig. 10](image-url)

Fig. 10. Circuit during fault isolation and recovery and optimized protection sequence. (a) Circuit during fault isolation and recovery. (b) State signals of main equipment.

| TABLE II | MAIN PARAMETERS OF AC SYSTEMS |
|----------|-----------------------------|
| Item     | Value                       |
| AC system voltage $V_s$ (kV) | 500                         |
| Equivalent inductance $L_s$ (mH) | 18                         |
| Equivalent resistance $R$ (Ω) | 0.9                         |

| TABLE III | MAIN PARAMETERS OF CONVERTER STATIONS |
|----------|--------------------------------------|
| Item     | CS1 | CS2 | CS3 | CS4 |
| Nominal capacity (MVA) | 1600 | 1600 | 3200 | 3200 |
| Transformer ratio | 1.05 | 1.05 | 1.05 | 1.05 |
| Transformer reactance (p.u.) | 0.15 | 0.15 | 0.15 | 0.15 |
| Rated DC voltage (kV) | ±500 | ±500 | ±500 | ±500 |
| Arm inductance (mH) | 50 | 50 | 50 | 50 |
| Rated voltage of submodule (kV) | 2 | 2 | 2 | 2 |
| Submodule quantity per arm | 540 | 540 | 540 | 540 |
| Capacitance of submodule (μF) | 8000 | 8000 | 3200 | 3200 |

| TABLE IV | MAIN PARAMETERS OF DC OVERHEAD LINES |
|----------|-------------------------------------|
| Overhead line | Value |
| T12 | 500 | 0.0135 |
| T23 | 400 | 0.0135 |

The DC voltage of entire HVDC grid is controlled by CS4 whereas all the other converter stations (CS1-CS3) operate in active power control mode whose values are set as +1.0, −1.0, and +0.5 p.u., respectively (positive means operating as a rectifier).

A. Case 1: Conventional Protection Sequence

As shown in Fig. 11, a permanent pole-to-pole fault is applied in the middle of the line T12 at $t_1 = 1$ s. As the waveforms of all stations are similar, the waveforms of CS1 and CS2 are presented in Fig. 11. In Fig. 11, $E_{dcp1}$, $E_{dcp2}$, $E_{dcn1}$, and $E_{dcn2}$ are the positive and negative DC voltages measured at
DC terminals of CS1 and CS2, respectively.

The protection system detects the fault in 3 ms after the fault occurrence and immediately reduces the DC voltage. After that, the DC current starts to slowly decay and after almost 300 ms, it is close to zero and the air deionization is deemed to be completed.

It is observed that during this period, the converters can still generate 0.4 p.u. reactive power to the AC system. Additionally, the high-frequency oscillation current appears in all bridge arms of each converter station, sharing the discharging current of overhead lines with the fault point, which accelerates the decay of high-frequency current.

At 1.3 s, the converter stations try to recover the DC voltage gradually but fails at 1.32 s, as high impulse current presents again. The converters implement the active voltage control once more after another 300 ms, and the switches QS1 and QS2 are opened as the fault is identified as permanent. Then, the converter stations can be quickly recovered to normal operation. It is observed that nearly 600 ms of power interruption occurs due to the fault. This is not acceptable for an HVDC grid and may cause the instability of the corresponding AC system.

### B. Case 2: Optimized Protection Sequence

Waveforms based on the optimized solution are given in Fig. 12, where $E_{dcp_1}$, $E_{dcp_3}$, $E_{dcp_4}$, and $E_{dcp_5}$ are the positive and negative DC voltages measured at DC terminals of CS3 and CS4, respectively. The fault occurs at 1.0 s. After 3 ms, the DC voltage is controlled to be zero and to further suppress the fault current, and a certain opposite DC voltage is generated by the extra current controller, as shown in Fig. 12(c), (d), (e), (f). Thanks to these current-driven DC voltages, the fault current decreases to zero within 50 ms.

With QS1 and QS5 opened, the CS2 can perform the fault distinguishing activity independently. However, after the failure of restart, the fault is deemed as permanent, then the QS2 is opened at $t_4$. The CS1, CS3, and CS4 can be quickly recovered to normal operation. It is observed that nearly 600 ms of power interruption occurs due to the fault. This is not acceptable for an HVDC grid and may cause the instability of the corresponding AC system.

During $t_5$ and $t_7$, a certain time is reserved between the open of QS2 and the close of QS5. The period is used for the re-establishment of DC voltage of CS2, thus it can connect with the other stations without significant disturbance.

During the entire process, the power interruption of CS1, CS3, and CS4 only lasts within 100 ms. The CS2 can also recover to normal power transmission within 400 ms after the fault. When CS2 is absent from the grid, the power balance is maintained by CS4, absorbing the power injected by both CS1 and CS3. After CS2 is reconnected and participates in the power balance, the power level of CS4 recovers to a normal state.

To demonstrate the effectiveness of the current controller further, the main parameters of the case are substituted in (4) to obtain a quantitative calculation result of the fault current, which is then compared with the simulation results.

The calculated results are shown in (6), where $K_p = 50$, $K_i = 1000$, $R_1 = R_2 = 4.43$ $\Omega$, $L_{12} = L_{23} = 0.3$ H. It should be noted that the resistance is mainly contributed by the overhead line, while the reactance is contributed by both the overhead line and converter reactors.

\[
\frac{i_f(t)}{i_{ref}(t)} = 2 \times \frac{50s + 1000}{0.3s^2 + (4.43 + 50)s + 1000}
\]
Based on (5), the calculation and simulation results are constructed in Fig. 13. The simulation results are composed of both high-frequency and low-frequency components. Besides the high-frequency components, it is observed that the main trend is similar between the calculation and simulation results, which can prove the effectiveness of the current controller.

VI. CONCLUSION

Aimed at improving the DC fault performance for the HVDC grid based on fault-blocking converter, the optimized protection strategies with special consideration on the reclosure issue are proposed in this paper.
Based on the proposed current damping control strategy, the decay of fault current can be accelerated and controlled within 50 ms. Combined with the proposed fault reclosure methodology, most converters can be isolated from the fault and recovered to normal operation within 100 ms, leading to less impact on the HVDC grid and AC system.

REFERENCES

[1] N. Ahmed, A. Haider, D. V. Hertem et al., “Prospects and challenges of future HVDC supergrids with modular multilevel converters,” in Proceedings of the 14th European Conference on Applications, Birmingham, UK, Aug.-Sept. 2011, pp. 1-10.

[2] D. V. Hertem, M. Ghandhari, and M. Delimar, “Technical limitations towards a supergrid – a European prospective,” in Proceedings of IEEE International Energy Conference and Exhibition, Manama, Bahrain, Dec. 2010, pp. 1-10.

[3] A. Lesnicar and R. Marquardt, “An innovative modular multilevel converter topology suitable for a wide power range,” in Proceedings of IEEE Bologna Power Tech Conference, Bologna, Italy, Jun. 2003, pp. 3-6.

[4] R. Allebrod, S. Hamerski, and R. Marquardt, “New transformerless, scalable modular multilevel converters for HVDC-transmission,” in Proceedings of IEEE Power Electronics Specialists Conference, Rhodes, Greece, Jun. 2008, pp. 174-179.

[5] H. Huang, “Multi-level voltage-sourced converters for HVDC and FACTS applications,” in Proceedings of CIGRE SC B4 2009 Bergen Colloquium, Bergen, Norway, Apr. 2009, pp. 1-5.

[6] J. Dorn, H. Huang, and D. Retzmann, “A new multilevel voltage-source converter topology for HVDC applications,” in Proceedings of CIGRE Session, Paris, France, Oct. 2008, pp. 1-8.

[7] G. Song, J. Hou, B. Guo et al., “Pilot protection of hybrid MMC DC grid based on active detection,” Protection and Control of Modern Power Systems, vol. 5, no. 1, pp. 82-96, Feb. 2020.

[8] Y. Wang and R. Marquardt, “Future HVDC-grids employing modular multilevel converters and hybrid DC-breakers,” in Proceedings of EPE 15th European Conference on Power Electronics and Applications, Lille, France, Sep. 2013, pp. 1-8.

[9] C. M. Franck, “HVDC circuit breakers: a review identifying future research needs,” IEEE Transactions on Power Delivery, vol. 26, no. 2, pp. 998-1007, Apr. 2011.

[10] R. Derakhshian, T. U. Jonsson, U. Steiger et al., “Hybrid DC breaker – a solution for future HVDC system,” in Proceedings of CIGRE Session, Paris, France, Aug. 2014, pp. 1-12.

[11] R. Marquardt, “Modular multilevel converter: an universal concept for HVDC-networks and extended de-bus-applications,” in Proceedings of International Power Electronics Conference, Sapporo, Japan, Jun. 2010, pp. 502-507.

[12] R. Marquardt, “Modular multilevel converter topologies with DC-short circuit current limitation,” in Proceedings of IEEE 8th International Conference on Power Electronics, May-Jun. 2011, Jeju, South Korea, pp. 1425-1431.

[13] W. Grisheber, J.-P. Dupraz, D.-L. Penache et al., “Development and test of a 120 kV direct current circuit breaker,” in Proceedings of CIGRE Session, Paris, France, Aug. 2014, pp. 1-10.

[14] W. Zhou, X. Wei, S. Zhang et al., “Development and test of a 200 kV full-bridge based hybrid HVDC breaker,” in Proceedings of 17th European Conference on Power Electronics and Applications, Geneva, Switzerland, Sept. 2015, pp. 1-10.

[15] P. Fairley, (2013, May). Germany takes the lead in HVDC - new developments in high-voltage DC electronics could herald an epic shift in energy delivery? [Online]. Available: https://spectrum.ieee.org/energy-re-newables/germany-takes-the-lead-in-hvdc

[16] R. Oliveira and A. Yazdani, “A modular multilevel converter with DC fault handling capability and enhanced efficiency for HVDC system applications,” IEEE Transactions on Power Electronics, vol. 32, no. 1, pp. 11-22, Jan. 2017.

[17] R. Li, G. P. Adam, D. Holliday et al., “Hybrid cascaded modular multilevel converter with DC fault ride-through capability for the HVDC transmission system,” IEEE Transactions on Power Delivery, vol. 30, no. 4, pp. 1853-1862, Aug. 2015.

[18] M. M. C. Merlin, T. C. Green, P. D. Mitcheson et al., “A new hybrid multilevel converter with fault blocking capability,” in Proceedings of 9th IET International Conference on AC and DC Power Transmission, London, UK, Oct. 2010, pp. 1-10.

[19] R. Feldman, E. Farr, A. Watson et al., “DC fault ride-through capability and STATCOM operation of a HVDC hybrid voltage source converter,” IET Generation, Transmission & Distribution, Jan. 2014, pp. 114-120.

[20] M. M. C. Merlin, T. C. Green, P. D. Mitcheson et al., “The alternate arm converter: a new hybrid multilevel converter with DC-fault blocking capability,” IEEE Transactions on Power Delivery, vol. 29, no. 1, pp. 310-317, Feb. 2014.

[21] R. Zeng, L. Xu, L. Yao et al., “Precharging and DC fault ride-through of hybrid MMC-based HVDC systems,” IEEE Transactions on Power Delivery, vol. 30, no. 3, pp. 1298-1306, Jun. 2015.

[22] J. Descloux, P. Rault, S. Nguelfou et al., “HVDC meshed grid: control and protection of a multi-terminal HVDC system,” in Proceedings of CIGRE Session, Paris, France, Aug. 2012, pp. 1-10.

[23] K. Nanayakkara, A. Rajapakse, and R. Wachal, “Traveling-wave-based line fault location in star-connected multi-terminal HVDC systems,” in Proceedings of IEEE PES General Meeting, Vancouver, Canada, Jul. 2013, pp. 1-10.

[24] S. Azizi, M. Sanaye-Pasand, M. Abedini et al., “A traveling-wave-based methodology for wide-area fault location in multi-terminal DC systems,” IEEE Transactions on Power Delivery, vol. 29, no. 6, pp. 2552-2560, Dec. 2014.

[25] X. Zhang, N. Tai, Y. Wang et al., “EMTR-based fault location for DC line in VSC-MTDC system using high-frequency currents,” IET Generation, Transmission & Distribution, vol. 11, no. 10, pp. 2499-2507, Jul. 2017.

[26] J. Sneath, A. D. Rajapakse, Y. Wang et al., “Fault detection and interruption in an earthed HVDC grid using ROCOV and hybrid DC breakers,” IEEE Transactions on Power Delivery, vol. 31, no. 3, pp. 973-981, Jun. 2016.

[27] P. T. Lewis, B. M. Grainger, H. A. A. Hassan et al., “Fault section identification protection algorithm for modular multilevel converter based high voltage DC with a hybrid transmission corridor,” IEEE Transactions on Industrial Electronics, vol. 63, no. 9, pp. 5652-5662, Sept. 2016.

[28] S. Li, W. Chen, X. Yin et al., “Protection scheme for VSC-HVDC transmission lines based on transverse differential current,” IET Generation, Transmission & Distribution, vol. 11, no. 11, pp. 2805-2813, Sept. 2017.

[29] S. Shao, A. J. Watson, J. C. Clare et al., “Robustness analysis and experimental validation of a fault detection and isolation method for the modular multilevel converter,” IEEE Transactions on Power Electronics, vol. 31, no. 5, pp. 3794-3805, May 2016.

[30] J. Liu, N. Tai, and C. Fan, “Transistors-based protection scheme for DC line faults in the multi-terminal VSC-HVDC system,” IEEE Transactions on Power Delivery, vol. 32, no. 3, pp. 1483-1494, Jun. 2017.

[31] B. Li, J. He, Y. Li et al., “A review of the protection for the multi-terminal VSC-HVDC grid,” Protection and Control of Modern Power Systems, vol. 4, no. 3, pp. 239-249, Nov. 2019.

[32] W. Leterme, S. P. Azad, and D. V. Hertem, “A local backup protection algorithm for HVDC grids,” IEEE Transactions on Power Delivery, vol. 31, no. 4, pp. 1767-1775, Aug. 2016.

[33] X. Pei, G. Tang, S. Zhang et al., “Analysis of transient characteristics of short-circuit current for bipolar VSC-based DC grid,” Journal of Global Energy Interconnection, vol. 1, no. 4, pp. 404-412, Jan. 2018.

[34] C. Li, C. Zhao, J. Xu et al., “A pole-to-pole short circuit fault current calculation method for DC grids,” IEEE Transactions on Power Systems, vol. 32, no. 6, pp. 4943-4953, Nov. 2017.
accomplished the study on high power electronics technology for reliable operation of large interconnected power grids. He was a member of CIGRE B4 Working Group 48, and his interests include the VSC-HVDC control and testing technologies.

**Jie Yang** received the B.Eng. and Ph.D. degrees in electrical engineering from Tsinghua University, Beijing, China, in 2005 and 2011, respectively. In 2012, he joined the Global Energy Interconnection Research Institute (GEIRI), Beijing, China. His research interests include control & protection strategies of VSC and HVDC converter technologies.

**Ming Kong** received the M.S. and Ph.D. degrees from Electric Power Research Institute (CEPRI), Beijing, China, in 2011 and 2014, respectively. Currently, he is working with Global Energy Interconnection Research Institute (GEIRI) of the State Grid Corporation of China (SGCC), Beijing, China. His main research interests include VSC-HVDC, DC grid and application.

**Mingqiang Hu** received the Ph.D. degree from Huazhong University of Science and Technology (HUST), Wuhan, China, in 1989. He is now the president and a Full Professor at Nanjing Normal University (NJNU), Nanjing, China. His current research interests include electrical engineering technologies.