Wafer Level Solid Liquid Interdiffusion Bonding: Formation and Evolution of Microstructures

V. VUORINEN,1,2 H. DONG,1 G. ROSS,1 J. HOTCHKISS,1 J. KAAOS,1 and M. PAULASTO-KRÖCKEL1

1.—Department of Electrical Engineering and Automation, School of Electrical Engineering, Aalto University, PO Box 13340, 00076 Aalto, Finland. 2.—e-mail: Vesa.Vuorinen@tkk.fi

Wafer-level solid liquid interdiffusion (SLID) bonding, also known as transient liquid-phase bonding, is becoming an increasingly attractive method for industrial usage since it can provide simultaneous formation of electrical interconnections and hermetic encapsulation for microelectromechanical systems. Additionally, SLID is utilized in die-attach bonding for electronic power components. In order to ensure the functionality and reliability of the devices, a fundamental understanding of the formation and evolution of interconnection microstructures, as well as global and local stresses, is of utmost importance. In this work a low-temperature Cu-In-Sn based SLID bonding process is presented. It was discovered that by introducing In to the traditional Cu-Sn metallurgy as an additional alloying element, it is possible to significantly decrease the bonding temperature. Decreasing the bonding temperature results in lower CTE induced global residual stresses. However, there are still several open issues to be studied regarding the effects of dissolved In on the physical properties of the Cu-Sn intermetallics. Additionally, partially metastable microstructures were observed in bonded samples that did not significantly evolve during thermal annealing. This indicates the Cu-In-Sn SLID bond microstructure is extremely stable.

Key words: Low-temperature SLID bonding, TLP bonding, Cu-In-Sn system, reliability

INTRODUCTION

Functional structures used in microelectromechanical systems (MEMS/MOEMS) must be electrically connected and hermetically encapsulated. Wafer-level bonding through 3D-integration enables multi-sensor fusion with logic in a vertical high-speed package. Solid liquid interdiffusion (SLID) bonding, also known as transient liquid-phase (TLP) bonding, is becoming an increasingly attractive method for wafer level packaging of MEMS/MOEMS devices.1-5 SLID bonding offers several technological advantages for the development of reliable wafer-level packaging. These advantages include lower bonding temperature by utilizing a low melting point metal that ultimately results in a bond with a much higher re-melting temperature, large reduction of the required bonding footprint, integrated hermeticity and, integration of vertical electrical interconnects using through silicon vias (TSVs). The low \( T < 350 \degree C \) bonding temperatures enable packaging of temperature sensitive materials, and minimize residual stresses when bonding materials with different thermomechanical properties, such as the coefficient of thermal expansion (CTE) (e.g. glass or germanium windows to optical Si MEMS devices, or large dies to ceramic substrates in power electronic applications).

The formation of the bond in the SLID process occurs in four consecutive stages: (1) melting of the
low-melting temperature metal (i.e. Sn or In), (2) rapid dissolution of the high melting temperature metal (i.e. Ag, Au, Cu, Co or Ni), (3) intermetallic compounds (IMCs) formation that leads to isothermal solidification and (4) homogenization of the interconnection structure. Au-Sn and Cu-Sn based metallurgies are the most commonly utilized material options for SLID out of the several different demonstrated binary systems; Ag-In,6–8 Au-In,3,9–14 Cu-In,3,15 Ag-Sn,16,17 Ni-Sn,18–20 Au-Sn21–28 and Cu-Sn,5,29–38 Au-Sn and Cu-Sn systems have been demonstrated to form mechanically and chemically reliable bonds at bonding temperatures close to 300°C.39–42 However, there is only a limited amount of information available on ternary and higher order SLID systems that can provide additional benefits, such as even lower processing temperatures or enhanced physical properties for higher functional performance and long-term reliability. Due to its enhanced physical properties for higher functional performance and long-term reliability, indium has been widely utilized compatibility with the commonly used metallization layers such as even lower processing temperatures or enhanced physical properties for higher functional performance and long-term reliability. Due to its enhanced physical properties for higher functional performance and long-term reliability, indium has been widely utilized compatibility with the commonly used metallization layers. 

The objective of this study is to investigate the novel Cu-In-Sn based metallurgy for low-temperature SLID bonding. Moreover, the formation and evolution of microstructures is examined by utilizing thermodynamic calculations.45–47 The stabilizing effect (i.e. the higher (more negative) value for Gibbs energy of formation) of In on Cu-Sn IMCs of Cu$_3$Sn$_5$ and Cu$_3$Sn is analysed and the effects on chemical potentials and driving forces diffusion are discussed.46,47

**MATERIALS AND METHODS**

The SLID bonding experiments were carried out using 4” double side polished (DSP) Si wafers with a (100) crystal orientation. The back sides of the wafers were patterned using a standard lithography process and the Si was etched using reactive ion etching (RIE). A 30 nm TiW barrier/adhesion layer followed by a Cu seed-layer of 150 nm was sputtered on the frontside of all wafers. A standard lithography process was utilized for the patterning of microbumps with dimensions ranging from 10 µm × 10 µm up to 250 µm × 250 µm. Subsequently, a targeted thickness of 4 µm of Cu, 2 µm of Sn and 2 µm of In was electrochemically deposited on both wafers. Then the photoresist was stripped, and the field metallization layers were etched by means of wet chemistry. Low temperature bonding experiments (see Fig. 1) were conducted using different bonding temperatures (200°C and 250°C) for a fixed time of 1 h and a fixed pressure of 18 MPa. Wafers were placed into the AML-AWB-04 wafer bonder and rough aligned at ambient temperature and pressure. The bonding chamber was pumped down and then preheated to 75°C ($T_b$) before carrying out fine alignment. Contact was made after alignment and then the desired bonding pressure of 18 MPa ($P_b$) was applied. A controlled heating of cycle of 20°C/s was initiated until the desired bonding temperature was obtained. The wafers were held at the target bonding temperature ($T_b$) and pressure for 60 min ($t_b - t_c$). After the bonding time had expired the heaters were switched off and the bonding pressure was released. The wafers were allowed to cool for approximately 1 h until they had reached about 150°C temperature before venting the bonding chamber and removing the bonded wafer pair. Dicing of the bonded wafers was conducted using a Disco DAD3220 dicing saw. The high temperature storage (HTS) aging test at 150°C was conducted with a Heraeus Instruments oven for up to 1000 h for the diced chips. For the microstructural analysis, samples were cross-sectioned with standard metallographic methods. JEOL JSM-6330F field emission scanning electron microscope (SEM) with back-scattered electrons (BSE) and Oxford Instruments INCA X-sight energy-dispersive x-ray spectroscopy (EDX) equipment were used for the detailed microstructural analysis. The composition of phases was determined by averaging measurements from a minimum of 5 different locations with EDX.

The thermodynamic description of Cu-In-Sn has been critically optimized in Ref.45 by performing thermodynamic modelling and experimental investigations on the phase equilibria. In this work, the thermodynamic parameters of Cu-In-Sn are according to the work of Liu et al. Ref.45 The relevant phase diagrams and thermodynamic properties were calculated by using the Poly calculation module packaged in the Thermo-Calc software package.46

**RESULTS AND DISCUSSION**

- Indium as a low melting point metal ($T_m = 156.6°C$) ha as significant stabilizing effect on the liquid phase in a Cu-Sn system. On the other hand, In also dissolves in Cu-Sn intermetallics and, thus, increases their thermal stability. These effects are illustrated in Fig. 2, where a vertical section (see Fig. 2b) along the expected contact line (CL) (see Fig. 2a) from 50Sn50In (at.%) to Cu is presented. It is known that the local nominal composition (LNC), i.e. the average chemical composition of the reaction zone, follows the contact line. The melting temperature of the bond as a function of Cu content is highlighted in Fig. 1b with a dotted line. It is obvious that a liquid phase is present at the ternary eutectic temperature ($T_e = 110°C$) when the LNC of Cu is less than 55 at.%. However, the melting temperature increases rapidly up to
600°C when the Cu content exceeds 60 at.%. Therefore, by incorporating In as a ternary alloying element into a Cu-Sn binary system, both lower bonding and higher re-melting temperatures can be obtained. The drastically enlarged bonding process window is highlighted with light-blue in Fig. 2c and d, where a magnified image from the eutectic point in a binary Cu-Sn system is compared to that of a ternary Cu-In-Sn system. As shown by the green dotted lines, the solubility of Cu into the liquid phase doubles when In is added to the system. On the other hand, the same Cu solubility may be obtained under significantly (> 50°C) lower
bonding temperatures. The solubility of Cu in liquid is an essential parameter affecting the reaction kinetics to be modified, as it defines the dissolution rate and, therefore, the initial formation of the intermetallics, which in turn controls the total duration of the bonding process.

Figure 3 shows the interconnection microstructures after bonding at temperatures of 250°C and 200°C for 1 h. In Fig. 4 the corresponding microstructures are presented after subsequent annealing at 150°C for 1000 h. As can be seen from the Fig. 3, the total thickness of the bond, i.e. residual Cu and IMC layers, is about 10 μm, and the thickness of the IMC layers is about 3 μm after both bonding processes. When comparing these values to initial target thicknesses, it is obvious that some squeeze-out has occurred. However, no residual Sn or In was observed. After bonding at 250°C for 1 h, the IMC microstructure was mainly composed of Cu₃(Sn,In) phase with the average composition of Cu₇₄.₆ Sn ₁₄.₇ In ₁₀.₇ ± ₀.₅ at.%. In addition, some Cu₆(Sn,In)₅ phase with the average composition of Cu₅₄.₁ Sn ₂₃.₂ In ₂₂.₇ ± ₀.₅ at.% was also detected in the middle part of the bond. Nevertheless, it is to be noted that the Sn to In ratio can’t be unambiguously defined due to the resolution limitations of the EDS method. On the other hand, the 200°C bond microstructure is composed mainly of a Cu₆(Sn,In)₅ phase with the average composition of Cu₅₄.₀ Sn ₂₄.₀ In ₂₂.₀ ± ₀.₅ at.%. Additionally, a very thin layer of presumably Cu₃(Sn,In) phase with some voids can be seen at the interface between Cu₆(Sn,In)₅ and Cu. Interestingly, it seems that the as-bonded microstructure is extremely stable and only minor changes can be observed, even after extensive solid state annealing (see Fig. 4). Some local Cu₆(Sn,In)₅ precipitates can still be detected from the sample that was bonded at 250°C and annealed at 150°C for 1000 h. Additionally, in the sample that was originally bonded at 200°C and then annealed at 150°C for 1000 h the thickness of the Cu₃(Sn,In) is still clearly below 0.₅ μm.

In order to understand the observed microstructures, the diffusion path concept can be used. The isothermal section from the Cu-Sn-In system at

![Fig. 3. As-bonded microstructures from (a) 250°C and (b) 200°C.](image)

![Fig. 4. Microstructures after initial bonding (a) at 250°C and (b) at 200°C for 1 h, and subsequently annealing at 150°C for 1000 h.](image)
250°C is presented in Fig. 5 with superimposed contact line and estimated diffusion path, which obeys the mass balance. Based on the microstructure, it can be concluded that the local nominal composition of the bond is clearly above 60 at.% Cu, i.e. the expected melting temperature of the bond is > 600°C. The isothermal section at 200°C is almost identical to that of 250°C, with the exception of a slightly smaller liquid phase area, and therefore it is not presented here.

Based on the assessed thermodynamic data from the Cu-In-Sn system it is possible to analyse the effects of In addition on the stabilities of Cu-Sn intermetallics, chemical potentials at different stable or metastable local equilibria, and thus the driving forces for diffusion and subsequent chemical reactions. The Gibbs energies at 250°C of pure Cu6Sn5 and Cu3Sn phases, together with to those of ternary ones Cu(In,Sn)5 and Cu(In,Sn), as well as binary and ternary liquid phases, are presented in Fig. 6. Note that the tie-lines in the ternary system may not be in the vertical section, therefore, the Gibbs energy values, used in Fig. 6 for illustrative purposes, are taken from the corresponding local equilibria and the IMCs are marked according to local equilibria Gibbs energy values. The equivalent chemical potentials at the binary Cu-Sn and ternary Cu-In-Sn systems are shown in Table I. These values were calculated by using the solid-state stable structures as reference states e.g. Fcc for Cu, Bct for Sn and Tetra for In.

Based on Fig. 6 and Table I it is obvious that indium has a much stronger relative stabilizing effect on the Cu6Sn5 phase than on the Cu3Sn phase. With the observed amount of dissolved indium in these IMCs, the Gibbs energy of formation for Cu6Sn5 phase has increased much more (~ 50%) than that of the Cu3Sn phase (~ 10%). Hence, the driving force (i.e. chemical potential difference) for Cu atoms to diffuse through the IMC reaction layers is drastically reduced when indium is added to the system. For example, the dotted and dash-dotted lines in Fig. 6 indicate the local Cu3Sn-Cu6Sn5 phase equilibria in binary and ternary systems, respectively. Based on these it is evident that the chemical potential difference from pure Cu to this interface is, in binary system \( \Delta m_{\text{Cu}} = 9700 \text{ J/mol} \), almost three times as large as in ternary system \( \Delta m_{\text{II}}^{\text{Cu}} = 3510 \text{ J/mol} \). Similar...
effects over the Cu₃Sn phase can also be seen with the respect to the chemical potential for Sn. Note that in the ternary system the diffusion of indium also plays a role in the reactions, as it is occupying the same sublattice with Sn in the Cu-Sn IMCs. Based on these significant effects of indium on the chemical potentials of Sn and Cu, it is not surprising that the as-bonded microstructures in the ternary Cu-In-Sn system seem to be much more stable than those in the binary Cu-Sn system. This effect is also seen at the metastable Cu-Cu₃(Sn,In) interface, where Cu₄₁Sn₁₁ does not nucleate or grow to observable thickness, even after extensive solid state annealing.

**CONCLUSION**

In this work, it has been experimentally demonstrated that by introducing In to the Cu-Sn metallurgy as an alloying element, it is possible to decrease the SLID bonding temperatures down to 200°C and achieve microstructurally stable interconnections that have a re-melting temperature above 600°C. The low bonding temperatures and reasonable processing times make the Cu-In-Sn based LT-SLID process attractive to many wafer-level bonding applications. Moreover, it would provide solutions that would not suffer from the CTE mismatch-induced residual stresses of traditional higher temperature wafer-level bonding methods. Additionally, based the assessed thermodynamic data, it was found that Indium stabilizes the liquid and Cu₆Sn₅ phases much more that the Cu₃Sn phase. Therefore, the driving force (i.e. chemical potential difference) for Cu to diffuse through the Cu3Sn phase is drastically reduced, hindering microstructural evolution. This, in turn provides high potential for enhanced long-term reliability for the interconnections; however, additional studies for mechanical reliability performance and defect formation are still required.

**ACKNOWLEDGMENTS**

This project has received funding from the ECSEL Joint Undertaking (JU) under Grant agreement No 826588. The JU receives support from the European Union’s Horizon 2020 research and innovation programme and Belgium, Germany, Netherlands, Finland, Austria, France, Hungary, Latvia, Norway, Switzerland, Israel. The authors would also like to acknowledge the Innovation Funding Agency Business Finland (formerly Tekes) for financial support. The authors acknowledge the provision of facilities as well as technical support by Aalto University at OtaNano—Nanomicroscopy Center (Aalto-NMC).

**FUNDING**

Open access funding provided by Aalto University. This study was funded by ECSEL Joint Undertaking (JU) under Grant agreement No 826588.

**CONFLICT OF INTEREST**

The authors declare that they have no conflict of interest.

**OPEN ACCESS**

This article is licensed under a Creative Commons Attribution 4.0 International License, which per-
mits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

REFERENCES

1. M. Tili, M. Paulasto-Kro¨ckel, M. Petzold, H. Theuss, T. Mootoeka, and V. Lindroos, Handbook of Silicon Based MEMS Materials and Technologies, 3rd ed. (Amsterdam: Elsevier, 2020).
2. L. Sun, M. Chen, L. Zhang, P. He, and L. Xie, J. Alloy. Compd. 816, 1 (2020).
3. I. Welch, W.J.C.J. Chan, S.-H.L.S.-H. Lee, N. Yazdi, and K. Najafi, in Proceedings of 13th International Conference on Solid-State Sensors, Actuators and Microsystems (2005), pp. 1350–1353.
4. V. Dragoi, E. Cakmak, and E. Pabo, Rom. J. Inf. Sci. Technol. 13, 65 (2010).
5. A. Duan, K. Wang, K.E. Aasmundtveit, and N. Hoivik, in 4th Electronic System-Integration Technology Conference (ESTC) (2012).
6. W.P. Lin, C. Sha, and C.C. Lee, IEEE Trans. Compon. Packag. Manuf. Technol. 2, 903 (2012).
7. C. Lee, A. Yu, L. Yan, H. Wang, J.H. He, Q.X. Zhang, and J.H. Lau, Sens. Actuat. A-Phys. 154, 85 (2009).
8. J.C. Lin, L.W. Huang, G.Y. Jang, and S.L. Lee, Thin Solid Films 410, 212 (2002).
9. B.J. Grummel, Z.J. Shen, H.A. Mustain, and A.R. Hefner, IEEE Trans. Compon. Packag. Manuf. Technol. 3, 716 (2013).
10. C.C. Lee, C.Y. Wang, and G. Matija sevic, IEEE Trans. Compon. Packag. Hybrid Manuf. Technol. 16, 311 (1993).
11. V. Chidambaram, C. Bangtao, G.C. Lip, and D. Rhee Min Woo, J. Electron. Mater. 43, 2498 (2014).
12. F.S. Shieiu, C.F. Chen, J.G. Sheen, and Z.C. Chang, Thin Solid Films 346, 125 (1999).
13. F. Shieiu, Z. Chang, J. Sheen, and C. Chen, Intermetallics 8, 623 (2000).
14. L. Deillol, A. Hessler-Wyser, T. Hessler, and M. Rappaz, J. Micromech. Microeng. 25, 125016 (2015).
15. Y.-C. Chen and C.C. Lee, Thin Solid Films 283, 243 (1996).
16. Q. Guo, F. Yu, H. Chen, and M. Li, J. Mater. Sci. Mater. Electron. 29, 3014 (2018).
17. J.F. Li, P.A. Agyakwa, and C.M. Johnson, Acta Mater. 58, 3429 (2010).
18. S.W. Yoon, M.D. Glover, and K. Shiozaki, IEEE Trans. Power Electron. 28, 2448 (2013).
19. K. Chu, Y. Sohn, and C. Moon, Scr. Mater. 109, 113 (2015).
20. H.P.R. Frederikse, R.J. Fields, and A. Feldman, J. Appl. Phys. 72, 2879 (1992).
21. T. Suni, H. Xu, V. Vuorinen, H. Heikkinen, S. Vahane, J. Jaakkola, P. Monnoyer, and M. Paulasto-Kro¨ckel, in Microelectronics and Packaging Conference EMPC (2013), pp. 1–5.
22. T.A. Tollefsen, A. Larsson, O.M. Løvvik, and K. Aasmundtveit, Metall. Mater. Trans. B Process. Metall. Mater. Process. Sci. 43, 397 (2012).
23. H. Xu, A. Rautiainen, V. Vuorinen, E. Österlund, T. Suni, H. Heikkinen, P. Monnoyer, and M. Paulasto-Kro¨ckel, in 5th Electronics System-Integration Technology Conference, ESTC (2014).
24. H. Xu, T. Suni, V. Vuorinen, J. Li, H. Heikkinen, P. Monnoyer, and M. Paulasto-Kro¨ckel, Adv. Manuf. 1, 226 (2013).
25. K. E. Aasmundtveit, T.T. Luu, H.V. Nguyen, R. Johanness, N. Hoivik, and K. Wang, in Electronics System-Integration Technology Conference (ESTC) (2010), pp. 0–5.
26. S. Marauska, M. Claus, T. Lisec, and B. Wagner, Microsyst. Technol. 19, 1119 (2013).
27. T.A. Tollefsen, O.M. Løvvik, K. Aasmundtveit, and A. Larsson, Metall. Mater. Trans. A Phys. Metall. Mater. Sci. 44, 2914 (2013).
28. T.A. Tollefsen, A. Larsson, M.M. Visser Taklo, A. Neels, X. Maeder, K. Høydalsvik, D.A.G.W. Brebby, and K. Aasmundtveit, Metall Mater Trans B 44, 406 (2013).
29. A. Hilton and D.S. Temple, Sensors 16, 1 (2016).
30. P. Ramm, J. Ji, Q. Lu, and M.M.V. Taklo, Handbook of Wager Bonding (New York: Wiley, 2012).
31. M. Brincker, S. Söhl, R. Eisele, and V.N. Popok, Microelectron. Reliab. 76, 378 (2017).
32. C.T. Ko and K.N. Chen, Microelectron. Reliab. 50, 481 (2010).
33. H. Liu, G. Salomonson, K. Wang, K.E. Aasmundtveit, and N. Hoivik, IEEE Trans. Compon. Packag. Manuf. Technol. 1, 1350 (2011).
34. T.T. Luu, A. Duan, K.E. Aasmundtveit, and N. Hoivik, J. Electron. Mater. 42, 3582 (2013).
35. W.L. Chiu, C.M. Liu, Y.S. Haung, and C. Chen, Mater. Lett. 164, 5 (2016).
36. F. Brem, C. Liu, and D. Raik, in 4th Electronic System-Integration Technology Conference (ESTC) (2012).
37. B.H. Kwak, M.H. Jeong, J.W. Kim, B. Lee, H.J. Lee, and Y.B. Park, Microelectron. Eng. 89, 65 (2012).
38. H.J. Van De Wiel, A.S.B. Varday, G. Hayes, H. R. Fischer, A. Lapadatu, and M.M.V. Taklo, in 4th Electronic System-Integration Technology Conference (ESTC) (2012).
39. A. Rautiainen, H. Xu, E. Österlund, J. Li, V. Vuorinen, and M. Paulasto-Kro¨ckel, J. Electron. Mater. 44, 4533 (2015).
40. A. Rautiainen, V. Vuorinen, and M. Paulasto-Kro¨ckel, Mater. Today Proc. 2, 7093 (2017).
41. A. Rautiainen, V. Vuorinen, H. Heikkinen, and M. Paulasto-Kro¨ckel, IEEE Trans. Compon. Packag. Manuf. Technol. 8, 104 (2018).
42. A. Rautiainen, G. Ross, V. Vuorinen, H. Dong, and M. Paulasto-Kro¨ckel, J. Mater. Sci. Mater. Electron. 29, 15212 (2018).
43. K. Puttlitz and K. Stalter, Handbook of Lead-Free Solder Technology for Microelectronic Assemblies (New York: Marcel Dekker, 2004).
44. S. Chen, S. Lin, and C. Yang, J. Electron. Mater. 35, 1 (2006).
45. X.J. Liu, H.S. Liu, I. Ohnuma, R. Kainuma, K. Ishida, S. Itabashi, K. Kameda, and K. Yamaguchi, J. Electron. Mater. 30, 1093 (2001).
46. W. Gierlotka, J. Electron. Mater. 41, 86 (2012).
47. S. Lin, T. Chung, S. Chen, and C. Chang, J. Mater. Res. 24, 2628 (2009).
48. J.O. Andersson, T. Helander, L. Högland, P.F. Shi, and B. Sundman, Calphad 26, 273 (2002).

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.