Graphene Heat Spreaders for Thermal Management of Nanoelectronic Circuits

Samia Subrina, Dmitri Kotchetkov and Alexander A. Balandin

Abstract — Graphene was recently proposed as a material for heat removal owing to its extremely high thermal conductivity. We simulated heat propagation in silicon-on-insulator (SOI) circuits with and without graphene lateral heat spreaders. Numerical solutions of the heat propagation equations were obtained using the finite element method. The analysis was focused on the prototype SOI circuits with the metal – oxide - semiconductor field-effect transistors. It was found that the incorporation of graphene or few-layer graphene (FLG) layers with proper heat sinks can substantially lower the temperature of the localized hot spots. The maximum temperature in the transistor channels was studied as function of graphene’s thermal conductivity and the thickness of FLG. The developed model and obtained results are important for the design of graphene heat spreaders and interconnects.

Index Terms—Graphene, heat conduction, nanoelectronics, thermal management, heat spreaders, hot spots

I. INTRODUCTION

Over many years silicon technology demonstrated continuous improvement in both performance and productivity. Silicon-on-insulator (SOI) wafers and designs offer major advantages over traditional silicon device structures such as improved electrical isolation, reduced parasitic capacitances, improved radiation hardness and higher packing density. At the same time, the buried oxide in SOI metal-oxide-semiconductor field-effect transistor (MOSFET) structures insulates the active channel from the substrate not only electrically but also thermally. As a result, the temperature rise in SOI MOSFETs can become excessive leading to performance degradation and early thermal breakdowns [1] – [3]. The down-scaling and higher circuit speeds lead to further increase in heat generation, power densities and temperature rise [4] – [5]. Efficient thermal management becomes an integral part of the device design for long-term reliability and optimum performance.

This work was supported by DARPA—SRC Focus Center Research Program (FCRP) through its Center on Functional Engineered Nano Architectonics (FENA) and Interconnect Focus Center (IFC) and by AFOSR Award A9550-08-1-0100 on Phonon Engineered Heterostructures. Samia Subrina, Dmitri Kotchetkov, Alexander A. Balandin (corresponding author; e-mail: balandin@ee.ucr.edu) are with the Department of Electrical Engineering, University of California, Riverside, CA 92521 USA (see website at: www.ndl.ee.ucr.edu).

One possible solution for removing heat from the localized hot spots is to incorporate chips with materials that have very high thermal conductivity, i.e. high-heat flux (HHF) thermal management.

Graphene, the latest of the discovered allotropes of carbon, exhibits extremely high intrinsic thermal conductivity. The room temperature (RT) thermal conductivity of the suspended graphene was determined to be ranging from 3080 - 5300 W/mK [6] – [7]. It also revealed strong flake size dependence [7] – [9]. Many studies demonstrated that quality graphene has very high electron mobility (~2×10^5 cm^2/V·s) and low resistivity (~10^-8 Ohm·m) [10] – [13]. The unique electrical and thermal properties of graphene make it a promising material for the low-noise transistors [14], electrical interconnects [15] and thermal management [6] - [9]. In this work we carry out a feasibility study of graphene applications as lateral heat spreaders.

II. MODEL FOR HEAT CONDUCTION

To evaluate the feasibility of the use of graphene for thermal management, we simulate heat propagation in SOI structures with and without graphene layers. In our model we approximate several MOSFETs as rectangular channels, separated from each other by 10 μm, which generate heat (see Fig. 1). The thicknesses of Si substrate, buried oxide layer and surface Si film are 500 μm, 100 nm and 25 nm, respectively, while their thermal conductivities are 155 Wm⁻¹K⁻¹, 1.38 Wm⁻¹K⁻¹ and 155 Wm⁻¹K⁻¹, respectively [16]. A conventional heat sink is attached to the device structure at the bottom. A graphene heat spreader layer, when used, is sandwiched between the oxide layer and Si substrate. Its two ends are attached to the side heat sinks (or otherwise connected to the bottom sink), thus forming the channel for heat escape.

The simulations were carried out with the finite element method (FEM) using COMSOL software [17]. The heat transport along graphene layers was assumed to be diffusive since the size of the layer is much larger than the phonon mean free path [6] – [9]. The heat conduction was modeled by solving numerically Fourier’s law

\[-\nabla \cdot (k\nabla T) = Q,\] (1)

where Q is the heat source, defined as the heat energy generated within a unit volume per unit time, T is the absolute
temperature and \( k \) is the thermal conductivity. The bottom surface of the substrate and the two opposite ends of the graphene heat spreader were kept at a constant temperature \( T_0 = 300 \text{ K} \). The external surfaces were modeled as insulated from environment.

III. SIMULATION RESULTS

In the simulations, the thermal conductivity of graphene or FLG was assumed to be ranging from 1000 Wm\(^{-1}\)K\(^{-1}\) to 5000 Wm\(^{-1}\)K\(^{-1}\) [8]. The decrease in the value of graphene thermal conductivity from the maximum reported for the large suspended flakes [6] can come up as a result of the flake size dependence, temperature rise and the interface contact effect [8-9]. Fig. 2 shows the calculated temperature profiles for the SOI circuit (a) without and (b) with the graphene lateral heat spreader. The temperature color scheme is indicated in the sidebars. The linear power density of each active channel was set to 0.5 W/mm. For given parameters of the structure and a number of transistors, the maximum temperature in the hot spots decreases by 70 K when graphene layers are embedded in the chip. The effect of the graphene lateral heat spreaders is more pronounced when the number of transistors increases.

In Fig. 3 we show a comparison between the temperature rise in a SOI chip with one MOSFET and a chip with seven MOSFETs. The temperature drop owing to incorporation of the single-layer graphene heat spreader is about \( \sim 23 \% \) in the seven finger chip while in the structure with one device it is \( \sim 11 \% \). The overall cooling of the device structures with the lateral heat spreaders depends on the distance between the heat generating devices, their geometry, thickness of the substrate, overall size of the chip and power dissipated in each device.

It is important to understand how the heat spreading ability of graphene or FLG layer depends on its thickness and the value of the thermal conductivity. The chip cooling with graphene under-layers is within the general approach of HHF thermal management. It might be more technologically feasible for HHF heat removal to use FLG with larger cross-sectional area instead of single layer graphene. The thermal conductivity of FLG is expected to be lower than that of graphene approaching that of bulk graphite (around \( \sim 2000 \) Wm\(^{-1}\)K\(^{-1}\) at RT along the basal plane). The mechanical and thermal properties of FLG are less subject to degradation when the layer is embedded between the oxide and the substrate.

Fig. 4 shows the simulated maximum temperature of SOI chip as a function of the thermal conductivity value and thicknesses of the heat spreader. The general trend is that the cooling becomes more efficient with the increasing thermal conductivity and thickness of the spreader owing to increasing heat flux directed away from the hot spots. Although the thermal conductivity of FLG has not been reported yet, one can expect it to be between the values measured for single layer graphene [6] and bulk graphite. Our results suggest that the lateral heat spreaders with the number of atomic planes between 3 and 10 would be efficient. This is encouraging
news for practical applications because it allows for greater flexibility with fabrication.

The thermal interface contact issue for graphene with the heat sinks is much less severe than that for carbon nanotubes owing to larger overlap area [21]. At the same time, graphene – SiO2 interfacial thermal contact resistance may produce deleterious effects on the hot remediation even if the lateral thermal conductivity is extremely high [22]. This issue requires further study in the context of graphene heat spreaders. HHF thermal management with graphene or FLG may work even better for 3-D circuits [23].

IV. SUMMARY

We carried out a feasibility study of the use of graphene as the material for lateral heat spreaders in SOI based chips. Our results show that the incorporation of graphene or FLG under the insulating layer can lead to substantial reduction in temperature of the hot spots. The efficiency of the hot spot removal with graphene depends on the specifics of the device structure and geometry. Numerical experiments suggest that FLG heat spreaders may be technologically more feasible than single layer graphene. The obtained results can lead to a new type of HHF thermal management of nanoelectronic circuits.

REFERENCES

[1] P. G. Mautry and J. Trager, “Investigation of self-heating in VLSI and ULSI MOSFET’s,” Proc. 1990 IEEE Conf Microelectronic Test Structures, pp. 221-226, Mar. 1990.
[2] L. I. McDaid, S. Hall, W. Eccleston, and I. C. Alderman, “Monitoring the temperature rise in SOI transistors by measurement of leakage current,” Proc. 1991 IEEE Int. SOI Conf, pp. 28-29, Oct. 1991.
[3] L. T. Su, J. E. Chung, D. A. Antoniadis, K. E. Goodson, and M. I. Flik, “Measurement and modeling of self-heating in SOI MOSFETs,” IEEE Trans. Electron Devices, vol. 41, pp. 69-75, Jan. 1994.
[4] E. Pop, S. Sinha and K. E. Goodson, “Heat generation and transport in nanometer scale transistors,” Proc. of IEEE, vol. 94, Aug. 2006.
[5] C. Feigna, Y. Yang, E. Sangiorgi and A. G. O’ Neill, “Analysis of self-heating effects in ultrathin-body SOI MOSFETs,” IEEE Trans. Electron Devices, vol. 55, pp. 233-244, 2008.
[6] A. A. Balandin, S. Ghosh, W. Bao, I. Calizo, D. Teweldebrhan, F. Miao, C. N. Lau, “Superior thermal conductivity of single-layer graphene,” Nano Lett., vol. 8, pp. 902-907, Mar. 2008.
[7] S. Ghosh, I. Calizo, D. Teweldebrhan, E. P. Pokatilov, D. L. Nika, A. A. Balandin, W. Bao, F. Miao, and C. N. Lau, “Extremely high thermal conductivity of graphene: Prospects for thermal management applications in nanoelectronics,” Appl. Phys. Lett., vol. 92, p. 151911, Apr. 2008.
[8] D. L. Nika, E. P. Pokatilov, A. S. Askarov and A. A. Balandin, "Phonon thermal conduction in graphene: Role of Umklapp and edge roughness scattering," Phys. Rev. B 79, p. 155413, Apr. 2009.
[9] D. L. Nika, S. Ghosh, E. P. Pokatilov and A. A. Balandin, "Lattice thermal conductivity of graphene flakes: Comparison with bulk graphite," *Appl. Phys. Lett.*, vol. 94, p. 203103, May 2009.

[10] S. V. Morozov, K. S. Novoselov, M. I. Katnelson, F. Schedin, D. C. Elias, J. A. Jaszczak, and A. K. Geim, “Giant intrinsic carrier mobilities in graphene,” *Phys. Rev. Lett.*, vol. 100, p. 016602, Jan. 2008.

[11] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, M. I. Katsnelson, I. V. Grigorieva, S. V. Dubonos, A. A. Firsov, “Two-dimensional gas of Dirac fermions in graphene,” *Nature*, vol. 438, pp. 197-200, Nov. 2005.

[12] Y. Zhang, Y.-W. Tan, H. L. Stormer, P. Kim, “Experimental observation of the quantum Hall effect and Berry’s phase in graphene,” *Nature*, vol. 438, pp. 201-204, Nov. 2005.

[13] J. H. Chen, C. Jang, S. Xiao, M. Ishigami and M. S. Fuhrer, “Intrinsic and extrinsic performance limits of graphene devices on SiO2,” *Nature Nanotech.*, vol. 3, pp. 206-209, Apr. 2008.

[14] Q. Shao, G. Liu, D. Teweldebrhan, A. A. Balandin, S. Rumyantsev, M. Shur, D. Yan, “Flicker noise in bilayer graphene transistors,” *IEEE Electron Device Lett.*, 30, p. 288, Mar. 2009.

[15] Q. Shao, G. Liu, D. Teweldebrhan, A. A. Balandin, “High-temperature quenching of electrical resistance in graphene interconnects,” *Appl. Phys. Lett.*, vol. 92, p. 202108, May 2008.

[16] M. Shamsa, P. M. Solomon, K. A. Jenkins, A. A. Balandin, W. Haensch, “Investigation of thermal crosstalk between SOI FETs by the subthreshold sensing technique,” *IEEE Trans. Electron Devices*, vol. 55, pp. 1733-1740, Jul. 2008.

[17] http://www.comsol.com

[18] J. Hass, R. Feng, T. Li, X. Li, Z. Zong, W.A. de Heer, P.N. First, E.H. Conrad, C.A. Jeffrey, C. Berger, “Highly ordered graphene for two dimensional electronics,” *Appl. Phys. Lett.*, vol. 89, 143106 (2006).

[19] F. Parvizi, D. Teweldebrhan, S. Ghosh, I. Calizo, A.A. Balandin, H. Zhu and R. Abbaschian, “Properties of graphene produced by the high pressure – high temperature growth process,” *Micro & Nano Letters*, vol. 3, 29 (2008)

[20] G. Liu, W. Stillman, S. Rumyantsev, Q. Shao, M. Shur, and A. A. Balandin, “Low-frequency electronic noise in the double-gate single-layer graphene transistors,” *Appl. Phys. Lett.*, vol. 95, 033103 (2009).

[21] A.A. Balandin, D. Kotchetkov and S. Ghosh, “Lateral graphene heat spreaders for electronic and optoelectronic devices and circuits”, UC Case No.: 2008-781-2; U.S.A. patent appl. No. 1192-01-PA-H.

[22] C. Bachmann and A. Bar-Cohen “Hotspot remediation with anisotropic thermal interface materials,” Proceedings, *IEEE Itherm Conference*, Orlando, Florida, May 2008.

[23] See the concept overview in A.A. Balandin, “New Materials and Designs can Keep Chips Cool,” invited feature, *IEEE Spectrum*, October, 2009, p. 29 or at IEEE Spectrum we-site: http://www.spectrum.ieee.org/semiconductors/materials/better-computing-through-cpu-cooling/0