Nanoseconds Timing System Based on IEEE 1588 FPGA Implementation

D. Pedretti, M. Bellato, R. Isocrate, A. Bergnoli, R. Brugnera, D. Corti, F. Dal Corso, G. Galet, A. Garfagnini, A. Giaz, I. Lippi, F. Marini, G. Andronico, V. Antonelli, M. Baldoncini, E. Bernieri, A. Brigatti, A. Budano, M. Buscemi, S. Bussino, R. Caruso, D. Chiesa, C. Clementi, X. F. Ding, S. Dusini, A. Fabbri, R. Ford, A. Formozov, M. Giammarchi, M. Grassi, A. Insollia, P. Lombardi, F. Mantovani, S. M. Mari, C. Martellini, A. Martini, E. Meroni, L. Miramonti, S. Monforte, P. Montini, M. Montuschi, M. Nastasi, F. Ortica, A. Paoloni, E. Previtali, G. Ranucci, A. C. Re, B. Ricci, A. Romani, G. Salamanna, F. H. Sawy, G. Settanta, M. Sisti, C. Sirignano, L. Stano, V. Strati, G. Verde

On Behalf of the JUNO Collaboration

Abstract—Clock synchronization procedures are mandatory in most physical experiments where event fragments are readout by spatially dislocated sensors and must be glued together to reconstruct key parameters (e.g., energy, interaction vertex etc.) of the process under investigation. These distributed data readout topologies rely on an accurate time information available at the frontend, where raw data are acquired and tagged with a precise timestamp prior to data buffering and central data collecting. This makes the network complexity and latency, between frontend and backend electronics, negligible within upper bounds imposed by the frontend data buffer capability. The proposed research work describes an FPGA implementation of IEEE 1588 Precision Time Protocol (PTP) that exploits the CERN Timing, Trigger and Control (TTC) system as a multicast messaging physical and data link layer. The hardware implementation extends the clock synchronization to the nanoseconds range, overcoming the typical accuracy limitations inferred by computers Ethernet based Local Area Network (LAN). Establishing a reliable communication between master and timing receiver nodes is essential in a message-based synchronization system. In the backend electronics, the serial data streams synchronization with the global clock domain is guaranteed by an hardware-based finite state machine that scans the bit period using a variable delay chain and finds the optimal sampling point. The validity of the proposed timing system has been proved in point-to-point data links as well as in star topology configurations over standard CAT-5e cables. The results achieved together with weaknesses and possible improvements are hereby detailed.

Index Terms—timing system, synchronization, frontend electronics, hardware, FPGAs, eye diagram.

I. INTRODUCTION

THE context of the proposed research work is the Jiangmen Underground Neutrino Observatory (JUNO) [1][2]. The timing system is an essential part of this experiment, indeed, to precisely determine the energy and the interaction vertex of incident neutrinos, the charge information coming from the 18000 photomultipliers (PMTs) surrounding the central detector must be associated with a precise time information. The JUNO readout architecture foresees the frontend electronics, hereby represented by the Global Control Unit (GCU) card, to be installed underwater, close to the PMTs [3]. The heart of the frontend electronics is an FPGA that handles data digitization, data buffering, data readout, slow control and monitoring, trigger generation and synchronization with the backend electronics. Trigger requests generated by different channels are asynchronous and independent events that must be attached with a timestamp in order to be correctly processed by the central trigger system. The central trigger system collects trigger requests coming from all the readout channels and generates trigger validations. The trigger validation is essentially a data readout request delivered to all the GCUs with the goal of collecting data fragments in a time window centered around a center_time parameter specified.
in the request message. The center time must be univocally interpreted by the central trigger system and by all the GCUs. This evidences how the distributed nature of the data readout demands for a synchronization system whose primary task is to handle an accurate time distribution from the central timing and trigger system to all the frontend cards. The trigger synchronization accuracy demanded is ± 16 ns.

A. Different Approaches to Synchronization

There are essentially two different approaches to synchronization widely used in physics experiments: event-based synchronization and time-based synchronization [4]. Both are valid solutions that emphasize different concepts of synchronization and both potentially lead to an accuracy in the sub-ns range, upon precise delay and asymmetry measurement and compensation.

1) Event-based Synchronization: The main task of an event-based timing system is to deliver reliable, fixed and low latency control messages to all the nodes reached by the synchronization network. An example of event-based synchronization is the Micro-Research Finland (MRF) timing system [5]. In this topology, the event generator is the only holder of the global time information and it converts the scheduled timing events in optical signals delivered through a deterministic network to an array of event receivers. Each receiver converts the received event codes to synchronized digital output pulses. The automatic delay measurement and compensation is a key feature to achieve a sub-ns resolution.

2) Time-based Synchronization: The primary task of a time-based timing system is to handle an accurate time distribution and clock synchronization. The precision time protocol, defined in the IEEE 1588-2008 standard, is an example of time-based synchronization since it relies on an accurate copy of the global time held in thousands of timing receiver nodes [6]. The accuracy of a PTP software implementation over a standard Ethernet LAN rarely extends in the sub-µs range.

White Rabbit (WR) timing system is an example of time-based synchronization that exploits the IEEE 1588-2008 standard and extends the timing resolution to the sub-ns range featuring a 1000 base-LX Synchronous Ethernet over single-mode optical fiber and implementing a phase tracking system based on a Digital Dual-Mixer Time Difference (DDMTD) phase detection [7].

II. THE JUNO SYNCHRONIZATION SCHEME

The choice of the timing system to be used depends on which services are demanded to the synchronization system and on the data readout architecture. In JUNO, the main task of the timing system is to generate an accurate copy of the global time at the backend and frontend levels of the readout architecture as shown in Figure 1. The Central Trigger and Timing System (CTS) holds the global time to be distributed to all the timing receivers. The backend electronics cards (BECs) are integrated into the White Rabbit network that may provide a sub-ns synchronization with the CTS. The global clock signal must be distributed from the BECs to the frontend cards that count the time locally. Every local count will experience an offset with respect to the global time counter since the start of the counting is not synchronized among GCUs. This offset must be measured and corrected.

The WR network ends at the BEC level and cannot extend to the frontend electronics since the potting of underwater electronics imposes tight constraints on the number of communication channels between the BEC and each GCU as well as on the communication medium. The JUNO collaboration did not envisage the use of optical fibers underwater and the adoption of WR on copper cables would nullify the benefits of the phase tracking procedure foreseen by WR, degrading its resolution. The communication medium between BEC and GCU, on which is based this research work, is restricted to a couple of 80 m long twisted pairs in a CAT-5e cable.

The first clock alignment proposal was a synchronous reset pulse to be sent from the CTS to all the GCUs. This solution has been discarded since the delay calibration and compensation over asymmetric communication media, like the CAT-5e cable, needs special hardware to be accomplished. Moreover, the synchronous reset solution is not selective and it would preclude the possibility to execute the clock alignment procedure runtime. If for any reason, one channel loses the synchronization, the operator should exclude that channel from the data readout until the next run of the experiment.

The offset correction mechanism between backend and frontend electronics, object of this paper, is based on three pillars:

- an hardware implementation of the IEEE 1588-2008 standard;
- clock syntronization based on the clock data recovery (CDR) strategy;
- the implementation of a full duplex and deterministic latency communication link layer between BEC and GCU over two copper twisted pairs.

The paper details the advantages and disadvantages of the proposed solution supported by the experimental results achieved.
III. PTP THEORY AND SYNCHRONIZATION PERFORMANCES

A. Clock Offset Correction Mechanism

IEEE 1588-2008 standard defines a protocol for precise clock synchronization applicable to systems that implement a multicast communication model between the master and the timing nodes. In JUNO, assuming a messaging exchange capability, the idea is to exploit the delay request-response mechanism measurement defined in the IEEE 1588-2008 standard to compensate for the offset error between backend and frontend electronics. Figure 2 shows the protocol implemented. The follow-up message is not strictly necessary and is not used in the proposed solution. \( t_{1,g} - t_{1,l} \) is the clock offset to be measured and compensated. The offset measurement procedure is accomplished in eight steps:

1) The master records the current timestamp \( t_{1,g} \) and sends to the slave a synch messages containing the timestamp \( t_{1,g} \).
2) The slave records the reception time \( t_{2,l} \). The slave computes: \( t_{1,g} - t_{2,l} = offset - delay_{ms} \) where \( delay_{ms} \) is the transmission delay from master to slave.
3) The slave sends a delay request message, without payload, to the master and records the transmission time \( t_{3,l} \).
4) The master records the reception time \( t_{4,g} \).
5) The master sends back a delay message containing \( t_{4,g} \) value.
6) The slave, upon receipt of the delay_resp message computes: \( t_{4,g} - t_{4,l} = offset + delay_{sm} \).
7) Now, with the assumption: \( delay_{ms} = delay_{sm} \), the offset can be computed using (1):
\[
offset = \frac{(t_{1,g} - t_{2,l}) + (t_{4,g} - t_{4,l})}{2}
\] (1)

8) The slave corrects its clock accordingly.

The master individually addresses the offset correction procedure to each slave. The procedure is periodic, thus ensuring clock alignment during the run of the experiment and offering the possibility to check the synchronization status of all the GCUs. Frequent offset corrections are indicative of problems and the corresponding GCU should be brought offline for diagnosis and firmware maintenance.

B. PTP Performances and Limiting Factors

The offset correction mechanism highlights the sources of error that potentially bound the clock alignment accuracy:

- The protocol does not specify the clock frequency; lower-frequencies lead to poorer time resolutions.
- Timestamping is a time critical operation. Hardware-assisted timestamping is required to achieve time synchronization in the ns range.
- The synchronization over standard Ethernet LAN rarely goes beyond the µs of accuracy due to packet latency in the Ethernet network that is traffic dependent. The best performances of PTP over Ethernet are usually achieved with the Deterministic Ethernet, a communication technology that uses time scheduling to ensure a bounded and low latency transmission of the critical scheduled messages. The proposed timing system and the results described in this paper rely on a deterministic latency for each of the 18000 channels; PTP accounts for differences in these latencies.
- Like all message-based synchronization protocols, PTP time accuracy is degraded by asymmetry. Asymmetry usually originates from the physical medium and from the implementation of the data link layer. The assumption \( delay_{ms} = delay_{sm} \) is not true in presence of asymmetry. Specifically, the time offset error is 1/2 of the asymmetry.

C. Advantages of a Digital Implementation

Hardware-assisted implementations of PTP over Ethernet exist and prove that performing in hardware specific tasks leads to tight time synchronization [8]. If the assumption of a perfect symmetry holds, the theoretical resolution of a fully digital implementation of PTP is ± one clock period as shown by the temporal diagram of Figure 3. The time is implemented in the form of a digital counter that counts the periods of the clock signal. The local time, prior to the clock alignment procedure, differs from the global time by a random phase difference \( \phi \). This phase difference \( \phi \) is mainly determined by the transmission latency. The PTP by construction cannot resolve
ϕ, whose measurement is usually done via phase tracking systems (e.g. the DDMTD phase detection in WR). In the proposed timing system ϕ is unknown but in principle, without variations of the cable length, it is invariant with a standard deviation imposed by the jitter.

Two numerical examples of the offset correction are given in Figure 4 and Figure 5. The red arrows represent the synch and delay req messages. The timestamps are registered on the clock rising edges that coincide with the messages transmission and/or reception. From these examples, we can deduce that with a 250 MHz global clock frequency the expected synchronization accuracy will be ± 4 ns.

Figure 6 shows one more example with a different ϕ that leads to a final configuration with the local count slightly lagging the global time. The picture also highlights the serial data synchronization issue and its impact on the time accuracy.

As explained later in the paper, in the backend electronics, the input data stream have to be synchronized with the global clock domain. Indeed, if the data transition, indicated by the green arrowhead, is too close to the clock rising edge, an ambiguity in the received timestamp may arise due to timing violations. $t_{\text{req}}$ might be 403, blue arrow, and the computed offset would be 23.5. Afterward, the division by two, implemented with a 1-bit right shift operation, rounds down the offset to 23. Any asymmetry contribution less than 2 clock periods does not affect the synchronization correctness.

IV. TIMING SYSTEM IMPLEMENTATION

A. TTC as Physical and Data Link Layer

PTP relies on a multicast communication model that ensures bidirectional and asynchronous messaging between master and slaves. Ethernet is the mostly used interconnection model but PTP is not limited to Ethernet. The interconnection system proposed exploits a couple of twisted pairs, in a CAT-5e cable, as a transmission medium between the master (BEC) and each of the 48 slaves connected to it (GCU). An overview is given in Figure 7.

The physical and data link layers are based on the CERN’s timing, trigger and control system concept [9]. The TTC encoder and decoder implement a simple data link layer whose primary tasks are framing and error checking and correction with the Hamming codes. It does not implement data flow control and handshaking mechanisms. Two communication channels are time division multiplexed (TDM). Channel A is reserved for future delay calibration developments while channel B is used to encode broadcast commands consisting of 16-bit frames decoded by all receivers, and, individually addressed commands consisting of 42-bit frames. These long frames contain a header, the receiver identification number, the receiver internal address and data fields. At the physical layer, data is BiPhase Mark encoded (BMC) to ensure a DC balanced transmission and a self-clocking solution.

The network and transport layers, with reference to the standard Ethernet stack, are not provided by the TTC system whose aim is to implement a simple, deterministic and low latency bidirectional communication channel between BEC and GCU. The TTC model satisfies the requirements of the
trigger system, timing system, and the serial link synchronization system (delay control in the figure). The trigger request and validation messages have the highest priority since their latency must be bounded, with the upper bounds imposed by the frontend data buffer capability.

B. Clock Syntonization

The JUNO timing system foresees the global clock signal to be distributed to the frontend nodes as encoded information in the TTC messages. The local clock in any GCU refers to the syntonized copy of the global clock recovered from the data stream generated by the master. The syntonization is based on a clock and data recovery Integrated Circuit (IC) that guarantees that any local clock is locked in frequency with the global clock. This makes the slaves immune to medium and long term frequency drifts that manifest as a linearly increasing phase difference and a cumulative error on the local time count.

C. PTP Digital Design Overview

A complete overview of the digital circuit that implements the offset correction mechanism is given in Figure 8. This timing system requires the availability of two FPGAs (one in the backend card and one in the frontend card) and a full duplex communication channel between the two. The choice of the communication medium bounds the maximum admissible distances between master and slave nodes. The proposed design is based on a CAT-5e unshielded twisted pair (UTP) cable, therefore, the maximum distance is about 100 m with the support of two cable driver-receiver couples. The expected data rate of 250 Mbps is well in the range of the high range (HR) general purpose I/O pin capability of the chosen FPGA, thus freeing the design of the communication physical layer from the usage of dedicated transceivers with a consequent reduction of the power consumption. The VHDL code is generic and might be synthesized for any FPGA manufacturer just replacing the I/O buffers and the clock management tiles with those provided for the family chosen. The test setup implemented exploits a Xilinx's Kintex-7 XC7K160T but the design fits comfortably in a smaller size and lower power FPGA. During the tests, the global clock signal has been emulated with a free running oscillator. After the integration in the WR network, it will be provided by the WR PTP core. Each frontend board recovers the global clock with the CDR and counts it locally. The CDR output data and clock buffers introduce a fixed latency (source of asymmetry) that has been measured using the Xilinx's ChipScope debug tool and compensated thanks to the programmable coarse delay input stage of any TTC decoder. The offset correction protocol and messages flow have been conceived as a couple of master-slave finite state machines (FSMs). The CERN’s internal release of the TTC decoder and encoder cores have been revised and optimized to accommodate the custom timing system requirements. The TTC has no handshaking mechanism, therefore, the PTP master and slave cores implement a watchdog that takes back the FSM to idle state in case that a message is not correctly delivered and the offset correction procedure stalls. The PTP master scheduler follows a round-robin algorithm to...
address the synchronization procedure to the timing receiver nodes sequentially. The synchronization cycle is periodical.

V. SERIAL LINK SYNCHRONIZATION

The serial link synchronization procedure addresses the marginal capturing into the FPGAs and it is crucial to establish a reliable communication channel between backend and frontend electronics [10]. As shown in Figure 9 in the frontend electronics the CDR chip automatically locks on the input data stream and tracks the phase of the input data in order to shift the recovered clock to the best sampling point minimizing the possibility of having the marginal capturing phenomena. Figure 10 shows the recovered clock together with its jitter histogram and the data eye diagram. As visible the setup and hold times are met and the cycle-to-cycle jitter standard deviation is 3.4 ps.

In the backend electronics, the 250 Mbps low-voltage differential signaling (LVDS) serial data streams synchronization is more complex since 48 data streams in different phase relationship must be synchronized with the global clock domain to minimize the risk of marginal capturing that may compromise the communication stability. Techniques normally adopted to minimize the probability of metastability in digital designs, like synchronization registers, are not a feasible solution when the important information lies in a sequence of bits. The issue has been addressed using a cascade of 4 programmable fine delay primitives, IDELAYE2 (ODELAYE2 primitives cannot be cascaded because their output drives the corresponding I/O block and cannot be routed to the internal FPGA logic). Each IDELAYE2 primitive is a 31-tap wraparound selectable delay with a calibrated tap resolution of about 78 ps. This fine delay block is placed at the output of the TTC encoder in any frontend board, and its tap count is remotely incremented/decremented from the master calibration procedure running in the backend FPGA. The maximum delay of the chain amounts to about 9.6 ns, enough to scan two complete bit periods. The data stream input to the backend FPGA is delayed incrementally in steps of 78 ps and plotting the TTC frame error count versus the tap count one can get the information about the eye opening and the best sampling point as illustrated in Figure 11. Running at 250 Mbps the expected data eye width is 4 ns that correspond to about 51 taps. The clock synchronization procedure cannot start until this calibration is completed and the channel is error free. Establishing a reliable bidirectional communication between the master and all the timing receiver nodes is essential in a 18000 channels setup.

VI. CLOCK SYNCHRONIZATION PROCEDURE AND RESULTS ACHIEVED

The clock synchronization solution proposed has been tested and fully characterized in a test setup composed by one master and three timing receiver nodes. In sequence, these are the main steps to get an accurate copy of the global time at frontend level:

- power up the BEC and GCUs boards. The power up sequence of the boards is not a concern.
- The BEC card locks with the global clock signal and starts to count the global time and broadcasts periodical idle commands.
- Each GCU locks to the recovered global clock copy and starts counting the time locally.
- Each GCU starts the channel identification procedure necessary to decode the TTC commands. As soon as an idle command is correctly decoded, the channel aligned flag is set to '1'.

![Fig. 9. Serial data streams synchronization](image1)

![Fig. 10. 250 MHz clock recovered on the GCU, CDR data output eye diagram and jitter measurement.](image2)

![Fig. 11. Bathtub plot of the LVDS serial data stream capturing.](image3)
• The BEC broadcasts to all GCUs an error reset command. Upon having decoded the error reset command, all the TTC decoders into the frontend boards are expected to be error free.
• Enable the serial link synchronization procedure.
• Check that all the communication channels are error free.
• Enable the clock synchronization procedure in the master and in all GCUs.
• Once enabled, the offset correction mechanism is periodic.

The outcome of the offset correction procedure has been verified using an oscilloscope as an external observer. The backend and frontend boards have been programmed to generate a pulse at a scheduled time, and, the output pulses observed with the oscilloscope are shown in Figure 12. The pulses are aligned within 1 ns. As expected there is no control on the phase relation between the global clock signal and the local clock signals.

The test has been repeated with three cables of different length to reproduce a condition similar to the final installation on the field. The result is shown in Figure 13. The time accuracy achieved is well within the requirements of ±16 ns, but, the time offset of the GCU2 is slightly larger than the 250 MHz recovered clock period. The offset error is induced by the asymmetry [11]. The only source of asymmetry in the design (not compensated) is the CAT-5e copper cable. Typical propagation delay for CAT-5e UTP is in the order of few ns per meter and the standard specifies that a 100 m cable might have a delay skew between pairs up to 50 ns, due to the different twist rate. Figure 14 displays the cable analysis performed on the 80 m and the 50 m cables used to test the timing system. The asymmetry between the pairs 1,2 and 3,6 of the 80 m cable is 10 ns. This asymmetry generates the clock period offset error observed. Without any compensation mechanism, the offset error introduced by the cable asymmetry may be up to 25 ns. In this worst case scenario, the local clock would be out of specification.

A. Accuracy Improvements

The compensation of the asymmetrical latency introduced by the cable is necessary to claim a time resolution of ±4 ns using copper cables.

In a context like JUNO where cable layout cannot be changed after installation, asymmetry could be measured at the cable supplier premises and then manually compensated using coarse and fine delay primitives included in the firmware.
Dedicated hardware support in frontend and backend cards could provide the possibility of swapping transmit and receive paths, hence allowing an automatic measurement of cable length imbalance and consequent compensation [12].

Where applicable, the digital implementation of PTP will benefit a lot from a TTC optical distribution. The communication medium asymmetry would then be negligible obtaining a ± 4 ns timing system over an extended transmission range.

### VII. Conclusion

A fully hardware implementation of PTP for offset measurement and compensation has been developed and tested. The digital design proposed includes the TTC system as physical and data link layer to realize a fully duplex and deterministic latency communication channel between master and slaves and enables the synchronization of thousands of timing receiver nodes with a precision of ± one clock period. The test setup described in the paper is based exclusively on the presence of the FPGA technology on the backend and on the frontend electronics, with a communication medium consisting of a standard CAT-5e UTP cable. The results achieved confirm that the implemented timing system is a cost effective solution to extend the time accuracy to ± 4 ns without complex calibration procedures. The fully hardware design together with the deterministic multicast communication system gets rid of the asymmetries introduced by classical PTP software implementations over standard Ethernet networks with the consequent performance improvements. The only source of asymmetry of the proposed timing system is the physical medium that, if not compensated, may cause offset errors.

### REFERENCES

1. G. Ranucci, *Status and prospects of the JUNO experiment*. IOP Conf. Series: Journal of Physics: Conf. Series 888 (2017) 012022. DOI: 10.1088/1742-6596/888/1/012022.
2. M. Grassi, *Charge reconstruction in large-area photomultipliers*. IOPscience JINST 13 P02008, 2018. DOI: 10.1088/1748-0221/13/02/P02008.
3. D. Pedretti, *The Global Control Unit for the JUNO front-end electronics*. Proceedings of TIPP2017, May 22-26 2017, Beijing.
4. A.A. Söderqvist, N. Claesson et al, *Comparison of Synchronization Layers for Design of Timing Systems*. THPPC102, Proceedings of ICALEPCS 2013, San Francisco, CA, USA, ISBN 978-3-95450-139-7.
5. (2018, June), *The Micro-Research Finland Oy website*. Available: http://www.mrf.fi/
6. IEEE Instrumentation and Measurement Society, *IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control System*. IEEE Std 1588-2008. DOI: 10.1109/IEEESTD.2008.4579760.
7. (2018, June), *The White Rabbit Project website*. Available: http://white-rabbit.web.cern.ch/
8. Texas Instruments, *AN-1728 IEEE 1588 Precision Time Protocol Time Synchronization Performance*. Application Report, SNLA098A Rev. April 2013.
9. S. Baron, *Timing, Trigger and Control (TTC) systems for the LHC*. Website. Available: http://tic.web.cern.ch/TTC/intro.html
10. Texas Instruments, *design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Data Interface with FPGA*. Application Report SLAA592A, June 2013, Rev. May 2015.
11. N. Simanic, *Compensation of Asymmetrical Latency for Ethernet Clock Synchronization*. 2011 IEEE ISPCS, DOI: 10.1109/ISPCS.2011.6070151.
12. L. Huang, *Compensation for Asymmetry of Physical Line*. Mar. 2011, 802.1 AVB, 201103 IEEE 802 plenary.