Resistive threshold logic

A. P. James, L.V.J. Francis and D. Kumar

Abstract

We report a resistance based threshold logic family useful for mimicking brain like large variable logic functions in VLSI. A universal Boolean logic cell based on an analog resistive divider and threshold logic circuit is presented. The resistive divider is implemented using memristors and provides output voltage as a summation of weighted product of input voltages. The output of resistive divider is converted into a binary value by a threshold operation implemented by CMOS inverter and/or Opamp. An universal cell structure is presented to decrease the overall implementation complexity and number of components. When the number of input variables become very high, the proposed cell offers advantages of smaller area and design simplicity in comparison with CMOS based logic circuits.

1 Introduction

Logic gates implement boolean algebraic expressions obtained from truth tables. Increase in functional requirements of digital IC’s such as in microprocessors and ASIC’s results in complex logic state implementations. A complex set of logic states when represented as a truth table would have large number of input and output variables. As the number of input variables increases, it is often not possible to manually reduce the boolean logic expressions to reduce the number of components required for its implementation. The most common approach to reduce the number of components required with a large number of variables is by using logic minimisation based on prime implicant logics. Techniques such as Karnaugh map\[1\], QuineMcCluskey\[2\], Petrick’s method, Buchberger’s algorithm \[3\] and Espresso minimization algorithm \[4\], are the widely used approaches. However, when the number of inputs increases significantly, logic minimisation methods become inefficient. In addition, implementations using existing logic families become challenging as they are often restricted by the gate delays, the number of inputs and the number of components.

The common approach employed to implement boolean algebra with a large number (>10) of variables, is to apply the minimization techniques for standard gates with a limited number of inputs (<10). This always results in more number of circuit components than that was possible with gates that could support as many number of inputs as the number of variables. In addition to this issue, the number of components required to implement a gate vary from one boolean
logic to another, which results in increased structural complexity and results in increased investment in production scale verification and testing cycles.

Generic digital circuits such as a single $2^n$ to 1 multiplexer can be used to implement $n$-input boolean logic function in canonical sum-of-products form. As the number of inputs to the multiplexer increases, a typical AND-OR logic would have large number of inputs per gate for its implementation. In order to implement large variable boolean logic functions such as using multiplexers, we introduce the concept of resistance threshold logic that minimises number of components and design complexity. The proposed resistive threshold logic is made up of a resistive divider and a threshold logic circuit. The idea of such an analog-binary cell is inspired from the implementation challenges of the long established theory and practices of neuron cell modelling and logic circuits [5]. Conventional neuron inspired logic gate implementations [6] are complex due to the requirements of multi-valued weights and neuron like threshold functions. In addition, they fail to meet the original aim of having large input logic gates useful for mimicking brain like logic functions. In contrast, the resistive threshold logic is aimed to be simple in structure having the ability to realise large variable logic functions, and is intended to be used as a new standard cell universal logic family with a possible ability to mimic brain logic.

2 Proposed Cell

Figure 1: The circuit diagram of the proposed resistive divider boolean logic cell that consists of a two input resistive divider and a variable threshold CMOS inverter is presented.

The proposed logic cell shown in Fig. 1 consists of a resistive divider and a variable threshold inverter. In contrast to the earlier reported work on cognitive memory network [7], in this work, we propose a significantly different configuration, implementation and application of the structurally similar and conceptually different cell. The input to the resistive divider are the digital values that can be equated to the logic inputs of a digital logic gate. Based on the output of the resistive divider and a predefined inverter threshold, we propose to implement the basic boolean logic functions. The selection of the threshold and the use of resistive logic in designing a generalized logic cell is the primary contribution of this research.
An $N$-input resistance divider circuit consists of $N$ input resistors $R_i$ and one reference resistor $R_0$. The output voltage $V_0$ for $N$-input voltages $V_i$ can be represented as $V_0 = \sum_{i=1}^{N} \frac{V_i}{R_i} / (\frac{1}{R_0} + \sum_{i=1}^{N} \frac{1}{R_i})$. The inputs $V_i$ have either of the two logical levels $V_H$ or $V_L$, representing a binary logic [1,0]. We keep equal values to $R_i$s and $R_0 = mR_i$, which results in: $V_0 = \sum_{i=1}^{N} \frac{V_i}{\frac{1}{R_0} + \frac{1}{R_i}}$.

A straightforward approach to implement resistors is by using semiconductor resistors. Semiconductor resistors consist of a resistive body that is surrounded by an insulator often developed over a substrate, and two terminal contacts implemented using conductive metallic strips. The value of semiconductor resistance can be obtained from the expression, $\rho L / x_j W$, where $\rho$ is the resistivity, $L$ is the length, $x_j$ is the layer thickness and $W$ is the width of the resistive body.

![Figure 2: The impact of change in input resistance on the output voltage $V_0$ of the resistive divider is graphically illustrated. The results are demonstrated for 100 input resistive divider, with each line showing the relative change in $V_0$ for the corresponding number of resistors are uniformly perturbated within a ±10% tolerance level of resistor values. Note: here we keep $V_i = 1.$](image)

A concern while using resistance devices (such as semiconductor resistors) is the impact of change in resistance value due to second order implementation effects, such as improper junctions and defects. Figure 2 shows a simulated study of the impact of change in resistance values on the output voltage of a resistive divider circuit. It is assumed here that the changes in the resistor values are limited within a tolerance level of ±10% of the actual resistive values. It can be seen that a maximum of ±10% resistive values introduces only about 0.0894% change in output voltage, which makes the practical implementation of the resistive divider feasible even under realistic conditions. While using semiconductor resistors, when the number of inputs increase, the leakage current through the semiconductor resistance becomes prohibitively high. This drawback is overcome by replacing semiconductor resistors with memristors [8], which has negligible amount of leakage current.

The proposed resistive divider circuit uses the memristor modeled by HP [8]. The device has a thin film of titanium dioxide (TiO$_2$) sandwiched between two platinum terminals. The titanium dioxide layer is doped on one side with oxygen vacancies, TiO$_{2-x}$. The doped region has lower resistance than that
of the insulated undoped region. The boundary between doped and undoped region determines the effective resistance of the device. Let $D$ be the total width of the TiO$_2$ layer and $W$ be the width of the doped TiO$_2$ layer. When a positive voltage is applied at the doped side, the oxygen vacancies moves towards the undoped region, increasing the width of the doped region, $W$ and hence the effective resistance of the memristor decreases. The effective resistance $M_{eff}$ of the memristor is $M_{eff} = \frac{W}{D}R_{ON} + (1 - \frac{W}{D})R_{OFF}$, where, $R_{ON}$ (=1 kΩ) is the resistance of the memristor if it is completely doped and $R_{OFF}$ (=100 kΩ) is the resistance of the memristor if it is undoped. When input voltage is withdrawn or when there is no potential difference between the terminals, the memristor maintains the boundary between the doped and undoped region, since the oxygen ions remain immobile after removal of the input voltage. Thus the resistance will be maintained at the same value before withdrawing the input voltage. From the equation, $i = \frac{v}{M(q)}$, where $v$ and $i$ are the voltage and current across the memristor, and $M(q)$ is charge dependent resistance of the memristor, we can see that when the voltage difference across the memristor is 0, the current through the memristor is 0. If there is a reverse potential across the memristor, the width of the undoped region increases, resulting in an increase in the effective resistance of the memristor. This high resistance will block the reverse leakage current through the memristor. When the number of inputs increases, the collective forward current through the circuit does not increase significantly, since the effective resistance in the memristor is constant.

Table 1 shows the effect of increase in number of inputs on the collective current flowing through the circuit.

| Number of inputs | Current through a single memristor | Current through the potential divider circuits |
|------------------|-----------------------------------|-----------------------------------------------|
| 2                | 3.33 µA                           | 6.66 µA                                       |
| 10               | 0.909 µA                          | 9.09 µA                                       |
| 100              | 0.99099 µA                        | 9.90099 µA                                    |

Table 2 shows the truth table of the two input resistive divider logic cell when used as NAND and NOR Gates.

| Input Voltage ($V_1$) | Output Voltage ($V_2$) | $V_L$ | $V_H$ | NAND$^a$ | NOR$^b$ |
|-----------------------|------------------------|-------|-------|----------|---------|
| $V_L$                 | $V_L$                  | $V_L$ | $V_H$ | $V_H$    | $V_L$   |
| $V_L$                 | $V_H$                  | $\frac{V_L+V_H}{2}$ | $V_H$ | $V_L$    | $V_L$   |
| $V_H$                 | $V_L$                  | $\frac{V_L+V_H}{2}$ | $V_H$ | $V_L$    | $V_L$   |

$^a$ NAND threshold range $\frac{V_L}{2} < V_{th} < \frac{V_L+V_H}{2}$.  
$^b$ NOR threshold range $\frac{V_L}{2} < V_{th} < \frac{V_L+V_H}{2}$.

Table 2 shows the truth table of the two input resistive divider logic cell,
that implements the NAND and NOR gates using a predefined inverter threshold \( V_{th} \). Assuming that \( V_{dd} = 1V, V_L = 0V \) it is clear from Table 2 that if the threshold voltage of the inverter is set between 0V and 1/3V, the cell will work as NOR logic and if it is between 2/3V and 1/3V the cell will work as NAND logic. That means by varying the threshold voltage of the inverter, NAND and NOR logic can be implemented using a single cell. In general, the range of threshold voltage, \( V_{th} \) of NOR gate is \( \frac{N m V_i}{1+N m} \leq V_{th} \leq \frac{(V_H+(N-1)V_L)m}{N m+1} \), and NAND gate is, \( \frac{m(V_L+(N-1)V_H)}{(N m+1)} \leq V_{th} \leq \frac{m N V_H}{N m+1} \). To find the \( m \) value, the lower limit of NAND gate threshold range \( \frac{m(V_L+(N-1)V_H)}{(N m+1)} \) is equated to \( \frac{V_H+V_L}{2} \). Now if we assume \( V_L \) as 0V then we get the \( m \) value as \( \frac{1}{N-2} \) and we can say that the threshold voltage of NAND gate must be between \( V_H+V_L \) and \( m N V_H \).

The threshold voltage of the MOSFET is dependent on several parameters such as substrate bias voltage \( V_{bs} \), the surface potential \( \phi_s \), and substrate doping concentration [10]. The threshold voltage \( V_{tn} \) of the MOSFET can be varied by changing its substrate bias, \( V_{bs} \). The dependence of substrate bias and the threshold voltage is expressed as, \( V_{tn} = V_{tn0} + K_1(\sqrt{\phi_s} - \phi_s) + C \), where, \( V_{tn0} \) is the zero bias threshold voltage, the surface potential \( \phi_s = \frac{2k_B T}{q} \ln(\frac{N_a n_i}{N_ch N_sub}) \), \( K_1 \) is a parameter derived by considering non-uniform doping and short channel effects \( K_1 = \gamma_2 - 2K_2 \phi_s - V_{bm} \) where \( K_2 = \frac{\gamma_1 - \gamma_2}{2 \sqrt{\phi_s} \left( \sqrt{\phi_s} - \sqrt{\phi_b m} \right)} \), \( \gamma_1 \) and \( \gamma_2 \) are body bias coefficient when substrate doping concentration are equal to \( N_ch \) and \( N_sub \) respectively. \( \gamma_1 = \frac{\sqrt{p_0 N_ch}}{C_{ox}}, \gamma_2 = \frac{\sqrt{p_0 N_sub}}{C_{ox}} \) and \( V_{bm} \) is the maximum substrate bias voltage. And \( C \) shows the effect of narrow channel on threshold voltage. The threshold voltage of the inverter can be represented as, 

\[
V_{th} = \left( (V_{tn} + (V_{DD} - |V_{tp}|)) \sqrt{\frac{\mu_p W_p}{\mu_n W_n}} \right) / \left( 1 + \sqrt{\frac{\mu_p W_p}{\mu_n W_n}} \right),
\]

which shows the role of the threshold voltages of the MOSFETs in determining the threshold of the inverter.

Figure 3: The relation between Output voltage of the inverter and Output voltage of the resistive divider, for 10 input and 20 input boolean logic, when it is working as a NOR gate is shown

Fig. 3 shows the relationship between the output voltage of the resistive divider cell (input to the inverter) and the output voltage of an inverter, for
10 input and 20 input situations, when the cell is working in NOR logic. $V_0$ value when the inputs are $V_1 = 1$ and $V_2 = V_3 = \ldots V_{10} = 0$ is 0.0556V, and when $V_1 = V_2 = \ldots V_{10} = 0$ is 0, so the threshold voltage of the inverter must be between 0 and 0.0556, to work as a NOR logic. Similarly for 20 input boolean logic, the threshold voltage of the inverter must be between 0 and 0.026. This shows that if the threshold voltage of the inverter can be lowered to a very small value we can implement resistive threshold logic with large number of inputs.

In order to reduce the threshold voltage, here we introduced three inverters with three different $V_{DD}$’s. Fig. 4 shows a universal gate structure which can be used to implement AND, NAND, OR, NOR and NOT logic. For the cell to work as a NAND logic, the switches $S_1$ and $S_4$ are closed, and the output is taken from $V_{out}$. So in this case, three inverters will be enabled. To implement AND logic, the switches $S_1$ and $S_3$ are closed, and the output is taken from $V_{out}$. For the AND logic, two inverters need to be enabled. If the switches $S_2$ and $S_4$ are closed, we get a NOR logic from $V_{out}$, here only one inverter has to be enabled. If both $S_2$ and $S_3$ are closed, OR logic can be implemented, here two inverters are used. The approach shown in Fig. 4 demonstrates the concept of generalization of resistive threshold logic cell to implement the most basic boolean logic functions. To maintain practical relevance of the approach all the results reported are based on device parameters from 0.25µm TSMC process.

Note that as $V_{DD}$ decreases $V_{th}$ also decreases. When $V_{DD}$ changes the $V_{GS}$ of PMOS in the CMOS inverter will also change. As a result, in the case of the proposed cell with 10 inputs, the PMOS will be in cut off state when the input condition is $V_1 = 1$ and $V_2 = V_3 = \ldots V_{10} = 0$ and we get a low level output from the 1st inverter. Since the 1st inverter can only provide a high value of 0.25V, we use other two inverters in order to get a high value of 1V. The working of the proposed cell in Fig. 4 as a NAND or NOR gate purely rests on the values of $V_{tn}$ and $V_{th}$ of the inverter, for a given number of inputs.

![Figure 4: The circuit diagram to implement NAND, NOR, AND, OR and NOT logic functions consisting of memristive resistance divider and CMOS inverters with three different power supply values.](image)

If $V_H$ is set as 1V and $V_L$ as 0, then the threshold voltage $V_{th}$ range for NAND gate must be between 0.5V and the $V_0$ value obtained when all inputs are $V_H$. Figure 5 shows the relationship that exists between $V_{tn}$ and $V_{th}$ to implement the proposed cell as NAND gate, as the number of inputs changes from 3 to 100. For each number of inputs the $V_{th}$ is calculated for a particular $V_{tn}$ and with a fixed $V_{tp}$, $W_p$, $\mu_p$, $W_n$, $\mu_n$ and $V_{DD}$ values. For a given number
Table 3: Leakage power and noise spectral density for 100 input gate proposed multi-$V_{DD}$ gate configuration in Fig 4

| Performance measure | NAND | AND | NOR | OR |
|---------------------|------|-----|-----|----|
| Noise spectral density per unit square root bandwidth ($nV/\sqrt{Hz}$) | 7.94 | 9.75 | 75.71 | 10.15 |
| Leakage power (nW) | 0.014 | 0.017 | 0.967 | 0.971 |

of inputs the threshold voltage is above $0.5V$, so by using a single inverter with $V_{DD}$ as $1V$, NAND logic can be implemented. That means NAND logic can be implemented using the proposed cell with one inverter such as in Fig. 1. Using three inverters with different $V_{DD}$, a 100 input NOR logic can be realised. For implementing NOR logic, for larger number of inputs, the threshold voltage of the inverter circuit has to be reduced to a very low value. This problem can be overcome by boosting the signal, using an Opamp amplifier, before applying to the inverter. Table 3 shows the leakage power and the spectral noise due to Johnson, shot and flicker noise in multi-$V_{DD}$ logic proposed in Fig 4. The the maximum noise levels are very low (ie in nV) relative to signal reference of 1V range.

Figure 5: A graph indicating the dependence of threshold voltage of the CMOS inverter and threshold voltage of the NMOS. The threshold values shown in the graph is a result of changing the number of inputs from 3 to 100 and calculating the minimum inverter threshold voltages required to implement the circuit as a NAND gate.

The universal circuit in Fig 4 is modified to incorporate Opamp threshold logic as shown in Fig. 6. The threshold logic when implemented using Opamp 11, offers the advantage of scalability over increase in number of inputs. The Opamp is designed using 8 MOSFETs and in the same technology as that of the CMOS NOT gate. The Opamp reference voltage for NOR logic, $V_{REF}$ is fixed as $V_L + \delta$ and for NAND logic, $V_{REF}$ is fixed as $V_H - \delta$, where $\delta$ is small voltage defined to ensure the bounds of $V_{th}$. The Opamp shifts the voltage to a high value or low value depending on the input voltage, $V_0$. It also acts as a buffer helping to isolate the inputs from the output enabling realistic implementations of very large of inputs per gate.
2.1 Comparisons

Fig. 7 indicates the area required to implement NOR and NAND universal logic gates for 2, 10, and 1000 input logic gates implemented using CMOS logic, and that using the resistive threshold logic. In implementing CMOS logic the maximum number of inputs per gate is taken as 5. The Fan in of the proposed cell using Opamp is very high (= $14.498 \times 10^9$), indicating that we can implement a large variable boolean logic using a single resistive divider cell. For increasing number of inputs, the proposed cells contain lesser number of components and area, when compared to the CMOS logic. Since CMOS based logic gates are practically limited to small number of inputs, we have used a layered combination of 5 input gates to implement gates with 10 or more inputs. Table 4 compares the power dissipation of the proposed logic with that of CMOS logic for NAND and NOR gates. CMOS gates dissipates lesser power as against its memristive counterparts. The use of low power memristive devices[12] would be required to reduce the power dissipation. Table 5 shows the comparison of the noise margin of the logic families for single input NAND and NOR logic, indicating that the proposed logic has comparable noise tolerance levels to that with the existing techniques. In addition, the averaging nature of the potential divider can further help to increase the noise tolerance levels than specified through noise margins. Table 6 shows a comparison of propagation delay when a square pulse with 40µs time period and 50% duty cycle is applied. The resistive threshold logic shows better response when the number of inputs become very high, and when with lower number of inputs show comparable delays.

As the resistance elements does not significantly introduce the delay with increase in number of inputs, a large number of inputs ($>100$) is practically possible for the proposed cell. In contrast with the existing technologies that are practically limited to about 5-10 inputs per gate, the ability of the proposed resistive threshold logic to handle large number of inputs reduces the complexity of the design and layout of the large variable digital circuits.
Figure 7: The bar graph shows the area comparison of CMOS with that of Resistive Threshold Logic (with Opamp threshold circuit, Fig. 6), using NAND and NOR gate implementations.

Table 4: Comparison of the Resistive Logic with CMOS Logic

| Logic family          | Logic function | Power Dissipation | 10 i/p  | 100 i/p |
|-----------------------|----------------|-------------------|---------|---------|
| CMOS logic            |                |                   | 0.009nW | 0.036nW |
| Resistive logic (Opamp threshold) | NOR          | 10.6µW            | 11.49µW |
| CMOS logic            |                |                   | 0.062nW | 0.754nW |
| Resistive logic (Opamp threshold) | NAND        | 9.2µW             | 10.09µW |

The technology size of all the components in the circuit is kept same for all the gates for fairness in comparison.

2.2 Example Circuits

The proposed logic is compared with the CMOS implementation using a 16 bit adder and a 16x1 MUX. The simulation were performed in spice using feature size of 0.25µm TSMC process BSIM models and HP memristor model. A ripple carry adder without applying reduction technique is implemented using 16 single bit adders. The single bit adder require 3 NOT, 3 two input AND, 1 three input OR, 4 three input AND and 4 four input OR gates. Hence, a total of 48 NOT, 24 AND, 16 OR, 64 AND and 16 OR gates are required for the 16 bit adder. Figure 8 shows an example of 16th output bit of the adder simulated using input pulses with initial start delay of 10µs, rise and fall time of 5ns, and ON period.

Table 5: Noise margin of different logic families

| Logic families  | NAND NMₜ  | NMₜ | NMₜ  | NMₜ  |
|-----------------|-----------|-----|------|------|
| CMOS            | 0.363V    | 0.587V | 0.233V | 0.616V |
| Pseudo NMOS     | 0.429V    | 0.413V | 0.276V | 0.461V |
| Domino CMOS     | 0.407V    | 0.376V | 0.104V | 0.43V  |
| Resistive logic | 0.369V    | 0.558V | 0.132V | 0.777V |
Table 6: Propagation delay of different logic families for different number of inputs

| Logic families       | NAND delay | NOR delay |
|----------------------|------------|-----------|
|                      | 3i/p       | 10i/p     | 1000i/p   | 3i/p       | 10i/p     | 1000i/p   |
| CMOS                 | 0.47µs     | 0.54µs    | 0.65µs    | 0.50µs     | 0.52µs    | 0.66µs    |
| Pseudo NMOS          | 0.48µs     | 0.60µs    | 0.85µs    | 0.51µs     | 0.58µs    | 0.72µs    |
| Domino CMOS          | 0.48µs     | 0.51µs    | 0.75µs    | 0.51µs     | 0.58µs    | 0.75µs    |
| Resistive logic      | 0.45µs     | 0.45µs    | 0.45µs    | 0.60µs     | 0.60µs    | 0.60µs    |
| (Opamp threshold)    |            |           |           |            |           |           |

of either 20µs or 10µs with 50% duty cycle.

![Signal Output](image)

Figure 8: The signal output of the 16th bit of the designed ripple adder using the proposed resistive threshold logic. $V_{in}$'s is the inputs, $C_{in}$ and $C_{out}$ is the input and output carry, and $V_{out}$ the output sum bit.

The 16 bit MUX when using the proposed logic required 16 input OR gate and 5 input AND gates, while CMOS logic required 2, 4 and 5 input AND/OR gates. In the case of adder, CMOS logic has lesser area in comparison to the resistive threshold logic, while in 16x1 MUX implementation proposed logic result in lesser area when compared to CMOS logic. Table 7 demonstrates that when the number inputs for the AND and OR gates are increased, the proposed logic require lesser area than its CMOS counterpart. Power dissipation on the other hand is higher for the proposed logic due to higher forward currents in memristor as compared with CMOS. This issue can be addressed by using low power memristors [12] and low power Opamps.

Table 7: Comparison of Circuit Implemented using Resistive Threshold Logic with that of CMOS logic

| Logic families       | 16 bit full adder Power | 16 bit full adder Area | 16x1 MUX Power | 16x1 MUX Area |
|----------------------|-------------------------|------------------------|----------------|---------------|
| CMOS logic           | 2.5mW                   | 4.557µm²              | 0.189nW        | 1.070µm²      |
| Resistive logic      | 3.277mW                 | 8.081µm²              | 0.447mW        | 0.825µm²      |
| (Opamp threshold)    |                         |                        |                |               |

Note: The power dissipation for Opamps in the 16 bit full adder is 2.47mW.
3 Conclusion

The concept of resistive threshold logic was presented in an application to implement conventional digital logic gates. The presented resistive threshold logic family due to its ability to support large number of inputs can significantly help reduce the design complexity. Although, the presented resistive threshold outperforms the conventional CMOS logic implementations in large input gates in terms of performance parameters such as area, delay and power, for small input gates further developments on low power and high speed Opamp designs are required. The CMOS - Resistance Threshold Logic co-design can optimise the circuit design of conventional CMOS based large variable boolean logic problems. A disadvantage of the proposed threshold logic using the memristor technology in [8] as compared with CMOS logic is the higher power dissipation. However, with the advancements of newer low power memresistive devices such as [12], the problem of lowering power dissipation to the levels of CMOS, can be a realistic task. The proposed logic can be extended to technologies such as carbon nanotubes and organic circuits. In addition, the ability of the proposed logic to develop large number of input gates can be seen as an early step in achieving the goal of mimicking brain like large variable boolean logic applications in VLSI.

Acknowledgment

The authors would like to thank the anonymous reviewers for their time and thoughtful review comments, which has resulted in the improvement of overall quality of the brief.

References

[1] K. Dean, “An extension of the use of karnaugh maps in the minimisation of logic functions,” Radio and Electronic Engineer, vol. 35, no. 5, pp. 294–296, 1968.

[2] H. Hwa, “A method for generating prime implicants of a boolean expression,” IEEE Transactions on Computers, vol. 23, no. 6, pp. 637–641, 1974.

[3] L. Bachmair and H. Ganzinger, “Buchberger’s algorithm: A constraint-based completion procedure,” in First International Conference Constraints in Computational Logics, ser. Lecture Notes in Computer Science, vol. 845. Springer, September 1994, pp. 285–301.

[4] P. McGeer, “Espresso-signature: a new exact minimizer for logic functions,” IEEE Transactions on VLSI, vol. 1, no. 4, pp. 432–440, 1993.

[5] G. Indiveri, B. Linares-Barranco, T. Hamilton, A. van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Hfilliger, S. Renaud,
[6] V. Beiu, J. M. Quintana, and M. J. Avedillo, “VLSI implementation of threshold logic – a comprehensive survey,” *IEEE Transactions on Neural Networks*, vol. 14, pp. 1217–1243, September 2003.

[7] A. P. James and S. Dimitrijev, “Cognitive memory network,” *Electronics Letters*, vol. 46, no. 10, pp. 677–678, 2010.

[8] R. Williams, “How we found the missing memristor,” *IEEE Spectrum*, vol. 45, no. 12, pp. 28–35, 2008.

[9] Y. Joglekar and S. J. Wolf, “The elusive memristor: properties of basic electrical circuits,” *European J. of Physics*, vol. 30, pp. 661–675, 2009.

[10] C. H. J. Roth, *Fundamentals of Logic Design*, 4th ed. Pws Pub Co., 1995.

[11] P. E. Allen and D. R. Holberg, *CMOS Analog Circuit Design*, 3rd ed., ser. The Oxford Series in Electrical and Computer Engineering. Oxford University Press, USA, 2011.

[12] L. Goux, A. Fantini, G. Kar, Y.-Y. Chen, N. Jossart, R. Degraeve, S. Clima, B. Govoreanu, G. Lorenzo, G. Pourtois, D. Wouters, J. Kittl, L. Altimine, and M. Jurczak, “Ultralow sub-500na operating current high-performance,” in *2012 Symposium on VLSI Technology*, 2012.