Chaotic Attractor Hopping yields Logic Operations

K. Murali, Sudeshna Sinha, Vivek Kohar, Behnam Kia, William L. Ditto

1Department of Physics, Anna University, Chennai 600 025, India.
2Department of Physical Sciences, Indian Institute of Science Education and Research Mohali, Knowledge City, SAS Nagar, Sector 81, Manauli PO 140 306, Punjab, India.
3Nonlinear Artificial Intelligence Lab, Department of Physics, North Carolina State University, Raleigh, NC 27695, USA.
4The Jackson Laboratory, 600 Main St, Bar Harbor, ME 04609, USA.

*wditto@ncsu.edu

Abstract

Certain nonlinear systems can switch between dynamical attractors occupying different regions of phase space, under variation of parameters or initial states. In this work we exploit this feature to obtain reliable logic operations. With logic output 0/1 mapped to dynamical attractors bounded in distinct regions of phase space, and logic inputs encoded by a very small bias parameter, we explicitly demonstrate that the system hops consistently in response to an external input stream, operating effectively as a reliable logic gate. This system offers the advantage that very low-amplitude inputs yield highly amplified outputs. Additionally, different dynamical variables in the system yield complementary logic operations in parallel. Further, we show that in certain parameter regions noise aids the reliability of logic operations, and is actually necessary for obtaining consistent outputs. This leads us to a generalization of the concept of Logical Stochastic Resonance to attractors more complex than fixed point states, such as periodic or chaotic attractors. Lastly, the results are verified in electronic circuit experiments, demonstrating the robustness of the phenomena. So we have combined the research directions of Chaos Computing and Logical Stochastic Resonance here, and this approach has potential to be realized in wide-ranging systems.

Keywords: Chaos Computing, Logic gates, Nonlinear Circuits, Logical Stochastic Resonance

PACS: 05.45.-a

Introduction

Nonlinear systems yield a rich gamut of dynamical behaviors that range from fixed points and limit cycles of varying periodicities, to chaotic attractors. In this work we will exploit the presence of dynamical attractors localized in different regions of phase space, and the possibility of hopping between such attractors, to obtain logic operations.
Consider a general nonlinear system of the form:

\[
\begin{align*}
\dot{x} &= y - g(x), \\
\dot{y} &= -ay - x + b + I + f(t),
\end{align*}
\]  

(1)

where \( f(t) \) is a periodic forcing signal, \( g(x) \) is a nonlinear function, \( b \) is a constant bias and \( I \) is an input signal. Specifically, consider a simple easily implementable piecewise linear form for

\[
g(x) = c_1 x + \frac{1}{2}(c_2 - c_1)(|x + 1| - |x - 1|)
\]

(2)

and \( f(t) = A \sin(\omega t) \), where \( \omega \) is the frequency and \( A \) is the amplitude of the periodic forcing. These dimensionless coupled first order differential equations underlie the readily implementable MLC circuit [1].

The bifurcation diagrams of the system with respect to all the different parameters are shown in Fig. 1 depicting the richness of behaviors which may be exploited for implementing different logic operations. Specifically we seek attractors in parameter space that occupy clearly distinct regions. The most suitable parameter that offers this feature, as well as the simplest one to manipulate, is the bias parameter \( b \). So in this work we will use the patterns evident in the bifurcation diagram of the system, with respect to bias \( b \), to design logic gates.

In order to conceive of a mapping of the dynamics to logic operations, we need to specify the inputs-to-output correspondence. We first focus on the encoding of logic inputs. In general, \( N \) logic inputs are encoded by \( N \) square waves which constitute the input signal \( I \) in Eqn. [1]. In particular, for two logic inputs, the input signal \( I \) is the sum \( I_1 + I_2 \), with \( I_1 \) and \( I_2 \) encoding the two logic inputs. Since the logic inputs can be either 0 or 1, they can combine to give four logic input sets \((I_1, I_2)\): \((0, 0), (0, 1), (1, 0)\) and \((1, 1)\), with the input sets \((0, 1)\) and \((1, 0)\) giving rise to the same \( I \). This implies that the four input conditions \((I_1, I_2)\) reduce to three distinct values of \( I \). Hence, the input signal \( I \), generated by adding two independent uncorrelated input signals, is a 3-level aperiodic waveform. In this work the input signal \( I \) will be considered to be of very low amplitude, compared to the typical size of the chaotic attractor. The central idea here rests on the capability of the nonlinear system to yield a large response, such as a very different dynamical attractor, in response to a very small input signal.

Now, this nonlinear system is capable of exhibiting attractors that are bounded in different regions of phase space. For instance, it can give rise to attractors where the value of the \( x \) or \( y \) variable is entirely positive, as well as attractors whose \( x \) or \( y \) values are entirely negative, under variation of the small input signal \( I \). Dynamically, these attractors may be fixed points, periodic cycles or even chaotic attractors. So as the value of \( I \) switches, i.e. the input set switches, we observe that the attractors can jump from a certain sector of phase space to a very different sector. This is the feature which we will exploit to implement a robust input-output correspondence in this system [2][10].

So the dynamical attractor of the system will yield the logic output. For instance, if \( x(t) \) (or \( y(t) \)) is greater than \( x_{thresh} \) or \( y_{thresh} \) respectively, it is mapped to logic output 1, and if \( x(t) \) (or \( y(t) \)) is lower than \( x_{thresh} \) or \( y_{thresh} \) respectively, it is mapped to logic output 0. The thresholds for output determination \( x_{thresh} \) and \( y_{thresh} \) can be suitably chosen, and are typically close to zero. As mentioned earlier, specifically, we can have \( x_{thresh} = y_{thresh} = 0 \), namely we can consider the output to be a logical 1 if the inputs yield a positive attractor, and the output to be a logical 0 if it is a negative attractor, i.e. if \( x(y) < 0 \), Logic Output is 0 and if \( x(y) > 0 \), Logic Output is 1.

We will now demonstrate here that a given set of inputs \((I_1, I_2)\) yields an output in accordance with the truth tables of the basic logic operations shown in Table 1.
Input Set \((I_1, I_2)\) & OR & AND & NOR & NAND \\
\( (0,0) \) & 0 & 0 & 1 & 1 \\
\( (0,1)/(1,0) \) & 1 & 0 & 0 & 1 \\
\( (1,1) \) & 1 & 1 & 0 & 0 \\

Table 1. Relationship between the two inputs and the output of the fundamental OR, AND, NOR and NAND operations. Note that the four distinct possible input sets \((0,0), (0,1), (1,0)\) and \((1,1)\) reduce to three conditions as \((0,1)\) and \((1,0)\) are symmetric. Note that any logical circuit can be constructed by combining the fundamental NOR (or the NAND) gates [11].

Crucially, the different outputs will arise from the chaotic attractor hopping induced by the input stream. We present explicit examples of this phenomenon, from numerical simulations, in Figs. 1-2. These figures show illustrative cases of positive and negative chaotic attractors yielding Logic Output 1 and 0 respectively, under a stream of external input signals. So as the system receives different inputs it switches between these qualitatively different dynamical attractors, yielding the appropriate output.

Fig. 3 specifically shows the two one-band/single-scroll chaotic attractors that occupy distinct regions of phase space, characterizing the two outputs. So, as the system hops between these chaotic attractors, the output toggles between 0 and 1. Significantly, the very low-amplitude input signals yield highly amplified outputs. For instance, in our representative example, the input signal \(I = 0.002\) results in dynamical attractors that differ on average by \(\sim 2\), i.e. approximately two orders of magnitude larger. Namely, the input signal (which is of the order of \(10^{-3}\)) is very small, vis-a-vis the size of chaotic attractor (which is of the order of 1), implying that a small change in the system yields a significantly different dynamical outcome. Also note that the response time of the system is very short, with the system taking of the order of microseconds on average to switch between the desired states, leading to low latency.

Further, under a different bias parameter \(b\) in Fig. 2(f), we also obtain a consistent OR logic operation, again by switching between chaotic attractors confined in distinct quadrants of phase space. So the system has the capability of implementing different logic operations flexibly through a simple change of bias parameter, leading to potentially reconfigurable logic gates.

Additionally, the \(x\) and \(y\) variables yield complementary logic outputs in parallel. So in the specific examples presented in Figs. 2d and f, variable \(x\) yields a consistent AND/OR gate response, while variable \(y\) yields a consistent NAND/NOR gate response. Thus this two-dimensional system allows us to implement operations in parallel by simultaneously yielding the two complementary logic outputs.

Quantifying the reliability of obtaining a logic output

We can quantify the consistency (or reliability) of obtaining a given logic output by calculating the probability, denoted by \(P(\text{logic})\), of obtaining the desired logic output for different input sets. \(P(\text{logic})\) is estimated from numerical simulations by calculating the ratio of the number of successful runs to the total number of runs. Each run consists of a permutation of the inputs sets \((0,0), (0,1)/(1,0), (1,1)\) fed sequentially to the system. If the logic output obtained from the system is the desired output for all input sets in the run, it is considered a “success”. Even if one input set returns a wrong output, the full run is considered a “failure”. So this quantity offers a very stringent measure of reliability. When \(P(\text{logic})\) is 1, the logic operation is very reliable, as the system yields the correct output in response to all the input sets \((I_1, I_2)\) provided to it. Specifically in the numerical results presented here we sample \(10^3\) runs.

3/18
It is evident from Fig. 4, which shows $P_{\text{logic}}$ obtained from numerical simulations, that the fundamental logic operations NOR and NAND are realized consistently in an optimal band of moderate forcing amplitude $A$ and bias $b$. The logic response is 100% accurate in this reasonably wide window. That is, in a broad region of parameter space the system yields outputs, in response to external inputs, in complete accordance with the fundamental logic functionalities shown in the truth tables (cf. Table 1). Also, importantly, a simple switch in bias $b$ changes the logic gate from NOR/OR to NAND/AND. This implies that the system can operate flexibly as a NOR/OR logic gate or a NAND/AND logic gate, with the small bias parameter having the capacity to morph the system to operate as different logic gates.

**Experimental Verification**

Now we will verify this concept in electronic circuit analogs of the nonlinear system described by Eqn. 1 and ascertain its robustness in experiments. The schematic of the circuit realization of the simple non-autonomous MLC circuit is shown in Fig. 5. It contains a capacitor, an inductor, a linear resistor, an external periodic forcing $g(t)$ and only one nonlinear element, namely, the Chua’s diode $(N)$. The complete circuit implementation of MLC circuit is depicted in Fig. 6(a). To measure the inductor current $i_L$ in our experiments, we insert a current sensing resistor $R_s$ as shown in Fig. 6a to give the voltage $V_{L}$. By applying Kirchhoff’s laws to this circuit, the governing equations for the voltage ($V$) across the capacitor $C$ and the current $i_L$ through the inductor $L$ are represented by the rescaled Eqns. 1. Two op-amps (AD712, TL082, AD844, or equivalent) and six linear resistors are used to implement the Chua’s diode $(N)$. The parameters of the circuit elements are fixed as resistors $R = 1340 \, \Omega$, $R_1 = R_2 = 22 \, k\Omega$, $R_3 = 3.3 \, k\Omega$, $R_4 = R_5 = 220 \, \Omega$, $R_6 = 2.2 \, k\Omega$ and $R_s = 20 \, \Omega$. The capacitor $C = 10 \, nF$ and the inductor $L = 18 \, mH$ (TOKO type 10RB or equivalent). The frequency of the external sinusoidal force $f(t)$ as in Fig. 6(b) is fixed at 8890 Hz. The circuit of Fig. 6(b) is used to generate the driving signal $g(t)$ for the circuit of Fig. 6(a). In the circuit of Fig. 6(b), $g(t)$ is basically generated by a set of op-amp summing amplifiers by adding the logic input signals $I_1$ and $I_2$, external bias voltage $(b)$, external noise signal and the sinusoidal signal $f(t)$. All the op-amps are employed with AD712 (or TL082 or AD844 or equivalent). The voltage supply for all the op-amps are fixed at $\pm 9 \, V$. All the resistors are fixed as $R = 10 \, k\Omega$.

As indicated by the numerical simulations in Fig. 4 the amplitude of the forcing has to be in an optimal moderate range to obtain logic operations. Figs. 7-8 verify this behavior in electronic circuits. When the forcing amplitude is too small, the system tends to get stuck in some region of phase space and is unable to hop to the appropriate attractor. On the other hand, too large forcing amplitude results in the system hopping randomly from one sector of phase space to another, due to underlying double scroll attractors. Clearly, the intermediate forcing amplitude yields consistent logic operation, with appropriate attractor hopping induced only by changes in the input signal.
Influence of Noise: Generalized Logical Stochastic Resonance

Lastly, we will investigate the effect of noise on the logic responses of the system [12,13]. The first issue is to ascertain the robustness of the logic response with respect to ambient noise, i.e. we will check if noise degrades performance, or not. Secondly, we would like to investigate if there are some regions of dynamical behavior where noise aids the reliability of obtaining the correct logic output. In earlier studies it has been shown that a bistable system supporting two fixed point states, driven by a stream of sub-threshold input signals, yields enhanced probability of correct logic responses, in a window of optimal noise. This phenomena has been called Logical Stochastic Resonance (LSR) [14–19], and it has been realized in systems ranging from nanomechanical oscillators [20], coulomb-coupled quantum dots [21] and optical systems [22,23] to chemical systems [24] and synthetic genetic networks [25–31]. Extensions of the idea to include the effect of periodic forcing was demonstrated in [32], where the width of the optimal noise window was shown to increase by utilizing periodic forcing, i.e. noise in conjunction with a periodic drive yielded consistent logic outputs for all noise strengths below a certain threshold. Further, the LSR concept has been demonstrated in coupled systems and higher-dimensional systems, with multiple steady states [25,33,34]. Specifically, two complementary gate operations were achieved simultaneously in a two-dimensional model of a gene network [25], indicating the flexible parallel processing potential of a biological system. In another direction for two coupled systems it was demonstrated that, even when the individual systems receive only one logic input each, due to the interplay of coupling, nonlinearity and noise, they cooperatively respond to give a logic output that is a function of both inputs [33]. Further, the idea was extended to multi-stable dynamical systems with more than two stable fixed points, allowing one to obtain XOR logic, in addition to the AND (NAND) and OR (NOR) logic observed earlier [34].

Now in all its variations (some of which are detailed above), the concept of Logical Stochastic Resonance has so far been restricted only to steady states. In this work we explore the scope of the idea of LSR for the case of more complex attractors such as periodic cycles, or even chaotic attractors. Our basic question is then as follows: does the idea of Logical Stochastic Resonance extend beyond fixed point states, to more complex dynamical attractors? If it does indeed hold for more complex dynamics, we will have attained a generalized concept of Logical Stochastic Resonance.

Fig. 9 shows representative experimental results of this, for the system in Eqn. 1 under additive zero-mean Gaussian noise, given as:

\[
\begin{align*}
\dot{x} &= y - g(x), \\
\dot{y} &= -ay - x + b + I + f(t) + D\eta(t),
\end{align*}
\]

where \(\eta(t)\) is a zero-mean Gaussian noise with variance 1, and parameter \(D\) gives the noise strength. In the circuit implementation displayed in Fig. 5, \(g(t)\) now corresponds to \(b + I + f(t) + D\eta(t)\).

Now, the forcing amplitude in the case illustrated is too small to yield appropriate attractor hopping that may be mapped to the output desired for logic operations, for subthreshold input signals. Naturally, when noise strength is too large, the system jumps randomly between attractors, and thus the system cannot yield any reliable output. When noise is zero or too small the system is essentially stuck in one dynamical attractor. However, remarkably, robust logic operations are realized when there is some noise in the system. So in the presence of moderate noise the system jumps from attractor to attractor in response to inputs consistently. Since these attractors are more complex than fixed points considered in earlier studies, these results offer a significant generalization of the concept of Logical Stochastic
Resonance. The quantification of the reliability of obtaining a logic output through Logical Stochastic Resonance is depicted in Fig. 10. It is clear that in relatively wide windows of moderate noise, the system yields logic operations with near certain probability i.e., $P(\text{logic}) \sim 1$. Remarkably, note that the amplitude of the logic input signal is very low here, and may even be smaller than the noise strength. For instance, in the particular illustrative example displayed in Fig. 9 the input signal ($I = 10mV$) is 100 times smaller than the typical experimental noise strength in the optimal window of noise ($\sim 1V$).

We also observed the reduction of latency with increasing noise. This is evident in Fig. 11. Clearly, the system responds to inputs more rapidly when noise intensity is higher. So the desired hopping between wells happens faster under the influence of stronger noise. This is yet another feature where noise assists performance.

**Generalized Logical Stochastic Resonance with Input-Modulated Parameters**

We demonstrate a further generalization of Logical Stochastic Resonance using input-modulated parameters, offering multiplicative perturbations to the system. Fig. 12 shows representative experimental results of this, for the system in Eqn. 1 with the input signal $I = I_1 + I_2$ modulating parameter $b$:

$$\begin{align*}
\dot{x} &= y - g(x), \\
\dot{y} &= -ay - x + b(I_1 + I_2) + f(t) + D\eta(t),
\end{align*}$$

(4)

where $\eta(t)$ is a zero-mean Gaussian noise with variance 1, and parameter $D$ gives the noise strength. In the circuit implementation (cf. Fig. 5), $g(t)$ now corresponds to $b(I_1 + I_2) + f(t) + D\eta(t)$. The important distinction with the system in Eqn. 3 is that the stream of inputs now modulate a parameter. It is clearly evident that the system yields the appropriate logic output, as the input sets change, with the system switching as desired between different dynamical attractors bounded in distinct regions of phase space. Again, the logic output is obtained consistently in a window of moderate noise. This suggests that the scope of Logical Stochastic Resonance may be expanded to inputs-modulated parameters as well.

**Conclusion**

The potential significance of the results obtained in this work are two-fold. The first is the proposal to implement fundamental logic operations by exploiting the switching between chaotic attractors. The underlying idea here is as follows: certain nonlinear systems can hop between dynamical attractors occupying different regions of phase space, under variation of parameters or initial states. We exploit this feature to obtain reliable logic operations by explicitly demonstrating the implementation of the fundamental NOR gate. The logic response can be morphed from NOR to NAND by a small change in the bias parameter, and this flexibility lays the foundation for general purpose reconfigurable circuitry [35,36]. Further this system offers the advantage that very low-amplitude inputs (of the order of $10^{-3}$) yield highly amplified outputs (of the order of 1). The underlying reason for this is that small changes in the system yield significantly different dynamical outcomes. Additionally, different dynamical variables in the system yield complementary logic operations in parallel.

The second significant result here is a generalization of the concept of Logical Stochastic Resonance. We show how the idea of LSR, which has so far been realized using steady states, may be extended to more complex dynamical attractors. So the
noise floor can aid the reliability of the logic operations even when the logic operation is based on switching between states more complex than fixed points, such as hopping between periodic cycles or chaotic attractors. We also demonstrated that the generalized Logical Stochastic Resonance holds true for input-modulated parameters and multiplicative perturbations to the system.

In summary, we have shown how hopping between dynamical attractors of different geometries can be exploited for the implementation of logic gates. The ideas presented here, combining the research directions of Chaos Computing and Logical Stochastic Resonance, has potential to be realized in wide-ranging systems, and represents a new direction in exploiting chaotic systems to design computational devices.

References

1. M. Lakshmanan and S. Rajasekar, *Nonlinear Dynamics*, (Springer, Berlin, 2010).

2. S. Sinha, and W.L. Ditto, *Phys. Rev. Lett.* 81 (1998) 2156; S. Sinha, and W.L. Ditto, *Phys. Rev. E* 60 (1999) 363.

3. B. Prusha, J. Lindner *Phys. Letts. A* 263 105 (1999).

4. S. Sinha *et al*, *Phys. Rev. E* 65 (2002) 036214; *ibid* 036216.

5. K. Murali *et al*, *Int. J. Bif. and Chaos* 13 (2003) 2669.

6. Cafagna, D. and Grassi, G., *Int. Symposium on Signals, Circuits and Systems* (ISSCS) 2 (2005) 749.

7. K.E. Chlouverakis and M.J. Adams in *Electronics Letts.*, 41 (2005) 359

8. K. Murali and S. Sinha, *Phys. Rev. E* 75 (2007) R025201

9. Venkatesh, P.R., Venkatesan, A., and Lakshmanan, M. *Chaos* (2017) 27, 033105; Venkatesh, P. R., Venkatesan, A., and Lakshmanan, M. *Chaos* (2017) 27 083106.

10. V Kohar, B Kia, J.F. Lindner, W.L. Ditto, *Physical Review Applied*, 7 (2017) 044006

11. Mano, M.M. *Computer System Architecture*, 3rd edition, Prentice Hall, Englewood Cliffs, 1993; Bartee, T.C. *Computer Architecture and Logic Design*, New York, Mc-Graw Hill, 1991.

12. L. Gammaitoni, P. Hanggi, P. Jung and F. Marchesoni, *Rev. of Mod. Phys.* 70 (1998) 224.

13. A. R. Bulsara and L Gammaitoni, *Physics Today* 49 (1996) 39.

14. K. Murali, S. Sinha, W.L. Ditto, and A.R. Bulsara, *Phys. Rev. Lett.* 102, 104101 (2009).

15. K. Murali, I. Raja Mohamed, S. Sinha, W.L. Ditto and A.R. Bulsara, *Appl. Phys. Lett.* 95, 194102 (2009).

16. Zhang, L. and Song, A. and He, J., *Phys. Rev. E*, 82 (2010) 051106.
17. A. Gupta, A. Sohane, V. Kohar, K. Murali and S. Sinha, *Phys. Rev. E* **84**, 055201 (R) (2011)

18. V. Kohar and S. Sinha, *Phys. Lett. A* **376**, 957 (2012).

19. H. Zhang, Y. Xu, W. Xu, and X. Li, *Chaos* **22** (2012) 043130.

20. D.N. Guerra, A.R. Bulsara, W.L. Ditto, S. Sinha, K. Murali and P. Mohanty, *Nano. Lett.* **10**, 1168 (2010).

21. P. Pfeffer, F. Hartmann, S. Hofling, M. Kamp, and L. Worschech, *Physical Review Applied* **4**, (2015) 014011.

22. K. P. Singh and S. Sinha, *Phys. Rev. E* **83**, 046219 (2011).

23. J. Zamora-Munt and C. Masoller, *Opt. Express* **18**, 16418 (2010).

24. S. Sinha, J. M. Cruz, T. Bushe, and P. Parmananda, *Europhys. Lett.* **86**, 60003 (2009).

25. H. Ando *et al*, *Europhys. Lett.* **93**, 50001 (2011)

26. A. Dari *et al* ibid. **93**, 18001 (2011)

27. Xu Y, Jin X, Zhang H., Yang T, *J. Stat. Phys.* **152**, 753 (2013).

28. A. Sharma *et al*,

   *Nonlinear Dynamics*, **76** (2014) 431-439.

29. E.H. Hellen *et al*,

   *Plos ONE* **8**, no. 10 (2013): e76032.

30. Wu, J., Xu, Y., Wang, H., and Kurths, J. *Chaos* (2017) **27**, 063105.

31. Wang, N., and Song, A. *IEEE Trans. on neural networks and learning systems* (2016) **27**, 2736-2739.

32. Kohar V., Murali, K., Sinha S., *Comm. Nonlinear Sci. Numer. Simulat.* **19**, 2866 (2014).

33. V. Manaoj Aravind *et al*, *Physics Letters A*, **382** (2018) 1581

34. R. Storni, H. Ando, K. Aihara, K. Murali and S. Sinha, *Phys. Lett. A* **376**, 930 (2012).

35. Gary Taubes, “After 50 years, self-replicating silicon,” Science 277, 1936–1936 (1997).

36. T. Munakata, S. Sinha and W.L. Ditto,

   *IEEE Trans on Circuits and Systems* **49** (2002) 1629-1633.
Fig 1. Bifurcation diagrams displaying the distinct dynamical attractors obtained with respect to the different parameters in the system (cf. Eqns. [1-2]): frequency $\omega$, amplitude $A$, $c_1$, $c_2$, $a$ and bias parameter $b$. While one of the parameters is being varied, the other parameters (whichever are relevant) are fixed at: $a = 1.015$, $c_1 = -0.55$, $c_2 = -1.02$, $\omega = 0.74$, $A = 0.11$, $b = 0$ in Eqn. [1].
Fig 2. Logic output from attractor hopping: Panels (a) and (b) show a stream of inputs $I_1$ and $I_2$. Panel (c) shows the expected OR/NOR logic output and (e) shows the AND/NAND logic output corresponding to logic input set ($I_1$, $I_2$). Panels (d) and (f) show outputs $x(t)$ and $y(t)$ of the nonlinear system given by Eqn. 1 with $a = 1.015$, $c_1 = -0.55$, $c_2 = -1.02$, $A = 0.11$, $\omega = 0.74$. The input signals take value $-0.002$ when logic input is 0 and value 0.002 when logic input is 1, and logic output is 1 when $x(t)$ (or $y(t)$) $> 0$, and logic output is 0 when $x(t)$ (or $y(t)$) $< 0$. In (d), bias $b = -0.002$, and clearly the $x$ variable yields a consistent logical OR output, while the $y$ variable yields a consistent NOR logic output. In (f), bias $b = +0.002$, and clearly the $x$ variable yields a consistent logical AND output, while the $y$ variable yields the complementary NAND logic gate.
Fig 3. Phase portraits of the dynamical attractors arising from the different input sets in Fig. 2 (with $a = 1.015$, $c_1 = -0.55$, $c_2 = -1.02$, $A = 0.11$, $\omega = 0.74$ in Eqn. [1]). Here the time evolution under different input sets is depicted in different colors. It is clearly evident that the trajectory switches between chaotic attractors in two distinct quadrants as the logic input sets change, yielding appropriate output states.
Fig 4. Regions in the parameter space of bias $b$ ($y$-axis) and forcing amplitude $A$ ($x$-axis, left), input $I_1/I_2$ ($x$-axis, right), and where the probability of obtaining NAND (orange) and NOR (blue) logic is 1. Here $a = 1.015$, $c_1 = -0.55$, $c_2 = -1.02$, $\omega = 0.75$ and the inputs $I_1/I_2$ take values $-0.025/0.025$ for logic input $0/1$ in (a) and $A = 0.14$ in (b). Here the dynamical attractors may be limit cycles or chaotic attractors.

Fig 5. Schematic of a simple electronic circuit, known as the MLC circuit [1], implementing the rescaled dynamical equations given in Eqn. [1]. In the circuit, the voltage across the capacitor $C$, the current through the inductor $L$ and the external forcing signal $g(t)$ correspond to $x$, $y$ and $b + I + f(t)$ in Eqn. [1] respectively. The nonlinear element $N$ is the Chua’s diode implemented as in [1], with rescaled piecewise-linear characteristic curve $g(x) = c_1 x + \frac{1}{2}(c_2 - c_1)(|(x+1)|-|(x-1)|)$.
(a): Realization of MLC circuit using two op-amps (AD712, TL082, AD844, or equivalent) and six linear resistors to implement the Chua’s diode (N). The resistors $R = 1340 \ \Omega$, $R_1 = R_2 = 22 \ k\Omega$, $R_3 = 3.3 \ k\Omega$, $R_4 = R_5 = 220 \ \Omega$, $R_6 = 2.2 \ k\Omega$ and $R_s = 20 \ \Omega$. The capacitor $C = 10 \ nF$ and the inductor $L = 18 \ mH$ (TOKO type 10RB or equivalent). Here $g(t)$ is the input driving signal, the capacitor voltage is $V(t)$ and the inductor current is $i_L$. The current $i_L$ is sensed through the resistor $R_s$ to give the voltage $V_L$. (b) Circuit for generating the driving signal $g(t)$. Here op-amps OA1 - OA4 are realized with AD712. All the resistors are fixed as $R = 10 \ k\Omega$. The power-supply to op-amps and the bias voltage ($b$) are drawn from Agilent or Keysight E3631A DC Power Supply. The sinusoidal signal $f(t)$ and the noise signal are drawn from Agilent or Keysight 33522A, Function/Arbitrary Waveform Generator.
Fig 7. Realization of OR/NOR logic gates through chaotic attractor hopping in electronic circuit experiments: Panel (a) shows stream of inputs $I_1$ and $I_2$ (which take value $-10 \text{ mV}$ when logic input is 0 and value $10 \text{ mV}$ when logic input is 1). Panel (b) shows the voltage $V(t)$ (yellow) clearly indicating a logical OR output (with $V(t) > 0$ being logic output 1, and $V(t) < 0$ being logic output 0). The output voltage $V_L$ (green) yields the complementary NOR logic gate response. The amplitude $A$ of the sinusoidal signal is $150 \text{ mV}$ and frequency is $8890 \text{ Hz}$. The bias voltage $b$, is fixed as $10 \text{ mV}$. For panel (a), the scale in the traces are: $20 \text{ mV}/\text{Div}$ (Y-axis) and $5 \text{ mS}/\text{Div}$ (X-axis). For panel (b), the scale in the traces are: $100 \text{ mV}/\text{Div}$ (Y-axis) and $5 \text{ mS}/\text{Div}$ (X-axis). The oscilloscope used is Agilent or Keysight DSOX2012A.
Fig 8. Realization of AND/NAND logic gates through chaotic attractor hopping in electronic circuit experiments: Panel (a) shows stream of inputs $I_1$ and $I_2$ (which take value $-10 \, \text{mV}$ when logic input is 0 and value $10 \, \text{mV}$ when logic input is 1). Panel (b) shows the voltage $V(t)$ (yellow) clearly indicating a logical AND output (with $V(t) > 0$ being logic output 1, and $V(t) < 0$ being logic output 0). The output voltage $V_L$ (green) yields the complementary NAND logic gate response. The amplitude $A$ of the sinusoidal signal is $150 \, \text{mV}$ and frequency is $8890 \, \text{Hz}$. The bias voltage $b$, is fixed as $-10 \, \text{mV}$. For panel (a), the scale in the traces are: $20 \, \text{mV}/\text{Div}$ (Y-axis) and $5 \, \text{mS}/\text{Div}$ (X-axis). For panel (b), the scale in the traces are: $100 \, \text{mV}/\text{Div}$ (Y-axis) and $5 \, \text{mS}/\text{Div}$ (X-axis).
Fig 9. Realization of the OR/NOR logic gate at intermediate noise strengths in electronic circuit experiments: Panel (a) shows stream of inputs $I_1$ and $I_2$ (which take value $-10\, mV$ when logic input is 0 and value $10\, mV$ when logic input is 1). Panels (b) to (d) show the output voltage $V(t)$ (yellow) and $V_L(t)$ (green) for different noise strengths $D$: (i) 100 $mV$, (ii) 1.0 V and (iii) 1.5 V. Clearly panel (c) depicts logical OR output (with $V(t) > 0$ being logic output 1, and $V(t) < 0$ being logic output 0). The output voltage $V_L(t)$ (green) yields the complementary NOR logic gate response. The amplitude $A$ of the sinusoidal signal is 100 $mV$ and frequency is 8890 Hz. The bias voltage $b$, is fixed as 10 $mV$. For panel (a), the scale in the traces are: 20 $mV$/Div (Y-axis) and 5 $mS$/Div (X-axis). For panel (b-d), the scale in the traces are: 100 $mV$/Div (Y-axis) and 5 $mS$/Div (X-axis). For panel (a), the scale in the traces are: 20 $mV$/Div (Y-axis) and 5 $mS$/Div (X-axis). For panel (b-d), the scale in the traces are: 100 $mV$/Div (Y-axis) and 5 $mS$/Div (X-axis).
Fig 10. Probability of obtaining NOR logic, obtained from numerical simulations (with $b = 0.025$, on the left) and NAND logic (with $b = -0.025$, on the right) in the parameter space of forcing amplitude $A$ ($y$-axis) and noise strength ($x$-axis) in Eqn. 3, with $\omega = 0.75$ and inputs $I_1/I_2$ take value $-0.025$ when logic input is 0 and value 0.025 when logic input is 1.

Fig 11. Transience (averaged over a random stream of inputs) as a function of noise strength. Here transience is estimated from numerical simulations, and is the time taken to reach the barrier from a well, when the input switches necessitate a change in the output. It is shown in terms of the scaled time in Eqn. 3, where 1 unit is $0.0000134$ sec. The system parameters are those given in Fig. 10.
Fig 12. Generalized Logical Stochastic Resonance with Input-Modulated Parameters: Results from electronic circuit experiments, with panel (a) showing stream of inputs $I_1$ and $I_2$ (which take value $-0.5 \, V$ when logic input is 0 and value $0.5 \, V$ when logic input is 1). Panels (b) to (d) show the output voltage $V(t)$ (yellow) and $V_L(t)$ (green) for different noise strengths $D$: (i) 100 $mV$, (ii) 1.0 $V$ and (iii) 1.5 $V$. Clearly panel (c) depicts logical OR output (with $V(t) > 0$ being logic output 1, and $V(t) < 0$ being logic output 0). The output voltage $V_L(t)$ (green) yields the complementary NOR logic gate response. The amplitude $A$ of the sinusoidal signal is 100 $mV$ and frequency is 8890 $Hz$. The bias voltage $b$, is fixed as 20 $mV$, and is modulated by the input signal streams as: $b(t) = b(I_1 + I_2)$. A separate multiplier chip AD633 is used for modulation.