Review

Ion-Driven Electrochemical Random-Access Memory-Based Synaptic Devices for Neuromorphic Computing Systems: A Mini-Review

Heebum Kang 1, Jongseon Seo 2, Hyejin Kim 2, Hyun Wook Kim 1, Eun Ryeong Hong 1, Nayeon Kim 3, Daeseok Lee 2,* and Jiyong Woo 1,3,*

1 School of Electronic and Electrical Engineering, Kyungpook National University, Daegu 41566, Korea; hbkang@knu.ac.kr (H.K.); hw.kim@knu.ac.kr (H.W.K.); er.hong@knu.ac.kr (E.R.H.)
2 Department of Electronic Materials Engineering, Kwangwoon University, Seoul 01897, Korea; seojs@kw.ac.kr (J.S.); hyejinkim@kw.ac.kr (H.K.)
3 School of Electronics Engineering, Kyungpook National University, Daegu 41566, Korea; nayeon.kim@knu.ac.kr
* Correspondence: leeds@kw.ac.kr (D.L.); jiyong.woo@knu.ac.kr (J.W.)

Abstract: To enhance the computing efficiency in a neuromorphic architecture, it is important to develop suitable memory devices that can emulate the role of biological synapses. More specifically, not only are multiple conductance states needed to be achieved in the memory but each state is also analogously adjusted by consecutive identical pulses. Recently, electrochemical random-access memory (ECRAM) has been dedicatedly designed to realize the desired synaptic characteristics. Electric-field-driven ion motion through various electrolytes enables the conductance of the ECRAM to be analogously modulated, resulting in a linear and symmetric response. Therefore, the aim of this study is to review recent advances in ECRAM technology from the material and device engineering perspectives. Since controllable mobile ions play an important role in achieving synaptic behavior, the prospect and challenges of ECRAM devices classified according to mobile ion species are discussed.

Keywords: electrochemical RAM; redox transistor; neuromorphic computing; synaptic devices

1. Introduction

As electronic devices are widely distributed in our society, information is shared through connected devices, generating an explosive amount of data. This promotes the rapid development of memory technologies and demands faster and higher memory density for data centers and the Internet of Things. Furthermore, artificial intelligence recognizing regular patterns from massive data has been introduced to autonomous vehicles. Specifically, not only are high-density memory-implemented chips needed to drive the cars by continuously acquiring data but the chips should also execute the stored data as quickly as possible for real-time object detection. The state-of-the-art memory capacity has been dramatically increased to greater than terabyte because of 3D NAND FLASH, but the latency bottleneck occurs during the numerous data transfers between the processor and memory units. To alleviate this serial execution based on frequent data movement in the von Neumann computing architecture, neural network algorithms, which are inspired by a human brain structure, have been suggested [1]. In a biological brain, a neuron generates a signal and addresses it to the next neurons through synapses. Since the multiple synapses are connected to the neuron, the signal can be simultaneously distributed in a parallel fashion, thereby consuming extremely low power. This neural network can be artificially built by constructing a crosspoint (or bar) array architecture, where an electronic memory device serving as the synapse is positioned between two perpendicular row and column lines [2]. As the input voltage as the signal comes to the crosspoint array through the row line, the current becomes the output due to multiplication between the voltage and
conductance (G) stored at the synaptic element. The output current at the end of the column line can be low or high depending on what input combinations are applied in the row at a given G map assigned to the synaptic array. In other words, input patterns, which can be decomposed into an input voltage vector, can be classified by figuring out the largest output column current, which is the inference stage based on the propagation algorithm, as shown in Figure 1a. When the G level of the synaptic element is divided into multiple values, the output current can be distinguished more sensitively, ensuring high classification accuracy.

Figure 1. Neuromorphic systems based on (a) the inference and (b) training stages. During the inference step, the input voltage vector–G matrix multiplication occurs at each cross, and the currents through the columns are compared. Contrary to expectations, the current in the other column may become the highest, which leads to an incorrect answer. The systems are trained to derive the correct values by properly adjusting the G level of the synaptic element.

For accelerating this inference, various emerging memories, such as magnetic memory, phase-change memory (PCM), and resistive-switching memory (RRAM) have been suggested for the synaptic element [2–4]. The magnetic memory technology primarily based on spin-transfer torque has been mass-produced for embedded memory products [5], but the binary resistance state has become a drawback. The G matrix mapped with binary values may enable the designed systems to recognize relatively simple patterns, such as handwritten images, rather than universal applications. However, multiple resistance states can be achieved in PCM based on multicomponent chalcogenide by elaborately controlling the volume fractions of the amorphous and crystalline phases [6]. However, since the switching dynamics are basically driven by thermal Joule heating induced by the operating current, the high power consumption needs to be reduced by adding dopants, such as nitrogen [7], making the materials even more complicated. In this regard, RRAM that exploits electrically controllable growth and dissolution of conductive filaments with a low-operating-current regime can be an alternative [8,9]. More than 32 levels in RRAM achieved by fine-tuning the current or voltage have, thus, been reported.

As shown in Figure 1b, contrary to expectations, the output current in the wrong column becomes the largest, inducing classification error. The system needs to newly update the preexisting G level in order to derive the correct answer on the basis of the backpropagation algorithm; this is called the training phase. For achieving higher training accuracy, how the analog resistance states are changed is important rather than the number of states [10,11]. Considering the problem of circuitries, changing G is preferred, which is
performed by an identical pulse technique, which only varies the number of pulses at fixed amplitude and width. According to the literature, the behavior of the update curve of the current state is convex upward (or downward), which means that the extent of the change in $G$ for every signal becomes smaller (or higher), as shown in Figure 2. With classical RRAM based on filaments, a highly nonlinear update response has been mainly observed [12], which can be classified into two distinct scenarios: abrupt increase and being stuck at saturation (Figure 2a). This is because clustering of oxygen vacancies instantly makes a path due to the highly concentrated electric field at the small gap between the electrode and partially grown filament [13]. When the RRAM showed metallic properties through the fully formed filament, the applied field became uniformly distributed across the whole stack instead of the local gap, making it difficult to effectively change the size of the filament. Unlike potentiation corresponding to the increase in current (or $G$), gradual depression, which was equivalent to the decrease in current, was observed because the filament was radially dissolved by the thermal energy, as well as the opposite field. This asymmetric identical pulse response in the classical RRAM is one of the causes of the degradation of the pattern recognition accuracy. It can be alleviated by introducing analog RRAM, where the size of the filament evolves in the lateral direction. As shown in Figure 2b, nearly linear potentiation and depression characteristics are mainly observed in the bilayer structure, such as HfO$_x$/AlO$_x$ [12] and TaO$_x$/HfO$_x$ [14]. Although the same amount of current was changed in every pulse step, the intrinsic filamentary nature based on stochastic ion motion caused variability. Additionally, the updated states were identified by addressing a smaller read pulse through the same location as when it was programmed, worsening the state’s nonuniformity.

Therefore, electrochemical random-access memory (ECRAM) [15,16] has been designed using a three-terminal structure to intentionally decouple the programming and read paths, as shown in Figure 2c. ECRAM operation seems to be similar to a conventional transistor, where the gate controls the channel $G$, but a solid electrolyte that facilitates ion movements driven by an electric field is used instead of a gate dielectric. Thus, it allows the changed $G$ level to be maintained even without removing the voltage, resulting in nonvolatility. To modulate channel $G$, the voltage was applied between the gate and the source. The channel $G$ level was read laterally by the voltage application between the source and drain. The mobile ions, which are typically included inside the electrolyte, can be moved back and forth toward the channel in the vertical direction. It has not yet been clearly elucidated how the moved mobile ions are exactly involved in converting the channel $G$. Generally, it has been described as two scenarios. On the one hand, electrons can easily flow through the accumulated mobile ions near the channel, creating a lateral conductive path [17]. On the other hand, ions serving as dopants that reach the channel chemically react with channel atoms [15]. The valence of the channel atom can be, thus, smaller or higher, resulting in an electrically conductive or insulative path. To date, various mobile ions have been explored. Then, an ECRAM stack that can effectively control the specifically selected ions has been designed. The ECRAM first used Li ions from a thin-film rechargeable battery. Li-ion-incorporating channel and electrolyte materials, such as lithium phosphorus oxynitride (LiPON), were used. However, considering CMOS compatibility, new mobile ions, such as oxygen ions (or vacancies) [18] and Cu ions [19], have been studied. Considering recent advancements of the ECRAM, in this study, the progress and prospect of each type of ECRAM classified according to the use of mobile ions were discussed.
Figure 2. Synaptic responses of (a) classical RRAM [12], (b) analog RRAM [12], and (c) ECRAM [19]. The first row shows the schematic diagram of each device. The second row shows the synaptic responses of the devices as a function of the identical pulse technique. The change in current in every pulse step is shown in the third row.

2. Results and Discussion
2.1. Li-Ion-Based Electrochemical Random-Access Memory

Li-ion-based ECRAM was proposed implementing the charge/discharge mechanism of a Li-ion battery [15,16]. During the charge and discharge processes, the redox reaction of the Li ion occurs at both the anode and the cathode, which can lead to resistance changes of the anode or cathode. However, multiterminal Li-ion-based ECRAM with more than three terminals can increase circuit complexity. Thus, in the device structure, a two-terminal Li-ion-based ECRAM (2T Li-ECRAM) was proposed for high integration density [20,21]. Even in the two-terminal structure, G can be controlled by a migration of the Li ions, as shown in Figure 3. Under applied external positive bias, the Li ions are oxidized in the LiCoO$_2$ layer (cathode) and move into an amorphous silicon layer (anode) and vice versa. It is a totally reversible process, and the concentration of the Li ion is gradually changed in the LiCoO$_2$ layer during the process. When the loss of Li ions increases, the LiCoO$_2$ layer can be expressed as Li$_{1-x}$CoO$_2$, where “x” implies a vacancy formation which can increase the G of the Li$_{1-x}$CoO$_2$ layer. In other words, under external positive bias, the G level of the Li$_{1-x}$CoO$_2$ layer increases because of the increased loss of Li ions in the LiCoO$_2$ layer, which leads to increased total G of the 2T Li-ECRAM.

The Li-ion migration can be confirmed by measuring cyclic voltammetry, as shown in Figure 4. The 2T Li-ECRAM exhibited cyclic voltammetry with various sweep rates, which can be explained as the redox reaction of the ions. To confirm the faradaic current derived from the ion migration, the peak currents of the cyclic voltammetry were fitted by the Randles–Sevcik equation.

\[
I_{\text{peak}} = 0.4958(Fn)^{\frac{3}{2}}(RT)^{-\frac{1}{2}}A_c(\alpha D_0 v)^{\frac{1}{2}},
\]  
(1)
where $I_{\text{peak}}$ is the peak current, $F$ is the Faraday constant, $n$ is the number of electrons transferred in the redox event, $R$ is the gas constant, $T$ is the temperature, $A$ is the area, $C_0$ is the ion concentration, $\alpha$ is the transfer coefficient, $D_0$ is the diffusion coefficient, and $\nu$ is the scan rate. The peak current was linearly proportional to the sweep rate, indicating that it was an ionic current.

Figure 3. Simple illustration of the operation mechanism in the 2T Li-ECRAM [20]. Copyright IEEE, 2019.

Figure 4. (a) Cyclic voltammetry with various sweep rates of the Li-ion-based two-terminal synaptic device. (b) Peak currents of the cyclic voltammetry fitted by the Randles–Sevcik equation [20]. Copyright IEEE, 2019.

From the controlled Li-ion migration, synaptic characteristics can be obtained, as shown in Figure 5. Spike-timing-dependent plasticity that is dependent on the timing difference between spikes from pre- and post-neurons is one of the representative synaptic characteristics. The timing difference can result in different strengths of synapse connections (synaptic weight). In other words, at the synapse, coherent spikes increase the synaptic weight more than incoherent spikes. Figure 5b shows the potentiation and depression characteristics under sequentially applied 50 identical potentiation pulses and 50 identical depression pulses. The 2T Li-ECRAM exhibited gradual G levels, which can be considered as the synaptic weight in the hardware implementation. Additionally, the G levels were maintained for 10,000 s, suggesting nonvolatile G levels.
However, during the depression, the 2T Li-ECRAM exhibited a nonlinear G decrease, which can degrade the recognition accuracy of the hardware-implemented neuromorphic algorithm. Nonlinear depression can result from the self-discharge behavior of the ECRAM. When the Li ion is transferred from the cathode to the anode, an electromotive force is formed in the device cell, which forces the Li ion to move back to the cathode. Consequently, more abrupt G changes were observed during depression [20].

To prevent the self-discharge behavior of the 2T Li-ECRAM, a solid-state electrolyte was adopted between the cathode and anode [21]. Figure 6a shows a cross-sectional transmission electron microscopy image of the device cell. The LiPON layer was inserted between the LiCoO$_2$ and a-Si layers as an electrolyte. By inserting the electrolyte, more stable oxidations were observed under cyclic voltammetry, as shown in Figure 6b. Moreover, the abruptly changed depression was improved (Figure 6c). These results come from the limited self-discharge behavior; the maximum G level was maintained for a longer time by inserting the electrolyte, as shown in Figure 6d. At various G levels, the self-discharge behavior was prevented, which led to stable G retention, as shown in Figure 7.
Figure 7. (a) Selected multilevel G for retention measurement. (b) Stable multilevel G retention from the electrolyte [21]. Copyright IEEE, 2019.

The Li-ion-based electrochemical synaptic devices exhibit obviously improved synaptic characteristics such as potentiation/depression linearity, cycle endurance, and multistate retention. Even though the Li-ion-based electrochemical synaptic devices have various advantages, additional requirements should be satisfied for the hardware implementation of the neuromorphic algorithm. Because they are operated by Li-ion migration, Li-ion-based electrochemical synaptic devices have a relatively slow switching speed from microseconds to milliseconds. For lower energy consumption of the hardware implementation, a faster switching speed needs to be realized. Additionally, for high integration density and mass production process, CMOS-compatible materials are required. The materials consisting of Li ions are not proper for a typical CMOS process. Thus, more CMOS process-compatible materials and device structures are necessary. Lastly, the dynamic range, which is the difference between the maximum and minimum G levels, can affect the accuracy of the hardware-implemented neuromorphic algorithm. Therefore, the dynamic range of the Li-ion-based electrochemical synaptic devices needs to be enlarged.

2.2. Oxygen-Ion-Based Electrochemical Random-Access Memory

In 2013, the preliminary ion-driven ECRAM was demonstrated using a combination of an ionic liquid and a perovskite SmNiO$_3$ channel material [22]. In the material system, the channel G level could be modulated by electrochemical reactions at the ionic liquid/SmNiO$_3$ channel interface as follows:

$$\text{O}_2^{2-} \leftrightarrow \text{V}_{0}^{2+} + 2e^{-} + \frac{1}{2}\text{O}_2. \quad (2)$$

$$\text{Ni}^{3+} + e^{-} \leftrightarrow \text{Ni}^{2+}. \quad (3)$$

When oxidation occurred in the oxide under voltage application, the gate attracted the oxygen ion with negative polarity. The electrons created by the vacancy as oxygen was released reduce Ni$^{3+}$ to Ni$^{2+}$ for stabilization, transforming the metallic channel state. As a result, successive gate pulses with $+2.5/-2.5$ V and a width of 10 ms linearly controlled the channel G level with a range of 1,000% (Table 1).

However, considering the integration perspective, the use of a liquid electrolyte is vulnerable to external ambient conditions such as humidity. Thus, a metal-oxide-based ECRAM was fabricated with a HfO$_2$/WO$_3$ stack [18]. The G level with few tens of range was tuned by 20 pulses with a width of 0.5 s. Interestingly, the synaptic characteristics were shown even after annealing at a high temperature of 400 °C. The ECRAM continued to be updated after $\sim 2 \times 10^7$ pulses without degradation. The G response was a function of pulse width, which was varied from 10 µs to 10 ns. Furthermore, reliable cycling behavior was achieved by more than $10^7$ pulses.
Pr$_{1-x}$Ca$_x$MnO$_3$ (PCMO) is known as an ionic conductor that promotes the migration of oxygen ions [23]. Usually, the resistive-switching behavior based on the valence change of the Mn oxidation states between Mn$^{3+}$ and Mn$^{4+}$, corresponding to insulative and conductive states, respectively, has been understood in a two-terminal structure, where PCMO is sandwiched between electrodes [24,25]. This relatively clarified area switching phenomenon was exploited in a three-terminal structure [26]. Polycrystalline PCMO annealed at 600 °C served as the channel layer. Since PCMO was regarded as a p-type oxide semiconductor, the oxygen-deficient state showed low conductivity. Lee et al. [26] first investigated the impact of annealing conditions on the G level of PCMO to identify the origin of analog switching. When forming gas annealing was performed, the G level of about 250 nS was lowered with respect to the temperature. The lowered G level was reversibly recovered by supplying oxygen, indicating that the oxygen ion movement plays an important role. When a HfO$_x$ electrolyte with a GdO$_x$ reservoir was inserted on top of PCMO, the channel G level could be modulated by electrical pulses. The positive gate voltage moved the oxygen anions back to the reservoir, decreasing G. On the contrary, the negative voltage drove the ions toward the channel, increasing G.

On the basis of the switching mechanism, the impact of electrolytes was further analyzed. Specifically, the electrolyte density, which was involved in the extent of ion migration, was adjusted [27]. During the HfO$_x$ electrolyte deposition, the working pressure was varied in the range of 3–15 mTorr. The results showed that a high-quality HfO$_x$ film with less porosity was obtained at lower working pressure. Note that the porosity of the electrolyte was inversely proportional to the synaptic behavior. Gate pulses higher than 4 V only activated the switching behavior in the PCMO synaptic device with the HfO$_x$ film deposited at 3 mTorr working pressure condition. The driving gate voltage was reduced using an HfO$_x$ layer deposited at higher working pressure. This means that the oxygen ion migration was preferred through the boundary, such that the ion could be easily moved through the defective HfO$_x$ layer.

Channel quality was investigated in addition to the effect of the electrolyte [28]. With the given YSZ electrolyte acting as a good ion conductor, two binary oxides, TiO$_x$ and WO$_x$, were compared. When the oxygen-rich WO$_3$ channel was used, the G level began to be easily saturated after a few gate pulses, constraining a small G window. Furthermore, the oxygen-deficient WO$_x$ channel layer promoted oxygen ion migration by the lowered vacancy formation energy and migration barrier, leading to a continuous change in G. The impact of the stoichiometry of the channel material was further verified using another binary oxide, i.e., a TiO$_2$ layer. The oxygen-deficient channel layer induced more active redox reactions under voltage application, accelerating the ion diffusivity. Note that the achieved results were based on polycrystalline channel oxides; hence, the amorphous phase could provide a different electrical response.

### Table 1. Benchmark table for oxygen-ion-driven electrochemical random-access memories.

| Device stack | Electrolyte | Ionic Liquid | HfO$_2$ | HfO$_2$ | HfO$_{1.74}$ | HfO$_x$ | YSZ |
|--------------|-------------|--------------|---------|---------|-------------|---------|-----|
| Mobile ion   | SmNiO$_3$   | Oxygen ion   | Oxygen ion | Oxygen ion | Oxygen ion | Oxygen ion | Oxygen ion |
| Conductance range | 1.1 | 20 | -6 | -1.75 | -2.25 | 7 |
| Driving | HfO$_x$ | +1 nA/0.5 s | +4 V/1 s | -3.75 V/1 s | -3.5 V/100 ms | +4 V/500 ms |
| Potentiation | WO$_x$ | +2.5 V/10 ms | -1 nA/0.5 s | -3 V/1 s | 3V/1 s | 2.5 V/100 ms | -3.5 V/500 ms |
| Depression | PCMO | +2.5 V/10 ms | -1 nA/0.5 s | -3 V/1 s | 3V/1 s | 2.5 V/100 ms | -3.5 V/500 ms |
| Reference   | TiO$_2$     | [22]         | [18]     | [26]     | [27]        | [28]     |     |

2.3. Proton-Based Electrochemical Random-Access Memory

To clarify the role of H in the synaptic device, hydrogen-doped SiO$_x$ electrolytes with different hydrogen concentrations were used above the WO$_x$ channel [30]. Hydrogen was incorporated into the electrolyte by sputtering with a SiO$_2$ target under Ar and forming gas. The hydrogen concentration could be, thus, changed by fine-tuning the ratio of the two gases. In the capacitance–voltage measurement with a frequency of 1 kHz, hydrogen-
doped SiO$_2$ only exhibited a hysteresis loop, implying that hydrogen was driven by the applied field.

Since hydrogen serves as the mobile source, organic materials have been mainly used for the ECRAM specifically aimed at wearable and flexible applications. The positive voltage to poly(3,4-ethylenedioxythiophene):polystyrene sulfonate (PEDOT:PSS) acting as the gate electrode pushed hydrogen toward PEDOT:PSS with a polyethylenimine (PEI) channel [31]. This caused the reduction of PEDOT, decreasing the conductivity of the PEDOT:PSS/PEI channel. The multiple G states were linearly modulated by more than 500 pulses with a low driving voltage of hundreds of millivolts. A switching energy of about 10 pJ was experimentally achieved and was further expected to be projected to 35 aJ at a sub-micrometer scaled-down device area of 0.3 $\mu$m $\times$ 0.3 $\mu$m.

The organic ECRAM can be composed of a semiconducting polymer, such as PE-DOT:PSS separated by Nafion, which is a solid electrolyte [32]. Electron injection and extraction due to hydrogen migration induced a redox reaction at the PEDOT:PSS channel, tuning G. Fifty G states could be adjusted by a low voltage of ±650 mV, and a larger voltage of ±1 V allowed a twofold higher dynamic range.

Although these devices demonstrated low-voltage operation (Table 2), CMOS-compatible fabrication processing and reliability need to be taken into account. In this regard, Yao et al. [33] reported hydrogen intercalation exploited in inorganic material systems with a Nafion-117 electrolyte and a WO$_3$ channel. Interestingly, palladium hydride (PdH$_x$) was used for the reservoir of hydrogen. Hydrogen was introduced by exposing the deposited Pd layer to forming gas ambient. The gate pulse started to oxidize PdH$_x$, and the released protons were transferred to the channel through the Nafion electrolyte. The injected hydrogen to the WO$_3$ lattice created defects by bonding with the oxygen ion, increasing the conductivity in the channel.

Table 2. Benchmark table for hydrogen-ion-driven electrochemical random-access memory.

| Device stack | Electrolyte | Ionic Liquid | PEDOT:PSS | PEDOT:PSS/PEI | Nafion | SiO$_2$ | Nafion |
|--------------|-------------|--------------|-----------|---------------|--------|---------|--------|
| Channel      | MoO$_3$     | Hydrogen     | Hydrogen  | Hydrogen      | Hydrogen | Hydrogen | Hydrogen |
| Conductance range | +2.5 V/1 ms | −100 mV | −1.1 V/50 ms | +3 V/1 s with −1 V/0.5 s | +0.25 V/5 ms |
| Potentiation | [34]        | (31)         | (32)      | (28)          | [33]    |
| Depression   | −1.8 V/1 ms | +100 mV | +1 V/50 ms | −2.5 V/1 s with +1 V/0.5 s | −0.25 V/5 ms |

2.4. Cu-Ion-Based Electrochemical Random-Access Memory

Cu ions as a new mobile ion source can be supplied from the interconnect in the back-end-of-line process. Nonvolatile memory behavior based on Cu ion motion has been intensively studied for a two-terminal configuration, called conductive-bridge RAM (CBRAM) [35,36]. Because of its fast operating speed, the CBRAM is expected to be a key element for storage-class memory [36] or reconfigurable applications [37]. Additionally, an atomic transistor concept was proposed for logical functions [17]. In the three-terminal transistor structure, the Cu ions are supplied from the Cu gate electrode; thus, the ions passing through the Ta$_2$O$_5$ solid electrolyte are accumulated at the channel (Table 3). The nucleation of Cu electrically bridges the channel, which leads to an instantly high current on the order of about $10^4$ flowing between the source and drain electrodes, thereby turning on the switch.
Table 3. Benchmark table for Cu-ion-driven electrochemical random-access memory.

| Device Stack | Cu/Ta₂O₅ | Cu/Cu₆Rb₄I₁₃/TiN (or TaN) | Cu/HfOₓ/WOₓ |
|--------------|----------|--------------------------|-------------|
| Volatility   | Nonvolatile | Nonvolatile | Nonvolatile |
| Resistance state | Binary | Analog | Analog |
| Switching mechanism | Forming and dissolution of Cu nucleus | Plating and deplating of Cu | Valence change |
| Applications  | Logic | Analog synapse | Analog synapse |
| Reference     | [17] | [38] | [19] |

Studies utilizing Cu ions have regained attention due to the demand for manufacturing compatibility of the ECRAM. To make the Cu ions move uniformly across the entire area, unlike CBRAM operation, highly conductive solid-state electrolytes of the Cu–Rb–I–Cl system were introduced for the analog synapse [38]. The lithium-free solid-state Cu-ion-actuated ECRAM synapse exhibited analog switching by a small programming pulse amplitude of 100 mV, which might have been the result of the faster ion mobility and ionic conductivity of the electrolyte.

Recently, analog switching was demonstrated in a fully CMOS-compatible stack with a Cu gate electrode/HfOₓ electrolyte/WOₓ channel structure [19], as shown in Figure 8. It is believed that the valence change of the W atom at the channel with respect to Cu ions as a dopant was involved. The channel current began to respond when the gate voltage was above a critical criterion of 6 V, indicating field-induced ion migration. Although the current was increased by the gate, fluctuation of the channel current was observed, indicating poor gate controllability on the channel. The nonuniform current response could be improved by lowering the channel resistance to apply most of the gate voltage to the electrolyte.

This was experimentally achieved by depositing a nonstoichiometric WOₓ channel layer by sputtering a single WO target with only Ar plasma instead of reactive sputtering to the W metal target with oxygen and argon gases. As a result, the channel current of the Cu/HfOₓ/WOₓ ECRAM continued to increase (or decrease) analogously by the number of positive (or negative) gate pulses. Since ion movement played a vital role, the degree of the current change was steadily enlarged by the larger gate voltage amplitude at a given pulse width. The area-scalable synaptic response is shown in Figure 9. The channel current became smaller when the channel width was shortened from 100 to 5 µm at the given length of 10 µm. The read current at 0.5 V decreased linearly, implying area switching.

Figure 8. Cu-ion-driven three-terminal structure with Cu/HfOₓ/WOₓ. The channel current begins to increase when a gate voltage above a certain threshold is applied. The uniformly increased channel current can be achieved by the stoichiometry of the channel material. The magnitude of the current increase is adjusted by the gate voltage amplitude [19]. Copyright AIP, 2021.
3. Conclusions

In this mini-review, ECRAM-based synaptic devices for neuromorphic computing applications were discussed. Inspired by Li-ion intercalation in a secondary ion battery, various studies have attempted to develop suitable Li-incorporated electrolyte materials such as LiTiO$_x$ [39] and LiPOSe$_x$ [40]. Furthermore, since specific oxidation or reduction is thermodynamically preferred, an asymmetric potentiation and depression behavior was observed. To mitigate this challenge, an ion-controllable thin Al$_2$O$_3$ barrier was introduced [41]. Recently, to overcome the drawback of the three-terminal structure at the expense of analog synaptic properties, uniform Li-ion motion was realized in a two-terminal ECRAM. In the case of using hydrogen ions, which are mainly contained in polymers, the organic ECRAMs were operated at very low voltage. All organic-based ECRAMs are expected to be used for specific applications, where solution and roll-to-roll processing are required. Considering CMOS compatibility, oxygen- and Cu-ion-based ECRAMs can be integrated into a large-scale array. By analyzing the material aspects of the electrolyte and channel layer, a deep understanding of the factors on the linearity and symmetry of the synaptic properties has been gained. Since the area-scalable switching behavior has been observed, the switching speed can be expected to be faster in the aggressively scaled devices, which needs to be verified. By introducing an optimized structure, the speed and dynamic range of the conductance can be also improved. A structure that efficiently generates heat and confines it in the ECRAM can promotes ion movement, resulting in faster switching speed. To date, physics-based modeling [42] has rarely been studied except for the equivalent circuit model [43]. A model that fits well with the experimental results will not only allow the design exploration of the synaptic devices for further improvement but also extrapolate the reliability perspective of ECRAMs. ECRAM has been proposed to accelerate training due to the linear $G$ update, known as one of the key factors for achieving high recognition accuracy, but it may be difficult to satisfy all reliability criteria. Depending on the systems for edge or server computing, inference can mainly be performed, while training can be conducted infrequently. This means that the stability of multiple $G$ states may be more important than cycling endurance. When the ECRAM is designed for a specific system purpose, hardware demonstration of the neuromorphic chip is expected to be accelerated.

Author Contributions: H.K. (Heebum Kang), J.S., H.K. (Hyejin Kim), H.W.K., E.R.H., N.K., D.L. and J.W. wrote the manuscript. H.K. (Heebum Kang), J.S., H.K. (Hyejin Kim), H.W.K., E.R.H. and N.K. performed the literature survey. D.L. and J.W. supervised the work. All authors read and agreed to the published version of the manuscript.
References

1. Mead, C. Neuromorphic electronic systems. *Proc. IEEE* 1990, 78, 1629–1636. [CrossRef]
2. Burr, G.W.; Shelby, R.M.; Sebastian, A.; Kim, S.; Kim, S.; Sidler, S.; Virwani, K.; Ishii, M.; Narayanan, P.; Fumarola, A.; et al. Neuromorphic computing using non-volatile memory. *Adv. Phys. X* 2017, 2, 89–124. [CrossRef]
3. Zhang, Y.; Wang, Z.; Zhu, J.; Yang, Y.; Rao, M.; Song, W.; Zhuo, Y.; Zhang, X.; Cui, M.; Shen, L.; et al. Brain-inspired computing with memristors: Challenges in devices, circuits, and systems. *Appl. Phys. Rev.* 2019, 7, 011308. [CrossRef]
4. Wan, Q.; Shi, Y. Neuromorphic Devices for Brain-Inspired Computing: Artificial Intelligence, Perception and Robotics, 1st ed.; Wiley-VCH: Weinheim, Germany, 2022.

5. Song, Y.J.; Lee, J.H.; Han, S.H.; Shin, H.C.; Lee, K.H.; Suh, K.; Jeong, D.E.; Koh, G.H.; Oh, S.C.; Park, J.H.; et al. Demonstration of Highly Manufacturable STT-MRAM Embedded in 28nm Logic. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; p. 182.
6. Jackson, B.L.; Rajendran, B.; Corrado, G.S.; Breitwisch, M.; Burr, G.W.; Cheek, R.; Gopalakrishnan, K.; Raoux, S.; Rettner, C.T.; Padilla, A.; et al. Nanoscale Electronic Synapses Using Phase Change Devices. *ACM J. Emerg. Technol. Comput. Syst.* 2013, 9, 12. [CrossRef]
7. Horii, H.; Yi, J.; Park, J.; Ha, Y.; Baek, I.; Park, S.; Hwang, Y.; Lee, S.; Kim, Y.; Lee, K.; et al. A novel cell technology using N-doped GeSbTe films for phase change RAM. In Proceedings of the 2003 Symposium on VLSI Technology, Kyoto, Japan, 10–12 June 2003. [CrossRef]
8. Yao, P.; Wu, H.; Gao, B.; Tang, J.; Zhang, Q.; Zhang, W.; Yang, J.J.; Qian, H. Fully hardware-implemented memristor convol-tional neural network. *Nature 2020*, 577, 641–646. [CrossRef]
9. Li, C.; Hu, M.; Li, Y.; Jiang, H.; Ge, N.; Montgomery, E.; Zhang, J.; Song, W.; Davila, N.; Graves, C.; et al. Analogue signal and image processing with large memristor crossbars. *Nat. Electron.* 2017, 1, 52–59. [CrossRef]
10. Wu, J.; Yu, S. Resistive Memory-Based Analog Synapse: The Pursuit for Linear and Symmetric Weight Update. *IEEE Nanotechnol. Mag.* 2018, 12, 36–44. [CrossRef]
11. Yu, S.; Chen, P.-Y.; Cao, Y.; Xia, L.; Wang, Y.; Wu, H. Scaling-up Resistive Synaptic Arrays for Neuro-inspired Architecture: Challenges and Prospect. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015; p. 17.3.
12. Woo, J.; Moon, K.; Song, J.; Kwak, M.; Park, J.; Hwang, H. Improved Synaptic Behavior Under Identical Pulses Using AlOx/HfOx Bilayer RAM Array for Neuromorphic Systems. *IEEE Electron Device Lett.* 2016, 37, 994–997. [CrossRef]
13. Woo, J.; Padovani, A.; Moon, K.; Kwak, M.; Larcher, L.; Hwang, H. Linking Conductive Filament Properties and Evolution to Synaptic Behavior of RAM Devices for Neuromorphic Applications. *IEEE Electron Device Lett.* 2017, 38, 1220–1223. [CrossRef]
14. Wu, W.; Wu, H.; Gao, B.; Deng, N.; Yu, S.; Qian, H. Improving Analog Switching in HfOx-Based Resistive Memory with a Thermal Enhanced Layer. *IEEE Electron Device Lett.* 2017, 38, 1019–1022. [CrossRef]
15. Fuller, E.J.; El Gabaly, E.; Léonard, F.; Agarwal, S.; Plimpton, S.J.; Jacobs-Gedrim, R.B.; James, C.D.; Marinella, M.J.; Talin, A.A. Li-Ion Synaptic Transistor for Low-Power Analog Computing. *Adv. Mater.* 2016, 29. [CrossRef] [PubMed]
16. Tang, J.; Bishop, D.; Kim, S.; Copel, M.; Gokmen, T.; Todorov, T.; Shin, S.H.; Lee, K.-T.; Solomon, P.; Chan, K.; et al. ECRAM as Scalable synaptic Cell for High-Speed, Low-Power Neuromorphic Computing. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; p. 13.1.
17. Hasegawa, T.; Itoh, Y.; Tanaka, H.; Hino, T.; Tsuuraoka, T.; Terabe, K.; Miyazaki, H.; Tsukagoshi, K.; Ogawa, T.; Yamaguchi, S.; et al. Volatile/Nonvolatile Dual-Functional Atom Transistor. *Appl. Phys. Express* 2010, 4, 015204. [CrossRef]
18. Kim, S.; Todorov, T.; Onen, M.; Gokmen, T.; Bishop, D.; Solomon, P.; Lee, K.-T.; Copel, M.; Farmer, D.B.; Ott, J.A.; et al. Metal-oxide based, CMOS-compatible ECRAM for Deep Learning Accelerator. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; p. 35.7.1.
19. Kang, H.; Woo, J. Cu-ion-actuated three-terminal neuromorphic synaptic devices based on binary metal-oxide electrolyte and channel. *Appl. Phys. Lett.* 2021, 119, 072103. [CrossRef]
20. Lee, C.; Lee, J.; Kim, M.; Woo, J.; Koo, S.-M.; Oh, J.-M.; Lee, D. Two-terminal structured synaptic device using ionic elec-trochemical reaction mechanism for neuromorphic system. *IEEE Electron Device Lett.* 2019, 40, 546–549. [CrossRef]
21. Choi, Y.; Lee, C.; Kim, M.; Song, Y.; Hwang, H.; Lee, D. Structural Engineering of Li-Based Electronic Synapse for High Reliability. *IEEE Electron Device Lett.* 2019, 40, 1992–1995. [CrossRef]
22. Shi, J.; Ha, S.D.; Zhou, Y.; Schoofs, F.; Ramanathan, S. A correlated nickelate synaptic transistor. *Nat. Commun.* 2013, 4, 2676. [CrossRef]
23. Sawa, A. Resistive switching in transition metal oxides. *Mater. Today* 2008, 11, 28–36. [CrossRef]
24. Siddik, M.; Jung, S.; Park, J.; Lee, W.; Kim, S.; Lee, J.; Shin, J.; Park, S.; Lee, D.; Kim, I.; et al. Thermally assisted resistive switching in Pr$_{10,7}$Ca$_{0.3}$MnO$_3$/Ti/Ga$_2$Sb$_2$Te$_5$ stack for nonvolatile memory applications. *Appl. Phys. Lett.* **2011**, *99*, 063501. [CrossRef]

25. Baek, K.; Park, S.; Park, J.; Kim, Y-M.; Hwang, H.; Oh, S.H. In situ TEM observation on the interface-type resistive switching by electrochemical redox reactions at a Ti/N/PCMO interface. *Nanoscale* **2017**, *2*, 582–593. [CrossRef]

26. Lee, C.; Rajput, K.G.; Choi, W.; Kwak, M.; Nikam, R.D.; Kim, S.; Hwang, H. Pr$_{10,7}$Ca$_{0.3}$MnO$_3$-Based Three-Terminal Synapse for Neuromorphic Computing. *IEEE Electron Device Lett.* **2020**, *41*, 1500–1503. [CrossRef]

27. Lee, C.; Choi, W.; Kwak, M.; Kim, S.; Hwang, H. Impact of electrolyte density on synaptic characteristics of oxygen-based ionic synaptic transistor. *Appl. Phys. Lett.* **2021**, *119*, 103503. [CrossRef]

28. Lee, J.; Nikam, R.D.; Kwak, M.; Kwak, H.; Kim, S.; Hwang, H. Improvement of Synaptic Properties in Oxygen-Based Synaptic Transistors Due to the Accelerated Ion Migration in Sub-Stoichiometric Channels. *Adv. Electron. Mater.* **2021**, *7*, 2100219. [CrossRef]

29. Baek, K.; Park, S.; Park, J.; Kim, Y.-M.; Hwang, H.; Oh, S.H. In situ TEM observation on the interface-type resistive switching by electrochemical redox reactions at a Ti/N/PCMO interface. *Nanoscale* **2017**, *2*, 582–593. [CrossRef]

30. Lee, J.; Lim, S.; Kwak, M.; Song, J.; Hwang, H. Understanding of proton induced synaptic behaviors in three-terminal synapse device for neuromorphic systems. *Nanotechnology* **2019**, *30*, 255202. [CrossRef]

31. Van De Burgt, Y.Y.; Lubberman, E.; Fuller, E.J.; Melianas, A.; Wang, Z.; Agarwal, S.; Li, Y.; Tuchman, Y.; James, C.D.; Marinella, M.J.; Yang, J.J.; et al. Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing. *Science* **2019**, *364*, 570–574. [CrossRef]

32. Fuller, E.J.; Keene, S.T.; Melianas, A.; Wang, Z.; Agarwal, S.; Li, Y.; Tuchman, Y.; James, C.D.; Marinella, M.J.; Yang, J.; et al. A non-volatile organic electrochemical device as a low-voltage artificial synapse for neuromorphic computing. *Nat. Mater.* **2017**, *16*, 414–418. [CrossRef]

33. Yao, X.; Klyukin, K.; Lu, W.; Onen, M.; Ryu, S.; Kim, D.; Emond, N.; Waluyo, I.; Hunt, A.; Del Alamo, J.; and et al. Protonic solid-state electrochemical synapse for physical neural networks. *Nat. Commun.* **2020**, *11*, 3134. [CrossRef]

34. Yang, C.S.; Shang, D.S.; Liu, N.; Shi, G.; Shen, X.; Yu, R.C.; Li, Y.Q.; Sun, Y. A Synaptic Transistor based on Quasi-2D MoS$_2$ TMDs. *Adv. Mater.* **2014**, *26*, 1–2. [CrossRef]

35. Belmonte, A.; Kim, W.; Chan, B.T.; Heylen, N.; Fantini, A.; Houssa, M.; Jurczak, M.; Goux, L. A Thermally Stable and High-Performance 90-nm Al$_2$O$_3$/Cu-Based 1T1R CBAM Cell. *IEEE Trans. Electron Devices* **2013**, *60*, 3690–3695. [CrossRef]

36. Sills, S.; Yasuda, S.; Strand, J.; Calderoni, A.; Aratani, K.; Johnson, A.; Ramaswamy, N. A copper ReRAM cell for Storage Class Memory applications. In Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA, 9–12 June 2014; pp. 1–2. [CrossRef]

37. Miyamura, M.; Tada, M.; Sakamoto, T.; Banno, N.; Okamoto, K.; Iguchi, N.; Hada, H. First Demonstration of Logic Map-pong on Nonvolatile Programmable Cell Using Complementary Atom Switch. In Proceedings of the IEEE International Electronic Device Meeting (IEDM), San Francisco, CA, USA, 10–13 December 2012; p. 10.6.

38. Todorov, T.K.; Ando, T.; Narayanan, V.; Rozen, J. Three-Terminal Copper-Driven Neuromorphic Device. U.S. Patent 16/295986, 10 September 2020.

39. Li, Y.; Fuller, E.J.; Asapu, S.; Agarwal, S.; Kurita, T.; Yang, J.J.; Talin, A.A. Low-Voltage, CMOS-Free Synaptic Memory Based on Li$_2$TiO$_3$ Redox Transistors. *ACS Appl. Mater. Interfaces* **2019**, *11*, 38982–38992. [CrossRef]

40. Nikam, R.D.; Kwak, M.; Lee, J.; Rajput, K.G.; Banerjee, W.; Hwang, H. Near ideal synaptic functionalities in Li ion syn-aptic transistor using Li$_2$PO$_3$Se$_x$, electrolyte with high ionic conductivity. *Sci. Rep.* **2019**, *9*, 18883. [CrossRef] [PubMed]

41. Lee, K.; Lee, J.; Nikam, R.D.; Heo, S.; Hwang, H. Sodium-based nano-ionic synaptic transistor with improved retention characteristics. *Nanotechnology* **2020**, *31*, 455204. [CrossRef] [PubMed]

42. Baldo, M.; Ielmini, D. Modeling of oxide-based ECRAM programming by drift-diffusion ion transport. In Proceedings of the 2021 IEEE International Memory Workshop (IMW), Dresden, Germany, 16–19 May 2021; pp. 1–4. [CrossRef]

43. Solomon, P.M.; Bishop, D.M.; Todorov, T.K.; Dawes, S.; Farmer, D.B.; Copel, M.; Lee, K.-T.; Collins, J.; Rozen, J. Transient Investigation of Metal-oxide based, CMOS-compatible ECRAM. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 21–25 March 2021.