Performance analysis of dual material junction accumulation mode tri gate junctionless SOI FET: Modeling and Simulation

Mrinmoy Goswami  
Jadavpur University

Ankush Chattopadhyay (✉ ankush.chattopadhyay@gmail.com)  
STCET  https://orcid.org/0000-0003-2086-9398

Chayanika Bose  
Jadavpur University

Research Article

Keywords: M JL JAM SOI TG JLFET, symmetric DMG-JLFET, asymmetric SOI-JLFET, SCEs

Posted Date: September 3rd, 2021

DOI: https://doi.org/10.21203/rs.3.rs-859825/v1

License: ☺ ☞ This work is licensed under a Creative Commons Attribution 4.0 International License.  
Read Full License
Performance analysis of dual material junction accumulation mode tri gate junctionless SOI FET: Modeling and Simulation

Mrinmoy Goswami¹, Ankush Chattopadhyay²*† and Chayanika Bose¹†

¹,³ETCE Department, Jadavpur University, 188, Raja S.C. Mallick Rd, kolkata, 700032, West Bengal, India.
²*ECE Department, St. Thomas’ College of Engineering and Technology, 4, Diamond Harbour Road, Kidderpore, Kolkata, 700023, West Bengal, India.

*Corresponding author(s). E-mail(s): ankush.chattopadhyay@gmail.com; Contributing authors: mrinmoy.goswami007@gmail.com; chayanika.bose@jadavpuruniversity.ac.in; †These authors contributed equally to this work.

Abstract

The paper illustrates the performance of Tri-Gate (TG) Dual Material (DM) SOI (Silicon on Insulator) Junctionless (JL) FET operating in Junction Accumulation Mode (JAM). An analytical model is developed to evaluate its performance. The device is also simulated using Silvaco device simulator. Both the analytical and simulation results are compared and found to match closely. Quasi 3-D modeling approach is adopted here to determine the surface potential of the above device. In this technique, the entire 3-D device is segregated into two 2-D devices with certain physical constraints. These 2-D devices are then analyzed separately to obtain the surface potentials, which are added together using suitable multiplication factors to get the surface potential of the 3-D device. This surface potential is, in turn, used to model the threshold voltage, sub-threshold drain current ($I_{d,sub}$) and the drain induced barrier lowering (DIBL). The proposed device configuration reduces the $I_{OFF}$ significantly and offers excellent immunity to SCEs. The response of the proposed device is studied for the variations of certain device parameters, such as, thickness of High-$K$ dielectric layer in stack gate, channel doping, and the work-functions as well as lengths of the gate metals. Such study will lead to turn the proposed device immune to short channel effects through proper choice of various parameters.

Keywords: DM JL JAM SOI TG JLFET, symmetric DMG-JLFET, asymmetric SOI-JLFET, SCEs
1 Introduction

Junctionless field-effect transistor (JLFET) has become the promising device in present days due to its simpler fabrication process. The absence of conventional p-n junctions makes further downscaling of device dimensions feasible. Other features of JL FET include, high $I_{ON} : I_{OFF}$ ratio [1], minimum thermal budgeting, almost ideal subthreshold swing and better roll-off [1]-[2]. In spite of having these advantages, JL FET suffers from mobility degradation due to heavily doped channels, and reduction in ON-current ($I_{ON}$) because of high parasitic resistances [3]-[4]. To resolve the issue of ON-current reduction, Junction Accumulation Mode (JAM) FET has been introduced [5]-[6]. The scheme of maintaining heavy doping in the source/drain region, while lowering the channel doping, enhances both the $I_{ON}$, and $I_{ON} : I_{OFF}$ ratio compared to those in JLFET [7]-[8]. At the ON-state, high electric field at the channel/drain interface gives rise to the hot-electron effects (HCEs) and gate induced drain leakage (GIDL). Gate engineering using dual material has been established as an effective approach to get rid of the reliability issues caused by HCEs and short channel effects (SCEs) in various FET architectures [9]-[13]. Reduction of gate oxide thickness leads to the gate direct tunneling [14]. Such gate leakage current that occurs due to tunneling can be suppressed by replacing the conventional gate oxide ($SiO_2$) with dielectric material of high-$K$ value [15]. However, formation of the high-$K$ material layer over Si-film creates a rough Si-Insulator interface, which causes the surface scattering and thereby, mobility degradation of carriers [16]. Formation of dual oxide layer (high-$K$ oxide on top of a thin $SiO_2$ layer), commonly referred to as Gate stacking [17], offers an effective solution to the problem of mobility degradation [18]. Among various gate structures, Tri-gate (TG) provides excellent gate control in sub-100 nm regime and thus attracts lots of research attention. Reduced surface scattering, subthreshold swing (SS) and drain induced barrier lowering (DIBL) make the tri-gate (TG) JLFETs more suitable for analog and digital applications [9], [19]-[22]. Improvement in gate-channel electrostatics gives rise to immunity to SCEs, and consequently, pushes down the device scaling limits [23]. Thus, TG-JLFET architecture that possesses the features of both JLFETs and multi gate FETs deserves special attention to prove its suitability in the short-channel regime. With the increasing demand for high packing density, feature size of the device gets reduced. As a result, the SCEs and parasitic capacitances become stronger [24]. Such parasitic capacitances can be controlled by the Silicon-on-Insulator (SOI) technology [25]. Various analytical modeling have been presented in numerous literatures. Katti et. al. in [26] modeled a fully depleted SOI MOSFET considering small geometry by solving the 3D Poisson’s equation. 3D model of tri-gate JL nano-wire MOSFET with quantum effects was proposed by Holtij et. al. [27]. Auth et. al. [28] proposed a quasi-3D model that involves mathematics of reduced complexity without compromising the accuracy of the model. In this model,
3D device was split into two 2D devices to solve the potential function. This technique, applied in tri-gate MOSFET with lightly doped channel, yielded accurate results [29]. Various research works were carried out based on the above quasi-3D model [30]-[31], which will also be adopted in this communication.

To the best of our knowledge, analytical modeling of DM JL JAM SOI TG JLFET with gate stacking is reported here for the first time. In this paper, the proposed device will be analyzed on the basis of variant device parameters such as, thickness of High-K dielectric layer, channel doping, work-functions and lengths of the gate metals. The proposed JL FET will be modeled based on the quasi-3D modeling technique, in which the 3D potential function will be obtained by the weighted sum approximated approach of surface potentials. Analytical modeling of threshold voltage, subthreshold current and DIBL will also be derived from the approximated surface potential. The proposed device will be simulated by TCAD from Silvaco ATLAS device simulator, in order to validate the model. The performance of the device will be analyzed based on the surface potential, threshold voltage, drain current and DIBL.

The literature is organized in a couple of sections, starting from the introduction, which is followed by the device structure and model description. In the next section, analytical modeling is elaborated. Thereafter, the model validation and simulation setup are briefed, which is followed by the result and discussion section. Finally, the study is concluded by enlightening the major findings of this work.

2 Device Structure and Model Description

The 3-D view of a DM JL JAM SOI TG JLFET is presented in Fig. 1(a). The top view of the device shows a symmetric double-gate structure [as depicted in Fig. 1(b)] and the side cross-sectional view [presented in Fig. 1(c)], which appears as an asymmetric SOI device. The Si-film is wrapped from three sides with stacked oxide layers ($HfO_2$ on top of $SiO_2$) of thickness $t_{HfO_2}$ and $t_{SiO_2}$ respectively, while the effective oxide thickness (EOT) of $t_{ox}$ is maintained. Two metals with different work functions ($\phi_{M1}$ and $\phi_{M2}$) are used to form the gate. Different donor densities are considered here for the channel and source/drain (S/D) regions. S/D are doped with higher doping ($N_{SD}$) whereas, the channel is doped with slightly lower dopant density ($N_C$) of the same type. The channel length, width and thickness (height) are assumed to be oriented along $x$, $y$, and $z$-directions respectively.

Proposed device is analytically modeled, as reported in [28]-[29] with certain geometrical restrictions imposed on the device architecture. They are: i) thickness of the buried oxide layer ($t_{box}$) should be greater than or equal to the channel length ($L$) to reduce interaction between two side gates [29]; ii) channel length should be at least equal to twice of the width/thickness of the device or more, if not less i.e., $L \geq 2W$. 


and $L \geq 2t_{si}$ [30]-[32]. In the perimeter-weighted sum approach, channel potential $[\psi(x, y, z)]$ at any point can be expressed as a function of $\psi(x, y)$ and $\psi(x, z)$. Here, $\psi(x, y)$ and $\psi(x, z)$ are the potential function of symmetrical double-gate structure and asymmetric SOI device, respectively. These potential functions are obtained from the analytical model by solving 2D Poisson’s Equation.

2.1 Surface Potential Model:

The surface potential of the DM JL JAM SOI TG JLFET is derived by dividing it into symmetrical double-gate and asymmetrical SOI structures as shown in Fig. 1 (a), (b). The channel in both the structures is split into two sections, based on its overhead metal gate work function. These structures are modeled as follows,

2.1.1 For symmetric DMG-JLFETs:

Let, $\psi_1(x, y)$ and $\psi_2(x, y)$ be the potential profile for region-1 (with gate work function $\phi_{M1}$) and region-2 (with gate work function $\phi_{M2}$) respectively. The 2D Poisson’s equation for both the regions are given by,

\[
\frac{\partial^2 \psi_1(x, y)}{\partial x^2} + \frac{\partial^2 \psi_1(x, y)}{\partial y^2} = -\frac{qN_C}{\epsilon_{si}} \epsilon_{si}; \quad 0 \leq x \leq L_1
\]

\[
\frac{\partial^2 \psi_2(x, y)}{\partial x^2} + \frac{\partial^2 \psi_2(x, y)}{\partial y^2} = -\frac{qN_C}{\epsilon_{si}} \epsilon_{si}; \quad L_1 \leq x \leq L
\]

Where, $q$, $\epsilon_{si}$ and $N_C$ represent the electron charge, permittivity of Si-substrate and channel doping concentration respectively. The potentials in the channel are assumed to
The expressions of $\lambda_1$, $K_1$, $K_2$, $K_3$, $K_4$, $P_1$ and $P_2$ are given in Appendix.
2.1.2 For asymmetric SOI-JLFET:

Following the previous analytical model of determining the surface potential, the asymmetric SOI-JLFET is also modeled in this section. $\psi_1(x, z)$, $\psi_2(x, z)$ be the 2-D potential function of region-1 and 2, which can be obtained by solving the 2D Poisson’s Equation as follows,

$$
\frac{\partial^2 \psi_1(x, z)}{\partial x^2} + \frac{\partial^2 \psi_1(x, z)}{\partial z^2} = -\frac{q_N C_s}{\epsilon_s}; \quad 0 \leq x \leq L_1 \\
\frac{\partial^2 \psi_2(x, z)}{\partial x^2} + \frac{\partial^2 \psi_2(x, z)}{\partial z^2} = -\frac{q_N C_s}{\epsilon_s}; \quad L_1 \leq x \leq L
$$

(11a) (11b)

Considering the parabolic potential distribution along the channel region, the potential functions ($\psi_1(x, z)$, $\psi_2(x, z)$) may take the following form,

$$
\psi_1(x, z) = C_{11}(x) + C_{12}(x).z + C_{13}(x).z^2
$$

(12a)

$$
\psi_2(x, z) = C_{21}(x) + C_{22}(x).z + C_{23}(x).z^2
$$

(12b)

The co-efficients $C_{11}(x)$, $C_{12}(x)$, $C_{13}(x)$, $C_{21}(x)$, $C_{22}(x)$ and $C_{23}(x)$ can be obtained using the boundary conditions ((3) to (8)) for this asymmetric structure. The potential profiles at $z=0$ may hold the following form,

$$
\psi_{s1}(x) = K_5.e^{(x/\lambda_2)} + K_6.e^{(-x/\lambda_2)} - D_1
$$

(13a)

$$
\psi_{s2}(x) = K_7.e^{(x/\lambda_2)} + K_8.e^{(-x/\lambda_2)} - D_2
$$

(13b)

The expressions of related coefficients are illustrated in Appendix. The generalized potential function at any point in the channel region of the 3D DM JL JAM SOI TG JLFET can be obtained by multiplying $\psi_1(x, y)$ and $\psi_1(x, z)$ ($i = 1, 2, d1, s1$) with appropriate factors, as follows,

$$
\psi_1(x, 0, 0) = \alpha_1 \psi_{d1}(x) + \alpha_2 \psi_{s1}(x)
$$

(14a)

$$
\psi_2(x, 0, 0) = \alpha_1 \psi_{d2}(x) + \alpha_2 \psi_{s2}(x)
$$

(14b)

$$
\psi_1(x, y, z) = \alpha_1 \psi_1(x, y) + \alpha_2 \psi_1(x, z)
$$

(14c)

$$
\psi_2(x, y, z) = \alpha_1 \psi_2(x, y) + \alpha_2 \psi_2(x, z)
$$

(14d)

2.1.3 Expression of $V_m$:

The voltage at the interface of two regions (region-1 and region-2) ($V_m$) is determined in this section. Interface voltage ($V_{m(DMG)}$) of symmetric DMG-JLFETs can be obtained by making electric field in Region-1 and electric field in Region-2 equal at $x = L_1$(electric field continuity).

$$
\frac{\partial \psi_{d1}(x)}{\partial x} \bigg|_{x=L_1} = \frac{\partial \psi_{d2}(x)}{\partial x} \bigg|_{x=L_1}
$$

(15)

The expression of $V_{m(DMG)}$ is

$$
V_{m(DMG)} = \frac{K_{11}\{e^{L_1/\lambda_1} + e^{-L_1/\lambda_1}\} + 2K_{12}e^{L_1/\lambda_1} + K_9}{K_{10}\{e^{L_1/\lambda_1} + e^{-L_1/\lambda_1}\} + 2K_{13}e^{L_1/\lambda_1} + 1}
$$

(16)

Interface voltage ($V_{m(SOI)}$) needs to be measured for the asymmetric SOI-JLFET structure also following the similar approach mentioned above. $V_{m(SOI)}$ is obtained as,

$$
V_{m(SOI)} = \frac{K_{16}\{e^{L_1/\lambda_2} + e^{-L_1/\lambda_2}\} + 2K_{17}e^{L_1/\lambda_2} + K_{14}}{K_{15}\{e^{L_1/\lambda_2} + e^{-L_1/\lambda_2}\} + 2K_{18}e^{L_1/\lambda_2} + 1}
$$

(17)

2.2 Threshold voltage ($V_{th}$) Model:

The threshold voltage is measured as the value of gate voltage ($V_{gs}$) at which minimum surface potential reaches to the twice
of its bulk Fermi potential [33]. Mathematically,
\[ \psi_{d/s}(x = x_{\text{min}}) = \phi_f \]  
(18)
In DMG-JLFET, for region-1, \( x_{\text{min}} = (\lambda_1/2) \ln \left( \frac{K_2}{K_1} \right) \) and for region-2, \( x_{\text{min}} = (\lambda_1/2) \ln \left( \frac{K_4}{K_3} \right) \). Putting these expressions of \( x_{\text{min}} \) in (10a) and (10b) yield,
\[ \psi_{d1}(x = x_{\text{min}}) = 2 \sqrt{K_1K_2 - P_1} \]  
(19a)
\[ \psi_{d2}(x = x_{\text{min}}) = 2 \sqrt{K_3K_4 - P_2} \]  
(19b)
\[ P_1, P_2, V_{m(DMG)} \], \( K_1, K_2, K_3, K_4 \) can be expressed as,
\[ P_1 = K_{19} - V_{gs}; \quad P_2 = K_{20} - V_{gs}; \]
\[ V_{m(DMG)} = K_{26} - V_{gs}K_{27} \]
\[ K_1 = K_{29} - V_{gs}K_{30}; \quad K_2 = K_{31} - V_{gs}K_{32} \]
\[ K_3 = K_{33} - V_{gs}K_{34}; \quad K_4 = K_{35} - V_{gs}K_{36} \]
(20)
Putting these expressions in (19a) and (19b) yields,
\[ K_{37}V_{gs}^2 - K_{38}V_{gs} + K_{39} = 0 \]  
(21a)
\[ K_{40}V_{gs}^2 - K_{41}V_{gs} + K_{42} = 0 \]  
(21b)
The solution of which gives the threshold voltages \( (V_{th1}, V_{th2}) \) as follows,
\[ V_{th1} = \frac{-K_{38} \pm \sqrt{K_{38}^2 - 4K_{37}K_{39}}}{2K_{37}} \]  
(22a)
\[ V_{th2} = \frac{-K_{41} \pm \sqrt{K_{41}^2 - 4K_{40}K_{42}}}{2K_{40}} \]  
(22b)
Therefore, the threshold voltage \( (V_{th,DMG}) \) of DMG-JLFET is the maximum of the two threshold voltages which may invert the entire surface underneath both the gates, i.e., \( V_{th,DMG} = (V_{th1}, V_{th2})_{\text{max}} \). Similarly, the threshold voltage for the two regions and the entire asymmetric SOI-JLFET structure can be obtained and denoted as \( V_{th_1}, V_{th_2}, \) and \( V_{th,SOI} = (V_{th_1}, V_{th_2})_{\text{max}} \), respectively. Thus, the threshold voltage of the DM JAM SOI TG JLFET is
\[ V_{th} = \alpha_1 V_{th,DMG} + \alpha_2 V_{th,SOI} \]  
(23)

### 2.3 Sub-threshold drain current \((I_{d,sub})\) Model:
Modeling of sub-threshold drain current is obtained from the current density along \( x \)-direction [34], [35]. The expression is derived taking into account of the drift and the diffusion components of the carriers, as follows,
\[ I_{d,sub} = \frac{kTW\mu_in_i(1 - e^{-V_{ds}/V_T})}{\int_0^{L_1} \frac{dx}{J_{0}^{L_1} e^{\psi_1(x)/V_T} dy} + \int_{L_1}^{L} \frac{dx}{J_{0}^{L_1} e^{\psi_2(x)/V_T} dy}} \]  
(24)
Here, \( \psi_1(x) \), \( \psi_2(x) \) are obtained from (14a, 14b).

### 2.4 DIBL:
The DIBL is measured as the deterioration of \( V_{th} \) [13]. At a specific \( V_{ds} \), DIBL can be obtained by the following expression,
\[ \text{DIBL} = -\frac{V_{th}(V_{ds} = 50mV) - V_{th}(V_{ds})}{0.05 - V_{ds}} \]  
(25)
3 Analytical and Simulation Results

3.1 Device Parameters and Simulation

The DM JL JAM SOI TG JLFET is studied for the parameters are given in Table 1. All the simulations are carried out in Silvaco ATLAS device simulator using the standard density models. Major models considered during the simulation process are Drift-Diffusion model, Shockley-Read-Hall (SRH) recombination model and Lombardi Mobility Model [36]. Robust Meshing strategy is adopted for accuracy. The empirical terms introduced in the model are taken from [35], [37]. The body (substrate) and the source terminals are shorted and connected to ground. The model data of transfer characteristics is calibrated with the experimental data [38] in Fig. 2. The data obtained from simulation and analytical modeling are plotted and analyzed to examine the performance of the device.

![Model is calibrated with the experimental data](image)

**Fig. 2** Model is calibrated with the experimental data [38] at $V_{ds} = 0.8$ V.

![Surface Potential variation along the channel](image)

**Fig. 3** Surface Potential variation along the channel at $V_{gs} = 0.5$ V and $V_{ds} = 0.5$ V, for a) $H_{H02} = 1.5$ nm, 2.5 nm and 3.5 nm b) $N_c = 10^{16}$ cm$^{-3}$ and $10^{18}$ cm$^{-3}$, c) $L_1 : L_2 = 1:1, 1:2$ and 2:1 d) $\phi_{M1}$, $\phi_{M2} = (5.2$ eV, 4.7 eV) and (5.3 eV, 4.8 eV).
### Table 1 Device dimensions and biasing voltages used for Simulations

| Parameters                                           | Values                                      |
|------------------------------------------------------|---------------------------------------------|
| High-K oxide (HfO<sub>2</sub>) layer thickness (t<sub>HfO</sub>) | 1.5 nm, 2.5 nm, 3.5 nm                      |
| Work-functions of dual metal gate (φ<sub>M1</sub>, φ<sub>M2</sub>) | (5.2 eV, 5.3 eV), (4.7 eV, 4.8 eV)         |
| Ratio of dual metal gate length (L<sub>1</sub>: L<sub>2</sub>) | 1:1, 1:2, 2:1                              |
| Channel doping (N<sub>C</sub>)                         | 10<sup>16</sup> cm<sup>-3</sup>, 10<sup>18</sup> cm<sup>-3</sup> |
| Channel length (L)                                   | 20 nm - 60 nm                               |
| Source/Drain doping (N<sub>SD</sub>)                  | 10<sup>20</sup> cm<sup>-3</sup>             |
| Thickness of the buried oxide layer (t<sub>box</sub>)  | 60 nm                                      |
| Thickness and width of Si-film (t<sub>Si</sub>, W)     | 10 nm, 10 nm                               |
| Gate voltage (V<sub>g2</sub>), Drain Voltage (V<sub>d2</sub>) | 0 - 1 V, 0.8 V                             |

## 4 Results and Discussions

In this section, the data obtained from simulation and analytical modeling are plotted and analyzed to examine the performance of the device.

Fig. 3 (a)-(d) shows the surface potential variation along the channel length for different parameters. In Fig. 3(a), the above variation is presented for different high-K oxide thickness. With increase of t<sub>HfO</sub>, the EOT increases and associated gate capacitance reduces. As a result the surface potential shifts upward reducing the immunity of the device from SCEs. Fig. 3(b) shows the similar variation for two different channel dopings, which are carefully chosen such that the device still works in junction accumulation mode (JAM). As channel doping increases, higher electron concentration in the channel enables the surface potential to move up. This implies that the device with higher channel doping, while working in JAM, is less shielded against SCEs. Fig. 3(c) presents the surface potential variation for different ratios of the lengths of gate metals with high and low work function (L<sub>1</sub>: L<sub>2</sub>). It can be seen that, as the length (L<sub>1</sub>) of the gate metal of higher work function is reduced with the associated increase in the other gate metal length (L<sub>2</sub>), the overall surface potential profile shifts upward, and the surface potential minimum shifts towards the source end. Since the upliftment is significant compared to the left shift of the surface potential minima, the device with this configuration of gate metal work-function is more influenced by drain voltage fluctuation. As the peak electric field shifts more towards the source side and that there is more uniform electric field in the channel.

Fig. 3(d) presents the potential variation with the channel length for different values of t<sub>HfO</sub>, N<sub>C</sub>, L<sub>1</sub>: L<sub>2</sub> and work functions are depicted in Fig. 4 (a) - (d). The smaller t<sub>HfO</sub> raises the gate oxide capacitance that causes increase of the threshold voltage [in Fig. 4(a)]. Fig. 4 (b) shows the dependence of threshold voltage on the channel doping. It is observed from the figure that higher the channel doping, lower is the threshold voltage due to the increased channel conductivity. Thus, the leakage currents also increase. Fig. 4 (c) shows the threshold voltages for different values of L<sub>1</sub>: L<sub>2</sub> ratio. It is quite clear from the plot that lowering the length (L<sub>1</sub>) of the gate metal of higher work function reduces the threshold voltage. The
variation in threshold voltage ($V_{th}$) for different gate work functions is depicted in Fig. 4 (d). $V_{th}$ rises up with the increase in gate work function. The lower the $V_{th}$ value, the device turns ON earlier. Therefore, with this work-function engineering, the same device can be operated as a low/high-$V_{th}$ transistor, which is an important aspect of low power circuit design.

Fig. 5 (a) - (d) presents the transfer characteristics of the proposed device structure for the above device parameters. The drain current is plotted here in log scale as we are mainly interested in the sub-threshold current ($I_{OFF}$). The gate voltage is varied from 0 to 1 V, while the drain voltage is kept fixed at 0.8 V. It is evident from Fig. 5 (a) that the OFF-current increases with the increase in high-$K$ oxide thickness. This occurs due to the fact that the threshold voltage reduces with the increment of $t_{HfO2}$ as evident from Fig. 4 (a). Thus, the device with a thinner high-$K$ oxide ($HfO2$) layer improves its immunity to SCEs. It can also be achieved with the reduced channel dopant concentration, as evident from Fig. 5 (b). Increase in channel doping enhances both the ON and OFF-current, thereby pushing the device more into the critical zone. Extending length of the gate metal of higher work-function reduces the $I_{OFF}$, causing improvement in device performance in the short channel regime [in Fig. 5 (c)]. Fig. 5 (d) indicates that the device with gate metals of higher work functions yields better sub-threshold behavior through reduction in the OFF-current. The plot of DIBL versus channel length for different $t_{HfO2}$, $N_c$, $L_1 : L_2$ and gate metal work functions are shown in Fig. 6 (a) - (d).
**Fig. 5** Variation of sub-threshold drain current with the gate voltage at $V_{ds} = 0.8$ V, for a) $t_{HF} = 1.5$ nm, 2.5 nm and 3.5 nm b) $N_c = 10^{16}$ cm$^{-3}$ and $10^{18}$ cm$^{-3}$, c) $L_1 : L_2 = 1:1, 1:2$ and $2:1$ d) $\phi_{M1}, \phi_{M2} = (5.2$ eV, $4.7$ eV) and $(5.3$ eV, $4.8$ eV).

**Fig. 6** Variation of DIBL with channel length at $V_{ds} = 0.8$ V, for a) $t_{HF} = 1.5$ nm, 2.5 nm and 3.5 nm b) $N_c = 10^{16}$ cm$^{-3}$ and $10^{18}$ cm$^{-3}$, c) $L_1 : L_2 = 1:1, 1:2$ and $2:1$ d) $\phi_{M1}, \phi_{M2} = (5.2$ eV, $4.7$ eV) and $(5.3$ eV, $4.8$ eV).
It is evident from Fig. 6 (a) that the device with short channel \((L < 25 \text{ nm})\), the DIBL increases rapidly as channel length reduces, and more so for larger values of \(t_{HfO2}\). However, with the increase in channel length \((L > 25 \text{ nm})\) DIBL reduces significantly for all \(t_{HfO2}\), as it should be. Fig. 6 (b) clearly shows that lower channel doping forces the DIBL to reduce remarkably. Hence, lower channel doping compared to the source/drain doping makes the device more immune to short channel effects. Fig. 6 (c) depicts that 2:1 gate length partition yields the lowest DIBL compared to other two partitions. The lowest DIBL is also obtained, as evident from Fig. 6 (d), for the reduced gate metal work functions.

In all of the above figures, the analytical and simulation results show close match.

## 5 Conclusion

In this work, the performance of a trigate dual material JAM SOI JLFET with gate stack has been studied based on analytical modeling, and numerical simulations performed in Silvaco TCAD. Derivation of surface potential, threshold voltage, drain current and DIBL are based on semi-analytical modeling (perimeter weighted sum approach). The performance of the proposed device has been investigated by varying several device parameters, such as high-K oxide layer thickness in gate stack, channel doping and gate metal work functions. Significant improvements in combating the SCEs are evident from graphical presentation of the simulation and analytical results.

Reduction in the channel doping, and increase in the gate-metal work functions influence the device performance similarly, making the device robust against SCEs. The channel doping lowering from \(10^{18} \text{ cm}^{-3}\) to \(10^{16} \text{ cm}^{-3}\) has been found to result in 4% increase in \(V_{th}\), 80% decrease in \(I_{OFF}\) and 16% reduction in DIBL. Again, increase in work-functions of both the gate metals by 0.1 eV induces 73% increment in \(V_{th}\), while respectively 45% and 80% reduction in \(I_{OFF}\) and DIBL. With reduction in the high-K oxide layer thickness, the surface potential gets lowered, which in turn, increases the threshold voltage and decreases the OFF-current. To be more specific, reduction of \(t_{HfO2}\) by 2 nm causes at most 6.4% rise in \(V_{th}\) and 70% fall in \(I_{OFF}\); but the DIBL suffers an increase by 7%. Therefore, our present study suggests that through proper choice of various device parameters (channel doping, high-K oxide thickness in gate stack) along with the appropriate materials (gate metals) may make the proposed device structure immune to SCEs and thereby, quite efficient while operating in short-channel regime for low power applications.

## 6 Appendix A

\[
\lambda_1 = \sqrt{\frac{t_{ox}W_{si} \varepsilon_{si}}{2 \varepsilon_{ox}}}
\]
\[
P_1 = -\left\{ \frac{q NC \varepsilon_{si}^2}{\varepsilon_{si}} + (V_{gs} - V_{fb,1}) \right\}
\]
\[
K_1 = \frac{V_m \exp(L_1/\lambda_1) - V_{bi,1} + P_1 \{\exp(L_1/\lambda_1) - 1\}}{\exp(2L_1/\lambda_1) - 1}
\]
\[
K_2 = V_{bi,1} - K_1 + P_1
\]
\[
P_2 = -\left\{ \frac{q NC \varepsilon_{si}^2}{\varepsilon_{si}} + (V_{gs} - V_{fb,2}) \right\}
\]

(26)
\[
K_3 = \frac{(V_{ds} + V_{bi.2}).e^{(L_1/\lambda_1)} - V_m.e^{(L_1/\lambda_1)}}{e^{(2L_1/\lambda_1)} - e^{(2L_1/\lambda_1)}} + P_2 K_{25}
\]
\[
K_4 = e^{(L_1/\lambda_1)} \left\{ V_m - K_3 e^{(L_1/\lambda_1)} + P_2 \right\}
\]
\[
\lambda_2 = \frac{1}{\sqrt{b+c}}; \quad a = 2.t_{si} + \frac{\varepsilon_{ox}.t_{si}^2}{\varepsilon_{si}.t_{box}}
\]
\[
b = \frac{2.\varepsilon_{ox}}{a.\varepsilon_{si}.t_{box}}; \quad c = \frac{2.\varepsilon_{ox}}{\varepsilon_{si}.t_{ox}.t_{si}} \left( 1 + \frac{t_{si}.\varepsilon_{ox}}{t_{box}.\varepsilon_{si}} \right)
\]
\[
D_1 = -\frac{q.N_C}{\varepsilon_{si}}.\lambda_2^2 - b(V_{sub} - V_{fb.1}).\lambda_2^2 - c(V_{gs} - V_{fb.2}).\lambda_2^2
\]
\[
K_5 = \frac{V_m.e^{(L_1/\lambda_2)} - V_{bi.1} + D_1(e^{(L_1/\lambda_2)} - 1)}{e^{(2L_1/\lambda_2)} - 1}
\]
\[
K_6 = V_{bi.1} - K_5 + D_1
\]
\[
D_2 = -\frac{q.N_d}{\varepsilon_{si}}.\lambda_2^2 - b(V_{sub} - V_{fb.2}).\lambda_2^2 - c(V_{gs} - V_{fb.2}).\lambda_2^2
\]
\[
K_7 = \frac{(V_{ds} + V_{bi.2}).e^{(L_1/\lambda_2)} - V_m.e^{(L_1/\lambda_2)}}{e^{(2L_1/\lambda_2)} - e^{(2L_1/\lambda_1)}} + D_2 K_{25}
\]
\[
K_8 = (V_m + D_2).e^{(L_1/\lambda_2)} - K_7.e^{(2L_1/\lambda_2)}
\]
\[
K_9 = (V_{bi.1} + P_1).e^{(-L_1/\lambda_1)}
\]
\[
K_{10} = \frac{e^{(L_1/\lambda_1)}}{e^{(2L_1/\lambda_1)} - 1}
\]
\[
K_{11} = \frac{P_1.(e^{(L_1/\lambda_1)} - 1) - V_{bi.1}}{e^{(2L_1/\lambda_1)} - 1}
\]
\[
K_{12} = \frac{(V_{ds} + V_{bi.2}).e^{(L_1/\lambda_1)}}{e^{(2L_1/\lambda_1)} - e^{(2L_1/\lambda_1)}} + P_2 K_{25}
\]
\[
K_{13} = \frac{e^{(L_1/\lambda_1)}}{e^{(2L_1/\lambda_1)} - e^{(2L_1/\lambda_1)}}
\]
\[
\alpha_1 = \frac{2.t_{si}}{W + 2.t_{si}}; \quad \alpha_2 = 1 - \alpha_1
\]
\[
K_{14} = (V_{bi.1} + D_1).e^{(-L_1/\lambda_2)} - D_2
\]
\[
K_{15} = \frac{e^{(L_1/\lambda_2)}}{e^{(2L_1/\lambda_2)} - 1}
\]
\[
K_{16} = D_1.(e^{(L_1/\lambda_2)} - 1) - V_{bi.1}
\]
\[
K_{17} = \frac{(V_{ds} + V_{bi.2}).e^{(L_1/\lambda_2)}}{e^{(2L_1/\lambda_2)} - e^{(2L_1/\lambda_2)}} + D_2 K_{25}
\]
\[
K_{18} = \frac{e^{(L_1/\lambda_2)}}{e^{(2L_1/\lambda_2)} - e^{(2L_1/\lambda_2)}}
\]
\[
K_{19} = -\frac{q.N_C}{\varepsilon_{si}}.\lambda_2^2 + V_{fb.1}
\]
\[
K_{20} = -\frac{q.N_C}{\varepsilon_{si}}.\lambda_2^2 + V_{fb.2}
\]
\[
K_{21} = \frac{K_{19}.(e^{(L_1/\lambda_1)} - 1) - V_{bi.1}}{e^{(2L_1/\lambda_1)} - 1}
\]
\[
K_{22} = \frac{e^{(L_1/\lambda_1)}}{e^{(2L_1/\lambda_1)} - 1}
\]
\[
K_{23} = (V_{bi.1} + K_{19}).e^{(-L_1/\lambda_1)}
\]
\[
K_{24} = \frac{(V_{ds} + V_{bi.2}).e^{(L_1/\lambda_1)}}{e^{(2L_1/\lambda_1)} - e^{(2L_1/\lambda_1)}} + K_{20} K_{25}
\]
\[
K_{25} = \frac{e^{(L_1/\lambda_1)} - e^{(L_1/\lambda_1)}}{e^{(2L_1/\lambda_1)} - e^{(2L_1/\lambda_1)}}
\]
\[
K_{26} = \frac{K_{21}\left\{ e^{(L_1/\lambda_1)} - e^{-(L_1/\lambda_1)} \right\} + 2K_{24} e^{(L_1/\lambda_1)} + K_{23}}{K_{28}}
\]
\[
K_{27} = \frac{(K_{22} - 2K_{25})e^{(L_1/\lambda_1)} - (K_{22} + 1)e^{-(L_1/\lambda_1)}}{K_{28}}
\]
\[
K_{28} = (K_{10} + 2K_{13})e^{(L_1/\lambda_1)} + K_{10} e^{-(L_1/\lambda_1)} + 1
\]

(27)
\[ K_{29} = \frac{K_{26} - V_{b1} + K_{19}\{e^{(L_1/\lambda_1)} - 1\}}{e^{(2L_1/\lambda_1)} - 1} \]

\[ K_{30} = \frac{K_{27} + e^{(L_1/\lambda_1)} - 1}{e^{(2L_1/\lambda_1)} - 1} \]

\[ K_{31} = V_{b1} - K_{29} + K_{19}; \quad K_{32} = 1 - K_{30} \]

\[ K_{33} = \frac{(V_{ds} + V_{bi} + K_{20})e^{(L/\lambda_1)}}{e^{(2L/\lambda_1)} - e^{(2L_1/\lambda_1)}} - (K_{20} + K_{26})e^{(L_1/\lambda_1)} \]

\[ K_{34} = \frac{e^{(L_1/\lambda_1)} - (K_{27} + 1)e^{(L_1/\lambda_1)}}{e^{(2L_1/\lambda_1)} - e^{(2L_1/\lambda_1)}} \]

\[ K_{35} = (K_{26} + K_{20})e^{(L_1/\lambda_1)} - K_{33}e^{(2L_1/\lambda_1)} \]

\[ K_{36} = (K_{27} + 1)e^{(L_1/\lambda_1)} - K_{34}e^{(2L_1/\lambda_1)} \]

\[ K_{37} = 1 - 4K_{30}K_{32} \]

\[ K_{38} = 2K_{19} + 2\phi_f - 4K_{30}K_{31} - 4K_{29}K_{32} \]

\[ K_{39} = K_{19} + \phi_f(\phi_f + 2K_{19}) - 4K_{29}K_{31} \]

\[ K_{40} = 1 - 4K_{34}K_{36} \]

\[ K_{41} = 2K_{20} + 2\phi_f - 4K_{34}K_{35} - 4K_{33}K_{36} \]

\[ K_{42} = K_{20}^2 + \phi_f(\phi_f + 2K_{20}) - 4K_{33}K_{35} \]

(29)

7 Authors Declarations

7.1 Ethics Approval

For this type of study formal consent is not required.

7.2 Consent to participate

Not applicable for this type of study.

7.3 Availability of data and materials

Authors are not willing to disclose the data and materials related to this research, as this work is a part of thesis.

7.4 Competing interests

The authors declare that they have no conflict of interest.

7.5 Funding

No funding is available for this work.

7.6 Authors’ contributions

Mrinmoy Goswami: Software, Data curation, Writing-Original draft preparation, Writing.

Ankush Chattopadhyay: Conceptualization, Methodology, Reviewing and editing.

Chayanika Bose: Supervision, correction of manuscript.

7.7 Compliance with Ethical Standards

7.7.1 Disclosure of potential conflicts of interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

7.7.2 Research involving Human Participants and/or Animals

Not applicable for this type of study.

7.7.3 Informed consent

Not applicable for this type of study.
7.8 Acknowledgements

We would like to thank the Department of ETCE, Jadavpur University for their constant support for providing the access of the laboratory.

References

[1] J. P. Colinge, C. W. Lee, A. Afzalian, N. D. Akhavan, I. Ran Yan, P. Ferain, Nanowire transistors without junctions. Nat Nanotechnology. 5(3), 225-229, (2010). https://doi.org/10.1038/nnano.2010.15

[2] S. Dash, G. P. Mishra, An extensive electrostatic analysis of dual material gate all around tunnel FET (DMGAA-TFET), Adv Nat Sci: Nanosci Nanotechnol. 7 (025012):10–7, (2016). https://doi.org/10.1088/2043-6262/7/2/025012

[3] S. Sahay, and M. J. Kumar, Symmetric Operation in an Extended Back Gate JLFET for Scaling to the 5-nm Regime Considering Quantum Confinement Effects, IEEE Transactions on Electron Devices. 64(1), 21-27, (2017). 10.1109/TED.2016.2628763

[4] S.-J. Choi, D.-I. Moon, S. Kim, J. P. Duarte, and Y.-K. Choi, Sensitivity of threshold voltage to nanowire width variation in Junctionless transistors, IEEE Electron Device Lett.. 32(2), 125-127, (2011). 10.1109/LED.2010.2093506.

[5] T. K. Kim, D. H. Kim, Y. G. Yoon, J. M. Moon, B. W. Hwang, D.-H. Moon, G. S. Lee, D. W. Lee, D. E. Yoo, H. C. Hwang, J. S. Kim, Y. -K. Choi, B. J. Cho, S.-H. Lee, First demonstration of junctionless accumulation-mode bulk FinFETs with robust junction isolation, IEEE Electron Device Lett.. 34(12), 1479-1481, (2013). 10.1109/LED.2013.2283291

[6] T. Holtij, M. Graef, F. M. Hain, A. Kloes, and B. Iniguez, Compact model for short-channel junctionless accumulation mode double gate MOSFETs, IEEE Trans. Electron Devices. 61(2), 288-299, (2014). 10.1109/TED.2013.2281615.

[7] N. Trivedi, M. Kumar, S. Haldar, SS. Deswal, M. Gupta, R. S. Gupta, Analytical modeling of Junctionless Accumulation Mode Cylindrical Surrounding Gate MOSFET (JAM-CSG), Int J Numer Model. 29(5),1036-1043, (2016). https://doi.org/10.1002/jnm.2162

[8] Y. S. Yu, A unified analytical current model for N- and P-type accumulation-mode (junctionless) surrounding-gate nanowire FETs, IEEE Trans. Electron Devices. 61(8), 3007-3010, 2014. 10.1109/TED.2014.2329916

[9] N. B. Bousari, M. K Anvarifard, S. Haji-Nasiri, Improving the electrical characteristics of nanoscale triple-gate Junctionless FinFET using gate oxide engineering, AEU - Int J Electron Commun.. 108, 226-234, (2019). https://doi.org/10.1016/j.aeue.2019.06.017.

[10] Y. Pratap, S. Haldar, R. S. Gupta, M. Gupta, Localized charge-dependent threshold voltage analysis of gate-material-engineered junctionless
nanowire transistor, IEEE Trans. Electron Devices. 62(8), 2598-2605, (2015). https://doi.org/10.1016/j.aeue.2019.06.017

[11] G. L. Priya, N. B. Balamurugan, New dual material double gate junctionless tunnel FET: Subthreshold modeling and simulation, International Journal of Electronics and Communications (AEÜ), 99, 130–138, 2019. https://doi.org/10.1016/j.aeue.2018.11.037

[12] R. Chauhan, A. Abhinav, A. Kumar, S. Rai, A Comparative study of Junctionless dual material double gate Silicon on Insulator (SOI) and Silicon on Nothing (SON) MOSFET. In: 2017 4th Int. Conf. Power, Control Embed. Syst. ICPCES 1–7, (2017). 10.1109/ICPCES.2017.8117648

[13] C. Li, Y. Zhuang, R. Han, G. Jin, Subthreshold behavior models for short-channel junctionless tri-material cylindrical surrounding-gate MOSFET. Microelectronics Reliab. 54(6–7), 1274-1281, (2014). https://doi.org/10.1016/j.microrel.2014.02.007

[14] P. Magnone, F. Crupi, G. Giusi, C. Pace, E. Simoen, C. Claeys, L. Pantisano, D. Maji, V.R. Rao, and P. Srinivasan, 1/f Noise in drain and gate current of MOSFETs with high-k gate stacks, IEEE Trans. Device Mater. Reliab. 9(2), 180-189, (2009). 10.1109/TDMR.2009.2020406

[15] J. Robertson and R. M. Wallace, High-K materials and metal gates for CMOS applications, Materials Science and Engineering: R: Reports, 88, 1-41, (2015). https://doi.org/10.1016/j.mser.2014.11.001

[16] W. Zhu, J. Han, and T.P. Ma, Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-k dielectrics, IEEE Trans. Electron Devices, 51(1), 98-105, (2004). 10.1109/TED.2003.821384

[17] M. Ehteshamuddin, S. A. Loan, and M.Rafat, Planar Junctionless silicon-on-insulator transistor with buried metal layer, IEEE Electron Device Letters, 39(6), 799-802, (2018). 10.1109/LED.2018.2829915.

[18] S. K. Swain, A. Dutta, S. Adak, S. K.Pati, and C. K. Sarkar, Influence of channel length and high-K oxide thickness on subthreshold analog/RF performance of graded channel and gate stack DG-MOSFETs, Microelectronics Reliability. 61, 24-29, 2016. https://doi.org/10.1016/j.microrel.2016.03.001

[19] J. P. Colinge, A. Kranti, R. Yan, C. W. Lee, I.Ferain, R. Yu, N. D. Akhavan, and P. Razavi, Junctionless nanowire transistor (JNT): Properties and design guidelines, 2010 Proceedings of the European Solid State Device Research Conference, 357-360, (2010). 10.1109/ESSDERC.2010.5618216

[20] B. Singh, D. Gola, E. Goel, S. Kumar, K. Singh, and S. Jit, Dielectric pocket double gate junctionless FET: a new
MOS structure with improved sub-threshold characteristics for low power VLSI applications, J. Comput. Electron., 15, 502–507 (2016). https://doi.org/10.1007/s10825-016-0808-3

[21] B. Singh, D. Gola, K. Singh, E. Goel, S. Kumar, and S. Jit, Analytical modeling of subthreshold characteristics of ion-implanted symmetric double gate junctionless field effect transistors, Mater. Sci. Semicond. Process. 58, 82-88, (2017). https://doi.org/10.1016/j.mssp.2016.10.051

[22] N. Garg, Y. Pratap, M. Gupta, and S. Kabra, Impact of different localized trap charge profiles on the short channel double gate junctionless nanowire transistor based inverter and ring oscillator circuit, AEU – Int. J. Electron. Commun. 108, 251–261, (2019). https://doi.org/10.1016/j.aeue.2019.06.014

[23] J.-P. Colinge, FinFETs and Other Multi-Gate Transistors. New York, NY, USA: Springer-Verlag, (2008).

[24] Raksharam and A. K. Dutta, A unified analytical drain current model for double-gate junctionless field-effect transistors including short channel effects, Solid-State Electron., 130, 33-40, (2017). https://doi.org/10.1016/j.sse.2017.01.003

[25] M.K. Md Arshad, N. Othman, and U. Hashim, Fully depletion of advanced silicon on insulator MOSFETs, Critical Reviews in Solid State and Materials Sciences, 40(3), 182-196, (2015). https://doi.org/10.1080/10408436.2014.978447

[26] G. Katti, N. DasGupta, A. DasGupta, Threshold voltage model for mesa-isolated Small Geometry fully depleted SOI MOSFETs based on analytical solution of 3-D Poisson’s equation, IEEE Trans. Electron. Dev. 51 (7), 1169–1177, (2004). https://doi.org/10.1109/TED.2004.830648

[27] T. Holtij, A. Klos, B. Íñiguez, 3-D compact model for nanoscale junctionless triple-gate nanowire MOSFETs, including simple treatment of quantization effects, Solid State Electron. 112, 85-98, (2015). https://doi.org/10.1016/j.sse.2019.06.014

[28] C.P. Auth, J.D. Plummer, A simple model for threshold voltage of surrounding-gate MOSFET’s, IEEE Trans. Electron. Dev. 45(11), 2381-2383, (1998.) https://doi.org/10.1109/16.726665

[29] A. Tsormpatzoglou, C.A. Dimitriadis, R. Clerc, G. Pananakakis, G. Ghibaudo, Semianalytical modeling of short-channel effects in lightly doped silicon trigate MOSFETs, IEEE Trans. Electron. Dev. 55 (10), 2623-2631, (2008.) https://doi.org/10.1109/TED.2008.2003096.

[30] D. Gola, B. Singh, P.K. Tiwari, A threshold voltage model of trigate junctionless field-effect transistors including substrate bias effects, IEEE Trans. Electron. Dev. 64 (9), 3534-3540, (2017.) https://doi.org/10.1109/
[31] A. Chattopadhyay, M. Chanda, C. Bose, and C. K. Sarkar, Analytical modeling of linearity and intermodulation distortion of 3D gate all around junctionless (GAA - JL) FET, Superlattices and Microstructures. 150, (2021.) https://doi.org/10.1016/j.spmi.2020.106788

[32] A. Chattopadhyay, M. Chanda, C. Bose, and C. K. Sarkar, Analytical Modeling of Harmonic Distortions in GAA Junctionless FETs for Reliable Low-Power Applications, Journal of Electronic Materials. (2021), https://doi.org/10.1007/s11664-021-08999-1

[33] B. Singh, D. Gola, K. Singh, E. Goel, S. Kumar and S. Jit, “2-D Analytical Threshold Voltage Model for Dielectric Pocket Double-Gate Junctionless FETs by Considering Source/Drain Depletion Effect,” IEEE Transactions on Electron Devices, vol. 64, no. 3, pp. 901-908, March 2017, 10.1109/TED.2016.2646460.

[34] X. Liang and Y. Taur, 2-D analytical solution for SCEs in DG MOS-FETs, IEEE Trans Electron Devices. 51(9), 1385-1391, (2004.) https://doi.org/10.1109/TED.2004.832707.

[35] A. Chattopadhyay, A. Kundu, C. K. Sarkar, C. Bose, Two-dimensional modeling of the underlap graded - channel FinFET, Journal of Computational Electronics, 19(2), 688-699, (2020.) https://doi.org/10.1007/s10825-020-01458-w.

[36] C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, A physically based mobility model for numerical simulation of nonplanar devices, IEEE Trans. Computer-Aided Design. 7(11), 1164-1171, (1988.) 10.1109/43.9186

[37] H. Tanimoto, M. Kondo, T. Enda, N. Aoki, R. Iijima, T. Watanabe, M. Takayanagi and H. Ishiuchi, Modelling of electron mobility degradation for HfSiON MISFETs, International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Monterey, CA, USA, 47-50, (2006.) 10.1109/SISPAD.2006.282835

[38] Auth, C. and Allen, C. and Blattner, A. and Bergstrom, D. and Brazier, M. and Bost, M. and Buehler, M. and Chikarmane, V. and Ghani, T. and Glassman, T. and Grover, R. and Han, W. and Hanken, D. and Hattendorf, M. and Hentges, P. and Heussner, R. and Hicks, J. and Ingerly, D. and Jain, P. and Jaloviar, S. and James, R. and Jones, D. and Jopling, J. and Joshi, S. and Kenyon, C. and Liu, H. and McFadden, R. and McIntyre, B. and Neirynck, J. and Parker, C. and Pipes, L. and Post, I. and Pradhan, S. and Prince, M. and Ramey, S. and Reynolds, T. and Roesler, J. and Sandford, J. and Seiple, J. and Smith, P. and Thomas, C. and Towner, D. and Troeger, T. and Weber, C. and Yashar, P. and Zawadzki, K. and Mistry, K. “A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors,” 2012 Symposium on
VLSI Technology (VLSIT), pp. 131-132.
10.1109/VLSIT.2012.6242496.