A 0,58 mm² CMOS Reconfigurable Sigma Delta ADC for Mobile WiMAX Receiver*

Un CMOS 0,58 mm² reconfigurable sigma delta CAD para receptor móvil WiMAX

Date received: 28 October 2017 | Date accepted: 11 October 2018 | Date published: 24 June 2019

JIHENE MALLEK*
Electronic and Information Technology Laboratory of Sfax, Tunisia
ORCID: 0000-0002-9770-0462

HOUDA DAOUD
Electronic and Information Technology Laboratory of Sfax, Tunisia

RAHMA ALOULOU
Electronic and Information Technology Laboratory of Sfax, Tunisia

HASSENE MNIF
Electronic and Information Technology Laboratory of Sfax, Tunisia

MOURAD LOULOU
Electronic and Information Technology Laboratory of Sfax, Tunisia

* Research article

* Corresponding author. E-mail: jihenemallek@yahoo.fr

DOI: https://doi.org/10.11144/Javeriana.iyu23-1.crsd

How to cite this article:
J. Mallek, H. Daoud, R. Aloulou, H. Mnif, and M. Loulou, “A 0,58 mm² CMOS reconfigurable sigma delta ADC for mobile WiMAX receiver,” Ing. Univ. vol. 23, no. 1, 2019 [Online]. https://doi.org/10.11144/Javeriana.iyu23-1.crsd
Abstract

Objective: In this work the design of a fourth-order reconfigurable sigma delta analog-to-digital converter (ΣΔ ADC) for 5 MHz, 7 MHz or 10 MHz channel bandwidths is presented. Materials and methods: Our design technique aims to keep the same ADC architecture in response to multi-band and multi-mode aspects of the mobile WiMAX standard. To this end, we set each sampling frequency corresponding to each channel bandwidth, in order that the same OSR value would be kept for the different channel bandwidths. This technique is intended to optimize the power and area of the ADC to efficiently cover varying channel bandwidths. Moreover, we use the pole placement method to calculate the optimized filter coefficients of continuous-time sigma-delta (CT ΣΔ) ADC.

Results and discussion: Over 5 MHz, 7 MHz and 10 MHz channel bandwidths, the ADC achieved 72,89 dB, 67,26 dB and 66,47 dB peak SNR values, respectively, and a dynamic range of 73,5 dB, 69,47 dB and 66,5 dB, respectively, with only 28 mW, 28,2 mW and 28,6 mW power consumption, respectively. Conclusions: We achieved the design and implementation of the proposed reconfigurable ADC intended for use with the mobile WiMAX standard. Moreover, the results obtained are satisfactory and are in accordance with theoretical expectations.

Keywords: Continuous-time ΣΔ ADC, mobile WiMAX, reconfigurable ADC, regulated telescopic OTA, feedback DAC.
Introduction

WiMAX (Worldwide Interoperability for Microwave Access) embodies the IEEE 802.16 family of standards that provision wireless broadband access. With the IEEE 802.16e–2005 mobility amendment, WiMAX promises to address the ever-increasing demand for mobile high-speed wireless data in fourth-generation (4G) networks [1], [2]. In addition, mobile broadband wireless networks, such as mobile WiMAX, have been designed to support several features, including quality of service or enhanced data protection mechanisms, in order to provide true access to real-time multimedia applications [3]. Further, mobile WiMAX uses a new physical layer radio access technology called Orthogonal Frequency Division Multiple Access (OFDMA) as the multiplexing technique in uplink and downlink [4].

With the development of wireless communication systems, there has been increasing demand for low cost and low power ADCs. ΣΔ ADCs are ideally suited to such applications. In fact, while oversampling ADCs have proven useful in high resolution and wide frequency applications, Nyquist ADCs are more competitive for these applications [5]. In addition, the input signal to the ΣΔ ADC is oversampled at a much higher frequency than the Nyquist rate. “This means that the effective bandwidth of the signal constitutes a negligible portion of the whole band. Noise shaping techniques are used to reduce the power spectrum of noise in the effective bandwidth of the signal.” Note that in this case, the quantization error is also treated as noise. Several implementations of the discrete-time and continuous-time ΣΔ ADCs have been presented in the literature [6], [7].

The need for low power ADC is increasing as CMOS technology is scaling down. CT ΣΔ ADCs promise lower power consumption than discrete-time ADCs [8]. In addition, a CT ΣΔ ADC is an attractive choice of ADC implementation as it possesses inherent anti-aliasing filter characteristics and relaxed requirements on integrators, thus eliminating the need for additional filtering and sampling circuitry, thus mitigating power consumption. They also do not require complex switching and clocking mechanism, thus paving the way for very high OSR [9]. However, they are less robust against jitter effects and excess loop delay compared with their discrete-time counterparts [10]. For this reason, we proposed a fourth-order reconfigurable CT ΣΔ ADC intended for use in the mobile WiMAX standard. In addition, our design technique aims to maintain a specific ADC architecture in response to the multi-mode and multi-band aspects of the mobile WiMAX standard.

The remainder of this paper is organized as follows. The reconfigurable CT ΣΔ ADC architecture is described in the next section. Then, we address the reconfigurable ADC
implementation and present the post-layout simulation. Finally, the main conclusions of this study are drawn.

**The Proposed Reconfigurable CT ΣΔ ADC Architecture**

The proposed CT ΣΔ ADC architecture is considered for a multi-band and multi-mode system in 5 MHz, 7 MHz or 10 MHz channel bandwidths (BW). It is a reconfigurable and programmable ADC, which aims to optimally cover bandwidth and resolution ranges and to optimize power and area for a specific application using the same ADC architecture. The reconfigurable ADC is based on bandwidth reconfiguration by dynamically adapting a sampling frequency and an over-sampling ratio (OSR) [11]. In fact, the main purpose of our methodology is for designing a reconfigurable CT ΣΔ ADC that efficiently covers varying channel bandwidths by configuring the ADC to the proper architecture for each channel bandwidth.

The purpose of our design technique is to keep a specific ΣΔ ADC architecture in response the multi-band and multi-mode aspects of the WiMAX standard. To this end, we set each sampling frequency corresponding to each channel bandwidth, so that we keep the same OSR value for each channel bandwidth. Moreover, we use a single-bit quantizer for each channel bandwidths. This technique is intended to optimize power and area compared to ΣΔ ADCs that consist of two or three cascaded stages [12].

The over-sampling ratio is given by:

\[
OSR = \frac{F_s}{2 \times F_b}
\]  

Where \( F_s \) is the sampling frequency and \( F_b \) is the signal bandwidth. The theoretical modulator signal-to-noise ratio is expressed as [13]:

\[
SNR_{th} = 10 \log \left( \frac{3}{2} \times \left( \frac{2L+1}{\pi^{2L}} \right) \left( \frac{2^n-1}{OSR^{2L+1}} \right) \right)
\]
Where \( L \), \( OSR \) and \( n \) are the ADC order, the over-sampling ratio and the quantizer bitness, respectively.

To increase immunity to interferences, a reconfigurable CT \( \Sigma \Delta \) ADC with a feedback loop architecture should be used since its signal transfer function (STF) has a faster roll-off in out-of-channel frequencies in comparison to feedforward loop architectures [14]. The stabilization of the modulator transfer function is performed by using a loopback input at each filter stage [15]. A conventional fourth-order feedback low-pass CT ADCs with a single-bit quantizer is shown in figure 1 [16]. The proposed CT \( \Delta \Sigma \) ADC architecture consists of a mono-bit quantizer, operating at 125 MHz, 175 MHz and 250 MHz with an OSR of 25.

![Figure 1. Reconfigurable ADC block diagram](source: author’s own elaboration)

We used the pole placement method introduced in [17], a linearization technique of CT \( \Sigma \Delta \) loop, to calculate and analyze the noise shaping transfer function (NTF) of the CT ADC according to the loop gain variation. This method aims to calculate the optimized coefficients of the CT filter to achieve desired noise shaping. The block diagram describing the architecture of fourth-order feedback \( \Sigma \Delta \) ADC is shown in figure 2. As seen in this figure, the CT ADC has a delay compensation system for the signal propagation delay in the internal ADC and feedback digital analog converters. The ADC correction system was achieved by introducing two fixed deadlines \((dt_1 \text{ and } dt_2)\) and looping \( D \).

![Figure 2. Architecture description of the flexible ADC block diagram](source: author’s own elaboration)
The analytical expression of the linearized noise shaping transfer function can be written as:

\[
NTF(s) = \frac{s^4(s + w_p)}{s^4(s + w_p) + Ge^{-\omega_b}Ds^3 + Ge^{-\omega_b}a_4(s^3 + a_3s^2 + a_2s + a_1)}
\]  

(3)

Where \(w_p\) is the cut-off frequency and the gain \(K\) of the linearized model is set to one for calculation of the loop coefficients. Moreover, to numerically calculate the loop coefficients, it is sufficient to select the desired CT ΣΔ noise shaping. The Butterworth or Chebyshev filtering functions are often preferred. Knowing the analytical expression of the linearized NTF and the desired pole position, it becomes easy to calculate the corresponding loop coefficients. The coefficients optimized with the pole placement method are summarized in table 1. Table 2 lists the WiMAX ADC specifications.

| Table 1. Optimized CT filter coefficients |
|-------------------------------------------|
| Coefficient | Value |
| a₁ | 1 |
| a₂ | 4.6 |
| a₃ | 14.7 |
| a₄ | 21.1 |
| D | 23.2 |

Source: author’s own elaboration

| Table 2. Specifications of mobile WiMAX ADC |
|---------------------------------------------|
| Channel bandwidth (MHz) | Sampling frequency (MHz) | OSR | Resolution (bits) |
| 5 | 125 | 25 | 11,4 |
| 7 | 175 | 25 | 11,1 |
| 10 | 250 | 25 | 11,1 |

Source: author’s own elaboration

Deviation of the CT filter coefficients can affect the ADC signal-to-noise ratio. Figure 3 depicts the ADC SNR deviations versus the errors (E) of the CT filter coefficients (a₁, a₂, a₃, a₄ and D) for 5 MHz channel bandwidth. Obviously, at \(E = 0\), the SNR is at the maximum.
The system becomes less stable when the error of the CT filter coefficients exceeds ±10 %, representing the tolerable error limit, which proves the robustness of the pole placement method.

**Design Method of the Reconfigurable CT ΣΔ ADC**

The loop filter utilizing CT ΣΔ ADC was achieved with an active-RC op-amp circuit as shown in figure 4. This implementation allows the benefits of high linearity, high output signal swing, and a good virtual ground for the digital analog converters (DAC) in the ADC feedback [18]. The CT-filter coefficients are implemented using current-steering DACs with NRZ feedback [19]. The excess loop delay effect is typically a constraint in the CT ΣΔ ADC. Hence, an extra feedback branch between the output and the input to the quantizer (DAC D in figure 4) and two D latches were used in both stages in order to avoid excess loop delay effect [20].
Figure 4. Block diagram of the reconfigurable CT ΣΔ ADC

Source: author’s own elaboration

The CT ΣΔ ADC operates with three different sampling frequencies, which are applied to the two D latches and the comparator. Thus, each sampling frequency corresponds to these RC integration constants. For this reason, we used variable capacitances. Each integrator capacitance is made up of two capacitances sum $C_a$ and $C_b$. In fact, $C_a$ and $C_b$ represent the MIM capacitor and variable capacitor, respectively, in an NMOS transistor where the drain and the source are connected together and controlled by the control voltage ($V_{ctr}$). Figure 5 shows the MIM and NMOS gate capacitance values versus $V_{ctr}$. Moreover, the capacitor built as a parallel connection of MIM and NMOS gate capacitances versus $V_{ctr}$ is shown in the same figure. The capacitance decreases from 1.22pF to 0.5pF over the $V_{ctr}$ range -1V to 2V.

Given the above overview of the proposed structure, we can easily examine its various blocks in details in the following subsections. In particular, we presented transistor-level performance of the Regulated Telescopic Operational Transconductance Amplifier (OTA), the comparator, and the clock generator.
Regulated Telescopic OTA Design

Several fundamental issues arise when selecting an optimal architecture for the OTA circuit. This choice aims at achieving both large gain and a large bandwidth performance. We used the Regulated Telescopic OTA instead of the Telescopic OTA in order to obtain increased DC gain without changing the gain-bandwidth product (GBW). In fact, the Regulated Telescopic OTA is a version of the simple Telescopic circuit with the gate voltage of the cascade transistor being controlled by a feedback amplifier [21]. The feedback is applied around the cascade transistor in order to improve the gain. This feedback is in fact a parallel-series, causing the output impedance to rise with the feedback gain. The gain increases proportionally. Figure 6 shows the Regulated Telescopic OTA circuit. Despite adding a feedback amplifier, the voltage swing of the Regulated Telescopic OTA at the output node was reduced and the layout area increased, compared to the Telescopic OTA.

The open loop gain ($A_v$) for the Regulated Telescopic OTA circuit and the GBW are given respectively by the following equations:

$$A_v = g_{ml} \left( \frac{g_{m4} g_{m10} r_{o4}}{g_{m5} r_{o5} r_{o7}} \right)$$

(4)
\[ GBW = \frac{g_{m1}}{2\pi (C_{DB2} + C_L + C_{GD2})} \]  

(5)

Where \(g_{m1}\) is the transconductance of \(M_i\) transistor for \(I = (1, 4, 5, 10)\), \(r_{oi}\) is the drain-source resistance of \(M_i\) transistor for \(i = (1, 4, 5, 7, 9, 10)\), \(C_{GD2}, C_{DB2}\) and \(C_L\) are the drain gate capacitance, the bulk drain capacitance of the \(M_2\) transistor and the load capacitance at the output node, respectively.

Figure 6. Regulated telescopic OTA circuit

Source: author’s own elaboration

According to [22], we applied the following constraint:

\[ \frac{1}{A_v} \leq \frac{1}{2} q \]  

(6)

Where \(q\) is the quantization step of the CT \(\Sigma\Delta\) ADC. It is calculated as follows:

\[ q = \frac{V_{\text{Full-scale}}}{2^N} \]  

(7)
Where the ADC full scale level ($V_{\text{Full, scale}}$) is equal to 13 dBm and the ADC resolution ($N$) is equal to 11 bits [16]. In this case, we assume the overall gain $A_v$ is greater than 60 dB. In [22], it is mentioned that:

$$GBW \geq 3F_S$$  \hspace{1cm} (8)

The output frequency response of the Regulated Telescopic OTA is plotted in figure 7. The Regulated Telescopic OTA has a DC gain of 66 dB, a large GBW of 862 MHz and a phase margin of 58 degrees. The Regulated Telescopic OTA performance measures are summarized in table 3.

**Figure 7. Gain and phase curve**

Source: author's own elaboration
Table 3. Regulated telescopic OTA performances

| Specifications         | Pre-layout simulation | Post-layout simulation |
|-----------------------|-----------------------|------------------------|
| Output Load (pF)      | 1                     | 1                      |
| DC gain (dB)          | 69,15                 | 66                     |
| GBW (MHz)             | 870                   | 862                    |
| Phase margin (degrees)| 60                    | 58                     |
| CMRR (dB)             | 51                    | 49,4                   |
| Slew rate (V/µs)      | ± 351                 | ± 349                  |
| Settling time (ns)    | 14,24                 | 14,3                   |
| Output-voltage swing (V) | -1,5 to 1,5            | -1,2 to 1,2            |
| Supply voltage (V)    | 0-3,3                 | 0-3,3                  |
| Power consumption (mW)| 6,22                  | 6,24                   |
| Layout area (µm²)     | -                     | (221 × 202)            |

Source: author’s own elaboration

**Latched Comparator**

A latched comparator was used here to act as a single-bit quantizer to convert an analog signal into a digital signal [23]. Figure 8 depicts the latched comparator architecture where the speed should be adequate to achieve the desired sampling rate, input offset, input referred noise, and hysteresis. The offset and noise at the comparator input would be omitted by the feedback loop of the CT ΣΔ ADC.

Post-layout simulation of the latched comparator verified that the propagation delay was approximately 1,2 ns, 1,16 ns and 1,1 ns for 125 MHz, 175 MHz, and 250 MHz clock frequencies, respectively, and the power consumption was only 16 µW. Additionally, the latched comparator occupied a layout area of (72 × 62)µm².
Clock Generator

The CMOS ring oscillator architecture is made up of five stages of inverters in series separated by capacitors and looped between each structure [24]. The clock generator is used here in order to generate different sampling frequencies for the CT ΣΔ ADC such as 125 MHz, 175 MHz and 250 MHz. Therefore, we used the CMOS ring oscillator architecture with variable capacitors as shown in figure 9. Moreover, the ring oscillator exhibited a rise time of 0.2 ns, a power consumption of 19 µW, and layout area of (70 × 44)µm².
The oscillating frequency \( f_{osc} \) is given by the following equation:

\[
f_{osc} = \frac{1}{n(t_{pHL} + t_{pLH})}
\]  

(9)

Where \( n \) is the number of stages, \( t_{pHL} \) is the fall time and \( t_{pLH} \) is the rise time. Further, \( t_{pHL} \) and \( t_{pLH} \) are given respectively in (7) and (8).

\[
t_{pHL} = \frac{4C}{K_p \frac{W_p}{L_p} V_{dd}}
\]  

(10)

\[
t_{pLH} = \frac{4C}{K_N \frac{W_N}{L_N} V_{dd}}
\]  

(11)

Where \( K_P \) and \( K_N \) are the intrinsic transconductance of the PMOS and NMOS transistors, respectively, and \( C \) is the value of the variable capacitor. In fact, the variable capacitor \( C \) is an NMOS transistor whose drain and source were connected together and controlled by the control voltage \( (V_{ctr}) \). Figure 10 depicts the oscillating frequency versus \( V_{ctr} \). The oscillating frequency varies from 98 MHz to 304 MHz over the \( V_{ctr} \) range -1 V to 2 V.
Figure 10. Post-layout simulation for oscillating frequency versus $V_{ctr}$

source: author’s own elaboration

SNR Versus Normalized RC Time Constant

The integrator represents the main building block in CT $\Sigma\Delta$ ADC. The transfer function of the CT integrator used in figure 4 is given by:

$$H(s) = \frac{k_i}{sT'_s}$$  \hspace{1cm} (12)

For $i = (1, 2, 3, 4)$, where $T'_S$ has a nominal value of $T_S$, the system clock period. If the integrator time $k_i/T'_S$ deviates from its nominal value, the SNR performance degrades. For this to be proven, figure 11 presents the post-layout simulated SNR performance of the Flexible CT $\Sigma\Delta$ ADC versus the normalized RC time constant associated with the loop filter. The x axis is $T'_S/T_S$, the normalized time constant, and the y axis is the post-layout simulated flexible ADC SNR. The CT $\Sigma\Delta$ ADC becomes less stable when the RC time constant decreases below 0,8 and increases above 1,2.
Post-Layout Simulation Results

The proposed reconfigurable fourth-order CT $\Sigma\Delta$ ADC was implemented in AMS 0.35 $\mu$m CMOS process and simulated using the Cadence tool. The reconfigurable ADC samples the signals at 125 MHz, 175 MHz and 250 MHz with respectively 5 MHz, 7 MHz and 10 MHz channel bandwidths, respectively, and the total power consumption is 28 mW, 28.2 mW and 28.6 mW, respectively. The layout of the reconfigurable ADC is shown in figure 12. This occupies an area of $(1.14 \times 0.47) \text{mm}^2$, including bonding pads.
The post-layout simulation output spectrum of the reconfigurable fourth-order CT $\Sigma\Delta$ ADC for 5 MHz, 7 MHz and 10 MHz channel bandwidths, at a sampling frequencies of 125 MHz, 175 MHz and 250 MHz, respectively, with 16384 samples and an OSR of 25 is shown in figure 13. It reveals the SNR values of approximately 71,47 dB, 67,24 dB and 66,37 dB, over channel bandwidths of 5 MHz, 7 MHz and 10 MHz, respectively. In addition, figure 13 provides transistor level SNR values of approximately 74,8 dB, 71 dB and 70 dB, over channel bandwidths of 5 MHz, 7 MHz and 10 MHz respectively.
Figure 13. Post-layout and transistor level output spectrum of the flexible CT ΣΔ ADC for 
(a) BW = 5 MHz, $F_{IN} = 0.625$ MHz, (b) BW = 7 MHz, $F_{IN} = 0.875$ MHz and (c) BW = 10 MHz, $F_{IN} = 1.25$ MHz

![Post-layout and transistor level output spectrum](image)

Source: author’s own elaboration

Figure 14 shows the SNR versus input signal amplitude over 5 MHz, 7 MHz and 10 MHz channel bandwidths. The reconfigurable CT ΣΔ ADC achieves 72.89 dB, 67.26 dB and 66.47 dB peak SNR and 73.5 dB, 69.47 dB and 66.5 dB dynamic range, respectively. The signal-to-noise and distortion ratio (SNDR) versus input signal amplitude is shown in figure 15. It reveals peak SNDR values of 70.79 dB, 64.96 dB and 64.27 dB over channel bandwidths of 5 MHz, 7 MHz and 10 MHz, respectively. The flexible CT ΣΔ ADC performances measures are listed in table 4. Table 5 summarizes the performance of the proposed reconfigurable CT ΣΔ ADC in comparison with other CT ΣΔ ADCs presented recently. Relying on this comparison table, the proposed CT ΣΔ ADC achieves a small FOM of approximately 1.98 pJ/Conv, 2.21 pJ/Conv and 2.43 pJ/Conv over channel bandwidths of 5 MHz, 7 MHz and 10 MHz, respectively.
The SNR versus input signal amplitude over a 5 MHz channel bandwidth was analyzed in different process corners and temperature variations such as TT at 27 °C, TT at 100 °C, FF at 0 °C and SS at 100 °C. The results for all process corners and temperature variations are shown in figure 16. The SS corner at 100 °C gives the worst result where, the peak SNR dropped to approximately 4.7 dB.
Figure 16. Process corners and temperature variations post-layout simulation for SNR versus input signal amplitude over a 5 MHz channel bandwidth

![Graph showing SNR versus input signal amplitude for different process corners and temperatures.]

Source: author’s own elaboration

Table 4. Reconfigurable CT \( \Sigma \Delta \) ADC performances measures

| Specifications               | Values                  |
|-----------------------------|-------------------------|
|                            | Pre-layout simulation   | Post-layout simulation |
| Sampling Frequency [MHz]    | 125 175 250             | 125 175 250             |
| Signal Bandwidth [MHz]     | 2,5 3,5 5               | 2,5 3,5 5               |
| Peak SNR [dB]              | 75,14 72,2 71,45        | 72,89 67,26 66,47       |
| Peak SNDR [dB]             | 74,9 71,9 68,15         | 70,79 67 63,17          |
| ENOB [bits]                | 12,14 11,65 11,02       | 11,46 10,83 10,2        |
| Dynamic Range [dB]         | 75,75 74,41 68,18       | 73,5 69,47 66,5         |
| FOM [pJ/Conv]              | 1,22 1,25 1,37          | 1,98 2,21 2,43          |
| Power Consumption [mW]     | 27,7 28,17 28,57        | 28 28,2 28,6            |
| Supply Voltage [V]         | 0-3,3                   | 0-3,3                   |
| Process [\( \mu \text{m} \)] | 0,35                    | 0,35                    |
| Layout Area [mm\(^2\)]    | -                       | 0,58                    |

Source: author’s own elaboration
Conclusions

In this work, the design of a fourth-order reconfigurable CT \( \Sigma \Delta \) ADC intended for use in the mobile WiMAX standard was achieved. Our design technique aimed at keeping a specific ADC architecture in response to multi-band and multi-mode aspects of the mobile WiMAX standard for 5 MHz, 7 MHz and 10 MHz channel bandwidths. For this reason, a sampling frequency was set for each channel bandwidth so that the same OSR value was kept for different channel bandwidths. In addition, the pole placement method was used to calculate the optimized coefficients of the CT filter. Both of the architecture and the main building blocks of the fourth-order feedback low-pass CT \( \Sigma \Delta \) ADC with a single-bit quantizer were presented and designed. The reconfigurable ADC die chip occupies an area of 0.58 mm\(^2\) and achieves 72.89 dB, 67.26 dB and 66.47 dB peak SNR values. The power consumption is approximately equal to 28 mW using a 3.3 V supply voltage.

| Parameters               | This work | [25] | [26] | [27] |
|--------------------------|-----------|------|------|------|
| Sampling frequency [MHz] | 125       | 175  | 250  | 100  |
| Signal Bandwidth [MHz]   | 2.5       | 3.5  | 5    | 2    |
| Peak SNR [dB]            | 72.89     | 67.26| 66.47| -    |
| Peak SNDR [dB]           | 70.79     | 67   | 63.17| 67.7 |
| ENOB [bits]              | 11.46     | 10.83| 10.2 | 10.9 |
| Dynamic Range [dB]       | 73.5      | 69.47| 66.5 | -    |
| FOM [pJ/Conv]            | 1.98      | 2.21 | 2.43 | 8.9  |
| Power consumption [mW]   | 28        | 28.2 | 28.6 | 68   |
| Supply Voltage [V]       | 0-3.3     | 1.8  | 1.8  | -    |
| Process [\( \mu \)m]    | 0.35      | 0.18 | 0.18 | 0.18 |
| Layout Area [mm\(^2\)]  | 0.58      | 3.2  | 1.67 | -    |

Source: author’s own elaboration
A 0.58 mm² CMOS Reconfigurable Sigma Delta ADC for Mobile WiMAX Receiver

References

[1] W. Hrudey and L. Trajković, “Mobile WiMAX MAC and PHY layer optimization for IPTV,” Math. Comput. Model., vol. 53, no. 11-12, pp. 2119–2135, Jun. 2011. https://doi.org/10.1016/j.mcm.2010.08.008

[2] Marin, N. A. J. Al-Habib, N. Goga, A. Vasilateanu, I. B. Pavaloiu, and C. A. Boiangu, “Improved M-Government based on mobile WiMAX,” in IEEE 21st Int. Conf. Control Syst. Comput. Sci., 2017. doi: 10.1109/CSCS.2017.12

[3] Migliorini, E. Mingozzi, and C. Vallati, “Performance evaluation of H.264/SVC video streaming over mobile WiMAX,” Comput. Netw., vol. 55, no. 15, pp. 3578–3591, Oct. 2011. doi: 10.1016/j.comnet.2011.07.012

[4] M. Roodaki, K. Raahemifar, and B. Raahemi, “Analysis of quality of services in LTE and mobile WiMAX,” Comput. Electr. Eng., vol. 40, no. 5, pp. 1508–1523, 2014. https://doi.org/10.1016/j.compeleceng.2014.04.002

[5] J. C. Fernández, “Design of a 16-bit 50-kHz Low-Power SC Delta-Sigma Modulator for ADC in 0.18μm CMOS Technology,” Master thesis, Universitat Politècnica de Catalunya, 2016. Available: http://bit.ly/315gsng

[6] J. Snehalatha, “The design of N bit quantization sigma-delta analog to digital converter,” Int. J. Comput. Sci. Inform. Technol., vol. 6, no. 1, pp. 706–709, 2015. Available: http://bit.ly/2wwbHVZ

[7] M. Barangi, A. Beirami, H. Nejati, and W. H. Ali, “A continuous-time sigma-delta ADC with tunable pass-band for multi-standard applications,” in IEEE 56th Int. Midwest Symp. Circuits Syst., MWSCAS, 2013, pp. 633–636. doi: 10.1109/MWSCAS.2013.6674728

[8] Kanhe, B. Acharya, and R. B Deshmukh, “Design and implementation of the low power 0.64mW, 380 KHz continuous time sigma delta ADC,” in 4th Int. Conf. Emerging Trends Eng. Tech, ICETET, 2011, pp. 280–283. doi: 10.1109/ICETET.2011.68

[9] S. Parsnejad, M. Akcakaya, and G. Dundar, “A low power second order current mode continuous time sigma delta ADC with 98 dB SNDR,” in 10th Conf. Ph.D. Res. Microelectron. Electron., PRIME, 2014. doi: 10.1109/PRIME.2014.6872715

[10] H. Cai, Y. Wang, K. Liu, L. A. de B. Naviner, H. Petit, and J. F. Naviner, “Cross-layer investigation of continuous-time sigma-delta modulator under aging effects,” Microelectron. Rel., vol. 55, no. 3-4, pp. 645–653, 2015. doi: 10.1016/j.microrel.2014.11.015

[11] Rusu, “Smart ADC architectures for WiMAX and LTE radios,” in Radio Mixed Signal Integr. Syst. Summer School, RaMSiS, 2008.

[12] Rusu, “Enabling ADC technologies for WiMAX radios,” in Radio Mixed Signal Integrat. Syst. Summer School, RaMSiS, 2007.

[13] H. R. Sabouhi, M. Honarparvar, and V. Sabouhi, “A 60-μW, 98-dB SNDR and 100-dB dynamic range continuous time delta sigma modulator for biological signal processing in 0.18-μm
CMOS,” J. Basic. Appl. Sci. Res., vol. 2, no. 6, pp. 5952–5963, 2012. Available: https://www.researchgate.net/publication/267827582_A_60-W_98-dB_SNDR_and_100-
dB_Dynamic_Range_Continuous_Time_Delta_Sigma_Modulator_for_Biological_Signal_Process
sing_in_018-m_CMOS

[14] H. Kim, J. Lee, T. Copani, S. Bazarjani, S. Kiaei, and B. Bakkaloglu, “Adaptive blocker rejection continuous-time ΣΔ ADC for mobile WiMAX applications,” IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2766–2779, 2009. doi: 10.1109/JSSC.2009.2028053

[15] L. Dörrer, F. Kuttner, P. Greco, and T. Hartig, “A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2416–2427, 2005. doi: 10.1109/JSSC.2005.1494084

[16] J. Mallek, H. Mnif, and M. Loulou, “Flexible sigma delta ADC for mobile WiMAX applications,” in 16th IEEE Mediterranean Electrotech. Conf., Mar. 2012. doi: 10.1109/MELCON.2012.6196482

[17] J. Mallek, H. Mnif, and M. Loulou, “Architectural design of multi-mode ΣΔ ADC based on pole placement method for WiMAX receiver,” in 23rd IEEE Int. Conf. Microelectron., Dec. 2011. doi: 10.1109/ICM.2011.6177363

[18] J. F. Huang, Y. Ch. Lai, W. Ch. Lai, and R. Y. Liu, “Chip design of a low-voltage wideband continuous-time sigma-delta modulator with DWA technology for WiMAX applications,” Circuits Syst. J., vol. 2, no. 3, pp. 201–209, 2011. doi: 10.4236/cs.2011.2302

[19] G. K. Balachandran, V. Srinivasan, V. Rentala, and S. Ramaswamy, “A 1.16mW 69dB SNR (1.2MHz BW) continuous time ΣΔ ADC with immunity to clock jitter,” in IEEE Custom Integr. Circuits Conf., 2010. doi: 10.1109/CICC.2010.5617455

[20] R. Tortosa, A. Aceituno, J. M. de la Rosa, A. R. Vazquez, and F. V. Fernandez, “A 12-bit@40MS/s Gm-C cascade 3-2 continuous-time sigma-delta modulator,” in IEEE Int. Symp. Circuits Syst., 2007, pp. 1–4. Available: http://hdl.handle.net/10261/3829

[21] J. Mallek, H. Mnif, H. Daoud, and M.Loulou, “A fully-differential regulated telescopic operational transconductance amplifier,” in Int. Conf. Circuits Syst. Signal Process. Commun. Comput., 2014. Available: http://bit.ly/2MpgoLZ

[22] R. Laajimi, N. Gueddah, and M. Masmoudi, “A novel design method of two-stage CMOS operational transconductance amplifier used for wireless sensor receiver,” Int. J. Comput. Appl., vol. 39, no. 11, pp. 1–11, 2012. doi: 10.5120/4861-7093

[23] S. K. Patnaik and S. Banerjee, “Noise and error analysis and optimization of a CMOS latched comparator,” in Int. Conf. Commun. Technol. Syst. De., 2011, pp. 210–217. https://doi.org/10.1016/j.proeng.2012.01.853

[24] S. Kumar and G. Kaur, “Design and performance analysis of nine stages CMOS based ring oscillator,” Int. J. VLSI Des. Commun. Syst., vol. 3, no. 3, pp. 67–69, Jun. 2012. doi: 10.5121/vlsic.2012.3306
[25] J. Choi et al., “Design of wide-bandwidth sigma-delta modulator for wireless transceivers,” in IEEE Int. Symp. Integr. Circuits, Singapore, 2009, pp. 598–601.

[26] S. W. Huang, Z. Y. Chen, C. Hung, and C. M. Chen, “A fourth order feed forward continuous-time delta-sigma ADC with 3MHz bandwidth,” in IEEE Int. Midwest Symp. Circuits Syst., 2010, pp. 33–36. doi: 10.1109/MWSCAS.2010.5548554

[27] J. Huang, Sh. Yang, and J. Yuan, “A 10-MHz bandwidth 70-dB SNDR 640MS/s continuous-time \( \Sigma \Delta \) ADC using Gm-C filter with nonlinear feedback DAC calibration,” in IEEE Custom Integr. Circuits Conf., 2013, pp. 1–4. doi: 10.1109/CICC.2013.6658458