Assessing the Figures of Merit of Graphene-Based Radio Frequency Electronics: A Review of GFET in RF Technology

NADIA NORHAKIM (Member, IEEE), HUZEIN FAHMI HAWARI (Senior Member, IEEE), AND ZAINAL ARIF BURHANUDIN (Member, IEEE)
Center of Innovative Nanostructures and Nanodevices, Electrical and Electronic Engineering Department, University Teknologi PETRONAS, Seri Iskandar 32610, Malaysia
Corresponding author: Zainal Arif Burhanudin (zainalarif@ieee.org)

ABSTRACT Graphene has been extensively investigated in the context of electronic components due to its attractive properties, such as high carrier mobility and saturation velocity. In the past decade, the graphene field-effect transistor (GFET) has been considered one of the potential devices to be used in future radio frequency (RF) applications and can help usher in the Internet of Things and the 5G communication network. This review presents recent developments of GFETs in RF applications with a focus on components such as amplifiers, frequency multipliers, phase shifters, mixers, and oscillators. Initially, the figures of merit (FoMs) for the GFET are briefly described to understand how they affect these RF components. Subsequently, the FoMs of GFET-based RF components are compared with other non-GFET-based RF components. It is found that, due to its zero-band gap and ambipolar characteristics, GFETs are more suitable for use in frequency multiplier and phase shifter applications, outperforming non-GFET-based RF components. Finally, future research on GFETs themselves as well as GFET-based RF components is recommended. This review provides valuable insights into such components that could give rise to innovative applications in industry.

INDEX TERMS Field-effect transistors, figure of merit, GFET, radio frequency.

I. INTRODUCTION
Radio frequency (RF) applications typically require electronic devices to operate in the electromagnetic spectrum, with frequencies varying from 3 kHz to 300 GHz. There is a myriad of emerging RF applications thanks to the recent drive in the communications industry to usher in the Internet of Things and to transit from 4G to 5G telecommunication standards set by the International Communication Union. Although the RF spectrum covers a wide frequency range, the usable spectrum is typically limited, mainly due to technology constraints as well as federal regulations. For example, 5G communication networks typically require operational frequencies of 700 MHz, 3.50 GHz, and 28.00 GHz. Therefore, innovation in miniaturized electronic devices operating at such frequencies is necessary. Starting with the introduction of the GaAs metal-semiconductor field-effect transistor (MESFET) in the 1970s, the RF transistor modernized with the evolution of the III-V high electron mobility transistor (HEMT) in the 1980s, followed by Si bipolar and SiGe bipolar complementary metal-oxide-semiconductors (BiCMOSs) in the 1990s, planar CMOS and GaN HEMTs in the 2000s, and the non-planar metal-oxide-semiconductor field-effect transistor (MOSFET) in 2011 [1], [2]. The keys to the successful evolution of RF transistors are the choice of semiconductor materials and the miniaturization of such devices [2], [3].

For high frequency RF applications, semiconductor materials with high carrier mobility are preferred [1]. So far, III-V-based and Si-based bulk materials have dominated the field. GaAs, InP, and GaN, for example, have electron mobilities of 8500, 4600, and 2000 cm²/Vs, respectively. Si and SiGe, on the other hand, have electron mobilities between 1450 and 3900 cm²/Vs. These carrier mobilities as well
as other parameters such as carrier drift velocity, thermal resistance, and energy band gap determine the intrinsic characteristics of the RF components, i.e., speed, operating voltage, and power handling capability [4]. The dominance of such materials was challenged in 2004 with the discovery of graphene. Graphene is essentially a single layer of carbon atoms and exhibits an ultrahigh carrier mobility above 15,000 cm²/Vs [3]. The outstanding carrier mobility together with its other unique properties make graphene an excellent material for transistors. Many excellent reviews have summarized the progress of graphene field-effect transistors (GFETs), including material synthesis, material characterization, device fabrication, and characterization, as well as various GFET-based applications [5]–[9]. One of the best properties of a GFET is its ambipolar characteristics, and it is best used in RF components [10]–[13]. To date, several GFET-based RF components have been demonstrated, such as oscillators [14]–[20], phase shifters [21], [22], amplifiers [23]–[26], mixers [27]–[31], and frequency multipliers [32], [33]. A GFET in RF was first demonstrated in 2008 [34], and since then, its performance has gradually improved. However, performance is limited by issues such as low surface quality of graphene [35], insufficient drain current saturation, and low cutoff frequency (fT) [36]. Hence, for GFETs to gain acceptance in RF design communities, these issues need to be addressed.

This review aims to provide an overview of the current state of GFET-based RF components. The first part of this review focuses on RF performance of GFETs, and its FoMs are discussed. The second part highlights the performance of GFET-based RF components. Herein, its FoMs are systematically defined, evaluated, and assessed. Then, the FoMs are compared with other available non-GFET-based RF components. Furthermore, the limitations of GFET-based RF components and solutions to improve them are discussed. Finally, the paper concludes with an outlook on the future enhancement that can be done to best utilize the GFET in RF components.

II. FIGURES OF MERIT FOR GFET

Figures of merit (FoMs) are commonly used to evaluate the performance of transistors in RF components. They help in estimating the limits of performance of transistors, which is essential in selecting the RF band of operation [21]. For GFETs in RF components, the two most widely used FoMs are the cutoff frequency, fT, and the maximum oscillation frequency, fmax. The fT is defined as the frequency at which the magnitude of the current gain becomes unity (0 dB), while fmax is defined as the frequency at which unilateral power gain becomes unity (0 dB) [3]. The expressions can be extracted from the hybrid-π model that make use of a small-signal equivalent circuit as shown in Figure 1 [3] and are given as follows in Equations (1) and (2) [37], [38]:

\[
f_T = \frac{g_m}{2\pi \left( C_{gs} + C_{gd} \right) \left( 1 + R_c g_{ds} + \frac{C_{gs} R_c}{C_{gs} + C_{gd}} + \frac{C_{gd}}{C_{gd} + C_{ps}} \right)}
\]

\[
f_{\text{max}} = \frac{g_m}{4\pi C_{gs} \sqrt{g_{ds} (R_i + R_s + R_G) + g_m R_G C_{gd} g_{ps}}}
\]

where \( g_{ds} = 1/r_{ds} \) is the intrinsic differential-drain conductance, \( g_m \) represents the intrinsic transconductance, \( r_{ds} \) is the differential drain resistance, \( C_{gs} \) is the gate-source capacitance, \( C_{gd} \) is the gate-drain capacitance, and \( C_{ps} \) is the external parasitic capacitance. Next, \( R_G \), \( R_s \), \( R_D \), and \( R_i \) are the gate resistance, source series resistance, drain series resistance, and charging resistance of the gate-source capacitance, respectively.

For transistors to be useful in RF components, high \( f_T \) and \( f_{\text{max}} \) are needed [3], [36]. To make this possible, \( g_m \) should be high in value, while the other elements of the equivalent circuit should have small values. The \( f_T \) and \( f_{\text{max}} \) of GFETs have been investigated and compared with other transistors such as InP HEMT, GaAs metamorphic high electron mobility transistor (mHEMT), GaAs pseudomorphic high electron mobility transistor (pHEMT), Si MOSFET, and carbon nanotube field-effect transistor (CNTFET). The comparisons were published previously by Schwierz [3] and are shown with permission in Figure 2. As can be seen from the figure, GFETs show a remarkable \( f_T \), with the highest reported to be 427 GHz, which fares extremely well with InP HEMTs and GaAs mHEMTs. However, compared to the other competing transistors, GFETs behave poorly in terms of \( f_{\text{max}} \), where the highest \( f_{\text{max}} \) reported is in the range of 30.00–45.00 GHz only. The substantially lower \( f_{\text{max}} \) is reportedly due to the large \( g_{ds} \) that is caused by the combination of low saturation current and high source-drain series resistance of GFETs. These issues arise because graphene has zero bandgap characteristics [3]. Nevertheless, even with much lower \( f_{\text{max}} \), by taking advantage of the graphene’s ambipolar conduction, frequency multipliers and oscillators have been successfully demonstrated, proving that GFETs are also suitable for use as the transistor in RF components [18], [32], [33].

III. GFET-BASED RF COMPONENTS

The GFET was first introduced as an RF transistor in 2008 by Metric and his group [39]. They demonstrated a top-gated GFET with an \( f_T \) over 14.70 GHz. Over the years, the
evolution of GFETs for RF transistors has continued, with researchers striving for improvement in $f_T$. Remarkably, in 2012, Chuan and his group successfully demonstrated a GFET with an $f_T$ as high as 427.00 GHz, which was achieved by fabricating a GFET with transferred gate stacks [40]. This achievement makes the GFET a promising RF transistor for further development of RF components. In the following few sections, the recent developments of various GFET-based RF components are presented. In order to comprehensively assess their performance, the performance metrics of GFET-based RF components are considered and then compared with the earlier published RF components.

A. OSCILLATORS

Oscillators are used in electronic devices to produce a periodic oscillating signal. Recently, a GFET-based oscillator was developed in 2019 by Gilardi and his research group [18]. The oscillator is realized by integrating a top-gated GFET with an Si CMOS D latch and timing RC circuit. It has an oscillation frequency, $f_o$, in the range of 4.00 kHz to 4.00 MHz. To the best of our knowledge, it is the first oscillator that can be operated as a voltage-controlled oscillator (VCO) as well as a pulse-width modulator (PWM). Moreover, other types of oscillators based on GFET have also been introduced, namely ring oscillators [14]–[17], and LC oscillators [19], [20].

The ring oscillator was first introduced in 2013 using a top-gated GFET structure [15], and within the same year, the second one was developed using a back-gated structure [16]. The latest ring oscillator based on GFETs was presented in 2020 by Safari and Dousti [14]. Their study simulated a ring oscillator based on a monolayer GFET to study the effect of channel length, $L_{ch}$, variations on the performance of the oscillator. The ring oscillator is designed by cascading an odd number of GFET inverters, as shown in Figure 3a. The design satisfied the Barkhausen’s criterion, which is the criteria needed in designing an oscillator. For evaluating the performance of the recently developed oscillator, a common FoM as in Equation (3) was used [41].

$$\text{FoM} = L_N \cdot \Delta f - 20 \log \frac{f_o}{\Delta f} + 10 \log \frac{P_{\text{diss}}}{1 \text{mW}}$$  \hspace{1cm} (3)$$

where $L_N \cdot \Delta f$ is the phase noise at the frequency offset, $P_{\text{diss}}$ is the power dissipation, and $L_N$ is the phase noise. The performance of the GFET-based oscillators is tabulated in Table 1. As a reference, performances of other available ring oscillators are also included.
The GFET-based ring oscillator with $L_{ch} = 0.18 \, \mu m$ has more power dissipation but higher oscillation frequency compared to CMOS, SiGe heterojunction bipolar transistor (HBT), and GaAs FET/BJT. As the $L_{ch}$ increases to $2.00 \, \mu m$, the oscillation frequency drops from 24.12 GHz to 2.25 GHz, and the power dissipation is reduced from 9.98 mW to 1.90 mW. The results show that the $L_{ch}$ greatly impacts the power dissipation and $f_0$ of a GFET. At the frequency offset of 0.10 MHz, the FoM for the GFET ring oscillator shows a comparable value with the GaAs FET/BJT. However, at a 1.00 MHz offset, the CMOS ring oscillator performs better with a FoM of –208.20 dBc/Hz. Even so, the GFET ring oscillator still outperforms the SiGe HBT with a difference of 42.86 dBc/Hz.

As for the LC oscillator, the component was demonstrated with GFET in 2015 [20]. The proposed GFET-based LC oscillator is designed and simulated using the multi-swarm optimization (MSO) technique. With the MSO, the LC oscillator oscillates at 2.58 GHz. In the following year, another GFET-based LC oscillator was introduced [19]. The LC oscillator was designed with four GFETs, and its structure is shown in Figure 3 (b). It can be operated at 1.8 GHz frequency, with a voltage swing of 1.29 peak-to-peak voltage, $V_{(p-p)}$. The performance summary and comparison of various types of LC oscillators are shown in Table 2. At a 1 MHz offset, the GFET-based LC oscillator has the lowest FoM, while CMOS performs the best. According to [45], the significantly lower FoM is due to the higher power consumption. Hence, it is understandable that the GFET LC oscillator has the lowest FoM as it cannot be turned off due to the graphene characteristic, which has zero bandgap, leading to high power consumption. Despite that, the GFET LC oscillator has a low phase noise level, better than the CMOS, BiCMOS, and GaN HEMT LC oscillators.

### B. PHASE SHIFTERS

A phase shifter is used to adjust the transmission phase in RF applications while constantly maintaining its amplitude.

Conventional phase shifter structures are limited to varactors [51] or transistor-based architectures [52]. These structures were adapted to reduce the complexity of the circuit and achieve an output with high precision. As an alternative, GFET-based phase shifters with the schematic shown in Figure 4 have been demonstrated [21], [22]. For both phase shifters, a pair of bias tees are used to combine the signals and the DC biases. Each bias tee consists of an ideal capacitor, C and an inductor, L to block the DC or AC signal, respectively. The GFET-based phase shifter presented in [21] has also included the input matching networks (IMN) and output matching networks (OMN) in their design. IMN and OMN allow the phase shifter to maximize the power transfer and minimize the signal reflected from the load. The phase shift measurement for the reported GFET-based phase shifters is done by independently tuning the supplied $V_{gs}$ to the GFET. The $V_{gs}$ altered the carrier concentration in the GFET channel causes changes to the quantum capacitance and channel resistance. Consequently, the change affected the phase of the output signal. A phase shifter needs to achieve a large-phase control range with small phase-shift step size, low insertion loss, low power consumption, miniaturized structure, and easier to be controlled [53]. To compare the performance of the phase shifters, FoM as defined in (4) is used [54], [55]. The FoM is defined as a ratio of the maximum relative phase shift, $\Delta \phi$ over the maximum insertion loss (IL). Several published works on various types of phase shifters design were reviewed and their FoMs are calculated and presented in Table 3.

\[
FoM = \frac{\Delta \phi}{IL}
\] (4)

The calculated FoMs have shown that the GFET-based phase shifter has the highest FoM as compared to SiGe HBT, CMOS, and BiCMOS phase shifters. The lower FoM is owing to the low IL value, which is favorable for a high-performance phase shifter [53]. As seen in Table 3, the IL for the GFET-based phase shifter is the lowest compared to other
phase shifters. However, when focusing on the phase shift range, the GFET-based phase shifter only yields a range that is half of the other available phase shifters. Nevertheless, 80° shift is enough for a good performance phase shifter as many antenna arrays only require no more than a 10° shift in their pointing [21]. The performance of the GFET-based phase shifter with frequency variations have been investigated by Li and his group [22]. Here, the phase shifter recorded a 40° shift at 8 GHz, while a 75° shift was observed at 30 GHz. They claimed that the phase modulation is enhanced at a higher frequency due to the high $f_T$ of the GFET. Hence, if the GFET-phase shifter in [21] is observed at a higher frequency, a broader phase shift range can possibly be achieved, making the GFET a competitive transistor in phase shifter components.

Further enhancement on the architecture of the GFET-based phase shifter can help in improving the phase shift range. Medina-Rull and his group [21] suggested a multi-stage phase shifter configuration to compensate for the lower value phase shift. The configuration involves an additional balanced amplifier, as shown in Figure 5. With this method, an increase in the phase shift can be seen. For example, by cascading four balanced amplifiers, a phase shift range of 360° could be easily obtained for a phase shifter with an 80° shift. This finding shows that by enhancing the device architecture, a higher value of phase shift can be achieved, making the performance of the GFET-based phase shifters better than the other available ones.

### TABLE 3. Performance comparison of the phase shifters.

| Technology | Frequency (GHz) | Phase shift (°) | $I_L$ (dB) | FoM (dB) | Ref. |
|------------|----------------|----------------|------------|----------|------|
| GFET       | 3.00           | 85.00          | 0 - 1.30   | 65.40    | [21] |
| GFET       | 8.00           | 40.00          | -          | -        | [22] |
| GFET       | 30.00          | 75.00          | -          | -        | [22] |
| GaN HEMT   | 8.00 - 16.00   | 22.50 - 2.00   | -          | 11.30    | [51] |
| SiGe HBT   | 5.00           | 170.00         | -          | -        | [52] |
| 32-nm CMOS | 60.00          | 175.00         | 3.50 - 7.10| 24.70    | [56] |
| 65-nm CMOS | 60.00          | 180.00         | 5.00 - 8.30| 21.70    | [57] |
| 130-nm SiGe BiCMOS | 60.00 | 156.00 | 4.00 - 6.20 | 25.20 | [58] |

#### C. POWER AMPLIFIERS

A power amplifier (PA) is used to increase the power of the input signal to a usable value that can drive the output devices. Its performance metrics include output power, $P_{out}$, gain, $G$, power added efficiency (PAE), carrier frequency, $f$, and linearity. When a PA is designed, it should be designed for these parameters to be high but to consume very minimal power [59], [60]. PA can be sorted into a linear PA or switching-mode PA (SMPA) based on the biases that are applied to the RF transistors. It can be further classified into linear class-A, -B, -AB, and -C; and SMPA class-D, -E, and -F [59], [60]. Apart from the classes of PAs, its architecture is another important factor that needs to be considered when designing an application-specific PA. A myriad of architectures, such as envelope elimination and restoration (EER), envelope tracking (ET), Doherty (DPA), linear amplification using nonlinear components (LINC), distributed PA [59], [61], differential cascade, and power combining [60], have been developed. These PA architectures can increase the PAE without losing linearity or in certain cases with an improved linearity [61].

The architecture development was driven by the proliferation of a variety of RF transistors using materials such as...
GaN, GaAs, and AlGaAs-InGaAs and involving alternative structures such as HEMT, pHEMT, and HFET. Excitingly, with the recent discovery of two-dimensional material such as graphene, its use in PA has also shown promising results. In 2017, Hanna et al. demonstrated a GFET-based PA using an epitaxial-grown graphene layer [24]. Additionally, in 2019, Peng and his group demonstrated another GFET-based PA using chemical vapor deposition (CVD) monolayer graphene [23]. Both GFET-based PAs were demonstrated, and their large signal amplifying characteristics were evaluated. In this review, the performance of PAs that were developed based on various types of transistors and architectures was evaluated. The evaluation was conducted using the FoM that considers the performance metrics of the PAs. It was introduced by the International Technology Roadmap for Semiconductors (ITRS) and is defined as in (5) [59]. The FoM values are calculated and tabulated as in Table 4.

\[
\text{FoM} = P_{\text{out}} \cdot G \cdot \text{PAE} \cdot f^2
\]  

(5)

From Table 4, the FoM calculated for GFET-based PA is 2.6 \times 10^2, whereas the best calculated FoM for non-GFET-based PA is 2.3 \times 10^5, using GaN HEMT. These three orders of magnitude differences are mainly influenced by the order differences of the performance metrics for the PAs. With a comparable \( f \approx 2.00 \) GHz, the GFET-based PAs only show a single order of magnitude for all the performance metrics, lower than the non-GFET-based PAs. Focusing on the \( G \), a comparable \( G \) can be observed for the GFET-, AlGaAs-InGaAs-, GaN HFET MMIC-, and GaAs FET-based PAs. However, a significant difference is observed when the GFET-based PA is compared to GaN HEMT-, Si CMOS-, and GaAs pHEMT MMIC-based PAs. GFET has a large variation of drain current that leads to a large variation of transconductance. These variations caused the gain to reach its saturation value and justify the reason behind the low gain obtained by the GFET-based PA [24].

Next, for the PAE, the GFET-based PA has shown a considerable difference compared to the other non-GFET-based PAs. PAE is defined as the ratio of effective \( P_{\text{out}} \) to the DC input power, \( P_{\text{dc}} \). The \( P_{\text{dc}} \) causes heat dissipation in the transistor. As the GFET cannot be effectively turned off, it will have greater heat dissipation than the other RF transistors [70], [71]. With this large value of \( P_{\text{dc}} \), together with low \( P_{\text{out}} \), it is understandable that the PAE for the GFET-based PA has the lowest value. Furthermore, as is summarized in Table 4, the GFET-based PA is developed only with a conventional common source architecture. In contrast, all the non-GFET-based PAs are developed with advanced PA architectures.

With such advanced architectures, high PAE and \( P_{\text{out}} \) of the non-GFET-based PAs are expected. It is believed that by introducing advanced architecture to the GFET-based PAs, its FoM could be improved as well. Hence, from the comparison of the FoMs, we can conclude that GFETs together with conventional common source architecture are not suitable to be used for PA, while GaN HEMT with one of the advanced PA architectures is the best choice, followed by GaAs pHEMT, GaN FET, Si CMOS, and GaAs FET.

D. LOW-NOISE AMPLIFIER

A low-noise amplifier (LNA) is another core component in RF applications. It amplifies the amplitude of the weak signal at its input to a more reasonable output signal with minimum self-generated additional noise. The performance metrics of the LNA are its gain, \( G \), noise figure, NF, and power consumption, \( P \) [72], [73]. Generally, the LNAs should have higher \( G \) and lower NF [2], [25]. \( G \) is defined as the power ratio dissipated in the load to the power delivered to the transistor input and NF is defined as the amount of noise generated by the RF transistors. Their performances are related to the matching conditions of the transistors. The maximum \( G \) and a minimum NF cannot be obtained simultaneously, as the matching conditions differ for each situation. For a transistor with a minimum NF, the \( G \) obtained is usually lower than the maximum \( G \) [1]. In general, NF is affected by the \( g_{m}f_{T} \), and \( f_{\text{max}} \). Their values depend upon the gate and drain bias voltage. Hence, it is crucial to determine the best bias point to obtain the minimum NF for LNA [26].

Various LNAs have been developed using conventional silicon and III-V materials, such as LNAs based on GaAs FET, Si CMOS, and GaN/Si HEMT. To date, due to the active development of flexible integrated circuits for wireless communications, GFET has been explored for the implementation of flexible LNA. It was first demonstrated in 2014 by Yeh and his group, when they fabricated a GFET-based LNA using CVD graphene [26]. The gate of the GFET was designed with a T-shaped structure to reduce charge trapping and the parasitic resistance at the gate/channel interface and source/drain contacts, respectively. Recently, in 2021, Yu et al. reported another GFET-based LNA [25]. In their study, the LNA Monolithic Microwave Integrated Circuit (MMIC) was fabricated with a monolayer GFET, and it was the first LNA MMICs demonstrated that incorporate both noise and small-signal models.

To assess the suitability of the GFET as a transistor in LNA, the performance of GFET-based LNA is compared with other available non-GFET-based LNAs. Table 5 summarizes their performance comparisons. Focusing on the NF, the measured NFs for the LNAs are below 5 dB, which is a good value for the transistor to avoid any additional noise errors at the other stage of the receiver [74]. The lowest measured NF is 1.34 dB. It is obtained by the GFET-based LNA in [26], and interestingly it outperforms the NF measurement for LNA based on GaAs FET, CMOS, and GaN/Si HEMT.

The low NF is obtained when the GFET is biased at \( V_{DS} = 0.60 \) V and \( V_{CG} = 0.05 \) V at a frequency of 5.50 GHz. As mentioned previously, high \( G \) cannot be concurrently obtained with low NF. For this reason, a GFET-based LNA shows a low \( G \), ranging from 8.34 to 11.95 dB, while GaAs FET and AlGaN/GaN HEMT show a far more superior \( G \) than other FETs. Although GFET-based LNA has shown the
TABLE 4. Performance comparison of the power amplifiers.

| Technology   | PA architecture                 | Application          | \(f\) (GHz) | \(G\) (dB) | \(PAE\) (%) | \(P_{out}\) (dBm) | FoM | Ref.  |
|--------------|---------------------------------|-----------------------|------------|----------|------------|----------------|------|-------|
| GFET         | Conventional common source      | -                     | 2.50       | 8.20     | 1.40       | 5.10           | 2.6 \times 10^2 | [24] |
| GaN HEMT     | Coupled resonators              | Dual-band             | 2.40 - 6.00| 30.20 - 34.70 | 38.00 - 53.00 | 35.20 - 36.30 | 2.3 \times 10^5 | [62] |
| GaN HEMT     | Transmission Line (TLINE) output matching class E | Wideband Code Division Multiple Access (WCDMA) | 1.90      | 10.20    | 57.00      | 37.00           | 7.8 \times 10^4 | [63] |
| AlGaAs-InGaAs pHEMT | Distributed class J          | Broadband            | 2.00       | 18.00    | 49.00      | 36.90           | 1.3 \times 10^5 | [64] |
| GaAs pHEMT MMIC | Combiner class AB          | Multi-standard system | 2.00 - 6.50| 24.00 - 27.00 | 31.40 - 51.50 | 31.00           | 1.9 \times 10^5 | [66] |
| GaAs FET     | Real Frequency Technique (RFT) | L- and S- band        | 2.00       | 14.89    | 20.00      | 17.00           | 2.0 \times 10^4 | [67] |
| GaN HFET MMIC | Distributed class AB          | Multiband            | 2.00       | ~12.00   | 30.00      | 30.00           | 4.3 \times 10^4 | [68] |
| 65-nm CMOS   | Power combining                | WLAN                  | 2.40       | 26.50    | 40.30      | 26.90           | 1.7 \times 10^5 | [69] |

TABLE 5. Performance comparison of the low-noise amplifiers.

| Technology       | \(f\) (GHz) | Noise Figures (dB) | \(G\) (dB) | Ref.  |
|------------------|-------------|--------------------|------------|-------|
| GFET MMIC        | 5.50 - 5.80 | 4.96               | 8.34       | [25]  |
| GFET             | 5.50        | 1.34               | 11.95      | [26]  |
| AlGaN/GaN HEMT MMIC | 3.00     | 1.60               | > 25.00    | [75]  |
| GaAs FET MMIC   | 20.00 - 40.00| 3.00              | 20.00      | [76]  |
| GaAs FET MMIC   | 7.00 - 14.00| 2.00               | 30.00      | [77]  |
| 130 nm CMOS      | 8.00 - 12.00| 1.50 - 13.60       | 17.60      | [78]  |
| 65 nm CMOS       | 150.00      | 4.70 - 6.20        | 17.90      | [79]  |
| GaN/Si HEMT MMIC| 18.00 - 56.00| 2.20 - 4.40       | 16.00 - 21.50 | [80] |
| InAlGaN/GaN HEMT| 33.00 - 41.00| 3.00              | 15.00      | [81]  |

Their study demonstrated a subharmonic resistive GFET-based mixer, and its circuit structure is shown in Figure 6. As opposed to the conventional subharmonic mixers, the design of their mixer realized a more compact structure as it is implemented using only one transistor. Thus, with this success, more GFET-based mixers have been investigated by fabricating the mixers with GFETs using monolayer [27]–[29] or bilayer graphene [30], [31].

One important performance metric of a mixer is the conversion loss (CL), and a high-performance mixer should have a low CL [30]. CL is defined as the difference between the signal’s power at the RF port and the power exiting the IF port [83]. In this review, the CL performances of the GFET- based mixers are compared with the non-GFET-based mixers fabricated using Si CMOS, SiGe BiCMOS, GaAs mHEMT, and GaAs pHEMT. The performance comparisons are summarized in Table 6. Among the mixers that have been reviewed, the mixer based on the SiGe BiCMOS technology has the best CL, which is 8.50 dB. For monolayer GFET-based mixers, a high CL, ranging from 24 dB to 45 dB, was obtained. In contrast, bilayer GFET-based mixers obtained a better CL in the range of 12.70 to 18 dB. The CLs for these bilayer GFET-based mixers were seen to be comparable with the other non-GFET-based mixers.

In order to optimize the CL, different ways to enhance it have been discussed in several published articles. For example, a study done in [30] stated that a low CL can be achieved by reducing the on-state channel resistance, and a study done in [31] suggested increasing the off-state resistance. Both can be achieved by using graphene with high mobility or high charge density, obtained, for example, in a pure bilayer graphene. In addition, the authors in [27] demonstrated that CL could be enhanced by reducing the LO power.
The reduction of the LO power can be achieved by reducing the gate dielectric thickness or selecting materials with high carrier mobility [29]. Furthermore, an increase in CL was observed at a shorter $L_{ch}$ in a study reported by Tian and his group [30], who fabricated bilayer GFET-based mixers with different $L_{ch}$ of 160 nm and 70 nm. At 2.20 GHz, a CL of 12.70 dB and 15 dB was achieved at the respective thicknesses. Therefore, it is essential to determine an optimized $L_{ch}$ for a better-performing mixer. By improving the GFET fabrication process, the CL for the GFET-based mixers could be reduced, making it a promising transistor for RF mixers in the future.

### F. FREQUENCY MULTIPLIERS

A frequency multiplier is a device that generates an output signal resulting from the harmonic product of the input frequency. The conventional frequency multipliers usually produce output powers of high-order harmonics much lower than the low-order harmonics [89]–[92]. To overcome this issue, the conventional frequency multipliers are designed with complicated device structures, where additional filter circuits or multistage doublers are required. As an alternative for the complex structure, GFET is explored as a transistor for the frequency multiplier. By taking advantage of the GFET ambipolar transfer characteristics, a much simpler configuration of the GFET-based frequency multipliers and remarkable improvement in the output spectral purity is demonstrated. The schematics for the back-gated and dual-gated GFET-based frequency multipliers discussed in this review are illustrated in Figure 7a and Figure 7b, respectively.

Their performances are compared with non-GFET-based frequency multipliers, such as those using GaAs pHEMT, InP DHBT, GaAs HBT-HEMT, BiCMOS, and CMOS technology. The multipliers are evaluated by observing their performance efficiencies, which are summarized in Table 7. As can be seen, the non-GFET-based frequency multipliers only obtained a very low efficiency ranging from 3.66% to 11%. With GFET-based frequency multipliers, efficiencies above 50% can be obtained for frequency triplers and quadru- plers. These outstanding performances indicate that GFET has proved to be a better transistor choice in developing frequency multipliers.

| Technology       | Output frequency (GHz) | Multiplier order | Efficiency (%) | Ref. |
|------------------|------------------------|------------------|----------------|-----|
| GFET             | 3.90                   | Tripler          | 80.00          | [32]|
| GaAs pHEMT       | 37.64                  | Tripler          | 11.00          | [83]|
| GFET             | 5.20                   | Quadrupler       | 97.00          | [32]|
| GFET             | 0.01                   | Quadrupler       | 50.00          | [33]|
| InP DHBT         | 120.00                 | Quadrupler       | 10.00          | [90]|
| 90-nm CMOS       | 62.00 - 70.00          | Quadrupler       | 3.66           | [91]|
| GaAs HBT-HEMT    | 23.20 - 29.60          | Quadrupler       | 8.00           | [92]|

TABLE 7. Performance comparison of the frequency multipliers.
The efficiency of the GFET-based frequency multiplier is highly dependent on the symmetry of the GFET transfer curve. GFET has an ambipolar characteristic and typically produces a V-shaped transfer curve. However, to produce a high efficiency GFET-based frequency multiplier, a W-shaped transfer curve ($I_D-V_G$) or an M-shaped resistance–gate voltage ($R-V_G$) curve is required. Although these curves are uncommon for GFET, some methods have been discussed to reliably obtain them. In [32], Peng et al. demonstrated that the M-shaped $R-V_G$ curve can be obtained by reducing the $L_{ch}$ of the GFET, which will also reduce the GFET size. They suggested that the $L_{ch}$ should be below 1.60 $\mu$m. In [33], Cheng et al. demonstrated that the shapes can be obtained by controlling the doping concentration. In their study, a W-shaped $I_D-V_G$ curve was obtained when the CVD-grown graphene layer was doped with two different concentrations on different parts of the surface of the graphene. These methods need to be optimized to ensure the reproducibility of the W-shaped $I_D-V_G$ curve or M-shaped $R-V_G$ curve. For a frequency tripler, the curve’s symmetry does not impact the output waveform. The existence of the two resistance peaks is adequate for the GFET to function as a frequency tripler and achieve high efficiency. As reported in [32], 80% of efficiency is demonstrated for the tripler without considering its curve symmetry. However, the symmetry of the curve is essential when operating a frequency quadrupler. If a curve with symmetrical peaks is applied, the efficiency can reach up to 97%. Similarly, for the quadrupler demonstrated in [33], the output signal could provide nearly 100% efficiency if a curve with symmetrical peaks is used. In contrast, if the asymmetrical curve is applied, the efficiency decreases to 50%. As the GFET-based frequency multipliers perform better than the conventional frequency multipliers, the increase in its use is predicted in future RF applications.

IV. ISSUES OF GFET-BASED RF COMPONENTS

GFETs perform well as phase shifters, frequency multipliers, and oscillators. Nevertheless, there are issues that need to be ironed out if GFETs are to be used for other RF components.

A GFET-based PA for example, shows low PAE. The low PAE is due to the high-power consumption in the circuit caused by large contact resistance, $R_c$, and low saturation current, $I_{ds,sat}$ of the GFET [23], [24]. For $R_c$, there are several ways to reduce it. First, a suitable type of metal must be chosen for use as the electrode contact. The contacts made of pure gold, Au, provide a low $R_c$ compared to contacts with a combination of metal and additional adhesion layers, such as Ti/Au, Ni/Au, and Pd/Au [15], [36]. The second method is by using a contact patterning process, as demonstrated by Smith and colleagues in [93]. The patterning process is done by introducing parallel cuts on graphene in the contact regions. This method maximizes the length of graphene edges bonded with metal, thus reducing the average $R_c$ by 32%. Moreover, $R_c$ can be reduced by etching holes in the contact area of graphene before metal deposition [94]. The holes are created using e-beam lithography followed by reactive ion etching in oxygen plasma. With this method, $R_c = 23 \Omega \mu$m can be obtained for pure Au contacts compared to $R_c = 200 \Omega \mu$m for graphene with no holes. The final method is by using ultraviolet-ozone (UVO) treatment. This method requires the graphene to be exposed under UVO before the metallization process. It was proven in [95]–[97] that values of $R_c$ less than 200 $\Omega \mu$m can be achieved.

Next, as for the low $I_{ds,sat}$, it is essentially caused by the carrier mobility degradation in the graphene layer. The mobility is degraded due to the contaminated surface and defects introduced during the GFET fabrication process [98]. Therefore, an effort was made by Deokar et al. to address this...
issue [99]. In their study, by optimizing the pre-annealing, gas flow, and wet transfer processes, high quality and hence high carrier mobility graphene can be produced. Another option to increase the \( I_{ds,sat} \) is by increasing \( C_{ox} \), the gate oxide capacitance. Higher \( C_{ox} \) can be achieved by reducing the oxide thickness or increasing the dielectric constant [10]. The former is not favorable, as excessive oxide thickness reduction could lead to a large leakage current. Hence, high dielectric constant materials such as hafnium oxide (HfO\(_2\)), aluminum oxide (Al\(_2\)O\(_3\)), and yttrium oxide (Y\(_2\)O\(_3\)) are strongly suggested to be used as dielectrics in GFETs.

Another main issue is the low cutoff frequency, \( f_T \), of the GFET. As mentioned earlier, the \( f_T \) must be high. For example, a higher \( f_T \) has demonstrated a GFET-based phase shifter with better performance. Hence, some methods for enhancing the \( f_T \) value were suggested in this review. Based on the study in [26], \( f_T \) is inversely proportional to \( L_g \). Therefore, the \( L_g \) of the GFET must be minimized in order to achieve a higher \( f_T \). In addition, high \( f_T \) can be achieved by reducing the \( g_m \) value and a high-quality graphene layer to fabricate the GFET [10], [37]. Methods for obtaining high-quality graphene have been previously discussed. Additionally, the \( f_T \) can be improved by controlling the RC time constant. The RC time constant is defined as the time required to charge or discharge the capacitor through the resistor. In RF components such as the frequency multiplier, the RC time constant should be small in value as it is correlated with the \( f_T \) of the GFET. To enhance the RC time constant, both parasitic capacitance and output resistance need to be reduced. The parasitic capacitance can be lowered by improving the GFET material and structure. As suggested in [13] and [33], a highly resistive substrate such as quartz and a back-gate configuration are much preferred for this effort. For the output resistance, the reduction of the \( L_g \) to a nanoscale length is recommended.

V. CONCLUSION

A series of FoM assessments for GFET-based and various non-GFET-based RF components were carried out in this review. It was found that the GFET helps to improve the FoM of frequency multipliers, phase shifters, and mixers. GFET stands out the most as a frequency multiplier. As an example, in one of the frequency-multiplier applications, i.e., a quadruplexer, nearly 100% efficiency was demonstrated. More interestingly, taking advantage of the ambipolar characteristics of the GFETs, a novel oscillator that can act as both a PWM and VCO was demonstrated as well. Despite the exemplary performance of GFETs in these three RF components, there is still much to be done for the GFET to gain acceptance in RF design communities. As a PA, for example, the FoM for a GFET-based PA is low, typically two to three orders of magnitude lower than the non-GFET-based PA. As a mixer, its CL is almost double the CL of a non-GFET-based mixer. These examples show just how potentially good GFET could be but at the same time illustrate issues that need to be addressed.

Several ideas have been put forward to minimize or even remove the issues faced by GFETs. For instance, use of appropriate metal contact and contact patterning processes such as parallel cuts on graphene as well as pre-deposition hole-etching of graphene may reduce the contact resistance. Additionally, use of high mobility carriers via optimized GFET processes and high dielectric constant materials may improve the \( I_{ds,sat} \). Use of appropriate structural design may also reduce parasitic capacitances. Such ideas could give rise to more innovative applications with potential uses not only in RF but also in other fields of interest.

REFERENCES

[1] F. Schwierz and J. J. Liou, “Semiconductor devices for RF applications: Evolution and current status,” Microw. Reliab., vol. 41, no. 2, pp. 145–168, Feb. 2001, doi: 10.1016/S0026-2714(00)00076-7.
[2] S. Voinigescu, High-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 2013.
[3] F. Schwierz, “Graphene transistors: Status, prospects, and problems,” Proc. IEEE, vol. 101, no. 7, pp. 1567–1584, Jul. 2013, doi: 10.1109/JPRL.2013.2255633.
[4] M. Feng, S.-C. Shen, D. C. Caruth, and J. J. Huang, “Device technologies for RF front-end circuits in next-generation wireless communications,” Proc. IEEE, vol. 92, no. 2, pp. 354–375, Feb. 2004, doi: 10.1109/JPRL.2003.821903.
[5] C. Andronescu and W. Schuhmann, “Graphene-based field effect transistors as biosensors,” Current Opinion Electrochem., vol. 3, no. 1, pp. 11–17, Jun. 2017, doi: 10.1016/j.coecel.2017.03.002.
[6] B. Zhan, C. Li, J. Yang, G. Jenkins, W. Huang, and X. Dong, “Graphene field-effect transistor and its application for electronic sensing,” Small, vol. 10, pp. 4042–4065, Jul. 2014, doi: 10.1002/smll.201400463.
[7] B. K. Sharma and J.-H. Ahn, “Graphene based field effect transistors: Efforts made towards flexible electronics,” Solid-State Electron., vol. 89, pp. 177–188, Nov. 2013, doi: 10.1016/j.sse.2013.08.007.
[8] H.-Q. Wu, C.-Y. Linghu, H.-M. Lu, and H. Qian, “Graphene applications in electronic and optoelectronic devices and circuits,” Chin. Phys. B, vol. 22, no. 9, Sep. 2013, Art. no. 098106, doi: 10.1088/1674-1056/22/9/098106.
[9] J.-S. Moon, “Graphene field-effect transistor for radio-frequency applications: Review,” Carbon Lett., vol. 13, no. 1, pp. 17–22, Jan. 2012, doi: 10.5714/CL.2012.13.1.017.
[10] Z. Wang, Z. Zhang, and L. Peng, “Graphene-based ambipolar electronics for radio frequency applications,” Chin. Sci. Bull., vol. 57, no. 23, pp. 2956–2970, 2012, doi: 10.1007/s11434-012-5143-x.
[11] H. Wang, D. Nezhiz, J. Kong, and T. Palacios, “Graphene frequency multipliers,” IEEE Electron Device Lett., vol. 30, no. 5, pp. 547–549, May 2009, doi: 10.1109/LED.2009.2016443.
[12] J. S. Moon, D. Curtis, D. Zehnder, S. Kim, D. K. Gaskill, G. J. Jernigan, R. L. Myers-Ward, C. R. Eddy, P. M. Campbell, K.-M. Lee, and P. Asbeck, “Low-phase-noise graphene FETs in ambipolar RF applications,” IEEE Electron Device Lett., vol. 32, no. 3, pp. 270–272, Mar. 2011, doi: 10.1109/LED.2010.2100074.
[13] Z. Wang, Z. Zhang, H. Xu, L. Ding, S. Wang, and L.-M. Peng, “A high-performance top-gate graphene field-effect transistor based frequency doubler,” Appl. Phys. Lett., vol. 96, no. 17, Apr. 2010, Art. no. 173104, doi: 10.1063/1.3413959.
[14] A. Safari and M. Dousti, “Ring oscillators based on monolayer graphene FET,” Anal. Integr. Circuits Signal Process., vol. 102, no. 3, pp. 637–644, Mar. 2020, doi: 10.1016/j.tsi.2019.01.026.
[15] E. Guerriero, L. Polloni, M. Bianchi, A. Behnam, E. Carrion, L. G. Rizzi, E. Pop, and R. Sordan, “Gigahertz integrated graphene ring oscillators,” ACS Nano, vol. 7, no. 6, pp. 5588–5594, Jun. 2013, doi: 10.1021/nn401933v.
[16] D. Schall, M. Otto, D. Neumaier, and H. Kurz, “Integrated ring oscillators based on high-performance graphene inverters.” Sci. Rep., vol. 3, no. 1, p. 2592, Dec. 2013, doi: 10.1038/srep02592.
[17] M. Iannazzo, V. L. Muzzo, S. Rodriguez, A. Rusu, M. Lemme, and E. Alarcón, “Design exploration of graphene-FET based ring-oscillator circuits: A test-bench for large-signal compact models,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2015, pp. 2716–2719, doi: 10.1109/ISCAS.2015.7169247.
H. S. Song, S. L. Li, H. Miyazaki, S. Sato, K. Hayashi, A. Yamada, C. Cheng, B. Huang, X. Mao, Z. Zhang, Z. Zhang, Z. Geng, P. Xue, and P. Peng, Z. Tian, M. Li, Z. Wang, L. Ren, and Y. Fu, “Frequency multiplier E. Guerriero, P. Pedrinazzi, A. Mansouri, O. Habibpour, M. Winters, M. Bonmann, M. Krawczynski, A. Vorobiev, L. Banszerus, C. Stamper, M. Otto, D. Neumaier, and J. Stake, “The dependence of the high-frequency performance of graphene field-effect transistors on channel transport properties,” IEEE J. Electron Devices Soc., vol. 8, pp. 457–464, 2020, doi: 10.1109/JEDS.2020.2988630.

E. Guerriero, P. Pedrinazzi, A. Mansouri, O. Habibpour, M. Winters, N. Rorsman, A. Behnam, E. A. Carrión, A. Pesquera, A. Centeno, A. Zurutuza, E. Pop, H. Zirath, and R. Sordan, “High-gain graphene transistors with a thin AlOx top-gate oxide,” Sci. Rep., vol. 7, no. 1, p. 2419, Dec. 2017, doi: 10.1038/s41598-017-02541-2.

M. Asad, M. Bonnmann, X. Yang, A. Vorobiev, K. Jeppson, L. Banszerus, M. Otto, C. Stamper, D. Neumaier, and J. Stake, “Effects of self-heating on fr and fmax performance of graphene field-effect transistors,” IEEE Trans. Electron Devices, vol. 67, no. 3, pp. 1277–1284, Mar. 2020, doi: 10.1109/TED.2020.2965004.

I. Meric, N. Baklitiskaya, P. Kim, and K. L. Shepard, “RF-performance of top-gated, zero-bandgap graphene field-effect transistors,” in IEDM Tech. Dig., Dec. 2008, pp. 1–4, doi: 10.1109/IEDM.2008.4796738.

R. Cheng, J. Bai, L. Liao, H. Zhou, Y. Chen, L. Liu, Y. C. Lin, S. Jiang, Y. Huang, and X. Duan, “High-frequency self-aligned graphene transistors with transferred gate stacks,” Proc. Nat. Acad. Sci. USA, vol. 109, no. 29, pp. 11588–11592, 2012, doi: 10.1073/pnas.1205691109.

V. Ulansky and S. F. B. Suleiman, “A low phase-noise GaAs FET/BJT voltage-controlled oscillator for microwave applications,” in Proc. Int. Kharkov Symp. Phys. Eng. Microw., Millim. Submillimeter Waves, Jun. 2013, pp. 407–414, doi: 10.1109/MSMW.2013.6622100.

H. Ramia, C. Keat, and J. Kanesan, “Design of low-phase noise, low-power ring oscillator for OC-48 application,” IET J. Res., vol. 58, no. 5, p. 425, 2012, doi: 10.1049/iet-jre.2011.0271.

S. A. Bistritskii, V. I. Klyukin, and E. N. Boronmont, “Ring voltage-controlled oscillator for high-speed PLL systems,” Russian Microelectron., vol. 43, no. 7, pp. 472–476, Dec. 2014, doi: 10.1134/S106373971407004X.

S. J. L. V. Niekier and S. Sinha, “A 2.5 GHz low phase noise silicon germanium heterojunction bipolar transistor ring oscillator,” in Proc. Int. Semiconductor Conf. (CAS), Oct. 2016, pp. 137–140, doi: 10.1109/SMICNED.2016.7783064.

D. Sachan, H. Kumar, M. Goswami, and P. K. Misra, “A 2.4 GHz low power phase-noise enhanced FOM VCO for RF applications using 180 nm CMOS technology,” Wireless Pers. Commun., vol. 101, pp. 391–403, Apr. 2018, doi: 10.1007/s11277-018-0838-9.

S. Kim, D. Seo, J. Kim, R. Song, and B. Kim, “Compact CMOS LiF VCO achieving 198.6 dBc/Hz FoM a.” Electron. Lett., vol. 54, no. 3, pp. 175–177, Feb. 2018, doi: 10.1049/el.2017.4047.

E. Zailer, L. Belostotski, and R. Plumé, “8–GHz, 6.6-mW LC-VCO with small die area and FOM of 204 dBc/Hz at 1-MHz offset,” IEEE Microw. Wireless Compon. Lett., vol. 26, no. 11, pp. 936–938, Nov. 2016, doi: 10.1109/LMWC.2016.2615024.

P. Mirajkar, J. Chand, S. Anirudhan, and S. Theertham, “Low phase noise Ku-band VCO with optimal switched-capacitor bank design,” IEEE Trans. Microw. Theory Lett., vol. 66, no. 3, pp. 359–363, Mar. 2018, doi: 10.1109/MTT.2017.2769709.

C. Zuo, J. Van der Spiegel, and G. Piazza, “Dual-mode resonator and switchless reconfigurable oscillator based on piezoelectric AI MEMS technology,” IEEE Trans. Electron Devices, vol. 58, no. 10, pp. 3599–3603, Oct. 2011, doi: 10.1109/LED.2011.2162413.

H. Liu, X. Zhu, C. C. Boon, X. Yi, M. Mao, and W. Yang, “Design of ultra-low phase noise and high power integrated oscillator in 0.25 μm GaN-on-SiC HEMT technology,” IEEE Microwave Wireless Compon. Lett., vol. 24, no. 2, pp. 120–122, Feb. 2014, doi: 10.1109/LMWC.2013.2290222.

T. N. Ross, G. Cormier, K. Hettak, and J. S. Wight, “High-power X-band GaN switch-filter phase shifter,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2014, pp. 1–4, doi: 10.1109/MWSYM.2014.6848556.

A. C. Ulusoy, B. Schleicher, and H. Schumacher, “A tunable differential all-pass filter for UWB True time delay and phase shift applications,” IEEE Microwave Wireless Compon. Lett., vol. 21, no. 9, pp. 462–464, Sep. 2011, doi: 10.1109/LMWC.2011.2162613.

Y. Yu, P. G. M. Baltus, and A. H. M. van Roermund, Integrated 60GHz RF Beamforming in CMOS, Dordrecht, The Netherlands: Springer, 2011, doi: 10.1007/978-94-007-0662-0.

F. Burdin, Z. Iskandar, F. Burdin, and P. Ferrari, “Design of compact reflection-type phase shifters with high figure-of-merit,” IEEE Trans. Microwave Theory Techn., vol. 63, no. 6, pp. 1883–1893, Jun. 2015, doi: 10.1109/TMTT.2015.2428242.

A. Gagarin, R. Platonov, T. Legkova, and A. Altymykov, “Estimation of ferroelectric material properties and phase-shifter design key parameters influence on its figure of merit for optimization of development process,” Crystals, vol. 11, no. 5, p. 538, May 2021, doi: 10.3390/cryst11050538.
S. Manickam, “Design concepts of low-noise amplifier for radio frequency receivers,” in RF Systems, Circuits and Components, M. B. I. Reaz and M. A. S. Bhiyani, Eds. London, U.K.: IntechOpen, 2019, p. 79187.

T. Smith, A. D. Franklin, D. B. Farmer, and C. D. Dimitrakopoulos, “Radio frequency circuit design: A practical approach,” 2nd ed. Hoboken, NJ, USA: Wiley, 2011.

J. Liu, L. P. Dunleavy, T. B. Svensen, and S. Lucido, “Mixer conversion loss measurements using a dedicated frequency translation device test station,” in 59th ARFTG Conf. Dig., Spring, Jun. 2002, pp. 99–109, doi: 10.1109/ARFTGS.2002.1214687.

B. Khamasi and E. Socher, “130-320-GHz CMOS harmonic downconverters around and above the cutoff frequency,” IEEE Trans. Microw. Theory Techn., vol. 63, no. 7, pp. 2275–2288, Jul. 2015, doi: 10.1109/TMTT.2015.2436171.

J.-H. Chen, C.-C. Kuo, Y.-M. Hsin, and H. Wang, “A 15–50 GHz broadband resistive FET mixer using 0.18- µm CMOS technology,” in IEEE MTT-S Int. Microw. Symp. Dig., May 2010, pp. 748–751, doi: 10.1109/MWSYM.2010.554307.

W. A. Davis, Radio Frequency Circuit Design, 2nd ed. Hoboken, NJ, USA: Wiley, 2011.

J. Liu, L. P. Dunleavy, T. B. Svensen, and S. Lucido, “Mixer conversion loss measurements using a dedicated frequency translation device test station,” in 59th ARFTG Conf. Dig., Spring, Jun. 2002, pp. 99–109, doi: 10.1109/ARFTGS.2002.1214687.

B. Khamasi and E. Socher, “130-320-GHz CMOS harmonic downconverters around and above the cutoff frequency,” IEEE Trans. Microw. Theory Techn., vol. 63, no. 7, pp. 2275–2288, Jul. 2015, doi: 10.1109/TMTT.2015.2436171.

J.-H. Chen, C.-C. Kuo, Y.-M. Hsin, and H. Wang, “A 15–50 GHz broadband resistive FET mixer using 0.18- µm CMOS technology,” in IEEE MTT-S Int. Microw. Symp. Dig., May 2010, pp. 748–751, doi: 10.1109/MWSYM.2010.554307.

A. Guner, T. Mausolf, J. Wessel, D. Kissinger, and K. Schmalz, “A 440–540-GHz subharmonic mixer in 130-nm SiGe BiCMOS,” IEEE Trans. Microw. Theory Techn., vol. 62, no. 10, pp. 1161–1164, Dec. 2020, doi: 10.1109/LMWC.2020.3030315.

M. L. Bhavsar, R. Sharma, and A. Bhattacharya, “Monolithic Ka to Ku-band all balanced sub-harmonic resistive MHEMT mixer for satellite transponder,” IEEE Microwave Wireless Compon. Lett., vol. 25, no. 5, pp. 316–318, May 2015, doi: 10.1109/LMWC.2015.2409799.

C.-C. Su, C.-M. Lin, S.-H. Hung, C.-C. Huang, and Y.-H. Wang, “Analysis of three-conductor coupled-line 180° hybrid for single-balanced sub-harmonic mixer design in 0.15-µm pHEMT technology,” IEEE Trans. Microw. Theory Techn., vol. 62, no. 10, pp. 2405–2414, Oct. 2014, doi: 10.1109/TMTT.2014.2338272.

A. Boudiaf, D. Bachelet, and C. Ruelman, “A high-efficiency and low-phase-noise 38-GHz pHEMT MMIC tripler,” IEEE Trans. Microw. Theory Techn., vol. 48, no. 12, pp. 2546–2553, Dec. 2000, doi: 10.1109/50.889011.

M. Bao, R. Kozhzaharov, J. Chen, and H. Zirath, “A D-band keyable high frequency frequency quadrupler,” IEEE Microwave Wireless Compon. Lett., vol. 24, no. 11, pp. 793–795, Nov. 2014, doi: 10.1109/LMWC.2014.2350694.

J.-R. Syu, K.-Y. Kao, and K.-Y. Lin, “A V-band CMOS frequency quadrupler with 3-dBm output power,” in Proc. Asia Pacific Microwave Conf., Dec, 2012, pp. 199–201.

G. Chen, H. Y. Chung, S. H. Weng, C. C. Shen, Y. L. Yeh, J. S. Fu, Y. M. Hsin, and Y. C. Wang, “Design and analysis of a Ka-band monolithic high-efficiency frequency quadrupler using GaAs HBT-HEMT common-base/common-source balanced topology,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 10, pp. 3674–3689, Oct. 2013, doi: 10.1109/TMTT.2013.2277991.

J. T. Smith, A. D. Franklin, D. B. Farmer, and C. D. Dimitrakopoulos, “Reducing contact resistance in graphene devices through contact area patterning,” ACS Nano, vol. 7, no. 4, pp. 3661–3667, 2013.
NADIA NORHAKIM (Member, IEEE) received the B.S. degree in electrical and electronic engineering from Universiti Teknologi PETRONAS (UTP), Perak, Malaysia, in 2018, where she is currently pursuing the Ph.D. degree in electrical and electronic engineering.

She is familiar with graphene synthesis, graphene-based device fabrication, as well as characterization and analysis. Her current research interest includes developing GFET-based sensors for heavy metal ion detection.

HUZEIN FAHMI HAWARI (Senior Member, IEEE) received the degree in electrical and electronics engineering from the University Science of Malaysia (USM), in 1999, the master’s degree in electronics engineering from the University Technology of Malaysia (UTM), in 2008, and the Ph.D. degree in mechatronics engineering from Universiti Malaysia Perlis (UniMAP), in 2015.

In 1999, he joined Intel Microelectronics, where he held various key posts such as Staff Product Engineer with Intel Design Centre. His last position with Intel was as a Staff System Validation where he was responsible for Solid State Device (SSD) System Validation startup in Intel Malaysia. He is currently a Senior Lecturer with the Department of Electrical and Electronics Engineering, Universiti Teknologi PETRONAS, Malaysia, where he is also a Registered Professional Engineer with the Board of Engineers. His research interests include MEMS, gas sensors, nanodevices, sensor systems, and the Internet of Things (IoT).

ZAINAL ARIF BURHANUDIN (Member, IEEE) received the B.S. degree in engineering physics from the University of Tulsa, Oklahoma, USA, in 1993, the M.Sc. degree in semiconductor science and technology from the Imperial College, London, U.K., in 2000, and the Ph.D. degree in nanotechnology from Shizuoka University, Hamamatsu, Japan, in 2007.

He had several years of industrial experience before joining Universiti Teknologi PETRONAS (UTP) in 2000. He is currently an Associate Professor with the Electrical and Electronic Engineering Department. His current research interest includes developing carbon and hydro-carbon-based devices for electronic applications such as light emission and sensing. He is currently serving as the Chair of IEEE Sensors and Nanotechnology Councils Joint Chapter, Malaysia Section.