1. Introduction

Delta-Sigma (ΔΣ) ADC has received attention in current times [1]. Conventionally, they are compatible for low-speed and high-resolution applications like arrangement where conversion speed is imported off with their solution. A joint exercise in application of ΔΣ ADCs is utilize of a single-bit feedback DAC which is integrally linear with less cost.

Though, 1-bit internal quantizer pose constancy subjects in 3rd or higher-order ΔΣ ADCs. To resolve this issue, multi-bit quantizers are utilized with definite gain and agrees for realizing a stable ΔΣ loop filter. Recently, ΔΣ designs are predominantly multi-bit for shift toward higher speed applications [2]. The analog signal processing blocks will improve max unity gain bandwidth (GBW) utilizing technology scaling. The design of wide-band ADCs with advanced conversion rate gets potential application in the field of high-speed communication.

System-On-Chip (SOC) structure with regularly expanding dimensions of reconciliation requires lessening power spending plan of individual structure
squares to decrease general power utilization. Low power utilization is especially a critical element in compact applications which is required for a long battery life. Because of this pattern, control effective information converter designs, for example, CT ΔΣ ADCs have been pulling in more consideration lately.

From a structure point of view, discrete-time (DT) ΔΣ ADCs are regularly executed utilizing super capacitors (SC) procedure. Anyway in a SC-structure, GBW of speakers should be fundamentally advanced than testing recurrence for a direct settling. This prerequisite confines most astounding change speed will be feasible by a DT-ADC for certain power spending plan. CT structure loosens up speaker speed necessities utilizing applications for rapid and low-control applications. What’s more, CT ΔΣ ADCs suggestion natural Anti-Aliasing (AA) utilized to disentangle or dispose of express channel going before the ADC. Loosening up the ADC pre-channel prerequisites can give power and cost decrease openings in different pieces of the framework also.

The following research paper is designed as follows. Previous research work is discussed in section II whereas performance parameters elaborated in section III and conclusion of the paper is represented section IV.

2. Literature Review

This section discusses basic introduction and highpoints of influence, explanations and issues in the research work by researchers in different field. Researchers have tried a lot in recent times to attain the max tensile strength.

This segment will give the short depiction and features the commitment, comments of the work done in the field of delta sigma ADC by the scientists. Numerous endeavors have been made in the past to accomplish the least power utilization and pinnacle signal-to-noise plus distortion ratio of delta sigma ADC Xing et al. (2018): Examined a completely voltage-controlled oscillator (VCO)- based CTΔΣ ADC. They was executing second-request clamor molding with no simple integrators. Conventional eager for power front-end simple integrator is supplanted by an exceptionally computerized power-proficient VCO-dependent integrator. Quantization is implemented by a VCO-based quantizer with inborn commotion molding. Exploiting the for the most part advanced & high-request structure, a false free unique scope of 74 dB &FOM of 52 db over a 40 MHz transmission capacity are accomplished by 0-2 multi-organize molding showing in 40 nm CMOS [1].

Taewook Kim et al. (2017): Displayed a CT-ADC utilizing a doublenoise shaped quantizer (DNSQ), which gives second request clamor molding as well as produces a 6-bit quantization in ADC. DNSQ proficiently removes quantization blunder in time space from noise shaped integrating quantizer-NSIQ, henceforth accomplishing a second request of clamor molding without anyone else. By consolidating the DNSQ, the ADC can accomplish fourth request clamor forming with just a second request circle channel. They
manufactured ADC in 0.13-μm CMOS method utilizing a functioning territory of 0.17 mm². Which accomplishes pinnacle SNDR of 80.4 dB in 15-MHz data transfer capacity [2].

**Straaye et al (2016):** learned about innovation scales, coordinating high goals ADCs into high devotion blended flag frameworks winds up testing in cutting edge CMOS forms. Falling integrators to accomplish high-request channel structures restricts the balance file and settles on soundness to the detriment of included equipment and power utilization. To upgrade the most MSA to suit a bigger information dynamic range, supply rail must be extended, and restricted innovation decisions to those of a bigger component estimate. Here, 5-bit SAR quantizer is proposed, empowering noise coupling, CMOS 65 nm innovation with VDD of 1 V. Confounds in DAC cluster and SAR comparator are relieved with a adjustment plot while CM confuses are resolved by Floating differential charge storage capacitor, a coupling strategy. To permit adequate time for SAR bit cycling & commotion charge criticism settling, 1 Ts ELD is remunerated with advanced separation that limits both power & multifaceted nature of assistant input DAC [3].

**Reddy et al (2015):** exhibited a power and zone effective approach to quantify the criticism DAC static crisscross blunder in a multi-bit CT ΔΣADC. By consecutively constraining each DAC component yield in the planned plan, the befuddle mistakes among DAC components can be estimated carefully utilizing ADC itself. The deliberate mistakes are then amended utilizing a 2-constraint alignment DAC that track temperature varieties. It exhibits IMD3 < 89 DBC with 8 dB variety crosswise over 0 to 120°C [4].

**Yoon et al (2014):** Elaborated about adaptable CT ΔΣADC that underpins both complex bandpass and low-pass designs with programmable transfer speeds of 5 & 10 MHz is exhibited. By using adaptability into both design level and center structure squares, versatile power utilization is gotten for every mode with wanted execution. An enhancer topology with dynamic feed forward, hostile to post part, & current recycle strategies are planned for successful power decrease. A prototype ΔΣADC in 65nm CMOS accomplishes a 65.1 dB/62.2-dB peak SNDR with a 5-/10-MHz bandwidth in LPEngineering[5].

**Yoon et al (2014):** Elaborated about adaptable CT ΔΣADC that underpins both complex bandpass and low-pass designs with programmable transfer speeds of 5 & 10 MHz is exhibited. By using adaptability into both design level and center structure squares, versatile power utilization is gotten for every mode with wanted execution. An enhancer topology with dynamic feed forward, hostile to post part, & current recycle strategies are planned for successful power decrease. A prototype ΔΣADC in 65nm CMOS accomplishes a 65.1 dB/62.2-dB peak SNDR with a 5-/10-MHz bandwidth in LPEngineering[5].
### Table 1 Comparative Analysis of Performance of Sigma Delta ADC

| Technology (nm) | 28  | 55  | 90  | 20  | 65  | 28  |
|----------------|-----|-----|-----|-----|-----|-----|
| Sampling Frequency/Bandwidth (MHz) | 1800/5 0 | 800/30 | 500/25 | 2184/8 0 | 900/45 | 8000/46 5 |
| F1/F2 for IMD3 (MHz) | 21.5/25 | 15/17.7 | 22/24 | – | 39.5/40.5 | 180/190 |
| Calibration Technique | Current copier | Analog | Cross-correlation | Digital noise shaping | Sine-wave fitting | Self-measure + Cal ADC |
| Peak SNDR (dB) | 74.8 | 75.2 | 67.4 | 67.6 | 75.4 | 66.9 |
| IMD3 (dBc) at 55 °C | -81.1 | -87.6 | -76.1 | – | -82.1 | -88.9 |

### 3. Performance Parameters

Execution measurements are utilized to portray and think about the ADCs’ execution. So as to accomplish a reasonable and steady correlation, much exertion is being committed into the institutionalization of strategies to gauge and describe the ADCs’ execution. The execution measurements are frequently isolated into static and dynamic. While static measurements are dissected in the time area, dynamic measurements, then again, are examined in the recurrence space [4]. Despite the fact that there are various execution measurements, the sum and sort of measurements utilized for a specific ADC frequently rely upon the application and setting that the ADC is utilized. For instance, datasheets of business items normally express a wide assortment of execution measurements, while inquirers about work regularly will in general utilize the measurements that are pertinent to particular target application or to look at ADC in contradiction of recently distributed utilizing a Figure ofMerit (FOM). The basic parameters of $\sum_{ADC}$ are as:
TO DESIGN DELTA-SIGMA ANALOG TO DIGITAL CONVERTOR:

**Offset error** is characterized as contrast between perfect 1st change step & genuine 1st progress step measured and % of full scale

\[
\text{Offset Error} = \frac{\sum(x \cdot y) - \sum(x^2 \cdot y)}{\sum x \cdot \sum x - \sum(x^2 \cdot N)}
\]  

(i)

x is input voltage, y is output voltage, N is no. of sample points.

**Gain error** is characterized as distinction, between perfect and genuine exchange bend, after revision for balance mistake. Gain error is specified as percentage of full scale. To represent the transition voltages of the first and last codes, designers should be aware about that offset and gain errors plays an important role.

\[
\text{Gain Error} = \text{Full-Scale Error} - \text{Offset Error}
\]

For an A/D Converter, the equivalent gain error, \(E_{gain(A/D)}\) (in units of LSBs) is given by

\[
E_{gain(A/D)} = \left(\frac{V_{L1-1}}{V_{LSB}} - \frac{V_{0-01}}{V_{LSB}}\right) - (2^N - 2)
\]  

(ii)

Where \(V_{LSB}\) is least significant bit.

**Integral non-linearity (INL)** is characterized as deviation of genuine exchange bend from perfect one, after redress for addition & counterbalance mistakes. This parameter is important because it cannot be calibrated out. The ADC non-linearity is unpredictable. In ADC scale, there is maximum deviation from ideal line. If one of design requirement is good accuracy, these choose an ADC with INL within the accuracy specifications as given below [1]

\[
\text{INL} = \left|\left(\frac{V_D - V_{ZERO}}{V_{LSB-IDEAL}}\right) - D\right|
\]  

(iii)

Where 0 < D < 2^N - 1

**Differential non-linearity (DNL)** is characterized as most extreme deviation in distinction between 2 progressive choice dimensions from 1 VLSB, after revision for increase & balance blunders. In an electronics system, linearity is important. When ADC is non-linear, it brings imprecision in measurements. If DAC is nonlinear, It restore a dynamic signal with high distortion

\[
\text{DNL} = \left|\left(\frac{V_{D+1} - V_D}{V_{LSB-IDEAL}} - 1\right)\right|
\]  

(iv)

Where 0 < D < 2^N - 2

**Harmonic distortion (HD)** A consonant is a phantom part that is a number numerous of the simple info recurrence. Symphonious contortion is proportion of RMS flag abundance to RMS estimation of predetermined consonant segment, communicated in decibels with respect to decibels in respect to full-scale input flag.
Total harmonic distortion (THD) is proportion between RMS flag sufficiency & RMS estimation of whole of sounds, communicated in dBc [2].

\[
THD = \sqrt{\sum_{n=2}^{\infty} \frac{V_{n,\text{rms}}^2}{V_{\text{fund,\text{rms}}}}} \tag{v}
\]

Where \(V_{n,\text{rms}}\) is the RMS voltage of the nth harmonic \(V_{\text{fund,\text{rms}}}\) is the RMS voltage of the fundamental frequency

Total spurious distortion (TSD) is proportion between RMS flag adequacy & RMS estimation of total of fake segments, communicated in dBc, as shown in equation below

\[
TSD = \frac{2}{3} (P_3 - N_0) \tag{vi}
\]

Where \(P_3\) represents the third order intercept point and \(N_0\) is the noise floor of the component, expressed in db, dbm

Signal-to-noise plus distortion ratio (SNDR in dB) is proportion between RMS flag adequacy & RMS estimation of whole of every single ghastly part, counting bends however barring DC. It is representing as [6]:

\[
\text{SNDR} = 10 \log_{10} \left( \frac{P_0}{N + \sum_{i=1}^{\infty} p_i} \right) \tag{vii}
\]

Where \(P_0\), represents power signal. \(N\) indicates all noise sources and \(p_i\) represents the distortion from the sum of the harmonics, within the first Nyquist zone.

Signal-to-quantization noise ratio (SQNR in dB) is a non-institutionalized proportion of dynamic execution of ADC. It is assumed by proportion between RMS flag abundance & RMS estimation of ghastly parts, produced by quantization commotion. It is calculated as [6].

\[
\text{SQNR} = \frac{V}{2^{N+1} \sqrt{12}} = \frac{V}{\sqrt{2}} \frac{2^{N+1} \sqrt{12}}{V} = 2^N \sqrt{\frac{3}{2}} \tag{viii}
\]

Where: \(N\) is the number of bits in the digital representation, \(V\) indicates that the signal voltage varies between \(-V\) and \(+V\).

Signal-to-noise ratio (SNR in dB) is a non-institutionalized proportion of dynamic execution of ADC. This is characterized as proportion between RMS flag abundance & RMS estimation of every single otherworldly segment, barring consonant and misleading contortions, just as DC. It is calculated as [7]

\[
\text{SNR} = 20 \log_{10} \frac{\text{rms value of FS input}}{\text{rms value of quantization noise}}
\]
TO DESIGN DELTA-SIGMA ANALOG TO DIGITAL CONVERTOR....

Effective number of bits (ENOB) is commonly indicated for info sine wave of sure recurrence & sufficiency, redress for addition & balance blunders. ENOB will be acquired from ADC’s SNDR, under similar condition [7]:

\[
\text{ENOB} = \frac{\text{SNDR} - 1.76}{6.02}
\]

(ix)

Another regular method to look at ADC’s execution is by utilizing FOM for the most part join a few exhibition measurements. The FOM utilized here is given by [7]:

\[
FOM_{\text{SNDR}} = \frac{\text{Power}}{2 \times \text{BW} \times 2^{\frac{\text{SNDR} - 1.76}{6.02}}}
\]

(x)

Where BW is bandwidth and Power is power dissipated.

4. Conclusion

Various designing methodologies of designing delta sigma ADC are available. In this paper, a comparative analysis of simulation techniques represents in term of various performance evaluations parameters. We hope that this study will help the researchers to understand the limitations & advantages of existing designing techniques of delta sigma ADCs.

References

1. XinpengXing, Peng Zhu, Hui Liu and Georges Gielen, "Fully-VCO-based 0-2 MASH CT ΔΣ ADC", Proc. IEEE Int. Symp. On Circuits and Systems, pp 926-931, July 2018.
2. Taewook Kim, Changsok Han, and NimaMaghari, "A 4th-Order Continuous-Time Delta-Sigma ADC Using 6-bit Double Noise-Shaped Quantizer", IEEE Journal Of Solid-State Circuits, Vol 54, issue 17, pp 1-14, July 2017.
3. Straayer, M., and Perrot, M., "A 12-bits, 10-MHz bandwidth, continuous time delta-sigma ADC with a 5-bits, 950-MS/s VCO-based quantizer", J. Solid-State Circuits, 2016, 43, (4), pp. 805–814
4. Reddy, K., Rao, S., Inti, R. et.al., "A 16 mW78 dB-SNDR 10 MHz-BW CT-ΔΣ ADC using residue-cancelling VCO-based quantizer", ISSCC Dig. Tech. Papers, February 2012, pp. 152–153.
5. Yoon, Y., Lee, K., Wang, P., et al.; "A purely-VCO-based single-loop high-order continuous-time ΣΔ ADC", Proc. IEEE Int. Symp. On Circuits and Systems (ISCAS), Melbourne VIC, Australia, June 2014, pp. 926–929
6. D. Y. Yoon, S. Ho and H. S. Lee, "A continuous-time sturdy-MASH ΔΣ ADC ADC in 28 nm CMOS", IEEE J. Solid-State Circuits, vol. 50, no. 12, pp. 2880-2890, 2015.
7. C.-L. Lo, C.-Y. Ho, H.-C. Tsai and Y.-H. Lin, "A 75.1 dB SNDR 840 MS/s CTΔΣ ADC ADC with 30 MHz bandwidth and 46.4 fJ/conv FOM in 55nm CMOS", Dig. Symp. VLSI Circuits, pp. C60-C61, 2013.
8. S. Huang, N. Egan, D. Kesharwani, F. Opteynde and M. Ashburn, "A 125MHz-BW 71.9dB-SNDR VCO-Based CT ΔΣ ADC with segmented phase-domain ELD compensation in 16nm CMOS", *ISSCC. Dig. Tech. Papers*, pp. 470-471, Feb. 2017.
9. J. G. Kauffman, P. Witte, M. Lehmann, J. Becker, Y. Manoli and M. Ortmanns, "A 72 dB DR CT ΔΣ ADC using digitally estimated auxiliary DAC linearization achieving 88 fJ/conv-step in a 25 MHz BW", *IEEE J. Solid-State Circuits*, vol. 49, no. 2, pp. 392-404, 2014.
10. S. Ho, C.-L. Lo, J. Ru and J. Zhao, "A 23 mW 73 dB dynamic range 80 MHz BW continuous-time delta-sigma ADC in 20 nm CMOS", *IEEE J. Solid-State Circuits*, vol. 50, no. 4, pp. 908-919, 2015.
11. Jialin Zhao, Wenhua Yang, Hajime Shibata, PrawalShrestha, Zhao Li, Trevor Caldwell, Jose-B Silva, and Jeffrey Gealow "89 dBc IMD3 DAC sub-system in a 465 MHz BW CT Delta-Sigma ADC using a power and area efficient calibration technique", *Electron. Lett.*, 2018, 52, (14), pp. 1204–1205
12. Xing, X., Zhu, P., Liu, H., et al. “Charge pump- and VCO-based second-order delta-sigma ADC”, *Electron. Lett.*, 2016, 52, (17), pp. 1432–1434
13. Gutierrez, E., Hernandez, L., and Cardes, F.;“VCO-based sturdy MASH ADC architecture”, *Electron. Lett.*, 2017, 53, (1), pp. 14–16
14. Babaie-Fishani, A., and Rombouts, P.; “A mostly digital VCO-based CT-SDM with third-order noise shaping”, *J. Solid-State Circuits*, 2017, 52, (8), pp. 2141–2153
15. Drost, B., Talegaonkar, M., Hanumolu, P. K., et al.: “Analog filter design using ring oscillator integrators”, *J. Solid-State Circuits*, 2012, 47, (12), pp. 3120–3129.
16. P. Prabha et al., “A highly digital VCO-based ADC architecture for current sensing applications,” *IEEE J. Solid-State Circuits*, vol. 50, no. 8, pp. 1785–1795, Aug. 2015.
17. M. Z. Straayer and M. H. Perrott, “A 12-bit, 10-MHz bandwidth, continuous-time ΔADC with a 5-bit, 950-MS/s VCO-based quantizer,” *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 805–814, Apr. 2008.
18. M. Park and M. Perrott, “A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time ΔΣ ADC with VCO-based integrator and quantizer implemented in 0.13 μm CMOS,” *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3344–3358, Dec. 2009.
19. T. Kim, C. Han, and N. Maghari, “A 7.2 mW 75.3 dB SNDR 10 MHz BW CT delta-sigma ADC using Gm-C-based noise-shaped quantizer and digital integrator,” *IEEE J. Solid-State Circuits*, vol. 51, no. 8, pp. 1840–1850, Aug. 2016.
20. N. Maghari and U.-K. Moon, “A third-order DT ΔΣADC using noise-shaped bi-directional single-slope quantizer,” *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2882–2891, Dec. 2011.