A Combined DPWM Based on DSOGI-FLL for Switching-Loss Reduction and Dead-Time Compensation

QINGZENG YAN, PENGXIAO SUN, LANGTAO XIAO, RENDE ZHAO, (Member, IEEE), AND HAILIANG XU, (Member, IEEE)
College of New Energy, China University of Petroleum (East China), Qingdao 266580, China
Corresponding author: Qingzeng Yan (yqz2009@163.com)
This work was supported by the National Natural Science Foundation of China under Project 51807205.

ABSTRACT  High efficiency and high output power quality of converters are always two goals pursued in power electronic systems. In this paper, the conventional discontinuous pulse width modulation (DPWM) for switching-loss reduction and a modified time-based dead-time compensation for reducing output current harmonics are investigated. And a combined DPWM for switching-loss reduction and dead-time compensation is proposed, where the amplitude adjustment and the zero-sequence injection in modulation waves are carried out separately in different current intervals related to polarities of three-phase currents. Moreover, in order to detect accurate polarities of the three-phase currents with ripples and harmonics, the second-order generalized integrator frequency-locked loop (DSOGI-FLL) is adopted and inserted into the combined DPWM. Finally, a combined DPWM based on DSOGI-FLL is proposed for switching-loss reduction and dead-time compensation. The comparison of experimental results with several PWM schemes verifies that, the proposed PWM scheme can both effectively reduce the switching loss and compensate the dead-time, simultaneously enhancing the efficiency and the output power quality of the converter.

INDEX TERMS  Dead-time, discontinuous pulse width modulation (DPWM), second-order generalized integrator frequency-locked loop (DSOGI-FLL), switching loss.

I. INTRODUCTION
Three-phase two-level voltage-source converters for the AC/DC power conversion have been widely adopted in systems of renewable power generation, electrical drive, active power filter, and uninterruptible power supply, etc. Improving the efficiency and the power quality of converters are two important goals which have always been pursued in the field of power electronics [1]– [3].

The loss of switching devices is a major factor affecting the converter efficiency, which is composed of the conduction loss and the switching loss [4]– [6]. The conduction loss can be influenced by factors such as voltage drops of devices, current amplitudes, and modulation schemes. The switching loss is related to the switching characteristics of devices, DC-link voltages, current amplitudes, modulation schemes, etc. The modification of modulation schemes has little influence on the conduction loss, but it can significantly reduce the switching loss [6]. With the discontinuous pulse width modulation (DPWM) [7]– [9], the switching devices in each phase will not operate in 1/3 fundamental period, so the switching losses can be effectively reduced with improved converter efficiency. If devices do not switch exactly in the interval where the absolute value of current is maximum, a DPWM with minimum switching loss can be achieved. In [7], the conduction and switching losses with sinusoidal PWM (SPWM), space vector PWM (SVPWM), and DPWM are compared, presenting the advantages of DPWM on the loss reduction. [8] and [9] present the generalized analytical expression for modulation waves of the carrier-based DPWM. Several DPWM schemes are proposed in [10] for two-level voltage-source converters with balanced two-phase loads to reduce switching losses and current ripples.

Due to the superiority in switching-loss reduction, the DPWM has been extended for various applications. A carrier-based-DPWM for the Vienna rectifier is presented in [11], where a varying clamped area is adopted to reduce the clamped area around zero-crossing and reduce the distortion...
of output currents. A generalized DPWM for active power filters is proposed in [12] based on the detection of the current vector position, to decide the optimum clamped duration for the switching-loss reduction. In [13], the DPWM is adopted in paralleled interleaved three-phase two-level voltage-source converters, where the control of the common-mode circulating current is investigated. The DPWM is applied to a back-to-back converter in [14], and an improved offset selection method is presented to reduce the dc-link capacitor-current ripple. In [15], a DPWM with improved pulse sequence is proposed for the neutral point clamped three-level inverter, to reduce the switching loss and control the neutral point voltage simultaneously.

Through the optimization of modulation schemes, the switching loss can be reduced and the converter efficiency can therefore be improved. At the same time, the output power quality of the converter should not be ignored either. Among the factors affecting the power quality, the dead-time effect can generate quantities of low-frequency harmonics in the output current [16], [17], which should be also well addressed.

Since the voltage error generated by dead-time is related to the output-current polarity, most of the dead-time compensation schemes are implemented according to the current-polarity detection. The basic and original scheme for eliminating the dead-time effect is the time-based dead-time compensation [16], where the time error caused by the dead-time is compensated separately in each phase. Besides, numerous dead-time compensation schemes have also been investigated. In [17], a steady-state dead-time compensation is proposed, where the error between the real current and the reference one is used to determine the voltage error and the suitable time shift for the switching pattern within each sampling interval. A vector-based dead-time compensation is proposed in [18], and a dead-time error voltage vector is introduced to adjust the reference voltage vector depending on the load current polarity. In [19], the current ripple analysis in three-phase PWM converters is conducted to estimate the turn-off current, and a voltage error compensating method based on the turn-off transition is proposed. In [20], taking real-time current ripple into consideration, a dead-time compensation based on the current ripple prediction is proposed. [21] investigates the impact of undercompensation and overcompensation of dead-time effect on the small-signal stability of induction motor drives. In addition, the closed-loop control with the proportional resonant regulator [22], the repetitive controller [23], and the adaptive controller [24] can also be used for compensating the dead-time effect.

This paper aims to improve both the efficiency and the output power quality of the converter, therefore the conventional DPWM for switching-loss reduction [7] and the conventional time-based dead-time compensation [16], both related to current polarities, are selected. And the combination of the two schemes is investigated. Through the analysis, the zero-sequence component injection in the DPWM for switching-loss reduction is carried out in different current intervals, which are judged from the polarities of three-phase currents. In order to simplify the calculation and facilitate the combination with the DPWM, the conventional time-based dead-time compensation is modified to be implemented also in different current intervals. Through the modification, a combined DPWM for switching-loss reduction and dead-time compensation is proposed.

Accurate current intervals are essential for implementing the combined DPWM. However, since quantities of ripples and harmonics exist in three-phase output currents, it is challenging to accurately detect current polarities around zero-crossings. Thanks to the characteristics of filtering and frequency adaptability of the second-order generalized integrator frequency-locked loop (DSOGI-FLL) [25]–[27], fundamental components without phase shift can be extracted from three-phase currents. Therefore, this paper proposes a combined DPWM based on DSOGI-FLL for switching-loss reduction and dead-time compensation. Accurate current polarities are obtained from the extracted fundamental components by DSOGI-FLL, which are further used for judging current intervals. The amplitude adjustment and the zero-sequence injection are separately carried out to implement the combined DPWM for switching-loss reduction and dead-time compensation.

The contribution of this paper lies in the proposed combined DPWM based on DSOGI-FLL, which can achieve both switching-loss reduction and dead-time compensation. The conventional time-based dead-time compensation is modified to be implemented in different current intervals, to facilitate and simplify the combination with the conventional DPWM for switching-loss reduction. DSOGI-FLL is inserted into the combined DPWM to extract accurate current polarities for judging different current intervals, where the amplitude adjustment and the zero-sequence injection are separately carried out. With the combined DPWM based on DSOGI-FLL, the efficiency and the output power quality are simultaneously enhanced in converters.

The remaining part of this paper is structured as follows. In Section II, the modulation mechanism of the conventional DPWM for switching-loss reduction is investigated. In Section III, the conventional time-based dead-time compensation is analyzed and a modified time-based dead-time compensation is presented to facilitate the combination with the conventional DPWM. Section IV presents the combination of the conventional DPWM and the modified dead-time compensation. And in Section V, the combined DPWM based on DSOGI-FLL for switching-loss reduction and dead-time compensation is proposed. Finally, experimental results with different PWM schemes are presented and compared in Section VI.

**II. MODULATION MECHANISM OF THE DPWM FOR SWITCHING-LOSS REDUCTION**

The power circuit of three-phase two-level voltage converters is shown in Fig. 1, where $V_{dc}$ and $C_{dc}$ are the DC-link voltage and capacitance; $Q^+_{x}$ and $Q^-_{x}$ ($x = a, b, c$) are the upper and
lower switching devices in the same bridge; $L_s$ and $R_s$ are the three-phase load inductance and resistance; $i_s$ is the output current of the converter. The AC/DC power transformation is implemented through the modulation scheme which controls the ON/OFF state of six switching devices.

The conventional DPWM for switching-loss reduction is shown in Fig. 2. Firstly, the zero-sequence component $m_{z_0}$ is derived according to three-phase original modulation waves $m_a^*$, $m_b^*$, $m_c^*$ and reference currents $i_a^*$, $i_b^*$, $i_c^*$. Then, $m_{z_0}$ is superimposed with $m_a^*$, $m_b^*$, $m_c^*$ forming the final modulation waves $m_{as_0}$, $m_{bs_0}$, $m_{cs_0}$. Further, $m_{as_0}$, $m_{bs_0}$, $m_{cs_0}$ are compared with the triangular carrier and logically inverted generating six signals. Finally, the dead-time $T_d$ is added through the “on delay” term to generate the final drive pulses $S_a^+$ and $S_c^-$, thus controlling the ON/OFF state of $Q_a^+$ and $Q_c^-$. The most important step in the DPWM for switching-loss reduction is the calculation of the zero-sequence component $m_{z_0}$, which can be expressed as [28]

$$ m_{z_0} = -[(1 - 2k_0) + k_0 \cdot m_{\text{max}}^* + (1 - k_0) \cdot m_{\text{min}}^*] \quad (1) $$

where $m_{\text{max}}^*$ and $m_{\text{min}}^*$ are the maximum and minimum values of three-phase original modulation waves $m_a^*$, $m_b^*$, $m_c^*$, respectively; $k_0$ is an adjustment coefficient. After three-phase modulation waves are superimposed with the zero-sequence component, in each phase there is a $\pi/3$ interval where the amplitude of modulation wave equals to that of the carrier. And the switching devices will not switch in the $\pi/3$ interval, so that the switching loss can be effectively reduced. The switching loss $E_{\text{switch}}$ of the converter can be expressed by a quadratic polynomial equation which is given by [6]

$$ E_{\text{switch}} = (A_0 + B_0 \cdot |i_s| + C_0 \cdot |i_s|^2) \quad (2) $$

where $A_0$, $B_0$, and $C_0$ are coefficients, $B_0 > 0$ and $C_0 > 0$.

As seen in (2), the switching loss has a positive correlation with the absolute value of the output current $|i_s|$. According to this feature, the position of the superimposed zero-sequence component can be adjusted according to the current, making the device not switch in the $\pi/3$ interval with the largest absolute value of current. Therefore, the minimum switching loss can be achieved. At this time, the adjustment coefficient $k_0$ can be expressed as

$$ k_0 = \begin{cases} 
1 & (J > 0) \\
0 & (J < 0) 
\end{cases} \quad (3) $$

where $J$ is the sum of the maximum and the minimum values of three-phase reference currents $i_a^*$, $i_b^*$, $i_c^*$, and the expression of $J$ can be given by

$$ J = \max(i_a^*, i_b^*, i_c^*) + \min(i_a^*, i_b^*, i_c^*) \quad (4) $$

Based on the above rule of superimposing the zero-sequence component according to the current, modulation waves and drive pulses of the DPWM for switching-loss reduction are shown in Fig. 3. As seen, six intervals $\{1 \sim 6\}$ are divided according to polarities of reference currents $i_a^*$, $i_b^*$, $i_c^*$. The current interval, the adjustment coefficient, and the zero-sequence component in the DPWM for switching-loss reduction are summarized in Table 1, where the adjustment coefficient $k_0$ is derived according to (3) and (4), and the zero-sequence component $m_{z_0}$ is calculated according to (1) with the derived $k_0$.

As seen in Fig. 3, in each interval, only the absolute value of one phase current remains the largest. The adjustment coefficient $k_0$ and the zero-sequence component $m_{z_0}$ are calculated in each interval, respectively. And the final modulation waves
TABLE 1. Current interval, adjustment coefficient, and zero-sequence component in DPWM for switching-loss reduction.

| Current interval | Polarity $\left(i_a^*, i_b^*, i_c^*\right)$ | $k_0$ | $m_{zs}$ |
|------------------|---------------------------------|--------|-----------|
| $\#1$            | $+ - +$                         | 0      | $m_{zs} = -1 - m_{\text{min}}^*$ |
| $\#2$            | $+ - -$                         | 1      | $m_{zs} = 1 - m_{\text{max}}^*$ |
| $\#3$            | $+ + -$                         | 0      | $m_{zs} = -1 - m_{\text{min}}^*$ |
| $\#4$            | $- + -$                         | 1      | $m_{zs} = 1 - m_{\text{max}}^*$ |
| $\#5$            | $- + +$                         | 0      | $m_{zs} = -1 - m_{\text{min}}^*$ |
| $\#6$            | $- - +$                         | 1      | $m_{zs} = 1 - m_{\text{max}}^*$ |

The $m_{azs}^*$, $m_{bzs}^*$, and $m_{czs}^*$ are obtained by superimposing the original modulation waves with the zero-sequence component. In each $\pi/3$ interval, there is one modulation wave, whose amplitude is the same with that of the carrier. And the corresponding drive pulse maintains at high or low level to disable the switching device, achieving the minimum switching loss of the converter. For example, in the $\#3$ interval marked in Fig. 3, $|i_c^*|$ is the largest, after superimposing with $m_{czs}^*$, the value of $m_{czs}^*$ equals to the negative amplitude of carrier. Consequently, $S^+_c$ remains at low level ($S^-_c$ at high level). $Q^+_c$ and $Q^-_c$ will not switch. Therefore, in the $\#3$ interval, there is no switching loss in the Phase C bridge.

III. CONVENTIONAL TIME-BASED DEAD-TIME COMPENSATION AND ITS MODIFICATION

A. ANALYSIS OF THE CONVENTIONAL TIME-BASED DEAD-TIME COMPENSATION

The “on delay” term in Fig. 2 can generate the dead-time between $S^+_a$ and $S^-_a$ to prevent the shoot-through failure of the converter. However, output voltage errors related to the current polarity will be generated. When the output current $i_a > 0$, a negative voltage-error pulse with the width of $T_d$ will be generated through the current freewheeling during dead-time, and a positive voltage-error pulse will be generated when $i_a < 0$ [16], [17]. The voltage-error pulses will cause quantities of low-frequency output current harmonics and reduce the DC-link voltage utilization.

Fig. 4 presents a conventional time-based dead-time compensation in one switching period ($i_a > 0$). To compensate the negative voltage-error pulse caused by dead-time ($i_a > 0$), the amplitude of modulation wave $m_{a}^*$ is increased by $m_{dh}$. Consequently, the falling edge of the upper drive signal $S_{a}^+$ is delayed by $T_d/2$, and its rising edge is advanced by $T_d/2$. At the same time, the rising edge and the falling edge of the lower drive pulse $S_{a}^-$ is delayed and advanced by $T_d/2$, respectively. As a result, the positive pulse width of the output voltage $v_a$ is extended by $T_d$, thereby the negative voltage-error pulse is effectively compensated.

Based on properties of similar triangles in Fig. 4, the increase amplitude of the modulation wave can be calculated as

$$m_{dh} = \frac{2u_{cm}}{T_s}T_d \quad (5)$$

where $u_{cm}$ is the amplitude of the carrier; and $T_s$ is the switching period. With the conventional time-based dead-time compensation, the amplitude adjustment of modulation waves in different current intervals are listed in Table 2. And the corresponding three-phase reference currents and modulation waves are shown in Fig. 5.

B. A MODIFIED TIME-BASED DEAD-TIME COMPENSATION

In order to combine the DPWM with the dead-time compensation achieving the performances of low switching loss and low output harmonics, Table 2 is transformed to Table 3, where the amplitude adjustment of modulation waves is presented in each current interval.

It can be seen that, the amplitudes of all the three-phase modulation waves need to be adjusted separately in each current interval. To simplify the calculation and facilitate the combination of the DPWM with the dead-time compensation,
the conventional time-based dead-time compensation will be modified as follows.

Taking the \(\Omega\) current interval as an example, the amplitude adjustment of three-phase modulation waves in the conventional time-based dead-time compensation method can be given by

\[
\begin{align*}
 m_{a}^{*} & = m_{a}^{*} + m_{dt} \\
 m_{b}^{*} & = m_{b}^{*} - m_{dt} \\
 m_{c}^{*} & = m_{c}^{*} - m_{dt}
\end{align*}
\]

(6)

In the three-phase converter without the neutral wire, injecting a zero-sequence component does not change the output voltage. Therefore, a zero-sequence component \(-m_{dt}\) is superimposed in (6), and the amplitude adjustment is transformed into

\[
\begin{align*}
 m_{a}^{*} & = m_{a}^{*} + m_{dt} \\
 m_{b}^{*} & = m_{b}^{*} + m_{dt} \\
 m_{c}^{*} & = m_{c}^{*} - 2m_{dt}
\end{align*}
\]

(7)

As seen in (7), after injecting the zero-sequence component of \(-m_{dt}\), the dead-time compensation in interval \(\Omega\) can be achieved by only adjusting the modulation wave of Phase C, while the modulation waves of Phase A and B remain unchanged. According to the above modification with zero-sequence component injection, Table 4 shows the amplitude adjustment of modulation waves in different current intervals. As seen, Table 4 is similar with Table 1, where the zero-sequence component is calculated separately in different current intervals. Therefore, with the modification, the dead-time compensation shown in Table 4 can be easily combined with the DPWM shown in Table 1.

Fig. 6 presents the three-phase reference currents and modulation waves in the modified time-based dead-time compensation. Comparing the three-phase modulation waves in Fig. 6 and Fig. 3, it can be seen that, the shape of modulation waves in the modified time-based dead-time compensation has become kind of similar with that of the DPWM for switching-loss reduction. The two schemes will be combined in next section to achieve the performances of switching-loss reduction and dead-time compensation.

IV. COMBINED DPWM FOR SWITCHING-LOSS REDUCTION AND DEAD-TIME COMPENSATION

With the combination of the conventional DPWM and the modified time-based dead-time compensation, a new combined DPWM for switching-loss reduction and dead-time compensation is proposed as shown Fig. 7. Firstly, six current intervals are obtained according to the polarities of three-phase reference currents \(i_{a}^{*}, i_{b}^{*}, i_{c}^{*}\). In each current interval, the modified time-based dead-time compensation is used to adjust the amplitude of original three-phase modulation waves \(m_{a}^{*}, m_{b}^{*}, m_{c}^{*}\). Then, the zero-sequence component \(m_{zs}\)
is calculated and superimposed with three-phased modulation waves. Finally, drive pulses are generated by comparing modulation waves with the carrier, and the dead-time is added by the “on-delay” term.

It should be noted that, the zero-sequence component $m_{zs}$ is calculated based on the modulation waves after the amplitude adjustment. If overmodulation happens in the modified time-based dead-time compensation, the amplitude of $m_{zs}$ has been reduced by $m_{dt}$ to accommodate to the amplitude adjustment of modulation waves in the modified dead-time compensation.

Fig. 8 presents the three-phase reference currents, the zero-sequence component, and the modulation waves of the combined DPWM for switching-loss reduction and dead-time compensation. Although the shape of the zero-sequence component $m_{zs}$ is the same with that of the conventional DPWM in Fig. 3, due to the combination with the modified time-based dead-time compensation, the amplitude of $m_{zs}$ has been reduced by $m_{dt}$ to accommodate to the amplitude adjustment of modulation waves in the modified dead-time compensation.

The new combined DPWM for switching-loss reduction and dead-time compensation has the following characteristics: 1) the current intervals obtained from current polarities are shared by the conventional DPWM and the modified time-based dead-time compensation, which can reduce the calculation burden of digital controllers; 2) in each current interval, the modified time-based dead-time compensation can be implemented by adjusting the amplitude of one-phase modulation wave; 3) through the combination with the conventional DPWM, the drawback of reduced linear modulation region in the modified time-based dead-time compensation is eliminated.

V. PROPOSED COMBINED DPWM BASED ON DSOGI-FLL FOR SWITCHING-LOSS REDUCTION AND DEAD-TIME COMPENSATION

A. DSOGI-FLL FOR CURRENT POLARITY DETECTION

Accurate current polarities are required in all the conventional DPWM, the time-based dead-time compensation, and the combined DPWM. Since high-frequency ripples are inevitable in the output current of converters, it is difficult to accurately determine the current polarity around the zero-crossing. With inaccurate current polarities, on the one hand, the position of the zero-sequence component injection in the DPWM will be affected, and the switching loss cannot be minimized; on the other hand, the dead-time compensation will be also affected, increasing harmonics in output currents.

The DSOGI-FLL [25]–[27] has good characteristics of filtering and frequency adaptability even under harmonic and
unbalanced conditions, which can provide accurate current polarities for the combined DPWM. Fig. 9 shows the diagrams of DSOGI-FLL and SOGI-QSG, where \( \omega' \) is the resonant frequency obtained by FLL. Transfer functions of the SOGI-QSG can be expressed as

\[
\text{SOGI}_\alpha(s) = \frac{i^\ast_\alpha}{i_\alpha}(s) = \frac{\omega' s}{s^2 + k\omega's + \omega'^2},
\]

(8)

\[
D_\alpha(s) = \frac{i^2_\alpha}{i_\alpha}(s) = \frac{k\omega' s}{s^2 + k\omega's + \omega'^2},
\]

(9)

\[
Q_\alpha(s) = \frac{q^\ast_\alpha}{i_\alpha}(s) = \frac{k\omega'^2 s^2 + k\omega's + \omega'^2}{s^2 + k\omega's + \omega'^2}.
\]

(10)

When \( \omega' = 100\pi \text{ rad/s} \) and \( k = \sqrt{2} \), the frequency responses of \( \text{SOGI}_\alpha(s) \), \( D_\alpha(s) \), and \( Q_\alpha(s) \) are plotted in Fig. 10. As seen, \( \text{SOGI}_\alpha(s) \) has an infinite gain at the frequency of \( \omega' \), which can achieve a control without steady-state error. \( D_\alpha(s) \) and \( Q_\alpha(s) \) show the band-pass and low-pass filtering characteristics, respectively, which can effectively attenuate the high-frequency harmonics in \( i_\alpha \). Moreover, \( D_\alpha(s) \) has a zero-phase response at \( \omega' \), indicating that no phase shift exists between \( i^\ast_\alpha \) and \( i_\alpha \). Therefore, using \( i^\ast_\alpha \) as the reference current can accurately obtain the polarity of \( i_\alpha \).

B. PROPOSED COMBINED DPWM BASED ON DSOGI-FLL FOR SWITCHING-LOSS REDUCTION AND DEAD-TIME COMPENSATION

With accurate current polarities provided by the DSOGI-FLL, a combined DPWM based on DSOGI-FLL for switching-loss reduction and dead-time compensation is proposed as shown in Fig. 11. Firstly, the three-phase output currents \( i_a, i_b, i_c \) of the converter are measured by sensors, which are further transformed to the \( \alpha \beta \) frame as \( i_\alpha \) and \( i_\beta \). Then, through the DSOGI-FLL in Fig. 9, the fundamental components \( i^\ast_\alpha \) and \( i^\ast_\beta \) are extracted from \( i_\alpha \) and \( i_\beta \). Afterwards, three-phase reference currents \( i^\ast_a, i^\ast_b, i^\ast_c \) are transformed from \( i^\ast_\alpha \) and \( i^\ast_\beta \), which are used for judging different current intervals to implement the combined DPWM in Fig. 7, achieving minimum switching loss and dead-time compensation.

VI. EXPERIMENTAL VERIFICATION

In order to verify the combined DPWM based on DSOGI-FLL for switching-loss reduction and dead-time compensation, an experimental setup of the three-phase two-level voltage converter is built as shown in Fig. 12. The DC power supply 62050H-600S from CHROMA is connected to the DC side of the converter, while the three-phase adjustable RL load is connected to the AC side. And the power analyzer WT500 from YOKOGAWA is used to measure both the DC input power and the AC output power, so that the efficiency.
of the converter can be calculated. Experimental parameters are shown in Table 5.

Firstly, the DSOGI-FLL for obtaining accurate current polarities are verified. The conventional SPWM with dead-time is employed. With the DSOGI-FLL shown in Fig. 9, reference currents $i_{a}^*$, $i_{b}^*$, $i_{c}^*$, which can be used for obtaining accurate current polarities, are extracted from three-phase output currents $i_a$, $i_b$, $i_c$. Fig. 13 presents the output current $i_a$ and reference currents $i_{a}^*$, $i_{b}^*$, $i_{c}^*$ outputted by a digital-to-analog converter (DAC). As seen, ideal sinusoidal reference currents $i_{a}^*$, $i_{b}^*$, $i_{c}^*$ are obtained by the DSOGI-FLL, though both high-frequency and low-frequency current harmonics exist in the output current $i_a$. And with a zero phase response between $i_a$ and $i_{a}^*$ as shown in Fig. 10 at the fundamental frequency, a high accuracy of obtained current polarities can be guaranteed. The current polarities will be applied to the dead-time compensation and DPWM schemes in following experiments.

Due to the dead-time effect in the conventional SVPWM, there are relatively large low-frequency harmonics, e.g., 5th and 7th order harmonics, in the output current $i_a$ shown in Fig. 13. And the THD of three-phase currents computed up to 100 kHz are measured as 4.44%, 4.64%, and 4.56%, respectively. The dead-time effect is further suppressed respectively by the conventional and the modified time-based dead-time compensation schemes. The modulation wave $m_{azs}^*$ and three-phase output currents $i_a$, $i_b$, $i_c$ with the two schemes are shown in Fig. 14 and Fig. 15. The THD of three-phase currents with the two schemes are measured as 3.44%, 3.86%, 3.60% and 3.96%, 4.24%, 4.04%, respectively, which are all lower than those of the conventional SPWM. It should be noted that, the THD with the modified time-based dead-time compensation is slightly larger than that with the conventional time-based dead-time compensation, which is caused by the well-known common drawback of zero-sequence component injection [30]–[32]. In the modified time-based dead-time compensation, the zero-sequence component injection increases the amplitude of current ripples generating extra high-frequency harmonics in the output current. However, the zero-sequence component injection does not affect the low-frequency harmonics which will be presented later from the FFT results shown in Fig. 18.

The conventional DPWM and the proposed combined DPWM based on DSOGI-FLL are employed, respectively. The modulation wave $m_{azs}^*$ and three-phase output currents $i_a$, $i_b$, $i_c$ with the two DPWM schemes are shown in Fig. 16 and Fig. 17, respectively. The THD of three-phase currents with the conventional DPWM are measured as 5.46%, 5.62%, 5.48%. And those with the combined DPWM based on DSOGI-FLL are measured as 4.18%, 4.38%, 4.20%. It can be indicated that, the proposed combined DPWM based on DSOGI-FLL can effectively compensate the dead-time effect of the conventional DPWM, improving the output power quality.

### Table 5. Experimental parameters.

| Symbol | Parameter | Value |
|--------|-----------|-------|
| $V_{dc}$ | DC-link voltage | 600 V |
| $f_s$ | Switching frequency | 20 kHz |
| $T_d$ | Dead-time | 2 $\mu$s |
| $M$ | Modulation index | 0.84 |
| $R_s$, $R_{L}$ | Load resistance | 35.5 $\Omega$ |
| $L_{a}$, $L_{b}$, $L_{c}$ | Load inductance | 3.5 mH |
The low-frequency current harmonics of Phase A and efficiencies of the above mentioned modulation schemes are shown in Fig. 18. As seen, with the two time-based dead-time compensations and the proposed combined DPWM based on DSOGI-FLL, the 5th, 7th, and 11th order current harmonics are effectively suppressed compared with those of the conventional SPWM and DPWM.

Since the efficiency can be affected by the operating power, the efficiency comparisons should be carried out respectively without and with the dead-time compensation, which can eliminate voltage errors and increase the operating power. As seen in Fig. 18, in cases without dead-time compensation, the efficiency with the conventional DPWM is higher than that with the conventional SPWM. In cases with the dead-time compensation, the efficiency with the proposed combined DPWM based on DSOGI-FLL is higher than those with the conventional and the modified time-based dead-time compensations. The efficiency comparisons can verify the effectiveness of DPWM on the loss reduction.

The above harmonic and efficiency comparisons verify that, the proposed combined DPWM based on DSOGI-FLL effectively takes advantages of both the dead-time compensation and the DPWM, achieving a performance of high output power quality and high converter efficiency.

Finally, the dynamic responses of the combined DPWM based on DSOGI-FLL are tested. Fig. 19 presents the dynamic three-phase currents with operating power increasing from 983 to 2674 W. As seen, in the whole power increasing process, the amplitude of currents gradually increase, and no obvious current distortion occurs in the dynamic process. It is indicated that, the combined DPWM based on DSOGI-FLL has a good dynamic adaptability to the power variation.

Fig. 20 further presents the dynamic three-phase currents with the frequency increasing from 60π rad/s (30 Hz) to...
100π rad/s (50 Hz). As seen, a dead-time compensation failure happens in the frequency-variation period, distorting the three-phase currents. While the distortion disappears when the dynamic process ends at 100π rad/s. The dead-time compensation failure is caused by the current-polarity error obtained from the DSOGI-FLL, which is inevitable when tracking currents with varying frequencies. Though the output current harmonics are increased in the dynamic process of frequency variation, the three-phase currents still retain sinusoidal, so that the stability of the converter can be guaranteed.

VII. CONCLUSION

The modulation scheme for simultaneously enhancing the efficiency and output power quality of the converter has been investigated in this paper. The time-based dead-time compensation has been modified to be implemented in different current intervals, which has been combined with the conventional DPWM for switching-loss reduction. The DSOGI-FLL has been adopted to detect accurate polarities of three-phase currents with ripples and harmonics. A combined DPWM based on DSOGI-FLL for switching-loss reduction and dead-time compensation has been proposed. The comparison of experimental results with different PWM schemes has verified that, the proposed combined DPWM based on DSOGI-FLL can effectively reduce the switching loss and compensate the dead-time effect, achieving high efficiency and high output power quality for three-phase two-level converters. Besides, the combined DPWM based on DSOGI-FLL has a good dynamic adaptability to power and frequency variations.

REFERENCES

[1] L. Zhu, A. R. Taylor, G. Liu, and K. Bai, “A multiple-phase-shift control for a SiC-based EV charger to optimize the light-load efficiency, current stress, and power quality,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 6, no. 4, pp. 2262–2272, Dec. 2018.

[2] M. Adly and K. Strunz, “Invariance-adaptive PV module integrated converter for high efficiency and power quality in standalone and DC microgrid applications,” IEEE Trans. Ind. Electron., vol. 65, no. 1, pp. 436–446, Jan. 2018.

[3] Z. Tang, M. Su, Y. Sun, B. Cheng, Y. Yang, F. Blaabjerg, and L. Wang, “Hybrid UP-PWM scheme for HERIC inverter to improve power quality and efficiency,” IEEE Trans. Power Electron., vol. 34, no. 5, pp. 4292–4303, May 2019.

[4] A. Trentin, L. de Lillo, L. Empringham, P. Wheeler, and J. Clare, “Experimental comparison of a direct matrix converter using Si IGBT and SiC MOSFETs,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 3, no. 2, pp. 542–554, Jun. 2015.

[5] S. Dieckerhoff, S. Bernet, and D. Krug, “Power loss-oriented evaluation of high voltage IGBTs and multilevel converters in transformerless traction applications,” IEEE Trans. Power Electron., vol. 20, no. 6, pp. 1328–1336, Nov. 2005.

[6] X. Yuan, “Analytical averaged loss model of a three-level T-type converter,” in Proc. 7th IET Int. Conf. Power Electron., Mach. Drives (PEMD 2014), Manchester, U.K., Apr. 2014, pp. 1–6.

[7] Y. Wu, M. A. Shafi, A. M. Knight, and R. A. McMahon, “Comparison of the effects of continuous and discontinuous PWM schemes on power losses of voltage-sourced inverters for induction motor drives,” IEEE Trans. Power Electron., vol. 26, no. 1, pp. 182–191, Jan. 2011.

[8] S.-L. An, X.-D. Sun, Q. Zhang, Y.-R. Zhong, and B.-Y. Ren, “Study on novel general discontinuous SVPWM strategies for three-phase voltage source inverters,” IEEE Trans. Ind. Electron., vol. 56, no. 2, pp. 781–789, May 2013.

[9] O. Ojo, “The generalized discontinuous PWM scheme for three-phase voltage source inverters,” IEEE Trans. Ind. Electron., vol. 51, no. 6, pp. 1280–1289, Dec. 2004.

[10] C. Charumit and V. Kinnare, “Discontinuous SVPWM techniques of three-leg VSI-fed balanced two-phase loads for reduced switching losses and current ripple,” IEEE Trans. Power Electron., vol. 30, no. 4, pp. 2191–2204, Apr. 2015.

[11] W. Zhu, C. Chen, S. Duan, T. Wang, and P. Liu, “A carrier-based discontinuous PWM method with varying clamped area for Vienna rectifier,” IEEE Trans. Ind. Electron., vol. 66, no. 9, pp. 7177–7188, Sep. 2019.

[12] L. Asiminoaei, P. Rodriguez, F. Blaabjerg, and M. Malinowski, “Reduction of switching losses in active power filters with a new generalized discontinuous-PWM strategy,” IEEE Trans. Ind. Electron., vol. 55, no. 1, pp. 467–471, Jan. 2008.

[13] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, “Common-mode circulating current control of paralleled interleaved three-phase two-level voltage-source converters with discontinuous space-vector modulation,” IEEE Trans. Power Electron., vol. 26, no. 12, pp. 3925–3935, Dec. 2011.

[14] A. Tcai, H.-U. Shin, and K.-B. Lee, “DC-link capacitor-current ripple reduction in DPWM-based back-to-back converters,” IEEE Trans. Ind. Electron., vol. 65, no. 4, pp. 1897–1907, Apr. 2018.

[15] W. Jiang, L. Li, J. Wang, M. Ma, F. Zhai, and J. Li, “A novel discontinuous PWM strategy to control neutral point voltage for neutral point clamped three-level inverter with improved PWM sequence,” IEEE Trans. Power Electron., vol. 34, no. 9, pp. 9329–9341, Sep. 2019.

[16] A. R. Munoz and T. A. Lipo, “On-line dead-time compensation technique for open-loop PWM-VSI drives,” IEEE Trans. Power Electron., vol. 14, no. 4, pp. 683–689, Jul. 1999.

[17] U. Abronzoni, C. Attaianese, M. D’Arpino, M. Di Monaco, and G. Tomasso, “Steady-state dead-time compensation in VSI,” IEEE Trans. Ind. Electron., vol. 63, no. 9, pp. 5858–5866, Sep. 2016.

[18] X. Li, B. Akin, and K. Rajashekara, “Vector-based dead-time compensation for three-level T-type converters,” IEEE Trans. Ind. Appl., vol. 52, no. 6, pp. 1597–1607, Mar./Apr. 2016.

[19] T. Mannen and H. Fujita, “Dead-time compensation method based on current ripple estimation,” IEEE Trans. Power Electron., vol. 30, no. 7, pp. 4016–4024, Jul. 2015.

[20] Z. Shen and D. Jiang, “Dead-time effect compensation method based on current ripple prediction for voltage-source inverter,” IEEE Trans. Power Electron., vol. 34, no. 1, pp. 971–983, Jan. 2019.

[21] A. Guha and G. Narayanan, “Impact of undercompensation and overcompensation of dead-time effect on small-signal stability of induction motor drive,” IEEE Trans. Ind. Appl., vol. 54, no. 6, pp. 6027–6041, Nov. 2018.

[22] S. Chen, Z. Chen, and W. Yu, “Multiple PR current regulator based dead-time effects compensation for grid-forming single-phase inverter,” in Proc. 2018 IEEE Energy Convers. Congr. Exposit. (ECCE), Sep. 2018, pp. 3134–3141.

[23] Z. Tang and B. Akin, “Suppression of dead-time distortion through revised repetitive controller in PMSM drives,” IEEE Trans. Energy Convers., vol. 32, no. 3, pp. 918–930, Sep. 2017.
[24] M. A. Herran, J. R. Fischer, S. A. Gonzalez, M. G. Judewicz, and D. O. Carrica, “Adaptive dead-time compensation for grid-connected PWM inverters of single-stage PV systems,” IEEE Trans. Power Electron., vol. 28, no. 6, pp. 2816–2825, Jun. 2013.

[25] P. Rodríguez, R. Teodorescu, I. Candela, A. V. Timbus, M. Liserre, and F. Blaabjerg, “New positive-sequence voltage detector for grid synchronization of power converters under faulty grid conditions,” in Proc. 37th IEEE Power Electron. Spec. Conf., Jeju-do, South Korea, Oct. 2006, pp. 1–7.

[26] P. Rodríguez, A. Luna, R. S. Muñoz-Aguilar, I. Etxeberria-Otadui, R. Teodorescu, and F. Blaabjerg, “A stationary reference frame grid synchronization system for three-phase grid-connected power converters under adverse grid conditions,” IEEE Trans. Power Electron., vol. 27, no. 1, pp. 99–112, Jan. 2012.

[27] Z. Xin, R. Zhao, P. Mattavelli, P. C. Loh, and F. Blaabjerg, “Re-investigation of generalized integrator based filters from a first-order-system perspective,” IEEE Access, vol. 4, pp. 7131–7144, 2016.

[28] P. Sun, C. Liu, J.-S. Lai, C.-L. Chen, and N. Kees, “Three-phase dual buck inverter with unified pulselwidth modulation,” IEEE Trans. Power Electron., vol. 27, no. 3, pp. 1159–1167, Mar. 2012.

[29] R. Teodorescu, M. Liserre, and P. Rodriguez, Grid Converters for Photovoltaic and Wind Power Systems. Hoboken, NJ, USA: Wiley, 2011, ch. 4, pp. 43–91.

[30] H. W. van der Broeck, H.-C. Skudelny, and G. V. Stanke, “Analysis and realization of a pulselwidth modulator based on voltage space vectors,” IEEE Trans. Ind. Appl., vol. 24, no. 1, pp. 142–150, 1988.

[31] K. Zhou and D. Wang, “Relationship between space-vector modulation and three-phase carrier-based PWM: A comprehensive analysis [three-phase inverters],” IEEE Trans. Ind. Electron., vol. 49, no. 1, pp. 186–196, 1st Quart., 2002.

[32] A. M. Hava, R. J. Kerkman, and T. A. Lipo, “Simple analytical and graphical methods for carrier-based PWM-VSI drives,” IEEE Trans. Power Electron., vol. 14, no. 1, pp. 49–61, Jan. 1999.

QINGZENG YAN received the B.S. degree in electrical engineering and its automation from the China University of Petroleum (East China), Dongying, China, in 2011, and the Ph.D. degree in electrical engineering from the China University of Mining and Technology, Xuzhou, China, in 2016. Since 2017, he has been a Lecturer with the College of New Energy, China University of Petroleum (East China), Qingdao, China. From 2014 to 2016, he was a Visiting Ph.D. Student with the Electrical Energy Management Group (EEMG), University of Bristol, Bristol, U.K., where he was also a Visiting Scholar in 2018. His research interests include power electronics, photovoltaic generation systems, advanced topology, modulation and control of multilevel converters, and applications of wide-bandgap devices.

PENGXIAO SUN received the B.S. degree in electrical engineering and its automation from the College of Electrical and Electronic Engineering, Shandong University of Technology, Zibo, China, in 2017. She is currently pursuing the M.S. degree with the College of New Energy, China University of Petroleum (East China), Qingdao, China. Her current research interests include loss analysis and modulation of multilevel converters.

LANGTAO XIAO received the B.S. degree in electrical engineering and its automation from the College of Electrical Engineering and Automation, Shandong University of Science and Technology, Qingdao, China, in 2017. He is currently pursuing the M.S. degree with the College of New Energy, China University of Petroleum (East China), Qingdao. His current research interest includes the modeling and control of SiC-device-based converters.

RENDE ZHAO (Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from Shandong University, Jinan, China, in 1999 and 2002, respectively, and the Ph.D. degree from the College of Electrical Engineering, Zhejiang University, Hangzhou, China, in 2005. Since 2006, he has been with the China University of Petroleum (East China), Qingdao, China. He was a Visiting Scholar with Aalborg University, Denmark, from 2015 to 2016. His research interests include renewable energy generation and motor control.

HAILIANG XU (Member, IEEE) received the B.S. degree in electrical engineering from the China University of Petroleum (East China), Qingdao, China, in 2008, and the Ph.D. degree in electrical engineering from Zhejiang University, Hangzhou, China, in 2014. Since 2018, he has been an Associate Professor with China University of Petroleum (East China). His current research interests include wind power generation, microgrid, and power quality.

VOLUME 8, 2020