Research Article

Providing an Adaptive Routing along with a Hybrid Selection Strategy to Increase Efficiency in NoC-Based Neuromorphic Systems

Mohammad Trik, 1 Saadat Pour Mozaffari, 2 and Amir Massoud Bidgoli 1

1Department of Computer Engineering, North Tehran Branch, Islamic Azad University, Tehran, Iran
2Computer Engineering and Information Technology Department, Amirkabir University of Technology, Tehran, Iran

Correspondence should be addressed to Amir Massoud Bidgoli; am_bidgoli@iau-tnb.ac.ir

Received 3 May 2021; Accepted 21 July 2021; Published 16 September 2021

Copyright © 2021 Mohammad Trik et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Effective and efficient routing is one of the most important parts of routing in NoC-based neuromorphic systems. In fact, this communication structure connects different units through the packets routed by routers and switches embedded in the network on a chip. With the help of this capability, not only high scalability and high development can be created, but by decreasing the global wiring to the chip level, power consumption can be reduced. In this paper, an adaptive routing algorithm for NoC-based neuromorphic systems is proposed along with a hybrid selection strategy. Accordingly, a traffic analyzer is first used to determine the type of local or nonlocal traffic depending on the number of hops. Then, considering the type of traffic, the RCA and NoP selection strategies are used for the nonlocal and local strategies, respectively. Finally, using the experiments that performed in the simulator environment, it has been shown that this solution can well reduce the average delay time and power consumption.

1. Introduction

The Neuromorphic Computing, also known as “Neuromorphic engineering,” operates using a model inspired by the mechanism of the human brain. This technology not only models theories of neuroscience but also solves machine learning problems. The term neuromorphic computing is a concept developed by Carver Mead in the late 1980s describing the use of very-large-scale integration (VLSI) systems containing electronic analog circuits to mimic the neural and biological architecture present in the nervous system. Currently, the term neuromorphic is used to describe analog systems, digital systems, analog/digital complex systems, and software that model neural systems [1–3]. Interprocessor communication is supported on an effective multicast foundation managed by neurobiology. It uses a packet-switched network to achieve the very high coupling of biological systems. The packets are source-routed, i.e., they move only information near the packet issuer; the network is answerable for liberating them to their destinations. The function of a router is to be able to specify several different destinations to reach the desired packet when faced with a routing problem in sending packets. Accordingly, routers have the ability to broadcast, i.e., they can send a packet to multiple path simultaneously.

The increase in the number of components in a system on chip (SoC) coupled with the growth of interference problems caused by the bus system led to the appearance of NoC. These networks were introduced to eliminate these problems and to increase the performance of the NoC-based neuromorphic systems. In this infrastructure, instead of using wiring or communication paths, packet routing techniques are used in the network [3]. In these networks, there are several different paths to move from one node to another; therefore, there should be an algorithm to obtain the route to reach the destination. Routing algorithms may merely use the address of the current and destination nodes to compute the route (definite routing), or may use the...
collected traffic information of other nodes to calculate the route (adaptive routing) [4, 5]. In the adaptive algorithms, the calculated path is stored in the packet header and used in the middle nodes to hold the channels. Deadlock occurs when packets need a channel available to other packets to continue their path. Wandering also means that the packet does not arrive at the destination for long and unreasonable time. Namely, the adaptive routing algorithm measures a set of acceptable output channels regarding the paths that the packet can pass through to reach the destination [6, 7]. Afterwards, according to the network characteristics, including the congestion rate or the length of one of the routes of the output channel, the selection function will be utilized to choose the output channel from a set of permitted output channels. In this case, a traffic analyzer is used that determines the type of function according to the type of local or nonlocal traffic. As a result, in this case, according to the type of traffic, the appropriate strategy can be determined with it. The overall schematic of using the routing algorithm and selection function is presented in Figure 1 [8]. Accordingly, in this research, a hybrid function with a traffic analyzer for adaptive routing algorithms is presented, in which, in addition to increasing the efficiency of the NoC-based neuromorphic systems, power consumption can be reduced by creating the balance in this infrastructure [9, 10].

1.1. Contribution. In a previous work, various selection strategies have been proposed to improve routing algorithms, each of which poses challenges in research results. For example, in Ref. [11], by using a virtual circuit switch, routing is minimized and thus energy consumption is reduced. In [12–15], the selection function is presented based on the input and output choices and the NOP technique in which they have been able to reduce energy consumption.

In addition, in [16], a selection strategy is used in XY routing to achieve improvements in reducing latency. In the proposed method, we have first separated a number of calculations that can be done offline from the main processing steps. In this way, the processing overhead can be reduced each time it is run. In the next step, a selection strategy is presented according to the traffic situation. In this case, a traffic analyzer is used, which determines the type of selection function according to the type of local or nonlocal traffic. As a result, in this case, according to the type of traffic, the appropriate strategy can be determined with it. In this way, in addition to reducing energy consumption, other parameters such as latency and congestion can be reduced compared to other solutions.

1.2. Paper Organization. The study is organized as follows. In the next section, related works are stated for the previously used algorithms in NoC-based neuromorphic systems along with selection functions. In Section 3, the suggested combined method is stated to propose a combined selection function. In Section 4, the results of analyzing the suggested model in different scenarios are shown. Section 5 concludes this paper. Finally, Section 6 discusses future works.

2. Related Works

Over recent years, numerous researchers have studied different utilized algorithms along with the selection functions for different fields in NoC-based neuromorphic systems, and we examine some of the performed studies in these subjects in the following sections. The neuromorphic model has scope in the development of VLSI systems, imitating the neurobiological networks of the nervous system—SNN. It is a large-scale parallel system consisting of a large number of computational units called neuromorphic nuclei interconnected by NoC. Communication management in the neuromorphic framework is the responsibility of NoC. In recent years, adaptive routing algorithms have been proposed that use local or nonlocal information for NoC. Due to the congestion of information in each router, regional congestion in NoC architectures can be divided into two categories: in some architectures, a router controls the status of the entire network, while in other architectures the routers are aware of the status of part of the network [17].

Regional congestion awareness (RCA) uses a lightweight network for accumulation and dissemination congestion information [18]. Other studies [11, 12, 19, 20] also provide information that global congestion has been reviewed and collected. Another type of architecture in neuromorphic systems that examines only a few nonlocal nodes instead of all nodes is the NoP architecture, which is based on destination-based adaptive routing. In general, the NoC architecture uses a routing strategy to avoid deadlocks. Based on the structure of NoC, two types of topology are commonly used in NoC: NoC tree and NoC mesh. Examples include NoC networks for TrueNorth and Loihi, NoC multistage networks for Dynapse [21], and NoC tree for CxQuad. SpiNNaker [13] can simulate the brain in real time by connecting 1 million ARM processors. By integrating eighteen ARM processors into a multichip processor (CMP) and 2’16 CMPs, a system with a two-dimensional network structure is formed.

In [22], a method called PACMAN is presented to study the SNN mapping in SpiNNaker. PACMAN uses a simulated annealing algorithm to search for the best partitioning plan. A variety of previous studies have examined neural network accelerators in which parameters such as reduced power consumption [23, 24], increased throughput [25, 26], and the use of memory bandwidth for information processing are evaluated. A variety of previous studies have examined neural network accelerators in which parameters such as reduced power consumption [23, 24], increased throughput [25, 26], and the use of memory bandwidth for information processing are evaluated [27]. In [9], the behavior of various topologies under the mass communication traffic of neural networks.
is investigated. The researchers concluded that mesh networks perform better than busses in point-to-point and tree links. Another large-scale neural network architecture is EMBRACE, which consists of a matrix of interconnected processing elements called a set of neural tiles [5]. In H-NoC, nodes are arranged in three layers, namely, module, tile, and cluster.

In the first layer, up to 10 nerve cells are connected to the router to form a neuron module. In addition, ten neuron modules are connected to the higher router to form a tile. In the higher layer, i.e., the third layer, four tiles are connected to a router, forming an EMBRACE cluster. Traffic in the neural network is multicast and all-broadcast; therefore, many previous studies that support mass communication in the NOC can be effective in managing interneuronal traffic [28]. Mass communication approaches are classified based on how the message is repeated. The main classes include single-broadcast, path-based, or tree-based multicast routing [29]. The development of processable systems is a major challenge for large amounts of multisensory data in the new age of cognitive computing. This type of intelligent computing has limitations such as real-time performance, low power consumption, and scalability. Structures and architectures imitating the brain hold great promise in this area. For this reason, in [30, 31], TrueNorth has developed a 65-megawatt real-time synaptic neural processor that uses a non-von Neumann architecture, uses low power, is highly parallel, is scalable, and is fault tolerant. NoC-enabled homogeneous CMP architectures focused on neuroscience programs that have already been explored. For example, a vastly parallelized CMP platform incorporating a custom-designed NoC architecture was used to put into effect spiking neural networks [32].

The study and analysis of neural networks in different topologies require very high configuration for these accelerators. Here are some examples of popular chips that are fast accelerators of the nervous system. Certain chips such as TrueNorth [33], Neurogrid [34], BrainScaleS [35], Loihi [32], and SpiNNaker [36] have used different features to inspire spiking neural networks. For further studies in this regard, we consider Furber solutions [16, 36] for these chips. SpiNNaker uses a processor architecture that connects to local memory on a chip. Compared to other architectures, it can be configured, but in terms of energy consumption, it is at a lower level compared to them. BrainScaleS are interconnected as several interconnected wafers, each of which consists of several HiCANN neurons. The purpose of simulating this architecture is to investigate biological neural behavior during rapid acceleration. Neurogrid is an SNN analyzer designed for analog electronics applications. This architecture operates in real time and follows several environmental methods. Finally, the architecture TrueNorth implemented in digital systems has a neuromorphic chip. These four architectures are a major step forward in the development of neural processors with the goal of mimicking the environment and reducing energy consumption in neuromorphic systems. Table 1, by imitating Furber [16], examines the characteristics of each architecture in comparison with each other from the perspective of different parameters.

### 3. The Proposed Method

The proposed strategy that focuses on the selection algorithm develops within the framework of the infrastructure sections of these systems. Initially, the main requirements of the proposed solution are examined, and the main core of the research, which is the expression of the traffic analyzer and hybrid selection function, is presented and its capabilities are expressed. Part of the calculations of the selected strategy is done before the simulation operation; the offline execution of the calculation allows the algorithm to reduce its delay due to reduced computational time.

#### 3.1. Offline Computational Strategies

Parts of the selection of computational strategies in this research, such as the link connection and the equality of resistances, are computed offline and before the algorithm is implemented, which is explained as follows:

**Link contention (CL):** Link contention is referred to as the traffic value, which can pass through a specific link based on the communications provided in the communication graph [29]. If \( p_i \) is a path for arbitrary communications, \( \rho_{comm} \) is the set of all possible paths, \( t_{comm} \) is the traffic generated by communications, and \( n_{comm} \) is the number of all communications that are specified in the program traffic and extracted from the communication graph, the link contention CL can be expressed as follows:

\[
CL = \sum_{comm=1}^{n_{comm}} (\mu \cdot t_{comm}), \quad \mu = 1: \exists \rho, \rho_{comm}. \quad \text{else: 0.}
\]

**Equivalent resistance (ER):** By defining this concept (ER) for each given communication, and using the electrical concepts of the Kirchoff law, each node in the topology is considered as a circuit node and each link is deemed as a resistor with a volume equal to the contention of that link [37, 38].

#### 3.2. Requirements of Online Function

During the execution of the algorithm, other additional available data are also used for routing, which are as follows:

(i) **Free buffer rows (d) (B):** the number of rows in the input buffer is the neighbors adjacent to path \( d \) in which \( d \) is one of the north, south, east, and west directions.

(ii) **Instantaneous power (\( \Delta p \)):** the instantaneous power is the difference between the power consumed by the router at \( t \) and \( t - 1 \), where \( t \) is the moment the final output channel is selected for the packet.

\[
\Delta p = \text{power}(t) - \text{power}(t - 1).
\]

Using this information, a better estimation can be obtained for the traffic load of the network and a more appropriate decision would be made at the moment of the next hop.
### 3.3. Traffic Analyzer

In order to avoid deadlock in the routing algorithm and reduce the delay time, an analyzer and selection function are added to the routing algorithm, so that it could be used to select the best outlet based on the local or nonlocal nature of the packet. Accordingly, the analyzer first extracts the destination address of each packet that is routed through the router in each $T$ cycle and examines its data. For this purpose, two 5-bit counters are used to determine the local or nonlocal nature of requests in the router [14]. If the intended destination of the packet is two hops away or higher from the current router, it is considered as a nonlocal packet; otherwise, it is considered local. The analyzer calculates packet hops periodically, and accordingly, it updates the counter of locality and $(L)$ of the packet. This information is sent to the switcher to decide on the selection strategy. The counter is cleared at the end of every $T$ cycle. The pseudocode for determining the traffic type is shown in Figure 2.

In fact, with the help of the traffic analyzer, it would be possible to obtain appropriate information about the rate of traffic and its convergence to local or nonlocal traffic [11], and then, in the next step, the routing operations can be done accordingly. Figure 3 shows the schematic view of the solution.

Accordingly, at the end of every 32 cycles, the traffic pattern is determined by the analyzer’s output, and the local traffic rate is calculated as nonlocal $(x)$. If $x \geq 0.3$, then traffic is nonuniform and the RCA algorithm [20] must be used; otherwise, the NoP [39] selection strategy will be used. In other words, if the traffic pattern is oriented towards local traffic destination, the NoP-based selection strategy is activated; otherwise, the RCA-based strategy will be activated as a proposed strategy for nonlocal traffic. The general algorithm for switching operation based on the traffic analyzer is presented in Figure 4. The data input to this algorithm is of local or nonlocal data type, and the related output is also the best strategy. It should also be noted that since the analyzer and the switch only take the router data at any one time, there is no additional overhead in network communications.

### 3.4. Formulation of the Solution

When the routing function receives multiple outputs, by reviewing the reservation table, the selected algorithm for each of these outputs checks whether the channel is available to transfer the packet (header flit) or its reserved by the other header flits [40]. The channel must be available so that the selected score is calculated, and eventually, the channel with the highest score is selected. If more channels have the same score, the first one will be chosen. The calculation of the score is done by the following formula:

$$
\text{Score}[d] = \alpha \times P_{sel}[d] + \beta \times \left( \frac{B[d]}{\max \text{-buffer\_size} + \gamma} \right)
\times \left( \frac{\Delta p}{\max \text{-power}} \right),
$$

where $\alpha, \beta, \gamma$ are the weight factors for the probability of selecting links, open buffers, and instantaneous power consumption. These coefficients result in the full-dynamic adaptability of the selected algorithm, and thus, the set values will be at their best state [41]. Since open buffers $(B)$ and instantaneous power consumption $(\Delta p)$ have different units, they are normalized using max-buffer-size and max-
4.1. First Assessment: Load = 40%. In this assessment, the solutions are evaluated in the case of a traffic load of 40%. Through this assessment, the performance can be measured in low traffic and nontraffic situations. The average simulation results are achieved after 5000 runs. The evaluation results are shown in Figure 5–10. First, in Figure 5, the average overall delay in each channel is shown. As it can be observed, the proposed strategy in this case is more optimal than any other selected solutions.

As can be seen, in total delay, the RCA efficiency increased due to the increase in nonlocal traffic rates, but given that the proposed solution core in addition to using RCA uses the NoP function for routing, naturally it has higher efficiency. In this case, the reason for this is the use of different strategies for local and nonlocal packets in which the packet will be sent with less delay and through better paths, which can lead to load balance in the network and reduce power consumption, which is clear from Figure 7.

As shown in Figure 7, the proposed solution has been able to reduce the amount of consumed power so that it is reduced by more than 50% compared to Random solution. In fact, one of the main reasons for this decrease in power consumption, in addition to offline calculations, is utilizing different strategies depending on the status of the packets, and, therefore, the best possible output path is always selected based on the network status. Accordingly, an optimal load balance is created, which reduces power consumption because in other methods such as Random, the output buffer status is not studied and, therefore, the packet may be led in a
path leading to increased traffic or the placement in the queue of the input buffers of other routers, which can cause bottlenecks and increased heat and power consumption.

4.2. Second Assessment: Load = 70%. In this assessment, the solutions are evaluated in the case of a traffic load of 70%. Through this assessment, one can examine the performance level in a high load case. The average simulation results have been obtained after 5000 runs. The assessment results are shown in Figures 8–10.

As shown in Figure 8, although the average delay has had a significant increase in the solutions, the best output channels have been selected in the proposed solution using the selection functions that detect the local and nonlocal traffic, which results in lower delay than other solutions. The average total delay is also shown in Figure 9, and again, the optimality of the solution can be verified. Finally, in Figure 10, the power consumption is tested in the solutions and shown with a loading rate of 70%. The optimality of the proposed power consumption strategy is also well presented in this figure.

5. Conclusion

There are usually several different paths to move from one node to another in NoC-based neuromorphic systems; accordingly, the selection functions are used along with the routing algorithms. The effect of any routing algorithm depends on the selection strategy. When the routing function returns a set of output channels, the selection function is used to select the output channel to which the packet is sent [19]. In this research, an adaptive routing algorithm with a hybrid selection strategy is presented, and by using it and the type of traffic, it would be possible to select the best outlet channel in terms of local and nonlocal nature of the packets. Finally, in the Nirgam simulation, it was shown that this proposed method increases the efficiency significantly. The conducted tests demonstrated that this method reduces the average and maximum delay significantly compared to RCA, NoP, and Random strategies, and when some of the calculations are done offline, power consumption is reduced significantly.

6. Future Works

Based on the results that we have obtained in this paper, we will improve the efficiency of our method to make it more suitable for the real-world physical environment. Besides, more criteria will be taken into consideration to make our method satisfy more parallel processing in NoC-based neuromorphic systems.

Data Availability

The data used to support the findings of this study are available from the corresponding author upon request.

Conflicts of Interest

The authors declare that they have no conflicts of interest.
References

[1] A. Javed, J. Harkin, L. McDaid, and J. Liu, "Exploring spiking neural networks for prediction of traffic congestion in network-on-chip," in Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5, IEEE, Seville, Spain, October 2020.

[2] M. Bouvier, A. Valentian, T. Mesquida et al., “Spiking neural networks hardware implementations and challenges,” ACM Journal on Emerging Technologies in Computing Systems, vol. 15, no. 2, pp. 1–35, 2019.

[3] N. Jafarzadeh, M. Palesi, A. Khademzadeh, and A. Afzali-Kusha, “Data encoding techniques for reducing energy consumption in network-on-chip,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 3, pp. 675–685, 2014.

[4] X. Zhou, L. Liu, Z. Zhu, and D. Zhou, “A routing aggregation for load balancing network-on-chip,” Journal of Circuits, Systems and Computers, vol. 24, no. 9, Article ID 1550137, 2015.

[5] E.-J. Chang, H.-K. Hsin, C.-H. Chao, S.-Y. Lin, and A.-Y. Wu, "Regional ACO-based cascaded adaptive routing for traffic balancing in mesh-based network-on-chip systems," IEEE Transactions on Computers, vol. 64, no. 3, pp. 868–875, 2015.

[6] G. Dimitrakopoulos, A. Psarras, and I. Seitanidis, Microarchitecture of Network-On-Chip Routers, Springer, Berlin, Germany, 2015.

[7] T. S. Arulananth, M. Baskar, U. S. SM et al., “Evaluation of low power consumption network on chip routing architecture,” Microprocessors and Microsystems, vol. 82, Article ID 103809, 2021.

[8] G. Ascia, V. Catania, M. Palesi, and D. Patti, “Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip,” IEEE Transactions on Computers, vol. 57, no. 6, pp. 809–820, 2008.

[9] A. Asghari, A. A. Zoraghchian, and M. Trik, “Presentation of an algorithm configuration for network-on-chip architecture with reconfiguration ability,” International Journal of Electronics Communication and Computer Engineering (IJECE), vol. 5, no. 5, 2014.

[10] G. Ascia, V. Catania, S. Monteleone, M. Palesi, D. Patti, and J. Jose, “Analyzing networks-on-chip based deep neural networks,” in Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip, pp. 1-2, New York, NY, USA, October 2019.

[11] A. Rezaei, M. Daneshshtalab, F. Safaei, and D. Zhao, “Hierarchical approach for hybrid wireless network-on-chip in many-core era,” Computers & Electrical Engineering, vol. 51, pp. 225–234, 2016.

[12] T. Mak, P. Y. Cheung, K. P. Lam, and W. Luk, “Adaptive routing in network-on-chips using a dynamic-programming network,” IEEE Transactions on Industrial Electronics, vol. 58, no. 8, pp. 3701–3716, 2010.

[13] S. B. Furber, D. R. Lester, L. A. Plana et al., “Overview of the spinnaker system architecture,” IEEE Transactions on Computers, vol. 62, no. 12, pp. 2454–2467, 2012.

[14] S. Werner, J. Navaridas, and M. Lujan, “A survey on network-on-chip architectures,” ACM Computing Surveys (CSUR), vol. 50, no. 6, p. 89, 2017.

[15] A. R. Young, M. E. Dean, J. S. Plank, and G. S. Rose, “A review of spiking neuromorphic hardware communication systems,” IEEE Access, vol. 7, pp. 135606–135620, 2019.

[16] S. Furber, “Large-scale neuromorphic computing systems,” Journal of Neural Engineering, vol. 13, no. 5, Article ID 051001, 2016.

[17] T. S. Das, P. Ghosal, and N. Chatterjee, “VCS: a method of inorder packet delivery for adaptive NoC routing,” Nano Communication Networks, vol. 28, Article ID 100333, 2020.

[18] P. Gratz, B. Grot, and S. W. Keckler, “Regional congestion awareness for load balance in networks-on-chip,” in Proceedings of the 2008 IEEE 14th International Symposium on High Performance Computer Architecture, pp. 203–214, IEEE, Salt Lake City, UT, USA, February 2008.

[19] R. Akbar and F. Safaei, “A novel heterogeneous congestion criterion for mesh-based networks-on-chip,” Microprocessors and Microsystems, vol. 84, Article ID 104056, 2021.

[20] M. Ramakrishna, V. K. Kodati, P. V. Gratz, and A. Sprintson, “GCA: global congestion awareness for load balance in networks-on-chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 7, pp. 2022–2035, 2016.

[21] S. Moradi, N. Qiao, F. Stefanini, and G. Indiveri, “A scalable multicores architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (DYNAPs),” IEEE Transactions on Biomedical Circuits and Systems, vol. 12, no. 1, pp. 106–122, 2017.

[22] F. Galluppi, S. Davies, A. Rast, T. Sharp, L. A. Plana, and S. Furber, “A hierarchical configuration system for a massively parallel neural hardware platform,” in Proceedings of the 9th Conference on Computing Frontiers, pp. 183–192, New York, NY, USA, May 2012.

[23] Q. Zhang, T. Wang, Y. Tian, F. Yuan, and Q. Xu, “ApproxANN: an approximate computing framework for artificial neural network,” in Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 701–706, IEEE, Grenoble, France, March 2015.

[24] A. Yasoubi, R. Hohajb, and M. Modarressi, “Power-efficient accelerator design for neural networks using computation reuse,” IEEE Computer Architecture Letters, vol. 16, no. 1, pp. 72–75, 2016.

[25] E. Painkras, L. A. Plana, J. Garside et al., “Spinnaker: a 1-W 18-core system-on-chip for massively-parallel neural network simulation,” IEEE Journal of Solid-State Circuits, vol. 48, no. 8, pp. 1943–1953, 2013.

[26] S. Carrillo, J. Harkin, L. J. McDaid et al., “Scalable hierarchical network-on-chip architecture for spiking neural network hardware implementations,” IEEE Transactions on Parallel and Distributed Systems, vol. 24, no. 12, pp. 2451–2461, 2012.

[27] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks,” ACM SIGARCH Computer Architecture News, vol. 44, no. 3, pp. 367–379, 2016.

[28] H. Zhang, J. Thompson, M. Gu et al., “Efficient on-chip training of optical neural networks using genetic algorithm,” IEEE Photonics, vol. 8, no. 6, pp. 1662–1672, 2021.

[29] O. M. Bachev, K. N. Dang, and A. A. Abdallah, “On the design of a fault-tolerant scalable three dimensional NoC-based digital neuromorphic system with on-chip learning,” PolarP, vol. 9, pp. 64331–64345, 2021.

[30] F. Akopyan, J. Sawada, A. Cassidy et al., “Truenorth: design and tool flow of a 65 mw 1 million neuron programmable neuromorphic chip,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 10, pp. 1537–1557, 2015.

[31] A. Amir, P. Datta, W. P. Risk et al., “Cognitive computing programming paradigm: a corelet language for composing networks of neuromorphic cores,” in Proceedings of the 2013
International Joint Conference on Neural Networks (IJCNN), pp. 1–10, IEEE, Dallas, TX, USA, August 2013.

[32] M. Davies, N. Srinivasa, T.-H. Lin et al., “Loihi: a neuromorphic manycore processor with on-chip learning,” *IEEE Micro*, vol. 38, no. 1, pp. 82–99, 2018.

[33] P. A. Merolla, J. V. Arthur, R. Alvarez-Idaca et al., “A million spiking-neuron integrated circuit with a scalable communication network and interface,” *Science*, vol. 345, no. 6197, pp. 668–673, 2014.

[34] B. V. Benjamin, P. Gao, E. McQuinn et al., “Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations,” *Proceedings of the IEEE*, vol. 102, no. 5, pp. 699–716, 2014.

[35] J. Schemmel, D. Brüderle, A. Grübl, M. Hock, K. Meier, and S. Millner, “A wafer-scale neuromorphic hardware system for large-scale neural modeling,” in *Proceedings of the 2010 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1947–1950, IEEE, Paris, France, May 2010.

[36] S. B. Furber, F. Galluppi, S. Temple, and L. A. Plana, “The spinnaker project,” *Proceedings of the IEEE*, vol. 102, no. 5, pp. 652–665, 2014.

[37] F. A. Samman, T. Hollstein, and M. Glesner, “Runtime contention and bandwidth-aware adaptive routing selection strategies for networks-on-chip,” *IEEE Transactions on Parallel and Distributed Systems*, vol. 24, no. 7, pp. 1411–1421, 2012.

[38] H. C. Touati and F. Boutekkouk, “Reliable weighted globally congestion aware routing for network on chip,” *International Journal of Embedded and Real-Time Communication Systems*, vol. 11, no. 3, pp. 48–66, 2020.

[39] F. Bahman, A. Reza, M. Reshadi, and S. Vazifedan, “CACBR: congestion aware cluster buffer base routing algorithm with minimal cost on NOC,” *CCF Transactions on High Performance Computing*, vol. 2, no. 3, pp. 1–10, 2020.

[40] M. Tang, X. Lin, and M. Palesi, “Local congestion avoidance in network-on-chip,” *IEEE Transactions on Parallel and Distributed Systems*, vol. 27, no. 7, pp. 2062–2073, 2016.

[41] L. Wang, X. Wang, and T. Mak, “Adaptive routing algorithms for lifetime reliability optimization in network-on-chip,” *IEEE Transactions on Computers*, vol. 65, no. 9, pp. 2896–2902, 2016.

[42] A. Ben Ahmed and A. Ben Abdallah, “Graceful deadlock-free fault-tolerant routing algorithm for 3D network-on-chip architectures,” *Journal of Parallel and Distributed Computing*, vol. 74, no. 4, pp. 2229–2240, 2014.

[43] Y. Amar Babu, G. M. V. Prasad, and J. B. Solomon, “FPGA implementation of buffer-less NoC router for SDM-based network-on-chip,” in *Progress in Advanced Computing and Intelligent Engineering*, K. Saeed, N. Chaki, B. Pati, S. Bakshi, and D. Mohapatra, Eds., Springer, Singapore, pp. 561–567, 2018.

[44] Y.-Y. Chen, E.-J. Chang, H.-K. Hsin, K.-C. Chen, and A.-Y. A. Wu, “Path-diversity-aware fault-tolerant routing algorithm for network-on-chip systems,” *IEEE Transactions on Parallel and Distributed Systems*, vol. 28, no. 3, pp. 838–849, 2017.

[45] V. Catania, A. Mineo, S. Monteleone, M. Palesi, and D. Patti, “Noxim: an open, extensible and cycle-accurate network on chip simulator,” in *Proceedings of the 2015 IEEE 26th International Conference on Application-Specific Systems, Architectures and Processors (ASAP)*, pp. 162-163, IEEE, Toronto, Canada, July 2015.

[46] A. B. Gabis, P. Bomel, and M. Sevaux, “Bi-objective cost function for adaptive routing in network-on-chip,” *IEEE Transactions on Multi-Scale Computing Systems*, vol. 4, no. 2, pp. 177–187, 2018.