Electrical Double Layer Capacitance in a Graphene-embedded \( \text{Al}_2\text{O}_3 \) Gate Dielectric

Bok Ki Min\textsuperscript{1,2}, Seong K. Kim\textsuperscript{3}, Seong Jun Kim\textsuperscript{4}, Sung Ho Kim\textsuperscript{1}, Min-A Kang\textsuperscript{1}, Chong-Yun Park\textsuperscript{2}, Wooseok Song\textsuperscript{1}, Sung Myung\textsuperscript{1}, Jongsun Lim\textsuperscript{1} & Ki-Seok An\textsuperscript{1}

Graphene heterostructures are of considerable interest as a new class of electronic devices with exceptional performance in a broad range of applications has been realized. Here, we propose a graphene-embedded \( \text{Al}_2\text{O}_3 \) gate dielectric with a relatively high dielectric constant of 15.5, which is about 2 times that of \( \text{Al}_2\text{O}_3 \), having a low leakage current with insertion of tri-layer graphene. In this system, the enhanced capacitance of the hybrid structure can be understood by the formation of a space charge layer at the graphene/\( \text{Al}_2\text{O}_3 \) interface. The electrical properties of the interface can be further explained by the electrical double layer (EDL) model dominated by the diffuse layer.

The fabrication of field effect transistors (FETs) with low operating voltage and input power has been researched for decades. According to the drain current equation of FETs, reduction of operating voltage and input power can be achieved with enhancement of the mobility of channel materials or the capacitance of the gate dielectric\textsuperscript{1}. In order to increase the capacitance of the gate dielectric, processing of an ultra-thin \( \text{SiO}_2 \) gate dielectric layer of a few nanometers was realized. However, the leakage current due to the quantum tunneling effect has become a significant problem, which limits further scale down of the \( \text{SiO}_2 \) layer. Alternatively, the use of high-\( k \) dielectric materials such as hafnium oxide (\( \text{HfO}_2 \)), zirconium oxide (\( \text{ZrO}_2 \)), and aluminum oxide (\( \text{Al}_2\text{O}_3 \)) that may provide high capacitance without scaling down to nano-sizes has received a great deal of interest\textsuperscript{2–8}. Beside these metal oxides, alternative gate dielectrics with a high dielectric constant are also being considered, such as organic/inorganic nanocomposites\textsuperscript{9,10}, ionic gels\textsuperscript{11–14}, metal ion incorporated alumina\textsuperscript{15,16}, and conductive carbon/polymer composites\textsuperscript{17–20}. In these cases, the mechanism of the high capacitance has been explained via ionic polarization and interfacial polarization due to space charge.

Meanwhile, graphene, which is well known for its unique properties due to carbon-based two-dimensional structures, has a relatively low density of states compared to other metals because of its linear energy-momentum relationship near the Dirac point\textsuperscript{21}. Thus, when graphene is in contact with other materials, the interface strongly affects the properties of graphene and the performance of the overall device\textsuperscript{22–25}. Polymer dielectrics implanted with graphene also have been studied before and have shown capacitance enhancement of few factors to over an order of magnitude as reported by Ruoff \textit{et al.}\textsuperscript{26}, but the detailed mechanism for the enhancement of capacitance remains elusive.

Here, we propose thermal chemical vapor deposition (TCVD)-grown graphene-embedded \( \text{Al}_2\text{O}_3 \) capacitors deposited by atomic layer deposition (ALD) with a relatively high dielectric constant and negligible dielectric loss. For the characterization of the interface between graphene and \( \text{Al}_2\text{O}_3 \), we measured the frequency and gate voltage dependence of capacitance by varying the thickness of the \( \text{Al}_2\text{O}_3 \) layer and the number of graphene layers for further analysis of the space charge layer. With the obtained results,
we also suggest a reason for enhanced capacitance, which is the formation of an electrical double layer (EDL) due to the space charge at the interface.

Results
Preparation and characterization of a graphene-embedded Al₂O₃ capacitor. Figure 1a shows the fabrication process of a graphene-embedded metal-insulator-metal (MIM) capacitor. Al₂O₃ films were deposited on cleaned ITO-coated glass using the ALD process and the graphene was synthesized utilizing the same method as previous works (see Methods)²⁷. The synthesized graphene was transferred onto the Al₂O₃ film by a poly(methyl methacrylate) (PMMA) assisted wet transfer method. The graphene was patterned by Al pre-patterning and subsequent O₂ plasma etching. The lateral dimension of patterned graphene was 0.8×1.0 mm. On the transferred graphene, Al₂O₃ was deposited again through the ALD process. Finally, the top electrode (Cr/Au of 5 nm/70 nm) was deposited by thermal evaporation with a shadow mask for capacitance measurements. The chemical and structural characterization of Al₂O₃ and the interface properties between graphene and Al₂O₃ were investigated using X-ray photoelectron spectroscopy (XPS), Raman spectroscopy, and transmission electron microscopy (TEM). As shown in the cross-sectional TEM image (Fig. 1b), the thickness of Al₂O₃ films on ITO and graphene was about 40 nm, and a graphene sheet inserted in Al₂O₃ also was observed. Fig. 1c reveals Raman spectra of the single, bi-, and tri-layer graphene transferred onto Al₂O₃, clearly showing the graphene fingerprints, i.e., D-, G-, and 2D-bands. Because the intensity of the D-band was extremely small, the graphene was nearly defect-free and has a large domain size. We also confirmed the number of graphene layers through the ratio of 2D and G peaks (Supplementary Fig. S1a, b). After the formation of the Al₂O₃ layer onto graphene by ALD, highly-crystalline graphene was well-preserved, as confirmed by the intensity of the D-band (Supplementary Fig. S1c). The chemical identification of Al₂O₃ and graphene was carried out using XPS analysis. Figure 1d shows the C 1s core level spectra obtained from graphene on Al₂O₃, indicating that sp² C-C bonds, a small C-O bond, and C = O bond were observed. Figure 1e exhibits a peak at 74 eV, corresponding to the Al 2p of Al₂O₃. These results reveal that the graphene and Al₂O₃ layers are well-formed. It is well known that the deposition of few nm-thick Al₂O₃ layers onto graphene...
by ALD is difficult because of the inert and hydrophobic surface of graphene. In our study, however, the 40 nm-thick Al₂O₃ layer was utilized for the formation of the Al₂O₃-graphene hybrid layer. In the formation of the Al₂O₃ layer on graphene, dangling bonds or functional groups on the graphene sheet can react with ALD precursors on the edges and defect sites, and Al₂O₃ layer was deposited uniformly by using these defects as starting nucleation sites. The uniformity of the top Al₂O₃ layer on graphene was examined by atomic force microscopy (AFM). The RMS roughness was about 0.305 nm, which was compared with Al₂O₃ on ITO (Supplementary Fig. S2).

Dielectric properties of a graphene-embedded Al₂O₃ capacitor. Figure 2a shows a schematic diagram describing the formation of EDL at the graphene/Al₂O₃ interface. (b) Real dielectric constant as a function of frequency for the Al₂O₃ capacitor and graphene-embedded capacitor, inset is the equivalent circuit at different frequency ranges. (c) Nyquist curves, (d) ac conductivity for the Al₂O₃ and graphene-embedded capacitors.
measured at even lower frequencies, we expect to see a plateau where value equals the conductance from leakage. Considering that ac-conductivity already is as low as $1.0 \times 10^{-10}$ S/m at 100 Hz, we can safely assume that actual leakage is even lower and conclude that leakage is negligible.

**Formation of EDL at graphene/Al$_2$O$_3$ interface.** In order to analyze the interface in more detail, we measured the change in capacitance with respect to applied gate potential (Fig. 3a). As depicted in Fig. 2a, a set of EDLs consists of a Stern layer and a diffuse layer lined up in a series arrangement. Hence, the apparent capacitance should be limited by the layer that has lower capacitance than the others. Since, for an insulating material such as Al$_2$O$_3$, charge carrier concentration is rather diffuse, the capacitance from the diffuse layer is expected to be limiting. Figure 3a shows the normalized capacitance as a function of gate voltage at a frequency of 1 kHz for an Al$_2$O$_3$ capacitor and a graphene-embedded capacitor. A frequency of 1 kHz was adopted for this measurement because we expect to see the EDL behavior only at a frequency lower than 10 kHz. We observed gate voltage-independent behavior in capacitance for the Al$_2$O$_3$ capacitor without graphene, which is similar to the graphene-embedded capacitor at frequencies of 100 kHz and higher (Supplementary Fig. S3). However, the capacitance of the graphene-embedded capacitor is strongly dependent on gate potential at frequencies lower than 10 kHz. These results clearly suggest that improvement of capacitance occurred due to the formation of the diffuse layer at the interface between graphene and Al$_2$O$_3$. The amount of charges at the interface increases with increasing the gate potential, and the diffuse layer capacitance also increases. The effect of the potential of diffuse layer capacitance in the EDL can be expressed by the Gouy-Chapman model, which is given by

\[
C_D = \left(\frac{\varepsilon \varepsilon_0}{\lambda_D}\right) \coth \left(\frac{1}{\lambda_D}\right) \cosh \left(\frac{e \psi_a}{2k_B T}\right)
\]

(1)

where \(\varepsilon_0\) is the permittivity in vacuum, \(\varepsilon\) is the relative dielectric constant of the material, \(\lambda_D\) is the width of diffuse layer (or Debye length), \(l\) is the geometrical thickness, \(e\) is the electron charge, \(k_B\) is the Boltzmann constant, and \(\psi_a\) is the applied potential. The total capacitance of the graphene-embedded capacitor consists of two diffuse layer capacitances in series because two interfaces are formed: one between the upper Al$_2$O$_3$ layer and graphene, and another between graphene and the lower Al$_2$O$_3$ layer. Thus, total capacitance in the low frequency region is given by:

\[
C_T = \left(\frac{C_{D1} \cdot C_{D2}}{C_{D1} + C_{D2}}\right)
\]

(2)

where \(C_{D1}\) and \(C_{D2}\) are the diffuse layer capacitances of the upper and the lower layer, respectively. The total capacitance was slightly asymmetric with the direction of dc bias, causing a slight shift in the C–V curve. There are two possible reasons for this; one is that the formation of a direction-dependent potential due to the work function difference between the upper (Au) and lower (ITO) electrodes. Another is that the difference in dielectric constants of upper and lower Al$_2$O$_3$ layers is presumably due to the

**Figure 3. Gate potential dependence of capacitance.** (a) Normalized capacitance as a function of gate voltage at 1 kHz frequency for the Al$_2$O$_3$ and graphene-embedded capacitors. (b) Diffuse layer capacitance as a function of upper Al$_2$O$_3$ thickness and fitting plot from the Gouy-Chapman EDL model (red line).
difference in surface conditions when depositing the layers. To extract the value of $\lambda_D$ and dielectric constants of each layer, the minimum capacitance obtained by C–V measurements was plotted with various thicknesses (8.5, 20, 37.1, and 53.5 nm) of the upper Al$_2$O$_3$ layer. The result was fitted by combining Equations (1 and 2) (Fig. 3b). The values of $\lambda_D$ for both upper and lower Al$_2$O$_3$ layers by fitting are approximately 19 and 27 nm, and dielectric constants are 4 and 8, respectively. The dielectric constant of upper Al$_2$O$_3$ layer is lower than that of the lower layer $^{29,30}$. When the thickness of the upper Al$_2$O$_3$ layer decreases below the calculated $\lambda_D$ (19 nm), the experimental result could not be fitted very accurately, because the diffuse layer model is made for a semi-infinite system; hence, the case where the sample thickness is smaller than the $\lambda_D$ is inappropriate for this model.

Single, bi-, and tri-layer graphene sheets were inserted in Al$_2$O$_3$ to explore the effects of the number of graphene layers to the diffuse layer formed at the interface, where a PMMA layer-by-layer transfer technique$^{31}$ was used, as depicted in Fig. 4a. Figure 4b shows the plot of the dielectric constant vs. frequency for single, bi-, and tri-layer graphene-embedded capacitors. The dielectric constant increases slightly from 13.5 (for single layer graphene) to 15.5 (for tri-layer graphene), and the relaxation time of space charge polarization decreases from 5.78 to 0.36 $\mu$s with an increasing number of layers, as calculated from the dielectric loss spectrum (Supplementary Fig. S4), indicating that tri-layer graphene exhibits higher performance than single and bi-layer graphene-embedded capacitors as a gate dielectric. The improved dielectric performance with tri-layer graphene can be explained by the charge transfer at the graphene/Al$_2$O$_3$ interface. It was reported in previous literature that the hole concentration in graphene is proportional to the number of graphene layers$^{32}$. Negative charges near graphene are well accumulated due to electrostatic force; hence, the carrier concentration in the diffuse layer increases, and the diffuse layer becomes narrow. However, over few layers of graphene, the carrier concentration in graphene would be saturated. Then, the dielectric constant also would no longer increase. The variation in carrier concentration can be confirmed by the curvature of C–V plots (Fig. 4c). According to the Gouy–Chapman EDL model, if the EDL is less diffuse, the total capacitance is decided by the Stern layer capacitance. In this case, the capacitance is independent of gate potential. However, the dependence of capacitance on applied voltage for all single, bi-, and tri-layer graphene-embedded capacitors was observed in C–V measurements (Fig. 4c). The curvature of C–V plots decreases with increasing number of graphene layers, indicating that the carrier concentration in the diffuse layer of a tri-layer capacitor is higher than that of a single and bi-layer capacitor. The diffuse layer narrows, and its capacitance also increases with increasing number of graphene layers. The values of $\lambda_D$ calculated from Equations (1 and 2) decrease from 27 to 23.4 nm as the number of graphene layers increases, as seen in Fig. 4d.

Figure 4. Diffuse layer capacitance and width for the number of graphene layers 1–3. (a) Schematic of Al$_2$O$_3$ capacitor with various numbers of graphene layers (1, 2, and 3). (b) Real dielectric constant as a function of frequency. (c) Normalized capacitance dependence on gate voltage, (d) calculated width of the diffuse layer for the number of graphene layers.
Discussion

We attribute the formation of EDL in graphene-embedded Al₂O₃ to charge carrier transfer at the graphene/Al₂O₃ interface. The charge carrier transport will induce a highly intense accumulation of negative charges on graphene (inner Helmholtz layer); then, the positive charges form a diffuse layer at the interface between the graphene and Al₂O₃ due to the Coulombic attraction, forming the EDLs as stated above. Since Al₂O₃ is an insulator with low carrier concentration, the diffuse layer is typically broad and becomes the limiting factor in induced capacitance. When the graphene layer is increased from a single to a tri-layer, the diffuse layer becomes narrow, indicating that charge carrier concentration within the diffuse layer has increased. Such an increase in charge carrier concentration occurs because electrostatic interaction has become stronger at the graphene/Al₂O₃ interface due to increasing carrier density within graphene caused by band structure overlap.

In summary, we proposed a graphene-embedded Al₂O₃ capacitor with a relatively high dielectric constant of 15.5 and low leakage current, especially with insertion of tri-layer graphene. For characterization of the interface between graphene and Al₂O₃, we measured the frequency and gate voltage dependence of capacitance by varying the thickness of the Al₂O₃ layer and varying the number of graphene layers for further analysis of the space charge layers formed on both sides of the graphene. Results obtained from various thicknesses of Al₂O₃ indicate that such enhancement of capacitance occurs due to the formation of a pair of EDLs at the graphene/Al₂O₃ interface. Capacitance dependence on applied gate voltage measurements suggest that the diffuse layer of EDL is the limiting and controlling factor of the capacitance enhancement, which is reasonable since Al₂O₃ can be considered as a very diffuse system with low carrier concentration. We also calculated the width of the diffuse layer for single, bi-, and tri-layer graphene-embedded capacitors, and they were 27.0, 24.5, and 23.5 nm, respectively. This result was explained by the change of carrier density in graphene. Even though the proposed dielectric material is not suitable for high-frequency applications such as radio frequency devices due to the limitation of response time, the enhancement of capacitance for a gate dielectric material with such a simple fabrication method can be considered a valuable asset in rapid-free device applications such as sensors and integrated circuit for display. Other properties of graphene, such as its superior mechanical strength, can make this method applicable in various purposes, making graphene-insulator heterostructures even more appealing.

Methods

CVD growth of graphene. Graphene was synthesized on 25μm-thick copper (Cu) foils (Sigma Aldrich) using conventional TCVD. Cu foils were located in the quartz tube and pre-annealed under H₂ (2 Torr) atmosphere at 1050°C for 30 min, after which 1:50 mixture of CH₄ and H₂ was introduced for 20 min. The samples were cooled down to room temperature to complete the synthesis.

ALD growth of Al₂O₃. For the deposition of Al₂O₃, trimethylaluminum (TMA) was employed as the precursor with H₂O reactant as the oxidant. Each cycle consists of the TMA exposure of 0.3 s, Ar purging of 10 s, water vapor exposure of 1 s, and another Ar purging of 10 s in sequence at the substrate temperature of 100°C. Total of 300 cycles was performed.

Measurement of dielectric properties. All room temperature dielectric measurements were performed using an Agilent 4284A impedance analyzer. The measurement of dielectric performance of the Al₂O₃ capacitors with/without graphene sheet was conducted over the frequency range of 100 Hz–1 MHz with ac amplitude of 50 mV.

References

1. Sze, S. M. & Ng, K. K. Physics of Semiconductor Device. Wiley-Interscience (2007).
2. Wilk, G. D., Wallace, R. M. & Anthony, J. M. High-k gate dielectrics: current status and materials properties. J. Appl. Phys. 89, 5243–5275 (2001).
3. Wong, H. & Iwai, H. On the scaling issues and high-k replacement of ultrathin metal-oxide semiconductor transistors. Microelectron. 83, 1867–1904 (2001).
4. Aoki, Y. & Kunitake, T. Solution-based fabrication of high-k gate dielectrics for next-generation metal-oxide semiconductor transistors. Adv. Mater. 16, 118–123 (2004).
5. Javey, A. et al. High-k dielectrics for advanced carbon-nanotube transistors andlogic gates. Nat. Matter. 1, 241–246 (2002).
6. Levy, D. H., Freeman, D., Nelson, S. F., Cowdery-Corvan, P. J. & Irving, L. M. Stable ZnO thin film transistors by fast open air atomic layer deposition. Appl. Phys. Lett. 92, 192101 (2008).
7. Tiwari, S. P., Zhang, X.-H., Potschavage, W. J. & Kippen, B. Low-voltage solution-processed n-channel organic field-effect transistors with high-k HfO₂ gate dielectrics grown by atomic layer deposition. Appl. Phys. Lett. 95, 223303 (2009).
8. Nigai, T. et al. Electrical properties of ZrO₂ gate dielectric on SiGe. Appl. Phys. Lett. 76, 502 (2000).
9. Huang, L., Iia, Z., Kymissis, I. & O’Brien, S. High k capacitors and OFET gate dielectrics from self-assembled BaTiO₃, and (Ba, Sr)TiO₃ nanocrystals in the superparaelectric limit. Adv. Funct. Mater. 20, 354–560 (2010).
10. Lim, S., Lee, K. H., Kim, H. & Kim, S. H. Optimization of nanocomposite gate insulators for organic thin film transistors. Org. Electron. 17, 144–150 (2015).
11. Cho, J. H. et al. High-capacitance ion gel gate dielectrics with faster polarization response times for organic thin film transistors. Adv. Mater. 20, 686–690 (2008).
12. Lee, J., Panzer, M. J., He, Y., Lodge, T. P. & Frisbie, C. D. Ion gel gated polymer thin-film transistors. J. Am. Chem. Soc. 129, 4532–4533 (2007).
13. Pu, J. et al. Highly flexible MoS₂ thin-film transistor with ion gel dielectrics. Nano Lett. 12, 4013–4017 (2012).
Ki Min, B. et al. Electrical Double Layer Capacitance in a Graphene-How to cite this article
Competition financial interests: The authors declare no competing financial interests.
How to cite this article: Ki Min, B. et al. Electrical Double Layer Capacitance in a Graphene-embedded Al₂O₃ Gate Dielectric. Sci. Rep. 5, 16001; doi: 10.1038/srep16001 (2015).
This work is licensed under a Creative Commons Attribution 4.0 International License. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in the credit line; if the material is not included under the Creative Commons license, users will need to obtain permission from the license holder to reproduce the material. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/