A Simple Commutation Method and a Cost-Effective Clamping Circuit for Three-to-Five-Phase Indirect-Matrix Converters

Kotb B. Tawfiq $^{1,2,3,*}$, Mohamed N. Ibrahim $^{1,2,4}$ and Peter Sergeant $^{1,2}$

Abstract: This article presents and analyzes a three-to-five-phase indirect matrix converter (IMC) structure for directly supplying a five-phase static $R-L$ load from a three-phase supply. The IMC topology offers a lower number of switches, a simple commutation procedure and a cost-effective clamping circuit in comparison to the direct matrix converter (DMC). A simple clamping circuit with one ultrafast diode and one small capacitor is proposed to protect the switches of the IMC from overvoltage. The issues of powering up the IMC with the simple clamping circuit is discussed in detail. The instructions for the safe start-up of the IMC with the proposed clamping circuit is introduced based on the simulated and the measured analyses. Moreover, a carrier-based pulse-width-modulation (CBPWM) method is also presented in order to control the switches of the IMC. The presented CBPWM method creates PWM pulses for both the inverter and the rectifier legs by using only one symmetric and triangular carrier signal. Finally, experimental and simulation testing with a five-phase $R-L$ load demonstrate the viability and the efficiency of the introduced CBPWM algorithm for the suggested IMC.

Keywords: indirect-matrix converter; commutation technique; current-source rectifier; five-phase inverter; carrier-based PWM; space-vector-modulation

1. Introduction

Multi-phase drive systems are vital in high-reliability applications where a better fault-tolerant property is a must to ensure operation under exceptional circumstances [1,2]. The combination of the high-power operating requirement and the robustness requirements are widely represented in aerospace applications and electric vehicles [2–4]. Multi-phase drive systems also offer characteristics that make them competitive in a variety of different industries. The number of phases in electric machines can be increased to improve torque-density, reduce noise and vibrations levels, and develop multi-motor technologies [5–8].

A multi-phase rectifier-inverter converter is generally used to energize a multi-phase motor drive. However, this converter entails a large reactive DC-link element, which is a specific scrawny point in a harsh environment [9]. This difficulty is eliminated using the matrix converter (MC) [10]. A direct AC-to-AC conversion of power without the need for DC-energy storage is possible with MCs. They have lately received a lot of attention as an alternative to the traditional rectifier inverter [11,12]. Many benefits can be obtained from MCs, including sinusoidal input- and output-current waveforms, high power density, unity-input-power factor and four-quadrant operation [13,14]. Furthermore, because of the nonexistence of the massive DC-link electrolytic capacitors for energy storage, MCs are very dependable and robust [15,16].

There are a number of other advantages to using MCs in a practical manner. First, thanks to the introduction of SiC and GaN technologies, this topology tends to solve
the problem of thermal management, and it performs significantly better under high-temperature circumstances than traditional DC-link topologies [17,18]. Second, the switches in the MCs are exposed to lower voltage stress compared to the switches in traditional converters. Despite the increased number of IGBTs, the MCs' success rates are improved by the lesser stress on their switches. As a result, these converters (MCs) have a better level of reliability than traditional converters (DC-link rectifier inverters) [16–18]. Manufacturers such as Yaskawa, Siemens, ABB, and others have expressed their interest in this converter for the reasons stated above. Consequently, there is a lot of work being done to use this technology in more electric and quieter aircrafts.

Direct (DMC) and indirect (IMC) MCs are the two different forms of MCs. The three-to-five-phase DMC is a one-stage AC-to-AC direct converter with 15 bidirectional switches that directly link the three-phase input voltages to the five-phase output loads as shown in Figure 1a [17,18]. Nevertheless, this topology necessitates a large number of power switches, multi-step-commutation techniques, and complex overvoltage-protection circuits. The IMC structure is built using an AC-to-DC-to-AC power conversion with no massive intermediary capacitor. The IMC is divided into two stages, the rectifier stage and the inverter stage, as reported in Figure 1b [19]. The maximum value of the voltage-transfer ratio and the characteristics of the input/output are all the same between the DMC and the IMC topologies. The IMC architecture, on the other hand, allows for soft-switching commutation, which is not possible in the DMC topology. In addition, as compared to the DMC, the IMC requires a simpler clamping circuit, which is utilized to avoid the IMC’s switches from breaking down due to overvoltage. Figure 1c shows the conventional clamping circuit for the three-to-five-phase MC, which consists of 16 ultrafast diodes, a clamping capacitor, and resistance. Moreover, the IMCs have the capability of reducing the number of power switches. The IMC has 22 IGBTs compared to 30 IGBTs in the case of the DMC, as described in Figure 1. In addition, the IMC has the capability of supplying the electricity to an imbalanced or nonlinear three-phase load. This is accomplished by placing an extra leg at the inverter stage. The voltage-transfer ratio in the case of the IMC can be increased by adding a Z-source network between the rectifier and the inverter stages [20,21]. In the IMC, the rectifier-stage switches are commutated at zero current, which minimizes the rectifier switching losses. Consequently, the rectifier stage achieves safer commutation and lower switching losses. The IMC has lately received a lot of attention, and several researchers have created numerous IMC topologies that are suited for certain applications. The authors of [22,23] focused on using zero-current commutation to enhance the structure of the rectifier stage in the IMC using reduced-power devices.

![Diagram](image-url)
Besides the advancement of MC topologies, pulse-width-modulation (PWM) techniques have lately attracted a lot of attention \cite{24,25}. The space-vector-PWM (SVPWM) and carrier-based-PWM (CBPWM) techniques are two PWM schemes for IMCs. Some parts of the SVPWM technique are complicated \cite{16,21,26–28}. In recent years, researchers have used the CBPWM technique to simplify the SVPWM \cite{14,29–32}. The carrier signal used in the rectifier stage of the conventional CBPWM method \cite{29–32} differs from that used in the inverter stage; the rectifier-stage carrier signal is a symmetrical triangular signal, whereas the inverter-stage carrier signal is an asymmetrical triangular signal with different slopes of the rising and falling edges. Furthermore, because of the fluctuation in the DC-link voltage, the slopes of the asymmetrical carrier signal differ at each sampling interval. To overcome the drawbacks of the conventional CBPWM method, the authors of \cite{33} proposed an effective alternative method that is suitable for the three-to-five-phase IMC topology by generating the PWM signals for all of the switches in both the rectifier and five-phase-inverter stages using only one symmetrical triangular carrier signal.

The majority of the scientific focus on the MC is dedicated to enhancing modulation (SVM \cite{34}, CBPWM \cite{33}, direct torque control \cite{35}, etc.), control techniques (wind generation \cite{36}, distributed generation \cite{37}, loss reduction \cite{38}, common mode voltage reduction \cite{39}, sensorless control \cite{40}, etc.), waveform quality \cite{41}, stability analysis \cite{42}, and semisoft commutation \cite{43}, etc. However, there are just a few publications that look into MC hardware and the issues that come with it. The majority of them focus on novel switches with reverse-blocking capability (reverse-blocking IGBT) \cite{44} and clamp circuits \cite{45} as MC-protection circuits. Most of the protection circuits use the conventional clamping circuit shown in Figure 1c. In \cite{46}, a simplified IMC structure with just six diodes in a clamp circuit is suggested, which has the same functionality as its twelve-diode version. In \cite{47}, an open-circuit analysis for a three-phase-to-three-phase IMC with a simple clamping circuit was proposed. The clamping circuit in \cite{47} consists of only one diode and one capacitor. This clamping circuit is used with the introduced three-to-five-phase IMC. However, if several key considerations are not followed when working with the IMC, then this simple clamping circuit may cause damage to the matrix’s switches instead of protecting them. These key considerations are experimentally studied and discussed in this paper.

This paper introduces a three-to-five-phase indirect MC with a cost-effective and simple clamp circuit that consists of only one diode and one capacitor. A detailed discussion about the clamping circuit is introduced considering the issues concerned with charging the clamp capacitor and the start-up of the converter when the PWM of the rectifier is working. These issues are experimentally tested and analyzed. Moreover, a CBPWM based on space-vector modulation (SVM) is implemented. In this method, a zero-current commutation in the rectifier stage is maintained by using the CBPWM to minimize the switching losses. This is achieved by considering the synchronization between the rectifier and inverter stages, where the commutation in the rectifier stage occurs at the zero vectors of the inverter, i.e., at zero DC-link current. Hence, a lower switching loss is obtained. Finally, the simulated and the measured performances of the indirect MC with the CBPWM technique at different output frequencies are introduced and discussed.

Figure 1. (a) DMC, (b) IMC and (c) conventional clamping circuit.
2. Five-Phase Indirect-Matrix Converter

The proposed three-to-five-phase IMC’s power-circuit architecture is seen in Figure 1b. It comprises a rectifier stage and a five-phase inverter stage. Six bidirectional switches are used in the rectifier stage, whereas the inverter stage uses only ten unidirectional switches. The purpose of the rectifier stage is to build sinusoidal input currents while also keeping the DC-link voltage positive. The five-phase inverter stage produces five-phase output voltages with adjustable magnitude and frequency. The familiar theory of the indirect SVM is firstly introduced to describe the suggested IMC topology’s working principles.

2.1. Indirect Space Vector Modulation

The indirect SVM approach is a popular method to control the IMC. In this approach, there are two stages (the rectifier stage and the inverter stage). The required input current, available input voltages, and required output voltages are used to compute the controlling pulses for the switches of the rectifier stage and the inverter stage.

2.1.1. Current-Source Rectifier

The rectifier stage comprises 6 bidirectional switches as seen in Figure 1b. Because of the lack of bidirectional switches on the market, the bidirectional switches in the rectifier stage are made up of two unidirectional common-emitter switches. The input voltage to the rectifier stage can be described by Equation (1). In Equation (1), \( i \) represents the input-phase number, e.g., \( a, b \) and \( c \). In Equation (1), \( f_i \) and \( V_{im} \) represent the frequency and the peak of the phase input voltage, respectively. In Equation (1), \( \partial \) is 0, 1 and 2.

\[
v_i = V_{im} \cos \left( 2\pi f_i t - \partial \cdot \frac{2\pi}{3} \right) \tag{1}
\]

There are only nine switching states allowed for these switches in order to prevent a virtual DC-connection open circuit. These switching states are six non-zero (active) vectors \((I_1 - I_6)\) and three zero vectors \((I_7 - I_9)\) as represented by the hexagon in Figure 2a. For both the zero and active vectors, the duty cycles are determined using the yellow-colored vectors in Figure 2a, as shown in Equations (2)–(4) [34].

\[
d_{\delta} = m_i \sin \left( \frac{\pi}{6} - \theta_i \right) \tag{2}
\]

\[
d_{\gamma} = m_i \sin \left( \frac{\pi}{6} + \theta_i \right) \tag{3}
\]

\[
d_{0c} = 1 - d_{\gamma} - d_{\delta} \tag{4}
\]

where \( m_i \) is the input-current-modulation index with a value between 0 and 1. In addition, \( \theta_i \) indicates the measured angle starting from the positive X-axis to the rectifier’s input reference-current vector \((2\pi \times f_i \times t)\).

The zero-vectors are ignored during the rectifier-stage modulation with the aim of obtaining the greatest DC-link voltage. As a result, the switching sequence simply comprises the two active vectors, \( I_{\gamma} \) and \( I_{\delta} \), whose duty cycles are \( d_{\gamma} \) and \( d_{\delta} \), respectively, and can be defined by Equations (5) and (6) [16]. The average DC-link voltage in the first sector can be calculated from Equation (7). The switching states and the duty cycles for the other sectors may be determined using the same method as reported in Table 1.
\[d_x = \frac{d_b}{d_b + d_f} = \frac{m_i [\sin \left(\frac{\pi}{6}\right) \cos (\theta_i) - \cos \left(\frac{\pi}{6}\right) \sin (\theta_i)]}{m_i [\sin \left(\frac{\pi}{6}\right) \cos (\theta_i) - \cos \left(\frac{\pi}{6}\right) \sin (\theta_i) + \cos \left(\frac{\pi}{6}\right) \sin (\theta_i) + \sin \left(\frac{\pi}{6}\right) \cos (\theta_i)]} \]

\[d_y = \frac{d_f}{d_b + d_f} = \frac{m_i [\sin \left(\frac{\pi}{6}\right) \cos (\theta_i) + \cos \left(\frac{\pi}{6}\right) \sin (\theta_i)]}{m_i [\sin \left(\frac{\pi}{6}\right) \cos (\theta_i) + \cos \left(\frac{\pi}{6}\right) \sin (\theta_i) + \cos \left(\frac{\pi}{6}\right) \sin (\theta_i) + \sin \left(\frac{\pi}{6}\right) \cos (\theta_i)]} \]

\[V_{DC} = d_x v_{ab} + d_y v_{ac} = -\frac{v_a (v_a - v_b)}{v_a} + \frac{v_c (v_a - v_c)}{v_a} = \frac{v_a^2 + v_b^2 + v_c^2}{v_a} = \frac{3V_{im}^2}{2v_a} \]

---

**Figure 2.** (a) The rectifier’s hexagon and (b) the inverter’s decagon.

**Table 1.** The switching states, the duty cycles, and the DC-link voltage for the rectifier in all sectors.

| Sector Number | ON Switch | The Duty Cycles and Modulated Switches | DC-Link Voltage |
|---------------|-----------|---------------------------------------|-----------------|
| 1             | S_1       | S_4 \[ \frac{\pi}{6} \] S_6 \[ \frac{\pi}{3} \] | \[ \frac{3V_{im}}{2v_a} \] |
| 2             | S_6       | S_3 \[ \frac{\pi}{6} \] S_1 \[ \frac{\pi}{3} \] | \[ \frac{3V_{im}}{2v_a} \] |
| 3             | S_3       | S_6 \[ \frac{\pi}{6} \] S_2 \[ \frac{\pi}{3} \] | \[ \frac{3V_{im}}{2v_a} \] |
| 4             | S_2       | S_5 \[ \frac{\pi}{6} \] S_3 \[ \frac{\pi}{3} \] | \[ \frac{3V_{im}}{2v_a} \] |
| 5             | S_5       | S_2 \[ \frac{\pi}{6} \] S_4 \[ \frac{\pi}{3} \] | \[ \frac{3V_{im}}{2v_a} \] |
| 6             | S_4       | S_1 \[ \frac{\pi}{6} \] S_5 \[ \frac{\pi}{3} \] | \[ \frac{3V_{im}}{2v_a} \] |
2.1.2. Five-Phase Voltage-Source Inverter

The switches of the inverter stage have 32 allowed switching states in order to prevent the short circuit of the virtual DC link and the open circuit of the load terminals. There are 30 active vectors \((V_1 - V_{30})\) in these states and 2 zero vectors \((V_0)\) as shown in the decagon in Figure 2b. There are three groups for the active vectors: small vectors \((0.2472 V_{DC})\), medium vectors \((0.4 V_{DC})\) and large vectors \((0.6472 V_{DC})\) [48]. As shown in Equation (8) and Figure 2b, the reference output voltage \((V^*_o)\) is obtained using the adjacent vectors \((V_a, V_β\) and \(V_z)\). The duty cycles of these adjacent vectors are calculated using the yellow-colored vectors in Figure 2b as in Equations (9)–(11). In Equations (9) and (10), \(θ_v\) indicates the measured angle starting from the first vector in the associated sector to the reference-output-voltage vector, and \(m_v\) is the output-voltage-modulation index for the inverter [48].

\[
V^*_o = d_a V_a + d_β V_β + d_z V_z \tag{8}
\]

\[
d_a = m_v \sin\left(\frac{π}{5} - θ_v\right) \tag{9}
\]

\[
d_β = m_v \sin(θ_v) \tag{10}
\]

\[
d_z = 1 - d_a - d_β \tag{11}
\]

In this paper, large and medium vectors are only considered in order to obtain the reference output voltage so as to reduce the amount of switching occurrences. The large- and medium-voltage-vector duty cycles are determined based on their length relative to each other. This is clarified in Equations (12)–(15).

\[
d_{al} = d_a \frac{V_l}{V_l + V_m} = 0.618d_a \tag{12}
\]

\[
d_{am} = d_a \frac{V_m}{V_l + V_m} = 0.382d_a \tag{13}
\]

\[
d_{βl} = d_β \frac{V_l}{V_l + V_m} = 0.618d_β \tag{14}
\]

\[
d_{βm} = d_β \frac{V_m}{V_l + V_m} = 0.382d_β \tag{15}
\]

Notice that the times of the medium and the large vector are 38.2% and 61.8% of the overall active time, respectively. Accordingly, the value of the reference-output-voltage vector is limited to 0.5257 \(V_{DC}\) [34]. For further minimization of switching, the switching sequence is arranged as in Equation (16) [49,50]. Table 2 describes the switching vectors that minimize switching losses in various sectors. The switching state \(V_{11}\) (10000) in Table 2 indicates that the inverter switches \(S_7, S_{10}, S_{12}, S_{14}\) and \(S_{16}\) are turned on, while switches \(S_8, S_9, S_{11}, S_{13}\) and \(S_{15}\) are turned off. Figure 3 depicts the switching pattern for the upper switches of the five-phase VSI in the first sector. It should be noticed that only one of the upper switches’ states is changed between two adjacent switching states.

\[
\begin{align*}
& \frac{d_{z1}}{2}, \frac{d_{am}}{2}, \frac{d_{βl}}{2}, \frac{d_{αl}}{2}, \frac{d_{αm}}{2}, \frac{d_β}{2}, \frac{d_{βm}}{2}, \frac{d_{αl}}{2}, \frac{d_{βl}}{2}, \frac{d_{am}}{2}, \frac{d_{z1}}{2} \\
& \frac{d_{z1}}{2} = \frac{d_z}{2}
\end{align*}
\]
Inverter’s switching vectors, which minimize switching losses in all sectors.

Table 2. Inverter’s switching vectors, which minimize switching losses in all sectors.

| Sector No. | $V_{s_{11}}$ | $V_{s_{11}}$ | $V_{s_{11}}$ | $V_{s_{11}}$ | $V_{s_{11}}$ | $V_{s_{11}}$ |
|------------|--------------|--------------|--------------|--------------|--------------|--------------|
| 1          | $V_{11}$ (10000) | $V_{12}$ (11100) | $V_{13}$ (11100) | $V_{14}$ (11100) | $V_{15}$ (11100) | $V_{16}$ (11100) |
| 2          | $V_{17}$ (01000) | $V_{18}$ (01100) | $V_{19}$ (01100) | $V_{20}$ (01100) | $V_{21}$ (01100) | $V_{22}$ (01100) |
| 3          | $V_{23}$ (00000) | $V_{24}$ (00000) | $V_{25}$ (00000) | $V_{26}$ (00000) | $V_{27}$ (00000) | $V_{28}$ (00000) |
| 4          | $V_{29}$ (00000) | $V_{30}$ (00000) | $V_{31}$ (00000) | $V_{32}$ (00000) | $V_{33}$ (00000) | $V_{34}$ (00000) |
| 5          | $V_{35}$ (00000) | $V_{36}$ (00000) | $V_{37}$ (00000) | $V_{38}$ (00000) | $V_{39}$ (00000) | $V_{40}$ (00000) |

Figure 3. Switching sequence for a five-phase voltage-source inverter (VSI) in the first sector.

2.2. Carrier-Based Pulse Width Modulation

The previously introduced indirect-SVM study demonstrates that the SVM for the five-phase indirect MC may be implemented following a complicated procedure. In the rectifier and the inverter stages, the selection of the operative vectors is carried out independently. Various and complex equations are employed to compute the duty ratios of the effective vectors in the rectifier and in the inverter stages. The rectifier and inverter stages’ switching states are then synchronized to produce balanced output voltages and to ensure a zero-current commutation in the rectifier stage. The CBPWM technique was created to solve these issues by making it simple to produce gating pulses for the rectifier and the inverter. PWM signals are generated in the CBPWM technique when the modulation signals are compared to a carrier signal with a high frequency ($1/T_s$). Accordingly, the CBPWM method begins with identifying the carrier signal and the modulation signals. For both the rectifier and inverter stages in this study, just one symmetrical and triangular carrier signal is employed to produce PWM signals.

As illustrated in Figure 4 (a), the carrier signal ($v_{\text{carr.}}(t)$) is defined as follows:

\[
v_{\text{carr.}} = V_{\text{im}} \left( \frac{4}{T_s} t - 1 \right), \quad t = 0 : \frac{T_s}{2}
\] (17)
2.2.1. Current-Source Rectifier

For the rectifier and when the vector of the reference input current is located in the first sector, the switching pattern and the timing of the modulated switches can be described as shown in Figure 4 (b). The duration of the gate pulse of the switch $S_4$ ($T_4$) is defined by Equation (18). The modulated signal of the rectifier switch $S_4$ ($V_4$) is given by Equation (19). The operating pulse of switch $S_4$ is obtained by comparing the modulated signal in Equation (19) with the carrier signal as seen in Figure 4 (b). The operating pulse of switch $S_2$ is the complement of the pulse of switch $S_4$, and switch $S_1$ is constantly on in the first sector. Switches $S_2$, $S_3$ and $S_5$ are constantly off in the first sector. The switching states and the duty cycles for other sectors may be determined using the same method as reported in Table 1.

\[
T_4 = d_s \frac{T_s}{2} \tag{18}
\]

\[
V_4 = V_{im}(2d_s - 1) \tag{19}
\]

2.2.2. Five-Phase Inverter

For the inverter, two modulation signals are provided in order to obtain the required output voltage despite the DC-link-voltage volatility. These signals are generated from duty ratios $d_s$ and $d_y$, respectively. These duty ratios are dependent on the DC-link voltage as given by Equations (20) and (21). For example, two modulation signals $V_{A1}$ and $V_{A2}$ are required to create the gate signal for the top switch of phase $A$. Figure 4 (a) depicts the waveforms of $V_{A1}$ and $V_{A2}$, as well as the carrier signal ($v_{carr}(t)$). Then, two pulses $S_{A1}$ and $S_{A2}$ are achieved by individually comparing the two modulation signals $V_{A1}$ and $V_{A2}$ with the carrier signal ($v_{carr}(t)$). Finally, the logic-XNOR function is used to determine the gate signal for switch $S_A$ ($S_7$ in Figure 1b), as illustrated in Figure 4 (c) and Equation (23). This is also clearly depicted in the block diagram illustrated in Figure 5. It can be clearly noticed...

![Figure 4. (a) Carrier and modulation signals, (b) the duty cycle of rectifier and (c) inverter in sector 1 using CBPWM.](image-url)
from Figure 4 that when commutation occurs in the rectifier stage, the inverter stage works on the zero vectors to ensure the rectifier’s zero-DC-link-current commutation. As a result, during commutation, all currents flowing through the switches of the rectifier are zero. The rectifier stage’s switching loss is reduced, and a complicated multi-step-commutation procedure is avoided.

\[ V_{A1} = V_{im}(-2d_y \frac{v_A + v_{offset}}{V_{DC}} + d_x) \]  \hspace{1cm} (20)

\[ V_{A2} = V_{im}(2d_x \frac{v_A + v_{offset}}{V_{DC}} - d_y) \]  \hspace{1cm} (21)

\[ v_{offset} = -\frac{1}{2}(v_A + v_D) \]  \hspace{1cm} (22)

\[ S_A = S_{A1} \cap S_{A2} \]  \hspace{1cm} (23)

Figure 5. The CBPWM block diagram for the inverter stage in the IMC.

For a generic formulation for the other phases, the modulation signals for switch \( S_M \) can be written as in Equations (24) and (25). In Equations (24)–(27), \( M \) represents the output phase number \( A, B, C, D \) and \( E \), and \( v_{max} \) and \( v_{min} \) indicate the maximum and minimum values of the output phase voltages, respectively.

\[ V_{M1} = V_{im}(-2d_y \frac{v_M + v_{offset}}{V_{DC}} + d_x) \]  \hspace{1cm} (24)

\[ V_{M2} = V_{im}(2d_x \frac{v_M + v_{offset}}{V_{DC}} - d_y) \]  \hspace{1cm} (25)

\[ v_{offset} = -\frac{1}{2}(v_{max} + v_{min}) \]  \hspace{1cm} (26)

\[ S_M = S_{M1} \cap S_{M2} \]  \hspace{1cm} (27)

3. Clamping Circuit and Input Filter

This section introduces the input filter and the simple clamping circuit that are used with the three-to-five-phase indirect MC. The start-up issues and difficulties associated with the proposed clamping circuit are investigated in this section. The experimental validation for these issues is also presented in this section. The guidelines for the safe start-up of the proposed IMC with the simple clamping circuit is introduced.

3.1. Analysis of Clamping Circuit

The lack of the DC connection, which is common in other voltage-source-inverter topologies, is one of the most appealing features of the MC design when used in aviation applications. As a result, with an MC, no electrolytic capacitors are needed. Therefore, the removal of the load’s energy in some situations, such as an over-current situation, a failure in the commutation process, and/or during start-up of the operation of the MC, might cause overvoltage at the converter’s input because the matrix converter does not have an energy-storage facility. A diode bridge with ultrafast diodes linked to each input and output side of the MC, as well as a capacitor, is definitely the most commonly employed
protection approach [51]. However, this two-bridge clamping circuit can be easily replaced by the simple clamping circuit shown in Figure 1b. It consists of only one diode and one capacitor.

The capacitor must store all of the inductive load energy without causing harmful overvoltages; therefore, it must be properly sized. The capacitor size is determined using the maximum stored load energy ($W_{\text{load}}$) in motor inductance ($L$) and the maximum accessible clamp voltage, and may be computed as follows:

$$W_{\text{load}} = \frac{1}{2}L(i_A^2 + i_B^2 + i_C^2 + i_D^2 + i_E^2)$$  \hspace{1cm} (28)

The change in the clamp-capacitor stored energy from its starting voltage to its final voltage may be utilized to compute the capacitor size, as illustrated in Equation (29). In Equation (29), $C_c$ represents the capacitance of the clamping capacitor, $V_{\text{MAX}}$ represents the maximum voltage allowable for MC switches and $V_{\text{MIN}}$ represents the initial voltage of the capacitor.

$$W_{\text{load}} = \frac{1}{2}C_c(V_{\text{MAX}}^2 + V_{\text{MIN}}^2)$$  \hspace{1cm} (29)

For high-power multi-phase drives, e.g., with 17.3 A (peak current), 0.05 H inductance, and 1200 V as the maximum allowable voltage for switches [2], the clamping circuit is chosen as 110 \(\mu\)F as a safety. When supplying these high-power drive systems with the proposed three-to-five-phase indirect MC (given in Figure 1b) with the proposed clamped circuit with a capacitor of 110 \(\mu\)F, there are some issues related to powering up the MC, e.g., due to inrush current and start-up with the operation of the PWM of the rectifier. To clarify these issues and determine their impact, simulation and experimental results have already been generated for the proposed indirect MC.

Figure 6 displays the simulation results for testing of the clamping circuit at start-up with the operation of the PWM of the rectifier. It can be noticed from Figure 6b that there is an extremely high supply current while charging the capacitor up to about 600 A, which causes current protection to work and a sudden trip of the circuit breaker occurs, and as a result an extremely high voltage occurs that causes the breakdown of matrix switches. Hence, the rectifier PWM must be stopped during the start-up of the MC.

![Figure 6](image-url)  \hspace{1cm} (a)

![Figure 6](image-url)  \hspace{1cm} (b)

**Figure 6.** Simulation testing of the clamping circuit at start-up with operation of the PWM of the rectifier (a) DC-link voltage and (b) input current for MC.

Figure 7 describes the simulation results for the testing of the clamping circuit at start-up without operation of the PWM of the rectifier, and with the capacitor being charged using any line voltage, e.g., $V_{ab}$. It can be noticed from Figure 7c that the maximum input current during capacitor charging is about 15 A. However, there is a high pulse current at time zero. This is because the start-up is not at zero voltage, as shown in Figure 7a.
Figure 6. Simulation testing of the clamping circuit at start-up with operation of the PWM of the rectifier (a) DC-link voltage and (b) input current for MC.

Figure 7. Simulation testing of the clamping circuit at start-up without operating the PWM of the rectifier and charging using line voltage $V_{ab}$ (a) Line-input voltage $V_{ab}$, (b) DC-link voltage and (c) input current for MC.

Figure 8 shows the simulation results for the testing of the clamping circuit at start-up without operating the PWM of the rectifier and with the capacitor being charged using any line voltage at the instant of zero crossing. The maximum supply current in this case is about 10 A.

Figure 9 shows the experimental results of testing the clamping circuit at start-up without operating the PWM of the rectifier and charging using the ramp-line voltage $V_{abr}$. Figure 10 describes the experimental results of testing the clamping circuit at start-up without operating the PWM of the rectifier and charging using the step-input-line voltage $V_{abr}$. Hence, it is concluded from these figures that the start-up of the proposed MC should consider the following conditions: (1) the PWM of the rectifier stage should be held during the start-up until the capacitor charging finishes and (2) the capacitor charging should be done using any line voltage and this input-line voltage must be smoothly increased from zero up to the operating value.
Figure 8. Simulation testing of the clamping circuit at start-up without operating the PWM of the rectifier and charging using line voltage $V_{ab}$ at zero crossing (a) Line-input voltage $V_{ab}$, (b) DC-link voltage and (c) input current for MC.

Figure 9. Experimental testing of the clamping circuit at start-up without operating the PWM of the rectifier and charging using ramp-line voltage $V_{ab}$ (a) Line-input voltage $V_{ab}$, (b) DC-link voltage and (c) input current for MC.
Figure 9. Experimental testing of the clamping circuit at start-up without operating the PWM of the rectifier and charging using ramp-line voltage $V_{ab}$.

(a) Line-input voltage $V_{ab}$, (b) DC-link voltage, (c) input current for MC.

Figure 10. Experimental testing of the clamping circuit at start-up without operating the PWM of the rectifier and charging using step-input-line voltage $V_{ab}$.

(a) Line-input voltage $V_{ab}$, (b) DC-link voltage, (c) input current for MC, (d) zoom-in view of the input current at start-up.

3.2. Low-Pass Input Filter

The inductive impact of the power grid should be decreased since MC functions as a current-source-inverter on the input side and a voltage-source-inverter on the output side. A low-pass input filter is used to remove the high-frequency ripple from the waveform of the input current to the IMC. Figure 11 shows the input-filter structure [51]. In Figure 11, $R_f$, $C_f$ and $L_f$ represent damping resistance, filter capacitance and filter inductance, respectively.

Figure 11. Low-pass input filter.

4. Results and Discussion

This section introduces and analyzes the performance of the indirect MC for both the experimental and simulation results. The three-to-five-phase indirect MC is supplied from a three-phase AC supply of 50 Hz and 100 V peak value. The five-phase output terminals
of the indirect MC are connected to a static five-phase $R-L$ load ($R = 82 \, \Omega$ and $L = 10 \, \text{mH}$). An LC input filter is connected between the supply and the input terminals of the indirect MC. The input-filter parameters are the following: $L_f = 3 \, \text{mH}$, $R_f = 50 \, \Omega$ and $C_f = 10 \, \mu\text{F}$. The clamping circuit consists of a $110 \, \mu\text{F}$ capacitor and one ultrafast diode MUR860. The CBPWM is applied in order to control the indirect MC with minimal switching losses in the rectifier stage. The switching frequency is $10 \, \text{kHz}$. The sampling times at the simulation and experimental measurements are $1 \, \mu\text{s}$ and $100 \, \mu\text{s}$, respectively. The voltage-transfer ratio is chosen as $0.78$.

Figure 12 shows the test bench used in the experimental measurements. The MC is controlled to give different output frequencies, e.g., $100 \, \text{Hz}$, $50 \, \text{Hz}$ and $25 \, \text{Hz}$. Figures 13 and 14 show the simulation and the experimental results for the MC at $50 \, \text{Hz}$ of output frequency, respectively. The simulation and experimental results of the DC-link voltage are shown in Figures 13a and 15b, respectively. The input voltage to the MC during the experimental measurements is shown in Figure 15a. There is a great agreement between the measured and the simulated results. Figures 16 and 17 show the simulation and the experimental results for the MC at $100 \, \text{Hz}$ of output frequency, respectively. Figures 18 and 19 display the simulation and the experimental results for the MC at $25 \, \text{Hz}$ of output frequency, respectively.

![Matrix Converter](image1)

![AC Supply](image2)

![PC](image3)

![R–L load](image4)

![Clamping](image5)

**Figure 12.** The test bench.

![V_DC vs Time](image6)

![V_AB vs Time](image7)

**Figure 13.** Cont.
Figure 13. Simulation results at 50 Hz output frequency (a) voltage of the DC link, (b) output line voltage, (c) output phase voltage and (d) output phase currents.

Figure 14. Experimental results at 50 Hz output frequency (a) output line voltage, (b) output phase voltage and (c) output phase currents.

Figure 15. Experimental results (a) phase input voltages and (b) the voltage of DC link.
Figure 15. Experimental results (a) phase input voltages and (b) the voltage of DC link.

Figure 16. Simulation results at 100 Hz output frequency (a) output line voltage, (b) output phase voltage and (c) output phase currents.

Figure 17. Experimental results at 100 Hz output frequency (a) output line voltage, (b) output phase voltage and (c) output phase currents.
Figure 18. Simulation results at 25 Hz output frequency (a) output line voltage, (b) output phase voltage and (c) output phase currents.

Figure 19. Experimental results at 25 Hz output frequency (a) output line voltage, (b) output phase voltage and (c) output phase currents.
5. Conclusions

In this article, a three-to-five-phase indirect-matrix converter (IMC) with a simple clamp circuit was presented. The suggested converter has the same properties as the three-to-five direct-matrix converter (DMC), despite the fact that the number of semiconductors (IGBTs) was decreased and the commutation procedure was simplified. The IMC has 22 IGBTs compared to 30 IGBTs in the case of the DMC. In addition, a simple clamping circuit with one ultrafast diode and one capacitor was used to protect the switches from overvoltage. A detailed discussion of the issues related to powering up the MC was introduced. Experimental and simulation tests, which had already been performed in order to show these issues and their solutions, was suggested. Moreover, a CBPWM technique appropriate for the introduced three-to-five-phase IMC structure was introduced. The introduced CBPWM technique generates the required PWM pulses for both the rectifier and inverter-stage controllers using just one symmetrical and triangular carrier signal. Finally, experimental testing with a five-phase static R–L load demonstrated the viability of the implemented CBPWM algorithm for the suggested indirect MC.

Author Contributions: Conceptualization, K.B.T.; methodology, K.B.T.; software, K.B.T.; validation, K.B.T.; investigation, K.B.T.; writing—original draft preparation, K.B.T.; writing—review and editing, M.N.I., P.S.; visualization, M.N.I., P.S.; supervision, M.N.I., P.S. All authors have read and agreed to the published version of the manuscript.

Funding: The authors acknowledge the Special Research Fund of Ghent University (BOF.DCV.2019.0011.01).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Vancini, L.; Mengoni, M.; Rizzoli, G.; Sala, G.; Zarri, L.; Tani, A. Carrier-Based PWM Overmodulation Strategies for Five-Phase Inverters. *IEEE Trans. Power Electron*. 2021, 36, 6988–6999. [CrossRef]
2. Tawfiq, K.B.; Ibrahim, M.N.; El-Kholy, E.E.; Sergeant, P. Construction of Synchronous Reluctance Machines with Combined Star-Pentagon Configuration Using Standard Three-Phase Stator Frames. *IEEE Trans. Ind. Electron*. 2021. [CrossRef]
3. Wang, K.; Gu, Z.Y.; Liu, C.; Zhu, Z.Q. Design and Analysis of a Five-Phase SPM Machine Considering Third Harmonic Current Injection. *IEEE Trans. Energy Convers*. 2018, 33, 1108–1117. [CrossRef]
4. Tawfiq, K.B.; Ibrahim, M.N.; El-Kholy, E.E.; Sergeant, P. Comparative Analysis of Refurbishing Methods of Three-phase Synchronous Reluctance Machines to Five-phase with Minimum Cost. *IEEE Trans. Ind. Appl*. 2021, 57, 6007–6022. [CrossRef]
5. Kong, W.; Kang, M.; Li, D.; Qu, R.; Jiang, D.; Gan, C. Investigation of spatial harmonic magnetic field coupling effect on torque ripple for multiphase induction motor under open fault condition. *IEEE Trans. Power Electron*. 2017, 33, 6060–6071. [CrossRef]
6. Levi, E.; Jones, M.; Vukosavie, S.; Toliyat, H.A. A novel concept of a multiphase, multimotor vector-controlled drive system supplied from a single voltage source inverter. *IEEE Trans. Power Electron*. 2004, 19, 320–335. [CrossRef]
7. Li, L.; Lee, K.; Bai, K.; Ouyang, X.; Yang, H. Inverse models and harmonics compensation for suppressing torque ripples of multiphase permanent magnet motor. *IEEE Trans. Ind. Electron*. 2018, 65, 8730–8739. [CrossRef]
8. Mengoni, M.; Zarri, L.; Tani, A.; Parsa, L.; Serra, G.; Casadei, D. High torque-density control of multiphase induction motor drives operating over a wide speed range. *IEEE Trans. Ind. Electron*. 2015, 62, 814–825. [CrossRef]
9. Kolar, J.W.; Friedli, T.; Rodriguez, J.; Wheeler, P.W. Review of three phase PWM AC–AC converter topologies. *IEEE Trans. Ind. Electron*. 2011, 58, 4988–5006. [CrossRef]
10. Tran, Q.; Lee, H. A Three-Vector Modulation Strategy for Indirect Matrix Converter Fed Open-End Load to Reduce Common-Mode Voltage with Improved Output Performance. *IEEE Trans. Power Electron*. 2017, 32, 7904–7915. [CrossRef]
11. Nguyen, T.D.; Lee, H. Development of a Three-to-Five-Phase Indirect Matrix Converter with Carrier-Based PWM Based on Space-Vector Modulation Analysis. *IEEE Trans. Ind. Electron*. 2016, 63, 13–24. [CrossRef]
12. Tran, Q.; Lee, H. An Advanced Modulation Strategy for Three-to-Five-Phase Indirect Matrix Converters to Reduce Common-Mode Voltage with Enhanced Output Performance. *IEEE Trans. Ind. Electron*. 2018, 65, 5282–5291. [CrossRef]
13. Nguyen, T.D.; Lee, H. A New SVM Method for an Indirect Matrix Converter with Common-Mode Voltage Reduction. *IEEE Trans. Ind. Inform*. 2014, 10, 61–72. [CrossRef]
14. Nguyen, T.D.; Lee, H. Dual Three-Phase Indirect Matrix Converter with Carrier-Based PWM Method. *IEEE Trans. Power Electron*. 2014, 29, 569–581. [CrossRef]
15. Tran, Q.H.; Nguyen, T.D.; Phuong, L.M. Simplified Space-Vector Modulation Strategy for Indirect Matrix Converter with Common-Mode Voltage and Harmonic Distortion Reduction. *IEEE Access*. 2020, 8, 218489–218498. [CrossRef]
16. Kolar, J.W.; Schafmeister, F.; Round, S.D.; Ertl, H. Novel three-phase AC–AC sparse matrix converters. IEEE Trans. Power Electron. 2007, 22, 1649–1661. [CrossRef]
17. Wang, B.; Sherif, E. Spectral analysis of matrix converters based on 3-D fourier integral. IEEE Trans. Power Electron. 2013, 28, 19–25. [CrossRef]
18. Rivera, M.; Rojas, C.; Rodriguez, J.; Wheeler, P.; Wu, B.; Espinoza, J.R. Predictive current control with input filter resonance mitigation for a direct matrix converter. IEEE Trans. Power Electron. 2011, 26, 2794–2803. [CrossRef]
19. Jayaprakasan, S.; Ashok, S.; Ramchand, R. Analysis of Current Error Space Phasor for a Space Vector Modulated Indirect Matrix Converter. IEEE Trans. Ind. Electron. 2022, 69, 4451–4459. [CrossRef]
20. Liu, X.; Loh, P.C.; Wang, P.; Han, X. Improved modulation schemes for indirect Z-source matrix converter with sinusoidal input and output waveforms. IEEE Trans. Power Electron. 2012, 27, 4039–4050. [CrossRef]
21. Park, K.; Lee, K.-B.; Blaabjerg, F. Improving output performance of a Z-source sparse matrix converter under unbalanced input-voltage conditions. IEEE Trans. Power Electron. 2012, 27, 2043–2054. [CrossRef]
22. Friedli, T.; Round, S.D.; Kolar, J.W. A 100 kHz SiC sparse matrix converter. In Proceedings of the IEEE Power Electronics Specialists Conference, Orlando, FL, USA, 17–21 June 2007; IEEE: New York, NY, USA, 2007; pp. 2148–2154.
23. Schönberger, J.; Friedli, T.; Round, S.D.; Kolar, J.W. An ultra-sparse matrix converter with a novel active clamp circuit. In Proceedings of the Power Conversion Conference-Nagoya, Nagoya, Japan, 2–5 April 2007; IEEE: New York, NY, USA, 2007; pp. 784–791.
24. Sun, Y. Indirect matrix converter-based topology and modulation schemes for enhancing input reactive power capability. IEEE Trans. Power Electron. 2015, 30, 4669–4681. [CrossRef]
25. Espina, J. Reduction of output common mode voltage using a novel SVM implementation in matrix converters for improved motor lifetime. IEEE Trans. Ind. Electron. 2014, 61, 5903–5911. [CrossRef]
26. Wei, L.; Lipo, T.L. A novel matrix converter topology with simple commutation. In Proceedings of the 36th IAS Annual Meeting, Chicago, IL, USA, 30 September–4 October 2001; IEEE: New York, NY, USA, 2001; pp. 1749–1754.
27. García, C. A simple current control strategy for a four-leg indirect matrix converter. IEEE Trans. Power Electron. 2015, 30, 2275–2287. [CrossRef]
28. Cárdenas, R.; Juri, C.; Peña, R.; Wheeler, P.; Clare, J. The application of resonant controllers to four-leg matrix converters feeding unbalanced or nonlinear loads. IEEE Trans. Power Electron. 2012, 27, 1120–1129. [CrossRef]
29. Loh, P.C.; Rong, R.; Blaabjerg, F.; Wang, P. Digital carrier modulation and sampling issues of matrix converters. IEEE Trans. Power Electron. 2009, 24, 1690–1700. [CrossRef]
30. Chiang, G.T.; Itoh, J. Comparison of two overmodulation strategies in an indirect matrix converter. IEEE Trans. Ind. Electron. 2013, 60, 43–53. [CrossRef]
31. Wang, B.; Venkataramanan, G. A carrier-based PWM algorithm for indirect matrix converters. In Proceedings of the 37th IEEE Power Electronics Specialists Conference, Jeju, Korea, 18–22 June 2006; IEEE: New York, NY, USA, 2006; pp. 1–8.
32. Baranwal, R.; Basu, K.; Mohan, N. Carrier-based implementation of SVPWM for dual two-level VSI and dual matrix converter with zero common-mode voltage. IEEE Trans. Power Electron. 2015, 30, 1471–1487. [CrossRef]
33. Nguyen, T.D.; Lee, H.-H. Carrier-based PWM technique for three-to-five phase indirect matrix converters. In Proceedings of the IECON 2011—37th Annual Conference of the IEEE Industrial Electronics Society, Melbourne, VIC, Australia, 7–10 November 2011; IEEE: New York, NY, USA, 2011; pp. 3662–3667.
34. Tawfiq, K.B.; Ibrahim, M.N.; El-Kholy, E.E.; Sergeant, P. An Enhanced Fault-Tolerant Control of a Five-Phase Synchronous Reluctance Motor Fed from a Three-to-Five-phase Matrix Converter. IEEE J. Emerg. Sel. Top. Power Electron. 2022. [CrossRef]
35. Lee, K.B.; Blaabjerg, F. An improved DTC-SVM method for sensorless matrix converter drives using an overmodulation strategy and a simple nonlinearity compensation. IEEE Trans. Power Electron. 2007, 54, 3155–3166. [CrossRef]
36. Rebsdorf, A.; Helle, L. Variable Speed Wind Turbine Having a Matrix Converter. U.S. Patent 6,856,038, 20 May 2003.
37. Nikkhajoei, H.; Iravani, M.R. A matrix converter based micro-turbine distributed generation system. IEEE Trans. Power Del. 2005, 20, 2182–2192. [CrossRef]
38. Kwak, S. Indirect matrix converter drives for unity displacement factor and minimum switching losses. Electr. Power Syst. Res. 2007, 77, 447–454. [CrossRef]
39. Cha, H.J.; Enjeti, P. An approach to reduce common-mode voltage in matrix converter. IEEE Trans. Ind. Appl. 2003, 39, 1151–1159.
40. Lee, K.B.; Blaabjerg, F. Sensorless DTC-SVM for induction motor driven by a matrix converter using a parameter estimation strategy. IEEE Trans. Ind. Electron. 2008, 55, 512–521. [CrossRef]
41. Arias, A.; Empringham, L.; Asher, G.; Wheeler, P.W.; Bland, P.M.; Apap, M.; Sumner, M.; Clare, J. Elimination of waveform distortions in matrix converters using a new dual compensation method. IEEE Trans. Ind. Electron. 2007, 54, 2079–2087. [CrossRef]
42. Casadei, D.; Clare, J.; Empringham, L.; Serra, G.; Tani, A.; Trentin, A.; Wheeler, P.; Zarri, L. Large-signal model for the stability analysis of matrix converters. IEEE Trans. Ind. Electron. 2007, 54, 939–950. [CrossRef]
43. Wheeler, P.; Rodriguez, J.; Clare, J.; Empringham, L.; Weinstein, A. Matrix converters: A technology review. IEEE Trans. Ind. Electron. 2002, 49, 276–288. [CrossRef]
44. Klumpner, C.; Blaabjerg, F. Using reverse-blocking IGBTs in power converters for adjustable-speed drives. IEEE Trans. Ind. Appl. 2006, 42, 807–816. [CrossRef]
45. Empringham, L.; de Lillo, L.; Wheeler, P.; Clare, J. Matrix converter protection for more electric aircraft applications. In Proceedings of the IECON 2006—32nd Annual Conference on IEEE Industrial Electronics, Paris, France, 6–10 November 2006; IEEE: New York, NY, USA, 2006; pp. 2564–2568.

46. Klumpner, C. An indirect matrix converter with a cost-effective protection and control. In Proceedings of the 2005 European Conference on Power Electronics and Applications, Dresden, Germany, 11–14 September 2005; IEEE: New York, NY, USA, 2005.

47. Shi, B.; Zhou, B. Open-circuit behavior analysis for indirect matrix converter. In Proceedings of the IECON 2017—43rd Annual Conference of the IEEE Industrial Electronics Society, Beijing, China, 29 October–1 November 2017; IEEE: New York, NY, USA, 2017; pp. 7338–7342.

48. Tawfiq, K.B.; Ibrahim, M.N.; El-Kholy, E.E.; Sergeant, P. Performance Analysis of a Five-phase Synchronous Reluctance Motor Connected to Matrix Converter. In Proceedings of the 2021 IEEE International Electric Machines & Drives Conference (IEMDC), Hartford, CT, USA, 17–20 May 2021; IEEE: New York, NY, USA, 2021; pp. 1–6. [CrossRef]

49. Nasir, U.; Costabeber, A.; Wheeler, P.; Rivera, M.; Clare, J. A Three-Phase Modular Isolated Matrix Converter. IEEE Trans. Power Electron. 2019, 34, 11760–11773. [CrossRef]

50. Tawfiq, K.B.; Ibrahim, M.N.; Rezk, H.; El-Kholy, E.E.; Sergeant, P. Mathematical Modelling, Analysis and Control of a Three to Five-Phase Matrix Converter for Minimal Switching Losses. Mathematics 2021, 9, 96. [CrossRef]

51. Nielsen, P.; Blaabjerg, F.; Pederson, J.K. Novel Solutions for Protection of Matrix Converter to Three Phase Induction Machine. In Proceedings of the IEEE IAS Conference Record, New Orleans, LA, USA, 5–9 October 1997; IEEE: New York, NY, USA, 1997; pp. 1447–1454.