Calibrating Control-Bounded ADCs
Hampus Malmberg, Till Mettler, Thomas Burger, Fredrik Feyling, and Hans-Andrea Loeliger

Abstract—The paper considers the calibration of control-bounded analog-to-digital converters. It is demonstrated that variations of the analog frontend can be addressed by calibrating the digital estimation filter. In simulations (both behavioral and transistor level) of a leapfrog analog frontend, the proposed calibration method restores essentially the nominal performance. Moreover, with digital-filter calibration in mind, the paper reformulates the design problem of control-bounded converters and thereby clarifies the role of sampling, desired filter shape, and nominal conversion error.

Index Terms—Control-Bounded Analog-to-Digital Conversion, Calibration, Component Variations, RLS

I. INTRODUCTION

Stabilizing an analog system using a digital control amounts to implicit analog-to-digital conversion. This is the core idea behind the control-bounded analog-to-digital converter (CBADC) concept, first proposed in [1], [2] and further developed in [3], [4]. The CBADC perspective allows more general analog frontends, i.e., analog system and digital control combinations, at the expense of a post-processing digital estimation step. Specifically, it falls on the digital estimator to consolidate the joint effort of the digital control into an estimate of the input signal fed into the analog system. A CBADC analog frontend partially resembles continuous-time sigma-delta modulators (CT-ΣΔMs) [5], [6]. However, in contrast to CT-ΣΔMs, the analog frontend of a CBADC may contain high-order filters while having a guaranteed stable nominal operation. Moreover, the high-level design of a CBADC is a continuous-time filter design task, whereas CT-ΣΔMs are typically considered a discrete-time design concept converted into the continuous-time domain [7].

Crucially, the digital estimator’s ability to estimate relies on its knowledge of the actual analog frontend. As reported in [8], [9], this makes CBADCs particularly sensitive to component variations if not accounted for. In this paper, we address this issue by demonstrating that the digital estimation filter can be calibrated to compensate for such variations.

II. THE LEAPFROG FRONTEND

A single CBADC analog frontend is considered for calibration; the CBADC LF analog frontend, introduced in [3] and further investigated in [8]. A single-ended opamp-RC based implementation of the $N$th order LF structure is shown in Figure 1. Its basic functionality can be thought of as amplifying an input signal $u(.)$ through a chain of integrators, each parametrized by a time constant $R_\beta C_\ell$, while stabilizing the analog states $x_1(.), \ldots, x_N(.)$ by local digital control (DC) signals $s_1(.), \ldots, s_N(.)$. The analog frontend gets its name from the $R_{\alpha\ell}$ feedback paths which also introduce complex poles in the transfer function from $u(.)$ to the final state $x_N(.)$ (assuming $s_1(.) = 0, \ldots, s_N(.) = 0$). This transfer function is of fundamental importance for the performance of a CBADC and will be referred to by its impulse response $g_a(.)$. The digital control is implemented as a clocked comparator, generating the binary discrete-time control signals $s_\ell[.]$, which are fed back to the system through a digital-to-analog converter (DAC) with an impulse response $\theta_\ell(.)$ as

$$s_\ell(t) \triangleq \sum_k s_\ell[k] \theta_\ell(t - kT).$$

The final state can be written as

$$x_N(t) = (g_a * u)(t) + \sum_{\ell=0}^N (g_\ell * s_\ell)(t)$$

where $g_\ell(.)$ denotes the impulse response of the transfer function from $s_\ell(.)$ to $x_N(.)$.

Finally, $s_0[k] \in \{\pm 1\}$ is a known binary discrete-time reference signal which will be used to calibrate the CBADC frontend. This signal is randomly generated to produce a wideband spectrum, and the ratio $R_{\alpha0}/R_{\alpha1}$ is a tradeoff parameter between the time needed for calibration and a reduced maximum input signal swing.

III. THE DIGITAL ESTIMATOR

The output of the converter is an estimate $\hat{u}[k]$, of a filtered and sampled version of $u(.)$, obtained by $N + 1$ linear filters as

$$\hat{u}[k] \triangleq \sum_{\ell=0}^N (h_\ell * s_\ell)[k] + \hat{u}_0$$

where the reference filter $h_0$ is a design choice and $h_1, \ldots, h_N$, and the scalar offset $\hat{u}_0$, will be subject to calibration.

As shown in Appendix A, $\hat{u}[.]$ can be decomposed into

$$\hat{u}[k] = (h_u * u)(kT) + (\bar{g}_a * x_N)(kT) + e_c[k]$$

where $h_u(.)$ is the impulse response of the desired signal transfer function (STF). The second term in (3) is recognized as the nominal conversion error, where $\bar{g}_a(.)$ is the impulse
response of the noise transfer function (NTF) \[3\]. Using the NTF filter, the STF filter can be written as

\[ h_u(t) = -(\hat{g}_u * g_u)(t) \]  

with \( g_u(.) \) as in (4). The last term in (4) is the calibration error

\[ e_c[k] \triangleq \sum_{\ell=1}^{N} \left( (\hat{h}_\ell - \tilde{h}_\ell) * s_\ell \right)[k], \]  

where

\[ \tilde{h}_\ell[k] \triangleq (\hat{g}_u * g_\ell * \theta_\ell)(kT), \]  

are the minimizing filter coefficients to the cost function (4) as will be further described in Section III-A.

The fundamental step in going from (6) to (4) is connecting the desired continuous-time STF filter and the discrete-time reference filter as

\[ h_o[k] \triangleq \tilde{h}_0[k] \propto -(h_u * \theta_0)(kT) \]  

where the proportionality relation is due to the fact that \( g_u(.) \propto g_0(.) \). The STF filter is a digital design choice that is not subject to calibration. Moreover, the role of sampling, in connection to the STF filter, is emphasized in (4) which opposes the conventional view that sampling is the work of the comparators in Figure 1. Despite the continuous-time nature of the STF filter, it will be enforced by the digital estimator in the digital discrete-time domain, see (5). Furthermore, as the NTF filter is implicitly defined by the circuit implementation, i.e., \( g_u(.) \) together with the choice of STF filter, see (5), it is also not subject to calibration.

In summary, (3) and (4) reveals the fundamental idea of the control-bounded ADC concept in two equations: a filtered and sampled version of the input signal, \( (h_u * u)(kT) \), can be computed by a discrete-time convolution of the control signals, \( \hat{g}_u(.) \), where the fundamental performance of such an estimate is dictated by the analog frontends ability to both amplify \( u(.) \) and bound the magnitude of the last state \( x_N(.) \). The calibration error \( e_c(.) \) can be made arbitrarily small by conventional calibration techniques as will be shown next.

\[ u(t) = 0 \]  

\[ s_0[k] \]  

\[ \tilde{h}_0 \]  

\[ \hat{u}[k] \]

Fig. 1. A single-ended circuit implementation of the \( N \)th order homogeneous leapfrog (LF) analog frontend with two input signals: \( u(.) \), the unknown signal to be converted, and \( s_0(.) \), a known binary reference signal. All signals \( u(.) \), \( s_0(.) \), \( . . . , s_N(.) \), \( x_1(.) \), \( . . . , x_N(.) \) are represented as voltages.

In this work, only frontend calibration, i.e., \( u(.) = 0 \) during calibration, is considered. For the adaptive filter in Figure 2, variations of the least mean squares (LMS) or recursive least squares (RLS) algorithms \[10\] can directly be applied. An

A. Calibration

In the case of no input, i.e., \( u(.) = 0 \), the impulse responses \( \tilde{h}_\ell(.) \), from (7), are recognized, see Appendix [A] as the minimizing filter coefficients \( h_1[.] , . . . , h_N[.] \) with respect to the cost function

\[ \mathbb{E} \left[ \left( (h_0 * s_0)[.] + \sum_{\ell=1}^{N} (h_\ell * s_\ell)[.] + \hat{u}_0 \right)^2 \right] \]  

where \( s_0[.] , . . . , s_N[.] \) are assumed to be zero-mean weakly stationary processes, jointly independent of the assumed zero-mean stationary process \( (\hat{g}_u * x_N)(kT) \), and \( \mathbb{E} \[\cdot\] \) denotes expectation. This implies that the decomposition in (4) can be enforced, and the calibration error term made to vanish, by estimating \( h_1 , . . . , h_N \) from the discrete-time sequences \( s_0[.] , . . . , s_N[.] \) alone. In particular, prior knowledge of any of the analog quantities \( \hat{g}_u(.) \), \( g_0(.) \), \( g_1(.) \), . . . , \( g_N(.) \), and \( \theta_0(.) \), . . . , \( \theta_N(.) \) are immaterial for such calibration.

From here on, all filters \( h_\ell[.] \) are chosen as FIR filter with equal filter length \( K = 512 \). Additionally, the reference filter \( h_0[.] \) is determined by standard FIR filter design methods (\(-3 \) dB gain at bandwidth edge) and its coefficient scaled by \(-R_{\sigma 0}/R_{\sigma 1}\) while all other \( h_\ell[.] \) are initialized with all zero coefficients. These choices of filter length, filter shape, and initialization are mainly motivated by simplicity and consistency of notation. Clearly, for a given application, better reference filter design choices could yield superior filtering performance at reduced complexity.

1) Adaptive Filtering: One way of estimating \( h_1 , . . . , h_N \) from (9) is an adaptive filtering scheme as shown in Figure 3.

In this work, only frontend calibration, i.e., \( u(.) = 0 \) during calibration, is considered. For the adaptive filter in Figure 2, variations of the least mean squares (LMS) or recursive least squares (RLS) algorithms \[10\] can directly be applied. An
advantage of LMS algorithm is its low complexity as it only uses the gradient of \( g \), i.e., \( 2E[s_t[\cdot]u[\cdot]] \), in its update rule where
\[
s_t[k] \triangleq (s_t[k-K/2], \ldots, s_t[k+K/2])^T \in \{\pm1\}^K.
\]

To decrease the number of calibration iterations, at the expense of additional computational and memory complexity, the RLS algorithm \([10, 11]\) is a viable alternative. For simplicity, only the RLS algorithm was considered in this work. The RLS algorithm minimizes the cost function
\[
\arg\min_h \sum_{k=0}^{K-1} \lambda^{|k-k'|} \hat{u}[k]^T \hat{u}[k] + \lambda^{|k-K|} \|\hat{h}[0]\|^2,
\]
for \( 0 < \lambda \leq 1 \), and \( \delta \geq 0 \), which converge to \( \theta \) for \( \lambda < 1 \) and the number of calibration iterations \( K \rightarrow \infty \). The algorithm proceeds recursively as
\[
\begin{align*}
\alpha_k &= V^{k-1}s[k] \\
g_k &= \alpha_k (\lambda + s[k]^T\alpha_k)^{-1} \\
V^k &= \frac{1}{\lambda} (V^{k-1} - g_k\alpha_k) \\
h^k &= h^{k-1} - \hat{u}[k]g_k
\end{align*}
\]
where
\[
\begin{align*}
\hat{s}_[\cdot] &= (s_1[\cdot]^T, \ldots, s_N[\cdot]^T, 1)^T \in \{0, 1\}^{K_S}, \\
\hat{h}_[\cdot] &= (h_1[\cdot]^T, \ldots, h_N[\cdot]^T, \hat{u}_0)^T \in \mathbb{R}^{K_S},
\end{align*}
\]
\( K_S = NK + 1 \), \( \alpha_k \in \mathbb{R}^{K_S} \), \( g_k \in \mathbb{R}^{K_S} \), and \( V^k \in \mathbb{R}^{K_S \times K_S} \) is a symmetric matrix. The regularization in \([11]\) is enforced by initializing the matrix \( V^0 = \delta^{-1}I_{K_S} \) where \( I_{K_S} \) is the \( K_S \)-by-\( K_S \) identity matrix. Throughout this paper, \( \lambda = 1.0-10^{-12} \) and \( \delta = 0.01 \) for all simulations.

**IV. Simulation Results**

The circuit from Figure 1 is parameterized, in accordance with \([9]\), for a nominal performance of 76.5 dB signal-to-noise ratio (SNR) at 10 MHz signal bandwidth and a system order of \( N = 6 \). Specifically, the time constants are chosen as follows: \( R_{\kappa_1}C_t = 98.63 \text{ ns}, \ R_{\beta_1}C_t = 10.30 \text{ ns}, \ R_{\kappa_2}C_t = 4R_{\beta_1}C_t \), for every \( \ell \) with the exceptions of \( R_{\beta_1}C_t = 2R_{\beta_1}C_t \ell \neq 1 \). This results in a maximum input signal swing that is twice that of the maximum state swing and half that of the maximum control signal swing. The comparators in Figure 1 are clocked at \( f_s = 194.7 \text{ MHz} \) resulting in an oversampling ratio (OSR) of approximately 10.

**A. Behavioral Simulation**

A component variation scenario is considered where all time constants \( (R_{\kappa_0}C_1), (R_{\kappa_2}C_4), (R_{\beta_1}C_6), \text{ and } (R_{\kappa_2}C_t) \) are subject to variations from their nominal values. Ideal amplifiers, comparators, a non-return to zero DAC, and passive components were modeled in Verilog-A, and using the Spectre simulator, 128 Monte Carlo simulations were conducted for each of the mentioned time constants are drawn independently and uniformly at random within \( \pm10\% \) of their nominal values. Every sample circuit is simulated with (testing) and without (training) a test sinusoidal input signal and the calibration is then conducted on the latter, and validated on the former, dataset. The test signal has a frequency of \( f_s/2^8 \approx 760 \text{ kHz} \) and an amplitude of \( \pm 1 \) decibels relative to full scale (dBFS) to avoid potential instability due to the component variations. We use \( R_{\kappa_1}/R_{\kappa_0} = 0.1 \) and the Wiener filter from \([4]\) (with \( \eta^2 \) chosen as \( 22 \)) in \([4]\), with the true time constants, as a reference for the calibration results. Figure 3 shows the average testing performance for the uncalibrated Wiener filter (with nominal filter coefficients), the reference Wiener filter (using true filter coefficients), and the RLS algorithm’s testing performance as a function of the number of calibration iterations. As stated in \([9], [9]\), without calibration, the digital estimator suffers significant performance degradation due to mismatch between the digital estimator and the, assumed nominal, analog frontend parametrization. Clearly, the mismatch can be managed as the RLS algorithm reaches the reference filter performance after \( \approx 2^{12} \) iterations. The leapfrog structure is known for its resilience towards component variations, which is confirmed by the (average, maximum, minimum) SNR performance of \([80.70, 83.51, 77.68]\) and \([75.45, 78.38, 71.34]\) dB for the calibrated filter and reference Wiener filter respectively. Figure 4 shows the power spectral density (PSD), of \([3]\), from a representative sample of the testing dataset. The discrepancy around the bandwidth frequencies, between the...
Wiener reference and the calibrated filter, is due to the \( h_0[\cdot] \) being designed as standard FIR filter and not the Wiener filter from \([4]\). As the SNR is determined directly from the PSD, this also explains why the calibrated filter outperforms the reference filter in Figure 5.

B. Transistor Level Simulation
To further validate the calibration algorithm, a differential transistor-level implementation of Figure 1 was designed and simulated with Spectre in a 65-nm CMOS technology using the parametrization of Section IV. The design was purposefully over-dimensioned in terms of linearity such that thermal noise levels limit the performance. The specifics are as follows: 1.2 V power supply, \( C_1 = 11.7 \) pF, \( C_2 = C_3 = 2.925 \) pF, and \( C_4 = C_5 = C_6 = 975 \) fF, a differential input signal of 1.2 Vpp and \( R_{\text{A1}}/R_0 = 0.03 \). The amplifiers are class AB two-stage RC-compensated amplifiers as in [12]. Figure 5 (a) and (b) shows the internals of the first amplifier in Figure 1. The first stage amplifier has an open-loop simulated input-referred noise level of 24.9 \( \mu \)Vrms over the 10 MHz signal bandwidth. Furthermore, the first stage amplifier, when configured as an inverting op-amp with a capacitive feedback \( C_1 \) and a resistive input \( R_{\text{B1}} \), measures a 83.8 dB signal-to-distortion ratio (SDR) for a full-scale input sinusoidal signal at 0.76 MHz.

The amplifiers are downsized to somewhat match the diminishing thermal noise and linearity requirements. The approximate scaling can be seen from the resulting simulated power consumption as \( P_{A1} = 8.5 \) mW, \( P_{A2} = P_{A3} = 2.3 \) mW, and \( P_{A4} = \cdots = P_{A6} = 0.9 \) mW. The comparators, see Figure 5 (c) and (d), are based on [13] and have an input referred noise of 130 \( \mu \)Vrms which was achieved by extending the decision time to a quarter of the control period. Stability issues, due to long decision time, were addressed by using ternary comparators with decision thresholds at \( \pm 50 \) mV. The ternary comparators result in a reduced maximum state swing, by approximately 30\%, which translates into \( \approx 3 \) dB SNR gain, see [4]. Some characteristic simulated waveforms from the first and second stage of the designed CBADC can be seen in Figure 6.

In Figure 7 both the calibrated and uncalibrated PSDs of the estimate from (3) are shown for a FS input signal at \( f_s/2^8 \approx 0.76 \) MHz. A signal-to-noise-and-distortion ratio (SNDR) of 80.4 (calibrated) and 58.3 (uncalibrated) dB is estimated directly from the PSD. The transistor level implementation has a simulated power consumption of 18.43 mW.

V. CONCLUSIONS
Both theoretical and practical aspects of calibrating CBADCs were addressed. The proposed calibration algorithm was validated using both behavioral and transistor level simulations, confirming recovery of essentially nominal performance. The introduction of calibration to the CBADC concept splits the CBADC design task into two disjoint parts: an analog frontend where the fundamental performance follows from analog design parameters and a digital calibration step that is agnostic to the analog implementation.
APPENDIX

A. The Signal Estimate Decomposition

The discrete-time convolution can be written as

\[
(\mathcal{h}_\ell \ast s_\ell)[k] = \mathcal{h}_\ell[k - k_1] + \sum_{k_1} s_\ell[k_1] (\tilde{g}_\ell \ast g_\ell \ast \omega_\ell)((k - k_1)T) \tag{18}
\]

\[
= \sum_{k_1} s_\ell[k_1] (\tilde{g}_\ell \ast g_\ell \ast \omega_\ell)((k - k_1)T) \tag{19}
\]

\[
= \mathcal{h}_\ell[k] + \sum_{k_1} s_\ell[k_1] (\tilde{g}_\ell \ast g_\ell \ast \omega_\ell)((k - k_1)T) \tag{20}
\]

\[
= \mathcal{h}_\ell[k] + \sum_{k_1} s_\ell[k_1] (\tilde{g}_\ell \ast g_\ell \ast \omega_\ell)((k - k_1)T) \tag{21}
\]

\[
= \mathcal{h}_\ell[k] + \sum_{k_1} s_\ell[k_1] (\tilde{g}_\ell \ast g_\ell \ast \omega_\ell)((k - k_1)T) \tag{22}
\]

where the steps to (19) and (21) follows from the definitions in (7) and (1) respectively. Additionally,

\[
\tilde{g}_\ell \ast g_\ell \ast \omega_\ell \ast s_\ell[kT] = \tilde{g}_\ell \ast g_\ell \ast \omega_\ell \ast s_\ell[kT] \tag{23}
\]

where (23) follows from (22) and reversing the steps in (18)-(22). Replacing \(h_0 \ast s_0)\) with (23) in (4) and rearranging results in (4).

B. The Wiener Filter Solution

Assuming \(\hat{s}[] \triangleq (h_0 \ast s_0)[]\), \(s[]\), and \(w[k] \triangleq -(\tilde{g}_\ell \ast x_N)\) to be zero-mean weakly stationary processes and \(u[]\) to be jointly independent of \(s[]\), the minimizing solution to the cost function in (9), i.e., minimizing \(\mathbb{E}\left[\hat{s}[\cdot] + (\mathbf{h}^T \ast \mathbf{s})[\cdot]\right]^2\), with respect to \(h[\cdot]\), see (16) and (17), follows by the orthogonality principle as

\[
\mathbf{h}^T \ast \mathbf{R}_a[][\cdot] = \mathbf{R}_a^s[][\cdot], \tag{24}
\]

where \(\mathbf{R}_a[][\cdot] \triangleq \mathbb{E}\left[(\mathbf{s} \ast \mathbf{s}^T)[][\cdot]\right]\) and \(\mathbf{s}[][\cdot] \triangleq \mathbf{s}[-][\cdot]\). Convoluting both the left hand and right hand side of (2) with \(\tilde{g}_\ell(\cdot)\), enforcing \(u(\cdot) = 0\), reversing the steps from (18)-(22), and finally rearranging, gives \(\hat{s}[\cdot] = (\mathbf{g}^T \ast \mathbf{s})[\cdot] + \mathbf{w}[\cdot]\), where \(\mathbf{g}[k] \triangleq ((\tilde{g}_\ell \ast g_1 \ast \theta_1)((kT), \ldots, (\tilde{g}_\ell \ast g_N \ast \theta_N)(kT))^T\). Subsequently,

\[
\mathbf{R}_a[][\cdot] \triangleq \mathbb{E}\left[(\hat{s} \ast \hat{s}^T)[][\cdot]\right] = (\mathbf{g}^T \ast \mathbf{R}_a)[\cdot], \tag{25}
\]

and plugging (25) into (24), and assuming a full rank \(\mathbf{R}_a\), results in \(\mathbf{h}_\ell[\cdot]\) as given by (24) in (8).

REFERENCES

[1] H.-A. Loeliger, L. Bolliger, G. Wickens, and J. Biveroni, “Analog-to-digital conversion using unstable filters,” in Information Theory & Applications Workshop (ITA), La Jolla, CA, USA, Feb. 2011, pp. 1–4, doi: 10.1109/ITA.2011.5743620.

[2] H.-A. Loeliger and G. Wickens, “Control-based analog-to-digital conversion without sampling and quantization,” in Information Theory & Applications Workshop (ITA), San Diego, CA, USA, Feb. 2015, pp. 119–122, doi: 10.1109/ITA.2015.7308975.

[3] H. Malmberg, “Control-Bounded Converters,” Ph.D. dissertation no. 27025, Dept. of Inf. Tech. and Elect. Eng., ETH Zürich, Zürich, Switzerland, 2020, doi: 10.3929/ethz-b-000469192.

[4] H. Malmberg, G. Wickens, and H.-A. Loeliger, “Control-bounded analog-to-digital conversion,” Circuits, Syst. Signal Process., vol. 41, no. 3, pp. 1223–1254, Mar. 2022, doi: 10.1007/s00034-021-01837-2.

[5] S. Pavan, R. Schreier, and G. C. Temes, “Continuous-time delta-sigma modulation,” in Understanding Delta-Sigma Data Converters, 2nd ed., Piscataway, NJ: Wiley-IEEE Press, 2017, ch. 8, pp. 223–258.

[6] J. M. de la Rosa, “Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 58, no. 1, pp. 1–21, Jan. 2011, doi: 10.1109/TCSI.2010.2097652.

[7] M. Ortmanns, F. Gerfers, “Continuous-time ΣΔ modulators,” in Continuous-Time Sigma-Delta A/D Conversion, Berlin, Germany: Springer Berlin, 2006, ch. 3, pp. 39–84.

[8] F. Feyling, H. Malmberg, C. Wulff, H.-A. Loeliger, and T. Ytterdal, “High-level comparison of control-bounded A/D converters and continuous-time sigma-delta modulators,” in IEEE Nordic Circuits and Syst. Conf. (NorCAS), Oslo, Norway, Oct. 2022, pp. 1–5, doi: 10.1109/NorCAS57515.2022.9934426.

[9] F. Feyling, H. Malmberg, C. Wulff, H.-A. Loeliger and T. Ytterdal, “Design and Analysis of the Leapfrog Control-Bounded A/D Converter,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, pp. 1–10, 2023, doi: 10.1109/TVLSI.2023.3320279.

[10] S. Haykin, “Least-Mean-Square Adaptive Filters,” in Adaptive Filter theory, 4th ed. Upper Saddle River, NJ: Prentice Hall, 2002, ch. 5, pp. 231–237.

[11] H.-A. Loeliger, J. Dauwels, J. Hu, S. Koli, L. Ping, F.R. Kschischang, “The factor graph approach to model-based signal processing,” Proceedings of the IEEE, vol. 95, no. 6, pp. 1295–1322, Jun. 2007, doi: 10.1109/JPROC.2007.896497.

[12] J. Ramirez-Angulo, R. G. Carvajal, J. A. Galan, and A. Lopez-Martin, “A free but efficient class AB two-stage operational amplifier,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Island of Kos, Greece, May 2006, pp. 2841–2844, doi: 10.1109/ISCAS.2006.1693216.

[13] M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, “A low-noise self-calibrating dynamic comparator for high-speed ADCs,” in IEEE Asian Conf. Solid-State Circuits (ASSCC), Fukuoka, Japan, Nov. 2008, pp. 269–272, doi: 10.1109/ASSCC.2008.4708780.