Remote Calibration of Passive Wireless Microsystems: Challenge and Opportunity

Fei Yuan*

Department of Electrical and Computer Engineering, Ryerson University, Ontario, Canada

Introduction

Passive wireless microsystems typically harvest their operational power from radio-frequency waves emitted by their base station. The absence of bulky batteries not only minimizes the physical dimension and cost of these microsystems, it also removes the need for maintenance. As a result, these Microsystems can be embedded in products or implanted in living bodies permanently to provide identification, to carry out micron-scale measurement and to execute a micron-scale control action that otherwise not possible. Attributive to their small size, wireless accessibility, programmability, low-cost, and maintenance-free operation, passive wireless microsystems have found a broad range of emerging applications include implantable bio-Micro-Electro-Mechanical-Systems (MEMS pressure sensors [1,2], retinal prosthetic devices [3-6], swallowable capsule endoscopy [7-9], multi-site pressure sensors for wireless arterial flow characterization [10], embedded micro-strain sensors for product performance and safety monitoring, wireless temperature sensors for human body and environmental monitoring [11-14]. Radio-Frequency Identification (RFID) tags for object tracking in logistics [15,16] and replacing bar codes in retailing, e-tickets, e-passports, and low-cost high-security product monitoring [11-14]. Radio-Frequency Identification (RFID) tags for object tracking in logistics [15,16] and replacing bar codes in retailing, e-tickets, e-passports, and low-cost high-security product monitoring [11-14].

The system clock of a passive wireless microsystem can be directly generated from the carrier [21,26]. The need for frequency dividers to lower the clock frequency to the baseband frequency, typically in kHz or low MHz ranges, increases the power consumption. The modulation index must also be small to ensure a continuous flow of RF power to the resonator. In order to maximize its output voltage subsequently the efficiency of the downstream voltage multiplier. A small deviation of the resonating frequency from the carrier frequency will result in a large drop of the output voltage of the resonator. This is echoed with a large reduction of the power efficiency of the downstream voltage multipliers. It is highly desirable to have an automatic on-board tuning mechanism that adjusts the resonating frequency of the resonator such that the resonator will resonate at the desired carrier frequency.

Calibration of system clocks

The operation of both the baseband units of a passive wireless microsystem and the backscattering up-link from the microsystem to its base station are controlled by its system clock. To ensure a reliable communications between the microsystem and its base station, a stringent constraint on the frequency of the system clock exists. The system clock of a passive wireless microsystem can be directly generated from the carrier [21,26]. The need for frequency dividers to lower the clock frequency to the baseband frequency, typically in kHz or low MHz ranges, increases the power consumption. The modulation index must also be small to ensure a continuous flow of RF power to the microsystem. Baseband clock can also be obtained from the envelope of the carrier extracted from the received RF wave to take the advantage of its low power consumption and the fact that most passive wireless
takes place. The physical dimension of the antenna sets the maximum voltage that the antenna can generate. The power efficiency of a voltage multiplier is dominated by the loss of rectifying devices [18-20]. It can be improved by employing Schottky diodes, native MOSFET (Metal Oxide Semiconductor Field Effect Transistors) diodes, or by boosting the voltage at the input of the multiplier using passive resonators [21]. A passive resonator, typically an LC network that resonates at the carrier frequency, is usually inserted between the antenna and the voltage multiplier to perform both impedance matching for maximizing power transfer from the antenna and voltage boosting for maximizing the power efficiency of the downstream voltage multiplier [22-24]. The power efficiency of voltage multipliers can be further improved by employing a step-up transformer between the antenna and the voltage multiplier with its secondary winding resonating at the carrier frequency [25]. The quality factor of the resonator should be maximized in order to maximize its output voltage subsequently the efficiency of the downstream voltage multiplier. Arising from process spread and the effect of the change of the environment in which the microsystem resides, the resonant frequency of the resonator exhibits a large degree of uncertainty. As a result, a small deviation of the resonating frequency of the resonating network from the carrier frequency will result in a large drop of the output voltage of the resonator. This is echoed with a large reduction of the power efficiency of the downstream voltage multipliers. It is highly desirable to have an automatic on-board tuning mechanism that adjusts the resonating frequency of the resonator such that the resonator will resonate at the desired carrier frequency.

*Corresponding author: Fei Yuan, Department of Electrical and Computer Engineering, Ryerson University, Ontario, Canada, E-mail: fyuan@ee.ryerson.ca

Received May 23, 2012; Accepted May 25, 2012; Published May 25, 2012

Citation: Yuan F (2012) Remote Calibration of Passive Wireless Microsystems: Challenge and Opportunity. J Elec Electron 1:e104. doi: 10.4172/2167-101X.1000e104

Copyright: © 2012 Yuan F. This is an open-access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.
microsystems operate at a rather low frequency [26-28]. A common constraint of clock generation from either the carrier or the envelope is that the clock is available only when the down link is active, severely limiting the operation of the microsystem. It is generally preferred from a low-power and robustness point of view to generate the system clock of the microsystem locally using an on-chip oscillator, often a ring oscillator or a relaxation oscillator, to take advantage of their low power consumption and a large frequency tuning range. Arising from the effect of process spread, supply voltage fluctuation, and temperature variation, the frequency of the local oscillator usually exhibits a high degree of uncertainty. The timing reference required for calibrating the frequency of the local oscillator comes from the base station. The clock of the passive wireless microsystem in [11,12] is generated using an local on-chip LC oscillator that is injection-locked to the carrier of the RF wave from the base station to take the advantage of the high frequency accuracy of injection-locking. This also allows the use of a radio-frequency signal with a small modulation index thereby maximizing the amount of power flowing from the base station to the passive wireless microsystem. The downside of injection-lock based frequency calibration is a small lock range. Injection-locked active-inductor LC oscillators with devices operating in the sub-threshold mode exhibit a large frequency tuning range with an ultra low level of power consumption, offering an alternative [29]. As compared with injection-locking, phase-locked loops provide a larger frequency lock range and superior frequency accuracy, however, at the cost of high power consumption [30]. In [25] a remote frequency calibration technique using envelope based injection-locking was proposed with significantly reduced power consumption. Integrating feedback that integrates the difference between the reference frequency and the frequency of the local oscillator not only ensures high frequency accuracy but also retains the control voltage for a sufficiently long time after the injection signal is removed. The frequency of the local oscillator can also be calibrated using digital trimming [19,31-34]. A key advantage of frequency calibration using digital trimming is its large frequency tuning range, only upper-bounded only by the frequency tuning range of the oscillator. The need for a successive approximation registers, a digital-to-analog converter, and other logic for pulse counting, comparison, and control makes it difficult to lower the power consumption.

Calibration of analog-to-digital converters

Analog-to-Digital Converters (ADCs) are an essential block of passive wireless microsystems. Various ADCs are available, the low-power constraint of passive wireless microsystems, however, only warrants a few architectures of ADCs viable for these microsystems. Charge redistribution successive approximation ADCs, time-to-digital ADCs, and incremental sigma-delta ADC offer the intrinsic advantage of low-power consumption. They are strong candidates for passive wireless microsystems.

Charge redistribution successive approximation ADCs have found increasing applications in passive wireless microsystems due to their low power consumption and a high accuracy [35-36]. Multi-stage binary weighted capacitor arrays are often used in construction of DACs to minimize both silicon and dynamic power consumption [37-38]. This, however, is at the expense of deteriorating performance mainly caused by the inaccuracy of the bridge capacitors and that of its bottom-plate parasitic capacitance of the bridge capacitors [39-43]. The offset of the comparator also affects the accuracy of the ADCs. The SNDR (Signal-to-Noise Dynamic Range) and SFDR (Spur-Free Dynamic-Range) of a non-calibrated charge redistribution successive approximation ADC could be 10 dB and 20 dB lower respectively as compared with those of its calibrated counterpart [44]. The effect of the inaccuracy of the bridge capacitors and that of its bottom-plate parasitic capacitance of these capacitors can be mitigated by adjusting the capacitance on both sides of the bridge capacitors [45]. The effect of the offset of the comparator can also be compensated by using the dynamic offset control technique [46] to avoid the power penalty of current array-based offset compensation [47] and the speed penalty of capacitor array-based offset compensation [48]. Compensation can be made programmable from the base station with the challenge that the compensating circuitry must remain in action for the time duration in which microsystems completes analog-to-digital conversion even if the calibrating signals from the base station is removed.

Oscillator-based time-do-digital ADCs employ a timing oscillator whose frequency is constant and a sensing oscillator whose frequency is a linear function of the input. For temperature measurement, the sensing oscillator is a PTAT (Proportional-To-Absolute-Temperature) oscillator whose frequency is proportional to temperature [49-51]. The accuracy of oscillator-based time-to-digital ADCs depends upon the frequency accuracy of the timing oscillator and the linearity of the sensing oscillator. The dynamic range of the ADC depends upon the ratio of the frequency of the sensing oscillator to that of the timing oscillator. It is also determined by the frequency tuning range of the sensing oscillator. Both can be adjusted remotely from the base station. The PTAT core can also be tuned remotely from the base station by varying the biasing current or other parameters. As compared with oscillator-based time-to-digital ADCs, delay-line based time-to-digital ADCs offer a key advantage of low power consumption, attribute to the absence of the power-consuming oscillator. The pulse width of the pulse generator is directly proportional to temperature, and is measured by a cyclic time-to-digital converter. The accuracy of the ADC depends upon the linearity of the PTAT line, the characteristics of the timing line, the temperature-dependent pulse width, and the minimum delay of the cyclic time-to-digital converter. The larger the pulse width and the smaller the delay of the cyclic converter, the better the resolution. To calibrate the ADC, the accuracy of the delay of the timing line needs to be calibrated first. This can be achieved by using a DLL with its reference from the base station. The delay of the cyclic time-to-digital converter can also be tuned from the base station so as to adjust the resolution of the ADC. It should be noted that although integrating ADCs such as single-slope and dual-slope ADCs offer an excellent resolution, the need for a ramp generator and a comparator makes the reduction of the power consumption of these ADCs a rather difficult task.

Incremental sigma-delta ADCs provide a high absolute accuracy in sample-by-sample conversion [52]. They provide precision conversion with high linearity obtained from the resetting of the integrator and a low offset due to the S/H of the input that allows a convenient deployment of offset compensation. In addition, the order of digital filtering for incremental ADCs is the same as the order of the incremental ADCs and is much lower as compared with that for sigma-delta ADCs, greatly reducing power consumption. The main drawback of first-order incremental sigma-delta ADCs is their low conversion speed. High-order incremental ADCs lower the conversion time without sacrificing resolution [53-56]. Similar to conventional sigma-delta ADCs, incremental ADCs are subject to the effect of the offset of the integrator caused by both mismatches and the charge injection of MOSFET switches [53]. The effect of the offset can be eliminated remotely from the base station using the approaches depicted earlier.
Conclusions

The need for the remote calibration of passive wireless microsystems, the challenges encountered, and potential solutions have been explored in this editorial. Remote calibrations of power harvesting, system clock generation and analog-to-digital conversion have been addressed. Research in this fast-evolving field is only in its infancy. An intensive research is needed in search for ultra-low power techniques and their silicon implementation for remote calibration of passive wireless microsystems from the base station.

References

1. Simon RN, Hall DG, Miranda FA (2004) RF telemetry system for an implantable Bio-MEMS sensor. In: Proceedings IEEE MTT-S International Microwave Symposium Digest 3: 1433-1436.
2. Sauer C, Stanacevic M, Cauwenberghs G, Thakor N (2005) Power harvesting and telemetry in CMOS for implanted devices. IEEE Trans Circuits Syst I 52: 2605-2613.
3. Liu W, Vichienchom K, Clements M, DeMarco SC, Hughes C, et al. (2000) A neuron-stimulus chip with telemetry unit for retinal prosthetic device. IEEE J Solid-State Circuits 35: 1487-1497.
4. Wang G, Liu W, Sivaprapakasam M, Kendir GA (2005) Design and analysis of an adaptive transcutaneous power telemetry circuit for biomedical implants. IEEE Trans Circuits Syst I 52: 2109-2117.
5. Lee SY, Lee SC (2005) An implantable wireless bidirectional communication microsensor for neurovascular stimulation. IEEE Trans Circuits Syst I 52: 2526-2538.
6. Ghovanloo M, Altiiri S (2007) A wide-band power-efficient inductive wireless link for implantable microelectronic devices using multiple carriers. IEEE Trans Circuits Syst I 54: 2211-2221.
7. Arshak K, Jafer E, Lyons G, Morris D, Korostynska O (2004) A review of low-power wireless sensor microsystems for biomedical capsule diagnosis. Microelectronics International 21: 8-19.
8. Chi B, Yao J, Han S, Xie X, Li G, et al. (2007) Low-power transceiver analog front-end circuits for bidirectional high data rate wireless telemetry in medical endoscopy applications. IEEE Trans Biomed Eng 54: 1291-1299.
9. Chi B, Yao J, Han S, Xie X, Li G, et al. (2007) A 2.4 GHz low power wireless transceiver analog front-end for endoscopy capsule system. Analog Integrated Circuits and Signal Processing 51: 59-71.
10. DeHennis AD, Wise KD (2006) A fully integrated multi-site pressure sensor for wireless arterial flow characterization. J Microelectromech Syst 15: 678-685.
11. Kocon F, Flynn MP (2006) A new transponder architecture with on-chip ADC for long-range telemetry applications. IEEE J Solid-State Circuits 41: 1142-1148.
12. Kocon F, Flynn M (2006) An RF-powered, wireless CMOS temperature sensor. IEEE Sensors J 6: 557-564.
13. Jeon W, Melingalis J, Newcomb RW (2006) Disposable CMOS passive RFID transponder for patient monitoring. In Proc IEEE Int'l Symp Circuits and Systems 5071-5074.
14. Sinha KM, Hines JC, Ray DS (2006) Cell cycle-dependent localization and properties of a second mitochondrial DNA ligase in Cricthidia fasciculata. Eukaryot Cell 5: 54-61.
15. Glidden R, Bockorck C, Cooper S, Diorio C, Dressler D, et al. (2004) Design of ultra-low-cost UHF RFID tags for supply chain applications. Communications Magazine, IEEE 42: 140-151.
16. Chawla V, Ha DS (2007) An overview of passive RFID. Communications Magazine, IEEE 45: 11-17.
17. Lehtonen MO, Michahelles F, Fleisch E (2007) Trust and security in RFID-based product authentication systems. Systems Journal IEEE 1: 129-144.
18. Jiang B, Smith JR, Philipose M, Roy S, Sundara-Rajan K, et al. (2007) Energy scavenging for inductively coupled passive RFID systems. IEEE Trans Instrum Meas 56: 118-125.
19. Nakamoto H, Yamazaki D, Yamamoto T, Kurata H, Yamada S, et al. (2007) A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35-µm technology. IEEE J Solid-State Circuits 42: 101-110.
20. Bergeret E, Gaubert J, Pannier P, Gautier JM (2007) Modeling and design of CMOS UHF voltage multiplier for RFID in an EEPROM compatible process. IEEE Trans Circuits Syst II Express Briefs 54: 833-837.
21. Karthaush US, Fischer M (2003) Fully integrated passive UHF RFID transponder IC with 16.7-µW minimum RF input power. IEEE J Solid-State Circuits 38: 1602-1608.
22. Curty J, Joehl N, Dehollain C, Declercq MJ (2005) Remotely powered addressable UHF RFID integrated system. IEEE J Solid-State Circuits 40: 2193-2202.
23. De Vita G, Iannaccone G (2005) Design criteria for the RF section of UHF and microwave passive RFID transponders. IEEE Trans Microw Theory Tech 53: 2979-2990.
24. Shamali A, Safarian A, Rofougaran A, Rofougaran M, De Flavies F (2007) Power harvester design for passive UHF RFID tag using a voltage boosting technique. IEEE Trans Microw Theory Tech 55: 1089-1097.
25. Soltani N, Yuan F (2010) Non-harmonic injection-locked phase-locked loops with applications in remote frequency calibration of passive wireless transponders. IEEE Trans. on Circuits and Systems I 57: 2381-2393.
26. Mohaisen M, Yoon H, Chang K (2008) Radio transmission performance of EPCglobal Gen-2 RFID system. In Proceeding International Conference on Advanced Communication Technology 2: 1423-1428.
27. Kaiser U, Steinhagen W (1995) A low-power transponder IC for high-performance identification systems. IEEE J Solid-State Circuits 30: 306-310.
28. Ma C, Wu X, Zhang C, Wang Z (2008) A low-power RF front-end of passive UHF RFID transponder. In: Proc. IEEE Asia Pacific Conf. Circuits and Systems 73-76.
29. Zhou Y, Yuan F (2010) Subthreshold CMOS active inductors with applications to low-power injection-locked oscillators for passive wireless microsystems. In Proceeding IEEE Mid-West Symp on Circuits Syst 885-888.
30. Fan B, Dai Y, Zhang X, Lu Y (2009) Low power clock recovery circuit for passive HF RFID tag. Analog Integr Circ Sig Process 59: 207-214.
31. Najafi V, Jenabi M, Mohammadi S, Fotowat-Ahmayd A, Marvasti M (2008) A dual-mode EPC Gen-2 UHF RFID transponder in 1.08 µm CMOS. In Proceedings of IEEE International Conference on Electronics Circuits and Systems 1135-1138.
32. Pillai V, Heinrich H, Dieska D, Nikitin P, Martinez R, et al. (2007) An ultra-low-power long-range battery/passive RFID tag for UHF and microwave. IEEE Trans on Circuits and Systems I 54: 1500-1512.
33. Lee J, Lee B (2009) A long-range UHF-band passive RFID tag IC based on high-Q design approach. IEEE Trans on Industrial Electronics 56: 2308-2316.
34. Tran N, Lee B, Lee JW (2007) Development of long-range UHF-band RFID tag chip using Schottky diodes in standard CMOS technology. In Proceeding IEEE Radio Frequency Integrated Circuits Symp 281-284.
35. Zhang D (2009) Design and evaluation of an ultra-low power successive approximation ADC. MAsc. thesis, Linkopings University, Sweden.
36. Chang YTM (2009) An ultra-low power SAR ADC. MAsc. thesis, University of British Columbia, Vancouver, Canada.
37. Sauerbrey J, Schmitt-Landsiedel D, Thewes R (2003) An ultra-low-power successive approximation ADC. IEEE J Solid-State Circuits 38: 1261-1265.
38. Scott M, Boser B, Pister K (2003) An ultra low-energy ADC for smart dust. IEEE J Solid-State Circuits 38: 1123-1129.
39. McCreary J.L. (1981) Matching properties, and voltage and temperature dependence of MOS capacitors. IEEE J Solid-State Circuits18: 608-616.
40. Singh SP, Prabhakar A, Bhattacharya AB (1982) C-2C ladder voltage dividers for application in all-MOS A/D converters. IEE Electronics Letters 19: 788-790.
41. Singh S, Prabhakar A, Bhatthacharya A (1987) Modified C-2C ladder-based D/A converters for PCM codes. IEEE J Solid-State Circuits 22: 1197-1200.
43. Cong L (2001) Pseudo C-2C ladder-based data converter technique. IEEE Trans on Circuits and Systems II 48: 927-929.
44. Matsuzawa A, Kuramochi Y, Kawabata M (2007) A 0.05 mm2 110-µm 10-b self-calibrating successive approximation ADC core in 0.18 µm CMOS. In Proc. IEEE Asian Solid-State Circuits Conference 224-227.
45. Yanfei C, Xiaolei Z, Tamura H, Kibune M, Tomita Y, et al. (2009) Split capacitor DAC mismatch calibration in successive approximation ADC. In Proceeding. IEEE Custom Integrated Circuits Conference 279-282.
46. Xiaolei Z, Yanfei C, Kibune M, Tomita Y, Hamada T, et al. (2008) A dynamic offset control technique for comparator design in scaled cmos technology. In Proceeding. IEEE Custom Integrated Circuits Conference 495-498.
47. Lee M, Dally JW, Chiang P (2000) Low-power area-efficient high-speed I/O circuit techniques. IEEE J Solid-State Circuits 35: 1591-1599.
48. Lee MJ, Dally WJ, Farjad-Rad R, Ng HT, Ramesh Senthinathan, et al. (2003) CMOS high-speed I/Os - present and future. In Proceeding of 21th International Conference on Computer Design 454-461.
49. Zhou S, Wu N (2007) A novel ultra low power temperature sensor for UHF RFID tag chip. In Proceeding of IEEE Asian Solid-State Circuits Conference 464-467.
50. Kim CK, Lee JG, Jun YH, Lee CG, Kong BS (2007) CMOS temperature sensor with ring oscillator for mobile DRAM self-refresh control. Microelectronics J 38: 1042-1049.
51. Park S, Min C, Cho S (2009) A 95 nW ring oscillator-based temperature sensor for RFID tags in 0.13µm CMOS. In Proceeding of IEEE International Symposium on Circuits and Systems 1153-1156.
52. Robert J, Temes GC, Velencic V, Dessoulay R, Deval P (1987) A 16-bit low-voltage CMOS A/D converter. IEEE J Solid-State Circuits 22: 157-163.
53. Robert J, Deval P (1988) A second-order high-resolution incremental A/D converter with offset and charge injection compensation. IEEE J Solid-State Circuits 23: 736-741.
54. Markus J, Silva J, Temes GC (2004) Theory and applications of incremental ΔΣ converters. IEEE Trans Circuits Syst I Regul Pap 51: 678-690.
55. Quiquempoix V, Deval P, Barreto A, Bellini G, Markus J, et al. (2006) A low-power 22-bit incremental ADC. IEEE J Solid-State Circuits 41: 1562-1571.
56. Agah A, Vleugels K, Griffin PB, Ronaghi M, Plummer JD, et al. (2010) A high-resolution low-power incremental ADC with extended range for biosensor arrays. IEEE Symposium on VLSI Circuits 45: 1099-1110.