Microwave Monitoring of Atmospheric Corrosion of Interconnects

Papa K. Amoah, Dmitry Veksler, Christopher E. Sunday, Stéphane Moreau, David Bouchu, and Yaw S. Obeng

1 Engineering Physics Division, Physical Measurement Laboratory, National Institute of Standards and Technology, Gaithersburg, Maryland 20899, USA
2 CEA-LETI, MINATEC Campus, F-38054 Grenoble, France

Traditional metrology has been unable to adequately address the reliability needs of emerging integrated circuits at the nano-scale; thus, new metrology and techniques are needed. In this paper, we use microwave propagation characteristics (insertion loss and dispersion) to study the atmospheric interconnect corrosion under accelerated stress conditions. The results presented in this work indicate that the corrosion resilience of the test device is limited by the thermal aging of the passivation layer.

© The Author(s) 2018. Published by ECS. This is an open access article distributed under the terms of the Creative Commons Attribution 4.0 License (CC BY, http://creativecommons.org/licenses/by/4.0/), which permits unrestricted reuse of the work in any medium, provided the original work is properly cited. [DOI: 10.1149/2.0181812jss]

Manuscript submitted October 16, 2018; revised manuscript received December 17, 2018. Published December 28, 2018.

The reliability challenges of emerging advanced integrated circuits nodes have not been adequately addressed at the nano-scale level by traditional metrology. For example, the stress buildup, due to thermal mismatch of the materials of construction, results in the generation of performance limiting defects, which are not readily detected with such techniques as DC-resistance changes. Physical analyses of devices that failed while in use suggest that damage in final encapsulation materials is a significant failure mode, probably due to the fact that the stresses in interconnects are influenced by the intrinsic properties of the passivation dielectrics. It has also been shown that the electromigration lifetime of interconnect metal lines is highly influenced by their proximity to the device encapsulating passivation layer. Furthermore, there is a persistent desire for alternate reliability techniques to help gain better mechanistic insights to device failure, and to reduce test time. Along these lines, highly accelerated stress tests (HAST) with high temperature and humidity with or without bias (e.g., JEDEC standard tests JESD22-A110, JESD22-A102, JESD22-A118, etc.) have been used. However, the metrology for monitoring these tests tends to be very complicated, and yield unsatisfactory reliability models which do not afford much mechanistic insight. Illustratively, it is incomplete to discuss the reliability of dielectric-cladded metal interconnect systems without considering the contribution of the metal-dielectric interface formed because of the adhesion of the dielectrics to the metal. The traditional metrology, however, does not directly provide this information. Thus, there is a need for better understanding of the physics of failure of final encapsulation materials and their impact on interconnect reliability. In general, new metrology techniques are needed to characterize failure modes, especially at the nano scale, and to relate them to the reliability of structure and composition.

Heat induces changes in the electrical and physical properties of an interconnect, such as resistivity change due to crystallographic structural changes, oxidation, and void formation. Such alterations result in changes in the device’s impedance that are easily monitored with lumped-RLGC equivalent circuits. Heat-induced atmospheric corrosion of metal interconnects, due to the failure of the encapsulating material, and attempt to distinguish it from other pre-electromigration (pre-EM) processes that occur during the latent period before catastrophic EM failure as described by Gousseau et al.

Experimental

Materials.—Dedicated ground-signal-ground (GSG) test structures were used in these experiments. The TSV-enabled devices under test (DUT) comprised of two-level stacked dies, with a Cu damascene redistribution layer (RDL) similar to those described by Frank et al., but encapsulated with a photo-definable thermoset polymer. The configuration of the test vehicle enabled a direct access to intrinsic reliability of TSV interconnects. In this test structure, the barrier between the TSV-fill and the bottom metal could become a flux divergence point. The “as received” devices were stored in a dry N2-box for at least 18 months during the studies.

In this paper, the thermo-mechanical reliability of the test samples was evaluated with two types of thermal cycling: a dry thermal cycling was conducted under dry N2 (dubbed TC-1), and a modified Highly-Accelerated Temperature and Humidity Stress Test (Unbiased HAST, JEDEC Standard JESD22-A115B, dubbed TC-2). The thermal profiles of the TC-1 and of the TC-2 are shown in Figures 1 and 2, respectively. These temperature profiles were chosen to mimic the environmental conditions that a typical chip will experience in service.

RF scattering data was obtained based on a two-port measurement on a vector network analyzer, using a setup in which the samples was placed on a heated chuck (temperature controlled to within ±1 C of target temperature) in an open laboratory ambient and direct current (DC) was forced through the signal line. Once the DUT reached the target temperature, and with the stress current still on, the...
microwave probe tips were landed on the DUT’s probe pads, and the RF signals continuously monitored with the 2-port network analyzer (PNA-L N5230C, 10 MHz- 40 GHz, Keysight, Inc., Santa Rosa, CA). A bias-tee was used to prevent the DC current from entering the vector network analyzer (VNA) circuit. The reference plane of the measurements was moved to the probe tips by following enhanced line-reflect-reflect-match (eLRRM) calibration using a well characterized impedance standard substrate (ISS) calibration substrate and WinCal XE algorithm (Cascade-Microtech, Beaverton, OR).29,30 A direct current measurement circuit was created in series with the DUT using a high-quality ceramic (1 Ω) resistor to simultaneously extract the DUT DC-resistance during the measurements. While we did not explicitly measure the expected additional Joule heating from the forced DC current through the DUT, we do not expect it to exceed 10°C, because of the limited number of interconnect levels and the current densities used in these studies, and as shown on similar test devices by Frank et al.26,31,32

### Results and Discussion

Insertion loss describes radiation losses from the materials of construction (i.e., metal, dielectric and their interfacial films), and is comprised of two parts: – dissipative (resistive) loss and reflection (mismatch) loss. In this work the dissipative loss (S21) appears to dominate the measurements. Thus, in the following we use S21 and insertion loss interchangeably to represent the dissipative loss. Figure 3 compares the insertion losses (S21) at three discrete frequencies, as a function of dry thermal cycling (TC-1). The TC-1 cycles were terminated because of catastrophic sample failure. In the limited experiments, the TC-1 did not result in any significant change in the electrical properties of the devices under test. On the other hand, as shown in Figure 4, the S21 decreased with increasing number of TC-2 cycles, and then became very noisy around 300 cycles. Furthermore, as shown in Figure 5, the microwave signal group delay, which effectively probes the details of the DUT’s dielectric response, also changed with increasing number of TC-2 thermal cycles. Notice, however, that the change in group delay was not monotonic, which suggests that materials of construction were changing, possibly through thermally driven chemical reactions, throughout the TC-2 cycling process.

The changes in the microwave loss spectra were most prominent at frequencies greater than 300 MHz, suggesting that the wet thermal cycling effects involve the metal and RDL materials, and not the TSVs. Optical inspection of the samples shows that the DUTs were visibly different after 200 cycles. The change in the insertion loss spectra, suggest significant mechanical damage or modification of the materials of construction with TC-2. This is supported by the extensive corrosion and mechanical damage to the RDL layer on the TC-2 samples as shown in Figure 6, which compares the cross-sectional electron micrographs of copper interconnect after a variety of thermal stresses. Such corrosion effects are most likely to be observed
Figure 4. Evolution of insertion losses (S21) as a function of number of modified-HAST (TC-2) cycles.

Figure 5. Dispersion in group delay (GD) as function number of modified-HAST (TC-2) cycles.

Figure 6. SEM micrographs showing the development of copper oxide films around interconnects as a function of stress temperature and time: (A) the dashed red circle is a visual aid showing the general location of magnified segment of interconnect, (B) “as-received” DUT, (C) after 343 TC-2 cycles (i.e., ∼18 days), (D) 3 days at a static temperature of 125°C, and (E) after 4 days at a static temperature of 200°C. The thickness copper oxide film that formed around the Cu interconnect traces was measured from scanning electron micrographs (SEM) of focused ion beam (FIB) cross-sectioned samples.

In addition, the encapsulating polymer materials can decompose or fail mechanically at high temperatures to expose the interconnect and influence the corrosion susceptibility of the device. In the absence of galvanic corrosion in the interconnect traces, the surface leakage current, due to ionic corrosion products contamination, and hence a reasonable proxy for corrosion rate, is exponentially dependent upon ambient relative humidity above 40–50%. In microelectronic devices, electrochemical corrosion processes proceed at a rate that is determined by the overpotential. Thus, in unbiased devices, failure due to corrosion can be considered thermodynamically and modeled in terms of an Eyring type reaction rate for the multiple chemical reactions involved. However, in electrically biased samples, the rate-limiting step for interconnect degradation could increase with increasing current. Interestingly, increased currents also cause Joule heating which increases the local temperature and reduces the amount of adsorbed moisture, and the possibility of water ingress, at the corrosion site. Hence, under the test conditions used in these studies, there appears to be a competition between the temperature-induced encapsulant failure and the amount of corrosion-inducing adsorbed water.

The extent of oxidation, as measured by the thickness of the copper oxide layer formed around the copper trace, showed in Figure 6, increased with increasing temperature and duration of stress, as shown in Figure 7. Although the samples studied in this work were stressed for different durations, between 3 to 18 days, the measured copper oxide thickness did not show time dependence. Thus, the formation of the copper-oxide film appears to be self-limiting. This is consistent with Platzman et al., who divide the overall Cu-oxide thin film formation into three major stages: an initial formation of a copper(I) oxide layer, followed by a hydrolysis of the oxide-air interface to create a metastable copper(II) hydroxide phase, and finally the transformation of the Cu(OH)₂ metastable phase to the stable copper (II), CuO layer. The formation of the copper(I) oxide layer is induced by an electric field (as a driving force at low-temperature conditions) formed by positive ions of Cu at the metal/oxide interface and negative ions at the oxide/air interface. As the oxide layer thickness increases, the electric field drops across the film, and ceases to be strong enough to induce the metal cations to migrate, thus limiting the native copper-oxide film growth. The native copper oxide then undergoes chemical...
Figure 7. Thickness of copper oxide film formed around Cu interconnect trace as a function of stress temperature for at least 3 days. The copper-oxide film thickness was independent of stress time after 2 days. The error bars are entirely attributable to the different stress current used. The fit equation (insert) represents the relationship between the thickness of the copper oxide film around the copper RDL traces and the stress temperature.

transformation toward the stable CuO film. Thus, although we did not chemically characterize the copper oxide films formed in this work, at temperatures below 300°C, we expect the copper oxidation product to be primarily Cu2O, with an outer coating of CuO.36,37

The activation energy for the copper oxide growth, calculated from the Arrhenius fit in Figure 8 is about 0.05 eV (i.e., 4.4 kJ/mol). This value is too low for the expected activation energy for the atmospheric oxidation of copper at temperatures above 100°C, which is in the 1.60 eV to 1.75 eV range.38 The mechanism of atmospheric oxidation of copper appears to strongly temperature dependent.39,40 Above 75°C to 100°C, the oxidation process is thermally activated, with an activation energy in the range of 1.60–1.75 eV. Below the 75°C, the initial nucleation and growth of the copper oxide film appears to be athermal.38 The activation energy we report here is suggestive of spontaneous dissociative chemisorption of water molecules on the copper surface,41 following the rupture of the encapsulating thermoset polymer. Thus, in this study, the oxidation of the copper interconnects appears to be gated by the breach in polymer encapsulant which allowed water / corrosive species ingress and adsorption on the interconnect metal, and between the Cu RDL and the passivation interface. The breach

Figure 8. The Arrhenius fit of the copper oxide thickness (in nanometers) as a function of stress temperature. The activation energy for the copper oxide growth was calculated to be about 4.4 kJ/mol with a correlation coefficient (R²) of 0.995.

Figure 9. Room temperature optical micrographs showing color changes of the Cu RDL as the DUT is heated to different temperatures. Notice the decohesion in the polymer coating in sample heated to 290°C for 72 h.

Downloaded on 2019-04-27 to IP 207.241.231.82 address. Redistribution subject to ECS terms of use (see ecsdl.org/site/terms_use) unless CC License in place (see abstract).
Figure 10. Correlation between the thickness of copper oxide film formed around Cu interconnect trace in samples maintained at stress temperature for at least 3 days and the insertion loss (S21) at 100 MHz. The intercept on the y-axis represents the room temperature insertion loss of the as-received material, prior to ant stress.

Figure 11. Evolution of the S21 at 100 MHz with device stress temperature for at least 3 days. The copper-oxide film thickness was independent of stress time after 2 days. The error bars are entirely attributable to the different stress current.

increases with increasing stress temperatures, as seen in Figure 6. Once the encapsulant fails, the copper interconnects oxidize rapidly due to the adsorption of water from the ambient air.

Heating the DUT to temperatures greater than 250°C, resulted in color changes of the RDL. Figure 9 compares the room temperature optical micrographs of test devices heated to various temperatures for at least 3 days. Significant decohesion/puddling of the polymer coating was observed in the sample heated to 290°C for 72 h, which is consistent with the known passivation polymer’s glass transition temperature. The color change may be attributed to thermal oxidation of organic functional groups leading to chain scission and discoloration in the encapsulating polymer.

The copper oxide film formed from the oxidation of the copper was monitored by the microwave insertion loss (S21) at 100 MHz. Figure 10 compares the S21 at 100 MHz to the thickness of the copper-oxide film formed around the copper interconnects. Increasing the stress temperature resulted in increased transmission loss (S21) due to increased electrical resistance (RDC) as the increasing thickness of the copper-oxide film that form around the copper interconnects reduces the conduction path. In this paper, the measured copper oxide thickness is very weakly dependent on the magnitude of the forced current, and independent of the stress time.

Using the S21 as an index for copper oxide film thickness, we can monitor the extent of corrosion RDL as a function of stress temperature. The plot shows a sigmoidal trace, indicating that there are at least two, probably competing, processes in the range of temperature studied. This data complements our previous study in which the S21 appears to recover if the stress is maintained for a period shorter than 48 hours. In this work, the insertion losses did not recover if the thermal stress is maintained for at least 48 hours, irrespective of magnitude of the forced current. Such that, taken together the data suggest that the initial corrosion process is reversible (i.e., elastic), while the later ones are not (i.e., plastic). Temperature-driven transformations within the isolation dielectrics are less likely to be responsible for the elastic processes as they are irreversible.

However, when considered in view of the low activation energies the reversibility of the initial stages is probably related to reversible processes within the encapsulating polymer layer, and/or formation of metastable oxidation products. On the other hand, the plastic losses are attributable to temperature driven degradation of the encapsulating polymer, and the spontaneous formation of stable copper oxide films on the the exposed copper lines, leading to permanent transformation in the DUT’s conduction pathways. The elastic to plastic S21 loss behavior suggest that the interconnect failure mechanisms are different for the short- (<48 hours) and long-time (>48 hours) domains. In the long-time (>48 hours) stressed devices, the microwave insertion loss mechanisms are the result of gating thermally driven events, such as encapsulating polymer degradation.

The idea of permanent change in the interconnect resistance after long stress times is further supported by the evolution of the measured direct current resistance (RDC) over time. As shown in Figure 12, there is good correlation between the time evolution of insertion losses (S21) and that of RDC. The resistance increase is attributable to the corrosion of the interconnect which reduces the current conduction path cross-section, as the copper is oxidized, forcing the current to go through the highly resistive TiN barrier which acts as a shunt layer. Close inspection of the RDC trace in Figure 12 shows a small step increase in the resistance, starting at the 2.75-day mark, before the steep rise in resistance begins at the 3.25-day mark. This may be indicative of a transformation that precedes the corrosion of the metals line, such as passivation layer breach allowing water adsorption on the metal surface.

In the following, we discuss the signal integrity consequences of the RDL corrosion on the capacitance-dominated TSV enabled interconnects structures. The Figure 13 compares the measured PRBS15...
pattern eye diagram of (A) calibration substrate, (B) “as received” to (C) highly resistive DUT after extensive stress test (6 days under 100 mA at 290°C stress). In the unstressed test devices, time domain 10-Gbps pseudo-random bit sequence (PRBS) can be propagated without significant distortion. However, the signal propagation in the thermally stressed devices suffers significant distortion due to changes in impedance mismatch. Such results are expected from the group delay deterioration.47 Such results are expected from the group delay deterioration.47 Such results are expected from the group delay deterioration.47 Such results are expected from the group delay deterioration.47 Such results are expected from the group delay deterioration.47 Thus, we had expected increasing S11 with increasing copper oxide thickness. However, we did not observe such systematic increase in S11 with stress time or temperature, indicating that the changes in signal integrity may be the result of a complicated mechanistic regime, including human handling issues.48

The changes in the eye diagrams are indicative of DUT mismatch to the reference impedance of the measurement bridge. Ordinarily, such mismatch would present as increases in the return loss (S11); thus, we had expected increasing S11 with increasing copper oxide thickness. However, we did not observe such systematic increase in S11 with stress time or temperature, indicating that the changes in signal integrity may be the result of a complicated mechanistic regime, including human handling issues.48

Conclusions

Changes in microwave signal scattering occur when copper interconnects corrode, principally due to device resistance increase from oxidation of metal lines. Pre-existing mechanical damage such as thermally driven passivation failure, appear to gate the metal oxidation rate. The insertion losses (S21) appears to correlate with the thickness of the metal oxide corruption. Thus, the measurements reported in this paper allow us to directly observe resistive changes in insertion loss due to materials transformation, e.g., formation of resistive metal oxides due to corrosion. The potential applications of the insertion loss method include rapid detection of corrosion, evaluation of encapsulation materials and passivation processes, and prediction of interconnect lifetime under in harsh environments. We may also be able use the microwave signal propagation characteristics to distinguish between corrosion and electromigration failure modes.

It must be emphasized that whereas we have attributed the observed insertion loss predominantly to dissipative loss, the total loss mechanism is not purely resistive. There are many mechanisms that contribute to the observed radiation loss, and further work is needed to resolve the contributing mechanisms.

ORCID

Yaw S. Obeng https://orcid.org/0000-0002-4880-1689

References

1. A. S. Oates, *ECS Journal of Solid State Science and Technology*, 4(1), N3168 (2015).
2. R. Abbaspour, D. K. Brown, and M. S. Bakir, *Journal of Microelectronics and Microengineering*, 27(2), 025011 (2017).
3. A. Mercha, G. Van der Plas, V. Moroz, I. de Wolf, P. Asimakopoulos, N. Minas, S. Domae, D. Perry, M. Choi, A. Redolli, C. Okoro, Y. Yang, J. Van Olmen, S. Thangaraaj, D. Sanuscuoglu Tercan, P. Sousan, J. H. Cho, A. Yakovlev, P. Marchal, Y. Travalay, E. Beyne, S. Biesems, and B. Swinnen, presented at the Electroconferencia Meeting (EDEM), 2010 IEEE International, 2010.
4. D. Edwarde, G. Heinen, G. Bednarz, and W. Schroen, *IEEE Transactions on Components, Hybrids, and Manufacturing Technology*, 6(4), 560 (1983).
5. C. A. Okoro and Y. S. Obeng, *Thin Solid Films*, 520(15), 5060 (2012).
6. J. S. Huang, X. J. Deng, P. H. Yih, T. L. Shofner, Y. S. Obeng, and C. Darling, *Thin Solid Films*, 397(1), 186 (2001).
7. 1. 16. Y. S. Obeng, C. A. Okoro, P. K. Amoah, R. R. Franklin, and P. Kabos, presented at the 2013 IEEE 62nd Electronic Components and Technology Conference, San Jose, CA, 2013.
8. P. B. Ghate, *IPF Conference Proceedings* 1986 138, 321, https://doi.org/10.1063/1.335556.
9. E. Andideh, T. Scherban, B. Sun, J. Blaine, C. Block, and B. Jin, presented at the Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX641), 2001.
10. S. Beyer, K. Croes, I. D. Wolf, and Z. Tökei, *Journal of Applied Physics*, 119(18), 184302 (2016).
11. A. Diligenti, B. Neri, P. E. Bagnoli, A. Barsanti, and M. Rizzo, *IEEE Electron Device Letters*, 6(11), 606 (1985).
12. S. H. Kang, Y. S. Obeng, M. A. Decker, M. Oh, S. M. Merchant, S. K. Karthikeyan, C. S. Seet, and A. S. Oates, *Journal of Electronic Materials*, 30(12), 1506 (2001).
13. Y. S. Obeng, C. A. Okoro, P. K. Amoah, R. R. Franklin, and P. Kabos, *ECS Journal of Solid State Science and Technology*, 5(4), F3029 (2016).
14. M. D. Janicek, D. P. Williams, V. Blaschke, A. Karamcheti, and C. Chi Shih, *IEEE Transactions on Microwave Theory and Techniques*, 51(1), 132 (2003).
15. M. Lee, et al. 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems, San Jose, CA, 247 (2011).
16. M. Lee, et al. 2012 IEEE 62nd Electronic Components and Technology Conference, 816–821 (2012).
17. C. Okoro, J. W. Lau, F. Golshany, K. Hummler, and Y. S. Obeng, *Electron Devices, IEEE Transactions on*, 61(1), 15 (2014).
18. C. Okoro, P. Kabos, J. Obrazt, K. Hummler, and Y. S. Obeng, presented at the Electronic Components and Technology Conference (ECTC), 2013 IEEE 63rd, 2013.
19. J. B. Marro, C. A. Okoro, Y. S. Obeng, K. A. Richardson, and K. Chanma, *IEEE Transactions on Electronic Components and Technology*, 61(2), 177 (2014).
20. C. E. Sunday, D. Veksler, K. C. Cheung, and Y. S. Obeng, *Journal of Applied Physics*, 122(17), 174504 (2017).
21. C. Okoro, P. Kabos, J. Obrazt, K. Hummler, and Y. S. Obeng, *Electron Devices, IEEE Transactions on*, 66(6), 2015 (2013).
22. S. Gousseau, S. Moreau, D. Bouchu, A. Farcy, P. Montminotton, K. Inal, F. Bay, M. Zelsmann, E. Picard, and M. Salaun, *Microelectronics Reliability*, 55(8), 1205 (2015).
23. T. Frank, S. Moreau, C. Chappaz, P. Leduc, L. Arnaud, A. Thuera, E. Chery, F. Lorut, L. Angel, and G. Poupon, *Microelectronics Reliability*, 53(1), 17 (2013).
24. A. Huffman, M. Butler, J. Piascik, P. Garrou, and J. Im, presented at the 2011 IEEE 61st Electronic Components and Technology Conference (ECTC), 2011.
25. Yoshinobu Ota et al., *Jpn. J. Appl. Phys.*, 54, 55E031 (2015).
26. L. Haydon, “An enhanced Line-Reflect-Reflect-Match calibration,” 2006 67th ARFTG Conference, San Francisco, CA, pp. 143, 2006.
27. Rahul Kumar Sadasanand Kocher, “Measurement and modeling of passive surface mount devices on FR4 substrates” (2012). Dissertations and Theses. Paper 754.
28. Y. S. Obeng, presented at the 2013 IEEE International Reliability Physics Symposium (IRPS), 2013 (unpublished).
29. R. L. Hienonen, *Corrosion and climatic effects in electronics*, (VTT Publications 2007).
30. Rahulkumar Sadanand Koche, “Measurement and modeling of passive surface mount devices on FR4 substrates” (2012). Dissertations and Theses. Paper 754.
31. Y. S. Obeng, presented at the 2013 IEEE International Reliability Physics Symposium (IRPS), 2013 (unpublished).
32. Y. S. Obeng, presented at the 2013 IEEE International Reliability Physics Symposium (IRPS), 2013 (unpublished).
33. Y. S. Obeng, presented at the 2013 IEEE International Reliability Physics Symposium (IRPS), 2013 (unpublished).
34. J. W. Osenbach, *Semiconductor Science and Technology*, 11(2), 8 (1996).
35. I. Platzman, R. Brener, H. Haick, and R. Tannenbaum, *The Journal of Physical Chemistry C*, **112**(4), 1101 (2008).
36. S.-K. Lee, H.-C. Hsu, and W.-H. Tuan, *Materials Research*, **19**, 51 (2016).
37. M. O’Reilly, X. Jiang, J. T. Beechinor, S. Lynch, C. NíDheasuna, J. C. Patterson, and G. M. Crean, *Applied Surface Science*, **91**(1), 152 (1995).
38. M. R. Pinnel, H. G. Tompkins, and D. E. Heath, *Applications of Surface Science*, **2**(4), 558 (1979).
39. D. Menzel, *Science*, **295**(5552), 58 (2002).
40. Q.-L. Tang and Z.-X. Chen, *Surface Science*, **601**(4), 954 (2007).
41. L. Chen, Q. Zhang, Y. Zhang, W. Z. Li, B. Han, C. Zhou, J. Wu, R. C. Forrey, D. Garg, and H. Cheng, *Physical Chemistry Chemical Physics*, **12**(33), 9845 (2010).
42. C. Gattinoni and A. Michaelides, *Surface Science Reports*, **70**(3), 424 (2015).
43. K. Wu, K. Cheng, C. Yang, C. Wang, and C. Liu, *Open Journal of Composite Materials*, **5**, 11 (2015).
44. C. E. Sunday, D. Veksler, K. P. Cheung, and Y. S. Obeng, *ECS Transactions*, **77**(2), 71 (2017).
45. T. Schiros, Stockholm University, 2008.
46. K. Joohee, P. Jun So, C. Jonghyun, S. Eakhwan, C. Jeonghyeon, K. Heegon, S. Taigon, L. Junho, L. Hyungdong, P. Kunwoo, Y. Seunghaek, S. Min-Suk, B. Kwang-Yoo, and K. Joungho, *Components, Packaging and Manufacturing Technology, IEEE Transactions on*, **1**(2), 181 (2011).
47. B. E. Cheah, J. Kong, C. K. Chew, K. C. Ooi, and S. Periaman, presented at the *Electronics Packaging Technology Conference (EPTC 2013)*, 2013 IEEE 15th, 2013 (unpublished).
48. K. Patel and P. S. Negi, *Int. J. Metrol. Qual. Eng.*, **3**(1), 29 (2012).