MULTI-STANDARD PROGRAMMABLE BASEBAND MODULATOR FOR NEXT GENERATION WIRELESS COMMUNICATION

Indranil Hatai\(^1\) and Indrajit Chakrabarti\(^2\)

\(^1\)Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, West Bengal, India
indranilh@cse.iitkgp.ernet.in

\(^2\)Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, West Bengal, India
indrajit@ece.iitkgp.ernet.in

ABSTRACT

Considerable research has taken place in recent times in the area of parameterization of software defined radio (SDR) architecture. Parameterization decreases the size of the software to be downloaded and also limits the hardware reconfiguration time. The present paper is based on the design and development of a programmable baseband modulator that perform the QPSK modulation schemes and as well as its other three commonly used variants to satisfy the requirement of several established 2G and 3G wireless communication standards. The proposed design has been shown to be capable of operating at a maximum data rate of 77 Mbps on Xilinx Virtex 2-Pro University field programmable gate array (FPGA) board. The pulse shaping root raised cosine (RRC) filter has been implemented using distributed arithmetic (DA) technique in the present work in order to reduce the computational complexity, and to achieve appropriate power reduction and enhanced throughput. The designed multiplier-less programmable 32-tap FIR-based RRC filter has been found to withstand a peak inter-symbol interference (ISI) distortion of -41 dBs.

KEYWORDS

SDR Architecture, FPGA, RRC Filter, DA Technique, QPSK Modulation and its other three variants.

1. INTRODUCTION

The standards of wireless communication system are changing very rapidly and the new standards have been growing up along with existing old standards. The current mobile phones basically support only a fixed number of standards. This emerging technology has evolved towards the concept of SDR [1-8]. The SDR concept first appeared in the military area [9], and was later implemented in the civil communication area [10]. SDR uses programmable digital devices to perform the signal processing necessary to transmit and receive the baseband information at intermediate frequency (IF). A mobile handset is required to support implementation of physical layer protocols of several cellular communication standards in order to fulfill the requirements of “communication anywhere anytime within a single terminal”. Devices such as digital signal processors (DSP’s) and field programmable gate array (FPGA’s) are endowed with signal processing functionality required for hardware realization of these communication protocols. SDR enables the consumers as well as manufacturers to upgrade their product to satisfy different communication protocol, simply by the up-gradation of the software, which will configure the hardware at any time according to the needs. The reconfiguration of the hardware in SDR can be done when the product is being shipped or when a new standard emerges or even when a call is in progress. It results in a shorter development
time and cheaper production cost due to higher volumes. All of these benefits provide opportunities for SDR in wireless communication market. Although DSP’s as well as FPGA’s may be used to implement an SDR baseband protocol, a DSP needs more time to reconfigure the hardware in comparison with the FPGA [11-12]. The present paper proposes an FPGA-based programmable baseband modulator (PBM) which is capable of performing the QPSK modulation scheme as well as its other three commonly used variants, at a maximum data rate of about 77 Mbps. The paper is organized as follows, Section 2 is about the previous research on the baseband processing of SDR system, In Section 3; the basic modulation scheme has been identified for different wireless communication standards for realizing a common baseband modulator which is useful for 2G and 3G air interface. The architecture of the PBM and its component has been discussed in Section 4. Section 5 provides the FPGA implementation results. Section 6 draws the conclusions.

2. PREVIOUS RESEARCH

A prevalent trend witnessed lately in wireless communication systems has been to support all the existing multiple radio access protocols along with an eye to improving the inter-system compatibility. This has made way for a product which can include multiple standards into a single device. This is possible by implementing the concept of re-configurability in the radio system architecture. In modern-day handheld wireless devices, the baseband processing part is commonly performed by the inflexible ASICs, which are superior in performance. But according to the need, one can support different standards/protocols at different times in a single device only by reconfiguring the programmable devices (FPGA, DSP). So, several methods have evolved to implement reconfigurable radio or software defined radio (SDR) architecture. F Jondral [13] first introduced the idea of parameterization or dynamic reconfiguration in the digital radio system architecture. He has demonstrated how the idea of parameterization can help produce an SDR system which can integrate 2G as well as 3G standard in a common platform. Wiesler et al [14] also shows the roadmap for the SDR by investigating the parameter list which is being used at the time of software radio reconfiguration to implement all the important mobile standards. In between, several silicon solutions for implementing the SDR by the best possible hardware choices have been find out in [15]. In this paper the authors have suggested FPGA+DSP solution for the generalized SDR scheme, which is suitable for several mobile air interfaces. The low-size, low-power SDR prototype system developed for multi-mode and multi-task software radio by Harada et al [16] can support several standards e.g. global positioning system (GPS) navigation system, vehicle information and communication system (VICS), electronic toll collection system (ETC), AM/FM radio broadcasting service, FM multiplex broadcasting system and several modulation schemes such as BPSK, QPSK, GMSK, ASK, and π/4 QPSK by downloading the software. Moreover, the multi-task algorithm allows a user to obtain multiple services at a time. Later, a real-time SDR test-bed for baseband processing of the physical layer of wireless standards implementation on a general purpose processor (GPP) has been described in [17]. Several techniques have been explored for the implementation of common baseband processing. A total cost approach has been adopted for baseband processing in SDR architecture in [18]. In this literature the authors have evaluated the quantitative cost factor for the baseband processing implementation in different reconfigurable architecture. In [19], M. Imran Anwar et al have proposed a new design framework for common baseband processing where after exploring the algorithmic and architectural design specifications of 3G and 4G systems, they have been integrated in an innovative extensible hardware. A parametric design effort has been made by T. Becker et al [20] for reconfigurable SDR architecture. In this paper, it has been demonstrated by a case study of reconfigurable FIR filter how the degree of parallelism affects the reconfiguration time and performance in run-time reconfigurable FPGAs. U. Ramacher [21] has pointed out two alternative approaches by which the existing as well as the evolving cell phone standards keeps changing the functions of a
system architect in response to the market requirements. L. Mingfu et al [22] have presented software radio based universal digital baseband modulator architecture for baseband processing part. In this context, novel approach has been taken to develop a low-area, low-power, high-speed common baseband processor for the next generation wireless communication device.

3. DIFFERENT MODULATION SCHEMES

The proposed baseband modulator can be integrated into the baseband processing structure of the wireless communication standard listed in Table 1. The concept of SDR is based on the ability of a single terminal to support multiple wireless communication standards on the same platform. F. Jondral [23] introduced the concept of the parameter controlled software radio structure by combining different modulators and demodulators under the same transceiver architecture. The PBM proposed in the present paper can perform any one of the four modulation schemes, namely (A) Quadrature Phase Shift Keying (QPSK), (B) Differentially Encoded QPSK (DQPSK), (C) DQPSK with $\pi / 4$ phase shift, (D) Orthogonal QPSK (OQPSK).

| Standard         | Data Rate | Modulation Type   |
|------------------|-----------|-------------------|
| PHS/PACS         | 384 Kbps  | $\pi / 4$ DQPSK   |
| IS-54/IS-136     | 30 Kbps   | $\pi / 4$ DQPSK   |
| IS-95            | 1.2288 Mbps | QPSK/OQPSK       |
| IMT-2000/UMTS    | 3.6864 Mbps | QPSK         |
| GPS              | 2 Mbps    | QPSK             |
| PDC              | 1.6 Mbps  | $\pi / 4$ DQPSK   |
| DVB-S            | 9.14 Mbps | QPSK             |
| DAB-T            | -         | DQPSK            |
| SDARS            | -         | QPSK(Satellite)  |
| Zigbee           | 20, 40, 250 Kbps | OQPSK   |

2.1. QPSK (Quaternary Phase Shift Keying)

Several communication standards use the QPSK modulation as a main baseband modulation scheme for its robustness against noise and very high data rate. In QPSK, two data channels modulate the carrier which results an increase in bandwidth efficiency. Transition of the original message signal causes a change in the phase of the carrier. The phase of the carrier changes to equally spaced value, namely $0, \pi / 2, \pi$ and $3\pi / 2$, where each value corresponds to a unique pair of message bits. QPSK produces a constant envelope signal which is given as

$$S_{QPSK}(t) = \sqrt{2P}e^{j(2\pi f_c t + \theta(t) + \theta_c)}$$

where $P$ is the transmitted power, $f_c$ is the carrier frequency in Hz, $\theta_c$ is the carrier phase and $\theta(t)$ is the data phase that takes on equally spaced value

$$\theta(t) = (i-1)\pi / 2 \quad \text{where} \quad i = 1, 2, 3, 4$$

2.2. Differentially Encoded QPSK

DQPSK modulation scheme is widely used in the various communication standards because of its power and bandwidth efficiency. In DQPSK systems, the input binary sequence is first differentially encoded and then modulated using QPSK modulator. The differentially encoded symbol is derived based on the present and on the last encoded symbol. The Boolean expression of the nth differentially encoded in-phase (I) and quadrature (Q) bits are represented as,
\[ I'_n = I_nI_{n-1} + Q_nQ_{n-1} + \bar{Q}_n\bar{I}_{n-1} + \bar{I}_nI_{n-1} + \bar{Q}_n\bar{I}_{n-1} \]  
(2)

\[ Q'_n = Q_nQ_{n-1} + I_nI_{n-1} + \bar{I}_nQ_{n-1} + \bar{Q}_n\bar{Q}_{n-1} + I_n\bar{Q}_{n-1} \]  
(3)

2.3. DQPSK with \( \pi/4 \) Phase Shift

The \( \pi/4 \) DQPSK modulation scheme is widely used because of its superior spectral efficiency. It is a special case of QPSK which offers a compromise between OQPSK and QPSK in terms to allow maximum phase change of \( 135^\circ \) compared to \( 180^\circ \) for QPSK and \( 90^\circ \) for OQPSK. \( \pi/4 \) DQPSK signals are differentially encoded to facilitate easier implementation of differential detection or coherent detection with phase ambiguity in the recovered carrier. The complex envelope of a \( \pi/4 \) DQPSK modulated signal with the symbol duration \( T \) is

\[ S_{DQPSK}(t) = \sum_{n=0}^{\hat{n}} \exp[\theta(n)] \]  
(4)

where the phase of the complex symbols \( Z_n = \exp[\theta(n)] \) are

\[ \theta(n) = \theta(n-1) + \Delta \theta(n) \]  
(5)

2.4. Orthogonal QPSK

High power amplifiers (HPA) near to or at saturation are widely used in the digital radio transmission to gain the maximum power efficiency. The \( 180^\circ \) phase change in QPSK modulation scheme forces the envelope to pass through a zero crossing. Due to this when the band-limited QPSK signal passes through the HPA results in an increase of ISI by means of spectral spreading. QPSK modulation scheme is similar to the QPSK modulation scheme except the quadrature data stream is delayed with respect to the inphase data stream by one bit period. OQPSK modulation scheme eliminates the \( 180^\circ \) phase transition by making the even and odd data stream orthogonal to each other. It has been adopted in the IS-95 standard due to its superior ISI reduction ability, though maintaining the same bandwidth occupancy as compared to the simple QPSK.

4. PROPOSED PROGRAMMABLE BASEBAND MODULATOR

The proposed architecture focuses on the hardware multiplexing technique, where the hardware can be efficiently shared and utilized between different operations. This in turn leads to reduced area and power consumption at a reasonable data rate. By integrating several of modulation schemes in one common structure, and reusing the hardware for different standards one can minimize the amount of program memory in the processor, can save valuable development time, and reduce the development costs. However in a reprogrammable multi-standard baseband processor, hardware multiplexing can often achieve comparable power consumption and lower silicon area than a fixed function circuit [24-25]. The architecture of the proposed programmable multi-standard baseband processor using hardware multiplexing technique is as depicted in Figure 1.
The key component of the multi-standard baseband processor, as shown in Figure 5 includes the (A) Serial-Parallel converter (shown as DG), (B) Symbol Mapper, (C) Upsampler, (D) Root Raised Cosine Filter as a pulse shaping filter, and (E) Carrier Generator (shown as CG) block.

4.1. Data Generator (DG)
A dummy data acquisition module accepts the digitized data from the Analog to Digital Converter (ADC) and then passes through a serial to parallel converter for dividing the incoming message bit stream into the even and odd bit stream. To accommodate the OQPSK scheme a delay of one bit period has been placed in the quadrature data stream path. After that the generated even and odd bit streams passes through the symbol mapper block.

4.2. Symbol Mapper
Symbol Mapper block contains the four different IQ mapper blocks for four different modulation schemes for generating the carrier signal. It takes the even and the odd bit stream from the data generator block and generates a stream of mapped I and Q bit streams each of 3-bit length. The symbol mapper block consists of four blocks described below which can be chosen by the MOD_SEL parameter.

4.2.1. QPSK Mapper
This block accepts the even and odd bit stream and generates a phase of the current bit sequence according to the Table 2 which causes the carrier to shift by $90^\circ$ or $180^\circ$ or $270^\circ$. The shift in the carrier generates the symbols belonging to the set {-1, 0, 1} for both I and Q data streams. The block diagram of the QPSK mapper block is as shown in Figure 3.

Table 2. Phase shift information of QPSK

| Information Bits | Phase Shifts (Radians) |
|------------------|------------------------|
| $I$ $Q$           |                        |
| 0 0              | 0                      |
| 0 1              | $\pi/2$                |
| 1 0              | $\pi$                  |
| 1 1              | $3\pi/2$               |
4.2.2. DQPSK Mapper

The block schematic of the differential encoder is shown in Figure 2. The differentially encoded symbol is derived from the present and one of the last encoded symbols. Suppose the $n^{th}$ symbol, $(n-1)^{th}$ encoded symbol and the $n^{th}$ encoded symbol be represented as $\{I_n, Q_n\}$, $\{I'_{n-1}, Q'_{n-1}\}$ and $\{I'_n, Q'_n\}$ respectively then the encoding scheme for the DQPSK modulation is carried out according to (2) and (3).

\[
\begin{align*}
\text{Differential Encoding Logic} & \\
\text{One Symbol Delay} & \\
\end{align*}
\]

\[
\begin{align*}
I_n & \quad Q_n \\
I'_{n-1} & \quad Q'_{n-1}
\end{align*}
\]

Figure 2. Block Schematic of Differential Encoding Scheme of DPQSK Modulator

4.2.3. $\pi/4$ DQPSK Mapper

It takes two bit at a time and assigned to one of the four possible differential phases as shown in Table 3. The actual information is placed into the differential phase of two successive symbols. The symbols corresponding to the possible state space of $\{-1, -0.707, 0, 0.707, 1\}$ will be generated for both of I and Q signal set. The block diagram of the $\pi/4$DQPSK mapper block is as shown in Figure 3.

| Information Bits | Phase Shifts (Radians) |
|------------------|-----------------------|
| I 0 Q 0          | $\pi/4$               |
| I 0 Q 1          | $3\pi/4$              |
| I 1 Q 0          | $5\pi/4$              |
| I 1 Q 1          | $7\pi/4$              |

Table 3. Phase shift information of $\pi/4$ DQPSK

4.2.4. OQPSK Mapper

In OQPSK mapper the even and the odd signals are offset in their alignment by one bit period (half symbol period). For, due to the transition in the input symbol at any time only one of the two bit streams can change the value. Therefore the maximum phase difference of $90^\circ$ can occur with the possible state space of $\{-0.707, 0.707\}$ for I and Q component. The block diagram of the OQPSK mapper block is as shown in Figure 3.
Figure 3. Block Diagram of IQ Mapper for QPSK, $\pi$ / 4 DQPSK, OQPSK

4.3. Upsampler

Upsampler block takes the mapped data stream input from the previous block and will generate the upsampled I and Q data by a factor of 4. This upsampler block consists of a chain of registers connected serially which acts as a shift register. The seven prior symbols are loaded into the shift register and generate the addresses for the distributed arithmetic based RRC filter as shown in Figure 5(a).

4.4. Pulse Shaping Filter

Inter-symbol interference is the main problem in any digital modulation technique which leads to increase in the probability of the receiver making an error in detecting a symbol. In mobile communication, spectral shaping at the IF stage using RRC pulse shaping filter [26-27] can be used to reduce the inter-symbol effects as well as the spectral width of the modulated signal. Real-time implementation of RRC filter needs a wide eye-opening to fight against the probability of high bit error rate (BER) by disallowing the timing jitter at the sampling instant. The transfer function of a raised cosine filter [28] is given by

$$H(t) = \frac{\sin\left(\frac{\pi t}{T_s}\right)}{\pi t} \cdot \cos\left(\frac{\pi \alpha t}{T_s}\right) \cdot \left(1 - \frac{4\alpha t}{2T_s}\right)^2$$

(6)

where $\alpha$ is the roll-off factor which ranges between 0 and 1. The magnitude response of the RRC filter with roll-off factor 0.35 is as shown in Figure 4.

Figure 4. RRC Filter Magnitude Response with $\alpha = 0.35$
Figure 4 justifies that the RRC filter with roll-off factor 0.35 can withstand the peak ISI distortion of -41dB. Depending on the different applications several researches has been carried over on the various architecture of RRC filter implementation [29-32]. The increasing demand of the high speed with low computational complexity pulse shaping filter, in the signal processing field has become the key point of the research in RRC filter implementation. Typical implementation of RRC FIR filter is based on multiply and accumulate approach where the computational complexity, is a function of the multipliers and adders [33-34]. To reduce the computational complexity another multiplier less architecture based on DA technique has been proposed by White [35], where the only the number of adders connected serially determines the computational complexity. In the proposed design implementation of the DA based parameter controlled RRC-FIR filter for low computational complexity, power optimization and enhanced throughput has been done.

RRC filter block contains the root raised cosine filter with the different value of roll-off factor or excess-bandwidth factor ($\alpha$). The value of $\alpha$ used here are 0.22, 0.35, 0.5, 0.9 according to the need for different standards e.g. IS-95, UMTS, WCDMA. In the present work a 32-tap RRC finite impulse response (FIR) filter with different values of $\alpha$ has been designed in MATLAB for generating the coefficients. For the hardware implementation of the RRC filter, each coefficient is multiplied with 4096 for the integer representation. The filter also functions as 1:4 interpolators which mean it will produce 20-mega samples/sec while taking the input data at 5-megasamples/sec. The RRC filter has been implemented using DA technique where the multiplication is achieved by pre-storing the sum of partial products for all the terms within an equation and addressing the look-up table (LUT) with the bits of all the input variables. The upsampler block generates the address for the corresponding LUT. The block diagram of the RRC filter using the DA technique is as shown in Figure 5(b).

Figure 5(a) Block Diagram of Up sampler (b) Block Diagram of Designed SRRC filter
4.5. Carrier Generator (CG)

Complex envelope of the modulated signal can be expressed as

\[ Y_K = Y_{IK} \cos \omega_c t + Y_{QK} \sin \omega_c t \]  

(7)

where \( \omega_c \) is the carrier frequency and I and Q denotes the in-phase and quadrature components. Equation (7) executed at every clock cycle of period (200ns). Over a symbol period of duration (800ns) only four values of the carrier occur. These can be conveniently defined as: \( \cos \omega_c t = 1, 0, -1, \) and \( \sin \omega_c t = 0, 1, 0, \) and \(-1\). The modulated output does not require any explicit multiplication or addition; only a 4:1 multiplexer and a 2’s complementer are sufficient. The output selects I component at the first clock cycle and Q response in the next clock cycle. This is followed by a –I response and then a –Q response, and the cycle repeat itself by choosing the IF center frequency of modulator at \( \frac{1}{4} \) of the sampling rate.

5. FPGA IMPLEMENTATION RESULT

Area (measured in terms of hardware usage), speed (measured in terms of maximum data rate supported) and power (measured in terms of power consumed by the circuit) are some of the crucial performance metrics for any hardware implementation of SDR architecture.

5.1. Timing, Area, and Power Utilization Analysis Result

Xilinx ISE 9.2i [36] has been used for synthesis and implementation of the circuit. Xilinx XCV2vp30-7FF896 device has been used as the target device for FPGA implementation and XST has been used as a synthesis tool and XPower has been used for the power calculation. Simulation based power has been calculated here after applying a random data at the rate of 1.25 Mbps. The results are listed in Table 4 and Table 5 shows the timing, area and power utilization report after the FPGA implementation of the proposed modulator.

### Table 4. Timing and Area Utilization Summary

| Modulation Schemes     | Max. Freq. (MHz) | Area |      |      |      |      |
|------------------------|------------------|------|------|------|------|------|
|                        |                  | Slice| Slice| 4 input| Gate count |
| QPSK with \( \alpha = 0.22 \) | 93.2             | 214  | 221  | 361  | 4,641|
| DQPSK with \( \alpha = 0.22 \) | 166.7            | 77   | 68   | 149  | 1,489|
| \( \pi / 4 \) DQPSK with \( \alpha = 0.35 \) | 93.2             | 420  | 417  | 653  | 8,856|
| OQPSK with \( \alpha = 0.22 \) | 93.4             | 219  | 225  | 367  | 4,870|
| Proposed Modulator with \( \alpha = 0.22, 0.35, 0.5, 0.9 \) | 77              | 719  | 519  | 1149 | 13,032|

It is obvious from the Table 5 that the gate count required for implementing the parameter controlled programmable modulator using the hardware multiplexing technique is substantially smaller than the linear sum of the gate count that would be required to implement the four different modulator schemes realized by fixed function technique.

### Table 5. Power Utilization Summary Report

| Modulation | Total Power (mW) | Clocks Power (mW) | Inputs Power (mW) | Logic Power (mW) | Outputs Power (mW) | Signals Power (mW) |
|------------|------------------|-------------------|------------------|------------------|-------------------|--------------------|
| QPSK       | 142.58           | 1.01              | 0.04             | 0.12             | 36.96             | 1.32               |
| DQPSK      | 143.98           | 0.93              | 0.04             | 0.40             | 37.29             | 2.20               |
| $\pi / 4$ DQPSK | 147.34 | 0.93 | 0.04 | 0.48 | 40.27 | 2.40 |
|----------------|--------|------|------|------|-------|------|
| OQPSK          | 141.5  | 0.72 | 0.04 | 0.35 | 35.27 | 1.99 |
| PBM with $M=0$ $F=0^*$ | 140.57 | 1.16 | 0.04 | 0.11 | 34.99 | 1.14 |
| PBM with $M=1$ $F=0^*$ | 138.51 | 1.16 | 0.04 | 0.10 | 33.02 | 1.07 |
| PBM with $M=2$ $F=0^*$ | 138.83 | 1.16 | 0.04 | 0.11 | 33.32 | 1.08 |
| PBM with $M=3$ $F=0^*$ | 136.37 | 1.16 | 0.04 | 0.09 | 30.96 | 1.00 |
| PBM with $M=0$ $F=1^*$ | 140.56 | 1.16 | 0.04 | 0.11 | 34.98 | 1.14 |
| PBM with $M=1$ $F=1^*$ | 139.07 | 1.16 | 0.04 | 0.11 | 33.54 | 1.10 |
| PBM with $M=2$ $F=1^*$ | 138.66 | 1.16 | 0.04 | 0.10 | 33.16 | 1.08 |
| PBM with $M=3$ $F=1^*$ | 135.71 | 1.16 | 0.04 | 0.09 | 30.32 | 0.98 |
| PBM with $M=0$ $F=2^*$ | 140.41 | 1.16 | 0.04 | 0.11 | 34.85 | 1.13 |
| PBM with $M=1$ $F=2^*$ | 137.32 | 1.16 | 0.04 | 0.10 | 31.85 | 1.04 |
| PBM with $M=2$ $F=2^*$ | 138.74 | 1.16 | 0.04 | 0.11 | 33.23 | 1.08 |
| PBM with $M=3$ $F=2^*$ | 135.24 | 1.16 | 0.04 | 0.09 | 29.85 | 0.97 |
| PBM with $M=0$ $F=3^*$ | 138.49 | 1.16 | 0.04 | 0.10 | 33.00 | 1.07 |
| PBM with $M=1$ $F=3^*$ | 136.39 | 1.16 | 0.04 | 0.09 | 30.99 | 0.99 |
| PBM with $M=2$ $F=3^*$ | 139.25 | 1.16 | 0.04 | 0.11 | 33.72 | 1.09 |
| PBM with $M=3$ $F=3^*$ | 135.18 | 1.16 | 0.04 | 0.09 | 29.79 | 0.97 |

* $M$ indicates the MOD_SEL parameter value, and $F$ indicates the FLT_SEL parameter value. Summing up the different power components of the proposed baseband modulator given in Table 5, the overall power comes out at maximum of 140mW.

5.2. Simulation Result

For the post place and route simulation in FPGA Modelsim-Xe 6.3c Starter version from Mentor graphics is used as a logic simulator. A bit stream of random signal is applied to the design and the simulation results are shown for $\pi / 4$ DQPSK and DQPSK in Figure 6 and 7 respectively. In this simulation, the modulating signal at a data rate of 1.25 Mbps has been applied. The carrier frequency has been taken of 5 MHz for generating the output complex envelope. In the all the picture the signals from the top are the modulation selection signal (MOD_SEL), the RRC filter selection signal (FLT_SEL), the pulse-shaped data stream of in-phase component (IRAIL), the pulse-shaped data stream of quadrature component (QRAIL), the final modulated signal (FINALOUT).
5.3. FPGA Implementation Result

The designed system has been implemented using the Xilinx Impact tool to the Virtex-2 Pro University Board and Xilinx Chipscope-Pro 9.2i is used for capturing the modulated inphase (IRAIL) and quadrature component (QRAIL) data for verifying the FPGA implementation result of the designed circuit. Here 512 samples of the output has been captured through chipscope-pro after implementing the design into FPGA and the captured output as plotted as two-dimensional constellation diagram by setting different value of MOD_SEL are shown below in Figure 8;

Figure 6. Simulation Result of $\pi / 4$ DQPSK

Figure 7. Simulation Result of DQPSK

Figure 8. FPGA implementation result by setting (a) MOD_SEL=1 and FLT_SEL=1 ($\pi/4$ DQPSK) (b) MOD_SEL=2 and FLT_SEL=1 (DQPSK)
6. CONCLUSIONS

Design and implementation of a parameter controlled programmable baseband modulator, which is capable of performing basic QPSK as well as its other three commonly used variant modulation schemes, is reported in the present paper. Implementation of the RRC filter which is an important constituent of the proposed baseband modulator has been carried out using the multiplier-less Distributed Arithmetic technique in order to reap the benefit of reduced power consumption. On applying a randomly generated data signal of 1.25 Mbps rate, the FPGA prototype of the baseband modulator targeted for Xilinx XCV2vp30-7FF896 device has been found to consume a moderate power of 140 mW. Hardware multiplexing technique, based on which the modulator has been designed has also contributed to low power consumption as well as lower area utilization. Based on the above observation the designed modulator may be considered appropriate for being integrated into a next generation wireless communication transmitter circuit for which the crucial objectives are low-power consumption coupled with limited area at a high data rate.

ACKNOWLEDGEMENTS

The author would like to thank the Ministry of Communication and Information Technology, Govt. of India, New Delhi for the support and scholarship through Special Manpower Development Project (SMDP-II).

REFERENCES

[1] Rhiemeier, “Benefits and limits of parameterized channel coding for software radio,” 2nd Karlsruhe Workshop on Software Radios, Germany, 2002.
J. Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 1892, pp.68–73.

[2] R. Tessier, and W. Burleston, “Reconfigurable computing for digital signal processing: a survey” Journal of VLSI Signal Processing, 28, 7-27. doi:10.1023/A:1008155020711, 2001.

[3] A. Polydros, J. Rautio, G. Razzano, H. Bogucka, D. Ragazzi, P. I. Dalla, A. Mammela, M. Bendix, M. Loberia, and L. Agarossi, “WIND-FLEX: developing a novel testbed for exploring flexible radio concept in an indoor environment,” IEEE Comms. Mag, vol.41, no.7, July 2003.

[4] H. Harada, Y. Kamio, and M. Fujise, “Multimode software radio system by parameter controlled and telecommunication component block embedded digital signal processing hardware,” IEICE Trans. Communication, vol.E83-B, no.6, pp-1217-1228, June 2000.

[5] F. Jondral, R. Machauer, and A. Wiesler, “Software radio,” Weil der Stadt, J. Schlembach fachverlag, 2002.

[6] A. A. Kountaris, C. Moy, L. Rambaud, and P. Le Corre, “A reconfigurable radio case study: a software based multi-standard transceiver for UMTS, GSM, EDGE and Bluetooth,” IEEE Vehicular Technology Conference, 2001.

[7] A. Wiesler, and F. Jondral, “A software radio for second and third-generation mobile systems,” IEEE Trans. on Vehicular Technology, vol51, Issue 4, pp. 738-748, July 2002.

[8] J. Branesik, B. Oelkrug, M. Bucker, D. Uffman, A. Droge, and O. M. Darianian, “Software radio approach for reconfigurable multi-standard radios,” The 13th IEEE International Symposium on Personal Indoor and Mobile Radio Communication, vol.1, pp. 110-114, Sept. 2002.

[9] R. J. Lackey, and D.W Upmal, “Speakeasy: the military software radio,” IEEE Comms. Mag., Vol 33 no 5, pp. 56-61, May 1995.

[10] J. Mitola, “The software radio architecture,” IEEE Comms. Mag. Vol 33 no 5, pp. 26-38, May 1995.

[11] F. Jondral, “Parameterization-a technique for SDR implementation,” In W. Tuttlebee (ed.), Software Defined Radio Enabling Technologies (pp. 233-256) Wiley, 2002.
[12] A. Wiesler, R. Machauer, and F. Jondral, “Software radio structure for second generation mobile communication systems,” Proceedings of the IEEE Vehicular Technology Conference, vol. 48, May 1998, pp. 2363-2367.

[13] M. S. Safadi, D. L. Ndzi, “Digital hardware choices for software radio (SDR) baseband implementation”, Information and Communication Technologies, ICTTA’06, pp. 2623-2628, April 2006.

[14] H. Harada, M. Fujise, “A new multi-mode and multi-task software radio prototype for future intelligent transport systems”, IEEE Proceedings of the 56th Vehicular Technology Conference, vol. 4, pp. 2366-2370, 24-28 Sept. 2002.

[15] R. Schiphorst, F. W. Hoeksema, C. H. Slump, “A real-time GPP software-defined radio testbed for the physical layer of wireless standards”, EURASIP Journal on Applied Signal Processing, vol. 2005, pp. 2664-2672, January 2005, ISSN: 1110-8657.

[16] R. Baines, D. Pulley, “A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers”, IEEE Communication Magazine, vol. 41, issue 1, pp. 105-113, Jan 2003.

[17] M. I. Anwar, S. Virtanen, J. Isoaha,” A software defined approach for common baseband processing”, Elsevier Journal of Systems Architecture, vol. 54, issue. 8, pp. 769-786, August 2008, doi:10.1016/j.sysarc.2008.01.007.

[18] T. Backer, W. Luk, P. Y. K. Cheung, “Parametric design for reconfigurable software-defined radio”, Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications, Volume 5453/2009, Pages: 15 – 26, doi10.1007/978-3-642-00641-8

[19] U. Ramacher “Software-Defined radio prospects for multi-standard mobile phone”, vol. 40, issue 10, pp. 62-69, October 2007, ISSN: 0018-9162.

[20] L. Mingfu, L. Xunchao, Q. Guangdi, “Software radio-based universal digital modulator research”, International Conference on Communication Software and Networks, 2009. ICCSN ’09, 27-28 Feb. 2009 Page(s):821 – 824.

[21] R. Srikanteswara, R. Chembli Palat, J. H. Reed, and P. Athanas, “An overview of configurable computing machines for software radio handsets,” IEEE Communication Magazine, Vol. 41 No. 7, pp 134-141, July 2003.

[22] J. P. Delahaye, G. Gogniat, C. Roland, and P. Bomel, “Software radio and dynamic reconfiguration on a DSP/FPGA platform,” frequenz journal of telecommunications 58, 2004, pp 152-159.

[23] F. Jondral, “Parameter controlled software defined radio,” Proceedings of SDR’02 Technical Conference, 2002.

[24] E. Tell, A. Nilsson, and D. Liu, “A low area and low power programmable baseband processor architecture,” Proc. Of the International workshop on SoC for real-time applications, Banff, Canada, July 2005.

[25] A. Nilsson, and D. Liu, “Area efficient fully programmable baseband processors,” Proceedings of International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS) VII Workshop, July 2007, Samos, Greece.

[26] N. A. Sheikholeslami, and P. Kabal, “Generalized raised-cosine filters,” IEEE transactions on Communications, Vol 47, No 7, July 1999.

[27] T. Acharya, and G.J. Miao, “Square-root raised cosine symmetric filter for mobile telecommunications”, United States Patent publication, sept2, 2004.

[28] T. S. Rappaport, “Wireless communication: principles and practice,” 2nd edition, Prentice-Hall, 2002.

[29] M. Al M. Eshtawie, and M. B. Othman, “An algorithm proposed for FIR filter coefficient representation,” International Journal of Applied Mathematics and Computer Science, Vol. 4 No. 1, pp-24-30, 2008.
[30] C. Litchfield, R.J. Langley, P. Lee, and J. Batchelor, “The use of hybrid logarithmic arithmetic for root raised cosine matched filter in WCDMA downlink receivers,” Wireless Communications and Networking Conference, pp 596-600, IEEE 2005.

[31] K. Macpherson, I. Stirling, G. Rice, D. Garcia-Alis, and R. Stewart, “Arithmetic implementations and methodologies for 3G uplink reception in Xilinx FPGAs,” Third International Conference on 3G Mobile Communication Technologies, pp 191-195, 2002.

[32] P. S. Harris, and S. Karthik, “Root raised cosine filter for a WCDMA receiver using distributed arithmetic for power optimization and enhanced speed,” International Symposium on Intelligent Signal Processing and Communication Systems, pp 512-515, 2004.

[33] M. Rawski, P. Tomaszewiez, H. Selvaraj, and T. Tadeusz Luba, “Efficient implementation of digital filters with use of advanced synthesis methods targeted FPGA architecture,” 8th Euromicro Conference on Digital System Design (DSD’05), IEEE Computer Society, 2005.

[34] D. Zeng, A. Annamalai, Jr. Amir, and I. Zaghloul, “Pulse-shaping filter design in UWB System,” IEEE Conference on Ultra Wideband Systems and Technology, Reston, Virginia, Nov. 16-19, 2003, pp 66-70.

[35] S. A. White, “Applications of distributed arithmetic to digital signal processing: a Tutorial Review,” IEEE ASSP magazine July, 1989.

[36] Xilinx ISE 9.2i, 2007, Xilinx Inc., www.xilinx.com.

Information of Authors

Indranil Hatai was born in 1982, in Midnapore, India. He is currently pursuing his MS degree in Indian Institute of Technology, Kharagpur, India. His research interests include VLSI Signal Processing Architecture, Wireless Communication, and Software Defined Radio Architecture.

Indrajit Chakrabarti is an Associate Professor in the Dept. of E&ECE of Indian Institute of Technology, Kharagpur, India. His research interest is on VLSI design and Wireless Communication.