Parallelized sequential composition, pipelines, and hardware weak memory models

Robert J. Colvin
Defence Science and Technology Group, Australia
The University of Queensland
r.colvin@uq.edu.au

Abstract
Since the introduction of the CDC 6600 in 1965 and its "scoreboarding" technique processors have not (necessarily) executed instructions in program order. Programmers of high-level code may sequence independent instructions in arbitrary order, and it is a matter of significant programming abstraction and computational efficiency that the processor can be relied upon to make sensible parallelizations/reorderings of low-level instructions to take advantage of, for instance, multiple arithmetic units. At the architectural level such reordering is typically implemented via a per-processor pipeline, into which instructions are fetched in order, but possibly committed out of order depending on local considerations, provided any reordering preserves sequential semantics from that processor's perspective. However, multiprocessing and multicore architectures, where several pipelines run in parallel, can expose these processor-level reorderings as unexpected, or "weak", behaviours. Such weak behaviours are hard to reason about, and (via speculative execution) underlie at least one class of widespread security vulnerability.

In this paper we introduce a novel program operator, parallelized sequential composition, which can be instantiated with a function \( m \) that controls the reordering of atomic instructions. The operator generalises both standard sequential composition and parallel composition, and when appropriately instantiated exhibits many of the weak behaviours of the well-known hardware weak memory models TSO, Release Consistency, ARM, and RISC-V. We show that the use of this program-level operator is equivalent to sequential execution with reordering via a pipeline. Encoding reordering as a programming language operator admits the application of established compositional techniques (such as Owicki-Gries) for reasoning about weak behaviours, and is convenient for abstractly expressing properties from the literature such as sequential consistency. The semantics and theory is encoded and verified in the Isabelle/HOL theorem prover, and we give an implementation of the pipeline semantics in the Maude rewriting engine and use it empirically to show conformance of the semantics against established models of ARM and RISC-V, and elucidate some stereotypical weak behaviours from the literature.

Keywords: Semantics, pipelines, weak memory models

1 Introduction
The 1960s saw significant improvements in processor efficiency, including allowing out-of-order instruction execution in cases where program semantics would not be lost (e.g., the "scoreboarding" technique of the CDC 6600 [92]) and maximising use of multiple computation units (e.g., Tomaszulo's algorithm [93], implemented in the IBM System360/91 [17]). These advances meant that instructions could be distributed in parallel among several subunits and their results combined, provided the computation of one did not depend on an incomplete result of another. Furthermore, interactions with main memory can be relatively slow in comparison to local computation, and so allowing independent loads and stores to proceed in parallel also improved throughput.

Even more complex is speculative execution, in the sense of guessing the result of a branch condition evaluation and transiently executing down that path. These features had the effect of greatly increasing the speed of processors, and without any visible intrusion on programmers: the conditions under which parallelization could take place ensured the sequential semantics of any computation was maintained.

When concurrency is used, either explicitly as threads sharing a single processor or via multicore architectures, the effect of out-of-order execution may be exposed, as the reordering of accesses of shared memory can dramatically change concurrent behaviour. This has provided a challenge for developing efficient, correct and secure concurrent software for modern processors that communicate via shared memory [8, 24, 44]. Order can be restored by injecting artificial dependencies between instructions (usually called fences or barriers), but the performance cost is significant; for instance, performance concerns hamper the widespread mitigation of the Spectre class of security vulnerabilities, despite their seriousness [56, 94].

To reason about the impact of reorderings on program behaviour we introduce parallelized sequential composition as a primitive operator of an imperative language. The program \( \langle c_1 \cdot c_2 \rangle \), for some function on instructions \( m \), may execute \( c_1 \) and \( c_2 \) in order, or it may interleave actions of \( c_2 \) with those of \( c_1 \) provided \( m \) allows it. We give the weakest \( m \) such that \( c_1 \cdot c_2 \) preserves the intended sequential semantics of a single process despite executing some instructions out of
order, and show how modern memory models are strengthenings of this concept, with the possible addition of further instruction types to restore order. Based on restrictions built into processors as early as the 1960s, we show that this concept of thread-local reorderings explains many of the behaviours observed on today’s multicore architectures, such as TSO [49] and ARM [18], and conforms to RISC-V [84]. We derive language-level properties of parallelized sequential composition, and use these to explain possibly unexpected behaviours algebraically. In particular, under some circumstances the possible reorderings can be reduced to a nondeterministic choice between sequential behaviours, and then existing techniques for reasoning about concurrency, such as the Owicki-Gries method [78], can be employed directly. The language, its semantics, and the properties in the paper are encoded and machine-checked in the Isabelle/HOL theorem prover [76, 79] (see supplementary material).

In Sect. 2 we provide a foundation for instruction reordering, and provide a range of theoretical memory models. In Sect. 3 we give a straightforward abstract semantics for a hardware pipeline with reordering. In Sect. 4 we fully define the syntax and semantics of an imperative language,IMP+psq, that includes conditionals, loops, and parallelized sequential composition. In Sect. 5 we show how standard Hoare logic and preconditions can be used to reason about IMP+psq. We then define TSO (Sect. 6), Release Consistency (Sect. 7), ARM (Sect. 8) and RISC-V (Sect. 9) as instances of parallelized sequential composition, showing conformance via both general properties and empirically (ARM and RISC-V). We discuss related work in Sect. 10.

2 Foundations of instruction reordering

In this section we describe instruction reordering in a simple language containing a minimal set of instruction types and the novel operator parallelized sequential composition (we give a richer language in Sect. 4). Instances of this operator are parameterized by a function on instructions, which for convenience we call a memory model. We use this foundation to explore theoretically significant memory models that underlie modern processors.

We start with a basic imperative language containing just assignments and guards as actions (type Instr) with parallelized sequential composition as combinator.

\[ a \ := \ x := e \ | \ \langle e \rangle \quad \quad \quad \quad e \ := \ nil \ | \ a \ | \ c_1 \ ; \ c_2 \]

An assignment \( x := e \) is the typical notion of an update, encompassing stores and loads, while a guard action \( \langle e \rangle \) represents a test on the state (does expression \( e \) evaluate to True) which can be used to model conditionals/branches. A command is either the terminated command nil (corresponding to a no-op), an action \( a \), or the composition of two commands according to some memory model \( m \).

The intention is that a simple command \( \alpha \ ; \beta \) is free to execute instruction \( \beta \) before instruction \( \alpha \) (possibly with modifications due to forwarding, described below) provided the constraints of \( m \) are obeyed. Clearly this potential reordering of instructions may destroy the programmer’s intention if unconstrained; however the reordering (or parallelization) of independent instructions can potentially be more efficient than the possibly arbitrary order specified by the programmer. For example, consider a load followed by an update \( r := x^n ; y := 1 \). If \( x \) is a shared variable then retrieving its value from main memory may take many processor cycles. Rather than idle the independent instruction \( y := 1 \) can be immediately issued without compromising the programmer’s intention assuming a single-threaded context. In general, two assignments can be reordered if they preserve the sequential semantics on a single thread.

A memory model \( m \) is of type Instr → \( \mathcal{P}(Instr \times Instr) \). However we will typically express a memory model as a binary relation on instructions, the reordering relation, with the implicit application of a forwarding function, which is either a straightforward variable substitution or the identity function. We first consider the reordering relation and then forwarding, which significantly complicates matters.

Reorderings. First consider the base of a memory model, the “reordering relation”, which is a binary relation on instructions. We write \( \alpha \parallel \equiv \beta \) if \( \beta \) may be reordered before instruction \( \alpha \) according to the reordering relation of memory model \( m \), and \( \alpha \parallel \equiv \beta \) otherwise. We define the special case of the sequentially consistent memory model as that where no reordering is possible.

Model 1 (sc). For all \( \alpha, \beta \in Instr \), \( \alpha \parallel \equiv \beta \).

We may now explicitly state the notion of a sequential model [62], which is the minimal property that any practical memory model \( m \) should establish. Letting the ‘effect’ function \( \text{eff} \) return the relation between pre- and post-states for a program (see Sect. 5) we can state this property as follows.

Definition 2.1. \( m \) is sequential if \( \text{eff}(c_1 ; c_2) \subseteq \text{eff}(c_1 ; c_2) \).

That is, \( m \) is sequential if its reorderings give the same results (on a single thread) as when executed in program order. The weakest sequential memory model is one that allows reordering exactly when sequential semantics is maintained.

Model 2 (eff). \( \alpha \parallel \equiv \beta \) iff \( \text{eff}(\beta ; \alpha) \subseteq \text{eff}(\alpha ; \beta) \)

Theorem 2.2. \( \text{eff} \) is sequential.

Proof. The property \( \alpha \parallel \equiv \beta \) lifts to commands. □

\( \text{eff} \) is impractical since processors cannot make semantic judgements about the overall effect of two instructions
dynamically; however there are some simple syntactic constraints which guarantee sequential semantics. As such we propose the following memory model as the weakest possible that is of practical use.

**Model 3** ($G_0$). $\alpha \equiv G_0 \beta$ iff $wv(\alpha) \notin fv(\beta)$ and $wv(\beta) \notin fv(\alpha)$

Model 3 (abbreviated $M3$) allows instructions to be reordered based on a simple syntactic test, namely, is any variable that $\beta$ references ($fv(\beta)$) modified by $\alpha$, and vice versa, using naming conventions below.

\[ \begin{align*}
fv(e),fv(\alpha) & \text{ Free variables in expr. } e \text{ or action } \alpha \quad (1) \\
wv(\alpha), rv(\alpha) & \text{ Write, read variables } \quad (2) \\
s_1 \cap s_2 & \equiv \emptyset \text{ (mutual exclusion) } \quad (3)
\end{align*} \]

Reorderings eliminated by $M3$ include $(x := 1 \xleftarrow{G_0} x := 2)$, $(x := 1 \xleftarrow{G_0} r := x)$ and $(r := x \xleftarrow{G_0} x := 1)$. In general, if $wv(\alpha) \subseteq rv(\beta)$, for $\alpha, \beta \in Instr$, then there is a data dependency between $\alpha$ and $\beta$, that is, the value of a variable that $\beta$ depends on is being computed by $\alpha$. It is straightforward to see that $(\alpha \equiv G_0 \beta) \Rightarrow (\alpha \equiv \beta)$ i.e., $G_0$ is stronger than EF. We can therefore infer that $G_0$ is sequential.

**Theorem 2.3.** If $M$ is stronger than EF then $M$ is sequential.

**Proof:** A stronger model admits fewer behaviours (24).

The memory model $G_0$ is lacking in the age of multicore processors because it does not require two consecutive loads of the same shared variable to be performed in order. For instance, consider the following concurrent processes.

\[ r_1 := x \xrightarrow{G_0} r_2 := x \quad \| \quad x := 1 \xrightarrow{G_0} x := 2 \quad (4) \]

The two loads should read values of $x$ in a globally “coherent” manner, that is, the value for $x$ loaded into $r_1$ must occur no later than that loaded by $r_2$. Hence program (4) should not reach the final state $r_1 = 2 \wedge r_2 = 1$. However, although $x := 1 \xrightarrow{G_0} x := 2$, we have $r_1 := x \xrightarrow{G_0} r_2 := x$ in the first thread.

To cope with shared variables and coherence we divide the set of variables, $V$, into mutually exclusive and exhaustive sets $\text{Shared}$ and $\text{Local}$, with specialised definitions below.

\[ \begin{align*}
sv(\alpha), rsv(\alpha), wsv(\alpha) & \text{ As (1), (2), restricted to Shared } \quad (5) \\
is\text{Store}(\alpha) & \equiv wsv(\alpha) \neq \emptyset \wedge rsv(\alpha) = \emptyset \quad (6) \\
is\text{Load}(\alpha) & \equiv wsv(\alpha) = \emptyset \wedge rsv(\alpha) \neq \emptyset \quad (7) \\
is\text{Reg}(\alpha) & \text{ iff } \alpha \text{ is an assign. or guard and } sv(\alpha) = \emptyset \quad (8)
\end{align*} \]

To maintain “coherence per location” we extend $G_0$ to $G$ by adding a constraint on the loaded shared variables. Additionally, since we are now explicitly concerned with concurrent behaviour, we add a fence instruction type to restore order, i.e., $\alpha := \ldots \| \text{fence}$. We call this an “artificial” constraint, since it is not based on “natural” constraints arising from the preservation of sequential semantics.

**Model 4** ($G$). $\alpha \equiv G \beta$ iff $\alpha \equiv G_0 \beta \wedge rsv(\alpha) \notin rsv(\beta)$, except $\alpha \equiv \text{fence} \equiv \alpha$.

When specifying a memory model we typically give the base relation first, and then list the “exceptions”, which take precedence. $M4$ strengthens the condition of $M3$ to require loads from main memory to be kept in program order per shared variable. In addition fences block reordering, reinstating program-order execution explicitly if desired by the programmer (at the potential cost of efficiency). We let $\alpha \equiv M \beta \equiv M \gamma$ abbreviate $\alpha \equiv G \beta \wedge \beta \equiv G \gamma$, and similarly for $\equiv G$.

We consider $G$ to be the weakest memory model of practical consideration in a concurrent system as it maintains both coherence-per-location and sequential semantics.

**Definition 2.4.** Model $M$ is coherent if it is stronger than $G$.

Most modern processors are coherent. A memory model that is not coherent, and is the obvious weakest dual of $M1$, is one that allows any instructions to be reordered under any circumstances. If we disallow forwarding in this model (discussed in the next section), this weakest memory model corresponds to parallel composition.

**Model 5** (Par). For all $\alpha, \beta \in Instr$, $\alpha \equiv \text{Par} \beta$

We may now define $c \parallel d \equiv c \text{; } d$, lifting instruction-level parallelism to thread-level parallelism.

The key point about the sc memory model ($M1$) is that reasoning is “straightforward”, or classical, in that all the accepted techniques work. This is the property of sequential consistency [62], formalised below.

**Definition 2.5.** Command $c_{(m)}$ is structurally identical to $c$ but every parallelized sequential composition, except for instances of Par, is parameterized by $M$.

**Definition 2.6** (Sequentially consistent). A memory model $M$ is sequentially consistent if, for any programs $c$ and $d$, ignoring local variables, $c_{(m)} \parallel d_{(m)} = c_{(sc)} \parallel d_{(sc)}$.

By definition sc is sequentially consistent, however even sequentially consistent uniprocessors are not as strong as $M1$, for instance, some speculate loads and reissue them if a change is detected (relatively quickly via the cache [100]).

Note the difference between sequential and sequentially consistent: a sequentially consistent memory model is sequential, but not vice versa. None of TSO, ARM or RISC-V are sequentially consistent in general, but are for programs in a particular form, e.g., where shared variables are accessed according to a lock-based programming discipline.

**Forwarding.** We now complicate matters significantly by considering forwarding, where the effect of an earlier operation can be taken into account when deciding if instructions can be reordered.\(^2\) For instance, given a program $x:=1; r:=x$, we use the term “forwarding” from ARM and POWER [16], sometimes referred to as “bypassing” in TSO [87].
we have \( x := 1 \stackrel{G}{\Rightarrow} r := x \) because \( \text{wv}(x := 1) = \{ x \} \subseteq \text{fv}(r := x) \), violating M3. In practice however it is possible to forward the new value of \( x \) to the later instruction – it is clear that the value assigned to \( r \) will be 1 if \( x \) is local, and in any case is a valid possible assignment to \( r \) even if \( x \) is shared. We define \( \beta_{\alpha \rightarrow} \), representing the effect of forwarding the (assignment) instruction \( \alpha \) to \( \beta \), where the expression \( f_{\beta(x)} \) is \( f \) with references to \( x \) replaced by \( e \).

**Definition 2.7 (Forwarding).** \( \beta_{\alpha \rightarrow} = \beta \), except

\[
(y := f)_{\alpha \rightarrow} = e = (f)_{\alpha \rightarrow} = (f)_{\alpha \rightarrow} = (f)_{\alpha \rightarrow}
\]

Forwarding and reordering are combined to form a memory model as follows, where the effect of forwarding is taken into account before calculating reordering.

\[
M \equiv \lambda \alpha.\{(\beta_{\alpha \rightarrow}, \beta) | \alpha \stackrel{M}{\Rightarrow} \beta_{\alpha \rightarrow}\}
\]

\[
\beta' \alpha \rightarrow M \beta \equiv (\beta', \beta) \in M(\alpha)
\]

Thus a memory model \( m \) for a given action \( \alpha \) returns a set of pairs \((\beta', \beta)\) where \( \beta \) reorders with \( \alpha \), after the effect of forwarding \( \alpha \) to \( \beta \) \((\beta')\) is taken into account. For convenience we sometimes use the notation \( \beta \alpha \rightarrow M \beta \) which conventionally conveys the bringing forward of \( \beta \) with respect \( \alpha \). For example, since \((r := x)_{\alpha \rightarrow} = e = (r := (x[x(1)]) = r := 1\), the load \( r := x \) "reorders" with \( x := 1 \), becoming \( r := 1 \).

\[
r := 1 \alpha \rightarrow x := 1 \stackrel{G}{\Rightarrow} r := x
\]

Forwarding is significant because it can change the orderings allowed in a non-standard way, since a later instruction that was blocked by \( r := x \) may no longer be blocked, and potentially can now also be reordered before \( x := 1 \). Of course, this is potentially a significant efficiency gain, because local computation can proceed using the value 1 for \( x \) without waiting for the update to propagate to the rest of the system.

Memory models with out-of-order execution typically use forwarding. (As noted above, one exception is \( \text{par} \) for interleaving parallel). In \( g \) and \( G \) reordering is symmetric, however when calculated after the effect of forwarding is applied there are instructions that may be reordered in one direction but not the other. In general a reordering relation is neither reflexive nor transitive.

**Memory model refinement.** We define model refinement as a strengthening per action.

**Definition 2.8.** \( M_1 \subseteq M_2 \equiv \forall \alpha \cdot M_2(\alpha) \subseteq M_1(\alpha) \)

As we explore in the rest of the paper, the Total Store Order memory model (\( \text{tso} \)) strengthens \( g \) considerably (or alternatively, weakens \( s \) for the particular case of stores and loads), while \( \text{arm} \) strengthens \( g \) to prevent stores from coming before branches. \( \text{arm} \), \( \text{risc-v} \), and the release consistency models \( \text{rc}_{\text{pc}} \) and \( \text{rc}_{\text{sc}} \) are related as below, focusing on their common instruction types; since each introduces unique instruction types a direct comparison is not possible.

**Theorem 2.9 (Hierarchy of models).**

\( \text{EFF} \subseteq G_0 \subseteq \text{G} \subseteq \text{Rc}_{\text{pc}} \subseteq \text{Risc-v} \subseteq \text{Rc}_{\text{sc}} \subseteq \text{ARM} \subseteq \text{TSO} \subseteq \text{SC} \).

**Proof.** Straightforward from definitions. \( \square \)

This result is similar to other classifications \[11, 41, 43\]. Note that \( \text{par} \) does not fit into the hierarchy because it does not allow forwarding.

**Well-behaved models.** A memory model could theoretically allow arbitrary reorderings and effects of forwarding; however from a reasoning perspective we make the following definition of well-behaved memory models.

**Definition 2.10.** A memory model \( m \) is well-behaved if it is \( \text{sc} \) or if: i) the result of reordering is deterministic; ii) any resulting action \( \beta' \) must arise from the application of the forwarding function (Definition 2.7), or have no change at all, i.e., we do not allow arbitrary effects of forwarding; and iii) if an action allows any reordering then it must allow reordering with \( \text{internal} \) ("silent") steps.

Conditions i) and ii) ensure determinism and sequential semantics, while condition iii) simplifies reasoning (silent steps are defined in in Sect. 4). All the memory models we consider are well-behaved, with the exception of \( \text{par} \).

3 Pipeline semantics

Before defining a full language we consider how a reordering relation can be used to define the semantics of a processor pipeline where instructions can be reordered. The command \((\text{pline}_{\text{m}} t \cdot c)\) represents the execution of \( c \) with \( t \) a sequence of instructions that are currently (in) the pipeline; instructions in \( t \) can be issued to the wider system in order, or out-of-order according to \( m \). Assume that \( c \) is executed sequentially, (i.e., is of the form \( c_{(\text{sc})} \)), then the behaviour of the pipeline is as follows.

\[
(\text{pline}_{\text{m}} t \cdot c) \rightarrow (\text{pline}_{\text{m}} t \cdot c_{\alpha}) \equiv (\text{line}_{\text{m}} t \cdot c_{\alpha})
\]

\[
(\text{pline}_{\text{m}} t \cdot c_{\alpha}) \rightarrow (\text{pline}_{\text{m}} t \cdot c_{(\text{sc})})
\]

\[
(\text{pline}_{\text{m}} t \cdot c_{(\text{sc})}) \rightarrow (\text{pline}_{\text{m}} t \cdot c_{(\text{sc})})
\]

Rule (12) states that the next instruction in \( c \) in sequential order can be "fetched" and placed at the end of the pipeline; \( c \) is effectively the "code base". We use \( \cdot c_{(\text{sc})} \) for appending lists, and for convenience allow it to apply to individual elements as well. The promoted step \( \tau \) represents an internal action of the processor, which is ignored by the rest of the system. Rule (13) states that an instruction \( \alpha \) somewhere in the pipeline can be "committed" out of order, provided it can be reordered with all prior instructions currently in the pipeline. The notation \( \alpha' \tau t \overset{M}{\Rightarrow} \alpha \) (cf. (10)) is a shorthand...
for \((a', a) \in M(t)\), i.e., lifting \(M\) from a function on instructions to sequences of instructions, that is, \(M(\emptyset) = \text{id}\) and \(M(a^{-} t) = M(a) ; M(t)\), where \(\emptyset\) is the empty list, ‘id’ is the identity relation, and ‘;’ is relational composition.

Consider executing the program \(r_1 := x ; r_2 := y ; c\) in a pipeline. Both loads can be fetched (in order) into the pipeline by (12), but then, assuming \(r_1 := x \iff r_2 := y, r_2 := y\) may be committed before \(r_1 := x\) by (13) (or further instructions from \(c\) could be fetched and potentially committed). The fetch/commit rules abstract from other stages in a typical pipeline (see, e.g., [67]), for instance, the two loads above would be issued to the system in order, with the out-of-order commit corresponding to the second load being serviced earlier by the memory system.

We encoded this semantics straightforwardly in the Maude rewriting engine [29, 97] as a model checker (see supplementary material). We find this processor-level view to be convenient for showing equivalence with other models of reordering, for instance, the store buffer model of TSO (Sect. 6.1) and an axiomatic specification of ARM (Sect. 8.1). However it is not directly amenable to established techniques for reasoning about programs such as Hoare Logic [45], Owicki-Gries (OG) [78] or rely/guarantee [51], which are over the structure of a program. As such we now consider embedding reordering into a typical imperative language, where the following theorem holds (recall Definition 2.5).

**Theorem 3.1.** For well-behaved \(M\), \(c_{(M)} = (\text{pline}_{M} [\emptyset] : c_{(sc)})\)

**Proof.** By induction on traces. □

4 **An imperative language with parallelized sequential composition**

In this section we give the syntax and semantics for an imperative programming language, \(\text{IMP}^*\text{pseq}\), which uses parallelized sequential composition (extending that of Sect. 2).

**Syntax.** The syntax of \(\text{IMP}^*\text{pseq}\) is given below.

\[
\alpha ::= x := e \mid (\{e\} \mid \text{barrier}(f))
\]

\[
c ::= \alpha \mid \emptyset \mid c_1 :: c_2 \mid c_1 \parallel c_2 \mid c_i^{m+1}
\]

\[
c_{[m]} = \text{nil} \quad c_{[m]}^{m+1} = c \cdot c_{[m]}
\]

\[
(\text{if } b \text{ then } c_1 \text{ else } c_2)_m \equiv (\{b\} u c_1 \parallel \{\neg b\} u c_2)
\]

\[
(\text{while } b \text{ do } c)_m \equiv (\{b\} u c)^{m}_u \parallel \{\neg b\}
\]

The basic actions of a weak memory model are an update \(x := e\), a guard \(\{e\}\), and a barrier. (We give an atomic expression evaluation semantics for assignments and guards, which is typically reasonable for assembler-level instructions.) The barrier instruction type can be instantiated for some data type which we leave unspecified at this point; particular memory models typically introduce their own barrier/fence types and we define them in later sections. We assume that every model has at least a “full” fence, and define fence \(\equiv \text{barrier}(\text{full})\). The special instruction \(\tau \equiv \{\text{true}\}\) is a silent step (defined later), having no effect on the state, possibly corresponding to some internal actions of a microprocessor.

A command \(c\) may be the terminated command \(\text{nil}\), a single instruction, the parallelized sequential composition of two commands (parameterised by a memory model), a binary choice, or an iteration. Iterations are parameterised by a memory model, as they implicitly contain sequencing.

In (14) we use parallelized sequential composition to define ‘;’ as the usual notion of sequential composition (see M1), and ‘;’ as the usual notion of parallel composition (see M5). Finite iteration of a command, \(c^n\), is the \(n\)-fold composition of \(c\) with reordering according to \(M\) (15). Conditionals are modelled using guards and choice (where false branches are never executed) (16). By allowing instructions in \(c_1\) or \(c_2\) to be reordered before the guards one can model speculative execution, i.e., early execution of instructions which occur after a branch point [90]. We define a while loop using iteration (17) following [38, 59]; Both conditionals and loops are parameterised by a memory model since they include a parallelized sequential composition.

**Operational semantics.** The meaning of \(\text{IMP}^*\text{pseq}\) formalised using an operational semantics, given below. The operational semantics generates a sequence of syntactic instructions (as opposed to Plotkin-style pairs-of-states [80]), allowing syntactic analysis of instructions to decide on reorderings. We show how to convert straightforwardly to pairs-of-states style in Sect. 5.

\[
\alpha \xrightarrow{\alpha} \text{nil} \quad (18) \quad c_{[m]}^{n} \xrightarrow{\tau} c_{[m]}^{n+1} \quad (19)
\]

\[
c \cap d \xrightarrow{\tau} d \quad (20) \quad c \cap d \xrightarrow{\tau} d \quad (21)
\]

\[
\text{if } b \text{ then } c_1 \text{ else } c_2 \xrightarrow{\tau} c_{[m]}^{n} \quad (22)
\]

\[
c \parallel d \xrightarrow{\tau} c_1 \parallel d \quad (23)
\]

\[
(\text{while } b \text{ do } c)_{[m]} \xrightarrow{\tau} (\{b\} u c)^{m}_u \parallel \{\neg b\} \quad (24)
\]

**Sequential fragment.** The operational semantics of an instruction is simply a step labelled by the instruction itself (18). After executing the corresponding step an instruction \(\alpha\) is terminated, i.e., becomes \(\text{nil}\). The semantics of loops is given by unfolding a nondeterministically-chosen finite number of times (19) (recall (15)).\(^3\) A nondeterministic choice (the internal choice of CSP [46]) can choose either branch (20, 21). A parallelized sequential composition \(c_1 \parallel c_2\) can take a step if \(c_1\) can take a step (22), and continues with \(c_2\) when \(c_1\) has terminated (23), as in standard sequential composition.

\(^3\)We ignore infinite loops to avoid the usual complications they introduce, since they do not add anything to the discussion of instruction reordering.
Together these rules give a standard sequential semantics for imperative programs, and we refer to them as the "sequential fragment".

**Parallelized sequential composition.** We now consider a further rule, unique to IMP+seq, that allows reordering of instructions. Rule (24) states that given a program $c_1 ; c_2$, an instruction $\beta$ of $c_2$ can happen before the instructions of $c_1$, provided that $\beta' \prec c_1 \prec M$, i.e., $\beta$ is not dependent on instructions in $c_1$ (according to the rules of model $M$), and the result of (accumulated) forwarding of instructions in $c_1$ to $\beta$ results in $\beta'$. This is given by lifting a model $M$ to commands, defined inductively below (recall (9) and (10)).

\[
\begin{align*}
M(\text{nil}) &= \text{id} \\
M(c_1 ; c_2) &= M(c_1) \searrow M(c_2) \\
M(c_1 \cap c_2) &= M(c_1) \cap M(c_2) = \bigcap_n [M(c_{1,n}) \cap M(c_{2,n})]
\end{align*}
\]

Any instruction may reorder with the empty command $\text{nil}$. Reordering according to memory model $M_1$ over $c_1 ; c_2$ is the relational composition of the orderings of $c_1$ and $c_2$ with respect to $M_1$ (independent of $M_2$) (25). Reordering over a choice is possible only if reordering can occur over both branches (26) (but choices can be resolved via (20), (21)). Reordering over an iteration is possible only if reordering is possible over all possible unrollings.

**Trace semantics.** Given a program $c$ the operational semantics generates a trace, that is, a finite sequence of steps $c_0 \xrightarrow{a_1} c_1 \xrightarrow{a_3} \ldots$ where the labels in the trace are actions.

We write $c \xrightarrow{t} c'$ to say that $c$ executes the actions in trace $t$ and evolves to $c'$. Traces of visible actions are accumulated into the trace, and silent actions (such as $t$) are discarded, i.e., we have a “weak” notion of equivalence [74]. A visible action is any action with a visible effect, for instance, fences, assignments, and guards with free variables. Silent actions include any guard which is $\text{True}$ in any state and contains no free variables; for instance, $\{0 = 0\}$ is silent while $\{x = x\}$ is not. A third category of actions, infeasible $\alpha$, includes exactly those guards $\{b\}$ where $b$ evaluates to $\text{False}$ in every state. This includes actions such as $\{\text{False}\}$ and $\{x \neq x\}$. The meaning of a command $c$ is its set of all terminating behaviours, written $[c]$, with behaviours containing infeasible actions being excluded from consideration.

**Refinement.** We take the usual (reverse) subset inclusion definition of refinement, i.e., $c \sqsubseteq d$ if every behaviour of $d$ is a behaviour of $c$; our notion of command equivalence is refinement in both direction. From this definition we can derive expected properties for the standard operators such as $[c \cap d] = [c] \cup [d]$ and $[c :: d] = [c] \cap [d]$ (overloading $\cap$ to mean pairwise concatenation of sets of lists).

Properties for parallelized sequential composition are, of course, more interesting, and we provide some below that we make use of in the rest of the paper.

\[
\begin{align*}
(c_1 ; c_2) &\sqsubseteq c_1 ; c_2 \\
(c_1 \cap d) &\sqsubseteq c \\
(c_1 ; c_2) &\sqsubseteq (c_1 ; (c_2 ; c_3)) \\
(\alpha :: c) &\parallel d \sqsubseteq (\alpha :: (c \parallel d)) \\
(c_1 \cap c_2) &\parallel d = (c_1 \parallel d) \cap (c_2 \parallel d)
\end{align*}
\]

Law 27 states that sequential composition is always a refinement of parallelized sequential composition. Law 28 is the standard resolution of a choice to its left operand (a symmetric law holds for the right operand). Parallelized sequential composition is associative by Law 29, provided both instances are parameterised by the same model $M$. The interleaving semantics allows us to derive Law 30, a typical interleaving law, and Law 31 for distributing choice over parallel composition; these laws are important for reasoning about the effects of different instruction reorderings.

Now consider the case of two instructions in sequence.

\[
\begin{align*}
(\alpha \prec M) \Rightarrow (\alpha \prec \beta) &\Rightarrow (\alpha \prec \beta) = (\alpha :: \beta) \\
(\beta \prec \alpha \prec M) &\Rightarrow (\alpha :: \beta) = (\alpha :: \beta) \cap (\beta' :: \alpha) \\
(\alpha \prec M) &\Rightarrow (\alpha :: \beta) = (\alpha :: \beta) \cap (\beta' :: \alpha) \\
(c_1 \parallel \text{fence} ; c_2) &\sqsubseteq c_1 :: \text{fence} :: c_2
\end{align*}
\]

Law 32 states that if $\beta$ cannot be reordered according to $M$ then they are executed sequentially. Law 33 states that if reordering is allowed then that is one possible behaviour. Law 34 composes these two rules to reduce parallelized sequential composition to a choice over sequential compositions, eliminating the memory model. Similarly, a full fence restores order and hence sequential reasoning as in Law 35.

**Monotonicity.** Monotonicity (congruence) holds for the standard operators of IMP+seq, but monotonicity of parallelized sequential composition contains a subtlety in that the allowed traces of $c_1 ; c_2$ are dependent on the reorderings allowed by $c_1$ with respect to $M$ (Rule (24)). To handle this we need a stronger notion of refinement, written $c \sqsubseteq M c'$, where traces are augmented to track the reorderings allowed, allowing strengthening only.

**Theorem 4.1.** $c ; d \sqsubseteq c' ; d'$ if $c \sqsubseteq M c', d \sqsubseteq d'$, and $M \sqsubseteq M'$.

**Proof.** By induction on traces: the requirement for the left argument is a consequence of (24); and strengthening of the memory model reduces the number of possible traces. □

5 Reasoning about IMP+seq

So far we have considered trace-level properties; now we turn attention to state- and predicate-based reasoning. The

\[\text{Similarly to refusal sets in CSP’s failures/divergences model [85].}\]
action-trace semantics can be converted into a typical pairs-of-states semantics straightforwardly.

\[
\text{eff}(x := e) = \{(\sigma, \sigma[x := e])\} 
\]

\[
\text{eff}(\emptyset) = \{(\sigma, \sigma) \mid \sigma \in \Sigma\} 
\]

\[
\text{eff}(\text{barrier}(f)) = \text{id} 
\]

\[
\text{eff}([ ]) = \text{id} \quad \text{eff}(a \cap t) = \text{eff}(a) \uplus \text{eff}(t) 
\]

\[
\text{eff}(c) = \bigcup \{\text{eff}(t) \mid t \in [c]\} 
\]

\[
\wp(c) = \lambda q.\{\sigma \mid \forall \sigma' \in \text{eff}(c) \Rightarrow \sigma' \in q\} 
\]

\[
\{p\} \ e \{q\} \triangleq p \Rightarrow \wp(e) q 
\]

Let the type \( \Sigma \) be the set of total mappings from variables to values, and let the effect function \( \text{eff} \) be the identity relation on states, and given a Boolean expression \( e \) we write \( \sigma \in e \) if \( e \) is True in state \( \sigma \). The effect of actions is straightforward from (36) and (37), giving the trivial case \( \text{eff}(\tau) = \text{id} \). The relationship with standard Plotkin style operational semantics [80] is straightforward.

\[
c \longrightarrow^\alpha c' \land (\sigma, \sigma') \in \text{eff}(\alpha) \Rightarrow \langle c, \sigma \rangle \longrightarrow^\alpha \langle c', \sigma' \rangle 
\]

The advantage of our approach is that syntax of the action \( \alpha \) can be used to reason about allowed reorderings using (13, 24), whereas in general one cannot reconstruct the action from a pair of states. Mapping eff onto a trace \( t \), map(\text{eff}, t), yields the sequence of relations corresponding to the set of sequences of pairs of states in a Plotkin-style trace. We can lift eff to traces by inductively composing such a sequence of relations (38), and we define the overall effect of a command by the union of the effect of its traces (39).

The predicate transformer for weakest precondition semantics is given in (40). A predicate is a set of states, so that given a command \( c \) and predicate \( q \), \( \wp(c)(q) \) returns the set of (pre) states \( \sigma \) where every post-state related to \( \sigma \) by \( \text{eff}(c) \) satisfies \( q \) (following, e.g., [35]). Given these definitions we can show the following.

**Theorem 5.1.** For Sequential \( M \), \( \wp(c_1 \uplus c_2) = \wp(c_1) \cap \wp(c_2) \)

*Proof:* By Definition 2.1, Theorem 2.2 and (40). \( \square \)

We define Hoare logic judgements using weakest preconditions (41) (note that we deal only with partial correctness as we consider only finite traces). From these definitions we can derive the standard rules of weakest preconditions and Hoare logic for commands such as nondeterministic choice and sequential composition, but there are no general compositional rules for parallelized sequential composition.

\[
\{q[x := e]\} x := e \{q\} \quad \{q \land e\} \{e\} \{q\} \quad \{q\} \text{fence} \{q\} 
\]

\[
\{p\} c_1 \uplus c_2 \{q\} \Leftrightarrow \{p\} c_1 \land \{r\} c_2 \{q\} 
\]

\[
\{p\} c_1 \cap c_2 \{q\} \Leftrightarrow \{p\} c_1 \{q\} \land \{p\} c_2 \{q\} 
\]

\[
\{p\} \text{fence} \uplus c_2 \{q\} \Leftrightarrow \{p\} c_1 \land \{r\} c_2 \{q\} 
\]

Law 43 follows from (37) and (40), while Laws 44 and 45 are straightforward by definition. Law 46 is a key rule that shows how, for any \( m \) where fence acts as a full fence, inserting a fence restores sequential reasoning in that a mid-point (predicate \( r \)) can be used for compositional reasoning.

**Theorem 5.2.** If \( c \subseteq c' \) then \( \text{eff}(c') \subseteq \text{eff}(c) \), \( \wp(c) \subseteq \wp(c') \), and \( \{p\} c \{q\} \Rightarrow \{p\} c' \{q\} 

*Proof:* Straightforward from definitions. \( \square \)

We use two key theorems to establish (or deny) properties of programs executing under weak memory models.

**Theorem 5.3** (Verification).  

(i) If \( c = \text{c'}(sc) \) then \( \{p\} c \{q\} \Leftrightarrow \{p\} c'(sc) \{q\} 

(ii) If \( c \subseteq c' \) and \( \{p\} c' \{\neg q\} \) then \( \neg\{p\} c \{q\} 

*Proof:* Straightforward from definition and Theorem 5.2. \( \square \)

Theorem 5.3(i) is simply monotonicity of a Hoare triple, but we make the reduction to a sequential form explicit; once this has happened standard compositional rules from Hoare logic can be applied to establish a property of the original program. Theorem 5.3(ii) applies when a particular reordering of instructions in \( c \) (typically \( c' \)) will be a sequence of instructions) contradicts some postcondition, from which we can determine that the original program does not establish that postcondition (for a given \( p \)). Hoare logic is used as the basis for reasoning about concurrent programs in the Owicki-Gries method [78], and so Theorem 5.3(i) enables the application of standard techniques for concurrent programs.

We now encode some well-known memory models in our framework and show how properties and behaviours can be derived from the base we have provided.

### 6 Total store order (TSO)

The “total store order” memory model (used in Intel, AMD and SPARC processors; a history of its development is given in [87]) maintains program order on stores but is relaxed in the sense that it allows loads to come before stores.

**Model 6** (TSO). \( \alpha \overset{\text{TSO}}{=} \beta \) except, for \( x \in \text{Shared}, r \in \text{Local}, \)

\[
x := e \overset{\text{TSO}}{=} r := f \quad \text{if } x \notin \text{sv}(f) \text{ and } r \notin \text{fv}(e) 
\]

TSO allows loads to come before independent stores, and, due to forwarding, for dependent loads to “bypass” (recall (1) and (5)). That is, even though by Model 6 we have \( x := 1 \overset{\text{TSO}}{=} r := x \), due to forwarding we have \( r := 1 \overset{\text{TSO}}{=} x := 1 \overset{\text{TSO}}{=} r := x \). Note that tso allows independent register operations to also be reordered before stores. We define \( \text{mfence} \equiv \text{fence} \), which is x86-TSO’s primary way to restore order.\(^5\)

\(^5\)x86-TCO also has store and load fences, which we discuss in the context of later memory models, but these are effectively no-ops for TSO; however TSO’s mfence blocks speculative execution [49].
The classic behaviours defining \( tso \) as opposed to \( sc \) can be summarised by the equations below.

\[
\begin{align*}
x &:= 1 \quad y := 1 = x := 1 \quad y := 1 & \quad (48) \\
x &:= 1 \quad r := x \quad r := 1 \quad x := 1 & \quad (49) \\
x &:= 1 \quad r := y = (x := 1 \quad r := y) \cap (r := y \quad x := 1) & \quad (50)
\end{align*}
\]

Stores are kept in program order by \( tso \) (an instance of Law 32). A load of \( x \) preceded by a store can use the stored value immediately (49) (an instance of Law 33); only later will the store become visible to the rest of the system – the classic bypassing behaviour. A load of \( y \) preceded by a store of \( x \), for \( x \neq y \), could be executed in either order (50). Perhaps the simplest system which can observe this behaviour is the classic "store buffer" (SB) test [10].

\[
\text{SB} = x := 1 \quad r_1 := y \quad y := 1 \quad r_2 := x
\]

First note that in a sequential system at least one register must read the value 1.

**Theorem 6.1.** \( \{ x = y = 0 \} \text{SB} \{ \neg(r_1 = r_2 = 0) \} \).

**Proof.** Lahav and Vafeidis [61] provide an Owicki-Gries proof, which we replicated using Isabelle/HOL [75]. □

However this behaviour is not ruled out under \( tso \).

**Theorem 6.2.** \( \neg\{ x = y = 0 \} \text{SB}_{(tso)} \{ \neg(r_1 = r_2 = 0) \} \).

**Proof.** Abbreviate \( c_1 \equiv r_1 := y \cdot x := 1 \) and \( c_2 \equiv r_2 := x \cdot y := 1 \), and hence \( \text{SB}_{(tso)} = c_1(tso) \parallel c_2(tso) \). Also let \( \hat{c}_1 \) represent \( c_1 \) with its instructions reordered.

\[
\text{SB}_{(tso)} = c_1(tso) \parallel c_2(tso) = (c_1 \cap \hat{c}_1) \parallel (c_2 \cap \hat{c}_2) \quad \text{By (50)}
\]

We have reduced \( \text{SB}_{(tso)} \) to four concurrent, sequential programs representing each possible combination of reorderings. By Law 45 we can complete the proof by showing any one of the four violates the postcondition; we already know that the first reordering does establish the pre/post condition by Theorem 6.1, however the other three all violate it, as we demonstrate below for the fourth case.

\[
\hat{c}_1 \parallel \hat{c}_2 = r_1 := y \cdot x := 1 \parallel r_2 := x \cdot y := 1 \quad \text{Def.}
\]

\[
\hat{c}_1 \parallel \hat{c}_2 = r_1 := y \cdot r_2 := x \cdot x := 1 \cdot y := 1 \quad \text{Law 30}
\]

Hoare logic (Laws 43 and 44), gives the following.

\[
\{ x = y = 0 \} r_1 := y ; r_2 := x ; x := 1 ; y := 1 \quad \{ r_1 = r_2 = 0 \}
\]

The proof is completed by Theorem 5.3(ii) – a possible re-ordering and interleaving contradicts the postcondition. □

To reinstate sequential behaviour under \( tso \), fences can be inserted in both branches.

**Theorem 6.3.** Let \( \text{SB}^{fence} \) be \( \text{SB} \) with fences inserted into each branch; then \( \{ x = y = 0 \} \text{SB}^{fence} \{ \neg(r_1 = r_2 = 0) \} \).

**Proof.** By M6, Law 46 and the reasoning of Theorem 6.1. □

Note that reasoning is relatively direct in this framework: we can use properties of the model and the structure of the program to reduce reasoning to sequential cases where established techniques can be applied (Theorem 6.3), or a particular case that violates a desired property can be enumerated (Theorem 6.2). Other reasoning frameworks typically monitor reorderings with respect to global abstract (graph) data structures, requiring custom assertion languages and judgements.

### 6.1 Equivalence to an explicit store buffer model

One of the best-known formalisations of a weak memory model is the operational model of x86-TSO [77, 87]. In that model the code is executed sequentially, but interacts with a store buffer that temporarily holds stores before sending them to the storage system, allowing loads that occur in the meantime to use values found in the buffer. Below we give an extension of \( \text{IMP}^* \text{pseq} \) to add an explicit store buffer \( s \), written \( \text{buf} \{ s \} \circ c \), following the semantics in [77].

\[
c \xrightarrow{x=v} c' \Rightarrow (\text{buf} \{ s \} \circ c) \xrightarrow{r} (\text{buf} \{ s \} \circ r)(c'(x,v) \circ r)(c'(x,v) \circ r)(c'(x,v) \circ r)(c'(x,v) \circ r)(c'(x,v) \circ r)(c'(x,v) \circ r)
\]

\[
\text{buf} \{ s \} \circ r \circ s \circ c \xrightarrow{s=v} (\text{buf} \{ s \} \circ c)
\]

\[
\text{nfence} \xrightarrow{s=v} c' \Rightarrow (\text{buf} \{ s \} \circ c) \xrightarrow{s=v} (\text{buf} \{ s \} \circ c)
\]

\[
\text{buf} \{ s \} \circ c \xrightarrow{s=v} (\text{buf} \{ s \} \circ c)
\]

\[
\text{buf} \{ s \} \circ c \xrightarrow{s=v} (\text{buf} \{ s \} \circ c)
\]

\[
\text{buf} \{ s \} \circ c \xrightarrow{s=v} (\text{buf} \{ s \} \circ c)
\]

\[
\text{buf} \{ s \} \circ c \xrightarrow{s=v} (\text{buf} \{ s \} \circ c)
\]

A store is a variable/value pair, \( (x, v) \), and \( x \notin s \) means there is no store to \( x \) in \( s \). In all rules \( c \) is executed using the sequential fragment of the semantics only, and we assume \( x \in \text{Shared} \) and \( r \in \text{Local} \). If \( c \) issues a store, it is placed at the end of the store buffer (the system sees only a silent (r) step) (51). The first store in the buffer can be flushed to the system at any time (52). A fence can only proceed when the buffer is empty (53), while internal steps of \( c \) can proceed independently of the state of the buffer (54). The interesting rules are for loads: if \( c \) issues a load \( r := x \) then this can be serviced by the buffer using the most recent value for \( x \) (say \( v \)) resulting in a step \( r := v \), and no interaction with the global system (55). If \( c \) issues a load of \( x \) that is not in the buffer then the load is promoted to the system level (56).

**Theorem 6.4.** For any command \( c \), issuing only assembler-level instructions (stores, loads, fences and register-only operations), \( \text{buf} \{ s \} \circ c = (\text{pline}_{\text{id}} \{ \text{buf} \{ s \} \circ c \}) \)

\[\text{We give a per-process buffer, whereas [77] uses a single global buffer, with each write in the buffer tagged by the originating process’s id.}\]
Proof. The main difference between the store buffer semantics and a pipeline is that only stores may be fetched, while the rules for loads combine fetching and committing in one step. All of the preconditions for the store buffer rules reduce to an equivalent form of the reordering relation over sequences of stores. For instance, for (55) to apply for a load \( r := x \), the most recently buffered (fetched) store \( (x, v) \) is used, and the promoted label is \( r := v \). This is exactly the condition for a load to reorder with the equivalent trace via (13), that is, \( r := v \triangleright t \implies r := x \) iff trace (pipeline) \( t \) is formed from stores only and is of the form \( t_1 \triangleright x := v' \triangleright t_2 \), which follows from \( \text{M6} \) and lifting \( \text{ts0} \) to traces as in Sect. 3. The other (simpler) cases similarly reduce. □

Theorem 6.5. For any command \( c \), issuing only assembler-level instructions, \( \text{buf} \bullet c = c \) (ts0).

Proof. By Theorem 6.4 and Theorem 3.1. □

That is, the semantics of parallelized sequential composition instantiated with reordering (and forwarding) given by \( \text{ts0} \) gives precisely those behaviours obtained by sequential execution with an (initially empty) store buffer.

7 Release consistency

The release consistency memory model [43] has been highly influential, having been implemented in the Dash processor [65], guided the development of the C language memory model [25], and the concepts incorporated into ARM [81] and RISC-V [84]. The key concept revolves around release writes and acquire loads: a release write is stereotypically used to set a flag to indicate a block of computation has ended, and an acquire load is correspondingly used to observe a release write. Code before the release should happen before, and code after the acquire should happen after; conceptually these are weaker (one-way) fences. Release consistency’s motivation was finding an easy-to-implement mechanism for interprocess communication that is feasible and inexpensive computationally, and relatively straightforward for programmers.

We extend the action syntax of \( \text{IMP+psseq} \) to include ordering constraints (oc) as annotations to any action, though as noted above release store and acquire load are the most commonly used.

\[
\text{oc} ::= \text{REL} \mid \text{ACQ} \quad \alpha ::= \ldots \mid \alpha^{\text{oc}}
\]

\[
(\beta^{\text{oc}})_{a} = (\beta_{a})^{\text{oc}} \quad \beta_{a}(\alpha^{\text{oc}}) = \beta_{a}^{\text{oc}}
\]

(57)

(58)

Forwarding for the new annotated actions is defined inductively so that the base actions take effect and ignore the annotations (58); and we define \( \text{eff}(\alpha^{\text{oc}}) = \text{eff}(\alpha) \).

Following [43] we distinguish two models, \( \text{rc}_{pc} \) (where \( \text{pc} \) stands for “processor consistency”) and \( \text{rc}_{sc} \) (where \( \text{sc} \) stands for “sequential consistency”), the latter of which is a strengthening of the former; an alternative would be to distinguish \( \text{pc/sc} \) in the annotations themselves, allowing mixing of the two types in one model (cf. ARM’s \( \text{laddr/ladpr} \) instructions). For simplicity we assume that \( g(M4) \) controls reordering outside of annotation considerations, although in the theory of [43] stronger constraints are possible.

Model 7 (\( \text{rc}_{pc} \)). \( \alpha = \beta \) iff \( \alpha = \beta \) except

\[
(\beta^{\text{pc}})_{a} = (\beta_{a})^{\text{pc}} \quad \beta_{a}(\alpha^{\text{pc}}) = \beta_{a}^{\text{pc}}
\]

\[
(\beta^{\text{pc}})^{\text{RE}} \iff y \quad (\beta^{\text{pc}})^{\text{SC}} \iff y
\]

(59)

(60)

Model 8 (\( \text{rc}_{sc} \)). \( \alpha = \beta \) iff \( \alpha = \beta \) except \( \alpha^{\text{sc}} = \beta^{\text{sc}} \).

\( \text{rc}_{pc} \) straightforwardly follows the intuition of [43], where a release action \( \beta^{\text{pc}} \) is always blocked from reordering and hence all earlier instructions must be complete before it can execute, but it does not block later instructions from happening early (59) (provided \( \beta \) does not on its own block later instructions, calculated by recursively applying the reordering relation). An acquire action is the converse (60). \( \text{rc}_{sc} \) strengthens \( \text{rc}_{pc} \) by additionally requiring order between release and acquire actions in the one thread (the reverse direction is already implied). Consider the behaviour of the classic “message passing” pattern (MP).

\[
\text{MP} \triangleq x := 1 \parallel y := 1 \parallel r_1 := y \parallel r_2 := x
\]

(61)

Theorem 7.1. \( \{ x = y = 0 \} \text{MP} \{ r_1 = 1 \implies r_2 = 1 \} \)

Proof. Straightforward by Owckii-Gries reasoning: the stores are executed in the order \( x, y \), and read in reverse order, hence if the latter is observed the former must have taken effect. □

Consider using the weaker \( \text{rc}_{pc} \) model with annotations.

\[
\text{MP}^{*} \triangleq x := 1^{\text{pc}} \quad (y := 1)^{\text{RE}} \parallel \quad (r_1 := y)^{\text{ACQ}}^{\text{pc}} \quad r_2 := x
\]

(60)

Here the release annotation on the write to \( y \) means that \( y \) acts as a flag that \( x \) has been written, and so if the other process sees the modification to \( y \) via an acquire it must also see the write to \( x \).

Theorem 7.2. \( \{ x = y = 0 \} \text{MP}^{*} \{ r_1 = 1 \implies r_2 = 1 \} \)

Proof. Using the definition of \( \text{MP}^{*} \),

\[
x := 1^{\text{pc}} \quad (y := 1)^{\text{RE}} \parallel \quad (r_1 := y)^{\text{ACQ}}^{\text{pc}} \quad r_2 := x
\]

\[
x := 1^{\text{pc}} \quad (y := 1)^{\text{RE}} \parallel \quad (r_1 := y)^{\text{ACQ}}^{\text{pc}} \quad r_2 := x
\]

The equality holds by applying Law 32 in each process from (59) and (60). Now the proof follows using the same reasoning as Theorem 7.1 (annotations have no effect on sequential semantics, only reorderings). □

Note that without the annotations the instructions in each process could be reordered according to \( M4 \), under which conditions it is straightforward to find a behaviour that contradicts \( r_1 = 1 \implies r_2 = 1 \).
8 ARM version 8

In this section we consider the latest version of ARM v8, which is simpler than earlier versions due to it being "multicopy atomic" [81]. ARM's instruction set has artificial barriers including a "control fence" $\text{isb} \equiv \text{barrier}(\text{ctl})$, a write barrier $\text{dsb}.\text{st} \equiv \text{barrier}(\text{ww})$, and a full fence $\text{dsb} \equiv \text{fence}$. Model 9 (ARM). $\forall \alpha \equiv \beta$ if $\text{ARM} \mid l \alpha \equiv l \beta$ except

\[
\begin{align*}
\forall \alpha \equiv \text{dsb}.\text{st} & \quad \forall \alpha \equiv \beta \\
(\forall b) \equiv \text{isb} & \quad \forall \alpha \equiv \beta \\
(\forall b) \equiv \text{ARM} & \quad \text{if } \text{isLoad}(\alpha)
\end{align*}
\]

Proof. Consider the following behaviour of $\text{MP}_{\text{lab}}$.

\[
\begin{align*}
\alpha \iff y \equiv y & \quad \text{if } r_1 = 1 \text{ then } \text{isb} \equiv r_2 := x \\
\subseteq & \quad \text{Law 28} \\
\quad r_1 & \iff y \equiv y \quad \text{if } r_1 = 1 \text{ then } \text{isb} \equiv r_2 := x \\
\quad r_1 & \iff y \equiv y \quad \text{Law 32 by (63)}
\end{align*}
\]

The loads are strictly ordered and so the proof is completed straightforwardly using OG reasoning. \(\square\)

Conformance. We validate our model using litmus tests [15, 26, 68, 69, 73, 86]. ARM has released an official axiomatic model using the herdt tool [16] available online via the herdtolw7 application [34] (see [18], Sect. B.2.3). Using the diy7 tool and the official model [12] we generated a set of 99,881 litmus tests covering forbidden behaviours of up to 4 processes using the instruction types covered in M9. In addition we used a further 5757 litmus tests covering allowed and forbidden behaviours using the tests for an earlier version of ARM [16] and a set covering more recent features [72]. We ran these tests using the model checking tool based on the pipeline semantics in Sect. 3. In each case (approximately 105,000 tests) M9 agreed with the published model.

8.1 An axiomatic specification

Perhaps the best known way of describing memory models is via axioms over traces. Below we give an axiomatic model using a straightforward translation of the reordering relationship M9. We refer to this model as $\text{ax}_{\text{mp}}$.

\[
\begin{align*}
\text{let ARM} & \equiv [W];\text{po:} \{\text{dsb}.\text{st};\text{po:} [W] \mid \text{ctrl}; \{\text{isb} \mid [\text{isb};\text{po:} [R] \mid \text{ctrl}; [W] \mid \text{po:} [\text{dsb};\text{po} \mid \text{po:} [A]\}}
\end{align*}
\]

\[
\begin{align*}
\text{let RC} & \equiv [A];\text{po:} [\text{po:} [L] \mid [L];\text{po:} [A] \mid \text{rfe} \mid \text{fre} \mid \text{co} \mid \text{ob};\text{ob}\}
\end{align*}
\]

\[
\begin{align*}
\text{let rec ob = ARM} | \text{RC} | \text{data} | \text{data:rfi} | \text{rfe} | \text{fre} | \text{co} | \text{ob};\text{ob}\}
\end{align*}
\]

\[
\begin{align*}
\text{acyclic po:loc} | \text{fr} | \text{co} | \text{rf as internal}\text{irreflexive ob as external}\}
\end{align*}
\]

An axiomatic specification is formed from relations over event traces, typically with acyclic or irreflexive constraints on the defined relations. Union is represented by $\cup$ and relational composition by $\cdot$. The ARM relation is essentially a straight translation from M9, along with the fence constraint from M4. For instance, the po relation relates instructions in textual program order, and $\text{dsb}$ is the set of $\text{dsb}$ instructions in the program, with the square brackets denoting the identity relation on that set. Hence the constraint "$\text{po:} \{\text{dsb};\text{po}\}$" (the last in ARM) states a requirement that instructions before and after a fence must appear in that order in any trace. The remaining constraints in ARM are similarly translated, noting $W$ and $R$ are the store (write) and load (read) instructions, and $\text{ctrl}$ relates instructions before and after a branch point. The RC relation captures release/acquire constraints (\text{EL3}/[A]) from M7/M8. The ob relation (observation) is recursively defined to include data dependencies, including forwarding (via rfi, "reads-from internal"), corresponding to M3, and the "reads-from" and "from-reads" relations, relating loads to corresponding and earlier stores, and the global
coherence order (co) on stores. Note that these relations arise directly from our small step operational semantics. The definition of ob and the acyclic and irreflexive constraints, which govern internal (local) and external (global) views of the system, are based on the pattern of [34, 81] – see [16] for more details on axiomatic specifications.

The axrc model (available in the supplementary material) agrees with the official model [34] on all 100,000+ litmus tests using herd7. Following the lead of [81] we give a by-hand proof that the traces of the axiomatic model in Sect. 8.1 are the same as the traces obtained by application of the operational semantics.

**Theorem 8.3.** The traces of a program c allowed by axrc are exactly the traces of (plinec, []: c).

**Proof.** Consider a trace t of (plinec, []: c). This trace must be obtained by some original sequential trace t’ of c, fetched into the pipeline via (12), and then reordered by successive applications of (13). Without loss of generality consider the case where t’ is fetched into the pipeline in its entirety before any commits, and is nontrivial, i.e., contains two or more actions. Then the pipeline is exactly t’ and of the form \( t_1 \; \alpha \; t_2 \; \beta \; t_3 \), with \( \alpha \) occurring earlier than \( \beta \) in program order in c. If \( \alpha \) and \( \beta \) are related by ARM or RC then they must appear in order in any axiomatic trace of axrc, and also they cannot be reordered using (13) (commit), which follows from the straightforward relationship between ARM & RC and M9 & M8, respectively. Forwarding is covered by the internal/external division in axiomatic models: the internal (local) constraints are more strict, meaning locally sequential semantics is maintained, but externally (globally) actions may appear to occur out of order. The fundamental constraints of M3 and M4 are captured by data and po-loc, with full fences captured by po; (dsb); po. The acyclic and irreflexive constraints are implicit in an operational semantics – a trace is always strictly ordered, and in particular loads can only access previous stores, it is not possible to access "future" stores. Hence the rf, fr and co constraints are implicitly enforced – these govern the interaction between loads and stores in a trace. In summary, the pointwise description of ARM translates straightforwardly to axioms over traces, where the program order (po) relation captures the intervening actions. □

9 RISC-V

The RISC-V memory model [19, 84] is influenced by ARM’s weak ordering on loads and stores (corresponding to c), but has release consistency annotations using the weaker rcpe (M7) rather than the stronger rcrc (M8). It also defines six different types of artificial barriers (more are technically possible but their use is not recommended [19]): a full fence given by fence rw, rw \equiv fence; a store fence given by fence w, w barrier(ww) (identical to ARM’s dsb.st); a corresponding load fence fence r, r; two new types fence rw, w and fence r, rw such as ARM, IBM’s POWER, and Intel’s x86 are described, described below; and a barrier used to mimic TSO’s in-built weakening where loads can come before stores, which we define as fence.tso \equiv fence r, rw; fence rw, w. Additionally RISC-V has a barrier fence.i which has a technical specification beyond what is considered here, and so it is defined as a no-op (τ).

**Model 10 (RISC-V).**

\[
\begin{align*}
\text{ARM} & \\
\text{RISC-V} & \\
\text{RCpe} & \\
\alpha \quad & \text{fence r, r} \quad \text{iff isLoad}(\alpha) \quad (65) \\
\alpha \quad \text{fence rw, w} \quad \text{iff isLoad}(\beta) \quad (66) \\
\alpha \quad \text{fence r, rw} \quad \text{iff isStore}(\alpha) \quad (67) \\
\beta \quad & \text{iff isStore}(\alpha) \quad (68)
\end{align*}
\]

RISC-V’s load fence, fence r, r, restricts ordering with loads (65), and is is the straightforward dual of ARM’s store fence (dsb.st, (62)). RISC-V’s fence rw, w barrier is intended to maintain order between loads and stores and later stores only, allowing later loads to potentially come earlier; it therefore allows reordering of loads, but blocks everything else (66). Similarly the fence r, rw barrier ensures order between loads and later loads and stores, and hence can ‘jump’ over stores but is blocked by loads (67), which therefore are strictly ordered with later loads and stores. Like ARM, RISC-V prevents stores from taking effect before branches are resolved (68) [see [84][Rule 11, A.3.8]].

**Conformance.** We tested our model against the litmus tests outlined in the RISC-V manual [84] and made available online with expected results [40]. Restricting attention to those tests involving instructions we consider in M10 (and M7) our tests agree with the official model in all 3937 cases, covering the rcpe behaviours and the six barrier types defined above, with M4 controlling interactions between stores and loads.

10 Related work

There has been significant work in defining the semantics of processor-level instruction reordering since the 1980s [37, 62, 88] and more recently under the umbrella of weak memory models [6, 22, 24, 27, 28, 32, 36, 48, 50, 55, 60, 83]. To the best of our knowledge we are the first to encode the basis for instruction reordering as a parameter to the language, rather than as a parameter to the semantics. This has allowed us to describe relevant properties and relationships at the program level, based on per-process properties about how individual cores manage their pipeline, and supporting program-structure-based reasoning techniques. In the literature weak memory model specifications are typically described with respect to properties of the global system. The most well-used framework in this style is the axiomatic approach [70, 91, 98], perhaps best exemplified by Alglave et al. [16], in which many of the behaviours of diverse processors...
and common properties elucidated, and whose approach we compared with in Sect. 8.1. Another common approach to formalisation is with a semantics that is closer to the behaviour of a real microarchitecture, e.g., [39, 81, 86] (we gave a direct semantic comparison to the operational model of [77, 87] in Sect. 6). In both the axiomatic and the concrete style it is more difficult to derive abstract properties and to reason about a particular system over the structure of the program, however both give rise to efficient tools for model checking [1–5, 21, 23, 57, 58].

The Promising semantics [54, 64, 82] is operational and can be instantiated with different memory models (including software memory models), and a proof framework has been developed for reasoning about programs. Weak behaviours are governed by abstract global data structures that maintain a partial order on events, and hence the semantics is defined and reasoning is performed with respect to these global data structures.

This paper supersedes [30], which defines only a simple prefixing command for actions (a special case of parallelized sequential composition). That paper does not consider a general theory for memory models (Sect. 2), nor consider pipelines, and does not address TSO, Release Consistency, or RISC-V (but does consider POWER), and showed conformance for ARM against an older version without release/acquire atoms, against a much smaller set of litmus tests (approximately 400 vs over 100,000 in this paper). That theory is not machine-checked, contains only a few simple refinement rules, and does not employ Owicki-Gries reasoning.

The “PipeCheck” framework of Lustig, Martonosi et al. [67, 71, 95, 96] is designed to validate that processors faithfully implement their intended memory model, using a detailed pipeline semantics based on an axiomatic specification. Given that our approach has an underlying link to the behaviour of pipelines it may be possible to extend our framework so that it can make use of those existing tools for processor validation.

Our operational approach based on out-of-order instruction execution follows work such as Arvind et al. [20, 99, 102], and the development of the Release Consistency and related models [7, 9, 10, 42, 43, 101]. The algebraic approach we adopt to reducing programs is similar in style to the Concurrent Kleene Algebra [47], where sequential and parallel composition contribute to the event ordering.

11 Conclusion

In this paper we have formalised instruction-level parallelism (ILP), a feature of processors since the 1960s, and a major factor in the weak behaviours associated with modern memory consistency models. We showed how modern memory models build on generic properties of instruction reordering with respect to preservation of sequential semantics, calculated pointwise on instructions. We gave a straightforward abstract semantics of a pipeline, lifting pointwise comparison to sequences of instructions. We also lifted the comparison to the command level, and hence defined a program operator (parallelized sequential composition) which is behaviourally equivalent to using a pipeline, but supports compositional reasoning about behaviours over the structure of parallel processes. We empirically validated the models for large sets of litmus tests for ARM and RISC, showed that the reordering semantics for TSO is equivalent to the established store buffer semantics, and showed how stereotypical results emerge across a range of models, for instance, the store buffer pattern of TSO where loads can come before stores, the message passing paradigm from release consistency using release/acquire flags to control interprocess communication, and load speculation from ARM. We provide in the supplementary material a model checker based on the pipeline semantics in Maude [29, 97] and encoded and machine-checked the theory for the IMP+pseq language in Isabelle [76, 79].

The reasoning style in this framework is more direct than many in the literature, in that the nondeterminism due to ILP can be made explicit in the structure of the program, and either shown to have no effect on desired properties, or a specific trace that contradicts a desired property can be elucidated. In the literature reasoning about memory models is often with respect to orderings over global event traces, rather than per-process reorderings. Our approach, e.g., to prepare for the application of the Owicki-Gries method, appears to be simpler than techniques that incorporate memory model constraints directly [13, 33, 61]. Furthermore, we could have instead chosen to apply rely/guarantee reasoning [51, 52] once the programs were reduced to concurrent sequential processes. The reduction of commands involving parallelized sequential composition to a sequential form (e.g., Laws 34 and 35) might be infeasible for large programs with few memory barriers, but such programs are not typical where one is concerned with memory models: more commonly memory models apply to library data structures and low-level applications where shared-variable communication is tightly controlled [53, 63]. An advantage of our language-level encoding is that other program properties can be tackled in a familiar setting and at the program level, for instance, information flow logic for security or progress properties [31, 89], making use of existing frameworks directly.

As future work we intend to extend the semantics to cover other features of modern processors that contribute to their memory models, for instance, POWER’s cache system that lacks multicopy atomicity, TSO’s global locks, and ARM’s global monitor for controlling load-linked/store-conditional instructions. As these features are global they cannot be captured directly as behaviours of per-processor pipelines. A
proof technique for this extended framework will incorporate features from existing work, perhaps as a hybrid separating local reordering from global behaviours [14, 54]. Our relatively simple semantics for the pipeline contains only two stages, fetch and commit, neglecting in particular retirement; this could be crucial to include in security vulnerability analysis; for instance, it is the retirement of loads where invalid memory accesses are detected, and this in association with early load speculation leads to the Meltdown vulnerability [66, 94].

References

[1] Yehia Abd Alrahman, Marina Andrie, Alessandro Beggiaoto, and Alberto Luchi Lafuente. 2014. Can We Efficiently Check Concurrent Programs Under Relaxed Memory Models in Maude?. In Rewriting Logic and Its Applications, Santiago Escobar (Ed.). Springer International Publishing, Cham, 21–41.
[2] Parosh Aziz Abdulla, Jatin Arora, Mohamed Faouzi Atig, and Shankaranarayanan Krishna. 2019. Verification of Programs under the Release-Acquire Semantics. In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation (Phoenix, AZ, USA) (PLDI 2019). Association for Computing Machinery, New York, NY, USA, 1117–1132. https://doi.org/10.1145/3314221.3314649
[3] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Ahmed Bouajjani, and Tuan Phong Ngo. 2017. Context-Bounded Analysis for POWER. In Proceedings, Part II, of the 23rd International Conference on Tools and Algorithms for the Construction and Analysis of Systems - Volume 10208. Springer-Verlag, Berlin, Heidelberg, 56–74. https://doi.org/10.1007/978-3-662-54580-5_4
[4] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Bengt Jonsson, and Carl Leonardsson. 2016. Stateless Model Checking for POWER. In Computer Aided Verification, Swarat Chaudhuri and Azadeh Farzan (Eds.). Springer International Publishing, Cham, 134–156.
[5] Parosh Aziz Abdulla, Mohamed Faouzi Atig, and Rojin Rezvani. 2019. Parameterized Verification under TSO is PSPACE-Complete. Proc. ACM Program. Lang. 4, POPL, Article 26 (Dec. 2019), 29 pages. https://doi.org/10.1145/3317094
[6] Tatsuya Abe and Toshiyuki Maeda. 2016. Observation-Based Concurrent Program Logic for Relaxed Memory Consistency Models. In Programming Languages and Systems, Atsushi Igarashi (Ed.). Springer International Publishing, Cham, 63–84.
[7] Sarita V. Adve and Hans-J. Boehm. 2010. Memory Models: A Case for Rethinking Parallel Languages and Hardware. Commun. ACM 53, 8 (Aug. 2010), 90–101. https://doi.org/10.1145/1787234.1787255
[8] S. V. Adve and K. Ghcharchorlou. 1996. Shared memory consistency models: a tutorial. Computer 29, 12 (Dec 1996), 66–76. https://doi.org/10.1109/2.546611
[9] Sarita V. Adve and Mark D. Hill. 1990. Weak Ordering—a New Definition. In Proceedings of the 17th Annual International Symposium on Computer Architecture (Seattle, Washington, USA) (ISCA `90). Association for Computing Machinery, New York, NY, USA, 2–14. https://doi.org/10.1145/325164.325100
[10] S. V. Adve and M. D. Hill. 1993. A unified formalization of four shared-memory models. IEEE Transactions on Parallel and Distributed Systems 4, 6 (1993), 615–624.
[11] Jade Alglave. 2012. A formal hierarchy of weak memory models. Formal Methods in System Design 41, 2 (01 Oct 2012), 178–210. https://doi.org/10.1007/s10703-012-0161-5
[12] Jade Alglave. 2020. How to generate litmus tests automatically with the diy7 tool. https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/generate-litmus-tests-automatically-diy7-tool (Accessed June 2020).
[13] Jade Alglave and Patrick Cousot. 2017. Ogre and Pythia: An Invariance Proof Method for Weak Consistency Models. In Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages (Paris, France) (POPL 2017). ACM, New York, NY, USA, 3–18. https://doi.org/10.1145/3009837.3009883
[14] Jade Alglave, Daniel Kroening, Vincent Nimal, and Michael Tautschnig. 2013. Software Verification for Weak Memory via Program Transformation. In Programming Languages and Systems, Matthias Felleisen and Philippa Gardner (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 512–532.
[15] Jade Alglave, Luc Maranget, Susmit Sarkar, and Peter Sewell. 2011. Litmus: Running Tests against Hardware. In Tools and Algorithms for the Construction and Analysis of Systems: 17th International Conference, TACAS 2011, Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2011, Saarbrücken, Germany, March 26–April 3, 2011. Proceedings. Parosh Aziz Abdulla and K. Ristan M. Leino (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 41–44. https://doi.org/10.1007/978-3-642-19835-9_5
[16] Jade Alglave, Luc Maranget, and Michael Tautschnig. 2014. Herding Cats: Modelling, Simulation, Testing, and Data Mining for Weak Memory. ACM Trans. Program. Lang. Syst. 36, 2, Article 7 (July 2014), 74 pages. https://doi.org/10.1145/2627752
[17] D. W. Anderson, F. J. Sparacio, and R. M. Tomassulo. 1967. The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling. IBM Journal of Research and Development 11, 1 (1967), 8–24.
[18] Arm Ltd 2020. Armm Architecture Reference Manual, for the Armv8-A architecture profile. Arm Ltd. https://developer.arm.com/docs/ddi0487/latest/arm-architecture-reference-manual
[19] Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid, Kathryn E. Gray, Robert M. Norton, Prashanth Mundkur, Mark Wassell, Jon French, Christopher Pulte, Shaked Flur, Ian Stark, Neil Krishnaswami, and Peter Sewell. 2019. ISA Semantics for ARMv8-a, RISC-V, and CHERI-MIPS. Proc. ACM Program. Lang. 3, POPL, Article 71 (Jan. 2019), 31 pages. https://doi.org/10.1145/3290384
[20] Arvind and Jan-Willem Maessen. 2006. Memory Model = Instruction Reordering + Store Atomicity. In Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA ’06). IEEE Computer Society, USA, 29–40. https://doi.org/10.1109/ISCA.2006.26
[21] Mohamed Faouzi Atig, Ahmed Bouajjani, Sebastian Burckhardt, and Madanal Mudsvahuti. 2010. On the Verification Problem for Weak Memory Models. In Proceedings of the 37th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (Madrid, Spain) (POPL ’10). Association for Computing Machinery, New York, NY, USA, 7–18. https://doi.org/10.1145/1706299.1706303
[22] Mohamed Faouzi Atig, Ahmed Bouajjani, Sebastian Burckhardt, and Madanal Mudsvahuti. 2012. What’s Decidable about Weak Memory Models?: In Programming Languages and Systems, Helmut Seidl (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 26–46.
[23] Mohamed Faouzi Atig, Ahmed Bouajjani, and Gennaro Parlato. 2011. Getting Rid of Store-Buffers in TSO Analysis. In Computer Aided Verification, Ganesh Gopalakrishnan and Shaz Qadeer (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 99–115.
[24] Mark Batty, Kayvan Memarian, Kyndylan Nienhuis, Jean Pichon-Pharabod, and Peter Sewell. 2015. The Problem of Programming Language Concurrency Semantics. In Programming Languages and Systems, Jan Vitek (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 283–307.
[25] Hans-J. Boehm and Sarita V. Adve. 2008. Foundations of the C++ Concurrency Memory Model. In Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation (Tucson, AZ, USA) (PLDI ’08). ACM, New York, NY, USA, 68–78. https://doi.org/10.1145/1375581.1375591
[26] James Bornholt and Emina Torlak. 2017. Synthesizing Memory Models from Framework Sketches and Litmus Tests. In Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation (Barcelona, Spain) (PLDI ’17). Association for Computing Machinery, New York, NY, USA, 467–481. https://doi.org/10.1145/3062341.3062353

[27] Gérard Boudol and Gustavo Petri. 2009. Relaxed Memory Models: An Operational Approach. In Proceedings of the 36th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (Savannah, GA, USA) (POPL ’09). Association for Computing Machinery, New York, NY, USA, 392–403. https://doi.org/10.1145/1480881.1480930

[28] Gérard Boudol, Gustavo Petri, and Bernard Serpette. 2012. Relaxed Operational Semantics of Concurrent Programming Languages. Electronic Proceedings in Theoretical Computer Science 89 (Aug 2012), 19–33. https://doi.org/10.4204/eptcs.89.3

[29] Manuel Clavel, Francisco Duran, Steven Eker, Patrick Lincoln, Narciso Marti-Oliet, Jose Meseguer, and Jose F. Quesada. 2002. Maude: specification and programming in rewriting logic. Theoretical Computer Science 285, 2 (2002), 187 – 243. https://doi.org/10.1016/S0304-3975(01)00359-0

[30] Robert J. Colvin and Graeme Smith. 2018. A Wide-Spectrum Language for Verification of Programs on Weak Memory Models. In Formal Methods, Klaus Havelund, Jan Peleska, Bill Roscoe, and Erik de Vink (Eds.). Springer International Publishing, Cham, 240–257. https://doi.org/10.1007/978-3-319-95582-7_14

[31] Robert J. Colvin and Kirsten Winter. 2020. An Abstract Semantic Execution of Reasoning About Security Vulnerabilities. In Formal Methods. FM 2019 International Workshops, Emil Sekerinska, Nelma Moreira, Jose N. Oliveira, Daniel Ratiu, Ricardo Guidotti, Marie Farrell, Matt Luckuck, Diego Marmol, Jose Campos, Troy Astarte, Laure Gonnord, Antonio Cerone, Luis Couto, Brijesh Dongol, Martin Kutrib, Pedro Monteiro, and David Delmas (Eds.). Springer International Publishing, Cham, 323–341.

[32] Karl Crary and Michael J. Sullivan. 2015. A Caleulus for Relaxed Memory. In Proceedings of the 42nd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (Mumbai, India) (POPL ’15). Association for Computing Machinery, New York, NY, USA, 623–636. https://doi.org/10.1145/2676726.2676894

[33] Sadegh Dalvandi, Simon Doherty, Brijesh Dongol, and Heike Wehrheim. 2020. Owivi-Criteria Reasoning for C11 RAR. In 34th European Conference on Object-Oriented Programming (ECOOP 2020) (Leibniz International Proceedings in Informatics (LIPIcs), Vol. 166). Robert Hirschfeld and Tobias Pape (Eds.). Schloss Dagstuhl–Leibniz-Zentrum für Informatik, Dagstuhl, Germany, 11:1–11:26. https://doi.org/10.4230/LIPIcs.ECOOP.2020.11

[34] Will Deacon and Jade Alglave. 2016. The herd ARMv8 model. https://github.com/herd/herdtools/blob/master/herd/libdir/aarch64.cat (Accessed June 2020).

[35] Edger W. Dijkstra and Carel S. Scholten. 1990. Predicate Calculus and Program Semantics. Springer-Verlag, Berlin, Heidelberg.

[36] Simon Doherty, Brijesh Dongol, Heike Wehrheim, and John Derrick. 2019. Verifying C11 Programs Operationally. In Proceedings of the 28th Symposium on Principles and Practice of Parallel Programming (Washington, District of Columbia) (PPOPP ’19). ACM, New York, NY, USA, 355–365. https://doi.org/10.1145/3293883.3295702

[37] M. Dubois, C. Scheurich, and F. Briggs. 1986. Memory Access Buffering in Multiprocessors. In Proceedings of the 13th Annual International Symposium on Computer Architecture (Tokyo, Japan) (ISCA ’86). IEEE Computer Society Press, Washington, DC, USA, 434–442.

[38] Michael J. Fischer and Richard E. Ladner. 1979. Propositional dynamic logic of regular programs. J. Comput. System Sci. 18, 2 (1979), 194 – 211. https://doi.org/10.1016/0022-0000(79)90046-1

[39] Shaked Flur, Kathryn E. Gray, Christopher Pulte, Susmit Sarkar, Ali Sezgin, Luc Maranget, Will Deacon, and Peter Sewell. 2016. Modelling the ARMv8 Architecture, Operationally: Concurrency and ISA. In Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (St. Petersburg, FL, USA) (POPL ’16). ACM, New York, NY, USA, 608–621. https://doi.org/10.1145/2837614.2837615

[40] Shaked Flur and Luc Maranget. 2019. RISC-V architecture concurrency model litmus tests. https://github.com/litmus-tests/litmus-tests-riscv (Accessed June 2020).

[41] Matteo Frigo and Victor Luchango. 1998. Computation-Centric Memory Models. In Proceedings of the Tenth Annual ACM Symposium on Parallel Algorithms and Architectures (Puerto Vallarta, Mexico) (SPAA ’98). Association for Computing Machinery, New York, NY, USA, 240–249. https://doi.org/10.1145/277651.277690

[42] Kourosh Garachrorlooh, Anoop Gupta, and John Hennessy. 1991. Performance Evaluation of Memory Consistency Models for Shared-Memory Multiprocessors. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (Santa Clara, California, USA) (ASPLOS IV). Association for Computing Machinery, New York, NY, USA, 245–257. https://doi.org/10.1145/106972.106997

[43] Kourosh Garachrorlooh, Daniel Lenkoski, James Laudon, Phillip Gibbons, Anoop Gupta, and John Hennessy. 1990. Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. In Proceedings of the 17th Annual International Symposium on Computer Architecture (Seattle, Washington, USA) (ISCA ’90). Association for Computing Machinery, New York, NY, USA, 15–26. https://doi.org/10.1145/325164.325102

[44] M. D. Hill. 1998. Multiprocessors should support simple memory consistency models. Computer 31, 8 (1998), 28–34.

[45] C. A. R. Hoare. 1969. An Axiomatic Basis for Computer Programming. Commun. ACM 12, 10 (Oct. 1969), 576–580. https://doi.org/10.1145/363235.363259

[46] C. A. R. Hoare. 1985. Communicating Sequential Processes. Prentice Hall, Inc., Upper Saddle River, NJ, USA.

[47] C. A. R. Tony Hoare, Bernhard Möller, Georg Struth, and Ian Wehrm. 2009. Concurrent Kleene Algebra. In CONCUR 2009 – Concurrency Theory: 20th International Conference, CONCUR 2009, Bologna, Italy, September 1-4, 2009. Proceedings. Mario Bravetti and Gianluigi Zavattaro (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 399–414. https://doi.org/10.1007/978-3-642-04818-7_27

[48] Zhe Hou, David Sanan, Alwen Tiu, Yang Liu, and Koh Chuen Hoo. 2016. An Executable Formalisation of the SPARCv8 Instruction Set Architecture: A Case Study for the LEON3 Processor. In FM 2016: Formal Methods, John Fitzgerald, Constance Heitmeyer, Stefania Gnesi, and Anna Philippou (Eds.). Springer International Publishing, Cham, 388–405.

[49] Intel 2019. Intel 64 and IA-32 Architectures Software Developer’s Manual. Intel.

[50] Radha Jagadeesan, Gustavo Petri, and James Riely. 2012. Brookes, Ali Sezgin, Luc Maranget, Will Deacon, and Peter Sewell. 2016. Modelling the ARMv8 Architecture, Operationally: Concurrency and ISA. In Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (St. Petersburg, FL, USA) (POPL ’16). ACM, New York, NY, USA, 608–621. https://doi.org/10.1145/2837614.2837615

[51] Cliff B. Jones. 1983. Specification and Design of (Parallel) Programs. In IFIP Congress (Seattle, Washington, USA) 388–405. Issue 4. https://doi.org/10.1145/69575.69577

[52] Jeehoon Kang. [n.d.]. An implementation of concurrent work-stealing double-ended queue (deque) on Crossbeam, and its correctness proof. https://github.com/jeehoonkang/crossbeam-rfcs/blob/deque-proof/text/2018-01-07-
Parallelized sequential composition, pipelines, and hardware weak memory models

[54] Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. 2017. A Promising Semantics for Relaxed-memory Concurrency. In Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages (Paris, France) (POPL 2017). ACM, New York, NY, USA, 175–189. https://doi.org/10.1145/3009837.3009850

[55] Ryan Kavanagh and Stephen Brookes. 2018. A Denotational Semantics for SPARC TSO. Electronic Notes in Theoretical Computer Science 336 (2018), 223 – 239. https://doi.org/10.1016/j.entcs.2018.03.025

The thirty-third conference on the mathematical foundations of programming semantics (MFPS XXXIII).

[56] P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In 2019 IEEE Symposium on Security and Privacy (SP). IEEE Computer Society, 1–19.

[57] Michalis Kokologiannakis, Ori Lahav, Konstantinos Sagonas, and Viktor Vafeiadis. 2017. Effective Stateless Model Checking for C/C++ Concurrency. Proc. ACM Program. Lang. 2, POPL, Article 17 (Dec. 2017), 32 pages. https://doi.org/10.1145/3158105

[58] Michalis Kokologiannakis and Viktor Vafeiadis. 2020. HMC: Model Checking for Hardware Memory Models. In Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (Lausanne, Switzerland) (ASPLOS ‘20). Association for Computing Machinery, New York, NY, USA, 1157–1171. https://doi.org/10.1145/3373376.3378480

[59] Dexter Kozen. 2000. On Hoare Logic and Kleene Algebra with Tests. ACM Trans. Comput. Logic 1, 1 (July 2000), 60–76. https://doi.org/10.1145/334369.343378

[60] Ori Lahav, Nick Giannarakis, and Viktor Vafeiadis. 2016. Taming Release-Acquire Consistency. In Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (St. Petersburg, FL, USA) (POPL ’16). Association for Computing Machinery, New York, NY, USA, 649–662. https://doi.org/10.1145/2837614.2837643

[61] Ori Lahav and Viktor Vafeiadis. 2015. Owicki-Gries Reasoning for Weak Memory Models. In Automata, Languages, and Programming, Magnús M. Halldórsson, Kazuo Iwama, Naoki Kobayashi, and Bettina Speckmann (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 311–323.

[62] Lamport. 1979. How to Make a Multiprocessor Computer That Cor¬rectly Executes Multiprocess Programs. IEEE Trans. Comput. C-28, 9 (1979), 690–691.

[63] Nhat Minh Lê, Antoniu Pop, Albert Cohen, and Francesco Zappa Nardelli. 2013. Correct and Efficient Work-stealing for Weak Memory Models. In Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (Shenzhen, China) (PPoPP ’13). ACM, New York, NY, USA, 69–80. https://doi.org/10.1145/2442536.2442524

[64] Sung-Hwan Lee, Minki Cho, Anton Podkopaev, Soham Chakraborty, Chung-Kil Hur, Ori Lahav, and Viktor Vafeiadis. 2020. Promising 2.0: Global Optimizations in Relaxed Memory Concurrency. In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation (London, UK) (PLDI 2020). Association for Computing Machinery, New York, NY, USA, 362–376. https://doi.org/10.1145/3385412.3386010

[65] D. Lenosi, J. Laudon, K. Gharachorloo, W. Weber, A. Gupta, J. Hennessy, M. Horowitz, and M. S. Lam. 1992. The Stanford Dash multiprocessor. Computer 25, 3 (1992), 63–79.

[66] Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Michael Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In USENIX Security Symposium.

[67] D. Lustig, M. Pellauer, and M. Martonosi. 2014. PipeCheck: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models. In 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture. 635–646.

[68] Daniel Lustig, Andrew Wright, Alexandros Papakonstantinou, and Olivier Giroux. 2017. Automated Synthesis of Comprehensive Memory Model Litmus Test Suites. In Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS ’17). Association for Computing Machinery, New York, NY, USA, 661–675. https://doi.org/10.1145/3037697.3037723

[69] Sela Mador-Haim, Rajeev Alur, and Milo M. K. Martin. 2010. Generating Litmus Tests for Contrasting Memory Consistency Models. In Computer Aided Verification: 22nd International Conference, CAV 2010, Edinburgh, UK, July 15–19, 2010. Proceedings, Tayssir Touili, Byron Cook, and Paul Jackson (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 273–287. https://doi.org/10.1007/978-3-642-14295-6_26

[70] Sela Mador-Haim, Luc Maranget, Susmit Sarkar, Kayvan Memar¬ian, Jase Alglave, Scott Owens, Rajeev Alur, Milo M. K. Martin, Peter Sewell, and Derek Williams. 2012. An Axiomatic Memory Model for POWER Multiprocessors. In Proceedings of the 24th International Conference on Computer Aided Verification (Berkeley, CA) (CAV’12). Springer-Verlag, Berlin, Heidelberg, 495–512. https://doi.org/10.1007/978-3-642-31424-7_36

[71] Y. A. Manerker, D. Lustig, M. Martonosi, and A. Gupta. 2018. PipeProo : Automated Memory Consistency Proofs for Microarchitectural Specifications. In 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 788–801.

[72] Luc Maranget. [n.d.]. AArch64 Model vs. Hardware. http://moscova.inria.fr/~maranget/cats/?model=arch64/# (Accessed January 2020).

[73] Luc Maranget, Susmit Sarkar, and Peter Sewell. 2012. A Tutorial Introduction to the ARM and POWER Relaxed Memory Models. https://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf

[74] Robin Milner. 1982. A Calculus of Communicating Systems. Springer-Verlag New York, Inc.

[75] Tobias Nipkow and Leonor Prensa Nieto. 1999. Owicki/Gries in Isabelle/HOL. In Fundamental Approaches to Software Engineering, Jean-Pierre Finance (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 188–203.

[76] Tobias Nipkow, Lawrence C. Paulson, and Markus Wenzel. 2002. Isabelle/HOL — A Proof Assistant for Higher-Order Logic. LNCS, Vol. 2283. Springer.

[77] Scott Owens, Susmit Sarkar, and Peter Sewell. 2009. A Better x86 Memory Model: x86-TSO. In Theorem Proving in Higher Order Log¬ics, Stefan Berghofer, Tobias Nipkow, Christian Urban, and Makarius Wenzel (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 391–407.

[78] Susan Owicki and David Gries. 1976. An Axiomatic Proof Tech¬nique for Parallel Programs I. Acta Inf. 6, 4 (Dec. 1976), 319–340. https://doi.org/10.1007/BF00268134

[79] Lawrence C. Paulson. 1994. Isabelle: a generic theorem prover. Springer Verlag.

[80] Gordon D. Plotkin. 2004. A structural approach to operational seman¬tics. J. Log. Algebr. Program. 60-61 (2004), 17–139.

[81] Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell. 2017. Simplifying ARM Concurrency: Multicopy-Atomic Axiomatic and Operational Models for ARMv8. Proc. ACM Program. Lang. 2, POPL, Article 19 (Dec. 2017), 29 pages. https://doi.org/10.1145/3158107

[82] Christopher Pulte, Jean Fichon-Pharabod, Jeehoon Kang, Sung-Hwan Lee, and Chung-Kil Hur. 2019. Promising-ARM/RISC-V: A
Simpler and Faster Operational Concurrency Model. In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation* (Phoenix, AZ, USA) (PLDI 2019). Association for Computing Machinery, New York, NY, USA, 1–15. https://doi.org/10.1145/3314221.3314624

Tom Ridge. 2010. A Rely-Guarantee Proof System for x86-TSO. In *Verified Software: Theories, Tools, Experiments*, Gary T. Leavens, Peter O'Hearn, and Sriram K. Rajamani (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 55–70.

RISC-V International 2017. *The RISC-V Instruction Set Manual*. Volume I: User-Level ISA; Volume II: Privileged Architecture. RISC-V International. https://riscv.org/specifications/

A.W. Roscoe. 1998. *The Theory and Practice of Concurrency*. Prentice Hall.

Susmit Sarkar, Peter Sewell, Jade Alglave, Luc Maranget, and Derek Williams. 2011. Understanding POWER Multiprocessors. *SIGPLAN Not.* 46, 6 (June 2011), 175–186. https://doi.org/10.1145/1993316.1993520

Peter Sewell, Susmit Sarkar, Scott Owens, Francesco Zappa Nardelli, and Magnus O. Myreen. 2010. x86-TSO: A Rigorous and Usable Programmer’s Model for x86 Multiprocessors. *Commun. ACM* 53, 7 (July 2010), 89–97. https://doi.org/10.1145/1785414.1785443

Dennis Shasha and Marc Snir. 1988. Efficient and Correct Execution of Parallel Programs That Share Memory. *ACM Trans. Program. Lang. Syst.* 10, 2 (April 1988), 282–312. https://doi.org/10.1145/42190.42277

Graeme Smith, Nicholas Coughlin, and Toby Murray. 2019. Value-Dependent Information-Flow Security on Weak Memory Models. In *Formal Methods – The Next 30 Years*, Maurice H. ter Beek, Annabelle McIver, and José N. Oliveira (Eds.). Springer International Publishing, Cham, 539–555.

Daniel J. Sorin, Mark D. Hill, and David A. Wood. 2011. *A Primer on Memory Consistency and Cache Coherence* (1st ed.). Morgan & Claypool Publishers.

Robert C. Steinke and Gary J. Nutt. 2004. A Unified Theory of Shared Memory Consistency. *J. ACM* 51, 5 (Sept. 2004), 800–849. https://doi.org/10.1145/1017460.1017464

James E. Thornton. 1964. Parallel Operation in the Control Data 6600. In *Proceedings of the October 27-29, 1964, Fall Joint Computer Conference, Part II: Very High Speed Computer Systems* (San Francisco, California) (AFIPS ’64 (Fall, part II)). Association for Computing Machinery, New York, NY, USA, 33–40. https://doi.org/10.1145/1464039.1464045

R. M. Tomasulo. 1967. An Efficient Algorithm for Exploiting Multiple Arithmetic Units. *IBM Journal of Research and Development* 11, 1 (1967), 25–33.

Caroline Trippel, Daniel Lustig, and Margaret Martonosi. 2018. MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols. CoRR abs/1802.03802 (2018). arXiv:1802.03802 http://arxiv.org/abs/1802.03802

C. Trippel, D. Lustig, and M. Martonosi. 2019. Security Verification via Automatic Hardware-Aware Exploit Synthesis: The CheckMate Approach. *IEEE Micro* 39, 3 (2019), 84–93. https://doi.org/10.1109/MM.2019.2910010

C. Trippel, Y. A. Manerkar, D. Lustig, M. Pellauer, and M. Martonosi. 2018. Full-Stack Memory Model Verification with TriCheck. *IEEE Micro* 38, 3 (2018), 58–68. https://doi.org/10.1109/MM.2018.032271062

Alberto Verdejo and Narciso Marti-Oliet. 2006. Executable structural operational semantics in Maude. *Journal of Logic and Algebraic Programming* 67, 1–2 (2006), 226 – 293. https://doi.org/10.1016/j.jlap.2005.09.008

John Wickerson, Mark Batty, Tyler Sorensen, and George A. Constantinides. 2017. Automatically Comparing Memory Consistency Models. *SIGPLAN Not.* 52, 1 (Jan. 2017), 190–204. https://doi.org/10.1145/3093333.3009838

Xiaowei Shen and L. R. Arvind. 1999. Commit-Reconcile and Fences (CRF): a new memory model for architects and compiler writers. In *Proceedings of the 26th International Symposium on Computer Architecture*. 150–161.

K. C. Yeager. 1996. The MIPS R10000 superscalar microprocessor. *IEEE Micro* 16, 2 (1996), 28–41.

S. Zhang, M. Vijayaraghavan, and Arvind. 2017. Weak Memory Models: Balancing Definitional Simplicity and Implementation Flexibility. In *2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT)*. 288–302.

Sizhuo Zhang, Muralidaran Vijayaraghavan, Andrew Wright, Mehdi Alipour, and Arvind. 2018. Constructing a Weak Memory Model. In *Proceedings of the 45th Annual International Symposium on Computer Architecture (Los Angeles, California)* (ISCA ’18). IEEE Press, 124–137. https://doi.org/10.1109/ISCA.2018.00021