Title
A Circuit-Based Neural Network with Hybrid Learning of Backpropagation and Random Weight Change Algorithms.

Permalink
https://escholarship.org/uc/item/5vj5s60b

Journal
Sensors, 17(1)

Authors
Yang, Changju
Kim, Hyongsuk
Adhikari, Shyam
et al.

Publication Date
2016-12-23

DOI
10.3390/s17010016

Peer reviewed
Article

A Circuit-Based Neural Network with Hybrid Learning of Backpropagation and Random Weight Change Algorithms

Changju Yang 1, Hyongsuk Kim 1,*, Shyam Prasad Adhikari 1 and Leon O. Chua 2

1 Division of Electronics Engineering, Intelligent Robot Research Center, Chonbuk National University, Jeonbuk 54896, Korea; ychangju@jbnu.ac.kr (C.Y.); shyam.rvision@hotmail.com (S.P.A.)
2 Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720, USA; chua@berkeley.edu
* Correspondence: hskim@jbnu.ac.kr; Tel.: +82-63-270-2477

Academic Editor: Wendong Xiao
Received: 29 September 2016; Accepted: 19 December 2016; Published: 23 December 2016

Abstract: A hybrid learning method of a software-based backpropagation learning and a hardware-based RWC learning is proposed for the development of circuit-based neural networks. The backpropagation is known as one of the most efficient learning algorithms. A weak point is that its hardware implementation is extremely difficult. The RWC algorithm, which is very easy to implement with respect to its hardware circuits, takes too many iterations for learning. The proposed learning algorithm is a hybrid one of these two. The main learning is performed with a software version of the BP algorithm, firstly, and then, learned weights are transplanted on a hardware version of a neural circuit. At the time of the weight transplantation, a significant amount of output error would occur due to the characteristic difference between the software and the hardware. In the proposed method, such error is reduced via a complementary learning of the RWC algorithm, which is implemented in a simple hardware. The usefulness of the proposed hybrid learning system is verified via simulations upon several classical learning problems.

Keywords: software-based learning; circuit-based learning; complementary learning; backpropagation; RWC

1. Introduction

Artificial Neural Networks (ANNs) have been implemented successfully and achieved great success recently [1–3]. However, they are mostly based on a software version of digital technology with the help of a huge number of GPUs. The system is bulky, and power consumption is very high. Therefore, the hardware implementation of artificial intelligence is still strongly required in many applications, like mobile devices. The merits of the hardware-based neural networks over those of the software-based ones are processing speed and power consumption [4,5]. The fast processing of the hardware-based neural network is due to its massively-connected analog circuit-based parallel processing. Furthermore, its low power consumption is due to pulse-based short active processing time [5]. However, the fabrication difficulty of massive analog artificial synapses is still the road block of the hardware implementation of neural networks.

Synapses are functionally the most important parts in neural networks, for which inputs are weighted by some adjustable values. The off-the-shelf electronic devices that are applicable for the construction of synapses are resistors [6], capacitors [7] and floating gate transistors [8]. However, resistors lack programmability once they are fabricated. Capacitors are widely-used devices as information storage. However, the lifetime of stored information is very short due to charge leakage.
Sensors 2017, 17, 16

For the implementation of the multiplication function of synapses, floating gate transistors have been used, but they suffer from high nonlinearity in synaptic weightings. Therefore, none of these devices can be considered as a candidate for the implementation of synapses. Recently, a new element called memristor has appeared and opens up new horizons [9,10] for the implementation of synapses. It has the feature of nonvolatile programmable memory. Once the memristor is programmed with an applied voltage or current, the information is kept until the next input voltage or current is applied. Another feature of the memristor is analog multiplication. If an input signal is represented in current mode and its multiplicand is resistance in a memristor, multiplication between them is obtained as a voltage form according to Ohm’s law.

\[ v = i \times M \]  

The fact that an analog multiplication is achieved with a single element of a memristor is a very remarkable merit. For these reasons, the memristor has been known as the most promising candidate for synapse implementation [11]. Snider presented a memristor-based implementation of Spike-Timing-Dependent Plasticity (STDP) [12]. Kim et al. proposed a signed artificial synapse with a memristor bridge architecture [4,5,13].

As well as the processing part of neural networks discussed above, a learning algorithm has to be implemented in the neural network system. The Backpropagation (BP) algorithm is regarded as the most powerful learning algorithm of neural networks [14,15]. However, the algorithm is involved in a huge amount of multiplications, sums and nonlinear functions. Furthermore, the fact that the measurement of the weights and the states of all nodes are required at every iteration is a very big burden. The difficulties are escalated when imperfections and mismatches are involved in the fabrication of circuit components.

Some researchers avoided the implementation difficulty of the backpropagation with the help of software called the chip-in-the-loop learning algorithm (CIL) [16,17], where complicated arithmetic required for the backpropagation algorithm is performed in software by a host computer, and updating values are downloaded on the hardware version of neural networks at every iteration. Though the implementation burden of the complicated circuitry of the BP algorithm is reduced in this approach, the communication load for reading out the states and weights of the neural network circuit at every iteration is very heavy.

A slightly different approach from above is proposed also by [18], where learning is completed in software. After that, learned parameters (weights) are downloaded and programmed on the hardware version of the neural network. However, there is no consideration for the error caused from the difference between the software version and its hardware version of neural networks.

Other groups of researchers proposed a different kind of learning rule, which is easier for hardware implementation [19–21]. Instead of using gradient descent directly, these algorithms utilize an approximation of the gradient, which is much easier for hardware implementation. The Random Weight Change (RWC) algorithm [22] is one of the representative learning algorithms belonging to this category. The weight of each synapse is changed randomly by a fixed amount at each iteration. Only the weight changes with which error is reduced are taken for updating the weights. Therefore, the learning procedure is simple and easy to implement with off-the-shelf circuit components [23,24]. However, a system implementation study had not been performed fully due to the lack of devices for neural synapses at that time.

The proposed algorithm is a hybrid learning of the software-based backpropagation algorithm and circuit-based RWC learning. The software-based backpropagation is performed on the host computer firstly. Then, learned parameters (weights) are transplanted to the physical neural circuit via programming. Error created due to difference between the software and hardware versions of the neural network is eliminated via a complementary learning with the simple circuit of the RWC algorithm. Therefore, the responsibility of the error goes to the incompatibility of the parameters, which are obtained by software, but run on hardware-based neural circuits. Normally, during learning parameters with the software-based algorithm, the limitations, such as nonlinearity and limited
Two identical memristors are connected in opposite polarity, total memristance becomes constant. The memristor bridge synapse is developed to overcome such a weakness of the memristor [13]. It is connected in parallel, a bridge type synapse is built, as shown in Figure 2. When these two memristor pairs are anti-serial connection. There are two types of back-to-back memristor (anti-serial memristor) pairs depending on the directions of polarities, as shown in Figure 1. When these two memristor pairs are connected in parallel, a bridge type synapse is built, as shown in Figure 2.

2. Memristor-Based Neural Network

Two major functions of biological neural synapses are analog multiplication and information storage. Building an analog multiplier artificially requires more than 10 transistors, which is a heavy burden for the implementation of artificial synapses per node. Though analog multiplication can be achieved with a single resistor via Ohm’s law, namely, \( v = i \times R \), the resistor cannot be utilized for the artificial synapse, since it is not programmable. Recently, a resistor-like, but programmable element called the memristor has been fabricated successfully and opens the horizon in this field. One weakness of the memristor to be an artificial synapse is the lack of a negative value expression. The memristor bridge synapse is developed to overcome such a weakness of the memristor [13]. It is composed of four memristors, which can provide a signed weighting and is regarded as a promising architecture for implementing synaptic weights in artificial neural networks.

2.1. The Memristor Bridge Synapse

Memristance (resistance of memristor) variation is a nonlinear function of the input voltage [13]. When two identical memristors are connected in opposite polarity, total memristance becomes constant dramatically due to their complementary actions. This connection is called back-to-back connection or anti-serial connection. There are two types of back-to-back memristor (anti-serial memristor) pairs depending on the directions of polarities, as shown in Figure 1. When these two memristor pairs are connected in parallel, a bridge type synapse is built, as shown in Figure 2.

![Figure 1](image-url) Two types of anti-serial memristor pairs. The total resistances of both cases are constant, while the voltage variations at the middle points of both cases are different. (a) series connection using reverse and forward direction; (b) series connection using forward and reverse direction.
The memristor-based bridge circuit, shown in Figure 2, can be used as a synapse in the proposed NN architecture. When a positive or a negative pulse $V_{in}$ is applied at the input terminal, the memristance of each memristor is altered depending on its polarity [13]. By using the voltage divider formula, the output voltage between Nodes A and B is given as,

$$V_{out} = V_A - V_B = \left( \frac{M_2}{M_1 + M_2} - \frac{M_4}{M_3 + M_4} \right) V_{in} \quad (2)$$

Equation (2) can be rewritten as a relationship between a synaptic weight $\psi$ and a synaptic input signal $V_{in}$ as follows:

$$V_{out} = \psi \times V_{in} \quad (3)$$

where,

$$\psi = \left( \frac{M_2}{M_1 + M_2} - \frac{M_4}{M_3 + M_4} \right) \quad (4)$$

where the range of $\psi$ is $[-1.0, +1.0]$. This voltage is converted to the corresponding current with the transconductance parameter $g_m$. The currents at the positive and the negative output terminals of the differential amplifier associated with the $k$-th synapse are:

$$\begin{align*}
  i_k^+ &= -\frac{1}{2} g_m \psi^k V_{in}^k \\
  i_k^- &= \frac{1}{2} g_m \psi^k V_{in}^k
\end{align*} \quad (5)$$

where $i_k^+$ and $i_k^-$ are the currents at the positive and the negative terminals, respectively.

![Figure 2. Memristor bridge synaptic circuit. The weighting operation is performed by the memristor bridge circuit, and voltage-to-current conversion is performed by the differential amplifier.](image)

### 2.2. Memristor-Based Neural Networks

Figure 3a shows a typical neural network where each neuron is composed of multiple synapses and one activation unit. The structure of a bigger neural network is simply the repeated connection of such synapses and neurons. The schematic of a memristor bridge synapse-based neuron in Figure 3a is shown in Figure 3b. In Figure 3b, voltage inputs weighted by memristor bridge synapses are converted to currents by differential amplifiers.
Figure 3. An illustration of a memristor synapse-based multilayer neural network: (a) a multilayer neural network; (b) the schematic of memristor synapse-based multilayer neural circuit corresponding to the neural network in (a).

In the proposed circuit, all positive terminals of the input synapses are connected together, as are the negative terminals, and the sum of each signed current is computed separately. The sum of each signed current is:

\[
\begin{align*}
    i_{SUM}^+ &= -\frac{1}{2} \sum_k g_m \psi^KV_{in}^K \\
    i_{SUM}^- &= \frac{1}{2} \sum_k g_m \psi^KV_{in}^K 
\end{align*}
\]

(6)

where \( i_{SUM}^+ \) and \( i_{SUM}^- \) are the sum of currents at the positive and the negative terminals, respectively. The output current of the active load circuit is the difference between these two current components. It follows that,

\[
i_{OUT} = \sum_k g_m \psi^KV_{in}^K
\]

(7)
Assuming that a constant resistance $R_L$ is connected at the output terminal, the output voltage of the neuron is:

$$V_{OUT} = R_L \sum_k g_m \psi^K V^{K}_{in}$$  \hspace{1cm} (8)

The voltage at the output is not linearly proportional to the current and is soon saturated when the output voltages exceeds $V_{DD} - V_{th}$ or $V_{SS} + V_{th}$, where $V_{th}$ is the threshold voltage of the two transistors of the active load or synapses. Thus, the range of $V_{OUT}$ is restricted as follows:

$$V_{SS} + V_{th} \leq V_{OUT} \leq V_{DD} - V_{th}$$  \hspace{1cm} (9)

Let the minimum voltage $V_{SS} + V_{th}$ be $V_{MIN}$ and the maximum voltage $V_{DD} - V_{th}$ be $V_{MAX}$.

Then, the circuit for a neural node is as in Figure 4a. The activation function is as shown in Figure 4b.

**Figure 4.** A circuit for a neural node (a) and its activation function (b).

### 3. Proposed Hybrid Learning: Hardware-Friendly Error-Backpropagation and Circuit-Based Complementary Learning with RWC

#### 3.1. Hardware-Friendly Error Backpropagation Algorithm

The weight updating rule of the ordinary backpropagation learning algorithm [14,15] is:

$$\Delta w^m_{kj} = -\mu \frac{\partial E^n}{\partial w_{kj}} = \frac{\partial E^n}{\partial h_k} \frac{\partial h_k}{\partial net_k} \frac{\partial net_k}{\partial w_{kj}}$$

$$= -\mu (t - y_k) f'(net_k)x_j$$  \hspace{1cm} (11)
where \( \mu \) is a learning rate, \( t \) is a target value, \( y_k \) is the output of an input datum, \( f() \) is an activation function and \( f'(\cdot) \) is its derivative; \( \text{net}_k \) is the summation of a weighted input value of node \( k \); and \( x_j \) is the output of previous node \( j \). Figure 5 shows the software version of backpropagation learning for multi-layer neural network.

As described in Equation (4), the weight range of the memristor-based neural network weight, \( w_{\text{circuit}} \), is limited to:

\[
0 < w_{\text{output}} = [-1, +1] \quad (12)
\]

To make the software version of the neural network work well on the hardware version of the neural network, the weight value of the software version of neural networks should be limited to the same range of the circuit, namely,

\[
0 < w_{\text{software}} = [-1, +1] \quad (13)
\]

Furthermore, since the slope of the sigmoid function of the hardware version is different from that of the software version, a parameter \( \alpha \) is multiplied to the \( \text{net} \) value. The value of \( \alpha \) is determined, so that the slopes of the output functions of two versions are as similar as possible.

Another arrangement is based on the issue of bipolar or unipolar output function. In the circuit design point of view, a circuit showing a nice sigmoidal shape is the one with positive and negative powers, as shown in Figure 4a. Therefore, the bipolar activation function is adopted for the output function of a node in the proposed work.
The equation of the bipolar activation function is:

\[ f(\text{net}') = \frac{1 - e^{-\text{net}' \cdot a}}{1 + e^{-\text{net}' \cdot a}} \quad (14) \]

where \( \text{net}' = \text{net} \cdot \alpha \). The summation of the weighted input of a node, \( \text{net} \), in a normal bipolar sigmoid function is replaced with \( \text{net} \cdot \alpha \) for the adjustment of the slope. The bipolar activation function can be represented as a hyperbolic tangent function as in an activation function:

\[ f(\text{net}') = h_o = \tanh(\text{net}') = \frac{e^{\text{net}'} - e^{-\text{net}'}}{e^{\text{net}'} + e^{-\text{net}'}} \quad (15) \]

For the computation of the weight updating rule in Equation (11), the differentiated output function is needed. The derivative of the bipolar sigmoid function is:

\[
\begin{align*}
\frac{\partial}{\partial \text{net}'} f(\text{net}') &= \frac{\partial}{\partial \text{net}'} \left( \frac{e^{\text{net}'} - e^{-\text{net}'}}{e^{\text{net}'} + e^{-\text{net}'}} \right) \\
&= \frac{\cosh^2(\text{net}') - \sinh^2(\text{net}')}{\cosh^2(\text{net}')}
= 1 - \tanh^2(\text{net}')
= 1 - f(\text{net}')^2
\end{align*}
\]

The relationship between \( f'(\text{net}) \) and \( f'(\text{net}') \) can be derived with the chain rule as follows.

\[ f'(\text{net}) = \frac{\partial f(\text{net}')}{\partial \text{net}'} \frac{\partial \text{net}'}{\partial \text{net}} \quad (17) \]

Since, \( \text{net}' = \alpha \text{net} \), \( \frac{\partial \text{net}'}{\partial \text{net}} = \alpha \), Equation (17) becomes:

\[ f'(\text{net}) = f'(\text{net}') \alpha \quad (18) \]

Therefore, the weight updating rule in Equation (11) is:

\[ \Delta w_{kj}^n = -\mu \alpha (t - y_k) \left( 1 - f(\text{net})^2 \right) x_j \quad (19) \]

Figure 6 is a bipolar sigmoid, and its derivative functions when multiplication factor to net, \( \alpha \), is three.
3.2. Random Weight Change Algorithm for Circuit-Based Learning

The learning algorithm for the multilayer neural network should be as simple as possible for an easy implementation with hardware as described before. In this paper, the random weight change algorithm [22] is chosen as the most adequate candidate of the neural network learning. It requires only simple circuitry, as it does not involve complex derivative calculation of the activation function, or complex circuitry for the backpropagation of error, as shown in Figure 7. It can be built by using circuit blocks for different elementary operations, like summation, square, integration, comparison and random number generation.

![Figure 7. A hardware architecture of the RWC learning algorithm.](image)

Learning processing starts with a neural network programmed with random initial weights and two capacitors set with big values, which are used for the accumulation of errors in the learning loop. Then, an analog weight-updating vector (Δw) with a small magnitude is generated by an analog random weight generator and programmed additionally on the neural networks. Note that the analog random weight Δw is generated with an analog chaos generator [25] and is further simplified to ±δ, which has the same magnitude, but random signs.

After updating with the random weighting vector (Δw), an input datum xₖ is presented at the memristor-based multilayer neural networks, as shown in Figure 7, and the output yₖ of the neural network is obtained as described in Section 2. The difference between the output of the neural network and target data tₖ is computed. Then, its absolute value is taken by using an analog absolute circuit. The input signal of the analog absolute circuit is represented in current mode for the simplicity of current summation, so that the error signals in current mode are summed with a simple wired...
connection in the case of neural networks with multiple output terminals for the summing operation of the errors in current mode; the capacitor is used. This capacitor is also used for summing the errors of all of the training data during each iteration period. To convert the current signal back to a voltage mode, a short time current charging technique of a capacitor is adopted in this paper, where the voltage of a capacitor charging with a current $I$ during time $T$ can be computed via the relationship $V = \frac{IT}{C}$.

The stored error voltage of the present iteration is compared with that of the previous iteration, which was stored in another capacitor. Note that the previous error of the first iteration is set with the biggest possible value.

The next procedure is the updating of the weights depending on the output value of the comparator. “D” in the figure means such a capacitor, which stores the error of the previous iteration and is used for the comparison at the next iteration. If the error of the current iteration is bigger than that of the previous iteration, the updated weight vector ($\Delta W$), which is added for the current iteration is subtracted from the weight $W$. Then, a new small weight vector ($\Delta W$) is generated and added to the weight $W$. However, if the error of the current iteration is smaller than that of the previous iteration, the weight $W$ is updated with the previous learning vector ($\Delta W$), which was used for the current iteration. This learning procedure continues until the error is reduced to a small enough value.

3.3. Hybrid Learning: Software-Based Confined Learning and Circuit-Based Complementary Learning with Circuits

Backpropagation is known as the most efficient learning algorithm. However, the hardware implementation of the learning algorithm is very difficult due to its complexity. On the other hand, the RWC algorithm is easy for the implementation in hardware. However, the number of required learning iterations of the RWC is very big due to its inherent random search behavior. The proposed learning algorithm is a hybrid one of these two. After learning with the software version of backpropagation, the parameter is transplanted on the physical neural circuit via programming. However, the weights obtained with software-based neural networks normally are not compatible with that of circuit-based neural networks due to the non-ideality in the implementation of hardware circuits. Programming on hardware weight is inaccurate due to the nonlinear characteristics of physical weights. For instance, weight implemented with memristor is a nonlinear function of the programming voltage. Therefore, the non-ideality in the fabrication of the circuit makes the circuit-based neural network further deviate from the theoretical model. If the hardware circuit is not identical to the software version, the error will occur significantly when the weights learned with software are transplanted on the hardware version of neural networks. Our proposed idea is the readjustment of the weight after the learned weights with the software are transplanted on the hardware-based neural network. The readjustment is performed with the hardware circuit of RWC, which is easy to implement.

Since the location of the altered state after the learned weights are transplanted on the neural network circuit will not deviate far away from that of the software version of the neural network, the error will decrease quickly during re-learning with the RWC algorithm.

Figure 8 shows there steps of the procedure of the hybrid learning of BP and RWC.

![Figure 8](image-url)

**Figure 8.** Three steps of the learning procedure of the hybrid learning of the BP and the RWC algorithms. When weights learned with the software version of a neural network are downloaded on the hardware version of neural networks, learning error increases due to the characteristic difference between software and hardware versions. The error decreases with additional learning with the RWC circuit.
4. Simulation Results

The proposed research is on the hardware implementation of the neural networks and its learning system with the help of software. The hardware part, as well as the software part are implemented with software, and their simulation has been performed in a hardware described software, namely HSPICE. The synapses and nodes of neural networks are designed with the memristor bridge and differential amplifier circuits for both the software version of BP and hardware-based RWC, as described in Section 2, respectively. For the activation function of the neural node, the bipolar sigmoid function is employed.

The learning system is designed with the hardware circuit of RWC, as described in Section 3. For the simulations of the hardware part, all of the possible characteristics of the circuits are included.

The parameters of memristors that are employed for the memristor bridge synapse are $R_{\text{ON}} = 400 \ \Omega$, $R_{\text{OFF}} = 40 \ \text{k}\Omega$, $D = 10 \ \text{nm}$ and $\mu_D = 10^{-14} \text{m}^2\text{V}^{-1}\text{s}^{-1}$ [9]. $\delta$, which is used for the RWC learning, is a pulse of a one volt amplitude and width of 5 ms. It is assumed that the difference between the software and hardware versions was 10% of every parameter.

The proposed hybrid learning has been tested for three classical problems to show its effectiveness.

4.1. XOR Problem

A neural network with two inputs, two hidden nodes and one output node is built in a circuit to learn the solution of the XOR problem.

For the learning of this neural network, a backpropagation algorithm for the same network is implemented in software. Figure 9a shows a case of a learning curve of the XOR problem where the first stage of the learning is performed with the backpropagation learning algorithm until 295 iterations. Then, trained weights are transplanted on the circuit version of the neural networks, and four complementary trainings have been performed as shown at the second stage of the figure. Note that the second stage of the figure is multiple training examples with the RWC learning, while the first stage is a single training example with the BP learning.

Figure 9b shows the magnified graphs of the vicinity of the inter-stage transition time. Observe that the error reduced by the first stage of learning grows abruptly after the transplanting of weights on the hardware (HW) circuit. Figure 9c shows the whole graph of the complementary learning in which learning errors of all of the learning curves are reduced successfully below the threshold, 0.0078 within 300 additional complementary iterations. Figure 10 shows a comparison of learning curves between the proposed hybrid learning and that of pure RWC learnings. Though the proposed learning is composed of two stages of learnings, such as BP and RWC, the total required learning iterations are one order less than those with pure RWC learning. Note that the horizontal axis of these figures is in log scale.

![Figure 9. Cont.](image-url)
Figure 9. Learning curves of the XOR problem with the proposed hybrid learning: (a) two stages of the learning curve. After learning with BP for 295 iterations, hardware-based learning was performed with the RWC algorithm; (b) Magnitude graphs of the vicinity of inter-stage transition time, where learning error is increased abruptly due to the characteristics difference of software and hardware versions; (c) Graphs of four RWC-based learnings.

Figure 10. Comparison of the proposed hybrid learning and pure RWC learning for the XOR problem. The proposed learning is one order faster than that of RWC learning.
4.2. Three-Bit Parity Problem

A three-bit parity problem was trained on a network of 3 input \( \times \) 5 hidden \( \times \) 1 output nodes. Figure 11a shows a learning curve where the first stage of the learning is performed with the backpropagation learning algorithm until 1173 iterations. Then, trained weights are transplanted on the circuit version of the neural networks, and four complementary trainings have been performed as shown at the second stage of RWC learning as in the case of the XOR problem.

Figure 11b shows the magnified graphs of the vicinity of inter-stage transition time. Observe that the error reduced by the first stage of learning grows abruptly after the transplanting of weights on the hardware circuit. Figure 11c shows the whole graph of the complementary learning stage in which learning errors of all of the learning curves are reduced successfully below the threshold, 0.0078. Figure 12 shows a comparison of learning curves between the proposed hybrid learning and those of pure RWC learning. Though the proposed learning is composed of two stages of learning, such as BP and RWC, the total required learning iterations are much less than those with pure RWC learning.
without obstacles are labeled as +1 (yellow), and those with obstacles were labeled as -1 (dark blue). Each

two-dimensional coordinate position in the grid was converted to a 10-dimensional binary number,
i.e., the coordinate position (3, 2) in the workspace was converted to (0, 0, 0, 0, 0, 0, 1, 1, 1, 1) in the

grid. The network size used for this problem was 10 input × 20 hidden × 1 output nodes. The network was
trained to learn the grid of size 21 × 21, as shown in Figure 13. The coordinates in the grid without

collisions with obstacles are possible. This is an important problem in robotics. After learning the
workspace of a robot. If the map of the workspace is learned by an NN, faster operations of robots

allow more degrees of freedom for learning.

4.3. Learning of the Robot Workspace

Another problem considered for simulating the proposed learning method is to learn the workspace of a robot. If the map of the workspace is learned by an NN, faster operations of robots without collisions with obstacles are possible. This is an important problem in robotics. After learning the map of the workspace, the robot can apply the appropriate path planning algorithm to find its way to reach the goal safely in the workspace.

The workspace was considered as a grid, and the inputs to NN are the coordinates of the grid. The network size used for this problem was 10 input × 20 hidden × 1 output nodes. The network was trained to learn the grid of size 21 × 21, as shown in Figure 13. The coordinates in the grid without obstacles are labeled as +1 (yellow), and those with obstacles were labeled as −1 (dark blue).

Figure 11. Learning curves of the parity problem with the proposed hybrid learning: (a) two stages of the learning curve. After learning with BP for 1173 iterations, hardware-based learning was performed with the RWC algorithm; (b) Magnified graphs of the vicinity of inter-stage transition time, where learning error is increased abruptly due to the characteristic difference of the software and hardware versions; (c) Graphs of four RWC-based learnings.

Figure 12. Comparison of learning curves between the proposed hybrid learning and that of pure RWC learning for the parity problem.
Each two-dimensional coordinate position in the grid was converted to a 10-dimensional binary number, i.e., the coordinate position (3, 2) in the workspace was converted to $(-1-1-1+1+1, -1-1+1+1-1)$ to allow more degrees of freedom for learning.

The error vs. epoch curve of the training using BP ($\alpha = 0.001$) and RWC ($\delta = 0.00025$) is shown in Figure 14. Learning of this workspace is very difficult since it is a highly nonlinear function.

When the error reaches a threshold (0.01), the learned weights were transplanted to a neural network circuit. Then, hardware-based learning was performed with the RWC algorithm. Though the error increased significantly temporally at the time of weight transplanting, it decreased by the complementary learning of RWC.

Figure 15a shows the learned results of the original robot workspace in Figure 13 with the software-based BP algorithm, where the left and the right ones are the results before and after a threshold, respectively. The learned result after the threshold is identical to the original one in Figure 13. However, Figure 15b is the output of the neural network circuit immediately after the transplant of the learned weights. Observe that learning errors appear at several places (red circled area) of the right one of Figure 15b. Those errors disappear when the complementary learning with the hardware circuit of RWC is conducted, as shown in the right one of Figure 15c. This result shows the fact that the proposed hybrid learning system is a good solution for the hardware implementation of neural networks.
weights are transplanted on the neural hardware circuits. Then, the hardware-based RWC learning is organized as a complementary learning. The hardware circuits of synapses and nodes are designed with memristors and differential amplifiers, respectively. The circuit of the RWC learning system is designed with off-the-shelf simple circuit elements.

The proposed learning method has been examined with three classical problems, namely the XOR, parity and robot workspace learning problems. As expected, the error reduced with BP learning grows abruptly when weights are transplanted on the neural hardware circuit. However, after some amount of complementary learning, the error was reduced successfully below the threshold. Comparing the learning curves of the proposed hybrid learnings with those of RWC-only learning, the required learning iterations of the proposed method are much less than those with RWC-only learning. Judging with these simulation results, the proposed hybrid learning method can be a very promising solution to resolve the difficulty in the hardware implementation of neural networks.

5. Conclusions

A hybrid learning method of software-based BP and hardware-based RWC is addressed in this paper. In the learning method, the software-based BP learning is conducted firstly, and its learned weights are transplanted on the neural hardware circuits. Then, the hardware-based RWC learning is continued as a complementary learning.

For the software-based BP learning, the original algorithm is modified so that the learned weights can fit well to the neural hardware circuit; the range of weights is limited to $[-1, 1]$, and a bipolar activation function is adopted.

The hardware circuits of synapses and nodes are designed with memristors and differential amplifiers, respectively. The circuit of the RWC learning system is designed with off-the-shelf simple circuit elements.

The proposed learning method has been examined with three classical problems, namely the XOR, parity and robot workspace learning problems. As expected, the error reduced with BP learning grows abruptly when weights are transplanted on the neural hardware circuit. However, after some amount of complementary learning, the error was reduced successfully below the threshold. Comparing the learning curves of the proposed hybrid learnings with those of RWC-only learning, the required learning iterations of the proposed method are much less than those with RWC-only learning. Judging with these simulation results, the proposed hybrid learning method can be a very promising solution to resolve the difficulty in the hardware implementation of neural networks.
Acknowledgments: This research was supported in part by the U.S. Air Force Grant FA9550-13-1-0136, the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (NRF-2016R1A2B4015514, NRF-2015H1D3A1062316) and the Brain Korea 21 PLUS Project, National Research Foundation of Korea.

Author Contributions: Changju Yang conducted the circuit design, experiments and data analysis. Hyognsuk Kim created the research subject and directed the research. Shyam Prasad Adhikari introduced and modified the RWC algorithm for this research. Leon O. Chua gave a lot of comments in organizing the paper and revising the writing.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Schmidhuber, J. Deep Learning in Neural Networks: An Overview. Neural Netw. 2015, 61, 85–117. [CrossRef] [PubMed]
2. Yoshua, B.; Yann, L.; Geoffrey, H. Deep Learning. Nature 2015, 521, 436–444.
3. Arel, İ.; Rose, D.C.; Karnowski, T.P. Deep Machine Learning—A New Frontier in Artificial Intelligence Research. IEEE Comput. Intell. Mag. 2010, 11, 13–18. [CrossRef]
4. Adhikari, S.P.; Yang, C.; Kim, H.; Chua, L.O. Memristor bridge synapse-based Neural Network and its learning. IEEE Trans. Neural Netw. Learn. Syst. 2012, 23, 1426–1435. [CrossRef] [PubMed]
5. Adhikari, S.P.; Kim, H.; Budhathoki, R.K.; Yang, C.; Chua, L.O. A Circuit-Based Learning Architecture for Multilayer Neural Networks with Memristor Bridge Synapses. IEEE Trans. Circuits Syst. I Regul. Pap. 2015, 62, 215–223. [CrossRef]
6. Morishita, T.; Tamura, Y.; Otsuki, T.; Kano, G. A BiCMOS analog neural network with dynamically updated weights. IEICE Trans. Electron. 1992, 75, 297–302.
7. Graf, H.P.; Jackel, L.D.; Howard, R.E.; Straughn, B.; Denker, J.S.; Hubbard, W.; Tennant, D.M.; Schwartz, D. VLSI Implementation OFA Neural Network Memory with Several Hundreds of Neurons. In Proceedings of the AIP Conference Proceedings 151 on Neural Networks for Computing, Snowbird, UT, USA, 13–16 April 1986; pp. 182–187.
8. Holler, M.; Tam, S.; Castro, H.; Benson, R. An Electrically Trainable Artificial Neutral Network (ETANN) with 10240 Floating Gate Synapses. In Proceedings of the International Joint Conference on Neural Networks, Washington, DC, USA, 18–22 June 1989; pp. 191–196.
9. Strukov, D.B.; Snider, G.S.; Stewart, D.R.; Williams, R.S. The missing memristor found. Nature 2008, 453, 80–83. [CrossRef] [PubMed]
10. Chua, L.O. Resistance switching memories are memristors. Appl. Phys. A 2011, 102, 765–783. [CrossRef]
11. Kim, H.; Sah, M.P.; Yang, C.; Roska, T.; Chua, L.O. Neural Synaptic Weighting with a Pulse-Based Memristor Circuit. IEEE Trans. Circuits Syst. I Regul. Pap. 2012, 59, 148–158. [CrossRef] [PubMed]
12. Snider, G. Self-organized computation with unreliable, memristive nano devices. Nanotechnology 2007, 18, 1–13. [CrossRef]
13. Kim, H.; Sah, M.P.; Yang, C.; Roska, T.; Chua, L.O. Memristor bridge synapses. Proc. IEEE 2012, 100, 2061–2070. [CrossRef]
14. Rumelhart, D.E.; Hinton, G.E.; Williams, R.J. Learning representations by back-propagating errors. Nature 1986, 323, 533–536. [CrossRef]
15. Werbos, P.J. The Roots of Backpropagation: From Ordered Derivatives to Neural Networks and Political Forecasting; John Wiley and Sons: Hoboken, NJ, USA, 1994.
16. Tam, S.M.; Gupta, B.; Castro, H.A.; Holler, M. Learning on Analog VLSI Network Chip. In Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, Los Angeles, CA, USA, 4–7 November 1999; pp. 701–703.
17. Erkmen, B.; Kahraman, N.; Vural, R.A.; Yildirim, T. Conic section function neural network circuitry for offline signature recognition. IEEE Trans. Neural Netw. 2010, 21, 667–672. [CrossRef] [PubMed]
18. Prezioso, M.; Bayat, F.M.; Hoskins, B.D.; Adam, G.C.; Likharev, K.K.; Strukov, D.B. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature 2015, 521, 61–64. [CrossRef] [PubMed]
19. Cauwenberghs, G. A Fast Stochastic Error-Descent Algorithm for Supervised Learning and Optimization. In Advances in Neural Information Processing Systems; Hanson, S.J., Cowan, J.D., Lee, C., Eds.; Morgan Kaufman Publishers: San Mateo, CA, USA, 1993.
20. Maeda, Y.; Hirano, H.; Kanata, Y. A Learning rule of neural networks via simultaneous perturbation and its hardware implementation. *Neural Netw.* 1995, 8, 251–259. [CrossRef]

21. Soudry, D.; di Castro, D.; Gal, A.; Kolodny, A.; Kvatinsky, S. *Hebbian Learning Rules with Memristors*; Israel Institute of Technology: Haifa, Israel, 2013.

22. Hirotsu, K.; Brooke, M.A. An Analog Neural Network Chip with Random Weight Change Learning Algorithm. In Proceedings of the 1993 International Joint Conference on Neural Networks, Nagoya, Japan, 25–29 October 1993; pp. 3031–3034.

23. Burton, B.; Kamran, F.; Harley, R.G.; Habetler, T.G.; Brooke, M.A.; Poddar, R. Identification and control of induction motor stator currents using fast online random training of neural network. *IEEE Trans. Ind. Appl.* 1997, 33, 697–704. [CrossRef]

24. Liu, J.; Brooke, M.; Hirotsu, K. A CMOS feedforward neural-network chip with on-chip parallel learning for oscillation cancellation. *IEEE Trans. Neural Netw.* 2002, 13, 1178–1186. [CrossRef] [PubMed]

25. Takashi, M. A Chaotic Attractor from Chua’s Circuit. *IEEE Trans. Circuits Syst.* 1984, 31, 1055–1058.

© 2016 by the authors; licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC-BY) license (http://creativecommons.org/licenses/by/4.0/).