Remarkably High Mobility Thin-Film Transistor on Flexible Substrate by Novel Passivation Material

Cheng Wei Shih & Albert Chin

High mobility thin-film transistor (TFT) is crucial for future high resolution and fast response flexible display. Remarkably high performance TFT, made at room temperature on flexible substrate, is achieved with record high field-effect mobility \(\mu_{FE}\) of 345 cm\(^2\)/Vs, small sub-threshold slope (SS) of 103 mV/dec, high on-current/off-current \(I_{ON}/I_{OFF}\) of \(7 \times 10^6\), and a low drain-voltage \(V_D\) of 2 V for low power operation. The achieved mobility is the best reported data among flexible electronic devices, which is reached by novel HfLaO passivation material on nano-crystalline zinc-oxide (ZnO) TFT to improve both \(I_{ON}\) and \(I_{OFF}\). From X-ray photoelectron spectroscopy (XPS) analysis, the non-passivated device has high OH-bonding intensity in nano-crystalline ZnO, which damage the crystallinity, create charged scattering centers, and form potential barriers to degrade mobility.

The flexible electronics is the key technology for bendable light weight display. Similar to traditional rigid displays, the higher mobility TFT is demanded for next generation higher density, faster speed, and lower power flexible display. The amorphous InZnGaO (IGZO) TFT is a potential candidate for flexible electronics due to the low off-current \(I_{OFF}\) from its large energy bandgap and high mobility of overlapped s-orbitals. However, the major issue for IGZO TFT is the rare Indium quantity in Earth's crust and its high price. Alternatively, crystallized ZnO TFT is another candidate due to its better crystallinity than amorphous structure, similar with the much higher mobility of poly-Si than amorphous-Si TFTs. However, no high mobility poly-ZnO TFT was reported to date. In this paper, we demonstrate a high performance nano-crystallized ZnO TFT on low-cost Polyethylene naphthalate (PEN) flexible substrate processed at room temperature. Remarkably high \(\mu_{FE}\) of 345 cm\(^2\)/Vs was achieved in nano-crystalline ZnO TFT on flexible substrate with a high dielectric constant (high-\(\kappa\)) gate oxide. This \(\mu_{FE}\) value is even higher than IGZO and ZnON TFTs made on rigid glass that is also the record highest value for devices on flexible substrate. The high mobility is further supported by the low interface trap density from the small SS of only 103 mV/dec. Besides, high \(I_{ON}/I_{OFF}\) of \(7 \times 10^6\) and a low \(V_D\) of 2 V were measured to reach low switching power of \(C_p V_D^2 / f\), where \(C_p\) and \(f\) are the gate capacitance and operation frequency, respectively. This remarkably high mobility TFT is achieved using novel HfLaO passivation on nano-crystalline ZnO. For comparison, the control non-passivated device has a \(\mu_{FE}\) of 43 cm\(^2\)/Vs. To understand such large mobility improvement, the X-ray photoelectron spectroscopy (XPS) was performed. The non-passivated ZnO showed a strong OH bonding signal. The formed HO-Zn-OH compound via moisture absorption will break the Zn-O bonding in ZnO crystal to form dangling bonds and charged scattering centers to lower the mobility strongly.

Results

The fabricated devices on flexible PEN substrate is shown in the photo of Fig. 1. Figure S1(a,b) show the capacitance-voltage (C-V) and current-voltage (J-V) characteristics of Al/high-\(\kappa\) metal-gate capacitor fabricated on the same flexible PEN substrate, respectively. A high capacitance density of 0.35 \(\mu\)F/cm\(^2\) was measured that lead to an equivalent-oxide-thickness (EOT) of 9.9 nm. A still low leakage current of \(1.4 \times 10^{-6}\) A/cm\(^2\) was measured at 1.5 V, even processed at room temperature. This is due to the merit of high-\(\kappa\) dielectrics, especially the...
higher \( \kappa \). TiO\(_2\) dielectric. The TiO\(_2\) has higher \( \kappa \) value for low voltage operation. To improve the interface\cite{19}, extra SiO\(_2\) dielectric was inserted between ZnO and TiO\(_2\). To improve the leakage current via the low conduction band offset (\( \Delta E_c \)) of TiO\(_2\) stacked TiO\(_2\)/HfO\(_2\), were applied\cite{20}.

Figure 2(a–c) show the transistor’s drain-source current versus drain-source voltage (\( I_{DS} \)) and \( I_{DS} \) versus gate-source voltage (\( I_{GS} \)) characteristics of ZnO/high-\( \kappa \)/metal-gate TFFTs with and without HfLaO passivation. The ZnO TFFTs without passivation show reasonable performance of \( I_{ON}/I_{OFF} \) of \( 2 \times 10^5 \), SS of 112 mV/dec, and a \( V_T \) of 0.78 V. Here the gate leakage current is lower than \( I_{OFF} \) due to the thick stacked gate dielectric. The ZnO TFFTs after HfLaO passivation shows more than one order of magnitude higher \( I_{ON} \) and 4 times lower \( I_{OFF} \) with large \( I_{ON}/I_{OFF} \) of \( 7 \times 10^6 \), small SS of 103 mV/dec, and a low \( V_T \) of 0.13 V. These good device integrities were achieved at a low \( V_D \) of 2 V that is crucial to lower the switching power by orders of magnitude than existing TFT devices. Besides, the steep SS can also turn on the transistor faster for a lower voltage and power operation.

The \( \mu_{FE} \) characteristics is plotted in Fig. 3 from the measured \( I_{DS} \) characteristics. For control non-passivated devices, an acceptable peak \( \mu_{FE} \) of 43 cm\(^2\)/Vs is obtained for room-temperature-processed ZnO TFT. The TFFTs after HfLaO passivation has remarkably high \( \mu_{FE} \) of 345 cm\(^2\)/Vs; this is the highest value for TFFTs on flexible substrate\cite{21,22} and is even higher than the reported IGZO and ZnON TFFTs fabricated on rigid substrate\cite{23,24}. The much improved \( \mu_{FE} \) for HfLaO-passivated device is owing to the higher \( I_{ON} \) and the lower \( I_{OFF} \). It is important to notice that the \( \mu_{FE} \) decreases monotonically with decreasing gate length\cite{22,25}.

\[
\mu \approx \mu_0 L + \mu_0 W C_{ox} R_{SD} (V_{GS} - V_{th}) \tag{1}
\]

where \( R_{SD} \) is the source/drain series resistance, \( \mu_{FE} \) is the apparent field-effect mobility and \( \mu_0 \) is the true field effect mobility. At long gate length, the \( \mu_{FE} \) is approaching to \( \mu_0 \) thus, the long 48 \( \mu \)m gate length device was used.

To understand the mechanism of such large mobility improvement, material and structure analysis were performed. Figure 4(a) shows the secondary ion mass spectrometry (SIMS) depth profile, where a ZnO channel, HfO\(_2\), TiO\(_2\), and thin SiO\(_2\) gate dielectric stack were recognized. The device structure of Au contact, ZnO channel, high-\( \kappa \) gate dielectric stack, and TaN metal-gate were also observable from the cross-sectional transmission electron microscopy (TEM) image shown in Fig. 4(b). The ZnO active layer forms columnar nano-crystalline structure with a size of \( \approx 10–20 \) nm. The formed crystalline structure is further evidenced from the X-ray diffraction (XRD) spectra shown in Fig. 4(c). Highly oriented phases of XRD peaks were measured, even though the ZnO was deposited by sputtering at room temperature. The full-width at half-maximum (FWHM) of XRD spectra are comparable with the data of ZnO published in literature\cite{26,27}, while the IGZO has an amorphous structure\cite{28}.

Figure 5(a,b) show the XPS spectra without and with HfLaO passivation, respectively. The atomic composition of nano-crystalline structure is identified to be Zn\(_{1-x}\)-O\(_x\), as measured from the XPS spectra. It is important to notice that significant amount of OH bonding signal was also measured for non-passivated device. The OH bonding in nano-crystalline ZnO was originated from the moisture absorption of ambient air, even though dry process steps were used to fabricate the devices. Similar strong moisture absorption is well known in IGZO to cause degradation.

The chemical reaction of ZnO and H\(_2\)O is expressed as:

\[
\text{ZnO} + \text{H}_2\text{O} \rightarrow \text{Zn(OH)}_2 \tag{2}
\]

In addition to surface, the tiny H\(_2\)O molecule can also react with grain boundaries through the thin 20-nm ZnO. Here the grain boundaries are highly reactive due to their high defect density. Once the Zn(OH)\(_2\) was formed, it damaged the Zn-O bonded nano-crystal and created dangling bonds that further form charged states in the ZnO bandgap. The decreased XPS OH signal and related charged defects are also supported from the high positive charge density (\( \Delta Q_p \)) of \( 2 \times 10^{12} \) cm\(^{-2}\), which was obtained from the \( V_T \) shift (\( \Delta V_T \)) between HfLaO-passivated and non-passivated ZnO devices shown in Fig. 3(b), from the \( \Delta Q_p = C_{ox} \times \Delta V_T \). Such positive
Figure 2. $I_{DS}$-$V_{DS}$ and characteristics of ZnO/high-$\kappa$/TaN TFT on flexible PEN (a) without and (b) with HfLaO passivation. (c) $I_{DS}$-$V_{GS}$ characteristics of ZnO/high-$\kappa$/TaN TFT on flexible PEN without and with HfLaO passivation.
charges and dangling bonds also found in the interim SiOx region between SiO2 and Si body, the origin of positive fixed oxide charges in SiO2/Si metal-oxide-semiconductor field-effect transistor (MOSFET) shown in text book. On the other hand, the OH bonding signal in XPS spectra of Fig. 5(b) is much lowered for HfLaO passivated ZnO device. It is well known the high-κ gate dielectric will absorb the moisture25–29, especially the La2O3, which in turn reduce the Zn(OH)2 formation.

The high-density positive ΔQp further causes Fermi-level closer to valance band, increases the ZnO depletion region, and lower the n-type ZnO conduction, as shown in the schematic diagrams of Fig. 6. The electron wave-function in a MOSFET typically distributes over 20 nm30; therefore the high-density ΔQp will also increase electron scattering rate and decrease mobility. However, the passivation does not affect the gate EOT, because the EOT of a TFT only counts the dielectric next to the gate. Because proper passivation blocks the reaction between H2O and ZnO, the OH bonding in HfLaO/ZnO is much reduced to lower ΔQp and potential barriers at grain boundaries. This in succession leads to much higher mobility, because the ZnO has overlapped s-orbitals for conduction.

Table 1 compares the device performance of various materials on flexible and rigid substrates. The mobility of HfLaO-passivated ZnO TFT is higher than the IGZO and ZnON TFTs on rigid substrate22, 23 that is also the record highest value for TFTs on flexible substrate8–11. This is possible because the polycrystalline material always has better material quality and higher mobility than amorphous structure, and the mobility improvement can be as large as ~100 times for poly-Si versus amorphous-Si TFTs. The very high mobility ZnO TFT with excellent SS, large Ion/Ioff and low Vds are vital for both DC and AC power saving. The simple process and low material cost of nano-crystalline ZnO device should have strong impact on next generation display, as long as OH bonding related charge traps and grain boundary potential barriers are improved by proper passivation. The achieved high mobility on amorphous material is also the enabling technology for high-speed 3D brain-mimicking chip24.

In conclusion, very high mobility, excellent SS, large Ion/Ioff, low VDS, and low power operation were achieved in ZnO TFT device that is crucial for display and 3D IC. The excellent device integrity is due to the novel passivation scheme with simple process.
Figure 4. (a) SIMS depth profile of ZnO on HfO$_2$/TiO$_2$/SiO$_2$ stacked gate dielectrics, (b) Cross-sectional TEM and (c) XRD spectra of ZnO/high-κ/TaN structure on flexible PEN substrate.
Figure 5. XPS spectra of ZnO/high-κ/TaN structure on flexible PEN substrate (a) without and (b) with HfLaO passivation. Here the passivated HfLaO was removed for XPS measurement.

Figure 6. Schematic ZnO/high-κ/TaN energy bands and nano-crystalline-ZnO band structures on flexible PEN without (left) and with (right) HfLaO-passivation.
Methods

The bottom-gate ZnO/high-κ/metal-gate TFTs were made on flexible polyethylene naphthalate (PEN) substrates. In addition to its low cost, the PEN substrate has good properties of a low linear thermal expansion coefficient, surface smoothness, and optical clarity. A 300-nm thickamic SiO2 layer was first deposited on the PEN substrate. Then the 60-nm TaN gate metal, tri-layer gate dielectrics of 50-nm HfO2, 40-nm TiO2, and 4-nm SiO2, and a 20-nm ZnO active layer were deposited by physical vapor deposition (PVD). Then the Au source/drain (S/D) electrodes was formed. Finally, the device was passivated by 20 nm thick HfLaO dielectric with open S/D probing window. The TaN gate electrode was deposited by sputtering at a power of 800 W, Ar/N2 of 100/10 sccm, and a pressure of 3 × 10⁻³ torr. The gate dielectric stacks were deposited by electron-gun evaporation at 5 KV, and the deposition rates were 0.24/0.2/0.1 Å/sec, respectively. The ZnO channel were deposited by sputtering at a power of 100 W, Ar/O2 of 20/5 sccm, and 1 Å/sec deposition rate. The Au source-drain was deposited by thermal evaporation deposition. The HfLaO was deposited by electron-gun evaporation at a deposition rate of 0.15 Å/sec. Before deposition, the chambers were pumped down to 3 × 10⁻⁶ torr. The low deposition rate is important to reach good quality. No post-deposition annealing was used that is the merit of this work. The gate size of fabricated TFT is 48-μm × 505-μm. To investigate the large mobility improvement, X-ray diffraction (XRD), secondary ion mass spectrometry (SIMS), cross-sectional transmission electron microscopy (TEM) and X-ray photoelectron spectroscopy (XPS) were used to analyze the material property. Very low etching rate of 0.2 Å/sec was used in the XPS measurement due to the thin 20 nm HfLaO passivation layer.

References

1. Li, H. U. et al. ZnO thin film transistors for more than just displays. IEDM Tech. Dig. 523 (2015).
2. Petrone, N., Cui, X., Hone, J., Chari, T. & Shepard, K. Flexible 2D FETs using hBN dielectrics. IEDM Tech. Dig. 534 (2015).
3. Kamiya, T., Nomura, K. & Hosono, H. Present status of amorphous In–Ga–Zn–O thin-film-transistors. Adv. Mater. 99, 395, doi:10.1002/adma.v24.22 (2012).
4. Kao, H. L. Strain-induced very low noise RF MOSFETs on flexible plastic substrate. Symp. on VLSI Tech. 160 (2005).
5. Lin, Y. et al. Stable and high-performance flexible ZnO thin-film transistors by atomic layer deposition. ACS Appl. Mater. Interfaces 7, 22610 (2015).
6. Wu, Y. H., Yang, M. Y., Chin, A. & Chen, W. J. Electrical characteristics of high quality La2O3 dielectric with equivalent oxide thickness of 5 Å. IEEE Electron Dev. Lett. 21, 341, doi:10.1109/25.847374 (2000).
7. Wang, X. P. et al. Dual metal gates with band-edge work functions on novel HfLaO high-κ gate dielectric. Symp. on VLSI Tech. Dig. 9 (2006).
8. Cheng, C. F. et al. Very low Vth [Ir-Hf]/HfLaO CMOS using novel self-aligned low temperature shallow junctions. IEDM Tech. Dig. 333 (2007).
9. Wang, X. P. et al. Wide Vth and Vth tunability for metal gated MOS devices with HfLaO gate dielectrics. IEEE Electron Device Lett. 28, 258, doi:10.1109/LED.2007.891757 (2007).
10. Lin, S. H., Liu, S. L., Yeh, F. S. & Chin, A. Low Vth TaN/HfLaO n-MOSFETs using low temperature formed-source-drain junctions. IEEE Electron Device Lett. 30, 75, doi:10.1109/LED.2008.2009011 (2009).
11. Liu, S. E. et al. Influence of passivation layers on characteristics of a-InGaZnO thin-film transistors. IEEE Electron Device Lett. 32, 2 (2011).
12. Fortunato, E., Barquinha, P. & Martins, R. Oxide semiconductor thin-film transistors: A review of recent advances. Adv. Mater. 24, 2945, doi:10.1002/adma.v24.22 (2012).
13. Lee, S. W., Suh, D., Lee, S. Y. & Lee, Y. H. Passivation effect on gate-bias stress instability of carbon nanotube thin film transistors. Appl. Phys. Lett. 104, 163506, doi:10.1063/1.4873316 (2014).
14. Kim, S. J. et al. High performance oxide thin film transistors with double active layers. IEDM Tech. Dig. 73 (2008).
15. Kim, T. S. et al. High performance gallium- zinc oxide thin film transistors for next-generation display applications. IEDM Tech. Dig. 660 (2013).
16. Shih, C. W., Chin, A., Lub, C. F. & Yi, S. H. Extremely high mobility ultra-thin metal-oxide with ns²np² configuration. IEDM Tech. Dig. 145 (2015).
17. Wu, Y. H., Yang, M. Y., Chin, A. & Chen, W. J. Electrical characteristics of high quality La2O3 dielectric with equivalent oxide thickness of 5 Å. IEEE Electron Dev. Lett. 21, 341, doi:10.1109/25.847374 (2000).
18. Wang, X. P. et al. Dual metal gates with band-edge work functions on novel HfLaO high-κ gate dielectric. Symp. on VLSI Tech. Dig. 9 (2006).
19. Cheng, C. F. et al. Very low Vth [Ir-Hf]/HfLaO CMOS using novel self-aligned low temperature shallow junctions. IEDM Tech. Dig. 333 (2007).
20. Wang, X. P. et al. Wide Vth and Vth tunability for metal gated MOS devices with HfLaO gate dielectrics. IEEE Electron Device Lett. 28, 258, doi:10.1109/LED.2007.891757 (2007).
21. Lin, S. H., Liu, S. L., Yeh, F. S. & Chin, A. Low Vth TaN/HfLaO n-MOSFETs using low temperature formed-source-drain junctions. IEEE Electron Device Lett. 30, 75, doi:10.1109/LED.2008.2009011 (2009).
22. Liao, C. C. et al. Metal-gate/high-κ/Ge nMOS at small CET with higher mobility than SiO2/Si at wide range carrier densities. IEEE Electron Device Lett. 34, 163, doi:10.1109/LED.2012.2230241 (2013).
31. Lin, S. H. et al. High density and low leakage current MIM capacitor using stacked TiO$_2$/ZrO$_2$ insulators. *IEEE Electron Device Lett.* **30**, 715, doi:10.1109/LED.2009.2022775 (2009).
32. Chen, K. Y. et al. Influence of contact effect on the performance of microcrystalline silicon thin-film transistors. *Appl. Phys. Lett.* **89**, 203509, doi:10.1063/1.2390634 (2006).
33. Chen, R. et al. Self-aligned top-gate InGaZnO thin film transistors using SiO$_2$/Al$_2$O$_3$ stack gate dielectric. *Thin Solid Films* **548**, 572, doi:10.1016/j.tsf.2013.09.020 (2013).
34. Im, S., Jin, B. J. & Yi, S. Ultraviolet emission and microstructural evolution in pulsed-laser-deposited ZnO films. *J. Appl. Phys.* **87**, 9 (2000).
35. Lin, S. S. & Huang, J. L. Effect of thickness on the structural and optical properties of ZnO films by r.f. magnetron sputtering. *Surf. Coat. Technol.* **185**, 222, doi:10.1016/j.surfcoat.2003.11.014 (2004).
36. Kim, W. K. et al. Stable high conductive amorphous InGaZnO driven by hydrogenation using hot isostatic pressing. *Appl. Phys. Lett.* **98**, 122109, doi:10.1063/1.3567635 (2011).

**Acknowledgements**
This paper’s publication was supported in part by Ministry of Science and Technology of Taiwan.

**Author Contributions**
C.W. Shih did the experiments; Albert Chin wrote the main manuscript text. All authors have given approval to the final version of the manuscript.

**Additional Information**
**Supplementary information** accompanies this paper at doi:10.1038/s41598-017-01231-3

**Competing Interests:** The authors declare that they have no competing interests.

The results of this research have important financial interests for both Display, ultra-low power 3D IC and CTFT.

**Publisher’s note:** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

[Open Access]
This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit [http://creativecommons.org/licenses/by/4.0/](http://creativecommons.org/licenses/by/4.0/).

© The Author(s) 2017