A Neuromorphic VLSI Design for Spike Timing
and Rate Based Synaptic Plasticity

Mostafa Rahimi Azghadi,a,∗ Said Al-Sarawi,a,∗ Derek Abbott,a Nicolangelo Iannella,a,∗

School of Electrical and Electronic Engineering,
The University of Adelaide, Adelaide, SA 5005, Australia

Abstract

Triplet-based Spike Timing Dependent Plasticity (TSTDP) is a powerful synaptic plasticity rule that acts beyond
conventional pair-based STDP (PSTDP). Here, the TSTDP is capable of reproducing the outcomes from a variety of
biological experiments, while the PSTDP rule fails to reproduce them. Additionally, it has been shown that the behaviour
inherent to the spike rate-based Bienenstock-Cooper-Munro (BCM) synaptic plasticity rule can also emerge from the
TSTDP rule. This paper proposes an analog implementation of the TSTDP rule. The proposed VLSI circuit has been
designed using the AMS 0.35 µm CMOS process and has been simulated using design kits for Synopsys and Cadence
tools. Simulation results demonstrate how well the proposed circuit can alter synaptic weights according to the timing
difference amongst a set of different patterns of spikes. Furthermore, the circuit is shown to give rise to a BCM-like
learning rule, which is a rate-based rule. To mimic implementation environment, a 1000 run Monte Carlo (MC) analysis
was conducted on the proposed circuit. The presented MC simulation analysis and the simulation result from fine-tuned
circuits show that, it is possible to mitigate the effect of process variations in the proof of concept circuit, however,
a practical variation aware design technique is required to promise a high circuit performance in a large scale neural
network. We believe that the proposed design can play a significant role in future VLSI implementations of both spike
timing and rate based neuromorphic learning systems.

Keywords: Synaptic Plasticity, Neuromorphic VLSI, Spike Timing Dependent Plasticity, Rate based Plasticity, BCM

1. Introduction

The underlying mechanisms and processes responsible for learning and long-term memory in the brain has
remained an important yet strongly debated subject for researchers in various fields ranging from neurophysiol-
ogy through to neuromorphic engineering. It is widely believed that processes responsible for synaptic plasticity
provide key mechanisms underlying learning and memory in the brain Song et al. (2000); Pfister and Gerstner (2006);
Sjöström et al. (2001); Wang et al. (2005). Researchers from various fields, including biology, neurophysiology, and
engineering over the last fifty years have attempted to explore, describe and understand the processes of synaptic
plasticity leading to learning and memory. Engineers typically attempt to emulate and/or mimic biological systems
to various degrees of detail and description. Neuromorphic engineers have been working concurrently, for the last two
decades, with neurobiologists to implement various neuron models and learning rules in electronic circuits Mead
(1989); Banford et al. (2012). These electronic circuits lead to a very high degree of parallelism, as well as ultra
dense physical realizations, which are major advantages for implementing practical neural networks. There are various
types of neurons implemented as electronic circuits that can be found in the literature e.g. Simoni et al. (2004); Far-
quhar and Hasler (2005); Indiveri et al. (2006, 2011). Furthermore, there exists various circuit implementations for
various learning rules, specifically spike timing-dependent plasticity (STDP) Bofill-I-Petit and Murray (2004); Indiveri
et al. (2006); Tanaka et al. (2009); Mayr et al. (2010); Meng et al. (2011); Rachmuth et al. (2011); Ramakrishnan
et al. (2011); Banford et al. (2012).

Neurophysiological experiments have illustrated that plastic changes to synapses can occur via spike-timing,
varying the frequency of inputs to the neuron, or changes to internal concentration of calcium in the neuron’s spine
apparatus Bi and Poo (1998); Sjöström et al. (2001); Wang et al. (2005). Many theoretical and experimental studies
have focused on studying changes to synaptic strength caused by STDP Gerstner et al. (1996); Bi and Poo (1998);
Song et al. (2000); Froemke and Dan (2002); Wang et al. (2005); Pfister and Gerstner (2006); Iannella and Tanaka
(2006); Iannella et al. (2010). At the same time, there have been attempts at translating such rules to VLSI circuit
implementations Bofill-I-Petit and Murray (2004); Indiveri

*To whom correspondence should be addressed to
Email addresses: mostafa@eleceng.adelaide.edu.au (Mostafa Rahimi Azghadi), alsarawi@eleceng.adelaide.edu.au (Said
Al-Sarawi), dabbott@eleceng.adelaide.edu.au (Derek Abbott), iannella@eleceng.adelaide.edu.au (Nicolangelo Iannella)
et al. (2006); Tanaka et al. (2009); Rachmuth et al. (2011); Azghadi et al. (2011, 2012a,b). These attempts represent the crucial technological steps in developing smart VLSI chips with adaptive capabilities similar to that of the mammalian brain. The long term aim is to have VLSI circuits that can learn to adapt to changes and result in modifying their functionality to improve their performance. The realization of such adaptive VLSI circuits will have widely varying applications ranging from artificial eyes through to improved autonomous systems.

The main contribution of this study is to introduce a new synaptic analog circuit which possesses some critical capabilities that have not been demonstrated in previous VLSI implementations. The proposed circuit not only can replicate known outcomes of STDP, including the effects of input frequency, but also it is capable of mimicking BCM-like behaviour Bienenstock et al. (1982). The proposed circuit captures important aspects of both timing- and rate-based synaptic plasticity that is of great interest for researchers in the field of neuromorphic engineering, specifically to those who are involved in experiments dealing with learning and memory in-silico.

The paper is organized as follows. In Section 2, a brief overview of timing- and rate-based synaptic plasticity rules is given. Section 3 briefly reviews and discusses some previous VLSI implementations of different synaptic plasticity rules and their capabilities. In Section 4, a description of the proposed circuit operation is given. Section 5 is dedicated to simulation results where we illustrate the capabilities of our proposed design. Section 6 discusses and describes the effects of process variation and transistor mismatch on the proposed design, and suggests a tuning mechanism to overcome the performance degradation in the presence of physical variations. Section 7, provides both a discussion of current trends and future outlooks including concluding remarks.

2. Synaptic Plasticity Rules

Synapses are specialised structures that allow either chemical or electrical signals to pass from the pre-synaptic to the target post-synaptic neuron with an associated synaptic strength or efficacy. The weight or efficacy of a synapse to the target post-synaptic neuron with an associated synaptic weight are based on the timing of triplet combination of pre- and post-synaptic spikes. This rule uses higher order temporal patterns of spikes to modify the weights of synapses whereas other hybrid rules utilise both spike rate and spike timing simultaneously to vary the synaptic weight. Furthermore, some rules act in a nonlinear weight-dependent manner to determine the future state of the post-synaptic neuron. All mentioned rules are concisely reviewed in the following subsections.

2.1. Timing-based Synaptic Plasticity Rules

2.1.1. Pair-based STDP

The pair-based rule is the classical description of STDP, which has been widely used in various studies as well as several VLSI implementations Bölling-Piet and Murray (2004); Cameron et al. (2005); Indiveri et al. (2006); Tanaka et al. (2009); Mayr et al. (2010); Meng et al. (2011); Bamford et al. (2012). The original rule expressed by Eq. 1 is a mathematical representation of the pair-based STDP rule Song et al. (2000).

\[
\Delta w = \begin{cases} 
\Delta w^+ = A^+ e^{(\frac{\Delta t}{\tau_+})} & \text{if } \Delta t > 0 \\
\Delta w^- = -A^- e^{(\frac{\Delta t}{\tau_-})} & \text{if } \Delta t \leq 0,
\end{cases}
\]

where \(\Delta t = t_{\text{post}} - t_{\text{pre}}\) is the timing difference between a single pair of pre- and post-synaptic spikes. According to this model, the synaptic weight will be potentiated if a pre-synaptic spike arrives in a specified time window \((\tau_+\)) before the occurrence of a post-synaptic spike. Analogously, depression will occur if a pre-synaptic spike occurs after the post-synaptic spike. The amount of potentiation/depression will be determined as a function of the timing difference between pre- and post-synaptic spikes, their temporal order, and their relevant amplitude parameters \((A^+\text{ and } A^-)\).

2.1.2. Triplet-based STDP

In this model of synaptic plasticity, changes to synaptic weight are based on the timings of triplet combination of spikes Pfister and Gerstner (2006). This rule uses higher order temporal patterns of spikes to modify the weights of synapses and is called triplet-based spike timing-dependent plasticity (TSTDP). A mathematical representation of this learning rule is given by

\[
\Delta w = \begin{cases} 
\Delta w^+ = e^{(-\frac{\Delta t_1}{\tau_x})}\left(A_x^+ + A_y^+ e^{(-\frac{\Delta t_2}{\tau_x})}\right) \\
\Delta w^- = -e^{(-\frac{\Delta t_1}{\tau_x})}\left(A_x^- + A_y^- e^{(-\frac{\Delta t_2}{\tau_x})}\right),
\end{cases}
\]

where \(\Delta w = \Delta w^+\) for \(t = t_{\text{post}}\) and if \(t = t_{\text{pre}}\) then the weight change is \(\Delta w = \Delta w^-\). \(A_x^+, A_y^+, A_x^-, A_y^-\) are potentiation and depression amplitude parameters, \(\Delta t_1 = t_{\text{post}(n)} - t_{\text{pre}(n)}\), \(\Delta t_2 = t_{\text{post}(n)} - t_{\text{post}(n-1)} - \epsilon\) and \(\Delta t_3 = t_{\text{pre}(n)} - t_{\text{pre}(n-1)} - \epsilon\), are the time differences between combinations of pre- and post-synaptic spikes. Here, \(\epsilon\) is a small positive constant which ensures that the weight
update uses the correct values occurring just before the pre
or post-synaptic spike of interest, and finally τpre, τpost, τp, and
\(\tau\) are time constants Pfister and Gerstner (2006). Prior
to this TSTDP model, there was another rule proposed
by Froemke and Dan (2002) which considers higher order
temporal patterns (quadruplets) of spikes to induce synap-
tic modification. Both of these rules tend to explore the
impact of higher order spike patterns on synaptic plasticity.
In this study, the proposed analog circuit aims to mimic
the model presented in Eq. 2.

Theoretically, TSTDP rules were proposed to over-
come deficiencies in the traditional pair-based STDP in
being unable to reproduce the experimental outcomes of
various physiological experiments like the data presented
in Sjöström et al. (2001); Wang et al. (2005). The main
advantage of synaptic plasticity rules based upon higher
order spike patterns over pair-based rules is the fact that
contributions to the overall change in efficacy of tradi-
tional additive pair-based rules is essentially linear, while
for higher order rules the underlying potentiation and de-
pression contributions do not sum linearly. This fact was
reported by Froemke and Dan (2002) as they showed that
there are non-linear interactions occurring between con-
secutive spikes during the presentation of higher order
spike patterns. It is this underlying non-linearity, which
is captured in such higher order spike-based STDP rules
(but is clearly lacking in pair-based STDP) is believed to
accurately model such nonlinear interaction among spikes.

2.2. Rate-based Synaptic Plasticity Rules

As the rate of spikes is one of the major characteris-
tics of a spike train, many researchers over the years have
considered this feature as an essential cause of synaptic
plasticity Dayan and Abbott (2001). Two well-known
synaptic plasticity rules, which operate according to the
rate of pre- and post-synaptic action potentials, are (i) the
one proposed by Oja (1982) and (ii) the experimentally
verified Bienenstock-Cooper-Munro (BCM) rule originally
proposed by Bienenstock et al. (1982). The BCM rule is
capable of both Long Term Potentiation (LTP) and Long
Term Depression (LTD) whereby the relative proportions
of synaptic potentiation and depression can be controlled
by a sliding threshold, which also overcomes issues of positive
feedback Bienenstock et al. (1982). It will be shown later
that although the proposed circuit is an implementation
based upon TSTDP, it is also able to demonstrate analogous
behaviour to the BCM rule.

According to the BCM rule, synaptic weight change de-
dpends linearly on the pre-synaptic, but non-linearly on the
post-synaptic activities Cooper et al. (2004). Analytically,
the triplet STDP rule can show an analogous behaviour of
its weight change profile to the BCM rule if the pre- and
post-synaptic spike trains are assumed to be Poisson spike
trains with the rates \(\rho_{\text{pre}}\) and \(\rho_{\text{post}}\), respectively Pfister
and Gerstner (2006). Traditionally, the mathematical model
for the BCM learning rule can be generally represented by

\[
\frac{\Delta w}{\Delta t} = \rho_{\text{pre}} \phi(\rho_{\text{post}}, \theta),
\]

where \(\theta\) is a constant which represents a threshold where
the sign of plasticity can change and \(\phi\) is a function where
\(\phi(\rho_{\text{post}} < \theta, \theta) < 0\) gives rise to a decrease in the synap-
ic weight (depression), and when \(\phi(\rho_{\text{post}} > \theta, \theta) > 0\), they will
be increased (potentiation), and in the case where \(\phi(0, \theta) =
0\), there will be no change in synaptic weight Pfister and
Gerstner (2006); Cooper et al. (2004).

2.3. Hybrid Synaptic Plasticity Rules

There also exists other classes of synaptic plasticity
rules which do not fall in either of the groups mentioned
above. We call them hybrid rules as they usually employ
a combination of the rate and the timing of action po-
tentials, and sometimes a weight-dependence underlying
synaptic weight changes. One instance of this is Spike
Driven Synaptic Plasticity (SDSP) that has been proposed
in Brader et al. (2007). Note that, SDSP uses both the
timing of the pre-synaptic and the rate of the post-synaptic
action potentials to modify synaptic weights. Another in-
stance is a similar rule proposed by Clopath and Gerstner
(2010), which exploits the correlation between pre-synaptic
spike arrival times and the voltage of post-synaptic neuron,
rather than its time of action potential generation in a phe-
nomenological model of synaptic plasticity. This rule has
been shown to account for several biological tasks similar
to the TSTDP model proposed by Pfister and Gerstner
(2006). Additionally another rule that employs a fairly
similar method of synaptic modification to the first and
second rules mentioned earlier, is proposed by Mayr and
Partzsch (2010). Identically, this rule acts based on the
transmission profile of the pre-synaptic neuron spikes as
well as the post-synaptic membrane voltage.

These above-mentioned rules (including TSTDP) have
been proposed in an attempt to develop learning rules which
not only can reproduce known experimental outcomes, but
also provide a unified framework for synaptic change. So
they would lead to more powerful synaptic modification
rules, which in turn result in improved learning algorithms.
As these rules are being proposed, neuromorphic engineers
have begun translating the rules for synaptic plasticity into
VLSI implementations. In the following section, a brief
overview of the previous VLSI implementations for the
above mentioned rules is presented. Next, in Section 4,
the proposed circuit is presented and its internal operation
is explained, followed by simulation results and rigorous
analysis of our newly proposed circuit in the following
sections.

3. VLSI Implementations of Synaptic Plasticity

Various VLSI implementations of synaptic plasticity
rules can be found in the literature. A large group of these
The new circuit produces a close fit to the outcomes of the TSTDP rule. There are two potentiation parts which are shown in red dashed boxes and two depression parts that are presented in blue dashed boxes. The analytical term corresponding to each part of the circuit is depicted on each box also.

implementations, including those presented in Bofill-I-Petit and Murray (2004); Cameron et al. (2005); Indiveri et al. (2006); Schemmel et al. (2006); Koïckal et al. (2007); Tanaka et al. (2009); Ramakrishnan et al. (2011). Different implementations that try to implement other learning rules mentioned in Section 2. Mitra et al. (2009) implemented the hybrid learning rule presented in Brader et al. (2007) and utilized this implementation in a neuromorphic system for real-time classification of complex patterns. Also, Mayr et al. (2010) presented a circuit that works according to their proposed hybrid plasticity rule presented in Mayr and Partzsch (2010). Furthermore, there are some other VLSI implementations of synaptic plasticity rules, e.g. the circuit presented by Rachmuth et al. (2011) that is capable of emulating both PSTDP and the BCM. To the best of our knowledge, a design or implementation of TSTDP does not exist in the literature other than our initial prototype Azghadi et al. (2011, 2012b). In contrast to those circuits, the structure of the presented circuit in this paper is different and it is a close fit to the TSTDP model. As it will be shown later, the new circuit produces a significant fit to reported experimental data and results in much smaller fitting errors compared to previous circuits.

4. Proposed Circuit for TSTDP Rule

This paper proposes a novel VLSI implementation that builds upon a previous study by Bofill-I-Petit and Murray (2004). The new circuit produces a close fit to the outcomes of the TSTDP rule. Fig. 1 presents the proposed circuit implementation of the full TSTDP model. In the full TSTDP model, there are eight parameters that can be tuned in the proposed circuit, by controlling eight bias currents as follows: \( I_{\text{dep1}}, I_{\text{pot1}}, I_{\text{dep2}} \) and \( I_{\text{pot2}} \) represent the amplitude of synaptic weight changes for post-pre (\( A_2^+ \)) and pre-post (\( A_2^- \)) spike pairs, and pre-post-pre (\( A_3^- \)) and post-pre-post (\( A_3^+ \)) combinations of spike triplets, respectively. Another control parameter for these amplitude values in the circuit is the pulse width of the spikes, which was kept fixed during all experiments in this paper (1 µs). In addition to these amplitude parameters, the required time constants in the model for post-pre (\( \tau_\text{r} \)), pre-post (\( \tau_+ \)), post-pre-pre (\( \tau_2^- \)) and post-pre-post (\( \tau_3^- \)) spike patterns, can be adjusted using \( I_{\text{t1d}}, I_{\text{t1p}}, I_{\text{t1d2}} \) and \( I_{\text{t1p2}} \) respectively (see Eq. 2 and Fig. 1).

The proposed circuit works as follows: upon the arrival of a pre-synaptic pulse, \( V_{\text{pre}(n)} \), M9 and M15 are switched on. At this time, \( I_{\text{dep1}} \) can charge the first potentiation capacitor, \( C_{\text{pot1}} \), through M9 to the voltage of \( V_{\text{pot1}} \). After finishing \( V_{\text{pre}(n)} \), \( V_{\text{pot1}} \) starts decaying linearly through M11 and with a rate proportional to \( I_{\text{t1p}} \). Now, if a post-synaptic pulse, \( V_{\text{post}(n)} \) arrives at M13 in the decaying period of \( V_{\text{pot1}} \), namely when M12 is still active, the weight capacitor, \( C_W \), will be discharged through M12-M13 transistors and a potentiation happens because of the arrival of a post-synaptic pulse in the interval of effect of a pre-synaptic spike (pre-post combination of spikes). Additionally, if a post-synaptic spike has arrived at M19, soon before the current pre-synaptic spike at M15, the weight capacitor can be charged through M14-M15 transistors and a depression happens. This depression happens because the present pre-synaptic spike is in the time of effect of a post-synaptic spike (post-pre combination of spikes). The amount of depression depends on \( V_{\text{dep1}} \), which itself can be tuned by the relevant amplitude parameter \( I_{\text{dep1}} \). Also, the activation interval of M18 can be modified by changing the related time constant parameter \( I_{\text{t1d1}} \). Furthermore, another contribution to depression can occur if a previous pre-synaptic pulse, \( V_{\text{pre}(n-1)} \), has arrived at M26 soon enough before the current pre-synaptic happens at M15 and also before a post-synaptic pulse happens at M19. In this situation, the weight capacitor can be charged again through M14-M15 by an amount proportional to an effect of both \( V_{\text{dep2}} \) and \( V_{\text{dep1}} \) simultaneously. This triplet interaction leads to the required non-linearity mentioned in the triplet learning.
This part of the circuit brings about potentiation due to pre-post and post-pre-post combinations of spikes. Potentiation means discharging $\Delta W_{pot}$ where $W_{pot}$ represents the weight capacitor through M12-M13. This part of the circuit should be replicated for all synapses on all dendrite branches coming from various pre-synaptic neurons. (b) This section of the circuit is responsible for depression through charging the weight capacitor. This part needs to be implemented only once per neuron and it can result in area saving as it does not need to be replicated for all synapses.

$$I_{pot} = A_3^1 + A_3^2 e^{\frac{-t_{post}}{\tau_3}},$$

where $I_{pot}$ represents $A_3^1$, $I_{pot1}$ can control $\tau_y$ and finally $\Delta t_2 = t_{post(n)} - t_{post(n-1)} - \epsilon$ controlled by M2 and M13. Next, $I_{pot-trip}$ is added up to $I_{pot1}$ current which represents $A_3^2$ in the TSTDP formula (Eq. 2). Hence, the amount of current going to M8 transistor is given by

$$I_{M8} = A_3^2 + A_3^3 e^{\frac{-t_{post}}{\tau_3}}.$$
contribution of the potentiation parts of Eq. 2 can be dismissed (i.e. \( A_3^+ = 0 \) and \( A_3^- = 0 \)) and the outcome will be quite similar to using the full TSTDP rule (Table 3 in Pfister and Gerstner (2006)). Furthermore, the second minimal TSTDP rule which considers a zero value for \( A_3^- \) (Eq. 2) has quite similar consequences to the full TSTDP rule and allows reproducing the hippocampal culture data set experimental data presented in Wang et al. (2005).

As the rules are simplified, the full TSTDP circuit also can be minimized. This minimization can be performed by removing those parts of the circuit that correspond to the omitted parts from the full TSTDP model. These parts are M23-M29 transistors which can be removed when \( I_{dep2} = 0 \) (i.e. \( A_3^- = 0 \)). Also \( I_{pot1} \) can be set to zero, as it represents \( A_3^+ \) that is not necessary for the first minimal triplet rule. The resulting minimal circuit based on these assumptions is shown in Fig. 2 with two separate parts for potentiation and depression. The potentiation part (a) which is composed of two leaky integrators is responsible for voltage decrements across the weight capacitor (potentiation), in case of pre-post or post-pre-post of spike patterns in the required timing periods. This part receives two inputs back-propagated from the post-synaptic neuron (\( V_{post(n-1)} \), and \( V_{post(n)} \)), and another input forwarded from a pre-synaptic neuron (\( V_{pre(n)} \)). As there can be several synapses on each post-synaptic neuron, this part of the minimal circuit which receives inputs from different pre-synaptic neurons, needs to be replicated for every synapse. However, the depression part of the minimal circuit, part (b), just receives an input from the post-synaptic neuron and hence can be replicated once per neuron. That is why we represent the potentiation and depression inversely to the charge stored on the weight capacitor. As the number of neurons is significantly lower than the number of synapses, this area saving can result in a significantly smaller area for a large neuromorphic system with TSTDP synapses. A similar approach was also utilized by Bofill-I-Petit and Murray (2004).

5. Simulation Results

The proposed circuit shown in Fig. 2 was simulated using parameters for the 0.35 \( \mu m \) C35 CMOS process by AMS. All transistors in the design are set to 1.05 \( \mu m \) wide and 0.7 \( \mu m \) long. The capacitor values are 10 pF for the weight capacitor and 100 fF for all the capacitors in the leaky integrators. The circuit was simulated in Spectre within Cadence and some optimization has been performed using HSpice and Matlab. All reported experiments in this paper assume the nearest spike interaction, which considers the interaction of a spike only with its two immediate succeeding and preceding nearest neighbours. Furthermore, in order to facilitate the simulation of the circuits, a scaling approach, which has been used in similar VLSI implementations of synaptic plasticity e.g. Schennel et al. (2006); Tanaka et al. (2009); Mayr et al. (2010), was adopted, which uses a time scale of microseconds to represent milliseconds, i.e a scaling factor of 1000. However, in all simulation results presented in this paper, the results are scaled back to biological time in order to facilitate comparisons with published data from biological experiments.

In order to validate the functionality of the proposed TSTDP circuit, 12 different patterns of spikes including spike pairs (four patterns), spike triplets (six patterns) and spike quadruplets (two patterns) were utilized. These patterns were applied to the circuit and recorded weight changes were compared to their corresponding experimental data. All simulation results show a good match to their related experimental data. The first and second simulations were performed using two different data sets and for different experimental protocols. The optimization scheme and the data fitting method used here were that of Pfister and Gerstner (2006). The required experimental protocols, different sets of data, the data fitting method as well as the achieved simulation results, are explained and presented in the following subsections. Additionally, for the third set of simulations, the proposed circuit was examined for generating weight changes using all six possible spike triplet patterns presented in Froemke and Dan (2002). Furthermore, the circuit was also used to reproduce the weight changes produced by the rate-based BCM rule under a Poissonian protocol. The achieved results for these two simulations, the triplet and Poissonian protocols are also explained in the following subsections.

5.1. Experimental Protocols

5.1.1. Pairing protocol

The pair-based STDP protocol has been extensively used in electrophysiological experiments and simulation studies. In this protocol, 60 pairs of pre- and post-synaptic spikes with a delay of \( \Delta t = t_{post} - t_{pre} \) were conducted with a repetition frequency of \( \rho \) Hz (in many experiments \( \rho = 1 \) Hz). Fig. 3 shows that the proposed minimal triplet circuit can reproduce the exponential learning window produced by both PSTDP and TSTDP models, under the conventional pairing protocol described above and adopted in many experiments Bi and Poo (1998); Wang et al. (2005). This exponential learning window can also be reproduced using previously described PSTDP circuits e.g. Bofill-I-Petit and Murray (2004). However, it has been illustrated in Sjöström et al. (2001) that altering the pairing repetition frequency affects the total change in weight of the synapse. As it is shown in Azghadi et al. (2011, 2012b), PSTDP circuits are not capable of reproducing such biological experiments that investigators examine the effect of changes in pairing frequency on synaptic weight. However, Fig. 4 illustrates how the proposed TSTDP circuit can readily reproduce these experiments.

5.1.2. Triplet protocol

There are two types of triplet patterns that are used in the hippocampal experiments, which are also adopted in this paper to compute the prediction error as described in Pfister and Gerstner (2006). Both of them consist of 60
triplets of spikes, which are repeated at a given frequency of $\rho = 1$ Hz. The first triplet pattern is composed of two pre-synaptic spikes and one post-synaptic spike in a pre-post-pre configuration. As a result, there are two delays between the first pre and the middle post, $\Delta t_1 = t_{\text{post}} - t_{\text{pre1}}$, and between the second pre and the middle post $\Delta t_2 = t_{\text{post}} - t_{\text{pre2}}$. The second triplet pattern is analogous to the first but with two post-synaptic spikes, one before and the other one after a pre-synaptic spike (post-pre-post). Here, timing differences are defined as $\Delta t_i = t_i - t_{i-1}$, $\Delta t_1 = t_{\text{post}} - t_{\text{pre1}}$, and $\Delta t_2 = t_{\text{post}} - t_{\text{pre2}}$. Figures 5 and 6 show how the proposed minimal triplet circuit produces a close fit to the triplet experiments reported in Wang et al. (2005).

5.1.3. Quadruplet protocol

This protocol is composed of 60 quadruplets of spikes repeated at frequency of $\rho = 1$ Hz. The quadruplet is composed of either a post-pre pair with a delay of $\Delta t_1 = t_{\text{post1}} - t_{\text{pre1}} < 0$ precedes a pre-post pair with a delay of $\Delta t_2 = t_{\text{post2}} - t_{\text{pre2}} > 0$ with a time $T > 0$, or a pre-post pair with a delay of $\Delta t_2 = t_{\text{post2}} - t_{\text{pre2}} > 0$ precedes a post-pre pair with a delay of $\Delta t_1 = t_{\text{post1}} - t_{\text{pre1}} < 0$ with a time $T < 0$, where $T = (t_{\text{pre2}} + t_{\text{post2}})/2 - (t_{\text{pre1}} + t_{\text{post1}})/2$. Identical to Pfister and Gerstner (2006), in all quadruplet experiments in this paper, $\Delta t_i = \Delta t_{i-1} = \Delta t_2 = 5 \mu s$. Fig. 7 shows the weight changes produced by the proposed minimal TSTDP circuit under quadruplet protocol conditions. Note that none of the previously proposed PSTDP circuits is capable of showing such a close fit, neither to triplet, nor to quadruplet experiments Azghadi et al. (2011, 2012b).

5.2. Data Sets

The proposed circuit is expected to be capable of reproducing experimental weight changes induced by pairing, triplet and quadruplet protocols in hippocampal cultures reported in Wang et al. (2005). It should also be able to reproduce experimental weight changes induced by a pairing protocol and in the presence of spike pairing frequency changes, in the visual cortex presented in Sjöström et al. (2001). In order to check if the proposed circuit is capable of doing so, simulations were conducted using two types of data sets: The first data set originates from experiments on the visual cortex which investigated how altering the repetition frequency of spike pairings affects the overall synaptic weight change. This data set is composed of 10 data points (obtained from Table 1 of Pfister and Gerstner (2006)) that represents experimental weight change, $\Delta w$, for two different $\Delta t$’s, and as a function of the frequency of spike pairs under a pairing protocol in the visual cortex (10 black data points and error bars shown in Fig. 4). The second experimental data set that was utilized originates from hippocampal culture experiments which examines pairing, triplet and quadruplet protocols effects on synaptic weight change. This data set consists of 13 data points obtained from Table 2 of Pfister and Gerstner (2006) including (i) two data points and error bars for pairing protocol in Fig. 3, (ii) three data points and error bars for quadruplet protocol in Fig. 7, and (iii) eight data point and error bars for triplet protocol in Figures 5 and 6. This data set shows the experimental weight change, $\Delta w$, as a function of the relative spike timing $\Delta t_i$, $\Delta t_1$, $\Delta t_2$ and $T$ under pairing, triplet and quadruplet protocols in hippocampal culture.
5.3. Data Fitting Approach

Identical to Pfister and Gerstner (2006) that test their proposed triplet model simulation results against the experimental data using a Normalized Mean Square Error (NMSE) for each of the data sets, the proposed circuit is verified by comparing its simulation results with the experimental data and ensuring a small NMSE value. The NMSE is calculated using the following equation:

\[
\text{NMSE} = \frac{1}{p} \sum_{i=1}^{p} \left( \frac{\Delta w_{\text{exp}}^i - \Delta w_{\text{cir}}^i}{\sigma_i} \right)^2,
\]

where \(\Delta w_{\text{exp}}^i\), \(\Delta w_{\text{cir}}^i\), and \(\sigma_i\) are the mean weight change obtained from biological experiments, the weight change obtained from the circuit under consideration, and the standard error mean of \(\Delta w_{\text{exp}}^i\) for a given data point \(i\), respectively; \(p\) represents the number of data points in a specified data set (can be 10 or 13).

In order to minimize the resulting NMSEs for the circuit and fit the circuit output to the experimental data, there is a need to adjust the circuit bias parameters and time constants. This is an optimization process of the circuit bias currents which results in reaching a minimum NMSE value and so the closest possible fit to the experimental data. In the following subsection, the optimization method used to tune the circuit bias currents is introduced.

5.4. Optimization Method

In order to minimize the NMSE function mentioned above and achieve the highest analogy to the experimental data, the circuit bias currents which tunes the required parameters from the model should be optimized as it is the case for both PSTDP and TSTDP model parameters (Eq. 1 and Eq. 2). For this purpose, Matlab and HSpice were integrated in a way to minimize the NMSE resulted from circuit simulations using the Matlab built-in function \textit{fminsearch}. This function finds the minimum of an unconstrained multi-variable function using a derivative-free simplex search method. Table 1 demonstrates bias currents achieved from the mentioned optimization method in order to reach the minimum NMSE for the two sets of data: the visual cortex data set and hippocampal culture data set. The minimum obtained NMSEs for the visual cortex and hippocampal data sets are also presented in Table 1. These values are consistent with the obtained NMSEs using TSTDP model reported in Pfister and Gerstner (2006).

In addition to the above mentioned experiments that have been carried out in Pfister and Gerstner (2006), the proposed design has been additionally tested for all possible combination of spike triplets. Applied protocol and more explanation on these experiments are provided in the following subsection.

5.5. Extra Triplet Patterns

Apart from reproducing the behaviour of the TSTDP model proposed by Pfister and Gerstner (2006), the proposed circuit is also able to reproduce the observed weight modifications for other combinations (rather than pre-post-pre or post-pre-post) of spikes triplets which have not been explored in Pfister and Gerstner (2006), but have been used in another set of multi-spike interaction experiments performed by Froemke and Dan (2002). In these experiments, six different combinations of spike triplets induce synaptic weight changes. These changes in Froemke and Dan (2002) have been calculated according to a suppressive

\[
\text{NMSE} = \frac{1}{p} \sum_{i=1}^{p} \left( \frac{\Delta w_{\text{exp}}^i - \Delta w_{\text{cir}}^i}{\sigma_i} \right)^2,
\]

where \(\Delta w_{\text{exp}}^i\), \(\Delta w_{\text{cir}}^i\), and \(\sigma_i\) are the mean weight change obtained from biological experiments, the weight change obtained from the circuit under consideration, and the standard error mean of \(\Delta w_{\text{exp}}^i\) for a given data point \(i\), respectively; \(p\) represents the number of data points in a specified data set (can be 10 or 13).

In order to minimize the resulting NMSEs for the circuit and fit the circuit output to the experimental data, there is a need to adjust the circuit bias parameters and time constants. This is an optimization process of the circuit bias currents which results in reaching a minimum NMSE value and so the closest possible fit to the experimental data. In the following subsection, the optimization method used to tune the circuit bias currents is introduced.

5.4. Optimization Method

In order to minimize the NMSE function mentioned above and achieve the highest analogy to the experimental data, the circuit bias currents which tunes the required parameters from the model should be optimized as it is the case for both PSTDP and TSTDP model parameters (Eq. 1 and Eq. 2). For this purpose, Matlab and HSpice were integrated in a way to minimize the NMSE resulted from circuit simulations using the Matlab built-in function \textit{fminsearch}. This function finds the minimum of an unconstrained multi-variable function using a derivative-free simplex search method. Table 1 demonstrates bias currents achieved from the mentioned optimization method in order to reach the minimum NMSE for the two sets of data: the visual cortex data set and hippocampal culture data set. The minimum obtained NMSEs for the visual cortex and hippocampal data sets are also presented in Table 1. These values are consistent with the obtained NMSEs using TSTDP model reported in Pfister and Gerstner (2006).

In addition to the above mentioned experiments that have been carried out in Pfister and Gerstner (2006), the proposed design has been additionally tested for all possible combination of spike triplets. Applied protocol and more explanation on these experiments are provided in the following subsection.

5.5. Extra Triplet Patterns

Apart from reproducing the behaviour of the TSTDP model proposed by Pfister and Gerstner (2006), the proposed circuit is also able to reproduce the observed weight modifications for other combinations (rather than pre-post-pre or post-pre-post) of spikes triplets which have not been explored in Pfister and Gerstner (2006), but have been used in another set of multi-spike interaction experiments performed by Froemke and Dan (2002). In these experiments, six different combinations of spike triplets induce synaptic weight changes. These changes in Froemke and Dan (2002) have been calculated according to a suppressive
model described as
\[
\Delta W_{ij} = \epsilon_i^{pre} \epsilon_j^{post} F(\Delta t_{ij}),
\]
where \(\Delta w_{ij}\) is the synaptic weight change due to the \(i^{th}\) pre-synaptic spike and the \(j^{th}\) post-synaptic spike, \(\epsilon_i = 1 - e^{-(t_i-t_{(-1)})/\tau_p}\) is the efficacy of \(i^{th}\) spike and \(\tau_p\) is the suppression constant. In addition \(F(\Delta t_{ij})\) is defined in a similar way as defined by Eq. 1.

The simulation protocol (for suppressive triplet model) as described in Froemke and Dan (2002) is as follows: a third spike is added either pre- or post-synaptically to the pre-post spike pairs, to form a triplet. Then this triplet is repeated 60 times at 0.2 Hz to induce synaptic weight changes. Here, the same protocol has been used to stimulate the proposed minimal TSTDP circuit. In this protocol, there are two timing differences shown as \(\Delta t_1 = t_{post} - t_{pre}\) which is the timing difference between the two most left pre-post or post-pre spike pairs, and \(\Delta t_2 = t_{post} - t_{pre}\) which is the timing difference between the two most right pre-post or post-pre spike pairs. The circuit bias currents for reproducing these triplet-induced weight changes corresponds to those employed for the hippocampal culture data set (Table 1). Although the proposed circuit implements the triplet model presented in Pfister and Gerstner (2006) (and not the suppressive model in Froemke and Dan (2002)), obtained results showed in Figures 8 and 9 demonstrate qualitative regional agreement with the reported results in Froemke and Dan (2002), nonetheless, there is a direct contrast between our results and their results in the post-pre-post case of spike patterns. Indeed, the triplet model weight changes induced by the pre-post-post, post-pre-pre, and post-pre-post spike triplets are significantly matched to the weight changes resulted from the similar spike patterns obtained from the Froemke-Dan model. However, there is a slight difference in the results for pre-post-pre and a significant difference in the results for post-pre-post spike combinations when using these two different models. Right bottom square in Fig. 8 which represents the post-pre-post case shows potentiation as it is the case for the post-pre-post spike pattern case in Fig. 6 also, however Froemke-Dan model results show a depression for this spike combination (Fig. 3b in Froemke and Dan (2002)). According to the discussion provided in Pfister and Gerstner (2006), the difference in the result is due to the nature of the original suppressive rule where post-pre-post contributions gave rise to a depression, in contrast to TSTDP where this specific combination leads to potentiation. Note that the Froemke-Dan revised model presented in 2006 addressed this issue, since in this model there are two different potentiation and depression saturation values Froemke et al. (2006). This revised model now reproduces the expected experimental outcomes from Sjöström et al. (2001).

5.6. Poissonian Protocol for the BCM Rate-based Learning

As already mentioned, in addition to the ability of reproducing the synaptic weight changes resulting from the pairing protocol (both window and change in pairing frequency), triplet protocol and quadruplet protocol (which both demonstrate the influence of timing-based variations of inputs on the synaptic weights), the proposed circuit also has the ability to give rise to a rate-based learning rule which mimics the effects of BCM. In order to demonstrate how the proposed circuit can reproduce a BCM-like behaviour, a Poissonian protocol has been used as follows. Under this protocol, the pre-synaptic and post-synaptic spike trains are generated as Poissonian spike trains with firing rate of \(\rho_{pre}\) and \(\rho_{post}\), respectively. This is the same protocol that has been used in Pfister and Gerstner (2006) to show how their proposed TSTDP model can show a close mapping to the BCM model. This paper utilizes a similar protocol to stimulate the minimal TSTDP circuit and examines if it is capable of reproducing a similar BCM-like behaviour as Pfister and Gerstner (2006).

In order to extract BCM-like characteristics, as described by Eq. 3, out of the TSTDP rule, Pfister and Gerstner (2006) used a minimal TSTDP rule by setting \(A_1 = 0\). They specifically observed the statistical nature of the weight changes associated with this rule including the time averaged learning dynamics of the weight changes. Consequently, in order to show that the circuit is capable of reproducing similar BCM-like behaviour we incorporated the same protocol as used by Pfister and Gerstner (2006). Therefore, either \(I_{dep2}\) must be set to zero in the full-triplet circuit (Fig. 1), or the circuit can be changed to the minimal TSTDP circuit presented in Fig. 2. The simulation results for the Poissonian protocol and using the proposed minimal TSTDP circuit are shown in Fig. 10. In this figure, each data point at each post-synaptic frequency (\(\rho_{post}\)), demonstrates the average value of weight changes for ten
different realizations of post-synaptic and pre-synaptic Poissonian spike trains. In addition, each error bar shows the standard deviation of the weight changes over these ten trials. The demonstrated results were produced using the bias currents which correspond to the hippocampal culture data set (Table 1).

$\rho_{\text{pre}}$ and $\rho_{\text{post}}$ denote their average firing rates, respectively. The other parameters in the above equation $\tau_{x}$, $\tau_{y}$, $\tau_{z}$, and $\tau_{\text{syn}}$ are time constants for the pair-based and rate-based synaptic weight modifications.

Figure 8: Synaptic weight changes as a result of a suppressive triplet protocol for pre-post-pre (top right triangle), post-pre-pre (bottom left triangle) and post-pre-post (right bottom square) combination of spikes produced by the proposed minimal TSTDP circuit. The required bias currents taken for the triplet circuit corresponds to the hippocampal culture data set (Table 1).

Table 1: Minimal TSTDP circuit bias currents and the resulted NMSEs for the two data sets.

| Data set      | $I_{\text{pot1}}$ | $I_{\text{dep1}}$ | $I_{\text{lep1}}$ | $I_{\text{pot2}}$ | $I_{\text{lep2}}$ | $I_{\text{dep2}}$ | NMSE  |
|---------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|
| Visual cortex | 0                 | 220 nA            | 500 pA            | 140 pA            | 1.15 µA           | 80 pA             | 0.33  |
| Hippocampal   | 130 nA            | 190 nA            | 900 pA            | 170 pA            | 280 nA            | 140 pA            | 1.74  |

The results of three different values for $I_{\text{pot2}}$ currents which correspond to three different values of $A_{T}^{+}$. This simulation suggests that the proposed circuit can not only reproduce timing-based experimental outcomes, but also can reproduce some rate-based synaptic weight modifications.

Other examples of postsynaptically driven BCM-like behaviour can be found in the supplementary materials; for these the circuit simulations were conducted by fixing the presynaptic rates to 5 Hz and 15 Hz, respectively and postsynaptic rates varied from 0 to 50 Hz. For both these cases a BCM-like behaviour was observed.

To analyze how BCM-like behaviour emerges from TSTDP, we need to go through the same analysis used by Pfister and Gerstner (2006). In this circumstance, the triplet learning rule can be recast into a simpler form by considering the statistical properties of TSTDP weight changes which leads to the following time averaged equation,

$$\left(\frac{\Delta w}{\Delta t}\right) = -A_{T}^{+} \tau_{z} \rho_{\text{pre}} \rho_{\text{post}} + A_{T}^{+} \tau_{z} \rho_{\text{pre}} \rho_{\text{post}} \rho_{\text{pre}} \rho_{\text{post}}$$

(10)
\[ \Delta \omega = -0.5(\text{excluding neuromodulatory effects}) \]

The above equation, given an appropriate choice of parameters, can mimic BCM-like nonlinear weight change dynamics by keeping \( \rho_{pre} \) fixed and altering the value of the \( \rho_{post} \); under these conditions, one can numerically illustrate that the weight changes as a function of increasing postsynaptic frequency, has a similar profile to the weight changes of the original BCM rule as described by Eq. (3).

However, one should keep in mind an important aspect of the original BCM experiments Kirkwood et al. (1996); Cooper et al. (2004) in order not to introduce any misconceptions about the original BCM rule. This aspect (excluding neuromodulatory effects) is that the original experiments were conducted using increasing presynaptic frequency of inputs Kirkwood et al. (1996). It is a well-known and undisputed fact that neurophysiological experiments have shown that presynaptic activity typically drives postsynaptic responses, and changes in postsynaptic firing rate only occurs as a result of changes to input activity. Put simply, changes in postsynaptic firing cannot be considered independent from changes in presynaptic activity, they are functionally related. Hence, in a more precise physiological terms, the firing rate of the postsynaptic neuron really needs to be considered as a function of its presynaptic inputs. A more informative analysis of the weight dynamics of the triplet rule should take this fact about pre- and postsynaptic firing rate, i.e. \( \rho_{post} = F(\rho_{pre}) \), into account. Hence changing the postsynaptic firing rates should really be driven by changes in presynaptic firing rates, as they do in any neurophysiological setting; in this manner one can deduce a more informative link between the plasticity model and the original BCM rule. Changing \( \rho_{post} \) while keeping the presynaptic firing rate \( \rho_{pre} \) fixed, needs to be viewed with caution as it represents a misinterpretation in the application of the original stimulus protocol used in LTD/LTP experiment, despite leading to BCM-like weight changes.

As a check that our circuit could reproduce BCM-like behaviour which is driven by presynaptic (rather than postsynaptic) activity, we have repeated our circuit simulations but made the naive assumption that postsynaptic firing rate is a linear function of the presynaptic firing rate, i.e. \( \rho_{post} = A\rho_{pre} \) and for the sake of simplicity we let \( A = 1 \), i.e. \( \rho_{post} = \rho_{pre} \). Despite such a crude approximation, the circuit successfully was able to mimic BCM-like behaviour where weight changes were presynaptically driven, as illustrated in Fig. (11). In this figure, each data point shows the mean value of the weight changes for 10 different trials and the error bars depict the standard deviations of the associated weight changes.

Additionally, Matlab simulations were conducted using both the Linear Poisson neuron model and the Izhikevich model, in order to assess whether such models can reproduce presynaptically driven BCM-like changes to synaptic strength. We found that in the case of increasing the presynaptic activity, the resulting synaptic weight changes followed a BCM-like profile where for low presynaptic activity, there was no alteration to synaptic weight; for moderate
levels of presynaptic activity, gave rise to depression (LTD) and for further increases in (presynaptic) activity led to potentiation (LTP). Such a presynaptically driven BCM-like profile of synaptic change occurs for each above stated neuron model and the results of these simulations are presented in the supplementary materials. These preliminary Matlab simulations were pursued in order to inform us whether combining a circuit based model of a neuron with our TSTDP circuit will lead to a circuit implementation capable of both timing and rate based plasticity changes; this represents a future direction of our research whose results will be the subject of a future publication.

6. Mismatch and Variation

Neuromorphic models are an approximation to biological experiments and as we can see from these experiments there is a significant variation associated with them. Nonetheless, it is of interest to produce these circuits that mimic these models, the most important usually being the trend of the circuit behavior. Having said that, the variation and mismatch inherent in the fabrication process of transistors in submicron scales and subthreshold design regime are major concern when designing analog CMOS neuromorphic circuits especially in large-scale. The majority of neuromorphic models are designed in the subthreshold regime to gain the required neuronal behavior and at the same time enjoy less power consumption compared to above threshold operational region. However, the subthreshold regime usually brings about severe transistor threshold voltage variations as well as inevitable transistor mismatches Poon and Zhou (2011). In order to minimize the effect of variations and mismatches, the analog VLSI signal processing guidelines proposed by Vittoz (1985) can be adopted. It should be acknowledged that a complete elimination of these mismatches and variations is not possible.

The proposed circuit uses a number of transistors operating in the subthreshold region and also includes current mirrors. Therefore, it is expected that this circuit will be susceptible to process variations. In order to show that the proposed design is process tolerant, two types of analysis were performed in this paper. First, the proposed design was simulated using the worst case process corners of the AMS 0.35 \( \mu \)m CMOS model. The simulation results shown in Figures 3 to 7 demonstrate that under the process corners the proposed circuit functions within expectation (reasonable bounds) and can show the expected behaviour in all cases. These figures show that there are slight variations in the amplitudes, which can be adjusted by retuning the circuit’s bias currents. This robustness suggests that the physical implementation of the proposed design would be also robust and work within the expected design boundaries (chapter 4 of Weste and Harris (2005)).

Furthermore, since the proposed design utilizes current mirrors to copy currents and set the required amplitudes and time constants of the TSTDP model, the effect of transistors mismatch on the circuit performance must be considered. Therefore as the second variation analysis, the proposed circuit was examined against process variation and transistor mismatch. For this purpose, a 1000 Monte Carlo (MC) runs were performed on the proposed circuit in order to test its operational robustness.

The process variation scenario is as follows. All the circuit transistors go under a local variation which changes their absolute parameter values in the typical model. The process parameter that was chosen to go under these variations is the transistor threshold voltage, which is one of the most important process parameters specially in the proposed design consisting of transistors operating in the subthreshold region of operation Seebacher (2005). The parameters vary according to the AMS C35 MC process statistical parameters. The threshold voltages of PMOS and NMOS transistors varied according to a one sigma Gaussian distribution, which can change the threshold voltages by up to 30 mV. Under such a circumstance, a 1000 MC runs were performed on the proposed circuit for three different cases, as described below.

As the first case of MC analysis, the circuit was stimulated by a pairing protocol to reproduce the exponential STDP learning window in the presence of the mentioned local variation. The circuit bias currents correspond to those used for the typical model and hippocampal data set reported in Table 1. Note that Fig. 12 shows a 1000 MC analysis performed on the proposed circuit. This figure also shows that the proposed circuit is less susceptible to process variation and the overall LTP/LTD exponential behaviour can be preserved. However, the strength of the proposed circuit is in its controllability using the bias currents. The observed variations in the design can be alleviated by means of readjusting the circuit bias currents. This tuning can be conducted even after the circuit is fabricated. If the fabricated circuit performance changes from the expected characteristics, the circuit bias currents, which serve as inputs to the fabricated chip, can be retuned to reach the required behaviour.

The second analysis was performed under similar process variation conditions to the first case, but this time the circuit was stimulated by the pairing protocol to reproduce the visual cortex data set and the resulting NMSEs were computed for 1000 MC runs. The circuit bias currents correspond to those used for the typical model which are reported in Table 1. The obtained results are shown in Fig. 13. Furthermore, as the third case, the same analysis was carried out for the hippocampal data set and bias parameters presented in Table 1. Achieved results are demonstrated in Fig. 14. Figures 13 and 14 show significant variations in the value of NMSE compared to the typical transistor parameters that the circuit bias currents (see Table 1) were optimized for. Despite these deviations in the NMSE values under process variations, they are easily treatable by retuning the bias currents.

In the case of the visual cortex data set, the worst NMSE was almost 78 that is much larger than a minimal
Figure 12: The proposed circuit simulation results for 1000 Monte Carlo runs for variation analysis. Each curve represents the weight change for a random set of variations on the threshold voltage of all transistors. The inset figure is the experimental data extracted from Bi and Poo (1998). Note the similarity between the simulation results and the experimental data.

NMSE obtained using the typical model, NMSE = 0.33. Also, in the case of hippocampal data set, the worst NMSE is about 306, which is again significantly bigger than the NMSE obtained using the typical model, NMSE = 1.74. These major deviations can be significantly reduced by retuning circuit bias currents and optimizing them to get a minimal NMSE, in the presence of process variation. It means that, some bias tuning should be performed on the circuit to reach a minimal NMSE comparable to the design target. As an example, the worst case of NMSE for the hippocampal data set (NMSE = 306,4) is in the case of some big changes in the threshold voltages around 30 mV. In the presence of these parameter variations in the design, all circuit bias currents were adjusted again and a new minimum NMSE was obtained. The achieved NMSE, which is equal to 1.92, is consistent with the design expectations. The retuned circuit bias currents in this case are given in Table 2. Using these new bias currents, the required behaviour for the pairing experiment (Fig. 3), the quadruplet experiment (Fig. 7), as well as the triplet experiment (Figures 5 and 6) were well observed. The same approach was considered for the visual cortex data set, and the worst NMSE(= 78) changed to an acceptable NMSE = 0.47 that can faithfully represent the required frequency-dependent behaviour in the pairing visual cortex experiment shown in Fig. 4.

Both worst case and MC analysis performed on the circuit show the robustness and the controllability of the design in the presence of physical variations. Hence, despite the fact that the proposed design has some susceptibility to process variations, a post-fabrication calibration is possible through retuning the bias currents of the design to achieve a minimal NMSE to faithfully reproduce the needed learning behaviour.

Although the presented MC simulation analysis and the result from fine-tuned circuits show that it is possible to minimize the effect of process variations, fine tuning of the circuit bias parameters in a large spiking neural network of neurons and proposed triplet synapses sounds to be not practical. Hence a variation aware design technique is required that take into account the process variation while designing the desired neuronal circuit. The technique utilized to alleviate variations and mismatch in our design is using the rules of transistor matching proposed by Vittoz (1985). Another approach available in the literature, which unfortunately is not useful for our proposed circuit design, is the design technique proposed and well utilized by Rachmuth et al. (2011); Meng et al. (2011) in neuromorphic modeling of ion channel and ionic dynamic in large scale neuronal networks. This variation aware design technique exploits source degeneration and negative feedback methods to increase the dynamic range of input voltages of transistors and make them robust against mismatch errors that happen majorly because of the low input voltage dynamic range in traditional subthreshold current mode circuits Poon and Zhou (2011).

A direction for future research is to use the source degeneration and negative feedback design technique and build a network of neurons with TSTDP synapses which is capable of pattern selection as described in Gjorgjieva et al. (2011).

7. Discussion and Conclusion

The development of biologically inspired chips has had a long history since the work of Mead (1989) and is currently seen as an area of increasing activity. The development of these chips based upon the dynamics of the brain has many applications ranging from smart sensor for collision avoidance through to self autonomous robotic systems. Naturally an important step is to explore and further develop
current/new technologies where the operation, and where necessary, the underlying mechanisms found in the brain can be translated from a biological setting to in-silico chips. This translation has many unresolved issues, including that of packing density and adaptive connectivity between the processing centres of the chip. Recent works have focused on how to increase the packing density of simple spiking neurons, where the integrate-and-fire neuron model is typically used in VLSI implementations due to its low area and energy implementation costs. In contrast there have been fewer attempts at implementing synapses, especially ones which are capable of altering their respective responses in an activity-dependent fashion.

Recent attempts have investigated different design strategies for synapses which change according to some synaptic plasticity rules e.g. Bofill-I-Petit and Murray (2004); Indiveri et al. (2006); Mayr and Partzsch (2010); Meng et al. (2011); Rachmuth et al. (2011). Most previous attempts have focused on implementations of PSTDP, where the implemented circuits demonstrate the trend presented by their rules Bamford et al. (2012). Nonetheless, they tend to present different quantitative properties. Bofill-I-Petit and Murray (2004) have presented a PSTDP circuit which can faithfully reproduce the exponential decay profiles typically presented in computational studies. In a more recent work, the symmetric PSTDP implementation by Indiveri et al. (2006) was shown to reproduce a plasticity window whose temporal profile was qualitatively similar to those previously observed in experiments by Bi and Poo (1998), but could not capture the exponential decays present in the main PSTDP model (Eq. 1).

In parallel to the above mentioned studies, different approaches to implementing plastic synapses in VLSI have been pursued, of interest are the ones which have designed circuits where synaptic change is jointly determined by several variables of physiological significance. For example the work by Mayr et al. (2010) proposed a new circuit design which incorporated known synaptic state variables and was capable to qualitatively reproduce the outcomes of rate-based and also some spike-based synaptic plasticity experiments. Notably, following this philosophy, there has been a concerted effort to mimic the biophysical nature of synapses, by implementing biophysically-inspired VLSI circuit designs, where the recent work by Meng et al. (2011); Rachmuth et al. (2011) have presented a VLSI implementation of a spiking neuron and synapses. Following known biophysical processes, the synapse circuit mimics the multiscale temporal nature of voltage and calcium evolution, consequently giving rise to the well known and documented

| Data set   | $I_{pot1}$ | $I_{dep1}$ | $I_{tp1}$ | $I_{pot2}$ | $I_{dep2}$ | $I_{tp2}$ | NMSE |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|------|
| Visual cortex | 0         | 260 nA    | 1 nA      | 120 pA    | 590 nA    | 150 pA    | 0.47 |
| Hippocampal    | 510 nA    | 240 nA    | 270 pA    | 860 pA    | 110 nA    | 180 pA    | 1.92 |
(2009), to a TSTDP circuit which generalizes the BCM rule to higher order spatio-temporal correlations Giorgi et al. (2011). All these features make the proposed circuit a valued and interesting contribution to the silicon based synaptic neural systems and pave the way for a realistic neuromorphic engineering implementation.

Acknowledgment

The support of the Australian Research Council (ARC) is gratefully acknowledged. Authors would also like to thank Dr Jean-Pascal Pfister and Prof Wulfram Gerstner for useful communications.

References

M. Rahimi Azghadi, S. Al-Sarawi, N. Iannello, and D. Abbott. Design and implementation of BCM rule based on spike-timing dependent plasticity. In The 2012 International Joint Conference on Neural Networks (IJCNN), pages 1–7. IEEE, 2012a.
M. Rahimi Azghadi, S. Al-Sarawi, N. Iannello, and D. Abbott. Efficient design of triplet based spike-timing dependent plasticity. In The 2012 International Joint Conference on Neural Networks (IJCNN), pages 1–7. IEEE, 2012b.
M. Rahimi Azghadi, O. Kavehei, S. Al-Sarawi, N. Iannello, and D. Abbott. Novel VLSI implementation for triplet-based spike-timing dependent plasticity. In Proceedings of the 7th International Conference on Intelligent Sensors, Sensor Networks and Information Processing, pages 158–162, 2011.
S. Bamford, A. Murray, and D. Willshaw. Spike-timing dependent plasticity with weight dependence evolved from physical constraints. IEEE Transactions on Biomedical Circuits and Systems, 6(4):385–398, 2012.
G. Bi and M. Poo. Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. The Journal of Neuroscience, 18(24):10464–10472, 1998.
E.L. Bienenstock, L.N. Cooper, and P.W. Munro. Theory for the development of neuron selectivity: orientation specificity and binocular interaction in visual cortex. The Journal of Neuroscience, 2(1):32, 1982.
A. Bollt-I-Petit and A.F. Murray. Synchrony detection and amplification by silicon neurons with STDP synapses. IEEE Transactions on neural networks/a publication of the IEEE Neural Networks Council, 15(5):1296–1304, 2004.
J.M. Brader, W. Sean, and S. Fusi. Learning real-world stimuli in a neural network with spike-driven synaptic dynamics. Neural Computation, 19(11):2881–2912, 2007.
K. Cameron, V. Boonsobhak, A. Murray, and D. Renshaw. Spike timing dependent plasticity (STDP) can ameliorate process variations in neuromorphic VLSI. IEEE Transactions on Neural Networks, 16(6):1626–1637, 2005.
C. Clopath and W. Gerstner. Voltage and spike timing interact in STDP—a unified model. Frontiers in Synaptic Neuroscience, 2:art. no. 25, 2010.
L.N. Cooper, N. Intrator, B.S. Blais, and H.Z. Shouval. Theory of Cortical Plasticity. World Scientific Pub Co Inc, 2004.
P. Dayan and L.F. Abbott. Theoretical Neuroscience: Computational and Mathematical Modelling of Neural Systems. Taylor & Francis, 2001.
E. Farquhar and P. Hasler. A bio-physically inspired silicon neuron. Circuits and Systems I: Regular Papers, IEEE Transactions on, 52(3):477–488, 2005.
R.C. Froemke and Y. Dan. Spike-timing-dependent synaptic modification induced by natural spike trains. Nature, 416(6879):433–438, 2002.
R.C. Froemke, I.A. Tsay, M. Raad, J.D. Long, and Y. Dan. Contribution of individual spikes in burst-induced long-term synaptic modification. Journal of neurophysiology, 95(3):1620–1629, 2006.
W. Gerstner, R. Kempter, J.L. Van Hemmen, and H. Wagner. A neuronal learning rule for sub-millisecond temporal coding. Nature, 383(6595):76–82, 1996.
J. Giorgi et al. C. Clopath, J. Audet, and J.P. Pfister. A triplet spike-time-dependent plasticity model generalizes theWinnerhoff-cooper–munro rule to higher-order spatiotemporal correlations. Proceedings of the National Academy of Sciences, 108(48):19383–19388, 2011.
N. Iannello and S. Tanaka. Synaptic efficacy cluster formation across the dendrite via stdp. Neuroscience letters, 403(1-2):24–29, 2006.
N.L. Iannella, T. Launey, and S. Tanaka. Spike timing-dependent plasticity as the origin of the formation of clustered synaptic efficacy engrams. Frontiers in Computational Neuroscience, 4:art. no. 20, 2010.
G. Indiveri, E. Chicca, and R. Douglas. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Transactions on Neural Networks, 17(1):211–221, 2006.
G. Indiveri, B. Linares-Barranco, T.J. Hamilton, A. Van Schaik, R. Etienne-Cummings, T. Delbruck, S.C. Liu, P. Dudek, P. Halliger, S. Held, J. Schmemmel, G. Cauwenberghs, J. Arturk, K. Hyna, F. Polowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen. Neuromorphic silicon neuron circuits. Frontiers in Neuroscience, 5:art. no. 73, 2011.
A. Kirkwood, M.G. Rioult, and M.F. Bear. Experience-dependent modification of synaptic plasticity in visual cortex. Nature, 381(6582):526–528, 1996.
T.J. Koickal, A. Hamilton, S.L. Tan, J.A. Coveington, J.W. Gardner, and T.C. Pearce. Analog VLSI circuit implementation of an adaptive neuromorphic olfaction chip. IEEE Transactions on Circuits and Systems I, 54(1):60–73, 2007.
C. Mayr, M. Noack, J. Partzsch, and R. Schnuffly. Replicating experimental spike and rate based neural learning in CMOS. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pages 105–108, 2010.
C.G. Mayr and J. Partzsch. Rate and pulse based plasticity governed by local synaptic state variables. Frontiers in Synaptic Neuroscience, 2:art. no. 33, 2010.
C. Mead. Analog VLSI and Neural Systems. Addison-Wesley, 1989.
Y. Meng, K. Zhou, J.J.C. Monzon, and C.S. Poon. Iono-neuromorphic implementation of spike-timing-dependent synaptic plasticity. In 2011 Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBC, pages 7274–7277, 2011.
S. Mitra, S. Fusi, and G. Indiveri. Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI. IEEE Transactions on Biomedical Circuits and Systems., 3(1):32–42, 2009.
E. Oja. Simplified neuron model as a principal component analyzer. Journal of Mathematical Biology, 15(3):267–273, 1982.
J.P. Pfister and W. Gerstner. Triplets of spikes in a model of spike-timing dependent plasticity. The Journal of Neuroscience, 26(38):9673–9682, 2006.
C.S. Poon and K. Zhou. Neuromorphic silicon neurons and large-scale neural networks: challenges and opportunities. Frontiers in neuroscience, 5, 2011.
G. Rachmuth, H.Z. Shouval, M.F. Bear, and C.S. Poon. A biophysically-based neuromorphic model of spike rate-and timing-dependent plasticity. Proceedings of the National Academy of Sciences, 108(49):E1266–E1274, 2011.
S. Ramakrishnan, P.E. Hasler, and C. Gordon. Floating gate synapses with spike-time-dependent plasticity. IEEE Transactions on Biomedical Circuits and Systems, 5(3):244–252, 2011.
J. Schmemmel, A. Grubl, K. Meier, and E. Mueller. Implementing synaptic plasticity in a vlsi spiking neural network model. In Neural Networks, 2006. IJCNN’06. The 2012 International Joint Conference on, pages 1–6. IEEE, 2006.
E. Seebacher. CMOS technology characterisation for analog/RF application. In 11th Workshop on Electronics for LHC and Future.
M.F. Simoni, G.S. Cymbalyuk, M.E. Sorensen, R.L. Calabrese, and S.P. DeWeerth. A multiconductance silicon neuron with biologically matched dynamics. *Biomedical Engineering, IEEE Transactions on*, 51(2):342–354, 2004.

P.J. Sjöström, G.G. Turrigiano, and S.B. Nelson. Rate, timing, and cooperativity jointly determine cortical synaptic plasticity. *Neuron*, 32(6):1149–1164, 2001.

S. Song, K.D. Miller, and L.F. Abbott. Competitive hebbian learning through spike-timing-dependent synaptic plasticity. *Nature Neuroscience*, 3:919–926, 2000.

H. Tanaka, T. Morie, and K. Aihara. A CMOS spiking neural network circuit with symmetric/asymmetric STDP function. *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, E92-A(7):1690–1698, 2009.

E.A. Vittoz. The design of high-performance analog circuits on digital CMOS chips. *Solid-State Circuits, IEEE Journal of*, 20(3):657–665, 1985.

H.X. Wang, R.C. Gerkin, D.W. Nauen, and G.Q. Bi. Coactivation and timing-dependent integration of synaptic potentiation and depression. *Nature Neuroscience*, 8(2):187–193, 2005.

N.H.E. Weste and D. Harris. *CMOS VLSI Design: A Circuits and Systems Perspective*. Addison-Wesley, 2005.