A 7V-to-30V-Supply 190A/µs Regulated Gate Driver in a 5V CMOS-Compatible Process

David C. W. Ng¹, Victor So¹, H. K. Kwan¹, David Kwong¹ and N. Wong²
¹The Hong Kong Applied Science and Technology Research Institute (ASTRI)
²The University of Hong Kong
Hong Kong, China

1. Introduction

The growing markets of electronic components in automotive electronics, LCD/LED drivers and TV sets lead to an extensive demand of high-voltage integrated circuits (HVICs), which are normally built by HV-MOSFETs. These HV-MOSFET devices generally occupy large die areas and operate at low speed due to large parasitic capacitance and small transconductance ($g_m$). There are two types of HV-MOSFET devices, namely, thick-gate and thin-gate oxide devices. Thick-gate oxide devices can sustain a high gate-to-source voltage, $V_{GS}$, but suffer from a reduced $g_m$, poor threshold voltage $V_T$ control in production and higher cost due to the need of extra processing steps. Thin-gate devices have a larger $g_m$, smaller parasitic capacitance, less processing steps and a lower cost. These properties make the thin-gate HV-MOSFETs attractive, though they face severe limitation on $V_{GS}$ swing. There are two main concerns when thin-gate HV-MOSFETs are used. The first is how to achieve high current driving capability to drive capacitive loads in high-voltage (HV) application, whereas the second is how to protect the thin-gate oxide from HV stress breakdown. For current-driving capability, Bales (Bales, 1997) proposed a class-AB amplifier using bipolar technology which consumes a high quiescent current and is expensive due to a large die area and complicated masking. Lu & Lee (Lu & Lee, 2002) proposed a CMOS class-AB amplifier which can only drive around 6mA and does not meet the driver requirements of large and fast current responses (Hu & Jovanovic, 2008). Mentze et al. (Mentze et al., 2006) proposed a HV driver using pure low-voltage (LV) devices but this architecture requires an expensive silicon-on-insulator (SOI) process to sustain substrate breakdown in HV application. Tzeng & Chen (Tzeng & Chen, 2009) proposed a driver that consumes a large die area with all transistors inside the circuit being HV transistors. On the other hand, transistor reliability becomes a serious issue in HV thin-gate oxide transistor circuits. Chebli et al. (Chebli et al., 2007) proposed the floating gate protection technique. The voltage range under protection will change according to the ratio of capacitors and the HV supply, $V_{DDH}$. This technique, however, cannot limit the voltage across the nodes of gate and source well when the variation of the supply voltage is large. Riccardo et al. (Riccardo et al., 2001) proposed a method which requires an extra Zener diode to protect the thin-gate oxide transistors, so a special process and higher cost are incurred. Declercq et al. (Declercq et al., 1993) suggested a HV-MOSFET op-amp driver with a clamping circuit to protect the thin-
gate oxide, but it consumes a significant amount of die area as all devices are HV-MOSFETs. To overcome these drawbacks, the main aims of the proposed driver architecture are:

a. to minimize the number of HV devices so as to save die area in HV application.

b. to develop a HV driver with fast transient responses.

c. to develop reliable thin-gate protection circuitry in HV application, so as to enjoy cost saving from reduced processing steps and take advantages of better \( V_T \) process control and high current gain \( g_m \) comparing to the thick-gate HV-MOSFET counterparts.

As a result, a HV high-speed regulated driver is developed using mostly LV-MOSFETs with the minimum number of thin-gate HV-MOSFETs.

In this chapter, we present a high-speed CMOS driver that operates with a HV 7V-to-30V supply delivering an output drive up to 190A/\( \mu \)s at a regulated 4.8V output voltage. It is particularly suitable for HV applications such as LCD/LED/AC-DC drivers loaded with power (MOS)FETs. The circuit consists of only 5V LV devices and two thin-gate HV asymmetrical MOS transistors (HV-MOSFETs) fully compatible with standard CMOS technology. The design features a small-area cost-effective solution, measuring only 650\( \mu \)m\( \times \)200\( \mu \)m in a 0.5\( \mu \)m standard 5V/40V (\( V_{GS}/V_{DS} \)) CMOS process. The approach of the regulated output driver can adjust itself to the desired \( V_{GS} \), helping to fully utilize the effect of \( V_{GS} \) on minimizing the on-resistance, \( R_{DS-ON} \), of the power FET. Novel thin-gate protection circuits, based on source-follower (SF) configurations, have been deployed to limit the \( V_{GS} \) swing to within 5V for the HV-MOSFETs. A dual-loop architecture provides an extremely fast slew rate and transient response under a low quiescent current of 90\( \mu \)A in its static state and 860\( \mu \)A during switching. A dead-time circuit is included to eliminate the power loss incurred by shoot-through current, saving 75mW under a 30V HV supply.

Moreover, stability analysis and compensation techniques are described in details to ensure stable operation of the driver in both loaded and un-loaded conditions. Lab measurements are in good agreement with simulations. A comparison with existing works then demonstrates the efficacy and superiority of the proposed design.

In this chapter, Section 2 introduces the use of LV devices to build HV high-speed regulated driver, together with stability analyses for both cases when the power FET load is ON or OFF. Section 2 also discusses the power saving techniques in driving HV-MOSFETs. In Section 3, simulation and lab measurement results are shown which confirm the merits of the proposed design. Finally, the conclusion is drawn in Section 4.

2. Principles of operation

2.1 Circuit structure and basic operation

Fig. 1(a) shows the high-level block diagram of the proposed driver. It consists of a LV error amplifier, a HV thin-gate protection circuit, a feedback resistor network with pole-zero cancellation and a fast transient regulated driver with dead-time control. A HV nMOS, hvn01, is connected to the node \( V_{reg} \) in a SF configuration. The driver requires a LV supply, \( V_{DDL} \), as well as a HV supply, \( V_{DDH} \). We first develop an internal regulator, which gives a 4.8V DC voltage, \( V_{reg} \), through hvn01. The drain of hvn01 is connected to \( V_{DDH} \), which is 30V in our design. The \( V_{reg} \) acts as a supply voltage to a chain of inverter buffers, which in turn drive the output load at the node \( V_{out} \). The switching activities are started from \( V_{in} \) all the way to \( V_{out} \). The output load here is the gate of a 1A on-chip thin-gate power (MOS)FET. The equivalent gate capacitance is around 270pF. The driver provides a 4.8V output and therefore protects the thin gate of the loading power FET by limiting its \( V_{GS} \) right below 5V.
The node $V_{out}$ can also be connected externally to drive external power FETs. The approach of the regulated output driver can always adjust itself to the desired $V_{GS}$, helping to fully utilize the effect of $V_{GS}$ on the on-resistance, $R_{DS-ON}$, of the power FET. In this connection, and with reference to (1) and (2) (Gray et al., 1990), the on-resistance and die area of the on-chip power FET can be minimized:

$$I_{DS} \approx \frac{\mu_n C_{ox}}{2} \left( \frac{W}{L} \right) (V_{GS} - V_T)^2,$$  \hspace{1cm} (1)

$$R_{DS-ON} \approx \frac{1}{\mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_T)}.$$ \hspace{1cm} (2)

Equation (1) describes the behavior of a (HV) nMOS in saturation region, while (2) approximates the turn-on resistance of a (HV) nMOS in the linear region. $I_{DS}$ is the current flowing from the drain to source of a MOSFET. $V_{GS}$ is the gate-to-source voltage. $V_T$ is the threshold voltage to turn on the MOSFET. Also, $\mu_n$ is the mobility of electrons and $C_{ox}$ is the gate-oxide capacitance per unit area, whereas $W$ and $L$ are the width and length of the transistor, respectively.

Fig. 1. (a) Architecture of the proposed driver; (b) Dual-loop structure in the driver
Fig. 2. Detail schematic of the proposed driver

|                           | $C_L \approx 0 \text{pF}$ (power FET OFF) | $C_L \approx 0 \text{pF}$ (power FET OFF with Zero) | $C_L = C_{\text{powerFET}} \approx 270 \text{pF}$ (power FET OFF) | $C_L = C_{\text{powerFET}} \approx 270 \text{pF}$ (power FET ON with Zero) |
|---------------------------|------------------------------------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|
| Loop gain (dB)            | 45                                       | 45                                               | 45                                               | 45                                               |
| Phase Margin (deg)        | 83.7                                     | 109                                              | 57.5                                             | 77.1                                             |
| Unity-Gain Frequency (UGF) (kHz) | 27.1                                    | 33.8                                             | 24.5                                             | 28.1                                             |
| Gain Margin (dB)          | 35.7                                     | 31                                               | 18.2                                             | 21.9                                             |
| Gain Margin Frequency (kHz) | 623.6                                   | 918.3                                            | 94.6                                             | 184.6                                            |
| Source Follower Unity-Gain Frequency (MHz) | $>100$ (Gray et al., 1990) | $>100$                                            | $>100$                                           | $>100$                                           |

Table I. Summary of frequency responses of the driver with output = high and output = low

2.2 Regulated driver with fast transient response

2.2.1 Fast dual-loop operation

As shown in Figs. 1 & 2, there are two loops in the driver, namely, the voltage-regulation (VR) loop and the source-follower (SF) loop to achieve fast transient responses. Firstly, for the VR loop, the error amplifier senses the $V_{\text{reg}}$ through the resistor network and amplifies...
the error signal between the scaled $V_{reg}$ and the reference voltage $V_{ref}$. The error signal is then shifted up to a higher voltage through the thin-gate protection circuit and regulates hvn01 to correct the error, thereby generating a steady and accurate $V_{reg}$. Secondly, for the SF loop, the SF configuration of hvn01 itself is a fast feedback loop. Referring to (1) and Fig. 1, the feedback mechanism is obvious: When the node $V_{reg}$ goes down due to load current change, the gate-to-source voltage of hvn01, $V_{GS-hvn01}$, increases and sources a larger output current to charge up the node $V_{reg}$ again. The main function of the VR loop is to provide a regulated voltage of around 4.8V in the steady state, while the fast SF loop provides an immediate response when there is a sudden load change.

2.2.2 Loop gain analysis with the power FET being ON/OFF

We first analyze the SF loop and later the VR loop. For the SF loop, it is well known for its fast response with its unity-gain frequency (UGF) in the 100MHz to 1GHz range (Gray et al., 1990). Its pole effect is generally beyond the UGF of the VR loop and therefore negligible. For the VR loop, there are two scenarios in the stability analysis: the power FET ON and the power FET OFF. When it is ON, $C_L = C_{L-ON} = C_{powerFET} \approx 270pF$, and when it is OFF, $C_L = C_{L-OFF} \approx 0pF$. Here $C_{powerFET}$ is the equivalent gate capacitance of the power FET. The AC simulation with and without the power FET is shown in Table I and Fig. 3. The phase margin of the VR loop is larger when the power FET is OFF. This can be explained by the following loop gain analysis:

$$T(s) = A(s) \left( \frac{R_2}{R'} \right) \frac{1 + \frac{s}{Z_{hvp01}}}{1 + \frac{s}{P_{hvp01}}} \frac{1 + \frac{s}{Z_{hvn01}}}{1 + \frac{s}{P_{hvn01}}} \frac{1 + \frac{s}{Z_L}}{1 + \frac{s}{P_1}},$$

(3)

where $Z_{hvp01}$, $Z_{hvn01}$, $P_{hvp01}$ and $P_{hvn01}$ are the zeros and poles from hvp01 and hvn01, respectively. $A(s)$ is the transfer function of the error amplifier. $R' = R_1 + R_2$. The zeros and poles are defined as

$$z_{hvp01} = \frac{g_{m,hvp01}}{C_{gs,hvp01}}, z_i = \frac{1}{(R_1C_1)}, p_{hvp01} = \frac{1+g_{m,hvp01}}{C_{gs,hvp01}} r_{o,bias}, z_{hvn01} = \frac{g_{m,hvn01}}{C_{gs,hvn01}},$$

$$p_{hvn01} = \frac{1+g_{m,hvn01}R'}{(C_{gs,hvn01} + C_L)R'}, P_1 = \frac{R'}{C_R R_2},$$

(4)

where $g_{m,hvp01}$, $g_{m,hvn01}$, $C_{gs,hvp01}$, $C_{gs,hvn01}$ are the trans-conductances and gate capacitances of hvp01 and hvn01, respectively, whereas $r_{o,bias}$ is the output impedance from the current source $I_{bias}$. We assume the gains of the SF configurations formed by hvp01 and hvn01 are unity. Also, $p_{hvn01}$ is the pole contributed by hvn01 where $p_{hvn01} = p_{hvn01-\text{ON}}$ and $p_{hvn01} = p_{hvn01-\text{OFF}}$ when the power FET is ON and OFF, respectively. Typically, the zeros are located at higher frequencies than poles in the SF configuration except for $p_{hvp01}$. As $C_{L-ON} \approx 270pF \gg C_{L-OFF} \approx 0$, the pole $p_{hvn01-\text{ON}} << p_{hvn01-\text{OFF}}$. A double-pole effect before the UGF happens and may lead to instability when $C_L = C_{L-ON} = C_{powerFET}$ when the power FET is ON.

To avoid instability, we designed a feedback-resistive network which creates a medium frequency zero for warranting the stability. Referring to $R_i$, $R_2$ and $C_1$ in Fig. 2,
\[
\frac{V_{g,n04}}{V_{reg}} = \left( \frac{R_2}{R} \right) \left( \frac{1 + \frac{s}{Z_f}}{1 + \frac{s}{P_f}} \right),
\]

where \( V_{reg} \) and \( V_{g,n04} \) are the voltages at the nodes at \( V_{reg} \) and gate of n04, respectively. The frequency of the zero, \( z_f \), is lower than the pole frequency, \( p_f \), and this zero can be used to cancel the pole effect of \( p_{hv01} \rightarrow \text{ON} \).

Fig. 3. (a) Simulated loop gain of the proposed driver with power FET ON; (b) Simulated loop gain of the proposed driver with power FET OFF.
In order to have $z_f << p_f$, $R_2$ should be much smaller than $R_1$. From Fig. 3, the phase margin is very good even when the power FET is ON. However, if $C_1$ is not inserted, the double-pole effect will be significant. Results in Table I clearly show the pole-zero cancellation. When the power FET is OFF, the phase margins are around 109° and 83° with and without the zero $z_f$, respectively. When the power FET is ON, the phase margins are around 77° and 57° with and without the zero $z_p$, respectively. The differences in phase margin, with and without the zero $z_f$, are around 20° to 25° in both cases. With the pole-zero cancellation technique, the unity gain frequencies are also larger in both the power FET ON/OFF cases. These differences are significant in stability and transient analyses. The larger the phase margin, the less the ringing is. As the phase margin is larger, the settling time is faster also (Gray et al., 1990). The lab measurement results in Section 3 will demonstrate the steady and fast transient responses of the driver, thereby verifying the usefulness of the pole-zero cancellation technique in this type of regulated gate driver.

2.3 Power-saving: LV devices in HV application
HV devices differ from the normal LV ones in several ways. The size of a HV transistor is much larger than that of a LV transistor (Murari et al., 1995). There are several problems in using HV devices as inverter chains to drive power FETs, namely,

a. Large parasitic capacitance: The larger size HV transistors result in larger parasitic capacitance. The dynamic power, which is the product of the capacitance (C) and the square of the voltage (V), $CV^2$, is directly proportional to the parasitic capacitance. As a result, the total power consumption of a HV inverter is much higher than that of the LV one. The number of stages also trades off with the rise and fall times of the driver output and subsequently the delay of the driver output signal.

b. Severe $V_{GS}$ limitation for thin-gate devices: Though LV devices are preferred, there is a gate-to-source $V_{GS}$ swing limitation when LV devices are used in HV application. If the gate-to-source voltages of the pMOS and nMOS inside the inverters are above 5V, we must use thick-gate devices. The gate capacitance of the thick-gate devices are large and therefore will slow down the rise and fall times and the propagation delay. It also increases the cost as an extra processing step for thick-gate is needed.

c. Significant power loss in shoot-through current: During switching of the inverter chain, there is a shoot-through current flowing from the $V_{reg}$ node to ground. Such dynamic current causes the $V_{reg}$ voltage to drop (Heydari & Pedram, 2003). Since the operating voltage is 30V, the power of the shoot-through current still contributes much to the power loss.

d. Large die area: using HV-MOSFETs will occupy huge die areas and hence increase the wafer cost.

In the following, we propose solutions to solve the above problems by employing LV devices in HV driver application.

2.3.1 Power saving & thin-gate protection in the regulated driver
In the proposed design, we use all LV transistors (5V) in HV (30V) applications except two HV thin-gate transistors. This approach results in low dynamic power consumption and a small die area. We use LV devices to construct the inverter chain. The supply voltage of the inverters is given by the internal regulator at the $V_{reg}$ node which maintains a 4.8V supply. This node is connected to the source of hvn01 whose drain is connected to $V_{DDH}$. This
connection ensures that the internal regulator can give sufficient current to the inverter chain to drive the load. The maximum current is limited by the size of hvn01, or the internal supply voltage $V_{\text{reg}}$ will go down if the loading current is too large. This regulated driver approach helps protect the thin-gate oxide of the power FET from damage by HV stresses.

![Dead-time circuit](image1)

**Fig. 4.** Dead-time circuit

![Shoot-through current](image2)

**Fig. 5.** Shoot-through current

### 2.3.2 Power saving via dead-time circuit

There are several ways to reduce the shoot-through current. In the proposed circuit, a dead-time control circuit is added for this purpose. This dead-time circuit prevents the flow of shoot-through current by a break-before-make logic. Fig. 4 shows the dead-time circuit and Fig. 5 shows the current going from the $V_{\text{reg}}$ node to ground when the driver is charging up the load. Driver with the dead-time circuit only peaks up to 0.77mA, which is one-fifth of the driver without dead-time circuit. The 0.77mA current is mainly due to the switching...
activity of the dead-time logic. Since the dead-time circuit eliminates the shoot-through current of the final-stage driver, the driver possesses a higher slew rate and higher efficiency to drive the output capacitive load. The original driver has a 97ns rise time and 39.41V/µs slew rate, while the one with the dead-time circuit is 73ns and 52.06V/µs, respectively. The slew rate is improved by 32% owing to a larger portion of current charging up the output load $C_L$ instead of being shunted to ground as shoot-through current.

2.3.3 Thin-gate protection circuit
Using SF configuration as thin-gate protection circuitry for HV-MOSFET is one of the innovations in this design. Referring to Fig. 2, the gate voltage of hvn01, $V_{G-hvn01}$, is limited by the SF configuration, where the gate voltage of hvn01, $V_{G-hvn01} \approx (V_{DDL} - V_{DS-n04} + V_{GS-hvp01}) \approx (4.5 - 0.2 + 1.2) = 5.5V$. The gate-to-source voltage of hvn01, $V_{GS-hvn01} \approx V_{G-hvn01} - V_{reg} = 5.5 - 4.5 \approx 1V$. The gate-to-source voltage of hvp01 is limited by $V_{DS-n02} + V_{t-hvp} \approx 0.2 + 1.2 \approx 1.4V$. The gate-to-source voltages of both hvp01 and hvn01 are therefore well limited below 5V. In other words, we utilize the SF characteristic where the source voltage tracks the gate voltage and subsequently protects the thin-gate oxide.

3. Simulations and lab. measurements
3.1 High current drive
Fig. 6 shows $V_{DDH}$ vs $V_{reg}$ with $V_{DDL}$ fixed at 5V. Measurement result shows that $V_{reg}$ becomes regulated when $V_{DDH}$ exceeds 7V. The line regulation of $V_{reg}$ from $V_{DDH}$ at 7V to 30V is 0.113mV/V. Fig. 7 shows the transient simulations of the driver. The corresponding lab measurements are shown in Figs. 8-11, and the die photo is shown in Fig. 12. Obviously, the measurement agrees with the simulation results. When the power FET turns ON, the transient output current rises from 0 to 100mA in 525ps, i.e., about 190A/µs. When the power FET turns OFF, the output sinking current is about 120mA. With the large current driving capability, the output can charge a 270pF load within 100ns. That is, the driver is able to operate up to 10MHz even under heavy loading.

![Vreg vs VDDH](image-url)
Fig. 7. Simulated transient responses with $V_{DDH} = 30V$: (a) overall waveforms (b) transient current $I_{out}$ and $V_{reg}$ when charging up output capacitor (gate capacitor of power FET)
Fig. 8. $V_{DDH}=30\text{V}; C_L=270\text{pF};$ Red: $V_{out}$; Green: $V_{reg}$. Transient responses of $V_{reg}$ when $V_{out}$ is driving output capacitor (gate capacitor of power FET) (Zoomed in)

Fig. 9. $V_{DDH}=30\text{V}; C_L=270\text{pF};$ Red: $V_{out}$; Green: $V_{reg}$. Transient responses of $V_{reg}$ when $V_{out}$ is driving output capacitor (gate capacitor of power FET) (Zoomed out)
Fig. 10. Rise Time $V_{DDH}=30V$; $C_L=270pF$; Red: $V_{out}$; Green: $V_{reg}$

Fig. 11. Fall Time: $V_{DDH}=30V$; $C_L=270pF$; Red: $V_{out}$; Green: $V_{reg}$
3.2 Table of comparison

The left part of Table II shows the performance comparison between the proposed driver and other HV circuits with thin-gate protection. Our work features small die area (650µm × 200µm), high slew rate (52V/µs), fast transient current (190A/µs), fast rise (73.8ns) and fall time (17.5ns). The right part of Table II shows the comparison of our work and other drivers, including high-speed LV ones. Our work still features the smallest die area, highest slew rate, and fastest rise and fall times among all CMOS implementations. The bipolar implementation only shows fast rise and fall times under unloaded measurement, and its bipolar nature makes it unattractive for implementation due to high cost.
Floating Gate Protection Technique

Low to High Voltage Digital Interface

High-Voltage CMOS OpAmp

Class AB Output Stage Op-Amp

Class AB buffer amp with Slew Rate Enhancement

Regulated Gate Driver

| Process | Die Area | Dead-time circuit | Load | Slew Rate | Rise time | Fall time | Maximum output current | HV supply, $V_{DDH}$ | LV supply, $V_{DDL}$ | Thin-gate oxide Protected? | Power |
|---------|----------|------------------|------|-----------|-----------|-----------|------------------------|-----------------|---------------|---------------------|-------|
| This Work | 0.5µm | 0.8µm | 2.0µm | 2.0µm | Bipolar | 0.6µm | 0.5µm | 0.13mm² | 0.9mm² | N/A | N/A | N/A | N/A | 52V/µs | N/A | — | 20mA @charge | 100mA @charge | 100mA @charge | N/A | N/A | 4mW | 0.55mW | N/A | N/A | >7.5mW | 1mW | 546mW |

Table II. Performance comparison between this work and similar works

4. Conclusion

A 7V-to-30V high-speed CMOS regulated driver for on-chip thin-gate power MOSFET has been developed. A small die area is achieved by minimizing the number of HV devices. The
HV devices are all thin-gate type and the corresponding $V_{GS}$ and driver output voltages are constrained below 5V by the SF circuit technique. The driver is capable of delivering a fast transient current response of up to 190A/µs when charging up the output capacitor. The maximum charging and discharging currents are 100mA and 120mA, respectively, while keeping the quiescent current to below 90µA at static state for 7V to 30V application. A dead-time circuit is incorporated to reduce 75mW power loss due to shoot-through current. In short, we have developed a thin-gate-protected fast driver using standard HV CMOS process for HV applications with a small die area. This topology is applicable at 30V supply voltage or higher. The stability analysis for compensating this type of regulated driver is also presented to provide useful insights and guidelines for driver IC design.

5. References

Bales J. (1997). A low-power, high-speed, current-feedback op-amp with a novel class AB high current output stage, IEEE J. Solid-State Circuits, vol. 32, no. 9, pp. 1470–1474, Sep. 1997.

Chebli, R. et al., (2007). High-voltage DMOS integrated circuits with floating gate protection technique, in Proc. of IEEE International Sym. on Circuits and Systems (ISCAS), pp. 3343–3346, 2007.

Declercq, M. et al., (1993). 5V-to-75V CMOS output interface circuits, in Proc. 36th Int. Solid-State Circuits Conf. (ISSCC), pp. 162–163, 1993.

Gray, P. et al., (1990). Analysis and Design of Analog Integrated Circuits. New York: John Wiley & Sons, Inc., 1990.

Heydari, P. & Pedram, M. (2003). Ground bounce in digital VLSI circuits, IEEE Trans. VLSI Syst., vol. 11, no. 2, pp. 180–193, Apr. 2003.

Hu, Y. Q. & Jovanovic, M. M. (2008). LED driver with self-adaptive drive voltage, IEEE Trans. Power Electron., vol. 23, no. 6, pp. 3116–3125, Nov. 2008.

Lu, C. & Lee, C. (2002) A low-power high-speed class-AB buffer amplifier for flat-panel-display application, IEEE Trans. VLSI Syst., vol. 10, no. 2, pp. 163–168, Apr. 2002.

Ma, D. et al., (2008). Adaptive on-chip power supply with robust one-cycle control technique, IEEE Trans. VLSI Syst., vol. 16, no. 9, pp. 1240–1243, Sep. 2008.

Mentze, E. et al., (2006). A scalable high-voltage output driver for low-voltage CMOS technologies, IEEE Trans. VLSI Syst., vol. 14, no. 2, pp. 1347–1353, Dec. 2006.

Murari, B. et al., (1995). Smart Power ICs Technologies and Applications. Springer-Verlag, 1995.

Parpia, A. & Salama C. A. T. (1990). Optimization of RESURF LDMOS transistors: an analytical approach, IEEE Trans. Electron Devices, vol. 37, no. 3, pp. 789–796, Mar. 1990.

Parpia, Z. et al., (1987). Modeling and characterization of CMOS-compatible high-voltage device structures, IEEE Trans. Electron Devices, vol. 34, no. 11, pp. 2335–2343, Nov. 1987.

Riccardo, D. et al., (2001). High voltage level shifter for driving an output stage, US patent 6236244, May 2001.
Tzeng, R. H. & Chen, C. L. (2009). A low-consumption regulated gate driver for power MOSFET, *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 532–539, Feb. 2009.
This book brings together contributions from experts in the fields to describe the current status of important topics in solid-state circuit technologies. It consists of 20 chapters which are grouped under the following categories: general information, circuits and devices, materials, and characterization techniques. These chapters have been written by renowned experts in the respective fields making this book valuable to the integrated circuits and materials science communities. It is intended for a diverse readership including electrical engineers and material scientists in the industry and academic institutions. Readers will be able to familiarize themselves with the latest technologies in the various fields.

How to reference
In order to correctly reference this scholarly work, feel free to copy and paste the following:

David C. W. Ng, Victor So, H. K. Kwan, David Kwong and N. Wong (2010). A 7V-to-30V-Supply 190A/µs Regulated Gate Driver in a 5V CMOS-Compatible Process, Advances in Solid State Circuit Technologies, Paul K Chu (Ed.), ISBN: 978-953-307-086-5, InTech, Available from: http://www.intechopen.com/books/advances-in-solid-state-circuit-technologies/a-7v-to-30v-supply-190a-s-regulated-gate-driver-in-a-5v-cmos-compatible-process
