Single-Phase PFC Rectifier With Integrated Flying Capacitor Power Pulsation Buffer

DAVID MENZI (Member, IEEE), SVEN WEIHE (Member, IEEE), JON AZURZA ANDERSON (Member, IEEE), JORDI EVERTS, AND JOHANN W. KOLAR (Fellow, IEEE)

1Power Electronic Systems Laboratory (PES), ETH Zurich, 8092 Zurich, Switzerland
2Infineon Technologies Austria AG, Villach 9500, Austria
3Prodrive Technologies Innovatio Services B.V., 5692EM Son en Breugel, The Netherlands

CORRESPONDING AUTHOR: DAVID MENZI (e-mail: menzi@lem.ee.ethz.ch)

ABSTRACT Single-phase Power Factor Correction (PFC) rectifiers with sinusoidal grid currents are inherently subject to an input power fluctuating at twice the mains frequency. In order to potentially mitigate bulky, heavy and failure-prone electrolytic dc-link capacitors, active Power Pulsation Buffer (PPB) concepts are proposed in the literature. For converter systems employing Flying Capacitor (FC) multilevel bridge-legs, the FCs can be utilized as a twice-mains frequency energy storage, i.e., as an integrated active PPB without the need for additional power components. Such ac-dc-stage-integrated FC PPBs capable of buffering the complete input power variation are known in literature which, however, require sophisticated control strategies with varying switching frequency and discontinuous conduction mode. This paper presents a novel ac-dc-stage-integrated FC-PPB approach which is compatible with standard PFC control concepts and enables a significant reduction in dc-link voltage variation. First, a control concept cycling the FC voltage in a wide range without interfering with the grid current controller is derived step by step and verified by means of circuit simulations. Design guidelines for the calculation of suitable FC capacitance values are presented and the limits in buffering capability are discussed. The concept is then experimentally verified with a 2.2 kW three-level FC single-phase PFC rectifier employing 600 V GaN power semiconductors where the dc-link voltage variation is reduced by 28% compared to conventional operation. Last, the applicability of the ac-dc-stage-integrated FC-PPB concept to other FC converter topologies is discussed.

INDEX TERMS Active energy buffer, integrated buffer, flying capacitor (FC), multilevel, GaN, single phase, AC-DC, DC-AC.

I. INTRODUCTION Single-phase Power Factor Correction (PFC) ac-dc converter systems are employed in applications such as solar inverters, or server power supplies. When operating with unity power factor, the system is subject to an input power \( p_{ac} \) comprising an inherent twice-grid frequency \( 2 f_{ac} = \frac{2 \omega_{ac}}{2\pi} \) power pulsation

\[
p_{ac}(t) = \frac{1}{2} \hat{U}_{ac} \hat{I}_{ac} - \frac{1}{2} \hat{U}_{ac} \hat{I}_{ac} \cos(2 \omega_{ac} t),
\]

where \( \hat{U}_{ac} \) and \( \hat{I}_{ac} \) are the amplitudes of the grid voltage and current, respectively. Hence, the converter system is required to comprise low (twice-fundamental) frequency energy storage elements. In the most simple case, a large electrolytic dc-link capacitor buffers the pulsating input power, where the required capacitance value \( C_{dc} \) depends on the admissible low-frequency peak-to-peak capacitor voltage variation \( \Delta U_{dc} \). However, as can be seen in [1] the electrolytic dc-link capacitor of a single-phase PFC rectifier system occupies a substantial fraction of the converter volume. Moreover, electrolytic capacitors have limited lifetime, which is further reduced by large dc-link voltage variations \( \Delta U_{dc} \) [2].

Aiming at ever more compact systems, active Power Pulsation Buffer (PPB) concepts are employed in literature [3], [4]. There, a dedicated circuitry covers the power pulsation, hence allowing for a significantly reduced dc-link capacitor value. Typically, film or ceramic capacitors are employed in an active PPB due to the high resulting voltage (current) swing. The main disadvantage of a conventional active PPB is the...
The main power circuit of a single-phase Three-Level (3L) Flying Capacitor (FC) Power Factor Correction (PFC) rectifier system with the input power $P_{ac}$ fluctuating with twice the grid frequency. The main converter voltage waveforms are outlined: conventional operation (i.e., $u_C = U_{dc}/2$) is represented by dotted lines, and active FC Power Pulsation Buffer (PPB) operation (i.e., $u_C$ varying over time) resulting in a reduced dc-link voltage $U_{dc}$ variation by solid lines.

Converters employing Flying Capacitor (FC) bridge-legs (see Fig. 1) have additional voltage levels and elevated effective switching frequency and hence enable a more compact and efficient converter realization compared to a standard two-level converter [5], [6]. FCs are typically solely used for creating multi-level voltages, but do not fulfill any low-frequency energy buffering purpose, i.e., the FCs are dimensioned mostly based on the tolerable high-frequency voltage ripple according to the voltage rating of the switches.

However, based on proper dimensioning the FCs actually represent internal energy storage elements, which can be cycled as PPB capacitors. No additional power components are required, hence making the concept very attractive for cost sensitive applications. However, it is important to highlight that (compared to standard FC converter operation), often semiconductors with an elevated voltage rating are required and the switching-frequency $f_{sw}$ voltage harmonics are increased. Such an FC PPB was considered in [7], [8], [9] for a Three-Level (3L) FC dc-dc converter interfacing a solar panel and a (conventional) two-level single-phase inverter. An ac-dc-stage-integrated FC PPB approach is investigated in [10], [11]. There, the complete single-phase grid power pulsation is covered by the FC by means of a rather complex, varying-switching-frequency control strategy utilizing the high-frequency inductor current (up to 32 different control modes occur within one mains period). Further, ac-dc-stage-integrated FC PPB concepts based upon buck- and buck-boost-type single-phase ac-dc converters with full power pulsation compensation capability but relatively high component stresses are investigated in [12], [13], [14].

In this paper, we present an alternative ac-dc-stage-integrated FC PPB where solely the low-frequency inductor current and the redundant FC bridge-leg switching states are utilized to partially buffer the pulsating single-phase power. Required additional power components, the elevated system complexity, and a reduced overall system efficiency, compared to a passive solution with electrolytic capacitors [4].

Hence, the FC PPB concept can be integrated into a conventional PFC rectifier control structure, thereby enabling a simple control circuit realization.

The paper is structured as follows: Section II derives the basic FC PPB power equations and presents the proposed control concept which is verified by means of simulations in Section III. Design guidelines and the selection of suitable FC capacitance and average voltage values are discussed in Section IV. Then, Section V presents experimental verification of the concept and compares the main converter waveforms for conventional operation and active FC PPB operation. Further, Section VI discusses how the concept can be employed in several different FC converter topologies and, last, Section VII summarizes the main findings of the publication and identifies further research questions relevant for integrated active PPB concepts.

II. ACTIVE FC PPB CONCEPT

As already mentioned, the ac-dc-stage-integrated FC PPB requires no hardware changes and this section presents the key control concept enabling the utilization of the FC of a 3L FC single-phase PFC rectifier as an energy buffer as illustrated in Fig. 2.
The considered control diagram is depicted in Fig. 3 and is based on a conventional PFC rectifier control concept: The outer (slow) dc-link voltage control block $R_{Udc}$ defines a grid current reference $i_{sL}$ (corresponding to a sinusoidal grid current $i_{Lc}$ in phase with the voltage $u_{ac}$) based on the dc-link voltage control error and the output current $I_{dc}$ which is added as a feed-forward term.

The current reference is then tracked by the faster grid current controller $R_{IL}$ defining the Pulse Width Modulation (PWM) duty cycle $d$ resulting in a local average (over a switching period) switch-node voltage $\langle u_{sw} \rangle = d \cdot U_{dc}$.

The FC PPB is then realized with an active FC voltage controller $R_{uFc}$ (which is discussed in more detail in the following subsections) adjusting the duty cycle $d$ without impacting the generated local average switch-node voltage.

### A. FC VOLTAGE CONTROL

3L FC converters typically operate with two $180^\circ$ phase-shifted PWM carriers for the half-bridges $T_1/T'_1$ and $T_2/T'_2$ (see Fig. 1) and identical duty cycles $d_1 = d_2 = d$ such that natural FC voltage balancing [15] maintains the FC voltage $\langle u_{Fc} \rangle \approx U_{dc}/2$.

Here, aiming at FC PPB operation, the goal is to increase and decrease the FC voltage with twice the mains frequency (see Fig. 2). This is achieved by active FC voltage control (in contrast to conventional FC operation with natural balancing, an FC voltage measurement is required here) where the redundant FC bridge-leg switching states are used to charge or discharge the FC with the local average inductor current $\langle i_L \rangle$ [7], [16]. Note that the high-frequency inductor current ripple does not have an impact for this type of balancing strategy.

The 3L FC bridge-leg switching states are described in Table 1 and for more details we refer to [5], [6]. A correction duty cycle $\langle u_{cor} \rangle$ alters the duty cycles of $T_1/T'_1$ and $T_2/T'_2$ with $d_1 = d - \langle u_{cor} \rangle$ and $d_2 = d + \langle u_{cor} \rangle$, respectively (see Fig. 3).

Note that $\langle u_{cor} \rangle$ does not impact the duration of the switching states 11/00 (see Table 1). In contrast, $\langle u_{cor} \rangle$ linearly increases the duration of the charging state 01 and decreases the duration of the discharging state 10 [7], [16], hence yielding a local average FC current

$$\langle i_{FC} \rangle = 2 \cdot \langle u_{cor} \rangle \langle i_L \rangle,$$  

and local average FC power

$$\langle P_{FC} \rangle = 2 \cdot \langle u_{cor} \rangle \langle i_L \rangle \langle u_{FC} \rangle,$$  

with $\langle i_L \rangle$ and $\langle u_{FC} \rangle$ representing the local average values of the inductor current and FC voltage, respectively. Hence, the correction-duty-cycle-based FC control block highlighted in Fig. 3 enables the utilization of $C_{FC}$ as an ac-dc-stage-integrated FC PPB in a similar fashion as in [7].

It is important to highlight that if $u_{FC} \neq U_{dc}/2$ the “redundant” states 01 and 10 are no longer equivalent with respect to the resulting switch-node voltage $\langle u_{sw} \rangle$ (see Table 1) and the local average value $\langle u_{sw} \rangle$ is defined by

$$\langle u_{sw} \rangle = d_1( U_{dc} - u_{FC} ) + d_2 \cdot u_{FC}$$

$$= U_{dc} \left( d - d_{corr} \left( 1 - \frac{2u_{FC}}{U_{dc}} \right) \right)$$

$$= U_{dc} d - d_{corr} (1 - r),$$  

with $r \in [0, 2]$ representing a measure for the relative FC imbalance

$$r = \frac{2u_{FC}}{U_{dc}}.$$  

Hence, to avoid an undesired interaction of the FC PPB and the current controller a compensation duty cycle

$$d_{comp} = \left( 1 - \frac{2u_{FC}}{U_{dc}} \right) \cdot d_{corr} = (1 - r) \cdot d_{corr},$$  

is added to $d_1$ and $d_2$ in Fig. 3. Note that $r = 1$ corresponds to a balanced FC with $u_{FC} = U_{dc}/2$ and $d_{comp} = 0$. Finally, the duty cycles for the half-bridges $T_1/T'_1$ and $T_2/T'_2$ in Fig. 3 result to

$$d_1 = d + d_{comp} - d_{corr} = d - r \cdot d_{corr}$$

$$d_2 = d + d_{comp} + d_{corr} = d + (2 - r)d_{corr},$$  

assuring that the FC voltage control action does not disturb the grid current controller and/or does not influence the generation of the desired local average switch-node voltage $\langle u_{sw} \rangle$.

### B. DUTY CYCLE LIMITATION

Compared to the dc-dc-converter-integrated FC PPB [7], a substantial challenge for the ac-dc-stage-integrated FC PPB is the duty cycle $d$ varying in a wide range within a mains period. It is crucially important to assure valid duty cycles $d_1, d_2 \in [0, 1]$ to avoid the saturation of the PWM signals with $\langle u_{sw} \rangle \neq d \cdot U_{dc}$ leading in consequence to a current controller disturbance caused by the FC PPB.

Hence, the correction $d_{corr}$ and compensation $d_{comp}$ duty cycles have to be limited if $d$ is close to zero or unity. The condition of $d_1, d_2 \in [0, 1]$ and (7) can be translated into limit values

$$d_{corr, max} = \min \left( \frac{1 - d}{2 - r}, \frac{d}{r} \right)$$

$$d_{corr, min} = \max \left( \frac{d}{2 - r}, \frac{d - 1}{r} \right),$$  

and in Fig. 3 an additional duty cycle margin $\epsilon$ of e.g., 5% is considered to assure current controllability.

### TABLE 1. 3L Switching States

| Design | $T_1$ | $T_2$ | $u_{sw}$ | $i_{FC}$ | FC |
|--------|-------|-------|----------|---------|----|
| 00     | 0     | 0     | 0        | 0       | .  |
| 01     | 0     | 1     | $u_{FC}$ | $i_{sw}$ | charge |
| 10     | 1     | 0     | $U_{dc}$ | $-i_{L}$ | discharge |
| 11     | 1     | 1     | $U_{dc}$ | 0       | .  |
To avoid undesired high-frequency coupling of the FC PPB and the current controller, the duty cycle \( d \) in (8) is substituted by the feed-forward duty cycle \( d^* = \frac{u_{th}}{U_{dc}} \) which changes solely with grid frequency and can be further low-pass filtered to avoid any high-frequency noise originating from the feed-forward terms.

**C. FC REFERENCE GENERATION**

The dc-dc-converter-integrated FC PPB [7] defines the FC voltage reference \( u_{FC} \) based on the instantaneous difference between the time-varying input \( p_{ac}(t) = i_{ac} \cdot u_{ac} \) and the constant output power \( P_{dc} = U_{dc} \cdot I_{dc} \).

Here, an additional challenge for the ac-dc-stage-integrated FC PPB is given by the fact that the regulating variable, i.e., the local average of the inductor current \( (i_L) \) (see (2)) is time varying and during the AC current zero crossing the FC voltage cannot be actively controlled or influenced. Hence, the ac-dc-stage-integrated FC PPB is not capable of fully covering the pulsating input power, but can only perform a dc-link voltage variation reduction. It therefore makes sense, to define charging (i.e., the FC consumes excess input power) and discharging intervals (i.e., the FC releases energy towards the dc output) within a mains period, where the instantaneous input-output power discrepancy might even be overcompensated in certain time intervals.

This approach is realized by a simple bang-bang-type FC reference generation block presented in Fig. 3 which sets binary reference values

\[
u_{FC}^* = \{u_{FC,min}, u_{FC,max}\},
\]

based on the instantaneous input-output power imbalance \( p_{ac}(t) - P_{dc} \) compared to a charging/discharging threshold power \( P_{th} \). Note that in general \( u_{FC,min} > 0 \text{ V} \) and \( u_{FC,max} < U_{dc} \), where the range of eligible FC voltages can be further constrained to assure that the power semiconductor voltage rating is not exceeded. By adjusting the threshold power \( P_{th} \), the duration of the charging and discharging intervals can be adjusted, allowing to regulate the global average (over a mains period) \( u_{FC}^* \) of the FC voltage which represents a degree of freedom for the modulation of the active FC PPB. In the following, \( P_{th} \) is set by a (slow) controller regulating \( u_{FC}^* \) to the desired reference value \( u_{FC}^\text{th} \).

**III. OPERATING BEHAVIOUR**

The aim of this section is to illustrate the concept of the ac-dc-stage-integrated FC PPB depicted in Fig. 1 based on circuit simulation results and to allow for a qualitative understanding of the impact of the FC capacitance value on the energy buffering capability. The considered operating point specifications include a grid voltage \( U_{ac} = 230 \text{ V}_{\text{rms}} \), and frequency \( f_{ac} = 50 \text{ Hz} \), a dc-link voltage \( U_{dc} = 400 \text{ V} \) and power \( P_{dc} = 2.2 \text{ kW} \). The dc-link capacitor is set to \( C_{dc} = 610 \mu\text{F} \) and a boost inductor \( L = 140 \mu\text{H} \) is selected.

For comparison, Fig. 4(a) first presents the simulated waveforms within one-half mains period for standard 3L FC PFC rectifier operation. As can be observed in Fig. 4(a.i) the FC voltage is balanced naturally to \( u_{FC} = \bar{u}_{FC} = U_{dc}/2 \) where a small switching-frequency \( f_{sw} \) FC voltage variation can be observed for \( C_{FC} = 10 \mu\text{F} \). Fig. 4(a.ii) shows the employed duty cycle \( d = d_1 = d_2 \) and for completeness the (approximately half-wave symmetric) eligible ranges for the correction duty cycle \( d_{corr} \) (which is here hard-coded set to \( d_{corr} = d_{comp} = 0 \)).

Active ac-dc-stage-integrated FC PPB operation is presented in Fig. 4(b) for an identical \( C_{FC} = 10 \mu\text{F} \). A large variation of the FC bridge-leg duty cycles can be observed in Fig. 4(b.ii) where the eligible ranges for the correction duty cycle \( d_{corr} \) are now asymmetric as a compensation duty cycle \( d_{comp} \) needs to be applied to compensate for the instantaneous FC voltage imbalance \( r \). Note that the FC voltage in Fig. 4(b.i) quickly follows the reference value \( u_{FC}^* = \{10 \text{ V}, 390 \text{ V}\} \) such that no further energy can be buffered after this short charging (or discharging) interval and in consequence the dc-link voltage variation \( \Delta U_{dc} \) can be reduced only by 6% compared to standard operation (see Fig. 4(b.iii)). Hence, \( C_{FC} = 10 \mu\text{F} \) can be considered as an undersized FC value.

Accordingly, Fig. 4(c) presents the main converter waveforms for \( C_{FC} = 50 \mu\text{F} \). Here, \( u_{FC}^* = \{10 \text{ V}, 390 \text{ V}\} \) is not immediately tracked, thereby enabling longer buffering intervals and a reduction of \( \Delta U_{dc} \) by 25% compared to standard operation (see Fig. 4(c)).

Interestingly, a further increase of the FC value to \( C_{FC} = 150 \mu\text{F} \) (i.e., an increase by a factor of 3 compared to Fig. 4(c)) presented in Fig. 4(d) results in a reduction of \( \Delta U_{dc} \) by 27% compared to standard operation, i.e., only a marginal improvement compared to Fig. 4(c). Hence, \( C_{FC} = 150 \mu\text{F} \) can be considered as an oversized FC value. The culprits for the observed saturation in buffering capability are the correction duty cycle limits which (for a given instantaneous grid current and FC voltage values) limit the instantaneous power intake of the FC PPB and hence the energy buffering capability within one half-mains period.

An alternative approach to further increase the energy buffering capability with \( C_{FC} = 50 \mu\text{F} \) is presented in Fig. 4(e) where the average (during one mains period) FC voltage is increased to \( \bar{u}_{FC} = 250 \text{ V} \). With the elevated FC voltage values, an injected local average FC current corresponds now to a larger instantaneous power intake of the FC PPB (compared to \( u_{FC} = 200 \text{ V} \)), thereby improving the energy buffering capability within one half-mains period [11]. Here \( \Delta U_{dc} \) can be reduced by 33% in Fig. 4 (e.iii) compared to standard operation.

It is important to highlight that the dc-link voltage fluctuation for conventional operation in Fig. 4 (a.iii) is purely sinusoidal (at \( 2f_{ac} \)). In contrast, the reduction in \( \Delta U_{ac} \) in Fig. 4(b.(iii)-(e.iii)) is accompanied by additional low-frequency components at multiples of \( 2f_{ac} \) which is to be considered in the design of the subsequent converter stage.

The results of Fig. 4(a)–(e) enable a basic understanding of the capabilities and limits of the ac-dc-stage-integrated FC

VOLUME 3, 2022
IV. DESIGN CONSIDERATIONS

The aim of this section is to provide a guideline on how to select suitable FC values for the system with ac-dc-stage integrated FC PPB depicted in Fig. 1. The energy buffered by the dc-link capacitor, $\Delta E_{C_{dc}}$ (see Fig. 2) is defined by

$$\Delta E_{C_{dc}} = \int p_{C_{dc}} \, dt = \int (p_{ac} - p_{FC} - P_{dc}) \, dt.$$  \hspace{1cm} (10)

As discussed in Section III the time-domain waveforms of the correction duty cycle limit values $d_{corr, \text{max}}$ and $d_{corr, \text{min}}$ depend on the FC imbalance $r$ and vice versa. Hence, no simple analytic expression exists for the impact of the FC capacitance value $C_{FC}$ on the buffered energy of the dc-link capacitor $\Delta E_{C_{dc}} = f(C_{FC}, \bar{u}_{FC}, \bar{U}_{ac}/U_{dc}, f_{ac}, U_{dc})$. Accordingly, Fig. 5 presents results from an iterative circuit simulation allowing to identify suitable FC values where the considered operating point and component values are identical to Section III.

Fig. 5(a) highlights the energy buffered by the dc-link capacitor $\Delta E_{C_{dc}}$ vs. the FC capacitance value $C_{FC}$ for a set of average FC voltages $\bar{u}_{FC}$ where $\Delta E_{C_{dc}}$ is normalized by the buffered energy resulting for conventional operation $\Delta E_{0}$ (i.e., without active FC PPB) with a constant output power $P_{dc}$

$$\Delta E_{0} = \frac{\frac{1}{2} \bar{U}_{ac} I_{ac}}{2\pi f_{ac}}.$$ \hspace{1cm} (11)

There, it can be observed, that FC values $C_{FC} \approx 50$ $\mu$F enable a reduction of $\Delta E_{C_{dc}}$ by up to 40%. Further, high average FC voltages up to $\bar{u}_{FC} = 300$ V can be identified as advantageous, whereas a further increase in $\bar{u}_{FC}$ decreases again the buffering capability. Note that this is a major difference to the concept in [11] where $\bar{u}_{FC} = 350$ V was selected (also with $U_{dc} = 400$ V). As discussed in Section III, a further increase of $C_{FC}$ above 50 $\mu$F only allows a marginal reduction in $\Delta E_{C_{dc}}$, as now the FC power flow is constrained by the available duty cycle limits $d_{corr, \text{max}}$ and $d_{corr, \text{min}}$ and not the lack of storing capability of $C_{FC}$.

Fig. 5(b) depicts the overall capacitance $C_{FC} + C_{dc}$ required to maintain a constant peak-to-peak dc-link voltage variation $\Delta U_{dk} = 30$ V (i.e., $U_{dc} \in [385$ V, 415 V]) normalized by the reference dc-link capacitance required for standard PFC operation

$$C_{dc,0} = \frac{\Delta E_{0}}{U_{dc} \Delta U_{dc}} = 584 \mu$F. \hspace{1cm} (12)

As expected from the discussion of Fig. 5(a), the total capacitance can be minimized by up to 30% for $C_{FC} \approx 50$ $\mu$F, whereas a further increase in $C_{FC}$ causes an increase in the overall required capacitance $C_{FC} + C_{dc}$.
FIGURE 5. Simulated impact of the FC capacitance value $C_{FC}$ for a set of average FC voltages $\bar{u}_{FC}$ for $U_{dc} = 400$ V, $U_{ac} = 230$ V rms, $f_{ac} = 50$ Hz and $P_{dc} = 2.2$ kW: (a) energy buffered by the dc-link capacitor $\Delta E_{C_{dc}}$, (normalized by the input power pulsation $\Delta E_{0} = 7$ J), (b) total system capacitance $C_{FC} + C_{dc}$ required to maintain a constant peak-to-peak dc-link voltage variation $\Delta U_{dc} = 30$ V (normalized by $C_{dc} = 584 \ \mu$F), (c) maximum semiconductor blocking voltage $u_{T,\text{max}}$ (normalized by the dc-link voltage $U_{dc}$), (d) RMS inductor current $I_{L}$ (normalized by the current stress for standard 3 L FC operation $I_{L,0} = 9.4 \ \text{A}_{\text{rms}}$).

Then, Fig. 5(c) presents the maximum semiconductor blocking voltage within one mains period and the selected $u_{T,\text{max}} = \frac{U_{dc}}{2}$ implies that switches with blocking voltage equal to $\approx U_{dc}$ are required for $C_{FC} \leq 50 \ \mu$F (i.e., an increase by a factor of two compared to standard 3L FC operation). It is important to highlight that the increased blocking voltage can be accommodated by elevated high-frequency emissions by up to a factor of two which, however, corresponds to an increased line-side filtering demand of only 6 dB.

Note that the blocking voltage requirement could be eased with $\bar{u}_{FC} = \frac{U_{dc}}{2} = 200$ V and a large $C_{FC}$, which, however, would diminish the overall capacitance savings (see Fig. 5(b)), such that similar to [11] semiconductors with full dc-link voltage blocking capability are the only reasonable choice.

Last, Fig. 5(d) presents the RMS inductor current stresses $I_{L}$ normalized to the current stress for standard 3 L FC operation $I_{L,0} = 9.4 \ \text{A}_{\text{rms}}$, which change by less than 15% across the considered ranges of FC capacitance value $C_{FC}$ and the average voltage $\bar{u}_{FC}$. Note that the semiconductor RMS current stresses also change by less than 15% throughout the considered converter specifications and hence not further detailed here.

It is worth highlighting that for converter specifications with an increased average power $P_{dc}$ (or decreasing mains frequency $f_{ac}$) the results of Fig. 5 remain valid if the x-axis (i.e., the FC value $C_{FC}$) is scaled linearly with $P_{dc}$ and/or the inverse of $f_{ac}$. Further, when aiming at a straightforward FC PPB component sizing, the global average voltage $\bar{u}_{FC}$ and the binary voltage swing $u^{\star}_{FC}$ are selected as high as tolerable from the employed semiconductors in order to maximize the buffering capability. Then, starting from a low FC capacitance value $C_{FC}$, the value of $C_{FC}$ is iteratively increased until the decrease in $\Delta E_{C_{dc}}$ (see Fig. 5(a)) begins to saturate.

V. EXPERIMENTAL VERIFICATION

Fig. 6 depicts the 3L FC converter prototype (and the main power component values) from [17] rectifying a grid voltage of $U_{ac} = 230$ V rms to a dc-link voltage $U_{dc} = 400$ V. Employing Gallium Nitride (GaN) semiconductors with a blocking voltage of 600 V (IGOT60R070D1) capable of switching the full dc-link voltage, the FC voltage can be allowed to vary in a range $u_{FC} \in [0, U_{dc}]$.

Fig. 7(a.i), presents the main converter waveforms of the FC rectifier shown in Fig. 6 and $P_{dc} = 2.2$ kW in conventional 3L operation with $u_{T,\text{max}} = \frac{U_{dc}}{2} = 200$ V, where a peak-to-peak dc-link voltage variation $\Delta U_{dc} = 29.6$ V can be observed.

FIGURE 6. Employed 3L FC converter prototype (details on the system design can be found in [17] and component designators refer to Fig. 1). The system is connected to an external full-bridge diode rectifier (not shown).
FIGURE 7. Experimental 3L FC PFC rectifier waveforms with a grid voltage $U_{ac} = 230 \text{ V}_{\text{rms}}$ and frequency $f_{ac} = 50 \text{ Hz}$, a dc-link voltage $U_{dc} = 400 \text{ V}$ and $P_{dc} = 2.2 \text{ kW}$ for (a) standard and (b) active ac-dc-stage-integrated FC PPB operation (see Fig. 4(e)): (a.ii)/(b.ii) are oscilloscope screenshots and (a.ii)/(b.ii) show the experimental duty cycle waveforms exported from the controller. The FC reference voltage $u_{\text{FC}}^* = \{10 \text{ V}, 390 \text{ V}\}$ was also exported from the controller and added on top of (b.i) to highlight the FC charging and discharging intervals.

Fig. 7(a.ii) further details the duty cycles exported from the control board, where conventional operation is characterized by $d_{\text{corr}} = 0$ and $d_1 = d_2 = d$. Operation with the proposed integrated FC PPB is outlined in Fig. 7(b.i), where the FC voltage $u_{\text{FC}}$ varies in a wide range with twice the mains frequency and at the same time a sinusoidal grid current $i_{ac}$ is maintained. Note that due to the fluctuating FC voltage the switching-frequency $f_{sw}$ component of $u_{sw}$ does no longer cancel out (in contrast to conventional 3L FC operation), such that an increased high-frequency grid current ripple can be observed. Here, the dc-link voltage variation results to $\Delta U_{dc} = 21.3 \text{ V}$ corresponding to a 28% improvement compared to conventional FC operation, which is close to the result of Fig. 4(e). This reduced $\Delta U_{dc}$ is especially beneficial as the expected lifetime of an electrolytic capacitor depends both on temperature and current stress [2], i.e., is extended by employing the proposed integrated FC PPB operation. Alternatively, the dc-link capacitor could be decreased while maintaining a constant dc-link voltage fluctuation.

In contrast to Fig. 7(a.ii), the duty cycles $d_1$ and $d_2$ in Fig. 7(b.ii) differ substantially. There, the correction $d_{\text{corr}}$ and the compensation duty cycle $d_{\text{comp}}$ (preventing a current controller disturbance by the active FC PPB), and the correction duty cycle limits $d_{\text{corr,max}}$ and $d_{\text{corr,min}}$ (aiming at a valid duty cycle range of $[0.1, 0.95]$) are also highlighted.

As expected, the discharging of the FC slows down in the vicinity of the current zero crossing (see Fig. 7(b)i) for $t \approx 10 \text{ ms}$, which is a result of 1) the low inductor current values and 2) the limited range of admissible correction duty cycle values for $d$ close to zero. Here, a threshold power $P_{\text{th}} \approx 400 \text{ W}$ increases the duration of the discharging intervals and assures that a global average FC voltage $\bar{u}_{\text{FC}} = 250 \text{ V}$ is maintained.

All in all, it can be stated that a 28% dc-link voltage variation $\Delta U_{dc}$ improvement is enabled by the active, ac-dc-stage-integrated FC PPB operation for the topology presented in Fig. 1. Note that this dc-link voltage variation improvement, results in a slight increase of the grid current Total Harmonic Distortion (THD) (considering up to the order 40) from 1.7% in Fig. 7(a.i) to 3.2% in Fig. 7(b.i), which, however, still remains substantially below a typical THD value of 5% of industrial demonstrator systems.

VI. APPLICABILITY OF THE CONCEPT

It is worth highlighting that the ac-dc-stage-integrated FC PPB concept presented here could be also employed to topology variants of the 3L FC converter shown in Fig. 1 and several topology candidates of interest are presented in Fig. 8.

In case bidirectional power flow is required and/or the conduction losses of the front-end diode bridge of the single-phase PFC rectifier circuit of Fig. 1 should be avoided, an unfoldor bridge-leg $T_N/T'_N$ can be employed, resulting in the converter topology depicted in Fig. 8(a). Advantageously, the unfoldor only operates at mains frequency, such that $T_N$ and $T'_N$ can be realized with low-on-state resistance Silicon (Si) Super Junction (SJ) semiconductors.
FIGURE 8. Further applications of the 3L FC bridge-leg with integrated PPB introduced for a single-phase PFC rectifier with a front-end diode bridge in Fig. 1: (a) bidirectional realization with a main-frequency-operated unfolder bridge-leg $\tau_{m}/\tau_{m}$, (b) bidirectional H-bridge realization employing two high-frequency-operated FC bridge-legs, (c) converter topology featuring three-phase and single-phase ac-dc power conversion.

Alternatively, Fig. 8(b) presents an H-bridge realization employing two FC bridge-legs which are both high-frequency switched. Here, an even larger reduction of the dc-link voltage variation compared to the system in Fig. 1/Fig. 8(a) is facilitated, as advantageously 1) twice the energy can be buffered due to the second FC and 2) a duty cycle of $d \approx 0.5$ results in the vicinity of the grid current zero crossing enabling large correction duty cycle values and hence charging/discharging intervals of approximately equal length with additional buffering capability.

Another interesting field of application for the ac-dc-stage-integrated FC PPB concept is a PFC rectifier system capable of operating in a single-phase as well as a three-phase AC grid [18], [19] as highlighted in Fig. 8(c). For safety reasons, this system provides galvanic isolation which is realized with two isolated dc-dc converters. In three-phase operation (Fig. 8(c.i)), the grid input power is constant, and hence no PPB is required and the FC voltages remain constant at half the dc-link voltage. For a boost-type system, a large dc-link voltage is required with $U_{dc} > \sqrt{3}U_{ac}$, where $U_{dc} = 800$ V is a typical voltage level allowing to utilize 600 V GaN power semiconductors, which can be also employed in the two isolated dc-dc converters connected in an Input-Series-Output-Parallel (ISOP) configuration. In single-phase operation (Fig. 8(c.ii)), the input power $P_{ac}$ is pulsating with twice the mains frequency. Since the minimum dc-link voltage criterion is relaxed to $U_{dc} > U_{ac}$, e.g., $U_{dc} = 400$ V can be selected, such that the integrated FC PPB can cycle the FC voltages $u_{FCa}$ and $u_{FCc}$ in a wide range, thereby reducing the minimum required dc-link capacitor value, while the blocking voltage capability of the 600 V GaN semiconductors is respected. Here, the isolated dc-dc converters are advantageously reconfigured to Input-Parallel-Output-Parallel (IPOP), such that the isolated dc output voltage $U_{dc, out}$ remains identical to three-phase operation.

VII. CONCLUSION

Conventional single-phase PFC rectifier systems require large dc-link capacitors to buffer the twice-mains frequency input power pulsation. This paper presents an ac-dc-stage-integrated Flying Capacitor (FC) Power Pulsation Buffer (PPB) for single-phase ac-dc converters employing FC bridge-legs requiring no additional power components. The presented 3L FC control concept is based on the utilization of the redundant switching states and can be integrated into a standard PFC rectifier control structure. The proposed control concept allows to manipulate the FC power flow within certain bounds, thereby enabling a power pulsation and/or a dc-link voltage variation reduction.

Experimental verification with a 2.2 kW prototype presented in this paper revealed a dc-link voltage variation reduction of 28% enabled by the active, ac-dc-stage-integrated FC PPB, which is closely matching the achievable reduction.
found by circuit simulations. With the completed verification of the control concept based upon an existing converter system, in the next step a performance assessment with respect to the limits in power density and efficiency by means of an optimized converter prototype (including a grid-side high-frequency filter) employing the FC PPB concept can be conducted. In closing it is important to highlight that the proposed FC PPB concept can be employed in a wide variety of single-phase ac–dc FC converters.

REFERENCES

[1] Wolfspeed/Cree, “CRD-22AD12 N user guide: 22 kW three phase bi-directional AFE AC/DC converter,” Rev. 0, 2020-12-05, 2020, [Online]. Available: https://www.wolfspeed.com/crd-22ad12/

[2] J. Both, “The modern era of aluminum electrolytic capacitors,” IEEE Elect. Insul. Mag., vol. 31, no. 4, pp. 24–34, Jul/Aug. 2015.

[3] Z. Liao and R. C. N. Pilawa-Podgurski, “Power harmonic elimination technique for using non-linear ceramic capacitors under large voltage swings for single-phase active power decoupling,” in Proc. IEEE Workshop Control Model. Power Electron., 2020, pp. 1–7.

[4] D. Neumayr, D. Bortis, J. W. Kolar, M. Koini, and J. Konrad, “Comprehensive large-signal performance analysis of ceramic capacitors for power pulsation buffers,” in Proc. IEEE Workshop Control Model. Power Electron., 2016, pp. 1–8.

[5] T. Meynard and H. Foch, “Multi-level choppers for high voltage applications,” Eur. Power Electron. J., vol. 2, no. 1, pp. 45–50, 1992.

[6] Y. Lei et al., “A 2-kW single-phase seven-level flying capacitor multilevel inverter with an active energy buffer,” IEEE Trans. Power Electron., vol. 32, no. 11, pp. 8570–8581, Nov. 2017.

[7] H. Watanabe, K. Kusaka, K. Furukawa, K. Orikawa, and J. I. Itoh, “DC to single-phase AC voltage source inverter with power decoupling circuit based on flying capacitor topology for PV system,” in Proc. IEEE Appl. Power Electron. Conf., 2016, pp. 1336–1343.

[8] H. Watanabe, T. Sakuraba, K. Furukawa, K. Kusaka, and J. I. Itoh, “Development of DC to single-phase AC voltage source inverter with active power decoupling based on flying capacitor DC/DC converter,” IEEE Trans. Power Electron., vol. 33, no. 6, pp. 4992–5004, Jun. 2018.

[9] H. Watanabe, K. Kusaka, and J. I. Itoh, “Power decoupling method of DC to single-phase AC converter using flying capacitor DC/DC converter with boundary current mode,” in Proc. IEEE Conf. Power Electron. Appl., 2020, pp. 1–10.

[10] J. A. Cobos, H. Cristbal, D. Serrano, R. Ramos, J. A. Oliver, and P. Alou, “Differential power as a metric to optimize power converters and architectures,” in Proc. IEEE Energy Convers. Congr. Expo., 2017, pp. 2168–2175.

[11] R. Ramos, D. Serrano, P. Alou, J. A. Oliver, and J. A. Cobos, “Control design of a single-phase inverter operating with multiple modulation strategies and variable switching frequency,” IEEE Trans. Power Electron., vol. 36, no. 2, pp. 2407–2419, Feb. 2021.

[12] W. Qi, S. Li, S.-C. Tan, and S. Y. Hui, “A single-phase three-level flying-capacitor PFC rectifier without electrolytic capacitors,” IEEE Trans. Power Electron., vol. 34, no. 7, pp. 6411–6424, Jul. 2019.

[13] W. Qi, S. Li, H. Yuan, S.-C. Tan, and S.-Y. Hui, “High-power-density single-phase three-level flying-capacitor buck PFC rectifier,” IEEE Trans. Power Electron., vol. 34, no. 11, pp. 10833–10844, Nov. 2019.

[14] H. Li, S. Li, W. Xiao, and S. Y. R. Hui, “A modulation method for capacitance reduction in active-clamp flyback-based AC–DC adapters,” IEEE Trans. Power Electron., vol. 37, no. 8, pp. 9455–9467, Aug. 2022.

[15] T. A. Meynard, “Modeling of multilevel converters,” IEEE Trans. Ind. Electron., vol. 44, no. 3, pp. 356–364, Jun. 1997.

[16] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, “Active capacitor voltage balancing in single-phase flying-capacitor multi-level power converters,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 769–778, Feb. 2012.

[17] J. Azurza Anderson, G. Zulauf, P. Papamanolis, S. Hobi, S. M. Miric, and J. W. Kolar, “Three levels are not enough: Scaling laws for multi-level converters in AC/DC applications,” IEEE Trans. Power Electron., vol. 36, no. 4, pp. 3967–3986, Apr. 2021.
JORDI EVERTS received the M.Sc. degree (magna cum laude) in electro-mechanical engineering and the Ph.D. degree in electrical engineering from the University of Leuven, Leuven, Belgium, in 2007 and 2014, respectively. During his Ph.D. studies, he held a fellowship from the Agency for Innovation through Science and Technology in Flanders, Belgium, and was a Visiting Researcher with the Power Electronic Systems Laboratory of the Swiss Federal Institute of Technology, Zurich, Switzerland, supported by a Research Grant from the Fund for Scientific Research (FWO) in Flanders, Belgium. He has filed 25 patents and coauthored more than 35 peer-reviewed scientific papers in international journals and conference proceedings and has co-supervised more than 20 M.Sc. and three Ph.D. students. From 2014 to 2017, he was an Assistant Professor in power electronics with the Electro-Mechanics and Power Electronics (EPE) group of the Eindhoven University of Technology (TU/e), The Netherlands, where he continued with research in the field of advanced power electronic systems and where he is currently a Guest Lecturer. Since 2015 he is a Power Electronics Architect with Prodrive Technologies, The Netherlands, where he is also the global competence owner for power electronics R&D and where he has contributed to multiple advanced power electronic product developments in the application fields of automotive charging, high-precision semiconductor manufacturing, and medical imaging. He was the recipient of multiple Best Paper presentation awards, and the 2013 SEMIKRON Young Professional Award.

DR. JOHANN W. KOLAR (Fellow, IEEE) received the M.Sc. and Ph.D. degrees (summa cum laude) from the University of Technology Vienna, Vienna, Austria, in 1997 and 1999, respectively. Since 1984, he has been an Independent Researcher and International Consultant in close collaboration with the Vienna University of Technology, in the fields of power electronics, industrial electronics and high performance drive systems. He was appointed an Assoc. Professor and Head of the Power Electronic Systems Laboratory with the Swiss Federal Institute of Technology (ETH) Zurich on Feb. 1, 2001, and was promoted to the rank of Full Prof. in 2004. He has proposed numerous novel converter concepts incl. the Vienna Rectifier, the Sparse Matrix Converter and the Swiss Rectifier, has spearheaded the development of x-million rpm motors, and has pioneered fully automated multi-objective power electronics design procedures. He has supervised 82 Ph.D. students to completion, has authored or coauthored more than 1000 journal and conference papers and four book chapters, and has filed more than 200 patents. He has presented more than 30 educational seminars with leading international conferences and was a IEEE PELS Distinguished Lecturer from 2012 to 2016. He was the recipient of 45 IEEE Transactions and Conference Prize Paper awards, the 2014 IEEE Power Electronics Society R. David Middlebrook Achievement Award, the 2016 IEEE PEMC Council Award, the 2016 IEEE William E. Newell Power Electronics Award, the 2021 EPE Outstanding Achievement Award and 2 ETH Zurich Golden Owl Awards for excellence in teaching. He was elected to the U.S. National Academy of Engineering as an international member in 2021. His research interests include ultra-compact/efficient WBG converter systems, ANN-based design procedures, solid-state transformers, ultra-high speed drives, bearingless motors, and life cycle analysis of power electronics converter systems.