Efficient Field Programmable Gate Array Implementation for Moving Object Segmentation using BMFCM

Siva Nagi Reddy Kalli\textsuperscript{1} and Bhanu Murthy Bhaskara\textsuperscript{2}

\textsuperscript{1}Department of Electronics and Communication Engineering, Sridevi Women’s Engineering College, JNTU Hyderabad – 500075, Telangana, India sivanagireddykalli@gmail.com
\textsuperscript{2}Department of Computer and Information Science, Majmaah University, Kingdom of Saudi Arabia, Saudi; bhanu.b@gmail.com

Keywords: Back Ground Modelling, FCM, FPGA, Precision, TSMC

Abstract

Objective: In Real time video analysis as storing, retrieving the video data and video segmentation are major issues. This paper presents the motion object video Segmentation process implementation on Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuits (ASIC). Methods/Statistical analysis: The statistical background models like Gaussian Mixture Model (GMM) and Iterative Conditional Mode (ICM) were introduced with robust feature in multi model schemes. Due to computational complexity and less accuracy of identified object, such algorithm fails to implement in real time concern. For this purpose, the simulation was conducted to generate the accurate values using the combo of Background Modelling with Fuzzy-C-Means (BMFCM). The background model is used to find the stationary and non-stationary pixel in the video frames and FCM is used to boost the accuracy of clustering under noise. Findings: The proposed BMFCM algorithm examines through different videos were considered and corresponding metrics values of Precision, Recall, F-Measure, etc. was derived, those values are enhanced 3% over the existing statistical methods. After the simulation, the architecture was designed for BMFCM and implemented on Xilinx Vivado FPGA’s devices using ISE tool fitting and ASIC using Cadence tool (TMSC 180nm technology). Application/ Improvement: The performance of the algorithm shows significant evidence for enhance the accuracy of segmentation process and implementation results shows that the complexity of architecture decreased in both FPGA and ASIC. So that BMFCM architecture is used to real time applications efficiently.

Keywords: Back Ground Modelling, FCM, FPGA, Precision, TSMC

1. Introduction

Moving object detection is basic steps in automated video analysis tasks. To expand the support content and coding efficiency, the MPEG video file must be decomposed of frame. In video processing, background and foreground separation is an important technique. From the video sequence, passage the foreground object is a main objective of this technique. In video technology to process the segmentation, tracking, and facilitate recognition is used for the safety purpose. Separating the foreground from a background frame is a main approach in background subtraction. This background subtraction consists of four steps such as pre-processing, background modeling, foreground detection, and post-processing. The first step is the sub-sampling and smoothing filters to eliminate the frame noise to achieve fast processing. The second one is most important for any background subtraction algorithm, which performs to form a visual scene. Depending upon the scene complexity, the background model can be advanced statistical model or single reference frame. In the third step, each and every video

\*Author for correspondence
frame can be compared with background model, which extracts the foreground from the background. Finally, frame de-noising technique and blob analysis are applied to mapping the foreground object. While processing the video segmentation, huge problems can be occurred, such as dynamic backgrounds, illumination change, camera shaking, etc. The video background is not in static condition in dynamic backgrounds. For example, consider trees swaying, water flow these are the dynamic backgrounds and it can be varied certain time period. That gives more background layers, which deliver multi model background technique. So that more environmental factors are disturbing the background layer to produce quasi periodic motion. The separation of foreground from the background is very crucial. For considering the illumination change, the object shadow can change depends on different lighting condition. In general the segmentation mechanism is feasible in normal lighting circumstances. But, it is very tough to separate the foreground in dim light condition. Traditional background adaptive model and rapid technique can't able to handle effectively in both global and local illumination change. In camera shaking, the person operates a handheld camera, which causes lots of possibilities to shake the video process. The segmentation in very hard even the little variations in camera angle and pixel level, which produce more number of false positive results.

In Robust Principal Component Analysis (RPCA) algorithm gives the practical and reasonable solution for long upright problem of recovering sparse parts and low rank parts, which made in the sum of two components. The advancement method of RPCA is called the Principal Component Pursuit (PCP). This PCP leads to provide impressive results in background modeling, face alignment and foreground detection. While extracting the foreground, some of the frame data can be loss in PCP technique. Another popular approach is the Markov Random Fields (MRF), it performs background model and subtracting the motion based information and region level information. This method mainly depends on the motion estimation algorithm. In the foreground detection, many models proposed such as code book construction, kernel based density estimation, feedback loops model, etc. These models have low characteristics such as gradients, colour component, poor estimation, Local Binary Similarity Pattern (LBSP), matrix descriptor, Local Binary Pattern (LBP) histogram. To resolve such kinds of difficulties, a new method is introduced in with Iterated Conditional Mode (ICM) technique. But the ICM method can't able to neglect the shadow frame of the foreground entity.

The automated video monitoring systems are used in the research community. They are essential to industries such as communication, entertainment and surveillance. For all these real time applications video object segmentation is very basic step and implementation on FPGA is next step. To produce efficient architectures, many authors proposed many techniques so far, still there is a scope to improve the performance of the architecture in the form hardware cost. A few methods and architectures discussed in literature in this paper. In real time video processing applications based segmentation techniques, there are so many methods proposed in recent years. New presented co-design architecture is presented in which is adequately used for video surveillance system. In this design by embedding of both Custom and parallel processing modules was used to enhance the throughput of the system, in which due to data techniques with integration of an on-chip buffering arrangement reduces the computational cost and resource utilization. To establish the real-time processing implementations capabilities proposed in was introduced a new architecture circuit design, which produced outstanding performance. The test outcome showed that accuracy error came up just about 0.1–0.4% compared to the other FPGA based HW/SW co-design. A smart camera based real time tracking algorithm architecture implemented on FPGA with visual feedback was proposed in, which enabled an automatic control of the position of the camera. To achieve foreground segmentation in complex background model real-time, a robust architecture was introduced in. The presented system produced outstanding results by utilizing the CIE Lab colour videos. For Extracting background with a capable of delivering low degradation and low surroundings proposed an embedded architecture based on FPGA. Additionally, the original model was extended with the aim to identify shadows and enhanced performance of the segmentation of the moving objects and it utilizes hardware resources is about bellow 65% when it was implemented on XC3SD3400 Spartan-3A FPGA. In proposed an Architecture for GMM and implemented on FPGA and ASIC for Real-Time Segmentation, which analyzed the resources consumption on Vertex 4,5 and 6 Xilinx FPGA , and gives outstanding performance with existing state of art. Due to the use of pipeline concept,
the cell area increased in this method i.e. the drawback of the system.

To achieve real-time video constraints such as accuracy of motion object and enhance hardware efficiency of algorithm, a new hybrid video object segmentation algorithm and hardware implementation is performed using Xilinx system generator.

2. Materials and Methods

The presented Video moving object segmentation algorithm includes both backgrounds modelling with FCM (Fuzzy C-Means), which reduces the maximum amount of shadow frame from the object and it concentrate on increasing the accuracy of segmentation results over the existing state of art methods. In this method the largest module divided into small data object, which represents the center of the each pattern, so which also called an interactive unsupervised clustering algorithm. To decrease the functional objective, the clustering process can be accomplished and reduce the quantity of the connection of the data object. In this proposed system, the moving object detection under the static camera arrangement a framework found, to lower the difficulties of the background modeling. Normally the video sequence shows that moving background, such as changing illumination, moving curtain, rippling water and etc. To resolve such kind of problem, in proposed method used two stages. The initial stage gives an appropriate background model monitored by an updating scheme. In the second stage, based on identical property the region level dispensation has been done and each and every pixel can be affected independently in a frame.

For address all the issue of hardware architecture and observe long term effects from parameter settings as well as fixed point quantization simulation can be performed with the help of FPGA platform. By using a Xilinx FPGA reconfigurable device the moving object architecture can be implemented. The utilization of FPGA, simulation and development time can be reduced. The same architecture also implemented and verified the parameters in the form of power, area and delay in ASIC with TSMC 180 nm technology.

2.1 Hardware Architecture for Moving Object Segmentation

The Architecture of moving object segmentation shown in figure.1 contains 1) two stationary pixel extraction circuits, such as stationary pixels via frame difference model \( G_t^{fd} \) and stationary pixels via background subtraction method \( G_t^{bg} \). 2) Shift and add circuit is used to get the average generated stationary pixel generate output \( G_t^{reg} \). 3) Back ground updated circuit is used to perform the ground truth 4) Absolute difference circuit provides initial motion field 5) FCM provides final motion object foreground object.

![Figure. 1 Hard ware Architecture for Moving Object Segmentation](image)

To perform the update background process \( G_t \) averaging pixel and some parameters like \( \delta, \gamma, \sigma \) and \( \varphi \) are used in this method. Previous frame \( G_{t-1} \) modernize the background through register bank. The absolute difference between the current frame \( F_t \) and updated background frame \( G_t \) generates initial motion field.

2.2 Background model generation

2.2.1 Frame Difference

The initial frame and reference background denoted as \( F_0 \) and \( G_{ref} \) respectively, which contains no foreground object. In this model the static pixels and non static pixel are isolated from the reference background frame and the frame difference.
The hardware architecture of stationary pixel from the frame difference method was shown in Figure 2; this action can be done by using of threshold value comparison with frame difference. The set of stationary file is selected by using the difference between the current frame $F_t(u,v)$ and previous frame $F_{t-1}(u,v)$. The reference background frame $G_{reg}^{ref}(u,v)$ follows:

$$G_{reg}^{ref}(u,v) = \begin{cases} G_{ref}^{ref}(u,v), & \text{if } |F_t(u,v) - F_{t-1}(u,v)| < \tau_1 \\ G_{ref}^{ref}(u,v) \ast \text{sgn}(F_t(u,v) - F_{t-1}(u,v)), & \text{otherwise} \end{cases}$$ (1)

Here, $G_{i}^{sd}$ mentioned as stationary pixels via frame difference model and $\tau_1$ cited as threshold value.

Figure 2 Stationary pixels through frame difference method

The MUX in Figure 2 helps to select the $G_{i}^{sd}$ from $G_{ref}^{ref}$ of background frame with respect to the threshold value.

2.2.2 Background Subtraction

The function Signum is defined as

$$\text{sgn}(i) = \begin{cases} 1, & \text{if } v > 0 \\ 0, & \text{if } v = 0 \\ -1, & \text{if } v < 0 \end{cases}$$ (2)

In the above (2) “$i$” is input value.

The current input frame $F_t(u,v)$ subtracts from reference background frame $G_{reg}^{ref}(u,v)$ used to investigate the stationary pixels.

$$G_{i}^{bg}(u,v) = \begin{cases} G_{ref}^{ref}(u,v), & \text{if } |F_t(u,v) - G_{ref}^{ref}(u,v)| > \tau_2 \\ G_{ref}(u,v), & \text{otherwise} \end{cases}$$ (3)

Here $G_{i}^{bg}(u,v)$ is the stationary pixel, which is measured by the background subtraction method and $\tau_2$ respectively.

The Figure 3 shows the hardware design for Background Subtraction, which provides the second stationary pixel by using multiplexer (MUX) and comparator.

**Figure 3** Stationary pixels through background subtraction method

2.2.3 Mean stationary pixels

The Figure 4 provides average of foreground stationary pixel from the frame difference method $[G_{i}^{sd}(u,v)] G_{t}^{fd}$ and background stationary pixel from the background subtraction method $[G_{i}^{bg}(u,v)]$ given as:

$$G_{i}^{reg}(u,v) = \frac{G_{i}^{sd}(u,v) + G_{i}^{bg}(u,v)}{2}$$ (4)

Figure 4. Averaging stationary pixels

Initial variance mentioned as:

$$\sigma_i^2(u,v) = \text{var}(F_t(u,v))$$ (5)

From equation (5) $\sigma_i^2(u,v)$ $\sigma_i^2$ is called as initial variance.

By using initial variance the current change in spatial variance with respect to time is estimated given us:
\[ \sigma^2_d(u,v) = \]
\[ \sigma^2_j(u,v) + \text{sgn}(\text{var}(F_j(u,v)) - \sigma^2_j(u,v)) \] (6)

Here \( \sigma^2_d(u,v) \) is the current spatial variance.

In order to get the moving object, the essential pixels have to be deviate from the background frame. The essential pixels can measure by using categorization of the non-static pixel and static pixel from background pixels. The non-static pixels derive from local motion like rippling of water, waving of trees in the background image. The initial motion field is the difference between background frame and current frame. Normally, initial motion contains zero intensity to the matched pixel and essential magnitude of foreground intensity pixels.

Due to similarity of background and foreground pixel, the false negative pixels and holes can be formed in the moving objects. To remove such kind of problems by exact selection learning rate \( \gamma \) and update the background pixel frame. The current background frame can estimate by (7).

\[
G_m(u,v) = \begin{cases} 
\gamma G_{t-1}(u,v) + (1-\gamma)(F_i(u,v) - G_{t-1}(u,v)), & \text{if } 0 < |F_i(u,v) - G_{t-1}(u,v)| < 1 \\
\delta G_{t-1}(u,v) + (1-\delta)(\sigma^2_d(u,v) - \sigma^2_j(u,v)), & \text{else if } |F_i(u,v) - G_{t-1}(u,v)| < \varphi \sigma_d \\
G_{t-1}(u,v) + \text{sgn}(F_i(u,v) - G_{t-1}(u,v)), & \text{and } 1 < |F_i(u,v) - G^\text{ref}(u,v)| < \tau_j \\
G_{t-1}(u,v), & \text{else}
\end{cases}
\] (7)

In the above equation, initial reference frame or previous background and current updated background mentioned as \( G_{t-1}(u,v) \) and \( G_t(u,v) \) respectively. \( \sigma_d \) and \( \sigma_j \) represent as current standard deviation of current frame and initial standard deviation of the reference background frame. \( \tau_j \) is threshold value, which is user defined value. \( \delta, \gamma, \text{and} \varphi \), \( \delta, \gamma \) and \( \varphi \) Values are ranging from 0.8 to 0.99, 0.999 for all videos, and 1 to 3. The current updated background pixel hardware architecture shown in Figure.5.

To update the background pixel model, the current frame integrates with different frame by using a recursive filter, which provides the difference between the background and foreground pixel intensity level. Due to the local motion in the background, the variance of the pixel change causes the spurious detection. By using learning rate \( \gamma \), enhance the initial spatial variance and current pixels to avoid erroneous detection. As a result it produces the false positive pixels.

\[ M_i(u,v) = F_i(u,v) - G_i(u,v) \] (8)

In this method the initial motion field is the absolute difference is shown in Figure. 6, which is the difference between the current background and the first frame mentioned as follows as:

\[ M_i(u,v) = F_i(u,v) - G_i(u,v) \] (8)

Figure. 5 Updated backgrounds Estimation Circuit

Figure. 6 Initial Motion Field Estimation circuit

2.3 Foreground Labelling by Fuzzy-C-Means and Morphology

To locate the shape of the appropriate object is mainly performed in higher level application. In this paper to scale down the spurious blobs and noises in object recognition the FCM algorithm will provides finest outcome. FCM is an improved version of the hard k-means algorithm and
in addition to estimate the foreground pixel effectively. Depending on the data point similarities, the class member is assigned to the data point. Normally, two types of scene changes are used in this method such as gradual change and abrupt change. The process of difference in the frame properties between two consecutive frames causes the camera change or abrupt change. Due to that over a period of frames, continuous detection is very difficult to sense the channel change. The major part of these two channel change application to slice the dynamic and static object in the environment. By using FCM, it is very tranquil to catch the channel change object in each and every frame. In this technique, depending on the centroid of the cluster each pixel frame has confident membership degree. To show particular cluster centroid and the stamina of the pixels, the membership degree is used. Every Frame of pixel is detached into a collection of Fuzzy cluster centroid with the help of reduce the weighted summation of squared error objective function (WSSOF). Finally component labeling through morphology techniques, rather than frames dilution & erosion, the frame closing method is used. By using the frame closing, if any holes present in the object, that hole can be fulfilled that causes proper segmentation and accurate results.

Final updated Membership Matrix is \( M = [M_{i,j}] \) given as:

\[
M_{ij} = \frac{1}{\sum_{k=1}^{K} \left( \frac{d_{ij}^{2/(m-1)}}{d_{ij}} \right)} \quad (9)
\]

It should be noted that if \( d_{ij} = 0 \) then \( S_{ij} = 1 \) and set others membership degrees of this pixel to 0 and \( 1 \leq j \leq K \) & \( 1 \leq i \leq N \).

The background modelling with FCM in dynamic texture scenes for 2 clusters as follows:

\[
G_{ij}(u,v) = \begin{cases} 
1, & \text{if } M_{ij}(u,v) > M_{ij}(u,v) \\
0, & \text{if } M_{ij}(u,v) < M_{ij}(u,v) 
\end{cases} \quad (10)
\]

2.4 Morphology Operations

The opening, closing and filling operation is performed on the foreground mask as follows:

\[
g(u,v) = (G(u,v) \Theta SE) \ominus SE \quad (11)
\]

\[
f(u,v) = (g(u,v) \oplus SE) \Theta SE \quad (12)
\]

\[
h(u,v) = (f(u,v) \ominus SE) \cap hole \quad (13)
\]

3. Performance Analysis

The presented algorithm can be analyzed by using two standard videos with standard performance metrics. To find out specificity analysis with respect to the ground truth image depend on True-positive (tp) pixels, True-negative pixels (tn), False-positive pixels (fp), and False-negative pixels (fn). True-positive pixels (tp) are the correctly detected pixels by the algorithm of the moving object. The sensitivity values of the proposed algorithm can find out by the following parameters.

The relevant pixels of the detected object can be found out by using recall formula it is given below:

\[
R = \frac{tp}{tp + tn} \quad (14)
\]

Irrelevant pixels can be determined by using precision, the formula for precision is given below:

\[
P = \frac{tp}{tp + fp} \quad (15)
\]

Similarity:

\[
S = \frac{tp}{tp + fp + fn} \quad (16)
\]

False Measure:

\[
FM = \frac{2 \cdot R \cdot P}{R + P} \quad (17)
\]

Percentage of correct classification (PCC):

\[
PCC = \frac{tp + tn}{tp + tn + fp + fn} \quad (18)
\]

True positive rate and True negative Rate:

\[
TPR = \frac{tp}{tp + fn} \quad (19)
\]

\[
FPR = \frac{fp}{fp + tn} \quad (20)
\]

The motion objects segmentation for the proposed and statistical methods shown in Figure 7. In which the first column is the sample frame and second column is the ground truth frames for the both car and hall videos of 47th and 150th frames. The 3rd column is motion segmentation for the baseline method of GMM algorithm.
and 4th column shows that the Block Mean Square Error algorithm (BMSE). Comparing the 3rd and 4th column of image clarity, the BMSE will provide precisely. The 5th column shows the output motion segmentation of ICM method. Finally the 6th column output shows the proposed algorithm output. Comparing all the existing with proposed, the proposed method output gives clear object information without noise. For all of the above images are numerically shown in Table 1.

The efficiency of presented algorithm shows in terms of Recall, Similarity and F-Measure. Table 1 provides efficiency values of all algorithms metrics for the given videos. Let us consider the value of Recall metric provides 92%, 94.8% for car and hall videos, where as the existing method ICM provides the 88.8%, 92.5% for car and hall videos. i.e. our method provides relevant pixel raises almost 3%, for both the videos. In terms Similarity our method provides 51.9%, 41.9% for Car & Hall video and for ICM method 47%, and 43.5% for both videos. The metric F-Measure of proposed method 68.8%, 59% for car and hall videos, 64% and 60% for ICM of car and Hall videos. So that the accuracy of segmentation increased

| Video's       | Sample frame | Ground Truth | Motion Object Segmentation |
|---------------|--------------|--------------|---------------------------|
|               |              |              | GMM [1]       | BMSE | ICM [10] | Proposed |
| Car Traffic   |              |              |               |      |          |          |
| Closed Hall   |              |              |               |      |          |          |

Figure 7. Motion mask generated by the proposed method and other baseline methods.

Table 1. Performance metrics evaluation of proposed method with existing state of art for different videos

| Sequences     | Evaluation | GMM [1] | BMSE | ICM [10] | Proposed Method |
|---------------|------------|---------|------|----------|-----------------|
| Car Traffic   | Recall     | 0.9039  | 0.88778 | 0.88852  | 0.91986         |
|               | Precision  | 0.5316  | 0.46113 | 0.50187  | 0.54296         |
|               | Similarity | 0.5023  | 0.43428 | 0.47066  | 0.51924         |
|               | FM         | 0.6684  | 0.60498 | 0.63954  | 0.68172         |
|               | PCC        | 0.9773  | 0.97073 | 0.97476  | 0.97866         |
|               | TRP        | 0.9039  | 0.88778 | 0.88852  | 0.91986         |
|               | FRP        | 0.8892  | 0.89821 | 0.88336  | 0.90819         |
| Hall          | Recall     | 0.5384  | 0.79985 | 0.92509  | 0.94863         |
|               | Precision  | 0.6356  | 0.52382 | 0.45449  | 0.43032         |
|               | Similarity | 0.4155  | 0.42709 | 0.43577  | 0.41947         |
|               | FM         | 0.5744  | 0.59544 | 0.6028   | 0.58798         |
|               | PCC        | 0.9752  | 0.9654  | 0.95967  | 0.95679         |
|               | TRP        | 0.5384  | 0.79985 | 0.92509  | 0.94862         |
|               | FRP        | 0.4046  | 0.75068 | 0.92795  | 0.9568          |
nearly by 3%. From the table discussion the metrics values the motion object of the presented algorithm achieves maximum value compared with GMM, BMSE and ICM for car traffic and Hall videos.

The presented background modelling with FCM is synthesized and implemented on Virtex 6 (xc6vfx20), Virtex 5 (xc5vlx50), and Virtex 4 (xc4vlx75t), Xilinx (VIVADO) FPGA devices. By using ISE tool Fitting and Place Route have been carried out and to perform the circuit simulation Model-Sim has been used. In general for better performance, the cost of the FPGA should be less and it can be measured by using number of slices in the FPGA. Similarly, frequency also important parameters while designing the FPGA. The Table 2 provides the results of the proposed hybrid background modelling circuit, implemented without pipeline levels, on the identical target FPGA compared to BMSE, ICM and GMM method, enhance the processing effectiveness (+50%), reduces the area utilization (~50%). The proposed motion segmentation circuit runs at frequency of 272 MHz on Virtex 5 xc5vlx50 using 162 of the 28800 available Look Up Tables (LUT) and 57 of the 7200 available slices. If present motion segmentation circuit implemented on Virtex 6 xc6vlx75t utilizes with lower resource 114 compared to 261, 1860 of BMSE & ICM circuit out of 46560 i.e. it reduces 43% reduction of the number of LUT compared to BMSE circuit and 5% reduction of LUT compared with ICM circuit. From all of the above it is very clear that the proposed architecture achieved less chip area with fewer slices used at high frequency. So that use of presented circuit design implemented on different FPGA devices using Xilinx provides promising results.

The design of moving object segmentation background modelling with FCM circuit has also implemented in TSMC 180nm standard cell CMOS technology. The ASIC implementations have been accomplished by using Cadence Encounter RTL Compiler. The designs have been simulated with NCSim and the Toggle Count File (.tcl) has been generated in order to obtain an accurate estimation of the power dissipation. The Table 3 will provide cadence results of Application Specific Integrated Circuit (ASIC), the cell area/chip area reduced by 88% with ICM and 48% of area reduced with BMSE. The required power for proposed algorithm implementation compared with BMSE method reduced by 25 % and 82% with ICM method. In same way by considering delay, our method will provide promising results that it reduced by 53% with BMSE and 82% with ICM method.

| Target FPGA   | Circuit     | Pipe line levels | LUT    | Flip flop | Slice | DSP-MULT | BRAM | Frequency (MHz) | HD Fps |
|---------------|-------------|------------------|--------|-----------|-------|----------|------|----------------|--------|
| Virtex xc4vfx12 | Proposed   | 0                | 192/10,944 | 77/10,944 | 108/5,472 | 0/32 | 16 | 243.891 | 30 |
|                | BMSE       | 0                | 1,850/10,944 | 38/10,944 | 1,009/5,472 | 9/32 | 0 | 111.101 | 30 |
|                | ICM        | -                | 1865/10,944 | 76/10,944 | 960/5,472 | 27/32 | 0 | 10.238 | 30 |
| Virtex xc5vlx50 | Proposed   | 0                | 162/28800 | 77/28800 | 57/7200 | 0/48 | 0 | 272.298 | 30 |
|                | BMSE       | 0                | 317/28800 | 148/28800 | 132/7200 | 9/48 | 2 | 308.166 | 30 |
|                | ICM        | 0                | 1240/28800 | 72/28800 | 355/7200 | 35/48 | 0 | 9.279 | 30 |
|                | GMM[16]    | 1                | 724/28800 | 223/28800 | 323/7200 | 3/48 | 0 | 130.9 | 63 |
| Virtex xc6vlx75t | Proposed  | 0                | 114/46,560 | 71/93120 | 41/11640 | 3/288 | 0 | 131.376 | 30 |
|                | BMSE       | 0                | 261/46,560 | 140/93120 | 111/11640 | 9/288 | 2 | 282.135 | 30 |
|                | ICM        | 0                | 1,860/46560 | 74/93120 | 540/11640 | 35/288 | 0 | 101.965 | 30 |
|                | GMM[16]    | 1                | 788/46560 | 363/93120 | 349/11640 | 3/288 | 0 | 189.3 | 91 |

### Table 2. FPGA implementation performance for proposed architecture with previous methods

| Target FPGA   | Circuit     | Pipe line levels | LUT    | Flip flop | Slice | DSP-MULT | BRAM | Frequency (MHz) | HD Fps |
|---------------|-------------|------------------|--------|-----------|-------|----------|------|----------------|--------|
| Virtex xc4vfx12 | Proposed   | 0                | 192/10,944 | 77/10,944 | 108/5,472 | 0/32 | 16 | 243.891 | 30 |
|                | BMSE       | 0                | 1,850/10,944 | 38/10,944 | 1,009/5,472 | 9/32 | 0 | 111.101 | 30 |
|                | ICM        | -                | 1865/10,944 | 76/10,944 | 960/5,472 | 27/32 | 0 | 10.238 | 30 |
| Virtex xc5vlx50 | Proposed   | 0                | 162/28800 | 77/28800 | 57/7200 | 0/48 | 0 | 272.298 | 30 |
|                | BMSE       | 0                | 317/28800 | 148/28800 | 132/7200 | 9/48 | 2 | 308.166 | 30 |
|                | ICM        | 0                | 1240/28800 | 72/28800 | 355/7200 | 35/48 | 0 | 9.279 | 30 |
|                | GMM[16]    | 1                | 724/28800 | 223/28800 | 323/7200 | 3/48 | 0 | 130.9 | 63 |
| Virtex xc6vlx75t | Proposed  | 0                | 114/46,560 | 71/93120 | 41/11640 | 3/288 | 0 | 131.376 | 30 |
|                | BMSE       | 0                | 261/46,560 | 140/93120 | 111/11640 | 9/288 | 2 | 282.135 | 30 |
|                | ICM        | 0                | 1,860/46560 | 74/93120 | 540/11640 | 35/288 | 0 | 101.965 | 30 |
|                | GMM[16]    | 1                | 788/46560 | 363/93120 | 349/11640 | 3/288 | 0 | 189.3 | 91 |

The design of moving object segmentation background modelling with FCM circuit has also implemented in TSMC 180nm standard cell CMOS technology. The ASIC implementations have been accomplished by using Cadence Encounter RTL Compiler. The designs have been simulated with NCSim and the Toggle Count File (.tcl) has been generated in order to obtain an accurate estimation of the power dissipation. The Table 3 will provide cadence results of Application Specific Integrated Circuit (ASIC), the cell area/chip area reduced by 88% with ICM and 48% of area reduced with BMSE. The required power for proposed algorithm implementation compared with BMSE method reduced by 25% and 82% with ICM method. In same way by considering delay, our method will provide promising results that it reduced by 53% with BMSE and 82% with ICM method.

| Method        | Cell area (um²) | Power (nw) | Delay (ps) |
|---------------|-----------------|------------|------------|
| Proposed      | 587091.04       | 1391       | 6659       |
| Block MSE     | 1115693         | 1847.42    | 14261      |
| ICM           | 4920659.48      | 7439.53    | 102822.40  |

### Table 3. ASIC(TSMC 180nm technology design) parameters comparisons of proposed architecture with existing state art

#### 4. Conclusion and Future Scope

In this work, the proposed modified algorithm investigated exact and low noisy value of hybrid motion segmentation model. Considering two different videos the performance metrics are estimated. The result shows
that the presented algorithm affected by the false negative pixels, that lower the values of metrics as F-measure, Recall and precision. By considering the algorithm implementation on FPGA, the architecture takes the advantage of decreasing logic resources as Flip-Flops, Slices and LUT over the base line structures raised by the previous researchers. The main disadvantages of the algorithm is that the using of type-2 FCM the computational time increased so that the implementation time also increases and this algorithm restricted HD videos to get accurate values. These complications are appropriate to researcher’s wishes to modify the algorithm architectures.

5. Acknowledgment

The Author would like to thank to my supervisor Dr. Bhanu Murthy Bhaskara, friends Mr. Deepesh and Mr. Koteswararo, Dr. L. Rangaiah and my wife Pavanikalli for their valuable supporting to complete research work.

6. References

1. Hongtu J, Ardo H, Owall V. Hardware accelerator design for video segmentation with multi-modal background modelling. Institute of Electrical and Electronics Engineers (IEEE) International Symposium on Circuits and Systems. 2005; 15(1):11–9.
2. Tomasz K, Komorkiewicz M, Gorgon M. Real-time moving object detection for video surveillance system in FPGA. Design and Architectures for Signal and Image Processing (DASIP). 2011; 21(1):1–14.
3. Kristensen F, Hedberg H, Jiang H, Nilsson P, Owall V. An embedded real-time surveillance system: implementation and evaluation. Journal of Signal Processing Systems. 2008; 52(1):75–94.
4. Munir S, Deng JD, Woodford BJ. A Self-Adaptive Code Book (SACB) model for real-time background subtraction. Image and Vision Computing. 2015; 38(12):52–64.
5. Sebastian W. A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization. Journal of Systems Architecture. 2005; 51(6):350–67.
6. Rahman MJ, Wang X, Wu HC, Park SI, Kim HM. An improved PCP signalling detector with reduced implementation complexity. Institute of Electrical and Electronics Engineers (IEEE) 20th International Symposium on Personal, Indoor and Mobile Radio Communications. 2009; 12(1):137–41.
7. Matsuzaka K, Tanaka H, Ohkubo S, Morie T. VLSI implementation of coupled MRF model using pulse-coupled phase oscillators. Electronics Letters. 2015; 51(1):46–8.
8. St-Charles PL, Bilodeau GA. Improving background subtraction using local binary similarity patterns. Institute of Electrical and Electronics Engineers (IEEE) Winter Conference on Applications of Computer Vision. 2014; 42(8):61–8.
9. Yangjie Z, Cao W, Wang L. Implementation of high performance hardware architecture of face recognition algorithm based on local binary pattern on FPGA. Institute of Electrical and Electronics Engineers (IEEE) 11th International Conference on ASIC (ASICON). 2015; 41(7):21–5.
10. Bruno, Odemir Martinez, and Luciano da Fontoura Costa., “effective image segmentation with flexible ICM-based Markov Random fields in distributed systems of personal computers”, Real-Time Imaging.vol.6, no. 4, pp. 283-295, 2000.
11. Ngo HT, Ives RW, Rakvic RN, Broussard RP. Real-time video surveillance on an embedded, programmable platform. Microprocessors and Microsystems. 2013; 37(6):562–71.
12. Hsiao PY, Lin SY, Huang SS. An FPGA based human detection system with embedded platform. Microelectronic Engineering. 2015; 9(6):42–6.
13. Zawadzki A, Gorgon M. Automatically controlled pan–tilt smart camera with FPGA based image analysis system dedicated to real-time tracking of a moving object. Journal of Systems Architecture. 2015; 61(10):681–92.
14. Kryjak T, Komorkiewicz M, Gorgon M. Real-time background generation and foreground object segmentation for high-definition colour video stream in FPGA device. Journal of Real-Time Image Processing. 2014; 9(1):61–77.
15. Rodriguez-Gomez R, Fernandez-Sanchez EJ, Diaz J, Ros E. FPGA implementation for real-time background subtraction based on horprasert model. Sensors. 2012; 12(1):585–611.
16. Genovese M, Napol E. ASIC and FPGA implementation of the gaussian mixture model algorithm for real-time segmentation of high definition video. Institute of Electrical and Electronics Engineers (IEEE) Transactions on Very Large Scale Integration (VLSI) Systems. 2014 Mar; 22(3):537–47.