Pseudo-Three-Stage Miller Op-Amp With Enhanced Small-Signal and Large-Signal Performance

Anindita Paul, Member, IEEE, Jaime Ramírez-Angulo, Fellow, IEEE, Antonio J. López-Martín, Senior Member, IEEE, Ramón Gonzalez Carvajal, Senior Member, IEEE, and José Miguel Rocha-Pérez, Member, IEEE

Abstract—A simple technique to implement highly power efficient class AB–AB Miller op-amps is presented in this paper. It uses a composite input stage with resistive local common mode feedback that provides class AB operation to the input stage and essentially enhances the op-amp’s effective transconductance gain, the dc open-loop gain, the gain-bandwidth product, and the slew rate with just moderate increase in power dissipation. The experimental results of op-amps in strong inversion and subthreshold fabricated in a 130-nm standard CMOS technology validate the proposed approach. The op-amp has 9 V·pF/µs·µW large-signal figure of merit (FOM) and 17 MHz·pF/µW small-signal FOM with 1.2-V supply voltage. In subthreshold, the op-amp has 10 V·pF/µs·µW large-signal FOM and 92 MHz·pF/µW small-signal FOM with 0.5-V supply voltage.

Index Terms—Analog integrated circuits, class AB–AB Miller op-amps, Miller compensation, resistive local common mode feedback.

I. INTRODUCTION

The increasing demand for battery-operated portable electronics equipment requires power-efficient analog circuits. The operational amplifier (op-amp) is the essential building block of analog signal processing units [1], [2]. Due to the reduction of the supply voltage in submicrometer mixed-signal design, the op-amp may suffer from slew rate limitation, insufficient bandwidth, lower gain, reduced dynamic range, inadequate noise performance, and linearity problems [3]. Hence, the energy-efficient high-speed op-amp design is a challenging task for the analog designer in today’s energy-constrained electronic world. Along with the low power and high speed, the op-amp must have a large-signal swing, high linearity, and high load driving capability. To achieve close to rail-to-rail output swing in low-voltage applications, a two-stage Miller op-amp is a wise choice. In this paper, a simple design approach of a Miller op-amp is presented to enhance gain-bandwidth product (GBW) by a large factor (63 times in the circuit presented here) and the dc open-loop gain by about one order of magnitude with just moderate increase (~factor 2) in static power dissipation with respect to the conventional op-amp of Fig. 1. The approach also provides class AB operation to the input stage, improving the slew rate (SR). The efficiency of the op-amp is validated by measurements of a test chip and compared to other op-amps reported in the literature in terms of three figures of merit (FOMs): 1) the large-signal FOMLS = (SRCL)/(PQ), where PQ is the total static power dissipation and CL is the load capacitance; 2) the small-signal FOMSS = (GBWCCL)/(PQ); and 3) a global FOM FOMG = (FOMLSFOMSS)1/2. In order to account for silicon area and total quiescent current (I(TotalQ)), four additional FOM are also reported here: AFOMs = (SRCL)/(PQ.Area), AFOML = (GBWCCL)/(PQ.Area), IFOMs = (GBWCCL)/(I(TotalQ)), and IFOML = (SRCL)/(I(TotalQ)).

This paper is organized as follows. Section II summarizes the limitations of a conventional two-stage class-A Miller op-amp. Section III describes the proposed op-amp designed...
in 130-nm CMOS technology operating in strong inversion with \( \pm 600\)-mV dual supplies and a bias current \( I_B = 14 \ \mu A \); and in subthreshold with \( \pm 250\)-mV supply voltages and a bias current \( I_B = 70 \ \text{nA} \). Section IV presents simulation results. Section V provides the experimental results of test chip prototypes of the proposed and conventional op-amps both in strong inversion and subthreshold. Conclusions are drawn in Section VI.

II. Two-Stage Class-A Miller Op-Amp

A two-stage Miller op-amp with a telescopic input stage is shown in Fig. 1. This circuit can provide high open-loop dc gain, \( A_{OLDC} \sim (g_{m0})^3/4 \), where \( g_m \) and \( r_0 \) are transconductance gain and output resistance of a unit size transistor, respectively. For simplicity, the parameters \( g_m \) and \( r_0 \) are considered equal here for all unit size transistors. It also provides a moderate gain bandwidth product (GBW). The GBW of the class A op-amp of Fig. 1 can be obtained from its dc open-loop gain and the dominant pole at node \( X \) is given by the following equation:

\[
f_{PDOM} = 1/(2\pi R_X C_X). \tag{1}
\]

Here, \( R_X = g_m r_0/2 \) is the impedance at node \( X \) and \( C_X \) is the Miller capacitance given by the following equation:

\[
C_X = (1 + A_{II}) C_C. \tag{2}
\]

Here, \( A_{II} = g_m r_0/2 \) is the gain of the output stage. As the dc open-loop gain of the op-amp is \( A_{OLDC} = (g_m r_0)^3/4 \), the gain-bandwidth product is \( GBW_{\text{env}} = g_m/2\pi C_C \). The high-frequency pole \( f_{Pout} \) at the output node of the op-amp is given by the following equation:

\[
f_{POut} = g_{m\text{OUTP}}/(2\pi C_L) \tag{3}
\]

Here, \( g_{m\text{OUTP}} \) is the transconductance gain of the pMOS output transistor \( M_{\text{OUTP}} \) and \( C_L \) is the load capacitance. To achieve a high phase margin \( PM > 50^\circ \) when the zero introduced by \( C_C \) is shifted to infinity (by selecting \( R_C = 1/g_{m\text{OUTP}} \)), it is common to select \( C_C = C_L \) with transistors at the output stage scaled-up by a factor of 2. In this case, the GBW has a value \( GBW_{\text{env}} = g_m/2\pi C_L \) and the high-frequency pole has a value \( f_{Pout} = 2 \ GBW_{\text{env}} \).

Both GBW and \( f_{Pout} \) can be increased by a factor \( N \) by selecting \( C_C = C_L/N \) and scaling-up the output transistors by a factor \( 2N \). Unfortunately, this increases the bias current and the quiescent power dissipation of the op-amp of Fig. 1 by a factor \( F = 0.4 \) (\( N + 1.5 \)) and maintains the open-loop gain constant.

A drawback of this circuit is the asymmetrical slew rate. Though it can have a large positive slew rate (SR\(^+\)), its negative slew rate (SR\(^-\)) is constrained by the bias current of the output stage \( I_{OUTQ} = 2I_B \). Hence, to improve SR\(^-\), it is required to increase \( I_{OUTQ} \) which increases the static power dissipation. Slew rate (SR) can be enhanced without increasing static power dissipation by utilization of a class AB (push–pull) output stage. The SR of the input stage (given by \( SR_{\text{imp}} = I_{\text{imp}}/C_C \), where \( I_{\text{imp}} = 2I_B \) is the maximum current generated at node \( X \) by the input stage) can also limit the SR of the op-amp since the input stage has to provide current to the compensation capacitor \( C_C \) at node \( X \). For this reason, it is convenient that the op-amp has also a class AB input stage that can generate \( I_{\text{imp}} > 2I_B \).

Though class AB operation can improve the current efficiency of the op-amp and decrease the linear part of the settling time, the exponential part of the settling time, determined by GBW, and phase margin (PM) can still lead to long total settling times in class AB op-amps. Hence to implement a high-speed op-amp both SR and GBW need to be improved simultaneously [5].

Power constraints in modern VLSI design demand an approach that can simultaneously increase GBW, SR, and open-loop gain. In Section III, an op-amp is proposed which can achieve large dc open-loop gain, enhanced GBW, and higher SR with just moderate increase in quiescent power. This op-amp can also work in subthreshold with little modification as shown in Section III-I. The small-signal and large-signal analysis for both op-amps are similar.

III. Proposed Circuit

A. Operating Principle of the Proposed Op-Amp

The proposed Class AB-AB Miller op-amp is shown in Fig. 3. It is a pseudo-three-stage op-amp derived from the conventional class-A op-amp of Fig. 1 by replacing the input stage with a modified version of the cascaded current mirror OTA [6] shown in Fig. 2 and a free class AB [7] output stage. The diode-connected transistors \( M_2, M_{\text{TP}} \) of the current mirror OTA are replaced by a resistive local common mode feedback (RLCMFB) load [8]. The second stage \( (M_3-M_4) \) is a high gain fully cascoded amplifier (shown in blue). The combination of first and second stages is denoted as “composite input stage” \( M_1-M_A \). It is framed by a blue dotted line in Fig. 3. The resistors \( R_{CM} \) are selected so that the first stage \( (M_1-M_2 \) shown in red and \( R_{CM} \) ) of the composite input stage provides moderate gain and generates high-frequency poles \( \omega_{PXL} \) at nodes \( X \) and \( X' \) that have a negligible effect on the phase margin of the op-amp.

The output (third) stage \( (M_{\text{OUT}} \text{ and } M_{\text{OUTN}}) \) is a push–pull amplifier with the free class-AB operation. The RLCMFB with two matched resistors \( R_{CM} \) in conjunction with the scaling of
$M_3, M_4$ by a factor 2 provides: 1) approximately one order of magnitude enhanced effective transconductance $g_{m eff}$, open-loop gain, and higher GBW and 2) class AB operation at the op-amp’s internal node $Y$. The output node of the composite input stage (node $Y$) has high output resistance $R_Y$, and thus yields high gain. The output stage provides moderate gain, close to rail-to-rail output swing and class AB operation with comparably high positive and negative peak output currents. The class AB operation of both input and output stages of the op-amp prevents SR limitation of node $Y$ by the bias current of the first stage. It results in high SR, and hence high $\text{FOM}_{\text{LS}}$. The class AB output stage has the added advantage that it reduces the output impedance at high frequencies. This shifts the high-frequency output pole to higher frequencies, which improves the phase margin of the op-amp. The enhanced transconductance of the composite input stage $g_{m eff}$ leads to essential improvement in GBW and in the dc open-loop gain. This results in much higher $\text{FOM}_{\text{SS}}$ and high phase margin, with just moderate additional power consumption as discussed in the following analysis.

B. Analysis of Class AB Operation of Input Stage

In this section, it is shown that besides high gain, the input stage of the proposed op-amp has class AB operation and can deliver currents to $C_C$ at node $Y$, which are larger than the static currents ($2I_B$) of transistors $M_3$ and $M_4$. Under quiescent conditions, no current flows through the RLCMFB resistors $R_C M$. Hence, $M_2- M_3$ and $M_2P-3P$ behave as conventional current mirrors at dc. The branch with $M_3$ in the second stage of the composite input stage is scaled up by a factor of 2 and has a quiescent current $2I_B$. In the presence of a differential input voltage $V_{id}$, a signal current $i = g_mV_{id}/2$ flows through the $R_C M$ resistors and generates complementary voltage variations $\Delta V_X$, $\Delta V_{X'}$ across each $R_C M$. The effective resistance at nodes $X$ and $X'$ is

$$R_X = (R_C M)||r_{o1}||r_{o2}).$$

$R_C M$ should be smaller than the output resistance of transistors $M_1, 2$, i.e., $R_C M << r_{o1, 2}$ so that $R_X \approx R_C M$. Complementary voltage variations with value $\Delta V_X = iR_X$ appear at nodes $X$, $X'$ with maximum swing $\Delta V_{X\text{max}} = I_B R_X$. The maximum source–gate voltage of transistors $M_3$ and $M_3P$ is

$$V_{SG3\text{max}} = V_{SGQ} + \Delta V_{X\text{max}} = |V_{th}| + V_{SD 3\text{Sat}} + I_B R_X.$$  \(\text{(5)}\)

Transistor $M_3$ in the second stage can provide a maximum current $I_{3\text{max}}$ at node $Y$ which is given by the following equation:

$$I_{3\text{max}} = \beta_3 (V_{SG\text{max}3} - |V_{th}|)^2 = \beta_3 (V_{SD 3\text{Sat}} + |V_{th}| + I_B R_X - |V_{th}|)^2 = \frac{1}{2} \frac{\mu C}{L} \frac{W}{L}.$$  \(\text{(6)}\)

Defining $M = (I_B R_X)/V_{SD 3\text{Sat}}$, $I_{3\text{max}}$ can be expressed by the following equation:

$$I_{3\text{max}} = \beta_3 (M + 1)^2 V_{SD 3\text{Sat}}^2 = I_B 3Q (M + 1)^2.$$  \(\text{(7)}\)

Hence, depending on the value of $R_X$ and $I_B$, resistors $R_C M$ can help to increase the positive and negative peak currents $I_{\text{Peak}Y}$ delivered to the compensation capacitor $C_C$ at node $Y$. Design values of $R_C M \approx R_X = 16 \, \text{kQ}$, $V_{V_{\text{DDSat}}3} = 160 \, \text{mV}$, $I_B = 14 \, \mu \text{A}$, and $I_B 3Q = 2I_B = 28 \, \mu \text{A}$ were selected here. These selections result in $M + 1 \approx 2.4$, which leads to a current $I_{3\text{max}} = 6I_B 3Q = 12I_B = 168 \mu \text{A}$ at node $Y$. Increasing $R_X$ results in higher $M$ values (and higher gain), but this decreases the high-frequency poles at nodes $X$, $X'$, and can lead to a reduction of the phase margin of the op-amp, as discussed in Section III-E.

C. Class AB Operation of Output Stage

To improve the SR, it is also necessary to increase the negative peak current of the output stage. This is done based on the free class AB technique [7]–[9] by means of a large resistance $R_\text{Large}$ and as small capacitor $C_\text{BAT}$ that provides dynamic class AB operation at the output node of the op-amp. Under quiescent conditions, $R_\text{Large}$ provides equal bias voltage $V_{\text{BN}}$ to $M_{\text{TAIL}}$ and $M_{\text{OUTN}}$, and consequently currents $2I_B$ and $N_{\text{MOS}I_B}$ flow through $M_{\text{TAIL}}$ and the two output transistors $M_{\text{OUTN}}$ and $M_{\text{OUTP}}$, respectively. $M_{\text{OUTN}}$ is scaled by a factor $N_{\text{MOS}} = 2N = 5$ in the proposed design. This leads to a quiescent current $I_{\text{Out}Q} = 5I_B$ in the output branch transistors. Under dynamic conditions, when the op-amp is slewing in the negative direction, the voltage at node $Y$ faces a positive change. Due to the presence of the large valued resistor, the capacitor cannot charge or discharge rapidly. Hence, it acts as a floating battery and transfers the voltage variations from node $Y$ to node $Z$. Hence, a large dynamic negative current (higher than the quiescent output current $N_{\text{MOS}I_B}$), can be obtained at the op-amp’s output node, improving current efficiency $\text{CE} = I_{\text{Out}Q}/I_{\text{Total}Q}$ where $I_{\text{Out}Q}$ is the maximum output current and $I_{\text{Total}Q}$ is the total op-amp’s quiescent current.

D. Open-Loop-Gain Analysis of the Proposed Op-Amp

The simplified small-signal model of the proposed op-amp is shown in Fig. 4, leading to three poles: two at the internal
nodes X and Y, and one at the output node. The feedforward path formed by $R_C$ and $C_C$ creates a zero. The corresponding open-loop transfer function $A_{OL}(s)$ of the proposed op-amp is expressed by the following equation:

$$A_{OL}(s) = \frac{A_{I1}A_{II}A_{III}(1 + s/\omega_X)}{(1 + s/\omega_{PDO}) (1 + s/\omega_{POut}) (1 + s/\omega_X)}$$  \hspace{1cm} (8)$$

where $A_I$, $A_{II}$, and $A_{III}$ are the dc gains of the first, second, and third stage, respectively. Gain $A_I$ is $A_I = (V_X - V_Y)/V_d = g_m/R_X$. Cascoded transistors $M_{SC}$ and $M_{AC}$ are used to increase the gain of the second stage $A_{II} = g_m3R_Y$. $R_Y$ is expressed by the following equation assuming that all $r_o$'s are equal and $g_m3 = g_m4 = g_m3C = g_m4C$:

$$R_Y = (g_m3C r_o3C r_o3)/(g_m4C r_o4C r_o4) \approx g_m3 r_o^2/2.$$  \hspace{1cm} (9)$$

The result is the dc open-loop gain from the composite input stage is

$$A_{input} = A_{I1}A_{II} = g_m1R_X (g_m3 r_o3)^2/2.$$  \hspace{1cm} (10)$$

The output stage consists of a push–pull amplifier that provides moderate gain and close to rail-to-rail output swing. The dc gain of the output stage is $A_{III} = (g_m\text{OUTP}(r_{OUTP})/r_{OUTN})$. Hence, the total dc open-loop gain is given by $A_{OLDC}$

$$A_{OLDC} = A_{I1}A_{II}A_{III}$$
$$= (g_m1R_X) (g_m3 r_o3)^2/2 g_m\text{OUTP}(r_{OUTP})/r_{OUTN}$$
$$A_{OLDC} \approx g_m R_CM (g_m r_o)^3/4.$$  \hspace{1cm} (11)$$

E. Pole-Zero Analysis of the Proposed Op-Amp

Equation (8) shows that the op-amp has three poles and one zero. The selection of $R_CM$ plays an important role in this design, as it poses a tradeoff between the boosting of the gain $A_I = g_m1R_X$ in the input stage, the value of the high-frequency poles ($\omega_{PX}$) at node X ($X'$), and the peak current $I_{3\text{max}}$ at node Y, as discussed in Section III-B. The pole of the circuit at node X, X', is given by the following equation:

$$\omega_{PX} = 1/R_X C_X \approx 1/R_CM C_X.$$  \hspace{1cm} (12)$$

Node C at the input stage operates with constant voltage (ac ground). Due to this, the effects of $C_{GS2,2p}$ are nullified at node X. Thus, the parasitic capacitance at node X is given by the following equation:

$$C_X = C_{GS3} + C_{db2} + C_{db1} + C_{GD1} + C_{GD2}.$$  \hspace{1cm} (13)$$

Since $C_X$ is very small and $R_X \ll r_o$, $\omega_{PX}$ is a high-frequency pole (much higher than GBW), as shown later in Section III-G. In this case, its effect can be neglected, and $A_{OL}(s)$ of the op-amp can be approximated by a conventional two-pole one-zero system and given by the following equation:

$$A_{OL}(s) \approx \frac{A_{I1}A_{II}A_{III}(1 + s/\omega_X)}{(1 + s/\omega_{PDO}) (1 + s/\omega_{POut})}.$$  \hspace{1cm} (14)$$

The dominant pole at node Y is given approximately by the following equation:

$$\omega_{PDO} \approx \frac{1}{R_Y A_{II} C_C}.$$  \hspace{1cm} (15)$$

The GBW (in hertz) of the op-amp in Fig. 3 is given in the following equation:

$$\text{GBW} = A_{OLDC}\omega_{PDO} = A_{I1}A_{II}A_{III}\omega_{PDO}$$
$$\approx (A_I(g_m3R_Y)A_{III})/(R_Y C_CM A_{III})$$
$$\approx A_I g_m3/C_C \approx g_m\text{eff}/(2\pi C_C).$$  \hspace{1cm} (16)$$

Equation (16) implies that the effective transconductance of the composite input stage and of the op-amp of Fig. 3 is given by $g_m\text{eff} = A_I g_m3$. Hence, $A_I$, in conjunction with the factor 2 scaling of $M_{3}$, increases the effective transconductance, the GBW, and the dc open-loop gain of the op-amp approximately by a factor 2$A_I$ at the expense of a moderate increase in power dissipation and the introduction of the high-frequency poles $\omega_{PX}$. In the proposed design, the value of $R_CM$ and the scaling by a factor 2 of $M_{3}$ in the second stage provides a gain boosting in the composite input stage by a factor close to 10.

The non-dominant pole in (14) corresponds to the output terminal and is given by the following equation:

$$\omega_{POut} = (g_m\text{OUT}/C_L).$$  \hspace{1cm} (17)$$

Here, $g_m\text{OUT} = g_m\text{OUTP} + g_m\text{OUTN}$ is the output conductance of the op-amp at high frequencies. The zero is given by the following equation:

$$\omega_z = \frac{1}{(C_CM g_m\text{eff})}.$$  \hspace{1cm} (18)$$

where $R_CM = (R_C - 1/g_m\text{OUTP})$.

Now, to achieve high GBW and high phase margin with low silicon area, $C_C$ is selected to have a moderate-low value $C_C = C_L/10$ and $R_C$ is selected so that the output pole $\omega_{POut}$ matches the zero $\omega_z$. In this case, $\omega_{POut}$ and $\omega_z$ can be lower than GBW, but the op-amp can still have high phase margin. This is discussed in detail in Section III-F with a design example.

The proposed approach enhances the open-loop gain and the effective $g_m\text{eff}$ of the op-amp by providing an additional gain in the first stage with a negligible impact on the PM. This is possible in current technology (like in 0.13-µm CMOS technology and finer technologies) since the value of $C_X$ is
very small. Thus, \( \omega_{pX} \gg \text{GBW} \). Hence, the enhancement of \( g_{\text{m eff}} \) improves GBW and the dc open-loop gain. On the contrary, using RLCMFB to enhance gain in previous technologies (like in 0.5-\( \mu \)m technology) [8], the value of \( C_X \) was not so small and the poles at node \( X \) and \( X' \) could be lower or close to GBW. So, in order to achieve a high PM phase, lead compensation was required. This uses a left half \( s \) plane zero generated by a resistor \( R_c \) connected in series with \( C_L \) to compensate for the phase shift of \( \omega_{pX} \) which can limit the op-amp’s maximum dynamic output current. Thus, this proposed op-amp in 130-nm technology does not require phase lead compensation if the RLCMFB provides only moderate gain enhancement in the input stage.

\[ G_{\text{m eff}} \]  

F. Stability Analysis

As mentioned above [see (18)], in general for stability with \( \text{PM} \geq 50^\circ \), the Miller op-amp is designed with \( R_c = 1/g_{\text{m eff}} \) to shift the right half-\( s \) plane zeros to infinity and the high-frequency output pole \( \omega_{pOut} \) must be higher than GBW by at least a factor of 2. As indicated in Section II, a common practice to achieve this is to scale the output transistors by a factor 2 and to select \( C_C = C_L \). In this case, the high-frequency output pole limits the maximum value of GBW to a value \( f_{pOut}/2 = g_m/(2\pi C_L) = g_m/(2\pi C_C) \). As discussed in Section II, GBW can be increased by a factor \( N \) by selecting \( C_C = C_L/N \) and scaling the output transistors by a factor of \( 2N \). This increases quiescent power dissipation by a factor of \( 0.4(N + 1.5) \) and maintains the same dc open-loop gain.

The approach followed here allows to achieve higher GBW values with lower power dissipation as shown below. It consists of matching the value of the zero \( \omega_z \) to the output pole \( \omega_{pOut} \). From (17) and (18), the condition for pole-zero matching \( \omega_{pOut} = \omega_z \) leads to \( R_c = (1 + C_L/C_C)/g_{m eff} \).

Consider, for example, the design of the proposed circuit of Fig. 3 with scaling factors \( N_{\text{MOS}} = 2.5 \) and \( N_{\text{Nmos}} = 5/\text{IOUTQ} = 5I_B \) in the output stage transistors \( M_{\text{OUTP}} \) and \( M_{\text{OUTN}} \), respectively, with \( C_C = C_L/10 \), \( R_{CM} = 16 \, \Omega \), and a factor 2 scaling of transistor \( M_3 \). The free class AB output stage can provide a \( g_{m eff} \) value given by the following equation:

\[
\frac{g_{m eff}}{s} = (g_{\text{m OUTP}} + g_{\text{m OUTN}}). \quad (19)
\]

As \( g_{m,n} = (2I_B \mu_{n,p} C_{ox}(W/L)_{n,p})^{1/2} \), \( g_{m OUT} = (N_{\text{MOS}}N_{\text{Pmos}} + N_{\text{Nmos}})/(5I_B) \). The scaling of the output transistors shifts both the high-frequency output pole (and the matching zero) by almost an order of magnitude. Hence, this approach, in conjunction with the enhancement of \( g_{m eff} \) and the reduction of \( C_C \) leads to an essentially higher GBW value than the conventional op-amp and places the output pole and zero at higher values, such that high PM is possible. Note that the enhancement of GBW is also possible due to the enhancement of \( g_{m eff} \) introduced by the RLCMFB and by the factor of 2 scaled-up transistors \( M_3 \) and \( M_{\text{Out}} \) in the composite input stage. In the proposed approach, a value \( GBW = A_1g_{m3}/C_C \) is obtained from (16) where \( A_1 \approx 3.5 \) is the gain introduced by the RLCMFB in the first stage. Thus, \( g_{m eff} \) is enhanced by a factor of \( 2A_1 \approx 7 \).

Scaling down \( C_C \) by a factor 10 provides additional GBW enhancement by the same factor. Hence GBW of the proposed circuit is given by \( GBW_{\text{prop}} = 2A_1(g_m/2\pi C_C) = 20A_1 \) \( (g_m/2\pi C_L) = 70 \, \text{GBW}_{\text{conv}} \). This is a factor 70 times higher than the GBW of the conventional approach. This is achieved by: 1) enhancing \( g_{m eff} \) in three steps in the input stage; 2) scaling down \( C_C \); and 3) matching the high-frequency pole to the high-frequency zero. Downscaling of capacitor \( C_C \) also saves silicon area and simultaneously relaxes the SR requirements at the internal node \( Y \) of the composite input stage. Enhancing \( g_{m eff} \) also enhances the dc open-loop gain by a factor \( 2A_1 \).

Fig. 5 shows the variation of the PM and pole-zero mismatch factor \( f_z/f_{pout} \) as a function of \( R_C \) obtained from simulations with \( C_L = 50 \, \text{pF} \). According to (18), the changes in \( R_C \) lead to changes in \( \omega_z \). It is desirable to have a high PM. From Fig. 5, it can be observed that the approach proposed here is robust against \( R_C \) manufacturing variations since PM > 60° for 2 kΩ < \( R_C < 2.8 \, \text{kΩ} \), which corresponds to a pole-zero mismatch range \( 0.93 < f_{pOut}/f_{pOut} / 1.4 \). PM also remains higher than 55° in the range from 1.5 kΩ < \( R_C < 3.3 \, \text{kΩ} \) and \( 0.8 < f_z/f_{pOut} < 1.9 \). It is noticeable that the phase margin is within 55° for a large pole and zero mismatch factor between 0.7 and 1.9. Note that the accurate pole-zero matching is not required to achieve a high PM. However, pole-zero pairs (doublets) can affect the settling time of class A and class AB op-amps [10]. According to [11], the exponential part of the transient response of the op-amp to a step input of amplitude \( V \) is given by the following equation:

\[
V_{\text{out}}(t) = V \left[ 1 - exp(-GBW * t) + \frac{\omega_z - \omega_P}{GBW} exp(-\omega_z * t) \right]. \quad (20)
\]

Here, \( \omega_z \) and \( \omega_P \) are pole and zero doublet frequencies. The third term can lead to long settling times if there is large relative pole-zero mismatch \( (\omega_z - \omega_P)/GBW \) and/or low pole-zero doublet frequencies relative to GBW: \( \omega_z, \omega_P \ll GBW \). In the design proposed here, \( \omega_z \) and \( \omega_p \) are approximately a factor 4–5 lower than GBW. Simulations shown in Section IV-A with relatively large pole-zero mismatch values \( (\omega_z/\omega_P) \) in the range from 0.8 to 1.7 caused by variations in \( R_C \) and \( C_L \) show that even in these large ranges the pole-zero mismatches do not lead to long settling times in the proposed design. Fig. 6
shows the phase margin of the op-amp as a function of $C_L$. It can drive a load $C_L = 20 \text{ pF}$ with $PM = 54^\circ$.

The transfer function of the proposed op-amp in voltage follower (VF) configuration is given by the following equation:

$$G_{CL}(s) = \frac{A_{OLDC} \left(1 + \frac{s}{\omega_{z}}\right)}{(1 + \frac{s}{\omega_{POut}}) + A_{OLDC} \left(1 + \frac{s}{\omega_{z}}\right)}. \quad (21)$$

For $f_Z/f_{POut} = 1$ (pole matches the zero), (21) reduces to a one pole transfer function. In that case, the BW of the VF is $f_{3dBVF} = GBW$. Fig. 7 shows $f_{3dBVF}/GBW$ as a function of mismatch $f_Z/f_{POut}$. It can be noticed that for the range of $0.8 < f_{Z}/f_{POut} < 1.32$, $f_{3dBVF}/GBW$ lies in the range of $0.8 < f_{3dBVF}/GBW < 1.22$. Therefore, $f_{3dBVF}$ is not highly sensitive to pole-zero mismatch.

### G. Design Considerations

Table I shows the design parameters of the proposed design (column 2) and of the conventional op-amp of Fig. 1 for two cases: 1) with $C_C = C_L$ and $R_C$ selected in such a way that $f_z$ is shifted to infinity (column 3) and 2) with $C_C = C_L/10$ and $R_C$ selected to achieve pole-zero cancellation (column 4). In the proposed design the nominal value of the zero $f_Z$ is 16 MHz obtained from (18) and the first high-frequency pole $f_{POut}$ is close to 14 MHz from (17). Hence, the effect of the 1st nondominant pole is approximately nullified by the left-hand plane zero. The dominant pole obtained from (15) has a value $f_{DOM} = 8.8 \text{ kHz}$. The dc open-loop gain is $A_{OLDC} = 82.3 \text{ dB}$ from (11), and $GBW = 63 \text{ MHz}$ from (16). From (12), the second-high-frequency pole is at $f_{P XII} = 200 \text{ MHz}$. Hence in this design, $f_{3dB}$ in VF configuration is 57 MHz for the values of $f_Z$ and $f_{POut}$. Notice that the conventional op-amp has a value $GBW = 12 \text{ MHz}$ with pole-zero cancellation and $C_c = C_L/10$, while it has a value $GBW = 1.1 \text{ MHz}$ with...
The first term in (22) corresponds to thermal noise. A factor that varies from 1/2 to 2/3 from weak to strong inversion. The final version of record is available at http://dx.doi.org/10.1109/10.1109/TVLSI.2019.2918235

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication.

The proposed op-amp can work in the subthreshold region with little modification. In the subthreshold region, quiescent power dissipation is lower as transistors can be biased with very low bias current (nAs) and with a supply voltage below 1 V. In biomedical applications and wireless sensor networks,
subthreshold op-amps are a good choice where high-speed is not a primary concern nevertheless a very low quiescent power dissipation is the foremost requirement.

Fig. 9(a) shows a conventional Miller op-amp (without telescopic input stage) working in the subthreshold region. Fig. 9(b) shows a modified version of the proposed op-amp for operation in subthreshold. To avoid body effect and reduce the supply requirements in subthreshold, the substrates of the two pMOS cascode transistors ($M_{3CP}$ and $M_{3C}$) are connected to their source. In order to save the Silicon area, resistors used for local common mode feedback shown in Fig. 3 are replaced by MOS transistors operating in triode region with their gate connected to $V_{SS}$. These transistors are designed to implement 1.5 MΩ resistors in order to provide again $A_I$ close to as in the strong-inversion case. In Section IV, simulation results of the op-amps in strong-inversion and in subthreshold regions are discussed.

IV. SIMULATION RESULTS

The Proposed-AB–AB and conventional op-amps were designed in 130-nm CMOS technology with nMOS and pMOS

unit transistor sizes ($W/L)_N = 5 \mu m/0.18 \mu m$ and ($W/L)_P = 20 \mu m/0.18 \mu m$, respectively. They were simulated both with the same bias current and load capacitance $C_L = 50 \text{ pF}$.

A. Simulation Results in Strong Inversion

The circuits of Figs. 1 and 3 were simulated with ±0.6-V dual supplies and bias current $I_B = 14 \mu A$. Fig. 10 shows its open-loop frequency response. It can be seen that the circuit of Fig. 1 (Conv-A) with telescopic input stage has a dc open-loop gain $A_{OLDC} = 70 \text{ dB}$, a unity gain frequency $f_U = 1 \text{ MHz}$, a 3-dB frequency $f_{3dB} = 311 \text{ Hz}$, and $\text{GBW} = A_{OLDC}/f_{3dB} = 1.1 \text{ MHz}$.
TABLE II
CORNER ANALYSIS OF OP-AMP OPERATING IN STRONG INVERSION AT DIFFERENT TEMPERATURES

| Corner | At T=27°C | At T=100°C | At T=0°C |
|--------|-----------|------------|----------|
| f_{\text{flop}} (μA) | 158 | 163 | 156 | 161 | 156 | 3.1 | 154 | 159 | 150 | 156 | 149 | 4 | 162 | 166 | 158 | 164 | 157 | 3.8 |
| THD (dB) | -58 | -59 | -54 | -55 | -45 | 5.5 | -59 | -62 | -62 | -60 | -55 | 2.88 | -48 | -60 | 75 | 82 | 73 | 77 | 82 | 3.8 |
| GBW(MHz) | 63 | 68 | 61 | 63 | 60 | 3 | 43 | 46 | 41 | 42 | 39 | 2.5 | 77 | 82 | 73 | 77 | 82 | 3.8 |
| PM | 61 | 60 | 60 | 61 | 58 | 1 | 59 | 58 | 58 | 59 | 58 | 1.3 | 60 | 59 | 58 | 61 | 58 | 1.3 |
| Gain | 81 | 83 | 83 | 82 | 84 | 1 | 80 | 75 | 80 | 78 | 82 | 2.6 | 83 | 82 | 83 | 83 | 84 | 0.7 |
| SR+ | 48 | 45 | 44 | 49 | 40 | 3 | 37 | 44 | 47 | 40 | 46 | 38 | 3.8 | 40 | 49 | 43 | 48 | 47 | 3.7 |
| SR- | 33 | 37 | 40 | 35 | 34 | 2.77 | 26 | 25 | 29 | 25 | 25 | 1.7 | 39 | 47 | 46 | 40 | 44 | 3.5 |

The Proposed class AB-AB op-amp (Proposed-AB-AB) has $f_U = 41$ MHz, $A_{\text{OLDC}} = 82.3$ dB, $f_{3dB} = 4.8$ kHz, and GBW = 63 MHz. Hence, the proposed op-amp can provide 13 dB higher open-loop gain, 63 times higher GBW, and 41 times higher $f_U$ at the expense of only 2.2 times increase in quiescent power dissipation compared to the conventional op-amp. Figs.11 and 12 show the transient responses of the Proposed-AB-AB and the Conv-A op-amp in voltage follower configuration with a 600 mVpp 1-MHz input square wave. From Figs. 11 and 12, it can be asserted that the Conv-A op-amp has much lower SR than the Proposed-AB-AB op-amp in both directions. The Conv-A op-amp delivers much lower positive and negative output peak currents (150 and 28 μA) than the Proposed-AB-AB op-amp (2.1 and 1.8 mA) to the load capacitor $C_L$. Although conventional class A Miller op-amps with nMOS input stage can theoretically deliver large positive output currents (and negative output currents limited by the bias current of the output stage), the output current of the Conv-A op-amp in this example is limited in both directions by the SR of the internal node $X$. 

---

**Fig. 15.** Transient response shows settling time of Conv-A op-amp for $C_C = 50$ pF and $C_C = 4.6$ pF for 250-kHz pulse in strong inversion.

**Fig. 16.** Positive PSRR and negative PSRR in strong inversion.

**Fig. 17.** Open-loop frequency response of op-amps in subthreshold.

**Fig. 18.** Transient response of Conv-A op-amp for value of $C_C = 4.6$ pF and $C_C = 50$ pF.
TABLE III
CORNER ANALYSIS OF THE PROPOSED OP-AMP OPERATING IN SUBTHRESHOLD AT DIFFERENT TEMPERATURES

| Corner | At T=27°C | At T=100°C | At T=0°C |
|-------|-----------|------------|----------|
| t<sub>t</sub> (μs) | 0.77 | 0.77 | 0.77 |
| f<sub>f</sub> (GHz) | 0.31 | 0.31 | 0.31 |
| f<sub>s</sub> (GHz) | 0.31 | 0.31 | 0.31 |
| SS | 0.02 | 0.02 | 0.02 |
| SD | 0.02 | 0.02 | 0.02 |
| THD (dB) | -50 | -50 | -50 |
| GBW (kHz) | 716 | 716 | 716 |
| PM | 62° | 62° | 62° |
| Gain | 64 | 64 | 64 |
| SR | 0.10 | 0.10 | 0.10 |
| SR<sup>+</sup> | 0.13 | 0.13 | 0.13 |
| SR<sup>-</sup> | 0.12 | 0.12 | 0.12 |

The class-A input stage of the Conv-A op-amp can deliver maximum positive and negative currents with value 2<sub>I</sub>B to the compensation capacitor <sub>C</sub>C at node X. The inclusion of a class-AB output stage does not lead to an improvement in the settling time as it is determined by the slew rate of the class-A input stage at node X. In addition, the much lower GBW value of the Conv-A op-amp also results in long exponential settling times in both directions. From Figs. 11 and 12, it can be observed that the inclusion of class-AB input and output stages enhances the dynamic output current in the Proposed-AB-AB op-amp. The Proposed-AB-AB op-amp has positive and negative output current enhancement factors 14 and 63, compared to the conventional op-amp. These results satisfy the theory of the proposed op-amp described in the previous section. To observe the effect of pole-zero doublet mismatches in the settling time Fig. 13 shows a transient response for <sub>R</sub>C in the range from 1.7 to 3.2 kΩ. The 0.1% <sub>t</sub>Setl of the op-amp is measured considering the time required for the response to reach and stay within a range of ±0.1% of the final value [13]. For a 1-MHZ 500 mV peak-to-peak amplitude step input the 0.1% positive settling time <sub>t</sub>Setl varies from 28 to 66 ns and the negative settling time <sub>t</sub>Setl varies from 35 to 70 ns for <sub>f</sub><sub>p</sub>/<sub>f</sub><sub>s</sub> mismatch factor within the range 1.67–0.8.

Fig. 19. Transient output current for op-amp in subthreshold.

Fig. 20. Settling time of op-amps in subthreshold.

Fig. 21. Positive and negative PSRR of the Proposed-AB-AB Op-amp.

Fig. 22. Experimental frequency response of op-amps (strong inversion) in voltage follower configuration.

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/10.1109/TVLSI.2019.2918235
\( t_{\text{sett}} = 6.9/(2\pi \text{ GBW}) \) which for GBW = 63 MHz results in \( t_{\text{sett}} = 17.3 \text{ ns} \). The 0.1% settling times of the proposed op-amp are factors 2–4 larger than for an ideal single pole op-amp but essentially lower than for the conventional op-amp. Fig. 15 shows the settling time of the Conv-A op-amp for \( C_C = 4.6 \text{ pF} \) \( (t_{\text{sett}}^+ = 285 \text{ ns}, t_{\text{sett}}^- = 890 \text{ ns}) \) and \( C_C = 50 \text{ pF} \) \( (t_{\text{sett}}^+ = 1.2 \mu\text{s} \) and \( t_{\text{sett}}^- = 2 \mu\text{s}) \).

Fig. 16 shows the positive and negative PSRR of the Proposed-AB-AB and Conv-A op-amp. The Proposed-AB-AB op-amp provides 67- and 50-dB positive and negative PSRR. The positive PSRR is 17 dB higher than the conventional op-amp and remains high over a wider range of frequencies. This is attributed to the higher dc gain and BW. To show the robustness of the proposed op-amp against process and temperature variations, corner analysis at three different temperatures for important performance parameters of the circuit are given in Table II. It can be asserted that proposed op-amp is robust against variation of process and temperature and can provide wide GBW. Standard deviation (SD) is shown in the table for each parameter for variation of the process for considered temperatures.

### B. Simulation Results in Subthreshold Region

The proposed and conventional op-amps were also simulated in subthreshold with \( \pm0.25\text{-V} \) supply voltage and bias current \( I_B = 70 \text{ nA} \). Fig. 17 shows the frequency response of the conventional and proposed op-amps. The Proposed-AB-AB op-amp has 72-dB open-loop dc gain and unity gain frequency \( f_U = 45 \text{ kHz} \) and 60° phase margin. The Conv-A op-amp has 42.9-dB open-loop dc gain, unity gain frequency \( f_U = 45 \text{ kHz} \) and 60° phase margin. Fig. 18 shows that the Conv-A op-amp suffers from a poor settling time for the larger compensation capacitor. The Conv-A op-amp in subthreshold was fabricated with \( C_C = 4.6 \text{ pF} \). Fig. 19 shows the transient output current of the proposed and conventional op-amps in subthreshold. The Proposed-AB-AB op-amp can provide maximum positive and negative output currents of 4.32 and 6.24 \( \mu\text{A} \), respectively. Hence, the negative current limitation is significantly improved in the Proposed-AB-AB op-amp. The positive setting times of the Proposed-AB-AB and Conv-A op-amps are 3.2, and 12 \( \mu\text{s} \), respectively, according to Fig. 20. The negative settling times of the Proposed-AB-AB and Conv-A-op-amps are 13 and 197 \( \mu\text{s} \), respectively. Positive and negative PSRRs are 64 and 53 dB, respectively, whereas conventional op-amp has 50- and 47-dB positive and negative PSRRs. Fig. 21 shows the PSRR responses of the op-amps. Corner analysis of the proposed op-amp at different temperatures operating in the subthreshold region is given in Table III. It can be observed that the proposed op-amp is stable against the variation of process and temperature. The SD of each parameter for variation of the process has been given in Table III for the considered temperatures (0 °C, 27 °C, 100 °C).

### V. EXPERIMENTAL RESULTS

Test chip prototypes of the proposed op-amps with \( C_C = 4.6 \text{ pF} \) and conventional op-amps with \( C_C = 50 \text{ pF} \) for strong inversion were fabricated in 130-nm CMOS process.
TABLE IV
SUMMARY OF THE MEASUREMENT RESULTS AND PERFORMANCE COMPARISON

| Parameter(units) | Conv-A | This work | [14] | [15] | [9] | [16] | [17] | [18] | [4] | [19] |
|------------------|--------|-----------|------|------|-----|------|------|------|-----|------|
| Inversion level  | SI     | SI        | SI   | SI   | SI  | SI   | SI   | SI   | SI  | SI   |
| CMOS process (nm)| 130    | 130       | 130  | 130  | 180 | 180  | 180  | 180  | NA  | 180  |
| Supply voltage (V)| ±0.6  | ±0.25     | ±0.6 | ±0.25| 1.8 | ±1   | ±1.65| ±0.9 | 1   | 0.25 |
| Capacitive load (pF)| 50    | 50        | 50   | 50   | 200 | 70   | 20   | 20   | 25  | 200  |
| SR+ (V/μs)      | 1.5    | .07       | 37   | .08  | 74.1| 9.8  | 88.2 | 1.8  | 24  | .007 |
| SR- (V/μs)      | 0.3    | .002      | 34   | .12  | NA  | 7.6  | 42   | 3.8  | 22  | .003 |
| DC gain (dB)    | 70     | 43        | 83   | 72   | 72  | 81.7 | 82   | 57.5 | 68  | 90.8 |
| PM (+)          | 70     | 60        | 62   | 60   | 50  | 60   | 60   | 58.4 | 54  | 52.5 |
| GBW (MHz)       | 1.1    | .058      | 63   | .72  | 86.5| 4.75 | NA   | 3    | 21.8| 12.5 |
| CMRR (dB)       | 164    | 160       | 158  | 190  | NA  | 78   | NA   | 19   | 75  | 68   |
| PSRR+ (dB)      | 49     | 49        | 67   | 64   | NA  | 72   | 95   | 52.1 | 78  | 64   |
| PSRR- (dB)      | 45     | 47        | 50   | 53   | NA  | 74   | 83   | 66.4 | 75  | 66   |
| Eq. input noise (μV/Hz)| 68@1k | @10k | 25@1k | @1M | @1M | 35@1M | NA  | 100@1M | NA  | 27  |
| fInMax(μA)      | 70     | 0.3       | 158  | 78   | 661 | 60   | 82   | 36.3 | 418 | .015 |
| Power (μW)      | 84     | 0.15      | 190  | .39  | 11900| 120  | 270  | 25.4 | 1380| .015 |
| Area (mm²)      | 0.07   | .01       | .02  | .02  | .02  | .02  | .02  | .02  | .02 | .004 |
| FoMq (V/pF/μs/W)| 0.2    | 0.7       | 9    | 10   | 1.25 | 4.4  | 3.2  | 2.2  | 0.47| 8.7  |
| FoMw (MHz/pW/μW)| 0.7    | 19        | 17   | 92   | 1.45 | 2.7  | NA   | 2.36 | 0.47| 3.9  |
| FoMq              | 0.37   | 3.6       | 12   | 30   | 1.3  | 3.4  | NA   | 2.3  | 0.47| 5.86 |
| AFOMq              | 2.5    | 67        | 447  | 512  | 18   | 222  | 155  | 71   | 16  | 438  |
| AFOm              | 0.9    | 1933      | 828  | 4651 | 21   | 138  | NA   | 118  | 16  | 195  |
| IFOMq              | 2      | 0.3       | 11   | 5    | 2    | 9    | 10   | 1    | 2   | 16   |
| IFOMw              | 0.8    | 10        | 20   | 46   | 3    | 5    | NA   | 2    | 2   | 7    |

*SI Strong-Inversion *SBT Sub-threshold

technology. For subthreshold operation, the proposed and Conv-A op-amps were fabricated with $C_C = 4.6$ pF in 130-nm CMOS process also. The chips were tested with ±0.6-V supply voltage, quiescent current $I_{Total} = 158$ μA in strong inversion, ±0.25-V supply voltage and total quiescent current 0.78 μA in the subthreshold region. In both cases, the load capacitance $C_L$ is 50 pF.

A. Operation in Strong Inversion

The measured frequency response of the Conv-A and Proposed-AB-AB op-amps as voltage followers are shown in Fig. 22. The Proposed-AB-AB op-amp has a bandwidth of 57 MHz, whereas the Conv-A op-amp of Fig. 1 has a bandwidth of 1.1 MHz. Note that the bandwidth of the op-amp is improved by a factor of 52 compared to the conventional one. Transient responses of the op-amps are shown in Fig. 23 to a 1-MHz, 500-mV pulse input waveform. The positive SRs of the Proposed-AB-AB and Conv-A op-amp are 37 and 1.5 V/μs, respectively. The negative SRs are 34 and 0.3 V/μs for the Proposed-AB-AB and Conv-A op-amps. Thus, the SR of the proposed op-amp is 113 times higher than for the Conv-A op-amp obtained from the experimental results. The SR of the op-amp is given by $SR = I_{OutMax}/(C_L + C_C)$. From this expression of SR experimental maximum positive and negative current can be calculated.
Experimental maximum positive output currents for the Conv-A and Proposed-AB-AB op-amp are 150 μA and 2 mA. The maximum negative currents for Conv-A and Proposed-AB-AB op-amps are 30 μA and 1.8 mA. Hence, current efficiency CE of the Proposed-AB-AB op-amp is 11, whereas for Conv-A it is only 0.4. The input/output common mode ranges of the proposed op-amp are shown in Fig. 24 for a ±600-mV, 1-MHz triangular input waveform. They have values of +600 and −384 mV for the proposed op-amp. Fig. 25 shows the chip micrograph of the proposed and conventional op-amps. Designed layouts are superimposed due to the opaque passivation layer. The silicon area consumed by the conventional op-amp is 0.07 mm², whereas the area of the proposed op-amp is only 0.02 mm². Hence, in the proposed approach, higher large- and small-signal FOM can be obtained, while the silicon area can be essentially reduced because of smaller $C_C$.

B. Operation in Subthreshold Region

Fig. 26 shows the experimental frequency response of the Proposed-AB-AB and Conv-A op-amp in voltage follower configuration. The bandwidths of the Proposed-AB-AB and Conv-A op-amp are 700 and 58 kHz, respectively. Fig. 27 shows the micrograph of the fabricated chip with the op-amps designed for subthreshold operation. The area occupied by the Proposed-AB-AB op-amp is 0.02 mm² which is twice more than the Conv-A op-amp designed in subthreshold. Though the proposed and conventional class-A op-amps are using similar compensation capacitor, the former occupied a larger area because the Proposed AB-AB op-amp has an extra capacitor $C_{BAT}$. The transient responses of conventional and proposed op-amps are given in Fig. 28 for a 20-kHz square waveform with 150-mV amplitude. The positive and negative SRs of the Proposed-AB-AB op-amp are 0.08 and 0.12 V/μs, whereas for Conv-A, they are 0.07 and 0.002 V/μs, respectively.

Hence, the negative SR of the Conv-A op-amp is very poor. The maximum positive and negative output currents for the Proposed-AB-AB op-amp are 4.2 and 6.24 μA, while the Conv-A op-amp has maximum positive and negative current of 3.6 and 0.1 μA. The CE in subthreshold for the Proposed-AB-AB op-amp is 6 and for Conv-A, it is 0.3. Hence, the proposed op-amp can achieve improved negative SR. Finally, the proposed op-amp can provide 12 times higher GBW, 62 times higher negative output current at the expense of increasing the quiescent power dissipation by a factor 2.6. The input/output common mode ranges for the Proposed-AB-AB op-amp are between 242 and −194.9 mV for ±250-mV 5-kHz triangular pulse, as shown in Fig. 29.

A comprehensive comparison of the proposed op-amp’s performance with other state-of-the-art class-AB amplifiers is given in Table IV. From the table, it can be asserted that except the Si area related FOMs (strongly technology dependent), the Proposed-AB-AB op-amp has the highest small-signal, large-signal, and global FOM in strong inversion and subthreshold region. However, in strong inversion [18], it has 1.4 times higher IFOM$_L$; all other FOMs of it are lower.

VI. CONCLUSION

A power-efficient Miller op-amp architecture was reported and experimentally verified. Two versions of the op-amp were presented here: working in strong inversion as well as in subthreshold with little modification. These two versions were fabricated in 130-nm CMOS technology.

Experimental results verified that the proposed op-amp working with 1.2-V supply voltage has essentially improved large- and small-signal FOM$_{LS} = 9$ and FOM$_{SS} = 17$. The proposed op-amp operating in subthreshold also has the largest FOMs: FOM$_{LS}$ and FOM$_{SS}$ of 10 and 92, respectively. According to the literature presented in this paper, consequently, the highest value of the global FOM can be achieved which determines the ultimate speed of the proposed op-amp. As in the subthreshold region, the op-amp can also operate with a very low supply voltage (±0.25 V); it can be used in applications where power constraints exist, such as in biomedical instruments and wireless sensor networks. Finally, it can be asserted that experimental results validated the proposed circuit’s principle.

REFERENCES

[1] G. Giustolisi, G. Palmisano, and T. Segreto, “1.2-V CMOS op-amp with a dynamically biased output stage,” IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 632–636, Apr. 2000.
[2] K. J. de Langen and J. H. Huisjng, “Compact low-voltage power-efficient operational amplifier cells for VLSI,” IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1482–1496, Oct. 1998.
[3] H. F. Achiughi, C. J. B. Fayomi, and M. Sawan, “1-V DTMOS-based class-AB operational amplifier: Implementation and experimental results,” IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2440–2448, Nov. 2006.
[4] A. D. Grasso, D. Marano, G. Palumbo, and S. Pennisi, “Design methodology of subthreshold three-stage CMOS OTAs suitable for ultra-low-power low-area and high driving capability,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 6, pp. 1453–1462, Jun. 2015.
[5] A. Paul, J. Ramirez-Angulo, and A. Torralba, “Bandwidth-enhanced high current efficiency class-AB buffer with very low output resistance,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 11, pp. 1544–1548, Nov. 2018.
[6] R. J. Baker, CMOS: Circuit Design, Layout and Simulation. Hoboken, NJ, USA: Wiley, 2011.
[7] J. Ramirez-Angulo, R. G. Carvajal, J. A. Galan, and A. Lopez-Martin, “A free but efficient low-voltage class-AB two-stage operational amplifier,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 7, pp. 568–571, Jul. 2006.
[8] J. Ramirez-Angulo and M. Holmes, “Simple technique using local CMFB to enhance slew rate and bandwidth of one-stage CMOS op-amps,” Electron. Lett., vol. 38, no. 23, pp. 1409–1411, Nov. 2002.
[9] A. Roman-Loera, J. Ramirez-Angulo, A. Lopez-Martín, and R. G. Carvajal, “Free class AB-AB Miller opamp with high current enhancement,” Electron. Lett., vol. 51, no. 3, pp. 215–217, 2015.

[10] A. A. Hamoui and N. C. Rumin, “An analytical current, delay, and power model for the submicron CMOS inverter,” in Proc. IEEE 6th Int. Conf. Electron., Circuits Syst. (ICECS), vol. 3, Sep. 1999, pp. 1547–1551.

[11] R. E. Schreiber and T. Caldwell, Amplifier Design. Accessed: Sep. 4, 2019. [Online]. Available: http://individual.utoronto.ca/schreier/ece1371.html

[12] B. Razavi, Design of Analog CMOS Integrated Circuits, 2nd ed. New York, NY, USA: McGraw-Hill, 2000.

[13] C. T. Chuang, “Analysis of the settling behavior of an operational amplifier,” IEEE J. Solid-State Circuits, vol. SSC-17, no. 1, pp. 74–80, Feb. 1982.

[14] S. Sutula, M. Dei, L. Terés, and F. Serra-Graells, “Variable-mirror amplifier: A new family of process-independent class-AB single-stage OTAs for low-power SC circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 63, no. 8, pp. 1101–1110, Aug. 2016.

[15] M. P. Garde, A. Lopez-Martín, R. G. Carvajal, and J. Ramírez-Angulo, “Folded cascode OTA with 5540 MHzp/mA FoM;” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2018, pp. 1–5.

[16] E. Carrera-Bernal, S. Pennisi, A. D. Grasso, A. Torralba, and R. G. Carvajal, “0.7-V three-stage class-AB CMOS operational transconductance amplifier,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 63, no. 11, pp. 1807–1815, Nov. 2016.

[17] J. A. Agudo-Ruiz, A. Lopez-Martín, J. Lopez-Lemus, and J. Ramírez-Angulo, “Power efficient class AB op-amps with high and symmetrical slew rate,” IEEE Trans. Very Large Scale Inte. (VLSI) Syst., vol. 22, no. 4, pp. 943–947, Apr. 2014.

[18] S. Pourashraf, J. Ramirez-Angulo, A. J. Lopez-Martín, and R. Gonzalez-Carvajal, “A highly efficient composite class-AB–AB Miller op-amp with high gain and stable from 15 pF up to very large capacitive loads,” IEEE Trans. Very Large Scale Inte. (VLSI) Syst., vol. 26, no. 10, pp. 2061–2072, Oct. 2018.

[19] L. H. C. Ferreira and S. R. Sonkusale, “A 60-dB gain OTA operating at 0.25-V power supply in 130-nm digital CMOS process,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 6, pp. 1609–1617, Jun. 2014.

Anindita Paul (M’16) was born in Chinsurah, India. She received the M.S.E.E degree in VLSI design from the Institute of Radio Physics and Electronics, University of Calcutta, Kolkata, India. She is currently working toward the Ph.D. degree at the Klipsch School of Electrical Engineering, New Mexico State University, Las Cruces, NM, USA.

Her current research interests include low-voltage low-power analog circuit design.

Jaime Ramírez-Angulo (M’82–F’00) received the B.Sc. and M.S.E.E degrees from the National Polytechnic Institute, Mexico City, Mexico, in 1974 and 1976, respectively, and the Ph.D. degree from the University of Stuttgart, Stuttgart, Germany, in 1982. He was a Professor with the National Institute for Astrophysics Optics and Electronics, Mexico, and Texas A&M University, College Station, TX, USA. He is currently a Distinguished Award Professor with the Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA. His current research interests include the design and test of analog and mixed-signal very large-scale integrated circuits.

José Miguel Rocha-Pérez (M’16) received the M.Sc. and Ph.D. degrees from the Instituto Nacional de Astrofísica, Optica y Electrónica (INAOE), Puebla, Mexico, in 1991 and 1999, respectively. He was a Visiting Scholar at the Department of Electrical Engineering, Texas A&M University, College Station, TX, USA, in 2002, and CINVESTAV Guadalajara Mexico, Zapopan, Mexico, in 2003. He is currently with the Electronics Department, INAOE. His current research interests include low-voltage, low-power integrated circuits for biomedical applications.

Ramón Gonzalez Carvajal (M’99–SM’04) received the M.Sc. degree in electrical engineering and the Ph.D. degree (Hons.) from the University of Seville, Seville, Spain, in 1995 and 1999, respectively.

In 1996, he joined the Department of Electronic Engineering, School of Engineering, University of Seville, as an Associate Professor, where he became a Professor in 2002. In 1999, he joined the Klipsch School of Electrical Engineering, Las Cruces, NM, USA. He has authored or coauthored over 60 papers in international conferences. His current research interests include low-voltage low-power analog circuit design, A/D and D/A conversion, and analog and mixed-signal processing.

Antonio J. López-Martín (M’04–SM’11) received the M.S. and Ph.D. degrees (Hons.) from the Public University of Navarra, Pamplona, Spain, in 1995 and 1999, respectively.

He was a Visiting Professor at the New Mexico State University, Las Cruces, NM, USA. He is currently a Professor with the Public University of Navarra. He has authored or coauthored over 400 technical contributions in books, journals, and conferences. He holds six international patents. His current research interests include wireless transceivers and sensor interfaces with emphasis on low-voltage low-power implementations.