A Potentiostat Readout Circuit with a Low-Noise and Mismatch-Tolerant Current Mirror Using Chopper Stabilization and Dynamic Element Matching for Electrochemical Sensors

Kyeongsik Nam, Gyuri Choi, Hyungseup Kim , Mookyoung Yoo and Hyoungho Ko *

Department of Electronics Engineering, Chungnam National University, Daejeon 34134, Korea; ksnam@o.cnu.ac.kr (K.N.); cyeakl@o.cnu.ac.kr (G.C.); hyungseup@cnu.ac.kr (H.K.); anruddl2@gmail.com (M.Y.)
* Correspondence: hhko@cnu.ac.kr

Abstract: This paper presents a potentiostat readout circuit with low-noise and mismatch-tolerant current mirror using chopper stabilization and dynamic element matching (DEM) for electrochemical sensors. Current-mode electrochemical sensors are widely used to detect the blood glucose and viruses in the diagnosis of various diseases such as diabetes, hyperlipidemia, and the H5N1 avian influenza virus (AIV). Low-noise and mismatch-tolerant characteristics are essential for sensing applications that require high reliability and high sensitivity. To achieve these characteristics, a proposed potentiostat readout circuit is implemented using the chopper stabilization scheme and the DEM technique. The proposed potentiostat readout circuit consists of a chopper-stabilized programmable gain transimpedance amplifier (TIA), gain-boosted cascode current mirror, and a control amplifier (CA). The chopper scheme, which is implemented in the TIA and CA, can reduce low frequency noise components, such as 1/f noise, and can obtain low-noise levels. The mismatch offsets of the cascode current mirror can be reduced by the DEM operation. The proposed current-mirror-based potentiostat readout circuit is designed using a standard 0.18 µm CMOS process and can measure the sensor current from 350 nA to 2.8 µA. The input-referred noise integrated from 0.1 Hz to 1 kHz is 21.7 pA RMS, and the power consumption was 287.9 µW with a 1.8 V power supply.

Keywords: low-noise; mismatch-tolerant; electrochemical sensor; current mirror; chopper stabilization; dynamic element matching (DEM)

1. Introduction

Current-mode electrochemical sensors have been widely used to detect the blood glucose and viruses in the diagnosis of various diseases such as diabetes, hyperlipidemia, and the H5N1 avian influenza virus (AIV) [1–3]. The early diagnosis of highly pathogenic viruses such as H5N1 AIV is significant for preventing their rapid spread. A current-mode sensing technique using an aptamer-based field-effect transistor with an extended gate was previously introduced to detect AIV [3]. In addition, blood glucose sensing based on the electrochemical current-mode sensors with a potentiostat biasing circuit was reported in [1,2].

A general sensing mechanism with a three-electrode potentiostat electrochemical current-mode sensor is shown in Figure 1a [4]. For electrochemical current-mode sensors for blood glucose sensing, the level of diabetes can be detected by sensing the current generated through various potential differences according to the change in the concentration of glucose [4,5].

Glucose or virus concentrations are generally measured using an amperometric electrochemical sensor. A three-electrode structure with a potentiostat consisting of a working electrode (WE), reference electrode (RE), and counter electrode (CE) can measure the current generated by the electrochemical reaction [6,7]. When we assume a very small voltage drop across the current meter, the voltage difference between the WE and RE can be kept
constant by the feedback error amplifier [8]. The current generated by the electrochemical reaction flows from the CE to the WE, and this current is measured by the current meter. Therefore, the potentiostat sensor converts the solution concentration into a current. This characteristic of the sensor is suitable for bio-sensing applications such as blood glucose and virus analyses [9–11].

The conventional circuit of the current mirror based potentiostat readout circuit is shown in Figure 1b. The $M_0$ and the control amplifier (CA) generate a feedback loop, and the $V_{REF}$ between WE and RE, which is $V_{DD}-V_{DAC}$, is stabilized. The current from the electrochemical sensor, $I_{SEN}$, is copied by the current mirror, $M_1$ and $M_2$. In this architecture, however, the mismatch between the current mirror transistors due to the process variations and channel-length modulation deteriorates the sensing accuracy. Moreover, the 1/f noise components generated in $M_1$ and $M_2$ act as the main noise contributors. Therefore, designing a current mirror with low-noise [12,13] and mismatch-tolerant characteristics is critical [14,15].

In this study, a potentiostat sensing circuit with a low-noise and mismatch-tolerant current mirror is proposed. The chopper stabilization scheme and dynamic element matching (DEM) technique are integrated to reduce the low-frequency noise and mismatch in the current mirror. The gain-boosted cascode scheme is also applied to the current mirror to reduce the mismatch between the drain-source voltages ($V_{DS}$) of the current mirror. The mirrored electrochemical current is converted to the output voltage by a low-noise chopper-stabilized transimpedance amplifier (TIA).

In previous studies [16,17], a different chopper frequency and DEM frequency are used, and this may introduce performance degradation due to the intermodulation distortion (IMD) between the chopper and DEM frequencies [18]. The low DEM frequency also requires the lower cut-off frequency of LPF, which consumes a large circuit area.

Because the square waveform has odd-harmonics, if the DEM clock and the chopper clock are operated at different frequencies, the interaction between these harmonics can generate IMD, which can degrade the signal quality.

As a result, the proposed readout circuit used the same frequency for the chopper and the DEM, therefore minimizing the IMD between the chopper and DEM. Moreover, the relatively higher operating frequency of the chopper and the DEM can relax the area consumption of the LPF.

The remainder of the paper is organized as follows. Section 2 presents the circuit implementation of the proposed current-mirror-based potentiostat readout circuit. Section 3
presents the simulation results of the proposed readout circuit. Finally, Section 4 concludes the paper with a performance summary and comparison.

2. Proposed Current-Mirror-Based Potentiostat Readout Circuit

A block diagram of the proposed potentiostat readout circuit is shown in Figure 2. The proposed circuit consists of potentiostat biasing, current mirror, and TIA stages. In the potentiostat biasing stage, the voltage potential between the WE and RE is maintained by the feedback loop. In the current mirror stage, the current from the CE is copied by the low-noise and mismatch-tolerant current mirror. In the TIA stage, the current from the current mirror stage is converted to a voltage signal. This voltage signal can be converted to a digital code using an analog-to-digital converter (ADC).

![Figure 2. Block diagram of the proposed potentiostat readout circuit.](image)

The top architecture of the proposed current-mirror-based potentiostat readout circuit is shown in Figure 3. The input stage of the readout circuit consists of a sensor and CA. The CA generates a feedback loop with an $M_5$. It maintains a constant $V_{REF}$ between RE and WE. The $V_{REF}$ is calculated as

$$V_{REF} = V_{WE} - V_{RE} = V_{DD} - V_{BI}$$  \hspace{1cm} (1)

![Figure 3. Top architecture of proposed current mirror based potentiostat readout circuit.](image)

The current from the CE is mirrored by the gain-boosted cascode current mirror stage. The mirrored current is converted to the voltage through the TIA stage. Here, the transimpedance gain is programmable to adjust the gain. The low-pass filter (LPF) filters out the unwanted high-frequency components, and also acts as an anti-aliasing filter before a 12-bit successive approximation register (SAR) ADC. The internal operating parameters,
including the clock timing, transimpedance gain, $V_{B1}$ voltage, and chopper frequency are programmable, through a serial peripheral interface (SPI).

The architecture of the proposed current mirror is shown in Figure 4a. The current input, $I_{IN}$, is mirrored to the output current, $I_{OUT}$. To increase the output resistance of the current mirror and to reduce the number of errors due to the channel-length modulation, a gain-boosted cascode scheme is adopted. The W/L ratio between $M_a$ and $M_b$ determines the current ratio between $I_{IN}$ and $I_{OUT}$. Thus, the mismatch derived from the process variation between $M_a$ and $M_b$ directly affects the accuracy of the current mirror. The $I_{IN}$ is converted to the gate voltage by the diode-connection between the drain of $M_c$ and the gate of $M_a$, and the gate voltage is converted to the $I_{OUT}$ by the transconductance of $M_{bp}$; thus, the flicker noises from $M_a$ and $M_b$ largely contribute to the overall noise. In addition, the flicker noise from the gain-boosting amplifier acts as the main noise contributor. In this design, these mismatches and low-frequency noise components can be cancelled by the four-phase combinations of the chopper and DEM.

**Figure 4.** (a) Architecture of the proposed current mirror; (b) timing diagram of the chopper with current mirror using the DEM technique.

In Figure 4b, the current mirror is operated in four phases as a combination of three switching signals, CLK 1, CLK 2, and CLK S. The connections between the mirror transistors and amplifier are altered periodically as $P_1, P_2, P_3,$ and $P_4$. The mismatches between the elements can be averaged out. In this current mirror, the chopper operation and dynamic element matching operation are merged into four phases. The low-frequency noise of the current mirror and amplifier are up-modulated by the chopper operation. The mismatch between the transistors in the current mirror and the amplifier is averaged, and thus a highly accurate current mirror operation with low noise is achieved.

The circuit configuration of the proposed current mirror as the phases of the combined chopper and DEM operations are illustrated in Figure 5. At the point of the connection around $M_3$, in Phase 1, the source of $M_3$ is connected to the drain of $M_2$, and the gate of $M_3$ is connected to the negative output of the amplifier. In Phase 2, the source of $M_3$ remains connected to the drain of $M_2$; however, the gate of $M_3$ is connected to the positive output of the amplifier. In Phase 3, the source of $M_3$ is connected to the drain of $M_1$, and the gate of the $M_3$ is connected to the positive output of the amplifier. In Phase 4, the source of $M_3$ is connected to the drain of $M_1$, and the gate of $M_3$ is connected to the negative output of the amplifier. Using these four-phase combinations of the chopper and DEM techniques, the mismatches and the low-frequency noise components can be averaged out.
Dynamic Element Matching (DEM) Configuration

Figure 5. Operation principles of chopper and DEM technique.

Figure 6 shows the single-ended chopper operational amplifiers used in the implementation of the CA and the TIA. The amplifier adopts complementary input stages of the PMOS and NMOS differential pairs for the rail-to-rail input common-mode range. The intermediate stage is implemented using a folded-cascode topology with class-AB biasing, and the output stage is implemented in class-AB. The choppers in front of both the input stage and common-gate stages are implemented, as shown in Figure 6. The individual switch in the chopper is implemented using the CMOS transmission gate, and the chopping frequency of this circuit is 125 kHz having non-overlapping clock. Non-overlapping clock have 10 ns duration.

Figure 7 shows the fully differential amplifier used for gain boosting of the current mirror. A general two-stage folded-cascode Miller-compensated topology with common mode feedback (CMFB) is adopted. In this gain-boosted current mirror, because the input common mode level is low (approximately 100–200 mV), and the PMOS input stage is exploited, two source followers are added to the CMFB circuit to reduce the resistive load-}

Figure 6. Schematic of the single-ended chopper amplifier.
The chopper amplifier modulates the input signal to the high chopping frequency band to avoid the low-frequency flicker noise. The modulated signal is amplified and demodulated to the baseband using an output chopper. Here, the offset and the low-frequency noise are up-modulated by the output chopper, and is attenuated by the following LPF. Thus, a thermal-noise-limited signal-to-noise ratio (SNR) can be achieved using the chopper operation.

Figure 7 shows the fully differential amplifier used for gain boosting of the current mirror. A general two-stage folded-cascode Miller-compensated topology with common mode feedback (CMFB) is adopted. In this gain-boosted current mirror, because the input common mode level is low (approximately 100–200 mV), and the PMOS input stage is exploited, two source followers are added to the CMFB circuit to reduce the resistive loading for common mode detection.

A three-port electrochemical sensor was modeled using a voltage controlled resistor, as shown in Figure 8 [19–21]. The resistance between the RE and CE is modeled as a constant resistor at 10 kΩ. The typical voltage difference between the WE and RE was set to be 700 mV. In this circuit, the WE was forced by the VDD supply (1.8 V). The RE is typically indirectly biased to 1.1 V by the virtual short between the feedback amplifier input nodes. The current change due to the electrochemical reaction is modeled using a voltage-controlled resistor, which varies from 250 to 2250 kΩ, and is implemented using Verilog-A. Since the chip is under fabricate, post layout simulation was performed using parasitic extraction (PEX).

Figure 9 shows the layout of the circuit. The circuit was implemented using a 0.18-μm CMOS process with an active area of 1.073 mm². The overall current consumption was 287.9 μW.

3. Results and Discussions

A three-port electrochemical sensor was modeled using a voltage controlled resistor, as shown in Figure 8 [19–21]. The resistance between the RE and CE is modeled as a constant resistor at 10 kΩ. The typical voltage difference between the WE and RE was set to be 700 mV. In this circuit, the WE was forced by the VDD supply (1.8 V). The RE is typically indirectly biased to 1.1 V by the virtual short between the feedback amplifier input nodes. The current change due to the electrochemical reaction is modeled using a voltage-controlled resistor, which varies from 250 to 2250 kΩ, and is implemented using Verilog-A. Since the chip is under fabricate, post layout simulation was performed using parasitic extraction (PEX).

Figure 8 shows the layout of the circuit. The circuit was implemented using a 0.18-um CMOS process with an active area of 1.073 mm^2. The overall current consumption was 287.9 μW.
Figure 9. Layout of proposed readout circuit.

Figure 10a shows the input-output characteristics of the proposed current mirror between the input current (ISEN.IN) and output current (ISEN.OUT). The maximum error from 0 to 4.5 μA for the input current is 1.129%FSO (full scale output).

Figure 10b shows the transimpedance of the TIA was simulated to be 300 kΩ with a maximum nonlinearity of 0.793% in the current range of 3.83 μA.

Figure 11 shows the transient simulation results of the proposed potentiostat readout circuit. The resistance between the WE and RE varied from 250 to 2250 kΩ, and is implemented using a 0.18-μm CMOS process with an active area of 1.073 mm². The overall current consumption was 4.5 μA for the input current is 1.129%FSO (full scale output).
Figure 12 shows the stability simulation results of the TIA with the feedback transimpedance resistance of 300 kΩ and feedback capacitance of 10 pF. The open-loop gain (OLG) is 117 dB, the unit gain bandwidth (UGBW) is 2.211 MHz, and the phase margin is 84.67 deg. This result shows stability at high-speed performance and can be setting the variable gain setup.

![Stability Simulation Result of Proposed TIA](image)

**Figure 12.** Stability simulation result of proposed TIA.

The input referred noise simulation results are shown in Figure 13. The input referred current noise at 1 Hz is reduced from 13.2775 pA/√Hz to 936 fA/√Hz by the chopper operation. The input-referred noise density and the integrated input-referred noise from 0.1 Hz to 1 kHz are 21.7 pARMS, respectively.

![Input-Referred Noise Simulation Results of the Readout Circuit](image)

**Figure 13.** Input-referred noise simulation results of the readout circuit.

Table 1 shows noise contributors of readout circuit. When the chopper is disabled, the flicker noise components in the current mirror, \( M_{1,2} \), form about 72% of the total noise. When the chopper is enabled, the main contributors are changed to the thermal noise of \( M_{1,2} \).
Table 1. Simulated noise contributors.

| Transistor          | Noise Source | Total Noise Chopper Disable (%) | Total Noise Chopper Enable (%) |
|---------------------|--------------|---------------------------------|-------------------------------|
| $M_{1,2}$ (current mirror) | Flicker      | 71.52                           | 12.44                         |
| $M_{1,2}$ (current mirror) | Thermal     | 8.03                            | 31.02                         |
| $PM_{2,3}$ (TIA input pair) | Flicker      | 4.06                            | 1.40                          |
| $NM_{2,3}$ (TIA input pair) | Flicker      | 3.62                            | 1.38                          |
| $PM_{4,5}$ (TIA cascode load) | Flicker      | 3.53                            | 0.18                          |
| $NM_{4,5}$ (TIA cascode load) | Flicker      | 2.8                             | 0.10                          |
| $NM_{6,7}$ (TIA cascode) | Flicker      | 0.18                            | 2.78                          |

Figure 14 show the Monte-Carlo simulation results with $N = 200$. The input current, $V_{BIAS}$ and $R_f$, were fixed to $1 \mu A$, 500 mV, and 300 k$\Omega$, respectively. The desired nominal output of the TIA was 800 mV. In the simulation, the standard deviation of the TIA output was reduced from 2.49 to 0.12 mV by the DEM operation in Figure 14d.

Figure 14. Mismatch simulation results when the chopper and DEM were (a) disabled; used different frequency (b) $f_{ch} = 125$ kHz, DEM clock = 100 kHz; (c) $f_{ch} = 125$ kHz, DEM clock = 150 kHz; used same frequency (d) $f_{ch} = $ DEM clock = 125 kHz.

As shown in Figure 14b,c, the standard deviation of the TIA output was 0.75 to 0.68 mV. The different chopper frequency and DEM frequency were used, and this may introduce performance degradation due to the IDM between the chopper and DEM frequencies. In Figure 14d, the same frequency for the chopper and the DEM is used, thus IMD between the chopper and DEM can be minimized.

Table 2 summarizes the performances of the proposed potentiostat readout circuit with those of previous studies [4,16,17,22–24]. The simulation results of this circuit achieve the wide input range, low noise, and mismatch-tolerant characteristics.
Table 2. Performance summary comparison between the proposed potentiostat readout circuit and previous studies.

|                         | This Work (Simulated) | TBCAS 2013 [22] | TCAS-I 2009 [4] | Sensors 2017 [23] | IEEE Access 2020 [24] | ISCAS 2012 [16] TCAS-I 2013 [17] |
|-------------------------|-----------------------|-----------------|-----------------|-------------------|-----------------------|----------------------------------|
| Process(µm)             | 0.18                  | 0.35            | 0.18            | 0.18              | 0.065                 | 0.13                             |
| Architecture            | Current mirror        | CC 1            | Current mirror  | FDDA 2            | 1st-order delta-sigma converter | CC                               |
| Chopper                 | Y (125 kHz)          | N               | N               | N                 | N                     | Y (10 kHz)                       |
| DEM O/X                 | Y (125 kHz)          | N               | N               | N                 | N                     | Y (500 Hz)                       |
| Output format           | Voltage               | Digital codes   | Frequency       | Voltage           | Digital codes         | Current                          |
| Supply voltage (V)      | 1.8                   | 3.3             | 1.8             | 1.8               | 1.2                   | 1.2                             |
| Power consumption (µW)  | 287.9                 | 188             | 50              | 53                | 15–25                 | (0.1–1.5 µA)                     |
| Input current range (A) | 100 n–3.83 µ         | 24 p–350 n      | 1 n–1 µ        | 100 u–840 u       | 100 n–1.5 µ           | 8.6 p–350 n                      |
| Input-referred noise (pA RMS) | 21.7 (0.1 Hz–1 kHz) (simulated) | 24 (100 Hz BW) (measured) | N/A             | N/A               | 168.3 3 (1 Hz BW) (measured) | 20.31 4 (0.01 Hz–1 kHz) (measured) |

1 Current conveyer; 2 Fully differential difference amplifier; 3 Output digital code is limited to 10 bits; 4 Standard deviation (1 σ) of output current with 100 pA input current.

4. Conclusions

This paper proposes a potentiostat readout circuit with a low-noise and mismatch-tolerant current mirror using chopper stabilization and dynamic element matching (DEM) for electrochemical sensors. The potentiostat electrochemical current-mode sensors convert potential differences into current signals according to the concentration of the solution, and the readout circuit converts current signals into voltage signals.

The proposed potentiostat readout circuit consists of a potentiostat biasing stage using CA, a gain-boosted cascode current mirror, TIA, I/V reference, SPI, oscillator, and a timing generator. In order to detect small changes in current, the proposed readout circuit with mismatch-tolerant and low-noise characteristics is essential. For this purpose, a chopper was adopted for the input and output stages of the CA, current mirror, and TIA. The DEM technique was applied to make it mismatch-tolerant. Thus, the clock generator for chopping, along with the DEM and an SPI for communication to the digital circuits, were integrated into a single chip.

The proposed readout circuit was under fabricate by implementing a 0.18-µm CMOS process with an active area of 1.073 mm². It consumed 287.9 µW of power at a 1.8 V supply voltage. The input-referred current noise was reduced to 936 fA/√Hz at 1 Hz, and the input-referred noise from 0.1 Hz to 1 kHz was 21.7 pA RMS. The input current range was in the range of 100 nA to 3.83 µA (maximum nonlinearity < 1%). The standard deviation of the TIA output was reduced from 2.49 mV to 0.12 mV by the DEM operation. These results suggest that the readout circuit proposed in this paper is suitable as an electrochemical sensor using a potentiostat.

Author Contributions: Conceptualization, K.N. and H.K. (Hyoungho Ko); methodology, H.K. (Hyoungho Ko); software, K.N.; validation, K.N., G.C. and H.K. (Hyungseup Kim); formal analysis, G.C.; investigation, M.Y.; resources, H.K. (Hyungseup Kim); data curation, K.N.; writing—original draft preparation, K.N.; writing—review and editing, H.K. (Hyoungho Ko); visualization, K.N.; supervision, H.K. (Hyungseup Kim); project administration, H.K. (Hyoungho Ko); funding acquisition, H.K. (Hyoungho Ko). All authors have read and agreed to the published version of the manuscript.

Funding: This research was supported by the MSIT (Ministry of Science and ICT), Korea, under the ITRC (Information Technology Research Center) support program (IITP-2021-2017-0-01635) supervised by the IITP (Institute for Information & Communications Technology Planning & Evaluation).

Institutional Review Board Statement: Not applicable.
Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Acknowledgments: The EDA tool was supported by the IC Design Education Center (IDEC), Korea.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Kim, J.; Ko, H. A 1.2 V low-power CMOS chopper-stabilized analog front-end IC for glucose monitoring. IEEE Sens. J. 2015, 16, 6517–6518. [CrossRef]
2. Zuo, L.; Islam, S.K.; Mahbub, I.; Quaiyum, F. A low-power 1-V potentiostat for glucose sensors. IEEE Trans. Circuits Syst. II Express Briefs 2015, 62, 204–208. [CrossRef]
3. Kwon, J.; Lee, Y.; Lee, T.; Ahn, J. Aptamer-based field-effect transistor for detection of avian influenza virus in chicken serum. Anal. Chem. 2020, 92, 5524–5531. [CrossRef]
4. Ahmadi, M.M.; Jullien, G.A. Current-mirror-based potentiostats for three-electrode amperometric electrochemical sensors. IEEE Trans. Circuits Syst. I Regul. Pap. 2009, 56, 1339–1348. [CrossRef]
5. Chung, W.; Paglinawan, A.C.; Kuo, T. A 600 µW readout circuit with potentiostat for amperometric chemical sensors and glucose meter applications. In Proceedings of the 2007 IEEE Conference on Electron Devices and Solid-State Circuits, Tainan, Taiwan, 20–22 December 2007. [CrossRef]
6. Ahmadi, M.M.; Jullien, G.A. A very low power CMOS potentiostat for bioimplantable applications. In Proceedings of the Fifth International Workshop on System-on-Chip for Real-Time Application (IWSOC'05), Banff, AB, Canada, 20–24 July 2005; pp. 184–189. [CrossRef]
7. Bouhoun, M.L.; Blondeau, P.; Louafi, Y.; Andrade, F.J. A Paper-Based Potentiometric Platform for Determination of Water Hardness. Chemosensors 2021, 9, 96. [CrossRef]
8. Wang, W.-S.; Kuo, W.-T.; Huang, H.-Y.; Luo, C.-H. Wide dynamic range CMOS potentiostat for amperometric chemical sensor. Sensors 2010, 10, 1782–1797. [CrossRef]
9. Matzeu, G.; Florea, L.; Diamond, D. Advances in wearable chemical sensor design for monitoring biological fluids. Sens. Actuators B Chem. 2015, 211, 403–418. [CrossRef]
10. Lefrou, C.; Fabry, P.; Poignet, J.C. Electrochemistry, Springer: Berlin, Germany, 2009; pp. 68–90.
11. Mohanty, S.P.; Konugianos, E. Biosensors: A tutorial review. IEEE Potentials 2006, 25, 35–40. [CrossRef]
12. Fischer, S.; Muratore, D.; Weinreich, S.; Peres, A.P.; Walker, R.M.; Gupta, C.; Howe, R.T.; Murmann, B. Low-noise integrated potentiostat for affinity-free protein detection with 12 nV/rt-Hz at 30 Hz and 1.8 pA rms Resolution. IEEE Solid-State Circuits Lett. 2019, 6, 41–44. [CrossRef]
13. Martin, S.M.; Gebara, F.H.; Strong, T.D.; Brown, R.B. A fully differential potentiostat. IEEE Sens. J. 2009, 9, 135–142. [CrossRef]
14. Ayers, S.; Gillis, K.D.; Lindau, M.; Minch, B.A. Design of a CMOS potentiostat circuit for electrochemical detector arrays. IEEE Trans. Circuits Syst. I Regul. Pap. 2007, 54, 736–744. [CrossRef][PubMed]
15. Turner, R.F.B.; Harrison, D.J.; Baltes, H.P. A CMOS potentiostat for amperometric chemical sensors. IEEE J. Solid-State Circuits 1987, 22, 473–478. [CrossRef]
16. Jafari, H.M.; Genov, R. Bidirectional current conveyor with chopper stabilization and dynamic element matching. In Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Seoul, Korea, 20–23 May 2012; pp. 1079–1082. [CrossRef]
17. Jafari, H.M.; Genov, R. Chopper-stabilized bidirectional current acquisition circuits for electrochemical amperometric biosensors. IEEE Trans. Circuits Syst. I: Regul. Pap. 2013, 60, 1149–1157. [CrossRef]
18. Rooijers, T.; Karmakar, S.; Kusuda, H.; Huijsing, J.H.; Makinwa, K.A.A. 31.4 µW Chopper-Stabilized Amplifier with-107dB IMD and 28 dB Suppression of Chopper-Induced IMD. In Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Seoul, Korea, 20–23 May 2012, pp. 440–480. [CrossRef]
19. Busoni, L.; Carla, M.; Lanzi, L. A comparison between potentiostatic circuits with grounded work or auxiliary electrode. Rev. Sci. Instrum. 2002, 73, 1921. [CrossRef]
20. Fidler, J.C.; Penrose, W.R.; Bovis, J.P. A potentiostat based on a voltage-controlled current source for use with amperometric gas sensors. IEEE Trans. Instrum. Meas. 1992, 41, 308–310. [CrossRef]
21. Anoon, A.E.; Mohan, N.M.; Guruvayurappan, K. Simulation of a multi-strip blood glucometer. In Proceedings of the TENCON 2014—2014 IEEE Rehion 10 Conference, Bankok, Thailand, 22–25 October 2014; pp. 1–4. [CrossRef]
22. Nazari, M.H.; Mazhab-Jafari, H.; Leng, L.; Guenther, A.; Genov, R. CMOS neurotransmitter microarray: 96-channel integrated potentiostat with on-die microsensors. IEEE Trans. Biomed. Circuits Syst. 2013, 7, 338–348. [CrossRef][PubMed]
23. Ghodsevali, E.; Morneou-Gamache, S.; Mathault, J.; Landari, H.; Boisselier, E.; Boukadoum, M.; Gosselin, B.; Miled, A. Miniaturized FDDA and CMOS based potentiostat for bio-applications. Sensors 2017, 17, 810. [CrossRef][PubMed]
24. Aymerich, J.; Marquez, A.; Munoz-Berbel, X.; Javier Del Campo, F.; Guirado, G.; Teres, L.; Serra-Graells, F.; Dei, M. A 15-µW 105-dB 1.8-Vpp potentiostatic delta-sigma modulator for wearable electrochemical transducers in 65-nm CMOS technology. IEEE Access 2020, 8, 62127–62136. [CrossRef]