Reduction of Over Line Current in Power System from Short Circuit Effect Using Static Synchronous Series Compensator

Prechanon Kumkratug
Department of Electrical Engineering, Faculty of Engineering at Si Racha, Kasetsart University, 199 M.6, Tungsukhla, Si Racha, Chonburi, 20230, Thailand

Abstract: Problem statement: One of the major problems in power system is the over line current from short circuit effect. It may cause in the electrical apparatus outages. Approach: Static Synchronous Series Compensator (SSSC) is a power electronic based device that has the capability of controlling the line current. This study applies the SSSC to decrease the over line current in power system during dynamic state. To verify the effect of the SSSC on over line current reduction, the mathematical model of power system equipped with a SSSC is presented. The variation curve of line current of the faulted system with without and with a SSSC is tested and compared in various cases. Results: The line current of the system without a SSSC is continuously oscillation and the maximum value is much more than the system with a SSSC. Conclusion: SSSC can decrease over line current in power system from short circuit effect.

Key words: Over line current, power system stability, FACTS devices, static synchronous, Static Synchronous Series Compensator (SSSC), Single Machine Infinite Bus (SMIB), transformer leakage, voltage injection, voltage source, short circuit, High Voltage Direct Current (HVDC), Flexible AC Transmission System (FACTS)

INTRODUCTION

The short circuit in power system is unavoidable situation and it provides the high current. It may cause in power apparatus outage. One of the major problems in power system is the over line current from short circuit effect (Barbuy et al., 2009; Coe and Laosethakul, 2010; Subramanian et al., 2010; Barnes et al., 2009). They have proposed many methods to improve stability of power system such as load shedding, High Voltage Direct Current (HVDC), Flexible AC Transmission System (FACTS), (Matondang and Jambak, 2010; El-Shennawy et al., 2010; Hannan et al., 2009; Magaji and Mutafa, 2009; Wong and Lee, 2009; Metkar and Talbar, 2010; Mustafa and Magaji, 2009).

A Static Synchronous Series Compensator (SSSC) is a member of the FACTS family that is connected in series with power system. The SSSC consists of a solid state voltage source converter with GTO thyristor switches or other high performance of semi-conductor and transformer. The SSSC can electrically mimic reactor and capacitor by injecting a shunt current in quadrature with the line voltage. The reactive power (or current) of the SSSC can be adjusted by controlling the magnitude and phase angle of the output voltage of the shunt converter (Ahmad and Al-Husban, 2009; Bagher at el., 2009; Hashim and Marghany, 2009; Zahim et al., 2009).

This study presents the method of decreasing over line current in power system from short circuit effect by using a SSSC. The mathematical model of power system equipped with a SSSC is systematically derived. The simulation results are tested on a Single Machine Infinite bus system. The effect of SSSC on reduction of over line current is investigated in various cases.

MATERIALS AND METHODS

Mathematical Model: Figure 1a shows the single line diagram of Single Machine Infinite Bus (SMIB) system without a SSSC and the corresponding equivalent circuit is shown in Fig. 1b. Here $X_1$ is the equivalent reactance between the machine internal bus and the bus m and $X_2$ is the equivalent reactance between bus m and the infinite bus. The generator is represented by a constant voltage source ($E'$) behind transient reactance ($X_d$).

Consider the system without a SSSC as shown in Fig. 1, the line current is given by:

$$I_o = \frac{E' - V_o}{jX} = \frac{(E'\cos\delta + jE'\sin\delta) - (V_o)}{jX} = \frac{E'\sin\delta}{X} + j\left(-\frac{E'\cos\delta + V}{X}\right)$$

(1)
Fig. 1: Single machine infinite bus system (a) schematic diagram (b) equivalent circuit

Fig. 2: Single machine infinite bus system with a SSSC (a) schematic diagram (b) equivalent circuit of system with a SSSC represented by a series voltage injection

Here $X = X_1 + X_2$:

\[ \theta = \tan^{-1} \left( \frac{V_b - E' \cos \delta}{E' \sin \delta} \right) \quad (2) \]

The output electrical power of the system without a SSSC is given by:

\[ P_e = \frac{E' V_b \sin \delta}{X} \quad (3) \]

Fig. 3: Phasor diagram (a) without a SSSC (b) with a SSSC operating in capacitive mode (c) with a SSSC operating in reactive mode

Now, consider the system with a SSSC as shown in Fig. 2. The Fig. 2b represents the equivalent circuit of Fig. 2a. The SSSC is represented by a series voltage injection ($V_s$) and transformer leakage reactance. When $V_s$ is positive, the SSSC supplies the reactive power to the system, it is called capacitive mode and then the series voltage angle $\theta_s$ is in lagging with the line current as shown in Fig. 3b whereas $V_s$ is negative, the SSSC absorbs the reactive power to the system, it is called reactive mode and then the series voltage angle $\theta_s$ is in leading with the line current as shown in Fig. 3c.
From Fig. 2b, the line current of the system with a SSSC is given by:

$$I_s = \frac{E - V_s - V_e}{jX} = \left[ \frac{E - V_s}{jX} \right] + \left[ \frac{-V_e}{jX} \right]$$

(4)

From the Eq. 1 and 4, the line current of the system with a SSSC is given by:

$$I_s = I_0 + \Delta I$$

(5)

Here, $\Delta I = \frac{-V_e}{jX}$

From Eq. 1 and 4, $\Delta I$ is the additional component of the system of a SSSC.

From the phasor diagram as shown in Fig. 3, it indicates that the SSSC doesn’t change the line current angle. However, the SSSC affects on the line current magnitude. When $V_s$ lags line current 90 degree, the line current magnitude is increased and when $V_s$ leads line current 90 degree, the line current magnitude is decreased as can be seen in Fig. 3.

**MATERIALS AND METHODS**

The dynamic of power system as shown in Fig. 2a can be expressed by following equations

$$\delta = \omega$$

(6)

$$\omega = \frac{1}{M} [P_m - P_e]$$

(7)

Here, $\delta$, $\omega$, $P_m$, $M$ and $P_e$ are the rotor angle, speed deviation, mechanical input power, moment of inertia and electrical output power. The output electrical power equation of generator can be expressed by:

$$P_e = \text{Re}[E'(I_o')]$$

$$= \text{Re}[E'(I_o')] + \text{Re}[E'(\Delta I')]$$

(8)

The first term of Eq. 8 represents the system without a SSSC. The second term is the additional component from the SSSC ($\Delta P_e$) rewritten by:

$$P_e = P_p + \Delta P_e$$

(9)

The $\Delta P_e$ is written by:

$$\Delta P_e = \text{Re} \left[ E' \left( \frac{-V_s}{jX} \right) \right] = \text{Re} \left[ E' \Delta \left( \frac{-V_e \cos \delta}{jX} \right) \right] = \frac{E'V_s \sin(\delta - \theta)}{X}$$

(10)

Here:

$$\Delta P_e = \frac{E'V_s \cos(\delta - \theta)}{X}$$

(11)

From the Eq. 2, it can be written by:

$$E' \sin \delta \sin \theta = V_s \cos \theta - E' \cos \delta \cos \theta$$

(12)

With some mathematical manipulations of Eq. 11, it can be written by:

$$\cos(\delta - \theta) = \frac{V_s}{E'} \cos(\theta)$$

(13)

From the Fig. 3, the cosine of the line current angle is given by:

$$\cos(\theta) = \frac{E' \sin(\delta)}{xy}$$

(14)

From Eq. 10 and 13, the additional component of output electrical power is:

$$\Delta P_e = \frac{V_s E' V_e}{X \sqrt{(E')^2 + (V_s)^2 - 2E'V_s \cos(\delta)}}$$

(15)

From Eq. 8 and 14, the output electrical power of system with a SSSC is given by:

$$P_e = P_p + \frac{V_s E' V_e}{\sqrt{(E')^2 + (V_s)^2 - 2E'V_s \cos(\delta)}}$$

(16)

It can be seen from Eq. 15 that the output electrical power flow can be controlled by a SSSC. With positive value of $V_s$, the output electrical power is increased whereas with negative value of $V_s$, the output electrical power is reduced. Thus the control strategy of SSSC is given by:

$$V_s = k \omega$$

(17)

Here, $k$ is constant gain control.
RESULTS

The proposed model of decreasing over line current in faulted power system equipped with a SSSC is investigated on sample system. Fig. 4 shows the sample system. The system parameters are:

\[ M=5.6, \quad X_i = 0.1, \quad X_i' = 3, \quad X_{L1} = 0.4, \quad X_{L2} = 0.4, \quad X_{L3} = 0.9, \quad X_{L4} = 0.4, \quad P_m = 0.9 \]

It is considered that a 3-phase fault appears on line L1 and it is cleared by opening the faulted line. Figure 5 shows the variation curve of line current of the system with clearing fault time \( t_{cl} = 130 \) msec and Fig. 6 shows the variation curve of line current of the system with clearing fault time \( t_{cl} = 138 \) msec.

DISCUSSION

It can be observed from the simulation results that with \( t_{cl} = 130 \) msec and without a SSSC (\( K=0 \)), the line current continuously oscillation and with a SSSC, the line current can return to normal steady state at few seconds. With increasing \( t_{cl} \) to 138 msec, the over line current of the system without a SSSC is increased much more and higher frequency. However, the over line current can be significant reduced by using the SSSC.

CONCLUSION

This study presents the method of decreasing over line current in power system from short circuit effect by using a SSSC. The mathematical model of power system equipped with a SSSC is systematically derived. It was found from the proposed model that the line current can be controlled by a SSSC. The simulation results are tested on a Single Machine Infinite bus system. It was found from the simulation results that the SSSC can decrease over line current in power system from short circuit effect.

REFERENCES

Ahmad and N. Al-Husban, 2009. An eigenstructure assignment for a static synchronous compensator. Am. J. Eng. Applied Sci., 2: 812-816. DOI: 10.3844/ajeassp.2009.812.816

Bagher, M., B. Sharifian, M.R. Feyzi, S.H. Hosseini and R. Valinia, 2009. Implementing a vector controller using 68k processors. Am. J. Eng. Applied Sci., 2: 488-493. DOI: 10.3844/ajeassp.2009.488.493

Barbuy, H.S., A. Rocco, L.A.P. Fernandes and G.C. Guimaraes, 2009. Voltage collapse risk associated to under-voltage capacitive compensation in electric power system operation. Am. J. Applied Sci., 6: 646-651. DOI: 10.3844/ajassp.2009.646.651

Barnes, B., H. Cao, T. Drab and J. Pearson, 2009. Design of Sustainable relief housing in ethiopia: an implementation of cradle to cradle design in earthbag construction. Am. J. Environ. Sci., 5: 137-144. DOI: 10.3844/ajessp.2009.137.144
Coe, T.S. and K. Laosethakul, 2010. Should individual investors use technical trading rules to attempt to beat the market? Am. J. Econ. Bus. Admin., 2: 201-209. DOI: 10.3844/ajebsap.2010.201.209
El-Shennawy, T.I., A.M. Moussa, M.A. El-Gammal and A.Y. Abou-Ghazala, 2010. A dynamic voltage restorer for voltage sag mitigation in a refinery with induction motors loads. Am. J. Eng. Applied Sci., 3: 144-151. DOI: 10.3844/ajeassp.2010.144.151
Hannan, M.A., A. Mohamed, A. Hussian and M. Dabbay, 2009. Development of the unified series-shunt compensator for power quality mitigation. Am. J. Applied Sci., 6: 978-986. DOI: 10.3844/ajassp.2009.978.986
Hashim, M. and M. Marghany, 2009. Robust of doppler centroid for mapping sea surface current by using radar satellite data. Am. J. Eng. Applied Sci., 2: 781-788. DOI: 10.3844/ajeassp.2009.781.788
Magaji, N. and M.W. Mutafa, 2009. Optimal thyristor control series neuro-controller for damping oscillations. J. Comput. Sci., 5: 983-990.
Matondang, M.Z. and M.I. Jambak, 2010. Soft computing in optimizing assembly lines balancing. J. Comput. Sci., 6: 141-162. DOI: 10.3844/jcssp.2010.141.162
Metkar, S.P. and S.N. Talbar, 2010. Motion detection and projection based block motion estimation using the radon transform for video coding. J. Comput. Sci., 6: 979-986. DOI: 10.3844/jcssp.2010.979.986
Mustafa, M.W. and N. Magaji, 2009. Optimal location of static var compensator device for damping oscillations. Am. J. Eng. Applied Sci., 2: 353-359. DOI: 10.3844/ajeassp.2009.353.359
Subramanian, R., S. N. Sivanandam and C. Vimalarani, 2010. An optimization of design for sl-duty induction motor using constraints normalization based violation technique. J. Comput. Sci., 6: 107-111. DOI: 10.3844/jcssp.2010.107.111
Wong, L. and L.S. Lee, 2009. Heuristic placement routines for two-dimensional bin packing problem. J. Math. Stat., 5: 334-341. DOI: 10.3844/jmssp.2009.334.341
Zahim, S.M., M. Norainon, J.M. Shawal and R.I.R.M. Taufika, 2009. Iterative numerical method of gate turn-off thyristor: Comparative study between Si and SiC. Am. J. Eng. Applied Sci., 2: 446-450. DOI: 10.3844/ajeassp.2009.446.450