Three Input Single Output Voltage-Mode Multifunction Filter with Independent Control of Pole Frequency and Quality Factor

Witthaya MEKHUM1, Winai JAIKLA2

1Department of Industrial Management, Faculty of Industrial Technology, Suan Sunandha Rajabhat University, Ratchasima 295, 103 00 Bangkok, Thailand
2Department of Engineering Education, Faculty of Industrial Education, King Mongkut’s Institute of Technology Ladkrabang, Chalongkrung Road, 105 20 Bangkok, Thailand

mekhum@yahoo.com, kawina@kmitl.ac.th

Abstract. This paper presents a voltage-mode biquadratic filter performing completely standard functions: low-pass, high-pass, band-pass, band-reject and all-pass functions, based on single voltage differencing transconductance amplifier (VDTA). The proposed filter has three input voltage and a single output voltage. The features of the circuit are that; the quality factor and natural frequency can be tuned independently; the circuit description is very simple, consisting of merely one VDTA, one resistor and two capacitors; the pole frequency can be electronically adjusted. Additionally, each function response can be selected by suitably selecting input signals with digital method; the double input voltage is not required. Using only single active element, the proposed circuit is very suitable to further develop into an integrated circuit. The PSPICE simulation results are depicted. The given results agree well with the theoretical anticipation.

Keywords
Filter, integrated circuit, VDTA, voltage-mode.

1. Introduction

Filters are important blocks in many integrated circuit applications such as radio frequency applications, data conversion in A/D and D/A systems and many others [1], [2], [3]. One of most popular analog filters is a multiple-input single-output biquadratic filter (MISO) which different output filter functions can be realized simply by different combinations of switching on or off the input currents where the selection can be done digitally using a microcontroller.

The synthesis and design of analog filters using modern electronically controllable active building blocks (ABBs) give flexibility and convenience for designer. These filters can be easily controlled by microcomputer or microcontroller. Also some filter circuits which use active building block can avoid the use of the external resistors. This will reduce the cost and chip area. Yesil et al [4] proposed several circuit ideas of building blocks for voltage-, current- and mixed mode applications. One of them is the voltage differencing transconductance amplifier (VDTA). This device allows applications with interesting features, especially those providing the electronic controllability.

Numerous techniques using active building block for designing the MISO voltage-mode filters have been developed in the past two decades [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31]. These MISO filters are based on current conveyor (CCII) [5], [6], [7], [8], [9], [10], [11], current feedback amplifier (CFA) [12], [13], [14], differential difference current conveyor (DDCC) [15], [16], operational transconductance amplifier (OTA) [17], [18], fully differential current conveyor (FDCCII) [19], [20], [21], operational transresistance amplifier (OTRA) [22], current conveyor transconductance amplifier (CCTA) [23], current follower transconductance amplifier (CFTA) [24], dual X second-generation current conveyor (DXCCII) [25], current controlled CCI (CCCI) [26], differential voltage current conveyor (DVCC) [27], [28], current differencing buffered amplifier (CDBA) [29], and voltage differencing differential input buffered amplifier (VD-DIBA) [30] and VDTA [31]. The advantages of the proposed MISO voltage-mode filter are compared with several previous MISO voltage-mode filters which the results are shown in Tab. 1.
### Tab. 1: Comparison between various MISO voltage-mode filters.

| Ref | ABB | No. of ABB | No. of R+C | Electronic control | Independent tune of $\omega_0$ and Q | No need of double input | No need of matching condition |
|-----|-----|------------|------------|-------------------|-----------------------------------|------------------------|-------------------------------|
| [5] | CCH | 2          | 3+2        | No                | Yes                               | Yes                    | Yes                           |
| [6] | CCH | 3          | 5+2        | No                | Yes                               | Yes                    | Yes                           |
| [7] | CCH | 2          | 2+2        | No                | No                                | Yes                    | Yes                           |
| [8] | CCH | 2          | 2+2        | No                | Yes                               | Yes                    | Yes                           |
| [9] | CCH | 2          | 3+2        | No                | Yes                               | Yes                    | No                            |
| [10]| CCH | 2         | 3+2        | No                | Yes                               | Yes                    | No                            |
| [11]| CCH | 3          | 5+2        | No                | Yes                               | Yes                    | No                            |
| [12]| CF  | 1          | 3+2        | No                | No                                | No                     | Yes                           |
| [13]| CF  | 1          | 3+2        | No                | Yes                               | Yes                    | No                            |
| [14]| CF  | 1          | 2+2        | No                | No                                | Yes                    | Yes                           |
| [15]| DDCC| 2          | 2+2        | No                | No                                | Yes                    | Yes                           |
| [16]| DDCC| 3          | 2+2        | No                | No                                | Yes                    | Yes                           |
| [17]| OTA | 2          | 0+2        | Yes               | No                                | Yes                    | Yes                           |
| [18]| OTA | 6          | 0+2        | Yes               | No                                | Yes                    | Yes                           |
| [19]| FDCCII| 1        | 3+2        | No                | Yes                               | Yes                    | Yes                           |
| [20]| FDCCII| 2        | 2+2        | No                | No                                | Yes                    | Yes                           |
| [21]| FDCCII| 2        | 2+2        | No                | No                                | Yes                    | Yes                           |
| [22]| OTA | 1          | 4+4        | No                | No                                | Yes                    | No                            |
| [23]| COTA| 1          | 2+2        | Yes               | Yes                               | Yes                    | Yes                           |
| [24]| COTA| 1          | 2+2        | Yes               | Yes                               | Yes                    | No                            |
| [25]| DXCCH| 1         | 4+2        | No                | No                                | Yes                    | Yes                           |
| [26]| CCCII| 2         | 0+2        | Yes               | No                                | Yes                    | No                            |
| [27]| DVCC| 1          | 2+2        | Yes               | No                                | Yes                    | No                            |
| [28]| DVCC| 3          | 4+2        | No                | Yes                               | Yes                    | No                            |
| [29]| DDBA| 2          | 4+2        | No                | Yes                               | Yes                    | No                            |
| [30]| VDTDA| 1         | 1+2        | Yes               | No                                | Yes                    | No                            |
| [31]| VDTA| 1          | 1+2        | Yes               | No                                | Yes                    | Yes                           |
| Proposed filter | VDTA | 1 | 1+2 | Yes | Yes | Yes | Yes |

The aim of this paper is to propose a MISO voltage-mode filter, emphasizing on the use of single voltage differencing transconductance amplifier (VDTA) as the active element. The features of the proposed circuit are that:

- The natural frequency and the quality factor are orthogonally tunable.
- Obtains a minimum number of components required to achieve a second-order transfer function; low pass (LP), high pass (HP), band pass (BP), band stop (BS) and all pass (AP) functions are obtained without any change in the filter topology.
- Passive and active elements enjoy low sensitivities.
- No need of matching condition of passive elements.
- No need of double input voltage to achieve all pass function.

### 2. Principle of Operation

There are two topics in this section as follows:

#### 2.1. VDTA Overview

The circuit symbol of VDTA is shown in Fig. 1, where $V_P$ and $V_N$ are the input terminals, $Z$ and $X$ are the output ones. Hence, $Z$ is the current output terminal; current through $Z$ terminal follows the difference of the voltages at $V_P$ and $V_N$ terminals by transconductances $g_{m1}$. The voltage $V_Z$ on $Z$ terminal is transferred into current using transconductance $g_{m2}$, which flows into output terminal $X$. The $g_{m1}$ and $g_{m2}$ are tuned by $I_{B1}$ and $I_{B2}$, respectively. In general, VDTA can contain an arbitrary number of $x$ terminals, providing currents $IX$ of both directions. All terminals of VDTA exhibit high impedance values. The characteristics of VDTA are represented by the following hybrid matrix:

$$
\begin{bmatrix}
I_Z \\
I_{X-} \\
I_{X+}
\end{bmatrix} =
\begin{bmatrix}
g_{m1} & -g_{m1} & 0 \\
0 & 0 & g_{m2} \\
0 & 0 & -g_{m2}
\end{bmatrix}
\begin{bmatrix}
V_P \\
V_N \\
V_Z
\end{bmatrix}.
$$

If the VDTA is realized using CMOS technology, $g_{m1}$ and $g_{m2}$ can be respectively written as

$$
g_{m1} = \sqrt{kI_{B1}},
$$

and

$$
g_{m2} = \sqrt{kI_{B2}}.
$$

Here $k$ is the physical transconductance parameter of the CMOS transistor. $I_{B1}$ and $I_{B2}$ are the bias current.
used to control the $g_{m1}$ and $g_{m2}$, respectively. The internal construction of CMOS VDTA is shown in Fig. 2.

![Fig. 1: Circuit symbol of VDTA.](image1)

From Eq. 5 and Eq. 8 if the $g_{m1}$ and $g_{m2}$ are equal to Eq. 2 and Eq. 3 the pole frequency and quality factor are re-written as

$$\omega_0 = \sqrt{\frac{k(I_{B1}I_{B2})^2}{C_1C_2}}, \quad (7)$$

and

$$Q = R\sqrt{\frac{C_1k(I_{B1}I_{B2})^2}{C_2}}. \quad (8)$$

It is apparent from Eq. 5 that the quality factor could be controlled by $R$ without affecting the pole frequency. Also the pole frequency can be electronically tuned by $I_{B1}$ and $I_{B2}$. It should remark that the parameter $k$ is proportional to mobility and mobility falls with increasing temperature. Then the temperature variation will affect the $\omega_0$ and $Q_0$.

Depending on the voltage status of $V_1$, $V_2$, and $V_3$ in the numerator of Eq. 4 one of the following five filter functions is obtained.

- If $V_1=V_2=0$ (grounded), and $V_3=V_{in}$ (connected to the input voltage source), a second-order low pass filter can be obtained.
- If $V_2=V_3=0$ (grounded) and $V_1=V_{in}$ (connected to the input voltage source) a second-order high pass filter can be obtained.
- If $V_1=V_2=0$ (grounded) and $V_2=V_{in}$ (connected to the input voltage source), a second-order inverting band pass filter can be obtained.
- If $V_3=0$ and $V_1=V_2=V_{in}$, a second-order notch filter can be obtained.
- If $V_1=V_2=V_3=V_{in}$ a second-order all pass filter can be obtained.

From above conditions, the filter respond selections can be shown in Tab. 2 where number 1 is the magnitude of input voltage and it also represent the digital logic that means the proposed filter can be digitally controlled. It should be remarked that for all pass response, the inverting unit gain amplifier is required.

$S_{\omega_0}^{C_1,C_2} = -\frac{1}{2}, \quad S_{\omega_0}^{g_{m1},g_{m2}} = \frac{1}{2}. \quad (9)$

### 2.2. Proposed MISO Voltage-Mode Filter

The proposed biquad filter is illustrated in Fig. 3. It consists of one VDTA, one resistor and two capacitors. Considering the circuit in Fig. 3 and using VDTA properties in section 2.1, the output voltage of the proposed filter can be written as

$$V_o = \frac{s^2C_1C_2V_1 + sC_1GV_2 + g_{m1}g_{m2}V_3}{s^2C_1C_2 + sC_1G + g_{m1}g_{m2}}, \quad (4)$$

where $G=1/R$. The following relations are valid for the pole frequency and the quality factor:

$$\omega_0 = \sqrt{\frac{g_{m1}g_{m2}}{C_1C_2}}, \quad (5)$$

and

$$Q = R\sqrt{\frac{g_{m1}g_{m2}C_2}{C_1}}. \quad (6)$$

From Eq. 5 and Eq. 6 if the $g_{m1}$ and $g_{m2}$ are equal to Eq. 2 and Eq. 3, the pole frequency and quality factor are re-written as

$$\omega_0 = \sqrt{\frac{k(I_{B1}I_{B2})^2}{C_1C_2}}, \quad (7)$$

and

$$Q = R\sqrt{\frac{C_1k(I_{B1}I_{B2})^2}{C_2}}. \quad (8)$$

It is apparent from Eq. 5 that the quality factor could be controlled by $R$ without affecting the pole frequency. Also the pole frequency can be electronically tuned by $I_{B1}$ and $I_{B2}$. It should remark that the parameter $k$ is proportional to mobility and mobility falls with increasing temperature. Then the temperature variation will affect the $\omega_0$ and $Q_0$.

Depending on the voltage status of $V_1$, $V_2$, and $V_3$ in the numerator of Eq. 4 one of the following five filter functions is obtained.

- If $V_1=V_2=0$ (grounded), and $V_3=V_{in}$ (connected to the input voltage source), a second-order low pass filter can be obtained.
- If $V_2=V_3=0$ (grounded) and $V_1=V_{in}$ (connected to the input voltage source) a second-order high pass filter can be obtained.
- If $V_1=V_2=0$ (grounded) and $V_2=V_{in}$ (connected to the input voltage source), a second-order inverting band pass filter can be obtained.
- If $V_3=0$ and $V_1=V_2=V_{in}$, a second-order notch filter can be obtained.
- If $V_1=V_2=V_3=V_{in}$ a second-order all pass filter can be obtained.

From above conditions, the filter respond selections can be shown in Tab. 2 where number 1 is the magnitude of input voltage and it also represent the digital logic that means the proposed filter can be digitally controlled. It should be remarked that for all pass response, the inverting unit gain amplifier is required.

The $\omega_0$-sensitivity analysis with respect to the parameters of the active and passive element used can be given by:

$$S_{\omega_0}^{C_1,C_2} = -\frac{1}{2}, \quad S_{\omega_0}^{g_{m1},g_{m2}} = \frac{1}{2}. \quad (9)$$

### 3. Analysis of Non-Ideal Case

In practice, the influences of voltage and current tracking errors and also the parasitic terminal impedances
of VDTA will affect the filter performance. In this Section, these parameters will be taken into account. For non-ideal voltage buffer, the VDTA can be respectively characterized with the Eq. [11] where \( \alpha_P \) and \( \alpha_N \) are the transconductance error gains from P and N ports to z port. \( \beta \) is the transconductance error gain from z port to x port. The influences of parasitic impedances are resistive and capacitive parts affecting the P, N, Z and X ports of VDTA. Let us denote them RP, CP, RN, CN, Rz, CZ, and RX, CX, respectively.

Considering into these effects, the output voltage will be modified to the more general forms in the Eq. [11] where \( C_1^* = C_1 + Z, C_2^* = C_2 + G_P, \) and \( G_z^* = G_z + G_P. \) In this case, the pole frequency and quality factor is modified to

\[
\omega_0^2 = \frac{G_zG_z^* + GG_Z + \alpha_P\beta g_m2g_{m1}}{C_2^*C_1^* + C_1^*C_2},
\]

and

\[
Q_0^* = \sqrt{\frac{C_2^*C_1^* + C_1^*C_2}{C_2^*G_2^* + G_2C_2^* + G_2C_2 + C_2G_Z}}.
\]

It should be mentioned that the stray/parasitic z-terminal capacitances are absorbed by \( C_1 \) as it appears in shunt with them. However, the parasitic resistance \( R_z \) and capacitance \( C_z \) not only affect the pole frequency and \( Q \) but they also add parasitic zeros to all transfer functions (except LP). The parameters \( \alpha_P, \alpha_N \) and \( \beta \) of the VDTA affect the gain of low pass filter.

4. Simulation Results

To prove the performances of the proposed filter, the PSPICE simulation program was used for the examination. Internal construction of VDTA used in the simulation is from [1]. The PMOS and NMOS transistors have been simulated by respectively using the parameters of a 0.25 \( \mu \)m TSMC CMOS technology [32]. The aspect ratios of PMOS and NMOS transistor are \( W/L = 8 \mu m/0.25 \mu m \) and \( W/L = 5 \mu m/0.25 \mu m \), respectively. The circuit was biased with \( \pm 1, 25 \) V supply voltages, \( C_1 = C_2 = 20 \) pF, \( I_B1 = I_B2 = 40 \) mA, \( R = 4.7 \) kΩ. It yields the natural frequency of 2.376 MHz. The results shown in Fig. 4 are the gain and phase responses of the proposed biquad filter from Fig. 3.

Fig. 4: Gain and phase responses of proposal VM biquad filter.
There are seen that the proposed filter can provide low-pass, high-pass, band-pass, band-reject and all-pass functions dependent on selection as shown in Tab. 2 without modifying circuit topology. Figure 5 shows gain responses of band-pass function where $R$ is set for several values. It is found that quality factor can be adjusted without affecting pole frequency as shown in Eq. 6. The transient response of the proposed filter from band-pass function for the center frequency of 2.376 MHz can be seen in Fig. 6. The total harmonic distortion (THD) is about 0.0786 %.

| Filter | Input selections | Responses | $V_1$ | $V_2$ | $V_3$ |
|--------|------------------|-----------|-------|-------|-------|
| LP     | 0 0 1            |           |       |       |       |
| HP     | 1 0 0            |           |       |       |       |
| BP     | 0 1 0            |           |       |       |       |
| BR     | 1 0 1            |           |       |       |       |
| AP     | 1 -1 1           |           |       |       |       |

Fig. 5: Voltage-mode band-pass response for different values of $R$.

Fig. 6: Time domain response for BP filter.

5. Conclusion

The multiple-inputs single-output biquadratic filter based on single VDTA is presented. The advantages of the proposed circuit are that: it performs low-pass, high-pass, band-pass, band-reject and all-pass functions dependent on an appropriate selection of three input signals: the natural frequency can be electronically controlled via input bias currents, it is easily modified to use in control systems using a microcontroller: the quality factor can be adjusted without affecting natural frequency. The circuit description comprises only one VDTA, one resistor two capacitors. With mentioned features, it is very suitable to realize the proposed circuit in monolithic chip to use in battery-powered, portable electronic equipment such as wireless communication system devices.

References

[1] SMITH, K. C. and A. S. SEDRA. Microelectronic Circuits: 3rd edition. Florida: Holt, Rinehart and Wiston, 1991. ISBN 0195116631.

[2] IBRAHIM, M. A., S. MINAEI and H. A. KUNT-MAN. A 22.5 MHz current-mode KHN-biquad using differential voltage current conveyor and grounded passive elements. *International Journal of Electronics and Communication (AEU)*. 2005, vol. 59, iss. 5, pp. 311–318. ISSN 1434-8411. DOI: 10.1016/j.aeue.2004.11.027.

[3] PANDEY, R., N. PANDEY, S. K. PAUL and A. SINGH. Voltage mode OTRA MOS-C single input multi output biquadratic universal filter. *Advances in Electrical and Electronic Engineering*. 2012, vol. 10, no. 5, pp. 337–344. ISSN 1804-3119.

[4] YESIL, A., F. KACAR and H. KUNTMAN. New simple CMOS realization of voltage differencing transconductance amplifier and its RF filter application. *Radioengineering*. 2011, vol. 20, no. 3, pp. 632–637. ISSN 1805-9600.

[5] HORNG, J. W., C. C. TSAI and M. H. LEE. Novel universal voltage-mode biquad filter with three inputs and one output using only two current conveyors. *International Journal of Electronics*. 1996, vol. 80, iss. 4, pp. 543–546. ISSN 1362-3060. DOI: 10.1080/0020721961371747.

[6] CHANG, C. M. Multifunction biquadratic filters using current conveyors. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*. 1997, vol. 44, iss. 11, pp. 956–958. ISSN 1057-7130. DOI: 10.1109/82.644049.

[7] HORNG, J. W., M. H. LEE, H. C. CHENG and C. W. CHANG. New CCII-based voltage-mode universal biquadratic filter. *International Journal of Electronics*. 1997, vol. 82, iss. 2, pp. 151–155. ISSN 1362-3060. DOI: 10.1080/002072197136156.

[8] HORNG, J. W. High input impedance voltage-mode universal biquadratic filters with three inputs using plus-type CCIIIs. *International Journal of Electronics*. 2004, vol. 91, iss. 8, pp. 465–475. ISSN 1362-3060. DOI: 10.1080/00207210412331294612.

[9] HORNG, J. W. Voltage-mode universal biquadratic filters using CCIIIs. *IEICE TRANSACTIONS on Fundamentals of Electronics, Commu-
[10] CHANG, C. M. and S. H. TU. Universal voltage-mode filter with four inputs and one output using two CCII+s. *International Journal of Electronics*. 1999, vol. 86, iss. 3, pp. 305–309. ISSN 1362-3060. DOI: 10.1080/002072199133445.

[11] HORNG, J. W. High-input impedance voltage-mode universal biquadratic filter using three plus-type CCII. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*. 2001, vol. 48, iss. 10, pp. 996–997. ISSN 1057-7130. DOI: 10.1109/82.974791.

[12] HOU, C. L., C. C. HUANG, Y. S. LAN, J. J. SHAW and C. M. CHANG. Current-mode and voltage-mode universal biquads using a single current-feedback amplifier. *International Journal of Electronics*. 1999, vol. 86, iss. 8, pp. 929–932. ISSN 1362-3060. DOI: 10.1080/002072199132923.

[13] HORNG, J. W., C. K. CHANG and J. M. CHU. Voltage-mode universal biquadratic filter using single current-feedback amplifier. *IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences*. 2002, vol. 85A, no. 8, pp. 1970–1973. ISSN 1745-1337.

[14] SHAH, N. A., M. F. RATHER and S. Z. IQBAL. A novel voltage-mode universal filter using a single CFA. *Journal of Active and Passive Electronic Devices*. 2005, vol. 1, no. 2, pp. 183–188. ISSN 1555-029X.

[15] CHANG, C. M. and H. P. CHEN. Universal capacitor-grounded voltage-mode filter with three inputs and a single output. *International Journal of Electronics*. 2003, vol. 90, iss. 6, pp. 401–406. ISSN 1362-3060. DOI: 10.1080/00207210310001612068.

[16] HORNG, J. W. High-input and low-output impedance voltage-mode universal biquad filter using DDCCs. *IEEE Transactions on Circuits and Systems II: Express Briefs*. 2007, vol. 54, no. 8, pp. 649–652. ISSN 1549-7747. DOI: 10.1109/TCSII.2007.899460.

[17] HORNG, J. W. Voltage-mode universal biquad filter using two OTAs and two capacitors. *IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences*. 2003, vol. 86A, no. 2, pp. 411–413. ISSN 1745-1337.

[18] KUMNGERN, M., M. SOMDUNYAKANOK and P. PROMMEE. High-input impedance voltage-mode multifunction filter with three-input single-output based on simple CMOS OTAs. In: *International Symposium on Communications and Information Technologies, 2008. ISICIT 2008*. Lao: IEEE, 2008, pp. 426–431. E-ISBN 978-1-4244-2336-1. DOI: 10.1109/ISICIT.2008.4700228.

[19] CHANG, C. M. and H. P. CHEN. Single FDCCI-based tunable universal voltage-mode filter. *Circuits, Systems and Signal Processing*. 2005, vol. 24, no. 2, pp. 221–227. ISSN 1531-5878. DOI: 10.1007/s00034-004-0422-7.

[20] CHEN, H. P. and Y. Z. LIAO. High-input and low-output Impedance voltage-mode universal biquad filter using FDCCI. In: *9th International Conference on Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008*. Beijing: IEEE, 2008, pp. 1794–1798. E-ISBN 978-1-4244-2186-2. DOI: 10.1109/ICSICT.2008.4734904.

[21] CHEN, H. P. Voltage-mode FDCCI-based universal filters. *International Journal of Electronics and Communication (AEU)*. 2009, vol. 63, iss. 4, pp. 320–323. ISSN 1434-8411. DOI: 10.1016/j.aeue.2007.05.002.

[22] KILINC, S., A. U. KESKIN and U. CAM. Cascadable voltage-mode multfunction biquad employing single OTRA. *Frequenz*. 2007, vol. 61, iss. 3–4, pp. 84–86. ISSN 2191-6349. DOI: 10.1515/FREQ.2007.61.3-4.84.

[23] HERENCSAR, N., J. KOTON and K. VRBA. Single CCTA–based universal biquadratic filters employing minimum components. *International Journal of Computer and Electrical Engineering*. 2009, vol. 1, no. 3, pp. 307–310. ISSN 1793-8163.

[24] TANGSRIRAT, W. Novel current-mode and voltage-mode universal biquad filters using single CFTA. *Indian Journal of Engineering and Materials Sciences*. 2012, vol. 17, no. 2, pp. 99–104. ISSN 0971-4588.

[25] MYDERRIZI, I., S. MINAEI and E. YUCE. DXCCI-based grounded inductance simulators and filter applications. *Microelectronics Journal*. 2011, vol. 42, iss. 9, pp. 1074–1081. ISSN 0026-2692. DOI: 10.1016/j.mejo.2011.06.008.

[26] RANJAN, A. and S. K. PAUL. Voltage-mode universal biquad using CCCII. Active and Passive Electronic Components*. 2011, vol. 2011, no. 1, pp. 1–5. ISSN 1563-5031. DOI: 10.1155/2011/439052.

[27] TANGSRIRAT, W. and O. CHANNUMSIN. Voltage-mode multifunctional biquadratic filter
using single DVCC and minimum number of passive elements. *Indian Journal of Pure & Applied Physics*. 2012, vol. 49, no. 10, pp. 703–707. ISSN 0019-5596.

[28] HORNG, J. W., C. H. HSU and C. Y. TSENG. High input impedance voltage-mode universal biquadratic filters with three inputs using three CCs and grounding capacitor. *Radioengineering*. 2012, vol. 21, no. 1, pp. 290–296. ISSN 1805-9600.

[29] PATHAK, J. K., A. K. SINGH and R. SENANI. New voltage mode universal filters using only two CDBAs. *ISRN Electronics*. 2013, vol. 2013, no. 1, pp. 1–6. ISSN 2090-8679.

[30] PUSHKAR, K. L., D. R. BHASKAR and D. PRASAD. A new MISO-type voltage-mode universal biquad using single VD-DIBA. *ISRN Electronics*. 2013, vol. 2013, no. 1, pp. 1–5. ISSN 2090-8679.

[31] SATANSUP, J. and W. TANGSRIRAT. Single VDTA-based voltage-mode electronically tunable universal filter. In: *The 27th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2012)*. Sapporo: ITC-CSCC, 2012, pp. 1–4. ISBN 978-4-88552-272-7.

[32] PROMMEE, P., K. ANGKEAW, M. SOMDUNYAKANOK and K. DEJHAN. CMOS-based near zero-offset multiple inputs max–min circuits and its applications. *Analog Integrated Circuits and Signal Processing*. 2009, vol. 61, iss. 1, pp. 93–105. ISSN 1573-1979. DOI: 10.1007/s10470-009-9281-2.

About Authors

**Witthaya MEKHUM** was born in Nonthaburi, Thailand. He received Ph.D. in Technology Management from Phranakhon Rajabhat University in 2009. He has been with Department of Industrial Management, Faculty of Industrial Technology, Suan Sunandha Rajabhat University, Bangkok, Thailand since 1995. His research interests include technology management and communication system.

**Winai JAIKLA** was born in Buriram, Thailand. He received the B. S. I. Ed. degree in telecommunication engineering from King Mongkut’s Institute of Technology Ladkrabang (KMITL), Thailand in 2002, M. Tech. Ed. in electrical technology and Ph.D. in electrical education from King Mongkut’s University of Technology North Bangkok (KMUTNB) in 2004 and 2010, respectively. From 2004 to 2011 he was with Electric and Electronic Program, Faculty of Industrial Technology, Suan Sunandha Rajabhat University, Bangkok, Thailand. He has been with Department of Engineering Education, Faculty of Industrial Education, King Mongkut’s Institute of Technology Ladkrabang, Bangkok, Thailand since 2012. His research interests include electronic communications, analog signal processing and analog integrated circuit. He is a member of ECTI, Thailand.