Interface traps and quantum size effects on the retention time in nanoscale memory devices

Ling-Feng Mao

Abstract

Based on the analysis of Poisson equation, an analytical surface potential model including interface charge density for nanocrystalline (NC) germanium (Ge) memory devices with p-type silicon substrate has been proposed. Thus, the effects of Pb defects at Si(110)/SiO₂, Si(111)/SiO₂, and Si(100)/SiO₂ interfaces on the retention time have been calculated after quantum size effects have been considered. The results show that the interface trap density has a large effect on the electric field across the tunneling oxide layer and leakage current. This letter demonstrates that the retention time firstly increases with the decrease in diameter of NC Ge and then rapidly decreases with the diameter when it is a few nanometers. This implies that the interface defects, its energy distribution, and the NC size should be seriously considered in the aim to improve the retention time from different technological processes. The experimental data reported in the literature support the theoretical expectation.

Keywords: Interface trap; Nanocrystalline; Quantum-size effect; Memory; Retention time

Background

The performance and reliability of metal-oxide semiconductor is significantly influenced by the quality of the grown Si/SiO₂ interface. The interface trap as a function of energy in the Si band gap exhibits two peaks, 0.25 and 0.85 eV for Si(110)/SiO₂ interface [1] and 0.31 and 0.84 eV for Si(111)/SiO₂ interface [2]. The Pb center resides on flat surfaces (terraces), not at ledges [3]; it is considered as the main source of defects at the Si(111)/SiO₂ interface. It was named as P₀ with reference to the P₁ center on Si(100). The interface defect is amphoteric that is a donor level below mid gap and an acceptor level above mid gap. Memory structures based on nanocrystalline (NC) semiconductor have received much attention for next-generation nonvolatile memory devices due to their extended scalability and improved memory performance [4-6]. Recently, the quantum size effects caused by the channel material NC Si neglecting the interface charge on the threshold voltage of thin-film transistors without float gate [7] and on charging the dynamics of NC memory devices [8] have been studied. Here, both the quantum size effects caused by the float gate material NC and the interface traps effects on the retention time of memory devices are studied.

Theory

For p-type silicon, Poisson’s equation can be written as follows:

\[ \frac{\partial^2 \psi}{\partial x^2} = -\frac{q}{\varepsilon_s} \left( N_A \left( e^{\frac{\phi_S}{kT}} - 1 \right) - \frac{n_i^2}{N_A} \left( e^{\frac{\phi_S}{kT}} - 1 \right) \right) \]

where \( \phi(z) \) is the electrostatic potential, \( \varepsilon_s \) is the dielectric constant of silicon, \( N_A \) is the ionized acceptor concentrations, \( n_i \) is the intrinsic density, \( k \) is the Boltzmann constant, and \( T \) is the temperature. Using the relationship

\[ \frac{\partial}{\partial z} \left[ \frac{\partial \phi}{\partial z} \right] = 2 \frac{\partial^2 \phi}{\partial z^2} \]

and then integrating from 0 to \( \phi_S \), obtain surface electric field at the side of silicon substrate as follows:

\[ E_S = \pm \sqrt{2\Phi T N_A} e^{\frac{\phi_S}{kT} - 1} \frac{\Phi_S}{kT} + \frac{n_i^2}{N_A} \left( e^{\frac{\phi_S}{kT} - 1} - \frac{\Phi_S}{kT} \right) \]
If $\psi_s > 0$, choose the ‘+’ sign (for a p-type semiconductor), and if $\psi_s < 0$, choose the ‘−’ sign. Poisson’s equation in the gate oxide and the NC Ge layer with uniformly stored charge density $Q_{nc}$ per unit area can be written as follows:

$$\frac{\partial^2 \psi}{\partial x^2} = 0 \quad (3)$$

$$\frac{\partial^2 \psi}{\partial x^2} = -\frac{Q_{nc}}{\epsilon_{nc} d_{nc}} \quad (4)$$

where $d_{nc}$ and $\epsilon_{nc}$ are the thickness and the average dielectric constant of NC Ge layer, respectively. Consider boundary conditions for the case of interface charge density $Q_{it}$ captured by the traps at Si/SiO$_2$ interface; thus, the electric field across the tunneling oxide layer is the following:

$$E_{ox} = -\frac{\epsilon_b E_S + Q_{it}}{\epsilon_{ox}} \quad (5)$$

where $\epsilon_{ox}$ is the dielectric constant of SiO$_2$. The applied gate voltage of a NC flash memory device is equal to the sum of the voltage drop across the layer of NC Ge, SiO$_2$, and p-Si:

$$V_g = -Q_{nc} \left( \frac{d_{nc}}{2\epsilon_{nc}} + \frac{d_{ox}}{\epsilon_{ox}} \right) + \left( \epsilon_b E_S - Q_{it} \right) \times \left( \frac{d_{ox}}{\epsilon_{ox}} + \frac{d_{nc}}{\epsilon_{nc}} + \frac{d_{ox}}{\epsilon_{ox}} \right) + \psi_s \quad (6)$$

where $d_{ox}$ and $d_{cox}$ are the thickness of the tunneling oxide layer and control oxide layer, respectively. The interface charge density is obtained by multiplying the density of interface trap states ($D_{it}$) by the trap occupation probability and integrating over the bandgap [9]:

$$Q_{it} = q \int D_{it}(E) F(E) dE \quad (7)$$

The Fermi-Dirac distribution function $F(E)$ for donor interface traps is $(1 + 2 \exp((E_F - E)/(kT)))^{-1}$ and that for the acceptor interface traps is $(1 + 4 \exp((E - E_F)/(kT)))^{-1}$.

The leakage current can be calculated using [10]:

$$J = \frac{q m^* k T}{2 m^* \hbar^2} T(E) \ln \left( \frac{1 + \exp((E_F - E)/kT)}{1 + \exp((E_F - E - qV)/kT)} \right) dE \quad (8)$$

where $T(E)$ is the transmission coefficient calculated by solving Equation 8 using the transfer matrix method, $V$ is the voltage drop values in the tunneling region, $m^*$ is the effective electron mass, and $\hbar$ is the reduced Planck constant. The energy of the highest valence state ($E_v$) and the energy of the lowest conduction state ($E_c$) for spherical NCs of the diameter $d$ (given in nanometer) are given by the following expression [4]:

$$E_c(d) = E_c(\infty) + \frac{11863.7}{d^2 + 2.391d + 4.252} \quad (meV) \quad (9)$$

$$E_v(d) = E_v(\infty) - \frac{15143.8}{d^2 + 6.465d + 2.546} \quad (meV) \quad (10)$$

The mean diameter $(d)$ of NC Ge is uniquely controlled by the nominal thickness $(t)$ of the deposited amorphous Ge using molecular beam epitaxy according to the law $d \approx K t$ (K approximately 7), and the average density of NC Ge $D_{NC} \approx 6 \times 10^{25}/t^2$ [5]. Thus, the filling factor that is the ratio of area of NC Ge to total area can be obtained as 0.2349. The size-dependent dielectric constant can be obtained as follows [6]:

$$\epsilon(d) = 1 + \frac{\epsilon_b - 1}{(1 + (2d_0/d)^{1.1})} \quad (11)$$

where $\epsilon_b$ is dielectric constant of bulk Ge. The characteristic radius for Ge is 3.5 nm. Considering the fill factor, the average dielectric constant of NC Ge layer can be estimated using parallel capacitor treatment.

The top of the valence band of p-type silicon bends upward $(\psi_s < 0$ and $E_v < 0$) which causes an accumulation of majority carriers (holes) near the interface. Thus, the interface traps capture more holes when the float gate has been charged with electrons [9]. It results that the electric field across the tunneling oxide layer increases according to Equation 5, the transmission coefficient through the tunneling oxide layer increases, and the retention time decreases. Whereas, the top of the valence band of n-type silicon bends upward which causes a depletion of majority carriers (electrons) near the interface, and the interface traps capture less holes or capture electrons if the band bends even more so that the Fermi is level below mid gap [9]. Thus, it results that the electric field across the tunneling oxide layer decreases, the transmission coefficient decreases, and the retention time increases. Additionally, such a method is still valid for metal (or other semiconductor) NC memory in just using their equations to substitute Equations 9, 10, and 11 for NC Ge.

**Methods**

The transfer matrix method used in the calculation of the transmission coefficient for the tunneling current can be described as the following. The transmission coefficient $T(E_v)$ was calculated by a numerical solution of the one-dimensional Schrödinger equation. A parabolic $E(k)$ relation with an effective mass $m^*$ as parameter was assumed in the calculation. The barrier was discretized by $N$ partial subbarriers of rectangular shape that covered the whole oxide layer of thickness. From the continuity of wave function and quantum current density at
each boundary, the transmission coefficient is then found by:

\[ T(E) = \frac{m_0}{m_{N+1}} \left| \frac{k_{N+1}}{k_0} \right| \left| \text{det} M \right| \left( M_{22} \right) \left( M_{12} \right) \tag{12} \]

where \( M \) is a \( 2 \times 2 \) product matrix, \( M_{22} \) is the quantity of the second row, and the second column in this matrix \( M = \prod_{l=0}^{N} M_l \) with transfer matrices \( M_l \) given by:

\[ M_l = \frac{1}{2} \begin{vmatrix} (1+S_l) \exp[-i(k_{l+1} - k_l)x_l] & (1-S_l) \exp[-i(k_{l+1} + k_l)x_l] \\ (1+S_l) \exp[i(k_{l+1} - k_l)x_l] & (1-S_l) \exp[i(k_{l+1} + k_l)x_l] \end{vmatrix} \]

In Equation 13, \( S_l = m_{l+1}k_l/m_kq_{l+1} \), and the effective masses and momenta were discretized as \( m_l = m'[x_{l-1} + x_l]/2 \) and \( k_l = k(x_{l-1} + x_l)/2 \), respectively, \( x_l \) being the position of \( l \)th boundary. The Fermi-Dirac distribution was used in the tunneling current calculations, and the maximum of the longitudinal electron energy was set at 20 \( k_0T \) above the conduction band.

Results and discussion

The effective electron mass \( 0.5 m_0 \) of SiO\(_2\), 0.26 \( m_0 \) of silicon, 0.12 \( m_0 \) of Si Ge [11] and the relative dielectric constant of the SiO\(_2\), Si, and Ge of 3.9, 11.9, and 16, respectively, have been used in calculations [12]. The published electron affinities of crystalline silicon, SiO\(_2\), and Ge are 4.05, 0.9, and 4.0 eV, respectively [13]. The thickness of the tunneling oxide layer and control oxide layer are 4 and 25 nm, respectively. \( N_A = 1 \times 10^{15} \text{ cm}^{-3} \), the temperature is 300 K, and the silicon substrate and gate are grounded in the following calculations.

The band banding becomes smaller with decreased stored electron in the NC Ge layer and leads to a decrease in the accumulation hole density [9]. A positive interface charge density leads to an increase in the electric field across the tunneling oxide layer, which is shown in Figure 1.

It demonstrates that the electric field increases with the increase in the diameter of NC Ge at a stored charge in NC Ge layer of \( -1 \times 10^{12} \text{ C} \). Similarly, we can prove that negative interface charge density will lead to a decrease in the electric field across the tunneling oxide layer. Figure 1 can be explained according to Equation 5 because \( \psi < 0, E < 0 \) and \( Q_{it} > 0 \) when \( V_g = 0 \).

As we know, Pb defects at the Si and SiO\(_2\) interface for different silicon orientations have different characteristics [1]. Using the interface state energy distribution for the no H-passivation reported in [1], its effects on the discharging dynamics have been depicted in Figure 2. This figure clearly demonstrates that different silicon orientations have effects on the discharge dynamics when \( d = 8.4 \text{ nm} \) and inset for \( d = 35 \text{ nm} \). A very small difference between those for Si(111) and Si(110) origins from the smaller difference between their leakage current (the largest relative difference is 3.3%) but increases with time. This is because at the initial stage, the quantity of the charge escaped from the NC Ge layer

![Figure 1](image1.png)  
**Figure 1** The contour of the voltage across the tunneling oxide layer.

![Figure 2](image2.png)  
**Figure 2** Electron per NC and leakage current (A/cm\(^2\)) as a function of time for different orientations.

![Figure 3](image3.png)  
**Figure 3** The retention time and initial interface charge density as a function of the diameter of NC Ge.
compared to the total quantity which is so small that the relative change cannot be observed from the figure.

The results for Si(100) can be easily explained because of the larger leakage current difference from those for Si (111) and Si(110). The leakage current exponentially increases due to a large increase in the $E_c$ according to Equation 9 that leads to the leakage current exponentially increase. It implies that the ratio of the effects of interface charge on the leakage current to that of the $E_c$ becomes smaller, and thus, the difference between those for different silicon orientations becomes smaller with the decrease in the diameter of NC. Whatever they have is the same trend for the different diameters.

Figure 3 shows that the retention time firstly increase then decreases with the decrease in the diameter of NC when it is a few nanometers. The retention time is defined as 50% of the charges escaped from the NC Ge layer. As a comparison, the interface charge density for different silicon orientations and diameter is also depicted. It can be found that the Si(100)/SiO$_2$ interface have the largest retention time due to the minimum leakage current. This figure illustrates that avoiding the size of NC Ge less than 4 nm can improve retention time when every NC is charged with one electron. Note that the average density of NC Ge is inversely proportional to the square of the thickness of NC Ge layer; it implies that smaller dimension of NC Ge layer stores more electrons for the case of per NC having one electron. Further, $E_c$ changes slowly when the NC is tens of nanometers; whereas, it changes very fast when it is a few nanometers and leads a large reduction in the barrier height according to Equation 9 and linearly decreases with interface charge. Thus, the phenomenon of the retention time which firstly increases, then decreases with the decrease in the diameter, can be explained. The experimental data is that the average retention time is larger than 90 s when the average diameter of the nanocrystals is 8 nm with a standard deviation of 2.1 nm [14,15], whereas the retention time is smaller than 70 s when the average diameter of the nanocrystals is 5.67 nm with a standard deviation of 1.31 nm [16]. They qualitatively support the theoretical expectation.

Conclusions
In conclusion, the effects of $P_n$ defects at Si(100)/SiO$_2$ interface for different silicon orientations on the discharging dynamics of NC Ge memory devices have been theoretically investigated. The results demonstrate that the Si(100)/SiO$_2$ interface have the best discharge dynamics, and Si(110)/SiO$_2$ and Si(111)/SiO$_2$ interface are nearly same. It is also found that the retention time firstly increases, then decreases with the decrease in the diameter of NC when it is a few nanometers. The results also demonstrate that the effects of the interface traps on the discharge dynamics of NC Ge memory devices should be seriously taken into account. The experimental data reported in the literature [14,15] support the theoretical expectation.

Competing interests
The author declares that he/she has no competing interests.

Authors’ information
Ling-Feng Mao received the Ph.D degree in Microelectronics and Solid State Electronics from the Peking University, Beijing, People’s Republic of China, in 2001. He is a professor in Soochow University. His research activities include modeling and characterization of quantum effects in MOSFETs, semiconductors and quantum devices and the fabrication and modeling of integrated optic devices.

Acknowledgements
The author acknowledges financial support from the National Natural Science Foundation of China under Grant 61076102 and Natural Science Foundation of Jiangsu Province under Grant BK2012614.

Received: 31 July 2013 Accepted: 23 August 2013
Published: 29 August 2013

References
1. Thoan NH, Keulen K, Afanasev VV, Stesmans A: Interface state energy distribution and $P_n$ defects at Si(110)/SiO$_2$ interfaces: comparison to (111) and (100) silicon orientations. J Appl Phys 2011, 109:013710.
2. Hurley PK, Stesmans A, Afanasev VV, O’Sullivan B, O’Callaghan E: Analysis of $P_n$ centers at the Si(111)/SiO$_2$ interface following rapid thermal annealing. J Appl Phys 2003, 93:3971.
3. Stesmans A, Van Gorp G: Maximum density of $P_n$ centers at the (111) Si/SiO$_2$ interface after vacuum anneal. Appl Phys Lett 1990, 57:2663.
4. Akca I, Dâna A, Aydil EI, Turan R: Comparison of electron and hole charge-discharge dynamics in germanium nanocrystal flash memories. Appl Phys Lett 2008, 92:052103.
5. Hdy AE, Gacem K, Troyon M, Ronda A, Bassani F, Berberiezer I: Germanium nanocrystal density and size effects on carrier storage and emission. J Appl Phys 2008, 104:063715.
6. Wesker H-C, Furthmüller J, Bechtstedt F: Optical properties of Ge and Si nanocrystallites from ab initio calculations. II. Hydrogenated nanocrystallites. Phys Rev B 2002, 65:155328.
7. Mao LF: Quantum size impacts on the threshold voltage in nanocrystalline silicon thin film transistors. Microelectron Reliab. in press.
8. Mao LF: Dot size effects of nanocrystalline germanium on charging dynamics of memory devices. Nanoscale Res Lett 2013, 8:221.
9. Sze SM, Kwok Ng K: Physics of Semiconductor Devices. New York: Wiley; 2007:213–215.
10. Ando Y, Itoh T: Calculation of transmission tunneling current across arbitrary potential barriers. J Appl Phys 1987, 61:1497.
11. Adhikari AADT, Carey JD, Stolojan V, Keddie JL, Silva SRP: Bandgap enhancement of layered nanocrystalline silicon from excimer laser crystallization. Nanotechnology 2006, 17:5412.
12. Yue G, Kong G, Zhang D, Ma Z, Sheng S, Xiao X: Dielectric response and its light-induced change in undoped a-Si:H films below 13 MHz. Phys Rev B 1998, 57:2387.
13. Matsuura H, Okuno T, Okushi H, Tanaka K: Electrical properties of $n$-amorphous/p/p-crystalline silicon heterojunctions. J Appl Phys 1984, 55:1012.
14. Teo LW, Ho V, Tay MS, Choi WK, Chin WK, Antoniadis DA, Fitzgerald EA: Dependence of nanocrystal formation and charge storage/retention performance of a tri-layer insulator structure on germanium concentration and tunnel oxide thickness. In The 4th Singapore-MIT Alliance Annual Symposium: January 19-20, 2004; Singapore.
15. Teo LW, Choi WK, Chim WK, Ho V, Moey CM, Tay MS, Heng CL, Lei Y, Antoniadis DA, Fitzgerald EA: Size control and charge storage mechanism of germanium nanocrystals in a metal-insulator-semiconductor structure. Appl Phys Lett 2002, 81:3639.

16. Kan EWH, Koh BH, Choi WK, Chim WK, Antoniadis DA, Fitzgerald EA: Nanocrystalline Ge flash memories: electrical characterization and trap engineering. In The 5th Singapore-MIT Alliance Annual Symposium: January 19-20, 2005; Singapore.

Cite this article as: Mao: Interface traps and quantum size effects on the retention time in nanoscale memory devices. Nanoscale Research Letters 2013, 8:369.

Submit your manuscript to a SpringerOpen journal and benefit from:

- Convenient online submission
- Rigorous peer review
- Immediate publication on acceptance
- Open access: articles freely available online
- High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at http://springeropen.com