Efficient NLP Inference at the Edge via Elastic Pipelining

Liwei Guo  
University of Virginia

Wonkyo Choe  
University of Virginia

Felix Xiaozhu Lin  
University of Virginia

Abstract

Natural Language Processing (NLP) inference is seeing increasing adoption by mobile applications, where on-device inference is desirable for crucially preserving user data privacy and avoiding network roundtrips. Yet, the unprecedented size of an NLP model stresses both latency and memory, creating a tension between the two key resources of a mobile device. To meet a target latency, holding the whole model in memory launches execution as soon as possible but increases one app’s memory footprints by several times, limiting its benefits to only a few inference before being recycled by mobile memory management. On the other hand, loading the model from storage on demand incurs a few seconds long IO, far exceeding the delay range satisfying to a user; pipelining layerwise model loading and execution does not hide IO either, due to the large skewness between IO and computation delays.

To this end, we propose WRX. Built on the key idea of maximizing IO/compute resource utilization on the most important parts of a model, WRX reconciles the latency/memory tension via two novel techniques. First, model sharding. WRX manages model parameters as independently tunable shards, and profiles their importance to accuracy. Second, elastic pipeline planning with a preload buffer. WRX instantiates an IO/compute pipeline and uses a small buffer for preload shards to bootstrap execution without stalling in early stages; it judiciously selects, tunes, and assembles shards per their importance for resource-elastic execution, which maximizes inference accuracy.

Atop two commodity SoCs, we build WRX and evaluate it against a wide range of NLP tasks, under a practical range of target latencies, and on both CPU and GPU. We demonstrate that, WRX delivers high accuracies with 1–2 orders of magnitude lower memory, outperforming competitive baselines.

1. Introduction

Natural Language Processing (NLP) is seeing increasing adoption by mobile applications [15]. For instance, a note-taking app allows users to verbally query for old notes and dictate new notes. Under the hood, the app invokes an NLP model in order to infer on user input. It is often desirable to execute NLP inference on device, which crucially preserves user data privacy and eliminates long network trips to the cloud [49, 11].

NLP inference stresses mobile devices on two aspects. (1) Impromptu user engagements. Each engagement comprises a few turns [9]; users expect short delays of no more than several hundred ms each turn [10], often mandated as target latencies [49]. (2) Large model size. Designed to be over-parameterized [38, 64], today’s NLP models are hundred MBs each [16, 45, 43], much larger than most vision models [44, 67]. As common practice, separate NLP model instances are fine-tuned for tasks and topics, e.g. one instance for sentiment classification [1] and one for sequence tagging [8], which further increase the total parameter size on a mobile device.

How to execute NLP models? There are a few common approaches (Figure 1). (1) Hold in memory: preloading a model before user engagement or making the model linger in memory after engagement. The efficacy is limited: a model in memory increases one app’s memory footprint (often less than 100MB [30, 31]) by a few times, making the app a highly likely victim of the mobile OS’s low memory killer [6]; as user engagements are bursty and each consists of as few as 1-3 model executions [9], a lingering model likely benefits no more than 2 executions before its large memory is reclaimed by the OS; since user engagements are impromptu [32, 51], predicting when to preload/unload models is challenging. (2) Load on demand. The problem is the long IO delays for loading a NLP model. For instance, DistilBERT, a popular model optimized for mobile, takes 2.1 seconds to load its 170 MB parameters as we measured, far exceeding user desirable latencies of several hundred ms. To hide IO delays, one may stream model parameters from storage to memory during computation: execute model layer $k$ while loading parameters for layer $k + 1$. While such an IO/compute pipeline was known in ML [63, 37], directly applying it to NLP inference is ineffective: the core parts of NLP models such as attention has a skewed IO/compute ratio due to low arithmetic intensity [57]. As a result, most of the time (>72%) the computation is stalling.

These approaches suffer from common drawbacks: (1) key resources – memory for preload and IO/compute for model execution – are managed in isolation and lack coordination; (2)
obliviousness to a model’s parameter importance, i.e. which parameters matter more to model accuracy. Hence, the preload buffer unnecessarily holds parameters that could have been streamed in parallel to execution; IO unnecessarily loads parameters that the computation cannot consume within the target latency. The results are memory waste, frequent pipeline stalls, and inferior model accuracy due to low FLOPs.

**Our design** We present an engine called WRX. Addressing the drawbacks above, WRX integrates on-demand model loading with lightweight preload, getting the best of both approaches.

1. **A model as resource-elastic shards.** The engine preprocesses an N-layer model: partitioning each layer into M shards; compressing each shard as K fidelity versions, each version with a different parameter bitwidth. The engine therefore stores the $N \times M \times K$ shard versions on flash. At run time, the engine assembles a submodel of its choice: a subset of $n$ layers ($n \leq N$); $m$ shards ($m \leq M$) from each selected layer; a fidelity version for each selected shard. Any such submodel can yield meaningful inference results, albeit with different accuracies and resource costs. Our model sharding is a new combination of existing ML techniques [26, 65].

   In this way, the engine can dynamically vary a model’s total execution time, adjust IO/compute ratios for individual shards, and allocate IO bandwidth by prioritizing important shards.

2. **Preload shards for warming up pipeline.** The engine maintains a small buffer of preload shards, adjusting the size to available memory. Instead of trying to hold the entire model, it selectively holds shards from a model’s bottom layers (closer to input). Upon user engagement, the engine can start executing the early stage of a pipeline with much of the parameters already loaded, which otherwise would have to stall for IO.

3. **A joint planner for memory, IO, and computation.** The engine’s planner selects shards and their versions to preload and to execute. Its goal is to compose a submodel that simultaneously meets the target latency, minimizes pipeline stalling, and maximizes accuracy.

   Towards this goal, our ideas are (1) set layerwise IO budgets according to layerwise computation delays and (2) allocate IO budgets according to shard importance. To plan, WRX first decides a submodel that can be computed under the target latency. The engine then sets accumulated IO budgets (AIBs) at each layer to be the computation delays of all prior layers; it further treats the available memory for preload shards as bonus IO budgets to all layers. Having set the budgets, the engine iterates over all shards, allocating extra bitwidths to loading important shards and hence debiting IO budgets of respective layers. The engine preloads the first $k$ shards in the layer order that maximize the usage of preload memory size $|S|$ but not exceeding $|S|$.

**Results** We implement WRX atop PyTorch and demonstrate it on mobile CPU and GPU of two embedded platforms. On a diverse set of NLP tasks, WRX meet target latencies of a few hundred ms while yielding accuracy comparable to the state of the art. We compare WRX against competitive baselines enhanced with recent ML techniques [26, 65] as illustrated in Figure 1. Compared to holding a model in memory, WRX reduces parameter memory by 1-2 orders of magnitude to 1-5MB, while only seeing accuracy drop no more than 0.1 percentage points; compared to existing execution pipelines, WRX increases accuracy by 5.9-54.1 percentage points as its elastic pipeline maximizes both compute and IO utilization.

**Contributions** The paper makes the following contributions:

- Model sharding, allowing the engine to fine control an NLP model’s total computation time and finetune each shard’s IO time according to resource constraints and shard importance.
- A pipeline with high IO/compute utilization: a small preload buffer for warming up the pipeline; elastic IO and computation jointly tuned to minimize pipeline bubbles and maximize model accuracy.
- A two-stage planner for the pipeline: picking a submodel, tracking layerwise IO budgets, and prioritizing importance shards in resource allocation.

2. **Motivations**

2.1. **Transformer on mobile devices**

A primer on transformer Figure 2 shows the architecture of Transformer [52], the modern NN developed for NLP tasks. Compared with traditional NNs (e.g. LSTM [25]), it features a unique Multi-Headed Attention (MHA) mechanism. MHA extracts features at sequence dimension by modeling pairwise word interactions through many attention heads (typically 12), which are backed by three fully-connected (i.e. linear) layers, namely Query (Q), Key (K), Value (V). Given an input, each attention head independently contributes an attention score as one representation of the feature space. Scores across attention heads are concatenated via a linear output layer (O) and then projected into higher feature dimensions by two linear layers in the point-wise Feed-Forward Network (FFN) module.

Due to the large number of fully connected layers, a transformer based model contains over 100 million parameters. As a result, a typical pretrained model is of a few hundred MBs. For instance, BERT [16] as one of the most popular model is over 400MB large.

**Resource demands** (1) **Low latencies.** Prior studies show that users expect mobile devices to respond in several hundred milliseconds, and their satisfaction quickly drops as latency grows beyond around 400ms [12]. (2) **Large model parameters.** The scale of NLP parameters is unprecedented for on-device machine learning. Even DistilBERT [45] optimized for mobile has nearly 200MB of parameters, contrasting to popular vision models which are as small as a few MBs [44, 67]. Such numerous parameters stress both memory capacity and IO for loading them.

Besides parameters, model execution also allocates memory
Figure 2: (Left) The BERT model comprising transformer layers and (Right) the number of 32-bit floating point parameters within a layer [52].

for intermediate results. Yet, such data has short lifespans and does entail loading from storage. Hence, it can be served with a relatively small working buffer sufficient to hold a model tile (often a few MBs); the size do not grow with the model size. We therefore do not optimize for it.

2.2. Transformers challenge existing paradigms

Existing paradigms are inadequate, as shown in Figure 1.

First, hold in memory. An app may keep model files lingering in memory or even pin them; thus, the model can start execution anytime without IO delays. For how long the app holds the model depends on its prediction of future user engagements.

The major drawback is that an in-memory model will take hundreds of MBs of memory, bloating an app’s memory footprint which is often less than 100 MBs [30, 31]. When an app’s memory footprint is much larger than its peers, it becomes a highly likely victim of mobile memory management, which aggressively kills memory-hungry apps [30]. Once killed, the app has to reload the model for the next engagement. Furthermore, precise prediction of user engagement is difficult, as mobile apps often exhibit sporadic and ad hoc usage [46, 10]. To exacerbate the problem, co-running apps may invoke separate models for their respective tasks, e.g. for sentiment analysis and for next-word prediction.

Second, load before execute. As the default approach by popular ML frameworks [2, 4]; upon user engagement, the app sequentially loads the model and executes it. As we measured on a modern hexa-core Arm board (see Table 2), it takes 3.6 seconds to execute DistilBERT, among which 3.1 seconds are for loading the whole 240 MB model file. Prior work observed similar symptoms of slow start of model inference [62, 63].

Third, pipelined load/execution. To hide IO delays, one may leverage layerwise execution of ML models [28, 39] and overlap the layer loading IO and execution [63, 37]. This approach is barely effective for on-device NLP due to the high skewness between IO delays and computation delays. As we measured, a layer in DistilBERT requires 339 ms for parameter load while only 95 ms to compute. The root causes are (1) low arithmetic intensity in Transformer’s attention modules [41] and (2) mobile device’s efficiency-optimized flash, which limits the rate of streaming parameters from storage to memory. As a result, the pipeline is filled with bubbles and the computation stalls most of the time at each model layer.

Section 7 will compare our system against these approaches.

2.3. Model compression is inadequate

For efficient NLP inference, a popular category of techniques is model compression, including pruning networks (e.g. layers [45] and attention heads [53]), reducing feature dimensions [48], and sharing weights across layers [29]. A notable example is DistilBERT [45]: through distilling knowledge, it prunes half of BERT’s layers, shrinking the model by 2×.

Still, model compression alone is inadequate. (1) While one may compress a model to be sufficiently small (e.g. ~10MBs [42]) so that the load delay or the memory footprint is no longer a concern, the resultant accuracy is inferior, often unusable [50]. (2) The execution pipeline’s bubbles still exist: compression often scales model compute and parameters in tandem, without correcting the computation/IO skewness. Hence, compute is still being wasted. (3) Most compression schemes lack flexibility as needed to accommodate diverse mobile CPUs, GPUs, and IO speeds. They either fix a compression ratio or require model re-training to adjust the ratios, which must done by the cloud for each mobile device.

Section 7 will evaluate the impact of model compression.

3. Design overview

3.1. The system model

WRX incarnates as an library linked to individual apps. For complete NLP experience, we assume that the app incorporates other components such as automatic speech recognition (ASR), word embedding, and speech synthesis [47, 61, 55, 18]. As they often run much faster than model execution and are orthogonal to WRX, this paper does not optimize for them.

WRX loads and executes a model by layer: it loads one layer (comprising multiple shards) as a single IO job, compresses all the shards in memory, and computes with the layer as a single compute job. IO and compute jobs of different layers can overlap. WRX does not use smaller grains (e.g. load/execute each shard) as they leave the IO and GPU bandwidth underutilized, resulting in inferior performance.

WRX allocates two types of memory buffers.

• Preload buffer holds shards preloaded selectively. WRX keeps the buffer as long as the app is alive. WRX can dynamically change the buffer size as demanded by the app or the OS.

• Working buffer holds a layer’s worth of intermediate results and uncompressed parameters. The buffer is temporary, allo-
The planner
Hardware Capability
Top-10 Accu.
Shard importance
Submodel w/ mixed-bitwidths shards
Execution pipeline
N x M x K shards (on disk)
“I like this!”
N-layer
NLP model
L1
L2
Shard IO
Model sharding
IO
Preload Buf.
Comp. L0
Comp. L0
Shard loading
Working Buf.
WRX engine

Figure 3: System architecture of Speedy Transformer Inference (WRX) and workflow.

cated before each execution and freed afterward. The buffer size is largely constant, not growing with the model size; it is not a focus of WRX.

3.2. The operation

The WRX architecture is shown in Figure 3. WRX preprocesses a given language model (e.g. DistilBERT finetuned for sentiment analysis): decomposing the model into shards and profiling shard importance (Section 5). As a one-time, per-model effort, the preprocessing is expected to be done in the cloud prior to model deployment to mobile devices; as preprocessing only requires lightweight model transformation (as opposed to expensive re-training [33]), it can be done on device as needed. The resultant model shards are stored alongside apps.

WRX profiles each device’s hardware once. The goal is to measure IO and computation delays in executing a language model; the profiling results serve as the basis for pipeline planning. To do so, WRX loads and executes a Transformer layer in different bitwidths.

As an app launches, WRX is initialized as part of the app. The app specifies which NLP model(s) it expects to execute, as well as the corresponding target latencies $T$'s and preload buffer sizes $|S|$'s. Later, the app can update $T$'s and $|S|$'s at any time. For each expected model, WRX plans a separate execution pipeline with separate preload model shards. WRX plans a pipeline once and executes it repeatedly. Replanning is necessary only when a model’s $T$ or $|S|$ is changed by the app or OS.

Upon user engagement, WRX executes a pipeline for the requested model. Since planning is already done beforehand, WRX simply loads and executes the shards that have been selected in planning.

3.3. Example execution scenarios

One-shot execution In this scenario, a user engagement consists of one turn, executing the model once. With preloaded shards, WRX executes the pipeline without stalling in bottom layers close to input. WRX uses the working buffer during the execution and frees it right after. Throughout the execution, the content of preload buffer is unchanged.

A few back-to-back executions One engagement may comprise multiple executions (often no more than 3) [9]. The scenarios is similar to above except for the opportunity of caching already loaded shards between executions. To this end, the app may request to enlarge the preload buffer so it selectively caches the loaded shards. In subsequent executions, WRX no longer reloads these shards; its planner redistributes the freed IO bandwidth to other shards (Section 5), loading their higher-fidelity versions for better accuracy. After the series of executions, the app may choose to keep the additional cached shards as permitted by the OS or simply discard them.

3.4. Applicability

WRX supports Transformer-based models [58, 26, 33]. This paper focuses on classification tasks (BERT and its variants), which underpin today’s on-device NLP. Although WRX’s key ideas apply to generative models such as GPT-2 [43], their wide adoption on mobile (in lieu of template-based responses [36]) is yet to be seen; we consider them as future work.

WRX keeps a model’s execution time under a target latency $T$. However, it alone is insufficient to keep the total wall-clock time under $T$. Such a guarantee would require additional OS support, e.g. real-time scheduling. Towards such a guarantee, WRX lays the foundation.

WRX expects a small preload buffer. It can, however, work without such a buffer (i.e. “cold start” every time), for which its elastic sharding and pipeline still offer significant benefits as we will show in Section 7.

On future hardware/workloads, we expect WRX’s benefit to be more pronounced: mobile compute continues to scale (due to advances in technology nodes and accelerators); users expect results in higher accuracy; NLP models are becoming larger. All these lead to higher computation/IO skewness, necessitating an elastic pipeline of loading and execution.

4. Elastic model sharding

4.1. Key challenges

We solve a key challenge: how to partition the model into individual shards? Set to enable the resource elasticity of a model (i.e. depths/widths/fidelity), the shards must meet the following criteria:

- Elastic execution. Shards must preserve the same expressiveness of the attention mechanism and can execute partially to produce meaningful results.
One of $N$ BERT layers

$M$ vertical slices $K$ versions $N \times M \times K$ shards on disk

Figure 4: Instantiating $N \times M \times K$ model shards on disk. The example shows a 2-bit shard. 99.9% of its weights are represented by 2-bit indexes pointing to 2 centroids; the rest 0.1% outliers are preserved as-is.

- Tunable IO. The IO delays of shards must be tunable to accommodate IO/compute capability of different hardware (e.g. due to diverse CPU/GPUs and DVFS).

4.2. Instantiating model shards on disk

To address the challenges, our key idea is to combine two machine learning techniques – dynamic transformer [26, 58] and dictionary-based quantization [23], in a novel way. We next describe details.

First, vertical partitioning per layer. The system adopts a pretrained transformer model, which has already been fine-tuned on a downstream task.

For each of the $N$ layers, the system partitions it into $M$ vertical slices, as shown in Figure 4 (1). By construction, each vertical slice is independent, constituting one attention head plus $1/M$ of FFN neurons of the layer; the partitioning is similar to a dynamic transformer [58, 26]. Table 1 shows the weight compositions of a vertical slice. Each cell of the table describes the dimension of the weight matrix, where $d$ is hidden state size, $M$ is the number of attention heads, and $d_{ff}$ is the number of FFN neurons; a shard is therefore one of the $M$ equal slices of a layer. Doing so warrants model shards the same capability to extract linguistic features from inputs, as done by the attention mechanism: of an individual shard, its attention head obtains one independent representation of input tokens, which is projected into a higher feature dimension by FFN neurons [54, 13]; jointly, multiple shards attend to information from different representation subspace at different positions [52]. Therefore, an arbitrary subset of shards of a layer can be executed and still give meaningful results.

WRX uses the submodel to describe the transformer model on shards, e.g. a $n \times m$ submodel comprises $n$ layers, each layer having $m$ shards. The number $n$ is the same across all layers, as mandated by the transformer architecture [52], which specifies each layer must have the same width (i.e. number of shards $m$) for aligning input/output features between layers. Although it is possible for a shard to use 0s as placeholder weights, WRX expects all $m$ shards to have concrete weights for a good accuracy.

Second, quantization per shard. The system compresses each of the $N \times M$ shards into $K$ bitwidths versions (e.g. $K=2 \ldots 6$). WRX is the first to bring quantization to shard granularity, whereas prior work only explores layer granularity [21, 17, 59]. Doing so reduces IO/compute skewness and facilitates elastic IO, allowing WRX to prioritize IO resources at a much finer granularity, e.g. by allocating higher bitwidths to more important shards, and catering to IO/compute capability of diverse devices.

To compress, WRX uses Gaussian outlier-aware quantization [65]. The key idea is to represent the vast majority of weights (e.g. 99.9%) which follow a Gaussian distribution, by substituting dictionary indexes with floating point centroids and outliers. Therefore model shards quantization does not require fine-tuning, as opposed to fixed-point quantization [66, 42]. The resultant mixed-bitwidth submodel also differs from a traditional mixed-precision network [59, 17, 21], which requires DSP extensions for executing integer operations efficiently; the extensions are often exclusive to micro-controllers on ARM devices, e.g. Cortex-M4 [35].

Quantized shards are not meant to be used as-is. Prior to use, WRX must decompress them, which is a mirror process of compression, by substituting dictionary indexes with floating point centroids and outliers. Therefore model shards quantization reduces IO but not computation (FLOPs) as the inference still executes on floating point numbers.

Third, storing shards per version. WRX stores each shard of every bitwidth on disk, in total $N \times M \times K$ shards (e.g. $N=M=12, K=2 \ldots 6, 32$, where 32 is the uncompressed, full fidelity). Each shard contains a weight matrix of the same dimensions listed in Table 1. Instead of original FP32 weights, the weight matrix now stores K-bit indexes, which reduces its file size by $32/K \times$. Additional to the weight matrix, it stores
centroids and outliers as dictionaries to look up during decompression, as illustrated by Figure 4 (3). To load, it refers to individual on-disk shards by their original layer/vertical slice indexes and bitwidths.

5. Pipeline planning

5.1. Overview

Planning goals Towards maximizing the accuracy under T, WRX plans for two goals:

• First, minimize pipeline bubbles. It attempts to utilize both IO and computation as much as possible. On one hand, maxing out computation (FLOPs) drives the inference towards a higher accuracy. On the other hand, it can always improve submodel fidelity by loading higher-bitwidth shards, as long as all shards are at full, 32-bitwidth.

• Second, prioritize bitwidths on important shards. Under T, the total shard loading schedules compose a combinatorial space, making it intractable to enumerate. Yet, the engine must propose one which leads to maximum accuracy at run time.

Two-stage planning Our key idea is to let computation bound the execution and prioritize IOs to most important shards.

To this end, WRX conducts a two-stage planning: 1) Compute planning. Based on measured computation time of a layer, it proposes the largest submodel R’ allowed by T. 2) IO planning. It assigns each layer an accumulated IO budget (AIB) for tracking layerwise IO resources and attempts to consume them to fill submodel R’ with shards. It does so by allocating higher bitwidths to most important shards. We next describe details.

5.2. Prerequisite: offline profiling

The following measurements are done ahead of time.

Hardware capability WRX measures them on the mobile device at installation time.

• IO delay $T_{io}(k)$ as a function of bitwidth k. WRX measures the average disk access delay for loading one shard in k bitwidth, where $k = 2 \ldots 6, 32$. It only has to measure one shard per bitwidth because all others have same amount of parameters.

• Computation delay $T_{comp}(l, m, freq)$ as a function of l, the input sentence length, $m$, the number of shards per layer (e.g. $m = 3 \ldots 12$), and freq as the current operating frequency of CPU/GPU. It fixes $l$ to be commonly used input lengths after padding (e.g. $l = 128$). It does a dry run for each $(l, m, freq)$ tuple on one transformer layer. It measures the average execution delay, including decompressing m shards in 6-bitwidth and subsequent transformer execution. Although decompression delay is strictly dependent on the bitwidth of a shard, their differences are negligible in practice, e.g. less than 1ms; measuring 6-bitwidth shards further provides an upper bound for decompression delays, ensuring WRX still stays under the target latency in the “worst” case, i.e decompressing all 6-bit shards.

The delays can be recorded offline and replayed at run time because they are data-independent [22, 40] and are shown deterministic [60], w.r.t. the parameters $k, l, m,$ and $freq$.

Shard importance Intuitively, more important shards have greater impacts on accuracy. To this end, WRX conducts an ablation study of shards: it first sets the full 12x12 model to the lowest bitwidth (e.g. 2-bit), enumerates through each shard, and increases its bitwidth to the highest (e.g. 32-bit); it then runs the resultant model on a dev set and profiles its accuracy.

Notably, as the ablation study profiles model characteristics, it needs to be done for each model, which is fine-tuned on individual benchmarks. Figure 5a and 5b shows the example of profiling results for models used in SST-2 and RTE respectively. As can be seen, shards of different models exemplify dissimilar importance distributions. For instance, important shards distribute more evenly throughout the layers of SST-2 model yet they are much more concentrated on bottom layers (i.e. layer 0-5) of RTE model.

5.3. Compute planning

Given a target latency T, WRX proposes a submodel sized by $n \times m$ for the incoming inference, which maximizes FLOPs.

Key ideas In searching for the submodel size, WRX follows two principles: 1) whenever possible, it always picks the submodel with most number shards, i.e. $n \times m$ is maximized; 2) when two candidate submodels have similar number of shards, it prefers the deeper one, i.e. the candidate with a larger n. The rationale is to spend most time computing on least redundant parameters. As the transformer attention heads within the same layer are known to be redundant [38], it is wiser to incorporate more layers.

To infer $(n, m)$, WRX enumerates through all possible pairs using the profiled $T_{comp}(l, m, freq)$. The enumeration has constant complexity, i.e. $o(l \times n \times m \times freq \times n)$. Since all inputs can be padded to constant length (e.g. $l = 128$), and $freq$ is often at peak during active inference, WRX only needs to enumerate in total 144 pairs in practice. For each T, the enumeration...
therefore deterministically gives a submodel of \((n \times m)\) which is both largest and deepest.

5.4. IO planning

In this stage, WRX selects the bitwidths for individual shards of the \((n \times m)\) submodel. Without stalling the pipeline, it seeks those that maximize accuracy.

5.4.1. Problem formulation

Given the deadline \(T\), \(n \times m\) submodel \(R\) determined by compute planning, and the preload buffer \(S\), WRX plans for a shard configuration \(S'\) to load during computation, s.t. 1) loading \(S'\) does not stall the pipeline, and 2) \(R = S + S'\) achieves maximum accuracy.

5.4.2. Accumulated IO budgets

The goal is to track fine-grained, per-layer available IO to ensure the planning \(S'\) does not stall the pipeline.

Key ideas

Our first idea is layerwise Accumulated IO Budgets (AIBs). Our observation is that the pipeline does not stall iff before executing \(k\)-th layer, all shards of \(0 \ldots k\) layers are loaded. To this end, we define AIBs as follows:

The AIB\((k)\) of \(k\)-th layer is the available IO time the layer can leverage to load all shards from \(0 \ldots k\) layers.

Therefore, by checking if all AIBs are non-negative (i.e. each layer still has available IO time), WRX deems the planning \(S'\) valid as it does not stall the pipeline.

The second idea is to consider the preload buffer \(S\) as bonus AIBs added to all AIB\((k)\), hence unifying planning preloaded shards with that of the pipeline. AIB\((k)\) is initialized to be the execution delays of all prior \((k-1)\) layers (hence “accumulated”) plus the bonus AIBs provided by the preload buffer \(S\). E.g. AIB\((0)\) is 0 because loading any shards at the first layer incurs a compulsory pipeline stall; AIB\((n-1)\) is the largest because it has all the time to load its shards during previous layers’ executions. Then, for each shard at \(k\)-th layer in the buffer \(S\), its bonus AIB is added to AIB\((k)\) and propagated to all subsequent layers. For instance, a shard at layer 0 from \(S\) propagates its bonus AIBs to all AIB\((k)\), \(k=0 \ldots n-1\); the bonus AIB of a shard at layer 1 from \(S\) is propagated to AIB\((1)\) \ldots AIB\((n-1)\), so long so forth.

To use, WRX initializes AIBs as described earlier, upon each planning. When WRX selects a shard at \(k\)-th layer, it deducts the shard IO from AIBs of \(k\)-th as well as all subsequent layers. The is because loading such shards only affect yet to be executed layers but not the already executed ones. At the end of selection, WRX checks all AIBs to see if they are non-negative. If so, WRX deems the planning \(S'\) valid, otherwise rejects it.

Example

Figure 6 shows a mini example of using AIBs to check the validity of \(S'\), where it plans for a 2x3 submodel, targeting a 2s deadline with \(T_{comp} = 1s\). The engine initializes AIBs recursively from L0, whose AIB\((0)\) = 0.6s due to the three 2-bit shards in S. To plan, the engine first fills \(S'\) with

![Figure 6: A mini example of AIB tracking the layerwise IO budgets.](image)

\(S\), deducting 0.6s from both AIB\((0)\) and AIB\((1)\) because all shards in \(S\) are in L0. Since only L1 has spare AIB, the engine can only select shards for it. We show three execution plan candidates A, B, and C. In this case, both candidates A and B are valid because their AIBs are non-negative, meaning loading them does not stall computation L1. Yet, C is invalid, because AIB\((1)\) = -0.1s, violating the constraint and stalling the pipeline.

5.4.3. Selecting optimal shard versions

For each \(T\), there exist an enormous number of execution plans. The goal is to select an optimal configuration \(S'\), which 1) is valid, and 2) maximizes accuracy. For instance, both A and B in Figure 6 are valid, but which has the maximum accuracy?

Key idea

To ensure validity, WRX respects the key invariant \(AIB(k) \geq 0\) for each allocation attempt on layer \(k\). To maximize accuracy, our key idea is to first uniformly increase bitwidths for all shards, then with the rest AIBs it greedily and iteratively allocate highest possible bitwidths to individual shards guided by shard importance. By doing so, we build an information passageway for most important shards, allowing their maximum activations to be preserved in highest fidelity as possible.

The allocation process comprises two passes as follows. In the first pass, WRX picks a uniform bitwidth for all unallocated shards in the submodel, i.e. those not in preload buffer. To do so, it enumerates from lowest bitwidth (i.e. 2-bit) and selects the highest bitwidths while AIBs still satisfy the invariant. Notably, it fills a submodel layer with the shards from the same original layer and does not mix up shards across layers, due to quantization preserves layerwise weight distribution (§4.2). If AIBs cannot even support 2-bit shards, e.g. due to \(T\) and/or preload buffer \(S\) too small, WRX still selects them as they are necessary for execution but aborts further allocation. In the second pass, WRX iteratively upgrades the bitwidths of individual shards to full 32 bitwidth guided by the shard importance profiled in §5.2, until all AIBs are consumed.

The allocation result is an optimal execution plan which instantiates the submodel with individual shard configurations, and is ready to be executed by the IO/compute pipeline.

5.5. Submodel execution

Despite WRX partitions the model into shards, it still executes the plan (submodel) in a layerwise, pipelined manner from layer 0 to layer \(n-1\). This is because although attention heads
can be computed individually, FFN neurons must wait until all shards are loaded to execute.

WRX executes both IO and computation as fast as possible; it does not reorder the loading of individual shards in order to meet data dependency between execution, because by design AIBs have already ensured so. To compute, WRX decompresses the shards into the working buffer using the dictionaries stored along with them; the working buffer is enough to hold one layer of FP32 weights and shared by all layers during their ongoing execution. After execution, WRX evicts loaded shards from top to bottom layers until preload buffer is filled. It does so because shards at bottom layers (i.e. closer to input) are needed early during inference. Preserving as many of them as possible avoids compulsory pipeline stalls in early stages.

6. Implementation

We implement WRX in 1K SLOC (Python: 800, C: 200) based on PyTorch v1.11 [3] and sklearn v0.23.2 [5], atop two commodity SoCs listed in Table 2.

We preprocess the pretrained DynaBERT [26] models. We choose them because they are easily accessible and well documented. We preprocess the model as follows. To quantize a model into k-bitwidth, we first partition the model by layers and gathers all weights of the layer into a large flat 1D array. We then fit the 1D array into a Gaussian mixture using GaussianMixture with one mixture component from sklearn.mixture for detecting outliers. Based on the fitted distribution, we calculate the log likelihood of each sample in the 1D weight array. Following [65] we also use -4 as the threshold – if the weight’s log likelihood is below the threshold, we deem it as an outlier and records its array index; in our experiments, a model only has 0.14-0.17% outliers, which are an extremely small portion. For non-outliers which are the vast majority, we sort them based on their values and divided them into $2^k$ clusters with equal population. We calculate the arithmetic mean of each cluster as one centroid for representing all weights of the cluster. With such, we extract shards from the layer based on their weight composition in Table 1 and massively substitutes their weights with k-bit indexes to centroids; for bit alignment, we represent outliers also as k-bit integers but bookkeep their original weights and offsets in the shard. We repeat the process for each layer and for each $k = 2 \ldots 6$, which takes a few minutes per bitwidth. We co-locate disk blocks of shards from the same layer for access locality. To measure shard importance, we use dev set from the respective GLUE benchmark on which the model is fine-tuned.

Implementing the layerwise pipeline is straightforward, by intercepting the forwarding function at each BERT layer and using asynchronous IO for loading shards. Yet, we have discovered Python has a poor support for controlling concurrency at fine granularity (e.g. via low-level thread abstraction), which introduces artificial delays to shard decompression. Therefore we implement the decompression in separate 200 SLOC of C code using OpenMP [14], which concurrently substitutes the low-bit integers back to FP32 centroids using all available cores of our SoCs; we expect the decompression to be further accelerated with GPU, but leave it as future work.

For miscellaneous parameters of a layer which are not part of shards, i.e. layer normalization (layernorm) and biases, we keep them in memory in full fidelity because their sizes are small, e.g. tens of KB per layer.

7. Evaluation

We answer the following questions:

1. Can WRX achieve competitive accuracy under time and memory constraints? (§7.2)
2. How much do WRX’s key designs contribute to its performance? (§7.3)
3. How do WRX’s benefits change with available time and memory? (§7.4)

7.1. Methodology

Setup and metrics Table 2 summarizes our test platforms, which are commodity SoCs. We choose them to evaluate WRX on both CPU and GPU. Based on user satisfaction of NLP inference delays on mobile devices [12], we set $T=150, 200, \text{ and } 400\text{ms}$. Prior work reported that beyond 400ms user satisfaction greatly drops [12]. With $T$ under 100ms, all comparisons including WRX show low accuracy – there is not enough compute bandwidth. This is a limit in our test hardware, which shall mitigate on faster CPU/GPU.

Table 3 summarizes our benchmarks and metrics. We diversify them to include each category of GLUE benchmarks [56], which span a broad range of NLP use cases on mobile devices.

Comparisons We consider two NLP models. (1) DistilBERT [45], the outcome of knowledge distillation from BERT. Due to its high popularity on mobile, we use its accuracy as our references and call it gold accuracy. Yet, DistilBERT has fixed depths/widths (6 layers x 12 heads) and thus cannot adapt to different target latencies. (2) DynaBERT [26], which is derived from BERT (12 layers x 12 heads), allowing execution of a submodel to meet the target latency.
Based on DynaBERT, we design the following competitive baselines as summarized in Table 4.

- **Load&Exec**: It loads model as a whole and executes it. It chooses the best submodel so the sum of IO and execution delays is closest to the target latency, using the algorithm described in Section 5.3. Model parameters are not quantized (32 bits).

- **Standard pipelining (StdPL-X)**: It executes a layerwise pipeline, overlapping IO and computation. It chooses the best submodel so that the total pipeline delay stays under the target latency. We further augment it with quantization. All parameters in a model have the same bitwidth X.

- **PreloadModel-X**: The whole model is already in memory and no IO is required. It chooses the best submodel so that the total computation delay stays under the target latency. We augment it with quantization; all parameters have the same bitwidth X.

We choose X=6 as the highest quantization bitwidth, as further increasing the bitwidth has little accuracy improvement.

7.2. End-to-end results

WRX achieves comparable accuracies to gold under target latencies (T) of a few hundred ms. Across all benchmarks and latencies, WRX accuracy is on average 7.1 percentage point (pp) higher than that of baselines, which is significant.

Compared to preloading the whole model, WRX reduces memory consumption by 1-2 orders of magnitude while seeing 0.16 pp higher accuracy averaged across all latencies and benchmarks; compared to loading the model on demand, WRX improves the accuracy by 14 pp at the cost of preload memory of no more than 5 MBs.

Figure 7 zooms in accuracy/memory tradeoffs under T=200ms of SST and QQP benchmarks. Note that we use log scale in X-axis (memory consumption) due to its large span. WRX uses 204× lower memory than PreloadModel-full while having less than 1% average accuracy loss. Even when compared with the quantized version (i.e. PreloadModel-6bit), WRX uses on average 41× smaller memory to achieve the same accuracy.

**Accuracy** WRX’s accuracy matches those of DistilBERT. Given a target latency T, WRX achieves consistent and significant accuracy gain over baselines. Table 5 shows the full view. On Odroid, WRX (Ours) increases average accuracy by 21.05/21.05/17.13/5.83 pp compared with Load&Exec/StdPL-full/StdPL-2bit/StdPL-6bit, respectively. On Jetson, WRX increases average accuracy by 18.77/18.77/6.53/3.15 pp compared with Load&Exec/StdPL-full/StdPL-2bit/StdPL-6bit, respectively. Notably, WRX’s benefit is game-changing compared with Load&Exec and StdPL-full. They are barely usable under low latency (T≤200ms).

**Memory consumptions** Compared with preloading the whole model, WRX reduces memory consumption significantly and consistently, by 122× on average. This is because the PreloadModel baselines hold the whole 12x12 model in memory. By comparison, WRX only needs preload memory of 1MB/5MB on Odroid and Jetson respectively, which is sufficient to hold shards of the first model layer and warms up the pipeline execution.

**Storage & energy overhead** For a model, WRX only requires 215 MB disk space to store five fidelity versions of [2,3,4,5,6] bits, in addition to the full model (in 32 bits) of 418 MB. This storage overhead is minor given that today’s smartphone has tens or hundreds GB of storage.

For a given latency, we expect WRX to consume notably more energy than low-accuracy baselines (e.g. Load&Exec, StdPL-full), as WRX has higher resource utilization to achieve higher accuracy. Compared to similar-accuracy, high-memory baselines (i.e. PreloadModel-full), we expect WRX to consume moderately but not significantly more energy. First, the major energy consumer is active compute (FLOPs); similar accuracies indicate similar FLOPs. Second, although WRX adds IO activities, the contribution to the system power is marginal because the whole SoC is already in high power states.
Table 5: Model execution accuracies; given target latencies, ours are the best or the closest to the best. [S]: preload buffer size. Gold accuracy from DistilBERT [45], which exceed all target latencies. End-to-end DistilBERT execution delays: 3.7s on Odroid, of which IO=3.1s; 3.36s on Jetson, of which IO=3.0s.

| Platform | Odroid (CPU) | Jetson (GPU) |
|----------|--------------|--------------|
| Compute underutilized | 1x4 1x5 3x3 | 6 6 6 6 |
| StdPL-full | 1x4 1x5 3x3 | 6 6 6 6 |
| StdPL-2bit | 3x3 4x3 10x3 | 6 6 6 6 |
| StdPL-6bit | 3x3 4x3 10x3 | 6 6 6 6 |
| Preload-full | 3x3 5x3 10x3 | 6 6 6 6 |
| Preload-6bit | 3x3 5x3 10x3 | 6 6 6 6 |
| Ours | 3x3 5x3 10x3 | 6 6 6 6 |

Table 6: Sizes (depth×width) of submodels selected under different target latencies. A large submodel size means more FLOPs executed, suggesting a higher accuracy. WRX is able to run the largest submodel.

7.3. Significance of key designs

Submodel configuration Within a given latency, the result accuracy hinges on total FLOPs executed, which depends on the size of executed submodel. Our results show that WRX dynamically adjusts submodel sizes towards the maximum FLOPs. Table 6 shows the details. Estimated by comparing submodel sizes: our FLOPs is as high as that of PreloadModel, which however consumes 1-2 orders of magnitude more memory; our FLOPs is 7× higher compared with Load&Exec and StdPL-full, for which the IO blocks computation most of the time; our FLOPs is 1.3× higher than that of StdPL-2/6bit, two strong baselines that increase FLOPs through IO/compute parallelism and quantization as us; at lower T (e.g. T < 200ms), their IO delays of loading the first layer may block computation, resulting in a smaller model. Figure 8 shows such an example. Thanks to a small preload buffer, our executed submodel has 1.25× higher FLOPs (i.e. it has one extra layer), which leads to 9.2 percentage point (pp) higher accuracy.

Table 6 also shows that our system adjusts submodels according to platform hardware. Specifically, our system assembles shallow/wide submodels on Jetson (GPU) as opposed to deeper/narrower submodels on Odroid (CPU). The reason is GPU’s lack of proportionality on Transformer shards, e.g. executing a layer of 12 shards is only 0.7% longer than a layer of 3 shards. The root cause is that GPU is optimized for batch workload; it pays a fixed, significant cost even in executing a fraction of a transformer layer and for one input example, which is the case of interactive NLP.

Elastic pipelining WRX’s per-shard bitwidths contribute to its accuracy significantly. By contrast, one fixed bitwidth for all shards in a model is too rigid, resulting in pipeline bubbles. With a full bitwidth of 32 bits (StdPL-full), IO takes long and stalls the computation (19.9 pp lower accuracy than WRX); with a lower bitwidth (StdPL-[2,6]bit), IO bandwidth is left underutilized (8.2 pp lower accuracy than WRX). Any fixed bitwidth between 6 and 32 bits does not help either (Section 7.1). Unlike them, WRX well utilizes both compute and IO through its two-stage planning (§5).

Preload buffers show a clear benefit as shown in Table 5. By using a small preload buffer of a few MBs, WRX achieves a noticeable and consistent accuracy gain compared to not using the preload buffer (Ours-OMB). The benefit is most pronounced on QNLI and QQP among the benchmarks, increasing accuracy by up to 3.7 percent point (Odroid). Section 7.4 will present a sensitivity analysis regarding its size.

Shard importance WRX allocates its IO budgets to the most important shards. The accuracy benefit is most pronounced in a small/median submodel where most shards have low to medium bitwidths.

Case study. We demonstrate the efficacy through a differential analysis. Table 7 shows an intermediate state of planning: a 5x3 submodel comprising all 2-bit shards. Now the planner
| Benchmark | SST-2 | RTE | QNLI | QQP |
|-----------|-------|-----|------|-----|
| IO budget (MB) | 0.4 | 2.0 | 4.0 | 0.4 | 2.0 | 4.0 | 0.4 | 2.0 | 4.0 |
| Random | 79.5 | 79.8 | 81.8 | 48.0 | 48.0 | 51.3 | 51.1 | 51.1 | 52.8 | 39.2 | 40.2 | 59.8 |
| Ours | 81.2 | 83.8 | 85.8 | 50.2 | 54.5 | 54.5 | 53.3 | 60.3 | 62.2 | 56.3 | 63.3 | 75.5 |

Table 7: Model accuracies resultant from allocating additional IO budget within a 5x3 submodel of 2-bit shards. Our method shows much higher accuracies than random shard selection.

is awarded additional IO budgets, e.g. from enlargement of the preload buffer, with which the planner will increase some shards’ bitwidths to 6 bits. We compare two strategies: (1) randomly pick shards; (2) pick shards in their importance order (as in WRX). Despite the same IO budget is spent, WRX shows higher accuracy by up to 23.1 percent point (8.19 percent point on average) across all benchmarks.

7.4. Sensitivity analysis

We examine how WRX’s benefit changes as resource amounts.

**Target latencies** A more relaxed target latency allows WRX to deliver more FLOPs and execute a deeper submodel, suggesting a higher accuracy. Yet, an NLP model’s accuracy sees diminishing return as its depth continues to grow, as shown in prior work [19, 26]; as a result, WRX’s benefit diminishes as the target latency is further relaxed. Specifically, on Odroid (CPU) WRX has most significant advantage over baselines (7.7 pp higher accuracy) when target latencies are below 200 ms; in such cases, a feasible submodel has fewer than 10 layers. On Jetson (GPU) WRX has most significant advantage when target latencies are below 400 ms and a feasible submodel has fewer than 7 layers. When the target latency grows beyond such ranges, WRX’s benefits gradually reduce.

**Preload buffer size** Its significance hinges on the relative speeds of computation (which consumes model parameters) and IO (which loads the parameters), because the buffer bridges the speed gap of the two. When the computation is much faster than IO, an increase in the buffer size will result in large accuracy gain, and vice versa.

On our platforms, WRX shows a noticeable and consistent accuracy gain over baselines by using a preload buffer of a few MBs. Since at current preload buffer size WRX has already reached best accuracy (i.e. same as PreloadModel-full), further increasing the buffer size does not boost the accuracy proportionally. We expect that with faster compute (e.g. neural accelerators), the preload buffer takes in a greater role. The reason is, when execution become faster and can only overlap with loading of low-fidelity shards (e.g. 2 bits), a few high-fidelity shards provided by preload buffer can significantly boost the accuracy. Such a case is shown in Table 7, as preload buffer sizes increase from 0.4 to 4.0 MB, the accuracy increase by 19.2 pp.

8. Related work

Our system is related to a wide range of ML and systems techniques. We next discuss the similarities and differences.

**Model compression** is a common technique for reducing model size (IO), facilitating faster loading; it includes model structure [19, 45] and feature pruning [48], and quantization which reduces full-precisions (32bit) parameters into low-bit (e.g. 2bit) representations [42, 7, 66, 23]. We use quantization to compress the model; differently, we scale compression ratios to runtime IO by instantiating multiple compressed versions. Automated quantization searches for optimal bit-widths of a NN in the offline, often on a per layer basis [59, 17, 34]. HAQ [59] adopts the reinforcement learning to find the best mixed precision for each layer, similar with our multiple versions of shards. Compared with them, we do not need any fine-tuning, which is time-consuming and we must make fine-grained decisions (i.e. per-shard) at run time.

**Dynamic configuration of DNNs** changes model widths and/or depths in order to suit resource constraints [26, 49, 19, 58, 20]. EdgeBERT [49] improves NLP energy efficiency under target latencies via early exit. NestDNN [20] hosts one multi-capacity model on device and switches across submodels depending on available resources. Assuming the whole model always held in memory, these systems miss the opportunities of pipelined IO/compute and therefore incur high memory cost when applied to NLP. Similar to them, we configure the NLP model architecture dynamically. Unlike them, we address the challenge of loading large models through pipelining. Furthermore, our configuration is on the basis of individual shards and adapts to both memory and latency constraints.

**Pipeline parallelism for ML** Pipelining has been extensively used to accelerate ML. Prior work mainly uses it to scale out ML to multiple machines (overcome limit of single machine resource). Notably for training, PP is used to partition a model or training data over a cluster of machines [28] for maximizing hardware utilization by minimizing pipeline stalls using micro/minibatches [39], exploiting hardware heterogeneity [27], or by adapting pipeline depths on the fly [24]. We share a similar goal of maximizing pipeline utilization and minimizing bubbles. Unlike that they focus on a pipeline of computations (forward/backward passes of different inputs) or network/computation, our pipeline consists of disk IO tasks and computation. Our approach towards high efficiency is through adjusting IO workloads of model shards to the computation.

9. Concluding remarks

We present WRX, a novel system for speedy transformer inference on mobile devices. WRX contributes two novel techniques: model sharding and elastic pipeline planning with a preload buffer. The former allows WRX to tune model parameters at fine granularities in a resource-elastic fashion. The latter facilitates WRX for maximizing IO/compute utilization
on most important parts of the model. With them, WRX reduces memory consumption by 1-2 orders of magnitude while delivering high accuracies under a practical range of target latencies.

References

[1] Hugging face. https://huggingface.co/transformers/[multilingual-uncased-sentiment]. (Accessed on 07/07/2022).

[2] Pytorch. https://pytorch.org/. (Accessed on 03/14/2022).

[3] Pytorch 1.11, torchdata, and functorch are now available | pytorch. https://pytorch.org/blog/pytorch-1.11-released/. (Accessed on 07/07/2022).

[4] Tensorflow. https://www.tensorflow.org/. (Accessed on 03/14/2022).

[5] Version 0.23.2 — scikit-learn 1.1.1 documentation. https://scikit-learn.org/stable/whats_new/v0.23.html. (Accessed on 07/07/2022).

[6] Android. Android: Low memory killer daemon. https://android-developer.com/articles/tech/posts/amdm/2022.

[7] Haoli Bai, Wei Zhang, Lu Hou, Lifeng Shang, Jing Jin, Xin Jiang, Qun Liu, Michael Lyu, and Irwin King. BinaryBERT: Pushing the Limit of BERT Quantization.

[8] Kasturi Bhattacharjee, Miguel Ballesteros, Rishita Anubhai, Smaranda Muresan, Jie Ma, Faisal Ladhad, and Yaser Al-Omaizan. To BERT or not to BERT: comparing task-specific and task-agnostic semi-supervised approaches for sequence tagging. In Bonnie Webber, Trevor Cohn, Yulian He, and Yang Liu, editors, Proceedings of the 2020 Conference on Empirical Methods in Natural Language Processing, EMNLP 2020, Online, November 16-20, 2020, pages 7927–7934. Association for Computational Linguistics, 2020.

[9] Toine Bogers, Ammar Ali Abdelrahim Al-Basri, Claes Ostermann Rytilig, Mads Emil Bak Moller, Mette Juul Rasmussen, Nikita Katrine Bates Michelsen, and Sara Gerling Jörgensen. A Study of Usage and Usability of Intelligent Personal Assistants in Denmark. In Natalie Greene Taylor, Caitlin Christian-Lamb, Michelle H. Martin, and Bonnie Nardi, editors, Information in Contemporary Society, Lecture Notes in Computer Science, pages 79–90. Springer International Publishing, 2015.

[10] Juan Pablo Carrascal and Karen Church. An in-situ study of mobile app & mobile search interactions. In Bo Begole, Jinwoo Kim, Kori Inken, and Woontack Woo, editors, Proceedings of the 33rd Annual ACM Conference on Human Factors in Computing Systems, CHI 2015, Seoul, Republic of Korea, April 21-26, 2015, pages 2739–2748. ACM, 2015.

[11] Alejandro Cartas, Martin Kocour, Aravindh Raman, Ilias Leontiadis, Jordi Luque, Nishanth Sastry, José Núñez-Martínez, Diego Perino, and Carlos Segura. A reality check on inference at mobile networks edge. In Proceedings of the 2nd International Workshop on Edge Systems, Analytics and Networking, EdgeSys@EuroSys 2019, Dresden, Germany, March 25, 2019, pages 54–59. ACM, 2019.

[12] Xiantao Chen, Moli Zhou, Renzhen Wang, Yalin Pan, Jiaqi Mi, Hui Tong, and Daisong Guan. Evaluating response delay of multimodal interface in smart device. In Aaron Marcus and Wentao Wang, editors, User Experience, and Usability: Practice and Case Studies - 8th International Conference, DUXU 2019, Held as Part of the 21st HCI International Conference, HCII 2019, Orlando, FL, USA, July 26-31, 2019, Proceedings, Part IV, volume 11586 of Lecture Notes in Computer Science, pages 408–419. Springer, 2019.

[13] Kevin Clark, Urvashi Khandelwal, Omer Levy, and Christopher D. Manning. What does BERT look at? an analysis of bert’s attention. In Tal Linzen, Grzegorz Chrupała, Yonatan Belinkov, and David Yarowsky, editors, Proceedings of the 2019 ACL Workshop BlackboxNLP: Analyzing and Interpreting Neural Networks for NLP. BlackboxNLP@ACL 2019, Florence, Italy, August 1, 2019, pages 276–286. Association for Computational Linguistics, 2019.

[14] Leonardo Dagum and Ramesh Menon. Openmp: an industry standard api for shared-memory programming. IEEE computational science and engineering, 5(1):46–55, 1998.

[15] Allan de Barcelos Silva, Marcio Miguel Gomes, Cristiano André da Costa, Rodrigo da Rosa Righi, Jorge Luis Victoria Barbosa, Gustavo Pessin, Geert De Doncker, and Gustavo Federizzi. Intelligent personal assistants: A systematic literature review. 147:113193.

[16] Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding.

[17] Zhen Dong, Zhewei Yao, Amir Gholami, Michael Mahoney, and Kurt Keutzer. HAWQ: Hessian AWare Quantization of Neural Networks With Mixed-Precision. In 2019 IEEE/CVF International Conference on Computer Vision (ICCV), pages 293–302. IEEE, 2019.

[18] Assaf Eisenman, Maxim Naumov, Darryl Gardner, Mishita Smelyanskiy, Sergey Pupyrev, Kim Hazelwood, Asaf Cidon, and Sachin Katti. Banda: Using Non-volatile Memory for Storing Deep Learning Models. page 13.

[19] Angela Fan, Edouard Grave, and Armand Joulin. Reducing Transformer Depth on Demand with Structured Dropout.

[20] Biyi Fang, Xiao Zeng, and Mi Zhang. Nesdnn: Resource-aware multi-tenant on-device deep learning for continuous mobile vision. In Rajeev Shorey, Rohan Murty, Yingying (Jennifer) Chen, and Kyle Jamieson, editors, Proceedings of the 24th Annual International Conference on Neural Computation, New Delhi, India, October 29 - November 02, 2018, pages 115–127. ACM, 2018.

[21] Chengyue Gong, Zixuan Jiang, Dilin Wang, Yibo Lin, Qiang Liu, and David Z. Pan. Mixed Precision Neural Architecture Search for Energy Efficient Deep Learning. In 2019 IEEE/ACM International Conference on Machine Learning Technologies, pages 1173–1180. IEEE, 2019.

[22] Liwei Guo and Felix Xiaozhu Lin. Minimum viable device drivers for ARM trustzone. In Yérom-David Bromberg, Anne-Marie Kermarrec, and Chryostos Kozyrakis, editors, EuroSys ’22: Seventeenth European Conference on Computer Systems, Rennes, France, April 5–8, 2022, pages 300–316. ACM, 2022.

[23] Song Han, Huizi Mao, and William J. Dally. Deep compression: Compressing deep neural network with pruning, trained quantization and huffman coding. In Yoshua Bengio and Yann LeCun, editors, 4th International Conference on Learning Representations, ICLR 2016, San Juan, Puerto Rico, May 2-4, 2016, Conference Track Proceedings, 2016.

[24] Chaoyang He, Shu Li, Mahdi Soltanalokotabi, and Salam Avseistmehr. Pipetransformer: Automated elastic packing for distributed training of large-scale models. In Marina Meila and Tong Zhang, editors, Proceedings of the 38th International Conference on Machine Learning, ICML 2021, 18-24 July 2021, Virtual event, volume 139 of Proceedings of Machine Learning Research, pages 4150–4159. PMLR, 2021.

[25] Seppe Hochreiter and Jurgen Schmidhuber. Long short-term memory. Neural Computation, 9(8):1735–1780, 1997.

[26] Lu Hou, Zhiqiu Huang, Lifeng Shang, Xin Jiang, Xiao Chen, and Qun Liu. DynaBERT: Dynamic BERT with Adaptive Width and Depth.

[27] Yang Hu, Connor Imes, Xuanang Zhao, Souvik Kundu, Peter A. Beerel, Stephen P. Crago, and John Paul N. Walters. Pipeline Parallelism for Inference on Heterogeneous Edge Computing.

[28] Yingming Huang, Ankur Bapna, Orhan Firat, Dehao Chen, Mia Xu Chen, HyoukJoong Lee, Lijian Ngiam, Quoc V Le, Yonghui Wu, and Zhiheng Chen. Gpipe: Efficient training of giant neural networks using pipeline parallelism. In Hanna M. Wallach, Hugo Larochelle, Alina Beygelzimer, Florence d’Alché-Buc, Emily B. Fox, and Roman Garnett, editors, Advances in Neural Information Processing Systems 32: Annual Conference on Neural Information Processing Systems 2019, NeurIPS 2019, December 8-14, 2019, Vancouver, BC, Canada, pages 103–112, 2019.

[29] Zhenzhong Lan, Mingda Chen, Sebastian Goodman, Kevin Gimpel, Piyush Sharma, and Radu Soricut. ALBERT: A Lite BERT for Self-supervised Learning of Language Representation.

[30] Niel Lebeck, Arvind Krishnamurthy, Henry M. Levy, and Irene Zhang. End the senseless killing: Improving memory management for mobile operating systems. In Ash Gardner and Frey Zadok, editors, 2020 USENIX Annual Technical Conference, USENIX ATC 2020, July 15-17, 2020, pages 873–887. USENIX Association, 2020.

[31] Soyoony Lee and Hyokyung Bahn. Characterization of android memory references and implication to hybrid memory management. IEEE Access, 9:60997–61009, 2021.

[32] Huoran Li, Xiaolu Li, Xuanze Liu, Tao Xie, Kaigui Bian, Felix Xiaozhu Lin, Qiaoqiu Mei, and Feng Cheng. Characterizing smartphone usage patterns from millions of android users. In Kenjiro Cho, Ken- suke Fukuda, Vivek S. Pai, and Neil Spring, editors, Proceedings of the 2015 ACM Internet Measurement Conference, IMC 2015, Tokyo, Japan, October 28-30, 2015, pages 459–472. ACM, 2015.

[33] Yinhai Liu, Myle Ott, Naman Goyal, Jingfei Du, Mandar Joshi, Danqi Chen, Omer Levy, Mike Lewis, Luke Zettlemoyer, and Veselin Stoyanov. RoBERTa: A Robustly Optimized BERT Pretraining Approach.
