Effect of Pulse Width Modulation on the Performance of Hybrid Cascaded Five Level Inverter

T. Murali Krishna

Assistant Professor, Dept. of EEE, CBIT, Gandipet, Hyderabad, Telangana, India

Abstract: For industrial applications medium power and medium voltage ac drives are more attractive. In order to reduce high dv/dt and to minimize the ripple in torque Multi Level Inverter (MLI)s are proposed. For the realization of Multi Level Inverters, different topologies have been emerging. Among these topologies, hybrid topologies are proven to be better than the conventional topologies. This paper compares the performance of a hybrid cascaded five level inverter with and without using the pulse width modulation technique. The frequency spectrum of the output voltage and currents are compared. For the simulation MATLAB software Simulink is used.

Keywords: Pulse width modulation, Multi level inverters, hybrid topologies, MATLAB-Simulink.

1. Introduction

In industrial applications like adjustable speed drives, regulated power supplies, induction heating, inverters are more suitable to provide controlled voltage with desired frequency. However, the basic two level inverter provides an output voltage with more harmonic content and high dv/dt. In order to minimize these values, different harmonic reduction techniques are used. In the majority of inverters, commonly employed harmonic reduction methods are i) control strategies ii) multi level topologies[1] and iii) Pulse Width Modulation (PWM) techniques. The most frequently used topologies are neutral point clamped, capacitor clamped and cascaded H-bridge[2]. To reduce the losses, cost and weight hybrid topologies are introduced. In order to minimize the harmonics further, internal voltage control techniques like pulse width modulation methods are proposed. The modern inverter combines multilevel inverter topologies[3] with different pulse width modulation techniques for harmonic reduction to improve the performance of the inverter. In multi level inverters[4] the input voltage is divided into different levels using a series of static switches and/or capacitors[5].

The basic PWM techniques are classified into two types based on their switching frequency; they are i) fundamental frequency technique ii) High frequency switching technique. The former is used for selective harmonic elimination whereas the latter is carried either by using space vector or carrier based PWM techniques. Out of these, the simplest and cost-effective method is carrier based pulse width modulation technique[6]. In pulse width modulated technique, a sine wave called reference signal of fundamental frequency is compared with high frequency triangular wave form called carrier signal to generate the pulses for the switches in the inverter circuit. To change the output voltage, vary the magnitude of the reference signal called amplitude modulation index and to change the switching frequency vary the frequency of the carrier signal called frequency modulation index.

2. Operation of Hybrid Cascaded MLI

Hybrid topologies are the most modern arrangement of two conventional basic topologies connected in cascade[7] to get the desired levels in the output voltage. The significant characteristic of the projected multilevel inverter topology is the decrease in the number of elements per phase, hence as a result reducing the power loss, cost and size. The arrangement of Hybrid cascaded MLI for five level[8] output is shown in the figure 1. The base inverter is of an ordinary 3-leg inverter with a dc power source is cascaded with a H-bridge[9] [10] standard inverter topology. The H-bridge can use a capacitor or battery or any other dc power source.
The single phase circuit representation of Hybrid cascaded MLI is shown in figure 2. The load is connected between a particular line to the neutral point. There are six switch states to produce different levels in the output voltage across the load. The sequence of the switches operating to provide different voltage levels is clearly mentioned in the table 1. The five voltage levels are $V, V/2, 0, -V/2$ and $V$.

### Table 1: Switching states for Hybrid cascaded MLI

| Voltage levels | Switching States |
|----------------|------------------|
| $+V_{dc}$      | T$_1$ 0 0 0 1 1 |
| $+V_{dc}/2$    | 1 0 1 0 0 0 |
| 0              | 1 1 1 0 1 0 |
| $-V_{dc}/2$    | 0 1 1 0 1 0 |
| $-V_{dc}$      | 0 1 1 1 0 0 |

To provide an output voltage $V_{dc}$ turn ON the switches T$_1$, S$_{R1}$ and S$_{R4}$. To obtain output voltage $V_{dc}/2$ turn OFF S$_{R4}$ and turn ON S$_{R2}$ by keeping T$_1$ and S$_{R3}$ in ON state. To make the output voltage zero, turn OFF S$_{R3}$ and turn ON S$_{R2}$ keeping T$_1$ and S$_{R1}$ in ON state (or use the complement of this combination). To bring the output voltage to $V_{dc}/2$, turn ON T$_4$, S$_{R1}$ and S$_{R3}$. To decrease the output to $-V$, switch OFF S$_{R3}$ and switch ON S$_{R2}$.

### 3. MATLAB Simulink model of Hybrid 5-level MLI

The MATLAB-Simulink simulation diagram is shown in figure 3. The design of control circuit for the five level hybrid multi level inverter is given in figure 4. The figure 5 depicts the driver circuit output signals to generate a five level output voltage without using pulse width modulation technique, where the switches T$_1$ and T$_4$ are complementary to each other. Whereas S$_{R1}$ & S$_{R4}$, S$_{R2}$ & S$_{R3}$ are complementary to each other.
4. Pulse Width Modulation

The design of pulse width modulated signal for the hybrid cascaded five level inverter is shown in below figure 6, where a sine wave is compared with the triangular carrier signal to generate the desired output. The corresponding pulses are shown in figure 7.

![Figure 6: Logic circuit to generate PWM signals](image)

![Figure 7: PWM pulses from the driver circuit](image)

5. Results

The Hybrid cascaded multilevel is modeled using MATLAB Simulink environment. IGBTs are taken as switching elements. The frequency modulation index is chosen as 20. A 3 HP, 220V, 50 Hz, 1725 rpm squirrel cage induction motor is considered as load. The input torque applied is 11.9 Nm. The figure 8 and 9 represents the output phase voltage and its frequency spectrum without applying pulse width modulation. The output line voltage and its frequency spectrum are shown in figures 10 and 11 respectively. The corresponding load current and total harmonic distortions are depicted in figures 12 and 13.

![Figure 8: Output phase voltages without PWM](image)

![Figure 9: Frequency spectrum of phase voltage without PWM](image)

![Figure 10: Output line to line voltage without PWM](image)

![Figure 11: Frequency spectrum of line to line voltage without PWM](image)
The output phase voltage and its frequency spectrum are shown in figures 14 and 15 respectively. From these figures it is observed that with pulse width modulation the fundamental component of phase voltage is decreased. The output line to line voltage and its fast Fourier transform is given in figures 16 and 17. It can be observed that the peak value of the fundamental component of line voltage also gets reduced.
The line current waveform and its frequency spectrum are shown in figures 19 and 19 respectively. All these observations are tabulated in table2.

| Voltage Levels                | Without PWM | With PWM |
|------------------------------|-------------|----------|
| Fundamental Peak Phase Voltage | 193.6       | 168.3    |
| THD                          | 18.10%      | 29.53%   |
| Fundamental Peak Line Voltage | 334.8       | 288.3    |
| THD                          | 13.29%      | 25.3%    |
| Fundamental Peak Current     | 9.727       | 9.63     |
| THD                          | 19.73%      | 10.43%   |

6. Conclusion

The topology of Hybrid cascaded inverter utilizes less number of elements per phase for its design. From the above result it can be concluded that the conventional sinusoidal pulse width modulation technique will reduce the fundamental components of phase and line voltages. In the other words it will increases the harmonic content in the phase and line voltages. But the harmonic components in the line currents are reduced. The harmonics in the output phase and line voltages can be minimized with suitable change in the reference signal from conventional sinusoidal to any other reference signal.

References

[1] L. G. Franquelo, J. L. Rodriguez, J. Leon, S. Kouro, R. Portillo, and M. A. Prats, "The age of multilevel converter arrives," *IEEE Ind. Electron. Mag.*, vol.2, no. 2, pp. 28-39, Jun. 2008.
[2] M. Zahra, M. Jafari, Md. R. Islam and J. Zhu, "A comparative study on characteristics of major topologies of voltage source multilevel inverters," *IEEE Innovative Smart Grid Tech.*, pp. 612-617, 2014.
[3] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electro.*, vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
[4] K. A. Corzine, M. W. Wielebski, F. Z. Peng, and J. Wang, "Control of Cascaded Multilevel Inverters," *IEEE Trans. power electr.*, vol. 19, no. 3, pp. 732-738, May 2004.
[5] T Murali Krishna, “Matlab Simulink Modeling of Hybrid Cascaded Five Level Inverter”, International Journal of Science and Research, Vol.4, no.12, pp. 834-837, Dec. 2015.
[6] M. Marchesoni and P. Tenca, "Diode-Clamped multilevel converters: A practicable way to balance dc-link voltages," *IEEE Trans. Ind. Electron.*, Vol. 49, no. 4, pp. 752-765, Aug. 2002.
[7] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters - state of the art, challenges, and requirements in industrial application," *IEEE Trans. Ind. Electr.* vol. 57, no. 8, pp. 2581-2596, Aug. 2010.
[8] P. Thongprasri, "A 5-level three-phase cascaded hybrid multilevel inverter," *IJCEE*, vol. 3, no. 6, pp. 789-794, Dec. 2011.
[9] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electro*, vol. 49, no. 4, pp. 724-738, Aug. 2002.
[10] E. Najafi, and A. H. Md. Yatim, "Design and implementation of a new multilevel inverter topology," *IEEE Trans. Ind. Electr.* vol. 59, no. 11, pp. 4148-4154, Nov. 2012.

Author Profile

T. Murali Krishna received M.Tech degree from JNTU Hyderabad in 2005. Presently working as Assistant Professor in the Department of EEE, Chaitanya Bharathi Institute of Technology, Hyderabad for the last 8 years, having 15 years of experience in teaching. He published 13 papers in various international journals and conferences. His areas of interest include power electronics, FACTS, wavelets and power quality.