High Throughput Priority-Based Layered QC-LDPC Decoder with Double Update Queues for Mitigating Pipeline Conflicts

Yunfeng Li, Yingchun Li, Nan Ye, Tianyang Chen, Zhijie Wang and Junjie Zhang *

Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Joint International Research Laboratory of Specialty Fiber Optics and Advanced Communication, Shanghai University, Shanghai 200444, China; lyf1282@shu.edu.cn (Y.L.); liyingchun@shu.edu.cn (Y.L.); aslanye@shu.edu.cn (N.Y.); tyral_chen@shu.edu.cn (T.C.); zhijie_wang@shu.edu.cn (Z.W.)
* Correspondence: zjj@staff.shu.edu.cn

Abstract: A high-throughput layered decoder for quasi-cyclic (QC) low-density parity-check (LDPC) codes is required for communication systems. The preferred way to improve the throughput is to insert pipeline stages and increase the operating frequency, which suffers from pipeline conflicts at the same time. A priority-based layered schedule is proposed to keep the updates of log-likelihood ratios (LLRs) as frequent as possible when pipeline conflicts happen. To reduce pipeline conflicts, we also propose double update queues for layered decoders. The proposed double update queues improve the percentage of updated LLRs per iteration. Benefiting from these, the performance loss of the proposed decoder for the fifth generation (5G) new radio (NR) is reduced from 0.6 dB to 0.2 dB using the same quantization compared with the state-of-the-art work. As a result, the throughput of the proposed decoder improved up to 2.85 times when the signal-to-noise ratio (SNR) was equal to 5.9 dB.

Keywords: double update queues; high throughput; pipeline conflicts; QC-LDPC; priority-based

1. Introduction

As a forward error correction (FEC) code, low-density parity-check (LDPC) code [1] has an excellent performance close to the Shannon limit. Due to its exploitable parallelism, LDPC decoder was easily implemented on field-programmable gate array (FPGA) devices [2].

Among various LDPC codes, a quasi-cyclic (QC) LDPC code exhibits high facility in structural routing and memory addressing. QC-LDPC code has a parity-check matrix (PCM) that is composed of all-zero submatrices and circularly shifted identity submatrices. PCM can be simply represented by a base graph matrix. Owing to these advantages, QC-LDPC is now widely applied in many communication standards (ITU [3], DVB-S2X [4], WiMAX [5], and 5G NR [6]).

With the increase in communication rate, LDPC decoder, as a key component, needs to increase the throughput. The methods involve reducing the iteration number together with the decoding cycles per iteration and increasing the operating frequency [7].

In order to decrease the number of iterations, the layered decoding schedule [8] is widely applied since it shows twice decoding convergence for the same decoding performance compared with the flooding decoding schedule [9].

The decoding cycle per iteration can be reduced by improving the processing parallelism. Considering the tradeoff between the throughput and hardware utilization, the common approach is to use the partially parallel architecture [10]. The parallelism is usually equal to the lifting size (Z), which is the size of submatrix in PCM.

Higher operating frequency can be achieved by inserting more pipeline stages. Nevertheless, this will increase the probability and number of pipeline conflicts. Pipeline conflicts
will impact the update of log-likelihood ratios (LLRs), result in the loss of decoding performance, and increase extra iteration numbers for the same decoding performance.

1.1. Related Works

To address the pipeline conflicts, various solutions have been proposed. The conventional solution is to insert additional stall cycles and wait for a conflict-free pipeline. Pipeline conflicts can be eliminated by adjusting not only the processing order of submatrices in the layer but also the processing order of layers [11]. By adopting this method, [12] a throughput of 1.2 Gbps at eight iterations in 5G NR is achieved. Nevertheless, pipeline conflicts still occur frequently by using this method in a relatively dense base graph matrix. Ref. [13] proposes to split the layer with the size equal to Z into several smaller layers to reduce the occurrence of pipeline conflicts while the throughput is lowered as well. The residue-based layered schedule [14] postpones the update of LLR and stores the contributions of decoding into registers when a pipeline conflict occurs. However, there exists an extreme circumstance that LLR of a variable node may never be updated when pipeline conflicts always happen to it in a dense base graph matrix. This significantly degrades the performance of the layered schedule. In [15], the flooding schedule is adopted when pipeline conflicts occur in a layered decoder, so it is called a hybrid decoder. In [16], an improved normalized probabilistic min-sum algorithm (INPMSA) was proposed to compensate the decline in the decoding performance. In the check node unit (CNU), the probabilistic second minimum is revised by using the first minimum and proportion fixing.

1.2. Overview and Contribution

In this paper, we focus on mitigating pipeline conflicts at a high operating frequency in a layered decoding schedule. This is achieved by the following contributions:

1) Double update queues replace the single update queue in the layered LDPC decoder. In comparison with [15], the percentage of up-to-date LLR read operations per iteration with double update queues during the decoding was increased by up to 31%.

2) The priority-based layered decoding schedule is proposed to update LLRs as frequent as possible when the pipeline conflicts cannot be avoided. Due to a higher percentage of updated LLRs and more frequent update of LLRs, the priority-based decoder with double update queues lower performance loss from 0.6 dB to 0.2 dB compared with [15]. Comparing with residue-based decoder [14] using double update queues, the proposed decoder shows an advantage of 0.1 dB.

3) As a direct result of the proposed layered LDPC decoder, the throughput of our proposed decoder for 5G NR is up to 2.85 times that of [15] with the same quantization on the Xilinx VC709 evaluation board at the same signal-to-noise ratio (SNR).

The remaining sections are organized as follows. In Section 2, the layered decoding schedule is introduced. In Section 3, the proposed priority-based layered decoding schedule and double update queues are described. The structure of the proposed priority-based layered decoder with double update queues and the flow chart of the proposed decoder are also described. In Section 4, the results of simulation and hardware implementation are presented. Finally, Section 5 provides a conclusion to this paper.

2. Layered Decoding Schedule

LDPC code is decoded based on the iterative message-passing algorithm, which means the decoding messages are exchanged frequently between the check nodes and variable nodes. The decoding messages include variable-to-check message, check-to-variable message, and a posterior probability LLR (APP-LLR). In the layered decoding schedule, LLRs are commonly updated after the update of variable-to-check messages and check-to-variable messages in a layer.

For convenience of presentation, we make the following definitions. $V_{v,c}^{it}$ denotes the variable-to-check messages that propagated from the variable node $v$ to the check node $c$ at the $it$-th iteration. $R_{c,v}^{it}$ denotes the check-to-variable messages that propagated from the
check node \( c \) to the variable node \( v \) at the \( it \)-th iteration. LLR corresponding to the variable node \( v \) in the \( it \)-th iteration is represented as \( LLR^{it}_v \).

Before the start of decoding, APP-LLR from an additive white Gaussian noise (AWGN) channel is initialized as given by

\[
LLR^{init}_v = \log \frac{P(x_v = 0 | y_v)}{P(x_v = 1 | y_v)} = \frac{2y_v}{\sigma^2},
\]

where \( P(x_v = 0 | y_v) \) represents the probability that \( x_v \) is equal to 0 and \( P(x_v = 1 | y_v) \) represents the probability that \( x_v \) is equal to 1. The received signal from the channel is represented as \( y_v \) and channel noise variance is represented as \( \sigma^2 \).

In the \( it \)-th iteration, the variable-to-check messages are generated with the check-to-variable messages from the previous iteration and LLR as given by

\[
V^{it}_{v,c} = LLR^{it}_v - R^{it-1}_{c,v}.
\]

In the hardware implementation, the min-sum algorithm (MSA) [17] is employed for the update of check-to-variable messages because of the friendly implementation. It turns the complexity computations into the simple comparison operations at the cost of decoding performance degradations. MSA only needs to select two minimum messages from check nodes. The calculation of MSA is given by

\[
R^{it}_{c,v} = \prod_{v' \in V \setminus v} \text{sgn} \left( V^{it}_{v',c} \right) \cdot \min_{v' \in V \setminus v} \left( |V^{it}_{v',c}| \right),
\]

where \( V_c \) denotes the group of variable nodes that connected to the check node \( c \) and \( V_c \setminus v \) represents the same group of variable nodes except the variable node \( v \).

In order to improve the decoding performance, two improved min-sum algorithms were proposed in [18]. They use a correction factor to correct the magnitude of the two minimum values in the check-to-variable update. The offset min-sum algorithm (OMSA) subtracts a correction factor \( \beta \) from the two minimum values. The normalized min-sum algorithm (NMSA) uses a correction factor \( \alpha \) to multiply the two minimum values. The OMSA and NMSA are calculated as given by the two following equations

\[
R^{it}_{c,v} = \alpha \prod_{v' \in V \setminus v} \text{sgn} \left( V^{it}_{v',c} \right) \cdot \min_{v' \in V \setminus v} \left( |V^{it}_{v',c}| \right),
\]

\[
R^{it}_{c,v} = \prod_{v' \in V \setminus v} \text{sgn} \left( V^{it}_{v',c} \right) \cdot \max \left( \min_{v' \in V \setminus v} \left( |V^{it}_{v',c}| \right) - \beta, 0 \right).
\]

The APP-LLR of the variable node \( v \) is updated as the following equation

\[
LLR^{it}_v = V^{it}_{v,c} + R^{it}_{c,v}
\]

At the end of an iteration, the codeword \( C \) is decided based on the value of APP-LLR. If the APP-LLR of variable node \( v \) is no less than zero, the bit will be decided to be 0. If the APP-LLR of variable node \( v \) is negative, the bit will be decided to be 1. The decided codeword \( C \) and the parity-check matrix \( H \) then generate the syndrome \( S = C \times H^T \).

Suppose that the LDPC decoder considers an early termination and the number of iterations is limited in the hardware implementation. There exist two cases to terminate the decoding. One case is that the syndrome is equal to zero and the decoding has not reached the set maximum iteration number. The other case is that the syndrome is not equal to zero when the iteration number has reached the set maximum iteration number.
3. Priority-Based Layered QC-LDPC Decoder with Double Update Queues

3.1. Priority-Based Layered Decoding Schedule

In the layered schedule, the LLR in a layer has not been updated yet while the next layer needs this updated LLR. This is called pipeline conflict. When a pipeline conflict occurs, the practical method is to ignore the update of LLR. However, a small percentage of ignored updates will lead to significant performance degradation [19]. For this reason, we propose a priority-based layered schedule.

In the layered schedule, the update of LLR can be equivalent to the sum of LLR and difference between the newly calculated check-to-variable messages in the current iteration and the one in the previous iteration [15]. This difference can be understood as a gain that helps the decoding. The update of LLR can be expressed as (7)

\[
\text{LLR}_{L_i}^{L_{i+1},i} = \text{LLR}_{L_i}^{L_{i+1},i-1} + R_{L_i}^{L_{i+1},i} - R_{L_i}^{L_{i+1},i-1}
\]

\[
= \text{LLR}_{L_i}^{L_{i+1},i-1} + G_{L_i}^{L_{i+1},i-1},
\]

where \(\text{LLR}_{L_i}^{L_{i+1},i}\) represents the LLR for the variable node \(v\) at the \(i\)-th iteration in the \(L_i\) layer, \(R_{L_i}^{L_{i+1},i}\) represents the check-to-variable messages at the \(i\)-th iteration in the \(L_i\) layer and \(G_{L_i}^{L_{i+1},i-1}\) represents the gain for the variable node \(v\) at the \(i\)-th iteration in the \(L_i\) layer.

In the priority-based layered schedule, when a pipeline conflict happens to two check nodes between two adjacent layers, \(L_i\) and \(L_{i+1}\), new LLR will be updated in the layer \(L_i\). The gain \(G_{L_i}^{L_{i+1},i-1}\) will be calculated in the layer \(L_{i+1}\). The gain \(G_{L_i}^{L_{i+1},i-1}\) then will be added to the newly updated LLR later. In this way, updates of LLRs can be guaranteed no matter how the base graph matrix is dense.

Suppose there are three check nodes in layers \(L_i\), \(L_j\) and \(L_k\) connected to the same variable nodes. During decoding, pipeline conflicts happen between \(L_i\) and \(L_j\), \(L_i\) and \(L_k\).

The priority-based layered schedule works as follows. The LLR in layer \(L_i\) can update in priority and get \(\text{LLR}_{L_i}^{L_{i+1},i}\). Due to pipeline conflicts, the layer \(L_j\) reuses the old LLR value \(\text{LLR}_{L_i}^{L_{i+1},i-1}\) to calculate the gain \(G_{L_j}^{L_{i+1},i-1}\). If the update of LLR in layer \(L_i\) can be done before decoding the layer \(L_k\), then the layer \(L_k\) can update the value based on the result of \(\text{LLR}_{L_i}^{L_{i+1},i}\) and the gain \(G_{L_j}^{L_{i+1},i-1}\) can also be added to the updated LLR in layer \(L_k\). As shown in Figure 1, the update can be expressed as (8) and (9)

\[
\text{LLR}_{L_i}^{L_{i+1},i} = V_{L_i}^{L_{i+1},i} + R_{L_i}^{L_{i+1},i}
\]

\[
= V_{L_i}^{L_{i+1},i} + G_{L_i}^{L_{i+1},i-1} + R_{L_i}^{L_{i+1},i-1}
\]

where the variable-to-check message at the \(i\)-th iteration in the layer \(L_k\) is denoted as \(V_{L_k}^{L_{i+1},i}\).

Figure 1. Illustration of the priority-based layered schedule for pipeline conflicts.

3.2. Structure of the Priority-Based Layered LDPC Decoder with Double Update Queues

Figure 2 shows the detailed architecture of priority-based layered LDPC decoder with double update queues. The parallelism of processing units is equal to the size of submatrix in the corresponding PCM. In the WiMAX decoder, the parallelism is equal to 96 [5]. In the 5G NR decoder, the parallelism is equal to 384 [6].
Before decoding, LLRs are initialized and denoted as $LLR_{it_1}$. They are stored into the LLR RAM. LLR RAM is composed of a simple dual-port block RAM (BRAM) which is used to store the latest updated LLR. The old LLR value can be read repeatedly provided that no new LLR value is written in the same address. This feature is conducive to the implementation of the proposed decoding schedule.

When the decoding starts, LLR is read out from RAM according to the address given and sent to the LLR barrel shifter. It is not essential to use the reverse barrel shifter to shuffle the submatrix as the identity matrix before storing back to the LLR RAM [20]. Instead, the barrel shifter that shuffles based on the absolute shift value can be well applied in the decoder. After shuffling, LLR is sent into variable node units (VNUs) to calculate $V_{it_1}$.

When the decoding starts, LLR is read out from RAM according to the address given and sent to the LLR barrel shifter. It is not essential to use the reverse barrel shifter to shuffle the submatrix as the identity matrix before storing back to the LLR RAM [20]. Instead, the barrel shifter that shuffles based on the absolute shift value can be well applied in the decoder. After shuffling, LLR is sent into variable node units (VNUs) to calculate $V_{it_1}$. Then, $V_{it_1}$s are passed to the CNUs. At the same time, $V_{it_1}$s are buffered into FIFOs waiting for the update of LLR.

In the CNUs, the minimum (min) and the second minimum (smin) absolute value, the index of the minimum value (min index), and the sign product (sign product) of $V_{it_1}$s are achieved. Then, registers will store this intermediate data until new $R^i$s are required for update in the next layer. $R^i$s generated from CNU are added with $V_{it_1}$ buffered out from FIFO and achieve the updated LLRs. When LLRs are updated, they are stored back to the LLR RAM.

In this paper, we propose double update queues instead of a single update queue [21] to update the LLRs. Compared with a single update queue, double update queues accelerate the update of LLRs in a layer and decrease the occurrence of pipeline conflicts. This will be discussed in detail in Section 3.3.

When pipeline conflict happens, the gain calculator module and gain adder module are used to migrate the conflicts. These will also be discussed in detail combining with the flow chart in Section 3.3.

Due to the design of priority-based schedule and double update queues, the signs of all the $V_{it_1}$s are buffered into four separated FIFOs in the CNU. The two minimum values, the sign product and the index of the minimum are used to generate the $R^i_{it-1}$s for VNU...
used in the next iteration and $R^{ii}$s for overlapping submatrices, non-overlapping variable nodes (double update queues) and gain (priority-based schedule).

3.3. Double Update Queues

There are two reasons for pipeline conflicts in the layered decoder. The first reason is that the inserted pipeline stages result in the highly delayed update to LLRs. When increasing the operating frequency by inserting more pipeline stages, it will inevitably lead to conflict probability. The second reason is the failure to buffer the variable-to-check message out from FIFO and add it to the corresponding check-to-variable message to obtain the updated LLR when the next layer needs this LLR. In order to address this problem, it is necessary to increase the flexibility of data being buffered into FIFO and buffering out from FIFO. If variable-to-check messages in one layer can be stored in several FIFOs separately, then variable-to-check messages can be buffered out in time for the update of LLRs when the next layer needs them. In this way, pipeline conflicts can be eliminated. However, this consumes plenty of memory resources.

To trade off the memory resources and the possibility of pipeline conflicts, we proposed the double update queues. In the double update queues, we use two FIFOs to buffer variable-to-check messages. One FIFO is called overlapping FIFO. The other FIFO is called non-overlapping FIFO. Overlapping FIFO is used to buffer those variable-to-check messages whose LLRs will continue to be decoded in the next layer. A non-overlapping FIFO is used to buffer variable-to-check messages whose LLRs will not be needed in the next layer. Note that if an LLR of a submatrix can be updated regularly in the current layer and would suffer pipeline conflicts in the next layer, the variable-to-check message of this submatrix in the current layer will be buffered into the non-overlapping FIFO and its updated LLR will be written back to the LLR RAM. The variable-to-check message of this submatrix in the next layer will not be buffered into any FIFOs because the corresponding LLR cannot be updated. FIFOs for buffering the signs need to be divided into overlapping and non-overlapping FIFOs as well. Two separate queues to generate new $R^{ii}$s in CNU are also needed. In each update queue, variable-to-check messages are added with check-to-variable message to achieve their updated LLR separately. In this way, LLRs can be updated in double queues.

Combined with the priority-based schedule and double update queues, we introduce the decoding flow chart in detail as shown in Figure 3.

In our design, variable nodes in a layer are processed in units of submatrix. For simplicity of presentation, the variable nodes in a submatrix are denoted as variable node group (VNG). Before decoding, the processing order of VNGs in a layer needs to be reordered. In a layer, the VNGs that have not been decoded in the previous layer are decoded first. Next are the VNGs that have been decoded in the previous layer. When the processing order of VNGs is determined, decoding starts. LLRs are successively read out from LLR RAM. After the processing of barrel shifter and VNU, variable-to-check messages are obtained. According to the mechanism of double update queues, variable-to-check messages are buffered into overlapping FIFO or non-overlapping FIFO. Then, the check-to-variable messages are updated.

The next step is the process of the LLR update when the pipeline conflict occurs or does not occur. If no pipeline conflicts happen, LLRs can be normally updated as the layered schedule. After update, LLRs of non-overlapping VNGs will be written back to the LLR RAM. LLRs of overlapping VNGs will be bypassed to the barrel shifter and participate in the decoding in the next layer. At the end of one iteration, the codeword will be decided according to the sign of LLRs. If the iteration has reached the maximum iteration number or the calculated syndrome is equal to zero, the decoding will end. If not, the decoding will continue.

If pipeline conflicts happen during the decoding, LLRs of the VNG with conflicts will not be updated. Combining with Figure 2, the impact of pipeline conflicts on decoding can be mitigated as follows. If the LLR in the previous layer has not been updated yet,
then the old LLR value is read again from LLR RAM for the current layer. VNU calculates its variable-to-check message $V_{it}$ and passes it to the CNU. At the same time, $V_{it}$ is not necessary to be buffered into FIFO because its corresponding LLR will not be updated in this layer. Different from the layered schedule, $R_{it}$ is calculated separately with sign buffered in a separate FIFO. Then, it will minus the $R_{i(t-1)}$ obtained from the previous iteration and obtain the gain $G_{it}$. Before storing the gain $G_{it}$ into RAM, gain $G_{it}$ should enter the gain barrel shifter and be shuffled to the corresponding position of the submatrix that it will be added with in the other layer. When the LLR is updated in other layers like in the layered decoding schedule, the gain $G_{it}$ then adds to this updated LLR.

![Figure 3. The flow chart of the priority-based layered schedule.](image-url)
3.4. Detailed Illustration of the Proposed Decoder with High Performance

To help understand the mechanism of the priority-based layered decoder with double update queues, here we give an example. The timing diagram of decoding with the QC-LDPC code PCM is shown in Figure 2. RD address and WR address represent the addresses that LLR reads from and writes to. All the addresses are unified with the index of VNGs. Double update queues work as follows. During decoding, overlapping FIFO buffers variable-to-check messages $V^i_t$ of overlapping VNGs that their newly updated LLRs will participate decoding in the next layer. Bypass means those LLRs will be bypassed to the barrel shifter instead of being written back into LLR RAM. Non-overlapping FIFO buffers $V^i_t$ of non-overlapping VNGs that their newly updated LLRs will be written to memory. LLRs of overlapping and non-overlapping VNGs are updated separately once their respective check-to-variable messages are calculated.

As shown in Figure 4, the base graph matrix is dense and has four rows and nine columns. The number of pipeline stages is set to three. When an LDPC code is being decoded in a conventional layered decoder, VNGs in a layer are processed as the order shown in PCM. When a pipeline conflict occurs, stall cycles are necessarily inserted to maintain the full decoding performance. As an example, in the first layer, the first, second, fourth, fifth, and sixth VNGs participate in the decoding in order. In the second layer, the second, third, fourth, sixth, and seventh VNGs participate in the decoding in order. At the ninth cycle shown in Figure 4, LLRs of variable nodes in the first layer are written back to RAM in sequence. To avoid pipeline conflicts, five stall cycles have to be inserted and LLRs of the second VNG in the second layer cannot be read out from RAM until the 11th cycle, since the updated LLRs of the second VNG in the first layer are written back to the RAM at the 10th cycle.

The residue-based layered decoder, hybrid decoder, and priority-based layered decoder with double update queues eliminate stall cycles so that LLRs of a VNG can be read out from memory at each cycle. The solution to pipeline conflicts in the residue-based decoder [14] works as follows. At the sixth cycle, there exists a pipeline conflict to the second VNG. LLRs of the second VNG have to read the old LLR values from the RAM and use these values for decoding. At the 10th cycle, the gain of the second VNG in the first layer is saved in a register file for patching. The second VNG in the second layer can be updated normally at the 14th cycle and the gain is added with the updated LLRs when the LLR write operation happens, here referred as patched LLR write. In this way, the performance loss is compensated. However, the residue-based decoder has to postpone updates of LLRs when the pipeline conflicts happen to the LLRs in one variable node [14]. In this example, LLRs in the fourth VNG can never be updated because of the pipeline conflict and postponed patch.

In the hybrid decoder, the solution for pipeline conflicts works as follows. In the first layer, updated LLRs of the second, fourth, and sixth VNGs are written to both the LLR memory and FIFO (double write) [15]. The patched LLR update of the second, fourth, and sixth VNGs is done as shown in Equation (7) at the 14th, 16th, and 17th cycle, respectively. In this manner, LLR updates are not postponed and check node gains are added as soon as they are ready. However, the number of the occurrence of pipeline conflicts is still high.

In our proposed priority-based decoder with double update queues, the processing of the decoding is shown in detail in Figure 3. Before the start of decoding, the processing order of VNGs is needed to be reordered. As shown in Figure 4, in the first layer, the fifth, and sixth VNGs are first decoded since they are not decoded in the fourth layer in the previous iteration. Then, the first, second, and fourth VNGs are decoded. In the second layer, the third, seventh, second, fourth, and sixth VNGs are decoded in turn. In the third layer, the first, fifth, eighth, seventh, and fourth VNGs are decoded in turn. In the fourth layer, the second, ninth, first, eighth, and fourth VNGs are decoded in turn.

After the LLRs are read from memory, they are used to calculate the variable-to-check messages. In the first layer, the variable-to-check messages of the fifth, first, and second VNGs are buffered into the non-overlapping FIFO since LLRs of the fifth and first VNGs
will not participate in the decoding in the second layer and the updated LLRs of the second VNG will not be used in the second layer. In the first layer, the variable-to-check messages of the sixth and fourth VNGs are buffered into overlapping FIFO since these variable nodes are needed in the second layer after their LLRs are updated. The VNGs of other layers also buffer in this way. After the update of LLRs, LLRs of the overlapping submatrices are bypassed to the data path. They continue to be decoded in the next layer. LLRs of the non-overlapping variable nodes are written back to the memory. In the first layer, the fifth, first, and second VNGs are non-overlapping. Their LLRs are written back to memory. On the contrary, LLRs of the non-overlapping sixth and fourth VNGs are bypassed to the data path and participate in the decoding in the second layer. In this way, LLRs are updated in double queues and the occurrence of pipeline conflicts is obviously decreased.

![Figure 4. Illustration of the priority-based layered decoder with double update queues compared with the conventional layered decoder, the residue-based decoder and the hybrid decoder. The number of pipeline stages is set to 3.](image)

When a pipeline conflict happens, the solution in the priority-based decoder works as follows. According to the priority-based schedule, LLRs of the second VNG in the first layer have priority to update at the 11th clock. At the eighth cycle, a pipeline conflict happens to the second VNG in the second layer. Therefore, it has to read the old LLR values because the LLR values of the second VNG in the first layer have not been updated yet at the eighth cycle. The variable-to-check messages of the second VNG in the second are calculated and passed to CNU but not buffered into overlapping FIFO or non-overlapping FIFO. The second VNG in the second layer calculates the gain on the basis of variable-to-check messages and stores the gain. At the 24th cycle, LLRs of the second VNG in the fourth layer...
are first updated normally after the occurrence of the pipeline conflict. At this moment, the gain of the second VNG in the second layer is added to the updated LLRs of the second VNG in the fourth layer. In this way, the loss caused by the pipeline conflict is compensated.

4. Hardware Implementation and Result Discussion

4.1. Verification of Pipeline Conflict Reduction for Double Update Queues

From the illustration shown in Section 3.4, it can be seen that double update queues can reduce the pipeline conflicts and increase the percentage of updated LLRs during decoding. To demonstrate the effect of double update queues in making more LLRs updated, we choose the PCM in 5G NR (code rate = 22/27). Figure 5 shows the percentage of updated LLRs per iteration during decoding depending on the number of pipeline stages. With the increase in pipeline stages, the percentage of update LLRs per iteration is gradually getting worse. Compared with optimized results in [15], the double update queues increase the percentage of updated LLRs by 4–31%. Compared with the single update queue, the improvement is between 12% and 63%.

![Updated LLRs per iteration as a function of pipeline stages for rate 22/27 from 5G NR. HS: Decoder with the hybrid schedule.](image)

Figure 5. Percentage of updated LLRs per iteration during decoding as a function of number of pipeline stages for rate 22/27 from 5G NR. HS: Decoder with the hybrid schedule.

4.2. Analysis of the Decoding Performance

In order to directly reflect the effectiveness of the priority-based schedule and double update queues in improving decoding performance, we made a Monte Carlo simulation to obtain the frame error rate (FER) curves in the AWGN channel as shown in Figure 6. One million codewords are sent for each SNR. The maximum iteration number was set to 10 and the modulation format was set to quad-phase shift keyed (QPSK). The PCM is chosen from 5G NR with code rate 22/27. The simulated priority-based decoder with a single update queue, priority-based decoder with double update queues, residue-based decoder with a single update queue, and residue-based decoder with double update queues are all with 13 pipeline stages. All these four decoders were implemented as an offset min-sum decoder with LLRs quantized to eight bits and messages quantized to six bits, as [15] did.

In order to compare the decoding performance fairly and reflect the decoding performance accurately, we take FER = 10^{-5} as the standard as [15] did. From Figure 6, it is apparent to see that double update queues significantly improve the decoding performance. The priority-based decoder with double update queues shows a gain of 0.4dB compared with the one with a single update queue. The residue-based decoder with double update queues achieves a gain of 6.5dB compared with the one with a single update queue, since some LLRs of variable nodes can never be updated with a single update queue during decoding. From Figure 6, it can also be found that the priority-based decoder needs lower
SNR than the residue-based decoder when achieving the same decoding performance because it updates LLRs more frequently.

**Figure 5.** Percentage of updated LLRs per iteration during decoding as a function of number of pipeline stages for rate 22/27 from 5G NR. HS: Decoder with the hybrid schedule.

### 4.2. Analysis of the Decoding Performance

In order to directly reflect the effectiveness of the priority-based schedule and double update queues in improving decoding performance, we made a Monte Carlo simulation to obtain the frame error rate (FER) curves in the AWGN channel as shown in Figure 6. One million codewords are sent for each SNR. The maximum iteration number was set to 10 and the modulation format was set to quad-phase shift keyed (QPSK). The PCM is chosen from 5G NR with code rate 22/27. The simulated priority-based decoder with a single update queue, priority-based decoder with double update queues, residue-based decoder with a single update queue, and residue-based decoder with double update queues are all with 13 pipeline stages. All these four decoders were implemented as an offset min-sum decoder with LLRs quantized to eight bits and messages quantized to six bits, as [15] did.

**Figure 6.** The SNR performance of different schedules. PS: Priority-based decoder with a single update queue. PD: Priority-based decoder with double update queues. RS: Residue-based decoder with a single update queue. RD: Residue-based decoder with double update queues.

Another Monte Carlo simulation was also done in the AWGN channel for 5G NR (code rate 22/27) and WiMAX (code rate 3/4) to show the results between the SNR and frame error rate (FER) of various decoders, as shown in Figure 7. In the Monte Carlo simulation, one million codewords are sent out to calculate the FER for each SNR. The simulation for 5G NR was performed for different maximum iteration numbers ($i_{\text{max}} = 10$, $i_{\text{max}} = 20$ and $i_{\text{max}} = 30$). The simulation for WiMAX was performed when the maximum iteration number was set to 10. For a fair comparison with [15], the number of pipeline stages in 5G NR was set to 13, as [15] did. The number of pipeline stages in WiMAX was set to 10. The detail of the hardware implementation will be discussed in Section 4.3. The algorithm and quantization of LLRs and messages were also set as [15] did, where the algorithm was OMSA, the LLRs are quantized as eight bits and messages are quantized as six bits. The modulation format was set to QPSK.

For a fair comparison with the hybrid decoding, we take $\text{FER} = 10^{-5}$ as the standard as [15] did. In Figure 7a, it can obviously be seen that for 5G NR the loss of SNR performance between the layered decoder and the priority-based decoder with double update queues is 0.2 dB. The loss of SNR performance between the layered decoder and the hybrid decoder is 0.6 dB. Thus, the decoding performance loss at $\text{FER} = 10^{-5}$ narrowed from 0.6 dB to 0.2 dB by using the priority-based layered schedule with double update queues when the maximum iteration is set to 10. When the maximum iteration is set to 20 and 30, the loss of SNR performance does not exist. In order to reflect the improvement of the double update queues, performance of residue-based layered decoder with double update queues is also simulated. The loss of the residue-based decoder is just 0.3 dB after using the double update queues at 10 iterations. Note that the priority-based layered schedule has a faster convergence than the residue-based layered schedule. In Figure 7d, for WiMAX, the loss of SNR performance between the layered decoder and the priority-based decoder with double update queues is only 0.1 dB when the iteration number is set to 10. For WiMAX, the loss of SNR performance between the layered decoder and the residue-based decoder with double update queues is 0.2 dB. The simulation results for WiMAX also shows the effect of priority-based decoder with double update queues in reducing the loss of decoding performance caused by pipeline conflicts.
Figure 7. The SNR performance of different schedules with different maximum iteration numbers.

PD: Priority-based decoder with double update queues. RD: Residue-based decoder with double update queues. HS: Decoder with the hybrid schedule. (a) the maximum iteration number is set to 10 for 5G NR. (b) the maximum iteration number is set to 20 for 5G NR. (c) the maximum iteration number is set to 30 for 5G NR. (d) the maximum iteration number is set to 10 for WiMAX.

Analysis of average iteration number among different decoders is shown in Figure 8. The maximum iteration number is set to 30. The iteration finishes when codeword $C$ and $PCM_H$ satisfy $C \times H^T = 0$ or the decoding has reached the maximum number of iterations. From Figure 8, it can be found that at the same SNR, the average iteration number of the priority-based schedule with double update queues is highly reduced compared with that of the hybrid schedule. This greatly improves the throughput of the decoder. At higher SNR, the iteration of our design is nearly half of the hybrid layered decoder.
Figure 8. Average iteration number necessary for successful decoding for 5G NR (code rate = 22/27) compared with the result of the hybrid schedule.

4.3. Hardware Implementation

The implementation results of our decoders and previous works are shown in Table 1 in detail. In this table, we use \[ LLR_{v_j}^{init}, LLR_{v_j}^{init}, R_{j,i}^{init} \] to define the quantization as [12] did. For a fair comparison, numbers of pipeline stages for 5G NR and WiMAX decoders were set to 13 and 10 as [15] did. During the calculation, all LLRs and messages were subject to overflow processing. In the decoder, OMSA was used to calculate the check-to-variable messages and offset factor was set to 0.125. The normalized throughput \( T_{norm} \) represents the throughput for one decoding iteration. From Table 1, it is obvious to see that \( T_{norm} \) of decoder we designed is as high as previous works. The double update queues bring a little complexity in routing. As a result, the maximum frequency the decoders can operate at is a little lower than [15] but still high enough to provide a high throughput. Our decoders consume a bit more logic resources than [12,15]. The consumed look-up tables (LUTs), flip-flops (FFs), and BRAMs account for only 24%, 10%, and 7% of the xc7vx690t, respectively.

|                     | This Work | [15] | [12] | This Work | [15] | [14] |
|---------------------|-----------|------|------|-----------|------|------|
| Length              | 10,368 (code rate = 22/27) | 2304 (code rate = 3/4) |
| Device              | xc7vx690t | xc7vx690t | xc7k160t | xc7vx690t | xc7vx690t | xc7vx485t |
| Quant               | [8,8,6]   | [8,8,6]   | [5,8,6]   | [8,8,6]   | [8,8,6]   | [4,4,4]   |
| Algorithm           | OMSA      | OMSA      | OMSA      | OMSA      | OMSA      | /        |
| Slice               | 29,521    | 30,824    | /         | 7477      | 7906      | 12,496   |
| LUT                 | 103,674   | 100,929   | 74,373    | 26,744    | 24,228    | 40,700   |
| FF                  | 89,615    | 85,431    | 46,517    | 19,594    | 23,290    | 26,925   |
| 36k BRAM            | 108       | 136.5     | 198.5     | 27        | 33.5      | 40.5     |
| \( f_{max} \) [MHz] | 255.0     | 261.0     | 160.0     | 310.0     | 314.6     | 142.8    |
| \( T_{norm} \) [Gbps] | 31.4      | 31.7      | 11.96     | 8.2       | 8.5       | 10.8     |

Figure 9 exhibits the resource usage of every module in the hardware implementation of the priority-based decoder with double update queues. In our decoders, only the LLR RAM, gain RAM, and check-to-variable FIFO are built with 36k BRAMs. Other FIFOs and buffers are built with Distributed RAMs (DRAMs). Thus, the 36k BRAMs used in our decoders are much less than other decoders. Although the design of double update queues
seems to consume a lot of resources, the LUTs used for double update queues account for only 15.5% of the LUTs in the decoder. The FFs used for double update queues account for only 15.4% of the FFs in the decoder.

![Figure 9](image_url)

**Figure 9.** The resource usage of every module in the hardware implementation of priority-based decoder with double update queues.

### 4.4. Analysis of Throughput

According to the results of average iteration number and $T_{\text{norm}}$ in Sections 4.2 and 4.3, the throughput ratio between the priority-based decoder and hybrid decoder [15] is exhibited in Table 2. In Table 2, $A_{\text{IN}}$ represents the average iteration number and $T$ represents the throughput of decoders. $TR$ represents the throughput ratio between the priority-based layered decoder with double update queues and the hybrid layered decoder. To meet all the practical applications, $A_{\text{IN}}$'s are rounded up, slightly different with the results shown in Figure 6. From Table 2, it can be seen that $TR$ ranges from 158% to 285%.

**Table 2.** Throughput ratio between priority-based layered decoder with double update queues and hybrid layered decoder [15].

| SNR [dB] | $T_{\text{norm}}$ [Gbps] | $A_{\text{IN}}$ | $T$ [Gbps] | $T_{\text{norm}}$ [Gbps] | $A_{\text{IN}}$ | $T$ [Gbps] | $TR$ [%] |
|----------|--------------------------|-----------------|-------------|--------------------------|-----------------|-------------|---------|
| 5.9      | 2.85                     | 30              | 1.0         | 285                      |                 |             |         |
| 6.0      | 3.5                      | 21              | 1.5         | 233                      |                 |             |         |
| 6.1      | 3.93                     | 16              | 2.0         | 197                      |                 |             |         |
| 6.2      | 4.5                      | 14              | 2.3         | 196                      |                 |             |         |
| 6.3      | 5.2                      | 12              | 2.6         | 200                      |                 |             |         |
| 6.4      | 5.2                      | 11              | 2.9         | 179                      |                 |             |         |
| 6.5      | 5.2                      | 10              | 3.2         | 163                      |                 |             |         |
| 6.6      | 6.3                      | 9               | 3.5         | 180                      |                 |             |         |
| 6.7      | 6.3                      | 8               | 4.0         | 158                      |                 |             |         |
| 6.8      | 6.3                      | 8               | 4.0         | 158                      |                 |             |         |
| 6.9      | 7.9                      | 8               | 4.0         | 198                      |                 |             |         |
| 7.0      | 7.9                      | 7               | 4.5         | 176                      |                 |             |         |
5. Conclusions

In this paper, we have proposed: (1) a priority-based layered schedule, enabling LLRs to be frequently updated when pipeline conflicts occur, and (2) double update queues that separately update LLRs of overlapping and non-overlapping submatrices, for reducing pipeline conflicts. The increase in percentage of updated LLRs per iteration is up to 31% compared with the state-of-the-art work. Therefore, the performance loss decreases from 0.6dB to 0.2dB. The throughput rises to 2.85 Gbps when the SNR is equal to 5.9dB.

Considering that the consumed LUTs, FFs, and 36k BRAMs only account for 24%, 10%, and 7% of the FPGA device xc7vx690t, respectively, for one QC-LDPC decoder core, it is expected that a higher throughput can be obtained easily through a multi-core architecture. Certainly, a higher-end FPGA device for UltraScale+ series has more resources and can embed more LDPC decoder cores. A 13-core LDPC decoder with four iterations can achieve a throughput beyond 100 Gbps at 6.9dB. The multi-core decoder will be implemented and verified on the UltraScale+ FPGA board in the real-time communication systems in the future work.

Author Contributions: Conceptualization, Y.L. (Yunfeng Li) and J.Z.; methodology, Y.L. (Yunfeng Li) and Y.L. (Yingchun Li); software, Y.L. (Yunfeng Li); validation, Y.L. (Yunfeng Li), N.Y. and T.C.; formal analysis, Z.W.; investigation, Y.L. (Yunfeng Li); resources, J.Z.; data curation, Z.W.; writing—original draft preparation, Y.L. (Yunfeng Li); writing—review and editing, Y.L. (Yunfeng Li), Y.L. (Yingchun Li), N.Y. and J.Z.; supervision, J.Z. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported in part by National Key Research and Development Program of China (2021YFB2900800), the Science and Technology Commission of Shanghai Municipality (Project No. 2051102400, 20ZR1420900) and 111 project (D20031).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Gallager, R. Low-Density Parity-Check Codes. *IEEE Trans. Inform. Theory* **1962**, *8*, 21–28. [CrossRef]
2. Levine, B.; Reed Taylor, R.; Schmit, H. Implementation of near Shannon Limit Error-Correcting Codes Using Reconfigurable Hardware. In Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No. PR00871), Napa Valley, CA, USA, 17–19 April 2000; pp. 217–226.
3. *IEEE Standard for Ethernet Amendment 9: Physical Layer Specifications and Management Parameters for 25 Gb/s and 50 Gb/s Passive Optical Networks*; IEEE: Piscataway, NJ, USA, 2020.
4. European Telecommunications Standards Institute. *Digital Video Broadcasting (DVB) Second Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications; Part 2: DVB-S2 Extensions (DVB-S2X)*; European Telecommunications Standards Institute: Sophia Antipoli, France, 2014.
5. *IEEE 802.16e/D5-2004*; Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems—Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands. IEEE: Piscataway, NJ, USA, 2004.
6. 3rd Generation Partnership Project. *Technical Specification Group Radio Access Network; NR.; Multiplexing and Channel Coding (Release 16)*, 3GPP TS 38.212 V16.5.0 (2021-03); 3GPP: Valbonne, France, 2021.
7. Zhang, K.; Huang, X.; Wang, Z. High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes. *IEEE J. Select. Areas Commun.* **2009**, *27*, 985–994. [CrossRef]
8. Mansour, M.M.; Shnbhag, N.R. High-Throughput LDPC Decoders. *IEEE Trans. VLSI Syst.* **2003**, *11*, 976–996. [CrossRef]
9. Hocevar, D.E. A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes. In Proceedings of the IEEE Workshop on Signal Processing Systems, Austin, TX, USA, 13–15 October 2004; pp. 107–112.
10. Wang, Z.; Cui, Z. Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes. *IEEE Trans. VLSI Syst.* **2007**, *15*, 104–114. [CrossRef]
11. Wu, Z.; Su, K. Updating Conflict Solution for Pipelined Layered LDPC Decoder. In Proceedings of the 2015 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC), Ningbo, China, 19–22 September 2015; pp. 1–6.
12. Nadal, J.; Baghdadi, A. Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA. *IEEE Trans. VLSI Syst.* **2021**, *29*, 1141–1151. [CrossRef]
13. Marchand, C.; Dore, J.-B.; Conde-Canencia, L.; Boutillon, E. Conflict Resolution for Pipelined Layered LDPC Decoders. In Proceedings of the 2009 IEEE Workshop on Signal Processing Systems, Tampere, Finland, 7–9 October 2009; pp. 220–225.

14. Boncalo, O.; Kolumban-Antal, G.; Amarcial, A.; Savin, V.; Declercq, D. Layered LDPC Decoders with Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation. *IEEE Trans. Circuits Syst. I* 2019, 66, 1643–1656. [CrossRef]

15. Petrovic, V.L.; Markovic, M.M.; Mezeni, D.M.E.; Saranovac, L.V.; Radosevic, A. Flexible High Throughput QC-LDPC Decoder with Perfect Pipeline Conflicts Resolution and Efficient Hardware Utilization. *IEEE Trans. Circuits Syst. I* 2020, 67, 5454–5467. [CrossRef]

16. Lin, C.-H.; Wang, C.-X.; Lu, C.-K. LDPC Decoder Design Using Compensation Scheme of Group Comparison for 5G Communication Systems. *Electronics* 2021, 10, 2010. [CrossRef]

17. Fossorier, M.P.C.; Mihaljevic, M.; Imai, H. Reduced Complexity Iterative Decoding of Low-Density Parity Check Codes Based on Belief Propagation. *IEEE Trans. Commun.* 1999, 47, 673–680. [CrossRef]

18. Chen, J.; Dholakia, A.; Eleftheriou, E.; Fossorier, M.P.C.; Hu, X.-Y. Reduced-Complexity Decoding of LDPC Codes. *IEEE Trans. Commun.* 2005, 53, 1288–1299. [CrossRef]

19. Condo, C.; Baghdadi, A.; Masera, G. Reducing the Dissipated Energy in Multi-Standard Turbo and LDPC Decoders. *Circuits Syst. Signal Process.* 2015, 34, 1571–1593. [CrossRef]

20. Jin, J.; Tsui, C.-H. An Energy Efficient Layered Decoding Architecture for LDPC Decoder. *IEEE Trans. VLSI Syst.* 2010, 18, 1185–1195. [CrossRef]

21. Kim, J.; Sung, W. Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory. *IEEE Trans. VLSI Syst.* 2014, 22, 1004–1015.