CUDAMPF++: A Proactive Resource Exhaustion Scheme for Accelerating Homologous Sequence Search on CUDA-enabled GPU

Hanyu Jiang, Student Member, IEEE, Narayan Ganesan, Senior Member, IEEE, and Yu-Dong Yao, Fellow, IEEE

Abstract—Genomic sequence alignment is an important research topic in bioinformatics and continues to attract significant efforts. As genomic data grow exponentially, however, most of alignment methods face challenges due to their huge computational costs. HMMER, a suite of bioinformatics tools, is widely used for the analysis of homologous protein and nucleotide sequences with high sensitivity, based on profile hidden Markov models (HMMs). Its latest version, HMMER3, introduces a heuristic pipeline to accelerate the alignment process, which is carried out on central processing units (CPUs) with the support of streaming SIMD extensions (SSE) instructions. Few acceleration results have since been reported based on HMMER3. In this paper, we propose a five-tiered parallel framework, CUDAMPF++, to accelerate the most computationally intensive stages of HMMER3’s pipeline, multiple/single segment Viterbi (MSV/SSV), on a single graphics processing unit (GPU). As an architecture-aware design, the proposed framework aims to fully utilize hardware resources via exploiting finer-grained parallelism (multi-sequence alignment) compared with its predecessor (CUDAMPF). In addition, we propose a novel method that proactively sacrifices L1 Cache Hit Ratio (CHR) to get improved performance and scalability in return. A comprehensive evaluation shows that the proposed framework outperforms all existig work and exhibits good consistency in performance regardless of the variation of query models or protein sequence datasets. For MSV (SSV) kernels, the peak performance of the CUDAMPF++ is 283.9 (471.7) GCUPS on a single K40 GPU, and impressive speedups ranging from 1.x (1.7x) to 168.3x (160.7x) are achieved over the CPU-based implementation (16 cores, 32 threads).

Index Terms—GPU, CUDA, SIMD, L1 cache, hidden Markov model, HMMER, MSV, SSV, Viterbi algorithm.

1 INTRODUCTION

TYPICAL algorithms and applications in bioinformatics, computational biology and system biology share a common trait that they are computationally challenging and demand more computing power due to the rapid growth of genomic data and the need for high fidelity simulations. As one of the most important branches, the genomic sequence analysis with various alignment methods scales the abstraction level from atoms to RNA/DNA molecules and even whole genomes, which aims to interpret the similarity and detect homologous domains amongst sequences [1]. For example, the protein motif detection is key to identify conserved protein domains within a known family of proteins. This paper addresses HMMER [2], [3], a widely used toolset designed for the analysis of homologous protein and nucleotide sequences with high sensitivity, which is carried out on central processing units (CPUs) originally.

HMMER is built on the basis of probabilistic inference methods with profile hidden Markov models (HMMs) [3]. Particularly, the profile HMM used in HMMER is Plan-7 architecture that consists of five main states (Match(M), Insert(I), Delete(D), Begin(B) and End(E)) as well as five special states (N, C, J, S and T). The M, I and D states which are in the same position form a node, and the number of nodes included in a profile HMM indicates its length. The digital number “7” in Plan-7 refers to the total of seven transitions per node, which exist in the architecture and each has a transition probability. In addition, some states also have emission probabilities. This architecture is a little bit different from the original one proposed by Krogh et al. [4] which contains extra I-D and D-I transitions.

The profile HMMs employ position-specific Insert or Delete probabilities rather than gap penalties, which enables HMMER to outperform BLAST [5] on sensitivity [3]. However, the previous version of HMMER, HMMER2, suffers the computational expense and gains less utilization than BLAST. Due to well-designed heuristics, BLAST is in the order of 100x to 1000x faster than HMMER2 [3]. Therefore, numerous acceleration efforts have been made for HMMER2, such as [6], [7], [8], [9], [10]. Most of them employ application accelerators and co-processors, like field-programmable gate array (FPGA), graphics processing unit (GPU) and other parallel infrastructures, which provide good performance improvement. To popularize HMMER for standard commodity processors, Eddy et al. propose new versions of HMMER, HMMER3 (v3.0) and its subsequent version (v3.1), which achieve the comparable performance as BLAST [3]. As the main contribution, HMMER3 implements a heuristic pipeline in hmmsearch which aligns a query model with the whole sequence dataset to find out significantly similar sequence matches. The heuristic acceleration pipeline is highly optimized on CPU-based systems with the support of streaming SIMD extensions (SSE) instructions,
and hence only few acceleration attempts, including [11], [12], [13], [14], [15], [16] and [17], report further speedups.

Our previous work [18], CUDAMPF, proposes a multi-tiered parallel framework to accelerate HMMER3 pipeline on a single GPU, which was shown to exceed the current state-of-the-art. However, the performance evaluation shows that the throughput of the computational kernel depends on the model length, especially for small models, which implies underutilization of the GPU. This inspires us to exploit finer-grained parallelism, compared with the framework presented in [18]. In this paper, we describe another tier of parallelization that aims to fully take advantage of the hardware resources provided by single GPU. A novel optimization strategy that proactively utilizes on-chip cache system is proposed to further boosts kernel throughput and improves scalability of the framework. A comprehensive evaluation indicates that our method exhibits good consistency of performance regardless of query models and protein sequence datasets. The generalization of the proposed framework as well as performance-oriented suggestions are also discussed.

The rest of the paper is organized as follows. Section 2 presents background of HMMER3 pipeline, GPU architecture and highlighted CUDA features, followed by a review of CUDAMPF implementation. In Section 3, the in-depth description of our proposed framework is presented. Then, we give comprehensive evaluations and analyses in Section 4. Related works and discussions are presented in Section 5 and 6, respectively. Finally, we present the conclusion of this paper.

2 Background

In this section, we go through the new heuristic pipeline of HMMER3 and highlights its computationally intensive stages. An overview of the GPU architecture and the CUDA programming model is also presented. For better understanding of subsequent ideas, we briefly review our previous work, CUDAMPF, at end of this section.

2.1 Heuristic Pipeline in HMMER3

The main contribution that accelerates the HMMER3 is a new algorithm, multiple segment Viterbi (MSV) [3], which is derived from the standard Viterbi algorithm. The MSV model is a kind of ungapped local alignment model with multiple hits, as shown in Fig. 1 and it is achieved by pruning Delete and Insert states as well as their transitions in the original profile HMMs. The M-M transitions are also treated as constants of 1. In addition to the MSV algorithm, another simpler algorithm, single segment Viterbi (SSV), is also introduced to boost the overall performance further. Given that the J state is the bridge between two matched alignments, the SSV model assumes that there is rarely a matched alignment with a score that is higher than the cost of going through the J state, and hence it speculatively removes the J state to gain a significant speedup [19]. However, in order to avoid false negatives, the SSV model is followed by regular MSV processing to re-calculate suspected sequences. Fig. 1 illustrates profiles of P7Viterbi, MSV and SSV models with an example of 4 nodes. The solid arrows indicate transitions between different types of states whereas dashed arrows represent the self-increase of a state.

In the pipeline, SSV and MSV models work as heuristic filters (stages) that filter out nonhomologous sequences. All sequences are scored during SSV and MSV stages, and only about 2.2% of sequences are passed to the next stage, given a threshold. The second stage consists of the P7Viterbi model which only allows roughly 0.1% of sequences pass, and resulting sequences are then scored with the full Forward algorithm [3]. These four stages mentioned above form the main part of HMMER3’s pipeline. However, SSV and MSV stages consumes more than 70% of the overall execution time [17], [18], and hence they are prime targets of optimization.

Fig. 2 illustrates the dynamic programming (DP) matrix of the P7Viterbi stage, corresponding to Fig. 1. A lattice of the middle region contains three scores for Match, Insert and Delete states, respectively, whereas flanking lattices only have one. To complete the alignment of a sequence, we need to calculate every lattice of the DP matrix starting from the left-top corner to the right-bottom corner (green) in a row-by-row order, which is a computationally intensive process. In the middle region of the DP matrix, each lattice (red) depends on four cells (blue) directly, denoted by solid arrows, which can be formulated as:
Sequence (residues))

where $\epsilon$ denotes emission scores. $V$ and $T$ represent scores of $M/I/D$ states and transitions, respectively. As for MSV and SSV stages, the mathematical formula can be simplified via removing $V_I$ and $V_D$, which results in moderate dependencies and fewer amount of computation than the P7Viterbi stage. However, in order to exceed the performance of the highly optimized CPU-based implementation with the SIMD vector parallelization, it is imperative to go beyond general methods and exploit more parallelism on other multi/many-core processor architectures.

### 2.2 GPU Architecture and CUDA Programming Model

As parallel computing engines, CUDA-enabled GPUs are built around a scalable array of multi-threaded streaming multiprocessors (SMs) for large-scale data and task parallelism, which are capable of executing thousands of threads in the single-instruction multiple-thread (SIMT) pattern [20]. Each generation of GPU introduces more hardware resources and new features, which aims to deal with the ever-increasing demand for computing power in both industry and academia. In this paper, we implement our design on Tesla K40 GPU of Kepler GK110 architecture which equips with 15 powerful streaming multiprocessors, also known as SMXs. Each SMX consists of 192 single-precision CUDA cores, 64 double-precision units, 32 special function units and load/store units [21]. The architecture offers another 48KB on-chip read-only texture cache with an independent datapath from the existing L1 and shared memory datapath, and the maximum amount of available registers for each thread is increased to 255 instead of prior 63 per thread. Moreover, a set of Shuffle instructions that enables a warp of threads to share data without going through shared memory are also introduced in Kepler architecture. This new feature is heavily used in our proposed framework.

The CUDA programming model is designed for NVIDIA GPUs, and it provides users with a development environment to easily leverage horsepower of GPUs. In CUDA, a kernel is usually defined as a function that is executed by all CUDA threads concurrently. Both grid and block are virtual units that form a thread hierarchy with some restrictions. Although CUDA allows users to launch thousands of threads, only a warp of threads (32 threads, currently) guarantee that they advance executions in lockstep, which is scheduled by a warp scheduler. Hence, the full efficiency is achieved only if all threads within a warp have the same execution path. Traditionally, in order to make sure that threads keep the same pace, a barrier synchronization has to be called explicitly, which imposes additional overhead.

### 2.3 CUDAMPF

In [18], we proposed a four-tiered parallel framework, CUDAMPF, implemented on single GPU to accelerate SSV, MSV and P7Viterbi stages of hmssearch pipeline. The framework describes a hierarchical method that parallelizes algorithms and distributes the computational workload considering available hardware resources. CUDAMPF is completely warp-based that regards each resident warp as a compute unit to handle the exclusive workload, and hence the explicit thread-synchronization is eliminated. Instead, the built-in warp-synchronism is fully utilized. A warp of threads make the alignment of one protein sequence one time and then pick up next scheduled sequence. Given that 8-bit or 16-bit values are sufficient to the precision of algorithms, we couple SIMT execution mechanism with SIMD video instructions to achieve 64 and 128-fold parallelism within each warp. In addition, the runtime compilation (NVRTC), first appeared in CUDA v7.0, was also incorporated into the framework, which enabled switchable kernels and innermost loop unrolling to boost the performance further. CUDAMPF yields up to 440, 277 and 14.3 GCUPS (giga cells updates per second) with strong scalability for SSV, MSV and P7Viterbi kernels, respectively, and it has been proved to exceed all existing work.

### 3 Proposed Framework: CUDAMPF++

This section presents detailed implementations of the proposed framework, CUDAMPF++, that is designed to gain more parallelism based on CUDAMPF. We first introduce a new tier of parallelism followed by a data reformatting scheme for protein sequence data, and then in-depth explanations of kernel design are presented. Finally, we discuss the optimizations of the proposed framework.

#### 3.1 Five-tiered Parallelism

In CUDAMPF, the four-tiered parallel framework is proposed to implement MSV, SSV and P7Viterbi kernels. Although the performance improvement is observed on all...
accelerated kernels, the speedup on P7Viterbi kernel is very limited whereas MSV/SSV kernel yields significant improvement. Given the profiling information [18], we are able to gain additional insights into the behaviors: (a) L1 Cache Hit Ratio (CHR) of the P7Viterbi kernel degrades rapidly as model size increases, and (b) its register usage always exceed the maximum pre-allocation for each thread, which indicates the exhaustion of on-chip memory resources and serious register spill. As for MSV/SSV kernels, however, the on-chip memory resources are sufficient. A large amount of low-latency registers, especially when aligning with small models, are underutilized. This can also be proved by performance curves in [18] in which only upward slopes are observed without any flat or downward trends as model size increases from 100 to 2405. The underutilization leaves an opportunity to exploit further parallelism that can fully take advantage of hardware resources on GPUs.

In addition to original four-tiered structure, another tier of parallelism, inserted between 3rd and 4th tiers, is proposed to enable each warp handle multiple alignments with different protein sequences in parallel while the design of the CUDAMPF only allow single-sequence alignment per warp. This scheme aims to exhaust on-chip memory resources, regardless of the model length, to maximize the throughput of MSV/SSV kernels. Fig. 3 illustrates the five-tiered parallel framework.

The first tier is based on multiple SMXs that possess plenty of computing and memory resources individually. Given the inexistence of data and execution dependency between each protein sequence, it is straightforward to partition whole sequence database into several chunks and distribute them to SMXs, as the most basic data parallelism. Tier 2 describes the parallelism between multiple warps that reside on each SMX. Since our implementation still applies the warp-synchronous execution that all warps are assigned to process different sequences without inter-warp interactions, explicit synchronizations are eliminated completely. Unlike the CUDAMPF in which warps move to their next scheduled task once the sequence at hand is done, the current design allocates a sequence data block to each warp in advance. A data block may contain thousands of sequences, less or more, depending on the total size of protein sequence dataset and available warps. For multi-sequence alignment, all sequences within each data block need to be reformatted as the striped layout, which enables coalesced access to the global memory. Details of data reformatting will be discussed in Sec. 3.2. The number of resident warps per SMX is still fixed to 32 due to the complexity of MSV and SSV algorithms, which ensures that every thread obtains enough registers to handle complex execution dependencies and avoids excessive register spill. Besides, each SMX contains 4 warp schedulers, each with dual instruction dispatch units [21], and hence it is able to dispatch upto 8 independent instructions each cycle. Those hardware resources have the critical influence on the parallelism of tier 2 and the performance of warp-based CUDA kernels.

Tier 3 is built on the basis of warps. A warp of threads update different model states simultaneously and iterate over remaining model states in batches. The number of iterations depends on the query model size. Once the alignment of an amino-acid residue is done, such as the ‘A’ and its alignment scores (marked as a row of blue lattices) shown in Fig. 3 (Tier 3), the warp moves to next residue ‘R’ and start over the alignment until the end of current sequence. On the basis of tier 3, tier 4 illustrates the multi-sequence
alignment that a warp of threads are evenly partitioned into several groups, each has L threads, to make alignments with S different sequences in parallel. For example, the first residues of S sequences, like ‘A’ of Seq. 1, ‘V’ of Seq. 2 and ‘V’ of Seq. 3, are extracted together for the first-round alignment. Each group of threads update W scores per iteration, and H iterations are required to finish one alignment. The model states are formatted as a rectangle with W x H lattices. Considering two models, a large model Ml and a small model Ms where the size of Ml is S times larger than the size of Ms, we are able to get Ws = \frac{1}{S}Wl given Hs = Hl, which provides S-lane parallelism and roughly keeps register utilization of Ms as same as Ml. The tier 5 remains unchanged as the fine-grained data parallelism: every thread can operate on four 8-bit values and two 16-bit values simultaneously, using single SIMD video instruction \texttt{VSHUFFELE} for MSV/SSV and P7Viterbi algorithms, respectively. With the support of tier 5, the parallelism of tier 4 is further extended because each thread takes charge of four different sequences at most. The value of \( S \) as the number of sequences processed in parallel by a warp, is defined as below:

\[
\{ S \mid S = 2^i, i \in \mathbb{Z} \cap [1, \log_2(s\hat{w}_v/w_v)] \}
\]

where \( s \) is the warp size, \( \hat{w}_v \) and \( w_v \) represent the width of registers and participant values, respectively. With Eq. (2) the rest of values can be also formulated as:

\[
W = \frac{s\hat{w}_v}{\hat{w}_v}S,
\]

\[
L = \left\lceil \frac{s}{S} \right\rceil
\]

\[
H = \max\{2, \left\lceil \frac{\hat{m}}{W} \right\rceil \},
\]

where \( \hat{m} \) represents the size of query model. \( W, L \) and \( H \) can be regarded as functions of \( S \).

3.2 Warp-based Sequence Data Blocks

Due to the introduction of the multi-sequence alignment, loading sequence data in the sequential layout is highly inefficient. Originally, in [18], residues of each sequence are stored in contiguous memory space, and warps always read 128 residues of one sequence by one coalesced global memory transaction. As for current design, however, the sequential data layout may lead to 128 transactions per memory request while extracting residues from 128 different sequences. Hence, a striped data layout is the most straightforward solution. Given that warps have exclusive tasks, we propose a data reformatting method that arranges sequences in a striped layout to (a) achieve fully coalesced memory access and (b) balance workload amongst warps. The proposed method partitions large sequence dataset into blocks based on the number of resident warps.

As shown in Fig. 4, all protein sequences are divided into N blocks, each consists of \( M_i \times 128 \) residues, where \( N \) is the total number of resident warps, and \( M_i \) represents the height of each block with \( i \in [1, 2, 3...N] \). The number 128, as the width of each block, is pre-fixed for two reasons: (a) MSV/SSV kernels only need participant values with the width of \( \hat{w}_v = 8 \) bits, and hence a warp can handle up to \( S = 128 \) sequences simultaneously. (b) 128 residues, each occupies 1 byte, achieves aligned memory address for coalescing access. Marked as different colors, residues consist of three types: regular (green), padding (blue) and ending (red). In each block, sequences are concatenated and filled up 128 columns. A ending residue ‘@’ is inserted at the end of each sequence, which is used to trigger an intra-wrap branch to calculate and record the score of current sequence in the kernel. The value of \( M_i \) is equal to the length of longest column within each block, such as second column of the data block for warp 1. As for the rest of columns whose length is less than \( M_i \), padding residue ‘#’s are attached to make them all aligned. Residues that belong to the same warp are stored together in row-major order.

Algorithm 1 shows the pseudo-code of reformatting protein sequence data. \( N \) is determined by the number of SMXs and the number of resident warps per SMX, denoted by \( \text{NSMX} \) and \( \text{NWarp} \), respectively (line 1). Given \( S, N \times S \) containers \( C_x \) are created to hold and shape sequences as we need. One container corresponds to one column as shown in Fig. 4. We load first \( N \times S \) sequences as the basis (line 4), and the for loop (line 7 to 19) iterates over the rest to distribute them into \( C_x \). To avoid serious imbalance, the maxLen (line 6) is employed to monitor the longest container as the upper limit. Every new sequence searches for a suitable position based on the accumulated length of each container and maxLen (line 13). We force the sequence to be attached to the last container (line 12) if no position is found. maxLen always be checked and updated by checkMax() function once a new sequence is attached successfully (line 17). \( C_x \) are evenly divided into \( N \) blocks when all sequences are attached, and the length of longest container within each block \( M_i \) is recorded by getMax() function (line 20). The padding process, as the last step (line 21), shapes warp-based sequence data blocks \( B_i \) into rectangles. Implementation of this method and the evaluation of workload balancing are presented in Sec. 4.1.
Algorithm 1 Protein sequence data reformatting

Input: all sequences sorted by length in descending order \( \text{Seq}_i \), and some parameters, such as \( S \).

Output: warp-based sequence data blocks \( B_i \).

1: \( N \leftarrow N_{smx} \times N_{warp} \)
2: \( \text{lines} \leftarrow N \times S \)
3: create \( \text{lines} \) containers \( C_x \) where \( x \in \mathbb{Z} \cap [0, \text{lines}) \).
4: \( C_x \leftarrow \text{Seq}_x \) \( \triangleright \) load first \( \text{lines} \) sequences
5: \( \text{ptr} \leftarrow \text{lines} \) \( \triangleright \) start from last container
6: \( \text{maxLen} \leftarrow \max \{C_x.\text{len}()\} \)
7: \textbf{for} all \( \text{Seq}_y \) where \( y \geq \text{lines} \) \textbf{do}
8: \textbf{repeat}
9: \( \text{ptr} \leftarrow \text{ptr} - 1 \)
10: \textbf{if} \( \text{ptr} < 0 \) then \( \triangleright \) position is not found
11: \( \text{ptr} \leftarrow \text{lines} \) \( \triangleright \) start over
12: \( C_{(\text{ptr} - 1)}.\text{attach}() \)
13: \textbf{else if} \( \text{Seq}_y.\text{len}() + C_{\text{ptr}}.\text{len}() \leq \text{maxLen} \) then
14: \( \text{C}_{\text{ptr}}.\text{attach}() \)
15: \textbf{end if}
16: \textbf{until} \( \text{Seq}_y \) is attached.
17: \( \text{maxLen}.\text{checkMax}() \)
18: \( \text{ptr} \leftarrow \text{lines} \) \textbf{if} \( \text{ptr} < 0 \). \( \triangleright \) refresh pointer normally
19: \textbf{end for}
20: \( M_i \leftarrow C_x.\text{divide}(N).\text{getMax}(S) \) where \( i = [1, ..., N] \)
21: \( B_i \leftarrow C_x.\text{padding}(M_i) \)
22: \textbf{return} \( B_i \).

3.3 Kernel Design

Since the number of sequences that are processed in parallel is within the range of \( \{2, 4, 8, 16, 32, 64, 128\} \), the proposed algorithms are designed to cover all these cases. Therefore, 14 different types of kernels are generated, named as \( S \)-lane MSV/SSV kernels, and their implementations slightly vary with value \( S \).

Algorithm 2 outlines the \( S \)-lane MSV kernels that is more complex than the implementation of single-sequence alignment in [18]. Some features are inherited, like (a) using local memory to hold intermediate values as well as register spill (line 1), (b) loading scores through read-only cache instead of shared memory to avoid scalability with low occupancy (line 16) and (c) fully unrolling the innermost loop for maximizing registers usage to reside high frequency values on the on-chip memory (line 14). In order to assign different threads of a warp to work on different sequences without mutual interference, we label group ID \( gid \) and the offset in group \( oig \) on each thread (line 3 and 4). Threads that work on the same sequence are grouped with a unique \( gid \), and they are assigned to different in-group tasks based on the \( oig \). Inter-thread collaborations are only allowed within each thread group.

The outer loop (line 5) iterates over columns of the warp-based sequence data block \( B \) while the middle loop (line 11) takes charge of each row. The cycle times of outer loop is directly affected by the query model size: the larger model results in the more cycles. This is because on-chip memory resources are limited when making alignment with large models, and it further leads to the kernel selection with small \( S \). For example, a model with length of 45 can be handled by 128-lane kernels whereas a model of 1000-length may only select 4-lane kernels. Given that, in one warp, \( k \) is used to index \( S \) columns of residues simultaneously during each iteration, and the \( I_{seq} \) always points to residues that are being extracted from global memory. The details of residue extraction are shown in Algorithm 3. For \( S \)-lane kernels with \( S \leq 32 \), only one 8-bit value (one residue) per thread group is extracted and be ready to make alignment though a warp always have the fully coalesced access to 128 residues assembled in 128-byte memory space. Instead, 64-lane kernels extract two 8-bit values, and 128-lane kernels are able to handle all of them. These residues are then used in the function \text{load_emission_score} (line 16) to load corresponding emission scores of “Match” states (line 3, 5 and 11 in Algorithm 3). The total number of amino acids is extended to 32, and the extra states are filled with invalid scores, which aims to cover the newly introduced residues (ending and padding). 64 and 128-lane kernels are treated in a special way as shown in Algorithm 4 (line 3-9 and line 12-15) due to the demand of score assembly. In this case, each
thread assembles two or four scores of different residues into a 32-bit register to be ready for subsequent SIMD instructions. All emission scores are loaded through read-only cache to keep shared/L1 cache path from overuse, and the score sharing is done via inter-thread shuffle instructions.

Algorithm 3 Extract residues from data block - extract_res

Input: \(B, I_{seq}, k\) and \(S\).

Output: a 32-bit value \(r\) that contains one, two or four residues, given \(S\).

1. if \(S \in \{2, 4, 8, 16, 32\}\) then
   2. \(r \leftarrow (B[I_{seq}] >> 8 \ast (k \% 4)) \& 0x000000ff\)
   3. else if \(S = 64\) then
      4. \(r \leftarrow (B[I_{seq}] >> 16 \ast k) \& 0x0000ffff\)
   5. else if \(S = 128\) then
      6. \(r \leftarrow B[I_{seq}]\)
   7. end if

Algorithm 4 Get “Match” scores - load_emission_score

Input: \(E, S, L, oig, h\) and \(r\).

Output: a 32-bit value \(\sigma\) that contains four emission scores, each is 8-bit, in striped layout.

1. \(N_a \leftarrow 32\) \(\triangleright\) amino acids
2. if \(S \in \{2, 4, 8, 16, 32\}\) then
   3. \(\sigma \leftarrow E[h \ast N_a + L + r \ast L + oig]\) \(\triangleright\) ldg
   4. else if \(S = 64\) then
      5. \(sc \leftarrow E[h \ast N_a + threadIdx.x] \& 0x000000ff\)
      6. \(res \leftarrow r \ast 0x000000ff\)
      7. \(\sigma \leftarrow \sigma \parallel (_{\text{shfl}}(sc, res))\) \(\triangleright\) assembly
      8. \(res \leftarrow (r >> 8) \& 0x000000ff\)
      9. \(\sigma \leftarrow \sigma \parallel (_{\text{shfl}}(sc, res) << 16)\) \(\triangleright\) assembly
   10. else if \(S = 128\) then
       11. \(sc \leftarrow E[h \ast N_a + threadIdx.x] \& 0x000000ff\)
       12. for \(bits \in \{0, 8, 16, 24\}\) do
       13. \(res \leftarrow (r >> bits) \& 0x000000ff\)
       14. \(\sigma \leftarrow \sigma \parallel (_{\text{shfl}}(sc, res) << bits)\) \(\triangleright\) assembly
       15. end for
   16. end if

Algorithm 5 and 6 detail two crucial steps of MSV/SSV kernels, \texttt{inter_or_intra reorder} and \texttt{max_reduction}, (line 13 and 24 in Algorithm 2) via the PTX assembly to expose internal mechanisms of massive bitwise operations for the multi-sequence alignment. They aim to reorder 8-bit values and get the maximum value amongst each thread group in parallel, and meanwhile, noninterference between thread groups is guaranteed. Our design still avoids to use shared memory since available L1 cache is the key factor on performance when unrolling the innermost loop. Therefore, all intermediate or temporary values are held by private memory space of each thread, such as registers or local memory. The shuffle instruction, \texttt{shfl}, is employed again to achieve the inter-thread communication but the difference is that a \texttt{mask} is specified to split a warp into sub-segments (line 8 in Algorithm 5). Each sub-segment represents a thread group. In Algorithm 6, two reduction phases are required for \(S\)-lane kernels with \(S \leq 16\). Line 5 to 12 presents inter-thread reductions by using \texttt{shfl} and \texttt{vmix} to get top four values of 8-bit within each thread group. The following lines are intra-thread reductions which only happen inside each thread and eventually works out the maximum value. As an example, Fig. 5 illustrates the reordering and max-reduction for 16-lane kernels. \(W = 8\) is the width of striped model states, and it can also be regarded as the scope of each thread group. For \(S = 16\), a warp is partitioned into 16 thread groups, and each handles eight values of 8-bit. Yellow lattices in Fig. 5(a) are values that need to be exchanged between two threads. Arrows indicate the reordering direction. In Fig. 5(b), assuming digital numbers (0 to 127) labeled inside lattices represent the values held by threads, the yellow lattices always track the maximum value of each thread group. Three pairs of shuffle and SIMD instructions are used to calculate the maximum value and broadcast it to all members of the thread group.

Algorithm 5 Reorder 8-bit value inter-thread or intra-thread - inter_or_intra reorder

Input: \(L, S, v\) and \(oig\).

Output: a 32-bit value \(\gamma\) that contain four 8-bit values.

1. if \(S \in \{2, 4, 8, 16\}\) then \(\triangleright\) inter-thread
   2. \(lane \leftarrow (oig + L - 1) \% L\)
   3. \(asm\{\text{shr.u32} x, v, 24\}\)
   4. \(asm\{\text{mov.b32} mask, 0x1f\}\)
   5. \(asm\{\text{sub.b32} mask, mask, L(S-1)\}\)
   6. \(asm\{\text{shl.b32} mask, mask, 16\}\)
   7. \(asm\{\text{or.b32} mask, mask, 0x1f\}\)
   8. \(asm\{\text{shfl.idx.b32} x, x, lane, mask\}\)
   9. \(asm\{\text{shl.b32} y, v, 8\}\)
   10. \(\gamma \leftarrow x \parallel y\)
   11. else if \(S = 32\) then \(\triangleright\) intra-thread
      12. \(asm\{\text{shr.u32} x, v, 24\}\)
      13. \(asm\{\text{shl.b32} y, v, 8\}\)
      14. \(\gamma \leftarrow x \parallel y\)
   15. else if \(S = 64\) then \(\triangleright\) intra-thread
      16. \(asm\{\text{shr.u32} x, v, 8\}\)
      17. \(asm\{\text{and.b32} x, x, 0x00ff00ff\}\)
      18. \(asm\{\text{shl.b32} y, v, 8\}\)
      19. \(asm\{\text{and.b32} y, y, 0xff00ff00\}\)
      20. \(\gamma \leftarrow x \parallel y\)
   21. else if \(S = 128\) then
      22. \(\gamma \leftarrow 0x00000000 \parallel 0x80808080 \triangleright\) not reorder
      23. end if

The potential divergent execution only happens in the branch for recording P-value of ended sequences, as shown in Algorithm 2 line 27-31. Threads which find the existence of \texttt{ending} residues keep active and move into the branch whereas others are inactive during this period. A \texttt{mask} is introduced to mark the position of ended sequences within 32-bit memory space and set those affected bits to 0. This is particularly helpful to 64 and 128-lane kernels because it only cleans up corresponding lanes for new sequence while keeping data of other lanes unchanged. Moreover, bitwise operations with \texttt{mask} minimize the number of instructions needed inside the innermost loop, which is also beneficial to the overall performance. As for the SSV kernel shown in Algorithm 7, it shares the same framework with the MSV kernel but has less computational workload. Besides, one more mask value is added to reset affected bits since the \(-\text{inf}\) of SSV kernel is \(0x80\) rather than \(0x00\). A \texttt{mask1} cleans up outdated scores as the first step followed by a bitwise
Algorithm 6 Get and broadcast maximum value through reduction operations - max_reduction

Input: \( L, S \) and \( sc_E \).
Output: a 32-bit value \( sc_E \) that contains four 8-bit or two 16-bit values.
1. if \( S = 128 \) then
2. \( x \leftarrow sc_E, y \leftarrow 0, z \leftarrow 0 \) \( \triangleright \) inter-thread reduction
3. else
4. \( i \leftarrow \log_2 L - 1 \)
5. for \( im \leftarrow 2^0 \) to \( 2^i \) do
6. \( as\{shl.bfly.b32 y, x, im, 0x1f\} \)
7. \( as\{and.b32 m, m, 0x00000000\} \)
8. \( as\{vmax.u32.u32.u32 x, x, y, m\} \)
9. end for
10. \( sc_E \leftarrow x \) if \( S = 64 \).
11. \( as\{shr.u32 y, x, 8\} \)
12. \( as\{and.b32 y, y, 0x00ff0000\} \)
13. \( as\{shl.b32 z, z, 8\} \)
14. \( as\{and.b32 z, z, 0xff000000\} \)
15. \( as\{or.b32 y, y, z\} \)
16. \( as\{and.b32 m, m, 0x00000000\} \)
17. \( as\{vmax.u32.u32.u32 x, x, y, m\} \)
18. end if
19. \( sc_E \leftarrow x \) if \( S \in \{1, 2, 4, 8, 16, 32\} \).
20. end

Fig. 5. An example of Reordering and Max-reduction for kernels that handle 16 sequences simultaneously.

Algorithm 7 SSV kernel with multi-sequence alignment

Input: emission score \( E \), sequence data block \( B \), height of data block \( M \), sequence length \( Len \), offset of sequence \( O_{seq} \), offset of sequence length \( O_{len} \) and other parameters, such as \( L, W, H, S \) and \( abias \), etc.
Output: P-values of all sequences \( P_i \).
1. local memory \( \Gamma[H] \)
2. \( wid \leftarrow blockId.x.y \times blockDim.y + threadIdx.y \) \( \triangleright \) group id
3. \( gid \leftarrow [threadIdx.y/L] \) \( \triangleright \) offset in group
4. \( oig \leftarrow threadIdx.x \% L \)
5. for \( k \leftarrow 0 \) to \( W - 1 \) do
6. \( T \leftarrow M[wid] \)
7. \( count \leftarrow 0 \)
8. mask1, mask2, \( sc_E \leftarrow 0x80080080 \)
9. \( I_{seq} \leftarrow O_{seq}[wid] + gid \times L + k/4 \)
10. while \( count < T \) do
11. \( r \leftarrow \text{extract_res}(B, I_{seq}, k, S) \)
12. \( \gamma \leftarrow \text{inter}_or_{intra}\_reorder(L, S, v, oig) \)
13. #pragma unroll \( H \)
14. for \( h \leftarrow 0 \) to \( H - 1 \) do
15. \( \sigma \leftarrow \text{load\_emission\_score}(E, S, L, oig, h, r) \)
16. \( v \leftarrow \text{usub}4(v, \sigma) \)
17. \( sc_E \leftarrow \text{vmaxu}_4(sc_E, v) \)
18. \( \gamma \leftarrow H[\gamma] \land \text{mask1} || \text{mask2} \triangleright \) load old scores
19. \( H[\gamma] \leftarrow v \) \( \triangleright \) store new scores
20. end for
21. \( sc_E \leftarrow \text{max\_reduction}(L, S, sc_E) \)
22. mask1 \leftarrow 0xffeeddcb \leftarrow 0x00000000 \)
23. if \( r \) contains ending residue \( \text{then} \) \( \triangleright \) branch
24. \( P_i \leftarrow \text{calulate P-value and record it.} \)
25. mask1 \leftarrow \( \text{set affected bits to 0x00} \leftarrow 0x00000000 \)
26. mask2 \leftarrow \( \text{set affected bits to 0x80} \leftarrow 0x00000000 \)
27. \( sc_E \leftarrow \text{update or reset special states.} \)
28. end if
29. \( count, I_{seq} \leftarrow \text{step up.} \)
30. end while
31. end for

2405, for MSV and SSV algorithms [18]. In current design, however, 2-lane kernels can only handle models with the length of 1216 at most, given the same \( H \). In addition, we recall that L1 Cache-Hit-Ratio (CHR) is employed as a metric to evaluate register spill in CUDAMPF, and MSV/SSV kernels with maximum 64 registers per thread have no spill to local memory. This enables us to push up \( H \) to hold larger models for the multi-sequence alignment. Two optimization schemes are proposed to improve overall performance and address the concern about scalability.

3.4 Kernel Optimization

The kernel performance of CUDAMPF shows that \( H = 19 \) is able to cover the longest query model whose length is...
due to uncached register spills are acceptable, which is attributed to highly optimized task and data parallelism in the current framework. However, it is impossible to increase $H$ unboundedly due to the limited capacity of L1 cache. Overly large $H$ leads to the severe register spill that causes low CHR and stalls warps significantly. Hence, there always is a trade-off between CHR and $H$, and the goal is to find a reasonable point where kernel performance (GCUPS) begins fall off. The decline in performance indicates that the latency, caused by excessive communications between on and off-chip memory, starts to overwhelm the benefits of parallelism. The corresponding $H$ at the turning point is considered to be the maximum one, denoted by $H_{\text{max}}$.

### Table 1

| $H$ (lane) | reg. stack | spill store | spill load | GCUPS | L1 CHR (%) |
|-----------|------------|-------------|------------|--------|------------|
| **MSV kernels** | | | | | |
| 20 | 63 | 0 | 8 | 0 | 258.7 | 99.97 |
| 25 | 63 | 0 | 8 | 0 | 261.5 | 99.97 |
| 30 | 64 | 0 | 8 | 0 | 272.1 | 99.97 |
| 35 | 64 | 40 | 40 | 44 | 279.3 | 75.65 |
| 40 | 64 | 48 | 52 | 56 | 283.9 | 75.41 |
| 45 | 64 | 48 | 56 | 52 | 280.6 | 75.49 |
| 50 | 64 | 96 | 152 | 96 | 263.9 | 25.61 |
| 55 | 64 | 128 | 208 | 140 | 240.8 | 14.95 |
| **SSV kernels** | | | | | |
| 20 | 62 | 0 | 8 | 0 | 269.5 | 99.96 |
| 25 | 62 | 0 | 8 | 0 | 314.0 | 99.96 |
| 30 | 62 | 0 | 8 | 0 | 329.0 | 99.96 |
| 35 | 61 | 8 | 0 | 0 | 347.9 | 99.96 |
| 40 | 64 | 16 | 4 | 4 | 361.5 | 99.94 |
| 45 | 64 | 48 | 44 | 40 | 375.9 | 80.44 |
| 50 | 64 | 56 | 64 | 44 | 375.9 | 60.30 |
| 55 | 64 | 80 | 116 | 72 | 340.9 | 17.81 |

*Data collections on 32-lane kernels compiled with nvcc 8.0. Use env_nr [23] as the dataset sequence.*

Table 1 lists a benchmark result that shows the relationship between $H$, kernel performance and CHR. Starting from $H = 20$ with a step of 5, intuitively, CHR is being consumed after on-chip registers are exhausted, and the kernel performance increases first and falls back eventually as expected. We choose 45 and 50 as the $H_{\text{max}}$ for MSV and SSV kernels, respectively. Larger $H$ results in rapid degradation of both performance and L1 CHR. Besides, the difference of $H_{\text{max}}$ indicates that MSV kernels have more instructions than SSV kernels within the innermost loop, and hence more registers or local memory are used while unrolling the loop. The $H_{\text{max}}$ is therefore algorithm-dependent. Given Eq. (2), (3) and $H_{\text{max}}$, we formulate the selection of $S$ as below:

$$\argmax_{S} f = \{ S \mid f = W_{S}H_{\text{max}}, \forall \hat{m} \leq W_{2}H_{\text{max}} : f \geq \hat{m} \},$$

(4)

where $f$ is the function of $S$, and $W_{2}H_{\text{max}}$ indicates the maximum length of query models that 2-lane kernels can handle. The CUDAMPF implementation will be used instead if any larger model is applicable. Eq. (4) describes a rule of kernel selection that always prefer to use kernels with more lanes if they are able to cover the model length. Once the kernel type ($S$-lane) is determined, the $H$ of every query model located in the coverage area can be obtained via:

$$\argmin_{H} \Phi = \{ H \mid \forall H \in [\frac{\hat{m}}{W_{S}}, H_{\text{max}}] \cap \mathbb{Z} : \Phi = W_{S}H, \Phi \geq \hat{m} \},$$

(5)

where $\Phi$ represents the function of $H$. Eq. (5) minimizes $H$ to fit query models perfectly, which thereby avoid redundant computation and memory allocation.

In summary, this optimization scheme aims to fully leverage the speedy on-chip memory, including L1 cache via sacrificing CHR proactively, to further boost kernel throughput, and in the meanwhile, it extends coverage of the proposed framework to larger query models.

### 3.4.2 Performance-oriented Kernel

Although the proposed framework achieves a significant improvement in performance, it certainly introduces overhead due to the implementation of multi-sequence alignment, compared with CUDAMPF. This downside becomes more apparent as the model length increases ($S$ decreases). Therefore, it is expected that CUDAMPF with single-sequence alignment may exceed CUDAMPF++ for large enough query models. In order to pursue optimal performance consistently, we also merge CUDAMPF implementation into the proposed framework as a special case with $S = 1$. The maximum model length $\hat{m}_{\text{max}}$ on which CUDAMPF++ still outperforms is defined as the threshold of kernel switch.

Similar to $\hat{m}_{\text{max}}$, another threshold $\hat{m}_{\text{min}}$ can also be employed to optimize 128 and 64-lane kernels for small models. We recall that 128 and 64-lane kernels need extra operations to load emission scores in Algorithm 4. Thus, they have more overhead than other kernels within the innermost loop, which may counteract their advantages on the number of parallel lanes. We extend the coverage of 32-lane kernels to handle small models owned by 128 and 64-lane kernels previously, and the evaluation is presented in Sec. 4.3.
Unlike CUDAMPF implementation, the NVRTC is deprecated in current design due to its unstability in compiling kernels with high usage of on-chip registers. Even with latest compiler nvc v8.0, runtime compilation with the NVRTC library still generates unexpected binary files or report the error of resources exhaustion, especially when unrolling large loops and register spill happens. Thus, we choose the just-in-time (JIT) compilation instead. All kernels are pre-compiled in offline mode and stored as .ptx files, each with an unique kernel name inside. Given different query models, the corresponding .ptx file is loaded and further compiled to binary code at runtime. The load time and overhead of compilation are negligible.

Two protein sequence datasets [23] are chosen for experiments: (a) env nr (1.9 GB) and (b) est human (5.6 GB). As for query models, we still use Pfam 27.0 [26] that contains 34 thousand HMMs with different sizes ranging from 7 to 2405. The overall performance is measured in kernel throughput (GCUPS) which is directly calculated by the total number of residues contained in each database, model length and kernel execution time.

4.1 Evaluation of Workload Balancing
To avoid time overhead of data reformatting introduced in Sec. 4.2, we incorporate Redis [27], a high performance in-memory database, into the proposed framework. Redis is written in ANSI C and able to work with CUDA seamlessly. It currently works as an auxiliary component to hold warp-based sequence data blocks and query models in memory, which offers blazing fast speed for data retrieval. Given the single K40 GPU, each protein sequence dataset is partitioned into 61,440 blocks which are then ingested into Redis database separately as key-value pairs. The quantity of data blocks resided in Redis database should be integral multiple of the number of available warps.

Table 2 summarizes the evaluation result of workload balancing for both protein sequence datasets. The “avg.” and “sd.” represent average value and standard deviation across all blocks, respectively. We recall that $M$ is the height of data block which serves as the metrics of computational workload for each warp, and the number of ending residues is another impact factor of performance because the ending residues may lead to thread idling. It is clear to see that both sd. $M$ and sd. ending residues are trivial, and the last two columns show that average multiprocessor efficiency approaches 100%, which are strong evidences of balanced workload over all warps on GPU. Besides, the Padding-to-Real Ratio (PRR) that compares the level of invalid computation to the level of desired computation is investigated to assess the negative effect of padding residues, and it is also proved to be negligible.

4.2 Performance Evaluation and Analysis
In order to demonstrate the outstanding performance of proposed method and its correlation with the utilization of memory resources, we make an in-depth comparison between CUDAMPF++ and CUDAMPF via profiling both MSV and SSV kernels, reported in Table 3 and 4 respectively. A total of 27 query models are selected to investigate the impact of $H$ on the performance of $S$-lane kernels. Each kernel type is evaluated with two models that correspond to $H = H_{\text{max}}$ and $H = \lceil \frac{H_{\text{max}} - 1}{2} \rceil + 1$, except for the 2-lane kernel since the 2405 is the largest model length in [26] with corresponding $H = 38$.

For the MSV kernels, the maximum speedup listed on Table 3 is 17.0x when $\tilde{m} = 23$, and the trend of speedup is descending as model length increases. This is because memory resources, like on-chip registers, L1 cache and even local memory, are significantly underutilized in CUDAMPF when making alignment with small models whereas CUDAMPF++ always intends to fully take advantage of them. Given 64 as the maximum number of register per thread, only about half the amount of registers are occupied in CUDAMPF till $\tilde{m} = 735$, and other resources are not utilized at all. In contrast, the CUDAMPF++ not only keeps high usage of registers but also utilizes L1 cache and local memory to hold more data, which results in a near constant performance regardless of the model length. The texture CHR is dominated by model length since we only use texture cache for loading emission scores. Larger model leads to lower texture CHR. Comparing the performance of $S$-lane kernels in CUDAMPF++, the cases of $H = 45$ outperform the cases of $H = 23$ though more local memory are allocated with register spill. One exception is the 128-lane kernel due to its higher complexity of innermost loop, which can be optimized via using the 32-lane kernel instead.

As shown in Table 3, SSV kernels have similar evaluation results with MSV kernels but higher throughput. Starting from $\tilde{m} = 832$, nevertheless, CUDAMPF outperforms and eventually yields upto 468.9 GCUPS which is 1.5x faster than CUDAMPF++. The case that peak performance of two frameworks are not comparable is due to the overhead of extra instructions introduced for the multi-sequence alignment in CUDAMPF++. The kernel profiling indicates that both MSV and SSV kernels are bounded by computation and memory bandwidth (texture). However, unlike MSV kernels, SSV kernels have fewer operations within the innermost loop, which makes them more “sensitive”. In other words, newly added operations (i.e., bitwise operations for mask) within the innermost loop, compared with CUDAMPF, have more negative effect on SSV kernels than MSV kernels. Therefore, an upto 50% performance gap is observed only in SSV kernels.

4.3 Scalability Evaluation
In order to demonstrate the scalability of the proposed framework, a total of 57 query models with different sizes ranging from 10 to 2450 are investigated. The interval of model length is fixed to 50. Fig. 6 and 7 show the performance comparison between CUDAMPF++ and CUDAMPF for MSV and SSV kernels, respectively. The coverage area of model length for each kernel type is highlighted. Right subfigure depicts the performance of 128 and 64-lane kernels while others are shown in the left one. Overall, CUDAMPF++ achieves near constant performance and significantly outperform CUDAMPF with small models. The 5-lane MSV (SSV) kernel yields the maximum speedup of 30x (23x) with respect to CUDAMPF. It is worth mentioning that, in CUDAMPF++, SSV kernels have larger fluctuation margin of performance than MSV kernels. This is caused
by the overhead of using read-only cache (texture cache) to load emission scores. Although both MSV and SSV kernels have only one \_ldg() function inside innermost loop, the texture cache read in SSV kernels, as one of kernel limits, has a higher proportion of negative effect on performance than that in MSV kernels, which results in such obvious fluctuation. A simple evidence is that the performance curve will be smooth and regular if replacing texture cache reads with a constant value.

Besides, 32-lane kernels are also tested to compare with 128 and 64-lane kernels. By decreasing \( H \), the 32-lane kernel is able to cover smaller query models, and it outperforms 128 and 64-lane kernels until the model length is slightly larger than 20. We simply set \( m_{\text{min}} = 20 \) for both MSV and SSV kernels in terms of evaluation results. As for \( m_{\text{max}} \), the model lengths of 2450 and 1000 are selected for MSV and SSV kernels, respectively.
4.4 Performance Comparison: CUDAMPF++ vs. Others

A comprehensive performance comparison is also made between optimized CUDAMPF++ and other implementations. Fig. 8 and 9 present results of comparison between CUDAMPF++ and CPU-based MSV/SSV stages with two datasets. The CUDAMPF++ achieves up to 282.6 (283.9) and 465.7 (471.7) GCUPS for MSV and SSV kernels, respectively, given the est_human dataset. Compared with the best performance achieved by dual Xeon E5-2650 CPUs, a maximum speedup of 168.3x (160.7x) and a minimum speedup of 1.8x (1.7x) are observed for the MSV (SSV) kernel of CUDAMPF++.

In the original HMMER3 paper [3], Eddy reports 12 GCUPS for MSV stage, achieved by a single CPU core. Several acceleration efforts exist and report higher performance: (a) an FPGA-based implementation [11] yields up to 81 GCUPS for MSV stage; (b) Lin [13] inherits and modifies a GPU-based implementation of HMMER2 [6] to accelerate MSV stage of HMMER3, which achieves up to 32.8 GCUPS on a Quadro K4000 GPU; (c) [16] claims the first acceleration work on SSV stage of latest HMMER v3.1b2 and reports the maximum performance of 372.1 GCUPS on a GTX570 GPU. To sum up, as shown in Fig. 8 and 9, the proposed
framework, CUDAMPF++, exceeds all existing work and exhibits strong consistency in performance regardless of either the model length or the amount of protein sequences.

5 Related Work

As one of the most popular tool for the analysis of homologous protein and nucleotide sequences, HMMER attracts many acceleration attempts. The previous version, HMMER2, is based on Viterbi algorithm that has proved to be the computational bottleneck. The initial effort of GPU-based implementation for HMMER2 is ClawHMMER [28] which introduces a streaming version of Viterbi algorithm for GPUs. They also demonstrate the implementation running on a 16-node GPU cluster, each equipped with a
Radeon 9800 Pro GPU. Another early GPU-based implementation is proposed by Walters et al. [6] who properly fit the Viterbi algorithm into the CUDA-enabled GPU with several optimizations, like memory coalescing, proper kernel occupancy and shared/constant memory usage, which outperforms the ClawHMMER substantially. Yao et al. [29] present a CPU-GPU cooperative pattern to accelerate HMMER2. Ganesan et al. [7] re-design the alignment process of a single sequence across multiple threads to partially break the sequential dependency in computation of Viterbi scores. This helps building a hybrid task and data-level parallelism that eliminates the overhead due to unbalanced sequence lengths.

However, with the heuristic pipeline, HMMER3 achieves about 100x to 1000x speedups over its predecessor [3], which hence renders any acceleration effort of HMMER2 obsolete. There are only few existing work that aim to accelerate SSV, MSV and P7Viterbi stages of hmmssearch pipeline in HMMER3. Abbas et al. [11] re-writes mathematical formulas of MSV and Viterbi algorithms to expose reduction and prefix scan computation patterns which are fitted into the FPGA architecture. In [12], a speculative method is proposed to reduce the number of global memory access on the GPU, which aims to accelerate the MSV stage. Lin et al. [13, 14] also focus on MSV stage but incorporate SIMD video instructions provied by the CUDA-enabled GPU into their method. Like the strategy of [6], they assign each thread to handle a whole sequence. A CPU-based implementation of P7Viterbi stage is done by Ferreira et al. [15] who propose a cache-oblivious parallel SIMD Viterbi algorithm that offsets cache miss penalties of original HMMER3 work. Neto et al. [16] accelerate the SSV stage via a set of optimizations on the GPU, such as model tiling, outer loop unrolling, coalesced and vectorized memory access.

6 Discussion

While we have shown that the proposed framework with hierarchical parallelism achieves impressive performance based on Kepler architecture, we believe that more advanced GPU architectures, like Maxwell, Pascal and Volta, could also benefit from it because of its hardware-based design. It is easy to port the framework to run on advanced GPUs and gain better performance given more available hardware resources, such as on-chip registers, cache capacity, memory bandwidth and SMs. Also, the framework naturally has linear scalability when distributing protein sequences to multiple GPUs. To handle large models that exceed the carrying capability of single GPU, however, one potential solution is the model partitioning that distributes different segments of model to different GPUs while introducing inter-device communication (i.e., max-reduction, re-ordering). The multi-GPU implementation of the proposed framework is being investigated.

As for the general applicability, not only is the framework suitable for accelerating analogous algorithms of genomic sequence analysis, other domain-specified applications with some features may also benefit from it. The highlight features, for example, may include data irregularity, large-scaled working set and relatively complex logic with execution dependency. In the contrary, for some agent-based problems that usually investigate the behavior of millions of individuals, such as molecular dynamics or simulation of spatio-temporal dynamics, our framework may not be the preferred choice. Actually, the key performance factor is the innermost loop, corresponding to 3rd, 4th and 5th tiers of the proposed framework, in which we should only put necessary operations. In general, assuming that kernels are bound by the innermost loop, there are several suggestions related to minimizing the cost inside the innermost loop: (a) try to hold repeatedly used values in registers to avoid high-frequency communications between on and off-chip memory; (b) pre-load data needed by the innermost loop in outer loops; (c) use either L1 or texture cache to reduce the overhead of load/store operations; (d) try to use high-throughput arithmetic instructions. (e) use shuffle instructions rather than shared memory, if applicable.

Ultimately, this work sheds light a strategy to amplify the horsepower of individual GPU in an architecture-aware way while other acceleration efforts usually aim to exploit performance scaling with multiple GPUs.

7 Conclusion

In this paper, we propose a five-tiered parallel framework, CUDAMPFF++, to accelerate computationally intensive tasks of the homologous protein sequence search with profile HMMs. This framework is based on CUDA-enabled GPUs, and it aims to fully utilize hardware resources of the GPU via exploiting finer-grained parallelism (multi-sequence alignment) compared with its predecessor. In addition, we introduce a novel idea that improves the performance and scalability of the proposed framework by sacrificing L1 cache-oblivious manner. As shown by experimental results, the optimized framework outperforms all existing work, and it exhibits good consistency in performance regardless of the variation of query models or protein sequence datasets. For MSV (SSV) kernels, the peak performance of the CUDAMPFF++ is 283.9 (471.7) GCUPS on single K40 GPU, and impressive speedups ranging from 1.8x (1.7x) to 168.3x (160.7x) are achieved over the CPU-based implementation (16 cores, 32 threads). Moreover, further generalization of the proposed framework is also discussed.

Acknowledgments

The authors would like to thank the NVIDIA-Professor Partnership for generous donations in carrying out this research.

References

[1] N. Marco S., C. Paolo, T. Andrea, and B. Daniela, “Graphics processing units in bioinformatics, computational biology and systems biology,” Briefings in Bioinformatics, p. 116, 2016.
[2] S. Eddy, “Profile hidden markov models,” Bioinformatics, vol. 14, pp. 755–763, 1998.
[3] ———, “Accelerated profile HMM searches,” PLoS Comput Biol, vol. 7, no. 10, 2011, doi:10.1371/journal.pcbi.1002195.
[4] A. Anders, B. Michael, M. I. Saira, S. Kiminen, and H. David, “Hidden Markov models in computational biology: Applications to protein modeling,” Journal of Molecular Biology, vol. 235, pp. 1501–1531, 1994.
[5] S. Alscheschul, W. Gish, W. Miller, E. Myers, and D. Lipman, “Basic local alignment search tool,” Journal of Molecular Biology, vol. 215, no. 3, pp. 403–410, 1990.
[6] J. P. Walters, V. Balu, S. Kompalli, and V. Chaudhary, “Evaluating
the use of gpus in liver image segmentation and hmmer database
searches,” in International Symposium on Parallel & Distributed Pro-
cessing (IPDPS); Rome. IEEE, 2009, pp. 1–12.

[7] N. Ganesan, R. D. Chamberlain, J. Buhler, and M. Tafer, “Accel-
erating HMMPER on GPUs by hybrid data and task parallelism,” in Proceedings of the First ACM Int. Conf. on Bioinformation-
atics and Computational Biology (ACM-BCB); Buffalo. ACM, 2010,
pp. 418–421.

[8] R. Maddimsetty, J. Buhler, R. Chamberlain, M. Franklin, and
B. Harris, “Accelerator design for protein sequence HMM search,” in Proceeds of the 10th ACM International Conference on Supercomputing, 2006.

[9] T. Oliver, L. Y. Yeow, and B. Schmidt, “Integrating FPGA acceler-
ing into HMMPER,” Parallel Computing, vol. 34, no. 11, pp. 681–691,
2008.

[10] T. Takagi and T. Maruyama, “Accelerating HMMPER search using
FPGA,” in International Conference on Field Programmable Logic and Applications (FPL); Prague. IEEE, 2009, pp. 332–337.

[11] N. Abbas, S. Derrien, S. Rajopadye, and P. Quinton, “Accelerating
HMMPER on FPGA using Parallel Prefixes and Reductions,” in International Conference on Field-Programmable Technology (FPT): 28-
10 Dec. 2010; Beijing. IEEE, 2010, pp. 37–44.

[12] X. Li, W. Han, G. Liu, H. An, M. Xu, W. Zhou, and Q. Li, “A
speculative HMMPER search implementation on GPU,” in 26th IPDPS Workshop and PhD Forum; Shanghai. IEEE, 2012, pp. 73–74.

[13] L. Cheng and G. Butler, “Implementing and Accelerating HMMPER
Protein Sequence Search on CUDA-Enabled GPU,” Ph.D.
dissertation, Concordia University, The Department of Computer
Science and Software Engineering, 2014.

[14] X. Li, W. Han, G. Liu, H. An, M. Xu, W. Zhou, and Q. Li, “A
speculative HMMPER search implementation on GPU,” in 26th IPDPS Workshop and PhD Forum; Shanghai. IEEE, 2012, pp. 73–74.

[15] M. Ferreira, N. Roma, and L. Russo, “Cache-Oblivious parallel
SIMD Viterbi decoding for sequence search in HMMPER,” BMC
Bioinformatics, vol. 15, no. 165, 2014.

[16] A. C. de Arajo Neto and N. Moreano, “Acceleration of Single-
and Multiple-Segment Viterbi Algorithms for Biological Sequence-
Profile Comparison on GPU,” in 21st International Conference
on Parallel and Distributed Processing Techniques and Applications
(PDPTA): July 27-30. 2015; Las Vegas. WORLDCOMP, 2015, pp.
65–71.

[17] H. Jiang and G. Narayana, “Fine-Grained Acceleration of HMMPER
3.0 via Architecture-aware Optimization on Massively Parallel
Processors,” in 14th IEEE International Workshop on High Perfor-
mane Computational Biology (HiCOMB) in IPDPSW: May 25-29.
2015; Hyderabad. IEEE, 2015.

[18] H. Jiang and N. Ganesan, “CUDAMPF: a multi-tiered parallel
framework for accelerating protein sequence search in HMMPER
on CUDA-enabled GPU,” BMC Bioinformatics, vol. 17, no. 1, p.
106, 2016.

[19] K. Bjørne. (2015, Mar.) The ssv filter implementation.

[20] NVIDIA, “CUDA C programming guide,” June 2017.
[Online]. Available: http://docs.nvidia.com/pdf/CUDA_C-
Programming_Guide.pdf

[21] ——, “NVIDIA’s next generation CUDA compute architecture: Kepler GK110/210,” 2014.
NVIDIA Corporation Whitepaper. [Online]. Available:
http://international.download.nvidia.com/pdf/Kepler/EDI-
GK110-GK210-Architecture-Whitepaper.pdf.

[22] ——, “Parallel thread execution ISA,” June 2017. [Online]. Available:
http://docs.nvidia.com/pdf/ptx_isa_5.0.pdf.

[23] Fasta sequence databases. sep. 2014. [Online]. Available:
http://ftp.ncbi.nlm.nih.gov/blast/db/FASTA/

[24] NVIDIA, “NVIDIA Tesla GPU accelerators,” 2013. [On-
line]. Available: http://www.nvidia.com/content/tesla/pdf/
NVIDIA-Tesla-Kepler-Family-Datasheet.pdf.

[25] ——, “Profiler user’s guide,” June 2017. [Online]. Available:
http://docs.nvidia.com/pdf/CUDA_Profiler_Users_Guide.pdf

[26] Pfam: Protein family database. may 2013. [Online]. Available:
http://ftp.ebi.ac.uk/pub/databases/Pfam/releases/Pfam27.0/

[27] S. Karl and N. Perry, “The little redis book,” 2012. [Online]. Available:
http://openmymind.net/redis.pdf

[28] D. Horn, M. Houston, and P. Hanrahan, “ClawHMMPER: A
streaming HMMPER-search implementation,” in Proceedings of the
ACM/IEEE Supercomputing Conference. IEEE, 2005.

[29] Y. Ping, A. Hong, X. Mu, L. Gu, L. Xiaoqiang, W. Yaobin, and
H. Wenting, “CuHMMPER: a load-balanced CPU-GPU cooperative
bioinformatics application,” in International Conference on High
Performance Computing and Simulation (HPCS): June. 2010; Caen,
France. IEEE, 2010, pp. 24–30.