Spin Wave Based Full Adder

Abdulqader Mahmoud,1 Frederic Vanderveken,2,3 Florin Ciubotaru,3 Christoph Adelmann,3 Sorin Cotofana,1 and Said Hamdioui1

1) Delft University of Technology, Department of Quantum and Computer Engineering, 2628 CD Delft, The Netherlands
2) KU Leuven, Department of Materials, SIEM, 3001 Leuven, Belgium
3) Imec, 3001 Leuven, Belgium

Spin Waves (SWs) propagate through magnetic waveguides and interfere with each other without consuming noticeable energy, which opens the road to new ultra-low energy circuit designs. In this paper we build upon SW features and propose a novel energy efficient Full Adder (FA) design consisting of 1 Majority and 2 XOR gates, which outputs Sum and Carry-out are generated by means of threshold and phase detection, respectively. We validate our proposal by means of MuMax3 micromagnetic simulations and we evaluate and compare its performance with state-of-the-art SW, 22 nm CMOS, Magnetic Tunnel Junction (MTJ), Spin Hall Effect (SHE), Domain Wall Motion (DWM), and Spin-CMOS implementations. Our evaluation indicates that the proposed SW FA consumes 22.5% and 43% less energy than the direct SW gate based and 22 nm CMOS counterparts, respectively. Moreover it exhibits a more than 3 orders of magnitude smaller energy consumption when compared with state-of-the-art MTJ, SHE, DWM, and Spin-CMOS based FAs, and outperforms its contenders in terms of area by requiring at least 22% less chip real-estate.

a) Electronic mail: a.n.n.mahmoud@tudelft.nl
I. INTRODUCTION

The raw data amount has increased rapidly in the last 20 years because of the information technology revolution and its need for highly efficient computing platforms. To satisfy these requirements, CMOS has been strongly downscaled to further improve its performance. However, because of three main walls: (i) leakage wall, (ii) reliability wall, and (iii) cost wall, it becomes very difficult to further downscale CMOS, which indicates the near (economic) end of Moore’s law. Therefore, multiple other technologies have been explored, e.g., memristors, and spintronics with the hope to further improve computer performance. One of the most efficient spintronics technologies is the Spin Wave (SW) because of (i) its ultra-low energy consumption as the charge doesn’t move; (ii) its acceptable delay; and (iii) its wavelength can reach the nanometer scale. Hence, designing spin wave circuits, e.g., FAs, is of great interest to enable building spin wave computers.

Research on SW technology based logic and circuit designs is in early stage. At the logic/gate level, some basic single output gates (such as NOT, (N)AND, (N)OR, and X(N)OR) were reported in, while some multi-output gates were discussed in. At the circuit level, dedicated operators for neuromorphic applications were developed in; examples are upper and lower threshold operators, truncated difference operators, literal operators, cyclic operators and minimum and maximum operators. In addition, exploring the concept of wave pipelining based operation was illustrated in. Further, design for arithmetic operation such as FA was explained in. However, the designs in were reported at the conceptual level without any validation. Preliminary demonstrators were presented in; these include μm range 2 to 1 multiplexer and mm range Magnonic Holographic Memory (MHM), respectively. In conclusion, clearly circuit designs for spin wave computing is in its infancy stage; efficient designs at different scales of complexity should still be developed, validated and demonstrated in order to set up a step towards spin wave computing engines.

This paper proposes and validates a novel SW FA. The adder is based on two SW gates where the outputs are generated using two different mechanisms; threshold detection and phase detection. This work main contributions can be summarized as follows:

• Developing and designing a SW FA: a Majority gate and 2 XOR gates are utilized to build the FA based while threshold and phase detection are utilized to capture the
Sum and Carry – out outputs, respectively.

- Validating the proposed FA: MuMax3 software is utilized to validate the correct behavior of the proposed FA.

- Demonstrating the superiority: we assess the proposed FA and compare it with state-of-the-art SW, 22 nm CMOS, Magnetic Tunnel Junction (MTJ), Spin Hall Effect (SHE), Domain Wall Motion (DWM), and Spin-CMOS implementations. Our evaluation indicates that the proposed SW FA consumes 22.5% and 43% less energy than the direct SW gate based and 22 nm CMOS counterparts, respectively. Moreover it exhibits a more than 3 orders of magnitude smaller energy consumption when compared with state-of-the-art MTJ, SHE, DWM, and Spin-CMOS based FAs, and outperforms its contenders in terms of area by requiring at least 22% less chip real-estate.

The rest of the paper is organized as follows. Section II explains the SW fundamentals and SW computing paradigm. Section III illustrates the proposed SW FA. Section IV gives the simulation setup, and the performed simulation. Section V estimates the energy consumption of the proposed FA, compares it with the state-of-the-art counterparts, and provides some inside on the impact of variability and thermal noise effects. Section VI concludes the paper.

II. SW TECHNOLOGY BACKGROUND

Spintronic devices, such as spin wave based, exploit the magnetization state and its dynamic behavior to implement their functionality. This magnetization dynamics can be described by the Landau-Lifshitz-Gilbert (LLG) Equation

\[
\frac{d\vec{M}}{dt} = -|\gamma| \mu_0 (\vec{M} \times \vec{H}_{eff}) + \alpha \frac{\vec{M}}{M_s} (\vec{M} \times \frac{d\vec{M}}{dt}),
\]

where \(\gamma\) is the gyromagnetic ratio, \(\mu_0\) the vacuum permeability, \(\alpha\) the Gilbert damping constant, \(\vec{M}\) the magnetization, \(M_s\) the saturation magnetization, and \(\vec{H}_{eff}\) the effective field. In this work, we consider the effective field as the sum of the external field, exchange field, demagnetization field and magnetocrystalline anisotropy field.

A weak perturbation of the magnetization equilibrium state can be described by the linearised LLG equation. This linearised LLG equation has wave-like solutions which are known as SWs. These solutions span over the full magnetic volume, and therefore, SWs are also defined as collective magnetization excitations in the magnetic material.
The spin wave computing paradigm is based on the wave interference principle, which enables the direct implementation of logic gates without the need for the traditional Boolean algebra formalism\cite{6}. In a general way, if multiple spin waves coexist in the same waveguide, they interfere with each other depending on their amplitude, wavelength, phase, and frequency\cite{6,23}. For example, the interference of two spin waves that have the same amplitude, wavelength, and frequency is considered. If these two spin waves have the same phase, then they interfere constructively resulting in a wave with larger amplitude. When the two waves have opposite phases, then they interfere destructively and cancel each other resulting in a zero amplitude\cite{6}. In addition, if an odd number of SWs interfere, the interference result is based on the majority principle. For example, if 3 SWs with the same amplitude, wavelength, and frequency coexist in the same waveguide, then the resultant spin wave has a phase of 0 if at least 2 SWs have phase of 0, whereas the resultant spin wave has a phase of $\pi$ if at least 2 SWs have phase of $\pi$\cite{6}. Furthermore, we note that a 3-input Majority gate implementation requires 18 transistors in CMOS, whereas it is implemented in the SW domain by the interference of 3 SWs in a single waveguide\cite{6}.

### III. PROPOSED SPIN WAVE BASED FULL ADDER

Figure\cite{1} presents the novel developed energy efficient 1-bit FA structure with inputs $X$, $Y$, and carry-in $C_i$, and outputs Sum $S$ and Carry-out $C_o$. It is implemented by utilizing two XOR gates, and one Majority gate. The XOR gates are used to determine the Sum output and the Majority gate is used to determine the Carry-out output. The output of the first XOR gate being $O = XOR(X,Y)$ is fed into the second XOR together with $C_i$ to produce the FA Sum $S = XOR(I,C_i)$. Note that $O$ is connected to $I$ by a metal wire that allows the excitation of a spin waves at $I$ with the same phase as the one detected at $O$. That Majority gate is used to generate carry-out $C_o = MAJ(X,Y,C_i)$. The FA’s excitation and detection cells can be voltage driven or current driven cells depending on the utilized excitation and detection methods. Different options for the spin wave excitation and detection can be used such as magnetoelectric cells\cite{6,24}, microstrip antennas\cite{6,25}, and spin orbit torques\cite{6,26}.

The FA parameters must be carefully designed in order to achieve the desired functionality. The waveguide width must be less than the SW wavelength $\lambda$ in order to have a proper interference pattern. In addition, all SWs must be excited with the same amplitude,
wavelength, and frequency to guarantee the desired SWs interference results. Moreover, the waveguide’s length must be chosen accurately to obtain the desired outputs. For example, if SWs with the same phase have to interfere constructively and SWs with opposite phase have to interfere destructively, then the distances $d_1$ and $d_2$ must be equal to $n\lambda$ (where $n = 0, 1, 2, 3, \ldots$). In the other case, when SWs with the same phase have to interfere destructively and SWs with opposite phase have to interfere constructively, then the distances $d_1$ and $d_2$ must be equal to $(n + 1/2)\lambda$.

Two main techniques are available to detect the spin wave output, namely phase detection and threshold detection. Phase detection detects the phase of the spin wave and compares it with a predefined value. If the phase difference between the detected and the predefined phase is 0, then the output is logic 0, whereas if the phase difference is $\pi$, then the output is logic 1. On the other hand, threshold detection detects the spin wave amplitude and compares it with a predefined value. If the spin wave amplitude is larger than the predefined threshold, then the output is logic 0, whereas the output is logic 1 if the spin wave amplitude is less than or equal to the predefined threshold. When phase detection is used, the distances $d_4$ and $d_5$ must be chosen accurately because both the non-inverted and the inverted versions can be detected depending on the distance between the output and the last interference point. For instance, if the desired result is to capture the non-inverted output, $d_4$ and $d_5$
must be \( n\lambda \), whereas \( d_4 \) and \( d_5 \) must be \((n+1/2)\lambda\) if the inverted output is desired. On the other hand, if the threshold detection is utilized, the distances \( d_4 \) and \( d_5 \) must be as close as possible to the last interference point in order to detect large spin wave amplitude as this is crucial during the threshold detection.

To detect the outputs \( S \) and \( C_o \) (see Figure 1) correctly the proposed FA operates as follows:

- **Sum \( S \):** SWs excited at \( X \) and \( Y \) interfere with each other and the resultant SW is detected at \( O \) based on threshold detection. Next, the detected output at \( O \) feeds the input of the second XOR gate by exciting a SW with suitable phase. Finally, the SWs excited at \( I \) and \( C_i \) interfere with each other and the resultant SW is detected at \( S \) based on the threshold detection.

- **Carry out \( C_o \):** The excited SWs at \( X \) and \( Y \) interfere constructively or destructively with each other depending on their phases. Then the resultant SW propagates and interferes with the excited SW at \( C_i \). Finally, the phase of the resulting SW is detected at \( C_o \).

### IV. SIMULATION SETUP AND RESULTS

In this section, we explain the simulation setup, the performed experiments, and their results.

#### A. Simulation Setup

We made use of \( w = 50 \text{ nm} \) wide \( Fe_{60}Co_{20}B_{20} \) waveguide to validate the proposed FA by means of MuMax3\(^{27}\) with the parameters specified in Table I\(^{28}\). There is no need for an out-of-plane external field as the perpendicular magnetic anisotropy cants the device magnetization in the out-of-plane direction. We set up the SW wavelength \( \lambda \) to be 55 nm, which is larger than the waveguide width. Based on this, optimal design device dimensions are calculated resulting into: \( d_1=330 \text{ nm} \ (n = 6) \), \( d_2=880 \text{ nm} \ (n = 16) \), \( d_3=220 \text{ nm} \ (n = 4) \), \( d_4=55 \text{ nm} \ (n = 1) \), and \( d_5=55 \text{ nm} \ (n = 1) \). To calculate the SW frequency, first the SW dispersion relation\(^{29}\) is determined; this is done based on the parameters of Table I and the
TABLE I. Parameters.

| Parameters                     | Values            |
|-------------------------------|-------------------|
| Magnetic saturation $M_s$     | $1.1 \times 10^6$ A/m |
| Perpendicular anisotropy constant $k_{ani}$ | $8.3 \times 10^5$ J/m$^3$ |
| damping constant $\alpha$    | 0.004             |
| Exchange stiffness $A_{exch}$ | 18.5 pJ/m         |
| Thickness $t$                 | 1 nm              |

waveguide width. From the FVSW dispersion relation and by setting the wavenumber to be $k=2\pi/\lambda=50 \text{ rad}/\mu\text{m}$, the frequency is derived to be $f = 10$ GHz.

B. Performed Simulation

Table II presents the normalized magnetization values of the FA’s Sum $S$ output for different input combinations $\{X,Y,C_i\} = \{0,0,0\}, \{0,0,0\}, \{0,0,1\}, \{0,1,0\}, \{0,1,1\}, \{1,0,0\}, \{1,0,1\}, \{1,1,0\}, \{1,1,1\}$, respectively. Note that threshold detection is used to generate the output $S$. As can be observed from the Table, the first intermediate cell $O$, which is the XOR of $X$ and $Y$, can be implemented by choosing a suitable threshold such that if $O$ is greater than the threshold $O = 0$, whereas $O = 1$ otherwise. The appropriate threshold in this case is 0.515, which is the average of 1 and 0.03. In this case, $O = 0$ for the inputs combinations $\{X,Y\} = \{0,0\}$ and $\{1,1\}$, whereas $O = 1$ for the inputs combinations $\{X,Y\} = \{0,1\}$ and $\{1,0\}$. As mentioned previously, the phase of the second intermediate cell $I$ equals to the phase of the first intermediate cell $O$. To generate the output $S$, which is realized by the XOR of $I$ and $C_i$, a new threshold should be selected; this should be the average of 0.98 and 0.59, resulting in a threshold of 0.785. In this case, $S = 0$ for the inputs combinations $\{I,C_i\} = \{0,0\}$ and $\{1,1\}$, whereas $S = 1$ for the inputs combinations $\{I,C_i\} = \{0,1\}$ and $\{1,0\}$, which reflects the correct detection of the FA Sum output. Hence, the simulation validates the correct generation of the Sum output of the FA when appropriate thresholds are selected.

Figure 2 a) to h) present the results of the proposed FA Carry-out $C_o$ output for different input combinations $\{X,Y,C_i\} = \{0,0,0\}, \{0,0,0\}, \{0,0,1\}, \{0,1,0\}, \{0,1,1\}, \{1,0,0\}, \{1,0,1\}, \{1,1,0\}, \{1,1,1\}$, respectively. In the Figure, the blue color represents logic 0 whereas
the red color represents logic 1 and indicates that the output $C_o$ of the adder is correctly captured. For instance, $C_o = 0$ for the input combinations \{$X,Y,C_i$\} = \{0,0,0\}, \{0,0,1\}, \{0,1,0\}, and \{1,0,0\}, whereas $C_o = 1$ for the input patterns \{$X,Y,C_i$\} = \{0,1,1\}, \{1,0,1\}, \{1,1,0\}, and \{1,1,1\}, which proves that the FA Carry-out output is correctly generated. Note that although Sum output is presented in the Figure its colour is not relevant as threshold based detection is in place for it (see Table II).

In conclusion, the simulation results demonstrate that by combining threshold detection and phase detection, a 1-bit FA can be designed.

V. PERFORMANCE EVALUATION AND DISCUSSION

In this section we assess and compare the proposed FA and a number of equivalent implementations in state-of-the-art technologies in terms of energy consumption, delay, and area (the number of utilized devices). In addition, the thermal noise and variability effects are explained.

A. Performance Evaluation

The proposed FA is assessed and compared with the state-of-the-art CMOS\cite{s1}, Magnetic Tunnel Junction MTJ\cite{s2,s3}, Spin Hall Effect SHE\cite{s4}, Domain Wall Motion DWM\cite{s5}, and Spin-CMOS\cite{s6} based FA in terms of energy, delay, and area (the number of utilized devices).
In the evaluation and comparison, the following assumptions are made: (i) Excitation and detection cells are magnetoelectric (ME) cells. (ii) The ME’s energy consumption and delay are 14.4 aJ and 0.42 ns, respectively. (iv) SWs don’t consume noticeable energy in the waveguide in comparison with the transducer energy consumption. (v) SWs are excited using pulse signals. Note that these assumptions might not reflect the reality of the spin wave technology because of its early stage development, and they might need to be re-evaluated in the future. The SW FA delay is determined by adding the delay of 4 ME cells because there are 4 cells (2 excitation and 2 detection cells) in the critical path to the SW propagation delay in the waveguide, which is extracted from micromagnetic simulation and it is 1.18 ns. Therefore, the SW FA delay is 2.86 ns.

The straightforward approach to build a SW FA is by utilizing 3 MAJ gates. However, as direct MAJ gate cascading is not possible in the spin wave amplitude normalization is
required, which can be performed either by converting SW gate outputs to charge domain and back by means of two transducers or by directional couplers. As such we compare our implementation with both possible SW implementations, i.e., conversion based (Conv.) and coupler based (Coup.). Note that the directional coupler delay is 20 ns.

Table III summarises the performance of the proposed SW FA and the considered contenders. As it can be observed from the Table, the SW FA saves 43% energy whereas it requires 28.6x more delay when compared with the 22 nm CMOS based FA design. Moreover, it consumes 4 orders of magnitude less energy, and exhibits 5% and 59% less delay than the MTJ and SHE based FAs, respectively. When compared with the DWM based FA it consumes 2 orders of magnitude less energy at the expense of 3x higher delay. Furthermore, the proposed FA consumes 3 orders of magnitude less energy and exhibits 5% less delay in comparison with the Spin-CMOS based FA. Last but not least, the proposed SW FA consumes 22.5% less energy than MAJ based SW implementations, while having the same and 10x smaller delay than the Conv. and Coup. counterparts, respectively. Note that the MTJ device number consists of 25 transistor and 4 MTJ, whereas the SHE device number consists of 23 transistor and 3 SHE-MTJ. Also, the DWM device consists of 20 transistor, 4 MTJ, and 2 Domain Wall DW, whereas the SPIN-CMOS device consists of 28 transistor, 4 MTJ and 2 DW. Note that the proposed FA needs the least number of devices, which indicates that it potentially requires a small chip real-estate. Note that we didn’t consider the FA in in the comparison as up to date it has not been validated. Our attempts to do that by means MuMax3 failed as it relies on unattainable assumptions, e.g., output detection at the interference point, output initialization to 0 before computing, zero ME cell delay and 4.8 aJ power consumption.

B. Variability and Thermal Effect

Our main target in this paper is to validate the proof of concept of the proposed structure, regardless of variability and thermal noise effects. However, in edge roughness and trapezoidal waveguide cross section were considered to test their effect on the gate functionality. It was demonstrated that the gate functions correctly under their presence and they only have a small effect. Furthermore, the thermal noise effect was analyzed and it was concluded that noise has a negligible effect and the gate functions at different
temperatures. Hence, we don’t expect a noticeable effect of variability and thermal noise on the proposed structures. However, the investigation of such phenomena is subject of future work.

Discussion

The assessment indicates that the SW has the potential to advance the state-of-the-art in terms of energy as well as area consumption. However, there are still some open issues such as:

- **Immature technology**: MEs appear to be the right solution for SW excitation and detection as they have low power consumption potential and conceptually speaking can be utilized for both SW excitation and detection. However no actual ME experimental realization exists.

- **Cost and Complexity**: Conceptually speaking SW devices can be scaled down to nm as they must be greater or equal than the spin wave wavelength $\lambda$, thus properly behaving SWs with wavelength in the nm range are achievable. However, practical issues may need to be addressed in order to enable nm range SW devices, including: Excitation and detection - nm SWs cannot currently be generated and even if they would they cannot be distinguished from noise.

We are confident however that if the other issues can be properly addressed SW based computation advantages potentially enabled the industry will find, as always, the way towards nm range magnonic circuits and systems.

VI. CONCLUSIONS

A novel energy efficient spin wave based FA was proposed in this paper. The FA is implemented by making use of a Majority gate and 2 XOR gates. In the proposed FA, two main detection mechanisms were utilized: phase detection for the Carry-out output detection and threshold detection for the Sum output detection. The correct functionality of the FA was validated by means of micromagnetic simulations and it was evaluated and compared with direct SW gate based implementation and five state-of-the-art technologies.
equivalent designs 22 nm CMOS, MTJ, SHE, DWM and Spin-CMOS. It was demonstrated that the proposed FA consumes 22.5%, and 43% less energy than direct SW gate based implementations and 22 nm CMOS, respectively and saves more than 3 orders of magnitude in comparison with the state-of-the-art MTJ, SHE, DWM and Spin-CMOS based FA. Also, the proposed FA needs more than 22% less area in comparison with all designs.

ACKNOWLEDGEMENT

This work has received funding from the European Union’s Horizon 2020 research and innovation program within the FET-OPEN project CHIRON under grant agreement No. 801055. It has also been partially supported by imec’s industrial affiliate program on beyond-CMOS logic. F.V. acknowledges financial support from the Research Foundation—Flanders (FWO) through grant No. 1S05719N.

REFERENCES

1 N. D. Shah, E. W. Steyerberg, and D. M. Kent, JAMA (2018).
2 S. Agarwal, G. Burr, A. Chen, S. Das, E. Debenedictis, M. P. Frank, P. Franzon, S. Holmes, M. Marinella, and T. Rakshit, “International roadmap of devices and systems 2017 edition: Beyond cmos chapter.” Tech. Rep. (Sandia National Lab.(SNL-NM), Albuquerque, NM (United States), 2018).
3 D. Mamaluy and X. Gao, Applied Physics Letters 106, 193503 (2015).
4 N. Z. Haron and S. Hamdioui, in Design and Test Workshop, 2008. IDT 2008. 3rd International (IEEE, 2008) pp. 98–103.
5 H. A. D. Nguyen, J. Yu, M. A. Lebdeh, M. Taouil, S. Hamdioui, and F. Catthoor, J. Emerg. Technol. Comput. Syst. 16 (2020), 10.1145/3365837.
6 A. Mahmoud, F. Ciubotaru, F. Vanderveken, A. V. Chumak, S. Hamdioui, C. Adelmann, and S. Cotofana, Journal of Applied Physics 128, 161101 (2020), https://doi.org/10.1063/5.0019328.
7 A. N. Mahmoud, F. Vanderveken, C. Adelmann, F. Ciubotaru, S. Cotofana, and S. Hamdioui, IEEE Transactions on Circuits and Systems I: Regular Papers 68, 536 (2021).
8M. P. Kostylev, A. A. Serga, T. Schneider, B. Leven, and B. Hillebrands, Applied Physics Letters 87, 153501 (2005), https://doi.org/10.1063/1.2089147.

9K.-S. Lee and S.-K. Kim, Journal of Applied Physics 104, 053909 (2008), https://doi.org/10.1063/1.2975235.

10T. Schneider, A. A. Serga, B. Leven, B. Hillebrands, R. L. Stamps, and M. P. Kostylev, Applied Physics Letters 92, 022505 (2008), https://doi.org/10.1063/1.2834714.

11A. Mahmoud, F. Vanderveken, C. Adelmann, F. Ciubotaru, S. Hamdioui, and S. Cotofana, AIP Advances 10, 035119 (2020), https://doi.org/10.1063/1.5134690.

12A. Mahmoud, F. Vanderveken, C. Adelmann, F. Ciubotaru, S. Cotofana, and S. Hamdioui, in ISVLSI (2020) pp. 60–65.

13A. Mahmoud, F. Vanderveken, C. Adelmann, F. Ciubotaru, S. Hamdioui, and S. Cotofana, in 2020 IEEE 38th International Conference on Computer Design (ICCD) (2020) pp. 332–335.

14S. Khasanvis, M. Rahman, S. N. Rajapandian, and C. A. Moritz, in 2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) (2014) pp. 171–176.

15M. Rahman, S. Khasanvis, J. Shi, and C. A. Moritz, IEEE Transactions on Nanotechnology 14, 742 (2015).

16O. Zografos et al., in Design, Automation Test in Europe Conference Exhibition (DATE), 2017 (2017) pp. 1306–1311.

17A. Khitun and K. L. Wang, Journal of Applied Physics 110, 034306 (2011), https://doi.org/10.1063/1.3609062.

18K. Vogt, F. Y. Fradin, J. E. Pearson, T. Sebastian, S. D. Bader, B. Hillebrands, A. P. Hoffmann, and H. Schultheiss, Nature communications 5, 3727 (2014).

19F. Gertz, A. Kozhevnikov, Y. Filimonov, and A. Khitun, IEEE Transactions on Magnetics 51, 1 (2015).

20F. Gertz et al., IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 1, 67 (2015).

21L. Landau and E. Lifshitz., Phys. Z. Sowjetunion, 101 (1935).

22T. L. Gilbert, IEEE Transactions on Magnetics 40, 3443 (2004).

23A. Mahmoud, F. Vanderveken, F. Ciubotaru, C. Adelmann, S. Cotofana, and S. Hamdioui, in 2020 Design, Automation Test in Europe Conference Exhibition (DATE) (2020) pp. 642–645.
24 S. Cherepov, P. Khalili Amiri, J. G. Alzate, K. Wong, M. Lewis, P. Upadhyaya, J. Nath, M. Bao, A. Bur, T. Wu, G. P. Carman, A. Khitun, and K. L. Wang, Applied Physics Letters 104, 082403 (2014), https://doi.org/10.1063/1.4865916
25 F. Ciubotaru, T. Devolder, M. Manfrini, C. Adelmann, and I. P. Radu, Applied Physics Letters 109, 012403 (2016), https://doi.org/10.1063/1.4955030
26 G. Talmelli, F. Ciubotaru, K. Garello, X. Sun, M. Heyns, I. P. Radu, C. Adelmann, and T. Devolder, Phys. Rev. Applied 10, 044060 (2018).
27 A. Vansteenkiste, J. Leliaert, M. Dvornik, M. Helsen, F. Garcia-Sanchez, and B. Van Waeyenberge, AIP Advances 4, 107133 (2014), https://doi.org/10.1063/1.4899186
28 T. Devolder, J.-V. Kim, F. Garcia-Sanchez, J. Swerts, W. Kim, S. Couet, G. Kar, and A. Furnemont, Phys. Rev. B 93, 024420 (2016).
29 B. A. Kalinikos and A. N. Slavin, Journal of Physics C: Solid State Physics 19, 7013 (1986).
30 T. F. Canan et al., IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 5, 94 (2019).
31 S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu, Applied Physics Express 1, 091301 (2008).
32 H. Cai, Y. Wang, L. A. De Barros Naviner, and W. Zhao, IEEE Transactions on Circuits and Systems I: Regular Papers 64, 847 (2017).
33 A. Roohi, R. Zand, D. Fan, and R. F. DeMara, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 36, 2134 (2017).
34 A. Roohi, R. Zand, and R. F. DeMara, IEEE Transactions on Magnetics 52, 1 (2016).
35 S. Angizi, H. Jiang, R. F. DeMara, J. Han, and D. Fan, IEEE Transactions on Nanotechnology 17, 795 (2018).
36 O. Zografos et al., in 2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO) (2015) pp. 686–689.
37 M. Mewada et al., Procedia Computer Science 171, 999 (2020), third International Conference on Computing and Network Communications (CoCoNet’19).
38 Q. Wang et al., Phys. Rev. Lett. 122, 247202 (2019).
39 Q. Wang, P. Pirro, R. Verba, A. Slavin, B. Hillebrands, and A. V. Chumak, Science Advances 4 (2018), 10.1126/sciadv.1701517, https://advances.sciencemag.org/content/4/1/e1701517.full.pdf