This paper describes the basics of single-photon counting in complementary metal oxide semiconductors, through single-photon avalanche diodes (SPADs), and the making of miniaturized pixels with photon-counting capability based on SPADs. Some applications, which may take advantage of SPAD image sensors, are outlined, such as fluorescence-based microscopy, three-dimensional time-of-flight imaging and biomedical imaging, to name just a few. The paper focuses on architectures that are best suited to those applications and the trade-offs they generate. In this context, architectures are described that efficiently collect the output of single pixels when designed in large arrays. Off-chip readout circuit requirements are described for a variety of applications in physics, medicine and the life sciences. Owing to the dynamic nature of SPADs, designs featuring a large number of SPADs require careful analysis of the target application for an optimal use of silicon real estate and of limited readout bandwidth. The paper also describes the main trade-offs involved in architecting such chips and the solutions adopted with focus on scalability and miniaturization.

1. Introduction

Single-photon sensors have existed for decades implemented in various technologies and operating in a range of environmental conditions, at cryogenic temperatures, in high magnetic fields, or in high levels of radioactivity. In this paper, we focus on solid-state single-photon sensors that have existed since the early days of transistors. Among the most promising such sensors, complementary metal oxide semiconductor
CMOS avalanche photodiodes (APDs) have emerged as the most versatile and easy to use [1]. CMOS APD-based sensors have many applications, wherever time resolution and extreme photon flux conditions exist. A technique often used in biological research, known as fluorescence lifetime imaging microscopy (FLIM), consists of identifying families of molecules based on the mean time required by the molecule to go from excited to ground state. This, known as lifetime, generally ranges from a few hundred picoseconds to several microseconds. Often, selectivity requires that the discrimination of lifetimes be of the order of 100 ps. A useful technique to achieve this level of accuracy is known as time-correlated single-photon counting (TCSPC) [2], which, in combination with specific fluorescent molecules, or fluorophores, enables the tagging of certain areas of interest, as shown for example in figure 1. Figure 1 was obtained on a confocal microscope by exposing the sample to very short (typically hundreds of femtoseconds to several picoseconds) laser pulses that cause its molecules to migrate from the ground state to an excited state. The return to ground state releases photons at a random time, which can be measured a few nanoseconds after the excitation. In order to improve the statistics of the measurement, the experiment is repeated several thousand times, and the expected excitation time is computed. The colour code in the figure relates to the measured molecular lifetime of the fluorophores used to stain the sample.

Figure 1 has a resolution of $2048 \times 2048$ pixels and 256 time bins spanning lifetimes from 1500 to 4000 ps. The fluorophores used in this case were Alexa 488 and Mitotracker.

FLIM can also be used to non-destructively image certain intracellular dynamics, such as calcium transport and exchange within natural neural networks. Figure 2 shows a typical photon response of a sample with high-affinity non-ratiometric Ca$^{2+}$ indicator Oregon Green BAPTA-1 (OGB-1) in a solution of calcium ions of various concentrations [3]. Using TCSPC with an overall impulse response function of 79 ps, the fluorescence dynamics of OGB-1 was found to follow a triple exponential decay, thus providing an accurate model of the relation between concentration and decay parameters.

Time-resolved single-photon imaging can find other applications. One of them is time-of-flight (TOF) imaging, for example. A camera where each pixel can acquire TOF measurements of the environment could be used to reconstruct the real world in three dimensions, while, at the same time, determining the absolute distance of approaching objects using an active, pulsed illumination system. Such a system would act essentially in TCSPC mode, where lifetime is
Figure 2. Histograms of the response of OGB-1 molecules to repeated excitation in the presence of Ca\textsuperscript{2+} ions at various concentrations [3]. In this case, TCSPC was used to reconstruct the lifetime of the fluorophore OGB-1 as a function of calcium concentration to monitor neuron activity non-destructively. The figure also shows the response of the optical set-up in the absence of fluorophore to characterize its instrument response function (IRF). (Online version in colour.)

![Figure 2](image)

Figure 3. Example of three-dimensional reconstruction obtained using two different optical TOF systems: (a) TCSPC [4,5] and (b) single-photon synchronous detection [8,9]. Both systems detect the returning photons and their time of arrival to derive the overall TOF and thus reconstruct the distance from the camera to the target.

![Figure 3](image)

unimportant, whereas the actual position of the peak response is used to determine the TOF and thus the distance of the reflection [4–9]. Figure 3 shows an example of reconstructed object using TOF and a sensor operating in two different modes. Three-dimensional vision based on TOF is becoming increasingly important in emerging fields such as conservation, consumer and industrial robotics, gaming and autonomous or vision-assisted driving.

Biomedical imaging has also profited from time-resolved single-photon sensors. An important example is positron emission tomography (PET) and single-photon emission computed tomography (SPECT), where non-solid-state sensors, such as photomultiplier tubes, are gradually being replaced by silicon photomultipliers (SiPMs), their solid-state counterparts [10]. This process has been accelerated by the introduction of TOF PETs that have much more stringent requirements on the timing accuracy of gamma event detection. Intensive research activity
is currently focused on timing resolution, whereas digital SiPMs are approaching the 100 ps limit [11,12]. Note that SiPM-like sensors are also being considered in TOF imagers operating in TCSPC mode, whereas coincidence is used to improve noise and background robustness [13]. Figure 4 shows an example of a neck tumour reconstructed using a commercial PET system. Figure 4 also shows a multi-mode imaging system used to perform PET, computed tomography (CT) and SPECT imaging in rapid succession.

Finally, time-resolved single-photon imaging is also conquering space, thanks to the introduction of vision-assisted docking and time-resolved Raman spectroscopy [14]. Through gating, time-resolved imaging enables one to separate Raman contributions from background and fluorescence responses that are generally several orders of magnitude higher in photon counts [15]. Free-space visible communication may also represent an avenue of research and development for single-photon detection, as shown recently in [16].

2. Single-photon detection

(a) Single-photon detection via avalanching: the single-photon avalanche diode

A class of APDs operating above breakdown, in so-called Geiger mode and known as single-photon avalanche diodes (SPADs) or Geiger-mode APDs, is of particular interest owing to their amenability to integration in planar silicon processes in combination with conventional digital and analogue circuitries.

Although SPAD technology has grown at a fast pace, it is only with the introduction of SPADs fabricated in planar technology in the 1980s [17,18] that it has become possible to miniaturize them, to a certain extent. Several researchers have studied SPADs from an experimental and modelling perspective for at least three decades [19], though no massive arrays were built until the early 2000s. The technology that made this possible was introduced in 2003 [20], with the creation of a fully integrated CMOS SPAD [21]. Massively parallel arrays followed soon after, with the first $8 \times 4$ [4] and $32 \times 32$ SPAD image sensors [5,22] as well as linear sensors [6].

The next important step towards miniaturization was the migration to submicrometre CMOS technologies [23,24] and later deep-submicrometre CMOS technologies [25–29]. Miniaturization is important for two reasons. First, it enables larger formats; second, it helps improve certain performance measures connected to the number of charges involved in an avalanche, such as crosstalk, afterpulsing and dead time. A discussion on these measures will follow later. For these reasons, the push towards smaller feature size has continued over the past few years with the introduction of SPADs integrated in 90 [30,31] and 65 nm [32,33] CMOS technologies.

CMOS SPADs are not the only solid-state single-photon detector technology; emerging new technologies based on cryogenic nanowires [34], for example, are becoming more and more
practical, especially thanks to portable, low-power refrigerating units. However, the number of pixels that can be effectively integrated and read out in this technology is still low, thus more engineering development will be required to achieve the levels of integration guaranteed by CMOS SPADs today. SPADs integrated in new materials, e.g. germanium-on-silicon and InGaAs and InP, are progressively becoming mainstream, where inherent CMOS compatibility [35] and low-temperature post-processing [36] are core techniques. New substrates are also appearing, such as sapphire and germanium, and plastic is being investigated [37]; these trends will pave the way for using single-photon detection in new applications, such as disposable assays, eatable probes and implantable sensors.

(b) Single-photon avalanche diode basics

A CMOS SPAD is essentially a $pn$ junction biased above breakdown, in so-called Geiger mode, and equipped with avalanche quenching and recharge mechanisms. Upon photon detection, an avalanche may be triggered. There exist five phases in an avalanche: seeding, build-up, spreading, quenching and recharge, which concludes the process [19,38]. The seeding occurs when an electron–hole is generated. At this point, the triggering of an avalanche is a non-deterministic process, but a condition must occur by which the mean ionization per free carrier $\bar{\alpha}$ integrated over the depletion region $DR$ exceeds unity; this is known as breakdown integral:

$$1 < \int_{DR} \bar{\alpha} dz.$$ 

In silicon, the ionization rate is different for electrons and holes, thus the minority carriers in the depletion region determine a different set of properties for the avalanche that develops in it. The voltage at which the breakdown integral reaches unity is known as breakdown voltage, $V_{BD}$. In Geiger mode, the $pn$ junction is biased above the breakdown voltage by a voltage known as excess bias, $V_{E}$. This voltage, if increased, is responsible for a higher electric field across the junction, thus increasing the ionization rates and consequently the probability of an avalanche to trigger. Figure 5 shows the $I$–$V$ characteristics of a diode and the various bias conditions used by conventional photodiodes, APDs and SPADs.

Upon the triggering of the avalanche, a build-up phase occurs. During this phase, two processes emerge: a positive feedback from ionization and a negative feedback from drift and coupled resistances, generally dominated by space-charge resistance. The positive feedback is
responsible for a rapid growth in local current density, until the current flow across coupled resistances causes the local potential to decrease to the breakdown voltage. This process is internal to the junction, and it is much faster than any voltage changes observable externally.

Once the positive and negative feedback processes are balanced locally, the avalanche spreads (spreading phase) via a multiplication-assisted diffusion process towards the extremities of the diode at a speed of about 10–20 $\mu$m ns$^{-1}$. Only at this point can the avalanche process be seen externally. Quenching may stop the avalanche now, thus preventing the destruction of the device by overheating.

Quenching can be implemented as an active or as passive process. In active mode, fast circuitries (as simple as a single transistor) are used to bring the bias of the cathode or the anode quickly to a situation in which an avalanche cannot be sustained. After quenching, the same or a different circuitry is used to bring the $pn$ junction back to the initial state of above-breakdown biasing, thus enabling it for the next detection. In passive mode, the avalanche current itself is forcing the $pn$ junction to return to a bias where the avalanche cannot be sustained; this is achieved by letting the avalanche current flow through a ballast resistance that forces the proper bias. Recharge is achieved by simply recharging the $pn$ junction above breakdown through the same resistance until the initial bias is achieved again. The detection/recharge cycle takes a time known as dead time, $t_{\text{dead}}$, during which the sensor, to a first approximation, is not active. In reality, while the dead time is well controlled in active recharge, the same cannot be said of passive recharge, where the sensor becomes active almost immediately after quenching and its sensitivity grows to reach nominal value when reaching $V_{\text{op}}$. A review of active and passive quenching/recharge mechanisms can be found in [39].

A simple quantitative model for the SPAD is shown in figure 6. In this model, a current source $I_a$ represents the avalanche current generation process, $R_{sc}$ the space-charge resistance seen in an abrupt single-sided $pn$ junction and $C_d$ the parasitic component owing to the depletion region at the junction. $R_q$ is the quenching resistance used in a passive quenching scheme, and $C_p$ is the parasitic capacitance at the exterior of the SPAD.

In the model of figure 6, the current source is non-trivially modelled from the free carriers in the diode; owing to the high electric field, these carriers travel at saturation velocity in the junction, rapidly accelerating to that speed upon generation. The current densities obey standard continuity equations and, as the current flowing though the diode increases, the voltage across the current source exponentially drops to $V_{\text{op}} - V_E = |V_{\text{BD}}|$, thus causing nearly all the current produced by $I_a$ to flow through $C_d$ via $R_{sc}$. This process models the build-up and it may last.
Figure 7. The five phases in the avalanching process: seeding, build-up, spread, quenching and recharge [38]. Voltage at the anode of the $pn$ junction as a function of time ($a$); current density as a function of the distance from the junction in steps of 1 $\mu$m ($b$). Note the logarithmic time scale. (Online version in colour.)

...up to a few picoseconds; at the end of it, the voltage across the current source stays constant to $V_{BD}$ causing $I_a$ to behave as a voltage source and forcing the voltage at the cathode to follow an exponential behaviour with time decay constant $R_{sc}(C_d + C_p)$, assuming $R_{sc} \ll R_q$. This process models the spread. In this model, in principle, the avalanche would continue forever; however, owing to the parasitic inductance to ground (not shown in the model), the current at the anode falls to below a certain level when the avalanche eventually quenches.

Upon avalanche quenching, the diode becomes an open circuit and thus the voltage across $C_p$ must discharge to zero through $R_q$. This is a classic exponential behaviour with time decays constant $R_q C_p$; this process models the recharge and it may last a few nanoseconds. This model was extended by Fishburn [38] to characterize larger devices. In this case, while the models for seeding and build-up remain unchanged, avalanche propagation becomes dominated by ionization-assisted diffusion. Figure 7 shows the five phases of the avalanching process in a SPAD as modelled in [38].

(c) Single-photon avalanche diode implementation in a planar process

A conventional $pn$ junction is implemented in a planar process through implantation and annealing. When applying a high voltage in reverse bias, the electric field at the junction is maximized at the corners of the junction (figure 8). This has the effect of a preferential avalanching probability in these locations, thus causing premature edge breakdown (PEB). As a result, a SPAD becomes sensitive only in a small section of its surface. Figure 8 shows two SPAD implementations, where the guard ring was ineffective (figure 8a,c) and effective (figure 8b,d) to prevent PEB.

A technique called light emission test (LET) enables one to visualize the location of avalanches occurring in a period of time. The technique uses the fact that impact ionization generates photons, with a certain probability, and thus avalanche discharges can be optically identified. Figure 8 shows an LET on two different devices in which PEB suppression was, respectively, unsuccessful and successful. Several techniques exist to implement PEB prevention. The common
denominator is the reduction of the electric field at the edges and everywhere else in the device, so as to maximize the probability that the avalanche is triggered in the centre of the multiplication region. This is the region where the critical electric field for impact ionization is reached and, possibly, exceeded; in silicon, this field is approximately $3 \times 10^5 \text{V cm}^{-1}$.

In figure 9, five of the most used structures are shown; the structures show the edge of the pn junction, where it is assumed the pn junction to be round-shaped even though other shapes are also used, such as squares, rounded rectangles, hexagons and octagons. In figure 9a, the n$^+$ layer maximizes the electric field in the middle of the diode [40]. In figure 9b, the lightly doped p$^−$ implant reduces the electric field at the edge of the p$^+$ implant; this structure is commonly known as guard ring [17]. In figure 9c, a floating p implant locally increases the breakdown voltage. With a polysilicon gate one can further extend the depletion region (grey line in figure 9) [25,38,41]. This design may also be used to create implicit guard rings by enclosing substrate regions with wells. Enclosure is achieved by placing wells so close to each other that they merge at the bottom, thus creating a substrate enclave. In a process with shallow or deep trench isolation (STI, DTI), it is possible to decrease the electric field using the geometry of solution (figure 9d); this solution, however, suffers from high noise owing to trapping centres induced by trench fabrication [26]. Thus, one needs to adopt techniques to prevent traps accumulated in the trench during fabrication from inducing PEB. An effective technique proposed in [27] consists of using several layers of doped semiconductor material with decreasing doping levels from the trench to the multiplication region. The purpose is to achieve short mean free paths close to the trench, thereby forcing carriers generated there to recombine before reaching the multiplication region. In figure 9e, a deep p-well is used to establish a deep junction, below which the multiplication takes place, and a retrograde deep n-well establishes a lightly doped region at the surface to act as an implicitly defined lightly doped guard ring [28,42].

In the remainder of the paper, we focus our attention on the schemes in figure 9a,b,e, because they require, in general, no modifications to the process and thus enable the design of large SPAD array chips in standard CMOS technologies. Figure 10 shows the cross section of a SPAD implemented in a conventional CMOS process. The structure comprises a p$^+$ implant obtained from a transistor footprint and a type-b guard ring obtained, for example, from a shallow p-well all encapsulated in a deep n-well for isolation purposes. Figure 10 also shows how to implement
Figure 9. Premature edge breakdown prevention mechanisms in planar and semi-planar processes. (a) Mechanism was first proposed by Spinelli et al. in [40] and (b) by Cova et al. in [17]. (c) Mechanism was first proposed theoretically by Pauchard et al. in [41] and implemented by Niclass et al. in [25] and by Fishburn in [38], whereas (d) was first proposed by Finkelstein et al. in [26]. Gersbach et al. [27] proposed to encapsulate the STI in multi-layered doped semiconductor material in order to force trap-generated carriers to recombine before reaching the multiplication region. (e) Mechanism was proposed by Richardson et al. in [28] and by Webster in [42]. The grey line represents the limit of the depletion region, within which multiplications can occur.

Figure 10. (a) SPAD cross section in a conventional CMOS process with the multiplication region highlighted. (b) Passive quench and recharge circuitries as well as pulse shaping. (c) Artist’s rendering of complete SPAD layout.
the quenching resistor via MOS transistor $M_q$ biased in the linear region. The cathode (in this case) generates a voltage pulse $V(t)$ similar to the one shown in figure 7; it can be shaped with a comparator or a simple inverter, as shown in the figure. An artist’s rendering of the layout of the SPAD is shown in the figure.

(d) Quenching and recharge

When an avalanche has occurred, quenching must be performed as soon as possible, so as to reduce carriers involved in the avalanche. Fewer carriers generate smaller photon fluxes, thus reducing optical crosstalk; fewer carriers mean lower probability of afterpulsing owing to the lesser probability of trap occupation. As mentioned earlier, quenching may be implemented with a ballast resistor (figure 6), whereas active quenching is generally implemented via a mechanism activated upon detection of the avalanche.

Recharge can be performed passively or actively. In passive recharge, dead time is controlled poorly owing to the variability and nonlinearity of the ballast resistance. As a result, a number of active recharge techniques have been investigated. The literature on the subject of active/passive quenching/recharge is extensive and it is beyond the scope of this paper.

In figure 11, the concept of two active recharge mechanisms is reported. In single-slope recharge, dead time is controlled precisely, thus enabling one to avoid, in principle, the overlapping of subsequent pulses, with a consequent underestimation of photon counts. Double-slope active recharge is also used to control dead time; however, in this design, the SPAD is artificially biased below breakdown during the entire recharge time, thus preventing avalanche creation, unlike in single-slope recharge, where partial sensitivity is present during recharge [8,9]. The SPAD’s dead time is effectively controlled by time $t_R$ at which the second slope is activated. If the voltage $V_R$ achieved at this point still disables the avalanche, then it is guaranteed that the device is still in the dead time regime.

Overlapping avalanche pulses has the effect of lowering the upper limit of the photon flux detectability, $f_{sat}$, by $1/e$, i.e. $f_{sat} = 1/e \cdot t_{dead}$. In an actively quenched SPAD on the contrary, $f_{sat} = 1/t_{dead}$. Moreover, the photo response of a passively recharged SPAD drops after saturation is achieved due to the avalanche pulses fusing with each other, thus preventing proper counting [8,43]. Figure 12 shows the typical photo response in a digitally counting SPAD array.

3. Single-photon avalanche diode-based image sensors

(a) From single-photon avalanche diode to pixel

A SPAD generates a digital pulse upon detection of a photon; the pulse can drive a digital [44] or an analogue [45] counter. The counted values are generally read out sequentially, whereas the
Figure 12. Photo response in actively recharged SPADs [4], where saturation frequency is $f_{\text{sat}} = 1/t_{\text{dead}}$. Passively recharged SPADs reach saturation at $f_{\text{sat}} = 1/e \cdot t_{\text{dead}}$. A higher saturation is reached by active recharged SPADs as the generated pulses do not merge to reduce, as a result, the overall photon counts.

Figure 13. Generic pixel and its components. Screamers are turned off by setting an on-pixel memory via the readout/control bus. Analogue and digital counters can be used for uncorrelated photon counting, whereas correlated photon counting requires a TDC or a TAC.

Analogue counter requires further A/D conversion with a resolution of at least the maximum number of states, or the counting range. A pixel usually comprises a SPAD ensemble (including quenching and recharge), a gating and a masking mechanism, a counter and a readout interface. Figure 13 shows a generic pixel and its individual components. The gating mechanism is used to turn off the SPAD when it is not needed, so as to reduce power consumption, and, most importantly, noise. Figure 13 shows a possible gating circuit based on a pull-up transistor controlled by $V_{\text{off}}$ and intended to bring the SPAD out of Geiger mode of operation. The SPAD is then re-enabled by way of the recharge transistor controlled by $V_R$, which is generally a short voltage pulse. Masking is used to turn off those SPADs that have excessive noise levels and it is implemented via a memory that controls $V_{\text{off}}$ and an AND gate. A counter (digital [46,47] or analogue [48,49]) may be replaced by other components, such as time-to-digital converters (TDCs) or time-to-amplitude converters (TACs). The readout interface is designed to transfer the content of the pixel to the exterior of the chip to a digital or analogue bus by way of serialization and parallelization techniques.
Analogue counters, based on injecting or extracting a well-defined charge packet in a capacitance upon the SPAD firing, have recently gained traction, thanks to the capability of designers to keep the fill factor high even in relatively small pixels, while achieving high counting resolutions [45]. The drawback is the need to implement ADCs to reconvert the analogue signal read out from each pixel onto a digital code; however, the ADC specifications may be relaxed given the nature of the signals being processed and advantageous power–speed trade-offs may be exploited.

(b) Single-photon avalanche diode pixel performance parameters

Individual SPADs are characterized by their sensitivity, measured as photon detection probability (PDP); the noise performance is measured as a rate of spurious pulses owing to thermal events or dark count rate (DCR). Other parameters include timing jitter, also known somewhat inappropriately as timing resolution, which measures the uncertainty of a photon detection in standard deviation from a Gaussian fit or full-width-at-half-maximum (FWHM) of the same, afterpulsing probability, and, as mentioned earlier, dead time.

PDP is a function of excess bias and wavelength; in CMOS SPAD implementations, the sensitivity range is mostly in the visible spectrum, with somewhat reduced near infrared and near ultraviolet response. Figure 14 shows a plot of PDP as a function of excess bias and wavelength in a 130 nm SPAD [27].

Photon detection efficiency (PDE) is often used to characterize sensitivity. The relations between PDE, PDP and quantum efficiency are as follows:

\[
PDP = \Pr(\text{avalanche}|E) \cdot \text{QE},
\]

\[
PDE = \text{FF} \cdot \text{PDP},
\]

where FF is the ratio between active area and total pixel area, or fill factor, and QE is the quantum efficiency. \(\Pr(\text{avalanche}|E)\) is the probability that an absorbed photocarrier (an event \(E\)) originates an avalanche [38]. Figure 15 shows a comparison between PDE values found in the literature at room temperature and for a given excess bias voltage as published in that literature.

Dark counts, characterized in terms of the average rate of occurrence or DCR, are due to two main mechanisms, trap-assisted counts and band-to-band tunnelling, or a combination of these two phenomena. DCR is a function of excess bias as well as temperature. At low temperatures, band-to-band tunnelling dominates, whereas at high temperatures, trap-assisted
dark counts dominate. The phenomena have been analysed systematically in the literature, and further discussion is beyond the scope of this paper; figure 16 shows the dependency of DCR on temperature and excess bias as measured in [52]. Figure 16 also shows the variability of DCR from chip to chip in this particular CMOS process.

As trapping centres may be increased in number by the exposure of the SPAD to certain ionizing radiation, DCR may also increase and its distribution change as a function of radiation dose. Fishburn conducted such an experiment with proton and gamma radiation exposure. The experiments showed that the median of DCR increased with the dose while the distribution spread also increased, owing to the increase of trapping centres in the substrate (figure 17).

Timing jitter is caused by a complex mechanism involving immediate carrier multiplication, multiplication after carrier diffusion and a combination of multiple processes. Figure 18 illustrates the processes and combinations thereof described in detail in [38]. The statistics of these processes are different, and the cumulative result can be roughly described as the superimposition of a Gaussian response and an exponential tail. The relative importance of one process versus the others is related to the number of detected photons that statistically contribute, depending on the
Figure 17. Dependency of DCR distribution upon exposing a SPAD to gamma radiation generated from a Co-64 source [38]. (a) The DCR distribution for various doses from 0 to 300 kGy. (b) The DCR cumulative distribution in SPADs fabricated in 0.35 µm CMOS technology.

Figure 18. Timing jitter mechanism. (a) Structure of a slice of the SPAD. (b) Immediate carrier multiplication. (c) Diffusing carrier followed by multiplication. (d) Combination of multiple processes [38].

depth at which they are detected, to one or the other. In general though, higher fluxes result in reduced jitter as shown in the simulated and measured results in figure 19, derived from the work of Fishburn [38].

Afterpulsing is a process by which a primary avalanche is followed by other avalanches unrelated to photons owing to traps in the device lattice and other non-idealities. Afterpulsing
Figure 19. Typical timing jitter response in a SPAD: (a) simulated and (b) measured response as a function of the number of detected photons \( n \). The response is the result of the superimposition of Gaussian statistics and an exponential tail. The latter becomes less relevant with the increase of detected photons; hence, jitter is reduced by higher photon fluxes. In the measurements, the number of detected photons is expressed in terms of their expected value \( E[n] \), owing to the statistical measurement involved [38]. (Online version in colour.)

Figure 20. Afterpulsing characterized as a histogram of interarrival times \( \Delta t \) in a typical SPAD after [38]. Afterpulsing relates to the presence of secondary avalanches triggered by the primary ones by trapping and other device non-idealities. (Online version in colour.)

characterization is performed by measuring interarrival times in a SPAD at given excess bias, temperature and illumination levels. Figure 20 shows the histogram of interarrival times measured in a SPAD; the area enclosed between super-exponential response and extrapolated exponential response (straight line in the figure) is proportional to afterpulsing probability as discussed in detail in [38]. The physical process underlying afterpulsing has been thoroughly researched in the literature. Afterpulsing’s typical cause is also related to trapping centres that cause carriers to be released at a random time after an avalanche, thus causing a spurious avalanche; more details can be found in [38].

The parameters discussed above have appeared in the literature for individual SPADs implemented in a variety of CMOS processes [22–62]. Some performance indicators found in individual SPADs are described in table 1 for six different SPAD implementations in CMOS submicrometre and deep-submicrometre processes. SPADs have been often characterized based on a number of figures-of-merit that capture their overall performance. A good example of such an approach can be found in [63].
Table 1. Comparison of SPAD performance for a selection of front side-illuminated CMOS and CMOS image sensor (CIS) processes. All the measurements refer to room temperature, unless otherwise indicated.

| measurement                          | 0.8 µm [22] | 0.35 µm [23] | 180 nm [52] | 130 nm [27] | 130 nm [28] | 130 nm [42] | unit  |
|-------------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------|
| jitter (FWHM, λ: 637 nm)           | 82          | 80          | 165 (λ: 790 nm) | 125         | 200 (λ: 815 nm) | 60 (λ: 654 nm) | ps    |
| DCR (mean at 300 K)                | 350 (Vₑ: 5.0 V) | 750 (Vₑ: 3.3 V) | 2500 (Vₑ: 4 V) | 220 (Vₑ: 2.0 V) | 25 (Vₑ: 1.4 V) | 4000 (Vₑ: 12 V) | Hz    |
| active area                         | 38          | 78          | 78.5         | 58          | 50          | 50          | µm²   |
| mean DCR p. active area             | 9.2         | 9.6         | 31.8         | 3.8         | 0.5         | 80          | Hz µm⁻²|
| breakdown (VBD)                     | 25.5        | 17.4        | 19.7         | 12.8        | 14.4        | 20          | V     |
| dead time                           | <40         | 40          | —            | 100         | 100         | —           | ns    |
| PDP at peak                         | 26 (Vₑ: 5.0 V) | 40 (Vₑ: 3.3 V) | 36 (Vₑ: 4 V) | 36 (Vₑ: 2.0 V) | 28 (Vₑ: 1.4 V) | 72 (Vₑ: 12 V) | %     |
| peak λ                              | 480         | 450         | 600          | 480         | 500         | 560         | nm    |
| technology                          | CMOS        | CMOS        | CMOS         | CIS         | CIS         | CIS         | —     |

*aThis result was reported after the publication of [22] as an improvement of the published value.
Figure 21. (a) PDP and (b) dead time uniformity in a $32 \times 32$ array of low-pitch passively recharged pixels. PDP variations in the sensor are due to localized breakdown voltage variations, whereas dead time non-uniformity is due to localized variations of parasitics in the recharge circuit of each SPAD. (Online version in colour.)

(c) Characterization of arrays of single-photon avalanche diodes and single-photon avalanche diode image sensors

When implemented in an array, other performance measures become relevant to the quality of the imager. Because of the importance of dead time to $f_{\text{sat}}$, for example, dead time uniformity is crucial to a good quality sensor. PDP uniformity is also important along with timing jitter uniformity in applications where lifetime is used as a discrimination factor such as in FLIM. Crosstalk and afterpulsing have to be accounted for at the sensor level and properly characterized at various temperatures and excess bias voltages. Figure 21 shows the dead time and PDP uniformity achieved in a $32 \times 32$ pixel array at a given temperature and excess bias [22]. The relation between PDP and these two parameters is complex, and the literature is quite thorough in this subject; see [38] for a review.

Crosstalk may be electrical and/or optical. Electrical crosstalk is due to the electrical interference between pixels. It may be caused by a temporary drop of sensitivity and DCR in a victim pixel owing to the drop of excess bias voltage. The latter, in turn, may be caused by a neighbouring aggressor pixel as an avalanche is triggered. Similarly, substrate noise carriers or photocarriers originated in one or more pixels may be picked up by the victim pixel and a spurious avalanche may thus be triggered, as shown in figure 22.

Optical crosstalk may occur when an avalanche is triggered in the aggressor pixel. By impact ionization, several photons may be emitted, thus causing a victim pixel to detect them. While electrical crosstalk is strongly dependent on the design of supply lines and of substrate noise rejection measures, such as decoupling capacitances and resistive/inductive supply buses, optical crosstalk may only be influenced by the number of carriers involved in an avalanche and by pixel pitch. The reduction of the number of avalanching carriers may be best achieved by reducing the active area of a SPAD, and thus its capacitance at a cost of lower fill factor if the pixel pitch is kept constant [22]. Figure 23 shows the crosstalk effects on neighbours to a high activity pixel before and after suppressing it. Crosstalk in this experiment was measured in terms of counts in addition to the background owing to dark counts and basic uniform illumination. Crosstalk may also be measured in terms of interarrival times between pulses in crosstalking pixels [38], whereas a behaviour similar to afterpulsing with zero dead time is observed.

When analysed as an ensemble, pixels may exhibit different noise performance and thus DCR must be analysed in a statistically relevant fashion. Figure 24 shows a plot of the cumulative distribution of DCR measured in a large population of pixels. The 50% line corresponds to the median DCR, whereas on the right, a small population of noisy pixels, known as ‘screamers’, is shown. Although not contributing directly to the median, screamers are often sources of
Figure 22. Electrical crosstalk mechanism owing to substrate photocarrier exchange. Upon photon absorption, the electron–hole pair is accelerated opposite to each other. The minority carrier is drifting to the depletion region until multiplication can occur; this process, however, may take place in an adjacent pixel thus creating crosstalk. The figure illustrates two photocarriers one of which creates crosstalk. (Online version in colour.)

Figure 23. Crosstalk characterization around a high DCR pixel before (a) and after suppression of that pixel (b) [12]. Crosstalk was measured as variation of count rate before and after the suppression of a SPAD, generally a high-noise SPAD or screamer. Alternatively, cross-interarrival analysis in pairs of SPADs can also be used to obtain the same result. (Online version in colour.)

Figure 24. DCR cumulative distribution in a 0.35 μm CMOS process as a function of excess bias [14]. The distribution shows a two-knee behaviour typically observed in most SPAD technologies. By suppressing all those SPADs to the right of the first knee, generally about 15–20% of the SPAD population, a significant improvement of the noise performance of an array can be achieved. Note that the knees in the DCR distribution are generally independent of excess bias voltages. The second knee represents the boundary to screamer pixels that generally represents 0.5–1% of the entire pixel population. (Online version in colour.)
disruption in the SPAD array, causing increased DCR by crosstalk and potentially readout disruptions; they are thus generally removed by masking techniques (figure 13).

As mentioned earlier, SPAD image sensors may be effectively used in applications where the photon arrival time must be determined precisely. Thus, timing jitter is an important parameter. Figure 25 shows the timing jitter non-uniformity on an array of 32 SPADs implemented in 0.8 µm CMOS technology. Figure 25 shows a non-uniformity of less than ±5 ps (peak-to-peak) over the whole array integrated on the same chip and measured by exposing the chip to a cone of light from a pulsed laser source. In this case, a femtosecond Ti : sapphire laser source doubled to achieve a wavelength of 488 nm was used.

4. Single-photon avalanche diode image sensor architectures

(a) Architecture versus application

Unlike conventional diodes, SPADs cannot hold a charge proportional to the overall photon count, but they generate pulses in correspondence to photon arrivals; they thus must be handled in situ. An example is photon time of arrival (TOA); it too must be performed upon photon detection, requiring advanced architectures that are capable of implementing parallelism or resource sharing.

Possible architectures are (i) in-pixel, (ii) in-column and (iii) on-chip counting. When in-pixel architectures are used, all the operations are performed and saved locally; the stored value is read out later in random access or sequential mode. In-column or cluster counting implies the sharing of operations of all the pixels on the column or the cluster, whereas the result is stored in a column-based memory and read out on a column-by-column basis. When sharing is used, trade-offs between pixel utilization, column/cluster size and detection bandwidth are generally to be foreseen. In these cases, understanding application specifications is key to an appropriate use of the available techniques. On-chip counting or TOA is essentially an extension of the in-column architecture, whereas the working cluster is the entire chip. Similar trade-offs are also used in this case.

(b) Random access readout

The first option is to read a pixel at a time, thus ignoring the other pixels. A design demonstrating this feature, and the first implementing large SPAD arrays, comprised a matrix of 32 × 32 pixels,
Figure 26. Block diagram and pixel schematic of the $32 \times 32$ SPAD array with random access readout.

Figure 27. A $32 \times 32$ SPAD array with random access readout [5,22]. The chip was implemented in 0.8 $\mu$m CMOS technology.

each with an independent SPAD, a quenching mechanism, a pulse shaping and column access circuitry [5,22]. Owing to the use of random access readout, all time-sensitive operations had to be performed off-chip and an overall jitter as low as 70 ps was measured on a pixel while the entire array was operating. In this design, only one pixel can be read out at any time while photons whose wave function collapses outside that pixel are lost. The simplified block diagram of the imager and the pixel schematic is shown in figure 26.

Note that the SPAD anode is connected to a negative voltage and quenching is performed at the cathode via a PMOS. The negative voltage is chosen so as to ensure that the device operates above breakdown by an excess voltage $V_E$. Thus, the avalanche pulse must be inverted, in this design, with a simple logic inverter with an appropriate threshold. The micrograph of the chip is shown in figure 27.

(c) Event-driven and latchless pipeline readout

Several techniques have been devised to alleviate the bottleneck of random access readout schemes; we present two of the most successful approaches. The first, known as event-driven readout, uses the column as a bus, addressed every time a photon is detected. The address of
the row where the photon was detected is propagated to the bottom of the column where a TDC or a TAC may be used, either off chip [23,24,64] or on chip [65]. The second approach, known as latchless pipelined readout, consists of using the column as a timing-preserving delay line [66]. If impinging in a certain ‘gate of time’, every photon may trigger a pulse that is injected onto the pipeline at a precise location that corresponds to the physical place where the pixel is located. The row information is thus encoded in the timing of the pulse arrival at the end of the pipeline, thus it can be sequentially reconstructed by a single TDC, which is a sort of miniaturized high-speed chronometer, at the bottom of the column. The TDC will also detect the exact TOA of the photon within a predefined window of time.

Figure 28 shows a schematic diagram of the pixel and of the latchless pipeline readout [66]. The avalanche current produced by the SPAD is sensed and converted onto a digital voltage pulse by an inverter. The L to H transition at the inverter’s output pulls down node ‘X’ through transistor $T_{PD}$ and resistor $R_{PU}$, provided that gating transistor $T_{G}$ is enabled by signal ‘GATE’. The anode of the diode is intentionally set to a negative voltage, as discussed above. $T_{q}$ was sized for a dead time $\tau_{\text{dead}}$ of 40 ns and by choosing a gating window $\tau_{G}$ that satisfies inequality $\tau_{G} < \tau_{D} < \tau_{\text{dead}}$. When there is no activity on the preceding delay line, signal ‘VIN’ is at logic level L, hence the gate of source-degenerated transistor $T_{PPU}$ is L, thus the impedance at node ‘X’ is dominated by the impedance at the drain of $T_{PPU}$. When a photon is detected, a pulse is originated at this point and it is propagated towards the remainder of the delay line. When there is activity on the delay line, a logic transition L to H on ‘VIN’ occurs, thus causing ‘X’ to become a low impedance node. During this time, any photon detection in this stage will have no effect on travelling pulses, but it will inject spurious pulses onto the line when it is at logic level L, hence the need for gated SPAD operation. To avoid ghost pulses, an appropriately sized NMOS was added to the cathode of the diode. A simplified timing diagram to operate the eight-stage delay line is shown in the figure. Controls ‘BIAS’ (transistor $T_{B}$) and ‘TUNE’ are used for coarse- and fine-tuning of the delay line, respectively. The goal is to compensate for technological variations and temperature.

A chip implementing this concept in a $128 \times 2$ SPAD array is shown in figure 29; the architecture was implemented in 0.35 $\mu$m CMOS [66]. The chip also includes a single SPAD line for a simple eight-bit time-uncorrelated photon-counting (TUPC) mode.

An alternative technique for event-driven processing of signals produced by SPADs in an on-demand fashion was proposed in [67]. The technique is based on a phase-domain sigma delta
The first design implementing parallel on-chip time discrimination was LASP [65], a 128 × 128 SPAD array with a bank of 32 TDCs operating simultaneously. Figure 30 shows the block diagram of LASP; a row of 128 SPADs can be randomly selected for TOA processing using a row encoder. A bank of 32 TDCs shared on a four-to-one basis is used for the time conversion to digital code. Each TDC can generate 10 million samples per second (MS s⁻¹) with a time resolution of 97 ps.

The TDC implemented in LASP operates in cascade mode, generating the two MSBs via a clocked counter, four intermediate bits with a phase interpolator controlled by a temperature-compensated DLL, and four LSBs by means of a Vernier line of 32 elements to counter metastability. The total time resolution of 10 bits is subsequently routed to the exterior of the chip at 3.2 Gb s⁻¹. (Online version in colour.)
chip through a high-speed digital network operating at 3.2 Gb s$^{-1}$. The differential and integral nonlinearity (DNL, INL) of the TDCs was evaluated in detail in [65] to be in a range of ±0.2 and ±1.2 LSB, respectively. The dead time was fixed to 100 ns to allow a complete time-to-digital conversion at reasonable afterpulsing levels. The uniformity of PDP and its spectral behaviour as well as the chip DCR were consistent with the data reported in [23]. The main drawback of the LASP architecture is the need of row selection, thus making it less efficient as only one row is active at any time.

(ii) **SwissSPAD**

In this design, time discrimination, photon counting and any additional functionality, including local storage, are performed on pixel, thus implementing full parallelism [68]. The pixel schematic, inspired by [44] and similar to [69] and [70], is shown in figure 31; it includes a 2.5 ns gating circuitry and it is implemented in all-NMOS style to minimize the pitch, achieving 24 $\mu$m with a fill factor of 5%. The SPAD’s $p^+$ junction is achieved between the $p^+$ and $n^−$ well layers; $p^−$ guard rings are used to prevent PEB, whereas well sharing was not adopted to suppress electrical crosstalk. Transistor N1 is used to quench the SPAD, whereas the avalanche pulse at the cathode of the SPAD is applied via N3 to set the latch N4–N5–N9–N10, which, in turn, is reset by N6. The latch power consumption–speed trade-off is controlled by TOPGATE that can also turn the latch off completely. The latch drives N7 that is used as pulldown of the column line via selector N8, controlled by OE. The line voltage is sensed at the bottom of the column by a buffer and its value is saved in a one-bit register that is multiplexed to save I/O pads and power. The SPAD
is gated by transistors N2, N11 and N12 using a classic off-and-recharge scheme [14]. First, the
cathode voltage is raised from ground (where it is in idle state) to VDD via signal ‘off’ acting on
N12. At this voltage, the SPAD bias is below breakdown, and thus it cannot be triggered by single
photons. The SPAD is in that position until signal ReChg is asserted, thus bringing the SPAD again
in Geiger mode of operation via N2. Note that Off and ReChg must not be overlapping to avoid
a direct through current path that would increase power consumption by creating a direct path
from VDD to ground. During the gating period signal, GATE must be asserted, so as to propagate
potential pulses triggered by single photons.

The chip micrograph is shown in figure 32, with a detail of the pixels and their column data
readout interconnect and row-wise control lines. To construct images with multi-bit grey levels, a
high-frequency readout was put in place capable of reading an entire one-bit frame in 5 µs, much
in the same way as in [44]. Thanks to the speed of this architecture, moderate time-resolution
techniques, such as fluorescence correlated spectroscopy, are possible on a much larger pixel scale
than earlier attempts [71].

(iii) MEGAFRAME

With the implementation of the first SPADs in 130 nm CMOS technologies [25,27] and 90 nm
[30,31], it has been possible to integrate more functionality on pixel. The pixels of the array in
the MEGAFRAME project for example comprise a multi-bit counter and a deep-subnanosecond
resolution TDC [46–48]. One of the available implementations of the MEGAFRAME concept comprises an array of 32 × 32 pixels each of which is capable of performing TOA measurements
with picosecond resolution and digital photon counting; it was conceived to operate both in
TCSPC and TUPC modes. In TCSPC mode, the TDC in each pixel is enabled; it can determine
and store the first of 10 TOA measurements in every frame of a length of a microsecond. In TUPC
mode, the counter in each pixel is enabled; it can count up to 64 photon arrivals per microsecond.

Figure 33 shows a photomicrograph of the implementation of MEGAFRAME reported in [72].
The chip and its predecessors were demonstrated in a number of FLIM-related applications
e.g. [73,74]), to name a few. The design includes a phase-lock loop frequency synthesizer that
generates the clock signals necessary to operate the TDCs. A I2C block also integrated in the
chip manages the various modes of operation seamlessly. The overall chip and pixel architectures are described in more detail and fully characterized in [46–48,72,73]. Figure 34 shows the chip
mounted on a printed circuit board with the microlens array deposited directly onto the SPAD
array to reclaim a portion of the fill factor. A full characterization of an identical microlens array
is reported in [75].

Other SPAD-based sensors focusing on FLIM were also proposed by other authors [76,77] with
different formats and CMOS technologies.

Table 2 is a summary of the performance of four representative image sensors characterized
by random access, event-driven readout and on-pixel TOA evaluation. The imagers were
implemented in a variety of CMOS processes and thus a fair comparison is not possible. Because
the first two architectures in table 2 do not include integrated TACs/TDCs, we report the timing uncertainty as it is evaluated externally, using a commercial TDC, whereas timing resolution and differential/integral nonlinearity are reported elsewhere. The overall pixel bandwidth refers to the maximum symbol rate that the image sensor can generate per pixel (irrespective of whether TOA is computed on- or off-chip). When TOA is computed off-chip, we assumed that processing speed is not limited by the TAC/TDC used but by intrinsic I/O speed. This is why the design of Niclass et al. [65] is penalized in the table with respect to the two previous designs, as the integrated TDCs are the bottleneck. In this design in fact, only one row can be operational at each time, whereas each four columns share a TDC. Thus, the overall TDC bandwidth of 10 MS s$^{-1}$ must be divided by 4 times 128, to reach the reported value.

In the design of Gersbach et al. [46], a bandwidth of 1 MS s$^{-1}$ in TCSPC mode can be achieved, whereas a much higher count rate is possible, thanks to an on-pixel six-bit counter. Thus, the maximum count rate is limited by the dead time of 100 ns. The timing uniformity, wherever measured, is expressed in % or LSB depending on the presence of TOA evaluation on-chip.

**Figure 33.** Photomicrograph of MEGAFRAME, a 160 × 128 pixel array, capable of performing one million TOA evaluations per pixel per second at 52 ps time resolution. In the insets, a pixel and 4 × 4 microlens array are visible. (Online version in colour.)

**Figure 34.** The MEGAFRAME chip mounted on a printed circuit board. The microlens array is visible in the centre of the picture. A full characterization of an identical microlens array is reported in [75]. (Online version in colour.)
| Measurement                      | Min. | Typical | Max. | Unit |
|----------------------------------|------|---------|------|------|
| **random access readout [22]**   |      |         |      |      |
| architecture style (3)           |      |         |      |      |
| format                           | 32 × 32 |        |      | —    |
| fill factor                      | 1.1  |         |      | %    |
| timing uncertainty or            | 115  |         |      | ps   |
| jitter (FWHM)                    |      |         |      |      |
| pixel pitch                      | 58   |         |      | µm   |
| overall pixel bandwidth          | 10   |         |      | kS s⁻¹|
| count rate                       | 10   |         |      | kc s⁻¹|
| timing uniformity                | 1    |         |      | %    |
| power dissipation                | 6    |         |      | mW   |
| **event-driven readout [23,24]** |      |         |      |      |
| architecture style (2)           |      |         |      |      |
| format                           | 4 × 112 |        |      | —    |
| fill factor                      | 12.5 |         |      | %    |
| timing uncertainty or            | 80   |         |      | ps   |
| jitter (FWHM)                    |      |         |      |      |
| pixel pitch                      | 25   |         |      | µm   |
| overall pixel bandwidth          | 223  |         |      | kS s⁻¹|
| count rate                       | 223  |         |      | kc s⁻¹|
| timing uniformity                | —    |         |      | %    |
| power dissipation                | 7    |         |      | mW   |
| **in-column TOA evaluation [65]**|      |         |      |      |
| architecture style (2)           |      |         |      |      |
| format                           | 128 × 128 |      |      | —    |
| fill factor                      | 6    |         |      | %    |
| timing resolution (LSB)          | 97.68 | 70      |      | ps   |
| differential/integral            | 0.08/1.89 |      |      | LSB  |
| nonlinearity (DNL/INL)           |      |         |      |      |
| pixel pitch                      | 25   |         |      | µm   |
| overall pixel bandwidth          | 19.5 | 2500    |      | kS s⁻¹|
| count rate                       | 19.5 | 2500    |      | kc s⁻¹|
| TOA uniformity                   | —    |         |      | LSB  |
| power dissipation                | 33   | 150     |      | mW   |
| **on-pixel TOA evaluation [72]** |      |         |      |      |
| architecture style (1)           |      |         |      |      |
| format                           | 160 × 128 |      |      | —    |

(Continued.)
Table 2. (Continued.)

| Measurement                  | Min.   | Typical | Max.   | Unit |
|------------------------------|--------|---------|--------|------|
| Fill factor                  | 1 %    |         |        |      |
| Timing resolution (LSB)      | 55 ps  | 119 ps  |        |      |
| Differential/integral nonlinearity (DNL/INL) | ±0.3/±2 LSB |
| Pixel pitch                  | 50 µm  |         |        |      |
| Overall pixel bandwidth      | 50 kS/s |        |        |      |
| Count rate                   | 10 000 kcs/s |        |        |      |
| TOA uniformity               | 0.5 LSB|         |        |      |
| Power dissipation            | 550 mW |         |        |      |

Figure 35. SPAD image sensor development landscape based on articles published in the period 2003–2013. The pixel resolution relates to the size of the SPAD array; each technology node is represented by its feature size.

5. Conclusion

In this paper, we have reviewed single-photon image sensors based on SPAD technology, covering SPAD fundamentals, characterization of SPAD-based imagers and architectures. The most important architectures available today are presented in the context of SPAD image sensors fabricated in CMOS processes. For the architecture selection, it is shown how critical the target application is, whereas proper circuit design techniques can be used to reduce the impact of supply and substrate noise. Deep-submicrometre CMOS SPAD imagers are possible today with a performance comparable to that of state-of-the-art single-pixel detectors implemented
in dedicated technologies, but with a massive number of pixels operating simultaneously. The applications are endless, from biomedicine to chemistry, from engineering to entertainment.

The landscape in single-photon imaging has rapidly developed in recent years with the emergence of SPADs and SPAD-based imagers ranging from a few pixels to large arrays and from low functionality to large degrees of complexity both at pixel and system level. Figure 35 shows a graphical impression of this landscape as a function of pixel count for the various CMOS technologies published in the 2003–2013 decade.

Acknowledgements. The author is grateful to his current and former graduate students and post-doctoral fellows that made this research possible. Special thanks go to Samuel Burri, Marek Gersbach, Yuki Maruyama, Cristiano Niclass, Justin Richardson, who were responsible for the designs outlined here, as well as Fausto Borghetti, Lucio L. Carrara, Claudio Favi, Robert K. Henderson, Theo Kluter, Estelle Labonne, Maximilian Sergio, David Stoppa and Richard Walker who co-designed the chips. The author especially acknowledges Matthew Fishburn for important insights into the fundamentals of SPADs, as well as Wolfgang Becker, Giordano Beretta, Claudio Bruschini, Dmitri Boiko, Neil Gunther, Lindsay Grant, David Li, Lucio Pancheri and Luciano Sbaiz for useful discussions.

References

1. Charbon E. 2004 Will CMOS imagers ever need ultra-high speed? In Proc. 7th Int. Conf. on Solid-State and Integrated Circuits Technology, pp. 1975–1980. (doi:10.1109/ICSICT.2004.1435227)

2. Becker W. 2005 Advanced time-correlated single-photon counting techniques. New York, NY: Springer.

3. Gersbach M, Boiko DL, Niclass C, Petersen C, Charbon E. 2009 Fast fluorescence dynamics in nonratiometric calcium indicators. Opt. Lett. 34, 362–364. (doi:10.1364/OL.34.000362)

4. Niclass C, Rochas A, Besse PA, Charbon E. 2004 A CMOS single photon avalanche diode array for 3D imaging. In IEEE Int. Solid-State Circuit Conf. (ISSCC), pp. 120–121. (doi:10.1109/ISSCC.2004.1332623)

5. Niclass C, Charbon E. 2005 A single photon detector array with 64 × 64 resolution and millimetric depth accuracy for 3D imaging. In IEEE Int. Solid-State Circuit Conf. (ISSCC), pp. 364–365. (doi:10.1109/ISSCC.2005.1494020)

6. Stoppa D, Pancheri L, Scandiuzzo M, Malfatti M, Pedretti G, Gonzo L. 2005 A single-photon-avalanche-diode 3D imager. In Proc. 31st European Solid-State Circuits Conf., pp. 487–490. (doi:10.1109/ESSCIR.2005.1541666)

7. Stoppa D, Pancheri L, Scandiuzzo M, Gonzo L, Della Betta G-F, Simoni A. 2007 A CMOS 3-D imager based on single photon avalanche diode. IEEE Trans. Circuits Syst. 54, 4–12. (doi:10.1109/TCSI.2006.886879)

8. Niclass C. 2008 Single-photon image sensors in CMOS: picosecond resolution for three-dimensional imaging. PhD thesis, EPFL, Lausanne.

9. Niclass C, Favi C, Kluter T, Monnier F, Charbon E. 2009 Single-photon synchronous detection. IEEE J. Solid-State Circuits 44, 1977–1989. (doi:10.1109/JSSC.2009.2021920)

10. Saveliev V. 2004 The recent development and study of silicon photomultiplier. Nucl. Instrum. Methods Phys. Res. A 535, 528–532. (doi:10.1016/j.nima.2004.07.184)

11. Frach T, Prescher G, Degenhardt C, de Gruyter R, Schmitz A, Ballizany R. 2009 The digital silicon photomultiplier — principle of operation and intrinsic detector performance. In IEEE Nuclear Science Symp. Conf. Record, pp. 1959–1965. (doi:10.1109/NSSMIC.2009.5402143)

12. Mandai S, Charbon E. 2013 A 4 × 4 × 416 digital SiPM array with 192 TDCs. J. Instrument. 8, P05024. (doi:10.1088/1748-0221/8/05/P05024)

13. Niclass C, Ito K, Soga M, Matsubara H, Aoyagi I, Kato S, Kagami M. 2012 Design and characterization of a 256 × 64-pixel single-photon imager in CMOS for a MEMS-based laser scanning time-of-flight sensor. Opt. Express 20, 11863–11881. (doi:10.1364/OE.20.011863)

14. Maruyama Y, Blakberg J, Charbon E. 2013 A 1024 × 8, 700 ps time-gated SPAD line sensor for laser Raman spectroscopy and LIBS in space and rover-based planetary exploration. In IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 110–111. (doi:10.1109/ISSCC.2013.6487659)

15. Nissinen I, Nissinen J, Länsman A-K, Hallman L, Kilpelä A, Kostamovaara J, Köglr M, Aikio M, Tenhuonen J. 2011 A sub-ns time-gated CMOS single photon avalanche diode detector
for Raman spectroscopy. In *IEEE European Solid-State Device Research Conf.*, pp. 375–378. (doi:10.1109/ESSDERC.2011.6044156)

16. Fisher E, Underwood I, Henderson RK. 2012 A reconfigurable 14-bit 60GPhoton/s single-photon receiver for visible light communications. In *IEEE European Solid-State Circuits Conf. (ESSCIRC)*, pp. 85–88. (doi:10.1109/ESSCIRC.2012.6341262)

17. Cova S, Longoni A, Andreoni A. 1981 Towards picosecond resolution with single-photon avalanche diodes. *Rev. Sci. Instr.* 52, 408–412. (doi:10.1063/1.1136594)

18. McIntyre RJ. 1985 Recent developments in silicon avalanche photodiodes. *Measurement* 3, 146–152. (doi:10.1016/0263-2241(85)90024-7)

19. Spinelli A, Lacaita AL. 1997 Physics and numerical simulation of single photon avalanche diodes. *IEEE Trans. Electron Devices* 44, 1931–1943. (doi:10.1109/16.641363)

20. Rochas A et al. 2003 Single photon detector fabricated in a complementary metal-oxide-semiconductor high-voltage technology. *Rev. Sci. Instr.* 74, 3263–3270. (doi:10.1063/1.1584083)

21. Rochas A, Gösch M, Serov A, Popovic RS, Lasser T, Rigler R. 2003 First fully integrated 2-D array of single-photon detectors in standard CMOS technology. *IEEE Photonics Technol. Lett.* 15, 963–965. (doi:10.1109/LPT.2003.813387)

22. Niclass C, Rochas A, Besse PA, Charbon E. 2005 Design and characterization of a CMOS 3-D image sensor based on single photon avalanche diodes. *IEEE J. Solid-State Circuits* 40, 1847–1854. (doi:10.1109/JSSC.2005.848173)

23. Niclass C, Sergio M, Charbon E. 2006 A single photon avalanche diode array fabricated in 0.35 µm CMOS and based on an event-driven readout for TCSPC experiments. *Proc. SPIE* 6372, 63720S. (doi:10.1117/12.685974)

24. Niclass C, Sergio M, Charbon E. 2006 A single photon avalanche diode array fabricated in deep-submicron CMOS technology. *IEEE Design Autom. Test Europe* 1, 1–6. (doi:10.1109/DATE.2006.243987)

25. Niclass C, Gersbach M, Henderson RK, Grant L, Charbon E. 2007 A single photon avalanche diode implemented in 130 nm cmos technology. *IEEE J. Sel. Top. Quantum Electron.* 13, 863–869. (doi:10.1109/JSTQE.2007.903854)

26. Karami M, Gersbach M, Charbon E. 2010 A new single-photon avalanche diode in 90 nm standard CMOS technology. In *SPIE Optics + Photonics, NanoScience Engineering, Single-Photon Imaging, Orlando, FL*.

31. Webster EAG, Richardson JA, Grant LA, Henderson RK. 2011 Single-photon avalanche diodes in 90 nm standard CMOS technology with sub-1 Hz median dark count rate. In *Int. Image Sensor Workshop (IISW), Onuma, Hokkaido*.

32. Karami MA, Yoon H-J, Charbon E. 2011 Single-photon avalanche diodes in sub-100 nm standard CMOS technologies. In *Int. Image Sensor Workshop (IISW), Onuma, Hokkaido*.

33. Charbon E, Yoon H-J, Maruyama Y. 2013 A Geiger mode APD fabricated in standard 65 nm CMOS technology. In *IEEE Int. Electron Device Meeting (IEDM), Washington, DC*.

34. Tanner MG et al. 2010 Enhanced telecom wavelength single-photon detection with NbTiN superconducting nanowires on oxidized silicon. *Appl. Phys. Lett.* 96, 221109. (doi:10.1063/1.3428960)

35. Sammak A, Aminian M, Qi L, de Boer WD, Charbon E, Nanver LK. 2011 A CMOS compatible Ge-on-Si APD operating in proportional and Geiger modes at infrared wavelengths. In *IEEE Int. Electron Devices Meeting (IEDM)*, pp. 8.5.1–8.5.4. (doi:10.1109/IEDM.2011.6131515)

36. Zappa F, Tosi A, Cova S. 2007 InGaAs SPAD and electronics for low time jitter and low noise. *Proc. SPIE* 6583, 65830E. (doi:10.1117/12.723170)
37. Sun P, Mimoun B, Charbon E, Ishihara R. 2013 A flexible ultra-thin-body SOI single-photon avalanche diode. In *IEEE Int. Electron Devices Meeting (IEDM)*, Washington, DC.
38. Fishburn MW. 2012 Fundamentals of CMOS SPADs. PhD thesis, TU Delft, The Netherlands.
39. Cova S, Ghioni M, Lacaita A, Samori C, Zappa F. 1996 Avalanche photodiodes and quenching circuits for single-photon detection. *Appl. Opt.* 35, 1956–1976. (doi:10.1364/0033-4015.35.001956)
40. Spinelli A, Ghioni M, Cova S, Davis LM. 1998 Avalanche detector with ultra-clean response for time-resolved photon counting. *IEEE J. Quantum Electron.* 34, 817–821. (doi:10.1109/3.668769)
41. Pauchard A, Besse PA, Popovic RS. 1998 Simulation of a new CMOS compatible method to enhance the breakdown voltage of highly-doped shallow pn junctions. In *IEEE Int. Conf. Modeling and Simulation of Microsystems, Semiconductors, Sensors and Actuators (MSM)*, Santa Clara, CA, pp. 420–425.
42. Webster EAG, Grant LA, Henderson RK. 2012 A high-performance single-photon avalanche diode in 130-nm CMOS imaging technology. *IEEE Electron Device Lett.* 33, 1589–1591. (doi:10.1109/LED.2012.2214760)
43. Eisele A, Henderson RK, Schmidtke B, Funk T, Grant L, Richardson J, Freude W. 2011 185 MHz count rate, 139 dB dynamic range single-photon avalanche diode with active quenching circuit in 130 nm CMOS technology. In *Int. Image Sensor Workshop (IISW)*, Onuma, Hokkaido.
44. Carrara LL, Niclass C, Scheidegger N, Shea H, Charbon E. 2009 A gamma, X-ray and high energy photon radiation-tolerant CMOS image sensor for space applications. In *IEEE Int. Solid-State Circuits Conf. (ISSCC)*, pp. 40–41. (doi:10.1109/ISSCC.2009.4977297)
45. Dutton NAW, Grant LA, Henderson RK. 2013 9.8 \( \mu \)m SPAD-based analogue single photon counting pixel with bias controlled sensitivity. In *Int. Image Sensor Workshop (IISW)*, Snowbird, UT.
46. Gersbach M et al. 2009 A parallel 32 × 32 time-to-digital converter array fabricated in a 130 nm imaging CMOS technology. In *IEEE European Solid-State Circuits Conf.*, pp. 196–199. (doi:10.1109/ESSCIRC.2009.5326021)
47. Richardson J, Walker R, Grant L, Stoppa D, Borghetti F, Charbon E, Gersbach M, Henderson RK. 2009 A 32 × 32 50 ps resolution 10 bit time to digital converter array in 130 nm CMOS for time correlated imaging. In *IEEE Custom Integrated Circuits Conf.*, pp. 77–80. (doi:10.1109/CICC.2009.5280890)
48. Stoppa D, Borghetti F, Richardson J, Walker R, Grant L, Henderson RK, Gersbach M, Charbon E. 2009 A 32 × 32-pixel array with in-pixel photon counting and arrival time measurement in the analog domain. In *IEEE European Solid-State Circuits Conf.*, pp. 204–207. (doi:10.1109/ESSCIRC.2009.5325970)
49. Pancheri L, Massari N, Borghetti F, Stoppa D. 2011 A 32 × 32 SPAD pixel array with nanosecond gating and analog readout. In *Int. Image Sensors Workshop (IISW)*, Onuma, Hokkaido.
50. Ghioni M, Armellini G, Maccagnani P, Rech I, Emsley MK, Ünlü MS. 2008 Resonant-cavity-enhanced SPADs on reflecting silicon substrates. *IEEE Photonics Technol. Lett.* 20, 413–415. (doi:10.1109/LPT.2008.916926)
51. Gulinatti A, Rech I, Maccagnani P, Ghioni M, Cova S. 2011 Improving the performance of silicon single-photon avalanche diodes. *Proc. SPIE* 8033, 803302. (doi:10.1117/12.883863)
52. Mandai S, Charbon E. 2012 A wide spectral range single-photon avalanche diode fabricated in an advanced 180 nm CMOS technology. *Opt. Express* 20, 5849–5857. (doi:10.1364/OE.20.005849)
53. Webster EAG, Richardson JA, Grant LA, Renshaw D, Henderson RK. 2013 A single-photon avalanche diode in 90-nm CMOS imaging technology with 44% photon detection efficiency at 690 nm. *IEEE Electron Device Lett.* 35, 694–696. (doi:10.1109/LED.2012.2187420)
54. Veerappan C, Maruyama Y, Charbon E. 2013 Silicon integrated electrical micro-lens for CMOS SPADs based on avalanche propagation phenomenon. In *Int. Image Sensor Workshop (IISW)*, Snowbird, UT.
55. Pancheri L, Stoppa D. 2007 Low-noise CMOS single-photon avalanche diodes with 32 ns dead time. In *IEEE European Solid-State Device Research Conf.*, pp. 362–365. (doi:10.1109/ESSDERC.2007.4430953)
56. Pancheri L, Stoppa D. 2011 Low noise single photon avalanche diodes in 0.15 \( \mu \)m CMOS technology. In *IEEE European Solid-State Device Research Conf.*, pp. 179–182. (doi:10.1109/ESSDERC.2011.6044205)
57. Henderson RK, Webster EAG, Grant LA. 2013 A dual-junction single-photon avalanche diode in 130-nm CMOS technology. *IEEE Electron Device Lett.* **34**, 429–431. (doi:10.1109/LED.2012.2236816)

58. Marwick MA, Andreou AG. 2008 Single photon avalanche photodetector with integrated quenching fabricated in TSMC 0.18 μm 1.8 V CMOS process. *Electron. Lett.* **44**, 1284–1284. (doi:10.1049/el:20082748)

59. Hsu F-Z, Wu J-Y, Lin S-D. 2013 Low-noise single-photon avalanche diodes in 0.25 μm high-voltage CMOS technology. *Opt. Lett.* **38**, 55–57. (doi:10.1364/OL.38.000055)

60. Field RM, Lary J, Cohn J, Paninski L, Shepard KL. 2010 A low-noise, single-photon avalanche diode in standard 0.13 μm complementary metal-oxide-semiconductor process. *Appl. Phys. Lett.* **97**, 211111. (doi:10.1063/1.3518473)

61. Uhring W et al. 2012 A 64 single photon avalanche diode array in 0.18 μm CMOS standard technology with versatile quenching circuit for quick prototyping. *Proc. SPIE* **8439**, 84391E. (doi:10.1117/12.922130)

62. Tisa S, Zappa F, Labanca I. 2005 On-chip detection and counting of single-photons. In *IEEE Int. Electron Devices Meeting (IEDM)*, pp. 815–818. (doi:10.1109/IEDM.2005.1609480)

63. Bronzi D, Villa F, Bellisai S, Tisa I, Ripamonti G, Tisa A. 2013 Figures of merit for CMOS SPADs and arrays. In *Proc. SPIE* **8773**, 877304. (doi:10.1117/12.2017357)

64. Niclass C, Sergio M, Charbon E. 2006 A CMOS 64 × 48 single photon avalanche diode array with event-driven readout. In *IEEE European Solid-State Circuits Conf.*, pp. 556–559. (doi:10.1109/ESSCIR.2006.307485)

65. Niclass C, Favi C, Kluter T, Gersbach M, Charbon E. 2008 A 12 × 128 single-photon image sensor with column-level 10-bit time-to-digital converter array. *IEEE J. Solid-State Circuits* **43**, 2977–2989. (doi:10.1109/JSSC.2008.2006445)

66. Sergio M, Niclass C, Charbon E. 2007 A 128 × 2 CMOS single photon streak camera with timing-preserving latchless pipeline readout. In *IEEE Int. Solid-State Circuits Conf. (ISSCC)*, pp. 120–121. (doi:10.1109/ISSCC.2007.373460)

67. Walker RJ, Richardson JA, Henderson RK. 2011 A 128 × 96 pixel event-driven phase-domain ΔΣ-based fully digital 3D camera in 0.13 μm CMOS imaging technology. In *IEEE Int. Solid-State Circuits Conf. (ISSCC)*, pp. 410–412. (doi:10.1109/ISSCC.2011.5746734)

68. Burri S, Stucki D, Maruyama Y, Bruschini C, Charbon E, Regazzoni F. 2013 Jailbreak imagers: transforming a single-photon image sensor into a true random number generator. In *Int. Image Sensor Workshop (IISW), Snowbird, UT*.

69. Maruyama Y, Maruyama Y, Charbon E. 2011 A time-gated 128 × 128 CMOS SPAD array for on-chip fluorescence detection. In *Int. Image Sensor Workshop (IISW), Onuma, Hokkaido*.

70. Blacksberg J, Maruyama Y, Charbon E, Rossman G. 2011 Fast single-photon avalanche diode arrays for laser Raman spectroscopy. *Opt. Lett.* **36**, 3672–3674. (doi:10.1364/OL.36.003672)

71. Buchholz J, Krieger JW, Singh AP, Pernus A, Charbon E, Wohland T, Kebschull U, Langowski J. 2013 Single photon avalanche diode arrays for selective plane illumination fluorescence correlation spectroscopy. In *Focus on Microscopy (FOM), Maastricht, The Netherlands*, 24–27 March 2013.

72. Veerappan C. 2011 A 160 × 128 single-photon image sensor with on-pixel 55 ps 10 bit time-to-digital converter. In *IEEE Intl. Solid-State Circuits Conf. (ISSCC)*, pp. 312–314. (doi:10.1109/ISSCC.2011.5746333)

73. Gersbach M, Trimananda R, Maruyama Y, Fishburn M, Stoppa D, Richardson J, Henderson RK, Charbon E. 2010 High frame-rate TCSPC-FLIM readout system using a SPAD-based image sensor. In *SPIE Optics + Photonics, NanoScience Engineering, Single-Photon Imaging*.

74. Li DD-U, Arlt J, Tyndall D, Walker R, Richardson J, Stoppa D, Charbon E, Henderson RK. 2011 Video-rate fluorescence lifetime imaging camera with CMOS single-photon avalanche diode arrays and high-speed imaging algorithm. *J. Biomed. Opt.* **16**, 096012. (doi:10.1117/1.3625288)

75. Mata Pavia J, Wolf M, Charbon E. In press. Measurement and modeling of microlenses fabricated on single-photon avalanche diode arrays for fill factor recovery. *Opt. Express*.

76. Stoppa D, Mosconi D, Pancheri L, Gonzon L. 2009 Single-photon avalanche diode CMOS sensor for time-resolved fluorescence measurements. *IEEE Sensors* **9**, 1084–1090. (doi:10.1109/JSEN.2009.2025581)

77. Guerrieri F, Tisa S, Tosi A, Zappa F. 2010 Two-dimensional SPAD imaging camera for photon counting. *IEEE Photonics J.* **2**, 759–774. (doi:10.1109/JPHOT.2010.2066554)