AN EFFICIENT CNTFET-BASED 7-INPUT MINORITY GATE

Samira Shirinabadi Farahani¹,², Ronak Zarhoun¹,², Mohammad Hossein Moaiyeri¹,² and Keivan Navi¹,²

¹Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Tehran, Iran
²Nanotechnology and Quantum Computing Lab, Shahid Beheshti University, G.C., Tehran, Iran
navi@sbu.ac.ir

ABSTRACT

Complementary metal oxide semiconductor technology (CMOS) has been faced critical challenges in nano-scale regime. CNTFET (Carbon Nanotube Field effect transistor) technology is a promising alternative for CMOS technology. In this paper, we proposed a novel 7-input minority gate in CNTFET technology that has only 9 CNTFETs. Minority function is utilized in the voting systems for decision making and also it is used in data mining. This proposed 7-input minority gate is utilized less fewer transistors than the conventional CMOS method which utilizes many transistors for implementing sum of products. By means of this proposed 7-input minority gate, a 4-input NAND gate can be implemented, which gets better the conventional design in terms of delay and energy efficiency and has much more deriving power at its output.

KEYWORDS

Nanoelectronics, Minority function, CNTFET technology, Logic gates.

1. INTRODUCTION

As Gordon Moore predicted in 1965, the number of transistors in chips duplicates every 18 months [1]. Therefore, for embedding more transistors on chips, their feature size should be reduced. Complementary metal oxide semiconductor (CMOS) is no more suitable for near future nano-scale regime. By Scaling down the feature size of CMOS technology, many challenges appear. Lithography limitations, large parametric variations, high power density are some of these critical challenges. To overcome these difficulties and challenges in sub-nanometre scale new technologies have emerged. Among these novel technologies such as, carbon nanotube field effect transistor (CNTFET), quantum-dot cellular automata (QCA) Benzene ring transistors and single electron transistor (SET), CNTFET looks to be more feasible because of its CMOS-like structure [2-7].

Minority function which has complementary behaviour of majority function, is a complete function gate because it has capability of implementing other gates such as NAND and NOR. A 7-input minority gate has 7 binary inputs and its single output will be equal to ‘1’ when 3, 2, 1 or none of the inputs are ‘0’ and if not the output will be ‘0’ [8-10]. Minority vote of inputs can be considered as complementary of carry-out of arithmetic summation [11]. Minority function is used for data mining and it is also used in the voting systems [8,12]. Design of a 7-input minority gate
function seems to be important because in some cases fast and minimum cost logical gates with large fan-in are required. By means of designing 7-input minority function gate deriving 4-input logical gates such as 4-input AND, OR, NAND and NOR becomes easier and more reliable since majority-based structures are utilized not only in conventional fault-tolerant architectures but also in new nano-scale technologies [4]. Implementing 7-input minority function in conventional method by using sum of products (SOP) is difficult and costly, especially when it is implemented in conventional CMOS style that the number of transistors multiplied with two due to the pull-down and pull-up networks.

The number of SOPs and the number of transistors can be calculated as describe in Eqn. 1 and 2, respectively.

\[
S = \#\text{SOPs} = \sum_{i=\lfloor n/2 \rfloor}^{n} \binom{n}{i} = \sum_{i=\lfloor n/2 \rfloor}^{n} \frac{n!}{i!(n-i)!} \quad (1)
\]

Where \( n \) is the number of inputs.

\[
T = \#\text{Transistors} = 2 \cdot S \cdot n \quad (2)
\]

In this work, a new 7-input minority function gate is proposed, which is just composed of high-speed CNTFETs.

The reminder of this paper is organized as follows: in section 2, a brief review of CNTFET technology is provided and the novel 7-input minority function gate is proposed in section 3. Simulation results and the conclusion are presented in section 4 and section 5 respectively.

2. CNTFET TECHNOLOGY

Carbon nanotube (CNT) consists of a graphene sheet that rolled into a cylindrical structure. CNTs can be classified into two groups, SWCNT and MWCNT. The first one has only one cylinder and the former has multi cylinders [13]. Each SWCNT has a two dimensional vector \(( \vec{n}_1, \vec{n}_2 ) = (n_1 \vec{a}_1, n_2 \vec{a}_2) \), called chiral vector that specifies its electrical properties [14]. The SWCNT has the zigzag structure when \( n_1 = 0 \) or \( n_2 = 0 \), and if \( n_1 = n_2 \), the SWCNT has the armchair structure. Chiral vector defines whether a SWCNT is semiconducting or not. If \(| n_1 - n_2 | = 3k (k \in \mathbb{Z}) \) the SWCNT is metallic and conducting, otherwise it is semiconducting [14]. For determining the diameter of a SWCNT, we can draw a carbon molecule as a regular hexagon in a circle as shown in Fig. 1.
In this figure triangular $ABD$ is isosceles, so $a_1 = a_2$. By considering the rectangular triangle $ABC$ and by means of triangular relationship $|a_1|$ and $|a_2|$ is determined as:

$$a_1 = a_2 = 2a_0 \sin(60') = \sqrt{3}a_0$$ (3)

The chiral vector is calculated as:

$$Ch^2 = a_1^2n_1^2 + a_2^2n_2^2 + 2a_1a_2n_1n_2 \cos(60')$$ (4)

$$Ch = \sqrt{3}a_0\sqrt{n_1^2 + n_2^2 + n_1n_2}$$ (5)

Where, $a_0$ shows the carbon to carbon atom distance. The diameter of a CNT can be calculated according to the following relation [15]:

$$D_{CNT} = \frac{\sqrt{3}a_0\sqrt{n_1^2 + n_2^2 + n_1n_2}}{\pi}$$ (6)

Structure and operation of the carbon nanotube field effect transistors are more similar to traditional silicon transistors but the conduction channel in CNTFETs is consists of semiconducting SWCNTs [5,6]. Threshold voltage of a CNTFET is approximately calculated as [15]:

$$V_{th} \approx \frac{E_g}{2e} = \frac{\sqrt{3}a_0V_g}{3eD_{CNT}} \approx \frac{0.43}{D_{CNT} \text{ (nm)}}$$ (7)

Structure and operation of the carbon nanotube field effect transistors are more similar to traditional silicon transistors but the conduction channel in CNTFETs is consists of semiconducting SWCNTs [5,6]. Threshold voltage of a CNTFET is approximately calculated as [15]:

$$V_{th} \approx \frac{E_g}{2e} = \frac{\sqrt{3}a_0V_g}{3eD_{CNT}} \approx \frac{0.43}{D_{CNT} \text{ (nm)}}$$ (7)
Where $V_{\pi}$ is the carbon $\pi-\pi$ bond energy amount in the tight bonding model and is equal to 3.033eV and $e$ is the unit charge of electron.

Many effective efforts have been made for fabricating CNFET based integrated circuits. For instance, in [16] fabrication of CMOS-style CNFET-based inverter has been reported and in [17] fabrication of VLSI-compatible CNFET-based commonly used combinational and sequential circuits has been reported.

3. PROPOSED WORK

The proposed 7-input minority function gate, shown in Fig. 2, has seven CNTFETs that each of them acts as a capacitor [18] and are connected to a CNTFET-based inverter. The truth table of 7-input minority function has $2^7=128$ rows. For reducing the size of the truth table, the summation of inputs, as demonstrated in Table 1, is used.

| #inputs | 7-minority |
|---------|------------|
| 0       | 1          |
| 1       | 1          |
| 2       | 1          |
| 3       | 1          |
| 4       | 0          |
| 5       | 0          |
| 6       | 0          |
| 7       | 0          |

Eqn. 8 formulates the functionality of presented truth table.

$$\text{out} = \begin{cases} 
1 & \text{if } \sum \text{in} \leq \left\lfloor \frac{\#\text{inputs}}{2} \right\rfloor \\
0 & \text{otherwise} 
\end{cases}$$

$$= \begin{cases} 
1 & \text{if } \sum \text{in} \leq 3 \\
0 & \text{otherwise} 
\end{cases}$$

(8)
Now we describe the structure of our proposed circuit. The middle point of the circuit, shown by ‘M’ in Fig. 2, has a voltage corresponding to the scaled sum of inputs. As a result, the voltage level of this point can be expressed by Eqn. 9.

$$V_m = \frac{1}{\text{#inputs}} \sum_{i=1}^{7} x_i$$  \hspace{1cm} (9)

A minority function is inherently a voter, but instead of reflection of the majority vote, it shows the minor vote at its output, therefore an inverter with a specified threshold is utilized to generate the expected output:

$$\text{Inverter threshold} \propto \left\lfloor \frac{\text{#inputs}}{2} \right\rfloor$$  \hspace{1cm} (10)

The voltage transfer characteristics (VTC) curve of the inverter is shown in Fig. 3.

![Figure 3. VCT of the inverter](image)

The 7-input minority gate can be used as the building block of efficient 4-input NAND gate and 4-input NOR gate. The way of designing these basic 4-input logic gates based on the proposed 7-input minority gate is presented in Fig. 4.
4. SIMULATION RESULTS

The proposed 7-input minority function gate are simulated with synopsis Hspice 2008 with the 32 nm CMOS technology and Compact SPICE model for 32 nm CNTFETs ($L_g = 32$ nm) at room temperature at 0.9 V supply voltage and with a 2fF output load capacitance [19, 20]. This model was designed for unipolar, MOSFET-like CNTFET devices and each transistor can have one or more CNTs. Schottky barrier effect, parasitic including gate and source/drain resistance and capacitance and CNT charge screening effect are considered in this model. In Table 2, the parameters of this model with their values and a brief explanation for each parameter are provided [21].

The simulation results, including the propagation delay, the average power consumption and the average energy consumption are calculated and presented Table 3.

Table 2. CNTFET model parameter.

| Parameter | Explanation | Value |
|-----------|-------------|-------|
| $L_{ch}$  | Physical channel length | 32 nm |
| $L_{geff}$ | The mean free path in the intrinsic CNT channel | 100 nm |
| $L_{ss}$  | The length of doped CNT source-side extension region | 32 nm |
| $L_{dd}$  | The length of doped CNT drain-side extension | 32 nm |
| $K_{gate}$ | The dielectric constant of high-k top gate dielectric material | 16 |
| $T_{ox}$  | The thickness of high-k top gate dielectric material | 4 nm |
| $C_{sub}$ | The coupling capacitance between the channel region and the substrate | 40 pF/m |
| $E_{Fi}$  | The Fermi level of the doped S/D tube | 6 eV |

Table 3. Simulation results of the proposed minority gate versus frequency variations.

| Frequency (MHz) | Delay ($\times 10^{-12}$ s) | Power ($\times 10^{-6}$ W) | Energy Consumption ($\times 10^{-17}$ J) |
|-----------------|----------------------------|---------------------------|----------------------------------------|
| 250             | 23.0                       | 2.25                      | 5.18                                   |
| 500             | 22.2                       | 3.81                      | 8.45                                   |
| 1000            | 23.4                       | 3.45                      | 8.07                                   |

The energy consumption is the product of the average power and the propagation delay of the circuits and makes a trade off between these two major performance metrics. Simulation results for different amount of VDD are presented in Table 4.
Table 4. Simulation results of the proposed minority gate versus power supply variations.

| VDD (V) | Delay ($\times 10^{-12}$ s) | Power ($\times 10^{-6}$ W) | Energy Consumption ($\times 10^{-17}$ J) |
|---------|-----------------------------|-----------------------------|----------------------------------------|
| 0.8     | 58.3                        | 0.792                       | 4.61                                   |
| 0.9     | 23.0                        | 2.25                        | 5.18                                   |
| 1       | 14.9                        | 6.96                        | 10.3                                   |

Moreover, as an instance, the performance of a 4-input conventional CMOS NAND gate, shown in Fig. 5(a), is compared with a 4-input NAND gate derived from the proposed 7-input minority function gate, shown in Fig. 5(b). According to Fig. 4(b) and as demonstrated in Fig. 5(b), three inputs of the minority gate should be connected to ground. For implementing with CNTFETs, a CNTFET, whose number of tubes is almost 3 times greater than CNTFETs used for four inputs, can be utilized [21].

![Figure 5](image)

(a) Conventional 4-input NAND (a). Proposed minority-based 4-input NAND gate (b)

Simulation results, listed in Table 5, demonstrate 22.67% improvement in terms of energy consumption and 57.67% in terms of delay using a large load capacitance (20 fF) at 0.9 V, which demonstrates the high driving capability of the proposed design. The propagation delay and energy consumption of the designs are plotted versus load capacitance in Fig. 6 and Fig. 7, respectively.

Table 5. Simulation results of the minority-based and conventional 4-input NANDs

| VDD (V) | Delay ($\times 10^{-12}$ s) | Energy consumption ($\times 10^{-17}$ J) |
|---------|-----------------------------|----------------------------------------|
|         | Conventional NAND | Proposed NAND | Conventional NAND | Proposed NAND |
| 0.8     | 53.5                        | 25.8 | 10.3 | 6.83 |
| 0.9     | 49.7                        | 21.1 | 12.1 | 9.29 |
| 1       | 46.4                        | 18.8 | 14  | 12.5 |

5. CONCLUSION

In this work, a fully CNTFET-based 7-input minority function gate is proposed, which can be also used for designing efficient 4-input logic gates. The proposed 7-input minority function gate, has only 9 CNTFET, while for implementing this function in the conventional way, more CNTFETs (2 $\cdot$ S $\cdot$ n =896) are required. Therefore this novel 7-input minority gate shows more
than 98% improvement in terms of number of utilized CNTFETs. The proposed gate is logically complete and the other logic gates can be derived using this gate. As it is shown by the simulation results, as an instance the 4-input NAND gate based on the proposed design outperforms the conventional design in terms of delay and energy efficiency and has much more deriving power at its output.

Figure 6. Delay versus load capacitance.

Figure 7. Energy consumption versus load capacitance.

REFERENCES

[1] G.E. Moore, (1998) “Cramming more components onto integrated circuits”, Proceedings of the IEEE, Vol. 86, No. 1, pp 82-85.
[2] Y.B. Kim, (2010) “Challenges for nanoscale MOSFETs and emerging nanoelectronics”, Transactions on Electrical and Electronic Materials, Vol. 11, No. 3, pp 93-105.
[3] M. H. Moaiyeri, A. Doostaregan, K. Navi, (2011) “Design of energy-efficient and robust ternary circuits for nanotechnology”, Circuits, Devices & Systems, IET, Vol. 5, No. 4, pp 285-296.
[4] J. Han, E.R. Boykin, H. Chen, J. Liang, J.A.B. Fortes, (2011) “On the Reliability of Computational Structures Using Majority Logic”, IEEE Transactions on Nanotechnology, Vol. 10, No. 5, pp 1099-1112.

[5] F. Sharifi, A. Momeni, K. Navi, (2010) “CNFET based basic gates and a novel full-adder cell”, International Journal of VLSI design & Communication Systems (VLSICS), Vol. 3, No. 3, pp 11-19.

[6] Ghorbani, M. Sarkhosh, E. Fayyazi, P. Keshavarzian, (2012) “A novel full adder cell based on carbon nanotube field effect transistors”, International Journal of VLSI design & Communication Systems (VLSICS), Vol. 3, No. 3, pp 33-42.

[7] M. Ghasemi, M. H. Moaiyeri and K. Navi, (2011) “A New Full Adder Cell for Molecular Electronics” International journal of VLSI design & Communication Systems (VLSICS), Vol. 2, No. 4, pp. 1-13.

[8] C.H. Lin, K. Yang, X. Wang, X. Zhang, J.R. East, P. Mazumder, G.I. Haddad, (1998) “Monolithically integrated InP-based minority logic gate using an RTD/HBT heterostructure”, International Conference on Indium Phosphide and Related Materials, pp 419-422.

[9] Y. Akiba, S. Kaneda, H. Almuallim, (1998) “Turning Majority Voting Classifiers into a Single Decision Tree”, Proceedings of the 10th IEEE International Conference on Tools with Artificial Intelligence, pp 224-230.

[10] H. K. O. Berge, A. Hasanbegovic, S. Aunet, (2011) “Muller C-elements based on Minority-3 Functions for Ultra Low Voltage Supplies”, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp 195-200.

[11] K. Navi, M. H. Moaiyeri, F. Faghfiz Mirzaee, O. Hashemipour, B. Mazloom Nezhad, (2009) “Two new low-power full adders based on majority not-gates”, Elsevier, Microelectronics Journal, Vol. 40, No. 1, pp 126-130.

[12] V. Danecek, P. Silhavy, (2011) “The Fault-tolerant control system based on majority voting with Kalman filter”, 34th International Conference on Telecommunications and Signal Processing (TSP), pp 472-477.

[13] P.L. McEuen, M.S. Fuhrer, H. Park, (2002) “Single-walled carbon nanotube electronics”, IEEE Transactions on Nanotechnology, Vol. 1, No. 1, pp 78-85.

[14] J. Deng, (2007) “Device modelling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors,” Doctoral Dissertation, Stanford University.

[15] S. Lin, Y.B. Kim, F. Lombardi, (2009) “A novel CNTFET-based ternary logic gate design”, 52nd IEEE International Midwest Symposium on Circuits and Systems, pp 435-438.

[16] X. Liu, C. Lee, C. Zhou, (2001) “Carbon nanotube field-effect inverters,” Applied Physics Letters, Vol. 79, No. 20, pp. 3329-3331.

[17] N. Patil, A. Lin, J. Zhang, H. Wei, K. Anderson, H.-S.P. Wong, S. Mitra, (2011) “Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mispositioned Carbon Nanotubes,” IEEE Transactions on Nanotechnology, Vol. 10, No. 4, pp. 744-750.

[18] Y.B. Kim, Y.B. Kim, (2010) “High Speed and Low Power Transceiver Design with CNFET and CNT Bundle Interconnect,” IEEE International SOC Conference, pp.152-157.

[19] J. Deng, H. –S. Wong, (2007) “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region”, IEEE Transactions on Electron Devices, Vol. 54, No. 12, pp 3186-3194.

[20] J. Deng, H. –S. Wong, (2007) “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking”, IEEE Transactions on Electron Devices, Vol. 54, No. 12.

[21] M. H. Moaiyeri, R. Chavoshisani, A. Jalali, K. Navi, O. Hashemipour, (2012) “High-performance mixed-mode universal Min-Max circuits for nanotechnology”, Circuits, Systems, and Signal Processing, Vol. 31, No. 2, pp 465-488.