Symbolic Representation for Analog Realization of A Family of Fractional Order Controller Structures via Continued Fraction Expansion

Anindya Pakhira\textsuperscript{a}, Saptarshi Das\textsuperscript{b}, Indranil Pan\textsuperscript{c}, and Shantanu Das\textsuperscript{d}

\textit{a) Department of Instrumentation and Electronics Engineering, Jadavpur University, Salt Lake Campus, LB-8, Sector 3, Kolkata-700098, India.}
\textit{b) School of Electronics and Computer Science, University of Southampton, Southampton SO17 1BJ, United Kingdom.}
\textit{c) Department of Earth Science and Engineering, Imperial College London, Exhibition Road, London SW7 2AZ, United Kingdom.}
\textit{d) Reactor Control Division, Bhabha Atomic Research Centre, Mumbai-400085, India.}

Authors’ Emails:
anindya.pakhira@gmail.com (A. Pakhira)
s.das@soton.ac.uk, saptarshi@pe.jusl.ac.in (S. Das*)
i.pan11@imperial.ac.uk, indranil.jj@student.iitd.ac.in (I. Pan)
shantanu@barc.gov.in (Sh. Das)

Phone no. +44-7448572598

Abstract:
This paper uses the Continued Fraction Expansion (CFE) method for analog realization of fractional order differ-integrator and few special classes of fractional order (FO) controllers \textit{viz.} Fractional Order Proportional-Integral-Derivative (FOPID) controller, FO[PD] controller and FO lead-lag compensator. Contemporary researchers have given several formulations for rational approximation of fractional order elements. However, approximation of the controllers studied in this paper, due to having fractional power of a rational transfer function, is not available in analog domain; although its digital realization already exists. This motivates us for applying CFE based analog realization technique for complicated FO controller structures to get equivalent rational transfer functions in terms of the controller tuning parameters. The symbolic expressions for rationalized transfer function in terms of the controller tuning parameters are especially important as ready references, without the need of running CFE algorithm every time and also helps in the synthesis of analog circuits for such FO controllers.

Keywords: Analog realization; continued fraction expansion (CFE); domino-ladder; fractional order controller; FO[PD] controller; FO lead-lag compensator; symbolic realization
1. Introduction

Fractional Calculus is a considerably old field of Mathematics which has witnessed growing interest in recent times from the Science and Engineering community. It has been established that many real world dynamical systems can be better characterized by fractional order models and are governed by fractional order differential equations [1]. Also, fractional order PI^\lambda D^\mu type controllers have been shown to outperform the conventional PID controllers due to the extra tuning knobs and the consequent better flexibility to meet time or frequency domain design specification [2]. Therefore, recent research results have been focused on analog or digital implementation (realization) of fractional order controllers [3]. It is well known that the building blocks of FO controllers in different structures are the fractional order differ-integrators which are basically infinite dimensional linear filters. Hence their band limited practical realization has always been an issue [3–8]. In band limited implementation of the FO elements, care should be taken about the chosen frequency band so that it encompasses the frequency range of operation for specific applications like process control (few milli-Hertz) to filtering of radio-frequency waves (few kilo-Hertz) etc. This indicates that FO elements need to be approximated with finite dimensional transfer functions in a specified frequency-band of interest. Therefore methods are being researched in order to develop such approximations of these FO systems which can be realized in hardware while keeping the order of the filters as low as possible. In this paper, analog realization of few FO controllers, having relatively complex structure is reported.

FO systems can be realized on hardware using two basic approaches viz. digital realization and analog realization. In case of digital realization, an equivalent Finite Impulse Response (FIR) or Infinite Impulse Response (IIR) filter can be designed which mimics the response of the FO system [9], using expansion of various generating functions, like Tustin, Euler, Al-Alaoui etc. [10], [11]. Due to the versatility and reliability of modern digital signal processors, digital realization has come up as a viable FO hardware realization method. Analog realization entails designing an equivalent analog electronic circuit, consisting of passive/active components, which mimics the response of the FO system. Digital realization of FO operators can be done in direct or indirect way. In direct realization, we investigate methods that directly lead to a digital realization of a FO transfer function. While in indirect realization, an analog version of the FO transfer function is realized by frequency domain fitting of ideal response of the FO operator which is subsequently discretized by an appropriate \( s \leftrightarrow z \) transform. In the popular methods of digital realization, the FO operators are approximated by suitable generating functions, followed by expansion by a Power Series Expansion (PSE) or CFE. PSE leads to FIR-like structures, which are comparatively less efficient due to higher order of resulting filters, while CFE leads to more efficient IIR-like structures. In Vinagre et al. [12], digital realization was achieved by expansion of the Tustin operator by Muir recursion and then CFE, which exhibits large errors in high-frequency range. This was later improved in [13] by the use of Al-Alaoui operator which is a combination of Euler and Tustin operators. In [14], CFE based hybrid digital FO integrator and differentiator have been devised which use a combination of the Simpson and Trapezoidal digital integrators as the generating function. Petras in [15] discussed about the hardware implementation of these various types of discrete FO controllers on programmable logic controllers and microcontrollers.

Even though digital methods are inherently more versatile, analog realization is preferable in a few cases like the following:

- Use of digital controllers is almost impossible for extremely fast processes like vibrations. Here analog controllers have to be used.
• Analog realization affords better prospects of analysis viz. pole/zero, bandwidth, stability analysis etc.

• Analog realization is required for indirect discretization to obtain digital controllers [11] where a higher order continuous time transfer function is first designed to maintain the desired constant phase within a chosen frequency band. Then it is discretized with a specified sampling time, depending on the nature of application.

Quite a few analog realization methods have been devised which approximate the response of FO operators of the form $s^{\pm \lambda}$, $\lambda \in \mathbb{R}$ viz. Carlson’s method, Oustaloup’s method, Matsuda method and the Charef’s method etc. [3], [4], [16]. However, it has been shown by Das et al. [17] that the higher order Carlson’s realization method provides satisfactory results for semi-differentiator only. Charef’s method [18] is based on magnitude curve fitting and hence, phase curve fitting is poor in this case. For good magnitude fitting with specified error bound in dB, Charef’s method results in very higher order approximation which is not preferable [8], [18]. Oustaloup’s method generally gives good frequency domain fitting for constant phase fractional order elements within chosen frequency band [19]. Near the low and high frequency boundaries, the Oustaloup’s approximation is not so good and its improved version known as modified Oustaloup’s approximation method [20] has the capability to overcome these shortcomings. Also, with both the Oustaloup’s methods, to maintain large constant phase region, the phase ripples increases even with high order approximations. Thus to achieve satisfactory performance for wider frequency range, order of the obtained analog approximation becomes very high, which is not suitable from analog circuit implementation point of view. Recommended setting for Oustaloup’s method for FOPID controller design has been discussed by Bayat [21] and a simulated annealing based optimization framework for parameter selection of modified Oustaloup’s method has been shown by Das et al. [22]. In fact, very few of the above methods can be reliably applied for complicated fractional order structure containing fractional power of a rational transfer function like FO lead-lag compensator [23], Fractional Order [Proportional Derivative] or FO[PD] and Fractional Order [Proportional Integral Derivative] or FO[PID] controller etc. in analog domain [24], [25]. This is the motivation of applying CFE to produce iterative rational approximations for such irrational transfer functions.

In [8], [11], a CFE based method for the realization of FO operators has been proposed. The technique relies on a suitable generating function which is equivalent to the FO operator, which is then expanded to obtain the required approximation, in rational transfer function form. Using Power Series Expansion (PSE) on the other hand leads to discrete time transfer functions in the form of polynomials. Additionally, it is discussed in [26] that CFE often converges more rapidly than PSE. In [3] the magnitude and phase responses for rational approximations based on CFE and the Oustaloup’s method have been compared, and the CFE based approximation has been observed to be closer to the ideal case. In Dorcak et al. [6] a CFE based realization of analog FO systems using the FO operator has been studied, along with its hardware implementation. The convenience of the truncated CFE in obtaining coefficients of the domino ladder based realization directly, without any transformation, has been expounded upon. Even CFE based digital realization for the $s^{\pm \lambda}$ operator, when compared to the magnitude and phase response of an ideal FO integro-differential operator, is not satisfactory. The frequency band for which the realization is valid is limited, even for higher order realizations. Hence, in [27], a Particle Swarm Optimization (PSO) based framework utilizing CFE is presented, where the parameters of a generalized truncated CFE are made to fit the ideal response, by minimizing the difference in magnitude and phase response of the ideal and realized transfer functions. Another approach, using genetic algorithm for optimizing
the weights of the averaging of different generating functions, in order to balance high and low frequency accuracies, is proposed in [10]. In [28], cascaded two-port networks, each consisting of an operational amplifier, resistor and capacitor, have been used to realize FO differentiator and integrator with constant phase response over a specific frequency range. Besides these methods based on CFE, PSE, etc. and the resulting complex electrical networks, a relatively new way has been realized for FO memristive circuits in [5], [29]. The circuit used is a simple operational amplifier in inverting amplifier configuration. The use of these FO elements to implement an FOPID controller has also been proposed.

A limitation of all the above mentioned analog realization techniques is that they are valid and has been reliably used only for the nominal $s^{±\lambda}$ operator. This allows implementation of the FOPD, FOPI and FOPID controllers. However, there are certain class of FO controller structures which cannot be realized using these approximation, viz. FO[PD], FO[PI], FO[PID] and FO lead-lag compensator etc. [23–25]. In [25], an FO[PD] controller has been realized in the digital domain, using the impulse response invariant discretization method. This is a time-domain approach, where the impulse response of the ideal FO[PD] controller is sampled at a certain sampling frequency and a digital filter is realized which mimics the time domain response. However, analog realization of the same controller has not yet been studied except using Carlson’s method in [17]. In the present paper, analog realization of a few special classes of FO controllers have been attempted viz. FO[PD] controller and FO lead-lag compensator in parametric form. Moreover, with increase in the order of the truncated CFE and the resulting rationalized transfer function, accuracy of the realization generally increases but it might affect the practical realizability in hardware due to the large size of the network. Therefore, a trade-off between accuracy and increase in the order of approximation (model complexity) has been investigated and an empirical optimum result has been opted here. Also, the rational approximation of such fractional order controllers with fixed (tuned) parameters leads to higher order transfer functions and the associated coefficients become widely different with the order of realization and the controller tuning parameters (knobs). Therefore, after studying the frequency domain fitting characteristics of such controllers symbolic transfer functions are obtained via CFE which will help in obtaining the hardware realization for different controller parameters. This is particularly important for industrial users as the symbolic transfer functions after realization facilitates calculation of the realized higher order transfer functions using only the controller/compensator gain and orders, without the need of running CFE every time. In the present design, the rationalized higher order transfer functions balances the accuracy of frequency domain fitting as well as less complex realization. The contribution of this article is firstly to study the CFE based analog realization of complicated controller structures like fractional powers of rational transfer functions $\left[G(s)\right]^{±\lambda}$ and then choosing a low order but high accuracy trade-off for the rational approximation. Secondly it also generates symbolic expressions for those controller structures in terms of their tuning parameters. Although the CFE based rational approximation techniques for FO controllers are sometimes complained to have a lower band-width than that with the other approximation techniques [3], still it is quite popular where a narrow band-width operation can be tolerated [11][26].

The rest of the paper is organized as follows. Section 2 describes the basics of CFE based analog realization for the FO controllers. Section 3 describes the simulations and empirical rationalized forms for the three FO controllers. The paper ends with the conclusion as section 4, followed by the references.
2. CFE based analog realization for fractional order controllers

2.1. Basics of continued fraction expansion

Continued fraction expansion is an iterative way of representing a number or a function in the form given in (1).

\[ r = a_0 + \frac{b_1}{a_1 + \frac{b_2}{a_2 + \frac{b_3}{a_3 + \ldots}}} \]  

(1)

where, \( a_i, b_i \) are either real or complex numbers. The expansion may be infinite or truncated to a finite expression. If \( b_i = 1 \) for all \( i \), then the CFE is known as simple CFE. The numbers \( a_i \) are known as partial coefficients. If a CFE is truncated to an expression having \( k \) partial coefficients it is known as the \( k^{th} \) convergent of the continued fraction.

2.2. CFE based approximation of FO transfer functions

CFE has been used in the past as a method of approximation of functions. It shows faster convergence as compared to PSE and also has a wider domain of convergence in the complex plane [26], [30] and consequently require less number of coefficients to obtain an acceptable approximation. Therefore, CFE can be used to approximate irrational functions. Hence, FO transfer functions, which are basically a class of irrational functions, can be approximated by using CFE. The CFE based approximation of an irrational transfer function \( G(s) \) can be expressed as (2).

\[ G(s) = a_0(s) + \frac{b_1(s)}{a_1(s) + \frac{b_2(s)}{a_2(s) + \frac{b_3(s)}{a_3(s) + \ldots}}} \]  

(2)

where, \( a_i(s), b_i(s) \) are functions of Laplace variable ‘\( s \)’ or are constants. From CFE, convergent polynomials corresponding to the numerator and denominator of a rational function can be obtained. This function represents the final rational approximation of the irrational transfer function \( G(s) \). It is to be noted that the \( n^{th} \) convergent of a CFE results in an \( (n/2)^{th} \) order approximation. The FOPI, FOPD and FOPID controllers can be realized in hardware by using the approximation for the \( s^{\pm 1/2} \) operator as described in [4], [8]. The present work focuses on a method to realize primarily complicated structures like FO[PD] controllers and the FO lead-lag compensator. Approximation of these two controller transfer functions has been attempted by directly obtaining the CFE of the original transfer functions and truncating the CFE to an order which shows acceptable accuracy. The magnitude and phase responses for different orders are obtained and compared with ideal responses. Finally, symbolic transfer functions have been provided in terms of the controller tuning parameters for CFE orders, considering a trade-off between accuracy and complexity.
2.3. CFE and the domino ladder circuit

The concept of domino ladder circuit can be used to realize the irrational transfer functions based on CFE with real-world circuit elements. Consider the finite ladder circuit in Fig. 1, where \( Z_{2n-1}(s) \) and \( Y_{2n-1}(s) \) are the series impedance and shunt admittances of the circuit. Considering the circuit from left-to-right direction, the resulting impedance is given by (3).

\[
Z(s) = Z_1(s) + \frac{1}{Y_2(s) + \frac{1}{Z_3(s) + \frac{1}{Y_4(s) + \cdots + \frac{1}{Z_{2n-1}(s) + \frac{1}{Y_{2n-1}(s)}}}}}
\]

(3)

![Fig. 1. Ladder circuit implementation for continued fraction expansion.](image)

The impedance of the circuit exactly matches with the form of a CFE. Hence, the physical circuit components, corresponding to a particular CFE based realization of an FO controller can be obtained by computing the CFE of the realized transfer function and comparing with the above equation. Then the comparison with the domino ladder circuit components \( Z_{2n-1}(s) \) and \( Y_{2n-1}(s) \) will give the required circuit components. The values of impedance/admittance obtained by the given method can come out to be negative. In such cases, negative impedance realization circuits [31] can be used to realize these impedances. In [32], operational amplifier based active circuits known as negative impedance converters (NIC) have been detailed, like the one given in Fig. 2.

![Fig. 2. Typical negative impedance converter circuit.](image)
An NIC is usually a one-port op-amp circuit and works by reversing the voltage or current direction in the port, thereby introducing a 180 degree phase shift between the voltage and current. Fig. 2 shows a negative impedance convertor with current inversion (INIC), the other variety being a negative impedance convertor with voltage inversion (VINIC). Let the input voltage be $v$ and the resulting current through the port be $i$. Due to virtual short, the voltage at the inverting terminal is also $v$, and the output voltage is $2v$, due to the voltage divider with equal resistances $R$. Now the current through the impedance $Z$ can be calculated as $i = (v - 2v)/Z \Rightarrow v/i = -Z$. Besides the domino ladder circuit, there are other circuit configurations like the RC transmission line circuit (also known as symmetrical domino ladder circuit) and the RC binary tree circuit, as given in [6].

3. Simulation and results

3.1. Analog realization of FO differintegrators

The $s^{\pm \lambda}$ operator cannot be directly expanded by CFE. As given in Podlubny et al. [4], a generating function for the operator is to be used, which is expanded by CFE. Since the generating function approximates the response for a relatively narrow frequency range, two generating functions should be used, one for the low frequency range and one for the high frequency range, as necessitated by the application. The generating functions for an FO integrator $(1/s^\lambda, \lambda \in \mathbb{R}^+)$, for low and high frequency ranges are given in (4) and (5) respectively.

$$C_{\text{low}} = \left(1 + \frac{1}{s}\right)^\lambda, \text{ when } \omega << 1$$

$$C_{\text{high}} = \frac{1}{(1+sT)^\lambda}, \text{ when } \omega T >> 1$$

Symbolic expressions for 4th and 5th order, both for low and high frequency ranges are given in (6)-(7) and (8)-(9) respectively. The transfer function for high frequency range has been computed with $T = 1$ [4]. In the higher order transfer function representation the subscripts denotes the order of realization and the superscript denote the frequency range of fitting (i.e. high or low). Expressions (6)-(9) are particularly important since with the knowledge of fractional order $\lambda$, one can easily get the realized higher order transfer functions for simulation or for the purpose of physical circuit implementation. As expected the 5th order symbolic representations are slightly more complex than that with the 4th order CFE, but gives better frequency domain constant phase fitting result. The obtained symbolic expressions can easily be inverted to obtain equivalent expressions for fractional differentiators as well.

$$Q_{4,\text{low}} = \frac{\left(\lambda^3 - 9\lambda^2 + 26\lambda - 24\right)}{(\lambda - 4)(\lambda^2 - 5\lambda + 6)} \left[1680s^4 + (840\lambda + 3360)s^3 + (180\lambda^2 + 1260\lambda + 2160)s^2 + (20\lambda^3 + 180\lambda^2 + 520\lambda + 480)s + \lambda^4 + 10\lambda^3 + 35\lambda^2 + 50\lambda + 24\right]$$

$$+ \left(1680s^4 + (-840\lambda + 3360)s^3 + (180\lambda^2 - 1260\lambda + 2160)s^2 + (-20\lambda^3 + 180\lambda^2 - 520\lambda + 480)s + \lambda^4 - 10\lambda^3 + 35\lambda^2 - 50\lambda + 24\right)$$

(6)
In Fig. 3, CFE based low frequency generating function (4) has been realized for a semi-integrator ($\lambda = 0.5$) with various order of realization. It is clear that even though the magnitude responses of the analog approximations have matched the ideal one within the frequency range of 3 milli-Hz to 1 Hz, the phase suffers from maintaining a constant value of -45 degrees. For the phase fitting characteristics, at least 4th and 5th order realizations are capable of maintaining the desired -45 degrees of phase compared to other lower order realizations. Further increase in the order of CFE, would drastically make the symbolic expressions more complex but we can observe from Fig. 3-4 that the improvement in maintaining constant phase is not much in the low frequency region (upto 1milli-Hz) even for a 10th order realization.

Whereas, using the high frequency generating function (5) for fractional integrators the fitting characteristics are reasonable for 4th and 5th order with the consideration of accuracy and complexity simultaneously. Here, the magnitude curves mimic the ideal 10 dB/decade magnitude roll-off within the range of 2 Hz-1 kilo-Hz. Also, the maximum achievable frequency within which the phase is constant is 1 kilo-Hz. The fourth order CFE based analog realizations due to the fact of being compact and moderate accuracy are therefore applied for representing fractional integrators with various fractional orders ($\lambda$) as shown in Fig. 5-6. The low and high frequency generating function based simulation results are reported in Fig. 5 and 6 respectively which shows that the symbolic representations are valid for analog realization of other fractional powers also i.e. $\lambda = \{0.1, 0.3, 0.5, 0.7, 0.9\}$. It is also observed from Fig. 5-6 that increase in the order of fractional power $\lambda$, shifts the peak of the phase response or the constant phase region towards low and high frequency regions with the use of low and high frequency generating functions respectively. Although in Fig. 5-6, the respective magnitude curves show a constant gain roll off with a slope of -20$\lambda$ dB/decade for a significantly wide bandwidth but the phase curves shows relatively narrow bandwidth to maintain a constant phase response.
The CFE-realized 3rd order transfer functions of the $s^{-0.5}$ operator are given as

Fig. 3. CFE based low frequency analog approximation of FO semi-integrator.

Fig. 4. CFE based high frequency analog approximation of FO semi-integrator.
\[ Q_{3}^{\text{low}} = \frac{64s^3 + 112s^2 + 56s + 7}{64s^3 + 80s^2 + 24s + 1} \]  
\[ Q_{3}^{\text{high}} = \frac{s^3 + 24s^2 + 80s + 64}{7s^3 + 56s^2 + 112s + 64} \]

On performing CFE on \( Q_{3}^{\text{low}} \) we have (12).

\[ C_{3}^{\text{low}} = 1 + \frac{1}{2s + 0.5 + \frac{1}{-8s - 4 + \frac{1}{2s + 1}}} \]

![Bode plot for low frequency analog realization of FO integrators for different fractional orders](image)

Fig. 5. Fitting characteristics of low frequency approximation for FO integrators at different fractional orders.

Comparing with domino ladder form, the impedance-admittance values are obtained as:

\[
\begin{align*}
Z_1(s) &= 1 \\
Y_1(s) &= 2s + 0.5 \\
Z_3(s) &= -8s - 4 \\
Y_3(s) &= 2s + 1
\end{align*}
\]

Whereas, on performing CFE on \( Q_{3}^{\text{high}} \) we have

\[10\]
Comparing with domino ladder form, the impedance and admittance values can be obtained as:

\[
\begin{align*}
Z_1(s) &= 0.1429 + \frac{1}{0.4375s+1.75} + \frac{1}{-0.6667s-1.778} + \frac{1}{11.81s+15.75} \\
Y_2(s) &= 0.4375s+1.75 \\
Z_3(s) &= -0.6667s-1.778 \\
Y_4(s) &= 11.81s+15.75
\end{align*}
\]

It is clear that the obtained impedance and admittances are basically first order lead or lag circuits except the first impedance being simply a gain.

In Fig. 7, we also present a comparison of the frequency responses of FO integrator \(1/s^\lambda\) with \(\lambda = \{0.1, 0.3, 0.5, 0.7, 0.9\}\) using another three different analog realization methods viz. Carlson’s, Oustaloup’s and modified Oustaloup’s method [3]. In all the three cases, we used a third order rational approximation which resulted a 13th, 7th and 9th order transfer function which is still higher than that achieved by the CFE technique. From Fig. 7, it is evident that using a 3rd order Carlson’s method although the magnitude response shows the required gain roll off for the FO integrator within a bandwidth of 0.1-10 Hz, its phase response varies drastically and fail to maintain a constant value. The Oustaloup’s method and its modified
version in Fig. 7 were reported with a three recursive steps and within a bandwidth of $10^{-3}$-$10^3$ Hz. It is evident that the modified Oustaloup’s method has a better constant phase response than that with the Oustaloup’s method, especially near the boundaries but both of them suffers from high order of the rationalized transfer function. More details on the relative accuracies of these three techniques could be found in [17], [22].

Fig. 7. Comparison of the frequency response of FO integrators using the Carlson’s, Oustaloup’s and modified Oustaloup’s method.

### 3.2. Analog realization of FOPID controller

The transfer function of a generic fractional order proportional integral derivative (FOPID) controller [33] is given as

$$G_{\text{FOPID}} = \left( K_p + \frac{K_i}{s^{\alpha} + K_d s^{\mu}} \right), \{\alpha, \mu\} \in (0, 2), \{K_p, K_i, K_d\} \in \mathbb{R}_+$$

(14)

The FOPI controller [34] and FOPD controllers [35] are sub-class of the FOPID controller (14). This can be realized by using the CFE-based realization of the $s^{\pm\lambda}$ operator, obtained via the generating functions for the low- and high-frequency ranges, as detailed in the previous subsection. The $4^{th}$ order symbolic expressions for the generic FOPID controller are given below with low and high frequency generating functions respectively for the fractional differ-integrators.

$$G_{\text{FOPID}}^\text{low} = K_p + \frac{K_i}{(\lambda - 4)(\lambda^2 - 5\lambda + 6)}$$

$$+ \frac{K_d (\mu - 4)(\mu^2 - 5\mu + 6)}{(\mu^2 - 9\mu^2 + 26\mu - 24)}$$

$$\begin{align*}
1680s^4 + (840\lambda + 3360)s^3 + (180\lambda^2 + 1260\lambda + 2160)s^2 \\
+ (20\lambda^3 + 180\lambda^2 + 520\lambda + 480)s + \lambda^4 + 10\lambda^3 + 35\lambda^2 + 50\lambda + 24
\end{align*}$$

$$+ (-20\lambda^3 + 180\lambda^2 - 520\lambda + 480)s + \lambda^4 - 10\lambda^3 + 35\lambda^2 - 50\lambda + 24)$$

(15)
3.3. Analog realization of FO[PD] controller

The transfer function of a generic fractional order proportional derivative controller or FO[PD] is given in (17) which is different to that studied in [35]. This typical structure has fractional power of rational transfer function and this typical controller has already been realized by Luo and Chen [25] using impulse response invariant discretization method, which is a digital realization method. Here the same has been achieved in the analog domain.

\[
G_{FO(PD)} = \left[ K_p + K_ds \right]^{\mu} = K_p \left( 1 + \frac{K_ds}{K_p} \right)^{\mu}, \quad \mu \in (0, 2), \{K_p, K_s\} \in \mathbb{R}, \quad (17)
\]

Symbolic expressions for 4th and 5th order realizations of an FO[PD] controller are given in (18) and (19) respectively. These expressions are helpful as ready references to obtain rational approximation for such a complicated controller structure.

\[
G_4 = \frac{K_p^\mu}{(\mu^4 - 10\mu^3 + 35\mu^2 + 24\mu)K_p s^4} + \frac{K_p^\mu}{(\mu^4 + 10\mu^3 + 35\mu^2 + 50\mu + 24)K_p s^4}
\]

\[
G_5 = \frac{K_p^\mu}{(\mu^5 - 15\mu^4 + 85\mu^3 + 225\mu^2 + 274\mu + 120)K_p s^5}
\]

\[
G_4 = \frac{K_p^\mu}{(\mu^4 - 10\mu^3 + 35\mu^2 - 50\mu + 24)K_p s^4}
\]

\[
G_5 = \frac{K_p^\mu}{(\mu^5 - 15\mu^4 + 85\mu^3 - 225\mu^2 + 274\mu - 120)K_p s^5}
\]

\[
G_4 = \frac{K_p^\mu}{(\mu^4 + 10\mu^3 + 35\mu^2 + 50\mu + 24)K_p s^4}
\]

\[
G_5 = \frac{K_p^\mu}{(\mu^5 + 15\mu^4 + 85\mu^3 + 225\mu^2 + 274\mu + 120)K_p s^5}
\]
Fig. 8 shows that up to fifth order of realization, improvement in the accuracy of the frequency domain fitting characteristics is clear. But with further higher orders, the resulting models become more complicated and improvement in accuracy is not significant. Also, for simulation of Fig. 8-9, the nominal FO part of the controller has been taken as $K_p = 6.3092, K_d = 0.9435, \mu = 1.205$, as in [25], with the FO part realized using CFE and the integer order part evaluated separately. From both Figs. 8 and 9, it is clear that the frequency domain fitting is good at low frequencies and up to the ‘S’-shaped region of the magnitude curves. For higher frequencies, these do not give a good fit. Thus using such controllers might be useful in industries like chemical process control, which operates at relatively low frequencies. Usage in applications like high frequency power electronic components and electrical drives are not advisable.

The integral part $(K_p + K_ds)^1$ can be realized by a general active circuit for PD controllers. The impedances and admittances for a 3rd order realization of the fractional order part of the controller from the domino ladder form are arrived at, as shown in (20). The FO part $(K_p + K_ds)^{0.205}$ is realized using CFE. Convergent 3rd order polynomial obtained using CFE:

$$Q(s) = \frac{(2.92s^3 + 30.82s^2 + 74.09s + 49.00)}{(s^3 + 15.99s^2 + 47.23s + 35.82)}$$

This on expanding again by CFE will lead to the required domino ladder form:

$$z_{dom}(s) = 2.92 + \frac{1}{-0.06s - 0.75 + \frac{1}{3.61s + 9.51 + \frac{1}{-1.84s - 2.56}}}$$

Fig. 8. CFE based analog approximation of FO[PD] controller.
Comparing with the domino ladder form, we have

\[
\begin{align*}
Z_1(s) &= 2.9208 \\
Y_3(s) &= -0.0629s - 0.7536 \\
Z_3(s) &= 3.6189s + 9.5151 \\
Y_4(s) &= -1.8466s - 2.5622
\end{align*}
\]

3.4. Analog realization FO lead-lag compensator

The transfer function of a generic FO lead-lag compensator is given by (22). For numerical simulation, the corresponding parameters of the FO lead-lag compensator have been taken as \( K = 141.4214, \lambda = 0.6404, \alpha = 0.5, x = 0.005 \), as in [23], [30].

\[
C_{\text{lead-lag}} = K_i \left( \frac{s + 1/\lambda}{s + 1/(x\lambda)} \right)^\alpha = K_i x^\alpha \left( \frac{\lambda s + 1}{x\lambda s + 1} \right)^\alpha, \quad 0 < x < 1
\]  

(22)

The Bode magnitude and phase plots for the realizations of the FO lead-lag compensator at different orders are illustrated in Fig. 10. In this case too, an improvement in accuracy with increasing order up to 5 is observed. (Fig. 11 shows the CFE based fourth order realization accuracy at different fractional orders for FO lead-lag compensator. From Fig. 11 it can be seen that unlike the FO[PD] controllers, the FO lead lag compensators work well at higher frequencies as well. This is due to the drooping nature of the ideal response of the FO lead-lag compensator as opposed to a more flat response for the FO[PD] controllers at higher frequencies. Symbolic expression for 4\textsuperscript{th} order realization of FO lead-lag compensator (22) is given by (23). Due to the high complexity of the symbolic expression for the 5\textsuperscript{th} order realization, which is difficult to implement practically, its simulation example is excluded from the present work.
\[ H_4 = \begin{bmatrix} 1800\alpha^2 x^2 - 1260\alpha x^2 + 2160x^2 - 360\alpha^2 x + 5760x \\ +1800\alpha^2 + 1260\alpha + 2160 \\ +(-840\alpha x + 3360x + 840\alpha + 3360)\lambda s + 1680 \end{bmatrix} \lambda s^2 \]

\[ K x^4 = \begin{bmatrix} 480.0 x^4 + 1800\alpha x^3 - 200\alpha x^2 - 520\alpha x + 60\alpha^2 x^2 + 2880x^2 \\ + -960\alpha x^2 - 180\alpha x^2 - 60\alpha^2 x - 180\alpha^2 x + 960\alpha x + 2880x \\ + 520\alpha + 180\alpha^2 + 20\alpha^2 + 480 \\ + 180\alpha^2 x^2 - 1260\alpha x^2 + 2160x^2 - 360\alpha^2 x + 5760x \\ + 180\alpha^2 + 1260\alpha + 2160 \\ + (-840\alpha x + 3360x + 840\alpha + 3360)\lambda s + 1680 \end{bmatrix} \lambda s^3 \]

\[ \frac{1}{2} x^4 - 50\alpha x + 10\alpha^2 x^4 + 24x^4 + 35\alpha^2 x^4 + 384x^3 + 40\alpha^2 x^3 - 4\alpha^2 x^3 - 200\alpha x^2 + 6\alpha^2 x^2 - 150\alpha^2 x^2 + 864x^2 - 320\alpha x^2 + 384x + 20\alpha x^2 + 40\alpha x^2 - 4\alpha^2 x + 35\alpha^2 x + 35\alpha^2 x - 50\alpha - 10\alpha^2 + 24 \]

\[ \text{Fig. 10. CFE based analog approximation of Lead-Lag Compensator.} \]
we take the admittance of the domino ladder circuit as they can be realized by cascading an all pole filter with a phase lead circuit. For example, let

Even though the admittance values obtained do not pertain to any standard circuit element, they can be realized by cascading an all pole filter with a phase lead circuit. For example, let us take the admittance of the domino ladder circuit as

$$H_s = -\left( \begin{array}{c}
\alpha^3 s^3 + 274\alpha^3 s^2 + 85\alpha^3 s - 120s^3 - 225\alpha^3 s^2 - 15\alpha^3 s^2 - 100\alpha^3 s^2 - 5\alpha^3 s^2 - 3000s^4 \\
-5\alpha^3 s^4 + 45\alpha^3 s^3 + 3250\alpha^3 s^2 + 4000\alpha^3 s^2 + 1230\alpha^3 s^2 - 30\alpha^3 s^2 - 12000s^2 + 10\alpha^3 s^2 \\
-410\alpha^3 s^3 + 1230\alpha^3 s^2 - 4000\alpha^3 s^2 - 10\alpha^3 s^2 - 30\alpha^3 s^2 - 12000s^2 + 410\alpha^3 s^2 - 3000s^4 \\
-3250\alpha^3 s^4 + 45\alpha^3 s^3 + 5\alpha^3 s^2 - 1005\alpha^3 s^2 + 5\alpha^3 s^2 - 120 - 85\alpha^2 - 225\alpha^2 - \alpha^3 - 15\alpha^3 - 274\alpha \\
\end{array} \right) \lambda^s \left( \begin{array}{c}
420\alpha^3 s^4 - 3600s^3 - 2130\alpha^3 s^2 - 30\alpha^3 s^2 - 4620\alpha s^4 - 36000s^3 + 1200s^3 x^2 - 1560\alpha^2 s^2 \\
+ 840\alpha^3 s^2 + 21000\alpha s^2 - 1800s^2 x^2 + 7380\alpha^3 s^2 - 72000s^2 - 1560\alpha^2 s^2 + 840\alpha s^2 \\
-360000s + 210000\alpha s + 120\alpha s^2 - 420\alpha s^2 - 3600 - 4620\alpha - 2130\alpha^2 - 30\alpha^2 \\
+ 420\alpha^3 s^3 - 25200\alpha^3 + 19740\alpha^3 s^2 - 5040\alpha^3 s^2 + 5040\alpha^3 s^2 - 1260\alpha^3 s^2 - 126000s^3 + 31500\alpha^3 s^2 \\
+ 5040\alpha^3 s^2 - 31500\alpha s^2 - 126000s + 1260\alpha s^2 - 25200 - 420\alpha^2 - 5040\alpha^2 - 19740\alpha \\
+ 302400s^3 - 33600\alpha^2 s^2 - 67200s^3 - 66000s^{1+} + 6720\alpha^2 s^2 - 30240\alpha s^2 \\
+ 33600\alpha^2 s^2 - 67200\alpha^2 s^3 + (-756000s + 15120\alpha s^2 - 15120\alpha s^2 - 75600s^3 \\
\end{array} \right) \lambda^s - 30240 \\
\right) (24)

The convergent polynomial of 3rd order obtained using CFE is as follows

$$Q(s) = \frac{648.88s^3 + 798.69s^2 + 2478.46s + 2203.66}{s^3 + 34.68s^2 + 177.63s + 220.36} \quad (25)$$

This on expanding by CFE again will lead to the domino ladder form as follows

$$C(s) = 64.88 + \frac{1}{-6.88 \times 10^4 s - 0.01 + \frac{1}{181.35 s + 752.74 + \frac{1}{-0.01 s - 0.03}}} \quad (26)$$

Comparing with the domino ladder form, we have:

$$Z_1(s) = 64.8883$$

$$Y_2(s) = -6.8879 \times 10^{-4} s - 0.0196$$

$$Z_2(s) = 181.3516 s + 752.7414$$

$$Y_3(s) = -0.0179 s - 0.0372$$

Even though the admittance values obtained do not pertain to any standard circuit element, they can be realized by cascading an all pole filter with a phase lead circuit. For example, let us take the admittance of the domino ladder circuit as

17
\[ Y(s) = A + Bs, \quad \Rightarrow Z(s) = \frac{1}{A + Bs} \quad (27) \]

Substituting \( s = j\omega \) in the above equation

\[ Z(j\omega) = \frac{1}{A + j\omega B} \quad (28) \]

By simple algebraic manipulation we obtain

\[ Z(s) = \frac{1}{A + Bs} = \frac{1}{A - Bs} \times \frac{A - Bs}{A + Bs} = Z_1(s) \times Z_2(s) \quad (29) \]

Thus \( Z(s) \) can be obtained by cascading two separate transfer function blocks \( Z_1(s) \) and \( Z_2(s) \). \( Z_1(s) \) is a first order filter with unstable pole, while \( Z_2(s) \) can be realized by a lag-lead circuit with non-minimum phase zero.

![Bode plot for FO lead-lag compensator for different fractional orders](image)

**Fig. 11.** Frequency domain fitting at different \( \alpha \) for FO lead-lag compensator.

### 3.5. Discussion and the contributions

The main contribution of the paper is to give the symbolic expressions of the rationalized transfer functions of the FO controllers, parameterized in terms of the controller parameters. The main advantage of the proposed method is that with the knowledge of the controller gains and orders, one can get the higher order rationalized transfer functions without running CFE. In addition, for the first time we report the analog realization of fractional powers of rational transfer functions \( [G(s)]^\lambda \).

Although in literature the rational approximation of basic FO element \( (s^\alpha) \) is adequately addressed, but to the best of our knowledge there is no evidence of rational approximation of FO lead lag compensator and FO[PD] to facilitate their circuit realization. Although Carlson’s method can be used to rationalize these type of transfer function as previously studied in [17] but it suffers from low accuracy. Two balance between these two issues – realizability and accuracy, especially for the fractional powers of rational transfer functions, the CFE scores better over the other variants. The aim...
of the present is not to realize the already tuned FO controllers in terms of standard circuit elements. It is to be note that if the accuracy of the realization is not good around the gain and phase cross over frequencies it can affect the gain and phase margins of the system under control.

4. Conclusion

CFE based analog realization of FO[PD], FOPID controller and FO lead-lag compensator have been reported in the present work. Increasing order of approximation leads to a better accuracy but higher complexity of the models. Hence a trade-off between accuracy and practical realizability is adopted. Domino ladder based circuit realization techniques using practical impedance values for these realizations are attempted and some illustrative examples have been shown to obtain these impedances. The work is of practical significance to circuit designers who would be interested in the hardware implementation of popular fractional order controller structures. It shows the various intricacies involved in the circuit designing process and the corresponding trade-off between the order of accuracy and the complicacy of the realized filter. The symbolic transfer functions, represented in terms of the free controller tuning parameters, help to directly obtain the analog approximations and the corresponding impedance values via CFE. In future, comparison of analog and digital realization of these FO controller structures and their complexity can be studied.

References

[1] S. Das, Functional fractional calculus. Springer, 2011.

[2] D. Valério and J. Sa da Costa, “Introduction to single-input, single-output fractional control,” Control Theory & Applications, IET, vol. 5, no. 8, pp. 1033–1057, 2011.

[3] B. Krishna, “Studies on fractional order differentiators and integrators: A survey,” Signal Processing, vol. 91, no. 3, pp. 386–426, 2011.

[4] I. Podlubny, I. Petras, B. M. Vinagre, P. O’leary, and L. Dorcák, “Analogue realizations of fractional-order controllers,” Nonlinear Dynamics, vol. 29, no. 1–4, pp. 281–296, 2002.

[5] I. Petras, Y. Q. Chen, and C. Coopmans, “Fractional-order memristive systems,” in Emerging Technologies & Factory Automation, 2009. ETFA 2009. IEEE Conference on, 2009, pp. 1–8.

[6] L. Dorcák, J. Terpák, I. Petrávs, and F. Dorvcáková, “Electronic realization of the fractional-order systems,” Acta Montanistica Slovaca, vol. 12, no. 3, pp. 231–237, 2007.

[7] A. Djouambi, A. Charef, and A. Besançon, “Optimal approximation, simulation and analog realization of the fundamental fractional order transfer function,” International Journal of Applied Mathematics and Computer Science, vol. 17, no. 4, pp. 455–462, 2007.

[8] A. Charef, “Analogue realisation of fractional-order integrator, differentiator and fractional PIλDμ controller,” IEE Proceedings-Control Theory and Applications, vol. 153, no. 6, pp. 714–720, 2006.

[9] C.-C. Tseng, “Design of FIR and IIR fractional order Simpson digital integrators,” Signal Processing, vol. 87, no. 5, pp. 1045–1057, 2007.

[10] S. Das, B. Majumder, A. Pakhira, I. Pan, and A. Gupta, “Optimizing continued fraction expansion based iir realization of fractional order differ-integrators with genetic algorithm,” in Process
[11] Y. Chen, B. M. Vinagre, and I. Podlubny, “Continued fraction expansion approaches to discretizing fractional order derivatives—an expository review,” *Nonlinear Dynamics*, vol. 38, no. 1–4, pp. 155–170, 2004.

[12] B. M. Vinagre, Y. Q. Chen, and I. Petrás, “Two direct Tustin discretization methods for fractional-order differentiator/integrator,” *Journal of the Franklin Institute*, vol. 340, no. 5, pp. 349–362, 2003.

[13] Y. Q. Chen and K. L. Moore, “Discretization schemes for fractional-order differentiators and integrators,” *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on*, vol. 49, no. 3, pp. 363–367, 2002.

[14] Y. Chen and B. M. Vinagre, “A new IIR-type digital fractional order differentiator,” *Signal Processing*, vol. 83, no. 11, pp. 2359–2365, 2003.

[15] I. Petrás, “Tuning and implementation methods for fractional-order controllers,” *Fractional Calculus and Applied Analysis*, vol. 15, no. 2, pp. 282–303, 2012.

[16] B. Vinagre, I. Podlubny, A. Hernandez, and V. Feliu, “Some approximations of fractional order operators used in control theory and applications,” *Fractional Calculus and Applied Analysis*, vol. 3, no. 3, pp. 231–248, 2000.

[17] S. Das, S. Saha, and A. Gupta, “Analog realization of fractional order hybrid differentiators via Carlson’s approach,” in *Multimedia, Signal Processing and Communication Technologies (IMPACT), 2011 International Conference on*, 2011, pp. 60–63.

[18] A. Charef, H. Sun, Y. Tsao, and B. Onaral, “Fractal system as represented by singularity function,” *Automatic Control, IEEE Transactions on*, vol. 37, no. 9, pp. 1465–1470, 1992.

[19] M. Aoun, R. Malti, F. Levron, and A. Oustaloup, “Numerical simulations of fractional systems: an overview of existing methods and improvements,” *Nonlinear Dynamics*, vol. 38, no. 1–4, pp. 117–131, 2004.

[20] D. Xue, C. Zhao, and Y. Q. Chen, “A modified approximation method of fractional order system,” in *Mechatronics and Automation, Proceedings of the 2006 IEEE International Conference on*, 2006, pp. 1043–1048.

[21] F. Merrikh-Bayat, “Rules for selecting the parameters of Oustaloup recursive approximation for the simulation of linear feedback systems containing PIΛDμ controller,” *Communications in Nonlinear Science and Numerical Simulation*, vol. 17, no. 4, pp. 1852–1861, 2012.

[22] S. Das, I. Pan, S. Saha, A. Kumar, and A. Gupta, “Revisiting oustaloup’s recursive filter for analog realization of fractional order differintegrators,” in *Energy, Automation, and Signal (ICEAS), 2011 International Conference on*, 2011, pp. 1–6.

[23] C. Monje, B. Vinagre, A. Calderon, V. Feliu, and Y. Chen, “Auto-tuning of fractional lead-lag compensators,” *Proceedings of the 16th IFAC World Congress*, vol. 16, no. 1, pp. 452–452, 2005.
[24] S. Das, A. Gupta, and S. Das, “Generalized frequency domain robust tuning of a family of fractional order PI/PID controllers to handle higher order process dynamics,” *Advanced Materials Research*, vol. 403, pp. 4859–4866, 2012.

[25] Y. Luo and Y. Chen, “Fractional order [proportional derivative] controller for a class of fractional order systems,” *Automatica*, vol. 45, no. 10, pp. 2446–2450, 2009.

[26] Y. Q. Chen, I. Petras, and D. Xue, “Fractional order control-a tutorial,” in *American Control Conference, 2009. ACC’09.*, 2009, pp. 1397–1411.

[27] Z. Gao and X. Liao, “Rational approximation for fractional-order system by particle swarm optimization,” *Nonlinear Dynamics*, vol. 67, no. 2, pp. 1387–1395, 2012.

[28] R. Dive, A. Dhabale, M. Aware, and S. Das, “Realization of fractional order differintegrals,” in *Devices, Circuits and Systems (ICDCS), 2012 International Conference on*, 2012, pp. 550–554.

[29] C. Coopmans, I. Petras, and Y. Chen, “Analogue fractional-order generalized memristive devices,” in *ASME 2009 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference*, 2009, pp. 1127–1136.

[30] C. A. Monje, Y. Chen, B. M. Vinagre, D. Xue, and V. Feliu, *Fractional-order Systems and Controls: Fundamentals and Applications*. London: Springer-Verlag London, 2010.

[31] H. W. Bode, *Network analysis and feedback amplifier design*, vol. 11. van Nostrand New York, 1945.

[32] J. Dostál, *Operational amplifiers*. Butterworth-Heinemann Boston, MA, 1993.

[33] I. Podlubny, “Fractional-order systems and PIαDβ-controllers,” *Automatic Control, IEEE Transactions on*, vol. 44, no. 1, pp. 208–214, 1999.

[34] Y. Luo, Y. Q. Chen, C. Y. Wang, and Y. G. Pi, “Tuning fractional order proportional integral controllers for fractional order systems,” *Journal of Process Control*, vol. 20, no. 7, pp. 823–831, 2010.

[35] H. Li, Y. Luo, and Y. Q. Chen, “A fractional order proportional and derivative (FOPD) motion controller: tuning rule and experiments,” *Control Systems Technology, IEEE Transactions on*, vol. 18, no. 2, pp. 516–520, 2010.