Accelerating More Secure RC4 : Implementation of Seven FPGA Designs in Stages upto 8 byte per clock

Rourab Paul, Hemanta Dey, Amlan Chakrabarti, and Ranjan Ghosh

Abstract  RC4 can be made more secured if an additional RC4-like Post-KSA Random Shuffling (PKRS) process is introduced between KSA and PRGA. It can also be made significantly faster if RC4 bytes are processed in a FPGA embedded system using multiple coprocessors functioning in parallel. The PKRS process is tuned to form as many S-boxes as required by particular design architectures involving multiple coprocessors, each one undertaking byte-by-byte processing. Following a recent idea the speed of execution of each processor is also enhanced by another fold if the byte-by-byte processing is replaced by a scheme of processing two consecutive bytes together. Adopting some new innovative concepts, three hardware design architectures are proposed in a suitable FPGA embedded system involving 1, 2 and 4 coprocessors functioning in parallel and a study is made on accelerating RC4 by processing bytes in byte-by-byte mode achieving throughputs from 1-byte-in-1-clock to 4-bytes-in-1-clock. The hardware designs are appropriately upgraded to accelerate RC4 further by processing 2 consecutive RC4 bytes together and it has been possible to achieve a maximum throughput of 8-bytes per clock in Xilinx Virtex-5 LX110t FPGA architecture followed by secured data communication between two FPGA boards.

Keywords  RC4, High Speed Crypto Algorithm, Reconfigurable Architecture, Security, Pipeline
1 Introduction

The RC4 became widely popular over the last three decades because of its simple and straightforward algorithm. The RC4 was proposed by Ronald Rivest in 1987 [4] as the first secret commercial stream cipher for rendering security services by RSA Data Security [5] [6]. In 1994 an anonymous insider [7] made the RC4 algorithm public following which it attracted attentions of many researchers. Presently, RC4 is a part of many network protocols, e.g., SSL, TLS, WEP, WPA and many others. There were many cryptanalysis to look into its key weaknesses [8], [9] [10] [11] [12] followed by many new stream ciphers [13], [14], [15], [16], [17]. RC4 is still the popular stream cipher since it is executed fast and provides reasonably high security [18].

The underlying concept of RC4 algorithm has been derived from the Knuth’s idea [19] of shuffling of two numbers among some finite set of numbers; one number is sequentially chosen and the other one is chosen randomly based on a uniformly distributed random number generator between zero and unity. Ronald Rivest chose the complete set of 8-bit numbers as the finite set of numbers and stored them in an identity S-box. For the purpose of adopting Knuth’s idea of shuffling, he innovatively adopted a simple method of modular addition to choose a random element which is shuffled with another element chosen sequentially. The algorithm has two stages of operation, the first stage, named as KSA (Key Scheduling Algorithm) is undertaken 256 times in each of which a key element always plays a role in the modular addition that chooses the random element and in the second stage, named as PRGA (Pseudo Random Generation Algorithm) and undertaken infinitely, the random element used for shuffling is chosen without any key element in the modular addition and random stream bytes are generated. It was Roos [8] in 1995 who first observed key weakness in RC4 by marking some weak keys and following a detailed analysis noted that the algorithmic simplicity provides clues to predict few initial key bytes based on few initial stream bytes, supposed to be random. As soon as PRGA starts Roos [8] intended that the PRGA process continues with its swapping only for some finite number of times with an expectation that the arrangement of S-box elements would be better random which would be able to give sequence of stream bytes without any key bias and thereby suggested to discard about 256 initial PRGA bytes. Paul and Preneel [11] who after marking some other weak keys innovatively adopted RC4 algorithm for two identity S-boxes using two different keys, two consecutive stream bytes are generated simultaneously from two S-boxes in one loop breaking the sequence the stream bytes supposed to have in conventional RC4, thereby expecting to eliminate the key bias observed by Roos [8] and also making RC4 faster. However, on observing weakness in statistical randomness in stream bytes, Paul and Preneel suggested to undertake 256 times of discarding PRGA bytes which amounts to discard 512 PRGA bytes. There were studies on statistical weakness in RC4 stream bytes [6], related-key cryptanalysis of RC4 [8] and weakness in key scheduling algorithm of RC4 [9]. Adopting a method to calculate probabilities of post-KSA PRGA stream bytes, Paul and Maitra [18] have
analyzed RC4 in greater detail, could mark those stream bytes showing probabilities lower than the desired one and could relate them with appropriate key characters. In order that probabilities of each of the entire 8-bit 256 characters that PRGA stream bytes generate becomes equal to 1/256, they proposed to add two layers of permutations in KSA itself so that the arrangement of S-box elements becomes better random making the algorithm little more complex. Later on, in their book [12] they suggested discarding first 1024 PRGA bytes instead of strictly resorting to more complex algorithm. It is visualized that there is a serious advantage if the activity of discarding PRGA bytes is made formal and a Post-KSA Random Shuffling (PKRS) process is proposed between KSA and PRGA in which no key elements are considered and which is being run 1024 times in order to form as many S-boxes as would be required by a particular design architectures involving many coprocessors in FPGA in order to make RC4 more secured as well as faster.

The first RC4 hardware design was reported in 2003 [20] where 1-byte was processed in 3-clocks and the same was implemented in ASIC. Another design with identical throughput was also implemented in FPGA in 2004 [21]. In 2008, a hardware design using a pipelining architecture was proposed where 2-bytes are sequentially processed within 2-clocks and the same was implemented in FPGA [22]. Till date the fastest known hardware design of RC4 is the processing of 2-bytes together in 1-clock reported in 2010 [1], whose ASIC implementation was made in 2013 [2]. A 3-stage design scheme following a suitable pipelining architecture was proposed in [1] for hardware processing of 2-bytes in 2-clocks and a 2-stage design scheme following a suitable pipelining architecture was proposed in [2] for hardware processing of 2-bytes in 1-clock.

The underlying idea of the present paper is to optimally use parallelization feature of FPGA, to introduce innovative design concepts in it, to systematically study simulation results of few design ideas by effectively using available hardware resources in order to achieve maximum possible throughput. Following this motivation, seven hardware designs, from 1-byte in 1-clock to 8-bytes in 1-clock are implemented in FPGA and a comparative study is made concerning throughput, power consumption, resource usage and statistical randomness of random key streams. At the backdrop of all the seven designs, there are five important design concepts among which the first one is the novel concept of processing 2-bytes together as proposed in [1] with a little modification and the rest four are the new ones. Briefly the five concepts are, (i) 2-bytes are processed together in FPGA in 1-clock in which the 3-stage pipelining architecture proposed in [1] is replaced by a 2-stage one, (ii) multiple coprocessors are used, each one coupled with an 8-bit S-box made capable to process 1-byte in 1-clock or 2-bytes together in 1-clock, (iii) swapping is executed by using a MUX-DEMUX combination replacing the use of temporary variable, (iv) data are processed during both the rising and falling edges of a clock instead of using one of its two edges, (v) the KSA and PGRA processes of RC4 are implemented together in the same silicon slice as one composite block instead of implementing them in two different silicon areas.

The first four issues are responsible to increase throughput, while the fifth
one is responsible to reduce both power consumption and resource usage. All the five concepts are appropriately incorporated in all the designs as required and the encryption and decryption engines of each of all the modified RC4 designs are embedded respectively in two FPGA boards in stages as coprocessors and the communication between them has been achieved for all these designs using Ethernet. The study indicates that one can implement various hardware designs in advanced FPGA systems right in the laboratory and can achieve throughput of Gbps order which happens to be possible only in ASIC technology in recent past. It seems that many applications including crypto processors implemented in the FPGA are turning out to be competitive with ASIC not only from the cost point of view but also from the technology angle.

The introduction is little elaborated by briefly describing the RC4 algorithm in Sec. 1.1 and the organization of presentation of the paper in Sec.1.2.

1.1 RC4 Algorithm in Brief

The RC4 algorithm is briefly described in Fig. 1, mentioning separately a KSA (Key Scheduling Algorithm) process in Fig. 1(A) and a PRGA (Pseudo Random Generator Algorithm) process in Fig. 1(B). The novelty and simplicity of RC4 lies both in KSA and PRGA. The KSA consists of two loops, (1) the first one is the initialization loop executed between lines 2 and 5 performing two activities (a) formation of an 8-bit identity S-box (line 3) and (b) storing the given key characters repetitively in an 8-bit K-box (line 4) and (2) the second is the randomization loop executed between lines 6 and 10 involving two indices \( i \) and \( j \) performing three activities as, (a) both the indices start from zero (lines 6 and 7), (b) \( i \) is sequentially increased (line 7) while \( j \) is randomly upgraded by modulo 256 addition of \( j \) itself with the data elements fetched from the S-box and the K-box corresponding to \( i \) (line 8) and (c) the identity S-box is randomized by continuously shuffling its two elements corresponding to the indices \( i \) and \( j \) (line 9). The randomization loop in KSA is continued till the processing of the last key character in the K-box. Once KSA ends, the PRGA makes the two indices \( i \) and \( j \) to start from zero and executes an infinite loop shown between lines 3 and 9 of Fig. 1(B). There are five issues in the infinite PRGA loop, (a) \( i \) starts from \( i = 1 \), not from \( i = 0 \) which is accessed to fetch its data only when \( i = 255 \) (line 4), (b) the upgradation of random index \( j \) follows the KSA randomization process without K-box elements (line 5), (c)
the randomization of S-box is continued by continuous shuffling as in KSA (line 6), (d) a temporary random index \( t \) is computed by modulo 256 addition of two S-box elements corresponding to \( i \) and \( j \) and (e) the S-box data element corresponding to the temporary random index \( t \) contributes to the stream of random key bytes PRGA produces. The idea of KSA is to use the given key characters in randomizing the initial identity S-box elements and to present a given-key-dependent randomized S-box to the PRGA. The idea of PRGA is to continue randomizing the S-box elements without the given key and to contribute one of its elements as a PRGA-byte to the stream of random key bytes.

1.2 Organization of the paper

In Sec. 2 the various hardware issues involved in RC4 implementation are reviewed including the technique adopted to process two consecutive bytes together. The conceptual milestones conceived in connection to our designs have been well described in Sec. 3 along with implementations of seven designs. The results of different implementations regarding consumptions of hardware resources and electrical power including a comparative study of the throughput of all the seven designs with the existing designs are described in Sec. 4. The results of statistical tests are presented in Sec. 5. The paper is concluded in Sec. 6.

2 Brief review of Hardware implementations of RC4 and other advancements

The ASIC and FPGA implementations of RC4 are reviewed in Sec. 2.1. The Novel idea of processing two consecutive PRGA bytes together is presented in Sec. 2.2. Various methods adopted in swapping of two elements are discussed in Sec. 2.3. The review of timing analyses of few designs that have already been implemented are being made in Sec. 2.4.

2.1 Review of existing Hardware implementations of RC4

In 2004 Kitsos et. al. [21] implemented hardware architecture to process 1 RC4 byte in 3 PRGA clocks. During 1st clock the architecture computes sequential index \( i \) and the random index \( j \), during 2nd clock it retrieves \( S[i] \) and \( S[j] \) from RAM, adds them and stores them in register \( t \) and during the 3rd clock, it swaps \( S[i] \) and \( S[j] \), accesses \( t \) and retrieves \( S[t] \) as \( Z \). It may be noted that as the swapping and retrieving \( S[t] \) as \( Z \) are executed during the same 3rd clock, there remains a scope for breakdown of the design algorithm at an instant when the value of \( t \) turns out to be either of \( i \) or \( j \). In 2003 Matthews [20], proposed another 3-byte in 1-clock architecture where KSA and PRGA both consume 3 clocks for each iteration. In 2008 Matthews again proposed a new 1-byte per clock pipelined architecture [22]. Lastly, S. Sen Gupta et. al. proposed two architectures in [2] and [1]. In [2], a loop unrolled architecture is proposed to process 2 bytes in 2 consecutive clocks. In [2], following a pipelined architecture, hardware implementation of the design proposed in [1] is presented.
2.2 Novel technique to process two consecutive PRGA bytes of RC4 together

In an $n^{th}$ loop of Fig. 1 B, $i_n$ is calculated from $i_{(n-1)}$ using line 4, using line 5 $j_n$ is calculated from $j_{(n-1)}$ and $i_n$ and then $Z_n$ is computed using lines 7 and 8. In the $(n+1)^{th}$ loop, one is supposed to compute $i_{n+1}$ and $j_{n+1}$ followed by $Z_{n+1}$ from $j_n$ and $i_n$. If it is intended to compute $Z_n$ and $Z_{n+1}$ together in the $n^{th}$ loop, it is necessary to calculate $i_n$, $j_n$, $i_{n+1}$ and $j_{n+1}$ from $i_{n-1}$ and $j_{n-1}$ using Eqs (1) and (2) for all possible eventualities of their equalities and/or inequalities.

\[
i_n = i_{n-1} + 1, \quad i_{n+1} = i_n + 1 = i_{n-1} + 2
\]
\[
j_n = j_{n-1} + S_{n-1}[i_n]
\]

Before the computation of $i_{n+1}$ and $j_{n+1}$, the data of $S_{n-1}[i_n]$ and $S_{n-1}[j_n]$ is expected to be mutually swapped following which the $S_{n-1}$ is renamed as $S_n$. Even though swap does not take place, its effect should be considered while computing $i_{n+1}$ and $j_{n+1}$. If $i_{n+1} \neq j_n$, the swap has no effect on the computation of $j_{n+1}$ and one can consider $S_{n-1}[i_{n+1}]$ as $S_n[i_{n+1}]$. If $i_{n+1} = j_n$, the swap influences the computation of $j_{n+1}$ and one should consider $S_{n-1}[i_n]$ instead of $S_n[i_{n+1}]$, since the data located at $S_{n-1}[j_n]$ is supposed to be at $S_{n-1}[i_n]$. Considering the conditions of inequality and equality between $i_n$ and $j_n$, the eq. (2) is re-written as,

\[
j_{n+1} = j_n + S_n[i_{n+1}] = j_{n-1} + S_{n-1}[i_n] + S_n[i_{n+1}]
\]
\[
= j_{n-1} + S_{n-1}[i_n] + S_{n-1}[i_{n+1}], \quad \text{if } i_{n+1} \neq j_n
\]
\[
= j_{n-1} + S_{n-1}[i_n] + S_{n-1}[i_n], \quad \text{if } i_{n+1} = j_n
\]

Of the four variables, $i_n$, $i_{n+1}$, $j_n$, and $j_{n+1}$, there would be 6 pairs out of which it is not necessary to consider the pair $(i_n, i_{n+1})$ since the pair is always unequal. Hence, two sets each of 5 conditional pairs are considered below as follows,

(A) 5 conditions of inequality:
\[i_{n+1} \neq j_n, \quad i_{n+1} \neq j_n, \quad i_n \neq j_{n+1},\]

(B) 5 conditions of equality:
\[i_{n+1} = j_n, \quad i_{n+1} = j_n, \quad i_n = j_{n+1},\]
\[i_n = j_n \quad \text{and} \quad j_{n+1} = j_n\]

In (B) the two conditions together $(i_{n+1} = j_n)$ and $(i_n = j_{n+1})$ and another two conditions together $(i_{n+1} = j_{n+1})$ and $(i_n = j_n)$ are redundant since $i_{n+1} \neq i_n$. It is sufficient to consider one of the two in each, i.e. $(i_{n+1} = j_n)$ and $(i_n = j_{n+1})$ in (B) as well as in (A) with inequality. Hence there will be two sets each with 3 effective conditional pairs as stated below,

(A) 3 conditions of inequality:
\[i_{n+1} \neq j_n, \quad i_n \neq j_{n+1} \quad \text{and} \quad j_{n+1} \neq j_n\]

(B) 3 conditions of equality:
\[i_{n+1} = j_n, \quad i_n = j_{n+1} \quad \text{and} \quad j_{n+1} = j_n\]

Out of the two sets each with 3 logical conditions of inequalities and equalities, there would be eight possible combinations of logical conditions which are presented in Table 1 along with data movement during 2 swaps and computations of $Z_n$ before the swap and $Z_{n+1}$ after the swap. 8 different conditions of
data movement are shown in Table 1. In the present computation \( i_n \) cannot be equal to \( i_{n+1} \), since that leads to an impossible situation of \( i_n = i_{n+1} \) shown in the eighth condition of Table 1.

Table 1: Different cases for the data movement for the \( Z_n \) and \( Z_{n+1} \) computations.

| # | Condition | Data movement during 2 consecutive swaps | \( Z_n \) Computation | \( Z_{n+1} \) Computation |
|---|---|---|---|---|
| 1 | \( i_n \neq j_n, k_n \neq j_n \) | \( S[i][x] \rightarrow S[j][y] \rightarrow S[i_{n+1}][x] \rightarrow S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) |
| 2 | \( i_n \neq j_n, k_n \neq j_n \) | \( S[i][x] \rightarrow S[j][j_{n+1}] \rightarrow S[i_{n+1}][x] \rightarrow S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) |
| 3 | \( i_n \neq j_n, k_n \neq j_n \) | \( S[i][x] \rightarrow S[j][j_{n+1}] \rightarrow S[i_{n+1}][y] \rightarrow S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) |
| 4 | \( i_n \neq j_n, k_n \neq j_n \) | \( S[i][x] \rightarrow S[j][j_{n+1}] \rightarrow S[i_{n+1}][y] \rightarrow S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) |
| 5 | \( i_n \neq j_n, k_n \neq j_n \) | \( S[i][x] \rightarrow S[j][j_{n+1}] \rightarrow S[i_{n+1}][y] \rightarrow S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) |
| 6 | \( i_n \neq j_n, k_n \neq j_n \) | \( S[i][x] \rightarrow S[j][j_{n+1}] \rightarrow S[i_{n+1}][y] \rightarrow S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) |
| 7 | \( i_n = j_n, k_n \neq j_n \) | No Swap | \(i_n = S[i][x] + S[j][y] \) | \(i_n = S[i][x] + S[j][y] + S[j_{n+1}][y] \) |
| 8 | \( i_n = j_n, k_n \neq j_n \) | No Swap | \(i_n = S[i][x] + S[j][y] \) | Discarded |

2.3 Various methods of Swapping of 2 elements

In a computer program the execution of swapping of two data elements a and b sitting in two memory locations x and y respectively involves a temporary variable t and requires 3 operations, such as, \( x \rightarrow t \) (a goes to t), \( y \rightarrow x \) (b goes to x) and \( t \rightarrow y \) (a goes to y), in 3 clocks (assuming 1 operation in 1 clock).

In a RC4 software program being executed in an Intel pentium processor, the encryption of 1-byte took seven clocks while each swapping operation took 3 clocks [23]. In a CPLD based RC4 hardware the implementation of swapping activity took 3 clocks with each of its three operation is executed in 1 clock [23].

The RC4 block is designed for execution in two parallel FPGA coprocessors and implemented in a first generation FPGA takes 3 clocks to encrypt 1-byte [25] in which swapping took 2 clocks, 1 clock for first 2 operations and 1 clock for the third one. Mathews did a RC4 hardware design for execution in one processor within 3 clock cycles in which swap was also being done in 2 clocks - its ASIC implementation is reported in [20] and an FPGA implementation with one coprocessor in [22]. Kitos [20] used two RAM blocks as two temporary variables and encrypted 1-byte in 3 clocks in which two initial clocks are being spent in making preparation for the swap while the actual swap and also the computation of the index t (vide line 7 of Fig. 1B) based on which the random keystream byte is to be fetched are being done in the third clock. Here one should note that final swap picture settles in hardware in the next clock. Had it been that the index t becomes any one of the two swapping indices (i and j of Fig. 1B), the random keystream would be fetched before the swap is truly being effected and then there remains a likelihood in missing the correct random keystream. This is the reason that the RC4 keystream generation should always be executed in a clock after the swap as proposed in
RC4. In [1] and [2] swapping of 2 bytes together is executed in 1 clock following an innovative circuit design which considers eight logical conditions involving inequality and/or equality of three pairs of variables \((i_{n+1}, j_n), (j_{n+1}, i_n)\) and \((j_{n+1} \text{ and } j_n)\). Adopting an additional pipeline architecture two designs are implemented in [2]. Of the 2 designs, the design 1 processes 2 PRGA bytes in 2 clocks in which the loop unrolled technique is considered only in KSA for 128 clocks instead 256 clocks and the conventional RC4 looping in PGRA, while the design 2 processes 2 bytes in 1 clock in which loop unrolled technique is adopted for both KSA and PRGA units. It has been noticed that both the designs avoided to execute the swapping and generation of PRGA-bytes stream in the same clocks.

2.4 Data Processing during rising edges of clock cycles

Two modes of data processing during rising edges of all clock cycles have been proposed in [1] and [2]. The issues related to 2-bytes-2-clocks mode of data processing is briefly elaborated in Sec. 2.4.1 following the 2-bytes-1-clock one in Sec. 2.4.2.

2.4.1 2-bytes-2-clocks loop unrolled 3-stage pipeline architecture

2-bytes-2-clocks mode of data processing of S. Sen et al. [1] is a loop unrolled 3 stage pipe-lined architecture where 3 stages are computed during rising edges of 3 different clocks illustrated in Fig 2a. In 1st stage \(i\) and \(j\) are computed, in 2nd stage swap occurred; and at 3rd stage \(Z\) is generated. Though \(j\) has dependence on incremented \(i\), still \(i\) and \(j\) both are computed at the same clock. From the hardware aspect the incremented \(i\) would not be reflected on \(j\) computation while \(i\) and \(j\) both will be computed at same clock instant. The trick comes in \(j\) circuit where instead of \(j = j + S[i]\) one needs to make a circuit for \(j = j + S[i+1]\).

2.4.2 2-bytes-1-clock loop unrolled 2-stage pipeline architecture

In 2-bytes per clock loop unrolled architecture [2], the activities undertaken 3 pipeline stages stated in (sec. 2.4.1) are accommodated into 2 pipelines stages in order to increase the throughput and are shown in Fig 2b. In 1st stage the \(i, j\) and swap, operations are processed and in 2nd stage \(Zs\) are generated.
extracted. Here also \( j \) has data dependence on incremented \( i \), and swap has
dependence on incremented \( i \) as well as on updated \( j \). The circuit trick is
identical with previous one. Instead of swapping \( S[i], S[j] \), registers they have
used \( S[i+1], S[j+1] \).

3 Conceptual Milestones Contributed in Our Designs and
implementations of seven designs
Of the five innovative design concepts described in the fourth paragraph of
Introduction, the third and fourth ones are related to swapping and data pro-
cessing respectively. The swapping between two S-box elements, which is the
core activity in RC4 from beginning to end, is executed using a MUX-DEMUX
combination. The MUX-DEMUX combination surrounds the S-box and the
combined unit is named as Storage Block. The Storage Block has been ap-
propriately designed to mutually swap one pair of S-box elements and also its
two pairs, both in 1-clock. The swapping of one pair in 1-clock is termed as
1-byte-1-clock swap and two pairs, as 2-bytes-1-clock swap. In order to increase
throughput, RC4 is suitably organized and many such units are separately in-
stalled in many coprocessors functioning in parallel. The RC4 with Composite
KSA PRGA (CKP) performing as KSA, PKRS or PRGA are installed in the
first coprocessor having a Storage Block and a Z-Circuit. A stand-alone PRGA
unit having a Storage Block and a Z-circuit is installed in each of all copro-
cessors other than the first. Both the CKP unit and the stand alone PRGA
unit along with all the associated components including the Z-circuit can be
designed using a mode of data processing of either 1-byte-1-clock or 2-bytes-
1-clock. The data processing is undertaken during both the rising and falling
dges of clock cycles instead of using only rising edges or falling edge of clocks.
It may be noted that the process of MUX-DEMUX based swap, taking place
in clocks having one sensitive-edge, be it of one pair (byte-by-byte processing)
or or two pairs (processing of 2-bytes together), done in a particular clock, is
considered to be complete in the next clock when the swapped data become
available through respective Delayed Flip Flops. The introduction of process-
ing data in clocks having two sensitive-edges (rising and falling edges) makes
it possible to completely execute the MUX-DEMUX based swap during con-
secutive two sensitive-edges of two consecutive half clocks thereby making the
complete swap to happen in 1-clock. Thus by undertaking the MUX-DEMUX
based swap in clocks having two sensitive-edges, it has been possible to intro-
duce 1-byte as well as 2-bytes modes of data processing, both in 1-clock and
thereby the throughput has been substantially increased by installing suitable
multi-stage pipeline architectures in data processing. In order to understand
the effectiveness of various components so designed, studies on their perfor-
mancc characteristics have been undertaken and following this, eight design
ideas have been conceived by systematically increasing coprocessors from one
to eight in order to find ways to accelerate RC4 as much as possible in a
particular embedded hardware platform.

From the hardware architecture angle, one can see the designs D1, D2 and
D3 as the first hardware architecture with one pair of a coprocessor and a
Storage Block, while the designs D4 and D5, as the second one with two pairs
of coprocessors and Storage Blocks and the designs D6 and D7, as the third one with four pairs of coprocessors and Storage Blocks. The design D1 uses one coprocessor and implements the conventional RC4 with 1-byte-1-clock mode of data processing. The designs D2 and D3 implements RC4 in one co-processor with CKP having PKRS and PRGA; in D2 the 1-byte-1-clock is the mode of data processing, while in D3 the data processing mode is 2-bytes-1-clock. In D4 and D5, RC4 is implemented in two coprocessors; D4 is a 1-byte-1-clock design, while D5 is designed with 2-bytes-1-clock mode of data processing. In D6 the RC4 is designed in 1-byte-1-clock mode of data processing and in D7 the same, in 2-bytes-1-clock mode and both are implemented in four coprocessors. With eight coprocessors the design D8 was appropriately simulated but could not be implemented in hardware due to paucity of necessary resources. The designs D1 and D2 give a throughput of 1-byte-in-1-clock, D3 and D4, 2-bytes-in-1-clock, D5 and D6, 4-bytes-in-1-clock and D7 provide a throughput of 8-bytes-in-1-clock. The timing analyses of all the designs considering data processing during rising and falling edges of clocks have also been undertaken separately for 1-byte-1-clock designs as well as for 2-bytes-1-clock designs.

All circuit issues implemented in designs D1, D2, D4 and D6 involve 1-byte-1-clock mode of data processing and are detailed in Sec.3.1 and all the other designs, D3, D5 and D7 are related to 2-bytes-1-clock mode of data processing and are elaborately discussed in Sec.3.2.

3.1 1-byte-1-clock mode of Data Processing: Related Circuit Issues

The various components processing data in 1-byte-1-clock mode that are used in designs D1, D2, D4 and D6 have been described in the following subsections. The 1-byte-1-clock MUX-DEMUX based Storage Block consisting of the 8-bit S-box is detailed in Sec. 3.1.1 along with the technique adopted in actual swapping. The hardware design of a version of RC4 demonstrated in [2] has processed two consecutive bytes together and achieved a throughput of 2-bytes-in-2-clocks by adopting 3-stage pipeline architecture. The underlying idea of executing a hardware redesign of conventional RC4 in D1 is to see if the innovative ideas of swapping based on MUX-DEMUX combination followed by 3-stage pipeline architecture processing data in 1-byte-1-clock mode during both rising and falling edges of all clock cycles can give 1-byte-in-1-clock throughput without resorting to data processing of 2-bytes-in-2-clocks. The design D1 is a homogeneous 1-byte-1-clock design where all circuit components are functioning in the same mode. The design D1 is described in all possible details in Sec.3.1.2. The design D2 is a replica of D1 whose separate KSA and PRGA units are amalgamated in CKP that includes PKRS also and the underlying idea of implementing D2 is to see the effectiveness of the PKRS in scrambling the S-box 1024 times and to estimate the resource-wise, power-wise and statistic-wise advantage of CKP. The design D2 is well described in Sec. 3.1.3 detailing the CKP including its PKRS and PRGA processes. The D4 and D6 are designs based on two and four coprocessors respectively and for such cases the CKP with in-built PKRS and PRGA is always installed in
the first coprocessor and a stand-alone PRGA in other coprocessors. Both the CKP unit and also the stand-alone PRGA include the Storage Block and also the Z-circuit. The PKRS scrambles the 1st S-box 1024 times and at intermediate stages of int's scrambling, the 2nd S-box associated with other coprocessor in D4 is formed and also the 2nd, 3rd and 4th S-boxes associated with other three coprocessors in D6. All the S-boxes are formed during the scrambling of the 1st S-box and all the S-boxes including the 1st one are in decreasing order of randomization. At an instant, one PRGA byte is fetched from respective S-boxes of decreasing order of randomization, meaning that the 1st PRGA byte comes from 1st S-box, 2nd from 2nd so and so forth. The task of coprocessors other than the 1st one is to generate only PRGA bytes in synchronization with the 1st one and for this a stand-alone PRGA circuit similar to that used in D1 and shown in Figs. 6 is associated with each of all the other coprocessors. The issues related to designs D4 and D6 have been described in detail in Sec.3.1.4. The Z-circuit which is identical for the CKP unit and also for the stand-alone PRGA unit is presented in Sec.3.1.5. The timing analyses of 1-byte-1-clock designs of D1, D2, D4 and D6 considering data processing during rising and falling edges of clocks are given in Sec.3.1.6.

3.1.1 1-byte-1-clock Storage Block: Updating the S-Box following a swap

A single swap without using any temporary variable involves two consecutive statements, $x = y$ and $y = x$ indicating simultaneous register-to-register direct data transfer of two swapping elements. In VHDL, it is noted that a DFF (Delayed Flip Flop) is itself inserted in front of both $y$ and $x$ following two consecutive statements, $x = y$ and $y = x$ indicating that two DFFs hold the respective data till the onset of the next clock. Observing this, it is decided to use an appropriate MUX-DEMUX combination for swapping with a belief that the multiple swaps involving two pairs of S-box elements can also be swapped in one clock. The S-box is placed between DEMUX and MUX and each of 256 outputs of DEMUX accesses respective inputs of 256 S-box elements whose 256 respective outputs are connected to respective inputs of MUX through DFFs. The MUX fetches the required data and passes them appropriately to the DEMUX upgrading the S-box instantaneously and the upgraded data are being hold at the appropriate DFFs to make them available at the input of MUX at the beginning of the next clock.

The hardware design of 1-byte-1-clock storage block updating the S-box is shown in Fig. 2. The storage block consists of a register bank containing 256 numbers of 8-bit data representing the S-box, 256:2 MUX, 2:256 DEMUX and 256 D flip-flops (DFFs). The VHD compiler has merged two 256:1 MUX to design a single 256:2 MUX, the same technique is also adopted for 2:256 DEMUX. Each of the MUX and DEMUX combination is so designed that each accepts 2-select inputs $i$ and $j$ (both of 8 bit width) and addresses the two register data $S[i]$ and $S[j]$ at the same instant. For swaps, the $S[i]$ of MUX is connected to the $S[j]$ of DEMUX and the $S[j]$ of MUX is connected to the $S[i]$ of DEMUX. The storage block has thus 3 input ports ($i$, $j$ and $CLK$), and 2 ports, namely $S[i]$ of MUX & $S[j]$ of DEMUX and $S[j]$ of MUX & $S[i]$ of DEMUX.
3.1.2 1-byte-1-clock design of RC4 with Separate KSA and PRGA Circuits and its implementation: Design D1

The central idea of the present implementation of 1-byte-1-clock conventional RC4 in embedded system is to design its KSA and PRGA units in two separate silicon areas and each of the both uses the identical 1-byte-1-clock storage block shown in Fig. 2.

**Design of the KSA Unit following the algorithmic flow (vide Fig. 1A):** Fig. 3 shows a schematic design of the KSA unit. It has a storage block as stated in Sec. 3.1.1 whose MUX-DEMUX combination shown in Fig. 2 is taken as the MUX0-DEMUX0 combination. Initially the S-Box is filled with identity elements of $i$ whose values change from 0 to 255 as stated in line 3 of initialization module. The l-bytes of secret key are stored in the $K[256]$ array in a repetitive manner as given in line 4 (vide Fig. 1A). The KSA unit does access its storage block with $i$ being provided by a one round of MOD 256 up-counter, providing fixed 256 clock pulses and $j$ being provided by a 3-input adder ($j, S[i], K[i]$) following the line 8 (vide Fig. 1A) where $j$ is clock driven, $S[i]$ is chosen from the S-box being driven by MUX0 of the Storage Block and $K[i]$ is chosen from the K-array and is MUX1 driven (vide Fig. 3). The S-Box is scrambled by the swapping operation stated in line 9 (vide Fig. 1A) using MUX0-DEMUX0 combination in its Storage Block. The KSA operation takes one initial clock for its initialization and subsequent 256 clock cycles for its execution. The strategy of continuity of operations, between the KSA and PRGA processes functioning in two different circuits implemented in two different silicon areas, is to copy the KSA S-box data to the PRGA S-box at the end of the KSA process.

**Design of the PRGA Unit following the algorithmic flow (vide Fig. 1B):** Fig. 4 shows a schematic diagram of the design of the PRGA unit. The PRGA unit does access the storage block having MUX2-DEMUX2 combination with $i$ being provided by a MOD 256 up-counter (vide line 4 of Fig. 1B) and $j$ being given by a 2-input ($j$ and $S[i]$) adder following the line 5 (vide Fig. 1B) where $j$ is clock driven and $S[i]$ is chosen from the S-Box and driven by
MUX2 of the Storage Block. With updated \( j \) and current \( i \), the swapping of \( S[i] \) and \( S[j] \) is executed following line 6 (vide Fig. 3B) using MUX2-DEMUX2 combination of the storage block in Fig. 4. Following the line 7 (vide Fig. 3B), the adder output of \( S[i] \) and \( S[j] \) gives a value of \( t \) based on which the key stream \( Z \) is selected from the S-Box using MUX3 (vide line 8 of Fig. 3B).

3.1.3 1-byte-1-clock design of RC4 with CKP functioning as KSA, PKRS and PRGA and its implementation in a coprocessor: Design D2

While designing the 1-byte-1-clock CKP circuit performing the roles of KSA, PKRS and PRGA, one has to sequentially increase \( i_n \) and based on the increased \( i_n \) one finds \( j_n \) and then \( S[i_n] \) is swapped with \( S[j_n] \) in one loop. In RC4, \( i \) is considered as the sequential index (line 7 of Fig. 1A and line 4 of...
Fig. 1B) while \( j \) is the random index (line 8 of Fig. 1A and line 5 of Fig. 1B) and swapping (line 9 of Fig. 1A and line 6 of Fig. 1B) between two elements of the S-box is the continuous activity that all processes in CKP undertake. The operations of CKP for line 8 of KSA \((j_n = j_{n-1} + S[i_n] + K[i_n])\) and for line 5 of PRGA \((j_n = j_{n-1} + S[i_n])\) indicate that the additional K-part in KSA can be arranged in a circuit by MUX1 as shown in Fig. 5. The other hardware details are shown in Fig. 6. The selecting input signal PKRS_EN to the MUX is the output terminal of a comparator circuit, comp0 that is looking for the instant when i-count (counting clock cycles) becomes 256 so that the PKRS_EN status can decide the optional pass of \( K \). When KSA is on, i-count is '0' and the PKRS_EN latches to '0' after executing the necessary initialization activities during the first clock and the MUX1 passes a Key element (K) to the adder circuit. When the i-count is 257 and KSA is being run for 256 clocks, PKRS_EN gets enabled and after necessary initialization activity related to the PKRS process being executed during the 258th clock gets latched to '1' and '0' is passed to the adder circuit through the MUX1 setting in the PKRS swapping for the next 1024 clocks without any key element. After completion of 1024 cycles of the PKRS process, i-count becomes 1282 and after due initialization activities in regard to the PRGA process during 1283rd clock count, the PKRS_EN is kept in active state in order that identical swapping on account of PRGA continues and a PRGA_EN terminal which is the output terminal of comparator circuit, comp1 is additionally enabled activating the Z-Circuit to generate PGRA bytes. It may be noted that mutual swapping of two S-box elements does take place continuously in RC4 from its beginning to the end - in KSA one key element has always a role to choose one of the two swapping elements, in PKRS as well as in PRGA no key element has any role for such a choice and the PRGA process, besides swapping, has a role to activate the Z-circuit and to generate PRGA stream bytes.

Fig. 5: Design idea of 1-byte-1-clock CKP
enunciated by Roos [8] and others [11] [12]. Looking intricately to the PRGA bytes generation processes in D1 and D2, one would notice the both exhibit identical timing analysis of byte generation processes.

![Diagram](image-url)

Fig. 6: 1-byte-1-clock CKP with PKRS for D2

3.1.4 1-byte-1-clock design of RC4 with CKP Circuit together with PKRS and PRGA in the first of coprocessor and Stand-alone PRGA units in other coprocessors: Designs D4 and D6

**Design D4:** A 1-byte-1-clock accelerated RC4 is designed in D4 involving two coprocessors, two S-Boxes and two Z-circuits – it generates two Zs in 1-clock. The CKP unit that has already been designed in D2 involving one coprocessor and shown in Fig.6 is installed in the 1\textsuperscript{st} coprocessor with some additional part in the PKRS process and a stand-alone PRGA unit identical to that designed in D1 as a separate PRGA unit and shown in Fig.6 is installed in the 2\textsuperscript{nd} coprocessor. The two RC4 units in D4 each have a Storage Block with an identity S-box and a Z-circuit. The architecture of the broad hardware design of D4 is shown in Fig.7 where the additional PKRS part in-built with its CKP is explicitly shown over and above the corresponding one used in D2. The KSA process in D4 is identical to that used in D2 and continues scrambling the 1\textsuperscript{st} S-box for 256 cycles with key element and at the end of KSA PKRS EN gets enabled and sets in the PKRS process - this aspect has not been shown in Fig.7. The PKRS part in D4 continues scrambling the 1st S-box ($S_1$) for 1024 clocks, but while doing so it has an additional task of forming its 2nd S-box ($S_2$) in the 2nd coprocessor out of $S_1$ at an intermediate stage of its scrambling. The comparator circuit, comp2 looking for the instant when clock counter completes i-count of 512, and the S2_EN is instantly enabled activating the
buffer through which the 1st S-box at the 513rd instant is copied to the 2nd S-box and after this S2_EN is disabled. The comparator circuit, comp1 after the PKRS process completing 1024 clock cycles, PRGA_EN is enabled activating together the Z-circuit of the 1st processor and the stand-alone PRGA unit including its own Z-circuit of 2nd coprocessor keeping PKRS_EN in active state in order that identical swapping on account of PRGA continues. In the design D4, the two S-boxes in two coprocessors together contribute a pair of PRGA bytes in its generated sequence. Of each pair of bytes, the 1st byte is from the 1st S-box and the 2nd one, from the 2nd S-box. In order to keep a count of Zs, the 2 S-boxes, S1 and S2, together consider identical sequential index i and two different random indices j1 and j2 for S1 and S2 respectively and contribute 1 PRGA byte each in 1-clock making D4 to produce a throughput of 2-bytes-in-1-clock.

**Design D6:** Considering four coprocessors and four S-boxes, another 1-byte-1-clock version of accelerated RC4 generating 4 Zs in 1-clock is designed in D6 and is shown in Fig. 8. The CKP unit together with PKRS and PRGA that has been designed in D4 is installed in the 1st coprocessor of D6 with some additional part in PKRS and a stand-alone PRGA unit that is identical to that used in D4 is installed in three coprocessors of D6. The four RC4 units in D6 each have a Storage Block with an identity S-box and a Z-circuit. The design D6 in closely similar to the design D4 with an additional task for PKRS in D6 is to form three S-boxes out of the scrambling S1 S-box at three different stages of its randomization. The KSA process in CKP here is identical to that used in D2 as well as in D4 and continues scrambling the 1st S-box (S1) with key elements for 256 clock cycles. As soon as the KSA process of the CKP unit ends after 256 clocks, the PKRS_EN is activated setting in the PKRS process. When the PKRS process runs for 256 clocks, S4_EN is activated and data of S1 is copied to S4 through a buffer; when the PKRS continues for another 256 clocks, the S3_EN is activated making ways to copy S1 data to S3; when the PKRS continues for another 256 clocks, the S2_EN is enabled and S1 data are copied to S2 through a buffer; when PKRS runs for another 256 clocks, it finishes 1024 clocks of run and then the PKRS_EN is kept in active state in order that identical swapping on account of PRGA continues and PRGA_EN is activated enabling the Z circuits associated with the 1st coprocessors and the three stand-alone PRGA circuits associated with three other coprocessors including the respective Z-circuits allowing each coprocessor to consider the identical sequential index i and four different random indices j1, j2, j3 and j4 for S1, S2, S3 and S4 respectively and to generate 1 PRGA byte in 1-clock, thereby D6 produces 4-bytes in 1-clock.

### 3.1.5 1-byte-1-clock Z-Circuits Generating Random Key Streams

In this mode of data processing the Z-circuit generating random key stream is same for all the designs: (1) in D1, separate PRGA unit shown in Fig. 4 generates Z, (2) in D2, the CKP coprocessor shown in Fig. 6 generates Z, (3) in D4 and D6, the 1st coprocessor with CKP shown in Fig. 8 generates Z, and
(4) one stand-alone PRGA unit, in D4 and three stand-alone PRGA units in D6 generates Z. For all the cases mentioned above the Z-circuit is identical having two inputs to an adder circuit from two inout ports of the Storage Block having an S-box with a MUX-DEMUX combination. The first inout port is the S[i] of MUX and S[j] of DEMUX and the second inout port is the S[j] of MUX and S[i] of DEMUX. The 't' in the adder output terminal indicates an 8-bit index using which the MUX3 in Fig.4 and MUX4 in Fig.6, picks up the appropriate 8-bit data from the S-box and sends the same to the output of the respective MUX as 'Z' being a data in the sequence of random key stream.

Fig. 7: 1-byte-1-clock Design D4 with CKP, in coprocessor-1 and Stand-alone PRGA in coprocessor-2

Fig. 8: 1-byte-1-clock Design D6 with CKP in coprocessor-1 and stand-alone PRGA in other 3 coprocessors.
3.1.6 Timing analyses of 1-byte-1-clock Designs: D1, D2, D4 and D6

Both the designs D1 and D2 are 1-byte-1-clock designs in one coprocessor with one S-box and the difference between D1 and D2 lies in pre-PRGA activities, in the sense that only KSA process is being run in D1 for 257 clock cycles while in D2 PKRS process is being run for 1025 clock cycles after KSA as it is in D1. The PRGA process in D1 starts at the onset of 257th clock cycle while the same in D2 starts from 1283rd clock cycle. It may be noted that the sequence of PRGA bytes of both are different to each other, but the time sequences of PRGA activities for both being the same give identical timing analysis. One may note that in both the architectures of [1] and [2] the combinational logic load in each clock is quite large that is likely to lead to the increase of critical path. The logic load in each stage may be reduced by increasing the number of pipeline stages. In the present paper, with an eye to reduce the critical path delay, it is proposed to introduce four pipeline stages by suitably reducing logic loads in each stage of state as well as space and in order to increase the speed of execution it is also proposed to undertake data processing activity in the pipeline stages during both the clock edges, instead of one of the two clock edges. In 1st stage only $i$ values are incremented, in 2nd stage $j$ values are updated, in 3rd stage swap occurred, and in final stage $Z$s are generated. It may be noted that the dual clock edge sensitive circuits may not be a very good option for circuits with heavy combinational loads - however, the same are not true for circuits with light combinational loads.

**Data Flow Timing in D2 (PRGA Unit only)**

The proposed dual clock edge sensitive 1-byte 1-clock loop unrolled architecture in 4-pipeline stages is shown in Fig.10. The MOD 256 up counter shown in Fig.6 is so designed that $i$ starts from '1', goes up to '255' and then it repeats from '0' to '255' for each 256 subsequent clock cycles. The dual-clock-edge sensitive timing analysis of D2 for the first four clock cycles is shown below.

All additions shown in the timing analysis are modulo 256 additions.

1. Rising edge of $\phi_0$: $j_0=0$; $i_0=0$.
2. Falling edge of $\phi_0$: $i_1 = 1$.
3. Rising edge of $\phi_1$: $j_1 = (j_0 + S[i_1])$.
4. Falling edge of $\phi_1$: $i_2 \rightarrow 2$: $S[i_1] \leftrightarrow S[j_1]$; $Z_1 = (S[i_1] + S[j_1])$.
5. Rising edge of $\phi_2$: $j_2 = (j_1 + S[i_2])$; $Z_1 = (S[i_1] + S[j_1])$.
6. Falling edge of $\phi_2$: $i_3 \rightarrow 3$: $S[i_2] \leftrightarrow S[j_2]$; $Z_2 = (S[i_2] + S[j_2])$.
7. Rising edge of $\phi_3$: $j_3 = (j_2 + S[i_3])$; $Z_2 = (S[i_2] + S[j_2])$.

The series continues generating successive random key streams (Zs). If the text characters are $n$, $Z_n$ will be executed after $(n+2)$ PRGA clocks. Its throughput per byte is $(1+2/n)$. The timing diagram is shown in Fig.[D]

**Data Flow Timing in D4 (PRGA units only)**

The D4 has two coprocessors, the 1st one is the identical one installed in D2 with little modification in PKRS and the 2nd one is the stand-clone PRGA unit. Two separate S-boxes, S1 and S2, are separately attached with two coprocessors. In order to keep a count of $Z$s, the 2 S-boxes, S1 and S2, together consider identical sequential
Cycle 4 : φ
Cycle 3 : φ
Cycle 2 : φ
Cycle 1 : φ

3.2 Circuit Issues related to 2-bytes-1-clock modes of Design

The crux of 2-bytes-1-clock modes of RC4 design is to simultaneously upgrade \( i_n \) & \( i_{n+1} \) from \( i_{n-1} \) and \( j_n \) & \( j_{n+1} \) from \( j_{n-1} \) and to simultaneously execute swapping of \( S[i_n] \) with \( S[j_n] \) and of \( S[i_{n+1]} \) with \( S[j_{n+1}] \) in one storage block installed in a coprocessor functioning as 2-bytes-1-clock CKP having built-in PKRS and PRGA and also in another storage block installed in another coprocessor functioning parallel as stand-alone 2-bytes-1-clock PRGA.
The upgradation of two sequential indices $i_n$ and $i_{n+1}$ simultaneously from $i_{n-1}$ is simple and is executed by using an adder adding always '1' with $i_{n-1}$ and by using another adder adding always '2' with $i_{n-1}$. The simultaneous upgradation of two random indices $j_n$ & $j_{n+1}$ from $j_{n-1}$ is rather complex and the same in 2-bytes-1-clock CKP and also in 2-bytes-1-clock stand-alone PRGA are described in Sec.3.2.1 and 3.2.2 respectively with sub-section headings $j_n$ and $j_{n+1}$ generator. The MUX-DEMUX based swap of 2 pair of bytes together is executed by a 2-bytes-1-clock Storage Block which has been described in Sec.3.2.3. For simultaneous execution of two swaps, it is necessary to look into the seven conditions stated in Table 1 and after knowing actual bytes undergoing swap operation the swapping of necessary bytes would be undertaken. A behavior model based on the said seven conditions has been developed using VHDL and the unit is named as swap controller which is described in Sec.3.2.4.

The D3 is a RC4 design with 2-bytes-1-clock CKP with in-built PKRS and PRGA implemented in one coprocessor and is discussed in Sec.3.2.5 describing the PKRS process in detail. It may be noted that the mutual arrangement of data elements in D3 S-box after each swap of 2 pair of bytes together becomes identical to that in D2 after the corresponding 2 sequential swaps. Hence, if the PKRS process scrambles the D3 S-box for 512 times, it would achieve the level of randomization identical to that obtained in D2 by running the PKRS for 1024 times and then D3 produces byte sequence identical to that produced by D2. The D5 and D7 are designs of RC4 involving 2 and 4 coprocessors respectively and for such cases the 2-bytes-1-clock CKP with in-built PKRS and PRGA like the one in D3 is always installed in the 1st coprocessor and a stand-alone 2-bytes-1-clock PRGA unit, in other coprocessors. The issues related to designs D5 and D7 have been described in detail in Sec.3.2.6. The Z-circuits associated with the CKP unit installed in the 1st coprocessor and also associated with the stand-alone PGRA unit installed in other coprocessors are the same and each of all coprocessors generates 2-PRGA bytes together in 1-clock from respective post-PKRS S-boxes. The design of the Z-circuit is described in Sec. 3.2.7. The timing analyses of 2-bytes-1-clock mode of data processing during rising and falling edges of clock cycles designed in suitable pipeline architectures for 2-bytes-1-clock designs of D3, D5 and D7 are presented in Sec.3.2.8.

3.2.1 $j_n$ and $j_{n+1}$ Generator from $j_{n-1}$ for 2-bytes-1-clock CKP Unit

Fig.10 shows the 2-byte-1-clock 1st coprocessor with CKP generating $j_n$ & $j_{n+1}$ from $j_{n-1}$ with the help of a swap controller. As stated earlier the sequential indices $i_n$ and $i_{n+1}$ are simultaneously upgradated from $i_{n-1}$ using two adders and the $S[i_n]$ and $S[i_{n+1}]$ being simultaneously fetched from the S-box are fed to its MUX unit. One has to adopt the identical circuit techniques while fetching $K[i_n]$ and $K[i_{n+1}]$ from the K-box. In Fig.11 the simultaneous up-gradations of $j_n$ and $j_{n+1}$ from $j_{n-1}$ in CKP are shown. In the upper part of Fig.11, $j_n$ is shown upgraded from $j_{n-1}$ by adding $j_{n-1}$ with $S[i_{n-1}+1]$ in Adder8 whose result is added in Adder7 with $K[i_{n-1}+1]$ chosen using MUX1
and the result of Adder7 is \( j_n \). For evaluation of \( j_{n+1} \) directly from \( j_{n-1} \), both \( K[i_{n-1} + 1] \) and \( K[i_{n-1} + 2] \) are chosen using MUX2 and MUX3 respectively and are added in Adder1 as shown in Fig. 11. The result of Adder1 is added with \( j_{n-1} \) in Adder2 whose result is added with \( S[i_{n-1} + 2] \) in Adder3 and also with \( S[i_{n-1} + 1] \) in Adder4; the result of Adder3 is further added with \( S[i_{n-1} + 1] \) in Adder5 and the result of Adder4 is also added with \( S[i_{n-1} + 1] \) in Adder6, as shown in Fig. 11. The results of Adder5 and Adder6 are \( j_{n+1} \) for two logical conditions stated in eq.(3). The comparator shown in Fig.12 dynamically chooses one of the two logical conditions between \( i_{n+1} \) and \( j_n \) and the right \( j_{n+1} \) is dynamically chosen using MUX4. It may be noted that after completion of 128 clocks the PKRS_EN is enabled and it, instead of passing of \( K[i_{n-1} + 1] \) and \( K[i_{n-1} + 2] \), passes two '0's to Adder1 and also instead of passing of \( K[i_{n-1} + 1] \) passes '0' to Adder8 and the same thereby activates the PKRS process for further 512 clocks followed by continuation of the PRGA process.

![Diagram](image_url)

**Fig. 10:** CKP unit of 2 byte per Clock Hardware

### 3.2.2 \( j_n \) and \( j_{n+1} \) Generator from \( j_{n-1} \) for 2-bytes-1-clock Stand-alone PRGA Unit

For 2-bytes-1-clock Stand-alone PRGA Unit, the simultaneous upgradation of \( i_n \) and \( i_{n+1} \) from \( i_{n-1} \) involves a different circuit, since no key bytes are considered from the K-box. Fig. 12 shows the necessary circuit where \( j_n \) is obtained by adding \( j_{n-1} \) with \( S[i_{n-1} + 1] \) in Adder9. The Adder10 adds \( S[i_{n-1} + 2] \) with \( S[i_{n-1} + 1] \) and Adder11 adds \( S[i_{n-1} + 1] \) with itself and one of the two outputs from Adder10 and Adder11 is dynamically chosen using MUX5 based on the logical condition between \( i_{n+1} \) and \( j_n \) provided by the comparator, as
given in eq.(3) and is added with $j_{n-1}$ in Adder12, the output of which is the dynamic $j_{n+1}$.

Fig. 11: 2-bytes-1-clock CKP generating $j_n$ and $j_{n+1}$ from $j_{n-1}$

3.2.3 2-bytes-1-clock Storage Block: Updating the S-Box following a swap

Fig. 13 shows a schematic diagram of the design of the 2-bytes-1-clock storage block based on MUX-DEMUX combination that functions in the identical way the 1-byte-1-clock Storage Block shown in Fig. 4 does function. The difference lies in number of ports of the respective S-boxes. This storage block also consists of a register bank containing 256 numbers of 8-bit data representing the S-Box (register bank), 256:1 MUX, 1:256 DEMUX and 256 D Flip-Flops. Here two sets of $i$ and $j$ can address 4 S-box elements at a time. The values of $S[i_n], S[j_n], S[i_{n+1}]$ and $S[j_{n+1}]$ are updated by a 4 input DEMUX followed by a 4 input MUX through a Swap Controlling block, explained in Sec.3.2.2.

3.2.4 2-bytes-in-1-clock Swap Controller

While swapping of 2 pair of bytes in 2-bytes-1-clock storage block using MUX-DEMUX combination, its MUX unit picks up 4 bytes, $S[i_n], S[j_n], S[i_{n+1}]$ and $S[j_{n+1}]$ from an S-box and passes them to the swap controller in which four controlling indices $i_n, j_n, i_{n+1}$ and $j_{n+1}$ are additionally fed. Considering the seven conditions of data transfer cases depicted in columns 1 and 2 of Table 1, one can design a behavioral model of the swap controller which has 4 controlling input ports to be received from $i_n, j_n, i_{n+1}$ and $j_{n+1}$ and 4 input ports
Fig. 12: 2-bytes-1-clock stand-alone PRGA generating $j_n$ and $j_{n+1}$ from $j_{n-1}$

receiving data $S[i_n]$, $S[j_n]$, $S[i_{n+1}]$ and $S[j_{n+1}]$ from the MUX and has 4 output ports receiving the swapped data to be fed to the DEMUX. The Pictorial presentation of the swap controller is also depicted on Fig. 13. Dynamically the four controlling input variables would always satisfy one of the three set of logical conditions listed in the first seven rows of the "Condition" column of Table 1 and the swap controller would follow the swapping data shown in the corresponding row of the first seven rows depicted in the "Data Movement during 2 swaps" column of the same Table and appropriately connects the 4 input data lines to the 4 output ports to be fed to the DEMUX. The storage block of PRGA unit provides 2 output ports from its 2 in ports which are fed to an adder circuit with MUX3. During the falling edge of a clock pulse,
\( S[i] \) and \( S[j] \) values corresponding to \( i \)th and \( j \)th locations of the register bank are read and put on hold to the respective D-Flip-Flops. During the rising edge of the next clock pulse, the \( S[i] \) and \( S[j] \) values are transferred to the MUX outputs and instantly passed to the \( S[j] \) and \( S[i] \) ports of the DEMUX respectively and in turn are written to the \( j \)th and \( i \)th locations of the register bank. The updated S-Box is ready during the next falling edge of the same clock pulse.

3.2.5 2-bytes-1-clock design of RC4 with CKP functioning as KSA, PKRS and PRGA and its implementation in a coprocessor: Design D3

Fig. 10 shows the design layout of the 2-bytes-1-clock CKP circuit employing related KSA, PKRS and PRGA processes. If 2-bytes together are processed in 1-clock by adopting a suitable CKP circuits, it is necessary to decide whether the KSA will be run for 256 clocks or for 128 clocks. In the present study of various designs, it is intended that the introduction of PKRS should have identical effects to the Post-PKRS PRGA byte sequences of all designs. If the 2-bytes-1-clock KSA runs for 128 clocks, the post-PKRS PRGA-byte sequence to be obtained in D3 would be identical to that obtained in design D2. If 2-bytes-1-clock KSA unit runs for 256 clocks, its PKRS unit receives a randomized S-box which the 1-byte-1-clock PKRS unit would have received had it been that its KSA unit is being run for 512 clocks. For the present case of 2-bytes-1-clock design, it is decided to run KSA for 128 clocks instead of 256 and PKRS for 512 clocks instead of 1024 clocks. Only the loop unrolled approach reduces the number of iterations of PKRS process from 1024 to 512.

While the KSA is done, PKRS_\text{EN} activates PKRS and undertakes swapping of the S-Box 1024 times in 512 (2 swaps in each round) rounds using 2 sets of \( i \) and \( j \) indices without enabling the Z circuit. After 512 rounds PRGA_\text{EN} activates the PRGA circuits installed at all the other coprocessors including their Z-circuits and the Z circuit of all the 1st coprocessor so that all coprocessors can generate key stream parallel from respective S-boxes.

3.2.6 2-bytes-1-clock designs of RC4 with CKP functioning as KSA, PKRS and PRGA and its implementation in Coprocessors: Designs D5 and D7

During the PKRS process undertaken in D5 having 2 co-processors and 2 S-Boxes, the S-box, named as S2, is buffered after 256 count of \( i \) and the original S-Box, named as S1 is kept after the 512 count of \( i \). D5 produces 4 Zs in 1-clock, 2 from S2 and 2 from S1. The sequential index \( i \) being the clock count is identical for both S1 and S2, while the random indices for S1 and S2 are considered as \( j_1 \) and \( j_2 \) respectively. The hardware architecture of said design is shown in Fig. 13. During the PKRS process undertaken in D7 having 4 co-processors and 4 S-Boxes, the S-boxes, named as S4, S3 and S2, are buffered after 128, 256 and 384 counts of \( i \) respectively and the original S-Box, named as S1 is considered after the 512 count of \( i \). The \( i \)-count in this case also remains the same for the four S-boxes, but the different \( j \)-count for S1, S2, S3 and S4 is
considered as \( j_1, j_2, j_3 \) and \( j_4 \) respectively. D7 produces 8 Zs in 1-clock, 2 from each of the 4 post-PKRS S-Boxes. The hardware architecture of said design is shown in Fig. 15. Make Z\_EN as PRGA\_EN and make necessary changes in 2 \( j \)-counts in each S-box.

![Fig. 14: 2-bytes-1-clock CKP with PKRS for 1st coprocessor in D5](image)

![Fig. 15: 2-bytes-1-clock CKP in coprocessor-1 and stand-alone PRGA in 3 coprocessors](image)

3.2.7 2-bytes-1-clock Z-Circuit: Generation of Key Streams \( Z_n \) & \( Z_{n+1} \) together

In RC4, generation of \( Z_n \) takes place from \( S_n \) level S-box form after 1 pair of swap in \( S_{n-1} \)-level S-box. In 2-bytes-1-clock mode of design the 2 pairs of
swapping brings the S-box from $S_{n-1}$-level directly to $S_{n+1}$-level bypassing the $S_n$-level and $Z_n$ & $Z_{n+1}$ are generated together in 1-clock. It is planned to fetch $i_n$ and $j_n$ from $S_{n-1}$-level S-box before swap and the post-swap $Z_n$ is computed following a simple trick presented in eq. [4] and [5] below,

$$t_n = (S_{n-1}[i_n] + S_{n-1}[j_n]) \mod 256$$  \hspace{1cm} (4)

$$if((t_n! = i_n)\text{and}(t_n! = j_n)) \rightarrow Z_n = S_{n-1}[t_n];$$

$$elseif((t_n = i_n)\text{and}(t_n! = j_n)) \rightarrow Z_n = S_{n-1}[j_n];$$

$$else((t_n! = i_n)\text{and}(t_n = j_n)) \rightarrow Z_n = S_{n-1}[i_n];$$  \hspace{1cm} (5)

The $Z_{n+1}$ is computed from $S_{n+1}$-level S-box after the completion of 2-bytes-in-1-clock swap following the usual computation of RC4 done in 1-byte-in-1-clock design. The circuit computing $Z_n$ fetches $S_{n-1}[i_n]$ and $S_{n-1}[j_n]$ from the input side of the swap controller during the falling clock edge and put them in an adder, the output of which along with $i_n$ and $j_n$ are fed to a MUX through necessary comparators so that the condition stated in eq.5 above can be appropriately organized enabling to fetch suitable data from the $S_{n-1}$-level S-box as dictated by eq. [5]. The circuit computing $Z_{n+1}$ picks up $i_{n+1}$ and $j_{n+1}$ from output side of the swap controller during the rising clock edge following the falling clock edge and put them to an adder, the output of which is fed to an MUX which picks up appropriate data from the S2-level S-box. The hardware architecture of $Z_n$ and $Z_{n+1}$ are shown in Fig [16]

![Fig. 16: $Z_n$ & $Z_{n+1}$ Generator](image)

3.2.8 Timing analyses of 2-bytes-1-clock Designs: D3, D5 and D7

1. Rising edge of $\phi_0$: $j_0 = 0$; $i_0 = 0$.
2. Falling edge of $\phi_0$: $i_1 = 1$; $i_2 = 2$.
3. Rising edge of $\phi_1$: $j_1 = (j_0 + S_0[i_1])$; $j_2 = j_0 + S_0[i_1] + S_1[i_2]$.
4. Falling edge of $\phi_1$: $i_3 = 3$; and $i_4 = 4$, Swap Occurred, $Z_1 = S_1(S_0[i_1] + S_0[j_1])$;
5. Rising edge of $\phi_2$: $j_3 = (j_2 + S_2[i_3])$; $j_4 = (j_2 + S_2[i_3] + S_3[i_4])$; $Z_2 = S_2(S_1[i_2] + S_1[j_2])$.
6. Falling edge of $\phi_2$: $i_5 = 5$; $i_6 = 6$, Swap Occurred, $Z_3 = (S_2[i_3] + S_2[j_3])$;
7. Rising edge of \( \phi_3 \) : \( j_5 = (j_4 + S_4[i_5]) \); \( j_6 = (j_4 + S_2[i_5] + S_6[i_6]) \), \( Z_4 = S_3[S_2[i_4] + S_2[j_4]] \).

It is to be noted that the timing diagram of PKRS is similar to PRGA except the \( Z \) computation. The timing diagram is shown in fig. 17.

4 Results of all Implementations : Comparative Study

The coprocessor and main processor work in truly parallel fashion which enhances the overall performance of the system. When plain text comes to the main processor, it sends a Key request to coprocessor. The coprocessor generates \( Z \)s and stores into a FIFO. The main processor extracts the \( Z \)s from FIFO and xored with plain text. At the last phase the cipher text is sent to UDP buffer for further ethernet processing as shown in Fig. 18. The results of consumption of hardware resources and electrical power of all the designs are noted at the simulation level and are presented in Sec. 4.1. Results of Throughput and a Comparative Study of it with that obtained with the existing implementations are presented in Sec. 4.2.

4.1 Results of Consumption of Hardware Resources and Power

In this paper systematically accelerating 7 design algorithms of RC4 are proposed, such as, (D1) 1-byte per clock with 1 S-Box, (D2) 1-byte per clock with
Fig. 18: 2 RC4 co-processor with main processor

CKP and 1 S-Box, (D3) 2-bytes per clock with CKP and 1 S-Box, (D4) 2-bytes per clock with CKP and 2 S-Boxes, (D5) 4-bytes per clock with CKP and 2 S-Boxes, (D6) 4-bytes per clock with CKP and 4 S-Boxes, (D7) 8-bytes per clock with CKP and 4 S-Boxes. All the designs are ported on Virtex 5 FPGA where the main processor handling the data interfaces functions in parallel with the co-processors undertaking parallel data processing and both together take care of the execution of RC4 algorithm. The power consumption and hardware usage of the 7 designs are shown in Tables 2 and 3 respectively. Comparing D2 with D1, both having throughput of 1-byte-in-1-clock, it is noticed that D2 with CKP consumes lesser static power and generates lesser dynamic power (vide Table 2) and consumes substantially lesser silicon slices and LUTs (vide Table 3). For this reason the CKP has been incorporated in all future designs. Comparing D3 with D4, both having throughput of 2-bytes-in-1-clock, it is observed that D3 consumes lesser static power per byte, but generates more dynamic power per byte (vide Table 2), while the hardware usage for D3 on different accounts are substantially lesser (vide table 3). For generating 2 bytes per clock, the consideration of power and hardware usage indicates that D3 is always preferred to D4 for embedded system. On comparing D5 and D6, both having throughput of 4 bytes per clock, identical conclusion would also be drawn in favour of D5 (vide Tables 2 and 3). Hence to achieve a suitable throughput in hardware, the implementation of 2-bytes-1-clock mode of design is always preferred to 1-byte-1-clock mode of design.

Table 2: Power consumption of 7 designs

| Designs | Static Power in mw | Dynamic Power in mw | Total Power in mw | Static Power/byte | Dynamic Power/byte | Total Power/byte |
|---------|-------------------|---------------------|------------------|------------------|-------------------|-----------------|
| D1      | 970.8             | 206.4               | 1177.2           | 970.8            | 206.4             | 1177.2          |
| D2      | 904.87            | 159.85              | 1064.72          | 904.87           | 159.85            | 1064.72         |
| D3      | 930.01            | 502.87              | 1432.88          | 465              | 251.44            | 716.44          |
| D4      | 959.88            | 373.61              | 1333.48          | 479.94           | 186.81            | 666.74          |
| D5      | 976.24            | 656.75              | 1632.99          | 244.06           | 164.19            | 408.25          |
| D6      | 971.34            | 572.74              | 1544.08          | 242.84           | 143.19            | 386.02          |
| D7      | 1010.58           | 1226.70             | 2237.28          | 126.32           | 153.34            | 279.66          |

Regarding power, one would notice from Table 2 that with increasing throughput the consumption of static power per byte decreases nonlinearly with increasing nonlinearity, while the generation of dynamic power per byte decreases nonlinearly with decreasing non-linearity exhibiting a tendency to asymptotically assume a fixed value at a higher throughput. Regarding hardware, one would notice from Table 3 that the slices and LUTs required for
generation of 2-bytes per clock by the CKP coprocessor of D3, D5 and D7 are around 2136 and 15411 respectively, while the same required for generation of 2-bytes per clock by the other one coprocessor in D4 are around 2097 and 17194 respectively and the same required for generation of 2-bytes by each of the other three coprocessors in D7 are around 2097 and 17640 respectively. The results are in reasonable conformity.

The critical path of our proposed designs is reasonably good. For 1-byte-1-clock mode of designs D1, D2, D4 and D6 the critical path is observed as 4.127 ns indicating 242 MHz as the maximum usable clock frequency. The clock frequency used in all the implementations of 1-byte-1-clock mode of designs is 200 MHz. For 2-bytes-1-clock mode of designs D3, D5 and D7, the critical path is observed as 5.15 ns indicating 194 MHz as the maximum usable clock frequency. The clock frequency used in all the implementations of 2-bytes-1-clock mode of designs is also 194 MHz.

Table 3: Hardware usage of 7 designs

| D  | For the Design | 1st CKP Coprocessor | Other coprocessor(s) | Per other coprocessor |
|----|----------------|---------------------|---------------------|-----------------------|
|    | Slices | LUTs | Slices | LUTs | Slices | LUTs | Slices | LUTs | Slices | LUTs |
| 1  | (3+5) | (5-8) | - | - | - | - | - | - | - | - |
| 2  | 4173 | 14588 | 4173 | 14588 | - | - | - | - | - | - |
| 3  | 2094 | 5430 | 2094 | 5430 | - | - | - | - | - | - |
| 4  | 2136 | 15411 | 2136 | 15411 | - | - | - | - | - | - |
| 5  | 2136 | 15411 | 2136 | 15411 | - | - | - | - | - | - |
| 6  | 4233 | 32605 | 2136 | 15411 | 2097 | 17194 | 2097 | 17194 | - | - |
| 7  | 8256 | 63556 | 2094 | 5430 | 6162 | 58126 | 2054 | 19375 | - | - |

Fig. 19: Experimental setup of FPGA based secured data communication

All the designs has been implemented on Virtex 5 (ML505, lx110t) and Spartan 3E (XC3S500e) FPGA board using ISE 14.4 and EDK 14.4 tool. The power and resource result shown in Tables 2 and 3 have been obtained for the said Virtex board. The coprocessor has been coded by VHDL language and the main processor functionality has been projected by SystemC language. Two Xilinx FPGA Spartan 3E (XC3S500e-FG320) boards, each with RC4 encryption and decryption engines separately, shown in Fig [19] are connected
4.2 Throughputs of 7 Designs: Comparative Study with Existing Implementations

In Table 4 the throughputs of all the existing works available in literature are given along with the same for all the 7 designs proposed for D1 through D7. From the Table 4, it is seen that the works presented in refs. [21] and [20] are 3-bytes per clock designs, while those given in refs. [1] and [22], and also those presented in D1 (vide Sec. 3.1.2) and in D2 (vide Sec. 3.1.3), are essentially 1-byte per clock design. In D1 and D2, KSA process is executed within 257 clocks with an initial lag of 1 clock and the PRGA computes 1 byte per clock after a lag of 2 initial clocks. For D3 presented in Sec. 3.2.5, the KSA iterates 256 loops within 128 clocks and the PRGA executes 2-bytes in single clock after a lag of 2 initial clocks. Although the PRGA throughput of designs D3 and D4 and that for ref [2] are identical, the number of clock to generate one byte for each of them are \( \frac{1}{2} + \frac{642}{n} \), \( \frac{1}{2} + \frac{1284}{n} \) and \( \frac{1}{2} + \frac{259}{n} \) respectively. This indicates that the design D3 is a better design than D4. The designs D5 and D6 have a throughput of 4 bytes per clock and the design D7, 8 bytes per cycle. The additional PKRS process needs 1024 clock cycles for designs D2, D4 and D6 and 512 clock cycles for designs D3, D5 and D7. It is to be noted that the number of clocks needed to generate 1 byte for design D5, D6 and D7 are better than all existing RC4 architecture. It has been seen that the two fastest RC4 with 1-byte and 2-bytes architectures get 14.8 Gbps and 30.72 Gbps throughput respectively in 65 nm ASIC platform where clock frequencies for 1 byte [1] and 2 byte architecture [2] are 1.85GHz and 1.92 GHz respectively. The designs D6 and D7, the fastest architecture proposed in our paper, get 5.96 Gbps and 11.57 Gbps throughput respectively in 65 nm FPGA technology where clock frequencies are 200 MHz and 194 MHz respectively. Between the ASIC and the FPGA implementations, the commonalities are the 65 nm technology and the Gbps throughput, whereas the difference is between GHz and MHz clock frequencies. The ASIC based designs, in comparison to FPGA based designs, achieved about 2.5 times higher throughput using about 9 times higher clock frequencies. The observation indicates that our proposed FPGA based parallel processing design algorithms to accelerate RC4 have some inherent strength. If the 2-bytes-1-clock mode of parallel processing design with 4 S-boxes (as in D7) generating 8-bytes per clock is implemented in ASIC 65 nm technology with 1.92 GHz of clock frequency, there is every likelihood to achieve substantially higher throughput.

5 Study of Statistical Tests of long sequence of PRGA bytes of all Designs

Of the 7 designs, from D1 to D7, being studied on accelerating RC4, six, from D1 to D6, are studied at the implemented level following the simulation level studies, while D7 is being studied only at the simulation level since there
Table 4: Comparison of various performance metrics with existing designs

| Architecture | Number of Clock Cycles |
|--------------|------------------------|
|              | KSA per byte | PRGA for n Bytes | PRGA for n byte | RC4 for per byte o/p from RC4 |
| Ref [21], [20] | 256X3=768 | 3n | 3n+768 | 3+ |
| Ref [22] | 3+256=259 | 3n | 3n+768 | 3+ |
| Ref. [1] | 1+256=257 | 1+n | 1 | 257+2+n | 1+ |
| Ref [2] | 1+256=257 | 1+n | 1 | 257+2+n | 1+ |
| Design 1 | 1+256=257 | 1+n | 1 | 257+2+n | 1+ |
| Design 2* | 1+256+5+256=1282 | 2+n | 1 | 1282+2+n | 1+ |
| Design 3* | 1+128+1024=1282 | 2+n | 1 | 1282+2+n | 1+ |
| Design 4* | 1+256+5+256=1282 | 2+n | 1 | 1282+2+n | 1+ |
| Design 5* | 1+128+1024=1282 | 2+n | 1 | 1282+2+n | 1+ |
| Design 6* | 1+256+5+256=1282 | 2+n | 1 | 1282+2+n | 1+ |
| Design 7* | 1+128+1024=1282 | 2+n | 1 | 1282+2+n | 1+ |

has been a paucity of bus width for its implementation in FPGA. D1 is a conventional implementation of RC4 in 1-byte-1-clock mode of data processing without CKP, D2 is the same implementation with CKP and D3 doubles the throughput by processing 2-bytes in 1-clock preserving the CKP part of D2 intact. It may be noted that all the designs have identical 16-character key, while each of all the first three designs, D1, D2 and D3, has one S-Box, each of the next two designs, D4 and D5 has two S-boxes and the last two, D6 and D7, has four S-boxes. Moreover, D1, D2, D4 and D6 are 1-byte-1-clock design, while D3, D5 and D6 are 2-bytes-1-clock designs. For D1, the S-box that starts generating PRGA bytes is the post-KSA S-box, while the same for D2 and D3 are the post-PKRS ones. Hence, the random key sequences for D2 and D3 are expected to be identical, while the same for D1 would be different. The design D4 uses two parallel S-boxes and generates 2 bytes in 1-clock, each of which is simultaneously contributed by each of the two S-boxes and is being processed at the output sequentially. In the next clock cycle another 2-bytes are generated in an identical manner giving rise to a sequence of 4-bytes in 2 clocks of which 1st and 3rd are from the 1st S-box, while 2nd and 4th are from the 2nd S-box. In D5, 4-bytes are generated in 1-clock of which the first two are simultaneously extracted from the two S-boxes during the first-half-clock of a clock cycle and the other two are also drawn simultaneously from the same two S-boxes during its second-half. In nutshell, D4 generates a sequence of 4 bytes in 2 clocks, while D5 generates the same sequence in 1 clock. The same is true for D6 and D7 where both are using 4 S-boxes in which first set of 4-bytes are obtained simultaneously from the four S-boxes while the second set of 4 bytes are also obtained simultaneously from the same four S-boxes. It is therefore observed that the random key sequences are different to each other for D1, D2, D4 and D6 designs, while that for D3, D5 and D7 are identical to D2, D4 and D6 respectively. Hence, statistical tests are to be undertaken for the four sets of random key sequences obtained from D1, D2, D4 and D6 designs in order to understand their randomness properties. Here for statistical tests, the indigenously coded NIST Statistical Test Suite comprising of 15 statistical tests [26], [27] are adopted.
5.1 The Strategy of NIST Statistical Test Suite

The NIST Statistical Test Suite has 15 tests which are given in Sec. 5.2. The principal strategy of the NIST Statistical Test Suite is to judge statistical randomness property of random bit generating algorithms. Based on 300 to 500 different keys, the algorithm generates a series of even number of different long random sequences of n bits, n varying between 13 and 15 lacs, each of which is tested by the 15 tests. Each test has a specific statistic parameter for bit sequences under the assumption of randomness and calculates the deviation of the respective statistic parameter for the series of tested bit sequences.

From broad theoretical consideration, the 15 tests can be categorized into four groups; the first includes tests 1 to 4 as Frequency Tests, the second, tests 5 and 6 as Repetitive Patterns Tests, the third, tests 7 to 12 as Patterns Matching Tests and the fourth, tests 13 to 15 as Random Walk Tests.

It is noted that 6 tests (1, 3, 6, 9, 13 and 15) consider the entire bit sequence together and the theoretical studies available in literatures mention their statistic parameters and also the ways to calculate their respective simple deviations which is used in Error Function for 5 tests (1, 3, 6, 9, and 15) and in Normal Gaussian Distribution Function for test 13 to compute respective P-values. Other 9 tests (2, 4, 5, 7, 8, 10, 11, 12 and 14) consider the issue of degrees of freedom and the available theoretical studies indicate their respective statistic parameters and also mention ways to calculate their chi-square ($\chi^2$) deviations with degrees of freedom which are used in Gamma Function to compute their respective P-values. The 2 tests (2 and 7) consider the entire bit sequence being divided in N blocks and their P-values are computed based on Gamma Function with degrees of freedom N. The 4 tests (4, 5, 8 and 10) consider the entire bit sequence being divided in N blocks and also consider (K+1) classes obtained from respective theoretical studies and their respective P-values are computed using Gamma Function with degrees of freedom K, instead of N. The 3 tests (11, 12 and 14) consider the entire bit sequence together and introduce (K+1) classes obtained from respective theoretical studies while calculating their statistic parameters which are used in Gamma Function with degrees of freedom K in order to compute their P-values. The methodologies to compute P-values using Error function, Normal Gaussian Distribution function and Gamma function are well described in [26], [27].

5.2 Brief description of test-wise strategy to evaluate deviation of statistic parameters

The purposes in each test being applied on n-bit binary sequence are briefly narrated focusing the statistic parameters and methods to calculate the simple deviations or the $\chi^2$-deviations as the case may be.

**Test 1: Mono-bit Frequency test:** It is intended to see if the difference of number of 0s and 1s falls within the limit of randomness. From $\varepsilon_i$ binary sequence, different $\chi_i$ sequence using a mathematical relation $\chi_i = 2\varepsilon_i - 1$ is obtained where 0s are changed to -1 keeping 1s as +1. The summation of $|\chi_i|$ gives the simple deviation of magnitude of the difference of number of 1s and
0s is calculated. The P-value is computed by using the simple deviation in Error function.

**Test 2: Mono-bit Frequency test in N blocks:** The purpose is to see if the number of 1s in M-bit N Blocks is close to M/2 and the χ²-deviation of proportion of 1s in M-bit blocks from probability 1/2 is calculated. The P-value is computed by using the χ²-deviation in Gamma function with N degrees of freedom.

**Test 3: Test of Runs of 0s and 1s:** It is intended to see if the frequencies of runs of 1s and 0s of various lengths across the entire sequence are in limits of randomness and the simple deviation of number of runs of 0s and 1s together from that obtained for random sequence is calculated. The P-value is computed by using the simple deviation in error function.

**Test 4: Test of Longest runs of 1s in N blocks involving (K+1) classes:** It is intended to see if the frequencies of (K+1) classes of longest runs of 1s appearing in the N-block sequence each of M bits falls within the limit of randomness. From relevant theoretical studies it is observed that K is considered as 3 for M=8 and there are 4 class of blocks (ν_i, i = 0 to 3) based on longest run of 1s varying from 1-bit or less to 4-bit or above and the χ²-deviation of the observed four classes from expected ones can be calculated for M=8. The theoretical studies also indicate that 6 classes can also be considered for larger values of M, e.g. 128, 512 and 1000 and 7 classes if M = 10000. The P-value is computed by using χ²-deviation in Gamma function with K degrees of freedom.

**Test 5: Binary Matrix Rank test in N blocks involving 3 classes:** The test intends to see linearly dependent repetitive patterns within its fixed length N blocks of sub-strings of M2 bits forming (M x M) matrix and to search its rank. The choices of M (≤32) and N are made in such a way that the discarded bits (n - M^2 N) become least. The search is for the rank of an M-order matrix by calculating determinants of all its possible sub-matrices including the own one. If the determinant of M-order matrix is non-zero, its rank is M; if not and if at least the determinant of one of (M-1)-order sub-matrices is non-zero, its rank is (M-1); if not, one has to look for all possible sub-matrices of (M-2)-order and downwards. For a full rank sub-matrix, there are no repetitive patterns. From relevant theoretical studies under the assumptions of randomness for M ≥ 10, the probability data of full rank M-order matrix and other lower order sub-matrices are available. The probability values for sub-matrices of (M-2)-order and lower have been observed to be so low that these can be clubbed together without any effective loss of information providing three classes of matrices and giving 2 degrees of freedom from class point of view for the distribution function. The χ²-deviation of full rank and rank-deficiency matrices from theoretically expected ones gives deviation values of the statistic parameter. The P-value is computed by using the χ²-deviation in Gamma function with 2 degrees of freedom.

**Test 6: Discrete Fourier Transform test:** The purpose of the test is to detect periodic features in the n-bit sequence by focusing on the peak heights in its Discrete Fourier Transform. The periodic features indicate the pres-
ence of repetitive patterns that are close to each other. It is intended to see
the test statistic parameter \( (d) \), which is the normalized difference between the
observed numbers of peaks exceeding 95% threshold \( (T) \) and the expected the-
etrical number of such peaks under the assumption of randomness, is within
the limit of randomness when less than 95% peak occur below \( T \) and greater
than 5%, above \( T \). The P-value is computed by using \( d \) in Error function.

**Test 7: Non-overlapping Template test in N Blocks:** The purpose of
the test is to search number of occurrences of pre-defined non-periodic (aper-
deric) patterns by using a non-overlapping m-bit window sliding by 1-bit -
onece the pattern is found, the window is reset after sliding m-bit. The entire
n-bit sequence is divided in N blocks each of M bits where M is expected to be
greater than 1% of n and N is the integer division of n by M. The distribution
of such non-periodic patterns in blocks is theoretically found to follow Gaus-
sian distribution function based on Central Limit theorem and expressions of
mean and standard deviation of number of occurrences of all specified pattern
are also given following exhaustive theoretical studies. The number of times
the specified patterns do occur in each block is counted and the \( \chi^2 \)-deviation
of the same from the mean is obtained. The P-value is computed by using the
\( \chi^2 \)-deviation in Gamma function with N degrees of freedom.

**Test 8: Overlapping Template test in N Blocks involving 6 classes:**
The purpose of the test is to search number of occurrences of pre-defined non-
periodic patterns by using an overlapping m-bit window sliding always by 1-bit
irrespective of whether the pattern is found or not and to see if the number
of such occurrences is within the limit of randomness obtained from relevant
theoretical studies. The sequence is divided in N blocks each of M-bit in such
a way that N is the integer division of n by M and is at least greater than
5. Six classes \( \nu_i \) with \( 0 \leq i \leq 5 \), is defined as the number blocks where m-bit
pattern is found in i-times. It is found that for this test the Poisson asymp-
totic distribution is being followed. From theoretical studies the probability
\( (p_i) \) of occurrences of \( \nu_i \) blocks corresponding to 6 classes are available in lit-
erature. The statistic parameter is the observed \( \nu_i \) blocks for 6 classes and its
\( \chi^2 \)-deviation is calculated based on observed and expected proportion of \( \nu_i \)
blocks for \( 0 \leq i \leq 5 \). The P-value is computed by using the \( \chi^2 \)-deviation in
Gamma function considering 5 degrees of freedom.

**Test 9: Maurer’s "Universal Statistical" test:** The test checks if the se-
quence is a significantly compressible one without any loss of information. A
significantly compressible sequence is considered to be non-random. The focus
of the test is to measure the distances in number of bits between two loca-
tions of an L-bit pattern, one in the initialization segment Q and others in the
test segment K. Such distances are measures that are related to the lengths
of compressed sequence. Out of the n-bit sequence, the initialization segment
has (QL) bits and the test segment has (KL) bits discarding less than L bits,
L can take values between 6 and 16. The test statistic parameter fn(L) is the
average of all such distances in number of bits arising out of the presence of
the L-bit pattern in many places of K test segments. Under the assumption of
randomness, the Standard Normal Gaussian Distribution function is assumed.
and an expression of expected value of the test statistic parameter $E f_n(L)$ is available in literatures including an expression of variance($L$) which also finds the standard deviation ($\sigma$) as a function of $K$. The simple deviation is calculated based on $f_n$, $E f_n(L)$ and $\sigma$. The P-value is computed by using the simple deviation in Error function.

**Test 10: Linear Complexity test in Blocks involving 7 classes:** The purpose of the test is to see if the sequence is complex enough to be considered random. The focus of the test is the length of a Linear Feedback Shift Register (LFSR) which generates the sequence. The bit sequence from which a longer LFSR is obtained can be termed as random, while the shorter LFSR indicates non-randomness. The Berlekamp-Massey Algorithm is adopted to obtain a LFSR. The n-bit sequence is divided into $N$ blocks, each of $M$ bits. Under the assumption of randomness, the theoretical mean length of LFSR ($\mu$) and also the statistical deviation, $T_i$ of a LFSR of length $L_i$ are obtained from literature and seven range of values of $T_i$ are marked between $-2.5$ and $+2.5$ as 7 classes for $0 \leq i \leq 6$. The theoretical probability ($\pi$) of number of blocks ($\nu_i$) corresponding to each of the 7 classes is also obtained from standard literature. Following the extraction of LFSR of each $M$-bit $N$ blocks and its length ($L_i$), the test statistic parameter is marked as the number of blocks ($\nu_i$) for $0 \leq i \leq 7$ and the $\chi^2$-deviation is calculated followed by computation of P-value by using the $\chi^2$-deviation in Gamma function and considering 6 degrees of freedom.

**Test 11: Serial test involving classes:** The test introduces a battery of procedures and intends to see the uniformity of distributions of patterns of some given lengths. The purpose of the test is to determine if number of occurrences of $2^m$ m-bit overlapping patterns is approximately the same, as would be expected for a random sequence. The values of $m$ is small, less than or equal to $\lceil \log_2 n \rceil - 1$. Under the assumption of randomness, every m-bit pattern has the same chance of appearing as every other m-bit patterns and each of all m-bit patterns is expected to occur $A_m$ times, where $A_m = n/2^m$. Across the entire bit sequence, the frequencies $\nu_i(m)$ of all possible overlapping m-bit patterns are counted for all decimal values of $i$ from $i=0$ to $i \leq (2^m - 1)$ and $\psi^2_{m-1}$-deviation of $\nu_i(m)$ from $A_m$ is calculated. Similarly, $\psi^2_{m-2}$-deviation and $\psi^2_{m-1}$-deviation are also calculated for (m-1)-bit and (m-2)-bit patterns considering $A_{m-1} = n/2^{m-1}$ and $A_{m-2} = n/2^{m-2}$ followed by calculating 1st order difference of $\psi^2_m$, i.e. $\Delta \psi^2_m = \psi^2_m - \psi^2_{m-1}$ and 2nd order difference of $\psi^2_m$, i.e. $\Delta^2 \psi^2_m = \psi^2_m - 2 \psi^2_{m-1} + \psi^2_{m-2}$. The $\Delta^2 \psi^2_m$ has a $\chi^2$ distribution with $2^m-1$ degrees of freedom and $\Delta^2 \psi^2_m$ has also a $\chi^2$ distribution with $2^m-2$ degrees of freedom and the Serial test produces two P-values using Gamma function. For $m=1$ the Serial test turns out to be the Frequency Test.

**Test 12: Approximate Entropy test using m-bit Pattern involving $2^m$ possibilities:** Entropy is a feature of randomness of an-bit sequence involving repetitive patterns. To measure entropy ($\phi^m$) of a sequence involving all possible overlapping m-bit patterns across the entire sequence, (m-1) bits are copied from the beginning and appended at the end of the sequence and the relative frequencies, $\pi_i(m)$ are calculated considering $i$ as the decimal values of all possible m-bit patterns over $(n+m-1)$ bit sequence followed by calcula-
tion of $\phi^m$ as the summation of $[\pi_i(m)\ln \pi_i(m)]$ for $i$ varying from 0 to $2^m-1$. Similarly, $\phi^{m+1}$ is also calculated using a $(m+1)$-bit patterns for the same sequence over $(n+m)$ bit sequence. The values of $m$ and $n$ are to be so chosen that $m$ becomes less than $\lfloor \log_2 n \rfloor - 5$. The test statistic parameter is the difference of $\phi^m$ and $\phi^{m+1}$ which is also termed as approximate entropy $A_{pe}(m)$. For a random sequence, the $A_{pe}(m)$ assumes a maximum value projected as $\ln 2$. The smaller values of $A_{pe}(m)$ indicate strong regularity implying non-randomness, while its larger values indicate substantial fluctuation or irregularity implying randomness. The $\chi^2$-deviation of the statistic parameter is calculated by comparing its value from $\ln 2$. The P-value is computed using $\chi^2$-deviation in Gamma function with $2^m$ degrees of freedom.

**Test 13: Cumulative Sums (cusum) test:** This test intends to see if either 1s or 0s appear in large numbers at early stages and at later stages of the tested sequence and for these two partial sequences of about 100 bits or more are considered at the beginning and at the end respectively. The expression $X = 2\epsilon_i - 1$, used in Test 1, makes the $\{0, 1\}^n\epsilon_i$ sequence to $\{-1, +1\}^n\chi_i$ sequence. The cumulative sums of the adjusted $\{-1, +1\}$ $X_i$ digits of a partial sequence at the beginning or at the end of the sequence is obtained as $S_i = S_{i-1} + X_i$ with $S_0 = 0$ and while on the run its maximum value $z = \max(|S_i|)$ is picked up. The purpose of the test is to see if the cusum of the partial sequences occurring in the tested sequence is too large or too small relative to the expected behavior of the same for random sequences. In the event the statistic parameter $(z/\sqrt{n})$ is large, the bit sequence is considered to be non-random. It may be noted the cusum can be undertaken in a forward manner (mode=0) starting from the beginning of the sequence to the end of the partial sequence and a larger statistic value indicates that 1s or 0s occur in large numbers at the early stages of the sequence. The cusum can also be undertaken in a reverse manner (mode=1) starting from the end of the sequence to the beginning of the partial sequence if its statistic value is large, 1s or 0s do occur in large numbers at the end of the sequence. Small values of the statistic for both the modes indicate that 1s and 0s are intermixed evenly across the entire sequence. For each of the two modes mentioned above, two $z$ values are noted. It is observed that the distribution of cusum follows the Standard Normal Gaussian Distribution function following which the two P-values are computed.

**Test 14: Random Excursions test involving 6 visits:** The test intends to ensure that 1s and 0s do occur intermingled evenly across the entire sequence including its mid-region as it happens in random sequences. As is being done in tests 1 and 13, the $\{0, 1\}^n$ binary sequence $(\epsilon_i)$ is transformed to $\{-1, +1\}^n$ sequence $(X_i)$. In the preset test a cusum state sequence $S_i$ is obtained using the expression $S_i = S_{i-1} + X_i$ with $S_0 = 0$ for $i = 1$ to $n$. The sequence $S_i$ is now bounded by two zeros at the beginning and at the end. The states, e.g., $\pm 1$, $\pm 2$, $\pm 3$, $\pm 4$, $\pm 5$, $\pm 6$ and $\pm 7$ including other intermediate zeros appearing on the bounded sequence. If the random excursion path of the bounded $S_i$ is graphically traced on the X-Y plane from $(0,0)$ to $(0,n+1)$, one observes that the trace starts from the origin $(0,S_0)$ and ends at $(0,S_{n+1})$ and goes through many intermediate zeros where it has intercepted the X-axis indicated the 0-
states of $S_i$. Between two successive 0-states there is a cycle, called a J-cycle and across the entire sequence there are many J-cycles involving various positive and negative states. The issue that is considered in the test is the number of J-cycles in which, say, the appearance for state $+1$ takes place for $k$-times in $\nu_k(+1)$-cycles for $0 \leq k \leq 5$, $k=0$ means no appearance and $\sum \nu_k(+1)=J(+1)$-cycles. Similarly one can find all the eight $J(\pm s)$-cycles. The theoretical studies define $\pi_k(s)$ as probability of J-cycles $k$-times visits to a state $s$ and provide separate algebraic expressions for $k=0$, $k=1$ to 4 and $k > 5$. The theoretical results indicate that in 90% and above cases states 5, 6 and 7 are found in no J-cycles. This is the reason that theoretical probabilities $\pi_k(s)$ are considered for $k$ varying from 0 to 5 with 5 degrees of freedom. In the event the states $\pm 6$ and $\pm 7$ are found $k$-time in J-cycles, these are included $\nu_k(s)$ for appropriate values $s$. Hence from practical consideration the eight states, e.g. $\pm 1$, $\pm 2$, $\pm 3$ and $\pm 4$ are considered and the eight $\chi^2$-deviation considering differences between corresponding to $\nu_k$ (observed) and $\pi_k$ (expected) are calculated and using them in Gamma function eight P-values are computed considering 5 degrees of freedom. If $J < \max(0.005\sqrt{n}, 500)$, the sequence is considered to be non-random. A one million bit sequence is considered non-random if $J$ is less than 500. Among eight P-values, if failing P-values are very much in minority, i.e. 1 or 2, the test can be considered to pass.

**Test 15: Random Excursions Variant Test:** The test looks for number of visits, $\varepsilon(s)$ to a particular state, $s$ in cusum random walk across the entire bit sequence and estimates deviations from expected number of visits in the random walk under the assumption of randomness. The 2nd paragraph of Test 14 is also applicable in Test 15. The statistic parameter in Test 14 is the number of J-cycles involved in making visits to a state for $k$-times where $k$ varies from 0 to 5, while the same in Test 15 is the number of visits, $\varepsilon(s)$ to a particular state across the entire bit sequence involving J-cycles in totality. Simple deviation of $\varepsilon(s)$ from $J$ is calculated under the assumption that $\varepsilon(s)$ follows the Standard Normal Distribution function whose Statistic Variation $\sigma$ is given as $(4|s|-2)$ for a particular state $s$. The simple deviation is used in Error function and P-value is computed for a particular state visit $s$. There are 18 states, e.g. $\pm 9$, $\pm 8$, $\pm 7$, $\pm 6$, $\pm 5$, $\pm 4$, $\pm 3$, $\pm 2$, $\pm 1$ and the observation on the 18 states would give us 18 P-values.

5.3 Statistical aspect of P-values in NIST Statistical Test Suite

Based on computed P-values, if one intends to draw statistically sound conclusion regarding randomness property associated with a random number generating algorithm, one has to consider a large number of long binary sequences numbering between 300 and 1000, each one to be comprised of about 13 to 15 Lacs of bits. It may be noted that of the 15 NIST tests, 11 tests (nos. 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 and 12) give 1 P-value each, each of the 2 tests (nos. 11 and 13) give 2 P-values, test 14, 8 P-values and test 15, 18 P-values. According to NIST Test Suite, the individual passing criterion of a P-value is to be set, the statistical criterion-1is to be set to pass majority of P-values obtained by a test applied on all data files generated by an algorithm and then the statis-
tical criterion-2 is to be set to judge the uniformity of distribution of all the P-values between 0 and 1 considered previously. The P-values (pv) are grouped in 11 ranges as, $(C_0)0 \leq pv < 0.01$, $(C_1)0.01 \leq pv < 0.1$, $(C_2)0.1 \leq pv < 0.2$, $(C_3)0.2 \leq pv < 0.3$, $(C_4)0.3 \leq pv < 0.4$, $(C_5)0.4 \leq pv < 0.5$, $(C_6)0.5 \leq pv < 0.6$, $(C_7)0.6 \leq pv < 0.7$, $(C_8)0.7 \leq pv < 0.8$, $(C_9)0.8 \leq pv < 0.9$ and $(C_{10})0.9 \leq pv < 1.0$. and the numbers in each group are noted. It is statistically reasonable for some P-values to fail. If an algorithm always generates data files giving rise to failing P-values, the algorithm always generates non-random numbers. The same is also true if an algorithms generates passing P-values clubbed in a specific range. The non-uniformity in the distribution of P-values is a non-random feature.

The three statistical criteria said above can be expressed as follows: Individual Passing Criterion of P-value (Significance level = 0.01): A P-value is considered to pass if it is greater than $\alpha$. A datafile can be considered to pass a test having one P-value, if its P-value is greater than $\alpha$. The same data file can also be considered to pass another test having multiple P-values, if all its P-values are greater than $\alpha$. Statistical passing criterion: Statistical passing criterion of a test applied on $f$ number of data files generated by an algorithm: The statistical passing criterion is expressed by a threshold parameter, named as Expected Proportion Of Passing, abbreviated as EPOP. For a test that considers $f$ data files, the EPOP is calculated following the formula given below:

$$EPOP = (1 - \alpha) - 3 \times \sqrt{\frac{\alpha(1 - \alpha)}{p}}$$

where $p$ = total no. of P-values for the concerned test = no. of P-values evaluated for one datafile multiplied by $f$. After applying the criterion-1 on all the data files by a test and storing the number of P-values falling within the range of 11 columns stated above, one can estimate Observed Proportion Of Passing (OPOP) as the ratio of number of passing P-values to the total number of P-values and can compare the same with EPOP. The concerned test passes the statistical passing criterion, if $OPOP > EPOP$.

Statistical Uniformity Criterion: Statistical Uniformity Criterion of P-values generated by a test applied on data files generated by an algorithm: The statistical uniformity criterion of all the P-values by a test is expressed by a parameter, called as P-value of P-values and abbreviated as POP. The range of P-values from 0 to 1 is considered being divided in 10 columns from $C_1$ to $C_{10}$ as stated above and the number in $C_0$ is considered being added with $C_1$. Ideally the p number of p-values is uniformly distributed if each of the 10 groups has $(p/10)$ number of P-values. In a practical situation one has to estimate the chi-square deviation using the formula given below:

$$\chi^2 = \sum_{i=1}^{10} \frac{(S_i - \frac{m}{10})^2}{\frac{m}{10}}$$

The consideration of 10 ranges indicates the degrees of freedom as $K = 9$ and the POP can be calculated from the following formula involving Gamma function $(a, x)$ where $a = K/2$ and $x = \chi^2/2$.

$$POP = 1 - \frac{\int(a, x)}{\Gamma(a, \infty)}$$

If $POP > 1e-4$, the distribution of P-values is uniform for the concerned test.
5.4 Results of Statistical Experiments

For undertaking Statistical experiments, 300 data files each of length 13,42,400 bits are generated by using 300 different 16-character keys. It is observed that for a particular key the generated data files for three pair of designs, namely D2-D3, D4-D5 and D6-D7 are identical. Using indigenously coded NIST Statistical Test Suite, statistical testings are undertaken on four sets of data files generated by the seven designs, namely D1, D2-D3, D4-D5 and D6-D7 and all the computed P-values are noted in a directory "Design-wise and Test-wise of P-values of 4 Designs" [link]. For histogram analysis of test-wise P-values of each of 4 designs, 11 columns as stipulated in Sec. 10.2 above are created and while reading the test-wise respective data from the directory said above, the data in the appropriate range of the 11 columns are noted in Table 5 for the designs D1 and D2-D3, while those for the designs D4-D5 and D6-D7, in Table 6. The test-wise EPOP data for all the 15 tests are calculated using eq.6 and the same are noted in the 2nd column of Tables 5 and 6 for all the 5 designs. The test-wise OPOP data is calculated as the ratio of summation of the histogram data of P-values in 10 columns from C1 to C10 to summation of the same in the 11 columns from C0 to C_{10} and the ratios for all the 15 tests corresponding to each of the 4 designs are noted in the 13th column of Table 5 and 6. The 17th column notes the remarks of the POP data as RP and each row of it marks the passing of the Statistical Passing criterion of a particular POP as ‘Y’, if it is greater than EPOP, else ‘N’. The marking of ‘Y’ means, a stipulated test considers a particular design algorithm to pass the statistical passing criterion. Now one has to see if the histogram data of P-values obtained experimentally are uniformly distributed and satisfies the uniformity criterion. The test-wise chi-square (χ²) deviation for a particular design is calculated using eq.7 and the POP data (P-value Of P-values) is calculated using eq.8 The test-wise POP data for all the 15 tests corresponding to each of the 4 designs are noted in the 16th column of Tables 5 and 6. The 17th column notes the remarks of the POP data as RP and each row of it marks the uniformly passing of criterion of a particular POP data as ‘Y’, if POP is greater than 1e-4, else ‘N’. The marking of ‘Y’ means that a particular test considers the concerned design algorithm to pass the statistical uniformity criterion. When both 2nd and 3rd the criteria are satisfied for all the tests for a particular design, the concerned algorithm generates sequences of random numbers or bits that can be considered to pass the test of randomness and this indicates that the algorithm generates sequence of random numbers or bits with majority with passing P-values and all the P-values including the failing ones are distributed uniformly between 0 and 1.

5.5 Discussion of Results of Statistical Tests

Looking at the RO and RP data marked respectively in 15th and 17th columns for D1 and D2-D3 in Table 5 and D4-D5 and D6-D7 in Table 6, one observes ‘Y’ for all 15 tests of all the designs indicating that all the designs produce random sequences of bits including the conventional RC4 designed in D1 in
1-byte-1-clock mode. The S-box generated by the PKRS process for the design D3 in 2-bytes-1-clock mode increases its security without sacrificing the randomness feature of its generated bit sequences. For 1-byte-1-clock design D4 and 2-bytes-1-clock design D5, the PKRS process generates two S-boxes at the different stages of randomization of the same string of initial byte sequences each producing identical byte sequence with increased security and throughput with no loss of their randomization features. The same is observed to be true for the 1-byte-1-clock design D6 and 2-bytes-1-clock design D7 for which the PKRS process generates four S-boxes at the different stages of randomization.

6 Conclusion
The innovative design concepts in respect of adopting MUX-DEMUX based swaps, utilizing rising as well as falling edges of clocks followed by introducing suitable pipeline structures for optimum space-time management for data processing has led to achieve increased throughput. The PKRS process has contributed multiple S-boxes creating scopes to use inherent parallelization features available in FPGA based embedded systems for increased throughput with increased security and without sacrificing randomization features of its bit sequences. The byte management coupled with clock management has been done in such a way that the sequence of bytes, being picked up sequentially from multiple S-boxes in designs with 1-byte-1-clock mode in 1-clock and in designs with 2-bytes-1-clock mode in 1/2-clock, become identical - the throughput is doubled without disturbing the byte sequence. The important thing is that the conventional RC4 is designed in hardware strictly by adopting 1-byte-1-clock mode of data processing at all stages and achieved a throughput of 1-byte in 1-clock without adopting 2-bytes-1-clock mode of byte processing in some stages. At present it has been possible to achieve a maximum possible throughput of 4-bytes in 1-clock while implementing designs D5 with 2 S-boxes and D6 with 4 S-boxes in Virtex 5 FPGA. It may be noted that the silicon spaces necessary for implementing the logic circuits required for processing 2 bytes together in 2 S-boxes in D5 is much less that required for implementing 4 S-boxes and necessary 1-byte-1-clock circuits. With hardware limitation in existing FPGA it has been possible to implement 2-bytes-1-clock mode of design in D7 with 4 S-boxes in FPGA and to achieve a throughput of 8 bytes in 1-clock at the simulation level. It is foreseen, if a suitable FPGA board is available, it is possible to implement such a design of stream cipher using 8 S-boxes in embedded system capable to achieve substantial acceleration with increased security and increased throughput of 16 bytes in 1-clock.

References
1. Sourav Sen Gupta, Koushik Sinha, Subhamoy Maitra, and Bhabani Sinha. One byte per clock: A novel rc4 hardware. In Guang Gong and Kishan Gupta, editors, Progress in Cryptology - INDOCRYPT 2010, volume 6498 of Lecture Notes in Computer Science, pages 347–363. Springer Berlin / Heidelberg, 2010. 10.1007/978-3-642-17401-8_24.
2. S.S. Gupta, A. Chattopadhyay, K. Sinha, S. Maitra, and B.P. Sinha. High-performance hardware implementation for rc4 stream cipher. Computers, IEEE Transactions on, 62(4):730–743, 2013.
Table 5: Data for D1, D2 & D3

| D1 | D2 | D3 | D4 | D5 | D6 | D7 |
|----|----|----|----|----|----|----|
| 102| 4  | 95  | 111| 90  | 89  | 90  |
| 103| 9  | 104 | 111| 90  | 89  | 90  |
| 104| 4  | 111 | 111| 90  | 89  | 90  |
| 105| 9  | 104 | 111| 90  | 89  | 90  |
| 106| 4  | 111 | 111| 90  | 89  | 90  |
| 107| 9  | 104 | 111| 90  | 89  | 90  |

Table 6: Data for D4, D5, D6 & D7

| D4 | D5 | D6 | D7 |
|----|----|----|----|
| 102| 4  | 95  | 111|
| 103| 9  | 104 | 111|
| 104| 4  | 111 | 111|
| 105| 9  | 104 | 111|
| 106| 4  | 111 | 111|
| 107| 9  | 104 | 111|

3. ML505/ML506/ML507 Evaluation Platform. http://www.xilinx.com/tools/microblaze.htm.
4. R. L. Rivest. The RC4 encryption algorithm. RSA Data Security Inc., March, 1992.
5. Bruce Schneier. Applied Cryptography. John Wiley and Sons, New York, 2nd edition, 1996.
6. Ronald L. Rivest and Jacob C. N. Schuldt. Spritz - A spongy RC4-like stream cipher and hash function. Oct. 2014.
7. Anonymous users "rc4?" posted to sci.crypt https://groups.google.com/forum/#!msg/sci.crypt/tps_7a7atj4/opwabskoxaxj. 1994.
8. Andrew Roos. A class of weak keys in the rc4 stream cipher. sci.crypt.researchposting, Sept. 1995.
9. Alexander L. Grosul and Dan S. Wallach. A related-key cryptanalysis of rc4. 2000.
10. Scott Fluhrer, Itsik Mantin, and Adi Shamir. Weaknesses in the key scheduling algorithm of rc4. In Serge Vaudenay and AmrM. Youssef, editors, Selected Areas in Cryptog-
Souradyuti Paul and Bart Preneel. A new weakness in the rc4 keystream generator and an approach to improve the security of the cipher. In FSE, pages 245–259, 2004.

Subhamoy Maitra and Goutam Paul. Analysis of rc4 and proposal of additional layers for better security margin. In Dipanwita Chowdhury, Vincent Rijmen, and Abhijit Das, editors, Progress in Cryptology - INDOCRYPT 2008, volume 5365 of Lecture Notes in Computer Science, pages 27–39. Springer Berlin / Heidelberg, 2008. 10.1007/978-3-540-89754-5_3.

T. Good and M. Benaisa. Hardware results for selected stream cipher candidates. In of Stream Ciphers 2007 (SASC 2007), Workshop Record, pages 191–204, 2007.

G. Rouvoy and J. Quisquater. P. Leglise, FX. Standaert. In Efficient implementation of recent stream ciphers on reconfigurable hardware devices, volume Proc. of the 26th Symposium on Information Theory in the BeneluxÁE, Benelux, page pp. 261 Ð 268, May 19-20, 2005.

G. Kostopoulos N. Sklavos M. Galanis, P. Kitsos and C. Goutis. In Comparison of the Hardware Implementation of stream ciphers, volume 2, No. 4, page pp. 267 Ð 274, Int. Arab J. of Information Technology, May 19-20, 2005.

M.D. Galanis, P. Kitsos, G. Kostopoulos, N. Sklavos, O. Koufopavlov, and C.E. Goutis. Comparison of the hardware architectures and Fpga implementations of stream ciphers. In Electronics, Circuits and Systems, 2004. ICECS 2004. Proceedings of the 2004 11th IEEE International Conference on, pages 571 – 574, dec. 2004.

Anne Canteaut Carlos Cid Henri Gilbert Thomas Johansson Matthew Parker Bart Preneel Vincent Rijmen Steve Babbage, Christophe De Canniere and Matthew Robshaw. The estream portfolio. 2008.

Subhamoy Maitra Goutam Paul. RC4 Stream Cipher and Its Variants. CRC Press, November 16, 2011.

Donald Knuth. The art of computer programming. In The Art of Computer Programming. Addison-Wesley, 1968.

D.P. Matthews Jr. In System and method for a fast hardware implementation of RC4, volume Patent No. 6549622, Campbell, CA, April, 2003.

P. Kitsos, G. Kostopoulos, N. Sklavos, and O. Koufopavlov. Hardware implementation of the rc4 stream cipher. In Circuits and Systems, 2003 IEEE 46th Midwest Symposium on, volume 3, pages 1363 – 1366 Vol. 3, dec. 2003.

D.P. Matthews Jr. In Methods and apparatus for accelerating ARC4 processing, US Patent No.7403615, Morgan Hill, CA, July, 2008.

Bruce Schneier and Doug Whiting. Fast software encryption: Designing encryption algorithms for optimal software speed on the intel pentium processor. In Proceedings of the 4th International Workshop on Fast Software Encryption, FSE ‘97, pages 242–259, London, UK, UK, 1997. Springer-Verlag.

P.D. Kundarewich, S.J.E. Wilton, and A.J. Hu. A cpdl-based rc4 cracking system. In Electrical and Computer Engineering, 1999 IEEE Canadian Conference on, volume 1, pages 397–402 vol.1, May 1999.

K.H. Tsai, K.H. Lee, and P.H.W. Leong. A massively parallel rc4 key search engine. In Field-Programmable Custom Computing Machines, 2002. Proceedings. 10th Annual IEEE Symposium on, pages 13–21, 2002.

Andrew Rukhin et. al. In A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications.

K M Sadique Uz Zaman and Ranjan Ghosh. Review on fifteen statistical tests proposed by nist. Journal of Theoretical Physics & Cryptography, 1, Nov. 2012.
