Abstract—In wireless power receiver systems, the buck converter is widely used to step down the higher rectified voltage derived from the wireless receiver coil, to a lower output voltage for the immediate battery charging process. In this article, the presence and effect of the right-half-plane (RHP) zeros found in the small-signal inductor-current-to-duty-ratio and output-voltage-to-duty-ratio transfer functions of the buck converter in the wireless power receiver system on the control performance, are investigated. It is found and mathematically proved that the RHP zeros are introduced by the current source nature of the system attributed to the series-series compensation and finite dc-link capacitance. The RHP zero not only results in nonmonotonic open-loop dynamic response but also complicates the design of feedback control and causes potential closed-loop instability. Theoretical and experimental results are provided to validate the presence of the RHP zeros and their effect on open-loop and closed-loop dynamic responses.

Index Terms—Buck converter, right-half-plane zero, wireless power receiver, wireless power transfer.

I. INTRODUCTION

The step-down wireless power receiver, comprising a front-end diode rectifier that is followed by a step-down dc–dc converter [1]–[4], is most widely used for wireless power transfer. In such applications, the buck converter is typically employed as a step-down dc–dc converter processing the higher rectified voltage derived from the wireless receiver coil, into a lower output voltage for the immediate battery charging process [1], [5].

The charging specifications of the lithium-ion battery are setting stringent output voltage/current regulation requirements on the buck converter. For example, the lithium-ion battery requires a voltage error of less than 1% (e.g., $4.25 \pm 0.03$ V) during the transition of charging modes and in steady-state constant voltage charging [6]. These requirements would have been easily satisfied if the input of the buck converter is a voltage source. With the input being a voltage source, the buck converter possesses only stable poles (and no zero) in its output-voltage-to-duty-ratio transfer function. This results in its feedback control design inheriting the merits of having a high dc gain, wide closed-loop bandwidth, and a large phase margin [7]–[9]. Subsequently, good output voltage/current regulation conforming the charging requirements can be easily attained with the buck converters [10], [11].

However, the buck converter used in the wireless power receiver system does not necessarily preserve these characteristics. Owing to the use of series-series compensation in the wireless power transfer system, an independent ac current source is introduced to the input of the wireless power receiver system [12], [13]. The current source nature leads to highly load-dependent steady-state dc-link and output voltages as well as small-signal dynamic behavior. Furthermore, attributed to the finite dc-link capacitance, a nonnegligible phase delay is introduced to the small-signal response characteristic of the dc-link voltage. With dc-link capacitor serving as the input to the buck converter, this phase delay is further propagated to the buck converter and thus the small-signal responses of the inductor current and output voltage are coupled to the dc-link capacitance [14]–[16]. As a consequence, a buck converter operating in the wireless power receiver system features a relatively different dynamic characteristic as compared to that of conventional voltage source buck converters. Due to the popularity of using the buck converter in wireless power receiver systems [17], [18], this aspect is worth investigating.

In this work, the presence and effect of the right-half-plane (RHP) zeros found in the small-signal inductor-current-to-duty-ratio and output-voltage-to-duty-ratio transfer functions of the buck converter in the wireless power receiver system on the control performance, are investigated. The study is carried out using the time-domain and frequency-domain models of the system. Analytical and experimental study on the RHP zero as well as the open-loop and closed-loop small-signal responses of the buck converter are performed. It must be emphasized that buck converters have traditionally been perceived as systems that are easily controllable for reasons that they are minimum-phase
systems that do not possess any RHP zero, regardless of whether their input voltage source is dc or rectified time-varying ac. This is well-proven in [7], [9], and [19]. Importantly, while a voltage source buck converter with an LC input filter [7] may inherit nonminimum-phase characteristics with RHP zero, it can be eliminated by properly introducing damping resistance. Therefore, it is out of our expectation and against conventional wisdom to discover that the current-source nature of series-series compensated wireless power transfer system can actually alter the characteristic of the buck converter in the wireless power receiver system, such that it becomes a nonminimum-phase system with RHP zeros in its small-signal transfer equations. This has never been previously reported. In addition, the finding of RHP zero explains the nonminimum-phase feature of the buck converter in the wireless receiver system, and facilitates the compensator design of the system without assuming constant input voltage [17] or using a computationally exhaustive algorithm [18].

II. MODEL OF THE BUCK CONVERTER IN THE WIRELESS POWER RECEIVER SYSTEM

A. Wireless Power Receiver System

Fig. 1 shows the circuit configuration of a WPT system with the step-down buck-converter wireless receiver. The wireless power transmitter comprises a full-bridge inverter operating at switching frequency \( f = 1/T \) and a primary-side transmitter coil \( L_p \) with a series compensation capacitor \( C_p \). The resonant frequency of the compensated coil is set equal to the switching frequency \( f \), i.e., \( 1/\sqrt{C_pL_p} = 2\pi f \). The wireless power receiver contains the secondary-side receiver coil \( L_s \) with a series compensation capacitor \( C_s \) (i.e., \( 1/\sqrt{C_sL_s} = 2\pi f \)), a first-stage diode rectifier (\( D_1 \) to \( D_4 \)) for converting ac voltage into an unregulated dc voltage \( v_{dc} \) at the dc-link capacitor \( C_{dc} \), and a second-stage buck converter (comprising complementary switches \( S_1 \) and \( S_2 \), output inductor \( L \), output capacitor \( C_o \), and load \( R \)). The logic switching signal of switch \( S_1 \) is \( u(t) \), and that of the complementary switch \( S_2 \) is \( 1-u(t) \). In this case

\[
u(t) = \begin{cases} 
1 & \text{if } nT < t \leq (n+d)T \\
0 & \text{if } (n+d)T < t \leq (n+1)T 
\end{cases} \quad (1)
\]

where logic 1 and 0, respectively, represent the turning ON and OFF of switch \( S_1 \). Here, \( d \) (where \( 0 \leq d \leq 1 \)) is the duty ratio of \( u(t) \) over the switching period \( T \), and \( n \) (where \( n = 0,1,.. \)) is an arbitrary nonnegative integer. The switching frequency of \( u(t) \) is synchronized at \( f \) to eliminate the beat frequency oscillation [20].

B. Operating Principle and Time-Domain Model

Considering the operation of the diode bridge and the buck converter, the wireless power receiver system has three switching states. Without loss of generality, Figs. 2 and 3 show, respectively, the equivalent circuit models of the wireless power receiver operating in its three switching states and the corresponding key waveforms of the system when \( d \geq 0.5 \). Take note
that the description and subsequent analysis remains valid when $d < 0.5$.

Since the series-series compensation is applied, the wireless power receiver coil $L_s$ introduces an independent sinusoidal current $i_{Ls}(t)$ to the diode bridge rectifier [12], [13], i.e.,

$$i_{Ls}(t) = I_{Ls} \sin (2\pi ft)$$  \hspace{1cm} (2)

where $I_{Ls}$ is the amplitude of the sinusoidal input current $i_{Ls}(t)$. $I_{Ls}$ is considered as a constant value. Due to its current-source nature, the modeling and operation of the buck converter is different from those of the voltage source buck converter. The diode rectifier has two operating modes. When $i_{Ls}(t) > 0$, the current flows to capacitor $C_{dc}$ via diodes $D_2$ and $D_3$. When $i_{Ls}(t) < 0$, the current flows to capacitor $C_{dc}$ via diodes $D_1$ and $D_4$. Thus, the rectified current $i_r(t)$ is

$$i_r(t) = |I_{Ls} \sin (2\pi ft)|.$$  \hspace{1cm} (3)

**State I** [$nT \leq t < (n + 0.5)T$]: Fig. 2(a) shows the equivalent circuit model of the power circuit in State I. During State I, $i_{Ls}(t)$ is positive and flows through $D_2$ and $D_3$. Concurrently, $S_1$ is turned on. The differential equation of the dc-link capacitor voltage $v_{dc}(t)$ is

$$C_{dc} \frac{\partial v_{dc}(t)}{\partial t} = I_{Ls} \sin (2\pi ft) - i_L(t).$$  \hspace{1cm} (4)

The inductor current $i_L(t)$ and output voltage $v_o(t)$ of the buck converter are governed by the differential equations

$$L \frac{\partial i_L(t)}{\partial t} = v_{dc}(t) - v_o(t)$$  \hspace{1cm} (5)

$$C_o \frac{\partial v_o(t)}{\partial t} = i_L(t) - v_o(t).$$  \hspace{1cm} (6)

**State II** [$nT < t < (n + 0.5)T$]: Fig. 2(b) shows the equivalent circuit model of the power circuit in State II. During State II, $i_{Ls}(t)$ becomes negative and flows through $D_1$ and $D_4$. Meanwhile, $S_1$ remains ON. The differential equation of the dc-link capacitor voltage is

$$C_{dc} \frac{\partial v_{dc}(t)}{\partial t} = -I_{Ls} \sin (2\pi ft) - i_L(t).$$  \hspace{1cm} (7)

The inductor current $i_L(t)$ and output voltage $v_o(t)$ are still governed by the differential (5) and (6).

**State III** [$nT \leq t < (n + 1)T$]: Fig. 2(c) shows the equivalent circuit model of the power circuit in State III. Here, $i_{Ls}(t)$ is still negative and flows through $D_1$ and $D_4$. As $S_1$ is turned OFF, current $i_L(t)$ freewheels through $S_2$. The differential equation of $v_{dc}(t)$ is

$$C_{dc} \frac{\partial v_{dc}(t)}{\partial t} = -I_{Ls} \sin (2\pi ft).$$  \hspace{1cm} (8)

The inductor current $i_L(t)$ and output voltage $v_o(t)$ are

$$L \frac{\partial i_L(t)}{\partial t} = -v_o(t)$$  \hspace{1cm} (9)

$$C_o \frac{\partial v_o(t)}{\partial t} = i_L(t) - \frac{v_o(t)}{R}.$$  \hspace{1cm} (10)

### C. Averaged Model and Small-Signal Model

By applying per-switching-cycle state-space averaging [5] to (4)–(10), the averaged model is written as

$$C_{dc} \frac{\partial (v_{dc})}{\partial t} = \frac{1}{T} \int_{nT}^{(n+1)T} (i_r(t) - u(t) i_L(t)) \, dt$$  \hspace{1cm} (11)

$$= \frac{2}{\pi} I_{Ls} - d (i_L)$$

$$L \frac{\partial (i_L)}{\partial t} = \frac{1}{T} \int_{nT}^{(n+1)T} (u(t) v_{dc}(t) - v_o(t)) \, dt$$  \hspace{1cm} (12)

$$C_o \frac{\partial (v_o)}{\partial t} = \frac{1}{T} \int_{nT}^{(n+1)T} (i_L(t) - v_o(t)) \, dt$$

$$= (i_L(t))_{nT} - (v_o)_{nT}.$$  \hspace{1cm} (13)

where $<v_o>_{nT}, <i_L>_{nT}$, and $<v_o>_{nT}$, respectively, represent the average of $v_{dc}(t), i_L(t), v_o(t)$ over one switching cycle $T$.

Next, small-signal ac variation is introduced into the averaged variables, giving

$$\begin{aligned}
\{v_{dc}\}_{nT} &= V_{dc} + \bar{v}_{dc} \\
\{i_L\}_{nT} &= I_L + \bar{i}_L \\
\{v_o\}_{nT} &= V_o + \bar{v}_o \\
d &= D + \bar{d}
\end{aligned}$$  \hspace{1cm} (14)

where $V_{dc}, I_L, V_o$, and $D$ are the respective steady-state dc values, and $\bar{v}_{dc}, \bar{i}_L, \bar{v}_o$, and $\bar{d}$ are the respective small-signal ac variations. By substituting (14) into (11)–(13) and eliminating the ac terms, the steady-state dc values can be derived as

$$\begin{aligned}
V_{dc} &= \frac{2RI_L}{\pi D} \\
I_L &= \frac{2\bar{I}_L}{\pi D} \\
V_o &= \frac{2\bar{V}_o}{\pi D}
\end{aligned}$$  \hspace{1cm} (15)

Similarly, by canceling the dc terms and nonlinear high-order ac terms, the small-signal models are obtained as

$$\begin{aligned}
C_{dc} \frac{\partial \bar{v}_{dc}}{\partial t} &= -D \bar{i}_L - \bar{d} I_L \\
L \frac{\partial \bar{v}_o}{\partial t} &= \bar{D} \bar{V}_{dc} - \bar{V}_o \\
C_o \frac{\partial \bar{v}_o}{\partial t} &= \bar{i} - \bar{v}_o.
\end{aligned}$$  \hspace{1cm} (16)

By substituting the steady-state values (15) into the small-signal models (16)–(18), the closed-form s-domain small-signal transfer functions of the dc-link voltage, inductor current, and output voltage with respect to the duty cycle can be derived as

$$G_{v_{dc}}(s) = \frac{\bar{v}_{dc}}{\bar{d}} = \frac{-2I_{Ls} (C_o D^2 + C_{dc} L s + 2R)}{\pi D [C_o C_{dc} L s^2 + C_{dc} L s^2 + (C_o R D^2 + C_{dc} R) s + D^2]}$$  \hspace{1cm} (19)
To verify the accuracy of these models, circuit simulation of the system carried out with the PSIM V12.0.4 software and analytical results obtained from (19)–(21) are comparatively plotted in Fig. 4. The parameters adopted for the simulation and computation are: $f = 200$ kHz, $I_{LS} = 1$ A, $L_p = L_s = 160 \mu$H, $C_p = C_s = 3.96$ nF, $C_{dc} = 30 \mu$F, $L = 77 \mu$H, $C_o = 40 \mu$F, $D = 0.5$, $|\tilde{d}| = 0.1$, and $R = 7 \Omega$. As shown, the simulation and analytical results are close, thereby validating the accuracy of the small-signal model for the frequency range of 1 Hz to 100 kHz.

**D. Poles and Zeros of Transfer Functions**

Fig. 5 (a)–(c) show the pole-zero maps of the transfer functions of $G_{v_{DC}}(s)$, $G_{iL}(s)$, and $G_{vo}(s)$, respectively. The transfer functions share identical denominators. As a consequence, the poles of the transfer functions are identical. It is, however, difficult to obtain the closed-form expressions of the poles due to its complex third-order denominator. Nevertheless, the numerical results of the poles can be obtained via simulation as $-1340 \pm 20700i, -1340 - 20700i$, and $-898$.
The closed-form expression of the numerator of $G_{v_{dc}}(s)$ comprises two zeros, i.e.,

$$
Z_{v_{dc},1} = -\left( C_o R^2 + L \right) + \sqrt{(C_o R^2 + L)^2 - 8C_o R^2 L} \over 2C_o LR
$$

$$
Z_{v_{dc},2} = -\left( C_o R^2 + L \right) - \sqrt{(C_o R^2 + L)^2 - 8C_o R^2 L} \over 2C_o LR
$$

These zeros are located on the left-half of a complex plane, and can be computed via simulation as $-7460$ and $-87000$, respectively, for $Z_{v_{dc},1}$ and $Z_{v_{dc},2}$. The left-half-plane (LHP) zeros contribute to a larger phase lag of between the input and the output of $G_{v_{dc}}(s)$.

The closed-form expression of the numerator of $G_{i_L}(s)$ also comprises two zeros, namely

$$
Z_{i_L,1} = \frac{D^2}{C_{dc} R}
$$

$$
Z_{i_L,2} = -\frac{1}{C_{dc} R}.
$$

Clearly, $Z_{i_L,1}$ is located on the right-half plane, whereas $Z_{i_L,2}$ is located on the left-half plane. The RHP zero $Z_{i_L,1}$ is proportional to $D^2$ and inversely proportional to $C_{dc}$ and $R$. The LHP zero $Z_{i_L,2}$ is inversely proportional to $C_o$ and $R$. The computed results of the zeros are $1190$ and $-3570$, respectively.

The closed-form expression of the numerator of $G_{v_o}(s)$ comprise one zero

$$
Z_{v_o,1} = \frac{D^2}{C_{dc} R}.
$$

Apparently, $Z_{v_o,1}$ is located on the right-half plane. It is proportional to $D^2$ and inversely proportional to $C_{dc}$ and $R$. This RHP zero limits the possible high small-signal gain at dc, wide closed-loop bandwidth, and large phase margin when designing the output voltage feedback control. The computed result of the RHP zero is $1190$.

III. RIGHT-HALF-PLANE ZEROS OF THE BUCK CONVERTER

A. Physical Origin and Effect of the Right-Half-Plane Zeros

The RHP zeros presented at the transfer function of $G_{i_L}(s)$ and $G_{v_o}(s)$ are introduced by the system order transition between the three switching states shown in Fig. 2. During State I and II, switch $S_1$ is connected to the dc-link capacitor. The equivalent circuit is a third-order system. During State III, $S_1$ turns OFF and $S_2$ turns ON. The equivalent circuit is separated into one first-order system (dc-link capacitor $C_{dc}$) and one second-order system (inductor $L$ and output capacitor $C_o$). This system order transition, therefore, introduces the RHP zeros to $G_{i_L}(s)$ and $G_{v_o}(s)$. Moreover, the current source nature of the series-series compensated wireless power transfer system leads to a highly load-dependent steady-state dc-link and output voltages as well as small-signal dynamic behaviors. Furthermore, attributed to the finite dc-link capacitance, a nonnegligible phase delay is introduced to the small-signal response characteristic of $v_{dc}$. The phase delay is further propagated to $i_L$ and $v_o$ such that the small-signal responses of $i_L$ and $v_o$ are coupled to the dc-link capacitance As a consequence, RHP zeros, are present in the model of the system.

Other than complicating feedback control design and potentially causing closed-loop instability, the RHP zeros found on $G_{i_L}(s)$ and $G_{v_o}(s)$ also result in the nonmonotonic behavior of their transient response, with correspondingly $i_L(t)$ and $v_o(t)$ having their trajectories initially heading toward the wrong direction of the control correction in the event of a duty cycle step change. This phenomenon will subsequently be explained in detail using results obtained from a circuit simulation of the condition.

Fig. 6 shows the simulated dynamic responses of $v_{dc}(t)$, $i_L(t)$, and $v_o(t)$ after a step change on duty cycle.

In contrast, at $t = t_4^+$, the volt-second of $<i_{L,T}>$ attributed to the dc-link voltage is reduced. Thus, $\dot{<v_{dc}>>} \tau \hat{v_{dc}}$ becomes negative [see (12)] and $\dot{<i_{L,T}>}$ decreases. Owing to the reduction of $\dot{<i_{L,T}>}$, $\dot{<v_{dc}>>} \tau \hat{v_{dc}}$ becomes negative (see (13)) and hence $<v_o> \tau$ decreases too. Gradually, as $<v_{dc}(t)> \tau$ soars, $<v_{dc}(t)> \tau$ contributes more volt-second to $<i_{L,T}> \tau$, and $\dot{<i_{L,T}>} \tau \hat{v_{dc}}$ becomes positive. Hence, $<i_{L,T}> \tau$ changes direction and increases from the valley and eventually reaches the new steady state after some time. Similarly, as $<i_{L,T}> \tau$ increases,
\[ \frac{\partial <v_o>}{\partial t} \] becomes positive and \(<v_o>\) increases from the valley to the new steady-state value. In essence, after the step change in duty ratio, \(<v_{dc}>\) initially increases to the new steady-state value, whereas both \(<i_L>\) and \(<v_o>\) initially experience a drop prior to increasing to the new steady-state values with nonmonotonic dynamics.

**B. Analysis of Right-Half-Plane Zeros**

Fig. 7 shows the pole-zero map and Bode plots of \(G_{v_o}(s)\) at different operating conditions. Fig. 7(a) shows the pole-zero map and Bode plots for the condition of an increasing dc-link capacitance \(C_{dc}\). In terms of pole-zero map, as \(C_{dc}\) increases, both the RHP zero and the real pole approach the origin of the plane while the conjugate poles, which are at relatively high frequency, deviate away from the imaginary axis. In terms of Bode plots, as \(C_{dc}\) increases, the dc gain does not change, while the phase drop due to RHP zero occurs at a lower frequency. Fig. 7(b) shows the pole-zero map and Bode plots for the condition of an increasing duty ratio \(D\). In terms of pole-zero map, as \(D\) increases, the real pole and RHP zero deviate away from the origin, whereas the conjugate poles move toward the imaginary axis. In terms of Bode plots, as \(D\) increases, the dc gain is reduced, but the phase drop due to RHP zero shifts to a higher frequency. Fig. 7(c) shows the pole-zero map and Bode plots for the condition of an increasing load \(R\). In terms of pole-zero map, as \(R\) increases, the RHP zero and the real pole approach the origin, while the conjugate poles move towards the imaginary axis. In terms of Bode plots, as \(R\) increases, the dc gain is increased as well, but the phase drop due to RHP zero occurs at a lower frequency. Fig. 7(d) shows the pole-zero map and Bode plots for the condition of an increasing amplitude \(I_{LS}\).
of input ac current. In terms of pole-zero map, as \( I_{Ls} \) increases, the RHP zero and poles are invariant. In terms of Bode plots, as \( I_{Ls} \) increases, the dc gain is increased, but the Bode phase plot remains constant. Additionally, due to the phase lagging nature of the RHP zero, the phase margin of the closed-loop system is limited. One very common solution is to push the RHP zero to the high-frequency region such that it is far beyond the bandwidth of the closed-loop system to minimize the phase lagging effect. To achieve this, one needs a small dc-link capacitor, small load resistor, or high duty ratio as illustrated in Fig. 7. Nevertheless, load resistance and duty ratio are predetermined by the required output voltage and power. Using a small dc-link capacitor is not recommended in the step-down wireless power receiver system due to beat frequency oscillations [20]. These design constraints indicate that a low-frequency RHP zero is always present in such systems. Moreover, it is worth mentioning that in addition to their existing RHP zero, extra RHP zeroes will also be introduced to the buck-boost converter and boost converter of the wireless power receiver system by the input current source and the use of finite dc-link capacitor.

C. Closed-Loop Stability

Conventionally, the buck converter in the wireless power receiver system is regarded as an independent voltage source buck converter [17] and it is modelled as a minimum phase system (i.e., no RHP zero). However, the actual presence of the RHP zeros in the system will deteriorate the stability margin and can more easily lead to control instability if the control feedback design is not properly considered. To understand the effect of closed-loop stability under such a condition, the examination of the output voltage regulation performance of the converter with the proportional-integral (PI) compensator, is conducted. The transfer function of the PI compensator \( G_c(s) \) is given as

\[
G_c(s) = \frac{k_p (s + \frac{k_i}{k_p})}{s}. \tag{25}
\]

The PI compensator derived from the voltage source buck converter is not necessarily applicable to the buck converter used in wireless receiver systems. The extra phase lagging attributed to the RHP zero of the buck converter in the wireless power receiver system may exhaust the phase margin and hence lead to instability.

Fig. 8 show the closed-loop Bode plots of the voltage source buck converter and those of the buck converter in the wireless power receiver system, of which the parameters of the PI compensator are \( k_p = 0.1 \) and \( k_i = 10 \) in both cases. The Bode magnitude plots of both converters are similar. The cut-off frequency is located around 4771 Hz. However, their Bode phase plots vary significantly. The phase margin of the voltage source buck converter is around 11°, indicating a stable output voltage. However, the phase margin of the buck converter in the wireless power receiver system is \(-166\)°, suggesting an unstable output voltage.

D. Dual-Loop Compensator Design

Fig. 9 shows the block diagram of the dual-loop compensator that is utilized to resolve the abovementioned stability problem. The inner loop is introduced to regulate the dc-link voltage, while the outer loop is used to regulate the output voltage. With the introduction of the inner loop, the phase-lagging effect due to the dc-link capacitor can be alleviated and the closed-loop bandwidth for the outer loop can be increased.

The loop gain of the inner loop \( LG_i(s) \) can be written as

\[
LG_i(s) = -k_{ivDC}G_{vDC}(s). \tag{26}
\]

The gain of the inner loop \( k_{ivDC} \) is designed based on the \( G_{vDC}(s) \) such that the crossover frequency of the inner loop is located at around 1/10 of the switching frequency, i.e., 0.1f. Correspondingly, \( k_{idc} \) is designed as

\[
k_{ivDC} = \left| \frac{1}{G_{vDC}(10.2\pi f)} \right|. \tag{27}
\]

After designing the inner loop, the PI compensator \( G_c(s) \) of the outer loop can be designed. The loop gain of the outer loop \( LG_o(s) \) is derived as

\[
LG_o(s) = \frac{k_p (s + \frac{k_i}{k_p})}{s} \times \frac{k_{ivDC}G_{vDC}(s)}{-k_{ivDC}G_{vDC}(s) - 1}. \tag{28}
\]

To ensure stability, the roots of \( LG_o(s) + 1 = 0 \) are located on the left-half plane. By solving this condition, \( k_p \) is selected as

\[
0 < k_p < \frac{D(CR^2 + L)}{C_{DC}R^2}. \tag{29}
\]

The zero of the compensators \( k_i/k_p \) is designed to locate at 1/20 of the crossover frequency of the outer loop, i.e., 0.005f.
As a result, \( k_i \) is designed as
\[
  k_i = 0.01\pi f_k_p. \tag{30}
\]

By substituting the parameters of the converter, the parameters of the dual-loop compensator are obtained: \( k_{v_i d_c} = 2.3, k_p = 0.5 \), and \( k_i = 3142 \). Fig. 10 shows the Bode plots of inner and outer loop gain, respectively. The crossover frequency of the inner loop gain is 20 kHz, and the phase margin is 53°. The crossover frequency of the outer loop gain is 217 Hz, the phase margin is 50°, and the gain margin is 2.49 dB. In addition, the outer loop gain shows a gain of 41.8 dB at 1 Hz. These results suggest that both the inner loop and outer loop are stable with negligible dc regulation error.

### IV. EXPERIMENTAL VERIFICATION

To verify the accuracy of the small-signal model, and the existence of the RHP zeros and their effects on the control performance, a prototype of the WPT system is constructed. The components and parameters of the prototype are shown in Table I and II, respectively. Fig. 11 shows the experimental setup, where a DSX03024T oscilloscope, N2873 passive voltage probe, N2790A differential voltage probe, and 1147B current probe are used for the measurement. A microcontroller unit (MCU) is utilized to implement the perturbation via superposing a sinusoidal signal on the nominal duty ratio. Additionally, the perturbation sinusoidal signal is amplified \( (\times G_{DAC}) \) and converted into an analog signal for phase reference via a digital-to-analog converter (DAC). A personal computer (PC) is connected to the MCU as the master computer, which is used to sweep the frequency and adjust the amplitude of the perturbation sinusoidal signal. The perturbation signal and small-signal responses are observed using the oscilloscope. By measuring the amplitude of the small-signal responses as well as the time-delay between the perturbation and small-signal responses, the Bode plots are obtained.

#### A. Time-Domain Steady-State Response

The measurement of the small-signal response at 2 kHz is shown in Fig. 12 for illustrative purposes. The time waveforms of the output small-signal ac variations of \( \tilde{v}_{DC}, \tilde{i}_L \), and \( \tilde{v}_o \) corresponding to a 2 kHz sinusoidal perturbation \( \tilde{d} \) are measured. In this case, the perturbation \( \tilde{d} \) is
\[
  \tilde{d} = 0.005 \times \sin (2\pi \times 2000 \times t) \tag{31}
\]
and the gain of the DAC
\[
  G_{DAC} = 300. \tag{32}
\]

The peak-to-peak value of the perturbation, as shown in Fig. 12, is 3 V. Fig. 12(a) shows the waveform of \( \tilde{v}_{DC} \) and \( \tilde{d} \). The peak-to-peak value of \( \tilde{v}_{DC} \) is 212.50 mV and the lead time of \( \tilde{v}_{DC} \) is 218 \( \mu \)s. The measurement results implied a small-signal gain of 26.5 dB and a phase shift of 157°.

Fig. 12(b) shows the time waveforms of \( \tilde{i}_L \) and \( \tilde{d} \). The peak-to-peak value of \( \tilde{i}_L \) is 76.25 mA and the lead time of \( \tilde{i}_L \) is 116 \( \mu \)s. The measurement results implied a small-signal gain of 17.6 dB and a phase shift of 84°.
Fig. 12. Waveforms of small-signal ac variations $\tilde{v}_{DC}$, $\tilde{i}_L$, and $\tilde{v}_o$ in response to the perturbation $\tilde{d}$. (a) Waveforms of $\tilde{v}_{DC}$ and $\tilde{d}$. (b) Waveforms of $\tilde{i}_L$ and $\tilde{d}$. (c) Waveforms of $\tilde{v}_o$ and $\tilde{d}$.

The peak-to-peak value of $\tilde{v}_o$ is 185.00 mV and the lead time of $\tilde{v}_o$ is 18 $\mu$s. The measurement results implied a small-signal gain of 25.3 dB and a phase shift of 13°.

In summary, the time-domain waveforms given in Fig. 12 verified the feasibility of the measurement of the small-signal gain and phase response at 2 kHz. By adjusting the frequency of perturbation and repeating this process, the Bode plots of small-signal model can be obtained.

B. Frequency-Domain Response

According to our analysis, most of the poles and zeros of the system are located within the range of 100 Hz to 5 kHz. Consequently, the measured frequency range (from 10 Hz to 10 kHz) is sufficient for verification of the Bode plots. Fig. 11(a), (b), and (c) show the experimental and theoretical Bode plots of $G_{v_{DC}}(s)$, $G_{i_L}(s)$, and $G_{v_o}(s)$, respectively. The measured Bode plots are generally close to the theoretical ones.

Fig. 13(a) shows the experimental and theoretical Bode plots of $G_{v_{DC}}(s)$. It shows a slight phase drop of around 36° between 10 and 200 Hz as well as a significant phase drop of around 180° at around 2 kHz. This suggests the presence of an LHP real pole located at approximately 200 Hz and a pair of conjugate LHP poles located between 2 and 5 kHz. Besides, there are phase increments around 1 and 10 kHz which implies that there are two LHP zeros.

Fig. 13(b) shows the experimental and theoretical Bode plots of $G_{i_L}(s)$. It shows a slight phase drop of around 100 Hz and a significant phase drop of around 180° at around 2 kHz. This suggests the presence of an LHP real pole located at approximately 200 Hz and a pair of conjugate LHP poles located between 2 and 5 kHz. The RHP zero (at 189 Hz) and the LHP zero (at 568 Hz) are very close, thereby flattening the frequency region of the Bode phase plot.

Fig. 13(c) shows the experimental and theoretical Bode plots of $G_{v_o}(s)$. It shows two significant phase drops of 180° at around 100 Hz and 2 kHz. The phase drop at around 2 kHz is attributed to the conjugate poles while the phase drop at around 100 Hz is contributed by a real pole and a RHP zero. As a consequence, the RHP zero is located at around 100 Hz.

C. Time-Domain Open-Loop Dynamic Response

Fig. 14 shows the open-loop dynamic response of the buck converter in response to the step change, where the duty ratio is stepped down from 0.5 to 0.475. After the step change of duty ratio, $v_{dc}$ increases by 1.85 V. Meanwhile, $v_o$ initially drops by 0.49 V, before increasing by 0.92 V to reach the new steady-state...
value. Similarly, $i_L$ initially decreases by 0.22 A, then rises by 0.27 A to reach its new steady-state value. The monotonical dynamics of $v_{dc}$ suggests the absence of RHP zero in $G_{v_{dc}}(s)$, whereas the nonmonotonical dynamics of $i_L$ and $v_o$ verify the existence of RHP zeros in $G_{i_L}(s)$ and $G_{v_o}(s)$ and how they are affecting the dynamic response. Moreover, Fig. 15(a)-(c), respectively, show the dynamic response waveforms of $v_{dc}$, $i_L$, and $v_o$ with respect to a duty cycle step change from 0.5 to 0.475. The experimental waveforms (in blue) and the waveforms of the model (in red) are quite close, validating the accuracy of the small-signal model.

**D. Time-Domain Closed-Loop Dynamic Responses**

Fig. 16 gives an experimental comparison of the time-domain closed-loop dynamic responses of a voltage source buck converter and that of the same buck converter being used in the wireless power receiver system. In this experiment, the proportional gain of the PI compensator is step-changed from $k_p = 0.016$ to $k_p = 0.1$. At $k_p = 0.016$, both converters are stable. However, after the step change to $k_p = 0.1$, the waveforms of the buck converter in the wireless power receiver system become unstable, while the voltage source buck converter remains stable.

**TABLE III**

| Model | Frequency-domain small-signal model | Frequency-domain small-signal model | Time-domain large-signal model |
|-------|----------------------------------|-----------------------------------|-------------------------------|
| Compensator | Frequency-domain PI compensator | Frequency-domain PI compensator | Time-domain model predictive controller |
| Modulation | PWM | PWM | PWM |
| Model complexity | One 3rd order model | One 2nd order model | Two 3rd order models |
| RHP zero | Yes | No | N/A |
| Model accuracy | High | Poor | High |
| Compensator complexity | 1st order | 1st order | 2nd order or higher |
| Compensator parameter | Model-based design | Model-based design | N/A |
| Stability assessment | Simple | Simple | Difficult |
| Stability boundary | Accurate | Inaccurate | N/A |

The result also reflects that with the RHP zero, the buck converter in the wireless power receiver system has a relatively narrow stability region. As a consequence, it is critical to account the RHP zero in the compensator design of this system.

A comparative study of different compensator design methods [17], [18] for the buck converter of the wireless power receiver is shown in Table III. Unlike the frequency-domain small-signal model [17], the model proposed in this work exposes the presence of the nonminimum-phase dynamics such that instability due to the RHP zero can be avoided via proper design. As compared to the time-domain large-signal model [18], this article features model-based compensator parameter design and simpler stability assessment, which facilitates a better understanding of closed-loop stability.
V. CONCLUSION

In this article, a wireless power receiver system that is based on the full-bridge rectifier cum buck converter configuration, which takes in a current source input from the wireless receiver coil, is modeled and analyzed. It is discovered in this work that the current source nature of the input, which is attributed to the use of series compensation and a finite dc-link capacitance, inherently introduces a right-half-plane (RHP) zero to both the small-signal inductor-current-to-duty-ratio \( G_{iL}(s) = \frac{\dot{i}_L}{\dot{d}} \) and output-voltage-to-duty-ratio \( G_{vo}(s) = \frac{v_o}{\dot{d}} \) transfer functions of the buck converter. As shown in the time waveforms obtained via simulation and experiment work, the RHP zeros causes the dynamic response of the inductor current and output voltage to follow a nonmonotonic trajectory in the event of a change of the duty cycle. The presence of the RHP zeros have been verified in the frequency domain by experiment and simulation, of which the experimental Bode plots are in close agreement with the analytical ones. This work also provides explanation of the nonminimum-phase dynamic performance of the buck converter in the wireless receiver system and offers guideline on how such compensators can be designed.

REFERENCES

[1] The Wireless Power Consortium, “The Qi wireless power transfer system power class 0 specification part 4: Reference designs version 1.2.3,” pp. 1–336, 2017.

[2] W. X. Zhong and S. Y. R. Hui, “Maximum energy efficiency tracking for wireless power transfer systems,” IEEE Trans. Power Electron., vol. 30, no. 7, pp. 4025–4034, Jul. 2015.

[3] D. Ahn, “Transmitter coil resonant frequency selection for wireless power transfer,” IEEE Trans. Power Electron., vol. 33, no. 6, pp. 5029–5041, Jun. 2018.

[4] Y. Moriwaki, T. Imura, and Y. Hori, “Basic study on reduction of reflected power using DC/DC converters in wireless power transfer system via magnetic resonant coupling,” in Proc. IEEE 33rd Int. Telecommun. Energy Conf. (INTELEC), Amsterdam, The Netherlands, 2011, pp. 1–5.

[5] Datasheet TSi1223, “TSi1223 Wireless Power Receiver,” Semtech, 2016. [Online]. Available: https://www.semtech.com/products/wireless-charging/linkcharge-ics/tsi1223

[6] A. Arora, S. Lele, N. Medora, and S. Souri, Lithium-Ion Battery Failures in Consumer Electronics, Norwood, MA, USA: Artech House, 2019.

[7] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, New York, NY, USA: Springer Science & Business Media, 2007.

[8] G. W. Wester and R. D. Middlebrook, “Low-frequency characterization of switched dc-dc converters,” IEEE Trans. Aerospace. Electron. Sys., vol. AES-9, no. 3, pp. 376–385, May 1973.

[9] R. D. Middlebrook, “Small-signal modeling of pulse-width modulated switched-mode power converters,” in Proc. IEEE, vol. 76, no. 4, Apr. 1988, pp. 343–354.

[10] K. Yao, M. Xu, Y. Meng, and F. C. Lee, “Design considerations for VRM transient response based on the output impedance,” IEEE Trans. Power Electron., vol. 18, no. 5, pp. 1270–1277, Nov. 2003.

[11] R. B. Ridley, B. H. Cho, and F. C. Lee, “Analysis and interpretation of loop gains of multiloop-controlled switching regulators,” IEEE Trans. Power Electron., vol. 3, no. 4, pp. 489–498, Oct. 1988.

[12] W. Zhang and C. C. Mi, “Compensation topologies of high-power wireless power transfer systems,” IEEE Trans. Veh. Tech., vol. 65, no. 6, pp. 4768–4778, Jun. 2016.

[13] J. Huh, S. W. Lee, W. Y. Lee, G. H. Cho, and C. T. Rim, “Narrow-width inductive power transfer system for online electrical vehicles,” IEEE Trans. Power Electron., vol. 26, no. 12, pp. 3666–3679, Dec. 2011.

[14] C. Zhang, “Analysis and design of input filter for dc-dc circuit,” Application Report SNVA801. Texas Instruments, Nov. 2017. [Online]. Available: http://www.ti.com/lit/an/svna801/svna801.pdf

[15] R. D. Middlebrook, “Input filter considerations in design and application of switching regulators,” in Proc. Conf. Rec. Ind. Appl. Soc. IEEE-IAS Annual Meeting, 1976, pp. 366–382.

[16] R. D. Middlebrook, “Null double injection and the extra element theorem,” IEEE Trans. Educ., vol. 32, no. 3, pp. 167–180, Aug. 1989.

[17] Z. Li, C. Zhu, J. Jiang, K. Song, and G. Wei, “A 3-kw wireless power transfer system for sightseeing car supercapacitor charge,” IEEE Trans. Power Electron., vol. 32, no. 5, pp. 3301–3316, May 2017.

[18] Z. Zhou, L. Zhang, Z. Liu, Q. Chen, R. Long, and H. Su, “Model predictive control for the receiving-side DC-DC converter of dynamic wireless power transfer,” IEEE Trans. Power Electron., vol. 35, no. 9, pp. 8985–8997, Sep. 2020.

[19] P. Chaudhary and P. Sensarma, “Front-end buck rectifier with reduced filter size and single-loop control,” IEEE Trans. Ind. Electron., vol. 60, no. 10, pp. 4359–4368, Oct. 2013.

[20] K. Li, S. C. Tan, and R. Hui, “On beat frequency oscillation of two-stage wireless power receivers,” IEEE Trans. Power Electron., vol. 35, no. 12, pp. 12741–12751, Dec. 2020.

Kerui Li (Student Member, IEEE) received the B.S. degree in integrated circuit design and systems integration from the South China University of Technology, Guangzhou, China, in 2013, and the M.S. degree in information and communication engineering from Sun Yat-sen University, Guangzhou, China, in 2016. He is currently working toward the Ph.D. degree in the Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong.

His research interests include topology, modeling, and control of power electronics converters in wireless power transfer applications.

Siew-Chong Tan (Senior Member, IEEE) received the B.Eng. (hons.) and M.Eng. degrees in electrical and computer engineering from the National University of Singapore, Singapore, in 2000 and 2002, respectively, and the Ph.D. degree in electronic and information engineering from the Hong Kong Polytechnic University, Hong Kong, in 2005. He is currently a Professor with the Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong. He was a Visiting Scholar at Grainger Center for Electric Machinery and Electromechanics, University of Illinois at Urbana-Champaign, Champaign, from September to October 2009, and an Invited Academic Visitor of Huazhong University of Science and Technology, Wuhan, China, in December 2011. He is a co-author of the book Sliding Mode Control of Switching Power Converters: Techniques and Implementation (Boca Raton: CRC, 2011). His research interests are focused in the areas of power electronics and control, LED lightings, smart grids, and clean energy technologies.

Dr. Tan serves as an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS.

Ron Shu Yuen Hui (Fellow, IEEE) received the B.Sc. (hons.) in electrical and electronic engineering at the University of Birmingham, U.K., in 1984 and a D.I.C. and the Ph.D. degree in electrical engineering at Imperial College London, in 1987. Presently, he holds the Philip Wong Wilson Chair Professorship at the University of Hong Kong and a Chair Professorship at Imperial College London. He has authored or coauthored over 450 research papers including 280 refereed journal publications. Over 60 of his patents have been adopted by industry. His research interests include power electronics, wireless power, sustainable lighting, and smart grid. His inventions on wireless charging platform technology underpin key dimensions of Qi, the world’s first wireless power standard, with freedom of positioning and localized charging features for wireless charging of consumer electronics. He also developed the Photo-Electro-Thermal Theory for LED Systems.

Dr. Hui received the IEEE Rudolf Chope R&D Award and the IET Achievement Medal (The Crompton Medal) in 2010 and IEEE William E. Newell Power Electronics Award in 2015. He is a fellow of the Australian Academy of Technological Sciences & Engineering, U.S. National Academy of Inventors, and Royal Academy of Engineering, U.K.