A tunable, dual mode field-effect or single electron transistor

B. Roche, B. Voisin, X. Jehl, R. Wacquez, M. Sanquer, M. Vinet, V. Deshpande, and B. Previtali

1) CEA, INAC, SPSMS, 17 rue des Martyrs, 38054 GRENOBLE Cedex 9, France
2) CEA, LETI, MINATEC Campus, 17 rue des Martyrs, 38054 GRENOBLE Cedex 9, France

(Dated: 21 December 2013)

A dual mode device behaving either as a field-effect transistor or a single electron transistor (SET) has been fabricated using silicon-on-insulator metal oxide semiconductor technology. Depending on the back gate polarisation, an electron island is accumulated under the front gate of the device (SET regime), or a field-effect transistor is obtained by pinching off a bottom channel with a negative front gate voltage. The gradual transition between these two cases is observed. This dual function uses both vertical and horizontal tunable potential gradients in non-overlapped silicon-on-insulator channel.

![Transmission electron microscope (TEM) image of a device showing the front gate thickness T_Si = 12 nm and buried oxide thickness T_BOX = 5 nm.](image)

FIG. 1. a) Transmission electron microscope (TEM) image of a device showing the front gate (length L_g = 29 nm), channel thickness T_Si = 12 nm and buried oxide (BOX). The gate oxide thickness is 5 nm. b) TEM image on a larger scale showing the various voltages applied during measurement, in particular the back gate substrate voltage (V_bg) applied across the BOX (150 nm thick).

Owing to its superior control of short channel effect together with a negligible dopant-induced variability, fully-depleted silicon-on-insulator (FD-SOI) is nowadays considered as a consistent solution for future low power applications. One of the key challenges for FD-SOI is to design low access resistances. On the other hand single electron transistors (SETs) require access resistances of the order of the quantum unit (25.8 kΩ) to exhibit Coulomb Blockade Oscillations (CBO) of the order of the quantum unit (25.8 kΩ) to exhibit.

However these two devices have so far been designed separately, although a simple modification of the Source/Drain architecture enables to get SET operation at low temperature with a metal-oxide-semiconductor field-effect transistor (MOS-FET) structure. Silicon SETs greatly benefit from the mature silicon technologies: recently scaling below the 5 nm range allowed room temperature operation. Coupled SET-FET circuits have been studied for multi-valued logic applications, realised with silicon technologies or integrating CMOS devices.

Nevertheless a CMOS FD-SOI facility has never been used to realise such hybrid circuits, though it is an excellent tool to benchmark these concepts. Here we report on the use of the substrate back gate to switch between FET and SET behaviour within the same device, fabricated in a CMOS facility.

We have fabricated n-MOSFETs adapted from FD-SOI technology (see Fig.1). The SOI layer is etched to pattern the active area above the 150 nm thick buried oxide (BOX). Silicon is then oxidised (5 nm) and polycrystalline silicon is deposited, resulting in a conventional gate stack. After gate etching, the source and drain module is designed. For that purpose silicon nitride spacers are formed on both sides of the gate, epitaxy is performed to raise the source and drain, and finally arsenic is implanted, leading to a typical concentration above $10^{20}$ cm$^{-3}$. The resulting junction profile is such that the device is non-overlapped: the undoped region below the spacers—acting as a potential barrier for electrons—is responsible for the SET behaviour described hereafter.

The silicon substrate below the BOX is used as a back gate. This low-doped substrate used in industrial CMOS processes is not suitable for changing the voltage at low temperature: trying to change the back gate voltage leads to very slow relaxations, of the order of days, making experiments impossible. Shining light directly over the sample with a red LED thermally anchored at 4.2 K and an optical fiber to transmit the light down to lower temperature stages, the substrate reacts much faster, making substrate polarisation studies possible. The experimental procedure we followed here consists in shining light during only a few seconds after each change of the back gate voltage value.

In this paper we show the data for two devices, however many samples have been produced and show the same behaviour. Fig. 1a shows a transmission electron micrograph of a device similar to the samples we measured.

The first sample has a channel thickness $T_{Si} = 8$ nm, an active width $W = 40$ nm and a gate length $L_d = 70$ nm. Considering the small $T_{Si}$ and the relatively long $L_d$ this sample is designed to have good sub-threshold electrostatic control by the gate. Its electrical characteristics at 300 K are shown in Fig. 2a in linear and logarithmic scales. It exhibits a sub-threshold slope of 70 mV/decade (measured with $V_d = 1$ mV) which is at the state-of-the-art for an oxide thickness of 5 nm, close

---

a)xavier.jehl@cea.fr
to the theoretical limit for thermally activated transport $k_B T / e n (10)$ (60 mV/decade at 300 K).

For such an non-overlapped geometry moderate on-current level is expected due to the extra access resistance to the channel. Fig. 2c shows the variation of the conductance (in the linear regime) at $V_g = 1.6$ V above the threshold voltage. Using a positive back gate voltage $V_{bg}$, we increase by 20% the normalized value of the on-current, reaching 0.4 mA/µm ($V_{bg} = 39$ V and the source-drain bias $V_d = 1$ V, not shown). This is a high value for an etched Si-nanowire. Fig. 2a shows that this gain is obtained without degrading the sub-threshold slope. Increasing $V_{bg}$ leads to a decrease of the threshold voltage ($V_t$), plotted in Fig. 2b. From the slope $dV_{bg}/dV_t$ we can obtain the ratio of the effective front gate and back gate capacitances\textsuperscript{10}. We found a ratio of 40 which is not far from a crude estimation with planar capacitors: $|dV_{bg}/dV_t| \approx T_{BOX}/T_{ox} = 30$. The deviation from this model can be explained using a more realistic 3D model of capacitances. For practical applications much thinner BOX should be used to lower the applied $V_{bg}$.

At low temperature the non-overlapped geometry of our FET turns it into a SET without using the back gate, as reported before\textsuperscript{5,11}. Here we investigate how the device is modified by increasing the substrate voltage at $T = 1$ K. Source-drain conductance is shown on Fig. 3 for increasing $V_{bg}$. For each $V_{bg}$, the $V_g$ range is chosen to see the onset of current through the device. A clear SET regime is found at $V_{bg} = 0$ V; the observed CBO are regularly spaced with a period of $\Delta V_g = 4.5$ mV that corresponds to a gate capacitance $C_g = \frac{|dV_{bg}/dV_t|}{dV_t} \approx 35$ aF (consistent with the 27 aF given by a planar capacitor model) and the value of conductance for each oscillation does not change significantly through-out the $V_g$ range. This SET regime is well described by the orthodox theory of Coulomb blockade because the island contains a large number of electrons at the onset of current. It is useful to note that the flat band condition is reached at $V_{bg} \approx V_g \approx 0$ in our devices at $T = 0$, we can therefor estimate that around one hundred electrons are present in the SET on Fig. 3 at $V_{bg} = 0$. The situation changes gradually when increasing $V_{bg}$: the spacing between Coulomb peaks becomes larger and irregular, which characterizes a SET with a much lower density of electrons. The Coulomb island is progressively fragmented into low electron density flakes down to a Coulomb glass regime\textsuperscript{12}. The electron island is well defined at $V_{bg} = 0$ V because the electron gas experiences sharp gradient of potential at the top of the Si-wire, induced by $V_g$. On the contrary these gradients are smoother near the BOX interface, at a positive back
gate voltages, leading to several electron flakes. Therefore the sharp transition between high electron density regions and potential barriers—which is necessary for orthodox SET—is progressively lost at large $V_{bg}$. Finally, for $V_{bg} = 39 \text{ V}$, an electron gas is located at the buried interface and pinched off by a negative front gate voltage, leading to a FET characteristic. The observed bumps below the threshold are due to remaining disorder affecting the smooth parabolic potential of the pinch-off region.

The second sample is designed with a reduced $L_g$ of 30 nm. The slightly thicker $T_{Si}$ is now 12 nm and $W$ is unchanged. We aim to see the effect of scaling down $L_g$ both on the SET and the FET.

Fig. 4a shows the characteristic of sample 2 at 4.2 K and $V_{bg} = 0 \text{ V}$. Regular CBO appear due to the non-overlapped geometry but the measured period $\Delta V_g = 21 \text{ mV} \pm 6 \text{ mV}$ which corresponds to a capacitance $C_g = e/\Delta V_g \approx 8 \text{ aF}$ is larger by a factor 4 as compared to sample 1. This is mainly a consequence of the smaller gate length, that is the smaller gate-channel overlap capacitance. In sample 2 the first few electrons in the island are detected (at $V_g \gtrsim 0$). This is due to the larger tunnel coupling to source and drain at larger $T_{Si}$. The low density limit explains the fluctuations of $\Delta V_g$ through quantum capacitance effects.

By applying $V_{bg} = +20 \text{ V}$ (red line in Fig. 4b) an excellent FET regime is now observed, with both a very steep current rise, and a good on-conductance. We have not significantly improved the on-current level as compared to sample 1 because the on-current level is limited by the access resistance. The sub-threshold swing at T = 4.2 K is excellent, reaching 8 mV/decade. Compared to sample 1 less bumps of conductance are observed near the threshold, indicating that the pinch-off potential is steeper (smaller gate length) and less sensitive to the disordered potential. The sub-threshold swing is nevertheless larger than the best theoretical limit at T = 4.2 K which is 0.85 mV/decade. We attribute the observed swing to the thermal activation with a lever arm parameter $\alpha = \delta \phi / \delta V_g \approx 0.1$ ($\phi$ is the potential at the electron gas location). At $V_{bg} = 0 \text{ V}$ from the analysis of the CBO we have measured $\alpha \approx 0.3$ when the electron gas is located near the top interface. The lower $\alpha$ value found in the FET regime is consistent with the fact that the electron gas has been pushed towards the BOX interface.

For comparison the FET characteristic at 300 K and $V_{bg} = 0 \text{ V}$ is shown on the same plot. It exhibits a sub-threshold swing of 112 mV/decade, as a result of its short channel and relatively thicker $T_{Si}$. The maximum transconductance at 4.2 K is 30 $\mu \text{S}$ (not shown), which makes this FET a good candidate to design an amplifier at cryogenic temperature. 13

In conclusion, we report here the fabrication of a device acting either as a SET or a FET depending only on substrate voltage. The CMOS fabrication process enables large scale integration. We showed that scaling down the gate length both decreases the size of the SET down to the few electrons limit and improves the FET characteristic at T = 4.2 K. This work opens up the opportunity to design hybrid circuits with SET and FET devices using a local back gate. Such circuits are well adapted to low power applications for which they will not suffer from the relatively high access resistance of the FETs due to the non-overlapped geometry.

The research leading to these results has received funding from the European Community’s seventh Framework (FP7 2007/2013) under the Grant Agreement Nr:214989. The samples subject of this work have been designed and made by the AFSID Project Partners http://www.afsid.eu.

1O. Weber, O. Faynot, F. Andrieu, C. Buj-Dufournet, F. Allain, P. Scheiblin, J. Foucher, N. Davai, D. Lafond, L. Tosti, et al., in Tech. Dig. - Int. Electron Devices Meet. (2008) p. 245.
2C. Fenouillet-Beranger, P. Perreau, L. Pham-Nguyen, S. Denuerre, F. Andrieu, L. Tosti, L. Brevaud, O. Weber, S. Barnola, T. Salvetat, et al., in Tech. Dig. - Int. Electron Devices Meet. (2009) p. 667.
3H. Graber and M. Devoret, Single Charge Tunneling, edited by H. Graber and M. Devoret (Plenum Press, New York, 1992).
4X. Jehl, M. Sanquer, G. Bertrand, G. Guegan, S. Deleónibus, and D. Fraboulet, IEEE Trans. Nanotechnol. 2, 308 (2003).
5M. Hofheinz, X. Jehl, M. Sanquer, G. Molas, M. Vinet, and S. Deleonibus, Appl. Phys. Lett. 89, 143504 (2006).
6S. J. Shin, C. S. Jung, B. J. Park, T. K. Yoon, J. J. Lee, S. J. Kim, J. B. Choi, Y. Takahashi, and D. G. Hasko, Appl. Phys. Lett. 97, 103101 (2010).
7S. Mahapatra and A. Ionescu, IEEE Trans. Nanotechnol. 4, 705 (2005).
8K. Nishiguchi, H. Inokawa, Y. Ono, A. Fujiwara, and Y. Takahashi, Appl. Phys. Lett. 85, 1277 (2004).
9A. Prager, H. George, A. Orlov, and G. Snider, J. Vac. Sci. Technol. B 29, 041004 (2011).
10S. Horiguchi, A. Fujiwara, H. Inokawa, and Y. Takahashi, Jpn. J. Appl. Phys. 43, 2036 (2004).
11F. Boeuf, X. Jehl, M. Sanquer, and T. Skotnicki, IEEE Trans. Nanotechnol. 3, 105 (2004).
12A. A. Koulakov, F. G. Pikus, and B. I. Shklovskii, Phys. Rev. B 55, 9223 (1997).
13E. Grémion, D. Niepe, A. Cavanna, U. Gennser, and Y. Jin, Appl. Phys. Lett. 97, 233505 (2010).