Study of Miniaturization of a Silicon Vapor Chamber for Compact 3D Microelectronics, via a Hybrid Analytical and Finite Element Method

Ma Yue, Shirazy Mahmoud, Struss Quentin, Coudrain Perceval, Colonna Jean-Philippe, Souifi Abdelkader, Fréchette Luc and Gontrand Christian

INL/INSA Lyon, Université de Lyon, 7 avenue Jean Capelle 69621 Villeurbanne, France
UMI-LN2, Université de Sherbrooke, 2500, boul. de l’Université, Sherbrooke (Québec), Canada, J1K 2R1
STMicroelectronics, 850 rue Jean Monnet 38926 Crolles, France
CEA-LETI, MINATEC Campus F-38054 Grenoble, France
IEP2/INSA Fès, Euro-Mediterranean University of Fès, Morocco

yue.ma@insa-lyon.fr; christian.gontrand@insa-lyon.fr

ABSTRACT

The interest in silicon vapor chambers (SVCs) has increased in the recent years as they have been identified as efficient cooling systems for microelectronics. They present the advantage of higher thermal conductivity and smaller form factor compared to conventional heat spreaders. This work aims to investigate the potential miniaturization of these devices, preliminary to integration on the backside of mobile device chips, located as close as possible to hotspots. While detailed numerical models of vapor chamber operation are developed, an easy modeling with low computational cost is needed for an effective parametric study. Based on the study of the operating limits, this paper shows the thinning potential of a water filled micropillar for a device operating below 10 W and identify the corresponding vapour core height, and wick thickness.

Keywords: Heat Pipe; Hot spots, Finite Element Method; MNR; Imager.

1 Introduction

The generation of heat in the circuits became, in a few decades, the factor more limiting in the continuation of the improvement of the performances of the integrated devices for mobile telephony and the wandering applications. The heat, generated in the active zones of the chips, on the transistor level, is all the more concentrated that the latter are miniaturized. The heat flows generated in the last generations of silicon processors reach orders of magnitude comparable with those of the existing energy systems. The question of thermal dissipation for the electronic systems arises since their emergence. It drained an important research task through five essential technological eras:

HVAC era (1945-1975) (extraction of the hot air Rack Cooling era (1975-1985) (forced convection Liquid/Refrigerant Cooling era (1980-1990), Enhanced Air Cooling era (1985-2000) Nanoelectronics era (2000-currently): logic sub-100nm CMOS.
This last era, known as of nano-electronics, is associated to the presence of localized hot points, in particular at the places of strong densities of calculation in the logical cores, and the emergence of stackings of homogeneous and heterogeneous chips. These tendencies are reinforced in the cases of carry forward per flip-chip, and a fortiori in the schemes of three-dimensional integration (3D-IC). In this last case, indeed, the silicon layers are not only finer but are also insulated between them and are isolated from substrate (BGA or PCB).

The dissipation of generated heat becomes a need which takes multiple scales. Better a conduction is required via optimized materials of interface (Thermal Materials - TIM Interfaces). The use of wasteful passive layers (heat-spreaders) is common [1-2]: their role is to set out again the heat generated by a hot point on greatest possible surface in order to minimize the impact of it. Finally, the natural and forced improvement of the convections is obtained thanks to active systems like heat sinks or ventilators (Figure 1)[ 3].

The whole of these technological solutions aims at extracting the heat generated in the chips. A second axis of very important work, these last years, consists in designing the chips in a more effective way compared to thermal dimension. Thermal models can thus be integrated into DK-like with the tools of floorplaning for an either electronic or thermoelectric design[4-10]:

2 Thermal management in the systems strongly integrated/wandering

2.1 Thermal resistance Model

Because of high compactness of the wandering systems such as the tactile telephones or tablets, the capacity to dissipate heat is limited to a few Watts only; the integration of heat-sinks or ventilators being incompatible with the requirement of the thickness reduction. So, this limitation results concretely in two problems of a thermal nature: the high average temperature of the system, and the presence of hot points associated to a dense logical building blocks.

The variations in temperature related to the hot points induce important variations in the performances of the devices between two zones of the same chip [11-19]. If it is about a sensor of images CMOS for example, the non-uniformity of temperature within the matrix of pixels can have important consequences on the final quality of the image. As example, the dark current of the pixels doubles for a rise in 6 to 8 degrees. In addition, the engineers must from now on circumvent the risks induced by these hot points by limiting the intense working lives of calculation. In the case of processors multi-hearts, for example, the activity of calculation is sometimes limited to a few tens of millisecond, time to the end of which the acceptable maximum temperature is reached. It is then necessary to stop the activity of the heart so that the system finds an acceptable temperature. The heat generated by a chip can also impact the performances of the surrounding chips in the system. Finally, the lifespan of the chips decreases because of exacerbation of the thermically activated modes of failure.

Before detailing the analytical-numerical structure of our model, we first study the relationship between thermal resistances, both for understanding the model itself and for interpreting the results. As shown in Fig. 1, heat passes through various thermal resistances when it flows from the heat source to the cooling fluid and essentially corresponds to Garimella et al. model [20-22]
Due to the primary heat transfer processes in each part of the heat pipe, the temperature drop can be represented using the simple effective heat resistance network as shown in Figure 1. Thermal conduction through the wall, inducing thermal resistances, in the evaporator (\(R_{w,l,e}\)) and condenser (\(R_{w,l,c}\)); implies that sections are negligible (cf. the thin thickness of wall), which is targeted at ultrathin heat pipes constructed from high-conductivity materials. Lateral conduction along the heat pipes wall is shown as \(R_{w,lateral1}\) and \(R_{w,lateral2}\). These resistances can be calculated using an effective device length, which reflects the varying heat load throughout the vaporizer and capacitor section and gives:

\[
L_{eff} = L_a + \frac{L_{e}+L_{c}}{2}
\]  

(1)

The resistances through the wick in the evaporator (\(R_{w,e}\)) and condenser (\(R_{w,c}\)) and laterally through the wick (\(R_{w,lateral}\)), are considered as convective only. Convective heat treatment in the porous medium is negligible because of the wall in the 1-D; an efficient saturated wick thermal conductivity is used. The low-temperature, high-conductivity wick’s geometry, has resulted in a high strength lateral heat flow. The interfacial phase-change thermal resistances at the wick–vapor interface in the evaporator and condenser sections, indicated by \(R_{i,e}\) and \(R_{i,c}\), is generally small, then neglected.

The effective thermal resistance of the \(R\), steam core, calculated by representing the vapor flow field as non-compressible, laminar, full flow between parallel plates, and controlled by continuum physics, to estimate the pressure fall on the core steam over effective length. This decrease is associated with a decrease in saturation temperature by applying the Clapeyron equation and the ideal gas law. According to this approach, effective thermal conductivity is defined for a 1-D lateral resistance along the effective length of vapor:

\[
\kappa_{eff, v} = \frac{h_{fg}P_{D}D_{v}^{-2} \alpha_{v}^{2}}{12\kappa_{v}P_{D}^{-2}}
\]  

(2)

where the thermo-physical properties are evaluated for saturated vapor at the local steam temperature, which changes along the device. To achieve heat loss steam properties, the 1-D steam thermal resistance is discretized and each resistor element is calculated from condenser-side temperature and is repeated in the heat flowing through the steam core. This approach does not take into account convection in the vapor core.

We then obtain an effective heat pipe resistance.

**Figure 1 Schematic of approximate network of thermal resistance of FHP**
2.1.1 Performance-limiting Conditions

Comparing the performance between the different input heat streams and different geometries, it is possible to identify the restrictive conditions for weak thickness and low input power. Figure 2 shows the contour map of the ratio between the heat pipe and copper heat spreader thermal resistances with the adiabatic length of heat dissipation and the total thickness. The colored area shows the beneficial heat pipe performance and is whitened as the ratio transitions in favor of copper heat spreader. Performance thresholds and capillary limits are also defined. The pressure of 2250 Pa is then considered the maximum pressure, for capillarity.

\[
R_{HP} = \frac{1}{R_{wl, lateral_1}} \frac{1}{R_{wl, lateral_2}} \frac{1}{(R_p + R_{w,e} + R_{w,c})}
\]  

Figure 2 Contour map of the resistance ratio \( R_{HP} / R_{HS} \) plotted as a function of adiabatic length and thickness for an input heat flux of (a) 0.2 and (b) 2 W/cm\(^2\) for length from 10mm to 100mm, of (c) 0.2 and (d) 2 W/cm\(^2\) for length from 3mm to 12mm

In Figure 2 (a) (c), show the limiting conditions for the case of a much lower input heat flux of 0.2 W / cm\(^2\). At low input heat fluxes, there is sufficient capillary pressure due to the reduced fluid velocities, and the capillary limit dramatically shifts to lower thicknesses and higher working lengths.

Figure 2 (b) (d) illustrate the resistance ratio contour plot for a high input heat flux of 2 W/cm\(^2\) to show the limits reached when designing very thin heat pipes for weak power dissipation.

For weak thicknesses and with a relatively high temperature flux, the minimum thickness for which RHP/RHS is greater than unity, is governed by the limit of capillary; The advantage of heat pipe performance lies in the small resistances caused by the phase change. This benefit is lost for short, thick
heatpipes that reduce effective length and solid heat pipe spreaders provide with a more direct thermal conductivity path than the heat pipe wick.

Except for the thickness-to-length ratio and the capillary limit, there is another limit, which is called a steam-resistance threshold. This threshold is due to the increasing pressure loss (and corresponding drop in saturation temperature) along the steam core. By replacing the different heat resistance components and representing the thicknesses of the cores, wick vapor and walls as the whole thickness fraction, i.e., $t_v = r_v t$, $t_w = r_w t$ and $t_{wl} = r_{wl} t$, the threshold conditions can be written as:

$$\frac{r_w}{k_w} \left( \frac{1}{L_e} + \frac{1}{L_c} \right) t^4 + \frac{L_{eff}}{k_s} \frac{1}{1 - r_w} t^2 + \frac{L_{eff}}{M_v r_v} = 0$$

(4)

The solution of the equation translates into two positive roots that represent the thickness in both threshold states (vapor resistance and high ratio between thickness and length). The minimum limit thickness set by the vapor resistance threshold is:

$$t_{limit} = \left( \frac{L_{eff}}{k_s} \sqrt{\frac{L_{eff}}{k_s} - \frac{4 r_w}{k_w} \left( \frac{1}{L_e} + \frac{1}{L_c} \right)} \right)^{\frac{1}{2}} L_{eff} M_v$$

(5)

where $a = 1 / (1 - r_{wl})$ and $M_v$ is a constant that represents the properties of steam. This limit thickness is independent of the heat inlet; however, the capillary limit should be assessed simultaneously with this threshold, which should prevail over all moderate heat inputs. The properties of the steam that dictate the vapor resistance threshold are represented as a single factor that can be used as a number of merit for the choice of liquid in the design of ultra-thin heat pipes that operate at low temperature inputs:

$$M_v = \frac{k_i \rho_i \gamma_i}{k_i \mu_i T_s^2}$$

(6)

which is not dependent of geometrical parameters.

### 3 2D Modeling approach

#### 3.1 heat pipe configurations and associated equations

The standard configurations of flat heat pipes, which include wall, porous wick saturated with operating fluid, and vapor space are shown in figure 3 a, b: simple heat, multiple heat sources, underneath the heat source, and the radiator at the top of the heat pipe, multiple heat sources with symmetrical limit conditions. The basic assumptions are two-dimensional, constant material properties, constant saturation temperature and linear temperature profile across the structure of the wick.
Figure 3 Flat heat pipe: different heating/cooling configurations: a) configuration I, single heat source and sink at the top; b) configuration II, multiple heat sources with sink at top.

- Conduction in wall[9]

The non-dimensional temperature, heat flux and coordinates can be defined as:

\[
\Theta = \frac{k_w}{q_e h_w} (T - T_{sat})
\]

\[
X = \frac{x}{l}; \quad Y = \frac{y}{h_w}; \quad H_w = \frac{h_w}{l}; \quad H_l = \frac{h_l}{l}; \quad L_e = \frac{l_e}{l}; \quad L_c = \frac{l_c}{l}; \quad \gamma = \frac{L_c}{L_e}
\]

The two-dimensional dimensionless steady-regime heat conduction equation in the wall with constant thermal conductivity is:

\[
\frac{\partial^2 \Theta}{\partial X^2} + \frac{1}{H_w \partial Y^2} \frac{\partial^2 \Theta}{\partial Y^2} = 0
\]

For the condition on boundaries (X=0 and X=1) are

\[
\frac{\partial \Theta}{\partial X} = 0
\]

At the wick/wall interface (Y=0), the thermal boundary condition can be obtained assuming a linear temperature profile across the thin wick and a constant saturation temperature at the liquid-vapor interface. Then, the boundary condition are:

\[
\frac{\partial \Theta}{\partial Y} = \frac{k_{eff} H_w}{k_w H_l} \Theta
\]

The boundary condition at the outer wall (Y=0) are: constant heat fluxes in the evaporators and the condenser, with different locations on the heat pipe, and a heat flux null in the adiabatic sections at the surface rest. That is:

\[
\frac{\partial \Theta}{\partial Y} = \begin{cases} 
1 & \text{evaporator} \\
0 & \text{adiabatic} \\
-\gamma & \text{condenser}
\end{cases}
\]

The non-dimensional temperature for configurations I and II can be considered as an infinite Fourier series expansion:
The non-dimensional input heat flux, location-dependant of heat sources and sinks, can be developed as follows:

\[ \theta(X, Y) = \sum_{m=1}^{\infty} A_m(Y) \cos (m\pi X) \]  
\[ \frac{\partial \theta}{\partial Y} = \sum_{m=1}^{\infty} B_m \cos (m\pi X) \]  

in which : \( L_{1e}, L_{2e}, L_{3e}, L_{4e}, L_{5e}, L_{6e}, L_{7e}, L_{8e}, L_{1c} \) \( \text{and} \ \ L_{2c} \) express the heat sources and heat sink locations.

Substituting (13) and (14) into (9), (11) and (12), for the \( A_m \) coefficient, leads to:

\[ A_m(Y) = B_m \left( \frac{m\pi + k_{eff}}{k_w h_l} \exp(m\pi h_w Y) + \frac{m\pi - k_{eff}}{k_w h_l} \exp(-m\pi h_w Y) \right) \left( \frac{m\pi h_w}{m\pi h_w + k_{eff} h_l} \exp(m\pi h_w Y) - \frac{m\pi h_w}{m\pi h_w - k_{eff} h_l} \exp(-m\pi h_w Y) \right) \]  

- Vapor flow

A parabolic velocity profile is used for vapor flow within the heat pipe. The velocity distribution is represented by a functional product in the \( x \)- and \( y \)-directions:

\[ u_v(x, y) = -6 U_v(x) \left[ \frac{h_l}{h_v} \right]^2 + \frac{h_l}{h_v} + \left( 1 + 2 \frac{h_l}{h_v} \right) \left( \frac{y}{h_v} \right) + \left( \frac{y}{h_v} \right)^2 \]  

where \( U_v(x) \) is the local mean velocity along the \( x \)-axis.

The continuity equation, for the two-dimensional incompressible vapor flow; can be integrated with respect to \( y \), to determine \( U_v(x) \):

\[ \int_{-(h_l+h_v)}^{h_l} \left( \frac{\partial u_v}{\partial x} + \frac{\partial v_v}{\partial y} \right) dy = \int_{-(h_l+h_v)}^{-h_l} \frac{\partial u_v}{\partial x} dy + v_{v,l}(-h_l) - v_v(-(h_l + h_v)) \]  

where \( v_{v,l} \) is the vapor interfacial velocity. The heat flux, normal to the liquid-vapor interface; \( q_l \), can be calculated from the conduction model, with the assumption of a linear temperature profile across the wick, getting:

\[ v_{v,l}(-h_l) = \frac{q_l}{\rho_v h_{fg}} = q_e \frac{k_{eff} h_w}{\rho_v h_{fg} k_w h_l} \sum_{m=1}^{\infty} A_m(0) \cos \left( \frac{m\pi x}{l} \right) \]  
\[ v_v(-(h_l + h_v)) = 0 \]  

Integrating Eq. (20), with respect to \( x \), and using the boundary condition at the beginning of the evaporator - \( u_v = 0 - \), results in the following expression for \( U_v(x) \):

URL: http://dx.doi.org/10.14738/jbemi.65.8036
Therefore, the quasi-two-dimensional velocity profile can be written:

\[
U_v(x) = q_e \frac{k_{eff} h_w}{\rho v h_f h_g h_l} \sum_{m=1}^{\infty} \left( \frac{l}{m \pi} \right)^2 A_m(0) \sin \left( \frac{m \pi x}{l} \right)
\]

(21)

The boundary layer of the x-momentum equation, for steady-state incompressible laminar vapor flow, can be integrated, obtaining the vapor pressure distribution:

\[
u(x, y) = -6q_e \frac{k_{eff} h_w}{\rho v h_f h_g h_l} \sum_{m=1}^{\infty} \left( \frac{l}{m \pi} \right)^2 A_m(0) \sin \left( \frac{m \pi x}{l} \right) \times \left[ \left( \frac{h_i}{h_v} \right)^2 + \frac{h_i}{h_v} \left( 1 + 2 \frac{h_i}{h_v} \right) \left( \frac{x}{h_v} \right) + \left( \frac{x}{h_v} \right)^2 \right]
\]

(22)

The temperature drop in the vapor can be linked to the pressure drop in the vapor area, considering the Clausius-Clapeyron equation, and using the ideal gas law:

\[
T_v = \frac{1}{\frac{1}{T_{ref}} - \frac{R}{h_f g} \log \left( \frac{p_v}{p_{ref}} \right)}
\]

(25)

where \( R \) is the ideal gas constant, \( h_f g \) is the latent heat, and \( p_v \) is the pressure drop obtained from (24).

- Liquid flow

The continuity equation, for an incompressible liquid flow, can be integrated with respect to \( y \), thus obtaining the liquid axial velocity \( u_l(x) \):

\[
\int_{-h_l}^{0} \left( \frac{\partial u_l}{\partial x} + \frac{\partial v_l}{\partial y} \right) dy = -v_{l,l}(-h_l) - h_l \frac{du_l}{dx}
\]

(26)

where \( v_{l,l} \) represents the interfacial velocity (normal to the liquid vapor interface) for the liquid and is related to the vapor interfacial velocity by:

\[
\rho_l v_{l,l} = \rho_v v_{v,l}
\]

(27)

The axial liquid velocity can be calculated by integrating (26) with respect to \( x \), using the velocity boundary condition at the beginning of the evaporator \( (x = 0), u_l = 0 \):

\[
u_l(x) = q_e \frac{k_{eff} h_w}{\rho v h_f h_g h_l^2} \sum_{m=1}^{\infty} \left( \frac{l}{m \pi} \right)^2 A_m(0) \sin \left( \frac{m \pi x}{l} \right)
\]

(28)

The one-dimensional steady-regime momentum conservation, for incompressible liquid flow in the wick, can be expressed by a Darcy’s law, assuming negligible the inertial effects compared to viscous losses, as:

\[
\frac{dp_l}{dx} = - \frac{\mu_l u_l}{K}
\]

(29)
in which the permeability $K$ is calculated for a mesh screen as:

$$K = \frac{d^2 \varphi^3}{122(1-\varphi)^2}$$  \hspace{1cm} (30)

$$\varphi \approx 1 - \frac{1.05 \pi N d}{4}$$  \hspace{1cm} (31)

The liquid pressure is derived by integrating (30) and utilizing the pressure boundary condition at the end of the condenser ($x=l$), $p_l = p_v$:

$$p_l = q_v \sum_{i=1}^{n} \left[ \frac{\ell_A}{\ell_B} \left( \cos \left( \frac{\pi x}{l_B} \right) - \cos \left( \frac{\pi x}{l_A} \right) \right) \right] + \sum_{i=1}^{n} \left[ \frac{\ell_A}{\ell_B} A_i \left( \cos \left( \frac{\pi x}{l_B} \right) - 1 \right) \right] + q_v \frac{12\pi \mu d}{\rho_v \gamma} \sum_{i=1}^{n} \left( \frac{1}{\ell_A} \right)^2 A_i \left( \cos \left( \frac{\pi x}{l_B} \right) - 1 \right)$$  \hspace{1cm} (32)

We give also capillary pressure

$$p_{cap} = p_v - p_l$$  \hspace{1cm} (33)

FEM verification results

The schematic diagram of the simulated geometries is shown in the figure 4.

The properties of the working fluid, copper and porous wick materials, used in the vapor core chamber simulations, are shown in table 1. Vapor properties are shown for a 40degC temperature.

| PROPERTY                                      | VALUE                  |
|-----------------------------------------------|------------------------|
| Copper density ($\rho_{copper}$)              | 8978 kg/m$^3$          |
| Water liquid density ($\rho_{water}$)         | 992.3 kg/m$^3$         |
| Water vapor density ($\rho_v$)                | 0.05122 kg/m$^3$       |
| Copper thermal conductivity ($k_{copper}$)     | 400 W/mK               |
| Wick effective thermal conductivity ($k_{wick}$)| 1.3 W/mK              |
| Water vapor thermal conductivity ($k_v$)       | 0.05 W/mK              |
| Copper specific heat capacity ($C_p$)          | 381 J/kgK              |
| Water liquid specific heat capacity ($C_p$)    | 4182 J/kgK             |
| Water vapor specific heat capacity ($C_v$)     | 1889 J/kgK             |
| Water liquid viscosity ($\mu_l$)               | 0.00065 Pa*s           |
| Water vapor viscosity ($\mu_v$)                | 0.0000096 Pa*s          |
| Enthalpy of vaporization ($h_{fg}$)            | 2473 kJ/kg             |
| Specific gas constant ($R_{const}$)            | 8.3145 J/molK          |
| Water vapor mean molar mass ($M_n$)            | 0.018015 kg/mol         |
| Wick porosity ($\varphi$)                      | 0.5                    |
| Wick permeability ($k$)                        | 1*10-11 m$^2$          |

Therefore, the temperature fields predicted by the modeling approaches are shown in Figure 4. (a) shows the temperature profile comparisons along the x directions, of 50W heat source, between COMSOL and publication Maziar Agnvami [14]; the error between them, while Figure 4(b) shows the COMSOL simulated temperature profile with 30W, 40W and 50W heat source. The temperature profile has a
maximum temperature, at the evaporation side, in the top surface and a minimum temperature at the condenser side. Plots reveal a very good accuracy match between COMSOL and the theoretical solution. The maximum error is about 6% for configuration I and 0.075% for configuration II. From Figure 4 (b) & (d), we observe that, by adding 10W at the heat source, the temperature gains about 3K for configuration I and 4K for configuration II.

Figure 4 Temperature profile (a) comparison between COMSOL and pub with 50W heat source [14] in Matlab configuration I (b) parametrization of power in COMSOL configuration I (c) comparison between COMSOL and pub with 50W heat source [14] in Matlab configuration II (d) parametrization of power in COMSOL configuration II
Figure 5 velocities at the center of the vapor chamber (a) comparison between COMSOL and pub with 50W heat source [14] in Matlab configuration I (b) parametrization of power in COMSOL configuration I (c) comparison between COMSOL and pub with 50W heat source [14] in Matlab configuration II (d) parametrization of power in COMSOL configuration II.

The Figure 5 compares the velocities at the center of vapor chamber.

As we can see in the figure 5, the vapor has a maximum velocity at the vapor core center and reduces to 0 when it attaches the wall. And for the COMSOL model, the maximum velocity is about 7m/s, that is almost the same for the velocities of paper[14]. For configuration I, there is about 20% difference between analytical solution and COMSOL; especially for the analytical solution, the velocity of configuration I has a non-symmetry form. But for configuration II, the difference in velocity is less than 4%. And by increasing 10W of the heat source, the velocity gains about 1.5m/s for configuration I and 6m/s for configuration II.

Finally, the most important part of the heat pipe is the capillary pressure at the vapor/wick interface. Fig 6 shows the capillary pressure at the wick/vapor interface On the steam, the water is evaporated and the steam has a maximum pressure on the surface; but next to the condenser, condensates water and creates fluid in the water, so the opposite process along with condensation and mass flow in relation to the evaporator, so that the water evaporates to the ground at condensation. It is much slower than the steam core. Figure 6 shows the COMSOL simulation and publication configuration [14], with a capillary difference of up to 20% pressure. But in the configuration II capillary pressure is almost identical. And it's less than the defect 0.5%.
In the vapor chamber operation, a steady state model is developed, which allows for multiple, arbitrarily shaped, heat inputs on the evaporator-side face; model offers 2D temperature, pressure and speed ranges in the steam chamber, depending on the size of the camera, liquid and steam flow and material properties hypotheses. The governing mass, power, momentum and energy equations are set on the wall, wick and steam core domains. The model is compared to the numerical model [14].

### 3.2 Standalone chip

The first step consists to create a numerical model representing a standalone system [22] as shown in Figure 7. These ICs do not constitute a set of simple layers, but many small components (cf., electrical communication) that would be not easy to discretize. For the sake of practicability, these components are homogenized by substances in their environment, using the method proposed by Crécy [23]. Flat and simple heat conductors are independently referred to a representing thermal behavior in these domains. Micro heat pipe are in the Si die to the Si molding junction. The geometry of the model containing homogeneous regions is shown in Figure 8. Table 2 summarizes the thermal transitions and measurements used. The thermal conductivity is estimated by force law on the basis of empirical results [24].

**Figure 6** Capillary pressure at the wick/vapor interface (a) comparison between COMSOL and pub with 50W heat source [14] in Matlab configuration I (b) parametrization of power in COMSOL configuration I (c) comparison between COMSOL and pub with 50W heat source [14] configuration II (d) parametrization of power in COMSOL in Matlab configuration II.
The boundary conditions surrounding the chip are natural convection, with a convection coefficient estimated to $h_{surr}=10 \, \text{W/m}^2\text{K}$ [22]. The bottom of the model is normally linked to a Printed Circuit Board (PCB), which allows important lateral heat spreading, with an equivalent convection coefficient estimated to $h_{bot}=570 \, \text{W/m}^2\text{K}$ [22].
3.2.1 Heat management

The heating power is distributed into the 8-core of 360X490 mm² to represent the test chip, as seen in Fig. 9. With a 2W per core, a total of 16 W needs to be removed. For correct operation, the chip temperature, \( T \), should be below 125 degrees. Ambient temperature and inlet temperature are set at 40 °C, which is recommended for indoor air.

![Figure 9 Heat sources layout, on the standalone chip](image)

4 Results And Discussion

4.1 Uncooled chip

The reference case is simulated without micro-heating pipes. In this case, chip is exclusively cooled by expansion during the BGA and normal convection. In Figure 10, the reference case is simulated without micro-heating pipes. In our case, the piece is exclusively cooled by expansion during the BGA and normal convection. I expect 10 maximum temperatures above the maximum allowed temperature of 125 °C, which indicates the need for cooling. The maximum temperature is above the maximum allowed one: 125 °C, which clearly shows the need for cooling solution.

![Figure 10 Chip: simulation without microchannels; extracted heat, only by natural convection and PCB heat spreading](image)
4.1.1 Micro-heat pipe integration with standalone chip

![Micro-heat pipe simulation](image1)

*Figure 11 Micro-heat pipe simulation- dissipation 16W in a flip-chip with xx 85mm long and 200um thick*

4.1.2 Standalone chip application

![Graph](image2)

*Figure 12 Maximum power admissible for reaching a maximum temperature of 125 °C, according to heat pipe length-to-thick ratio.*

![Graph](image3)

*Figure 13 Maximum possible power for micro-heat pipe; simulation with different porous thermal conductivities*
Figure 14 Maximum power admissible versus die bulk thickness

5 Conclusion

Analytical and numerical modeling, and experimental simulations of the heat pipes significantly facilitated a much better understanding of the various physical phenomena found in the heat pipes and the development of computer and experimental methods.

FEM models (COMSOL Multiphysics) are very accurate in the 2D and 3D simulation of the heat pipe. Exact limit conditions can be found in the previous section; consider the pressure factor in the calculation and specifically extract the capillary pressure from wick layer’s capillary. In the course of future work, the streamlining of the evaporated material needs to be changed to temperature-dependent parameters and due to the simplification requirements; the quantitative analysis of the model error is performed in a range of operating conditions.

This model changes to a 3D model and uses multiple thermal input boundary conditions to simulate the behavior of the steam chamber to demonstrate its ability to solve the 3D thermal response to complex boundary conditions expected in real applications. Before some true applications are introduced, some transfer mechanisms will be included in the model. These include the effect of external boundary conditions on the interface mass flow profile, the vapor convection, and the flux of the interface mass in the adiabatic phase with a 2-D drive. However, these additional mechanisms should be taken into account in detailed numerical models for the application-oriented design and optimization of ultrathin heat pipes. This study highlights the relative importance of the three types of resistances in the microfluidic chip cooling and that conventional thinking is challenging if we take real module configurations into account.

REFERENCES

[1] D. Milojevic, H. Oprins, J. Ryckaert, P. Marchal, and G. Van Der Plas, “DRAM-on-logic stack - Calibrated thermal and mechanical models integrated into PathFinding flow,” Proc. Cust. Integr. Circuits Conf., pp. 5–8, 2011.

[2] C. Torregiani, H. Oprins, B. Vandevelde, E. Beyne, and I. De Wolf, “Compact thermal modeling of hot spots in advanced 3D-stacked ICs,” Proc. Electron. Packag. Technol. Conf. EPTC, no. 1, pp. 131–136, 2009.
Ma Yue, Shirazy Mahmoud, Struss Quentin, Coudrain Perceval, Colonna Jean-Philippe, Souifi Abdelkader, Fréchette Luc and Gontrand Christian; Study of Miniaturization of a Silicon Vapor Chamber for Compact 3D Microelectronics, via a Hybrid Analytical and Finite Element Method. Journal of Biomedical Engineering and Medical Imaging, Volume 6, No 5, October (2019), pp 1-18

[3] L. Lin, R. Ponnappan, and J. Leland, “High performance miniature heat pipe,” Int. J. Heat Mass Transf., vol. 45, no. 15, pp. 3131–3142, 2002.

[4] W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. R. Stan, “HotSpot: A compact thermal modeling methodology for early-stage VLSI design,” IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 5, pp. 501–513, 2006.

[5] W. S. Zhao, J. Zheng, S. Chen, X. Wang, and G. Wang, “Transient Analysis of Through-Silicon Vias in Floating Silicon Substrate,” IEEE Trans. Electromagn. Compat., vol. 59, no. 1, pp. 207–216, 2017.

[6] U. Vadakkan, S. V. Garimella, and J. Y. Murthy, “Transport in Flat Heat Pipes at High Heat Fluxes From Multiple Discrete Sources,” J. Heat Transfer, vol. 126, no. 3, p. 347, 2004.

[7] Y. Luo, B. Yu, X. Wang, and C. Li, “A novel flat micro heat pipe with a patterned glass cover,” IEEE Trans. Components, Packag. Manuf. Technol., vol. 6, no. 7, pp. 1053–1057, 2016.

[8] J. P. Longtin, B. Badran, and F. M. Gerner, “A One-Dimensional Model of a Micro Heat Pipe During Steady-State Operation,” vol. 1, no. AUGUST 1994, 2014.

[9] S. Lips and F. Lefèvre, “A general analytical model for the design of conventional heat pipes,” Int. J. Heat Mass Transf., vol. 72, pp. 288–298, 2014.

[10] L. Lin, R. Ponnappan, and J. Leland, “High performance miniature heat pipe,” Int. J. Heat Mass Transf., vol. 45, no. 15, pp. 3131–3142, 2002.

[11] H. Li, Y. Tang, Y. Jin, B. Li, and T. Zou, “Experimental Analysis and FEM Simulation of Antigravity Loop-Shaped Heat Pipe for Radio Remote Unit,” pp. 1–9, 2017.

[12] R. Hopkins, A. Faghri, and D. Khrustalev, “Flat Miniature Heat Pipes With Micro Capillary Grooves,” J. Heat Transfer, vol. 121, no. 1, pp. 102–109, 1999.

[13] Y. Ma. and C. Gontrand, “Power, Thermal, Noise and Signal Integrity Issues on substrate/Interconnects entanglement” CRC press, 2018.

[14] M. Aghvami and A. Faghri, “Analysis of flat heat pipes with various heating and cooling configurations,” Appl. Therm. Eng., vol. 31, no. 14–15, pp. 2645–2655, 2011.

[15] Z. J. Zuo and A. Faghri, “A network thermodynamic analysis of the heat pipe,” Int. J. Heat Mass Transf., vol. 41, no. 11, pp. 1473–1484, 1998.

[16] U. Vadakkan, J. Y. Murthy, and S. V Garimella, “Transient Analysis of Flat Heat Pipes,” pp. 1–11, 2017.

[17] G. Patankar, J. A. Weibel, and S. V Garimella, “A Time-Stepping Analytical Model for 3D Transient Vapor Chamber Transport,” 2017.

U R L : http://dx.doi.org/10.14738/jbemi.65.8036
[18] R. S. Prasher, “A Simplified Conduction Based Modeling Scheme for Design Sensitivity Study of Thermal Solution Utilizing Heat Pipe and Vapor Chamber Technology,” J. Electron. Packag., vol. 125, no. 3, p. 378, 2003.

[19] C. Byon, K. Choo, and S. J. Kim, “Experimental and analytical study on chip hot spot temperature,” Int. J. Heat Mass Transf., vol. 54, no. 9–10, pp. 2066–2072, 2011.

[20] L-M. Collin V. Fiori P. Coudrain S. L. Lhostis S. Chéramy J-P Colonna B. Mathieu A. Souifi, L. G. Fréchette

[21] "Microchannel design study for 3D microelectronics cooling using a hybrid analytical and finite element method ", Proceedings of the ASME 2015, 13th International Conference on Nanochannels, Microchannels, and Minichannels, July 6-9, 2015, San Francisco, California, US.

[22] Y. Yashwanth, J. A. Weibel, and S. V Garimella, “Performance-Governing Transport Mechanisms for Heat Pipes at Ultra-thin Form Factors Performance-Governing Transport Mechanisms for Heat Pipes at Ultra-Thin Form Factors,” vol. 5, no. 11, pp. 1618–1627, 2015.

[23] R. Prieto et al., “Thermal measurements on flip-chipped system-on-chip packages with heat spreader integration,” SEMI-THERM, pp. 221–227, 2015.

[24] F. de Crécy, “A simple and approximate analytical model for the estimation of the thermal resistances in 3D stacks of integrated circuits,” Int. Work. Therm. Investig. ICs Syst., no. September, pp. 1–6, 2012.

[25] Hull R., Properties of Crystalline Silicon. London - United Kingdom, 1999.