Performance Investigation of Different Topologies of 1-100 GHz on-chip Transformers using 130 nm SiGe BiCMOS

Siddig Gomha
Department of Electrical Engineering, Pan African University Institute for Basic Sciences Technology and Innovation, Nairobi, Kenya and Faculty of Engineering, University of Medical Sciences and Technology, Khartoum, Sudan
siddig.gomha@gmail.com

Kibet Langat
Department of Telecommunication and Information Engineering
Jomo Kenyatta University of Agriculture and Technology
Nairobi, Kenya
kibetlp@jkuat.ac.ke

Abstract—In this study, modeling and designing different topologies of on-chip transformers are presented using 130nm SiGe BiCMOS technology. Interleaved, stacked, and full symmetrical interleaved transformers are investigated. Octagon and square shapes are used for designing transformers with flipped and non-flipped feed lines. A comparison between performances of various configurations is presented using a full-wave simulator. The octagon stacked transformer with flipped feed lines showed a good performance at around 60GHz. The simulated results demonstrated a coupling factor K of 0.94, minimum insertion loss of 1.01518dB, and Q-factor of 9 with a minimum occupied area of 0.0019mm².

Keywords-on-chip transformer; 130nm SiGe BiCMOS technology; interleaved transformer; stacked transformer

I. INTRODUCTION

The growing demand for high quality and high data rate in a wireless telecommunication system increases the challenge for designing high performance electronics components. Particularly for a high frequency bands applications [1, 2], the substrate losses in passive devices have become dominant due to the proximity and skin effect [3, 4]. On-chip transformer (TF) is one of the passive components for designing system-on-chip (SoC) applications. On-chip TF has been commonly used as a power splitter/combiner, and inter-stage impedance matching in many components design such as power amplifiers [5-7], low noise amplifiers [8, 9], mixers [10], and voltage controlled oscillators [11-13]. The TF is better to be compact, low loss, with high quality factor, easy impedance matching, and with the ability of conversion from differential to single ended for power combining as well as conversion from single ended to differential for power splitting [14]. Many researches have been conducted in modeling and designing of the on-chip TF. The elements of the device can be extracted from the geometrical shape and technological data of the transformer [15]. However, this model is compatible up to 10GHz. Other broadband models for millimeter-wave TF working up to 100GHz, and 110GHz have been proposed in [16, 17]. Moreover, an on-chip six ports TF model was reported in [18].

In this paper, a simple model based on lumped elements of TF is presented. In addition, direct parameters extraction based on EM S-parameters simulation is used for design and simulation of different topologies of on-chip transformer. IHP 130nm SiGe BiCMOS technology is considered in this study in the frequency range between 1–100GHz.

II. APPROACHES OF MODELING ON-CHIP TRANSFORMER

A transformer consists of two inductors for the primary and secondary windings. There are two approaches for extracting the parameters of these windings. The first method is using equivalent lumped components, while the second is direct parameter extraction from S-parameters using the EM Sonnet simulator. Figure 1 shows the equivalent circuit for the on-chip TF. The primary inductor has two ports, P1 and P2, the equivalent circuit model consists of six elements, three series elements represented by series capacitance $C_p$, inductance $L_p$, and substrate resistance $R_p$, as well as three substrate elements represented by oxide capacitance $C_p-ox$, substrate capacitance $C_p-sub$, and substrate resistance $R_p-sub$. The same elements have also been considered for the secondary inductor with two ports S1, and S2. Moreover, $C_p$s represents the mutual capacitance between the two windings. The values for the six elements of the lumped equivalent circuit shown in Figure 2 can be calculated based on the dimensions of the inductor. The series inductor $L_p$ (nH) as a function of width $w$ (µm), length $l$ (µm), and thickness $t$ (µm) can be calculated as [16]:

$$L_p = \frac{0.42 \times \mu_0}{\pi} \cdot \ell \cdot \left[ \ln\left(\frac{2\times l}{0.2235(w+t)}\right) + \frac{0.2235(w+t)}{l} \right] - 1.$$  (1)

Figure 2 shows the relationship between inductance (pH) and length of inductor (µm) with variable width (µm) of inductor and constant thickness (3µm). It can be observed that a smaller inductor width provides higher inductance. However, the width is constrained by the minimum width provided by the foundry.
The rest of the parameters for the primary and secondary inductors can be calculated using the following formulas [19]:

\[ R_{series} = \frac{1}{w \times \sigma \times \delta (1 - e^{-1})} \]  \hspace{1cm} (2)

\[ \delta = \sqrt{\frac{2}{2nf \mu_0 \sigma}} \]  \hspace{1cm} (3)

\[ C_{series} = \frac{N^2 w^2 r_{ox}}{N_{ox}} \]  \hspace{1cm} (4)

\[ C_{ox} = \frac{0.5 \times w \times r_{ox}}{N_{ox}} \]  \hspace{1cm} (5)

\[ C_{sub} = 0.5 \times w \times l \times C_{si} \]  \hspace{1cm} (6)

\[ R_{sub} = \frac{2}{w \times l \times N_{si}} \]  \hspace{1cm} (7)

where, \( \delta, \sigma, r_{ax}, l_{ox} \) are skin depth, conductivity, permittivity, and thickness of the oxide layer respectively, while \( C_{si} \) and \( C_{ox} \) represent conductance and capacitance respectively for the silicon substrate \( (C_{si} = 10^{-2} F/\mu m^2, C_{ox}=10^{-5} F/\mu m^2) \).

Another approach for extracting parameters of the on-chip TF is using the 3D electromagnetic simulator (Sonnet) to generate the S-parameters. In that case, the following expressions are used for calculating primary inductance \( L_{pri} \), secondary inductance \( L_{sec} \), Q-factor for primary \( Q_{pri} \), Q-factor for secondary \( Q_{sec} \), and coupling coefficient \( K \) [20, 21]:

\[ L_{pri}(PH) = \frac{\text{imag}(Z_{11})+10^{12}}{2np} \]  \hspace{1cm} (8)

\[ L_{sec}(PH) = \frac{\text{imag}(Z_{22})+10^{12}}{2np} \]  \hspace{1cm} (9)

\[ Q_{pri} = \frac{\text{imag}(Z_{11})}{\text{Real}(Z_{11})} \]  \hspace{1cm} (10)

\[ Q_{sec} = \frac{\text{imag}(Z_{22})}{\text{Real}(Z_{22})} \]  \hspace{1cm} (11)

\[ K = \sqrt{\frac{\text{imag}(Z_{12}) \times \text{imag}(Z_{21})}{\text{imag}(Z_{11}) \times \text{imag}(Z_{22})}} \]  \hspace{1cm} (12)

Moreover, the parameters of differential configuration for the on-chip TF can be extracted using [22]:

\[ Z_d = Z_{11} + Z_{22} - Z_{12} - Z_{21} \]  \hspace{1cm} (13)

\[ L_d = \frac{\text{imag}(Z_d)}{2np} \]  \hspace{1cm} (14)

\[ Q_d = \frac{\text{imag}(Z_d)}{\text{Real}(Z_d)} \]  \hspace{1cm} (15)

where, \( Z_d, L_d, \) and \( Q_d \) are differential impedance, differential inductance, and differential Q-factor respectively.

III. PERFORMANCE COMPARISON OF DIFFERENT TOPOLOGIES OF ON-CHIP TF DESIGN

Many topologies of the on-chip TF have been investigated. For stackup configuration top layers TM1 and TM2 were utilized to design primary and secondary windings. For the interleaved configuration TM2 layer was used for designing two windings, while TM1 layer was used for designing the secondary winding feed line. Figure 3 shows the eight different topologies of the on-chip TF considered in this study which are Octagon Interleaved TF with non-flipped feed lines (OITF)NF, Octagon Interleaved TF with flipped feed lines (OITF)F, Octagon Stacked TF with flipped feed lines (OSTF)F, Octagon Stacked TF with non-flipped feed lines (OSTF)NF, Square Interleaved TF with non-flipped feed lines (SITF)NF, Square Interleaved TF with flipped feed lines (SITF)F, Symmetric Square Interleaved TF (SSTF), and Symmetric Octagon Interleaved TF (SOTF). Single turn for both windings was utilized in all on-chip TF topologies because this approach provides low loss in high frequency operation. Table I shows the dimensions of on-chip transformer for all topologies.

![Fig. 3. Different topologies of the on-chip TF](image-url)
This work addresses the effect of windings position on the performance of on-chip TF. Lateral and vertical magnetic couplings are available according to the position of windings on the stackup layers. Lateral magnetic coupling takes place in interleaved configuration when utilizing only one thick layer TM2 for the primary and secondary windings. On the other hand, vertical magnetic coupling takes place between windings as in stacked topology when utilizing two thick layers, TM1 and TM2. In addition, feed lines’ direction has a significant effect on the performance of on-chip TF. To compare the performance of the proposed topologies shown in Figure 3, design and simulation of on-chip TF by using the Sonnet EM simulation has been carried out. Figure 4 shows the comparison of primary and secondary inductance for all proposed topologies of on-chip TF. It can be observed that all topologies provide high resonant frequency, greater than 100GHz. The flipped feed lines of all topologies have greater inductance than the non-flipped ones. However, the flipped feed lines have slightly reduced coupling between windings. Therefore, for selection between the two options of feed lines position, the minimum space layout for specific circuit design should be considered. Amongst all topologies of the on-chip TF the symmetric square interleaved TF shape has the greatest inductance for primary and secondary windings. Both (SSTF) and (SOTF) have the same inductance for their primary and secondary windings because of their high symmetrical shapes.

Figure 5 shows a comparison of Q-factor for all topologies. Both flipped and non-flipped feed line positions have been considered for simulation of the Q-factor of the primary and secondary windings. It can be seen that the transformers with flipped feed lines (represented by dash lines) have better values of Q-factor than the other transformers. The variation in primary and secondary values of Q-factor for the interleaved octagon and square shapes is due to the differences in their lengths of primary and secondary windings. However, the symmetric octagon and square transformers have almost the same values of Q-factors in their primary and secondary windings because they have full symmetrical shapes. Moreover, the octagon stacked transformers with flipped feed lines have better values of Q-factors than the one with non-flipped feed lines, which is because feed lines position in the same direction leads to imperfect coupling thus reducing quality factor.

Table I. Dimensions of on-chip transformers

| Transformer type                  | Wp µm | Ws µm | Dp µm | Ds µm | S µm | Area mm² |
|----------------------------------|-------|-------|-------|-------|------|----------|
| Octagon Interleaved TF           | 5.45  | 5.45  | 58.97 | 43.87 | 2.1  | 0.0035   |
| Octagon Stacked TF               | 5.45  | 5.45  | 43.87 | 43.87 | 2.1  | 0.0019   |
| Square Interleaved TF            | 5.45  | 5.45  | 57.82 | 42.72 | 2.1  | 0.0033   |
| Symmetric Square Interleaved TF  | 5.45  | 5.45  | 57.82 | 42.72 | 2.1  | 0.0038   |
| Symmetric Octagon Interleaved TF | 5.45  | 5.45  | 57.82 | 43.04 | 2.1  | 0.0038   |
There are two approaches commonly used to find the figure-of-merit of TF. The first one is used when a TF is utilized in an application that requires high efficiency in power transmission. In this case the figure-of-merit can be calculated using maximum available gain $G_{\text{max}}$:

$$G_{\text{max}} = \left| \frac{s_{42}}{s_{32}} \right| (k - \sqrt{k^2 - 1}) \quad (16)$$

$$k = \frac{1 - |s_{11}|^2 - |s_{22}|^2 + |s|^2}{2|s_{12}|s_{21}} \quad (17)$$

$$\Delta = S_{11}S_{22} - S_{12}S_{21} \quad (18)$$

However, instead of using S-parameters, we can use Z-parameters:

$$G_{\text{max}} = 1 + 2\left( x - \sqrt{x^2 - 1} \right) \quad (19)$$

$$x = \frac{\text{Re}(z_{11})\text{Re}(z_{22}) - |\text{Re}(z_{12})|^2}{\text{Im}(z_{22})^2 + |\text{Re}(z_{12})|^2} \quad (20)$$

The second method of determining the figure-of-merit of TF depends on the total loss of the device, using minimum insertion loss ($IL_m$) expression [25]:

$$IL_m = \frac{1}{1 + 2(x - \sqrt{x^2 - 1})} \quad (21)$$

$$x = \frac{\text{Re}(z_{11})\text{Re}(z_{22}) - |\text{Re}(z_{12})|^2}{\text{Im}(z_{22})^2 + |\text{Re}(z_{12})|^2} \quad (22)$$

On-chip TF has many sources of energy loss. Radiation loss takes place when dimension of the device is larger than the free space $\lambda$. Substrate coupling loss takes place according to capacitive coupling between substrate and conductor, therefore displacement current will leak into the substrate through lossy dielectric. In addition, ohmic losses (skin effect) as well as imperfect coupling between primary and secondary windings can be considered as a source of losses.

Figure 6 shows the simulated minimum insertion loss (dB), and coupling factor $K$ for all on-chip TF topologies. At high frequencies insertion loss increases, while $K$ decreases according to the effect of imperfect coupling between TF windings. As seen in Figure 6(a) the octagon stacked transforms have the lowest insertion loss compared to the rest of TF topologies, while the symmetrical square transformer has the largest values of insertion loss due to their larger winding size. Because of the largest value of insertion loss for the symmetrical square transformer, this topology of TF has a worst value of coupling factor $K$ as shown in Figure 6(b), while the octagon stacked TF provides the best values of $K$ amongst all topologies.

IV. CONCLUSION

A comprehensive study of on-chip transformer using 130nm SiGe technology has been presented. Different topologies, shapes, and feed line positions of transformers have been investigated, using the top thick metals TM1 and TM2 of the stackup layer technology. Two methods of calculating elements of primary and secondary windings were explored, which are use of the geometry of windings and direct element extraction from the S-parameters. 3D electromagnetic simulation was carried out and the performance of transformers was compared in terms of inductance, quality factor, coupling...
factor, and minimum insertion loss. This study can present a guideline for designing on-chip transformer for purposes of power splitting and combining in applications like power amplifiers, voltage control oscillators, and mixtures.

Fig. 6. Comparison values of (a) Minimum insertion loss, and (b) Coupling factor K for different topologies of the on-chip TF

REFERENCES

[1] S. Bertoldo, C. Lucianaz, M. Allegretti, “On the use of a 77 GHz automotive radar as a microwave rain gauge”, Engineering, Technology & Applied Science Research, Vol. 8, No. 1, pp. 2356–2360, 2018

[2] Z. A. Shamsan, M. Alammar, A. Alharthy, A. Alldahmash, K. A. A. Snaie, A. M. A. Helar, “Micrometer and millimeter wave P-to-P links under dust storm effects in arid climates”, Engineering, Technology & Applied Science Research, Vol. 9, No. 4, pp. 4520–4524, 2019

[3] B. Curran, C. Tschoban, I. Ndip, K. D. Lang, H. Kroener, A. Ippich, “Dielectric material characterization of high frequency printed circuit board laminates and an analysis of their transmission line high frequency losses”, 46th European Microwave Conference, London, UK, October 4-6, 2016

[4] T. Tanigawa, E. Mizushima, M. Shimada, K. Morita, M. Kakitani, S. Takanezawa, “Low transmission loss film material for high-speed high-frequency devices”, 68th Electronic Components and Technology Conference, San Diego, USA, May 29-June 1, 2018

[5] B. Chen, L. Shen, J. Gao, “A 60 GHz transformer-coupled neutralized low power CMOS power amplifier”, Microwave and Optical Technology Letters, Vol. 57, No. 11, pp. 2487–2491, 2015

[6] H. S. Son, J. Y. Jang, D. M. Kang, H. J. Lee, C. S. Park, “A 109 GHz CMOS power amplifier with 15.2 dBm psat and 20.5 dB gain in 65-nm CMOS technology”, Microwave and Wireless Components Letters, Vol. 26, No. 7, pp. 510–512, 2016

[7] M. Vigilante, P. Reynaert, “On the design of wideband transformer-based fourth order matching networks for [E] -band receivers in 28-nm CMOS”, Journal of Solid-State Circuits, Vol. 52, No. 8, pp. 2071–2082, 2017

[8] T. Kihara, S. Matsuda, T. Yoshimura, “Analysis and design of differential LNAs with on-chip transformers in 65-nm CMOS technology”, 14th IEEE International New Circuits and Systems Conference, Vancouver, Canada, June 26-29, 2016

[9] C. Y. Huang, J. Y. C. Liu, “62–92 GHz low-noise transformer-coupled LNA in 90-nm CMOS”, Electronics Letters, Vol. 54, No. 10, pp. 634–636, 2018

[10] D. Hou, W. Hong, J. Chen, P. Yan, Y. Xiong, “A compact D-band I/Q mixer with improved transformer balun”, Microwave and Optical Technology Letters, Vol. 59, No. 11, pp. 2840–2844, 2017

[11] E. C. Wagner, G. M. Rebeiz, “A 9.4–11.7 GHz VCO in 0.12 µm SiGe BiCMOS with ~123 dBc/Hz phase noise at 1 MHz offset for 5G systems”, IEEE Radio Frequency Integrated Circuits Symposium, Philadelphia, USA, June 10-12, 2018

[12] S. Ambulkker, S. Nakhte, “Wide tuning range low phase noise VCO for V-band application”, IET Microwaves, Antennas & Propagation, Vol. 12, No. 5, pp. 756–764, 2018

[13] H. Wang, J. Chen, T. J. S. Do, H. Rashidian, X. Liu, “High-efficiency millimeter-wave single-ended and differential fundamental oscillators in CMOS”, IEEE Journal of Solid-State Circuits, Vol. 53, No. 8, pp. 2151–2163, 2018

[14] B. Chen, L. Shen, J. Gao, “A 60 GHz transformer-coupled neutralized low power CMOS power amplifier,” Microwave and Optical Technology Letters, Vol. 57, No. 11, pp. 2487–2491, 2015

[15] O. E. Gharniti, E. Kerherve, J. B. Begueret, “Modeling and characterization of on-chip transformers for silicon RFC”, IEEE Transactions on Microwave Theory and Techniques, Vol. 55, No. 4, pp. 607–615, 2007

[16] B. Leite, E. Kerherve, J. B. Begueret, D. Belot, “An analytical broadband model for millimeter-wave transformers in silicon technologies”, IEEE Transactions on Electron Devices, Vol. 59, No. 3, pp. 582–589, 2012

[17] K. Kang, L. Nan, S. C. Rustagi, K. Mutha, J. Shi, R. Kamal, W. Y. Yin, L. W. Li, “A wideband scalable and spice-compatible model for on-chip interconnects up to 110 GHz”, IEEE Transactions on Microwave Theory and Techniques, Vol. 56, No. 4, pp. 942–951, 2008

[18] Z. Gao, K. Kang, C.Zhao, Y. Wu, Y. Ban, L. Sun, W. Hong, X. Que, “A broadband and equivalent-circuit model for millimeter-wave on-chip M:N six-port transformers and baluns”, IEEE Transactions on Microwave Theory and Techniques, Vol. 63, No. 10, pp. 3109–3121, 2015

[19] T. H. Lee, The design of CMOS radio-frequency integrated circuits, Cambridge University Press, 2004

[20] R. L. Bunch, D. I. Sanderson, S. Ranam, “Quality factor and inductance in differential IC implementations”, IEEE Microwave Magazine, Vol. 3, No. 2, pp. 82–92, 2002

[21] H. C. Luong, J. Yin, Transformer-based design techniques for oscillators and frequency dividers, Springer, 2016

[22] Y. K. Koutsoyannopoulos, Y. Papamnos, “Systematic analysis and modeling of integrated inductors and transformers in RF IC design”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 47, No. 8, pp. 699–713, 2000

[23] V. N. R. Vanukuru, “Highly efficient and symmetric stacked transformers for millimeter-wave ICS”, International Conference on Microelectronic Devices, Circuits and Systems, Vellore, India, August 10–12, 2017

[24] K. T. Ng, B. Rejaei, J. N. Burghartz, “Substrate effects in monolithic RF transformers on silicon”, IEEE Transactions on Microwave Theory and Techniques, Vol. 50, No. 1, pp. 377–383, 2002

[25] B. Leite, Design and modeling of mm-wave integrated transformers in CMOS and BiCMOS technologies, PhD Thesis, Universite Sciences Techniques-Bordeaux I, 2011