MULTI-CHANNEL DIGITAL-ANALOG SYSTEM BASED ON CURRENT-CURRENT CONVERTERS

Olexiy Azarov, Yevhenii Heneralnytskyi, Nataliia Rybko
Vinnitsa National Technical University, Vinnitsa, Ukraine

Abstract. An approach to building a multi-channel digital-analog system is proposed, in which, unlike the known ones, a code-current converter, a controlled current generator, and also a current communication block are used. For a given accuracy, this saves on the analog system equipment. It has been shown that the proposed principle of building a controlled current source in the form of a highly linear push-pull amplifier – current scalar on bipolar transistors with a grounded load – has a high output resistance and wide bandwidth, which allows the use of current switching to implement the multi-channel system mode.

Keywords: DAC, frequency response, phase response, linearity error of the transfer characteristic

Introduction

Many electronic systems [2, 6, 7, 11], such as programmable power supplies, signal distribution systems with a DAC in each information channel, multi-channel information transmission systems with sampling and storage devices with an analog multiplexer, use groups of digital-to-analog converters. At the same time, in some cases, it is advisable to use one DAC with multiplexer and output devices to capture or buffer the output signal. First of all, this refers to time distribution systems based on a single DAC with multiplexer and output devices for capturing or buffering the output signal.

It should be noted that in the case of using multiple DACs in the above systems, a number of important features need to be taken into account. First, each DAC has its own individual static errors and, if it is necessary to calibrate them, the system that implements this is complicated. Second, despite the ability to provide the required performance by the group DAC, it increases the power consumption and requires additional digital equipment.

On the other hand, the use of a single DAC requires an increase in its speed compared to the speed of any of the DACs in a group, as well as a high speed multi-channel output signal switch. A promising way to meet these requirements is the current principle in making these devices. Thus, the DAC must be made in the form of a code-current converter (CCC), the output buffer of the CCC is based on a controlled current generator (CCG), and a multi-channel analog switch is based on high-speed diode switches.

However, this approach is somewhat new, especially in the construction of CCGs, and it has not been sufficiently considered in the scientific and technical literature, so the topic of the article on the construction of a multi-channel digital-analog system on a single code-converter and controlled generator is urgent.

Research methods – providing increased speed of high-line multichannel code-analog conversion based on the current principle, in particular, using a controlled current generator.

1. Research objectives

The authors performed an assessment of the characteristics of various types of the equipment, in particular, their technical data, characteristic features, advantages and disadvantages:

1. to offer a generalized block diagram of a multichannel digital-analog system based on a single code-current converter and a controlled current generator;

2. to offer and analyze the principle of construction of a controlled current generator in the form of a highly linear push-pull amplifier – current scalar (PPACS) on bipolar transistors with a grounded load;

3. to estimate the static errors (zero offset and linearity) of the PPACS, as well as its speed, in particular the amplitude-frequency characteristic by computer simulation;

4. to consider the possibility of calibrating the error of the zero offset current (\( I_{ZO0} \)) of the proposed multi-channel digital-analog system, by introducing corrections presented in digital form;

5. to provide practical recommendations for the practical implementation and application of the proposed multi-channel digital-analog system.

2. Solving research problems

Analyzing the purpose of the research, as well as the set of functions to be implemented, it is possible to heuristically synthesize the system as the block circuit shown in Figure 1. This circuit contains a code-current converter (CCC), controlled current generator (CCG), current switch unit (CSU), digital code adder (DCA), table of zero offset channel error correction codes, address bus (AB) of channel selection, set of output devices (SOD) to which currents \( I_1, I_2, \ldots, I_k \) are supplied, and control block (CB), which ensures the functioning of the digital-analog system.

The system works in two modes. In the first mode, the zero offset errors of the source devices are determined. To do this, the DCA input receives zero codes \( \Delta C_{in} \) and zero offset errors \( \Delta C_0 \).

![Fig. 1. Block circuit of a multi-channel digital-analog system with calibration \( I_{ZO0} \)](http://doi.org/10.35784/iapgos.2082)
Next the values of the zero offset errors $\Delta A_0, \Delta A_1, \ldots, \Delta A_4$ are measured, the codes of which are sequentially entered in the table of corrections $\Delta C_i$. The first mode is then completed and the system is ready to perform the main function. In the second mode, which is the main one, the work is done as follows. The $i$-th number of the required channel is selected by the CB command, and the converted code $\Delta C_i$ and the correction code $\Delta C'_i$ are sent to the block inputs. From the DCA output, the total code $C_i = C_m + \Delta C'_i$ is sent to the CCC input and converted into a corresponding analog value $A_i$ (current), the value of which is equal to:

$$I_i = \sum_{0}^{n-1} a_i \cdot I_j,$$

where $a_i \in \{0;1\}$ is the binary bit coefficient $C_i$; $I_j$ is the value of the current of the $j$-th digit of the CCC, and $n$ is the number of digits of the CCC.

The generated $I_i$ is sent to the controlled current generator. It has the following requirements: high output resistance, as well as a wide bandwidth [9]. This is due to the specifics of the key current elements. Figure 2 shows a block circuit of the CCG and the current switch unit. Moreover, the first should be implemented in the form of a high-line push-pull DC amplifier (PPDCA), the schematic of which is considered in [1].

To ensure high output resistance $R_{out}$ in the PPDCA, we have used negative feedback with the current removal method. During operation, the input current $I_m$ is sent to the input push-pull cascade (InPPC) at the outputs of which we have branched components $I'$ and $I''$, which in turn are sent to the block of current gain and balancing (BCGB), where they are amplified and further branched into paraphase components $I_{out}'$, $I_{out}''$, $T_{out}$, and $T_{out}'$.

These components are sent to the direct and inverse inputs of the current reflectors CM1 and CM2. And the first outputs CM1 and CM2 combine to form the output bus (Out) of the circuit. At the same time, the second outputs CM1 and CM2 are connected to the inputs of the reflectors CM3 and CM4, the outputs of which are also integrated into the feedback bus (33).

Modes of cascades on a direct current (operating points) are set by generators of working currents $I_p$ and $mI_p$.

Let us determine the low-signal current gain coefficient $C_i$ when breaking the loop FB in the form:

$$C_i = \frac{I_{out}}{I_m}.$$

Let us assume that the PPDCA is built according to the scheme shown in Figure 2 [1]. Then it is easy to show that:

$$[\mathbf{P}]' = [\mathbf{P}] = \frac{\beta_n \cdot \beta_p}{\beta_n + \beta_p},$$

where: $\beta_n$ and $\beta_p$ are low-signal current gain coefficient $n$-$p$-$n$ and $p$-$p$-$p$ of transistors, respectively.

Similarly, we have:

$$[\mathbf{P}_i] = [\mathbf{P}_i] = \frac{\beta_n \cdot \beta_p}{\beta_n + \beta_p}.$$

Taking into account the above, we finally get:

$$C_i = 2 \cdot \frac{\beta_n^2 \cdot \beta_p^2}{(\beta_n + \beta_p)^2}$$ (1)

Substituting the values $\beta_n$ and $\beta_p$ in (1) for integrated transistors $n$-$p$-$n$ – NUHFARRY, $p$-$p$-$p$ – PUHFARRY, we find the value $C_i$.

The feedback current $I_{FB}$ is formed at the second output of the circuit. It is easy to show that when the loop FB breaks, the current transfer coefficient is $C_{i,FB} = 2 \cdot C_i$.

Closing the circuit FB with resistors $R_m$ (scale) and $R_+$, we obtain a controlled current generator, the transfer coefficient of which is equal to:

$$C_u = \frac{C_{i,FB}}{1 + \alpha C_{i,FB}},$$

where: $\alpha = R_+ / (R_m + R_+)$. is the transfer coefficient $I_{FB}$ at the input of the circuit. Thus, taking into account that $\alpha C_{i,FB} = 1$, we finally get:

$$C_u = \frac{R_m + R_+}{R_+}.$$ (2)

It should be noted that expression (2) will be valid provided that $R_m \geq R_+$, where $R_m$ is the input low signal resistance InPPC when the FB loop is broken. The low-signal value of this resistance is equal to the parallel connection of the input resistors InPPC from the elements T1 and T2 [1]. If $I_p = 1$ mA, then $R_m = 5$ kΩ.

Thus, it is desirable that the condition $R_m \geq 5$ kΩ is met. The output low-signal resistance $R_{out}$ of the CCG depends on both the output resistances $R_{out1}$ and $R_{out2}$, and reflectors CM1 and CM2, respectively, and the depth FB, in particular, on the value of $C_u$ and $C_i$.
It is known from the theory of transistor amplifier circuits in the case of using a negative connection with current removal [10] that this leads to an increase in the output resistance. In our case, we have:

\[
R_{out} = (R_{out1} + R_{out2})(1 + \alpha K_{FB}),
\]

where \( R_{out1} = \frac{1}{2} R_{c_{-n-p,-p}} \) and \( R_{out2} = \frac{1}{2} R_{c_{-p-n,-p}} \) are the low-signal resistances of the collector junctions of the p-n-p and n-p-n transistors. Taking into account the equation:

\[
R_{out1} R_{out2} = \frac{1}{2} \frac{R_{c_{-n-p,-p}} R_{p_{-n,-p}}}{R_{c_{-p-n,-p}}} + \frac{R_{c_{-p-n,-p}} R_{n_{-p,-p}}}{R_{c_{-n-p,-p}}}.
\]

We have:

\[
R_{out} = \frac{1}{2} R_{c_{-n-p,-p}} \frac{R_{c_{-p-n,-p}}}{R_{c_{-n-p,-p}}} + R_{c_{-p-n,-p}} + \frac{1}{2} \frac{R_{c_{-p-n,-p}}}{C_{n_{f}}},
\]

Formula (3) is valid if the condition \( R_{out} = R_{n} \) is met. If \( \alpha R_{n} \) is not high enough, then in (3), you need to substitute the coefficient:

\[
\gamma_{out} = \frac{R_{c_{-p-n,-p}}}{R_{out} + R_{n} + R_{c_{-p-n,-p}}},
\]

It takes into account the loss of current transfer from the FB circuit to the PPDCA input. In the case of building a CCG on the above transistors and \( I_{f} = 1 \text{mA} \), in mode \( R_{n} = 0 \), we have 1.4 GΩ.

If \( R_{out} \) changes in a certain range, then \( R_{out} \) changes due to the dependence of \( R_{n} \) on the current collector.

Computer simulation of the dependence \( R_{out} = f(I_{out}) \) allowed us to obtain a set of initial characteristics in the range \( I_{out} = -100 \mu \text{A} + 100 \mu \text{A} \), in particular for \( C_{u} = 10 \), \( R_{n} = 2.0 \text{ kΩ} \), \( R_{n} = 225 \Omega \), as shown in Figure 3.

![Graphs of dependence](image)

**Figure 3.** Graphs of dependence \( R_{out} = f(I_{out}) \) in the frequency band at \( C_{u} = 10 \)

The graphs show that the output resistance decreases slightly when the direction \( I_{out} \) changes from direct to inverse.

The dependence \( R_{out} \) as well as the linearity errors on \( C_{u} \) are given in the following table.

| \( C_{u} \) | 2 | 5 | 10 | 20 | 100 |
|---|---|---|---|---|---|
| \( R_{out}[\Omega] \) | 406 | 688 | 1200 | 401 | 40 |
| \( \Delta I_{DN}[\mu \text{A}] \) | 0.98 | 1.4 | 2.1 | 42 | 2100 |
| \( \delta I_{DN} \% \) | 9.8 × 10^-4 | 1.4 × 10^-4 | 2.1 × 10^-4 | 42 × 10^-4 | 2100 \%

The change \( R_{out} \) is explained by the fact that in the range \( I_{out} = -1 \text{mA} + 1 \text{mA} \) at the outputs CM1 and CM2, the balance mode changes, during which there is a redistribution of collector currents between the p-n-p and n-p-n transistors, which have a significant difference between current gain \( \beta_{n} \) and \( \beta_{p} \), and also different collector resistances.

The CCG output is connected to the bridge diode keys (BDK) of the current switch unit. The BDK operating points are set by operating current generators \( I_{u1}^{*}, I_{u2}^{*}, ..., I_{m}^{*}, I_{u1}^{*}, I_{u2}^{*} \), ..., and control is carried out by digital signals (voltages) \( U_{1}^{*}, U_{1}^{*}, U_{2}^{*}, ..., U_{r}^{*}, U_{r}^{*} \), respectively. It should be noted that to ensure the functioning of the BDK, it is necessary that the values of operating currents \( I_{u1}^{*} \) and \( I_{u2}^{*} \) are slightly greater than \( I_{out} \). If the levels \( I_{u1} \) and \( I_{u2} \) are at the level of milliamperes, then the BDK supports correspond to tens of ohms.

Under these conditions, the relative methodological error of the switching currents is equal to:

\[
\delta I_{BDK} = \frac{I_{BDK} - I_{out}}{I_{out}}
\]

where: \( R_{out} \) is the output resistance of the CCG. If \( R_{out} \) has the meaning of hundreds of ohms, then \( \delta I_{BDK} \) has is of the order \( -10^{-3} \text{ to } 10^{-4} \% \).

Of course, using the proposed principle of switching currents, this error can be ignored in most cases.

At the same time, due to the presence of the instrumental component of switching errors:

\[
\delta I_{BDK} = \frac{|I_{BDK}^{*} - I_{u1}^{*}|}{I_{u1}^{*}}
\]

As a result of the fundamental limitations on the exact fit of the levels \( I_{BDK}^{*} \) and \( I_{u1}^{*} \), this component must be taken into account in the form of corrections made in the form of correction codes \( \Delta K \) in the tables of corrections to the multi-channel code-analog system. For convenience of zero offset error \( I_{BDK} \), the CCG and BDK should be summed and generated in the form of correction codes for the corresponding channel.

It should also be noted that the application of the principle of current amplification allows us to achieve the maximum speed of the CCG, which is determined by the cutoff frequencies of bipolar transistors. So the bandwidth of a single gain PPDCA when \( R_{c} = 100 \Omega \) reaches \( ~1.6 \text{GHz} \). This can be seen from the amplitude-frequency characteristic of the device, the graph of which is shown in Figure 4.

![Amplitude-frequency characteristic](image)

**Figure 4.** Amplitude-frequency characteristic of PPDCA with a load of 100 Ω
It is necessary to look at the recommendations for the use of types of output devices that are loads for the CCG and CSU, as well as this DA system. To maintain high speed and minimal linearity errors, it is desirable that the input supports $R_{out}$ of the output devices are low; not more than hundreds of ohms. This is easy to achieve in current-voltage converters built on operational amplifiers, as well as sampling devices – storage of integrated type [3, 4, 5]. In some cases, the load can be the control winding of the stepper motor in the tracking code – the angle of rotation of the shaft [8].

3. Conclusions

1) An approach to building a multi-channel digital-analog system is proposed, in which, unlike the known ones, there is a code-current converter, a controlled current generator, and a current communication block. For a given accuracy, this saves on the analog system equipment.

2) The proposed principle of construction of a controlled current generator in the form of a highly linear push-pull amplifier – current scalar based on bipolar transistors with a grounded load has been analyzed. It has been shown that this device has a high output resistance and a wide bandwidth, which allows current switching to be used to implement a multi-channel system mode.

3) By computer simulation, the errors of zero offset $I_{ZD \cdot 0}$ and linearity have been analyzed and it has been proved that $I_{ZD \cdot 0}$ can be reduced by calibration by introducing corrections presented in digital form.

4) Practical recommendations and conditions of practical application of the considered multichannel DA system have been given for different types of output devices performing the role of a load.

References

[1] Azarov O., Generalnytsky E.: High-line push-pull amplifier-current scaler on bipolar transistors with grounded load. Visnyk of Vinnytsya Polytechnic Institute 5, 2019, 55-61.

[2] Azarov O. D., Bogomolov S. V.: Fundamentals of the theory of high-line analog devices based on push-pull amplifier circuits. Universum, Vinnytsya 2013.

[3] Azarov O. D., Garnaga V. A.: Push-pull DC amplifiers for multi-bit converters of self-calibrating information. Universum, Vinnytsya 2011.

[4] Azarov O. D., Krupelnytsky L. V.: Analog-digital devices of self-correcting systems for measurement and processing of low-frequency signals. Universum, Vinnytsya 2005.

[5] Azarov O. D., Teplitsky M. Y., Bilichenko N. O.: High-speed push-pull DC amplifiers with balanced feedback. VNTU, Vinnytsya 2016.

[6] Azarov O. D., Teplitsky M. Y., Garnaga V. A.: Push-pull DC amplifiers based on bidirectional current reflectors. Problems of informatization and control 2(34), 2011, 15–22.

[7] Connelly J.: Analog Integrated Circuits. Mir Publishing House, Moscow 1977, 107–112.

[8] Karandakov G. V., Kryvenko V. I.: Electrical engineering, electronics and microprocessor technology. NTU, Kyiv 2008.

[9] McCaff M., Collins A.: Switches and Multiplexers. Analog Dialogue 31, 1997, 20–22.

[10] Stepanenko I. P.: Fundamentals of the theory of transistors and transistor circuits. Energy, Moscow 1977.

[11] Zeveke G. V., Ionkin P. A., Netushil A. V., Strakhov S V.: Fundamentals of circuit theory. Energy, Moscow 1975.

D.Sc. Oleksiy Azarov
e-mail: azarov2@vntu.edu.ua

Ukrainian scientist, Doctor of Technical Sciences, Professor, Dean of the Faculty of Information Technology and Computer Engineering of Vinnytsya National Technical University, Honored Worker of Education of Ukraine, Honored Worker of Education of Ukraine, Academician of the International Personnel Academy.

https://orcid.org/0000-0002-8501-1379

M.Sc. Yevhenii Heneralnytskyi
e-mail: gesvntu@gmail.com

Postgraduate student of Vinnytsya National Technical University, Faculty of Information Technology and Computer Engineering, majoring in computer engineering. Ph.D. student of VNTU.

https://orcid.org/0000-0003-0205-382X

M.Sc. Nataliia Viktorivna Rybko
e-mail: rybkonatvik@gmail.com

Lecturer at the Department of Foreign Languages and the Center for Technical Translation. She teaches English and German, theory and practice of translation, terminology, business English. Works as a Deputy Dean for Educational Work at the Faculty of Management and Information Security. Research interests: features of translation of economic literature from English into Ukrainian.

https://orcid.org/0000-0002-6968-3044

Otrzymano/received: 12.07.2020
Przyjęto do druku/accepted: 10.12.2020