The Influence of the Different Repair Methods on the Electrical Properties of the Normally off p-GaN HEMT

Di Niu 1,2,3,4, Quan Wang 1,4,5, Wei Li 1,2,3,4, Changxi Chen 1,2,3,4, Jiankai Xu 1,2,3,4, Lijuan Jiang 1,2,3,4, Chun Feng 1,2,3,4, Hongling Xiao 1,2,3,4, Qian Wang 1,4, Xiangang Xu 5 and Xiaoliang Wang 1,2,3,4,*

1 Key Lab of Semiconductor Materials Science, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China; diniu@semi.ac.cn (D.N.); wangquan@semi.ac.cn (Q.W.); wli@semi.ac.cn (W.L.); cxchen@semi.ac.cn (C.C.); jkxu@semi.ac.cn (J.X.); lijiang@semi.ac.cn (L.J.); cfeng@semi.ac.cn (C.F.); hlxiao@semi.ac.cn (H.L.X); qianwang@semi.ac.cn (Q.W.)
2 Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences, Beijing 100049, China
3 School of Microelectronics, University of Chinese Academy of Sciences, Beijing 100049, China
4 Beijing Key Laboratory of Low Dimensional Semiconductor Materials and Devices, Beijing 100083, China
5 State Key Laboratory of Crystal Materials, Shandong University, Jinan 250100, China; xxu@sdu.edu.cn

* Correspondence: xlwang@semi.ac.cn; Tel.: +86-10-82304140

Abstract: The influence of the repair process on the electrical properties of the normally off p-GaN high-electron-mobility transistor (HEMT) is studied in detail in this paper. We find that the etching process will cause the two-dimensional electron gas (2DEG) and the mobility of the p-GaN HEMT to decrease. However, the repair process will gradually recover the electrical properties. We study different repair methods and different repair conditions, propose the best repair conditions, and further fabricate the p-GaN HEMTs devices. The threshold voltage of the fabricated device is 1.6 V, the maximum gate voltage is 7 V, and the on-resistance is 23 Ω·mm. The device has a good performance, which proves that the repair conditions can be successfully applied to the fabrication of the p-GaN HEMT devices.

Keywords: p-GaN high-electron-mobility transistor (HEMT); different repair methods; repair process

1. Introduction

GaN high-electron-mobility transistors (HEMTs) are very suitable for power switching devices due to their high two-dimensional electron gas (2DEG) concentration, high breakdown voltage, and high electron mobility [1–6]. However, due to the polarization effect, the traditional AlGaN/GaN HEMTs generally are normally on (depletion-mode) [7]. In order to simplify the circuit and improve the safety, we need some methods to realize the normally off (enhancement-mode) GaN HEMT in practical applications [8]. At present, the main methods for realizing the normally off GaN HEMT include recessed gate [9–11], p-GaN cap layer [12–14], fluorine-plasma ion implantation [15,16], InGaN cap layer [17,18], and so on [19–21]. Among these methods, the most commonly used method is the p-GaN cap layer structure because of its high reliability [22]. In the fabrication processes of the p-GaN HEMT device, the important processes include selective etching of over-grown p-GaN layers and the repair process. The p-GaN HEMT etching process requires a high etching selectivity ratio. Both over-etching and under-etching will affect the performance of the device [23]. In order to improve the etching selectivity ratio, some measures had been proposed. Some researchers controlled the etching rate by changing the radio frequency (RF) bias power, inductively coupled plasma (ICP) power or the chamber pressure [24]. Some researchers had achieved self-terminating technology by changing the etching gas, i.e., [23,25]. Among these methods, the most commonly used method is adding O₂ into the etching gas (Cl₂/O₂/N₂). When the etching gas reaches the AlGaN layer, it will form
the (Al,Ga)O\textsubscript{x} cluster with the AlGaN layer \cite{25}. The bond energy of the (Al,Ga)O\textsubscript{x} cluster is relatively high and difficult to be etched away, so the etching selection ratio can be improved \cite{25}. However, studies have found that the etching process will cause Cl ions to enter the epitaxial wafer (exist in (Al,Ga)O\textsubscript{x} or AlGaN layer), which affects the performance of the epitaxial wafer \cite{23,25}. At the same time, the etching will produce damage, further affecting the performance of the epitaxial wafer \cite{24,26}. Therefore, the repair process is required after the etching process. However, as far as we know, there are relatively few studies on the repairing process, and the mechanism of the repair process has not been studied very clearly. Based on previous studies, this paper first studied in detail the influence of different repair methods on the 2DEG concentration (\(N_s\)) and the mobility (\(\mu\)) of the AlGaN/GaN HEMT. Afterwards, based on the optimized repair conditions, repair experiments were carried out on the p-GaN HEMT to verify the effectiveness of the conditions. Finally, we fabricated the repaired p-GaN HEMT devices and tested their performance.

2. Device Structure

Figure 1a is the epi-structure of the AlGaN/GaN HEMT. The epitaxial structure is grown by the metal–organic chemical vapor deposition (MOCVD) on a 2-inch sapphire substrate. The structure consisted of a 2 \(\mu\)m GaN buffer layer, a 30 nm GaN channel layer, and a 15 nm AlGaN barrier layer (Al composition is 0.23). Figure 1b shows the epi-structure of the p-GaN HEMT with an additional layer of 60 nm p-GaN layer. The doping concentration of the p-GaN layer is about \(4 \times 10^{19}\) cm\(^{-3}\) and the hole concentration of the p-GaN layer is about \(4 \times 10^{17}\) cm\(^{-3}\) (annealing at 850 \(^\circ\)C in \(N_2\) ambient for 10 min). The former AlGaN/GaN HEMTs are used to test different repair methods (in order to eliminate the influence of the growing p-GaN layer). Figure 1c shows the experimental steps of the AlGaN/GaN HEMTs. First, make the epitaxial wafer into multiple 10 mm square samples, and then the magnetron sputtering equipment is used to form ohmic contacts at the four corners of the square samples to perform the Hall-effect measurements. The ohmic metal layers are Ti/Al/Ni/Au (20/160/55/50 nm), and then annealing at 870 \(^\circ\)C in \(N_2\) ambient for 30 s. Then, separately perform the Hall-effect measurements on each sample. Afterwards, multiple samples are etched together with the ICP equipment, the etching gas is Cl\(_2)/N_2/O_2\). The etching rate of the p-GaN and AlGaN layer is about 10 nm/min and 1.5 nm/min, respectively. The etching time of the AlGaN/GaN HEMT is 1.5 min, which simulated the case of over-etching the p-GaN HEMT for 1.5 min. After etching, the Hall-effect measurements are separately performed on each sample. After the Hall-effect measurements, different repair methods are used to repair experiments. Then, perform the Hall-effect measurements again after each repair experiment. The p-GaN HEMTs are used to verify the effectiveness of the optimized repair conditions. The steps of the experiment are basically unchanged. The etching time is 7.5 min (over-etching time is 1.5 min).
Firstly, the influence of the buffered-oxide etchant (BOE) treatment method on the $N_s$ and the $\mu$ of the AlGaN/GaN HEMT (sample A) is studied. As shown in Figure 1c, first carry out 1 min BOE treatment, and then increase the treatment time by 1 min. The hall-effect measurements are required after each treatment. The red parts in Figure 2a,b show the influence of the etching process and the BOE treatment process on the $N_s$ and the $\mu$ of sample A. It can be seen that the $N_s$ and the $\mu$ of sample A after etching (as-etched) are significantly reduced. As the BOE treatment time increases, the $N_s$ and the $\mu$ of sample A increase (repair-1, 1 min BOE treatment). When the BOE treatment time is 2 min, the $N_s$ and the $\mu$ of sample A recover to the maximum values (repair-2, 2 min BOE treatment). As the BOE treatment time continues to increase, the $N_s$ and the $\mu$ begin to decrease again (repair-3, 3 min BOE treatment). The reason may be that the etching will cause Cl ions to enter the epitaxial wafer, which may exist in the AlGaN layer [23] or (Al,Ga)Ox layer [25]. Due to the repulsive movement of electrons, the negatively charged Cl ions will affect the $N_s$ of the epitaxial wafer. At the same time, due to the effect of Coulomb scattering, the Cl ions will affect the $\mu$ of the epitaxial wafer. Therefore, the $N_s$ and the $\mu$ decrease after etching. After BOE treatment, the (Al,Ga)Ox layer of the epitaxial wafer will be removed, and a large amount of Cl ions will be removed, resulting in an increase in the $N_s$ and the $\mu$. However, if the BOE treatment time is too long, the hydrofluoric acid (HF) in the BOE will deteriorate the epitaxial wafer, further affecting the performance of the epitaxial wafer. The red parts in Figure 3 show the influence of the etching process and the BOE treatment process on the product of the $N_s$ and the $\mu$ (the product is related to the device current). It can be seen that the BOE treatment can recover the product value to 84% (repair-2) of the product value before etching (as-grown).

Figure 1. (a) Epi-structure of the AlGaN/GaN high-electron-mobility transistor (HEMT), (b) epi-structure of the p-GaN high-electron-mobility transistor (HEMT), and (c) the experimental steps of the AlGaN/GaN HEMT.
Figure 2. (a) The $N_s$ of sample A and sample B in different states, (b) the $\mu$ of sample A and sample B in different states.

Secondly, the influence of the annealing method on the $N_s$ and the $\mu$ of AlGaN/GaN HEMT (sample B) is studied. The experimental steps are shown in Figure 1c. The experimental sample (sample B) and Sample A are small squares of 10 mm at different positions on the same epitaxial wafer. The annealing temperature is 500 °C, the annealing time starts from 1 min, and the annealing time is increased by 2 min. The green parts in Figure 2a,b show the influence of the etching process and the annealing treatment process on the $N_s$ and the $\mu$ of sample B. It can be seen that the $N_s$ and the $\mu$ of sample B also decrease to a greater extent after etching (as-etched). As the annealing time increases, the $N_s$ and the $\mu$ concentration increase (repair-1, 1 min anneal treatment). When the annealing time is 3 min, the $N_s$ and the $\mu$ of sample B recover to the maximum value (repair-2, 3 min anneal treatment). However, as the annealing time continues to increase, the $N_s$ and the $\mu$ of the epitaxial wafer begin to decrease (repair-3, 5 min anneal treatment). This may contribute to the following two aspects. On the one hand, annealing can repair the lattice damage (reconstruction of surface stoichiometry) [26], and increase the $N_s$ and the $\mu$. On the other hand, at the annealing process, part of the Cl ions on the surface will diffuse into the AlGaN layer (annealing may drive impurity diffusion [26]), further reducing the $N_s$ and the $\mu$. Two mechanisms result in a trade-off consideration, and thus an optimal annealing time. The green parts in Figure 3 show the influence of the etching process and the annealing treatment process on the product of the $N_s$ and the $\mu$. It can be seen that the annealing treatment can recover the product value to 89% (repair-2) of the product value before etching (as-grown).

Figure 3. The product of the $N_s$ and the $\mu$ of sample A and sample B in different states.

Then, combine the two methods mentioned above to repair the damage of the devices. We first conduct the BOE treatment for 2 min, and then annealing at 500 °C for 3 min. The red parts in Figure 4a,b show the $N_s$ and the $\mu$ of the AlGaN/GaN HEMT (sample C) in different states (as-grown, as-etched, and as-repaired). It is obvious that there is the same
trend as the above experiment, and after the two treatments, the electronic properties of the epitaxial wafer have increased to a large extent. The red parts of Figure 5 show the product of the \( N_s \) and the \( \mu \) of sample C in different states. The combined method can recover the product value to 93% of the product value before etching (as-grown).

Figure 4. (a) The \( N_s \) and the \( \mu \) of sample C in different states, (b) the \( N_s \) and the \( \mu \) of sample D in different states.

Figure 5. The product of the \( N_s \) and the \( \mu \) of sample C and sample D in different states.

Furthermore, according to the experimental results of the AlGaN/GaN HEMTs (sample A, sample B, and sample C), we conduct a repair study on the p-GaN HEMT (sample D, the structure has been shown in Figure 1b). The etching time is 7.5 min (the over-etching time is 1.5 min, which is the same as the etching time of the AlGaN/GaN HEMTs). Under the same experimental steps and repair conditions (BOE for 2 min, annealing at 500 °C for 3 min), we study the influence of the etching process and the repair process on the \( N_s \) and the \( \mu \) of sample D. It can be seen from the green parts of Figure 4a,b that, compared with sample C (as-grown), the \( N_s \) of the completely etched sample D (as-etched) is reduced by approximately 70%. In addition, the \( \mu \) is reduced by approximately 47% (compare sample C (as-grown)). After repair (as-repaired), the \( N_s \) and the \( \mu \) increased by 64% and 75% (compare sample C (as-grown)), respectively. The green parts of Figure 5 show the product of the \( N_s \) and the \( \mu \) of sample D in different states. The product value decreases after etching and recovers to 61% after repairing (compare with sample C (as-grown)). It can be seen that under the same repairing conditions, the recovery degree of sample D is less than that of sample C (the recovery degree reaches 93%). The difference in the recovery degree may be caused by the different thickness of the remaining AlGaN layer after etching. However, the trends shown are consistent.

Finally, we fabricate the p-GaN HEMT device, the schematic cross-sectional structure of the p-GaN HEMT device is shown in Figure 6a. The device fabrication starts with the
mesa isolation. Then, the ICP equipment is used to etch the p-GaN layer in non-gate area (p-GaN layer remains the length of 3 \( \mu \)m), and the etching gases are \( \text{Cl}_2/\text{N}_2/\text{O}_2 \). The etching time is 7.5 min (over-etching 1.5 min). Figure 6b shows the cross section near the gate region of the p-GaN HEMT in the focused ion beam (FIB) after etching. It can be clearly seen that there is a step of about 60 nm. Figure 6c,d are the surface morphology of the p-GaN HEMT non-etched and etched area in the atomic-force microscope (AFM), respectively. It can be seen that the Root Mean Square (RMS) roughness of the etched area is significantly increased. Then, the BOE treatment is carried out for 2 min, and 500 \( ^\circ \text{C} \) annealing is carried out for 3 min. After that, the metal layers Ti/Al/Ni/Au (20/160/55/50 nm) are deposited by the magnetron sputtering, and then annealing at 870 \( ^\circ \text{C} \) in N\(_2\) ambient for 30 s in order to form ohmic contacts. Then the plasma-enhanced chemical vapor deposition (PECVD) equipment is used to deposit the SiN\(_x\) dielectric layer, and the reactive ion etching (RIE) equipment is used to define the source contact, the gate contact (etching length is 2 \( \mu \)m), and the drain contact. The gate metal is Ni/Au. The device has a gate length (\( L_g \)) of 3 \( \mu \)m, a gate width (\( W_g \)) of 100 \( \mu \)m, a gate-source spacing (\( L_{gs} \)) of 5 \( \mu \)m, and a gate-drain spacing (\( L_{gd} \)) of 10 \( \mu \)m.

Figure 7 shows the \( I-V \) curves of the repaired p-GaN HEMTs. Figure 7a shows that the threshold voltage (\( V_{th} \)) of the repaired device is 1.6 V (defined as the \( I_{ds} = 1 \text{ mA/mm} \) \( \text{[27]} \)), and the max transconductance (\( g_{max} \)) is 68 mS/mm (at \( V_{gs} = 4.4 \text{ V} \)). The \( I_{on}/I_{off} \) ratio is about 10\(^7\). It can be seen from the Figure 7b that when the gate leakage current reaches 0.01 mA/mm, the maximum gate voltage (\( V_{gs, max} \)) is 7 V. The maximum current (\( I_{ds, max} \)) is 153 mA/mm (seen from the Figure 7c), the on-resistance (\( R_{on} \)) obtained from the slope
of the output characteristics curves is $23 \, \Omega \cdot \text{mm}$ at $V_{gs} = 7 \, \text{V}$. At the same time, it can be seen that when $V_{gs} = 7 \, \text{V}$, the output current decreases, which may be due to the influence of self-heating effects [28]. Table 1 summarizes and compares the performance of the traditional p-GaN HEMTs fabricated in this paper and other research institutions. It can be seen that the fabricated device has a large $V_{th}$ and a large $V_{gs, \text{max}}$. At the same time, it can be seen that the $I_{d, \text{max}}$ of the fabricated device is smaller than that of other research institutions. This is because the $L_g$, $L_{gs}$, and $L_{gd}$ of the fabricated device are relatively large.

Figure 7. (a) Transfer characteristic curves, (b) $I_{gs}$–$V_{gs}$ curves, (c) output characteristics of the p-GaN HEMT device.

Table 1. Summary and comparison of the performance of the traditional p-GaN high-electron-mobility transistors (HEMTs).

| Main Research Institute               | Structural Parameters ($\mu$m) | $V_{th}$ (V) | $V_{gs, \text{max}}$ (V) | $R_{on}$ ($\Omega \cdot \text{mm}$) | $I_{d, \text{max}}$ (mA/mm) |
|---------------------------------------|-------------------------------|--------------|--------------------------|-------------------------------------|-------------------------------|
| Our work                              | $L_g = 3$, $L_{gs} = 5$, $L_{gd} = 10$ | 1.6          | 7                        | 23                                  | 153                           |
| National Tsing Hua University [14]    | $L_g = 1$, $L_{gs} = 1$, $L_{gd} = 3$ | 0.5          | 5                        | 8.2                                 | 215.9                         |
| Chang-Gung University [27]            | $L_g = 3$, $L_{gs} = 2$, $L_{gd} = 7$ | 2.1          | 8                        | 5.65                                | 272                           |
| Samsung [29]                          | $L_g = 4$, $L_{gs} = 2$, $L_{gd} = 12$ | 1.23         | 7                        | 14                                  | 230                           |
| Samsung [30]                          | $L_g = 4$, $L_{gs} = 2$, $L_{gd} = 9$ | 0.93         | 8                        | 16                                  | 309                           |

4. Conclusions

In summary, this paper has thoroughly studied the influence of the repair process on the electrical properties of the AlGaN/GaN HEMTs and the p-GaN HEMT. We analyzed the possible mechanisms in different repair methods and optimized the repair conditions. Using the optimized conditions (BOE for 2 min and annealing 500 °C for 3 min), the
product of the $N_d$ and the $\mu$ of the AlGaN/GaN HEMT can be recovered by 93% (compare with sample C (as-grown)), and the product of the $N_d$ and the $\mu$ of the p-GaN HEMT can be recovered by 61% (compare with sample C (as-grown)). Furthermore, we fabricated the p-GaN HEMTs, and the device (as-repaired) has a good performance. The repair research in this paper is of great significance for p-GaN HEMT device fabrication.

**Author Contributions:** Conceptualization, D.N. and X.W.; investigation, D.N., Q.W. (Quan Wang) and W.L.; performed the experiments, D.N., Q.W. (Quan Wang) and D.C.; data analysis, D.N., J.X., L.J. and Q.W. (Qian Wang); writing—original draft preparation, D.N.; writing—review and editing, C.F., H.X., X.X. and X.W. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by the National Key Research and Development Program of China (2017YFB0402900) and National Science and Technology Major Project.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

1. Jorudas, J.; Šimuković, A.; Dub, M.; Sakowicz, M.; Prystawko, P.; Indrišiunas, S.; Kovalevskij, V.; Rumyantsev, S.; Knap, W.; Kašalynas, I. AlGaN/GaN on SiC devices without a GaN buffer layer: Electrical and noise characteristics. *Micromachines* **2020**, *11*, 1131. [CrossRef]

2. Chen, K.J.; Haberlen, O.; Lidow, A.; Tsai, C.L.; Ueda, T.; Uemoto, Y.; Wu, Y. GaN-on-Si power technology: Devices and applications. *IEEE Trans. Electron Devices* **2017**, *64*, 779–795. [CrossRef]

3. Millan, J.; Godignon, P.; Perpina, X.; Perez-Tomas, A.; Rebollo, J. A survey of wide bandgap power semiconductor devices. *IEEE Trans. Power Electr.* **2014**, *29*, 2155–2163. [CrossRef]

4. Hilt, O.; Bahat-Treidel, E.; Knauer, A.; Brunner, F.; Zhytnyska, R.; Würfl, J. High-voltage normally off GaN power transistors on SiC and Si substrates. *MRS Bull.* **2014**, *40*, 418–424. [CrossRef]

5. Liu, Y.; Yu, Q.; Du, J. Simulation design of a high-breakdown-voltage p-GaN-gate GaN HEMT with a hybrid AlGaN buffer layer for power electronics applications. *J. Comput. Electron.* **2020**, *19*, 1527. [CrossRef]

6. Kim, H.; Heo, S.; Cha, H. Effective channel mobility of AlGaN/GaN-on-Si recessed- MOS-HEMTs. *J. Semicond. Tech. Sci.* **2016**, *16*, 867–872. [CrossRef]

7. Li, G.; Li, X.; Zhao, J.; Yan, F.; Zhua, Q.; Gao, X. Design principle for a p-type oxide gate layer on AlGaN/GaN toward normally-off HEMTs: Li-doped NiO as a model. *J. Mater. Chem. C* **2020**, *3*, 2155–2163. [CrossRef]

8. Chen, Y.; Feng, J.; Wang, J.; Xu, X.; He, Z.; Li, G.; Lei, D.; Chen, Y.; Huang, Y. Degradation behavior and mechanisms of e-mode GaN HEMTs with p-GaN gate under reverse electrostatic discharge stress. *IEEE Trans. Electron Devices* **2020**, *67*, 566–570. [CrossRef]

9. Saito, W.; Takada, Y.; Kuraguchi, M.; Tsuda, K.; Omura, I. Recessed-gate structure approach toward normally-off high-voltage AlGaN/GaN HEMT for power electronics applications. *IEEE Trans. Electron Devices* **2006**, *53*, 356–362. [CrossRef]

10. Liu, H.; Lin, C.; Hsu, W.; Lee, C.; Chiang, M.; Sun, W.; Wei, S.; Yu, S. Integration of gate recessing and in situ Cl-doped Al2O3 for enhancement-mode AlGaN/GaN MOS HEMTs fabrication. *IEEE Electron Device Lett.* **2017**, *38*, 91–94. [CrossRef]

11. Kim, H.; Han, S.; Jang, W.; Cho, C.; Seo, K.; Oh, J.; Cha, H. Normally-off GaN-on-Si misfit using pecvd SiON gate dielectric. *IEEE Electron Device Lett.* **2017**, *38*, 1090–1093. [CrossRef]

12. Uemoto, Y.; Hikita, M.; Ueno, H.; Matsuo, H.; Ishida, H.; Yanagihara, M.; Ueda, T.; Tanaka, T.; Ueda, D. Gate injection transistor (GIT)—a normally-off AlGaN/GaN power transistor using conductivity modulation. *IEEE Trans. Electron Devices* **2007**, *54*, 3393–3399. [CrossRef]

13. Hao, R.; Fu, K.; Yu, G.; Li, W.; Yuan, J.; Song, L.; Zhang, S.; Sun, S.; Li, X.; Cai, Y.; et al. Normally-off p-GaN/AlGaN/GaN high electron mobility transistors using hydrogen plasma treatment. *Appl. Phys. Lett.* **2016**, *109*, 152106. [CrossRef]

14. Yu, C.; Hsu, C.; Wu, M.; Hsu, W.; Chuang, C.; Liu, J. Improved DC and RF performance of novel mis p-GaN-gated HEMTs by gate-all-around structure. *IEEE Electron Device Lett.* **2020**, *41*, 673–676. [CrossRef]

15. Cai, Y.; Zhou, Y.; Chen, K.; Lau, K. High-performance enhancement-mode AlGaN/GaN HEMTs using fluoride-based plasma treatment. *IEEE Electron Device Lett.* **2005**, *26*, 435–437. [CrossRef]

16. Tang, Z.; Jiang, Q.; Lu, Y.; Huang, S.; Yang, S.; Tang, X.; Chen, K. 600-V normally off SiNx/AlGaN/GaN MIS-HEMT with large gate swing and low current collapse. *IEEE Electron Device Lett.* **2013**, *34*, 1373–1375. [CrossRef]

17. Mizutani, T.; Yamada, H.; Kishimoto, S.; Nakamura, F. Normally-off AlGaN/GaN high electron mobility transistors with p-InGaAs cap layer. *J. Appl. Phys.* **2013**, *113*, 034502. [CrossRef]

18. Mizutani, T.; Ito, M.; Kishimoto, S.; Nakamura, F. AlGaN/GaN HEMTs with thin InGaAs cap layer for normally-off operation. *IEEE Electron Device Lett.* **2007**, *28*, 549–551. [CrossRef]

19. Suzuki, A.; Choe, S.; Yamada, Y.; Otsuka, N.; Ueda, D. NiO gate GaN-based enhancement-mode hetrojunction field-effect transistor with extremely low-on-resistance using metal organic chemical vapor deposition regrown Ge-doped layer. *Jpn. J. Appl. Phys.* **2016**, *55*, 121001. [CrossRef]
20. Wan, L.; Sun, P.; Liu, X.; Chen, D.; Que, X.; Yao, S.; Li, G. A highly efficient method to fabricate normally-off AlGaN/GaN HEMTs with low gate leakage via Mg diffusion. *Appl. Phys. Lett.* **2020**, *116*, 023504. [CrossRef]

21. Benkhelifa, F.; Müller, S.; Polyakov, V.; Ambacher, O. Normally-off AlGaN/GaN/AlGaN double heterostructure HETs with a thick undoped GaN gate layer. *IEEE Electron Device Lett.* **2015**, *36*, 905. [CrossRef]

22. Tokuda, H.; Asubar, J.; Kuzuhara, M. Design considerations for normally-off operation in Schottky gate p-GaN/AlGaN/GaN HEMTs. *Jpn. J. Appl. Phys.* **2020**, *59*, 084002. [CrossRef]

23. Zhou, Y.; Zhong, Y.; Gao, H.; Dai, S.; He, J.; Feng, M.; Zhao, Y.; Sun, Q.; Dingsun, A.; Yang, H. p-GaN Gate enhancement-mode HEMT through a high tolerance self-terminated etching process. *IEEE J. Electron Devices Soc.* **2017**, *5*, 340–346. [CrossRef]

24. Grecoa, G.; Iucolanob, F.; Roccafortea, F. Review of technology for normally-off HEMTs with p-GaN gate. *Mater. Sci. Semicond. Process.* **2018**, *78*, 96–105. [CrossRef]

25. Zhong, Y.; Zhou, Y.; Gao, H.; Dai, S.; He, J.; Feng, M.; Sun, Q.; Zhang, J.; Zhao, Y.; DingSund, A.; et al. Self-terminated etching of GaN with a high selectivity over AlGaN under inductively coupled Cl$_2$/N$_2$/O$_2$ plasma with a low-energy ion bombardment. *Appl. Surf. Sci.* **2017**, *420*, 817. [CrossRef]

26. Fan, Q.; Chevtchenko, S.; Ni, X.; Cho, S.J.; Yun, F.; Morkoç, H. Reactive ion etch damage on GaN and its recovery. *J. Vac. Sci. Technol. B* **2006**, *24*, 1197–1201. [CrossRef]

27. Chiu, H.; Chang, Y.; Li, B.; Wang, H.; Kao, H.; Hu, C.; Xuan, R. High-performance normally-off p-GaN gate HEMT with composite AlN/Al$_{0.17}$Ga$_{0.83}$N/Al$_{0.3}$Ga$_{0.7}$N barrier layers design. *IEEE J. Electron Devices Soc.* **2018**, *6*, 201–206. [CrossRef]

28. Nuttinck, S.; Gebara, E.; Laskar, J.; Harris, H. Study of self-heating effects, temperature-dependent modeling, and pulsed Load–pull measurements on GaN HEMTs. *IEEE Trans. Microw. Theory Tech.* **2001**, *49*, 2413–2420. [CrossRef]

29. Hwang, I.; Kim, J.; Choi, H.S.; Choi, H.; Lee, J.; Kim, K.; Park, J.; Lee, J.; Ha, J.; Oh, J.; et al. p-GaN gate HEMTs with tungsten gate metal for high threshold voltage and low gate current. *IEEE Electron Device Lett.* **2013**, *34*, 202–204. [CrossRef]

30. Hwang, I.; Oh, J.; Choi, H.S.; Kim, J.; Cho, H.; Kim, J.; Chong, S.; Shin, J.; Chung, U. Source-connected p-GaN gate HEMTs for increased threshold voltage. *IEEE Electron Device Lett.* **2013**, *34*, 605–607. [CrossRef]