Casper: Accelerating Stencil Computations using Near-Cache Processing

Alain Denzler¹  Geraldo F. Oliveira¹  Nastaran Hajinazar¹,²  Rahul Bera¹  Gagandeep Singh¹  Juan Gómez-Luna¹  Onur Mutlu¹
¹ETH Zürich  ²Simon Fraser University

Stencil computations are commonly used in a wide variety of scientific applications, ranging from large-scale weather prediction to solving partial differential equations. Stencil computations are characterized by three properties: (1) low arithmetic intensity, (2) limited temporal data reuse, and (3) regular and predictable data access pattern. As a result, stencil computations are typically bandwidth-bound workloads, which experience only limited benefits from the deep cache hierarchy of modern CPUs.

In this work, we propose Casper, a near-cache accelerator consisting of specialized stencil computation units connected to the last-level cache (LLC) of a traditional CPU. Casper is based on two key ideas: (1) avoiding the cost of moving rarely reused data throughout the cache hierarchy, and (2) exploiting the regularity of the data accesses and the inherent parallelism of stencil computations to increase overall performance. With small changes in LLC address decoding logic and data placement, Casper performs stencil computations at the peak LLC bandwidth. We show that by tightly coupling lightweight stencil computation units near LLC, Casper improves performance of stencil kernels by $1.65 \times$ on average (up to $4.16 \times$) compared to a commercial high-performance multi-core processor, while reducing system energy consumption by $35 \%$ on average (up to $65 \%$). Casper provides $37 \times$ (up to $190 \times$) improvement in performance-per-area compared to a state-of-the-art GPU.

1. Introduction

A stencil operation [1] defines a computation pattern where elements in a multidimensional grid are updated based on the values of a fixed pattern of neighboring points. Computations using stencil operations (called stencil computations) are a key building block of important high-performance computing (HPC) applications [2] and are used in a wide range of workloads including climate modeling [3], seismic imaging [4], fluid dynamics [5], and electromagnetic simulations [6]. Stencil computations encompass a large percentage of the overall runtime of such applications [7–11]. For example, stencil computations represent over 90% and 60% of the overall runtime in a computational fluid dynamics solver [11] and the COSMO climate simulation model [10, 12], respectively. Consequently, a large body of research [1, 3, 9, 13–38] highlights the need for highly efficient stencil computations. However, the current compute-centric processing systems, such as multi-core CPUs and GPUs, fail to fully utilize their on-chip resources (e.g., deep cache hierarchy, high throughput floating-point engines) when computing stencil operations [14, 33]. This results in low performance and low energy efficiency for stencil computations in current systems. In this work, we show that a careful domain-specific hardware/software co-design can improve the performance and energy efficiency of stencil computations, at a much lower overhead than existing general-purpose solutions.

Why a stencil accelerator? Figure 1 shows the roofline plot [39] of important stencil kernels on a server-class CPU (a 16-core Intel Xeon CPU [40, 41]). The horizontal line is the peak floating-point performance of the system. The stencil kernels are multithreaded and vectorized, and operate on double-precision floating-point values. The DRAM and L3 lines show the peak main memory and last-level cache (LLC) bandwidth, respectively. We make two observations. First, the stencil kernels are not compute bound, having low arithmetic intensity ranging from 0.09 FLOP/B to 0.2 FLOP/B. Second, all the kernels are bounded by memory resources, i.e., located on the left side of the inflection point and below the memory lines. More precisely, all the kernels are located below the L3 line and above the DRAM line, which shows that the stencils are bound by the LLC bandwidth rather than the main memory bandwidth. Given these observations, we conclude that the high number of LLC accesses is the main bottleneck for stencil computations, which causes such computations to experience only limited benefits from the deep cache hierarchies in modern CPU architectures.

Prior works [42–45] also show that stencil kernels are bottlenecked by memory due to their low arithmetic intensity, leading to under-utilization of computational resources in compute-centric platforms (e.g., CPU and GPU). These prior works demonstrate that stencil kernels can leverage only 21.8% [42], 46% [46], 34% [46], and 46% [43] of the computational resources of a multi-core CPU, a 2-socket server-grade CPU, a 4-socket...
CPU, and a GPU, respectively, even in presence of code optimizations (e.g., temporal blocking). These percentages are inline with Figure 1, where all tested stencils achieve less than 20% of the peak performance (537.6 GFLOPS). Therefore, existing general-purpose processors cannot deliver high performance and high energy efficiency for stencil computations, thus opening up the space for custom stencil-based accelerators [1, 13–16, 18, 20, 26–32, 32–38, 47].

Processing-in-Memory (PIM) is a promising paradigm for accelerating memory-bandwidth-bound workloads, which have low arithmetic intensity [34, 48–58]. The key idea of the PIM paradigm is to move computation close to or even into the memory devices where the data resides (i.e., caches [48, 59–65], DRAM [33, 34, 49–58, 66–108], storage [109–117]), eliminating the need to move the data to the processor and resulting in higher performance and lower energy consumption. Stencil computations are a prime candidate for acceleration using the PIM paradigm. In this work, we explore the opportunity to improve the performance and energy efficiency of stencil computations in traditional multi-core CPUs using computation near the LLC.

Why near LLC? We exploit LLC as the prime location for computation, as opposed to offloading the computation to the off-chip main memory [30, 31, 33, 34, 37] or higher levels of caches (e.g., L2 [61]) for three main reasons. First, the per-thread datasets for stencil kernels in widely-deployed scientific applications are typically tiled to fit inside the LLC of traditional workstation-class CPUs [3, 118]. Hence, placing computation near LLC minimizes unnecessary data transfers between main memory and caches and cores. Second, the on-chip LLC bandwidth is multi-fold (e.g., about 10× in Intel Xeon [41]) higher than the traditional DDR-based DRAM main memory bandwidth. Third, though computing in higher-level caches (e.g., L2) can theoretically provide higher bandwidth, the additional data transfers required by cache management protocols (e.g., back invalidations, write backs, etc.) reduces the effective bandwidth significantly. Moreover, bringing data with low reuse (common in stencil computation data) to the higher-level caches results in major energy waste that can be alleviated by keeping such data in lower-level caches and performing the computation there.

Our goal in this paper is to design a near-LLC accelerator that improves the performance and energy efficiency of stencil computations by minimizing the unnecessary data movement between the memory and CPU, and within the cache hierarchy.

To this end, we propose Casper, a novel hardware/software codesign specifically targeted at stencil computations. We minimize data movement by placing a set of stencil processing units (SPUs) near the LLC of a traditional CPU architecture. Casper provides novel mechanisms to incorporate data mapping changes and support unaligned loads needed for high-performance stencil computations. Computation is mapped to SPUs in such a way that each stencil processing unit (SPU) operates on the data that is located in the closest LLC slice. This reduces the overall data access latency and energy consumption while matching the compute performance to the peak bandwidth of the LLC.

Placing a stencil accelerator next to the LLC of a CPU introduces two key challenges. The first challenge is to maximize LLC bandwidth utilization. To address this challenge, Casper leverages the notion of streams [36, 119–122] to expose the memory level parallelism that exists in the stencil computation to the SPUs. Each stream represents a set of consecutive memory accesses with a fixed stride. The notion of streams enables Casper to maximize memory bandwidth utilization without requiring complex structures (e.g., those that iexist in high-performance cores to perform dynamic instruction scheduling [123–125]).

The second challenge is to minimize the data movement between different cache slices. In stencil computations, the neighboring grid points need to be accessed to compute the stencil operation for each grid point. However, current systems employ an address mapping scheme that distributes data over different LLC slices and provides load balance and fairness across CPU cores [126]. Such a mapping scheme can potentially map neighboring grid points to different LLC slices, introducing data transfers over the network-on-chip (NoC) and thereby eliminating the benefits of near-cache computing. To address this challenge, Casper uses a new hash function to align the data mapping to the grid structure of the stencil computation and place neighboring grid points in the same slice of the LLC.

We evaluate Casper using six widely used stencil kernels with up-to 3-dimensional grid domains. Casper outperforms a commercial multi-core CPU, on average, by 1.65× (up to 4.16×) and reduces the energy consumption by 35% (up to 65%). Compared to a state-of-the-art GPU, Casper improves performance-per-area, on average, by 37× (up to 190×).

We make the following key contributions:

- We propose Casper, the first near-cache accelerator for stencil computations. Casper addresses the memory bottleneck in stencil computations by (1) eliminating the need to move data to the iprocessing core for computation, (2) minimizing the data movement within the cache hierarchy, and (3) maximizing the utilization of the LLC bandwidth. Casper achieves this with an area overhead of less than 1% ifor 16 SPUs in a Marvell ThunderX 2 [127], a server-class ARM CPU.
- We present a memory-centric execution model that maximizes the LLC bandwidth utilization by exposing the memory level parallelism that exists in the stencil computation to the near-cache accelerators.
- We provide hardware support to minimize data movement between different cache slices using a new mapping scheme that improves spatial locality for stencil data.
- We evaluate the effectiveness of Casper using six widely used stencil kernels and demonstrate that Casper outperforms a commercial multi-core CPU, on average, by 1.65× (up to 4.16×) and reduces the energy consumption by 35% (up to 65%). Compared to a state-of-the-art GPU, Casper improves performance-per-area, on average, by 37× (up to 190×).
2. Background

2.1. Stencil Computations

Stencil computations [1] update the points in a data grid based on a fixed pattern of neighboring points. This fixed pattern, called the stencil, is applied on the complete grid iteratively until either a convergence criterion or a fixed number of steps are reached. Stencil computations are widespread in scientific computing, and are considered one of the thirteen dwarfs of scientific computing [2].

Stencil computations exhibit several common properties. We explain these properties using a Jacobi stencil [128] that is commonly used to solve discretized partial differential equations, as an example. Figure 2 shows the source code and data access pattern of a 2-dimensional Jacobi stencil. The computation performs arithmetic mean of each point in the grid and its immediate neighbors in all directions. This implementation uses three nested loops where the outermost loop iterates over time steps and the two inner loops sweep over the complete 2D grid. From this example, we can identify four common properties of stencil computations. First, the computation is embarrassingly parallel because the read and write data sets are disjoint. Second, the computation is regular and statically analyzable. The data dependencies and the structure of the computation can be analyzed ahead-of-time and do not depend on a dynamic input. Third, the arithmetic intensity of the stencil is low. Fourth, only a few types of operations are needed to compute the stencil. For example, in case of Jacobi stencil, only a floating-point multiply-accumulate (MAC) operation is performed for each input grid point (e.g., multiply \( A[i,j] \) by 0.2 and accumulate) when computing an output grid point \( (B[i,j]) \). These properties make stencil computations a suitable candidate for high-performance acceleration (due to the highly-parallel and regular computation) while making them a natural fit for near-memory acceleration (due to the low arithmetic intensity and relying on only few types of operations).

```c
for (int t = 0; t < T; t++)
    for (int i = 1; i < N-1; i++)
        for (int j = 1; j < N-1; j++)
            B[i][j] = 0.2 * (A[i][j] + A[i][j+1] + A[i][j-1] + A[i+1][j] + A[i-1][j]);
    // swap pointers
    temp = A; A = B; B = temp;
```

Figure 2: 2D Jacobi stencil pseudo-code and data access pattern.

2.2. Memory-Centric Architectures: Overview and Limitations

Processing-in-Memory (PIM) architectures (e.g., [33, 34, 48–64, 66–101, 103, 104, 109–117, 129–132]) attempt to address the memory bottleneck issue by performing computation in proximity to the memory and thereby reducing the overheads of data movement in the system. There are two approaches to PIM [52]: (1) processing-using-memory (PuM), which performs computation inside the memory array itself, using the analog operational properties of the memory cells [33, 34, 48, 49, 51–64, 68, 71, 74, 79, 81–83, 86–94, 97–101, 103–105, 105–107, 109–117, 129–131, 133–135]; and (2) processing-near-memory (PnM), which employs compute elements close to the memory arrays, for example on the logic layer of a 3D-stacked DRAM device [50, 66, 67, 69, 70, 72, 73, 75–78, 80, 84, 85, 95, 96, 102, 136–153].

The PuM proposals, either in DRAM [49, 71, 74, 81, 98–100, 105–107, 130, 133–135] or SRAM [48, 59, 60, 149], perform bulk bitwise and arithmetic (e.g., addition, multiplication, reduction) operations. Even though these works benefit from the large internal bandwidth provided by the memory device (DRAM or SRAM), they require the application to follow a rigid data layout and data mapping scheme to align the operands correctly within the memory arrays. Such data layout and alignment management are not straightforward and remain an open research problem. In contrast, our work introduces hardware and software optimizations to efficiently orchestrate the data movement or handle unaligned operands.

PnM proposals span a wide range of applications, such as neural networks [64, 70, 101, 108], databases [102, 103, 148], mobile workloads [75], bioinformatics [67, 154], image processing [104], and graph processing [61, 66, 69, 153]. PIMS [34] proposes a PnM approach (in the logic layer of Hybrid Memory Cube (HMC) [155]) to accelerate stencil operations. The proposed solution leverages the computational capabilities that are already present in an HMC device to execute the addition operation that is commonly used in stencil computations. Despite the performance improvement compared to a CPU-centric model, PIMS suffers from two important shortcomings. First, prior works [156, 157] show that the atomic operations provided by the HMC device can only exploit a small fraction of the total internal memory bandwidth, creating a bottleneck for the bandwidth-hungry stencil computations. Second, due to the limited area and power budget available inside the logic layer of HMC, PIMS only supports the addition operation and continues to rely on the host processor to execute other more complicated operations such as multiplication. Therefore, PIMS still incurs a high memory traffic between the host and the memory device to compute a single stencil operation.

To our knowledge, Casper is the first work to tightly integrate specialized compute units into the LLC of a traditional CPU to accelerate stencil computations. In contrast to prior works, Casper accounts for the fundamental properties of stencil computations, such as data access pattern, aiming to provide a hardware/software co-design that can fully exploit the high memory bandwidth provided by the cache, while efficiently orchestrating the data movement required to execute the stencil operation.

\(^1\)The HMC specification [155] defines a series of 8 to 16-byte atomic operations that can be executed directly within the memory device.
3. Casper: Overall Architecture

We propose Casper, a novel near-cache accelerator, to improve the performance and energy efficiency of stencil computations. This section introduces the high-level overview of our architecture (Section 3.1), the execution model of Casper (Section 3.2), and stencil processing unit (Section 3.3).

3.1. Overview

Casper is a near-cache accelerator that leverages a memory-centric execution model and hardware support to accelerate stencil operations. A typical shared last-level cache (LLC) is partitioned into multiple cache slices, connected through the network on chip (NoC). Casper’s hardware is composed of a set of stencil processing units (SPUs), placed in each cache slice of the LLC. In addition to accessing the local cache slice, each SPU can load data from remote LLC slices through the NoC. Similar to a regular LLC, SPUs can load data from other levels of the cache hierarchy into the LLC.

Computing at the LLC’s peak throughput is only possible when each SPU in the system loads data from its local LLC slice, thus avoiding overheads related to NoC traffic. However, the existing mapping of memory addresses to the LLC slices does not guarantee mapping consecutive cache lines to the same slice. In fact, while mapping scheme information remains undisclosed, prior work shows that consecutive cache lines are usually mapped to different LLC slices in order to provide fairness and load balancing across CPU cores [158]. Due to the streaming nature of stencil computations and the dependency on a small group of neighboring grid points, scattering data through the cache slices would increase the number of remote data requests made by each SPU, penalizing performance and energy consumption. To address this issue, Casper maps blocks of consecutive memory addresses to the same LLC slice. To this end, we introduce hardware support for a stencil segment i.e., a contiguous region of physical memory that contains the data set of the stencil kernel. Casper customizes the mapping of memory addresses to LLC slices for the stencil segment in order to optimize data locality when computing stencils. Data mapped outside the stencil segment follows the conventional address mapping scheme.

3.2. Execution Model

At a high-level, each SPU performs the stencil operation on each grid point sequentially. The points are accessed in row-major order, following their layout in memory. For each grid point, the SPU loads the input data from LLC. Once the data arrives at the SPU, the SPU’s execution unit performs a single multiply operation with a predefined constant, whose output is added to the accumulator. The final result is stored in the results array after all computations for the grid point have been performed. Then, the SPU proceeds to calculate the next grid point.

To accelerate this process, Casper abstracts data movement through a series of stream operations, which enable feeding data to the executing units at a high throughput. A stream is a sequence of data elements of the same type located in consecutive physical memory addresses. Each stream is characterized by a start address, data type width, a number of elements, and a position pointer. When iterating over a stream, initially, a position pointer indicates the start of a stream. Upon receiving a control signal, this pointer is incremented to point to the stream’s next element. The stream can then be advanced until the final element in the stream is reached. The stream abstraction facilitates iterating over stencil data by simply incrementing the position pointer, as opposed to loading each data element using absolute memory addresses. Since a stencil computation moves through the entire grid at the same pace, maintaining the same relative offsets for the stencil pattern, it is naturally possible to use streams to abstract such an access pattern. Accordingly, all the streams can be advanced at the same pace, marshaled by the SPU moving through the grid.

3.3. Stencil Processing Unit

Figure 3 shows the architecture of a SPU. The main building blocks of an SPU are: the instruction buffer, the load queue, the stream buffer, the constant buffer, and the execution unit. The complete SPU is pipelined to maintain single-cycle instruction throughput. The SPU controls the complete computation, from instruction fetch until retire. Therefore, it does not require any interaction with the CPU.

Instruction Buffer. The instruction buffer has a capacity to hold 64 compressed instructions to compute a stencil. Every instruction encodes the operands and the control signals necessary for one type of stencil operation. The same sequence of instructions is applied to every stencil grid point due to the regular nature of the stencil computation. We introduce the instruction set used in Casper in Section 5.

Load Queue. The load queue is responsible for issuing data requests to the memory subsystem. While the SPU processes instructions in-order, the varying memory access latency of the memory subsystem can result in responses that arrive out-of-order. The load queue acts as a buffer to hold the data until all the previous longer-latency memory requests have been completed. This buffer space ensures that the correct instruction order is maintained. The load queue is sized to hide...
the latency of accessing the LLC’s local slice because as it is
the preferred location for fetching the data.

**Stream and Constant Buffers.** The stream buffer holds
the current state of the streams. For every decoded instruction,
this state is loaded from the stream buffer, and the effective
address is calculated to issue the memory requests to the LLC.
The constant buffer holds the constant factors needed for the
MAC operation. The stream and constant buffers are initialized
by API calls (Section 5.2) before the SPU starts the stencil
computation.

**Execution Unit.** As shown in Figure 3, the execution unit
of a SPU is comprised of a 512-bit vector unit which operates
on vectors of 8 double-precision floating-point elements.

For every input grid point, the SPU loads the data elements
from the neighboring points, multiplies them with a constant
factor, and accumulates the results. This final accumulated
result is then stored in the output grid point. Therefore, each
SPU execution unit only computes one kind of instruction: a
double-precision floating-point MAC operation.

### 4. Casper: Micro-architectural Support

The design and implementation of Casper require us to solve
several key system integration challenges, as we discuss in
this section. First, the SPUs access frequently data from two
cache lines. We introduce two simple changes to the LLC row
decoder for efficient access (Section 4.1). Second, the cache
lines accessed by an SPU should preferably reside in the same
LLC slice. We introduce lightweight remapping to ensure
that contiguous blocks of stencil data map to the same LLC
slice (Section 4.2). Third, Casper should be compatible with
existing cache coherency mechanisms (Section 4.3). Fourth,
Casper should be able to concurrently run with other CPU
processes (Section 4.4).

#### 4.1. Supporting Unaligned Loads

While the stream abstraction offers efficient memory accesses
for SPUs, the LLC architecture only supports data accesses that
are aligned to the 64 B cache line boundaries. As the relative
offsets used in streams are not necessarily aligned to cache line
boundary, the loaded data might need to be realigned before
it can be used by MAC compute. For example, in Figure 4
each SPU computes eight 64-bit output grid points (B(1))
for a 3-point Jacobi-1D stencil. The access to the center point
of the stencil A(1) is correctly aligned to the 64 B boundary
of the cache line (shaded in yellow) such that the data for
this point can be used for computation as soon as it arrives
at the SPU. However, to gather several input grid points at
indices +3 (A[1+3]) and −3 (A[1-3]), the data coming from
the cache needs to be correctly shifted (shaded in orange and
red), and two cache lines need to be combined to assemble
the operands for the computation. As a result, preparing the
operand for the MAC unit involves two loads, one shift, and one
combine operation on the data from the two cache lines. These
additional operations to resolve unaligned data accesses lead to
two main inefficiencies: (1) underutilization of MAC units, and
(2) cache bandwidth overhead. The reason is that the number
of load/store operations per MAC operation increases. For
example, the sequential code shown at the top of Figure 4 needs
4 load/store operations per 3 MAC. However, the vectorized
execution of this stencil (bottom part of Figure 4) would need
6 load/store operations per 3 MAC, i.e., two cache line loads
for A[5] to A[12], one cache line load for A[8] to A[15], two
cache line loads for A[11] to A[19], and one cache line store
for the elements of B.

```plaintext
for (int i = 3; i < N-3; i++) {
    B[i] = 0.2 * A[i-3] + 0.2 * A[i] + 0.2 * A[i+3]
}
```

#### Figure 4: Unaligned loads occurring during the vectorized exec-
ution of a stencil.

To address the above challenges, we introduce two simple
modifications to the LLC row decoding logic to (1) support
loading data aligned to any 8 B boundary, and (2) correctly
align data for SPU execution. These two modifications allow us
to load values from two adjacent cache lines (e.g., values A[5]
to A[12] in Figure 4) in one access. Our modified LLC row
decoding logic reduces SPU’s complexity and area footprint
by avoiding the need to add a large register file and/or extra logic
for shifting and packing the partial cache lines inside the SPU.

**Implementation Challenges.** Loading data aligned to 8 B
boundaries can potentially result in loading data located on
two cache lines. This introduces two key challenges. First,
two tags need to be matched to locate the two cache lines in
one access (i.e., using one address). Second, the correct data
from each of the two cache lines must be loaded using only
one provided address.

To address the first challenge, we enable the cache to match
two tags in parallel by adding a second read port to the tag
array. Since the two cache lines involved in an unaligned
load are always at consecutive addresses (e.g., values A[5]
to A[12] in Figure 4), they are guaranteed to be mapped to
different cache sets, and thus, there are no conflicts during
the tag matching process. If at least one cache line is not in
a readable state, a regular cache miss is generated, and the
request is stalled until the miss resolves.

To address the second challenge, we make changes into the
LLC row decoding logic to load data either from the requested
address or one of the cache lines located inside the 64B-vicinity
of the requested address. More specifically, we add one 3-to-
1 multiplexer for each LLC SRAM row. The inputs to the
multiplexer are set to the row decoder output of the current
row and both the adjacent rows. The multiplexer selects the
appropriate row(s) based on the row selection signal.

We explain next the solutions to both challenges.
Loading Shifted Cache Lines. Figure 5 shows the execution sequence of an unaligned access to the LLC. In this example, we consider the request to the cache line holding elements 8 to 15, shifted to the right by three positions. This corresponds to the access to input grid points $A_{1-3}$ in Figure 4 (i.e., values $A[5]$ to $A[12]$). First, we consider the case where the two cache lines involved in the access are mapped to the same cache way. One cache way consists of $4 \times 32$ kB data arrays, each having $2 \times 16$ kB subarrays. One 16 kB subarray holds 64 consecutive bits of a cache line for all the 2048 sets. Thus, each 64-bit segment of a cache line is stored in a different SRAM subarray. As shown in Figure 5, all the elements required to build the requested 64 B block of data are stored in different subarrays of a single cache way (orange and green elements on the left part of the figure). Therefore, by selecting the correct data at the subarray level (using shift direction $shdr$ and amount $shamt$) it is possible to load all the elements using only one command, while maintaining the same throughput as a regularly aligned load (any extra latency is negligible, since there are no conflicts during the matching of the two tags, and pipelined accesses hide it). To complete the unaligned access, we need to rotate the data such that the correct element is at the first position of the 64 B block of response data. To accomplish this, we use a rotate network that performs this operation before the final output. This approach provides the SPUs with the ability to load data that is aligned to arbitrary 8B boundaries from the LLC.

![Figure 5: Loading unaligned data from the LLC. The two cache lines involved in the access are mapped to the same cache way. One cache way consists of $4 \times 32$ kB data arrays, each having $2 \times 16$ kB subarrays.](image)

If the two cache lines involved in an unaligned load are mapped to different ways, the load sequence is similar. As the data and tag access happen in parallel inside the cache, the data load is initiated on all cache ways before the way hit has been confirmed. Thus for any access, all the ways present the data for the requested set on their output bus. Based on the way hit, the data from the correct way is selected for the output. We modify the way hit selection to select each subarray’s output independently, depending on the shift amount and direction that is provided with the request.

Row Decoding. Locally at each SRAM array, the shift amount and the direction are used to determine whether to load the data from the requested address or one of the two rows immediately adjacent to it. To this end, we include a local selection signal that reroutes the row selection signal to the correct row. Figure 6 shows the layout of the added logic for local selection signal which consists of one 3:1 multiplexer for each SRAM row. The inputs to each multiplexer are the row decoder output for the current row and the signals for both of the adjacent rows. The multiplexer then selects which input to forward. If the subarray needs to select elements from the cache lines specified in the request’s address, the multiplexer forwards the middle signal (the row activation does not change). If the element from the adjacent cache line should be loaded, the output depends on the shift direction. If the shift direction is to the right (left), the row at index -1 (+1) should be activated. This shifts the row selection signal by one position in the requested direction, and loads data stored on the adjacent cache line. We include logic at the edge of each subarray to compute the select signal for the multiplexers based on the shift direction, shift amount, and the subarray ID (i.e., the position of the bits stored in this subarray within a complete cache line). All the multiplexers for one SRAM subarray are controlled using the same select signal.

![Figure 6: Additional logic added between the row decoder and the SRAM array. All the multiplexers receive the same select signal.](image)

4.2. LLC Data Mapping

Sliced LLCs employ address mapping schemes that aim to provide load balance and fairness across CPU cores. These mapping schemes use hash-functions that are not disclosed by CPU vendors [158], but are shown to map consecutive cache lines to different LLC slices. This is a challenge for Casper, since the performance of the SPU can only be maximized if the SPU mainly accesses data stored on the local LLC slice. The computation for one data point depends on input data from its neighboring grid points which as consecutive cache lines can be mapped to different LLC slices. This leads to significant data transfers over the NoC, thus reducing the benefits of near-cache computing.

To address this challenge and enable maximum performance for each SPU, we introduce a mechanism to adapt the mapping of data to LLC slices to the needs of stencil computation. The new data mapping scheme maps blocks of consecutive memory addresses to the same slice, allowing neighboring grid points to be stored in the same slice of the LLC. Thus, remote slice accesses are reduced to only accesses to points that lie on the other side of the boundaries between the blocks.

We enable remapping of the data used for the stencil compu-
tation without affecting the mapping for other system data by introducing a stencil segment. Following the proposal by [159], a physically contiguous block of memory is used by the system to hold stencil data. Casper ensures that the physically contiguous blocks of data in the stencil segment are mapped to the same LLC slice. At each NoC injection point, the system checks whether or not the address is part of the stencil segment. In case the address belongs to a stencil segment a new hash function is applied to issue a stencil segment memory request to the LLC. Otherwise, the conventional hash function is applied. By deciding which mapping function to use based on a memory request’s physical address, each address is mapped to exactly one cache slice, regardless of whether or not it contains stencil data.

Sizing blocks to map stencil data to the LLC comes with a trade-off. Smaller blocks introduce more remote slice accesses for multidimensional grids, which hurts performance. The boundary elements are all located on separate cache lines, and cannot be loaded using the unaligned load mechanism as the affected cache lines are stored on separate LLC slices. On the other hand, smaller blocks allow partitioning physically contiguous arrays across these blocks and thus distributing the data evenly to cache slices. Therefore, data for the same grid points from different source arrays can map to the same slice. This mapping scheme improves locality for multi-source stencils at the expense of more remote slice accesses on the blocks’ boundary. For example, in a 16 core system, data aligned to a 2MB boundary is mapped to the same slice, and the system can consume data from up to 16 arrays for one grid point from the local slice. In this work, we design the hash function to map stencil data as a linear hash that statically maps contiguous blocks of 128kB to LLC slices in round-robin fashion.

4.3. Coherence Support

An SPU loads data from the LLC by directly injecting a load/store request in the LLC controller’s request queues. Casper does not impact the current cache coherency mechanism, as requests from the SPU are injected into the same request queues as conventional requests from the CPU cores and the private caches. If a write request from an SPU targets a cache line that is not in a writable state in the LLC, the coherency mechanism will trigger necessary state transitions and invalidations to allow the write to complete.

4.4. Concurrent Execution with CPU and Context Switching

To enable concurrent execution with the CPU, we reserve one way of the LLC for other applications running in the CPU, similar to prior work [48]. Additionally, high priority is assigned to the SPU process to minimize the occurrence of context switches. If a context switch happens, the state of the SPU remains unchanged as it is not allowed to start a new stencil computation before the current computation finishes.

5. Casper: Programming Model Support

5.1. Casper ISA

Casper makes use of specialized instructions to compute each point involved in the stencil operation. Figure 7 shows the layout of a Casper instruction. Every Casper instruction is 15-bits wide and comprises of (1) 4b constant buffer index, (2) 4b stream buffer index, (3) 1b shift direction, (4) 3b shift amount, and (5) 3b control bits. 15-bits instructions lead to a compact stencil code in Casper. Note that Casper reuses the instructions for all the grid points, thus reducing the instruction count.

| 4 | 4 | 3 |
|---|---|---|
| Constant | Stream | Shift Direction |
| Shift Amount | Clear Accumulator | Enable Output |
| Advance Stream |

Figure 7: Instruction layout for stencil computation.

After decoding a new instruction, the SPU uses the 4-bits present in the constant field to index the constant buffer (a small SRAM buffer), loading the requested double-precision constant value that is used by the execution unit during the computation. The SPU uses the 4-bits in the stream field to index the stream buffer and find the memory address of the requested stream. The shift direction and the shift amount fields are used to assemble the correct memory address that point to the appropriate data. The final 3 bits are control bits clear accumulator, enable output, and advance stream that are used to reset the accumulators in the execution unit, enable the contents of the accumulator to be stored into the results array, and to advance the stream pointers, respectively.

We also provide a programming library that allows the user to easily generate Casper instructions from user-level code. The generated instructions to execute a given stencil computation are then stored in a contiguous array that holds all the stencil instructions. This array is then stored in the instruction buffer of all the SPUs. In this paper, we statically analyze stencil operations and generate the appropriate set of Casper instructions using our library. However, this step could be fully automated by a compiler due to stencil operations' regular nature.

5.2. Casper API

Table 1 shows Casper API functions. Calls to API functions are mapped directly to ISA instructions, which are broadcasted to all SPUs. These instructions are integrated into the existing ISA (e.g., x86 [160], ARM [161], RISC-V [162]) using spare instruction opcodes. We use the ARM ISA in our implementation (Section 7.1). Similar to other offload-based accelerators like GPUs, the CPU is not allowed to modify stencil data while the SPUs are running, to avoid corrupting the data. Enforcing this policy is the responsibility of the programmer.

---

128kB blocks provide a good tradeoff across our evaluated stencils. We leave the design of a configurable hash function for future work.

3 Common complex stencils have input sizes in the order of 30–40 points.
### Table 1: Casper Programmer API

| Function                | Parameters | Description                                                                 |
|-------------------------|------------|-----------------------------------------------------------------------------|
| initStencilSegment     | int size   | Requests a physically contiguous memory region of the specified size from the system to hold the stencil data |
| initStencilcode        | addr A, int length | Takes a pointer to the microcode and the length of the code. After generating the code with helper functions provided by the programming library, the code is then broadcast to the SPU |
| initConstant           | double const, int index | Initializes constant values that will be used during the multiplication step of a stencil operation. The function sets the specified constant value at the given index in the constant buffer |
| initStream             | addr A, int streamID, int accID | Configures the streams used in the stencil code. The streams are configured per SPU to enable the programmer to tune the data layout to the grid’s structure and minimize the number of off-slice cache accesses |
| setNElements           | int n, int accID | To communicate to each SPU how many elements to compute. All the SPUs maintain a counter to keep track of their progress and stop when the desired number of elements has been computed |
| startAccelerator       | -          | The final function starts with the execution of all the SPU. After calling the start function, one of the SPUs acts as the leader and maintains a state to track the progress of all SPUs. Once all the SPUs finish their computation, the leader signals the completion to the CPU |

### 6. An Example: Jacobi-2D Stencil

We illustrate how to program Casper using the code in Figure 8 as an example. The code implements the Jacobi-2D stencil presented in Section 2.1. We explain the example using a system consisting of 4 LLC slices and SPUs.

```c
void computeStencil(void* code) {
    /* stencil segment holding 4MB */
    uint64_t segment = initializeStencilSegment(4194304);

    double* A = (double*) segment;
    /* results start halfway through segment */
    double* B = (double*) segment + 2097152;

    /* initialize data ... */
    initConstant(0.2, 0);
    initStencilcode(code, 5);
    initStencilSegment(int size);
    initStream(&A[i * blockSize], 2, i);
    initStream(&A[i * blockSize - rowLength], 1, i);
    initStream(&A[i * blockSize + rowLength], 3, i);
    initStream(&B[i * blockSize], 0, i);
    /* 512kB is 65536 doubles */
    setNElements(65536, i);

    startAccelerator();
}
```

**Figure 8: Program code for Jacobi 2D stencil.**

First, a stencil segment covering 4 MB is allocated (line 4). Then, we define the start of the arrays A and B such that the same grid point of both arrays is mapped to the same LLC slice (lines 6-8). The programmer then initializes the arrays with the stencil data. Furthermore, the constant for the multiplication (line 12) and the stencil instructions (line 14) are sent to the SPU. The streams for all the SPU are configured inside the loop (lines 22-29). In this example, four streams are configured: three input streams to load the elements at A[j-1][i], A[j][i-1] and A[j][i+1] (lines 23-25), and one output stream to store the result (line 26). As the elements A[j][i-1], A[j][i], and A[j][i+1] are laid out in consecutive memory addresses, we can reuse the same stream and leverage the support for unaligned loads by shifting the access to the left (right) by one element to load the data. Finally, the number of elements to compute for each SPU (line 28) is configured, and the computation starts.

**Figure 9:** Instruction sequence for the Jacobi-2D stencil.

As mentioned earlier (Section 5), the final 3 bits of each Casper instruction hold control information for the SPU. The first bit, i.e., clear accumulator bit, must be set by the first instruction of a grid point (line 2). The next bit is the enable output bit which is set in the last instruction of the sequence (line 10) and generates a store request. The final bit or the advance stream bit signals the SPU to advance the stream pointer and has to be set in the last instruction consuming data from each stream (lines 2, 8, 10).

### 7. Methodology

#### 7.1. Experimental Setup

We simulate the performance of Casper using the gem5 simulator (v20.0) [163, 164] in syscall emulation mode. Table 2 describes our system configuration in details. We use the ARM ISA and the Ruby memory model. The system is based on a generic modern server-class CPU, consisting of 16 out-of-order
cores and three levels of cache, having a sliced LLC with 2 MB per slice. Our baseline configuration uses the same system configuration without the SPU and the LLC changes we propose. Also, we include stride prefetchers at all levels of the cache hierarchy. We evaluate the performance and energy benefit of Casper against the baseline CPU architecture, an NVIDIA Titan V GPU [165]. We use an energy model based on CACTI 7.0 [166] and energy models proposed by prior works [167, 168]. We use the area model presented in [169] scaled down to 22nm to estimate the area of the SPU. For the GPU performance/area comparisons, we use the complete die size of 815mm² of the Titan V [171] because typical GPU-accelerated systems also need a host CPU to perform the computation. As a result, the total area for the end-user is either the complete GPU or the Casper hardware modifications, added to the area of the existing host CPU.

Table 2: Simulation Parameters for the baseline CPU and Casper

| Component          | Configuration                                      |
|--------------------|----------------------------------------------------|
| Casper             | 16 SPUs, 1 SIMD unit/SPU (512-bits wide)           |
|                    | 10 entry load queue, 0.016 nJ/instruction          |
| CPU                | 16 out-of-order cores, 2 GHz, 8-wide issue,        |
|                    | 15 cycle round-trip latency, 2 load ports, 1 store port |
|                    | 15/33 pJ per hit/miss [167]                         |
| L1/D Cache         | 32 kB, private, 8-way, 16 MSHRs,                   |
|                    | 4 cycle round-trip latency, 2 load ports, 1 store port |
|                    | 46/93 pJ per hit/miss [167]                         |
| L2 Cache           | 256 kB, private, 8-way, 16 MSHRs,                  |
|                    | 12 cycle round-trip latency, 1 load port, 1 store port |
|                    | 945/1904 pJ per hit/miss [167]                      |
| L3 Cache           | 32 MB, shared, 16-way, 16 slices, 32 MSHRs/slice    |
| Coherence Protocol | MESI                                               |
| Replacement Policy | LRU replacement                                    |
| Hardware Prefetchers| Stride prefetchers at all levels of the cache      |
| On-Chip Network    | mesh, XY-routing, 64 B/cycle per direction         |
| Main Memory        | 16 GB, DDR4, 4 channels, 160 B per read/write [168]|

8. Results

This section analyzes the performance, the energy consumption, and the hardware cost of Casper, and compares to the baseline CPU, the baseline GPU, and a PhN accelerator for stencil operations. The appendix includes Table 5 and Table 6, which contain our detailed measurements.

8.1. Performance

Figure 10 shows the speedup of Casper compared to a 16-core CPU baseline system. For the datasets that fit within the LLC, which represent typical data set sizes for stencil computations, we observe an average speedup of 1.65×. The 1- and 2-dimensional stencils achieve speedups between 1.66× and 3.0×. However, the 3-dimensional stencils cannot achieve the same performance and even experience a slowdown in the 33-point stencil case. The reason for this performance loss is twofold. First, 3-dimensional stencils need to load a significant part of their input data from remote LLC slices, which introduces longer access latencies and lowers the throughput of the SPU. Second, the 33-point 3D stencil has good L1 cache behavior in the baseline, achieving a hit-rate of 95%, making it a good fit for execution on a traditional CPU. We conclude that the performance benefits of Casper are larger on lower-dimensional stencils that load most of their input data from the local LLC slice.

The average performance improvement for the smaller data sets that fit in the L2 cache of the CPU (i.e., L2 in Figure 10) is 1.89×. Even though the data is stored closer to the core and does not need to travel through the entire cache hierarchy, the speedups are similar to the larger data sets that fit in the LLC. This is due to the fact that the access latency from CPU to the L2 cache is similar to the latency between SPU and the closest LLC slice (12 vs 8 cycles load-to-use).

Our results show that for large data sets that exceed the size of the LLC (i.e., DRAM in Figure 10), Casper improves performance by 1.4×, on average. The highest speedups are achieved by the 2-dimensional stencils, with Blur 2D reaching 4.16×. We explain this by the fact that the baseline CPU implementation of Blur 2D has a very low LLC hit-rate (only 2%), and thus the number of main memory accesses is 4× higher compared to Casper. The main reason for this low hit-rate of the baseline CPU implementation is that the prefetchers are interfering with demand accesses, evicting cache lines out of the LLC before they are used. The remaining stencils (i.e., Jacobi 1D, 33-point 3D) perform similar to the baseline or even experience a slowdown in the 33-point stencil case. The reason for this performance loss is twofold. First, 3-dimensional stencils need to load a significant part of their input data from remote LLC slices, which introduces longer access latencies and lowers the throughput of the SPU. Second, the 33-point 3D stencil has good L1 cache behavior in the baseline, achieving a hit-rate of 95%, making it a good fit for execution on a traditional CPU. We conclude that the performance benefits of Casper are larger on lower-dimensional stencils that load most of their input data from the local LLC slice.

The average performance improvement for the smaller data sets that fit in the L2 cache of the CPU (i.e., L2 in Figure 10) is 1.89×. Even though the data is stored closer to the core and does not need to travel through the entire cache hierarchy, the speedups are similar to the larger data sets that fit in the LLC. This is due to the fact that the access latency from CPU to the L2 cache is similar to the latency between SPU and the closest LLC slice (12 vs 8 cycles load-to-use).

Our results show that for large data sets that exceed the size of the LLC (i.e., DRAM in Figure 10), Casper improves performance by 1.4×, on average. The highest speedups are achieved by the 2-dimensional stencils, with Blur 2D reaching 4.16×. We explain this by the fact that the baseline CPU implementation of Blur 2D has a very low LLC hit-rate (only 2%), and thus the number of main memory accesses is 4× higher compared to Casper. The main reason for this low hit-rate of the baseline CPU implementation is that the prefetchers are interfering with demand accesses, evicting cache lines out of the LLC before they are used. The remaining stencils (i.e., Jacobi 1D, 33-point 3D) perform similar to the baseline or even experience slowdowns. The reason for this is the fact that the main memory bandwidth is the main bottleneck. The 33-point

Table 3: Domain size used for evaluations

| Level   | 1D   | 2D | 3D   |
|---------|------|----|------|
| L2      | 131,072 | 512 × 256 | 64 × 64 × 32 |
| L2      | 1,048,576 | 1024 × 1024 | 128 × 128 × 64 |
| DRAM    | 4,194,304 | 2048 × 2048 | 256 × 256 × 64 |

4We conservatively scale down the model as analyzed in [170].
8.2. Energy Consumption

Figure 11 shows the normalized energy consumption of Casper compared to the baseline CPU. For the data sets that fit into the LLC (i.e., LLC in Figure 11), Casper reduces energy consumption by 55%, on average. Casper reduces energy consumption by 49% even for the 33-point 3D stencil, whose performance is slower in Casper than in the baseline. The reduction in energy consumption is larger for simpler stencils (Jacobi 1D/2D, 7-point 1D), reaching up to as 65% for 7-point 3D. This is due to the fact that complex stencils perform more LLC accesses. Furthermore, since the SPUs are situated close to the LLC slice, accessing LLC is not as energy-efficient as accessing the smaller L1 cache. This results in lower energy savings for the more complex stencils because of higher L1 reuse in baseline CPUs.

For both the smaller and larger data sets (i.e., L2 and DRAM in Figure 11), Casper reduces energy consumption by 26% and 23%, on average respectively. We make two observations. First, Casper increases the energy consumption of the 1-dimensional benchmarks (Jacobi 1D and 7-point 1D) when compared to the baseline, for both small and large data sets. For the large data sets, this is the case because the CPU cores can be idle for most of the runtime, waiting for memory. For the smaller data set, the baseline’s energy consumption is very low because there are very few LLC accesses. Since Casper loads the data from the shared LLC, it increases energy consumption in such cases. Second, for all the other benchmarks, Casper reduces energy consumption significantly. Casper is more energy-efficient even for the benchmarks that the CPU baseline outperforms since our SPU design is more energy-efficient than the CPU baseline. Thus, we conclude that Casper achieves significant reductions in energy consumption compared to a traditional out-of-order CPU.

8.3. Comparison with GPU

Figure 12 shows Casper’s performance and performance-per-area normalized to an NVIDIA Titan V GPU. GPU outperforms Casper by 3.71 ×, 2.89 ×, and 36.64 × on average across all stencils that fit inside L2, LLC, and DRAM respectively. However, in all stencil kernels, Casper provides higher performance-per-area (up to 190 × compared to GPU). The reason for this large performance-per-area improvement is that 16 SPUs occupy 349 × less area than the Titan V, i.e., 16 × 0.146 mm² (see Section 8.6) versus 815 mm². We observe that the L2- and LLC-sized data sets achieve performance-per-area improvements of 47 × and 60 ×, respectively. For these data set sizes, Casper has the advantage of its tight integration into the large LLC. At the same time, the data does not fit into the GPU caches. For the large DRAM-sized data sets, however, the average improvement in performance-per-area is only 4.78 ×. In this case, GPU improves relative performance due to higher main memory bandwidth.

8.4. Comparison with PIMS

PIMS [34] proposes a PnM accelerator targeting stencil operations. PIMS accelerator leverages the atomic operations available in the HMC architecture to compute addition instructions in a stencil. Since PIMS represents the closest related work to Casper, we compare both accelerators using our stencil kernels. To evaluate the performance of PIMS, we conservatively consider only the latency of executing the atomic add operations, without accounting for the extra overhead of (1) loading the results back from the HMC device, and (2) executing the multiply operations required by each stencil on the host CPU. We use as a reference in our analysis the peak throughput of the HMC atomic operations reported by prior work [157].

Figure 13 shows the speedup of Casper in comparison to PIMS. We make the following observations. First, Casper provides an average speedup of 5.5 × (up to 10 ×) compared against PIMS, for the data set sizes that fit inside the on-chip caches. This happens because of the low throughput of the atomic operations HMC provides, which becomes the main bottleneck. Second, the stencils that do not fit into the caches perform worse using Casper compared to PIMS. We attribute this to the fact that computing on the logic layer of the HMC has much higher memory bandwidth than the off-chip memory bus connected to the CPU for these bandwidth-bound stencils. We conclude that Casper performs significantly better than PIMS on typical stencil datasets, i.e., those that fit within the LLC.
8.5. Effect of Individual Optimizations

The SPUs in Casper take advantage of two key optimizations: (1) a custom data mapping in LLC, which improves performance by increasing the locality of stencil data in the LLC and reducing the need for SPUs to access remote LLC slices, and (2) the near-cache (near-LLC) location of the SPUs, which minimizes data access latency and leverages the peak bandwidth of the LLC. In this section, we evaluate the contribution of each of these two optimizations to the overall performance of Casper. The baseline for this analysis is a system where the SPUs are located next to the private L1 caches of CPU cores. The baseline LLC data mapping conventionally places consecutive cache lines in consecutive LLC slices (similar to [158]).

First, we apply only the data mapping optimization and compare the Casper against the baseline. Next, we apply both the data mapping optimization and the near-cache optimization. Then, we normalize to 100% of the speedup that results from the two optimizations together, and obtain the percentage that comes from the data mapping and from the near-cache location. Figure 14 shows bars with blue and green parts. The blue part represents the percentage of the speedup due to the data mapping, while the green part represents the percentage of the speedup due to the near-cache location.

We make two observations from the results in Figure 14. First, computing near-cache (green portion of the bars) is the major contributor to the speedup. Second, the custom data mapping (blue portion of the bars) produces up to 30% of the speedup (Jacobi 1D with LLC data set), but its effect is negligible (or even negative) in several cases (1D and 2D benchmarks with L2/DRAM data sets, 7-point 3D with LLC data set). In these cases, the custom data mapping results in a number of accesses to remote LLC slices which is similar to the baseline data mapping.

8.6. Hardware Cost

Stencil Processing Unit. The area of one SPU scaled to 22 nm technology is 0.146 mm². The most significant contributors to this area are the execution unit and the SRAM array used to buffer complete memory requests.

Unaligned Loads. Our hardware mechanism to support unaligned loads consumes an additional 0.14 mm² compared to the baseline 2 MB SRAM cache slice. This amounts to a 5% increase in area per LLC slice. Almost the complete area overhead is attributed to the second read port of the tag array, which consumes 0.12 mm² of space. The remaining hardware overhead of one 3:1 multiplexer per SRAM row, the barrel shifter to rotate the final output, and the split multiplexers for way selection are minimal compared to the tag array overhead.

Address to LLC Slice Mapping. Identifying the stencil segment requires two registers to store the start and the length of the segment. The address comparison needs one adder and one comparator. The new mapping is a simple bit-select from the physical address, and thus requires minimal additions. This hardware is introduced at every NoC injection point.

In summary, the hardware additions proposed in this paper require an additional 4.65 mm² of die area for a system using 16 SPUs. This amounts to a 0.77% area increase compared to the Marvell ThunderX 2 CPU [127], a server-class ARM CPU implemented in 16 nm hosting 32 MB of LLC.

9. Discussion

Why a stencil accelerator? Because of their large contribution to the overall runtime of HPC workloads, improving the performance and energy-efficiency of stencil computations is critical. A wide body of research [1, 3, 9, 13–38] highlights the need for highly efficient stencil computations. While more general-purpose solutions based on GPUs, FPGAs, and 3D-stacked memory attempt to trade off generality for performance and efficiency, we show that a careful domain-specific hardware/software co-design can improve the performance and energy efficiency even further, at a much lower overhead compared to the existing general-purpose solutions.

Other workloads for Casper. Apart from stencils, the near-LLC execution model is well-suited for applications with the following properties: (1) their memory access pattern shows temporal locality, (2) they operate on datasets that exceed the capacity of private caches, and (3) have streaming memory access pattern, and as a result do not benefit from deep cache hierarchies. Two examples of workloads that satisfy these properties are high performance computing (HPC) workloads operating on structured grids [176, 177], and dense linear algebra computations [178]. While we study our proposal specifically for stencils, which are one of the most widely used kernels in HPC domain, supporting a wider set of applications is possible by redesigning the SPU pipeline to add support for data-dependent divisions that are present in some other HPC workloads. Together with the MAC operations (that Casper already supports), this extends Casper to a wider set of use-cases and applications.
10. Related Work

To our knowledge, we present the first work that tightly integrates specialized computation units into the last-level cache of a CPU to perform stencil computations. In this section, we succinctly compare prior works against Casper.

Due to the high contribution of stencil computation to the overall execution time of HPC applications, a wide body of research has focused on studying and analyzing stencil computations [1, 3, 9, 13–38]. Prior works show the applicability of four different processing types in accelerating stencil computations: (1) Near-memory, (2) CPU, (3) GPU, (4) FPGA.

Near-Memory. PIMS [34] exploits the high-bandwidth provided by 3D-stacked memories (e.g., HMC [155], Hybrid Bandwidth Memory (HBM) [179, 180]) to accelerate stencils. Casper, being a near-LLC accelerator, can be integrated with any commodity processor without requiring costly interfacing using through-silicon vias.

CPU. Szustak et al. [181] accelerate the MPDATA stencil kernel on a multi-core CPU. Thaler et al. [118] iuase a many-core system to accelerate weather stencil kernels. Szustak and Bratek [46] propose parametric optimization techniques for the MPDATA application on shared-memory systems.

GPU. GPUs [3, 182, 183] have been shown to increase performance due to the high degree of parallelism present in the iistencil computation. Wahib et al. [184] develop an analytical performance model for choosing an optimal GPU-based execution strategy for various scientific stencil kernels. Gysi et al. [1] provide guidelines for optimizing stencil kernels for CPU–GPU systems.

FPGA. More recently, the use of FPGAs to accelerate stencils has been proposed [29–33, 47, 185–190]. Augmenting general-purpose cores with specialized FPGA accelerators is a promising approach to enhance overall system performance. However, designing and deploying FPGA-based stencil accelerators have three inherent drawbacks compared to integrating Casper’s SPUs near LLC and programming them. First, data needs to be moved to these off-chip external FPGA-based accelerators. The fraction of the total execution time needed for this data movement is not negligible, and it may become larger if the entire stencil data does not fit in the limited FPGA memory (typically smaller than the host main memory). Second, taking full advantage of FPGAs for accelerating a workload is not a trivial task, as this requires sufficient FPGA programming skills to map the workload and optimize the design for the FPGA microarchitecture. Third, bitstream generation is a very time-consuming process, especially for high-end FPGAs. In contrast, Casper integrates compute units close to the LLC, which avoids unnecessary data movement to an external accelerator. Casper programming is easier and faster than FPGA programming, even if high-level synthesis tools (e.g., OpenCL [191, 192]) are used, because Casper only needs a small number of API functions (Table 1) and does not require time-consuming bitstream generation process.

11. Conclusion

We present Casper, the first near-cache acceleration mechanism for stencil computations. Casper enables high performance and energy-efficient execution of stencil computations by (1) placing throughput-optimized stencil processing units near the last-level cache (LLC) and eliminating the need to move data to the processor, (2) orchestrating data accesses to minimize data movement within the cache hierarchy, and (3) maximizing the utilization of the LLC bandwidth. Casper achieves this with an area overhead of less than 1% for 16 SPUs in a Marvell ThunderX 2 [127], a server-class ARM CPU. We evaluate Casper using six widely used stencil kernels with up-to 3-dimensional grid domains. We show that Casper outperforms a commercial multi-core CPU, on average, by 1.65× (up to 4.16×) and reduces the energy consumption by 35% (up to 65%). Compared to a state-of-the-art GPU, Casper improves performance-per-area, on average, by 37× (up to 190×). We conclude that Casper is a promising near-cache-processing mechanism for accelerating stencil computations and addressing the memory bottleneck for such computations. We believe and hope that future work builds on Casper to further ease accelerating important high-performance computing applications that use stencil computations.

12. Acknowledgments

We thank the SAFARI Research Group members for valuable feedback and the stimulating intellectual environment they provide. We acknowledge support from the SAFARI Research Group’s industrial partners, especially ASML, Google, Huawei, Intel, Microsoft, VMware, Xilinx, and the Semiconductor Research Corporation. This research was partially supported by the ETH Future Computing Laboratory. This research was also partially supported by ACCESS – AI Chip Center for Emerging Smart Systems, sponsored by InnoHK funding, Hong Kong SAR.

References

[1] T. Gysi, T. Grosse, and T. Hoefler, "Modesto: Data-Centric Analytic Optimization of Complex Stencil Programs on Heterogeneous Architectures," in SC, 2015.
[2] P. Colella, "Defining Software Requirements for Scientific Computing," https://www.krellinst.org/docset/conf/2013/pres/colella.pdf, 2004.
[3] O. Fuhrer, T. Chadha, T. Hoefler, G. Kwasniewski, X. Lapillonne, D. Leutwyler, D. Luthi, C. Osuna, C. Schär, T. C. Schultheiss et al., "Near-Global Climate Simulation at 1 km Resolution: Establishing a Performance Baseline on 4888 GPUs with COSMO 5.0," Geoscientific Model Development, 2018.
[4] G. A. McMechan, "Migration by Extrapolation of Time-Dependent Boundary Values," Geophysical Prospecting, 1983.
[5] J. D. Anderson and J. Wendt, Computational Fluid Dynamics. Springer, 1995.
[6] A. Taflove, "Review of the Formulation and Applications of the Finite-Difference Time-Domain Method for Numerical Modeling of Electromagnetic Wave Interactions With Arbitrary Structures," Wave Motion, 1988.
[7] N. Marrayama and T. Aoki, "Optimizing Stencil Computations for NVIDIA Kepler GPUs," in HiStencils, 2014.
[8] O. Fuhrer, C. Osuna, X. Lapillonne, T. Gysi, M. Bianco, and T. Schultheiss, "Towards GPU-Accelerated Operational Weather Forecasting," in GTC, 2013.
[9] C. Olschanowsky, M. M. Streut, S. Guzik, J. Loffled, and J. Hittinger, "A Study on Balancing Parallelism, Data Locality, and Recomputation in Existing PDE Solvers," in SC, 2014.
[10] "COSMO Physics Modules Are Accelerated as a Part of HP2C Initiative Using OpenACC," OpenACC-Toolkit Documentation, 2016.
[11] B. Mostafazadeh, F. Marti, F. Liu, and A. Chandramowlishwaran, "Roadline Guided Design and Analysis of a Multi-Stencil CFD Solver for Multicore Performance," in IPDPS, 2018.
GERALDO F. OLIVEIRA received a B.S. degree in computer science from the Federal University of Viçosa, Viçosa, Brazil, in 2015, and an M.S. degree in computer science from the Federal University of Rio Grande do Sul, Porto Alegre, Brazil, in 2017. Since 2018, he has been working toward a Ph.D. degree with Onur Mutlu at ETH Zürich, Zürich, Switzerland. His current research interests include system support for processing-in-memory and processing-using-memory architectures, data-centric accelerators for emerging applications, approximate computing, and emerging memory systems for consumer devices. He has several publications on these topics.

NASTARAN HAJINAZAR is a Senior Researcher at ETH Zürich. Nastaran received her M.S. degree in computer hardware engineering from Sharif University of Technology, Tehran, Iran, in 2011 and her Ph.D. degree in computer science from Simon Fraser University, British Columbia, Canada, in 2020. Her research incorporates several aspects of computer architecture with a significant focus on designing efficient high-performance computing systems, memory architectures, and intelligent memory management techniques.

RAHUL BERA is a third year Ph.D. student in ETH Zürich Switzerland. His research interests focus on the broad area of memory hierarchy design and applied machine learning in computer architecture. He received his masters degree in computer science from Indian Institute of Technology, Kanpur on 2017. He has previously worked in AMD and Intel Labs, India.

GAGANDEEP SINGH is a Senior Researcher at ETH Zürich. In March 2021, he received his Ph.D. degree from Technische Universiteit Eindhoven, Netherlands, under the supervision of Prof. Henk Corporaal and Prof. Onur Mutlu. He is passionate about computer architecture, FPGA acceleration, processing-in-memory, bioinformatics, and machine learning. He obtained a joint M.Sc. degree with distinction in Integrated Circuit Design from Technische Universität München (TUM), Germany, and Nanyang Technological University (NTU), Singapore, in 2017. During his Ph.D. from June 2018 to January 2020, he was a Predoctoral Researcher at IBM Research Zürich, Switzerland. He has previously worked in Oracle, India, and also performed research at IMEC, Belgium.

JUAN GÓMEZ-LUNA is a senior researcher and lecturer at SAFARI Research Group @ ETH Zürich. He received the BS and MS degrees in Telecommunication Engineering from the University of Sevilla, Spain, in 2001, and the PhD degree in Computer Science from the University of Córdoba, Spain, in 2012. Between 2005 and 2017, he was a faculty member of the University of Córdoba. His research interests focus on processing-in-memory, memory systems, heterogeneous computing, and hardware and software acceleration of medical imaging and bioinformatics. He is the lead author of PrIM (https://github.com/CMU-SAFARI/prim-benchmarks), the first publicly-available benchmark suite for a real-world processing-in-memory architecture, and Chai (https://github.com/chai-benchmarks/chai), a benchmark suite for heterogeneous systems with CPU/GPU/FPGA.
ONUR MUTLU is a Professor of Computer Science at ETH Zurich. He is also a faculty member at Carnegie Mellon University, where he previously held the Strecker Early Career Professorship. His current broader research interests are in computer architecture, systems, hardware security, and bioinformatics. A variety of techniques he, along with his group and collaborators, has invented over the years have influenced industry and have been employed in commercial microprocessors and memory/storage systems. He obtained his PhD and MS in ECE from the University of Texas at Austin and BS degrees in Computer Engineering and Psychology from the University of Michigan, Ann Arbor. He started the Computer Architecture Group at Microsoft Research (2006-2009), and held various product and research positions at Intel Corporation, Advanced Micro Devices, VMware, and Google. He received the IEEE High Performance Computer Architecture Test of Time Award, the IEEE Computer Society Edward J. McCluskey Technical Achievement Award, ACM SIGARCH Maurice Wilkes Award, the inaugural IEEE Computer Society Young Computer Architect Award, the inaugural Intel Early Career Faculty Award, US National Science Foundation CAREER Award, Carnegie Mellon University Ladd Research Award, faculty partnership awards from various companies, and a healthy number of best paper or “Top Pick” paper recognitions at various computer systems, architecture, and security venues. He is an ACM Fellow, IEEE Fellow for, and an elected member of the Academy of Europe (Academia Europaea). His computer architecture and digital logic design course lectures and materials are freely available on YouTube (https://www.youtube.com/OnurMutluLectures), and his research group makes a wide variety of software and hardware artifacts freely available online (https://safari.ethz.ch/). For more information, please see his webpage at https://people.inf.ethz.ch/omutlu/.
APPENDIX

This appendix presents some detailed measurements, which correspond to our analyses in Section 8. Table 4 shows the dynamic instruction count for all evaluated stencils and datasets on the baseline CPU (16 cores) and Casper (16 SPUs). Table 5 shows the number of execution cycles for all evaluated stencils and datasets on the baseline CPU (16 cores), the baseline GPU, and Casper (16 SPUs). Table 6 shows the energy consumption for all evaluated stencils and datasets on the baseline CPU (16 cores) and Casper (16 SPUs).

Table 4: Dynamic Instruction Count for the Baseline CPU (16 cores) and Casper (16 SPUs)

| Stencil     | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM |
|-------------|-----|-----|------|-----|-----|------|-----|-----|------|-----|-----|------|-----|-----|------|
| Jacobi 1D   |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| CPU (16 cores) | 165840 | 131287 | 528401 | 29477 | 236192 | 9440116 | 1504250 | 1359260 | 6932916 | 384350 | 3370158 | 4135498 | 738763 | 6083864 | 24390280 |
| Casper (16 SPUs) | 3106 | 23038 | 3034882 | 26470 | 211402 | 3422962 | 5482 | 186718 | 12649144 | 58550 | 370568 | 4135498 | 20602 | 198730 | 21426798 |
| 7-point 1D  |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| Jacobi 2D   |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| Blur 2D     |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| 33-point 3D |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |

Table 5: Execution Cycles for the Baseline CPU (16 cores), the Baseline GPU, and Casper (16 SPUs)

| Stencil     | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM |
|-------------|-----|-----|------|-----|-----|------|-----|-----|------|-----|-----|------|-----|-----|------|
| Jacobi 1D   |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| CPU (16 cores) | 13333 | 93231 | 5533441 | 44762 | 123128 | 3713246 | 20435 | 170532 | 8720141 | 59428 | 742354 | 2272493 | 39029 | 296436 | 756358 |
| GPU         |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| 7-point 1D  |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| Jacobi 2D   |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| Blur 2D     |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| 33-point 3D |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |

Table 6: Energy Consumption (J) for the Baseline CPU (16 cores) and Casper (16 SPUs)

| Stencil     | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM | L2  | LLC | DRAM |
|-------------|-----|-----|------|-----|-----|------|-----|-----|------|-----|-----|------|-----|-----|------|
| Jacobi 1D   |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| CPU (16 cores) | 0.00012 | 0.00113 | 0.285121 | 0.000144 | 0.00185 | 0.285251 | 0.000256 | 0.002 | 0.348945 | 0.0009 | 0.0035 | 0.6460971 | 0.000386 | 0.003564 | 0.469465 |
| Casper (16 SPUs) | 0.000468 | 0.00341 | 0.311432 | 0.000629 | 0.00409 | 0.59088 | 0.00073 | 0.00535 | 0.889648 | 0.0113 | 0.0118 | 1.1465244 | 0.010737 | 0.014402 | 1.4752551 |
| 7-point 1D  |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| Jacobi 2D   |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| Blur 2D     |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |
| 33-point 3D |     |     |      |     |     |      |     |     |      |     |     |      |     |     |      |