Performance of the Vipera framework for DSLs on micro-core architectures

Maurice Jamieson and Nick Brown

EPCC, The University of Edinburgh
Edinburgh, UK
maurice.jamieson@ed.ac.uk
https://www.epcc.ed.ac.uk

Abstract. Vipera provides a compiler and runtime framework for implementing dynamic Domain-Specific Languages on micro-core architectures. The performance and code size of the generated code is critical on these architectures. In this paper we present the results of our investigations into the efficiency of Vipera in terms of code performance and size.

Keywords: Domain-specific languages · Python · native code generation · RISC-V · micro-core architectures

1 Introduction

In order to reduce the power consumption of new High-Performance Computing (HPC) machines, the use of hybrid HPC architectures with graphics processing units (GPUs) as accelerators has increased, such as the 4:1 ratio of GPUs to central processing units (CPUs) per node of the new OLCF Frontier exascale supercomputer[1]. Other novel architectures for HPC have been introduced, including innovative micro-core processor architectures that consist of many, low energy cores combined with small amounts of memory on a single chip, such as the 256 core Kalray MPPA, the 256 core Sunway SW26010, the 1024 Adapteva Epiphany-V and the 2048 core PEZY-SC2. These micro-core architectures have the promise of overcoming the power wall due to the high energy efficiency of their designs, for example, the class-leading 70 GFLOPS per Watt of the 64-core Adapteva Epiphany-IV [3]. Whilst these architectures provide the high energy efficiency and low overall power consumption levels, micro-cores are notoriously difficult to program and take advantage of; each technology is different with its own idiosyncrasies, such as the topology of the Network-on-Chip (NOC), and they each present a different low-level interface to the programmer. Although manufacturers have made great progress in developing the hardware, parallel programming and compilation techniques have not evolved

1Although the term manycore is commonly used, we define micro-cores as many-cores with extremely small amounts of on-chip, scratchpad RAM (circa 32 - 64KB) without hardware cache support.
quickly enough to exploit this effectively\textsuperscript{[23]}. Fundamentally, writing parallel, scalable code is difficult and requires the programmer to consider multiple levels of parallelism to get good performance\textsuperscript{[25]}. However, to date, these technologies have tended to result in significant performance overheads, required the programmer to ensure their code fits within the limited on-chip memory, provided limited choices around data location and size, and provided little, if any, portability across architectures. As evidenced by ePython\textsuperscript{[12]}, a Python interpreter for the Epiphany-III, dynamic programming languages can significantly reduce the programming effort required to overcome these complexities in comparison to the provided, low-level C software development kits (SDKs)\textsuperscript{[22]}.

In this paper we present the investigations into the efficiency of our Vipera framework for dynamic programming languages, in terms of code performance and size, relative to handwritten (native) C, on a variety of micro-core and traditional CPU architectures.

2 Background and related work

Whilst Python is currently the most popular programming language\textsuperscript{[2]}, its use of an interpreter results in performance significantly slower than statically compiled languages, such as C and Fortran. This has driven the need to overcome the performance overhead of the interpreter and the restrictions imposed by the global interpreter lock (GIL). This has resulted in technologies to increase the performance of existing Python codes through the compilation to native code, including Cython\textsuperscript{[11]}, MicroPython\textsuperscript{[9]}, Numba\textsuperscript{[24]}, Copperhead\textsuperscript{[14]}, Parakeet\textsuperscript{[26]}, ALPyNA\textsuperscript{[19]} and PyCUDA\textsuperscript{[4]}. The high-level approach of Numba, Copperhead and Parakeet is similar, whereby they define an embedded domain specific language (eDSL) and utilise Python function decorators (directives) to annotate the code to be compiled to native code or offloaded to GPUs. ALPyNA adopts a different technique to generating GPU code than the eDSL and function decorator approach. Rather than requiring the programmer to select and annotate the Python functions that will be generated as GPU kernels, ALPyNA analyses loop data dependencies and performs automatic loop parallelisation to generate CUDA kernels for GPUs. However, unlike Numba, Copperhead, Parakeet and ALPyNA, PyCUDA does not abstract the generation of GPU code but instead embeds CUDA C code directly within the Python source code. MicroPython performs the compilation of bytecode to native code on the device\textsuperscript{[8]} similar to JIT except that the bytecode is not profiled as is common for JIT compilers, rather the bytecode is just lowered to native code. An alternative approach was taken for Vipera, similar to that employed by the Pallene / Titan compiler\textsuperscript{[17]} for Lua\textsuperscript{[18]}. Here, the source language compiler, running on the host, emits C source code that is then compiled to generate native binary executables.

2.1 Vipera dynamic language framework

The Vipera\textsuperscript{[13]} framework was created to support the development of dynamic languages on micro-core architectures. The framework consists of a layered ar-
architecture with components running on the host and micro-core devices. Vipera manages the compilation of code, the transfer and launch of kernels on the micro-core devices, and the transfer of data. vPython is a development of ePython, a subset of the Python programming language specifically designed for micro-core architectures. Vipera provides two implementations of this; the first compiles down to bytecode that executes on a tiny virtual machine (c. 24KB on the Adapteva Epiphany-III[12]) running on the device and the second generates Olympus abstract machine code that is compiled to provide device native code. In this paper we will focus on the Olympus abstract machine version of vPython.

vPython can either be run standalone on the device or as a Domain-Specific Language (DSL) within Python running on the host, offloading kernels for execution to the device. More information on the parallel programming, offloading and dynamic code loading capabilities of the language can be found in [22] and [21].

3 Benchmarking

3.1 CPU selection

In order to support the assessment of the Vipera vPython compiler and Olympus abstract machine, a number of different platforms and processors were selected, including the Adapteva Epiphany-III, Xilinx MicroBlaze and PicoRV32 RISC-V micro-cores and the AMD64 (x64), ARM Cortex-A9 (ARM32), MIPS32, SPARCv9 and U740 RISC-V (RISCV64) traditional CPUs. As processor ISAs can have a significant impact on both the compiled kernel performance and binary size, the CPUs were selected to test the impact of the Olympus abstract machine design and to test the portability of Olympus between 32 bit and 64 bit processors with varying alignment constraints and byte ordering.

For the selected benchmarks, LINPACK[15] and the Sieve of Eratosthenes[16], the source vPython codes were compiled to Olympus abstract machine C source code and wrapped by Eithne[20] API calls for execution on a single core of the CPUs.

3.2 LINPACK performance

Figure 1 shows the single-core performance results for LINPACK\(^2\) on the target processor architectures, compiled using the -Os and -O3 compiler optimisation levels. Whilst the results vary widely across the architectures, the performance difference between the Olympus and native C kernels is very small. However, the Olympus LINPACK kernel compiled at -Os is 1.7 times faster than native C on the Epiphany-III and is marginally faster (1.5%) on the ARM32. Although the performance advantage of Olympus kernels on the ARM32 is reversed at -O3, where native C is 4.6% faster, the advantage is actually slightly increased due to the extremely small memory available on the micro-core devices, the problem size n was 50 and for traditional CPUs n = 1000.

\(^2\)Due to the extremely small memory available on the micro-core devices, the problem size n was 50 and for traditional CPUs n = 1000.
at \(-\text{O3}\) on the Epiphany-III to 1.8 times faster than native C. On the other architectures, native C is between about 1.2% on the MicroBlaze and 42% on the SPARC faster than Olympus at \(-\text{O3s}\) and between about 7.2% on the MIPS32 and 24% on the AMD64 faster at \(-\text{O3}\).

Analysing the performance advantage of Olympus kernels over native C on the Epiphany-III and at \(-\text{O3s}\) on the ARM32 requires knowledge of the peculiarities of the Epiphany-III and looking at the assembly language generated by the C compiler. In the case of the Epiphany-III, there are four modes for the floating point unit (FPU) that can be specified at compile time\cite{6}. The default FPU mode is caller, which results\cite{3} in native C kernels being 1.7 times faster than Olympus. The truncate FPU mode does not provide a significant improvement (2.1%) of native C kernels over Olympus. The round-nearest mode provides a 2.1 times performance improvement of native C over the Olympus abstract machine. The int FPU mode, executing integer operations as well as floating point operations in the FPU, delivers a 1.66 and 1.83 times performance advantage of Olympus kernels over native C at for \(-\text{O3s}\) and for \(-\text{O3}\), respectively. This result is surprising but considering that the Epiphany-III is a superscalar design that can execute two floating point operations and one integer instruction per clock cycle\cite{10}, it is possible to surmise that the Olympus mnemonics can take advantage of the additional two integer operations per clock cycle afforded by the int FPU mode and prevent the pipeline from stalling.

The minor performance advantage of Olympus over native C on the ARM at the \(-\text{O3s}\) compiler optimisation level can be explained by the additional 21 APSR.nzcv opcodes in the native C kernel. This opcode transfers the floating-
point status flags are transferred the ARM application program status register (APSR) and, as [7] state:

These instructions stall the ARM until all current NEON or VFP operations complete.

It is also interesting to determine from the disassembly listing of the ARM Olympus kernel that the ARM NEON vector / SIMD instructions (e.g. VLDR, VLMUL and VSTR) are being issued by the C compiler for the Olympus mnemonics, thereby taking advantage of this parallel processing capability of the ARM processor for the LINPACK benchmark.

### 3.3 LINPACK code size

Figure 2 illustrates that the C kernels are significantly smaller than the Olympus kernels on all platforms, at GCC optimisation levels -Os and -O3, for the LINPACK benchmark. The difference in kernel size ranges from around 1.5 times bigger than native C on the Epiphany-III to 2.6 times bigger on the MIPS32, using -O3. Interestingly, the difference ranges from around 2 times bigger than native C on the Epiphany-III to around 3 times bigger on the MIPS32 and AMD64. This suggests that the Olympus mnemonics generate wordy C code, whereby a significantly larger number of underlying operations (machine opcodes) are generated by the C compiler in comparison to the equivalent native C operation. However, it should be noted that the Olympus kernels include a full compacting heap manager and other runtime functions required to support the dynamic features of ePython that are absent from the static native C LINPACK kernel.

![Fig. 2. LINPACK benchmark native C and Olympus kernel size](image-url)
The figures for the MicroBlaze reflect the use of the floating-point emulation option for the LINPACK benchmark. Unsurprisingly, the code size difference is greater on the MicroBlaze in comparison to the Epiphany-III, at between 2 and 2.6 times larger (for both compiler optimisation levels), due to the increased number of operations generated by the Olympus mnemonics over native C, which is amplified by the floating-point emulation code required for the MicroBlaze LINPACK benchmark. There is up to a 20% advantage, on the Epiphany-III, in terms of code size in selecting -Os over -O3. However, for the SPARCv9 the advantage is minimal (0.048%) and is actually detrimental on the ARM32 (-1.67%). Overall, there is an average increase in code size of 7.5% selecting -O3 over -Os, which needs to be considered relative to any performance advantage gained by selecting the higher compiler optimisation level. For a micro-core architecture, such as the Epiphany-III, the code size saving of 20% (approximately 1.8KB) could be significant. Therefore, it is important to understand any performance differences between the two compiler optimisation levels.

### 3.4 Sieve of Eratosthenes performance

The LINPACK benchmark tests the floating point performance of the Olympus abstract machine. Therefore, the Sieve of Eratosthenes (Sieve) benchmark was selected to determine the size efficiency and integer performance of Olympus relative to handwritten (native) C. Figure 3 shows that, across compiler optimisation levels -Os and -O3, the Sieve benchmark displays a wider performance gap between the Olympus and native C kernels than was observed for the LINPACK benchmark, discussed in Section 3.2. The Olympus Sieve kernel performance ranges from approximately 1.4 times slower than native C on the Epiphany-III to over 5.5 times slower on the RISCV64. For all CPUs apart from the AMD64, the difference between Olympus and native C kernel performance is smaller at compiler optimisation level -O3 than at -Os. On the RISCV64, the native C Sieve kernel is 5.5 times faster than the Olympus kernel at -Os but is only 4 times faster at -O3.

Whilst the kernel performance difference between the -Os and -O3 GCC optimisation levels is greatest for the RISCV64, all of the RISC CPU Olympus kernels close the performance gap with the native C kernels at -O3. In comparison, the CISC AMD64 native C kernels are 1.7 times faster than Olympus at -Os and 2 times faster at -O3. This suggests that GCC is able to leverage the additional registers available on the RISCV64 over those available on the AMD64 to optimise the Olympus abstract machine code at -O3 optimisation level. However, the results for the Epiphany-III, MIPS32 and SPARCv9 suggest that the additional registers available on the Epiphany-III do not provide an advantage over the 32 available on the the MIPS32 and SPARCv9.

---

4Due to the limited memory on the micro-core devices, the flag array size was reduced ($SIZE = 4095$) on the Epiphany-III, MicroBlaze and PicoRV32 micro-cores, on the other CPUs, per the original benchmark, $SIZE = 8190$.

5Both bounds of the range at compiler optimisation level -O3.
On the PicoRV32, the Olympus -O3 kernel froze and did not return a value to the host, even though the kernel successfully executed when compiled at optimisation level -Os. As the LINPACK PicoRV32 kernels also failed to execute correctly at -O3, it is likely that the version of the RISC-V compiler used (riscv32-unknown-elf-gcc 8.2.0) is generating code that is invalid for the PicoRV32 at this level of optimisation.

3.5 Sieve of Eratosthenes code size

Figure 4 shows the size of the Sieve kernels compiled with -Os and -O3 compiler optimisation levels for all CPUs. Whilst the Olympus kernel sizes are between near parity\(^6\) and 1.9 times\(^7\) that of the native C kernels for the other CPUs, the difference for the PicoRV32 is striking, with the Olympus kernel size around 5 times larger for both -Os and -O3. The Olympus kernel binary size for the PicoRV32 is explained by the fact that the GCC compiler allocates space in the kernel ELF file for the statically allocated C array used for the heap in the Olympus abstract machine. This is best illustrated by the size of the .bss segment reported by the GNU size utility for the Olympus Sieve kernel on the Epiphany-III, as shown in Listing 1.1, where the Olympus abstract machine heap is 24KB, and the 8MB default heap size of the RISCV64 desktop (threaded) kernel, as shown in Listing 1.2.

---

6 MicroBlaze GCC optimisation level -Os.
7 Epiphany-III GCC optimisation level -O3.
Fig. 4. Sieve benchmark native C and Olympus kernel size

| text | data | bss | dec | hex | filename             |
|------|------|-----|-----|-----|----------------------|
| 4666 | 1208 | 25336 | 31210 | 79ea | e_task_elf          |

Listing 1.1. Output of GNU size for Epiphany-III Olympus Sieve kernel

| text | data | bss | dec | hex | filename             |
|------|------|-----|-----|-----|----------------------|
| 9185 | 928  | 8001440 | 8011553 | 7a3f21 | threaded_sieve_elf |

Listing 1.2. Output of GNU size for RISCV64 Olympus Sieve kernel

| text | data | bss | dec | hex | filename             |
|------|------|-----|-----|-----|----------------------|
| 54668 | 0    | 0   | 54668 | d58c | rv_task_elf          |

Listing 1.3. Output of GNU size for PicoRV32 Olympus Sieve kernel

In contrast, for the PicoRV32, as shown in Listing 1.3 there is is only a single .text segment, containing the executable code, static values, strings and the Olympus heap array. This is due to the custom GNU linker file that is required to set up the memory map on the bare-metal PicoRV32 micro-core. The Epiphany-III and MicroBlaze micro-cores require similar custom linker files. However, the PicoRV32 file is unique in that the KEEP command is used to prevent the linker from performing dead code removal on the .text segment, which is vital to ensure that the PicoRV32 register initialisation is performed. As the register initialisation subroutine is not referenced in the C source code, it would be removed by the GCC linker when the kernel binary is created, if the KEEP command was not used. As all functions are placed in the .text segment
and no dead code removal is performed, all unused library functions will also be kept in the final binary, unlike the binaries for other CPUs. Although this is an issue for PicoRV32 binaries, it impacts both Olympus and native C kernels. Therefore, a more detailed discussion of possible mitigations for this issue will not be provided, except to highlight the benefits of the Olympus dynamic code loading mechanism discussed in [21].

3.6 Optimising loops

Whilst the performance of the Olympus abstract machine closes the gap with native C, the question remained as to whether the Olympus code generator could leverage the constrained vPython for loop to increase performance. Although it is considered unpythonic to use range to provide an index variable to iterate through the elements of a list [5], as shown in lines 2 and 3 of Listing 1.4 rather than accessing an iterator directly as shown in lines 5 and 6, the iterator is immutable and the list element is cannot be updated, whereas the unpythonic approach allows the list element to be updated.

```
arr = [ "a", "b", "c"]
for i in range(0, len(arr)):
    arr[i] = "x"
for i in arr:
    i = "y"
```

Listing 1.4. Unpythonic and Pythonic list access

Although a while loop with a manual index variable is often used in this case, the unpythonic for loop approach provides a performance benefit in vPython. As the iterator is managed by the Olympus abstract machine and not the programmer, the vPython for loop can leverage a native C local loop index variable, for example $\text{iter}_i$ in Listing 1.5. This C variable not only controls the loop iteration but also is used to update the vPython list element, as shown in line 2 of Listing 1.5. In contrast, the while loop requires a lookup of the index variable in the Olympus environment for both loop control and list element updates, as shown in lines 5, 6 and 7 of Listing 1.5.

```
FOR($\text{iter}\_i$, 0, LDI(ADDRL(2)), 1)
STAI(ADDRL(4), $\text{iter}\_i$, TRUE);
END

WHILE((LDI(ADDRL(10))<LDI(ADDRL(2))))
STAI(ADDRL(4), LDI(ADDRL(10)), TRUE);
STI(ADDRL(10), (LDI(ADDRL(10))+1));
END
```

Listing 1.5. Example Olympus abstract machine code for vPython loop constructs
Two vPython variants\(^8\) of the Sieve benchmark were used to determine the performance benefits of the for loop over the while loop alternative. These were compiled at GCC optimisation levels -Os and -O3, and run on the RISCV64. A native C version of the Byte Sieve benchmark was also compiled at both optimisation levels and run for comparison with the vPython variants. As detailed in Table 1, the for loop variant of the vPython Byte Sieve benchmark is approximately 3 times faster at both -Os and -O3 GCC optimisation levels than the while loop variant. Furthermore, the for loop variant closes the performance gap with native C to around 1.5 times slower from approximately 5 times slower for the while loop variant (both at GGC optimisation level -Os).

| Code variant | GCC -Os   | GCC -O3   |
|--------------|-----------|-----------|
| vPython while | 7.22      | 5.55      |
| vPython for   | 2.33      | 1.92      |
| Native C     | 1.33      | 1.20      |

The new version of the Olympus abstract machine for Vipera that separates the object addressing from operation within the mnemonics, not only enables direct access to native C variables, as shown in Listing 1.5, to increase performance but also simplifies the implementation of object references within the abstract machine, enabling the integration of Olympus applications with C frameworks, such as the Eithne benchmarking framework\(^{20}\) and MPI (Message Passing Interface).

4 Conclusion

Whilst the vPython virtual machine provided a productive environment to deploy parallel codes written in a dynamic language to micro-core architectures, the performance overhead of the interpreter limited its use for real-world codes. However, the Olympus abstract machine approach resulted in kernel performance that was comparable to or, in some cases could exceed, native C kernels, as confirmed for the LINPACK benchmark in Section 3.2 and, at a worst-case, was around five times slower than native C for the Sieve of Eratosthenes benchmark (Section 3.4). Crucially, as shown in Section 3.6 this gap can be lowered to just over 1.5 times slower by leveraging the for loop’s native C iterator. Furthermore, a single Python code is portable across these architectures, which is not the case for the standard C codes.

Vipera has also addressed the portability of user codes and underlying runtime support. All of the benchmarks run unmodified across all the supported platforms and the Olympus abstract machine builds from a single codebase,\(^8\) Standalone versions, not run within the Eithne framework per Section 3.4.
which results in significant programmer productivity gains. All device-specific
code is managed within the mnemonics and runtime support functions, with the
generated Olympus abstract machine code remaining the same across all plat-
forms. Furthermore, the vPython virtual machine was also shown to be portable
to a number of micro-core architectures with the minimum of effort.

Further work includes exploring automatic memory management for data
and code, optimisation of the Olympus abstract machine, automatic dynamic
function selection for the dynamic loading support discussed in [21], additional
data types (byte arrays) to minimise the memory footprint of data and additional
device support (GPUs and FPGAs) using OpenCL C and Xilinx HLS C.

Whilst this paper has focused on the assessment of the Olympus code gener-
ation model using vPython, we also believe that Vipera has a wider applicability
to other dynamic programming languages targeting micro-core architectures.

References

1. Frontier to meet 20mw exascale power target set by DARPA in 2008, 
https://www.hpcwire.com/2021/07/14/
frontier-to-meet-20mw-exascale-power-target-set-by-darpa-in-2008/
2. index | TIOBE - the software quality company, https://www.tiobe.com/
tiobe-index/
3. June 2021 | TOP500, https://www.top500.org/lists/green500/2021/06/
4. pycuda 2021.1 documentation, https://documen.tician.de/pycuda/
5. Using an unpythonic loop — Python Anti-Patterns documentation, 
https://docs.quantifiedcode.com/python-anti-patterns/readability/
using_an_unpythonic_loop.html
6. Epiphany SDK (ESDK) (2013), https://www.adapteva.com/epiphany\protect\discretionary{\char\textasciitilde}{}{}sdk/
7. NEON programmer’s guide (2013), https://developer.arm.com/documentation/ 
den0018/latest
8. Update 4: The 3 different code emitters - micro Python: Python for 
microcontrollers (2013), https://www.kickstarter.com/projects/214379695/
micro-python-python-for-microcontrollers/posts/664832
9. MicroPython - Python for microcontrollers (2018), http://micropython.org/
10. Adapteva: E16g301 epiphany 16-core microprocessor http://www.adapteva.com/
docs/e16g301_datasheet.pdf (2013), accessed: 2018-07-25
11. Behnel, S., Bradshaw, R., Citro, C., Dalcin, L., Seljebotn, D.S., Smith, K.: Cython: 
The Best of Both Worlds. Computing in Science & Engineering \textbf{13}(2), 31–39
(Mar 2011), https://doi.org/10.1109/MCSE.2010.118 http://ieeexplore.ieee. 
org/document/5582062/
12. Brown, N.: ePython: An Implementation of Python for the Many-Core 
Epiphany Co-processor. In: 2016 6th Workshop on Python for High-
Performance and Scientific Computing (PyHPC). pp. 59–66 (Nov 2016). 
https://doi.org/10.1109/PyHPC.2016.012
13. Brown, N., Jamieson, M.: Vipera, https://www.vipera.dev/
14. Catanzaro, B., Garland, M., Keutzer, K.: Copperhead: compiling an embedded 
data parallel language \textbf{46}(8), 47–56. https://doi.org/10.1145/2038037.1941562
https://doi.org/10.1145/2038037.1941562
15. Dongarra, J.J., Luszczek, P., Petitet, A.: The LINPACK Benchmark: past, present and future. Concurrency and Computation: Practice and Experience 15(9), 803–820 (Aug 2003). https://doi.org/10.1002/cpe.728 http://doi.wiley.com/10.1002/cpe.728
16. Gilbreath, J.: A high-level language benchmark. In: BYTE Magazine Volume 06 Number 09 - Artificial Intelligence, pp. 180–198. https://archive.org/details/byte-magazine-1981-09/page/n181/mode/2up
17. Gualandi, H.M., Ierusalimschy, R.: Pallene: a statically typed companion language for lua. In: Proceedings of the XXII Brazilian Symposium on Programming Languages - SBLP ’18. pp. 19–26. ACM Press. https://doi.org/10.1145/3264637.3264640 http://dl.acm.org/citation.cfm?doid=3264637.3264640
18. Ierusalimschy, R., de Figueiredo, L.H., Celes, W.: The implementation of lua 5.0 p. 18. https://www.lua.org/doc/jucs05.pdf
19. Jacob, D., Trinder, P., Singer, J.: Python programmers have GPUs too: automatic python loop parallelization with staged dependence analysis. In: Proceedings of the 15th ACM SIGPLAN International Symposium on Dynamic Languages. pp. 42–54. DLS 2019, Association for Computing Machinery. https://doi.org/10.1145/3359619.3359743 https://doi.org/10.1145/3359619.3359743
20. Jamieson, M.: Eithne micro-core benchmarking framework, https://gitlab.com/mjamieson/eithne
21. Jamieson, M., Brown, N.: Compact native code generation for dynamic languages on micro-core architectures. In: Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction. pp. 131–140. CC 2021, Association for Computing Machinery (2021). https://doi.org/10.1145/3446804.3446853
22. Jamieson, M., Brown, N., Liu, S.: Having your cake and eating it: Exploiting Python for programmer productivity and performance on micro-core architectures using ePython. In: Proceedings of the 19th Python in Science Conference : SciPy 2020. pp. 97–105 (2020). https://doi.org/10.25080/Majora-3424178e-000 https://www.research.ed.ac.uk/en/publications/having-your-cake-and-eating-it-exploiting-python-for-programmer-p
23. Kudlur, M., Malik, S.: Orchestrating the execution of stream programs on multicore platforms. In: Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation. pp. 114–124. PLDI ’08, ACM. https://doi.org/10.1145/1375581.1375596 http://doi.acm.org/10.1145/1375581.1375596
24. Lam, S.K., Pitrou, A., Seibert, S.: Numba: A llvm-based python jit compiler. In: Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC, pp. 1–6 (2015)
25. Lyberis, S., Pratikakis, P., Nikolopoulos, D.S., Schulz, M., Gamblin, T., de Supinski, B.R.: The myrmics memory allocator: Hierarchical, message-passing allocation for global address spaces. In: Proceedings of the 2012 International Symposium on Memory Management. pp. 15–24. ISMM ’12, ACM (2012). https://doi.org/10.1145/2258996.2259001 http://doi.acm.org/10.1145/2258996.2259001
26. Rubinstein, A., Hielscher, E., Weinman, N., Shasha, D.: Parakeet: a just-in-time parallel accelerator for python. In: Proceedings of the 4th USENIX conference on Hot Topics in Parallelism. p. 14. HotPar’12, USENIX Association