Stopping Resistance Drift in Phase Change Memory Cells and Analysis of Charge Transport in Stable Amorphous Ge$_2$Sb$_2$Te$_5$

Md Tashfiq Bin Kashem*, Raihan Sayeed Khan*, ABM Hasan Talukder, Faruk Dirisaglik and Ali Gokirmak

Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT 06269, USA. *Equal contribution. Email: ali.gokirmak@uconn.edu

Abstract—We stabilize resistance of melt-quenched amorphous Ge$_2$Sb$_2$Te$_5$ (a-GST) phase change memory (PCM) line cells by substantially accelerating resistance drift and bringing it to a stop within a few minutes with application of high electric field stresses. The acceleration of drift is clearly observable at electric fields $> 26$ MV/m at all temperatures ($85$ K – $300$ K) and is independent of the current forced through the device, which is a strong function of temperature. The low-field ($< 21$ MV/m) I-V characteristics of the stabilized cells measured in $85$ K – $300$ K range fit well to a 2D thermally-activated hopping transport model, yielding hopping distances in the direction of the field and activation energies ranging from 2 nm and 0.2 eV at $85$ K to 6 nm and 0.4 eV at 300 K. Hopping transport appears to be better aligned with the field direction at higher temperatures. The high-field current response to voltage is significantly stronger and displays a distinctly different characteristic: the differential resistances at different temperatures extrapolate to a single point $(8.9 \times 10^8 \text{ ohm.cm})$, comparable to the resistivity of copper at $60$ K, at $65.6 \pm 0.4$ MV/m. The physical mechanisms that give rise to the substantial increase in current in the high-field regime also accelerate resistance drift. We constructed field and temperature dependent conduction models based on the experimental results and integrated it with our electro-thermal finite element device simulation framework to analyze reset, set and read operations of PCM devices.

I. INTRODUCTION

Spontaneous increase of resistance with time in amorphous phase of phase change materials, known as resistance drift, can cause erroneous inter-mixing of intermediate states in multi-level cells and thus act as a bottleneck for denser storage in PCM [1], [2]. A significant effort has been devoted so far to identify the cause of drift and minimize it [3]–[8], however a comprehensive solution has not been produced yet. There is also a number of different transport mechanisms proposed for amorphous phase change materials [9]–[13]. In this work, (i) we experimentally demonstrate substantial acceleration of resistance drift and stabilization of device resistance in melt-quenched a-GST line-cells with application of high-field stresses ($> 26$ MV/m) in $85$ K to $200$ K range, (ii) characterize field and temperature dependent current conduction in stabilized devices, (iii) construct a 2D temperature dependent hopping transport model for low-field regime and extract the hopping distances, hopping angles and activation energies associated with percolation transport and (iv) construct an empirical model for electronic conductivity in the high-field regime. We integrate the resulting electric field and temperature dependent electrical conductivity for stable a-GST with our finite element simulation framework to model reset, set and read operations of PCM devices.

II. DEVICE FABRICATION AND CHARACTERIZATION

GST line cells used for this study are fabricated by cosputtering from elemental targets on thermally grown SiO$_2$ atop Si substrates with tungsten back contacts, patterned using photo-lithography and reactive ion etching, and capped by Si$_3$N$_4$, as described in [14] (Fig. 1a). The dimensions of the cells are: length ($l$) $\times$ width ($w$) $\times$ thickness ($t$) $= \sim 600-700$ nm $\times \sim 70-150$ nm $\times \sim 50\pm5$ nm. The cells are first crystallized to the hexagonal close packed (hcp) phase by annealing at 675 K and then amorphized using a single 100 ns pulse with 50 ns rise and fall times (Fig. 1b,c) in 85 K to 300 K temperature range in a Janis ST-500-UHT cryogenic probe station under vacuum ($\sim 0.01$ mTorr). Pulse width and rise/fall times are chosen to minimize reflections and parasitic contributions in the measurement setup while ensuring amorphization of the cells without substantial distortion of the waveforms. After the amorphizing reset pulse, five DC I-V sweeps are performed at each temperature using an Agilent 4156C parameter analyzer (0 V to 25 V and back to 0 V in 0.1 V steps) with current compliance set to 50 nA. The width of the devices in the analysis and the construction of the models is $\sim 152$ nm.
We observe a stronger response to thermionic emission over a barrier with an activation energy ($E_a$), where the symmetry between the forward transmission and light at 200K. The yellow and grey circles indicate the LED being on and off during that time period. Inset shows the histograms before and after the application of high voltage stress from 0 s to 200 ns time period under dark condition and in 600 ns to 800 ns time interval under light. The device dimensions are: $l \sim 690$ nm and $w \sim 146$ nm.

III. STOPPAGE OF RESISTANCE DRIFT

The first I-V sweeps after reset show a clear hysteresis behavior with larger hysteraxis windows at lower temperatures (Fig. 2). The subsequent sweeps for $T < 200K$ display significantly smaller hysteraxis windows and devices stabilize within 3 sweeps (Fig. 3). We observe a stronger response to electric field above $-21\text{ MV/m}$, transitioning from a low-field response to a high-field response, and substantial acceleration in resistance drift at $-26\text{ MV/m}$. Devices reach their final resistance value within minutes with high electric-field stress, which normally takes place in months without stress (Fig. 4). As the current compliance is small ($50\text{ nA}$), self-heating and thermally induced structural relaxation are not expected in the devices as a whole. However, filamentary conduction is expected and higher temperatures may be reached along these filaments. The stress induces changes on the percolation paths, device resistance increases and fluctuations in current decrease (Fig. 5). These changes may be due to relaxation of the charges left in the traps within a-GST as devices quench [4] or annihilation of unstable trap sites that assist percolation transport. The first being only due to charge relaxation and the second being due to movement of unstable atoms in the structure. Both of these processes would lead to substantial distortion of the potential profiles and change the trapped-charge emission rates.

IV. MODELING CHARGE TRANSPORT IN STABLE AMORPHOUS GST

A. Low field transport

We observe two distinct exponential responses in the I-V characteristics of the stable cells in the low-field and high-field regimes (Fig. 7). Low-field response can be modeled as thermionic emission over a barrier with an activation energy ($E_a$), where the symmetry between the forward transmission

![Image](image-url)
and reverse transmission is broken by the external field; the barrier seen by the trapped carriers (E_{peak}) is modulated by the external field (Fig. 6). The changes in the potential energy of the barrier peak (∆E_{peak}), the source-trap (∆E_{source}) and the destination-trap (∆E_{destination}) as a function of the external bias (V) depend on the profile of the barrier (Fig. 6b,c), the amorphized length (L) and trap-to-trap distance (d_{trap}), and can be expressed using geometric relationships assuming a uniform field profile throughout the device in 1D:

\[ I_{\text{Forward}} = I_{f} e^{-\frac{E_{a} - (\Delta E_{peak} - \Delta E_{source})}{k_{B}T}} \]

\[ I_{\text{Reverse}} = I_{f} e^{-\frac{E_{a} - (\Delta E_{peak} - \Delta E_{destination})}{k_{B}T}} \]

\[ \Delta E_{destination} - \Delta E_{source} = qV \frac{d_{trap}}{L} \]

\[ \Delta E_{peak} - \Delta E_{source} = qV \frac{d_{peak}}{L} = qV \frac{bd_{trap}}{L} \]

\[ \Delta E_{destination} - \Delta E_{peak} = qV \frac{d_{trap} - d_{peak}}{L} = qV \frac{(1 - b)d_{trap}}{L} \]

where \( k_{B} \) is the Boltzmann constant, \( q \) is the elementary charge, \( d_{peak} \) is the location of the barrier peak measured from the source-trap and \( b = d_{peak}/d_{trap} \) is the relative position of the peak: \( b = 0 \) represents a barrier peak at the source-trap (Fig. 6b) and \( b = 1 \) represents a barrier peak at the destination-trap. The net current can be expressed as a combination of forward and reverse thermionic emission over a biased barrier:

\[ I_{\text{Low field}} = I_{f} e^{-\frac{E_{a} + qVd_{peak}}{k_{B}T}} - I_{f} e^{-\frac{E_{a} - qV(1-b)d_{trap}}{k_{B}T}} \]

Defining \( \omega = qd_{trap}/k_{B}TL \) and assuming that the carrier concentration available for forward and reverse transmission are equal at the rate limiting trap-sites (\( I_{f} = I_{r} = I_{0} \)), and \( b \) is insensitive to the applied bias, the low-field current expression can be simpliﬁed as:

\[ I_{\text{Low field}} = I_{m} e^{-\frac{E_{a}}{k_{B}T}} \left( e^{b(V)V} - e^{-(1-b)V} \right) \]

\[ I_{\text{Low field}} (V, T) = I_{0}(T) \left[ e^{b(T)V} - e^{-(1-b(T))V} \right] \]

Fitting the experimental data to (8) in the whole temperature range, in the 0-10V voltage range (Fig. 7), we obtain \( b \), the pre-factor \( (I_{0}) \), \( d_{trap} \), and \( d_{peak} \) as a function of temperature (Fig. 8a-c). With the extrapolations made for the higher temperatures,
Fig. 8 Temperature dependence of low field transport parameters. Fit parameters: (a) b(T) (●), and (b) I_0 (T) (●) obtained from the fits to I-V data of the stable a-GST in the low field region (0V-10V). The red line (—) in (a) shows saturating exponential fit to the symbols and power law fit to the data in (b). (c) Calculated energy barrier peak location in reference to the source-trap (d_peak) and calculated trap-to-trap distance (d_trap) as a function of temperature, calculated d_trap values by Ielmini et al. [8]. (d) Low-field conductivity (I/V) at 3V after stress (●) calculated from the experimental I-V data, modelled using b(T) and I_0(T) (—), predicted metastable (●) and 1 year drifted (●) conductivity based on slow measurements before stress, conductivity measured from: metastable wire [14] (●) and corresponding fit [16] (—), thin-film continuous R-T sweep (—), Seebeck coefficient-T measurements [17] (●) and melt [18] (●), melt (●) calculated from the amorphization pulse I-V shown in Fig. 1c. (e) Carrier activation energy after high-field stress calculated using (10) (● and —), metastable values [16] (● and —), values from the literature [7], [10], [15], and 3kT/2 line indicating the average kinetic energy of the particle (—).

we can predict the conductivity (σ) and carrier activation energies (E_a) (Fig. 8d,e) at higher temperatures. We observe b(300 K) = d_peak/d_trap ≈ 0.54 (i.e. barrier peak is close to the center point between the traps). This is inline with the report by Ielmini et al. [15] for their 1D hopping transport model developed to analyze the results at and above room temperature. In their model, the barrier is assumed to be in the middle and the barrier height is modulated by half of the voltage difference between the trap sites (Fig. 6c). We also note that our d_trap (300 K) ≈ 6nm (Fig. 8c) is close to the room temperature inter-trap distance reported in another work of Ielmini et al [8].

We calculated shifted low-field conductivity at 3V using (8) and find it to follow the drifted thin-film conductivity of as deposited a-GST [17] for T < T_g and melt-quenched metastable a-GST conductivity [14] for T > T_g (Fig. 8d) where T_g ≈ 407K is the glass transition temperature. Charge carrier activation energy can be determined using:

$$I_m e^{-E_a(T)/k_B T} = I_0(T)$$

(9)

$$E_a(T) = k_B T \ln[I_m/I_0(T)]$$

(10)

Here, we need a reference activation energy to calculate I_m, which may be E_a (T_metal) = 0 eV, where T_metal ~ 930K is the semiconductor to metal transition temperature we had previously calculated for liquid GST [16], E_a for stressed a-GST we calculate is comparable to the previously reported values around room temperature [7] (Fig. 8e), larger than the metastable E_a [16] below ~T_g.

Temperature dependence of b (d_peak/d_trap; sensitivity of the barrier height to applied bias) increases with reduced T (Fig. 8a), indicating that the barrier peak appears closer to the destination trap at lower temperatures. However, b exceeds 1 for T ≤ 125 K, corresponding to a barrier maximum position beyond the destination-trap location, which is not physical in 1D. However, in 2D and 3D percolation transport, hopping path of the carriers do not align with the externally applied field. The percolation path at the rate-limiting sites and the external field may have a large angle between them (θ_trap). Assuming that the carriers go around 2D potential peaks on their percolation paths in a circular fashion, d_peak along the direction of external field can be longer than d_trap along the direction of the external field (Fig. 9). Assuming electric field, E is along the x-direction, and θ_trap is the angle between E and d_trap, b can be expressed as:

Fig. 9 Schematic diagram of 2D low field transport under externally applied electric field, E (—) assuming circular hopping path for trapped carrier (●) from source trap-site to the destination one where the barrier peaks are shown by (●).
\[ b = \frac{d_{\text{peak}} - x}{d_{\text{trap}} - x} \]  

\[ b = \frac{(d_{\text{trap}}/\sqrt{2}) \cos (\theta_{\text{trap}} - 45^\circ)}{d_{\text{trap}} \cos (\theta_{\text{trap}})} \]  

Using (12), we obtain a relationship between \( \theta_{\text{trap}} \) and \( b \):

\[ b = \frac{1}{\sqrt{2}} \cos (\theta_{\text{trap}}) \cos (45^\circ) + \sin (\theta_{\text{trap}}) \sin (45^\circ) \]  

\[ b = \frac{1}{\sqrt{2}} \frac{1}{\sqrt{2}} \cos (\theta_{\text{trap}}) + \sin (\theta_{\text{trap}}) \cos (\theta_{\text{trap}}) \]  

\[ b = \frac{1}{2} \left[ 1 + \tan (\theta_{\text{trap}}) \right] \]  

\[ \theta_{\text{trap}} = \tan^{-1} (2b - 1) \]  

Using the \( b(T) \) obtained from the experimental data (Fig. 8a), we calculate \( \theta_{\text{trap}} \) to decrease as a function of temperature, asymptotically approaching \( 4^\circ \) around room temperature (Fig. 10a) and \( \theta_{\text{trap}} \) exceeds \( 45^\circ \) for \( T < 125 \text{ K} \) for this particular device. Based on the extrapolations we made, \( \theta_{\text{trap}} \) is expected to remain \( < 60^\circ \) for this device. The 2D model predicts a slightly larger \( d_{\text{trap}} \) at low temperatures compared to the 1D model (Fig. 10b). Due to the circular path assumption, \( d_{\text{peak}} = d_{\text{trap}} \sqrt{2} \) for all temperatures.

**B. High field transport**

The significant change that we observe above \( \approx 21 \text{ MV/m} \) may be attributed to carriers starting to follow shorter percolation paths with the barriers lowered by the external bias, the activation of deeper traps or impact ionization of trapped charges. We observed that the differential resistances, \( R_d = \frac{dV}{dI} \), at high fields follow a simple exponential for all temperatures. Fitting the natural logarithm of differential resistances to a simple linear model, we obtain the temperature dependence of the slope and the intercept (Fig. 11):

\[ \ln (R_d) = m(T) V + c(T) \]  

The linear fits made to the data converge to a single point for all temperatures at \( 65.6 \pm 0.4 \text{ MV/m} \), indicating that transport becomes temperature independent at that point. Differential resistivity at that point is comparable to the resistivity of Copper (Cu) at 60 K [19]. It should also be noted that we do not observe such a convergence in the low-field regime.

The slope \( m(T) \) appears to follow a simple exponential function of \( T \) (Fig. 12) and y-intercept, \( c(T) \) varies linearly with \( m(T) \) (Fig. 12 inset):

\[ m(T) = Pe^{ST}, \quad c(T) = m(T)A + B \]
where $P$ is the pre-factor, $S$ is the exponent, $A$ and $B$ are slope and $y$-intercept of the respective fits (Fig. 12). Finally, current in the high field-regime can be expressed as:

$$I_{\text{High field}}(V, T) = \frac{V}{R_d(V, T)} - e^{-m(T)}V - e^{-m(T)}V - e^{-(m(T)V)} - 1$$  \hspace{1cm} (19)$$

$$I_{\text{High field}}(V, T) = \frac{1}{P} e^{a-ST} \left[ e^{-APe^{ST}} - e^{-ST} \right]$$  \hspace{1cm} (20)$$

Linear combination of the low-field (8) and high-field (20) I-V models match the data very well in a large temperature and voltage range (Fig. 13). The conductance we calculate using (8) and (20) is implemented in our finite element simulation framework [20]–[24], where we model phase change and solve current continuity and heat transport equations self-consistently to perform electro-thermal simulation of reset, set and read operations of PCM devices (Fig. 14).

V. CONCLUSION

In summary, we apply high electric field stress in melt-quenched a-GST PCM line cells to accelerate and stop resistance drift. The low-field conduction can be modeled using a 2D percolation hopping transport model. We observe a larger deviation from a straight path between the two device contacts at lower temperatures. The high-field conduction shows distinct characteristics and convergence of differential resistance to a single point for all temperatures. At this field ($6.5 \pm 4$ MV/m) differential resistance is temperature independent and may be considered the breakdown field for the material. The current versus voltage curves for different temperatures also converge at a slightly higher field. However, this convergence point is not as tight as the convergence point for differential resistances. The mechanisms giving rise to increased current in high-field regime also give rise to acceleration of resistance drift. Ability to accelerate and stop resistance drift can pave the way for reliable implementation of multi-bit per cell storage.

ACKNOWLEDGEMENT

Author contributions: Kashem and Gokirmak performed the data analysis and construction of the models. Khan and Gokirmak performed the experimental studies and did the first observation of acceleration and stoppage of resistance drift. Talukder performed additional drift experiments and data analysis. Dirisaglik fabricated the devices at IBM T. J. Watson Research Center.

Authors are grateful for the contributions of IBM staff for device fabrication. This work is supported by US NSF ECCS grant # 1711626.

REFERENCES

[1] W. Zhang and E. Ma, “Unveiling the structural origin to control resistance drift in phase-change memory materials,” Mater. Today, vol. 41, no. December, pp. 156–176, 2020, doi: 10.1016/j.mattod.2020.07.016.

[2] M. Rütten, M. Kaes, A. Albert, M. Wuttig, and M. Salinga, “Relation between bandgap and resistance drift in amorphous phase change materials,” Sci. Rep., vol. 5, p. 17362, Dec. 2015, doi: 10.1038/srep17362.

[3] S. Kim et al., “A phase change memory cell with metallic surfactant layer as a resistance drift stabilizer,” Tech. Dig. - Int. Electron Devices Meet. IEDM, pp. 762–765, 2013, doi: 10.1109/IEDM.2013.6724727.

[4] R. S. Khan, F. Dirisaglik, A. Gokirmak, and H. Silva, “Resistance drift in Ge$_2$Sb$_2$Te$_5$ phase change memory line cells at low temperatures and its response
to photoexcitation,” *Appl. Phys. Lett.*, vol. 116, no. 25, Jun. 2020, doi: 10.1063/1.5144606.

[5] R. S. Khan, A. B. M. Hasan Talukder, F. Dirisaglik, A. Gokirmak, and H. Silva, “Stopping resistance drift in phase change memory cells,” *Device Res. Conf. - Conf. Dig. DRC*, vol. 2020-June, no. 999, pp. 2019–2020, 2020, doi: 10.1109/DRC50226.2020.9135147.

[6] S. R. Elliott, “Electronic mechanism for resistance drift in phase-change memory materials: link to persistent photoconductivity,” *J. Phys. D. Appl. Phys.*, vol. 53, no. 21, p. 214002, May 2020, doi: 10.1088/1361-6463/ab795e.

[7] M. Wimmer, M. Kaes, C. Dellen, and M. Salinga, “Role of activation energy in resistance drift of amorphous phase change materials,” *Front. Phys.*, vol. 2, no. December, pp. 1–12, 2014, doi: 10.3389/fphy.2014.00075.

[8] D. Ielmini, S. Lavizzari, D. Sharma, and A. L. Lacaita, “Physical interpretation, modeling and impact on phase change memory (PCM) reliability of resistance drift due to chalcogenide structural relaxation,” in *Technical Digest - International Electron Devices Meeting, IEDM*, 2007, pp. 939–942, doi: 10.1109/IEDM.2007.4419107.

[9] D. Ielmini and Y. Zhang, “Physics-based analytical model of chalcogenide-based memories for array simulation,” *Electron Devices Meet. 2006. IEDM ’06.*, 2006.

[10] M. Kaes and M. Salinga, “Impact of defect occupation on conduction in amorphous Ge2Sb2Te5,” *Sci. Rep.*, vol. 6, no. August, pp. 1–12, 2016, doi: 10.1038/srep31699.

[11] M. Le Gallo, M. Kaes, A. Sebastian, and D. Krebs, “Subthreshold electrical transport in amorphous phase-change materials,” *New J. Phys.*, vol. 17, no. 9, 2015, doi: 10.1088/1367-2630/17/9/093035.

[12] D. Krebs, T. Bachmann, P. Jonnalagadda, L. Dellmann, and S. Raoux, “Changes in electrical transport and density of states of phase change materials upon resistance drift,” *New J. Phys.*, vol. 16, 2014, doi: 10.1088/1367-2630/16/4/043015.

[13] M. Nardone, M. Simon, I. V. Karpov, and V. G. Karpov, “Electrical conduction in chalcogenide glasses of phase change memory,” *Journal of Applied Physics*. 2012, doi: 10.1063/1.4738746.

[14] F. Dirisaglik et al., “High speed, high temperature electrical characterization of phase change materials: Metastable phases, crystallization dynamics, and resistance drift,” *Nanoscale*, vol. 7, no. 40, pp. 16625–16630, 2015, doi: 10.1039/c5nr05512a.

[15] D. Ielmini and Y. Zhang, “Analytical model for subthreshold conduction and threshold switching in chalcogenide-based memory devices,” *J. Appl. Phys.*, vol. 102, no. 5, p. 54517, Sep. 2007, doi: 10.1063/1.2773688.

[16] S. Muneer et al., “Activation energy of metastable amorphous Ge2Sb2Te5 from room temperature to melt,” *AIP Adv.*, vol. 8, no. 6, p. 65314, 2018, doi: 10.1063/1.5035085.

[17] L. Adnane et al., “High temperature electrical resistivity and Seebeck coefficient of Ge2Sb2Te5 thin films,” *J. Appl. Phys.*, vol. 122, no. 12, 2017, doi: 10.1063/1.4996218.

[18] K. Cil et al., “Electrical Resistivity of Liquid Ge 2 Sb 2 Te 5 Based on Thin-Film and Nanoscale Device Measurements,” *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 433–437, 2013.

[19] P. Sagar et al., “Investigation on Temperature Dependent Inductance (TDI) of a planar Multi-Layer Inductor (MLI) down to 4.2 K,” *Rev. Sci. Instrum.*, vol. 91, no. 8, p. 085101, Aug. 2020, doi: 10.1063/5.0008901.

[20] Z. Woods and A. Gokirmak, “Modeling of Phase-Change Memory: Nucleation, Growth, and Amorphization Dynamics During Set and Reset: Part I—Effective Media Approximation,” *IEEE Trans. Electron Devices*, vol. 64, no. 11, pp. 4466–4471, Nov. 2017, doi: 10.1109/TED.2017.2745506.

[21] Z. Woods, J. Scoggin, A. Cywar, L. Adnane, and A. Gokirmak, “Modeling of Phase-Change Memory: Nucleation, Growth, and Amorphization Dynamics During Set and Reset: Part II—Discrete Grains,” *IEEE Trans. Electron Devices*, vol. 64, no. 11, pp. 4472–4478, Nov. 2017, doi: 10.1109/TED.2017.2745500.

[22] J. Scoggin, R. S. Khan, H. Silva, and A. Gokirmak, “Modeling and impacts of the latent heat of phase change and specific heat for phase change materials,” *Appl. Phys. Lett.*, vol. 112, no. 19, p. 193502, Jun. 2018, doi: 10.1063/1.5025331.

[23] J. Scoggin, Z. Woods, H. Silva, and A. Gokirmak, “Modeling heterogeneous melting in phase change memory devices,” *Appl. Phys. Lett.*, vol. 114, no. 4, p. 043502, Jan. 2019, doi: 10.1063/1.5067397.

[24] M. T. Bin Kashem, J. Scoggin, H. Silva, and A. Gokirmak, “Finite Element Modeling of Thermoelectric Effects in Phase Change Memory Cells,” *ECS Trans.*, vol. 108, no. 1, pp. 3–15, May 2022, doi: 10.1149/10801.0003ecst.

[25] “COMSOL Multiphysics Reference Manual, Version 5.5.” [Online]. Available: www.comsol.com.