Design of Capacitance to Voltage Converter for Capacitive Sensor Transducer

A.H.M. Zahirul Alam, Nurul Arfah, Sheroz Khan and Md. Rafiqul Islam
Department of Electrical and Computer Engineering, Faculty of Engineering,
International Islamic University Malaysia, Kuala Lumpur, Malaysia

Abstract: Problem statement: The design of Capacitance to Voltage Converter (CVC) for capacitive sensor transducer was presented. The proposed design will reduce the size, power consumption and supply voltage of the circuit and can be used in high frequency band transducer. Approach: The design was implemented using the Operational amplifier (Op amp) and capacitive network. The circuit was simulated using the PSPICE model parameters based on standard 0.13 µm CMOS process. Results: The design was able to measure a wide range of capacitance variations for the capacitive transducer. The performance analysis of the design showed desirable performance parameters in terms of response, low power consumption and a linear output voltage within the wide range of capacitive transducer capacitance variation for the power supply voltage of 1.2 V was achieved. Conclusion/Recommendations: The output voltage of the circuit varied linearly with the variation of capacitive transducer capacitance variation. The improved converter was compact and robust for integration into capacitive measuring systems and suitable for use in environment that making use of higher frequency band.

Key words: Capacitance, converter, capacitive transducer, sensor transducer, telemetry, measuring systems

INTRODUCTION

Sensor transducers are widely used in the instrument measurement systems such as in the biomedical, automotives, telecommunications, food industry, water treatment plants and chemistry industry. The sensor itself can be defined as a device that can measure (or detect) changes in physical stimulus parameter (such as acoustic pressure, electrical or magnetic field changes, optical, thermal and mechanical) and turns the detected change or measured stimulus parameter signal into a recordable signal or pulse. On the other hand transducers are devices that convert a form of an input energy into a same or another form of output energy. There are many research has been done on the sensor transducers using the capacitance to frequency conversion for the past few years. The sensor transducer is suitably used for converting pressure variations (Takahata and Gianchandani, 2008), humidity measurements (DeHennis and Wise, 2005) into corresponding signal with equivalent frequency. Further, such transducers have been used in water level measurement system or even telemetry systems (Mariun et al., 2006; Reverter et al., 2007).

Various methods have been reported (Lotters et al., 1999; Alia, 2007; Zahirul Alam et al., 2009; Ghafar-Zadeh et al., 2009; Arfah et al., 2010; Chatzandroulis et al., 2000) to deal with capacitance to voltage conversion. Some of them, for instance the method utilizing ratio-arm bridge is symmetrical and sensitive, but it has the disadvantage that transformer coils have to be used which is difficult to implement monolithically. Others, for example the modified Martin oscillator with microcontroller is not capable of handling capacitance changes with frequencies higher than 10 Hz. Another approach is based on charge integration (Lotters et al., 1999). It is less susceptible to parasitic; however, a fairly large feedback resistor is usually needed to bias the sensing electrode. In the past, the large resistor can be implemented either by sub-threshold transistors or long transistors in triode region (Geen et al., 2002). However, values of such MOS (Maiti and Maiti, 2010) resistors depend on the terminal voltages which are difficult to control. For pressure sensor applications, since the capacitance and output voltage of the CVC change over a wide range, the linearity of the feedback resistor degrades seriously. Besides, a large transistor will introduce parasitic capacitance which would cause signal attenuation in a capacitive sensing front-end.
In this study, the capacitance to voltage converter circuit is designed based on third generation Berkeley Short-channel Insulated Gate FET (IGFET) Model 3 (BSIM3) version 3.2 of 0.13 µm technology and performance of the design is presented.

**Proposed ADC architecture:** The Capacitance to Voltage Converter (CVC) circuit is designed by using the Operational amplifier (Op amp) by considering the offset voltage of the Op amp and the charge injection error of a switch. The schematic diagram of the CVC circuit is shown in Fig. 1. C_s is the capacitor of the detected sensor and C_R and C_F are the designed capacitors. V_R1 is the common-mode voltage and V_R2 is the reference voltage. The signals ck_1 and ck_2 are two non-overlapping phase clocks. When the signal ck_2 is logic high, the voltage V_R2 will charge the capacitor C_x, whereas the capacitor C_F stores the offset voltage of the Op amp. When the signal ck_1 is logic high, the capacitor C_F is connected to the output. The voltage V_R2 charges the capacitor C_R. Thus, by following the principle of charge conservation, the output voltage V_o will be derived as follows:

\[
C_s (V_{R2} - V_{R1}) + C_R (0 - V_{R1}) + C_F (0 - V_{R2}) = C_s (0 - V_{a0}) + C_R (V_{R2} - V_{R1} - V_{a0}) + C_F (V_o - V_{a0})
\]

Therefore:

\[
V_o = \frac{C_s - C_R}{C_F} (V_{R2} - V_{R1})
\]

where, V_{a0} is the offset voltage of the Op amp and the output voltage is free from Op amp offset as observed in Eq. 2.

**MATERIALS AND METHODS**

The Op amp plays an important role in designing the converter. Therefore the Op amp is designed based on 0.13 µm CMOS technology.
RESULTS AND DISCUSSION

The voltage transfer a characteristic of the Op amp is shown in Fig. 3. Figure 4 shows the frequency response of the Op amp. The bandwidth gain is approximately 1.8 MHz.

The detection capacitance $C_X$ is varied from 20-1700 fF with the increment of 20 fF. Capacitance $C_R$ and $C_F$ are set to 1 and 1500 fF respectively for this capacitance range. The output voltage waveform with the variation of capacitance, $C_X$ of the circuit is shown in Fig. 5.

The peak output voltage from the Fig. 5 is plotted in Fig. 6 with the variation of $C_X$. The Fig. 6 shows that the output voltage varies linearly with the variation of $C_X$.

The operational amplifier differential gain, $A_d = 29.948 \text{ dB or } 31.43 \text{ V/V}$ and the 3-dB frequency, $f_{3\text{dB}} = 57.597 \text{ kHz}$. Thus, this value of $A_d$ is close to the estimated using the large signal differential transfer characteristic. The phase margin is $92.8^\circ$ which is more than $60^\circ$ for stable operation without ringing. The overall performance of the Op amp is tabulated in Table 1.

![Fig. 3: Voltage transfer characteristics of the Op amp](image)

![Fig. 4: Gain and phase of the Op amp](image)

![Fig. 5: Output voltage wave form of the converter circuit with the variation of $C_X$](image)

![Fig. 6: Peak output voltage with the variation of $C_X$](image)

| Specification                        | Simulation using P spice |
|---------------------------------------|---------------------------|
| Differential gain, $A_d$              | $31.43 \text{ V/V}$      |
| Offset voltage, $V_{os}$              | $884 \mu\text{V}$        |
| Output dc offset, $V_{out}$           | $0.0279 \text{ V}$        |
| $V_{out}$ swing range                 | $-1 \text{V-470 mV}$     |
| Open-loop gain, $A_v$                 | $31.434 \text{ V/V}$      |
| Open-loop gain, $A_V$                 | $29.948 \text{ dB}$       |
| Unity gain bandwidth, GB              | $1.8 \text{ MHz}$         |
| Power dissipation, $P_{diss}$         | $0.939 \text{ mW}$        |
| Phase margin, PM                      | $92.8^\circ$              |
| ICMR                                   | $-0.23-1.0 \text{ V}$     |
| 3-dB frequency, $f_{3\text{dB}}$      | $57.597 \text{ kHz}$      |
| Slew rate, SR                          | $14 \text{ and } -19 \text{ V/\mu s}$ |
| Power supply                           | $\pm 1.2 \text{ V}$       |
It is noted that the CVC circuit can be used up to 58 kHz.

The value of capacitive transducer, \(C_x\) is chosen from 20-1700fF, then any changes of capacitance of the capacitive transducer results linear output voltage within the range of 0.02-0.59V for the variation of the capacitance from 100-1640fF, respectively. The output voltage can be obtained by using following equation:

\[
V_o = -0.017 + 3.70 \times 10^{-4}C_x \quad 100fF \leq C_x \leq 1640fF
\]  

(6)

where, \(C_x\) in fF and \(V_o\) in Volts. It is note that the Eq. 6 is valid for the circuit with \(C_R = 1 \, \text{fF} \) and \(C_F = 1500 \, \text{fF}\). However, by changing the value of \(C_R\) and \(C_F\), other ranges of capacitive transducer can be used. If order to design a circuit that can be detect capacitive transducer capacitance changes within pF range then \(C_R\) and \(C_F\) are to be chosen in pF range with appropriate ratio.

**CONCLUSION**

A capacitance measuring systems for sensor transducer was designed in this study is suitable for low voltage applications for less than ±1.2 V. It is observed that the output voltage is linearly varies with the variation of capacitive transducer capacitance within a wide range. Based on these advantages, it is also suitable to be implemented in the pressure, humidity and other sensors applications since it changes over a wide range. The circuit is implementing a short channel technology device that will not only reduce the parasitic capacitance introduced by the transistors but also will benefit to high speed system sensing implementing in lower scale device. The improved converter is compact and robust for integration into capacitive measuring systems and suitable for use in environment that making use of higher frequency band.

**ACKNOWLEDGMENT**

This study is funded by the Research Management Center, International Islamic University Malaysia through Endowment fund.

**REFERENCES**

Ali, M.L. and N.H. Khamis, 2005. Design of a current sensor for IDDQ testing of CMOS IC. Am. J. Applied Sci., 2: 682-687. http://www.scipub.org/fulltext/ajas/ajas23682-687.pdf

Alia, M.A.K., 2007. Custom design of an analogue input digital output interface card for small Size PLCs. Am. J. Applied Sci., 4: 479-483. http://www.scipub.org/fulltext/ajas/ajas47479-483.pdf

Allen, P.E. and D.R. Holberg, 2002. CMOS Analog Circuit Design. 2nd Edn., Oxford University Press, New York, USA., ISBN: 0195116445, pp: 250.

Arfa, N., A.H.M. Zahirul Alam and S. Khan, 2010. Design of capacitive measuring systems for high frequency band sensor transducer. Proceeding of the International Conference on Computer and Communication Engineering, May 11-12, IEEE Xplore Press, Kuala Lumpur, pp: 1-4. DOI: 10.1109/ICCCE.2010.5556850

Chatzandroulis, S., D. Tsoukalas and P.A. Neukomm, 2000. A miniature pressure system with a capacitive sensor and a passive telemetry link for use in implantable applications. J. Microelectromech. Syst., 9: 18-23. DOI: 10.1109/84.825772

DeHennis, A.D. and K.D. Wise, 2005. A wireless microsystem for the remote sensing of pressure, temperature and relative humidity. J. Microelectromech. Syst., 14: 12-22. DOI: 10.1109/JMEMS.2004.839650

Geen, J.A., S.J. Sherman, J.F. Chang and S.R. Lewis, 2002. Single-chip surface micromachined integrated gyroscope with 50°/h Allan deviation. IEEE J. Solid-State Circ., 37: 1860-1866. DOI: 10.1109/JSSC.2002.804345

Ghafar-Zadeh, E., M. Sawan and D. Therriault, 2009. CMOS based capacitive sensor laboratory-on-chip: A multidisciplinary approach. Analog Integr. Circ. Sign. Process., 59: 1-12. DOI: 10.1007/s10470-008-9239-9

Lotters, J.C., W. Olthuis, P.H. Veltink and P. Bergveld, 1999. A sensitive differential capacitance to voltage converter for sensor applications. IEEE Trans. Instr. Measure., 48: 89-96. DOI: 10.1109/19.755066

Mariun, N., D. Ismail, K. Anayet, N. Khan and M. Amran, 2006. Simulation, design and construction of high voltage DC power supply at 15 kV output using voltage multiplier circuits. Am. J. Applied Sci., 3: 2178-2183. DOI: 10.3844/ajassp.2006.2178.2183

Maiti T.K. and C.K. Maiti, 2010. DFM of strained-engineered MOSFETs Using technology CAD. Am. J. Eng. Applied Sci., 3: 683-692. DOI: 10.3844/ajeassp.2010.683.692
Nabhan I. and M. Abdallah, 2010. A novel low-power CMOS operational amplifier with high slew rate and high common-mode rejection ratio. Am. J. Eng. Applied Sci., 3: 189-192. DOI: 10.3844/ajeassp.2010.189.192

Reverter, F., X. Li and G.C.M. Meijer, 2007. Liquid-level measurement system based on a remote grounded capacitive sensor. Sensors Actuat. A: Phys., 138: 1-8. DOI: 10.1016/j.sna.2007.04.027

Takahata, K. and Y.B. Gianchandani, 2008. A micromachined capacitive pressure sensor using a cavity-less structure with bulk-metal/elastomer layers and its wireless telemetry application. Sensors, 8: 2317-2330. http://www.eecs.umich.edu/~yogesh/pdfs/journalpublications/MDPI%20Sensors_Wireless%20Elastomer%20Pressure%20Sensor%204-08.pdf

Zahirul Alam, A.H.M., M.R. Islam, S. Khan and M.M. Rashid, 2009. Microelectrical mechanical systems switch for designing multi-band antenna. J. Comput. Sci., 5: 479-486. http://www.scipub.org/fulltext/jcs/jcs57479-486.pdf