Timed Automata Relaxation for Reachability

Jaroslav Bendík 1, Ahmet Sencan 2, Ebru Aydin Gol 2, and Ivana Černá 1

1 Faculty of Informatics, Masaryk University, Brno, Czech Republic
   {xbendik, cerna}@fi.muni.cz
2 Department of Computer Engineering, Middle East Technical University, Ankara, Turkey
   {sencan.ahmet, ebrugol}@metu.edu.tr

Abstract. Timed automata (TA) have shown to be a suitable formalism for modeling real-time systems. Moreover, modern model-checking tools allow a designer to check whether a TA complies with the system specification. However, the exact timing constraints of the system are often uncertain during the design phase. Consequently, the designer is able to build a TA with a correct structure, however, the timing constraints need to be tuned to make the TA comply with the specification.

In this work, we assume that we are given a TA together with an existential property, such as reachability, that is not satisfied by the TA. We propose a novel concept of a minimal sufficient reduction (MSR) that allows us to identify the minimal set \( S \) of timing constraints of the TA that needs to be tuned to meet the specification. Moreover, we employ mixed-integer linear programming to actually find a tuning of \( S \) that leads to meeting the specification.

Keywords: Timed Automata · Relaxation · Design · Reachability.

1 Introduction

A timed automaton (TA) [4] is a finite automaton extended with a set of real-time variables, called clocks, which capture the time. The clocks enrich the semantics and the constraints on the clocks restrict the behavior of the automaton, which are particularly important in modeling time-critical systems. The examples of TA models of critical systems include scheduling of real-time systems [30, 29, 33], medical devices [43, 38], and rail-road crossing systems [52].

Model-checking methods allow for verifying whether a given TA meets a given system specification. Contemporary model-checking tools, such as UPPAAL [17] or Imitator [9], have proved to be practically applicable on various industrial case studies [17, 10, 34]. Unfortunately, during the system design phase, the system information is often incomplete. A designer is often able to build a TA with correct structure, i.e., exactly capturing locations and transitions of the modeled system, however the exact clock (timing) constraints that enable/trigger the transitions are uncertain. Thus, the produced TA often does not meet the specification (i.e., it does not pass the model-checking) and it needs to be fixed. If the specification declares universal properties, e.g., safety or unavoidability, that need to hold on
each trace of the TA, a model-checker either returns “yes”, or it returns “no” and generates a trace along which the property is violated. This trace can be used to repair the model in an automated way [42]. However, in the case of existential properties, such as reachability, the property has to hold on a trace of the TA. The model-checker either returns “yes” and generates a witness trace satisfying the property, or returns just “no” and does not provide any additional information that would help the designer to correct the TA.

**Contribution.** In this paper, we study the following problem: given a timed automaton $A$ and a reachability property that is not satisfied by $A$, relax clock constraints of $A$ such that the resultant automaton $A'$ satisfies the reachability property. Moreover, the goal is to minimize the number of the relaxed clock constraints and, secondary, also to minimize the overall change of the timing constants used in the clock constraints. We propose a two step solution for this problem. In the first step, we identify a *minimal sufficient reduction (MSR)* of $A$, i.e., an automaton $A''$ that satisfies the reachability property and originates from $A$ by removing only a minimal necessary set of clock constraints. In the second step, instead of completely removing the clock constraints, we employ mixed integer linear programming (MILP) to find a minimal relaxation of the constraints that leads to a satisfaction of the reachability property along a witness path.

The underlying assumption is that during the design the most suitable timing constants reflecting the system properties are defined. Thus, our goal is to generate a TA satisfying the reachability property by changing a minimum number of timing constants. Some of the constraints of the initial TA can be strict (no relaxation is possible), which can easily be integrated to the proposed solution. Thus, the proposed method can be viewed as a way to handle design uncertainties: develop a TA $A$ in a best-effort basis and apply our algorithm to find a $A'$ that is *as close as* possible to $A$ and satisfies the given reachability property.

**Related Work.** Another way to handle uncertainties about timing constants is to build a *parametric* timed automaton (PTA), i.e., a TA where clock constants can be represented with parameters. Subsequently, a parameter synthesis tool, such as [46,9,26], can be used to find suitable values of the parameters for which the resultant TA satisfies the specification. However, most of the parameter synthesis problems are undecidable [6]. While symbolic algorithms without termination guarantees exist for some subclasses [25,39,12], these algorithms are computationally very expensive compared to model checking (see [5]). Moreover, minimizing the number of modified clock constraints is not straightforward.

A related TA repair problem has been studied in a recent work [7], where the authors also assumed that some of the constraints are incorrect. To repair the TA, they parametrized the initial TA and generated parameters by analyzing traces of the TA. However, the authors [7] do not focus on repairing the TA w.r.t. reachability properties as we do. Instead, their goal is to make the TA compliant with an oracle that decides if a trace of the TA belongs to a system or not. Thus, their approach cannot handle reachability properties. Furthermore in [7], the total change of the timing constraints is minimized, while we primarily minimize the number of changed constraints, then the total change.
2 Preliminaries and Problem Formulation

2.1 Timed Automata

A timed automaton (TA) \cite{alur2006,alur2004,sutcliffe2012} is a finite-state machine extended with a finite set \( C \) of real-valued clocks. A clock \( x \in C \) measures the time spent after its last reset. In a TA, clock constraints are defined for locations (states) and transitions. A simple clock constraint is defined as \( x - y \sim c \) where \( x, y \in C \cup \{0\}, \sim \in \{<, \leq\} \) and \( c \in \mathbb{Z} \cup \{\infty\} \).\(^3\) Simple clock constraints and constraints obtained by combining these with conjunction operator (\( \land \)) are called clock constraints. The sets of simple and all clock constraints are denoted by \( \Phi_S(C) \) and \( \Phi(C) \), respectively.

For a clock constraint \( \phi \in \Phi(C) \), \( S(\phi) \) denotes the simple constraints from \( \phi \), e.g., \( S(x - y < 10 \land y \leq 20) = \{x - y < 10, y \leq 20\} \). A clock valuation \( v : C \rightarrow \mathbb{R}_+ \) assigns non-negative real values to each clock. The notation \( v \models \phi \) denotes that the clock constraint \( \phi \) evaluates to true when each clock \( x \) is replaced with \( v(x) \).

For a clock valuation \( v \) and \( d \in \mathbb{R}_+ \), \( v + d \) is the clock valuation obtained by delaying each clock by \( d \), i.e., \((v + d)(x) = v(x) + d \) for each \( x \in C \). For \( \lambda \subseteq C \), \( v[\lambda := 0] \) is the clock valuation obtained after resetting each clock from \( \lambda \), i.e., \( v[\lambda := 0](x) = 0 \) for each \( x \in \lambda \) and \( v[\lambda := 0](x) = v(x) \) for each \( x \in C \setminus \lambda \).

**Definition 1 (Timed Automata).** A timed automaton \( A = (L, l_0, C, \Delta, \text{Inv}) \) is a tuple, where \( L \) is a finite set of locations, \( l_0 \in L \) is the initial location, \( C \) is a finite set of clocks, \( \Delta \subseteq L \times 2^C \times \Phi(C) \times L \) is a finite transition relation, and \( \text{Inv} : L \rightarrow \Phi(C) \) is an invariant function.

For a transition \( e = (l_s, \lambda, \phi, l_t) \in \Delta \), \( l_s \) is the source location, \( l_t \) is the target location, \( \lambda \) is the set of clocks reset on \( e \) and \( \phi \) is the guard (i.e., a clock constraint) tested for enabling \( e \). The semantics of a TA is given by a labelled transition system (LTS). An LTS is a tuple \( T = (S, s_0, \Sigma, \rightarrow) \), where \( S \) is a set of states, \( s_0 \in S \) is an initial state, \( \Sigma \) is a set of symbols, and \( \rightarrow \subseteq S \times \Sigma \times S \) is a transition relation. A transition \( (s, a, s') \in \rightarrow \) is also shown as \( s \xrightarrow{a} s' \).

**Definition 2 (LTS semantics for TA).** Given a TA \( A = (L, l_0, C, \Delta, \text{Inv}) \), the labelled transition system \( T(A) = (S, s_0, \Sigma, \rightarrow) \) is defined as follows:

\(^3\) Simple constraints are only defined as upper bounds to ease the presentation. This definition is not restrictive since \( x - y \geq c \) and \( x \geq c \) are equivalent to \( y - x \leq -c \) and \( 0 - x \leq -c \), respectively. A similar argument holds for strict inequality (>).
\[ S = \{(l, v) \mid l \in L, v \in \mathbb{R}_+^{|C|}, v \models Inv(l)\}, \]
\[ s_0 = (l_0, \emptyset), \text{ where } \emptyset(x) = 0 \text{ for each } x \in C, \]
\[ \Sigma = \{act\} \cup \mathbb{R}_+, \text{ and} \]
\[ \text{the transition relation } \rightarrow \text{ is defined by the following rules:} \]
\[ \begin{itemize}
  \item delay transition: \((l, v) \xrightarrow{d} (l, v + d)\) if \(v + d \models Inv(l)\)
  \item discrete transition: \((l, v) \xrightarrow{act} (l', v')\) if there exists \((l, \lambda, \phi, l') \in \Delta\) such that \(v \models \phi, v' = v[\lambda := 0]\), and \(v' \models Inv(l')\).
\end{itemize}\]

The notation \(s \rightarrow_d s'\) is used to denote a delay transition of duration \(d\) followed by a discrete transition from \(s\) to \(s'\), i.e., \(s \xrightarrow{d} s \xrightarrow{act} s'\). A run \(\rho\) of \(\mathcal{A}\) is either a finite or an infinite alternating sequence of delay and discrete transitions, i.e., \(\rho = s_0 \rightarrow_{d_0} s_1 \rightarrow_{d_1} s_2 \rightarrow_{d_2} \cdots\). The set of all runs of \(\mathcal{A}\) is denoted by \([\mathcal{A}]\).

A path \(\pi\) of \(\mathcal{A}\) is an interleaving sequence of locations and transitions, \(\pi = l_0, e_1, l_1, e_2, \ldots, e_i+1 = (l_i, \lambda_{i+1}, \phi_{i+1}, l_{i+1}) \in \Delta\) for each \(i \geq 0\). A path \(\pi = l_0, e_1, l_1, e_2, \ldots\) is said to be realizable if there exists a delay sequence \(d_0, d_1, \ldots\) such that \((l_0, 0) \rightarrow_{d_0} (l_1, v_1) \rightarrow_{d_1} (l_1, v_2) \rightarrow_{d_2} \cdots\) is a run of \(\mathcal{A}\) and for every \(i \geq 1\), the \(i\)th discrete transition is taken according to \(e_i\), i.e., \(e_i = (l_{i-1}, \lambda_i, \phi_i, l_i)\), \(v_{i-1} + d_{i-1} \models \phi_i, v_i = (v_{i-1} + d_{i-1})[\lambda_i := 0]\), and \(v_i \models Inv(l_i)\).

Given a TA \(\mathcal{A}\), a subset \(L_T \subset L\) of its locations is reachable on \(\mathcal{A}\) if there exists \(\rho = (l_0, 0) \rightarrow_{d_0} (l_1, v_1) \rightarrow_{d_1} \cdots \rightarrow_{d_{n-1}} (l_n, v_n) \in [[\mathcal{A}]\) such that \(l_n \in L_T\); otherwise, \(L_T\) is unreachable. The reachability problem is decidable and implemented in various verification tools, e.g., [17,9]. The verifier either returns “No” when the location is unreachable, or it generates a run (witness) reaching the set \(L_T\).

Example 1. Figure 1 illustrates a TA with 8 locations: \(\{l_0, \ldots, l_7\}\), 9 transitions: \(\{e_1, \ldots, e_9\}\), an initial location \(l_0\), and an unreachable set of locations \(L_T = \{l_4\}\).

### 2.2 Timed Automata Relaxations and Reductions

For a timed automaton \(\mathcal{A} = (L, l_0, C, \Delta, Inv)\), the set of pairs of transition and associated simple constraints is defined in (1) and the set of pairs of location and associated simple constraints is defined in (2).

\[
\Psi(\Delta) = \{(e, \varphi) \mid e = (l_0, \lambda, \phi, l_t) \in \Delta, \varphi \in S(\phi)\} \tag{1}
\]
\[
\Psi(Inv) = \{(l, \varphi) \mid l \in L, \varphi \in S(Inv(l))\} \tag{2}
\]

**Definition 3 (constraint-relaxation).** Let \(\phi \in \Phi(C)\) be a constraint over \(C\), \(\Theta \subseteq S(\phi)\) be a subset of its simple constraints and \(r : \Theta \rightarrow \mathbb{N} \cup \{\infty\}\) be a positive valued relaxation valuation. The relaxed constraint is defined as:

\[
R(\phi, \Theta, r) = \left( \bigwedge_{\varphi \in S(\phi)} \varphi \right) \land \left( \bigwedge_{\varphi = x - y \sim c} x - y \sim c + r(\varphi) \right) \tag{3}
\]

Intuitively, \(R(\phi, \Theta, r)\) relaxes only the thresholds of simple constraints from \(\Theta\) with respect to \(r\), e.g., \(R(x - y \leq 10 \land y < 20, \{y < 20\}, r) = x - y \leq 10 \land y < 23\), where \(r(y < 20) = 3\). Setting a threshold to \(\infty\) implies removing the corresponding simple constraint, e.g., \(R(x - y \leq 10 \land y < 20, \{y < 20\}, r) = x - y \leq 10\), where \(r(y < 20) = \infty\). Note that \(R(\phi, \emptyset, r) = \phi\) when \(\Theta\) is empty.
Definition 4 ((D, I, r)-relaxation). Let $\mathcal{A} = (L, l_0, C, \Delta, \text{Inv})$ be a TA, $D \subseteq \Psi(\Delta)$ and $I \subseteq \Psi(\text{Inv})$ be transition and location constraint sets, and $r : D \cup I \rightarrow \mathbb{N} \cup \{\infty\}$ be a positive valued relaxation valuation. The $(D, I, r)$-relaxation of $\mathcal{A}$, denoted $\mathcal{A}_{<D,I,r}$, is a TA $\mathcal{A}' = (L', l'_0, C', \Delta', \text{Inv}')$ such that:

- $L = L'$, $l_0 = l'_0$, $C = C'$, and
- $\Delta'$ originates from $\Delta$ by relaxing $D$ via $r$. For $e = (l, \lambda, \phi, l_i) \in \Delta$, let $D|_e = \{\varphi \mid (e, \varphi) \in D\}$, and let $r|_e(e) = r(e, \varphi)$, then $\Delta' = \{(l, \lambda, R(\phi, D|_e, r|_e), l_t) \mid e = (l, \lambda, \phi, l_i) \in \Delta\}$
- $\text{Inv}'$ originates from $\text{Inv}$ by relaxing $I$ via $r$. For $l \in L$, let $I|_l = \{\varphi \mid (l, \varphi) \in I\}$, and $r|_l(e) = r(l, \varphi)$, then $\text{Inv}'(l) = R(\text{Inv}(l), I|_l, r|_l)$.

Intuitively, the TA $\mathcal{A}_{<D,I,r}$ emerges from $\mathcal{A}$ by relaxing the guards of the transitions from the set $D$ and relaxing invariants of the locations from $I$ with respect to $r$. In the special case of setting the threshold of each constraint from $D$ and $I$ to $\infty$, i.e., when $r(a) = \infty$ for each $a \in D \cup I$, the corresponding simple constraints are effectively removed, which is called a $(D,I)$-reduction and denoted by $\mathcal{A}_{<D,I}$. Note that $\mathcal{A} = \mathcal{A}_{<\emptyset,\emptyset}$.

Proposition 1. Let $\mathcal{A} = (L, l_0, C, \Delta, \text{Inv})$ be a timed automaton, $D \subseteq \Psi(\Delta)$ and $I \subseteq \Psi(\text{Inv})$ be sets of simple guard and invariant constraints, and $r : D \cup I \rightarrow \mathbb{N} \cup \{\infty\}$ be a relaxation valuation. Then $[[\mathcal{A}]] \subseteq [[\mathcal{A}_{<D,I,r}]]$.

Proof. Observe that for a clock constraint $\phi \in \Phi(C)$, a subset of its simple constraints $\Theta \subseteq S(\phi)$, a relaxation valuation $r'$ for $\Theta$, and the relaxed constraint $R(\phi, \theta, r')$ as in Definition 3, it holds that for any clock valuation $v : v \models \phi \implies v \models R(\phi, \theta, r')$. Now, consider a run $\rho = (l_0, 0) \rightarrow_d (l_1, v_1) \rightarrow_d (l_2, v_2) \rightarrow_d \cdots \in [[\mathcal{A}]]$. Let $\pi = l_0, e_1, l_1, e_2, \ldots$ with $e_i = (l_{i-1}, \lambda_i, \phi_i, l_i) \in \Delta$ for each $i \geq 1$ be the path realized as $\rho$ via delay sequence $d_0, d_1, \ldots$. By Definition 4 for each $(l, \lambda, \phi, l') \in \Delta$, there is $(l, \lambda, R(\phi, D|_e, r|_e), l') \in \Delta'$. We define a path induced by $\pi$ on $\mathcal{A}_{<D,I,r}$ as:

$$M(\pi) = (l_0, (l_0, \lambda_1, R(\phi_1, D|_{e_1}, r|_{e_1}), l_1), (l_1, l_1, \lambda_2, R(\phi_2, D|_{e_2}, r|_{e_2}), l_2), \ldots) \quad (4)$$

For each $i = 0, \ldots, n - 1$ it holds that $v_i \models R(\text{Inv}(l_i), D|_{l_i}, r|_{l_i}), v_i + d_i \models R(\text{Inv}(l_i), D|_{l_i}, r|_{l_i})$ and $v_i + d_i \models R(\phi_{i+1}, D|_{e_{i+1}}, r|_{e_{i+1}})$. Thus $M(\pi)$ is realizable on $\mathcal{A}_{<D,I,r}$ via the same delay sequence and $\rho \in [[\mathcal{A}_{<D,I,r}]]$. As $r \in [[\mathcal{A}]]$ is arbitrary, we conclude that $[[\mathcal{A}]] \subseteq [[\mathcal{A}_{<D,I,r}]]$.

2.3 Problem Statement

Problem 1. Given a TA $\mathcal{A} = (L, l_0, C, \Delta, \text{Inv})$ and a set of target locations $L_T \subseteq L$ that is unreachable on $\mathcal{A}$, find a $(D, I, r)$-relaxation $\mathcal{A}_{<D,I,r}$ of $\mathcal{A}$ such that $L_T$ is reachable on $\mathcal{A}_{<D,I,r}$. Moreover, the goal is to identify a $(D, I, r)$-relaxation that minimizes the number $|D \cup I|$ of relaxed constraints, and, secondly, we try to minimize the overall change of the clock constraints $\sum_{c \in D \cup I} r(c)$. 

We propose a two step solution to this problem. In the first step, we identify a subset \( D \cup I \) of the simple constraints \( \Psi(\Delta) \cup \Psi(\text{Inv}) \) such that \( L_T \) is reachable on the \( (D, I) \)-reduction \( \mathcal{A}_{<D,I>} \) and \( |D \cup I| \) is minimized. Consequently, we can obtain a witness path of the reachability on \( \mathcal{A}_{<D,I>} \) from the verifier. The path would be realizable on \( \mathcal{A} \) if we remove the constraints \( D \cup I \). In the second step, instead of completely removing the constraints \( D \cup I \), we find a relaxation valuation \( r : D \cup I \rightarrow \mathbb{N} \cup \{\infty\} \) such that the path found in the first step is realizable on \( \mathcal{A}_{<D,I,r>} \). To find \( r \), we introduce relaxation parameters for constraints in \( D \cup I \). Subsequently, we solve an MILP problem to find a valuation of the parameters, i.e., \( r \), that makes the path realizable on \( \mathcal{A}_{<D,I,r>} \) and minimizes \( \sum_{c \in D \cup I} r(c) \). Note that it might be the case that the reduction \( \mathcal{A}_{<D,I>} \) contains multiple realizable paths that lead to \( L_T \), and another path might result in a smaller overall change. Also, there might exist another candidate subset \( D' \cup I' \) with \( |D' \cup I'| = |D \cup I| \) that would lead to a smaller overall change. While our approach can be applied to a number of paths and a number of candidate subsets \( D \cup I \), processing all of them can be practically intractable.

3 Minimal Sufficient \((D,I)\)-Reductions

Throughout this section, we simply write a reduction when talking about a \((D,I)\)-reduction of \( \mathcal{A} \). To name a reduction, we either simply use capital letters, e.g., \( M, N, K \), or we use the notation \( \mathcal{A}_{<D,I>} \) to also specify the sets \( D, I \) of simple clock constraints. Given a reduction \( N = \mathcal{A}_{<D,I>} \), \(|N|\) denotes the cardinality \(|D \cup I|\). Furthermore, \( \mathcal{R}_A \) denotes the set of all reductions. We define a partial order relation \( \preceq \) on \( \mathcal{R}_A \) as \( \mathcal{A}_{<D,I>} \preceq \mathcal{A}_{<D',I'>} \) iff \( D \cup I \subseteq D' \cup I' \). Similarly, we write \( \mathcal{A}_{<D,I>} \not\preceq \mathcal{A}_{<D',I'>} \) iff \( D \cup I \not\subseteq D' \cup I' \). We say that a reduction \( \mathcal{A}_{<D,I>} \) is a sufficient reduction (w.r.t. \( \mathcal{A} \) and \( L_T \)) iff \( L_T \) is reachable on \( \mathcal{A}_{<D,I>} \); otherwise, \( \mathcal{A}_{<D,I>} \) is an insufficient reduction. Crucial observation for our work is that the property of being a sufficient reduction is monotone w.r.t. the partial order:

**Proposition 2.** Let \( \mathcal{A}_{<D,I>} \) and \( \mathcal{A}_{<D',I'>} \) be reductions such that \( \mathcal{A}_{<D,I>} \subseteq \mathcal{A}_{<D',I'>} \). If \( \mathcal{A}_{<D,I>} \) is sufficient then \( \mathcal{A}_{<D',I'>} \) is also sufficient.

**Proof.** Note that \( \mathcal{A}_{<D',I'>} \) is a \((D' \setminus D, I' \setminus I)\)-reduction of \( \mathcal{A}_{<D,I>} \). By Proposition 1, \( \mathcal{A}_{<D,I>}, \mathcal{A}_{<D',I'>} \) are realizable on \( \mathcal{A}_{<D,I>} \), i.e., the run of \( \mathcal{A}_{<D,I>} \) that witnesses the reachability of \( L_T \) is also a run of \( \mathcal{A}_{<D',I'>} \).

**Definition 5 (MSR).** A sufficient reduction \( \mathcal{A}_{<D,I>} \) is a minimal sufficient reduction (MSR) iff there is no \( c \in D \cup I \) such that the reduction \( \mathcal{A}_{<D \setminus \{c\}, I \setminus \{c\}>} \) is sufficient. Equivalently, due to Proposition 2, \( \mathcal{A}_{<D,I>} \) is an MSR iff there is no sufficient reduction \( \mathcal{A}_{<D',I'>} \) such that \( \mathcal{A}_{<D,I>} \not\preceq \mathcal{A}_{<D',I'>} \).

Recall that a reduction \( \mathcal{A}_{<D,I>} \) is determined by \( D \subseteq \Psi(\Delta) \) and \( I \subseteq \Psi(\text{Inv}) \). Consequently, \( |\mathcal{R}_A| = 2^{(|\Psi(\Delta)| + |\Psi(\text{Inv})|)} \). Moreover, there can be up to \( \binom{k}{k/2} \) MRs where \( k = |\Psi(\Delta) \cup \Psi(\text{Inv})| \) (see Sperner’s theorem [51]). Also note, that the minimality of a reduction does not mean a minimum number of simple clock
**Algorithm 1: Minimum MSR Extraction Scheme**

1. \( N \leftarrow A_{\Psi(\Delta),\Psi(I_{\text{inv}})}> \); \( M \leftarrow \emptyset \); \( I \leftarrow \emptyset \)
2. while \( N \neq \text{null} \) do
   3. \( M, I \leftarrow \text{shrink}(N, I) \) \hspace{1cm} // Algorithm 2
   4. \( M \leftarrow M \cup \{M\} \)
   5. \( N, I \leftarrow \text{findSeed}(M, M, I) \) \hspace{1cm} // Algorithm 3
5. return \( M \)

constraints that are reduced by the reduction; there can exist two MSRs, \( M \) and \( N \), such that \( |M| < |N| \). Since our overall goal is to relax \( A \) as little as possible, we identify a minimum MSR, i.e., an MSR \( M \) such that there is no MSR \( M' \) with \( |M'| < |M| \), and then use the minimum MSR for the MILP part (Section 4) of our overall approach. There can be also up to \( \binom{k}{k/2} \) minimum MSRs.

**Example 2.** Assume the TA \( A \) and \( L_T = \{l_4\} \) from Example 1 (Fig. 1). There are 24 MSRs and 4 of them are minimum. For example, \( A_{\Delta,I} \) with \( D = \{(e_5, x \geq 25)\} \) and \( I = \{(l_3, u \leq 26)\} \) is a minimum MSR, and \( A_{\Delta',I'} \) with \( D' = \{(e_9, y \leq 15), (e_7, z \leq 15)\} \) and \( I' = \{(l_6, x \leq 10)\} \) is a non-minimum MSR.

### 3.1 Base Scheme For Computing a Minimum MSR

Algorithm 1 shows a high-level scheme of our approach for computing a minimum MSR. The algorithm iteratively identifies an ordered set of MSRs, \( |M_1| > |M_2| > \cdots > |M_k| \), such that the last MSR \( M_k \) is a minimum MSR. Each of the MSRs, say \( M_i \), is identified in two steps. First, the algorithm finds a seed, i.e., a reduction \( N_i \) such that \( N_i \) is sufficient and \( |N_i| < |M_{i-1}| \). Second, the algorithm shrinks \( N_i \) into an MSR \( M_i \) such that \( M_i \subseteq N_i \) (and thus \( |M_i| \leq |N_i| \)). The initial seed \( N_1 \) is \( A_{\Psi(\Delta),\Psi(I_{\text{inv}})}> \), i.e., the reduction that removes all simple clock constraints (which makes all locations of \( A \) trivially reachable). Once there is no sufficient reduction \( N_i \) with \( |N_i| < |M_{i-1}| \), we know that \( M_{i-1} = M_k \) is a minimum MSR.

Note that the algorithm also maintains two auxiliary sets, \( M \) and \( I \), to store all identified MSRs and insufficient reductions, respectively. The two sets are used during the process of finding and shrinking a seed which we describe below.

### 3.2 Shrinking a Seed

Our approach for shrinking a seed \( N \) into an MSR \( M \) is based on two concepts: a critical simple clock constraint and a reduction core.

**Definition 6 (critical constraint).** Given a sufficient reduction \( A_{\Delta,I} > \), a simple clock constraint \( c \) is critical for \( A_{\Delta,I} > \) iff \( A_{\Delta \setminus \{c\},I \setminus \{c\}} > \) is insufficient.

**Proposition 3.** If \( c \in D \cup I \) is critical for a sufficient reduction \( A_{\Delta,I} > \) then \( c \) is critical for every sufficient reduction \( A_{\Delta',I'} >, A_{\Delta',I'} \subseteq A_{\Delta,I} > \). Moreover, by Definitions 5 and 6, \( A_{\Delta,I} > \) is an MSR iff every \( c \in D \cup I \) is critical for \( A_{\Delta,I} > \).
Algorithm 2: shrink($A_{<D,I>}, \mathcal{I}$)

1. $X \leftarrow \emptyset$
2. while $(D \cup I) \neq X$
3.  $c \leftarrow$ pick a simple clock constraint from $(D \cup I) \setminus X$
4.  if $A_{<D \setminus \{c\},I \setminus \{c\}>}$ is sufficient then
5.  $\rho \leftarrow$ a witness run of the sufficiency of $A_{<D \setminus \{c\},I \setminus \{c\}>}$
6.  $A_{<D,I>}$ $\leftarrow$ the reduction core of $A_{<D \setminus \{c\},I \setminus \{c\}>}$ w.r.t. $\rho$

7. else
8.  $X \leftarrow X \cup \{c\}$
9.  $\mathcal{I} \leftarrow \mathcal{I} \cup \{N \in \mathcal{R}_A \mid N \subseteq A_{<D \setminus \{c\},I \setminus \{c\}>}\}$

10. return $A_{<D,I>}, \mathcal{I}$

Proof. By contradiction, assume that $c$ is critical for $A_{<D,I>}$ but not for $A_{<D',I'>}$, i.e., $A_{<D \setminus \{c\},I \setminus \{c\}>}$ is insufficient and $A_{<D \setminus \{c\},I' \setminus \{c\}>}$ is sufficient. As $A_{<D',I'>}$ $\subseteq$ $A_{<D,I>}$, we have $A_{<D \setminus \{c\},I' \setminus \{c\}>}$ $\subseteq$ $A_{<D \setminus \{c\},I \setminus \{c\}>}$. By Proposition 2, if the reduction $A_{<D \setminus \{c\},I' \setminus \{c\}>}$ is sufficient then $A_{<D \setminus \{c\},I \setminus \{c\}>}$ is also sufficient.

Definition 7 (reduction core). Let $A_{<D,I>}$ be a sufficient reduction, $\rho$ a witness run of the sufficiency (i.e., reachability of $L_T$ on $A_{<D,I>}$), and $\pi$ the path corresponding to $\rho$. Furthermore, let $M(\pi) = l_0,e_1,\ldots,e_n,l_n$ be the path corresponding to $\pi$ on the original TA $\mathcal{A}$ defined as in $(4)$. The reduction core of $A_{<D,I>}$ w.r.t. $\rho$ is the reduction $A_{<D',I'>}$ where $D' = \{(e,\varphi) \mid (e,\varphi) \in D \land e = e_i \text{ for some } 1 \leq i \leq n\}$ and $I' = \{(l,\varphi) \mid (l,\varphi) \in I \land l = l_i \text{ for some } 0 \leq l \leq n\}$.

Intuitively, the reduction core of $A_{<D,I>}$ w.r.t. $\rho$ reduces from $A$ only the simple clock constraints that appear on the witness path in $\mathcal{A}$.

Proposition 4. Let $A_{<D,I>}$ be a sufficient reduction, $\rho$ the witness of reachability of $L_T$ on $A_{<D,I>}$, and $A_{<D',I'>}$ the reduction core of $A_{<D,I>}$ w.r.t. $\rho$. Then $A_{<D',I'>}$ is a sufficient reduction and $A_{<D',I'>}$ $\subseteq$ $A_{<D,I>}$. 

Proof. By Definition 7, $D' \subseteq D$ and $I' \subseteq I$, thus $A_{<D',I'>}$ $\subseteq$ $A_{<D,I>}$. As for the sufficiency of $A_{<D',I'>}$, we only sketch the proof. Intuitively, both $A_{<D,I>}$ and $A_{<D',I'>}$ originate from $\mathcal{A}$ by only removing some simple clock constraints ($D \cup I$, and $D' \cup I'$, respectively), i.e., the graph structure of $A_{<D,I>}$ and $A_{<D',I'>}$ is the same, however, some corresponding paths of $A_{<D,I>}$ and $A_{<D',I'>}$ differ in the constraints that appear on the paths. By Definition 7, the path $\pi$ that corresponds to the witness run $\rho$ of $A_{<D,I>}$ is also a path of $A_{<D',I'>}$. Since realizability of a path depends only on the constraints along the path, if $\pi$ is realizable on $A_{<D,I>}$ then $\pi$ is also realizable on $A_{<D',I'>}$.

Our approach for shrinking a sufficient reduction $N$ is shown in Algorithm 2. The algorithm iteratively maintains a sufficient reduction $A_{<D,I>}$ and a set $X$ of known critical constraints for $A_{<D,I>}$. Initially, $A_{<D,I>} = N$ and $X = \emptyset$. In each iteration, the algorithm picks a simple clock constraint $c \in (D \cup
and checks the reduction $A_{<D \cup \{c\}, I \setminus \{c\}>}$ for sufficiency. If $A_{<D \cup \{c\}, I \setminus \{c\}>}$ is insufficient, the algorithm adds $c$ to $X$. Otherwise, if $A_{<D \cup \{c\}, I \setminus \{c\}>}$ is sufficient, the algorithm obtains a witness run $\rho$ of the sufficiency from the verifier and reduces $A_{<D, I>}$ to the corresponding reduction core. The algorithm terminates when $(D \cup I) = X$. An invariant of the algorithm is that every $c \in X$ is critical for $A_{<D, I>}$.

Thus, when $(D \cup I) = X$, $A_{<D, I>}$ is an MSR (Proposition 3).

Note that the algorithm also uses the set $I$ of known insufficient reductions. In particular, before calling a verifier to check a reduction for sufficiency (line 4), the algorithm first checks (in a lazy manner) whether the reduction is already known to be insufficient. Also, whenever the algorithm determines a reduction $A_{<D \cup \{c\}, I \setminus \{c\}>}$ to be insufficient, it adds $A_{<D \cup \{c\}, I \setminus \{c\}>}$ and every $N, N \subseteq A_{<D \cup \{c\}, I \setminus \{c\}>}$ to $I$ (by Proposition 2, every such $N$ is also insufficient).

### 3.3 Finding a Seed

We now describe the procedure $\text{findSeed}$. The input is the latest identified MSR $M$, the set $M$ of known MSRs, and the set $I$ of known insufficient reductions. The output is a seed, i.e., a sufficient reduction $N$ such that $|N| < |M|$, or null if there is no seed. Let us denote by $\text{CAND}$ the set of all candidates on a seed, i.e., $\text{CAND} = \{N \in \mathcal{R}_A | |N| < |M|\}$. A brute-force approach would be to check individual reductions in $\text{CAND}$ for sufficiency until a sufficient one is found, however, this can be practically intractable since $|\text{CAND}| = \sum_{i=1}^{M} (|\Psi(A)| + |\Psi(I_{\mathbf{N}})|)$.

We provide three observations to prune the set $\text{CAND}$ of candidates that need to be tested for being a seed. The first observation exploits the set $I$ of already known insufficient reductions: no $N \in I$ can be a seed. The second observation exploits the set $M$ of already known MSRs. By the definition of an MSR, for every $M' \in M$ and every $N$ such that $N \not\subseteq M'$, the reduction $N$ is necessarily insufficient and hence cannot be a seed. The third observation is stated below:

**Observation 1.** For every sufficient reduction $N \in \text{CAND}$ there exists a sufficient reduction $N' \in \text{CAND}$ such that $N \subseteq N'$ and $|N'| = |M| - 1$.

**Proof.** If $|N| = |M| - 1$, then $N = N'$. For the other case, when $|N| < |M| - 1$, let $N = A_{<D_N, I_N>}$ and $M = A_{<D_M, I_M>}$. We construct $N' = A_{<D_N', I_N'>}$ by adding arbitrary $(|M| - |N|) - 1$ simple clock constraint from $(D_M \cup I_M) \setminus (D_N \cup I_N)$ to $(D_N \cup I_N)$, i.e., $D_N \cup I_N \subseteq D_N' \cup I_N' \subseteq (D_M \cup I_M \cup D_N \cup I_N)$ and $|D_N' \cup I_N'| = |M| - 1$. By definition of $\text{CAND}$, $N' \in \text{CAND}$. Moreover, since $N \not\subseteq N'$ and $N$ is sufficient, then $N'$ is also sufficient (Proposition 2).

Based on the above observations, we build a set $\mathcal{C}$ of indispensable candidates on seeds that need to be tested for sufficiency:

$$\mathcal{C} = \{N \in \mathcal{R}_A | N \notin I \land \forall M' \in M. N \not\subseteq M' \land |N| = |M| - 1\}$$  \hspace{1cm} (5)

The procedure $\text{findSeed}$, shown in Algorithm 3, in each iteration picks a reduction $N \in \mathcal{C}$ and checks it for sufficiency (via the verifier). If $N$ is sufficient, $\text{findSeed}$ returns $N$ as the seed. Otherwise, when $N$ is insufficient, the algorithm
first attempts to enlarge $N$ into an insufficient reduction $E$ such that $N \subseteq E$. By Proposition 2, every reduction $N'$ such that $N' \subseteq E$ is also insufficient, thus all these reductions are subsequently added to $\mathcal{I}$ and hence removed from $\mathcal{C}$ (note that this includes also $N$). If $\mathcal{C}$ becomes empty, then there is no seed.

The purpose of enlarging $N$ into $E$ is to quickly prune the candidate set $\mathcal{C}$. We could just add all the insufficient reductions $\{N' \mid N' \subseteq N\}$ to $\mathcal{I}$, but note that $|\{N' \mid N' \subseteq E\}|$ is exponentially larger than $|\{N' \mid N' \subseteq N\}|$ w.r.t. $|E| - |N|$. The enlargement, shown in Algorithm 4, works almost dually to shrinking. Let $N = \mathcal{A}_{\Delta, I}$. The algorithm attempts to one by one add the constraints from $\Psi(\Delta) \setminus D$ and $\Psi(\text{Inv}) \setminus I$ to $D$ and $I$, respectively, checking each emerged reduction for sufficiency, and keeping only the changes that preserve $\mathcal{A}_{\Delta, I}$ to be insufficient.

3.4 Representation of $\mathcal{I}$ and $\mathcal{C}$

The final piece of the puzzle is how to efficiently manipulate with the sets $\mathcal{I}$ and $\mathcal{C}$. In particular, we are adding reductions to $\mathcal{I}$ and $\mathcal{C}$, removing reductions from $\mathcal{C}$, checking if a reduction belongs to $\mathcal{I}$, checking if $\mathcal{C}$ is empty, and picking a reduction from $\mathcal{C}$. The problem is that the size these sets can be exponential w.r.t. $|\Psi(\Delta) \cup \Psi(\text{Inv})|$ (there are exponentially many reductions), and thus, it is practically intractable to maintain the sets explicitly. Instead, we use a symbolic representation. Given a TA $\mathcal{A}$ with simple clock constraints $\Psi(\Delta) = \{(e_1, \varphi_1), \ldots, (e_p, \varphi_p)\}$ and $\Psi(\text{Inv}) = \{(l_1, \varphi_1), \ldots, (l_q, \varphi_q)\}$, we introduce two sets $X = \{x_1, \ldots, x_p\}$ and $Y = \{y_1, \ldots, y_q\}$ of Boolean variables. Note that every valuation of the variables $X \cup Y$ one-to-one maps to the reduction $\mathcal{A}_{\Delta, I}$ such that $(e_i, \varphi_i) \in D$ iff $x_i$ is assigned $\text{True}$ and $(l_j, \varphi_j) \in I$ iff $y_j$ is assigned $\text{True}$.

The set $\mathcal{I}$ is gradually built during the whole computation of Algorithm 1. To represent $\mathcal{I}$, we build a Boolean formula $\mathbb{I}$ such that a reduction $N$ does not belong to $\mathcal{I}$ iff $N$ does correspond to a model of $\mathbb{I}$. Initially, $\mathcal{I} = \emptyset$, thus $\mathbb{I} = \text{True}$. To add an insufficient reduction $\mathcal{A}_{\Delta, I}$ and all reductions $N$, $N \in \mathcal{A}_{\Delta, I}$, to $\mathcal{I}$, we add to $\mathbb{I}$ the clause $(\bigvee_{(e_i, \varphi_i) \in \Psi(\Delta) \setminus D} x_i) \lor (\bigvee_{(l_j, \varphi_j) \in \Psi(\text{Inv}) \setminus I} y_j)$.

The set $\mathcal{C}$ is repeatedly built during each call of the procedure findSeed based on Eq. 5 and it is encoded via a Boolean formula $\mathbb{C}$ such that every model of $\mathbb{C}$ does correspond to a reduction $N \in \mathcal{C}$:

$$\mathbb{C} = \mathbb{I} \land \bigwedge_{\mathcal{A}_{\Delta, I} \in \mathcal{M}} ((\bigvee_{(e_i, \varphi_i) \in \Psi(\Delta) \setminus D} x_i) \lor (\bigvee_{(l_j, \varphi_j) \in \Psi(\text{Inv}) \setminus I} y_j)) \land \text{trues}(|M| - 1) \quad (6)$$

where $\text{trues}(|M| - 1)$ is a cardinality encoding forcing that exactly $|M| - 1$ variables from $X \cup Y$ are set to $\text{True}$. To check if $\mathcal{C} = \emptyset$ or to pick a reduction $N \in \mathcal{C}$, we ask a SAT solver for a model of $\mathbb{C}$. To remove an insufficient reduction from $\mathcal{C}$, we update the formula $\mathbb{I}$ (and thus also $\mathbb{C}$) as described above.

3.5 Related Work

Although the concept of minimal sufficient reductions (MSRs) is novel in the context of timed automata, similar concepts appear in other areas of computer
science. For example, see minimal unsatisfiable subsets [15], minimal correction subsets [47], minimal inconsistent subsets [16,18], or minimal inductive validity cores [32]. All these concepts can be generalized as minimal sets over monotone predicates (MSMPs) [48,49]. The input is a reference set $R$ and a monotone predicate $P : P(R) \rightarrow \{1,0\}$, and the goal is to find minimal subsets of $R$ that satisfy the predicate. In the case of MSRs, the reference set is the set of all simple constraints $\Psi(\Delta) \cup \Psi(Inv)$ and, for every $D \cup I \subseteq \Psi(\Delta) \cup \Psi(Inv)$, the predicate is defined as $P(D \cup I) = 1$ iff $A_{<D,I>}$ is sufficient. Many algorithms were proposed (e.g., [45,14,19,22,20,47,21,37,32,23]) for finding MSMPs for particular instances of the MSMP problem. However, the algorithms are dedicated to the particular instances and extensively exploit specific properties of the instances (such as we exploit reduction cores in case of MSRs). Consequently, the algorithms either cannot be used for finding MSRs, or they would be rather inefficient.

4 Synthesis of Relaxation Parameters

The main objective of this study is to make the target locations $L_T$ of a given TA $A = (L,l_0,C,\Delta,Inv)$ reachable by only modifying the constants of simple constraints of $A$. In the previous section, we presented an efficient algorithm to find a set of simple clock constraints $D \subseteq \Psi(\Delta)$ (1) (over transitions) and $I \subseteq \Psi(Inv)$ (2) (over locations) such that the target set is reachable when constraints $D$ and $I$ are removed from $A$. In other words, $L_T$ is reachable on $A_{<D,I>}$. Consequently, a verifier generates a finite run $\rho'_{LT} = (l_0,0) \rightarrow d_0(l_1,v_1) \rightarrow d_1 \rightarrow \ldots \rightarrow d_{n-1}(l_n,v_n)$ of $A_{<D,I>}$ such that $l_n \in L_T$. Let $\pi'_{LT} = l_0,e_1,l_1,\ldots,e_{n-1},l_n$ be the corresponding path on $A_{<D,I>}$, i.e., $\pi'_{LT}$ is realizable on $A_{<D,I>}$ due to the delay sequence $d_0,d_1,\ldots,d_{n-1}$ and the resulting run is $\rho'_{LT}$. The corresponding path on the original TA $A$ defined as in (4) is:

$$\pi_{LT} = M(\pi'_{LT}), \quad \pi_{LT} = l_0,e_1,l_1,\ldots,e_{n-1},l_n,$$  (7)
While \( \pi^l_{LT} \) is realizable on \( A_{<D,I>} \), \( \pi_{LT} \) is not realizable on \( A \) since \( LT \) is not reachable on \( A \). We present an MILP based method to find a relaxation valuation \( r : D \cup I \rightarrow \mathbb{N} \cup \{ \infty \} \) such that the path induced by \( \pi_{LT} \) is realizable on \( A_{<D,I,r>} \).

Given an automaton path \( \pi = l_0, e_1, l_1, \ldots, e_{n-1}, l_n \) with \( e_i = (l_{i-1}, \lambda_i, \phi_i, l_i) \) for each \( i = 1, \ldots, n-1 \), we introduce real valued delay variables \( \delta_0, \ldots, \delta_{n-1} \) that represent the time spent in each location along the path. Since clocks measure the time passed since their last resets, for a fixed path, a clock on a given constraint (invariant or guard) can be mapped to a sum of delay variables:

\[
\Gamma(x, \pi, i) = \delta_k + \delta_{k+1} + \ldots + \delta_{i-1} \quad \text{where} \quad k = \max(\{m \mid x \in \lambda_m, m < i\} \cup \{0\})
\]

The value of clock \( x \) equals to \( \Gamma(x, \pi, i) \) on the \( i \)-th transition \( e_i \) along \( \pi \). In (8), \( k \) is the index of the transition where \( x \) is last reset before \( e_i \) along \( \pi \), and it is 0 if it is not reset. \( \Gamma(0, \pi, i) \) is defined as 0 for notational convenience.

**Guards.** For transition \( e_i \), each simple constraint \( \varphi = x - y \sim c \in S(\phi_i) \) on the guard \( \phi_i \) is mapped to the new delay variables as:

\[
\Gamma(x, \pi, i) - \Gamma(y, \pi, i) \sim c + p_{e_i, \varphi}
\]

where \( p_{e_i, \varphi} \) is a new integer valued relaxation variable if \( (e_i, \varphi) \in D \), otherwise it is set to 0.

**Invariants.** Each clock constraint \( \varphi = x - y \sim c \in S(Inv(l_i)) \) of the invariant of location \( l_i \) is mapped to arriving (10) and leaving (11) constraints over the delay variables, since the invariant should be satisfied when arriving and leaving the location (and hence, due to the invariant convexity, also in the location).

\[
\Gamma(x, \pi, i) \cdot I(x \notin \lambda_i) - \Gamma(y, \pi, i) \cdot I(y \notin \lambda_i) \sim c + p_{l_i, \varphi}, \quad \text{if } i > 0 \text{ (arriving)}
\]

\[
\Gamma(x, \pi, i + 1) - \Gamma(y, \pi, i + 1) \sim c + p_{l_i, \varphi}, \quad \text{leaving}
\]

where \( I \) is a binary function mapping true to 1 and false to 0, \( p_{l_i, \varphi} \) is a new integer valued variable if \( (l_i, \varphi) \in I \), otherwise it is set to 0.

Finally, we define an MILP (12) for the path \( \pi \). The constraint relaxation variables \( \{p_{l, \varphi} \mid (l, \varphi) \in I \} \) and \( \{p_{e, \varphi} \mid (e, \varphi) \in D \} \) (integer valued), and the delay variables \( \delta_0, \ldots, \delta_{n-1} \) (real valued) are the decision variables of the MILP.

\[
\text{minimize} \quad \sum_{(l, \varphi) \in I} p_{l, \varphi} + \sum_{(e, \varphi) \in D} p_{e, \varphi}
\]

subject to (9) for each \( i = 1, \ldots, n-1 \), and \( x - y \sim c \in S(\phi_i) \)

(10) for each \( i = 1, \ldots, n \), and \( x - y \sim c \in S(Inv(l_i)) \)

(11) for each \( i = 0, \ldots, n-1 \), and \( x - y \sim c \in S(Inv(l_i)) \)

\( p_{l, \varphi} \in \mathbb{Z}_+ \) for each \( (l, \varphi) \in I \), and \( p_{e, \varphi} \in \mathbb{Z}_+ \) for each \( (e, \varphi) \in D \)

Let \( \{p_{l, \varphi}^* \mid (l, \varphi) \in I \}, \{p_{e, \varphi}^* \mid (e, \varphi) \in D \}, \) and \( \delta_0^*, \ldots, \delta_{n-1}^* \) denote the solution of MILP (12). Define a relaxation valuation \( r \) with respect to the solution as

\[
r(l, \varphi) = p_{l, \varphi}^* \text{ for each } (l, \varphi) \in I, \quad r(e, \varphi) = p_{e, \varphi}^* \text{ for each } (e, \varphi) \in D.
\]
Theorem 1. Let $\mathcal{A} = (L, l_0, C, \Delta, \text{Inv})$ be a timed automaton, $\pi = l_0, e_1, l_1, \ldots, e_n, l_n$ be a finite path of $\mathcal{A}$, and $D \subset \Psi(\Delta)$, $I \subset \Psi(I)$ be guard and invariant constraint sets. If the MILP constructed from $\mathcal{A}$, $\pi$, $D$ and $I$ as defined in (12) is feasible, then $l_n$ is reachable on $\mathcal{A}_{<D,I,r}$ with $r$ as defined in (13).

Proof sketch Let $\{p_{l,\varphi}^* \mid (l, \varphi) \in I\}$, $\{p_{e,\varphi}^* \mid (e, \varphi) \in D\}$, and $\delta_0^*, \ldots, \delta_{n-1}^*$ be the optimal solution of MILP (12). Define clock value sequence $v_0, v_1, \ldots, v_n$ with respect to the path $\pi$ with $e_i = (l_{i-1}, \lambda_i, \phi_i, l_i)$ and the delay sequence $\delta_0^*, \ldots, \delta_{n-1}^*$ iteratively as $v_i = 0$ and $v_i = (v_{i-1} + \delta_{i-1}^*)[\lambda_i := 0]$ for each $i = 1, \ldots, n$. Along the path $\pi$, $v_i$ is consistent with $\Gamma(\cdot, \pi, i)$ (8) such that

\[ a) \ v_i(x) = \Gamma(x, \pi, i).I(x \notin \lambda_i) \quad \text{and} \quad b) \ v_i(x) + \delta_i^* = \Gamma(x, \pi, i + 1) \quad (14) \]

MILP (12) constraints and (14) imply that the path $M(\pi)$ that end in $l_n$ is realizable on $\mathcal{A}_{<D,I,r}$ via the delay sequence $\delta_0^*, \ldots, \delta_{n-1}^*$.

A linear programming (LP) based approach was used in [27] to generate the optimal delay sequence for a given path of a weighted timed automata. In our case, the optimization problem is in MILP form since we find an integer valued relaxation valuation ($r$) in addition to the delay variables.

Recall that we construct relaxation sets $D$ and $I$ via Algorithm 1, and define $\pi_{LT}$ (7) that reach $L_T$ such that the corresponding path $\pi_{LT}'$ is realizable on $\mathcal{A}_{<D,I,r}$. Then, we define MILP (12) with respect to $\pi_{LT}'$, $D$ and $I$, and define $r$ (13) according to the optimal solution. Note that this MILP is always feasible since $\pi_{LT}'$ is realizable on $\mathcal{A}_{<D,I,r}$. Finally, by Theorem 1, we conclude that $L_T$ is reachable on $\mathcal{A}_{<D,I,r}$.

Example 3. For the TA shown in Fig. 1, Algorithm 1 generates $\mathcal{A}_{<D,I,r}$ with $D = \{(e_5, x \geq 25)\}$ and $I = \{(l_3, u \leq 26)\}$ such that $\pi = l_0, e_1, l_1, e_2, l_2, e_3, l_1, e_4, l_3, e_5$, $l_4$ is realizable on $\mathcal{A}_{<D,I,r}$. The MILP is constructed for $\pi$, $D$ and $I$ with decision variables $p_{e_5,x\geq25}$, $p_{l_3,u\leq26}$, $\delta_0, \delta_1, \delta_2, \delta_3, \delta_4$ and $\delta_5$ as in (12). The solution is $p_{e_5,x\geq25} = 3$, $p_{l_3,u\leq26} = 5$, and the delay sequence is 9, 4, 0, 9, 9, 0. Consequently, $l_4$ is reachable on $\mathcal{A}_{<D,I,r}$ with $r(e_5, x \geq 25) = 3$ and $r(l_3, u \leq 26) = 5$.

5 Case Study

We implemented the proposed reduction and relaxation methods in a tool called Tamus. We use UPPAAL for sufficiency checks and witness computation, and CBC solver from Or-tools library [50] for the MILP part. All experiments were run on a laptop with Intel i5 quad core processor at 2.5 GHz and 8 GB ram. The tool and used benchmarks are available at https://github.com/jar-ben/tamus.

As discussed in Section 1, an alternative approach to solve our problem (Problem 1) is to parameterize each simple clock constraint of the TA. Then, we can run a parameter synthesis tool on the parameterized TA to identify the set of all possible valuations of the parameters for which the TA satisfies the reachability property. Subsequently, we can choose the valuations that assign non-zero values (i.e., relax) to the minimum number of parameters, and out of these, we
A scheduler automaton is composed of a set of paths \( L \) (intermediate locations), paths \( 0 \) \( 2 \) \( T \) \( c \) \( l \) \( k \) \( M \) \( t \) \( c \) \( m \) is the optimal cost of \((12)\).

| Model       | \(|\Psi|\) | \(d\) | \(v\) | \(t\) | \(c_m\) | Model       | \(|\Psi|\) | \(d\) | \(v\) | \(t\) | \(c_m\) | Model       | \(|\Psi|\) | \(d\) | \(v\) | \(t\) | \(c_m\) |
|-------------|-----------|-------|-------|------|-------|-------------|-----------|-------|-------|------|-------|-------------|-----------|-------|-------|------|-------|
| \(A_{(3,1,12)}\) | 11        | 2     | 33    | 0.18 | 6     | \(A_{(5,1,12)}\) | 16        | 3     | 120   | 0.63 | 10    | \(A_{(7,1,12)}\) | 19        | 3     | 120   | 0.63 | 11    |
| \(A_{(3,2,12)}\) | 17        | 1     | 13    | 0.13 | 13    | \(A_{(5,2,12)}\) | 24        | 1     | 42    | 0.35 | 13    | \(A_{(7,2,12)}\) | 28        | 1     | 95    | 0.72 | 13    |
| \(A_{(3,1,18)}\) | 16        | 3     | 61    | 0.37 | 9     | \(A_{(5,1,18)}\) | 23        | 4     | 149   | 0.90 | 16    | \(A_{(7,1,18)}\) | 28        | 5     | 313   | 1.87 | 25    |
| \(A_{(3,2,18)}\) | 24        | 1     | 40    | 0.40 | 6     | \(A_{(5,2,18)}\) | 35        | 1     | 57    | 0.58 | 6     | \(A_{(7,2,18)}\) | 42        | 1     | 70    | 0.74 | 6     |
| \(A_{(3,1,24)}\) | 21        | 4     | 97    | 0.65 | 12    | \(A_{(5,1,24)}\) | 31        | 6     | 327   | 2.16 | 24    | \(A_{(7,1,24)}\) | 38        | 7     | 709   | 4.76 | 35    |
| \(A_{(3,2,24)}\) | 32        | 1     | 80    | 0.85 | 16    | \(A_{(5,2,24)}\) | 47        | 2     | 169   | 1.80 | 31    | \(A_{(7,2,24)}\) | 57        | 2     | 201   | 2.21 | 21    |
| \(A_{(3,1,30)}\) | 26        | 5     | 141   | 1.05 | 15    | \(A_{(5,1,30)}\) | 39        | 7     | 541   | 4.17 | 31    | \(A_{(7,1,30)}\) | 48        | 10    | 1680  | 14.12| 47    |
| \(A_{(3,2,30)}\) | 40        | 1     | 65    | 0.84 | 9     | \(A_{(5,2,30)}\) | 59        | 2     | 330   | 3.95 | 14    | \(A_{(7,2,30)}\) | 72        | 2     | 403   | 5.01 | 14    |

We choose the one with a minimum cumulative change of timing constants. In our experimental evaluation, we evaluate a state-of-the-art parameter synthesis tool called Imitator \([9]\) to run such analysis. Although Imitator is not tailored for our problem, it allows us to measure the relative scalability of our approach compared to a well-established synthesis technique.

We used two collections of benchmarks: one is obtained from literature, and the other are crafted timed automata modeling a machine scheduling problem. All experiments were run using a time limit of 20 minutes per benchmark.

**Machine Scheduling** A scheduler automaton is composed of a set of paths from location \(l_0\) to location \(l_1\). Each path \(\pi = l_0 e_k l_k e_{k+1} \ldots l_{k+M-1} e_{k+M} l_1\) represents a particular scheduling scenario where an intermediate location, e.g. \(l_i\) for \(i = k, \ldots, k + M - 1\), belongs to a unique path (only one incoming and one outgoing transition). Thus, a TA that has \(p\) paths with \(M\) intermediate locations in each path has \(M \cdot p + 2\) locations and \((M + 1) \cdot p\) transitions. Each intermediate location represents a machine operation, and periodic simple clock constraints are introduced to mimic the limitations on the corresponding durations. For example, assume that the total time to use machines represented by locations \(l_{k+i}\) and \(l_{k+i+1}\) is upper (or lower) bounded by \(c\) for \(i = 0, 2, \ldots, M - 2\). To capture such a constraint with a period of \(t = 2\), a new clock \(x\) is introduced and it is reset and checked on every \(t^{th}\) transition along the path, i.e., for every \(m \in \{i \cdot t + k \mid i \cdot t \leq M - 1\}\), let \(e_m = (l_m, \lambda_m, \phi_m, l_{m+1})\), add \(x\) to \(\lambda_m\), set \(\phi_m := \phi_m, x \leq c\) (\(x \geq c\) for lower bound). A periodic constraint is denoted by \((t, c, \sim)\), where \(t\) is its period, \(c\) is the timing constant, and \(\sim \in \{<, \leq, >, \geq\}\). A set of such constraints are defined for each path to capture possible restrictions. In addition, a bound \(T\) on the total execution time is captured with the constraint \(x \leq T\) on transition \(e_{k+M}\) over a clock \(x\) that is not reset on any transition. A realizable path to \(l_1\) represents a feasible scheduling scenario, thus the target set is \(L_T = \{l_1\}\). We have generated 24 test cases. A test case \(A_{(c,p,M)}\) represents a timed automaton with \(c \in \{3, 5, 7\}\) clocks, and \(p \in \{1, 2\}\) paths with \(M \in \{12, 18, 24, 30\}\) intermediate locations in each path. \(R_{c,i}\) is the set of

**Table 1.** Results for the scheduler TA, where \(|\Psi| = |\Psi(\Delta) \cup \Psi(I)|\) is the total number of constraints, \(d = |D \cup U|\) is the minimum MSR size, \(v\) is the number of reachability checks, \(t\) is the computation time in seconds (including the reachability checks), and \(c_m\) is the number of reachability checks.

We have generated 24 test cases. A test case \(A_{(c,p,M)}\) represents a timed automaton with \(c \in \{3, 5, 7\}\) clocks, and \(p \in \{1, 2\}\) paths with \(M \in \{12, 18, 24, 30\}\) intermediate locations in each path. \(R_{c,i}\) is the set of
Table 2. Experimental results for the benchmarks, where $|\Psi|$, $d$, $v$ $t$ and $c_m$ are as defined in Table 1, $|\Psi^u|$ is the number of constraints considered in the analysis and $m$ is the number of mutated constraints. $t^i$, $t^{IT}$, $t^{Ic}$ and $t^{ITc}$ are the Imitator computation times, where $c$ indicates that the early termination flag ("counterexample") is used, otherwise the largest set of parameters is searched, and $T$ indicates that only the constraints from the MSR identified by Tamus are parametrized, otherwise all constraints from $\Psi^u$ are parametrized. $t_0$ shows that the timeout limit is reached (20 min.). We ran the Imitator with the flag "incl". Note that when run with the flag "merge", the performance of Imitator increases on 2 benchmarks, however, it decreases on other 2 benchmarks.

| Model       | Source | Spec. | $|\Psi|$ | $|\Psi^u|$ | $d$ | $m$ | $v$ | $t$ | $c_m$ | $t^i$ | $t^{IT}$ | $t^{Ic}$ | $t^{ITc}$ |
|-------------|--------|-------|---------|----------|-----|-----|-----|-----|-------|-------|---------|---------|---------|
| accel1000   | 11     | reach.| 7690    | 13       | 2   | 3   | 22  | 1.83 | 182.5 | 2.08  | 1.77    | 1.03    |          |
| CAS         | 2      | reach.| 18     | 18       | 2   | 9   | 46  | 0.31 | 16    | 0.75  | 0.11    | 0.09    | 0.01    |
| coffee      | 12     | reach.| 10     | 10       | 2   | 3   | 18  | 0.07 | 14.008| 0.002 | 0.007   | 0.003   |          |
| Jobshop4    | 1      | reach.| 64     | 48       | 5   | 5   | 272 | 1.99 | -     | 949.5 | 942.3  |          |          |
| Pipeline3-3 | 41     | reach.| 41     | 41       | 1   | 12  | 42  | 0.37 | -     | 0.08  | 0.05   |          |          |
| RCP         | 28     | reach.| 42     | 42       | 1   | 11  | 181 | 2.51 | -     | 0.02  | 24.23  | 0.02    |          |
| SIMOP3      | 8      | reach.| 80     | 80       | 6   | 40  | 903 | 10.65| -     | 7.26  | 0.49   |          |          |
| Fischer     | 36     | safety| 24     | 16       | 1   | 0   | 14  | 0.08 | -     | -     | 0.21   | 0.01   |          |
| JLR13-3tasks| 40     | safety| 42     | 36       | 1   | 0   | 40  | 0.41 | -     | 2.60  | 0.05   | 0.08   |          |
| WFAS        | 24     | safety| 32     | 24       | 1   | 0   | 10  | 0.08 | -     | 16.20 | 0.01   | 0.03   | 0.006   |

periodic restrictions defined for the $i^{th}$ path of an automaton with $c$ clocks:

\[ R_{3,1} = \{ (2, 11, \geq), (3, 15, \leq) \} \]
\[ R_{3,2} = \{ (4, 17, \geq), (5, 20, \leq) \} \]
\[ R_{5,1} = R_{3,1} \cup \{ (4, 21, \geq), (5, 25, \leq) \} \]
\[ R_{5,2} = R_{3,2} \cup \{ (8, 33, \geq), (9, 36, \leq) \} \]
\[ R_{7,1} = R_{5,1} \cup \{ (6, 31, \geq), (7, 35, \leq) \} \]
\[ R_{7,2} = R_{5,2} \cup \{ (12, 49, \geq), (12, 52, \leq) \} \]

Note that $\mathcal{A}_{(c, 2, M)}$ emerges from $\mathcal{A}_{(c, 1, M)}$ by adding a path with restrictions $R_{c, 2}$.

Table 1 shows results achieved by Tamus on these models. Tamus solved all models and the hardest one $\mathcal{A}_{(7,1,30)}$ took only 14.12 seconds. As expected, the computation time $t$ increases with the number $|\Psi|$ of simple clock constraints in the model. Moreover, the computation time highly correlates with the size $d$ of the minimum MSR. Especially, if we compare two generic models $\mathcal{A}_{(c, 1, M)}$ and $\mathcal{A}_{(c, 2, M)}$, although $\mathcal{A}_{(c, 2, M)}$ has one more path and more constraints, Tamus is faster on $\mathcal{A}_{(c, 2, M)}$ since it quickly converges to the path with smaller MSRs.

Imitator solved $\mathcal{A}_{(3,1,12)}$, $\mathcal{A}_{(3,2,12)}$, $\mathcal{A}_{(3,1,18)}$, and $\mathcal{A}_{(5,1,12)}$ within 0.08, 0.5, 61, and 67 seconds, and timeouted for the other models. In addition, we run Imitator with a flag “counterexample” that terminates the computation when a satisfying valuation is found. The use of this flag reduced the computation time for the aforementioned cases, and it allowed to solve two more models: $\mathcal{A}_{(3,2,18)}$ and $\mathcal{A}_{(5,2,12)}$. However, using this flag, Imitator often did not provide a solution that minimizes the number of relaxed simple clock constraints.

Benchmarks from Literature We collected 10 example models from literature that include models with a safety specification that requires avoiding a set
of locations \( L_A \), and models with a reachability specification with a set of target locations \( L_T \) as considered in this paper. In both cases, the original models satisfy the given specification. For the first case, we define \( L_A \) as the target set and apply our method. Here, we find the minimal number of timing constants that should be changed to reach \( L_A \), i.e., to violate the original safety specification.

For the second case, inspired from mutation testing [2], we change a number of constraints on the original model so that \( L_T \) becomes unreachable. Eight of the examples are networks of TAs, and while a network of TAs can be represented as a single product TA and hence our approach can handle it, Tamus currently supports only MSR computation for networks of TA, but not MILP relaxation.

The results are shown in Table 2. Tamus computed a minimum MSR for all the models and also provided the MILP relaxation for the non-network models. Note that the bottle-neck of our approach is the MSR computation and especially the verifier calls; the MILP part always took only few milliseconds (including models from Table 1), thus we believe that it would be also the case for the networks of TAs. The base variant of Imitator that computes the set of all satisfying parameter valuations solved only 4 of the 10 models. When run with the early termination flag, Imitator solved 3 more models, however, as discussed above, the provided solutions might not be optimal. We have also evaluated a combination of Tamus and Imitator. In particular, we first run Tamus to compute a minimum MSR \( A_{<D,I>} \), then parameterized the constraints \( D \cup I \) in the original TA \( A \), and run Imitator on the parameterized TA. In this case, Imitator solved 9 out of 10 models. Moreover, we have the guarantee that we found the optimal solution: the MSR ensures that we relax the minimum number of simple clock constraints, and Imitator finds all satisfying parameterizations of the constraints hence also the one with minimum cumulative change of timing constants.

**Conclusion** In this work, we proposed the novel concept of a minimum MSR for a TA, that is a minimum set of simple constraints that need to be relaxed to satisfy a reachability specification. We developed efficient methods to find a minimum MSR, and presented an MILP based solution to tune these constraints. Our analysis on benchmarks showed that our tool Tamus can generate a minimum MSR within seconds even for large systems. In addition, we compared our results with Imitator and observed that Tamus scales much better. However, Tamus minimizes the cumulative change of the constraints from a minimum MSR by considering a single witness path. If the goal is to find a minimal relaxation globally, i.e., w.r.t. all witness paths for the MSR, we recommend to use the combined version of Tamus and Imitator, i.e., first run Tamus to find a minimum MSR, parametrize each constraint from the MSR and run Imitator to find all satisfying parameter valuations, including the global optimum.

**Acknowledgements** This research was supported in part by ERDF “Cyber-Security, CyberCrime and Critical Information Infrastructures Center of Excellence” (No. CZ.02.1.01/0.0/0.0/16_019/0000822) and in part by the European Union’s Horizon 2020 research and innovation programme under the Marie Skłodowska-Curie grant agreement No. 798482.
References

1. Abeddaihm, Y., Maler, O.: Job-shop scheduling using timed automata. In: Berry, G., Comon, H., Finkel, A. (eds.) Computer Aided Verification. pp. 478–492. Springer Berlin Heidelberg, Berlin, Heidelberg (2001). https://doi.org/10.1007/3-540-44585-4_46

2. Aichernig, B.K., Lorber, F., Nickovic, D.: Time for mutants — model-based mutation testing with timed automata. In: Veena, M., Viganò, L. (eds.) Tests and Proofs. pp. 20–38. Springer Berlin Heidelberg, Berlin, Heidelberg (2013). https://doi.org/10.1007/978-3-642-38916-0_2

3. Alur, R.: Timed automata. In: International Conference on Computer Aided Verification. pp. 8–22. Springer (1999). https://doi.org/10.1007/3-540-48683-6_3

4. Alur, R., Dill, D.L.: A theory of timed automata. Theoretical computer science 126(2), 183–235 (1994). https://doi.org/10.1016/0304-3975(94)90010-8

5. André, É.: A benchmark library for parametric timed model checking. In: Artho, C., Olveczky, P.C. (eds.) Formal Techniques for Safety-Critical Systems. pp. 75–83. Springer International Publishing, Cham (2019). https://doi.org/10.1007/978-3-030-12988-0_5

6. André, É.: What’s decidable about parametric timed automata? Int. J. Softw. Tools Technol. Transf. 21(2), 203–219 (Apr 2019). https://doi.org/10.1007/s10009-017-0467-0

7. André, É., Arcaini, P., Gargantini, A., Radavelli, M.: Repairing timed automata clock guards through abstraction and testing. In: Beyer, D., Keller, C. (eds.) Tests and Proofs. pp. 129–146. Springer International Publishing, Cham (2019). https://doi.org/10.1007/978-3-030-31157-5_9

8. André, É., Chatain, T., De Smet, O., Fribourg, L., Ruel, S.: Synthèse de contraintes temporisées pour une architecture d’automatisation en réseau. Journal Européen des Systèmes Automatisés 43 (November 2009). https://doi.org/10.3166/jesa.43.1049-1064

9. André, É., Fribourg, L., Kühne, U., Soulat, R.: Imitator 2.5: A tool for analyzing robustness in scheduling problems. In: Giannakopoulou, D., Méry, D. (eds.) FM 2012: Formal Methods. pp. 33–36. Springer Berlin Heidelberg, Berlin, Heidelberg (2012). https://doi.org/10.1007/978-3-642-32759-9_6

10. André, É., Fribourg, L., Mota, J.M., Soulat, R.: Verification of an industrial asynchronous leader election algorithm using abstractions and parametric model checking. In: Enea, C., Piskac, R. (eds.) Verification, Model Checking, and Abstract Interpretation. pp. 409–424. Springer International Publishing, Cham (2019). https://doi.org/10.1007/978-3-030-11245-5_19

11. André, É., Hasuo, I., Waga, M.: Offline timed pattern matching under uncertainty. In: ICECCS. pp. 10–20. IEEE Computer Society (2018). https://doi.org/10.1109/ICECCS2018.2018.00010

12. André, É., Knapik, M., Lime, D., Penczek, W., Petrucci, L.: Parametric verification: An introduction. Trans. Petri Nets Other Model. Concurr. 14, 64–100 (2019). https://doi.org/10.1007/978-3-662-60651-3_3

13. André, É., Lipari, G., Nguyen, H.G., Sun, Y.: Reachability preservation based parameter synthesis for timed automata. In: Havelund, K., Holzmann, G., Joshi, R. (eds.) NASA Formal Methods. pp. 50–65. Springer International Publishing, Cham (2015). https://doi.org/10.1007/978-3-319-17524-9_5

14. Bacchus, F., Katsirelos, G.: Finding a collection of muses incrementally. In: CPAIOR. Lecture Notes in Computer Science, vol. 9676, pp. 35–44. Springer (2016). https://doi.org/10.1007/978-3-319-33954-2_3
15. de la Banda, M.G., Stuckey, P.J., Wazny, J.: Finding all minimal unsatisfiable sub-
sets. In: PPDP. pp. 32–43. ACM (2003). https://doi.org/10.1145/888251.888256
16. Barnat, J., Bauch, P., Beneš, N., Brim, L., Beran, J., Kratochvíl, T.: Analysing sanity of requirements for avionics systems. FAoC pp. 1–19 (2016). https://doi.org/10.1007/s00165-015-0348-9
17. Behrmann, G., David, A., Larsen, K.G., Hakansson, J., Petterson, P., Yi, W., Hendriks, M.: Uppaal 4.0. In: Proceedings of the 3rd International Conference on the Quantitative Evaluation of Systems. pp. 125–126. QEST ’06, IEEE Computer Society, Washington, DC, USA (2006). https://doi.org/10.1109/QEST.2006.59
18. Bendík, J.: Consistency checking in requirements analysis. In: ISSTA. pp. 408–411. ACM (2017). https://doi.org/10.1145/3092703.3098239
19. Bendík, J., Beneš, N., Černá, I., Jiří: Tunable online MUS/MSS enumeration. In: FSTTCS. LIPIcs, vol. 65, pp. 50:1–50:13. Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2016). https://doi.org/10.4230/LIPIcs.FSTTCS.2016.50
20. Bendík, J., Černá, I.: Replication-guided enumeration of minimal unsatisfiable subsets. In: CP. LNCS, vol. 12333, pp. 37–54. Springer (2020). https://doi.org/10.1007/978-3-030-58475-7_3
21. Bendík, J., Černá, I.: Rotation based MSS/MCS enumeration. In: LPAR. EPIc Series in Computing, vol. 73, pp. 120–137. EasyChair (2020). https://doi.org/10.29007/8btb
22. Bendík, J., Černá, I., Beneš, N.: Recursive online enumeration of all minimal unsatisfiable subsets. In: ATVA. Lecture Notes in Computer Science, vol. 11138, pp. 143–159. Springer (2018). https://doi.org/10.1007/978-3-030-01090-4_9
23. Bendík, J., Ghassabani, E.,Whalen, M.W., Černá, I.: Online enumeration of all minimal inductive validity cores. In: SEFM. Lecture Notes in Computer Science, vol. 10886, pp. 189–204. Springer (2018). https://doi.org/10.1007/978-3-319-92970-5_12
24. Beneš, N., Bezděk, P., Larsen, K.G., Srba, J.: Language emptiness of continuous-time parametric timed automata. In: ICALP (2). Lecture Notes in Computer Science, vol. 9138, pp. 69–81. Springer (2015). https://doi.org/10.1007/978-3-662-47666-6_6
25. Bezděk, P., Beneš, N., Barnat, J., Černá, I.: LTL parameter synthesis of parametric timed automata. In: De Nicola, R., Kühn, E. (eds.) Software Engineering and Formal Methods. pp. 172–187. Springer International Publishing, Cham (2016). https://doi.org/10.1007/978-3-319-41591-8_12
26. Bezděk, P., Beneš, N., Černá, I., Barnat, J.: On clock-aware LTL parameter synthesis of timed automata. J. Log. Algebraic Methods Program. 99, 114–142 (2018). https://doi.org/10.1016/j.jlamp.2018.05.004
27. Bouyer, P., Brihaye, T., Bruyère, V., Raskin, J.F.: On the optimal reachability problem of weighted timed automata. Formal Methods in System Design 31, 135–175 (2007). https://doi.org/10.1007/s10703-007-0035-4
28. Collomb-Annichini, A., Sighireanu, M.: Parameterized reachability analysis of the IEEE 1394 root contention protocol using trex (08 2001)
29. David, A., Illum, J., Larsen, K.G., Skou, A.: Model-based framework for schedulability analysis using UPPAAL 4.1. In: Model-based design for embedded systems, pp. 117–144 (2009)
30. Fehnker, A.: Scheduling a steel plant with timed automata. In: Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA’99 (Cat. No.PR00306). pp. 280–286 (1999). https://doi.org/10.1109/RTCSA.1999.811256
31. Feo-Arenis, S., Westphal, B., Dietsch, D., Muñiz, M., Andisha, A.S.: The wireless fire alarm system: Ensuring conformance to industrial standards through formal verification. In: Jones, C., Pihlajasaari, P., Sun, J. (eds.) FM 2014: Formal Methods. pp. 658–672. Springer International Publishing, Cham (2014). https://doi.org/10.1007/978-3-319-06410-9_44
32. Ghassabani, E., Whalen, M.W., Gacek, A.: Efficient generation of all minimal inductive validity cores. In: FMCAD. pp. 31–38. IEEE (2017). https://doi.org/10.1039/FMCAD.2017.8102238
33. Guan, N., Gu, Z., Deng, Q., Gao, S., Yu, G.: Exact schedulability analysis for static-priority global multiprocessor scheduling using model-checking. In: Proc. of SEUS. pp. 263–272 (2007). https://doi.org/10.1007/10.78-7-3-540-75664-4_26
34. Henzinger, T.A., Preussig, J., Wong-Toi, H.: Some lessons from the hytech experience. In: Proceedings of the 40th IEEE Conference on Decision and Control (Cat. No.01CH37228). vol. 3, pp. 2887–2892 vol.3 (2001)
35. Hoxha, B., Abbas, H., Fainekos, G.: Benchmarks for temporal logic requirements for automotive systems. In: Frehse, G., Althoff, M. (eds.) ARCH14-15. 1st and 2nd International Workshop on Applied veRification for Continuous and Hybrid Systems. EPiC Series in Computing, vol. 34, pp. 25–30. EasyChair (2015). https://doi.org/10.29007/xwrs, https://easychair.org/publications/paper/4bfq
36. Hune, T., Romijn, J., Stoelinga, M., Vaandrager, F.: Linear parametric model checking of timed automata. In: Margaria, T., Yi, W. (eds.) Tools and Algorithms for the Construction and Analysis of Systems. pp. 189–203. Springer Berlin Heidelberg, Berlin, Heidelberg (2001). https://doi.org/10.1007/3-540-45319-9_14
37. Ivrii, A., Malik, S., Meel, K.S., Vardi, M.Y.: On computing minimal independent support and its applications to sampling and counting. Constraints An Int. J. 21(1), 41–58 (2016). https://doi.org/10.1007/s10601-015-9204-z
38. Jiang, Z., Pajic, M., Alur, R., Mangharam, R.: Closed-loop verification of medical devices with model abstraction and refinement. Int. J. Softw. Tools Technol. Transf. 16(2), 191–213 (Apr 2014). https://doi.org/10.1007/s10009-013-0289-7, https://doi.org/10.1007/s10009-013-0289-7
39. Jovanovic, A., Lime, D., Roux, O.H.: Integer parameter synthesis for real-time systems. IEEE Transactions on Software Engineering 41(5), 445–461 (2015). https://doi.org/10.1109/TSE.2014.2357445
40. Jovanović, A., Lime, D., Roux, O.H.: Integer parameter synthesis for timed automata. In: Piterman, N., Smolka, S.A. (eds.) Tools and Algorithms for the Construction and Analysis of Systems. pp. 401–415. Springer Berlin Heidelberg, Berlin, Heidelberg (2013). https://doi.org/10.1007/978-3-642-36742-7_28
41. Knapik, M., Penczek, W.: Bounded model checking for parametric timed automata. Trans. Petri Nets Other Model. Concurr. 5, 141–159 (2010)
42. Kölbl, M., Leue, S., Wies, T.: Clock bound repair for timed systems. In: Dillig, I., Tasiran, S. (eds.) Computer Aided Verification. pp. 79–96. Springer International Publishing, Cham (2019). https://doi.org/10.1007/978-3-030-25540-4_5
43. Kwiatkowska, M., Mereacre, A., Paolletti, N., Patanè, A.: Synthesising robust and optimal parameters for cardiac pacemakers using symbolic and evolutionary computation techniques. In: Abate, A., Safránek, D. (eds.) Hybrid Systems Biology. pp. 119–140. Springer International Publishing, Cham (2015). https://doi.org/10.1007/978-3-319-26916-0_7
44. Larsen, K.G., Yi, W.: Time abstracted bisimulation: Implicit specifications and decidability. In: International Conference on Mathematical Foundations of Programming Semantics. pp. 160–176. Springer (1993). https://doi.org/10.1006/jcss.1997.2623
45. Liffiton, M.H., Previti, A., Malik, A., Marques-Silva, J.: Fast, flexible MUS enumeration. Constraints 21(2), 223–250 (2016). https://doi.org/10.1007/s10601-015-9183-0
46. Lime, D., Roux, O.H., Seidner, C., Traonouez, L.: Romeo: A parametric model-checker for petri nets with stopwatches. In: TACAS. Lecture Notes in Computer Science, vol. 5505, pp. 54–57. Springer (2009). https://doi.org/10.1007/978-3-642-00768-2_6
47. Marques-Silva, J., Heras, F., Janota, M., Previti, A., Belov, A.: On computing minimal correction subsets. In: IJCAI. pp. 615–622. IJCAI/AAAI (2013)
48. Marques-Silva, J., Janota, M., Belov, A.: Minimal sets over monotone predicates in boolean formulae. In: CAV. Lecture Notes in Computer Science, vol. 8044, pp. 592–607. Springer (2013). https://doi.org/10.1007/978-3-642-39799-8_39
49. Marques-Silva, J., Janota, M., Mencía, C.: Minimal sets on propositional formulae. problems and reductions. Artif. Intell. 252, 22–50 (2017). https://doi.org/10.1016/j.artint.2017.07.005
50. Perron, L., Furnon, V.: Or-tools, https://developers.google.com/optimization/
51. Sperner, E.: Ein satz über untermengen einer endlichen menge. Mathematische Zeitschrift 27(1), 544–548 (1928)
52. Wang, F.: Formal verification of timed systems: a survey and perspective. Proceedings of the IEEE 92(8), 1283–1305 (Aug 2004). https://doi.org/10.1109/JPROC.2004.831210

Open Access This chapter is licensed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made.

The images or other third party material in this chapter are included in the chapter’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the chapter’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.