Test Pattern Design for Plasma Induced Damage on Inter-Metal Dielectric in FinFET Cu BEOL Processes

Chi Su *, Yi-Pei Tsai, Chrong-Jung Lin and Ya-Chin King

Abstract

High-density interconnects, enabled by advanced CMOS Cu BEOL technologies, lead to closely placed metals layers. High-aspect ratio metal lines require extensive plasma etching processes, which may cause reliability concerns on inter metal dielectric (IMD) layers. This study presents newly proposed test patterns for evaluating the effect of plasma-induced charging effect on the integrity of IMD between closely placed metal lines. Strong correlations between the plasma charging intensities and damages found in IMD layers are found and analyzed comprehensively.

Keywords: Plasma-induced damage, Advanced FinFET technology, Back-end of line, Inter-metal dielectric

Introduction

Cu-based back-end of line (BEOL) processes have been used extensively as technologies migrate to sub-100 nm regime. Tightly packed interconnects consist of high-aspect ratio vias and metal lines are made possible by a series of plasma-enhanced etching processes [1–3]. It is well known that high-energy plasma treatments can lead to significant degradation and latent damages in transistors’ gate dielectric stacks, which are believed to be the main discharging path during process-induced charging events. To prevent reliability concerns on the gate dielectric quality, IC manufacturers typically provide designer rules and guidelines which limit the size and length of interconnect metal layers [4, 5]. With increased number of metal layers in the complex wiring systems, it is hard to avoid discharging path through inter metal dielectric film during process-induced charging. With the introduction of low-k material in BEOL processes [6, 7], alleviated worsen RC delay issues, the isolation films can be more susceptible to charging stresses [8, 9]. The damages resulting from plasma charging-induced stresses on compact interconnect structures responsible for realizing the intricate BEOL wirings can greatly affect the yield and reliability of advanced CMOS ICs. In this study, we incorporate previously reported the in situ PID recorders [10–12], with newly proposed differential test patterns for monitoring its possible IMD damage when additional discharging path become possible under advanced Cu BEOL processes. The plasma charging levels reported the recorder at different locations across wafer can be correlated with plasma charging damage on IMD films through the new test patterns. Stress-induced failure behaviors on the IMD structures can then be easily revealed through these test patterns which can be used in standard test structure for routine monitoring of new failure modes and possible IMD reliability concerns.

Device Structure and Methodology

Failure analysis results on FinFET-integrated circuits suggest that latent damages of increase trap states within inter-metal dielectric layers between two closely placed isolated interconnect structures may occur, as illustrated in Fig. 1. As the line width and spacing between via and metal interconnects reduce aggressively in advance CMOS BEOL processes, charges collected on large metal

* Correspondence: csu.starlab@gmail.com
Institute of Electronics Engineering, National Tsing Hua University, Hsinchu 300, Taiwan

© The Author(s). 2020 Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.
wires, serves as antennas, may discharge through IMD across metals and vias/gates and metal wires, resulting in high-field and/or high-current stresses on these dielectric films. By placing the in situ PID recorder \[10–12\] next to the two differential test patterns on each die, the reference plasma charging levels across a 12-inch wafer can first be established.

To ensure that to the plasma charging current passing through the dielectric layer between metal layers, the M2 node on test pattern in Fig. 2 is isolated prior to the making of antenna structure. Two new differential test pattern designs aimed at increasing the possibility of causing the latent damage during plasma charging stresses are proposed and illustrated in Fig. 2a, b. The device with type I pattern will only experience high current stress when electrons are collected on its corresponding antenna. This is because the discharging current is rectified by the n+/p junction in series on the conductive pathway. Whereas, the device with type II pattern is subjected to stresses in both directions [13]. Namely, both ion charging and electron charging will be registered on this monitoring device. Consequently, samples in this study are made by the standard FinFET/Cu BEOL process in 16 nm technology node. The antenna structures on a PID recorder as well as the devices with type I and II patterns placed on each die are all designed with a large metal 3 structure. Both types of monitoring devices are designed with differential configuration, which can accentuate and subsequently minimizing the misalignments noise that might lead to fault readings on the PID effects.

**Experimental Results and Discussion**

Data in Fig. 3 are obtained by applying a voltage sweep on metal 2 from 0–20 V at the sweep rate of 0.7 V/sec, while the breakdown voltage, and IMD leakage current on either side of a few different devices with test pattern I can then be obtained and compared. During making of the large M3 antenna of 82,000 $\mu \text{m}^2$, plasma process is expected to induce charging of the antenna. The accumulated charge is expected to discharge through the pathway with the lowest resistance. Data reveals that some samples exhibit early dielectric breakdown, while IMD on other devices remains relatively intact with low leakage.

Fig. 1 Plasma-induced damages in inter-metal dielectric layers between tightly packed interconnect patterns can link to latent degradation on its isolation integrity.

Fig. 2 Illustrations of newly proposed differential test patterns designed to accentuate the effect of latent damage caused by plasma induced a negative and b bi-directional stresses, where the clearance between metal layer to set to 14 nm.
In a charging event, it is expected that the weaker side will serve the dominant discharging path, leading to more prominent imbalance in the level of damages between left and right. Hence, only the devices with large $V_{BD}$ difference between the left and right sides are more likely to be resulting from plasma charging. Hence, the smaller $V_{BD}$ in IMD breakdown on a pair is registered as the level correlated to PdD stress level. Figure 4a shows three typical kinds of characteristics that are found on samples on different dies across a wafer. These samples can be categorized as no breakdown on either side, one-side breakdown or both-side breakdown groups. The portion of devices showing the particular characteristics of each group is shown in the pie chart of Fig. 4b. We found that on samples without antenna have much lower change of having one-side breakdown characteristics. Symmetric behaviors on both sides are found in most of the devices that has not experience plasma charging stress. These further suggest that most of the asymmetric characteristics in a differential pair come from charging stresses when antenna structure is attached.

![Figure 3](image-url)  
**Fig. 3** Leakage current measured on devices with differential test patterns connected to metal-3 antenna of 82,000 $\mu$m$^2$. $V_{BD}$ is defined as the voltage as the current reaches 1 nA for a via length of 32 nm.

![Figure 4](image-url)  
**Fig. 4 a** Different types of breakdown characteristics on the test pairs across a wafer and **b** comparing the percentage of samples exhibiting distinctive types of breakdown characteristics on device pairs over 60 dies.
Using the $V_{BD}$ obtained by the above method, the wafer maps of the PID level and $V_{BD}$ from devices of type I and II patterns are compared in Fig. 5. High similarity between wafer maps of the $V_{BD}$ from both type of monitoring devices and the corresponding reference charging levels is obtained from the PID recorder, see Fig. 5a. PID voltage is believed to record both electron and ion charging events during metal processes [14]. However, samples across a wafer are found to be a predominantly subject to more electron charging than ion charging [14]. We believe that some regional correlated can be seen between the wafer in Fig. 5a, b. While the wafer map in Fig. 5c from pattern II which no obvious similarity to that in Fig. 5a suggests that bi-directional stress [15] might lead to secondary effect on the dielectric layers, which need further investigation. Measured breakdown voltages from the new test patterns vs. the reference PID levels compared in Fig. 6 further reveal that the higher PID level on a die, the lower its $V_{BD}$ the new test patterns. In addition, significant negative correlations between $V_{BD}$ and plasma charging levels can be established. To investigate the effect of one-directional and bi-directional stresses on IMD damage, $V_{BD}$ measured from devised with type I and type II patterns is summarized and compared in Fig. 7. The $V_{BD}$ distribution obtained from devices on 60 dies across wafers indicates that the devices experienced bi-directional charging stresses are more likely to show IMD breakdown at a lower voltage. This could be explained by the asymmetric stress level as polarity changes across a IMD [16]. Moreover, stress-induced leakage current (SILC) measured with 10 V across the dielectric layer is another

![Fig. 5 Schematics and the wafer maps showing the distributions of (a) the PID voltage and $V_{BD}$ from (b) test pattern I and (c) II, showing the regional effect within the circled area from plasma-induced damage on the back-end dielectric layer that can be attributed to the regional plasma charging levels](image)

![Fig. 6 Correlations between $V_{BD}$ from PID levels for a. pattern I and b. pattern II samples, respectively [10–12]](image)
indicator for the increase of trap states [17] within the IMD film. To further minimized the die-to-die variation effect caused by process variation, the leakage ratio from each pair is used as the index to further evaluate the IMD damage. Figure 8 shown that there is essentially no correlation between the leakage current ratio on the two types of devices on the same die. That is to say that misalignment between metal 1 and via2 layers have minimal effects on both patterns. Noted that current ratio, $R$, defined as $I_{LR}/I_{LL}$, is a better index to remove noise from die-to-die variation on these patterns. On complete unbiased devices, the main charging stress occurs on the right or left that should be completely random. Here, some bias effects are found on the current ratios, where its distribution medium are not at 1. To ensure that only the damage results from the plasma charging effects are

**Fig. 7** Comparison of cumulative distribution of $V_{BD}$ from 60 dies across wafer and the portion of samples showing higher breakdown voltages from pattern I vs. that from pattern II

**Fig. 8** Leakage current ratio of left and right side of pattern I and II showing there is no systematic misalignment effect from these samples
accounted for, $R$ is the normalized current ratio, as described in Fig. 9. In the distribution plot across wafer center, $R_N$ from devices of type I pattern follows with the plasma stress level from PID recorders fairly close. On the other hand, $R_N$ from devices susceptible to bi-directional stress cannot be fully explained by the recorded PID levels. This might be caused by significant higher $R_N$ level in devices of pattern II, as a result of addition ion charging events across wafer.

Conclusions
Plasma-induced charging effect on the integrity of IMD films is investigated through newly proposed differential test patterns on advanced FinFET Cu BEOL platforms. Damages in the form of early breakdown and increase SILC in IMD layers are found to be directly correlated to the plasma charging levels across 12-inch wafers.

Acknowledgements
The authors would like to thank the support from the Ministry of Science and Technology (MOST), Taiwan, and Taiwan Semiconductor Manufacturing Company (TSMC).

Authors’ Contributions
Equal contributions for all authors and discussed the results. All authors read and approved the final manuscript.

Funding
This study is supported by the Ministry of Science and Technology (MOST) and the Taiwan Semiconductor Manufacturing Company (TSMC) and the internal funding from NTHU.

Availability of Data and Materials
Not applicable.

Competing Interests
The authors declare that they have no competing interests.

Received: 6 January 2020 Accepted: 21 April 2020
Published online: 01 May 2020

References
1. Kim DW et al (2004) Magnetically enhanced inductively coupled plasma etching of 6H-SiC. IEEE Trans Plasma Sci 32(3):1362–1366
2. A. T. Ping, I. Adesida, M. Asif Khan and J. N. Kuznia, "Reactive ion etching of gallium nitride using hydrogen bromide plasmas," in Electron Lett; vol. 30, no. 22, pp. 1895-1897, 27 Oct. 1994.
3. Lin TH, Belsel M, Tseng Y (1988) Pulsed microwave plasma etching of polymers in oxygen and nitrogen for microelectronic applications. IEEE Trans Plasma Sci 16(6):631–637
4. Davis JA et al (2001) Interconnect limits on gigascale integration (GSI) in the 21st century. Proc IEEE 89(3):305–324
5. K. Han, A. B. Kahng and H. Lee, “Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router,” 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, 2015, pp. 1-6.
6. D. James, “Low-K and Interconnect Stacks — a Status Report,” The 17th Annual SEMI/IEEE ASMC 2006 Conference, Boston, MA, 2006, pp. 108-113.
7. J. Bao et al., “A BEOL multilayer structure with ultra low-k materials (k ≤ 2.4),” 2010 IEEE International Interconnect Technology Conference, Burlingame, CA, 2010, pp. 1-3.
8. F. Xia et al., “Characterization and challenge of TDB reliability in Cu/low K dielectric interconnect,” 2011 International Reliability Physics Symposium, Monterey, CA, 2011, pp. 2C.1.1-2C.1.4.
9. K. P. Cheung et al., “Charging damage in thin gate-oxides-better or worse?” in Proc. 3rd Int. Symp. Plasma Process-Induced Damage, Jun. 1998, pp. 34–37.
10. Tsai Y, Wu C, Lin CJ, King Y (2016) Wafer-Level Mapping of Plasma-Induced Charging Effect by On-Chip In Situ Recorders in FinFET Technologies. IEEE Trans Electron Dev 63(6):2497–2502
11. T. Hsieh, Y. Tsai, C. J. Lin and Y. King, “Charge splitting in-situ recorder (CSIR) for monitoring plasma damage in FinFET BEOL processes,” 2017 IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Toyama, 2017, pp. 128-129.
12. Tsai Y, Liou P, Lin CJ, King Y (2018) Plasma Charging Effect on the Reliability of Copper BEOL Structures in Advanced FinFET Technologies. IEEE J Electron Dev Soc 6:875–883
13. A. Baharin, M. Kocan, G. A. Umana-Membreno, U. K. Mishra, G. Parish and B. D. Nener, “Experimental and numerical investigation of the electrical characteristics of vertical n-p junction diodes created by Si implantation into p-GaN,” 2008 Conference on Optoelectronic and Microelectronic Materials and Devices, Sydney, NSW, 2008, pp. 12-15.
14. C. Wu, Y. Tsai, C. J. Lin and Y. King, “Mapping of wafer-level plasma induced charge contour by novel on-chip in-situ recorders in advance FinFET
technologies," 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, 2015, pp. 7.1.1-7.1.4.

15. S. Krishnan, S. Aur, G. Wilhite and R. Rajgopal, "High density plasma etch induced damage to thin gate oxide," Proceedings of International Electron Devices Meeting, Washington, DC, USA, 1995, pp. 315-318.

16. C. Zhu, P. Guo and Z. Dai, "Investigation on wafer warpage evolution and wafer asymmetric deformation in fan-out wafer level packaging processes," 2017 18th International Conference on Electronic Packaging Technology (ICEPT), Harbin, 2017, pp. 664-668.

17. M. Kimura and H. Koyama, "Stress-induced low-level leakage mechanism in ultrathin silicon dioxide films caused by neutral oxide trap generation," Proceedings of 1994 IEEE International Reliability Physics Symposium, San Jose, CA, USA, 1994, pp. 167-172.

**Publisher’s Note**

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.