Power Management to Meet Thermal Safe Power in Fault-Tolerant Embedded Systems

Mohsen Ansari, Sina Yari-Karin, Sepideh Safari, and Alireza Ejlali

Abstract—Thermal Design Power (TDP) as the chip-level power constraint for a specific chip has been exploited in fault-tolerant embedded systems. TDP, as the chip-level power constraint of the system, could be either pessimistic or thermally unsafe. Employing TDP as a pessimistic constraint can increase the rate of missing real-time constraints because of triggering Dynamic Thermal Management (DTM) more frequently. If TDP as a chip-level power constraint is not a pessimistic constraint, TDP can be thermally unsafe and can lead to thermal violations. Employing Thermal Safe Power (TSP) as the core-level power constraint, which is defined as a function of the number of simultaneously operating cores, can result in improving the efficiency and the schedulability. This comment improves the efficiency and the schedulability rate of one of the proposed methods in the literature by employing TSP.

Index Terms—Power Consumption, Fault-Tolerant Embedded Systems, Thermal Design Power, Thermal Safe Power.

1 OVERVIEW

THERMAL Design Power (TDP) is introduced as the chip-level power constraint by chip manufacturers for a specific chip [1]. TDP, as the chip-level power constraint of the system, could be either pessimistic or thermally unsafe. When TDP is a pessimistic constraint, meeting it increases the rate of missing real-time constraints. This is because Dynamic Thermal Management (DTM) is triggered more frequently [2]. Otherwise, TDP is thermally unsafe and can lead to thermal violations. Consequently, in this paper, we employ Thermal Safe Power (TSP) instead of TDP. TSP is an abstraction that provides thermally safe power constraint in the core level as a function of the number of simultaneously operating cores [2]. Meeting the TSP constraint ensures that DTM is not triggered and guarantees to prevent thermal violations [2][3][6].

In addition to meeting power constraint of the system, real-time requirements must be considered in multicore real-time embedded systems [4][5][6]. The real-time requirement refers to meeting the task deadlines. Moreover, the peak-power-aware real-time embedded systems should have high reliability features in the presence of different types of faults. Consequently, employing a fault-tolerant technique for such systems is mandatory [1][3][5]. Some fault-tolerant techniques like Checkpointing and task re-execution can just tolerate transient faults, but the N-Modular Redundancy (NMR) technique is a common fault-tolerant approach to deal with both transient and permanent faults. However, exploiting the NMR technique incurs power, time, and temperature overhead. Since in real-time embedded systems, meeting deadlines is one of the requirements, using the NMR technique for TDP-constrained systems in a straightforward way may not be a feasible solution. Therefore, the NMR technique should be exploited intelligently because otherwise, it imposes extra time and power overhead. Note that in real-time embedded systems, where the set of tasks is known in advanced, there is a need to have an efficient solution able to satisfy the timing constraints and reliability requirements. Therefore, we can observe from the literature of real-time embedded systems that there is a specific mapping/scheduling policy proposed for each task model.

This paper proposes a Thermal-Aware N-Modular Redundancy technique (called TA-NMR) that exploits the TSP constraint instead of a fixed TDP constraint to improve the efficiency and the schedulability rate of the proposed method in [1] for multicore platforms.

2 MOTIVATIONAL EXAMPLE

This example shows the advantage of using TSP instead of TDP in fault-tolerant systems. We consider a 4-core system with TDP=5W. In this example, the system executes a task graph with five dependent tasks \( \{T_1, \ldots, T_5\} \) with a shared deadline \( D=80\text{ms} \). Fig. 1a represents dependencies between the tasks. Their worst-case execution time of the tasks at the maximum supply voltage and the maximum operational frequency is shown in the Table of Fig. 1b. The maximum power consumption of the tasks on the cores is shown in Fig. 1b. Fig. 1 shows two possible schedules to meet different power constraints, while the proposed method in [1] misses the timing constraint. Fig. 1c shows the scheduling of tasks by applying the proposed method in [1]. In Fig. 1d, we consider the Thermal Safe Power (TSP) constraint as the core-level power constraint [2]. Fig. 1d shows our proposed method such that it meets the TSP and timing constraints simultaneously.
In this section, the effectiveness of TA-NMR technique is evaluated on a system with 4 cores and TDP=5W. We have evaluated our modified method under various system configurations and workloads. Our experiments show that schedulability of the TA-NMR technique is higher than the proposed method in the literature in realistic scenarios.

REFERENCES

[1] M. Ansari, S. Safari, A. Yeganeh-Khaksar, M. Salehi, and A. Ejali, “Peak Power Management to Meet Thermal Design Power in Fault-Tolerant Embedded Systems,” in IEEE Transactions on Parallel and Distributed Sys., vol. 30, no. 1, pp. 161-173, 1 Jan. 2019.

[2] S. Pagani, H. Khdr, J. J. Chen, M. Shafique, M. Li and J. Henkel, “Thermal Safe Power (TSP): Efficient Power Budgeting for Heterogeneous Manycore Systems in Dark Silicon,” in IEEE Trans. on Computers, vol. 66, no. 1, pp. 147 162, 2017.

[3] M. Ansari, J. Saberlatibari, S. M. Pasandideh and A. Ejali, “Simultaneous Management of Peak-Power and Reliability in Heterogeneous Multicore Embedded Systems,” IEEE Trans. on Par. and Dis. Sys., vol. 31, no. 3, pp. 623-633, 1 March 2020.

[4] G. Buttazzo, “Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications,” New York, NY: Springer, 2011.

[5] M. Ansari, A. Yeganeh-Khaksar, S. Safari and A. Ejali, “Peak-Power-Aware Energy Management for Periodic Real-Time Applications,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 4, pp. 779-788, April 2020.

[6] B. Pourmohseni, F. Smirnov, H. Khdr, S. Wildermann, J. Teich and J. Henkel, “Thermally Composable Hybrid Application Mapping for Real-Time Applications in Heterogeneous Many-Core Systems,” 2019 IEEE Real-Time Systems Symposium (RTSS), Hong Kong, Hong Kong, 2019.

[7] W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron and M. R. Stan, “HotSpot: A compact thermal modeling methodology for early-stage VLSI design,” IEEE TVLSI, vol. 14, no. 5, pp. 501–513, 2006.

[8] G. J. Briggs, E. J. Tan, N. A. Nelson, and D. H. Albonesi, “QUILT: a GUI-based integrated circuit floorplanning environment for computer architecture research and education,” Proc. of Workshop on Computer Architecture Education, 2005.