Research Article

FPGA-Based Software Implementation of Series Harmonic Compensation for Single Phase Inverters

K. Selvajyothi and P. A. Janakiraman

1 Department of Electrical Engineering, Indian Institute of Information Technology Design & Manufacturing Kancheepuram, IIT Madras campus, Chennai-600036, India
2 Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai-600036, India

Correspondence should be addressed to K. Selvajyothi, ksjyothi@iiitdm.ac.in

Received 10 June 2009; Accepted 20 October 2009

Copyright © 2010 K. Selvajyothi and P. A. Janakiraman. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This paper presents a single chip FPGA (Altera Cyclone II) controlled single phase inverter, programmed for the reduction of harmonics in the output voltage. Separate composite digital observers have been designed for extracting the fundamental and harmonic components of the voltage and the highly distorted current signals, particularly when the inverter supplies nonlinear loads. These observers have been embedded into the FPGA along with the controllers and I/O interfaces. The multiple observers yield very pure in-phase and quadrature voltage signals for use in the outer loop and similar signals for stabilizing the inner current loop. The inverter could be modeled as a back control system with the fundamental component of the voltage as the desired output while the voltage harmonics take the role of noise creeping into the output. To obtain a very low total harmonic distortion in the voltage waveform, the well-known control strategy of using a very large feedback around the noise signal has been employed.

1. Introduction

Stand-alone inverters are commonly used in the case of power failure, to deliver power for critical loads, which demand purely sinusoidal voltage at the specified magnitude, frequency, and low total harmonic distortion (THDv). The THDv in industry should not exceed 5% as per the guidelines given in the IEEE Standard 519-1992. Fixed passive filters may not perform well, particularly when the operating frequency drifts far away from the set resonance frequency. Alternatively, active filters can be employed. Many control methods have been proposed basically for obtaining pure sinusoidal output with good voltage regulation and fast dynamic response [1–9]. Sinusoidal pulse width modulation (SPWM) schemes for stand-alone inverters have been shown to perform well with linear loads [10]. However, with nonlinear loads the SPWM scheme does not guarantee low distortion in the output voltage. The availability of low cost microprocessors has led to discrete-time methods, such as repetitive control [1, 2], sliding mode control [3], and deadbeat control [4, 5] to improve the performance. To get zero steady-state error in the output voltage and fast response virtual inductor, capacitor and a resistor were used in [6], while internal model control scheme (IMC) was employed in [7]. The control methods presented in [8, 9] employ two-feedback control loops. The inner loop is used for current control and the outer loop is used for voltage control. Many of these methods have not specifically considered the reduction in distortion due to nonlinear loads.

The emergence of FPGAs has drawn much attention due to their shorter design cycle, lower cost, and higher density. The simplicity and programmability of FPGAs make them a most favorable choice for prototyping digital systems. When comparing the dynamic performance and control capabilities in PWM-controlled Power converters FPGA-based digital techniques are better than DSPs [11].

Basically a Luenberger observer (simple observer) can be used for obtaining the filtered fundamental component from the periodic output voltage and current waveforms, which leads to the indirect estimation of the total harmonics in the output voltage due to the nonlinear loads [12]. The Inverter can be modeled as a feedback control system with
the fundamental component as the desired output, while the harmonics take the role of noise creeping into the output. The well-known control strategy of using a large feedback around the noise signal was employed, to reduce the effect of noise at the output. The net effect is a smoother output voltage showing negligible total harmonic distortion, even with nonlinear loads. In this paper, an attempt has been made to show the usefulness of controlling inverters by composite observers [13, 14] rather than by using simple observers. The typical composite observer provides the pure filtered fundamental in-phase signal along with the companion quadrature signal. Besides, the various harmonics are also estimated as instantaneous in-phase and quadrature signal pairs [13, 14]. The composite observer has a repetitive parallel structure, which can be easily implemented in an FPGA.

2. System Overview

An inverter supplying a rectifier with an RC load is shown in Figure 1. The parameters of the inverter are listed in Table 1. The proposed control scheme can be split into two parts:

(a) use of in-phase and quadrature fundamental output voltage and current signals for conventional D-Q control,

(b) reduction of the distortion in the output voltage waveform, by feedback of voltage harmonic signals.

2.1. Design of Discrete Composite Observer. Observability means the ability to estimate the initial state from an infinite number of input-output observations. Any periodic signal \( y(kT) \) rich in harmonics and a DC bias can be modeled as if \( y(kT) \) emanates from a system described by

\[
\begin{align*}
    x((k+1)T) &= A \cdot x(kT), \\
    y(kT) &= C^i \cdot x(kT),
\end{align*}
\]

where

\[
A = \begin{bmatrix}
A_0 & 0 & 0 & - & 0 & - & 0 \\
0 & A_1 & 0 & - & 0 & - & 0 \\
0 & 0 & A_2 & - & 0 & - & 0 \\
\vdots & \vdots & \vdots & \ddots & \vdots & \vdots & \vdots \\
0 & 0 & 0 & - & A_m & - & 0 \\
\vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots \\
0 & 0 & 0 & - & 0 & - & A_N
\end{bmatrix}; \quad A_0 = 1,
\]

\[
[C]^T = \begin{bmatrix}
1 & 1 & 0 & 1 & 0 & - & - & - & - & - & - & 0
\end{bmatrix}.
\]

The typical \( m \)th subblock is given by

\[
A_m = \begin{bmatrix}
\alpha_m & \alpha_{m-1} \\
\alpha_{m+1} & \alpha_m
\end{bmatrix}, \quad \text{where} \quad \alpha_m = \cos(m \cdot \omega_1 T)
\]

with state vector \( x_m(kT) \) and output variable \( y_m(kT) \) defined by

\[
x_m(kT) = \begin{bmatrix} x_{m1}(kT) \\ x_{m2}(kT) \end{bmatrix}, \quad y_m(kT) = C_m^i x_m(kT),
\]

\[
C_m = \begin{bmatrix} 1 & 0 \end{bmatrix} \quad \text{for} \quad m = 1, 2, 3, \ldots, N; \quad C_0 = 1.
\]

The Discrete Composite Observer is a closed loop model of the system, with an open loop part consisting of \( N \) controlled digital oscillators as sub-blocks, one for each harmonic, arranged in the parallel format along with a DC block. The \( m \)th block of the observer can be modeled with a state vector \( \hat{x}_m(kT) \) and an output variable \( \hat{y}_m(kT) \) defined by:

\[
\begin{align*}
    \hat{x}_m(kT) &= \begin{bmatrix} \hat{x}_{m1}(kT) \\ \hat{x}_{m2}(kT) \end{bmatrix}, \\
    \hat{y}_m(kT) &= \hat{x}_{m1}(kT),
\end{align*}
\]

\[
\begin{align*}
    \hat{x}_m((k+1)T) &= A_m \hat{x}_m(kT) + D_m e(kT), \\
    \hat{y}_m(kT) &= C_m^i \hat{x}_m(kT); \quad m = 0, 1, 2, \ldots, N;
\end{align*}
\]

\[
D_m = \begin{bmatrix} d_{m1} \\ d_{m2} \end{bmatrix} \quad \text{for} \quad m = 1, 2, 3, \ldots, N; \quad D_0 = d_0.
\]

The observation error \( e(kT) \) is defined by

\[
e(kT) = y(kT) - \hat{y}(kT) = C^i [x(kT) - \hat{x}(kT)] = C^i E(kT),
\]

where

\[
\hat{y}(kT) = \sum_{m=0}^{N} \hat{y}_m(kT), \quad E(kT) = [x(kT) - \hat{x}(kT)].
\]

The sum of all the individual \((N+1)\) output variables \( \hat{y}_m(kT) \) shown in (7) is the scalar output of the observer.

Under steady state, \( \hat{y}(kT) \to y(kT) \) as \( k \to \infty \).

Each sub-block has two fixed parameters \( Dm = (dm1, dm2) \) and only one tunable parameter \( \alpha_m \). This facilitates easy tuning of the observer under wandering frequency conditions. Only one multiplier is required rather than two required for tuning the two-dimensional subblocks [14].

| Table 1: Inverter system parameters for simulation. |
|--------------------------------------------------|
| Battery Voltage \( V_{dc} \) | 24 V |
| Dither Frequency | 10 kHz |
| Filter Inductance \( L_i / R_f \) | 1.0 mH; 1 Ω |
| Filter Capacitance \( C_f / R_c \) | 96 μF; 0.1 Ω |
| Rectifier Load: Resistance \( R_L \) & Capacitance \( C_{rf} \) | 10 Ω, 1 mF |
| Resistive Load \( R_L \) | 10 Ω |

V: Volt; kHz: kilo Hertz; Ω: Ohm; μF: milli-Farad; mF: milli-Farad.
Figure 1: Single phase inverter circuit under rectifier load with RC filter.

Figure 2: Structure of Discrete Composite Voltage Observer.

The composite observer defined so far can be concisely written as
\[
\hat{x}(k+1)T = [A] \hat{x}(kT) + [D] \cdot e(kT),
\]
where \( D \) the gain vector is given by
\[
D = [d_0, (d_{11}, d_{12}), (d_{21}, d_{22}), \ldots (d_{m1}, d_{m2}), \ldots (d_{N1}, d_{N2})]^T.
\]
The \( 2N + 1 \) observation-error-vector \( [E(kT) = x(kT) - \hat{x}(kT)] \) is composed of the individual estimation errors in the DC, fundamental as well as the real and imaginary (orthogonal) harmonic components of the given signal.

Using (1), (6), and (8), we get
\[
E((k+1)T) = [A - DC^T]E(kT).
\]
The characteristic equation, for the error-difference equation in (10), can be obtained in the \( z \)-domain as
\[
\text{Det}[zI - A + DC^T] = 0,
\]
where \( I \) is a \( (2N + 1) \times (2N + 1) \) identity matrix.

The \( 2N + 1 \) roots of the characteristic equation, which are also defined as the observer poles, can be located within the unit circle in the \( z \)-plane (Figure 3). Such an “observer pole placement” makes the closed loop observer stable and the norm of the error vector \( E \) vanishes as the time tends to infinity, that is, \( \|E(kT)\| \to 0 \), as \( k \to \infty \).

Let the \( 2N + 1 \) closed loop poles to be equidominant and located such that \( z = e^{-\delta T} \) for \( m = 0 \) and
\[
z = e^{-\delta T} [\alpha_m \pm j\beta_m],
\]
where \( \alpha_m = \cos(m \cdot \omega_1 T), \beta_m = \sin(m \cdot \omega_1 T) \) for \( m = 1, 2, \ldots N, \alpha_0 = 1, \beta_0 = 0, \delta = \frac{a}{a_1}, a > 0 \), which controls the observation speed, and \( \omega_1 \) is the Fundamental frequency.

In the structure chosen, for a typical sub-block “\( m \)”, the state variable \( \hat{x}_{m1}(kT) \) will ultimately merge with the \( m \)th harmonic in the input signal. Each sub-block in the observer acts like a comb filter, accepting the signal of the
respect the tuned frequency and rejecting all other harmonic frequencies. The state variable $\hat{x}_{m1}(kT)$ will exhibit a phase-shift of 90° with respect to the signal $\hat{x}_{m1}(kT)$. Further, a magnitude scaling factor $g_m = (\alpha_m - 1)/\beta_m$ needs to be introduced for this orthogonal signal, for equalizing the amplitudes of the two signals $\hat{x}_{m1}(kT)$ and $\hat{x}_{m2}(kT)$. The observer can be tuned when the frequency of the input signal $y(kT)$ to the observer drifts. This is done by adjusting the parameter $\alpha_m$ using the correlation between the error signal $e(kT)$ and the fundamental quadrature signal $\hat{x}_{12}(kT)$ [14]. The fundamental block in the composite observer for $a = 1$ is shown in Figure 4. This “s” domain specification corresponds to $|z| = 0.9758$ in the digital domain (see Figure 3), for a sampling frequency of 12.8 kHz. The various harmonic blocks also have the same structure. However, the quadrature signal ("cos") need not be taken out for the harmonics, thereby reducing the number of gain elements required in the FPGA realization. The structure of the DC block is shown in Figure 5. The gains in these blocks correspond to real part of observer poles at $a = 1$. The composite observer used for voltage signal processing is shown in Figure 6.

The current observer can also be made to have the same structure as the voltage observer. However, to reduce the number of DSP elements required, only the DC block and the fundamental block were used for the current observer as shown in Figure 7.

2.2. D-Q Control Using Fundamental Components. In a 2-phase system the steady-state errors could be overcome by introducing DC reference-commands and the corresponding DC variables for representing the sinusoidal trajectories. When DC variables converge to constant values under steady-state, it is easier to make the steady-state error zero by including a conventional PI controller in the control loop.

Using a discrete composite voltage observer, having DC and odd harmonic blocks up to 11th (0,1,3,...,11), the in-phase (sine) and the fictitious quadrature (cosine) fundamental voltage signals of the inverter can be derived. Applying the Park transformation, in a manner which is

---

**Figure 4:** Structure of the Fundamental block in the Discrete Composite Voltage Observer.

**Figure 5:** DC block in the Discrete Composite Voltage Observer.

**Figure 6:** Structure of Discrete Composite Voltage Observer.

**Figure 7:** Structure of Current Observer.
analogous to 2-phase systems, these components can be transformed to “D-Q” coordinates. The Park transform requires unit sine and cosine reference signals which are generated internally for the stand-alone inverters:

\[
\begin{bmatrix}
V_d \\
V_q
\end{bmatrix} = \begin{bmatrix}
\sin(\omega_1 t) & \cos(\omega_1 t) \\
\cos(\omega_1 t) & -\sin(\omega_1 t)
\end{bmatrix} \cdot \begin{bmatrix}
\sin(\omega_1 t + \varphi_2) \\
\cos(\omega_1 t + \varphi_2)
\end{bmatrix}.
\]

Ideally, the load voltage is expected to contain only the fundamental components, whereas all the other harmonic components including random noise in the voltage loop must be zero. Now, the estimation speed of the observer depends on the pole-location. In the continuous domain, observer poles closer to the origin of the s-plane make the estimation sluggish, while the poles located farther from the origin of the s-plane make the observer faster. On the other hand, for a digital version of the observer, placing the poles closer to the origin in the “z” plane can speed up the estimation while placing the poles near to the unit circle makes it sluggish. In any case, very high-speed observers show a heavy distortion in the extracted fundamental and other components. Placing the observer poles closer to the unit circle in the z-domain (closer to origin of the s-plane) makes the extracted fundamental component pure and accurate, at the cost of increased time for estimation, which may even lead to instability of the voltage control system. The steady-state error-vector between the desired d-q components and the actual d-q components obtained from the composite voltage-observer is processed through PI controllers to obtain D-Q current references. Similarly, using another simple observer, the fundamental in-phase and fictitious quadrature current signals are estimated. This facilitates transformation of the current to the D-Q frame. The current error-vector \([e_{Id}, e_{Iq}]\) in the D-Q frame is processed by simple gain elements \((k)\) even though PI or lead type compensators could have been used. The steady outputs of the two controllers in the current loop are converted into the in-phase and quadrature time signals, via the single-phase-inverse Park transform. The two time signals are added to get the sinusoidal reference signal for pulse width modulation as shown in Figure 8. Without any compensation for harmonics, the output voltage is heavily distorted for a “nonlinear load”, consisting of a rectifier driving a RC load (10 Ω || 1 mF). The THDv is about 15.34% even though the control signal appears to be a pure sine wave. The distorted output voltage, pulsed load current, and the control voltage are shown in Figure 9. The distortion is mainly due to the voltage drop caused by the harmonic currents in the series R-L filter of the inverter.

The control scheme for reducing harmonics in the inverter is shown in Figure 8. The steady-state error-vector \([e_{Id}, e_{Iq}]\) between the desired D-Q component values and the actual D-Q component values obtained from the voltage-observer is processed through PI controllers to obtain D-Q current references. Similarly, using another simple observer, the fundamental in-phase and fictitious quadrature current signals are estimated. This facilitates transformation of the current to the D-Q frame. The current error-vector \([e_{Id}, e_{Iq}]\) in the D-Q frame is processed by simple gain elements \((k)\) even though PI or lead type compensators could have been used. The steady outputs of the two controllers in the current loop are converted into the in-phase and quadrature time signals, via the single-phase-inverse Park transform. The two time signals are added to get the sinusoidal reference signal for pulse width modulation as shown in Figure 8. Without any compensation for harmonics, the output voltage is heavily distorted for a “nonlinear load”, consisting of a rectifier driving a RC load (10 Ω || 1 mF). The THDv is about 15.34% even though the control signal appears to be a pure sine wave. The distorted output voltage, pulsed load current, and the control voltage are shown in Figure 9. The distortion is mainly due to the voltage drop caused by the harmonic currents in the series R-L filter of the inverter.

2.3. Series Compensation by Harmonic Feedback. Let us consider the harmonics creeping into the output due to the voltage drop in the inductor as shown in Figure 10(a). The sum of all the harmonics can be assumed to be equivalent to a noise signal, superimposed on the fundamental component. In Figure 10(b), both the noise and the signal have unity gain. If a control loop could be built around the noise signal, with a high feedback gain “h” for the noise alone, as shown in
Figure 9: Distorted output voltage, current, and control signal with no harmonic feedback.

\[ \text{THD}_v = 15.3\% \]
\[ a = 1 \left. \right| \text{No compensation} \]
\[ V_{IL} \times 20 \left. \right| \text{THD}_v = 15.3\% \]

Figure 10: (a) Voltage drop across the inductor. (b) Equivalence of harmonic distortion to noise. (c) Attenuation of noise in closed loop.

Figure 11: Control signal which yields a pure sine Output.

Figure 12: Load voltage signal after harmonic feed-back while supplying a current to a nonlinear load.

2.4. Model of the Proposed Control System. A model for the fundamental components, as shown in Figure 13, of the inverter control system is obtained on the basis of the following assumptions. Since the loads may be nonlinear, the steady-state fundamental components of the voltage and current signals alone are taken into account for modeling. The inverter is assumed to drive near-unity power factor loads, which makes the system somewhat decoupled as far as the direct and the quadrature channels are concerned. So, we need to consider either the direct axis channel or the quadrature axis channel for analysis. The pulse width
modulating (PWM) block is modeled as a unity-gain \((k \equiv 1)\) saturation-block, which feeds into a linear gain, of value \(= 24\), the battery voltage. The input saturation level of PWM block is the peak of the carrier signal. The LC filter with resistive load can also be included in the model. The observer is equivalent to a lowpass filter in the \(d\) or \(q\) domains. A simple proportional controller with a fixed gain setting (say 1.5) is sufficient for the current loop because the PI controller in the voltage-loop will guarantee the accuracy of the amplitude of the output voltage, in the linear operating region. The real part of the current-observer pole was placed at \(-0.1\omega\). This is slow enough to filter out the harmonics of the current under nonlinear loads like a rectifier with RC filter. The real part of the voltage-observer pole is 10 times faster than the current-observer pole and is placed at \(-1\omega\). The slower current loop causes reduced phase margin and increased overshoot under transient conditions. The stability of the total control system depends mainly on the feedback factor “\(h\)”, observer pole location, and the PI controller settings of the voltage loop. While some of the parameters listed above can be intuitively assigned, the major problem remaining is the design of the PI controller so that the control system would remain stable.

Sketching the root locus and enlarging it around the origin (Figure 14) reveals one real pole and a complex closed loop pole pair being dominant. By adjusting the zero of the PI controller, all three poles can be made to have the same negative real part or remain equally dominant as the closed pole gain tends to infinity. For \(R_{eq} = 5.7\ \Omega\), \(h = 20\), the settings are \(K_p = 0.56\) and \(K_i = 81\). It is appropriate to carry out the stability analysis in the \(z\)-domain.

2.5. Validation of Model. For a step change in the reference \(V_d\), the response of the model and system is shown in Figure 15. The system and the model initial conditions were different. However after convergence, the incremental responses of the system and the model coincide reasonably well.
3. FPGA Implementation Schematic of the Controller

The overall hardware implementation circuit of the single phase inverter is shown in Figure 16. The measured output voltage and current are normalized to unity using \( g_v \) and \( g_i \), which include voltage divider as well as the analog amplifier gains. Inside the FPGA the maximum voltage and current variables are made equal to unity. Hence the same setup could be easily extended to any voltage or current levels, by suitably adjusting the external range setting devices.

The implementation consists of two separate ADCs for feeding in the load voltage and current into the control circuit as shown in Figure 17. A serial +5V, 12-bit, MSOP-8 package analog-to-digital converter ADS7835 was interfaced with Cyclone II FPGA. Handshaking between FPGA and ADS7835 is through 3 signals named Convert, Clock, and Data. The Convert and Clock are input signals to ADC from FPGA, while the converted Data goes into the FPGA. Since the level of the digital I/O signals for the FPGA is at 3.3 V and the ADC operates at 5 V, a digital buffer (16 pin 74HC366) has been provided for the two channels. The serial data from ADS7835 has been converted into 12-bit parallel data in the integer format in the FPGA, which is shown in Figure 17. Since the integer signals are to be normalized to 18-bits floating point, that is, \([3 : 15]\), further conversion to floating point is necessary which is illustrated in Figure 18. Bit-by-bit extraction and addition in the floating point has been carried out for achieving this. These two procedures were incorporated as subsystems.

The measured current and the voltage variables available in the floating point format are fed to separate observers, one for voltage and the other for the current as shown in Figure 19. The basic unit sinusoidal signal is generated by using a look up table and an address-generating counter, triggered by the same pulses, which drive the observers. The arrangement is shown in Figure 20. A 50 Hz unit sine wave is generated, by creating 256 data entries, obtained by sampling off-line, 256 times a full unit sine wave. The LUT which holds the data in the \([3 : 15]\) floating format has 8-bit address space, which can be accessed by an 8-bit address counter. The 12.8 kHz enabling pulses for the address counter are derived from a mod 313 counter, whose clock ticks at 4 MHz. The unit sine wave from the LUT is fed to an observer of the structure shown in Figure 4, so as to get the unit sine and cosine reference signals as shown in Figure 20. The extracted in-phase and quadrature fundamental signals from the voltage or current observer and the lookup table generated unit sine and cosine waves are used to derive the D-Q components of load voltage or current through the Park transform. A typical Park Transform block is shown in Figure 21. The references \( V_{dref} \) and \( V_{qref} \) are set as required in floating point format. The \( V_d \) and \( V_q \) feedback signals are derived from the voltage observer, after Park transformation as explained earlier. The errors in \( V_d \) and \( V_q \) are processed through separate PI controllers. The outputs of these PI controllers are taken to be the \( I_{dref} \) and \( I_{qref} \) signals for inner current loop. The current error signals are processed by proportional controllers and further converted into sinusoidal control signal via single-phase-inverse park transform as shown in Figure 22.

Along with this control signal, voltage harmonics are fed back with a large gain and then filtered to remove very high-frequency noise corrupting the control signal. A 10 kHz triangular carrier (dither) signal is used for the generation of sinusoidal PWM pulses required by the power MOSFETs of the inverter. The schematic is shown in Figure 23.

4. Experimental Results

Using the Altera DSP Builder, a digital version of the control scheme was designed and implemented in a Cyclone II (Altera) FPGA. The load voltage and current corresponding to a nonlinear load, with a harmonic feedback gain in the range \( 0 < h < 20 \), were recorded, for validating the simulations. Figure 24(a) shows the heavily distorted load voltage (THDv 16.4%) for a nonlinear current since no harmonic feedback compensation was provided. Similarly even when a composite voltage observer is used along with a simple current observer, as long as no harmonic feedback compensation is provided, the voltage waveform will be distorted (THDv 15.29%) for a nonlinear load (Figure 24(b)). In Figure 25(a), the harmonic feedback gain “\( h \)” was set at 20, while supplying a rectifier load of 10 \( \Omega \) || 1 mF. It is seen that even a simple voltage observer gives a pure sine wave output, showing a THD of 1.2%. When a composite voltage observer is used along with a simple current observer, the voltage waveform is still purer showing a THD of 0.98% (Figure 25(b)). Even though this result is attractive, very large harmonic feedback gains make the control system sluggish and reduce the stability margin appreciably. From Table 2, it is clear that a harmonic feedback gain of 5 is sufficient to get a THD of 4.67%.

5. Resource Utilization in FPGA

The realization of the control schemes has been done using DSP builder software in MATLAB simulink environment. DSP Builder tool provides a seamless design flow of algorithmic design and system-level integration in MATLAB and Simulink software and then ports the design to HDL for use in Altera’s Quartus II design software. The DSP Builder
can automatically generate preverified RTL output files—including an RTL design and testbench—from the Simulink software. The DSP Builder design flow for Altera FPGA is shown in Figure 26. Quartus II software has been used for fitting the synthesised algorithm into the FPGA. The resource utilization summary for both the control schemes has been shown in Table 3. The total logic elements needed to implement the composite observer scheme using Cyclone II is only about 66%. Table 4 indicates the resources utilized by both the observers in Cyclone II.

Figure 17: ADC Program for ADS 7835 in DSP Builder.

Figure 18: Integer to floating point block.
Figure 19: Generation of D-Q Voltage and Current Signals using the Output of the Inverter.

Figure 20: Internal Generation of Unit sine and cosine signals.

Figure 21: Computation of D-Q components (Park Transform).
Table 2: % THDv of the inverter output voltage with the two different schemes.

| % THDv | Composite voltage observer and Simple current observer | Simple voltage and current observers |
|--------|------------------------------------------------------|-------------------------------------|
| h      | Simulation Expt.                                      | Simulation Expt.                     |
| 0      | 15.34 15.29                                          | 15.94 16.40                         |
| 5      | 3.309 4.67                                          | 3.515 4.79                          |
| 10     | 1.773 2.07                                          | 1.927 2.91                          |
| 15     | 1.197 1.71                                          | 1.321 1.99                          |
| 20     | 0.903 0.97                                          | 1.01 1.20                           |

Figure 22: Fundamental Control signal generation via single-phase-inverse Park transform.

Figure 23: PWM pulse generation from the Control Signal.
### Table 3: Resource utilization of the Simple Observer (SO) and Composite Observer (CO) Control scheme using Quartus II tool.

|            | SO                  | CO                  |
|------------|---------------------|---------------------|
| Family     | Cyclone II          | Cyclone II          |
| Device     | EP2C8T144C8         | EP2C8T144C8         |
| Total logic elements | 1,779/8,256 (21%) | 5,517/8,256 (66%)  |
| Combinational with no register | 1,448              | 4,981              |
| Register only | 16                 | 13                 |
| Combinational with a register | 315                | 523                |
| Logic element usage by number of LUT inputs |                     |                    |
| 4 input functions | 215                | 662                |
| 3 input functions | 1207               | 3,967              |
| <=2 input functions | 341                | 875                |
| Register only | 16                 | 13                 |
| Combinational cells for routing | 13                 | 32                 |
| Logic elements by mode |                     |                    |
| Normal mode | 574                 | 1,480              |
| Arithmetic mode | 1,189               | 4,024              |
| Total registers | 331/8,256 (4%)     | 536/8,256 (6%)     |
| Total LABs | 158/516 (30%)       | 452/516 (87%)      |
| Total pins | 9/85 (10%)          | 9/85 (10%)         |
| M4Ks | 2/36 (5%)           | 2/36 (5%)          |
| Total memory bits | 5,120/165,888 (3%) | 5,120/165,888 (3%) |
| Total RAM block bits | 9,216/165,888 (5%) | 9,216/165,888 (5%) |
| Embedded Multiplier 9-bit elements | 36/36 (100%)       | 36/36 (100%)       |

### Table 4: Resource utilization of the Simple Observer (SO) and Composite Observer (CO) using Quartus II tool.

|            | SO                  | CO                  |
|------------|---------------------|---------------------|
| Family     | Cyclone II          | Cyclone II          |
| Device     | EP2C8T144C8         | EP2C8T144C8         |
| Total logic elements | 265/8,256 (3%)     | 2,431/8,256 (29%)  |
| Combinational with no register | 206                | 2,167              |
| Combinational with a register | 269                | 2,64               |
| Logic element usage by number of LUT inputs |                     |                    |
| 4 input functions | 0                  | 6                   |
| 3 input functions | 240                 | 2,053              |
| <=2 input functions | 25                 | 372                |
| Combinational cells for routing | 0                  | 19                 |
| Logic elements by mode |                     |                    |
| Normal mode | 14                  | 299                |
| Arithmetic mode | 251                 | 2,132              |
| Total registers | 59/8,256 (<1%)     | 264/8,256 (3%)     |
| Total LABs | 24/516 (4%)         | 207/516 (40%)      |
| Embedded Multiplier 9-bit elements | 16/36 (44%)        | 36/36 (100%)       |
6. Conclusion

The reduction of distortion in the voltage waveform in single phase Inverters, caused by the currents drawn by nonlinear loads, can be easily done by feeding back the instantaneous harmonic content of the voltage signal. This harmonic content is computed on-line by a composite observer in the voltage loop, which incidentally can also be used for obtaining the fundamental voltage signal for keeping the output voltage at the desired level. A simple Luenberger observer in the inner current loop serves the purpose of estimating the fundamental component of the load current, which is used for enhancing the stability of the overall scheme. Since the traditional trajectory control systems give rise to a steady-state error, the D-Q control procedure which is popular in 3-phase Inverters has been employed after suitable modifications for accurate voltage control of single-phase inverters. The local harmonic feedback gives rise to an enormous improvement in the quality of the waveform.

Interestingly the individual subblocks described in the work can be easily implemented in a Cyclone II FPGA, after trials in the Simulink environment. The composite observer has a parallel structure, which makes it desirable for implementation via the FPGA route. The digital multiply and add blocks were used for implementing the Park transform blocks. The various signals are almost simultaneously processed as if in an analog circuit, enabling a larger bandwidth for the control scheme. The total number of multipliers,
adders, counters, integrators, and lookup tables was sufficient for implementing the inverter control system along with harmonic compensation procedure. Essentially, the harmonic distortion was cancelled by generating an equivalent opposing signal and adding it to the conventionally generated control signal within the FPGA. This procedure may be thought of as software-series compensation, which eliminates the need for external series transformers. It was found in the simulation and experimental studies that the composite observer shows a slightly faster response and purer output voltage waveform than a basic (simple) observer for the same feedback gain "h". Since the scheme works on the principle of "series software harmonic compensation," which is effectively carried out at the input terminal of the PWM block, a reduction in the maximum available sinusoidal peak voltage results. This is not a serious deficiency, since the output transformer turns ratio can be slightly increased, even at the design stage. Most importantly, the entire scheme could be embedded into a single cyclone FPGA Chip without any additional RAM elements. Some left over area in the FPGA can be used for protection of the Inverter under fault conditions.

References

[1] K. S. Low, K. L. Zhou, and D. W. Wang, “Digital odd harmonic repetitive control of a single-phase PWM inverter,” in Proceedings of the 30th Annual Conference of IEEE Industrial Electronics Society (IECON ’04), pp. 6–11, Busan, South Korea, November 2004.
[2] C. Rech, H. Pinheiro, H. A. Gründling, H. L. Hey, and J. R. Pinheiro, “A modified discrete control law for UPS applications,” IEEE Transactions on Power Electronics, vol. 18, no. 5, pp. 1138–1145, 2003.
[3] T.-L. Tai and J.-S. Chen, “UPS inverter design using discrete-time sliding-mode control scheme,” IEEE Transactions on Industrial Electronics, vol. 49, no. 1, pp. 67–75, 2002.
[4] Z. Kai, K. Yong, X. Jian, and C. Jian, “Deadbeat control of PWM inverter with repetitive disturbance prediction,” in Proceedings of the 14th Annual Applied Power Electronics Conference and Exposition (APEC ’99), vol. 2, pp. 1026–1031, Dallas, Tex, USA, March 1999.
[5] W. Guo, S. Duan, and Y. Kang, “A new digital multiple feedback control strategy for single-phase voltage-source PWM inverters,” in Proceedings of the 10th IEEE Region International Conference on Electrical and Electronic Technology, vol. 2, pp. 809–813, Singapore, August 2001.
[6] P. A. Dahono and E. Taryana, “A new control method for single-phase PWM inverters to realize zero steady-state error and fast response,” in Proceedings of the 5th International Conference on Power Electronics and Drive Systems (PEDES ’03), vol. 2, pp. 888–892, November 2003.
[7] Y. T. Woo and Y. C. Kim, “A digital control of a single-phase UPS inverter for robust AC-voltage tracking,” in Proceedings of the 30th Annual Conference of IEEE Industrial Electronics Society (IECON ’04), vol. 2, pp. 1623–1628, Busan, South Korea, November 2004.
[8] N. M. Abdel-Rahim and J. E. Quaicoe, “Multiple feedback loop control strategy for single-phase voltage-source UPS inverter,” in Proceedings of the 25th Annual IEEE Power Electronics Specialists Conference (PESC ’94), vol. 2, pp. 958–964, Taipei, Taiwan, June 1994.
[9] N. M. Abdel-Rahim and J. E. Quaicoe, “Analysis and design of a multiple feedback loop control strategy for single-phase voltage-source UPS inverters,” IEEE Transactions on Power Electronics, vol. 11, no. 4, pp. 532–541, 1996.
[10] M. A. Boost and P. D. Ziogas, “State of the art PWM techniques: a critical evaluation,” IEEE Transactions on Industry Applications, vol. 24, no. 2, pp. 271–280, 1988.
[11] A. Fratta, G. Grifiero, and S. Nieddu, “Comparative analysis among DSP and FPGA-based control capabilities in PWM power converters,” in Proceedings of the 30th Annual Conference of the IEEE Industrial Electronics Society (IECON ’04), pp. 257–262, November 2004.
[12] K. Selvajothi and P. A. Janakiraman, “Implementation of a control strategy for elimination of voltage harmonics in inverters,” in Proceedings of the 51st IEEE Midwest Symposium on Circuits and Systems (MWSCAS ’08), pp. 13–16, Knoxville, Tenn, USA, August 2008.
[13] K. Selvajothi and P. A. Janakiraman, “Analysis and simulation of single phase composite observer for harmonics extraction,” in Proceedings of the International Conference on Power Electronics, Drives and Energy Systems (PEDES ’06), New Delhi, India, December 2006.
[14] K. Selvajothi and P. A. Janakiraman, “Extraction of harmonics using composite observers,” IEEE Transactions on Power Delivery, vol. 23, no. 1, pp. 31–40, 2008.
