Adiabatic Logic Circuits for Low Power VLSI Applications

Durgesh Patel¹, Dr. S. R. P. Sinha², Meenakshi Shree³

¹, ², ³Department of Electronics Engineering, Institute of Engineering and Technology, Lucknow, India

Abstract: The power dissipation has become a major design issue in VLSI circuits. As the system size is shrinking gradually it has become one of the prime concerns for the designers. The power dissipation can be reduced by introducing different design techniques. In this paper a new adiabatic approach 2PASCL has been introduced. The power dissipation in adiabatic circuits can be minimized more than 90% as compared to conventional CMOS logic. In adiabatic circuit the charge stored in load capacitor is recovered while in conventional CMOS it is transferred to ground which causes wastage of energy.

Keywords: static CMOS, adiabatic logic, energy dissipation, 2PASCL, energy recovery.

1. Introduction

The design of low power circuits is one of the important concerns in VLSI design. Initially it was not a major issue but as the system size is reducing from last few years it has become important for designers. The growing demand for portable electronic devices like mobiles, computers require energy efficient power sources with small size. Although CMOS devices are very Power friendly but minimization of dynamic power dissipation is a big challenge. During charging transfer of charge occurs between \( V_{dd} \) and the load capacitance \( C_L \), i.e. an energy of \( E = \frac{1}{2} C_L V_{dd}^2 \) is transferred from \( V_{dd} \) to \( C_L \). Energy stored in load capacitor:

\[
E_{\text{stored}} = \frac{1}{2} C_L V_{dd}^2
\]

Adiabatic technique is one of the energy efficient technologies for low power VLSI designs. Adiabatic logic works on the charge recovery principle by which energy is recycled instead of dissipation.

2. Operation of Adiabatic Logic

The term ADIABATIC is originated from Greek word that is used to describe the thermodynamic process in which no exchange of energy occurs between the system and the external environment. But in practical computing such ideal condition can not be achieved due to the presence of dissipative elements like resistances. However one can achieve very low power dissipation by reducing the speed of operation and only switching transistors under certain conditions. The adiabatic logic is also known as ENERGY RECOVERY CMOS [1]. In literature, there are two types of adiabatic circuits presented one is full adiabatic and other is quasi-adiabatic or partial adiabatic circuits. In most practical cases two type of dissipation occurs in adiabatic circuit adiabatic loss and non adiabatic loss. Adiabatic loss occurs by switching resistances of transistor when a current flow through the transistor and the non adiabatic loss occurs due to threshold voltage.

The Voltage across the switch= \( IR \)

\[
P(t) \text{ in the switch}=I^2R \quad \text{(1)}
\]

Energy during charge \( E = (I^2R)T \quad \text{(2)} \)

Also \( Q = C_L V_{dd} \), \( I = \frac{CLV_{dd}}{T} \)

\[
E = (I^2R)T = \left(\frac{RC_L}{T}\right) C_L V_{dd}^2 \quad \text{(3)}
\]

Where E is the energy dissipated during charging time, Q is the charge transferred to the load, C is the value of the load capacitance, R is the on-resistance of the PMOS switch, V is the final value of the voltage at the load, T is the charging time.

Theoretically the energy dissipation is nearly zero when the switching time of the driving voltage is long. When \( V_{dd} \) goes from HIGH to LOW discharging process takes place through the NMOS. The energy dissipation can be minimized by increasing the switching time. The energy dissipation is proportional to R. Thus by decreasing the on-resistance of PMOS network will decrease the energy dissipation.
3. Adiabatic Logic Families

The adiabatic logic family can be divided in partial adiabatic and full adiabatic. Some charge is transferred to the ground in partial adiabatic circuit while in full adiabatic circuits all the charges are recovered. Adiabatic logic family consist of many design techniques like efficient charge recovery logic (ECRL), 2N- 2N2P adiabatic logic, Positive feedback adiabatic logic (PFAL), NMOS energy recovery logic(NERL), Clocked adiabatic logic(CAL), True single phase adiabatic logic(TSEL), Source coupled adiabatic logic(SCAL), Two phase adiabatic static clocked logic(2PASCL) and fully adiabatic logic families are Pass transistor adiabatic logic(PAL), Split Rail charge recovery logic(SCRL). But in this paper we are going through ECRL, PFAL, 2PASCL, 2N-2P, 2N-2N2P and CAL. By using these techniques inverter circuit has been designed. These designs show good improvement as compared to conventional CMOS in power dissipation.

A. ECRL

Efficient charge recovery logic (ECRL) [13] proposed by Moon and Jeong is shown in figure 2. Cross-coupled PMOS transistors are used in this design. An AC power supply pwr is used for energy recovery purpose. With the help of out and \( \overline{\text{out}} \) a constant load capacitance is driven by the power clock. Due to the use of cross-coupled PMOS full output swing is found in both precharge recover phase. When the voltage on the supply clock reaches to \( |V_{tp}| \) the PMOS gets off and due to this the recovery path is disconnected which results in incomplete recovery. The ECRL circuits work on the principle of pipelining with four phase power clock. The main disadvantage of ECRL is the occurrence of coupling effect, because two outputs are connected by the PMOS latch and two complementary outputs can interface each other.

![Figure 2: Efficient charge recovery logic proposed by Moon and Jeong](image)

B. PFAL

The positive feedback adiabatic logic (PFAL) [15] works with lower energy consumption compared to others. The schematic of PFAL inverter [1] gate is shown in figure 2. It this design two cross coupled inverters are used in which NMOS connection is made between the output and the power clock. For the purpose of adiabatic charging a time varying source is used that is known as power clock which have four phases. Let us consider the case when input is high. Then transistors m5 and m1 are in on state when the value of power clock increases. Due to this out is connected to ground and \( \overline{\text{out}} \) will follow the changes of power clock. When the power clock comes to \( V_{dd} \), out will be zero and \( \overline{\text{out}} \) will be \( V_{dd} \) which will act as input for the next stage. When power clock varies from \( V_{dd} \) to 0 then the energy will be recovered through the m1.

![Figure 3: PFAL logic circuit](image)

C. 2PASCL

The schematic of two phase adiabatic static clocked logic [6] is shown in figure 4. This circuit consists of two diodes for the energy recovery purpose and to improve the discharging speed of internal signal nodes. In which one is connected between output node and power clock and other is connected between the NMOS and the other power source. It works in two phases: Evaluation and Hold. In evaluation phase \( V_{\phi} \) swings up and \( V_{\phi} \) swings down and in hold phase reverse process occurs. It is not necessary to occur the charging /discharging process after every clock cycle which results in minimum number of dynamic switching. It will suppress the node switching activities.

![Figure 4: 2PASCL logic circuit](image)

D. 2N-2P

Paper ID: NOV162225

C. 2PASCL

The schematic of two phase adiabatic static clocked logic [6] is shown in figure 4. This circuit consists of two diodes for the energy recovery purpose and to improve the discharging speed of internal signal nodes. In which one is connected between output node and power clock and other is connected between the NMOS and the other power source. It works in two phases: Evaluation and Hold. In evaluation phase \( V_{\phi} \) swings up and \( V_{\phi} \) swings down and in hold phase reverse process occurs. It is not necessary to occur the charging /discharging process after every clock cycle which results in minimum number of dynamic switching. It will suppress the node switching activities.

![Figure 4: 2PASCL logic circuit](image)
The schematic of 2N-2P [1] is shown in figure 5. Initially input IN is high and \( \overline{IN} \) is low. When power clock rises from 0 to \( V_{dd} \), the output \( \overline{out} \) remains ground level and \( \overline{out} \) will follow the changes of power clock. When the value of power clock comes to \( V_{dd} \) and \( \overline{out} \) are 0 and \( V_{dd} \) respectively and this is used as input for next stage. When the power clock goes from \( V_{dd} \) to 0 the output \( \overline{out} \) will return the stored energy to power clock.

**Figure 5:** Schematic of 2N-2P inverter

### E. 2N-2N2P

To reduce the coupling effect in 2N-2P a new technique 2N-2N2P [1] was introduced. In 2N-2P the latch is designed by only two PMOSFETs while in 2N-2N2P technique two PMOSFETs and two NMOSFETs are used. The additional cross coupled NMOSFET switches results in a non-floating output for a large part of the recovery phase. The schematic of 2N-2N2P inverter [1] is shown in figure 6. In this technique four phase clocking is used i.e. _evaluation', _hold', _recover' and _wait'.

**Figure 6:** Schematic of 2N-2N2P inverter and power clock

### F. CAL

Clocked Adiabatic Logic is a dual rail logic which is operated from a single phase AC power clock supply [17]. The on chip switching and a small external inductor are used to generate the power clock supply waveform in adiabatic mode. The schematic of basic CAL gate inverter is shown in figure 7. It consists of cross coupled inverters to provide memory function. An auxiliary timing control clock signal CX has been used. This has been introduced to control the transistors that are in series with the logic trees represented by the functional blocks F and \( /F \). The clocked enable devices allow operation with a single power clock.

**Figure 7:** The basic CAL gate- the inverter

### 4. 2PASCL based basic logic gates

The partial adiabatic 2PASCL NAND gate [9] schematic and energy dissipation compared to conventional NAND gate are shown in figure 8. Power dissipation in this design is reduced upto 97% compared to conventional NAND gate.

**Figure 8:** 2PASCL- based NAND logic and waveform from simulation at 100MHz
The schematic of 2PASCL NOR gate and energy dissipation comparison is shown in figure 9. It show reduced power dissipation as compared to conventional NOR gate.

Figure 9: 2PASCL based NOR logic and waveform from simulation at 100MHz

An adiabatic 2PASCL XOR gate schematic and energy dissipation comparison with conventional NOR gate are shown in figure 10.

Figure 10: 2PASCL based XOR logic and waveform from simulation at 100MHz

The schematic of 2PASCL inverter circuit is shown in figure 11. It show power dissipation reduction compared to conventional design.

5. Adiabatic 2PASCL ADDER circuit design

An adder circuit is designed using 2PASCL logic. The schematic is shown in figure 12. The full adder designed using 2PASCL logic will show power reduction as compared to conventional CMOS devices.
6. Future Work

From the study it was found that the adiabatic logic circuits can play a significant role in designing applications where power conservation is one of prime importance such as in high performance, hand held and portable digital systems running on batteries. The above circuits shows power reduction compared to CMOS. In future, we will design circuits using 2N-2N2P, ECRL, PFAL, 2PASCL, CAL etc adiabatic logic so that we can get minimum power dissipation.

7. Conclusion

We have studied about different type of adiabatic logic and found that the adiabatic 2PASCL offers significant power reduction and better performance. The NAND, NOR, EXOR logic using 2PASCL topology has offered more energy saving compared to conventional CMOS. As it dissipates less energy than other adiabatic inverter circuits, 2PASCL is a promising candidate for low power circuits.

References

[1] W.C. Athas, L.J. Sevensson, J.G. Koller, etal., “Low-power digital systems based on adiabatic switching principles,” IEEE Trans. on VLSI Systems, 2(4), Dec. 1994, pp. 398-407

[2] S. Samanta “Adiabatic Computing: A Contemporary Review,” International conference on computers and devices for communication, Dec. 2009, pp. 1-4.

[3] J. Marjonen, and M. Aberg, “A single clocked adiabatic static logic – a proposal for digital low-power applications,” J. VLSI signal processing, vol.27, no.27, Feb.2001, pp.253-268.

[4] A. Vetuli, S. Di Pascoli, and L.M. Reyneri, “Positive feedback in adiabatic logic,” Electron.Lett.,vol.32, Sept. 1996, pp.1867-1869.

[5] E. Amirante, A. Bargagli-Stoffi, J. Fisher, G. Iannaccone, and D.Schmitt-Landsiedel, “Variations of the power dissipation in adiabatic logic gates.” In proc. 11th Int. Workshop PATMOS, Yverdon-Les_Bains, Switzerland, Sept. 2001, pp. 7 – 10.

[6] Y. Moon and D.K. Jeong, “An efficient charge recovery logic circuit,” IEEE J. Solid-States Circuits, vol. 31, no. 4, pp. 514–522, Apr. 1996.

[7] K. Takahashi, and M. Mizunuma, “Adiabatic dynamic CMOS logic circuit,” Electronics and Communications in Japan Part II, vol. 83, no. 5, pp. 50–58, April 2000 [IEICE Trans. Electron., vol. J81-CII, no. 10, pp. 810–817, Oct. 1998].

[8] N. Anuar, Y. Takahashi and T. Sekine, “Adiabatic logic versus CMOS for low power applications,” Proc. ITC–CSIC 2009, pp.302–305, Jul. 2009.

[9] N. Anuar, Y. Takahashi and T. Sekine, “4-bit ripple carry adder using two-phase clocked adiabatic static CMOS logic,” Proc. IEEE TENCON 2009 (accepted).

[10] Y. Ye and K. Roy, “QSERL: Quasi-static energy recovery logic,” IEEEJ. Solid-States Circuits, vol.36, no.2, pp.239–248, Feb. 2001.

[11] J. S. Denker, “A review of adiabatic computing,” in Proc. of the Symposium on Low Power Electronics,1994, pp. 94-97.

[12] A. P. CHANDRAKASAN, S. SHENG, AND R. W. BRODERSEN, “Low Power CMOS Digital Design,” IEEE Journal of Solid-state Circuits, Vol. 27, No. 04, pp. 473-484, April 1999.

[13] Sung-Mo Kang and Yusuf Leblebici, CMOS Digital Integrated Circuits—Analysis and Design, McGraw-Hill, 2003.

[14] J.S. Denker, “A Review of Adiabatic Computing,” Technical Digest IEEE Symposium Low Power Electronics, San Diego, pp. 94-97, October 1994.

[15] T. Gabara, “Pulsed Power Supply CMOS,” Technical Digest IEEE Symposium Low Power Electronics, San Diego, pp. 98-99, October 1994.

[16] B. Voss and M. Glesner, “A Low Power Sinusoidal Clock,” In Proc. of the International Symposium on Circuits and Systems, ISCAS 2001.

[17] W.C. Athas, J.G. Koller, L. Svensson, “An Energy-Efficient CMOS Line Driver using Adiabatic Switching,” Fourth Great Lakes symposium on VLSI, California, March 2005.

Author Profile

Durgesh Patel received the B.Tech degree in Electronics & Communication Engineering from Feroze Gandhi Institute of Engineering and Technology, Raebareli, Uttar Pradesh, India. He is currently final year student of M. Tech in Micro- Electronics from, Institute of Engineering and Technology, Lucknow. His research interest includes low power VLSI circuit designing.

Dr. S.R.P Sinha received the B. Tech degree from, Ranchi University in 1981 and M. Tech degree from University of Roorkee in 1984. He received the Ph.D degree from Lucknow University in 2004. He is presently working as Professor in Department of Electronics Engineering in Institute of engineering and technology, Lucknow. His research interest includes Electronic Devices, Micro-Electronics, VLSI Circuit design.

Meenakshi Shree received the B.Tech degree in Electronics & Communication Engineering from MITs, Lakshmangarh Rajasthan and M. Tech degree from JWWU Women’s University Jaipur, Rajasthan. She is currently working as a faculty in Department of Electronics Engineering in Institute of Engineering and Technology, Lucknow and pursuing Ph.D from Dr. APJ Abdul Kalam Technical University, Lucknow.