A Novel Domino Logic with Modified Keeper in 16nm CMOS Technology

Smita Singhal, Anu Mehra, and Upendra Tripathi

Abstract—Domino logic is a clocked CMOS (Complementary Metal-Oxide Semiconductor) logic with fewer transistors than static CMOS logic. A PMOS (P-type Metal-Oxide Semiconductor) transistor, known as “keeper”, is included in the design to improve the noise tolerance performance and to reduce the leakage current. The aspect ratio i.e. W/L of the keeper (W=width and L=length) is kept low for the correct functionality of the domino logic. This paper proposes a domino logic with modified keeper in order to improve the circuit with respect to power and area as compared to various existing techniques of domino logic i.e. clock delayed domino logic (CDD), high speed domino logic (HSD), multi threshold high speed domino logic (MHSD), clock delayed sleep mode domino logic (CDSMD), sleep switch domino logic (SSD), PMOS only sleep switch domino logic (PSSDD), reduced delay variations domino logic (RDVD) and Foot Driven Stack Transistor Domino Logic (FDSTDL). The proposed as well as existing domino logics, for 8-input as well as 16-input OR gate in 16nm CMOS technology, are simulated for different values of W/L of keeper with W/L ratio ranging from 1 to 6. The power-delay-product (PDP) of proposed design has improved as compared to the existing designs. For 8-input OR gate and W/L=6, PDP had improved to maximum of 99.99% for CDD and minimum of 38.09% for SSD.

Index Terms—Domino, dynamic, static power, CMOS, keeper.

Original Research Paper
DOI: 10.7251/ELS1923041S

I. INTRODUCTION

With the growing trend of wireless communication and portable computing, power dissipation has become one of the critical factors in the development of semiconductor industry. The number of transistors on an integrated circuit are continuously growing according to Moore’s law [1]. Examples are latest cell phone application processors. The transistor count has increased from 1 billion transistors in processor A5 to 2 billions in processor A6 and then to 3 billion in processor A6X [2]. To meet this high transistor density and to increase the performance, CMOS (Complementary Metal-Oxide Semiconductor) technology has to continue to scale. Technology scaling has lead to shrinking of parameters like supply voltage, threshold voltage, gate oxide thickness in order to increase the performance of the circuit [3]. But this has resulted in higher power dissipation. Minimizing power dissipation calls for conscious effort at each abstraction level and at each phase of design process [4].

The power dissipation in a CMOS circuit comprises of mainly two components – dynamic power and static power. Dynamic power occurs due to the switching activities of circuits i.e. charging and discharging of load capacitances, short-circuit current from supply voltage to ground and glitches in the output waveforms. Static power dissipation is related to the logical state of the circuit rather than the switching activities. In CMOS circuits, static power dissipation occurs due to leakage current that flows when the inputs, and thus the outputs, of the gate are not changing. Fig. 1 shows the changes in gate-length and Ioff according to ITRS 2013. Current Ioff contributes to static power.

Static CMOS is a logic circuit in which output is strongly driven because it is directly connected to either to VDD or ground (GND). Fig. 2 shows the static CMOS logic which comprises of pull up network and pull down network. In case of pull-up, a connection is made from VDD to out when out = 1. In case of pull-down, a connection is made from GND to out when out = 0. The number of gates are required are 2N where N is the fan-in. In order to reduce the number of gates, logics like pseudo-NMOS, where NMOS is N-type metal-oxide semiconductor, pass transistor logic have been implemented [5]. But these circuits have large static power
dissipation. To reduce the static power dissipation, dynamic logic or clocked logic has been introduced. Dynamic logic uses only pull down network consisting of NMOS transistors to implement its logic. The block diagram of dynamic logic is shown in Fig. 3(a). It can be seen that the number of transistors are \( N + 2 \) which is less than the static CMOS. The main advantage of dynamic logic is that since the inputs are connected only to NMOS transistors, the input capacitance is less and thus dynamic logic operates faster than their static counterparts [6]. In dynamic logic, clock is distributed throughout and can lead to erroneous values in case of different timings of the clock in different parts of logic. If several stages of CMOS dynamic logic are cascaded using a single clock, a race condition can occur [7]. This can be solved with the help of domino logic which has an extra CMOS inverter at the output node as shown in Fig. 3(b).

Domino CMOS logic is used in variety of applications due to their high speed and low transistor count. But, due to leakage current and charge sharing, this logic has low noise immunity as compared to complementary CMOS logic [8]. Thus a PMOS (P-type Metal-Oxide Semiconductor) keeper is added in domino logic to compensate for the leakage current as shown in Fig. 4. But, the PMOS keeper has the disadvantage for degrading the performance of the device and contention current as explained in Section II.

Many logic techniques have been proposed earlier to improve the domino circuits in terms of performance, delay and area of the circuit.

For a given technology and gate topology, the product of power consumption and propagation delay is generally constant [5]. This product i.e. power-delay-product (PDP) is often used as a quality measure for a switching device. This paper also uses PDP as the metric to compare domino logic designs and to find the one that is fast and consume little energy.

A. Contribution

In this paper, a domino logic with modified keeper is proposed to improve the power dissipation and area of the circuit. The proposed design is compared with previous techniques of domino logic for six different values of aspect ratio of the keeper i.e W/L = 1 to W/L = 6. The design is improved as compared to existing designs for all the values of aspect ratio. The static power dissipation of the proposed design is reduced with respect to the previous techniques. For an 8-input OR gate and W/L = 6, static power has reduced to 99.99% as compared to CDD and to 8.99% as compared to FDSTDL. The area of the circuit is also reduced making the design suitable for low power applications.

B. Organization of paper

Section II describes the functionality of domino logic and existing techniques of domino logic. Section III describes the proposed domino logic technique while Section IV discusses the results of the simulations performed on existing and proposed domino logic. Section V concludes the results of the proposed technique.

II. Literature Review

A. Domino Logic

Fig. 4 shows an 8-input OR-gate standard domino logic module. It consists of a clocked PMOS device \( mp1 \), pull down network consisting of only NMOS transistors, clocked NMOS device \( mn1 \) and a static inverter producing non-inverting output, \( out \) [5]. A PMOS transistor \( mp2 \) known as keeper is added to improve noise margins and to hold the value of output node \( X \) to high state during evaluation phase. The pull down network is built exactly as that in complementary CMOS. The domino module works in two phases – precharge and evaluation. Signal clock controls the mode of operation of domino as shown below:

\[
\text{clock} = \begin{cases} 
0, & \text{precharge phase} \\
1, & \text{evaluation phase} 
\end{cases}
\]  

During precharge phase domino node \( X \) is charged to \( V_{DD} \) by PMOS transistor \( mp1 \). The clocked NMOS transistor \( mn1 \) is off during this phase. Since the value of \( out \) becomes ‘0’, keeper transistor \( mp2 \) turns on which charges the value of node \( X \) to \( V_{DD} \).

During evaluation phase, transistor \( mp1 \) is off while \( mn1 \) is in on state. If the input values \( i1-i8 \) are such that pull down network conducts, then node \( X \) discharges to ‘0’. This will make the value of \( out \) to ‘1’ and thus keeper turns off. If pull

Fig. 2. A static CMOS logic.

Fig. 3. Block diagrams of dynamic and domino logic.
down network is non-conducting then node X will retain the value of VDD with the help of keeper transistor.

During the beginning of evaluation, keeper is on charging the node X to VDD. If the input values makes pull down network in conducting state then node X discharges. This condition is called contention where one device tries to charge the node while other device tries to discharge it. In this case, there will be a direct path from VDD to ground, thus, the circuit will suffer from large power dissipation. The size of the keeper is thus reduced to lower the contention current and to increase the evaluation speed [9]. But, lowering the size of the keeper will reduce the noise margin of the circuit. Many techniques have been proposed in order to eliminate this speed-noise margin trade-off and thus to reduce the contention current.

B. Existing domino logic techniques

Wide fan-in domino logics are used in VLSI circuits and high performance microprocessors. A small PMOS keeper is required in domino logic to maintain the robustness of the circuit. If the number of inputs of domino logic increases, a large sized PMOS keeper is required. But, this in turn increases the contention current between PMOS keeper and NMOS pull down network, which degrades the performance of the circuit and increases the dynamic power loss. To eliminate this problem, a clock delayed domino logic (CDD) with keeper circuit is presented in [10]. Fig. 5 shows the concept of CDD, where mp1 is the clock gated PMOS transistor and mp2 is the keeper. Although this concept eliminates the contention current between PMOS keeper and NMOS pull down network [11], it has more power dissipation and area due to the additional nand gate.

In order to solve the trade-off between performance and noise-margin, a high speed domino logic (HSD) has been developed in [9] as shown in Fig. 6. In this technique, output signal out is connected to the keeper mp2 via NMOS transistor mn1 and PMOS transistor mp3. The gates of mn1 and mp3 are connected to delayed clock signal. This design reduces 60% of energy consumption as compared to standard domino logic [9].

A multi-Vth implementation of high-speed domino logic named here as MHSD was presented to reduce the power loss [9]. Its design is similar to that of HSD except that the source of keeper mp2 is connected to signal sleep instead of VDD. The signal sleep is ‘0’ for active mode while it is ‘1’ for standby mode of operation. Fig. 7 shows the circuit for MHSD logic where high Vth transistors are represented with a thick line in the channel region.

In order to further reduce the power dissipation, [11] have developed another domino logic named clock delayed sleep mode (CDSMD) domino logic. Fig. 8 shows the CDSMD logic which use sleep mode control circuitry and an odd number of inverters for the delayed clock. In CDSMD sleep signal is provided at the gate of transistors mn2, mp4 and mn5.

The circuit shown in Fig. 9 is proposed in [12] for reducing the subthreshold leakage of domino logic circuits.
technique i.e sleep switch dual domino (SSDD), uses sleep switches and a dual threshold voltage in order to place an idle domino logic circuit into a low-leakage state. In Fig. 9 high \( V_{th} \) transistors \( mp1, mp2, mn2 \) and \( mn3 \) are represented with a thick line in the channel region. Another technique PMOS only sleep switch dual-domino (PSSDD) as shown in Fig. 10 uses PMOS only sleep switch transistors i.e. \( mp4, mp5 \) and \( mp7 \) to further reduce the leakage current in domino logic circuits [13]. In [14], work has been done to reduce the delay variation of the circuit which occur due to the feedback loop from output to input. Fig. 11 shows the circuit for reduced delay variations domino logic (RDVD). It uses a stack of PMOS transistors \( mp2 \) and \( mp3 \) as a modified keeper. Fig. 12 shows the configuration of Foot Driven Stack Transistor Domino Logic (FDSTDL). This circuit uses stack of NMOS transistors \( mn2 \) and \( mn3 \) to reduce the leakage current of the circuit.

In all the above designs, keeper is turned off during precharge phase in order to eliminate the contention current. During evaluation phase two condition exists - pull down network is conducting or pull down network is non-conducting. If pull down network conducts, keeper is on. If pull down network is non-conducting, keeper is turned off and domino node \( X \) will maintain the value of \( V_{DD} \) with the help of keeper. Domino logic using CDD, HSD and CDSM have used single threshold voltage while Designs using MHSD, SSDD and PSSDD are dual threshold voltage designs. MHSD, SSDD, PSSDD and CDSM domino logic uses sleep mode control circuit which increases the area of the circuit and thus increases the power dissipation.

III. Proposed Domino Logic with Modified Keeper

Fig. 13 shows the the proposed domino logic with modified keeper circuit. The keeper consists of an NMOS transistor \( mn2 \) which is connected in series to PMOS transistor \( mp2 \). The gate of \( mn2 \) is connected to the clock while gate of \( mp2 \) is connected to the output terminal i.e. \( out \). During the precharge phase (\( clock='0' \)), \( mp1 \) is on, which charges domino node \( X \). Since transistor \( mn2 \) is off, keeper is off at the beginning of evaluation. This will eliminate the contention current.

During evaluation phase (\( clock='1' \)), if pull down network conducts, node \( X \) will get discharged through \( mn1 \). In this case, since \( out \) is ‘1’, \( mp2 \) is off and thus keeper is off. If pull down network is non-conducting then, \( out \) is ‘0’, \( mp2 \) is on while since \( clock \) is ‘1’ \( mn2 \) is also on. Due to the presence of NMOS transistor in the keeper, node \( X \) will be retained to \( V_{DD}-V_{th} \). But, since the domino node \( X \) is connected to the
input of the CMOS inverter, which is a noise robust device, the output of the domino logic will not be effected.

The proposed circuit is similar to standard domino logic except an addition of NMOS transistor in the modified keeper. This NMOS transistor is used in the proposed design to keep the keeper off at the beginning of evaluation and thus to eliminate the contention current and to reduce the power dissipation. The proposed design uses single threshold voltage without any sleep signal which reduces the area as compared to above mentioned designs.

Fig. 14 shows the output waveforms of the proposed domino logic. Here, v(vclk) is the voltage of input clock, v(v1) is input i1, v(vx) is the domino node X and v(vout) is the voltage of terminal out. The values of remaining inputs i2-i8 is '0' and are not shown in the waveforms. The inputs (clock and i1) are taken such that to present the dynamic and static behavior of the proposed design. The rise time, fall time and delay of the input i1 is $7.77 \times 10^{-10}$ s, $7.77 \times 10^{-10}$ s and $1 \times 10^{-9}$ s respectively. The rise time, fall time and delay of output out is $4.35 \times 10^{-9}$ s, $4.12 \times 10^{-9}$ s and $3.65 \times 10^{-9}$ s respectively.

IV. RESULTS AND DISCUSSION

The Ngspice circuit simulator is used for simulating purpose. The 16nm PTM (predictive technology model) (level=54, version=4.0), is used to simulate the proposed technique as well as existing techniques of domino logic. The threshold voltages used during the simulation are mentioned in Table I. The supply voltage for all the designs is 0.9V. The width of PMOS transistor is 250nm while the width of NMOS transistors is 100nm. The width of the keeper transistor is kept at a lower value than that of width of NMOS transistors used in the design. The aspect ratio i.e. W/L of keeper is lowered from 6 to 1. The maximum width of keeper is 96nm while the minimum width is 16nm. The 8-input and 16-input OR gates has been chosen as the verifying circuits, because domino logic is usually used for wide fan-in OR gates. Every domino logic circuit is simulated to find dynamic power dissipation, static power dissipation, propagation delay and PDP for each value of W/L of keeper.

A. Results for 8-bit OR gate

Table II shows the dynamic power dissipation for various domino logic techniques. Fig. 15 shows the graphical representation of the dynamic power for the proposed and existing domino logic techniques. Table III shows the percentage comparison of dynamic power of proposed technique with respect to existing techniques. Positive percentage in Table III means that the existing technique has more dynamic power dissipation than the proposed technique. A negative percentage means that the existing technique have less dynamic power dissipation than the proposed technique. The dynamic power of the proposed technique is reduced significantly as compared to CDD, HSD and MHSD logics. There is a small increase in dynamic power in proposed technique as compared to CDSMD, SSDD, PSSDD and RDVD and FDSTDL logics. It is increased to a maximum of 8.00% as compared to CDSMD for W/L=6. It is also observed that dynamic power dissipation for a domino logic is almost constant for different W/L ratio of the keeper transistor.

Table IV shows the average static power dissipation for various domino logic techniques. Fig. 16 shows the graphical representation of the static power for the proposed and existing domino logic techniques. Table V shows the percentage comparison of static power of proposed technique with respect to existing techniques. The static power dissipation of the proposed technique is reduced as compared to the existing domino logic techniques. For W/L=6, the static power is reduced to 99.99% as compared to CDD while to 8.99% as compared to FDSTDL. For W/L=1, the static power is reduced to 99.99% as compared to CDD while to -22.69% as compared to RDVD.

Table VI shows the propagation delay for various domino logic techniques. Fig. 17 shows the graphical representation of the delay for the proposed and existing domino logic techniques. Table VII shows the percentage comparison of delay of proposed technique with respect to existing techniques. For W/L=6, the delay of the proposed technique is reduced by 38.11% as compared to FDSTDL and it is increased to 23.38% as compared to SSDD. The delay of the proposed technique is increased as compared to the MHSD, SSDD and PSSDD techniques. This is because these techniques are dual threshold voltage techniques and thus have better performance than the proposed technique. The delay of proposed technique is reduced as compared to the rest of the techniques.

Table IX shows the PDP for various domino logic techniques. Fig. 18 shows the graphical representation of PDP for the proposed and existing domino logic techniques. Table X shows the percentage comparison of PDP of proposed technique with respect to existing techniques. It can be seen that PDP of the proposed technique is least as compared to the other techniques. For W/L=6, PDP is reduced to 99.99% as compared to CDD while it is reduced to 38.09% as compared to SSDD. PDP values of RDVD and FDSTDL are very close to the PDP values of proposed technique. Fig. 19 shows the
Fig. 14. Output waveforms of proposed domino logic for i2-18c=’0’.

### TABLE II

**Dynamic Power (watts) of Various Domino Logic Techniques for 8-bit OR gate**

| Dyn. Power | CDD      | HSD      | MHSD     | CDSMD    | SSDD     | PSSDD    | RDVD     | FDSTDL   | Proposed  |
|------------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|
| W/L=6      | 2.78×10⁻¹⁴ | 1.34×10⁻¹⁵ | 1.29×10⁻¹⁵ | 8.25×10⁻¹⁶ | 8.85×10⁻¹⁶ | 9.09×10⁻¹⁶ | 9.12×10⁻¹⁶ | 5.15×10⁻¹⁶ | 8.91×10⁻¹⁶ |
| W/L=5      | 2.78×10⁻¹⁴ | 1.04×10⁻¹⁵ | 1.23×10⁻¹⁵ | 8.25×10⁻¹⁶ | 8.76×10⁻¹⁶ | 9.08×10⁻¹⁶ | 8.86×10⁻¹⁶ | 3.94×10⁻¹⁶ | 8.81×10⁻¹⁶ |
| W/L=4      | 2.78×10⁻¹⁴ | 9.50×10⁻¹⁶ | 1.17×10⁻¹⁵ | 8.25×10⁻¹⁶ | 8.67×10⁻¹⁶ | 9.06×10⁻¹⁶ | 8.67×10⁻¹⁶ | 3.61×10⁻¹⁶ | 8.69×10⁻¹⁶ |
| W/L=3      | 2.78×10⁻¹⁴ | 9.04×10⁻¹⁶ | 1.10×10⁻¹⁵ | 8.25×10⁻¹⁶ | 8.58×10⁻¹⁶ | 9.05×10⁻¹⁶ | 8.52×10⁻¹⁶ | 3.47×10⁻¹⁶ | 8.57×10⁻¹⁶ |
| W/L=2      | 2.78×10⁻¹⁴ | 8.70×10⁻¹⁶ | 1.01×10⁻¹⁵ | 8.25×10⁻¹⁶ | 8.50×10⁻¹⁶ | 9.04×10⁻¹⁶ | 8.39×10⁻¹⁶ | 3.37×10⁻¹⁶ | 8.43×10⁻¹⁶ |
| W/L=1      | 2.78×10⁻¹⁴ | 8.54×10⁻¹⁶ | 9.67×10⁻¹⁶ | 8.24×10⁻¹⁶ | 8.45×10⁻¹⁶ | 9.04×10⁻¹⁶ | 8.27×10⁻¹⁶ | 3.33×10⁻¹⁶ | 8.31×10⁻¹⁶ |

### TABLE III

**Percentage Comparison of Dynamic Power for 8-bit OR gate w.r.t. Proposed Technique**

| Dynamic Power | CDD      | HSD      | MHSD     | CDSMD    | SSDD     | PSSDD    | RDVD     | FDSTDL   | Proposed  |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|
| W/L=6         | 96.79%   | 33.51%   | 30.93%   | 8.80%    | 6.88%    | 1.98%    | 2.30%    | -73.01%  | -123.60%  |
| W/L=5         | 96.83%   | 15.29%   | 28.40%   | 6.79%    | 5.57%    | 2.97%    | 5.66%    | -140.72% | -140.72%  |
| W/L=4         | 96.87%   | 8.53%    | 25.73%   | 5.33%    | 0.23%    | 4.08%    | -0.23%   | -140.72% | -140.72%  |
| W/L=3         | 96.92%   | 5.20%    | 22.09%   | 3.89%    | 0.12%    | 5.30%    | -0.59%   | -146.97% | -146.97%  |
| W/L=2         | 96.97%   | 3.10%    | 16.53%   | 2.18%    | 0.82%    | 6.75%    | -0.48%   | -140.15% | -140.15%  |
| W/L=1         | 97.01%   | 2.69%    | 14.06%   | 0.85%    | 1.66%    | 8.08%    | -0.48%   | -149.55% | -149.55%  |

### TABLE IV

**Static Power (watts) of Various Domino Logic Techniques for 8-bit OR gate**

| Static Power | CDD      | HSD      | MHSD     | CDSMD    | SSDD     | PSSDD    | RDVD     | FDSTDL   | Proposed  |
|--------------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|
| W/L=6        | 8.55×10⁻⁶ | 8.41×10⁻⁹ | 5.33×10⁻⁹ | 1.04×10⁻⁹ | 1.44×10⁻⁹ | 3.99×10⁻⁹ | 1.19×10⁻⁹ | 7.96×10⁻¹⁰ | 7.24×10⁻¹⁰ |
| W/L=5        | 8.55×10⁻⁶ | 6.89×10⁻⁹ | 5.28×10⁻⁹ | 1.05×10⁻⁹ | 1.44×10⁻⁹ | 3.99×10⁻⁹ | 8.79×10⁻¹⁰ | 7.81×10⁻¹⁰ | 7.10×10⁻¹⁰ |
| W/L=4        | 8.55×10⁻⁶ | 5.42×10⁻⁹ | 5.27×10⁻⁹ | 1.05×10⁻⁹ | 1.44×10⁻⁹ | 3.99×10⁻⁹ | 7.96×10⁻¹⁰ | 7.66×10⁻¹⁰ | 6.97×10⁻¹⁰ |
| W/L=3        | 8.55×10⁻⁶ | 4.05×10⁻⁹ | 5.25×10⁻⁹ | 1.06×10⁻⁹ | 1.43×10⁻⁹ | 3.99×10⁻⁹ | 7.11×10⁻¹⁰ | 7.52×10⁻¹⁰ | 6.76×10⁻¹⁰ |
| W/L=2        | 8.55×10⁻⁶ | 2.77×10⁻⁹ | 5.29×10⁻⁹ | 1.05×10⁻⁹ | 1.43×10⁻⁹ | 3.99×10⁻⁹ | 6.27×10⁻¹⁰ | 7.36×10⁻¹⁰ | 6.75×10⁻¹⁰ |
| W/L=1        | 8.55×10⁻⁶ | 2.15×10⁻⁹ | 5.28×10⁻⁹ | 1.06×10⁻⁹ | 1.43×10⁻⁹ | 3.98×10⁻⁹ | 5.42×10⁻¹⁰ | 7.22×10⁻¹⁰ | 6.65×10⁻¹⁰ |
TABLE V
Percentage comparison of Static Power for 8-bit OR gate w.r.t. Proposed Technique

| Static Power | CDD | HSD | MHSD | CDSMD | SSDD | PSSDD | RDVD | FDSTDL |
|--------------|-----|-----|------|-------|------|-------|------|--------|
| W/L=6        | 99.99% | 91.39% | 86.40% | 30.48% | 49.72% | 81.85% | 39.08% | 8.99% |
| W/L=5        | 99.99% | 89.70% | 86.55% | 32.12% | 50.69% | 82.18% | 19.23% | 9.09% |
| W/L=4        | 99.99% | 87.14% | 86.76% | 33.65% | 51.43% | 82.51% | 12.38% | 8.95% |
| W/L=3        | 99.99% | 83.31% | 87.12% | 35.92% | 52.73% | 83.04% | 4.92%  | 10.05% |
| W/L=2        | 99.99% | 75.63% | 87.23% | 35.90% | 52.80% | 83.06% | -7.74% | 8.29%  |
| W/L=1        | 99.99% | 69.07% | 87.41% | 37.12% | 53.50% | 83.29% | -22.69%| 7.89%  |

TABLE VI
Delay (s) of various domino logic techniques for 8-bit OR gate

| Delay | CDD | HSD | MHSD | CDSMD | SSDD | PSSDD | RDVD | FDSTDL | Proposed |
|-------|-----|-----|------|-------|------|-------|------|--------|----------|
| W/L=6 | 4.76×10⁻⁹ | 7.41×10⁻⁹ | 3.84×10⁻⁹ | 5.80×10⁻⁹ | 3.78×10⁻⁹ | 4.27×10⁻⁹ | 4.84×10⁻⁹ | 7.53×10⁻⁹ | 4.66×10⁻⁹ |
| W/L=5 | 4.49×10⁻⁹ | 5.40×10⁻⁹ | 3.81×10⁻⁹ | 5.80×10⁻⁹ | 3.75×10⁻⁹ | 4.26×10⁻⁹ | 4.68×10⁻⁹ | 5.40×10⁻⁹ | 4.59×10⁻⁹ |
| W/L=4 | 4.43×10⁻⁹ | 4.84×10⁻⁹ | 3.79×10⁻⁹ | 5.79×10⁻⁹ | 3.71×10⁻⁹ | 4.25×10⁻⁹ | 4.57×10⁻⁹ | 4.83×10⁻⁹ | 4.53×10⁻⁹ |
| W/L=3 | 4.39×10⁻⁹ | 4.60×10⁻⁹ | 3.75×10⁻⁹ | 5.79×10⁻⁹ | 3.68×10⁻⁹ | 4.24×10⁻⁹ | 4.48×10⁻⁹ | 4.60×10⁻⁹ | 4.46×10⁻⁹ |
| W/L=2 | 4.36×10⁻⁹ | 4.45×10⁻⁹ | 3.70×10⁻⁹ | 5.79×10⁻⁹ | 3.64×10⁻⁹ | 4.23×10⁻⁹ | 4.40×10⁻⁹ | 4.45×10⁻⁹ | 4.39×10⁻⁹ |
| W/L=1 | 4.34×10⁻⁹ | 4.38×10⁻⁹ | 3.67×10⁻⁹ | 5.79×10⁻⁹ | 3.62×10⁻⁹ | 4.23×10⁻⁹ | 4.33×10⁻⁹ | 4.38×10⁻⁹ | 4.33×10⁻⁹ |

Fig. 15. Dynamic Power of various domino logic techniques for 8-bit OR gate.

Fig. 16. Static Power of various domino logic techniques for 8-bit OR gate.

Fig. 17. Delay of various domino logic techniques for 8-bit OR gate.

comparison of PDP values RDVD, FDSTDL and proposed domino logic techniques.

Table XI shows the total number of transistors per domino logic module. The no. of transistors in the pull down network are not considered. There are six transistors in the proposed design which is minimum as compared to the existing techniques.

Rise time, fall time, delay, minimum output level (Min O/P) and maximum output level (Max O/P) of various domino logic techniques are shown in table VIII. The minimum input level is 0 V and maximum input level is 0.9 V. The parameter delay is the delay time from t = 0 ns. All the parameters in Table VIII are for W/L = 6.
TABLE VIII
Parameters of output waveform for various domino logic circuit for 8-bit OR gate

| Parameter       | CDD | HSD | MHSD | CDSMD | SSDD | PSSDD | RDVD | FDSTDL | Proposed |
|-----------------|-----|-----|------|-------|------|-------|------|--------|----------|
| Rise Time (s)   | 3.74×10^{-9} | 4.21×10^{-9} | 4.19×10^{-9} | 3.74×10^{-9} | 1.52×10^{-9} | 6.03×10^{-9} | 3.82×10^{-9} | 4.04×10^{-9} | 4.35×10^{-9} |
| Fall Time (s)   | 4.12×10^{-9} | 4.12×10^{-9} | 4.12×10^{-9} | 9.52×10^{-9} | 4.12×10^{-9} | 2.11×10^{-9} | 4.12×10^{-9} | 4.13×10^{-9} | 4.12×10^{-9} |
| Delay (s)       | 3.95×10^{-9} | 3.99×10^{-9} | 3.28×10^{-9} | 3.65×10^{-9} | 3.24×10^{-9} | 3.23×10^{-9} | 3.76×10^{-9} | 4.01×10^{-9} | 3.65×10^{-9} |
| Min O/P (V)     | -1.25×10^{-14} | 1.58×10^{-6} | 1.32×10^{-4} | -9.55×10^{-5} | 1.71×10^{-4} | 7.49×10^{-5} | -1.43×10^{-4} | -1.77×10^{-4} | -8.77×10^{-5} |
| Max O/P (V)     | 0.9 | 0.9 | 0.9 | 0.9 | 0.9 | 0.9 | 0.9 | 0.9 | 0.9 |

TABLE IX
PDP (watts - s) of various domino logic techniques for 8-bit OR gate

| PDP  | CDD | HSD | MHSD | CDSMD | SSDD | PSSDD | RDVD | FDSTDL |
|------|-----|-----|------|-------|------|-------|------|--------|
| W/L=6 | 4.07×10^{-14} | 6.23×10^{-17} | 2.04×10^{-17} | 6.04×10^{-18} | 5.44×10^{-18} | 1.70×10^{-17} | 5.75×10^{-18} | 5.99×10^{-18} | 3.37×10^{-18} |
| W/L=5 | 3.89×10^{-14} | 3.72×10^{-17} | 2.01×10^{-17} | 6.07×10^{-18} | 5.40×10^{-18} | 1.70×10^{-17} | 4.11×10^{-18} | 4.22×10^{-18} | 3.26×10^{-18} |
| W/L=4 | 3.79×10^{-14} | 2.62×10^{-17} | 1.99×10^{-17} | 6.08×10^{-18} | 5.32×10^{-18} | 1.69×10^{-17} | 3.63×10^{-18} | 3.69×10^{-18} | 3.16×10^{-18} |
| W/L=3 | 3.75×10^{-14} | 1.86×10^{-17} | 1.97×10^{-17} | 6.11×10^{-18} | 5.26×10^{-18} | 1.69×10^{-17} | 3.18×10^{-18} | 3.46×10^{-18} | 3.01×10^{-18} |
| W/L=2 | 3.73×10^{-14} | 1.23×10^{-17} | 1.95×10^{-17} | 6.10×10^{-18} | 5.20×10^{-18} | 1.68×10^{-17} | 2.75×10^{-18} | 3.27×10^{-18} | 2.96×10^{-18} |
| W/L=1 | 3.71×10^{-14} | 9.42×10^{-18} | 1.94×10^{-17} | 6.12×10^{-18} | 5.18×10^{-18} | 1.68×10^{-18} | 2.35×10^{-18} | 3.16×10^{-18} | 2.88×10^{-18} |

TABLE X
Percentage comparison of PDP for 8-bit OR gate w.r.t. Proposed Technique

| PDP  | CDD | HSD | MHSD | CDSMD | SSDD | PSSDD | RDVD | FDSTDL |
|------|-----|-----|------|-------|------|-------|------|--------|
| W/L=6 | 99.99% | 94.59% | 83.52% | 44.21% | 38.09% | 80.22% | 41.42% | 43.74% |
| W/L=5 | 99.99% | 91.24% | 83.79% | 46.26% | 39.63% | 80.80% | 20.75% | 22.70% |
| W/L=4 | 99.99% | 87.95% | 84.16% | 48.05% | 40.64% | 81.34% | 13.08% | 14.53% |
| W/L=3 | 99.99% | 83.84% | 84.71% | 50.72% | 42.80% | 82.19% | 5.50% | 12.93% |
| W/L=2 | 99.99% | 75.99% | 84.86% | 51.45% | 43.13% | 82.44% | -7.38% | 9.62% |
| W/L=1 | 99.99% | 69.52% | 85.19% | 53.13% | 44.56% | 82.95% | -22.29% | 9.25% |

FIGURES

![Graph](image1)

Fig. 18. Power-Delay-Product(PDP) of various domino logic techniques for 8-bit OR gate.

![Graph](image2)

Fig. 19. Power-Delay-Product(PDP) of RDVD, FDSTDL and Proposed technique for 8-bit OR gate.

B. Results for 16 bit OR gate

Simulation have been carried out for existing and proposed techniques for 16 bit OR gate. Table XII shows the results for PDP values for 16-bit OR gate. Table XIII shows the comparison of proposed techniques with respect to the existing techniques. For W/L=6, PDP is reduced to 99.99% as compared to CDD while it is reduced to 33.46% as compared to CDSMD.

C. Monte Carlo Simulation and Noise Analysis

An unavoidable process variations may occur during the integrated circuit fabrication, which may impact the static and dynamic characteristics of the circuit. In Monte Carlo analysis, various parameters are selected at random so as to check the performance of the circuit during variations. Various parameters varied for MOS transistors during Monte Carlo simulation are threshold voltage, mobility, oxide thickness,
width and length. Generated random values for most of the parameters are nominal value plus variation drawn from Gaussian distribution with mean 0 and standard deviation 0.1 (relative to nominal), divided by sigma 3.

Fig. 20 shows the transient output for 50 runs of simulation for 8-bit OR gate and 16-bit OR gate. For the proposed domino logic the worst case is chosen with 0.9V\text{DD} and 130°C and best case is chosen with 1.1V\text{DD} at -30°C. Table XIV shows the results of monte carlo simulation for the proposed circuit. It can be seen that proposed circuit have lower variability and standard deviation. Thus the proposed circuit is reliable and robust.

The proposed design is suitable for low power applications with low power dissipation, low area and a little loss in performance. In order to perform the noise analysis, Unity Noise Gain (UNG) [15] is calculated. UNG is the amount of DC noise at all inputs that result in the same amount of noise at the output node [16]. Table XV shows the UNG of various domino logic techniques. A higher value of UNG shows better noise immunity.

Table XVI shows the comparison of the results (in percentages) showing the advantages and disadvantages of the proposed technique in relation to each of the existing ones. Here, the percentage shows the increase in performance of the proposed technique and is calculated using equation below:

\[
\text{Increase in Performance}(\%) = \frac{\text{PARAM}_{\text{existing}} - \text{PARAM}_{\text{proposed}}}{\text{PARAM}_{\text{proposed}}} \times 100\% \tag{2}
\]

where, PARAM\text{existing} is the parameter of the existing technique and PARAM\text{proposed} is the parameter of the proposed technique. In table XVI parameter P\text{dyn} is the dynamic power, \text{Pstat} is the static power, \text{Delay} is the propagation delay, \text{Trise} is the rise time and \text{Tfall} is the fall time for 8-bit OR gate for W/L=6.

Below is the list which gives the summary of various techniques for domino logic.

- CDD: Low power dissipation. Large area due to nand gate.
- HSD: Reduces the tradeoff between performance and noise margin.
- MHSD: Dual threshold voltages are used in the design to reduce the leakage as well as delay.
- CDSMD: Sleep mode control circuitry is used thus, area is increased. High noise immunity.
- SSDD: Sleep switches as well as dual threshold voltages are used. More power, area and delay efficient. Low noise immunity.
- PSSDD: PMOS sleep transistors and a dual-threshold voltage CMOS technology are used to place an idle domino logic circuit into a low leakage state. Low noise immunity.
- RDVD: A modified keeper with a stack of two PMOS transistors are used. Less area with improved performance.
- FDSTDL: A stack of two NMOS transistors are used for reducing leakage. High noise immunity.


- **Proposed**: A stack of one PMOS and one NMOS transistor is used as a modified keeper. Low leakage current.

### V. Conclusion

The low power circuit has the feature of low power but with reduced speed. The proposed domino logic is best suited for low power applications without any area overhead. Proposed domino logic with modified keeper consists of NMOS and PMOS transistor in series. The gate of the NMOS transistor is connected to the clock while the gate of PMOS transistor is connected to the output terminal. This configuration will eliminate the contention current and reduces the power dissipation of the circuit. The PDP is improved as compared to clock delayed domino logic (CDD), high speed domino logic (HSD), multi threshold high speed domino logic (MHSD), clock delayed sleep mode domino logic (CDSMD), sleep switch domino logic (SSDD), PMOS only sleep switch domino logic (PSSDD), reduced delay variations domino logic (RDVD) and Foot Driven Stack Transistor Domino Logic (FDSTDL). Results have been calculated for different values of the W/L of keeper in order to check the behavior of the designs for lower widths of the keeper. For all values of W/L ranging for 1 to 6, the proposed design shows significant improvement in PDP. Thus, the proposed domino logic in an improved design with lesser area as compared to previous existing designs.

### References

[1] R. R. Schaller, “Moore’s law: past, present and future,” IEEE spectrum, vol. 34, no. 6, pp. 52–59, 1997.

[2] ITRS, “International technology roadmap for semiconductors 2.0 executive report,” 2015.

[3] S. Singhal and A. Mehra, “A novel technique for static leakage reduction in 16 nm cmos design,” International Journal of Electronics Letters, pp. 1–14, 2018.
[4] K. Roy and S. C. Prasad, *Low-power CMOS VLSI circuit design*. John Wiley & Sons, 2009.

[5] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, *Digital integrated circuits*. Prentice hall Englewood Cliffs, 2002, vol. 2.

[6] A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low-power cmos digital design,” *IEEE Transactions on Electronics*, vol. 75, no. 4, pp. 371–382, 1992.

[7] M. R. Nandini, P. Mor, and J. Keller, “Performance analysis of different dynamic cmos logics,” *International Journal of Electronics, Electrical and Computational System*, vol. 6, 2017.

[8] S. M. Sharroush, Y. S. Abdalla, A. A. Dessouki, and E.-S. A. El-Badawy, “Compensating for the keeper current of cmos domino logic using a well designed nmos transistor,” in *Proceedings of 26th National Radio Science Conference (NRSC2009)*, 2009, pp. 1–8.

[9] M. W. Allam, M. H. Anis, and M. I. Elmasry, “High-speed dynamic logic styles for scaled-down cmos and mtcmos technologies,” in *Proceedings of the 2000 international symposium on Low power electronics and design*. ACM, 2000, pp. 155–160.

[10] A. Alvandpour, P. Larson-Edetors, and C. Svensson, “A leakage-tolerant multi-phase keeper for wide domino circuits,” in *Electronics, Circuits and Systems, 1999. Proceedings of ICECS’99. The 6th IEEE International Conference on*, vol. 1. IEEE, 1999, pp. 209–212.

[11] K.-I. Oh and L.-S. Kim, “A clock delayed sleep mode domino logic for wide dynamic or gate,” in *Low Power Electronics and Design, 2003. ISLPED’03. Proceedings of the 2003 International Symposium on*. IEEE, 2003, pp. 176–179.

[12] V. Kursun and E. G. Friedman, “Sleep switch dual threshold voltage domino logic with reduced standby leakage current,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 12, no. 5, pp. 485–496, 2004.

[13] Z. Liu and V. Kursun, “Pmos-only sleep switch dual-threshold voltage domino logic in sub-65-nm cmos technologies,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, no. 12, pp. 1311–1319, 2007.

[14] G. Palumbo, M. Pennisi, and M. Alioto, “A simple circuit approach to reduce delay variations in domino logic gates,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 59, no. 10, pp. 2292–2300, 2012.

[15] S. Garg and T. K. Gupta, “Low power domino logic circuits in deep-submicron technology using cmos,” *Engineering Science and Technology, an International Journal*, 2018.

[16] F. Moradi, H. Mahmoodi, and A. Peiravi, “A high speed and leakage-tolerant domino logic for high fan-in gates,” in *Proceedings of the 15th ACM Great Lakes symposium on VLSI*. ACM, 2005, pp. 478–481.