A reconfigurable cryogenic platform for the classical control of quantum processors
Harald Homulle, Stefan Visser, Bishnu Patra, Giorgio Ferrari, Enrico Prati, Fabio Sebastiano, and Edoardo Charbon

Citation: Review of Scientific Instruments 88, 045103 (2017);
View online: https://doi.org/10.1063/1.4979611
View Table of Contents: http://aip.scitation.org/toc/rsi/88/4
Published by the American Institute of Physics

Articles you may be interested in

Magnetic cooling for microkelvin nanoelectronics on a cryofree platform
Review of Scientific Instruments 88, 043902 (2017); 10.1063/1.4979929

Measurement of sub-picoampere direct currents with uncertainties below ten attoamperes
Review of Scientific Instruments 88, 024711 (2017); 10.1063/1.4975826

Development of 2-D horn-antenna millimeter-wave imaging device (HMID) for the plasma diagnostics
Review of Scientific Instruments 88, 044703 (2017); 10.1063/1.4980150

A specific absorption rate reduction method for simultaneous multislice magnetic resonance imaging
Review of Scientific Instruments 88, 043701 (2017); 10.1063/1.4979861

Calibration and characterization of a highly efficient spectrometer in von Hamos geometry for 7-10 keV x-rays
Review of Scientific Instruments 88, 043110 (2017); 10.1063/1.4981793

An FPGA-based instrumentation platform for use at deep cryogenic temperatures
Review of Scientific Instruments 87, 014701 (2016); 10.1063/1.4939094
A reconfigurable cryogenic platform for the classical control of quantum processors

Harald Homulle,1 Stefan Visser,1 Bishnu Patra,1 Giorgio Ferrari,2 Enrico Prati,3 Fabio Sebastiano,1 and Edoardo Charbon1,a)
1QuTech, Delft University of Technology, 2628CD Delft, The Netherlands
2Politecnico di Milano, 20133 Milan, Italy
3Istituto di Fotonica e Nanotecnologie, 20133 Milan, Italy

(Received 24 November 2016; accepted 20 March 2017; published online 7 April 2017)

The implementation of a classical control infrastructure for large-scale quantum computers is challenging due to the need for integration and processing time, which is constrained by coherence time. We propose a cryogenic reconfigurable platform as the heart of the control infrastructure implementing the digital error-correction control loop. The platform is implemented on a field-programmable gate array (FPGA) that supports the functionality required by several qubit technologies and that can operate close to the physical qubits over a temperature range from 4 K to 300 K. This work focuses on the extensive characterization of the electronic platform over this temperature range. All major FPGA building blocks (such as look-up tables (LUTs), carry chains (CARRY4), mixed-mode clock manager (MMCM), phase-locked loop (PLL), block random access memory, and IDELAY2 (programmable delay element)) operate correctly and the logic speed is very stable. The logic speed of LUTs and CARRY4 changes less then 5%, whereas the jitter of MMCM and PLL clock managers is reduced by 20%. The stability is finally demonstrated by operating an integrated 1.2 GSa/s analog-to-digital converter (ADC) with a relatively stable performance over temperature. The ADCs effective number of bits drops from 6 to 4.5 bits when operating at 15 K. © 2017 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).

I. INTRODUCTION

In a fault-tolerant quantum computing system based on either electron or hole spin in semiconductors, or superconducting devices, each virtual qubit generally operates at sub-1 K temperatures and it requires a classical control loop capable of reading its state and controlling it based on a (localized) decision. To be effective, such error-correcting loops need to perform a complete correction cycle faster than the virtual qubit coherence time, which, depending on the qubit technology, can vary from hundreds of milliseconds to nanoseconds. This implies that future classical control systems need to be capable of measuring, calculating, and correcting a virtual qubit error within this time frame to deploy error-free logical qubits. Large scale systems require more data to be processed in the same time frame, therefore demanding physically small control units capable of massively parallel processing. The hardware infrastructure will most likely be implemented in micro-architectures operating at cryogenic temperatures, so as to ensure proximity to qubits and thus compactness. Moreover, to avoid time- and energy-consuming cooling cycles, micro-architectures supporting error correction should be programmable and/or reconfigurable. To meet the reconfigurability requirement, the obvious choice is an FPGA (field-programmable gate array) or CPLD (complex programmable logic device) fabricated in a deep-submicron (DSM) CMOS process (see Table I for the definitions of acronyms used in this paper), due to its density, versatility, and full compatibility with standard CMOS circuits. The use of standard CMOS processes can leverage a mature infrastructure that is cheap, scalable, and likely to continue improving for several more decades.13

FPGAs have been proposed as the digital controller at room temperature for error-correction due to parallelism (faster decision times), small system size, and possible integration.14–17 DSM CMOS circuits have been known to operate at deep cryogenic temperatures, down to several hundreds of mK.18–23 However, operating semiconductor devices at deep cryogenic temperatures is a challenge, due to freeze-out, non-idealities in transistor I-V characteristics, and increased mismatch.24 While freeze-out effects at 4 K are less problematic in DSM CMOS technologies due to the high levels of doping, MOS transistors I-V characteristics exhibit a so-called “kink,” which causes elevated current levels at high VDS, due to a reduction in the transistors threshold voltage VT, caused by the self-polarization of the bulk generated current by the impact ionization at the drain.25 Furthermore, hysteresis in the drain current when sweeping the drain voltage upwards or downwards is increased at cryogenic temperatures. Both effects can be clearly observed for the measured DSM CMOS transistors shown in Figure 1.

To overcome these limitations, we opted for a fully digital approach by way of FPGAs. The redesign of analog circuits adjusted to cryogenic conditions can (at least partially) be avoided, since the large majority of the required

---

1Electronic mail:e.charbon@tudelft.nl
TABLE I. Definition and description of the various abbreviations and acronyms as used in the text.

| Class | Abbreviation | Definition | Description |
|-------|--------------|------------|-------------|
| Device | ASIC | Application specific integrated circuit | |
|       | CMOS | Complementary metal-oxide-semiconductor | |
|       | ADC  | Analog-to-digital converter | |
|       | DAC  | Digital-to-analog converter | |
|       | TDC  | Time-to-digital converter | |
|       | CPLD | Complex programmable logic device | |
|       | FPGA | Field-programmable gate array | |
|       | MUX  | Multiplexer | |
|       | DEMUX | De-multiplexer | |
| FPGA block | LUT | Look-up table | Programmable element to function as combinatorial logic gate |
|           | CARRY4 | Carry chain element | Ripple counter dedicated hardware block |
|           | BRAM | Block random access memory | RAM dedicated hardware block |
|           | MMCMDM | Mixed-mode clock manager | Digital clock manager to provide the FPGA with different clocks and phases |
|           | PLL  | Phase-locked loop | Subset of MMCM functionality |
|           | IDELAYE2 | Input delay element | Programmable hardware block capable of delaying the signal |
|           | DSP48 × 10¹ | Digital signal processing element | Dedicated hardware block for signal operation with adders, multipliers and comparators |
| Communication | IO | Input-output | General input-output interface |
|               | LVDS | Low-voltage differential signalling | Differential signalling for high frequencies with low voltage swing to reduce noise and interference |
|               | UART | Universal asynchronous receiver/transmitter | Basic (low speed) communication protocol |
|               | JTAG | Joint test action group | FPGA programming interface with daisy chained structure |
|               | GPT  | General purpose transceiver | Dedicated high-speed communication interface |
| Other | ESR | Effective series resistance | Resistive loss of a capacitor |
|       | ESL  | Effective series inductance | Inductive loss of a capacitor |
|       | ENOB | Effective number of bits | Indication of the performance of ADCs |
|       | DNL  | Differential non-linearities | Step-wise deviation from ideal ADC, DAC, TDC transfer curve |
|       | INL  | Integral non-linearities | Integrated deviation from ideal ADC, DAC, TDC transfer curve |

Components can be implemented as a digital block. FPGAs have been shown to operate at deep cryogenic temperatures and have been proposed as the digital controller in the error-correcting control loop. Implementing an FPGA at cryogenic temperatures will satisfy the requirements in terms of system reconfigurability and physically close operation to the qubits, besides the benefits already shown at room temperature. The Spartan 3, Spartan 6, and Artix 7 FPGAs by Xilinx were shown to operate at 4 K; however the limits of operability at 4 K are still largely unknown. In this study, we focus on the characterisation of individual logic blocks inside the FPGA to an unprecedented level granularity and completeness, with measurements in the complete 300 K–4 K range. Our work suggests that future cryogenic FPGA firmware can be better optimised with those results and potentially profit from higher logic speeds and more stable operation.

We explore the regime of operability of a commercial FPGA (Artix 7 from Xilinx) to enable a full error-correction loop for fault-tolerant operation of solid-state qubits. The resulting infrastructure is scalable, as it can be extended to multiple qubit control channels, efficiently integrated in an FPGA and operating at low power. In order to implement such a platform, extensive characterisation of the FPGA performance in cryogenic conditions was carried out, demonstrating the possibility of using the FPGA at cryogenic temperatures for the error-correction control loop.

![Fig. 1](image-url)  
**Fig. 1.** I-V characteristics (I_D versus V_D at a constant V_GS of 1.5 V) of PMOS and NMOS transistors fabricated in a standard 0.16 µm CMOS technology, when operating at various temperatures from 300 K to 4 K. A significant increase in hysteresis of the drain current can also be seen at deep cryogenic temperatures.
II. AN FPGA BASED CONTROL PLATFORM

The architecture of the control electronics of quantum devices is shown in Figure 2; it comprises multiplexers and demultiplexers, in close proximity to or integrated with the qubits, amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), oscillators, down- and up-converting mixers, and general-purpose digital logic. In this work, we mainly focus on the implementation of the digital controller, being the FPGA. Furthermore, the FPGA can host the ADCs, which are detailed later on, and DACs.

The error-correction loop would be implemented as follows: first the analog signals coming from the physical qubits are converted to digital codes at the interface with the FPGA. These data are processed digitally to measure the virtual qubit states and to synthesize the appropriate correction. To avoid further unnecessary signal conversions, and thus maximizing signal-to-noise ratio (SNR) and signal integrity, control signals are generated directly by the FPGA, whenever possible, or by DACs.

Operating an FPGA almost 250 K below its standard operating range is not trivial and it comes with several challenges.

When reducing the temperature, power dissipation budgets become increasingly stricter, down to a few watts at 4 K, due to limitations in refrigeration technologies. It imposes care in designing custom integrated circuits, and even more so in FPGAs. To fully characterize the FPGA performance, the platform is first tested in liquid helium directly, thus maximizing cooling power if compared to closed-loop refrigeration.

Next, we consider the physical implementation of the platform, needing ad-hoc printed circuit boards (PCBs) dedicated to cryogenic conditions that host robust passive components and connectors that can reliably survive several cooling cycles without performance degradation. In our design, we used a minimal number of discrete components certified for operation over a temperature range, much wider than industrial and military standards.

The most critical challenge is the operating condition and the corresponding behaviour of the FPGA. Especially for high performance circuits, such as time-to-digital converters (TDCs) and ADCs, the FPGA behaviour has to be well understood.

III. CRYOGENIC FPGA DESIGN AND TEST

A small PCB with a Xilinx Artix 7 FPGA as the sole active component was designed for cryogenic testing. The PCB is shown in Figure 3. Besides the FPGA, various passive components, most noticeably the decoupling capacitors, are present on board.

The PCB was fabricated with standard FR4 as dielectric material and consists of 4 metal layers (one ground plane and three signal/power planes). The FPGA (Xilinx Artix 7 series), the high-frequency connectors, and some resistors were placed on the front side. The back-side hosts only decoupling capacitors. A detailed list of the components on the PCB can be found in the Appendix.

In particular, we chose the FPGA XC7A100T-2FTG256I due to its small size, low power consumption (28 nm process node), and industrial grade. Capacitors were chosen after selecting the best materials for cryogenic conditions and their availability in various capacitor values. Low permittivity materials, such as ceramic NP0/COG materials, are generally well behaved at 4 K. However, since they are only available up to 0.47 \( \mu F \) format, tantalum polymer or high permittivity ceramic capacitors were used for bigger capacitances. Results for some of the used tantalum and ceramic capacitors are shown in Figure 4. Capacitance drops as much as 90% and the effective series resistance (ESR) increases as much as 40× for the high permittivity ceramic capacitor (4.7 \( \mu F \)). Tantalum capacitors are more stable (47, 100, and 330 \( \mu F \)), but still lose up to 20% of their room temperature capacitance. Our results suggest that for high value capacitors (>0.47\( \mu F \)), tantalum polymer might be a more stable alternative with respect to ceramic capacitors.

As the FPGA is powered over long cables (over 4 m to be inserted into a liquid helium dewar, see the Appendix for details), special care was taken in minimizing the total capacitors effective series resistance and inductance (ESR and ESL). ESR and ESL affect the capacitors’ ability to quickly source and sink current, especially in fast current switching applications. Also for other capacitor types, besides the ones noted before, the capacitance can drop significantly at cryogenic temperatures, and the ESR can increase up to 1.000×, stressing the importance of selecting the appropriate capacitor types for operation in a cryogenic environment.

Cryogenic tests were executed using a dip-stick (as described in the Appendix) at various temperatures ranging up to 0.47 \( \mu F \). Tantalum polymer or high permittivity ceramic capacitors were used for bigger capacitances. Results for some of the used tantalum and ceramic capacitors are shown in Figure 4. Capacitance drops as much as 90% and the effective series resistance (ESR) increases as much as 40× for the high permittivity ceramic capacitor (4.7 \( \mu F \)). Tantalum capacitors are more stable (47, 100, and 330 \( \mu F \)), but still lose up to 20% of their room temperature capacitance. Our results suggest that for high value capacitors (>0.47\( \mu F \)), tantalum polymer might be a more stable alternative with respect to ceramic capacitors.

As the FPGA is powered over long cables (over 4 m to be inserted into a liquid helium dewar, see the Appendix for details), special care was taken in minimizing the total capacitors effective series resistance and inductance (ESR and ESL). ESR and ESL affect the capacitors’ ability to quickly source and sink current, especially in fast current switching applications. Also for other capacitor types, besides the ones noted before, the capacitance can drop significantly at cryogenic temperatures, and the ESR can increase up to 1.000×, stressing the importance of selecting the appropriate capacitor types for operation in a cryogenic environment.

Cryogenic tests were executed using a dip-stick (as described in the Appendix) at various temperatures ranging up to 0.47 \( \mu F \). Tantalum polymer or high permittivity ceramic capacitors were used for bigger capacitances. Results for some of the used tantalum and ceramic capacitors are shown in Figure 4. Capacitance drops as much as 90% and the effective series resistance (ESR) increases as much as 40× for the high permittivity ceramic capacitor (4.7 \( \mu F \)). Tantalum capacitors are more stable (47, 100, and 330 \( \mu F \)), but still lose up to 20% of their room temperature capacitance. Our results suggest that for high value capacitors (>0.47\( \mu F \)), tantalum polymer might be a more stable alternative with respect to ceramic capacitors.

As the FPGA is powered over long cables (over 4 m to be inserted into a liquid helium dewar, see the Appendix for details), special care was taken in minimizing the total capacitors effective series resistance and inductance (ESR and ESL). ESR and ESL affect the capacitors’ ability to quickly source and sink current, especially in fast current switching applications. Also for other capacitor types, besides the ones noted before, the capacitance can drop significantly at cryogenic temperatures, and the ESR can increase up to 1.000×, stressing the importance of selecting the appropriate capacitor types for operation in a cryogenic environment.

Cryogenic tests were executed using a dip-stick (as described in the Appendix) at various temperatures ranging up to 0.47 \( \mu F \). Tantalum polymer or high permittivity ceramic capacitors were used for bigger capacitances. Results for some of the used tantalum and ceramic capacitors are shown in Figure 4. Capacitance drops as much as 90% and the effective series resistance (ESR) increases as much as 40× for the high permittivity ceramic capacitor (4.7 \( \mu F \)). Tantalum capacitors are more stable (47, 100, and 330 \( \mu F \)), but still lose up to 20% of their room temperature capacitance. Our results suggest that for high value capacitors (>0.47\( \mu F \)), tantalum polymer might be a more stable alternative with respect to ceramic capacitors.
from 4 K to 300 K. The sample is immersed directly into liquid helium or helium vapours in order to achieve a fast cooling process and a relatively high cooling power. The dipstick houses 16 RG174/U coaxial wires for low frequencies, 4 coaxial wires with MMCX connectors for higher frequencies, and several DC wires for power sourcing and temperature read-out.

IV. CRYOGENIC FPGA RESULTS

A. FPGA characterisation

Modern FPGAs, such as the Artix 7, integrate a variety of different building blocks, from simple look-up tables (LUTs) to advanced clock managers (MMCM). We highlighted the main FPGA building blocks in Table I together with a short description of their functionality. In order to test these building blocks, a test procedure was defined to sequentially test the most vital FPGA components. As each component requires a different test procedure, different VHDL programs were designed and programmed on the FPGA through the JTAG interface. It should be noted that programming was working over the complete temperature range, allowing us to test the different components separately in the cryogenic environment, without the need for time consuming cooling/heating cycles. In Table II, an overview of the main FPGA building blocks is given together with the performance change when operating at 4 K and the executed test protocol. All these building blocks are functional and their performance is comparable at room temperature.

Figure 5 shows that the delay change of look-up tables and carry chains is less than 5%. While this is negligible in most applications, the change in logic speed is significant for the performance of both ADC and TDC.

Therefore the main structure of those two circuits, i.e., the carry chain (used as delay line) is characterized more extensively over both FPGA internal voltage and temperature. Figure 6 shows the average delay per carry block versus the FPGA voltage for 300 K and 4 K. The delay change is significantly larger over the voltage range than over temperature, again signifying the performance stability over temperature. However, it also shows that the voltage must be very stable in order to achieve TDCs and ADCs that can be properly calibrated.

A second observation is that the voltage range, in which the FPGA operates, changes over temperature. The range is significantly wider at room temperature (0.85 V–1.1 V) than the specified range (0.95 V–1.05 V). At low temperature, it reduces significantly on both ends (0.92 V–1.02 V). The IOs of the FPGA are studied for their output drive strength in standard LVCMOS25 mode at various signal frequencies and temperatures. In Figure 7, the IOs can be seen to be operable at significantly higher frequencies compared to the FPGAs rated maximum of 450 MHz. Although the IOs maximum frequency was found to be slightly higher at cryogenic temperatures (710 MHz versus 675 MHz), the increase of output swing is more significant with almost

| Module   | Functional | Test                                                                 | Performance with respect to RT |
|----------|------------|----------------------------------------------------------------------|--------------------------------|
| IOs      | ✓          | Output swing tested at different frequencies                          | Increased drive strength       |
| LVDS     | ✓          | Differential clock provided from RT                                  | Propagation delay changes <5%, jitter increases <15% (11.8–13.5 ps) |
| LUTs     | ✓          | LUTs connected to form oscillator of approximately 100 MHz at RT      | Propagation delay changes <2%, jitter increases <3% (11.5–111.8 ps) |
| CARRY4   | ✓          | Carry chains connected to form oscillator of approximately 100 MHz at RT |                                 |
| BRAM     | ✓          | Transfers of 8 kB (write and read)                                   | No corruption in 10 test sets of 80 kB |
| MMCM     | ✓          | 100 MHz differential input clock multiplied by 10 and divided by 20–50 MHz single ended output | Jitter reduction of roughly 20% (11.4–8.9 ps) |
| PLL      | ✓          | 100 MHz differential input clock multiplied by 20–50 MHz single ended output | Jitter reduction of roughly 20% (12.2–9.7 ps) |
| IDELAYE2 | ✓          | IDELAYE2 elements connected to form a tunable oscillator (output frequency variable 13-70 MHz) | Delay change of up to 30%, jitter increase up to 50% |
| DSP48 × 10^1 | ✓    | Random calculations with additions, subtractions, and multiplications | No corruption in 400 random calculations |
| Temperature diode | ✓     | Operating range 4 K–300 K                                           |                                 |
70% higher observed output voltage at 450 MHz. The maximum operating frequency, before errors appear, of the internal FPGA logic largely depends on the logic circuit. For a simple counter circuit of 12 bits, the maximum operating frequency was found to be 650 MHz at both room and cryogenic temperatures.

To study self-heating effects of the FPGA, first the internal FPGA diode was calibrated against a LakeShore DT-670 reference diode. The result of this calibration is shown in Figure 8 and was obtained while cooling the switched-off FPGA down, while constantly measuring both diodes.

With the obtained diode calibration data, the FPGAs self-heating was studied with a circuit capable of sweeping the power consumption of the FPGA. The sweep was repeated at different temperature levels as shown in Figure 9(a). A significant difference is observed in the response at the different temperatures. First, the idle power consumption is reported in Table III and can be seen to be increased from 83 mW at 300 K to 228 mW at 4 K. Since leakage is expected to decrease at lower temperatures, the increase of idle power is attributed to malfunctions of the support bias circuitry.

Second, a change in logic efficiency occurs. Namely, the average power per transition decreases and the power consumption starts to scale non-linearly, while lowering the temperature. The average energy used per LUT decreases from 32 to 21 µW, i.e., the energy consumed per transition in a LUT decreases from 23 to 15 pJ. This implies a decrease in dynamic power consumption of over 30%.

As shown in Figure 9(b), the FPGAs substrate temperature increases with power consumption from 4.3 K (powered off FPGA) to 17.3 K (at 1.25 W power consumption). While the die temperature is elevated due to self-heating, the environment remained stable at a temperature of 4.2 K (±0.1 K).

From the slope, we can estimate a thermal resistance of the FPGA package of 8.5 K/W, which is lower than the thermal resistance at room temperature in air (31 K/W).

B. FPGA analog-to-digital converter

One of the most important elements in the quantum error-correcting control loop is the analog-to-digital converter. Various attempts have been undertaken to optimize ASIC ADCs for cryogenic conditions, but reaching high performance is still challenging. Therefore, we opted to implement the ADC as a completely digital building block inside the FPGA. The operating principle is shown in Figure 10.33 A high speed clock signal is output on an FPGA pin connected, through a resistor, to an LVDS capable input pin. Thanks to the resistor and the parasitic capacitance of the LVDS buffer, an RC-ramp is created. The conversion is based on measuring the time required for the RC-ramp to cross the input signal, as done in a single-slope converter. The LVDS, used as comparator, switches as soon as the ramp voltage exceeds the input voltage and the LVDS switching time is measured using a TDC.

With the use of mult-clock-phase interleaving and calibration features, sampling rates, up to 1.2 GSa/s, above the clock frequency (400 MHz) are achieved. Furthermore, thanks to the calibration, the ADC performance can be better controlled over temperature, process, and voltage variations. The calibration is done in four steps. First, the TDC length is adjusted to match exactly the clock period. Second, the different TDCs
FIG. 9. (a) Power consumption of the FPGA while increasing the number of running oscillators in the FPGA fabric. (b) FPGA power consumption versus the resulting die temperature. The coloured dots indicate (left to right) powered off FPGA, idle FPGA, 0 active oscillators, and 4500 active oscillators.

are aligned with the clock rising edge and the offsets calibrated out. Third, the $RC$-ramps are calibrated in each TDC and matched with one another. Finally, the differently phased ADCs are properly synchronized to match in the phase offset. More details on this procedure can be found in Refs. 34 and 35.

The performance of a 1.2 GSa/s ADC, created by interleaving 6 different phases of a 200 MHz clock, is summarized in Table IV and detailed in depth in Ref. 35. The FPGA is operating at a slightly elevated die temperature of 15 K, while the decoupling capacitors could not sustain the high power demand of almost 0.9 W at 4 K to reach optimal performance, i.e., store enough charge to quickly stabilize the significant current fluctuations. As the ADC is calibrated at both operating temperatures, the non-linearities can be seen to be only slightly larger at cryogenic temperatures.

In Figure 11, the performance of the ADC is plotted in terms of ENOB over different signal input frequencies for both 300 K and 15 K. The ENOB is lowered by roughly 1-1.5 bit at cryogenic temperatures due to decreased decoupling stability and increased IDELAYE2 jitter. The effect can be mainly attributed to the decreased single shot resolution (or increased ADC jitter), which is increased from 1.1 LSB ($1\sigma$) at 300 K to 2.3 LSB at 15 K. 35

Although one bit has to be sacrificed while going down towards 15 K, the performance is still in line with the requirements for the qubit control loop, which demands a high sampling rate rather than a high voltage resolution.

### C. Discussion

Creating ADCs and TDCs in an FPGA is not trivial, especially at cryogenic temperatures. However, we showed their feasibility when good design practices and extensive calibration techniques are used as an integral part of the firmware. Among the components required in the control platform (as discussed in Section II) we focused on one of the most complex features, i.e., integrating a high performance ADC operating over a large temperature range.

The other components that, in our view, can be integrated inside the FPGA are digital control logic, digital-to-analog converters, temperature sensors, and oscillators.

The temperature can be monitored using the internal temperature-measuring diode after calibration with an accurate reference sensor.

GHz-oscillators, required for up-/down-mixing the baseband analog signal, can be implemented in FPGAs. Although the standard IOs of the FPGA cannot operate beyond roughly 650 MHz in the Artix 7, the general purpose transceivers (GPT) can in theory be used to generate clock signals as high as 12.5 GHz (e.g., on Xilinx Kintex 7 devices), which is in the perfect range to operate most qubits.

As noted in Section II, also DACs can be integrated in the FPGA, with the use of TDCs and the use of ultra-fast pulse-width modulation techniques, so that the (baseband) error-correcting control loop can be closed using only the FPGA.

For integration of the cryogenic FPGA in the control loop, there are still several optimizations required. The main focus of future work is the reduction of the FPGAs power consumption, by circuit optimization, operating voltage reduction, and potential replacement of the current FPGA with the one rated at lower power consumption. The use of FPGAs as part of the control loop has already been demonstrated at room temperature.10,36 Both a reduction in error-correction decision time and the feasibility of performing more complex analysis have been achieved with the use of FPGAs as part of the measurement system.

### TABLE III. Idle FPGA power consumption at different temperatures. Bias voltages for VCC\_INT, VCC\_AUX, and VCC\_O are 1, 1.8, and 2.5 V, respectively.

| Temperature (K) | VCC\_INT (mA) | VCC\_AUX (mA) | VCC\_O (mA) | Power consumption (mW) |
|----------------|--------------|--------------|-------------|-----------------------|
| 300            | 24           | 26           | 5           | 83                    |
| 40             | 19           | 69           | 4           | 153                   |
| 4              | 20           | 110          | 4           | 228                   |

### TABLE IV. Summary of calibrated ADC performance at 300 K and 15 K. The results are achieved after merging the 6 phase interleaved channels.

| Temperature (K) | 300 | 15 |
|----------------|-----|----|
| Sampling rate (MHz) | 1.2 GSa/s | 1.2 GSa/s |
| Input range (V) | (0.9-1.6) | (0.9-1.6) |
| ENOB (1 MHz) (bits) | 6.0 | 4.5 |
| DNL (LSB) | (~0.75 1.04) | (~0.85 1.04) |
| INL (LSB) | (~0.36 0.52) | (~0.68 0.77) |
V. CONCLUSIONS

A cryogenic, all-digital FPGA based control platform for error-correcting loops has been proposed. The FPGA is operating over a large temperature range from 4 K up to 300 K, without significant loss in performance. Logic speeds are very stable with changes of less than 5%. Also all other major components (MMCM, PLL, BRAM, IDELAY2) are fairly stable over the complete range.

We believe, although not all control logic can be implemented in the FPGA, a large part of the required elements to control and read both physical and virtual qubits can be implemented. The FPGA is clearly ideal to implement any digital logic, as it can be reprogrammed, in real-time even at cryogenic temperatures, without the need for time-consuming and potentially hazardous cooling cycles. So far, digital logic, analog-to-digital converters, temperature sensors, and oscillators have been shown to be working correctly in cryogenic conditions, while being integrated in the FPGA.

Creating ADCs in an FPGA is not trivial, especially at cryogenic temperatures. However, we showed their feasibility when good design practices and calibration techniques are used as an integral part of the firmware, thus paving the way toward the control of realistic fault-tolerant solid state quantum information processing.

APPENDIX: ADDITIONAL INFORMATION

In this appendix some additional information on the designed PCB and measurement setup can be found.

1. PCB design choices

The PCB was designed to embody a Xilinx FPGA from the Artix 7 series. The simplified bill of materials (BoM) can be found in Table V. In particular, the FPGA from Xilinx 7 series was chosen for its industrial grade (higher standard temperature range down to $-40^\circ$C), its low power (28 nm node), and its small size. It features over 100 k logic cells (in 16 $k$ slices) and up to 170 user IOs in a small package measuring $17 \times 17$ mm.

A detailed summary of the used connections to the FPGA board is given in Table VI. For communication, both JTAG (programming) and UART were used, occupying most of the user IO pins available on the board.

For the power supplies, additional cables were added to avoid a large IR drop in the shielded cables. Special care has been taken to ensure proper grounding of the complete setup, by shorting the cable shield terminals both at the instrument side (room temperature) and at the PCB side (deep cryogenic temperature).

The measurement setup is depicted in Figure 12. For the power, two power supplies from Aim-TTI Instruments (EL302RD) were used, generating 1, 1.8, and 2.5 V. Programming and communication with the FPGA was done with a Digilent JTAG controller (XUP USB-JTAG) and an UART-USB dongle (FTDI UMFT234XD), respectively. The clock signal was provided differentially from an SP605 (Xilinx Spartan 6 evaluation kit) and was set to 100 MHz. Additionally, a Rohde and Schwarz HMF2550 signal generator has been used to provide the ADC test input. For accurate temperature measurements, a Keithley source meter unit

| TABLE VI. Connections toward the FPGA PCB. |
| Connector | Occupied pins | Purpose |
| Shields | 20 | Ground |
| DC | 3 | Voltages (VCC_INT, VCC_O, VCC_AUX) |
| DC | 4 | External temperature sensor (DT-670) |
| 8 x 2 | 4 | JTAG (TDI, TDO, TMS, TCK) |
| 8 x 2 | 3 | UART (RX, TX, CTS) |
| 8 x 2 | 5 | Voltages + ground |
| 8 x 2 | 2 | Internal temperature diode |
| 8 x 2 | 2 | Debug |
| MMCX | 2 | Clock ( differential) |
| MMCX | 1 | ADC input signal |
| MMCX | 1 | High frequency debug |

*16 + 4 coaxial shields.
(2636B) was added to the system. It provides a precision current bias for the FPGA's internal temperature-measuring diode and for an external reference sensor (Lake Shore Cryotronics, DT-670 silicon diode) mounted in thermal contact to the FPGA. Both diodes were biased with a current of 10 μA, and the diode voltage is read as a function of temperature.

2. Test set-up

In order to test the FPGA in deep cryogenic conditions, a setup was built which uses a dip-stick to immerse the PCB in liquid helium. A schematic cross section of the setup is shown in Figure 13. The dip-stick consists of a steel pipe (2 m), a break-out box for cables placed on the top end, and a sample holder at the low end of the pipe. The pipe limits the size of the PCB (diameter of 1.5 in.) and the number of cables. In total, 16 shielded cables (standard RG174/U coaxial wires with a 0.5 mm diameter core) are used for low frequency connections, 4 high frequency cables are connected to the MMCX, and up to 9 additional cables for the temperature sensor and power supplies. The resistance of the cables used to power the FPGA is in the order of 0.2–0.3 Ω.

As the pipe is able to move up and down through a vacuum flange, the temperature can be shifted from 4 K in the liquid phase to around 200 K in helium vapours at the top of the Dewar. As the sample is immersed in either the gas or the liquid helium, the cooling process is relatively fast and the cooling power relatively high compared to a vacuum refrigerator.

FIG. 13. Schematic depiction of our cryogenic test setup. The sample is mounted on a long steel pipe which is shifted into a helium Dewar to reach the liquid helium. The connections to the sample are made with long (standard) cables that are attached to a break-out box on the top. There are 16 shielded connections to a 8 × 2 pin header, 4 shielded connections to high frequency MMCX connectors, and up to 9 additional DC wires for a temperature sensor and the various supply voltages.

1 F. R. Braakman, P. Barthelemey, C. Reichl, W. Wegscheider, and L. M. K. Vandersypen, Nat. Nanotechnol. 8, 432 (2013).
2 E. Kawakami, P. Scarlino, D. R. Ward, F. R. Braakman, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Coppersmith, M. A. Eriksson, and L. M. K. Vandersypen, Nat. Nanotechnol. 9, 666 (2014).
3 D. Kim, Z. Shi, C. B. Simmons, D. R. Ward, J. R. Prance, T. S. Koh, J. K. Gamble, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Coppersmith, and M. A. Eriksson, Nature 511, 70 (2014).
4 J. I. Collares, A. C. Mahoney, J. M. Hornibrook, A. C. Doherty, H. Lu, A. C. Gossard, and D. J. Reilly, Phys. Rev. Lett. 110, 046805 (2013).
5 J. I. Collares and D. J. Reilly, Rev. Sci. Instrum. 83, 023902 (2012).
6 R. Karla, A. Laucht, C. D. Hill, and A. Morello, Phys. Rev. X 4, 021044 (2014).
7 J. T. Muholen, J. P. Dehollain, A. Laucht, F. E. Hudson, R. Karla, T. Sekiguchi, K. M. Ih0, D. N. Jamieson, J. C. McCallum, A. S. Dzurak, and A. Morello, Nat. Nanotechnol. 9, 986 (2014).
8 J. T. Muholen, A. Laucht, S. Simmons, J. P. Dehollain, R. Karla, F. E. Hudson, S. Freer, K. M. Ih0, D. N. Jamieson, J. C. McCallum, A. S. Dzurak, and A. Morello, J. Phys.: Condens. Matter 27, 154205 (2015).
9 L. DiCarlo, J. M. Chow, J. M. Gambetta, L. S. Bishop, B. R. Johnson, D. I. Schuster, J. Majer, A. Blais, L. Frunzio, S. M. Girvin, and R. J. Schoelkopf, Nature 460, 240 (2009).
10 D. Risté, S. Pololetti, M.-Z. Huang, A. Bruno, V. Vesterinen, O.-P. Saira, and L. DiCarlo, Nat. Commun. 6, 6983 (2015).
11 R. Barends, J. Kelly, A. Megrant, A. Veitia, D. Sank, E. Jeffrey, T. C. White, J. Mutus, A. G. Fowler, B. Campbell, Y. Chen, Z. Chen, B. Chiari, A. Dunssworth, C. Neill, P. O’Malley, P. Roushan, A. Vainsencher, J. Wenner, A. N. Korotkov, A. N. Cleland, and J. M. Martinis, Nature 508, 500 (2014).
12 E. Jeffrey, D. Sank, J. Y. Mutus, T. C. White, J. Kelly, R. Barends, Y. Chen, Z. Chen, B. Chiari, A. Dunsworth, A. Megrant, P. J. J. O’Malley, C. Neill, P. Roushan, A. Vainsencher, J. Wenner, A. N. Cleland, and J. M. Martinis, Phys. Rev. Lett. 112, 190504 (2014).
13 E. Prati and T. Shimada, in IEEE International Electron Devices Meeting (IEEE, 2014), pp. 1.2.1–1.2.4.
14 P. Campagne-Ibarcq, E. Flurin, N. Roch, D. Darson, P. Morfin, A. Megrant, D. Gaultney, G. Vrijsen, M. Adams, S.-Y. Baek, K. Hudek, E. Mount, D. Gaultney, G. Vrijsen, M. Adams, S.-Y. Baek, K. Hudek, M. Ruoff, D. P. Kern, D. A. Wharam, J. Verduijn, G. C. Tettamanzi, S. Rogge, M. A. Eriksson, and M. Turchetti, H. Homulle, F. Sebastiano, G. Ferrari, E. Charbon, and E. Prati, in APS Meeting Abstracts (APS, 2013), p. F25.010.
15 Y. Liu, N. Ofek, K. Geerlings, M. Hatridge, R. Schoelkopf, and M. Devoret, in Nanotechnology 2014 Conference (IEEE, 2014), pp. 1.2.1–1.2.4.
16 J. I. Colless, A. C. Mahoney, J. M. Hornibrook, A. C. Doherty, H. Lu, A. C. Gossard, and D. J. Reilly, Phys. Rev. Lett. 110, 046805 (2013).
17 D. R. Ward, D. E. Savage, M. G. Lagally, S. N. Coppersmith, and M. A. Eriksson, Appl. Phys. Lett. 102, 213107 (2013).
18 H. Al-Taie, L. W. Smith, B. Xu, P. See, J. P. Griffiths, H. E. Beere, G. A. C. Jones, D. A. Ritchie, M. J. Kelly, and C. G. Smith, Appl. Phys. Lett. 102, 243102 (2013).
19 R. K. Puddy, L. W. Smith, H. Al-Taie, C. H. Chong, I. Farrer, J. P. Griffiths, D. A. Ritchie, M. J. Kelly, M. Pepper, and C. G. Smith, Appl. Phys. Lett. 107, 143501 (2015).
20 A. A. Prager, H. C. George, A. O. Orlov, and G. L. Snider, J. Vac. Sci. Technol., B: Microelectron. Nanometer Struct.–Process., Meas., Phenom. 29, 041004 (2011).
21 E. Prati, M. De Michielis, M. Belli, S. Cocco, M. Fanciulli, D. Kotekar-Patil, M. Ruoff, D. P. Kern, D. A. Wharam, J. Verduijn, G. C. Tettamanzi, S. Rogge, B. Roche, R. Wacquez, X. Jehl, M. Vinet, and M. Sanquer, Nanotechnology 23, 215204 (2012).
22 M. Turchetti, H. Homulle, F. Sebastiani, G. Ferrari, E. Charbon, and E. Prati, Appl. Phys. Express 9, 014001 (2016).
23 K. Das, T. Lehmann, and A. S. Dzurak, IEEE Trans. Circuits Syst. I 61, 2816 (2014).
24 G. Ghibaudo and F. Balestra, in IEEE International Conference on Microelectronics (IEEE, 1995), Vol. 2, pp. 613–622.
25 J. M. Hornibrook, J. I. Colless, I. D. Conway Lamb, S. J. Pauka, H. Lu, A. C. Gossard, J. D. Watson, G. C. Gardiner, S. Fallahi, M. J. Manfra, and D. J. Reilly, Phys. Rev. Appl. 3, 024010 (2015).
27 I. D. Conway Lamb, J. I. Colless, J. M. Hornibrook, S. J. Pauka, S. J. Waddy, M. K. Frechtling, and D. J. Reilly, Rev. Sci. Instrum. 87, 014701 (2016).
28 H. Homulle, S. Visser, B. Patra, G. Ferrari, E. Prati, C. G. Almadéver, K. Bertels, F. Sebastian, and E. Charbon, in Computing Frontiers (ACM, 2016), pp. 282–287.
29 F. Teyssandier and D. Prêle, in WOLTE9, 2010.
30 R. Kirschman, in WOLTE11, 2014.
31 M. L. V. Tagliaferri, A. Crippa, S. Cocco, M. D. Michielis, M. Fanciulli, G. Ferrari, and E. Prati, IEEE Trans. Instrum. Meas. 65, 1827 (2016).
32 Xilinx, “7 series FPGAs overview,” 2015.
33 H. Homulle, F. Regazzoni, and E. Charbon, in FPGA ’15 (ACM, 2015), pp. 228–235.
34 S. Visser, “A 1 GS/s deep cryogenic, reconfigurable soft-core FPGA ADC for quantum computing applications,” M.S. thesis, TU Delft, 2015.
35 H. Homulle, S. Visser, and E. Charbon, IEEE Trans. Circuits Syst. I 63, 1854 (2016).
36 N. Ofek, A. Petrenko, Y. Liu, B. Vlastakis, L. Sun, Z. Leghtas, R. Heeres, K. Sliwa, M. Mirrahimi, L. Jiang, M. Devoret, and R. Schoelkopf, in APS Meeting Abstracts (APS, 2015), p. Y39.012.