Area and Energy Optimized QCA Based Shuffle-Exchange Network with Multicast and Broadcast Configuration

Belegehalli Siddaiah PREMANANDA, Samana Hanumanth MANAGOLI, Kiran Jayanthi NIKHIL

Department of Electronics and Telecommunication Engineering, RV College of Engineering, Mysuru Road, 560059 Bengaluru, India

premanandabs@gmail.com, samanahanagoli@gmail.com, nikhilkj0414@gmail.com

DOI: 10.15598/aeee.v19i4.4280

Article history: Received Jul 13, 2021; Revised Sep 30, 2021; Accepted Oct 03, 2021; Published Dec 31, 2021.

This is an open access article under the BY-CC license.

Abstract. In any wide-range processing system, rapid interconnecting networks are employed between the processing modules and embedded systems. This study deals with the optimized design and implementation of Switching Element (SE) which operates in four modes, accepting two inputs and delivering two outputs. The Shuffle-Exchange Network (SEN) can be used as a single-stage as well as a multi-stage network. SEN is used as an interconnection architecture which is implemented with exclusive input-output paths with simple design. The SE acts as a building block to the Multi-stage Shuffle-Exchange Network (M-SEN) with facilities to perform unicast and multicast operation on the inputs. An 8 x 8 M-SEN model is also implemented, which works in three modes of communication, termed as "One-to-One", "One-to-Many" and "One-to-All" M-SEN configuration. All the QCA circuits have been implemented and simulated using CAD tool QCADesigner. The proposed QCA-based M-SEN design is better in terms of area occupied by 14.63 %, average energy dissipation by 22.75 % and cell count with a reduction of 84 cells when compared to reference M-SEN architecture. The optimization of the design in terms of cell count and area results in lesser energy dissipation and hence can be used in future-generation complex networks and communication systems.

Keywords

Broadcast, multicast, QCA, Shuffle-Exchange Network, Switching Element.

1. Introduction

A pioneering technology that promises the design of digital integrated circuits with high packaging, minimum energy dissipation and lower delay is Quantum-dot Cellular Automata (QCA). QCA possesses numerous advantages, such as compact device area with elevated switching speed and minimal power dissipation. Due to these advantages, the design of digital logic circuit at the nano-scale level with QCA is enhancing the trends [1].

In the subsequent decades, according to Moore’s Law, rapid scaling down of the devices with Complementary Metal-Oxide-Semiconductor (CMOS) technology will further lead to various issues as those CMOS-devices are reluctant to accept change in scaling [2]. Some of the difficulties faced by the devices based on transistor are thermal power dissipation, tunnelling and leakage current [3]. Leakage current causes power dissipation since there is a decrease in supply voltage and significant increase in threshold voltage. Therefore, QCA offers smaller area solutions and lower thermal energy consumption. Numerous modules, specifically processing elements capable of communicating with each other are utilized in building systems responsible for computation.

The possibility of designing and implementing highly complex and highly complicated interconnection networks has increased due to the rigorous evolution of new-age communication technology [4]. Amidst the components required to build a system, the interconnection networks provide an interesting and cost-
efficient remedy for communication and interconnection.

A highly efficient communication technique becomes the need of the hour to facilitate parallel and collaborative computing depending on the applications due to the increase in number of operative modules in systems at extensive level. This technique must be capable of combining and integrating the robust communication architecture on the chip so as to operate multiple tasks efficiently, at maximum speed and nominal cost. The focus of the work is to design a compact and energy efficient Shuffle-Exchange Network with multicast and broadcast configurations.

There are two ways in which the network architectures can be implemented. One way is to use all the switches in a single phase and join various links repeatedly to arrive at the eventual destination. This is referred to as single-stage structure or recycling structure [5]. Another way is to dispatch the information from the source vertex to the destination vertex by means of a series of interconnecting switching structures and inter-links. Therefore, this is termed as multi-stage network. In order to reach the escalating requirements of high-performance computing, Multi-stage Interconnection Networks (MINs) are preferred due to the progress observed in parallel computing field.

In systems capable of multiproccessing, MINs are considered to provide a reasonable solution allowing programmable information routes among functional modules. A simple routed distinctive path MIN is called Shuffle Exchange Network (SEN).

The objective of the work is to propose and design an area and energy efficient $8 \times 8$ M-SEN. The M-SEN possess transmission capability from one input node to multiple output nodes, which is called multicast mode, and transmission capability from one input port to all output ports concurrently, which is called broadcast mode. With the notion of reducing cells in order to obtain an optimized network, the area and energy dissipation is also minimized. CAD tool QCADesigner is employed to design and run simulations of the proposed designs.

The rest of the paper is further categorized into different sections. The literature review of different papers and relevant topics are carried out accordingly in Sec. 2. The overview of QCA technology, SEN, the design theory of the proposed basic QCA switching module or Switching Element (SE) and the implementation of the proposed QCA SE and M-SEN are presented in Sec. 3. The results of the implementation are put forward in Sec. 4 and discussed in Sec. 5. The work is concluded briefly in Sec. 6.

2. Literature Review

Over the last few decades, CMOS technology has always stood out as the go-to technology for designing and implementing Very-Large-Scale Integration (VLSI) circuits. QCA is one of the replacement technologies for CMOS due to its advantages which provide a solution to the constraints experienced while using CMOS technology. The lower energy and higher speed observed during the usage of QCA design technology at nano-scale level possess an extensive scope in the near future.

In order to enable connection between processors and memory modules, MINs are preferred over crossbar networks due to their low switching cost [4]. Also, MINs dispense the widened bandwidth to various units and deliver minimal latency access to modules with memory storage. In this paper, a QCA technique is developed so as to build a common Delta MIN architecture. Various possible implementations such as Baseline network, Omega network, Generalized Cube network, and Butterfly network are designed and analysed using QCADesigner. The results show that these structures can be conveniently realized using QCA-based cells and surpass other implementations based on nano-technology.

The complicated core functions of large-scale systems are performed by providing fast and reliable communication using interconnection networks between modules that are embedded on chip and elements that are capable of processing information. The SEN is widely utilised as an interconnection network due to its simple configuration and latency reduction characteristic. In [5], the authors suggest a $2 \times 2$ four-function SE in QCA nanotechnology. This SE is employed in implementing M-SEN at nanoscale level with multicast and broadcast potentiality. As a result, One-to-One, One-to-Many and One-to-All communication becomes possible inside the computing systems between various frameworks. Based on latency, cell count, cost function and occupied area, the suggested architecture was evaluated, analysed and was concluded that it was better and distinct compared to other existing architectures.

QCA is a transistor-less nanotechnology, wherein the electron plays a vital role in transmission of digital information and performs numerous logical calculations. No current source is necessary for QCA for these logical calculations. Based on the receiver’s port address, the input signal is routed in multistage communication architecture, called the Banyan network. In [6], a novel Banyan network with a single layer is suggested using QCA, in which the port address is identified as a string. The $4 \times 4$ and $8 \times 8$ Banyan network suggested in this paper consists of a new single layer $2 \times 2$ crossbar switch. The suggested Banyan networks have been character-
ized according to their fault-tolerant trait. The simulation details show that the suggested crossbar switch as well the Banyan network have notable efficiency with respect to area and latency.

The results in [7] put forth the necessity of MINs with respect to super computers due to the increase in the number of hubs. In order to achieve ultra-reliable, fault tolerant, cost effective as well as dynamically re-routable substructures inside the super computers, enhancing the reliability of the MINs deserves utmost importance. The SEN, a type of MIN, possess the characteristics which satisfy these constraints. A classification of SEN MIN is conveyed and contrasted with existing regular SEN MIN considering various parameters like path length, cost effectiveness, fault-tolerance and so on. The study conducted in this paper demonstrated that using less stages and involving non-SEs such as multiplexer and demultiplexers in the design, brings down the cost involvement of the entire network, as they do not produce additional latencies Furthermore, suitable SEN can be opted based on the application and requirement keeping in mind the cost and accessibility.

Suitable interconnection structures have been designed using SENs for their simple configuration and size of the switching elements. A pristine framework called the Replicated Enhanced Augmented SEN has been presented in [8]. An Enhanced Augmented SEN (E-ASEN) is utilized by making a replica of the network to increase the reliability of the performance and creating a redundant route. The results showed that increasing the number of routes by using a recreated network produced the maximum performance with respect to reliability. Hence the replicated E-ASEN provided better performance compared to other SENs. Terminal reliability analysis is used to gauge the performance parameter of SENs in terms of reliability.

The distributed communication networks incorporate a circuit switched network to disseminate the input signal to various users. In [9], the authors introduced an innovative fault-tolerant circuit switched module using QCA. To achieve this network, a unique crossbar switch is demonstrated using only one layer. The circuit switched structure consists of a crossbar switch, a multiplexer, demultiplexer, and logic gates. Latency and area of the architectures are analysed.

By inspecting the energy emitted by the layouts, it is found out that the suggested QCA schematics have the least dissipation of energy. The network is termed to be fault-tolerant by analysing the communication that is made possible due to stuck-at-fault at the signals in-charge. The results show that the layouts provide computation at nano-scale level, at a faster rate.

The QCA design employs Quantum-Dot Cellular Automata (QDCA), which represents a cellular alternative to CMOS design. A revolutionary design of five input majority gate is suggested in [10]. In addition to these design characteristics, the suggested design has cells that are not rotated, have a single-layer structure, and is resilient. The design reduces the number of cells by 7.69 % while maintaining an efficiency comparable to the best analogous designs published in the literature.

A quantum-dot cellular automaton is an excellent and feasible alternative to CMOS technology. The basic components of computerised circuits are latches and flip-flop circuits. This study offers a small and low-energy JK Flip-flop built in the QCA designer [11]. The experimental findings produced in this article reveal a reduction in cell count, which in turn reduces the complexity of the circuit, as well as a reduction in energy and area.

Reducing the circuit area is the major design target in the case of molecular quantum dot cellular automata. When multiple functions can be done with the same hardware, a single piece of hardware that can conduct both tasks is preferred [12]. Studies recommend the use of quantum-dot cellular automata nanotechnology in circuit construction at the nanoscale level with the usage of clock zones and multilayer crossovers [13].

Despite various hurdles, such as leakage current at nanoscale levels, CMOS technology is already overwhelmed with the need of nanoscale devices. The concept of an exclusive-or gate with fewer cells is being suggested as a way to control the inversion of inputs [14]. The failure of individual cells in Quantum-dot Cellular automata circuit construction has the potential to have a substantial impact on the overall performance of the circuit. Additionally, during manufacture, QCA circuits may experience manufacturing problems [15]. The suggested designs introduce and calculate design parameters which can be used to calculate the fault tolerance abilities of QCA circuits [16]. Additionally, the crossbar switch forms the elementary component in certain multi-stage interconnection networks. Using the suggested crossbar switch [21], the baseline network was optimized to 1713 cells, with a latency of 20 ps and QCA cost of 1156.

CMOS technology has been the go-to technology for VLSI circuit design and implementation since the 1960s. For the advantages, QCA is one of the solutions to the issues faced by CMOS technology. In order to provide connections between processors and memory modules, MINs are generally used instead of crossbar networks, which have a lower switching cost. Increasing the reliability of the MINs is critical to ultra-reliable, fault tolerant, cost effective, and dynamically re-routable substructures in the supercomputers. The proposed work suggests an efficient SE with multi-
cast and broadcast capability, for enhanced connectivity networks between modules that are embedded on the chip and elements that are capable of processing information.

3. Methodology

3.1. Basics of QCA

Quantum-dot cells are the fundamental building block of QCA circuits. These cells comprise of four quantum dots which can contain an electron in its design. These lone electrons residing the diametric sites, known as antipodal sites, are held together by electrostatic repulsions among them. This diametrical arrangement of the electron gives rise to the existence of two states such as logic ‘0’, where one of the two electrons is occupying the top left space and, logic ‘1’, where the other electron is occupying the top right space. These states of the logic ‘0’ and logic ‘1’ have individual polarizations of $P = -1$ and $P = +1$, respectively, as displayed in the Fig. 1.

![QCA Cell](image)

Fig. 1: QCA Cell.

Inverter and Majority Voter (MV), known as majority gate, are the two primary gates used in QCA. Majority gates can be a 3-input gate or 5-input gate which can be modelled into an inverter, OR gate and AND gate. MV can be used as a 3-input gate, as presented in Fig. 2, that requires five cells for construction or as a 5-input gate which occupies ten cells. The 3-input MV gate is expressed as $-M(P, Q, R) = PQ + QR + RP$, wherein $P$, $Q$, and $R$ are the inputs given to the gate and $M$ denotes the majority function performed over 3 input variables.

The inputs can be modified so as to vary the operation of the gate. If one of the input signals is set as logic ‘0’, then the 3-input majority gate acts as 2-input AND gate. Similarly, if one of the input signals is set as logic ‘1’, then the 3-input majority gate acts as 2-input OR gate.

To build devices with high complexity, both placement of the cells and synchronization of information play a major role in producing accurate outputs. Any signal arriving at a logic gate, which might propagate before any other set of input signals reaching the particular gate, must be prevented at any cost. Therefore, the flow of the data should be managed very efficiently in order to arrive at desired outputs. To manage this, different clock-phase mechanisms are facilitated by QCA technology. Altogether, QCA technology allows four various phases of clock which are switch, hold, release, and relax. Each clock signal has a 90 degrees negative shift in phase with respect to the preceding clocking.

The illustration of the different clock phases used in QCA technology is specified in [17]. In the switching phase, an exclusive polarity of the cell is obtained because the polarization of proximal cells exerts influence on a cell affecting its own polarization. Here, the barriers are raised when there is an occurrence of actual computation. In the second phase of clock-hold, the barriers are maintained at a higher level and polarization remains unaltered. During release phase of clock, the barriers kept high are moved lower and these cells suffer a loss of polarity. In the relax phase, the cells are left non-polarized.

3.2. QCA Logic

Coulombic interactions occur between the electrons when the cells are positioned in neighbouring locations. These coulombic forces arise due to the presence of harmonizing effect between the corresponding cells which cumulatively leads to changes in polarization of the proximal cells. Any elementary logic gate can be designed with ease using the cells as the building blocks. When the cells are kept near each other, their individual polarization will play a role on the polarization of the proximal cell. A QCA wire is mainly comprised of cells which are combined in a linear fashion, as depicted in [17]. These cells are combined in a row-wise manner to propagate same information throughout the linear cells from one site to another site. The cells are bound together because there exists a coulombic inter-
actional force between them that aids in propagating the logic data from one end to the other. Since there is electron repulsion between the cells, the polarization of one cell will exert dominance on the polarization of the adjoining cells and forces a change in their polarization. The cells can be combined at a certain angle such as 90 degrees with edges joined to one another or 45 degrees with vertices joined to one another in a straight manner.

An inverter is built by positioning the cells such that their vertices are 90 degrees shifted and the polarization occurs due to the columbic interaction between the oppositely connected cells. Robust and corner cell inverters are the two varieties of inverters that can be realised in QCA. Four QCA cells are used to realise the corner cell inverter, while 7 cells are required to realise a robust inverter [17]. The displaced cell will receive the transpose value of the preceding cell due to repulsion caused between the electrons by the Columbic forces. When the cells are placed at 45° to each other, the neighboring cell will intrinsically receive the inverted value of the data.

3.3. Shuffle-Exchange Network

The SEN is one among the most prominent and efficient interconnection modules used. Two routing functions known as shuffle and exchange permutations, are utilised to create this network. The port address of the transmitter $T$, undergoes the process of permutation to arrive at the address of the receiver, $R$. The perfect shuffle permutation method is used to acquire the receiver address, in which the sender address bits undergo a rotation process to one left place. Suppose the network has $M$ input and $M$ output ports, then the network size is estimated by the number of ports $M$ which corresponds to $2n$, where each port address is a unique $n$-bit binary number. The equation of sender address, receiver address and the permutation function in binary form are given in Eq. (1) and Eq. (2):

$$T = S_{n-1} \cdot S_{n-2} \cdot \ldots \cdot S_1 \cdot S_0,$$  \hspace{1cm} (1)

$$R = \text{exch_perm}(T) = S_{n-1} \cdot S_{n-2} \cdot \ldots \cdot S_1 \cdot \overline{S_0}.$$ \hspace{1cm} (4)

The perfect shuffle is depicted using dashed lines and exchange routing is depicted using solid lines for $M = 8$ configuration in Fig. 3. The perfect-shuffle and exchange combinations can be employed in a single-stage structure as well as in a multi-stage structure to communicate between multiple and various modules in the processing systems [5].

The $8 \times 8$ single stage configurations is represented in the Fig. 4. The S-SEN consists of one condition of four switching modules which is then followed by a perfect-shuffle module of interconnected links [5]. Output side must be sent back to the correlated input side to conclude the overall interconnected network. Routing of the data through the shuffle and exchange processes is done until it can be transmitted through to the desired network port. The performance of the single-stage structures is known to be limited. Because of this, enough number of replicas of S-SEN is used to cascade to form the forward feed interconnected network. This gives rise to a network called M-SEN, presented in Fig. 5.

The data used in the interconnection is no more in need to circulate across the overall network. But this data is passed on throughout the stages in a unique way from input node to the destination node. It depends on the properties of the switches used. Therefore, optimizing the S-SEN and replicating it to build the M-SEN, will optimize the bigger circuit as a whole. The $M \times M$ M-SEN network is designed using $n(\log_2 M)$ columns of the SEs to let the interconnections exist between the $M$ ports. Each stage is made of $M/2$ switching modules and it is then linked to the successive stage using a perfect-shuffle sample of interconnected links.
Switching elements
Perfect shuffle

Fig. 4: Single-stage exchange network.

Stage 1
0
1
2
3
M-4
M-3
M-2
M-1
Perfect shuffle

Stage 2

Stage n

Fig. 5: Multi-stage exchange network.

3.4. Design Theory - Switching Element

The Switching Element (SE) is termed as a packet capable of interchanging ability between the applied inputs and obtained outputs with the two probable $2 \times 2$ settings as depicted in Fig. 6 \[5\]. It accepts two inputs, produces two outputs and has a control reserved for switching, through which the input signals are exchanged or switched under the internal control. The two-function switch has two modes of operation based on the value of the internal control line applied to the switching control. These stages are known as unicast-straight and unicast-exchange. The required configuration is selected based on the value of the control line, $C$, when $M = 0$. It can also work as broadcasting-top network and broadcasting-bottom network.

Other two probable $1 \times 2$ configurations of the SE are depicted in Fig. 6(c) and Fig. 6(d). These configurations provide broadcast capability to the SE, thereby making it distinct from other SEs. An additional broadcasting control line, $M$, is enabled in the SE to choose either $2 \times 2$ or $1 \times 2$ configurations. If the unicast-straight or unicast-exchange is utilized for interconnection purpose, then the unicast ‘One-to-One’ mode is enabled and if there is a requirement of broadcast-bottom or broadcast-top for interconnection, then the broadcast ‘One-to-All’ communication mode is enabled. In order to transmit the input signals directly to the output ports or by exchanging them and then transmitting or sending one input to all the output ports, the proposed SE design can be utilized.

Fig. 6: $2 \times 2$ and $1 \times 2$ configurations of SE.

The SE is realised using XOR gate for selection of mode and two multiplexers to perform the routing function. The circuit diagram of the basic SE is displayed in Fig. 7. The input ports are represented by $I_0$ and $I_1$, whereas the output ports are represented by $O_0$ and $O_1$. Additionally, the control signals are given by $M$ and $C$. The proposed SE can function in four different configurations and all the 4 cases are specified in \[5\].

Fig. 7: Basic switching element.
3.5. Implementation of Proposed QCA Based SEN Architecture

The SE performs four different functions when the control signals, M and C are varied in four possible combinations. The proposed SE consists of 76 cells lying in a single layer and it occupies a layout area of 0.066 μm². The SE in a single layer is shown in Fig. 8. The SE is a combinational logic of XOR and multiplexer. The XOR logic is designed using 6 QCA-cells. The MUX is designed using 6 QCA-based cells. The select control for the MUX is given as the values ‘1’ and ‘−1’ for producing an output based on the input cell value. As the internal controls, M and C, are varied, the output is obtained in accordance with the communication type of mode.

Inputs (I0, I1)  Outputs (O0, O1)  Control signals (M, C)

Fig. 8: QCA Schematic for switching element.

Table 1 displays a routing table for all possible setups. Some suggestions for constructing a circuit using the QCADesigner 2.0.3 utilising both engines are provided. QCA is a computational technique that can encode binary data using cell-to-cell interactions and bistable charge configurations [18]. Throughout the simulation, the radius of effect is kept constant at 65 nm, and comparable other parameters need to be kept constant while developing with QCA technology. Table 2 specifies the design characteristics of QCADesigner. The QCA schematic for the proposed 8 × 8 M-SEN network is shown in Fig. 9.

The 76-celled SE is used as the functional block in implementing M-SEN network. 12 SEs are used in the 8 × 8 M-SEN configuration. The 8 × 8 M-SEN network accepts eight inputs and produces eight outputs. These outputs depend on the combinations of the inputs M and C controls of all the twelve cascaded switching elements. The first stage of the 8 × 8 M-SEN consisting of four SE, accepts the inputs from external devices whereas the remaining SEs are combined in a cascaded manner. The input cell is kept at clock zone-0 whereas the output cell is kept as clock zone-2 since there is a delay in the circuit for the input to arrive at the destination cell. This M-SEN structure requires 1220 number of QCA-based cell and it consumes area of 1.178 μm².

Table 1: Routing table of the 2 × 2 SE.

| Control | Output | Communication type |
|---------|--------|--------------------|
| M, C    | O0, O1 |                    |
| 0, 0    | 10, 11 | Unicast-straight    |
| 0, 1    | 11, 10 | Unicast-exchange    |
| 1, 0    | 10, 10 | Broadcast-top       |
| 1, 1    | 11, 11 | Broadcast-bottom    |

Table 2: Design properties for QCADesigner.

| Parameter | Bistable approximation | Coherence vector |
|-----------|------------------------|------------------|
| Number of samples | 12,800 | 12,800 |
| Convergence tolerance | 0.001 | NA |
| Cell width | 18 · 10⁻³⁵ m | 18 · 10⁻³⁵ m |
| Cell height | 18 · 10⁻³⁵ m | 18 · 10⁻³⁵ m |
| Dot diameter | 5 · 10⁻³⁵ m | 5 · 10⁻³⁵ m |
| Time setup | 1 · 10⁻¹³ s | 1 · 10⁻¹³ s |
| Total simulation time | 7 · 10⁻¹³ J | 7 · 10⁻¹³ J |
| Clock high | 9.8 · 10⁻²² J | 9.8 · 10⁻²² J |
| Clock low | 3.8 · 10⁻²² J | 3.8 · 10⁻²² J |
| Clock amplitude factor | 9 | 2 |
| Radius of effect | 65 · 10⁻⁹ m | 65 · 10⁻⁹ m |
| Layer separation | 11.5 · 10⁻⁹ m | 11.5 · 10⁻⁹ m |
| Maximum iterations per sample | 100 | NA |
| Relative permittivity | 12.9 | NA |
| Temperature | NA | 1 K |

Fig. 9: QCA Schematic for 8 × 8 M-SEN network.
4. Results

The simulation is carried out using the CAD tool QCADesigner 2.0.3 to run the working for switching element and $8 \times 8$ M-SEN module. The SE consists of 76 QCA-cells, consumes a total layout area of 0.066 $\mu$m$^2$ and cell area of 0.0246 $\mu$m$^2$. The total layout area represents the actual area occupied by the entire circuit keeping in mind the distance between two cells, whereas the cell area is the nominal area occupied by the total number of cells. There are four clock zones present in the circuit, namely clock zone-0, clock zone-1, clock zone-2, and clock zone-3. The latency in QCADesigner is measured as the difference in the time of output with respect to input and it is measured in terms of clock period.

QCA Cost is a measure of latency and cell area which gives an overall estimation of the performance of the circuit. The QCA Cost is expressed in Eq (5):

$$\text{QCA Cost} = \text{QCA Latency}^2 \cdot \text{QCA Area}. \quad (5)$$

The design result of the four-mode switching network is represented in Tab. 3. As observed in Tab. 3, the proposed SE has reduction in the cell count which will optimize its energy dissipation. CAD tool QCADesigner-E is used to estimate the value of total energy dissipation and average energy dissipation of SE. As depicted in Tab. 3, there is a decrease of 51.59%, 38.21%, and 6.17% in cell count when the proposed SE is compared to the architectures in [4], [6], and [5], respectively. Also, a decrease of 90.16%, 82.04%, and 6.11% in cell area can be observed when compared to the architectures in [4], [6], and [5], respectively. The 76-celled SE acts as a basic building block of the entire $8 \times 8$ M-SEN structure. There are four clock zones present in this design.

Tab. 3: Comparison of QCA based switching elements.

| Parameters              | [4] | [6] | [5] | Proposed |
|-------------------------|-----|-----|-----|----------|
| Cell count              | 137 | 123 | 81  | 76       |
| Cell area ($\mu$m$^2$)   | 0.25| 0.197| 0.0262| 0.0246 |
| Latency (ps)            | 1.5 | 2   | 2   | 2        |
| Broadcast capability    | no  | no  | yes | yes      |

When the switches are set in unicast-straight configuration, then the information sent from input ports I0 to I7 are obtained at O0, O4, O1, O5, O2, O6, O3, and O7, respectively. This depicts ‘One-to-One’ mode of communication. When the switches are set in unicast-exchange configuration, then the information sent from input ports I0 to I7 are obtained at O7, O3, O6, O2, O5, O1, O4, and O0, respectively. Also depicts ‘One-to-One’ mode of communication. When the switch S11 operates in unicast-exchange mode and switches S22, S33, and S34 operate in broadcast-top mode, the input I0 is observed at O4, O5, O6 and O7 output ports. This demonstrates ‘One-to-Many’ mode of communication.

When the switches S11, S21, S22, S31, S32, S33, and S34 operate in broadcast-top mode, the input I0 is observed at all the output ports O0 to O7. This demonstrates ‘One-to-All’ mode of communication. The ‘unicast-exchange’, ‘broadcast-top’ and ‘broadcast-bottom’ configurations have also been simulated and verified accordingly. The output arrives after 4.5 clock periods, the latency of the circuit is found to be 4.5. $8 \times 8$ M-SEN require 1220 QCA-based cells. It occupies a layout area of 1.178 $\mu$m$^2$ and cell area of 0.3953 $\mu$m$^2$.

5. Discussion

The design results of the M-SEN configuration analyzed using QCADesigner 2.0.3 are as listed in Tab. 4. As depicted in Tab. 4, the proposed SEN has a decrease of 53.38%, 21.23%, and 6.44% in cell count compared to the architectures in [4], [6], and [5], respectively. Also, the proposed architecture is better in terms of total area as there is a decrease of 70.11%, 38.96%, and 14.63% when compared to architectures in [4], [6], and [5], respectively. A reduction of 70.11%, 80.69%, and 14.66% in QCA cost can be observed on comparing the proposed architecture with architectures in [4], [6], and [5], respectively. The reference architectures were also implemented using the QCADesigner and the energy values were calculated. QCADesigner-E is capable of providing the total and average energy dissipation of the circuits [10].

The total energy dissipation and average energy dissipation of SE is listed in Tab. 5. The amount of total energy dissipated and average energy dissipated is measured in terms of eV. The proposed SE is better in terms of total energy dissipation by 9.93% and average energy dissipation by 9.48% compared to SE in [5]. This reduction will optimize the usage of SE. The total energy dissipation and average energy dissipation of M-SEN is listed in Tab. 6. It can be analysed that the proposed $8 \times 8$ M-SEN has an energy reduction of 23.17% and 22.75% with respect to total energy dissipation and average energy dissipation respectively, compared to [5]. Therefore, the proposed $8 \times 8$ M-SEN architecture is better and efficient in terms of cell count, area, cost, total energy dissipation and also average energy dissipation.

The design approach used in the proposed $8 \times 8$ M-SEN is single layered. The single layer design used in the architecture can be considered as the limitation of the network. Moreover, the multi-layer design is a subject of future research and might yield better results.
The implementation and execution of a single-stage and an 8 × 8 multi-stage perfect shuffle-exchange network is demonstrated in this paper. The simulation is achieved using CAD tool QCADesigner 2.0.3 in nanotechnology. The proposed architecture is comprised of the SE which has four operational modes and, such shuffled linked are coupled to form multi-staged networks. The optimization of the basic SE, when replicated to construct the M-SEN, results in further optimization of the larger circuit.

The multiple stages are functioned to perform unicast with ‘One-to-One’, multicast with ‘One-to-Many’ and broadcast with ‘One-to-All’ communication types. The circuit parameters such as QCA-cell area, cell count, latency, clock zones, QCA Cost are measured using the QCADesigner. The proposed switching element contains lower number of cells than the other architectures. The proposed 8 × 8 M-SEN configuration has 14.63 % reduction in area, 14.66 % reduction in cost, 23.17 % reduction in total energy dissipation and 22.75 % reduction in average energy dissipation compared to the reference architecture.

The optimization of the SE and M-SEN may be done using multilayer concepts which might yield better results. The proposed optimized switching modules used in single and multiple stages can act as functional blocks in the future-generation architectures and compounded communication systems, thereby optimizing their performance.

### Author Contributions

B.S.P. conceptualized the idea, methodology, design and analysis. S.H.M. and K.J.N. carried out the design methodology and implementation. All the authors contributed to the analysis of the design and results and provided inputs to the manuscript. All authors involved in analysing, drafting, editing and revision of the paper.

### References

[1] DAS, J. C. and D. DE. Computational fidelity in reversible quantum-dot cellular automata channel routing under thermal randomness. *Nano Communication Networks*. 2018, vol. 18, iss. 1, pp. 17–26. ISSN 1878-7797. DOI: 10.1016/j.nancom.2018.08.003.

[2] PREMANANDA, B. S., U. K. BHARGAV and K. S. VINEETH. Compact QCA based Serial-Parallel Multiplier for Signal Processing Applications. *International Journal of Scientific & Technology Research*. 2020, vol. 9, iss. 3, pp. 31–38. ISSN 2277-8616.

[3] MUKHERJEE, C., S. PANDA, A. K. MUKHOPADHYAY and B. MAJI. Introducing Galois field polynomial addition in quantum-dot cellular automata. *Applied Nanoscience*. 2019, vol. 9, iss. 8, pp. 2127–2146. ISSN 2190-5517. DOI: 10.1007/s13204-019-01045-X.

[4] TEHRANI, M. A., F. SAFAEI, M. H. MOAIYERI and K. NAVI. Design and implementation of Multistage Interconnection Networks using Quantum-dot Cellular Automata. *Microelectronics Journal*. 2011, vol. 42, iss. 6, pp. 913–922. ISSN 0026-2692. DOI: 10.1016/j.mejo.2011.03.004.
[5] ABUTALEB, M. M. A novel QCA shuffle-exchange network architecture with multicast and broadcast communication capabilities. *Microelectronics Journal*. 2019, vol. 93, iss. 1, pp. 145–166. ISSN 0026-2692. DOI: 10.1016/j.mejo.2019.104640

[6] DAS, J. C. and D. DE. Design of single layer banyan network using quantum-dot cellular automata for nanocommunication. *Optik*. 2018, vol. 172, iss. 1, pp. 892–907. ISSN 1618-1336. DOI: 10.1016/j.ijleo.2018.07.119.

[7] GUPTA, S. and G. L. PAHUJA. Regular Shuffle Exchange Interconnection Networks: Review and Comparison. In: 2018 International Conference on Sustainable Energy, Electronics, and Computing Systems (SEEMS). Greater Noida: IEEE, 2018, pp. 1–6. ISBN 978-1-5386-5866-6. DOI: 10.1109/SEEMS.2018.8687352.

[8] YUNUS, N. A. M., M. OTHMAN, Z. M. HANAPI and K. Y. LUN. Enhancement Replicated Network: A Reliable Multistage Interconnection Network Topology. *IEEE Systems Journal*. 2019, vol. 13, iss. 3, pp. 2653–2663. ISSN 1937-9234. DOI: 10.1109/JSYST.2018.2853714.

[9] DAS, J. C. and D. DE. Circuit switching with Quantum-Dot Cellular Automata. *Nano Communication Networks*. 2017, vol. 14, iss. 1, pp. 16–28. ISSN 1878-7797. DOI: 10.1016/j.nancom.2017.09.002.

[10] SRIVASTAVA, A. and R. CHANDEL. A Novel Co-Planar Five Input Majority Gate Design in Quantum-Dot Cellular Automata. *IETE Technical Review*. 2021, pp. 1–15. ISSN 0974-5971. DOI: 10.1080/02564602.2021.1914205.

[11] PREMANANDA, B. S., S. SOUNDARYA and K. S. C. DECHAMMA. Compact QCA based JK Flip-Flop for Digital System. *International Journal of Innovative Technology and Exploring Engineering*. 2019, vol. 8, iss. 12, pp. 3182–3185. ISSN 2278-3075. DOI: 10.35940/ijette.L3074.1081219.

[12] BANIK, D. Online Testable Efficient Latches for Molecular QCA Based on Reversible Logic. In: *Design and Testing of Reversible Logic*. 1st ed. Singapore: Springer, 2020, pp. 185–212. ISBN 978-981-13-8821-7.

[13] MARSHAL, R. and G. LAKSHMINARAYANAN. Fault Resistant Coplanar QCA Full Adder-Subtractor Using Clock Zone-Based Crossover. *IETE Journal of Research*. 2020, pp. 1–8. ISSN 0974-780X. DOI: 10.1080/02564602.2020.1838340.

[14] RAJ, M., S. AHMED and G. LAKSHMINARAYANAN. Subtractor circuits using different wire crossing techniques in quantum-dot cellular automata. *Journal of Nanophotonics*. 2020, vol. 14, iss. 2, pp. 26–33. ISSN 1934-2608. DOI: 10.1117/1.JNP.14.026007.

[15] RAJ, M., L. GOPALAKRISHNAN and S.-B. KO. Fast Quantum-Dot Cellular Automata Adder/Subtractor Using Novel Fault Tolerant Exclusive-or Gate and Full Adder. *International Journal of Theoretical Physics*. 2019, vol. 58, iss. 9, pp. 3049–3064. ISSN 1572-9575. DOI: 10.1007/s10773-019-04184-7.

[16] RAJ, M., L. GOPALAKRISHNAN and S.-B. KO. Design and analysis of novel QCA full adder-subtractor. *International Journal of Electronics Letters*. 2021, vol. 9, iss. 3, pp. 287–300. ISSN 2249-8958. DOI: 10.1080/21681724.2020.1726479.

[17] HARSHITHA, S., T. N. DHANUSH and B. S. PREMANANDA. A Novel QCA based Compact Scan Flip-flop for Digital Design Testing. *International Journal of Engineering and Advanced Technology*. 2019, vol. 9, iss. 1, pp. 6681–6686. ISSN 2216-1732. DOI: 10.1080/21681724.2020.1726479.

[18] ZHANG, M., W. LI, L. YANG, M. ZHUANG, X. LAN, Y. JI and S. WANG. A Programmable Hamming Encoder/Decoder System Design with Quantum-dot Cellular Automata. In: 2019 3rd International Conference on Electronic Information Technology and Computer Engineering (EITCE). Xiamen: IEEE, 2019, pp. 1338–1345. ISBN 978-1-7281-3584-7. DOI: 10.1109/EITCE47263.2019.9094803.

[19] BAHAR, A. N. and K. A. WAHID. Design of an Efficient \(N \times N\) Butterfly Switching Network in Quantum-Dot Cellular Automata. *IEEE Transactions on Nanotechnology*. 2020, vol. 19, iss. 1, pp. 147–155. ISSN 1545-595X. DOI: 10.1109/TNANO.2020.2960166.

[20] DHANUSH, T. N., S. HARSHITHA and B. S. PREMANANDA. Design of QCA Based Three-Stage Pseudo Random Number Generator. In: 2020 International Conference on Advances in Computing, Communication & Materials (ICACCM). Dehradun: IEEE, 2020, pp. 233–238. ISBN 978-1-7281-9785-2. DOI: 10.1109/ICACCM50413.2020.9212986.

[21] REZA, S.-N. Introducing an optimal QCA crossbar switch for baseline network. *Facta universitatis - series: Electronics and Energetics*. 2021, vol. 34, iss. 3, pp. 445–460. ISSN 2217-5997. DOI: 10.2298/FUEE210344S.
About Authors

Belegehalli Siddaiah PREMANANDA is associated with RV College of Engineering, Bengaluru, India. He is working as Associate Professor in the Department of Electronics and Telecommunication Engineering and Senior IEEE member. His main areas of interests are in the field of Speech enhancement, VLSI Designs in Application Specific Integrated Circuit (ASIC)/Field Programmable Gate Array (FPGA), QCA, Low power and compact VLSI circuits, Signal processing, Energy harvesting and Communication. He has reviewed several papers for Scopus/SCI/WoS indexed refereed International Journals and Conferences, and also chaired the session in the International Conferences. He has published several research papers in international journals and conferences and guides many projects in his area of research.

Samana Hanumanth MANAGOLI is pursuing her undergraduate course in Electronics and Telecommunications Engineering at RV College of Engineering, Bengaluru, India. Her fields of interests are in Digital design, QCA, CMOS, ASICs, low power VLSI designs, and antennas.

Kiran Jayanthi NIKHIL is pursuing his undergraduate course in Electronics and Telecommunications Engineering at RV College of Engineering, Bengaluru, India. His fields of interests are in Digital design, compact and low-power VLSI designs, CMOS, ASICs, and cryptography.