A scheme for logical computation using non-linear dynamical systems is presented. Examples of discrete-time maps configured as AND, OR, NAND and NOR gates are given. It is seen that the logical operations are flexible in the sense that an AND gate can be transformed into an OR gate with a simple change of a single parameter and vice-versa. Also, a NAND gate can be transformed into a NOR gate and vice-versa. It is shown, by example, that the scheme can even be extended to continuous-time flows. Since the NAND and NOR operations are universal, it is possible to implement any switching function by interconnecting blocks that realize these operations.

I. INTRODUCTION

In recent years, computation using non-conventional techniques has received considerable attention. Computation and information-processing techniques based on chemical, biological and quantum-mechanical phenomena have been studied. Murari, Sinha, Ditto and Nakata have proposed using clipped chaotic-dynamics for carrying out flexible computations. In this paper, a simple scheme is proposed to configure any non-linear dynamical system as a logic gate. For this purpose, the qualitative change undergone by the system-dynamics at a bifurcation is exploited. The principle of construction takes place at \( \lambda = 3.56 \) and the map will converge to a fixed point. However, if either \( \lambda_a \) or \( \lambda_b \) is increased to \( 2.85 \) while retaining the values of \( L_0 \) and \( L_1 \), the system settles into a 2-cycle if either or both of \( \lambda_a \) and \( \lambda_b \) are true and hence we obtain an OR gate. Therefore, it can be seen that a suitable change in the parameter \( \lambda' \) transforms the OR gate into an AND gate and vice-versa. The scheme is summarized as Table I.

| \((L_0, L_1)\) | \(\lambda'\) | \(\lambda_a\) | \(\lambda_b\) | \(\lambda\) | \(Y\) | Gate |
|-----------------|-------------|-------------|-------------|-------------|------|------|
| \((0, 0.29)\)   | 0           | 0           | 2.85        | 0           | AND |      |
|                 | 0           | 1           | 3.14        | 1           | OR  |      |

In this scheme, the logic output \( Y \) is defined based on the state of the system. Such a definition of the output is not in line with the output of conventional (electrical) logic gates that have two-level output signals. However,
it must be mentioned that definition of input/output logic based on observed phenomena in the state of the system is not entirely new. For instance, Steinbock et al have proposed realizations of chemical-wave logic circuits wherein the binary output logic is defined by the synchronous or asynchronous nature of waves propagating through a medium \[5\]. For compatibility with conventional logic gates having two-level inputs and outputs, one can define an Observation Function that transforms the state of the dynamical system into a two-level signal. Note that the observation function is not essential for the system to function as a logic gate. However, if it is required to inter-connect logic gates, two-level inputs and outputs are helpful. Realizable observation functions with an appropriate level-shifting mechanism should make it possible to connect the logic output of one gate as a logic input for another. For the current example of the logistic map, an observation function \( F \) can be defined to give meaningful logic output as

\[
F(x, n) = |x_n - x_{n-1}|.
\] (2)

A fixed-point, with this observation function, yields zero whereas a 2-cycle yields the distance between the two points of the attractor set, which is a positive real number. Therefore, observing the output of this function is equivalent to assuming a fixed-point denotes logic 0 and a 2-cycle denotes logic 1. The scheme of implementation of a logic gate is summarized in Fig. 2.

![Diagram of a logic gate](image)

FIG. 2: Implementation of a logic gate using a dynamical system. The transfer-function of the gate can be modified using the bias-input. The observation function transforms the state of the system into a conventional logic output.

In the preceding example, an AND/OR gate is constructed around the period-doubling from a fixed-point to a 2-cycle. In principle, the scheme should work around any bifurcation of the map. Since the behavior of the system undergoes a noticeable qualitative change at the point of bifurcation, if an observation function that differentiates between the two behaviors can be defined, the system can function as a logic gate. The bias of the control parameter \( \lambda' \) in the preceding example) and the values of the logical inputs \( L_0 \) and \( L_1 \) can be chosen in several ways. However, the author has used the following scheme for this choice: An interval \((U, V)\) is chosen such that the critical value of the control parameter \( \lambda = \lambda_c \) is exactly at its middle. \( U \) and \( V \) should respectively be chosen such that the map demonstrates the desired pre-bifurcation and post-bifurcation behaviors at these points. In the case of the preceding example, \( \lambda_c \approx 3 \) and the map undergoes a further bifurcation to a 4-cycle if \( \lambda > 3.44 \), a distance of about 0.44 from \( \lambda_c \). Therefore, we choose the interval \((U, V) = (\lambda_c - 0.44, \lambda_c + 0.44)\) i.e. \((2.56, 3.44)\). We find the value \( w = (V - U) / 3 \approx 0.29 \). Then we take \( L_0 = 0 \) and \( L_1 = w \). For operation as an AND gate, we choose \( \lambda' = U \) and for operation as an OR gate, we choose \( \lambda' = U + w \).

### III. COMPUTATION USING TWO-DIMENSIONAL MAPS

As a second example of computation using discrete-time maps, consider the Duffing’s map:

\[
\begin{align*}
x_{n+1} &= y_n \\
y_{n+1} &= -\beta x_n + \alpha y_n - y_n^3
\end{align*}
\] (3)

The bifurcation diagrams of Eq. (3) at \( \alpha = 2.2 \) and \( \alpha = 2.1 \) respectively are shown in Fig.s 3(a) and 3(b).

![Bifurcation diagrams of the Duffing's map](image)

FIG. 3: Bifurcation diagrams of the Duffing’s map. In (a), \( \alpha = 2.2 \). In (b), \( \alpha = 2.1 \). When \( \alpha \) is reduced from 2.2 to 2.1, the critical point of bifurcation from a fixed-point to a 2-cycle changes from \( \beta \approx 0.1 \) to \( \beta \approx 0.05 \). Such changes in the critical point can be exploited to control the transfer-function of the logic gate (see text for details).

It can be noticed that the bifurcation diagrams are qualitatively different from that of the logistic map since progressive bifurcations take place with progressively decreasing values of the control parameter \( \beta \). This fact makes it possible to configure the Duffing’s map as a NAND/NOR gate instead of AND/OR. Analogous to the previous example, let \( \beta = \beta' + \beta_a + \beta_b \). First, let us work with \( \alpha = 2.2 \). In this case, a bifurcation from a fixed-point to a 2-cycle takes place at \( \beta \approx 0.1 \). Let \( L_0 = 0 \) and \( L_1 = 0.066 \). As in the case of the logistic map, let a fixed-point denote false \((Y = 0)\) and a 2-cycle denote true \((Y = 1)\). Then a NAND gate and a NOR gate can respectively be realized with \( \beta' = 0 \) and \( \beta' = 0.066 \).

Looking at Fig.s 3(a) and 3(b), one more way of transforming the NAND gate realized at \((\alpha = 2.2, \beta' = 0)\) to a NOR gate becomes apparent. Instead of changing the value of \( \beta' \), if the value of \( \alpha \) is changed to 2.1, the bifurcation from a fixed-point to a 2-cycle occurs at \( \beta \approx 0.05 \). If we retain \((\beta' = 0, L_0 = 0, L_1 = 0.066)\), the system settles to a fixed-point if at least one of \( \beta_a, \beta_b \) equal \( L_1 \) and the
system functions as a NOR gate. Since $\beta$ is considered the control parameter, we refer to $\alpha$ as the secondary control parameter. Transfer-function control of the logic gate by bias value as well as secondary control parameter is summarized in Table II.

| $(L_0, L_1)$ | $(\alpha, \beta')$ | $\beta_a$ | $\beta_b$ | $\beta$ | $Y$ | Gate       |
|-------------|------------------|---------|---------|--------|-----|-----------|
| $L_0$, $L_1$| $(2.2, 0)$        | 0       | 0       | 0.066  | 0   | 0         | NAND      |
|             | $(2.2, 0.066)$   | 0       | 0       | 0.066  | 0   | 0         | NOR       |
|             | $(2.1, 0)$       | 1       | 0       | 0.066  | 0   | 0         | NOR       |

TABLE II: Duffing’s map as a NAND/NOR gate. $Y = 0$ for a fixed point, $Y = 1$ for a 2-cycle. The transfer-function can be controlled by bias $\beta'$ or secondary control parameter $\alpha$.

Variation in the critical value of the control parameter with the variation of a secondary control parameter can be seen in many 2-dimensional maps and can be used for controlling the gate’s transfer-function as seen in this example. In section IV, we shall see that such control of the transfer-function is also possible with continuous-time flows. Fig. 4 summarizes this scheme.

FIG. 4: Implementation of a logic-gate using a 2-dimensional map or a flow. The transfer-function of the gate can be controlled using the secondary control parameter.

IV. COMPUTATION USING FLOWS

Consider the Rössler system

\[
\begin{align*}
\dot{x} &= -y - z \\
\dot{y} &= x + \sigma y \\
\dot{z} &= \tau + z(x - \nu)
\end{align*}
\]

(4)

where $\dot{x}$, $\dot{y}$ and $\dot{z}$ respectively denote the derivatives of the state-variables $x$, $y$ and $z$ with respective to time $t$. Let $\sigma = 0.15$ and $\tau = 0.3$. Let $\nu$ be the control parameter. The system bifurcates at $\nu \approx \nu_0$ with fixed-point convergence for $\nu < 1.14$ and limit-cycle for $\nu > 1.14$. Plots of state-variable $x(t)$ and stationary phase-space trajectories at $\nu = 0.5$ and $\nu = 1.78$ can be seen in Fig. 5.

If a fixed-point denotes logic 0, a limit cycle denotes logic 1, $\nu' = 0.5$, $L_0 = 0$ and $L_1 = 0.457$ we obtain an AND gate. The bias value $\nu' = 0.927$ yields an OR gate.

Several observation functions can be defined to differentiate between the signals of Figs. 4(a) and 4(b). For an electrical system, if $x(t)$ is a voltage signal, a full-wave rectifier followed by a low-pass filter will give a constant DC signal for the limit-cycle case of Fig. 4(b) while giving zero output for the fixed-point case of Fig. 4(a) and can be considered a realizable observation function.

As in the case of two-dimensional maps, a secondary control parameter can also be used to control the transfer function. If $\tau$ is changed to 0.19, the bifurcation from a fixed-point to limit-cycle takes place at $\nu \approx 0.72$. Then, for $(\nu' = 0.5, \sigma = 0.15, L_0 = 0, L_1 = 0.427)$ itself, we obtain an OR gate. The configuration of the Rössler flow as a NAND/NOR gate is summarized in Table III.

| $(L_0, L_1)$ | $(\sigma, \tau, \nu')$ | $\nu_a$ | $\nu_b$ | $\nu$ | $Y$ | Gate       |
|-------------|----------------------|--------|--------|------|-----|-----------|
| $L_0$, $L_1$| $(0.15, 0.3, 0.5)$   | 0      | 0.927  | 0    | AND|           |
|             | $(0.15, 0.3, 0.927)$ | 0      | 1      | 1.354| OR |           |
|             | $(0.15, 0.19, 0.5)$  | 0      | 0.927  | 1    | OR |           |

TABLE III: Rössler flow as an AND/OR Gate. $Y = 0$ for a fixed point, $Y = 1$ for a limit-cycle. The transfer function can be controlled by bias $\nu'$ or secondary control parameter $\tau$.

The Rössler system undergoes a series of bifurcations as $\nu$ is further increased. Consider the one-sided Poincaré section formed by the set of points at which the stationary orbit intersects the $y = 0$ plane as $y$ changes from positive to negative. Let us denote this section plane by the letter $\Psi$. The Poincaré section for $\nu = 5.5$ is shown in Fig. 5(top) and consists of only two points. Now, let $\nu$ be varied and at each value of $\nu$ the Poincaré section be determined. The abscissa ($x$-coordinate) of each point in the Poincaré section, plotted against the corresponding value of $\nu$ gives the bifurcation diagram. This is shown in Fig. 5(bottom). Any bifurcation that causes a qualitative change in the behavior of the system can be used to fashion the logic-gate around.
FIG. 5: Rössler flow. (a) $x(t)$ at $v = 0.5$. (b) $x(t)$ at $v = 1.78$. (c) Trajectory at $v = 0.5$. (d) Trajectory at $v = 1.78$.

V. CONCLUDING REMARKS

It is not difficult to extend the proposed scheme to $m$-input logic gates provided the control parameter can be split into $m + 1$ components corresponding to one bias and the $m$ logic inputs.

In the previously proposed scheme of using clipped chaotic dynamics for logical computations [1, 2, 3], it is required to modify the dynamical system by inserting a threshold-controller in the feedback path. The scheme proposed in this paper has no such requirement. Further, the threshold controller required for clipped-chaos based computation is not easy to realize as a non-electrical system. Therefore, the applications of such a scheme are likely to be restricted to electrical-realizations of dynamical systems. However, the currently proposed scheme merely requires the system dynamics to be observed and a distinction to be made between the two possible states of the system. Therefore, it is possible to employ dynamical systems of diverse physical nature - mechanical, chemical, optical, biological and fluid-dynamic systems - for information processing and computation.

Since the NAND and NOR operations are functionally complete [10, 11], it should be possible to implement any arbitrary switching function by interconnecting dynamical systems that realize these logic gates. It is also interesting to note that the flip-flop, which is the fundamental digital memory element, can also be realized as an interconnection of NAND/NOR gates.

[1] T. Munakata, S. Sinha, and W. L. Ditto, IEEE Trans. Circ. and Sys. - I 49, 1629 (2002).
[2] K. Murali, S. Sinha, and W. L. Ditto, Int. J. Bifurcation and Chaos 13, 2669 (2003).
[3] K. Murali, S. Sinha, and W. L. Ditto, Phys. Rev. E 68, 016205 (2003).
[4] R. May, Nature 261, 459 (1976).
[5] O. Steinbock, P. Kettunen, and K. Showalter, J. Phys. Chem. 100, 18970 (1996).
[6] J. Peinke, J. Parisi, O. Rössler, and R. Stoop, Encounter with Chaos (Springer-Verlag, Berlin, 1992).
[7] H. Nagashima and Y. Baba, Introduction to Chaos (Institute of Physics Publishing, Bristol/Philadelphia, 1999).
[8] T. S. Parker and L. O. Chua, Proc. IEEE 75, 982 (1987).
[9] T. Kapitaniak, Chaos for Engineers (Springer-Verlag, Berlin, 1998).
[10] Z. Kohavi, Switching and Finite Automata Theory (McGraw Hill, New York, 1978), 2nd ed.
[11] R. J. Tocci, Digital Systems: Principles and Applications (Prentice-Hall, Englewood Cliffs, N.J., 1995), 6th ed.