Turbo Decoder Design based on an LUT-Normalized Log-MAP Algorithm

Jun Li 1, Xiumin Wang 2,*, Jinlong He 2, Chen Su 2 and Liang Shan 2,*

1 Binjiang College, Nanjing University of Information Science & Technology, Wuxi 214105, China
2 College of Information Engineering, China Jiliang University, Hangzhou 310018, China
* Correspondence: 05a0303091@cjlu.edu.cn (X.W.); lshan@cjlu.edu.cn (L.S.)

Received: 14 June 2019; Accepted: 14 August 2019; Published: 20 August 2019

Abstract: Turbo codes have been widely used in wireless communication systems due to their good error correction performance. Under time division long term evolution (TD-LTE) of the 3rd generation partnership project (3GPP) wireless communication standard, a Log maximum a posteriori (Log-MAP) decoding algorithm with high complexity is usually approximated as a lookup-table Log-MAP (LUT-Log-MAP) algorithm and Max-Log-MAP algorithm, but these two algorithms have high complexity and high bit error rate, respectively. In this paper, we propose a normalized Log-MAP (Nor-Log-MAP) decoding algorithm in which the function max* is approximated by using a fixed normalized factor multiplied by the max function. Combining a Nor-Log-MAP algorithm with a LUT-Log-MAP algorithm creates a new kind of LUT-Nor-Log-MAP algorithm. Compared with the LUT-Log-MAP algorithm, the decoding performance of the LUT-Nor-Log-MAP algorithm is close to that of the LUT-Log-MAP algorithm. Based on the decoding method of the Nor-Log-MAP algorithm, we also put forward a normalization functional unit (NFU) for a soft-input soft-output (SISO) decoder computing unit. The simulation results show that the LUT-Nor-Log-MAP algorithm can save about 2.1% of logic resources compared with the LUT-Log-MAP algorithm. Compared with the Max-Log-MAP algorithm, the LUT-Nor-Log-MAP algorithm shows a gain of 0.25~0.5 dB in decoding performance. Using the Cyclone IV platform, the designed Turbo decoder can achieve a throughput of 36 Mbit/s under a maximum clock frequency of 44 MHz.

Keywords: turbo decoder; normalized-Log-MAP algorithm; normalization functional unit; LTE-advanced; cyclone IV

1. Introduction

Turbo codes were proposed in 1993, and have been widely used in 3G and 4G wireless communication systems due to their good error correction performance [1]. Yang et al. proposed new, partially information-coupled (PIC) turbo codes in 2018 [2], which can improve decoding performance without changing the decoder. The Log-MAP algorithm was often used in decoding turbo codes. In order to reduce logic resource consumption with the Log-MAP algorithm, Martina et al. proposed a turbo decoder with low complexity based on an approximated Log-MAP algorithm in 2014 [3]. Compared with the Log-MAP algorithm, the approximate Log-MAP algorithm can save nearly 30% of logic resources by linear approximation of the function max*. In 2015, Ivanov et al. summarized the common approximation methods of the max* function [4,5]. In 2018, Liu et al. proposed an improved turbo decoder that approximates the function max* with a Taylor series [6]. The idea of normalized approximation mainly comes from the low-density parity check (LDPC) decoder based on the normalized min-sum (NMS) algorithm, as proposed by Wu et al. in 2010 [7], and we use this method to approximate the function max*. In 2011, Sun et al. proposed a dynamic interleaving structure based on a quadratic permutation polynomial (QPP) interleaver that performs real-time
interleaving address output and reduces storage unit consumption [8,9]. Sun et al. also proposed a flexible functional unit (FFU) for a soft-input soft-output (SISO) decoder, while a turbo decoder achieves a throughput of 1280 Mbit/s with a clock frequency of 400 MHz under 3GPP-LTE and LTE-advanced standards [9,10]. Rohit et al. put forward an idea for a hybrid algorithm in 2013, and its decoding performance is better than a Log-MAP algorithm after combining a LUT-Log-MAP algorithm and Linear-Log-MAP algorithm in every state metric calculation [11], although this implementation results in a large consumption of logic resources. In 2017, Zhen et al. proposed a calculation method of the function max* that can be applied for reverse calculation in engineering implementation [12].

In this paper, we propose a Nor-Log-MAP algorithm that uses a fixed normalized factor to approximate the function max*. According to the idea of a hybrid algorithm [11], we also propose a LUT-Nor-Log-MAP algorithm that uses different algorithms in different metric calculation states so as to reduce the number of lookup tables and consumption of logical resources. LUT-Nor-Log-MAP is a new kind of algorithm that combines Nor-Log-MAP with LUT-Log-MAP. The LUT-Log-MAP algorithm is used to calculate forward-state and backward-state metrics, and the Nor-Log-MAP algorithm is used to compute external information and posteriori information. Based on the LUT-Nor-Log-MAP algorithm, we incorporated an FFU and a normalization functional unit (NFU) into the design of the SISO unit.

The rest of this paper is organized as follows. Section 2 reviews turbo decoding principles and the Log-MAP algorithm. Section 3 presents the Nor-Log-MAP algorithm. Section 4 introduces the LUT-Nor-Log-MAP algorithm and the structure of the SISO unit. Section 5 analyzes the proposed algorithm. Section 6 presents the synthesis results and comparisons. Section 7 concludes the paper.

2. Turbo Decoding Principles and Log-MAP Algorithm

2.1. Turbo Decoding Principles

The decoding process of turbo codes involves the exchange of soft information between two SISO decoders [10]. In turbo encoding and decoding processes, we use the same interleaver, where de-interleaving is the inverse process of interleaving. The SISO decoder consists of three input ports, which are system information \( \lambda_c(u_k) \), parity information \( \lambda_c(p_k) \), and a priori information \( \lambda_d(u_k) \) which is computed by another SISO decoder. Two output ports of the SISO decoder generate external information \( \lambda_e(u_k) \) and posteriori information \( \lambda_e(u_k) \). The different superscripts represent information corresponding to different SISO decoders, and subscript \( k \) denotes \( k \)-th bit information of the current variable. \( \Pi \) and \( \Pi^{-1} \) denote interleaving and de-interleaving, respectively. When the iteration stopping criterion is satisfied, decoding results can be obtained from \( \lambda_e(u_k) \) after the de-interleaved and hard-decision operations [11,13]. The turbo decoding procedure is shown in Figure 1.

![Figure 1. Traditional turbo decoding procedure using a SISO decoder.](image-url)
2.2. Log-MAP Algorithm

A priori information is computed by Equation (1), where the initial value of priori information is set to zero for the first iteration [8].

\[ \lambda_a(u_k) = \log \frac{P(u_k = 1)}{P(u_k = 0)} \] (1)

In SISO, branch metric \( \gamma_k \) and extrinsic branch metric \( \gamma_k^e \) are computed by Equations (2) and (3), where \( n \) is the number of bits at the output of the component convolutional encoder of the turbo code, and \( i \) denotes the \( i \)-th bit of codeword [8].

\[ \gamma_k = u_k \cdot (\lambda_c(u_k) + \lambda_a(u_k)) + \sum_{i=1}^{n} p_i^{(i)} \cdot \lambda_c(p_i^{(i)}) \] (2)

\[ \gamma_k^e = \sum_{i=1}^{n} p_i^{(i)} \cdot \lambda_c(p_i^{(i)}) \] (3)

Then, we use Equations (4) and (5) to compute the forward and backward metrics recursively, \( s_k \) and \( s_{k-1} \) being the two states on opposite sides of the branch metric.

\[ a_k(s_k) = \max_{s_{k-1}} \{a_{k-1}(s_{k-1}) + \gamma_k(s_{k-1}, s_k)\} \] (4)

\[ b_k(s_k) = \max_{s_{k+1}} \{b_{k+1}(s_{k+1}) + \gamma_k(s_k, s_{k+1})\} \] (5)

Finally, external information and posteriori information are computed by Equations (6) and (7), and generated posteriori information is taken as the prior information for another SISO decoder in the next iteration.

\[ \lambda_e(u_k) = \max_{u_i=1} \{a_{k-1}(s_{k-1}) + \gamma_k(s_{k-1}, s_k) + b_k(s_k)\} - \max_{u_i=0} \{a_{k-1}(s_{k-1}) + \gamma_k(s_{k-1}, s_k) + b_k(s_k)\} \] (6)

\[ \lambda_o(u_k) = \lambda_e(u_k) - \lambda_a(u_k) - \lambda_c(u_k) \] (7)

The function max* in Equations (4)–(6) is defined as

\[ \max^* (a, b) = \max (a, b) + \log (1 + e^{-|a-b|}) \] (8)

The variable \( Lach \) is defined as Equation (9).

\[ Lach = \lambda_a(u_k) + \lambda_c(u_k) \] (9)

3. The Normalized Log-MAP Algorithm

The function \( \log (1 + e^{-|a-b|}) \) is a nonlinear calculation in Equation (8) that will consume lots of logic resources in decoder design, so we need to simplify the function \( \log (1 + e^{-|a-b|}) \) in max*. In [4,5], two commonly used algorithms for approximating the nonlinear function \( \log (1 + e^{-|a-b|}) \) are as follows:

(a) The max* approximation method of the Max-Log-MAP algorithm is shown in Equation (10).

\[ \log (1 + e^{-|a-b|}) \approx 0 \] (10)

(b) The max* approximation method of the LUT-Log-MAP algorithm is shown in Table 1 [9].
The Nor-Log-MAP algorithm based on the above concept is shown in Equation (12).

\[ \eta \] Nor-Log-MAP algorithm will determine the value of \( \eta \) under condition \(|a - b| \leq 2\), and the value of \( \eta \) in \(|a - b| > 2\) will be equal to 1. Then, the optimal range \(|a - b|\) can be verified under this fixed \( \eta \).

The curve of function \( \log(1 + e^{-|a-b|}) \). (Figure 2).

\[
\max(a, b) + \log(1 + e^{-|a-b|}) \approx \eta \cdot \max(a, b)
\]

\[(11)\]

The Max-Log-MAP algorithm consumes fewer logic resources, but has a poor decoding performance. The LUT-Log-MAP algorithm has a better decoding performance, but consumes a large amount of logic resources. The LUT-Log-MAP algorithm reduces the complexity of the Log-MAP algorithm in hardware implementation with only 0.1 dB decoding performance loss, so it can be said that the performance of the LUT-Log-MAP algorithm is better. However, the LUT-Log-MAP algorithm involves a large number of lookup table operations in hardware implementation, as well as having a large consumption of logical resources. So finding a max* approximation method becomes the key point in obtaining considerable decoding performance and reducing logic resource consumption.

It can be seen from Figure 2 that function \( \log(1 + e^{-|a-b|}) \) has a small range of \(0 < \log(1 + e^{-|a-b|}) < 0.7\) with arbitrary real numbers \(a\) and \(b\). Therefore, we try to establish Equation (11) by finding a fixed normalization factor \( \eta \) (\( \eta > 1 \)).

\[
\max(a, b) + \log(1 + e^{-|a-b|}) \approx \eta \cdot \max(a, b)
\]

\[(11)\]

From the approximation method of the LUT-Log-MAP algorithm [6], when \(|a - b| > 2\), the value of function \( \log(1 + e^{-|a-b|}) \) approaches zero and becomes the Max-Log-MAP algorithm [7]. A lookup table is used to facilitate the algorithm in hardware implementation. Combining this idea, the proposed Nor-Log-MAP algorithm will determine the value of \( \eta \) under condition \(|a - b| \leq 2\), and the value of \( \eta \) in \(|a - b| > 2\) will be equal to 1. Then, the optimal range \(|a - b|\) can be verified under this fixed \( \eta \). The Nor-Log-MAP algorithm based on the above concept is shown in Equation (12).

\[
\max^*(a, b) \approx \begin{cases} 
\eta \cdot \max(a, b) & \text{if } |a - b| < \text{range} \\
\max(a, b) & \text{otherwise}
\end{cases}
\]

\[(12)\]

Turbo codes with a 1/2 code rate and 192 code length are used in a MATLAB simulation. As the final result needs to support hardware implementation, all the variables' values in the algorithm will go through Q2 quantization (Q total bits with 2 fractional bits) [8]. The Q2 quantization involves a decimal number with two fractional bits going through binary conversion, followed by the removal of the fractional bits and converting into a decimal number. Therefore, in the process of simulation, \(|a - b| \leq 2\) will be \(|a - b| \leq 8\) by Q2 quantization. We can achieve the lookup table method based on Q2 quantization, as shown in Table 2 [8], and this method is also used in normalized quantization.

|\(a-b\)| \(0<|a-b|<0.75\) | \(0.75<|a-b|<2\) | \(|a-b|>2\) |
|---|---|---|---|
|\(\log(1 + e^{-|a-b|})\)| 0.69 | 0.5 | 0.25 | 0 |

Table 1. The max* approximation method for a lookup table.
In order to make Figures 3–5 clearer, we omit other poor performance curves. Figure 3 shows the effect of decoding performance with different normalization factors $\eta (1 \leq \eta \leq 1.25)$ under the range of $|a - b| \leq 8$ with a step size of $\eta = 0.05$. Figure 3 shows that we can achieve the best decoding performance when $\eta = 1.1$, and the decoding performance was low when $\eta$ was between 1 and 1.25. We set $\eta = 1.1$ as the center to find a more accurate $\eta$. In Figure 4, we achieved the best decoding performance when $\eta$ was between 1.11 and 1.14. Considering that addition will reduce more logic resource consumption than multiplication in a hardware simulation, we can change the multiplication of $\eta$ and the function max* into an addition of the max and its shift value. But addition can only be performed when the fractional part of the normalization factor $\eta$ is $2^{-n}$ ($n \in N^*$). Since the fractional part of the normalization factor $\eta$ is constrained as the form of $2^{-n}$ ($n \in N^*$) (e.g., 1.5, 1.25, 1.125, etc.), there are not many legal options for this factor. In our work, the value of normalization factor $\eta$ is taken as 1.125.

Table 2. The lookup-table method based on Q2 quantization.

| $|a-b|$   | $|a-b|\equiv0$ | $0<|a-b|\leq3$ | $3<|a-b|\leq8$ | $|a-b|>8$ |
|----------|----------------|----------------|----------------|---------|
| log$(1+e^{-|a-b|})$ | 3              | 2              | 1              | 0       |

Figure 3. Decoding performance with different values of $\eta$ (1–1.25).

Figure 4. Decoding performance with different values of $\eta$ (1.11–1.14).
In addition, our experiments illustrate that these legal options result in very slight performance differences, as shown in Figures 3 and 4. The optimal factor can be discovered from the experiments that used a 192 code length, as described in this study. However, the greatest advantage of the proposed normalization factor lies in greatly reducing the logic resources in the hardware implementation, while maintaining a similar performance or having a negligible loss of performance. In this view, the factor is independent of code length or code rate to some extent.

Figure 5 shows the effect of decoding performance under the normalization factor $\eta = 1.125$ with different $|a - b|$ ranges, where we define $|a - b| < \text{range}$. In Figure 5, the decoding performance is better when range $< 9$ and range $< 10$, and the decoding performance with range $< 9$ is better than that range $< 10$ with a signal noise ratio (SNR) from 1.5 to 2.8 dB. Considering decoding performance with a medium to high SNR, the range $|a - b|$ can be determined as $|a - b| < 9$. Therefore, the Nor-Log-MAP algorithm can be rewritten as Equation (13). In the hardware simulation, Equation (13) can be realized by Equation (14) after binary conversion, where $\max (a, b) \times 0.001$ can be computed by interpreting the corresponding data based on selected bit width and the number of decimal digits. During the hardware simulation, 7-bit channel information is used, where 5 bits are integers and 2 bits are decimals. When computing, the data part that exceeds two decimal places is removed, however this results in performance loss. As can be seen from Figure 6, there is a little gap between the removed extra decimal places and the complete data in decoding performance. We also know that hard decision in turbo decoding relates to the sign bit of information directly rather than the absolute value of the data. In this way, the algorithm can replace multiplication with an addition operation, and will reduce some logic resource consumption compared with the lookup table method.

$$
\max^*(a, b) \approx \begin{cases}
1.125 \cdot \max(a, b), & \text{if } |a - b| < 9 \\
\max(a, b), & \text{otherwise}
\end{cases}
$$

$$
\max^*(a, b) \approx \begin{cases}
\max(a, b) + \max(a, b) \times 0.001, & \text{if } |a - b| < 9 \\
\max(a, b), & \text{otherwise}
\end{cases}
$$

The comparison between the proposed Nor-Log-MAP algorithm and other approximate algorithms in decoding performance is shown in Figure 7. As can be seen, the decoding performance of the proposed Nor-Log-MAP algorithm is superior to the Max-Log-MAP algorithm, and has a maximum gain of 0.25 dB in decoding performance. Compared with the Log-MAP algorithm and LUT-Log-MAP algorithm, the Nor-Log-MAP algorithm has some disadvantages, but the decoding performance of the Nor-Log-MAP algorithm is close to (or even surpasses) the LUT-Log-MAP algorithm with a high SNR. Considering that the logic complexity of the Nor-Log-MAP algorithm is close to that of the
Max-Log-MAP algorithm theoretically, it can be concluded that the Nor-Log-MAP algorithm has a considerable decoding performance and less logic complexity.

![Figure 6. Decoding performance of Nor-Log-MAP in a hardware simulation.](image)

**Figure 6.** Decoding performance of Nor-Log-MAP in a hardware simulation.

**Figure 7.** Comparison of different Log-MAP approximate algorithms in decoding performance.

### 4. The SISO Design of the Turbo Decoder

The decoding process of turbo codes in SISO is shown in Figure 8 [14,15]. Firstly, received system information $\lambda_c(u_k)$, check information $\lambda_c(p_k)$, and priori information $\lambda_o(u_k)$ are used to compute $\gamma_k$, $\gamma_k'$, and $Lach$ in the branch unit. Then, we use a generated branch metric and initialized value $\alpha$ and to compute the new $\alpha$ and $\beta$ through a forward and backward recursive (FBR) unit. Finally, add compare select 1 (ACS1) and ACS2 are used to compute posteriori information $\lambda_o(u_k)$ and external information $\lambda_c(u_k)$ [16,17].

![Figure 8. SISO structure of turbo decoder.](image)

**Figure 8.** SISO structure of turbo decoder.
In Figure 7, the LUT-Log-MAP algorithm is demonstrated to be superior to the Nor-Log-MAP algorithm in decoding performance, so we tried to employ these two algorithms using a turbo decoder for better decoding performance. In the simulation, the LUT-Log-MAP algorithm is adopted in computing forward-state and backward-state metrics, while posteriori information and external information are computed by the Nor-Log-MAP algorithm. The decoding performance of this hybrid algorithm is shown in Figure 9. As can be seen, the LUT-Nor-Log-MAP algorithm not only compensates for the decoding performance of the Nor-Log-MAP algorithm with a low SNR, but also maintains the advantages of the Nor-Log-MAP algorithm with a high SNR. Furthermore, compared to the Max-Log-MAP algorithm, it has maximum of a 0.5 dB increase in decoding performance.

Figure 9. Decoding performance of the LUT-Nor-Log-MAP algorithm.

At the same time, we also propose the Nor-LUT-Log-MAP algorithm, which uses the Nor-Log-MAP algorithm to compute external information and posteriori information. As shown in Figure 9, the decoding performance of the Nor-LUT-Log-MAP algorithm is less than that of the LUT-Nor-Log-MAP algorithm, and it can be concluded that the forward-state and backward-state metric computation requires a better algorithm in the turbo decoding process [18].

In [10], Sun et al. proposed FFU to compute the metrics of every state. The structure of the FFU is shown in Figure 10, where the input signals of the module are $a$ and $\gamma$ during the forward-state metric computation. In order to satisfy the proposed LUT-Nor-Log-MAP algorithm, we designed an NFU based on the FFU, which is applicable to all state metric calculation at the same time. The structure of the NFU is shown in Figure 11. The operation of the lookup table unit and the normalization unit are controlled by control signals (CSs). LUT-s and Nor represent lookup table approximation and the normalized approximation for function $\log(1 + e^{-|a-b|})$, respectively. Hence, it is possible to adopt different approximation methods for satisfying the forward-state and backward-state metrics, as well as posteriori information and external information computation.

Figure 10. Function module structure of the FFU.
Figure 11 shows the rule of the state trellis transition of the turbo decoder under the time division long term evolution (TD-LTE) standard. In order to satisfy the eight-state transition rule of the turbo trellis network in the decoding process [19,20], the FBR unit calls eight NFUs, and the ACS1 and ACS2 units call eight and six NFUs, respectively. The structure of the modified SISO unit is shown in Figure 13. Each NFU will complete the calculation of max* one at a time. As can be seen from Figures 11 and 13, for the eight-state turbo code with TD-LTE standard, a codeword for each turbo code needs at least 16 LUTs for the calculation of forward-state and backward-state metrics [21], and an external or posteriori information bit requires 14 LUTs for max* operation. As the degree of parallelism increases, the number of LUTs increase with the same multiple. Therefore, in hardware implementation, the proposed LUT-Nor-Log-MAP algorithm can transform the required 14 LUTs operation per bit into addition operations during turbo code decoding, and thus reduce logic resource consumption.

Figure 12. The rule of state trellis transition for the TD-LTE turbo codes.

Figure 13. Structure of the modified SISO unit.

Table 3 shows the logic resource consumption of the turbo decoder and its SISO under different algorithms. Simulation results show that decoder logic resource consumption based on the LUT-Nor-Log-MAP algorithm is 74.5 K. Compared with the Max-Log-MAP algorithm, our design consumes more about 8.4% logic resources, but our design has advantages in decoding performance. Compared with the LUT-Log-MAP algorithm, our design saves about 2.1% of logic resources with a similar decoding performance.
Table 3. Simulation results of logic resource consumption.

| Algorithm         | LUT-Log-MAP | Max-Log-MAP | Nor-Log-MAP | LUT-Nor-Log-MAP |
|-------------------|-------------|-------------|-------------|----------------|
| Decoder Gate Count(K) | 76.1 K      | 68.7 K      | 71.8 K      | 74.5 K         |
| SISO Gate Count(K)   | 4.44 K      | 3.65 K      | 4.02 K      | 4.32 K         |

5. Complexity Analysis of the Proposed Algorithm

In the improved Log-MAP algorithm, the main part of improvement is the \( \log(1 + e^{-|a-b|}) \) of the function \( \text{max}^* \), so that different algorithms have different complexities of the \( \text{max}^* \) function. The complexity analysis of this section starts with one decoded bit (or a trellis transition), then we calculate the complexity of the Log-MAP algorithm and the complexity of the function \( \text{max}^* \) using different approximation algorithms [22,23].

First of all, for the rule of an eight-state trellis transition of the TD-LTE turbo codes, there are 16 branch metrics, which means that there are 16 message transmission paths. The complexity calculation of the Log-MAP algorithm is as follows:

Step 1: The calculation of the branch metric by Equation (2) requires a total of \( 8 \times 2 \times n \) addition operations and \( 8 \times 2 \times n \) multiplication operations.

Step 2: In Equation (4), the calculation of forward-state metrics requires a total of eight additions, which correspond to the forward-state metrics of the eight sides in Figure 12, and this requires eight \( \text{max}^* \) calculations.

Step 3: Calculation of backward-state metrics using Equation (5) is the same as in Step 2.

Step 4: In Equation (6), the calculation of external information needs \( 8 \times 4 \) additions and one subtraction operation; it also requires a total of \( 8 + 4 + 2 \) max* calculations in hardware implementation. The logic addition is same as subtraction.

Step 5: The calculation of posteriori information only requires \( 8 \times 2 \) additions in Equation (7).

The complexity analysis of the Log-MAP algorithm is summarized in Table 4. As can be seen, the total complexity of the Log-MAP algorithm is \( 95 + 32 \times n \), which consists of \( 65 + 16 \times n \) additions or subtractions, \( 16 \times n \) multiplications, and \( 30 \) max* operations.

Table 4. Complexity analysis of the Log-MAP algorithm.

| Algorithm | ADD/SUB | Multiplication | Max * |
|-----------|---------|----------------|-------|
| Step1 \( g_k \) | \( 8 \times 2 \times n \) | \( 8^2 n \) | 0 |
| Step2 \( u(\gamma_k) \) | 8 | 0 | 8 |
| Step3 \( \beta_k(\gamma_k) \) | 8 | 0 | 8 |
| Step4 \( \lambda_e(u_k) \) | \( 8 \times 2 \times 2 + 1 \) | 0 | \( 8 + 4 + 2 \) |
| Step5 \( \lambda_o(u_k) \) | \( 8^2 \) | 0 | 0 |
| all | \( 65 + 16 \times n \) | \( 16 \times n \) | 30 |

Next, the different complexities of approximation algorithms of the function \( \text{max}^* \) are analyzed as follows. As can be seen in Figure 10, only two additions and one comparison are performed for Max-Log-MAP algorithm, due to the omission of the \( \log(1 + e^{-|a-b|}) \) of the function \( \text{max}^* \). For the LUT-Log-MAP algorithm, two additions are made at first, followed by a comparison and a subtraction, then the LUT equivalent to four comparators. Finally, the results of the lookup table make an addition with the comparison results of the function \( \text{max} \). As can be seen in Figure 11, for the Nor-Log-MAP algorithm, two additions are performed at first, then the results go through a normalization operation after the function \( \text{max} \) comparison; for the selected normalized factor in Equation (14), every datum needs to be shifted three times. Finally, an addition operation is used to sum. In addition to considering the complexity of the LUT-Log-MAP and Nor-Log-MAP algorithms, the LUT-Nor-Log-MAP algorithm requires a mode comparison to choose between LUT-Log-MAP decoding and Nor-Log-MAP decoding.
The synthesis results of the complexity for different Log-MAP approximation algorithms are shown in Table 5.

Table 5. Simulation results and comparison.

| Algorithm   | ADD | SUB | Comparison | Shift |
|-------------|-----|-----|------------|-------|
| Max         | 2   | 0   | 1          | 0     |
| LUT         | 2   | 1   | (4 + 1)    | 0     |
| Nor         | 2   | 0   | 1          | 3     |
| LUT-Nor     | 2   | 1 or 0 | (4 + 1 + 1) or 2 | 0 or 3 |

We can see from Table 5 that the Max-Log-MAP algorithm only needs two additions and one comparison in the max^* function, but its decoding performance is the worst. Compared with the LUT-Log-MAP algorithm, the Nor-Log-MAP algorithm reduces a subtraction and four comparisons in the max^* function, but increases three shifts. According to Table 3, it can be seen that Nor approximation reduces consumption of logic resources compared with LUT approximation. By adding a mode comparison, the LUT-Nor-Log-MAP algorithm can be switched between LUT and Nor approximation in function max^* processing. The simulation results of Table 3 show that the LUT-Nor-Log-MAP algorithm consumes more logic resources than the Nor-Log-MAP algorithm, which is in line with expectations. However, compared to the LUT-Log-MAP algorithm, the proposed algorithm still reduces logic resource consumption considerably.

6. Synthesis Results and Comparisons

In this paper, a turbo decoder was designed using the Cyclone IV series FPGA EP4CE115F29C7 chip as the target device, and the QPP interleaver was used for interleaving and de-interleaving. In simulation, we adopted turbo codes with a 3072 information block size and 1/2 code rate, and allocated 12 SISO decoders to work in parallel with a maximum clock frequency $M$ of 44 MHz. Through Equation (15), we can see that the throughput of the proposed decoder is 36 Mbit/s when the clock cycle of each iteration is 1502 and the maximum number $N$ of iterations is 5.

$$\text{Throughput} = \frac{\text{Code Length} \times M}{\text{Clock Cycle} \times N}$$  \hspace{1cm} (15)

The comparisons with other literatures are presented in Table 6. As can be seen, the LUT-Nor-Log-MAP algorithm achieved a decoding throughput of 36 Mbit/s in five iterations. Compared with [24], we had advantages in decoding performance and logic resource consumption, and under the same clock frequency our design was able to achieve a higher throughput. Compared with [25], our algorithm had obvious advantages in throughput. Although the throughput of our design was close to [26] and less than [27], the proposed LUT-Nor-Log-MAP algorithm had better decoding performance than the Max-Log-MAP algorithm [26]. Compared with [27], the logic resource consumption in our design was greatly reduced.

Table 6. Simulation results and comparison.

|                      | This Work | [24] | [26] | [27] | [25] |
|----------------------|-----------|------|------|------|------|
| Code Standard        | 3GPP-LTE  | 3GPP-LTE | DVB-SH | 3GPP-LTE | 3GPP-LTE |
| Implementation       | Cyclone IV | TTA | ASIC | CMOS | ASIP |
| Algorithm (Log-MAP)  | LUT-Nor   | Max | Max | LUT  | Max  |
| Code Length          | 6144      | 6144 | 6144 | 4096 | 6144 |
| Iterations           | 5         | 6   | NA  | 6    | 5    |
| Gate Count (K)       | 74.5      | 85.7 | 50  | 900  | NA   |
| Clock Frequency (MHz)| 44        | 210 | 346 | 252  | 200  |
| Throughput (Mbit/s)  | 36        | 65.1 | 346  | 535  | 22   |
7. Conclusions

Future wireless communication standards will require a turbo decoder with higher throughput and better decoding performance. In this paper, we proposed a turbo decoder based on the LUT-Nor-Log-MAP algorithm applied to all kind of turbo codes under the TD-LTE wireless communication standard. For turbo codes under other standards, we could follow the same improvement idea to optimize the performance of the decoder. The proposed decoder was based on the Cyclone platform, in which clock frequency is low, so we could not get a higher throughput directly. Based on the proposed Nor-Log-MAP algorithm, we tried to achieve a better decoding performance with the medium and low SNR. Compared with the Max-Log-MAP and LUT-Log-MAP algorithms, the proposed LUT-Nor-Log-MAP algorithm not only guaranteed considerable decoding performance but also reduced logic resource consumption. Considering that the SISO decoder based on the NFU in actual design can save about 15% of logic resources compared with the FFU, the LUT-Nor-Log-MAP algorithm could reduce more consumption of logic resources than the LUT-Log-MAP algorithm in turbo decoder design.

Author Contributions: Conceptualization, J.L. and X.W.; methodology, J.L. and X.W.; writing—original draft, J.L., X.W., J.H. and C.S.; writing—review & editing, C.S. and L.S.; all authors participated in writing the manuscript, and have read and approved the final manuscript.

Funding: This research was funded by the National Natural Science Foundation of China, under Grant No. 51874264, 61571108, 61379027.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Berrou, C.; Glavieux, A. Near Shannon limit error correcting coding and decoding: Turbo-codes. In Proceedings of the ICC’93-IEEE International Conference on Communications, Geneva, Switzerland, 23–26 May 1993; Volume 2, pp. 1064–1070.
2. Yang, L.; Xie, Y.; Wu, X.; Yuan, J.; Cheng, X.; Wan, L. Partially Information-Coupled Turbo Codes for LTE Systems. IEEE Trans. Commun. 2018, 66, 4381–4392. [CrossRef]
3. Martina, M.; Papaharalabos, S.; Mathiopoulos, P.T.; Masera, G. Simplified Log-MAP Algorithm for Very Low-Complexity Turbo Decoder Hardware Architectures. IEEE Trans. Instrum. Meas. 2014, 63, 531–537. [CrossRef]
4. Ivanov, Y.Y.; Romanyuk, A.N.; Kulyk, A.I.; Stukach, O.V. A novel suboptimal piecewise-linear-log-MAP algorithm for turbo decoding. In Proceedings of the 2015 International Siberian Conference on Control and Communications (SIBCON), Omsk, Russia, 21–23 May 2015; pp. 1–8.
5. Nguyen, D.H.; Nguyen, H. An improved Log-MAP algorithm based on polynomial regression function for LTE Turbo decoding. In Proceedings of the 2015 IEEE International Conference on Communication Workshop (ICCW), London, UK, 8–12 June 2015; pp. 2163–2167.
6. Liu, Z.; Ye, T.; Wu, B.; Zhu, X.G. An improved implementation of MAX’ operation for Turbo decoder. IEICE Electron. Express 2018, 15, 20171145. [CrossRef]
7. Wu, X.; Song, Y.; Jiang, M.; Zhao, C. Adaptive-Normalized/Offset Min-Sum Algorithm. IEEE Commun. Lett. 2010, 14, 667–669. [CrossRef]
8. Sun, Y.; Cavallaro, J.R. Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder. Integration 2011, 44, 305–315. [CrossRef]
9. Sun, Y.; Cavallaro, J.R. A Flexible LDPC/Turbo Decoder Architecture. J. Signal Process. Syst. 2011, 64, 1–16. [CrossRef]
10. Sun, Y.; Cavallaro, J.R. Unified decoder architecture for LDPC/turbo codes. In Proceedings of the 2008 IEEE Workshop on Signal Processing Systems, Washington, DC, USA, 8–10 October 2008; pp. 13–18.
11. Rohit, V.H.; Sharma, A.; Shaji, N. A Composite Sub-Optimal Approach for Hardware Implementation of Turbo Decoder. In Proceedings of the IEEE International Conference on Communications, Budapest, Hungary, 9–13 June 2013; pp. 4515–4519.
12. Zhan, M.; Wu, J.; Wen, H. An Optimized Resource Efficient Approximation of max* Operator for Recalculation in Turbo Code Decoder. In Proceedings of the 2017 5th International Conference on Enterprise Systems (ES), Beijing, China, 22–24 September 2017; pp. 168–172.

13. Condo, C.; Masera, G. Unified turbo/LDPC code decoder architecture for deep-space communications. *IEEE Trans. Electron. Lett.* 2014, 50, 3115–3125. [CrossRef]

14. Condo, C.; Martina, M.; Masera, G. VLSI Implementation of a Multi-Mode Turbo/LDPC Decoder Architecture. *IEEE Trans. Circuits Syst. I* 2013, 60, 1441–1454. [CrossRef]

15. Kim, H.; Choi, I.; Byun, W.; Lee, J.Y.; Kim, J.H. Distributed CRC Architecture for High-Radix Parallel Turbo Decoding in LTE-Advanced Systems. *IEEE Trans. Circuits Syst. II* 2015, 62, 906–910. [CrossRef]

16. Wang, G.; Shen, H.; Sun, Y.; Cavallaro, J.R.; Vosoughi, A.; Guo, Y. Parallel interleaver design for a high throughput HSPA+/LTE multi-standard turbo decoder. *IEEE Trans. Circuits Syst. I* 2014, 64, 1376–1389. [CrossRef]

17. Shrestha, R.; Paily, R. Performance and throughput analysis of turbo decoder for the physical layer of digital-video-broadcasting-satellite-services-to-handhelds standard. *IET Commun.* 2013, 7, 1211–1220. [CrossRef]

18. Bahirgonde, P.D.; Dixit, S.K. Low complexity modified constant Log-Map algorithm for radix-4 turbo decoder. In Proceedings of the 2015 International Conference on Pervasive Computing (ICPC), Pune, India, 8–10 January 2015; pp. 1–4.

19. Injae, Y.; Bongjin, K.; In-Cheol, P. Tail-overlapped SISO decoding for high-throughput LTE-Advanced turbo decoders. *IEEE Trans. Circuits Syst. I* 2014, 61, 2711–2720.

20. Cheng, J.Q.; Yang, Q.Q.; Zhou, X.F. Design of a high parallelism high throughput HSPA+ Turbo decoder. In Proceedings of the 2015 IEEE 11th International Conference on ASIC (ASICON), Chengdu, China, 3–6 November 2015; pp. 1–4.

21. Nanthini, N.; Kumar, P.S. Power-efficient high throughput turbo decoder architecture for WSN. In Proceedings of the International Conference on Information Communication and Embedded Systems (ICICES2014), Chennai, India, 27–28 February 2014; pp. 1–6.

22. Yoo, I.; Kim, B.; Park, I. Reverse Rate Matching for Low-Power LTE-Advanced Turbo Decoders. *IEEE Trans. Circuits Syst. I* 2015, 62, 2920–2928. [CrossRef]

23. Wu, P.H.; Stephen, M.P. Implementation of a low complexity, low power, integer-based turbo decoder. In Proceedings of the GLOBECOM’01 IEEE Global Telecommunications Conference (Cat. No. 01CH37270), San Antonio, TX, USA, 25–29 November 2001; pp. 946–951.

24. Shahabuddin, S.; Janhunen, J.; Junitti, M.; Ghazi, A.; Silven, O. Design of a transport triggered vector processor for turbo decoding. *Analog Integr. Circuits Signal Process.* 2014, 78, 611–622. [CrossRef]

25. Shahabuddin, S.; Janhunen, J.; Bayramoglu, M.F.; Junitti, M.; Ghazi, A.; Silven, O. Design of a Unified Transport Triggered Processor for LDPC/Turbo Decoder. In Proceedings of the 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), Agios Konstantinos, Greece, 15–18 July 2013; pp. 288–295.

26. Shrestha, R.; Paily, R. Design and Implementation of a High-Speed MAP Decoder Architecture for Turbo Decoding. In Proceedings of the 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), Pune, India, 5–10 January 2013; pp. 86–91.

27. Lin, C.Y.; Wong, C.C.; Chang, H.C. A 40 nm 535 Mbps Multiple Code-Rate Turbo Decoder Chip Using Reciprocal Dual Trellis. *IEEE J. Solid State Circuits* 2013, 48, 2662–2670. [CrossRef]