AnalogNet: Convolutional Neural Network Inference on Analog Focal Plane Sensor Processors

Matthew Z Wong
Department of Computing, Imperial College
matthew.wong@live.com.sg

Benoit Guillard
School of Computer and Communication Sciences, EPFL
benoit.guillard@epfl.ch

Riku Murai
Department of Computing, Imperial College
riku.murai15@imperial.ac.uk

Sajad Saeedi
Ryerson University
s.saeedi@ryerson.ca

Paul H J Kelly
Department of Computing, Imperial College
p.kelly@imperial.ac.uk

ABSTRACT
We present a high-speed, energy-efficient Convolutional Neural Network (CNN) architecture utilising the capabilities of a unique class of devices known as analog Focal Plane Sensor Processors (FPSPs), in which the sensor and the processor are embedded together on the same silicon chip.

Unlike traditional vision systems, where the sensor array sends collected data to a separate processor for processing, FPSPs allow data to be processed on the imaging device itself. This unique architecture enables ultra-fast image processing and high energy efficiency, at the expense of limited processing resources and approximate computations.

In this work, we show how to convert standard CNNs to FPSP code, and demonstrate a method of training networks to increase their robustness to analog computation errors. Our proposed architecture, coined AnalogNet, reaches a testing accuracy of 96.9% on the MNIST handwritten digits recognition task, at a speed of 2260 FPS, for a cost of 0.7 mJ per frame.

KEYWORDS
analog computations, convolutional neural networks, embedded computer vision, energy efficiency, high frame rate, inference.

1 INTRODUCTION
Despite their spectacular successes, today’s deep neural networks suffer from what has been termed the ‘inference efficiency’ problem [15]. While these networks perform extremely well when running on specialised hardware such as GPUs, they are in many cases not fast or energy efficient enough to be effectively deployed for real-time applications on less powerful hardware [29]. This has limited the range of potential applications, given that many artificial intelligence and (AI) robotics applications operate in real-time and yet are also power-constrained.

In this paper, we develop and implement a fast and energy efficient Convolutional Neural Network architecture on a class of devices known as Analog Focal Plane Sensor-Processors (FPSPs). FPSPs integrate the light sensor and the early stage processing of a traditional vision system, by augmenting each photo-diode with rudimentary analog computation capabilities. Computations are said to happen on the focal plane. This architecture reduces the need for image data to be transferred to a separate processing device, thus offering the potential for high frame rates (1,000-100,000 FPS, frames per second) and low power consumption. On the other hand, FPSPs are very constrained in terms of memory availability, and only allow for noisy computations because of their analog nature. This paper’s experimental work was conducted on the SCAMP-5 FPSP [5].

We introduce novel techniques to convert standard neural network layers to FPSP code, and demonstrate a method of training networks to increase their robustness to the effects of approximate computation. To summarise, the contributions of this paper are:

• a custom training process, providing neural networks parameters for an FPSP, and robust to noisy computations. The training process is general and is independent of a particular FPSP device.
• an optimised and adaptable implementation of CNNs on an FPSP, relying on the strengths of the hardware to demonstrate high throughput and energy efficiency, achieving handwritten digit recognition on the MNIST dataset [21] at 96.9% accuracy at 2260 FPS, using only 0.7mJ per recognised digit.

The rest of the paper is organised as follows: Section 2 covers background and related work. Section 3 describes the training method used for the CNN, taking into account hardware properties. Section 4 explains further improvements for inference. Sections 5 outlines experimental results and comparisons, and finally Section 6 presents the conclusions and future directions.

2 BACKGROUND AND RELATED WORK

2.1 Analog Computation
In digital computing, multiple distinct binary signals (bits) are used to represent a state or a number. In contrast, in current-mode analog computing, electrical charge is used to store a value, which can be read as an electrical current. The hardware needed to do arithmetic computation on analog signals is considerably simpler than on digital systems. For instance, to add two analog values, currents are joined from two sources representing the original values, while when computing in digital form using two 8-bit numbers, an adder needs many transistors (between 6 and 28 transistors per bit depending on circuit design [33]).
2.2 Analog Focal Plane Sensor Processors

Focal-Plane Sensor-Processor (FPSP) chips are a special class of imaging device in which the sensor array and processor array are embedded together on the same integrated circuit [34]. Unlike traditional vision systems, in which sensor arrays send collected data to a separate processor for processing, FPSPs allow data to be processed in place on the imaging device itself. This architecture enables ultra-fast image processing even on small, low-power devices, because costly transfers of large amounts of data are no longer necessary. Some examples of FPSPs include the ACE16k [22] and the MIPA4k [30], as well as the SCAMP-5 system [5] used to carry out the experiments described in this paper.

The SCAMP-5 device is made of a traditional ARM Cortex M4 + M0 dual core digital micro-controller, connected to a light sensitive analog processor chip (the vision chip). The M4 core is responsible for sending instructions to the analog chip, while the M0 core is in charge of miscellaneous tasks such as interfacing. The vision chip consists of a 256×256 grid of pixel-processors, or Processing Elements (PEs). Arithmetic and logic instructions sent by the digital micro-controller are executed in parallel by all PEs on the array (see Figure 1), on the data they locally hold. The computations are massively parallel, at the pixel level: an FPSP is a Single Instruction, Multiple Data (SIMD) computer. Additionally, the PE array is also provided with an interconnection network, allowing each PE to access values stored in its 4 neighbouring PEs’ registers (see Figure 1).

Each PE has a light sensitive diode, so the array functions as an image sensor, and is enabled with an Arithmetic Logic Unit (ALU). Each ALU acts on its PE’s memory registers - only 13 digital registers each storing one bit, 7 analog registers each storing a voltage. The limited number of analog registers per pixel creates computational challenges in implementations.

The analog nature of the computations enables high processing rates, but it introduces noise to the result. An example is shown in Figure 2. Thus it is essential to account for the impact of the noise.

The idea of reducing digital data transfers from the imaging device to the processing device is also exploited by event based cameras. Classical event based cameras such as the DAVIS240 [4] or the Gen3 ATIS [31] only record and transfer per-pixel intensity changes.

2.3 Vision Algorithms for FPSPs

Vision algorithms serving various functions have been successfully implemented on analog FPSPs. Examples include FAST16 corner detection [9], four degrees-of-freedom visual odometry [13], six degrees-of-freedom visual odometry [27], depth estimation using a focus-tunable liquid lens [26], and learning-based pixel exposure for HDR imaging and compressive sensing [24], [25].

Bose et al. implemented a CNN for digit classification [2], [3]. Their work differs from the result of this paper in that their computations are run on digital registers, using a special ternary weight framework for convolutions - whereas we use analog registers.
This achieves high speed and energy efficiency, at the price of a decrease in accuracy compared to digital implementations running on traditional hardware.

Debrunner et al. describe AUKE [14], a code generator doing the automatic conversion of 2D convolution layers into FPSP code. Given a convolution filter, a target analog register and a set of auxiliary registers that can be used for the computations, AUKE produces the shortest program to apply the convolution on the target register. AUKE aims for the shortest possible program, for obvious execution speed reasons, but also to limit the introduction of noise to the result. The spatial extent of the convolutional filter can be of any size, and is not restricted to immediate neighbours only (3×3 convolutions). The limited instruction set of an FPSP however puts a restriction on the filter weights of the feasible convolutions. The work proposed here utilizes the AUKE framework to convert convolution kernels to FPSP executable codes.

### 2.4 Hardware Acceleration of Convolutional Neural Networks

CNN computation involves computationally demanding matrix multiplications and occurs in two modes: training and inference. While slow training may not limit their use in real-world applications, slow inference immediately becomes a bottleneck. Several attempts have been made to design customised chips capable of performing efficient convolutions [10], [32], [8], and [28].

For instance, Origami is a power efficient and high GOp/s/W (803 GOp/s/W) digital system, devised to compute on-chip neural networks [6]. Chakradhar et al. designed a hardware architecture for CNNs that dynamically optimizes for performance by configuring the hardware on-the-fly [7]. Similarly, Intel’s Movidius Myriad 2 Neural Compute Stick (NCS), is composed of multiple cores configurable for different networks [18]. Eyeriss [11] is an energy efficient CNN accelerator chip, relying on data gating and compression. It runs the convolutional part of AlexNet [20] at 35 FPS with 278 mW power consumption.

In these designs, sensors and processor(s) are not co-located unlike in FPSPs. Instead, the hardware is configurable to run different networks.

### 3 PROPOSED METHOD: ANALOGNET

We present a method for training a CNN architecture for image classification, that is suitable for deployment on analog FPSPs, given the availability of a training dataset \( X \). We suppose \( X = \{(i_1, l_i)\}_{i=0}^{N} \), where each \( i_1 \in \mathbb{R}^{h \times w \times 3} \) is an image, and \( l_i \in \{1, ..., L\} \) its corresponding label. CNN architectures for image classification start with convolutional layers, followed by fully connected layers.

Our method is meant for use with analog FPSPs supported by a digital micro-controller. We propose rapidly carrying out convolutions in parallel on the FPSP, followed by the transmission of intermediate results to the digital micro-controller where fully-connected layers can be computed. This architecture, making use of convolutional layers followed by fully connected layers, is a standard method in image classifiers. Instead of slowly transferring each frame to a sequential processor, one can transfer sparse feature maps which are the result of a pixel-parallel computation on this frame. Sending only short vectors of scalar (corresponding to a traditionally flattened and pooled version of 2D feature maps) greatly reduces the data transfers to the micro-controller. This is what we intend to take advantage of, as visualised on Figure 3. We dub the resulting architecture AnalogNet.

The training method consists in the following steps:

- **Value Approximation and Custom Regularization**: A standard CNN is first trained on \( X \). To do this, numerical approximation, with a custom regularization are applied, to ensure the resulting convolutions are implementable on the FPSP.
- **Noise-Inclusive Training**: Trained weights in the convolutional layer(s) from the previous step are then converted into FPSP code using the AUKE framework. At this stage, the network consists of FPSP code computing the convolutional layers, followed by the fully-connected layers. A noise function is applied to each FPSP instruction in the network, and the fully connected layers of the network are re-trained on this noisy signal.

Each of these steps are explained in detail below. The result is a CNN architecture that can be used to perform inference on an analog FPSP with minimal performance loss even in the presence of hardware noise.

### 3.1 Value Approximation and Custom Regularization

Neural networks are normally implemented via multiplication of floating point numbers. However, analog FPSPs such as SCAMP-5 do not support multiplication. Instead, integer multiplication must be carried out through repeated additions.

In such cases, we resort to value approximation for multiplication. As is the case for most FPSPs, the SCAMP-5 device only supports division by two and addition. By combining repeated additions and divisions, we can approximate the result of any floating-point multiplication operation to arbitrary precision [14]. For instance, multiplication of value \( a \) by 0.87 can be approximated by the following sequence:

\[
0.87 \times a \approx \left( \frac{1}{2} + \frac{1}{4} + \frac{1}{8} \right) \times a = 0.785 \times a
\]

While theoretically allowing arbitrarily precise multiplication, in practice greater precision requires a greater number of division operations, with each operation introducing additional noise. We
therefore limit approximation to a depth \( n \), indicating the maximum number of divisions allowed. In practice, we used \( n = 2 \).

We can train a neural network that accommodates these limitations, by using a regularization function that incentivises the selection of weights close to intervals of \( \frac{1}{2\pi} \), such as such weights can be approximated with minimal error:

\[
L_{reg}(\theta) = \cos\left(\pi(2^{n+1} \cdot \theta + 1)\right) + 1
\]  

(1)

For instance, by setting \( n = 2 \), we have \( L_{reg}(\theta) = 0 \) where \( \theta \in \{0, \pm0.25, \pm0.5, \ldots\} \). We found that the most effective way of utilising the regularizer is to employ it in a re-training loop, carried out on a network first trained without a regularizer. Weights learnt were observed to be close to the target weights, whereupon a final rounding-off was carried out.

### 3.2 Noise-Inclusive Training

At this stage convolutional layers are frozen and converted into FPSP code using AUKE [14]. We re-train the fully-connected layers to account for the noisy execution of the convolutional layers on the focal plane. We now introduce our approach by which hardware noise can be integrated into the training loop.

A pre-defined noise model may not always be available (as was the case for this study), as formulating a noise model is a complex task. Instead we can infer an implicit noise model directly from empirical data. The converted FPSP code obtained above is loaded onto the FPSP device, which is itself placed in front of a computer screen. Convolutions are executed on the focal plane while the dataset images are shown in sequence to the FPSP device. For each image \( I_i \), we collect the flattened output of the convolutional layers \( f_i \in \mathbb{R}^N \), and associate it to its ground truth label \( l_i \). This process is used to create a new dataset \( X' = \{(f_i, l_i)\}_{i=0}^{N} \), corresponding to intermediate results of the CNN inclusive of true hardware noise. \( X' \) is used to train the fully-connected layers, which implicitly learn a model of the hardware noise and compensate for it.

### 4 INFEERENCE OPTIMISATION

To take advantage of the pixel-parallel computations on the focal plane, we presented above how convolutions can be trained for implementation in an analog manner. Their execution on the focal plane, we presented above how convolutions can be trained for implementation in an analog manner. The standard implementation relies on double loops for matrix-vector multiplication, with the addition of a point-wise bias - the matrix carries the weight of the layer, and the vector consists in its input values. A single fully connected layer can be seen as matrix-vector multiplication, with the addition of a point-wise bias - the matrix carries the weight of the layer, and the vector consists in its input values. A standard implementation relies on double loops for matrix-vector multiplication.

In this section, we explain further how the result of convolutions are aggregated and sent to the micro-controller, and how the fully connected layers are executed.

### 4.1 Output Event Binning Process

The feature maps created by the convolutional part of the network are binaryized: on the focal plane, locations above a certain threshold are assigned a 1, and others a 0. The corresponding threshold value is learned as part of the training process, and can be thought of as a bias for each convolution in the final layer. The binary feature maps are then collected by the adjacent digital micro-controller in the form of a collection of events: each event is a tuple of 2D coordinates, corresponding to the location of an activated feature. Transferring the coordinates of activated features instead of whole arrays is an effective way of reducing data transfers from the analog vision chip to the digital micro-controller.

The micro-controller is responsible for spatially binning the received events, in order to transform each feature map into a vector of fixed length. Each event falls within a spatial bin, and increments its count. This step can be seen a sum-pooling a binary feature map. As shown on Figure 4, the binning procedure we propose uses 12 overlapping bins. Each convolutional feature map thus yields 12 values for the fully connected. This design uses the prior knowledge that the most informative locations of an image usually are in its central area. For this reason, we suggest to discard events located in the four corners, and to use different bins for the central events - to preserve more information about their location.

### 4.2 Fully Connected Layers Computations

The vectors resulting from the above binning process (one per feature map) are aggregated into a single vector, and given as input to a fully connected network. Classically, taking the argmax of the final layer’s output produces the predicted label for the input image.

As introduced earlier, the FPSP’s micro-controller is very rudimentary, and clocked at low frequency. Digital computations can thus easily become the speed bottleneck of an FPSP program. Consequently, to not hinder the great advantage brought by the execution of convolutions on the focal plane, the digital computations of the fully connected layers had to be optimised. The execution of a single fully connected layer can be seen as matrix-vector multiplication, with the addition of a point-wise bias - the matrix carries the weight of the layer, and the vector consists in its input values. A standard implementation relies on double loops for matrix-vector multiplication.

In our case, once the training is done, the network structure and weights are fixed. As a result, we know in advance (at compilation time), the number of iterations needed in each loop, and the coefficient of each multiplication. For this reason, we unroll the loop before compilation, and hard-code the weights in the unrolled loop. 

![Figure 4: AnalogNet’s event binning process. Events (i.e. activated binary features) fall into twelve overlapping bins. Black pixels correspond to a possible events configuration, here yielding the output vector \((3, 0, 0, 5, 2, 1, 1, 2, 6, 4, 5, 3)\).](image-url)
Table 1: Comparison of computation time of a 2 layers fully connected network (36 input units, 50 hidden, 10 output), with three different methods used for matrix-vector multiplication, on the SCAMP-5 vision system.

| Method                  | Time for fully-connected computation (µs) |
|-------------------------|------------------------------------------|
| Standard double loop    | 483                                      |
| Unrolled loop           | 465                                      |
| **Ours:** unrolled loop | **136**                                  |

This removes the overhead of accessing memory, and even frees some RAM. The length of the program is considerably increased, but the resulting speed-up is substantial, as presented in Table 1. This technique is equivalent to putting some manual optimisation upstream of the compiler.

5 EXPERIMENTS

We conducted experiments demonstrating that a network architecture trained and implemented using the method described above can successfully achieve competitive performance on FPSP hardware. We then evaluated it on the MNIST hand-written digit classification dataset [21], comparing the accuracy, inference time and power consumption of this architecture as implemented on FPSP (SCAMP-5), CPU (Intel i7-4930K), GPU (Nvidia GTX1080) and Vision Processing Unit (VPU, Intel Myriad2 Neural Compute Stick).

5.1 Architecture

Here we explain the reasoning and experiments resulting in the final choice of architecture for AnalogNet.

5.1.1 Single convolutional layer. We first showed the relevance of our training method in the case of a single layer CNN. In this single layer, the number of convolutions remains to be chosen. For this reason, we studied the accuracy of single layer CNNs using increasingly many convolution kernels (or feature maps). All other parameters are fixed: each convolution kernel is of size 3x3, each feature map is pooled according to the binning method presented above, and the fully connected layer has two layers - 50 hidden units, 10 output units.

Figure 5 reports the resulting testing accuracy, both for a digital implementation in Tensorflow [1], and for a final implementation on the SCAMP5 device. For each kernel number between 1 and 7, the full training process is run. For a given kernel number, the testing accuracy reported for the digital implementation is greater than the final implementation on the SCAMP-5 device: this is due to noisy nature of computations on the focal plane. As one could expect, a network with more kernels reaches a higher accuracy, but the returns of adding new kernels is diminishing. The drawbacks of using more kernels are an increased latency and power consumption of the convolutional part, which scale linearly with the number of feature maps it has. Figure 6 presents estimated inference duration and frames per second.

Figure 5: Testing accuracy, with increasingly many kernels in a single layer CNN.

Figure 6: Estimation of the time required for one forward pass of a single layer network with increasingly many kernels, and the resulting FPS.

This systematic search of the architecture space of single layer CNNs clearly exhibits the trade-off at stake. We consider the three kernels, single layer CNN to be at the sweet spot of this design space. With more kernels, the networks fall below the landmark of 2000 FPS. Being at the inflexion point on Figure 5, adding more than 3 kernels gives diminishing returns in terms of testing accuracy.

5.1.2 Experimenting with two layers of convolutions. We then briefly explored the feasibility of implementing multiple convolutional layers on the SCAMP-5 device. The main design issue that arises is caused by the very limited register availability. In a traditional 2-layer CNN, each feature map of the second convolutional layer is
the sum of the results of convolutions applied to each feature map in the first layer. This creates the need to store partial results, since all feature maps of the first layer are required until the very last feature map of the second layer is computed. This is a challenging problem, due to limited number of analog registers (AREGs) available for each pixel.

To store more partial intermediate feature maps, we tried storing some analog values in boolean digital registers (DREGs) for later use, when not presently needed for any computation. Using a quantisation procedure, one AREG’s content can be encoded in binary and moved to multiple DREGs. The AREG can then be freed and used for current computations, while its content is saved and available for later use. An AREG stores a voltage representing integer values between -127 and 127, while a DREG stores either a 0 or a 1. These A/D conversions are extremely fast, and data remains on the focal plane - we do not give up to the benefits of FPSP computations. The precision level of the quantisation procedure can be adjusted, to choose between very frugal DREG use and high precision quantisation. Theoretically, the whole dynamic range of an AREG requires 8 DREGs to be precisely stored. In practice, operations are noisy, and using 8 DREGs provides an unnecessary amount of precision. In our experiments, we found 3 to 4 DREGs to be sufficient to capture the content of one AREG accurately enough.

Quantization is an idea that has already been explored to reduce the memory footprint of CNNs, as in [16], [35] or [12]. In our case, we used a two layer CNN, each layer having 3 feature maps. The quantisation procedure is used to binarise the first layer’s feature maps when required. The best result we could achieve showed a final accuracy more than 1% below the single layer one that uses 3 kernels. We therefore decided not to use it as our final implementation of AnalogNet.

We also experimented another technique based on spatial pooling. Pooling feature maps decreases their spatial dimensionality, allowing for multiple ones to be stored on a single AREG. This idea of interleaving multiple arrays of data on a single AREG was explored by [23], but showed disappointing performance in our case.

Our hypothesis is that the poor performance of two-layer convolutional layers on the SCAMP-5 device is mostly due to noise accumulating at each operation. For this reason, the final AnalogNet architecture consists of a single convolutional layer, with 3 convolutions.

5.1.3 Noise accumulation. To demonstrate the negative effect of noise accumulation when running multiple layers of convolutions on the SCAMP-5 device, the performance of depth-separable CNNs is assessed. In depth-separable convolutions, feature maps are not combined with summation as with traditional convolutional layers. Instead, series of convolutions and non-linearities are applied to the input images, each one forming an independent thread in the computational graph. Depth-separable convolutions are most often used to reduce memory footprint of CNNs [17]. In our case, this greatly decreases the requirement to store partial results on the focal plane. Since feature maps are not combined, feature extraction is not as powerful and efficient as with standard convolutional layers. However, the accumulation of non-linearities and convolutions still helps in improving testing accuracy.

Figure 7 shows the MNIST testing accuracy of CNNs using increasingly many layers of depth separable convolutions. Each layer is made of three 3*3 convolutions, and a ReLU activation function. The case with 1 layer corresponds to AnalogNet.

Figure 7: MNIST testing accuracy of CNNs using increasingly many layers of depth separable convolutions. Each layer is made of three 3*3 convolutions, and a ReLU activation function. The case with 1 layer corresponds to AnalogNet.

5.2 Accuracy

In Table 2, we compare AnalogNet’s accuracy on the MNIST test dataset with the accuracy reported by Bose et al. [2]. Similarly to the noise aware training process presented in Section 3, the FPSP is placed in front of a computer screen, which is displaying the whole MNIST test set. The label predicted by the SCAMP-5 is compared to the ground truth one.

Our solution achieves decent accuracy, at 96.9%. However, although this aspect is not quantified, the method from Bose et al. seems more robust to image misalignment and variable point of view. We also compared to a digital (noiseless) implementation of AnalogNet, and RMDL [19], which achieves state of the art MNIST classification accuracy, but relies on a much more complex architecture than AnalogNet.

5.3 Inference Time

For the SCAMP-5, VPU, CPU and GPU, inference time was estimated by measuring the average per-frame computation time
Table 2: MNIST testing accuracy comparison. A digital device refers to either CPU, GPU or VPU.

| Architecture | Hardware | Testing accuracy |
|--------------|----------|------------------|
| AnalogNet    | SCAMP-5  | 96.9%            |
| Bose [2]     | SCAMP-5  | 94.2%            |
| AnalogNet    | digital  | 97.1%            |
| Bose [2]     | digital  | 95.4%            |
| RMDL [19]    | digital  | 99.82%           |

Table 3: Estimated per-frame computation time in microseconds, for AnalogNet architecture. Image data retrieval time is excluded for CPU, GPU, and VPU, while it effectively is zero for SCAMP-5.

| Hardware | Inference time |
|----------|----------------|
| SCAMP-5  | 442            |
| VPU      | 422            |
| GPU      | 758            |
| CPU      | 651            |

incurred on each system. It was measured by their respective system utilities. Table 3 shows the recorded per-frame computation time. Excluding the substantial time cost of capturing and retrieving the image data from a separate camera for computation on the CPU, GPU and VPU, the SCAMP-5 FPSP is already much faster than the CPU and the GPU, and reaches almost the same speed as the VPU. Note that these figures include the total time for inference, i.e. both the convolutional part and the fully connected one - and the transfer of binary features from the focal plane to the micro-controller in the case of SCAMP-5.

In practice this data retrieval bottleneck is a major limitation on frame rates achievable on CPU, GPU and VPU. The FPSP does not face this bottleneck because image data is processed in place at the pixel level. Depending on the application, the image retrieval process can be fully parallelized, and be faster than the inference time. In these cases, in the continuous regime, the data retrieval bottleneck vanishes. In other situations, a real time, low latency prediction is needed - such as in high speed robotics. In these cases, the latency of a standard camera can become the first obstacle in achieving low latency. For instance, transferring an 8 bit image of size 28×28 pixels from the sensor of the SCAMP-5 camera (which can also be used as a standard webcam) to a nearby computer via USB 2.0 takes 1584 µs.

Taking this into account shows the clear advantage of realizing most computations directly on the light sensor, in an analog manner. The image retrieval latency is simply reduced to zero. Implemented on the SCAMP-5 device, AnalogNet infers the label of an MNIST digit in 442 µs, giving an framerate of 2260 FPS. The latter is a calculated figure, since our computer display setup cannot achieve this refresh rate.

AnalogNet compares very favourably to Bose [2], which reports a maximum frame-rate of 210 FPS, equivalent to a minimum inference time of approximately 4700µs. Note that the GPU inference time is disappointingly high. Our speculation is that GPUs are optimised for treating large batches of images, but not single instances sequentially, in an online manner.

5.4 Energy Consumption

Per-frame energy consumption was determined by estimating the power drawn by each device multiplied by the per-frame inference time. The power draw was measured using Nvidia SMI for the GPU, Intel RAPL for the CPU, and an USB power meter for the VPU and the SCAMP-5. Table 4 shows the estimated per frame energy consumption. AnalogNet inference on the SCAMP-5 FPSP uses far less energy per-frame than a CPU or a GPU and is comparable to a low-power VPU.

Note that the FPSP figure is an 'all-in' one, while the CPU, GPU and VPU estimates do not consider the energy consumption required for image capture and data transfer, i.e. the energy cost of capturing and retrieving the image data from a separate camera or a digital storage. Furthermore, energy consumption estimates for the VPU and GPU have to account the power drawn by a host computer. This is conservatively lower bounded by 2 Watts, which is the power drawn at idle by a Raspberry Pi 3.

5.5 Discussion: Limitations

While state-of-the-art CNN architectures use many convolutional layers, our work was limited to a single convolutional layer, thereby restricting our CNN experiments to the MNIST dataset. There are two fundamental challenges involved in computing additional layers on an analog FPSP:

- **Data Loss:** In analog systems, every computation introduces additional noise to the original signal. Additional layers naturally require a greater number of computations.
- **Data Sparsity:** Data is stored geographically on the FPSP, resulting in pooled data being spatially dispersed. To continue computation, the data needs to be spatially compressed, introducing additional noise.

In this application, only the central 28×28 subarray of a 256×256 device is used, and hence the computational capabilities of the focal plane are not fully exploited.

6 CONCLUSION

In this paper, we demonstrated the potential for analog FPSPs to bring computer vision capabilities embedded applications that are constrained by power budgets and requiring very low latency, such as robotics. We developed a method for designing customised CNNs for use on analog FPSPs that are able to overcome the challenges inherent in working with such devices. We performed experiments
on the MNIST dataset, showing that digit recognition using a CNN can indeed be carried out on an analog FPSP. By using FPSPs to process data in the focal plane and limiting data movement only to important features, we showed that we can increase the frame-rate and reduce the overall power consumption significantly.

We realise that the greatest limitation of our work is the very simple architecture of AnalogNet in regard to the current state of deep learning. Further work should focus both on designing additional network architectures capable of operating within current hardware constraints, and on developing new FPSP hardware designs that alleviate the limitations encountered in this paper. One significant hardware contribution would be more memory at each processing element (PE). Currently, SCAMP-5 PEs have access to extremely limited memory. Additional memory (analog or digital) would facilitate implementation of complex neural networks, with an increase in the amount of memory available directly corresponding to an increase in the ability of the FPSP to handle convolutional layers of greater breadth.

Accounting for noise for CNN inference also remains an important issue. It could be better integrated in the training, if a precise differentiable noise model was available. Another potential solution could be to mitigate the effects of noise at inference time, for instance by running each operation multiple times and averaging their result.

ACKNOWLEDGMENTS

This research is supported by Engineering and Physical Sciences Research Council [grant number EP/K008730/1]. A Panoramic View of the Many-core Landscape (PAMELA). We thank Piotr Dudek and his colleagues, Stephen Carey and Jianing Chen, at the University of Manchester for kindly providing access to the SCAMP device and simulator.

REFERENCES

[1] Martin Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, et al. 2016. TensorFlow: A System for Large-scale Machine Learning. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16). 265–283.

[2] Laurie Bose, Jianing Chen, Stephen J. Carey, Piotr Dudek, and Walterio Mayo-Cuevas. 2019. A Camera That CNNs: Towards Embedded Neural Networks on Pixel Processor Arrays. In Proceedings of the IEEE International Conference on Computer Vision. 1335–1344.

[3] Laurie Bose, Jianing Chen, Stephen J. Carey, Piotr Dudek, and Walterio Mayo-Cuevas. 2020. Fully Embedding Fast Convolutional Networks on Pixel Processor Arrays. arXiv:2004.12525 [cs.CV].

[4] Christian Brandli, Raphael Berner, Minhao Yang, Shih-Chii Liu, and Tobi Delbrück. 2014. A 240 x 180 130 dB 3 µs Latency Global Shutter Spatial-Temporal Vision Sensor. J. Solid-State Circuits 49, 10 (2014), 2333–2341.

[5] S. J. Carey, A. Lopich, D. R. W. Barr, B. Wang, and P. Dudek. 2013. A 100.000 fps vision sensor with embedded 535GOPS/W 256x256 SIMD processor array. In 2013 Symposium on VLSI Circuits. C182–C183.

[6] L. Cavigelli and L. Benini. 2017. Origami: A 803-GOp/s/W Convolutional Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In ACM/IEEE International Symposium on Computer Architecture (ISCA). 15, 4 (2019), 59:1–59:26.

[7] Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet Classification with Deep Convolutional Neural Networks. In Advances in Neural Information Processing Systems 25. F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger (Eds.). Curran Associates, Inc., 1097–1105.

[8] Y. Chen, T. Luo, S. Liu, S. Zhang, L. He, J. Wang, L. Li, T. Chen, Z. Xu, N. Sun, and O Temam. 2014. DaDianNao: A Machine-Learning Supercomputer. In Annual IEEE/ACM International Symposium on Supercomputing. 398–422.

[9] Yuan-Hsin Chen, Tsuhan Chen, Joel Emer, and Vincenzo Sze. 2016. Eyresys: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. In IEEE International Solid-State Circuits Conference, ISSCC. 262–263.

[10] Matthew Courthouse and Yoshua Bengio. 2016. BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1. CoRR (2016). arXiv:1602.02830

[11] Tomás Debrunner, Sajad Saeedi, Laurie Bose, Andrew J. Davison, and Paul H J Kelly. 2019. Camera Tracking on Focal-Plane-Sensor-Processor Arrays. In Workshop on Programmability and Architectures for Heterogeneous Multicores (MULTIPROG). Vancouver, BC, Canada.

[12] Thomas Debrunner, Sajad Saeedi, and Paul H. J. Kelly. 2019. AUKE: Automatic Kernel Code Generation for an Analogue SIMD Focal-Plane-Sensor Processor Array. TACO 15, 4 (2019), 59:1–59:26.

[13] Google. 2018. Fixed Point Quantization | Tensorflow. https://www.tensorflow.org/performance/quantization

[14] Song Han, Huizi Mao, and William J. Dally. 2016. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. In 4th International Conference on Learning Representations, ICLR 2016, San Juan, Puerto Rico, May 2-4, 2016, Conference Track Proceedings, Yoshua Bengio and Yann LeCun (Eds.). http://arxiv.org/abs/1510.00148

[15] Andrew G. Howard, Menglong Zhu, Bo Chen, Dmitry Kalenichenko, Weijun Wang, Tobias Weyand, Marco Andreetto, and Hartwig Adam. 2017. MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. (4 2017). https://doi.org/10.1109/TMTT.2017.2676664

[16] Intel Movidius. 2018. Intel Movidius Myriad VPU. https://www.movidius.com/myriad2

[17] Kamran Kowsari, Mojtaha Hendaryasfa, Donald E Brown, Kiana Jafari Meimandi, and Laura E Barnes. 2018. Random multimodel deep learning for classification. In Proceedings of the 2nd International Conference on Information System and Data Mining. 19–28.

[18] Julien N. P. Martel, Miguel Chau, Matthew Cook, and Piotr Dudek. 2018. Pixel interleaving to trade off the resolution of a cellular processor array against more registers. In European Conference on Computer Vision and Theory and Design, ECCVD 2015, Trondheim, Norway, August 28-29, 2015. 1–4.

[19] Julien N. P. Martel, Lorence K. Muller, Stephen J. Carey, Piotr Dudek, and Gordon Wetzstein. 2020. Neural Sensors: Learning Pixel Exposures for HDR Imaging and Video Compressive Sensing with Programmable Sensors. Proc. IEEE ICCP (2020).

[20] Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet Classification with Deep Convolutional Neural Networks. In Advances in Neural Information Processing Systems 25. F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger (Eds.). Curran Associates, Inc., 1097–1105.

[21] Y. Lee, L. Bottou, Y. Bengio, and P. Haffner. 1998. Gradient-based learning applied to document recognition. Proc. IEEE 86, 11 (1998), 2278–2324.

[22] G. Linan, S. Espejo, R. Dominguez-Castro, and A. Rodriguez-Vazquez. 2002. Architectural and basic circuit considerations for a flexible 128×128 mixed-signal SIMD vision chip. Analog Integrated Circuits and Signal Processing 33, 2 (2002), 179–190.

[23] Julien N. P. Martel, Lorence K. Muller, Stephen J. Carey, Piotr Dudek, and Gordon Wetzstein. 2020. Neural Sensors: Learning Pixel Exposures for HDR Imaging and Video Compressive Sensing With Programmable Sensors. IEEE Transactions on Pattern Analysis and Machine Intelligence 42, 7 (2020), 1642–1653.

[24] Julien N. P. Martel, Lorence K. Muller, Jonathan Callan Muller, Yulia Sandamirskaya, and Piotr Dudek. 2018. Real-Time Depth from Focus on a Programmable Focal Plane Processor. IEEE Transactions on Circuits and Systems I: Regular Papers 65, 3 (2018), 925–934.

[25] Riku Murai, Sajad Saeedi, and Paul H. J. Kelly. 2020. BVT-VO: Visual Odometry at 300 FPS using Binary Features from the Focal Plane. arXiv:2004.11186 [cs.CV].

[26] Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet Classification with Deep Convolutional Neural Networks. In Advances in Neural Information Processing Systems 25. F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger (Eds.). http://arxiv.org/abs/1202.2795

[27] Jonne Poikonen, Mika Laiho, and Ari Paasio. 2009. MIPA4K: A 64×128 1.7 GHz SIMD Vision Chip. IEEE/ACM International Symposium on Microarchitecture. C182–C183.

[28] John P. Cunningham, Jungho Lee, and Yaser S. Abu-Mostafa. 2013. Equivalent Kernel and Hessian Methods for Data Dimensionality Reduction. In 36th Annual International IEEE EMBS Conference (2014). arXiv:1311.0628

[29] Nvidia. 2017. Accelerating AI Inference Performance in the Data Center and Beyond | The Official NVIDIA Blog. https://blogs.nvidia.com/blog/2017/09/25/ai-inference/

[30] Jonne Poikonen, Mika Laiho, and Ari Paasio. 2009. MIPA4k: A 64×128 1.7 GHz SIMD Vision Chip. IEEE/ACM International Symposium on Microarchitecture. C182–C183.

[31] Prophesee. 2019. Prophesee Event Based Cameras. https://www.prophesee.ai/event-based-evk/. https://www.prophesee.ai/event-based-evk/ [Online; accessed 12-August-2019].

[32] A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar. 2016. ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In ACM/IEEE Annual International Symposium on Computer Architecture (ISCA). 14–26.
[33] Subodh Wairya, Rajendra Kumar Nagaria, and Sudarshan Tiwari. 2012. Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design. VLSI Design 2012 (2012), 7:7–7:7.

[34] Akos Zarandy. 2011. Focal-plane sensor-processor chips. Springer.

[35] Aojun Zhou, Anbang Yao, Yiwen Guo, Lin Xu, and Yurong Chen. 2017. Incremental Network Quantization: Towards Lossless CNNs with Low-Precision Weights. CoRR (2017). http://arxiv.org/abs/1702.03044