Design of Manchester Carry Chain Adder using High speed Domino Logic

P Das, A L Bhalerao, A Mane, A Angeline A and V S K Bhaaskaran*
School of Electronics Engineering, VIT Chennai, India
Email: 1prithwi0894@gmail.com, 2abhishek.bhaleraok03@gmail.com, 3aishwaryagmane4195@gmail.com, 4anitaangeline.a@vit.ac.in, 5*vskanchana@ieee.org

Abstract. Dynamic logic circuits are preferred over static logic circuits for their increased speed performance and lower power consumption. However, they are found prone to false evaluation while cascading multiple stages of dynamic logic circuits. To overcome this problem, the domino logic circuits were proposed by researchers. However, they offer reduced noise margins due to increased leakage current and charge sharing problems. In this paper, Manchester Carry Chain Adder design is explored for use with domino logic and comparison of various domino logic topologies intended for improved noise immunity and reduced leakage current against the proposed structure have been carried out. Wide fan-in gates and 8-bit Manchester Carry Chain Adder (MCC) based on various high speed domino logic circuit topologies have been designed using Cadence® using 180nm technology library from TSMC. Design of 8-bit OR gate, using High Speed Domino (HSD) topology consumes 10.8% lower power in comparison with Controlled-Current Comparison-based domino logic (C3D) topology. Furthermore, it is observed that an 8-bit Manchester Carry Chain adder using HSD topology is 5.027 times faster than C3D topology and the leakage power consumption is also reduced.

Keywords. Domino logic, Leakage Current in Dynamic Logic, Low Power Domino Circuit, Dynamic Logic Circuit, Noise immunity in Domino Logic

1. Introduction
Most of the present-day digital circuits find the conventional static Complementary Metal Oxide Semiconductor (CMOS) prevalent for their primary advantages of robustness, low sensitivity to noise, increased speed performance and lower power consumption [1, 2]. The transistor count increases with rise in the number of inputs N and the number of transistors required to implement an N-input logic gate is 2N [3, 4]. To realize non-inverting Boolean function at the output, it requires addition of an additional inverter stage. This increases the static power consumption and area consumption. In the case of dynamic logic, the numbers of transistors are reduced to N+2 and it also minimizes the static power consumption [5]. The realization of complex digital systems requires cascading which however is not possible in dynamic logic. To overcome this problem, the concept of domino logic circuit was propounded [6]. Domino logic circuit offers many advantages such as easier cascading of several stages, reduction in device count and lower power consumption, to name a few, over the static CMOS logic counterparts. In this paper, comparative performance analysis of various domino logic circuit topologies using wide fan-in gates are performed. Furthermore, an 8-bit MCC adder circuits are designed using various domino logic circuit styles for comparison.

This paper is arranged as follows. Section II presents the literature survey on Domino Logic circuits, followed by Section III with discussion on Manchester Carry Chain based Adder circuits and proposed design of using the same in domino logic. Simulation results have been explored in Section IV and Section V concludes.
2. Literature Survey

Dynamic logic comprises of a pre-charge transistor, pull down network (PDN) and an optional footer transistor. Based on the logic level of clock signal, the dynamic logic consists of two phases of operation, namely, (i) Pre-charge phase, when clock is logic LOW and (ii) Evaluation phase, when the clock is in logic HIGH state. The dynamic CMOS logic utilizes only N+2 transistors, whereas the static CMOS counterpart needs 2N number of devices. Here, N represents the number of input signals applied as fan-in to the logic gate. The static inverter connected at the dynamic node yields a non-complemented output and it also facilitates correct driving of the next stage of the dynamic cascade and this structure through its operational and logical transporting ability of signal is referred as the domino logic circuit [5].

Fig.1. illustrates the footed domino logic circuit with keeper transistor M_k. The pre-charge transistor M_{pre} and the footer transistor M_f are controlled by the clock signal CLK at their respective gate inputs. Normally, the configuration using the footer transistor M_f is referred as Standard Footed Domino (SFD) circuit and the configuration without the footer transistor M_f is referred as Standard Footless Domino (SFLD) circuit. When the CLK is LOW, the dynamic node is pre-charged HIGH and the inverter output becomes LOW. When CLK is HIGH, the footer devices conducts and the dynamic node is conditionally discharged based on the inputs to the PDN and the output OUT attains HIGH. It is to be noted that in the domino logic, the discharge can happen only once and this imposes the condition that the pre-charge operation takes place after every evaluation [3-6]. However, if the input signal to PDN did not prove TRUE, then the state of dynamic output remains the same. The pre-charging will then happen only to compensate any charge lost due to charge sharing or leakage from the dynamic node [7].

It is an unambiguously acknowledged serious concern that technology scaling has aggravated the issue of leakage current, due to the sub-threshold conduction and thinner gate oxide layer of devices [7]. Therefore, to retain the charge at dynamic node despite various leakage current sources and charge sharing mechanisms, a weak PMOS transistor called a keeper transistor M_k is incorporated in the circuit as shown in Figure 1. The keeper is sized minimally, so that it avoids the contention between the keeper circuit and the PDN [3]. However, upsizing the keeper transistor increases the robustness, thus trading-off on the speed performance of the circuit.

An NMOS footer transistor M_f connected as shown in Figure 1 in series with the PDN facilitates the evaluation of the circuit and it also reduces the leakage current during the pre-charge phase [2].
However, the speed of operation is reduced compared to the footless domino circuit due to the stacking effect [4].

![Figure 2. High speed Domino Logic Circuit [8]](image)

### 2.1 High speed domino logic (HSD)
In high speed domino logic [8] shown in Figure 2, the keeper control circuit is based on delayed clock and the state of the output node. During the beginning of evaluation phase, when clock is HIGH, transistor $M_{P1}$ is in the cut-off region and the keeper $M_{P2}$ is initially OFF due to the delay introduced by the buffer circuit. In this manner, the contention between the evaluation network and keeper circuit is reduced and it enhances the discharge characteristics of the dynamic node. After the delay introduced by the buffer circuit, transistor $M_{P1}$ turns OFF. At this point, the keeper circuit operation is based on the state of the output node which is controlled by $M_{N1}$ transistor. If the dynamic node is discharged to ground, $M_{P2}$ is OFF and it does not retain the dynamic node state HIGH. On the other hand, when the dynamic node remains HIGH, $M_{P2}$ is ON and retains the dynamic node HIGH [3].

### 2.2. Controlled-Current Comparison-based Domino Logic
In the current comparison-based domino (C3D) circuit depicted in Figure 3, the current at node A and node B are compared and based on results of comparison, the state of dynamic node is determined and the effective voltage swing is reduced [9]. This makes the power consumption to be reduced and it also offers improved noise immunity along with reduced power consumption in high fan-in gates.

![Figure 3. Controlled-Current Comparison based domino logic [9]](image)
3. Manchester Carry Chain Adder

Adder is an important part of any Arithmetic and Logic Unit (ALU). As the number of bits required for addition increases, the power and delay increases and the performance efficiency reduces [10-12]. Furthermore, the major drawback incurred by the adder structure is its latency and the Manchester Carry Chain (MCC) eliminates this problem [13]. Figure 4 shows the high speed domino implementation for the carry generation circuit and Figure 5 depicts the carry propagation circuit. The generate bit $g_i$ (Figure 4) and propagate bit $p_i$ (Figure 5) are computed based on the inputs $x_i$ and $y_i$ initially and then, based on the state of previous carry bit, the sum and carry bits of the current stage are computed. This reduces the computation time and hence this process offers higher speed of operation [14].

In MCC adder, carry is generated, propagated and absorbed is given in Eq.1 and 2.

\begin{equation}
    g_i = x_i \cdot y_i
\end{equation}

\begin{equation}
    p_i = x_i \oplus y_i
\end{equation}

Since the carry recurrence is from the previous carry network, it is referred as Manchester carry chain adder [15, 16]. Carry recurrence is given as indicated in Eq. (3).

\begin{equation}
    C_i + 1 = g_i + c_i \cdot p_i
\end{equation}

**Figure 4.** High speed Domino implementation for the carry generation ($g_i$) circuit

**Figure 5.** High speed Domino implementation for carry propagation ($p_i$) circuit
Figure 6 shows a single bit CMOS based Manchester Carry Chain adder where $g_i$ and $p_i$ is used in the computation of $c_i$. Figure 7 shows the 4-bit Manchester Carry Chain adder without the addition of keeper circuit. In the topology shown, four number of MCC 1-bit adder are cascaded and final $C_{out}$ is obtained at the output node between PMOS and NMOS. The sum bit $S_0$ is obtained at the XOR gate's output. Figure 7 illustrates the process of the computation of $C_{i+1}$ and propagation of the bit to next stage of the 4-bit MCC adder, where depending on the $p_i$ and $g_i$ value, the $c_i$ is computed and propagated to the next stage. Figure 8 shows the Manchester carry chain using 1-bit adder with keeper device connected. Manchester carry chain 1-bit adder using HSD is shown in Figure 9. The delayed enabling of the keeper circuit during the initial evaluation phase in HSD enhances the discharge of the dynamic node in a faster pace and facilitates high speed operation.
4. Simulation and Analysis

The simulations of 8-bit OR gates with various domino logic topologies have been performed in the same simulation setup using Cadence® EDA tools and 180nm technology library. Hence, the comparison among the counterparts becomes justifiable. Table 1 depicts the speed and power metrics of various domino topologies against each other. Furthermore, a 1-bit MCC adder has been designed using HSD topology along with the conventional domino logic styles.

![Manchester carry chain 1-bit adder with HSD](image)

It can be observed from Figure 10 that high speed domino offers reduced delay of 43.9ps and leakage power value of 77.82pW while using it as a 1-bit MCC adder design. This structure incurs the minimum delay and uses reduced power. In the proposed 8-bit HSD MCC Adder, the power consumption of the circuit is reduced to 596.6μW. The delay of the circuit is negligible with respect to the delay of 8-bit Conventional MCC adders. Leakage power has reduced up to 2.162μW where Conventional MCC adder with keeper circuit and without keeper circuit has 3242μW and 1600μW. In all aspects, MCC adder using High Speed Domino logic is the fastest and most power efficient topology. The layout of 1-bit MCC adder is performed and is shown in Figure 11, and the parasitic RC are extracted to carryout post-layout simulation.

![Analysis of 1-bit MCC Adder](image)

| S. No. | Topology                  | Power (μW) | Delay (ps) | PDP (aJ) |
|--------|---------------------------|------------|------------|----------|
| 1      | Footer Domino             | 59.06      | 79.64      | 4703.53  |
| 2      | Footless Domino           | 169.1      | 25.12      | 4247.8   |
| 3      | High speed domino         | 19.56      | 69         | 1349.64  |
| 4      | Controlled Current        | 181.05     | 346.7      | 62770.03 |

![Table 1: Analysis of 8-bit OR gate using various domino logic topologies](image)
Table 2. Analysis of 8-bit MCC adder

| S.no. | Topology                  | Power (μW) | Delay (ps) | Leakage Power (μW) | PDP (fJ) |
|-------|---------------------------|------------|------------|-------------------|----------|
| 1     | Conventional MCC without Keeper | 9*105      | 30000      | 3242              | 27000    |
| 2     | Conventional MCC with Keeper | 9276       | 119.3      | 1600              | 1106.63  |
| 3     | MCC using HSD topology    | 596.6      | 139.7      | 2.162             | 83.34    |

![Figure 11. Layout of MCC 1-Bit adder](image)

5. Conclusion
In this paper, comparison of an 8-bit OR gate is performed for various domino logic topologies. The simulation of a 1-bit Manchester Carry Chain adder and an 8-bit MCC adder is performed with 180nm technology node library. The simulation results demonstrate High Speed Domino logic offers reduced delay values of 43.9ps and 139.7ps for a 1-bit adder and 8-bit MCC adder respectively. It is observed that the PDP of the 8-bit MCC adder using High Speed Domino logic is 92.46% less compared to the 8-bit MCC adder using conventional domino logic circuit.

References

[1] Jan M. Rabaey, Anantha Chandrakasan, Borivoijk, B. Nicolic: “Digital Integrated circuit”, 2nd edn. chapter-6, 7.
[2] N. Weste, K. Eshraghian, Addison Wesley "Principles of CMOS VLSI Design, A systems perspective”.
[3] Farshad Moradi and Mohammad Asyaei, “A domino technique for noise immune high fan in” - Journal circuit, systems and computers Vol. 27, no. 10 (2018) 1850151 (23 page).
[4] Mahshid Nasserian, Mohammad Kafi – Kangi, Mohammad Nejad and Farshad Moradi “A low - Power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates”.

7
[5] Ruchi Gupta, Anshul Namdev and Umashankar Kurmi “A Survey on Different Domino logic circuit Design for high performance and leakage tolerant” International journal of advanced research in electrical electronics and instrumentation Engineering, Vol. IV.

[6] Farshad Moradi, Tunnam vu, Elena vatajelu, AIteirave, Hamid Mahmoodi, Dagwisland- “Domino logic design for high performance and leakage tolerant application”.

[7] Nikhil Saxena , Sonal Soni “Leakage current reduction in CMOS circuits using stacking effect” ISSN 2319 – 4847 Vol. 2, Issue 11, November 2013.

[8] M.H. Anis, M.W.Allam, M.I. Elmasry, “Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Apr 2002, 71-8.

[9] A. Peiravi, M. Asyaee, “Current-comparison-based domino: New low-leakage high-speed domino circuit for wide fan-in gates”, IEEE transactions on very large scale integration (VLSI) systems, May 2013, 934-43.

[10] Lou J.H., and Kuo J.B., IEEE Trans. Circuit’s syst. I Trans. Brief, “A 1.5V bootstrapped pass transistor based Manchester Carry Chain circuit suitable for implementing Low voltage Carry look Ahead Adders”, Vol.45, No 11, (1998).

[11] S. A. Vasant, A. A. Angeline and V. S. K. Bhaaskaran, “Dual threshold HSCD domino adder structures,” 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, 2016, pp. 267-271.

[12] Ramdas Bhanudas Khaladkar*, A. Anita Angeline and V. S. Kanchana Bhaaskaran- “Dynamic Logic ALU Design with Reduced Switching Power”, Indian Journal of Science and Technology, Vol 8(20)

[13] Senthil Sivakumar M, Arockia Jayadhas S, Arputharaj T, and Ramkumar E, “Design of MT-CMOS Domino Logic for Ultra Low Power High Performance Ripple CarryAdder”, IJETED, Jan 2013, issue 3, Vol.1, pp.574-579.

[14] H.YAN, Y.Lin, D. H. Wang and C.H.Hou, “A low-power 8-read 4-write register file design”, Asia Pacific Conf. Postgraduate R in Microelectronics and Electronics (Prime Asia) China, 2010, pp. 178-181.

[15] E. S. Fetzer , D. Dahle, C. Little and K. Safford, “The parity protected, multithreaded register files on the 90-nm Itanium microprocessor”, IEEE J. Solid-State Circuits 41(2006) 246-255.

[16] G. Zhang, X. Yang and Y. Zhang, “Architecture level energy modelling and optimization for multi-ported GHz physical register file”, IEEE Int. Conf. Networking, Architecture and Storage (Hunan,China,2009), pp. 386-391.