A Non-Volatile Memory Based on NbO$_x$/NbSe$_2$ Van Der Waals Heterostructures

Ji Eun Kim $^{1,†}$, Van Tu Vu $^{1,†}$, Thi Thanh Huong Vu $^1$, Thanh Luan Phan $^{1,*}$, Young Rae Kim $^{1,2}$, Won Tae Kang $^{1,2}$, Kunyun Kim $^3$, Young Hee Lee $^2$ and Woo Jong Yu $^{1,*}$

$^1$ Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, Kyunggi-do 16419, Korea; libettyil@g.skku.edu (J.E.K.); tu.vuvan@skku.edu (V.T.V.); thanhhuong16@skku.edu (T.T.H.V.); kyr911@skku.edu (Y.R.K.); col7777@skku.edu (W.T.K.)

$^2$ Center for Integrated Nanostructure Physics, Institute for Basic Science (IBS), Suwon, Kyunggi-do 16419, Korea; leeyoung@skku.edu

$^3$ Korea Electronics Technology Institute, Seongnam 13509, Korea; kimkn@keti.re.kr

* Correspondence: luanpt@skku.edu (T.L.P.); micco21@skku.edu (W.J.Y.)

† These authors contributed equally to this work.

Received: 29 September 2020; Accepted: 26 October 2020; Published: 28 October 2020

Abstract: Two-dimensional (2D) van der Waals (vdW) layered transition metal dichalcogenides (TMDs) materials have been receiving a huge interest due to atomically thin thickness, excellent optoelectronic properties, and free dangling bonds. Especially the metallic TMDs, such as MoTe$_2$ (1T’ phase), NbS$_2$ or NbSe$_2$, have shown fascinating physical properties through various applications, such as superconductor and charge density wave. However, carrier transport of metallic TMDs would be degraded due to the poor stability in ambient conditions. To date, achieving both high device performance and long-term stability is still a huge challenge. Thus, an alternative way to develop both unavoidable native oxide and metallic TMDs is under consideration for new era research. In this respect, 2D metallic TMD materials have attracted high attention due to their great potential in neuromorphic-based devices with metal-insulator-metal structures, making it possible to produce scalable, flexible, and transparent memory devices. Herein, we experimentally demonstrated a synthesized metallic NbSe$_2$ by a chemical vapor deposition method with a highly uniform, good shape distribution and layer controller ranging from 2–10 layers. Together, for the first time, we proposed the NbO$_x$/NbSe$_2$ heterostructure memristor device based on the native NbO$_x$ oxide on the interface of multi-layer NbSe$_2$ flakes. The ultra-thin native NbO$_x$ oxide of 3 nm was formed after a period of oxidation time under air condition, which acts as a memristive surface in the Au-NbO$_x$-Au lateral memristor device, in which oxygen vacancies form a conductive filament. Our NbO$_x$/NbSe$_2$ heterostructured memristor exhibits a stable memory window, a low-resistance-state/high-resistance-state ratio of 20, and stable endurance properties over 20 cycles at a low working voltage of 1 V. Furthermore, by the retention property test, non-volatile characteristics were confirmed after over 3000 s in our best data. Through a systematic study of the NbO$_x$/NbSe$_2$ heterostructured memristor device, this report will open new opportunities for next-generation memory devices application.

Keywords: 2D nanomaterials; chemical vapor depositions; memristor

1. Introduction

As the amount of data to be processed by the development of an information technology (IT) industry increases, demands on memory chips with high performance and miniaturization have increased rapidly. Accordingly, studies on next-generation memories based on new structures and
materials have been actively conducted [1–4]. In terms of scaling down the limitation of silicon-based memories, the two-dimensional (2D) van der Waals (vdW) layered transition metal dichalcogenide (TMD) materials have received great attention due to their excellent properties, such as atomically thin thickness [5], high mobility [6], various bandgaps [7], transparency [8], flexibility [9] and free dangling bonds [10]. This enables the potential development of various nano-scaled high-performance devices not only in memories, but also in field-effect transistors [11], photodetectors [12], biosensors [13], diodes [14], and so on. However, most of the studies until now have been mainly based on mechanical exfoliation methods with limitations of flake size and low yield, which restrict their application to commercialized-devices. Thus, synthesis on mass-produced 2D materials for large scale and low cost through the chemical vapor deposition (CVD) method has been proposed [15–17].

Among them, there has been a demand for utilizing metallic 2D materials for fabricating metal-insulator-metal (MIM) structures for next-generation memory, resistive switching random-access memory (ReRAM) [18,19], which has been spotlighted with attractive advantages, such as fast switching speed, low operation voltage, and good scalability, making it one of the most promising candidates for next nonvolatile memory devices [1–4]. Despite such favorable demands, the sensitive metallic 2D materials were easily degraded due to poor stability in ambient conditions [18]. To address such poor stability of metallic TMDs, passivation or interfacial engineering have been introduced [20–22]. Nonetheless, to achieve both high device performance and long-term stability is still hugely challenging. Thus, another alternative way to develop both unavoidable native oxide and metallic TMDs is under consideration for new era research. In this respect, the sensitive metallic TMD vdW material can be utilized as resistive memory by forming an ultra-thin native oxide on the surface of host materials under ambient conditions, which can act as a memristive surface memristor with an oxygen vacancy, forming a conductive filament [23,24].

In this study, we have experimentally demonstrated the synthesis of NbSe$_2$ flake by the CVD approach with highly uniform, good shape distribution and layer controller ranging from 2 layers to 10 layers. Furthermore, for the first time, we proposed the NbO$_x$/NbSe$_2$ heterostructure memristor device based on the native NbO$_x$ oxide on the interface of multi-layer NbSe$_2$ flake. The ultra-thin native NbO$_x$ oxide of 3 nm was formed after a period of oxidation time under air condition, which acts as a memristive surface in the Au-NbO$_x$-Au lateral memristor device, in which oxygen vacancies forming a conductive filament. Our NbO$_x$/NbSe$_2$ heterostructured memristor exhibits a stable memory window with reversible switching processes at a low working voltage of 1 V. Furthermore, the memristor shows a low-resistance-state (LRS)/high-resistance-state (HRS) ratio of about 20 and non-volatile properties via a retention test of 3000 s. Moreover, good endurance without any degradation up to 20 endurance cycles was demonstrated. Our strategy to fabricate feasible memristor for next-generation memory devices suggests new opportunities based on the CVD-grown 2D metallic materials.

2. Materials and Memristor Fabrication

2.1. Synthesis of NbSe$_2$ by Using Chemical Vapor Deposition (CVD) Method

Figure 1a shows a schematic of a CVD growth of NbSe$_2$ flakes. Firstly, the ammonium niobium oxalate (ANO)-C$_4$H$_2$NNbO$_9$·xH$_2$O (Sigma-Aldrich) was used as the niobium (Nb) precursor. The stock solution of Nb was prepared by dissolving a calculated amount of ANO powders in a deionized (DI) water. (0.3 g/10 mL) The sodium hydroxide (NaOH) was used as a promoter and medium solution of iodixanol (Opti Prep density gradient medium, Sigma Aldrich) which enhances the adhesion between the solution and the growth substrate during the liquid source coating process. These compositions were mixed in a precise ratio and then uniformly shaken with a speed of 300 rpm to obtain a homogeneous solution phase. The mixed solution was then deposited on a 300-nm thick SiO$_2$/Si substrate by a spin-coating with a speed of 3500 rpm for 1 min. Next, the coated substrate was annealed at 500 °C for 30 min in the air to convert ANO into Nb$_2$O$_5$ as well as burn carbon from Opti [25]. For a typical CVD growth process, the coated substrate was placed on a ceramic plate and loaded in the center of the
quartz tube of a CVD chamber. Here, the solid selenium (Se) was located at an entrance region with a distance of 17 cm from the center of the quartz tube of the chamber. Note that the distance of the Se source was controlled at various positions from 17 to 18.5 cm for controlling the heating temperature of the source, which will be discussed in detail later (Figure 1b). The temperature was controlled at 380 °C at the Se source location while the growth reaction was performed at 800 °C for 20 min under the flowing of 300 sccm N\textsubscript{2} and 20 sccm H\textsubscript{2} gas, which was used as a carrier gas during the whole growth process (Figure S1). Finally, the chamber was rapidly cooled down by opening the furnace after completing the whole synthesis process.

Figure 1. Synthesis settings and characteristics of chemical vapor deposition (CVD)-grown NbSe\textsubscript{2}:
(a,b) The schematic image and photo image of synthesis settings for NbSe\textsubscript{2} Growth. The ammonium niobium oxalate-C\textsubscript{4}H\textsubscript{4}NNbO\textsubscript{9}·xH\textsubscript{2}O (ANO) source-coated substrate was loaded in the center of the CVD chamber and the solid Se was located at the upstream region where the distance is 17 cm from the center of the quartz; (c) optical microscope image of as-grown NbSe\textsubscript{2}; (d) Raman mapping image according to A\textsubscript{1g} mode; (e) the out-of-plane A\textsubscript{1g} mode at 225 cm\textsuperscript{-1} and the in-plane E\textsubscript{2g} mode at 250 cm\textsuperscript{-1} were observed.

2.2. Fabrication of NbO\textsubscript{x}/NbSe\textsubscript{2} Heterostructured Memristor Device

The as-grown NbSe\textsubscript{2} flake sample was transferred to a target substrate by a typical wet-transfer approach [26]. Firstly, the as-grown NbSe\textsubscript{2} sample was coated with a poly-methyl-methacrylate (PMMA) C\textsubscript{4}, which formed a support layer. Then, the substrate was etched with a diluted hydrogen fluoride (HF) acid solution to separate the grown sample/PMMA film from the growth substrate. With several rinsing with deionized (DI) water, it was transferred onto a target SiO\textsubscript{2}/Si substrate. Finally, after drying the transferred sample, the PMMA support layer was removed by acetone and rinsed again via isopropyl alcohol (IPA) solution. (Figure 1c)

The native oxide layer (NbO\textsubscript{x}) was formed by exposing the grown NbSe\textsubscript{2} sample to the air at room temperature for several days (in our case, 21 days), resulting in NbO\textsubscript{x}/NbSe\textsubscript{2} heterostructure, where the NbO\textsubscript{x} layer can act as a memristive surface. To fabricate the memristor device, the metal electrodes (source and drain) for a probe contact were patterned on NbO\textsubscript{x}/NbSe\textsubscript{2} heterostructures using e-beam lithography followed by e-beam deposition of Cr/Au (5/50 nm). Electrical and memristive feature measurements for NbSe\textsubscript{2} and NbO\textsubscript{x}/NbSe\textsubscript{2} heterostructures were performed using a probe station and a semiconductor analyzer (Keysight B1500A) at room temperature.
3. Results

3.1. Characterization

3.1.1. NbSe$_2$ Material Characterization

The NbSe$_2$ flake was characterized by Raman spectroscopy at room temperature under a 0.4-mW laser power and 532-nm wavelength excitation laser (XperRam200, Nano base) (Figure 1d). The spatially resolved Raman mapping images are shown according to A$_{1g}$ and E$_{2g}$ modes, as shown in Figure 1d and Figure S2, respectively. As a result, the intensity of both peaks (A$_{1g}$ and E$_{2g}$) was distributed uniformly. It suggests that we successfully grew high uniformity of the NbSe$_2$ flake using the CVD method. In the middle part of the NbSe$_2$ flake, there was a damage point, which was attributed to the laser focus during the measurement process. In Figure 1e, it is clearly shown that the Raman peak of our NbSe$_2$ flake is located at about 225 cm$^{-1}$ and about 250 cm$^{-1}$ of NbSe$_2$, which are assigned to the out-of-plane mode A$_{1g}$ peak and the in-plane mode E$_{2g}$ peak in NbSe$_2$ flake [27].

To further optimize our CVD-grown NbSe$_2$ flake, we conducted experiments to meticulously explore possibly contributing to the NbSe$_2$ thickness as a function of Se source distance ($d_{Se}$) from the center of the quartz. Figure 2 shows the NbSe$_2$ flake grown with different distances between the Se solid source and center of the quartz, ranging from 17 to 18.5 cm while fixing all other parameters. It is noted that the one-zone CVD chamber was used for synthesis. The temperature set for the growth (800 °C for this experiment) can be kept well at the center of the quartz tube but gradually declines as it goes toward the edge of the quartz tube. Thus, controlling the loading position of Se ($d_{Se}$) in the quartz tube can be interpreted as controlling the heating temperature of the Se source. Base on that, the NbSe$_2$ flake thickness concerning the $d_{Se}$ for 17–18.5 cm was separately measured in Figure 2a–h. At a long $d_{Se}$ (18.5 cm), the NbSe$_2$ flake showed a thickness of 2.4 nm as confirmed by atomic force microscopy (AFM) height profile function (Figure 2a,b). With decreasing the $d_{Se}$ to 18 cm, the NbSe$_2$ flake thickness was increased to 4.8 nm (Figure 2c,d). Furthermore, with decreasing the $d_{Se}$ to 17.5, 17 cm, the thickness of the NbSe$_2$ flake increased up to 7.2 and 12 nm, respectively (Figure 2e–h). These tendencies can be explained as follows. The different heating temperatures of Se induce different flow rates of the selenium vapor by affecting the vaporizing speed of Se and consequently affect the selenization amount of Nb$_2$O$_5$ [27]. The selenization amount during growth can heavily determine the thickness of the NbSe$_2$, because the NbSe$_2$ form a stacking layer over the grown flakes rather than expanding towards the SiO$_2$ surface, which can form a larger flake. Note that the SiO$_2$ surface is not flat and has many dangling bonds, which result in high energy barrier energy and low diffusion NbSe$_{0,1,2}$ radicals [28]. Thus, NbSe$_2$ growth at the SiO$_2$ surface is remarkably limited and, therefore, the staking of NbSe$_2$ is perpendicularly formed. Figure 2i summarizes the thickness of NbSe$_2$ flake corresponding to the $d_{Se}$ (for 17–18.5 cm). The error bar indicates ±10 °C and ±2 nm for the x and y-axis, respectively. From the data, with increasing the $d_{Se}$, the thickness of NbSe$_2$ flake decreased due to the selenization process as described above. According to the height profiles in atomic force microscopy (AFM, SPA 400, Seiko Instruments) images along with the $d_{Se}$ ranging from 17–18.5 cm, the different thicknesses of 2.4 to 12 nm, corresponding to the 2 layers, 4 layers, 6 layers, and 10 layers, are defined.

Together, Raman spectroscopy also identifies the thickness of the CVD-grown NbSe$_2$ (Figure 2j). For the measurements, a laser power of 0.4 mW and an excitation wavelength of 532 nm were used. At room temperature, the intensity of the peaks (A$_{1g}$ and E$_{2g}$) of thin-layer NbSe$_2$, such as 2 or 4 layers, were shown weekly. However, as the thickness increased, such as to 6 or 10 layers, the intensity of the two peaks increased noticeably, which is in good agreement with the previous reports [27].
Figure 2. Different thickness of CVD-grown NbSe$_2$ via controlled growth parameter. (a–h) The microscope images, height profiles of 2 layer, 4 layer, 6 layer, and 10 layer NbSe$_2$. The thickness of the flakes was controlled by the different distances to the Se from the center of the quartz; (i) the thickness tends to increase as the distance decreases, meaning that it increases the heating temperature of the Se source; (j) Raman spectrum according to the different thickness of the flakes under a 532-nm excitation wavelength laser.

For more optimal conditions for NbSe$_2$ growth, the roles of H$_2$ and the ratio of the carrier gas were examined (Figure S3). Without H$_2$ flow, there are only NbSe$_2$ particles grown, while the NbSe$_2$ flake size tends to be small under high H$_2$ concentration (N$_2$/H$_2$ = 300/40–60). This is because it has been reported that H$_2$ plays a reducer agent in the growth reaction [29]. Thus, in the absence of H$_2$, there are insufficient NbSe$_{0.1.2}$ radicals for growth, while H$_2$ also promotes the chemical etching effect rather than the formation of NbSe$_2$ under a high flow of H$_2$ [30]. From these perspectives and our results, 300/20 sccm for carrier gas ratio was found to be the optimal condition.

3.1.2. NbSe$_2$ Electrical Characterization

We now describe the electrical characteristic of our NbSe$_2$ flakes field-effect transistor (FET) device at room temperature under a high vacuum (1 × 10$^{-6}$ Torr), Figure 3a. Figure 3b shows the transfer characteristics of the NbSe$_2$ FET device at $V_{gs}$, sweeping from −50 to 50 V at various $V_{ds}$ ranging from −0.5 to 0.5 V. As a result, our NbSe$_2$ flakes show an intrinsically metallic behavior with no gate dependence from −50 V to 50 V and a high on-current of 0.1 mA. Figure 3c shows the output characteristics of the NbSe$_2$ FET device at varying $V_{gs}$ of −50 V to 50 V. As the results indicate, an ohmic contact behavior with a linear relation between I and V were observed with no current difference
according to different gate voltage biasing, in agreement with transfer curve results. These properties were also confirmed in our other NbSe$_2$ devices (Figure S4).

**Figure 3.** Electrical properties of the CVD-grown NbSe$_2$ field-effect transistor (FET) device. (a) Optical image of the NbSe$_2$ device with drain and source electrodes; (b) transfer characteristic with gate voltage sweep from $-50$ V to $50$ V under constant drain bias ranges from $-0.5$ V to $0.5$ V. No switching property was observed according to the gate voltage. (c) Output characteristic with drain voltage sweep from $-0.5$ V to $0.5$ V under constant gate bias ranges from $-50$ V to $50$ V. Under different gate biases, a similar current level of drain bias was observed, which also shows the metallic properties, no gate dependency.

### 3.2. Properties of the NbO$_x$/NbSe$_2$ Heterostructured Memristor Device

Considering the highly electrical conductivity of our NbSe$_2$ flakes, we built the NbO$_x$/NbSe$_2$ heterostructure for a memristor device as shown in Figure 4a. Before discussing, it is noted that the thin NbSe$_2$ flakes (below six layers) are very sensitive in ambient, which is easily damaged in a short period, suggesting unsuitability for our heterostructure memristor device (Figure S5). To perform this concept device, we are using the thick NbSe$_2$ flakes of 10 layers (Figure 4b). By exposing the thick NbSe$_2$ flakes under an ambient condition for 21 days, the native NbO$_x$ layer was formed on the NbSe$_2$ interface. Our NbO$_x$/NbSe$_2$ heterostructure is operating in a lateral direction (Au-NbO$_x$-Au) by resistance switching through the lateral NbO$_x$ layer on top of NbSe$_2$. Furthermore, in the NbO$_x$/NbSe$_2$ lateral memristor, total resistance ($R_{\text{tot}}$) can be considered as NbSe$_2$ resistance ($R_{\text{NbSe2}}$) + NbO$_x$ resistance ($R_{\text{NbOx}}$) (Figure S6) [31]. In the case of a low resistance state (LRS), $R_{\text{tot}}$ is more influenced by $R_{\text{NbSe2}}$ compared to $R_{\text{NbOx}}$ because of the formation of conductive filament interior of the oxide layer. Thus, during the LRS state, low $R_{\text{tot}}$ can be realized by using a thicker metallic NbSe$_2$ layer, resulting in high-performance LRS.

Figure 4b shows the optical microscope images and AFM mapping images of intrinsic multi-layer NbSe$_2$ flake (top-panel) and the NbO$_x$/NbSe$_2$ flake (bottom panel) are depicted. The intrinsic multi-layer NbSe$_2$ was observed to have a 12-nm thickness (black solid line in Figure 4c). After a period of 21 days in the air condition, the native NbO$_x$ oxide was formed. The height of the flake was increased up to 15 nm (blue solid line in Figure 4c) which can be interpreted as forming a 3-nm NbO$_x$ native oxide layer on top of the intrinsic NbSe$_2$ flake.

Figure 4d shows the current–voltage (I–V) characteristic of our NbO$_x$/NbSe$_2$ heterostructure memristor device. The inserted image is an optical microscope image of our device. Voltage was swept as $0$ V $\rightarrow$ $+1$ V $\rightarrow$ $-1$ V $\rightarrow$ $0$ V between the drain and the source electrode with the duration time of 0.1s, which showed reproducible and nonvolatile hysteretic resistive switching behavior in synaptic memory. During the positive voltage sweep, the current increased via migration of positively charged oxygen vacancies (conductive filament (CF) formation), with which the device showed the HRS to LRS transition. The resistance state kept LRS with the reverse voltage sweep. Then, again, the reset transition process started at $-1$V, and the LRS to HRS transition was exhibited during the negative voltage sweep. Here, the noise had occurred during the I–V switching measurement, which is probably due to the non-uniform and ultra-thin native oxide layer (~ 3 nm NbO$_x$). It is suggested that the conductive
filament pathway can be randomly formed and induce the current noise in the set/reset process during the extraction/recovery process of oxygen vacancies. The retention time and cyclic endurance were also examined to elucidate memory functionalities. In Figure 4c, a single writing pulse of $V_W = +1 \text{ V}$ and $-1 \text{ V}$ was applied to switch memory into LRS and HRS, respectively, with a typical switching time of 0.1 s. The reading current was read out with a small reading bias of $V_R = 0.1 \text{ V}$ and was defined as the current of HRS (black dotted line) and LRS (red dotted line). Moreover, no degradation was shown up to over 20 endurance cycles, maintaining a stable on/off ratio of 20. The retention property of the NbO$_x$/NbSe$_2$ heterostructure memristor was also conducted under a 10-mV reading voltage, resulting in over 250 s as shown in Figure 4f. The short retention time is because of our measurement setup as following, by (i) I–V switching, (ii) retention time test, and (iii) endurance test. To get all good electrical characteristics at once, the retention time was measured until ~250 s. To further prove the retention ability of our device, we measured other devices by focusing on the retention test on the same substrate. As a result, our best data were obtained at ~3000 s in retention time under a 10-mV reading voltage (Figure S7), where both LRS and HRS were stably remained, confirming the non-volatile properties of our NbO$_x$/NbSe$_2$ heterostructure memristor device.

For understanding the resistance switching behavior in the memristor, the formation process of conductive filaments (CFs) should be preceded. The mechanism of conductive filaments in our NbSe$_2$/NbO$_x$ heterostructure memristor is depicted in Figure 4g. In particular, if the voltage is biased to the drain electrode, the electric field is applied to the NbO$_x$ layer and the movement of oxygen ions inside the oxide layer is generated. This movement causes positively charged oxygen vacancies in the oxide layer which acts as the CF. Accordingly, the source and drain electrodes are connected, and a switch-on state is maintained by exhibiting a low-resistance-state (LRS) at the oxide layer (high-resistance-state (HRS) to LRS transition, Set). In contrast, under reverse bias, the conductive filaments disappear via filling the oxygen vacancies by moving oxygen ions, which results in HRS on the oxide layer (LRS to HRS transition, Reset). To confirm the conduction mechanisms in our NbO$_x$/NbSe$_2$ memory device, the I–V curve of Figure 4d was replotted with a double-logarithmic scale as shown in Figure S8. According to the graphs, our device followed the Space Charge Limited Conduction (SCLS) mechanism with the most accepted factor as oxygen vacancies in our device [32,33]. The details are discussed in the Supplementary Note 1.

Besides, an exposing time in the air is an important factor for realizing our heterostructure memristor device. We compared the I–V characteristic to the influence of the oxidation period, expected to provide the large on/off current ratio of LRS/HRS (Figure 4h and Figure S9). As result, with increasing the oxidation time, the HRS keeps decreasing while the LRS remains stable. More details about the relationship between the oxidation time and the device performance are explained in Supplementary Note 2. Our NbSe$_2$/NbO$_x$ heterostructure memristor device was mostly stable at 21 days of oxidation time in ambient conditions. To prove that, we measured our device under ambient and vacuum conditions, as shown in Figure S10. From the data, the device shows well repeatable memory behavior in both conditions, indicating that the elimination of oxygen in the air was un-affected by our device performance. Thus, we can conclude that the non-volatile memory behavior of our NbSe$_2$/NbO$_x$ heterostructure originates from the NbO$_x$ oxide layer on the NbSe$_2$ interface, which is similar to the NbS$_2$ material in the previously reported study [31].
Figure 4. NbO$_x$/NbSe$_2$ van der Waals memristive memory properties. (a) The schematic image of the NbO$_x$/NbSe$_2$ heterostructure memristor. On top of the multi-layer NbSe$_2$, NbO$_x$ was formed. (b) Optical microscope image and corresponding atomic force microscopy (AFM) mapping images of the intrinsic NbSe$_2$ flake (top panel) and NbO$_x$-formed NbSe$_2$ flake (bottom panel). (c) The height profile of NbO$_x$/NbSe$_2$ and NbSe$_2$ heterostructures. It is increased by about 2 nm compared to intrinsic flakes (12 nm), which can prove the formation of the NbO$_x$. (d) Typical current–voltage curves of the memristor. The inset figure is the corresponding memristor device. (e) Endurance characteristics against repeated resistance switching cycles under 0.1 V read voltage. (f) Retention properties of the memristor under 0.01 V read voltage. Non-volatile properties were observed over 3 min without any resistance switching. (g) Schematics of memristive switching mechanism by conductive filament formation and rupture processes via migration of oxygen vacancies. (h) Hysteresis variation of the NbO$_x$/NbSe$_2$ hetero memory device according to the oxidation period of the NbSe$_2$ flake in the air.

4. Conclusions

In conclusion, we have demonstrated the synthesis of NbSe$_2$ flakes by the CVD approach via specifically controlled Se source distance from the center of the quartz ($d_{se}$) and the carrier gas ratio (H$_2$:N$_2$). Concerning these efforts, we had successfully grown the NbSe$_2$ flakes with highly uniform, good shape distribution, controlling layers from 2 to 10 layers. Together, we proposed the NbO$_x$/NbSe$_2$ heterostructure memristor device based on the native NbO$_x$ oxide on the interface of NbSe$_2$ flakes. Here, the NbO$_x$ oxide layer acts as a memristive surface in the Au-NbO$_x$-Au lateral memristor device, in which oxygen vacancies form a conductive filament. Our memristor shows an LRS/HRS ratio of 20 and stable cyclic endurance properties at a low working voltage of 1 V. Furthermore, by retention test, non-volatile characteristics were confirmed at 3000 s. This systematic study of the NbO$_x$/NbSe$_2$ heterostructured memristor device is expected to open the possibilities of a viable next-generation memory device.
Supplementary Materials: The following are available online at http://www.mdpi.com/2076-3417/10/21/7598/s1,
Figure S1: The CVD growth condition for NbSe2 flakes; Figure S2: Raman mapping image according to E2g mode at 250 cm⁻¹ of the CVD-grown NbSe2; Figure S3: CVD NbSe2 growth tendency according to the optimization of carrier gas ratio (N2:H2); Figure S4: Electrical characteristics of various other CVD-grown NbSe2 flakes; Figure S5: The oxidation effect of the thin CVD-grown NbSe2 flake; Figure S6: Formation of channels in a memristor device structured with NbOx/NbSe2 heterostructure; Figure S7: Retention properties of the NbOx/NbSe2 memristor under 0.01-V read voltage; Figure S8: I–V curves of NbOx/NbSe2 memory devices, displayed on a double-logarithmic scale; Figure S9: I–V characteristic of NbOx/NbSe2 heterostructure memristor along with the influence of oxidation time (0–24 days); Figure S10: Electrical comparison of memristor under vacuum and ambient condition. Supplementary Note 1: Explanation of the conduction mechanism of our NbOx/NbSe2 memory device based on the SCLC mechanism; Supplementary Note 2: Explanation of the relationship between the exposure time and device performance.

Author Contributions: Conceptualization, J.E.K., V.T.V., T.T.H.V., T.L.P. and W.J.Y.; Data curation, J.E.K., V.T.V., (NRF-2018R1A2B2008069). This work was also supported by the Institute for Basic Science (IBS-R011-D1). Validation, J.E.K., T.L.P. and W.J.Y.; Visualization, J.E.K. and T.L.P.; Writing—original draft, J.E.K., T.L.P., Y.K.R. and W.J.Y. All authors have read and agreed to the published version of the manuscript.

Funding: This research was supported by the Bio and Medical Technology Development Program of the National Research Foundation (NRF) funded by the Ministry of Science and ICT (NRF-2020M3A9E4039241) and the Multi-Ministry Collaborative R&D Program through the National Research Foundation of Korea, funded by KNPA, MSIT, MOTIE, ME, and NFA (2017M3D9A1073539). This research was supported by the MSIT (Ministry of Science and ICT), Korea, under the ICT Creative Consilience program (IITP-2020-0-01821) supervised by the IITP (Institute for Information and communications Technology Planning and Evaluation). This was also supported by the Institute for Basic Science (IBS-R011-D1).

Conflicts of Interest: Authors declare no conflict of interest.

References
1. Zidan, M.A.; Strachan, J.P.; Lu, W.D. The future of electronics based on memristive systems. Nat. Electron. 2018, 1, 22–29. [CrossRef]
2. Sangwan, V.K.; Hersam, M.C. Neuromorphic nanoelectronic materials. Nat. Nanotechnol. 2020, 15, 517–528. [CrossRef] [PubMed]
3. Zhang, L.; Gong, T.; Wang, H.; Guo, Z.; Zhang, H. Memristive devices based on emerging two-dimensional materials beyond graphene. Nanoscale 2019, 11, 12413–12435. [CrossRef] [PubMed]
4. Zhou, Y.; Ramanathan, S. Mott memory and neuromorphic devices. Proc. IEEE 2015, 103, 1289–1310. [CrossRef]
5. Novoselov, K.S.; Jiang, D.; Schedin, F.; Booth, T.J.; Khotkevich, V.V.; Morozov, S.V.; Geim, A.K. Two-dimensional atomic crystals. Proc. Natl. Acad. Sci. USA 2005, 102, 10451–10453. [CrossRef]
6. Podzorov, V.; Gershenson, M.E.; Kloc, C.; Zeis, R.; Bucher, E. High-mobility field-effect transistors based on transition metal dichalcogenides. Appl. Phys. Lett. 2004, 84, 3301–3303. [CrossRef]
7. Kang, J.; Tongay, S.; Zhou, J.; Li, J.; Wu, J. Band offsets and heterostructures of two-dimensional semiconductors. Appl. Phys. Lett. 2013, 102, 012111. [CrossRef]
8. Bae, S.; Kim, H.; Lee, Y.; Xu, X.; Park, J.S.; Zheng, Y.; Balakrishnan, J.; Lei, T.; Ri Kim, H.; Song, Y.I.L.; et al. Roll-to-roll production of 30-inch graphene films for transparent electrodes. Nat. Nanotechnol. 2010, 5, 574–578. [CrossRef] [PubMed]
9. Sun, D.; Timmermans, M.Y.; Tian, Y.; Nasibulin, A.G.; Kauppinen, E.I.; Kishimoto, S.; Mizutani, T.; Ohno, Y. Flexible high-performance carbon nanotube integrated circuits. Nat. Nanotechnol. 2011, 6, 156–161. [CrossRef]
10. Kang, J.; Cao, W.; Xie, X.; Sarkar, D.; Liu, W.; Banerjee, K. Graphene and beyond-graphene 2D crystals for next-generation green electronics. Micro-Nanotechnol. Sens. Syst. Appl. VI 2014, 9083, 908305.
11. Phan, T.L.; Vu, Q.A.; Kim, Y.R.; Shin, Y.S.; Lee, I.M.; Tran, M.D.; Jiang, J.; Luong, D.H.; Liao, L.; Lee, Y.H.; et al. Efficient gate modulation in a screening-engineered MoS2/single-walled carbon nanotube network heterojunction vertical field-effect transistor. ACS Appl. Mater. Interfaces 2019, 11, 25516–25523. [CrossRef] [PubMed]
12. Kim, Y.R.; Phan, T.L.; Shin, Y.S.; Kang, W.T.; Won, U.Y.; Lee, I.; Kim, J.E.; Kim, K.; Lee, Y.H.; Yu, W.J. Unveiling the hot carrier distribution in vertical graphene/h-BN/Au van der Waals Heterostructures for high-performance photodetector. ACS Appl. Mater. Interfaces 2020, 12, 10772–10780. [CrossRef] [PubMed]

13. Kim, J.E.; No, Y.H.; Kim, J.N.; Shin, Y.S.; Kang, W.T.; Kim, Y.R.; Kim, K.N.; Kim, Y.H.; Yu, W.J. Highly sensitive graphene biosensor by monomolecular self-assembly of receptors on graphene surface. Appl. Phys. Lett. 2017, 110, 203702. [CrossRef]

14. Fan, S.; Vu, Q.A.; Lee, S.; Phan, T.L.; Han, G.; Kim, Y.-M.; Yu, W.J.; Lee, Y.H. Tunable negative differential resistance in van der Waals Heterostructures at room temperature by tailoring the interface. ACS Nano 2019, 13, 8193–8201. [CrossRef]

15. Muñoz, R.; Gómez-Alexandre, C. Review of CVD synthesis of graphene. Chem. Vap. Depos. 2013, 19, 297–322. [CrossRef]

16. Zhang, Y.; Yao, Y.; Senduku, M.G.; Yin, L.; Zhan, X.; Wang, F.; Wang, Z.; He, J. Recent progress in CVD growth of 2D transition metal dichalcogenides and related heterostructures. Adv. Mater. 2019, 31, 1–30. [CrossRef]

17. Cai, Z.; Liu, B.; Zou, X.; Cheng, H.-M. Chemical vapor deposition growth and applications of two-dimensional materials and their heterostructures. Chem. Rev. 2018, 118, 6091–6133. [CrossRef] [PubMed]

18. Li, Q.; Zhou, Q.; Shi, L.; Chen, Q.; Wang, J. Recent advances in oxidation and degradation mechanisms of ultrathin 2D materials under ambient conditions and their passivation strategies. J. Mater. Chem. A 2019, 7, 4291–4312. [CrossRef]

19. Ryder, C.R.; Wood, J.D.; Wells, S.A.; Yang, Y.; Jariwala, D.; Marks, T.J.; Schatz, G.C.; Hersam, M.C. Covalent functionalization and passivation of exfoliated black phosphorus via aryl diazonium chemistry. Nat. Chem. 2016, 8, 597–602. [CrossRef]

20. Kang, K.; Godin, K.; Kim, Y.D.; Fu, S.; Cha, W.; Hone, J.; Yang, E.H. Graphene-assisted antioxidation of tungsten disulfide monolayers: Substrate and electric-field effect. Adv. Mater. 2017, 29, 1603898. [CrossRef] [PubMed]

21. Akinaga, H.; Shima, H. Resistive Random Access Memory (ReRAM) based on metal oxides. Proc. IEEE 2010, 98, 2237–2251. [CrossRef]

22. Wong, H.-P.; Lee, H.; Yu, S.; Chen, Y.; Wu, Y.; Chen, P.; Lee, B.; Chen, F.T.; Tsai, M. Metal–oxide RRAM. Proc. IEEE 2012, 100, 1951–1970. [CrossRef]

23. Permyakova, O.O.; Rogozhin, A.E. Simulation of resistive switching in memristor structures based on transition metal oxides. Russ. Microelectron. 2020, 49, 303–313. [CrossRef]

24. Kumar, S.; Wang, Z.; Huang, X.; Kumari, N.; Davila, N.; Strachan, J.P.; Vine, D.; Kilcoyne, A.L.D.; Nishi, Y.; Williams, R.S. Oxygen migration during resistance switching and failure of hafnium oxide memristors. Appl. Phys. Lett. 2017, 110, 103503. [CrossRef]

25. Kim, H.; Yun, S.J.; Park, J.C.; Park, M.H.; Park, J.H.; Kim, K.K.; Lee, Y.H. Seed growth of tungsten disulfide nanotubes from tungsten oxides. Small 2015, 11, 2192–2199. [CrossRef] [PubMed]

26. Jiao, L.; Fan, B.; Xian, X.; Wu, Z.; Zhang, J.; Liu, Z. Creation of nanostructures with poly(methyl methacrylate)-mediated nanotransfer printing. J. Am. Chem. Soc. 2008, 130, 12612–12613. [CrossRef] [PubMed]

27. Wang, H.; Huang, X.; Lin, J.; Cui, J.; Chen, Y.; Zhu, C.; Liu, F.; Zeng, Q.; Zhou, J.; Yu, P.; et al. High-quality monolayer superconductor NbSe2 grown by chemical vapour deposition. Nat. Commun. 2017, 8, 1–8. [CrossRef]

28. Zhao, B.; Dong, W.; Yang, X.; Li, J.; Bao, H.; Wang, K.; Luo, J.; Zhang, Z.; Li, B.; Xie, H.; et al. van der Waals epitaxial growth of ultrathin metallic NiSe nanosheets on WSe2 as high performance contacts for WSe2 transistors. Nano Res. 2019, 12, 1683–1689. [CrossRef]

29. Huang, J.-K.; Pu, J.; Hsu, C.-L.; Chiu, M.-H.; Jiang, Z.-Y.; Chang, Y.-H.; Chang, W.-H.; Iwasa, Y.; Takenobu, T.; Li, L.-J. Large-area synthesis of highly crystalline WSe2 monolayers and device applications. ACS Nano 2014, 8, 923–930. [CrossRef]

30. Boandoh, S.; Choi, S.H.; Park, J.H.; Park, S.Y.; Bang, S.; Jeong, M.S.; Lee, J.S.; Kim, H.J.; Yang, W.; Choi, J.Y.; et al. A novel and facile route to synthesize atomic-layered MoS2 film for large-area electronics. Small 2017, 13, 1–9. [CrossRef]

31. Wang, B.; Luo, H.; Wang, X.; Wang, E.; Sun, Y.; Tsai, Y.C.; Zhu, H.; Liu, P.; Jiang, K.; Liu, K. Bifunctional NbSe2-based asymmetric heterostructure for lateral and vertical electronic devices. ACS Nano 2020, 14, 175–184. [CrossRef]
32. Ismail, M.; Huang, C.-Y.; Panda, D.; Hung, C.-J.; Tsai, T.-L.; Jieng, J.-H.; Lin, C.-A.; Chand, U.; Rana, A.M.; Ahmed, E.; et al. Forming-free bipolar resistive switching in nonstoichiometric ceria films. *Nanoscale Res. Lett.* 2014, 9, 45. [CrossRef] [PubMed]

33. Lim, E.W.; Ismail, R. Conduction mechanism of valence change resistive switching memory: A survey. *Electronics* 2015, 4, 586–613. [CrossRef]

**Publisher’s Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).