THE EFFECT OF THE DIGIT SLICING ARCHITECTURE ON THE FFT BUTTERFLY

Yazan Samir, Rozita Teymourzadeh IEEE member

Department of Electrical and Electronic, Faculty of Engineering, Institute of Microengineering and Nanoelectronics, Blok Inovasi 2, University Kebangsaan Malaysia, 43600 Bangi, Selangor, Malaysia
Email: yazansamir@yahoo.com, rozita_teymourzadeh@yahoo.com

ABSTRACT

Most communications systems tend to achieve bandwidth, power and cost efficiencies to capable to describe modulation scheme. Hence for signal modulation orthogonal frequency division multiplexing (OFDM) transceiver is introduced to cover communications demand in four generation. However high performance Fast Fourier Transforms (FFT) as a main heart of OFDM acts beyond the view. In order to achieve capable FFT, design and realization of its efficient internal structure is key issues of this research work. In this paper implementation of high performance butterfly for FFT by applying digit slicing technique is presented. The proposed design focused on the trade-off between the speed and active silicon area for the chip implementation. The new architecture was investigated and simulated with the MATLAB software. The Verilog HDL code in Xilinx ISE environment was derived to describe the FFT Butterfly functionality and was downloaded to Virtex II FPGA board.

Keywords --- Digit-Slicing technique; Fast Fourier Transform (FFT); Verilog HDL; Xilinx.

1. INTRODUCTION

With the increasing use of transceiver in communication system the usage of and requirement for signal processing has increased. Among the digital signal processing block FFT is the most critical processor to transfer one function into another, which is called the frequency domain representation, or simply the Discrete Fourier Transform (DFT) of the original time domain. DFT is the main and important procedure in the data analysis, system design and implementation [1]. In order to reduce the complexity computation of the FFT algorithm many modules have been designed and implemented in different platforms. These modules focus on radix order or twiddle factor to perform a simply and efficient algorithm which includes the higher radix FFT [2], the mixed-radix FFT [3], the prime-factor FFT [4], the recursive FFT [5], low-memory reference FFT [6], Multiplier-less based FFT [7, 8, and 9] and application-specific integrated circuits (ASIC) system such as [10]. ASIC-based system can fit real application for low-power or high performance; however, it is very solid to modify the function [11]. The study of the digit slicing technique has been dealt by [12, 13, and 14] for the digital filters. The design and implementation of Digit slicing FFT has been discussed one time before in [15]. This paper proposed the similar idea with [15] by using a different algorithm and different platform which help to improve the performance and get higher speed. Recently, FPGAs has become an applicable option to direct hardware solution performance in the real time application. In this paper, digit slicing architecture was proposed to design the digit-slicing butterfly. Which is a portion of the computation that combines the results of smaller discrete Fourier transforms into a larger DFT. The FFT butterfly multiplication is the most crucial part in causing the delay in the computation of the FFT. In view of the fact, the twiddle factors in the FFT processor was known in advance hence we proposed to use the digit slicing multiplier to replace with conventional multiplier in FFT butterfly.

The paper structure was organized as follow; section 2 describes the FFT architecture in brief, whilst section 3 explains the butterfly conventional architecture. The digit slicing architecture will be discussed in section 4 followed by section 5 that proposes the design of digit slicing butterfly architecture in detail. Finally section 6 and 7 shows implementation result and conclusion respectively.

2. FAST FOURIER TRANSFORM (FFT)

A useful method to transform domain from the time domain to the frequency domain and the reverse for the implementation on digital hardware is the discrete Fourier transform (DFT). For $N$-point DFT of a complex data sequence $x(n)$ is defined in equation (1). 

$$X(k) = \sum_{n=0}^{N-1} x(n)W_N^{kn}, \quad k = 0, 1, \ldots, N - 1$$

(1)

Where $x(n)$ and $X(k)$ are complex numbers, and $W_N^{kn} = e^{-j2\pi n/N}$ is the twiddle factor. The DFT of $N$-point finite sequence represents harmonically related frequency
components of \( x(n) \). The direct computation of equation (1) requires the order of \( N^2 \) operations where \( N \) is the transform size. In 1965, Cooley and Tukey have found the new technique to reduce the order of complexity operations of DFT from \( N^2 \) to \((N\log_2 N)\). Consequently, a huge number of FFT algorithms have been developed such as Radix-2, radix-4 and split radix algorithms. These algorithms mostly used for practical applications due to their simple structure and constant butterfly geometry. In general, higher-radix FFT algorithm has fewer numbers of complex multiplications whereas radix-2 FFT algorithm is the simplest form in all FFT algorithms. Furthermore, it has a regularity that makes it suitable for VLSI implementation as shown in the following equation (2).

\[
X[m] = \sum_{n=0}^{N-1} x[n]W_n^m + W_n^m \sum_{n=0}^{N/2-1} x[2n+1]W_n^{m+1}
\]

(2)

FFT algorithm relies on a divide and conquers methodology, which divides the \( N \) coefficient points into smaller blocks in different stages. The first stage computes with groups of two coefficients, yielding \( N/2 \) blocks, each computing the addition and subtraction of the coefficients scaled by the corresponding twiddle factors, called a butterfly for its cross-over appearance. These results are used to compute the next state of \( N/4 \) blocks, which will then combine the results of two previous blocks, combining 4 coefficients at this point. This process is repeated until we have one main block, with a final computation of all \( N \) coefficients [9].

3. CONVENTIONAL BUTTERFLY ARCHITECTURE

The conventional radix-2 DIT butterfly architecture is consisting of complex data I/O, complex multiplier and finally complex adder and subtractor Fig. 1. Consider \( A \) and \( B \) are the complex input data, the complex twiddle factor considered as \( W = Wr - jWi \).

Finally, the complex output are \( X \) and \( Y \). The index \( r \) and \( i \) represent the real and imaginary parts respectively.

\[
X = A + BWr
\]

(3)

\[
Y = A - BWi
\]

(4)

\[
(Xr + jXr) = (Ar + jAi) + [(Wr + jWi) \times (Br + jBi)]
\]

(5)

\[
(Yr + jYi) = (Ar + jAi) - [(Wr + jWi) \times (Br + jBi)]
\]

(6)

The implementation of the complex multiplier required four real multipliers and two real adders Fig. 2. The complex multiplier was determined equation (11).

\[
(\text{Br} + j\text{Bi}) \times (\text{Wr} + j\text{Wi}) = (\text{Br} \times \text{Wr}) - (\text{Br} \times \text{Wi})
\]

(7)

\[
+ [(\text{Br} \times \text{Wi}) + (\text{jBi} \times \text{Wr})]
\]

(8)

4. DIGIT Slicing ARCHITECTURE

The concept behind the digit slicing architecture is any binary number can be sliced into a few blocks of shorter binary numbers, with each block carrying a different weight. In this paper, the fixed-point 2’s complements arithmetic has been chosen to represent the input data, which are signed numbers with absolute value less than one. The absolute value of the input data \( x \) with length of \( B \) bits \((x^B,x^{B-1},x^{B-2},...,x^0)\) has been represented in 2’s complement as:

\[
x = \sum_{k=0}^{B-1} 2^{-j} x^j
\]

(9)

To represent the sliced data, there are many different algorithms. Depend on the data type and word length, different structures can be introduced. In this paper, the fundamental sliced algorithm will be presented as following:

\[
x = \sum_{k=0}^{p-1} 2^{nk} X_k
\]

(10)

Where \( x \) is sliced into \( b \) blocks and \( p \) is bit widths per block.

\[
X_k = \sum_{j=0}^{B-1} 2^j X_{k,j}
\]

(11)

Where \( X_{k,j} \) are all either ones or zeros except for \( X_{k,b-1,j+p-1} \) which is zero or minus one. This algorithm (6 and 7) applies when the sliced data word length is \( 2^k \) such as 4, 8, 16, ect. bits. Another algorithm to represent the sliced data with word length \( 2^k+1 \) such as 5, 9, 17, ect. bits can be dealt as following:

\[
x = \sum_{k=0}^{B-1} 2^k X_k
\]

(12)
Where $x$ is a decimal number whose absolute value is less than one, and is sliced into $b$ blocks each of $p$ bits wide. The most significant block is $k = 0$ and this contains only the sign bit of $x$ plus leading dummy zeros to make up a block of length $p$ bits [15].

$$X_{k=0} = 0 \text{ or } -1 \text{ only}$$

$$X_k = \sum_{j=0}^{p-1} 2^j X_{k,j}; \quad X_{k,j} = 0 \text{ or } 1 \text{ only for } k \neq 0. \quad (13)$$

As a comparison between the first and the second example, the second algorithm required one extra block to deal with the sign bit only this makes the design more complicated and requires more hardware for the implementation. In this paper, the first digit-slicing algorithm has been chosen to build the digit-slicing FFT butterfly structure. Therefore, any complex numbers, $F$, can be sliced into smaller blocks $b$, each having a shorter word length, $p$, as illustrated in following equations:

$$F = F_R + j F_I$$

$$F = \left[ \sum_{k=0}^{b-1} 2^k F_{R,k} \right] 2^{-(p-1)} + \left[ \sum_{k=0}^{b-1} 2^k F_{I,k} \right] 2^{-(p-1)}$$

$$F_{R,k} = \sum_{j=0}^{p-1} 2^j F_{R,k,j} \quad \text{and} \quad F_{I,k} = \sum_{j=0}^{p-1} 2^j F_{I,k,j}$$

Where $F_{R,k}$ and $F_{I,k}$ have values which are either zero or one.

5. DIGIT SLICING BUTTERFLY ARCHITECTURE

The novel butterfly architecture was designed and investigating accordingly. In order to reduce the complexity computation and enhanced the throughput, digit slicing butterfly obtained by applying the digit slicing technique. As mentioned in section 3 the butterfly structure contains of one complex multiplier, one complex adder and one complex subtractor. The digit slicing architecture has been applied for the butterfly input to slice the data to four groups each carrying four bits as shown in Fig. 3.

![Digit Slicing Structure](image)

The multiplication regarded as the most important operations for most signal processing systems, but it complex and expensive operation. Many techniques have been introduced for reducing the size and improving the speed of multipliers. Since the twiddle factor in FFT processor are known in advanced a special design of digit slicing multiplier has been proposed to perform the multiplication with the twiddle factor. The digit slicing architecture has been applied for the input data and sliced to four groups each has four bits to be multiplied by the constant $W = Wr - jWi$ 16 bits 2’s complement fixed point, which has absolute value less than one to represent the FFT twiddle factor.

By applying equation (10 and 11) to equation (5 and 6) the digit slicing butterfly output will be:

$$X = (Xr + jXi) \quad \text{and} \quad Y = (Yr + jYi)$$

$$A = (Ar + jAi) \quad \text{and} \quad B = (Br + jBi)$$

By slicing the input data A and B into b blocks each carrying p bits wide,

$$A = \left[ \sum_{k=0}^{b-1} 2^k A_k \right] 2^{-(p-1)}$$

Where $A_{k,j}$ are all either ones or zeros except for $A_{k,b-1,j+p-1}$ which is zero or minus one.

The same for the input $B$

$$B = \left[ \sum_{k=0}^{b-1} 2^k B_k \right] 2^{-(p-1)}$$

Where $B_{k,j}$ are all either ones or zeros except for $B_{k,b-1,j+p-1}$ which is zero or minus one.

Putting all the slicing equations above into equation (3)

$$X = A + BW'$$

$$\left[ \sum_{k=0}^{b-1} 2^k X_k \right] 2^{-(p-1)} = \left[ \sum_{k=0}^{b-1} 2^k A_k \right] 2^{-(p-1)} + \left[ \sum_{k=0}^{b-1} 2^k B_k \right] 2^{-(p-1)} X_{k,j}$$

$$X_k \text{ is complex number} \quad X_k = X_{k,r} + jX_{k,i}$$

Real part of $X_{k,j} = A_k + B_k \times W'_{k,j}$ and Imag part of $X_{k,i} = -B_k \times W'_{k,j}$

Same step for output X has been applied to get output $Y$

$$\left[ \sum_{k=0}^{b-1} 2^k Y_k \right] 2^{-(p-1)} = \left[ \sum_{k=0}^{b-1} 2^k A_k \right] 2^{-(p-1)} - \left[ \sum_{k=0}^{b-1} 2^k B_k \right] 2^{-(p-1)} X_{k,j}$$

$$Y_{k,i} \text{ is complex number} \quad Y_{k,i} = Y_{k,i} + jY_{k,i}$$

Real part of $Y_{k,i} = A_k - B_k \times W'_{k,i}$ and Imag part of $Y_{k,i} = B_k \times W'_{k,i}$

Finally, the complex output has been represented as following:

$$X_{k,j} = A_{k,j} + B_{k,j} \times Wr + B_{k,j} \times Wi$$

$$X_{k,i} = A_{k,i} + B_{k,i} \times Wr - B_{k,i} \times Wi$$

$$Y_{k,j} = A_{k,j} - B_{k,j} \times Wr - B_{k,j} \times Wi$$

$$Y_{k,i} = A_{k,i} - B_{k,i} \times Wr + B_{k,i} \times Wi$$

The constant twiddle factor was stored in look-up table ROM.

6. IMPLEMENTATION RESULT

Two different modules have been implemented for radix-2 DIT butterfly. The first module uses the conventional architecture for the butterfly where the twiddle factors are stored in ROM and called by the butterfly to be multiplied with the inputs using the dedicated high speed multiplier equipped with the Virtex-II FPGA and the other module uses the digit slicing multiplier-less architecture to
perform the multiplication with the twiddle factor. Both modules has been built and tested in MATLAB Fig. 4, then coded in Verilog and synthesized using the XST - Xilinx Virtex Technology tool. The target FPGA was Xilinx Virtex-II XC2V500-6-FG456 FPGA [17]. ModelSim simulation result of digit slicing radix-2 DIT butterfly is shown in Fig. 5, while the synthesis results for the two models are presented in Table 1, which demonstrates the hardware specifications for the design. It shows the maximum throughput of 535.90 MHz for the mentioned system. As well as the digit slicing multiplier has performed the maximum throughput of 609 MHz.

![Figure 4. MATLAB design of Digit Slicing Butterfly](image1)

![Figure 5. Simulation result of digit slicing Butterfly](image2)

| Xilinx Virtex-II FPGA XC2V250-6-FG456 | Total equivalent gate | Maximum Frequency MHz |
|--------------------------------------|-----------------------|-----------------------|
| Conventional butterfly               | 18,408                | 198.987               |
| Digit-Slicing Butterfly              | 31,159                | 535.90                |
| Conventional 16 bits Multiplier      | 4,131                 | 220.16                |
| Digit-Slicing 16 bits Multiplier     | 6,483                 | 609.60                |

### 7. CONCLUSION

This paper presented design and implementation of digit slicing butterfly for FFT structure. The implementation has been coded in Verilog hardware descriptive language and was tested on Xilinx Virtex-II XC2V500-6- FG456 prototyping FPGA board. A maximum clock frequency of 535.90 MHz has been obtained from the synthesis report for the digit slicing butterfly.

### REFERENCES

[1] A. V. Oppenheim and C. M. Rader, “Discrete-Time Signal Processing, 2nd ed.” Upper Saddle River, NJ:Prentice-Hall 0137549202, (1990).

[2] G. D. Bergland, “A radix-eight fast-Fourier transform subroutine for real-valued series,” *IEEE Trans. Audio Electroacoust*, vol. AE-17, no. 2, pp.138-144, June 1969.

[3] R. C. Singleton, “An algorithm for computing the mixed radix fast Fourier transform,” *IEEE Trans. Audio Electroacoust*, vol. AE-17, no. 2, pp.93-103, June 1969.

[4] D. P. Kolba and T. W. Parks, “A prime factor FFT algorithm using high-speed convolution,” *IEEE Trans Acoust. Speech, Signal Process*, vol. ASSP-25, no. 4, pp.281-294, August 1977.

[5] A. R. Varkonyi-Koczy, “A recursive fast Fourier transform algorithm,” *IEEE Trans Circuits System II*, vol. 42, no. 9, pp.614-616, September 1995.

[6] Y. Wang, Y. Tang, Y. Jiang, J. G. Chung, S. S. Song and M. S. Lim, “Novel memory reference reduction methods for FFT implementation on DSP processors,” *IEEE Trans Signal Processing*, vol. 55, no. 5, pp.2338-2349, May 2007.

[7] Y. Zhou, J. M. Noras and S. J. Shephend, “Novel design of multiplier-less FFT processors,” *signal processing*, vol.87, Issue 6, pp. 1402-1407, June 2007.

[8] Prasanthi.R, Anuradha. V, S.K. Sahoo, Chandra Shchar, “Multiplier less FFT Processor Architecture for Signal and Image Processing”, ICISIP, 2005.

[9] Mahmud Benhamid & Masuri Othman “FPGA Implementation of a Canonical Signed Digit Multiplier-less based FFT Processor for Wireless Communication Applications” ICSE2006 Proc., Kuala Lumpur, Malaysia, 2006.

[10] B. M. Baas, “A low-power, high-performance, 1024-point FFT processor,” *IEEE J. Solid-State Circuits*, vol. 34, no. 3, pp.380-387, March 1999.

[11] Yi-Pin Hsu and Shin-Yu Lin," Parallel-computing approach for FFT implementation on digital signal processor (DSP)" , *World Academy of Science, Engineering and Technology* 42, 2008.

[12] Bin Nun M. A. and Woodward M. E.: “A Modular Approach to the Hardware Implementation of Digital Filters” *The Radio and Electronic Engineer*, vol.46, no.8/9, LONDON, September 1976

[13] Peled A. & Liu B. “Digital signal processing theory, design, and implementation.” USA: John Wiley & Sons., 1976

[14] Sharrif Z. A. M. “Digit slicing architecture for real time digital filters”. PhD thesis. Loughborough University.UK, 1980.

[15] S. A Samad , A. Ragoub, M. Othman & Z. A. M. sherrif “Implementation of a High Speed Fast Fourier Transform VLSI Chip” *Microelectronics journal*, UK, 1998.

[16] J. W. Cooley, J. W. Tukey, "An Algorithm for the Machine Calculation of Complex Fourier Series," *Math, Comp.*, Vol.19, pp.297-301, April 1965.

[17] Xilinx, Inc. http://www.xilinx.com/virtex2