Efficient Design of Reversible Sequential Circuit

Md. Selim Al Mamun¹, Indrani Mandal², Md. Hasanuzzaman³
¹, ²⁵(Computer Science and Engineering, Jatiya Kabi Kazi Nazrul Islam University, Bangladesh)
³(Computer Science and Engineering, Dhaka University, Bangladesh)

ABSTRACT: Reversible logic has come to the forefront of theoretical and applied research today. Although many researchers are investigating techniques to synthesize reversible combinational logic, there is little work in the area of sequential reversible logic. Latches and flip-flops are the most significant memory elements for the forthcoming sequential memory elements. In this paper, we proposed two new reversible logic gates MG-1 and MG-2. We then proposed new design techniques for latches and flip-flops with the help of the new proposed gates. The proposed designs are better than the existing ones in terms of number of gates, garbage outputs and delay.

Keywords - Garbage Output, Latch, MG gate, Quantum Cost, Reversible Logic

I. INTRODUCTION

In recent years, reversible logic has been considered as an important issue for computer design. The primary reason for this is the increasing demands for lower power devices. It has been proved that for irreversible logic computations, each bit of information loss generates kTln2 joules of heat energy, where k is Boltzmann’s constant and T is the absolute temperature at which computation is performed [1]. The generated heat can be problematic for larger circuits. Bennett [2] showed that circuits must be built using reversible logic gates only to avoid the heat dissipation.

Reversible logic has a one to one correspondence between its inputs and outputs. Thus reversible computing does not result in information loss during the computation process. Hence it naturally takes care of heating generated due to information loss. Despite the great potential of reversible logic and these endorsements from the leaders in the field, a little work has been done in the area of sequential reversible logic. In this paper, we studied the existing works in this area and proposed some new designs for sequential circuits - D latch and JK latch.

Many researchers are working in the field of reversible logic to optimize the circuit design. The main challenges of designing reversible circuits are to reduce the number of gates, garbage outputs, constant inputs, propagation delay and quantum cost. While designing the proposed latches, we tried to optimize the number of gates, number of garbage outputs, delay and hardware complexity. In this paper, two new reversible logic gates ‘Mamun Gate’ MG-1 and MG-2 are proposed for the implementation of D latch and JK latch.

The rest of the paper is organized as follows: Section 2 provides the background necessary for the design of sequential reversible logic. Section 3 presents our proposed reversible gate MG1 and MG2. Section 4 describes proposed design and synthesis of reversible sequential circuit. Section 5 presents the comparisons of our design with the existing ones in literature and finally this paper is concluded with section 6.

II. REVERSIBLE LOGIC GATES

In this section, some basic definitions related to reversible logic are presented. We formally define reversible gate, garbage output, then we present some popular reversible gates along with their input-output specifications. We also describe the quantum equivalent circuits for the popular reversible gates.

Definition 2.1. A Reversible Gate is a k-input, k-output (denoted by k*k) circuit that produces a unique output pattern for each possible input pattern [3].

Definition 2.2. Unwanted or unused outputs which are needed to maintain reversibility of a reversible gate (or circuit) are known as Garbage Outputs. The garbage output of Feynman gate [4] is shown in Fig.1 with *.

Definition 2.3. The delay of a logic circuit is the maximum number of gates in a path from any input line to any output line. This definition is based on the assumptions that: (i) Each gate performs computation in one unit time and (ii) All inputs to the circuit are available before the computation begins.

Definition 2.4. The input vector, I, and output vector, O, for 2*2 Feynman Gate (FG) is defined as follows: I = (A, B) and O = (P = A, Q = A ⊕ B). The block diagram and quantum representation for 2*2 Feynman gate is shown in Fig. 1.
Efficient Design of Reversible Sequential Circuit

**Figure 1:** Block diagram and quantum representation of a 2*2 Feynman Gate.

**Definition 2.5.** The input vector, \( I \), and output vector, \( O \), for 3*3 Toffoli gate (TG) [5] is defined as follows: \( I = (A, B, C) \) and \( O = (P = A, Q = B, R = AB \oplus C) \). The block diagram and quantum representation for 3*3 Toffoli gate is shown in Fig. 2.

**Figure 2:** Block diagram and quantum representation of a 3*3 Toffoli gate

**Definition 2.6.** The input vector, \( I \), and output vector, \( O \), for 3*3 Fredkin gate (FRG) [6] is defined as follows: \( I = (A, B, C) \) and \( O = (P = A, Q = AB \oplus AC, R = AC \oplus AB) \). The block diagram and quantum representation for 3*3 Fredkin gate is shown in Fig. 3.

**Figure 3:** Block diagram and quantum representation of a 3*3 Fredkin gate

**Definition 2.7.** The input vector, \( I \), and output vector, \( O \), for 3*3 Peres gate (PG) [7] is defined as follows: \( I = (A, B, C) \) and \( O = (P = A, Q = A \oplus B, R = AB \oplus C) \). The block diagram and quantum representation for 3*3 Peres gate is shown in Fig. 4.

**Figure 4:** Block diagram and quantum representation of a 3*3 Peres gate

III. PROPOSED REVERSIBLE LOGIC GATES

In this paper we proposed two new 4x4 reversible gates named ‘Mamun Gate’: MG-1 and MG-2. Here in this section we described the input-output specifications, block diagrams and truth tables of the proposed gates.

3.1. Proposed MG-1 Gate

The input and output vectors of MG-1 gate are \( I = (A, B, C, D) \) and \( O = (P = A \oplus D, Q = AB \oplus AC, R = AC \oplus AB, S = AC \oplus AB \oplus D) \). The block diagram and truth table of a 4x4 MG-1 are given in Fig. 5 and Table I respectively.

**Figure 5:** Block diagram of a 4x4 MG-1 Gates
Table I: Truth Table of a 4x4 MG gate

|   |   |   |   | P = A ⊕ D | Q = \overline{A}B ⊕ \overline{A}C | R = \overline{A}C ⊕ AB | S = \overline{A}C ⊕ AB ⊕ D |
|---|---|---|---|---------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 | 0       | 0             | 0             | 0             |
| 0 | 0 | 0 | 1 | 1       | 0             | 0             | 1             |
| 0 | 0 | 1 | 0 | 0       | 0             | 1             | 1             |
| 0 | 0 | 1 | 1 | 1       | 0             | 1             | 0             |
| 0 | 1 | 0 | 0 | 0       | 1             | 0             | 0             |
| 0 | 1 | 0 | 1 | 1       | 1             | 1             | 0             |
| 0 | 1 | 1 | 0 | 0       | 1             | 1             | 1             |
| 0 | 1 | 1 | 1 | 1       | 1             | 1             | 0             |
| 1 | 0 | 0 | 0 | 0       | 1             | 1             | 0             |
| 1 | 0 | 0 | 1 | 1       | 1             | 0             | 1             |
| 1 | 0 | 1 | 0 | 1       | 0             | 0             | 0             |
| 1 | 0 | 1 | 1 | 1       | 1             | 1             | 1             |
| 1 | 1 | 0 | 0 | 1       | 1             | 1             | 0             |
| 1 | 1 | 0 | 1 | 1       | 1             | 1             | 1             |
| 1 | 1 | 1 | 0 | 0       | 1             | 0             | 1             |
| 1 | 1 | 1 | 1 | 1       | 0             | 0             | 0             |

3.2. Proposed MG-2 Gate

The input and output vectors of MG-2 gate are \( I_v = (A, B, C, D) \) and \( O_v \). \( P = A \oplus D \), \( Q = \overline{A}B \oplus \overline{A}C \), \( R = \overline{A}C \oplus AB \), \( S = A \oplus D \). The block diagram and truth table of a 4x4 MG-2 are given in Fig. 6 and Table II respectively.

![Block diagram of a 4x4 MG-2 Gate](image)

Table II: Truth Table of a 4x4 MG-2 Gate

|   |   |   |   | P = A | Q = \overline{A}B \oplus \overline{A}C | R = \overline{A}C \oplus AB | S = A \oplus D |
|---|---|---|---|------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 | 0    | 0             | 0             | 0             |
| 0 | 0 | 0 | 1 | 0    | 0             | 0             | 1             |
| 0 | 0 | 1 | 0 | 0    | 0             | 1             | 0             |
| 0 | 0 | 1 | 1 | 0    | 0             | 1             | 1             |
| 0 | 1 | 0 | 0 | 0    | 1             | 0             | 0             |
| 0 | 1 | 0 | 1 | 0    | 1             | 0             | 1             |
| 0 | 1 | 1 | 0 | 0    | 1             | 1             | 0             |
| 0 | 1 | 1 | 1 | 0    | 1             | 1             | 1             |
| 1 | 0 | 0 | 0 | 1    | 0             | 1             | 0             |
| 1 | 0 | 0 | 1 | 1    | 0             | 0             | 0             |
| 1 | 0 | 1 | 0 | 1    | 1             | 0             | 0             |
| 1 | 0 | 1 | 1 | 0    | 1             | 1             | 0             |
| 1 | 1 | 0 | 0 | 0    | 0             | 0             | 1             |
| 1 | 1 | 0 | 1 | 0    | 0             | 1             | 0             |
| 1 | 1 | 1 | 0 | 0    | 0             | 0             | 0             |
| 1 | 1 | 1 | 1 | 0    | 1             | 0             | 0             |

IV. DESIGN OF REVERSIBLE LATCHES USING MG GATES

Many researchers proposed their own design for sequential circuit. The designs vary in terms of number of gates and quantum costs. In this section we described our proposed design of reversible D-Latch and JK Latch.
4.1. Proposed D Latch

The D Latch can be realized by only one MG-1 gate. The characteristic equation of D latch is \( Q = \overline{CLK} \cdot D \oplus \overline{CLK} \cdot Q \). The D Latch can be mapped with MG-1 by giving \( CLK, D, Q \) and 1 respectively in 1\(^{st}\), 2\(^{nd}\), 3\(^{rd}\) and 4\(^{th}\) inputs of MG-1. The Fig. 7 shows the proposed D latch.

![Figure 3: Proposed design of D Latch](image)

The Master-Slave D flip-flop can be realized by two MG-1 gates. No extra gate is needed to generate \( \overline{CLK} \). The realization of Master-Slave D flip-flop is shown in Fig. 8.

![Figure 4: Master-Slave D flip-flop](image)

4.2. Proposed JK Latch

The JK latch can be realized by one MG-1 gate and one MG-2 gate. The characteristic equation of JK latch is \( Q = \overline{CLK} \cdot Q \oplus \overline{CLK} \cdot (J \overline{Q} \oplus K \overline{Q}) \). The JK latch can be mapped first giving inputs \( Q, J, K, 0 \), respectively in 1\(^{st}\), 2\(^{nd}\), 3\(^{rd}\) and 4\(^{th}\) inputs of MG-2 gate. Then \( CLK, J \overline{Q} \oplus K \overline{Q} \) (2\(^{nd}\) output of MG-2 gate), \( Q \) and 1 respectively in 1\(^{st}\), 2\(^{nd}\), 3\(^{rd}\) and 4\(^{th}\) inputs of MG-1. The proposed JK flip-flop is shown in Fig. 9.

![Figure 5: Proposed JK Flip-Flop](image)

The Master-Slave JK flip-flop can be realized by two MG-1 gates and one MG-2 gate. The proposed Master-Slave JK flip-flop is shown in Fig. 10.

![Figure 6: Master-Slave JK flip-flop](image)
V. RESULTS AND DISCUSSIONS

5.1. Evaluation of Proposed Reversible MG gates

The proposed reversible gates are 1 through 4x4 gates. With the help of proposed gates design of different latches and flip-flops has been improved. As latches are most important memory block used in RAM and FPGA, this gate can contribute significantly in reversible community.

5.2. Evaluation of Proposed D Latch

Both the designs of D latch and Master-Slave D latch are optimized than the existing designs. The comparisons are shown in Tables III and IV.

| D Latch design | No. of gates | Garbage Outputs | Delay |
|----------------|--------------|-----------------|-------|
| Proposed       | 1            | 1               | 1     |
| Existing [8]   | 5            | 6               | 5     |
| Existing [9]   | 2            | 2               | 2     |
| Existing [10]  | 1            | 2               | 1     |
| Existing [11]  | 5            | 5               | 5     |
| Existing [12]  | 3            | 4               | 3     |
| Existing [13]  | 1            | 1               | 1     |

Table IV: Comparisons of different designs of Master-Slave D latches

| Master Slave D Latch | No. of gates | Garbage Outputs | Delay |
|----------------------|--------------|-----------------|-------|
| Proposed             | 2            | 2               | 2     |
| Existing [8]         | 11           | 12              | 5     |
| Existing [9]         | 5            | 4               | 2     |
| Existing [13]        | 3            | 2               | 3     |

From the comparison tables we can see that the proposed designs of D latch are better than existing ones in terms of number of gates, number of garbage outputs and delay.

5.3. Evaluation of Proposed JK Latch

Both of our proposed design of JK latch and Master-Slave JK latch are better than the existing ones in literature. Tables V and VI show the comparisons of different design of JK latches.

| JK Latch design | No. of gates | Garbage Outputs | Delay |
|-----------------|--------------|-----------------|-------|
| Proposed        | 2            | 2               | 2     |
| Existing [8]    | 4            | 8               | 4     |
| Existing [9]    | 3            | 3               | 3     |
| Existing [10]   | 2            | 3               | 2     |
| Existing [13]   | 2            | 2               | 2     |

| Master-Slave JK Latch | No. of gates | Garbage Outputs | Delay |
|-----------------------|--------------|-----------------|-------|
| Proposed              | 3            | 3               | 3     |
| Existing [8]          | 12           | 14              | 12    |
| Existing [9]          | 6            | 5               | 6     |
| Existing [13]         | 3            | 3               | 3     |

From the comparison tables we can see that the proposed designs of JK latches are better than existing ones in terms of number of gates, number of garbage outputs and delay.
VI. CONCLUSION

Reversible latches are going to be the main memory block for the forthcoming quantum devices. In this paper we proposed optimized reversible D latch and JK latches with the help of proposed ‘Mamun’ gates. Appropriate algorithms and theorems are presented to clarify the proposed design and to establish its efficiency. We compare our design with the existing designs available in literature which claims our success in terms of number of gates, number of garbage outputs and delay. This optimization can contribute significantly in reversible logic community.

REFERENCES

[1] Rolf Landauer, “Irreversibility and Heat Generation in the Computing Process”, IBM Journal of Research and Development, vol. 5, pp. 183-191, 1961.
[2] Charles H. Bennett, "Logical Reversibility of computation", IBM Journal of Research and Development, vol. 17, no. 6, pp. 525-532, 1973.
[3] Hafiz Md.Hasan Babu, Md.Rafiqul Islam, Ahsan Raja Chowdhury, and Syed Mostahed Ali Chowdhury, Synthesis of full-adder circuit using reversible logic, International Conference on VLSI Design, vol. 17, pp. 757-760, 2004.
[4] Richard P. Feynman, Quantum mechanical computers, Foundations of Physics, vol. 16, no. 6, pp. 507-534, 1986.
[5] Tommaso Toffoli, Reversible Computing, Automata, Languages and Programming, 7th Colloquium of Lecture Notes in Computer Science, vol. 85, pp. 632-644, 1980.
[6] Edward Fredkin and Tommaso Toffoli, Conservative Logic, International Journal of Theoretical Physics, vol. 21, pp. 219-253, 1982.
[7] A. Peres, Reversible Logic and Quantum Computers, Physical Review A, vol. 32, pp. 3266-3276, 1985.
[8] J.E Rice, A New Look at Reversible Memory Elements, Proceedings International Symposium on Circuits and Systems (ISCAS,) 2006, Kos, Greece, May 21-24,2006, pp. 243-246.
[9] H. Thapliyal and A. P. Vinod, Design of reversible sequential elements with feasibility of transistor implementation, In Proc. the 2007 IEEE Intl. Symp. On Cir.and Sys., pages 625-628, New Orleans, USA, May 2007.
[10] Sadat Md. Sayem, Masashi Ueda, Optimization of reversible sequential Circuits, Journal of Computing, vol. 2, Issue 6, June 2010, ISSN 2151-9617
[11] Ashis Kumer Biswas, Lafifa Jamal, M. A. Mottalib, Hafiz Md. Hasan Babu, Design of a Reversible Parallel Loading Shift Register, Dhaka Univ. J.Eng & Tech. vol 1(2) 1-5,2011.
[12] Md. Belayet Ali, Md. Mosharof Hossin and Enayat Ullah, Design of Reversible Sequential Circuit Using Reversible Logic Synthesis, International Journal of VLSI design & Communication Systems (VLSICS) vol.2, No.4, December 2011.
[13] Bhagyalaksni H R and Venkatesha M K, Design of Sequential Circuit Elements Using Reversible Logic Gates, World Applied Programming, vol (2), Issue (5), May 2012. 263-271.