Abstract: Fully Depleted Monolithic Active Pixel Sensors (FD-MAPS) represent an appealing alternative to hybrid detectors for radiation imaging applications. We have recently demonstrated the feasibility of FD-MAPS based on a commercial 110 nm CMOS technology, adapted using high-resistivity substrates and backside post-processing. A p/n junction diode, fabricated on the detector backside using low-temperature processing steps after the completion of the front-side Back End of Line (BEOL), is reverse-biased to achieve the full depletion of the substrate and thus fast charge collection by drift. Test diodes including termination structures with different numbers of floating guard rings and different pitches were fabricated together with other Process Control Monitor structures. In this paper, we present the design of the backside diodes, together with results from the electrical characterization of the test devices, aiming to improve understanding of the strengths and limitations of the proposed approach. Characterization results obtained on several wafers demonstrate the effectiveness of the termination rings in increasing the breakdown voltage of the backside diodes and in coping with the variability of the passivation layer characteristics. A breakdown voltage exceeding 400 V in the worst case was demonstrated in devices with 30 guard rings with 6 µm pitch, thus enabling the full depletion of high-resistivity substrates with a thickness larger than or equal to 300 µm. Additionally, we show the first direct comparison for this technology of measured pixel characteristics with 3D TCAD simulations, proving a good agreement in the extracted operating voltages.

Keywords: MAPS; radiation detectors; CMOS; device characterization; TCAD simulation

1. Introduction

Monolithic Active Pixel Sensors (MAPS) are considered promising candidates for the replacement of standard hybrid pixel radiation detectors in medical imaging, high-energy physics and space applications due to their advantages in terms of production costs and low material budget [1–4]. Embedding on the same substrate the radiation sensing element and the conditioning electronics, MAPS need no bump bonding to connect two different silicon substrates and thus allow the fabrication costs to be reduced [1].

In the last few years several monolithic radiation detectors were developed following different approaches. The MAPS produced for the upgrade of the ALICE Inner Tracking System at CERN represent one of the first examples of monolithic sensors applied to a large high-energy physics experiment [5]. In these detectors, the main charge collection mechanism is diffusion, thus limiting their radiation tolerance and speed. Starting from this technology, a new generation of MAPS-based detectors with charge collection dominated by drift is being developed [6,7]. The fabrication of these sensors relies on a modification of...
a standard 180nm CMOS process including a deep n-type implantation which enables fully depleting the epitaxial layer. Operating in full depletion, these devices exploit the drift mechanism to speed up the charge collection and improve their radiation hardness [6,7]. In [8,9] the Silicon On Insulator (SOI) approach is presented as an alternative technology for the fabrication of FD-MAPS, where a buried oxide layer is interposed between a thick active layer with high resistivity and a thin microelectronics grade layer. Although this structure enables the two silicon layers to be optimized independently, these devices are affected by charge accumulation in the buried oxide and need a dedicated solution to mitigate this effect. As a result, SOI MAPS require a more complex production process compared to other monolithic technologies, and their portability to more advanced process nodes is reduced.

High-Voltage CMOS (HV-CMOS) processes provide an alternative solution, fully compatible with foundry standard production flows, for the fabrication of FD-MAPS [10]. Several prototypes of radiation pixel sensors have been presented with this approach, having depletion depths as large as several hundreds of µm and an excellent radiation hardness [11]. The main disadvantages of HV-CMOS FD-MAPS are the large capacitance of the sensing electrode and the lower limit of the pixel size, determined by the applied sensor bias.

Sensors reaching several tens of µm depleted thickness with small pixels and small-capacitance electrodes have also been demonstrated [12,13]. For these sensors, different embodiments have been proposed, with the depletion region starting either from the top side [12] or from the bottom side [13]. In this latter case, although not strictly necessary in thin and medium thickness substrates, up to 50 and 200 µm, respectively [13], termination structures should be integrated for improved reliability in thick sensors [14].

In order to provide a cost-effective solution, which could be easily portable to a more scaled process node, we focused on the development of FD-MAPS fabricated with a standard CMOS production process, with a backside junction obtained with low-temperature processing steps carried out after the completion of the entire front-side process [15]. In the first production run, both active pixel arrays with embedded electronics and passive test structures, designed to extract the device characteristic parameters and to characterize the sensor backside diodes, were included. Simulation and characterization results on active pixel arrays and test structures fabricated with this process were reported in [16]. Since a high voltage bias has to be applied to the backside junction to reach full depletion in thick silicon substrates, dedicated termination structures were designed to avoid an early breakdown of the backside junction. This work covers the design and the characterization of the aforementioned backside structures. The backside process is carried out after the completion of the BEOL layers, when high-quality thermal oxide and high-temperature activation of dopants at the back-side cannot be used. To cope with the low-temperature processing requirement, the dopants implanted in the backside surface are activated by laser annealing and the passivation layers are deposited with low-temperature deposition techniques. These passivation layers feature an equivalent trapped charge in the order of $10^{12}$ cm$^{-2}$, whose concentration cannot be accurately controlled, and a concentration of surface states typically larger than the one present with thermal oxide. Thus, the design of the backside diode termination structures was carried out taking into account the possible high variability in the characteristics of the backside interface and oxide charge. The validation of the backside structures presented in this work is essential to fully understand the possible issues and the characteristics of the employed production process in view of its future use in the fabrication of thick detectors.

In this study, we present the extensive experimental results obtained on the test structures embedded on the backside of a batch of samples produced with a modified 110 nm commercial CMOS process. The influence of the termination structure geometry on the breakdown voltage of the backside junction was quantified by measuring a group of test diodes specifically designed for this purpose. These results were compared with the breakdown voltages estimated from TCAD simulations to validate the simulation
models. Gated diodes were characterized to extract the surface generation velocity, while the capacitance-voltage (C–V) characteristics were recorded on backside MOS capacitors to estimate the oxide charge concentration. Finally, we measured the current–voltage (I–V) characteristics of a pixel array without embedded electronics to extract the voltages associated to the full depletion of the device substrate and to the onset of the punch-through between the frontside and backside p-type implants.

The paper is organized as follows. The simulation domains and the models employed in the TCAD simulations are described in Section 2. Section 3 presents the test procedures adopted in the measurements and the methods used to extract the characteristic parameters. In Section 4, we show and compare the results of the TCAD simulations with the results of the tested devices. Finally, we present our conclusions and describe the future perspectives in Section 5.

2. TCAD Simulations

A schematic cross-section of the proposed sensor including the backside termination structures is shown in Figure 1. The collection electrodes, produced using standard nwell implantations, are located on an n-type epitaxial layer that was grown on top of a high-resistivity (2 kΩ×cm) n-type substrate. The pixel array is surrounded by an n-type guard ring that can be biased to shield the pixels from the current components generated in the surrounding regions. Deep pwells are implanted on the sensor frontside around the collection electrodes and on the array periphery below the nwells and pwells where the in-pixel and peripheral CMOS circuits are hosted. The sensor p–n junction and the floating guard rings, which protect the junction from early edge breakdown, are realized on the wafer backside with $p^+$ implantations. A passivation layer is present at the backside surface to protect the floating guard rings, which are equipped with a metal field plate to mitigate the peaks of the electric field at the junctions [17].

Figure 1. Schematic cross-section of the pixel array with floating backside termination structures.

A dedicated set of TCAD simulations was carried out to select the most promising geometries for the termination structures in order to prevent breakdown in the operating voltage range. For the considered devices, the lower bound of this range is represented by the voltage needed for the full depletion of the sensor substrate, while the upper bound is related to the voltage at the onset of the punch-through between the frontside pwells/deep pwells, and the backside $p^+$ implant.
The design of guard rings for silicon detectors is a known art, covered for example in [18,19]. However, in our case, the optimization had to deal with two additional constraints, arising from the need of processing the backside after the completion of the BEOL at the frontside. The first constraint is the shallow depth of the $p^+/n$ junction, as a result of the laser annealing used for boron activation at the backside. The second constraint is the density of charges and surface traps that are present at the backside interface, which are much larger than the typical values found in thermal oxide, since the backside passivation layers were deposited using "cold" deposition techniques. These constraints are not typically present in conventional silicon detectors, and thus the design required a thorough optimization.

The simulations were performed with the Synopsys® Sentaurus TCAD tool. In the first set of simulations we considered a 2D domain representing a simplified cross section of the device and including a variable number of floating rings with different pitches. Figure 2a shows a magnified view of the backside guard ring structure in an example domain with 10 guard rings with a width of 3 µm and a pitch equal to 6 µm. The blue regions represent the $p^+$ doped regions of the pad diode and the guard rings. The complete 2D simulation domain, representing a cross section of the produced test structures, is composed of a low doped n-type substrate with a thickness of 300 µm, a total width of 800 µm, and a depth of 1 µm. The $p^+$ implant of the pad diode extends over 500 µm, with 300 µm distance between the edge of the pad and the right boundary of the simulation domain.

![Figure 2.](image)

**Figure 2.** (a) Cross section of a guard ring structure in a simplified simulation domain. The green and the blue regions represent the low doped n-type silicon substrate and the $p^+$ implants of the backside guard rings and pad diode. The passivation layer is shown in light blue and the gray lines represent the metal field plates. (b) Electrostatic potential near the backside surface for three oxide charge concentrations. (c) Electric field near the backside surface for three oxide charge concentrations.

A thin passivation layer was included on top of the backside surface. The thickness of the insulator was chosen according to the value obtained experimentally from process-control structures. Outward metal field plates were included on top of the guard rings, in order to lower the local electric field peaks and further increase the breakdown voltage of the diode. The surface generation velocity $s_0$ at the interface between the silicon substrate and the backside passivation layer was set to 200 cm/s. The value chosen for $s_0$ represents...
an average of the surface generation velocity extracted from process-control structures, as described in the following sections.

We considered different concentrations of charges trapped inside the surface passivation layer $N_{ox}$ from $0.5 \times 10^{12}$ to $2 \times 10^{12}$ cm$^{-2}$, since the value of this parameter in the deposited layers is subject to large process variations, and the termination structures should be functional within the entire range of variability.

For the estimation of the diode breakdown voltage, we have used the Van Overstraeten and De Man ionization coefficient model [20] based on the Chynoweth law [21]. A negative voltage sweep was applied to the backside electrode until reaching the junction breakdown. The simulations were performed in a quasi stationary regime, where the Drift–Diffusion model and the continuity equations were solved numerically at each step of the voltage sweep.

The two graphs reported in Figure 2b,c represent the electrostatic potential and the electric field along a horizontal cut-line near the backside surface for three different oxide charge concentrations with an applied bias of 200 V. The first plot shows a step-like behavior with an increasing potential difference between the guard rings that are farther from the junction region. Relevant electric field peaks can be observed in the second plot at the p–n junction end and at the guard ring boundaries, and a clear correlation between the amplitude of the electric field peaks and the concentration of oxide charges can be noticed. A double peak is present in correspondence to each guard ring with the first peak located at the boundary of the guard ring junction and the second one at the field plate end.

The breakdown voltages were extracted from the I–V curves, considering a threshold on the diode current equal to $10^{-10}$ A/µm, as a function of the number of guard rings (0, 10, 20, 30), as well as of the guard ring pitch, varying from 5 to 8 µm. In the simulations with variable number of guard rings, the pitch was kept constant and equal to 6 µm, while in the simulations with variable pitch, the number of guard rings was fixed to 10.

Figure 3a shows the obtained breakdown voltages as a function of the number of guard rings for four different concentrations of $N_{ox}$. As expected, increasing the number of guard rings leads to a significant increase in the breakdown voltage, and 20 guard rings seem to guarantee a breakdown voltage higher than 250 V for all values of $N_{ox}$ considered. In Figure 3b, where the breakdown voltages are plotted as a function of the guard ring pitch, the curves show a non-monotonic behavior with maximum values of the breakdown voltage for a guard ring pitch between 6 and 7 µm. According to these results, a promising configuration for the termination structures was chosen combining 20 guard rings with a pitch of 6 µm.

TCAD simulations were also performed to estimate the voltage range that needs to be applied to the backside contact for the correct operation of the sensors. As reported in [16], this operating voltage should be larger than the one associated to full depletion, but small enough to avoid an excessive punch through current flow.

In the simulations, we exploited the pixel matrix symmetry to reduce the simulation domain size and thus the overall time and resources required for the computation. Figure 4a shows an example 3D simulation domain composed of two pixel halves with a pixel pitch of 25 µm and a substrate thickness of 100 µm, together with a vertical cut plane at the center of the domain. The 2D cross-section obtained in correspondence to the cut plane is shown in Figure 4b. The white lines on the domain represent the boundary of the depletion region for an applied backside voltage equal to the full depletion voltage of $-44$ V. The yellow region represents the fraction of the surface region free from both nwell and pwell implantations. The surface doping concentration in this region is thus the one of the n-type epitaxial layer, included in the device structure to shift the punch-through onset to higher reverse voltages and thus enable the pixels to operate in full depletion.
Figure 3. (a) Breakdown voltage as a function of the number of guard rings (GRN) for different concentrations of charges in the passivation layer ($N_{ox}$). The results refer to simulations with guard ring pitch equal to 6 µm. (b) Breakdown voltage as a function of the guard ring pitch (GRP) for different concentrations of charges in the passivation layer ($N_{ox}$). The results refer to simulations with 10 guard rings.

Figure 4. (a) 3D domain composed by two pixel halves. The red and blue regions represent the pixel nwells and pwell, respectively. The boundary of the depletion region is marked with white lines. The dashed orange lines represent the edges of the cross section cut plane. (b) 2D cross-section (Not to scale).

The operation voltage range was extracted from I–V curves obtained with quasi-stationary DC simulations. A negative voltage sweep was applied to the backside $p^+$ electrode to reverse-bias the substrate. The frontside pwell electrode was connected to the ground reference at 0 V, while the pixel nwells were biased with a positive voltage. A small voltage difference equal to 10 mV was applied between the two nwell sensor electrodes to induce a current flow between them. In fact, while biasing the backside up to the full depletion voltage, a resistive path between the frontside nwells is present, and thus a current can flow between these electrodes as a result of the applied voltage difference. A hole current flows instead between the backside $p^+$ electrode and the frontside p-type
implants and starts growing exponentially once the backside bias exceeds the onset of punch-through.

Figure 5a,b show the I–V curves of a pixel nwell and of the backside p+ implant for different voltages applied to the frontside nwell $V_n$ and for two different substrate thicknesses 100 and 300 µm. The dip in the curve, corresponding to the change of sign in the pixel current, was chosen as reference for the extraction of the full depletion voltage. Since the presence of a small punch-through current density can be tolerated and does not compromise the operation of the detector, the upper limit for the bias voltage range was chosen as the point where the backside current exceeds a certain threshold value of $0.6 \times 10^{-12}$ A/µm², chosen accordingly to the acceptable power dissipation. It can be observed that the operating range can be extended by increasing the voltage applied to the sensor nodes, and an applied voltage of 0.8 V is sufficient to provide a depletion voltage significantly smaller than the onset of punch-through currents. On the contrary, the current measured at the backside p+ implant electrode shows no dependency on the applied $V_n$.

![Graph](image)

Figure 5. (a) Frontside nwell and backside p+ implant I–V curves for different values of applied $V_n$ in a simulation domain with 25 µm pixel pitch and substrate thickness of 100 µm. (b) Frontside nwell and backside p+ implant I–V curves for different values of applied $V_n$ in a simulation domain with 25 µm pixel pitch and substrate thickness of 300 µm.

3. Experimental Measurements

As mentioned in Section 1, the experimental measurements were performed on a batch of samples produced within the first fabrication run. Several test structures were
measured in order to fully characterize the samples, which came from different silicon wafers with substrate thicknesses of 100 and 300 µm.

The test structures include pixel arrays with integrated electronics and 50 µm pixel pitch and passive test structures made of pixel arrays with 50 µm and 25 µm pitch, having all the sensor nodes connected in parallel to a common metal pad. In addition to active and passive pixel arrays, several test structures have been designed to qualify the characteristics of the backside layers and of the termination structures. More specifically, a set of backside p⁺/n-substrate diodes with different number of guard rings and pitches, designed according to the results of TCAD simulations, were included as control structures in the first fabrication run, together with a MOS capacitor and a gated diode. Figure 6a,c show the simplified layouts of a backside diode with 10 floating guard rings and of a gated diode, while Figure 6b,d represent the schematic cross sections of the same structures shown in correspondence to the cut planes marked with the dashed red lines.

Most of the measurements were performed at a probe station on diced chips using a Keithley 4210 Parameter Analyzer. High-voltage measurements were carried out using a Keithley 2410 Source Meter.

3.1. Test Diodes with Floating Guard Rings

The I–V curves of a group of test diodes were acquired to extract the breakdown voltages. These values were compared with the voltages obtained from the TCAD simulations (as described in Section 2) in order to experimentally validate the simulation results. Although the maximum reverse voltage used in the measurements was 800 V, a few of the diodes with 30 guard rings had a breakdown voltage exceeding this value.

The I–V curves measured for five diodes with increasing number of guard rings are shown in Figure 7. In the test diodes located near the chip edges, the reverse current includes also the contributions from the generation at the diced chip lateral surface. The breakdown voltage was estimated as the bias voltage at which the current flowing in the diode exceeds the arbitrarily set threshold current of 1 µA. As it can be clearly noticed, the abrupt increase in the diode current usually associated to the breakdown was not always present; therefore, fixing a threshold on the current is a conservative method
for extracting the breakdown voltage. The obtained breakdown voltages measured on a large set of samples are discussed in Section 4.

Figure 7. Test diode currents as a function of the applied cathode voltage measured on diodes with different number of guard rings (GRN) and 6 µm pitch.

3.2. Gated Diodes

We performed a set of measurements on gate-controlled diodes in order to extract the value of the surface generation velocity at the interface between silicon and the backside passivation layer, which is related to the surface component of the diode leakage current. The measurements were carried out following the procedure explained in [22,23]. A negative constant voltage equal to 5 V was applied to the diode cathode to reverse-bias the region near the backside surface. A voltage sweep was applied to the diode gate to bring the devices from accumulation to strong inversion and the other way around, and the diode current $I_d$ was acquired as a function of the applied gate voltage $V_g$.

In Figure 8, where $I_d$ is plotted as a function of $V_g$, the current can be extracted in different gate operation regions. When the device is in accumulation, the main contribution to the diode current is represented by the leakage current of the diode metallurgical junction [22,23]. Moving to the depletion condition, two additional current contributions due to surface and bulk generation add to the diode current. Finally, once the strong inversion is reached, the surface generation component becomes negligible compared to the metallurgical junction leakage and bulk generation currents.

According to [22,23], the current due to the surface generation $I_s$ can be calculated by subtracting the diode current measured in strong inversion condition $I_2$ from the maximum diode current in depletion $I_1$. The value of the surface generation velocity $s_0$ can be estimated from the obtained surface generation current $I_s$:

$$s_0 = \frac{I_s}{q n_i A_g}, \quad (1)$$

where the gate area $A_g$ was computed as the sum of the finger areas of the comb-like gate structure and $q$ and $n_i$ represent the elementary charge and the intrinsic concentration of charges at room temperature, respectively.
3.3. MOS Capacitors

The C–V curves of the MOS capacitors were measured using an AC probe signal with 10 kHz frequency and 100 mV amplitude. The C–V curves obtained from two samples belonging to different wafers are shown in Figure 9, where the continuous and dashed lines represent the C–V curves, which were measured sweeping the bias voltage from strong inversion to accumulation and the other way around.

The thickness of the passivation layer \( t_{ox} \) was extracted from the MOS capacitance in accumulation \( C_{ox} \) according to

\[
t_{ox} = \frac{C_{ox}}{A_g \varepsilon_{ox} \varepsilon_0},
\]

where \( A_g \) is the area of the capacitor, \( \varepsilon_0 \) is the permittivity in vacuum, and \( \varepsilon_{ox} \) is the relative permittivity of the insulator layer.

The concentration of charges in the passivation layer \( Q_{ox} \) was also estimated from the C–V curves via

\[
Q_{ox} = \frac{- (V_{fb} - \phi_{MS}) C_{ox}}{qA_g};
\]
where $V_{fb}$ is the flat band voltage, $\phi_{MS}$ is the metal-to-semiconductor workfunction between aluminum and n-type silicon and $A_g$ is the MOS gate area.

3.4. Passive Pixel Arrays

A $16 \times 18$ passive array of pixels with 25 $\mu$m pitch, with all the in-pixel sensor nodes connected in parallel, was considered to experimentally extract the operating voltage of the detectors. In this structure, the pixel array is surrounded by an n-type guard ring, which can be biased through a dedicated electrode. Three different electrodes are thus present at the front side: the sensor array, the pwell, which is connected to ground, and the guard ring.

In order to measure the I–V curves of the pixel array, the samples were glued to a support board using a silver-loaded conductive resin. Since the same chip also hosted other backside test structures, in order to avoid contacting the pads of these other structures with the board pad, a thin polymeric film was cut with a computer numerically controlled laser machine and interposed between the chip and the support board. An opening window with the same dimensions and shape of the pixel array was realized in the polymeric film in order to enable the contact between the board pad and the backside contact of the array.

The needle connectors of the probe station were used to contact the electrodes of the pixel array under test. A negative voltage sweep was applied to the backside electrode, while the voltage applied to the pwell electrode was taken as ground reference. Different voltage levels ($V_n$) were applied to the pixel sensor nodes and to the n-guard ring to investigate the influence of $V_n$ on the measured I–V curves.

Figure 10a,b show the I–V curves measured at the pixel nwell and at the backside p-electrode for two samples with different substrate thicknesses. We employed the method explained in Section 2 for the extraction of the full depletion voltage. The curve plateau, which follows the dip marking the onset of the full depletion, represents the pixel leakage current.

The I–V curves measured at the backside $p^+$ electrode suffered from the same problem encountered in the measurements of the test diodes. The collected current $I_{Pbot}$ also included the contributions due to the surface generation from the diced chip edge, and the current measured at the backside is dominated by this effect. The onset of punch through was thus estimated as the voltage where the current $I_{Pbot}$ exceeds the threshold of 0.1 $\mu$A.

![Figure 10. Cont.](image-url)
Figure 10. (a) Pixel nwell and backside $p^+$ implant I–V curves as a function of $V_n$ for a substrate thickness of 100 µm. (b) Pixel nwell and backside $p^+$ implant I–V curves as a function of $V_n$ for a substrate thickness of 300 µm.

4. Experimental Data Analysis and Simulation Results

4.1. Backside Surface and Oxide Characteristics

The surface generation velocities extracted from the gated diodes I–V curves are plotted in Figure 11a for different silicon wafers. The extracted surface generation velocities are in the order of hundreds of cm/s. These values are significantly larger than the ones obtained with thermally grown oxide, and comparable with the ones usually measured on irradiated silicon devices [24].

As explained in Section 3, we extracted the equivalent concentration of oxide charges from the measured C–V characteristics of the MOS capacitors. Figure 11b shows the box plot of the $Q_{ox}$ values obtained on test devices from different wafers. The concentration of positive charges in the insulator layer were between $1 \times 10^{12}$ cm$^{-2}$ and $1.5 \times 10^{12}$ cm$^{-2}$.

Figure 11. (a) Box plot of the surface generation velocities measured on different wafers. (b) Box plot of the concentration of charges in the surface passivation layer measured on different wafers.

4.2. Breakdown Voltages

The breakdown voltages extracted from the I–V curves measured on the test diodes are reported in two different box plots (Figure 12a,b), where the x-axes represent the number of guard rings and the guard ring pitch, respectively. The maximum and minimum values,
the median, the interquartile range, and the outliers are shown in the box plots. The results extracted from a total of 22 devices from seven wafers are plotted on the same graph, and the breakdown voltages obtained from the simulations with $N_{ox}$ equal to $1 \times 10^{12}$ cm$^{-2}$ are reported for comparison with the dashed orange lines. We noticed no significant differences in the breakdown voltages extracted from devices on different wafers.

![Figure 12](image)

**Figure 12.** (a) Box plot of the breakdown voltages measured on a set of backside diodes from different wafers and breakdown voltages extracted from the simulations (dashed orange line) as a function of the guard ring number for a pitch of 6 µm. (b) Box plot of the breakdown voltages measured on backside diodes with 10 guard rings and breakdown voltages extracted from the simulations (dashed orange line) as a function of the guard ring pitch.

As expected, increasing the number of guard rings is an effective way to increase the maximum bias voltage applied at the backside by several hundred volts. The measured results are in good agreement with the ones predicted by simulations and reported in Figure 12 with the dashed orange lines, if an oxide charge of $1 \times 10^{12}$ cm$^{-2}$ is considered.

The optimal guard ring pitch was found to be between 6 and 7 µm, which is also in line with the expected behavior observed in the simulations.

4.3. Full Depletion and Punch-Through Voltages

The comparison of the I–V curves measured on the pixel matrix and the ones obtained from the simulations are shown in Figures 13 and 14. The currents were normalized w.r.t. the area in order to provide a meaningful comparison. In the plots we report the results obtained for two substrate thicknesses equal to 100 and 300 µm.
Comparing the I–V curves measured at the pixel nodes (red lines) in Figures 13 and 14, it can be observed that the measured and simulated values of the full depletion voltage are in excellent agreement. On the contrary, in both plots, the intensity of the current flowing at the backside electrode is significantly larger than the simulated one. As mentioned in Section 3, the higher currents obtained experimentally are due to thermal generation at the diced lateral chip surface.

Figures 15 and 16 show the depletion and punch-through voltages, experimental and simulated, for the two substrate thicknesses as a function of the applied $V_n$. The results show in both cases a negligible effect of the applied frontside voltage $V_n$ on the punch-through onset. On the contrary, the full depletion voltages decrease significantly by increasing the applied $V_n$. This determines an increase in the operating voltage range that can be exploited to bias the sensors by simply increasing $V_n$. Since, for a safe sensor operation, a sufficient margin between depletion and punch-through voltage needs to be available, the sensors can operate properly when the applied frontside nwell bias is higher than 0.4 V.
Figure 15. Depletion and punch-through voltages as a function of the applied frontside bias $V_n$ for a substrate thickness of 100 $\mu$m.

It is worth noticing that, thanks to the multiple-guard-ring termination structure surrounding the backside $p^+$ pad diode, a high bias voltage, exceeding 200 V, can be applied to the thicker sensors, effectively protecting the backside junction from early breakdown.

Figure 16. Depletion and punch-through voltages as a function of the applied frontside bias $V_n$ for a substrate thickness of 300 $\mu$m.

5. Conclusions

In this work, floating guard ring termination structures for the backside junction needed to bias FD-MAPS detectors have been presented. The structures were designed with the help of TCAD simulations, fabricated with post-processing on front-side processed CMOS wafers and verified experimentally, demonstrating the feasibility of the proposed approach.

A good agreement was found between the breakdown voltages obtained from the simulations and the ones extracted from the I–V curves of the test diodes.

The measurements of the gated diodes and of the MOS capacitors provided an estimation of the surface generation velocity and of the surface oxide charge concentration that can be expected in the future productions realized with this technology.
We are confident that a good radiation hardness can be achieved by the backside diodes realized with this technology, since the test structures proved to be properly working with levels of $S_0$ and $N_{ox}$ comparable with the values usually extracted from irradiated devices.

Finally, the operating voltage range of integrated pixels was analyzed both in simulations and experimentally. We investigated the effect of the voltages applied to the frontside nwells and n-guard ring on both full depletion and punch-through voltages. Both the simulations and the measurements showed that increasing the applied $V_n$ results in an increased operating range related to the decrease of the full depletion voltage. The inclusion of floating guard rings as termination structures at the backside junction enabled the reliable reverse biasing of devices with thick substrates. In this work, we have experimentally demonstrated the reliable operation of 300 $\mu$m pixel sensors. In principle, the termination structures with 30 floating guard rings can grant the application of voltages as high as 400 V, thus extending the reliable operation towards thicker substrates. This option would make this process appealing not only for charged particle and low-energy photon detection, but also for the fabrication of efficient monolithic X-ray pixel detectors with high spatial resolution.

Author Contributions: Conceptualization, L.P.; Methodology, C.N., G.-F.D.B., and L.P.; Formal analysis, T.C, C.N., L.D.C., and L.P.; Investigation, T.C.; Resources, G.-F.D.B. and L.P.; Data curation, T.C.; Supervision, L.P.; Writing—original draft, T.C; Writing—review and editing, T.C., G.-F.D.B., L.D.C., C.N., and L.P. All authors have read and agreed to the published version of the manuscript.

Funding: This research was carried out in the framework of the SEED and ARCADIA experiments funded by the Istituto Nazionale di Fisica Nucleare (INFN), CSN5.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Experimental data available on request.

Acknowledgments: The authors would like to thank LFoundry for the support.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Snoeys, W. Monolithic CMOS sensors for high energy physics. Nucl. Instrum. Methods Phys. Res. Sect. A 2019, 924, 51–58. [CrossRef]
2. Turchetta, R.; French, M.; Manolopoulos, S.; Tyndel, M.; Allport, P.; Bates, R.; O’Shea, V.; Hall, G.; Raymond, M. Monolithic active pixel sensors (MAPS) in a VLSI CMOS technology. Nucl. Instrum. Methods Phys. Res. Sect. A 2003, 501, 251–259. [CrossRef]
3. Turchetta, R.; Allport, P.P.; Casse, G.; Clark, A.; Crooks, J.; Evans, A.; Fant, A.; Faruqui, A.R.; French, M.J.; Henderson, R.; et al. CMOS Monolithic Active Pixel Sensors (MAPS): New ‘eyes’ for science. Nucl. Instrum. Methods Phys. Res. Sect. A 2006, 560, 139–142. [CrossRef]
4. Wermes, N. Pixel detectors... where do we stand? Nucl. Instrum. Methods Phys. Res. Sect. A 2019, 924, 44–50. [CrossRef]
5. Mager, M.; The ALICE Collaboration. ALPIDE, the Monolithic Active Pixel Sensor for the ALICE ITS upgrade. Nucl. Instrum. Methods Phys. Res. Sect. A 2016, 824, 434–438. [CrossRef]
6. Snoeys, W.; Rinella, G.A.; Hillemanns, H.; Kugathasan, T.; Mager, M.; Musa, L.; Riedler, P.; Reidt, F.; Van Hoorne, J.; Fenigstein, A.; et al. A process modification for CMOS monolithic active pixel sensors for enhanced depletion, timing performance and radiation tolerance. Nucl. Instrum. Methods Phys. Res. Sect. A 2017, 871, 90–96. [CrossRef]
7. Schioppa, E.J.; Bates, R.; Butter, C.; Dalla, M.; Van Hoorne, J.W.; Kugathasan, T.; Maneuski, D.; Tobon, C.A.M.; Musa, L.; Parnegger, H.; et al. Radiation Hardness Studies on a Novel CMOS Process for Depleted Monolithic Active Pixel Sensors. In Proceedings of the 2017 17th European Conference on Radiation and Its Effects on Components and Systems (RADECS), Geneva, Switzerland, 2–6 October 2017; pp. 1–7. [CrossRef]
8. Lan, H.; Wang, Y.; Chen, J.; Cao, F.; Hu, H.F. SOI Monolithic Active Pixel Sensors for Radiation Detection Applications: A Review. IEEE Sens. J. 2015, 15, 2732–2746. [CrossRef]
9. Asano, M.; Sekigawa, D.; Hara, K.; Aoyagi, W.; Honda, S.; Tobita, N.; Arai, Y.; Miyoshi, T.; Kurachi, I.; Tsuboyama, T.; et al. Characteristics of non-irradiated and irradiated double SOI integration type pixel sensor. Nucl. Instrum. Methods Phys. Res. Sect. A 2016, 831, 315–321. [CrossRef]
10. Peric, I. A novel monolithic pixelated particle detector implemented in high-voltage CMOS technology. Nucl. Instrum. Methods Phys. Res. Sect. A 2007, 582, 876–885. [CrossRef]
11. Wang, T.; Rymaszewski, P.; Barbero, M.; Degerli, Y.; Godiot, S.; Guilloux, F.; Hemperek, T.; Hirono, T.; Krüger, H.; Liu, J.; et al. Development of a depleted monolithic CMOS sensor in a 150 nm CMOS technology for the ATLAS inner tracker upgrade. *J. Instrum.* 2017, 12, C01039. [CrossRef]

12. Stefanov, K.D.; Clarke, A.S.; Ivory, J.; Holland, A.D. Fully Depleted, Monolithic Pinned Photodiode CMOS Image Sensor Using Reverse Substrate Bias. In Proceedings of the 2017 International Image Sensor Workshop, Hiroshima, Japan, 30 May–2 June 2017.

13. Lauxtermann, S.; Vangapally, V. A Fully Depleted Backside Illuminated CMOS Imager with VGA Resolution and 15-micron Pixel Pitch. In Proceedings of the 2013 International Image Sensor Workshop, Snowbird, UT, USA, 12–16 June 2013.

14. Snoeys, W.; Plummer, J.D.; Parker, S.; Kenney, C. PIN detector arrays and integrated readout circuitry on high-resistivity float-zone silicon. *IEEE Trans. Electron. Devices* 1994, 41, 903–912. [CrossRef]

15. Pancheri, L.; Olave, J.; Panati, S.; Rivetti, A.; Cossio, F.; Rolo, M.; DeMaria, N.; Giubilato, P.; Pantano, D.; Maltiasso, S. A 110 nm CMOS process for fully-depleted pixel sensors. *J. Instrum.* 2019, 14, C06016. [CrossRef]

16. Pancheri, L.; Giampaolo, R.A.; Di Salvo, A.; Maltiasso, S.; Corradino, T.; Giubilato, P.; Santoro, R.; Caccia, M.; Marguttì, G.; Olave, J.E.; et al. Fully Depleted MAPS in 110-nm CMOS Process With 100–300 μm Active Substrate. *IEEE Trans. Electron. Devices* 2020, 67, 2393–2399. [CrossRef]

17. Avset, B. S.; Evensen, L. The effect of metal field plates on multiguard structures with floating p+ guard rings. *Nucl. Instrum. Methods Phys. Res. Sect. A* 1996, 377, 397–403. [CrossRef]

18. Koybasi, O.; Bolla, G.; Bortoletto, D. Guard Ring Simulations for n-on-p Silicon Particle Detectors. *IEEE Trans. Nucl. Sci.* 2010, 57, 5, 2978–2986. [CrossRef]

19. Da Rold, M.; Bacchetta, N.; Bisello, D.; Paccagnella, A.; Dalla Betta, G.F.; Verzellesi, G.; Militaru, O.; Wheadon, R.; Fuochi, P.G.; Bozzi, C.; et al. Study of breakdown effects in silicon multiguard structures. *IEEE Trans. Nucl. Sci.* 1999, 46, 1215–1223. [CrossRef]

20. Van Overstraeten, R.; De Man, H. Measurement of the ionization rates in diffused silicon pn junctions. *Solid-State Electron.* 1970, 13, 583–608. [CrossRef]

21. Chynoweth, A.G. Ionization rates for electrons and holes in silicon. *Phys. Rev.* 1958, 109, 1537–1540. [CrossRef]

22. Verzellesi, G.; Dalla Betta, G.-F.; Boscardin, M.; Pignatel, G.U.; Bosisio, L. Extraction of bulk generation lifetime and surface generation velocity in high-resistivity silicon by means of gated diodes. *Nucl. Instrum. Methods Phys. Res. Sect. A* 2002, 477, 220–225. [CrossRef]

23. Verzellesi, G.; Dalla Betta, G.-F.; Bosisio, L.; Boscardin, M.; Pignatel, G.U.; Soncini, G. On the accuracy of generation lifetime measurement in high-resistivity silicon using PN gated diodes. *IEEE Trans. Electron. Devices* 1999, 46, 817–820. [CrossRef]

24. Zhang, J.; Fretwurst, E.; Klanner, R.; Pintilie, I.; Schwandt, J.; Turcato, M. Investigation of X-ray induced radiation damage at the Si-SiO₂ interface of silicon sensors for the European XFEL. *J. Instrum.* 2012, 7, 12. [CrossRef]