Investigation on the implementation of stateful minority logic for future in-memory computing

Chunyang Liu1,2, Pengpeng Ren1,2, Bo Zhou3, Jianfu Zhang3, Hui Fang4 and Zhigang Ji1, Member, IEEE

1 National Key Laboratory of Science and Technology on Micro/Nano Fabrication, Shanghai Jiaotong University, Shanghai, 200240, P. R. China
2 Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, 200240, P. R. China
3 School of Engineering, Liverpool John Moores University, Liverpool, UK
4 Computer Science Department, Loughborough University, Loughborough, UK

Corresponding author: Zhigang Ji (e-mail: zhigangji@sjtu.edu.cn).

ABSTRACT In-memory computing is one of the best ways to solve the delay and power consumption issues of traditional von Neumann structures in the current Internet of Things and big data era. The realization of in-memory computing based on memristors is being widely studied because of its simple structure, high integration, and compatibility with CMOS technology. Minority logic is considered as the most suitable to realize computation function, and the basic cell based on memristors to implementing minority logic has also been proposed. However, from our analysis, it has requirements on device electrical character. After fabricating resistance random access memory (RRAM) devices that meet requirements, demonstration still cannot achieve. Through theoretical derivation and simulation, resistance variation is the main reason for wrong results. Moreover, high variation devices with existing technology can be challenging to demonstrate the basic logic cell.

INDEX TERMS In-memory computing, minority logic, memristor, resistance variation, low power computation

I. INTRODUCTION

Traditional von-Neumann architecture faces significant challenges on the power consumption caused by the separation between the memory and CPU. Exploring in-memory computing (IMC) using beyond-CMOS devices has been considered a promising pathway towards low-power computation. Wherein, IMC based on RRAM [1], [2] has raised great interest because of the simple structure, high density, good scalability, and CMOS compatibility. Besides, RRAM based IMC can be divided into two types, stateful logic and memristor-transistor logic. There have been several stateful logic methods to realize logic function and further the logic circuit in the memory array, e.g., material implication (IMPLY) [3], memristor aided logic (MAGIC) [4]. In 2008, the lab of HP proposed the IMPLY structure and they first used the resistance state of RRAM as logical variables. However, the problem of IMPLY and its variance [5] is that additional and stable resistors are required. Besides, long time operation is required to form complex logic functions, and the output will cover the input after operation. In 2012, the MAGIC structure was proposed to solve the problem of external resistance and coverage. The design practices of logic circuits based on MAGIC NOR gate were studied and effective synthesis methods were reported [6]. However, the issue that requires long operation steps to realize complex logic function still exists because the NOR function has low flexibility. Besides, the stringent requirement for \( V_{\text{SET}} / V_{\text{RESET}} \) [7], which most RRAM devices cannot satisfy, is also a severe challenge. Due to the limitation that more peripheral circuits are needed to realize logic operation in the memory array [8], stateful logic usually suffers more latency and power consumption.

Memristor-transistor logic (MTL) is also one promising technology, likened to conventional CMOS logic [9]. The CMOS-like gates have similar structure to their CMOS counterparts. The RRAM devices are used with threshold
voltages, instead of NMOS/PMOS. Voltage represent both the logic input and logic output variables. Besides, it has the advantage of being more suitable to use the existing EDA tools to optimize the circuit design. However, the disadvantage is the extremely slow speed compared with CMOS.

Recent research [10]–[13] has confirmed that majority logic can implement arithmetic-intensive circuits with fewer gates, and it has been proved that Majority-based logic can achieve up to 33% reduction in logical depth compared to And-based logic [13]. For example, when comparing with IMPLY, the computation efficiency of the mathematical addition doubles with the majority logic, which is one particular case of the threshold logic[14]. Various realizations of the majority logic have been demonstrated on RRAM arrays, either using the voltage/resistance[15] or resistance/voltage[16] as input/output state variables.

The key challenges are 1) they are non-stateful logic where the conversion between voltage and resistance is required, which complicated both the operation procedure and the circuit design; 2) Majority logic is functionally incomplete and the logic NOT is needed, making it impossible for homogenous implementation with simple design.

The minority logic, which is the inverted majority logic, is function completeness and therefore can be an ideal alternative. Quantum-dot cellular automata (QCA)-based minority logic gate has been fabricated, and circuit modules designed based on the minority logic, such as 2to4 decoder and multiplexer, are also designed and simulated. Recently, the theoretical design for the stateful minority logic using RRAM, the so-called fast and energy-efficient logic-in-memory (FELIX), was proposed by S. Gupta et al [17]. The aforementioned challenges can be tackled if FELIX is realized with practical RRAM technologies. In this paper, we derived the requirements of RRAM on asymmetric I-V curve in the implementation of FELIX. The Cu/ZnO/Pt structure devices that can meet the requirements are fabricated according to the specific process. By testing the basic circuit cell with different input patterns and checking the logic output, we found that the output of one case is different from the theoretical value. Based on the analysis, we first show that the realization of FELIX is difficult to achieve due to the unavoidable intrinsic variation.

II. BASIC LOGIC CELL

The resistance state of RRAM is used as logical variable, and here we define the high resistance state (HRS) and low resistance state (LRS) of the memristor as logic 0 and logic 1, respectively. By using Ohm's law and Kirchhoff's law, which are both resistance-based laws, data storage and logic computing can be realized in memory arrays, which can solve the “storage wall problem” as mentioned above.

The structure of minority basic logic cell is shown in Fig. 1(a), in which the initial resistance state of RRAM A, B, C is logical inputs, while the final resistance state of Y after operation is logical output. The operation consists of two steps, and the first step is initializing the Y to LRS, the second step is applying \( V_o \) at the top terminal of A, B, C, and grounding the top terminal of Y.

![circuit structure of proposed basic logic cell](image)

**FIGURE 1.** (a) The circuit structure of proposed basic logic cell. There are four RRAMs in one row, consisting of three inputs A, B, and C, and the output result is stored in Y. (b) Truth table for eight combinations of three inputs and corresponding outputs. (c) Structure of 1-bit addition based on Minority and NOT gate.

After applying corresponding voltage, the voltage at the node of bottom electrode \( V_x \) is determined by the already existing logic values, which are also the resistance states of input RRAMs. All possible inputs can be divided into four categories: LLL, LLH, LHH, and HHH. Wherein each character denotes the state of one input RRAM. For different inputs, the voltage \( V_x \) can be different, which in turn affects the switching behaviour of Y. Since mature RRAMs have large resistance ratio, RRAMs with HRS can be considered as open circuit when they are in parallel to other RRAMs of LRS. Thus, \( V_x \) is only controlled by the LRS. The requirement for the switching voltage is elaborated below:

- Inputs with more than one RRAM in LRS (LLH or LLL): the total resistance for input RRAMs is smaller than the value of Y. More than half of \( V_o \) will fall on the RRAM Y. For example, \( V_e = 3/4 V_o \) under LLL and \( V_e = 2/3 V_o \) under LLH. Y must be RESET to HRS for both cases.
- Inputs with more than one RRAM in HRS (LHH or HHH): the total resistance for input RRAMs is larger than the value of Y. \( V_e \) is lower than half of \( V_o \). For example, \( V_e = 1/2 V_o \) under LHH and \( V_e = 0 \) under HHH. In either case, no RESET should happen, and Y keeps its initial state.

According to the analysis above, the truth table for this basic cell is shown in Fig. 1(b), and the logic function derived is written as Eq. (1). Besides, it can be converted to another version on the next line by a simple derivation, from which we can see that if we preset C as logical 1 (write LRS to memory cell), NOR gate is formed; if we preset C as logical 0 (write...
HRS to memory cell), NAND gate is formed. Besides, when both B and C are preset into 1 and 0 respectively, NOT gate for input A is formed.

\[
Y = AB + BC + AC = C(A+B) + C(AB)
\]  \hspace{1cm} (2-1)

Because both the NAND gate and NOR gate are logical completely, all kinds of digital circuits can be realized by this basic logic function, thereby realizing logic operations in the memory structure is feasible. Compared to other logic cells realized by existing in-memory computing architecture, this logic function has more degree of freedom, so it may help when realizing complex digital circuits. For example, it is worth mentioning that the logic function result of this proposed structure and the output signal \(C_{\text{out}}\) of the full adder, which equals \(AB + BC + AC\), are a pair of opposite signals.

### TABLE 1. Expression of 1-bit full adder based on minority logic gate.

| Output | Expression |
|--------|------------|
| \(K_1\) | minority \((A, B, C_o)\) |
| \(K_1'(C_{\text{out}})\) | minority \((K_1, 0, 1)\) |
| \(A'\) | minority \((A, 0, 1)\) |
| \(K_2\) | minority \((A', B, C_o)\) |
| Sum | minority \((A', K_1', K_2)\) |

The expression and operating steps of 1-bit adder are derived in Table 1, and the proposed circuit structure is shown in Fig. 1(c), which consists of three minority logic gates. In a ripple-carry adder, the generation and propagation of \(C_{\text{out}}\) are critical path, which determines the speed and power consumption, so the realization of the N bit adder can be accelerated and the power consumption is lower compared with other in-memory computing methods.

However, the circuit raised some requirements to RRAM electrical characteristic. On one hand, when input RRAMS with LRS dominate, the minority logic requires that the output RRAM, \(Y\), resets to HRS when \(V_x = 2/3V_o\) and remains at LRS when \(V_x = 1/2V_o\). Therefore, the reset voltage, \(V_{\text{RESET}}\), must lie in between. As a result, operation voltage \(V_o\) should be set to satisfy:

\[
1.5|V_{\text{RESET}}| < V_o < 2|V_{\text{RESET}}|  \hspace{1cm} (2-2)
\]

On the other hand, when input RRAMS with HRS dominate, \(V_x\) is either \(1/2V_o\) or 0, both of which will not trigger the RESET process. However, in such a situation, the input RRAMS are positively biased at the voltage level of more than \(1/2V_o\), leading to undesirable SET operation. Therefore, the set voltage, \(V_{\text{SET}}\), should lie above its maximum possible value, occurring as \(V_o\) under HHH condition. Requirements of \(V_{\text{SET}}\) can be written as:

\[
V_o < V_{\text{SET}}  \hspace{1cm} (2-3)
\]

The relationship between \(V_{\text{SET}}, V_{\text{RESET}}\) and \(V_o\) is shown in Fig. 2. According to (2-2) and (2-3), not only a range of \(V_o\) is restricted, but also a requirement for device character is needed, as written in (2-4).

\[
V_{\text{SET}} > 1.5|V_{\text{RESET}}|  \hspace{1cm} (2-4)
\]

The range \(\Delta V = 2/3V_o - 1/2V_o\) is an approximation when HRS >> LRS, so in general cases, this range should be analyzed clearly. By defining the ratio of HRS and LRS as \(m\), then this range is a function of \(m\), which can be written as:

\[
\Delta V = \frac{2m+1}{3m+1} V_o < \frac{m+2}{2m+2} V_o  \hspace{1cm} (2-5)
\]

Besides, when \(m > 20\), this range almost reaches the maximum value. Due to the variation of the resistance of the device, its high resistance and low resistance have upper and lower limitations, defined as \(RH_{\text{max}}, RH_{\text{min}}, RL_{\text{max}}, RL_{\text{min}}\). Considering the worst case, it is necessary to ensure that each basic cell works normally with \(RH_{\text{min}} > m \cdot RL_{\text{max}}\).

**FIGURE 2.** The voltage drops between TE and BE of output (blue) and input (purple) RRAM. For output RRAM, voltage drop equals \(-V_o\) while for input RRAM, voltage drop equals \((V_o - V_x)\). The requirement for the \(V_{\text{SET}}\) and \(V_{\text{RESET}}\) of minority logic is marked in green.

**FIGURE 3.** A statistic of SET and RESET voltage of ECM RRAM, VCM RRAM, FTJ and MTJ.
By far, researchers have found that electrochemical conduction mechanism (ECM) RRAM has an asymmetric I-V curve compared with other memristor types. As shown in Fig. 3, a statistic of $V_{SET}$ and $V_{RESET}$ of ECM RRAM [18]–[26], vacancy conduction mechanism (VCM) RRAM [27]–[34], ferroelectric tunneling junction (FTJ) [35]–[38] and magnetic tunneling junction (MTJ) [39]–[42], means that due to different conductive mechanism, using Cu or Ag as electrodes leads to more asymmetric I-V curve.

III. DEVICE FABRICATION

Here, we fabricated a Pt/ZnO/Cu structure devices as shown in the inset of Fig. 4, which is supposed to serve as ECM device. 100nm Cu was deposited on a commercial SiO$_2$/Si substrate by rf magnetron sputtering at room temperature. 80nm ZnO film was deposited by plasma-enhanced atomic layer deposition (PEALD), using H$_2$O and Diethyl zinc as precursors, and the deposition rate was about 0.2nm each cycle. As top contacts, sputter-deposited platinum was used with a diameter of 50 μm–300um, patterned by a shadow mask, using a commercial sputter-coater. After these films are fabricated, wet etch process is used to expose the Cu bottom electrode for electrical testing. The current-voltage (I-V) characteristics of the Pt/ZnO/Cu/SiO$_2$/Si devices were measured at room temperature in air using a Keithley 4200A-SCS semiconductor parameter analyzer connected to a Kelvin ST-500 probe station. The bias was applied to the top electrode.

The typical I-V curve is shown in Fig. 4. As shown, the I-V curve is asymmetric under positive and negative voltage sweep, due to the different set and reset process mechanisms. By applying a positive voltage to the Cu TE, Cu atoms dissolve and migrate into ZnO film under the applied electric field. The migration of Cu ions eventually leads to a reduction at Pt BE and Cu atoms conductive filament (CF) formed from BE to TE. As a result, a large current flowing through this filament immediately reaches the compliance current (Icc), and the voltage is $V_{SET}$. Once the bias polarity is reversed and compliance current removed, Cu atoms filament is broken either by reduction or Joule heating so that low current can flow, corresponding to high resistance state, and the voltage is $V_{RESET}$. The red line shows forming process, the initial resistance of free device is $4K\Omega$, and it switches to $LRS = 70\Omega$ at $V_{FORM} = 2.64V$ with compliance current $I_{cc} = 8mA$, which means conductive filament of Cu first formed due to oxidation of Cu ions originating from top electrode.

Device switches to $HRS = 1.5K\Omega$ at $V_{RESET} = -1.3V$, which means the CF ruptured partially with a gap remaining between undissolved CF and Cu electrode. As a result, CF is much easier to form in the next process of positive voltage sweeping, corresponding to a lower switching voltage at $V_{SET} = 2V$. After applying negative voltage, the CF ruptured by reduction of Cu atoms again, which means the device switches to HRS, with resistance ratio >20. These experimental results imply that the device has $|V_{SET}/V_{RESET}| > 1.7$ and $HRS/LRS > 20$, which can satisfy the requirements of basic logic cell mentioned before.
In Fig. 5, sweep results of 20 cycles on one fresh RRAM device are tested, and the variation character is summarized. As shown in the upper part of Fig. 6, the $V_{SET}$ varies from 1.8V to 2.4V while $V_{RESET}$ varies from -0.8V to -1.2V, and this range still satisfies the requests mentioned in Eq. (4). The resistance variation is shown in lower part of Fig. 6, and it also satisfies the requests of resistance ratio over 20 with $\sigma_R = 0.3$.

![Experimental vs Fitting I-V curve](image)

**FIGURE 7.** I-V curve of Experimental data (points) and Fitting data (line).

![Simulation result of eight combinations of input cases](image)

**FIGURE 8.** Simulation result of eight combinations of input cases, corresponding to the truth table.

| Input Pattern | Average Power Consumption |
|---------------|--------------------------|
| LLL           | 24.6pJ                   |
| LLH           | 24.4pJ                   |
| LHH           | 169pJ                    |
| HHH           | 7pJ                      |

**TABLE 2.** Power consumption.

We considered the simulation results of basic logic through Cadence Spectre based on VTEAM model. As shown in Fig. 7, a Cadence Verilog-A model is designed to fit the experimental data. The simulation result of logic output is shown in Fig. 8. In each cycle, inputs change and after operating, the results are saved as resistance state of RRAM Y, corresponds to the truth table from top to down. Besides, the simulation result of power consumption for different input patterns are shown in Table 2.

**IV. VARIATION ANALYSIS**

In order to demonstrate the functional correction of basic logic cell by fabricated devices, we test the basic cell through the structure in Fig. 1, with four probes on the TE of RRAMs and one at the intermediate node and the results are shown below. We choose 4 RRAM cells from sample and apply triangular wave on TE of input RRAMs through probe. With another probe on ZnO film to record current through output RRAM Y.

![Current change of RRAM Y with input cases](image)

**FIGURE 9.** Current change of RRAM Y with input cases (a) LLL. (b) LLH. (c) LHH. (d) HHH.

When input LLL or LLH, output RRAM Y should finally reset to HRS due to $V_x$ larger than $|V_{RESET}|$, as shown in Fig. 9(a) and Fig. 9(b). When input LHH or HHH, output RRAM Y should finally maintain LRS due to $V_x$ smaller than $|V_{RESET}|$. However, from the result of Fig. 9(c), while input LLH, RRAM Y outputs HRS instead of the correct state of LRS. The output of HHH is correct, as shown in Fig. 9(d).

Here we discuss the reason for wrong results of case LLH by analyzing resistance variation. For simplicity, we firstly only consider that $V_{RESET}$ has variations. Assuming the average value and the variation of $V_{RESET}$ is $\mu_{V_{RESET}}$ and $\sigma_{V_{RESET}}$, the following two requirements must be met to guarantee the circuit design with a target yield of three sigma:

- For LLH, the maximum allowable $|V_{RESET}| = (1+3\sigma_{V_{RESET}}/\mu_{V_{RESET}})\cdot V_o$, should not exceed $L/(L/2+L)\cdot V_o = 2/3 V_o$.
• For LHH, the minimum allowable $|V_{\text{RESET}}|$ is
\[
(1-3\sigma_{V_{\text{RESET}}} / \mu_{V_{\text{RESET}}}) \mu_{V_{\text{RESET}}}
\]
should be higher than $L/(L+L) \cdot V_o = 1/2 V_o$.

The maximum allowable $\sigma_{V_{\text{RESET}}}$ occurs when $\mu_{V_{\text{RESET}}}$ is in
the middle of the window, as shown in Fig. 10(a). This gives:
\[
\begin{align*}
\mu_{V_{\text{RESET}}} &= 0.5 \cdot (2/3+1/2) \cdot V_o = 7/12 V_o \quad (4-1) \\
\sigma_{V_{\text{RESET}}} &= 2/3 \cdot V_o \cdot \mu_{V_{\text{RESET}}} = 1/12 V_o \quad (4-2) \\
\max(\sigma_{V_{\text{RESET}}} / \mu_{V_{\text{RESET}}}) &= 1/21 \quad (4-3)
\end{align*}
\]

As we can see, in this simplified condition, the maximum normalized variation, $\sigma_{V_{\text{RESET}}} / \mu_{V_{\text{RESET}}}$, is a constant.

Then, if we further consider the resistance variation, it is expected that the tolerance becomes even lower, as shown in Fig. 10(b).

When input case is LLH, the left boundary (LB) of voltage level is determined by the maximum pull-up resistance, which changes from $\mu_l / 2$ to $(1+3\sigma_l / \mu_l) \cdot (\mu_l / 2)$, and the minimum pull-down resistance, which changes from $\mu_l$ to $(1-3\sigma_l / \mu_l) \cdot \mu_l$. Due to the requirement that the left boundary of $V_o$ should be lower than the LB of $|V_{\text{RESET}}|$, a conjoint relationship between $\sigma_l$ and $\sigma_{V_{\text{RESET}}}$ is derived in (4-4).

\[
\left(1 + \frac{3 \sigma_l}{\mu_l}\right) \frac{\mu_l}{2} - \left(1 + \frac{3 \sigma_l}{\mu_l}\right) \frac{\mu_l}{2} \cdot V_o \approx \left(1 + \frac{3 \sigma_{V_{\text{RESET}}}}{\mu_{V_{\text{RESET}}}}\right) \mu_{V_{\text{RESET}}} \quad (4-4)
\]

When input case is LHH, the right boundary of voltage level is determined by the minimum pull-up resistance, which changes from $\mu_l$ to $(1-3\sigma_l / \mu_l) \cdot \mu_l$, and the maximum pull-down resistance, which changes from $\mu_l$ to $(1-3\sigma_l / \mu_l) \cdot \mu_l$. Due to the requirement that the right boundary of $V_o$ should be larger than the UB of $|V_{\text{RESET}}|$, the corresponding expression is shown in (4-5).

\[
\left(1 + \frac{3 \sigma_l}{\mu_l}\right) \frac{\mu_l}{2} - \left(1 + \frac{3 \sigma_l}{\mu_l}\right) \frac{\mu_l}{2} \cdot V_o \approx \left(1 + \frac{3 \sigma_{V_{\text{RESET}}}}{\mu_{V_{\text{RESET}}}}\right) \mu_{V_{\text{RESET}}} \quad (4-5)
\]

From (4-4) & (4-5), a relationship between $\sigma_l / \mu_l$ and $\sigma_{V_{\text{RESET}}} / \mu_{V_{\text{RESET}}}$ can be estimated, as shown in Fig. 11(a). The area below both curves means $\sigma_l / \mu_l$ and $\sigma_{V_{\text{RESET}}} / \mu_{V_{\text{RESET}}}$ that can satisfy the two equations and can implement the logic correctly. Besides, we found that the curve from (4-4) is higher than that from (4-5). It is because when input case is LLH, the variation is lower due to parallel connection of two RRAMs, and as a result, the range of voltage level is lower than that of LHH, which makes (4-4) easier to be satisfied.

\[\text{FIGURE 10. (a) Negative sweep for RRAM with } V_{\text{RESET}} \text{ variation and voltage levels for different input cases. (b) Boundary change after considering resistance variation } \sigma_l / \mu_l \text{ and corresponding change of } \sigma_{V_{\text{RESET}}} / \mu_{V_{\text{RESET}}}.\]

The points marked inside Fig. 11(b) are other kinds of devices from reference, and as a result, it is hard to realize FELIX with existing devices. In order to show the changing trend, we simulate the correction with device parameters of different $\sigma_l / \mu_l$ and $\sigma_{V_{\text{RESET}}} / \mu_{V_{\text{RESET}}}$ in Fig. 12. From the gradual change of color, the correction decreases to 70% by degree.

\[\text{FIGURE 11. (a) Requirement from case LLH and LHH. (b) Relationship between } \sigma_{V_{\text{RESET}}} / \mu_{V_{\text{RESET}}} \text{ and } \sigma_l / \mu_l.\]

Similarly, for the input RRAMs, voltage drop between TE and BE is $(V_o-V_s)$, while for HHH case, this drop comes to maximum value $V_o$ since $V_s=0$. As a result, $V_{\text{SET}}$ should satisfy the requirement that $V_o$ for HHH case should not exceed the minimum value so that the resistance state of input RRAMs can be maintained, as shown in Fig. 13(a). Since the ideal value of $\mu_{V_{\text{RESET}}}$ is $7/12 V_o$, the value of $\mu_{VSET}$ can be defined by the ratio of $\mu_{VSET} / \mu_{V_{\text{RESET}}}$, marked as $r$, which can be written as:

\[
V_o < (1-3 \frac{\sigma_{VSET}}{\mu_{VSET}}) \cdot r \cdot \mu_{V_{\text{RESET}}} \quad (4-6)
\]

The relationship of the switching voltage ratio $r$ with requirement on $\sigma_{VSET}$ is shown in Fig. 13(b). For example, with switching voltage ratio $r=2$, the maximum tolerable $\sigma_{VSET} = 0.05$, and if device has much more asymmetric I-V curve, it can tolerate more variation of SET voltage.
Simulation results of resistance variation $\sigma_{VSET}=0.3$ and $\sigma_{\mu VRESET}=0.1$ are shown in Fig. 14, with partial error for the middle two cases.

![FIGURE 13. (a) Positive sweep for RRAM and voltage levels for different input cases. (b) Relationship between the ratio of $\mu VSET/\mu VRESET$ and $\sigma VSET/\mu VSET$.](image)

![FIGURE 14. Simulation results of correction for each input case. The error bar shows different probabilities in 10 repetitions, with each repetition for 100 times simulation.](image)

According to Table 3, most existing ECM device has resistance variation over 20%, it is due to conductive filament (CF) breaks at different positions, the metal ions drift and colliding under the action of electric field. The metal ions are reduced and accumulated at different positions of the bottom electrode or the branch of CF [43]. Origin of device-to-device variability is attributed to discrepancies in the fabrication processes such as variation in the switching oxide thickness, the surface roughness of the electrodes, etching damages [44]. It eventually leads to the uncertainty of the shape of the metal filament and the contact area with the electrode in each switching process, which is reflected in the variation of resistance and switching voltage.

**V. CONCLUSION**

This paper analysed the advantage of minority logic among other basic Boolean logic while implementing in-memory computing. Based on the analysis, we found that some requirements on RRAM device are necessary for realizing basic logic cell in circuit array. Since there is consensus that ECM RRAM has asymmetric $V_{SET}$ and $V_{RESET}$, we fabricated Cu/ZnO/Pt device, and the I-V curve can exactly satisfy requirements. By demonstrating the feasibility of basic minority logic cell, four RRAMs were analysed. However, due to the failure of one case, we found that the variation of resistance can affect the range of separating different cases. In summary, after exploring several emerging memory technologies that have strong potential to be commercialized in future, we find FELEX is incompatible with them due to the tight voltage and resistance variation requirement.

### REFERENCES

[1] D. Ielmini and H.-S. P. Wong, “In-memory computing with resistive switching devices,” *Nat Electron.*, vol. 1, no. 6, pp. 333–343, Jun. 2018.

[2] M. A. Zidan, J. P. Strachan, and W. D. Lu, “The future of electronics based on memristive systems,” *Nat Electron.*, vol. 1, no. 1, pp. 22–29, Jan. 2018.

[3] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, “Memristive” switches enable ‘stateful’ logic operations with material implication,” *Nature*, vol. 464, no. 7329, pp. 873–876, Apr. 2010.

[4] S. Kvatinisky et al., “MAGIC—Memristor-Aided Logic,” *IEEE Trans. Circuits Syst. II*, vol. 61, no. 11, pp. 895–899, Nov. 2014.

[5] S. Shin, K. Kim, and S.-M. Kang, “Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations,” *IEEE Trans. Circuits Syst. II*, vol. 58, no. 7, pp. 442–446, Jul. 2011.

[6] R. Ben Hur, N. Wald, N. Talati, and S. Kvatinisky, “Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic,” in *2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, Irvine, CA, Nov. 2017, pp. 225–232.

[7] B. Hoffner, V. Rana, S. Menzel, R. Waser, and S. Kvatinisky, “Experimental Demonstration of Memristor-Aided Logic (MAGIC) Using Valence Change Memory (VCM),” *IEEE Trans. Electron Devices*, vol. 67, no. 8, pp. 3115–3122, Aug. 2020.

[8] X. Hu, M. J. Schultz, M. Kramer, A. Bagla, A. Shetty, and J. S. Friedman, “Overhead Requirements for Stateful Memristor Logic,” *IEEE Trans. Circuits Syst. I*, vol. 66, no. 1, pp. 263–273, Jan. 2019.

[9] X.-Y. Wang et al., “High-Density Memristor-CMOS Ternary Logic Family,” *IEEE Trans. Circuits Syst. I*, vol. 68, no. 1, pp. 264–274, Jan. 2021.

[10] L. Amaru, P.-E. Gaillardon, and G. De Micheli, “Majority-based synthesis for nanotechnologies,” in *2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)*, Macao, Macao, Jan. 2016, pp. 499–502.

[11] V. Pudi, K. Sridharan, and F. Lombardi, “Majority Logic Formulations for Parallel Adder Designs at Reduced Delay and Circuit Complexity,” *IEEE Trans. Comput.*, vol. 66, no. 10, pp. 1824–1830, Oct. 2017.

[12] I. A. Young and D. E. Nikonov, “Principles and trends in quantum nano-electronics and nano-magnetics for beyond-CMOS computing,” in *2017 47th European Solid-State Device Research Conference (ESSDERC)*, Leuven, Sep. 2017, pp. 1–5.

[13] L. Amaru, P.-E. Gaillardon, and G. De Micheli, “Majority-Inverter Graph: A New Paradigm for Logic Optimization,” *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 35, no. 5, pp. 806–819, May 2016.

**TABLE 3. Summary of resistance variation of ECM RRAM.**

| Structure                  | $V_{SET}$ (V) | $V_{RESET}$ (V) | HRS (Ω) | LRS (Ω) | $\sigma_{VSET}/\mu VSET$ (%) | $\sigma_{\mu VRESET}/\mu VRESET$ (%) |
|---------------------------|---------------|-----------------|---------|---------|-----------------------------|--------------------------------------|
| Cu/BN/Ti/Au               | 2             | -1              | 8E3     | 1E2     | 0.62                        | 0.4                                  |
| Au/sheet-rich silk/Ag     | 1.2           | -1.2            | 1E7     | 200     | 0.5                         | 0.2                                  |
| Au/ZrO$_2$/Ag             | 0.6           | -0.4            | 1E8     | 1E3     | 0.25                        | 0.5                                  |
| Ag/ZnO/Mn/Pt              | 2             | -1.4            | 1E9     | 100     | 0.4                         | 0.5                                  |
| Cu/ZrO$_2$/Pt             | 1.4           | -0.8            | 5E9     | 150δ0   | 0.8                         | 0.26                                 |

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/
[14] T. Zanotti, F. M. Puglisi, and P. Pavan, “Reconfigurable Smart In-Memory Computing Platform and Supporting Logic-Based Artificial Neural Networks for Low-Power Edge Devices,” IEEE J. Emerg. Sel. Topics Circuits Syst., vol. 10, no. 4, pp. 478–487, Dec. 2020.

[15] S. Shirinzadeh, M. Sookht, P.-E. Gaillardon, and R. Drechsler, “Logic Synthesis for RRAM-Based In-Memory Computing,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 37, no. 7, pp. 1422–1435, Jul. 2018.

[16] J. Reuben, “Binary Addition in Resistance Switching Memory Array by Sensing Majority,” Micromachines, vol. 11, no. 5, p. 496, May 2020.

[17] S. Gupta, M. Imani, and T. Rosing, “FELIX: fast and energy-efficient logic in memory,” in Proceedings of the International Conference on Computer-Aided Design, San Diego California, Nov. 2018, pp. 1–7.

[18] C. Schindler, M. Weides, M. N. Kozicki, and R. Waser, “Low current resistive switching in Cu–SiO2 cells,” Appl. Phys. Lett., vol. 92, no. 12, p. 122910, Mar. 2008.

[19] S. Z. Rahaman et al., “Bipolar Resistive Switching Memory Using Cu Metallic Film in Ge[substrate]0.4Se[substrate]0.6 Solid Electrolyte,” Electrochim. Solid-State Lett., vol. 13, no. 5, p. H159, 2010.

[20] T. S. Lee, N. J. Lee, H. Abbas, H. H. Lee, T.-S. Yoon, and C. J. Kang, “Compliance Current-Controlled Conducting Filament Formation in Tantalum Oxide-Based RRAM Devices with Different Top Electrodes,” ACS Appl. Electron. Mater., vol. 2, no. 4, pp. 1154–1161, Apr. 2020.

[21] W. Lee et al., “Excellent State Stability of Cu/SiC/Pt Programmable Metalization Cells for Nonvolatile Memory Applications,” IEEE Electron Device Lett., vol. 32, no. 5, pp. 680–682, May 2011.

[22] C. Schindler, G. Staikov, and R. Waser, “Electrode kinetics of Cu–SiO2-based resistive switching cells: Overcoming the voltage-time dilemma of electrochemical metallization memories,” Appl. Phys. Lett., vol. 94, no. 7, p. 072109, Feb. 2009.

[23] T. Tsuruoka, K. Terabe, T. Hasegawa, and M. Aono, “Forming and switching mechanisms of a cation-migration-based oxide resistive memory,” Nanotechnology, vol. 21, no. 42, p. 425205, Oct. 2010.

[24] F. Zhuge et al., “Improvement of resistive switching in Cu/ZnO/Pt sandwiches by weakening the randomness of the formation/rupture of Cu filaments,” Nanotechnology, vol. 22, no. 27, p. 275204, Jul. 2011.

[25] S. Abdul Hadi, K. M. Humood, M. Abi Jaoude, H. Abunahla, H. F. A. Shehhi, and B. Mohammad, “Bipolar Cu/HfO2/p++ Si Memristors by Sol-Gel Spin Coating Method and Their Application to Environmental Sensing,” Sci Rep, vol. 9, no. 1, p. 9983, Dec. 2019.

[26] H. Xie et al., “Effect of low constant current stress treatment on the performance of the Cu/ZrOx/Pt resistive switching device,” Semicond. Technol., vol. 27, no. 10, p. 105007, Oct. 2012.

[27] W. Chen et al., “Switching characteristics of W/Zr/HfOx/TiN ReRAM devices for multi-level cell non-volatile memory applications,” Semicond. Sci. Technol., vol. 30, no. 7, p. 075002, Jul. 2015.

[28] T. S. Lee, N. J. Lee, H. Abbas, H. H. Lee, T.-S. Yoon, and C. J. Kang, “Compliance Current-Controlled Conducting Filament Formation in Tantalum Oxide-Based RRAM Devices with Different Top Electrodes,” ACS Appl. Electron. Mater., vol. 2, no. 4, pp. 1154–1161, Apr. 2020.

[29] M. Akbari, M.-K. Kim, D. Kim, and J.-S. Lee, “Reproducible and reliable resistive switching behaviors of AlO x /HfO x bilayer structures with Al electrode by atomic layer deposition,” RSC Adv., vol. 7, no. 27, pp. 16704–16708, 2017.

[30] F.-C. Chiu, P.-W. Li, and W.-Y. Chang, “Reliability characteristics and conduction mechanisms in resistive switching memory devices using ZrO thin films,” Nanoscale Res Lett, vol. 7, no. 1, p. 178, Dec. 2012.

[31] N. Xu et al., “Characteristics and mechanism of conduction/set process in TiN/ZrO/Pt resistance switching random-access memories,” Appl. Phys. Lett., vol. 92, no. 23, p. 232112, Jun. 2008.

[32] C.-Y. Lin, C.-Y. Wu, C.-Y. Wu, C.-C. Lin, and T.-Y. Tseng, “Memory effect of RF sputtered ZrO2 thin films,” Thin Solid Films, vol. 516, no. 2–4, pp. 444–448, Dec. 2007.

[33] L. Michalas, S. Stathopoulos, A. Khati, and T. Prodromakis, “Conduction mechanisms at distinct resistive levels of Pt/TiOx/Pt memristors,” Appl. Phys. Lett., vol. 113, no. 14, p. 143503, Oct. 2018.

[34] Q. Wu, W. Banerjee, J. Cao, Z. Ji, L. Li, and M. Liu, “Improvement of durability and switching speed by incorporating nanocrystals in the HfO x based random access memory devices,” Appl. Phys. Lett., vol. 113, no. 2, p. 023105, Jul. 2018.

[35] M.-X. Jia et al., “Ferroelectric polarization-controlled resistive switching in BaTiO3/SmNiO3 epitaxial heterostructures,” Appl. Phys. Lett., vol. 114, no. 10, p. 102901, Mar. 2019.

[36] V. Garcia and M. Bibes, “Ferroelectric tunnel junctions for information storage and processing,” Nat Commun., vol. 5, no. 1, p. 4289, Sep. 2014.

[37] S. Boyin et al., “Learning through ferroelectric domain dynamics in solid-state synapses,” Nat Commun., vol. 8, no. 1, p. 14736, Apr. 2017.

[38] C. Ma et al., “Sub-nanosecond memristor based on ferroelectric tunnel junction,” Nat Commun., vol. 11, no. 1, p. 1439, Dec. 2020.

[39] J. J. Kan et al., “A Study on Practically Unlimited Endurance of STT-MRAM,” IEEE Trans. Electron Devices, vol. 64, no. 9, pp. 3639–3646, Sep. 2017.

[40] C. Park et al., “Low RA Magnetic Tunnel Junction Arrays in Conjunction with Low Switching Current and High Breakdown Voltage for STT-MRAM at 10 nm and Beyond,” in 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, Jun. 2018, pp. 185–186.

[41] O. Golonka et al., “MRAM as Embedded Non-Volatile Memory Solution for 22FFL FinFET Technology,” in 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, Dec. 2018, p. 18.1.1-18.1.4.

[42] J. M. Slaughter et al., “Technology for reliable spin-torque MRAM products,” in 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, Dec. 2016, p. 21.5.1-21.5.4.

[43] F. Pan, “Experimental and Simulation Study of Resistive Switches for Memory Applications,” UC Berkeley, 2012, p. 117.

[44] A. Prakash and H. Hwang, “Multilevel Cell Storage and Resistance Variability in Resistive Random Access Memory,” Physical Sciences Reviews, vol. 1, no. 6, Jun. 2016.