Engineering the Hardware/Software Interface for Robotic Platforms – A Comparison of Applied Model Checking with Prolog and Alloy

Md Abdullah Al Mamun¹, Christian Berger¹ and Jörgen Hansson¹

Abstract—Robotic platforms serve different use cases ranging from experiments for prototyping assistive applications up to embedded systems for realizing cyber-physical systems in various domains. We are using 1:10 scale miniature vehicles as a robotic platform to conduct research in the domain of self-driving cars and collaborative vehicle fleets. Thus, experiments with different sensors like e.g., ultra-sonic, infrared, and rotary encoders need to be prepared and realized using our vehicle platform. For each setup, we need to configure the various domains. We are using 1:10 scale miniature vehicles and Jorgen Hansson {abdullah.mamun,christian.berger,jorgen.hansson}@chalmers.se

use cases. Furthermore, exchanging such an interface board might require the modification of existing low-level code or requires the development of new code for the embedded real-time OS to realize the data interchange with the given set of sensors/actors.

As a running example in this paper, we are using the STM32F4 Discovery Board [15] as shown in Fig. This figure depicts our complete hardware/software interface setup for our self-driving miniature vehicle consisting of different distance sensors, actuators for steering and accelerating the vehicle, an emergency stop over an RC-handset, as well as a connection to our inertial measurement unit (IMU) to measure accelerations and angular velocities for computing the vehicle’s heading. The configuration space for that interface board from which an optimal solution shall be chosen is shown in Fig.

The selection of an interface board of a certain type depends on different factors like computation power and energy consumption. Furthermore, it must support enough connection possibilities for the required sensors and actors. However, matching a given set of sensors and actors to the available pins of a considered hardware/software interface board is a non-trivial task because some pins might have a multiple usage; thus, using one pin for one connection use case would exclude the support of another connection use case. To derive the best decision how to connect the set of sensors and actors, we need to have a clear idea about all possible pin assignments up to a certain length \( l \), where \( l \) describes the number of considered pins for one configuration (e.g., a configuration length using ten pins could describe the usage of 4 digital, 4 analog, and 2 serial pins).

From our experience, manually defining a feasible pin assignment for a desired configuration requires roughly an hour, which includes checking the manual and to evaluate, if future use cases for the HW/SW interface board can still be realized. This process needs to be repeated, whenever the sensor layout is modified, e.g., by adding further sensors or replacing sensors with different types or replacing the existing interfacing board with a new one. Thus, this manual work is time-consuming and error-prone.

Technical Debt is a recently promoted metaphor that uses concepts from financial debt to describe the trend of increasing software development costs over time. Manual tasks that can be repetitive over time and that have the possibility of being automated are a form of technical debt that accrues interest over time whenever a manual task is repeated [17]. Thus automating the pin assignment configuration task would address challenges arising from technical debt.
In this paper, we address this configuration problem common for robotic platforms by applying model checking to find a) at least one possible pin assignment, b) all possible pin assignments, and consequently c) the best possible pin assignment in terms of costs. In our case, costs are defined as the number of multiple configurations per pin; e.g., let us assume one pin from the hardware/software interface board can be used for analog input, I²C bus, and serial communication; its price would be 3. Reducing the overall costs would result in a final pin assignment where pins with a low multiple usage are preferred to allow for further use cases of the board in the future.

We model the configuration problem as an instance of a domain-specific language (DSL) for the configuration space of a hardware/software interface board to serve the declarative languages Alloy [9] and Prolog [5]. Based on this model, we show how to realize the aforementioned three use cases in these languages while measuring the computation time to compare the model checking realized by these tools.

The rest of the paper is structured as follows: In Sec. II, the combinatorial optimization problem for engineering the hardware/software interface board is introduced, formalized, and constraints thereof are derived. Furthermore, the complexity of the configuration space is analyzed before the formal experiment of applying model checking with Alloy and Prolog and its results are described, analyzed, and discussed. The article closes with a discussion of related work and a conclusion.

II. ENGINEERING THE ROBOTIC HARDWARE/SOFTWARE INTERFACE—A COMBINATORIAL OPTIMIZATION PROBLEM

Fig. 1 shows the connection setup of the hardware/software interface board that we are using on our 1:10 scale self-driving miniature vehicle platform. In the given configuration, the board handles 14 different input sources and two output sinks:

- three Sharp GP2D120 infrared sensors which are generating a distance-dependent voltage level,
- an IMU Razor 9DoF board connected via a serial connection that provides acceleration and angular velocity data in all three dimensions as well as housing a magnetometer to provide information about the vehicle’s heading,
A. The Domain of Pin Assignment Configurations

In Fig. 3 a visualization for the domain of possible pin assignment configurations is depicted. The basic model can be represented by a graph $G$ consisting of nodes $N$ representing all pins of a hardware/software interface board, a set $E$ describing directed edges connecting the nodes, and a set $A$ of edge annotations representing concrete pin configurations. One concrete pin assignment configuration is then represented by a path $P$ from $n_B$ to $n_E$.

Furthermore, the following constraints must hold to restrict the set of possible paths through $G$ to consider only those representing valid configurations:

- The graph must not contain self-reflexive edges at the nodes because one pin can only be used once for a pin configuration usage.
- The path $P$ of a concrete pin assignment configuration must begin at $n_B$ and must end in $n_E$.
- The length of $P$ must be less than the size of set $N$.

This domain-specific model can also be represented as a table as shown in Fig. 3 which can be maintained with any spreadsheet tool for example. Thus, only all possible configuration settings need to be defined per pin because all aforementioned constraints must be considered only during the concrete assignment process, which in turn can be fully automated with model checking. An overview of the model checking workflow is shown in Fig. 4.

The concrete realizations for both paths in the workflow are described in Sec. III-B for Prolog and in Sec. III-C for...
Alloy.

B. Complexity Considerations

The combinatorial complexity of finding a solution for the pin assignment problem for a given configuration with a length $l$ is determined by the following three dimensions: Set $N$ of available pins, set $M$ of different configurations per pin, and the maximum length $L$ up to which the assignments shall be solved.

For $|M| = 1$, the combinatorial problem is reduced to determining how many possibilities $C_{|M|=1}$ are available to pick $k$ objects from $N$ as calculated by the binomial coefficient shown in Eq. 1. Hereby, $k$ describes the length of a considered configuration.

$$ C_{|M|=1} = \sum_{k=1}^{L} \left( \begin{array}{c} |N| \\ k \end{array} \right) = \sum_{k=1}^{L} \frac{|N|!}{(|N|-k)!k!}, $$

(1)

However, the configuration space grows once the limitation for set $M$ is relaxed as outlined in the following example:

$$ C_{|M|=1} = 4 + 6 + 4 + 1 = 15. $$

$$ C_{|M|=2} = 4 \cdot 2 + 6 \cdot 3 + 4 \cdot 5 + 1 \cdot 6 = 47. $$

$$ C_{|M|=3} = 4 \cdot 3 + 6 \cdot 6 + 4 \cdot 10 + 1 \cdot 15 = 103. $$

... 

Analyzing the factors, which are multiplied with the binomial coefficient summands, it can be seen that they are constructed by the rule depicted by Eq. 2.

$$ K(n, m) = \begin{cases} 1 + \sum_{p=1}^{m} K(p, m-1) & \text{if } m > 1, \\ 1 & \text{otherwise}. \end{cases} $$

(2)

Using Eq. 2, Eq. 1 can be adapted for the generic case as shown in Eq. 3.

$$ C_{|M|} = \sum_{k=1}^{L} \left( \begin{array}{c} |N| \\ k \end{array} \right) \cdot K(k, |M|). $$

(3)

With Eq. 3 a hardware/software interface board consisting of 6 pins each providing 4 different configuration possibilities would result in 1,519 different assignment options.

III. EVALUATING APPLIED MODEL CHECKING FOR PIN ASSIGNMENT CONFIGURATIONS

In the previous section, we have outlined the domain of possible pin assignment configurations alongside with complexity considerations. Now, we investigate the following research questions related to the challenges during the engineering process of the hardware/software interface for robotic platforms:

RQ-1: How can Prolog be used to apply model checking on instances of the domain of possible pin assignment configurations to determine a feasible, all possible, and the best configuration assignment?

RQ-2: How can Alloy be used to apply model checking on instances of the domain of possible pin assignment configurations to determine a feasible, all possible, and the best configuration assignment?

RQ-3: Which approach performs better compared to the other for the particular use cases?

Since we have full control over the involved parameters for the model checkers, we carried out a formal experiment according to [11] to answer the research questions.

A. Designing the Formal Experiment

To compare the possibilities and performance of Prolog and Alloy, both tools were used to solve the following problems:

1) Basis for the formal experiment was the concrete instance of possible pin assignment configurations for
the 46 pins of our hardware/software interface board STM32F4 Discovery board.

2) From this instance, 30 trivial assignments with costs of 1 were removed because any identified assignment for the pins with multiple usage can be simply extended by pins with costs 1 without modifying the assignment for the other pins.

3) For the remaining 16 pins as shown in Fig. 2 which can be used with multiple configurations up to costs of 4, a pin assignment for a given configuration of varying lengths ranging from 0 up to 10 is needed to be solved for the use cases one feasible, all possible, and the best pin assignment.

4) The given configuration, for which pin assignments are needed to be determined, consisted of \{analog, analog, icu, analog, analog, serial-tx, serial-rx, can-tx, i2c-sda\}. This list was shortened from the end to provide shorter configurations as input.

5) To verify that both model checking approaches identify also impossible configurations, a given configuration containing too many elements from a given type of set A was constructed.

6) For every use case and for every configuration length, the required computation time was determined.

To answer RQ-1 and RQ-2, respectively, we decided to use action design research [13] as the method to identify and analyze a domain problem for designing and realizing an IT artifact to address the problem.

To answer RQ-3, we decided to measure the required computation time for each approach because in our opinion, it is the apparent influencing factor for the last stage in our workflow, where researchers and developers have to cope with during the development and usage of a robotic platform.

According to Eq. 3, the total configuration space for the running example with \(|N| = 16\) pins and \(|M| = 20\) configuration possibilities would contain 1,099,126,862,792 elements. However, due to the reduced number of multiple usages per pin in our concrete example of the STM32F4 Discovery Board, this space is reduced to 14,689,111 possibilities.

In the following, the formal experiment with Prolog and Alloy is described respectively.

B. Verification Approach Using Prolog

Target Model Design

This approach uses the logic programming language Prolog [5] to verify a given input configuration for the hardware/software interface. Prolog is a declarative language based on Horn clauses. Our target model which we derive from the tabular input specification consists of facts and an inference part. A fact in our model describes hereby a possible configuration as a mapping from the given configuration assignment to a pair consisting of a list of specific pins realizing this configuration and the associated costs like the following: config([analog, analog], [[pa1, pa2], 7]). This fact describes that pins pa1 and pa2 can be used to serve two analog inputs with the associated costs of 7.

An excerpt of the inference rules is shown in Fig. 5 providing the interface to the the target model. Hereby, we have the methods to get one feasible (getConfig/2), all possible (allConfigs/3), and the best pin assignment (cheapestConfig/3). Due to optimization reasons, the facts and inference rules are instantiated for the particular lengths of given configurations.

Model Transformation & Constraint Mapping

To transform our input specification from the domain of possible pin assignment configurations to the target model in Prolog, we have realized the model transformation in Java. Hereby, the algorithm recursively traverses the tabular representation to create a hashmap with an ordered list of a configuration assignment as a key and a list of possible pins realizing this assignment as the associated value to the key. Due to the internal order of the used keys, the set of identified possible configurations was reduced. However, this design decision would require that the user would need to specify an ordered configuration request to find a suitable match from the facts; to relax this constraint, Prolog’s function msort/2 was incorporated to sort any request before it is actually evaluated while preserving duplicates. Furthermore, during the table traversal, the constraints as listed in Sec. II-A are obeyed to avoid self-reflexive pin assignments or resulting configurations using more pins than available.

The resulting hashmap is then iterated to create the single facts for Prolog by resolving the keys to the list of associated pins realizing this configuration. During this step, the specific costs for a concrete pin assignment are also determined. Generating the target model and applying the constraints during the traversal process took approximately 2,102.4s. These processing steps need to be done only once per hardware/software interface board since the actual model checking is realized in Prolog afterwards.

Results

In the following, the results from our experiment applying model checking with Prolog are presented. In Table I, the costs for one feasible pin assignment alongside with the Prolog computation time for different configuration lengths from 1
to 10 are shown. This table also shows the computation times for impossible configurations.

| Length | Costs for feasible assignment | Computation time for feasible configuration | Computation time for impossible configuration |
|--------|-------------------------------|--------------------------------------------|---------------------------------------------|
| 1      | 3                             | 0s                                         | 0s                                          |
| 2      | 7                             | 0s                                         | 0s                                          |
| 3      | 11                            | 0s                                         | 0s                                          |
| 4      | 13                            | 0s                                         | 0.01s                                       |
| 5      | 15                            | 0.03s                                      | 0.02s                                       |
| 6      | 17                            | 0.11s                                      | 0.10s                                       |
| 7      | 19                            | 0.29s                                      | 0.30s                                       |
| 8      | 21                            | 0.78s                                      | 0.64s                                       |
| 9      | 23                            | 1.06s                                      | 1.06s                                       |
| 10     | 26                            | 2.47s                                      | 1.36s                                       |

**TABLE I**

PROLOG RESULTS TO CHECK BOTH POSSIBLE AND IMPOSSIBLE PIN CONFIGURATIONS FOR DIFFERENT CONFIGURATION LENGTHS.

Table II shows the results to find all possible pin assignment configurations and among them, also the best assignment in terms of costs for different configuration lengths from 1 to 10. If the identified pin assignment solution is cheaper compared to the previous table, the costs are highlighted.

| Length | Number of all possible assignments | Costs for best assignment | Prolog computation time (all/best) |
|--------|-----------------------------------|---------------------------|-----------------------------------|
| 1      | 5                                 | 2                         | 0s/0s                             |
| 2      | 10                                | 4                         | 0s/0s                             |
| 3      | 10                                | 7                         | 0s/0s                             |
| 4      | 24                                | 9                         | 0.01s/0.01s                       |
| 5      | 11                                | 13                        | 0.06s/0.03s                       |
| 6      | 2                                 | 17                        | 0.22s/0.11s                       |
| 7      | 8                                 | 19                        | 0.61s/0.30s                       |
| 8      | 20                                | 21                        | 1.46s/1.64s                       |
| 9      | 20                                | 25                        | 2.42s/1.08s                       |
| 10     | 32                                | 26                        | 4.06s/1.38s                       |

**TABLE II**

RESULTS TO CHECK FOR ALL POSSIBLE AS WELL AS THE BEST PIN ASSIGNMENT FOR DIFFERENT CONFIGURATION LENGTHS. IF A BETTER PIN ASSIGNMENT IN TERMS OF COSTS WAS FOUND COMPARED TO TABLE I THE ENTRY IS HIGHLIGHTED.

C. Verification Approach Using Alloy

Target Model Design

This approach uses Alloy [9] to verify the input configuration space of the hardware/software interface. Alloy is a declarative language influenced by the Z specification language. Alloy expressions are based on first order logic and models in Alloy are amenable to fully automatic semantic analysis. However, Alloy does not perform fully exhaustive analysis of the models but rather makes reductions to gain performance.

We have used assertions in Alloy to verify whether a certain configuration is viable in the hardware/software interface board. Checking assertions results either true or false reflecting the unsatisfiability of the given predicate. If a predicate is not satisfiable, the Alloy analyzer reports counterexamples showing how the predicate is invalid.

To use Alloy for model checking, we transform the tabular input specification into an equivalent representation as described by a meta-model consisting of classes Pin, ConnType, ConnDetail, and Cost and references connType, connDetail, and cost originating from Pin with mapping cardinalities 0 - 1.*, 0 - 1.* and 1 - 1 respectively to the respective classes. Hereby, Cost is a derived construct originally not available in the input specification.

Model Transformation & Constraint Mapping

A given instance model conforming to the meta-model alongside with the domain constraints as listed in Sec II-A is transformed to an Alloy specification. This instance model defines Alloy signatures for all connection types, connection details and pins available in the input specification. Two signatures from the specification are shown in Fig. 6.

```alloy
one sig PA1 extends Pin {} {
  conntype = ANALOG + ICU + ICU
  conn_detail = ADC1_IN1 + TIM2_CH2 + TIM5_CH2
  cost = 3
}

one sig PA2 extends Pin {} {
  conntype = ANALOG + SERIAL_TX + ICU + ICU
  conn_detail = ADC1_IN2 + UART2_TX + TIM2_CH3 + TIM5_CH3
  cost = 4
}
```

Checking Alloy assertions can find a feasible pin assignment for a given configuration. Assertions in Alloy may report counterexamples showing violations of the assertions with respect to the specification facts. Since, we want to find out a possible pin configuration, we generate assertions in Alloy assuming that the inverse statement of that request would be true. Then, we let Alloy find a counterexample, which in turn represents a possible realization of the desired configuration. An example for such a negated statement is depicted in Fig. 7.

```alloy
assert ANALOG_ANALOG {
  all disj p1, p2:Pin |
  not (ANALOG in p1.conntype &
    ANALOG in p2.conntype)
}
```

Fig. 7. Generated negated assertion for the desired configuration “ANALOG, ANALOG”.

If Alloy succeeds to find a counterexample, the variables
p1 and p2 contain a feasible assignment to the pins of the hardware/software interface board. We have dealt with two ways of generating Alloy assertions. First, assertions for finding a feasible pin assignment for a desired configuration. This follows a trivial solution of reading and transforming the input string into Alloy expressions similar to the Fig. 7

Second, assertions for finding the best possible solution. Alloy does not support higher order quantification to write predicates or assertions, which can automatically compute the cheapest possible pin assignment for a certain configuration of a specific length. Thus, we have generated a series of assertions where each of the assertions explores the possibility of a pin assignment for a specific total cost level. If we consider a domain of possible pin assignments with a minimum pin cost \( PC_{min} \) and maximum pin cost \( PC_{max} \), then for a desired configuration of length \( l \), we have generated in total \( l \times PC_{max} - l \times PC_{min} \) assertions. We have written a Java program to iteratively call these assertions within a cost-range starting from the cheapest possible cost for the desired configuration (i.e., \( l \times PC_{max} \)) to the maximum possible cost (i.e., \( l \times PC_{max} \)) and we stop the iteration as soon as we have found a solution.

Assertions for computing the best possible solution differ from the assertion in Fig. 7 To enable this use case, we added the expression “p1.cost.add[p2.cost]<=X” where X is taking a total cost value within the range mentioned above inside the not() expression of the assertion and by specifying integer bit-width in the corresponding check statement.

To generate the Alloy specification from the domain model, our Java program took approximately 0.3s. This step needs to be done only once per hardware/software interface board.

Results

The results of possible and impossible desired pin configuration are presented in Table III, showing costs and computation time for possible and impossible configurations. Table IV shows results for all and best pin assignments for possible desired configurations. A cost in these tables is a sum of all the costs of the pins associated with the solution of the desired configuration. The sum of the costs is not automatically processed by Alloy. However, it would be possible to post-process the output data to automatically compute the costs.

D. Analysis and Discussion

The results show that with Alloy, the growth of the computation time with respect to the increasing lengths of the desired configurations is moderate both for finding a feasible solution and for computing an impossible configuration. On the other hand, Prolog performs better on finding all and best pin assignments for a desired possible configuration. However, in the given scope of this experiment, both Prolog and Alloy not only are able to find solutions for all of the outlined use cases but also reporting the same solution with the same costs for finding the best pin assignment for a possible desired configuration.

The reason behind the surprisingly higher number of solutions reported by Alloy for all possible solutions is that the generated Alloy assertions report solutions that are not unique with respect to the pins.

From a practical point of view, finding a best pin assignment for a desired possible configuration is more valuable than feasible and all pin assignments. To find the best pin assignment, both Prolog and Alloy computation times increase by the length of the configuration. In this case, the growth of Prolog is smaller than the one from Alloy which ranks Prolog more scalable with the size of the configuration length compared to Alloy under the terms of settings for our experiment.

Furthermore, the Prolog solution provides a better user interaction in terms of taking input configuration requests and producing corresponding output. Moreover, the Prolog solution calculates the costs automatically, which is not inherently supported by Alloy but possible to achieve with work-around solutions.

Concerning the generation of the target model specification
in the second stage of our workflow, Alloy takes considerably less time and space compared to Prolog. The size of the Alloy specification is less than 100KB compared to 1.7GB for Prolog. Loading the Alloy specification happens nearly instantly, while loading and compiling the target model specification for Prolog to start the model-checking process took 346.99s.

E. Threats to Validity

We discuss threats to validity to the results of our experiment according to the definition reported by Runeson and Höst [12]:

- **Construct validity.** With respect to RQ-1, the outlined approach with Prolog showed a possibility to apply model checking to verify a given configuration and to find a feasible, all possible, and the best pin assignment for a problem size, where researchers and engineers working with robotic platforms are faced with. As RQ-2 mentions, the solution with Alloy is also able to find a feasible, all, the and best pin assignment for a specific pin configuration. A check statement in Alloy does not guarantee that the associated assertion is valid, if it does not report a counterexample unless the scope of the check is proper. We have taken necessary measures so that the scope always covers all possible solutions. For example, for finding the best possible pin assignment, we have introduced the bit-width of the integer in every check statement after assuring that the total costs of the resulting pin assignment would always be within the scope.

For RQ-3, we consider the **required computation time** as the significantly influencing factor where researcher and engineers have to cope with when to find a possible pin configuration during experiments with robotic platforms. Other factors like memory consumption, experiment preparation time, reusability, or even model maintenance could have been also considered as influencing the performance. However, we have agreed on referring to the computation time only in our experiment.

- **Internal validity.** All experiments were executed on a 1.8GHz Intel Core i7 with 4GB RAM running Mac OS X 10.8.4. Furthermore, we have used the same sets of desired configurations for both RQ-1 and RQ-2. Among them, one set contains desired configurations of different lengths that are solvable and the other consists of configurations that are unsolvable.

Concerning both RQ-1 and RQ-2, we outlined a possible solution how to utilize Prolog and Alloy for model checking. We do not claim having realized the best solution; yet, our results with respect to the required computation underline that both approaches are able to handle problem dimensions from real-world examples in an efficient way to assist researchers and developers. The results for RQ-3 might be influenced by the chosen execution platform as the varying computation times Table III suggests. However, the standard deviation for these results is rather small and thus, we consider the negative influence of other running processes on our measurements to be rather low.

- **External validity.** As the accompanying search for related work unveiled, the challenge of solving the pin assignment problem appears to be of relevance for researchers and developers dealing with robotic platforms, which interact as cyber-physical systems through sensors and actors with the surroundings. In this regard, both approaches for RQ-1 and RQ-2 outline useful ways how to address the practical problem of assigning input sources and output sinks to a hardware/software interface board. Furthermore, similar combinatorial problems, which can be expressed using either the graph-based or the tabular representation, can be solved in an analogous manner.

The measurements and results to answer and discuss RQ-3 help researchers and developers to estimate the computational effort that must be spent to process and solve problems of a similar size and setup.

- **Reliability.** Since both outlined solutions for RQ-1 and RQ-2 depend on the design decisions met by the authors of this article, it is likely that there might be other designs to realize the model checking approaches in Alloy or Prolog, respectively. However, according to our results, our design and implementations are useful enough to be applicable to real-world sized problems. Since it was not our goal to focus on the utmost optimization for the outlined design and approaches, future work could be spent in this direction.

With respect to RQ-3, we utilized standardized means to measure the required computation time. For Prolog, we used its standard profiling interface `profile/1` to gather data and for Alloy, `System.currentTimeMillis()` Java method to calculate the time.

IV. RELATED WORK

This article extends our previous work on self-driving miniature vehicles [2]. Since we are focusing on the software engineering challenges [4] during the software development for this type of robotic platforms, this work is aligned with our model-based composable simulations [3] where we are trying to find the best suitable sensor setup for a specific application domain of a robotic platform before realizing it on the real platform.

The supplier of the STM32F4 Discovery Board provides a tool called MicroXplorer to assist the developer in verifying the selected pin assignment [16]. For that purpose, the user needs to select a desired pin configuration to let the tool subsequently check whether it is realizable by the microprocessor. In contrast to that with the verification approaches outlined in this article, we require the user only to specify the desired set of input sources and output sinks letting our model checkers finding a feasible, all possible, or the best pin assignment configuration. Furthermore, our verification approaches are flexible enough to also enable the merging, concatenation, and comparison of several existing
configurations since both approaches depend only on the domain model, which can be accessed in a textual way.

Another tool which is freely available is called CoSmart [6] providing a similar support as the commercial one described before. However, at the time of writing, our desired hardware/software setup consisting of STM32F4 Discovery Board and Chibi/OS as real-time operating system is not supported yet. Moreover, the tool neither assists the user in finding a feasible nor the best possible pin assignment.

Other work in the domain of model checking using constraint logic programming was published e.g. by [8] and [7]. They focus on verifying that a given specification holds certain properties, while our approaches also aim for optimizing a given combinatorial problem with respect to predefined costs.

Another approach aiming for utilizing logic programming to find solutions for a pin assignment configuration problem is reported by the authors of [10]. However, their work does neither contain a description of a possible design how to realize this problem using a logical programming language nor any experimental results.

V. CONCLUSION AND OUTLOOK

In this article, we consider the problem of finding a feasible, all possible, or the best pin assignment configuration for a hardware/software interface board. This task needs to be addressed by researchers and developers dealing with embedded systems for robotic platforms to define how a set of sensors like ultra-sonic or infrared range finders and actors like steering and acceleration motors need to be connected in the most efficient way.

We have modeled the domain of possible pin configurations for such boards and analyzed its complexity. On the example of the hardware/software interface board STM32F4 Discovery Board which we are using on our self-driving miniature vehicles, we have modeled its pin configuration possibilities into a graph-based representation. To verify a desired configuration to be matched with a possible pin assignment, we traversed the graph and created an equivalent target model for the declarative languages Prolog and Alloy, respectively. Using our example resulting in 14,689,111 configuration possibilities, we ran an experiment for the aforementioned three use cases and figured out that Alloy performs up to more than three times better finding feasible solutions for possible desired configurations and reporting insolvability of the impossible desired configurations. On the contrary, Prolog performs up to more than three times better finding all possible and best solutions for a given desired possible configuration. Moreover, the Prolog solution is more scalable with the increased configuration length which is reflected by the lower standard deviations for these use cases.

Using our Eq. [3] it can be seen that the number of possible configurations increases when either the number of pins or the number of functions per pin are increased. However, increasing the former let the size of the problem space grow significantly faster than increasing the latter. Furthermore, adding more physical pins is also a costly factor; thus, researchers and engineers will continuously have to deal with the problem of finding a feasible, all possible, or the best pin assignment configuration for their specific robotic platform.

Future work needs to be done to analyze this increasing complexity from the model checking point of view to estimate to which level of complexity instance models can still be handled properly by the model checking. Furthermore, semantic constraints like having assigned a pin for data transmission always requires another pin dealing with data receiving, need to be analyzed how they constrain the problem space and how they can be considered to optimize the target models in the particular declarative languages. The generalizability of the presented approach for finding a pin assignment configuration in an automated manner needs to be evaluated further with further popular COTS HW/SW interface boards. The degree of generalizability would also contribute to determine the effectiveness of the solution for addressing challenges arising from technical debt.

REFERENCES

[1] C. Basarke, C. Berger, K. Berger, K. Cornelsen, M. Doering, J. Effertz, T. Form, T. Gulke, F. Graefe, P. Hecker, K. Homeier, F. Klose, C. Lipski, M. Magnor, J. Morgenroth, T. Notthdurft, S. Ohl, F. W. Rauskolb, B. Rumpe, W. Schumacher, J. M. Wille, and L. Wolf. Team CarOLO - Technical Paper. Informatik-Bericht 2008-07, Technische Universität Braunschweig, Braunschweig, Germany, Oct. 2008.
[2] C. Berger, M. A. Al Mamun, and J. Hansson. COTS-Architecture with a Real-Time OS for a Self-Driving Miniature Vehicle. In E. Schiller and H. Lönn, editors, Proceedings of the 2nd Workshop on Architecture Safety in Collaborative Mobile Systems (ASCoMS), Toulouse, France, Sept. 2013.
[3] C. Berger, M. Chaudron, R. Heldal, O. Landsiedel, and E. M. Schiller. Model-based, Composable Simulation for the Development of Autonomous Miniature Vehicles. In Proceedings of the SCS/IEEE Symposium on Theory of Modeling and Simulation, San Diego, CA, USA, Apr. 2013.
[4] C. Berger and B. Rumpe. Engineering Autonomous Driving Software. In C. Rouff and M. Hinchee, editors, Experience from the DARPA Urban Challenge, pages 243-271. Springer-Verlag, London, UK, 2012.
[5] W. F. Clocksin and C. S. Mellish. Programming in Prolog. Springer Berlin Heidelberg, 5th edition, 2003.
[6] CooCox. CoSmart. http://www.coocox.org/CoSmart.html, Aug. 2013.
[7] C. Ghezzi, D. Mandrioli, and A. Morzenti. TRIO : A Logic Language for Executable Specifications of Real-Time Systems. Journal of Systems and Software, 12(2):107–123, May 1990.
[8] G. Gupta and E. Pontelli. A Constraint-based Approach for Specification and Verification of Real-time Systems. In Proceedings Real-Time Systems Symposium, pages 230–239. IEEE Comput. Soc, Dec. 1997.
[9] D. Jackson. Alloy: a lightweight object modelling notation. ACM Trans. Softw. Eng. Methodol., 11(2):236–290, Apr. 2002.
[10] B. Joshi, F. M. Rizwan, and R. Shettar. MICROCONTROLLER PIN CONFIGURATION TOOL. International Journal on Computer Science and Engineering, 4(05):886–891, 2012.
[11] S. L. Pfleeger. Design and Analysis in Software Engineering. Software Engineering Notes, 19(4):16–20, Oct. 1994.
[12] P. Runeson and M. Höst. Guidelines for conducting and reporting case study research in software engineering. Empirical Software Engineering, 14(2):131–164, Dec. 2008.
[13] M. K. Sein, O. Henfridsson, S. Purao, M. Rossi, and R. Lindgren. Action Design Research. MIS Quarterly, 35(1):37–56, Mar. 2011.
[14] G. D. Sirio. ChibiOS/RT. http://www.chibios.org/, June 2013.
[15] STMicroelectronics. Discovery kit for STM32F407/417 line. http://goo.gl/3UUg dh, Aug. 2013.
[16] STMicroelectronics. MicroXplorerMCU graphical configuration tool. http://goo.gl/3UUgdh, Aug. 2013.
[17] E. Tom, A. Aurum, and R. Vidgen. An exploration of technical debt. Journal of Systems and Software, 86(6):1498–1516, June 2013.