Horizontal Attacks against ECC: from Simulations to ASIC

(IoSEC 2019; the final publication is available at Springer via https://doi.org/10.1007/978-3-030-42051-2_5)

Ievgen Kabin¹, Zoya Dyka¹, Dan Klann¹ and Peter Langendoerfer¹

¹ IHP – Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany

{kabin, dyka, klann, langendoerfer}@ihp-microelectronics.com

Abstract. In this paper we analyse the impact of different compile options on the success rate of side channel analysis attacks. We run horizontal differential side channel attacks against simulated power traces for the same $kP$ design synthesized using two different compile options after synthesis and after layout. As we are interested in the effect on the produced ASIC we also run the same attack against measured power traces after manufacturing the ASIC. We found that the compile ultra option reduces the success rate significantly from 5 key candidates with a correctness of between 75 and 90 per cent down to 3 key candidates with a maximum success rate of 72 per cent compared to the simple compile option. Also the success rate after layout shows a very high correlation with the one obtained attacking the measured power and electromagnetic traces, i.e. the simulations are a good indicator of the resistance of the ASIC.

Keywords: Power Traces, Side Channel Analysis (SCA) Attacks, Horizontal Attacks, ECC, ASIC.

1 Introduction

The Internet of Things (IoT) is demanding of proper security features such confidentiality and integrity even for resource constraint devices such as embedded devices or wireless sensor nodes. Due to the scarce resources software implementations especially for asymmetric cryptographic approaches are not applicable, so hardware accelerators are becoming a must. It is also part of the very nature of IoT that some devices are deployed in the wild at difficult to access place and are connected wireless. This means potential attackers can gain physical access to those devices. If this happens they can measure parameters such as power consumption or electromagnetic emanation. The analysis of these measurements may reveal the used private key and by that render the deployed security solution useless.

In order to cope with the above mentioned issue implementations of cryptographic operations need to be side channel analysis attack (SCA) resistant. This is a very challenging task as the large amount of publications reporting on successful attacks impressively proofs. The best if not the only way to get an SCA resistant implementation is to run SCA attacks against your implementation at the earliest possible stage. This is kind of common sense and how to do it was discussed in several publications already. But
to the best of our knowledge this paper is the first one presenting a thorough analysis of the influence of design tool in the steps from a behavioural model down to an ASIC. The major contributions of this paper are:

- Discussion of the success rate of horizontal attacks against an ECC design after synthesis and layout for different design compiler options.
- Discussion and comparison of the success rate on simulated power traces with those measured on the ASIC manufactured using the more promising compile option.
- Discussion and comparison of the success rate on measured electromagnetic traces with the ones on simulated and measured power traces. The correlation between the clock cycles in which the success rate is high is pretty good which indicates that at least in this case the simulation after layout provide also some indication about potential issues when attacked using EM traces. This is of high importance as detailed EM simulations for that large designs are currently infeasible.
- Our results show that some compile option are helping to reduce side channel leakage while other don’t. But be aware that compile options alone won’t make a bad design SCA resistant.

The rest of this paper is structured as follows. In section 2 we give a brief overview of different attacks classifications. In section 3 we explain the implementation details of the investigated design. In section 4 we present in detail how we performed the horizontal DPA attack on simulated power traces using the comparison to the mean \(^1\) method. In section 5 we give an information about produced ASIC. In section 6 we discuss the results of the performed attacks using measured and simulated traces. The paper finishes with short conclusions.

2 Background: vertical and horizontal attacks

One of most often used known classification of SCA attacks is the classification into simple and differential attacks, for example simple power analysis (SPA) and differential power analysis (DPA). If the secret (private) key can be successful revealed using a single power trace without any use of statistical methods the attack is classified as SPA attack. For DPA attacks [1] a lot of traces with different inputs are required for revealing the secret key using statistical analysis of the traces. If for revealing the key correlation coefficients are calculated the attack is usually classified as a correlation power analysis (CPA) attack [2]. Attacks known as collision attacks [3]-[5] need usually more than one trace for the analysis but not so many as the classical DPA attacks.

In 2010 Clavier et al. [6] applied the correlation analysis to reveal the secret exponent of an RSA implementation using a single power trace. They called this attack horizontal correlation analysis (HCA) attack. Due to the diversity of the attack classifications they

\(^{1}\) we called this method in our earlier papers “the difference of the mean” as it differs from the well-known statistical method “difference of means”. To avoid confusions and/or misunderstandings due to the very similar names we call it from now on the comparison to the mean.
introduced the simplified classification of SCA attacks into horizontal and vertical attacks. Corresponding to their classification horizontal attacks are single-trace attacks, for example SPA or HCA attacks. Practical examples of horizontal attacks against asymmetric cryptographic approaches such as RSA or ECC are the SPA described in [7], simple electromagnetic analysis (SEMA) attacks e.g. [8], the Big Mac attack [9], the localized EMA attack [10], horizontal collision correlation analysis (HCCA) attacks [11]-[12], horizontal DPA and DEMA attacks [13], [14]. Vertical attacks corresponding to the new classification are “more than one trace” attacks i.e. classical DPA, CPA and collision-based attacks.

Vertical attacks exploit the fact that there is some kind of relation between the different inputs that are known by the attacker and the secret but constant key. The well-known countermeasures such as elliptic curve (EC) point blinding, randomization of projective coordinates of EC points or the key randomization proposed in [15] are effective against most vertical attacks because they resolve the knowledge of the attacker about the processed inputs or make the processed secret value no longer constant. But these countermeasures are not effective against horizontal attacks [6], [16] and against the vertical address bit DPA attack introduced in 2003 in [17]. This address bit DPA exploited key dependent addressing of registers in the Montgomery $kP$ algorithm. 1000 traces were analysed to reveal the key. The horizontal address bit DPA reported in [13] successfully revealed the secret scalar analyzing only a single trace of a $kP$ execution. Addressing of registers and other ECC design blocks caused the leakage exploited in the attack.

Most industrial authentication products such as NXP A1006 [18] and Infineon SLE95250 [19] are based on the Montgomery $kP$ algorithm. So, countermeasures against the vertical and horizontal address bit DPA such as the randomized addressing of registers [17] or the randomization of the main loop of the Montgomery $kP$ algorithm [20] or developing a regular schedule in which the blocks are addressed [21] are of high commercial interest and have to be implemented. The activity of the field multiplier can increase the inherent resistance of $kP$ designs against SCA attacks. To exploit the field multiplier as a countermeasure different multiplication methods have to be combined [22]. We didn’t find any information about the implementation of such a countermeasure in industrial chips. We found only classical countermeasures such as the randomization of coordinates of EC points were reported [23].

### 3 Investigated ECC Designs

#### 3.1 Structure of the implemented $kP$ designs

The implemented ECC design is a hardware accelerator for the multiplication of an elliptic curve point $P$ with a scalar $k$. The operation is denoted as $kP$. The structure of the implemented $kP$-hardware accelerator is the same for designs investigated in this paper and it is shown on Fig. 1.

The $kP$ accelerator obtains a scalar $k$ and two affine coordinates $x$ and $y$ of a point $P$ of the EC B-233 [24] as inputs for processing. The numbers $x$, $y$ and $k$ are up to 233 bit
long binary numbers that represent elements of $GF(2^{233})$ with the irreducible polynomial $f(t) = t^{233} + t^{74} + 1$.

![Fig. 1. Structure of the implemented $kP$-accelerator.](image)

The hardware accelerator processes the scalar $k$ bitwise according to the Montgomery $kP$ algorithm using Lopez-Dahab projective coordinates [25]. Our implementations are based on Algorithm 2 presented in [26]. This implementation allows to perform all operations in parallel to the field multiplication.

### 3.2 Field multiplier

The multiplication is the most complex field operation in our designs. The polynomial multiplication (i.e. the first step of the multiplication of elements of in $GF(2^n)$) can be realized by applying a lot of multiplication methods e.g. the classical, Karatsuba [27], Winograd [28] or combinations of these [29].

We implemented the field multiplier using the 4-segment Karatsuba multiplication method according to a fixed calculation plan as described in [30]. The structure of our field multiplier is shown in Fig. 2.

![Fig. 2. Structure of the field multiplier.](image)

Two up to 233 bit long operands $A(t)$ and $B(t)$ are segmented into four parts: $A_3, A_2, A_1, A_0$ and $B_3, B_2, B_1, B_0$ respectively. The parts $A_3$ and $B_3$ are 56 bit long. All other parts are 59 bit long. The field multiplier takes 9 clock cycles ($clk^j, j=0,1,2,...,8$) to calculate the product of 233 bit long operands. In each clock cycle only one of 9 partial products
of the 59 bit long operands is calculated accordingly to the 4 segment iterative Karatsuba multiplication method. The signals from Controller \( cntr_i \) organize the calculation of operands for the Partial Multiplier clockwise. All partial products are accumulated in a register of the multiplier. The field product will be accumulated iteratively, step-by-step (or clock-by-clock), using the calculated partial products. The reduction could be performed only once, after all 9 partial multiplications, but the reduction consumes energy, i.e. it is a kind of “dummy operation” that hides partially the activity of other blocks of the \( kP \) design. Thus, performing of the reduction clockwise can increase the resistance of the \( kP \) design against SCA attacks. Even though we did not yet evaluate this effect, we perform the reduction in each clock cycle.

A partial multiplier was implemented using the classical multiplication formula only, i.e. it implements the following formula:

\[
C = A \cdot B = \sum_{i=0}^{2n-2} c_i \cdot t^i, \quad \text{with} \quad c_i = \bigoplus_{i=k+l} a_k \cdot b_l, \forall k, l < n
\]  

(1)

Here \( n=59 \) is the length of the partial multiplicands.

The gate complexity of this multiplier, i.e. the amount of AND and XOR gates which are necessary to implement its functionality corresponding to formula (1) is \( n^2 \) of AND gates and \( (n-1)^2 \) of XOR gates, i.e.: \( GC_{AND}=3481, GC_{XOR}=3364 \).

We synthesized the \( kP \) design using the gate library for our 250 nm technology for a clock cycle of 50 ns. We used two compilation techniques in the Synopsys Design Compiler (version K-2015.06-SP2) [31] to perform hardware optimizations: simple \texttt{compile} option and \texttt{compile\_ultra} without clock gating, with \texttt{–no-autoupgroup} option to preserve all hierarchies in the design. In the rest of paper the design obtained with a simple \texttt{compile} option is called as \( D_{\text{noUltra}} \). The design obtained by using the \texttt{compile\_ultra} option is called \( D_{\text{ultra}} \).

The \texttt{compile} command performs logic-level and gate-level synthesis and optimization of the current design. The optimization process trades off timing and area constraints to provide the smallest possible circuit that meets the specified timing requirements. Values for area and speed of components used in synthesizing and optimizing the design are obtained from user-specified libraries.

The \texttt{compile\_ultra} command performs a high-effort compilation on the design to achieve an optimum quality of results by enabling all DC Ultra features, therefore increasing the performance and significantly reducing design area and power consumption. It is targeted toward high-performance designs with very tight timing constraints.

Both designs investigated here, i.e. \( D_{\text{noUltra}} \) and \( D_{\text{ultra}} \), require the same amount of clock cycles (about 13000) for a single \( kP \) operation. We simulated the power consumption of the \( kP \) designs obtained after syntheses and layout while the \( kP \) operation was executed using the same input data. All \( kP \) traces were simulated using the Synopsys PrimeTime suite [31].

Table 1 presents the parameters of the investigated \( kP \) designs. The goal is to show that the main parameters of the investigated \( kP \) designs after syntheses and after layout such as area and power are quite different.
Table 1. Parameters of investigated $kP$ designs

| Investigated $kP$ designs | Field multiplier |
|---------------------------|-----------------|
|                           | name            | area, mm$^2$ | power, mW | total, mm$^2$ | area relative to $kP$ design | total, mW | power relative to $kP$ design |
| Synthesis                 | $D_{noUltra}$   | 1.78         | 21.1      | 0.69          | 37.4 %                  | 14.6      | 69.2 %                  |
|                           | $D_{ultra}$     | 1.68         | 13.7      | 0.62          | 36.8 %                  | 8.58      | 62.5 %                  |
| Layout                    | $D_{noUltra}$   | 1.77         | 25.5      | 0.67          | 37.6 %                  | 16        | 62.7 %                  |
|                           | $D_{ultra}$     | 1.70         | 16.6      | 0.63          | 37.0 %                  | 8.5       | 51.1 %                  |

4 Performed attack using the comparison to the mean

The simulated traces are noiseless. Due to this fact we compressed the simulated power trace, i.e. we represented each clock cycle using only one value – the average power value of the clock cycle. Fig. 3(a) and Fig. 3(b) show compressed simulated traces obtained after syntheses and layout respectively. Power traces for $D_{noUltra}$ are shown in red and power traces for $D_{ultra}$ in blue. It can be seen that the design obtained using the compile ultra technique consumes less power.

Fig. 3. Compressed simulated power traces for both designs: (a) – the traces were simulated after synthesis; (b) - the traces were simulated after layout.
We applied the comparison to the mean for statistical analysis of the traces. To perform a horizontal DPA attack we fragmented the compressed trace into slots. The compressed trace consists of \( l = 230 \) slots with similar profiles, where \( l \) is the length of the processed scalar \( k \). Each slot corresponds to the processing of a key bit \( k_i \) with \( 0 \leq i < l \) in the main loop of the implemented algorithm and consists of \( 54 \) values (one value per clock cycle). Thus, each value of the compressed trace can be represented as \( v^j_i \), where \( i \) is the number of the slot and \( j \) is the number of the clock cycle within the slot, with \( 0 \leq i \leq l - 3 \), \( 1 \leq j \leq 54 \). We calculated the mean slot, i.e. the arithmetical mean of all values with the same number \( j \) and different number \( i \): \( \bar{v}^j = \frac{1}{l - 2} \sum_{i=1}^{l-3} v^j_i \). Thus, the \( 54 \) calculated values \( \bar{v}^j \) define the mean slot. We obtained \( 54 \) key candidates – one per clock cycle \( j \) – using the following assumption: \( k_{\text{candidate}}^j = 1 \) if \( \bar{v}^j \geq v^j_i \) else \( k_{\text{candidate}}^j = 0 \). To evaluate the success of the attack we compared the extracted key candidates with the scalar \( k \) that was really processed. For each key candidate we calculated its relative correctness as follows:

\[
\delta = \frac{\text{# correct extracted bits}(k_{\text{candidate}}^j)}{l - 2} \times 100\% \tag{2}
\]

A correctness close to 0 percent means that our assumption is wrong and the opposite assumption will be correct. Taking this fact into account we can calculate the correctness as a value between 50 and 100\% as follow:

\[
\delta = 50\% + \left| 50\% - \delta \right| \tag{3}
\]

Fig. 4 shows the calculated correctness of the key candidates obtained by analyzing all 4 simulated traces.

As a reference we defined the worst-case of the attack result from the attacker’s point of view as 50 per cent which means that the comparison to the mean method cannot even provide a slight hint whether the key bit processed is more likely a “1” or a “0”, i.e. this means that the attack was not successful at all. The worst-case from the attacker’s point of view is the ideal case from the designer’s point of view.

Although we implemented our \( kP \) design strongly balanced and the field multiplier that is a kind of noise source is always active, the key was revealed with a correctness of 93 and 90 percent for the analysis of the synthesis and layout trace of the design \( D_{\text{noUltra}} \) respectively.
Fig. 4. Horizontal attack using the the comparison to the mean method: the analysis results are obtained using traces after synthesis (a) and layout (b) of the kP designs $D_{noUltra}$ (orange) and $D_{ultra}$ (blue) synthesized for the 250 nm technology.

The strong SCA leakage sources are the addressing of registers and the activity of the bus. Details are described in [21]. For the design $D_{ultra}$, i.e. for the same vhdl-code synthesized with option compile_ultra the best correctness for analysis of the power traces is 60 and 72 percent for synthesis and layout respectively. So, the optimization performed using the compile_ultra option hides information leakage significantly.

5 Produced ASIC

In order to understand how simulation results are comparable with results in real world, we produced the design $D_{ultra}$ in the 250nm technology for a working frequency of 20 MHz (50ns clock cycle period as in the simulations) and bonded it to a printed circuit board (PCB). The PCB shown in Fig. 5(a) contains 4 different kP designs for the NIST B-233 EC. We are focusing on ASIC01 which is the first die from the left (see Fig. 5 (b)). The die has dimensions of 2458.36µm x 1086.12µm.
Fig. 5. A printed circuit board with produced ASIC (a) and a zoom of the unpackaged but bonded chips (b).

Fig. 6. Layout of ASIC01 obtained from Cadence Encounter. The white coloured area on the right hand side of the design corresponds to the multiplier block in the design.

The layout is shown on Fig. 6. The highlighted area – white coloured right hand side of the layout – shows shape and placement of the multiplier. The main parameters of the produced ASIC are given in Table 2.
Table 2. Parameters of the produced ASIC

| Parameter                                      | ASIC01          |
|------------------------------------------------|-----------------|
| Used Partial Multiplier classical              |                 |
| Total area of Chip                             | 2670073.963 µm²|
| Chip Density (Total)                           | 91.345%        |
| Chip Density (Subtracting Physical Cells)      | 73.145%        |
| Total area of Core                             | 2198931.840 µm²|
| Core Density (Total):                          | 99.592%        |
| Total area of Standard cells                   | 2189956.608 µm²|
| Core Density (Subtracting Physical Cells)      | 77.493%        |
| Total area of Standard cells (Subtracting Physical Cells) | 1704016.94 µm²|
| Total area of Pad cells                        | 249011.112 µm² |

6 Horizontal DPA/DEMA attack against the ASIC

We captured power and electromagnetic traces of the $kp$ execution on ASIC01 with a LeCroy WavePro 254HD oscilloscope (with a 2.5 GS/s sampling rate) using the Riscure current probe [32] and MFA-R 0.2-75 [33] near-field micro probe. The input data were the same as those we used to obtain simulation traces. Our measurement setup is shown in Fig. 7.

![Measurement setup](image)

\[ y_{\text{compressed}} = \frac{1}{625} \sum_{i=1}^{625} (y_{\text{measured}})^2 \]  \hspace{1cm} (4)
Here \( \text{\textit{compressed}} \) is the averaged squared amplitude value of all samples in a clock cycle; 625 is the number of measured values within the clock cycle. The squaring in (4) leads to the fact that the impact of the noise is significantly reduced. In addition the compression helps to reduce the complexity of the statistical analysis. The rest of the attack is performed in the same way as described in section 3.

Fig. 8 shows the results of the attacks against the design \( D_{\text{ultra}} \) design analysing its power traces (measured and simulated after layout) as well as attacking a measured electromagnetic trace.

![Graph showing attack results](image)

**Fig. 8.** Horizontal attacks using the comparison to the mean method: the \( kP \) design \( D_{\text{ultra}} \) produced in 250 nm technology is attacked.

Black line in Fig. 8 shows the attack results obtained analysing the measured power trace. The red line shows the attack results obtained analysing the measured electromagnetic trace. The blue line shows the attack results obtained analysing the simulated power trace obtained after layout.

7 Conclusions

This paper is to the best of our knowledge the first that detailed discussed the impact of different compile options on the success rate of side channel analysis attacks. In order to thoroughly investigate this impact we used two different compile options – compile and compile\_ultra. We simulated power traces after synthesis and layout for both options. The compile\_ultra option reduces the success rate significantly from 5 key candidates with a correctness between 75 and 90 per cent down to 3 key candidates with a maximum success rate of 72 per cent compared to the simple compile option. So we decided to manufacture the \( kP \) design with the compile\_ultra version in our 250nm technology and then run the same attack against measured traces after getting the ASIC.

Although the success rate after layout shows a very high correlation with the one obtained running the attack against measured traces, there are some key candidates that are revealed with a higher correctness than in the simulation after layout. But still the success rate is by far better from a designer’s point of view than what we expect for an ASIC manufactured with the compile option.
We also run the same attack against a measured electromagnetic trace and here we got a pretty high correlation of the success rate with the success rate even for simulated power traces. This is of high importance as detailed EM simulations for that large designs are currently infeasible.

Please note even though our results show that some compile options are helping to reduce side channel leakage while others don’t, compile options alone won’t make a bad design SCA resistant.

References

1. Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Advances in Cryptology — CRYPTO ’99. pp. 388–397. Springer Berlin Heidelberg, Berlin, Heidelberg (1999). https://doi.org/10.1007/3-540-48405-1_25.
2. Brier, E., Clavier, C., Olivier, F.: Correlation Power Analysis with a Leakage Model. In: Cryptographic Hardware and Embedded Systems - CHES 2004. pp. 16–29. Springer, Berlin, Heidelberg (2004). https://doi.org/10.1007/978-3-540-28632-5_2.
3. Homma, N., Miyamoto, A., Aoki, T., Satoh, A., Shamir, A.: Collision-Based Power Analysis of Modular Exponentiation Using Chosen-Message Pairs. In: Cryptographic Hardware and Embedded Systems – CHES 2008. pp. 15–29. Springer, Berlin, Heidelberg (2008). https://doi.org/10.1007/978-3-540-85053-3_2.
4. Fouque, P.-A., Valette, F.: The Doubling Attack – Why Upwards Is Better than Downwards. In: Cryptographic Hardware and Embedded Systems - CHES 2003. pp. 269–280. Springer, Berlin, Heidelberg (2003). https://doi.org/10.1007/978-3-540-45238-6_22.
5. Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Power Analysis Attacks of Modular Exponentiation in Smartcards. In: Cryptographic Hardware and Embedded Systems. pp. 144–157. Springer, Berlin, Heidelberg (1999). https://doi.org/10.1007/3-540-48059-5_14.
6. Clavier, C., Feix, B., Gagnerot, G., Roussellet, M., Verneuil, V.: Horizontal correlation analysis on exponentiation. In: In ICICS 2010, volume 6476 of LNCS. pp. 46–61. Springer-Verlag (2010).
7. Sahbuddin Abdul Kadir, Sasongko, A., Zulkifli, M.: Simple power analysis attack against elliptic curve cryptography processor on FPGA implementation. In: Proceedings of the 2011 International Conference on Electrical Engineering and Informatics. pp. 1–4 (2011). https://doi.org/10.1109/ICEELI.2011.6021757.
8. Mulder, E.D., Buyssechaert, P., Ors, S.B., Delmotte, P., Preneel, B., Vandenbosch, G., Verbauwhede, I.: Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem. In: EUROCON 2005 - The International Conference on “Computer as a Tool.” pp. 1879–1882 (2005). https://doi.org/10.1109/EUROCON.2005.1630348.
9. Walter, C.D.: Sliding Windows Succumbs to Big Mac Attack. In: Cryptographic Hardware and Embedded Systems — CHES 2001. pp. 286–299. Springer, Berlin, Heidelberg (2001). https://doi.org/10.1007/3-540-44709-1_24.
10. Heyszl, J., Mangard, S., Heinz, B., Stumpf, F., Sigl, G.: Localized Electromagnetic Analysis of Cryptographic Implementations. In: Dunkelman, O. (ed.) Topics in Cryptology – CT-RSA 2012. pp. 231–244. Springer Berlin Heidelberg, Berlin, Heidelberg (2012). https://doi.org/10.1007/978-3-642-27954-6_15.
11. Bauer, A., Jaulmes, E., Prouff, E., Wild, J.: Horizontal Collision Correlation Attack on Elliptic Curves. In: Selected Areas in Cryptography – SAC 2013. pp. 553–570. Springer, Berlin, Heidelberg (2013). https://doi.org/10.1007/978-3-662-43414-7_28.
12. Bauer, A., Jaulmes, E., Prouff, E., Wild, J.: Horizontal and Vertical Side-Channel Attacks against Secure RSA Implementations. In: Topics in Cryptology – CT-RSA 2013. pp. 1–17. Springer, Berlin, Heidelberg (2013). https://doi.org/10.1007/978-3-642-36095-4_1.

13. Kabin, I., Dyka, Z., Kreiser, D., Langendoerfer, P.: Horizontal address-bit DPA against montgomery kp implementation. In: 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig). pp. 1–8 (2017). https://doi.org/10.1109/RECONFIG.2017.8279800.

14. Kabin, I., Dyka, Z., Kreiser, D., Langendoerfer, P.: Horizontal Address-Bit DEMA against ECDSA. In: 2018 9th IFIP International Conference on New Technologies, Mobility and Security (NTMS). pp. 1–7 (2018). https://doi.org/10.1109/NTMS.2018.8328695.

15. Coron, J.-S.: Resistance Against Differential Power Analysis For Elliptic Curve Cryptosystems. In: Koç, Ç. K. and Paar, C. (eds.) Cryptographic Hardware and Embedded Systems. pp. 292–302. Springer Berlin Heidelberg, Berlin, Heidelberg (1999). https://doi.org/10.1007/3-540-48059-5_25.

16. Kabin, I., Dyka, Z., Kreiser, D., Langendoerfer, P.: Evaluation of resistance of ECC designs protected by different randomization countermeasures against horizontal DPA attacks. In: 2017 IEEE East-West Design Test Symposium (EWDTS). pp. 1–7 (2017). https://doi.org/10.1109/EWDTS.2017.8110037.

17. Itoh, K., Izu, T., Takenaka, M.: A Practical Countermeasure against Address-Bit Differential Power Analysis. In: Cryptographic Hardware and Embedded Systems - CHES 2003. pp. 382–396. Springer, Berlin, Heidelberg (2003). https://doi.org/10.1007/978-3-540-45238-6_30.

18. NXP A1006: Secure Authenticator IC https://www.nxp.com/products/identification-and-security/authentication/secure-authenticator-ic-embedded-security-platform:A1006

19. Infineon OPTIGA™ Trust B SLE95250 Product Brief https://www.infineon.com/dgdl/Infineon-OPTIGA_Trust_B_SLE95250-PB-v01_00-EN.pdf?fileId=5546d4625b04ae11015b0f31f7f1c332e

20. Izumi, M., Ikegami, J., Sakiyama, K., Ohta, K.: Improved countermeasure against Address-bit DPA for ECC scalar multiplication. In: 2010 Design, Automation Test in Europe Conference Exhibition (DATE 2010). pp. 981–984 (2010). https://doi.org/10.1109/DATE.2010.5456907.

21. Kabin, I., Kreiser, D., Dyka, Z., Langendoerfer, P.: FPGA Implementation of ECC: Low-Cost Countermeasure against Horizontal Bus and Address-Bit SCA. In: 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig). pp. 1–7 (2018). https://doi.org/10.1109/RECONFIG.2018.8641732.

22. Kabin, I., Dyka, Z., Klann, D., Langendoerfer, P.: Horizontal DPA Attacks against ECC: Impact of Implemented Field Multiplication Formula. In: 2019 14th International Conference on Design Technology of Integrated Systems In Nanoscale Era (DTIS). pp. 1–6 (2019). https://doi.org/10.1109/DTIS.2019.8735011.

23. NXP Application note AN11875: A1006 Host Reference Implementation for LPC1115

24. NIST Computer Security Division: Digital Signature Standard (DSS). FIPS 186-4. https://nvlpubs.nist.gov/nistpubs/FIPS/NIST.FIPS.186-4.pdf

25. Hankerson, D., Lopez, J., Menezes, A.: Software Implementation of Elliptic Curve Cryptography over Binary Fields. In: Cryptographic Hardware and Embedded Systems — CHES 2000. pp. 1–24. Springer, Berlin, Heidelberg (2000). https://doi.org/10.1007/3-540-44490-8_1.
26. Dyka, Z., Bock, E.A., Kabin, I., Langendoerfer, P.: Inherent Resistance of Efficient ECC Designs against SCA Attacks. In: 2016 8th IFIP International Conference on New Technologies, Mobility and Security (NTMS). pp. 1–5 (2016). https://doi.org/10.1109/NTMS.2016.7792457.
27. Karatsuba, A., Ofman, Y.: Multiplication of Many-Digital Numbers by Automatic Computers. Proceedings of the USSR Academy of Sciences 145, 293–294 (1962).
28. Winograd, S.: Arithmetic Complexity of Computations. Society for Industrial and Applied Mathematics (1980). https://doi.org/10.1137/1.9781611970364.
29. Dyka, Z.: Analysis and prediction of area- and energy-consumption of optimized polynomial multipliers in hardware for arbitrary $GF(2^n)$ for elliptic curve cryptography. Dissertation (2012).
30. Dyka, Z., Langendoerfer, P.: Area efficient hardware implementation of elliptic curve cryptography by iteratively applying Karatsuba’s method. In: Design, Automation and Test in Europe. p. 70–75 Vol. 3 (2005). https://doi.org/10.1109/DATE.2005.67.
31. Synopsys: DC Compiler, PrimeTime http://www.synopsys.com/Tools/
32. Riscure: Inspector data sheet. Current Probe. https://www.riscure.com/uploads/2017/07/datasheet_currentprobe1c1.pdf
33. LANGER EMV-Technik. MFA-R 0.2-75 datasheet. https://www.langer-emv.de/en/product/mfa-active-1-mhz-6-ghz/32/mfa-02-set-micro-probes-1-mhz-up-to-1-ghz/618/mfa-r-0-2-75-near-field-micro-probe-1-mhz-up-to-1-ghz/854