MoS\textsubscript{2} Transistors Operating at Gigahertz Frequencies

Daria Krasnozhon, Dominik Lembke, Clemens Nyffeler, Yusuf Leblebici, Andras Kis*

Electrical Engineering Institute, Ecole Polytechnique Federale de Lausanne (EPFL), CH-1015 Lausanne, Switzerland

*Correspondence should be addressed to: Andras Kis, andras.kis@epfl.ch

The presence of a direct band gap\textsuperscript{1-4} and an ultrathin form factor\textsuperscript{5} has caused a considerable interest in two-dimensional (2D) semiconductors from the transition metal dichalcogenides (TMD) family with molybdenum disulphide (MoS\textsubscript{2}) being the most studied representative of this family of materials. While diverse electronic elements\textsuperscript{6,7}, logic circuits\textsuperscript{8,9} and optoelectronic devices\textsuperscript{12,13} have been demonstrated using ultrathin MoS\textsubscript{2}, very little is known about their performance at high frequencies where commercial devices are expected to function. Here, we report on top-gated MoS\textsubscript{2} transistors operating in the gigahertz range of frequencies. Our devices show cutoff frequencies reaching 6 GHz. The presence of a band gap also gives rise to current saturation\textsuperscript{10} allowing power and voltage gain, all in the gigahertz range. This shows that MoS\textsubscript{2} could be an interesting material for realizing high-speed amplifiers and logic circuits with device scaling expected to result in further improvement of performance. Our work represents the first step in the realization of high-frequency analog and digital circuits based on two-dimensional semiconductors.

KEYWORDS: MoS\textsubscript{2}, 2D semiconductors, radio frequency, current gain, voltage gain, power gain

The operating frequency of semiconductor devices has increased remarkably since the invention of the first transistor. By reducing the transistor’s critical dimensions, we can at the same time reduce the electron transit time and the gate capacitance which boosts the performance of transistors in the high-frequency range. The next challenging step is to reduce the device dimensions in the vertical direction to their ultimate limit. For this purpose, nanoscale materials such as carbon nanotubes (CNTs)\textsuperscript{11,12} and graphene\textsuperscript{13-15} have been suggested. Theory predicts that CNTs operating in the ballistic regime could provide a gain in the THz range.\textsuperscript{16} However, their small size carries disadvantages, such as the large contact resistance resulting in high device impedance, making it difficult to measure and integrate CNT-based devices with a standard radio-frequency (RF) setup.

Another candidate for future high-frequency devices is graphene. Graphene shows large carrier mobility\textsuperscript{17} and saturation velocity\textsuperscript{18}. Graphene field-effect transistors (GFETs) have lower impedance compared to CNT-FETs, making impedance matching a less sensitive issue in GFETs than in CNT-FETs. The other important advantage of graphene compared to CNTs lies in its 2D nature and high mobility which results in large transconductance $g_m$ and intrinsic cutoff frequency $f_T$,\textsuperscript{13,19,20} the frequency at which current gain becomes unity.
Power and voltage amplification are also important transistor applications in electronic circuits. The maximum frequency of oscillation $f_{\text{max}}$ is the frequency at which the power gain equals unity. In high-performance voltage and power amplifiers, $f_{\text{max}}$ should be as high as possible. In the case of RF-GFETs, $f_{\text{max}}$ still remains lower than the current gain cutoff frequency $f_t$\textsuperscript{19,20} because it is relatively difficult to achieve saturation in graphene FETs due to the lack of band gap. In devices that lack saturation in drain current, this results in high values of drain conductance $g_{\text{ds}}$ and limited voltage gain $A_v = g_{\text{m}}/g_{\text{ds}}$.

Other two-dimensional materials such as for example molybdenum disulphide (MoS$_2$) could be interesting for applications in RF electronics, especially in high-frequency digital electronics where voltage gain higher than 1 is desired. MoS$_2$ is a semiconductor from the family of transition-metal dichalcogenide (TMD) materials with the common formula MX$_2$, where M represents a transition metal (M = Mo,W, Nb, Ta, Ti, Re) and X stands for either Se, S or Te. MoS$_2$ has a bandgap and unique valley\textsuperscript{21,22} and spin properties as well as remarkable properties for new electronic and optoelectronic applications.\textsuperscript{23} In contrast to graphene which is a semimetal, MoS$_2$ is a two-dimensional semiconductor with an electronic structure dependent on its thickness.\textsuperscript{1-4} First locally gated FETs based on monolayers of MoS$_2$\textsuperscript{24} were shown to have room-temperature current on/off ratio higher than 10$^8$. Monolayer MoS$_2$ also shows voltage gain\textsuperscript{25} larger than 10, due to its natural band gap, high intrinsic transconductance and drain-source current saturation.\textsuperscript{10} The combination of all these properties makes MoS$_2$ attractive for high-frequency applications. Self-consistent ballistic quantum transport simulations, independent of mobility values, show that cutoff frequencies well above 100 GHz could be possible for MoS$_2$ transistors with channel lengths of $L_g \sim 15$ nm, operating in the ballistic limit.\textsuperscript{26} In addition, large-area MoS$_2$ can be prepared using either liquid-phase exfoliation\textsuperscript{27} or CVD growth.\textsuperscript{28-30}

Here, we characterize top-gated MoS$_2$ FETs in the high-frequency range. The current gain of MoS$_2$ FETs decreases with increasing frequency and shows the typical $1/f$ dependence for different thicknesses of 2D MoS$_2$ crystals. We realized MoS$_2$ FETs with a maximum transconductance $g_{\text{m}} = 54$ \(\mu\)S/$\mu$m, the highest transconductance in MoS$_2$ transistors reported up to date\textsuperscript{10}, and showing current saturation. The highest intrinsic cut-off frequency $f_t$ derived from the measured scattering parameters is 6 GHz and presents a strong dependence on the bias voltage, gate voltage and material thickness. MoS$_2$ RF transistors also show a voltage gain higher than 1 and a maximum frequency of oscillation comparable to the cut-off frequency, reaching $f_{\text{max}} = 8.2$ GHz which makes MoS$_2$ interesting for high-frequency logic circuits and amplifiers.

Our MoS$_2$ FETs are fabricated from MoS$_2$ exfoliated onto a highly resistive intrinsic Si substrate covered with 270 nm thick SiO$_2$.\textsuperscript{31} Figure 1 shows the device layout of a MoS$_2$ FET with probe pads in the ground-signal-ground configuration (GSG) designed for high-frequency measurements. We have fabricated RF transistors based on 1L-MoS$_2$, 2L-MoS$_2$, 3L-MoS$_2$ and multilayer Figure S1 (5 nm thick) MoS$_2$ crystals shown on Figure 1b. Electrical contacts were patterned using electron-beam lithography and by depositing 90-nm-thick gold electrodes. This was followed by an annealing step at 200 C in order to remove resist residue and decrease the contact resistance. Atomic layer deposition (ALD) was used to deposit a 30 nm thick layer of high-$\kappa$ dielectric HfO$_2$. Local top gates for controlling the current in the two branches were fabricated using another e-beam lithography step followed by evaporation of
10 nm/50 nm of Cr/Au. All our devices had a gate length \( L_g = 240 \text{ nm} \) with the underlap region 50 nm long on both sides of the gate electrode. Channel widths are in the 9 - 21.5 \( \mu \text{m} \) range due to the stochastic nature of the MoS\(_2\) exfoliation process.

Transfer and output characteristics of 1L-MoS\(_2\) and 3L-MoS\(_2\) FETs are shown in Figure 2. All our devices show transconductance typical of n-type semiconductors with on-state current reaching \(~300 \mu \text{A/}\mu \text{m}\) for \( V_{\text{ds}} = 2 \text{V} \) and gate voltage \( V_{\text{tg}} = 10 \text{V} \) in the case of monolayer MoS\(_2\). The dielectric constant of 30nm HfO\(_2\) deposited at 200\(^\circ\)C is 14, probably due to surface impurities trapped between the HfO\(_2\) and MoS\(_2\) layer. From the \( I_{\text{ds}}-V_{\text{tg}} \) characteristic or our devices, we extract estimates for the field effect mobility and contact resistance \( \mu_{\text{FE}} = 85 \text{ cm}^2/\text{Vs} \) and \( R_c = 2.0 \text{ k}\Omega \cdot \mu \text{m} \) for the case of the monolayer device and \( \mu_{\text{FE}} = 51 \text{ cm}^2/\text{Vs} \) and \( R_c = 3.1 \text{ k}\Omega \cdot \mu \text{m} \) for the trilayer device (Fig. S1 in Supplementary information).

One of the most important parameters affecting the high-frequency performance of transistors is the transconductance \( g_m = \frac{dI_{\text{ds}}}{dV_{\text{tg}}} \), shown in the insets of Figure 2a and b. The magnitude of \( g_m \) drastically rises when increasing \( V_{\text{ds}} \) in the range from 100 mV to 1.5 V for 1L-MoS\(_2\) and from 100 mV to 2 V for 3L-MoS\(_2\), reaching a maximum of \(~44 \mu \text{S}/\mu \text{m}\) for the single-layer and \(~54 \mu \text{S}/\mu \text{m}\) for the trilayer device. These values are comparable to those reported for first graphene RF devices\(^{13}\) and are desirable for achieving high-frequency operation. Our devices can also easily achieve saturation. Figures 2c and d show the \( I_{\text{ds}}-V_{\text{ds}} \) characteristics of two MoS\(_2\) devices with a different number of layers. We measure very low values for the channel conductance \( g_{\text{ds}} \), reaching values as low as \(~3 \mu \text{S}/\mu \text{m}\) in the trilayer device at \( V_{\text{ds}} = 3 \text{V} \) and \( V_{\text{tg}} = 4 \text{V} \).

One of the main figures of merit to estimate the performance of radio-frequency devices is the cut-off frequency \( f_T \), the frequency at which the current gain becomes unity\(^{32}\):

\[
f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})[1 + g_{gd}(R_s + R_d)] + C_{gd}g_{ds}(R_s + R_d)}
\]

where \( g_m \) is the intrinsic transconductance, \( C_{gs} \) is the gate-source capacitance, \( C_{gd} \) is the gate-drain capacitance, \( g_{ds} \) the drain conductance, \( R_s \) and \( R_d \) the source and drain series resistances, respectively.

To probe the intrinsic performance of MoS\(_2\) FETs in the RF range of operation, we measure the scattering S-parameters describing our devices using a vector network analyzer and perform standard calibration using dummy OPEN and SHORT structures\(^{33}\) with the purpose of de-embedding the influence of the parasitic, gate capacitance and resistance due to contact pads and device connections. These structures were fabricated with the same layout as the MoS\(_2\) FETs and produced in the same fabrication run on intrinsic Si substrates, Figure S3. The intrinsic cut-off frequency obtained in this way is related to the carrier transit time between the source and drain terminals. We analyzed FETs based on 1L-MoS\(_2\), 2L-MoS\(_2\), 3L-MoS\(_2\) as well as multilayer MoS\(_2\) stacks with thicknesses of \(~5 \text{nm}\). All the devices have a 240 \text{nm} gate length, total channel length of 340 nm and a 30 nm thick layer of HfO\(_2\) acting as the gate dielectric.

Figure 3 shows the short-circuit current gain (the ratio of small-signal drain and gate currents) \( h_{21} \) as a function of frequency for different thicknesses of exfoliated MoS\(_2\), before and after de-embedding. We operated our devices under bias and gate voltages \( V_{\text{ds}} \) and \( V_{\text{tg}} \) where they showed the highest intrinsic transconductance. We attribute the significant noise in the low-frequency characteristics to the large impedance mismatch between our devices and the test setup. The current gain \( h_{21} \)
increases with increasing frequency. All our devices showed $f_T$ higher than 1 GHz after de-embedding. For 1L-MoS$_2$, we obtain a cut-off frequency $f_T = 2$ GHz for $V_{ds} = 2$ V and $V_{tg} = -3$ V. We record the highest cut-off frequency for trilayer MoS$_2$ with $f_T = 6$ GHz for $V_{ds} = 2.5$ V and $V_{tg} = -1.5$ V. To estimate the value of $f_T$ independently, we also used the Gummel’s method$^{13,35-37}$ with results shown on Figure S2. The cut-off frequencies obtained from intercept of the 1/f dependence and Gummel’s method are closely matched.

Figure 4 represents the behavior of the cut-off frequency as a function of the number of layers of MoS$_2$ FETs. We see a rise of the cut-off frequency with increasing number of layers from 1L-MoS$_2$ to 3L-MoS$_2$, while the 5 nm thick multilayer MoS$_2$ devices shows no improvement in performance over the trilayer device. Possible reasons for this could include a lower contact resistance in the case of the trilayer device and longer collision-free paths for the trilayer device as indicated by the more pronounced saturation behavior in the trilayer device when compared to the monolayer device.

Since the intrinsic cut-off frequency is mostly determined by the minimum time required for charge carriers to travel across the channel, decreasing the length of the semiconducting channel and the gate length are expected to result in increased cut-off frequency of FETs as reported for RF GFET devices.$^{13,35-37}$ Because the cut-off frequency $f_T$ is proportional to transconductance $g_{m}$ which in turn is proportional to the field-effect mobility $\mu_{FE}$, improving the mobility of the material by removing the adsorbates$^{38}$, removing intrinsic defects and reducing the temperature should result in further improvements to the cut-off frequency.

In addition to current gain, transistors for high-frequency logic circuits and amplifiers should also show voltage and power gains characterized by the maximum frequency of oscillation $f_{\text{max}}$. This is the frequency at which the power gain is equal to 1. Just as $f_T$, $f_{\text{max}}$ can be expressed by following the equation for field-effect transistors:$^{39}$

$$f_{\text{max}} = \frac{f_T}{2\sqrt{g_{ds}(R_s + R_g) + 2\pi f_T C_g R_g}}$$

where $g_{ds}$ is the drain differential conductance, $R_s$ the source resistance, $C_{gd}$ the gate to drain capacitance and $R_g$ is the gate resistance which mainly depends on the gate thickness and area.

In figure 5, we plot Mason’s unilateral power gain $U$ as a function of frequency for two MoS$_2$ devices. This figure of merit is useful for describing the quality of three-terminal devices and is the highest possible gain obtained by unilateralizing the two-port network with lossless feedback. For active devices, the quantity $U$ is higher than 1 and $f_{\text{max}}$ corresponds to the frequency at which $U = 1$ ($U = 0$ dB). As shown on Figure 5a, we obtain $f_{\text{max}} = 2.2$ GHz for single-layer MoS$_2$ with 240 nm gate length. For trilayer MoS$_2$, we obtained $f_{\text{max}} = 8.2$ GHz, Figure 5b, similar to high-end RF FETs based on epitaxial graphene.$^{15}$ This result shows that MoS$_2$ could be interesting for high-frequency amplifiers. We also extract the intrinsic voltage gain $A_v = g_{m} / g_{ds}$ for the same set of devices by converting the scattering S-parameters parameters to impedance Z-parameters where $A_v = Z_{21} / Z_{11}$.$^{39}$ The results are presented in Figures 5c and d for our MoS$_2$ FETs. At 200 MHz, $A_v$ is equal to 1.9 (5.5 dB) and is twice as high as in state of the art RF-GFETs with equivalent gate oxide thickness and similar gate lengths.$^{37}$ Further device scaling is expected to improve all the operating parameters described here. Improvements in the voltage gain can be expected from decreasing the oxide thickness, resulting in better electrostatic control over the
Reducing the gate length and improving the semiconducting channel mobility is expected to result in increased cut-off frequency $f_T$, while the maximum frequency of oscillation $f_{\text{max}}$ can be increased by reducing the parasitic effects due to its layout, capacitance, gate and contact resistance.

In conclusion, we have characterized the high-frequency operation of top-gated $\text{MoS}_2$ transistors with a 240 nm gate length. Our $\text{MoS}_2$ RF-FETs show an intrinsic transconductance higher than 50 $\mu S/\mu m$, saturation of drain-source current and a voltage gain higher than 1. These features allow the operation of $\text{MoS}_2$ transistors in the GHz range of frequencies. Our devices show cut-off frequencies as high as 6 GHz and are able to not only amplify current in this frequency range but also power and voltage, with the maximum frequency of oscillation $f_{\text{max}} = 8.2$ GHz. These features show that $\text{MoS}_2$ and other 2D TMD semiconductors can be used to fabricate transistors that operate at gigahertz frequencies. Further improvements in device geometry and material processing are possible and will help realize the full potential of 2D semiconductors for low-cost and flexible high-frequency analog current and voltage amplifiers as well as high-frequency logic circuits.

**MATERIALS AND METHODS**

Device characterization is performed at room temperature in an RF probe station (Cascade Microtech). DC and AC voltages are applied using bias tees connected to each probe head. DC currents are measured using an Agilent B2912A parameter analyzer. AC excitations and subsequent S-parameter measurements are performed using an Agilent N5224A vector-network analyzer (VNA). High-frequency S-parameter characterization was carried out in the 0.2-5 GHz frequency range. The two VNA ports are connected to the sample's source and drain electrode via the bias-tees and probe heads. The probe system was calibrated before the measurements of the device under test (DUT) in order to take into account any spurious contribution of connectors, cables and the electrical environment of the DUT and to subtract it from the measured signal. This is done first by means of a calibration pad and in the second step using a set of dummy structures. The system was calibrated using the LRRM (Line – Reflect – Reflect – Match) method for the required frequency range and at low input power (typically -27 dBm) using a standard CSR-8 substrate. On-chip OPEN and SHORT structures with exact design layout of the devices were used to de-embed the parasitic effects such as pad capacitance and interconnection resistance with the purpose to obtain the intrinsic RF performance. OPEN dummy structures are used to cancel the influence of the capacitive coupling between the electrodes. SHORT dummy structures are used to cancel the series resistance from the leads and contact resistance between probe tips and landing pads.

**ACKNOWLEDGEMENTS**

The authors would like to thank W. Grabinski and O. Sanchez for useful discussions as well as A. Allain and S. Bertolazzi for technical help. Device fabrication was carried out in the EPFL Center for Micro/Nanotechnology (CMI). We thank Z. Benes (CMI) for technical support with e-beam lithography. This work was financially supported by Swiss SNF grants 135046 and 144985 as well as ERC grant no. 240076.
SUPPORTING INFORMATION AVAILABLE

Supplementary figures and discussion related to device fabrication, field-effect mobility and contact resistance extraction, cut-off frequency extraction using the Gummel’s method, layout of structures used for parameter de-embedding. This material is available free of charge via the Internet at http://pubs.acs.org.

REFERENCES

1 Lebegue, S. & Eriksson, O. Electronic structure of two-dimensional crystals from ab initio theory. Phys. Rev. B 79, 115409 (2009).
2 Splendiani, A., Sun, L., Zhang, Y., Li, T., Kim, J., Chim, C.-Y., Galli, G. & Wang, F. Emerging Photoluminescence in Monolayer MoS2. Nano Lett. 10, 1271-1275, doi:10.1021/nl903868w (2010).
3 Mak, K. F., Lee, C., Hone, J., Shan, J. & Heinz, T. F. Atomically Thin MoS2: A New Direct-Gap Semiconductor. Phys. Rev. Lett. 105, 136805, doi:10.1103/PhysRevLett.105.136805 (2010).
4 Kuc, A., Zibouche, N. & Heine, T. Influence of quantum confinement on the electronic structure of the transition metal sulfide TS2. Phys. Rev. B 83, 245213, doi:10.1103/PhysRevB.83.245213 (2011).
5 Novoselov, K. S., Jiang, D., Schedin, F., Booth, T. J., Khotkevich, V. V., Morozov, S. V. & Geim, A. K. Two-dimensional atomic crystals. PNAS 102, 10451-10453, doi:10.1073/pnas.0502848102 (2005).
6 Radisavljevic, B., Whitwick, M. B. & Kis, A. Small-signal amplifier based on single-layer MoS2. Appl. Phys. Lett. 101, 043103, doi:10.1063/1.4738986 (2012).
7 Bertolazzi, S., Krasnozhon, D. & Kis, A. Nonvolatile Memory Cells Based on MoS2/Graphene Heterostructures. ACS Nano 7, 3246-3252, doi:10.1021/nn303813e (2013).
8 Radisavljevic, B., Whitwick, M. B. & Kis, A. Integrated circuits and logic operations based on single-layer MoS2. ACS Nano 5, 9934–9938, doi:10.1021/nn203715c (2011).
9 Wang, H. et al. Integrated Circuits Based on Bilayer MoS2 Transistors. Nano Lett. 12, 4674-4680, doi:10.1021/nl302015v (2012).
10 Lembke, D. & Kis, A. Breakdown of High-Performance Monolayer MoS2 Transistors. ACS Nano 6, 10070-10075, doi:10.1021/nn303772b (2012).
11 Avouris, P., Chen, Z. & Perebeinos, V. Carbon-based electronics. Nat. Nanotechnol. 2, 605-615 (2007).
12 Schrotter, M., Claus, M., Sakalas, P., Haferlach, M. & Dawei, W. Carbon Nanotube FET Technology for Radio-Frequency Electronics: State-of-the-Art Overview. Electron Devices Society, IEEE Journal of the 1, 9-20, doi:10.1109/jeds.2013.2244641 (2013).
13 Lin, Y.-M., Jenkins, K. A., Valdes-Garcia, A., Small, J. P., Farmer, D. B. & Avouris, P. Operation of Graphene Transistors at Gigahertz Frequencies. Nano Lett. 9, 422-426, doi:10.1021/nl803316h (2008).
14 Wei, P. et al. Tuning the Dirac Point in CVD-Grown Graphene through Solution Processed n-Type Doping with 2-(2-Methoxyphenyl)-1,3-dimethyl-2,3-dihydro-1H-benzoimidazole. Nano Lett., doi:10.1021/nl303410g (2013).
Lin, Y.-M., Dimitrakopoulos, C., Jenkins, K. A., Farmer, D. B., Chiu, H.-Y., Grill, A. & Avouris, P. 100-GHz Transistors from Wafer-Scale Epitaxial Graphene. *Science* **327**, 662-, doi:10.1126/science.1184289 (2010).

Castro, L. C., John, D. L., Pulfray, D. L., Pourfath, M., Gehring, A. & Kosina, H. Method for predicting $f_T$ for carbon nanotube FETs. *IEEE Transactions on Nanotechnology*, **4**, 699-704, doi:10.1109/tnano.2005.858603 (2005).

Novoselov, K. S., Geim, A. K., Morozov, S. V., Jiang, D., Zhang, Y., Dubonos, S. V., Grigorieva, I. V. & Firsov, A. A. Electric Field Effect in Atomically Thin Carbon Films. *Science* **306**, 666-669 (2004).

Barreiro, A., Lazzeri, M., Moser, J., Mauri, F. & Bachtold, A. Transport Properties of Graphene in the High-Current Limit. *Phys. Rev. Lett.* **103**, 076601 (2009).

Novoselov, K. S., Falko, V. I., Colombo, L., Gellert, P. R., Schwab, M. G. & Kim, K. A roadmap for graphene. *Nature* **490**, 192-200 (2012).

Guo, Z. *et al.* Record Maximum Oscillation Frequency in C-Face Epitaxial Graphene Transistors. *Nano Lett.* **13**, 942-947, doi:10.1021/nl303587r (2013).

Zeng, H., Dai, J., Yao, W., Xiao, D. & Cui, X. Valley polarization in MoS$_2$ monolayers by optical pumping. *Nature Nanotechnology* **7**, 490-493, doi: http://www.nature.com/nnano/journal/vaop/ncurrent/abs/nnano.2012.95.html#supplementary-information (2012).

Mak, K. F., He, K., Shan, J. & Heinz, T. F. Control of valley polarization in monolayer MoS$_2$ by optical helicity. *Nat Nano* **7**, 494-498, doi:10.1038/nnano.2012.96 (2012).

Lopez-Sanchez, O., Lembke, D., Kayci, M., Radenovic, A. & Kis, A. Ultrasensitive photodetectors based on monolayer MoS$_2$. *Nature Nanotechnology* **8**, 497-501, doi:10.1038/NNANO.2013.100 (2013).

Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS$_2$ transistors. *Nat. Nanotechnol.* **6**, 147-150, doi:10.1038/nnano.2010.279 (2011).

Radisavljevic, B., Whitwick, M. B. & Kis, A. Small-signal amplifier based on single-layer MoS$_2$. *Appl. Phys. Lett.* **101**, 043103, doi:10.1063/1.4738986 (2012).

Yoon, Y., Ganapathi, K. & Salahuddin, S. How Good Can Monolayer MoS$_2$ Transistors Be? *Nano Lett.* **11**, 3768–3773, doi:10.1021/nl2018178 (2011).

Coleman, J. N. *et al.* Two-Dimensional Nanosheets Produced by Liquid Exfoliation of Layered Materials. *Science* **331**, 568-571, doi:10.1126/science.1194975 (2011).

Lee, Y.-H. *et al.* Synthesis of Large-Area MoS$_2$ Atomic Layers with Chemical Vapor Deposition. *Adv. Mater.* **24**, 2320-2325, doi:10.1002/adma.201104798 (2012).

Najmaei, S. *et al.* Vapour phase growth and grain boundary structure of molybdenum disulphide atomic layers. *Nat. Mater.* **12**, 754-759, doi:10.1038/nmat3673 (2013).

van der Zande, A. M. *et al.* Grains and grain boundaries in highly crystalline monolayer molybdenum disulphide. *Nat. Mater.* **12**, 554-561, doi:10.1038/nmat3633 (2013).

Benameur, M. M., Radisavljevic, B., Heron, J. S., Sahoo, S., Berger, H. & Kis, A. Visibility of dichalcogenide nanolayers. *Nanoletters* **22**, 125706, doi:10.1088/0957-4484/22/12/125706 (2011).

Schwierz, F. Graphene transistors. *Nat. Nanotechnol.* **5**, 487-496, doi:10.1038/nnano.2010.89 (2010).
Che, Y., Lin, Y.-C., Kim, P. & Zhou, C. T-Gate Aligned Nanotube Radio Frequency Transistors and Circuits with Superior Performance. *ACS Nano*, doi:10.1021/nn400847r (2013).

Gummel, H. K. On the definition of the cutoff frequency $f_T$. *Proceedings of the IEEE* **57**, 2159-2159, doi:10.1109/proc.1969.7509 (1969).

Wu, Y., Lin, Y.-m., Bol, A. A., Jenkins, K. A., Xia, F., Farmer, D. B., Zhu, Y. & Avouris, P. High-frequency, scaled graphene transistors on diamond-like carbon. *Nature* **472**, 74-78, doi:10.1038/nature09979 (2011).

Zheng, J. *et al.* Sub-10 nm Gate Length Graphene Transistors: Operating at Terahertz Frequencies with Current Saturation. *Scientific Reports* **3**, doi:10.1038/srep01314 (2013).

Wu, Y. *et al.* State-of-the-Art Graphene High-Frequency Electronics. *Nano Letters* **12**, 3062-3067, doi:10.1021/nl300904k (2012).

Baugher, B., Churchill, H. O. H., Yang, Y. & Jarillo-Herrero, P. Intrinsic Electronic Transport Properties of High Quality Monolayer and Bilayer MoS$_2$. *Nano Letters* **13**, 4212-4216, doi:10.1021/nl401916s (2013).

Bahl, I. *Fundamentals of RF and Microwave Transistor Amplifiers*. (John Wiley & Sons, 2009).
Figure 1. MoS\textsubscript{2}-based high-frequency transistors. \textbf{a}, Optical image of the device layout with ground – signal – ground pads for the drain and the gate on intrinsic Si substrate covered with a 270 nm thick SiO\textsubscript{2} layer. The inset shows the magnified optical image of the coplanar waveguide with the gate length \(L_g = 240\) nm. The total channel length is 340 nm. Underlap regions are 50 nm long. \textbf{b}, Optical images of 1L-MoS\textsubscript{2}, 2L-MoS\textsubscript{2}, 3L-MoS\textsubscript{2} and multilayer (5 nm thick) MoS\textsubscript{2} Transistors are fabricated on top of regions with uniform crystal thickness. Scale bar is 10 \(\mu\)m long. \textbf{c}, Schematic cross-sectional view of the RF-MoS\textsubscript{2} transistor.
Figure 2. DC output characteristics of MoS₂ RF transistors. a. Transfer characteristic for 1L-MoS₂ FET under the applied drain voltage in the range from $V_{ds} = 0.1$ V - 2 V with a step of 0.5 V. b. Transfer characteristic for 3L-MoS₂ FET under the applied drain voltage in the range from $V_{ds} = 0.1$ V - 2.5 V with a step of 0.5 V. Insets in a and b show the transconductance of 1L-MoS₂ and 3L-MoS₂ derived from $I_{ds} - V_{ds}$ characteristics. c. The drain current $I_{ds}$ as a function of bias voltage $V_{ds}$ measured for different top – gate voltages in the case of a device based on single-layer MoS₂. The top-gate voltage varies from -7 V to 7 V with a step of 0.5 V. d. The drain current $I_{ds}$ as a function of bias voltage $V_{ds}$ for the 3L-MoS₂ device, measured for different top – gate voltages. The gate voltage varies from -4 V to 4 V with a step of 0.5 V.
Figure 3. RF performance analysis for devices based on exfoliated MoS$_2$. Small-signal current gain $h_{21}$ as a function of frequency for devices based on 2D MoS$_2$ crystals with different thicknesses, with and without deembedding. a, Single-layer MoS$_2$ with the cutoff frequency $f_T = 2$ GHz. b, bilayer MoS$_2$ with $f_T = 3$ GHz at applied $V_{ds} = 2$ V and $V_{bg} = -1.3$ V. c, Trilayer MoS$_2$ with $f_T = 6$ GHz and d, multilayer MoS$_2$ with $f_T = 5.5$ GHz at applied $V_{ds} = 2.5$ V and $V_{bg} = -1$ V. The current gain $h_{21}$ decreases with increasing frequency, following the -20dB/dec slope expected for conventional FETs.
Figure 4. **Summary of the RF performance of MoS\textsubscript{2} devices.** \textit{a}, Intrinsic cut-off frequency $f_t$ as a function of the number of layers of MoS\textsubscript{2} transistors for 4 different samples with $L_g = 200$ nm. Highest cut-off frequency is observed for the trilayer transistor.

![Figure 4](image)

**Figure 5. Power and voltage gain analysis for devices based on exfoliated MoS\textsubscript{2}**. \textit{a}, Mason’s unilateral gain $U$ as a function of frequency for the monolayer MoS\textsubscript{2} device. Maximum frequency of oscillation $f_{\text{max}} = 2.2$ GHz is extracted at the point where power gain reaches unity. \textit{b}, Same as in part \textit{a} but for a trilayer device, resulting in $f_{\text{max}} = 8.2$ GHz. \textit{c}, Voltage gain $|Z_{21}/Z_{11}|$ as a function of frequency for the monolayer MoS\textsubscript{2} device showing gain higher than 1 up to 5 GHz. \textit{d}, Dependence of the voltage gain on frequency for the trilayer device.

![Figure 5](image)