Design of low-power voltage/current references and supply voltage for 9-bit fully differential ADC

This paper presents the design of a low-power voltage reference, bias current and the supply voltage for a 9-bit fully differential ADC. The references, power supply circuits and the ADC are integrated in one circuit, i.e. chip. The proposed chip is implemented in the UMC 0.18 $\mu$m CMOS process and occupies 800 $\times$ 700 $\mu$m$^2$. The circuit supply voltage $V_{DD}$ is obtained from the external RF signal. When the circuit is active $V_{DD}$ is used as a supply for the rest of the circuitry. The circuit generates supply, reference voltages and currents when $V_{DD}$ exceeds the upper voltage level $V_{HIGH} \approx 1.82$ V. When $V_{DD}$ is lower than the lower voltage level $V_{LOW} \approx 1.35$ V, the circuit is off. When the circuit is active, the current consumption is 22 $\mu$A. The presented results are based on measurements.

Key words: Low-power, voltage references, current references, voltage regulator, analogue-to-digital converter

1 INTRODUCTION

Integration of radio frequency identification (RFID) systems with sensors has potential usage in infrastructure and object monitoring, identification of harmful agents and implantable biomedical devices [1]. Also, wirelessly powered healthcare sensors enable continuous health monitoring [2, 3]. In such systems available power is limited because the energy is very often extracted from environment and used to supply chip (tag). One way of energy harvesting is harvesting from electromagnetic waves.

The key component in intelligent RFID systems is an analogue-to-digital converter (ADC) because it has to provide high resolution and low-power consumption [1]. The designers of such ADCs are focused on lowering power consumption and increasing the ADC speed. The examples of a low-power ADCs are presented in [1–9]. Very often generation and stability of the reference voltages for ADCs is an equally challenging task because classic bandgap voltage references are not used in the tags because of low supply voltage of the tags. The papers [1, 6] present ADCs but without the reference and supply voltage, while the papers [2, 3] present the whole chip with on-chip voltage references, but it is not clear how the references are designed. This paper focuses on the design of supply voltage and fully differential reference voltages (presented in [10]) for the fully differential 9-bit ADC implemented in 0.18 $\mu$m CMOS process. The ADC is presented in [11].

2 SYSTEM DESCRIPTION

Fig. 1 shows the block diagram of the proposed chip. The ADC voltage reference, bias current and the supply voltage from regulators are generated for the 9-bit fully differential ADC. The powering strategy, which reduces required input power, is adopted from [12]. The RF/DC converter converts harvested RF energy to DC voltage $V_{DD}$. The charge needed to produce the
The reference generation for the ADC and for the supply is separated in order to avoid possible propagation of interferences generated by the voltage regulators. Also the 2 pF capacitor is added to $V_{DDREF}$. The expression for the reference voltage is given in [13]

\[ V_{ADCREF} = V_{th} + \left[ \frac{1}{\sqrt{k_0}} \left( \frac{W_0/L_0}{W_7/L_7} - 1 \right) \right] \sqrt{2T_0} \]  

(2)

\[ I_0 = \frac{m^2 V^2_{DD} k_2}{2} \left( \frac{N}{N-1} \right)^2 \ln^2 \left( \frac{W_4/L_4}{W_3/L_3} \right) \]  

(3)

where $N = \sqrt{k_1/k_2}$, $k_n$ is the nMOS transconductance parameter in saturation, $V_{th}$ is the threshold voltage of the nMOS transistor, $V_T$ is the thermal voltage and $m$ is the subthreshold swing parameter. The stability of the reference voltage depends on process parameters (2) and it was checked by Monte Carlo mismatch analysis. The mean value of the reference voltage is 485.8 mV and the standard deviation is $\sigma = 7$ mV. The mean temperature coefficient (TC) is 7 ppm/$^\circ$C and the standard deviation is $\sigma_{TC} = 30$ ppm/$^\circ$C. The temperature coefficient is calculated in the range from -10 $^\circ$C to 70 $^\circ$C. Fig. 3 presents the simulated stability of the reference voltage as a function of temperature.

Due to the parasitic gate-source capacitance $C_{par}$ of the transistors $M_{\alpha1}$ and $M_{\alpha2}$ a part of the voltage $V_{DD}$ will be coupled to the reference voltages $V_{ADCREF}$ and $V_{DDREF}$. When the voltage $V_{DD}$ rises or decreases, it causes the parasitic current $I^\prime_0$ through the parasitic capacitance. The additional parasitic current $I^\prime_0$ will be added to the current $I_0$ causing error in the voltages $V_{ADCREF}$ and $V_{DDREF}$. The parasitic current $I^\prime_0 = C_{par} (\Delta V_{DD}/\Delta t)$ is proportional to the slope $(\Delta V_{DD}/\Delta t)$. The slope $(\Delta V_{DD}/\Delta t)$ depends on the charging capacitor $C_{STORE}$, i.e. the slope is lower if $C_{STORE}$ is larger. Since the current $I_0$ is in the order of 40 nA even small parasitic capacitance will cause the parasitic current $I^\prime_0$ of few nA, which means that the only way to reduce $I^\prime_0$ is to have low $(\Delta V_{DD}/\Delta t)$.

The voltage detector is a low-power comparator with the hysteresis. Since the power consumption must be low, four pMOS transistors are used as a voltage divider instead of using large resistors. The transistors bulk and source terminals are shorted and each transistor has the same threshold voltage (i.e. same characteristics) and they can be considered as resistor with equal resistance. When $V_{DD}$ exceeds the level $V_{HIGH} = 4\cdot V_{DDREF} = 1.94$ V (1.94 V is obtained from simulations), the comparator digital output $ENB$ is set low. This signal enables the rest of

\[ \text{Voltage detection & voltage limiter} \]

\[ \text{Voltage} \]

\[ \text{ref} \]

\[ \text{Current} \]

\[ \text{ref} \]

\[ \text{9 bit ADC} \]

\[ \text{ADC reference} \]

\[ \text{Power} \]

\[ \text{supply unit} \]

\[ \text{Voltage} \]

\[ \text{ref} \]

\[ \text{digital output} \]

\[ \text{ENB} \]

\[ \text{Voltage detector} \]

\[ \text{Voltage limiter} \]

\[ \text{Voltage regulators} \]

\[ \text{Voltage reference} \]

\[ \text{ADC reference} \]

\[ \text{Digital supply} \]

\[ \text{DC supply} \]

\[ \text{RF} \]

\[ \text{VDD} \]

\[ \text{High} \]

\[ \text{CSTORE} \]

\[ \text{C}_{\text{STORE}} \]

\[ \text{t}_{\text{act}} \]

\[ \text{V}_{\text{HIGH}} \]

\[ \text{V}_{\text{LOW}} \]

\[ \frac{1}{\sqrt{k_0}} \left( \frac{W_0/L_0}{W_7/L_7} - 1 \right) \sqrt{2T_0} \]

\[ \frac{m^2 V^2_{DD} k_2}{2} \left( \frac{N}{N-1} \right)^2 \ln^2 \left( \frac{W_4/L_4}{W_3/L_3} \right) \]
the circuitry and the supply voltage \( I_{\text{REF-VDD}} \) for the current references; and \( C_{\text{STORE}} \) discharges and the voltage \( V_{\text{DD}} \) decreases. When the voltage reaches the level \( V_{\text{LOW}}=3\cdot V_{\text{DDREF}}=1.455 \text{ V} \) (1.455 V is obtained from simulations), \( \text{ENB} \) is set high and the circuit is turned off; and \( C_{\text{STORE}} \) voltage rises. When \( V_{\text{DD}} \) is in the range 1.455 V to 1.94 V, the circuit is active and the voltage hysteresis is 485 mV.

The voltage limiter detects if \( V_{\text{DD}} \) exceeds the breakdown voltage (2.2 V). When the voltage is too high, the limiter will quickly turn on the transistor \( M_{11} \) and pull large current which will discharge the capacitor \( C_{\text{STORE}} \) and decrease \( V_{\text{DD}} \). In order to prevent a short circuit \( V_{\text{DD}} \)– ground, two pMOS-based resistors are added (\( M_9 \) and \( M_{10} \)).

The consumption of the circuit from Fig. 2 must be as low as possible. The simulated overall current consumption in the voltage range from 1.4 V to 2 V is 60 nA in a typical case. The voltage reference circuit consumes 41 nA while the voltage detection and voltage limiter consumes 12 nA and 7 nA respectively. The worst case consumption is 100 nA (fast corner, 70 °C).

As very low current flows (15 nA) into the transistors \( M_5 - M_8 \) and the parasitic capacitances of the transistor gates are large, the reference voltages reaches 485 mV very slowly; the settling time is \( \approx 500 \mu \text{s} \). On the other hand \( V_{\text{ADCREF}} \) must be stable before the comparator enables the circuitry. This can be achieved if \( V_{\text{ADCREF}} \) is generated at the same time as \( V_{\text{DDREF}} \). When the circuit is enabled (\( \text{ENB} \) is low), \( V_{\text{ADCREF}} \) has already settled at 485 mV.

### 2.2 Current references

Fig. 4 shows the current reference circuit. The circuit is designed to generate six current references of \( \sim 100 \text{ nA} \) for the voltage regulators and for the ADC references and one reference current of \( \sim 150 \text{ nA} \) for the ADC (\( I_{\text{REF-ADC}} \)). The current \( I_0 \) can be calculated by using (3). The simulated overall current consumption of the circuit is 1.2 \( \mu \text{A} \). The stability of the reference current over temperature and voltage variations is not crucial because the generated currents are used as the reference currents for the operational amplifiers used in the proposed circuit. It is only important that these currents are as low as possible.
due to the power consumption restriction. The simulated current variations over temperature and voltage variations are shown in Fig. 5.

In order to minimize the current consumption the reference supply voltage $I_{REF}V_{DD}$ is disconnected from the supply voltage $V_{DD}$ and the circuit is turned off when $ENB$ is high because the start-up circuit is disabled i.e. the transistor $M_{RG}$ from Fig. 2 is off. After $ENB$ is set low, $I_{REF}V_{DD}$ is connected to the voltage $V_{DD}$ (i.e. $I_{REF}V_{DD} = V_{DD}$). The start-up circuit is modified to ensure fast turn on. The parasitic capacitance $C_p$ slows down the start-up process because it takes time to charge the capacitance. Therefore, the current $I_{startup}$ charges the parasitic capacitance $C_p$ before the current reference circuit is enabled. $I_{startup}$ is the mirrored current $I_{REF_BIAS}$ which is generated by the voltage reference circuit. The transistor $M_{RG}$ is always on because it is connected to $V_{DD}$ and the current $I_{startup}$ will charge $C_p$ before the current reference circuit is enabled.

![Reference current variations as a function of temperature and supply voltage obtained by simulations in Spectre. (a) Reference current variation as a function of temperature. (b) Reference current variation as a function of the supply voltage $I_{REF}V_{DD}$.](image)

**Fig. 5.** Reference current variations as a function of temperature and supply voltage obtained by simulations in Spectre. (a) Reference current variation as a function of temperature. (b) Reference current variation as a function of the supply voltage $I_{REF}V_{DD}$.  

### 2.3 ADC references

The ADC reference circuit is shown in Fig. 6. The input voltage $V_{ADCREF}$ from the voltage reference subcircuit (Fig. 2) is sampled on the capacitor $C_{SB} = 4.5 \text{ pF}$ in order to avoid the issues related with the parasitic current $I_0$ which are described in Section 2.1. The capacitor value is large due to charge injection of the transistor $M_{SW}$. The capacitor $C_{VRIN} = 2 \text{ pF}$ is used for filtering any interference which might occur. The outputs are three voltages $V_{RHIGH}, V_{RMID}$ and $V_{RLow}$. Three voltages are necessary because the ADC is fully differential. $V_{RHIGH}$ and $V_{RLow}$ are high and low voltage references while $V_{RMID}$ is the common-mode voltage. The voltage $V_{ADCREF}$ is first amplified two times to obtain the voltage $V_{REF} = 970 \text{ mV}$. $V_{REF}$ is divided and then three reference voltages are generated. To reduce current consumption the feedback resistors $M_{R1}$ and $M_{R2}$ should be large. The area is reduced by using the pMOS transistors $M_{R1}$ and $M_{R2}$ instead of resistors. In order to enable good matching both transistors, $M_{R1}$ and $M_{R2}$, are implemented as four segments, i.e. as four transistors connected in series with the gates tied together as in Fig. 6. Each segment has a $(W/L)=1\mu m/2\mu m$ and the overall $(W/L)$ ratio of the transistors $M_{R1}$ and $M_{R2}$ is $1\mu m/8\mu m$. The source and bulk terminals of the transistors $M_{R1}$ and $M_{R2}$ are shorted so the transistors have the same threshold voltage and resistance $R_{DSon}$. According to [14] the voltage $V_{REF}$ is

$$V_{REF} = V_{REF_{ADC}} \left(1 + \frac{m}{n}\right)$$  \hspace{1cm} (4)

where $m$ is the number of transistors between the nodes $V_{REF}$ and $V_{FB}$ and $n$ is the number of transistors between the nodes $V_{FB}$ and ground. Since $m=n=1 (M_{R1}=M_{R2})$ the voltage $V_{REF}= 970 \text{ mV}$.

The high reference voltage $V_{RHIGH} = V_{REF}= 970 \text{ mV}$. The transistors $M_{R3} - M_{R6}$ are the resistive divider used to generate the low reference voltage $V_{RLow}$ and the common-mode voltage $V_{RMID}$. The $(W/L)$ ratio of $M_{R3} - M_{R6}$ is $4\mu m/1\mu m$ and to ensure good matching the transistors consist of parallel units. Because the transistors $M_{R3} - M_{R6}$ have the same size $V_{RLow}= 485 \text{ mV}$ and $V_{RMID} \approx 730 \text{ mV}$. For
better matching the transistors consist of multiple devices. The capacitors \( C_{R1}, C_{R2} \), and \( C_{R3} \) are the blocking capacitors. Their task is to filter any interference which could couple from the power supply \( V_{DD} \). Also, the buffers \( OA2 - OA4 \) prevent switching noise from the ADC during AD conversion.

The power consumption of the circuit is crucial. In order to reduce power consumption, the operational amplifiers \( OA1 - OA4 \) are directly connected to \( V_{DD} \) without voltage regulators. This means that the amplifiers must have good power supply rejection ratio (PSRR). The decoupling capacitors are connected to \( V_{DD} \) to improve PSRR.

Besides PSRR the reference buffers \( OA2 - OA4 \) also must be capable driving capacitive loads since the ADC inputs are purely capacitive loads. Because the ADC has 9-bit resolution the buffers open-loop gain is \( A_{V0} = 60 \text{ dB} \). With 60 dB open-loop gain the voltage error at the output of the buffers is less than 1/2 of differential nonlinearity (DNL) for the ADC, e.g. \( V_{RHIGH} - V_{REF} \approx 0.95 \text{ mV} \). During the AD conversion for each bit the buffers must charge or discharge the ADC input capacitors (the DAC capacitors) very fast and the reference voltages must settle before the conversion of the next bit starts. The settling time accuracy \( S \) is defined as \( S = 2^{-b} \) where \( b \) is the number of bits [15]. Under the assumption that the buffers are modelled as a single-pole system the unity-gain bandwidth (GBW) is given in [15]

\[
GBW = -\frac{\ln S}{\beta T_S} \quad (5)
\]

where \( \beta \) is the feedback factor of the closed-loop system (for buffers \( \beta = 1 \)) and \( T_S \) is the settling time. The settling time is defined by the speed of the ADC. The output voltage of the ADC, presented in [11], settles within 1.5 \( \mu \text{s} \) so the buffers must settle much faster and \( T_S \) is chosen to be 0.5 \( \mu \text{s} \). According to (5) for the 9-bit resolution and \( T_S = 0.5 \mu \text{s} \), the GBW is \( \approx 2 \text{ MHz} \).

The classic Miller compensated amplifier has very low gain bandwidth (GBW) which depends on compensation capacitor \( C_C \) and it is not suitable for this application. Also the speed is limited by the slew rate. The amplifier presented in Fig. 7 is capable to source and sink large currents so the slew rate is not an issue although quiescent current of the amplifier is only 1 \( \mu \text{A} \). The GBW can be improved if the amplifier is load compensated as the amplifier in Fig. 7.

Because of the small dimensions the amplifier offset is \( \sigma = \pm 2.6 \text{ mV} \). Since the proposed ADC is fully differential circuit the buffers \( OA2 \) and \( OA4 \) from Fig. 6 are layouted close to each other. In this way the differential offset can be reduced.

\[
Table 1. Simulated performance of the amplifier
\]

| Parameter                  | Value  |
|----------------------------|--------|
| \( A_{v0} \) (dB)          | 61     |
| GBW (MHz)                  | 2.34   |
| Phase margin (°)           | 54     |
| PSRR@900 MHz (dB)          | -70    |
| Quiescent current (\( \mu \text{A} \)) | 1      |

Table 1 presents the performance of the amplifier from Fig. 7 when \( C_C = 4 \text{ pF} \). The transient simulations confirmed that, when PM is 54 °C, the buffer amplifier has no overshoots. Fig. 8 shows simulated transient behaviour of the differential reference voltage \( V_{REF,DIFF} = V_{RHIGH} - V_{RLOW} \) during the AD conversion. During the conversion the buffers \( OA2 \) and \( OA4 \) charge the ADC input capacitors and the voltage \( V_{REF,DIFF} \) drops. The voltage settles to its nominal value of 485 mV within 0.5 \( \mu \text{s} \) which is enough for the ADC maximum conversion rate of 10 kS/s.

\[
Fig. 8. Transient simulation of the ADC references simulated in Spectre.
\]

\[
2.4 \quad \text{Voltage regulators}
\]

The ADC does not need state of the art regulators so the regulators, used in this design, are actually non-inverting...
amplifiers shown in Fig. 9. The amplifier gain is 3 and the targeted output voltage voltage (AVDD or DVDD) is AVDD = 3V DD REF ≈ 1.45 V. The operational amplifier used in the voltage regulators is the same amplifier which is used for the ADC reference generation (Fig. 7). The pass element is the transistor M_A5 (Fig. 7). To save the area a pMOS transistors M_{d1} − M_{d3} are used instead of resistors. The transistors have the same (W/L) ratio, but each transistor consists of two parallel devices to improve matching. In order to track fast transition on AVDD and DVDD pins the feedback loop, which is formed by M_{d1} − M_{d3}, must have fast response time. The parasitic capacitance C_{pFB} slows loop performance and it must be reduced. This can be done by reducing (W/L) of M_{d1} − M_{d3} and the transistor ratio is chosen to be 2µm/2µm. It is estimated that the capacitance C_{pFB} ≈ 20 fF. The value of the blocking capacitors are C_{B1} ≈ 33 pF C_{B2} ≈ 34 pF and they are implemented as an nMOS capacitor (MOSCAP). The capacitor C_{B3} value is 3.6 pF.

![Fig. 9. Schematic of voltage regulators.](image)

### 2.5 RF/DC converter

The schematic of the RF/DC converter is shown in Fig. 10. The transistors are low threshold voltage nMOS transistors with the typical threshold voltage of 220 mV. The capacitors are metal–insulator–metal (MIM) capacitors. The converter must be able to deliver at least the DC output voltage of 1.94 V for the load current of 100 nA with a minimum input amplitude. The load is the circuitry for voltage detection and voltage limiter. The optimal number of half-voltage rectifier stages (N), transistor size and capacitor values are obtained by simulations. The simulations have shown that the optimum circuit parameters are W/L = 35µm/0.24µm (all transistors have the same dimensions), C = 0.6 pF (all capacitors have the same dimensions) and N=24. The simulations confirmed that the requirements can be reached if the RF signal amplitude is only 150 mV which is less than the threshold voltage of the transistors.

![Fig. 10. RF/DC converter schematic.](image)

### 3 CIRCUIT POWER-UP SIMULATIONS

Fig. 11 shows the simulated start-up behaviour of the whole circuit from Fig. 1 except the ADC. The storage capacitor C_{STORE}=11 nF and the input RF signal amplitude is 200 mV (i.e. 400 mV_{pp}). The capacitor value is relatively small because the transistor level transient simulations of the whole circuit are very slow (typically few days).

The digital signal ENB, after being set to low, enables voltage regulators and voltage reference circuits and the differential reference voltage V_{REF,DIFF}, voltages AVDD and DVDD from analogue and digital voltage regulators are settled to final value after 40 µs (Fig. 11). The supply voltages vary when the circuit is active. This is caused by slight changes of V_{DD,REF} as described in Section 2.1. In the simulated case the slope is ΔV_{DD}/Δt ≈ 323 V/s.

The transistor level simulations are very slow when the RF/DC converter is included. This is because the incoming RF frequency is 900 MHz and the amplitude is very low (on the order of 200 mV, i.e. 400 mV_{pp}) while the start-up time is typically few ms and increases when the storage capacitor C_{STORE} increases. Therefore, for the optimization of the circuit start-up and performance, the RF/DC time domain model is used. The model is presented in [16].

### 4 EXPERIMENTAL RESULTS

The fabricated prototype in Fig. 12 occupies 800×700 µm². The measurement setup is shown in Fig. 13. The regulator power-up and the ADC reference power-up is shown in Fig. 14 for the case when the storage capacitor is C_{STORE}= 47 µF. The RF voltage from the signal generator HP E4421B is applied to the input RF_IN on the chip package (Fig. 13). The signal power is 8.5 dBm and the reflected power is 5.5 dBm meaning that 3 dBm are delivered to RF_IN. This input is connected by a bondwire to the input RF from Fig. 1.
Fig. 11. The generated voltages AVDD, DVDD and VREFDIFF simulated in Spectre.

Because of the bondwire impedance, it is possible that even less than 3 dBm is delivered to the proposed circuit.

When the voltage VDD exceeds the upper voltage limit VHIGH the circuit from Fig. 1 is enabled (ENB is low) and the voltage regulators (digital and analogue) and reference circuit are on. After VDD drops below the low voltage limit VLOW, the circuit is off (ENB is high) and the regulators and reference circuit are off.

In Table 2 the reference voltages (VrHigh, VrMid and VrLow), regulator voltages (AVDD and DVDD) and the ADC reference current Iref_ADC are measured when the chip supply voltage VDD=1.8 V is a stable external voltage.

The overall current consumption Iact is measured when the chip is active. The voltage drop VrProbe is measured on the 1 kΩ resistor probe and the current consumption is VrProbe/I. The digital 6 1/2 digit multimeter Keysight 34410A is used for the measurements.

4.1 Measurements of the analogue voltage regulator

The proposed circuit has two identical voltage regulators. One of them is for the analogue supply and the other one is for the digital supply. The results, presented in this section, are for the analogue regulator.

Fig. 15 presents the measured power supply rejection ratio (PSRR) of the voltage regulator from Fig. 9. The regulator PSRR is -38.1 dB@10Hz and the maximum value is -15.15 dB@200MHz. These values are not state-of-the-art but the ADC is immune to the power supply variations and this level of PSRR is sufficient. For the PSRR measurements the 100 mVpp sine AC signal is applied to the input VDD of the circuit (Fig. 1) and the DC voltage is set to 1.8 V. The AC voltage is swept in the range from 10 Hz to 200 MHz. The AC signal is generated by Keysight 33500B in the range from 10 Hz to 30 MHz (30 MHz is the instrument maximum frequency). The RF source HP E4421B generates signals in the range from 250 kHz to 1 GHz and it is used in the frequency range from 30 MHz to 200 MHz. The three points are measured for each decade. The oscilloscope Agilent InfiniVision MSO7034B is used for the measurement of the AC voltage at the regulator output. The oscilloscope bandwidth is 350 MHz and that is the reason why the AC signal is swept to 200 MHz instead of 900 MHz, which is the harvesting frequency. One of the oscilloscope channels is used for the measurements of the

Fig. 12. Die micro-photograph of the chip (the RF/DC converter is not shown).
All CHx=1V/div 
Time base=2s/div 

VDD:CH2
CH2 GND
ENB:CH4

CH4 GND

CH3 GND
AVDD:CH3

CH1&3 GND
VRLow:CH1

CH1&3 GND
VRhigh:CH3

a) The regulator power-up.

b) The voltage reference power-up.

Fig. 14. Chip power-up.

### Table 2. Measured performance of the chip ($C_{STORE}=47 \mu F$)

| Parameter            | Value | Description                        |
|----------------------|-------|------------------------------------|
| $V_{HIGH}$, (V)      | 1.82  | High switching point               |
| $V_{LOW}$, (V)       | 1.35  | Low switching point                |
| $AVDD$, (V)          | 1.472 | Analogue regulator output          |
| $DVDD$, (V)          | 1.4   | Digital regulator output           |
| $V_{LLOW}$, (V)      | 499.5m| Low reference for the ADC          |
| $VR_{MID}$, (V)      | 723.7m| Common-mode reference for the ADC  |
| $VR_{HIGH}$, (V)     | 971.7m| High reference for the ADC         |
| $I_{REF\_ADC}$, (A)  | 284n  | Bias current reference for the ADC |
| $I_{act}$ (A)        | 22µA  | The overall current consumption (including the ADC) when the chip is active |

Fig. 15. Measured voltage regulator $PSRR$.

peak-to-peak AC voltage at the input $V_{DD}$ and the other one is used for the peak-to-peak voltage measurements of the regulator output. In order to avoid the measurement error, which could be caused by the oscilloscope channel mismatch, the 20 mV$_{pp}$, 30 MHz sine signal from the reference source Keysight 33500B is measured and it is found that both channels measure the same AC voltage, which means that there is no mismatch in the channels. For a better accuracy the oscilloscope averaging is set to 4096 counts.

Fig. 16 presents the measured DC performance of the regulator. The regulator line regulation is 122 mV/V (Fig. 16(a)). The line regulation is measured for the load current $I_L=10 \mu A$. This is the maximum current consumed by the analogue part of the ADC. The load current is set by the instrument HP 4145B which is used as a current source. The worst case load regulation in Fig. 16(b) is measured for $V_{DD}=1.6$ V, which is the minimum regulator output voltage. The load regulation is 4.22 mV/µA.

Fig. 17 presents the regulator transient response when the load current changes from 0 to 10 µA for $V_{DD}=1.6$ V. The measured falling edge settling time is 360 µs for the load current step from 0 to 10 µA and the rising edge settling time is 484 µs for the step from 10 µA to 0. The settling time is measured from the moment when the load current reaches 5 µA to the moment when the regulator
Fig. 16. Measured regulator DC response. (a) The regulator output voltage AVDD as a function of the circuit voltage VDD when IL = 10 µA (b) The regulator output voltage AVDD as a function of the load current IL.

![Diagram](image1.png)

![Diagram](image2.png)

**Fig. 17. Measured regulator transient response for the current load jump from 0 µA to 10 µA.**

**Table 3. Voltage regulator performance**

| Parameter                  | Value  |
|----------------------------|--------|
| Line regulation (mV/V)     | 122    |
| Load regulation (mV/µA)    | 4.22   |
| PSRR@10Hz (dB)             | -38.1  |
| PSRR@200MHz (dB)           | -15.15 |
| Load transient response - rising edge (µs) | 2.93   |
| Load transient response - falling edge (µs) | 2.18   |

output voltage settles within 0.1% of the final value. The settling time is long because of the parasitic capacitance of the oscilloscope probes, PCB and probes of the current source HP 4145B. The measured parasitic capacitance is 5.46 nF. The regulator is internally loaded with the 34 pF capacitor which is 165 times smaller capacitor than the parasitic capacitance of the measurement setup. Therefore, the estimated falling edge settling time is 2.18 µs and the estimated rising edge settling time is 2.93 µs. Table 3 summarizes the regulator measured parameters.

### 4.2 Measurements of the voltage references

Fig. 18 presents the differential voltage reference $V_{REF\_DIFF} = V_{R\_HIGH} - V_{R\_LOW}$ over supply voltage variations and temperature variations measured by the 6 1/2 digit multimeter Keysight 34410A. The voltage $V_{REF\_DIFF}$ varies 1.6 mV for the input voltage range $VDD=1.6$ to 2.1 V (Fig. 18(a)). The $V_{REF\_DIFF}$ stability in the temperature range from 25 °C to 70 °C is presented in Fig. 18(b) for $VDD=1.6$ V and $VDD=2.1$ V. The $V_{REF\_DIFF}$ variation is 10.8 mV in both cases which is 2% compared to the the voltage $V_{REF\_DIFF}$ at room temperature (25 °C). As it can be seen, the voltage $V_{REF\_DIFF}$ decreases as the temperature increases. The reason for this could be lower gain of the buffers from Fig. 7 at higher temperatures.

The temperature of the chip was controlled by the custom made heater which was glued by the thermal paste on the chip. The heater can change temperature in the range room temperature to 100 °C.

As described in Section 2.1, because of the parasitic gate-source capacitances of the transistors $M_{p1}$ and $M_{p2}$ in Fig. 6 the changes of the supply voltage $VDD$ affect the reference voltage. Therefore the triangular voltage ($V_{AC}=400$ mVpp, $V_{DC}=1.8$ V, $f=1$ kHz) from the voltage source Keysight 33500B is applied to the input $VDD$. The frequency is set to 1 kHz, which means that the slope of the triangular voltage is $\Delta V_{DD}/\Delta t=800$ V/s. The slope of 800 V/s is the worst case slope, i.e. the slope is much larger than in case when the large storage capacitor $C_{STORE}=47$ µF is connected to the circuit input $VDD$. When $C_{STORE}=47$ µF the slope is $\approx 0.47$ V/s. The slope is calculated by using (1) for $I_{act}=22$ µA (Table 2).

The storage capacitor of 47 µF is chosen because the ADC measurement (presented in section 4.3) requires a lot of samples.

Fig. 19 presents the measured results. The variation of
the voltage is $V_{\text{DIFF}} = \pm 0.8 \text{ mV}$. For the designed ADC $V_{\text{DIFF}} = \pm 0.8 \text{ mV}$ is less than 1/2 LSB.

The PSRR measurements of the voltage reference is measured by the same setup and instruments as the voltage regulator PSRR. Fig 20 presents the PSRR of the differential reference voltage $V_{\text{DIFF}} = V_{\text{HIGH}} - V_{\text{LOW}}$. The PSRR is measured at the outputs of the buffers from Fig. 6. The measured PSRR is -41.6 dB@10Hz and the worst case is -16.17 dB@200MHz.

### 4.3 ADC measurements

In order to test the designed voltage reference and voltage regulators they are connected to the ADC and measured together. Because the ADC digital signals are generated externally the voltage regulator for the digital part of the ADC is not used.

The designed chip is active from the moment when the supply voltage reaches $V_{\text{HIGH}}$ till the moment the supply voltage decreases to $V_{\text{LOW}}$, as described by (1). As mentioned earlier, the reference voltage $V_{\text{ADCREF}}$ is sampled and stored in the capacitor $C_{\text{SH}} = 4.5 \text{ pF}$ in the sample-and-hold circuit from Fig. 6 when the chip is active. This voltage is used to generate the ADC references ($V_{\text{LOW}}$, $V_{\text{MID}}$ and $V_{\text{HIGH}}$). If we would decide to measure static characteristics (DNL and INL), the chip would be active all the time and the leakage current would discharge the capacitor $C_{\text{SH}}$ and reduce the value of the ADC references $V_{\text{LOW}}$, $V_{\text{MID}}$ and $V_{\text{HIGH}}$. That means that the ADC static characteristics (DNL and INL) cannot be measured because the measurement lasts too long. For a good accuracy in case of histogram method, the input voltage must be sampled, i.e. very often more than 100k times. On the other hand the dynamic measurements are not so time consuming because they require few...
thousands of samples, in this case the input sine signal is sampled 2048 times. The input sine signal amplitude is set to 940 mVpp what is close to full scale range. The measured signal frequency is varied from 50 Hz to 500 Hz and the signal is sampled with 1 kS/s.

During the measurement, the chip was supplied by the DC voltage connected to the node VDD in Fig. 1. The chip is enabled only when the supply voltage exceeds upper switching point VHIGH=1.82 V. Therefore, before the dynamic measurement started, the DC voltage is set to 2 V and then reduced to 1.7 V. After this procedure, the ADC dynamic performance is measured.

Fig. 21 shows measured 2048-point Fast Fourier Transform (FFT) of a 250 Hz sine signal. The measured spurious free dynamic range is SFDR=67.2 dB, signal to noise and distortion ratio SNDR=58.6 dB and the equivalent number of bits is ENOB=7.72. The measured ENOB and SFDR with respect to the input frequency. At 500 Hz (Nyquist frequency) ENOB drops 0.5 bit compared to maximum value of 8.05 bits (100 Hz).

5 CONCLUSION

This paper presents the design of a low-power voltage reference, bias current and the supply voltage for the fully differential cyclic ADC. The references, power supply circuits and ADC are integrated into one circuit, i.e. the final chip. The proposed circuit is implemented in the UMC 0.18 μm CMOS process and occupies 800×700 μm². The circuit supply voltage VDD is obtained from the external RF signal of 900 MHz. When the circuit is active, VDD is used as the supply voltage for the rest of the tag circuitry. The circuit generates supply and reference voltages and currents when VDD exceeds the upper voltage level VHIGH≈1.82 V. When VDD is lower than the lower voltage level VLOW≈1.35 V the circuit is disabled. When the circuit is active, the overall current consumption including the ADC is 22 μA.

The measured differential reference voltage VREFDIFF is 472.1 mV which is close to the targeted 485.8 mV. The variation of the differential voltage VREFDIFF is 1.8 mV when the voltage VDD varies from 1.6 V to 2 V. The measured power supply rejection ratio is -41.6 dB@10Hz.

The voltage regulator line regulation is 122 mV/V and the load regulation is 4.22 mV/μA. The measured PSRR is -38.1 dB@10Hz.

The designed voltage regulator as well as the ADC current and voltage references are connected to the ADC and the ADC dynamic performance is measured. The ADC sampling rate is 1 kS/s. At 500 Hz (Nyquist frequency) the effective number of bits is 7.5 bits, spurious free dynamic range 66.35 dB and signal to noise and distortion ratio 47.8 dB.

Measurements confirmed that the designed circuit can provide stable voltage references and power supply for the 9-bit ADC.

ACKNOWLEDGMENT

This work has been partly supported by the European Union from the European Regional Development Fund under the project Wirelessly powered microelectronic circuits for distributed sensor networks, project code RC.2.2.08-16, contracted through the Ministry of Science, Education and Sports of Croatia

REFERENCES

[1] D. D. Venuto, D. T. Castro, Y. Ponomarev, and E. Stikvoort, “0.8 μW 12-bit SAR ADC sensors interface for RFID applications,” Microelectronics Journal, vol. 41, no. 11, pp. 746–751, 2010.
[2] Y. Zhang, F. Zhang, Y. Shakhsheer, J. Silver, A. Klinefelter, M. Nagaraju, J. Boley, J. Pandey, A. Shrivastava, E. Carlson, A. Wood, B. Calhoun, and B. Ottis, “A Batteryless 19 µW MICS/ISM-Band Energy Harvesting Body Sensor Node SoC for ExG Applications,” IEEE Journal of Solid-State Circuits, vol. 48, no. 1, pp. 199–213, 2013.

[3] L. Yan, J. Yoo, B. Kim, and H.-J. Yoo, “A 0.5-µVrms 12-µW Wirelessly Powered Patch-Type Healthcare Sensor for Wearable Body Sensor Network,” IEEE Journal of Solid-State Circuits, vol. 45, no. 11, pp. 2356–2365, 2010.

[4] M. Yip and A. Chandrakasan, “A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications,” IEEE Journal of Solid-State Circuits, vol. 48, pp. 1453–1464, June 2010.

[5] J. Rodriguez-Rodriguez, M. Delgado-Restituto, J. Macsuch, A. Rodriguez-Perez, E. Alarcon, and A. Rodriguez-Vazquez, “An Ultralow-Power Mixed-Signal Back End for Passive Sensor UHF RFID Transponders,” IEEE Transactions on Industrial Electronics, vol. 59, pp. 1310–1322, Feb 2012.

[6] D. Zhang, A. Bhide, and A. Alvandpour, “A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-µm CMOS for Medical Implant Devices,” IEEE Journal of Solid-State Circuits, vol. 47, pp. 1585–1593, July 2012.

[7] S.-K. Lee, S.-J. Park, H.-J. Park, and J.-Y. Sim, “A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface,” IEEE Journal of Solid-State Circuits, vol. 46, pp. 651–659, March 2011.

[8] K. Souri and K. A. A. Makinwa, “A 0.12 mm² 7.4 µW Micropower Temperature Sensor With an Inaccuracy of ±0.2 °C (3 σ) From -30 °C to 125 °C,” IEEE Journal of Solid-State Circuits, vol. 46, pp. 1693–1700, July 2011.

[9] M. Van Elzakker, E. Van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, “A 10-bit Charge-Redistribution ADC Consuming 1.9 µW at 1 MSample/s,” IEEE Journal of Solid-State Circuits, vol. 45, pp. 1007–1015, May 2010.

[10] N. Bako, Z. Butkovic, and A. Baric, “Design of a power supply and voltage references for a wirelessly powered ADC in 0.18-µm CMOS,” in 38th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), 2015, pp. 62–67, May 2015.

[11] N. Bako and A. Baric, “A low-power fully differential cyclic 9-bit ADC,” in 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, pp. 504–507, 2012.

[12] S. Radiom, M. Baghaei-Nejad, K. Aghdam, G. Vandenbosch, L.-R. Zheng, and G. G. E. Gielen, “Far-Field On Chip Antennas Monolithically Integrated in a Wireless-Powered 5.8-GHz Downlink/UWB Uplink RFID Tag in 0.18-µm Standard CMOS,” IEEE Journal of Solid-State Circuits, vol. 45, pp. 1746–1758, Sept 2010.

[13] G. De Vita, G. Iannaccone, and P. Andreani, “A 300 nW, 12 ppm°C Voltage Reference in a Digital 0.35-µm CMOS Process,” in Symposium on VLSI Circuits, 2006. Digest of Technical Papers, pp. 81–82, 0-0 2006.

[14] J. Heidrich, D. Brenk, J. Essel, M. Heinrich, M. Jung, G. Hofer, G. Holweg, R. Weigel, and G. Fischer, “Design of a low-power voltage regulator for RFID applications,” in International Conference on Computational Technologies in Electrical and Electronics Engineering (SIBIRCON), 2010 IEEE Region 8, pp. 552–557, 2010.

[15] J. A. M. Jarvinen, M. Saukoski, and K. A. I. Halonen, “A 12-Bit Ratio-Independent Algorithmic A/D Converter for a Capacitive Sensor Interface,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, pp. 730–740, April 2008.

[16] V. Ceperic, N. Bako, and A. Baric, “A symbolic regression-based modelling strategy of AC/DC rectifiers for RFID applications,” Expert Systems with Applications, vol. 41, no. 16, pp. 7061 – 7067, 2014.
Marko Magerl (S’14) received the mag. ing. degree in electrical engineering from the University of Zagreb, Croatia in 2014, where he is currently pursuing the Ph.D. degree. He is an Assistant in the Department of Electronics, Microelectronics, Computer and Intelligent Systems at University of Zagreb, Croatia. His research interests include behavioural modelling and electromagnetic compatibility.

Adrijan Barić received the Dipl. Ing. and M.Sc. degrees in electrical engineering from the University of Zagreb, Croatia, in 1982 and 1985, respectively, and the Ph.D. degree in Electronics from the Dublin City University, Ireland, in 1995. Since 1984, he has been with the University of Zagreb, where he is currently a Professor. His current research interests include semiconductor device modelling, integrated circuit design, interconnect modelling, and electromagnetic compatibility.

AUTHORS’ ADDRESSES
Niko Bako, Ph.D.
Prof. Željko Butković, Ph.D.
Marko Magerl, Mag. Ing.
Prof. Adrijan Barić, Ph.D.
Department of Electronics, Microelectronics, Computer and Intelligent Systems,
Faculty of Electrical Engineering and Computing, University of Zagreb,
Unska 3, 10000, Zagreb, Croatia
email: niko.bako@fer.hr, zeljko.butkovic@fer.hr, marko.magerl@fer.hr, adrijan.baric@fer.hr
Ivo Broz, Dipl. Ing.
Locus
Mikuliceva 17, 10000, Zagreb, Croatia
email: ivo.broz@lite.hr

Received: 2015-12-21
Accepted: 2016-02-22