Software-Defined Radio Transceiver Design Using FPGA-Based System-on-Chip Embedded Platform With Adaptive Digital Predistortion

NISHANT KUMAR*, (Member, IEEE), MEENAKSHI RAWAT*, (Member, IEEE), AND KARUN RAWAT**, (Senior Member, IEEE)
Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee 247667, India
Corresponding author: Nishant Kumar (nishantseth07@gmail.com)
This work was supported in part by the Science and Engineering Research Board (SERB) under Grant CRG/2018/003869, in part by the Scheme for Promotion of Academic and Research Collaboration (SPARC) under Grant SPARC/2018-2019/P291/SL, and in part by the University Grants Commission (UGC)/Council of Scientific & Industrial Research (CSIR) Ph.D. Fellowship, Government of India.

ABSTRACT In this paper, a software-defined radio (SDR) based transceiver system is designed and implemented on the system-on-chip (SoC) platform, which consists of a high-speed Arm embedded processor and a reconfigurable field-programmable gate array (FPGA). In the proposed SDR transceiver, the real-time baseband signal generation and adaptive digital predistortion (ADPD) units are implemented on the SoC platform. Memory polynomial model based ADPD solution is implemented to linearize the radio frequency (RF) power amplifiers (PAs). The implementation of the ADPD on a reconfigurable FPGA platform makes the system flexible and cost-effective. The PA characterization, in terms of model extraction and coefficient calculation, is done in real-time. These calculated coefficients are updated in the transmission path to precondition the transmitted signal before it is applied to the PA. The proposed ADPD is applied at the baseband level. Therefore, it can be used for different classes of PA operating at different RF carrier frequencies. A long-term evolution (LTE) signal with 20 MHz bandwidth and 11 dB peak to average power ratio (PAPR) is used for simulation and measurement purposes. The LTE signal is amplified using a GaN-based harmonically tuned continuous Class-F PA in measurement. The performance of the implemented ADPD scheme is analyzed in terms of NMSE, ACPR and EVM.

INDEX TERMS Digital predistortion, field-programmable gate array, linearization, memory polynomial, software-defined radios, system-on-chip, transceiver.

I. INTRODUCTION
As technology is growing, advanced wireless communication devices have become an essential part of the everyone’s daily life. These communication devices require high-speed access for voice, video, data and other such applications [1]–[3]. The commercial wireless communication standards are upgraded from 2nd generation (2G) to 5th generation (5G) and each generation uses different network protocols and different communication standards [3]. Therefore, all communication devices need to be updated whenever a new generation of wireless communication standard is introduced [3]. Modifying communication devices for different communication standards is a critical and costly affair. Therefore, the demand for a flexible, reconfigurable and programmable communication system that can be easily modified without any hardware cost has been increasing significantly.

Software-defined radio (SDR) is a favorable solution to solve such problems. SDR is a rapidly developing technology in the telecommunication industry to develop a flexible and reconfigurable transceiver architecture. SDRs can upgrade their functionality without replacing the hardware on which they are implemented [4], [5]. This feature supports SDR to develop a multi-functional transceiver device that is suitable for any type of communication standard. Such SDR based programmable communication devices can handle the existing as well as the newly developed wireless communication standards and network protocols. In SDRs, baseband
signal processing algorithms and communication network protocols are implemented on a reconfigurable hardware platform such that they can be easily upgraded without any hardware intervention [5]. This will ease the problem of device up-gradation whenever a network is updated from one generation to another. Because of these advantages, in the last few years, most of the analog transceivers are replaced by SDR based transceivers for different wireless communication applications [5]. SDR based transceivers generally operate in the lowest two layers, i.e., the data link layer and physical layer of the open systems interconnection (OSI) model, as shown in Fig. 1. In SDR transceivers, some or all of the transceiver functions are software-defined and implemented on a flexible and reconfigurable hardware platform [5]. These flexible and reconfigurable platforms include field-programmable gate arrays (FPGA), digital signal processing (DSP) processors, general-purpose processors (GPPs), embedded processors, or programmable system-on-chip (SoC). By using these platforms, new features and capabilities can be added to an existing transceiver system without adding any new hardware. The physical layer of SDR transceivers can be divided into two sub-blocks, baseband processing block and radio frequency (RF) front end block [6], as shown in Fig 1 (a). As the name suggests, the baseband processing block performs the signal processing at the baseband level, such as baseband signal generation, modulation, demodulation, encoding, decoding and link-layer protocols implementation, etc. Baseband processing requires DSP processors/embedded processors and FPGAs. Whereas, RF front end has RF transceiver circuitry, which is used for baseband to RF, RF to baseband signal conversion and transmission/reception of the signal at the different RF carrier frequencies. SDR based transceivers consist of a generic hardware/software co-platform with DSP processors/embedded processors, FPGAs, and programmable RF front end. Such SDR transceivers provide software control over most of the transceiver parameters such as signal modulation/demodulation technique, information security functions, waveform specification requirement, RF front end parameters, etc., as shown in Fig. 1 (b).

As the communication standards and network generations are upgrading with time, the demand for energy and spectrum efficient transmission with a high data rate is increased significantly. The long-term evolution (LTE) and LTE advanced (LTE-A) signals with high peak to average power ratio (PAPR) are used in advanced communication systems to achieve a high data rate within the limited available spectrum [7], [8]. The requirement of any modern communication system is to amplify these high PAPR signals with high efficiency and linearity. However, it is difficult to achieve both due to the nonlinear property of PAs. At the amplification stage, high efficiency harmonically tuned or switch-mode power amplifiers (PA) are most commonly used in the saturation region where PA behavior is highly nonlinear [9], [10]. Due to the nonlinear behavior of PAs in the saturation region, PAs creates distortion at its output in the form of spectral regrowth in the adjacent channels [8]. This spectral regrowth is represented as adjacent channel leakage power ratio (ACPR). In order to maintain good linearity with high efficiency, it is desirable to increase the linear operating region of the PA [8]. Therefore, the linearization of PA is an important aspect of improving the power and spectrum efficiency in any SDR transceiver system [11]–[13]. For RF PAs linearization, several methods have been proposed in the literature, such as feed-forward technique, analog predistortion (APD), linear amplification with nonlinear components (LINC), digital predistortion (DPD), etc. Out of these, DPD is the most favorable technique because it can be applied directly at the baseband level, which makes it a suitable technique for the SDR based transceivers [11]–[15]. The main criticality in the successful implementation of the DPD scheme in any SDR based transceiver is the time required to calculate the exact inverse nonlinear characteristics of PA using the appropriate model and its implementation to generate the predistorted signal.

II. STATE-OF-THE-ART

A number of DPD models are discussed in the literature, but most of them use a fixed sample set of the input baseband signal and its transmission/reception is done by commercial equipment [16]–[20]. The required system/PA modeling and predistorted signal generation are performed offline using a personal computer (PC) with running MATLAB [21]–[28]. This predistorted signal is directly loaded into the signal generators to check the system performance. Such type of DPD systems cannot be considered as a real-time solution because all the processing is done offline and require costly commercial equipments [16]–[28]. Such DPD solutions do not have the real-time adaptability to change the DPD parameters automatically because the DPD coefficient extraction is performed externally.

FIGURE 1. (a) SDR role in OSI layers, (b) SDR properties.
A look-up-table (LUT) based memory polynomial model is proposed in [16], [17] for DPD. They used a fixed sample set of the input signal for hardware verification without any real-time adaptability. In [16], a co-simulation test setup is developed to evaluate the DPD performance. Here, the DPD coefficients are extracted in MATLAB and uploaded to the LUTs of the FPGA design. A memory polynomial [18], [19] and a memoryless polynomial [20] based DPD solutions are proposed in the literature, which is verified in the simulation test bench but not validated in the hardware. In some other literature [21]–[28], all the computations required for DPD are performed externally using the PC and signal transmission and reception are carried out through commercial instruments such as MXG/VSG/MXA. In [27], the signal is captured in the FPGA board and then transferred to the PC for further processing. The DPD coefficients are calculated to generate the predistorted signal, and then this signal is again transferred to the FPGA board for transmission in the RF domain. Such solutions cannot be called a real-time system because a PC is used for DPD. In [25], an adaptive DPD system is proposed, where the dynamic properties of PA are handled by using a set of DPD coefficients. In the proposed adaptive system, the initial DPD coefficients are calculated for the different output power of PA and at different temperatures offline using MATLAB deep-learning toolbox. A different set of DPD coefficients are generated and stored in the LUTs of FPGA. In such systems, the DPD coefficients are PA specific and require manual intervention if the PA unit changes. The adaptation in the above-discussed DPD systems [16]–[28] requires manual intervention and therefore, cannot be used as a real-time adaptive DPD solution.

Many commercial SDR platforms are also available in the literature. But most of these platforms have limited reconfigurability features for the signal generation of required bandwidth and sampling frequency [29]–[31]. Moreover, these platforms do not provide a means to add user-specific applications. The above limitation is solved by national instrument’s (NI) universal software radio peripheral (USRP) SDR transceivers [32]. Another limitation of NI USRP is that it supports an application programming interface (API) through LabVIEW (NI software). Due to this, all the programming, implementation of user-specific applications and modifications require an external PC where LabVIEW is running.

In this paper, the timing and adaptivity issues for PA characterization are resolved by using an advanced SoC evolution board having a reconfigurable FPGA platform along with high speed embedded processors [33]. By virtue of SoC evaluation boards, the complex and time-consuming signal processing algorithms can be implemented on high-speed embedded processors and the FPGA platform can provide high processing speed to perform different complex mathematical functions. Embedded processors also provide: (1) communication between the SDR platform and user interface to display the system performance, (2) allow the user to design different applications required for SDR and DPD implementation, (3) software control over transceiver parameters along with RF front end and (4) reading and writing data to and from the FPGA and RF front end board [35]. These features provide high-level performance and service quality in the communication link. If the quantization bits of the transmitted and the received signals are large enough, then the performance of the DPD system can be further improved [36]. The proposed adaptive SDR transceiver has the ability to monitor its real-time performance and modify its operating parameters whenever its performance deteriorates.
Since the DPD technique is applied directly at the baseband level, it can be applied to any type of modulated signal and on any class of PA. Such a DPD scheme with high-speed digital signal processing is favorable in SDR transceiver applications where reconfigurability in terms of transmitter configuration is sought.

**III. PROPOSED SDR TRANSCEIVER ARCHITECTURE**

This section discusses the detailed architecture and working of the implemented SDR transceiver with an ADPD solution. The proposed SDR transceiver architecture with ADPD solution shown in Fig. 3 is implemented on the Zynq 7000 SoC platform with ADRV9371 RF front-end board [33], [35]. The SDR transceiver architecture is divided into two sub-blocks, namely the baseband signal processing block and RF front end block. The baseband signal processing block consists of a processing system unit (PSU) having an embedded processor and programmable logic unit (PLU) having FPGA. The embedded processor (PSU) and FPGAs (PLU) are fabricated on a single chip [37]. Therefore, the latency of data transfer between the PSU and PLU is very less. The on-chip PSU is connected to the PLU with multilayer advance microcontroller bus architecture (AMBA) advanced extensible interconnect which gives very high throughput with very low latency [37]-[39]. These interconnects are non-blocking and provide multiple simultaneous transactions between PSU and PLU. These interconnects are designed such that the PSU and PLU have the shortest path to get low latency. Moreover, the PLU is connected with PSU with over 3000 interconnects and provides up to 100 Gb/s of I/O bandwidth [37]. PSU-PLU interface has a total of nine configurable 32/64-bit AXI interfaces linking the PSU to the PLU. There are four more 32-bit AXI ports connecting the Zynq PSU and PLU in addition to the 32/64-bit configurable AXI ports [37]-[39]. These ports provide a connection between the PSU and any IP blocks implemented in the PLU. Since a large number of the AXI interconnect ports are available in SoC. Therefore the total communication load on AXI gets distributed and prevents it from loading effects. The PSU in SoC consists of a dual-core ARM Cortex A9 embedded processor with a maximum clock frequency of 800 MHz [37]. The dual-core architecture and high operating clock speed of the embedded processor accelerate the software execution which is independent of the design implemented in the PLU. This allows fast processing for the calculation of PA inverse model coefficients. Such high clock speed, high speed interconnects and the dual-core architecture of embedded processor provide less time consumption for data processing.

The PSU is used to perform the tasks such as baseband signal generation, PA inverse modeling, DPD model coefficients calculation and system error calculation. The LUT implementation, generation of predistorted signal using LUT coefficients and user interface with SDR transceiver system is performed in the PLU. To mitigate the time required for DPD implementation, the time-intensive data processing can be done in PSU in parallel with PLU [40], [41]. User display screen and universal serial bus (USB) input devices such as keyboard/mouse are connected to SoC using high definition multimedia interface (HDMI) and high-speed AXI interconnects, respectively. PSU is responsible for controlling all the important parameters of the SDR transceiver. The parameters of RF front end transceiver board, such as RF carrier frequency of transmission and reception, the sampling frequency of digital to analog converters (DACs)/analog to digital converters (ADCs), filter coefficients, low noise amplifier (LNA) gain, attenuation, etc. are also controlled by the PSU. The RF front end has a wideband RF to baseband and baseband to RF conversion system that includes high-performance DACs and ADCs. A software-controlled attenuator is used at the end of the transmitter chain for the selection of different power levels to drive a wide range of PAs. Several filter stages are used before ADC and after DAC to remove the anti-aliasing effects.

Working of the proposed SDR transceiver starts with assigning all the transceiver parameters to the PSU, such as required bandwidth of the baseband signal, baseband sampling frequency, RF carrier frequency for transmission and reception, the output power of the transmitter and required NMSE after the DPD. After initializing all the system parameters, the signal generation block shown in Fig. 3 generates a baseband signal and passes it through the pulse shaping filter and interpolation filter to make a bandlimited signal. The output of the interpolation filter is used to generate baseband LTE signal $X_{BB}$ with specified bandwidth and sampling frequency. This baseband signal $X_{BB}$ is passed through the predistortion unit (PDU) and generates the predistorted signal $Y_{PD}$. For initial transmission, PDU does not alter the baseband signal and therefore pass it without any changes. Therefore, for initial transmission, the predistorted signal $Y_{PD}$ is the same as the baseband signal $X_{BB}$. The output of the PDU, $Y_{PD}$ is then passed to the RF transceiver board, where the received predistorted signal is converted into the analog form using DACs and upconverted to the required RF carrier frequency using a quadrature modulator. The RF upconverted signal is amplified using PA before transmission. In order to model the nonlinearity of the system and PA, the attenuated output of PA is received back by one of the receivers of the RF transceiver board. The received signal is then down-converted to baseband frequency using the quadrature modulator and converted into digital form using ADCs. The LNA gain at the receiver is also optimized in order to utilize the full dynamic range of ADCs. The digitized output of ADCs is received by baseband signal processing block using AXI interconnect and represented as distorted signal $Y_{D}$. The received distorted signal $Y_{D}$ is time-aligned with transmitted predistorted signal $Y_{PD}$. The time-aligned input and output signals are received by the system performance calculation (SPC) block. In this block, the system performance in terms of normalized mean square error (NMSE) is calculated and the same will be displayed on the user interface display. If the calculated NMSE value is less than the required value, then the SPC block invokes the next section to calculate the model coefficients for DPD.
However, if NMSE is greater, then it will not invoke the next section. This will save the extra computation burden of the system when DPD is not required. If it is required to calculate the model coefficients, then PA inverse behavioral modeling is performed using time aligned signals received from the time alignment block. This is an appropriate solution to calculate the inverse PA characteristics. By using these coefficients, inverse gain and inverse phase values are calculated and updated to respective LUTs in the PDU. The input baseband signal is passed through this nonlinear function in the PDU and generates a predistorted signal to make the system linear and suppress spectral regrowth and signal distortion at PA output. The detailed working of the PDU and hardware-software interfacing in the SoC is discussed next.

### A. PDU WORKING

The PDU shown in Fig. 4 is used to generate the predistorted signal using stored LUT coefficients. The baseband signal $X_{BB}$ in the form of in-phase ($I$) and quadrature phase ($Q$) is received by the PDU and converted to the polar form with magnitude $M_{BB}$ and phase $\phi_{BB}$. Dual-port block random access memories (BRAMs) are designed and implemented in PDU to store the LUT coefficients in terms of inverse gain $g_{pd}$ and inverse phase $\phi_{pd}$. The detailed explanation of system modeling and calculation of LUT coefficients is discussed in section IV. The dual-port BRAM gives the advantage of simultaneous reading and writing operations. A BRAM controller is designed in FPGA to provide an interface between user applications running on user space and implemented BRAM. The magnitude of baseband signal $M_{BB}$ is connected to the address port of both the BRAMs designed to store the inverse gain and inverse phase values. As per the received address, BRAM generates inverse gain $g_{pd}$ and inverse phase $\phi_{pd}$ at its output data port. The magnitude of the baseband signal is multiplied with the inverse gain $g_{pd}$ and phase of the baseband signal is added with the inverse phase $\phi_{pd}$, and generates a predistorted signal with magnitude $M_{PD}$ and phase $\phi_{PD}$. The predistorted signal is converted back to complex form i.e., $I_{PD}$ and $Q_{PD}$ components represented as $Y_{PD}$. The flow chart of the implemented ADPD algorithm is shown in Fig. 5. One can observe from Fig. 5, the first step is the initialization of system parameters followed by baseband signal generation. The generated baseband signal is passed through the PDU for generating a predistorted signal. If the behavior of PA is unknown, then the gain and phase LUTs are initialized by 1 and 0. If the behavior PA is previously known, then LUTs in the PDU can be initialized by previously calculated coefficients. After updation of LUT coefficients in the PDU, the PA output is captured, and system performance is analyzed. One can see from Fig. 5 that the ADPD system calculates the coefficients only if the required NMSE is below the acceptable value. In all other cases, it remains off and does not perform any operation. This will save the unnecessary computation involved in the DPD coefficient calculation. It is also seen from Fig. 5 that if the system performance (NMSE) is in the acceptable range, then the system will re-check the system performance after some delay. This delay can be set
data acquisition from hardware devices. A device driver is designed for each device to interact with user space and connected devices. The role of the device driver is to identify the required device, device channels and channel attributes. For each user-defined internal buffer, kernel space creates a kernel buffer. The kernel buffer is the only part of the kernel space that actually interacts with the hardware. The kernel buffers have a ring structure, which supports writing data to devices and reading data from user space or vice-versa at the same time shown in Fig 7.

IV. DIGITAL PREDISTORTION ALGORITHM AND MODEL

Initially, a baseband LTE signal of the desired bandwidth and sampling frequency is generated. With the assumption that the PA behavior is unknown to the system, the gain and phase LUTs are initiated by ones and zeros, respectively, for initial transmission. Therefore, the PDU transmits the baseband signal without any changes, such that

$$X_{BB}(n) = Y_{PD}(n).$$

For each user-defined internal buffer, kernel space creates a kernel buffer. The kernel buffer is the only part of the kernel space that actually interacts with the hardware. The kernel buffers have a ring structure, which supports writing data to devices and reading data from user space or vice versa at the same time shown in Fig 7.

IV. DIGITAL PREDISTORTION ALGORITHM AND MODEL

Initially, a baseband LTE signal of the desired bandwidth and sampling frequency is generated. With the assumption that the PA behavior is unknown to the system, the gain and phase LUTs are initiated by ones and zeros, respectively, for initial transmission. Therefore, the PDU transmits the baseband signal without any changes, such that $X_{BB}(n) = Y_{PD}(n)$. The output of PDU is upconverted to RF frequency and fed to PA. The input to the PA can be expressed as:

$$x(t) = g(t) \cdot \exp[j(\omega_c t + \phi(t))] \quad (1)$$

where $\omega_c$ is the angular RF carrier frequency, $g(t)$ and $\phi(t)$ are the amplitude and phase variation of the baseband modulated signal, respectively. Due to the nonlinear characteristics of PA operating in the saturation region, the gain and phase distortions are likely to occur in the amplified output of PA. The distorted PA output ($y_d(t)$) can be expressed as:

$$y_d(t) = g_d(t) \cdot g(t) \cdot \exp[j(\omega_c t + \phi(t) + \phi_d(t))] \quad (2)$$
where \(g_d(t)\) and \(\phi_d(t)\) represent, respectively, the amplitude and phase distortion added at the amplified output due to the nonlinear behavior of the PA. Both \(g_d(t)\) and \(\phi_d(t)\) are function of amplitude \(g(t)\) of the input signal. Hence, \(g_d(t)\) and \(\phi_d(t)\) are written as amplitude to amplitude modulation (AM/AM) distortion and amplitude to phase modulation (AM/PM) distortion of the PA, respectively. The attenuated output of PA is captured and demodulated in the RF transceiver board. This demodulated signal is passed through a low pass filter to select the required frequency band. The filtered received signal is time aligned with the transmitted baseband signal using cross-correlations [42] given by:

\[
\rho_{xy} = \frac{1}{N} \sum_{n=0}^{N} \frac{y(n) - \mu_y}{\sigma_y} \frac{x(n + \tau) - \mu_x}{\sigma_x} \tag{3}
\]

where \(\mu_x\) and \(\mu_y\) represent the mean values, \(\sigma_x\) and \(\sigma_y\) represent the standard deviation of the input and output signals, respectively and \(N\) is the length of the time-aligned signal. The captured output signal is divided by its complex small-signal gain. The time-aligned signals are then used to calculate the inverse nonlinear characteristics of the PA using a suitable model. In order to generate the predistorted signal, the inverse gain and inverse phase are calculated to cancel the extra nonlinear terms \(g_d(t)\) and \(\phi_d(t)\) added in (2). The calculated inverse gain is multiplied with the magnitude of the baseband signal and the inverse phase is added to the phase of the baseband signal in the PDU to generate a predistorted signal. This predistorted signal \(y_{pd}(t)\) can be written as:

\[
y_{pd}(t) = [g_{pd}(t) \cdot g(t)] \cdot \exp[j(\omega_c t + \phi(t) + \phi_{pd}(t))] \tag{4}
\]

where \(g_{pd}(t)\) and \(\phi_{pd}(t)\) are the inverse gain and inverse phase added to the baseband signal, respectively. The AM/AM and AM/PM response of this predistorted signal must be an exact linear gain and summation of \(y\) and make the system linear. The linearized output of PA \(y_L\) can be written as:

\[
y_L(t) = \left[ g_d(t) \cdot g_{pd}(t) \cdot g(t) \right] \cdot \exp[j(\omega_c t + \phi(t) + \phi_d(t) + \phi_{pd}(t))] \tag{5}
\]

where the multiplication of \(g_d(t)\) and \(g_{pd}(t)\) gives a constant linear gain and summation of \(\phi_d(t)\) and \(\phi_{pd}(t)\) gives nearly zero phase distortion. Equation (5) represents the linearized output after the DPD.

### A. LUT COEFFICIENT CALCULATION

In this paper, the memory polynomial model is used to extract the nonlinear coefficients of the RF PA. The memory polynomial model can be expressed as:

\[
y_{MP}(n) = \sum_{m=0}^{M} \sum_{k=0}^{K} C_{m,k} x(n-m) |x(n-m)|^k \tag{6}
\]

where \(C_{m,k}\) represents the coefficients of memory polynomial, \(k\) is the nonlinearity order, \(M\) is the memory depth and \(n\) is the discrete-time index of the signal. A subset of time aligned input and output signals from PA are used to calculate these coefficients. The coefficients \(C_{m,k}\) of memory polynomial model, is then calculated using the following equation:

\[
C_{m,k} = A^{-1} * \text{PA}_{inv} \tag{7}
\]

where \(C_{m,k}\) is the set of memory polynomial coefficients used for calculation of inverse nonlinear characteristics of PA. The number of memory polynomial coefficients is equal to the multiplication of nonlinearity order and memory depth used for calculation of PA nonlinear characteristics. \(\text{PA}_{inv}\) is the PA input signal matrix of size \(1 \times n\), where \(n\) is the total number of samples of PA input and output used for the PA inverse modeling. Matrix \(A\) is calculated by using the output signal of the PA as follows:

\[
A = [\Delta_k (y(n)) \Delta_k (y(n-1)) \ldots \Delta_k (y(n-M))] \tag{8}
\]

where \(y(n)\) is the PA output signal expressed as:

\[
y(n) = [y(0) \ y(1) \ldots \ y(n)]^T \tag{9}
\]

\[
\Delta_k = [y|y|^0 \ y|y|^1 \ldots \ y|y|^k] \tag{10}
\]

Calculation of inverse matrix \(A\) requires a high computational cost when the size of the matrix is large. Therefore, Moore-Penrose pseudo inverse [43], [44] is used for matrix inversion. After calculating the inverse of the matrix \(A\), the memory polynomial coefficients are calculated using (7) and represented as:

\[
C_{MLP} = [C_{0,0}, C_{0,1} \ldots C_{0,k}, C_{1,1} \ldots C_{M,K}]^T \tag{11}
\]

The next step is to calculate the inverse gain and inverse phase using these coefficients. Since the gain and phase distortion added by PA depends upon the amplitude of the input baseband signal, therefore the inverse gain and inverse phase values are calculated for each possible input amplitude. The size of each LUT is selected in such a way that for each possible input magnitude, there are an inverse gain and inverse phase values stored in the LUT. For the calculation of inverse gain and inverse phase values, a signal with all possible magnitude is generated. This generated signal with length \(L\) can be defined as:

\[
X_{new} = [V_1, V_2, V_3 \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots V_L] \tag{12}
\]

Using memory polynomial coefficients calculated by (7), an inverse modulated signal is generated using (6) as:

\[
op_{inv}(n) = \sum_{m=0}^{M} \sum_{k=0}^{K} C_{m,k} X_{new} |n - m| \tag{13}
\]

where \(op_{inv}\) is inverse signal used to calculate the inverse gain and inverse phase using the following equation:

\[
G_{inv}(l, m) = \frac{\ Semaphore(t, m) }{X_{new}(n)} \tag{14}
\]

\[
Phi_{inv}(l, m) = \tan^{-1}[op_{inv}(n)] - \tan^{-1}[X_{new}(n)] \tag{15}
\]
where \( l \) is the length of the calculated inverse gain and inverse phase matrix. Since in this paper, the memory depth is used up to \( M = 2 \), therefore \( m = 0, 1, 2 \). Therefore, three sets of inverse gain and inverse phase values are calculated using (14) and (15) for \( m = 0, 1, 2 \), respectively. In the proposed ADPD technique, table based LUT is used where the inverse gain and inverse phase are calculated for each possible input power level. Therefore, the LUTs have a length equal to the length of the generated signal \( X_{new} \). The inverse gain and inverse phase values are sorted in the LUTs according to the instantaneous envelope power of the baseband signal. In the transmission path, the magnitude of the baseband signal is used as the address of BRAMs and respective gain and phase values are multiplied to generate the predistorted signal. The architecture for generating the predistorted signal using LUT based memory polynomial ADPD is shown in Fig. 8. One can observe from Fig. 8 that three sets of PDU, which were shown in Fig. 4, are used to precondition the baseband signal to make the system linear. In the LUTs of each PDU, the inverse gain and inverse phase values are stored as per the value of \( m \). Therefore, inputs of PDUs are multiplied with different gain/phase values. For \( m = 0 \), the baseband signal is applied directly to PDU, where the inverse gain/phase is stored for \( m = 0 \). For \( m = 1 \) the input signal is delayed by 1 sample and for \( m = 2 \) input signal is delayed by 2 samples and multiplied with inverse gain/phase in the PDU calculated for \( m = 1 \) and \( m = 2 \), respectively. The output of PDUs is summed together to generate the predistorted signal, which is passed to the RF transceiver board for transmission.

![Figure 8](image)

**Figure 8.** Architecture for predistorted signal generation using LUT coefficients.

**V. HARDWARE IMPLEMENTATION AND MEASUREMENT RESULTS**

The Xilinx zynq SoC ZC706 evaluation board is used as an SoC and the ADRV9371 evaluation board from the analog device is used as an RF front end [33], [35]. The experimental setup used in this paper is shown in Fig. 9. ADRV9371 uses a single chip for transmission and reception of the signal to maintain the synchronization between transmitter and receiver. The implementation of PDU in FPGA requires fixed point algorithms, which are more complex compared to the integer-based algorithms. In the RF transceiver board, the size of the DAC is 16 bit and the size of the ADC is 14 bit. Therefore, in the transmission path, the generated baseband signal is stored in 16-bit and received data is stored in 14-bit resolution. The implemented LUT has 4096 values to cover all the possible magnitude of the baseband modulated signal. The performance of the proposed method is compared in terms of NMSE, power spectral density (PSD), error vector magnitude (EVM), and hardware utilization. The NMSE can be calculated as:

\[
NMSE(dB) = 10 \log_{10} \left( \frac{\sum_{n=1}^{N} |y_{meas}(n) - x(n)|^2}{\sum_{n=1}^{N} |x(n)|^2} \right) \quad (16)
\]

where \( x(n) \) is the complex baseband input signal and \( y_{meas}(n) \) is the measured baseband output signal, \( N \) is the length of signals. The EVM is calculated after decoding the symbols from the received signal. It represents the error of the detected symbol position compared to the original symbol position. The EVM(\%) can be represented as:

\[
EVM(\%) = \sqrt{\frac{\sum_{n=1}^{L} |I_{er}[n]|^2 + Q_{er}[n]^2}{EVM\text{ Normalization reference}}} \times 100\% \quad (17)
\]

where \( n \) is symbol index, \( L \) is the total number of symbols, \( I_{er} = I_{ref} - I_{meas} \) and \( Q_{er} = Q_{ref} - Q_{meas} \). For experimental validation, an LTE signal with 20 MHz bandwidth and 11 dB PAPR is generated in PSU at 122.88 MHz sampling frequency. The generated LTE signal is up-converted to 2 GHz RF carrier frequency using the RF transceiver board. The RF modulated signal is then transmitted through the TX1 port of the transceiver board and amplified using PA. For the calculation of PA characteristics, the attenuated output of PA is captured using the RX2 port of the RF transceiver board. For validation of the proposed algorithm, a 10 W gallium nitride (GaN) based harmonically tuned continuous mode Class-F PA is used. This PA is biased with a drain voltage of 28 V and a drain current of 90 mA.

The operating frequency of PA is 1.5 GHz to 2.5 GHz [9]. The AM/AM and AM/PM behavior of PA operating at the
center frequency of 2 GHz and 40 dBm output power at 10 dB gain is shown in Fig. 10. The gain compression of PA is 4 dB, as shown in Fig. 10(a) and phase compression is shown in Fig. 10(b). From Fig. 10, one can observe that the transmitter exhibits a scattering effect and nonlinearity up to the saturation region. For calculation of memory polynomial coefficients, nonlinearity order \( K = 9 \) and memory depth \( M = 2 \) is selected and the performance of DPD is checked. While converting the complex signal into polar and multiplying it with inverse gain and phase and again converting them back to complex form includes rounding off and truncation of bits. Therefore, the PDU itself may generate some distortions due to this error. However, the performance of PDU is verified by calculating NMSE between input and output of PDU, which comes to be -60.5 dB and hence shows good linearity. The inverse gain and inverse phase values calculated using (14) and (15) for \( m = 0, 1, 2 \) are shown in Fig. 11(a) and Fig. 11(b), respectively. The baseband signal is multiplied with these LUT values, as shown in Fig. 8 and generates a predistorted signal to make the system linear. The linearized output signal of the PA is then used for further calculation. The performance of the implemented ADPD system using the memory polynomial method is shown in Fig. 12. It shows the output power spectrum of PA using a 20 MHz LTE signal with and without DPD. One can observe that Fig. 12 shows significant improvement in spectral regrowth and ACPR is improved by 13.8 dBc after applying DPD. The combined
TABLE 3. Comparison with state of the art.

| Ref  | Adaptive | Real time DPD | FPGA Implementation | Hardware implementation | Real time signal generation | Software control over system parameters | Model used | Requires Commercial equipments/PC |
|------|----------|---------------|---------------------|-------------------------|-----------------------------|-----------------------------------------|------------|-----------------------------------|
| [23] | YES      | NO            | NO                  | YES                     | NO                          | YES                                     | Direct Learning | YES*                          |
| [25] | YES      | NO*           | NO                  | YES                     | NO                          | YES                                     | Deep-learning | Yes#                            |
| [22] | YES      | NO            | NO                  | YES                     | NO                          | YES                                     | Memory polynomial | YES##                        |
| [27] | YES      | NO            | NO                  | YES                     | NO                          | YES                                     | Cascaded IIA/DLA | PC                             |
| [28] | NO       | YES           | NO                  | YES                     | NO                          | NO                                      | Cross Memory Polynomial | PC                            |
| [45] | YES      | NO            | YES                 | NO                      | NO                          | NO                                      | Nonlinear autoregressive moving average | NO                           |
| [19] | NO       | YES           | NO                  | YES                     | NO                          | YES                                     | Memory polynomial | No                            |
| This Work | NO | YES | NO | YES | NO | YES | Memory Polynomial | NO |

*Offline learning and online implementation. # Only for initial coefficient calculation. ##

AM/AM and AM/PM response of the PDU and PA is shown in Fig. 13. One can observe that after applying DPD the scattering behavior of the PA is reduced, and a linear relationship is presented between the input and output of the PA for the entire range of input power. Fig. 14 shows the variation in ACPR and NMSE with the number of iterations. It can be observed from Fig. 14 that the proposed scheme is able to clean the PA nonlinearity in a maximum of two iterations. ACPR and NMSE are almost constant after the second iteration. The change in the ACPR after the second iteration is within the limit of ± 1 dB. Here, iteration 0 represents the

FIGURE 13. (a) AM/AM. (b) AM/PM characteristics at PA output with and without using ADPD.

FIGURE 14. ACPR and NMSE variation with the number of iterations.

FIGURE 15. Constellation Plot of 20 MHz LTE signal at PA output without DPD (BLUE) and with DPD (RED).
case where DPD is not applied. To see the in-band distortion, the measurement of EVM is important, which is summarized in Table 1, along with NMSE and ACPR results. One can see from Table 1 that after DPD, NMSE is improved from -5.65 dB to -30.29 dB. The improvement in left and right ACPR is 13.8 dBc and 13.9 dBc, respectively, after DPD is applied. It can also be clearly observed from Table 1 that after DPD, EVM is 2.95 %, which is within the limit. The constellation plot at the PA output with and without DPD is shown in Fig. 15. The FPGA resources used for designing PDU is summarized in Table 2. From Table 2, it is clear that the proposed DPD requires only a small portion of available resources. Table 3 shows the comparison of the proposed SDR transceiver with state-of-the-art. From Table 3, it is clear that the proposed scheme provides a real-time adaptive DPD solution that can be used for any SDR transceiver system.

VI. CONCLUSION

The designed SDR transceivers provide an efficient, flexible and low-cost solution to provide multi-functional transceivers that can be easily reconfigured using software control. A DPD platform for SDR transceiver is developed for advanced LTE signals. A high-speed SoC is used to solve the time consumption in coefficients extraction. A memory polynomial is used with 9th order nonlinearity and memory depth of order 2. The performance of the proposed algorithm is calculated in terms of NMSE, EVM and ACPR. The performance of PDU is also calculated, which shows that it would not impact on the system performance. The proposed algorithm is validated using a 20 MHz LTE signal passed through a 10W PA and the implemented algorithm shows good improvement after linearization.

ACKNOWLEDGMENT

The authors would like to thank the members of the RF & Microwave Group, IIT Roorkee, and Linearized Amplifier Technologies and Services Private Limited for technical support.

REFERENCES

[1] C.-L. J. I, S. Han, Z. Xu, S. Wang, Q. Sun, and Y. Chen, “New paradigm of 5G wireless Internet,” IEEE J. Sel. Areas Commun., vol. 34, no. 3, pp. 474–482, Mar. 2016.
[2] A. Gupta and R. K. Jha, “A survey of 5G network: Architecture and emerging technologies,” IEEE Access, vol. 3, pp. 1206–1232, 2015.
[3] M. Agiwal, A. Roy, and N. Saxena, “Next generation 5G wireless networks: A comprehensive survey,” IEEE Commun. Surveys Tuts., vol. 18, no. 3, pp. 1617–1655, 3rd Quart., 2016.
[4] S. G. Bilên, A. M. Wylglinski, C. R. Anderson, T. Cooklev, C. Dietrich, B. Farhang-Boroujeny, J. V. Urbina, S. H. Edwards, and J. H. Reed, “Software-defined radio: A new paradigm for integrated curriculum delivery,” IEEE Commun. Mag., vol. 52, no. 5, May 2014, Art. no. 184193.
[5] X. Cai, M. Zhou, and X. Huang, “Model-based design for software defined radio on an FPGA,” IEEE Access, vol. 5, pp. 8276–8283, 2017.
[6] T. E. Collins, Software-Defined Radio for Engineers. Norwood, MA, USA: Analog Devices, 2018.
[7] Interband Carrier Aggregation, document TR36.850-V11.1.0, 3GPP, Sophia Antipolis, France, Jul. 2013.
[8] S. C. Cripps, RF Power Amplifiers for Wireless Communications, 2nd ed. Norwood, MA, USA: Artech House, 2006.
[9] E. Aggrawal, K. Rawat, and P. Robin, “Investigating continuous class-F power amplifier using nonlinear embedding model,” IEEE Microw. Wireless Compon. Lett., vol. 27, no. 6, pp. 593–595, Jun. 2017.
[10] P. Kakkad, E. Aggrawal, and K. Rawat, “De-embedded model based class-E power amplifier using waveform engineering,” in Proc. 8th Int. Conf. Comput., Commun. Netw. Technol. (ICCCNT), Delhi, India, Jul. 2017, pp. 1–4.
[11] C. Eun and E. J. Powers, “A new volterra predistorter based on the indirect learning architecture,” IEEE Trans. Signal Process., vol. 45, no. 1, pp. 223–227, Jan. 1997.
[12] J. Kim and K. Konstantinou, “Digital predistortion of wideband signals based on power amplifier model with memory,” Electron. Lett., vol. 37, no. 23, pp. 1417–1418, Nov. 2001.
[13] L. Ding, G. T. Zhou, D. R. Morgan, Z. Ma, J. S. Kenney, J. Kim, and C. R. Giardina, “A robust digital baseband predistorter constructed using memory polynomials,” IEEE Trans. Commun., vol. 52, no. 1, pp. 159–165, Jan. 2004.
[14] R. Raich, H. Qian, and G. T. Zhou, “Orthogonal polynomials for power amplifier modeling and predistorter design,” IEEE Trans. Veh. Technol., vol. 53, no. 5, pp. 1468–1479, Sep. 2004.
[15] P. L. Gilabert and G. Montero, “3-D distributed memory polynomial behavioral model for concurrent dual-band envelope tracking power amplifier linearization,” IEEE Trans. Microw. Theory Techn., vol. 63, no. 2, pp. 638–648, Feb. 2015.
[16] H. Rezgui, F. Rouissi, and A. Ghazel, “FPGA implementation of the predistorter stage for memory polynomial-based DPD for LDMOS power amplifier in DVB-T transmitters,” in Proc. Int. Conf. Adv. Syst. Electron. Technol. (ICASET), Hammamet, Tunisia, Jan. 2017, pp. 356–359.
[17] S. A. Juarez-Cazares, A. Melendez-Can, J. R. Cardenas-Valdez, J. A. Galaviz-Aguilar, C. E. Vazquez-Lopez, P. Robin, and J. C. Nuñez-Perez, “FPGA-based modeling and design methodology of a digital pre-distortion system for power amplifier linearization,” in Proc. Int. Conf. Matheonitronics, Electron. Automot. Eng. (ICMEEAE), Cuernavaca, Mexico, Nov. 2016, pp. 113–118.
[18] B. Ai, Z. D. Zhong, G. Zhu, R. T. Xu, and Z. Q. Li, “Two-dimensional indexing polynomial-based pre-distorter for power amplifiers with memory effects,” IET Commun., vol. 2, no. 10, pp. 1263–1271, Nov. 2008.
[19] N. Lashkarian and C. Dick, “FPGA implementation of digital predistortion linearizers for wideband power amplifiers,” in Proc. SDR Tech. Conf. Product Expo., 2004, pp. 1–6.
[20] S. N. Ba, K. Waheed, and G. T. Zhou, “Efficient lookup table-based adaptive baseband predistortion architecture for memoryless nonlinearity,” EURASIP J. Adv. Signal Process., vol. 2010, no. 1, pp. 1–10, Dec. 2010.
[21] M. Rawat, F. M. Ghannouchi, and K. Rawat, “Three-layered biased memory polynomial for dynamic modeling and predistortion of transmitters with memory,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 3, pp. 768–777, Mar. 2013.
[22] J. Ren, “A new digital predistortion algorithms scheme of feedback FIR cross-term memory polynomial model for short-wave power amplifier,” IEEE Access, vol. 8, pp. 38327–38332, 2020.
[23] C. Yu, K. Tang, and Y. Liu, “Adaptive basis direct learning method for predistortion of RF power amplifier,” IEEE Microw. Wireless Compon. Lett., vol. 30, no. 1, pp. 98–101, Jan. 2020.
[24] C. Quindroit, N. Narahari Setti, P. Robin, S. Gheithanchi, V. Mauer, and M. Fitton, “FPGA implementation of orthogonal 2D digital predistortion system for concurrent dual-band power amplifiers based on time-division multiplexing,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 12, pp. 4591–4599, Dec. 2013.
[25] J. Sun, J. Wang, L. Guo, J. Yang, and G. Gui, “Adaptive deep learning aided digital predistorter considering dynamic envelope,” IEEE Trans. Veh. Technol., vol. 69, no. 4, pp. 4487–4491, Apr. 2020.
[26] D. Byrne, R. Farrell, S. Madhuwantha, M. Leeser, and J. Dooley, “Digital pre-distortion implemented using FPGA,” in Proc. 28th Int. Conf. Field Program. Log. Appl. (FPL), Dublin, Republic of Ireland, Aug. 2018, pp. 453–4531.
[27] H. Le Duc, B. Feuvrie, M. Pastore, and Y. Wang, “An adaptive cascaded ILA- and DLA-based digital predistorter for linearizing an RF power amplifier,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 66, no. 3, pp. 1031–1041, Mar. 2019.
[28] G. C. L. Cunha, S. Farsi, B. Nauwelaers, and D. Schreurs, “An FPGA-based digital predistorter for RF power amplifier linearization using cross-memory polynomial model,” in Proc. Int. Workshop Integ. Nonlinear Microw. Millimetre-Wave Circuits (INMIC), Leuven, Belgium, Apr. 2014, pp. 1–3.
Nishant Kumar (Member, IEEE) received the B.Tech. degree in electronics and communication engineering from Rajasthan Technical University, Kota, India, in 2010, and the M.Tech. degree from the Maulana Azad National Institute of Technology, Bhopal, India, in 2013, with specialization in VLSI and embedded system design. His M.Tech. project was based on the design and analysis of dual core pipelined processor implementation using FPGA. He is currently pursuing the Ph.D. degree with the Department of Electronics and Communication Engineering, Indian Institute of Technology (IIT) Roorkee, India. He is the Founding Director of Linearized Amplifier Technologies and Services Private Limited. His research interests include software-defined radio, digital transmitter, digital signal processing, and power amplifier design. His research has resulted in a publication in reputed journals and conferences and two patents (under review).

MEENAKSHI RAWAT (Member, IEEE) received the B.Tech. degree in electrical engineering from the Govind Ballabh Pant University of Agriculture and Technology, Pantnagar, India, in 2006, and the M.Sc. and Ph.D. degrees in electrical and computer engineering from the University of Calgary, Calgary, AB, Canada, in 2012. From 2012 to 2013, she was a Postdoctoral Research Fellow with the University of Calgary. From 2013 to 2014, she was a Postdoctoral Project Researcher/Scientist with The Ohio State University, Columbus, OH, USA. She is currently an Assistant Professor with IIT Roorkee, Roorkee, India. She is also the Founding Director of Linearized Amplifier Technologies and Services Private Limited. She was a recipient of the Overall Championship, the Best Design Prize of the Third Annual Smart Radio Challenge, Wireless Innovation Forum, the Research Production Award of the University of Calgary (three times), the Best Paper Award of the ARFTG-82 Conference, Columbus, in 2013, and the Best Paper Award of the 83rd Automatic ARFTG Conference, Tampa, FL, USA, in 2014. She served as the Workshop Co-Chair for the 82nd Automatic RF Techniques Group (ARFTG-82) Conference and the Session Co-Chair for MMwave and THz Designs for iMARC 2014, Bengaluru, India.

Karun Rawat (Senior Member, IEEE) received the Ph.D. degree in electrical engineering from the University of Calgary, Canada, in 2012. He worked as a Student Research Assistant and later a Postdoctoral Research Fellow with the University of Calgary, Alberta, under the research grant of iCORE and CRC Chair. He is currently an Associate Professor with the Department of Electronics and Communication, Indian Institute of Technology (IIT) Roorkee, India. Prior to this, he was an Assistant Professor with the Centre for Applied Research in Electronics, IIT Delhi, from 2013 to 2014, and a Scientist with the Space Applications Center, Indian Space Research Organization Ahmedabad, from 2003 to 2007. His current research interests include the areas of RF power amplifier and transceiver design, nonlinear device modeling, RF active and passive circuits design, RFCMOS, and GaN MMIC designs. His research has resulted in more than 50 publications in journals and conferences, several invited papers, one published with one accepted book, and two patents. He has received the Research Production Award for three consecutive years, from 2009 to 2011, during his Ph.D. He also received the Best Design Prize from the 3rd Annual Smart Radio Challenge, in 2010. He is the Founding Director and Chairman of start-up in the area of linearized power amplifier and transceiver design, nonlinear device modeling, RF active and passive circuits design, RFCMOS, and GaN MMIC designs. He has also been part of technical program committee of several IEEE conferences and organized workshops in IEEE IMS 2018, EuMC 2018, and APMC 2016. He was the Technical Program Committee Chair of IEEE INDICON 2017. He is also a member of the Editorial Board of International Journal of RF and Microwave Computer-Aided Engineering (RFMiCAE) (Wiley). He has been a reviewer of several IEEE transactions.