Excellent low-voltage operating flexible ferroelectric organic transistor nonvolatile memory with a sandwiching ultrathin ferroelectric film

Ting Xu, Lanyi Xiang, Meili Xu, Wenfa Xie & Wei Wang

The high operating voltage is a primary issue preventing the commercial application of the ferroelectric organic field-effect transistor (Fe-OFET) nonvolatile memory (NVM). In this work, we propose a novel route to resolve this issue by employing two ultrathin AlOₓ interfacial layers sandwiching an ultrathin ferroelectric polymer film with a low coercive field, in the fabricated flexible Fe-OFET NVM. The operation voltage of Fe-OFET NVMs decreases with the downscaling thickness of the ferroelectric film. By inserting two ultrathin AlOₓ interfacial layers at both sides of the ultrathin ferroelectric film, not only the gate leakage is prominently depressed but also the mobility is greatly improved. Excellent memory performances, with large mobility of 1.7 ~ 3.3 cm² V⁻¹ s⁻¹, high reliable memory switching endurance over 2700 cycles, high stable data storage retention capability over 8 × 10⁴ s with memory on-off ratio larger than 10², are achieved at the low operating voltage of 4 V, which is the lowest value reported to data for all Fe-OFET NVMs. Simultaneously, outstanding mechanical fatigue property with the memory performances maintaining well over 7500 bending cycles at a bending radius of 5.5 mm is also achieved in our flexible FE-OFET NVM.

Ferroelectric organic field-effect transistor (Fe-OFET) based nonvolatile memory (NVM) has attracted considerable attention for its single transistor memory element configuration, short programming time, non-destructive readout and nonvolatile data storage capabilities. In a Fe-OFET NVM, the polarization state of the ferroelectric gate dielectric layer is switched by the supplying programming (P) and erasing (E) gate voltages, which control the channel current (Iₛ) between the drain and source electrodes. Ferroelectric polymer is a desired material to construct Fe-OFET NVMs due to its many advantages, such as, mechanical flexibility, low-cost, easy solution processability and low-temperature fabrication. In the last decade, great efforts have been devoted to develop and improve the performances of Fe-OFET NVMs and to develop flexible memories with ferroelectric poly(vinylidene fluoride-trifluoroethylene) [P(VDF-TrFE)] as gate dielectric, attributing to its spontaneous formation of ferroelectric β phase polycrystal and large remanent polarization.

The bottleneck issue, high operating voltage in Fe-OFET NVMs, must be resolved before considering its commercial application. High operating voltages, often ranging from 30 to 100 V, were universally needed to switch the memory states in previous reports, due to the high coercive field (E_C, up to 50 MV m⁻¹) and the large film thickness of ferroelectric P(VDF-TrFE). The low operating voltages of 8 ~ 18 V have been demonstrated in a few reported Fe-OFET NVMs with a thin P(VDF-TrFE) film (about 100 nm). However, the operating voltage of 8 V is not low enough to satisfy the requirements of the practical applications, not mention to the side effects that gate leakage current became severe with the decreasing thickness of P(VDF-TrFE) film, which weakened the reliability and stability of memories. Some extra issues also occurred, such as reduction in polarization and increase of switching field. Thus, the reduction of the operating voltage in Fe-OFET NVMs is limited through purely decreasing the thickness of ferroelectric P(VDF-TrFE) film. Similar to the method that employing the...
insulator materials with a high dielectric constant as the gate dielectric layers can reduce the operating voltage in the conventional OFETs\(^\text{15–24}\), employing a ferroelectric polymer with an enough low \(E_c\) as the gate dielectric, such as terpolymer poly(vinylidene-fluoride-trifluoroethylene-chlorotrifluoroethylene) \(P(VDF-TrFE-CTFE)\), is an alternative route to reduce the operating voltage of Fe-OFET NVMs. However, a relative high operating voltage was needed to switch the memory states due to the thick ferroelectric \(P(VDF-TrFE-CTFE)\) gate dielectric that was required to minimize the gate leakage current in the last a few reports\(^\text{25}\). Additionally, the method that employing a reasonable interfacial layer to improve the mobility and to reduce the leakage current in conventional OFETs should also be applicable to Fe-OFETs\(^\text{18,24,26}\). Combining two concepts of “low \(E_c\) ferroelectric polymer” and “ultrathin ferroelectric film” is a desirable route to achieve a Fe-OFET NVM operating at the satisfactory low voltage, preferably \(\leq 5\) V, which has not been reported.

In this work, we propose a novel route to resolve the above bottleneck issue, by employing two ultrathin \(AlO_x\) interfacial layers sandwiching an ultrathin ferroelectric polymer gate dielectric with a low \(E_c\) in the flexible Fe-OFET NVM. Excellent memory performances, with large mobility, high reliable memory switching endurance and stable memory retention capability, are achieved at the low operating voltage of 4 V, which is lowest value reported to data for all Fe-OFET NVMs. Moreover, outstanding mechanical fatigue property is also demonstrated in our flexible memory.

**Experimental**

On the 125-\(\mu\)m thick polyethylene naphthalate (PEN) substrates, a 40 nm thick Al film was thermally deposited as gate electrodes. On the surface of Al gate electrodes, the ultraviolet-ozone (UVO) treatment was performed at a power of 28 mW cm\(^{-2}\) for 20 min to obtain an ultrathin \(AlO_x\) interfacial layer\(^\text{27–30}\). Ferroelectric polymer \(P(VDF-TrFE-CTFE)\) (composition of 64.2/27.1/8.7 mol%, purchased from Piezotech-Arkema Corp., France) was spin-coated on the \(AlO_x\) covered gate electrodes from the solutions in butyl acetate, annealing at 120 °C for 120 min to remove the residual solvent. The thicknesses of \(P(VDF-TrFE-CTFE)\) films were measured by a XP-2 thickness monitor. Next, the Al film was completely oxidized by UVO treatment for 30 min to obtain an ultrathin \(AlO_x\) interfacial layer\(^\text{27–30}\). Finally, 40 nm thick pentacene film and bilayer source-drain electrodes consisting of MoO\(_3\) (8 nm) and Cu (60 nm) were thermally deposited in sequence at the rate of 0.2, 0.2 and 1.0 Å s\(^{-1}\), respectively, and were patterned by corresponding shadow masks. The channel length \(L\) and width \(W\) were 100 and 1000 \(\mu\)m, respectively. Additional, capacitors with structures of Al/\(AlO_x\) (with or without) /\(P(VDF-TrFE-CTFE)\)/\(AlO_x\) (with or without) /Cu were also prepared at the same conditions with the Fe-OFET NVMs. The electrical properties of the FE-OFET NVMs and the capacitances were measured by a semiconductor parameter analyzer (Agilent B1500A) in the ambient atmosphere at room temperature. The surface morphologies of \(P(VDF-TrFE-CTFE)\), \(AlO_x\) and pentacene films were characterized by tapping-mode atomic force microscopy (AFM) (Dimension Icon, Bruker Co.).

**Results and Discussion**

Figure 1a and b show the photograph and schematic configuration of our fabricated flexible Fe-OFET NVMs. After the UVO treatment on the Al gate electrode, an ultrathin \(AlO_x\) interfacial layer was formed for reducing the gate leakage current, as demonstrated in the following. On the ultrathin \(AlO_x\) interfacial layer coated Al gate electrode, the spin-coated \(P(VDF-TrFE-CTFE)\) films, with the thickness downscaling to 205, 150, 100, 60 and 40 nm, respectively, exhibited similar microstructures and surface morphologies with many rod-like crystalline grains, as shown in Figs 1c and S1 (Supporting Information). The average grain size was about 160 and 60 nm in length and width, respectively. The surface root-mean-square (RMS) roughness of these \(P(VDF-TrFE-CTFE)\) films was less than 1.9 nm. Our previous work demonstrated that the ultrathin \(AlO_x\) film, processed by present technology on the polymer poly(methyl methacrylate) (PMMA), possessed a uniform thickness\(^\text{31}\). Here, these ultrathin \(AlO_x\) interfacial layers on the surfaces of different thick ferroelectric films exhibited an ellipse-like grain morphologies, which approximately retraced the polycrystalline morphologies of the underlying \(P(VDF-TrFE-CTFE)\) films, as demonstrated by the AFM image in Fig. 1d, indicating that they also possessed a uniform thickness. On the \(AlO_x\) interfacial layers, the deposited pentacene films exhibited good polycrystalline morphologies with an average RMS value of 5.86 nm and an average grain size of about 500 nm in length and 500 nm in width, as shown in Fig. 1e.

Figures 2 and S2 show the transfer characteristics of the flexible Fe-OFET NVMs with two ultrathin \(AlO_x\) interfacial layers sandwiching different thick ferroelectric \(P(VDF-TrFE-CTFE)\) films, in exponential and linear coordinates, respectively, operating in the linear region with drain-source voltage \(V_{DS}\) of \(\sim 0.5\) V. For all devices, prominent anticlockwise hysteresis properties were obtained at the supplied bidirectional sweeping gate voltage \(V_{G}\). The hysteresis mechanism was attributed to the ferroelectric property of polymer \(P(VDF-TrFE-CTFE)\), demonstrated by the \(P\)-\(E\) hysteresis loops obtained from the capacitors with the structures of Al/\(AlO_x\) (with or without) /\(P(VDF-TrFE-CTFE)\) (60 nm) /\(AlO_x\) (with or without) /Cu (Fig. S3). The \(E_c\) of these ferroelectric layers was about 21.6 V \(\mu\)m\(^{-1}\), and was hardly affected by the \(AlO_x\) interfacial layer. The remanent polarization (\(P_r\)) value of a pure \(P(VDF-TrFE-CTFE)\) film was about 5.0 mC m\(^{-2}\) at the supplied electric filed of 167 V/\(\mu\)m, and the \(P\) had a slightly increase when the \(AlO_x\) interfacial layers were employed. The low \(E_c\) suggests a promising application of \(P(VDF-TrFE-CTFE)\) in pursuing the low-voltage operating Fe-OFET NVMs. Analogous to the conventional field-effect transistor, the linear mobility (\(\mu\)) can be extracted from the transfer characteristics according to,

\[
I_{DS} = \frac{W}{L} \mu C_i \left[ V_G - V_T - \frac{V_{DS}}{2} \right] V_{DS},
\]

(1)
Figure 1. (a) Photograph and (b) schematic configuration of the flexible Fe-OFET NVM. AFM images of (c) 60 nm thick P(VDF-TrFE-CTFE) film (2 μm × 2 μm), (d) AlOₓ interfacial layer (2 μm × 2 μm) and (e) pentacene film (5 μm × 5 μm).

Figure 2. Transfer characteristics of the Fe-OFET NVMs with a downscaling P(VDF-TrFE-CTFE) film at different thicknesses of (a) 205, (b) 150, (c) 100, (d) 60 and (e) 40 nm, respectively, operating at different $V_G$ sweeping ranges. (f) Dependence of the saturated $\Delta V_T$ and the corresponding electric field ($E_{F,sat}$) on the thickness of P(VDF-TrFE-CTFE) films.
where, \( V_G \) and \( C \) are threshold voltage and gate dielectric layer capacitance per unit area, respectively. The values of \( C \) were extracted based on the measurement on capacitors, as shown in Fig. S4. High mobilities of \( 1.7 \pm 3.3 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1} \) were achieved in our Fe-OFETs, independent on both \( V_G \) sweeping ranges and thickness of \( \text{P(VDF-TrFE-CTFE)} \) films.

In all Fe-OFETs, the hysteresis loops increased and reached saturation with the enlargement of the bidirectional \( V_G \) sweeping ranges, as shown in Fig. 2a–e and Fig. S2. The sweeping range of \( V_G \) required for achieving a saturated hysteresis loop, were \( \pm 10, \pm 8, \pm 6, \pm 4 \) and \( \pm 3.5 \) V in these Fe-OFETs with the thickness of \( \text{P(VDF-TrFE-CTFE)} \) films downscaing to 205, 150, 100, 60 and 40 nm, respectively. The hysteresis in the \( I_{DS} - V_G \) curve allows us to define the binary 1 and 0 states by determining the \( V_T \) or the \( I_{DS} \) at reading gate voltage \( (V_R = V_G) \) of 0 V. The memory window (\( \Delta V_T \)) is defined as the difference of both \( V_T \) at the 1 and 0 states, respectively. The saturated \( \Delta V_T \) extracted from the saturated hysteresis loops, exhibited an obvious dependence on the thickness of \( \text{P(VDF-TrFE-CTFE)} \) films, as summarized in Fig. 2f. The average \( \Delta V_T \) extracted from ten devices on one substrate, were 13.3, 10.2, 6.85, 3.98 and 1.88 V, respectively. Comparing these Fe-OFETs, the reducing degree of the \( V_G \) to achieve a saturated \( \Delta V_T \) obviously declined with the further downscaling \( \text{P(VDF-TrFE-CTFE)} \) film thickness from 60 to 40 nm. One of the reasons was attributed to the employment of two \( \text{AlO}_x \) interfacial layers, which shared larger proportion of the supplied \( V_G \) with the downscaling thickness of \( \text{P(VDF-TrFE-CTFE)} \) films. The data suggested that the decreasing degree of the operating voltage in FG-OFET NVMs should be limited by purely downscaing the thickness of ferroelectric \( \text{P(VDF-TrFE-CTFE)} \) film. To further understand the reasons of this limitation, the electric field (\( E_{FSat} \)), supplied on the ferroelectric films for achieving saturated \( \Delta V_T \), was summarized as a function of their thickness, as shown in Fig. 2f. Here, the \( E_{FSat} \) was carefully calculated from the series capacitors consisting of two ultra thin \( \text{AlO}_x \) layers and \( \text{P(VDF-TrFE-CTFE)} \) film, from the actually measured capacitances (Fig. S4a). In our Fe-OFETs, the \( E_{FSat} \) increase at a approximately linearly relation with the downscaing \( \text{P(VDF-TrFE-CTFE)} \) film thicknesses from 205 to 60 nm (Fig. 2f). However, a sharp increase of the \( E_{FSat} \) was observed when the thicknesses of \( \text{P(VDF-TrFE-CTFE)} \) films were further downscaing from 60 to 40 nm (Fig. 2f). The increasing \( E_{FSat} \) indicated an increasing switching field with the downscaing \( \text{P(VDF-TrFE-CTFE)} \) film thickness, especially in the case of tens of nm thickness, which was another important reason to limit the further decrease of the operating voltage in Fe-OFETs. The similar result has been demonstrated on ferroelectric \( \text{P(VDF-TrFE)} \) film in previous reports.\(^{20,21}\)

Although, obvious hysteresis loops with \( \Delta V_T \) of about 2.7 and 1.6 V were obtained at the bidirectional \( V_G \) sweeping range of \( \pm 3.0 \) V in the Fe-OFETs with a 60 and 40 nm thick \( \text{P(VDF-TrFE-CTFE)} \) film, respectively. The voltages of \( \pm 3.0 \) V should be close to the limited values for P/E operations in our Fe-OFET NVMs. Considering the practical application, the enough large \( \Delta V_T \) and memory on-off ratio are desired for avoiding reading mistake and prolonging the data storage retention time. Thus, the Fe-OFET with a 60 nm thick \( \text{P(VDF-TrFE-CTFE)} \) film was considered as the optimal device for the pursuit of the low-voltage operating memory, in which the enough large saturated \( \Delta V_T \) of about 4.0 V and memory on-off ratio of 10\(^4\) were achieved at the operating voltage of 4 V, which is the lowest value reported to data for all Fe-OFET NVMs.

The gate leakage current is another important factor to prevent the realization of the low-voltage operating Fe-OFET NVMs since it become worse with the decreasing thickness of ferroelectric gate layer, which degrades the reliability and stability of the memory. Here, we employed two ultra thin \( \text{AlO}_x \) interfacial layers to minimize the gate leakage current in Fe-OFETs. The ultra thin interfacial layer with a higher dielectric constant (such as \( \text{AlO}_x \)) favors to share less gate field and thus favor to reduce P/E voltages in Fe-OFET NVMs. In the capacitor with a single 60 nm thick \( \text{P(VDF-TrFE-CTFE)} \) film, the leakage current density was visible with \( 10^{−3} \) A cm\(^−2\) at the voltages of \( \pm 5 \) V, as shown in Fig. 3. But, the leakage current density was reduced by 1 and 3 orders of magnitude after an ultra thin \( \text{AlO}_x \) layer was prepared at the interfaces of gate electrode/\( \text{P(VDF-TrFE-CTFE)} \) and \( \text{P(VDF-TrFE-CTFE)}/\text{pentacene} \), respectively (Fig. 3). When two ultra thin \( \text{AlO}_x \) interfacial layers were employed at both sides of the \( \text{P(VDF-TrFE-CTFE)} \) film, the leakage current density was further decreased to \( 10^{−7} \) A cm\(^−2\).
at the voltages ±5 V (Fig. 3), which is small enough for the reliable and stable operation of Fe-OFET NVMs. In addition, the ultrathin AlO\textsubscript{X} interfacial layer between pentacene and P(VDF-TrFE-CTFE) films played another important role to enhance mobility, as demonstrated by the transfer characteristics of the reference Fe-OFETs in Fig. S5. Both the on current and mobility of the Fe-OFET with an ultrathin AlO\textsubscript{X} layer at the interface of pentacene/P(VDF-TrFE-CTFE) were improved over 3 orders of magnitude compared to those of the Fe-OFET without an AlO\textsubscript{X} layer (Fig. S5b). The reasons for the enhancement of mobility were attributed to the better pentacene morphology deposited on AlO\textsubscript{X} layer than that on P(VDF-TrFE-CTFE) (Figs 1e and S5c) and the suppression of the polarization fluctuation from the orientation difference of dipole moments among ferroelectric microcrystals, which was demonstrated to degrade the mobility of FE-OFETs\textsuperscript{8}. In additional, the bilayer source-drain electrodes consisting of MoO\textsubscript{3}/Cu possessed a very good ohm contact, which was beneficial for achieving high mobility\textsuperscript{32}.

Figure 4a shows the memory switching endurance properties of the optimal low-voltage operating flexible Fe-OFET NVM. At the supplied circular P/E voltages (V\textsubscript{G}) of ±4 V, the programmed and erased \(V_T\) was switched between 1 and 0 states. Both \(V_T\) at 1 and 0 states maintained well with a slight fluctuation over 2700 cycles (Fig. 4a), indicating an outstanding operating reliability. The data storage retention capability was investigated by monitoring the reading \(I_{DS}\) at both 1 and 0 states as a function of time, after the P/E operations at ±4 V, respectively, as shown in Fig. 4b. The reading state was defined as \(V_{DS}\) of −0.5 V and \(V_R\) of 0 V. A rapid degradation of the reading \(I_{DS}\) at 1 state was observed in the initial period of 600 s due to the release of the charges until the equilibrium reached. Then, the reading \(I_{DS}\) at both 1 and 0 states maintained well with a negligible degradation and the memory on-off ratio always larger than \(10^2\) during the measuring time of \(8 \times 10^4\) s (Fig. 4b), indicating a high stable data storage retention capability. As a result, the whole performance parameters of our flexible memory were comparable to or even superior to those reported in other state-of-art Fe-OFET NVMs and inorganic semiconductor based ferroelectric transistor NVM\textsuperscript{5,25,33,34}, as summarized in Table 1 (Supporting Information).

The mechanical fatigue property is also important for the practical application of a flexible memory. Figure 4c shows the hysteresis characteristics of a low-voltage operating flexible Fe-OFET NVM measured at the planar and stretching bending states, with the bending radius (\(r\)) of 10.0 and 5.5 mm, respectively. In the case of \(r = 10.0\) mm, the hysteresis loop exhibited a good repeatability, compared with that measured at the planar state. With the \(r\) decrease to 5.5 mm, the hysteresis loop of the memory exhibited a slight positive shift, compared with those in the other two cases, due to the larger stretching bending channel. The mechanical fatigue property was further investigated by measuring the memory properties at the planar state, after the substrate was repeatedly bended at \(r = 5.5\) mm for 100, 200 and 500 times, respectively. Figure 4d shows the measured results with the
V_r and the reading I_{DS} at both 1 and 0 states as a function of the bending number. Both V_r and reading I_{DS} at both 1 and 0 states exhibited excellent repeatability with a slight fluctuation over 7500 cycles, indicating that our low-voltage operating flexible Fe-OFET NVM possessed an excellent mechanical fatigue property.

Conclusions

In summary, we have demonstrated an record low-voltage operating flexible Fe-OFET NVM by employing two ultrathin AlO_x interfacial layers sandwiching an ultrathin ferroelectric P(VDF-TrFE-CTFE) film with a low coercive field. In the fabricated flexible Fe-OFET NVM, excellent memory performances, with large mobility of 1.7 ~ 3.3 cm^2 V^{-1} s^{-1}, high reliable memory switching endurance over 2700 cycles and stable data storage retention capability over 8 × 10^4 s with memory on-off ratio larger than 10^2, were achieved at low P/E voltages of ±4 V. Simultaneously, outstanding mechanical fatigue property with the memory performances maintaining well over 7500 bending cycles at r of 0.55 mm was also achieved in the flexible Fe-OFET NVM.

References

1. Naber, R. C. G. et al. High-performance solution-processed polymer ferroelectric field-effect transistors. Nat. Mater. 4, 243–248 (2005).
2. Asadi, K. et al. Organic non-volatile memories from ferroelectric phase-separated blends. Nat. Mater. 7, 547–550 (2008).
3. Khan, M. A. et al. High-performance ferroelectric memory based on phase-separated films of polymer blends. Adv. Funct. Mater. 24, 1372–1381 (2014).
4. Kam, B. et al. Flexible NAND-like organic ferroelectric memory array. IEEE Electron Device Lett. 35, 539–541 (2014).
5. Caraveo-Frescas, J. A., Khan, M. A. & Alshareef, H. N. Polymer ferroelectric field-effect memory device with SnO channel layer exhibits record hole mobility. Sci. Rep. 4, 5243 (2014).
6. Jung, S.-W. et al. Flexible nonvolatile organic ferroelectric memory transistors fabricated on polydimethylsiloxane elastomer. Org. Electron. 16, 46–53 (2015).
7. Kim, W. H. et al. Surface modification of a ferroelectric polymer insulator for low-voltage readable nonvolatile memory in an organic field-effect transistor. J. Appl. Phys. 109, 024508 (2011).
8. Sun, H. et al. Boost Up Carrier Mobility for Ferroelectric Organic Transistor Memory via Buffering Interfacial Polarization. Sci. Rep. 4, 7227 (2014).
9. Park, J. H., Nayak, P. K. & Alshareef, H. N. Novel ferroelectric polymer memory coupling two identical thin-film transistors. Adv. Electron. Mater. 2, 1500206 (2016).
10. Sekitani, T. et al. Printed nonvolatile memory for a sheet-type communication system. IEEE Trans. Electron Devices 56, 1027–1035 (2009).
11. Katsouras, I. et al. Controlling the on/off current ratio of ferroelectric field-effect transistors. Sci. Rep. 5, 12094 (2015).
12. Hwang, S. K., Bae, I., Kim, R. H. & Park, C. Flexible non-volatile ferroelectric polymer memory with gate-controlled multilevel operation. Adv. Mater. 24, 5910–5914 (2012).
13. Kim, R. H. et al. Non-volatile organic memory with sub-millimetre bending radius. Nat. Commun. 5, 3583 (2014).
14. Kang, S. J. et al. Printable ferroelectric P(VDF/PMMA blend films with ultralow roughness for low voltage non-volatile polymer memory. Adv. Funct. Mater. 19, 2812–2818 (2009).
15. Naber, R. C. G., Boer, B. D., Blom, P. W. M. & Leeuw, D. M. D. Low-voltage polymer field-effect transistors for nonvolatile memories. Appl. Phys. Lett. 87, 203509 (2005).
16. Kang, S. J. et al. Nonvolatile polymer memory with nanoconfinement of ferroelectric crystals. Nano Lett. 11, 138–144 (2011).
17. Fabricano, S., Crispin, X. & Berggren, M. Ferroelectric polarization induces electric double layer bistability in electrolyte-gated field-effect transistors. ACS Appl. Mater. Interfaces 6, 438–442 (2014).
18. Hwang, S. K. et al. High performance multi-level non-volatile polymer memory with solution-blended ferroelectric polymer/high-k insulators for low voltage operation. Adv. Mater. 23, 5484–5493 (2013).
19. Lee, K. H., Lee, G., Lee, K., Oh, M. S. & Im, S. Flexible low voltage nonvolatile memory transistors with pentacene channel and ferroelectric polymer. Appl. Phys. Lett. 94, 093304 (2009).
20. Xia, F., Razavi, B., Xu, H., Cheng, Z.-Y. & Zhang, Q. M. Dependence of threshold thickness of crystallization and film morphology on film processing conditions in poly(vinylidene fluoride–trifluoroethylene) copolymer thin films. J. Appl. Phys. 92, 1811–1817 (2002).
21. Vizdrik, G., Ducharme, S., Fridkin, V. M. & Yudin, S. G. Kinetics of ferroelectric switching in ultrathin films. Phys. Rev. B 68, 094113 (2003).
22. Han, S.-T., Zhou, Y. & Roy, V. A. L. Towards the development of flexible non-volatile memories. Adv. Mater. 25, 5425–5449 (2013).
23. Li, J., Sun, Z. & Yan, F. Solution processable low-voltage organic thin film transistors with high k relaxor ferroelectric polymer as gate insulator. Adv. Mater. 24, 88–93 (2012).
24. Tang, W. et al. High-performance solution-processed low-voltage polymer thin-film transistors with low-k/high-k bilayer gate dielectric. IEEE Electron Device Lett. 36, 950–952 (2015).
25. Cho, Y. et al. Enhanced ferroelectric property of p(VDF-TrFE-CTFE) film using room-temperature crystallization for high-performance ferroelectric device applications. Adv. Electron. Mater. 2, 1600225 (2016).
26. Sun, S. et al. High mobility flexible polymer thin-film transistors with an octadecyl-phosphonic acid treated electrochemically oxidized alumina gate insulator. J. Mater. Chem. C 3, 7062–7066 (2015).
27. Chinnam, K. C., Gupta, S. & Gleskova, H. Aluminium oxide prepared by UV/ozone exposure for low-voltage organic thin-film transistors. J. Non-Cryst. Solids 358, 2512–2515 (2012).
28. Gupta, S., Suita, P., Lamprou, D. A. & Gleskova, H. Effect of substrate temperature on vapor-phase self-assembly of n-octylphosphonic acid monolayer for low-voltage organic thin-film transistors. Org. Electron. 14, 2468–2475 (2013).
29. Gupta, S. & Gleskova, H. Dry growth of n-octylphosphonic acid monolayer for low-voltage organic thin-film transistors. Org. Electron. 14, 354–361 (2013).
30. Wang, W., Han, J., Ying, J., Xiang, L. & Xie, W. Low-voltage p-channel, n-channel and ambipolar organic thin-film transistors based on an ultrathin inorganic/polymer hybrid gate dielectric layer. Org. Electron. 15, 2568–2575 (2014).
31. Ying, J., Han, J., Xiang, L., Wang, W. & Xie, W. Multilevel memory characteristics by light-assisted programming in floating-gate organic thin-film transistor nonvolatile memory. Curr. Appl. Phys. 15, 770–775 (2015).
32. Wang, W., Han, J., Ying, J. & Xie, W. MoO_3 modification layer to enhance performance of pentacene-OTFTs with various low-cost metals as source/drain electrodes. IEEE T. Electron Dev. 61, 3507–3511 (2014).
33. Lee, Y. T. et al. Ferroelectric nonvolatile nanowire memory circuit using a single ZnO nanowire and corepolymer top layer. Adv. Mater. 24, 3020–3025 (2012).
34. Jung, S.-W. et al. Flexible nonvolatile memory transistors using indium gallium zinc oxide-channel and ferroelectric polymer poly[(vinylidene fluoride-co-trifluoroethylene)] fabricated on elastomer substrate. J. Vac. Sci. Technol. B 33, 051201 (2015).
Acknowledgements
This work was supported by the Natural Science Foundation of Jilin province in China (Grant No. 20160101256JC) and the raining program for excellent young teachers of Jilin University.

Author Contributions
T.X. and L.X. performed the experiments and they contributed equally to this work. W.W. conceived and designed the research, and finalized the manuscript. All authors discussed the results and commented on the manuscript.

Additional Information
Supplementary information accompanies this paper at doi:10.1038/s41598-017-09533-2

Competing Interests: The authors declare that they have no competing interests.

Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© The Author(s) 2017