Application specific dataflow machine construction for programming FPGAs via Lucent

Nick Brown
EPCC at the University of Edinburgh
UK

1 INTRODUCTION AND BACKGROUND

Enabling programmers to write code in C or C++, High Level Synthesis (HLS) has been a very significant step forwards in the programmability of Field Programmable Gate Arrays (FPGAs). Synthesising to the Hardware Description Language (HDL) level, the maturity of such tools means that these transformations will likely result in correctly functioning FPGA designs, however algorithms that are still based on Von Neumann (CPU or GPU) approaches are seldom fast. Often there are numerous steps required to tune such algorithms for FPGAs, which can be time consuming and require specialist knowledge, in some cases resulting in thousands of times performance difference between the first FPGA version and the final optimised code but requiring significant programmer effort.

An important consideration is thus how the community can enable programmers to write codes for FPGAs that are fast by construction. There have been a number of efforts here, for instance OpenACC for FPGAs [2], but the programmer is still using an imperative language which is built on Von Neumann foundations. Even DaCe [3], which promotes a data centric programming environment via a graph abstraction is based around Python (for instance it still has variables) and aims to target a wide variety of hardware. Whilst there is much to be said for a single framework targeting multiple architectures, due to the fact that FPGAs are based on entirely different hardware foundations, then there is potentially value in exploring approaches which are optimised for that specific hardware. Put simply, it is our hypothesis that an abstraction that is entirely suited towards dataflow and without any Von Neumann baggage, will potentially enable the development of fast by construction codes for FPGAs more effectively.

2 APPLICATION SPECIFIC DATAFLOW MACHINES

Dataflow itself has a long history, not least in the 1980s and 1990s with the development of general purpose dataflow machine hardware [4]. This was based, in part at-least, on the observation that the dataflow paradigm enables massive amounts of raw concurrency and encourages programmers to focus on the movement of data to keep compute fed. Whist such general purpose dataflow machine hardware was ultimately not successful, it is our view that the fixed general purpose nature of these architectures caused many of the problems. Crucially, the reconfigurable nature of FPGAs offer an opportunity for dataflow machines to be entirely bespoke and tuned to the application in question.

![Diagram of programmer's dataflow model]

Figure 1: Illustration of programmer’s dataflow model

It is our view that approaching FPGA programming of constructing application specific dataflow machines delivers performance. With the programmer’s explicit execution model being that of data streams connecting independent filters transforming input data to output data (as illustrated in Figure 1), the execution of statements does not follow a strict ordering defined in code but instead is driven by the availability of data with many facets executing concurrently. This enables the programmer to focus on keeping data continually moving, and unlike fixed general purpose dataflow machines of history, reconfigurability means that we have control over granularity and filters can be as simple or complex as needed by the application. It is possible in HLS to manually adopt such an execution model using streams and dataflow regions if the programmer is careful, and in [5] it was demonstrated that this approach promotes higher performance, with a key question being what support from the programming languages is most helpful?

If one subscribes to the view that developing high performance codes for FPGAs is akin to writing application specific dataflow machines, then effectively the programmer is looking for a language which enables them to describe the construction of such a dataflow machine most effectively.

3 LUCENT: THE CHILD OF LUCID

Arguably one of the more well known dataflow languages targeted at general purpose dataflow machines was Lucid [6]. Initially developed in the 1970s, Lucid is a declarative language where the programmer describes the desired results of computations without explicitly saying how this is to be achieved. One can view the original Lucid similarly to a functional language, but one in which the time is a first class concern (these differences are in contrast to other dataflow approaches such as RVC-CAL [1]).

It is these two facets, the declarative nature and time as a first class concern, that we believe make Lucid especially useful as a foundation for developing application specific dataflow machines. The declarative nature of the language means that there is a significant amount of high level information which the compiler can use to then infer the most appropriate implementation. Furthermore,
making time a first class concern is also crucially important as this forces the programmer to consider the evolution of data from one point in time to the next. Little wonder then that other languages have been based on Lucid, including Lustre [7] which was used to program hardware circuits for FPGAs in the early 1990s [8] via HDL. Whilst Lustre has enjoyed continued development, the main focus is around developing electronic circuitry for embedded systems, with the language becoming popular for real-time control critical software. This is true of many such approaches, and by contrast our focus is the porting of HPC kernels, enabling the programmer to readily accelerate their scientific algorithms via FPGAs.

We have developed a programming language called Lucent which is based on the ideas presented in Lucid, but targeted towards HPC programmers who are developing dataflow machines for FPGAs. Designed as a research vehicle to explore these concepts and their applicability to FPGAs, Lucent builds on the foundational concepts of Lucid to present a modern language for 2021 capable of implementing a range of complex algorithms. Our compiler transforms the programmer’s Lucent source code to HLS C++ device code (for Xilinx architectures) and generates the required host OpenCL driver code and configuration files for compilation via Xilinx Vitis.

It is not realistic to describe the entire language in this short position paper, so instead we use examples to highlight some key features and how these encourage the development of fast by construction codes for FPGAs. This is true of many such approaches, and by contrast our focus is the porting of HPC kernels, enabling the programmer to readily accelerate their scientific algorithms via FPGAs.

The progression of data streams $a$, $b$, and $mykernel$ are illustrated in Figure 2, with the EOD token used to signify End Of Data and terminate the filter. In this example $mykernel$ is a filter, with two inputs and an output, and is marked external so it can be invoked directly from the host via the host-side Lucent API.

![Figure 2: Progression of stream values by time](image)

Listing 1 illustrates a very simple addition kernel, summing pairs of numbers. This can be viewed as a single dataflow filter, with two inputs and an output. There is no such thing as a variable in Lucent (as that indicates data at rest, and if at rest then it is not working for us!) Consequently $a$ and $b$ are both input streams of integers, and $mykernel$ is an output stream of type integer. The expression $mykernel = a + b$ declares that the value of the output stream at any point in time (what we call a time quanta in Lucent) is that of the integer in the $a$ stream added to the value in the $b$ stream. At each time quanta new data elements are streaming into the kernel via $a$ and $b$, added together and the result streamed out of the filter, before moving onto the next time quanta.

```
1 external mykernel:int(a:int, b:int) where:
2  mykernel=a + b
```

Listing 2: Code illustrating conditionals and followed by

```
1 external mykernel:int where:
2  mykernel=if (a < 10) then 1 else 2
3 external mykernel:int where:
4  mykernel=if (a < 10) then 1 else 2
5 external mykernel:int where:
6  mykernel=if (a < 10) then 1 else 2
7 external mykernel:int where:
8  mykernel=if (a < 10) then 1 else 2
```

Listing 2: Code illustrating conditionals and followed by

```
1 stencil:list(float,3)(int,float) where:
2  stencil=if (in == EOD) then EOD else tl(stencil) ++ [in] fi
3 4 filter calc(float,in(list,float,3)) where:
5  i:int = 1 
6  calc=if (in == EOD) then:
7     EOD
8   else:
9     if (i >= 2) then 0.5 * (at(in, 0) + at(in,2)) fi
10 external mykernel:float(input,float) where:
11  mykernel=calc(stencil(input))
```

Listing 3: 1D stencil Lucent dataflow example

4 CONCLUSIONS

In this position paper we have described the benefits of embracing dataflow when writing high performance codes for reconfigurable architectures. By basing their abstract execution model on an application specific dataflow machine, then one can more readily write fast by construction codes for FPGAs. We have argued that modern takes on generations-old dataflow languages such as Lucid and Lustre are worth considering, and given a brief overview of our approach Lucent for HPC codes. Lucent itself contains much more functionality than we have had space to discuss, for instance including numerous types, selection of numeric precision and representation, multi-dimensional lists, the ability to direct which memory spaces data occupies (e.g. BRAM, URAM, DRAM, HBM), vectorised operations, user defined and generic types, and time dimensions.
REFERENCES

[1] Software code generation for the RVC-CAL language, M. Wipliez, G. Roquier and J.F. Nezan. Journal of Signal Processing Systems 63(2), May 2011

[2] S. Lee, J. Kim and J. S. Vetter, ‘OpenACC to FPGA: A Framework for Directive-Based High-Performance Reconfigurable Computing,’ 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS). Chicago, IL, USA, 2016, pp. 544-554, doi: 10.1109/IPDPS.2016.28.

[3] Stateful Dataflow Multigraphs: A Data-Centric Model for High-Performance Parallel Programs, T. Ben-Nun, J. Fine Licht, A. Ziogas, T. Schneider and T. Hoefler. Supercomputing 2019.

[4] The Manchester dataflow machine, J.R. Gurd. Computer Physics Communications, Volume 37, Issues 1–3, 1985

[5] Exploring the acceleration of Nekbone on reconfigurable architectures, N. Brown. IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC) 2020.

[6] LUCID, the dataflow programming language, W. W. Wadge and E. A. Ashcroft. Academic Press Professional, Inc., USA. 1985.

[7] The synchronous data flow programming language LUSTRE. Halbwachs, N., Caspi, P., Raymond, P., Pilaud, D. (1991). Proceedings of the IEEE, 79(9), 1305-1320.

[8] Synchronous programming of reactive systems, Halbwachs, Nicolas. Vol. 215. Springer Science and Business Media, 2013.