Study on the single-event upset sensitivity of 65-nm CMOS sequential logic circuit

Sai LI1,2, Jianwei HAN1, Rui CHEN1a), Shipeng SHANGGUAN12, Yingqi MA1, Xuan WANG12

Abstract This study uses a pulsed laser to investigate the sensitivity of a sequential logic circuit to a Single-Event-Upset (SEU) under different supply voltages, clock frequencies, and circuit architectures. The experimented sequential logic circuit is a D flip-flop chain manufactured in 65-nm bulk CMOS technology. The results indicate that as the voltage decreases, the SEU sensitivity of the circuit increases, and in particular at low voltage ranges, it increases significantly. Additionally, the effect of clock frequency on the sensitivity of the sequential logic circuit is mainly related to the propagation of Single-Event-Transients (SETs) that are generated in combinational logic circuits. It was also found that, the Set-architecture circuit is more sensitive to SEUs during the data “0” test, while the Reset-architecture circuit is more sensitive to SEUs during the data “1” test. In addition, the failure mechanisms of SEU induced by Set-structure and Reset-structure are revealed using SPICE simulations.

key words: Pulsed laser, Single-Event-Upset (SEU), voltage, frequency, circuit architecture
Classification: Electron devices, circuits and modules

1. Introduction

The Single-Event-Upset (SEU) effect is one of the main radiation effects that cause the failure of semiconductor devices in space environments [1, 2, 3]. The failure may occur when the sensitive node of a semiconductor device is struck by a single high-energy particle in space [4]. In recent times, there has been a sharp reduction in device supply voltage as technology nodes are scaled down, which could make integrated circuits (ICs) more sensitive to SEUs.

Master-slave flip-flop (FF), a typical sequential logic circuit, is extensively used in modern integrated circuit designs. These FFs may be upset if (1) a particle strikes on a master or slave trigger and deposits charge exceeding the critical charge (Qcrit) [5, 6] during the period of latch hold, or (2) a single-event-transient (SET) generated on the master-trigger hit by a particle propagates to the slave-trigger during the latching period [7, 8, 9]. Additionally, the combination logic may also generate SETs, which could be captured by the latching units and cause an SEU.

Currently, many studies have focused on the influence factor of the SEU sensitivity of sequential logic circuits. For example, C. H. Chen et al. studied the effects of supply voltage and frequency on the SEU sensitivity of 65-nm DFF circuits using alpha irradiation [10], and R. M. Chen researched the effect of these factors on 40-nm DFF circuits by heavy ions [11]. Mahatme et al. studied the relative contribution of different logic elements to the overall single-event error rates and indicated that the upset caused by the combinational logic circuit is dominant when the clock frequency is high [12]. Therefore, it is important to analyze the impact of different combinational logic elements on the SEU sensitivity of FF circuits. However, the influence mechanism of SEU sensitivity of sequential logic circuits has not been clearly revealed. In addition, the SEU sensitivity of a circuit would change if the structure and function in a sequence circuit changed [13]. As far as the authors are aware, the effect of the Set-architecture and Reset-architecture in a D-type Flip-Flop (DFF) chain on the SEU sensitivity of a device has not been reported yet, and this will be studied in this paper.

Although ground-based heavy ion testing is the predominant methodology for testing single event effects (SEEs), it is scarce and time-consuming [14]. Pulsed laser-induced SEE testing has become a popular technique since it can use tabletop laser systems to perform charge injection into devices through photon absorptive processes [15, 16, 17, 18]. In this study, the effects of voltage, frequency, and circuit architecture on the SEU sensitivity of circuits are experimentally investigated using a pulsed laser. The impact mechanisms of these factors on the SEU characteristics are discussed and analyzed using a simulation program with integrated circuit emphasis (SPICE) simulation.

The remainder of this paper is organized as follows: Section II describes the design of the chip; Section III introduces the experimental setup of a pulsed laser; Section IV presents the experimental results of devices irradiated by a pulsed laser; Section V presents a
discussion on the experimental results; and Section VI draws the conclusions of this study.

2. Test chip design

The test chip, which contains six DFF chains, was designed and manufactured using 65-nm bulk CMOS technology, as shown in Fig. 1. Each DFF chain consists of 2000 stage shift register. Table I outlines the different details of the DFF chains. As it can be seen, the DFFB chain does not have Set-architecture and Reset-architecture in the structural design, while the DFFRS, DFFRS_INV, and DFFRS_INVH chains have them. The Set-architecture and Reset-architecture were adopted by DFFS chain and DFFR chain, respectively. The DFFRS_INV and DFFRS_INVH chains contain also 20 inverters in front of the Set-architecture and Reset-architecture of each DFF unit, and a hardened design is carried out [19] to mitigate SETs in front of the Set-architecture, Reset-architecture, and Clock-architecture of the DFFRS_INVH chain. Since the pulsed laser cannot penetrate the multilayer metal layer, the back of the device was exposed before starting the experiment, in order to enable the pulsed laser to effectively enter the chip [20, 21].

![Test chip layout](image1)

Table I Details of DFF chains.

| FF Chain  | Set-architecture | Reset-architecture | 20 Inverters | Hardened |
|-----------|------------------|--------------------|--------------|----------|
| DFFB      | No               | No                 | No           | No       |
| DFFR      | No               | Yes                | No           | No       |
| DFFS      | Yes              | No                 | No           | No       |
| DFFRS     | Yes              | Yes                | No           | No       |
| DFFRS_INV | Yes              | Yes                | Yes          | No       |
| DFFRS_INVH| Yes              | Yes                | Yes          | Yes      |

3. Pulsed laser experiments

The experiment was carried out on a pulsed laser single-event-effect facility at the National Space Science Center (NSSC) in China. The key parameters of the pulsed laser are as follows: wavelength ~1.064 μm, pulse width ~20 ps, spot size ~2-3 μm, pulse repetition frequency ~1-50 kHz, and equivalent linear energy transfer (LET) ~0.1-200 MeV·cm²/mg [22]. The block diagram of the experimental setup and an image of the experimental setup during the experiment are shown in Fig. 2 and Fig. 3, respectively. The device under test (DUT) was mounted on a test board. The test board system could detect errors and output the error counts to a computer using USB. The test modes and frequencies could be configured by the software and the voltage could be altered by adjusting the load resistor on the test board. A power supply voltage of 1.2 V was selected for the experiment. At room temperature, the SEU characteristics of the D flip-flop chains were tested for clock frequencies of 0.625 MHz, 2.5 MHz, 10 MHz, 20 MHz, and 40 MHz. In addition, the SEU sensitivity of the D flip-flop chains with a voltage range from 1.0 V to 1.4 V was also tested. The SEU sensitivity of a shift register is represented by the SEU cross-section, which can be calculated as:

\[
\sigma = \frac{n}{F \times N}
\]

where \(n\) is the number of measured single-event upsets, \(F\) represents the total fluence and is defined as the number of injected laser pulsed per cm² during testing, and \(N\) is the stages-number of flip-flops in the shift register chain.

![Experimental setup](image2)

Fig. 2. Principle block diagram of the experimental setup.

![Experimental setup during the experiment](image3)

Fig. 3. Image of the experimental setup during the experiment.
4. Experimental results

4.1 Effect of voltage

The SEU cross-section of the DFFRS chain in Fig. 4 shows that when the supply voltage decreased from 1.4 V to 1.0 V, the SEU cross-section increased. When the voltage changed from 1.4 V to 1.2 V, the SEU cross-section increased linearly from $4 \times 10^{-6}$ to $3.6 \times 10^{-5}$ cm$^2$/stage. It is worth noted that when the voltage decreased from 1.2 V to 1.1 V, the SEU cross-section increased dramatically from $3.6 \times 10^{-5}$ to $1.72 \times 10^{-3}$ cm$^2$/stage. It can be concluded that, at higher voltage levels, the relationship between SEU cross-section and voltage is linear, while at lower voltages, the SEU sensitivity of the DFFRS chain increases sharply with the decrease of voltage.

4.2 Effect of frequency

The SEU cross-section of the DFFRS, DFFRS_INV, and DFFRS_INVH chains as a function of the clock frequency is shown in Fig. 5, where an optimized curve fitting was conducted based on the data points. As it can be seen, the SEU cross-section decreased for all three chain types when the frequency increased from 0.625 MHz to 40 MHz. However, only the DFFRS_INVH chain demonstrated a linear decrease with increasing frequency. Besides, the rate at which the SEU cross-section of the DFFRS chain decreased became slower as the frequency increased. At lower frequencies, the cross-section of the DFFRS_INV chain was significantly smaller than that of the DFFRS chain. However, both SEU cross-sections were nearly identical at higher frequencies. Moreover, as the frequency increased, the SEU cross-section of the DFFRS_INV chain increased first and then decreased. The turning-point frequency was about 5 MHz and the peak value of the SEU cross-section was approximately $4.44 \times 10^{-5}$ cm$^2$/stage. In the range between 0.625 MHz and 40 MHz, the cross-section of the DFFRS_INVH chain was always smaller than that of the DFFRS_INV chain.

4.3 Effect of circuit architecture

Fig. 6 shows the SEU cross-section of the DFFB chain.
and the DFFRS chain for a data “0” and data “1” test under different laser energies. It can be directly inferred from the SEU threshold and the SEU cross-section that the DFFRS chain was very sensitive to SEU. Fig. 7 shows the results of the DFFS and DFFR chains. It can be seen that the DFFS chain demonstrated almost no upset in the data “1” test. In the data “0” tests, the upset of the DFFS chain occurred at a laser energy of 370 pJ, and the SEU cross-section was subsequently saturated. As opposed to the DFFS chain, the DFFR chain was greatly susceptible to upsets in the data “1” test, while it demonstrated very low sensitivity in the data “0” test. In conclusion, the Set-architecture circuit causes higher sensitivity to the “0” test and lower sensitivity to the “1” test, while the Reset-architecture circuit results in higher sensitivity to the “1” test and lower sensitivity to the “0” test. When the Set-architecture and Reset-architecture are used in one circuit, this circuit may show a higher SEU sensitivity to both the “0” and “1” tests.

5. Discussion

5.1 Voltage dependence
When an energetic particle strikes a sensitive location (typically the reverse-biased drain junction of a transistor biased in the “off” state), the charge collected by the junction results in a transient current in the struck transistor [23, 24]. Current flows through the load transistor, therefore inducing a voltage drop at its drain. If the amount of charge collected at a sensitive node exceeds the Qcrit, a circuit upset may occur. Qcrit is usually defined as the minimum amount of charge collected at a sensitive node required to cause a circuit upset. The value of Qcrit is proportional to the product of the voltage and the node capacitance [25]. In general, the nodal capacitance of a device at room temperature will be constant. Therefore, the SEU cross-section increases linearly when the voltage decreases, which is consistent with the experimental results at higher voltage ranges. The decreases in voltage will enhance the horizontal diffusion of carriers and increase the sensitive area of the devices [26]. Additionally, at higher voltage, the off-NMOS is the most sensitive transistor, while the PMOS may become sensitive when the voltage decreases, which further increases the sensitive area of the device. Therefore, a slight variation of low power supply voltage may cause a worse case in a circuit.

5.2 Frequency dependence
In this paper, three mechanisms that may cause SEU in Flip-Flop were introduced. In the first condition, if the collected charge in the latching unit exceeds the Qcrit, it will result in a “direct-latch-upset”. In the second condition, a SET generated at the master stage can propagate to the slave stage during the latching period and cause an upset, which will result in an “internal-SET-induced-upset”. In the third condition, a SET generated by combinational logic outside the DFF unit in the circuit may be captured by the FF and cause an upset, which will cause an “external-SET-induced-upset”. This work was mainly focused on the SET-induced-upset since the direct-latch-upset is independent of frequency [11]. The DFFS_INV chain demonstrates better performance than DFFRS at lower frequencies, due to the additional 20-stage inverters in front of the Set and Reset terminals. The 20-stage inverters increase the delay in the external combinational logic circuit and filter out SETs generated by the external circuit, decreasing the number of external SET-induced-upsets. The filtering ability of the 20-stage inverters weakens as the clock frequency increases, making the circuit more sensitive to SEUs. Therefore, the filtering effect dominates at lower frequencies. However, at higher frequencies, the filtering effect of the external combinational logic circuits has almost no effect on the SEU sensitivity of the circuits. The DFFS_INVH and DFFS_INV chains have the same circuit architecture, while the DFFS_INVH chain adopted measures to mitigate SETs in front of the Clock, Set, and Reset terminals. The amount of SETs generated in the external combinational circuit will decrease due to this hardened design. Therefore, compared to the DFFS_INV chain, the SEU sensitivity of the DFFS_INVH chain is small since it generates less external-SET-induced upsets. Hence, the impact of frequency on the SEU sensitivity of the DFFS_INVH chain may be mainly related to internal-SET-induced upsets. The parameters related to internal SET-induced-upsets for DFF have been given in detail in [27]. The probability that an SEU generated in the front-stage FF propagates to the later-stage FF can be expressed by the following equation:

\[ \eta = \frac{T_{\text{mask}}}{T_{\text{clk}}} = \frac{T_{\text{clk}} - (T_{\text{clk,q}} + T_{\text{logic}} + T_{\text{setup}})}{T_{\text{clk}}} = 1 - T_{\text{mask}}F_{\text{clk}} (1) \]

where \( T_{\text{wov}} \) is the length of time that an SEU generated in the front-stage FF is captured by the later-stage FF, \( T_{\text{clk,q}} \) represents the clock period of the circuits, \( T_{\text{clk,q}} \) represents the delay in the output signal after the front-stage FF is triggered by an effective clock, \( T_{\text{logic}} \) represents the delay of signals in the combinational logic circuits, \( T_{\text{setup}} \) represents the setup time of the post-stage FF, and \( F_{\text{clk}} \) represents the clock frequency of the circuits. This formula has also been referred to as the timing vulnerability factor (TVF) in [28]. \( T_{\text{clk,q}}, T_{\text{logic}} \) and \( T_{\text{setup}} \) are related to the structural design of the circuit, and to operating conditions, such as the temperature and the voltage. The above formula indicates that the TVF value will decrease linearly as the operating frequency increases. This theoretical relationship confirms the linear relationship between
SEU cross-section and frequency in the DFFRS_INVH chain.

5.3 Circuit architecture dependence
In a DFF chain, the function of the Set-architecture, labeled by SDN in the circuit diagram, is to set the output data to “1”, and the function of the Reset-architecture, labeled by RDN in the circuit diagram, is to reset the output data to “0”. Fig. 8 shows a circuit architecture diagram with a Set or Reset function. It can be seen that when a signal enters an SDN or RDN node, the signal will pass through two inverters. In order to further investigate the effect of introducing the Set-architecture and Reset-architecture design to the D flip-flop chain on the SEU sensitivity of the circuit, a SPICE simulation was performed based on the library parameters provided by the manufacturer. A DFF chain with set/reset function, which consisted of 10 stages DFF to save computational time, was modeled using SPICE. The Set/Reset function in DFF would be triggered when the signal of Set/Reset turned from “0” to “1”. In the simulation, a double exponential current source [29, 30, 31] was injected into the SDN1 or RDN1 node to simulate the process of SEE occurrence.

Fig. 8. Circuit structure diagram of the DFF chain.

Fig. 9 shows the simulation results of the SDN nodes and output nodes of the first, second, and last (end) stage FF when a pulse is injected at the SDN1 node position. In the data “0” test, the pulse caused the current DFF unit to upset and form a SET pulse in the inverter chain, which propagated to subsequent SDN nodes. As shown in Fig. 9, the duration of the upset data of the FF chain exceeded 9 clock periods, which was much longer than the clock period. Therefore, the propagation of wrong data to the output of the circuit is almost inevitable. The transmission of this SET pulse in the inverter chain was considered to be an effective “set” signal and set all subsequent FF units to “1”, causing almost all trigger units to flip, which greatly increased the SEU sensitivity of the circuit. In the data “1” test, when the pulse was injected into the SDN1 node, a SET pulse was also formed in the SDN2 node and propagated to subsequent SDN nodes. However, the SEU cannot be triggered by the injected transient pulse due to that the state of the circuit was data “1”.

6. Conclusion
In this paper, a pulsed laser experiment was performed to study the effect of key factors, such as supply voltage, clock frequency, and circuit architecture, on the SEU sensitivity of a 65-nm CMOS sequential logical circuit with D flip-flop chains. The study shows that the SEU sensitivity of circuits is greatly affected by the voltage, and particularly at lower voltage levels, the SEU sensitivity of the circuit increases significantly, which should be further concerned. The results also show that, at low frequencies, the SEU sensitivity of circuits is
mainly affected by external SET-induced-upsets, while at high frequencies, it is more significantly affected by internal SET-induced-upsets. Additionally, changes in circuit architecture may result in other mechanisms that may cause circuits to flip. As described in this paper, in order to perform a Set/Reset function, a large-scale combinational logic circuit was designed in a sequence circuit. However, this circuit was vulnerable to SEU and may result in function failure of the Set and Reset. The sequential logic circuit with Set- and Reset-architecture is very sensitive to SEU, so a hardened design should be considered in sequential logic circuits.

Acknowledgments

The authors appreciate the technical support from the National University of Defense Technology.

This work was supported by National Natural Science Foundation of China (Grant No: 11705228) and Key Deployment of the Chinese Academy of Sciences (No: KGFZD-135-16-005)

References

[1] Ecoffet R.: “Overview of in-orbit radiation induced spacecraft anomalies,” IEEE Trans. Nucl. Sci. 60 (2013) 1791 (DIO: 10.1109/TNS.2013.2262002).
[2] R. Koga, S. D. Pinkerton, et al.: “Observation of Single Event Upsets in Analog Microcircuits,” IEEE Trans. Nucl. Sci. 40 (1993) 1838 (DIO: 10.1109/23.273472).
[3] Martha V. O’Bryan, et al.: “Single Event Effects Results for Candidate,” IEEE Radiation Effects Data Workshop Papers (2003) 1 (DIO: 10.1109/REDW.2003.1281346).
[4] Igor Villalta, et al.: “Estimating the SEU failure rate of designs implemented in FPGAs in presence of MCUs,” Microelectron. Reliab. 78 (2017) 85 (DIO: 10.1016/j.microrel.2017.08.003).
[5] S. V. Walstra and C. Dai: “Circuit-level modeling of soft errors in integrated circuits,” IEEE Trans. Device Mater. Rel. 5 (2005) 358. (DIO: 10.1109/TDMR.2005.855684).
[6] Paul E. Dodd, Lloyd W. Massengill: “Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics,” IEEE Trans. Nucl. Sci. 50 (2003) 583 (DIO: 10.1109/TNS.2003.813129).
[7] S. Jagannathan, T. D. Loveless, et al.: “Frequency Dependence of Alpha-Particle Induced Soft Error Rates of Flip-Flops in 40-nm CMOS Technology,” IEEE Trans. Nucl. Sci. 59 (2012) 2796 (DIO: 10.1109/TNS.2012.2223827).
[8] Baumann R C: “Landmarks in terrestrial single-event effects,” Proc. 2013 NSREC Short Course Papers (2013).
[9] Nguyen H T, Yagil Y, Seifert N, et al.: “Chip-level soft error estimation method,” IEEE Transactions on device and materials reliability 5 (2005) 365 (DIO: 10.1109/TDMR.2005.858334).
[10] Chia-Hsiang Chen, Phil Knag, et al.: “Characterization of Heavy-Ion-Induced Single-Event Effects in 65 nm Bulk CMOS ASIC Test Chips,” IEEE Trans. Nucl. Sci. 61 (2014) 2694 (DIO: 10.1109/TNS.2014.2342872).
[11] R. M. Chen, et al.: “Impact of Temporal Masking of Flip-Flop Upsets on Soft Error Rates of Sequential Circuits,” IEEE Trans. Nucl. Sci. 64 (2017) 2098 (DIO: 10.1109/TNS.2017.2711034).
[12] N. M. Mahatme, S. Jagannathan, et al.: “Comparison of Combinational and Sequential Error Rates for a Deep Submicron Process,” IEEE Trans. Nucl. Sci. 58 (2011) 2719 (DIO: 10.1109/TNS.2011.2171993).
[13] Xu Hui, Zeng Yun: “Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches,” IEICE Electronics Express 12 (2015) 1 (DIO: 10.1587/elex.12.20150286).
[14] S. P. Buchner et al.: “Pulsed-Laser Testing for Single-Event Effects Investigations,” IEEE Trans. Nucl. Sci. 60 (2013) 1852 (DIO: 10.1109/TNS.2013.2255312).
[15] Adrian Ildefonse, George N. Tzintzarov, et al.: “Comparison of Single-Event Transients in SiGe HBTs on Bulk and Thick-Film SOI Sub-bandgap,” IEEE Trans. Nucl. Sci. 67 (2020) 71 (DIO: 10.1109/TNS.2019.2950864).
[16] Haibin Wang, et al.: “A single event upset hardened flip-flop design utilizing layout technique,” Microelectron. Reliab. 102 (2019) 113496 (DIO: 10.1016/j.microrel.2019.113496).
[17] Richter A K, Arimura I: “Simulation of heavy charged particle tracks using focused laser beams,” IEEE Trans. Nucl. Sci. 34 (1987) 1234 (DIO: 10.1109/TNS.1987.437458).
[18] Musseau O, Ferlet-Cavrois V, et al.: “Laser probing of bipolar amplification in 0.25-μm MOS/SOI transistors,” Trans. Nucl. Sci. 37 (2000) 2196 (DIO: 10.1109/23.903753).
[19] National University of Defense Technology: China Patent 2010102956204 2010.
[20] F. Darraqq, H. Lapuyade, N. Buard, et al.: “Backside SEU laser testing for commercial-off-the-shelf SRAMs,” IEEE Trans. Nucl. Sci. 49 (2002) 2977 (DIO: 10.1109/TNS.2002.805393).
[21] Darraqq F. Lapuyade, H. Buard N., et al.: “Backside SEU laser testing for commercial-off-the-shelf SRAMs,” IEEE Trans. Nucl. Sci. 49 (2002) 2977 (DIO: 10.1109/TNS.2002.805393).
[22] Chen Rui, Han Jian-Wei, et al.: “Comparative research on “high currents” induced by single event latch-up and transient-induced latch-up,” Chin. Phys. B 24 (2015) 046103-1 (DIO: 10.1088/1674-1056/24/4/046103).
[23] P. E. Dodd, F. W. Sexton, G. L. Hash, et. al.: “Impact of technology trends on SEU in CMOS SRAMs,” IEEE Trans. Nucl. Sci. 43 (1996) 2979 (DIO: 10.1109/23.556869).
[24] H. T.Weaver: “Soft error stability of p-well versus n-well CMOS latches derived from 2D, transient simulations,” IEDM Tech. Dig. Papers (1998) 512.
[25] T. Kamiik, B. Bloechel, K. Soumyanath, V. De, and S. Borkar: “Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18μm,” Symposium on VLSI Circuits Digest of Technical Papers (2001) 61 (DIO: 10.1109/VLSIC.2001.934195).
[26] J. Barak, J. Levinson, A. Akkerman, et al.: “Scaling of SEU Mapping and Cross Section, and Proton Induced SEU at Reduced Supply Voltage,” IEEE Trans. Nucl. Sci. 46 (1999) 1342 (DIO: 10.1109/23.819092).
[27] Rongmei Chen: “Study of single-event-effects of logic circuits in nanometer bulk CMOS process,” Ph.D Dissertation, Tsinghua University, BeiJing (2017).
[28] Seifert N, Tam N: “Timing Vulnerability Factors of Sequentials,” IEEE Trans. Device Mater. Rel. 4 (2004) 516 (DIO: 10.1109/TDMR.2004.831993).
[29] O. Musseau, et al.: “SEU in SOI SRAM –A static model-,” IEEE Trans. Nucl. Sci. 41 (1994) 607 (DIO: 10.1109/23.299807).
[30] G. C. Messenger: “Collection of charge on junction nodes from ion tracks,” IEEE Trans. Nucl. Sci. NS-29 (1982) 2024 (DIO: 10.1109/TNS.1982.433690).
[31] H. Cha, and J. H. Patel: “A logic-level model for particle hits in CMOS circuits,” In Proc. 12th Int. Conf. ICCD Papers (1993) 538 (DIO: 10.1109/ICCDD.1993.393319).