Article

On-State Current Degradation Owing to Displacement Defect by Terrestrial Cosmic Rays in Nanosheet FET

Jonghyeon Ha 1, Gyeongyeop Lee 1, Hagyoul Bae 2, Kihyun Kim 2, Jin-Woo Han 3 and Jungsik Kim 1,*

1 Department of Electrical Engineering, Gyeongsang National University, Jinju 52828, Gyeongnam, Korea
2 Division of Electronics Engineering, and Future Semiconductor Convergence Technology Research Center, Jeonbuk National University, Jeonju 54896, Jeonbuk, Korea
3 Center for Nanotechnology, NASA Ames Research Center, Moffett Field, Santa Clara, CA 94035, USA
* Correspondence: jungsik@gnu.ac.kr

Abstract: Silicon displacement defects are caused by various effects. For instance, epitaxial crystalline silicon growth and ion implantation often result in defects induced by the fabrication process, whereas displacement damage is induced by terrestrial cosmic radiation. Clustered displacement damage reportedly reduces the on-state current (I_{on}) in ordinary MOSFETs. In the case of an extremely scaled device such as a nanosheet field-effect transistor (NS-FET), the impact of displacement defect size was analyzed on the basis of the NS dimensions related to the device characteristics. In this study, we investigated the effect of displacement defects on NS-FETs using technology computer-aided design; the simulation model included quantum transport effects. The geometrical conditions, temperatures, trap concentrations, and scattering models were considered as the variables for on-state current reduction.

Keywords: displacement defect; nanosheet field-effect-transistor; cosmic ray; terrestrial radiation; technology computer-aided design (TCAD); Sentaurus device-QTX; scattering model; temperature effect

1. Introduction

Nanosheet (NS) field-effect transistors (FETs) with surrounded-gate architecture have been scaled down further than fin field-effect transistors (FinFETs) for sub-5 nm technology nodes [1–3]. The fabrication of perfect (defect-free) silicon crystals is a challenging task; defects may be introduced into the crystal anytime during the ingot manufacturing process, wafer fabrication, or even on the fly. Moreover, the development of imperfect epitaxial growth of silicon NS and lateral straggle of impurities during ion implantation may introduce point defects, lattice misfit, and dislocations [4–6]. Furthermore, terrestrial radiation owing to alpha decay and cosmic-ray neutrons from outer space continuously tamper with packaged semiconductor devices [7,8]. Historically, the issue of radiation-induced displacement damage in semiconductors has been of interest primarily in space and military applications [9]. The terrestrial neutron spectrum of New York at sea level ranges from a few MeV to a few GeV, and the approximate flux of the peak regime between 1 and 100 MeV is 20/cm²·h [10]. Because the displacement threshold energy of silicon is 50 KeV, neutron-induced displacement damage accumulates over time. The event rate of heavy ion scattering for silicon is calculated by multiplying a heavy-ion flux, φ (heavy-ion/cm²·h); the atomic number density of the region of interest, n (atoms/cm³); and the cross section of scattering process, σ (1 barn = 10⁻²⁴ cm²). Using cosmic ray data at the altitude of 20,000 km (GPS orbit) [11], a heavy ion is monoenergetic at 1 MeV, and its flux at a certain location is 1.44 × 10¹³ heavy-ion/cm²·h; the silicon atom count is 8 × 10²¹/cm³ for the silicon cubic, and the cross section of a 1 MeV neutron is 2 barns. Thus, the event rate becomes 2.5 × 10¹¹/cm³·h. Considering the large size of semiconductor devices relative to that of a few silicon voids, the effects of terrestrial radiation are negligible and have generally been ignored. However, as the scaling of such devices approaches the fundamental limit, it is...
unclear whether displacement defects cause notable changes in the electrical behavior. As the NS thickness and channel length are scaled down to that of a few atoms, a single silicon vacancy cluster is sufficient to cause perturbations in the carrier transport. Additionally, the size of the silicon vacancy cluster may approximate the cross-sectional area of the NS.

In this study, we investigated the impact of cube-like defects on NS-FET technology with the aid of three-dimensional (3D) technology computer-aided design (TCAD) simulation. In particular, the effects of defect location and temperature with different trap concentrations were investigated. In addition, the dependence of defects on distinct NS widths and thicknesses was studied. Lastly, the contribution of the on-state current to the degradation mechanism was investigated for various scattering sources.

2. Materials and Methods

A Synopsys Sentaurus TCAD simulator was used in this study [12]. The 3D device structure of the NS-FET is illustrated in Figure 1a. The $I_d-V_g$ characteristics reported in [1] were employed for calibration of the simulation model, as shown in Figure 1b. The physical ($L_g$) and effective ($L_{eff}$) gate lengths are 12 and 8 nm, respectively. The three NSs are stacked and share a common source and drain. The top, middle, and bottom NSs are denoted by NS1, NS2, and NS3, respectively. For the device model, thin-layer mobility and Auger recombination models, a Shockley–Read–Hall model with doping dependence, and a Hurkx band-to-band tunneling model were adopted to consider quantum confinement in the short channel [13–15]. A more sophisticated carrier transport model is essential for the aggressively scaled node [16–18]. To consider the subband Boltzmann transport equation, Schrödinger equation, and Poisson equation (3D) coupled with the drift-diffusion transport model, a Sentaurus Device QTX instrument (quantum transport model of carrier quasi-ballistic transport) was utilized [19]. The displacement defect was expressed as a cubic trap cluster, and the defect size was 2 nm, with the accepter-like energy level at $E_c = -0.4$ eV. The concentration of the displacement defect used was $8 \times 10^{21}$ cm$^{-3}$. There were 512 ea silicon lattices in the cubic trap cluster of 4 nm size (4 nm $\times$ 4 nm $\times$ 4 nm). The on-state current ($I_{on}$) was extracted at $V_d = V_g = 0.7$ [V].

![Figure 1. Cont.](image-url)
3. Results and Discussion

The $I_d$–$V_g$ characteristics with NS width ($D_{Sheet}$) of 20 nm and thickness ($T_{Sheet}$) of 5 nm with and without a trap for different NSs are illustrated in Figure 2a. The center location of the trap cluster was fixed at the exact center of each NS, adjacent to the source side. In a similar study based on FinFET technology, this position resulted in extreme displacement defects [7]. The trap at the top NS exhibited greater $I_{on}$ degradation than that at the bottom NS because the top layer, which was the closest junction to the contact, acted as the main current path. The impact of different locations of the trap in the vicinity of the source of NS1 is plotted in Figure 2b. As the trap moves from the edge of the NS1 sidewall to the center, the $I_{on}$ degradation intensifies, owing to the main carrier transport through the center of the NS [2,20]. Thus, the device in the volume inversion would experience maximum degradation if the defect formed at the center rather than the edge of the channel.

To determine the defect tolerance for various physical dimensions of the NS, $D_{Sheet}$ and $T_{Sheet}$ were varied while the position of the defect was kept constant. In this simulation, the trap was located adjacent to the source and center of NS1. As shown in Figure 2c, the $I_{on}$ degradation rate ($\Delta I_{on}$) increases from 18.8% ($D_{Sheet} = 20$ nm) to 22.9% ($D_{Sheet} = 12$ nm). This result is attributed to the greater vulnerability of the nanowire-like channel with a narrow channel width compared to the NS-like channel with a wide channel width, which is associated with the rise in the occupancy of the defect over the size of the channel as $D_{Sheet}$ decreases. Similarly, the $I_{on}$ degradation increases moderately with the reduction of the channel thickness.

Although a thin and narrow channel is favorable for gate controllability and short-channel effect immunity, the blockage of the carrier conduction path owing to the displacement defect could have catastrophic effects.

In order to understand the results of Figure 2c, the electron density profiles cut at the XY-plane with and without a displacement defect are depicted in Figure 3. Compared to the electron density profile of the no-trap device, the electron density of the device with a trap decreases due to the displacement defect. The thick NS device exhibits a rate of electron density reduction lower than that of the control device, which results from the increase in the NS volume. Although the thick NS structure is unfavorable for electrostatic gate controllability, the blockage of the channel is more dominant on the $I_{on}$ degradation owing to the displacement defect in the narrow channel structure; (20,6), (20,5), and (12,5) had off-state current degradations of 32.29%, 31.03%, and 30.90%, respectively. The off-state current had more variability than the on-state current. However, a large $I_{off}$ variability in $V_G = 0$ [V] and $V_D = 0.7$ [V] did not necessarily matter because the absolute value of the leakage current was very small.

Figure 1. (a) 3D device structure with doping profile. Positive (+) and negative (−) signs in the concentration legend represent $n$– and $p$–type doping, respectively. (b) Drain current ($I_D$) versus gate voltage ($V_G$) characteristics with calibration of experimental reference [1].
Figure 2. $I_d-V_g$ characteristics without and with trap. (a) Different trap positions in various channel layers (X). (b) Different trap positions with regard to channel diameter direction (Y) in the NS1 layer. (c) Various diameters and thicknesses of channel. In the NS1 layer, trap location to channel length direction and sheet diameter direction are fixed at the source side and center, respectively.
In order to understand the results of Figure 2c, the electron density profiles cut at the XY-plane with and without a displacement defect are depicted in Figure 3. Compared to the electron density profile of the no-trap device, the electron density of the device with a trap decreases due to the displacement defect. The thick NS device exhibits a rate of electron density reduction lower than that of the control device, which results from the increase in the NS volume. Although the thick NS structure is unfavorable for electrostatic gate controllability, the blockage of the channel is more dominant on the degradation owing to the displacement defect in the narrow channel structure;

(20,5), (20,6), and (12,5) had off-state current degradations of 32.29%, 31.03%, and 30.90%, respectively. The off-state current had more variability than the on-state current. However, a large $I_{off}$ variability in $V_g = 0 \,[\text{V}]$ and $V_d = 0.7 \,[\text{V}]$ did not necessarily matter because the absolute value of the leakage current was very small.

Figure 3. Electron density profiles of NS1 without and with displacement defect (source side, center of channel diameter in NS1 layer) along XY-plane at $Z = -0.2 \,[\text{nm}]$. (20,5), (20,6), and (12,5) denote the control, thick channel, and narrow channel devices, respectively.

The $I_d$–$V_g$ characteristics at different temperatures for the trap located at the source side of the NS1 layer are plotted in Figure 4a. Generally, as the temperature decreases, the subthreshold slope steepens as the off-state current decreases and the drive current increases in the silicon channel. The effect of the defect on device performance is smaller at lower temperatures. This is because the captured electrons increase with higher temperature due to abundant carrier generation. Thus, the current degradation becomes more severe as the temperature increases from 230 K to 350 K.
The rate of $I_{on}$ degradation with various trap concentrations and device temperatures is plotted in Figure 5. As the trap concentration increases, the rate of $I_{on}$ degradation dramatically increases. The $I_{on}$ degradation at 300 K is larger than that at 350 K, increasing from $8 \times 10^{18}$ cm$^{-3}$ to $8 \times 10^{20}$ cm$^{-3}$, because the additional free carriers generated at high temperature diminish the $I_{on}$ degradation due to the displacement defect. However, the $I_{on}$ degradation at 350 K is larger than that at room temperature (300 K) when the trap concentration is very large at $8 \times 10^{21}$ cm$^{-3}$. This is due to the fact that displacement defects are abundant to capture the additional free carriers generated by high temperature. Therefore, the temperature dependency of $I_{on}$ degradation differs with displacement defect density.

![Figure 4](attachment:image4.png)

**Figure 4.** (a) $I_g - V_g$ characteristics with different temperatures. (b) In the YZ plane cut, the energy band diagram at 230 K and 350 K with and without defect in the $X = Y = 0 \mu m$. The displacement defect is located at the worst position, as shown in Figure 3.

![Figure 5](attachment:image5.png)

**Figure 5.** Rate of $I_{on}$ degradation with different temperatures and trap concentrations. Displacement defect is located at the worst position as shown in Figure 3.

To investigate the primary cause of mobility degradation, the simulation was conducted using several scattering models. The $I_{on}$ degradations with various scattering models are displayed in Figure 6. The contribution of coulomb scattering (CO) is the greatest for $I_{on}$ degradation compared to that of surface roughness scattering (SR) or phonon scattering (PH). The influence of CO scattering causes carrier mobility degradation owing to interactions between the trapped and free electrons [21]. Furthermore, as the device...
is aggressively scaled down to decrease the channel length and thickness of the silicon oxide layer, the free-electron carriers are further affected by CO scattering [22]. In a short channel, the current fluctuation by PH and SR scattering was low, but the trap spread to the silicon oxide surface, so the current fluctuation is slightly higher for surface roughness scattering than phonon scattering. Phonon scattering is primarily dominant at high temperatures, and the quantity of the silicon lattice in the channel is minimal; thus, the PH model has the lowest impact among the scattering models. In addition, due to summation of Matthiessen’s rule of carrier mobility, the current change of all scattering is not manifested, as the summation of the current changes of another single scattering has a slightly higher current variation ratio than coulomb scattering, which generates the most current variation. The above result means that carrier trapping by the trap is the more-dominant mechanism compared to scattering variation in $I_{on}$ degradation.

Figure 6. $I_{on}$ degradation owing to displacement defect and runtime of simulation with various scattering models. Various scattering models of coulomb (CO), surface roughness (SR), and phonon (PH) are compared regarding $I_{on}$ degradation and simulation runtime.

4. Conclusions

In this study, we explored $I_{on}$ degradation due to displacement defects from cosmic rays in NS-FETs using TCAD simulation. The largest degradation of on-state current is 18.8%, where the displacement defect is located in the NS1 layer, at the center of the NS and near the source. The nanowire structure with a small diameter and thickness is more susceptible to degradation due to displacement defects compared to the nanosheet structure with a wide diameter. For the temperature effect, the pattern of $I_{on}$ degradation at high and low temperatures differs with concentrations of displacement defects. Coulomb scattering was determined as the major cause of degradation, compared with phonon scattering and surface roughness scattering.

Author Contributions: Conceptualization, methodology, and writing—original draft preparation, J.H., validation, G.L., resources, K.K., visualization, H.B. and J.-W.H., funding acquisition, and writing—review & editing, J.K. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (No. 2020R1G1A1099554).

Acknowledgments: The EDA Tool was supported by the IC Design Education Center (IDEC).
Conflicts of Interest: The authors declare no conflict of interest.

References

1. Loubet, N.; Hook, T.; Montanini, P.; Yeung, C.W.; Kanakasabapathy, S.; Guillom, M.; Yamashita, T.; Zhang, J.; Miao, X.; Wang, J.; et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In Proceedings of the 2017 Symposium on VLSI Technology, Kyoto, Japan, 5–8 June 2017; pp. T230–T231. [CrossRef]

2. Kim, S.D.; Guillorn, M.; Lauer, I.; Oldiges, P.; Hook, T.; Na, M.H. Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond. In Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Rohnert Park, CA, USA, 5–8 October 2015; pp. 1–3. [CrossRef]

3. Gossman, H.J.; Agarwal, A.; Parrill, T.; Rubin, L.M.; Poate, J.M. On the FinFET extension implant energy. IEEE Trans. Nanotech. 2003, 2, 285–290. [CrossRef]

4. Hook, T.B.; Brown, J.; Cottrell, P.; Adler, E.; Hoyniak, D.; Johnson, J.; Mann, R. Lateral ion implant straggle and mask proximity effect. IEEE Trans. Electron Devices 2003, 50, 1946–1951. [CrossRef]

5. Nylandsted Larsen, A. Epitaxial growth of Ge and SiGe on Si substrates. Mater. Sci. Semicond. Process. 2006, 9, 454–459. [CrossRef]

6. David, T.; Aqua, J.-N.; Liu, K.; Favre, L.; Ronda, A.; Abbarchi, M.; Claude, J.-B.; Berbezier, I. New strategies for producing defect free SiGe strained nanolayers. Sci. Rep. 2018, 8, 2891. [CrossRef] [PubMed]

7. Kim, J.; Lee, J.-S.; Han, J.-W.; Meyyappan, M. Caution: Abnormal Variability Due to Terrestrial Cosmic Rays in Scaled-Down FinFETs. IEEE Trans. Electron Devices 2019, 66, 1887–1891. [CrossRef]

8. Esposito, M.G.; Manuel, J.E.; Bielejec, E.; Vizkelethy, G.; Dickerson, J.; Kerber, P.; King, M.P.; Talin, A.A.; Ashby, D.; McLain, M.; et al. Heavy Ion Displacement Damage Effects in 14 nm-Process FinFETs. United States. 2020. Available online: https://www.osti.gov/servlets/purl/1765528 (accessed on 1 February 2020).

9. Burger, R.; MacCallum, J.M., Jr; Lagnado, I.; Killiany, J.M.; Goodman, A.M.; Gwyn, C.; Benz, H.; Werner, R.M.; Reitmeyer, R.; Palkuti, L. DoD Silicon Investment Strategy; Report of DoD Advisory Group on Election Devices Working Group; Office of the Under Secretary of Defense for Acquisition: Arlington, VA, USA, 1992.

10. Ziegler, J.; Lanford, W. The effect of sea level cosmic rays on electronic devices. In Proceedings of the 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 13–15 February 1980; Volume XXIII, pp. 70–71. [CrossRef]

11. Ginet, G.P.; O’Brien, T.P.; Huston, S.L.; Johnston, W.R.; Guild, T.B.; Friedel, R.; Lindstrom, C.D.; Roth, C.J.; Whelan, P.; Quinn, R.A.; et al. AE9, AP9 and SPM: New Models for Specifying the Trapped Energetic Particle and Space Plasma Environment. Space Sci. Rev. 2013, 179, 579–615. [CrossRef]

12. Sentaurus Device User Guide; Version N-2017.09; Synopsys: San Jose, CA, USA, 2017.

13. Han, J.-W.; Wong, H.Y.; Moon, D.I.; Braga, M.; Meyyappan, M. Stringer Gate FinFET on Bulk Substrate. IEEE Trans. Electron Devices 2016, 63, 3432–3438. [CrossRef]

14. Kim, J.; Han, J.-W.; Meyyappan, M. Reduction of Variability in Junctionless and Inversion-Mode FinFETs by Stringer Gate Structure. IEEE Trans. Electron Devices 2018, 65, 470–475. [CrossRef]

15. Hurks, G.A.M.; Klaassen, D.B.M.; Knuvers, M.P.G. A new recombination model for device simulation including tunneling. IEEE Trans. Electron Devices 1992, 39, 331–338. [CrossRef]

16. Moroz, V.; Huang, J.; Arghavani, R. Transistor design for 5 nm and beyond: Slowing down electrons to speed up transistors. In Proceedings of the 2016 17th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA, 15–16 March 2016; pp. 278–283. [CrossRef]

17. Smith, L.; Choi, M.; Frey, M.; Moroz, V.; Ziegler, A.; Luisier, M. FinFET to nanowire transition at 5nm design rules. In Proceedings of the 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Washington, DC, USA, 9–11 September 2015; pp. 254–257. [CrossRef]

18. Choi, M.; Moroz, V.; Smith, L.; Huang, J. Extending drift-diffusion paradigm into the era of FinFETs and nanowires. In Proceedings of the 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Washington, DC, USA, 9–11 September 2015; pp. 242–245. [CrossRef]

19. SentaurusTM Device QTX User Guide; Version O-2018.06; Synopsys, Inc.: Mountain View, CA, USA, 2018.

20. Kim, J. The Impact of Displacement Defect in Nanosheet Field Effect Transistor. J. Electr. Eng. Technol. 2021, 16, 525–529. [CrossRef]

21. Song, J.; Yuan, Y.; Yu, B.; Xiong, W.; Taur, Y. Compact Modeling of Experimental n- and p-Channel FinFETs. IEEE Trans. Electron Devices 2010, 57, 1369–1374. [CrossRef]

22. Poli, S.; Pala, M.G.; Poiroux, T. Full Quantum Treatment of Remote Coulomb Scattering in Silicon Nanowire FETs. IEEE Trans. Electron Devices 2009, 56, 1191–1198. [CrossRef]