Design a Full Adder Circuit using Modernized Full Sway Exclusive-Or and Exclusive-Nor Gates in 130nm Mentor Graphics

Venkata Yashwanth Goduguluri, Guntupalli Sai Divya Madhuri, Balusupati Bhanu Pranavi, Bhimineni Kalyani, Annam Sai Anusha

ABSTRACT: In this manuscript, new circuits for XOR/XNOR and concurrent XOR-XNOR purposes are designed. The designed trails are elevated lessened in expressions of the power usage and delay, which are appropriate to low harvest capacitance and low short-circuit power wastage. The designed new hybrid 1-bit full-adder (FA) trails related on the new full sway XOR-XNOR gates. Every designed circuit give their prospective advantages in period of speed, power usage, power delay product (PDP), and dynamic facility and so on. To know the performance of the intended designs, wide-ranging Mentor graphics simulations are carried out. The replication outcomes, supported on the 130-nm CMOS knowledge signify the intended intends have higher rapidity and power over supplementary FA devises. An innovative transistor sizing mode is accessed to reduce the PDP of the tracks. In the designed process, the algebraic working out particle swarm optimization module is utilized to obtain the preferred assessment for finest PDP with less iteration. The designed tracks are checked in times of dissimilarities of the supply, threshold voltages, input noise immunity and size of transistors.

Catalog Terms- Full adder (FA), noise, transistor sizing method, EXOR-EXNOR.

I. INTRODUCTION

Full adder is the basic adder design used to implement in digital signal processors and microprocessors. The new technologies are used to design the Full adder in spintronic equipment related to magnetic tunnel junction used to design the digital circuits. While the torque that is twist variation torque (STT) is achieved by help of twist-hall effect (SHE). And also the hybrid technology is used because the conventional CMOS has not giving the better performance in terms of power. The full adder is also designed by using 3T XOR and XNOR gates. Here the gate distribution technique contribution (GDI) and multiple verge voltage transistor is used and compared with the stagnant energy recovery Full (SERF) adder in addition with the occupied sway operation.

In these days the ultra low voltage gives the low power consumption. Likewise the full adder with 8 bit additions are done by using the 1T1R resistive random access memory (RRAM) gives lesser number of computations. By the XOR and XNOR the one bit can be extended to 32 bit. The GPDK is also involved to reduce the number of transistors from 28 to 6. The MOS capacitors are also involved to minimize the power wastage, vicinity, impediment and Power delay Product (PDP). The above all technologies uses the Hspice, Cadence and virtuoso in CMOS and FinFET technologies with 32nm to 180nm are used and explained in [1]-[9].

The full adder is also designed by using the six hybrid EXOR and EXNOR circuits, addition and transmit are designed by using 13 transistors, the same EXOR and EXNOR designs the 8T full adder and compared the results with 10T and also SERF technology is used to design the Full adder using 45nm to 250 nm Tanner software is illustrated in [10]-[13]. The Quantum Dot cellular automata (QCAD) designer designs the decimal full adder with gates and not gate and sometimes these logic gates are replaced by partially utilized majority (PUM) gates based on the logic required. The magnetic QCA with hybrid technology is designed, NT and NTG reversible gates implemented in optical and quantum reversible designs for the reduction of area and cost are described in [14]-[16]. This paper projects the 3-bit adder design by minimizing the number of transistors from 12T to 6T by using the fundamental PMOS and NMOS logic are implemented in 130nm Mentor Graphics tool is discussed in [17].Some papers projects the plasmonic waveguides by laying the SiO₂ film and uses the CMOS design to design the full adder justifies in [18]. The basic ternary logic is the technique used to design the simple circuits with low power consumption by ternary grapheme barristers are defined in [19].

II. POWER REQUIREMENT FOR CMOS VLSI DESIGN

There are three basic points to be discussed intended for usage of the power in a switched CMOS VLSI design
a) Switching Power: the charge and discharge of the design capacitances while the transistor gets ON and OFF.

b) Short-circuit power: used because of short circuit current passed through VDD to ground at the time of transistor ON and OFF situations.

c) Static Power: used because of static and leakage current passing while the devise is in constant state.

The first two definitions situates that the dynamic power is used when the design is in transition stage.

Revised Manuscript Received on January 06, 2020.
Venkata Yashwanth Goduguluri, Assistant Professor, KKR&KSR Institute of Technology and Sciences, Vinjanampadu, Guntur, India.
Guntupalli Sai Divya Madhuri, KKR&KSR Institute of Technology and Sciences, Vinjanampadu, Guntur, India.
Balusupati Bhanu Pranavi, KKR&KSR Institute of Technology and Sciences, Vinjanampadu, Guntur, India.
Bhimineni Kalyani, KKR&KSR Institute of Technology and Sciences, Vinjanampadu, Guntur, India.
Annam Sai Anusha, KKR&KSR Institute of Technology and Sciences, Vinjanampadu, Guntur, India.
Dynamic power gives the overall power used in switched CMOS design. It is relative to the input given to the design and makes the transistors to change their states or to continue with state. The third one is insignificant for a perfect CMOS course Design.

The overall power is given as:

\[ P_{\text{total}} = V_{dd} \cdot F_{\text{clk}} \cdot \sum_i V_{\text{swing}} \cdot C_{\text{load}} + V_{dd} \cdot \sum_i I_{\text{isc}} + V_{dd} \cdot I_{\text{l}} \]

Where

- \( V_{dd} \) = Power supply voltage;
- \( V_{\text{swing}} \) = Voltage sway of the output which is perfectly equal to \( V_{dd} \);
- \( C_{\text{load}} \) = Load capacitance at node \( i \);
- \( F_{\text{clk}} \) = system clock frequency.
- \( P_i \) = switching activity at node \( i \);
- \( I_{\text{isc}} \) = short circuit current at node \( i \);
- \( I_{\text{l}} \) = leakage current

This addition gives node capacitances of the design.

III. EXISTED EXCLUSIVE-OR AND EXCLUSIVE-NOR CIRCUIT

In this paper we presented an existed Exclusive-OR and Exclusive-NOR circuit with 10 transistors visualized in Figure 1(a). It works with a swaying method next to the productivity of the Exclusive-NOR applied for every effort combination and operates normally for the enter combinations A as logic ‘1’ and B as logic ‘0’. This causes complexity for the circuit. So we had gone for the intended algorithm where this disadvantage is erased. As visualized in Figure 1(a) the circuit is given as logic ‘1’ for B, then the PMOS transistor \( M_3 \), \( M_9 \) are in OFF condition and NMOS transistor \( M_8 \), \( M_5 \) are in ON condition. Then EXCLUSIVE-OR gives the output as complement of input A, while the EXCLUSIVE-NOR gives the output as input A logic.

IV. INTENDED EXCLUSIVE-OR AND EXCLUSIVE-NOR DESIGN

The novel intended EXCLUSIVE-OR and EXCLUSIVE-NOR design is design visualized in Figure 2(a).

The Figure 1(b) represents the symbol for the Existed EXCLUSIVE-OR and EXCLUSIVE-NOR schematic and Figure 1(c) represents the replicated schematic of existed EXCLUSIVE-OR and EXCLUSIVE-NOR design. When the input A has given with ‘1’ and B as ‘0’ then EXCLUSIVE-NOR results as complement of A, since PMOS transistor \( M_3 \) is in ON state and NMOS transistor \( M_5 \) is in OFF state. And the EXCLUSIVE-OR results as input logic A given since PMOS transistor \( M_2 \) is in ON condition and NMOS transistor \( M_9 \) is in OFF condition. But it suffers with swaying operation in voltage.

The Table (1) represents truth table for the Existed EXCLUSIVE-OR and EXCLUSIVE-NOR Design.

| Key In | Key Out |
|-------|--------|
| Logic A | Logic B | EXCLUSIVE-NOR | Exclusive-OR |
| 0 0 | 1 | 0 | 0 |
| 0 1 | 0 | 1 | 1 |
| 1 0 | 0 (swaying occurs) | 1 | |
| 1 1 | 1 | 0 | |

The Figure 1(b) represents the symbol for the Existed EXCLUSIVE-OR and EXCLUSIVE-NOR schematic and Figure 1(c) represents the replicated schematic of existed EXCLUSIVE-OR and EXCLUSIVE-NOR design. When the input A has given with ‘1’ and B as ‘0’ then EXCLUSIVE-NOR results as complement of A, since PMOS transistor \( M_3 \) is in ON state and NMOS transistor \( M_5 \) is in OFF state. And the EXCLUSIVE-OR results as input logic A given since PMOS transistor \( M_2 \) is in ON condition and NMOS transistor \( M_9 \) is in OFF condition. But it suffers with swaying operation in voltage.
This does not overcome the problems raised in existed EXCLUSIVE-OR and EXCLUSIVE-NOR design that is swaying operation designed for the keys A as ‘1’ and B as ‘0’. This problem is overcome by using the restitution response loop by the transistors M5 and M10. In the intended design the inputs are given A and B as logic ‘0’ then M2 and M3 transistors are in ON state then EXCLUSIVE-OR gives outcome as ‘0’ and EXCLUSIVE-NOR as product ‘1’. But this logic ‘0’ output for EXCLUSIVE-OR is in BAD condition. Then the restitution response loop is arranged with the help of M4 and M6 transistors. Then the other efforts A as ‘0’ and B as ‘1’ then M8 and M9 transistors are in ON condition. Then logic‘1’ results at EXCLUSIVE-OR and logic‘0’ at EXCLUSIVE-NOR but the EXCLUSIVE-NOR result faces swaying, this overcomes by restitution of M10 and M5 transistors. And the keys given both A and B as ‘1’ then M4 and M6 are in ON condition then logic‘0’ results at EXCLUSIVE-OR and logic‘1’ at EXCLUSIVE-NOR which suffers with swaying then M8 and M9 transistors are used for restitution loop. The logic A is taken by the stationary CMOS inverter. This intended EXCLUSIVE-OR and EXCLUSIVE-NOR design gives reliable swaying result for all the inputs given. This is shown in Table (1).I.

![Fig. 2(a): Intended EXCLUSIVE-OR and EXCLUSIVE-NOR Design](image1)

![Table (2): Truth table for the Intended EXCLUSIVE-OR and EXCLUSIVE-NOR Design](image2)

| Key In | Key Out |
|--------|---------|
| Logic A | Logic B | Exclusive-OR | Exclusive-Nor |
| 0       | 0       | 1            | 0             |
| 0       | 1       | 0            | 1             |
| 1       | 0       | 0 (Swaying overcomes through restitution loop) | 1 |
| 1       | 1       | 1            | 0             |

![Fig. 2(b): Intended EXCLUSIVE-OR and EXCLUSIVE-NOR Symbol](image3)

![Fig. 2(c): Simulated Schematic of Intended EXCLUSIVE-OR and EXCLUSIVE-NOR](image4)

V. INTENDED 1ST FULLADDER DESIGN USING A NOVEL 8T EXCLUSIVE-OR/AND EXCLUSIVE-NOR DESIGN

This implemented Full adder circuit is designed by using 8T EXCLUSIVE-OR and EXCLUSIVE-NOR circuit and additional eight more transistors. The designed Full adder logic has written in the below equation:

\[
\text{SUM} = (A \text{ XOR } B) \overline{(C_{in})} + (A \text{ XNOR } B) C_{in},
\]

\[
C_{out} (\text{carry out}) = C_{in} (A \text{ XOR } B) + B(A \text{ XNOR } B)
\]

![Figure 3(a): Intended FULLADDER Design](image5)
Design a Full Adder Circuit using Modernized Full Sway Exclusive-Or and Exclusive-Nor Gates in 130nm Mentor Graphics

Fig. 3(b): Intended FULLADDER Symbol

The Figure 3(b) represents the symbol for the Intended Full adder schematic and Figure 3(c) represents the simulated schematic of intended Full adder design. For attaining the total resultant voltage swing for SUM and C_{out} resultants and additional transistors like M11, M12, M13, M14, M15, M16, M17 and M18 are utilized. The result of SUM is attained by combining M12, M14, M15 and M16 additional gates to EXCLUSIVE-OR and EXCLUSIVE-NOR design. The result of C_{out} is attained by using M11, M13, M17 and M18 transistors are taken from EXCLUSIVE-OR and EXCLUSIVE-NOR design. In this M11, M12, M13 and M14 are PMOS transistors and the SUM result for this design is illustrated as given below. If EXCLUSIVE-OR is ‘1’ and EXCLUSIVE-NOR is ‘0’, then M9 and M10 gets ON and M14 and M15 gets OFF so the result attained for SUM is invert of C_{in} (C_{in}\overline{BAR}). For suppose if EXCLUSIVE-OR is ‘0’ and EXCLUSIVE-NOR is ‘1’. Then M1 and M16 gets OFF and M14 and M15 gets ON then the result attained for SUM is C_{in}. Likewise for the carry out (C_{out}) the first case we have taken is EXCLUSIVE-OR as ‘1’ and EXCLUSIVE-NOR as ‘0’ then M12 and M16 gets OFF and M14 and M15 gets ON then the result attained for carry out (C_{out}) is carry in (C_{in}). For suppose if EXCLUSIVE-OR is ‘0’ and EXCLUSIVE-NOR is ‘1’ then M11 and M18 gets OFF and M13 and M17 gets ON then the result attained for carry out(C_{out}) is input B.

VI. RESULTS

Figure (4) visualizes the pretend output of EXCLUSIVE-OR and EXCLUSIVE-NOR design as revealed in previous Figure 1(a). The Figure (4) below shows that there is a output as logic ‘0’ in bad condition for the keys A as ‘1’ and B as ‘0’ this problem gets overcome by the intended EXCLUSIVE-OR and EXCLUSIVE-NOR design which is visualized in Figure 2(a) and the output waveforms are shown in Figure(5), while the Figure 6(a) visualizes the input–output waveform for the intended full adder design which is publicized in Figure 3(a).

And the attained outcome has voltage swing for any input logic applied. Figure 6(b) visualizes the input–output waveform of the Standard full adder design. So in this paper we considered the transistors utilized, delay, power wastage and Power Delay Product (PDP) of the EXCLUSIVE-OR and EXCLUSIVE-NOR are designs visualized in Table (3). This Table visualizes the delay, power wastage and PDP of the intended EXCLUSIVE-OR and EXCLUSIVE-NOR is design less significant than that existed EXCLUSIVE-OR and EXCLUSIVE-NOR design. The Standard CMOS Full adder and the intended Full adder are differentiated in Table (4). Accordingly the Table (4) differentiates the parameters like transistors count, impedance, power wastage and PDP. These all parameters are reliable to intended Full adder design.
Low Power and high Speed Full Adder using new adders in Multistage Structures”,
- Ultra, april
Fully Nonvolatile and Low Power Full Adder - High Performance Full Adder Cell: A Comparative tool.
is illustrated and the intended Full adder is also illustrated. This EXCLUSIVE transient characteristics of the existed and intended those are visualized in Figure 6(a) and Figure 6(b). The design Accordingly, the transient analysis of Intended Full adder design is illustrated and the intended Full adder is also illustrated. This is executed with 130nm expertise in MENTOR GRAPHICS tool.

Table (3): Measurable Evaluation of EXCLUSIVE-OR and EXCLUSIVE-NOR Design @ 5V

| limitation          | Transistor count | Delay (nS) | Power (nW) | Power Delay Product (fJ) |
|---------------------|------------------|-----------|-----------|-------------------------|
| Existing            | 10               | 137.57    | 202.32    | 27.83                   |
| EXCLUSIVE-OR and    |                  |           | 195.07    |                         |
| EXCLUSIVE-NOR       |                  |           |           |                         |
| Intended            | 10               | 131.82    | 195.07    | 25.71                   |
| EXCLUSIVE-OR and    |                  |           |           |                         |
| EXCLUSIVE-NOR       |                  |           |           |                         |

VII. CONCLUSION

This literature Session gives a novel EXCLUSIVE-OR and EXCLUSIVE-NOR is circuit implemented to eliminate the voltage sway quandary in the previously implemented EXCLUSIVE-OR and EXCLUSIVE-NOR design. An intended Full adder is designed with a novel intended EXCLUSIVE-OR and EXCLUSIVE-NOR design. Taken from the attained outcome the intended EXCLUSIVE-OR and EXCLUSIVE-NOR circuit as well as intended full adder design approaches good running potential, soaring rapidity and less power wastage. So, this can be utilized where there is a requirement of less area, high speed and good driving ability. The Existed EXCLUSIVE-OR and EXCLUSIVE-NOR intend has Power Delay Product of 27.83 atto Joules. And the intended EXCLUSIVE-OR and EXCLUSIVE-NOR devise has Power Delay Product of 25.71 atto Joules. While coming to the Full adder, the standard Full adder contains Power Delay Product of 52.76 femto Joules. And the intended Full adder contains Power Delay Product of 18.99 femto Joules.

REFERENCES

1. Abdolah Amirany, “Fully Nonvolatile and Low Power Full Adder Based on Spin Transfer Torque Magnetic Tunnel Junction With Spin-Hall Effect Assistance”, IEEE Transactions on Magnetics, 2018, pp.1-7.
2. Hareth-Reddy Basireddy, “Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures”; vol.27, Issue.5, 2019, pp.1-10.
3. Dan Wang, “Novel Low Power Full Adder Cells in 180nm CMOS Technology”, 4th IEEE Conference on Industrial Electronics and Applications, 2009, pp.430-433.
4. Hamed Naseri, “Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates”, vol.26, no.8, 2018, pp.1-13.
5. Kishore Sanapala, “Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems”, vol.13, Iss.4, May 2019, pp.465-470.
6. Zhao-Rui Wang, “Efficient Implementation of Boolean and Full-Adder Functions With 1T1R RRAMs for Beyond Von Neumann in-Memory Computing”, vol.65, No.10, pp.1-8.
7. R.K.Uma Maheswari, “A Hybrid Low Power Fast Full Adder Using XOR And XNOR Gates”, vol.26, Iss.8, 2018, pp.64-68.
8. SubodhWairya, “Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design”, vol.23, Iss.10, 2015, pp.1-19.
9. Manjunath K M, “Analysis of various Full-Adder Circuits in Cadence”, 2015, pp.90-97.
10. PygastliZorina, “Low Power and high Speed Full Adder using new XOR and XNOR Gates”, vol.8, Iss.8, June 2019, pp.1516-1519.
11. Lee Shing Jie, “4-bit CMOS Full Adder of 1-bit Hybrid 1T3 Adder With A New SUM Circuit”, 2016.
12. Tripti Sharma, “High Performance Full Adder Cell: A Comparative Analysis”, IEEE Students Technology Symposium (techsym), april 2010, pp.156-160.
13. M.Devas, “Design Topologies For Low Power Cmos Full Adder”, International Conference on power, Control and Embedded Systems, 2010, pp.1-4.
14. Dariush Abedi, “Decimal Full Adders Specially Designed for Quantum-Dot Cellular Automata”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.65, Iss.1, 2018.
15. Santhosh Sivasubramani, “Shape and Positional Anisotropy based Area Efficient Magnetic Quantum-dot Cellular Automata Design Methodology for Full Adder Implementation”, IEEE Transactions on Nanotechnology, vol.14, no.8, August 2015, pp.1-5.
16. K. Prasad Babu, “Design of Low Power FULLADDER using NG and NTG gates”, International Conference on Smart Structures and Systems (ICSSS), 2014, pp.81-85.
17. Venkat rao Ganjanaboyina, “Design Of 3 Bit Adder Using 6 Transistors In Mentor Graphics”, IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), 2019.
18. Mitsuo Fukuda, “Feasibility of Cascadable Plasmonic Full Adder”, vol.11, no.4, August 2019.
19. Sunwoo Heo, “Ternary full adder using multi-threshold voltage graphene barristers”, IEEE Electron Device Letters, vol.39, Iss.12, 2018.

AUTHORS PROFILE

Venkata Yashwanth Goduguluri, received his B.Tech degree from Vignans Engineering college, Vadlamudi and M.tech from Sathyabama University, Chennai. And have 7 years of teaching experience as an Assistant professor in Various engineering colleges, currently working in KKR&KSR Institute of Technology and Sciences, Vinjanampadu, Guntur(D.t). Totally 3 publications are there in various journals Areas of interests are VLSI, Signal Processing, and Wireless Communication.