An Isolated High Voltage Boost Current-Fed DC–DC Converter Based on 1:1 Transformer Multiplier Cells and ZVS Operation

Abdulhakeem Alsaleem 1,*, Faleh Alsakran 2 and Marcelo Godoy Simões 2,*

1 Department of Electrical Engineering, Qassim University, Qassim 51452, Saudi Arabia
2 Department of Electrical Engineering, Colorado School of Mines, Golden, CO 80401, USA;
  falskran@mines.edu
  * Correspondence: eng.hakeem@qec.edu.sa (A.A.); msimoes@mines.edu (M.G.S.)

Received: 11 December 2019; Accepted: 3 January 2020; Published: 6 January 2020

Abstract: This paper presents a high step up, current fed, interleaved, isolated DC–DC converter with voltage multipliers and ZVS (zero voltage switching). The converter provides zero voltage switching for all active switches and provides a high step up voltage gain that is suitable for very low voltage source applications, such as PV and other renewable sources. In addition, this converter allows the utilization of very low voltage stress switches and diodes. It reduces the current stress by interleaving the input current, and reduces the voltage stress by utilizing a half bridge based multiplier cell integrated configuration at the output voltage while providing high frequency galvanic isolation. The isolation is achieved through the use of 1:1 transformers which are easier to design, and the need for a high turns ratio is absent in this converter. The main theory of operation and the design guideline are presented, as is a laboratory prototype, all to validate the concept.

Keywords: DC–DC converter; transformer; ZVS

1. Introduction

Emerging renewable energy sources, such as solar PV and fuel cells, produce a very low DC voltage. Integrating them into the grid requires a converter with high voltage gain capability such as the system in Figure 1. The conventional boost converter cannot meet the required voltage gain unless there is a series connection for several input sources, and it also requires a galvanic isolation stage since it is not isolated.

In addition, these sources require a smooth input current to make maximal power tracking possible. To address these issues, several techniques have been proposed [1–3]. Some non-isolated topologies were proposed in [4–10] to provide a high voltage gain and reduce the voltage stress on switches and diodes. In [4], the high conversion ratio was achieved through a multi-winding coupled...
inductor that feeds two multiplier cells. The main switch in this converter is hard switched and the input current consists of high ripple. Papers [5–7] present converters with high voltages and low input current ripple, utilizing SEPIC based converters and integrating multiplier cells coupled to the second inductor. The main switch, however, is still hard switched and the required duty cycle for 380 V applications is still higher than 0.5. Converters from [8–10] produce high voltage gain and reduced stress on switches but still introduce high input current ripple. Converters from [11–13] have solved these issues by being high voltage gain with ZVS and low input ripple. These would be good candidates for an application where galvanic isolation is not required. In the case where galvanic isolation is required, high frequency isolated DC–DC converters become the viable choice. Current fed, isolated DC–DC converters are the favorite in this category due to their boosting capability and their low ripple input current; additionally, they utilize high-frequency transformers with a relatively simple structure [14–16]. In these topologies, the duty cycle is usually more than 0.5. In [14–16], boosting was achieved through a transformer with a turn’s ratio, and ZVS operation of the main switches was realized but the transformer’s turns ratio needed to be high for sufficient voltage gain. In addition, the high turn’s ratio will reflect on the voltage stress of the secondary side switches and diodes.

The authors of this paper propose an innovative, high voltage gain DC–DC converter using multiplier cells and 1:1 ratio transformers as seen in Figure 2. The benefits of the 1:1 ratio main transformer can be summarized as follows:

1. It allows the interleaved input legs to have a series-output or half-bridge configuration.
2. It cuts the required duty cycle in half, since the voltage is the sum of the two cells.
3. The 1:1 ratio minimizes the voltage stress on diodes 1 and 4.

![Proposed DC–DC converter topology.](image)

The auxiliary 1:1 transformer’s purpose is to construct a multiplier cell that charges capacitors CT and Co in a soft manner. The charging current will be limited by the leakage inductance of the transformer. The 1:1 ratio will help minimize the voltage stress on diodes d2, d3, d5, and d6. By adopting this configuration, a very high voltage can be produced by using very low rated components. In addition, since the two cells will share the duty cycle burden, both switching and conduction losses will be reduced with the reduction of the duty cycle. The next section details the theory of operation for the proposed converter. After that, the design equations and how this converter compares to other works in terms of voltage gain and switch voltage stress are presented. Experimental results from a 450 laboratory prototype are then presented, and an efficiency study is presented. Finally, a conclusion and considerations for future work are put forward.
2. Theory of Operation

The switching states of the converter and Kirchhoff’s voltage and current law (KVL and KCL) equations describing each switching state are described next.

A. First state; (t0–t1) S1 -> on S3 -> on S2 -> off S4 -> off:

In this case, Diodes 1, 3, and 5 are on, and Diodes 2, 4, and 6 are off. C1 is being charged by the main transformer, and Co1 is being charged by the main transformer, CT1, and the auxiliary transformer. On the other hand Capacitor CT2 is being charged by the main transformer, the auxiliary transformer, and C2. Capacitor Co2 is discharging the load as seen in Figure 3.

KVL equations during this state are:

\[ V_{L1} = V_{in} \]  
\[ V_{Lk1} = V_{C_{o1}} + V_{Clamp} - \frac{1}{n}(V_{C1}) \]  
\[ V_{L2} = V_{in} - V_{C_{o2}} - V_{clamp} \]  
\[ V_{Lk_{a-1}} = V_{C_{o1}} - \frac{1}{n_a}(V_{C_{o1}} - V_{CT1} - V_{C1}) \]  
\[ V_{Lk_{a-2}} = V_{clamp} - \frac{1}{n_a}(V_{CT2} - V_{C2} - V_{C1}) \]

where \( n_a \) is the turn’s ratio for the auxiliary transformers; and the KCL equations during this state are:

\[ I_{C_{o1}} = -I_{Lk_{a-1}} \]  
\[ I_{C_{o2}} = I_{L2} - I_{Lk1} \]  
\[ I_{C1} = \frac{1}{n}(I_{Lk1}) - \frac{1}{n_a}(I_{Lk_{a-1}} + I_{Lk_{a-2}}) \]  
\[ I_{CT1} = -\frac{1}{n_a}(I_{Lk_{a-1}}) \]  
\[ I_{CT2} = \frac{1}{n_a}(I_{Lk_{a-2}}) \]  
\[ I_{C_{o1}} = -\frac{1}{n_a}(I_{Lk_{a-1}}) - I_{o} \]
The current of Auxiliary Transformer 1 descends to zero and diode D3 turns off. Capacitors CS1 and clamp capacitor are charged and the capacitor CS2 continues to discharge in a decreasing manner. In other words, the capacitor continues discharging but at a slower rate as seen in Figure 4.

B. Second state; (t1–t2) S1 -> off S3 -> on S2 -> off S4 -> on:

In this case, S1 turns off and the main transformer current starts circulating through S3 and S4. The current of Auxiliary Transformer 1 descends to zero and diode D3 turns off. Capacitors CS1 and clamp capacitor are charged and the capacitor CS2 continues to discharge in a decreasing manner. In other words, the capacitor continues discharging but at a slower rate as seen in Figure 4.

![Second switching state diagram](image-url)

Figure 4. Second switching state.

The capacitor CT2 continues to be charged by C2, the main transformer, and the auxiliary transformer 2. KVL equations during this switching state are:

\[ V_{L1} = V_{in} - V_{CT1} - V_{clamp} \]  
\[ V_{Lk1} = -\frac{1}{n}(V_{C1}) \]  
\[ V_{L2} = V_{in} - V_{CT2} - V_{clamp} \]  
\[ V_{Lk-1} = 0 \]  
\[ V_{Lk-2} = V_{clamp} - \frac{1}{n_0}(V_{CT2} - V_{C2} - V_{C1}) \]

And the KCL during this switching state is:

\[ I_{C1} = I_{L1} + I_{Lk1} \]  
\[ I_{C2} = I_{L2} - I_{Lk1} \]  
\[ I_{C1} = \frac{1}{n}(I_{Lk1}) - \frac{1}{n_0}(I_{Lk-1}) \]  
\[ I_{CT1} = 0 \]  
\[ I_{CT2} = \frac{1}{n_0}(I_{Lk-2}) \]  
\[ I_{Co1} = I_{Co2} = -I_o \]
C. Third switching state; (t2–t3) S1 -> off S3 -> off S2 -> on S4 -> on:

When S3 turns off, the output of the capacitor of S3 starts charging and the capacitor of S2 starts discharging. When the capacitor of S2 is fully discharged, its body diode starts conducting providing a ZVS condition for switch S2 to be turned on at the end of this switching period.

D. Fourth Switching state; (t3–t4) S1 -> off S3 -> off S2 -> on S4 -> on:

In this case (Figure 5), Switch two is turned on. Diodes 2, 4, and 6 are on, and Diodes 1, 3, and 5 are off. C2 is being charged by the main transformer and Co2 is being charged by the main transformer, CT2, and the auxiliary transformer. On the other hand Capacitor CT1 is being charged by the main transformer, the auxiliary transformer, and C1. Capacitor Co1 is discharging on the load.

KVL equations during this state are:

\[ V_{L2} = V_{in} \]  \hspace{1cm} (24)  
\[ V_{lk1} = V_{Co1} + V_{Clamp} - \frac{1}{n}(V_{C2}) \]  \hspace{1cm} (25)  
\[ V_{L1} = V_{in} - V_{Co1} - V_{clamp} \]  \hspace{1cm} (26)  
\[ V_{lk2} = V_{C2} - \frac{1}{n_a}(V_{Co2} - V_{CT2} - V_{C2}) \]  \hspace{1cm} (27)  
\[ V_{lk1} = V_{clamp} - \frac{1}{n_a}(V_{CT1} - V_{C1} - V_{C2}) \]  \hspace{1cm} (28)

And KCL equations during this state are:

\[ I_{C2} = -I_{lk2} \]  \hspace{1cm} (29)  
\[ I_{C1} = I_{L1} - I_{lk1} \]  \hspace{1cm} (30)  
\[ I_{C2} = \frac{1}{n}(I_{lk1}) - \frac{1}{n_a}(I_{lk1} + I_{lk2}) \]  \hspace{1cm} (31)  
\[ I_{CT2} = -\frac{1}{n_a}(I_{lk2}) \]  \hspace{1cm} (32)  
\[ I_{CT1} = \frac{1}{n_a}(I_{lk1}) \]  \hspace{1cm} (33)  
\[ I_{Co2} = -\frac{1}{n_a}(I_{lk2}) - I_o \]  \hspace{1cm} (34)

Figure 5. Fourth switching state.
\[ I_{Co1} = -I_o \] (35)

CS2 is now being discharged into the auxiliary transformer multiplier cell, and the clamp capacitor and CS1 are completing their charging process from the previous state. After the capacitors are charged and in the same switching state, the clamp capacitor starts feeding the auxiliary transformer and CS1 starts discharging into the main transformer.

E. Fifth Switching state; (t4–t5) S1 -> off S3 -> on S2 -> off S4 -> on:

In this case (Figure 6), S2 turns off and the main transformer current starts circulating through S3 and S4. The current of the Auxiliary Transformer 2 descends to zero and diode D6 turns off. Capacitors CS2 and the clamp capacitor are charged, and the capacitor CS1 continues to discharge in decreasing order. Capacitor CT1 continues to be charged by C1, the main transformer, and Auxiliary Transformer 1. KVL equations during this switching state are:

\[ V_{L2} = V_{in} - V_{Cs2} - V_{clamp} \] (36)
\[ V_{lk1} = -\frac{1}{n}(V_{C2}) \] (37)
\[ V_{L1} = V_{in} - V_{Cs1} - V_{clamp} \] (38)
\[ V_{lk_{a-2}} = 0 \] (39)
\[ V_{lk_{a-1}} = V_{clamp} - \frac{1}{Hd}(V_{CT1} - V_{C1} - V_{C2}) \] (40)

And the KCL equations during this switching state is:

\[ I_{C2} = I_{L2} + I_{LK1} \] (41)
\[ I_{Cs1} = I_{L1} - I_{LK1} \] (42)
\[ I_{C2} = \frac{1}{n}(I_{LK1}) - \frac{1}{na}(I_{LK_{a-2}}) \] (43)
\[ I_{CT2} = 0 \] (44)
\[ I_{CT1} = \frac{1}{na}(I_{LK_{a-1}}) \] (45)
\[ I_{Co1} = I_{Co2} = -I_o \] (46)
F. Sixth switching state; (t5–t6) S1 -&gt; on S3 -&gt; on S2 -&gt; off S4 -&gt; off

When S4 turns off, the output of the capacitor of S4 starts charging and the capacitor of S1 starts discharging. When the capacitor of S1 is fully discharged, its body diode starts conducting providing a ZVS condition for switch S1 to be turned on at the end of this switching period. The waveforms that describe the operation of this converter are presented in Figure 7:

3. Voltage Gain and Design Equations

From the previous set of equations, the voltages of the capacitors and the currents of the inductors can be decided for the converter. In these following equations, the turns ratio of the main transformer and the auxiliary transformers is considered to be 1:1, and the leakage inductances lk-a1 and lk–a2 are considered to be very small, much smaller than the magnetizing inductances of their transformers, and

Figure 7. Waveforms of the converter over a complete cycle.

\[ V_{L2} = V_{L1} = V_{d} \]  

\[ V_{L2} = V_{L1} = V_{d} \times \frac{D}{1-D} \]
therefore their voltage drops are neglected for the purposes of designing equations for the capacitors and are considered equal to each other. From the $V$–sec balance on L1 and L2 we find:

$$V_{C1} = V_{C2} = V_{in} \tag{47}$$

$$V_{Clamp} = V_{in} \frac{D}{1-D} \tag{48}$$

Similarly, from the $V$–sec balance on Lk1 we find:

$$V_{C1} = 2V_{in} \frac{(D-2\delta)}{1-D} = V_{C2} \tag{49}$$

where $\delta$ is the period where the leakage current of the main transformer reaches zero. Since the voltage drop on the leakage of auxiliary transformers is negligible:

$$V_{CT1} = V_{CT2} = V_{C1} + V_{C2} + V_{Clamp} = \frac{V_{in}}{1-D}(4(D-2\delta) + D) \tag{50}$$

And the output capacitors voltage is equal to:

$$V_{Co1} = V_{Co2} = V_{CT1} + V_{C1} + V_{C3} = \frac{V_{in}}{1-D}(6(D-2\delta) + 1) \tag{51}$$

And the output voltage of the Converter is calculated as:

$$V_o = V_{Co1} + V_{Co2} = \frac{V_{in}}{1-D}(12(D-2\delta) + 2) \tag{52}$$

From the conservation of energy principle:

$$\frac{V_o}{V_{in}} = \frac{I_{in}}{I_o} = \frac{1}{1-D}(12(D-2\delta) + 2) \tag{53}$$

Since each input inductor shares half the current, the average current on each inductor is:

$$I_{L1} = I_{L2} = \frac{V_o}{R(1-D)}(6(D-2\delta) + 1) \tag{54}$$

And from the average current on D1:

$$\frac{1}{T} \left\{ \int_0^D l_{k1,dt} + \int_0^{0.5} l_{k1,dt} + \int_0^{0.5+\delta} l_{k1,dt} \right\} = 3 \frac{V_o}{R} \tag{55}$$

Solving this integration with respect to $\delta$ would lead to a long series of terms to be arranged and would finally lead to an equation defining $\delta$ as:

$$\delta^2 - \delta(D + 12Q) + \left( D(6Q - \frac{1}{4}) + \frac{D^2 + 2Q}{2} \right) = 0 \tag{56}$$

From which $\delta$ can be found and $Q$ is defined as:

$$Q = \frac{6L_{k1} f_{sw}}{R} \tag{57}$$

After finding $\delta$, the peak current of the leakage current can be found to be what follows:

$$I_{lk1,peak} = \frac{V_{in}}{1-D}(1 - 2(D - 2\delta)) \frac{D - \delta}{L_{k1} f_{sw}} \tag{58}$$
And the capacitor values based on the desired ripple percentage should be:

\[
C_{T_{1,2}} \geq \frac{1}{\Delta V_{CT} R_{fsw}} \frac{12(D - 2\delta) + 2}{4(D - 2\delta) + D}
\]  
(59)

\[
C_{o_{1,2}} \geq \frac{2(1 - D + \delta)}{\Delta V_{CT} R_{fsw}}
\]  
(60)

\[
C_{1,2} \geq \frac{6(D - 2\delta) + 1}{\Delta V_{CT} R_{fsw} (D - 2\delta)}
\]  
(61)

\[
C_{s_{1,2}} > \frac{24(D - 2\delta) + 4}{\Delta V_{CS} R_{fsw} (1 - D)}
\]  
(62)

For the design of the transformer, the area product method was used. To select a core size for the transformer, the following equation was used:

\[
Ap = Ae.Aw = \frac{V_{in}(0.5 + \delta)I_{lk1_{rms}}}{B_{max}J.K.f_{sw}}
\]  
(63)

where \( B_{max} \) is the maximum desired flux density in the core and \( J \) is the desired current density in the wires. From the Area product that is calculated here a proper core can be chosen if it has a higher area product that is calculated from the datasheet. After that, the number of turns can be calculated by:

\[
N_1 = N_2 = \frac{V_{in}(0.5 + \delta)}{2B_{max}Ae.f_{sw}}
\]  
(64)

The same approach was used for the auxiliary transformers where the area product for the core selection is:

\[
AP_a = Ae.Aw = \frac{V_{in}.D.I_{lk2_{rms}}}{B_{max}J.K.f_{sw}}
\]  
(65)

And the number of turns can be found as:

\[
N_{a1} = N_{a2} = \frac{V_{in}.D}{2B_{max}Ae.f_{sw}}
\]  
(66)

For the leakage inductor design, a gapped core with well-known effective permeability is chosen. Then the number of turns is calculated as:

\[
n = \sqrt{\frac{L_{le}}{\mu_e A_e}}
\]  
(67)

The next figure (Figure 8) shows the voltage gain compared to other referenced works and it shows that the voltage gain is much higher. It should also be noted that the considered voltage gain for the proposed converter is the practical voltage gain that takes into consideration the drop effect off the leakage inductance, while other converters’ voltage gains are the ideal ones.

The normalized switch to voltage ratio for the proposed converter compared to others is in Figure 9.

It can be seen that the normalized switch voltage ratio is much smaller than compared topologies, which allow for the utilization of lower-rated switches.
4. Experimental Results

A 450 W prototype was developed in the laboratory to validate the concept of this converter, and the parameters and components in Tables 1 and 2, respectively, were used.

| Parameter       | Value       |
|-----------------|-------------|
| Vin             | 37 V        |
| Vout            | 380 V       |
| Power           | 450 W       |
| Frequency       | 25 KHz      |

Table 2. Description of components.

| Component          | Description                                      |
|--------------------|--------------------------------------------------|
| Input inductors    | Coilcraft AGP4233-224ME, 220 µH                  |
| Main Transformers  | 1:1 ratio TDK E55/28/21 N87 material             |
| Auxiliary transformers | 1:1 ratio TDK E42/21/15 N87 material             |
| Leakage Inductor   | 22 µH ETD core 29 × 16 × 10 N87 gapped 11 turns |
| Capacitors         | 2 × 70 µF Kemet C4AQLBW5700A3LK                  |
| MOSFETs            | 100 V 3.9 m Ohm Infineon IPP039N10N5             |
| Diodes             | Infineon Schottky IDH08SG60C                     |

The first experiment was performed as a proof of concept to validate the analysis made in chapter two. Figure 10 shows the designed prototype and its layout. The current of the input inductors is measured through 2 LA 25NP sensors. The switches are being driven by FOD 3182 drivers with isolated floating supplies. In addition, each switch is equipped by an RC snubber to prevent over voltages from parasitic inductances at turn offs. The RC snubber consists of an 8.2 ohm resistor and

![Figure 8. Gain comparison for the proposed converter against other converters.](image)

![Figure 9. Switch voltage comparison for the proposed converter against others.](image)
a 10 nF capacitor and its layout is shown in Figure 11. The converter is operated first at 320 W and output voltage of 380 volts. The input voltage is 37 volts and the duty cycle 0.4.

Figure 10. Implementation of the proposed converter.

Figure 11. Snubber used in the prototype.

Figure 12a shows the current waveform of the main transformer I lk1 which is probed by a current probe that conforms to the analysis presented in chapter two. Figure 12b shows the two input inductors share the current equally and will effectively reduce the ripple of the input source. With the addition of capacitors at the input, combined with the interleaved structure, the source can achieve zero ripple.

Figure 12. (a) Current waveform of the main transformer. (b) Current waveform of the input inductors.
Figure 13 shows the active switch voltage when the output voltage is 380 volts, the duty cycle is 0.4, and the load is 320 W. It can be seen that the voltage stress on the switch is 60 volts which is much less than the one in [12] and [15] which would be 120 volts for the same output voltage level.

![Figure 13. Stress on Switch 1. It is the same for all switches.](image)

Figure 14 shows the switch currents under ZVS operation for the main and complementary switch under full load of 450 W. The other two switches have the same waveforms, only phase shifted 180 degrees.

![Figure 14. (a) Current waveform of Switch 1. (b) Current and voltage waveforms of Switch 1.](image)

Figure 15 shows the voltages and currents of all diodes in a single leg. The other diodes have the exact waveforms, only phase shifted 180 degrees.

Figure 16 shows the overall efficiency of the converter during these loading conditions. It can be seen that the converter maintains an efficiency of around 93% even at half load.

It can be seen that the waveforms conform to the analysis and it can be seen how Diode 1 collects all the leakages. These measurements were performed under a load of 450 Ohms and an output voltage of 380 volts.

The efficiency of the converter was found by measuring the input power and the output power at different loads. Figure 16 shows the overall efficiency of the converter during these loading conditions.

It can be seen that the converter maintains an efficiency of around 93% even at half load. The prototype from [14], for example, drops in efficiency from 93 to 90% at half load. In addition, prototype from [15] has a peak efficiency of 96% that drops to 89% at half load.
Figure 15. Currents of Diodes 1, 2, and 3.

It can be seen that the waveforms conform to the analysis and it can be seen how Diode 1 collects all the leakages. These measurements were performed under a load of 450 Ohms and an output voltage of 380 volts.

The efficiency of the converter was found by measuring the input power and the output power at different loads. Figure 16 shows the overall efficiency of the converter during these loading conditions.

Figure 16. Efficiency of the converter at 37 V input and different loading points.

After that, a power loss distribution study was performed under a 320 W load and an output voltage of 380 volts. The losses for different parts of the converter were calculated based on measured currents and datasheet parameters. The following power loss calculations were performed:

\[ P_D = I_{D_{ave}} \cdot V_{DF} \cdot D \]  \hspace{1cm} (68)
where VFD is the diode forward voltage that is given in the data sheet and RDS on is the on resistance of the switch found in the datasheet. RL1 and RL2 are the parasitic input inductor resistances. The power loss distribution is presented in Figure 17 and shows how losses are distributed in the converter. The transformers were built manually in the lab with a twisted pair of magnetic wires to reduce the skin effect and proximity effect. However, even though DC resistance can be measured, the effective resistance of the wires cannot be defined exactly under that switching frequency, and therefore the whole loss of the transformers was combined in the other section. The values of parasitic parameters were considered for the actual temperature and current during the calculation of losses.

![Power Loss Distribution](image)

**Figure 17.** Loss distribution of the proposed converter.

5. Conclusions

The converter showed the ability to boost the voltage around 11 times at only 0.4 duty cycle and using a transformer with only 1:1 ratio. The proposed converter also allowed us to use very low rated switches and still produce high voltages. The efficiency of the converter has been measured under different loading conditions for a given input voltage of 37 volts DC. Figure 15 shows different loading conditions and their efficiency for different conditions. The converter reached a maximum efficiency of 93.3% at 300 watts for a very high voltage boost ratio i.e., an outstanding improved performance when compared to traditional boost converters. The efficiency is well maintained even at light loading conditions, making possible to operate this converter topology for renewable energy low-voltage input of solar photovoltaics systems or fuel cells.

**Author Contributions:** Conceptualization, A.A., M.G.S.; methodology, A.A., M.G.S.; software, A.A.; validation, A.A., M.G.S., and F.A.; formal analysis, A.A.; investigation, A.A.; resources, A.A., M.G.S., and F.A.; data curation, A.A.; writing—original draft preparation, A.A.; writing—review and editing, A.A., M.G.S., and F.A.; visualization, A.A., M.G.S., and F.A.; supervision, M.G.S.; project administration, M.G.S.; funding acquisition, M.G.S. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.
References

1. Liu, H.; Hu, H.; Wu, H.; Xing, Y.; Batarseh, I. Overview of High-Step-Up Coupled-Inductor Boost Converters. *IEEE J. Emerg. Sel. Top. Power Electron.* 2016, 4, 689–704. [CrossRef]

2. Forouzesh, M.; Siwakoti, Y.P.; Gorji, S.A.; Blaabjerg, F.; Lehman, B. Step-Up DC–DC Converters: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications. *IEEE Trans. Power Electron.* 2017, 32, 9143–9178. [CrossRef]

3. Andrade, A.M.S.S.; Mattos, E.; Schuch, L.; Hey, H.L.; da Silva Martins, M.L. Synthesis and Comparative Analysis of Very High Step-Up DC–DC Converters Adopting Coupled-Inductor and Voltage Multiplier Cells. *IEEE Trans. Power Electron.* 2018, 33, 5880–5897. [CrossRef]

4. Hu, X.; Wang, J.; Li, L.; Li, Y. A Three-Winding Coupled-Inductor DC–DC Converter Topology with High Voltage Gain and Reduced Switch Stress. *IEEE Trans. Power Electron.* 2018, 33, 1453–1462. [CrossRef]

5. Saravanan, S.; Babu, N.R. Design and Development of Single Switch High Step-Up DC–DC Converter. *IEEE J. Emerg. Sel. Top. Power Electron.* 2018, 6, 855–863. [CrossRef]

6. Ardi, H.; Ajami, A.; Sabahi, M. A Novel High Step-Up DC–DC Converter with Continuous Input Current Integrating Coupled Inductor for Renewable Energy Applications. *IEEE Trans. Ind. Electron.* 2018, 65, 1306–1315. [CrossRef]

7. Moradpour, R.; Ardi, H.; Tavakoli, A. Design and Implementation of a New SEPIC-Based High Step-Up DC/DC Converter for Renewable Energy Applications. *IEEE Trans. Ind. Electron.* 2018, 65, 1290–1297. [CrossRef]

8. Gu, B.; Dominic, J.; Chen, B.; Zhang, L.; Lai, J. Hybrid Transformer ZVS/ZCS DC–DC Converter with Optimized Magnetics and Improved Power Devices Utilization for Photovoltaic Module Applications. *IEEE Trans. Power Electron.* 2015, 30, 2127–2136. [CrossRef]

9. Sathyan, S.; Suryawanshi, H.M.; Singh, B.; Chakraborty, C.; Verma, V.; Ballal, M.S. ZVS–ZCS High Voltage Gain Integrated Boost Converter for DC Microgrid. *IEEE Trans. Ind. Electron.* 2016, 63, 6898–6908. [CrossRef]

10. Li, C.; Wang, H. Coupled Inductor Based ZVS High Step-Up DC/DC Converter in Photovoltaic Applications. In Proceedings of the 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, USA, 26–30 March 2017; pp. 1298–1303.

11. Li, W.; Li, W.; Deng, Y.; He, X. Single-Stage Single-Phase High-Step-Up ZVT Boost Converter for Fuel-Cell Microgrid System. *IEEE Trans. Power Electron.* 2010, 25, 3057–3065.

12. Park, K.; Moon, G.; Youn, M. High Step-up Boost Converter Integrated with a Transformer-Assisted Auxiliary Circuit Employing Quasi-Resonant Operation. *IEEE Trans. Power Electron.* 2012, 27, 1974–1984. [CrossRef]

13. Forouzesh, M.; Shen, Y.; Yari, K.; Siwakoti, Y.P.; Blaabjerg, F. High-Efficiency High Step-Up DC–DC Converter with Dual Coupled Inductors for Grid-Connected Photovoltaic Systems. *IEEE Trans. Power Electron.* 2018, 33, 5967–5982. [CrossRef]

14. Rathore, A.K.; Bhat, A.K.S.; Oruganti, R. Analysis, Design and Experimental Results of Wide Range ZVS Active-Clamped L-I Type Current-Fed DC/DC Converter for Fuel Cells to Utility Interface. *IEEE Trans. Ind. Electron.* 2012, 59, 473–485. [CrossRef]

15. Dobakhshi, S.S.; Fathi, S.H.; Banaiemoqadam, A.; Moghani, J.S. A new current-fed high step-up quasi-resonant DC-DC converter with voltage quadrupler. In Proceedings of the 2016 7th Power Electronics and Drive Systems Technologies Conference (PEDSTC), Tehran, Iran, 16–18 February 2016; pp. 197–202.

16. Lu, Y.; Xing, Y.; Wu, H. A PWM Plus Phase-Shift Controlled Interleaved Isolated Boost Converter Based on Semiaactive Quadrupler Rectifier for High Step-Up Applications. *IEEE Trans. Ind. Electron.* 2016, 63, 4211–4221. [CrossRef]

© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).