PONAS: Progressive One-shot Neural Architecture Search for Very Efficient Deployment

Sian-Yao Huang and Wei-Ta Chu
National Cheng Kung University, Tainan, Taiwan
{P76084245, 10808027}@gs.ncku.edu.tw

Abstract. We achieve very efficient deep learning model deployment that designs neural network architectures to fit different hardware constraints. Given a constraint, most neural architecture search (NAS) methods either sample a set of sub-networks according to a pre-trained accuracy predictor, or adopt the evolutionary algorithm to evolve specialized networks from the supernet. Both approaches are time consuming. Here our key idea for very efficient deployment is, when searching the architecture space, constructing a table that stores the validation accuracy of all candidate blocks at all layers. For a stricter hardware constraint, the architecture of a specialized network can be very efficiently determined based on this table by picking the best candidate blocks that yield the least accuracy loss. To accomplish this idea, we propose Progressive One-shot Neural Architecture Search (PONAS) that combines advantages of progressive NAS and one-shot methods. In PONAS, we propose a two-stage training scheme, including the meta training stage and the fine-tuning stage, to make the search process efficient and stable. During search, we evaluate candidate blocks in different layers and construct the accuracy table that is to be used in deployment. Comprehensive experiments verify that PONAS is extremely flexible, and is able to find architecture of a specialized network in around 10 seconds. In ImageNet classification, 75.2% top-1 accuracy can be obtained, which is comparable with the state of the arts.

Keywords: Neural architecture search, progressive NAS, one-shot method, efficient deployment

1 Introduction

Deep neural networks have brought surprising advances in various research fields. Promising performance can be achieved if the networks are well designed and trained based on large amounts of data. However, designing good neural networks specific to a collection of constraints requires much domain knowledge, rich experience on model training and tuning, and a lot of time on trials and errors. Neural architecture search (NAS) is thus important and urgently-demanded to automate model design. Generally NAS methods can be categorized according to
three dimensions: search space, search strategy, and performance estimation strategy. There have been a dozen of studies proposed to search for neural architectures, especially for the task of image recognition. However, they are mostly time-consuming because of the intractable search space or expensive search strategy. Moreover, most of them are not scalable to various hardware constraints so that specialized networks should be determined and trained for each case.

Architecture searching is computationally expensive. For example, typical NAS methods based on reinforcement learning (RL) requires tens of GPU days. The recent RL-based NAS method, e.g., MnasNet, was estimated to require about 40K GPU hours for one specific network.

To reduce search efforts, differentiable NAS (DNAS) methods and one-shot NAS methods emerged recently. They both can be viewed as weight sharing approaches. Conceptually, DNAS models the search space as an architecture distribution described by architecture parameters. The architecture distribution is embodied by learning a supernet that is described by supernet weights. Architecture search and model training are tightly coupled. After the supernet is constructed, the optimal architectures are sampled from the trained distribution. However, the network sampled from the architecture distribution is only suitable to a specific hardware constraint. This makes DNAS less scalable. The FBNet is a differentiable NAS framework that largely speeds up searching for a specific network in 216 GPU hours. But if we need N different networks specific to N different constraints, 216 × N GPU hours are still needed.

In contrast to DNAS, one-shot NAS methods decouple model training from architecture search. A supernet, or once-for-all (OFA) network, is trained to flexibly support different sub-networks with different depths, widths, kernel sizes, and resolutions. Given hardware and/or latency constraints, a subset of sub-networks are sampled according to a pre-trained accuracy predictor, or are evolved through an evolutionary algorithm. However, training an accuracy predictor is still expensive (40 GPU hours mentioned in [3]). The time needed to execute the evolutionary algorithm is considerable, too.

We conclude two problems in previous weight sharing NAS approaches:

- High cost of supernet training: Training a supernet needs a lot of computation resource and search time.
- High cost of sub-network specialization: No matter DNAS or one-shot NAS, considerable time is needed to do network specialization.

In this work, we propose Progressive One-shot Neural Architecture Search (PONAS) that combines the advantages of progressive NAS and the one-shot method. Progressive NASs like and construct convolutional neural networks (CNNs) by stacking some predefined numbers of “cells”. The best structure of the cell is searched by progressively expanding blocks (operations). The determined best cell then acts as a “layer”. The structure of each layer, therefore, keeps the same. In the proposed PONAS, instead of searching the best cell, we search the best block for each layer progressively. In this way, structures of different layers may be different, and richer expressivity may be obtained. To tackle the first problem mentioned above, we propose a two-stage training scheme that
separates the searching process into the meta training stage and the fine-tuning stage to make the search process more efficient and stable.

In the progressive search process, we construct an accuracy table that stores validation accuracy of each candidate block in each layer. Given a hardware constraint, a specialized network can be evolved by the evolutionary algorithm. This evolution is extremely efficient because only simple table lookup is needed to estimate performance of any specialized network. In our experiment, architecture of a specialized network can be determined in around 10 seconds. This approach largely resolves the second problem mentioned above.

Notice that, in contrast to FBNet \[23\] where sub-networks are sampled from a supernet, we directly derive a network specific to the hardware constraint according to the information obtained during the search process of PONAS. This strategy enables us to get multiple specific networks very efficiently based on the accuracy table that only needs to be constructed once.

2 Related Works

Because the formulation of NAS is similar to reinforcement learning (RL), early NAS methods were firstly proposed based on it. However, such approaches are very computationally expensive. A variety of methods were thus proposed based on progressive learning or weight sharing to reduce computational cost. In the following, we only focus on related works on these two approaches.

2.1 Progressive Neural Architecture Search

Progressive NAS (PNAS) methods \[8\] \[16\] search the architecture space in a progressive way. A sequential model-based optimization (SMBO) strategy \[13\] is adopted to search for architectures in the order of increasing complexity, while a surrogate model is learnt simultaneously to guide the search. Starting from the first cell, all possible block structures are trained and evaluated. Each of them is then expanded by adding all possible blocks, which largely enlarges the search space. To reduce search time, a performance predictor is trained to evaluate all these extensions, and then only the top blocks are retained. According to \[16\], this approach is about 8 times faster than the RL-based method \[27\] in terms of total compute.

Inspired by PNAS, we also adopt the idea of progressive learning. But different from the SMBO strategy, we construct an accuracy table rather than building a surrogate model as a performance predictor.

2.2 Weight Sharing Neural Architecture Search

Many recent NAS approaches are conceptually based on weight sharing \[4\] \[17\] \[23\] \[6\] \[24\]. The main idea is constructing a supernet to represent the entire search space. Such methods can be generally divided into two categories: differentiable NAS and one-shot NAS.
Differentiable NAS \cite{23,4,17} views the search space as an architecture distribution described by architecture parameters. Architecture parameters are optimized when training a supernet. After supernet training, the optimal architectures are sampled from the trained distribution. Instead of searching over a discrete set of candidate architectures, Liu et al. \cite{17} relaxed the search space from discrete to continuous, and thus the gradient descent algorithm can be adopted to find the optimal architecture. Cai et al. \cite{4} binarized the architecture parameters and forced only one path to be active when training the supernet, which reduces the required GPU memory. Wu et al. \cite{23} used the Gumbel softmax technique \cite{14} to find the optimal distribution of architecture parameters.

One-shot NAS \cite{2,10,3,6} considers the trained supernet as an evaluator to predict performance of all sub-networks. After training a supernet, one-shot NAS can adopt random sampling, evolutionary algorithms, or reinforcement learning to derive multiple specific networks conforming to different constraints without retraining the supernet. Using the trained supernet as the performance evaluator, Guo et al. \cite{10} used an evolutionary algorithm to find the optimal architecture for the given constraint. Cai et al. \cite{3} sampled a set of sub-networks to train an accuracy predictor. This guides architecture search to get a specialized network. Chu et al. \cite{6} pointed out the problem of biased evaluation, which is prone to misjudgments of candidate architectures. They thus proposed to fairly train candidate blocks to get a supernet as a reliable performance evaluator.

3 Progressive One-Shot Neural Architecture Search

Progressive NAS \cite{8,16} adopted the SMBO strategy to search for the best structure of the cell by progressively expanding blocks (operations). Inspired by progressive search, the proposed PONAS also searches the architecture progressively, but PONAS directly searches for the best network layer by layer. More importantly, the accuracy table constructed in PONAS process facilitates efficient network specialization without a surrogate model for accuracy prediction.

3.1 Overview

Previous Network Specialization. Denote the weights of a supernet $A$ as $W_A$. Each sampled architecture $a$ inherits weights from $W_A$. Given a constraint $C$, previous one-shot NAS methods \cite{10,6} achieved network specialization by finding the best sub-network $a^*$ that yields the highest accuracy and fits the constraint $C$. That is,

$$a^* = \arg\max_{a \in A} ACC_{val}(W_A, a),$$

subject to $Cost(a^*) \leq C$, \hspace{1cm} (1)

where $ACC_{val}(W_A, a)$ is the validation accuracy yielded by the architecture $a$. The network deployment process mentioned in Eqn. (1) is time consuming because the validation accuracy of sub-networks $a$’s should be calculated case by case.
The Proposed Process. Instead of calculating validation accuracy in each deployment, we propose to build an accuracy table when constructing the supernet. With this table, very efficient network deployment can be achieved because only simple table lookup is needed.

Denote the weights of the $l$-th layer as $W^{(l)}$, and the $i$-th candidate block in the $l$-th layer as $B^{(l)}_i$. A candidate block is a set of settings of operations, which may include different kernel sizes, expansion settings, and so on. When constructing the supernet, we would like to find the architecture as a stack of blocks that yields the highest accuracy. For the $l$-th layer, the best block is determined by

$$i^* = \arg\max_{i=1,2,...,I} ACC_{val}(W_{\hat{A}^{(l)}}, a_{B^{(l)}_i}),$$

where $\hat{A}^{(l)}$ is a supernet containing all candidate blocks in the $l$-th layer, while containing the default block in all other layers (details will be given in Sec. 3.2). The term $a_{B^{(l)}_i}$ is a sub-network taking the block $B^{(l)}_i$ in the $l$-th layer, which is sampled from $\hat{A}^{(l)}$. The term $I$ is the total number of candidate blocks in a layer. By finding the best blocks $B^{(1)}_{i^*}$, $B^{(2)}_{i^*}$, ..., $B^{(L)}_{i^*}$ in layers 1 to $L$ progressively, we can stack them to construct the supernet, denoted as $[B^{(1)}_{i^*} \rightarrow B^{(2)}_{i^*} \rightarrow \cdots \rightarrow B^{(L)}_{i^*}]$.

When finding the best architecture of the supernet, we simultaneously construct the accuracy table $T$ that stores the validation accuracy of all candidate blocks at all layers:

$$T[l,i] = ACC_{val}(W_{\hat{A}^{(l)}}, a_{B^{(l)}_i}), \quad l = 1, ..., L; \quad i = 1, ..., I.$$  

(3)

Given a constraint $C$, we can get the specific network $a^*$ that maximizes the accuracy and fits the constraint $C$ by checking the accuracy values stored in $T$.

$$\mathcal{I}^* = \arg\max_{i \in \mathcal{I}} T(l,i),$$

$$\text{s.t.} \quad \text{Cost}(a_{\mathcal{I}^*}) \leq C,$$

(4)

where $\mathcal{I}$ is the set of indices of candidate blocks in all layers. The meaning of Eqn. (4) is that we want to find the best sequence of blocks $\mathcal{I}^* = (i^{(1)}, i^{(2)}, ..., i^{(L)})$ among all combinations such that the architecture $a_{\mathcal{I}^*}$ yields the highest accuracy and fits the constraint $C$ simultaneously. The term $i^{(j)}$ denotes the index of the candidate block $B^{(j)}_{i^{(j)}}$ at the $j$-th layer.

The main difference between Eqn. (4) and Eqn. (1) is that we do not need to calculate or estimate validation accuracy on the fly, but just need to look at the accuracy table. We adopt the genetic algorithm to find the best sequence among all combinations. Because only table lookup is needed, finding the best sub-network architecture usually can be done in 10 seconds.

In this work, the setting of the architecture search space is inspired by [4]. The backbone of candidate block is mobile inverted bottleneck convolution (MB-Conv) [20] with kernel sizes \{3,5,7\} and expansion \{3,6\} in depthwise convolution. The squeeze-and-excite [12] module is considered to be employed or not
to expand the search space. Therefore, we have \( I = 3 \times 2 \times 2 = 12 \) types of candidate blocks for each layer. The number of layers to be constructed is set to \( L = 19 \). Accordingly, our search space has a size of \( 12^{19} \) in total. Particularly, the macro-architecture of the search space is illustrated in Table 1.

### Table 1. Macro-architecture of the search space. MBConv E1 3 \times 3 denotes MBConv with kernel size 3 and expansion 1. "Repeat" denotes the number of layers repeat with the corresponding settings.

| Input shape | Block | Output channel | Repeat | Stride |
|-------------|-------|----------------|--------|--------|
| 224 \times 3 | Conv 3 \times 3 | 32 | 1 | 2 |
| 112 \times 32 | MBConv E1 3 \times 3 | 16 | 1 | 1 |
| 112 \times 16 | Candidate Block | 32 | 1 | 2 |
| 56 \times 32 | Candidate Block | 32 | 1 | 1 |
| 56 \times 32 | Candidate Block | 40 | 1 | 2 |
| 28 \times 40 | Candidate Block | 40 | 3 | 1 |
| 28 \times 40 | Candidate Block | 80 | 1 | 2 |
| 14 \times 80 | Candidate Block | 96 | 4 | 1 |
| 14 \times 96 | Candidate Block | 96 | 3 | 1 |
| 14 \times 96 | Candidate Block | 192 | 1 | 2 |
| 7 \times 128 | Candidate Block | 320 | 4 | 1 |
| 7 \times 320 | Candidate Block | 1280 | 1 | 1 |
| 7 \times 1280 | Avg pool 7 \times 7 | - | 1 | 1 |
| 1280 | Fully Connected | 1000 | 1 | - |

### 3.2 Two-stage Training

Weight sharing approaches like [23][10][6][17] and our approach mentioned in Sec. 3.1 need to construct a generic network (supernet), and then sub-networks are sampled or derived from it to conform to constraints. However, training a supernet needs a lot of computation resource and search time. In [23], for example, constructing the supernet needs to consider all combinations of candidate blocks in the search space, as illustrated in the left of Fig. 1(a). This makes the structure of the supernet quite complex and thus much resource is required. Some recent works [21][5] use the super kernel to encode all candidate blocks into one block, and search the best distribution of architecture parameters to get the best sub-network. But these approaches give rise to the coupling problem mentioned in [10].

To reduce the cost of training a supernet, we propose a two-stage training scheme. This training scheme is compatible to be integrated with other weight sharing NASs. The first stage of this scheme is called *meta training stage*, and the second stage is called *fine-tuning stage*.

In the meta training stage, we construct a meta network which is the *largest network* in the search space. In each layer of the so-called largest network, only the candidate block with the largest convolution kernel, expansion, and enabled squeeze-and-excite module is used, i.e., kernel size = 7, expansion = 6, with squeeze-and-excite module enabled. Let \( B_G \) denote the largest block in the following. Fig.1(a) illustrates the difference between a supernet and the proposed meta network. The meta network is a single path consisting of the concatena-
Fig. 1. (a) The main difference between a supernet and the proposed meta network is that the former consists of multiple paths of blocks, and the later is single-path. (b) Our two-stage training scheme. In the meta training stage, we only train meta network which is constructed by the largest candidate block. In the fine-tuning stage, we progressively fine-tune the meta network to construct the accuracy table.

**Training the meta network** acts as finding good initialization parameters based on the largest block. To further elaborate the network, we propose to progressively fine-tune the meta network by finding the best block for each layer. Instead of constructing the entire supernet as the left of Fig. 1(a), we only replace $B_G$ of one layer by 12 candidate blocks each time to construct the supernet $\hat{A}(l)$. For example, to fine-tune the first layer, the default block $B_G$ is replaced by candidate blocks ($B_1, B_2, ..., B_{12}$), and the 2nd layer to the 19th layer keep using the default block $B_G$ (with the parameters discovered in the meta learning stage) to construct $\hat{A}(1)$. The supernet $\hat{A}(1)$ is fine-tuned based on the training data with strict fairness [6], respectively. Let $[B_i \rightarrow B_G \rightarrow \cdots \rightarrow B_G]$ denote the specific network from $\hat{A}(1)$ where the block in the first layer is $B_i$, followed by $B_G$’s. The validation accuracy of each specific network is evaluated and stored in the accuracy table $T[1:12]$, which will play an important role in network specialization described later.

Assume that when $B_G$ replaced by the candidate block $B^{(1)}_i \in \{B_1, B_2, ..., B_{12}\}$, the specific network yields the highest validation accuracy. This network is denoted as $[B^{(1)}_i \rightarrow B^{(2)}_G \rightarrow \cdots \rightarrow B^{(19)}_G]$. When we try to fine-tune the second layer, parameters of the supernet $\hat{A}(2)$, $[B^{(1)}_i \rightarrow B^{(2)}_1 \rightarrow \cdots \rightarrow B^{(19)}_G]$,
\[ B_1^{(1)} \to B_2^{(2)} \to \cdots \to B_G^{(19)} \], ..., \[ B_1^{(1)} \to B_{12}^{(2)} \to \cdots \to B_G^{(19)} \], are updated based on the training data. In the same way, the validation accuracy of each specific network from \( A^{(2)} \) is evaluated and stored in the accuracy table \( T[2, 1 : 12] \).

We progressively find the best candidate block for each layer, and store all validation accuracy values in the accuracy table \( T \). The progressive fine-tuning process is illustrated in Fig. 1(b). After fine-tuning all layers, we finally get the network \( [B_1^{(1)} \to B_2^{(2)} \to \cdots \to B_G^{(19)}] \) and the accuracy table \( T \).

The parameters of “smaller” candidate blocks \( (B_1, B_2, ..., B_{12}) \) are initialized by the parameter of the largest block \( B_G \). Fig. 1(b) illustrates how we crop parameters of the largest block \( B_G \) to get the parameters of all smaller blocks. With such initialization, we just need to fine-tune for a few epochs rather than lots of epochs from random initialization. This idea is similar to progressive shrinking mentioned in [5].

### 3.3 Network Specialization in the Accuracy Loss Domain

Given a constraint, previous one-shot methods derived a specific network based on the evolutionary algorithm [10], [3]. These methods flexibly support different constraints and only need to train the supernet once. However, the evolutionary method proposed in Guo et al. [10] required much time in measuring validation accuracy of the population, and the method proposed in Cai et al. [3] needed to train an accuracy predictor to measure validation accuracy of 16K sub-networks.

In our work, we employ the accuracy table \( T \) as the performance evaluator in the network specialization process.

A problem from Eqn. (4) arises when comparing with the validation accuracy of candidate blocks in different layers. Candidate blocks in different layers are not directly comparable because different levels of information islearnt. Therefore, we argue that they should be compared in a domain commonly for different layers. Chu et al. [6] pointed out that “different choice blocks of the same layer learn similar feature maps on the corresponding channel”. Inspired by this observation, we propose to represent performance of each candidate block as the accuracy loss from the best block at the corresponding layer. For example, let \( t_1^{(1)}, t_2^{(1)}, ..., t_{12}^{(1)} \) be the validation accuracy (evaluated in the training process and stored in the accuracy table \( T \)) of the candidate blocks \( B_1^{(1)}, B_2^{(1)}, ..., B_{12}^{(1)} \) at the \( l \)-th layer, and let \( t_i^{(l)} \) denote the best accuracy yielded by \( B_i^{(l)} \), the accuracy loss is calculated as \( \Delta t^{(l)} = (t_1^{(l)} - t_i^{(l)}; t_2^{(l)} - t_i^{(l)}; ..., t_{12}^{(l)} - t_i^{(l)}) = (\Delta t_1^{(l)}; \Delta t_2^{(l)}; ..., \Delta t_{12}^{(l)}) \). In this way, we calculate \( \Delta t^{(1)}, ..., \Delta t^{(19)} \), and transform the performance of candidate blocks in different layers into the accuracy loss domain.

We then can construct the accuracy loss table \( T_{d}[l, : ] = [\Delta t^{(1)}; \Delta t^{(2)}; \cdots; \Delta t^{(L)}] \). Based on \( T_d \), we make an assumption that the accuracy loss of candidate blocks can quantify importance of candidate blocks in different layers. With the accuracy loss table \( T_d \), we can reformulate Eqn. (4) as

\[
T^* = \arg\min_{i \in I} T_d(l, i),
\]

\[
\text{s.t. } \text{Cost}(a_{T^*}) \leq C.
\]

(5)
Fig. 2. The Maximum accuracy losses in different layers. We argue that they can be the indicators to decide the block to be replaced first.

Fig. 2 shows the largest accuracy losses $\max_i(t_i^{(j)})$ at different layers. As can be seen, different layers learn different information and yield varied accuracy losses. For the layer with smaller accuracy loss, performances of different candidate blocks in this layer are similar. Therefore, when we do network specialization, we prefer to replace $B_G$ by other smaller blocks so that less resource is needed but the validation accuracy just decreases slightly.

The optimization problem mentioned in Eqn. (5) is solved by the genetic algorithm. We represent an architecture sampled from the supernet as a chromosome of length 19. A chromosome $(g^{(1)}, g^{(2)}, ..., g^{(19)})$ denotes the block indices of the sub-network constituted by $(B_{g^{(1)}}, B_{g^{(2)}}, ..., B_{g^{(19)}})$. We randomly initialize 20 chromosomes in the first population. The cost of each chromosome is calculated based on the accuracy loss table $T_d$, i.e., $\sum_{l=1}^{19} T_d(l, g^{(l)})$. The top 10 chromosomes that yields the least accuracy loss are selected and grouped into 5 pairs, which are viewed as parent chromosomes. For each pair, a position from 1 to 19 (length of a chromosome) is randomly selected for the crossover operation. Five pairs of children are generated after crossover. For each of this child chromosome, the index of each position may randomly mutate to another index with probability 0.1. After crossover and mutation, the resultant chromosome is checked if it fits the constraint $C$. If not, another crossover or mutation operation will be conducted to make new chromosomes. In this work, the same evolution process iterates for 1,000 generations, and the best chromosome in the whole process is picked to represent the architecture of the desired specialized network.

4 Experiments

4.1 Experimental Settings

Datasets. We perform all experiments based on the ImageNet dataset [7]. Same as the settings in previous works [6][10][4][22], we randomly sample 50,000 images
(50 images for each class) from the training set as our validation set, and the rest is kept as our training set. The original validation set is taken as our test set to measure the final performance of each model.

**Training Hyperparameters.** We train the meta-network for 50 epochs using batch size 256 and adopt the stochastic gradient descent optimizer with a momentum of 0.9 and weight decay of $4 \times 10^{-5}$, based on data with standard augmentation (random resizing, cropping, and flipping). We set the initial learning rate to be 0.1, and decay 10x at 20 and 40 epochs. For the fine-tuning stage of PONAS, we follow the same strategy as that for meta training. But we only fine tune each layer for 3 epochs and set the initial learning rate to be 0.001 without any decay setting.

After determining the architecture of a specific network that conforms to the given constraint, we train the specific network using the standard SGD optimizer with Nesterov momentum 0.9 and weight decay $4e^{-5}$. The initial learning rate is 0.045, and we use the cosine scheduler \cite{18} for learning rate decay. We use 4 NVIDIA GTX 1080Ti GPUs for training.

### 4.2 ImageNet Classification

Three specific models, named as PONAS-A, PONAS-B, and PONAS-C, are specialized from the supernet according to the accuracy loss table to meet different requirements. It is worth noting again that we only need to search the accuracy loss table and require very little deploy time for finding specific networks. The result is shown in Table 2. As can be seen, the proposed PONAS requires similar search time to the most recent weight sharing approaches \cite{6} \cite{4} \cite{23}. However, thanks to the design of the accuracy loss table, we achieve the one-shot property \cite{10} \cite{6} \cite{3}, and the time for deploy can be almost ignored. Overall, the top-1 accuracies are 74.67%, 74.95%, and 75.2% for PONAS-A, -B, and -C, respectively, which are quite comparable with the state of the arts (FairNAS \cite{6}).

Fig. 3 shows architectures of PONAS-A, PONAS-B, and PONAS-C. Notice that the three models tend to choose high expansion rates and large kernel at more important layers (the layers with larger accuracy losses, see Fig. 2), which tends to improve performance. On the other hand, to reduce computational complexity, the three models tend to choose the block with small expansion rate at less important layers.

Fig. 4 shows the evolution curves of finding architectures of three specific models, PONAS-A, PONAS-B, and PONAS-C. Thanks to the accuracy table, we can evolve more generations to get the network with lower accuracy loss.

### 4.3 Ablation Studies

**Efficiency of Two-stage Training.** For fair comparison of the proposed two-stage training and FairNAS \cite{6}, which directly trained the entire supernet from random initialization with strict fairness, we train both methods for 50 epochs
Table 2. ImageNet classification performance comparison with the SOTA models.

| Model                | Search method | Search space | Search dataset | Deploy GPU hours | Deploy GPU hours | Params (M) | FLOPs (M) | Top-1 acc (%) |
|----------------------|---------------|--------------|----------------|------------------|------------------|------------|-----------|--------------|
| MobileNetV2          | manual        | -            | -              | -                | -                | 3.4        | 300       | 74.9         |
| MobileNetV2(1.4X)    | manual        | -            | -              | -                | -                | 6.9        | 585       | 74.7         |
| ShuffleNetV2(1.5X)   | manual        | -            | -              | -                | -                | 3.5        | 299       | 72.6         |
| PNASNet              | SMBO          | Cell         | CIFAR-10       | -                | -                | 5.1        | 588       | 74.2         |
| DPP-Net-Panacea      | SMBO          | Cell         | CIFAR-10       | -                | -                | 4.8        | 523       | 74.02        |
| DARTS [17]           | gradient      | Cell         | CIFAR-10       | 96               | N                | 4.7        | 574       | 73.3         |
| FBNet-A              | gradient      | layer        | ImageNet       | 216              | 216V             | 4.3        | 249       | 73.0         |
| FBNet-B              | gradient      | layer        | ImageNet       | 216              | 216V             | 4.5        | 295       | 74.1         |
| FBNet-C              | gradient      | layer        | ImageNet       | 216              | 216V             | 5.5        | 375       | 74.9         |
| SinglePath NAS       | gradient      | layer        | ImageNet       | 30               | 30V              | 4.3        | 365       | 75.0         |
| SinglePath OneShot   | evolution     | layer        | ImageNet       | 288              | 24V              | -          | 328       | 74.7         |
| OFA w/ PS [8]        | evolution     | layer        | ImageNet       | 1200             | 40               | -          | 230       | 76.00        |
| ProxylessNAS-R       | RL            | layer        | ImageNet       | 200              | 200V             | 4.1        | 320       | 74.6         |
| MnasNet-A1           | RL            | stage        | ImageNet       | 40K              | 40K              | 3.9        | 312       | 75.2         |
| MnasNet-A2           | RL            | stage        | ImageNet       | 40K              | 40K              | 4.8        | 340       | 75.6         |
| MobileNetV3-Large    | RL            | stage        | ImageNet       | 40K              | -                | 5.4        | 219       | 75.2         |
| MobileNetV3-Small    | RL            | stage        | ImageNet       | 40K              | -                | 2.9        | 66        | 67.4         |
| FairNas-A            | RL            | layer        | ImageNet       | 240              | 48               | 4.4        | 321       | 74.69        |
| FairNas-B            | RL            | layer        | ImageNet       | 240              | 48               | 4.5        | 345       | 75.10        |
| FairNas-C            | RL            | layer        | ImageNet       | 240              | 48               | 4.6        | 388       | 75.34        |
| PONAS-A              | evolution     | layer        | ImageNet       | 210              | ~ 0              | 5.1        | 326       | 74.07        |
| PONAS-B              | evolution     | layer        | ImageNet       | 210              | ~ 0              | 5.1        | 349       | 74.95        |
| PONAS-C              | evolution     | layer        | ImageNet       | 210              | ~ 0              | 5.6        | 376       | 75.2         |

Fig. 3. Architectures of PONAS-A, -B, -C from top to down. “MBE3” and “MBE6” denote the mobile inverted bottleneck convolution layers with expansion ratios 3 and 6, respectively. “KX” denotes the kernel size of X. “se” denotes whether the squeeze-and-excite [12] module is used. The orange blocks are predefined blocks before searching.
and set the initial learning rate as 0.1, and decay 10x at 20 and 40 epochs. For two-stage training, we train 30 epochs for the meta training stage and another 20 epochs for the fine-tuning stage. Instead of progressively fine-tuning each layer mentioned in Sec. 3.2, we fine-tune the entire supernet for fair comparison with FairNAS. The reason to compare with FairNAS is that we both train the supernet with the strict fairness property [6].

Fig. 5(a) shows the relationship between top-1 validation accuracy and training epochs. Basically both methods get increasing accuracy as the number of training epoch increases. For the proposed two-stage training, the validation accuracy drops at the beginning of the fine-tuning stage but rises gradually after a few epochs. After 50 epochs, the proposed two-stage training reaches up to 69%, which is 1% higher than FairNAS. Fig. 5(b) shows comparison in terms of total GPU hours required for training a supernet. In the meta training stage, the two-stage training scheme is 1.35 times faster than because of the simple architecture of the meta network.

Analysis of the Accuracy Loss Domain. We purposely sample six different architectures, train six specialized networks from scratch, and then evaluate them. Fig. 6 shows the relationship between an architecture’s accuracy loss (from the table $T_d$) and the real validation accuracy. We see that these two factors positively correlated. Inspired by [25], we adopt the Kendall rank correlation coefficient [15] to measure the correlation. According to the values in Fig. 6, the Kendall’s $\tau$ value is $\tau = 0.733$. This means the architecture with less predicted accuracy loss really yields higher validation accuracy, and verifies the assumption we made in Sec. 3.3.

Importance of Different Layers. To verify the assumption that the accuracy loss of candidate blocks can quantify importance of candidate blocks in different layers, we specialize three models from the supernet. First, for each layer of the supernet, we purposely replace the block with one candidate block that yields the
Fig. 5. Comparison between the two-stage training and FairNAS \cite{6}. The black dash line denotes the beginning of the fine-tuning stage in two-stage training. (a) The evolution of validation accuracies of two methods. (b) The total time required to train the supernets in the manners based on two-stage training and random initialization used in FairNAS. We denote FairNAS with the symbol “∗” because these results are based on our re-implementation.

Table 3. Impact of different layers on performance. The network most importance achieves the highest accuracy with the least FLOPs.

| Model                  | FLOPs(M) | Top-1 accuracy (%) |
|------------------------|----------|--------------------|
| worst                  | 279      | 73.4               |
| worst+least importance | 305      | 73.8               |
| worst+most importance  | 295      | 73.9               |

largest accuracy loss. This model is called the worst specific network. Second, we then purposely replace the block in the least important layer of the worst specific network with the best candidate block in that layer to construct the network called worst+least importance. Third, we also replace the block in the most important layer of the worst specific network with the best candidate block in that layer, and obtain a new specific network called worst+most importance. For fair comparison, we actually replace the two least important layers in worst+least importance to achieve similar FLOPs with worst+most importance.

We train the three models for 150 epochs under the same setting in Sec. 4.1 and show the result in Table 3. As expected, the worst specific network obtains the worst performance. When the worst network is transformed to worst+least importance, top-1 accuracy boosts to 73.8%. When the worst network is transformed to worst+most importance, the highest accuracy (73.9%) with less FLOPs can be obtained. The differences on accuracy and FLOPs show the impact of importance of different layers. Fig. 7 shows the evolution of top-1 validation
accuracy of these networks. The \textit{worst+most importance} model has higher convergence speed than other networks.

In summary, using better blocks at more important layers is more efficient than that at less important layers. From both Table 3 and Fig. 2 we found that layers with different numbers of channels for input and output have larger accuracy loss and are more impactful to final performance. This observation shows that the \textit{accuracy loss of candidate blocks can quantify importance of candidate blocks in different layers}.

\section{5 Conclusion}

We present a progressive one-shot neural architecture search method which searches the best block in each layer progressively to construct the supernet. When constructing the supernet, we also build a table called \textit{accuracy table} to store the validation accuracy of each candidate block in each layer. By transforming the accuracy table into the accuracy loss domain, candidate blocks in different layers are comparable, and importance of different layers can be measured. Given a constraint, we can simply check the accuracy table to see performance of various specialized architectures and find a specific architecture in around 10 seconds. This is much more efficient than previous one-shot NAS. To speed up and stabilize supernet training, we propose a two-stage training approach, including the meta training stage and the fine-tuning stage. We demonstrate that two-stage training is more stable and converges faster than previous approaches that train the supernet from random initialization. In the evaluation, we show that the proposed PONAS can achieve the state-of-the-art performance with very low-cost deployment.
References

1. Baker, B., Gupta, O., Naik, N., Raskar, R.: Designing neural network architectures using reinforcement learning. In: Proceedings of International Conference on Learning Representations (2017)
2. Bender, G., Kindermans, P.J., Zoph, B., Vasudevan, V., Le, Q.: Understanding and simplifying one-shot architecture search. In: Dy, J., Krause, A. (eds.) Proceedings of the 35th International Conference on Machine Learning. Proceedings of Machine Learning Research, vol. 80, pp. 550–559. PMLR, Stockholmsmssan, Stockholm Sweden (10–15 Jul 2018)
3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once for all: Train one network and specialize it for efficient deployment. In: Proceedings of International Conference on Learning Representations (2020)
4. Cai, H., Zhu, L., Han, S.: ProxylessNAS: Direct neural architecture search on target task and hardware. In: Proceedings of International Conference on Learning Representations (2019)
5. Chen, S., Chen, Y., Yan, S., Feng, J.: Efficient differentiable neural architecture search with meta kernels (2019)
6. Chu, X., Zhang, B., Xu, R., Li, J.: Fairnas: Rethinking evaluation fairness of weight sharing neural architecture search. arXiv preprint arXiv:1907.01845 (2019)
7. Deng, J., Dong, W., Socher, R., Li, L.J., Li, K., Fei-Fei, L.: ImageNet: A Large-Scale Hierarchical Image Database. In: CVPR09 (2009)
8. Dong, J.D., Cheng, A.C., Juan, D.C., Wei, W., Sun, M.: Dpp-net: Device-aware progressive search for pareto-optimal neural architectures. In: Proceedings of European Conference on Computer Vision (2018)
9. Elsken, T., Metzen, J.H., Hutter, F.: Neural architecture search: A survey. Journal of Machine Learning Research 20 (2019)
10. Guo, Z., Zhang, X., Mu, H., Heng, W., Liu, Z., Wei, Y., Sun, J.: Single path one-shot neural architecture search with uniform sampling. arXiv:1904.00420 (2019)
11. Howard, A., Sandler, M., Chu, G., Chen, L.C., Chen, B., Tan, M., Wang, W., Zhu, Y., Pang, R., Vasudevan, V., Le, Q.V., Adam, H.: Searching for mobilenetv3. In: The IEEE International Conference on Computer Vision (ICCV) (October 2019)
12. Hu, J., Shen, L., Sun, G.: Squeeze-and-excitation networks (2018)
13. Hutter, F., Hoos, H.H., Leyton-Brown, K.: Sequential model-based optimization for general algorithm configuration. In: Proceedings of International Conference on Learning and Intelligent Optimization. pp. 507–523 (2011)
14. Jang, E., Gu, S., Poole, B.: Categorical reparameterization with gumbel-softmax (2016)
15. KENDALL, M.G.: A NEW MEASURE OF RANK CORRELATION. Biometrika 30(1-2), 81–93 (06 1938). https://doi.org/10.1093/biomet/30.1-2.81, https://doi.org/10.1093/biomet/30.1-2.81
16. Liu, C., Zoph, B., Neumann, M., Shlens, J., Hua, W., Li, L.J., Fei-Fei, L., Yuille, A., Huang, J., Murphy, K.: Progressive neural architecture search. In: Proceedings of European Conference on Computer Vision (2018)
17. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. In: Proceedings of International Conference on Learning Representation (2019)
18. Loshchilov, I., Hutter, F.: Sgdr: Stochastic gradient descent with warm restarts (2016)
19. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines for efficient cnn architecture design. In: The European Conference on Computer Vision (ECCV) (September 2018)
20. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: Inverted residuals and linear bottlenecks. In: The IEEE Conference on Computer Vision and Pattern Recognition (CVPR) (June 2018)
21. Stamoulis, D., Ding, R., Wang, D., Lymberopoulos, D., Priyantha, B., Liu, J., Marculescu, D.: Single-path nas: Designing hardware-efficient convnets in less than 4 hours (2019)
22. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le, Q.V.: Mnasnet: Platform-aware neural architecture search for mobile. In: Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (2019)
23. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y., Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neural architecture search. In: Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (2019)
24. Yan, S., Fang, B., Zhang, F., Zheng, Y., Zeng, X., Zhang, M., Xu, H.: Hm-nas: Efficient neural architecture search via hierarchical masking. In: The IEEE International Conference on Computer Vision (ICCV) Workshops (Oct 2019)
25. Yu, K., Sciuto, C., Jaggi, M., Musat, C., Salzmann, M.: Evaluating the search phase of neural architecture search (2019)
26. Zoph, B., Le, Q.V.: Neural architecture search with reinforcement learning. In: Proceedings of International Conference on Learning Representations (2017)
27. Zoph, B., Vasudevan, V., Shlens, J., Le, Q.V.: Learning transferable architectures for scalable image recognition. In: Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (2018)