Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications

HAN CAI∗, JI LIN∗, YUJUN LIN∗, ZHIJIAN LIU∗, HAOTIAN TANG∗, HANRUI WANG∗, LIGENG ZHU∗, and SONG HAN, Massachusetts Institute of Technology, USA

Deep neural networks (DNNs) have achieved unprecedented success in the field of artificial intelligence (AI), including computer vision, natural language processing and speech recognition. However, their superior performance comes at the considerable cost of computational complexity, which greatly hinders their applications in many resource-constrained devices, such as mobile phones and Internet of Things (IoT) devices. Therefore, methods and techniques that are able to lift the efficiency bottleneck while preserving the high accuracy of DNNs are in great demand in order to enable numerous edge AI applications. This paper provides an overview of efficient deep learning methods, systems and applications. We start from introducing popular model compression methods, including pruning, factorization, quantization as well as compact model design. To reduce the large design cost of these manual solutions, we discuss the AutoML framework for each of them, such as neural architecture search (NAS) and automated pruning and quantization. We then cover efficient on-device training to enable user customization based on the local data on mobile devices. Apart from general acceleration techniques, we also showcase several task-specific accelerations for point cloud, video and natural language processing by exploiting their spatial sparsity and temporal/token redundancy. Finally, to support all these algorithmic advancements, we introduce the efficient deep learning system design from both software and hardware perspectives.

CCS Concepts: • Computing methodologies → Machine learning; Natural language processing; Computer vision; • Hardware → Reconfigurable logic and FPGAs; • Computer systems organization → Neural networks; Parallel architectures.

Additional Key Words and Phrases: Efficient Deep Learning, TinyML, Model Compression, AutoML, Neural Architecture Search

ACM Reference Format:
Han Cai, Ji Lin, Yujun Lin, Zhijian Liu, Haotian Tang, Hanrui Wang, Ligeng Zhu, and Song Han. 2021. Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications. ACM Trans. Des. Autom. Electron. Syst. 27, 3, Article 20 (November 2021), 50 pages. https://doi.org/10.1145/3486618

1 Introduction

Deep neural networks (DNNs) have revolutionized the field of artificial intelligence (AI) and have delivered impressive performance in computer vision [118, 155, 263], natural language processing [22, 71, 271, 291] and speech recognition [69, 122, 328]. They can be applied in various real-world
scenarios, such as mobile phones [131, 217, 329], self-driving cars [5, 20, 59, 194] and smart hospitals [116, 183, 338]. However, their superior performance comes at the cost of high computational complexity. For instance, the state-of-the-art machine translation model [291] requires more than 10G multiply-and-accumulates (MACs) to process a sentence of only 30 words; the popular LiDAR perception model [56] needs more than 2000G MACs per second (i.e., 10 frames).

Such a high computational cost is far beyond the capabilities of most mobile devices, ranging from the vehicles to the mobile phones and the Internet of Things (IoT) devices, since their hardware resources are tightly constrained by the form factor, battery and heat dissipation. These computation workloads, however, cannot be delegated to the cloud server as they can be very sensitive to the latency (e.g., autonomous driving) and/or privacy (e.g., healthcare) [199, 360]. Therefore, efficient deep learning is in great demand in order to lift the roadblock for mobile AI applications.

To accelerate the neural network inference, researchers have proposed a variety of model compression techniques, including pruning [115, 121, 195], low-rank factorization [149, 332, 352] and quantization [62, 114, 133]. Besides building upon existing large models, researchers have also explored designing efficient neural networks directly from scratch, including MobileNets [125, 250], ShuffleNets [202, 351] and SqueezeNets [202, 351]. These solutions usually require considerable human efforts since there are a bunch of knobs that need to be tuned jointly to achieve the optimal performance: e.g., the pruning ratio and the quantization bitwidth of each layer. To this end, there have been many explorations to use automated machine learning (AutoML) to provide push-the-button solutions to free the human from the time-consuming design process, such as neural architecture search (NAS) [29, 106, 187, 277, 366], automated pruning [120, 196, 336] and automated quantization [299, 300, 306]. However, the benefit of AutoML does not come for free as it will increase the carbon footprints significantly: e.g., Evolved Transformer [264] produces the lifetime carbon dioxide emissions of five U.S. cars (in Figure 2). To achieve green and sustainable AI, researchers have proposed to efficiently search efficient neural architectures [25, 296], which can achieve the same level of accuracy while reducing the carbon footprints by orders of magnitudes.

Besides the inference, neural network training can be very expensive as well, which hinders the on-device training and, consequently, the user customization on the mobile devices. To tackle this, researchers have proposed various memory-efficient training algorithms, such as gradient checkpointing [44], activation pruning [65] and low-bit quantization [356]. In most use cases, the mobile model only needs to be finetuned a little bit on the local user data to provide the specialization. Hence, another stream of research attempts to improve the efficiency of transfer...
learning [26, 214]. Lately, researchers have also introduced the federated learning [151] to aggregate the users’ trained models without compromising the privacy.

Apart from general accelerations that can be applied to any task in principle, there have been extensive investigations in domain-specific accelerations. In this paper, we will focus on point cloud processing, video understanding and natural language processing because they are widely used in mobile applications, such as autonomous driving and mobile vision/NLP. On the one hand, they are much more computationally expensive than conventional 2D vision due to their large memory footprint. On the other hand, they also provide unique opportunities for acceleration by exploiting and removing the spatial and temporal redundancies: spatial redundancy (point clouds), temporal redundancy (videos), and token-level redundancy (natural languages).

Not all algorithmic improvements, however, can be translated into the measured acceleration on hardware. For instance, sparse and low-bit computations (which are introduced by fine-grained pruning and quantization) are not natively supported by the general-purpose inference library (e.g., cuDNN [52]) as well as hardware (e.g., CPUs, GPUs). This gap has been gradually bridged by recent efforts on designing specialized software systems [43, 72, 137, 138] and hardware systems [4, 48, 113, 219, 258, 298, 353]. The specialized software systems explore intra and inter operation parallelism inside the neural network, and optimize the computation graph and memory scheduling, via heuristic rules and even learning-based methods. The specialized hardware systems directly support the sparsity of the pruned networks and mixed-precision quantization from the hardware architecture level. The specialization of software and hardware systems opens up a new design space orthogonal to the algorithm space, which can be further exploited to unlock the unfulfilled potentials of specialization. Researchers thus have explored diverse co-design solutions, such as automatically assigning the computation resource on various platforms for NN models [140, 144, 211, 212], automatically sizing the hardware architecture [335, 366], and even jointly searching the neural network and accelerator design including connectivity between processing elements and loop scheduling [181].

There are many existing surveys related to model compression [50, 54, 68], automated machine learning [78, 119, 317], efficient hardware architecture design [272], and optimizations for specific tasks [283]. This paper aims to cover a wider spectrum of methods and applications for efficient deep learning: from manual to automated, from new primitives/operations design to design space exploration, from training to inference, from algorithm to hardware, and from general-purpose to application-specific optimizations. We believe that this survey paper will provide a more holistic view of this field.

The remainder of the paper will be structured as follows (Figure 1):

- Section 2 discusses various model compression methods, including pruning, low-rank factorization, quantization, knowledge distillation and compact model design.
Section 3 studies AutoML frameworks for model compression and neural architecture search.

Section 4 describes efficient on-device training (general/transfer learning techniques).

Section 5 studies application-specific acceleration for point clouds, videos and languages.

Section 6 introduces the efficient software/hardware design for deep learning.

2 Model Compression

2.1 Parameter Pruning

Deep neural networks are usually over-parameterized. Pruning removes the redundant elements in neural networks to reduce the model size and computation cost (Figure 3).

Granularity. Pruning can be performed at different granularities:

- **Fine-grained pruning** removes individual elements from the weight tensor. Early approaches include Optimal Brain Damage [163] and Optimal Brain Surgeon [117], which reduce the number of connections based on the Hessian of the loss function. Han et al. [115] propose a three-step method, train-prune-retrain, to prune the redundant connections in a deep neural network. It reduces the number of parameters of AlexNet by a factor of 9×, and VGG-16 by 13×, with no loss of accuracy. Srinivas et al. [265] propose a data-free pruning method to remove the redundant neurons. In fine-grained pruning, the set of weights to be pruned can be chosen arbitrarily, it can achieve a very high compression ratio on CNN [115], RNN [92], LSTM [112] and Transformers [51] without hurting accuracy.

- **Pattern-based pruning** is a special kind of fine-grained pruning which has better hardware acceleration with compiler optimization [203, 216, 279]. It assigns a fixed set of masks to each 3×3 kernel. The number of the masks is usually limited (4-6) to ensure hardware efficiency. Despite the intra-kernel fine-grained pruning pattern, pattern-based pruning can be accelerated with compiler optimization by reordering the computation loops, reducing the control-flow overhead.

- **Coarse-grained pruning** removes a regular tensor block for better hardware efficiency. Depending on the block size, entire vectors, kernels [216], or channels [121, 171, 213, 315] are removed. Coarse-grained pruning like channel pruning can bring direct hardware acceleration on GPUs using standard deep learning libraries, but it usually comes at noticeable accuracy drop compared with fine-grained sparsity [171]. Pruning using a smaller granularity usually brings smaller accuracy drop at the same compression rate.

Hardware Acceleration. Regular pruning schemes are more hardware-friendly, making it easier for inference acceleration on existing hardware like GPUs, while more irregular pruning schemes better preserve the accuracy at the same compression rate. With specialized hardware accelerators [48, 49, 112, 113, 341, 348] and compiler-based optimization techniques [203, 216], it is also possible to gain a considerable acceleration speed for more irregular pruning methods.
Importance Criteria. After choosing a pruning granularity, determining which weights to be pruned is also essential to the pruned models’ performance. There have been several importance criteria heuristics to estimate the importance of each weight after the model is trained; the less important weights are pruned according to the criteria. The most straight-forward heuristic is based on the magnitude: i.e., absolute weight values $|w|$ [109, 115], where the weights of larger magnitude are considered as more important. It also extends to coarse-grained pruning like channel pruning, where the norm of tensor $|W|_2$ is used as the criterion. Other criteria include second-order derivatives (the Hessian of the loss function) [117, 163], loss-approximating Taylor expansion [213], and output sensitivity [79]. Recently, Frankle and Carbin propose Lottery Ticket Hypothesis [86] to find a sparse sub-network within the dense, randomly-initialized deep networks before training, which can be trained to achieve the same accuracy. Experiments show that the method can find sparse sub-networks with less than 10-20% of weights while reaching the same level of accuracy on MNIST [162] and CIFAR [154]. It is later scaled up to larger-scale setting (e.g., ResNet-50 and Inception-v3 on ImageNet), where the sparse sub-network can be found at the early phase of training [87] instead of initialization.

Training Methods. Directly removing the weights in a deep neural network will significantly hurt the accuracy at a large compression ratio. Therefore, some training/fine-tuning is needed to recover the performance loss. Fine-tuning can be done after pruning to recover the performance drop [121]. It can be extended to iterative pruning [114, 115], where multiple iterations of pruning and fine-tuning are performed to further boost the accuracy. To avoid incorrect pruning of weights, dynamic pruning [105] incorporates connection splicing into the whole process and make it as a continual network maintenance. Runtime pruning [178] chooses the pruning ratio according to each input sample, assigning a more aggressive pruning strategy for easier samples to achieve a better accuracy-computation trade-off. Another implementation trains compact DNNs using sparsity constraints. The sparsity constraints are usually implemented using $L_0$, $L_1$, or $L_2$-norm regularization applied to the weights, which are added to the training loss for joint optimization. Han et al. [115] apply $L_1/L_2$ regularization to each individual weight during training. Lebedev et al. [161] apply group sparsity constraints on convolutional filters to achieve structured sparsity.

2.2 Low-Rank Factorization

Low-rank factorization uses matrix/tensor decomposition to reduce the complexity of convolutional or fully-connected layers in deep neural networks. The idea of using low-rank filters to accelerate convolution has been long investigated in signal processing area.

The most widely used decomposition is Truncated Singular Value Decomposition (SVD) [94], which is effective for accelerating fully-connected layers [70, 93, 332]. Given a fully-connected layer with weight $W \in \mathbb{R}^{m \times k}$, the SVD is defined as $W = USV^T$, where $U \in \mathbb{R}^{m \times m}$, $S \in \mathbb{R}^{m \times k}$, $V \in \mathbb{R}^{k \times k}$. $S$ is a diagonal matrix with the singular values on the diagonal. If the weight falls in a low-rank structure, it can be approximated by keeping only $t$ largest entries of $S$, where $t \ll \min(m, k)$. The computation $Wx$ can be reduced from $O(mk)$ to $O(mt + tk)$ for each sample.

For 4D convolutional weights, Jaderberg et al. [134] propose to factorize $k \times k$ kernels into $1 \times k$ and $k \times 1$ kernels, which is also adopted in Inception-V3 design [274]. Zhang et al. [352] propose to factorize a convolution weight of $n \times c \times k \times k$ into $n' \times c \times k \times k$ and $n \times n' \times 1 \times 1$, where $n' \ll n$. Canonical Polyadic (CP) decomposition can be used to decompose higher dimensional kernels like convolutional weights [160]. It computes a low-rank CP-decomposition of the 4D convolution kernel tensor into a sum of a small number of rank-one tensors. At inference time, the original convolution is replaced with a sequence of four convolutional layers with smaller kernels.
Kim et al. [149] use Tucker Decomposition (the higher order extension of SVD) to factorize the convolutional kernels, getting higher compression ratio compared to using SVD.

2.3 Quantization

Network quantization compresses the network by reducing the bits per weight required to represent the deep network (Figure 4). The quantized network can have a faster inference speed with hardware support.

**Rounding Schemes.** To quantize a full-precision weight (32-bit floating-point value) to lower precision, rounding is used to map the floating-point value into one of the quantization buckets.

- Early explorations [95, 109, 320] apply $k$-means clustering to find the shared weights for each layer of a trained network: i.e., all the weights that fall into the same cluster will share the same weight. Specifically, when partitioning $n$ original weights $W = \{w_1, w_2, ..., w_n\}$ into $k$ clusters $C = \{c_1, c_2, ..., c_k\}$, $n > k$, we minimize the within-cluster sum of squares (WCSS):

$$\min_{C} \sum_{i=1}^{k} \sum_{w \in c_i} |w - c_i|^2.$$  

(1)

This can be combined with pruning and Huffman coding to perform model compression [109], which can compress the model size of VGG-16 by 49× with no loss of accuracy.

- Linear/uniform quantization [133] directly rounds the floating-point value into the nearest quantized values after range truncation, and the gradient is propagated using STE approximation [18]. Suppose the clipping range is $[a, b]$, and the number of quantization levels is $n$, the forward of quantizing floating-point value $x$ into quantized value $q$ is:

$$q = \text{round}\left(\frac{\text{clamp}(x, a, b) - a}{s(a, b, n)}\right)s(a, b, n) + a,$$

(2)

where $\text{clamp}(x, a, b) = \min(\max(x, a), b)$ and $s(a, b, n) = (b - a)/(n - 1)$. The back-propagation gradient is approximated by $\partial L/\partial q = \partial L/\partial x$. For relatively high-bit quantization (e.g., 8), $a$ and $b$ can be set as the minimum and maximum value of the weight tensor. It is also beneficial to choose the optimal $a, b$ values that reach the minimum Kullback-Leibler divergence between the floating-point weights and quantization weights. Apart from using the truncation values, some work [356] uses activation function such as tanh to map the range of the weights into $[-1, 1]$, making it easier for quantization.

**Bit-Precision.** We can trade-off the model size and accuracy by using different bit-precisions. A lower bit-precision can lead to a smaller model size, but it may come at the cost of accuracy drop. Full-precision networks use FP32 for both weights and activations. Half-precision networks use FP16 to reduce the model size by half. INT8 quantization for both weights and activations [133] is widely used for integer-arithmetic-only inference, which can be accelerated on CPUs and GPUs.

Lower precision models include Ternary Weight Networks [167], where the weights are quantized to $\{-1, 0, +1\}$ or $\{-E, 0, +E\}$ (where $E$ is the mean absolute weight value). Trained Ternary Quantization [358] uses two learnable full-precision scaling coefficients $W^p_l$ and $W^p_n$ for each layer $l$ and quantizes the weights to $\{-W^p_l, 0, +W^p_l\}$. The extreme case for low-bit quantization is binary weight neural networks (e.g., BinaryConnect [61], BinaryNet [62], XNOR [241]), where weights are represented with only 1 bit. The binary weights/activations are usually learned directly during
network training. BinaryConnect [61] discusses both deterministic binarization:

\[
    w_b = \text{sign}(w) = \begin{cases} 
    +1 & \text{if } x \geq 0, \\
    -1 & \text{otherwise},
\end{cases}
\]  

(3)

and stochastic binarization:

\[
    w_b = \begin{cases} 
    +1 & \text{with probability } p = \sigma(w), \\
    -1 & \text{with probability } 1 - p.
\end{cases}
\]  

(4)

where \(\sigma\) is the “hard sigmoid” function:

\[
    \sigma(x) = \max\left(0, \min\left(1, \frac{x + 1}{2}\right)\right).
\]  

(5)

Quantization Schemes. For quantization of higher precisions (e.g., INT8), it is possible to perform post-training quantization, where the weights and activations are quantized after the full-precision model training. The quantization range for activations is determined by computing the distribution on training set. Applying post-training INT8 quantization usually leads to minor or no loss of accuracy. Recent work [14] also studies the post-training quantization of INT4 models.

Quantization-aware training can reduce the quantization accuracy loss by emulating inference-time quantization during training [133]. The forward pass during training is consistent with testing time, which helps the on-device deployment. During training, the “fake quantization operator” is injected into the convolutional layers, and the batch normalization [132] layers are folded.

Both post-training quantization and quantization-aware training require the access to the training data to get a good quantization performance, which is not always feasible on some privacy-sensitive applications. Data-free quantization aims to reduce the bit-precisions with no access to the training data. Nagel et al. [215] propose to perform INT8 quantization in a data-free manner equalizing the weight ranges in the network. ZeroQ [30] optimizes for a Distilled Dataset to match the statistics of batch normalization across different layers of the network for data-free quantization.

2.4 Knowledge Distillation

Knowledge distillation (KD) [23, 123] can transfer the “dark knowledge” learned in a large model (denoted as the teacher) to a smaller model (denoted as the student) to improve the performance of the smaller one. The small model is either a compressed model or a shallower/narrower model. Bucilua et al. [23] achieve the goal by training the student network to match output logits; Hinton et al. [123] introduce the idea of temperature in the softmax output and trained the student to mimic the softened distribution of the teacher model’s softmax output. KD shows promising results in various image classification tasks despite the simple implementation.

Apart from the final output, intermediate activations also contain useful information. FitNet [245] trains the student to mimic the full feature map of the teacher model through regression. Attention Transfer (AT) [345] transfers the attention map of the activation from teacher to student, which is the summation of the feature map across channel dimension. Both methods require the intermediate activation to share the same spatial resolution, which limits the choice of the student model.

KD-based method is also applicable to other applications beyond classification, including object detection [39], semantic segmentation [192], language modeling [251] and image synthesis [172].

2.5 Manual Neural Architecture Design

Besides compressing an existing deep neural network, another widely adopted approach to improving efficiency is to design new neural network architectures. A CNN model typically consists of
Table 1. Summarized results of manually-designed CNN architectures on the ImageNet dataset.

| Architecture       | #Params (M) | #MACs (M) | Top-1 Accuracy (%) | Top-5 Accuracy (%) |
|--------------------|-------------|-----------|--------------------|--------------------|
| AlexNet [155]      | 60          | 720       | 57.2               | 80.3               |
| GoogleNet [273]    | 6.8         | 1550      | 69.8               | 89.5               |
| VGG-16 [263]       | 138         | 15300     | 71.5               | –                  |
| ResNet-50 [118]    | 25.5        | 4100      | 76.1               | 92.9               |
| SqueezeNet [130]   | 1.2         | 1700      | 57.4               | 80.5               |
| MobileNetV1 [125]  | 4.2         | 569       | 70.6               | 89.5               |
| MobileNetV2 [250]  | 3.4         | 300       | 72.0               | –                  |
| MobileNetV2-1.4 [250] | 6.9     | 585       | 74.7               | –                  |
| ShuffleNetV1-1.5× [351] | 3.4   | 292       | 71.5               | –                  |
| ShuffleNetV2-1.5× [202] | 3.5   | 299       | 72.6               | –                  |
| ShuffleNetV2-2× [202] | 7.4   | 591       | 74.9               | –                  |

Table 1. Summarized results of manually-designed CNN architectures on the ImageNet dataset.

convolution layers, pooling layers, and fully-connected layers, where most of the computation comes from convolution layers. For example, in ResNet-50 [118], more than 99% multiply-accumulate operations (MACs) are from convolution layers. Therefore, designing efficient convolution layers is the core of building efficient CNN architectures. There are three widely used efficient convolution layers including 1×1/pointwise convolution, group convolution, and depthwise convolution:

- **1×1 Convolution.** 1×1 convolution (also called pointwise convolution) is a special kind of standard convolution layer, where the kernel size K is 1. Replacing a K × K standard convolution layer with a 1×1 convolution layer will reduce #MACs and #Params by K² times. In practice, as the 1×1 convolution itself cannot aggregate spatial information, it is combined with other convolution layers to form CNN architectures. For example, 1×1 convolution is usually used to reduce/increase the channel dimension of the feature map in CNN.

- **Group Convolution.** Different from 1×1 convolution that reduces the cost by decreasing the kernel size dimension, group convolution reduces the cost by decreasing the channel dimension. Specifically, the input feature map is split into G groups along the channel dimension. Each group is then fed to a standard K × K convolution of size (Oc/G) × (Ic/G) × K × K. Finally, the outputs are concatenated along the channel dimension. Compared to a standard K × K convolution, #MACs and #Params are reduced by G times in a group convolution.

- **Depthwise Convolution.** The number of groups G is an adjustable hyperparameter in group convolutions. A larger G leads to lower computational cost and fewer parameters. An extreme case is that G equals the number of input channels Ic. In that case, the group convolution layer is called a depthwise convolution. While the computational cost of a depthwise convolution is lower than a group/normal convolution, its modeling capacity is lower than the group/normal convolution. In practice, depthwise convolution is usually used for edge devices (e.g., mobile), while group/normal convolution is usually used for cloud devices (e.g., GPU).

Based on these efficient convolution layers, there are three representative manually design efficient CNN architectures, including SqueezeNet [130], MobileNets [125, 250], and ShuffleNets [202, 351].

- **SqueezeNet.** SqueezeNet [130] targets extremely compact model sizes for mobile applications. It has only 1.2 million parameters but achieves an accuracy similar to AlexNet (Table 1). SqueezeNet has 26 convolution layers and no fully-connected layer. The last feature map goes through a global average pooling and forms a 1000-dimension vector to feed the softmax layer. SqueezeNet has eight Fire modules. Each fire module contains a squeeze layer with 1×1 convolution and a
pair of $1 \times 1$ and $3 \times 3$ convolutions. SqueezeNet achieves a top-1 accuracy of 57.4% and a top-5 accuracy of 80.5% on ImageNet [67].

- **MobileNets.** MobileNetV1 [125] is based on a building block called *depthwise separable convolution*, which consists of a $3 \times 3$ depthwise convolution layer and a $1 \times 1$ convolution layer. The input image first goes through a $3 \times 3$ standard convolution layer with stride 2, then 13 depthwise separable convolution blocks. Finally, the feature map goes through a global average pooling and forms a 1280-dimension vector fed to the final fully-connected layer with 1000 output units. With 569M MACs and 4.2M parameters, MobileNetV1 achieves 70.6% top-1 accuracy on ImageNet (Table 1). MobileNetV2 [250], an improved version of MobileNetV1, also uses $3 \times 3$ depthwise convolution and $1 \times 1$ convolution to compose its building blocks. Unlike MobileNetV1, the building block in MobileNetV2 has three layers, including a $3 \times 3$ depthwise convolution layer and two $1 \times 1$ convolution layers. The intuition is that the capacity of depthwise convolution is much lower than the standard convolution, thus more channels are needed to improve its capacity. From the cost perspective, the #MACs and #Params of a depthwise convolution only grow linearly (rather than quadratically like standard convolution) as the number of channels increases. Thus, even having a large channel number, the cost of a depthwise convolution layer is still moderate. Therefore, in MobileNetV2, the input feature map first goes through a $1 \times 1$ convolution to increase the channel dimension by a factor called *expand ratio*. Then the expanded feature map is fed to a $3 \times 3$ depthwise convolution, followed by another $1 \times 1$ convolution to reduce the channel dimension back to the original value. This structure is called *inverted bottleneck* and the block is called *mobile inverted bottleneck block*. Besides the mobile inverted bottleneck block, MobileNetV2 has another two improvements over MobileNetV1. First, MobileNetV2 has skip connections for blocks in which the stride is 1. Second, the activation function of the last $1 \times 1$ convolution in each block is removed. Combining these improvements, MobileNetV2 achieves 72.0% top-1 accuracy on ImageNet with only 300M MACs and 3.4M parameters (Table 1).

- **ShuffleNets.** ShuffleNetV1 also utilizes $3 \times 3$ depthwise convolution rather than standard convolution in its building blocks, similar to MobileNets. Besides, ShuffleNetV1 introduces two new operations, pointwise group convolution and channel shuffle. The pointwise group convolution’s motivation is to reduce the computational cost of $1 \times 1$ convolution layers. However, it has a side effect: a group cannot see information from other groups. This will significantly hurt accuracy. The channel shuffle operation is thus introduced to address this side effect by exchanging feature maps between different groups. After shuffling, each group will contain information from all groups. On ImageNet, ShuffleNetV1 achieves 71.5% top-1 accuracy with 292M MACs (Table 1). Following a similar idea, in ShuffleNetV2, the input feature map is divided into two groups at the beginning of each building block to reduce the computational cost. One group goes through the convolution branch that consists of a $3 \times 3$ depthwise convolution layer and two $1 \times 1$ convolution layers. The other group goes through a skip connection when the stride is 1 and goes through a $3 \times 3$ depthwise separable convolution when the stride is 2. The outputs are concatenated along the channel dimension, followed by a channel shuffle operation to exchange information between groups. With 299M MACs, ShuffleNetV2 achieves 72.6% top-1 accuracy on ImageNet (Table 1).

### 2.6 Future Directions

Most of the existing work studies model compression using hardware-unrelated metrics like MACs or model size, or using direct metrics like latency given a pre-defined hardware/software system. There could be a large potential on co-designing the model compression scheme and compiler optimization or hardware design. On the other hand, model compression usually starts from a pre-defined/pre-trained deep network, and compresses it for a more efficient deployment. The compression space is largely based on the pre-defined network architecture. Therefore, if the
network is not originally designed for a specific edge hardware (e.g., deploy ResNets on mobile phones), compression may not be able to close the huge gap compared to other efficient network designs like MobileNets. In such cases, designing a new network architecture from scratch could bring larger efficiency improvement. We will discuss more about automatic network architecture design with Neural Architecture Search (NAS) in the next section.

3 Automated Compression and Neural Architecture Search

The success of the aforementioned model compression strategies and efficient neural network architectures relies on hand-crafted heuristics that require domain experts to explore the large design space, trading off among model size, latency, energy, and accuracy. This is time-consuming and sub-optimal. In this section, we describe automated methods for tackling this challenge.

3.1 Automated Model Compression

Model compression methods can improve the efficiency of the deployed models. However, the performance of model compression is largely affected by the hyperparameters. For example, different layers in deep networks have different capacities and sensitivities (e.g., the first layer in CNN is usually very sensitive to pruning). Therefore, we should apply different pruning ratios for different layers of the network to achieve the optimal performance. The design space is so large that human heuristic is usually sub-optimal, and manual model compression is time-consuming. To this end, automated model compression is proposed to find good compression policy without human effort.

Automated Pruning. Conventional model pruning techniques rely on hand-crafted features and require domain experts to explore the large design space trading off among model size, speed, and accuracy, which is usually sub-optimal and time-consuming. AutoML for Model Compression (AMC) [120] leverages reinforcement learning to efficiently sample the design space and find the optimal pruning policy for a given network. The reward is calculated as a function of accuracy and FLOP. AMC outperforms manually tuned compression baselines like Han et al. [111] in a fully automated manner. A recent work MetaPruning [196] first trains a PruningNet, a kind of meta network, which is able to generate weight parameters for any pruned structure given the target network, and then uses it to search for the best pruning policy under different constraints. The meta network can be used to directly measure the compression accuracy without fine-tuning.

Automated Quantization. Mixed-precision quantization also requires extensive effort deciding the optimal bit-width for each layer to achieve the best accuracy-performance trade-off. Hardware-Aware Automated Quantization (HAQ) [299] is proposed to automate the process. HAQ leverages the reinforcement learning to automatically determine the quantization policy. Compared with conventional methods, HAQ is fully automated and can specialize the quantization policy for different neural network architectures and hardware architectures. Done et al. [74] propose a second-order quantization method Hessian AWare Quantization (HAWQ) for mixed precision quantization. HAWQ allows for the automatic selection of the relative quantization precision of each layer, based on the layer’s Hessian spectrum. It also shows superior performance when applied to large language models [258].

3.2 Automated Neural Architecture Design

Neural Architecture Search (NAS) refers to automatic methods for neural network architecture design. In the conventional NAS formulation [366], designing neural network architectures is modeled as a sequence generation problem, where an auto-regressive RNN controller is introduced to generate neural network architectures. This RNN controller is trained by repeatedly sampling
neural network architectures, evaluating the sampled neural network architectures, and updating the controller based on the feedback.

To find a good neural network architecture in the vast search space, this process typically requires to train and evaluate tens of thousands of neural networks (e.g., 12,800 in Zoph et al. [367]) on the target task, leading to prohibitive computational cost ($10^4$ GPU hours). To address this challenge, many techniques are proposed that try to improve different components of NAS, including search space, search algorithm, and performance evaluation strategy.

**Search Space.** All NAS methods need a pre-defined search space that contains basic network elements and how they connect with each other. For example, the typical basic elements of CNN models consist of (1) convolutions [243, 367]: standard convolution (1×1, 3×3, 5×5), asymmetric convolution (1×3 and 3×1, 1×7 and 7×1), depthwise-separable convolution (3×3, 5×5), dilated convolution (3×3); (2) poolings: average pooling (3×3), max pooling (3×3); (3) activation functions [240]. Then these basic elements are stacked sequentially [12] with identity connections [366]. The full network-level search space grows exponentially as the network deepens. When the depth is 20, this search space contains more than $10^{36}$ different neural network architectures [367].

Instead of directly searching on such an exponentially large space, restricting the search space is a very effective approach for search acceleration. Specifically, researchers propose to search for basic building cells (Figure 5 (b)) that can be stacked to construct neural networks, rather than the entire neural network architecture [355, 367]. As such, the architecture complexity is independent of the network depth, and the learned cells are transferable across different datasets. It enables NAS to search on a small proxy dataset (e.g., CIFAR-10), and then transfer to another large-scale dataset (e.g., ImageNet) by adapting the number of cells. This proxy-based approach greatly reduces the search cost. However, it usually provides worse performances than directly searching on the target dataset.
Table 2. Results of different search algorithms for neural architecture search.

| Algorithm    | GPU Days | CIFAR-10 | ImageNet |
|--------------|----------|----------|----------|
|              | #Params (M) | Accuracy (%) | #MACs (M) | Accuracy (%) |
| MetaQNN [12] | Q-learning | 100 (–) | 93.1 | – | – |
| NAS [366]    | REINFORCE | 22400 (K40) | 37.4 | 96.4 | – | – |
| EAS [24]     | REINFORCE | 10 (GTX 1080) | 10.7 | 96.6 | – | – |
| BlockQNN [355] | Q-learning | 96 (Titan X) | 39.8 | 96.5 | – | 75.7 |
| NASNet [367] | PPO | 2000 (P100) | 3.3 | 96.6 | 564 | 74.0 |
| PNASNet [185] | SMBO | 250 (P100) | 3.2 | 96.6 | 588 | 74.2 |
| AmoebaNet [243] | EA | 3150 (K40) | 34.9 | 97.9 | 570 | 75.7 |
| DARTS [187]  | Gradient | 4 (GTX 1080Ti) | 3.3 | 97.2 | 574 | 73.3 |

large-scale dataset. Within the cell, the complexity is further reduced by supporting hierarchical topologies [186], or increasing the number of elements (blocks) in a progressive manner [185].

**Search Algorithm.** NAS methods usually have two stages at each search step: (1) the generator produces an architecture, and then (2) the evaluator trains the network and obtains the performance. As getting the performance of a sampled neural network architecture involves training a neural network, which is very expensive, search algorithms that affect the sample efficiency play an important role in improving the search speed of NAS. Most of the search algorithms used in NAS fall into 5 categories: random search, reinforcement learning (RL), evolutionary algorithms, Bayesian optimization, and gradient-based methods. Among them, RL, evolutionary algorithms, and gradient-based methods empirically provide the most competitive results (Table 2).

RL-based methods model the architecture generation process as a Markov Decision Process, treat the accuracy of the sampled architecture as the reward and update the architecture generation model with RL algorithms, including Q-learning [12, 355], REINFORCE [366] and PPO [367]. Instead of training an architecture generation model, evolutionary methods [186, 243] maintain a population of neural network architectures. This population is updated through mutation and recombination. While both RL-based methods and evolutionary methods optimize neural network architectures in the discrete space, DARTS [187] proposes continuous relaxation of the architecture representation. The output \( y \) is modeled as the weighted sum of candidate operations’ outputs \( \{ o_i(x) \} \):

\[
y = \sum_i \alpha_i o_i(x), \quad \alpha_i \geq 0, \sum_i \alpha_i = 1,
\]

where \( \alpha_i \) is the architecture parameter representing the probability of choosing candidate operation \( o_i \). Such continuous relaxation allows optimizing neural network architectures in the continuous space using gradient descent, which greatly improves the search efficiency. Besides the above techniques, the search efficiency can be improved by exploring the architecture space with network transformation operations, starting from an existing network, and reusing the weights [24, 28, 77].

**Performance Evaluation.** To guide the search process, NAS methods need to get the performances (typically accuracy on the validation set) of sampled neural architectures. The trivial approach to get these performances is to train sampled neural network architectures on the training data and measure their accuracy on the validation set. However, it will result in excessive computational cost [243, 366, 367]. This motivates many techniques that aim at speeding up the performance evaluation step. Alternatively, the evaluation step can also be accelerated using Hypernetwork [21], which can directly generate weights of a neural architecture without training it. As such, only a
single Hypernetwork needs to be trained, which greatly saves the search cost. Similarly, one-shot NAS methods [29, 187, 226] focus on training a single super-net, from which small sub-networks directly inherit weights without training cost.

**Auto-Designed vs. Human-Designed.** Figure 6 reports the summarized results of auto-designed and human-designed CNN models on ImageNet. NAS saves engineer labor costs and provides better CNN models over human-designed CNNs. Besides ImageNet classification, auto-designed CNN models have also outperformed manually designed CNN models on object detection [46, 91, 278, 367] and semantic segmentation [40, 184].

**Hardware-Aware Neural Architecture Search.** While NAS has shown promising results, achieving significant MACs reduction without sacrificing accuracy, in real-world applications, we care about the real hardware efficiency (e.g., latency, energy) rather than #MACs. Unfortunately, reduction in #MACs does not directly translate to measured speedup. Figure 7 shows the comparison between auto-designed CNN models (NASNet-A and AmoebaNet-A) and human-designed CNN model (MobileNetV2-1.4). Although NASNet-A and AmoebaNet-A have fewer MACs, they actually run slower on hardware than MobileNetV2-1.4.

It is because #MACs only reflects the computation complexity of convolutions. Other factors like data movement cost, parallelism, cost of element-wise operations that significantly affect real
hardware efficiency are not taken into consideration. This problem motivates hardware-aware NAS techniques [29, 277, 318] that directly incorporate hardware feedback into the architecture search process. For example, in MNAS [277], each sampled neural network architecture is measured on the target hardware to collect its latency information, in addition to its accuracy information. A multi-objective reward is defined based on accuracy and latency: 

\[
\text{reward} = \text{accuracy} \times \frac{(\text{latency} / T)^\omega}{\omega},
\]

where \( T \) is the target latency and \( \omega \) is a hyperparameter.

**Latency Prediction.** Measuring the latency on-device is accurate but not ideal for scalable neural architecture search. There are two reasons: (i) **Slow.** As suggested in TensorFlow-Lite, we need to average hundreds of runs to produce a precise measurement, approximately 20 seconds. This is far more slower than a single forward/backward execution. (ii) **Expensive.** A lot of mobile devices and software engineering work are required to build an automatic pipeline to gather the latency from a mobile farm. Instead of direct measurement, an economical solution is to build a prediction model to estimate the latency [29]. In practice, this is implemented by sampling neural network architectures from the candidate space and profiling their latency on the target hardware platform. The collected data is then used to build the latency prediction model. For hardware platforms that sequentially execute operations, like mobile device and FPGA, a simple latency lookup table that maps each operation to its estimated latency is sufficient to provide very accurate latency predictions [25, 29]. For hardware platforms where this sequential execution assumption does not hold, like GPU and CPU, we can train a neural network to predict the latency [296].

**Diverse Deployment Scenarios.** Although specialized CNNs are superior over non-specialized ones, designing specialized CNNs for every scenario is still difficult, either with human-based methods or hardware-aware NAS. Since such methods need to **repeat** the network design process and **retrain** the designed network from scratch for each case. Their total cost grows linearly as the number of deployment scenarios increases (Table 3), which will result in excessive energy consumption and \( \text{CO}_2 \) emission [268]. It makes them unable to handle the vast amount of hardware devices (23.14 billion IoT devices till 2018) and highly dynamic deployment environments (different battery conditions, different latency requirements). To handle this challenge, one promising direction is to train a single neural network that supports diverse architecture configurations, amortizing the training cost. Wu *et al.* [323], Liu *et al.* [188] and Wang *et al.* [308] propose to learn a controller or gating modules to adaptively drop layers; Huang *et al.* [128] introduce early-exit branches in the computation graph; Lin *et al.* [178] adaptively prune channels based on the input feature map; Kuen *et al.* [156] introduce stochastic downsampling point to reduce the feature map size adaptively; Slimmable Nets [340, 342] propose to train a model to support multiple width multipliers (e.g., 4 different global width multipliers), building upon existing human-designed neural networks (e.g., MobileNetV2 0.35, 0.5, 0.75, 1.0). Recently, Cai *et al.* [25] introduce techniques to train a more powerful once-for-all (OFA) network, which enables a much more diverse architecture space (depth, width, kernel size, and resolution) and a significantly larger number of architectural settings.

**Design the Search Space.** Search space design is crucial to the final NAS performance. Existing network design space is usually derived from manual network design (e.g., the search space used in ProxylessNAS [29] is derived from MobileNetV2 [250]). Recent works investigate the design of search space itself. Radosavovic *et al.* [238] propose to design a network design space that parametrize populations of networks, which consist of simple, regular networks called RegNet. The core insight of such parametrization is to represent the widths and depths by a quantized linear function. The optimized network design space contains good network architectures that can be found by random search. Recently, Lin *et al.* [175] propose TinyNAS, a two-stage neural architecture search method for memory-constrained deployment on microcontrollers (MCUs). Due
Table 3. Summarized results of different neural architecture search frameworks [25]. In this table, the accuracy is evaluated on the ImageNet dataset, the mobile latency is measured with the Pixel 1 phone, the CO₂ emission ("CO₂e") is calculated following Strubell et al. [268], and the AWS cost is estimated based on the price of on-demand P3.16xlarge instances.

| Framework         | Accuracy | #MACs | Mobile Latency | Searching Cost (GPU Hours) | Training Cost (GPU Hours) | Total Cost (N = 40) |
|-------------------|----------|-------|----------------|---------------------------|--------------------------|---------------------|
| MobileNetV2 [250] | 72.0%    | 300M  | 66ms          | 0                         | 150N                     | 6k                  |
| MobileNetV2 #1200 [250] | 73.5%  | 300M  | 66ms          | 0                         | 1200N                    | 48k                 |
| NASNet-A [367]    | 74.0%    | 564M  | –             | 48,000N                   | –                        | 1,920k              |
| DARTS [187]       | 73.1%    | 595M  | 96N           | 250N                      | 200N                     | 14k                 |
| MnasNet [277]     | 74.0%    | 317M  | 70ms          | 40,000N                   | –                        | 1,600k              |
| FBNNet-C [318]    | 74.9%    | 375M  | –             | 216N                      | 360N                     | 23k                 |
| ProxylessNAS [29] | 74.6%    | 320M  | 71ms          | 200N                      | 300N                     | 20k                 |
| SinglePathNAS [106] | 74.7%  | 328M  | –             | 288 + 24N                 | 384N                     | 17k                 |
| AutoSlim [339]    | 74.2%    | 305M  | 63ms          | 180                       | 300N                     | 12k                 |
| MobileNetV3-Large [124] | 75.2%  | 219M  | 58ms          | 180N                     | 7.2k                     |
| OFA [25]          | 76.0%    | 230M  | 58ms          | 40                        | 1200 1.2k                |
| OFA #75 [25]      | 76.9%    | 230M  | 58ms          | 40                        | 1200 + 75N               |

AutoML for TinyML. TinyML is a new frontier for edge deep learning computing. AutoML-based methods have been applied to TinyML area. SpArSe [81] employs a Bayesian optimization framework that jointly selects model architecture and optimizations such as pruning to meet memory constraints. MCUNet [175] co-designs the efficient neural architecture and efficient compiler/runtime to enable ImageNet-scale applications on off-the-shelf microcontrollers. MicroNet [13] observes that on average, model latency varies linearly with model operation (op) count for models in the search space. It then employs differentiable NAS to search for models with low memory usage and low op count. Rusci et al. [247] use reinforcement learning (RL) to find a good mixed-precision quantization policy in order to help fit an ImageNet model on MCUs.

3.3 Joint Compression and Neural Architecture Search

As designing efficient neural network architectures and model compression are orthogonal to each other, in practice, we can combine these two techniques to further boost efficiency.

Sequential Optimization. A straightforward approach to doing this is applying these techniques separately (Figure 8 upper). For example, Cai et al. [27] employs a sequential AutoML pipeline to accelerate neural network inference on hardware, which starts with searching an efficient neural network architecture with hardware-aware NAS [29], then applies automated channel pruning [120] and mixed-precision quantization [299] to compress the searched neural network. A critical drawback of this straightforward approach is that optimizing in separate stages will lead to sub-optimal results: e.g., the best network architecture for the full-precision model is not necessarily optimal after pruning and quantization. Besides, each step has its own optimization objective (e.g., accuracy, latency, energy) and thus requires considerable human efforts and computational cost to tune the intermediate targets.

Joint Optimization. Unlike sequential optimization approaches, a joint optimization approach tackles this problem in an end-to-end manner, which is preferred (Figure 8 lower). However, directly extending existing AutoML techniques to the joint model optimization setting can be problematic.
Fig. 8. Sequential optimization framework (upper) and joint optimization framework (lower) for designing efficient neural architecture and searching best pruning/quantization policy [306].

Firstly, the joint search space is much larger (multiplicative) than the stage-wise search, making the search difficult. Pruning and quantization usually require a time-consuming fine-tuning process to restore accuracy [299, 336], which dramatically increases the search cost.

APQ [306] proposes to use the quantization-aware accuracy predictor to accelerate this joint optimization. The predictor takes the model architecture and the quantization scheme as input, and can quickly predicts its accuracy. Instead of fine-tuning the pruned and quantized network to get the accuracy, it uses the estimated accuracy generated by the predictor, which can be obtained with negligible cost (since the predictor requires only a few FC layers). Training this quantization-aware accuracy predictor requires collecting a lot of (quantized model, quantized accuracy) data points, where getting each of the data points could be quite expensive: (1) we need to train the network to get the initial FP32 weights, (2) and further fine-tuning to get the quantized INT8 weights to evaluate the accuracy. Both stages are quite expensive, requiring hundreds of GPU hours.

To reduce the cost of stage 1, APQ employs a pre-trained once-for-all network [25] that supports all sub-networks while achieving on-par or even higher accuracy compared to training from scratch. To reduce the cost of stage 2, APQ proposes a predictor-transfer technique. APQ first trains an FP32 model accuracy predictor using the cheap (FP32 model, FP32 accuracy) data points collected with the weight-sharing once-for-all network (evaluation only, no training required). Then APQ transfers the predictor to the quantized model domain by fine-tuning it on a small number of expensive (quantized model, quantized accuracy) data points. The transfer technique dramatically improves the sample efficiency on the quantized network domain and reduces the overall cost to train the predictor. Under the same latency/energy constraint, APQ can attain better accuracy than the sequentially-optimized model (74.1% vs. 71.8%). This is reasonable since the per-stage optimization might fall into local optimal results while the joint design approach does not.

3.4 Limitations and Future Directions

Methodologically, current AutoML research mainly focuses over searching on restricted design spaces, such as searching several pre-defined architectural hyperparameters (e.g., depth, width,
Fig. 9. The memory footprint required during training is much larger than inference.

Fig. 10. Memory cost comparison between ResNet-50 and MobileNetV2-1.4 (under batch size 16). Recent advances in efficient model design only reduce the size of parameters, but the activation size, which is the bottleneck for training, does not improve much.

kernel size, resolution) based on existing human-designed neural network architectures. While this can simplify the task and reduce the search cost, it limits the optimization headroom, making it impossible to discover novel primitive operations or building blocks. Besides, different hardware platforms typically require different search spaces. For example, depthwise convolution provides a very good trade-off between latency and accuracy on mobile platforms, while it is less effective for GPUs since it cannot fully utilize the hardware parallelism. Thus, an important future research direction is to break this limitation and extend AutoML to more general and diverse design spaces. This also requires designing better AutoML algorithms to handle more complicated design spaces. Besides, another future research direction is to extend AutoML to more machine learning applications, which requires combining AutoML techniques with domain-specific insights.

4 Efficient On-Device Learning

In real-world edge AI applications, intelligent edge devices keep collecting new data through the sensor every day while being expected to provide high-quality and customized services without sacrificing privacy. These pose new challenges to efficient AI techniques that could not only run inference but also continually adapt the models to newly collected data (i.e., on-device learning).

Though on-device learning can enable many appealing applications, it is an extremely challenging problem. First, edge devices are memory-constrained. For example, a Raspberry Pi 1 Model A only has 256MB of memory, which is sufficient for inference, but by far insufficient for training (Figure 9), even with a lightweight neural network (MobileNetV2 [250]). Furthermore, the memory is shared by various on-device applications (e.g., other deep learning models) and the operating system. A single application may only be allocated a small fraction of the total memory, which makes this challenge more critical. Second, edge devices are energy-constrained. DRAM access consumes two orders of magnitude more energy than on-chip SRAM access. The large memory footprint of activations cannot fit into the limited on-chip SRAM, thus it has to access DRAM. For instance, the training memory of MobileNetV2, under batch size 16, is close to 1GB, which is by far larger than the SRAM size of an AMD EPYC CPU (Figure 9), not to mention lower-end edge platforms. If the training memory can fit on-chip SRAM, it will drastically improve the speed and energy efficiency.

In this section, we describe efficient training techniques towards the goal of efficient on-device learning. The key difference between inference and training is that training requires storing all intermediate activations for back-propagation while inference doesn’t. Besides, the activation size
grows linearly w.r.t. the training batch size. As a result, activation arises to be the major bottleneck for training. For example, under batch size 16, the activation size of ResNet50 \[118\] is 13.9× larger than its parameter size (Figure 10). Therefore, reducing the activation size is the core objective of most efficient training techniques.

### 4.1 General Efficient Training Techniques

**Gradient Checkpointing.** One typical approach to reducing the training activation size is to discard a subset of intermediate activations \[44, 101\]. During the backward pass, the discarded intermediate activations will be re-computed to obtain the gradient. We can divide the neural network into \(k\) segments, and the activation size of training this model is reduced from \(O(n)\) to \(O(n/k) + O(k)\). Setting \(k = \sqrt{n}\), the activation size becomes \(O(2\sqrt{n})\).

**Activation Pruning.** Besides dropping intermediate activations, another approach to reduce the activation size is activation pruning. Liu et al. \[189\] build a dynamic sparse computation graph to prune activations during training. Similar to weight pruning, non-critical neurons are removed to reduce the memory footprint and save computational cost. These non-critical neurons can be selected according to their output activations. If the output activation has a small or negative value, it will be small/zero after ReLU. Thus, removing them does not significantly affect the final result. This process is input-dependent and does not remove any neurons permanently.

**Low-Bit Training.** Apart from inference, training with quantized weights, activations, and gradients can reduce the cost of deep learning training. Training with a mixed 16-bit and 32-bit floating-point types in a model has been widely supported by deep learning frameworks such as TensorFlow and PyTorch. Hardware like NVIDIA Volta GPU architecture also paves the way for mixed-precision training. Additionally, custom data formats like BFloat16 and TensorFloat-32 allow for a larger dynamic range to preserve accuracy. With techniques like loss scaling, such mixed-precision training can reduce the memory consumption and improve training speed with no loss of accuracy. DoReFa-Net uses 1-bit weights, 2-bit activations, and 6-bit gradients for faster training and inference, which can obtain comparable accuracy compared to FP32 for AlexNet \[155\] on ImageNet \[67\]. Lin et al. \[182\] stochastically binarize the weights to reduce the time of FP multiplication in training.

**Gradient Compression.** For large-scale distributed training, the quantization is no longer enough as the maximum saving is 32× (from FP32 to a single bit), while the gap between high-end networking and normal one is 100× (100Gbps infini-band vs. 1Gbps Ethernet). To improve the scalability of multi-node training, a more effective method is needed to reduce bandwidth requirements. Thus, methods on reducing the transferred bits have been proposed, such as gradient quantization \[253, 316\] and gradient compression \[180, 270, 313\]. By applying quantization or compression before exchanging gradients, the transferred bits can be reduced by a large margin (up to 600× as in DGC \[180\]). The accuracy can be well preserved with warm-up training and error compensation.

### 4.2 Efficient Transfer Learning

The aforementioned efficient training techniques mainly target the general case where neural networks are trained from scratch. This learning paradigm is suitable for cloud-based learning, where the number of data samples is sufficient. However, for on-device learning scenarios where the number of data samples is limited, it will be difficult to train deep neural networks from scratch. Alternatively, we can transfer a pre-trained neural network to the target on-device task (i.e., transfer learning), which is much more data-efficient. This also allows us to take advantage of existing powerful pre-trained neural networks \[22, 71\], which take extensive human efforts to design and huge computational resources to train.
Specifically, neural networks pre-trained on large-scale datasets (e.g., ImageNet [67]) are widely used as a fixed feature extractor for transfer learning, then only the last layer needs to be fine-tuned [37, 73, 89, 254]. This approach does not require to store the intermediate activations of the feature extractor, and thus is memory-efficient. However, the capacity of this approach is limited, resulting in poor accuracy, especially on datasets [204] whose distribution is far from ImageNet (e.g., only 45.9% Aircraft top1 accuracy achieved by Inception-V3 [214]). Alternatively, fine-tuning the full network can achieve better accuracy [63, 152]. But it requires a vast memory footprint and hence is not friendly for training on edge devices. Recently, Mudrakarta et al. [214] and Frankle et al. [88] propose to only update parameters of the batch normalization (BN) [132] layers, which greatly reduces the number of trainable parameters. Unfortunately, parameter-efficiency does not translate to memory-efficiency (Figure 10 right). It still requires a large amount of memory (e.g., 326MB under batch size 8) to store the input activations of the BN layers.

Instead of focusing on reducing the number of trainable parameters, Cai et al. [26] propose tiny transfer learning (TinyTL) that targets reducing the training memory footprint. The key insight of TinyTL is that the intermediate activations are only required to update weights, while updating biases does not need them. TinyTL proposes to freeze the weights of the pre-trained feature extractor while only update the biases. To compensate for the capacity loss due to freezing the weights, TinyTL introduces lite residual learning that exploits a new class of generalized memory-efficient bias modules to refine the intermediate feature maps. On Cars, TinyTL provides the same level of accuracy as fine-tuning the full network while reducing the memory cost by 4.6× [26].

4.3 Federated Learning

The privacy of personal data is gaining growing attention recent years and it leads to increasing demand of training without breaking privacy. Federated learning [208] is such a protocol that allows multi clients to jointly train a model without explicitly sharing their data. While it is common to have many edge devices in deployments, federated learning provides a way to utilize all of them and address the concerns of security as the local data never leaves the client. There have been applications such as keyboard content suggestions [116] and medical treatments analysis [142].

Different from clusters equipped with high-end network infrastructures, the edge devices are usually connected with less powerful network (i.e., Wi-Fi). In this case, the bandwidth is low and the latency is high and conventional methods scale poorly. To eliminate the bottleneck, federated average [208], gradient compression [31, 180], and quantization [133] greatly reduce the transferred bits to reduce the bandwidth requirements and delayed updated [359, 361] deals with the latency issue.

4.4 Discussions and Future Directions

TinyTL [26] reduces the transfer learning memory from more than 250MB to only 16MB, making it promising for in-memory computing for training. For single-device cases, reducing the training memory footprint and the energy consumption is the key challenge for efficient on-device learning. For better efficiency, a promising direction is to put the whole training process into the cache (SRAM), which is much more energy-efficient and faster than DRAM training. To approach this goal, we need to combine advances from both the algorithm domain and the hardware/software system domain. For multi-device cases, the key challenge is the connection quality. Previous distributed training is designed for high-end networking infrastructure like Infini-Band, but the networking of edge devices (i.e., Wi-Fi) can be unstable and slow. It is also important to protect the data ownership as direct message exchange may leak private user data. To achieve the target, we need to consider from both the system and privacy perspectives.
5 Domain-Specific Optimization
Apart from task-agnostic accelerations that can be applied to any domain, there have also been extensive investigations in optimizing for specific tasks. In this paper, we will focus on point cloud, video and natural language processing. On the one hand, they are more computationally expensive than conventional 2D vision due to their large memory bandwidth. On the other hand, they also offer unique opportunities for acceleration: spatial sparsity (point clouds), temporal redundancy (videos), and token redundancy (natural languages).

5.1 Efficient Point Cloud Processing
Recently, emerging applications such as AR/VR and autonomous driving have been developing rapidly. In these applications, it is crucial to efficiently process 3D data, usually point clouds out of LiDAR sensors. However, such goal is particularly challenging in 3D since 3D deep learning models are usually an order of magnitude more expensive than image CNNs given similar input size. Different from image data which is represented as dense matrices or tensors, 3D point clouds are usually represented as a sparse set of points: \( x = \{ x_k \} = \{ (p_k, f_k) \} \), where \( p_k \) is the 3D coordinate of the \( k \)th point, and \( f_k \) is the feature corresponding to \( p_k \). Due to the sparse nature of 3D point clouds, they cannot be effectively processed by conventional image CNNs, but by specialized DNNs composed of point cloud convolution operations. The major challenges for point cloud convolution are two-folded: large memory footprint introduced by the additional spatial dimension, and irregular memory access pattern introduced by sparse data format.

Point Cloud Convolution. The general form of point cloud convolution can be written as:

\[
y_k = \sum_{x_i \in N(x_k)} K(x_k, x_i) \times F(x_i),
\]

During the convolution, we iterate the center \( x_k \) over the entire input. For each center, we first index its neighbor \( x_i \) in neighborhood \( N(x_k) \), then convolve the neighboring features \( F(x_i) \) with the kernel \( K(x_k, x_i) \), and finally produce the corresponding output \( y_k \).

• Voxel-Based Convolution. Early research on 3D deep learning relies on volumetric representation to process point cloud data \([58, 207, 232, 324, 357]\) (Figure 11a). The point cloud coordinates \( p_k \) are first quantized into integers, and the point cloud is converted to the dense tensor representation via voxelization. Maturana et al. \([207]\) propose to generalize 2D CNNs to vanilla 3D CNNs to further extract features from the voxel grids. Qi et al. \([232]\) propose subvolume supervision and anisotropic kernels for 3D CNNs, and systematically analyzed the relationship between 3D CNNs and multi-view CNNs. Chang et al. \([36]\) further extend 3D CNNs to object segmentation, which is later improved by VoxSegNet \([312]\) with dilated convolutions and squeeze-and-excitation operations. Tchapmi et al. \([284]\) propose SEGCloud that uses trilinear interpolation to alleviate the information loss caused by voxelization. Voxel-based methods enjoy the regular memory access pattern thanks to the dense volumetric representation. However, the memory footprint of these methods grows cubically as the resolution grows. As a result, these methods cannot take in input with resolution higher than \( 64 \times 64 \times 64 \), which corresponds to 40% information loss \([197]\).

• Point-Based Convolution. Another stream of research directly applies deep neural networks on point clouds without converting them to voxel grids \([139, 158, 229–231, 233, 260, 307, 309, 325, 337]\) (Figure 11b). PointNet \([231]\) takes advantage of the symmetric function to process the unordered point sets in 3D. Later research \([233]\) proposed to stack PointNets hierarchically to model neighborhood information and increase model capacity. Instead of stacking PointNets as basic blocks, PointCNN \([173]\) and SpiderCNN \([331]\) abstract away the symmetric function using...
dynamically generated convolution kernels or learned neighborhood permutation function and PointConv [321] considers point cloud density while generating dynamic kernels. By applying different kernel to different neighborhood points, these methods have better model capacity comparing with PointNet++ and usually achieve better performance. PointConv achieves better performance on indoor scenes while PointCNN has superior accuracy on 3D objects. InterpcCNN [206] and KPConv [285] propose to generate convolution kernels via interpolation. This is more efficient than learning-based dynamic kernel generation since it does not require generating different IC×OC kernel matrix for each point. DGCNN [309] and Deep GCNs [168] that model point clouds as graphs and applies graph convolution layers to extract hierarchical features. Graph-based methods are strong in modeling small objects but usually cannot scale up to large scenes with more than $10^5$ points since the adjacency matrix alone can take up 37.3 GB of GPU memory. Point-based methods have smaller memory footprint comparing with voxel-based methods. Nevertheless, the sparsity of point cloud also brings about large irregular memory access and dynamic kernel generation cost, which takes up to 50% to 90% of total runtime [197]. Therefore, most computations are wasted on dealing with the irregularity of point cloud representation.

- **Efficient Voxel-/Point-Based Convolution.** As both voxel and point-based methods are inefficient, increased attention has been paid to the efficient design of point cloud convolution operations. To reduce the memory footprint and computation of vanilla voxel-based methods, OctNet [244] proposes to place shallow octrees within regular volumetric grids and apply convolution on this hybrid grid-octree data structure. By limiting the convolution to the octants of 3D shape boundaries instead of the interior volume, O-CNN [302] and AO-CNN [303] achieve much better speed under smaller input resolution. Other than using octrees to reduce the memory cost of volumetric CNNs, Graham et al. [98, 99] propose SparseConvNet (Figure 11c) that skips

---

**Fig. 11.** Overview of different 3D point cloud convolutions, where (a) and (b) are conventional approaches while (c) and (d) are emerging efficient approaches.
the non-activated regions during computation and only stores activated points. As a result, SparseConvNet can achieve orders of magnitude lower computation and memory footprint for ultra sparse, large point clouds. Choy et al. [56] further optimize SparseConvNet computation with customized matrix multiplication CUDA kernels and hashmap-based kernel map generation. The resulting MinkowskiNet is widely used in 3D instance segmentation [110, 157] and 3D detection [259, 261, 333]. It also supports high-dimensional geometric feature learning, which is applied in point cloud video understanding [56] and 3D registration [55, 57]. Another stream of research focuses on accelerating point-based methods. KPConv [285] proposes to prebuild \( k \)-d trees for input point clouds and store them on the disk. As a result, at training time we only need to query the \( k \)-d trees on the fly instead of doing the entire distance computation and sorting as in vanilla implementations of point-based methods. This reduces the irregular data access cost during training. RandLA-Net [127] further proposes to downsample the input aggressively via random sampling to reduce computation and memory cost of point-based methods.

**Efficient Hybrid Convolution.** Recently, there are also hybrid approaches that take advantage of the virtue of both voxel-based and point-based methods. Liu et al. [193, 197] propose Point-Voxel Convolution (Figure 11d) that does convolution on a voxel-based branch and keeps fine-grained information on a point-based branch. The voxel-based branch does not have to maintain high resolution thanks to the high resolution point-based branch. On the other hand, the point-based branch applies simple multi-layer perceptron to transform the high resolution features, which does not require inefficient irregular memory access operations and dynamic kernel generation. Consequently, these two branches enjoy the benefit of both regular memory access pattern and small memory footprint, which eventually leads to superior efficiency. Later research Grid-GCN [330] extends similar idea to graph neural networks and also achieve significant speedup over existing GCN-based methods. To achieve better efficiency on larger input point clouds, Tang et al. [281] propose SPVCNN that upgrades the voxel-based branch in Point-Voxel Convolution to a sparse tensor branch, and applies sparse 3D convolutions to aggregate neighborhood features.

We summarize the results of different point cloud CNNs in Table 4, Table 5 and Table 6.
Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications 20:23

| Method            | #Params (M) | #MACs (G) | Latency (ms) | S3DIS mAcc | mIoU | ScanNet mAcc | mIoU |
|-------------------|-------------|-----------|--------------|------------|------|--------------|------|
| 3D-UNet [58]      | 14          | 2796.8    | 574.7        | 86.1       | 54.9 | –            | –    |
| MinkowskiNet [56] | 21.7        | 28.2      | 61.3         | –          | 65.4 | –            | 73.6 |
| PointNet [231]    | 1.2         | 28.8      | 20.9         | 82.5       | 43.0 | –            | –    |
| PointNet++ [233]  | 1.0         | 9.6       | 26.8         | –          | –    | 84.5         | 33.9 |
| RS-Net [129]      | 6.9         | 17.6      | 111.5        | –          | 51.9 | 84.9         | 34.9 |
| DGCNN [309]       | 1.0         | 295.2     | 178.1        | 83.6       | 47.9 | –            | –    |
| PointConv [321]   | 21.7        | 112.0     | 210.3        | –          | –    | 66.6         | –    |
| PointCNN [173]    | 11.5        | 140.0     | 282.3        | 85.9       | 57.3 | 85.1         | 45.8 |
| KPConv [285]      | 14.1        | 25.6      | 71.3         | –          | 67.1 | –            | 68.4 |
| PVCNN [197]       | 2.6         | 104.0     | 47.3         | 86.7       | 56.1 | –            | –    |
| PVCNN++ [197]     | 13.7        | 209.6     | 69.5         | 87.1       | 59.0 | –            | –    |

Table 5. Summarized results of 3D indoor scene segmentation on S3DIS [8, 9] and ScanNet [64] datasets. In this table, the latency is measured with a single NVIDIA GTX1080Ti GPU. Both latency and #MACs are estimated on the full scene for MinkowskiNet and on 8×4096 points or equivalent size for all other methods.

| Method            | #Params (M) | #MACs (G) | GPU Latency (ms) | Mean IoU (%) |
|-------------------|-------------|-----------|------------------|--------------|
| PointNet [231]    | 3.0*        | –         | 500*             | 14.6         |
| SPGraph [159]     | 0.3*        | –         | 5200*            | 17.4         |
| PointNet++ [233]  | 6.0*        | –         | 5900*            | 20.1         |
| PVCNN [197]       | 2.5         | 42.4      | 146              | 39.0         |
| PVCNN (sliding window) [197] | 2.5 | 42400 | 2500 | 56.4 |
| TangentConv [282] | 0.4*        | –         | 300*             | 40.9         |
| RandLA-Net [127]  | 1.2         | 66.5      | 880 (256+624)    | 53.9         |
| KPConv [285]      | 18.3        | 207.3     | –                | 58.8         |
| MinkowskiNet [56] | 21.7        | 114.0     | 294              | 63.1         |
| SPVNAS [281]      | 2.6         | 15.0      | 110              | 63.7         |
| SPVNAS [281]      | 12.5        | 73.8      | 259              | 66.4         |

Table 6. Summarized results of 3D outdoor scene segmentation on the SemanticKITTI [16] dataset. Here, red numbers correspond to the computation time, and blue numbers correspond to the post-processing time. *: results directly taken from Behley et al. [16].

- **3D Object Part Segmentation.** We summarize the results of recent 3D deep learning methods on ShapeNet [36] in Table 4. The latency of KPConv [285] (which adopts heterogeneous batching) is estimated by projecting input size to 16384, and the results of MinkowskiNet [56] are cited from Xie et al. [325]. Most point-based methods [129, 173, 233, 309, 321, 331] suffer from high irregular memory access and dynamic kernel computation cost and therefore runs slowly on GPUs. KPConv [285] and PVCNN [197] achieve state-of-the-art accuracy while maintaining good efficiency (up to 2.7× speedup, 1.9× parameters reduction over PointCNN).

- **3D Indoor Scene Segmentation.** We summarize the results on S3DIS [8, 9] and ScanNet [64] in Table 5. The latency and #MACs of all methods except MinkowskiNet [56] are obtained on a batch of 32768 points. We measure the scene-averaged latency and #MACs across the whole S3DIS dataset for MinkowskiNet since it does not consume sliding window-based input as
other methods. We observe that MinkowskiNet achieves best accuracy and efficiency on indoor semantic segmentation tasks while KPConv [285] is the best among point-based methods.

• 3D Outdoor Scene Segmentation. We summarize results of different outdoor scene segmentation methods in Table 6, where we report per-scene latency and #MACs statistics. Due to the large spatial size of outdoor LiDAR scans, point-based methods are usually very inefficient since they have to inference on large number of sliding windows. Methods based on sparse convolution [56, 281] have the best accuracy and efficiency among all methods. SPVNAS [281] applies neural architecture search and achieves $3 \times$ measured speedup and $8 \times$ computation reduction over MinkowskiNet [56].

Neural Architecture Search for Point Clouds. Apart from point convolution operation design, neural architecture design also plays an important role in efficient point cloud processing. Early research [56, 233, 285] takes advantage of existing image CNN designs (e.g. residual connections, U-Net structure) to manually assemble point cloud convolution layers. However, these manually designed networks are often inefficient and suboptimal. Consequently, recent research starts to focus on automated neural architecture design for efficient point cloud processing.

V-NAS [364] is tailored for volumetric representation. It leverages differentiable neural architecture search to explore a hybrid design space composed of 2D, 3D and pseudo-3D convolution operations. However, V-NAS is targeted for medical image segmentation and cannot be directly applied to 3D point cloud processing. For point-based methods, SGAS [169] explores a DARTS [187]-like network topology with graph convolution layers as candidate operations in the search space. Built upon SGAS, LC-NAS [170] further incorporates the hardware feedback into the pipeline by training a differentiable latency regressor to predict the network latency on target platforms. The predicted latency acts as a regularization term and soft constraint during training. SGAS and LC-NAS are currently designed for 3D object classification or point cloud part segmentation and have not demonstrated their effectiveness in large-scale outdoor scene understanding.

Recently, Tang et al. [198, 281] propose 3D-NAS framework as a general tool to automatically design point cloud processing networks under resource constraints. The 3D-NAS framework supports different candidate networks with fine grained channel numbers, elastic network depth and resolution, allowing the #MACs of the subnets to span over a $16 \times$ range. To support such a large range of models, 3D-NAS follows a two-stage pipeline, which is similar to ProxylessNAS [29] and OFA [25]. In the first stage, a super network that contains all the subnets in the design space is trained. Thanks to the weight sharing, heterogenous sampling and progressive depth shrinkage techniques, the subnets are able to achieve the same level of accuracy comparing with training from scratch. Subsequently, a biology-inspired evolutionary architecture search process is performed to derive the best candidate network under efficiency constraints (e.g., #MACs, latency). Different from LC-NAS, 3D-NAS enforces hard efficiency constraints, where candidates exceeding the computation budget are directly discarded. 3D-NAS can be applied on both 3D object segmentation and large-scale LiDAR scene processing, and consistently achieves significantly better performance-latency tradeoff than the manually-designed ones.

5.2 Efficient Video Recognition
Efficient video understanding is an important step towards real-world deployment, both on the cloud and on the edge. For example, there are over $10^5$ hours of videos uploaded to YouTube every day to be processed for recommendation and ads ranking; tera-bytes of sensitive videos in hospitals need to be processed locally on edge devices to protect privacy. All these industry applications require both accurate and efficient video understanding.
2D vs. 3D CNN. Video recognition is different from image recognition, mainly due to the temporal information. Using the 2D CNN on each of the video frames is a straightforward way to conduct video recognition [19, 84, 85, 89, 145, 262, 301]. For example, Temporal Segment Networks (TSN) [301] extracted averaged features from strided sampled frames. Such methods are more efficient compared to 3D counterparts but cannot infer the temporal order or more complicated temporal relationships. 3D CNNs can jointly learn spatio-temporal features [33, 273, 286]. For example, Tran et al. [286] proposed a 3D CNN based on VGG models, named C3D, to learn spatio-temporal features from a frame sequence. 3D CNNs usually achieve superior action recognition performance given enough data. However, 3D CNNs are computationally heavy, making the deployment difficult.

RGB vs. Flow. Using optical flow as an extra input modality can improve the video recognition accuracy [343], which is also called “two-stream” method. For example, Simonyan et al. [262] designed a two-stream CNN for RGB input (spatial stream) and optical flow [343] input (temporal stream) respectively. Despite the higher accuracy, the optical flow is expensive to compute. Therefore, it is usually not used for efficient edge video processing. A recent work also tried to distill the optical flow stream information into the RGB stream during training [267] so that it does not require the temporal stream during testing.

Online vs. Offline. Most of the video understanding methods focus on offline video processing, where all the video frames are available and can be processed as a batch. On some deployment scenarios like smart camera, autonomous driving, etc., it is required to perform online video understanding on a streaming video input to give low-latency feedback, usually on a per-input frame basis. TSM [177] can be used for online video recognition while still modeling temporal information. It does not incur duplicated computation unlike Zhu et al. [363].

Using 3D convolutions for spatio-temporal modeling can be redundant [177]. To leverage the temporal redundancy and improve the efficiency, researchers have introduced efficient primitives to reduce the cost of spatio-temporal modeling by decomposing the spatial and temporal modeling. One method is to decompose the spatial and temporal dimension of the 3D convolutional kernels (see Figure 12). P3D [236], R(2+1)D [288], and S3D [326] decompose the 3D kernels into a 2D spatial convolution and a 1D temporal convolution, which preserves the accuracy well. Another design is to separate the channel interaction and spatio-temporal interaction with group convolutions and depthwise convolutions [287], or to decompose the feature channels into spatial and temporal groups in parallel with group convolution [201]. Temporal Shift Module (TSM) [177] demonstrates that the temporal modeling part can be performed with a hardware-efficient address shift without incurring extra computation. Gate-Shift Module (GST) [269] replaces the hard-wired channel split in TSM with a learnable spatial gating block to further improve the accuracy. Depthwise Temporal Aggregation Module (TAM) [80] enables the exchange of temporal information between frames by weighted channel-wise aggregation. The efficient primitives with spatial-temporal decomposition greatly improves the accuracy vs. speed/computation trade-off. TSM models greatly outperform 3D CNNs (I3D) and an efficient mixed 2D/3D design (ECO) at the same computation per video.

Fig. 12. Spatio-temporal decomposition of 3D convolutions for efficient video recognition [269].
efficiency of the model design also improves the training scalability significantly. Lin et al. [176] scale up the training to 1,536 GPUs, finishing the large-scale training on Kinetics [33] in 1 hour.

**Neural Architecture Search for Videos.** Neural architecture search has been employed to improve the efficiency of video understanding networks. EvaNet [228] is the first attempt to perform neural architecture search for video architectures. AssembleNet [248] uses NAS to design new methods for fusing different sub-networks with different input modalities (RGB and optical flow) and temporal resolutions. Tiny Video Networks [227] automatically design highly efficient models for video understanding. X3D [83] progressively expands a tiny 2D image classification architecture along multiple network axes, in space, time, width and depth, to get a family of efficient video networks. Recently, Wang et al. [311] propose Practical Video Neural Architecture Search (PV-NAS) to efficiently search across a tremendously large scale of architectures in a novel spatial-temporal network search space using the gradient based search methods.

### 5.3 Efficient Natural Language Processing

Natural Language Processing (NLP) is the key technique for numerous real-world applications, including machine translation, document summarization, and chatbots. Tradition NLP models are based on Recurrently Neural Network (RNN) and Convolutional Neural Network (CNN) [126, 148, 191, 210, 271, 350]. Lately, the NLP area is witnessing much faster advancements by virtue of the invention of the attention mechanism [10, 291]. Attention-based NN models such as Transformer [291], BERT [71], GPT-2 [237], GPT-3 [22], and Switch Transformer [82] provide significant performance improvements over models based on CNN and RNN. BERT [71] even outperforms human performance on the challenging question answering [239] and sentence classification [293] tasks. To pursue higher performance, the sizes of recent attention-based models are increasing exponentially. The exploding model size and computation complexity bring severe efficiency issues, making it extremely challenging to deploy NLP models on resource-limited edge devices. For instance, in order to translate a sentence with only 30 tokens, a Transformer-Big model needs to execute 13G MACs and takes 20 seconds on a Raspberry Pi. Such long latency will hurt the user experience and make real-time NLP applications impossible on mobile devices. Therefore, efficient NLP techniques are of pressing demand.

NLP tasks can be categorized into two types: discriminative and generative. For discriminative ones, the models need to summarize the input information and make predictions. Discriminative tasks include token-level classification, sentence-level classification, and regression. Meanwhile, models for generative tasks need to summarize the input information firstly and then generate new tokens. Examples of generation tasks include Language Modeling (LM) [237], machine translation [291] and text summarization [319]. Figure 13 illustrates BERT (for discriminative tasks) and GPT-2 and Transformer (for generative tasks). BERT only contains the summarization stage, while GPT-2 and Transformer models first perform summarization and then generation stage.

In the summarization stage (Figure 13 left), the input tokens are firstly embedded into vectors and processed by blocks. Inside each block, block_in is firstly multiplied with three matrices to get Query (Q), Key (K), and Value (V). Then Q, K, and V are processed by attention to obtain the intermediate features attention_out. A residual layer adds the attention_out with block_in and performs layer normalization. Furthermore, a Feed-Forward Network (FFN) layer containing two Fully-Connected (FC) layers is applied. Finally, another residual operation is conducted and outputs block_out. The same block is repeated multiple times, such as 12 times for BERT-Base. The last block is followed by one classification layer in BERT to get the final result. In contrast, GPT-2 applies an LM head to generate one new token and then enter the generation stage.
The generation stage (Figure 13 right) has two main differences from the summarization stage: (i) Each iteration only processes one single token instead of the whole sentence. (ii) Ks and Vs from the summarization stage are concatenated with current K and V, and sent to attention in batch, while the query is still one single vector. After the last block, another new token will be generated. The generation stage ends when the ‘end of sentence’ token is generated, or the sentence length reaches a pre-defined limit.

The attention mechanism is shown in Algorithm 1. In the summarization stage, K, Q, and V are matrices with the same dimension, while in the generation stage, Q is one single vector, and K, V are matrices. Attention has multiple heads, each processing a chunk of K, Q, and V. Different heads capture various dependencies between tokens, some for long-term, and some for short-term.
Inside each head, \( Q \times K^T / \sqrt{D} \) gives attention scores, where \( D \) is the dimension of \( K, Q \) and \( V \) in one head. The attention scores indicate whether too tokens are related. Intuitively, each token is looking for the most important tokens to it. After that, a row-wise softmax computes the attention probabilities. The exponential of softmax further enlarges the attention scores for highly-related token pairs. The feature of the head is then computed with \( \text{prob} \times V \). This step lets each token fetch information from their cared tokens. Finally, multiple heads are concatenated together as the attention output. If there is more than one head, an additional FC layer is applied to the attention output \( O \).

**Efficient NLP Primitive.** Although the attention mechanism is the current workhorse in mainstream NLP models, research progress has been made to improve attention or replace it with new primitive operations. DeFormer [32], EdgeBert [275], Block-wise self-attention [235], and Parmar et al. [223] restrict the size of attention receptive field to reduce cost. Moreover, [15] explores to use learned linear combinations of encoder outputs as the decoder inputs. [304] also proposes to train deep Transformers by propagating multiple layers together in the encoder. The Hardware-Aware Transformer (HAT) [296] proposes arbitrary encoder-decoder attention to break the information bottleneck between the encoder and decoder by allowing decoder layers to get information from arbitrary and multiple encoder layers. Heterogeneous layer is also proposed in HAT to make different encoder and decoder layers to have various architecture, such as different numbers of heads, embedding dimensions.

Some researchers propose to replace the attention mechanism with other operations. Wu et al. [319] introduce a convolution-based module to replace the attention. The benefit of using convolution is its better local feature extraction ability. Also, the computation scales linearly instead of quadratic growth in attention. They propose lightweight depth-wise separable convolution to reduce the model size and develop dynamic convolutions built on depth-wise convolution to make the kernel adaptive to the current input context. Wu et al. [322] further this direction by proposing a hybrid Long-Short Range Attention (LSRA) in which one branch is convolution, and another is attention. By specializing convolution and attention branch for short-range and long-range feature extractions, it achieves better accuracy-efficiency trade-offs. Memory-compressed attention [190] employs convolution layers to shrink the sentence length. Reformer [150] replaces dot-product attention with locality-sensitive hashing to reduce computation complexity, and replace standard residuals with reversible residual layers which reduces peak memory consumption because the residual information dimension is reduced compared to normal residual layers. Routing Transformer [246] leverages k-means clustering of the tokens. Set Transformer [165] is proposed to model interactions among elements in the input set with an auxiliary memory. Average Attention Network (ANN) [346] replaces the original dynamically computed attention weights with fixed average weights. SRU [166] proposes recurrent units to replace attention. Linformer [305] approximates the attention with low-rank matrix thus reducing attention complexity from \( O(n^2) \) to \( O(n) \). Reservoir Transformer [257] interleaves non-linear reservoir layers with regular attention layers. DeeBert [327] explores early exit of BERT layers to reduce computation cost. Another research stream focuses on applying non- or partially-autoregressive models to cut down the iteration number for decoding [3, 102, 103, 314] by generating more than one token in one model forward pass.

**Automated Compression and Neural Architecture Search for NLP.** Besides new primitive operations, research efforts have been made towards automated model compression and neural architecture search for NLP models. The numerous FC layers in NLP models are promising for weight pruning and quantization. GOBO [344] proposes to compress BERT model down to 3 bits, thus significantly reducing DRAM access. Q-BERT [258] proposes a group-wise quantization
Table 7. Summarized results of Transformer [291], Evolved Transformer [264] and HAT [300]. In this table, the latency is measured on the Raspberry Pi ARM CPU, the training cost is estimated with a single NVIDIA V100 GPU, and the CO₂ emission and the cloud computing cost are computed following Strubell et al. [268].

| Model | IWSLT'14 De-En | WMT'14 En-Fr | WMT'14 En-De |
|-------|----------------|--------------|--------------|
|       | Latency (s)    | #Params (M)  | FLOPs (G)    | BLEU | GPU Hours | CO₂e (lbs) | Cloud Comp. Cost |
| Transformer [291] | 3.3 | 32 | 1.5 | 34.5 | 2 | 5 | $12 - $40 |
| HAT [300] | 2.1 | 23 | 1.1 | 34.5 | 4 | 9 | $24 - $80 |
| ET [264] | 20.9 | 175 | 10.8 | 41.3 | 2,192,000 | 626,000 | $1.6M - $5.5M |
| HAT [300] | 7.8 | 48 | 3.4 | 41.4 | 216 | 61 | $159 - $534 |
| HAT [300] | 9.1 | 57 | 3.9 | 41.8 | 224 | 64 | $166 - $555 |

I-BERT [147] proposes integer-only BERT. Ternary-BERT [349] and BinaryBERT [11] further quantize the model down to Ternary ([-1, 0, +1]) and binary schemes. Tambe et al. [276] propose an adaptive floating-point data format in consideration of the large dynamic range of NLP models' weights. Weight pruning is also widely used in NLP model size reduction [96, 174, 334]. The major differences between them are the number of bits and the granularity of quantization. According to Bai et al. [11], on different tasks, the BERT accuracy goes down from 3% to 7% when quantized to 4 bits, and another 4% to 13% when quantized to 2 bits.

Besides, NLP models have large opportunities for activation pruning and quantization because of the redundancy of human languages. Multiple on-the-fly pruning methods are proposed to reduce the redundancy by token/head pruning [97, 146, 209, 292, 294, 298]. Specifically, SpAtten [298] proposes *cascade token/head pruning* to reduce both DRAM access and computation. It prunes the tokens according to cumulative token importance scores obtained by accumulating attention probabilities (indicators for token influence) across layers. The heads are pruned based on cumulative head importance scores, which are computed by accumulating each head's magnitude across layers. Longformer [17] and Sparse Transformer [53] also leverage activation pruning by sparsifying the attention connections – only attending to one token from every several tokens. For quantization, SpAtten [298] proposes *progressive quantization* for attention inputs. It quantizes more aggressively for attention with dominated attention probabilities and more conservatively for others. Concretely, it first fetches MSBs of attention inputs to compute the attention probabilities. If the maximum probability is smaller than a threshold, indicating the distribution is flat, it will fetch LSBs on-chip and recompute attention probabilities.

Besides pruning and quantization, research efforts have also been invested on the automatic search for efficient NLP model architecture. Considering different properties of various hardware platforms [60], Hardware-Aware Transformer (HAT) [296] is proposed. It finds that FLOPs cannot reflect the measured latency, and different hardware prefers different Transformer architecture. Therefore, a specialized NLP model for each hardware is necessary. Specifically, it first constructs a large design space with arbitrary encoder-decoder attention and heterogeneous layers. Then HAT trains a SuperTransformer that covers all candidates in the design space, and efficiently produces many SubTransformers with weight sharing. Finally, it performs an evolutionary search with a hardware latency constraint to find a specialized SubTransformer dedicated to run fast on the target hardware. Table 7 shows the performance comparison between HAT and state-of-the-art models. Similarly, AutoADR [47] also searches for a model under certain hardware constraints (memory,
5.4 Discussions and Future Directions

In this section, we introduced efficient approaches for emerging applications such as 3D point cloud processing, video understanding and natural language processing. For efficient 3D deep learning, we believe there will be new research on hardware-aware automated point cloud network design for different tasks, such as 3D object detection and panoptic segmentation. System-algorithm codesign will be another important topic: current state-of-the-art implementations of 3D deep learning modules only consider optimizing single layer or single operation, which is usually model-agnostic and has large room for improvement. For efficient video understanding, new primitive design and automated architecture search will still play an important role in future research. Since video annotation is usually more expensive than image labeling, data efficient video understanding will also receive attention in the future. For efficient natural language processing, one future research direction can be One-For-All Transformer, in which we can train one super transformer and deploy it to various edge devices without large training cost. Since most of the current state-of-the-art models require pre-training on a large corpus, another future research direction can be increasing the efficiency of the pre-training stage such as incorporating sparsity and quantization. That may help reduce the prohibitive bar for model pre-training and cultivate more efficient backbone model architectures. Since the auto-regressive GPT-2 model spends most of the runtime in the generation stage, combining existing partial or non-autoregressive model architectures with attention operation has the potential to significantly reduce the latency. Finally, algorithm-hardware co-design across the stack is another promising methodology to address the challenge of efficient NLP.

6 Efficient System Design

Approaches introduced in the previous sections are top-down solutions for efficient deep learning processing, where performance gains come from the algorithmic optimization. However, these theoretical benefits (e.g., FLOPs and model size) cannot be easily converted into the real improvements in measured speedup and energy efficiency. Therefore, specialized software/hardware systems are required to bridge the gap. On the other hand, these specialized software/hardware systems open up a new design space orthogonal to the algorithm space, bringing the opportunities for holistic optimization by jointly optimizing the algorithm and software/hardware systems.

6.1 Software System

Deep learning software systems include general training & inference libraries (PyTorch [224], TensorFlow [1] and MXNet [42]), hardware-acceleration libraries (cuDNN [52] and MKLDNN), and model serving libraries (TVM [43] and MNN [141]).

Researchers have been developing specialized deep learning systems, some with learning-based methods for optimization. TVM [43] is a compiler that for deep learning workloads across diverse hardware backends. It automates optimization of low-level programs to hardware characteristics with a learning-based method. FlexFlow [138] introduces functional-preserving graph transformations to optimize DNN executions. TASO [137] further introduces an automated generation of substitution rules. MetaFlow and TASO can take the whole graph into consideration and search for high optimized substitution strategies and achieve up to 3x speedup over existing DNN frameworks. For high-end server accelerators, IOS [72] explores the inter operator parallelism beyond intra operator ones, as a single operator can no longer fully utilize the accelerator because of
hardware advances. For low-end micro-controllers, TinyEngine [175] generates model-specific memory scheduling for deep learning inference on memory-constrained microcontrollers.

Recently, there are also emerging domain-specific software systems. For example, in point cloud processing, Kaolin [153] collects implementations of state-of-the-art point cloud operators. PyTorch3D [242] features both point-based 3D module acceleration and efficient differentiable rendering. PyTorch3D accelerates implementation for $D$-dimensional $k$-NN with specialized tuning for different $(D, k)$ pairs. Besides, graph convolution operations are improved in memory efficiency in PyTorch3D through fusing $\text{gather}+\text{scatter}_\text{add}$ within a single CUDA kernel. SpConv [333], MinkowskiEngine [56] and TorchSparse [280] are specialized for sparse tensor operations (especially sparse convolution) on 3D point clouds. These libraries differ in implementations of kernel map construction (i.e., convolution rule generation) and convolution. SpConv implements kernel map construction with volumetric binary tensor lookup, and MinkowskiEngine features CPU parallel hashtable based solution. TorchSparse further optimizes the efficiency of kernel map construction with a GPU hashmap and parallel zero eliminator. For convolution implementation, MinkowskiEngine features direct computation while SpConv prefers the $\text{Gather-MatMul-Scatter}$ dataflow. TorchSparse improves the memory efficiency of $\text{Gather-MatMul-Scatter}$ dataflow while also provides support for direct computation of convolution.

6.2 Hardware System

For most CPUs and GPUs, data for ALU can only be fetched from the memory hierarchy and cannot communicate directly with each other; thus the common approach to accelerate neural networks is vectorization (SIMD) and multi-threading (SIMT). Nonetheless, domain-specific accelerators are able to obtain additional performance and efficiency gain via four main techniques [66]: data specialization, parallelism, local and optimized memory, and reduced overhead. Therefore, designing specialized hardware system is a popular bottom-up way for efficient deep learning processing.

General Deep Learning Accelerators. General deep learning accelerators are mostly spatial architectures using dataflow processing [272] where ALUs form a processing chain so that they can pass data from one to another directly. Since the area, power as well as performance of most accelerators are dominated by memory, data handling characteristics, i.e., dataflow, can be used to classify the deep learning accelerators. Weight stationary dataflow is widely used [34, 35, 221, 252, 266] where the weights are store in the local memory and reused as much as possible. On the contrary, output stationary dataflow [75, 107, 225] maximizes the reuse of output partial sums which are accumulated locally. Instead of maximizing the reuse of single type of data, row stationary dataflow [48, 49, 90, 107] assigns 1-D row convolution to each PE in order to maximize the reuse of all data types (inputs, weights and outputs). Besides, no-local-reuse dataflow [41, 45, 347] increases the global buffer capacity and minimizes the off-chip memory bandwidth by eliminating the local memory. Lu et al. [200] also present an NLP accelerator with support of efficient matrix partition and on-chip PE reuse. Many researchers also leverage specialized operators or devices for NLP acceleration. ATT [104] proposes a ReRAM-based architecture to support attention operations and adds non-uniform redundancy to improve accuracy. Park et al. [222] propose an FPGA-based accelerator for the Question Answering task. RAMANN [2] designs a specialized 9T SRAM cell for efficient dot production in memory-augmented networks.

Hardware Support For Sparsity. Several works [220, 310] propose to leverage existing general-purpose CPUs/GPUs to support sparsity in pruned NN models. Others propose domain-specific hardware accelerators which bring much high efficiency at the cost of longer design cycle and larger design automation burden [205, 295, 297]. Compressing the sparse data is a straightforward way to save energy by reducing the data transfer cost. An example is Eyeriss [48], which uses a...
run length encoding scheme to compress activations being transferred to/from DRAM and gates the multiplier for zero activations.

Skipping the multiplication whose operand is zero is another natural way to saving time. EIE [113] accelerates the sparse matrix-vector multiplication specifically for the fully-connected layers. It stores the weights in a CSC format along with the start location of each column. When the input activation is not zero, the compressed weight column is read and the corresponding output is updated as shown in Figure 14. For sparse convolution acceleration, Cnvlutin [4] similarly selects weights for multiplication based on only non-zero input activations while Cambricon-X [348] contrarily selects the input activations based on the non-zero weights. SCNN [219] further supports convolution in a compressed format for both input activations and weights. It uses an input stationary dataflow to deliver the compressed weights and activations to a multiplier array, and performs Cartesian product in parallel to compute the partial sums followed by a scatter network to accumulate these scattered partial sums as shown in Figure 14.

Fig. 14. Upper: Sparse matrix-vector multiplication using compressed sparse column (CSC) format in EIE [113]. Lower: Sparse convolution using cartesian product in SCNN [219].

Generalized Sparse Matrix-Matrix Multiplication (SpGEMM) accelerators can also be used for sparse deep learning inference [218, 234, 353]. SpArch [353] is a specialized accelerator for sparse-sparse matrix multiplication. It jointly optimizes the input and output matrix data reuse. SpArch first designs a highly parallelized streaming-based merger to pipeline the multiplication and merge stage of partial matrices so that partial matrices are merged on chip immediately after produced, and then uses a condensed matrix representation to reduce the number of partial matrices by three orders of magnitude. SpArch further applies a Huffman tree scheduler to improve the scalability of the merger for larger sparse matrices and uses a row prefetcher with near-optimal buffer replacement policy to deal with the increased input matrix read. A number of designs are also presented to accelerate sparse linear algebra on FPGA platforms. Zhuo et al. [365] introduce a tree of binary operators to increase the energy efficiency of SpMV on FPGAs. Jamro et al. [135] prove that separating indices comparison and computing operations could increase the throughput. The index comparison and computing in the SpAtten system design are also separated. Zou et al. [368] propose a new sparse matrix storage method called “BVCSR” to compress the indices of non-zero elements, thus increasing the valid bandwidth of FPGA. Elkurdi et al. [76] and Grigoracs et al. [100] propose an architecture for large-scale SpMV in the FEM problem. Elkurdi et al. [76] co-design an FPGA SpMV architecture with a matrix stripping and partitioning algorithms that enable the architecture to process arbitrarily large matrices without changing the PE quantities.
Apart from sparsity in weights and activations, some accelerators also explore the sparsity of query, key and value vectors in the attention layer. Pruning attention is fundamentally different from weight pruning because, as introduced in Section 5.3, there are no weights in the attention part. $A^3$ [108] first sorts each dimension of the key vectors among all keys. Then it uses a pre-specified number of largest/smallest elements in the keys to conduct multiplications with a query and get partial attention scores. The corresponding key will be pruned if a score is smaller than a threshold. MNNFast [136] removes $V$ vectors whose attention probabilities are smaller than a threshold. SpAtten [298] proposes an accelerator architecture to support attention computation with specialized high-parallelism top-k engine for token/head selections, specialized memory hierarchy, and fully-pipelined datapath to translate theoretical savings to real speedup and energy reduction.

**Hardware Support For Quantization.** Quantized models can reduce the model size and storage for deployment, but it requires hardware support on low-precision arithmetic for inference acceleration. INT8 quantization is supported on mobile ARM CPUs (e.g., Qualcomm Hexagon, ARM Neon), x86 CPUs, NVIDIA GPUs with TensorRT, and Xilinx FPGAs with DNNDK. NVIDIA’s Turing architecture is able to further support INT4 inference, which brings an additional 59% speedup compared to INT8. Since lower bit widths are less supported on existing hardware, specialized hardware implementations for binary and ternary neural networks have also studied [6, 7, 289]. To achieve better accuracy vs. cost trade-off, hardware support for mixed-precision quantization has been extensively explored. NVIDIA’s Turing Tensor Core supports 1-bit, 4-bit, 8-bit and 16-bit arithmetic operations; Imagination launched a flexible neural network IP that supports per-layer bit-width adjustment for both weights and activations. Stripes [143] and UNPU [164] use bit-serial computation to support one mixed-precision operand (either inputs or weights). BISMO [290] and Loom [255] further adopt temporal fusion to provide full bit flexibility. Deeprecon [249] and BitFusion [256] dynamically compose and decompose 2-bit multipliers in space to construct 2/4/8-bit multiply-add units. SpAtten [298] develops hardware support for the progressive quantization technique to accelerate the memory-bounded NLP models (e.g., GPT-2).

**ML-Based Design and Optimization of Hardware.** The surge in the demand for the computational resources for training and inferring the NN models leads to the wide usage of heterogeneous environment with a combination of many CPUs, GPUs and even FPGAs. The operations in NN are explicitly and manually placed onto the particular computing devices for model parallelism and data parallelism. Such approach does not scale well or produce the optimal results as neural networks become more and more complicated. Recent works exploit deep reinforcement learning to automatically optimize the hardware resource assignment for training and inference of neural networks given the growing diversity of hardware devices.

A simplest setting is device placement optimization problem, which tries to map given neural networks to given hardware devices. Mirhoseini et al. [212] use a sequence-to-sequence model to process the sequence of operations and output the placement for each operation. The execution time of each proposal is applied as a reward signal to train the proposal network. Mirhoseini et al. [211] then propose an end-to-end solution with a two-level hierarchical model for proposal, the first model groups the operations in the compute graph and the second model places these groups onto devices, getting rid of manually group operations as a pre-processing step.

Jiang et al. [140] combine the FPGA device placement with neural architecture design by conducting device placement optimization and NAS iteratively: the best pipelined FPGA configuration is identified for the proposed neural architecture candidates, and then the superior network candidates are trained for controller update using policy gradient reinforcement learning. Kao et al. [144] further try to allocate the compute resource (such as #PEs, buffer sizes) even inside single
accelerator accordingly: apart from using reinforcement learning to propose a rough assignment, genetic algorithm is applied afterwards to finetune the proposal.

These works only focus on using machine learning algorithms to allocate the hardware resource given the fixed hardware design, and the freedom in the hardware design, such as accelerator architecture and design parameters, is neglected. Meanwhile, existing accelerators mostly target common neural architectures and do not reap the power of NAS. The design space of hardware and neural architectures deeply entangle with each other, as illustrated in Table 8 where the correlations are complicated and vary from hardware to hardware. For instance, tiled convolution kernels should fit into the on-chip weight buffers in both accelerators, and the product of input channels and weight bitwidth should be multiples of the compute array #rows in BitFusion. It is important to co-design the neural and hardware architectures by considering all the correlations and make them fit. Perfectly matched neural architecture and hardware architecture improve the utilization of the compute array and on-chip memory, maximizing efficiency and performance.

A straightforward approach is to integrate NAS with designing hardware accelerator. NA- SAIC [335] narrows down the hardware design space to the selection of limited accelerator templates, and exploits the meta-controller similar to vanilla NAS [366] to predict the parameters of hardware resource allocation for different hardware template selections, achieving 17.77%, 2.49× and 2.32× reduction in latency, energy and area with less than 1.6% accuracy loss on CIFAR-scale datasets. NHAS [179] further expands the neural architecture design space to allow mixed-precision quantization, and expands the hardware architecture design space with hardware architectural sizing parameters including compute array size, input/weight/output buffer sizes and global buffer sizes. NHAS exploits the evolution algorithms to improve the sample efficiency during search, achieving 1.92×, 1.79× speedup and 1.63×, 1.49× energy savings without hurting the accuracy of ResNet-18 and ResNet-50, respectively.

These works mainly focus on sizing the architectural hyperparameters while neglect searching the PE connectivities and compiler mappings. Neural Accelerator Architecture Search (NAAS) [181] pushes beyond architectural sizing and searches PE connectivities and compiler mapping at the same time. NAAS models the PE connectivity as the choices of parallel dimensions in the computation loop nests, and proposes "importance-based" encoding method to encode non-numerical parameters, such as indexing of parallelism in hardware optimization and ordering of for-loops in mapping optimization, into numerical parameters. Furthermore, NAAS integrates the Once-For-All NAS algorithm in the optimization loop. NAAS achieves 4.88× energy-delay-product improvement in total as well as 2.7% top-1 accuracy improvement on ImageNet dataset than Eyeriss running ResNet50, with a new hardware architecture design.

Table 8. Correlation between neural and hardware architecture design space [179]. This relationship differs from hardware to hardware (B: BitFusion [256] and E: Eyeriss [48]).
6.2.1 Discussions and Future Directions. Designing deep learning hardware systems require expertise of both algorithm and hardware. Thus exploiting machine learning to design and optimize deep learning hardware is a heated topic. However, current machine-learning-based hardware architecture design frameworks focus on sizing the architectural hyperparameters while neglect either the lower level design such as PE connectivities or the mapping strategies compiled by software system. Therefore, an important future research direction is to free more design freedom in the hardware architecture design and jointly optimize hardware and software systems. Current works also heavily depend on the results of simulation instead of results after a complete hardware design cycle including synthesis and layout due to time limitation. Thus, another future research direction is to apply machine learning on each possible step in the hardware design cycle to automate the whole procedure and provide a better hardware solution than that guided by heuristic rules.

7 Conclusion

Over the past few years, deep neural networks have achieved unprecedented success in the field of artificial intelligence; however, their superior performance comes at the cost of high computational complexity. This limits their applications on many edge devices, where the hardware resources are tightly constrained by the form factor, battery and heat dissipation.

In this paper, we offer a systematic overview of efficient deep learning to enable both researchers and practitioners to quickly get started in this field. We first introduce various model compression approaches that have become the industry standards, such as pruning, factorization, quantization and efficient model design. To reduce the design cost of these handcrafted solutions, we then describe many recent efforts on neural architecture search, automated pruning and quantization, which can outperform the manual design with minimal human efforts. Apart from inference, we also cover the efficient on-device training to enable user customization based on the local data. We showcase several task-specific accelerations for point cloud, video and natural language processing by leveraging their spatial sparsity and temporal/token redundancy. Finally, we introduce the efficient software/hardware system to support all these algorithmic improvements.

Efficient deep learning is the key enabler for many real-world AI applications. As for the future direction, it is critical to explore the extreme of efficient deep learning, ranging from cloud AI to mobile and tiny AI. To achieve this goal, we will have to accelerate deep learning from all possible perspectives, from training to inference, and from software to hardware. Furthermore, it is promising to study the co-design of algorithm, software and hardware system, and exploit the unique properties of different domains for optimization.

References

[1] Martin Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, Michael Isard, Manjunath Kudlur, Josh Levenberg, Rajat Monga, Sherry Moore, Derek G Murray, Benoit Steiner, Paul Tucker, Vijay Vasudevan, Pete Warden, Martin Wicke, Yuan Yu, and Xiaoqiang Zheng. 2016. TensorFlow: A System for Large-Scale Machine Learning. In USENIX Symposium on Operating Systems Design and Implementation.

[2] Mohsen Ahmadzadeh, Mehdi Kamal, Ali Afzali-Kusha, and Massoud Pedram. 2021. A2P-MANN: Adaptive Attention Inference Hops Pruned Memory-Augmented Neural Networks. arXiv preprint arXiv:2101.09693 (2021).

[3] Nader Akoury, Kalpesh Krishna, and Mohit Iyyer. 2019. Syntactically Supervised Transformers for Faster Neural Machine Translation. In Conference of the Association for Computational Linguistics.

[4] Jorge Albericio, Patrick Judd, Taylor H Hetherington, Tor M Aamodt, Natalie D Enright Jerger, and Andreas Moshovos. 2016. Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing. In International Symposium on Computer Architecture.

[5] Alexander Amini, Guy Rosman, Sertac Karaman, and Daniela Rus. 2019. Variational End-to-End Navigation and Localization. In IEEE International Conference on Robotics and Automation.
Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications

Yu-Chieh Chen, Maxwell Collins, Yukun Zhu, George Papandreou, Barret Zoph, Florian Schroff, Hartwig Adam, Daoyuan Chen, Yaliang Li, Minghui Qiu, Zhen Wang, Bofang Li, Bolin Ding, Hongbo Deng, Jun Huang, Wei Lin, and Yunji Chen, Tao Luo, Shaoli Liu, Shijin Zhang, Liqiang He, Jia Wang, Ling Li, Tianshi Chen, Zhiwei Xu, Ninghui Robin Cheong and Robel Daniel. 2019. Yu-Hsin Chen, Tien-Ju Yang, Joel Emer, and Vivienne Sze. 2019. Eyeriss v2: A Flexible Accelerator for Emerging Yu-Hsin Chen, Tushar Krishna, Joel S Emer, and Vivienne Sze. 2017. Eyeriss: An Energy-Efficient Reconfigurable Yiren Chen, Yaming Yang, Hong Sun, Yujing Wang, Yuwei Hu, Luis Ceze, Carlos Guestrin, and Arvind Krishnamurthy. 2018. TVM: An Automated End-to-End Compiling Optimizer for Deep Learning. In USENIX Symposium on Operating Systems Design and Implementation. Tianqi Chen, Bing Xu, Chiyuan Zhang, and Carlos Guestrin. 2016. Training Deep Nets with Sublinear Memory Cost. arXiv preprint arXiv:1604.06174 (2016). Yunji Chen, Tao Luo, Shaoli Liu, Shijin Zhang, Liqiang He, Jia Wang, Ling Li, Tianshi Chen, Zhiwei Xu, Ninghui Sun, and Olivier Temam. 2014. DaDianNao: A Machine-Learning Supercomputer. In International Symposium on Microarchitecture. Yukang Chen, Tong Yang, Xiangyu Zhang, Gaofeng Meng, Xinyu Xiao, and Jian Sun. 2019. DetNAS: Backbone Search for Object Detection. In Conference on Neural Information Processing Systems. Yiren Chen, Yaming Yang, Hong Sun, Yujing Wang, Yu Xu, Wei Shen, Rong Zhou, Yunhai Tong, Jing Bai, and Ruofei Zhang. 2020. AutoADR: Automatic Model Design for Ad Relevance. In International Conference on Information & Knowledge Management. Yu-Hsien Chen, Tushar Krishna, Joel S Emer, and Vivienne Sze. 2017. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. International Journal of Space-Based and Situated Computing 52, 1 (2017), 127–138. Yu-Hsien Chen, Tien-Ju Yang, Joel Emer, and Vivienne Sze. 2019. Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9, 2 (2019), 292–308. Yu Cheng, Duo Wang, Pan Zhou, and Tao Zhang. 2017. Model Compression and Acceleration for Deep Neural Networks: The Principles, Progress, and Challenges. IEEE Signal Processing Magazine 35, 1 (2017), 126–136. Robin Cheong and Robel Daniel. 2019. transformers.zip: Compressing Transformers with Pruning and Quantization. Technical Report. Stanford University, Stanford, California. Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran, Bryan Catanzaro, and Evan Shellhammer. 2014. cuDNN: Efficient Primitives for Deep Learning. arXiv preprint arXiv:1410.0759 (2014).
[53] Rewon Child, Scott Gray, Alec Radford, and Ilya Sutskever. 2019. Generating Long Sequences with Sparse Transformers. arXiv preprint arXiv:1904.10509 (2019).

[54] Tejalal Choudhary, Vipul Mishra, Anurag Goswami, and Jagannathan Sarangapani. 2020. A Comprehensive Survey on Model Compression and Acceleration. Artificial Intelligence Review (2020).

[55] Christopher Choy, Wei Dong, and Vladlen Koltun. 2020. Deep Global Registration. In IEEE Conference on Computer Vision and Pattern Recognition.

[56] Christopher Choy, JunYoung Gwak, and Silvio Savarese. 2019. 4D Spatio-Temporal ConvNets: Minkowski Convolutional Neural Networks. In IEEE Conference on Computer Vision and Pattern Recognition.

[57] Christopher Choy, Jaesik Park, and Vladlen Koltun. 2019. Fully Convolutional Geometric Features. In International Conference on Computer Vision.

[58] Ozgun Cicek, Ahmed Abdulkadir, Soeren S Lienkamp, Thomas Brox, and Olaf Ronneberger. 2016. 3D U-Net: Learning Dense Volumetric Segmentation from Sparse Annotation. In International Conference on Medical Image Computing and Computer Assisted Intervention.

[59] Felipe Codevilla, Matthias Müller, Antonio López, Vladlen Koltun, and Alexey Dosovitskiy. 2018. End-to-End Driving Via Conditional Imitation Learning. In IEEE International Conference on Robotics and Automation.

[60] Jason Cong, Zhenman Fang, Michael Lo, Hanrui Wang, Jingxian Xu, and Shaochong Zhang. 2018. Understanding performance differences of FPGAs and GPUs. In IEEE Symposium on Field-Programmable Custom Computing Machines.

[61] Matthieu Courbariaux, Yoshua Bengio, and Jean-Pierre David. 2015. BinaryConnect: Training Deep Neural Networks with Binary Weights during Propagations. In Conference on Neural Information Processing Systems.

[62] Matthieu Courbariaux, Itay Hubara, Daniel Soudry, Ran El-Yaniv, and Yoshua Bengio. 2016. Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1. arXiv preprint arXiv:1602.02830 (2016).

[63] Yin Cui, Yang Song, Chen Sun, Andrew Howard, and Serge Belongie. 2018. Large Scale Fine-Grained Categorization and Domain-Specific Transfer Learning. In IEEE Conference on Computer Vision and Pattern Recognition.

[64] Angela Dai, Angel X Chang, Manolis Savva, Maciej Halber, Thomas Funkhouser, and Matthias Nießner. 2017. ScanNet: Richly-annotated 3D Reconstructions of Indoor Scenes. In IEEE Conference on Computer Vision and Pattern Recognition.

[65] Pengcheng Dai, Jianlei Yang, Xucheng Ye, Xingzhou Cheng, Junyu Luo, Linghao Song, Yiran Chen, and Weisheng Zhao. 2020. SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training. In Design Automation Conference.

[66] William J Dally, Yatish Turakhia, and Song Han. 2020. Domain-Specific Hardware Accelerators. Communications of the ACM 63, 7 (2020).

[67] Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. 2009. ImageNet: A Large-Scale Hierarchical Image Database. In IEEE Conference on Computer Vision and Pattern Recognition.

[68] Lei Deng, Guoqi Li, Song Han, Luping Shi, and Yuan Xie. 2020. Model Compression and Hardware Acceleration for Neural Networks: A Comprehensive Survey. Proceedings of the IEEE (2020).

[69] Li Deng, Jinyu Li, Jui-Ting Huang, Kaisheng Yao, Dong Yu, Frank Seide, Michael Seltzer, Geoff Zweig, Xiaodong He, Jason Williams, Yifan Gong, and Alex Acero. 2013. Recent Advances in Deep Learning for Speech Research at Microsoft. In IEEE International Conference on Acoustics, Speech and Signal Processing.

[70] Emily L Denton, Wojciech Zaremba, Joan Bruna, Yann LeCun, and Rob Fergus. 2014. Exploiting Linear Structure Within Convolutional Networks for Efficient Evaluation. In Conference on Neural Information Processing Systems.

[71] Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. 2018. BERT: Pre-Training of Deep Bidirectional Transformers for Language Understanding. In Conference of the North American Chapter of the Association for Computational Linguistics.

[72] Yaoyao Ding, Ligeng Zhu, Zhihao Jia, Gennady Pekhimenko, and Song Han. 2020. IOS: Inter-Operator Scheduler for CNN Acceleration. arXiv preprint arXiv:2011.01302 (2020).

[73] Jeff Donahue, Yangqing Jia, Oriol Vinyals, Judy Hoffman, Ning Zhang, Eric Tzeng, and Trevor Darrell. 2014. DeCAF: A Deep Convolutional Activation Feature for Generic Visual Recognition. In International Conference on Machine Learning.

[74] Zhen Dong, Zhewei Yao, Amir Gholami, Michael W Mahoney, and Kurt Keutzer. 2019. HAWQ: Hessian AWare Quantization of Neural Networks with Mixed-Precision. In International Conference on Computer Vision.

[75] Zidong Du, Robert Fasthuber, Tianshi Chen, Paolo Ienne, Ling Li, Tao Luo, Xiaobing Feng, Yunji Chen, and Olivier Temam. 2015. ShiDianNao: Shifting Vision Processing Closer to the Sensor. In International Symposium on Computer Architecture.

[76] Yousef Elkurdi, David Fernández, Evgenii Souleimanov, Dennis Giannacopoulos, and Warren J Gross. 2008. FPGA Architecture and Implementation of Sparse Matrix-Vector Multiplication for the Finite Element Method. Computer Physics Communications 178, 8 (2008), 558–570.
[77] Thomas Elsken, Jan Hendrik Metzen, and Frank Hutter. 2018. Efficient Multi-Objective Neural Architecture Search via Lamarckian Evolution. In International Conference on Learning Representations.

[78] Thomas Elsken, Jan Hendrik Metzen, and Frank Hutter. 2019. Neural Architecture Search: A Survey. Journal of Machine Learning Research 20, 55 (2019), 1–21.

[79] Andries Petrus Engelbrecht. 2001. A New Pruning Heuristic Based on Variance Analysis of Sensitivity Information. IEEE Transactions on Neural Networks 12, 6 (2001), 1386–1399.

[80] Quanfu Fan, Chun-Fu Chen, Hilde Kuehne, Marco Pistoia, and David Cox. 2019. More Is Less: Learning Efficient Video Representations by Big-Little Network and Depthwise Temporal Aggregation. In Conference on Neural Information Processing Systems.

[81] Igor Fedorov, Ryan P Adams, Matthew Mattina, and Paul N Whatmough. 2019. SpArSe: Sparse Architecture Search for CNNs on Resource-Constrained Microcontrollers. In Conference on Neural Information Processing Systems.

[82] William Fedus, Barret Zoph, and Noam Shazeer. 2021. Switch Transformers: Scaling to Trillion Parameter Models with Simple and Efficient Sparsity. arXiv preprint arXiv:2101.03961 (2021).

[83] Christoph Feichtenhofer. 2020. X3D: Expanding Architectures for Efficient Video Recognition. In IEEE Conference on Computer Vision and Pattern Recognition.

[84] Christoph Feichtenhofer, Axel Pinz, and Richard Wildes. 2016. Spatiotemporal Residual Networks for Video Action Recognition. In Conference on Neural Information Processing Systems.

[85] Christoph Feichtenhofer, Axel Pinz, and Andrew Zisserman. 2016. Convolutional Two-Stream Network Fusion for Video Action Recognition. In IEEE Conference on Computer Vision and Pattern Recognition.

[86] Jonathan Frankle and Michael Carbin. 2018. The Lottery Ticket Hypothesis: Finding Sparse, Trainable Neural Networks. In International Conference on Learning Representations.

[87] Jonathan Frankle, Gintare Karolina Dziugaite, Daniel Roy, and Michael Carbin. 2020. Linear Mode Connectivity and the Lottery Ticket Hypothesis. In International Conference on Machine Learning.

[88] Jonathan Frankle, David J Schwab, and Ari S Marcos. 2020. Training BatchNorm and Only BatchNorm: On the Expressive Power of Random Features in CNNs. arXiv preprint arXiv:2003.00152 (2020).

[89] Chuang Gan, Naiyan Wang, Yi Yang, Dit-Yan Yeung, and Alex G Hauptmann. 2015. DevNet: A Deep Event Network for Multimedia Event Detection and Evidence Recounting. In IEEE Conference on Computer Vision and Pattern Recognition.

[90] Mingyu Gao, Jing Pu, Xuan Yang, Mark Horowitz, and Christos Kozyrakis. 2017. TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory. In International Conference on Architectural Support for Programming Languages and Operating Systems.

[91] Golnaz Ghiasi, Tsung-Yi Lin, and Quoc V Le. 2019. NAS-FPN: Learning Scalable Feature Pyramid Architecture for Object Detection. In IEEE Conference on Computer Vision and Pattern Recognition.

[92] C Lee Giles and Christian W Omlin. 1994. Pruning Recurrent Neural Networks for Improved Generalization Performance. IEEE Transactions on Neural Networks 5, 5 (1994), 848–851.

[93] Ross Girshick. 2015. Fast R-CNN. In International Conference on Computer Vision.

[94] Gene H Golub and Charles F Van Loan. 1996. Matrix Computations. (1996).

[95] Yunchoa Gong, Lian Liu, Ming Yang, and Lubomir Bourdev. 2014. Compressing Deep Convolutional Networks using Vector Quantization. arXiv preprint arXiv:1412.6115 (2014).

[96] Mitchell A Gordon, Kevin Duh, and Nicholas Andrews. 2020. Compressing BERT: Studying the Effects of Weight Pruning on Transfer Learning. arXiv preprint arXiv:2002.08307 (2020).

[97] Saurabh others Goyal. 2020. PoWER-BERT: Accelerating BERT inference for Classification Tasks. In International Conference on Machine Learning.

[98] Benjamin Graham. 2015. Sparse 3D Convolutional Neural Networks. In British Machine Vision Conference.

[99] Benjamin Graham, Martin Engelcke, and Laurens van der Maaten. 2018. 3D Semantic Segmentation With Submanifold Sparse Convolutional Networks. In IEEE Conference on Computer Vision and Pattern Recognition.

[100] Paul Grigoras, Pavel Burovskiy, Wayne Luk, and Spencer Sherwin. 2016. Optimising Sparse Matrix Vector Multiplication for Large Scale FEM Problems on FPGA. In International Conference on Field Programmable Logic and Applications.

[101] Audrunas Gruslys, Rémi Munos, Ivo Danihelka, Marc Lanctot, and Alex Graves. 2016. Memory-Efficient Backpropagation Through Time. In Conference on Neural Information Processing Systems.

[102] Jiatao Gu, James Bradbury, Caiming Xiong, Victor OK Li, and Richard Socher. 2018. Non-Autoregressive Neural Machine Translation. In International Conference on Learning Representations.

[103] Jiatao Gu, Changhan Wang, and Jake Zhao. 2019. Levenshtein Transformer. In Conference on Neural Information Processing Systems.

[104] Haoqiang Guo, Lu Peng, Jian Zhang, Qing Chen, and Travis D LeCompte. 2020. ATT: A Fault-Tolerant ReRAM Accelerator for Attention-Based Neural Networks. In International Conference on Computer Design.
[105] Yiwen Guo, Anbang Yao, and Yurong Chen. 2016. Dynamic Network Surgery for Efficient DNNs. In Conference on Neural Information Processing Systems.

[106] Zichao Guo, Xiangyu Zhang, Haoyuan Mu, Wen Heng, Zechun Liu, Yichen Wei, and Jian Sun. 2020. Single Path One-Shot Neural Architecture Search with Uniform Sampling. In European Conference on Computer Vision.

[107] Suyog Gupta, Ankur Agrawal, Kailash Gopalakrishnan, and Prithish Narayanan. 2015. Deep Learning with Limited Numerical Precision. In International Conference on Machine Learning.

[108] Tae Jun Ham, Sung Jun Jung, Seonghak Kim, Young H Oh, Yeonhong Park, Yoonho Song, Jung-Hun Park, Sanghee Lee, Kyoungh Park, Jae W Lee, and Deog-Kyoon Jeong. 2020. A3: Accelerating Attention Mechanisms in Neural Networks with Approximation. In IEEE International Symposium on High-Performance Computer Architecture.

[109] Dongyoon Han, Jiwan Kim, and Junmo Kim. 2017. Deep Pyramidal Residual Networks. In IEEE Conference on Computer Vision and Pattern Recognition.

[110] Lei Han, Tian Zheng, Lan Xu, and Lu Fang. 2020. OccuSeg: Occupancy-Aware 3D Instance Segmentation. In IEEE Conference on Computer Vision and Pattern Recognition.

[111] Song Han. 2017. Efficient Methods and Hardware for Deep Learning. Ph.D. Dissertation. Stanford University.

[112] Song Han, Junlong Kang, Huizi Mao, Yiming Hu, Xin Li, Yubin Li, Dongliang Xie, Hong Luo, Song Yao, Yu Wang, Huazhong Yang, and William J Dally. 2017. ESE: Efficient Speech Recognition Engine with Sparse LSTM on FPGA. In ACM/SIGDA International Symposium on Field-Programmable Gate Arrays.

[113] Song Han, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark A Horowitz, and William J Dally. 2016. EIE: Efficient Inference Engine on Compressed Deep Neural Network. In International Symposium on Computer Architecture.

[114] Song Han, Huizi Mao, and William J Dally. 2016. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. In International Conference on Learning Representations.

[115] Song Han, Jeff Pool, John Tran, and William J Dally. 2015. Learning Both Weights and Connections for Efficient Neural Networks. In Conference on Neural Information Processing Systems.

[116] Albert Haque, Michelle Guo, Alexandre Alahi, Serena Yeung, Zelun Luo, Alisha Rege, Jeffrey Jopling, Lance Downing, William Beninati, Amit Singh, Terry Pflachek, Arnold Milstein, and Li Fei-Fei. 2017. Towards Vision-Based Smart Hospitals: A System for Tracking and Monitoring Hand Hygiene Compliance. In Machine Learning for Healthcare Conference.

[117] Babak Hassibi and David G Stork. 1993. Second Order Derivatives for Network Pruning: Optimal Brain Surgeon. In Conference on Neural Information Processing Systems.

[118] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. 2016. Deep Residual Learning for Image Recognition. In IEEE Conference on Computer Vision and Pattern Recognition.

[119] Xin He, Kaiyong Zhao, and Xiaowen Chu. 2021. AutoML: A Survey of the State-of-the-Art. Knowledge-Based Systems 212 (2021), 106622.

[120] Yihui He, Ji Lin, Zhijian Liu, Hanrui Wang, Li-Jia Li, and Song Han. 2018. AMC: AutoML for Model Compression and Acceleration on Mobile Devices. In European Conference on Computer Vision.

[121] Yihui He, Xiangyu Zhang, and Jian Sun. 2017. Channel Pruning for Accelerating Very Deep Neural Networks. In International Conference on Computer Vision.

[122] Geoffrey Hinton, Li Deng, Dong Yu, George E Dahl, Abdel-rahman Mohamed, Navdeep Jaitly, Andrew Senior, Vincent Vanhoucke, Patrick Nguyen, Tara N Sainath, and Brian Kingsbury. 2012. Deep Neural Networks for Acoustic Modeling in Speech Recognition: The Shared Views of Four Research Groups. IEEE Signal Processing Magazine 29, 6 (2012), 82–97.

[123] Geoffrey Hinton, Oriol Vinyals, and Jeff Dean. 2015. Distilling the Knowledge in a Neural Network. arXiv preprint arXiv:1503.02531 (2015).

[124] Andrew Howard, Mark Sandler, Grace Chu, Liang-Chieh Chen, Bo Chen, Mingxing Tan, Weijun Wang, Yukun Zhu, Ruoming Pang, Vijay Vasudevan, Quoc V Le, and Hartwig Adam. 2019. Searching for MobileNetV3. In International Conference on Computer Vision.

[125] Andrew G Howard, Menglong Zhu, Bo Chen, Dimitry Kalenichenko, Weijun Wang, Tobias Weyand, Marco Andreetto, and Hartwig Adam. 2017. MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. arXiv preprint arXiv:1704.04861 (2017).

[126] Baotian Hu, Zhengdong Lu, Hang Li, and Qingcai Chen. 2014. Convolutional Neural Network Architectures for Matching Natural Language Sentences. In Conference on Neural Information Processing Systems.

[127] Qingyong Hu, Bo Yang, Linhai Xie, Stefano Rosa, Yulan Guo, Zhihua Wang, Niki Trigoni, and Andrew Markham. 2020. RandLA-Net: Efficient Semantic Segmentation of Large-Scale Point Clouds. In IEEE Conference on Computer Vision and Pattern Recognition.

[128] Gao Huang, Danlu Chen, Tianhong Li, Felix Wu, Laurens van der Maaten, and Kilian Q Weinberger. 2018. Multi-Scale Dense Networks for Resource Efficient Image Classification. In International Conference on Learning Representations.
[129] Qiangui Huang, Weiyue Wang, and Ulrich Neumann. 2018. Recurrent Slice Networks for 3D Segmentation on Point Clouds. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[130] Forrest N Iandola, Song Han, Matthew W Moskewicz, Khalid Ashraf, William J Dally, and Kurt Keutzer. 2016. SqueezeNet: AlexNet-Level Accuracy with 50× Fewer Parameters and <0.5MB Model Size. *arXiv preprint arXiv:1602.07360* (2016).

[131] Andrey Ignatov, Radu Timofte, William Chou, Ke Wang, Max Wu, Tim Hartley, and Luc Van Gool. 2018. AI Benchmark: Running Deep Neural Networks on Android Smartphones. *arXiv preprint arXiv:1810.01109* (2018).

[132] Sergey Ioffe and Christian Szegedy. 2015. Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift. In *International Conference on Machine Learning*.

[133] Benoît Jacob, Skirmantas Kligys, Bo Chen, Menglong Zhu, Matthew Tang, Andrew Howard, Hartwig Adam, and Dmitry Kalchenchenko. 2018. Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[134] Max Jaderberg, Andrea Vedaldi, and Andrew Zisserman. 2014. Speeding Up Convolutional Neural Networks with Low Rank Expansions. In *British Machine Vision Conference*.

[135] Ernest Jamro, Tomasz Pabś, Pawel Russek, and Kazimierz Wiatr. 2015. The Algorithms for FPGA Implementation of Sparse Matrices Multiplication. *Computing and Informatics* 33, 3 (2015), 667–684.

[136] Hanhwi Jang, Joonsung Kim, Jae-Eon Jo, Jaewon Lee, and Jangwoo Kim. 2019. MnnFast: A Fast and Scalable System Architecture for Memory-Augmented Neural Networks. In *International Symposium on Computer Architecture*.

[137] Zhihao Jia, Oded Padon, James Thomas, Todd Warszawski, Matei Zaharia, and Alex Aiken. 2019. TASO: Optimizing Deep Learning Computation with Automatic Generation of Graph Substitutions. In *ACM Symposium on Operating Systems Principles*.

[138] Zhihao Jia, Matei Zaharia, and Alex Aiken. 2018. Beyond Data and Model Parallelism for Deep Neural Networks. In *International Conference on Machine Learning*.

[139] Li Jiang, Hengshuang Zhao, Shaoshuai Shi, Shu Liu, Chi-Wing Fu, and Jiaya Jia. 2020. PointGroup: Dual-Set Point Grouping for 3D Instance Segmentation. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[140] Weitao Jiang, Lei Yang, Edwin Hsing-Mean Sha, Qingfeng Zhuge, Shouzhen Gu, Sakyasingha Dasgupta, YiYu Shi, and Jingtong Hu. 2020. Hardware/Software Co-Exploration of Neural Architectures. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 39, 12 (2020), 4805–4815.

[141] Xiaotang Jiang, Huan Wang, Yiliu Chen, Ziqi Wu, Lichuan Wang, Bin Zou, Yafeng Yang, Zongyang Cui, Yu Cai, Tianhang Yu, Chengfei Lv, and Zhuhua Wu. 2020. MNN: A Universal and Efficient Inference Engine. In *Conference on Machine Learning and Systems*.

[142] Arthur Jochems, Timo M Deist, Issam El Naqa, Marc Kessler, Chuck Mayo, Jackson Reeves, Shruti Jolly, Martha Matuszak, Randall Ten Haken, Johan van Soest, Cary Oberije, Corinne Faivre-Finn, Gareth Price, Dirk de Ruyscher, Philippe Lambin, and Andre Dekker. 2017. Developing and Validating a Survival Prediction Model for NSCLC Patients Through Distributed Learning Across 3 Countries. *International Journal of Radiation Oncology, Biology, Physics* 99, 2 (2017), 344–352.

[143] Patrick Judd, Jorge Albericio, Tayler Hetherington, Tor M Aamodt, and Andreas Moshovos. 2016. Stripes: Bit-Serial Deep Neural Network Computing. In *IEEE/ACM International Symposium on Microarchitecture*.

[144] Sheng-Chun Kao, Geonhwa Jeong, and Tushar Krishna. 2020. Confuciux: Autonomous Hardware Resource Assignment for DNN Accelerators using Reinforcement Learning. In *IEEE/ACM International Symposium on Microarchitecture*.

[145] Andrej Karpathy, George Toderici, Sanketh Shetty, Thomas Leung, Rahul Sukthankar, and Li Fei-Fei. 2014. Large-Scale Video Classification with Convolutional Neural Networks. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[146] Gyuwan Kim and Kyeunghyun Cho. 2020. Length-Adaptive Transformer: Train Once with Length Drop, Use Anytime with Search. *arXiv preprint arXiv:2010.07003* (2020).

[147] Sehoon Kim, Amir Gholami, Zhewei Yao, Michael W Mahoney, and Kurt Keutzer. 2021. I-BERT: Integer-only BERT Quantization. *arXiv preprint arXiv:2101.01321* (2021).

[148] Yoon Kim. 2014. Convolutional Neural Networks for Sentence Classification. In *Conference on Empirical Methods in Natural Language Processing*.

[149] Yong-Deok Kim, Eunhyeok Park, Sungjoo Yoo, TaeLim Choi, Lu Yang, and Dongjun Shin. 2015. Compression of Deep Convolutional Neural Networks for Fast and Low Power Mobile Applications. *arXiv preprint arXiv:1511.06530* (2015).

[150] Nikita Kitaev, Lukasz Kaiser, and Anselm Levskaya. 2019. Reformer: The Efficient Transformer. In *International Conference on Learning Representations*.

[151] Jakub Konečný, H Brendan McMahan, Felix X Yu, Peter Richtárik, Ananda Theertha Suresh, and Dave Bacon. 2016. Federated Learning: Strategies for Improving Communication Efficiency. *arXiv preprint arXiv:1610.05492* (2016).

[152] Simon Kornblith, Jonathon Shlens, and Quoc V Le. 2019. Do Better ImageNet Models Transfer Better?. In *IEEE Conference on Computer Vision and Pattern Recognition*.}

*ACM Trans. Des. Autom. Electron. Syst., Vol. 27, No. 3, Article 20. Publication date: November 2021.*
[153] Jean-Francois Lalleche, Clement Fuji, Tsang Artem Rozantsev, Wenzheng Chen, Tommy Xiang Rev Leabedian, Sanja Fidler, Krishna Murthy, Jatavallabha, Edward Smith. 2019. Kaolin: A Pytorch Library for Accelerating 3D Deep Learning Research. arXiv preprint arXiv:1911.05063 (2019).

[154] Alex Krizhevsky and Geoffrey Hinton. 2009. Learning Multiple Layers of Features from Tiny Images. Technical Report. University of Toronto.

[155] Alex Krizhevsky, Ilya Sutskever, and Geoffrey E Hinton. 2012. ImageNet Classification with Deep Convolutional Neural Networks. In Conference on Neural Information Processing Systems.

[156] Jason Kuen, Xiangfeng Kong, Zhe Lin, Gang Wang, Jianxiong Yin, Simon See, and Yap-Peng Tan. 2018. Stochastic Downsampling for Cost-Adjustable Inference and Improved Regularization in Convolutional Networks. In IEEE Conference on Computer Vision and Pattern Recognition.

[157] Jean Lahoud, Bernard Ghanem, Marc Pollefeys, and Martin R Oswald. 2019. 3D Instance Segmentation via Multi-Task Metric Learning. In International Conference on Computer Vision.

[158] Shiyi Lan, Ruichi Yu, Gang Yu, and Larry S Davis. 2019. Modeling Local Geometric Structure of 3D Point Clouds using Geo-CNN. In IEEE Conference on Computer Vision and Pattern Recognition.

[159] Loic Landrieu and Martin Simonovsky. 2018. Large-Scale Point Cloud Semantic Segmentation With Superpoint Graphs. In IEEE Conference on Computer Vision and Pattern Recognition.

[160] Vadim Lebedev, Varoslav Ganin, Maximakh Rakhuba, Ivoan Oseledets, and Victor Lempitsky. 2014. Speeding-Up Convolutional Neural Networks Using Fine-tuned CP-Decomposition. arXiv preprint arXiv:1412.6553 (2014).

[161] Vadim Lebedev and Victor Lempitsky. 2016. Fast ConvNets Using Group-Wise Brain Damage. In IEEE Conference on Computer Vision and Pattern Recognition.

[162] Yann LeCun, Corinna Cortes, and Christopher JC Burges. 2010. MNIST Handwritten Digit Database. AT&T Labs [Online]. Available: http://yann.lecun.com/exdb/mnist (2010).

[163] Yann LeCun, John S Denker, Sara A Solla, Richard E Howard, and Lawrence D Jackel. 1989. Optimal Brain Damage. In Conference on Neural Information Processing Systems.

[164] Jinmook Lee, Changhyeon Kim, Sanghoon Kang, Dongjoo Shin, Sangyeob Kim, and Hoi-Jun Yoo. 2018. UNPU: A 50.6 TOPS/W Unified Deep Neural Network Accelerator with 1b-to-16b Fully-Variable Weight Bit-Precision. In International Solid-State Circuits Conference.

[165] Juho Lee, Yoonho Lee, Jungtaek Kim, Adam Kosiorek, Seungjin Choi, and Yee Whye Teh. 2019. Set Transformer: A 50.6 TOPS/W Unified Deep Neural Network Accelerator with 1b-to-16b Fully-Variable Weight Bit-Precision. In International Conference on Machine Learning.

[166] Tao Lei, Yu Zhang, Sida I Wang, Hui Dai, and Yoav Artzi. 2017. Simple Recurrent Units for Highly Parallelizable Recurrence. In Conference on Empirical Methods in Natural Language Processing.

[167] Fengfu Li, Bo Zhang, and Bin Liu. 2016. Ternary Weight Networks. arXiv preprint arXiv:1605.04711 (2016).

[168] Guohao Li, Matthias Müller, Guocheng Qian, Itzel C. Delgadillo, Abdulellah Abualshour, Ali Thabet, and Bernard Ghanem. 2021. DeepGCNs: Making GCNs Go as Deep as CNNs. IEEE Transactions on Pattern Analysis and Machine Intelligence (2021).

[169] Guohao Li, Guocheng Qian, Itzel C Delgadillo, Matthias Muller, Ali Thabet, and Bernard Ghanem. 2020. SGAS: Sequential Greedy Architecture Search. In IEEE Conference on Computer Vision and Pattern Recognition.

[170] Guohao Li, Mengmeng Xu, Silvio Giancola, Ali Thabet, and Bernard Ghanem. 2020. LC-NAS: Latency Constrained Neural Architecture Search for Point Cloud Networks. arXiv preprint arXiv:2008.10309 (2020).

[171] Hao Li, Asim Kadav, Igor Durdanovic, Hanan Samet, and Hans Peter Graf. 2017. Pruning Filters for Efficient ConvNets. In International Conference on Learning Representations.

[172] Muyang Li, Ji Lin, Yaoqiao Ding, Zhijian Liu, Jun-Yan Zhu, and Song Han. 2020. GAN Compression: Efficient Architectures for Interactive Conditional GANs. In IEEE Conference on Computer Vision and Pattern Recognition.

[173] Yangyan Li, Rui Bu, Mingchao Sun, Wei Wu, Xinhan Di, and Baoquan Chen. 2018. PointCNN: Convolution on 3D Point Clouds. In Conference on Neural Information Processing Systems.

[174] Ji Lin, Wei-Ming Chen, Yujun Lin, John Cohn, Chuang Gan, and Song Han. 2020. MCUNet: Tiny Deep Learning on IoT Devices. arXiv preprint arXiv:2007.10319 (2020).

[175] Ji Lin, Chuang Gan, and Song Han. 2019. Training Kinetics in 15 Minutes: Large-Scale Distributed Training on Videos. arXiv preprint arXiv:1910.00932 (2019).

[176] Ji Lin, Chuang Gan, and Song Han. 2019. TSM: Temporal Shift Module for Efficient Video Understanding. In International Conference on Computer Vision.

[177] Ji Lin, Yongming Rao, and Jiwen Lu. 2017. Runtime Neural Pruning. In Conference on Neural Information Processing Systems.
Weng, Song Han, Tim Kraska, and Mohammad Alizadeh. 2019. Park: An Open Platform for Learning-Augmented Computer Systems. In Conference on Neural Information Processing Systems.

[206] Jiageng Mao, Xiaogang Wang, and Hongsheng Li. 2019. Interpolated Convolutional Networks for 3D Point Cloud Understanding. In International Conference on Computer Vision.

[207] Daniel Maturana and Sebastian Scherer. 2015. VoxNet: A 3D Convolutional Neural Network for Real-Time Object Recognition. In IEEE/RSJ International Conference on Intelligent Robots and Systems.

[208] Brendan McMaham, Eider Moore, Daniel Ramage, Seth Hampson, and Blaise Aguer a y Arcas. 2016. Communication-Efficient Learning of Deep Networks from Decentralized Data. In International Conference on Artificial Intelligence and Statistics.

[209] Paul Michel, Omer Levy, and Graham Neubig. 2019. Are Sixteen Heads Really Better Than One?. In Conference on Neural Information Processing Systems.

[210] Tomáš Mikolov, Martin Karafiát, Lukáš Burget, Jan Černocký, and Sanjeev Khudanpur. 2010. Recurrent Neural Network Based Language Model. In Conference of the International Speech Communication Association.

[211] Azalia Mirhoseini, Anna Goldie, Hieu Pham, Benoit Steiner, Quoc V Le, and Jeff Dean. 2018. A Hierarchical Model for Device Placement. In International Conference on Learning Representations.

[212] Azalia Mirhoseini, Hieu Pham, Quoc V Le, Benoit Steiner, Rasmus Larsen, Yuefeng Zhou, Naveen Kumar, Mohammad Norouzi, Samy Bengio, and Jeff Dean. 2017. Device Placement Optimization with Reinforcement Learning. In International Conference on Machine Learning.

[213] Pavlo Molchanov, Stephen Tyree, Tero Karras, Timo Aila, and Jan Kautz. 2017. Pruning Convolutional Neural Networks for Resource Efficient Transfer Learning. In International Conference on Learning Representations.

[214] Pramod Kaushik Mudrakarta, Mark Sandler, Andrey Zhmoginov, and Andrew Howard. 2019. K for the Price of 1: Parameter-Efficient Multi-Task and Transfer Learning. In International Conference on Learning Representations.

[215] Markus Nagel, Mart van Baalen, Tijmen Blankevoort, and Max Welling. 2019. Data-Free Quantization Through Weight Equalization and Bias Correction. In International Conference on Computer Vision.

[216] Wei Niu, Xiaolong Ma, Sheng Lin, Shihao Wang, Xuehai Qian, Xue Lin, Yanzhi Wang, and Bin Ren. 2020. PatDNN: Achieving Real-Time DNN Execution on Mobile Devices with Pattern-Based Weight Pruning. In International Conference on Architectural Support for Programming Languages and Operating Systems.

[217] Kaoru Ota, Minh Son Dao, Vasileios Mezaris, and Francesco G. B. De Natale. 2017. Deep Learning for Mobile Multimedia: A Survey. ACM Transactions on Multimedia Computing, Communications, and Applications 13, 35 (2017), 1–22.

[218] Subhankar Pal, Jonathan Beaumont, Dong-Hyeon Park, Aporva Amarnath, Siying Feng, Chaitali Chakrabarti, Hun-Seok Kim, David Blauw, Trevor Mudge, and Ronald Drexlinski. 2018. OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator. In IEEE International Symposium on High-Performance Computer Architecture.

[219] Angshuman Parashar, Minsoo Rhu, Anurag Mukkara, Antonio Puglielli, Rangharajan Venkatesan, Brucek Khailany, Joel Emer, Stephen W Keckler, and William J Dally. 2017. SCNN: An Accelerator for Compressed-Sparse Convolutional Neural Networks. In International Symposium on Computer Architecture.

[220] Jongsoo Park, Sheng Li, Wei Wen, Ping Tak Peter Tang, Hai Li, Yiran Chen, and Pradeep Dubey. 2016. Faster CNNs with Direct Sparse Convolutions and Guided Pruning. arXiv preprint arXiv:1608.01409 (2016).

[221] Seongwook Park, Kyeongryeol Bong, Dongjoon Shin, Jinmook Lee, Sungpill Choi, and Hoi-Jun Yoo. 2015. A 1.93TOPS/W Scalable Deep Learning/Inference Processor with Tetra-Parallel MIMD Architecture for Big-Data Applications. In IEEE International Solid-State Circuits Conference.

[222] Seongskik Park, Jaehee Jang, Seijoon Kim, Byunggook Na, and Sungroh Yoon. 2020. Memory-Augmented Neural Networks on FPGA for Real-Time and Energy-Efficient Question Answering. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2020).

[223] Niki Parmar, Ashish Vaswani, Jakob Uszkoreit, Lukasz Kaiser, Noam Shazeer, Alexander Ku, and Dustin Tran. 2018. Image Transformer. In International Conference on Machine Learning.

[224] Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas Kopf, Edward Yang, Zachary DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. 2019. PyTorch: An Imperative Style, High-Performance Deep Learning Library. In Conference on Neural Information Processing Systems.

[225] Maurice Peemen, Arnaud AA Setio, Bart Mesman, and Henk Corporaal. 2013. Memory-Centric Accelerator Design for Convolutional Neural Networks. In IEEE International Conference on Computer Design.

[226] Hieu Pham, Melody Y Guan, Barret Zoph, Quoc V Le, and Jeff Dean. 2018. Efficient Neural Architecture Search via Parameter Sharing. In International Conference on Machine Learning.

[227] AJ Piergiovanni, Anelia Angelova, and Michael S Ryoo. 2019. Tiny Video Networks. arXiv preprint arXiv:1910.06961 (2019).
[228] AJ Piergiovanni, Anelia Angelova, Alexander Toshev, and Michael S Ryoo. 2019. Evolving Space-Time Neural Architectures for Videos. In International Conference on Computer Vision.

[229] Charles R Qi, Or Litany, Kaiming He, and Leonidas J Guibas. 2019. Deep Hough Voting for 3D Object Detection in Point Clouds. In International Conference on Computer Vision.

[230] Charles R Qi, Wei Liu, Chenxia Wu, Hao Su, and Leonidas J Guibas. 2018. Frustum PointNets for 3D Object Detection from RGB-D Data. In IEEE Conference on Computer Vision and Pattern Recognition.

[231] Charles R Qi, Hao Su, Kaichun Mo, and Leonidas J Guibas. 2017. PointNet: Deep Learning on Point Sets for 3D Classification and Segmentation. In IEEE Conference on Computer Vision and Pattern Recognition.

[232] Charles R Qi, Hao Su, Matthias Niessner, Angela Dai, Mengyuan Yan, and Leonidas J Guibas. 2016. Volumetric and Multi-View CNNs for Object Classification on 3D Data. In IEEE Conference on Computer Vision and Pattern Recognition.

[233] Charles R Qi, Li Yi, Hao Su, and Leonidas J Guibas. 2017. PointNet++: Deep Hierarchical Feature Learning on Point Sets in a Metric Space. In Conference on Neural Information Processing Systems.

[234] Eric Qin, Ananda Samajdar, Hyoukjun Kwon, Vineet Nadella, Sudarshan Srinivasan, Dipankar Das, Bharat Kaul, and Tushar Krishna. 2020. SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training. In IEEE International Symposium on High-Performance Computer Architecture.

[235] Jiezong Qiu, Hao Ma, Omer Levy, Scott Wen-tau Yih, Sinong Wang, and Jie Tang. 2019. Blockwise Self-Attention for Long Document Understanding. arXiv preprint arXiv:1911.02972 (2019).

[236] Zhaofan Qiu, Ting Yao, and Tao Mei. 2017. Learning Spatio-Temporal Representation with Pseudo-3D Residual Networks. In International Conference on Computer Vision.

[237] Alec Radford, Jeff Wu, Rewon Child, David Luan, Dario Amodei, and Ilya Sutskever. 2019. Language Models are Unsupervised Multitask Learners. (2019).

[238] Ilja Radosavovic, Raj Prateek Kosaraju, Ross Girshick, Kaiming He, and Piotr Dollár. 2020. Designing Network Design Spaces. In IEEE Conference on Computer Vision and Pattern Recognition.

[239] Pranav Rajpurkar, Jian Zhang, Konstantin Lopyrev, and Percy Liang. 2016. SQuAD: 100,000+ Questions for Machine Comprehension of Text. In Conference on Empirical Methods in Natural Language Processing.

[240] Prajit Ramachandran, Barret Zoph, and Quoc V Le. 2017. Searching for Activation Functions. arXiv preprint arXiv:1710.05941 (2017).

[241] Mohammad Rastegari, Vicente Ordonez, Joseph Redmon, and Ali Farhadi. 2016. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks. In European Conference on Computer Vision.

[242] Nikhila Ravi, Jeremy Reizenstein, David Novotny, Taylor Gordon, Wan-Yen Lo, Justin Johnson, and Georgia Gkioxari. 2020. Accelerating 3D Deep Learning with PyTorch3D. arXiv preprint arXiv:2007.08501 (2020).

[243] Esteban Real, Alok Aggarwal, Yanping Huang, and Quoc V Le. 2019. Regularized Evolution for Image Classifier Architecture Search. In AAAI Conference on Artificial Intelligence.

[244] Gernot Riegler, Ali Osman Ulusoy, and Andreas Geiger. 2017. OctNet: Learning Deep 3D Representations at High Resolutions. In IEEE Conference on Computer Vision and Pattern Recognition.

[245] Adriana Romero, Nicolas Ballas, Samira Ebrahimi Kahou, Antoine Chassang, Carlo Gatta, and Yoshua Bengio. 2014. FitNets: Hints for Thin Deep Nets. arXiv preprint arXiv:1412.6550 (2014).

[246] Aurok Roy, Mohammad Saffar, Ashish Vaswani, and David Grangier. 2020. Efficient Content-Based Sparse Attention with Routing Transformers. Transactions of the Association for Computational Linguistics 9, 3 (2020), 53–68.

[247] Manuele Rusci, Marco Fariselli, Alessandro Capotondi, and Luca Benini. 2020. Leveraging Automated Mixed-Low-Precision Quantization for Tiny Edge Microcontrollers. arXiv preprint arXiv:2008.05124 (2020).

[248] Michael S Ryoo, AJ Piergiovanni, Mingxing Tan, and Anelia Angelova. 2020. AssembleNet: Searching for Multi-Stream Neural Connectivity in Video Architectures. In International Conference on Learning Representations.

[249] Tayyar Razeyev, Saber Moradi, David H Albonesi, and Rajit Manchak. 2017. DeepRecon: Dynamically Reconfigurable Architecture for Accelerating Deep Neural Networks. In International Joint Conference on Neural Networks.

[250] Mark Sandler, Andrew Howard, Menglong Zhu, Andrey Zhmoginov, and Liang-Chieh Chen. 2018. MobileNetV2: Inverted Residuals and Linear Bottlenecks. In IEEE Conference on Computer Vision and Pattern Recognition.

[251] Victor Sanh, Lysandre Debut, Julien Chaumond, and Thomas Wolf. 2019. DistilBERT, A Distilled Version of BERT: Smaller, Faster, Cheaper and Lighter. In Conference on Neural Information Processing Systems.

[252] Murugan Sankaradas, Venkata Jakkula, Srijahi Cadambi, Srimat Chakradhar, Igor Durdanovic, Eric Cosatto, and Hans Peter Graf. 2009. A Massively Parallel Coprocessor for Convolutional Neural Networks. In International Conference on Application-Specific Systems, Architectures and Processors.

[253] Frank Seide, Hao Fu, Jasha Droppo, Gang Li, and Dong Yu. 2014. 1-Bit Stochastic Gradient Descent and Application to Data-Parallel Distributed Training of Speech DNNs. In Conference of the International Speech Communication Association.
[278] Mingxing Tan, Ruoming Pang, and Quoc V Le. 2020. EfficientDet: Scalable and Efficient Object Detection. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[279] Zhanhong Tan, Jiebo Song, Xiaolong Ma, Sia-Huat Tan, Hongyang Chen, Yuanqing Miao, Yifu Wu, Shaokai Ye, Yanzhi Wang, Dehui Li, and Kaisheng Ma. 2020. PCNN: Pattern-Based Fine-Grained Regular Pruning Towards Optimizing CNN Accelerators. *arXiv preprint arXiv:2002.04997* (2020).

[280] Haotian Tang, Zhijian Liu, Xiuyu Li, Yujun Lin, and Song Han. 2022. TorchSparse: Efficient Point Cloud Inference Engine. In *Proceedings of Machine Learning and Systems 2022, MLSys 2022, Santa Clara, CA, USA, August 29-September 1, 2022*.

[281] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[282] Limin Wang, Yuanjun Xiong, Zhe Wang, Yujun Lin, Ji Lin, Hanrui Wang, and Song Han. 2020. Searching Efficient 3D Architectures with Sparse Point-Voxel Convolution. In *European Conference on Computer Vision*.

[283] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[284] Du Tran, Heng Wang, Lorenzo Torresani, and Matt Feiszli. 2018. Tangent Transformers for Dense Prediction in 3D. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[285] Lyne P Tchapmi, Christopher B Choy, Iro Armeni, JunYoung Gwak, and Silvio Savarese. 2017. SEGCloud: Semantic Segmentation of 3D Point Clouds. In *International Conference on 3D Vision*.

[286] Hanrui Wang, Zhanghao Wu, Zhijian Liu, Han Cai, Ligeng Zhu, Chuang Gan, and Song Han. 2020. HAT: Hardware-Aware Automated Quantization with Mixed Precision. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[287] Maxim Tatarchenko, Jaesik Park, Vladlen Koltun, and Qian-Yi Zhou. 2018. Tensor Pruning for Dense Prediction in 3D. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[288] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[289] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[290] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[291] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[292] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[293] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[294] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[295] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[296] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[297] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[298] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[299] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[300] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[301] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[302] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[303] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).

[304] Yi Tay, Mostafa Dehghani, Dara Bahri, and Donald Metzler. 2020. Efficient Transformers: A Survey. *arXiv preprint arXiv:2009.06732* (2020).
[302] Peng-Shuai Wang, Yang Liu, Yu-Xiao Guo, Chun-Yu Sun, and Xin Tong. 2017. O-CNN: Octree-Based Convolutional Neural Networks for 3D Shape Analysis. In SIGGRAPH.

[303] Peng-Shuai Wang, Chun-Yu Sun, Yang Liu, and Xin Tong. 2018. Adaptive O-CNN: A Patch-Based Deep Representation of 3D Shapes. In SIGGRAPH Asia.

[304] Qiang Wang, Bei Li, Tong Xiao, Jingbo Zhu, Changliang Li, Derek F. Wong, and Lidia S. Chao. 2019. Learning Deep Transformer Models for Machine Translation. In Conference of the Association for Computational Linguistics.

[305] Sinong Wang, Belinda Li, Madian Khabsa, Han Fang, and Hao Ma. 2020. Linformer: Self-Attention with Linear Complexity. arXiv preprint arXiv:2006.04768 (2020).

[306] Tianzhe Wang, Kuan Wang, Han Cai, Ji Lin, Zhijian Liu, Hanrui Wang, Yujun Lin, and Song Han. 2020. APQ: Joint Search for Network Architecture, Pruning and Quantization Policy. In IEEE Conference on Computer Vision and Pattern Recognition.

[307] Weiyue Wang, Ronald Yu, Qiangu Huang, and Ulrich Neumann. 2018. SGRP: Similarity Group Proposal Network for 3D Point Cloud Instance Segmentation. In IEEE Conference on Computer Vision and Pattern Recognition.

[308] Xin Wang, Fisher Yu, Zi-Yi Dou, Trevor Darrell, and Joseph E Gonzalez. 2018. SkipNet: Learning Dynamic Routing in Convolutional Networks. In European Conference on Computer Vision.

[309] Yue Wang, Yongbin Sun, Ziwei Liu, Sanjay E Sarma, Michael M Bronstein, and Justin M Solomon. 2019. Dynamic Graph CNN for Learning on Point Clouds. In SIGGRAPH.

[310] Ziheng Wang. 2021. SparseDNN: Fast Sparse Deep Learning Inference on CPUs. arXiv preprint arXiv:2101.07948 (2021).

[311] Zihao Wang, Chen Lin, Lu Sheng, Junjie Yan, and Jing Shao. 2020. PV-NAS: Practical Neural Architecture Search for Video Recognition. arXiv preprint arXiv:2011.00826 (2020).

[312] Zongji Wang and Feng Lu. 2019. VoxSegNet: Volumetric CNNs for Semantic Part Segmentation of 3D Shapes. IEEE Transactions on Visualization and Computer Graphics 26, 9 (2019), 2919–2930.

[313] Jianqiao Wangni, Jialei Wang, Ji Liu, and Tong Zhang. 2018. Gradient Sparsification for Communication-Efficient Distributed Optimization. In Conference on Neural Information Processing Systems.

[314] Bingzhen Wei, Bingzhen Wei, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, Yuandong Tian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. 2019. FBNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Search. In IEEE Conference on Computer Vision and Pattern Recognition.

[315] Felix Wu, Angela Fan, Alexei Baevski, Yann N Dauphin, and Michael Auli. 2019. Pay Less Attention with Lightweight and Dynamic Convolutions. In International Conference on Learning Representations.

[316] Wei Wen, Cong Xu, Feng Yan, Chunjie Wu, Yandan Wang, Yiran Chen, and Hai Li. 2017. TernGrad: Ternary Gradients to Reduce Communication in Distributed Deep Learning. In Conference on Neural Information Processing Systems.

[317] Martin Wistuba, Ambrish Rawat, and Tejaswini Pedapati. 2019. A Survey on Neural Architecture Search. arXiv preprint arXiv:1905.01392 (2019).

[318] Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, Yuandong Tian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. 2019. FBNNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Search. In IEEE Conference on Computer Vision and Pattern Recognition.

[319] Felix Wu, Angela Fan, Alexei Baevski, Yann N Dauphin, and Michael Auli. 2019. Pay Less Attention with Lightweight and Dynamic Convolutions. In International Conference on Learning Representations.

[320] Jianqiao Wangni, Jialei Wang, Ji Liu, and Tong Zhang. 2018. Gradient Sparsification for Communication-Efficient Distributed Optimization. In Conference on Neural Information Processing Systems.

[321] Ji Xin, Raphael Tang, Jaejun Lee, Yaoiang Yu, and Jimmy Lin. 2020. DeeBERT: Dynamic Early Exiting for Accelerating BERT Inference. In Conference of the Association for Computational Linguistics.
Yan Yan, Yuxing Mao, and Bo Li. 2018. SECOND: Sparsely Embedded Convolutional Detection.

Christopher Zach, Thomas Pock, and Horst Bischof. 2007. A Duality Based Approach for Realtime TV-L1 Optical Flow. In *IEEE Conference on Computer Vision and Pattern Recognition*.

Serena Yeung, N Lance Downing, Li Fei-Fei, and Arnold Milstein. 2018. Bedside Computer Vision — Moving Artificial Intelligence from Driver Assistance to Patient Safety. *New England Journal of Medicine* 378.

Jiahui Yu and Thomas S Huang. 2019. Universally Slimmable Networks and Improved Training Techniques. In *Conference on Neural Information Processing Systems*.

Jiecao Yu, Andrew Lukefahr, David Palframan, Ganesh Dasika, Reetuparna Das, and Scott Mahlke. 2017. Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism. In *International Symposium on Computer Architecture*.

Jiahui Yu, Linjie Yang, Ning Xu, Jianchao Yang, and Thomas Huang. 2019. Slimmable Neural Networks. In *International Conference on Learning Representations*.

Christopher Zach, Thomas Pock, and Horst Bischof. 2007. A Duality Based Approach for Realtime TV-L1 Optical Flow. In *Joint Pattern Recognition Symposium*.

Ali Hadi Zadeh, Isak Edo, Omar Mohamed Awad, and Andreas Moshovos. 2020. GOBO: Quantizing Attention-Based NLP Models for Low Latency and Energy Efficient Inference. In *IEEE/ACM International Symposium on Microarchitecture*.

Sergey Zagoruyko and Nikos Komodakis. 2017. Paying More Attention to Attention: Improving the Performance of Convolutional Neural Networks via Attention Transfer. In *International Conference on Learning Representations*.

Biao Zhang, Deyi Xiong, and Jinsong Su. 2018. Accelerating Neural Transformer via an Average Attention Network. In *Conference of the Association for Computational Linguistics*.

Chen Zhang, Peng Li, Guangyu Sun, Yijin Guan, Bingjun Xiao, and Jason Cong. 2015. Optimizing FPGA-Based Accelerator Design for Deep Convolutional Neural Networks. In *International Symposium on Field-Programmable Gate Arrays*.

Shijin Zhang, Zidong Du, Lei Zhang, Huiling Lan, Shaoli Liu, Ling Li, Qi Guo, Tianshi Chen, and Yunji Chen. 2016. Cambicon-X: An Accelerator for Sparse Neural Networks. In *IEEE/ACM International Symposium on Microarchitecture*.

Wei Zhang, Lu Hou, Yichun Yin, Lifeng Shang, Xiao Chen, Xin Jiang, and Qun Liu. 2020. TernaryBERT: Distillation-Aware Ultra-Low Bit BERT. In *Conference on Empirical Methods in Natural Language Processing*.

Xiangyu Zhang, Jianhua Zou, Kaiming He, and Jian Sun. 2016. Accelerating Very Deep Convolutional Networks for Classification and Detection. *IEEE Transactions on Pattern Analysis and Machine Intelligence* 38, 10 (2016), 1943–1955.
[353] Zhekai Zhang, Hanrui Wang, Song Han, and William J Dally. 2020. SpArch: Efficient Architecture for Sparse Matrix Multiplication. In *IEEE International Symposium on High-Performance Computer Architecture*.

[354] Xiangyu Zhao, Chong Wang, Ming Chen, Xudong Zheng, Xiaobing Liu, and Jiliang Tang. 2020. AutoEmb: Automated Embedding Dimensionality Search in Streaming Recommendations. *arXiv preprint arXiv:2002.11252* (2020).

[355] Zhao Zhong, Junjie Yan, Wei Wu, Jing Shao, and Cheng-Lin Liu. 2018. Practical Block-Wise Neural Network Architecture Generation. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[356] Shuchang Zhou, Yuxin Wu, Zekun Ni, Xinyu Zhou, He Wen, and Yuheng Zou. 2018. DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[357] Yin Zhou and Oncel Tuzel. 2018. VoxelNet: End-to-End Learning for Point Cloud Based 3D Object Detection. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[358] Chenzhuo Zhu, Song Han, Huizi Mao, and William Dally. 2017. Trained Ternary Quantization. In *International Conference on Learning Representations*.

[359] Ligeng Zhu, Hongzhou Lin, Yao Lu, Yujun Lin, and Song Han. 2021. Delayed Gradient Averaging: Tolerate the Communication Latency in Federated Learning. In *Conference on Neural Information Processing Systems*.

[360] Ligeng Zhu, Zhijian Liu, and Han Song. 2019. Deep Leakage for Gradient. In *Conference on Neural Information Processing Systems*.

[361] Ligeng Zhu, Yao Lu, Yujun Lin, and Song Han. 2019. Distributed Training Across the World. In *NeurIPS Workshop on Systems for ML*.

[362] Sijie Zhu, Taojiaan Yang, Matias Mendieta, and Chen Chen. 2020. A3D: Adaptive 3D Networks for Video Action Recognition. *arXiv preprint arXiv:2011.12384* (2020).

[363] Xizhou Zhu, Yujie Wang, Jifeng Dai, Lu Yuan, and Yichen Wei. 2017. Flow-Guided Feature Aggregation for Video Object Detection. In *International Conference on Computer Vision*.

[364] Zhuotun Zhu, Chenxi Liu, Dong Yang, Alan Yuille, and Daguang Xu. 2019. V-NAS: Neural Architecture Search for Volumetric Medical Image Segmentation. In *International Conference on 3D Vision*.

[365] Ling Zhuo and Viktor K Prasanna. 2005. Sparse Matrix-Vector Multiplication on FPGAs. In *International Symposium on Field-Programmable Gate Arrays*.

[366] Barret Zoph and Quoc V Le. 2017. Neural Architecture Search with Reinforcement Learning. In *International Conference on Learning Representations*.

[367] Barret Zoph, Vijay Vasudevan, Jonathon Shlens, and Quoc V Le. 2018. Learning Transferable Architectures for Scalable Image Recognition. In *IEEE Conference on Computer Vision and Pattern Recognition*.

[368] Dan Zou, Yong Dou, Song Guo, and Shice Ni. 2013. High Performance Sparse Matrix-Vector Multiplication on FPGA. *IEICE Electronics Express* (2013).