Sol-Gel Composites-Based Flexible and Transparent Amorphous Indium Gallium Zinc Oxide Thin-Film Synaptic Transistors for Wearable Intelligent Electronics

Jin-Gi Min and Won-Ju Cho *

Department of Electronic Materials Engineering, Kwangwoon University, Gwangun-ro 20, Nowon-gu, Seoul 01897, Korea; wlsrl1659@naver.com
* Correspondence: chowj@kw.ac.kr; Tel.: +82-2-940-5163

Abstract: In this study, we propose the fabrication of sol-gel composite-based flexible and transparent synaptic transistors on polyimide (PI) substrates. Because a low thermal budget process is essential for the implementation of high-performance synaptic transistors on flexible PI substrates, microwave annealing (MWA) as a heat treatment process suitable for thermally vulnerable substrates was employed and compared to conventional thermal annealing (CTA). In addition, a solution-processed wide-bandgap amorphous In-Ga-Zn (2:1:1) oxide (a-IGZO) channel, an organic polymer chitosan electrolyte-based electric double layer (EDL), and a high-κ Ta₂O₅ thin-film dielectric layer were applied to achieve high flexibility and transparency. The essential synaptic plasticity of the flexible and transparent synaptic transistors fabricated with the MWA process was demonstrated by single spike, paired-pulse facilitation, multi-spike facilitation excitatory post-synaptic current (EPSC), and three-cycle evaluation of potentiation and depression behaviors. Furthermore, we verified the mechanical robustness of the fabricated device through repeated bending tests and demonstrated that the electrical properties were stably maintained. As a result, the proposed sol-gel composite-based synaptic transistors are expected to serve as transparent and flexible intelligent electronic devices capable of stable neural operation.

Keywords: chitosan; microwave annealing; flexible substrate; solution-processed a-IGZO channel; synaptic transistors

1. Introduction

The von Neumann architecture poses significant challenges in the post-Moore era, processing large amounts of data and diverse information while providing ever-increasing computing power with low energy consumption [1–3]. To overcome these problems, extensive studies on neuromorphic computing systems that mimic the behavior of the human brain have been conducted [4–6]. Among the various computing systems that mimic human brain behavior, synaptic transistors are considered one of the most fundamental building blocks of neuromorphic chips [7]. Neuromorphic chips with integrated memory have the processing capacity to conduct large-scale parallel and distributed operations using low power energy [8,9]. To realize these properties, an electric double layer (EDL) is frequently used as the gate dielectric layer in synaptic transistors. In particular, chitosan, a biodegradable, renewable, and biologically evolved material, is attractive among many EDL candidates [10]. In addition, high gate capacitance (>1.0 F/cm²) can be easily achieved from high-density mobile protons owing to the EDL effect of proton-conductive chitosan electrolytes that allow synaptic behavior [11,12]. However, despite these advantages, chitosan electrolytes have limited processing capabilities owing to their low chemical/mechanical resistance and ambient instability, which are expected drawbacks of organic materials. To solve these problems, recent studies have focused on the hybridization of organic and inorganic materials. In particular, Ta₂O₅ is a biocompatible...
high-k material, and when used as a barrier to the chitosan EDL layer, it stabilizes the chemical resistance and improves the mechanical strength, allowing compatibility with the CMOS process of the chitosan layer [13–15]. Meanwhile, the rapid advancement of display technology has accelerated the popularization of transparent and flexible electronic devices, which are expected to fulfill future technological requirements that are difficult to achieve with silicon-based electronic devices [16]. Therefore, both transparent and flexible channels and substrates for manufacturing electronic devices and configuring electronic circuits are essential. In general, prospective channel materials for transparent and flexible thin-film transistors (TFTs) include amorphous silicon (a-Si:H), metal-oxide semiconductors, and organic semiconductors [17,18]. In particular, metal-oxide semiconductors have 10 times higher mobility than a-Si:H and are compatible with the current TFT production workflows. Moreover, they are preferred because of their relatively better stability and electrical performance than their organic counterparts, as well as their low cost and a solution/printing process for mass production. On the other hand, considerable research has been conducted on flexible substrate materials such as polymer plastics, ultra-thin glass (UTG), and metal foil [16,19–23]. Polyimide (PI) is a widely used material owing to its low cost, excellent mechanical/chemical properties, and compatibility at high process temperatures [24–28]. Although PI withstands higher processing temperatures than other plastic substrates, the inherent thermal limitations of polymers cause damage at high temperatures, limiting their applications in flexible electronics or displays [27–30]. Therefore, there is a need for a heat treatment technique to improve the electrical properties of the device while preventing thermal damage to the flexible substrate. Microwave annealing (MWA) is an attractive technology in which materials interact with electromagnetic waves, volumetrically absorb electromagnetic energy, and convert it into heat. Because the sample is directly heated by energy transfer rather than heat transfer, MWA is a cost-effective heat treatment method with no energy wastage. In addition, the heat ramp-up and ramp-down time of MWA is rapid, which allows the main heat treatment processes to be performed in minutes, significantly reducing thermal budgets [31,32].

In this study, we fabricated sol-gel composite-based flexible and transparent amorphous In-Ga-Zn-oxide (a-IGZO) thin-film synaptic transistors on PI substrates. A solution-processed a-IGZO channel, an organic polymer chitosan electrolyte-based EDL, and a high-k Ta₂O₅ thin-film dielectric barrier layer was applied. To fabricate the synaptic transistors without thermal damage to the transparent and flexible PI substrate, MWA with a low thermal budget was applied. The essential synaptic plasticity of flexible and transparent synaptic transistors was evaluated by single spike, paired-pulse facilitation, multi-spike facilitation EPSC, and three-cycle evaluation of potentiation and depression behaviors. In addition, the mechanical robustness and electrical stability of the fabricated synaptic device were verified through repeated bending tests.

2. Materials and Methods

Prior to synaptic transistor fabrication, the PI substrate was spin-coated on rigid glass with a thickness of 6 µm. Then using a plasma-enhanced chemical vapor deposition method, a 100/100 nm thick SiNₓ/SiO₂ protective layer was formed on the PI substrate to avoid chemical damage. The PI substrate was annealed at various microwave powers and furnace temperatures to analyze the effect of MWA on the PI substrate and compare the thermal damage with conventional thermal annealing (CTA). The optical transmittance of the heat-treated PI substrate was measured using an Agilent 8453 UV-visible spectrophotometer (Hewlett-Packard Co., Palo Alto, CA, USA) to identify the thermal damage according to the heat treatment conditions.

To fabricate the synaptic transistors, IGZO precursor solutions were prepared using a sol-gel process. At a molar ratio of 2:1:1, indium nitrate hydrate (In(NO₃)₃·xH₂O), gallium nitrate hydrate (Ga(NO₃)₃·xH₂O), and zinc acetate dehydrate (Zn(CH₃COO)₂·xH₂O) were dissolved in 2-methoxyethanol (C₃H₆O₂) solvent, and mono-ethanolamine [O₂H₇NO] was added as a stabilizer. In a closed vessel, the mixed solution was agitated with a magnetic rod.
at 50 °C for 2 h, aged at room temperature for 24 h, and then filtered using a 0.2 μm syringe filter. For the TFT channel layer, the prepared IGZO (In$_2$O$_3$:Ga$_2$O$_3$:ZnO = 2:1:1 mol.%) precursor solution was spin-coated on the PI substrates at 6000 rpm for 30 s. Subsequently, the spin coated IGZO thin films were baked at 180 °C for 10 min to remove the solvent and impurities, and active channel regions (post-synapse) were formed using photolithography patterning and wet etching using a 30:1 buffered oxide etchant (BOE). Post-deposition annealing (PDA) to improve the electrical properties of the a-IGZO thin film was performed, where MWA with a frequency of 2.45 GHz at 1800 W was carried out in ambient air for 2 min, which is the optimal condition for excellent TFT properties. A 150-nm-thick Ti film was deposited using an electron beam (E-beam) evaporator, and the source and drain (S/D) electrodes were formed by a lift-off method. The chitosan electrolytic film, the main material of the proposed synaptic transistor, was spin-coated at 6000 rpm for 30 s, dried in air for 24 h, and then oven baked at 130 °C for 10 min, yielding a layer with a uniform thickness of 130 ± 5 nm. For the chemical/mechanical barrier layer, an 80-nm-thick high-$k$ Ta$_2$O$_5$ layer was deposited by radio frequency (RF) magnetron sputtering at a working pressure of 4.0 mTorr, an RF power of 75 W, and an Ar flow rate of 20 sccm. The gate electrode (pre-synapse) was formed by depositing an Al film with a thickness of 150 nm using an E-beam evaporator, followed by a lift-off process. Finally, a reactive ion etching (RIE) procedure was performed to open the S/D contact holes.

Figure 1a,b show photographs and optical microscope images (300× magnification), and schematic diagrams of synaptic transistors based on flexible sol-gel composites, respectively. The neuromorphic characteristics, such as transfer curves, hysteresis window, threshold voltage ($V_{th}$), single spike, paired-pulse facilitation (PPF), and multi-spike facilitation excitatory post-synaptic current (EPSC), were measured using an Agilent 4156 B precision semiconductor parameter analyzer. The pre-synaptic spikes and electrical pulses were applied using an Agilent 8110A pulse generator. In addition, potentiation and depression behaviors were assessed to monitor changes in synaptic weights. The synaptic device measurements were performed in a protective metallic dark shield box to avoid external influences, such as light and electrical noise.

![Figure 1](image-url)  
**Figure 1.** (a) Photograph and optical microscope image (300× magnification) of the sol-gel composites-based synaptic transistors. (b) Schematic diagram of sol-gel composites-based synaptic transistors.

Figure 2 shows the optical band gaps of a-IGZO, chitosan, and Ta$_2$O$_5$ layers constituting the sol-gel composite-based synaptic transistors extracted from Tauc plots using the following equation:

$$a(E) = -\frac{1}{d} \ln(T_{normalized}(E))$$

(1)
The optical band gaps for the a-IGZO, chitosan, and Ta<sub>2</sub>O<sub>5</sub> layers are 3.87, 4.07, and 4.22 eV, respectively. Accordingly, the transparency of the sol-gel composite-based synaptic transistors has been demonstrated because each layer has a higher optical band gap than the band gap of visible light.

3. Result and Discussion

Figure 3 shows a photograph and the average transmittance of the pristine, MWA-, and CTA-treated PI substrates. It can be seen that the pristine PI substrates (Figure 3a) and those that were MWA-treated at 1800 W for 2 min (Figure 3b) are nearly identical. On the other hand, the PI substrate treated with CTA at 450 °C showed discoloration and severe cracks due to thermal damage (Figure 3c). Figure 3d,e show the average transmittance of the MWA- and CTA-treated PI substrates in the visible (380–800 nm) region, respectively. It is worth noting that the optical transmittance remained almost constant for MWA despite increasing the microwave power but decreased significantly with temperature from 300 °C for CTA [33]. Typically, solution-processed a-IGZO channels require heat treatment at temperatures significantly higher than 300 °C, but CTA prevents the PDA process because of the thermal damage to the PI substrate (Figure 3). Based on these results, we noted that MWA is an excellent heat treatment method for thermally vulnerable PI substrates and applied it with a low thermal budget as the PDA process for the solution-deposited a-IGZO films.

Figure 4a shows the transfer characteristics (I<sub>D</sub>-V<sub>G</sub>) of the synaptic transistor measured by double-sweeping the gate voltage (V<sub>G</sub>). For the measurement of the double-sweep transfer characteristics, at a constant drain voltage (V<sub>D</sub>) of 1 V, the maximum gate bias (V<sub>G max</sub>) increased positively (forward) by 1 V from 0 to 10 V, and then swept back negatively (reverse). It can be seen that the counterclockwise hysteresis appears owing to the V<sub>G max</sub> double-sweep, and the hysteresis window increases according to the V<sub>G max</sub> sweep range. The counterclockwise hysteresis window occurs owing to the slow polarization response of the mobile ions in the chitosan electrolytes [34]. Figure 4b shows the hysteresis window and threshold voltage (V<sub>th</sub>) as functions of V<sub>G max</sub>. As V<sub>G max</sub> increased from 0 to 10 V, the hysteresis window linearly expanded from 0.74 to 8.17 V with a slope of 0.81 V/V and high linearity (R<sup>2</sup> = 99.31), but V<sub>th</sub> remained almost constant. Charge carriers are generated at the IGZO channel/hybrid-type EDL interface by the polarization of dipoles in the Ta<sub>2</sub>O<sub>5</sub> high-k dielectric and migration of mobile ions in the chitosan electrolyte. Dipole alignment and migration of mobile ions can also occur because of changes in the gate electric field. The larger the value of V<sub>G max</sub>, the stronger the electric field, dipole alignment, and ion accumulation, leading to a constant increase in the hysteresis window. These results make it difficult to swiftly restore the original state. Therefore, the hysteresis of the transfer curves increased in the double-sweep mode owing to the decrease in V<sub>th</sub> and the increase in the drain current (I<sub>D</sub>). This phenomenon is initialized by applying a large negative V<sub>G</sub>.
On the other hand, the amplitude was low and the duration was short, the EPSC value was low; however, the EPSC was sustained by the gradual polarization of the mobile protons inside the chitosan EDL.

Figure 2. Optical band gap of the MWA-treated IGZO channel/hybrid material at temperatures ranging from 300 to 1800 °C. The large negative Vth values indicate that the MWA is an excellent heat treatment method for the thermal damage to the PI substrate. The optical transmittance remained almost constant for MWA de-thermal damage to the PI substrates.

Figure 3. Photographs of thermal damage to the PI substrates during the annealing processes: (a) pristine, (b) MWA 1800 W, and (c) CTA 450 °C. Average transmittance in visible light (380–800 nm) as a function of (d) MWA power and (e) CTA temperature.

Figure 4. (a) Double-sweep transfer curves, and (b) hysteresis window and threshold voltage characteristics as a function of maximum gate sweep voltage. The gate voltage and channel conductance of the synaptic transistors are represented as the presynaptic stimulation and synaptic weights, respectively. The basic neuromorphic property of the synaptic transistors is the EPSC, induced by a single synaptic spike. Furthermore, repetition of a single synaptic spike affects post-synaptic short-term plasticity (STP), long-term plasticity (LTP), and long-term weight generation [38]. Figure 5 shows the single-spike EPSC curves of the sol-gel composite-based synaptic transistors with pulse amplitudes of (a) 1 V and (b) 10 V for pulse durations of 100 to 1000 ms. Figure 5c shows the maximum EPSC with various spike durations and amplitudes. If the spike amplitude was low and the duration was short, the EPSC value was low; however, the EPSC was sustained by the gradual polarization of the mobile protons inside the chitosan EDL. On the
other hand, the higher the single spike amplitude and the longer the duration, the higher the EPSC value. In addition, the solution-processed a-IGZO channel layer was partially penetrated by the mobile protons, thereby increasing the magnitude of the residual EPSC in proportion to the amplitude and duration of the single spike. This indicates that electrochemical doping of solution-processed a-IGZO channels enhances channel conductivity and prolongs the resting time, indicating that synaptic weights can be controlled from STP to LTP [39]. Thus, the stronger and longer the spike stimulus, the greater the weight capacity to simulate human brain operation. Consequently, modulation of the EPSC by two or more repeated spikes is critical for biological systems to decode temporal information [40].

![Figure 5](image_url)

**Figure 5.** Single spike excitatory post-synaptic current (EPSC) curves of the sol-gel composites-based synaptic transistors with amplitudes of (a) 1 V and (b) 10 V for various pulse durations. (c) Maximum EPSC with various spike durations and amplitudes.

PPF is important for controlling synaptic plasticity in biological neural systems. The second synaptic spike produces higher post-synaptic potentials or currents as a function of the spike time interval (t) than the first synaptic spike [41,42]. Figure 6a,b show EPSCs triggered by paired consecutive presynaptic spikes (1 V, 50 ms) with interval times of 55 ms and 2050 ms, respectively. Incompletely relaxed protonic mobile ions make the second EPSC peak (A_2) larger than the first EPSC peak (A_1), and the mobile ions continue to accumulate near the interface [43]. Figure 6c shows the PPF index (A_2/A_1), calculated as the ratio between the two EPSC peaks. At the 55 ms interval, the PPF index was ~130%, but when the interval time was sufficiently long (t > 2050 ms), the PPF index decreased to ~102%. The measured PPF index data were fitted with the following double exponential decay relationship [44,45]:

$$PPF \ index = A + C_1 \exp\left(-\frac{\Delta t}{\tau_1}\right) + C_2 \exp\left(-\frac{\Delta t}{\tau_2}\right)$$

(2)

where A is a constant, C_1 and C_2 are the initial facilitation magnitudes, and \(\tau_1\) and \(\tau_2\) are the characteristic relaxation periods. The PPF exponential decay process is well-fitted by the double-exponential decay relation, as shown by the solid lines. In our suggested synaptic transistors, \(\tau_1\) and \(\tau_2\) were 57 and 1886 ms, respectively.

![Figure 6](image_url)

**Figure 6.** Paired-pulse facilitated excitatory post-synaptic current (EPSC) for (a) 55 ms and (b) 2050 ms intervals under the pulse amplitude of 1 V and duration of 50 ms. (c) PPF index with \(\Delta t\) ranging from 55 ms to 2050 ms.
For the EPSC measurement of multiple presynaptic stimulation spikes, a pre-synaptic spike (4 V, 200 ms) was applied to the gate electrode, and a read voltage (V_D = 1 V) was applied to the S/D electrode; the responses are shown in Figure 7a. The EPSC increased as the number of spikes applied to the gate increased, and then gradually decreased over time after the last spike. Figure 7b shows the change in the maximum EPSC according to the number of pre-spikes and the magnitude of the gate voltage. The maximum EPSC gradually increased as the number of pre-spikes (gate pulses) and gate voltage increased. In addition, the higher the maximum EPSC, the larger is the residual EPSC value. This suggests that by increasing the number of pulses and gate voltage, more mobile proton ions accumulated at the interface between the chitosan electrolyte and the solution-processed α-IGZO layer. This suggests that it takes longer to reach the equilibrium state, indicating LTP characteristics [10,41,46].

Figure 7. (a) Excitatory post-synaptic current (EPSC) facilitated by pre-synaptic stimulation of multiple pre-synaptic stimulation spikes (0–100 cycles). (b) Maximum EPSC according to pre-spikes number.

Figure 8a shows the conductance modulation of 30 potentiation (red circles) and 30 depression (blue circles) pre-synaptic pulses. Pulse patterns for potentiation, depression, and read voltage are shown in Figure 8a. One cycle included 30 potentiation pulses and 30 depression pulses with pulse conditions of 1 V for 150 ms and −1 V for 200 ms. The dynamic range of conductance is from 3.32 μS to 11.85 μS for the proposed synaptic transistors. The endurance of conductance when these potentiation and depression behaviors were repeated three times is shown in Figure 8b, where the conductance modulation remained nearly constant for the three cycles. We also evaluated synaptic weight values in response to stimulation with the potentiation/depression pulses. These results demonstrate that learning processes can be performed in artificial neural networks, indicating their applicability to future artificial synaptic devices [47].

Figure 8. (a) Potentiation and depression behaviors by applying pre-synapse pulses with conditions of 1 V for 150 ms and −1 V for 200 ms. (b) Three-cycle endurance of potentiation and depression behaviors.
Figure 9 shows the results of the bending endurance test of the PI substrate treated with MWA at 1800 W for 2 min to verify its mechanical strength. Figure 9a–c are the bent images of the PI substrate and optical microscopy images of the sol-gel composite-based synaptic transistors after 100 bending tests, while Figure 9d–f show the results after 500 bending tests. Using the most basic and widely used bend radius tests, the flexibility of the PI films was evaluated with a bending diameter of 5 mm and 3 mm. Both the MWA-treated PI substrates and sol-gel composite-based synaptic transistors exhibit excellent bending durability without mechanical damage at 5 mm and 3 mm bending diameters. This is due to the selective heating properties of MWA, where only the sol-gel composite material-based synaptic transistor is subjected to the PDA processing, while the PI substrate remains unheated. Therefore, based on this unique heating behavior, we conclude that MWA is a suitable heat treatment approach for fabricating transparent and flexible electronics on PI substrates.

![Figure 9](image)

**Figure 9.** Polyimide substrates on which sol-gel composite-based synaptic transistor devices were formed using vernier calipers bent to (a) 5 mm and (d) 3 mm in diameter. Optical microscopy images of the sol-gel composite-based synaptic transistor devices after (b) 100 times and (c) 500 bending tests with a diameter of 5 mm, and after (e) 100 times and (f) 500 times bending tests with a diameter of 3 mm.

The effect of mechanical stress on the electrical properties of the sol-gel composite-based synaptic transistor was evaluated by measuring the transfer curve after bending the device 100 or 500 times at a bending radius of 3 mm. Figure 10a,b show the double-sweep transfer curves as a function of the maximum gate sweep voltage after 100 and 500 bends to 3 mm, respectively. The sol-gel composite-based synaptic transistor exhibited n-type transistor performance, even after the bending test. Figure 10c,d show the hysteresis window and $V_{th}$ extracted from the transfer curves of the $V_{G,max}$ after 100 and 500 bends to 3 mm, respectively. After 100 bending cycles, the hysteresis window linearly increased from 1.19 V to 8.43 V with 0.79 V/V slope and high linearity ($R^2 = 99.78$), while after 500 bending cycles, the hysteresis window linearly increased from 1.33 V to 7.49 V with a 0.69 V/V slope and high linearity ($R^2 = 99.77$). Therefore, it is apparent that $V_{th}$ remains almost constant with respect to the increase in $V_{G,max}$ even after 100 and 500 bending tests. Meanwhile, the hysteresis window became slightly smaller as the number of bending cycles increased. Therefore, MWA was found to be a thermally damage-free process on thermally vulnerable PI substrates. Furthermore, the sol-gel composite-based synaptic transistors on the PI substrates fabricated by applying MWA demonstrated excellent mechanical reliability and stable electrical properties even after the bending tests.
Figure 10. Double-sweep transfer curves as a function of $V_{G_{\text{max}}}$ after bending (a) 100 times and (b) 500 times to 3 mm. Hysteresis window and threshold voltage characteristics as a function of maximum gate sweep voltage after bending (c) 100 and (d) 500 times to 3 mm.

4. Conclusions

We fabricated high-performance sol-gel composite-based $a$-IGZO synaptic transistors on transparent and flexible PI substrates by using a low thermal budget MWA method. We were able to establish a low thermal budget condition, which is essential for realizing high-performance synaptic transistors, by comparing the process suitability of MWA with that of CTA. In particular, the thermally susceptible PI film cracked under CTA at 450 °C; however, the PI substrates that were heat-treated with MWA 1800 W were damage-free. In addition, a solution-processed $a$-IGZO channel layer, organic polymer chitosan electrolyte, and high-$k$ Ta$_2$O$_5$ thin-film dielectric layer were used to impart high flexibility and transparency. Furthermore, we evaluated vital synaptic characteristics such as single spike, paired-pulse facilitation, multi-spike facilitation EPSC, and conductance evaluation of potentiation and depression behaviors. To identify the mechanical robustness, a repetitive bending test was performed, during which the electrical properties were also stably maintained. As a result, the proposed sol-gel composite-based $a$-IGZO synaptic transistors are prospective artificial electronics for the future owing to their stable synaptic operations.

Author Contributions: Conceptualization, J.-G.M. and W.-J.C.; investigation, J.-G.M. and W.-J.C.; writing—original draft preparation, J.-G.M. and W.-J.C.; writing—review and editing, J.-G.M. and W.-J.C.; supervision, W.-J.C.; project administration, W.-J.C.; funding acquisition, W.-J.C. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (No. 2020R1A2C1007586).

Data Availability Statement: Not applicable.
Acknowledgments: This research was conducted by the Research Grant of Kwangwoon University in 2021 and by the excellent research support project of Kwangwoon University in 2021. This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT) (No. 2020R1A2C1007586).

Conflicts of Interest: The authors declare no conflict of interest.

References
1. Horowitz, M. Computing’s energy problem (and what we can do about it). In Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, 9–13 February 2014; pp. 10–14.
2. Waldrop, M.M. The chips are down for Moore’s law. Nature 2016, 530, 144. [CrossRef] [PubMed]
3. Zanotti, T.; Puglisi, F.M.; Pavan, P. Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing. IEEE J. Electron Devices Soc. 2020, 8, 757–764. [CrossRef]
4. Silver, D.; Huang, A.; Maddison, C.J.; Guez, A.; Sifre, L.; van den Driessche, G.; Schrittwieser, J.; Antonoglou, I.; Panneershelvam, V.; Lanctot, M.; et al. Mastering the game of Go with deep neural networks and tree search. Nature 2016, 529, 484–489. [CrossRef] [PubMed]
5. Zhong, G.; Zi, M.; Ren, C.; Xiao, Q.; Tang, M.; Wei, L.; An, F.; Xie, S.; Wang, J.; Zhong, X.; et al. Flexible electronic synapse enabled by ferroelectric field effect transistor for robust neuromorphic computing. Appl. Phys. Lett. 2020, 117, 092903. [CrossRef]
6. Hirakawa, K.; Hashizume, K.; Hayashi, T. Viscoelastic property of human brain for the analysis of impact injury (author’s transl). No Shinkei Brain Nerve 1981, 33, 1057–1065. [PubMed]
7. Guo, L.; Wen, J.; Cheng, G.; Yuan, N.; Ding, J. Synaptic behaviors mimicked in indium-zinc-oxide transistors gated by high-proton-conducting graphene oxide-based composite solid electrolytes. J. Mater. Chem. C 2016, 4, 9762–9770. [CrossRef]
8. Li, H.K.; Chen, T.; Liu, P.; Hu, S.G.; Liu, Y.; Zhang, Q.; Lee, P.S. A light-stimulated synaptic transistor with synaptic plasticity and memory functions based on InGaZnOx–Al2O3 thin film structure. J. Appl. Phys. 2016, 119, 244505. [CrossRef]
9. Yang, R.; Terabe, K.; Yao, Y.; Tsuruoka, T.; Hasegawa, T.; Gimzewski, J.; Aono, M. Synaptic plasticity and memory functions achieved in a WO3–x-based nanoionics device by using the principle of atomic switch operation. Nanotechnology 2013, 24, 384003. [CrossRef]
10. Liu, Y.H.; Zhu, L.Q.; Feng, P.; Shi, Y.; Wan, Q. Freestanding Artificial Synapses Based on Laterally Proton-Coupled Transistors on Chitosan Membranes. Adv. Mater. 2015, 27, 5599–5604. [CrossRef]
11. Dou, W.; Jiang, J.; Sun, J.; Zhou, B.; Wan, Q. Low-voltage oxide-based electric-double-layer TFTs gated by stacked SiO2SiO2 electrolyte/chitosan hybrid dielectrics. IEEE Electron Device Lett. 2012, 33, 848–850. [CrossRef]
12. Zhang, J.; Dai; J.; Zhu, L.; Chen, C.; Wan, Q. Laterally Coupled IZO-Based Transistors on Free-Standing Proton Conducting Chitosan Membranes. IEEE Electron Device Lett. 2014, 35, 838–840. [CrossRef]
13. Black, J. Biologic performance of tantalum. Clin. Mater. 1994, 16, 167–173. [CrossRef]
14. Ding, Z.; Zhou, Q.; Wang, Y.; Ding, Z.; Tang, Y.; He, Q. Microstructure and properties of monolayer, bilayer and multilayer Ta2O5-based coatings on biomedical Ti-6Al-4V alloy by magnetron sputtering. Ceram. Int. 2021, 47, 1133–1144. [CrossRef]
15. Min, S.-Y.; Cho, W.-J. CMOS-compatible synaptic transistor gated by chitosan electrolyte-Ta2O5 hybrid electric double layer. Sci. Rep. 2020, 10, 15561. [CrossRef]
16. Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. Nat. Cell Biol. 2004, 432, 488–492. [CrossRef]
17. Chiang, C.-S.; Kanicki, J.; Takecki, K. Electrical Instability of Hydrogenated Amorphous Silicon Thin-Film Transistors for Active-Matrix Liquid-Crystal Displays. Jpn. J. Appl. Phys. 1998, 37, 4704–4710. [CrossRef]
18. Labram, J.G.; Lin, Y.-H.; Anthopoulos, T.D. Exploring Two-Dimensional Transport Phenomena in Metal Oxide Heterointerfaces for Next-Generation, High-Performance, Thin-Film Transistor Technologies. Small 2015, 11, 5472–5482. [CrossRef]
19. Mao, S.; Li, J.; Guo, A.; Zhao, T.; Zhang, J. An Active Multielectrode Array for Collecting Surface Electromyogram Signals Using a-IGZO TFT Technology on Polyimide Substrate. IEEE Trans. Electron Devices 2020, 67, 1613–1618. [CrossRef]
20. Dong, J.; Li, Q.; Yi, Z.; Han, D.; Wang, Y.; Zhang, X. High-Performance ZnO Thin-Film Transistors on Flexible PET Substrates with a Maximum Process Temperature of 100 °C. IEEE J. Electron Devices Soc. 2021, 9, 10–13. [CrossRef]
21. Cao, X.; Wu, F.; Lau, C.; Liu, Y.; Liu, Q.; Zhou, C. Top-Contact Self-Aligned Printing for High-Performance Carbon Nanotube Thin-Film Transistors with Sub-Micron Channel Length. ACS Nano 2017, 11, 2008–2014. [CrossRef]
22. Huo, W.; Mei, Z.; Zhao, M.; Sui, Y.; Zhao, B.; Zhang, Y.; Wang, T.; Cui, S.; Liang, H.; Jia, H.; et al. Flexible ZnO Thin-Film Transistors on Thin Copper Substrate. IEEE Trans. Electron Devices 2018, 65, 3791–3795. [CrossRef]
23. Kamiya, T.; Hiramatsu, H.; Nomura, K.; Hosono, H. Device applications of transparent oxide semiconductors: Exciton blue LED and transparent flexible TFT. J. Electroceramics 2006, 17, 267–275. [CrossRef]
24. He, Y.; Wang, X.; Gao, Y.; Hou, Y.; Wan, Q. Oxide-based thin film transistors for flexible electronics. J. Semicond. 2018, 39, 011005. [CrossRef]
25. Lee, G.J.; Kim, J.; Kim, J.-H.; Jeong, S.M.; Jiang, J.E.; Jeong, J. High performance, transparent a-IGZO TFTs on a flexible thin glass substrate. Semicond. Sci. Technol. 2014, 29, 035003. [CrossRef]
26. Gao, X.; Lin, L.; Liu, Y.; Huang, X. LTPS TFT Process on Polyimide Substrate for Flexible AMOLED. J. Disp. Technol. 2015, 11, 666–669. [CrossRef]
27. Jackson, W.B.; Hoffman, R.L.; Herman, G.S. High-performance flexible zinc tin oxide field-effect transistors. Appl. Phys. Lett. 2005, 87, 193503. [CrossRef]
28. Park, J.-S.; Kim, T.-W.; Stryakhilev, D.; Lee, J.-S.; An, S.-G.; Pyo, Y.-S.; Lee, D.-B.; Mo, Y.G.; Jin, D.-U.; Chung, H.K. Flexible full color organic light-emitting diode display on polyimide plastic substrate driven by amorphous indium gallium zinc oxide thin-film transistors. Appl. Phys. Lett. 2009, 95, 013503. [CrossRef]
29. Sarma, K.R. Flexible Displays: Substrate and TFT Technology Options and Processing Strategies. In Handbook of Visual Display Technology; Springer: Berlin/Heidelberg, Germany, 2015; pp. 1–41. [CrossRef]
30. Park, J.H.; Lee, H.E.; Jeong, C.K.; Kim, D.H.; Hong, S.K.; Park, K.-I.; Lee, K.J. Self-powered flexible electronics beyond thermal limits. Nano Energy 2019, 56, 531–546. [CrossRef]
31. Teng, L.F.; Liu, P.T.; Lo, Y.J.; Lee, Y.J. Effects of microwave annealing on electrical enhancement of amorphous oxide semiconductor thin film transistor. Appl. Phys. Lett. 2012, 101, 132901. [CrossRef]
32. Lee, Y.J.; Cho, T.C.; Chuang, S.S.; Hsueh, F.K.; Lu, Y.L.; Sung, P.J.; Chen, H.C.; Current, M.I.; Tseng, T.Y.; Chao, T.S. Low-Temperature Microwave Annealing Processes for Future IC Fabrication—A Review. IEEE Trans. Electron Devices 2014, 61, 651. [CrossRef]
33. Yang, Y.; Jung, Y.; Cho, M.D.; Lee, S.G.; Kwon, S. Transient color changes in oxidative-stable fluorinated polyimide film for flexible display substrates. RSC Adv. 2015, 5, 57339–57345. [CrossRef]
34. Zhu, L.Q.; Wan, C.J.; Guo, L.Q.; Shi, Y.; Wan, Q. Artificial synapse network on inorganic conductor for neuromorphic systems. Nat. Commun. 2014, 5, 3158. [CrossRef]
35. Wang, H.; Yang, M.; Tong, Y.; Zhao, X.; Tang, Q.; Liu, Y. Manipulating the hysteresis via dielectric in organic field-effect transistors toward synaptic applications. Org. Electron. 2019, 73, 159–165. [CrossRef]
36. Dai, M.; Hu, Y.; Huc, C.; Webster, T.J.; Guo, L. A newly developed transparent and flexible one-transistor memory device using advanced nanomaterials for medical and artificial intelligence applications. Int. J. Nanomed. 2019, 14, 5691–5696. [CrossRef]
37. Wu, G.; Feng, P.; Wan, X.; Zhu, L.; Shi, Y.; Wan, Q. Artificial Synaptic Devices Based on Natural Chicken Albumen Coupled Electric-Double-Layer Transistors. Sci. Rep. 2016, 6, 23578. [CrossRef]
38. Ohno, T.; Hasegawa, T.; Tsuruoka, T.; Terabe, K.; Gmiezewski, J.; Aono, M. Short-term plasticity and long-term potentiation mimicked in single inorganic synapses. Nat. Mater. 2011, 10, 591–595. [CrossRef]
39. Wen, J.; Zhu, L.Q.; Fu, Y.M.; Xiao, H.; Guo, L.Q.; Wan, Q. Activity Dependent Synaptic Plasticity Mimicked on Indium–Tin–Oxide Electric-Double-Layer Transistor. ACS Appl. Mater. Interfaces 2017, 9, 37064–37069. [CrossRef] [PubMed]
40. Buonomano, D.V.; Maass, W. State-dependent computations: Spatiotemporal processing in cortical networks. Nat. Rev. Neurosci. 2009, 10, 113–125. [CrossRef] [PubMed]
41. Zhou, J.; Liu, Y.; Shi, Y.; Wan, Q. Solution-Processed Chitosan-Gated IZO-Based Transistors for Mimicking Synaptic Plasticity. IEEE Electron Device Lett. 2014, 35, 280–282. [CrossRef]
42. Zucker, R.S.; Regehr, W.G. Short-Term Synaptic Plasticity. Annu. Rev. Physiol. 2002, 64, 355–405. [CrossRef]
43. Yu, F.; Zhu, L.Q.; Xiao, H.; Gao, W.T.; Guo, Y.B. Restickable Oxide Neuromorphic Transistors with Spike-Timing-Dependent Plasticity and Pavlovian Associative Learning Activities. Adv. Funct. Mater. 2018, 28, 1804025. [CrossRef]
44. Yu, F.; Zhu, L.Q.; Gao, W.T.; Fu, Y.M.; Xiao, H.; Tao, J.; Zhou, J.M. Chitosan-Based Polysaccharide-Gated Flexible Indium Tin Oxide Synaptic Transistor with Learning Abilities. ACS Appl. Mater. Interfaces 2018, 10, 16881–16886. [CrossRef]
45. Wu, G.; Zhang, J.; Wan, X.; Yang, Y.; Jiang, S. Chitosan-based biopolysaccharide proton conductors for synaptic transistors on paper substrates. J. Mater. Chem. C 2014, 2, 6249–6255. [CrossRef]
46. Yang, C.S.; Shang, D.-S.; Liu, N.; Fuller, E.J.; Agrawal, S.; Talin, A.A.; Li, Y.-Q.; Shen, B.-G.; Sun, Y. All-solid-state synaptic transistor with ultralow conductance for neuromorphic computing. Adv. Funct. Mater. 2018, 28, 1804170. [CrossRef]
47. Kandel, E.R.; Schwartz, J.H.; Jessell, T.M. Principles of Neural Science; McGraw-Hill: New York, NY, USA, 2000; pp. 1227–1246.