Parasitic Capacitance Analysis of Three-Independent-Gate Field-Effect Transistors

PATSY CADAREANU, JORGE ROMERO-GONZALEZ, AND PIERRE-EMMANUEL GAILLARDON (Senior Member, IEEE)

1 Laboratory for NanoIntegrated Systems, University of Utah, Salt Lake City, UT 84112, USA
2 Application Engineering, ASML, Albuquerque, NM 87109, USA

CORRESPONDING AUTHOR: P. CADAREANU (e-mail: patsy.cadareanu@utah.edu)

This work was supported by the National Science Foundation under Grant 1644592 and under CAREER Award 1751064.

ABSTRACT

Three-Independent-Gate Field-Effect Transistors (TIGFETs) are a promising alternative technology that aims to replace or complement CMOS at advanced technology nodes. In this paper, we extracted the parasitic and intrinsic capacitances of a silicon-nanowire TIGFET device using three-dimensional numerical simulations in an attempt to accurately compare its capacitances and, consequently, circuit-level performances to CMOS at comparable nodes. Analytical models of the parasitic capacitances of a TIGFET transistor were derived using techniques such as the equivalent Schwarz-Christoffel transformation and standard cylindrical capacitors and show close agreement with numerical simulations. The maximum capacitance of a TIGFET transistor is $2 \times$ larger than for a 15 nm CMOS High Performance (HP) device due to the TIGFET’s two additional gated contacts, but this is countered by its ability for multiple modes of operation which reduces the effective switching capacitance per device. A TIGFET transistor sees, on average, only a 30% increase in total capacitance compared to a CMOS HP device. Additionally, the TIGFET’s increased device functionality can be used to modify the circuit-level architecture of a TIGFET-based design to mitigate the performance impact of its larger device-level capacitance. This combination of a TIGFET’s (1) multiple modes of operation, and (2) circuit-level architecture lead to enhanced system performance. In particular, we show that at the 15 nm technology node TIGFET technology has 18% lower energy-delay product for a fan-out of 4 and higher when using 1-bit full-adder logic circuit than for the equivalent node CMOS HP.

INDEX TERMS

Gate all-around, parasitic capacitance, silicon nanowire FET, Schwarz-Christoffel transformation, three-independent-gate field-effect transistor.

I. INTRODUCTION

Innovative fabrication advances in Complementary Metal-Oxide-Semiconductor (CMOS) Field-Effect Transistors (FETs) have led to remarkable chip-level performances. In the early days of CMOS engineering, Dennard’s scaling theory stated that by scaling the Channel Length ($L_g$), Supply Voltage ($V_{DD}$), ON-current ($I_{ON}$), and Intrinsic Capacitance ($C_{int}$) by the same factor, the number of MOSFET transistors that could fit on the same die area could be increased exponentially while the power consumption would stay the same. The benefits of Dennard’s scaling defined standards down to the 100 nm regime, followed by alternative innovations such as the use of high-mobility channel materials, high-$\kappa$ dielectrics, and nonplanar structures, all of which helped the continuation of feature size scaling to the 30 nm technology node. Below this node, however, scaling of the gate length became less effective as the leakage current increased exponentially. The simultaneous difficulty in gate length scaling and increase in contact density in contemporary CMOS designs has led to an unforeseen increase in the Parasitic Capacitance ($C_{par}$) contribution due to fringing field effects. In fact, below the 20 nm node, the parasitic capacitance dominates over the channel capacitance – highlighting the importance of developing novel device structures with...
lower device parasitics rather than focusing solely on the enhancement of channel transport properties [1].

The parasitic capacitance at advanced nodes (sub-20 nm) is a severe limiter to circuit-level performances. The dimensional scaling influence on the parasitic capacitance of Silicon Nanowire (Si-NW)-based [2], [3] and planar double-gate [4], [5] MOSFET devices have been previously studied using analytical models and Three-Dimensional (3-D) simulations. As expected, larger parasitic capacitance is observed at lower technology nodes and parasitic contributions increase for devices with nanowire channel configurations due to the smaller gate-to-channel capacitance contribution. These studies have, however, thus far been limited to standard MOSFET technologies.

Research for alternative technologies that allow for performance enhancement at advanced technology nodes is in high demand. A promising candidate is the Three-Independent Gate FET (TIGFET) device which is a Schottky-barrier-based FET with two additional gate terminals on the semiconducting channel between the metallic source and drain regions which modulate the Schottky barriers in these regions [6]. This unique device structure allows for exclusive characteristics not seen in standard MOSFET devices. In particular, these abilities include: (1) the dynamic reconfiguration of the polarity of the device (that is, the ability to choose if the channel carrier is effectively n-type or p-type) based on selective biasing of the Schottky gates [7]; (2) the dynamic control of the threshold voltage (Vt) due to the dual switching mechanism of thermally-assisted tunneling through Schottky barriers or carrier transport similar to that in conventional MOSFETs [6], and (3) the dynamic control of the subthreshold slope due to a positive feedback induced by weak impact ionization [8]. While the TIGFET’s independent control of its three gates allow for complex device-level operations and novel circuit-level architectures [9]–[15]), the trade-off is that the two additional contacted gates required for the TIGFET’s functionality boost will lead to an increase in the total device capacitance in comparison to a standard one-gate CMOS device. Thus, there is a need to study the TIGFETs’ device- and circuit-level capacitance in order to identify its capability at advanced technology nodes.

In this paper, parasitic and intrinsic capacitances of a Si-NW based TIGFET device are extracted using 3-D numerical simulations and analytical models and presented using equivalent Schwarz-Christoffel transformations and standard cylindrical capacitor derivations. The capacitance components are analyzed for Outer Fringe Capacitance (Cof), sidewall capacitance (Cside), Inner Fringe Capacitance (Cif), Overlap Capacitance (Cov), and Channel Capacitance (Cch). The models show an exponential increase of Cof below the 20 nm, and that the Cside of a TIGFET transistor is expected to surpass the gate-to-channel capacitance below the 15 nm node. The benefits of the TIGFET devices are not seen until they are used at the circuit-level when their increased switching capabilities are shown to provide lower Energy-Delay Product (EDP) even with their increased device-level parasitic capacitance. We use our device-level parasitic capacitance simulations to safely extrapolate their circuit-level effects. In particular, we show a 18% lower EDP for a fan-out of 4 and higher when using a TIGFET-based 1-bit full-adder logic circuit, thus alleviating the effects of the TIGFET’s increased device-level parasitic capacitance.

The remainder of the paper is organized as follows: Section II discusses background material on TIGFETs and capacitance modeling. Section III highlights the TIGFET capacitance model and shows the results obtained from 3-D electrostatic simulations, Section IV expands these results past single devices to gate-level performance, and the paper is concluded in Section V.

II. BACKGROUND

This section provides the necessary background information to design and analyze Si-NW TIGFET technology, including the device structure, working principle, and design opportunities of the TIGFET. It also includes a brief review of analytic capacitance modeling as generally used for MOSFET devices.

A. THE TIGFET AS A DEVICE

A TIGFET device is comprised of three MOS gates above a semiconductor channel that lies between metallic source and drain regions. Fig. 1 shows the structure of a SiNW TIGFET. The metal-semiconductor-metal structure creates Schottky barriers near the source and drain junctions. The MOS gates near these regions, called the Polarity Gate at the Source (PGS) and the Polarity Gate at the Drain (PGD), modulate the barrier’s thickness in order to allow either electrons or holes to flow through the channel as the primary carriers, thus enabling device reconfigurability. The center MOS gate is called the Control Gate (CG) and generates a potential barrier that limits the flow of carriers, in a manner similar to a standard MOS gate. TIGFET devices have been previously fabricated with a number of geometries and channel materials including single silicon nanowire [16], multiple stacked silicon nanowire [6], silicon fin [8], Two-Dimensional (2-D) materials [17]–[19], and carbon nanotubes [20].

B. WORKING PRINCIPLES OF TIGFETS

The ability to independently control all three of a TIGFET’s gates allows for distinct biasing conditions at the transistor-level. To illustrate this unique characteristic, the energy band diagram along the semiconducting channel (that is, between
source and drain) is shown in Fig. 2 with the various biasing conditions. The device is in the ON-state mode when PG_S, CG, and PG_D are set high – allowing electrons to travel through the channel as majority carriers, as shown in Fig. 2-a. The device will turn OFF when the potential at CG lowers so that the majority carriers cannot pass through the center potential barrier, as shown in Fig. 2-b. The device can alternately be turned OFF by lowering the potential at PG_S, thus restricting the majority carriers tunneling through the Schottky barrier at the source side as shown in Fig. 2-c. Since the probability of tunneling through the Schottky barrier at the source side is lower than the probability of thermionic emission over a potential barrier at the CG region, the latter biasing condition allows for a low-leakage OFF-state operation mode. The bias conditions can also enable holes to become majority carriers, as shown in Fig. 2 (d–f), when PG_S and PG_D are set low.

Fig. 3 shows a comparison between measured results and Synopsys Sentaurus TCAD simulations of the drain current-control gate voltage operation of TIGFET devices [7].

C. LOGIC DESIGN OPPORTUNITIES OFFERED BY THE TIGFET

The real benefit to using the functionality-enhanced TIGFET devices is at the gate-level. These benefits have been investigated in literature [9]–[15] and include the use of TIGFETs in circuit implementations of a dual-V_T inverter, dual-V_T NAND, 4:1 static multiplexer, 6T static random-access memory, true single phase clocking flip-flop, multiplexer, and power-gated differential cascade voltage switch logic. Of particular interest is the fact that a three-input XOR gate and a three-input MAJ gate can be realized using four TIGFET transistors (plus two and three inverters, respectively). These gate implementations are shown in Fig. 4 (b–c), along with the symbol representation of the device in Fig. 4-a. These circuit opportunities are only possible due to the polarity control characteristic of TIGFET technology that allows for higher-level circuit architecture to be designed [15].

D. MOSFET ANALYTICAL CAPACITANCE MODELING

The parasitic capacitance of a standard MOSFET is no longer negligible and, in fact, dominates over the intrinsic capacitance below the 20 nm node [1]. Due to aggressive scaling trends, the increase in the total capacitance of a device may severely limit circuit-level performances if changes are not proposed. The heightened attention to the parasitic contribution of a MOSFET has led to multiple literature investigations, such as those proposed in [2], [4], [5], [21]. These papers model the various parasitic capacitances using multiple extraction techniques and observed similar results in terms of the increasing capacitance trends in scaled devices. The parasitic capacitance extraction of transistors in this work is based on the work from [2]. The multiple capacitance contributions of the nanowire-based MOSFET are shown in Fig. 5-a. In this device, the channel region (length L_g and radius r) is fabricated between highly doped source and drain regions (extension length L_sp and contact length L_s and L_d for source and drain respectively). The MOS gate contact is placed above the channel with an overlap length of L_ov. The metal height H_g is used for all three gates.

III. THE TIGFET CAPACITANCE MODEL

To better understand TIGFETs’ technological capabilities, their parasitic and intrinsic capacitances must be extracted. First, we develop the analytical models to solve for the various capacitances of a TIGFET transistor by applying techniques such as the equivalent Schwarz-Christoffel transformation and standard cylindrical capacitors. Second, we use COMSOL Multiphysics to validate our model by performing 3-D Poisson electrostatic simulations on a silicon nanowire-based TIGFET device. In order to establish a baseline comparison, the results obtained from simulations are

FIGURE 2. Band diagrams of a TIGFET device under different bias conditions. n-FET in the (a) ON-state and (b) OFF-state, and (c) low-leakage OFF-state. p-FET in the (a) ON-state and (b) OFF-state, and (c) low-leakage OFF-state. Notation: “0” = GND and “1” = VDD.
compared with a CMOS counterpart with similar dimensions and materials.

A. TIGFET-SPECIFIC ASSUMPTIONS
First we examine the structure of a Si-NW-based TIGFET device as shown in Fig. 5. The TIGFET device is similar to the MOSFET device with the exception of two additional MOS contacted gates between the source and drain extensions. Note that there are two overlapping regions between $PG_S$ and the source and between $PG_D$ and the drain. Also the length between the MOS gates, $L_{sp}$, becomes a distinct length that is fabrication dependent. In this work, the length of the three MOS gates, $L_g$, and the length between the face-to-face sidewalls between $PG_S$ and the source or $PG_D$ and the drain, $L_{sp}$, are the same as in the CMOS counterpart.

The effect of a dynamic variation in the gate voltage is not taken into consideration in our simulations and thus is not used to model the transient response of TIGFETs. The simulations performed in this work consider abrupt interfaces between the source extension and channel junctions as is expected due to the nature of the metal-to-semiconductor Schottky junctions where a doping density profile is not needed. However, we do take into consideration that the inner-fringe capacitance is non-existent in the ON-state mode (strong inversion) while the intrinsic capacitance is removed in the OFF-state mode (cutoff mode).

B. THE ANALYTICAL EXPRESSIONS
The two additional contacted gates of a TIGFET device lead to additional interactions between the metallic electrodes. This allows for various new capacitance components to be added as shown in Fig. 5-b. The outer fringe capacitance, $C_{of}$, contains the source-to-$PG_S$ face-to-face and face-to-extension region capacitance $C_{of,SPGS}$, and the $CG$-$PG_S$ face-to-face capacitance $C_{of,CGPG}$. The fringe capacitance, $C_{if}$, contains four total components resulting from the interactions between (1) source and $PG_S$ ($C_{if,SPGS}$), (2) source and $CG$ ($C_{if,SCG}$), (3) source and $PG_D$ ($C_{if,SPGD}$), (4) $PG_S$ and $PG_D$ ($C_{if,PGPG}$), and (5) $CG$ and $PG_S$ ($C_{if,CGPG}$). The intrinsic capacitance, $C_{ch}$, also increases for a TIGFET device since it now contains the intrinsic capacitance at $CG$ ($C_{ch,CG}$) and at the polarity gates $(2 \times C_{ch,PG})$.

B.1. OUTER FRINGE CAPACITANCE, $C_{OF}$
The outer fringe capacitance of a TIGFET device contains the metallic interactions including the face-to-face and face-to-extension regions occurring above the channel region. To simplify the capacitance extraction, the $C_{of,SPGS}$ term is split into two separate components: the capacitance between the face-to-face sidewalls of the gate electrodes ($C_{of,g}d$) and the capacitance between the gate electrode and the S-D extension regions ($C_{of,ext}$), as shown in Fig. 5-b. The $C_{of,g}$ component is approximately calculated as follows. Since the oxide layer in our simulations uses a high $\kappa$ dielectric (HfO$_2$), the equivalent oxide thickness is high relative to the metal height ($H_g$) and the non-overlapping fringing fields must be taken into account. The metal height is the length of the contact metal that extends above the channel oxide. A fitting parameter ($M = 1.02$) is added to best match with the theoretical results coming from our COMSOL simulations shown later.

$$C_{of,g}d = M \epsilon_{ox}(2A1A2)/(A1 + A2)L_{sp},$$

where

$$A1 = (2W_g + 2r + 2t_{ox})^2 - \pi(r + t_{ox})^2, \quad A2 = (2W_g + 2r + 2t_{ox})^2 - \pi(r)^2.$$
accounted for and thus the following analytical expression will match well with COMSOL simulations as shown later.

$$C_{of,gex} = 4\varepsilon_0 h \left( L_{sp} - t_{ox} + r \ln \left( \frac{L_{sp}}{t_{ox}} \right) \right) \sqrt{\frac{2r}{L_{sp} + 2r + t_{ox}}}.$$  \hspace{1cm} (4)

where

$$\eta = \varepsilon_0 \left( \frac{2\pi r \sqrt{H_g^2 + W_g^2 - r - t_{ox}}}{\sqrt{4H_g W_g - \pi (r + t_{ox})^2}} \right).$$  \hspace{1cm} (5)

The capacitance between the PGD electrode and the source electrode is calculated as follows:

$$C_{of,PGD} = \varepsilon_0 \left( \frac{2H_g + 2r + 2t_{ox}}{L_{sp}} - \pi (r + t_{ox})^2 \right).$$  \hspace{1cm} (7)

where $\varepsilon_0$ is the permittivity of the spacer and $t_{ox}$ is the thickness of the channel oxide.

**B.2. SIDEWALL CAPACITANCE, $C_{SIDE}$**

The sidewall capacitance takes into consideration the electrostatic interactions between the gates at the outer sides of the contacts. The analytical expressions of these capacitances are best derived by using the Schwarz-Christoffel transformation. This technique transforms two planar conductors (fields from the upper half-plane) into a Schwarz-Christoffel transformation region composed of two parallel conductors, as shown in Fig. 6(b-c).

The capacitance between the two parallel plates in Fig. 6-c can then be calculated:

$$C = W s_{ex} K(\kappa) \frac{K'(\kappa)}{2K(\kappa)}$$  \hspace{1cm} (8)

where $W$ is the width of the plates, $K(\kappa)$ is the complete elliptic integral, and $K'$ and $K$ are the moduli (related by $K^2 + K'^2 = 1$). The expression of $K(\kappa')/K(\kappa)$ is best described in [22] with the least relative error:

$$K(\kappa') \approx K(\kappa) = \frac{1}{2\pi} \ln \left( \frac{\sqrt{1 + \kappa'} + \sqrt{3\kappa'}}{\sqrt{1 + \kappa} - \sqrt{3\kappa'}} \right).$$  \hspace{1cm} (9)

The different interactions between the sidewalls of a TGFET transistor include (1) source and PGD ($C_{side,PGD}$), (2) source and CG ($C_{side,CG}$), (3) source and PGS ($C_{side,SPGS}$), (4) PGS and PGD ($C_{side,PGD}$), and (5) CG and PGS ($C_{side,CGP}$). Following the Schwarz-Christoffel transformation technique, these capacitance components can be calculated by setting $W = 2H_g + 2t_{ox} + 2r$ and determining the $\kappa$ values for each case, as follows:

$$\kappa_{side,SPGS} = \frac{L_{sp}}{2L_g + L_{sp}}$$  \hspace{1cm} (10)

$$\kappa_{side,CG} = \frac{L_g + L_{sp} + L_{cp}}{L_g + L_{sp} + L_{cp} + 2L_g}$$  \hspace{1cm} (11)

$$\kappa_{side,SPGD} = \frac{L_{sp} + L_g + L_{sp} + L_g}{L_{sp} + L_g + L_{sp} + L_g + 2L_g}$$  \hspace{1cm} (12)

$$\kappa_{side,CGPG} = \frac{L_{sp}}{2L_g + L_{sp}}$$  \hspace{1cm} (13)

$$\kappa_{side,PGP} = \frac{L_g + 2L_{sp}}{L_g + 2L_{sp} + 2L_g}.$$  \hspace{1cm} (14)

**B.3. INNER FRINGE CAPACITANCE, $C_{IF}$**

The inner fringe capacitance comes from the overlap interaction between the inner surface of the CG and PGD electrode and the extension region at source ($C_{if,SPGS}$, $C_{if,CG}$, and $C_{if,SPGD}$, respectively) as shown in Fig. 5-b. The inner fringe capacitance between the inner surface of the CG and PGD electrodes, $C_{if,CGP}$, is considered to be negligible due to the strong inversion at the CG. While there exists literature that calculates the inner fringe capacitance of the interaction between source and PGD [2], [4], there is as of yet no technique for calculating the capacitance between source and CG or source and PGS. For the latter two capacitance components, an approximation is made to best match realistic COMSOL simulations.

We start of by using the Schwarz-Christoffel transformation of two unequal plates at an angle $\phi$ (with lengths $l_1$ and $l_2$ and placed at $r_1$ and $r_2$ respectively away from the origin) onto a Schwarz-Christoffel region composed of two parallel plates as shown in Fig. 6(a-c). In this transformation, the $\kappa$ values can be determined using the following expression [23]

$$\kappa = \sqrt{\frac{2(\beta - \alpha)}{(1 - \alpha)(1 + \beta)}}$$  \hspace{1cm} (15)

where

$$\alpha = -\frac{2\pi r_{1/2} + (r_1 + l_1)^{\pi/\phi} - (r_2 + l_2)^{\pi/\phi}}{(r_1 + l_1)^{\pi/\phi} + (r_2 + l_2)^{\pi/\phi}},$$  \hspace{1cm} (16)

$$\beta = \frac{2\pi r_{1/2} + (r_1 + l_1)^{\pi/\phi} - (r_2 + l_2)^{\pi/\phi}}{(r_1 + l_1)^{\pi/\phi} + (r_2 + l_2)^{\pi/\phi}}.$$  \hspace{1cm} (17)

By following equation (8) and (9), the inner fringe capacitance components of a TGFET transistor can be derived using the following geometry parameters:

$$\phi = \pi/2, \ l_1 = 2r, \ l_2 = L_g, \ r_1 = t_{ox}, \ W = 2\pi r.$$

$$\kappa_{side,SPGS} = \frac{L_{sp}}{2L_g + L_{sp}}$$  \hspace{1cm} (10)

$$\kappa_{side,CG} = \frac{L_g + L_{sp} + L_{cp}}{L_g + L_{sp} + L_{cp} + 2L_g}$$  \hspace{1cm} (11)

$$\kappa_{side,SPGD} = \frac{L_{sp} + L_g + L_{sp} + L_g}{L_{sp} + L_g + L_{sp} + L_g + 2L_g}$$  \hspace{1cm} (12)

$$\kappa_{side,CGPG} = \frac{L_{sp}}{2L_g + L_{sp}}$$  \hspace{1cm} (13)

$$\kappa_{side,PGP} = \frac{L_g + 2L_{sp}}{L_g + 2L_{sp} + 2L_g}.$$  \hspace{1cm} (14)
The geometry parameter $r_2$ is dependent on the MOS gate that is selected: $r_2 = 0$ for $C_{IF,SPGS}$, $r_2 = L_g + L_{sp}$ for $C_{IF,SCG}$, and $r_2 = 2L_g + 2L_{sp}$ for $C_{IF,SPGD}$. Fitting parameters were added for all three inner fringe capacitance components to best match with the COMSOL simulations: $\times 1.07$ for $C_{IF,SPGS}$, $\times 0.85$ for $C_{IF,SCG}$, and $\times 0.70$ for $C_{IF,SPGD}$.

### B.4. OVERLAP CAPACITANCE, $C_{OV}$

The overlap capacitance of a nanowire-based transistor is calculated by using the capacitance of a standard cylindrical capacitor. For the case of a TIGFET transistor, these interactions occur when the source (or drain) extension region overlaps with the $PG_S$ (or $PG_D$) electrode. The length $L_{ov}$ is assumed to be similar to the nanowire-based MOSFET equivalent device [2].

$$C_{ov} = \frac{2\pi \varepsilon_0 L_{ov}}{\ln\left(\frac{L_{ov}+r}{r}\right)}.$$  \hspace{1cm} (19)

### B.5. GATE-TO-CHANNEL CAPACITANCE, $C_{CH}$

The gate-to-channel capacitance of the TIGFET transistor is similarly calculated, except that instead of one as per a standard CMOS transistor, three MOS gates must be taken into account. The overlap lengths at the standard CMOS transistor, three MOS gates must be taken into account. The gate-to-channel capacitance of the TIGFET transistor is assumed to be similar to the nanowire-based MOSFET device [2].

$$C_{ch} = \frac{2\pi \varepsilon_0 (3L_g - 2L_{sp})}{\ln\left(\frac{L_{ov}+r}{r}\right)}.$$  \hspace{1cm} (20)

### C. CAPACITANCE EXTRACTION

In this work, COMSOL Multiphysics is used to verify the accuracy of the parasitic and intrinsic capacitances of a TIGFET device. In particular, we model each capacitance component separately by solving 3-D electrostatic numerical simulations based on 3-D Poisson equations using the AC/DC module. This simulator solves Laplace’s equation for the electric potential using the scalar electric potential as the dependent variable and is valid for sub-10 nm simulations. We use cumulative geometric sections with the electrostatics potential solved for in the air and non-metallic regions. The infinite element domain used for the mesh is spherical and discretization is quadratic. Note that $L_{cp}$ is set to 15 nm and $H_g$ to 10 nm in these simulations.

As seen in Fig. 7, we have shown excellent agreement between the analytical expressions and the electrostatic numerical simulations for the overlap capacitance ($C_{ov}$), all outer fringe capacitances $C_{if}$, all sidewall capacitances $C_{side}$, and the inner fringe capacitance between source and $PG_S$ $C_{IF,SPGS}$ while the variables $L_{sp}$ and $r$ are swept. These length-to-capacitance curves give a more fruitful explanation on how some variables affect the capacitance values. This is beneficial since some of the analytical relationships are not straightforward. The $L_{sp}$ sweep as shown in Fig. 7-a has a small effect on most capacitances (with a tendency to increase when $L_{sp}$ is reduced) except for $C_{if,CGPG}$ and $C_{side,CGPG}$. As expected, there is an inverse relationship between $L_{sp}$ and $C_{if,CGPG}$ as shown in equation (7) and this accounts for the high rate of change for $C_{if,CGPG}$. Such a direct relationship with $L_{sp}$ is non-existent in the other capacitance calculations. On the other hand, $C_{side,CGPG}$ shows a linear tendency in this $L_{sp}$ sweep. However, $C_{side,CGPG}$ is expected to exponentially increase as $L_{sp}$ approaches zero.

Meanwhile, as $r$ is decreased in Fig. 7-b, all capacitance values are decreased. As the radius is decreased, all electrodes are decreased and this leads to a tendency to increase all capacitances. We note that $C_{if,CGPG}$ is affected the most by the radius of the nanowire; this is because, as shown in equation (7), there are two quadratics in the numerator involving the radius. This will result in the radius contributing factors of: $(4 - \pi) \cdot r^2$, $8 \cdot H_g \cdot r$, and $(8 - 2\pi) \cdot r \cdot t_{ox}$. The radius is thus expected to grow very quickly compared to the other capacitances which do not contain any quadratic radius diameter elements. As the radius is swept between 4 nm and 5 nm, the analytical expression of $C_{if,SPGS}$ exponentially increases due to the undefined point $(H_gW_g = \pi(r + t_{ox})^2)$ as expressed in $\eta$ in equation (5). Since realistic COMSOL simulations expect a linear increase around this point, the domain of validity was improved by fitting a linear curve.

The inner fringe capacitance between source and CG ($C_{IF,SCG}$) has an analytical expression that has a maximum error of 16% while sweeping both $L_{sp}$ and $r$. The source and $PG_D$ ($C_{IF,SPGD}$) inner fringe capacitance has an analytical expression that has a maximum error of 19% when sweeping $L_{sp}$ and 20% when sweeping $r$. These differences are mostly a result of using the Schwarz-Christoffel transformation that takes into consideration the fringing fields. A more thorough examination of these inner fringe capacitances can be done. However, we believe that our derivations show an adequate representation of the variable sweeps and does not affect the intent of this paper which is to study the effects of having two additional MOS gates and to analyze the limitations of scaling TIGFET transistors.

The various capacitance contributions are grouped together in Fig. 8 to show the relationships between $C_{side}$, $C_{if}$, and gate-to-channel capacitance $C_{ch}$. The spacer length is swept in Fig. 8-a while the radius is swept in Fig. 8-b. The analytical expressions are identified by black dots and the COMSOL simulations are identified by solid lines. As shown in Fig. 8-a, the $C_{if}$ has an inverse relationship with $L_{sp}$, $C_{side}$ has a linear relationship with $L_{sp}$, and $C_{if}$ has the smallest
FIGURE 8. (a) Spacer length ($L_{sp}$) sweep and (b) radius ($r$) sweep showing the combined parasitic and intrinsic capacitances. Solid lines come from analytical equations while the black dots come from COMSOL simulations.

FIGURE 9. (a) Intrinsic and parasitic capacitance contributions for the TIGFET device using the multiple modes of operation while $L_{cp}$ parameter is set to 15 nm and 10 nm. The CMOS HP device at the 15 nm technology node is added for comparison, and (b) the respective symbol representations for the different modes of operation.

percentage contribution to the total capacitance. Meanwhile, in Fig. 8-b, it is clear that $C_{of}$ has the lowest percent change. Note that the analytical expression of $C_{of}$ contains a fitting linear curve between $r = 4$ nm and $r = 5$ nm due to the undefined point which exists in $\eta$ in equation (5).

As shown in both subfigures, the capacitance of the intrinsic capacitance is larger than the parasitic capacitances except when $L_{sp}$ decreases past 10 nm or when $r$ decreases past 4 nm.

We expect the sidewall and inner fringe capacitances between the source and CG to be unaffected by the additional $P_{Gs}$ and $P_{GD}$ of the TIGFET; thus, we consider these values in equivalent CMOS simulations for comparison. First, [2] Fig. 6-f contains inner fringe capacitance results between the source and gate for a similar-dimension MOSFET device simulation which are in the same atto-Farad range as our simulations. Similarly illustrated in [24] Fig. 3, the sidewall capacitance in this study is also within a few atto-Farad range of our simulation. We can therefore safely conclude from these comparisons that our simulation results are probable when fitted against realistic data.

IV. GATE-LEVEL IMPACT STUDY

The two additional MOS contacted gates in a TIGFET device increase the total parasitic capacitance compared to a MOSFET counterpart. However, the designs of integrated circuits with TIGFET devices, as depicted in Fig. 4, are implemented by switching either zero, one, two, or three contacted gates at each clock cycle. The number of switching electrodes leads to different parasitic capacitances and must be taken into consideration when designing circuit-level opportunities. COMSOL simulations were performed to estimate the total capacitance contribution per switching mode.

A. MODES OF OPERATION

The four possible switching scenarios of a TIGFET device with their corresponding parasitic capacitance contributions ($C_{ch}$, $C_{ov}$, $C_{of}$, $C_{if}$, $C_{side}$) are shown in Fig. 9. The nanowire-based MOSFET device is added for a proper baseline comparison. The TIGFET transistor under the Mode A operation is chosen to represent all three MOS gates set to a constant value. This leads to a zero channel parasitic capacitance contribution and a small component of $C_{of}$ and $C_{side}$ since there are no switching mechanisms required between the three MOS gates. This mode, encountered primarily in the architecture of a 32-bit adder, leads to a 0.61× reduction of parasitic capacitance when compared with the CMOS HP device – predominantly due to the removal of the $C_{ch}$ contribution. Mode B represents the switching of one MOS electrode and results in 1.07× larger parasitic capacitance compared to the CMOS HP device. The parasitic capacitance now includes $C_{ch}$ from the MOS gate, a smaller $C_{if}$ component, when compared to Mode A, since $C_{if,SCG}$ is smaller than $C_{if,SPGS}$, and a larger $C_{of}$, when compared to Mode A, since $2 \times C_{of,CGPG} > C_{of,SPGS}$. This mode is used in the pull-up and pull-down networks of an inverter. Mode C contains two switching MOS gates and its parasitic capacitance is shown to be 1.59× larger when compared with the CMOS HP device. This configuration is encountered in the pull-down network of a two-input NAND. Finally, Mode D represents all three MOS electrodes switching with two varying voltages. This configuration is seen in the three-input XOR and three-input MAJ gates that are used in this paper and the TIGFET devices operated in this manner result in 2.01× larger parasitic capacitance than for standard CMOS HP devices.

The distance between MOS gates, $L_{cp}$, is set to 15 nm and 10 nm and its affect on the parasitic capacitance is shown in Fig. 9. A decrease in $L_{cp}$ predominantly increases $C_{of}$ due to its inverse effect on $C_{of,CGPG}$. However, $L_{cp}$’s largest contribution to the total parasitic capacitance (Mode B) only leads to a 7.5% increase between $L_{cp} = 10$ nm and $L_{cp} = 15$ nm. This is noteworthy because it shows good scaling potential for TIGFET devices.

B. GATE-LEVEL PERFORMANCE SETUP

Now that we have a clear understanding of the operation mode contribution, we consider the actual gate-level performance of TIGFET devices to provide a fair comparison
to their CMOS HP counterparts. In particular, we consider the Energy Delay Product (EDP) of the gate as a good figure-of-merit.

We start by considering the standard theoretical equations for delay ($t_{int, mode}$) and energy ($E_{int, mode}$) for a single TIGFET transistor as a function of its operation mode. This is based on work seen in [25] and is related to the intrinsic capacitance caused by a single device:

\[ t_{int, mode} = \frac{C_{tot, mode} \cdot V_{DD}}{I_{on}}, \]  \hfill (21)

\[ E_{int, mode} = \frac{C_{tot, mode} \cdot V_{DD}^2}{2}. \]  \hfill (22)

Recall that the total capacitance of a TIGFET is dependent on the mode of operation, that is to say: how many gates are being switched at once. In this work, we normalize the TIGFET capacitances per mode to the capacitances of a standard CMOS HP device. As seen in Fig. 9, for an $L_{cp}$ of 15 nm, these are as follows: $C_{tot, CMOS HP} = 1$, $C_{tot, mode A} = 0.61$, $C_{tot, mode B} = 1.07$, $C_{tot, mode C} = 1.59$, and $C_{tot, mode D} = 2.01$.

Also of importance for gate-level analysis is the capacitance of the connecting wires. The expressions of delay $t_{ic}$ and energy $E_{ic}$ of a typical length interconnect are taken from [25] to be approximated as follows:

\[ t_{ic} = 0.7 \frac{C_{ic} \cdot V_{DD}}{I_{ON}}, \]  \hfill (23)

\[ E_{ic} = 0.5 \frac{C_{ic} \cdot V_{DD}^2}{2}, \]  \hfill (24)

where $C_{ic}$, the capacitance of a wire per length of interconnect, is estimated as five times the pitch [25].

The three fundamental logic gates used for comparison in this work are the inverter, 3-input XOR, and 1-bit full adder. The delay $t_{gate}$ and energy $E_{gate}$ (where the subscript gate is the logic circuit of interest) of each of these are as follow based on the work in [25]:

\[ t_{inv1} = 2M_{inv}t_{int,(b)} + t_{inv}L_{inv}, \]  \hfill (25)

\[ E_{inv1} = 2M_{Ein}E_{int,(b)} + E_{ic}L_{inv}, \]  \hfill (26)

\[ t_{3XOR} = 2M_Tt_{to},(d) + t_{ic}L_T + t_{inv1}, \]  \hfill (27)

\[ E_{3XOR} = \alpha_{3XOR}(M_{ET}E_{int,(d)} + E_{ic}L_T + 3E_{inv1}), \]  \hfill (28)

\[ t_{1bit} = t_{I_d,(d)} + t_{inv1} + t_{ic}L_{1bit}, \]  \hfill (29)

\[ E_{1bit} = \alpha_{3XOR}E_{I_d,(d)} + \alpha_{maj3}E_{I_d,(d)} + 3E_{inv1}/2 + 2E_{ic}L_{1bit}, \]  \hfill (31)

where the $M_{gate}$ and $M_{Egate}$ adjustment factors are taken from SPICE simulations using the Arizona compact predictive technology pack [25], [26], the length factor $L_{gate}$ is defined as:

\[ L_{gate} = \max \left( 1, \sqrt{\frac{A_{gate}}{L_{ic}}} \right), \]  \hfill (32)

which corrects the energy and delay for the interconnect contribution based on the width of the logic circuit in relation to the typical length of an interconnect.

The 1-bit full adder is designed using one XOR gate and one MAJ gate. An activity factor $\alpha$ is calculated to be 3/16 and 1/4 for the 3-input XOR and 3-input MAJ gates respectively. This factor is used to estimate the energy component and is explained further in [27], [28].

C. FAN-OUT STUDY FOR GATE-LEVEL PERFORMANCE ANALYSIS

Finally, we put all of these separate parts together for a thorough analysis of gate-performance. We do this by considering the area effects of various TIGFET-based and equivalent CMOS HP-based circuits at the 15 nm technology mode. The fan-out-of-$n$ refers to the number of gate inputs driven by one output of a logic gate. It is an optimal way to see the impact of the added gates of the TIGFET device on the gate-level capacitance because increasing the number of inputs, $n$, increases the capacitative load on the driving gate.

Fig. 10 shows the EDP of a TIGFET-based inverter, 3-input XOR, and 1-bit full adder normalized to CMOS HP device logic as a function of the fan-out. From this figure, we see that the TIGFET-based inverter has a $7.67 \times$ higher EDP for a fan-out-of-2 than standard CMOS HP-based circuits, and this increases to $8.46 \times$ higher EDP for a fan-out-of-8. A higher EDP for a TIGFET-based inverter is expected due to the added MOS gates on the single TIGFET device.

However, as discussed in Section II-C, TIGFETs have enhanced switching characteristics due to their polarity control that require fewer TIGFET transistors to realize complex logic gates compared to CMOS. This means that even though the individual TIGFET transistors have larger capacitances on average per device than a CMOS device, a TIGFET-based logic gate can have lower overall capacitance than an equivalent CMOS gate. This is illustrated by the TIGFET-based 3-input XOR logic that has approximately the same EDP as CMOS HP-based 3-input XOR logic consistently with increasing fan-out gates. Indeed, though the individual TIGFETs in a 3-input XOR are operated in Mode D and therefore come with a $2.01 \times$ capacitance increase per device, the TIGFET-based 3-input XOR requires only half the number of transistors required by a CMOS-based 3-input XOR. Thus, the drawbacks of the higher per-device parasitic capacitance is canceled out by the benefit of fewer transistors in the TIGFET-based design.

A 1-bit full adder further compounds the number of transistors in the TIGFET-based design compared to the CMOS
design. In this case, the benefits of having fewer transistors outweighs the larger per-device parasitic capacitance, as seen in Fig. 10: the EDP is approximately 18% lower when using TIGFET-based 1-bit full adder logic for fan-out-of-4 and higher. This conclusively shows that TIGFET-based circuits are in fact competitive with standard CMOS HP technology at the same node.

V. CONCLUSION

This paper provides a deep analysis of the capacitance contributions of the TIGFET device and compares it to a standard CMOS device at the equivalent node. It then takes this analysis a step further and considers the capacitances of logic gates comprised of TIGFET-based or CMOS-based device systems. This work is of significant consequence due to the severity of the impact of parasitic capacitance on circuit-level performance, especially at advanced nodes, which had the potential to eliminate TIGFET technology as a viable alternative device at sub-20 nm nodes.

TIGFET devices have the ability for more compact circuit designs due to their increased switching capabilities. The number of gates being switched at each clock cycle leads to different parasitic capacitances: when all three MOS gates of a TIGFET are set to a constant value there is zero channel parasitic capacitance and this results in a 39% reduction in parasitic capacitance compared to a standard CMOS device. Meanwhile, when all three MOS electrodes are switching with two varying voltages, we see a 2.01× increase in the parasitic capacitance compared to CMOS. Despite potentially higher per-device parasitic capacitance, TIGFET-based designs are shown to have lower EDP at the gate-level if used in compact logic designs. For example, the EDP for a TIGFET-based 1-bit full adder for a fan-out-of-4 and higher is approximately 18% lower due to the TIGFET design requiring only half the number of transistors compared to the equivalent CMOS design.

This work serves to validate the continued study of not only TIGFET devices but all functionality-enhanced alternative devices which may appear at first glance to introduce more device-level parasitics.

REFERENCES

[1] S. E. Thompson and S. Parthasarathy, “Moore’s law: The future of Si microelectronics,” Mater. Today, vol. 9, no. 6, pp. 20–25, 2006.
[2] J. Zhou, Q. Xu, J. Luo, R. Wang, R. Huang, and Y. Wang, “Predictive 3-D modeling of parasitic gate capacitance in gate-all-around cylindrical silicon nanowire MOSFETs,” IEEE Trans. Electron Devices, vol. 58, no. 10, pp. 3379–3387, Oct. 2011.
[3] J. Zhihe, R. Wang, R. Huang, X. Zhang, and Y. Wang, “Investigation of parasitic effects and design optimization in silicon nanowire MOSFETs for RF applications,” IEEE Trans. Electron Devices, vol. 55, no. 8, pp. 2142–2147, Aug. 2008.
[4] S.-H. Kim, J. G. Fossum, and J.-W. Yang, “Modeling and significance of fringe capacitance in nonclassical CMOS devices with gate-source/drain underlap,” IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 2143–2150, Sep. 2006.
[5] L. Wei, F. Boeuf, T. Skotnicki, and H.-S. P. Wong, “Parasitic capacitances: Analytical models and impact on circuit-level performance,” IEEE Trans. Electron Devices, vol. 58, no. 5, pp. 1361–1370, May 2011.
[6] J. Zhang, M. De Marchi, D. Sacchetto, P.-E. Gaillardon, Y. Leblebici, and G. De Micheli, “Polarity-controllable silicon nanowire transistors with dual threshold voltages,” IEEE Trans. Electron Devices, vol. 61, no. 11, pp. 3564–3566, Nov. 2014.
[7] M. De Marchi et al., “Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs,” in IEDM Tech. Dig., 2012, pp. 1–4.
[8] J. Zhang et al., “A Schottky-barrier silicon FinFET with 6.0 mV/dec subthreshold slope over 5 decades of current,” in IEDM Tech. Dig., 2014, pp. 13.4.1–13.4.4.
[9] M. H. B. Jamaa, K. Mohanram, and G. De Micheli, “Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis,” in Proc. Design Autom. Test Europe Conf. Exhibition (DATE), Apr. 2009, pp. 622–627.
[10] M. Raitza et al., “Exploiting transistor-level reconfiguration to optimize combinational circuits,” in Proc. Design Autom. Test Europe Conf. Exhibition (DATE), Mar. 2017, pp. 338–343.
[11] J. Zhang, X. Tang, P.-E. Gaillardon, and G. De Micheli, “Configurable circuits featuring dual-threshold-voltage design with three-independent-gate silicon nanowire FETs,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 10, pp. 2851–2861, Oct. 2014.
[12] P.-E. Gaillardon, L. G. Amarù, J. Zhang, and G. De Micheli, “Advanced system on a chip design based on controllable-polarity FETs,” in Proc. Design Autom. Test Europe Conf. Exhibition (DATE), Mar. 2014, pp. 1–6.
[13] L. Amarù, P.-E. Gaillardon, J. Zhang, and G. De Micheli, “Power-gated differential logic style based on doublegate controllable-polarity transistors,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 10, pp. 672–676, Oct. 2013.
[14] E. Giacomin, J. R. Gonzalez, and P.-E. Gaillardon, “Low-power multiplier designs using three-independent-gate field effect transistors,” in Proc. IEEE/ACM NanoArch, Jul. 2017, pp. 33–38.
[15] J. Romero-González and P.-E. Gaillardon, “BCB evaluation of high-performance and low-leakage three-independent-gate field effect transistors,” IEEE J. Explor. Solid-State Computat. Devices Circuits, vol. 4, no. 1, pp. 35–43, Jun. 2018.
[16] A. Heinzig, S. Slesazeck, F. Kroupl, T. Mikolajick, and W. M. Weber, “Reconfigurable silicon nanowire transistors,” Nano Lett., vol. 12, no. 1, pp. 119–124, 2012.
[17] S. Nakaharai, M. Yamamoto, K. Ueno, Y.-F. Lin, S.-L. Li, and K. Tsukagoshi, “Electrostatically reversible polarity of ambipolar α-MoTe2 transistors,” ACS Nano, vol. 9, no. 6, pp. 5976–5983, 2015.
[18] G. V. Resta et al., “Polarity control in WSe2 double-gate transistors,” Sci. Rep., vol. 6, Jul. 2016, Art. no. 29448.
[19] G. V. Resta et al., “Doping-free complementary logic gates enabled by two-dimensional polarity-controllable transistors,” ACS Nano, vol. 12, no. 7, pp. 7039–7047, 2018.
[20] Y.-M. Lin, J. Appenzeller, J. Knoch, and P. Avouris, “High-performance carbon nanotube field-effect transistor with tunable polarities,” IEEE Trans. Nanotechnol., vol. 4, no. 5, pp. 481–489, Sep. 2005.
[21] R. Shrivastava and K. Fitzpatrick, “A simple model for the overlap capacitance of a VLSI MOS device,” IEEE Trans. Electron Devices, vol. 29, no. 12, pp. 1870–1875, Dec. 1982.
[22] W. Hilberg, “From approximations to exact relations for characteristic impedances,” IEEE Trans. Microw. Theory Techn., vol. 17, no. 5, pp. 259–265, May 1969.
[23] Y. Xiang, “The electrostatic capacitance of an inclined plate capacitor,” J. Electrostat., vol. 64, no. 1, pp. 29–34, 2006.
[24] X. Liu, X. Jin, J.-H. Lee, L. Zhu, H.-I. Kwon, and J.-H. Lee, “A full analytical model of fringing-field-induced parasitic capacitance for nano-scaled MOSFETs,” Semicond. Sci. Technol., vol. 25, no. 1, 2010, Art. no. 015008.
[25] D. E. Nikonov and I. A. Young, “Benchmarking of beyond-CMOS exploratory devices for logic integrated circuits,” IEEE J. Explor. Solid-State Computat. Devices Circuits, vol. 1, pp. 3–11, Dec. 2015.
[26] Predictive Technology Model. Accessed: May 15, 2020. [Online].
[27] C. Augustine, A. Raychowdhury, Y. Gao, M. Lundstrom, and K. Roy, “PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices,” in Proc. ISQED, 2009, pp. 80–85.
[28] D. Baran, M. Aktan, H. Karimiyana, and V. G. Oklobdzija, “Switching activity calculation of VLSI adders,” in Proc. ASICON, 2009, pp. 46–49.