Effect of Novel Nanocomposite Materials for Enhancing Performance of Thin Film Transistor TFT Model

Youssef Mobarak***, Moamen Atef**
* Department of Electrical Engineering, Faculty of Engineering, Rabigh, King Abdulaziz University, Saudi Arabia
** Department of Electrical Engineering, Faculty of Energy Engineering, Aswan University, Egypt

ABSTRACT
The potential impact of high permittivity gate dielectrics on thin film transistors short channel and circuit performance has been studied using highly accurate analytical models. In addition, the gate-to-channel capacitance and parasitic fringe capacitances have been extracted. The suggested model in this paper has been increased the surface potential and decreased the threshold voltage, whenever the conventional silicon dioxide gate dielectric is replaced by high-K gate dielectric novel nanocomposite PVP/La$_2$O$_3$K$_{ox}$=25. Also, it has been investigated that a decrease in parasitic outer fringe capacitance and gate-to-channel capacitance, whenever the conventional silicon nitride is replaced by low-K gate sidewall spacer dielectric novel nanocomposite PTFE/SiO$_2$K$_{sp}$=2.9. Finally, it has been demonstrated that using low-K gate sidewalls with high-K gate insulators can decrease the gate fringing field and threshold voltage. In addition, fabrication of nanocomposites from polymers and nano-oxide particles found to have potential candidates for using it in a wide range of applications in low cost due to low process temperature of these nanocomposites materials.

Keyword: COMS Nanocomposite gate dielectric Sidewall spacer Thin Film Transistor (TFT) Threshold voltage

Corresponding Author:
Youssef Mobarak,
Departement of Electrical Engineering,
Faculty of Energy Engineering, Aswan University,
81528, Aswan, Egypt.
Email: ysoliman@aswu.edu.eg

1. INTRODUCTION
Integrated Circuits IC’s can include as many as hundred million transistors or more. As increased gate leakage is one major limiting factor on aggressive scaling effective gate-dielectric thickness will require alternative materials with higher permittivity’s Kox and greater physical thicknesses, a factor of (Kox/KSiO2) to prevent direct gate tunneling [1], [3]. However, the use of a high-K gate material may result in dielectric thicknesses comparable to the device gate length, fringing fields from the gate to the source/drain regions compromising the short-channel performance increasing. Kumar and Chaudhry [4] have earlier developed a model for the threshold voltage for dual material gate SOI-MOSFETs. Our suggested model for the threshold voltage for the single nanocomposite material gate SOI-MOSFETs by including the effect of the internal fringe capacitance on the threshold voltage, which can be easily, solved using a few iterations. In order to accurately characterize TFT devices, the threshold voltage must be well formulated. Our suggested model with novel nano composite material PVP/La2O3 with high dielectric constant enhances the performance of MOSFETs. By increasing in the surface potential and decreasing the threshold voltage. It has been demonstrated a suitable low-permittivity low-K gate sidewall spacer dielectric novel nanocomposite PTFE/SiO2, Ksp=2.9, which can replace Si3N4, Ksp=7.5 [4-11].

The energy of the band edge is the threshold condition for conduction in the TDT (some authors redefine the TDT model as the mobility edge model [12] by modifying the tail shape). It can be shown that
the expressions for $\mu_0$ derived in the TDT [13] and VRH [14] theories differ by two constant multipliers [15]. This setting violates the conditions for proper use of the infinite integration limit in the gamma function in the theoretical derivations in [13, 14]. This problem was recently identified in [16]. The variety of models for OTFTs is large, ranging from simple phenomenological models based on similarities to crystal FETs, to finite-element models of the TFT structure [17], and from the adaptation of a-TFT charge sheet models [18] to limiting models [19]. Each of these models has advantages and disadvantages, addressing different issues such as complexity, accuracy, repeatability, physics, characterization techniques, or convergence. On the other hand, the object of the models is the same accurate prediction of the electrical characteristics of OTFTs. Recently, the fringing capacitance was present through the conformal mapping of potential space. Fringing Induced Barrier Lowering FIBL is the effect of charges induced by the fringing capacitances, a threshold voltage case including the fringing capacitance effect is studied and the influence of gate dielectric on threshold voltage is discussed [20-27].

2. THIN FILM TRANSISTOR TFT MODEL

A model cross-sectional of an SOI-MOSFET with a high-Kok gate dielectric is shown in Figure 1(a), with the fringing field lines from the bottom of the gate electrode to the drain and source regions. For simplicity, that circular field lines as shown in Figure 1(b), and to the approach used in studies for the other components of parasitic capacitance [7, 8]. The infinitesimal capacitances in the high-Kok and spacer regions, respectively can be written as:

$$dC_1 = \frac{K_{ox}Wdy}{(\frac{y}{2})y}, \text{and } dC_2 = \frac{K_{sp}Wdy}{(\frac{y}{2})y}$$

(1)

Where $K_{ox}$ is the permittivity of the gate dielectric, $K_{sp}$ is the permittivity of spacer material, $W$ is the width of the transistor structure, and $tok$ is the gate-dielectric thickness. Since $dC_1$ and $dC_2$ are in series, the net infinitesimal capacitance can be written as:

$$dC = \frac{dC_1dC_2}{dC_1+dC_2} = \frac{2K_{ox}K_{sp}Wdy}{\pi(K_{ox}2tok+K_{sp}y-K_{ox}y)}$$

(2)

The total internal fringe capacitance can be obtained by integrating (2) over the gate-dielectric thickness as fringing:

$$C_{bottom} = \int_0^{tok} \frac{2K_{ox}K_{sp}Wdy}{\pi(K_{ox}2tok+K_{sp}y-K_{ox}y)}$$

(3)

$$C_{bottom} = \frac{2K_{ox}K_{sp}W}{\pi(K_{ox}-K_{sp})} \ln \left( \frac{K_{ox}}{K_{sp}} \right)$$

(4)

From the entire perimeter of the bottom edge of the gate electrode as:

$$C = \frac{(L_2-4L_0)K_{ox}}{2\pi}$$

(4)

For $K_{ox} = K_{sp}$, and $\frac{L_0}{L_g} \ll 1$

Where: $L_g$ is the gate length.
The total fringe capacitance can be obtained by Equation (4), and the perimeter of the bottom edge of the gate electrode [2]. Since the account for electric field lines fringing from the bottom edge of the gate to either the source or the drain region only, the internal fringe capacitance can be written as:

\[ C_{\text{bottom}} = \frac{(2-\ln 4)K_{ox}W}{2\pi} \approx \frac{(0.3)K_{ox}W}{x}, \]  

(5)

For \( K_{ox} = K_{sp} \) and \( \frac{t_{ox}}{L_{g}} \ll 1 \)

It can be seen that Equ. (3) reduces to Equation (5) in the limit \( K_{ox} \rightarrow K_{sp} \) but for a constant factor. This difference arises because of the assumption of the fringing electric field lines is being circular while deriving Equation (3), thus, multiplied by the above factor equally 0.15 to obtain:

\[ C_{\text{bottom}} = \frac{(0.3)K_{ox}K_{sp}W}{2\pi(K_{ox} - K_{sp})} \ln \left( \frac{K_{ox}}{K_{sp}} \right) \]

(6)

These expression reduces to Equ. (5) the limit \( K_{ox} \rightarrow K_{sp} \), and hence Equ. (6), that the separation between the electrodes is very small in comparison to the length of the electrodes [10]. This is certainly not the case in short channel high-k dielectric SOI-MOSFETs. Further modified to represent the true picture, and the fringing field from the gate to the source/drain regions increases as a function of \( \frac{t_{ox}}{L_{g}} \). This is the effect of the increased crowding of field lines in the spacer region for large gate-dielectric thicknesses, for tox comparable to \( L_{g} \), the fringe capacitance in the spacer region is more than what has been assumed while Equ. (6), to account for this, an effective spacer dielectric constant as:

\[ K_{sp}^* = \left( 1 + \frac{t_{ox}}{L_{g}} \right) K_{sp} \]

(7)

Substituting (7) in place of \( K_{sp} \) in (6), then obtain the final expression for the parasitic internal fringe capacitance as:

\[ C_{\text{bottom}} = \frac{(0.3)k_{sp}^{*}W}{x} \]

(8)

Where: \( k_{sp}^{*} = \frac{K_{ox}K_{sp}^*}{K_{ox} - K_{sp}^*} \left( \frac{K_{ox}}{K_{sp}} \right) \)

Effect of Novel Nanocomposite Materials for Enhancing Performance of Thin Film ... (Youssef Mobarak)
2.1. Suggested High-K Gate Dielectric Model and Selected Nano-Materials

The parasitic capacitances are becoming an important issue for designing logic circuits to reduce MOS transistor dimensions into the deep sub-micrometer regime. Hence, an accurate suggested model in of bottom fringing capacitances is necessary to predict circuit performance before fabrication; thus, the suggested model is an efficient tool in designing and characterization of high-K gate-dielectric SOI-MOSFETs including the effects of parasitic internal fringe capacitance [28]. The conventional gate dielectric structure diagram of the TFT devices under study is shown in Figure 2(a), silicon dioxide with dielectric constant $K_{\text{ox}}=3.9$ has been used as a gate oxide material for decades. The suggested model structure as shown in Figure 2(b) which includes gate dielectric with high-K value for enhancing the performance TFT devices by using novel nanocomposite with high dielectric constant value $K_{\text{ox}}=25$.

![Figure 2](image1.png)

Figure 2(a). Single layer conventional gate dielectric and suggested of gate dielectric TFTs, Conventional gate dielectric oxide

![Figure 2](image2.png)

Figure 2(b). Single layer conventional gate dielectric and suggested of gate dielectric TFTs, Novel nanocomposite gate dielectric

The suggested nanocomposite materials have potential candidates for using in a wide range of applications in low cost due to low process temperature of these devices may pave way for achieving high performance for TFT devices. Inserting nanocomposite materials between the gate and S/D contacts are very effective in relaxing the requirements on the virtual source velocity, Lanthanum oxide $\text{La}_2\text{O}_3$ blended with polyvinyl phenol PVP instead of silicon dioxide. So that, homogeneous organic-inorganic slurry has been obtained, 10wt% PVP and $\text{La}_2\text{O}_3$ nano particles, to introduce a gate dielectric nanocomposite gate with high-k dielectric constant and used in the suggested model. According to the mobility degradation is one of the major challenges for MOSFETs with high-K gate dielectrics, this model MOSFETs with PVP/$\text{La}_2\text{O}_3$ dielectric film has been solved this problem, as PVP which has been enhanced electron mobility and on-off ratios.

2.2. Suggested Low-K Gate Sidewall Spacer Model and Selected Nano-Materials

Estimation of electronic circuit performance is necessary in the design phase to be ensured proper reliability. Thus, fringing capacitance is one of the major contributors to the degradation performance and signal integrity problems in sub-100-nm circuits. Hence, an accurate suggested model of fringing capacitances has been investigated to enhance and predict the circuit performance before fabrication. The conventional gate structure diagram of the TFT devices under study is shown in Figure 3(a) in this structure. Shrinking the conventional MOSFET beyond the 45nm technology node requires innovations to suppress parasitic fringing capacitances and short channel effects. Thus, the suggested model structure as shown in Figure 3(b) has been included gate sidewall spacer value enhances the gate control of short-channel effects SCEs.

![Figure 3](image3.png)

Figure 3(a). A single layer conventional and suggested model of gate spacer TFTs, Conventional gate dielectric spacer

![Figure 3](image4.png)

Figure 3(b). A single layer conventional and suggested model of gate spacer TFTs, Novel nanocomposite gate dielectric spacer
Also, reduces the source-to-drain leakage current and enhances the performance TFTs devices by using spacer with low K value $K_{sp}=2.9$ of Silicon dioxide blended with Poly (tetrafluoroethylene) PTFE instead of silicon nitride in the sidewall spacers. Therefore, inserting nanocomposite materials (20wt% SiO$_2$ nano-particles and PTFE) between the gate and S/D contacts is effective in relaxing the requirements on the virtual source velocity and for introducing a gate dielectric spacer with low-K dielectric constant. If silicon dioxide concentration increases up to value of 20wt%, it may result in the higher leakage current also structure defects induced by the present of high concentration SiO$_2$.

2.3. Estimation of Fringing-Capacitance and Surface Potential of Low-K Gate Sidewall Spacer

From studies cases of MOSFETS [6-16], the fringing capacitances of a low-K gate dielectric are shown in Figure 4, where $C_{of}$ is the gate dielectric fringing capacitance, $C_{gf}$ is the gate electrode fringing capacitance, $C_{ox}$ is the gate dielectric capacitance between the gate and channel, $T_{ox}$ and $T_{g}$ are the physical thickness of the gate dielectric and gate electrode, respectively, $L$ and $L_a$ are channel length and distance between source/drain electrode and gate dielectric respectively, $t$ is width of overlap region between source/drain and gate electrode, O is the origin of the (x,y) coordinate system.

![Figure 4. Fringing capacitances for MOSFET](image)

2.4. Estimation of Surface Potential

The field lines terminate at the surface of the source/drain regions, leading to an increase of the gate electrode fringing-capacitance. For a given gate dielectric constant, the gate dielectric fringing-capacitance increases with the dielectric constant of the sidewall spacer. It has been that degradation in short-channel performance with high-k dielectrics is caused by the fringing fields from, because the fringing fields can affect the electric potential in the channel, by weakening the gate control [2]. When $V_{ds}$ is small, $V_d=V_s=V_{bi}$. Where $V_s$ and $V_d$ are the source and drain voltages, $V_{bi}$ is built-in potential of the source/substrate and drain/substrate junctions, $V_{ds}$ is the potential difference between drain and source. Thus, the induced charge density at the surface of source or drain region by the fringing field lines of $C_{of}$ is

$$\sigma_{of} = C_{of} \frac{(V_G-V_{bi})}{W L_a}$$

(9)

Where $V_G=V_G-V_{fb}$

These charges produce an electric field in the channel, and the relevant surface potential is [7].

$$\Phi(x, 0) = \frac{\sigma_{of}}{8\kappa_{sl}} \left( (x + L_a) \ln(\Phi_1) - x \ln(\Phi_1) + W \ln(\Phi_2) \right)$$

(10)

For the same reason, the surface potential induced by $C_{gf}$ can be found:

$$\Phi_{gf}(x, 0) = \frac{\sigma_{of}}{8\kappa_{sl}} \left( (x + L_a) \ln(\Phi_1) - x(\Phi_1) + W \ln(\Phi_2) \right)$$

(11)
Where:

\[ \Phi_1 = \sqrt{\frac{(x+L_d)^2 + \frac{W^2}{2}}{(x+L_a)^2 + \frac{W^2}{2}}} \frac{W}{2} \]

\[ \Phi_2 = \sqrt{\frac{x^2 + \frac{W^2}{4} + L_a + L_g}{2}} \]

\[ \sigma_{gf} = C_{gf} (V_G - V_{bi}) \]

The electric potential of short channel MOSFET without the influence of the fringing fields was derived to be [11]:

\[ \phi_e(x, y) = \phi_0(y) + (V_{bi} + V_{ds}) \frac{\sinh(\frac{x}{L})}{\sinh(\frac{L}{2})} + V_{bi} \frac{\sinh(\frac{L-x}{L})}{\sinh(\frac{L}{2})} \] (12)

Where \( \phi_0(y) \) is the electric potential of long channel CMOS; \( l = \sqrt{\frac{K_{ox} y}{C_{ox}}} \) (13)

CMOS;\( l \) is a characteristic length describing the short-channel effect; \( y_d \) is the width of the depletion region in the substrate [11]. Considering the influence of the fringing capacitances, the threshold voltage \( V_{th} \) is defined as the gate voltage when the total surface potential at the location of minimum surface potential \( (x_0) \)

\[ \phi_e(x_0) + \phi_{df}(x_0) + \phi_{gf}(x_0) = 2\phi_B \] (14)

Where: \( \phi_B = \frac{kT}{q} \ln \left( \frac{N_A}{n_i} \right) \) is the Fermi potential of the substrate, when \( V_{ds} \) is small, \( x_0 \approx L/2 \). Therefore, the threshold voltage can be found by Eqs. (12) and (14)

\[ V_{th} = V_{tho} - \frac{2(V_{bi} + 2\phi_B + \phi_{df}(x_0) + \phi_{gf}(x_0))}{2\cosh(\frac{L}{2}) - 2} \] (15)

Where, \( V_{tho} \) represents the threshold voltage of long channel MOSFET, and the threshold voltage roll-off increases with \( K_{sp} \) in the short-channel region.

3. RESULTS AND DISCUSSION

This paper has been discussed the following items: enhancing TFTs using high-K gate dielectric nanocomposite material, enhancing TFTs using low-K gate spacer nanocomposite material, and finally the modification of enhancing TFTs using high-K and low-K gate sidewall spacer with nanocomposite material.

3.1. Enhancing TFTs using High-K Gate Dielectric Nanocomposite Material

Figure 5 and 6 illustrate the effect of nanocomposite gate dielectric film in internal fringe capacitance \( C_{bottom} \) by the proposed model. Figure 5 shows the internal fringe capacitance \( C_{bottom} \) versus the gate spacer dielectric permittivity. It’s cleared that fringing capacitance \( C_{bottom} \) increases with inserting \( K_{ox} \) by
Effect of Novel Nanocomposite Materials for Enhancing Performance of Thin Film … (Youssef Mobarak)

a novel nanocomposite material higher than conventional gate dielectric. Figure 6 shows the internal fringing capacitance as a function of normalized gate length for a novel and conventional gate dielectrics. This figure illustrates the fringing capacitance $C_{\text{bottom}}$ decreases with increasing the gate length from 10nm to 80nm, but PVP/La$_2$O$_3$ gives the highest fringing capacitance from conventional gate dielectric with SiO$_2$, at given drain bias $V_D=0.05$ V.

Figure 5. Effect of gate spacer dielectric constant on internal fringing-capacitance $C_{\text{bottom}}$ using PVP/La$_2$O$_3$ and SiO$_2$ gate dielectric $K_{\text{ox}}$

Figure 6. Effect of gate length on internal fringing-capacitance $C_{\text{bottom}}$ using PVP/La$_2$O$_3$ and SiO$_2$ gate dielectric $K_{\text{ox}}$

Figure 7 and 8 show the effect of nanocomposite high-K gate dielectric film, and parasitic internal fringe capacitance on the surface potential. Figure 7 shows the influence of high-K dielectrics and sidewall spacers on gate surface potential, it’s noticed that novel nanocomposite gate dielectric gives higher surface potential than conventional gate dielectric constant with increasing gate spacer dielectric constant. Fig. 8 shows the calculated surface potential variation along the channel for $K_{\text{ox}}=25$ with and without the effect of the fringe capacitance. Figure 10 shows the effect of nanocomposite gate dielectric film on the threshold voltage. The novel nanocomposite material of PVP/La$_2$O$_3$ has low threshold voltage as compared to those with conventional SiO$_2$ of the same width. Related to high of permittivity of nanocomposite materials, the fringing gate capacitances $C_{\text{bottom}}$ much high in TFT devices and so, high permittivity of nanocomposite material increases the surface potential as a result of the induced charges in the drain and source regions due to fringing field lines from the bottom of the gate electrode. Figure 9 explains that the novel nanocomposite material PVP/La$_2$O$_3$ has less threshold voltage as compared with conventional SiO$_2$ of the same width. As a result of high permittivity of nanocomposite materials, the fringing gate capacitances $C_{\text{bottom}}$ have much high in TFT devices. So, high permittivity of nanocomposite material increases the surface potential of the induced charges in the drain and source regions due to fringing field lines from the bottom of the gate electrode. The drop in the threshold voltage is as high as about 25mV for $L_g=60$nm as $K_{\text{ox}}$ increases from 3.9 to 25. All these results are early onset of inversion the channel and hence lower threshold voltage.
3.2. Enhancing TFTs using Low-K Gate Spacer Nanocomposite Material

Figure 10 and 11 illustrate that the effect of nanocomposite sidewall spacer dielectric film gate in electrode fringing capacitance $C_{gf}$. The suggested model indicates that the electrode fringing capacitance $C_{gf}$ decreases with increasing $T_{ox}$ due to increasing distance between the two plates of $C_{gf}$. It is cleared that, the calculated results of the electrode fringing capacitance $C_{gf}$ for novel suggested nanocomposite material of side-wall spacer dielectric film gate PTFE/SiO$_2$ has lower than the conventional side-wall spacer dielectric film gate $Si_3N_4$ spacer $K_{sp}$ as shown in Figure 10. In case of Fig. 11, the variation of the gate electrode fringing capacitance has been shown with varying gate thickness. For a given EOT and $K_{ox}$, the gate electrode fringing-capacitance increases with $T_{g}$. Also, it is cleared that, the calculated results of the electrode fringing capacitance $C_{gf}$ for novel suggested nanocomposite material of side-wall spacer dielectric film gate
PTFE/SiO₂ has lower than the conventional side-wall spacer dielectric film gate Si₃N₄ spacer $K_{sp}$, as shown in Figure 11. In case of Figure 12, the effect of nanocomposite sidewall spacer dielectric film has been shown on the gate dielectric fringing-capacitance $C_{gf}$. It is noticed that the gate dielectric fringing-capacitance $C_{gf}$ by using novel nanocomposite suggested material PTFE/SiO₂ is lower than the gate dielectric fringing-capacitance $C_{gf}$ with conventional Si₃N₄, this means that the field lines from the bottom of the gate electrode can easily go through the interface between the gate dielectric and sidewall spacer. Figure 13 shows the threshold voltage roll-off ($V_{roll-off} = V_{th} - V_{tho}$) for different $K_{sp}$ values of sidewall spacer. In case of Fig 13, it has been depicted that the effect of nanocomposite sidewall spacer dielectric film on the threshold voltage of MOSFET degradation in short-channel performance associated with high-$K_{sp}$ dielectrics. Thus, it is cleared that replacement of Si3N4 with PTFE/SiO₂ leads to a significant degradation of the threshold voltage of MOSFET.

Figure 10. Effect of Gate oxide thickness $T_{ox}$ of nanocomposite side-wall spacer dielectric film gate in electrode fringing capacitance $C_{gf}$ using PTFE/SiO₂ and Si₃N₄ spacer $K_{sp}$

Figure 11. Effect of Gate electrode thickness $T_{g}$ of nanocomposite side-wall spacer dielectric film gate in electrode fringing capacitance $C_{gf}$ using PTFE/SiO₂ and Si₃N₄ spacer $K_{sp}$

Figure 12. Effect of gate oxide thickness $T_{ox}$ in gate dielectric fringing-capacitance $C_{gf}$ with PTFE/SiO₂ and Si₃N₄

Effect of Novel Nanocomposite Materials for Enhancing Performance of Thin Film ... (Youssef Mobarak)
3.3. Modification of Enhancing TFTs using High-K and Low-K Gate Sidewall Spacer with Nanocomposite Materials

Figure 14 shows the effect of both novel nanocomposite gate and spacer dielectric film in internal fringe capacitance $C_{\text{bottom}}$. Figure 14 shows the variation of internal fringing capacitance as a function of normalized gate length for both novel nanocomposite gate dielectric $K_{\text{ox}}$ PVP/La$_2$O$_3$ and gate spacer $K_{sp}$ PTFE/SiO$_2$, with conventional gate dielectrics and gate sidewall spacer dielectric film. This figure shows the fringing capacitance $C_{\text{bottom}}$ decreases with increasing the gate length but the using of novel nanocomposites give the highest bottom fringing capacitance over conventional materials.

Figure 15. Influence of novel nanocomposite $K_{\text{ox}}$ and $K_{sp}$ on the threshold voltage of MOSFET

Figure 14. Effect of gate length $L_g$ on internal fringing-capacitance $C_{\text{bottom}}$ using novel nanocomposite PVP/La$_2$O$_3$ as gate dielectric $K_{\text{ox}}$ and PTFE/SiO$_2$ gate sidewall spacer dielectric film $K_{sp}$
Figure 15 shows the effect of both novel nanocomposite gate and spacer dielectric film in the threshold voltage of MOSFET. It has been cleared that, the threshold voltage roll-off decreases more with using of novel nanocomposite gate dielectric $K_{es}$ PVP/La$_2$O$_3$ and gate spacer $K_{sp}$ PTFE/SiO$_2$ than the conventional material which used in the short-channel region of <100 nm because the FIBL effect is enhanced for large $K_{sp}$ values. Therefore, low-$K_{sp}$ sidewall spacer can alleviate the FIBL effect, especially for nano MOSFET

4. CONCLUSIONS

Highly accurate analytical models have been provided for fringing field effects with the impact of using nanocomposite PVP/La$_2$O$_3$ high-$K$ gate dielectrics on device short channel and circuit performance. Novel nanocomposite PTFE/SiO$_2$ low-$K$ sidewalls spacer has been improved the device short channel performance by reducing the gate fringing field effect. Novel nanocomposite high-$K$ gate dielectric material PVP/La$_2$O$_3$ has been improved the performance of TFT devices by increasing the surface potential and decreasing the threshold voltage. High permittivity’s $K_{es}$ gate dielectric and greater physical thicknesses, a factor of $K_{es}/K_{SiO_2}$ prevent direct gate tunneling and decreasing gate leakage current.

REFERENCES

[1] J. U. Duncombe, “Infrared navigation Part I: An assessment of feasibility (Periodical style),” IEEE Trans. Electron Devices, Jan. 1959, vol. ED-11, pp. 3439.
[2] M. Young, The Technical Writers Handbook. Mill Valley, CA: University Science, 1989, pp. 1023-1045.
[3] D. Knuth. The Art of Programming. Addison-Wesley, 1973, pp. 82-86.
[4] E. H. Miller, “A note on reflector arrays (Periodical style—Accepted for publication),” IEEE Trans. Antennas Propagat.
[5] S. P. Binguc, “On the compatibility of adaptive controllers (Published Conference Proceedings style),” in Proc. 4th Annu. Allerton Conf. Circuits and Systems Theory, New York, 1994, pp. 8–16.
[6] H.S Momose, M. Ono, and T. Yoshitomi, “1.5 nm direct tunneling gate oxide Si MOSFET’s”, IEEE electron device letters, 1996, Vol.43, No.8, pp.1233–1242.
[7] M.J. Kumar, S.K. Gupta, and V. Venkataraman, “Compact modeling of the effects of parasitic internal fringe capacitance on the threshold voltage of high-$K$ gate dielectric nano-scale SOI MOSFETs”, IEEE Transaction Electron Devices, 2006, Vol.53, No. 4, pp.706–711.
[8] H. Hammer, “Analytical Model for Comb-Capacitance Fringe Fields” journal of micro-electromechanical systems, 2010, Vol.19, No.1, pp.175-182.
[9] M. J. Kumar and A. Chaudhry, “Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs,” IEEE Trans. Electron Devices, 2004, Vol. 51, No. 4, pp.569–574.
[10] C.H. KO, T.M. Kuan, K. Zhang, G. Tsai, S. M. Seutter, C.H. Wu, and C.N. Ye, “A Novel CVD-SiBCN Low-$K$ Spacer Technology for High-Speed Applications”, Symposium on VLSI Technology Digest of Technical Papers IEEE, 2008, Vol. 97, pp.108-109.
[11] B. Cheng, M. Cao, R. Rao, A. Inani, P.V. Voorde, W.M. Greene, et al., “The impact of high-$K$ gate dielectrics and metal gate electrodes on sub-100nm MOSFETs”, IEEE electron device letters, 1999, Vol.46, No.7, pp.1537–1544.
[12] R. M.Nihar, P. D.Madhav, G.N. Siva, and V.R. Rao, “Modeling of parasitic capacitances in deep-submicrometer conventional and high-$K$ dielectric MOS transistors”, IEEE electron device letters, 2003, Vol.50, No.4, pp.959–966.
[13] K. Suzuki, “Parasitic capacitance of submicrometer MOSFETs,” IEEE Trans. Electron Devices, 1999, Vol. 46, No. 9, pp.1895–1900.
[14] Sh. Oku, T. Nagase, Sh. Nagamatsu, W.Takashima, and K. Kaneto, “Comparative Study on Gate Insulators of Polymers and SiO2 in Transport Properties of p- and n-Type Organic Field-Effect Transistors”, Japanese journal of applied physics, 2010, Vol. 49.
[15] D. Rebiscoul, S. Favier, J.P. Barnes, J.W. Maes, F. Martin, “Characterization of the annealing impact on La2O3/HfO2 and HfO2/La2O3 stacks for MOS applications”, Elsevier journal Microelectronic Engineering, 2010, Vol. 87, pp. 278–281.
[16] B. Aditya, C. P. Bipul, R. Kaushik. “Modeling and optimization of fringing-capacitance of nanoscale DGMOS devices”, IEEE electron device letters, 2005, Vol.52, pp.256–262.
[17] X. Li, R.J.W. Hill, H. Zhou, C.D.W. Wilkinson, I.G. Thayne, “A low damage Si3N4 sidewall spacer process for self-aligned sub-100nm III–V MOSFETs” Elsevier Microelectronic Engineering, 2008, Vol.85, pp.996–999.
[18] M. J. Deen, M. H. Kazemeini, and S. Holdcroft, “Contact effects and extraction of intrinsic parameters in poly(3-alkylthiophene) thin-film field-effect transistors,” J. Appl. Phys. , Jan. 2008, vol. 103, no. 12, p. 124 509.
[19] A. Cerdeira, M. Estrada, R. Garcia, A. Ortiz-Conde, and F. Sanchez, “New procedure for the extraction of basic a-Si:H TFT model parameters in the linear and saturation regions,” Solid State Electron., Jul. 2001, vol. 45, no. 7, pp. 1077–1080.
[20] M. Hamilton, S. Martin, and J. Kanicki, “Field-effect mobility of organic polymer thin-film transistors,” Chem. Mater., 2004, vol. 16, no. 23, pp. 4699–4704.
[21] B. Hamadani and D. Natelson, “Nonlinear charge injection in organic field-effect transistors,” J. Appl. Phys., Mar. 2005, vol. 97, no. 6, pp. 064508–1–064508–7.
[22] H. Klauck, U. Zschieschang, and M. Halik, “Low-voltage organic thin-film transistors with large transconductance,” J. Appl. Phys., Oct. 2007, vol. 102, no. 7, pp. 074514-1–074514-7.
[23] T. Yamamoto and K. Takimiya, “Facile synthesis of highly extended heteroarenes, dinaphtho[2,3-b:2_,3-\ f]chalcogenopheno[3,2-b]chalcogenophenes, and their application to field-effect transistors,” J. Amer. Chem. Soc., Feb. 2007, vol. 129, no. 8, pp. 2224–2225.
[24] Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. New York: McGraw-Hill, 1999.
[25] C. Enz and E. Vittoz, “MOS transistor modeling for low-voltage and low-power analog IC design,” Microelectron. Eng., Dec. 1997, vol. 39, no. 1–4, pp. 59–76.
[26] M. Shur and M. Hack, “Physics of amorphous silicon based alloy field-effect transistors,” J. Appl. Phys., May 1984, vol. 55, no. 10, pp. 3831–3842.
[27] M. J. Deen and M. Kazemeini, “Photosensitive polymer thin-filmFETs based on poly(3-octylthiophene),” Proc. IEEE, Jul. 2005, vol. 93, no. 7, pp. 1312–1320.
[28] A. Thabet, M. Atef, and Y. A. Mobarak, “Enhanced TFTs Model Using Novel Nano-Composite High-K Gate Dielectric” Published in Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference on 2011, pp. 1–3.

**BIOGRAPHIES OF AUTHOR**

**Youssef A. Mobarak** was born in Luxor, Egypt in 1971. He received his B.Sc. and M.Sc. degrees in Electrical Engineering from Faculty of Energy Engineering, Aswan University, Egypt, in 1997 and 2001 respectively and Ph.D. from Faculty of Engineering, Cairo University, Egypt, in 2005. He joined Electrical Engineering Department, Faculty of Energy Engineering, Aswan University as a Demonstrator, as an Assistant Lecturer, and as an Assistant Professor during the periods of 1998–2001, 2001–2005, and 2005–2009 respectively. He joined Artificial Complex Systems, Hiroshima University, Japan as a Researcher 2007–2008. Also, he joined Faculty of Engineering, King Abdulaziz University, Rabigh, Saudi Arabia as Associate Professor Position at April 2014 up to date. His research interests are power system planning, operation, optimization, and techniques applied to power systems. Also, his research interests are wind energy, and nanotechnology materials via addition nano-scale particles and additives for usage in industrial field.

**Moamen Atef**, He received his B.Sc. degrees in Electrical Engineering from High Institute of Energy, South Valley University, Egypt, in 2009. His research interests lie in the areas of analysis and developing electrical engineering models and applications, investigating novel nano-technology materials via addition nano-scale particles and additives for usage in industrial branch, electromagnetic materials, electroluminescence and the relationship with electrical and thermal ageing of industrial polymers. E-mail : eng.moamenpower@yahoo.com