An efficient background timing skew calibration technique for time-interleaving analog-to-digital converters

Yu Cao1,a), Peng Miao1, Fei Li1, and Huan Wang1

Abstract An efficient background timing skew calibration algorithm is proposed in this article, which detects the sampling time mismatches in time-interleaving analog-to digital converter (TIADC) by estimating the skew-related errors with a reference channel and aligns the sampling edge of each sub-ADC to that of the reference channel by analog variable-delay lines in the negative feedback loop. Compared with conventional background calibration methods based on complex algorithms or serious input restrictions, the proposed technique detects timing skews by only negligible hardware consisting of simple digital blocks and is applicable for a wide range of input including completely random signals. The theoretical analysis and sufficient simulated results revealed that this algorithm is not sensitive to some non-ideal components in actual circuits like mismatches between channels or jitters in clock circuits, which verifies the practicability and robustness of this method.

Keywords: time-interleaving analog-to-digital converter, timing skew calibration, background calibration, reference channel

Classification: Electron devices, circuits and modules

1. Introduction

TIADC structure is a usual way for high-speed and low-power analog-to-digital converters (ADC) [1]. By multiplexing several ADCs in parallel, TIADCs can achieve multiplication of conversion speed in a power-efficient manner. However, mismatches between channels introduce undesirable errors and degrade the overall performance of the system. The major errors are caused by offset, gain mismatches and timing skews. The previous two types of errors can be calibrated easier relatively since they are all static errors. In contrast, timing skews are hard to be corrected since the skew-induced errors are dependent on input content. Worse still, errors caused by timing skews, as shown in Fig. 1, are proportional to the frequency of input signals and hence become the primary concern in high-speed TIADCs.

There are many researches on timing skew in recent two decades [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30], along with numerous relevant calibration methods raised. Reference-signal-injection methods in [2, 3, 4, 5] detect timing skew with a predetermined input signal, which are straightforward and effective. But like all other foreground calibration methods, the calibration procedures cannot be performed without interrupting ADC’s work. FIR filters can eliminate skew-related errors in parallel with normal system’s operation [6, 7, 8, 9, 10, 11, 12], but this approach places certain restrictions on the bandwidth of input. What’s worse, the increase of ADC’s resolution rate will lead to an explosive boosting of the filters scale, which limited its application for high precision requirement. To solve these problems, blind adaptive calibration techniques are proposed in [13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25], they utilize statistics of the input and behave well in high precision applications. However, on account of the complex algorithms, their high cost in power consumption and area of the digital calibration block cannot be neglected, even in modern CMOS technology. Another kind of statistic-based techniques is autocorrelation calibration algorithm [26, 27, 28, 29, 30]. The autocorrelation intensity between adjacent channels has negative relation with their timing skews, in case of the input is wide-sense stationary signal or its statistic property is stationary. So the timing skews can be eliminated by adjusting the sampling clock of each channel to search the maximum autocorrelation intensity. Autocorrelation-based calibration methods are popular recently since they impose little restrictions on input signals and provide a good trade-off between the calibration accuracy and the algorithm complexity. Nevertheless, the main disadvantage of this class of methods is that they all rely on the statistics of the input signal. In practice, the amplitude, bandwidth and statistics of input could vary from time to time. In such cases, autocorrelation-based calibration will induce larger mistakes.

Taking into account the drawbacks of these calibration schemes above, this article proposed an efficient background timing skew calibration algorithm that is appropriate for completely random input. Better still, the calibration is achieved by simple digital blocks and low power consumption. In Section II, the proposed calibration algorithm is introduced in detail. Section III describes some concerns related to this scheme in practical circuits. Simulated
results are revealed and discussed in Section IV, followed by the conclusion in Section V.

2. Proposed timing skew calibration algorithm

A block diagram of the M channels TIADC is shown in Fig. 2. The input $V_{in}(t)$ is sampled by each sub-ADC and converted to digital outputs. The clock input and the digital output of the $i$th ADC are $CLK_i$ and $D_i[n]$, respectively. $i$ equals 1, 2, ..., $M$. The sampling period of TIADC is $T_s$, which is also the ideal time-shifting between $CLK_i$ and $CLK_{i+1}$. It’s obvious that

$$D_{out} = V_{in}(t - nM + iT_s)$$

(1)

Multiplexing all sub-ADC outputs results in

$$D_{out}[n] = V_{in}(nT_s)$$

(2)

However, timing skews will modify the time-shifting into $T_s + \tau_i$, where $\tau_i$ is the timing skew between the actual $CLK_i$ and the ideal $CLK_i$. For the Nyquist sampling,

$$f_{in,max} < \frac{1}{2} f_s$$

(3)

where $f_{in,max}$ is the maximum frequency of $V_{in}(t)$ and $f_s$ is the frequency of the TIADC ($f_s = 1/T_s$), as exhibited in Fig. 2. Since $\tau_i < T_s$, it’s assumed without loss of generality that

$$|\tau_i| \leq 0.1T_s$$

(4)

Therefore, the different output values of the $i$th ADC with and without $\tau_i$, $D_{diff,i}$ can be described with a Taylor expansion as

$$D_{diff,i} \approx \tau_i \left. \frac{\partial V_{in}(t)}{\partial t} \right|_{t=nM + iT_s}$$

(5)

which is demonstrated in Fig. 2.

The $i$th channel samples $V_{in}(t)$ repetitively along with the systems working and a battery of varying $D_{diff,i}$ is generated. Accumulating $|D_{diff,i}|$ by $N$ times, then the sum can be represented mathematically as

$$D_{sum,i} = \sum_{n=0}^{N} \left| \tau_i \left. \frac{\partial V_{in}(t)}{\partial t} \right|_{t=nM + iT_s} \right.$$
and so on for all $M$ ADCs. This allows digital detection circuits to calculate each $D_{\text{sum},i}$ severally. The whole behavioral calibration model includes $D_{\text{sum},i}$ computation scheme, register, DAC and variable digital-control sampling-time delay lines. After computation all $D_{\text{sum},i}$, the calibration model drives each delay line with negative feedback, just as exhibited in Fig. 5. Since each sub-ADC has its own delay line, the digital backend minimizes $D_{\text{sum},i}$ between each sub-ADC and $ADC_{\text{ref}}$ by adjusting the $M$ delay lines independently. The minimized timing skews after correction are related to the unit time delay of the delay lines, which is determined by the maximum tolerable SNDR penalty, as revealed in [9]. For the same maximum tolerable SNDR penalty, the system with a higher speed and higher resolution rate needs smaller $\tau_f$, which means a finer unit delay time.

The proposed timing skew calibration technique has no extra restriction on input but only its bandwidth limitation described by (3), which is the basic precondition of all types of Nyquist ADCs. Therefore, this calibration algorithm is widely applicable to a variety of input, including sine signals, wide sense stationary signals, completely random signals and so on. In contrast to other conventional calibration techniques with too complex algorithms that are hard to devise in circuits or only applicable to software implementation, the scheme presented above may be more practical for it simplifies the calibration logic using only addition and subtraction, not some expensive multiplication or division. The existence of $ADC_{\text{ref}}$ may bring large power consumption during the calibration process. In fact, all calibration circuits including $ADC_{\text{ref}}$ could operate at very low speed since the cycle of $ADC_{\text{ref}}$ could be adjustable and large enough with a big $l$, which means low-power dissipation. In other words, the variable $l$ provides a trade-off between correction rate and power consumption of the calibration block.

3. Design concerns in implementation

Although the proposed timing skew calibration method has the merits of robustness against the completely random signal and algorithm simplicity, there are some concerns should be taken into account in practical.

3.1 The selection of the accumulative frequency ($N$) in practice

$D_{\text{sum},i}$ is obtained by accumulating $D_{\text{diff},i}$ $N$ times, as exhibited in Section II. (8) is true only when $N$ is infinite, which is impossible in real design. This precondition may support a point of view that $N$ should be large enough for adequate calibration accuracy in actual application. Well, that is exactly the truth. But a large $N$ would result in immense additional hardware consumption and a long-time calibration cycle, made this scheme worthless. In fact, a large $N$ is not necessary for most instances, as clarified in Fig. 6. It’s obvious that the $D_{\text{sum},i}$ of the $i$th channel is proportional to $|\tau_f|$ within a wide range of $N$. This relationship could be maintained even when $N$ is 10. But the contrary, $N$ should not be too small as well in practice since the accumulation itself plays an important role in the calibration process. A proper $N$ will suppress non-ideal concerns in circuits, especially jitters in clock paths, thus improves the stability in skew detection.

3.2 Effects of mismatches in sub-ADCs and the reference channel

Considering that the timing skew calibration process is aided by the reference channel outputs, the influences of mismatches between channels including offsets and gain errors in real circuits should be analyzed. Fig. 7(a) shows how offsets effect $D_{\text{sum},i}$ ($N = 1000$) in variable timing skew. The simulated results are based on channels with unit of 12-bit LSBs. When there is no timing skew, $D_{\text{sum},i}$ ($N = 1000$) should be zero ideally since the reference channel samples the same points of input with the channel to be calibrated. With offsets exist, $D_{\text{sum},i}$ became the sum of those $N$ offsets each, obviously. The same goes for other
timing skews, made the curves move lines up and down
with the extent proportional to the value of their corre-
sponding offsets. A similar result is shown by the e-
effect of gain error, as demonstrated in Fig. 7(b). Di-
derent gain errors cause various slopes of the curves. Fortunately,
the timing skews of each channel will be detected severally
by the reference channel and the mismatches between them
have no e-
eff
effects on calibration. As a whole, the mismatches
in sub-ADCs and the reference channel will not degrade
the performance of the calibration result.

3.3 The restriction of the calibration for low-frequency
input
It must be pointed out that the proposed calibration tech-
nique does not detect the value of timing skew directly, but
measure the related error caused by timing skew. Thus, for
the same accuracy of error measurement, the accuracy of
timing skew and the skew residue after correction will vary
for different input signals. As revealed by Fig. 8, the error
from a fixed timing skew is proportional to the derivative
of the input signal. The voltage of high-frequency input has
a violent change in the time domain, which could form
larger $D_{\text{sum}}$ and $D_{\text{diff}}$ for the same skew. Then the relatively
larger skew can be identified more easily. It means that the
 calibration method performs better for high-frequency ap-
lications. However, the correction results for inputs with
most of their energy concentrated on the low-frequency
band may have larger residual skews but the same power of
skew tones. Considering DC input (the most extreme
status), the testing result will always be zero whatever
the real timing skew is. Fortunately, skew related errors
decrease also with low-frequency inputs.

4. Simulation results
This proposed timing skew calibration technique are veri-
figed with a 8 bit 4 GS/s four channel TIADC designed in
65 nm 1.1 V CMOS technology to test its feasibility and
practicability, as Fig. 9 shows. The flash ADC is chosen to
be the sub-ADC architecture and the same as the reference
channel. The analog core area is 0.46 mm² and the digital
calibration area is 0.017 mm².

Fig. 10. Simulated DFT performances of the TIADC before and after
the timing skew calibration, with fundamental tones and offsets in each
channels exists. $N$ equals 1000. (a) Before calibration. (b) After calibration
replicate a real environment. With the maximum tolerable SNDR penalty, 3 dB, the unit calibration step of each clock phase delay line is set to approximate 100 fs. As denoted in Fig. 10, the output spectrum is limited by the spur caused by timing skews without calibration. After calibration, the magnitude of these spur is dropped about 30–35 dB even in the presence of offsets. Because the spur of timing skews and gain mismatches appear at the same places of the spectrum, the gain mismatches were not introduced into this simulation to prevent the confusion of these two types of spur. Similar result would emerge with gain mismatches exist since they do not interfere with the final calibration result, as expound in Section III. This comparison reveal the accuracy of this proposed timing skew calibration algorithm is insensitive to mismatches between channels, in contrast to other conventional calibration algorithms utilizing reference channels on which mismatches reside after calibration impose a serious restriction.

Fig. 11 shows the SNDR of this TIADC as functions of \( f_{\text{in}} \) around the entire Nyquist band. As discussed above in Section III, though the proposed algorithm goes against input with low-frequency, the skew-related errors are also vulnerable under the present circumstance. These two opposite effects combined to make SNDR after calibration be approximate “flat” on the whole during all frequency band of input.

Table 1 gives a performance summary of this work and comparison with some other related works. The proposed timing skew calibration method had lower digital hardware cost than \([7, 9, 30]\) for its easier skew estimation block with no multipliers or filters.

| Table 1. Performance comparison. |
|----------------------------------|

| Timing Skew Estimation | [7]\(^1\) | [9]\(^1\) | [30]\(^1\) | This Work\(^2\) |
|------------------------|--------|--------|--------|----------------|
|                        | FIR + correlator | subtraction detection | auto-correlation detection + Auxiliary ADC | subtraction detection + auxiliary ADC |

| # of FIR filters | 1 | 1 | 0 | 0 |
|------------------|---|---|---|---|
| # of Multiplier\(^3,4\) | 2 | 2 | 4 | 0 |
| # of Adder\(^3,4\) | 7 | 7 | 9 | 1 |
| Convergence Time (Samples) | 10 K | 80 K | 32 K | 44 K\(^5\) |

1. Measurement result  
2. Post layout simulation result  
3. for per subADC channel  
4. for the estimation and correction of timing skew  
5. for the correction of \( r_{\text{max}} = 10\% \) of \( T_s \) and \( N = 1000 \)

5. Conclusion

An efficient background timing skew calibration technique has been proposed in this paper, which estimates the sampling clock errors of each sub-ADC with a reference channel and corrects them by minimizing the related errors caused by timing skews. The skew detection process requires only some simple add/subtract operation that could be easily realized by a spot of digital logic cells but not some complex digital blocks, like multipliers or dividers. The calibration result is not affected by mismatches between the sub-ADCs to be calibrated and the reference channel. A suitable \( N \) of estimation errors in algorithm made it insensitive to jitters from clock circuits. This timing skew calibration technique can be implemented in TIADCs with arbitrary channels and complex random input. Although the maximum frequency of input is limited in the Nyquist frequency for all types of Nyquist ADCs, the algorithm itself can operate properly even with over-Nyquist input until (5) is not valid. The practicability and robustness of this timing skew calibration technique were confirmed through in-depth simulations.

References

[1] W. C. Black and D. A. Hodges: “Time-interleaved converter arrays,” IEEE J. Solid-State Circuits 15 (1980) 1022 (DOI: 10.1109/JSSC.1980.1051512).
[2] H. Jin and E. K. F. Lee: “A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 47 (2000) 603 (DOI: 10.1109/82.850419).
[3] J. Chu and H.-S. Lee: “A 450 MS/s 10-bit time-interleaved zero-crossing-based ADC,” IEEE Custom Integr. Circuits Conf. 47 (2011) 1 (DOI: 10.1109/CICC.2011.6055327).
[4] T. Miki, et al.: “A 2-GB/s 8-bit time-interleaved SAR ADC for millimeter-wave pulsed radar baseband SoC,” IEEE J. Solid-State Circuits 52 (2017) 2712 (DOI: 10.1109/JSSC.2017.2732732).
[5] J. W. Nam, et al.: “A 12-Bit 1.6, 3.2, and 6.4 GS/s 4-b/cycle time-interleaved SAR ADC with dual reference shifting and interpolation,” IEEE J. Solid-State Circuits 53 (2018) 1765 (DOI: 10.1109/JSSC.2018.2808244).
[6] S. M. Jamal, et al.: “A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration,” IEEE J. Solid-State Circuits 37 (2002) 1618 (DOI: 10.1109/JSSC.2002.804327).
[7] H. Le Duc, et al.: “Fully digital feedforward background calibration of clock skews for sub-sampling TIADCs using the polyphase decomposition,” IEEE Trans. Circuits Syst. I, Reg. Papers 64 (2017) 1515 (DOI: 10.1109/TCI.2016.2645978).
[8] M. Sraayer, et al.: “A 4 GS/s time-interleaved RF ADC in 65 nm CMOS with 4 GHz input bandwidth,” ISSCC Dig. Tech. Papers (2016) 464 (DOI: 10.1109/ISSCC.2016.7418108).
[9] S. Chen, et al.: “All-digital calibration of timing mismatch error in time-interleaved analog-to-digital converters,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25 (2017) 2552 (DOI: 10.1109/TVLSI.2017.2703141).
[10] S. Liu, et al.: “All-digital background calibration technique of the channel-time-mismatch in a two-channel TIADC,” IEEE Int. Conf. ASIC (2017) 632 (DOI: 10.1109/ASICON.2017.8252555).
[11] S. Liu, et al.: “Adaptive semiblind background calibration of timing mismatches in a two-channel time-interleaved analog-to-digital converter,” Analog Integr. Circ. Sig. Process. 90 (2017) 1 (DOI: 10.1007/s10470-016-0839-5).
[12] R. Xiao, et al.: “A sinusoidal reference signal based high accuracy timing skew mismatch estimation scheme for time interleaved ADC,” 17th Int. Symp. Commun. Inform. Technol. (2017) 1 (DOI: 10.1007/s10470-016-0839-5).
[13] J. Elbornsson and J.-E. Eklund: “Blind estimation of timing errors in interleaved AD converters,” IEEE Int. Conf. Acoust. Speech Signal Process. 6 (2001) 3913 (DOI: 10.1109/ICASSP.2001.940699).

[14] J. Elbornsson, et al.: “Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system,” IEEE Trans. Circuits Syst. I, Reg. Papers 51 (2004) 151 (DOI: 10.1109/TCSI.2003.821300).

[15] V. Divi and G. Wornell: “Scalable blind calibration of timing skew in high-resolution time-interleaved ADCs,” IEEE Int. Symp. Circ. Syst. (2006) 151 (DOI: 10.1109/ISCAS.2006.1693353).

[16] S. Huang and B. C. Levy: “Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs,” IEEE Trans. Circuits Syst. I, Reg. Papers 53 (2006) 1278 (DOI: 10.1109/TCSI.2006.875180).

[17] M. Seo, et al.: “Blind correction of gain and timing mismatches for a two-channel time-interleaved analog-to-digital converter: Experimental verification,” IEEE Int. Symp. Circuits Syst. (2006) 3394 (DOI: 10.1109/ISCAS.2006.1693354).

[18] V. Divi and G. W. Wornell: “Blind calibration of timing skew in time-interleaved analog-to-digital converters,” IEEE J. Sel. Topics Signal Process. 3 (2009) 509 (DOI: 10.1109/JSTSP.2009.2020269).

[19] J. Fan, et al.: “Blind adaptive calibration of timing error for two-channel time-interleaved ADCs,” IEEE Int. Midwest Symp. Circuits Syst. 3 (2010) 233 (DOI: 10.1109/MWSCAS.2011.5548668).

[20] K. Doris, et al.: “A 480 mW 2.6 GS/s 10 b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm,” IEEE J. Solid-State Circuits 46 (2011) 2821 (DOI: 10.1109/JSSC.2011.2164961).

[21] A. Bonnetat, et al.: “An adaptive all digital blind compensation of dual TIADC frequency-response mismatch based on complex signal correlations,” IEEE Trans. Circuits Syst. II, Exp. Briefs 62 (2015) 821 (DOI: 10.1109/TCSII.2015.2435611).

[22] X. Liu, et al.: “An efficient blind calibration method for nonlinearity mis-matches in M-channel TIADCs,” IEICE Electron. Express 14 (2017) 20170468 (DOI: 10.1587/exle.14.20170468).

[23] Y. Qiu, et al.: “All-digital blind background calibration technique for any channel time-interleaved ADC,” IEEE Trans. Circuits Syst. I, Reg. Papers 65 (2018) 2503 (DOI: 10.1109/TCSI.2018.2794529).

[24] Y. Wang, et al.: “Bandwidth-efficient calibration method for nonlinear errors in M-channel time-interleaved ADCs,” Analog Integr. Circuits Signal Process. 86 (2016) 275 (DOI: 10.1007/s10470-015-0677-x).

[25] Y. Wang, et al.: “Joint blind calibration for mixed mismatches in two-channel time-interleaved ADCs,” IEEE Trans. Circuits Syst. I, Reg. Papers 62 (2015) 1508 (DOI: 10.1109/TCSI.2015.2418835).

[26] C. Chen and J. Wu: “A 12 b 3 GS/s pipeline ADC with 500 mW and 0.4 mm² in 40 nm digital CMOS,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 62 (2011) 120.

[27] M. El-Chammas and B. Murmann: “A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration,” IEEE J. Solid-State Circuits 46 (2011) 838 (DOI: 10.1109/JSSC.2011.2108125).

[28] B. Razavi: “Design considerations for interleaved ADCs,” IEEE J. Solid-State Circuits 48 (2013) 1806 (DOI: 10.1109/JSSC.2013.2258814).

[29] A. Leuciuc: “Sampling time calibration method for multi-channel interleaved ADCs,” IEEE Int. Symp. Circ. Syst. (2017) 1 (DOI: 10.1109/ISCAS.2017.8050247).

[30] C.-Y. Lin, et al.: “A 10-bit 2.6 GS/s time-interleaved SAR ADC with a digital-mixing timing-skew calibration technique,” IEEE J. Solid-State Circuits 53 (2018) 1508 (DOI: 10.1109/JSSC.2018.2793535).