DESIGN AND OPTIMIZATION OF REVERSIBLE LOOK AHEAD CARRY ADDER AND CARRY SAVE ADDER

N. Bhuvaneswary  
Assistant Professor. Department of ECE. 
Kalasalingam Academy of Research and Education, (India).  
E-mail: bhuvaneswary.n@klu.ac.in ORCID: http://orcid.org/0000-0001-6400-6602

A. Lakshmi  
Associate Professor. Department of ECE. 
Kalasalingam Academy of Research and Education, (India).  
E-mail: lakshmi@klu.ac.in ORCID: http://orcid.org/0000-0002-6744-7048

Recepción: 05/12/2019  Aceptación: 03/01/2020  Publicación: 23/03/2020

Citation suggested:  
Bhuvaneswar, N., y Lakshmi, A. (2020). Design and optimization of reversible look ahead carry adder and carry save adder. 3C Tecnología. Glosas de innovación aplicadas a la pyme. Edición Especial, Marzo 2020, 113-127. http://doi.org/10.17993/3ctecno.2020.specialissue4.113-127

Suggested citation:  
Bhuvaneswar, N., & Lakshmi, A. (2020). Design and optimization of reversible look ahead carry adder and carry save adder. 3C Tecnología. Glosas de innovación aplicadas a la pyme. Edición Especial, Marzo 2020, 113-127. http://doi.org/10.17993/3ctecno.2020.specialissue4.113-127
ABSTRACT

A circuit is said to be reversible if inputs and the outputs are equal. Reversibility focused mainly to bring down power to zero. In modern centuries, gates with reversible logic has arose together as notable vital approaches for power optimisation based on application. Reversible logic is leading area in power consumption. Based on its application, its emerging trend in power consumption. In ideal situations, reversible circuit yield nil power. In this paper, new design of the look ahead carry adder and carry save adder designed and it is optimized with the previous existing binary logic gates. Minimizing the garbage output and replacing the binary logic gates by reversible logic gates. To develop low power circuits, reversible circuit is necessary.

KEYWORDS

Look ahead carry adder, Carry save adder, Reversible logic.
1. INTRODUCTION

Look ahead carry adder is a type of digital adder. In this circuit, speed can be increased by reducing the required time. Generated carry bit calculated before summing so that it can reduce the time delay. The design of ripple carry circuit is modest, but it has time-consuming delay in the circuit due to several gates in path carry flows from LSB to MSB. Therefore, in this paper designed an alternate design, *look ahead carry adder*. For designing look ahead carry adder, transform ripple carry design to strategy, which reduce the number of bits to two level bit logic.

By using carry-save adder design sum up multiple binary numbers. When compared to other adder design, carry look ahead adder design be at variance in dualistic outputs that has same aspect as inputs, first output has been series of half done sum and next output has been series of carry.

A. NEED FOR REVERSIBLE LOGIC

Reversible circuits are effectual than irreversible because of information loss which leads to energy loss. Due to information loss in irreversibility, it dissipates more power. To reduce power, circuit designed with reversible logic. At last, reversible circuits can be viewed as distinct instance of quantum circuits since quantum progression must be reversible.

B. CONDITIONS FOR REVERSIBLE COMPUTATION

Reversible computation satisfies the conditions.

**The foremost State:**

Formost state is logical reversibility in which any settled device to be reversible state and the input and output should be unambiguously recoverable from one another.

**The second State:**

The second state is physical reversibility, the device in reality run backwards, i.e., each operation converts no energy to heat and produces no entropy.
Representation of a reversible circuit truth table

In view of the fact that we are dealing only with bijective functions, i.e., permutations, we signify them using the pedal system which represented by dislodge cycle of functions.

$S_n$, denoted as set of all permutations of $n$ indices and $S_2^n$ mentioned as set of objective perform with $n$ input binary bits. Let us Toffoli’s Gate and its corresponding truth table.

![Toffoli gate diagram](image)

**Figure 1.** Toffoli gate.

**Table 1.** Truth table for toffoli gate.

| Inputs | Outputs |
|--------|---------|
| A      | B       | C | X | y | Z |
| 0      | 0       | 0 | 0 | 0 | 0 |
| 0      | 0       | 1 | 0 | 0 | 1 |
| 0      | 1       | 0 | 0 | 1 | 0 |
| 0      | 1       | 1 | 0 | 1 | 1 |
| 1      | 0       | 1 | 1 | 0 | 0 |
| 1      | 0       | 1 | 1 | 0 | 1 |
| 1      | 1       | 1 | 1 | 1 | 0 |

Some special types of Reversible Gates

**SWAP Gate:**

Reversible gate, called the SWAP (S) gate which interchanges the input.

**Toffoli’s Gate:**

In Toffoli Gate (Agarwal, Choudhary, Jangid, & Kasera, 2017), all the inputs that is from 1 to (n-1) are mapped to its corresponding outputs. The final output is coordinated by inputs from 1 to (n-1). To upended and pass the nth input make all inputs as 1 else pass original
output. The first two inputs corresponds to outputs and the third output controlled by first two input and invert it. The truth table has been shown in Table.

MTSG gate:

In MTSG gate (Agarwal et al., 2017) four number of inputs and outputs are used. By this design the one bit full adder is designed.

![MTSG gate](image)

**Figure 2.** MTSG gate.

![Peres gate](image)

**Figure 3.** Peres gate.

![Internal architecture with Peres gate](image)

**Figure 4.** Internal architecture with Peres gate.

**Table 2.** Peres gate truth table.

| A | B | C | P | Q | R   |
|---|---|---|---|---|-----|
| 0 | 0 | 0 | 0 | 0 | 0   |
| 0 | 0 | 1 | 0 | 0 | 1   |
| 0 | 1 | 0 | 0 | 1 | 0   |
| 0 | 1 | 1 | 0 | 1 | 1   |
| 1 | 0 | 0 | 1 | 1 | 0   |
| 1 | 0 | 1 | 1 | 1 | 1   |
| 1 | 1 | 0 | 1 | 0 | 1   |
| 1 | 1 | 1 | 1 | 0 | 0   |
2. LOOK AHEAD CARRY ADDER

A. CONCEPT OF CARRY GENERATOR

Look ahead carry adder used to produce and circulate carry. In binary addition when both the inputs are 1, it generates carry and propagate.

If either of the input is 1 then A+B propagates in case binary addition. Binary predicate is represented as \( P(A, B) \)

\[
P(A, B) = A + B
\]

If binary addition, then expression can be represented as:

\[
P'(A, B) = A \text{xor} B
\]

Binary operation performs faster than xor. Though we can use \( P'(A, B) \) for multiple bit carry look ahead adder.

In Boolean function, \( P_i \) represented as propagate, \( C_i \) denoted as carry bit and \( G_i \) generate binary bit.

\[
C_{i+1} = G_i + (P_i \cdot C_i)
\]

![Figure 5. Existing model of carry generator.](image-url)
3. PROPOSED ADDER ARCHITECTURES

This deals with the Design and operation of the proposed look ahead carry adder architecture using Peres gate based on the existing adder architecture. The proposed architectures are implemented by replacing the three block’s (Peres full adder) Peres gates and peresfull adders with reversible logic gates to obtain the better performance compared to conventional logic.

**Design I**

In this sector look ahead carry adder using Peres logic is proposed. As we know the Peres logic already, it is pretty much easier to propose this type of adder using the Peres reversible gate. The Peres full adder is already proposed (Somani, Chaudhary, & Yadav, 2016; Lisa, & Babu, 2015).

Whenever the quantum cost of the Peres gate is said to be four and the Peres full adder consist of two Peres gate, which proposes the quantum cost of eight. In addition, the minimal number of reversible logic gates used for proposing a 4 bit look ahead carry adder is 32. This design proposes the 4 bit look ahead carry adder design consist of four sum elements and a carry output.

**I. PROPOSED LOOK AHEAD CARRY ADDER**

![Look ahead carry adder Design 1.](image-url)
This second design is proposed by using three types of reversible gates (Peres, Toffoli, Feynmann) (Somani et al., 2016) although it is already proposed through the survey that the gates quantum cost (Peres, Toffoli, Feynmann) (Somani et al., 2016) are 4, 5 and 1 respectively. By proposing this adder the quantum cost and the count of garbage outputs are also reduced. The above design proposes a design with four sum elements and a single carry output. And this design has a quantum cost of 18 for a single bit adder.

**B. PROPOSED CARRY SAVE ADDER**

This deals with the designing and optimization of the carry save adder by replacing the conventional logic gates by the reversible gates. By considering the minimal quantum cost containing design as the best design.
Proposed 4 bit carry save adder is designed Peres full adder. Source: (Somani et al., 2016).

This design proposed by using the MTSG gates.

**4. SIMULATION RESULTS**

Proposed reversible adder circuit is more proficient than existing method. Based on the comparative analysis, proposed design can be easily realized. In existing design, logic gate
used instead of that in proposed work reversible gate such as Peres used to understand the circuit. The circuit realized using reversible Peres gate to reduce the logical calculation. Also in terms of hardware complexity proposed work is efficient than exiting circuit.

All the simulations have been done using XILINX 9.2i and Model sim Altera 6.3g_p1.

**SIMULATION RESULTS OF PROPOSED ARCHITECTURE**

**Design I**

The above Figure shows the results of the proposed reversible look ahead carry adder for three different inputs. the inputs to the adder is two 4-bit binary coded decimal numbers named a and b and carry Cin.
HARDWARE AND SOFTWARE USED

All simulations have been done using Xilinx ISE 9.2i.

5. APPLICATIONS

Applications based on reversible logic concept are listed. (1) Nano Computing (2) Spacecraft (3) Bio Molecular Computations (4) Quantum Computing (5) Low power CMOS.
6. CONCLUSION

Look ahead carry adder is designed with reversible logic gates. Proposed design optimized with existing design in terms of reversible gate operations.

**Table 3.** Carry look ahead adder optimization results.

| Design    | No. of reversible gates used | No. of garbage outputs | Quantum cost | Time delay |
|-----------|-----------------------------|-------------------------|--------------|------------|
| Design 1  | 32                          | 40                      | 128          | 14.33ns    |
| Design 2  | 20                          | 20                      | 72           | 12.275 ns  |

**Table 4.** Optimization table of carry save adder.

| Design    | N°.of reversible gates used | N°.of garbage outputs | Quantum cost | Time delay |
|-----------|-------------------------------|-----------------------|--------------|------------|
| Design 1  | 24                            | 24                    | 96           | 19.219 ns  |
| Design 2  | 12                            | 24                    | 72           | 15.873 ns  |

Reversible circuit design strategy is used to reduce the complexity and circuit cost. Distinguish the circuit with reversible systems, which performs more number of complex operations. Based on the reversible circuit design main factors like garbage outputs, quantum cost and delay of the circuit reduced. In addition, circuit complexity reduced by reducing the reversible gates. This work customs basic step in constructing complicated reversible systems, which can perform more complex operations. Based on logical synthesis alternative design can be implemented. To decrease system design and manufacturing cost VLSI system implemented with one type of modular building. To reduce quantum cost and gates count, further design can be implemented using other reversible logic gates.
REFERENCES

Agarwal, K. K., Choudhary, M. P., Jangid, H. K., & Kasera, A. (2017). Design and implementation of reversible carry look ahead adder and array multiplier. *International Journal of Advanced Research in Basic Engineering Sciences and Technology (IJARBEST)*, 3(Special Issue 23), 34-37.

Haque, M. U., Sworna, Z. T., & Babu, H. M. H. (2016). An Improved Design of a Reversible Fault Tolerant LUT-based FPGA. In *29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)*. Kolkata, India. IEEE. https://doi.org/10.1109/VLSID.2016.39

Lisa, N. J., & Babu, H. M. H. (2015). Design of a Compact Reversible Carry Look-Ahead Adder Using Dynamic Programming. In *28th International Conference on VLSI Design*. Bangalore, India. IEEE. https://doi.org/10.1109/VLSID.2015.46

Prashanth, N. G., Savitha, A. P., Anadaraju, M. B., & Nuthan, A. C. (2013). Design and Synthesis of Fault Tolerant Full Adder/Subtractor Using Reversible Logic Gates. *International Journal of Engineering Research and Applications (IJERA)*, 3(4), 137-142. https://www.ijera.com/papers/Vol3_issue4/W34137142.pdf

Rajesh, K., & Umamaheswara, G. (2017). Implementation of Ripple Carry and Carry Look Ahead Adders Using Reversible Logic Gates. *International Journal of Applied Engineering Research*, 12(3), 3665-3670. https://www.researchgate.net/publication/322481988_FPGA_implementation_of_ripple_carry_and_carry_look_ahead_adders_using_reversible_logic_gates

Rajmohan, V., & Ranganathan, V. (2011). Design of counter using reversible logic. In *3rd International Conference on Electronics Computer Technology*. Kanyakumari, India. IEEE. https://doi.org/10.1109/ICECTECH.2011.5941973

Rangaraju, H.G., Venugopal, U., Muralidhara, K.N., & Raja, K.B. (2010). Low Power Reversible Parallel Binary Adder/Subtractor. *International journal of VLSI design & Communication Systems*, 1(3), 23-34. https://doi.org/10.5121/vlsic.2010.1303
Safari, P., Haghparast, M., & Azari, A. (2012). A Design of Fault Tolerant Reversible Arithmetic Logic Unit. *Life Science Journal, 9*(3). [https://www.researchgate.net/publication/230642890_A_Design_of_Fault_Tolerant_Reversible_Arithmetic_Lo
cic_Unit](https://www.researchgate.net/publication/230642890_A_Design_of_Fault_Tolerant_Reversible_Arithmetic_Lo
cic_Unit)

Sayem, A.S.M., & Ueda, M. (2010). Optimization of reversible sequential circuits. *Journal of computing, 2*(6). [https://pdfs.semanticscholar.org/4918/6fbed8b1a3139f
c3ee9be426cb4bbd0f073a3c.pdf](https://pdfs.semanticscholar.org/4918/6fbed8b1a3139f
c3ee9be426cb4bbd0f073a3c.pdf)

Somani, N., Chaudhary, C., & Yadav, S. (2016). Reversible Adder Design For Ripple carry and Carry look ahead. In *International Conference on Computing, Communication and Automation (ICCCA). Noida, India. IEEE*. [https://doi.org/10.1109
CCAA.2016.7813935](https://doi.org/10.1109
CCAA.2016.7813935)

Thapliyal, H., & Ranganathan, N. (2010). Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay, and Garbage outputs. *ACM Journal on Emerging Technologies in Computing Systems, 6*(4). [https://doi.org/10.1145/1877745.1877748](https://doi.org/10.1145/1877745.1877748)
