Reconfiguration of NPC Multilevel Inverters to Mitigate Short Circuit Faults Using Back-to-Back Switches

Weiqiang Chen, Ethan Hotchkiss, and Ali Bazzi

Abstract—The main focus of this paper is to propose a reconfiguration method to mitigate short circuit faults in a neutral point clamped multilevel inverter which is widely used as a power conversion system with distributed energy resources. Existing reconfiguration methods use either a redundant strategy or need a large number of additional devices pre-installed in the circuit; these will increase the bulk and complexity of the system. Most existing control-strategy-based methods distort the phase-to-neutral voltage, which results in degradation of power quality. To maintain control-strategy-based reconfiguration, avoid significant change to the circuit topology, and avoid phase voltage distortion, a new and practical reconfiguration method is proposed in this paper. The proposed method is applicable to neutral point clamped (NPC) multilevel inverters at any voltage level and can mitigate short circuit faults in any device. A technique of switching series connected switches is selected to combine with the proposed reconfiguration method since it’s a practical design consideration for realistic implementation. MATLAB/Simulink is used to simulate a five-level NPC inverter with non-idealities to verify the proposed reconfiguration method. A five-level NPC is also built and tested to experimentally verify the proposed method. Short circuit faults are injected to different devices and the proposed method is verified to quickly and effectively recover the NPC inverter from these faulty conditions.

Index Terms—Fault tolerance, multilevel inverter, reconfiguration, short circuit fault.

I. INTRODUCTION

SINCE many industrial applications require medium to high voltage, multilevel inverters (MLIs) have been widely used in industry to sustain higher voltage stress due to their cascaded single-phase structure. Other advantages of MLIs include lower common-mode voltage, operation under both high and low switching frequencies, and lower total harmonic distortion (THD) [1]. MLIs have been widely utilized as power converters for distributed energy resources such as in wind energy systems [2], [3] and solar energy inverters [4], [5]. Due to the cascaded structure, more complex control strategies and more semiconductor devices are used in MLIs. The increased number of semiconductor devices increases the risk of failure since the failure of a single device could cause the whole inverter to fail. Researchers have studied the reliability of power electronics to a great extent in an attempt to reduce the risk of failure and to increase the reliability of power electronic systems for distributed energy resources[6], [7]. The most common faults that may occur in MLIs are open and short circuit faults in power switches [8]. One of the most common causes of semiconductor device degradation and failure is related to dielectric breakdown, which could cause the gate voltage to lose control over the collector current, causing a short circuit fault [9]. The short circuit circulation path could cause extra electric stress on other devices or a short circuit condition on the source side; this could result in severe damage to the inverter, source, and load when compared to open circuit faults. To avoid such damage, the redundancy provided by the increased number of semiconductor devices in MLIs is utilized by researchers to develop many effective methods to reconfigure MLIs to recover from faults.

The proposed reconfiguration method can effectively mitigate the most severe fault condition of semiconductors, i.e., short circuit fault. The proposed reconfiguration method can be activated by the trigger signal generated by any fault diagnosis or prognosis method. Compared to the existing reconfiguration methods, which utilize redundancy control strategies or add-on components, the proposed reconfiguration method has less additional components, and unlike some existing methods which also utilize less additional components, the proposed reconfiguration method maintains the peak value of output voltage in the reconfigured condition. The proposed reconfiguration method does not sacrifice the power quality of phase-to-neutral voltage or phase current, which typically occurs in the existing control-strategy-based reconfiguration methods. Further details on related literature and the advantages of the proposed method are shown in Section II. Also in Section II, more background is provided on neutral-point clamped (NPC) MLIs. Section III introduces the principle of the proposed reconfiguration method and a selected voltage balancing technique to achieve the synchronization of series-switched devices. Section IV shows simulation results to verify the proposed reconfiguration method. In Section V, experimental results of implementing the proposed reconfiguration method and the selected voltage balancing technique in a 5-level NPC inverter are shown. Section VI concludes the paper.

Manuscript received March 6, 2018.

The authors are with the Electrical and Computer Engineering Department, University of Connecticut, 371 Fairfield Way U4157, Storrs, CT 06269 USA (e-mail: weiqiang.chen@uconn.edu; ethan.hotchkiss@uconn.edu; alibazzi@ieee.org).

Digital Object Identifier 10.24295/CPSSTPEA.2018.00005
II. BACKGROUND

A. Post-Fault Reconfiguration Methods in MLIs

The NPC inverter was introduced 36 years ago [10], [11] and is the most widely used topology in industrial applications [12]. A 3-level example is shown in Fig. 1 for illustration. Therefore, many post-fault reconfiguration methods have been developed to ensure continuous operation of NPC inverters. NPC inverters can be switched by sinusoidal pulse width modulation (SPWM) or space vector modulation (SVM) [13]. In SVM, when device failure happens, some voltage vectors cannot be achieved, thus redundant vectors are utilized to compensate for the lost vectors [14], [15]. An effective way to tolerate device failure is to tie the phase which contains the failed component to the neutral point, change the control strategy and operate the two remaining healthy phases to achieve the balanced phase-to-phase voltage [16]-[21]. Another way is by changing the diodes \(D_1\) to \(D_2\) in Fig. 1 to controllable semiconductor devices and utilizing the flexible current path to tie the phase containing the failed component to the neutral point [22]. When the diodes are changed to controllable semiconductor devices, the NPC inverter is modified to become an active-NPC (ANPC) inverter. Redundancy is always a straightforward way to replace the failed device with a new one. This method has been used in other power electronic circuits [23], [24] and is a potential method for MLIs’ recovery. Researchers have successfully achieved maintaining the inverter output waveform in fault-tolerant mode with a forth leg installed in the NPC inverter [25]-[28]. Even though the complexity is increased, the output waveform is effectively maintained after a failure occurs in one phase. A promising method in [29] has minor modification of the standard topology shown in Fig. 1; it utilizes fuses which are installed in series with the diodes \(D_1\) and \(D_2\) to disconnect diode legs, then the circulation of fault current is stopped when a short circuit happens.

Many effective reconfiguration methods for MLIs have also been achieved for different topologies. For MLIs which consist of cell units, such as cascaded H-bridge inverters, the failed cell can be bypassed, and the control scheme is modified to provide a balanced phase-to-phase voltage [30], [31]. To minimize the add-on components in a reconfigurable circuit, some control-strategy-based reconfiguration methods have been developed. Reconfiguration of carrier-based modulation strategy can effectively balance the phase-to-phase voltage after a failure occurs, and there are no additional components required in this method [32]. Due to the particularity of flying capacitor MLIs, a control-strategy-based reconfiguration method with minimum add-on component was proposed in [33], the same output voltage levels are achieved with subtraction of capacitor voltage in post-fault condition. For three-phase systems, when one device fails, the corresponding phase leg also fails and may cause unbalanced voltages and currents among phases; a neutral-shifted method was developed to handle the unbalanced condition [30], [34], [35]. These control-strategy-based reconfiguration methods are designed for different topologies and can reduce the complexity and cost of MLIs significantly. More details of reconfiguration of MLIs can be found in [36].

Most of the existing reconfiguration methods for NPC have limitations: The SVM-based methods [9], [10] cause extra switching stress for the remaining healthy devices, and complexity of SVM-based methods increases dramatically with the level of MLIs. Tying the whole phase leg which contains only one failed device to the neutral point is not cost effective [16]-[21]. For example, if \(S_1\) in Fig. 2 fails, the output of this phase leg is tied to \(V_1\) to disable this phase leg even though the seven other devices are still in healthy condition; the inverter is thus operated with the remaining two phase legs to achieve a balanced phase-to-phase voltage. Also, after tying the failed leg to neutral, reduced peak value of the output voltage is observed. The ANPC with fault tolerance ability also has the problem of reduced peak output voltage and it is not applicable to various levels besides a 3-level ANPC inverter [22]. Redundant components [23], [24] and forth leg-based methods [25]-[28] are not cost effective since in MLIs, a large number of additional components is required. For the effective method in [29], complex circuity and additional components are necessary to isolate the failed device or fault current circulation pass.

Existing methods for other topologies typically need additional devices installed in the power circuit even though they are not necessary for the original healthy operation. Additional switches or contactors are pre-installed in the circuit to disconnect the failed cell; these act as bypass contactors to bypass a failed cell or switch; for example, if an H-bridge cell in a cascaded MLI fails, a contactor is used to short the output sides of the failed cell to bypass it, which means that for each unit cell, a contactor should be installed [30], [31]. These cell-bypassing methods rely on the inverter topology, so they are not applicable to the widely-used NPC inverters. The method developed in [33] is only applicable to flying capacitor MLIs. While some control-strategy-based methods can be utilized in NPC inverters and do not require additional components, the reconfigured system typically has a distorted phase voltage and only phase-to-phase voltage is maintained; for example, if \(S_1\) in Fig. 1 fails as an open circuit fault, \(V_{ab}\) is lost in this phase, then the reference waveforms of the other two phases are modified accordingly to achieve the same phase-to-phase waveform [32]. This could cause significant degradation of voltage quality when phase voltage is of interest for grid-tied application, per-phase analysis, modeling, etc. Similar conditions of distorted phase-to-neu-
nal voltage happen with the neutral point shift (NPS) method [30], [34], [35].

Therefore, we propose a reconfiguration method that is applicable to mitigate short circuit faults in NPC inverters, and which provides simplicity, ease of implementation, and effectiveness while requiring minimal additional components. The proposed method is applicable to any-level NPC inverters, maintains the peak output voltage value, and retains balanced phase-to-neutral and phase-to-phase voltages and currents, simultaneously.

B. NPC MLI Background

The NPC inverter utilizes DC link capacitors to provide various voltage levels and uses proper switching actions of semiconductor devices to transmit the voltage levels to the load. The desired number of voltage levels determines the required number of semiconductor devices and DC link capacitors. Suppose the voltage level is $N$, then the number of semiconductor switched per leg is $2N-2$ and the number of DC link capacitors is $N-1$. The topology of a single phase five-level NPC is shown in Fig. 2, as this is the inverter topology used for simulation and experimental results in this paper. Level-shifted PWM is the control scheme used, where switching signals are generated by comparing a sine wave with four level-shifted sawtooth waves with same peak-to-peak values but different offsets [37]. The generation of level-shifted PWM for a five-level NPC is shown in Fig. 3. TABLE I summarizes the five-level operation. The generated PWM signals are sent to $S_a$ to $S_3$ in Fig. 2 and their conjugates are sent to $S_a'$ to $S_3'$, respectively.

III. PROPOSED RECONFIGURATION METHOD

A. Proposed Method

The proposed reconfiguration method utilizes the structure of the NPC inverter to reconfigure it from the original voltage level to a decreased voltage level. In this way, even though the number of voltage levels is decreased, the balanced conditions of both phase-to-phase and phase-to-neutral voltages are maintained. A five-level NPC inverter is used as an example to illustrate the proposed reconfiguration method. The proposed method requires installing a back-to-back switch pairs in the lines of different input voltage levels as shown in Fig. 3 where the back-to-back switch pairs are $S_a, S_b$, and $S_c, S_d$. It should be noted that the back-to-back switch pairs use semiconductors which allow for a fast transition from the failed condition to the decreased-level condition and limit any propagation of the fault current. However, these switches can also be replaced by contactors or relays if they can also provide a fast response. For example, if $S_f$ in Fig. 2 fails as short circuit fault, when $S_a$ and $S_b$ are in on-state, instead of transmitting $V_f$ to the load, a current from $V_f$ will flow to the load through $D_f, S_a$ to $S_b$. So, the back-to-back switches are used to stop the circulation pass of fault current from blocking the desired voltage.

In healthy condition, the switches $S_a$ to $S_b$ are turned on to ensure the transmission of different voltage levels. Suppose a short circuit fault happens to switch $S_a$ in Fig. 4(a) as shown in Fig. 4(b); the voltage level $V_f$ which is supposed to be blocked by $S_a$ will be passed through $S_b$, and as a result the diode $D_f$ will block the lower voltage level $V_{f'}$. This causes a loss of voltage level $V_{f'}$, which results in an unbalanced condition. Due to the symmetric configuration of the NPC inverter, the circuit is able to be reconfigured to a decreased level NPC inverter by switching $S_i$ and $S_j, S_a, S_b$ and $S_c, S_d$ in four pairs which are highlighted by four green dotted rectangular boxes as shown in Fig. 4(c), and turning off $S_a, S_b, S_c$, and $S_d$ as shown in Fig. 4(d). In Fig. 4(d), $D_1$ to $D_6$, and $D_0$ to $D_1$ are also disabled with turning off $S_a, S_b, S_c$, and $S_d$. The disabled components are marked as gray, and the equivalent circuit in reconfigured condition is also shown in Fig. 4(d). The three-level operation in a five-level NPC inverter is listed in TABLE II. As with other reconfiguration methods, the trigger signal of back-to-back switches should be from a fault diagnosis or prognosis algorithm which is used.

![Fig. 3. Level shifted PWM for five-level NPC.](image)

**TABLE I**

| $S_1$ | $S_2$ | $S_3$ | $S_4$ | Output Voltage |
|-------|-------|-------|-------|----------------|
| 1     | 1     | 1     | 1     | $V_f$          |
| 0     | 1     | 1     | 1     | $V_{f'}$       |
| 0     | 0     | 1     | 1     | $V_3$          |
| 0     | 0     | 0     | 1     | $V_1$          |
| 0     | 0     | 0     | 0     | $V_2$          |

![Fig. 2. Five-level NPC.](image)
to initiate the reconfiguration process. For example, diagnosis methods that have been explored by the authors and which complement this work are shown in [38]. Therefore, the shorted condition of any switch can be considered a passthrough since switches can be paired to tolerate the short circuit condition, and the short circuit path to the source is eliminated by the back-to-back switches.

Even though the voltage level is decreased, the unbalanced condition caused by the short circuit fault is resolved with very limited additional components. The redundancy strategy and forth leg methods can maintain the same voltage level in the post-reconfigured condition [25]-[28], but many more additional components and complicated control strategies are necessary when compared to the proposed method. The ANPC can achieve balanced phase-to-phase voltage without additional components, but it disables the remaining healthy components in the failed leg which is not cost effective. The peak value of output voltage is also reduced significantly [22]. The NPS method achieves a decreased level condition in the failed phase leg without any additional components [30], [34], [35]. However, it also reduces the RMS value of the phase voltage and it is more applicable to open circuit faults of MLIs that contain unit cells. The number of the back-to-back switches is determined by the voltage level of the NPC inverter, if the original voltage level is $N$, then the required number of back-to-back switches is $N-2$.

This applies to both single-phase, three-phase, or higher phase NPC inverters since the back-to-back switch pairs are shared by all phases. With the $N-2$ back-to-back switches, the $N$-level NPC can be reconfigured to different voltage levels. Suppose that the reduced voltage level is $M$, if $(N-1)/(M-1)$ is an integer, then an $N$-level NPC inverter can be reconfigured to $M$ level NPC inverter. The achievable voltage levels of different Llevel NPC inverter are summarized in TABLE III. A drawback of the proposed reconfiguration method is that the sustained

![Fig. 4. Proposed topology (a) Healthy condition, (b) Short circuit fault in $S_1$, (c) Switching in pairs, (d) Fully reconfigured condition with turning off back-to-back switches $S_a$, $S_b$, $S_c$, and $S_d$.](image)

| $S_1$ | $S_2$ | $S_3$ | $S_4$ | Output Voltage | $V'$ |
|-------|-------|-------|-------|----------------|-----|
| 1     | 1     | 0     | 0     | $V'$          |     |
| 0     | 0     | 1     | 1     | $V'$          |     |
| 0     | 0     | 0     | 0     | $V'$          |     |

TABLE II

THREE LEVEL OPERATION IN A FIVE-LEVEL NPC


The proposed reconfiguration method requires switching series-connected devices, so voltage balancing problems should be considered. When there is a difference in turn-on and turn-off switching times among devices, the voltage of each device will be different, which causes extra voltage stress on some devices [39]. Unbalanced voltage sharing can also be caused by spread of device dynamic and static parameters [40]. To resolve this issue, a proper voltage balancing technique for series-connected semiconductors is chosen. Two main considerations are 1) The voltage balancing technique should use a separate gate driving circuit for each device since one driving circuit for several semiconductors is not applicable to the original healthy operation (an example technique that is not applicable here is shown in [41]); 2) The voltage balancing technique should not have the components which are not necessary for the original healthy operation. Taking both considerations into account, a hybrid voltage balancing technique for series-connected semiconductors in [40] is chosen. This method has not been implemented in MLIs but in this paper, it is successfully implemented in an NPC inverter and contributes to balance the voltage of the series-switched devices. The hybrid technique consists of an active voltage clamping circuit and a passive snubber circuit. The circuit for the hybrid technique is shown in Fig. 5, and each semiconductor will be modified as such. Even though the voltage clamping circuit and snubber circuit are added into each switch, they are not only helpful for synchronizing and balancing series-connected switches, but also improve the performance of original healthy operation such that when more than two switches are off, the sustained voltage of each switch is balanced.

IV. SIMULATION RESULTS

Simulation in MATLAB/Simulink are first performed to verify the proposed reconfiguration method. A five-level NPC with the same topology as Fig. 1 is built and the switching scheme is level-shifted PWM. For illustration purposes, the DC bus voltage is 200 V, switching frequency is 10 kHz, and fundamental frequency is 60 Hz. The healthy five-level operation output voltage waveform is shown in Fig. 6. Note that the voltages have a DC offset since the reference point is chosen at the negative DC bus side as shown in Fig. 1. The proposed reconfiguration method is implemented when the circuit is in healthy state; the transition from healthy condition to reconfigured condition is shown in Fig. 7. The distorted phase-to-neutral output waveforms caused by short circuit fault on $S_1$ and $S_3$ are shown in Fig. 8 and Fig. 9, respectively. The proposed reconfiguration method is thus implemented when the short circuit in $S_1$ and $S_3$ is mitigated using the proposed method as shown in Fig. 10 and Fig. 11, respectively. In Fig. 10 and Fig. 11, the short circuit had occurred before the shown

| Original Voltage Level | Reduced Voltage Level |
|------------------------|-----------------------|
| 3                      | 2                     |
| 4                      | 2                     |
| 5                      | 3 & 2                 |
| 6                      | 2                     |
| 7                      | 4 & 3 & 2             |
| 8                      | 2                     |
| 9                      | 5 & 3 & 2             |
| ...                    | ...                   |

TABLE III

SUMMARY OF ACHIEVABLE VOLTAGE LEVELS

Fig. 5. Hybrid voltage balancing circuit.

Fig. 6. Output waveform of healthy condition.

Fig. 7. Output waveform of transmitting healthy condition to reconfigured condition.

Fig. 8. Output waveform of $S_1$ short circuit fault.

Fig. 9. Output waveform of $S_3$ short circuit fault.
time scale, and the reconfiguration method is engaged at 42 ms. Results show that the proposed method can be successfully implemented while the circuit is in healthy or failed conditions and indicates that the proposed method can be integrated with either fault diagnosis methods or fault prognosis methods before a fault occurs. The proposed method can clearly balance phase-to-neutral voltages while requiring minimal circuit modification. Experimental verification will also illustrate the voltage balancing and switch synchronization, which is not required but an added benefit to the proposed method.

V. Experimental Verification

A. Experimental Results of a Five-Level NPC Inverter

A five-level NPC inverter which has the same topology as Fig. 1 has been built in hardware. The four isolated DC supplies are shown in Fig. 12 to eliminate the voltage balancing need across capacitors. The whole setup is shown in Fig. 13, with one phase of the inverter used for demonstration purposes. LabView software is used to generate the level-shifted PWM signals and communicate with gate driver board through NI FPGA. The platform performs well in healthy condition with 200 V DC bus and 200 Ω load as shown in Fig. 14. A low voltage condition of 60 V is used when implementing the proposed reconfiguration method to limit the short circuit energy during test; a transient of implementing the proposed method in healthy condition is shown in Fig. 15.

The first step in verifying the proposed method is to ensure that synchronous switching and voltage balancing across series devices is achieved. For this purpose, the hybrid voltage balancing technique in [40] is implemented in the five-level NPC inverter. Fig. 16 shows the experimental results of the unbalanced condition of \( S_1 \) and \( S_2 \) drain-to-source voltages without the hybrid voltage balancing technique. Fig. 17 shows the balanced...
condition of $S_1$ and $S_2$ drain-to-source voltages with the hybrid voltage balancing technique. Fig. 16 and Fig.17 verify the effectiveness of the synchronization and hybrid voltage balancing technique in the NPC inverter, and ensures that the proposed method is now applicable.

For validation purpose, the five-level NPC inverter is reconfigured to a three-level when a short circuit fault happens, and only $S_a$, $S_b$, $S_c$, $S_e$ from Fig. 4(a) are actually installed to stop the fault current path. The proposed reconfiguration method is implemented when the short circuit fault happens to $S_1$ or $S_3$. Fig. 18 shows the transient of implementing the proposed reconfiguration method when $S_1$ fails as a short circuit, Fig. 19 shows the transient of implementing the proposed reconfiguration method when $S_3$ fails as short circuit. In both Figures, the short circuit fault had occurred before the first two cycles shown, and at the beginning of the third cycle, the proposed method is engaged. Waveform deflection is observed during the transient period, which may be due to parasitic elements and/or signal propagation delay. These result in unsynchronized turning off the back-to-back switches while changing control of semiconductor devices to pairs. After the short transient period, the MLI is reconfigured to the decreased-level condition. The method is shown to successfully maintain symmetry in the phase-to-neutral voltage after being distorted by the short-circuit fault. Therefore, the proposed reconfiguration method successfully reconfigures the failed inverter in a fraction of a fundamental cycle. The inverter can then maintain load support and operate in a decreased level condition with balanced phase-to-neutral voltage unlike other existing methods and maintains balanced drain-to-source voltages across series switches as needed.

B. Summary: Comparing the Proposed Method with State-of-the-art

To summarize the state-of-the-art of the proposed reconfiguration method, the shortages of existing reconfiguration methods are checked first. The SVM-based method [14], [15] has more complex control in the reconfigured condition, and utilizing the redundant vector means more switching actions are assigned to the remaining healthy devices which causes extra stress on
these devices. The method of isolating a faulty phase leg (IFPL) [16]-[21] has the drawbacks of reduced output voltage peak and unbalanced per-phase voltages, since the MLI is operated with only two phases. The ANPC fault-tolerant inverter [22] has the same drawbacks of IFPL and since it has additional switching devices, the control complexity is increased. This ANPC fault tolerant inverter is only applicable to a 3-level condition, which means that it is not applicable to the MLIs with other voltage levels. The component-level redundancy (CLR) strategy [23], [24] is not feasible for MLIs since the number of semiconductor devices is very large. The forth-leg-based (FLB) method [25]-[28] has a redundant phase leg, which is not cost effective. The method of utilizing fuses to isolate a faulty device (FUI) [29] has many of add-on components, complex control and extra stress on the remaining healthy devices. The faulty cell isolation method [30], [31] requires additional components installed in each unit cell which is not cost effective, and remaining healthy devices in reconfigured condition will have more voltage stress; also, since this method is only applicable to MLIs which contain unit cells, it is not applicable to NPC inverters. The method of utilizing different voltages of flying capacitors (FCV) [33] is only applicable to flying capacitor MLIs. The method of modifying the reference signal (MRS) [32] does not require add-on components and is easy to achieve, but it causes reduced output voltage peak and unbalanced per-phase condition. The NPS method [30], [34], [35] also has the drawback of reduced output voltage peak.

TABLE IV summarizes the drawbacks of the existing reconfiguration methods and compares these methods with the proposed method. Most of the existing methods have more than two drawbacks, and even though the CLR and FLB only have one drawback, the excessive add-on components significantly increase the system cost. Also, FCV is not applicable to NPC inverters. CLR, FLB, FUI and FCI require add-on components where the number of components increases with the increased voltage levels and if it is a three-phase system, the required number of components is tripled. However, the number of additional components per phase in the proposed method is less than any of these four methods and is not affected by the number of phases, which reduces the total number of additional components significantly. The only drawback of the proposed method is extra voltage stress on the remaining healthy devices in reconfigured condition, which also appears in some of the existing reconfiguration methods.

Among the existing reconfiguration methods, MRS and NPS are control-strategy-based methods, which do not require additional components and are easy to achieve. These two methods gain the most interest to compare with the proposed method. The decreased peak value of output voltage is an issue when the load requires a stable voltage level. The distorted per-phase waveform is as issue in the following conditions: 1) per-phase analysis of Y-connected loads, 2) unbalanced load conditions with neutral current flow, 3) grid-interconnection standards that limit the line-to-line voltage maximum (e.g. IEEE1547 and AS4777). To better understand the output voltage distortion using both MRS and NPS methods, the phase-to-neutral waveforms of these two methods are generated experimentally and are shown in Fig. 20 and Fig. 21, respectively. It should be noted that both the amplitude-limited modulation (ALM) and 120° discontinuous pulse width modulation minimum (DPWMMIN) modulation methods shown in Fig. 20 as subcategories of the

| Proposed Method | SVM | IFPL | ANPC | CLR | FLB | FUI | FCI | FCV | MRS | NPS |
|-----------------|-----|------|------|-----|-----|-----|-----|-----|-----|-----|
| Reduced Peak Value | ● | ● | ● | ● | ● | ● | ● | ● | ● | ● |
| Unbalanced Per-phase Condition | ● | ● | ● | ● | ● | ● | ● | ● | ● | ● |
| Excessive Add-on Components | ● | ● | ● | ● | ● | ● | ● | ● | ● | ● |
| Excessive Complexity of Control | ● | ● | ● | ● | ● | ● | ● | ● | ● | ● |
| Extra Stress on Devices | ● | ● | ● | ● | ● | ● | ● | ● | ● | ● |
| Not Applicable to NPC Inverters | ● | ● | ● | ● | ● | ● | ● | ● | ● | ● |
| Not Applicable to Different Levels | ● | ● | ● | ● | ● | ● | ● | ● | ● | ● |

Fig. 20. Phase-to-neutral voltage when implementing MRS method (a) ALM (b) 120° DPWMMIN (10 V/div, 10 ms/div).
MRS method. From the figures, it can be observed that the peak value of the per-phase voltage is reduced significantly, and unbalanced condition happens. The NPS method seems to have a balanced phase-to-neutral waveform, but the voltage waveforms of the other two phases remain the same, which causes an unbalanced condition between the three phases.

VI. CONCLUSION AND FUTURE WORK

A practical reconfiguration method for short circuit faults in NPC MLIs is proposed in this paper, which overcomes several weaknesses of existing reconfiguration methods. The proposed reconfiguration method is applicable to any NPC MLI with any number of voltage levels and can mitigate short circuit faults on any device. Simulations are shown to verify the effectiveness of the proposed reconfiguration method. A hybrid voltage balancing technique is selected and implemented to enhance the performance of the proposed reconfiguration method. A single-phase hardware platform is built and tested in healthy condition and reconfigured condition to demonstrate the effectiveness of the proposed method in mitigating short circuit faults. Future work focuses on achieving the proposed reconfiguration method at higher power and augmenting a fault diagnosis method to engage the proposed method.

REFERENCES

[1] S. urinKhomfoi and L. M. Tolbert, “Multilevel book Chapter. The University of Tennessee.[Online]. Available: http://web.eecs.utk.edu/~tolbert/publications/multilevel_book_chapter.pdf
[2] Z. Zhang, Z. Li, M. P. Kazmierkowski GAE, J. Rodriguez, and R. Kennel GAE, “Robust predictive control of three-level npc back-to-back converter pmsg wind turbine systems with revised predictions,” in IEEE Transactions on Power Electronics, vol. PP, no. 99, pp. 1-1.
[3] P. Mounica, D. Revathi, and M. Devi Atluri, “Review of power semiconductor device reliability for power converters,” in CPSS Transactions on Power Electronics and Applications, vol. 2, no. 2, pp. 101-117, 2017.
[4] A. Alghassi, “Prognostics and health management of power electronics”, Ph.D Thesis, 2015-2016.
[5] L. M. A. Caseiro and A. M. S. Mendes, “Generalized IGBT open-circuit fault diagnosis algorithm with no additional sensors for grid-connected N-level NPC converters,” in Proc. IECRIS 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society, Yokohama, 2015, pp. 002421-002426.
[6] A. Nabae, I. Takahashi, and H. Akagi, “A new neutral-point-clamped PWM inverter,” IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518-523, Sep./Oct. 1981.
[7] R. H Baker, “Bridge converter circuit,” U.S. Patent 4 270 163, May 1981.
[8] J. Rodriguez, S. Bernet, P. K. Steimer and I. E. Lizama, “A survey on neutral-point-clamped inverters,” in IEEE Transactions on Industrial Electronics, vol. 57, no. 7, pp. 2219-2230, July 2010.
[9] Q. M. Attique, Y. Li, and K. Wang, “A survey on space-vector pulse width modulation for multilevel inverters,” in CPSS Transactions on Power Electronics and Applications, vol. 2, no. 3, pp. 226-236, Sept. 2017.
[10] S. Li and L. Xu, “Fault-tolerant operation of a 150 kW 3-level neutral point clamped PWM inverter in a flywheel energy storage system,” in Conf. Rec. 36th IEEE IAS Annu. Meeting. Sep./Oct. 2001, vol. 1, pp. 585-588.
[11] G. Sinha, C. Hochgraf, R. H. Lasserter, D. M. Divan, and T. A. Lipo, “Fault protection in a multilevel inverter implementation of a static condenser,” in Conf. Proc. 30th IEEE IAS Annu. Meeting, Oct. 1995, vol. 3, pp. 2557-2564.
[12] H. Ben Abdelghani and A. B. Ben Abdelghani, “Fault tolerant SVM strategy for 3-level NPC inverter,” In Proc.8th International Multi-Conference on Systems, Signals and Devices (SSD), Sousse, 2011, pp.1-6.
[13] T. Gölőh, B. Bouzidi, and A. Masmoudi, “DTC adaptation following the reconfiguration from three to two legs of a three level inverter fed induction motor drive,” In Proc. Ninth International Conference on Ecological Vehicles and Renewable Energies (EVER), Monte-Carlo, 2014, pp. 1-10.
[14] S. Li and L. Xu, “Strategies of fault tolerant operation for three-level PWM inverters,” IEEE Trans. Power Electron., vol. 21, no. 4, pp. 933-940, July 2006.
[15] G.-T. Park, T.-J. Kim, D.-W. Kang, and D.-S. Hyun, “Control method of NPC inverter for continuous operation under one phase fault condition,” in Conf. Rec. 39th IEEE IAS Annu. Meeting, Oct. 2004, vol. 4, pp. 2188-2193.
[16] J.-J. Park, T.-J. Kim, and D.-S. Hyun, “Study of neutral point potential variation for three-level NPC inverter under fault condition,” in Proc. 34th IEEE IECCON, Nov. 2008, pp. 983-988.
[17] J.-C. Lee, T.-J. Kim, D.-W. Kang, and D.-S. Hyun, “A control method for improvement of reliability in fault tolerant NPC inverter system,” in Proc.37th IEEE Annu. Power Electron. Spec. Conf., Jun. 2006, pp. 1-5.
[18] J. Li, S. Bhattacharya, and A. Q. Huang, “Three-level active neutral point clamped (ANPC) converter with fault tolerant ability,” in Proc. 24th Annu.IEEE Applied Power Electron. Conf., Feb. 2009, pp. 840-845.
[19] W. Chen and A. M. Bazzi, “Logic-based methods for intelligent fault diagnosis and recovery in power electronics”, IEEE Transactions on Power Electronics, vol.PP, no.99, pp.1-1, Sep. 2016.
[20] W. Chen, L. Wang, A. Ulatowski, and A. M. Bazzi, “A fuzzy logic approach for fault diagnosis and recovery in PHEV and EV chargers”, in Proc. IEEE Transportation Electrification Conference (ITEC), 2014, pp. 15-18.
[21] S. Ceballos, J. Pou, E. Robles, I. Gabiola, J. Zaragoza, J. L. Villate, and D. Borovčević, “Three-level converter topologies with switch breakdown fault-tolerance capability,” IEEE Trans. Ind. Electron.,
A. Bennani-Ben Abdelghani, H. Ben Abdelghani, F. Richardeau, J. M. S. Ceballos, J. Pou, J. Zaragoza, E. Robles, J. L. Villate, and J. L. N. Teerakawanich and C. M. Johnson, “Design Optimization of Quasi-Active Gate Control for Series-Connected Power Devices,” in *IEEE Transactions on Power Electronics*, vol. 29, no. 6, pp. 2705-2714, June 2014.

S. Ceballos, J. Pou, E. Robles, J. Zaragoza, and J. L. Martin, “Performance evaluation of fault-tolerant neutral-point-clamped converters,” in *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2709-2718, Aug. 2010.

S. Ceballos, J. Pou, E. Robles, J. Zaragoza, and J. L. Martin, “Fault-tolerant design for flying capacitor multilevel inverters,” in *Proc. IEEE 6th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia)*, Seoul, 2015, pp. 1327-1332.

A. Bennani-Ben Abdelghani, H. Ben Abdelghani, F. Richardeau, J. M. S. Ceballos, J. Pou, J. Zaragoza, E. Robles, J. L. Villate, and J. L. N. Teerakawanich and C. M. Johnson, “Design Optimization of Quasi-Active Gate Control for Series-Connected Power Devices,” in *IEEE Transactions on Power Electronics*, vol. 29, no. 6, pp. 2705-2714, June 2014.

Weiqiang Chen received the B.E. degree in automation from Nanjing University of Information Science & Technology, Nanjing, China, in 2012. He received the M.S. degree in Electrical and Computer Engineering (ECE) from the University of Connecticut (UCONN), Storrs, CT, USA in 2014. He is currently working toward the Ph.D degree in ECE at UCONN. He is a student intern at Bosch Automotive Diesel System Co., Ltd, Wuxi, China, from February to June 2012, and a research and teaching assistant at UCONN from 2012 till now. His research interest mainly focuses on power electronics design, control, applications and optimization, fault diagnosis of power electronic systems. Other research area includes: efficiency enhancement of power electronics system, wireless charging topology, micro-grid synchronization system, and high voltage system design. In 2013, he was selected as winner in student poster session at IEEE Energy Conversion Congress and Exposition (ECCE). He received the Teaching Assistant Award from ECE Department at UCONN in 2015. He received GE fellowship in 2017.

Ethan Hotchkiss earned a B.S. in Electrical and Computer Engineering (ECE) from the University of Connecticut (UCONN), Storrs, CT, USA, in 2017. He is currently working towards a M.S. in ECE from UCONN. He is a process engineer at TTM Technologies in Stafford Springs, CT and a research assistant at UCONN. Ethan’s main areas of research are power electronics design as well as fault diagnosis and recovery in power electronics.

Ali Bazzi received the B.E. and M.E. degrees in electrical engineering from the American University of Beirut, Beirut, Lebanon, in 2006 and 2007, respectively. He received the Ph.D. degree from the University of Illinois at Urbana-Champaign (UIUC), Urbana, IL, USA in 2010. He joined the Department of Electrical and Computer Engineering (ECE), University of Connecticut (UCONN), USA, in 2012 as an Assistant Professor where he established and currently directs the Advanced Power Electronics and Electric Drives Laboratory (APEDL). He was a senior power electronics electrical engineer with Delphi Electronics and Safety in 2011-2012, a visiting assistant professor at UIUC during spring 2011, an engineer with Bitrode Corporation in the summers of 2008 and 2009, and a research and teaching assistant at UIUC between 2007 and 2010. His research interests include power electronics design, control, optimization, fault diagnosis, and reliability modeling in motor drives, solar photovoltaics, and other applications. He is also interested in renewable energy integration in micro-grids, and real-time control and optimization of energy systems in general. Dr. Bazzi has served on the organizing and technical committees of many IEEE conferences. He received the Mavis Memorial Scholarship at UIUC in 2009, the Outstanding Teaching Award from the ECE Department at UCONN in 2014, and the Research Excellence Award at UCONN in 2015. In 2016, he became a UTC Assistant Professor for Engineering Innovation at UCONN. He has over 80 peer-reviewed and refereed technical publications. Dr. Bazzi is a Senior Member of the IEEE, and a member of the IEEE Industry Applications Society, IEEE Power Electronics Society, IEEE Power and Energy Society, and IEEE Industrial Electronics Society.