Performing Stateful Logic Using Spin-Orbit Torque (SOT) MRAM

Barak Hoffer and Shahar Kvatinsky

Abstract — Stateful logic is a promising processing-in-memory (PIM) paradigm to perform logic operations using emerging nonvolatile memory cells. While most stateful logic circuits to date focused on technologies such as resistive RAM, we propose two approaches to designing stateful logic using spin-orbit torque (SOT) MRAM. The first approach utilizes the separation of read and write paths in SOT devices to perform logic operations. In contrast to previous work, our method utilizes a standard memory structure, and each row can be used as input or output. The second approach uses voltage-gated SOT switching to allow stateful logic in denser memory arrays. We present array structures to support the two approaches and evaluate their functionality using SPICE simulations in the presence of process variation and device mismatch.

I. INTRODUCTION

As computer applications become more and more data-centric, the performance and power bottlenecks caused by the movement of data between the processor and memory become dominant. Processing-in-memory (PIM) addresses these issues by adding computation capabilities to the memory. Stateful logic is a PIM technique that uses the unique electrical properties of emerging memristive technologies to implement logic gates directly, using the memory cells, without reading the data outside the memory array. Each memristive technology has its own switching mechanism, benefits and limitations; therefore, stateful logic has been evaluated and demonstrated using different technologies such as RRAM [1], [2], [3], PCM [4], STT-MRAM [5], [6], [7], and recently, SOT-MRAM [8].

Magnetoresistive random access memory (MRAM) is considered a promising memory technology in terms of speed, power consumption, and endurance [9], [10]. STT-MRAM has shown several benefits such as nonvolatility, low static power, and compact bit-cell size, compared to conventional SRAM-based memory. Nevertheless, current STT-MRAM technology is limited by read disturb and endurance issues [10]. Alternatively, SOT-MRAM offers lower power consumption, higher switching speed and endurance compared to STT-MRAM. In such devices, their three-terminal cell structure separates the write and read paths, thereby minimizing the risk of device breakdown and increasing device endurance.

*This work was partially supported by the European Research Council through the European Union’s Horizon 2020 Research and Innovation Programme under Grant 757259, and partially supported by the European Research Council through the European Union’s Horizon Europe Research and Innovation Programme under Grant 101069336.

Barak Hoffer and Shahar Kvatinsky are with the Andrew and Elma Viterbi Faculty of Electrical and Computer Engineering, Technion – Israel Institute of Technology, Haifa 3200003, Israel (e-mail: barakhoffer@campus.technion.ac.il; shahar@ee.technion.ac.il).

II. SOT-MRAM DEVICES

MRAM is constructed using magnetic tunnel junction (MTJ) devices, which comprise a fixed polarization layer and a free-layer, separated by an insulating layer. Data storage in MTJs is based on changing the magnetization of the free-layer. The electrical resistance of the device is determined by the relative magnetization of both layers. The resistance is lower when the magnetization of both layers is parallel ($R_P$), compared to the anti-parallel state ($R_A$). Switching the free-layer can be achieved using two well-established mechanisms, spin-torque-transfer (STT) [13] or spin-orbit-transfer (SOT) [14].

In STT-MRAM, passing a current through the MTJ creates a spin-polarized current that changes the magnetic polarity of the free-layer when it reaches a critical current. For SOT-MRAM, a charge-current passing through an underlying heavy-metal (HM) or antiferromagnetic (AFM) layer injects a spin-current in the free-layer lying on top. A typical cell structure of an SOT-MRAM is shown in Fig. 1. The SOT switching mechanism decouples the read and write operations, allowing separate optimization of the read and write paths, unlike STT-MRAM. To lower the read currents,
the MTJ can be fabricated with a high resistance-area product ($R \cdot A$). For write operations, the low resistance of the HM/AFM channel allows an efficient magnetization change, enabling a fast and energy-efficient write operation compared to STT-MRAM. To control the read/write operations, a transistor is added for each path. This constructs a two-transistor, one-MTJ (2T-1R) array, as depicted in Fig. 2a.

Another switching mechanism for SOT-MRAM is based on the voltage-gated SOT (VGSOT) effect [15], which utilizes voltage-controlled magnetic anisotropy (VCMA) to assist the SOT. Based on the VCMA effect, the energy barrier for switching the MTJ between parallel and anti-parallel states is reduced when a positive bias voltage is applied to the oxide layer of the MTJ. Therefore, using the VCMA effect in this array structure reduces the critical SOT current, thereby enhancing the switching reliability and reducing the switching energy dissipation. Moreover, in VG-based SOT, the underlying layer can be shared between MTJ cells, and the switching is enabled only on cells where we apply the VCMA effect. As shown in Fig. 2b, the VCMA effect enables denser arrays, with bit-cell area of approximately half compared to standard SOT-MRAM [15], since the SOT channel for each row is shared and requires only a single transistor per cell (1T-1R).

### III. STATFUL LOGIC USING SOT-MRAM

A stateful logic gate consists of multiple memory cells serving as inputs and output of the gate, where their resistance represents the logical states. Usually, the operation is based on a conditional switching of the output due to a voltage divider between the input and output devices [2], [3], [4]. In SOT devices, since the read and write paths are separated, a new scheme is required. Previous works suggested modifying the array structure to support stateful logic in SOT-MRAM by using the read current of the input cell to conditionally switch the output. However, the array structures in those studies were specifically arranged for the stateful operations, with separate array sections for inputs and outputs [12]. Other works suggested structures with specific line connections for even/odd columns, with the column parity of inputs and output forced to be opposite [8], [11]. These structures are harder to optimize in terms of density and require more complex control schemes for memory or logic. Additionally, since these structures are not standard memory, gate mapping might be less efficient. Our proposed methods use standard memory array structures where logic operations can be performed just by operating multiple rows, while any row can be used as input or output.

#### A. 2T-1R Array

To support stateful logic operations in a 2T-1R array, we use an already demonstrated SOT array structure [16], shown in Fig. 2a, where each column of cells shares the select-line (SL), read bit-line (RBL) and write bit-line (WBL). This standard memory array structure does not require additional connections to operate the gates, and its orderly structure
allows density optimizations and ease of control. Operation of a specific row is controlled by the write word-line (WWL) and the read word-line (RWL). As depicted in Fig. 3a, operating a stateful logic operation in such an array is achieved by opening the read transistors of one or more input cells and the write transistor of the output cell. When a voltage is applied to the RBL, while grounding the WBL and keeping the SL floating, the current passing through the HM/AFM channel depends on the resistance state of the input cells.

To perform a NOR gate, we initialize the output cell to \( R_P \) (‘1’) and apply 1.1V across the RBL. The gate voltage of the transistors is also at 1.1V. When at least one of the inputs is \( R_P \) (‘1’), the current passing in the SOT channel of the output is sufficient to switch the output to \( R_{AP} \) (‘0’). Additional gates can be constructed in the same manner. For example, by lowering the RBL voltage, a NAND gate can be designed since the output will switch only when both inputs are \( R_P \) (‘1’). Furthermore, by initializing the output cell to \( R_{AP} \) (‘0’) and reversing the polarity of the voltage applied to the RBL, the OR and AND gates can be operated.

This simple mechanism has a few limitations and requirements with respect to the SOT-MRAM characteristics. First, the maximum accumulated read current needs to be higher than the critical current for SOT switching. This condition limits the maximum \( R \cdot A \) of the MTJ, since the accumulated read current of the inputs is the output SOT write current. Currently, the SOT critical current in state-of-the-art devices is still in ranges higher than 100nA [17]. Since MTJs are operated with voltages of a few volts, to generate such high currents using the read current, the resistances of the MTJ should be in the range of kiloohms, meaning \( R \cdot A < 20 \ \Omega \cdot \mu \text{m}^2 \). The requirement for high current also affects other factors of the MTJ, such as its size, since the current density in the MTJ during the operation should be lower than the critical current for STT switching, to prevent read disturbs in the inputs. Second, the tunnel magnetoresistance (TMR), which is the relative resistance change of the device between \( R_P \) and \( R_{AP} \), needs to be sufficiently high to create a margin between the read current of the switching and no-switching input cases, as the actual current will vary due to process and device variation. A smaller margin causes more computation errors. Currently, the TMR of MTJs is 100%–250%, which means a small margin. Previous works also suggested additional gates with more than two inputs [11], e.g., MAJ3. While this is possible in our suggested method as well, additional inputs will cause even smaller margins between states—which means the gate is more prone to errors.

B. VGSOT-MRAM Array

In VGSOT-MRAM arrays, we propose using voltage gating to execute stateful logic gates, as shown in Fig. 3b. Two rows serve as the input and a third row as the output, the gate voltage is applied to the WBL and WBLB of the inputs and the WBL and WBLB of the output are grounded. Then, for each column where the BL is kept floating, the voltage across the BL is defined by the voltage divider of the inputs and output. A higher voltage is induced across the output when the inputs are ‘1’ (\( R_P \)). This voltage is also the gate-voltage of the output cell, reducing the critical SOT current. Now, when passing this lower SOT current across the output cell, it will switch the output device only when the BL voltage is high enough. In this type of stateful logic circuit, the \( R \cdot A \) of the inputs is unbounded, since the current passing through the inputs does not induce the output switching directly. The \( R \cdot A \) product, however, might limit the time required to charge the BL, so it will affect the latency of the gate.

For a stateful NOR gate in VGSOT arrays, we initialize the output cell to \( R_P \) (‘1’), apply 1.5V across the WBL and WBLB of the inputs and ground the WBL and WBLB of the output. When at least one of the inputs is \( R_P \) (‘1’), the voltage across the BL is sufficiently high to switch the output when we pass a current of \( I_{SOT} = 60 \mu \text{A} \) from the WBL to the WBLB of the output. Other gates can be designed in a similar manner, for example, by lowering the WBL and WBLB voltages of the inputs we get a NAND gate and by initializing the output cell to \( R_{AP} \) (‘0’) and reversing the polarity of the voltage applied to the WBL of the output, the OR and AND gates can be operated.

IV. Evaluation

We evaluated the gates using SPICE simulations in Cadence Spectre, with GlobalFoundries 22FDX PDK to model
the transistors, including process variation and device mismatch. To model the SOT-MRAM device, a Verilog-A model was used. The model captures STT, SOT, and voltage-gated based switching, and considers thermal noise. The device parameters are listed in Table I, with a 3% standard deviation of $t_{ox}$, $t_f$, and TMR. The pulse width used to evaluate each operation is 2ns, and the maximum energy required for the NOR gate in 2T-1R and VGSOT arrays is 243fJ and 86fJ, respectively. Monte-Carlo (MC) simulation results for a NOR gate in each structure are given in Table II. For both arrays, each input was evaluated for 1000 samples. In the 2T-1R array scheme, the input IN1=IN2=0’ suffers from errors when the output is switched unintentionally due to variations and thermal noise. These errors can be explained by an overlap between current values for different inputs. Fig. 4 plots the SOT current for the output cell during the stateful NOR gate in a 2T-1R SOT-MRAM array, obtained by MC simulations. It shows an overlap in current values between some samples of the (0,0) input and the (0,1)/(1,0) input. Such an overlap might explain the unintentional switching. For the VGSOT array scheme, switching errors occur when variations of the gated-voltage cause the actual critical current to be higher than the current used. This results in switching not occurring.

V. Conclusion
In this paper, we explored stateful logic using SOT-MRAM. First, we showed a new method to operate stateful logic gates in existing SOT-MRAM memory arrays, instead of using specifically arranged arrays. Then, we showed a novel method for performing stateful logic in the denser and more energy efficient VGSOT-MRAM arrays. We evaluated both methods in MC simulations, using existing SOT device arrays, considering process variation, device mismatch and thermal noise. The results show that the success rate of stateful logic using typical SOT-MRAM devices is limited by device characteristics and variations. For future devices, reducing the critical current required for SOT switching will allow 2T-1R stateful gates with lower currents, thus lower energy requirement. Improving SOT-MRAM devices’ TMR will allow better separation between input cases, thus enhancing success rates for both methods.

REFERENCES
[1] J. Borgeltti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Steward, and R. S. Williams, “Memristive switches enable stateful logic operations via material implication,” *Nature*, vol. 464, no. 7290, pp. 873–876, Apr. 2010.
[2] S. Kvatsinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, “MAGIC—Memristor-Aided Logic,” *IEEE Trans. Circuits Syst. II*, vol. 61, no. 11, pp. 895–899, Nov. 2014.
[3] B. Hoffer, V. Rana, S. Menzel, R. Waser, and S. Kvatsinsky, “Experimental Demonstration of Memristor-Aided Logic (MAGIC) Using Valence Change Memory (VCM),” *IEEE Trans. Electron Devices*, vol. 67, no. 8, pp. 3115–3122, Aug. 2020.
[4] B. Hoffer, N. Wainstein, C. M. Neumann, E. Pop, E. Yalon, and S. Kvatsinsky, “Crossbar-Compatible Stateful Logic Using Phase Change Memory,” *ResearchSquare*, Mar. 2022.
[5] S. Patil, A. Lyle, J. Harms, D. J. Liija, and J.-P. Wang, “Spintronic logic gates for spintronic data using magnetic tunnel junctions,” in *IEEE Int. Conf. on Computer Design*, Oct. 2010, pp. 125–131.
[6] M. Zabihi, Z. I. Chowdhury, Z. Zhao, U. R. Karpuczuk, J.-P. Wang, and S. S.apatnekar, “In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping,” *IEEE Trans. Comput.*, vol. 68, no. 8, pp. 1159–1173 Aug. 2019.
[7] J. Louis, B. Hoffer, and S. Kvatsinsky, “Performing memristor-aided logic (MAGIC) using STT-MRAM,” in *IEEE Int. Conf. on Electronics, Circuits and Systems (ICECS)*, IEEE, Nov. 2019, pp. 787–790.
[8] S. Rasch, S. K. Khathamfard, Z. I. Chowdhury, M. Zabihi, Z. Zhao, H. Cilasun, J.-P. Wang, S. S.apatnekar, and U. R. Karpuczuk, “MOUSE: Inference in Non-volatile Memory for Energy Harvesting Applications,” in *IEEE/ACM Int. Symp. on Microarchitecture (MICRO)*, Oct. 2020, pp. 400–414.
[9] Y. Shiokawa, K. Komura, Y. Ishitani, A. Tsumita, K. Suda, Y. Kakim, and T. Sasaki, “High write endurance up to 10^4 cycles in a spin current-type magnetic memory array,” *AIP Adv.*, vol. 9, no. 3, p. 035236, Mar. 2019.
[10] Q. Shao, P. Li, L. Liu, H. Yang, S. Fukami, A. Razavi, H. Wu, K. Wang, F. Freimuth, Y. Mokrousov, M. D. Stiles, S. Emori, A. Hoffmann, J. Åkerman, K. Roy, J.-P. Wang, S.-H. Yang, K. Garello, and W. Zhang, “Roadmap of Spin-Orbit Torques,” *IEEE Trans. Magn.*, vol. 57, no. 7, pp. 1–39, July 2021.
[11] S. Shreyas, A. Jain, and B. K. Kaufsch, “Computing-in-memory using voltage-controlled spin-orbit torque based MRAM array,” *Microelectron. J.*, vol. 109, p. 104943, Mar. 2021.
[12] T. Kim, Y. Jung, M.-G. Kang, B.-G. Park, K.-J. Lee, and J. Park, “SOT-MRAM Digital PIM Architecture with Extended Parallelism in Matrix Multiplication,” *IEEE Trans. Comput.*, pp. 1–1, 2022.
[13] D. Apalkov, A. Khvalkovskiy, S. Watts, V. Nikitin, X. Tang, D. Lot- tis, K. Moon, X. Luo, C. Chen, A. Ong, A. Driskill-Smith, and M. Krounbi, “Spin-transfer torque magnetic random access memory (STT-MRAM),” *ACM Journal on Emerging Technologies in Computing Systems*, vol. 9, no. 2, pp. 13:1–13:35, May 2013.
[14] K. Garello et al., “SOT-MRAM 300MM Integration for Low Power and Ultrafast Embedded Memories,” in *IEEE Symp. on VLSI Circuits*, June 2018, pp. 81–82.
[15] Y. Wu, K. Garello, K. Min, G. Gupta, M. Perumkunnil, V. Keatecl, S. Couet, R. Carpenter, S. Rao, S. Van BEEK, K. Vudya Sethu, F. Yasin, D. Croitti, and G. Kar, “Voltage-Gate-Assisted Spin-Orbit-Torque Magnetic Random-Access Memory for High-Density and Low-Power Embedded Applications,” *Phys. Rev. App.*, vol. 15, no. 6, p. 064015, June 2021.
[16] G.-L. Chen, I.-J. Wang, P.-S. Yeh, S.-H. Li, S.-Y. Yang, Y.-C. Hsin, H.-T. Wu, H.-M. Hsiao, Y.-J. Chang, K.-M. Chen, S. Z. Rahaman, H.-H. Lee, Y.-H. Su, F.-M. Chen, J.-H. Wei, S.-S. Sheu, C.-I. Wu, and D. Tang, “An 8kb spin-orbit-torque magnetic random-access memory,” in *Int. Symp. on VLSI Tech., Systems and Applications (VLSI-TSA)*, Apr. 2021, pp. 1–2.
[17] M. Gupta, M. Perumkunnil, K. Garello, S. Rao, F. Yasin, G. Kar, and A. Furnémont, “High-density SOT-MRAM technology and design specifications for the embedded domain at 5nm node,” in *IEEE Int. Electron Devices Meeting (IEDM)*, Dec. 2020, pp. 24.5.1–24.5.4.
[18] K. Zhang, D. Zhang, C. Wang, L. Zeng, Y. Wang, and W. Zhao, “Compact Modeling and Analysis of Voltage-Gated Spin-Orbit Torque Magnetic Tunnel Junction,” *IEEE Access*, vol. 8, pp. 50792–50800, 2020.