CIRCUIT PEDANTRY

ANDREAS BLASS AND YURI GUREVICH

ABSTRACT. Boolean and quantum circuits have commonalities and differences. To formalize the syntactical commonality we introduce syntactic circuits where the gates are black boxes. Syntactic circuits support various semantics. One semantics is provided by Boolean circuits, another by quantum circuits. Quantum semantics is a generalization of Boolean but, because of entanglement, the generalization is not straightforward. We consider only unitary quantum circuits here.

1. INTRODUCTORY DIALOG

Q: Tell me please what quantum circuits are exactly.

A: Can’t you consult a textbook on quantum computations?

Q: What textbook? Maybe I am being silly or unlucky, but I looked up many textbooks on quantum computations, including the standard text [7]. Nobody seems to define quantum circuits carefully. Furthermore, nobody seems to define reversible Boolean circuits carefully, at least in the books that I got hold of [1, 4, 6, 8].

A: Four of our Michigan colleagues wrote a good paper on the synthesis of reversible Boolean circuits [9]. They say that a gate is reversible if “the (Boolean) function it computes is bijective” and that a reversible Boolean circuit is “an acyclic combinational logic circuit in which all gates are reversible, and are interconnected without fanout.”

Q: Hmm, I have never heard of combinational logic circuits.

A: The terminology seems to be used primarily in electrical engineering. But tell us more about what bothers you.

1Quisani, a former student of the second author
2The authors speaking one at a time
Q: Presumably, quantum circuits constitute a straightforward generalization of reversible Boolean circuits. But the generalization cannot be too straightforward. A Boolean circuit, furnished with input, allows you to assign Boolean values to each edge of the circuit. As a result it is crystal clear that different ways to evaluate a given circuit on a given input produce the same output. In the case of a quantum circuit with input, you can assign values to edges but, as far as I can see, this isn’t nearly as useful as in the Boolean case. Everybody seems to consider it obvious that different ways to evaluate a given quantum circuit on a given input produce the same output. This is probably true but it needs a proof. Besides, what is the Boolean analog for measurements?

A: We hear you. It is all about circuit pedantry. But let’s forget about measurements for the time being, so that our quantum circuits are unitary in the sense that the transformation performed by any gate is unitary.

Q: OK, I’ll bug you about measurements later. Give me a general plan of circuit pedantry as you see it.

A: Boolean circuits and unitary quantum circuits have much in common, especially if you abstract from what transformations are assigned to circuit gates. The graph-theoretical foundations are very similar. In this connection, in §2 we introduce syntactic circuits. The definition of syntactic circuits simplifies in the case of circuits underlying reversible Boolean circuits and unitary quantum circuits; we call them balanced circuits. Syntactic circuits support various semantics.

In §3 we look at the semantics of general Boolean circuits and the simplified semantics of Boolean circuits which are balanced in the sense that the underlying syntactic circuits are balanced. Reversible Boolean circuits are special balanced Boolean circuits.

In §4 we look at the semantics of unitary quantum circuits. We’ll verify that different evaluations of such a circuit on a given input indeed produce the same result.

2. Syntactic circuits

In this section we define a syntactical notion of circuit. It is a graphical structure involving gates which are treated as black boxes. The Boolean semantics and quantum semantics of circuits will be defined in subsequent sections.
2.1. **Definition.**

Recall that a *directed multigraph* is a 4-tuple \((V, E, \text{Source}, \text{Target})\) where \(V\) is a set of vertices, also called nodes, \(E\) is a set of edges, and Source, Target are functions of type \(E \rightarrow V\) which assign to each edge its source and target nodes respectively. The multigraph is finite if \(V\) and \(E\) are finite.

A (nonempty directed) *walk* in a multigraph is a nonempty sequence \(e_1, e_2, \ldots, e_n\) of edges which connects nodes \(x_0, x_1, \ldots x_n\) so that Source\((e_i) = x_{i-1}\) and Target\((e_i) = x_i\) for every edge \(e_i\). We say that this walk is a walk *from* \(x_0\) to \(x_n\), and that all the nodes \(x_0, x_1, \ldots, x_n\) are *involved* in the walk. The walk is a *path* if all the nodes are distinct; it is a cycle if the nodes are distinct except that \(x_n = x_0\). The multigraph is *acyclic* if it has no cycles. In an acyclic multigraph, every walk is a path.

**Definition 1** (Syntactic circuits). A *syntactic circuit* or simply a *circuit* is a finite acyclic directed multigraph with no isolated nodes and with some additional structure as follows.

- The nodes are classified as *input nodes*, *output nodes*, and *gates*.
- The input nodes are linearly ordered, and each of them has at least one outgoing edge and no incoming edge. The edges from input nodes are *input edges*.
- The output nodes are linearly ordered, and each of them has exactly one incoming edge and no outgoing edge. The edges to output nodes are *output edges*.
- Every gate has at least one incoming edge and at least one outgoing edge.

We say that a node \(x_1\) of a circuit is *earlier* than another node \(x_2\) if there is a path from \(x_1\) to \(x_2\). This relation is a (strict) partial order because the circuit is acyclic.

The *depth* of a circuit is the maximum number of gates involved in any path.

**Q:** Why do you insist on ordering the input and output nodes?

**A:** These orderings are used in computations. Because of these orderings, the inputs and outputs of Boolean circuits are tuples of Boolean values rather than indexed sets of Boolean values. In a spirit of describing rather than prescribing how to work with circuits, we employ the orderings.
2.2. Balanced circuits.

**Definition 2.** A gate of a circuit is balanced if the number of incoming edges equals the number of outgoing edge. That number is the *arity* of the gate.

It is common to represent a balanced $r$-ary gate $G$ by a diagram

![Diagram of a balanced gate](image)

with $r$ incoming edges on the left and $r$ outgoing edges on the right, so that time flows left to right.

**Definition 3.** A circuit is balanced if

1. all its gates are balanced, and
2. the number of input nodes coincides with the number of output nodes.

The number of input nodes is the *width* of a balanced circuit.

The diagram representation of balanced gates naturally extends to balanced circuits. Here is a simple example of a width-three circuit

![Diagram of a width-three circuit](image)

with two binary gates. Let us use this example to illustrate convenient terminology that we will be using.

There are three horizontal strata of edges of the diagram. We follow common terminology calling these strata *timelines*. (This terminology is not intended to mean that some physical entity is propagating along each line.) We number the timelines from top to bottom in diagrams. Both gates $G_1$ and $G_2$ encounter timeline 1. $G_1$ encounters timeline 2 but $G_2$ doesn’t. $G_2$ encounters timeline 3 but $G_1$ doesn’t. We say that a gate is *active* on the timelines it encounters. Thus gate $G_2$ is active on timelines 1 and 3.

**Proposition 4.** In any balanced circuit, the input nodes have exactly one outgoing edge each.
Proof. Consider a timeline diagram of a given circuit, and let \( w \) be the width of the circuit. The key observation is that the number of timelines remains constant throughout the diagram because all the gates are balanced. At end of the diagram, the timelines are represented by output edges, so the number of timelines is \( w \). If at least one input node has two or more outgoing edges then the number of timelines would be \( > w \) which is impossible. □

Remark 5. A bit more generally, in a circuit where all gates are balanced the number of input edges equals the number of output edges which equals the number of output nodes. Such a circuit is balanced if and only if no input node fans out. ◄

2.3. Composition theory.

In the rest of this section, by default, circuits are balanced.

Definition 6 (Composition). Let \( A_1, A_2 \) be disjoint circuits of the same width \( w \). The composition \( A_1A_2 \) is the circuit of width \( w \) constructed from \( A_1, A_2 \) thus. At each one of the \( w \) strata, merge the output edge of \( A_1 \) and the input edge of \( A_2 \) into one edge, removing the output node of \( A_1 \) and the input node of \( A_2 \) in the process. ◄

If \( A_1, A_2 \) are not disjoint, replace them with isomorphic copies that are disjoint. Composition of circuits is associative, so the composite \( A_1A_2 \ldots A_N \) is defined for any \( N \geq 2 \). For \( N = 1 \), we adopt the standard convention that the composite of a single circuit is that circuit.

A gate set (i.e. a set of gates) \( X \) in a circuit is convex if every path from an \( X \) gate to an \( X \) gate involves only \( X \) gates.

Definition 7 (Slice). Let \( X \) be a convex gate set of a circuit \( A \). The slice of \( A \) generated by \( X \) is a circuit of the width of \( A \) constructed from \( A \) as follows.

(1) Remove all non-\( X \) gates as well as all edges \( e \) such that neither \( \text{Source}(e) \) nor \( \text{Target}(e) \) belongs to \( X \).
(2) On every timeline where some \( X \) gate is active, do the following. If the input edge has been removed then attach the input node to the unique sourceless edge on the timeline. If the output edge has been removed then attach the output node to the unique targetless edge on the timeline.
(3) On every timeline with no active \( X \) gates, restore the removed input edge and, if the input edge isn’t also the output edge, attach the output node to it. ◄
Q: Stage (3) looks artificial. Instead of restoring input edges, it seems more natural to create fresh edges.

A: It is a bit artificial but for a reason. Notice that the slice generated by $X$ is completely determined by $X$, that is if $A_1$ is the slice generated by $X$ and so is $A_2$ then $A_1$ and $A_2$ are identical, not almost identical but completely identical.

Q: Is this important?

A: Not really, but it simplifies the exposition, and the price for simplification is small.

A sequence $X_1, X_2, \ldots, X_n$ of gate sets of a circuit $A$ is coherent if it respects the relation “earlier” in the sense that $i < j$ whenever some node of $X_i$ is earlier than some node of $X_j$. A sequence $X_1, X_2, \ldots, X_n$ of gate sets of $A$ is a coherent partition of the $A$ gates if it is coherent and if the sets $X_1, X_2, \ldots, X_n$ partition the gates of $A$.

Definition 8. A decomposition of a circuit $A$ is a representation of $A$ as a composite $A_1A_2 \cdots A_n$ where

1. every $A_i$ is the slice of $A$ generated by a convex subset $X_i$ of the gates of $A$,
2. the sequence $X_1, X_2, \ldots, X_n$ is a coherent partition of the gates of $A$.

Theorem 9. Let $A$ be a balanced circuit.

1. Any decomposition $A_1A_2 \cdots A_n$ of $A$ gives rise to a coherent partition $X_1, X_2, \ldots, X_n$ of the $A$ gates where each $X_i$ comprises the gates of $A_i$.
2. Any coherent partition $X_1, X_2, \ldots, X_n$ of the $A$ gates gives rise to a decomposition

$$A = A_1A_2 \cdots A_n$$

where each factor $A_i$ is the slice generated by $X_i$ (and thus completely determined, not just up to isomorphism).

Proof. The first claim follows directly from the definition of decomposition.

We prove the second claim by induction on $n$. The case $n = 1$ is trivial. Suppose that $n > 1$. Then $A$ is the composite $A'A_n$ where $A'$ is the slice of $A$ generated by the convex gate set $X_1 \cup X_2 \cup \cdots \cup X_{n-1}$. By the induction hypothesis, $A' = A_1A_2 \cdots A_{n-1}$, and therefore
A\mathbf{=}\mathbf{A}_1A_2\cdots A_n$. The definition of slice implies that the factors are completely determined.

A subset $X$ of the gates of a circuit is an antichain if every two $X$ gates are incomparable, so that neither is earlier than the other. In particular, antichains are convex. Notice that a slice is generated by a nonempty antichain if and only if its depth is 1.

**Corollary 10.** Let $A$ be a balanced circuit.

1. Any decomposition $A_1A_2\cdots A_T$ of $A$ into depth-1 factors gives rise to a coherent partition of the $A$ gates into antichains $X_1, X_2, \ldots, X_T$ where each $X_t$ is the gate set of $A_t$.

2. Any coherent partition of the $A$ gates into antichains $X_1, X_2, \ldots, X_T$ gives rise to a decomposition of $A$ into depth-1 factors

$$A = A_1A_2\cdots A_T$$

where each factor $A_t$ is the slice generated by $X_t$ (and completely determined).

The index $T$ in Corollary 10 alludes to time as will become clear as we discuss semantics in the next two sections.

**Definition 11.** For any circuit $A$, a coherent gate linearization is a linear ordering $G_1, G_2, \ldots, G_N$ of all the gates which extends the relation “earlier”, so that if $G_i$ is earlier than $G_j$ then $i < j$.

**Corollary 12.** Let $A$ be a balanced circuit with $N$ gates.

1. Any decomposition $A_1A_2\cdots A_N$ of $A$ into one-gate factors gives rise to a coherent gate linearization $G_1, G_2, \ldots, G_N$ where each $G_i$ is the only gate of $A_i$.

2. Any coherent gate linearization $G_1, G_2, \ldots, G_N$ gives rise to a decomposition into one-gate factors

$$A = A_1A_2\cdots A_N$$

where each factor $A_i$ is the slice generated (and completely determined) by $G_i$.

### 3. Boolean circuits

The syntax of Boolean circuits has been defined in the previous section. In this section, we define the semantics.

The central role in Boolean semantics is played by the notion of bit. For computational purposes, a bit is a variable with two possible values
0 and 1. Alternatively, a bit can be viewed as a physical system which can be in one of two possible states represented by 0 and 1. The first point of view is common in computer science, the second is natural for physics. For brevity, we call them logical and physical. In this section, the logical point of view will be dominant. The physical point of view is useful as well. In the next section, it will support the generalization of Boolean semantics to quantum semantics.

3.1. Definition.

A Boolean function is a function of type \( \{0, 1\}^m \to \{0, 1\}^n \) where \( m, n \) are natural numbers. It transforms a state of an \( m \)-bit system to a state of an \( n \)-bit system. For example, the functions

\[
c\text{Not}(a, b) = (a, b + a \mod 2) \quad \text{and} \quad \text{Swap}(a, b) = (b, a)
\]

are of type \( \{0, 1\}^2 \to \{0, 1\}^2 \). Here are the standard graphical representations

\[
\begin{array}{c}
\begin{array}{c}
\text{cNot}
\end{array}
\end{array}
\begin{array}{c}
\begin{array}{c}
\text{Swap}
\end{array}
\end{array}
\]

of cNot and Swap respectively. The function cNot is known as controlled-not. The first argument (represented by the black dot) is the control and the second (represented by the circle) is the target.

Definition 13. A Boolean circuit \( B \) is a syntactic circuit \( A \) together with an assignment of the following to each gate \( G \).

1. A Boolean function \( \beta \) of type \( \{0, 1\}^k \to \{0, 1\}^l \) where \( k, l \) are the numbers of incoming and outgoing edges of \( G \) respectively.
2. A one-to-one correspondence between the \( k \) incoming edges of \( G \) and the \( k \) argument positions of \( \beta \). The edge associated with the \( i \)-th argument position is the \( i \)-th argument edge of \( G \).
3. A one-to-one correspondence between the \( l \) outgoing edges of \( G \) and the \( l \) value positions of \( \beta \). The edge associated with the \( j \)-th value position is the \( j \)-th value edge of \( G \).

3.2. Valuations.

Let \( B \) be a Boolean circuit with \( m \) input nodes. An input to \( B \) is an assignment of Boolean values \( a_1, \ldots, a_m \) to the \( m \) input nodes in order. The binary string \( a_1 \ldots a_m \) determines and can be identified with the input.
Definition 14. A valuation of $B$ on a given input $a_1 \ldots a_m$ is a Boolean-valued function $\text{Val}$ on the edges $e$ of $B$ such that

- if $e$ emanates from the $i$-th input node then $\text{Val}(e) = a_i$, and
- if $e$ is the $j$-th value edge of a gate $G$ assigned Boolean function $\beta$ and $e_1, e_2, \ldots$ are the 1st, 2nd, etc. argument edges of $G$, then $\text{Val}(e)$ is the $j$-th component of $\beta(\text{Val}(e_1), \text{Val}(e_2), \ldots)$.

Theorem 15. There is a unique valuation of any given Boolean circuit on any given input.

Proof. Construct the desired valuation, in a unique way, by induction on the ordering “Source($e$) is earlier than Source($e'$)”.

The function of $B$ is the Boolean function

$$\text{Fun}_B(a_1, \ldots, a_m) = (b_1, \ldots, b_n)$$

where $b_1, \ldots, b_n$ are the Boolean values assigned to the output edges number $1, \ldots, n$ respectively by the valuation of $B$ on input $a_1 \ldots a_m$.

View a Boolean circuit $B$ as a computing device that, given an input binary string $\vec{a}$, computes the unique valuation on the input and then outputs $\text{Fun}_B(\vec{a})$. That computation may be executed by one computing agent or several computing agents which collaborate in performing the circuit computation. In either case, if gate $G_1$ is earlier than gate $G_2$ then $G_1$ must be fired, or executed, before $G_2$ is fired. Incomparable gates may be fired in either order or simultaneously.

We restrict attention to the case where circuit computations are performed by one computing agent executing one step after another.

There may be different such sequential-time computations of a given circuit on a given input. One of them is the eager computation:

until all gates are fired do
  fire all of the earliest unfired gates.

In a general computation, only some of the earliest gates are fired at step 1, only some of the earliest among the remaining gates are fired at step 2, and so on.

Theorem 16. All computations of any given Boolean circuit on any given input produce the same valuation and the same output.

Proof. Each computation of a given circuit $B$ on a given input $\vec{a}$ produces a valuation. All these valuations coincide because there is only one valuation of $B$ on $\vec{a}$. It follows that all the outputs coincide.
3.3. Balanced Boolean circuits.

We turn attention to Boolean circuits whose underlying syntactic circuits are balanced. We simplify the description of such Boolean circuits by imposing a normalizing constraint on the correspondences of incoming and outgoing edges of a gate to the argument and value positions respectively of the Boolean function assigned to the gate.

**Definition 17.** A balanced Boolean circuit \( B \) is a balanced syntactic circuit \( A \) together with an assignment of the following to each gate \( G \).

1. A Boolean function \( \beta \) of type \( \{0,1\}^r \to \{0,1\}^r \) where \( r \) is the arity of \( G \).
2. If \( G \) is active on timelines \( L_1 < L_2 < \cdots < L_r \) then the incoming and outgoing edges of timeline \( L_i \) are assigned to the \( i \)-th argument position and the \( i \)-th value position of \( \beta \), so that they are the \( i \)-th argument edge and \( i \)-th value edge of \( G \) respectively.

\[ \triangleright \]

The simplification reflects common practice. It is not without a price. One should pay attention to how the argument (resp. value) positions of the assigned Boolean function are ordered. For example, one should distinguish between these two versions of the cNot function:

\[ \text{\begin{tikzpicture}
\node[draw,circle] (x1) at (0,0) {};
\node[draw,circle] (x2) at (0.5,0) {};
\node[draw,circle] (y1) at (0,-0.5) {};
\node[draw,circle] (y2) at (0.5,-0.5) {};
\draw (x1) -- (y1);
\draw (x2) -- (y2);
\end{tikzpicture}} \]

\[ \text{\begin{tikzpicture}
\node[draw,circle] (x1) at (0,0) {};
\node[draw,circle] (x2) at (0.5,0) {};
\node[draw,circle] (y1) at (0,-0.5) {};
\node[draw,circle] (y2) at (0.5,-0.5) {};
\draw (x1) -- (y2);
\draw (x2) -- (y1);
\end{tikzpicture}} \]

**Remark 18.** This simplification exploits the linear ordering of timelines on the timeline diagrams that we use to represent balanced syntactic circuits. The incoming (resp. outgoing) edges of a gate inherit that order. The general Boolean circuits can be similarly simplified if appropriate linear orderings of the incoming (resp. outgoing) edges of each gate are provided.

In the rest of this section, Boolean circuits are by default balanced.

**Definition 19.** The composition, also called the product, \( B_1 B_2 \ldots B_n \) of Boolean circuits \( B_1, B_2, \ldots, B_n \) with underlying syntactic circuits \( A_1, A_2, \ldots, A_n \) respectively is a Boolean circuit \( B \) whose underlying syntactic circuit is the composition \( A_1 A_2 \ldots A_n \). On the gates inherited from \( A_i \) the gate assignment of \( B \) coincides with that of \( B_i \).

\[ \triangleright \]

As in the case of syntactic circuits, the composite circuit is defined only up to isomorphism.
The composition of Boolean functions of the same arity is defined as usual:
\[
(\beta_2 \beta_1)(\bar{a}) = \beta_2(\beta_1(\bar{a}))
\]
\[
\beta_{n+1}\beta_n \ldots \beta_1 = \beta_{n+1}(\beta_n \ldots \beta_1)
\]

**Proposition 20.** If a Boolean circuit \( B \) is the composite of Boolean circuits \( B_1, B_2, \ldots, B_n \) computing Boolean functions \( \beta_1, \ldots, \beta_n \) respectively then
\[
\text{Fun}_B = \beta_n \beta_{n-1} \ldots \beta_2 \beta_1
\]

**Proof.** It suffices to prove the theorem for \( n = 2 \). But this case of the theorem is a straightforward consequence of Definitions 6 and 19. □

**Definition 21.** A *decomposition* of a Boolean circuit \( B \) is a representation of \( B \) as a composite \( B_1 B_2 \ldots B_n \) such that the composite \( A_1 A_2 \ldots A_n \) of the underlying syntactic circuits is a decomposition of the underlying syntactic circuit of \( B \). □

Notice that the factors \( B_i \) are completely determined by the underlying gate sets.

**Definition 22.** Let \( B \) be a balanced Boolean circuit.

- A Boolean circuit \( B' \) is a *slice* of \( B \) if the underlying syntactic circuit of \( B' \) is a slice of \( A \) and the gate assignment of \( B \) coincides with that of \( B' \) on the \( B' \) gates.
- A *coherent gate linearization* of \( B \) is that of the underlying syntactic circuit of \( B \), that is a linear extension of relation “earlier” on the gates. □

**Theorem 23.** Let \( B \) be a balanced Boolean circuit.

1. Any decomposition \( B_1 B_2 \ldots B_n \) of \( B \) gives rise to a coherent partition \( X_1, X_2, \ldots, X_n \) of the \( B \) gates where each \( X_i \) comprises the gates of \( B_i \).
2. Any coherent partition \( X_1, X_2, \ldots, X_n \) of the \( B \) gates gives rise to a decomposition
\[
B = B_1 B_2 \ldots B_n
\]
where each factor \( B_i \) is the slice of \( B \) generated by \( X_i \) (and completely determined). □

**Proof.** This is a straightforward consequence of Theorem 9. □

**Corollary 24.** Let \( B \) be a balanced Boolean circuit.
Any decomposition $B_1 B_2 \ldots B_T$ of $B$ into depth-1 factors gives rise to a coherent partition of the $B$ gates into antichains $X_1, X_2, \ldots, X_T$ where each $X_t$ is the gate set of $B_t$.

Any coherent partition of the $B$ gates into antichains $X_1, X_2, \ldots, X_T$ gives rise to a decomposition into depth-1 factors

$$B = B_1 B_2 \ldots B_T$$

where each factor $B_t$ is the slice generated by $X_t$ (and completely determined).

\[\blacksquare\]

**Corollary 25.** Let $B$ be a balanced Boolean circuit with $N$ gates.

(1) Any decomposition $B_1 B_2 \ldots B_N$ of $B$ into one-gate factors gives rise to a coherent gate linearization $G_1, G_2, \ldots, G_N$ where each $G_i$ is the only gate of $B_i$.

(2) Any coherent gate linearization $G_1, G_2, \ldots, G_N$ of the $B$ gates gives rise to a decomposition into one-gate factors

$$B = B_1 B_2 \ldots B_N$$

where each factor $B_i$ is the slice generated by $G_i$ (and completely determined).

\[\blacksquare\]

Define the depth of a Boolean circuit $B$ to be the depth of the underlying syntactic circuit $A$, that is the maximum number of gates involved in any path.

**Theorem 26.** Let $d$ be the depth of a balanced Boolean circuit $B$, and consider computations of $B$ on a given input.

(1) Any computation has at least $d$ steps.

(2) The eager computation has exactly $d$ steps.

(3) For some choices of $B$, there are non-eager $d$-step computations.

*Proof.*

(1) Since a gate cannot be fired until all the earlier gates have been fired, the last gate involved in a longest path can not be fired before step $d$.

(2) Obvious.

(3) Consider a coherent partition $\ldots, X_2, X_1$ the $B$ gates where $X_1$ comprises the latest gates, and $X_2$ comprises the latest among the remaining gates, and so on. It gives rise to a $d$-step computation which may be different from the eager computation. (This computation procrastinates as much as possible subject to finishing in $d$ steps.)

\[\blacksquare\]
3.4. Reversible Boolean circuits.

A function $\beta$ of type $\{0, 1\}^m \rightarrow \{0, 1\}^n$ has a (two-sided) inverse if and only if $m = n$ and $\beta$ is a permutation of $\{0, 1\}^n$. The inverse $\beta^{-1}$ is unique; it is the inverse of $\beta$ in the permutation group of $\{0, 1\}^n$. For example the controlled-not function $c\text{Not}(a, b) = (a, b + a \mod 2)$ is its own inverse.

**Definition 27.** A Boolean function is **reversible** if it has a (two-sided) inverse. A Boolean circuit $B$ is reversible if its function $\text{Fun}_B$ is reversible.

**Lemma 28.** The composite $B = B_1B_2\ldots$ of Boolean circuits is reversible if and only if each factor $B_i$ is reversible.

**Proof.** Let $\delta, \beta_1, \beta_2, \ldots$ be the functions of circuits $B, B_1, B_2, \ldots$, respectively. We prove that $\delta$ is reversible if and only every $\beta_i$ is reversible. The “if” implication is obvious.

The “only-if” implication is proved by contrapositive. Suppose that some $\beta_i$ is irreversible, and let $j = \min\{i : \beta_i \text{ is irreversible}\}$, so that $\beta_j(x) = \beta_j(y)$ for some $x \neq y$. Let $\alpha, \gamma$ be the products of functions $\{\beta_i : i < j\}$ and functions $\{\beta_i : i > j\}$, respectively. Our choice of $j$ implies that $\alpha$ is reversible. Let $x' = \alpha^{-1}(x)$ and $y' = \alpha^{-1}(y)$. We have $x' \neq y'$ but

$$\delta(x') = \gamma(\beta_j(x)) = \gamma(\beta_j(y)) = \delta(y')$$

so that $\delta$ is irreversible. \qed

**Corollary 29.** A Boolean circuit is reversible if and only if all its gates are reversible.

**Proof.** Consider a circuit $B$ with $N$ gates and recall that the gates are partially ordered by relation “earlier”. Choose a linear order $G_1, G_2, \ldots, G_N$ of the gates which respects relation “earlier”. By Corollary \[25\] there is a decomposition $B = B_1B_2\ldots B_N$ where $B_i$ is the slice of $B$ generated by $G_i$ so that $B_i$ is reversible if and only if $G_i$ is reversible. Now apply Lemma \[28\]. \qed

4. Quantum circuits

The syntax of quantum circuits is that of Boolean circuits and is defined in \[2\]. In this section, we define the semantics. However, we impose an important constraint on the circuits under consideration.
Proviso 30. We restrict attention to unitary quantum circuits, that is quantum circuits where all gate operators are unitary. Below, quantum circuits are by default unitary.

Q: In other words, a unitary circuit is a circuit without measurements.

A: It is essentially so. But unitary operators can be seen as degenerate single-outcome measurements. See for example the general definition of quantum measurements in §2.2.3 of [7]. So, more pedantically, a unitary circuit is a circuit where the only measurements are degenerate ones.

4.1. Definition.

In a sense, quantum circuits generalize balanced Boolean circuits. The role of a bit, as a physical system, is played by a qubit which is a quantum system with state space $\mathbb{C}^2$ and a fixed orthonormal basis $\{|0\rangle, |1\rangle\}$, known as the computational basis. The study of Boolean circuits above, in §3, readily generalizes to the case where two-state physical systems (bits) are replaced with $d$-state physical systems for any fixed positive integer $d$. Similarly, the study of quantum circuits below readily generalizes to the case where qubits are replaced with qudits, with state space $\mathbb{C}^d$, for any fixed positive integer $d$.

Because of entanglement, the Boolean-to-quantum generalization is not straightforward. In particular, the idea of assigning values to the edges of a given circuit is too simplistic for the quantum case.

Dealing with multi-qubit systems, we will always presume that the qubits are distinguishable. The combined system of qubits $Q_1, Q_2, \ldots, Q_n$ will be denoted $Q_1 \times Q_2 \times \ldots \times Q_n$. The state space of the combined system is $(\mathbb{C}^2)^{\otimes n}$ where $(\mathbb{C}^2)^1 = \mathbb{C}^2$ and $(\mathbb{C}^2)^{k+1} = (\mathbb{C}^2)^k \otimes \mathbb{C}^2$.

Definition 31. A (unitary) quantum circuit $C$ of width $w$ is a balanced syntactic circuit of width $w$ together with the following assignments.

1. Inputs $1, 2, \ldots, w$ are assigned distinct qubits $Q_1, Q_2, \ldots, Q_w$ in order. These $w$ qubits are the qubits of $C$, and the combined system $Q = Q_1 \times Q_2 \times \ldots \times Q_w$ is the physical system of $C$.
2. Each gate $G$ is assigned a unitary operator $U_G$. If the arity of $G$ is $r$ and $G$ encounters timelines $L_1 < L_2 < \cdots < L_r$, then $U_G$ operates on (the state space of) the subsystem $Q_{L_1} \times Q_{L_2} \times \ldots \times Q_{L_r}$ of $Q$. 

\end{document}
CIRCUIT PEDANTRY

The intention is that $C$ describes an evolution of its physical system $Q = Q_1 \times Q_2 \times \ldots \times Q_w$.

The state space $\left(\mathbb{C}^2\right)^\otimes w$ of $Q$ has dimension $2^w$. Its orthonormal computational basis comprises vectors

$$|x\rangle = |x_1\rangle \otimes |x_2\rangle \otimes \cdots \otimes |x_w\rangle$$

where $x = (x_1, x_2, \ldots, x_w)$ ranges over the set $\{0, 1\}^w$ of binary strings of length $w$. Every permutation $\beta$ of $\{0, 1\}^w$ gives rise to a permutation $|x\rangle \mapsto |\beta(x)\rangle$ of the basis vectors of $\left(\mathbb{C}^2\right)^\otimes w$ which, by linearity, extends in a unique way to a unitary operator

$$\sum_{x \in \{0, 1\}^n} c_x |x\rangle \mapsto \sum_{x \in \{0, 1\}^n} c_x |\beta(x)\rangle.$$ 

The resulting unitary operator often shares the name of the original permutation. Thus we have unitary operators cNot and Swap on $\left(\mathbb{C}^2\right)^\otimes 2$.

Of course, unitary operators do not have to merely permute the basis vectors. But, by linearity, any unitary operator is determined by its action on the basis vectors. Here are two important unitary operators on $\mathbb{C}^2$:

$$H|0\rangle = \frac{|0\rangle + |1\rangle}{\sqrt{2}} , \quad T|0\rangle = |0\rangle$$

$$H|1\rangle = \frac{|0\rangle - |1\rangle}{\sqrt{2}} , \quad T|1\rangle = e^{i\pi/4}|1\rangle$$

The operator $H$ is known as the Hadamard operator.

4.2. Combinatorics.

We interrupt our circuit exposition in order to prove an auxiliary combinatorial result (which is probably known but we failed to find it in the literature).

Call a linear order $<$ on a poset (partially ordered set) $\mathcal{S} = (S, \prec)$ coherent if $a < b$ whenever $a \prec b$.

A linear order $<$ on a finite set $S$ can be transformed into any other linear order $<'$ on $S$ by adjacent transpositions. In other words, there is a sequence $<_1, <_2, \ldots, <_k$ of linear orders such that $<_1$ is $<$, and $<_k$ is $<'$, and every $<_i$ is obtained from $<_i$ by transposing one pair of adjacent elements of $<_i$. The question arises whether, if $<$ and $<'$ are coherent with a partial order $\prec$, the intermediate orders $<_i$ in the transposition sequence can also be taken to be coherent with $\prec$. The following theorem answers this question affirmatively.
Theorem 32. Any coherent linear order on a finite poset \( S = (S, \prec) \) can be transformed into any other coherent linear order on \( S \) by adjacent transpositions with all intermediate orders being coherent.

Proof. Fix a finite poset \((S, \prec)\). We start with an observation that if two elements \( u, v \) are ordered differently by two coherent linear orders then \( u, v \) are incomparable by \( \prec \). Indeed, if \( u, v \) were comparable then one of the two linear orders would not be coherent.

Define the distance \( D(<, <') \) between two coherent linear orders \(<\) and \(<'\) to be the number of \((<, <')\) differentiating pairs \( u, v \) such that \( u < v \) but \( v <' u \). We claim that if \( D(<, <') \geq 1 \) then there is a \((<, <')\) differentiating pair \( u, v \) such that \( u, v \) are adjacent in ordering \(<\). It suffices to prove that if \( u, v \) is a \((<, <')\) differentiating pair and \( u < w < v \) then either \( u, w \) or \( w, v \) is a \((<, <')\) differentiating pair, so that \( w <' u \) or \( v <' w \). But this is obvious. If \( u <' w <' v \) then \( u <' v \) which is false.

We prove the theorem by induction on the distance \( D(<, <') \) between two given coherent linear orders \(<\) and \(<'\). If \( D(<, <') = 0 \), the two orders are identical and there is nothing to prove. Suppose \( D(<, <') = d \geq 1 \).

By the claim above there exist \( u < v \) such that \( u, v \) are adjacent in \(<\) but \( v <' u \). By the observation above, \( u, v \) are incomparable by \( \prec \). Let \(<''\) be the order obtained from \(<\) by transposing the adjacent elements \( u \) and \( v \). \(<''\) is coherent because \( u, v \) is the only \((<, <'')\) differentiating pair and because \( u, v \) are incomparable by \( \prec \).

It remains to prove that \(<''\) can be transformed into \(<'\) by adjacent transpositions with all intermediate linear orders respecting \( \prec \). But this follows from the induction hypothesis. Indeed, \( D(<'', <') = d - 1 \) because the \((<'', <')\) differentiating pairs are the same as the \((<, <')\) differentiating pairs, except for \( u, v \). \( \square \)

4.3. Quantum circuit computations.

Consider a quantum circuit \( C \) with physical system \( Q \). Assume that initially \( Q \) is in state \(|\Psi_0\rangle\). Computationally, \(|\Psi_0\rangle\) is an input of \( C \).

We say that a \( C \) gate \( G \) is active at qubit \( Q_i \) if \( G \) encounters timeline \( L_i \). It will be convenient to view the unitary operator \( U_G \) operating on the whole system \( Q \) and not only on the subsystem formed by the qubits where \( G \) is active at; \( U_G \) works as the identity operator at every qubit \( Q_j \) where \( G \) is not active.
If gates $G_1, G_2, \ldots, G_n$ of $C$ form an antichain $X$ then they are active at disjoint sets of qubits and therefore the operators $U_{G_1}, U_{G_2}, \ldots, U_{G_n}$ commute and can be executed in an arbitrary order or simultaneously; their combined action is a unitary operator which will be denoted $U_X$.

Any computation of $C$ on the given input $|\Psi_0\rangle$ works in sequential time, step after step. At each step an antichain of gates is executed. This determines a coherent partition of the $C$ gates into antichains $X_1, X_2, \ldots, X_T$ where $X_t$ comprises the gates executed at step $t$ and $T$ is the number of steps. (This is why we chose the symbols $t$ and $T$, as allusions to “time”.) Any coherent antichain partition $X_1, X_2, \ldots, X_T$ of the $C$ gates uniquely determines a computation of $C$ on the given input where $U_{X_1}, U_{X_2}, \ldots$ are executed in order; and so the computation can be identified with the coherent antichain partition.

Any computation $X_1, X_2, \ldots, X_T$ of $C$ on the given input $|\Psi_0\rangle$ determines a sequence $|\Psi_0\rangle, |\Psi_1\rangle, \ldots, |\Psi_T\rangle$ of states of $Q$ where every $|\Psi_{t+1}\rangle = U_{X_t+1} |\Psi_t\rangle$, and $|\Psi_T\rangle$ is the final state and the output of the computation.

**Theorem 33.** For any quantum circuit $C$, any two computations of $C$ on any fixed input $|\Psi_0\rangle$ produce the same output.

**Proof.** In this proof, a computation means a computation of $C$ on input $|\Psi_0\rangle$. Two computations will be called equivalent if they produce the same input. A computation will be called linear if a single gate is executed at every step.

First we notice that every computation is equivalent to a linear computation. For the sake of completeness, we provide a proof of this claim. Define the linearity deficit $D(\mathcal{X})$ of a computation $\mathcal{X}$ to be the number of gates executed at the same step of $\mathcal{X}$ as at least one other gate. It suffices to show that every computation $\mathcal{X}$ with positive $D(\mathcal{X})$ is equivalent to a computation $\mathcal{X}'$ with $D(\mathcal{X}') < D(\mathcal{X})$. To this end, let $\mathcal{X}$ be a computation with $D(\mathcal{X}) > 0$ and $X$ the first antichain in $\mathcal{X}$ with at least two gates. Further, let $G$ be any of the $X$ gates and $Y = X - \{G\}$. Split step $X$ into two smaller steps: first execute $G$ and then all the $Y$ gates, and let $\mathcal{X}'$ be the resulting computation. Clearly $D(\mathcal{X}') < D(\mathcal{X})$. Since $X$ is an antichain, the unitary transformations $U_G$ and $U_Y$ commute, and therefore the product $U_Y U_G = U_X$. It follows that $\mathcal{X}'$ is equivalent to $\mathcal{X}$. 
It remains to prove that any two linear computations are equivalent. Any linear computation $\mathcal{X} = (G_1, G_2, \ldots, G_N)$ constitutes a linear ordering that is coherent in the sense that it respects the relation “earlier” on the gates. By Theorem 4.2, any coherent linearization can be transformed to any other coherent linearization by adjacent transpositions with all intermediate orders being coherent. Accordingly it suffices to prove linear computations $\mathcal{X}$ and $\mathcal{X}'$ are equivalent if $\mathcal{X}'$ is obtained from $\mathcal{X}$ by one adjacent transposition. To prove that, let $\mathcal{X}'$ be obtained from $\mathcal{X} = (G_1, G_2, \ldots, G_N)$ by transposing gates $G_i$ and $G_{i+1}$. These two gates are incomparable. Indeed, if $G_i$ were earlier than $G_{i+1}$ then $\mathcal{X}'$ would be incoherent, and if $G_{i+1}$ were earlier than $G_i$ then $\mathcal{X}$ would be incoherent. It follows that the two gates are active on disjoint sets of qubits of $C$. Therefore $U_{G_i}$ and $U_{G_{i+1}}$ commute, $U_{G_i}U_{G_{i+1}} = U_{G_{i+1}}U_{G_i}$, and therefore the two linear computations are equivalent. □

4.4. Generalizations.

Q: If I understood you correctly, the Boolean semantics of $\textsection 3$ easily generalizes from the standard 2-valued variables (bits) to $d$-valued variables, for any fixed $d$. And quantum semantics easily generalizes from qubits, with state space $\mathbb{C}^2$, to qudits, with state space $\mathbb{C}^d$, for any fixed $d$. I think I understand the generalizations. They require no change of syntactic circuits. By the way, I found some papers that actually use qudits with $d > 2$ [2, 3].

But why keep $d$ fixed? Let $d$ vary. In a classical (in contrast to quantum) circuit, one input node could be 2-valued while another could be 3-valued. A quantum gate might have a qubit-carrying incoming edge and a qutrit-carrying one. The details seem easy to fix. Am I missing something?

A: Reversibility imposes an important constraint. Consider a gate $G$ with $k$ incoming edges of capacities $a_1, a_2, \ldots, a_k$ and with $l$ outgoing edges of capacities $b_1, b_2, \ldots, b_k$. The constraint is

\[(1) \quad a_1a_2\cdots a_k = b_1b_2\cdots b_l.\]

Q: Explain.

A: In the classical case, let $\beta$ be the function assigned to $G$. In order for $\beta$ to be reversible, the domain and codomain of $\beta$ should have exactly the same number of elements. In other words, the number $a_1a_2\cdots a_k$ of possible input tuples should be equal to the number $b_1b_2\cdots b_l$ of
possible output tuples. Hence equation (1). When all the capacities were just 2, this meant simply that $k = l$, as in our definition of balanced circuits, the underlying syntactic circuits of reversible Boolean circuits. But with general capacities, the equation (1) does not reduce to $k = l$.

In the quantum case the situation is similar. Let $U$ be the transformation assigned to $G$. The domain of $U$ is $\mathbb{C}^{a_1} \otimes \mathbb{C}^{a_2} \otimes \cdots \otimes \mathbb{C}^{a_k}$, and the codomain of $U$ is $\mathbb{C}^{b_1} \otimes \mathbb{C}^{b_2} \otimes \cdots \otimes \mathbb{C}^{b_l}$. In order for $U$ to be reversible, the dimension $a_1 a_2 \cdots a_k$ of the domain and the dimension $b_1 b_2 \cdots b_l$ of the codomain should be equal. Hence equation (1).

REFERENCES

[1] Anas N. Al-Rabadi, “Reversible logic synthesis,” Springer 2004
[2] Alex Bocharov, Martin Roetteler and Krysta M. Svore, “Factoring with qutrits: Shors algorithm on ternary and metaplectic quantum architectures,” Physical Review A 96 012306 2017
[3] Earl T. Campbell, Hussain Anwar and Dan E. Browne, “Magic state distillation in all prime dimensions using quantum Reed-Muller codes,” Physical Review X 2, 041021 2012
[4] Alexis De Vos, “Reversible computing: Fundamentals, quantum computing, and applications,” Wiley-VCH 2010
[5] Bryan Eastin and Steve T. Flammia, “Q-circuit tutorial,”
http://physics.unm.edu/CQuIC/Qcircuit/Qtutorial.pdf
[6] Kenichi Morita, “Theory of reversible computing,” Springer 2017
[7] Michael A. Nielsen and Isaac L. Chuang, “Quantum computation and quantum information,” Cambridge University Press, 10th Anniversary Edition, 2010
[8] Kalyan S. Perumala, “Introduction to reversible computing,” CRC Press 2014
[9] Vivek V. Shende, Aditya K. Prasad, Igor L. Markov, and John P. Hayes, “Synthesis of reversible logic circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22:6 710–722 2003