A Low-Voltage, Low-Power Reconfigurable Current-Mode Softmax Circuit for Analog Neural Networks

Massimo Vatalaro 1,*, Tatiana Moposita 1,2,3, Sebastiano Strangio 4, Lionel Trojman 2, Andrei Vladimirescu 2, Marco Lanuzza 1, and Felice Crupi 1

1 Dipartimento di Ingegneria Informatica, Modellistica, Elettronica e Sistemistica, Università della Calabria, 87036 Rende, Italy; tatiana.moposita@ext.isep.fr (T.M.); marco.lanuzza@unical.it (M.L.); felice.crupi@unical.it (F.C.)
2 Institut Supérieur d’Électronique de Paris, 10 rue de Vanves, 92130 Issy les Moulineaux, France; lionel.trojman@isep.fr (L.T); andrei.vladimirescu@isep.fr (A.V.)
3 Sorbonne Université, Paris 4 Place Jussieu, 75252 Paris, France
4 Dipartimento di Ingegneria dell’Informazione, Università di Pisa, Via G. Caruso 16, 56122 Pisa, Italy; sebastiano.strangio@unipi.it

* Correspondence: massimo.vatalaro@unical.it; Tel.: +39-346-686-7913

Abstract: This paper presents a novel low-power low-voltage analog implementation of the softmax function, with electrically adjustable amplitude and slope parameters. We propose a modular design, which can be scaled by the number of inputs (and of corresponding outputs). It is composed of input current–voltage linear converter stages (1st stages), MOSFETs operating in a subthreshold regime implementing the exponential functions (2nd stages), and analog divider stages (3rd stages). Each stage is only composed of p-type MOSFET transistors. Designed in a 0.18 µm CMOS technology (TSMC), the proposed softmax circuit can be operated at a supply voltage of 500 mV. A ten-input/ten-output realization occupies a chip area of 2570 µm² and consumes only 3 µW of power, representing a very compact and energy-efficient option compared to the corresponding digital implementations.

Keywords: softmax; activation functions; deep neural networks; machine learning

1. Introduction

Deep neural networks (DNNs) are widely used in several application areas today, allowing us to implement data-driven modeling methods for pattern recognition, classification, clustering, medical applications, object detection, and so on [1,2]. DNNs are large networks realized by a huge number of interconnected computation units. Their highly parallelized and interconnected architecture is not naturally implementable by conventional arithmetic logic units (ALUs) of modern microprocessors. In this context, the possible implementation of DNNs fully or partially realized in the analog domain is attracting a lot of attention [1–4]. A DNN architecture is generally composed of one input layer, two or more hidden layers, and one output layer. For each layer, input data are first processed by a linear Vector-Matrix Multiplier (VMM), then they pass through nonlinear activation function (AF), which emulates the behavior of a biological neuron. Among the possible AF implementations, the s-shaped ones such as sigmoid and hyperbolic tangent functions are widely used [5–7].

Analog, digital or hybrid approaches have been proposed for the implementation of AFs in CMOS [6–22]. When compared to digital implementations, analog designs are faster and more power-efficient [2,11]. Although this is normally achieved at the cost of higher sensitivity to process–voltage–temperature (PVT) variations, it is well known that this issue can be tolerated to some extent due to the inherent resilience of DNNs to variability [3].

Among the AF implementations, the softmax function is commonly used to mimic the output of neurons in a multi-class problem [17], where it assigns probabilities to each
class. Softmax is brought to a sigmoid function normalized with respect to all the input signals of the output layer. Each output is driven not only by its corresponding input but also by the input signals of the other neurons belonging to the same level. Among the softmax proposed in the literature, only two references have implemented it with an analog circuit [15,16], while most of them have used digital implementations [17–22]. Digital blocks typically require an area of a few hundreds of thousands \( \mu \text{m}^2 \), consuming a power in the range of 0.5 to 5 mW [17–22]. On the other hand, and as reported in [15], analog softmax can be realized with only N transistors, where N is the number of inputs and outputs. Indeed, it uses only one transistor for each input and output of the function. It is worth noting that the input and the output share the same node since input data are provided as a drain voltage, while the drain current is the output. The method in [15] claims a good precision in a very compact-area solution with very low power consumption. However, this straightforward implementation is not adequate for practical applications requiring current-mode inputs and distinct input/output nodes. In addition, transistors operated in subthreshold regime are very sensitive to process and temperature variations. A different analog softmax circuit proposed in [16] features a relatively high computation cost in terms of power consuming 690 \( \mu \text{W} \) at a supply voltage of 5 V and for \( N = 5 \) input. This is not a fixed limit since the operating power can be likely scaled by using more advanced CMOS technology nodes. However, the proposed topology achieves an approximate equation of the softmax model, where the exponential terms are approximated by their quadratic Taylor’s series.

In this work, we propose a low-power analog current-mode softmax topology, where both transfer-function slope and amplitude can be dynamically adjusted. This circuit is composed of three stages: the first implements a linear current–voltage conversion of the input signal, the second performs the exponential function of the signal coming from the first stage, and the third one acts as an analog divider. The topology can also operate with voltage-mode inputs by using only the second and the third stages. It is more reasonable to consider the whole system with current-mode inputs since most analog VMMs provide a current-mode output. For this reason, most of the results discussed in the following are shown for softmax with current-mode input. Our circuit was designed and simulated in a 180 nm CMOS technology. Simulation results demonstrated that our proposed topology features a good match to the theoretical softmax, a low voltage operation and a low power dissipation, and a strong robustness against PVT variations, exploiting the adjustability of the slope and of the amplitude of the transfer function.

The remainder of this paper is organized as follows. Section 2 deals with the use of softmax in neural networks, and it describes its mathematical equation and the technical details of the proposed circuit operation. Section 3 presents the obtained simulation results as well as the comparison against the state of the art. Finally, the main conclusions of this work are summarized in Section 4.

2. Analytical Model of the Proposed Softmax Analog Implementation

In this section, we first recall the theoretical equation of the softmax AF. Then, a CMOS circuit implementing the analog softmax and its analytical model are presented.

In a DNN, each neuron sums N weighted inputs—weighted by synapses—and passes the result to other neurons through a nonlinear AF. Each neuron is characterized by a threshold and by the specific nonlinearity, such as the hyperbolic tangent \( \tanh \) or sigmoid AFs. The weight values represent the knowledge of the network and are established during a data-driven programming phase known as “training” [1]. Figure 1 shows the block diagram of a neuron: it receives an input vector related to the specific input of the network, with components \( \text{input}_j \), which are then multiplied by the appropriate weights \( w_{ij} \), and accumulated, before passing the result through a nonlinear AF \( f_{NL} \), as shown in Equation (1):

\[
f_{NL(i)} = f_{NL}(x_i), \text{ where } x_i = \sum_{j=1}^{N} w_{ij} \times \text{input}_j
\]
An M-sized softmax function, also known as normalized exponential function, consists of an array of M elements performing the normalization to the (0:1) interval of an array of M real-number input signals (i.e., the outputs of the multiply-and-accumulate operations). It is assumed that each input signal $x_i$ of the activation function, with $i \in [1; M]$, provides information linked to the probability of being part of the i-th class, among M classes. The value of $x_i$ can be negative, and the summation over the M $x_i$s integers can be larger than one. The softmax elements then translate each $x_i$ into an output $f_{NL(i)}$, so that each $f_{NL(i)}$ is expressed in a probability-distribution form: each output can be a real number in the (0:1) interval, and the output sum over the M $f_{NL(i)}$ is exactly 1. The analytical expression of the softmax is given in Equation (2), which shows that the probability associated with each i-th class is proportional to the exponential of the corresponding $x_i$, and normalized by the sum of the exponentials performed on each input:

$$f_{NL}(x_i) = \frac{e^{ax_i}}{\sum_{k=1}^{M} e^{ax_k}}$$

(2)

We propose to implement the softmax AF with an analog circuit by exploiting exponential function, sum, and division enabled by the device physics of the MOSFET and circuit laws. The block-level representation of the softmax circuit is shown in Figure 2, while the transistor-level schematic of the current–voltage conversion and exponential blocks (a) and analog divider (b) are shown in Figure 3a,b.
The conversion block, depicted in Figure 3a, performs a linear conversion of the input current to a voltage signal, while the transistor M5 changes this voltage into a current, which is the exponential of the input since M5 is operated below the threshold voltage.

Current–voltage converter transistors (M1–M4) operate in strong inversion and saturation mode, with a nominal overdrive voltage of $V_{DD}/2 - |V_{TH,LVT}|$; low threshold voltage (LVT) devices are used to increase the input range. Note that the converted voltage deviates linearly from $V_{DD}/2$ as a function of the input current. This linear dependence is guaranteed if the transistor operates in saturation as expressed in Equation (3):

$$-2K_p\left(\frac{V_{DD}}{2} - |V_{TH,LVT}|\right)^2 \leq I_{IN} \leq 2K_p\left(\frac{V_{DD}}{2} - |V_{TH,LVT}|\right)^2$$

where $K_p$ and $V_{TH}$ represent the pMOS transconductance coefficient and threshold voltage, respectively. The channel-length modulation is neglected by appropriately sizing the transistor length. The following relations for the input (Equation (4)) and output ($V_x$ in Equation (5)) voltages can be derived as:

$$V_{in} = \frac{V_{DD}}{2} + \frac{I_{IN}}{2K_p\left(\frac{V_{DD}}{2} - |V_{TH,LVT}|\right)}$$

$$V_x = \frac{V_{DD}}{2} - \frac{I_{IN}}{2K_p\left(\frac{V_{DD}}{2} - |V_{TH,LVT}|\right)}$$

The output voltage range ensuring an appropriate transistor operating condition is:

$$|V_{TH,LVT}| \leq V_x \leq V_{DD} - |V_{TH,LVT}|$$

This output voltage signal is applied to the gate of a pMOS in order to get the desired exponential behavior, as shown in Equation (7):

$$I_{EXP} = I_s e^{\frac{V_{DD} - |V_{TH,LVT}|}{nT}} = I_s e^{\frac{V_{DD} - |V_{TH,LVT}|}{2K_p\left(\frac{V_{DD}}{2} - |V_{TH,LVT}|\right)nT}} = I_0 e^{2K_p|V_{DD}|/nT}$$

where $I_s$ is the reverse saturation current of source and drain p-diffusions/nwell junctions, $n$ is the subthreshold slope factor, and $V_t$ is the thermal voltage. Equation (7) implements the I–V converter and exponential blocks in Figure 2. For an M-sized softmax function, an $M + 1$ replica of these functional blocks is required.
The softmax model is finally obtained through the analog division of the current coming from the exponential stage of the considered input (i.e., the \(i\)-th input in the example provided in Figure 2), to the sum of all the currents coming from the exponential stages of every input, performed by the circuit shown in Figure 3b. The divider circuit is based on a subthreshold translinear loop [23], which uses devices operating in subthreshold to exploit their exponential current–voltage relationship. By Kirchhoff’s Voltage Law (KVL), the voltage around the loop that includes the four \(V_{SG}\)s highlighted in Figure 3b must equal 0. This basically means that the sum of the \(V_{SG}\)s oriented in the clockwise (CW) direction must equal the sum of the \(V_{SG}\)s oriented in the counterclockwise (CCW) direction. Due to the current–voltage exponential relation, this implies that the product of CW device currents equals the product of CCW devices. By arbitrarily selecting three currents as inputs and one as output, both multiplication and division operations can be realized [24]. This circuit uses dynamic-threshold-voltage (DVT) transistors with shorted body and gate terminals in order to improve the transient response for a given supply voltage.

The analytical equations of the analog divider can be derived as follows. For each device of the divider, the current–voltage exponential relation is shown in Equation (8):

\[
I = I_s e^{\frac{(1+\gamma) V_{SG} - V_{TH}}{nV_t}} \left(1 - e^{-\frac{V_{SD}}{nV_t}}\right)
\]  

(8)

If the drain-to-source voltage \(V_{DS}\) of the transistor is higher than 4 \(\cdot V_t\), the \(e^{-\frac{V_{SD}}{V_t}}\) term in Equation (8) can be neglected.

Applying KVL to the circuit shown in Figure 3b, we obtain:

\[V_{SG,1} + V_{SG,3} = V_{SG,2} + V_{SG,4}\]

(9)

By inverting Equation (8) and inserting the extracted \(V_{SG}\)s in Equation (9), we finally obtain the following relation:

\[I_{out} = I_{SCALE} \cdot \frac{I_A}{I_B} = I_{SCALE} \cdot \frac{I_{EXP(i)}}{\sum_{k=1}^{M} I_{EXP(k)}}\]

(10)

Finally, if \(I_{SCALE}\) is set to a fixed value, it is possible to obtain the analog division between the other two inputs, i.e., \(I_A/I_B\). The relation obtained by joining Equations (7) and (10) is:

\[I_{OUT(i)} = I_{SCALE} \cdot \frac{e^{2nV_I K_p \left(\frac{V_{DD}}{2} - |V_{TH,LVT}|\right)}}{\sum_{k=1}^{M} e^{2nV_I K_p \left(\frac{V_{DD}}{2} - |V_{TH,LVT}|\right)}} = I_{SCALE} \cdot \frac{e^{\alpha I_{IN(i)}}}{\sum_{k=1}^{M} e^{\alpha I_{IN(k)}}}\]

(11)

Comparing Equation (11) with Equation (2), we conclude that the obtained transfer characteristic is equivalent to the mathematical equation of the ideal softmax model, where the term \(\alpha = \left(2nV_I K_p \left(\frac{V_{DD}}{2} - |V_{TH,LVT}|\right)\right)^{-1}\) and \(I_{SCALE}\) represent the softmax slope and amplitude, respectively.

To realize a full \(N\)-sized softmax array, the implementation of \(N\) analytical models such as the one shown in Equation (11) and then of \(N\) schematics such as the one sketched in Figure 2 is required, one for each input. However, from a circuital point of view, although the exponential stage and the analog divider must be replicated to produce each independent output, the input current–voltage stages can be shared among different outputs.

3. Analog Softmax Circuit Design and Performance

The proposed softmax circuit was designed and simulated with the 180 nm TSMC technology node using a supply voltage \((V_{DD})\) of 500 mV. We selected a current of 10 nA as the nominal full-scale output current, corresponding to the ‘1’ output level of the softmax.
operation (i.e., 100% probability). As for the number of inputs—which corresponds to the number of outputs—N = 2 was used as a nominal case. The behavior as a function of the full-scale output current and of increasing N was also explored. Softmax transfer characteristics were simulated by sweeping only one normalized input from −5 to 5 in the normalized input range by keeping the other one (or the other ones, when N > 2) at 0. The input scale was normalized to get a nominal slope \( \alpha \) equal to 1 for an easy comparison with the theoretical equation.

3.1. Softmax Nominal Operation and Impact of the Full-Scale Output Current and Number of Inputs

As we can see in Figure 4a, the proposed circuit implementation exhibits good agreement with the theoretical softmax model. We divided the transfer characteristics’ input range into three regions: in regions I and III, the function is well approximated by exponentials, while in region II, it shows an almost linear behavior.

![Figure 4. (a) Proposed softmax design simulated transfer function and theoretical analytical model (M = 2). The simulated input signals have been arbitrarily normalized to get a softmax slope \( \alpha = 1 \), while the output has been normalized to the output full scale (10 nA, in this plot). (b) Relative error of the proposed softmax design and of the one proposed in [15]. The error of our proposal is shown with/without considering the impact of the input voltage–current liner converter. (c) Impact of \( I_{\text{SCALE}} \) on the error averaged over the (−5, 5) input range.](image)

The vertical difference between the circuit transfer characteristics and the theoretical function, normalized to the theoretical value (i.e., the relative error), is shown in Figure 4b. Here, we report the transfer-function error of the full softmax circuit, as well as the one extracted without considering the current-to-voltage converter, i.e., isolating the “intrinsic” softmax with only exponential and divider blocks. The circuit proposed in [15] was also simulated with the same 180 nm TSMC technology models, enabling a fair comparison. Transistor sizing and input scale were independently optimized for each proposal, while the nominal \( I_{\text{SCALE}} = 10 \) nA is the same. Our intrinsic softmax proposal features a bell-shaped error, with a peak error in the central part of 2.2%, which can be ascribed to an input offset. On the other hand, the error in topology proposed in [15] shows two peaks for an input close to −2.5 and 2.5 (of 0.8% and 1%, respectively). In addition, if we consider the impact of the current-to-voltage converter, there is an additional error contribution in regions I and III. This is ascribed to the upper and lower bounds of the conversion circuit given in Equation (6): only the one in III can be compensated by appropriate trimming of the \( I_{\text{SCALE}} \) (already done in the figure). However, an error lower than 2.2% in the whole range is observed with an average value of \( \pm 1.4\% \) in the investigated operating range (the corresponding value when the input current–voltage converter is not considered is \( \pm 1\% \)).

For the three options considered in Figure 4b, in Figure 4c, the average error is reported for \( I_{\text{SCALE}} \) varied from 10 nA to 100 nA. This plot is relevant because it highlights that in our proposed softmax, the error increases only marginally with increasing \( I_{\text{SCALE}} \), and this is achieved because the slope parameter is practically independent of \( I_{\text{SCALE}} \). This is not the case with the counterpart, where slope and the output current scale are both varied when \( I_{\text{SCALE}} \) is changed so that they cannot be optimized independently. This is the reason
our proposal shows a lower relative error for a variable output-scale (e.g., ~3.4% versus ~6.8% at $I_{SCALE} = 100 \text{ nA}$).

In Figure 5a, the softmax transfer function simulated for an $I_{SCALE}$ of 10, 25 and 50 nA (with M = 2) is shown. Given that we are considering only two inputs, the softmax probability for each of them corresponds to 50% when their value is the same (i.e., zero in this example). In Figure 5b, a similar plot as in (a) is shown but for a fixed $I_{SCALE}$ of 10 nA and for M = 2, 5 and 10. Even in this case, only one input is swept, while all the other inputs are kept constant to 0. The softmax probability corresponds to 1/M when the values of all inputs are the same.

![Figure 5](image)

Figure 5. Softmax transfer characteristics (a) at $I_{SCALE} = 10$, 25 and 50 nA with M=2 and (b) at different number of inputs M for $I_{SCALE} = 10 \text{ nA}$.

We also performed transient simulations to estimate the latency, defined as the time needed by the output to reach the 99% of the final value when the input is instantaneously switched from −5 to +5. The latency was extracted at different $I_{SCALE}$ and for a different M, resulting in 3.41 µs, 1.66 µs, and 1.39 µs for $I_{SCALE}$ of 10, 25, and 50 nA, respectively, while no significant dependence on the number of inputs was observed.

3.2. Impact of Voltage and Temperature on the Softmax Slope

Beyond the possibility to change the output amplitude by varying the $I_{SCALE}$ current, the original property of our softmax circuit is the electrical adjustability of the slope $\alpha$ by varying $V_{DD}$ (see Equation (11)). This property can be exploited when temperature variations are considered, given that the effect of the temperature and voltage on the softmax characteristics is similar. This can be observed in Equation (11), where a similar dependence of the term $\alpha$ on voltage and temperature parameters is described.

The proposed softmax circuit transfer characteristics were simulated in the [−50 °C, 50 °C] temperature range, as shown in Figure 6a. The circuit shows a different temperature sensitivity at different temperatures. For example, moving from −50 °C to −25 °C, the characteristic slope exhibits a variation of 38.31%, while moving from 25 °C to 50 °C, the slope variation is of 21.45%.

Similar behavior can be observed in simulation results with respect to the $V_{DD}$ variations, as shown in Figure 6b, where $V_{DD}$ is varied from 700 mV down to 400 mV. The similarity between the impact of $V_{DD}$ and thermal voltage (and temperature) variations is consistent with the analytical model in Equation (11). The proposed softmax circuit exhibits different voltage sensitivity at different voltage ranges. More precisely, the voltage sensitivity is higher for lower $V_{DD}$ values: the slope exhibits a variation of 45.19% from 400 mV to 500 mV, while a variation of 28.14% occurs for a $V_{DD}$ variation from 700 mV to 800 mV.
where we calculated the $V_{DD}$ needed to keep the same softmax slope as the temperature changes. This flexibility allows our circuit to feature better temperature sensitivity with respect to the one proposed in [15], as highlighted in Figure 6d, where a linear $V_{DD}$–temperature correction is implemented, i.e., $V_{DD} = 500 \text{ mV} + (27 - T) \times 2.064 \text{ mV/°C}$ (where $T$ is expressed in °C).

### 3.3. Mismatch and Process Variations

With regard to mismatch and process variations, the circuit behavior is shown in Figure 7, where transfer characteristics were computed for 100 statistical Monte Carlo runs. In this case, only the input scale is normalized, while on the y-axis, output currents are represented (with no normalization) to highlight the effects of variability on the amplitude. The impact of mismatch variations in Figure 7a is mainly related to the deviation of the characteristic amplitude, considering that the transfer characteristics exhibit a standard deviation of the maximum output current variation of 2.97% with respect to the mean value. On the other hand, process variations in Figure 7b behavior mainly result in a variation of the slope. In particular, the curves feature a ratio of the slope standard deviation to the slope average value of 16.83%, with a negligible variation of the amplitude. It is important to remark that amplitude and slope parameters are both adjustable in our proposal, meaning that any variation can be properly compensated through calibration, while this is not an option for other analog proposals.

Due to the similar behavior of the slope with respect to temperature and $V_{DD}$ variations, it is possible to easily implement a correction at circuit level to get an almost constant softmax slope, for example, through an external circuit implementing a negative regulation of the $V_{DD}$ with respect to temperature. This concept is also shown in Figure 6c, where we calculated the $V_{DD}$ needed to keep the same softmax slope as the temperature changes. This flexibility allows our circuit to feature better temperature sensitivity with respect to the one proposed in [15], as highlighted in Figure 6d, where a linear $V_{DD}$–temperature correction is implemented, i.e., $V_{DD} = 500 \text{ mV} + (27 - T) \times 2.064 \text{ mV/°C}$ (where $T$ is expressed in °C).
3.4 Area and Power Consumption

To provide additional details, in Figure 8, softmax transfer-characteristic parameters such as the slope (a), the amplitude (b), and the offset (c) are extracted for 1000 Monte Carlo runs, for both mismatch and process variability simulations. A small variation of offset (normalized to the input scale) is observed, although it is a second-order effect with respect to variations in slope and amplitude.

![Figure 8](image_url)

**Figure 8.** Softmax transfer-characteristic parameters extracted for 1000 MC runs (two inputs, $I_{SCALE} = 10$ nA). Histograms of (a) slope, (b) amplitude, and (c) offset error extracted for mismatch and process variability simulations.

3.4. Area and Power Consumption

Area and power consumption were both estimated by considering a design realized in a 0.18 µm CMOS technology.

Figure 9a shows the area overhead (estimated by considering the transistor gate area) for a variable number of input variables $M$. The proposed solution shows an area footprint of $466, 2.57 \times 10^3$ or $53 \times 10^3$ µm$^2$ (requiring 22, 190 or 10,900 transistors) for $M = 2, 10$ or 100, respectively. Figure 9b shows the power consumption as a function of the output scale (for a variable number of $M$). It can be observed that our proposal shows a power consumption strongly dependent on the number of inputs, because the conversion blocks are the most power-hungry circuits, while $I_{SCALE}$ has a lower impact. A two-inputs design operated with $V_{DD} = 500$ mV, and $I_{SCALE} = 10$ nA shows an average power consumption of only 431 nW, among which almost 65% of power is dissipated by the input current-to-voltage conversion (280 nW). For a ten-inputs/ten-outputs case, the power increases to 3 µW for $I_{SCALE} = 10$ nA, or to 3.55 µW for $I_{SCALE} = 100$ nA.

3.5. Impact of the Technology Node Scaling

Finally, Figure 10 shows the transfer characteristics (a) and related errors (b) of a softmax function simulated with three different technology nodes, namely TSMC 180 nm, 65 nm, and 40 nm, in order to investigate the impact of technology scaling. The basic shape of the softmax function is preserved also for the smallest technology option, especially in the linear region. However, due to an increased offset as a result of $I_{SCALE}$ being adjusted to match the upper part, a worsened matching in the linear region can be observed, resulting in a higher relative error, with a peak value close to 6.5%, which can be still reasonable since there are simple DNNs which can operate with a reduced equivalent number of bits [3].
3.5 Impact of the Technology Node Scaling

Finally, Figure 10 shows the transfer characteristics (a) and related errors (b) of a ten-input/ten-output implementation of the proposed softmax circuit, designed in a 180 nm CMOS technology, occupies a small area of less than 3000 µm² and consumes 3 µW when operated at $V_{DD} = 500$ mV for an output scaling current of 10 nA, rendering it a very interesting option compared to the digital counterparts. These improvements are achieved with limited precision degradation, considering that the maximum and average relative errors, with respect to the theoretical softmax equation, are of 2.2% and 0.9% only, respectively.

4. Conclusions

A novel analog implementation of the softmax function—an activation function largely used in deep neural networks—is presented in this paper. The proposed circuit is implemented in a modular fashion, being composed of three building blocks, which can be replicated and shared, to achieve a softmax function with an arbitrary number of inputs and outputs. The first stages linearly convert the input current signals to voltage signals, the second stages implement a voltage-to-current exponential conversion, and the last stage realizes the analog division. The main features of the circuit are the good match to the theoretical function and the possibility to dynamically adjust the transfer-characteristic amplitude and slope, leading to good stability performance against process and temperature variations. A ten-input/ten-output implementation of the proposed softmax circuit, designed in a 180 nm CMOS technology, occupies a small area of less than 3000 µm² and consumes 3 µW when operated at $V_{DD} = 500$ mV for an output scaling current of 10 nA, rendering it a very interesting option compared to the digital counterparts. These improvements are achieved with limited precision degradation, considering that the maximum and average relative errors, with respect to the theoretical softmax equation, are of 2.2% and 0.9% only, respectively.

**Author Contributions:** Conceptualization, M.V., T.M., S.S., L.T., A.V., M.L. and F.C.; Formal analysis, M.V., T.M., S.S., L.T., A.V., M.L. and F.C.; Investigation, M.V., T.M., S.S., L.T., A.V., M.L. and F.C.; Writing—review and editing, M.V., T.M., S.S., L.T., A.V., M.L. and F.C. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.
References

1. Sarpeshkar, R. Analog Versus Digital: Extrapolating from Electronics to Neurobiology. *Neural Comput.* 1998, 10, 1601–1638. [CrossRef] [PubMed]
2. Haensch, W.; Gokmen, T.; Puri, R. The Next Generation of Deep Learning Hardware: Analog Computing. *Proc. IEEE* 2018, 107, 108–122. [CrossRef]
3. Paliy, M.; Strangio, S.; Ruiu, P.; Rizzo, T.; Iannaccone, G. Analog Vector-Matrix Multiplier Based on Programmable Current Mirrors for Neural Network Integrated Circuits. *IEEE Access* 2020, 8, 203525–203537. [CrossRef]
4. Danial, L.; Pikhay, E.; Herbelin, E.; Wainstein, N.; Gupta, V.; Wald, N.; Roizin, Y.; Daniel, R.; Kvatinsky, S. Two-terminal floating-gate transistors with a low-power memristive operation mode for analogue neuromorphic computing. *Nat. Electron.* 2019, 2, 596–605. [CrossRef]
5. Veire, L.V.; De Boem, C.; De Bie, T. Sigmoidal NMFD: Convolutional NMF with Saturating Activations for Drum Mixture Decomposition. *Electronics* 2021, 10, 284. [CrossRef]
6. Xing, S.; Wu, C. Implementation of A Neuron Using Sigmoid Activation Function with CMOS. In Proceedings of the 2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM), Nanjing, China, 23–25 October 2020; pp. 201–204.
7. Shamsi, J.; Amirsoleimani, A.; Mirzakuchaki, S.; Ahmadi, A.; Alirezaei, S.; Ahmadi, M. Hyperbolic tangent passive resistive-type neuron. In Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal, 24–27 May 2015; pp. 581–584.
8. Fan, D.; Shim, Y.; Raghunathan, A.; Roy, K. STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks. *IEEE Trans. Nanotechnol.* 2015, 14, 1013–1023. [CrossRef]
9. Valle, M. Analog VLSI Implementation of Artificial Neural Networks with Supervised On-Chip Learning. *Analog. Integr. Circuits Signal Process.* 2002, 33, 263–287. [CrossRef]
10. Ghomi, A.; Dolatshahi, M. Design of a new CMOS Low-Power Analog Neuron. *IE JE J. Res.* 2017, 64, 67–75. [CrossRef]
11. Joubert, A.; Belhadj, B.; Temam, O.; Héliot, R. Hardware spiking neurons design: Analog or digital? In Proceedings of the the 2012 International Joint Conference on Neural Networks (IJCNN), Brisbane, QLD, Australia, 10–15 June 2012; pp. 1–5.
12. Khodabandehloo, G.; MirHassani, M.; Ahmadi, M. Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron. *IEEE Trans. Very Large Scale Integr. Syst.* 2011, 20, 750–754. [CrossRef]
13. Koosh, V.F.; Goodman, R. VLSI neural network with digital weights and analog multipliers. In Proceedings of the ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), Sydney, NSW, Australia, 6–9 May 2001; Volume 2, pp. 233–236.
14. Koosh, V.; Goodman, R. Analog VLSI neural network with digital perturbative learning. *IEEE Trans. Circuits Syst. II Analog Digit. Signal Process.* 2002, 49, 359–368. [CrossRef]
15. Elfadel, I.M.; Wyatt, J.L. The “Softmax” nonlinearity: Derivation using statistical mechanics and useful properties as a multi-terminal analog circuit element. In Proceedings of the 6th International Conference on Neural Information Processing Systems (NIPS’93), Denver, CO, USA, 1 January 1993; Morgan Kaufmann Publishers Inc.: San Francisco, CA, USA, 1993; pp. 882–887.
16. Koosh, V.F.; Goodman, R. VLSI neural network with digital weights and analog multipliers. In Proceedings of the 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), Phoenix-Scottsdale, AZ, USA, 26–29 May 2002; pp. II.117–II.120.
17. Mohammed, A.A.; Umaashankar, V. Effectiveness of Hierarchical Softmax in Large Scale Classification Tasks. In Proceedings of the 2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI), Bangalore, India, 19–22 September 2018; pp. 1090–1094.
18. Kouretas, I.; Paliouras, V. Hardware Implementation of a Softmax-Like Function for Deep Learning. *Technologies* 2020, 8, 46. [CrossRef]
19. Li, Z.; Li, H.; Jiang, X.; Chen, B.; Zhang, Y.; Du, G. Efficient FPGA Implementation of Softmax Function for DNN Applications. In Proceedings of the 2018 12th IEEE International Conference on Anti-Counterfeiting, Security, and Identification (ASID), Xiamen, China, 9–11 November 2018; pp. 212–216.
20. Dong, X.; Zhu, X.; Ma, D. Hardware Implementation of Softmax Function Based on Piecewise LUT. In Proceedings of the 2019 IEEE International Workshop on Future Computing (IWOFC), Hangzhou, China, 14–15 December 2019; pp. 1–3.
21. Kagalkar, A.; Raghuram, S. CORDIC Based Implementation of the Softmax Activation Function. In Proceedings of the 2020 24th International Symposium on VLSI Design and Test (VDAT), Bhubaneswar, India, 23–25 July 2020; pp. 1–4.
22. Alabassy, B.; Safar, M.; El-Kharashi, M.W. A High-Accuracy Implementation for Softmax Layer in Deep Neural Networks. In Proceedings of the 2020 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Marrakech, Morocco, 1–3 April 2020; pp. 1–6.
23. Serrano-Gotarredona, T.; Linares-Barranco, B.; Andreou, A.G. A general translinear principle for subthreshold MOS transistors. *IEEE Trans. Circuits Syst. I Regul. Pap.* 1999, 46, 607–616. [CrossRef]
24. Al-Absi, M.A.; Hussein, A.; Abuelma’Atti, M.T. A Novel Current-Mode Ultra Low Power Analog CMOS Four Quadrant Multiplier. In Proceedings of the 2012 International Conference on Computer and Communication Engineering (ICCCE), Kuala Lumpur, Malaysia, 3–5 July 2012; pp. 13–17. [CrossRef]