Abstract—In this paper, we propose multiplexer based converter which converts the thermometer to binary Code Encoder For 4 Bit Flash ADC is proposed. The proposed encoder design uses 2:1 multiplexes (MUX) and 2 input XOR gates for converting thermometer code to binary code. Initially 2:1 MUX are used to convert the thermometer code to equivalent gray code. The resulting gray code is then converted to the binary code using XOR gates. Low power consumption is achieved in the proposed design with the grounding concept and avoiding the additional inverters compared to the conventional encoder design. The proposed encoder is implemented in 180 nm CMOS, N-well technology with 1.8 V supply voltage and was simulated using Cadence Spectra simulator. Simulation results shows reduction in power up to 60% when compared with conventional encoder architectures. The proposed design has a figure-of-merit (FOM) of 12.6 fJ with the propagation delay of 0.5098 ns.

Keywords— Analog to digital converters, self-re-configurable property, figure of merit, thermometer code, gray code.

I. Introduction

Analog-to-digital converters (ADCs) are the important functional unit in the signal processing, system on chip and mixed signal design applications. ADC form the interface between the analog environment and digital system. Among various ADC architectures [1-4], the flash ADC [5-7] is used for high speed and lower resolution applications. Fig 1 shows the structure of conventional flash ADC. The flash ADC consists of 2N -1 comparators for N-bit resolution, where the analog input is compared with the reference voltage to give the output as „0” or „1”. The comparator outputs are converted to binary code using thermometer to binary encoder. Since power and delay are the important constraints in IC design, it is important to design ADC with high speed and less power. The encoder in the flash ADC consumes suitable amount of power and delay. Hence, a novel encoder is presented in this paper which consumes less power and delay compared to existing encoder architectures.

The rest of the paper is organized as follows: Section II Literature Review it will be discussing the existing Encoder architectures. In Section III, proposed encoder design is explained. Section IV presents simulation results for the proposed design. Finally, conclusions are drawn in Section V.

II. Literature Review

Different types of encoders [8-9] are used in flash ADC like Wallace tree encoder, fat tree encoder, multiplexer (MUX) based encoders.

A. ROM Based Encoder

ROM based encoder [10] architecture consists of two stages. Initially, the input thermometer code is first converted to one hot code or 1-out of 2N-1 code. In the next stage, the one hot code is the address location for the binary ROM. Binary ROM is a memory location where the equivalent binary code for the thermometer code is present. But this architecture has the disadvantage of high power consumption and large delay because of high static current that flows while pre-setting the ROM encoder.

B. Wallace Tree Encoder

Wallace tree encoder [11] is basically counts the number of Ones in the input thermometer code. Therefore it is also called “Ones counter”. Fig 2 shows the Wallace tree encoder. The counter topology can be selected based on the speed of ADC. But the architecture has disadvantage of large delay and power.

C. Fat-Tree Based Encoder

Fat tree encoder [12] over the other encoder is high encoding speed .also the fat tree encoder consumes less power compared with the ROM and Wallace tree encoders Fig 3 shows the 15 to 4 bit fat tree encoder. Fat tree encoder comprises of 2 stages. The one hot code is obtained in the first
stage from the input thermometer code. The output of this first stage is converted to equivalent binary code using multiple trees of OR gates.

D. Existing MUX Based Encoder

In this design [13-14] 2:1 MUX are used to achieve low power and less delay when compared to Wallace tree and Wallace encoder. Fig 4 shows the existing MUX based encoder design. The MUX based encoder design have the advantage of self re-configurable property [15] in which the same encoder can be used for low resolution ADC by keeping the higher order inputs to ‘0’.

III. Proposed Architecture

The architecture for the proposed design is analyzed first for the 7-bit encoder. Truth table for 7: 3 thermometer to gray code converter is shown in table I. From the table I, it is possible to write the following expressions for the gray code G2, G1, G0.

\[ G_3 = T_4 \]
\[ G_2 = T_2 T_6 \]
\[ G_1 = T_1 T_3 + T_3 (T_7 T_5) \]

Fig. 2 . Wallace Tree Encoder

Fig. 3 . Fat Tree Encoder

Fig. 4. Existing MUX Based Encoder

Fig. 5. Proposed 3-bit Encoder

Fig. 6. Proposed 3-bit Encoder.
Similarly the expressions for the output of 4-bit encoder can be written as

\[ G_4 = T_8 \]
\[ G_3 = T_4 T_{12} \]
\[ G_2 = T_2 T_6 + T_6 (T_{10} T_{14}) \]
\[ G_1 = T_{13} T_1 + T_3 (T_7 T_5 + T_7 (T_{11} T_9 + T_{11} T_{15} T_{13})) \]

**TABLE I**  
TRUTH TABLE FOR 3-BIT ENCODER

| T7 | T6 | T5 | T4 | T3 | T2 | T1 | G3 | G2 | G1 |
|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  |
| 0  | 0  | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 1  |
| 0  | 0  | 0  | 1  | 1  | 1  | 0  | 0  | 1  | 0  |
| 0  | 0  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 0  |
| 0  | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 1  | 1  |
| 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 0  |

The architecture for the proposed design of 3-bit and 4-bit encoder is shown in fig 5, 6 respectively. 2:1 MUX and 2-input XOR gate forms the basic elements for the proposed design. The output gray codes are implemented using 2:1 MUX and the equivalent binary code from the gray code is obtained using 2-input XOR gates as shown in fig 7. Here the input line „1”of some of the MUXs are connected to ground terminal, to reduce the number of MUXs and avoid the need of additional inverters when compared to the existing MUX based design. The 2:1 MUX and 2 input XOR gates are implemented in the transmission gate logic style [16] to achieve low power consumption as shown in fig 8,9.

The proposed design also has the advantage of self-reconfigurable property. The 4-bit encoder can be converted 3-bit encoder by assigning the higher order inputs T8-T15 to „0”. Similarly it can be converted to 2-bit encoder by assigning the inputs T4- T15 to „0” Thus the same encoder can be used for the lower resolution flash ADC. Fig 4 shows how the self-reconfigurable property is used to design 3-bit encoder from the 4-bit encoder.

**IV. Simulation Results**

The proposed MUX based architecture, Wallace tree encoder and the existing MUX based architecture are simulated in Cadence Spectre Simulator at 180 nm technology. The performance is evaluated with all the possible input logic states and results are tabulated in Table II.

**TABLE II**  
COMPARISION OF PROPOSED MUX BASED ENCODERS WITH THE EXISTING ENCODER ARCHITECTURES.
The proposed encoder design consumes power of 24.75µW, which reduces power up to 60% compared to Wallace tree encoder. The supply voltage is kept at 1.8 V for the simulation of proposed and existing designs. The proposed MUX based design consumes less power compared to the existing MUX based architecture. The number of MUX is reduced from 11 to 7 as seen in fig 10. The proposed design also has less delay compared to existing MUX based architecture and Wallace tree encoder with a good FOM of 12.61fJ.

V. Conclusion

A MUX based Thermometer to Binary code encoder is proposed in this paper. The grounding concept is used to reduce the number of MUX from 11 to 7 when compared to existing MUX based design. Also the needs for additional inverters are avoided in this design. The thermometer code is first encoded to its equivalent gray code and then the gray code is converted to binary code using XOR gates. The proposed encoder design has a power consumption of 24.75µW with the FOM of 12.61fJ. The proposed encoder can be used for low resolution flash ADC with the self-reconfigurable property.

References

[1] Sunghyun Park, Yorgos Palaskas and Michael P. Flynn, “A 4-GS/s 4-bit Flash ADC in 0.18 nm CMOS”, in IEEE Journal of Solid State Circuits, vol. 42, no. 9, pp. 1865-1872, Sep. 2007.

[2] Y. Li, and E. S. Sinencio, “A Wide Input Bandwidth 7-bit 300-MSample/s Folding and Current-Mode Interpolating ADC”, in IEEE Journal of Solid-State Circuit, vol. 38, no. 8, pp. 1405-1410, Aug. 2003.

[3] O. Nys and R. K. Henderson, “A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging” in IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 933-942, Jul 1997.

[4] A. Celebi, O. Aytar and A. Tangel, “A 10-Bit 500Ms/s Two-Step Flash ADC” in EUROCON 2005 - The International Conference on Computer as a Tool, Belgrade, 2005, pp. 898-901.

[5] C. H. Chan; Y. Zhu; S. W. Sin; U. Seng-Pan; R. P. Martins; F. Maloberti,” A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC,” in IEEE Transactions on Circuits and Systems I: Regular Papers , vol.PP, no.99, pp.1-11

[6] S. Banik, D. Gangopadhyay and T.K. Bhattacharyya, “A Low Power 1.8 V 4-Bit 400 MHz Flash ADC in 0.18 um Digital CMOS”, in proceedings of the 19th International Conference on VLSI Design 2006.

[7] Donald A.K, Navadeep S.S and Eric J.S, “A 12-bit 1 MHz Two-Step Flash ADC”, in IEEE Journal of Solid State Circuits, vol. 24, no. 2, pp. 250-255, April 1989.

[8] E.Sail, M.Vesterbacka and K. A.Ola, “A study of digital decoders in flash analog-to- digital converters.” in Circuits and Systems, 2004. ISCAS04. Proceedings of the 2004 International Symposium on. Vol. 1. IEEE, 2004.

[9] R. Sindhija, V. Navaneethakrishnan and A. Kavitha, “Low power encoder for flash ADC architecture,” in 2016 3rd International Conference on Computing for Sustainable Global Development (INDIACom), New Delhi, 2016, pp. 1521-1524.

[10] N. Agrawal, R. Paily, “An Improved ROM Architecture for Bubble Error Suppression in High Speed Flash ADCs”, in Proc. Of AISPAC , pp. 1-5 2008.

[11] C.S.Wallace,”;A Suggestion for a Fast Multiplier, Electronic Computers”, in IEEE Transactions on , vol.EC-13, no.1, pp.14-17, Feb.1964.

[12] Daegyu Lee, Jincheol Yoo, Kyusun Choi and J. Ghaznavi, “Fat tree encoder design for ultra-high speed flash A/D converters” in The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002., 2002, pp. II-87-II-90 vol.2

[13] Y.Gupta, L. Garg, S.Khandelwal , S.G Gupta, S.Saini, “Design of low power and high speed multiplexer based Thermometer to Gray Encoder”, in IEEE International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS), pp. 501-504, 2013.

[14] E.Sail, M.Vesterbacka, “A multiplexer based decoder for flash analog to digital converters”, in IEEE Region 10 Conference , pp. 250- 25 Nov.2004.

[15] Vadadha, Chetan , “Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs” in VLSI Design (VLSID),2012 25th International Conference on. IEEE, 2012.

[16] Y. Berg,”Differential high speed ultra-low-voltage pass transistor Boolean logic,” in IEEE Faible Tension Faible Consommation, Paris, 2013, pp. 1-4.
