Mobility Improvement and Temperature Dependence in MoSe₂ Field-Effect Transistors on Parylene-C Substrate

Bhim Chamlagain, Qing Li, Nirmal Jeevi Ghimire, Hsun-Jen Chuang, Meeghage Madusanka Perera, Honggen Tu, Yong Xu, Minghu Pan, Di Xioa, Jiaqiang Yan, David Mandrus, and Zhixian Zhou

Department of Physics and Astronomy, Wayne State University, Detroit, Michigan 48201, United States, Center for Nanophase Materials Sciences, Oak Ridge National Laboratory, Oak Ridge, Tennessee 37831, United States, Department of Materials Science and Engineering, The University of Tennessee, Knoxville, Tennessee 37996, United States, Materials Science and Technology Division, Oak Ridge National Laboratory, Oak Ridge, Tennessee 37831, United States, Department of Electrical and Computer Engineering, Wayne State University, Detroit, Michigan 48202, United States, and Department of Physics, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States

ABSTRACT We report low-temperature scanning tunneling microscopy characterization of MoSe₂ crystals and the fabrication and electrical characterization of MoSe₂ field-effect transistors on both SiO₂ and parylene-C substrates. We find that the multilayer MoSe₂ devices on parylene-C show a room-temperature mobility close to the mobility of bulk MoSe₂ (100–160 cm² V⁻¹ s⁻¹), which is significantly higher than that on SiO₂ substrates (≈50 cm² V⁻¹ s⁻¹). The room-temperature mobility on both types of substrates are nearly thickness-independent. Our variable-temperature transport measurements reveal a metal–insulator transition at a characteristic conductivity of $\epsilon^2/h$.

The mobility of MoSe₂ devices extracted from the metallic region on both SiO₂ and parylene-C increases up to ≈500 cm² V⁻¹ s⁻¹ as the temperature decreases to ≈100 K, with the mobility of MoSe₂ on SiO₂ increasing more rapidly. In spite of the notable variation of charged impurities as indicated by the strongly sample-dependent low-temperature mobility, the mobility of all MoSe₂ devices on SiO₂ converges above 200 K, indicating that the high temperature (>200 K) mobility in these devices is nearly independent of the charged impurities. Our atomic force microscopy study of SiO₂ and parylene-C substrates further rules out the surface roughness scattering as a major cause of the substrate-dependent mobility. We attribute the observed substrate dependence of MoSe₂ mobility primarily to the surface polar optical phonon scattering originating from the SiO₂ substrate, which is nearly absent in MoSe₂ devices on parylene-C substrate.

KEYWORDS: field-effect transistor, MoSe₂, mobility, surface phonon scattering

The successful isolation of two-dimensional (2D) graphene has stimulated research on a broad range of other 2D materials, among which layered transition metal dichalcogenides (TMDs) have attracted particular attention. Similar to graphene, atomic layers of covalently bonded chalcogen—metal—chalcogen units can be extracted from bulk TMD crystals by a mechanical cleavage technique due to the relatively weak van der Waals interactions between the layers. The semiconducting members of the TMD family including MoS₂, MoSe₂, WSe₂, and WS₂ have demonstrated many of the “graphene-like” properties highly desirable for electronic applications such as a relatively high mobility, mechanical flexibility, chemical and thermal stability, and the absence of dangling bonds and also have a substantial band gap (1–2 eV depending on the material and its thickness), which is absent in 2D graphene but required for mainstream logic applications. For example, in contrast to the low ON/OFF ratios in graphene field-effect transistors (FETs), an ON/OFF ratio of $>10^8$ has been reported in monolayer MoS₂. Despite this recent progress, the mobility values of monolayer and multilayer MoS₂...
devices on SiO₂ (the most commonly used substrate for MoS₂ FETs) reported by multiple groups were substantially below the Hall mobility of bulk MoS₂ (100–200 cm² V⁻¹ s⁻¹), which greatly hinders their application potential in multifunctional electronic devices. In addition to the intrinsic scattering from phonons in the TMD channel, the carrier mobility of TMD transistors on SiO₂ is expected to also be limited by extrinsic scattering from charged impurities at the channel/substrate interface and charge traps in SiO₂, substrate surface roughness, and remote surface optical phonons originating from SiO₂. Coulomb scattering from charged impurities at the channel/substrate interface has been proposed as the predominant cause of the relatively low room-temperature mobility in MoS₂. Although a high-κ dielectric may screen Coulomb scattering from charged impurities, complete recovery of the intrinsic phonon-limited mobility has not been observed in high-κ dielectric encapsulated MoS₂ devices. On the other hand, the presence of a low-energy optical phonon mode in SiO₂ (~60 meV) may also cause non-negligible surface polar optical scattering and significantly reduce the mobility, as suggested by a recent theoretical study. However, experimental investigations of surface polar optical phonon effects on the channel mobility of TMD FETs are still lacking. In order to tap into the full potential of TMDs as a channel material for high-performance FETs, it is crucial to use substrate/dielectric materials that do not further reduce the TMD mobility via surface polar optical phonon scattering.

In this article, we present a detailed temperature-dependent electrical study of ultrahigh crystalline quality multilayer MoSe₂ FETs of varying thickness (5–15 nm) on SiO₂ and parylene-C substrates. Parylene-C, a cross-linkable polymer widely used as a passivation layer and gate dielectric, is an excellent substrate for TMD FETs. Our study reveals the important role of surface polar phonon scattering in carrier mobility and demonstrates parylene-C as an excellent substrate for TMD FETs.

RESULTS AND DISCUSSION

MoSe₂ crystals were synthesized by chemical vapor transport using iodine as transport agent. The as-grown crystals were phase-pure as determined by X-ray diffraction. To further characterize the quality of the MoSe₂ crystals, scanning tunneling microscopy (STM) measurements were performed on freshly cleaved surfaces of MoS₂ crystals inside an ultrahigh vacuum (UHV) chamber at 4.5 K without any additional thermal treatment to avoid any possible thermally induced surface reconstruction. Figure 1a shows a representative STM topographic image of cleaved MoSe₂ surface measured by 10 nm × 10 nm, where the atomically resolved honeycomb structures bare close resemblance to other layered systems such as MoS₂ and graphene. The 1 × 1 unit cell is shown as a rhombus in the high-resolution image (Figure 1b) with a lattice distance of 3.3 Å expected for MoSe₂. Remarkably, the surface within a relatively large scan area of 10 nm × 10 nm is surprisingly clean and nearly defect/impurity-free (see Figure 1a). Since defects and/or impurities reduce the mean free path of the charge carriers and thus the mobility by serving as scattering centers for charge transport, the extremely low impurity level and high crystalline quality of our MoSe₂ are critical to achieving its ultimate material and device performance.

For electrical transport studies, thin MoS₂ crystals (5–15 nm thick) were produced by repeated splitting of bulk crystals using a mechanical cleavage method and subsequently transferred to degenerately doped silicon substrates covered either by 290 nm SiO₂ or by 130 nm parylene-C vapor deposited on top of 290 nm SiO₂. Optical microscopy was used to identify thin MoSe₂ crystals, which were further characterized by noncontact mode atomic force microscopy (AFM). We chose 5–15 nm thick MoS₂ because multilayer MoSe₂ of this thickness range has a much higher yield of sufficiently large flakes (for patterning multiple electrodes).
than thinner samples and a relatively smaller c-axis interlay resistance compared to thicker samples. MoSe₂ FET devices were fabricated using standard electron beam lithography and electron beam deposition of 5 nm of Ti and 50 nm of Au. To eliminate electrical contact contributions, we also patterned voltage probes between drain and source electrodes to facilitate four-terminal measurements. A schematic illustration and an AFM image of typical MoSe₂ devices are shown in Figure 1c,d, respectively. Electrical properties of the devices were measured by a Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogenic probe station under high vacuum (∼1 × 10⁻⁶ Torr).

Figure 2a,b depicts the room-temperature transfer characteristics of two ~12 nm MoSe₂ devices on SiO₂ and parylene-C, respectively. Both devices exhibit highly asymmetric ambipolar behavior, with the ON/OFF current ratio exceeding 10⁶ for electrons and less than 10³ for holes at a drain—source voltage of 1 V. The asymmetry between electron and hole transport may be attributed to (1) a relatively large Schottky barrier height for the hole channel as the Fermi level of the contact metal (Ti) tends to line up much closer to the conduction band edge than the valence band edge in MoSe₂, and (2) small amount of intrinsic n-doping in the transport channel. The hysteresis in the transfer characteristics is likely due to the charge injection from

Figure 1. (a) A 10 nm × 10 nm atomic resolution STM topography (V_{bias} = −0.5 V, I_{set} = 100 pA) of a cleaved MoSe₂ crystal measured at 4.5 K. (b) Close-up image showing a defect-free hexagonal lattice. (c) Schematic illustration of the cross-sectional view of back-gated MoSe₂ devices on SiO₂ (top) and parylene-C (bottom) with Au/Ti (50 nm/5 nm) contacts and electrical connections for electrical characterization including drain/source electrodes and voltage probes for four-terminal measurements. (d) AFM topography of a typical MoSe₂ device.
the adsorbates (such as moisture and oxygen) on the channel surfaces and/or at the interfaces between the channel and the substrate.\textsuperscript{33} The hysteresis could be reduced by sweeping the gate voltage in a smaller range as discussed below. In future studies, the observed hysteresis could also be removed using a glovebox as achieved by multiple groups.\textsuperscript{34}

As shown in Figure 2c,d, the drain–source current of both devices is linear at low drain–source voltages. As $V_{ds}$ increases, the drain–source current starts to saturate in the low gate voltage range ($V_{bg} < 10$ and $<30$ V for devices on SiO$_2$ and parylene-C, respectively) while remaining linear at higher gate voltages. The current saturation at low gate voltages is likely caused by the reduction of the effective $V_{bg}$ and $V_{ds}$ due to the relatively large parasitic series drain/source contact resistance ($R_C$) given by $V_{bg, eff} = V_{bg} - R_{C}l_{ds}$ and $V_{ds, eff} = V_{ds} - 2R_{C}l_{ds}$.\textsuperscript{15} At higher $V_{bg}$, the contact resistance is lowered by the reduction of the effective Schottky barrier height through band bending, leading to more linear $I_{ds} - V_{ds}$ behavior signifying near Ohmic contacts.\textsuperscript{37}

To investigate the true channel-limited electronic performance of MoSe$_2$ devices and understand the charge transport mechanisms, particularly the role of the substrate, we measured the back-gate dependence of conductivity $\sigma$ for MoSe$_2$ devices both on SiO$_2$ and on parylene-C in a four-terminal configuration.

The four-terminal conductivity is defined as $\sigma = \frac{I_{ds}}{LW/V_{inn}}$, where $L$ and $W$ are the separation between the voltage probes (the inner contacts) and sample width, respectively, and $V_{inn}$ is the measured voltage difference between the voltage probes (kept below 50 mV in all measurements). Field-effect mobility is extracted from the $V_{bg}$ dependence of $\sigma$ using the expression $\mu = \frac{1}{C_{bg}} \frac{d\sigma}{dV_{bg}}$ in the linear region of the $\sigma$ versus $V_{bg}$ curves, where $C_{bg}$ is the back-gate capacitance per unit area. Based on a simple parallel plate capacitor model, $C_{bg}$ is determined to be $1.2 \times 10^{-8}$ F cm$^{-2}$ for SiO$_2$ and $7.6 \times 10^{-9}$ F cm$^{-2}$ for 130 nm parylene-C on 290 nm SiO$_2$ [($C_{bg} = (3.9 \times 3.12 \epsilon_0)/(3.9 + 290 \times 3.12)$], respectively.\textsuperscript{29} Figure 3a shows the room-temperature conductivity as a function of back-gate voltage for two representative MoSe$_2$ devices: a 10 nm thick MoSe$_2$ on SiO$_2$ and a 12 nm thick MoSe$_2$ on a parylene-C. In spite of the qualitatively similar transfer and output characteristics between devices on SiO$_2$ and parylene-C (Figure 2), the mobility of the MoSe$_2$ device on parylene-C ($\approx 118$ cm$^2$ V$^{-1}$ s$^{-1}$) is significantly larger than that on SiO$_2$ ($\approx 50$ cm$^2$ V$^{-1}$ s$^{-1}$).

To eliminate any possible sample-to-sample variations, we systematically measured 12 MoSe$_2$ devices on SiO$_2$ and 5 MoSe$_2$ devices on parylene-C in the four-terminal configuration. Figure 3b plots room-temperature
field-effect mobility as a function of channel thickness for all measured MoSe$_2$ FETs, with thickness ranging from $\sim$5 to 14 nm. The mobility of our SiO$_2$-supported MoSe$_2$ devices slightly fluctuates around an average value of $\approx 50$ cm$^2$/V$\cdot$s$^{-1}$ without showing any noticeable thickness dependence, consistent with previous results from SiO$_2$-supported multilayer MoS$_2$. In spite of the extremely high crystalline quality of our MoSe$_2$ samples (as shown in Figure 1a), the average room-temperature mobility of our MoSe$_2$ devices on the SiO$_2$ substrate is rather low compared to the Hall mobility of bulk MoSe$_2$ (about 100–200 cm$^2$/V$\cdot$s$^{-1}$) but similar to that observed in SiO$_2$-supported MoS$_2$ devices fabricated from commercially available MoS$_2$ crystals. This suggests that the room-temperature mobility of our MoSe$_2$ devices on SiO$_2$ is likely limited by extrinsic scattering mechanisms. In contrast, the room-temperature mobility of all five MoSe$_2$ devices on parylene-C ranges from $\approx 100$ to $\approx 150$ cm$^2$/V$\cdot$s$^{-1}$, which is close to the bulk values. Since the error bars in the mobility data are mainly caused by the uncertainties in the channel length between the voltage probes due to their finite width, the greater absolute fluctuations in the mobility on parylene-C is directly related to the higher mobility on parylene-C.

To understand the substrate/dielectric-dependent mobility in our MoSe$_2$ devices, we consider various mobility-limiting scattering mechanisms as formulated by Mathiessen’s rule $\mu^{-1} = \mu_{\text{INT}}^{-1} + \mu_{\text{SD}}^{-1} + \mu_{\text{CI}}^{-1} + \mu_{\text{SR}}^{-1} + \mu_{\text{SPP}}^{-1}$. Here $\mu_{\text{INT}}^{-1}$ represents the mobility limited by intrinsic scattering from lattice phonons, $\mu_{\text{SD}}^{-1}$ presents mobility limited by structural defects, and $\mu_{\text{CI}}, \mu_{\text{SR}},$ and $\mu_{\text{SPP}}$ represent mobility limited by extrinsic scattering from Coulomb impurities (CI), the surface roughness (SR), and the dielectric surface polar optical phonons (SPP), respectively. The intrinsic mobility $\mu_{\text{INT}}$ and mobility limited by structural defects $\mu_{\text{SD}}$ are expected to be similar for MoSe$_2$ FETs both on SiO$_2$ and on parylene-C because all our devices are fabricated from the same MoSe$_2$ crystal. We also exclude structural defects as a major source of scattering given the extremely high crystalline quality of our MoSe$_2$ crystals. Next, we consider the effects of surface roughness scattering on the mobility of our MoSe$_2$ devices. Figure 3c,d shows AFM topographic images acquired in the vicinity of MoSe$_2$ samples on SiO$_2$ and parylene-C, respectively, from which the root mean square surface roughness is determined to be 0.3 nm for SiO$_2$ and 0.6 nm for parylene-C. The observation of higher mobility on rougher parylene-C substrate rules out surface roughness scattering as a major cause of the substrate-dependent mobility in our MoSe$_2$ devices. Therefore, we can safely deduce that the lower mobility in MoSe$_2$ devices on SiO$_2$ is likely due to additional Coulomb and/or interfacial surface polar optical phonon scattering.

Figure 3. (a) Room-temperature four-terminal conductivity as a function of gate voltage for multilayer MoSe$_2$ FETs fabricated on SiO$_2$ and parylene-C substrates. The MoSe$_2$ samples on SiO$_2$ and parylene-C are 14 and 12 nm thick, respectively. (b) Field-effect mobility versus MoSe$_2$ thickness extracted from multiple MoSe$_2$ devices fabricated on SiO$_2$ (solid circle) and parylene-C (solid square), where the error bars are mainly caused by the uncertainties in the channel length between the voltage probes due to the finite width of the voltage electrodes. (c,d) AFM images of SiO$_2$ and parylene-C surfaces, respectively.
Charged impurities present at the interface between the semiconducting channel and substrate have been generally considered as the primary cause of low room-temperature mobility in TMD devices.\textsuperscript{7,38} Radisavljevic et al. recently showed significantly improved mobility in monolayer MoS\(_2\) devices with a high-\(\kappa\) HfO\(_2\) top-gate dielectric, which was attributed to effective damping of Coulomb scattering on charged impurities.\textsuperscript{7} However, the mobility observed in their MoS\(_2\) devices (up to 60 cm\(^2\) V\(^{-1}\) s\(^{-1}\) at 260 K) is still much lower than the theoretical values or experimental results from bulk samples.\textsuperscript{19,28} A possible cause of this discrepancy is surface polar optical phonon scattering from substrate and gate dielectric. Indeed, the temperature-dependent mobility curve in ref 7 was recently reproduced by a Monte Carlo method taking into account both the charged impurity scattering and surface polar optical phonon scattering.\textsuperscript{21} Considerable mobility improvement was also reported in multilayer MoS\(_2\) on PMMA dielectric in comparison with MoS\(_2\) on SiO\(_2\), which was attributed to the reduced short-range disorder and long-range disorder at the channel/PMMA interface than at the channel/SiO\(_2\) interface.\textsuperscript{26} However, the lack of temperature-dependent mobility data makes it difficult to further elucidate the origin of substrate-dependent mobility in these devices.

To shed additional light on the origin of the significant mobility difference between MoSe\(_2\) devices on SiO\(_2\) and on parylene-C, we systematically measured the temperature dependence of four-terminal conductivity versus gate voltage. Figure 4a,b shows the temperature dependence of four-terminal conductivity as a function of back-gate voltage for two representative MoSe\(_2\) devices: one on SiO\(_2\) and one on parylene-C. At low gate voltages, both devices show typical insulating or semiconducting behavior with the conductivity increasing with temperature. At high gate voltages, the conductivity decreases with increasing temperature, characteristic of metallic behavior. At high gate voltages, the conductivity decreases with increasing temperature, characteristic of metallic behavior. To further examine the crossover from an insulating or semiconducting state to a metallic state, we plot the conductivity as a function of temperature at various gate voltages in Figure 4c,d. It is apparent that a metal—insulator transition occurs at a critical gate voltage between 30 and 35 V, corresponding to a critical carrier density of \(\sim 1 \times 10^{12}\) and \(\sim 7 \times 10^{11}\) cm\(^{-2}\) for the SiO\(_2\) and parylene-C substrates, respectively. Above this critical carrier density, the conductivity decreases with increasing temperature, corresponding to a metallic behavior. Below this critical carrier density, the conductivity increases with increasing temperature, characteristic of insulating or semiconducting behavior. More interestingly, this metal—insulator
transition is associated with a critical conductivity of $e^2/h$, consistent with metal–insulator transitions (MITs) observed in monolayer, bilayer, and multilayer MoS$_2$ as well as theoretical expectations for 2D semiconductors.$^7$ To rule out the possible hysteresis effects on the observed MIT, we also measured the four-terminal conductivity as a function of gate voltage in both the “up” and “down” gate-sweep directions. As shown in Figure 5b, hysteresis is nearly absent in the four-terminal conductivity, while the two-terminal conductivity of the same device shows substantial hysteresis. The significantly reduced hysteresis in our four-terminal conductivity data is likely due to the smaller gate-sweep range of our four-terminal measurement than two-terminal measurement. Since all our four-terminal conductivity results were consistently measured in a relatively small gate voltage range ($-10 \text{ V} < V_{bg} < 60 \text{ V}$) where the hysteresis is negligibly small, these results were unlikely influenced by possible hysteresis effects.

Figure 5a shows the temperature dependence of field-effect mobility for six MoSe$_2$ devices on SiO$_2$ (solid symbols) and three MoSe$_2$ devices on parylene-C (hollow symbols) extracted from the linear region of the conductivity curves in the metallic state ($35 \text{ V} < V_{bg} < 45 \text{ V}$), using the expression for field-effect mobility $\mu = 1/C_{bg} \times d\sigma/dV_{bg}$. The mobility values of all three devices on parylene-C follow a $\mu \sim T^{-\gamma}$ dependence with $\gamma \approx 1.2$ for the entire measured temperature range. This is consistent with the theoretical modeling of phonon-limited mobility in layered TMD materials such as MoS$_2$ and MoSe$_2$, which shows $\mu \sim T^{-\gamma}$ dependence where the exponent $\gamma$ depends on the dominant phonon scattering mechanism with $\gamma \approx 2.4$ in bulk MoSe$_2$ samples and lower for carriers in 2D.$^{19,28}$ The relatively low $\gamma$ in our devices suggests that the charge carriers are likely confined in 2D and behave as a 2D electron gas, which is consistent with the recent finding of Li et al. that the carriers in a 14 layer MoS$_2$ FET (about 10 nm thick) are largely confined within 1–2 nm range near the interface of the gated dielectric.$^{30}$ A similar $\mu \sim T^{-\gamma}$ dependence with a higher $\gamma \approx 1.7$ is observed in two of the six MoSe$_2$ devices on SiO$_2$ (5.2 and 14 nm thick, respectively), indicating that their mobility is also predominantly limited by phonon scattering. The mobility of four other MoSe$_2$ devices on SiO$_2$ also follows the same phonon-limited behavior (with the same power exponent $\gamma \approx 1.7$) at temperatures above 160 K. As the temperature decreases from 160 to 77 K, their mobility starts to saturate, likely limited by Coulomb scattering due to the varying amount of charged impurities at the MoSe$_2$/SiO$_2$ interface as previously observed in MoS$_2$ devices.$^{7,10}$ Higher $\gamma$ value for MoSe$_2$ devices on SiO$_2$ than on parylene-C suggests additional temperature-dependent scattering mechanism(s) in SiO$_2$-supported MoSe$_2$ devices.

A likely scenario is that the mobility in MoSe$_2$ on SiO$_2$ is further reduced by additional polar optical phonon scattering from the underlying SiO$_2$. The SiO$_2$ surface polar optical phonon mode with an energy of $\approx 60 \text{ meV}$ can be easily excited by thermal energy at room temperature, while such a soft surface polar optical phonon mode is absent in parylene-C.$^{20,22}$ At about 100 K, the phonon-limited mobility values for MoSe$_2$ devices on both SiO$_2$ (those with lower level of charged impurities) and parylene-C merge, which is expected as the mobility undergoes a transition from being dominated by optical phonon scattering (including surface polar optical phonons) to being dominated by acoustic phonon scattering at $\sim 100 \text{ K}$.$^{19}$ Another possible source of stronger temperature dependence of the mobility observed in MoSe$_2$ devices on SiO$_2$ is the presence of greater amount of charged impurities at
the SiO$_2$/MoSe$_2$ interface than at the parylene/MoSe$_2$ interface. Recently, Ong and Fischetti showed theoretically that the increase of mobility with decreasing temperature (behaving as $\mu \sim T^{-\gamma}$), which is commonly interpreted to be a signature of phonon-limited electron transport, could also be limited by CI scattering due to the weakening of charge screening within the TMD channel as the temperature increases.\cite{ong_phonon-limited_2014} Although CI scattering could contribute to the temperature dependence of the mobility as a separate term, we believe that the lower room-temperature mobility and larger $\gamma$ in our MoSe$_2$ devices on SiO$_2$ than on parylene-C substrate is unlikely to be chiefly caused by stronger CI scattering for the following reasons. First, the mobility of all six MoSe$_2$ devices on SiO$_2$ converges above 200 K in spite of the notable variation of charged impurities as indicated by the strongly sample dependent low-temperature mobility (Figure 5), indicating that the high temperature (>200 K) mobility in these devices is nearly independent of the charged impurities. Second, the mobility values of our devices on both SiO$_2$ and parylene-C are significantly higher than the CI-limited mobility from the calculations of Ong and Fischetti, suggesting that CI scattering plays a less significant role in our devices compared to the theory.\cite{ong_phonon-limited_2014} At carrier densities comparable to the lower end of the carrier density range for the calculation of CI/phonon-limited mobility of bare MoS$_2$ devices in ref 39 ($\approx 10^{12}$ cm$^{-2}$), the mobility of our devices is at least an order of magnitude higher than the calculated mobility. As the carrier density increases, the field-effect mobility in our devices slightly decreases (as indicated by the slight decrease of the slope in the conductivity–gate voltage curves shown in Figure 4a,b), while the CI/phonon-limited mobility in ref 39 increases. Third, the temperature dependence of mobility in our devices is qualitatively different from the previously reported CI scattering limited field-effect mobility of MoS$_2$ devices, in which case the mobility decreases with decreasing temperature below 200 K.\cite{ong_phonon-limited_2014}

In the insulating (or semiconducting) region ($V_{bg} < 35$ V), the temperature dependence of conductivity shows a thermally activated behavior, as depicted in Figure 6a,b for devices on SiO$_2$ and parylene-C, respectively. Since the conductivity was measured in a four-terminal configuration, we exclude Schottky barriers as a possible explanation. An activation energy $E_a$ can be extracted using the expression $\sigma \sim \exp(-E_a/k_BT)$, where $k_B$ is the Boltzmann constant. As shown in Figure 6c, the activation energy $E_a$ decreases with the gate voltage, which can be attributed to the decrease of energy gap between the Fermi level $E_F$ and conduction band edge $E_C$ as the Fermi level is tuned toward the conduction band by the gate voltage. The slope of the curves at low gate voltages (when the devices are in the fully depleted region) can be expressed as $dE_a/dV_{bg} = -dE_F/dV_{bg} = -eC_{bg}/(C_{bg} + e^2D(E))$, where $D(E)$ represents the density of trap states at the interface between the MoSe$_2$ channel and substrate. The density of trap states is found to be $\approx 7.6 \times 10^{12}$ and $\approx 4.9 \times 10^{12}$ cm$^{-2}$ for MoSe$_2$ on SiO$_2$ and parylene-C, respectively, in excellent agreement with the $D(E)$ of multilayer MoS$_2$ on SiO$_2$ reported by Ayari et al. (7.2 $\times 10^{12}$ cm$^{-2}$).\cite{ayari_charge-transfer_2013} The rather similar $D(E)$ for SiO$_2$ and parylene-C substrates further indicates that CI scattering is unlikely the limiting factor of the drastically
different mobility in our MoSe$_2$ devices on SiO$_2$ and parylene-C. High-$x$ HfO$_2$ has been favored as a dielectric material for TMD transistors due to its capability to screen charged impurities and its effectiveness in tuning the charge carriers.\textsuperscript{5,7} However, the presence of a soft polar phonon vibration mode in HfO$_2$ along with its high dielectric constant may lead to severe surface polar optical phonon scattering.\textsuperscript{21} A thin layer of parylene may be used as a buffer layer between the TMD channel and HfO$_2$ to reduce the surface polar phonon scattering from HfO$_2$ while taking advantage of its high dielectric constant to effectively screen the charged impurities and tune the charge density in the TMD channel.

CONCLUSIONS

In conclusion, we demonstrated that the room-temperature mobility in multilayer MoSe$_2$ FETs fabricated on parylene-C approaches its bulk value and is significantly higher than that in MoSe$_2$ devices on SiO$_2$. We attribute the observed mobility difference primarily to the additional surface polar optical phonon scattering originating from the SiO$_2$ substrate but nearly absent in parylene-C. The additional polar optical phonon scattering from SiO$_2$ substrate at the MoSe$_2$/SiO$_2$ interface also leads to a stronger temperature dependence of the mobility in MoSe$_2$ on SiO$_2$ than on parylene-C. At sufficiently low temperatures where acoustic phonons dominate, the mobility of MoSe$_2$ devices on both SiO$_2$ and parylene-C merge. Our variable-temperature study of the substrate dependence of the mobility in MoSe$_2$ further demonstrates that substrate surface polar phonons may be a significant limiting factor of room-temperature mobility in TMD FETs.

METHODS

Parylene-C was deposited on degenerately doped silicon substrate with 290 nm thermal oxide at room using di-para-xylene (DPX) as the precursor in a commercially available parylene coating system (PDS 2010). Multilayer MoSe$_2$ flakes were produced by mechanical exfoliation of high-quality MoSe$_2$ crystals and subsequently transferred to Si/SiO$_2$ substrates with and without 130 nm of parylene-C. Optical microscopy and Park Systems XE-70 noncontact mode atomic microscopy were used to identify and characterize thin MoSe$_2$ flakes. MoSe$_2$ FET devices were fabricated using standard electron beam lithography and subsequent electron beam deposition of 5 nm of Ti covered by 50 nm of Au. Electrical properties of the devices were measured by a Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogenic probe station under high vacuum (1 × 10$^{-6}$ Torr).

Conflict of Interest: The authors declare no competing financial interest.

Acknowledgment. This work was supported by NSF (ECCS-1128297 and DMR-1308436). Part of this research was conducted (M.P., Q.L.) at the Center for Nanophase Materials Sciences under Project #CNMS2011-066, which is sponsored at Oak Ridge National Laboratory by the Scientific User Facilities Division, Office of Basic Energy Sciences, U.S. Department of Energy. N.J.G., D.X., J.Y., and D.M. were supported by Materials and Engineering Division, Office of Basic Energy Sciences, U.S. Department of Energy.

REFERENCES AND NOTES

1. Wang, Q. H.; Kalantar-Zadeh, K.; Kis, A.; Coleman, J. N.; Strano, M. S. Electronics and Optoelectronics of Two-Dimensional Transition Metal Dichalcogenides. Nat. Nanotechnol. 2012, 7, 699–712.

2. Butler, S. Z.; Hollen, S. M.; Cao, L.; Cui, Y.; Gupta, J. A.; Gutierrez, H. R.; Heinz, T. F.; Hong, S. S.; Huang, J.; Ismach, A. F.; Johnston-Halperin, E.; Kuno, M.; Plashnitsa, V. V.; Robinson, R. D.; Ruoff, R. S.; Salahuddin, S.; Shan, J.; Shi, L.; Spencer, M. G.; Terrones, M.; Windl, W.; Goldberger, J. E. Progress, Challenges, and Opportunities in Two-Dimensional Materials beyond Graphene. ACS Nano 2013, 7, 2898–2926.

3. Novoselov, K. S.; Jiang, D.; Schedin, F.; Booth, T. J.; Khotkevich, V. V.; Morozov, S. V.; Geim, A. K. Two-Dimensional Atomic Crystals. Proc. Natl. Acad. Sci. U.S.A. 2005, 102, 10451–10453.

4. Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. Electric Field Effect in Atomically Thin Carbon Films. Science 2004, 306, 666–669.

5. Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS$_2$ Transistors. Nat. Nanotechnol. 2011, 6, 147–150.

6. Yin, Z.; Li, H.; Li, H.; Jiang, L.; Shi, Y.; Sun, Y.; Lu, G.; Zhang, Q.; Chen, X.; Zhang, H. Single-Layer MoS$_2$ Phototransistors. ACS Nano 2012, 6, 74–80.

7. Radisavljevic, B.; Kis, A. Mobility Engineering and a Metal–Insulator Transition in Monolayer MoS$_2$. Nat. Mater. 2013, 12, 815–820.

8. Baugher, B. W. H.; Churchill, H. O. H.; Yang, Y.; Jarillo-Herrero, P. Intrinsic Electronic Transport Properties of High-Quality Monolayer and Bilayer MoS$_2$. Nano Lett. 2013, 13, 4212–4216.

9. Zhang, Y.; Ye, J.; Matsuhashi, Y.; Iwasa, Y. Ambipolar MoS$_2$ Thin Flake Transistors. Nano Lett. 2012, 12, 1136–1140.

10. Jarivapajarala, D.; Sangwan, V. K.; Late, D. J.; Johns, J. E.; Dravid, V. P.; Marks, T. J.; Lauhon, L. J.; Hersam, M. C. Band-like Transport in High Mobility Unencapsulated Single-Layer MoS$_2$ Transistors. Appl. Phys. Lett. 2013, 102, 173107.

11. Ye, J. T.; Zhang, Y. J.; Akashi, R.; Bahramy, M. S.; Arita, R.; Iwasa, Y. Superconducting Dome in a Gate-Tuned Band Insulator. Science 2012, 338, 1193–1196.

12. Tongay, S.; Zhou, J.; Ataca, C.; Lo, K.; Matthews, T. S.; Li, J.; Grossman, J. C.; Wu, J. Thermally Driven Crossover from Direct toward Indirect Bandgap in 2D Semiconductors: MoSe$_2$ versus MoS$_2$. Nano Lett. 2012, 12, 5576.

13. Fang, H.; Chuang, S.; Chang, T. C.; Takei, K.; Takahashi, T.; Javey, A. High-Performance Single Layered WSe$_2$ p-FETs with Chemically Doped Contacts. Nano Lett. 2012, 12, 3788–3792.

14. Jones, A. M.; Yu, H.; Ghimire, N. J.; Wu, S.; Alivisatos, G.; Ross, J. S.; Zhao, B.; Yan, J.; Mandrus, D. G.; Xiao, D.; Yao, W.; Xu, X. Optical Generation of Excitonic Valley Coherence in Monolayer WSe$_2$. Nat. Nanotechnol. 2013, 8, 634–638.

15. Liu, W.; Kang, J.; Sarkar, D.; Khatami, Y.; Jena, D.; Banerjee, K. Role of Metal Contacts in Designing High-Performance Monolayer n-Type WSe$_2$ Field Effect Transistors. Nano Lett. 2013, 13, 1983–1990.

16. Bolotin, K. I.; Ghahari, F.; Shulman, M. D.; Stormer, H. L.; Kim, P. Observation of the Fractional Quantum Hall Effect in Graphene. Nature 2009, 462, 196.
17. Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Katsnelson, M. I.; Grigorieva, I. V.; Dubonos, S. V.; Firsov, A. A. Two-Dimensional Gas of Massless Dirac Fermions in Graphene. Nature 2005, 438, 197–200.

18. Yoon, Y.-S.; Ganapathi, S.; Salahuddin, S. How Good Can Monolayer MoS₂ Transistors Be? Nano Lett. 2011, 11, 3768–3773.

19. Kaasbjerg, K.; Thygesen, K. S.; Jacobsen, K. W. Phonon-Limited Mobility in n-Type Single-Layer MoS₂ from First Principles. Phys. Rev. B 2012, 85, 115317.

20. Podzorov, V.; Gershenson, M. E.; Kloc, C.; Zeis, R.; Bucher, E. Effects of Substrate Phonon Mode Scattering on Transport in Carbon Nanotubes. Nano Lett. 2008, 9, 312–316.

21. Zeng, L.; Xin, Z.; Chen, S.; Du, G.; Kang, J.; Liu, X. Remote Phonon and Impurity Screening Effect of Substrate and Gate Dielectric on Electron Dynamics in Single Layer MoS₂. Appl. Phys. Lett. 2013, 103, 113505.

22. Jakabović, J.; Kovac, J.; Weis, M.; Hasko, D.; Smánek, R.; Valent, P.; Resel, R. Preparation and Properties of Thin Parylene Layers as the Gate Dielectrics for Organic Field Effect Transistors. Microelectron. J. 2009, 40, 595–597.

23. Li, Y.; Su, L.; Shou, C.; Yu, C.; Deng, J.; Fang, Y. Surface-Enhanced Molecular Spectroscopy (SEMS) Based on Perfect-Absorber Metamaterials in the Mid-infrared. Sci. Rep. 2013, 3, 2865.

24. Podzorov, V.; Gershenson, M. E.; Kloc, C.; Zeis, R.; Bucher, E. High-Mobility Field-Effect Transistors Based on Transition Metal Dichalcogenides. Appl. Phys. Lett. 2004, 84, 3301–3303.

25. Larentis, S.; Fallahazad, B.; Tutuc, E. Field-Effect Transistors and Intrinsic Mobility in Ultra-thin MoS₂ Layers. Appl. Phys. Lett. 2012, 101, 223104.

26. Bao, W.; Cai, X.; Kim, D.; Sridhara, K.; Fuhrer, M. S. High Mobility Ambipolar MoS₂ Field-Effect Transistors: Substrate and Dielectric Effects. Appl. Phys. Lett. 2013, 102, 042104.

27. Böker, T.; Severin, R.; Müller, A.; Janowitz, C.; Manzke, R.; Voß, D.; Kruger, P.; Mazur, A.; Pollmann, J. Band Structure of MoS₂, MoSe₂, and A-MoTe₂: Angle-Resolved Photoelectron Spectroscopy and Ab Initio Calculations. Phys. Rev. B 2001, 64, 235305.

28. Fivaz, R.; Mooser, E. Mobility of Charge Carriers in Semiconducting Layer Structures. Phys. Rev. 1967, 163, 743–755.

29. Sabri, S. S.; Lévesque, P. L.; Aguirre, C. M.; Guillemette, J.; Martel, R.; Szoke, P.; Graphene Field Effect Transistors with Parylene Gate Dielectric. Appl. Phys. Lett. 2009, 95, 242104.

30. Li, S.-L.; Wakabayashi, K.; Xu, Y.; Nakahara, S.; Komatsu, K.; Li, W.-W.; Lin, Y.-F.; Aparecido-Ferreira, A. J.; Tsukagoshi, K. Thickness-Dependent Interfacial Coulomb Scattering in Atomically Thin Field-Eff ect Transistors. Nano Lett. 2013, 13, 3546–3552.

31. Lin, M.-W.; Ling, C.; Agapito, L. A.; Kloussis, N.; Zhang, Y.; Cheng, M. M.-C.; Wang, W. L.; Kaxiras, E.; Zhou, Z. Approaching the Intrinsic Band Gap in Suspended High-Mobility Graphene Nanoribbons. Phys. Rev. B 2011, 84, 125411.

32. Perera, M. M.; Lin, M.-W.; Chuang, H.-J.; Chamlagain, B. P.; Wang, C.; Tan, X.; Cheng, M. M.-C.; Tománek, D.; Zhou, Z. Improved Carrier Mobility in Few-Layer MoS₂ Field-Effect Transistors with Ionic-Liquid Gating. ACS Nano 2013, 7, 4449–4458.

33. Late, D. J.; Liu, B.; Matte, R. H. S. S.; Dravid, V. P.; Rao, C. N. R. Hysteresis in Single-Layer MoS₂ Field Effect Transistors. ACS Nano 2012, 6, 5635–5641.

34. Lui, C. H.; Liu, L.; Mak, K. F.; Flynn, G. W.; Heinz, T. F. Ultraflat Graphene. Nature 2009, 462, 339–341.

35. Xu, K.; Cao, P.; Heath, J. R. Graphene Visualizes the First Water Adlayers on Mica at Ambient Conditions. Science 2010, 329, 1188–1191.

36. Sandilands, L. J.; Shen, J. K.; Chugunov, G. M.; Zhao, S. Y. F.; Ono, S.; Ando, Y.; Burch, K. S. Stability of Exfoliated Bi₂Se₃₋₋₊₋₊₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋₋//- Schlaf, H.-Y.; Penumatcha, A. V.; Appenzeller, J. High Performance Multilayer MoS₂ Transistors with Scandium Contacts. Nano Lett. 2013, 13, 100–105.