Design and Experimental Analysis of a Three-Phase Active CM/DM Conducted EMI Noise Separator

Pascal Samuel Niklaus, Dominik Bortis, and Johann Walter Kolar

Abstract—This work investigates three-phase electromagnetic interference (EMI) conducted emission (CE) measurements with the aim to separate the noise voltages in their common-mode (CM) and differential-mode (DM) parts. By doing so, the converter input and/or output filter stages can be individually optimized to improve the CM or DM attenuation depending on the origin of the CE disturbances. An overview of various ways to achieve this separation is provided and an active three-phase noise separator is presented. The main advantage of the presented active solution is the absence of magnetic components in the signal path which drastically facilitates the matching at high frequencies. The influence of asymmetries and mismatches of the component parasitics as well as in the circuit board layout are analyzed. To assess the performance of the proposed system according to widely known metrics such as CM and DM transfer functions and rejection ratios, different test methods are established and the implied limitations regarding maximum measurable performance are considered. Finally, experimental results verifying the calculated separation capabilities are provided.

Index Terms—Common-mode (CM) and differential-mode (DM) noise separation, electromagnetic compatibility (EMC), electromagnetic interference (EMI), EMI measurements, filter optimization, three-phase noise separator.

I. INTRODUCTION

The characterization of electromagnetic interference (EMI) noise is required to verify compliance with international and regional standards such as CISPR 11 [1] and CISPR 14 [2] that limit the generated conducted emissions (CE) in the frequency range between 150 kHz and 30 MHz. With today's research going into the direction of maximum power density, the switching frequencies for the carrier signals are chosen in the range of several 100 kHz or even several MHz [3]. The harmonics, inevitably present in the characteristic triangular or trapezoidal current and voltage waveforms, appear at frequencies within the range of the aforementioned standards, thus care needs to be taken to limit the generated emissions. In addition, the fast switching transitions achievable with modern wide band-gap semiconductors generate a significant amount of high-frequency spectral components [4], which also need to be considered for EMI compliance. While there exist several techniques to reduce the generated CE by design, e.g., by implementing modulation schemes that allow for a variable switching frequency [5] or by deliberately limiting the transition speed and therefore reducing the high-frequency spectral components [6], it is nevertheless often unavoidable to employ dedicated filtering, implying additional volume, losses and cost. Hence, the aim is to keep the filtering effort as low as possible.

Measurements with a standard EMI test setup as shown in Fig. 1 with a three-phase converter that has to comply to EMI standards as equipment-under-test (EUT), a three-phase line impedance stabilization network (LISN) and a corresponding EMI test receiver allow the quantification of the total CE. The LISN acts as a bridge between the three-phase mains and the converter and serves three purposes. Firstly, it provides a fixed mains impedance of 50 Ω||50 µH to the EUT for the relevant frequency range as specified above [7], which is crucial for meaningful measurements, since CE voltage noise arises from impressed currents flowing through the inner mains impedance. Secondly, it enables low-frequency (LF) power flow (50/60 Hz) from the mains to the EUT (and vice versa) and thirdly redirects any high-frequency (HF) content emitted from the EUT to the connected EMI test receiver where the measurements are taken and therefore prevents the HF noise from flowing into the mains. At the same time, any LF component is attenuated at the HF output port to prevent saturation of the EMI test receiver input. Even though Fig. 1 shows the measurement path only...
In this work, Section II presents an overview of single- and three-phase noise separation theory and corresponding circuit realizations. The performance metrics to assess the separation capabilities are introduced and previously reported results found in literature are discussed. Then, an active three-phase noise separator as proposed in [10] and realized in [11] is analyzed in detail. Based on these analyses, a hardware demonstrator of the active three-phase CM/DM noise separator is presented and it is highlighted how asymmetries and parasitic elements of the PCB and in the utilized components influence the overall achievable performance. Design guidelines to estimate the impact of imperfections on the resulting separation capabilities are given (Section III and Section IV). Afterwards, measurement methods to evaluate the performance of such a three-phase separator with focus on the limitations in the maximum measurable performance due to the setup are shown in Section V. Finally, the achieved performance of the constructed active separator is presented with transfer functions and by spectral measurements with a three-phase power electronic converter before in Section VI a conclusion of the work and results is given.

II. FUNDAMENTALS OF CM/DM EMI NOISE SEPARATION

In practice, EMI test receivers feature only a single input channel and also three-phase LISNs are implemented in such a way that only one phase can be measured at a time (only one HF signal output exists). Hence, to characterize a three-phase EUT, three consecutive measurements, performed for each phase output, are required. To determine the CM and DM components, however, the three measurements need to be performed concurrently, which either requires a custom-made LISN that features three separate HF outputs or a test setup comprising three single-phase LISNs which are connected in such a way to perform three-phase measurements.

The separation of conducted CM and DM emissions is a widely known practice during EMI pre-compliance testing [12] and has been discussed extensively in literature. Especially for single-phase systems, there exist various implementations, either comprising passive components [7], [13]–[19], power splitters [20], active components [21] or using computer-aided design with post-processing [22], [23]. All of the presented implementations rely on the fact, that in a single-phase system, the CM and DM components of the CE can be determined independently using the two voltages $v_{\text{LISN}_{a}}$ (noise on the phase line with respect to earth) and $v_{\text{LISN}_{b}}$ (noise on the neutral line with respect to earth) as follows

$$v_{\text{CM}} = \frac{v_{\text{LISN}_{a}} + v_{\text{LISN}_{b}}}{2}$$

$$v_{\text{DM}} = \frac{v_{\text{LISN}_{a}} - v_{\text{LISN}_{b}}}{2}$$

Due to the coupling between the phases a, b and c, the determination of the CM and DM noise components in a three-phase system is not as straightforward as in the single-phase case. As shown in Fig. 1, the EUT is modeled as a
combination of voltage sources, comprising a CM voltage $v_{CM}$ common to all three phases and three DM voltage sources $v_{DM,i}$ ($i = \{a, b, c\}$), one for each phase. In addition, the noise source of each phase includes a source impedance $Z_{s,a}$ and $Z_{s,b}$ respectively. Hence, each phase voltage at the EUT ports consists of a CM and DM part, such that

$$v_i = v_{CM} + v_{DM,i}, \quad i = \{a, b, c\}. \quad (3)$$

The same argumentation is also valid for the noise voltages $v_{LISN}$ at the LISN outputs, composed of a CM component $v_{CM,LISN}$ and three DM components $v_{DM,LISN,i}$ as depicted in Fig. 2. There, the EUT together with the three-phase LISN is replaced by an equivalent three-phase HF noise source, again composed of one CM and three DM voltages. Opposed to the single-phase case, the determination of the corresponding CM and DM parts cannot be carried out independent of each other. Firstly, the CM component is calculated out of the three LISN output voltages. By definition, the sum of the three DM components in a three-phase system is zero and the CM component equals the average value of the three noise voltages

$$v_{CM,LISN} = \frac{v_{LISN,a} + v_{LISN,b} + v_{LISN,c}}{3}. \quad (4)$$

Secondly, the three individual DM components are then obtained by subtracting the calculated CM component from the three LISN output voltages [10]

$$v_{DM,LISN,i} = v_{LISN,i} - v_{CM,LISN}. \quad (5)$$

It is important to note that the resulting DM voltage system is in fact CM free but not necessarily symmetric. There could still be different amplitudes and phase displacements of the phase quantities. Further decomposition of the DM components into a positive and negative sequence using the method of symmetrical components [24] would be possible and the question arises, whether a further optimization in EMI filter design could be achieved if the positive and negative sequence DM components are treated separately. In a complex plane representation, with help of space-vectors [25], the positive and negative sequence correspond to two vectors $v_{DM,+}$ and $v_{DM,-}$ that rotate in opposite direction. The instantaneous DM voltage vector $v_{DM}$ is the geometric addition of $v_{DM,+}$ and $v_{DM,-}$. The projection of the vector $v_{DM}$ on the respective phase axes $a$, $b$, and $c$ corresponds to the time-domain phase voltages $v_a$, $v_b$, and $v_c$ at any point in time. Due to the opposite rotation directions of $v_{DM,+}$ and $v_{DM,-}$ at some time instance the two vectors will add up constructively, which means that the geometric addition is equal to a linear arithmetic addition. The worst case happens exactly when the two vectors are aligned with one of the phase axes and therefore, the corresponding phase voltage is maximized. An EUT has to comply with the EMI regulations also for this worst-case scenario, which means that no further benefit is gained by separating the DM component into its positive and negative sequence. The decomposition according to (5) implicitly accounts for the positive and negative sequence with the consequence, that the amplitudes of the three DM voltages are not necessarily identical. Therefore, the DM voltage component of all three phases has to be measured with help of a noise separator and the worst of the three measurements has to be taken as reference for the filter design and/or optimization.

### A. Performance Metrics

The performance of a noise separator is evaluated by means of transfer and rejection characteristics from each input to the different outputs [21]. For a pure CM excitation ($v_{DM,LISN} = 0$), no voltage should be present at the DM output ports while at the CM output, the CM input voltage should be measured. The former condition is described by the common-mode rejection ratio (CMRR), defined as

$$CMRR_i = \left| \frac{v_{CM,LISN}}{v_{DM,LISN,i}} \right|. \quad (6)$$

i.e., the ratio between DM output voltage at DM output port $i$ and CM input voltage. Note, that due to the presence of three DM output ports, there are generally three different CMRR characteristics, however, for a well-designed three-phase separator, the three CMRR characteristics are very similar. The latter constraint is described by the common-mode transfer function (CMTF), the ratio between CM output voltage and CM input voltage, defined as

$$CMTF = \left| \frac{v_{CM,LISN}}{v_{CM,LISN}} \right|. \quad (7)$$

Similar conditions are found for a pure DM input ($v_{CM,LISN} = 0$), leading to the definition of the differential-mode transfer function (DMTF) and the differential-mode rejection ratio (DMRR), defined as follows

$$DMTF = \left| \frac{v_{DM,LISN}}{v_{DM,LISN}} \right|. \quad (8)$$

$$DMRR = \left| \frac{v_{CM,LISN}}{v_{DM,LISN}} \right|. \quad (9)$$

Again, it has to be noted that due to the measurement at the three DM output ports for the DMTF three (nominally identical) characteristics exist. In accordance with the standards, only the magnitudes are considered as relevant performance metrics.

Since the goal of noise separators is to determine whether the observed noise spectrum is due to CM or DM noise, the relevant criteria for evaluating the performance of such separators are the so called selectivities of CM noise with respect to DM noise and vice versa. Hence, suitable metrics are the two ratios $DMTF/CMRR$ and $CMTF/DMRR$ as proposed in [21],

$$DMTF/CMRR = \left| \frac{v_{DM,LISN}}{v_{CM,LISN}} \right|. \quad (10)$$

$$CMTF/DMRR = \left| \frac{v_{CM,LISN}}{v_{DM,LISN}} \right|. \quad (11)$$
where a high ratio indicates good performance. The first ratio shows the attenuation of a desired DM signal at the DM output with respect to the attenuation of an undesired CM signal at the same output. In a similar manner, the second ratio determines the attenuation of a desired CM signal at the CM output with respect to the attenuation of an undesired DM signal at the same output. These ratios are particularly important when the DMTF and CMTF are not unity, i.e., if there is already a certain attenuation of the desired signal. In this case, specifying solely the CMRR and DMRR can be misleading as it does not show how good the separator performs in terms of selection between CM and/or DM signals from the total noise.

B. Literature Review of Three-Phase Noise Separators

Different variants for the circuit implementation of the separation of CM and DM noise in a three-phase system according to (4) and (5) have been discussed in literature. The circuit proposed in [10] is shown in Fig. 3. It consists of a three-phase transformer with primary-side star and secondary-side delta (Y/Δ) connection. Hence, for a pure CM excitation, the secondary side is shorted and no current flows through the secondary side 50 Ω resistors and no voltage appears at the DM outputs whereas the CM input voltage is directly measured over the primary side resistor 50 Ω/3. For a DM input signal, the DM voltages are directly transferred to the secondary side and to the three 50 Ω resistors, however, since for DM the sum \( I_c + I_b + I_a \) of the three input currents is zero, no voltage is measured across the primary resistor 50 Ω/3, i.e., \( \frac{V_{CM}}{3} \) = 0. It was shown that the parasitic elements of the transformer as well as asymmetric windings introduce performance degradation in the separation which is mainly seen in reduced CMRR and DMRR. Finally, a CMRR and DMRR of around −30 dB were achieved at 30 MHz. The DMTF shows a flatness (i.e., maximum deviation) of around ±2 dB, while the CMTF is flat up to 10 MHz and then starts to drop to roughly −1.5 dB at 30 MHz. Since both, CMTF and DMTF are nominally unity (0 dB), it is sufficient to specify the CMRR and DMRR to assess the separator’s performance instead of specifying the selectivities, which in this case are only the inverse of the CMRR and DMRR.

In [26] and [27], a profound theoretical analysis of the characteristics of three-phase noise sources is given together with a generalized approach for multi-port noise separators based on network theory. Similar to [10], the proposed implementation is composed entirely of passive components and relies on the principle of flux cancellation in magnetic cores and therefore requires accurate construction of magnetic components with very high symmetry. Over the specified frequency range the DMTF and CMTF show a maximum deviation of 1.3 dB and 1.2 dB respectively, while the DMRR and CMRR are better than −40 dB and −34 dB respectively. To achieve this reported performance, the magnetic components must have an extremely high coupling factor of \( k = 0.99995 \), which is difficult, yet possible to realize in practice if extreme care is taken of the parasitic components.

In [28], the influence of the parasitic components is reduced by employing separate passive CM and DM attenuators, where the CM signal is measured in a similar way as done in [10], while the DM signal is directly extracted on the primary side by adding a three-phase CM low-pass filter in parallel to the transformer. Furthermore, passive attenuators are added to reduce or compensate the influence of the parasitic components on the transfer functions. Hence, the DMTF and CMTF flatness is improved to 0.6 dB and 0.3 dB respectively. The CMRR and DMRR also appear to be better than for example in [26], however, the improved CMRR and DMRR are only achieved by the additional −20 dB attenuation obtained from the used series resistances. Hence, when using the selectivities DMTF/CMRR and CMTF/DMRR as metrics for performance evaluation, the net performance is very similar to the other presented separators in literature, with the advantage that the design of the magnetic components is less critical due to the reduced influence of the parasitic elements. Generally, passive three-phase noise separator realizations rely on the accurate matching of magnetic components, which is very difficult to achieve for the higher frequency range, thereby rendering an active implementation favorable.

In [11], an approach using active components is shown. In fact, the utilized circuit was presented in [10] for the first time but was not realized there due to the increased complexity compared to a passive separator and the need for an external power supply. In contrast to a classical separator used together with a LISN, the authors targeted the CE characterization of motor drives on the load side and therefore added an additional high-impedance high-voltage input stage such that measurements directly on the three phase lines are possible. The reported performance shows a CMTF of −54 dB (due to the strong attenuation in the input stage) with a drop of around 1.5 dB at 10 MHz before reaching again −54 dB at 30 MHz. Similarly, the DMTF is relatively flat at −48 dB and shows a drop of 2 dB at 30 MHz, starting already at around 2 MHz. The DMTF/CMRF is approximately 50 dB up to 1 MHz and then starts to become worse reaching at 30 MHz a value of around 25 dB. The CMTF/DMRF ratio gives 70 dB at 150 kHz and decreases with roughly 20 dB/dec such that at 30 MHz a value of around 30 dB is achieved. It has to be noted that for the rejection ratios,
especially for the CMRR, a substantial deviation between the three phases was measured. Targeting the same application, in [29] a separation setup based on current probes is presented achieving similar performance. While the importance of a symmetric layout is pointed out, no details for the physical realization were provided and the influence of asymmetries was not investigated.

III. THREE-PHASE ACTIVE CM/DM NOISE SEPARATOR

A. Target Performance

The goal of the presented active separator is to trace down any exceeding of the EMI limits to either the CM or DM filter, such that the one with insufficient attenuation can be improved. Hence, mainly qualitative measurements are of interest and to avoid misinterpretation of the obtained results, the selectivity of the separator should be at least −40 dB up to 30 MHz. This means that the error due to cross coupling of a CM signal to the DM outputs or vice versa is less than 1%. At the same time the DMTF and CMTF must be as flat as possible. The standard defines a deviation of no more than ±2 dB [30], however, much lower values are desired. At the measurement ports an input impedance of 50 Ω in the whole considered frequency range (150 kHz to 30 MHz) is required.

B. Implementation

The circuit of the implemented active three-phase noise separator is given in Fig. 4 and is composed of three identical channels, each comprising an input buffer \( A_i - A_s \), Analog Devices AD8000 [31]) and a difference amplifier \( A_i - A_s \), Analog Devices AD8099 [32]). Again, the input coming from a three-phase LISN is modeled with a CM and three DM noise voltage sources. The required 50 Ω input impedance is solely defined with the three resistors \( R_{in,d} \ldots R_{in,c} = 50 \, \Omega \), since the input impedance \( Z_{in,buf} = 2 \, \text{M} \Omega \parallel 3.6 \, \text{pF} \) of the buffer amplifiers can be neglected in the given frequency range \( (Z_{in,buf}/f = 30 \, \text{MHz} = 1.47 \, \text{k} \Omega >> 50 \, \Omega) \).

According to (4), at the output of the buffer amplifiers, the CM voltage is obtained with the voltage divider composed of \( R_i \) and \( R_i/3 \). From this voltage the buffered LISN output voltage \( v_{in,d} \) is subtracted, such that at the DM output ports the negative DM voltage components \( \Sigma_{DM,DM} = -\Sigma_{DM,LISN} \) remain (cf. (5)). Finally, the amplifier \( A_i \) (Analog Devices ADA4817 [33]) buffers the voltage \( v_{CM,div} \) at the CM node and at its output port the pure CM voltage component \( v_{CM,out} \) remains.

Fig. 5 shows a more detailed schematic for one of the three channels (channel A), lists the corresponding resistor values and includes the most relevant parasitic capacitances, drawn in light gray. All the observations hold in the same way for the other two channels. The input buffer \( A_i \) is realized as a non-inverting amplifier with a gain of +2, i.e., \( R_{s,\text{buf}} = R_{G,\text{buf}} \) such that

\[
\begin{align*}
\sum_{i=\{a,b,c\}} v_{\text{buf},i} &= 2 \cdot v_{\text{LISN}} = 2 \cdot (v_{CM,\text{LISN}} + v_{DM,\text{LISN}}) \\
\sum_{i=\{a,b,c\}} v_{\text{buf},i} &= \frac{R_i}{3} \cdot \frac{\sum_{i=\{a,b,c\}} v_{\text{buf},i}}{R_i}.
\end{align*}
\]

This additional gain compensates the division of the DM output voltage by a factor of two, due to the 50 Ω output resistors \( R_{out,a} \ldots R_{out,c} \) in conjunction with the 50 Ω input termination of the test receiver.

The CM voltage \( v_{CM,\text{div}} \) across the resistor \( R_i/3 \) in the bottom leg of the CM voltage divider is found based on

\[
\begin{align*}
\sum_{i=\{a,b,c\}} v_{\text{buf},i} &= \frac{R_i}{3} \cdot \frac{\sum_{i=\{a,b,c\}} v_{\text{buf},i}}{R_i} = \frac{R_i}{3} \cdot \frac{v_{CM,\text{out}}}{R_i}.
\end{align*}
\]

Using (4) and (10) the above expression can be evaluated as

\[
\begin{align*}
\sum_{i=\{a,b,c\}} v_{\text{buf},i} &= \frac{R_i}{3} \cdot \frac{v_{CM,\text{out}}}{R_i} = \frac{v_{CM,\text{LISN}}}{R_i}.
\end{align*}
\]
To prevent loading of the CM circuit node CM and to compensate for the −6 dB loss at the CM output port due to the output resistance $R_{out,CM}$ and the test receiver input resistance, amplifier $A_i$ with a gain of $+2 (R_{F,CM} = R_{G,CM})$ is inserted.

In the DM path, the amplifier $A_i$ is configured as difference amplifier, which subtracts the buffered input voltage $v_{in,i}$ from the CM voltage $v_{CM,DM}$, according to

$$
v_{CM,DM} = 1 + \frac{R_{F,DM}}{R_{G,DM}} \cdot v_{CM,DM} - \frac{R_{F,DM}}{R_{G,DM}} \cdot v_{in,i}.
$$

(13)

Setting $R_{G,DM} = R_{F,DM}$ and inserting (10) and (12), the difference amplifier output voltage is directly given by

$$
v_{out,i} = \frac{50 \Omega}{50 \Omega + R_{out}} \cdot \frac{50 \Omega}{2} \cdot v_{CM,DM} = -v_{DM,LIN,s}.
$$

(14)

Setting $R_{G,DM} = R_{F,DM}$ and inserting (10) and (12), the difference amplifier output voltage is directly given by

$$
v_{CM,DM} = \frac{v_{out,i} \cdot 50 \Omega}{50 \Omega + R_{out}} = -v_{DM,LIN,s}.
$$

(15)

when considering again the voltage divider formed by the 50 Ω input resistance of the EMI test receiver together with the 50 Ω output resistor $R_{out}$ of the separator. As already mentioned, the signal inversion from input to DM output is not problematic, since the targeted application is the characterization of the dominant noise contributor (CM or DM), hence only the magnitude of the respective voltages are of interest. However, connecting the CM signal at the non-inverting input terminals of the difference amplifiers makes the matching easier, as further explained in the next section. With this configuration, the maximum allowed voltage of ±1.75 V (124 dBµV) at the separator input is determined by the output voltage range of the operational amplifiers. The reason is the required gain of +2, to drive the double terminated 50 Ω line. Therefore, to get ±1.75 V at the EMI test receiver input, the operational amplifiers must have an output voltage swing of ±3.5 V. It has to be noted, that 124 dBµV is orders of magnitude higher than the EMI limiting values and therefore, sufficient margin is provided.

### IV. Critical Design Aspects

As already mentioned in [11] and [34], symmetry of the overall structure is very crucial to achieve sufficient performance, especially good rejection ratios at high frequencies and therefore high selectivities. The symmetry requirement can be split into several parts, each treated individually. The critical aspects regarding component selection and printed circuit board (PCB) layout are investigated in this section.

#### A. Matching and PCB Layout

From all metrics, the CMRR is most severely affected by any asymmetries, since for a pure CM excitation, the DM output measured with the difference operation according to (13) must stay at zero, which means that both inputs of amplifiers $A_1 \ldots A_i$ must be perfectly equal in magnitude and phase. In [35], it was shown that especially the phase matching of the amplifier input signals has a big influence on the maximum achievable CMRR of a difference amplifier, even if the amplifier itself is assumed ideal. A relative phase error of less than 0.035 % with respect to 180° (absolute phase mismatch of 0.06° or a skew of less than 6 ps at 30 MHz) is required to achieve a CMRR of −60 dB. Apart from reactive elements, a phase shift between two nominally identical signals is also introduced by unequal signal path lengths (PCB tracks), leading to different signal propagation delays $t_{pd}$. Mathematically, the phase shift $\Delta \phi$ in radians can be calculated as

$$
\Delta \phi(f) = \omega \cdot \Delta t_{pd} = 2\pi \cdot f \cdot \frac{\Delta l}{c}
$$

(16)

where $\Delta l$ denotes the length difference between the two tracks and $c$ the wave propagation speed, which for a 50 Ω microstrip on the utilized layer stack-up is calculated as approximately $1.68 \cdot 10^8$ m/s using a standard PCB calculator [36]. It becomes clear, that for a given length mismatch the phase error is proportional to the signal frequency. To keep the absolute phase error below 0.06° over the whole frequency range, i.e., to achieve a CMRR better than −60 dB, the overall length mismatch has to be lower than 0.9 mm, resulting from solving (16) for $\Delta l$ at the maximum frequency $f = 30$ MHz.

Length matching needs to be fulfilled at several stages in the circuit layout as illustrated in Fig. 6. First and foremost, the tracks from each input port $InA$, $InB$, and $InC$ to the respective buffer amplifiers $BufA (A_1)$, $BufB (A_2)$, and $BufC (A_3)$ must have equal length. The buffer outputs are connected to the inverting inputs of the difference amplifiers $DiffA (A_4)$, $DiffB (A_5)$ and $DiffC (A_6)$ with tracks of length $l_{Buf,DM}$, $i = \{A, B, C\}$ respectively and to the respective non-inverting inputs via the CM divider network. Hence, for each channel the sum of the lengths $l_{Buf,CM}$ (track length from the buffer output to the CM node) and $l_{CM,Diff}$ (track length from the CM node to the non-inverting input of the difference amplifier) needs to be equal to the length $l_{Buf,DM}$ (track length from the buffer output to the inverting input of the difference amplifier), such that for a pure CM input signal the voltages at the inverting and non-inverting input terminals of the difference amplifier have no phase shift. The connections between difference amplifier output and separator output ports ($l_{Diff,DM}$) only need to be length-
TABLE I
PCB TRACK LENGTHS AND LENGTH MISMATCH OF THE CRITICAL SIGNAL PATHS.
(ALL NUMBERS ARE GIVEN IN MM)

| Ch. | l_{A,Buf} | l_{Buf,CM} | l_{CM,Div} | l_{Buf,Div} | Δl_{Div} |
|-----|-----------|------------|------------|------------|----------|
| A   | 14.163    | 12.144     | 14.199     | 26.341     | −0.002   |
| B   | 14.169    | 12.157     | 14.201     | 26.354     | −0.004   |
| C   | 14.173    | 12.148     | 14.202     | 26.350     | 0        |

matched if the three DM outputs are monitored simultaneously in time-domain. The above requirements can be summarized mathematically with three conditions

\[ l_{A,Buf} = l_{B,Buf} - l_{C,Buf} \]  
\[ l_{A,DMA} = l_{B,DMA} = l_{C,DMA} \]  
\[ l_{A,Diff} = l_{B,CM} + l_{C,Div}, \quad i = \{A, B, C\} \]

It can be observed, that the last condition is graphically represented with three triangles (cf. Fig. 6) and therefore a semicircular arrangement of the channels with interleaved input and output ports and the CM port located in the center as will be shown in Fig. 9 allows for a very convenient implementation. Table I lists the PCB track lengths of the critical signal paths shown in Fig. 6 including the mismatch \( \Delta l_{Diff} = l_{Buf,CM} - l_{Buf,Div} \) at the difference amplifier input for each channel. All tracks are realized as 50 Ω microstrips with a track width of 0.2 mm on a standard FR-4 PCB. Possible tolerances during the PCB manufacturing are very likely to exceed the calculated length mismatch of 4 µm between the critical signal paths to the difference amplifier inputs.

B. Matching and Selection of Passive Components

Apart from the layout, the selection of the passive components also has a substantial influence on the symmetry and therefore the CMRR and DMRR. The general idea is that all resistive dividers of one channel are matched to the respective dividers of the other channels and that there is no phase mismatch between the two inputs of the three difference amplifiers. For the lower frequency range this is accomplished by choosing resistors with the lowest available tolerance of \( \varepsilon_{R} = \pm0.01\% \), which for an ideal difference amplifier gives a worst-case CMRR of \(-74\) dB [37]. While the network of Fig. 4 features only resistors and amplifiers, parasitic capacitances, as for example the amplifier input capacitance denoted in Fig. 5, introduce a phase shift at frequencies above several MHz, which unfortunately still lay in the considered frequency range. The HF CMRR is trimmed to diminish the phase mismatch of the difference amplifier input signals due to e.g. loosely matched parasitic capacitances. The time constant of the effective node impedances, assumed as first-order RC circuits, must be equal for both inverting and non-inverting input. To achieve this, trimming capacitors need to be placed on the CM voltage divider, whereby three possibilities exist: i) placement of a capacitor in parallel to \( R_{l} \) in each channel or ii) placement of one single capacitor in parallel to \( R_{l}/3 \), which then acts on all three channels together or iii) a combination of both variants. The first variant allows individual channel matching to precisely account for the specific parasitic elements in each channel. Albeit this trimming method promises the highest possible CMRR for all three DM outputs, it unfortunately influences the DMRR as well. To keep the DMRR at an acceptable level, accurate trimming of all three channels against each other is required. This is because the CM divider only performs the voltage addition according to (4) if all three resistors \( R_{l} \) have equivalent parallel capacitance (equal impedance over the whole frequency range). When trimming each channel for maximum CMRR, this is not necessarily given. The second variant, however, omits any external capacitance in parallel to \( R_{l} \) thereby providing the best possible accuracy in the determination of the CM voltage component. It is found that the residual parasitic capacitance of the three resistors is very well controlled with a symmetric PCB layout. This results in a very good DMRR. On the contrary, the CMRR cannot be trimmed for each channel separately but thanks to the very symmetric layout the performance of all three channels is improved by matching the the nominal time constant using one single trimming capacitor. In practical applications the calibration/compensation effort must be kept to a minimum. Therefore, despite not yielding the absolute highest possible CMRR in all three channels, variant ii) is a very good compromise between usability and performance and is preferred.

In Fig. 5 the dominant parasitic elements for one channel are highlighted, namely the difference amplifier input capacitances \( C_{OP,DM-} \) and \( C_{OP,DM+} \) (2 pF each), the common-mode amplifier input capacitances \( C_{CM,DM+} \) and \( C_{CM,DM-} \) (1.3 pF each) and the capacitance \( C_{PCB,CM} \) of the PCB track connecting the obtained common-mode voltage \( V_{CM,Div} \) to all three difference amplifiers (measured as roughly 8.5 pF). The resulting node impedances at the inputs of the difference amplifiers are given as

\[ Z_{In,\, DM-} = \frac{R_{l} \cdot R_{CM,DM-} \cdot j\omega \cdot C_{OP,DM-}}{1 + j\omega \cdot C_{OP,DM-} \cdot R_{l} \cdot R_{CM,DM-}} \]

at the inverting input terminal and

\[ Z_{In,\, DM+} = \frac{(R_{l} \cdot R_{CM,DM+} \cdot R_{l} \cdot R_{CM,DM+} \cdot C_{OP,DM+} + C_{OP,DM+} + C_{CM,PCB} + C_{trim})}{1 + j\omega \cdot C_{Op,DM+} \cdot (R_{l} \cdot R_{CM,DM+} \cdot R_{l} \cdot R_{CM,DM+} \cdot C_{OP,DM+} + C_{OP,DM+} + C_{CM,PCB} + C_{trim})} \]

Therefore, the two cut-off frequencies

\[ f_{CM,DM-} = \frac{1}{2\pi \cdot C_{CM,DM-} \cdot R_{l} \cdot R_{CM,DM-}/2} \]

\[ f_{CM,DM+} = \frac{1}{2\pi \cdot C_{trim} \cdot R_{l}/6} \]
are obtained, where also the condition \( R_{\text{DM}} = R_{\text{LD,DM}} \) is used to simplify the expressions. It should be noted that the parasitic shunt capacitance of the resistors is neglected in this step, since for a 0603 surface mount 1 M\( \Omega \) resistor a maximum value of 100 f\( \text{F} \) was measured with a precision impedance analyzer (Agilent 4294A [38]). This is considerably lower than all the other parasitic capacitances. The frequency \( f_{LD,DM} \) is likely to be lower than \( f_{DM,1} \), since \( C_{\text{eq}} = 15.8 \text{ pF} \) (without considering \( C_{\text{trim}} \)) is much larger than \( C_{\text{OP,DM,1}} \). Adding the trim capacitor in parallel to \( R_{1/3} \) according to Fig. 5 adds more capacitance to the CM node and therefore decreases \( f_{DM,1} \), even more. To end up with \( f_{LD,DM} \) being smaller than \( f_{LD,DM,1} \), such that adding more capacitance (\( C_{\text{trim}} \)) to the CM node makes the two frequencies equal, either a large \( R_{\text{DM,1}} \) and/or a small \( R_1 \) must be chosen. According to [32], the value of \( R_{\text{DM,1}} \) should be chosen in the range of 250 \( \Omega \) to 499 \( \Omega \) where the maximum value is selected here. This directly defines the upper bound \( R_{1,\text{cut}} \) for the CM divider resistance \( R_1 \) as

\[
R_{1,\text{cut}} = \frac{3 \cdot R_{\text{LD,DM}} \cdot C_{\text{OP,DM,1}}}{C_{\text{eq}}} = 189.5 \ \Omega \gg R_1, \quad (25)
\]

For the presented implementation, a lower value of \( R_1 = 100 \ \Omega \) is chosen such that matching is still possible even when \( C_{\text{OP,DM,1}} \) is significantly lower and/or \( C_{\text{eq}} \) substantially higher than the respective nominal values. Assuming the parasitic capacitances according to the nominal values and given the above specified resistances, \( C_{\text{trim}} \) must be set to 14.2 pF to equalize the two cut-off frequencies.

At this point, again the question could arise why to add even more capacitance to the CM node, instead of adding capacitors parallel to the resistor \( R_1 \) in each CM divider. This would indeed facilitate the selection of \( R_1 \), \( R_{\text{DM}} \) and \( R_{\text{LD,DM}} \) but as mentioned would also lead to the necessity of trimming all three channels against each other, in order to get a sufficient DMRR and a flat CMTF apart from the good CMRR. Another option would be to reduce \( f_{LD,DM} \) according to (23) by increasing the capacitance \( C_{\text{OP,DM,1}} \). This is, however, undesired because the operational amplifier phase margin is reduced by the placement of any capacitance at the inverting input terminal.

While channel to channel trimming is not needed with the selected trimming method, the CMRR of only one channel can be optimized due to the slightly different \( f_{LD,DM} \) in each channel coming from variations in \( R_{\text{LD,DM}} \), \( R_{\text{DM}} \) and component parasitics. Therefore, slight deviation in the CMRR responses of the three channels are to be expected but can be minimized by careful PCB layout and by using components from the same batch to decrease deviations due to manufacturing process variations.

The DMRR is mainly dependent on the matching of the resistors \( R_i \) in each channel because only if the three upper resistors \( R_i \) are exactly identical, the sum of the three resistor currents is zero for a pure DM excitation, resulting in no output signal at the CM output port.

To test the effectiveness of the employed matching method on the CMRR, a reduced version of the circuit from Fig. 4 was built on a PCB with the exact same layout and parasitic elements as the PCB of the three-phase separator will have. The schematic is shown in Fig. 7(a) and features only one channel with input buffer and difference amplifier. To get the same node impedance at the non-inverting input of the difference amplifier \( A_i \), the upper resistor is changed from \( R_1 \) to \( R_1/3 \), resulting in the same effective resistance as on the three-phase separator for CM excitation. The only difference between the final separator and the given test circuit is the absence of the two other channels as well as the CM buffer amplifier. The transfer characteristic was measured using a network analyzer (Omicron Lab Bode100 [39]) and the result is shown in Fig. 7(b) where the relevant EMI frequency range between 150 kHz and 30 MHz is highlighted. The LF CMRR is around −63 dB, hence 11 dB worse than the expected value of −74 dB resulting from the resistor tolerances. This can be explained by the fact that the absolute deviation of \( R_1 = 100 \ \Omega \pm 0.01 \% \) is only ±10 m\( \Omega \). Therefore, the total error is also strongly influenced by factors such as the solder joint and PCB track resistance. A PCB track with a width of 0.2 mm and a length of 5 mm already has a dc resistance of 12 m\( \Omega \) and predominates the error. The LF CMRR could be improved by employing a resistive trimmer (or higher values of the resistors, yet below the limit of (25)), however, the value of −60 dB is sufficient for the targeted application and hence further LF trimming is omitted. At elevated frequencies the untrimmed circuit shows insufficient performance as the CMRR already starts to increase with +20 dB/dec at around 300 kHz, reaching a value of only −27 dB at 30 MHz. After trimming with the aforementioned method, a significant performance improvement is observed and the CMRR of −63 dB is maintained up to around 20 MHz before it increases.
reaching a value of ~54 dB at 30 MHz. The improvement of 27 dB (factor of 22) compared to the untrimmed circuit proves that the applied trimming method works as intended.

C. Difference Amplifier

Up to now, an ideal difference amplifier was assumed and the only degradation in the separator performance was addressed to an asymmetry in the layout and/or component mismatch. In reality, a difference amplifier has only a limited CMRR, typically getting worse towards higher frequencies due to internal mismatches. This results in a limited maximum possible CMRR even for perfect matching of the amplitude and phase at the amplifier input ports. The selected difference amplifier (AD8099) features a very good HF CMRR which is also indicated in Fig. 7(b) and it is observed that at low frequencies, the resulting overall performance is limited by a resistive mismatch, while at frequencies above 10 MHz it is very close to the performance of the amplifier itself and therefore is mainly limited by the internal CMRR and not by the parasitics or capacitor trimming [40].

D. Distortion and Noise Considerations

Another important aspect is to have low noise and distortion at the output ports. Otherwise, significant spurs in the measured spectrum could occur even without a EUT connected, leading to misinterpretation of the obtained measurements. Noise concerns are less critical due to the fact that the EMI test receiver has a measurement bandwidth of only 9 kHz. Therefore, broadband noise has minor influence on the total displayed noise floor. Other distortions, however, can occur for various reasons, such as switching spurs on the supply rails or harmonic distortion in the amplifiers. To mitigate the former, a two-stage power supply with switched-mode and linear regulators is employed. The switched-mode supplies regulate the input voltage to a value that is just above the minimum required linear regulator input considering the dropout. The linear regulators are selected for a high power supply rejection ratio (PSRR) at the given switching frequencies. Very little distortion on the analog supply rails is therefore expected.

The remaining distortions are reduced by the good harmonic distortion performance of the employed operational amplifiers. Fig. 8 shows the measured output spectra for a 104 dBµV 350 kHz rectangular input voltage for (a) the active and (b) the passive noise separator. The input voltage (blue spectrum) is applied either as CM or DM with the corresponding CM (orange) and DM (yellow) output spectra highlighted in orange (CM) and yellow (DM), respectively. The measurements reveal that there is no added harmonic distortion due to non-linear operation of the amplifier, even though the selected amplitude of the reference input is significantly higher than the EMI standards limiting values. However, three unexpected spectral components occur, which are equally strong in the reference and the output spectra (both active and passive). Therefore, they originate from the arbitrary waveform generator utilized to apply the input signal. The slightly increased output at frequencies above 15 MHz in the passive separator does not occur in the active one. Similar measurements were performed when an additional 123 dBµV 50 Hz component is added to the reference input to verify that there are no non-linear distortions due to intermodulation effects with a LF component.

E. Realized Hardware Prototype

A picture of the realized hardware prototype considering all input and output connections as well as the auxiliary power supply.

Fig. 9. Picture of the proposed three-phase active CM/DM noise separator showing all input and output connections as well as the auxiliary power supply.
requirements. Further miniaturization could be achieved by using smaller coaxial connectors (e.g. SMA or SMC).

A prominent difference compared to a passive noise separator is the requirement for an external power supply. However, the power consumption of measurement equipment is usually not of great importance, since there is not a continuous operation. Therefore, the total power consumption of 1.5 W, which is mainly composed of the quiescent power of the operational amplifiers, is acceptable, in particular in comparison with the several tens of watts that are consumed by the EMI test receiver. The measurement signal is loaded with an entirely resistive 50 Ω impedance, hence it does not significantly contribute to the losses.

V. MEASUREMENT PROCEDURE AND RESULTS

A. Signal Injection Adapters

To characterize the overall performance of the three-phase active noise separator, a test setup that allows to apply pure CM or DM input signals to the separator and measure the corresponding outputs is used. The input signal is applied through matched adapter PCBs, one for CM and three for DM, which can be directly plugged on top of the separator. The stringent symmetry and matching requirements from the separator PCB layout equally apply to those adapters.

Providing a CM input is straightforward and in Fig. 10(a) the schematic of the utilized CM signal adapter is shown. It is implemented as purely resistive power splitter with one input port, to which a signal generator is connected, and three output ports which are connected to the separator. The CM adapter shows a nominal impedance of 50 Ω when looking into the input port, provided the three output ports are terminated with 50 Ω, which is inherently given when the CM adapter is connected to the separator. Such an implementation guarantees that the signal source connected to the input is properly terminated and no reflections occur. At the same time it can be realized with only one resistor $R_t$ and without the need of having an additional series resistor between the star-point $S$ (cf. Fig. 10) and each output port. The resistor $R_t$ in Fig. 10 is chosen such that in series with the parallel combination of the three 50 Ω terminations at the output ports an input impedance $Z_{in}$ equal to the nominal coaxial cable impedance of $50 \, \Omega$ is realized with only one resistor $R_t$ and therefore, any component between the star-point $S$ and the output ports with its inevitable tolerances would change the transfer behavior, especially the phase response as explained above. The three tracks from the star-point towards each of the output ports are length-matched and impedance-matched, resulting in an overall channel-to-channel skew of less than 2 ps, corresponding to a phase shift of around 0.02° at 30 MHz.

Fig. 10(b) and (c) show pictures of the realized CM adapter while Fig. 11(a) shows the measured amplitude and phase responses of the transfer functions of all three channels of the CM adapter. Note, that each channel is measured separately with $Z_{in} = 50 \, \Omega$, providing the input signal $V_{in}$ on each of its output ports A, B and C with equal magnitude and phase. Picture of (b) the top side and (c) the bottom side of the assembled adapter showing the matched traces from the input to each output port.

![Fig. 10. (a) Schematic of the CM adapter which is basically a very well matched power splitter with $Z_{in} = 50 \, \Omega$, providing the input signal $V_{in}$ on each of its output ports A, B and C with equal magnitude and phase. Picture of (b) the top side and (c) the bottom side of the assembled adapter showing the matched traces from the input to each output port.](image)

![Fig. 11. (a) Magnitude and phase response of the three channels on the CM adapter and (b) the calculated maximum measurable CMRR ($CMRR_{Adapter}$) for channels A, B and C, assuming an ideal separator with the only asymmetry arising from the CM adapter.](image)
separately with the network analyzer while the other two are terminated with 50 Ω. The measured insertion loss closely matches the nominal value of approximately −9.54 dB calculated in (27) and the magnitude deviation is maximum 0.15 dB within the considered frequency range while the phase turns by about −6°. Between the three channels, however, no significant magnitude and phase imbalance is visible. From these measured transfer functions \( G_{\text{CM,A}}, \ldots, G_{\text{CM,C}} \), the theoretically maximum measurable CMRR

\[
CMRR_{\text{Adapter}} = \frac{G_{\text{CM,A}} - (G_{\text{CM,A}} + G_{\text{CM,B}} + G_{\text{CM,C}})/3}{1/3 (G_{\text{CM,A}} + G_{\text{CM,B}} + G_{\text{CM,C}})}
\]

for \( i = \{A, B, C\} \) is calculated under the assumption of an ideal separator based on (4) and (5). This means that the only error contribution to the CMRR is the imbalance of the three CM adapter channels, which must be much lower than the CMRR error contribution of the separator in order to properly quantify the CMRR performance of the separator. The maximum measurable CMRR according to (28) is corrected for the adapter insertion loss.

The results are shown in Fig. 11(b) and at 30 MHz a CMRR of at least −65 dB is achieved for all channels. Considering the results from the previous measurements with the difference amplifier (cf. Fig. 7), this is sufficient to characterize the separator. It has to be emphasized, that the CMRR responses in Fig. 11(b) are created by post-processing based on measurements taken consecutively. Hence, a potential repeatability error of the network analyzer is included in these calculations.

Besides a CM adapter for the DMR performance evaluation of the separator also a DM adapter is needed, since it is very difficult to generate a perfectly symmetric three-phase CM free DM system. Thus, the DM characteristics were tested using a DM signal adapter that excites only two phases with two signals 180° out of phase and leaves the third phase connected to ground, as shown in Fig. 12(a). The input signal is fed to a wideband signal transformer (Mini-Circuits T1-6T-KK81+ [41]) whose center-tap configured secondary side is connected to two of the separator’s input channels, providing two signals with half the magnitude and a phase shift of 180°, denoted as \( \Sigma_{\text{DM,+}} \) and \( \Sigma_{\text{DM,-}} \), respectively. Imbalances in the transfer ratio from primary side to the secondary sides can be adjusted with the two resistors \( R_{\text{top}} \) and \( R_{\text{bot}} \) both set to 50 Ω nominally.

Although the circuit would also work with no connection of the center-tap, measurements showed better performance when it is connected to the ground potential. The third separator input is connected to ground via a termination resistor. There exist three variants of the DM adapter, hereinafter denoted with \( \text{DMA}, \text{DMB} \), and \( \text{DMC} \). The results are shown in Fig. 11(b) and at 30 MHz a CMRR of approximately 0.15 dB is achieved for all channels. Considering the adapter insertion loss.
nls (DM+ and DM−) of all three DM adapters are shown. The insertion loss is around −12.2 dB for all three adapters and the worst-case channel imbalance occurs for DMC where the two responses DM+ (solid lines) and DM− (dashed lines) deviate by 0.1 dB at 30 MHz. The overall shape is very similar for all adapters and a flatness of 0.15 dB is achieved. Fig. 13(b) shows the phase error between the DM+ and DM− channels in each adapter, i.e., the deviation from the nominal 180° phase shift. Here, it can be seen that DMC performs best with almost no phase error whereas DMA shows a deviation of 0.15° and DMB 0.55° respectively, both measured at 30 MHz. As a comparison, the same measurement was performed with a commercially available power splitter (Mini-Circuits ZSCJ-2-1+ [42]), which shows even more phase imbalance (around 0.7°). Based on the complex DM transfer functions $G_{DM, i}$ and $G_{DMC, i}$ from the input $i$ to the respective outputs $DM_{i}$ and $DMC_{i}$, the maximum measurable DMRR for each adapter

$$\text{DMRR}_{\text{adapter,DM, i}} = \frac{(\varepsilon_{DM, i} + \varepsilon_{DMC, i})/3}{\varepsilon_{DM, i}} \quad (29)$$

is calculated in accordance with (4). It corresponds to the ratio of the voltage at the CM output port of an ideal separator with respect to its DM input voltage and it is only affected by asymmetries of the DM signal adapters. The resulting responses are depicted in Fig. 13(c) and for a simpler comparison to the results of the separator (cf. Fig. 15), the DMRR$_{\text{adapter,DM, i}}$ responses are corrected for the nominal insertion loss of the corresponding DM signal adapter. Since the magnitude response of both, $G_{DM, i}$ and $G_{DMC, i}$, is almost identical (cf. Fig. 13(a)), it does not matter which of the two is taken for the correction in (29). It can be seen that for frequencies below 3 MHz a DMRR better than −80 dB can be measured. At elevated frequencies, however, the DMRR starts to rise and at 30 MHz the error contribution due to asymmetries in the DM adapters gives a DMRR of −50 dB, which means that even if the separator would achieve a DMRR better than −50 dB, a DMRR worse than −50 dB would be measured, since the adapter board is limiting the maximum measurable DMRR. All three DM adapters achieve approximately the same DMRR at 30 MHz, since e.g. DMB has a considerable phase deviation but a very low amplitude error whereas DMC has almost no phase deviation but the highest amplitude error. It is observed that DMB shows inferior performance compared to the other two adapters, which can be improved with better trimming of $R_{\text{imp}}$ and $R_{\text{out}}$ on the secondary side (cf. Fig. 12). Additionally, the same curve is shown for the commercial power splitter and the achievable performance is worse particularly at low frequencies (29 dB worse), which justifies the usage of the custom-made adapters.

**Remark:** Instead of two input signals with 180° phase shift a three-phase DM system with 120° phase shift between the individual signals could be realized with a digital signal processor (DSP) or a field-programmable gate array (FPGA). However, to achieve a phase accuracy of 0.5° as it is reported for the presented DM signal adapters (cf. Fig. 13(b)), particularly at high signal frequencies, a time resolution in the sub-nanosecond range would be required. This would be very difficult to realize in practice and therefore, the purely passive DM signal adapters are a very convenient method.

**B. Measurement Setup**

The separator transfer and rejection characteristics are captured using the Omicron Lab Bode100 network analyzer with the corresponding test setup shown in Fig. 14. The output of the network analyzer is fed to the separator via the CM+ or DM+ adapter shown in Fig. 10 and 12 respectively and the corresponding output is directly connected back to the Bode100 receiver input, while all other separator outputs are terminated with 50 Ω.

**C. Separator Transfer Function and Rejection Ratio Measurements**

The resulting separator transfer and rejection characteristics are indicated in Fig. 15. The DMTF and CMRTF in Fig. 15(a) are very flat, showing an absolute deviation of less than 0.25 dB and practically no relative deviation (< 50 mDb) over the whole considered frequency range with nominal unity gain, i.e., 0 dB. The CMRR in Fig. 15(b) is very similar to the result found for the difference amplifier (cf. Fig. 7), starting at −60 dB and staying at this value until around 10 MHz, with reaching values of −52 dB (channels A and B) and −46 dB (channel C) at 30 MHz. Although these are three channels, the
DMRR and DMTFs the selectivities, i.e., indicate. Important to note is that due to the unity gain CMTF, (b) the CMRR (measured at all three DM output ports) and (c) the DMRR (measured with the three different DM signal adapters).

previously mentioned trimming method can only optimize the CMRR of one channel (here channel A which consequently shows the best CMRR). While channels A and B show very similar behavior at high frequencies, channel C shows a slightly worse (9.5 dB worse at 10 MHz), yet still sufficiently good performance, which can be explained with different parasitics in amplifier $A_i$ and/or a mismatch in $R_{DM}$ or $R_{DM}$ compared to the other channels. The difference at lower frequencies is again explained with the influence of parasitic resistances from the PCB tracks, soldering joints etc. which are superimposed to the 0.01% tolerance of the resistors. The DMRR depicted in Fig. 15(c) starts at around −80 dB at low frequencies and reaches −50 dB at 30 MHz. There are three responses DMRR $D_{DMi}$, $i = \{A, B, C\}$ illustrated, since the CM output port is measured for an excitation with each of the three DM adapters $D_{Mi}$. The deviation between these three curves is explained with the slightly different transfer characteristics of the DM adapter (cf. Fig. 13) as well as with the selected trimming method where only one channel can be optimized. Interestingly, comparing Fig. 13(c) with Fig. 15(c), the high-frequency DMRR is mainly determined by the finite symmetry of the DM signal adapters, therefore it is very likely that the separator performs better than the measurements here indicate. Important to note is that due to the unity gain CMTF and DMTFs the selectivities, i.e., $DMTF/CMRR$ and $CMTF/DMRR$ are simply the inverse of the $CMRR$ and $DMRR$ and are not explicitly shown here.

Fig. 15. Comparison of the transfer characteristics of the active three-phase noise separator, showing (a) the DMTF of all three channels as well as the CMTF, (b) the CMRR (measured at all three DM output ports) and (c) the DMRR (measured with the three different DM signal adapters).

D. Separator Converter Measurements

Finally, spectral measurements with a three-phase voltage source inverter are performed using the presented active noise separator to demonstrate its practical applicability. Comparison measurements with a pre-existing passive separator allow a performance comparison between the two variants. The test setup from Fig. 1 is extended by placing the noise separator between the LISN [43] and the EMI test receiver [44]. Fig. 16 shows measured spectra for zero modulation depth ($M = 0$). This corresponds to the case where the three bridge-legs are switching ($f_{sw} = 350$ kHz) but do not generate any output voltage, resulting in pure CM noise. Measurements are taken at (a) the DM output port and (b) the CM output port. The tested inverter is not mains-interfaced and therefore does not need to comply with the EMI regulations. Hence, in all cases the measured values are exceeding the limiting values. This case allows to illustrate the function of the separator also with large input signals. The black curves denote the total phase noise voltage spectrum, whereas the red and blue curves are the measurement results obtained with the active and passive noise separator, respectively. In addition, Fig. 16(b) shows the utilized converter structure. Its output filter is referenced to the dc link and therefore, the filter components are effective for CM and DM noise. It is clearly visible that the separator CMRR is not the limiting factor, since the switching frequency DM component is only 17 dB below the total noise voltage...
component. This demonstrates, that a reliable decomposition of EMI noise into CM and DM components does not only require a high performance noise separator but also a very symmetric overall test setup. The connection cables and the LISNs must meet the same strict symmetry requirements as the separator itself. The measurements shown here are obtained using a standard commercial test setup and reveal insufficient symmetry of the test setup. For the sake of brevity, a further investigation of the influence of the test setup is omitted here. The underlying considerations, however, would be exactly the same as presented in this work for the design of the noise separator. Cables must be length-matched closer than 1 mm and the magnitude and phase response of the LISNs must be very closely matched.

Overall, the presented spectral measurements proof the practical applicability of the active noise separator even for very large noise voltages. Furthermore, the high frequency behavior is considerably better compared to the passive separator, which particularly suffers from a insufficient CMRR as revealed by the substantial noise components at its DM outputs (cf. Fig. 16(a)). It becomes clear that a practical measurement setup contains many asymmetries, which can only be determined and quantified when a high performance noise separator is used.

VI. CONCLUSION

In this paper, an active three-phase EMI CM/DM noise separator is presented. The device is used to distinguish between CM and DM noise in the measured total spectrum of the conducted emissions and therefore allows to optimize the corresponding CM and DM filters accordingly. Relevant performance metrics are introduced, namely the CM and DM transfer functions and rejection ratios as well as the selectivities, before the challenges involved in the design and layout of such a separator to meet the required performance are explained, in particular the influence of parasitic capacitances. A very simple procedure that requires the adjustment of only one variable capacitor is sufficient to achieve a very good performance and in particular, there is no need to match all three phases against each other. In addition, the presented active separator does not contain any magnetic components which are very difficult to match precisely and usually are big in size. The usage of precision resistors and the careful PCB layout allow very reliable measurements and repeatable performance.

A measurement procedure to evaluate the proposed separator is established and it is shown how this already imposes limitations in respect of the maximum measurable performance. The CM and DM transfer characteristics (CMTF and DMTF) show very little deviation from the ideal unity gain behavior over the whole considered frequency range between 150 kHz and 30 MHz. At the lower frequency end the separator achieves ~60 dB of both, CMRR and DMRR, limited by the resistive matching, whereas the HF CMRR of roughly ~50 dB is defined by the remaining phase mismatch between the three phase signals and the derived CM voltage. The HF DMRR of ~50 dB is likely to be limited by the asymmetry of the three DM signal adapters used to excite the separator with a DM signal and not by the separator itself.

The residual channel-to-channel mismatch is attributed to the selected trimming method, involving only one adjustable capacitor and therefore to the limitation that only one channel can be optimized but with the big advantage of a very straightforward and fast trimming procedure. To use the very high performance of the presented separator in a typical power electronics CE EMI test setup, the described symmetry constraints and matching of the external components such as the LISNs, connecting cables as well as the EUT itself are very important. Otherwise, CM noise from the converter could misleadingly be attributed as DM error or vice versa, resulting in the adjustment of the wrong filter part. Hence, subject to future research is a detailed analysis of the influence of various external components on the overall measurement performance with the aim to provide a guideline for valid measurements and the corresponding interpretation.

APPENDIX: INTERNAL LISN STRUCTURE

Fig. 17(a) shows the internal structure of a commercially available LISN [43] according to the CISPR 16-1-2 standard [7]. The EUT is decoupled from the mains with large cylindri-cal air-core inductors (50 µH and 250 µH) and capacitors. Resonances are damped with resistors in parallel to the large inductors. The HF signal (highlighted in blue) passes through a high-pass filter composed of two 1 µF capacitors and a 1.5 mH inductor. Low frequency signals such as the 50/60 Hz component of the power flow (highlighted in red) are heavily attenuated. Below the high-pass filter cut-off frequency of around 6 kHz the gain drops with around ~50 dB/dec. This is illustrated in Fig. 17(b) with the simulated and measured transfer function \(|V_{HF}|/|V_{HF}| \) from the EUT input port to the HF measurement port (blue lines). The 50/60 Hz mains voltage component with a peak value of 325 V is attenuated by almost 120 dB, hence only around 0.5 mV appear.
at the HF measurement port. This particular LISN model features an additional 10 dB attenuator to protect measurement equipment connected to the HF port from large voltages that can occur if the EMI noise is not attenuated sufficiently by the EMI filter in the EUT. In the relevant frequency range, the transfer function is flat and only the 10 dB attenuation remains.

Remark: The roll-off with roughly −20 dB/dec starting at around 100 kHz is due to the network analyzer’s internal 50 Ω resistor in series with its output port. Together with the EUT port impedance that is lower than 50 Ω at frequencies below 150 kHz, this leads to an additional apparent filtering behavior. In practice this does not influence the attenuation of the 50/60 Hz component as verified with the gray dashed line that corresponds to the simulated transfer function where the effect of the network analyzer’s internal 50 Ω resistor is corrected.

REFERENCES

[1] International Electrotechnical Commission (IEC), “CISPR 11: Limits and methods of measurement of electromagnetic disturbance characteristics of industrial, scientific and medical (ISM) radiofrequency equipment,” Tech. Rep., 1990.

[2] International Electrotechnical Commission (IEC), “CISPR 14: Limits and methods of measurement of radio interference characteristics of household electrical appliances, portable tools and similar electrical apparatus,” Tech. Rep., 1985.

[3] M. Hartmann, H. Ertl, and J. W. Kolar, “EMI filter design for a 1 MHz, 10 kW three-phase/level PWM rectifier,” in IEEE Transactions on Power Electronics, vol. 26, no. 4, pp. 1192–1204, Apr. 2011.

[4] H. Peng, R. Ramabhadran, R. Thomas, and M. J. Schatten, “Comprehensive switching behavior characterization of high speed gallium nitride E-HEMT with ultra-low loop inductance,” in Proceedings of the 5th IEEE Workshop on Wide Bandgap Power Devices and Applications (WIPDA), Albuquerque, NM, USA, 2017, pp. 116–121.

[5] F. Lin and D. Chen, “Reduction of power supply EMI emission by switching frequency modulation,” in IEEE Transactions on Power Electronics, vol. 9, no. 1, pp. 132–137, Jan. 1994.

[6] N. Osvald, P. Anthony, N. McNeill, and B. H. Stark, “An experimental investigation of the tradeoff between switching losses and EMI generation with hard-switched all-Si, Si-SiC, and all-SiC device combinations,” in IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2393–2407, May 2014.

[7] International Electrotechnical Commission (IEC), “CISPR 16: Specification for radio disturbance and immunity measuring apparatus and methods part 1-2: Radio disturbance and immunity measuring apparatus coupling devices for conducted disturbance measurements,” Tech. Rep., 2015.

[8] M. Schatten, S. Prabakaran, D. Karipides, J. Nasadoski, and R. Thomas, “High frequency EMI filter parasitic characterization,” in Proceedings of 2011 IEEE Vehicle Power and Propulsion Conference, Chicago, IL, USA, 2011, pp. 1–8.

[9] K. S. Kostov, S. Schroth, F. Krismer, M. Priceinsky, H. P. Nee, and J. W. Kolar, “The input impedance of common-mode and differential-mode noise separators,” in IEEE Transactions on Industry Applications, vol. 51, no. 3, pp. 2352–2360, May–Jun. 2015.

[10] M. Heldwein, J. Biela, H. Ertl, T. Nussbaumer, and J. W. Kolar, “Novel three-phase CM/DM conducted emission separator,” in IEEE Transactions on Industrial Electronics, vol. 56, no. 9, pp. 3693–3703, Sep. 2009.

[11] J. Dobusch, P. Konaraki, D. Kuebrich, and T. Duerbaum, “Implementation of voltage based three-phase CM/DM noise separation on the drive side,” in Proceedings of the 20th European Conference on Power Electronics and Applications (EPE ECCE Europe), Riga, Latvia, 2018, pp. 1–9.

[12] C. R. Paul, in Introduction to Electromagnetic Compatibility, Hoboken, NJ, USA: John Wiley & Sons, Inc., Sep. 2005, vol. 38, no. 7–8.

[13] M. J. Nave, “A novel differential mode rejection network for conducted emissions diagnostics,” in National Symposium on Electromagnetic Compatibility, Denver, CO, USA, 1989, pp. 223–227.

[14] C. R. Paul and K. B. Hardin, “Diagnosis and reduction of conducted noise emissions,” in IEEE Transactions on Electromagnetic Compatibility, vol. 30, no. 4, pp. 553–560, Nov. 1988.

[15] A. Nagel and R. W. D. Doncker, “Separating common mode and differential mode noise in EMI measurement,” in EPE Journal, vol. 10, no. 2, pp. 27–30, Aug. 2000.

[16] K. Y. See, “Network for conducted EMI diagnosis,” in Electronics Letters, vol. 35, no. 17, pp. 1446–1447, Aug. 1999.

[17] M. C. Caponot, F. Profumo, L. Ferraris, A. Bertoz, and D. Marzella, “Common and differential mode noise separation: Comparison of two different approaches,” in Proceeding of 2001 IEEE 32nd Annual Power Electronics Specialists Conference, Vancouver, BC, Canada, 2001, pp. 1383–1388.

[18] S. Wang, F. C. Lee, and W. G. Odendaal, “Characterization, evaluation, and design of noise separator for conducted EMI noise diagnosis,” in IEEE Transactions on Power Electronics, vol. 20, no. 4, pp. 974–982, Jul. 2005.

[19] Schwarzbeck Mess-Elektronik, “CMDM 8700–common mode/ differential mode switch,” 2016. [Online]. Available: http://www.schwarzbeck.com/Datenblatt/k8700.pdf

[20] T. Guo, D. Y. Chen, and F. C. Lee, “Separation of the common-mode and differential-mode-conducted EMI noise,” in IEEE Transactions on Power Electronics, vol. 11, no. 3, pp. 480–488, Jun. 1996.

[21] F. Krismer, S. Schroth, H. Ertl, K. S. Kostov, H. P. Nee, and J. W. Kolar, “Analysis and practical relevance of CM/CM EMI noise separator characteristics,” in IEEE Transactions on Power Electronics, vol. 32, no. 4, pp. 3112–3127, Apr. 2017.

[22] H.-L. Su and K.-H. Lin, “Computer-aided design of power line filters with a low cost common- and differential-mode noise diagnostic circuit,” in Proceedings of 2001 IEEE EMC International Symposium on Electromagnetic Compatibility, Montreal, Que., Canada, 2001, pp. 511–516.

[23] P. -S. Chen and Y. -S. Lai, “Effective EMI filter design method for three-phase inverter based upon software noise separation,” in IEEE Transactions on Power Electronics, vol. 25, no. 11, pp. 2797–2806, Nov. 2010.

[24] C. L. Fortescue, “Method of symmetrical co-ordinates applied to the solution of polyphase networks,” in Transactions of the American Institute of Electrical Engineers, vol. XXXVII, no. 2, pp. 1027–1140, Jul. 1918.

[25] M. P. Kazmierkowski, M. Malinowski, and M. Bech, “Chapter 4 - Pulse width modulation techniques for three-phase voltage source converters,” in Control in Power Electronics, M. P. Kazmierkowski, R. Krishnan, and F. Blaabjerg, Eds. Burlington: Academic Press Series in Engineering, 2002, pp. 89–160.

[26] S. Wang, F. Luo, and F. C. Lee, “Characterization and design of three-phase EMI noise separators for three-phase power electronics systems,” in IEEE Transactions on Power Electronics, vol. 26, no. 9, pp. 2426–2438, Sep. 2011.

[27] S. Wang, “Modeling and design of EMI noise separators for multiphase power electronics systems,” in IEEE Transactions on Power Electronics, vol. 26, no. 11, pp. 3163–3173, Nov. 2011.

[28] Y. Zhang, Y. Shi, and H. Li, “EMI noise separation method for three-phase WBG inverters with low sensitivity to parasitic parameters,” in IEEE Transactions on Power Electronics, vol. 33, no. 6, pp. 4589–4593, Jun. 2018.

[29] J. Dobusch, D. Kuebrich, and T. Duerbaum, “Implementation of current based three-phase CM/DM noise separation on the drive side,” in Proceedings of 2018 International Symposium on Electromagnetic Compatibility (EMC EUROPE), 2018, pp. 220–225.

[30] International Electrotechnical Commission (IEC), “CISPR 16: Specifications for radio disturbance and immunity measuring apparatus and methods part 1-1: Radio Disturbance and immunity measuring apparatus measuring apparatus,” Tech. Rep., 2015.

[31] Analog Devices, “AD8000 - 1.5 GHz, Ultrahigh Speed Op Amp,” 2016. [Online]. Available: https://www.analog.com/media/en/technical-documentation/data-sheets/AD8000.pdf
Pascal Samuel Niklaus received his B.Sc. and M.Sc. degree (with distinction) in electrical engineering from the Swiss Federal Institute of Technology (ETH) Zurich, Switzerland, in 2016 and 2018, respectively. During his studies he did two internships where he developed hardware, firmware and software for custom and off-the-shelf test and measurement equipment as well as working on the firmware development for a new microprocessor architecture. In April 2018 he joined the Power Electronic Systems Laboratory (PES) at ETH Zurich as a Ph.D. student focusing on advanced measurement technologies in the field of power electronics as well as ultra-high bandwidth inverter systems.

Dominik Bortis received the M.Sc. and Ph.D. degree in electrical engineering from the Swiss Federal Institute of Technology (ETH) Zurich, Switzerland, in 2005 and 2008, respectively. In May 2005, he joined the Power Electronic Systems Laboratory (PES), ETH Zurich, as a Ph.D. student. From 2008 to 2011, he has been a Postdoctoral Fellow and from 2011 to 2016 a Research Associate with PES, co-supervising Ph.D. students and leading industry research projects. Since January 2016 he is heading the research group Advanced Mechatronic Systems at PES, which concentrates on ultrahigh speed motors, magnetic bearings and bearingless drives, new linear-rotary actuator and machine concepts with integrated power electronics. Targeted applications include e.g. highly dynamic and precise positioning systems, medical and pharmaceutical systems, and future mobility concepts. Dr. Bortis has published 90+ scientific papers in international journals and conference proceedings. He has filed 30+ patents and has received 7 IEEE Conference Prize Paper Awards.

Johann Walter Kolar received his M.Sc. and Ph.D. degree (summa cum laude / promotio sub auspiciis praesidentis rei publicae) from the University of Technology Vienna, Austria, in 1997 and 1999, respectively. Since 1984, he has been working as an independent researcher and international consultant in close collaboration with the University of Technology Vienna, in the fields of power electronics, industrial electronics and high performance drive systems. He has proposed numerous novel PWM converter topologies, and modulation and control concepts and has supervised 70+ Ph.D. students. He has published 880+ scientific papers in international journals and conference proceedings, 4 book chapters, and has filed 190+ patents. The focus of his current research is on ultra-compact and ultra-efficient SiC and GaN converter systems, solid-state transformers, advanced variable speed three-phase motor drives, integrated modular motor drives, ultra-high speed motors, bearingless motors/actuators, and design automation in power electronics/mechatronics. Dr. Kolar has received 33 IEEE Transactions and Conference Prize Paper Awards, the 2014 IEEE Middletown Award, the 2016 IEEE William E. Newell Power Electronics Award, the 2016 IEEE PEC Council Award and two ETH Zurich Golden Owl Awards for excellence in teaching. He initiated and is the founder of four ETH Spin-off companies. He is a member of the steering committees of several leading international conferences in the field and has served from 2001 through 2013 as an Associate Editor of the IEEE Transactions on Power Electronics. Since 2002 he also is an Associate Editor of the Journal of Power Electronics of the Korean Institute of Power Electronics and a member of the Editorial Advisory Board of the IEEJ Transactions on Electrical and Electronic Engineering.