Planning for Compilation of a Quantum Algorithm for Graph Coloring

Minh Do¹ and Zhihui Wang² and Bryan O’Gorman³
and Davide Venturelli⁴ and Eleanor Rieffel⁵ and Jeremy Frank⁶

Abstract. The problem of compiling general quantum algorithms for implementation on near-term quantum processors has been introduced to the AI community. Previous work demonstrated that temporal planning is an attractive approach for part of this compilation task, specifically, the routing of circuits that implement the Quantum Alternating Operator Ansatz (QAOA) applied to the MaxCut problem on a quantum processor architecture. In this paper, we extend the earlier work to route circuits that implement QAOA for Graph Coloring problems. QAOA for coloring requires execution of more, and more complex, operations on the chip, which makes routing a more challenging problem. We evaluate the approach on state-of-the-art hardware architectures from leading quantum computing companies. Additionally, we apply a planning approach to qubit initialization. Our empirical evaluation shows that temporal planning compares well to reasonable analytic upper bounds, and that solving qubit initialization with a classical planner generally helps temporal planners in finding shorter-makespan compilations for QAOA for Graph Coloring. These advances suggest that temporal planning can be an effective approach for more complex quantum computing algorithms and architectures.

1 Introduction

Quantum computers apply quantum operations, called quantum gates, to qubits, the basic memory unit of quantum processors. Quantum algorithms are often specified as quantum circuits on idealized hardware, in which perfect gates can be applied to any set of qubits, whereas physical hardware has various constraints and imperfections. In practice, these idealized quantum circuits must be compiled to specific hardware. One common way of overcoming the restricted connectivity of such hardware is by adding additional gates that route qubit states to locations where the desired gate can act on them. Compilations that minimize the overall execution duration return results more quickly. More importantly, decoherence effects can destroy the computation in a short time and thus minimizing computation time is therefore vital to obtain results on near-term quantum hardware that does not support significant quantum error correction.

Recently, the use of temporal planners to compile quantum circuits was explored for QAOA applied to the MaxCut problem [25], machine operations were modeled as PDDL2.1 durative actions, enabling domain-independent temporal planners to find a parallel sequence of conflict-free operations to implement the high-level quantum algorithm. Several state-of-the-art temporal planners were used to show empirically that temporal planning is a promising approach to compile circuits of various sizes to a model hardware chip featuring the essential characteristics of newly emerging quantum hardware. Building upon this work, several subsequent works have utilized different techniques to more effectively solve the same routing instance set. In [25], the authors extended the planning-based approach by integrating it with a constraint-programming solver to further improve the plan quality. Greedy randomized search and genetic algorithms are explored in [14, 22], while those approaches provide improved results, they require building domain-dependent heuristics or encodings that may lack the flexibility of the model-based domain-independent temporal-compilation approach introduced in [25], which can work on different classes of routing instances with a variety of hardware constraints and configurations.

In this paper, we expand the scope of the routing problem with a new target domain: QAOA for Graph Coloring [15, 27]; specifically, the optimization variant in which the number of properly colored edges is maximized. Compiling QAOA for Graph Coloring is different, harder, and more general than compilation of QAOA for MaxCut because of: (1) the existence of mix operations on two logical qubits (qstates); this leads to much more contention for resources on the gate-model hardware; and (2) the compilation task itself is more complex than it is for MaxCut. Thus, solving this problem class is key to future efforts to effectively utilize real-world gate-model quantum computers. Our main contributions over previous work are:

- **New instance class**: while our previous work concentrated on routing of QAOA for MaxCut, here we investigate routing of QAOA for Graph Coloring. Compiling Graph Coloring into a physical circuit requires a different set of gates, which include ‘hybrid’ gates, and more complex ordering between them, making the compilation task much more complicated. To our knowledge, we present a compilation study on the most complex Noisy-Intermediate Scale Quantum (NISQ) optimization algorithm application to date.

- **More diverse physical hardware architectures**: while previous work used an earlier hypothetical model from Rigetti, the computational results for this paper were conducted using hardware graphs and gate durations that are closer to the real hardware that Google, IBM, and Rigetti are building.

- **Qubit initialization**: we present initial research results singling out the problem of qubit initialization (QI), which is a sub-problem related to routing. Our approach of using classical planning to solve QI improves the performance of all tested temporal planners across a variety of problem setups.

---

¹ KBR & NASA ARC, USA, minh.do@nasa.gov
² USRA & NASA ARC, USA, zhihui.wang@nasa.gov
³ UC Berkeley & NASA ARC, USA, bogorman@berkeley.edu
⁴ USRA & NASA ARC, USA, davide.venturelli@nasa.gov
⁵ NASA ARC, USA, eleanor.rieffel@nasa.gov
⁶ NASA ARC, USA, jeremy.d.frank@nasa.gov
any two adjacent qubits on the chip, and all swap gates have the same
we will consider the case in which swap gates are available between
swap duration may depend on where they are located. In this paper,
be available only on a subset of edges in the hardware graph, and
sequence of swap gates moves the logical states of two distant qubits
idealized circuit to be carried out, a particular type of 2-qubit gate,
additional restrictions (e.g., requiring the sets involved with concurrent gates to be
may be able to operate concurrently, subject to additional restric-
tions, such as requiring the sets involved with concurrent gates to be
non-adjacent. Furthermore, there are different types of quantum gate,
each taking different duration that is dependent on the specific phys-
cal implementation. In order for the computation specified by the
algorithm to be carried out, a particular type of 2-qubit gate, the
swap gate, is often applied to exchange the state of two qubits. A
sequence of swap gates moves the logical states of two distant qubits
to a location where a desired gate can be applied. Swap gates may
be available only on a subset of edges in the hardware graph, and
swap duration may depend on where they are located. In this paper,
we will consider the case in which swap gates are available between
any two adjacent qubits on the chip, and all swap gates have the same
duration; the more general cases are a straightforward generalization.

Figure 1: Routing for Graph Coloring: coloring a square with 3 col-
ors.

The paper is structured as follows. The next section provides back-
ground on quantum circuit routing. Then, in Section 3 we outline
the problem of circuit routing for QAOA on Graph Coloring. Section 3
describes how it can be modeled as a temporal planning problem
using the PDDL2.1 standard modeling language. Section 4
describes our approach to using planning to initialize the qstates in order to
minimize makespan. In Section 5 we describe different experiments and
results showing the viability of our approach. Section 7 con-
cludes the paper and outlines some of our future work directions.

2 Quantum Circuit Routing

General quantum algorithms historically have been described in an
idealized architecture in which a gate can act on any subset of
qubits. However, in an actual superconducting qubit device, such as
the latest chips manufactured by IBM, Rigetti Computing, Google
and Intel 7192, physical constraints impose restrictions on the
sets of qubits on which gates can be performed. Recently, a signif-
cant number of approaches have been explored for compiling ideal-
ized quantum circuits to realistic quantum hardware with a specific
focus on “circuit routing” 7, i.e., swap gate insertion strategies in
NISQ devices, targeting algorithms that could be run in the near-
term 8251522201417.

For superconducting qubit architectures, qubits in these quantum
processors can be thought of as nodes in a planar graph, with 2-qubit
quantum gates associated with edges and 1-qubit quantum gates asso-
ciated with nodes. Gates that operate on distinct sets of qubits
may be able to operate concurrently, subject to additional restric-
tions, such as requiring the sets involved with concurrent gates to be
non-adjacent. Furthermore, there are different types of quantum gate,
each taking different duration that is dependent on the specific phys-
cal implementation. In order for the computation specified by the
idealized circuit to be carried out, a particular type of 2-qubit gate, the
swap gate, is often applied to exchange the state of two qubits. A
sequence of swap gates moves the logical states of two distant qubits
to a location where a desired gate can be applied. Swap gates may
be available only on a subset of edges in the hardware graph, and
swap duration may depend on where they are located. In this paper,
we will consider the case in which swap gates are available between
any two adjacent qubits on the chip, and all swap gates have the same
duration; the more general cases are a straightforward generalization.

Figure 2: Example hardware chip layout from different companies.

3 Circuit Routing for Graph Coloring

In this paper, the Graph Coloring problem we will investigate is the
vertex coloring problem in which all n vertices \( v \in V \) of a given
graph \( G = (V, E) \) are colored with \( k \) colors. The objective function is to
maximize the number of edges \( e = (v_1, v_2) \in E \) where vertices
\( v_1 \) and \( v_2 \) are colored differently. This problem exemplifies the
combinatorial structure of many scheduling and asset-allocation prob-
lems in industry and computer science research. Figure 2(a) shows a
concrete example in which a square is properly colored with 3 colors.
The quantum algorithm that we follow is a variant of the “Quan-
tum Alternating Operator Ansatz” 15, a generalization of the
“Quantum Approximate Optimization Algorithm” (QAOA) 11, ap-
p lied to the Graph Coloring problem.

The Ideal Circuit: the idealized QAOA circuit for Graph Coloring has been studied in 15 and 21. We refer the quantum-computing skilled reader to those references for understanding the algorithm, and focus here only on its compiler-level implementation. It is speci-
fied by two types of 2-qubit gate, the phase separation (PS) gate and
the MIX gate, which need to be applied to a set of instance-specific
problems in industry and computer science research. In this example, we have 4 vertices, each colored with 3 colors (red [R], green [G], and blue [B]), there are a total of \( 4 \times 3 = 12 \) qstates: \( \Psi = \{\psi_{1R}, \psi_{2R}, \ldots, \psi_{4B}\} \), illustrated in Figure 1(c).

The idealized Graph Coloring circuit is specified as follows:

- **PS gate requirements**: for QAOA for Graph Coloring, there should be one PS gate between any pair of qstates \( \psi_{iC} \) and \( \psi_{jC} \) that: (1) represent the same color \( C \); (2) participate in an edge \( e = (v_i, v_j) \in E \). We denote the application of a PS gate as, e.g., \( PS(\psi_{1R}, \psi_{2R}) \).

- **MIX gate requirements**: one parameter of the QAOA for Graph Coloring is the “mix-graph” \( \tilde{G}_{mix} \) which consists of: (1) nodes

\[8\]

\[9\] Additional single qubit gates are also required in graph coloring but they are not relevant for routing since they can be executed at durations negligible compared to two-qubit gates, so we will disregard them in this paper.

7 Previous work referred to this as “quantum circuit compilation” (QCC).
representing different colors; and (2) edges representing which pairs of colors require MIX gates. In essence, mixing operators generate transitions between states representing different colors of the same vertex. Efficient mixing plays an important role in the quantum computation by achieving constructive interference that leads to a good solution. A complete mixing-graph would allow all colors to transit to each other faster than a minimally-connected mixing graph (a chain) where a color only transits to its neighboring colors in one step \(^9\).

On the other hand, a denser mixing-graph will require more MIX gates, leading to a longer circuit execution time. Figure 1(b) shows two examples of a mix-graph for the three colors used in our example: (1) “ring”: each color is connected to the other two. If we remove one edge (e.g., Green – Blue), then we have a (2) “line” mix-graph. Given a mix-graph \(G_{mix}\), the requirement is to achieve one MIX gate for each pair of qstates \(\psi_{C_j}\) and \(\psi_{C_k}\) that: (1) represent the same vertex \(V_i\); (2) are associated with two different colors \(C_j\) and \(C_k\) such that \((C_j, C_k)\) is an edge in \(G_{mix}\). We denote the application of a MIX gate as, e.g., MIX\((\psi_{C_1}, \psi_{C_2})\), MIX\((\psi_{C_1}, \psi_{C_3})\), MIX\((\psi_{C_2}, \psi_{C_3})\), … .

- **Goal orderings:** constraints on the circuit structure of QAOA enforce orderings between the PS and MIX gates; all PS gates involving a certain qstate \(\psi_{C_j}\) should be completed before any MIX gate involving \(\psi_{C_j}\) can be executed. Let’s take the qstate \(\psi_{1R}\) as an example: the two PS gates PSI\((\psi_{1R}, \psi_{2R})\) and PSI\((\psi_{1R}, \psi_{2G})\) need to be completed before either of the two MIX gates: MIX\((\psi_{1R}, \psi_{1C})\) or MIX\((\psi_{1R}, \psi_{1A})\) can start. Note that goal ordering constraints do not enforce that all PS gates need to be completed before the MIX gates can start.

**Architecture-specific operations:** as described in Section 2 while the idealized quantum circuit for Graph Coloring contains the set of goal PSI and MIX gates along with their orderings and the assumption that any goal gate can be applied anytime, they need to be “compiled” into architecture-specific operations that can actually be executed on a particular quantum chip that has numerous hardware constraints. Figure 2 shows several examples: (a) a 16-qubit Aspen chip layout by Rigetti Computing; (b) a 12-qubit section from a 72-qubit Bristlecone chip by Google; and (c) a 16-qubit section of IBM’s 20-qubit Tokyo architecture.

The set of operations for Graph Coloring is significantly more complicated compared to the previous work on planning for routing of MaxCut \(^{25}\) where there are only three operations: 2-qubit PSI operation, 1-qubit MIX operation, and 2-qubit SWAP operation. The increase in complexity arises also due to the availability of ‘multipurpose’ or ‘hybrid’ operations that accomplish multiple objectives (e.g., SWAP + MIX). More specifically, the following types of operations need to be considered by the compiler to tackle QAOA for Graph Coloring on those architectures:

- **PS and MIX operations:** direct implementations of the ideal circuit PS and MIX gates that can be in principle applied to any pair of qstates residing on two qubits that are adjacent/interconnected on the hardware chip.

- **SWAP operation:** swaps the locations of two qstates residing on two interconnected qubits. For example, taking the layout of qstates on the Rigetti chip (Figure 2(a)): SWAP\((\psi_{1R}, q_4), (\psi_{2G}, q_3)\) leads to: \(\psi_{1R}, q_4\) and \(\psi_{2G}, q_3\).

- **MOVE operation:** a variant of the SWAP operation that instead of swapping the locations of the two adjacent qstates, it moves a qstate to an adjacent empty qubit. For example (Figure 2(a)):

  - **SWAP-PS operation:** this operation combines the effects of the SWAP and PSI operations. Thus, SWAP-PS\((\psi_{1R}, q_1), (\psi_{2R}, q_2)\) in Figure 2(a) will switch the locations of \(\psi_{1R}\) and \(\psi_{2R}\) like the SWAP operation but also accomplish PSI\((\psi_{1R}, \psi_{2R})\). For a pair of qstates that do not have a PSI goal gate requirement, the SWAP-PS gate can be applied, but its effect is identical to using a SWAP gate. Thus: SWAP-PS\((\psi_{2B}, q_4), (\psi_{2G}, q_3)\) has the same effect as SWAP\((\psi_{2B}, q_4), (\psi_{2G}, q_3)\) since there is no goal gate requirement PSI\((\psi_{2B}, \psi_{2G})\). Since the SWAP and SWAP-PS operations may have different durations depending on the particular physical connection, the planner needs to decide whether to use one over the other at a particular location on the chip.

- **SWAP-MIX operation:** similar to the SWAP-PS operation, this one combines the effects of the SWAP and the MIX operations. However, unlike SWAP-PS that can be applied to any pair of qstates on adjacent qubits, the SWAP-MIX operation can only be applied between qstates representing nodes in the same mix-graph (Figure 1(b)). Let’s assume the “line” mix-graph in Figure 1(b), which has two connections B ↔ R and R ↔ G; then: (1) SWAP-MIX\((\psi_{1R}, q_1), (\psi_{1C}, q_4)\) has the combined effects of SWAP and MIX gates; (2) SWAP-MIX\((\psi_{1R}, q_1), (\psi_{1C}, q_4)\) has the same effect as SWAP gate (but can have a shorter makespan to make it a better option than SWAP) since \(\psi_{1B}\) and \(\psi_{1C}\) are not connected on, but belong to the same, the mixgraph; (3) SWAP-MIX\((\psi_{1R}, q_1), (\psi_{2R}, q_2)\) are not allowed since they are not connected on a mix-graph.

**Problem definition:** Given an idealized circuit, comprised of PS and MIX gates, used to define a QAOA quantum algorithm for Graph Coloring, the circuit routing problem is to find a new architecture-specific circuit that implements the idealized quantum circuit, utilizing the architecture-specific PS, MIX, SWAP, MOVE, SWAP-PS, and SWAP-MIX operations as required. The objective is to minimize the overall duration to execute all operations in the new circuit.

### 4 Model Circuit Routing for Graph Coloring as a Temporal Planning Problem

Planning is the problem of finding a conflict-free set of actions and their respective execution times that connects the initial-state \(I\) and the desired goal state \(G\). We now introduce some key background concepts for the routing-as-temporal planning problem.

**Planner:** a planner takes as input a specification of domain and problem instance, and returns a valid plan, if one exists. At the abstract level, the planner needs to solve the QAOA compilation problem described in the previous section: taking as input the required PS and MIX gates and utilizing the architecture and problem-specific operations to build a plan achieving all those gates.

**Planning Domain Description Language (PDDL):** The de-facto standard modeling languages used by many domain-independent planners. We use PDDL 2.1 \(^{23}\), which allows the modeling of temporal planning formulations in which every action \(a\) has duration \(d_a\), starting time \(s_a\), and end time \(e_a = s_a + d_a\). Action conditions are required to be satisfied either (1) instantaneously at \(s_a\) or \(e_a\) or (2) to be true starting at \(s_a\) and remain true until \(e_a\). Action effects may instantaneously occur at either \(s_a\) or \(e_a\). Actions can execute

\(^9\)This operation does correspond to a SWAP operation in the real chip, where empty qubits don’t exist. It is defined only for modeling convenience.
when their temporally-constrained conditions are satisfied; and when executed will cause state-change effects. The most common objective function in temporal planning is to minimize the plan makespan, i.e., the shortest total plan execution time. This objective matches well with the objective of our targeted routing problem: minimizing the total circuit execution time (i.e., circuit depth).

Modeling Routing for Graph Coloring in PDDL 2.1: Following the software structure of the end-to-end compiler tool-chain presented in [24], at the highest level, we need to take as input:

- Qstates and their relations: this in turn encapsulates the graph to be colored \( G \) (Figure 1(a)) and the “mix-graph” \( G_{mix} \) (Figure 1(b)).
- The \( G_{machine} \) graph representing the hardware chip layout (Figure 4).

and turn them into objects, predicates, actions, initial state, and goal state of a temporal planning problem such that a valid plan represents a parallel sequence of architecture-specific operations (see Section 3) enabling all required PS and MIX gates.

Objects: as in [25], we model qstates as PDDL objects. Physical qubits and the connections in \( G_{machine} \), \( G_{mix} \), and \( G \) graphs are modeled implicitly with the list of predicates and action descriptions.

Predicates: the following facts are represented by PDDL predicates:

- \( \text{located}_{at}(s, q) \): if a qstate \( s \) is located at a given qubit \( q \).
- \( \text{empty}_{G_r} \): if a given qubit \( q \) is empty. This predicate enables the MOVE action (see Section 3).
- \( \text{psed}(s_1, s_2) \) and \( \text{mix}_{s_1, s_2} \): if a PS or MIX gate has been accomplished between a pair of qstates \( s_1 \) and \( s_2 \).
- \( \text{edge}_{s_1, s_2} \): if two qstates \( s_1 \) and \( s_2 \) are connected in the graph \( G \) to be colored. This predicate serves as a precondition of the PS action.
- \( \text{mix}_{edge}(s_1, s_2) \): if qstates \( s_1 \) and \( s_2 \) are connected in the mix-graph \( G_{mix} \). This predicate serves as a precondition of the MIX and SWAP-MIX actions.
- \( \text{same}_{mixgraph}(s_1, s_2) \): if a given pair of qstates \( s_1 \) and \( s_2 \) belong to the same mix-graph, but are not connected by an edge. This enables the SWAP-MIX-AS-SWAP action between those qstates.
- \( \text{ps}_{completed}(s) \): if the PS phase for a given qstate \( s \) is finished.

Actions: there are 6 action templates representing the 6 architecture-specific operations described in Section 3: PS, MIX, SWAP, MOVE, SWAP-PS, and SWAP-MIX. These actions act on the edges of the graph \( G_{machine} \) with appropriate qstates as action parameters. As outlined in Section 3 the SWAP-MIX action’s \( \text{mixed}_{s_1, s_2} \) effect conditions on whether or not the two involved qstates \( s_1 \) and \( s_2 \) are connected in the \( G_{mix} \) graph. Given that many temporal planners can not handle conditional effects, to allow us to use a wider range of planners, we compile it into two deterministic actions: (1) SWAP-MIX: operates on two qstates \( s_1 \) and \( s_2 \) connected in \( G_{mix} \) (i.e., having \( \text{mix}_{graph}(s_1, s_2) \) as a condition) and combines both MIX and SWAP action effects; and (2) SWAP-MIX-AS-SWAP: operates on two qstates \( s_1 \) and \( s_2 \) belonging to the same mix-graph but there is no edge connecting them (i.e., having \( \text{same}_{mixgraph}(s_1, s_2) \) \( \land \neg \text{mix}_{graph}(s_1, s_2) \) as its conditions) and has the same action duration as SWAP-MIX while having the same effects as SWAP. We also introduce an auxiliary instantaneous action \( \text{DonePS}(s) \), which has a single effect \( \text{ps}_{completed}(s) \), to specify that a qstate \( s \) is done with the PS phase and is ready to move on to the MIX phase. In our example shown in Figure 1(b) \( \text{DonePS}(ψ_{1R}) \) can be executed when \( \text{psed}(ψ_{1R}, ψ_{2R}) \) and \( \text{psed}(ψ_{1R}, ψ_{4R}) \) are achieved and its \( \text{ps}_{completed}(ψ_{1R}) \) effect in turn enables MIX or SWAP-MIX action involving \( ψ_{1R} \), e.g. MIX(ψ_{1R}, ψ_{4R}) (see Figure 3).

Initial state: the initial state declares the initial values of all predicates: (1) \( \text{located}_{at}(s, q) \) and \( \text{empty}_{G_r} \) specify the initial locations of all qstates \( s \) (and if some physical qubits \( q \) are empty); (2) \( \text{mix}_{graph}(s_1, s_2) \) and \( \text{same}_{mixgraph}(s_1, s_2) \) values capture the \( G_{mix} \) graph; and (3) \( \text{edge}_{s_1, s_2} \) values represent the connections in the input graph \( G \) to be colored.

Goal state: the goal state specifies the list of MIX gates, represented by the list \( \text{mixed}_{s_1, s_2} \) predicates, that need to be achieved. The \( \text{ps}_{completed}(s) \) conditions of the MIX and SWAP-MIX actions (see Figure 3) capture the ordering constraints between PS and MIX gates and ensure that all requisite PS gates will also be achieved.

5 Qubit Initialization

Qubit Initialization (QI) is the problem of assigning the initial locations of all qstates on the chip. Figure 4 shows examples of QI on the three machine configurations. Two approaches for QI were explored in the previous work as Temporal Planning for MaxCut work [2]: (1) random initialization of qubits; and (2) for each qstate \( s \), add an action \( \text{INIT}(s, q) \) to locate \( s \) on the physical qubit \( q \); all INIT actions need to be carried out before any other action can start.

Basically, the second approach combines QI with routing, resulting in the combined Routing-I problem [2], with the hope that current state-of-the-art temporal planners would be able to find good initial locations for all qstates that support finding lower makespan plan. While [2] compared different temporal planners on solving Routing-I for MaxCut, this work didn’t report the difference in makespan between random initialization and Routing-I. Our current investigation for Routing as Temporal Planning for Graph Coloring
shows that using a temporal planner to solve the Routing-I problems is not a clear-cut better option than random initialization (see results in Section 6.3), and it doesn’t perform well compared to careful manual initialization utilizing domain knowledge about the problem structure and the hardware chip layout. We believe this is due to:

1. the large number of possible initial configurations (for a structure and the hardware chip layout. We believe this is due to:
2. manual initialization utilizing domain knowledge about the problem in Section 6.3), and it doesn’t perform well compared to careful is not a clear-cut better option than random initialization (see results shows that using a temporal planner to solve the Routing-I problems

**Goal State:** specifies the list of PS gates that need to be achieved.

We then use a classical planner to find a solution \( \pi \) for \( P' \) with the objective function of minimizing the total plan cost. The final locations of all qstates \( \pi \) are then used as the initial state allocation for the original temporal planning problem \( P \). Since the goal of \( P' \) and the larger number of classical planners available, compared to temporal planners, the QI-as-classical-planning problem should be significantly easier to solve compared to the original Routing as Temporal Planning problem.

### 6 Empirical Evaluation

In this section, we will present preliminary empirical evaluation of different temporal planners applied to routing for Graph Coloring.

**Hardware Architecture:** We use the recently published hardware chip architecture layouts from Rigetti (Aspen), Google (Bristlecone), and IBM (Tokyo). The full-size chip from Rigetti is shown in Figure 2(a), and sections of the full chip from Google and IBM are shown in Figure 2(b) and (c) respectively. Figure 4 shows the full 72-qubit Bristlecone and the 20-qubit Tokyo architectures. Overall, the hardware architectures we use have 12–24 qubits: (1) Rigetti: 12-qubit section and the full 16-qubit chip (Figure 2(a)); (2) Google: 12-, 16-, 20- and 24-qubit sections of the Bristlecone 72-qubit architecture (Figure 2(a)); (3) IBM: 12- and 16-qubit sections and the full 20-qubit Tokyo chip (Figure 2(b)).

**Software:** Previous work on routing for MaxCut used TFD \[10\], LPG \[13\], CPT \[20\], POPF \[6\], and SGPlan \[5\] \[12\]. We exclude CPT due to poor scalability (for both Graph Coloring and Max Cut) and replace POPF with the more modern code of another planner, OPTIC \[3\], in the same family. All planners were run in the anytime setting (except SGPlan which does not have this mode). For solving the QI-as-planning problem, we use the classical planner Fast Downward \[16\] with the LAMA 2011 \[23\] configuration.

**Problem specifications:** We test our approach on a range of randomly selected Graph Coloring instances with 4, 5, and 8 vertices and either the “line” or “ring” mix-graph. They are shown in Figure 5(a–d) as graphs G1–4. For example, graph G2R4 (Table 1 and 2) and 3 means solving graph G2 in Figure 5 with the “Ring” mix-
graph with 4 colors. The number of vertices \( n \) in the graph and the number of colors \( k \) in the mix-graph will require the number of physical qubits \( n \cdot k \) within the range of 12-24 qubits, as described in the previous paragraph.

**Gate durations**: For all hardware architectures and for all edges in the hardware chips, the following gate durations are used: \( \text{dur}(\text{SWAP}) = 4 \), \( \text{dur}(\text{MOVE}) = 4 \), \( \text{dur}(\text{PS}) = 3 \), \( \text{dur}(\text{SWAP-PS}) = 4 \), \( \text{dur}(\text{MIX}) = 1 \), and \( \text{dur}(\text{SWAP-MIX}) = 1 \). These are effective durations based on logical gate synthesis using a common native gate sets, e.g., those available on Rigetti’s chips [1]. Results were collected on a RedHat Linux VM running on a Macbook Pro with 4GB of RAM. The runtime limit was set to 600 seconds for problems involving 12–16 qubits and 1200 seconds for problems involving 20–24 qubits.

Table 1: Plan quality comparison in solving problems shown in Figure 5 with different hardware architectures shown in Figure 2 and [3]. Qubit initialization is done manually using expert knowledge, similar to those in Figure 2 bold values indicate the best overall makespan. \( - \) indicates either the planner ran out of time before finding a solution (OPTIC) or crashed (SGPlan).

| Graph  | TFD  | OPTIC | LPG  | SGPLAN |
|--------|------|-------|------|--------|
| Rigetti-12 | G1R3 | 28    | 28   | 31     | 61     |
| Google-12 | G1L3 | 27    | 42   | 33     | 44     |
| IBM-12   | G1L3 | 31    | 38   | 41     | 68     |
| Rigetti-16 | G1R3 | 22    | 43   | 46     | 83     |
| Google-16 | G1L3 | 23    | 37   | 31     | 51     |
| IBM-16   | G1L3 | 17    | 30   | 36     | 39     |
| Rigetti-16 | G1R4 | 31    | -    | 80     | 94     |
| Google-16 | G1R4 | 74    | -    | 119    | 156    |
| IBM-16   | G1R4 | 19    | 46   | 20     | 54     |
| Rigetti-16 | G1R4 | 76    | 49   | 27     | 48     |
| IBM-16   | G1R4 | 43    | -    | 26     | 20     |
| Google-20 | G1R4 | 79    | 38   | 49     | 29     |
| IBM-20   | G1R4 | 64    | -    | 86     | 106    |
| IBM-24   | G1R4 | 113   | -    | 94     | -      |
| Google-24 | G1R3 | 125   | 64   | 83     | -      |

Table 2: Comparing against analytical bounds for special hardware architectures: grid and line. Highlight in bold are makespan values that are better than the analytical bound. Underlined values are the best makespan produced by any planner when this best makespan is worse than the analytical bound.

| n\times k | Analyt. Bound | TFD  | OPTIC | LPG  | SGPLAN |
|-----------|---------------|------|-------|------|--------|
| 4 \times 3 Grid | 19  | 20   | 35   | 16   | 13     |
| 4 \times 4 Grid | 20  | 30   | 56   | 20   | 38     |
| 5 \times 4 Grid | 24  | 54   | 79   | 79   | 46     |
| 8 \times 3 Grid | 35  | 25   | 53   | 36   | -      |
| 8 \times 3 Line | 64  | 51   | 77   | 48   | 90     |
| 4 \times 4 Line | 80  | 71   | 116  | 107  | 177    |
| 5 \times 4 Line | 100 | 118  | -    | 140  | 194    |
| 8 \times 3 Line | 125 | 94   | -    | 137  | 267    |

### 6.1 Solving Circuit Routing with Temporal Planner

Table 1 compares results between 4 temporal planners. Overall, TFD and LPG are the only two planners that can solve all problems within the time limit. In terms of solution quality, TFD is most often the best planner, especially for smaller problems. However, each planner has at least one case where it performs best. SGPlan generally returns the worst quality plan but it also performs the best in the two problems on IBM 16-qubit architecture. With regard to ring vs line mix-graph, as expected, the ring version of the 12-qubit problems normally has slightly longer makespan value than the line counterpart, given that it requires additional MIX goal gates. Between different hardware architectures, the Rigetti machine has many fewer connections for the same chip size (12 or 16-qubit), which leads to fewer parallel routes to move qstates. This led to longer makespan plans, in general, compared to solving the same problems on the Google and IBM architectures. Comparing the Google and IBM architectures of the same size, we expect planners should be able to find equal or shorter makespan plans given that they have the same overall shape except that the IBM ones have some additional connections. While that generally holds true for the 12-qubit version, looking at the results for the 16-qubit version we see TFD, OPTIC, and LPG perform worse on the IBM architecture than the Google architecture. It seems that the additional connections enlarge the planning search space and confuse the planners: they are not able to exploit the additional connectivity to find better quality plans. SGPlan is the only planner that showed marked better performance on the IBM 16-qubit architecture.

Table 3: Improvement in makespan when solving a problem using qubit initialization provided by a classical planner (Section 5). Example: entry 8.1% (8/10) for cell IBM-16, G2R4, OPTIC means: among 10 randomly generated QIs for solving G2R4 on IBM-16, OPTIC can solve 8 with random QI while it can solve all 10 with QIs produced by the Fast Downward classical planner solving the same random problems. Across the 8 problems that are solved with both QI setups, the average makespan improvement is 8.1%. When the number of solved problem is not listed, it means all 10 are solved with both QI options. RED indicates entries where the Fast Downward’s QI performs worse than random QI.

| Graph  | TFD  | OPTIC | LPG  | SGPLAN |
|--------|------|-------|------|--------|
| Rigetti-12 | G1R3 | 17.9% | 14.4% | 19.1% |
| Google-12 | G1R3 | 10.5% | 7.2%  | 3.52% |
| IBM-12   | G1R3 | 9.7%  | 7.9%  | 5.7%  |
| Rigetti-16 | G1R4 | 16.3% | 12.3% | 15.1% |
| Google-16 | G1R4 | 9.2%  | 2.1%  | 10.9% |
| IBM-16   | G1R4 | 10.12%| 18.4% | 17.4% |
| Rigetti-16 | G2R4 | 13.6% | 23.8%(7/10) | 15.7% |
| Google-16 | G2R4 | 20.4% | 24.6%(8/10) | 18.1% |
| IBM-16   | G2R4 | 7.4%  | 5.3%  | 12.3% |
| Rigetti-20 | G3R4 | 17.5%(10/9) | 7.9%(9/10) | 11.3% |
| IBM-20  | G3R4 | 11.2% | 2.3%  | 13.0% |
| IBM-24  | G3R4 | 6.3% (7/6) | 8.1%(8/10) | 7.2% |
| Rigetti-24 | G4R3 | -     | 23.0% | 26.4%(4/9) | 23.7% |
| IBM-20 | G4R3 | 12.6% | (2/3) | -      |
| IBM-24  | G4R3 | 6.8%(9/9) | (0/2) | -      |

### 6.2 Planner vs Analytical Bounds

Without another systematic approach to solve Routing for Graph Coloring to compare with, one question remains: how good is the quality of solutions returned by temporal planners in this domain? For comparison, we can use simple manually constructed solutions, which are currently available for certain problem setups, as an upper bound [21]. Recall that for coloring a graph of \( n \) vertices with \( k \) colors on a hardware chip, we use \( n \cdot k \) qubits. For hardware that supports the gates described in Section 5, we can get valid plans for the two hardware architectures: an \( n \cdot k \)-“grid” layout and a \( n \cdot k \)-“line” layout with the following makespans:

\[
\text{makespan}_{\text{LINE}} \leq n \cdot 7\text{SWAP-PS} + nk \cdot 7\text{SWAP} + k \cdot 7\text{SWAP-MIX}
\]

\[
\text{makespan}_{\text{GRID}} \leq n \cdot 7\text{SWAP-PS} + k \cdot 7\text{SWAP-MIX}
\]
This can be accomplished through a predetermined qubit initialization and operation sequence such that while there will be SWAP gates required for the “line” layout, the “grid” layout only needs combined gates (i.e., SWAP-MIX and SWAP-PS) to accomplish all goal gates. Table 3 shows that while each planner’s performance is quite inconsistent, the best plan returned by the planning approach compare well with reasonable upper bounds for those “grid” and “line” chip layout.

### 6.3 Qubit Initialization as Classical Planning

To measure the effect of qubit initialization for Graph Coloring by solving a classical planning problem, for each of the 15 problem configurations described in the previous Section 6.1 shown in Table 1 we: (1) generate 10 random qubit initializations; (2) use the classical planner Fast Downward to solve the qubit initialization problem as described in Section 6.1 (time limit: 200 seconds); (3) solve two versions of the problem with: (i) random initialization and (ii) with initialization given by the solution returned by Fast Downward. Table 5 shows the makespan improvement of using the same plan setup, provided by the OPTIC planner. It’s also worth pointing out that existing temporal planners are still not able to solve that problem effectively. Only one best makespan is found using this problem setup, provided by the OPTIC planner. It’s also worth pointing out that while TFD is the most promising planner for routing, it performs worst on Routing-I with only 5/15 problems solved. Consistent with the results shown in Table 3 using the QI result provided by the Fast Downward planner, all three planners produce smaller makespan values (both average and best) compared to the random QI counterpart.

In summary, at large scale and for general instances, it is infeasible to manually solve the QI problem; for those cases, we show that the initialization process can be automated using a classical planner. The most promising planner is TFD and it should be the first one to try out. However, given that SGPlan is by far the fastest among all 4 tested planners, solving all tested problems within a few seconds, it’s also worth running it besides other planners. While SGPlan is very inconsistent, it sometimes (see Table 2 and 3) produces plans with makespan values much lower than other planners.
7 Conclusion and Future Work

In this paper, we describe our recent investigation into using model-based planning technology to solve the quantum circuit routing for QAOA applied to the Graph Coloring problem: temporal planner for solving the Routing and classical planner for solving the QI problem. Our empirical evaluation shows that temporal planners can solve problems with diverse setups effectively and compare reasonably to the best known analytical bounds on special cases. Qubit initialization as classical planning, utilising the Fast Downward planner, provides makespan improvement in the majority of problem configurations and provides an attractive alternative to manual qubit initialization using domain expert knowledge.

There are several directions we are pursuing in future work. First, we are working on running some plans produced by the temporal planners described in this paper on actual, physical hardware chips. Second, besides strengthening our current approach of using classical planning for qubit initialization with alternative PDDL encodings, some go beyond accomplishing just the PS phase by combining both the PS and MIX phases, we are also experimenting with several other approaches to QI such as posing it as a Quadratic Assignment(QA) problem, which can then be solved using a quadratic programming solver such as CPLEX. While the initial result show poor scaling for the quadratic programming formulation, some heuristic approaches for solving the QA problem look promising. Third, we would like to analyze better the synergy between different temporal planning algorithms and the problem structures that are most suitable to them. Lastly, several portfolio approaches have been showing good performances at the recent International Planning Competition (IPC); we would like to investigate their performance on the Routing for Graph Coloring domain, and compare them to our current set of temporal planners used in this paper.

REFERENCES

[1] Deanna M. Abrams, Nicolas Didier, Blake R. Johnson, Marcus P. da Silva, and Colm A. Ryan, 'Implementation of the XY interaction family by calibration of a single pulse', to be published, (2019).
[2] Frank Arute, Kunal Arya, Ryan Babbush, Dave Bacon, Joseph C. Bardin, Rami Barends, Rupak Biswas, Sergio Boixo, Dmitriy Sankin, David Schuster, and Vijay V. Vaitheeswaran, 'Quantum supremacy using a programmable superconducting processor', *Nature*, 574(7797), 505–510, (2019).
[3] J. Benton, Amanda Coles, and Andrew Coles, 'Temporal planning with preferences and time-dependent continuous costs', in *Proceedings of the Twentieth-Second International Conference on Automated Planning and Scheduling (ICAPS-12)*, (2012).
[4] Kyle E. C. Booth, Minh Do, J. Christopher Beck, Eleanor Rieffel, Davide Venturelli, and Jeremy Frank, 'Comparing and integrating constraint programming and temporal planning for quantum circuit compilation', in *Proceedings of the Twenty-Eighth International Conference on Automated Planning and Scheduling (ICAPS2018)*, pp. 366–374, (2018).
[5] Xiyong Chen and Benjamin Wah, 'Temporal planning using subgoal partitioning and resolution in SGPlan', *Journal of Artificial Intelligence Research*, 26, 323 – 369, (2006).
[6] Amanda Coles, Andrew Coles, Maria Fox, and Derek Long, 'Forward-chaining partial-order planning', in *Proceedings of the Twentieth International Conference on Automated Planning and Scheduling (ICAPS-10)*, (2010).
[7] AD Corcoles, A Kandala, A Javadi-Abhari, DT McClure, AW Cross, K Temme, PD Nation, M Steffen, and JM Gambetta, 'Challenges and opportunities of near-term quantum computing systems', *arXiv preprint arXiv:1905.06677*, (2019).
[8] Alexander Cowtan, Silas Dilkes, Ross Duncan, Alexandre Krajenbrink, Will Simmons, and Seyon Sivarajah, 'On the qubit routing problem', *arXiv preprint arXiv:1902.08901*, (2019).
[9] Burkard Rainer Ernst, Eranda Dragot-Cela, P.M. Pardalos, and L.S. Pitsoulis, *The quadratic assignment problem*, volume 2, 234–337, Springer, 1998.
[10] Patrik Eyerich, Robert Mattmüller, and Gabriele Röger, 'Using the context-enhanced additive heuristic for temporal and numeric planning', in *Proceedings of the 19th International Conference on Automated Planning and Scheduling*, pp. 318 – 325, (2009).
[11] Edward Farhi, Jeffrey Goldstone, and Sam Gutmann, 'A quantum approximate optimization algorithm.', in *arXiv preprint arXiv:1411.4028*, (2014).
[12] Maria Fox and Derek Long, 'PDDL2.1: An extension to pddl for expressing temporal planning domains', *Journal of Artificial Intelligence Research*, 20, 61 – 83, (2003).
[13] Alfonso Gerevini, Alessandro Saetti, and Ivan Serina, 'Planning through stochastic local search and temporal action graphs', *Journal of Artificial Intelligence Research*, 20, 239 – 290, (2003).
[14] Pranav Gokhale, Yongsheng Ding, Thomas Propson, Christopher Winkler, Nelson Leung, Yunong Shi, David I Schuster, Henry Hoffmann, and Frederic T Chong, 'Partial compilation of variational algorithms for noisy intermediate-scale quantum machines', in *Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture*, pp. 266–278. ACM, (2019).
[15] Stuart Hadfield, Zhihui Wang, Bryan O’Gorman, Eleanor G Rieffel, Davide Venturelli, and Rupak Biswas, 'From the quantum approximate optimization algorithm to a quantum alternating operator ansatz', *Algorithms*, 12(2), 34, (2019).
[16] Malte Helmert, 'The Fast Downward planning system', *Journal of Artificial Intelligence Research*, 26, 191–246, (2006).
[17] Toshinari Itoko, Rudy Raymond, Takashi Immachi, and Atsushi Matsuo, 'Optimization of quantum circuit mapping using gate transformation and commutation', *Integration*, (2019).
[18] Guish Li, Yufei Ding, and Yuan Xue, 'Tackling the qubit mapping problem for NISQ-era quantum devices', in *Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems*, pp. 1001–1014. ACM, (2019).
[19] Prakash Murali, Norbert Matthias Linke, Margaret Taron, Ali Javadi Abhari, Nhung Hong Nguyen, and Cinthia Huerta Alderete, 'Fall-stack, real-system quantum computer studies: Architectural comparisons and insights', *arXiv preprint arXiv:1905.11349*, (2019).
[20] Angelo Oddi and Riccardo Rasconi, 'Greedy randomized search for scalable compilation of quantum circuits', in *Proceedings of the Fifteenth International Conference on the Integration of Constraints Programming, Artificial Intelligence, and Operations Research (CPAIOR2018)*, pp. 446–461, (2018).
[21] Bryan O’Gorman, William J. Huggins, Eleanor G Rieffel, and K. Birgitta Whaley, 'Generalized swap networks for near-term quantum computing', 2019.
[22] Riccardo Rasconi and Angelo Oddi, 'An innovative genetic algorithm for the quantum circuit compilation problem', in *Proceedings of the Thirty-Third AAAI Conference on Artificial Intelligence (AAAI2019)*, (2019).
[23] Silvia Richter and Matthias Westphal, 'The LAMA planner: Guiding cost-based anytime planning with landmarks.', *Journal of Artificial Intelligence Research*, 39, 127–177, (2010).
[24] Davide Venturelli, Minh Do, Bryan O’Gorman, Jeremy Frank, Eleanor Rieffel, Kyle EC Booth, Thanh Nguyen, Parvathi Narayan, and Sashy Nanda, 'Quantum circuit compilation: An emerging application for automated reasoning', *ICAPS 2019 Workshop SPARK*, (2019).
[25] Davide Venturelli, Minh Do, Eleanor Rieffel, and Jeremy Frank, 'Temporal planning for compilation of quantum approximate optimization circuits', in *Proceedings of The 26th International Joint Conference on Artificial Intelligence (IJCAI17)*, (2017).
[26] Vincent Vidal and Hector Geffner, 'Branching and pruning: An optimal temporal POCL planner based on constraint programming', *Artificial Intelligence Journal*, 170(3), 298335, (2006).
[27] Zhihui Wang, Nicholas C Rubin, Jason M Dominy, and Eleanor G Rieffel, 'Optimization of quantum circuit mapping using gate transformation and commutation', in *Proceedings of the Twentieth-Second International Conference on Automated Planning and Scheduling (ICAPS-12)*, pp. 366–374, (2018).
[28] Alwin Zulehner, Alexandre Paler, and Robert Wille, 'An efficient methodology for mapping quantum circuits to the IBM QX architectures', *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, (2018).