Beam Test of BTeV Pixel Detectors

J.C. Wang, J.A. Appel, M. Artuso, J.N. Butler, G. Cancelo, G. Cardoso, H. Cheung, G. Chiodini, D.C. Christian, A. Colautti, R. Coluccia, M. Di Corato, E.E. Gottschalk, B.K. Hall, J. Hoff, P. A. Kasper, R. Kutschke, S.W. Kwan, A. Mekkaoui, D. Menasce, C. Newsom, S. Sala, R. Yarema, and S. Zimmermann

Abstract

The silicon pixel vertex detector is one of the key elements of the BTeV spectrometer. Detector prototypes were tested in a beam at Fermilab. We report here on the measured spatial resolution as a function of the incident angles for different sensor-readout electronics combinations. We compare the results with predictions from our Monte Carlo simulation.

Key words: BTeV; Pixel; Silicon

1 Introduction

BTeV is an experiment being constructed at the Fermilab $p\bar{p}$ collider, designed to study mixing, CP violation, and rare decays of beauty and charm hadrons. This experiment exploits two advantages of the “forward” direction: the correlation in the direction of the $b\bar{b}$ pair produced, and the boost that allows an easier identification of detached vertices. This allows for efficient flavor tagging and sensitivity to a great variety of heavy flavor decays (1).

1 Corresponding author
The pixel vertex detector is one of the key elements of the BTeV spectrometer. It is located in the center of the detector, inside an 1.6 T dipole magnet. The pixel technology is chosen for its higher radiation resistance and superior pattern recognition capability, which is essential to the detached vertex trigger (2), that depends extremely on pixel information on the first level.

During 1999-2000 fixed target run at Fermilab, several single chip pixel detector prototypes were tested, with different front end readout chips. The goal was to determine the spatial resolution as function of particle angle of incidence, readout digitization accuracy, sensor bias and readout thresholds. We also wanted to gain operational experience and to look for potential problems.

A detailed Monte Carlo (MC) simulation was developed to predict spatial resolution and occupancy for different sensors and front-end chips. MC and data are compared below to test our understanding of these detectors.

2 The experimental apparatus

The data were collected using a 227 GeV/c pion beam. Figure 1 shows the experimental setup. The pixel devices under test were located between two stations of silicon microstrip detectors (SSD’s), that provide tracking information, to an accuracy of about 2.1 μm in the x direction on pixel planes, that corresponds to the “small pixel dimension”. The pixel cell is rectangular (50μm × 400μm). In the resolution we report, the contribution from tracking precision is not taken out. The pixel devices were mounted on printed circuit boards (PCB’s), which fit tightly into slots machined in an aluminum box. The slots allowed a single detector to be positioned normal to the incident beam direction or at different angles.

The pixel sensors under test were all from the “first ATLAS prototype submission” (3). The pixel collection electrodes are n+ doped on n substrate, with p-stop or p-spray insulation techniques. Different type of sensors were indium bump bonded to two different versions of the front end readout chip developed
at Fermilab (4). Two sensors of p-stop and p-spray types from CiS were bump bonded to FPIX0 chip, and two from Seiko were bump bonded to FPIX1 chip. Both chips provide zero-suppressed analog information. The FPIX0 output was analog and digitized by an external 8 bit flash ADC (FADC). The FPIX1 included a 2-bit FADC in each cell.

Two scintillation counters were positioned upstream and downstream of the silicon telescope. The readout was triggered by the coincidence of signals from these two scintillation counters, and the FAST OR output signal from the FPIX0 p-stop detector.

3 Monte Carlo Simulation

A detailed Monte Carlo simulation was developed to predict the charge sharing and spatial resolution of silicon pixel detector (5). We compared the simulation with beam test results to determine the validity of the simulation model.

In an $n^+n^-$ detector, the charge carriers collected at the pixel electrodes are electrons. A minimum ionizing particle (MIP) crossing silicon sensor, deposits energy along its path, producing electron-hole pairs. The charge clouds drift along electric field, and spread laterally due to diffusion. The mobility dependence upon electric field and temperature is included in the simulation (6). In simulating the energy deposition, we take into account the atomic structure of the material (7). The processes determining the energy loss are: excitation, low energy ionization and energetic knock-on electrons ($\delta$-rays). The treatment of $\delta$-rays is similar to reference (8).

Pixel detectors feature very low electronic noise. In particular, the equivalent noise charge (ENC) is about 110 $e^-$ for FPIX0-pstop and FPIX1-pstop. The external FADC introduces extra noise of about 400 $e^-$(9). The discriminator thresholds are 2500 and 3780 $e^-$ for FPIX0-pstop and FPIX1-pstop respectively, with spread of about 400 $e^-$. The effects of amplifier, threshold and ADC accuracy are included in the simulation.

4 Results

4.1 Charge collection

Charge collection is studied with FPIX0-instrumented sensors, because of the 8-bit digitization resolution. The measured pulse height distributions are well
fitted using a Landau distribution convoluted with a Gaussian. For the CiS p-spray sensor, we find sizable charge collection inefficiency on the column boundaries. This is consistent with previous measurements made by the ATLAS collaboration (10). This feature is attributed to a design flaw and is not intrinsic of the p-stop technique.

The average charge collected by CiS p-stop sensor is about 30,100 $e^-$, with a most probable charge of 24,700 $e^-$. For CiS p-spray, we observe a 24% inefficiency in charge collection. The average charge is about 23,100 $e^-$ and most probable charge is 20,000 $e^-$. 

\subsection*{4.2 Charge sharing}

The charge deposited by a single track is often shared by more than one pixel. The amount of charge sharing is determined by the number of pixel cells crossed by the track, and by the diffusion induced spread of the electrons drifting in the silicon.

The fraction of the time that each cluster size (number of pixels in narrow dimension) is observed is shown in Figure 2 for FPIX0-pstop. The data shows clearly the dominance of two pixel clusters within the nominal BTeV acceptance of 18 degrees. The MC simulation gives an excellent description of the data.

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{fig2.png}
\caption{Measured charge sharing of CiS p-stop sensor bump bonded to FPIX0 readout chip shown as symbol. The curves are results of our simulation.}
\end{figure}

We now study the influence on the charge sharing of different detector bias voltages and readout threshold settings. For large incident angle tracks, charge
sharing is mainly determined by geometry; the effect of bias voltage is negligible. At small angles, the charge sharing is affected by diffusion. Low bias voltage results in longer collection time, and thus increases the charge sharing. As will be discussed later, this improves the spatial resolution at small angles. As expected, the discriminator threshold is important at all track angles. Lower threshold always translates directly into more precise position interpolation.

4.3 Spatial resolution

The track parameters are fitted using SSD’s and other pixel detectors in the telescope. The projection point of the track on the pixel plane under study is used as the predicted position. The measured coordinate is given as the center of gravity of the pixel cluster associated with the track. For clusters with more than 1 pixel, a linear $\eta$ correction is applied. For clusters with 2 pixels, $\eta$ is defined as the relative charge difference of the 2 pixels. For clusters with more pixels, charges of head and tail pixels are used.

For different track incident angles, the difference between predicted and reconstructed position (residual) distributions are studied. The measured spatial resolutions are derived as standard deviations obtained from a Gaussian fit to these distributions. The resolutions as function of incident angle are shown in Figure 3. The experimental results are in very good agreement with the simulation. The small discrepancy comes from imperfect alignment.

![Fig. 3. Spatial resolution of p-stop sensor bump bonded to FPIX0 readout chip, shown in symbol are measurement, and curve are simulation.](image)

We have computed the resolution with binary information from each pixel hit, also shown in Figure 3. One interesting feature in binary mode is the oscillation of spatial resolution as the incident angle changes. This oscillation
comes from the change of dominant cluster size shown in Figure 2. This is also the reason why for small incident angle tracks, the resolution improves with the decreasing of the sensor bias voltage above depletion voltage with analog readout. These results show why an analog readout is the chosen solution for BTeV.

The spatial resolutions of FPIX1 p-stop sensor are shown in Figure 4(a). The resolution of FPIX1 p-stop is about 1 µm worse than FPIX0 p-stop. Most of the deterioration comes from the higher threshold. The FPIX1 instrumented detector was operated with a discriminator threshold of 3780 e−, while the FPIX0-instrumented detector was operated with a discriminator threshold of 2500 e−. Figure 4(b) shows the MC simulation results with the same threshold for 8-bit and 2-bit ADC. The 2-bit ADC results are quite good and give us confidence that the 3-bit ADC planned for our final readout electronic (FPIX2) [11] will provide excellent performance.

![Fig. 4. Comparisons of spatial resolution with different digitization accuracy: (a) Measurements with FPIX1 2-bit instrumented p-stop detector (triangle), and FPIX0 instrumented detector (solid dot). The discriminator thresholds are different. (b) MC simulated resolution for 8-bit (solid line), and 2-bit (dotted line) with same threshold.]

4.4 Occupancy test

One of the crucial parameters in design of pixel readout chip is occupancy. It is especially important for chips close to the beam line where track density is higher.

In a short test, a diamond target was placed upstream of the four plane pixel telescope. Multi-particle interactions were recorded and analyzed (see Fig-
ure 5). The track density is factor of 10 larger than expected at BTeV.

Fig. 5. Multi-particle event recorded from 4 plane pixel telescope, with an upstream diamond target.

5 Summary

A test beam has shown that the pixel technology chosen for BTeV performs according to expectation. Two generations of pixel readout chips FPIX0 and FPIX1 are used, with ATLAS sensor prototypes bump-bonded to them. The spatial resolution with 2-bit analog information is quite good, and demonstrates that the final version of the front end electronics featuring 3 bit FADC will provide an excellent performance that will allow us to achieve our physics goals.

References

[1] A. Kulyavtsev, et al., hep-ex 0006037.
[2] E. E. Gottschalk, In These Proceedings.
[3] T. Rohe, et al., *Nucl. Instr. and Meth.* A 409 (1998) 224.
[4] D. C. Christian, In These Proceedings.
[5] M. Artuso, J. C. Wang, hep-ex/0007054.
[6] R. Kaufmann, B. Henrich, *Charge Drift in Silicon*, CMS Internal Note 2005/000.
[7] GEANT, CERN Program Library Long Writeup W5013 (October 1994).
[8] M. Pindo, *Nucl. Instr. and Meth.* A 395 (1997) 360.
[9] G. Chiodini, et al., hep-ex/0009023.
[10] F. Ragusa, *Nucl. Instr. and Meth.* A 447 (2000) 184.
[11] A. Mekkaoui, Proceeding of Pixel 2000.