Submitted to JINST (TWEPP2021)

QTIA, a 2.5 or 10 Gbps 4-Channel Array Optical Receiver ASIC in a 65 nm CMOS Technology

H. Sun, a,b,1 X. Huang, a C.-P. Chao, c S.-W. Chen, c B. Deng, d D. Gong, a,2 S. Hou, e G. Huang, b S. Kulis, f C.-Y. Li, c C. Liu, a T. Liu, a P. Moreira, f Q. Sun, g J. Ye, a
L. Zhang, a,b,1 W. Zhang, a,b,1

a Southern Methodist University, Dallas, TX 75275, USA
b Central China Normal University, Wuhan, Hubei 430079, PR China
c APAC Opto Electronics Inc., Hsinchu, 303, Taiwan
d Hubei Polytechnic University, Huangshi, Hubei 435003, China
e Academia Sinica, Nangang, Taipei 11529, Taiwan
f CERN, 1211 Geneva 23, Switzerland
g Fermi National Accelerator Laboratory, Batavia, IL 60510, USA

E-mail: dgong@smu.edu

ABSTRACT: The Quad transimpedance and limiting amplifier (QTIA) is a 4-channel array optical receiver ASIC, developed using a 65 nm CMOS process. It is configurable between the bit rate of 2.56 Gbps and 10 Gbps per channel. QTIA offers careful matching to both GaAs and InGaAs photodiodes. At this R&D stage, each channel has a different biasing scheme to the photodiode for optimal coupling. A charge pump is implemented in one channel to provide a higher reverse bias voltage, which is especially important to mitigate radiation effects on the photodiodes. The circuit functions of QTIA successfully passed the lab tests with GaAs photodiodes.

KEYWORDS: Front-end electronics for detector readout; Optical detector readout concepts; Radiation-hard electronics; VLSI circuits.

1 Visiting scholars at SMU and performed this work at SMU.
2 Corresponding author.

This manuscript has been authored by Fermi Research Alliance, LLC under Contract No. DE-AC02-07CH11359 with the U.S. Department of Energy, Office of Science, Office of High Energy Physics.
1. Introduction

High-speed optical data communication is widely used for on-detector readout electronics in high-energy physics (HEP) experiments. In the optical receiver end, radiation-induced degradation of photodiode is one of the most challenging issues. Many studies on photodiodes in radiation, mostly by the European Organization for Nuclear Research (CERN), indicate that the degradation causes significant changes on GaAs and InGaAs photodiodes \[1,2,3\]. For InGaAs photodiodes, radiation increases the dark current (up to 1 mA) and the junction capacitance (up to several pF), respectively shown in figure 6 and figure 7(a) of [1]. GaAs photodiodes suffer from a significant loss in responsivity due to radiation, as shown in figure 5 of [1] and figure 4 of [2]. A higher reverse bias voltage for photodiodes may overcome these issues. Based on these findings, we designed and prototyped a quad transimpedance and limiting amplifier ASIC named QTIA with fully differential architecture and an on-chip charge pump to research mitigation options.

2. Circuit Design

2.1 Overall structure

QTIA has four channels with a fully differential architecture. The block diagram of the QTIA is shown in figure 1. For each channel, a PIN Photodiode is AC coupled to the transimpedance amplifier (TIA) using on-chip capacitors. An on-chip biasing circuit provides proper biasing voltage for the photodiode even after irradiation.

A fully differential cascade TIA with programmable feedback resistance is designed to achieve low noise and adjustable bandwidth. The limiting amplifier (LA) comprises two stages with shared inductors and two active feedback stages to achieve high gain and bandwidth. AC coupling connection is applied between TIA and LA. The received signal strength indicator (RSSI), designed for optical alignment, is also implemented in this chip. The output driver has an adjustable output amplitude to interface with an external 100 Ω differential load. A DC offset-cancellation (DCOC) circuit feeds back the control voltage to the LA’s second input stage.
power supplies of QTIA are 2.5 V and 1.2 V, separately, to avoid power interferences. A generic I2C module is used to configure the biasing currents and bandwidth.

Figure 1: Overall structure of QTIA.

2.2 Photodiode bias circuit

The photodiode bias circuit is designed to maintain high AC impedance but relative low DC impedance, as shown in figure 2(a). The Up-bias circuit is realized by a PMOS transistor with source degeneration and maintains a high AC impedance. The high AC impedance suppresses the photodiode bias voltage (VPD) noise and lowers the cut-off frequency with a reasonable size of the on-chip AC coupling capacitor. The Down-bias circuit comprises an NMOS transistor with source degeneration, and it has the equivalent AC impedance as the Up-bias circuit.

In the prototype chip, the bias circuits in all channels are different for the convenience of studying the circuits’ properties in the tests. Channel 2 only implements an Up-bias circuit, and the photodiode’s anode (IN) is grounded. In contrast, channel 3 implements a Down-bias circuit and directly connects the photodiode’s cathode (PDC) to VPD. VPD is tied to a 2.5 V power supply in channel 2 and channel 3. Both Up-and Down-bias circuits are used in channel 1 and channel 4. A charge pump is implemented in channel 1 to raise the photodiode bias voltage to more than 5 V, while the bias voltage is provided through an external power pad in Channel 4. A higher bias voltage overcomes the high DC bias current of InGaAs photodiodes due to irradiation.

2.3 Transimpedance Amplifier

The differential TIA transfers an optical current to a differential voltage, as shown in figure 2(b). The feedback resistors are programmable to adjust the transimpedance gain ranging from 45 dB to 53 dB and the bandwidth between 3 GHz and 9 GHz, corresponding to 2.56 Gbps and 10 Gbps data rate options. In the case of a high gain loop, the cascade structure is usually used to avoid the Miller effect [3]. Since the voltage amplifier has a relatively low loop gain (around 3) to favor the high bandwidth design for 10 Gbps data rate, it is not worth adding a cascade transistor to reduce the extra capacitance load due to the Miller effect. The power supply of TIA is chosen as 2.5 V to overcome the voltage drop of the resistors R1 and R2. Thus, the bias transistors (M3, M4, and M5) are added to ensure that the voltage across each transistor never exceeds 1.2 V for device reliability. The bias currents are also programmable for the different data rates.
Figure 2: Schematic of the Photodiode bias circuit (a) and the transimpedance amplifier (b).

2.4 Charge pump

A cross-coupled charge pump is designed to raise the bias voltage to the dual bias circuit for the photodiode used in channel 1. As shown in figure 3, the power supply of the charge pump is 2.5 V. To achieve the output voltage of over 5 V, three stages of voltage doublers with the dual-branch structure are employed [4]. A ring voltage-controlled oscillator (VCO), consisting of five inverters with a frequency of about 400 MHz, generates three pairs of clock signals (CLK and CLKB) to control the charging and discharging processes. The clock signals work in different phases (ΔT ≈ 1 ns) to decrease the transient current peak on the power supply and improve pumping efficiency. The reliability of all the transistors and capacitors is carefully verified to protect the circuits because the output voltage is much higher than 1.2 V, especially in the last two stages. The output voltage ranges from 5.4 V to 9.7 V, with the ripple voltage below 10 mV. The load current varies from 10 µA (pre-irradiation level) to 1.25 mA (post-irradiation level) in the simulation.

Figure 3: Schematic of the charge pump in channel 1.

3. Test results

QTIA has been fabricated in a 65 nm CMOS process. The layout of QTIA is shown in figure 4 (a). The chip is 2 mm × 2 mm. To characterize the functions, QTIA is assembled in the ultra-small and lightweight optical module, QTRx, together with a 4-channel array laser driver named QLD. QTIA was wire bonded to a high-speed array GaAs PIN Photodiode with a typical responsivity of 0.6 A/W and a parasitic capacitance of 90 fF.
Figure 4(b) presents the output eye diagram of channel 4 measured at 2.56 Gbps for -6 dBm input power using a $2^7-1$ pseudo-random binary sequence (PRBS). The nominal differential output amplitudes remain constant at 400 mVpp, even for small input signals down to -18 dBm. The rise time is 40 ps, and the total jitter of 38.5 ps (around 0.1 Unit Interval) is combined by a random jitter of 1.8 ps and a deterministic jitter of 16.7 ps. The power consumption is below 120 mW and 72 mW, respectively, for channel 1 with a charge pump and other channels without a charge pump. QTIA was also preliminary measured and performed at 10 Gbps. A well-open eye diagram of channel 4 at 10 Gbps for –6 dBm input power was obtained in figure 4(c).

Figure 4: Layout of QTIA (a), output eye diagrams of channel 4 for -6 dBm input power at 2.56 Gbps (b) and 10 Gbps (c).

QTIA performances at 2.56 Gbps versus input optical power are summarized in Figure 5. Channel 4 displays a sensitivity of –17 dBm for a bit error rate (BER) of 1E-12. As expected, the fully differential structure with photodiode bias circuits on both sides has an improved gain of about 3 dB. The on-chip charge pump in channel 1 outputs between 6.5 V and 7 V and provides comparable sensitivity and jitter performance with an external bias voltage of 2.5 V in channel 4. The output swings and power consumptions are stable with different input power.

Figure 5: QTIA performance at 2.56 Gbps: Sensitivity (a), total jitter (b), and output amplitude (c) versus input optical power.

At 2.56 Gbps and for -6 dBm input power, the effects of photodiode bias voltage were studied in Channel 4. As shown in Figure 6(a), the jitter performance can be optimized with a higher VPD (still below 2.5 V) due to the junction capacitance decrease and the bandwidth enhancement. Figure 6(b) illustrates the measured DC currents across the photodiodes, estimating half of input optical currents. The stable currents indicate that the pre-irradiated gain of responsivity is relatively small with a higher bias voltage for the tested GaAs Photodiode.
Figure 6: Total jitter (a) and DC currents across the photodiodes (b) versus PD bias voltage of channel 4 at 2.56 Gbps.

4. Conclusion and Outlook

A 2.56 or 10 Gbps quad-channel transimpedance and limiting amplifier prototype chip has been developed to mitigate the irradiation-induced degradation of GaAs and InGaAs photodiodes. The circuit functions of this chip QTIA successfully passed the lab tests with GaAs photodiodes. As expected, the photodiode bias circuit on both sides (Up and Down) has better performance due to an extra gain of 3 dB. The on-chip charge pump used in Channel 1 outputs over 6 V. This channel provides comparable sensitivity and jitter performance with the reference channel with an external bias voltage. A higher photodiode bias voltage leads to better jitter performances, possibly due to a reduced junction capacitance.

The benefits of an on-chip charge pump in radiations can be foreseen with both GaAs and InGaAs photodiodes. The on-chip charge pump ensures that the optimal voltage across photodiodes can be guaranteed, and the dual bias circuit for photodiodes can be adopted, even with a large dark current of InGaAs photodiodes after radiation. The effects of a higher bias voltage on the responsivity during irradiation are to be studied. A full set of irradiation tests with different photodiodes will be arranged to verify further the benefits of the on-chip charge pump in QTIA.

Acknowledgments

This work is supported by SMU’s Dedman Dean’s Research Council Grant and the National Science Council in Taiwan.

References

[1] Lauri Olantera et al., Radiation Effects on High-Speed InGaAs Photodiodes, IEEE Trans. Nucl. Sci. 66 (2019) 1663-1670.

[2] Lauri Olantera. Versatile Link+ Transceiver Production Readiness, in proceedings of Topical Workshop on Electronics for Particle Physics, September 2-6, 2019, Santiago de Compostela, Spain. PoS (TWEPP2019) 055.

[3] M. Menouni et al., The lpGBTIA, a 2.5 Gbps Radiation-Tolerant Optical Receiver using InGaAs photodetector, in proceedings of Topical Workshop on Electronics for Particle Physics, September 2-6, 2019, Santiago de Compostela, Spain. PoS (TWEPP2019) 030.

[4] R. Pelliconi et al., Power efficient charge-pump in deep submicron standard CMOS technology, IEEE J. Solid-State Circuits 38.6 (2003): 1068-1071.