Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence

Arianna Rubino, Can Livanelioglu, Ning Qiao, Melika Payvand Member, IEEE, and Giacomo Indiveri Senior Member, IEEE

Abstract—Recent years have seen an increasing interest in the development of artificial intelligence circuits and systems for edge computing applications. In-memory computing mixed-signal neuromorphic architectures provide promising ultra-low-power solutions for edge-computing sensory-processing applications, thanks to their ability to emulate spiking neural networks in real-time. The fine-grain parallelism offered by this approach allows such neural circuits to process the sensory data efficiently by adapting their dynamics to the ones of the sensed signals, without having to resort to the time-multiplexed computing paradigm of von Neumann architectures. To reduce power consumption even further, we present a set of mixed-signal analog/digital circuits that exploit the features of advanced Fully-Depleted Silicon on Insulator (FDSOI) integration processes. Specifically, we explore the options of advanced FDSOI technologies to address analog design issues and optimize the design of the synapse integrator and of the adaptive neuron circuits accordingly. We present circuit simulation results and demonstrate the circuit’s ability to produce biologically plausible neural dynamics with compact designs, optimized for the realization of large-scale spiking neural networks in neuromorphic processors.

Index Terms—Edge computing, silicon neurons, FDSOI, ultra-low-power, slow synaptic dynamics, IoT, real-time, analog circuit

I. INTRODUCTION

A technological revolution is in the making where more and more Internet of Things (IoT) and edge-computing devices are being produced to sense and process signals, for example in environmental or health monitoring applications, and extract relevant information locally, without resorting to cloud computing or transferring large amounts of data to remote data centers. This poses a serious challenge in terms of memory and power consumption requirements for IoT systems, especially when they are expected to operate autonomously in a compact package directly on the sensed signals (i.e., in “extreme-edge” computing application scenarios). Due to the limitations of Dennard scaling law [1] and the von Neumann memory bottleneck problems [2], [3], a disruptive change is needed in the development of new memory and computing technologies to be able to sustain these processing requirements under tight power and size constraints.

A promising computational paradigm that can support the ultra-low-power implementation of “extreme-edge” computing processing tasks is that of Spiking Neural Networks (SNNs) and attractor dynamics [4]–[6]. In particular, it has been shown that recurrent SNNs provide a valuable algorithmic basis for efficient processing of temporal signals: the rich dynamics of these networks are instrumental in minimizing the amount of memory resources required to process, recognize, and classify long temporal sequences of data [7]. In addition, recent studies suggest that longer time constants in the SNN synapse and neuron models are very beneficial in lengthening the so-called “fading memory” of the recurrent network [8]. The best-suited approach to implement such networks in hardware which minimizes power consumption and area is that of using mixed-signal neuromorphic circuits [9], [10]. By exploiting the temporal properties of such circuits to adapt them to the temporal dynamics of the signals being processed, it is possible to implement an optimal “matched filter” approach that minimizes power consumption and maximizes the Signal to Noise Ratio (SNR) [11]. This approach forgoes the need for storing the data and the state of the processing elements, since they operate in real-time directly on the signals being acquired by the sensor. By combining the adaptive analog signal processing strategies of these neuromorphic circuits with digital event-based asynchronous communication schemes, it is possible to build large-scale multi-core neuromorphic processors that combine the best of both (analog and digital) world for low-power signal processing, computation, and communication. These processors typically operate with sub-mWatt power-consumption figures and support the emulation of a wide range of SNN models, for solving artificial intelligence tasks directly on the sensory signals, as they are acquired (e.g., see [12], [13]). We refer to the combination of this technology with this approach as “extreme-edge neuromorphic intelligence”.

The key enabling features of neuromorphic intelligence circuits are twofold: (i) They operate in continuous real-time on sensory signals, dissipating power only when the data becomes available and (ii) their operation speed is adapted (typically slowed down) to the time-scale of the signals being processed. For natural signals such as speech, human gestures, bio-signals, and a wide range of environmental signals, these time constants are the biologically plausible ones that range from fractions of milli-seconds to seconds. To optimize edge-
computing applications that operate on these types of input signals, a crucial precondition is to be able to support the processing of data on these different biological time scales. It is challenging to realize a similar range of timescales using conventional technologies, as they require very large capacitors and/or big digital memory storage blocks which limits the scalability of these circuits. As the technology nodes move toward deep sub-micron processes, the increased leakage current limits the time constants and also poses a challenge in terms of the static power consumption. Moreover, as the technology node scales down and the transistor’s channel length decreases, its parameter variations (e.g. the threshold voltage) increase, and device mismatch increases even further.

In this paper, we present sub-threshold neuron and synapse circuits that have been designed to implement large-scale multi-neuron multi-core neuromorphic computing architectures using a 22 nm Fully-Depleted Silicon on Insulator (FDSOI) process. In Section II we show how it is possible to implement bio-physically complex neural and synaptic dynamics using ultra-low-power analog circuits in advanced scaled processes, by analyzing the features of the 22 nm FDSOI technology and addressing the analog design issues that arise from the advanced scaling. In particular, we exploit the properties of the FDSOI technology to design a synapse circuit that can reach 6 sec-long time constant, operating reliably with femto-Ampere currents. We also optimize the design of the FDSOI silicon neuron circuit recently proposed in [14] to further reduce the device mismatch effects.

In Section III we present circuit simulation results highlighting how the synapse and neuron dynamics change as a function of their bias parameters. We also characterize the power consumption figures as a function of the neuron average firing rate, and quantify the effect of device mismatch with Monte Carlo analysis simulations.

II. METHODS

A. FDSOI process advantages

Neuromorphic analog circuits typically use transistors operated in the sub-threshold or weak-inversion regime [15]–[17], using currents that range from fractions of pico-Amperes to hundreds of nano-Amperes. Indeed, to emulate biologically plausible dynamics, with time constants of the order of tens of milli-seconds, while using small capacitors (e.g., of the order of pico-Farads), it is necessary to limit the currents to pico-Ampere amplitudes. Furthermore, to implement circuits with even longer time-scales, for example to emulate homeostatic plasticity phenomena that last multiple seconds or tens of seconds, it would be necessary to reduce the currents even below femto-Ampere amplitudes. However, the non-ideal transistor effects of advanced Complementary Metal-Oxide-Semiconductor (CMOS) technology nodes (e.g., drain-induced-barrier-lowering (DIBL), band-to-band tunnelling (BTB), gate-induced-drain-leakage (GIDL), or random dopant fluctuation (RDF)) produce leakage currents that are well above the single pico-Ampere digits and severely limit the functionality of subthreshold neuromorphic circuits.

To design neuromorphic circuits in advanced technology nodes, one option is to resort to above-threshold circuits, either accelerating time constants by a factor of ×1000 [18] giving up the ability to optimally process slowly changing sensory signals, or by using switched-capacitor techniques [19]–[21] increasing the complexity of the circuit design techniques and power-consumption figures; the other option is to use FDSOI technology and exploit its features. The FDSOI technology introduces a variety of enhancements over the bulk CMOS technology. For instance, this more advanced technology utilizes a thin insulating layer of buried oxide, together with shallow trench isolation, which improves the electrical isolation between the channel and the substrate. As a result, bulk effects such as source/drain leakage, latch-up, parasitic source/drain junction capacitances and substrate noise coupling are reduced to a significant extent. The lower doping features lead to less threshold voltage variation and device mismatch across the chip. Moreover, the control over the channel and lower junction capacitances are enhanced by the addition of the second gate terminal, referred to as “body” or “back-gate”, which can be reverse or forward biased to set the transistor in low leakage or high performance modes respectively. Here we will focus on a 22 nm FDSOI process which offers two main transistor types with thin and thick gate oxides. This provides the designer with a variety of transistor models that can have different threshold voltages and hence leakage currents. In analog circuit designs it is often necessary to use non-minimum size devices (large transistors). For these cases, it will be necessary to resort to the use of thick gate oxide devices, to avoid gate-leakage due to tunneling effects. These thick gate oxide devices can come in two flavors: Low-Threshold-Voltage LVT and Super-Low-Threshold-Voltage SLVT devices. SLVT are typically flip-well devices featuring the same doping type for their well and channel, and the $V_{th}$ can be further reduced with forward back-gate biasing. LVT are conventional-well devices which have opposite doping types between channel and well and the $V_{th}$ can be further increased with reverse back-gate biasing.

B. Key sub-circuits in 22 nm FD-SOI processes

In the neuron and synapse designs presented in this section, we use the 1.2 V I/O Low Threshold Transistors (LVT) at a $V_{dd}$ of 0.8 V. These transistors are thick gate oxide, conventional well devices with high enough $V_{th}$ which offer ultra-low leakage baseline, essential for achieving ultra-low leakage current levels. Moreover, due to their large utilizable range of channel lengths and minimal channel doping, these transistors offer less device mismatch.

In both designs the capacitances are implemented using Alternate Polarity Metal On Metal (APMOM) structures. The density of these devices depends on the value and on the number of used metal layers: larger capacitances can be implemented with more metal layers to attain a higher capacitance density. However, as these devices exhibit parasitic resistance effects that scale with their area, there are severe limitations to the maximum capacitance that can be attained.

1) The neuromorphic synapse circuit: Here we present an FDSOI synapse circuit based on the DPI [22], [23] which
models the synaptic response behavior as a first order linear system. The schematic diagram of the circuit is shown in Fig. 1. Input spikes applied to the $V_{\text{pre}}$ node get integrated into an EPSC which obeys the following dynamics:

$$
\tau_{\text{syn}} \frac{dI_{\text{syn}}}{dt} + I_{\text{syn}} = \frac{I_{\text{gain}}}{I_{\tau}} I_{w}
$$

where $I_{\text{syn}}$ is the synapse output current, $I_{\text{gain}}$ is a reference current, $I_{\tau}$ is a current equivalent to $I_{\text{gain}}/\kappa$, and $I_{w}$ is a subthreshold current set by $V_w$. The synapse time constant $\tau_{\text{syn}}$ is defined as:

$$
\tau_{\text{syn}} := \frac{C_{\text{syn}}}{\kappa} \frac{U_T}{I_{\tau}}
$$

where $C_{\text{syn}}$ is the DPI capacitor, $U_T$ is the thermal voltage $kT/q$, and $\kappa$ is the subthreshold slope factor [17]. To increase the circuit time constant it is therefore necessary to either increase capacitor sizes or to reduce $I_{\tau}$ currents. Increasing capacitor sizes however is problematic, because of large area requirements and area-dependent leakage drawbacks (e.g., with APMOM structures). So the most viable solution is to minimize the $I_{\tau}$ current. By exploiting the features of FDSOI technology and analog circuit design techniques, the synapse circuit presented on Fig. 1 can reliably produce $I_{\tau}$ currents of the order of femto-Ampere. This allows the circuit to reach $\tau_{\text{syn}}$ values of up to 6 s with compact synaptic $C_{\text{syn}}$ capacitors that have capacitance values below 1 pF (specifically, 821 fF with an APMOM structure of $12 \times 12 \mu$m$^2$ in our design). Furthermore, by setting the DPI gain term to a constant ratio ($I_{\text{gain}}/I_{\tau} = 4$) we ensure that changes in the synapse time constant do not affect the maximum synapse current amplitude.

The transistors in the synapse circuit are operated with a power-supply voltage $V_{dd} = 0.8$ V, which is set below the nominal supply voltage of 1.2 V, to reduce channel leakage and power consumption. To achieve the aimed long time constants, we configured the conventional well devices with full reverse back-gate biases (±2 V). In the schematic of Fig. 1, all transistors are fully reverse body biased for minimum leakage operation, except for the current injecting PFET ($M_{S6}$) whose body contact was set to gnd for achieving higher synaptic efficacy. To improve the synaptic efficacy further, the NFETs of the differential pair ($M_{S3}$ and $M_{S4}$) are designed with high $W/L$ ratio so that they accommodate a lower $V_{ds}$ drop and provide enough $V_{dd}$ headroom for $M_{S1}$ and $M_{S2}$ to remain in saturation while $V_{syn}$ discharges to lower voltages.

To achieve even lower leakage currents and higher output impedance for the $I_{\tau}$ and $I_{\text{gain}}$ current mirrors, and allow them to operate correctly with sub-pico-Ampere currents, we adopted the self-cascoding technique proposed in [24]. The transistor self-cascoded configuration is denoted in the figure by “x2” symbol.

The operation of the DPI synapse circuit is controlled by the input $V_{\text{pre}}$, which is a pulse signal representing the incoming spikes from the previous synaptic neurons. When $V_{\text{pre}}$ is at gnd there is no current flowing in the bottom branch ($M_{S1}$, $M_{S2}$ and $M_{S4}$) and $I_{\tau}$ keeps $V_{syn}$ charged at $V_{dd}$, switching OFF $M_{S6}$. When $V_{\text{pre}}$ is at $V_{dd}$, $V_{syn}$ discharges with a speed set by $I_w - I_{\tau}$ and as $M_{S6}$ starts switching ON, the DPI synapse circuit injects $I_{\text{syn}}$. When $V_{\text{pre}}$ returns to gnd, $V_{syn}$ charges back to $V_{dd}$ with a rate set by $I_{\tau}$, switching $M_{S6}$ back to the OFF state.

2) The silicon neuron circuit: It has been recently argued that SNNs can accomplish remarkable learning and inference performance figures, if they are endowed with complex dynamics which comprise multiple and diverse time-scales [8]. To support such networks, we propose the use of the Adaptive-Exponential Integrate and Fire (AdExp-I&F) silicon neuron circuit [10], [14], [25]–[27]. The AdExp-I&F neuron model has been shown to be able to reproduce a wide range of

---

Fig. 1: Schematic of the DPI synapse circuit. Input spikes are applied to the $V_{\text{pre}}$ node. The output EPSC $I_{\text{syn}}$ has an amplitude proportional to $V_w$ and decays exponentially with a time constant $\tau_{\text{syn}}$ directly proportional to $C_{\text{syn}}$ and inversely proportional to $I_{\tau}$. 

---
spiking behaviors and explain a wide set of experimental measurements from pyramidal neurons [28], [29]. Similar to the Izhikevich neuron model [30], it is a two-variable model with a “fast” variable that describes the dynamics of the membrane potential and includes an activation term with an exponential voltage dependence, and a “slow” variable that describes the spike-frequency adaptation mechanism. This is the input current to the neuron with every output spike, therefore acting as a high-pass filter which reduces the neuron firing rate in response to instantaneous increases in the input.

The equations that describe the original computational model [28] are the following:

\[
\frac{dV}{dt} = -g_L(V - E_L) + g_L \Delta T e^{\frac{V - V_T}{\Delta T}} - w + I
\]

\[
\tau_w \frac{dw}{dt} = a(V - E_L) - w
\]

where \( V \) represents the neuron membrane potential, \( C \) its membrane capacitance, \( g_L \) the leak conductance, \( E_L \) the resting potential, \( I \) the neuron’s input current, and \( w \) is the slow variable that represents the after-hyperpolarizing current of biological neurons responsible for their spike-frequency adaptation behavior [31]. The term \( \Delta T \) represents the exponential slope factor, \( V_T \) the neuron’s spiking threshold potential, \( a \) the adaptation weight, and \( \tau_w \) the adaptation time constant. At every spike, the neuron is reset to the resting potential and the adaptation variable is increased by \( a \).

The AdExp-I&F FDSOI neuron we propose is depicted in Fig. 2. It is a current-mode circuit, in which the currents the adaptation variable is increased by are represented in the circuit by the currents of the computational model described by Eqs. (2) and (3) \( \tau \) the adaptation weight, and \( V \) represents the neuron membrane potential, \( C \) its membrane capacitance, \( I \) the neuron’s input current, and \( w \) is the slow variable that represents the after-hyperpolarizing current of biological neurons responsible for their spike-frequency adaptation behavior [31]. The term \( \Delta T \) represents the exponential slope factor, \( V_T \) the neuron’s spiking threshold potential, \( a \) the adaptation weight, and \( \tau_w \) the adaptation time constant. At every spike, the neuron is reset to the resting potential and the adaptation variable is increased by \( a \).

The AdExp-I&F FDSOI neuron we propose is depicted in Fig. 2. It is a current-mode circuit, in which the currents the adaptation variable is increased by are represented in the circuit by the currents of the computational model described by Eqs. (2) and (3) \( \tau \) the adaptation weight, and \( V \) represents the neuron membrane potential, \( C \) its membrane capacitance, \( I \) the neuron’s input current, and \( w \) is the slow variable that represents the after-hyperpolarizing current of biological neurons responsible for their spike-frequency adaptation behavior [31]. The term \( \Delta T \) represents the exponential slope factor, \( V_T \) the neuron’s spiking threshold potential, \( a \) the adaptation weight, and \( \tau_w \) the adaptation time constant. At every spike, the neuron is reset to the resting potential and the adaptation variable is increased by \( a \).

The neuron’s Sodium (Na+) activation and inactivation channels, and is coupled to a low-power current comparator (CC) block \( (M_{C_1} - M_{C_9}) \) which triggers a spike as soon as the membrane current \( I_{mem} \) exceeds the spiking threshold parameter \( I_{th} \). A spike reset circuit with refractory period functionality \( (M_{K_3} - M_{K_{11}}) \) models the neuron’s Potassium (K+) channels. A negative feedback LPF circuit implemented with an additional instance of a DPI \( (M_{A_{1}} - M_{A_{9}}) \) (AHP) emulates Calcium-dependent after-hyperpolarization Potassium currents observed in real neurons to produce the spike-frequency adaptation mechanism. This circuit is driven each time the neuron produces an output spike event, which is conveyed to a pulse extend circuit (Fig. 3) to lengthen the duration of the spike-event and ensure proper sub-threshold operation of the DPI. Finally, an asynchronous digital handshaking (HS) block \( (M_{H_{S_1} - M_{H_{S_{4}}}}) \) implements the interface to Address-Event Representation (AER) circuits for transmitting the spikes as address-events to AER routers and destinations. This block generates the \( Req \) and \( Ack \) signals used to implement a four-phase handshaking cycle with the destination AER circuits: at rest, when the neuron current is below the spiking threshold, \( Req \) and \( Ack \) are both set to \( gnd \). As the \( I_{mem} \) crosses the spiking threshold, provided \( Ack \) is still at \( gnd \), \( Req \) is set to \( V_{dd} \). Once the AER receiver consumes the event request and sets \( Ack \) to \( V_{dd} \) the neuron resets and \( Req \) is pulled back to \( gnd \). As the AER receiver senses this change, it should lower the \( Ack \) signal, and the cycle can repeat.

To minimize leakage currents we reduced the Early effect of critical transistors by using a pseudo-cascode split-transistor sub-threshold technique [33] (see transistors \( M_{L\_4} \) and \( M_{L\_5} \) of Fig. 2). As for the DPI synapse schematic of Fig. 1, the “×2” symbol in the figure denotes the presence of two transistors in series connected to form a diode-connected transistor. All transistors are configured with the default back-gate bias (0 V). All capacitors in this circuit are implemented using APMOM devices. The value of the capacitances and their size is shown in Table I.

The neuron behavior can be set by 6 tunable parameters (see bold labels in Fig. 2) that control the neuron’s time constant \( (V_{leak}) \), its spike-frequency adaptation properties \( (V_a \) and \( V_{\_a\_hph}) \), its refractory period \( (V_{ref}) \), and its spiking threshold \( (V_{th}) \). As the DPI circuits of the LEAK and AHP blocks have been configured to have a gain term \( I_{gain} / I_r = 1 \) (similar to how the gain term was set to 4 in the synapse circuit), the \( V_{leak} \) and \( V_{\_a\_hph} \) signals can be tuned by modifying the \( I_{gain} \) and \( I_{gain\_a\_hph} \) currents respectively.

The spiking threshold parameter \( V_{th} \) controls the current comparator block \( (M_{C_1} - M_{C_9}) \). This is a novel circuit, modified from the one originally proposed in [34] to reduce

### Table I: Capacitance values and sizes used in the neuron design

| Parameter   | Value      | Width | Length |
|-------------|------------|-------|--------|
| \( C_{mem} \) | 821 fF    | 12 µm | 12 µm |
| \( C_{ahp} \) | 1 pF       | 14 µm | 14 µm |
| \( C_{ref} \) | 102 fF     | 5.6 µm | 5.6 µm |
| \( C_{pex} \) | 136 fF     | 6 µm  | 6 µm  |
| \( C_{im} \) | 116 fF     | 6 µm  | 6 µm  |
the neuron’s static and dynamic power consumption. It has been introduced to decouple the slow and gradual changes of the neuron’s membrane potential dynamics (represented by the $I_{mem}$ current) from the digital switching mechanism required to generate a spike. This is necessary to minimize the switching time of the digital circuits, during which they can dissipate large amounts of power. The $V_{inCC}$ voltage of the comparator circuit is set by the competition between the currents representing the spiking threshold, $I_{thr}$, and $I_{mem}$. If $I_{mem}$ is smaller than $I_{thr}$, this node is actively clamped to $V_{dd}$. However as $I_{mem}$ approaches $I_{thr}$, $V_{inCC}$ drops sharply to produce a spike event with very low dynamic power consumption figures. The transistor $M_{C3}$ was introduced in the CC block to reduce the neuron’s power consumption in its resting (OFF) state: when $I_{in}=0$, the node $V_{inCC}$ is driven to $V_{dd}$ by $M_{C2}$ which turns on a discharging path to $gnd$ via $M_{C4}$. As both $M_{C2}$ and $M_{C4}$ are conducting, there exists a direct path between $V_{dd}$ and $gnd$ which undesirably adds to the static power consumption figure. The addition of $M_{C3}$ to this circuit breaks the discharging path to $gnd$, further reducing the neuron static power consumption. The $C_{CC}$ capacitance ensures that at each input current threshold crossing corresponds only one spike.

The pulse extender circuit depicted in Fig. 3 is used to extend the spike-event pulse created by the neuron and to drive the spike-frequency adaptation circuit ($M_{A1}$–$M_{A9}$). When a spike is produced and $Req$ goes to $V_{dd}$, the transistor $M_{E2}$ discharges the node $V_{pex}$ to $gnd$. As a consequence, the node spike_extB is discharged to $gnd$ switching ON $M_{A1}$ of Fig. 2. The length of the spike_extB pulse is set by the $V_{B}$ bias voltage and the capacitance $C_{pex}$. The higher the value of $V_{B}$, the slower $V_{pex}$ is charged back to $V_{dd}$ and hence the larger the extension.
III. RESULTS

A. Synaptic circuit simulation

The simulations presented in this section demonstrate how the DPI synapse presented in Section II-B1 can achieve very large time constants and high synaptic efficacy. The results demonstrating the integration and steady-state profiles of the synapse EPSC \( (I_{syn}) \) are shown in Fig. 4a and 4c respectively. To assess the corresponding synaptic time constants \( (\tau_{syn}) \), we plot the linear fits to the natural logarithm of the normalized EPSC in Fig. 4b and 4d.

To measure the circuit’s dynamic range we stimulate it with a pulse train of 50 Hz rate, with each pulse lasting 100 nsec.; and we sweep \( I_T \) to cover a wide spectrum of time constants extending from 50 msec to 6 sec. To demonstrate the integration property of the synapse at lower \( I_T \) values (i.e., larger time constants), we apply the pulse train for 1 sec, adjust the weight \( I_w \), accordingly to obtain a peak integrated response of 1 nA, and measure the decay time of \( I_{syn} \). Moreover, to observe the different steady-state response behavior, we extend the pulse train stimulation duration to 5 sec, fix \( I_w \) to 500 nA and use smaller time constant values which are comparable with the input pulse train inter-spike interval.

Figure 4a shows the synapse response in integration mode with the time constants in the range 250 msec–6 sec. Here, the inter-spike interval of 20 msec is much smaller than the synaptic time constants, and thus the EPSC charges up to 1 nA for all \( I_T \) values. However, to obtain equal peak EPSC magnitudes we had to make small adjustments of \( I_w \) for the values of \( I_T \) between 5 and 50 fA, and larger adjustments for \( I_T = 1 \) fA and \( I_T = 100 \) fA. As the value of \( I_T \) decreases to fA values, the APMOM capacitor parasitic effects become non-negligible: specifically, the capacitor’s leak increases the effective value of \( I_T \). For ideal values of \( I_T = 1 \) fA, the effective synaptic efficacy term \( \frac{I_{syn}}{I_T} \) is in practice much less than the nominal value of 4. To compensate for this effect it is therefore necessary to increase the value of \( I_w \) (e.g., see solid line in Fig. 4a).

Figure 4c shows how the synapse reaches a steady-state with shorter time constants and a longer stimulus duration. In this mode of operation, the discharge of the synapse during the inter-spike interval balances out with the charge induced by the spikes. Hence, the steady-state value scales with the time constant. In addition, the EPSC at steady-state features fluctuations around its peak value due to the ongoing rapid synaptic charging-discharging process.

The fits to the synaptic current data illustrated in Fig. 4b and 4d verify that the synapse behaves as a first order system as Eq. (1) suggests. Table II compares the theoretical time constants to the values obtained by linear fitting. The table shows that the fitting results are in very good agreement with the theory for fast synaptic dynamics while the difference increases as the synapse becomes slower. This is due to the APMOM capacitor leakage building on \( I_T \) which limits the maximum time constant of the circuit. This limitation is particularly significant for \( I_T = 1 \) fA, where the capacitor leakage dominates the synaptic discharging process. As a consequence, the time constant saturates at \( \tau_{syn} = 5.81 \) sec above which the circuit cannot extend. Based on the results, the capacitor leakage is found to constitute a 3–4 fA of peak baseline current which is much higher than the cumulative leakage of all transistors. Although the reduction in the transistor leakage has increased the available time constant range, the capacitive leakage would need to be reduced to sub-femto-Ampere regime as well, in order to increase the time constants further up to 30 sec as the theory suggests. Increasing the capacitance size is not a viable option, since the capacitor leakage scales up with its area as well. Moreover, this capacitive leakage is voltage dependent hence utilizing different synaptic weights or pulse configurations can result in slight deviations in the available time constant range.

In general, the designed DPI synapse circuit with ultra-low leakage capability can offer a wide dynamic range of time constants with sub-pico-Ampere \( I_T \) values and can generate EPSC on the order of nano-Amperes for 100 nsec of pulse duration. The ultra-low current operation of the circuit makes time constants up to several seconds achievable with capacitors below 1 pF which reduces the layout area and enables denser integration in addition to the benefit of reducing the power consumption of the overall circuit.

B. Neuron circuit simulation

In this section we present the FDSOI neuron simulation results, demonstrating examples of biologically plausible behaviors, characterizing its power consumption properties, and quantifying the effects of device mismatch on its response properties. Figure 5 shows the response of the neuron to a step input current for different parameter settings: Fig. 5a shows the membrane current \( I_{mem} \) for two different values of \( I_{ref} \). As the \( I_{ref} \) increases, the refractory period is shorter and hence the neuron’s maximum spiking frequency increases. Figure 5b and 5c show the \( I_{mem} \) for different values of \( I_{thr} \) when keeping the same \( I_{in} \) (Fig. 5b) and when changing \( I_{in} \) (Fig. 5c) to obtain the same spiking frequency as \( I_{thr} \) changes. As \( I_{thr} \) increases the neuron is less facilitated to spike as it has to integrate more current to reach the threshold. Higher \( I_{thr} \) leads to more time needed in the integrating phase and therefore less frequent spikes, which gives lower spiking frequency.

Figure 6a and 6b show the neurons F-I curve for different \( I_{ref} \) bias settings. The neurons average firing rate increases linearly with the input current, until it reaches a saturation level that depends on the refractory period setting (see Fig. 6a). The saturation frequency depends on the duration of the refractory period, as the \( I_{ref} \) increases the refractory period is shorter.

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline
& \multicolumn{2}{|c|}{Theoretical} & \multicolumn{2}{|c|}{Linear Fit} & \multicolumn{2}{|c|}{Theoretical} & \multicolumn{2}{|c|}{Linear Fit} \\
\hline
\( I_T \) & & & \( I_T \) & & \( I_T \) & & \( I_T \) & & \\
\hline
1 fA & 27.37 sec & 5.81 sec & 100 fA & 274 msec & 270 msec & \text{Table II: Comparison between the measured and theoretical time constants \( \tau_{syn} \) of the DPI synapse for \( C_{syn} = 821 \) fF, \( \kappa = 0.75 \), and \( U_T = 25 \) mV} \\
5 fA & 5.47 sec & 3.42 sec & 200 fA & 137 msec & 138 msec & \text{TABLE II: Comparison between the measured and theoretical time constants \( \tau_{syn} \) of the DPI synapse for \( C_{syn} = 821 \) fF, \( \kappa = 0.75 \), and \( U_T = 25 \) mV} \\
10 fA & 2.74 sec & 2.21 sec & 300 fA & 91 msec & 93 msec & \text{TABLE II: Comparison between the measured and theoretical time constants \( \tau_{syn} \) of the DPI synapse for \( C_{syn} = 821 \) fF, \( \kappa = 0.75 \), and \( U_T = 25 \) mV} \\
20 fA & 1.37 sec & 1.26 sec & 400 fA & 68 msec & 70 msec & \text{TABLE II: Comparison between the measured and theoretical time constants \( \tau_{syn} \) of the DPI synapse for \( C_{syn} = 821 \) fF, \( \kappa = 0.75 \), and \( U_T = 25 \) mV} \\
50 fA & 547 msec & 535 msec & 500 fA & 55 msec & 56 msec & \text{TABLE II: Comparison between the measured and theoretical time constants \( \tau_{syn} \) of the DPI synapse for \( C_{syn} = 821 \) fF, \( \kappa = 0.75 \), and \( U_T = 25 \) mV} \\
\hline
\end{tabular}
\end{table}
Fig. 4: Synapse $I_{syn}$ EPSC measurements and fits with the natural logarithm of the normalized EPSC for estimating its time constants $\tau_{syn}$: (a) & (b) for a 50 Hz stimulus applied for 1 sec with synaptic time constants in the range 250 msec–6 sec. (c) & (d) for a 50 Hz stimulus applied for 5 sec, with synaptic time constants in the range 50 msec–150 msec, causing the synapse to reach different steady state levels.

Fig. 5: FDSOI neuron biologically plausible behaviour: (a) Membrane current $I_{mem}$ for two different values of $I_{ref}$, (b) $I_{mem}$ for two different values of $I_{thr}$ keeping the same $I_{in}$, (c) $I_{mem}$ for three different values of $I_{thr}$ changing $I_{in}$ to obtain the same spiking frequency.

and hence the neuron’s maximum spiking frequency increases. For shorter refractory periods (Fig. 6b) the maximum spiking frequency is linear with the input current for a larger range of $I_{in}$ and it reaches saturation only for very high values of $I_{in}$. When $I_{ref}$ is 1 $\mu$A, hence when the refractory period is very short (few hundreds of ns), the maximum spiking frequency does not saturate for the chosen $I_{in}$ range.

Figure 6c shows the neuron spiking frequency versus input current (F-I curve), for different settings of the $I_{gain}/I_{leak}$ bias ratio. We modify the default ratio ($I_{gain}/I_{leak}$=1) to higher values. As expected, increase in the ratio results in the increase of the neuron’s firing rate.

Figure 7 demonstrates the spike-frequency adaptation behavior, obtained by appropriately tuning the relevant parameters in the AHP block of Fig. 2 and measuring the neuron’s step response to a constant injection current. At each spike the $I_{ahp}$ current increases, decreasing the total current charging $C_{mem}$. When $I_{ahp}$ reaches the steady state, the neuron spiking frequency remains constant to a lower value compared to the initial one.

C. Energy per spike

Once proven that the design is able to reproduce a biologically plausible behavior, we evaluated whether it can imple-
Fig. 6: Firing rate vs Input current (F-I) curve: (a) for lower values of $I_{\text{ref}}$ hence longer refractory period, (b) for higher value of $I_{\text{ref}}$ hence shorter refractory period and (c) for different values of $I_{\text{gain}}/I_{\text{leak}}$ ratio. Adapted from [14].

Fig. 7: Spike-frequency adaptation: Membrane current and after-hyperpolarization current trace over time. Adapted from [14].

The neuron designed in this work consumes less energy per spike compared to a similar circuit [34] in a similar technology (28 nm FDSOI) at a biological plausible spiking frequency (30 Hz). Moreover, the circuits used in [34] and our work have similar $V_{dd}$ and $C_{\text{mem}}$, which we can consider as the predominant capacitance for power consumption. Therefore, according to the scaling factor, the energy per spike of the circuit proposed in [34] will be similar when scaled to the 22 nm process. Hence the differences reported here can be explained by the optimizations made at the circuit design level.

The neuron circuit energy consumption at higher frequencies is compared with the Sigma-Delta neuron proposed in [35], which is one of the most recent mixed-signal silicon neuron circuit designs presented in the literature. Since the Sigma-Delta neuron presented in [35] was optimized for operation at higher frequencies in a range of 1 kHz to 10 MHz, we compare the energy per spike between these circuits in these ranges: the neuron proposed in this work consumes 1 pJ@2.1 kHz, approximately one order of magnitude less than the Sigma-Delta neuron (10 pJ).

\[
\text{Energy per spike} = \frac{\text{Power} \cdot \text{Time}}{\text{Freq} \cdot \text{Time}} = \frac{\text{Power}}{\text{Freq}} \quad (6)
\]

where Energy, the total energy consumed, is the product of total power consumed (Power) and simulation time (Time) and Freq is the maximum spiking frequency. As is shown in Fig. 8, the energy per spike for lower frequencies is in the order of tens of pJ, while it decreases to 1 pJ for higher frequencies. This is due to the fact that in lower frequencies the inverters spend more time in their high gain region with both transistors conducting, since the $V_{\text{mem}}$ at their input is charging much slower compared to the case with higher frequencies.

We compare the energy per spike of our proposed neuron with previously published state-of-the-art neuromorphic processors in Table III.

| Work | Techn. | Type | $V_{dd}$ | Freq | En./spike |
|------|--------|------|----------|------|----------|
| [12] | 180 nm | Mixed | 1.8 V | 30 Hz | 883 pJ   |
| [19] | 28 nm  | Mixed | 0.7-1 V| -    | 2.3 nJ-30 nJ |
| [34] | 28 nm  | Mixed | 1 V   | 30 Hz | 50 pJ    |
| This work | 22 nm | Mixed | 0.8 V | 30 Hz | 16 pJ    |

Fig. 8: Energy per spike estimation: Energy per spike vs Firing rate.
D. Monte Carlo Analysis

To evaluate the sensitivity of the circuit to device mismatch we ran a series of Monte Carlo simulations. We performed this analysis with 500 runs for this neuron circuit, with DC current injected in the LEAK block in Fig. 2, and with bias currents set to obtain a firing rate of approximately 70 Hz while switching off the spike-frequency adaptation circuit.

The mean of the distribution obtained is centered around the expected value (≈70 Hz) and the standard deviation is equal to 9.26 (see Fig. 9). The variability of the neuron circuit is thus 13 %. Our analysis found that this variability is governed by the LEAK block and the first part of the CC, where the comparison between \( I_{\text{mem}} \) and \( I_{\text{thr}} \) is made (\( M_{C1} \) and \( M_{C2} \)). In particular, in the LEAK block the transistors more affected by process variation are \( M_{L2} \) and \( M_{L3} \). The K+ block, in particular \( M_{K4} \), also shows sensitivity to device mismatch, but it is negligible compared to the other two blocks.

IV. Conclusion

We determined process and circuit parameters in order to implement efficient (low power and slow dynamics) analog neuron circuits using an advanced scaled 22 nm FDSOI process. We optimized the design of the synapse and neuron circuits for producing biologically plausible neural dynamics, with time constants matched to those of natural signals, such as speech or bio-signals.

The presented silicon synapse circuit can achieve time constants of up to 6 sec without having to increase the synaptic capacitance \( C_{\text{syn}} \) over 1 pF. The neuron circuit presented has an energy per spike of tens of pJ for lower frequencies and pJ for higher frequencies, which is considerably lower compared to the state-of-the-art neuron circuit [35] at higher frequencies. We studied the mismatch sensitivity of the neuron circuit by performing Monte Carlo simulations and identified the parts of the circuit that are most critical to be optimized for variations, showing how the more sensitive sub-parts of the silicon neuron circuit are the LEAK block and the first part of the CC block. In summary in this paper we demonstrate how it is possible to exploit the features of advanced 22 nm FDSOI processes to design complex analog circuits that can be used to implement low-power neuromorphic processors for edge computing sensory-processing tasks and, more generally, “neuromorphic intelligence” applications.

ACKNOWLEDGMENT

We are grateful to Mohammad Ali Sharif Shazileh, Manu Nair, and Elisa Donati for fruitful discussions on the manuscript and circuit design.

REFERENCES

[1] B. Davari, R. Dennard, and G. Shahidi, “CMOS scaling for high performance and low power – the next ten years,” Proceedings of the IEEE, vol. 83, no. 4, pp. 595–606, April 1995.
[2] J. Backus, “Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs,” Communications of the ACM, vol. 21, no. 8, pp. 613–641, 1978. [Online]. Available: http://doi.acm.org/10.1145/359576.359579
[3] G. Indiveri and S.-C. Liu, “Memory and information processing in neuromorphic systems,” Proceedings of the IEEE, vol. 103, no. 8, pp. 1379–1397, 2015.
[4] W. Maass and H. Markram, “On the computational power of circuits of spiking neurons,” Journal of computer and system sciences, vol. 69, no. 4, pp. 593–616, 2004.
[5] D. Zambrano and S. M. Bohte, “Fast and efficient asynchronous neural computation with adapting spiking neural networks,” arXiv e-prints, 2016.
[6] E. O. Neftci, “Data and power efficient intelligence with neuromorphic learning machines,” iScience, vol. 5, pp. 52–68, 2018. [Online]. Available: http://www.sciencedirect.com/science/article/pii/S2589004218300865
[7] M. Lukolevičius and H. Jaeger, “Reservoir computing approaches to recurrent neural network training,” Computer Science Review, vol. 3, no. 3, pp. 127–149, 2009.

[8] G. Bellec, D. Salaj, A. Subramoney, R. Legenstein, and W. Maass, “Long short-term memory and learning-to-learn in networks of spiking neurons,” in Advances in Neural Information Processing Systems, 2018, pp. 787–797.

[9] C. Mead, “Neuromorphic electronic systems,” Proceedings of the IEEE, vol. 78, no. 10, pp. 1629–36, 1990.

[10] E. Chicca, F. Stefanini, C. Bartolozzi, and G. Indiveri, “Neuromorphic electronic circuits for building autonomous cognitive systems,” Proceedings of the IEEE, vol. 102, no. 9, pp. 1367–1388, 9 2014.

[11] G. Indiveri and Y. Sandamirskaya, “The importance of space and time for signal processing in neuromorphic agents,” IEEE Signal Processing Magazine, Vol. 36, no. 6, pp. 16–28, 2019.

[12] S. Moradi, N. Qiao, F. Stefanini, and G. Indiveri, “A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (DYNAPs),” Biomedical Circuits and Systems, IEEE Transactions on, vol. 12, no. 1, pp. 106–122, Feb. 2018.

[13] F. Bauer, D. Muir, and G. Indiveri, “Real-time ultra-low power ECG anomaly detection using an event-driven neuromorphic processor,” Biomedical Circuits and Systems, IEEE Transactions on, 2019, (in press).

[14] A. Rubino, M. Payvand, and G. Indiveri, “Ultra-low power silicon neuron circuit for extreme-edge neuromorphic intelligence,” in International Conference on Electronics, Circuits, and Systems, (ICECS), 2019, 11 2019, pp. 458–461.

[15] C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.

[16] E. Vitoz, “Analog VLSI implementation of neural networks,” in Handbook of Neural Computation, E. Fiesler and R. Beale, Eds. Oxford and Bristol: Oxford University Press and Institute of Physics Publishing, 1996, ch. E1.3.

[17] S.-C. Liu, J. Kramer, G. Indiveri, T. Delbruck, and R. Douglas, Analog VLSI/Circuits and Principles. MIT Press, 2002.

[18] J. Schmitter, L. Kriener, P. Müller, and K. Meier, “An accelerated analog neuromorphic hardware system emulating NMDA- and Calcium-based non-linear dendrites,” in Neural Networks (IJCNN), 2017 International Joint Conference on. IEEE, 2017, pp. 2217–2226.

[19] C. Mayr, J. Partzsch, M. Noack, S. Hänzsche, S. Scholze, S. Höppner, G. Ellguth, and R. S. 2, “A biological-realtime neuromorphic system in 28 nm CMOS using low-leakage switched capacitor circuits,” IEEE Transactions on Biomedical circuits and systems, vol. 10, no. 1, pp. 243 – 254, 2016.

[20] F. Folowosose, R. Etienne-Cummings, and T. Hamilton, “A CMOS switched capacitor implementation of the Mihalas-Niebur neuron,” in Biomedical Circuits and Systems Conference, (BioCAS), 2009. IEEE, Nov. 2009, pp. 105–108.

[21] F. Folowosose, A. Harrison, A. Cassidy, A. Andreou, R. Etienne-Cummings, S. Mihalas, Niebur, and T. Hamilton, “A switched capacitor implementation of the generalized linear integrate-and-fire neuron,” in International Symposium on Circuits and Systems, (ISCAS), 2009. IEEE, May 2009, pp. 2149–2152.

[22] C. Bartolozzi, S. Mitra, and G. Indiveri, “An ultra low power current-mode filter for neuromorphic systems and biomedical signal processing,” in Biomedical Circuits and Systems Conference, (BioCAS), 2006. IEEE, 2006, pp. 130–133.

[23] C. Bartolozzi and G. Indiveri, “Synaptic dynamics in analog VLSI,” Neural Computation, vol. 19, no. 10, pp. 2581–2603, Dec. 2007.

[24] V. Saxena and R. J. Baker, ”Compensation of CMOS op-amps using split-length transistors,” in Circuits and Systems (MWSCAS), 2008 IEEE 51st International Midwest Symposium on. IEEE, 2008, pp. 109–112.

[25] G. Indiveri, “A low-power adaptive integrate-and-fire neuron circuit,” in International Symposium on Circuits and Systems, (ISCAS), 2003, vol. IV. IEEE, May 2003, pp. 820–823.

[26] P. Livi and G. Indiveri, “A current-mode conductance-based silicon neuron for address-event neuromorphic systems,” in International Symposium on Circuits and Systems, (ISCAS), 2009. IEEE, May 2009, pp. 2898–2901.

[27] G. Indiveri, B. Linares-Barranco, T. Hamilton, A. van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Halliger, S. Renaud, J. Schmitter, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosose, S. Saighi, T. Serrano-Gotarredona, J. Zhang, X. Yang, Y. Wang, and K. Boahen, “Neuromorphic silicon neurons,” Frontiers in Neuroscience, vol. 5, pp. 1–23, 2011. Online. Available: http://www.frontiersin.org/NeuromorphicEngineering/10.3389/fnins.2011.00073/abstract

[28] R. Brette and W. Gerstner, “Adaptive exponential integrate-and-fire model as an effective description of neuronal activity,” Journal of neurophysiology, vol. 94, no. 5, pp. 3637–3642, 2005.

[29] R. Naud, N. Marcille, C. Clopath, and W. Gerstner, “Firing patterns in the adaptive exponential integrate-and-fire model,” Biological Cybernetics, vol. 99, no. 4–5, pp. 335–347, November 2008.

[30] E. Izhikevich, “Which model to use for cortical spiking neurons?” IEEE Transactions on Neural Networks, vol. 15, no. 5, pp. 1063–1070, September 2004.

[31] G. E. Ha and E. Cheong, “Spike frequency adaptation in neurons of the central nervous system,” Experimental neurobiology, vol. 26, no. 4, pp. 179–185, 2017.

[32] G. Indiveri, F. Stefanini, and E. Chicca, “Spike-based learning with a generalized integrate and fire silicon neuron,” in International Symposium on Circuits and Systems, (ISCAS), 2010. Paris, France: IEEE, 2010, pp. 1951–1954.

[33] N. Qiao, C. Bartolozzi, and G. Indiveri, “An ultralow leakage synaptic scaling homeostatic plasticity circuit with configurable time scales up to 100 ks,” IEEE Transactions on Biomedical Circuits and Systems, 2017.

[34] N. Qiao and G. Indiveri, “Scaling mixed-signal neuromorphic processors to 28nm FD-SOI technologies,” in Biomedical Circuits and Systems Conference, (BioCAS), 2016. IEEE, 2016, pp. 552–555.

[35] M. V. Nair and G. Indiveri, “An ultra-low power sigma-delta neuron circuit,” in 2019 IEEE International Symposium on Circuits and Systems (ISCAS), May 2019, pp. 1–5.

Arianna Rubino received her B.Sc degree in 2017 from Politecnico di Milano, Italy in biomedical engineering and her M.S degree in 2019 in biomedical engineering with specialization in bioelectronics from the Swiss Federal Institute of Technology in Zurich, Switzerland. Since September 2019 she is working toward the Ph.D. degree at the Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zurich, Switzerland. Her research interests include the design of ultra-low power mixed-signal circuits for neuromorphic edge computing and biomedical applications using advanced transistor processes and the implementation of biologically plausible learning algorithms on-chip.

Can Livanelioglu received his B.Sc degree in Electrical and Electronics Engineering from Middle East Technical University, Ankara, Turkey in 2019, with specialization in Electronics and Biomedical. He is now pursuing his M.Sc. degree in Biomedical Engineering with specialization in bioelectronics at ETH Zurich, Switzerland and working at the Institute of Neuroinformatics, ETH Zurich and University of Zurich, Switzerland. His research interests include the design of analog/digital integrated circuits, solid state electronics, novel semiconductor device architectures and neuromorphic structures.
Ning Qiao received the bachelor’s degree in microelectronics and solid-state electronics from Xi’an Jiaotong University, Xi’an, China, in 2006, and the Ph.D. degree in microelectronics from the Institute of Semiconductors, Chinese Academy of Sciences, China, in 2012, with a focus on ultra-low-power low-noise mixed-signal circuits in SOI process. He joined the Institute of Neuroinformatics, University of Zurich and ETH Zürich, Switzerland, as a Post-Doctoral Researcher, in 2012, where he is involved in developing mixed-signal multicore neuromorphic VLSI circuits and systems. His current research interests include ultra-low-power subthreshold mixed-signal neuromorphic VLSI circuits and systems, parallel neuromorphic computing architectures, and fully asynchronous event-driven computing and communication circuits and systems.

Melika Payvand received her B.Sc degree in 2010 from University of Tehran, Iran in electrical engineering and her M.S. and Ph.D. degree in electrical and computer engineering from University of California Santa Barbara in 2012 and 2016 respectively. Currently, she is a post-doctorate researcher at the Institute of Neuroinformatics, University of Zurich and ETH Zurich. Her research activities and interest is in exploiting the physics of the computational substrate for real-time sensory processing. Specifically, she is interested in exploiting the physics of the computational substrate in event-based neuromorphic chips to enable low power and highly dense solutions for wearable and IoT applications.

Giacomo Indiveri is a dual Professor at the Faculty of Science of the University of Zurich and at Department of Information Technology and Electrical Engineering of ETH Zurich, Switzerland. He is the director of the Institute of Neuroinformatics (INI) of the University of Zurich and ETH Zurich. He obtained an M.Sc. degree in electrical engineering in 1992 and a Ph.D. degree in computer science from the University of Genoa, Italy in 2004. He was a post-doctoral research fellow in the Division of Biology at Caltech and at the Institute of Neuroinformatics of the University of Zurich and ETH Zurich. He was awarded an ERC Starting Grant on “Neuromorphic processors” in 2011 and an ERC Consolidator Grant on neuromorphic cognitive agents in 2016. His research interests lie in the study of neural computation, with a particular focus on spike-based learning and selective attention mechanisms. His research and development activities focus on the full custom hardware implementation of real-time sensory-motor systems using analog/digital neuromorphic circuits and emerging memory technologies. Dr. Indiveri is a member of several technical committees of the IEEE Circuits and Systems Society and a Fellow of the European Research Council.