Architecture-Aware Optimization of an HEVC decoder on Asymmetric Multicore Processors

Rafael Rodríguez-Sánchez · Enrique S. Quintana-Ortí

Abstract Low-power asymmetric multicore processors (AMPs) attract considerable attention due to their appealing performance-power ratio for energy-constrained environments. However, these processors pose a significant programming challenge due to the integration of cores with different performance capabilities, asking for an asymmetry-aware scheduling solution that carefully distributes the workload.

The recent HEVC standard, which offers several high-level parallelization strategies, is an important application that can benefit from an implementation tailored for the low-power AMPs present in many current mobile or hand-held devices. In this scenario, we present an architecture-aware implementation of an HEVC decoder that embeds a criticality-aware scheduling strategy tuned for a Samsung Exynos 5422 system-on-chip furnished with an ARM® big.LITTLE™ AMP. The performance and energy efficiency of our solution is further enhanced by exploiting the NEON™ vector engine available in the ARM big.LITTLE architecture. Experimental results expose a 1080p real-time HEVC decoding at 24 frames/sec, and a reduction of energy consumption over 20%.

Keywords HEVC · asymmetric multicore processors · scheduling · vector intrinsics · real-time decoding · energy efficiency

1 Introduction

High Efficiency Video Coding (HEVC) [5] is the successor of the most widely-used video codec, H.264/Advance Video Coding (AVC) [14] and, therefore, a serious candidate to become the state-of-the-art tool for video compression in the near future. One crucial requirement for video compression, which shaped the HEVC standard, is adaptability, especially for practical consumer electronics applications. In particular, video content should be preferably distributed in a format that is in accordance with the display and memory capabilities, processing power and computational constraints of consumer electronics appliances as well as with the network bandwidth.

The Joint Collaborative Team on Video Coding (JCT-VC), which includes video experts from both the ISO/IEC Moving Expert Group (MPEG) and the ITU-T Video Coding Expert Group (VCEG), designed the new HEVC standard taking into account these requirements. Concretely, HEVC was conceived to deliver high quality multimedia services, with reasonable efficiency and performance over bandwidth-constrained networks. In addition, a major concern during the standardization process was to minimize the computational requirements and energy consumption [24]. Although several coding tools were not included in HEVC, due to their complexity, in comparison with its predecessor H.264/AVC [13], the computing and energy demands of HEVC have been considerably increased [26]

Asymmetric multicore processors (AMPs) have been recently proposed for severely energy-constrained environments, especially for mobile appliances, where heterogeneity in applications is mainstream. These architectures integrate two (or more) types of cores with different capabilities, which share the instruction set ar-
architecture but differ in micro-architecture. A practical example is the ARM® big.LITTLE™ AMP included in Samsung’s Exynos 5422 system-on-chip (SoC), which features both ARM Cortex-A15™ and Cortex-A7™ cores. The former type of core delivers higher performance than the Cortex-A7 counterpart, at the expense of higher power dissipation rate, while the Cortex-A7 cores can potentially deliver a more favourable performance-power ratio.

In this paper, we integrate an asymmetry- as well as criticality-aware scheduling strategy into the multi-threaded implementation of the libde265 library specifically adapted for the Exynos 5422 SoC. We will target the wavefront parallel processing (WPP) scheme [13] defined for HEVC, in which multiple “regions” of a single frame can be processed simultaneously. Compared with other alternatives, such as the tiling and slicing approaches, WPP does not limit intra-prediction nor resets CABAC probabilities, avoiding a reduction of the encoding efficiency. However, as we will show later, this parallelization strategy poses a considerable challenge for an AMP, due to the dependencies when reconstructing the CTU rows.

To exploit the asymmetric hardware concurrency, our parallel solution migrates the threads taking into account the dependencies of the tasks in execution, so that those tasks with higher priority are always executed in the fast (big) ARM Cortex-A15 cores, while the non-priority tasks run on the slow (LITTLE) Cortex-A7 cores. Thus, the key to this strategy is a policy that moves tasks between fast and slow cores on-the-fly as the tasks’ priorities vary. The implementation is further enhanced by including ARM-specific NEON™ optimizations into certain modules of the library, a capability that is not available in the reference HEVC library. The experimental evaluation of our proposal on an ODROID-XU3 board, furnished with an Exynos 522 SoC, demonstrates the advantage of the new decoder in terms of decoded frames per second (FPS), but also from the perspective of energy efficiency.

The rest of the paper is structured as follows. In Section 2, we briefly describe the HEVC standard and discuss some related works. In Section 3, we experimentally illustrate the poor (computational) performance and energy efficiency of the reference multi-threaded implementation of the libde265 library on the target ODROID-XU3 board/Exynos 5422 SoC. In Section 4, we introduce our strategies to adapt the original libde265 implementation to the asymmetric ARM big.LITTLE architecture; and in Section 5, we report the performance and energy-efficiency results of the new solution. Finally, Section 6 closes the paper with a few concluding remarks.

2 Technical Background

2.1 The HEVC standard

HEVC [5] introduces new coding tools with respect to its predecessor, H.264/AVC, as well as improves upon alternative previous encoders. The HEVC standard can reach the same subjective video quality than its predecessor by using half the bit-rate [22,27], while notably increasing coding efficiency.

One important change in HEVC affects image (frame) partitioning. The new standard introduces three new concepts: Coding Unit (CU), Prediction Unit (PU), and Transform Unit (TU). A frame is partitioned into Coding Tree Units (CTUs), each containing a single luma Coding Tree Block (CTB) and two chroma CTB blocks. Each CTU is further partitioned into several square regions, of variable size, called CUs. Each CU, consisting of 8×8 to 64×64 pixels, may contain one or several PUs and TUs. This partitioning can be performed within each sub-area recursively, until it has a size of 8×8 pixels; see Fig. 1. At PU-level, intra- and inter-predictions are carried out with sizes ranging from 4×4 to 64×64 pixels. The CUs may be further split into TUs, which contain the coefficients for transformation and quantization in the form of square blocks of pixels. This structure leads to a more flexible coding that suits the particularities of the frame.

Tiles [12] and WPP are two new technologies introduced in the HEVC standard to support high-level parallelism, in both cases by allowing the division of frames for parallel decoding. Additionally, HEVC inherits the slice concept from previous standards. When working
by tiles, a frame can be divided into rectangular groups of CTUs, which are treated as independent decoding tasks. Alternatively, with WPP, CTU rows can be decoded in parallel though, due to data dependencies, the decoding of a CTU row must be proceed with a delay of two CTUs with respect to that of the previous CTU row. This yields a wavefront parallel processing scheme that names this approach.

2.2 Related work

In the literature we can find general strategies to accelerate HEVC video decoders, but also proposals for energy-constrained devices which pursue similar goals to those set for our work.

In [6], the authors use SIMD instructions to accelerate all major modules of an HEVC decoder, obtaining speed-ups of up to 5 times all major modules of an HEVC decoder, obtaining speed-ups of up to 5 × on mobile and desktop platforms, to deliver 1080p real-time decoding. Similarly, the authors of [11,15,22] report 720p real-time decoding on an ARM Cortex-A9 platform and 1080p real-time decoding on an Intel platform. Although all these works leverage SIMD optimizations on energy-constrained devices, none of them analyzes the impact of this type of optimizations in terms of energy consumption. In [21] the authors introduce a methodology to deal with the dependencies intrinsic to WPP. Concretely, they adapt the WPP approach and process several partitions as well as several pictures in parallel. This presents the advantage of maintaining the amount of (thread-level) parallelism during the execution. This approach is further optimized in [8] and compared with other high-level parallelization strategies defined in the HEVC standard.

Hardware implementations of the HEVC decoder are also a hot research topic. In [28], a 40nm CMOS hardware decoder is introduced that can process 4k videos in real-time. In [17] a more energy efficient 28nm CMOS hardware decoder is presented. Moreover, there are also proposals that focus on a concrete module of the HEVC decoder such as [10,30,18].

In the context of mobile and hand-held devices, the authors of [21,23] describe several strategies for power optimization of a real-time software HEVC decoder on a NEON architecture. These strategies exploit data-parallelism, task-parallelism, and dynamic voltage-frequency scaling (DVFS); however, only one type of core in an ARM big.LITTLE AMP is used at a time. In [20,21], the authors reduce the filtering complexity to diminish energy consumption at the expense of a significant degradation in the subjective video quality. Energy reductions of up to 28% are reported there for an ARM bit.LITTLE core, but the authors only use one type of core. Some complementary work also aims to accelerate a concrete module on these energy-constrained devices [29].

Additionally, we can find some efforts to characterize the execution time and energy consumption of an HEVC decoder; for example, complexity-related aspects in the standardization process [4]; energy consumption of multicore CPUs and hardware-accelerated decoders [3]; exploiting race to idle and slack via DFVS for energy efficiency [7]; etc.

3 Multi-Threaded Implementation of the HEVC Decoder

Our proposal for HEVC decoding builds upon the open source libde265 library. This implementation is written in C++ from scratch, and provides a plain C API that enables its integration into other software. At present, there are many applications that rely on libde265 for HEVC video decoding, and there exist plugins for gstreamer, VLC, Windows DirectShow, and the ffmpeg decoder, among others.

The libde265 library includes novel tools to support the high-level parallel schemes defined in the HEVC standard, in particular tile-based and WPP multithreading. Additionally, the library integrates Intel’s Streaming SIMD Extensions (SSE) to further enhance performance on x86-based architectures.

This reference library follows a master-slave approach where a single master thread creates and enqueues tasks, while several (worker) threads process these tasks. Given a frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies. In particular, if we number the CTUs in the frame, in WPP the master thread initially creates one task per CTU row, and keeps track of task dependencies.
3.1 Experimental setup

The ODROID-XU3 board employed in our experiments comprises a Samsung Exynos 5422 SoC with an ARM Cortex-A15 quad-core processing cluster, running at 2.0 GHz, and a Cortex-A7 quad-core processing cluster, at 1.4 GHz. Both clusters access a shared DDR3 RAM (2 Gbytes) via 128-bit coherent bus interfaces. Each ARM core (either a Cortex-A15 or a Cortex-A7) has a 32+32-Kbyte L1 (instruction+data) cache. In addition, the four ARM Cortex-A15 cores share a 2-Mbyte L2 cache, while the four ARM Cortex-A7 cores share a smaller 512-Kbyte L2 cache; see Figure 2.

The target platform runs an Ubuntu 14.04 LTS distribution with the Linux kernel 3.10. The library was compiled with -O3 optimization level of the g++ 4.8.2 compiler. We ensure that all cores run at their highest frequency during the experiments by setting the appropriate frequency limits in the Linux performance governor. The codes are instrumented with the pmlib framework, which collects power dissipation samples corresponding to instantaneous power readings from four independent sensors in the board (for the Cortex-A7 cores, Cortex-A15 cores, DRAM DIMMs, and NEON SIMD engine), with a sampling rate of 250 ms. The power readings from all four sensors are added to estimate the instantaneous total power dissipation, and this collection of values are averaged and multiplied by the execution time to obtain the energy consumption.

3.2 Performance of the Multi-threaded libde265 on the ODROID-XU3

To characterize the performance of the libde265 library, the developers show that, when decoding a 1080p HEVC bit-stream via WPP multithreading, on average the gstreamer plugin is able to process 150 FPS on a server equipped with a recent Intel desktop quad-core CPU. However, as we will show next, these encoding ratios are much lower for the ODROID-XU3 board.

The test set for our experiments includes the five 1080p videos from the JCT-VC benchmark; hereafter, we report average results for all these video sequences. These videos were previously encoded with the HM-16.2 reference encoder using four QP points (22, 27, 32 and 37). The HM encoding parameters were those set by default in the random-access main configuration, except in that the WPP option is enabled.

The top plot in Fig. 3 shows the FPS (averaged for all five 1080p videos from the JCT-VC test set) on the ODROID-XU3. The bottom plot in the same figure shows the (average) energy (in Joules) per frame (EPF) consumed during these experiments. The first aspect to observe is that the use of more than four threads produces an unexpected decrease of the FPS. The reason for this behavior is the Operating System (OS) scheduler, which simply schedules all the threads to the Cortex-A15 cores. In consequence, when more than four threads are spawned, some Cortex-A15 cores
interleave the execution of two threads and, for this particular application, a reduction in the FPS rate is observed.

An additional aspect to note is that the FPS does not scale linearly with the number of cores, due to the dependencies when decoding the CTU rows. Concretely, as the videos are encoded to support WPP, the decoding of a CTU row cannot start until a minimum of two CTUs have been completely reconstructed for the previous CTU row. As a result, at the beginning of decoding each frame, all threads except for one will have to wait before they commence to reconstruct their assigned CTU rows. To further expose the effect of WPP decoding on a multi-threaded execution, let assume that the decoder spawns four (worker) threads. This means that the decoding process of the fourth CTU row cannot start until a minimum of six CTUs of the first CTU row have been reconstructed, which represents one fifth of the horizontal resolution for a 1080p video. Moreover, when eight threads are spawned, the reconstruction of the eighth CTU row cannot begin until a minimum of fourteen CTUs of the first CTU row have been reconstructed, which is almost half of the horizontal resolution of a 1080p video. In summary, with this approach, the level of concurrency is linearly reduced as the multithreading factor grows. This explains why, in our experiments with QP=37, two threads deliver a speed-up of 1.82 over the sequential execution, but four threads offer a meager speed-up of 3.02.

Regarding the energy efficiency, using more than four threads does not increase significantly the energy efficiency of the HEVC decoder. In addition, four threads offer better energy efficiency than one, but the effect is less visible due to the sublinear scalability of the HEVC decoder.

3.3 Static manual thread mapping on the Exynos 5422 SoC

Our initial attempt to exploit the computational resources of the Exynos 5422 SoC more efficiently manually binds the (worker) threads to concrete cores, populating first each Cortex-A15 core with a single thread, and from then on mapping threads to the Cortex-A7 cores.

The two plots in Fig. 4 display the average FPS and EPF (top and bottom, respectively) attained with the static manual binding (lines labelled as A15 + A7). Additionally, for comparison purposes, we include the performance lines when the execution is limited to the Cortex-A7 cores (label A7), as well as the lines of the “unmodified” version of the reference library that uses only the Cortex-A15 cores (see previous subsection).

In all cases, for clarity, we only include the lines for a concrete QP, but the qualitative conclusions that can be extracted from all other QPs are similar.

Let us focus on the FPS first. As expected, the results obtained with the static manual binding upon spawning four or less threads reveal performance rates that are very close to those observed with the unmodified version of the library. The reason is that, in both configurations, we are only using the Cortex-A15 cores (with static manual binding, threads are first mapped to this type of core; with the unmodified configuration, threads are only mapped to them). However, when five threads are used, the performance attained with the static manual binding is significantly reduced, steadily growing from that point with the number of threads but remaining below the performance obtained with the unmodified version of the library. The source of this behaviour is that, due to the dependencies during the reconstruction of the CTU rows, the Cortex-A7
cores slow down the threads running on the Cortex-A15 cores, so that the latter basically proceed at the speed of the former. To illustrate this, note that the static manual binding scheme, operating with the full 8 cores, delivers around 18.5 FPS, which is slightly below twice the FPS rate attained with 4 Cortex-A7 cores (around 10.1 FPS).

From the point of view of EPF, the static manual binding delivers higher energy efficiency than the unmodified version when five or more threads are spawned. This is explained in Fig. 5 which displays the power dissipation (in Watts) of the different configurations. There, we can observe the large differences in power consumption when the Cortex-A7 cores are only used (around 1.5 Watts) and when the unmodified version is used (around 5.5 Watts). We can also note that, when we exploit both types of cores simultaneously via static manual binding, the average power draft decreases. In this scenario, the Cortex-A7 cores, which dissipate significantly less power than the Cortex-A15 cores, are at full load, but the Cortex-A15 cores are not, reducing the overall power rate. A decrease of about 25-30% in power dissipation is delivered when both types of cores are used simultaneously in comparison with the unmodified version, which is more than the FPS decay, which ranges from 15% to 28%. The effect on the energy consumption is explained by the linear dependence of this metric on the product of time and power.

In conclusion, these experiments naturally motivate the need for an architecture-aware alternative to the original multithreaded implementation, which is able to efficiently exploit the asymmetric resources of the ARM big.LITTLE architecture (or any other AMP). Ideally, an appropriate scheduling mechanism that exploits both the Cortex-A15 and Cortex-A7 cores should render two positive effects:

- An increment of FPS. To satisfy this, the Cortex-A7 cores should not slow down the execution of the Cortex-A15 cores but positively contribute to the global (combined) decoding rate.
- A decay of EPF. The Cortex-A7 cores are more energy-efficient than its Cortex-A15 counterparts, so by including the former we should save energy.

4 Architecture-Aware Optimization of libde265 on the ARM big.LITTLE AMP

The default (unmodified) approach adopted by libde265 on a multi-threaded CPU presents three major drawbacks when WPP is applied to simultaneously leverage all the cores of an ARM big.LITTLE AMP:

- Due to the differences in performance between the Cortex-A7 and Cortex-A15 cores, in principle the OS scheduler does not map threads to the former.
- When forcing the scheduler to use the Cortex-A7 cores, the dependencies intrinsic to WPP do not allow to exploit the full potential of the Cortex-A15 cores, decreasing the overall FPS.
- For WPP, the performance does not scale linearly with the number of threads, which directly affects the energy efficiency of the solution. This issue is not specific of an AMP but rather affects to any multi-threaded CPU. In the literature there exist several strategies that aim to mitigate this effect [8,9].

In the remainder of this section, we address the first two issues in order to improve the performance of the libde265 on the Exynos 5422 SoC. We do not consider the third issue as it has been previously investigated in the literature.

4.1 Asymmetry- and criticality-aware scheduling on the Exynos 5422 SoC

Taking into account the results in Sections 3.2 and 3.3 we have introduced significant modifications in the original multi-threaded implementation of the libde265 library in order to migrate the threads between the two types of cores available in the Exynos 5422 SoC at execution time. Note that the optimizations exposed in this section are only beneficial when the execution proceeds on a number of threads that exceeds the amount of Cortex-A15 cores, as otherwise our solution only exploits the more powerful Cortex-A15.
The fundamental step towards delivering high performance and energy efficiency on the target Exynos 5422 SoC is to carry out an appropriate dynamic binding of the threads to the cores. For simplicity, let us assume an execution with 8 threads. Then, at the beginning of decoding each frame, the four threads assigned to reconstruct the top four CTU rows are initially bound to Cortex-A15 cores, while the next four CTU rows are reconstructed by four threads that are bound to Cortex-A7 cores. This situation is graphically illustrated in Fig. 6.

This initial mapping of threads to cores does not differ from the static manual binding previously presented. The key to our new asymmetry-aware solution, however, is to control the migration of threads, in order to ensure that the Cortex-A15 remain in charge of the “critical” CTU rows.

Let us consider, for example, that 8 threads, denoted as T1–T8, are spawned, and they commence to process the top 8 CTU rows, with the i-th row assigned to thread Ti, the first four threads mapped to the four Cortex-A15 cores (big \{A,B,C,D\}), and the next four to the four Cortex-A7 (LITTLE.\{A,B,C,D\}). Consider next that, starting from the initial scenario, thread T1, which processes the first CTU row on big.A, completes this task. In this scenario, thread T5, in charge of the fifth CTU row on LITTLE.A, is migrated to big.A, where it continues processing the same row. In addition, thread T1 is migrated to LITTLE.A, where it commences to process the 9th CTU row. As mentioned, the purpose here is to keep all 8 cores/threads busy with work, but to ensure that, from the 8 CTU rows that are (most of the time) on-the-fly, the top four are assigned to threads running on Cortex-A15 cores, while the remaining four are processed by threads mapped to the Cortex-A7. A graphical illustration of the migration is provided in Fig. 7.

In the final part of the CTU row reconstruction, we ensure that the threads which process the bottom CTU rows of each frame are never migrated to the Cortex-A7 cores, but remain bound to Cortex-A15 cores. As a consequence, in order to start with the in-loop filters part, we have four threads bound to Cortex-A15 cores and four bound to Cortex-A7 cores.

The multithreaded parallelization of the stage that applies the filters is easier as, in this case, there exist a larger volume of tasks and considerably higher level of concurrency (i.e., less dependencies) compared with the prior stage. In consequence, thread scheduling during the application of the in-loop filters is not so crucial/complex. The fundamental modification in the filter stage aims to keep the Cortex-A15 cores always busy with work. Thus, for example, when there number of tasks available for execution is lower than eight, the Cortex-A7 cores are the ones that first become idle.

![Fig. 6 Initial mapping of CTU rows to hardware cores.](image1)

![Fig. 7 Migration of task/thread between Cortex-A7 and Cortex-A15.](image2)
This test is again carried out by the threads mapped to the Cortex-A7 cores whenever the filters are applied to a complete CTU. If an idle Cortex-A15 core is detected, the thread that found this situation is migrated there.

4.2 NEON intrinsics

The libde265 library integrates SSE optimizations for x86-based architectures. Concretely, some functions of the library are implemented using SSE4 or SSE4.1 intrinsics. However, these instructions are not supported by ARM processors, as these systems have their own SIMD instruction set, called NEON. In consequence, in order to exploit the SIMD units in the ARM architecture, it is necessary to transform the SSE-based functions to their NEON-based counterparts. For this purpose, we have extended the work in [25], which proposes NEON equivalents for a subset of the SSE intrinsics. Following this path, we have completed that approach to deliver NEON-equivalent intrinsics for all SSE intrinsics appearing in the libde265 library.

5 Performance evaluation

We next evaluate the performance of the asymmetry-aware version of the libde265 library, in terms of both FPS and EPF. To analyze the impact of the new scheduling strategy and the adoption of SIMD intrinsics, this section is divided into three parts. In the first subsection, we evaluate the asymmetry-aware mechanism that migrates threads to keep the Cortex-A15 busy most of the time; in the second subsection, we study the impact of integrating NEON intrinsics; and in the final subsection, we summarize the results and analyze all the modifications jointly.

5.1 Asymmetry- and criticality-aware scheduling

The plots in Fig. 8 show the average FPS (top) and EPF (bottom) of the asymmetry-aware scheduling with thread migration described in Section 4.1 (lines labelled with Affinity). For comparison purposes, the plots also include the results attained by the unmodified version of the library, as well as those of the version where the threads are manually bound upon initialization to a concrete core but no migration is allowed (labelled as A15 + A7).

Regarding the FPS rate, this evaluation shows significant benefits when the threads are migrated to keep the “critical” tasks (i.e., the top CTU rows) running on the Cortex-A15 cores. With this configuration, the Cortex-A7 cores do not slow down the Cortex-A15 cores but instead contribute to the FPS when the number of threads exceeds the amount of Cortex-A15 cores. We can still observe a non-linear increment of the FPS as, due to the dependencies implicit in WPP, the threads sometimes have to synchronize before they can reconstruct the assigned CTU rows; in addition, there is a certain overhead due to the differences in the performance between both types of cores.

From the perspective of the EPF metric, the solution that integrates the enhancements presented in Section 4.1 outperforms the unmodified version of the library but, unfortunately, it is still less energy-efficient than the approach that statically binds the threads to a specific core (no thread migration). The reason of this behavior is motivated in Fig. 9, which shows that the power dissipation grows with the number of threads. With the version enhanced with thread migration, all threads/cores are at full load (or close to it), and the
power draft augments more rapidly with the number of threads. However, the reduction of execution time is not enough to compensate the growth of power dissipation, resulting in a net increase of energy consumption.

5.2 NEON intrinsics

In principle, when using intrinsics in general, and NEON in the particular case of ARM cores, one can expect an increment in performance. However, an important aspect to analyze is the effect of this optimization on energy consumption since, as we observed in the previous subsection, a faster execution does not necessarily imply a lower energy consumption.

The plots in Fig. 10 report the average FPS and EPF (top and bottom, respectively) including now the version of the library that integrates the NEON optimizations with the asymmetry-aware scheduling that enforces thread migration when necessary (labelled as Affinity + NEON). For comparison purposes, we also show in the figure the results of the most significant previous versions.

This figure reveals important benefits in terms of both FPS and EPF. The increase in the FPS rate was expected, since the positive effects of SIMD intrinsics have been widely exposed in the literature for numerical applications in general, and for video encoders/decoders in particular.

On the other hand, due to linear dependency between energy consumption and power-execution time, the reduction in EPF could be also expected if the power dissipation rate is not increased by a factor that exceeds the reduction of execution time. Fig. 11 shows the average power dissipation for the experiments presented in Fig. 10. There we can observe that the adoption of the NEON intrinsics yields a significant reduction of the average power dissipation compared to the asymmetry-aware version of the library without intrinsics. Together with the reduction in execution time, this explains the notable gains in energy efficiency thanks to the integration of the NEON intrinsics.

5.3 Global comparison

Table 1 and Table 2 gather the performance of the distinct versions of the library in terms of FPS and EPF, respectively (averaged for all JCT-VC videos and four QPs). Moreover, the tables quantify the differences (in %) between these implementations, with positive values

---

Fig. 9 Average power dissipation of the reference libde265 decoder on the ODROID-XU3 using only the Cortex-A15 cores (Unmodified); and both types of cores via manual binding without and with thread migration (A15 + A7 and Affinity, respectively).

Fig. 10 Average FPS (top) and energy per frame (bottom) of the reference libde265 decoder on the ODROID-XU3 using only the Cortex-A15 cores (Unmodified); both types of cores via manual binding without and with thread migration (A15 + A7 and Affinity, respectively); and both types of cores via manual binding with thread migration and NEON intrinsics (Affinity + NEON).

Fig. 11 Average power dissipation for the experiments presented in Fig. 10.
reflecting an increment in the FPS/EPF, while negative values corresponding to a decrement. Note that all versions which spawn less than five threads are equivalent to the unmodified implementation, except when the NEON intrinsics are exploited.

The results in the first table expose that, for this particular SoC, the unmodified version of the library is not able to deliver the standard frame rate of 24 FPS for 1080p videos although it keeps four Cortex-A7 cores idle, which could have been used for this purpose. A simple static-manual binding of the threads upon initialization, which does not promote thread migrations, does not increase performance and, when the Cortex-A7 cores are used, the performance is even decreased by factors that range between 9% and 25% with respect to the default (unmodified) configuration. Compared with this, the FPS rates are notably increased when the threads are migrated between the available cores while taking into account the criticality of the top CTU rows, as well as by leveraging the NEON units. For example, compared with the unmodified version, the thread migrating policy yields an increase of performance between 11% and 21%; and the integration of NEON intrinsics (four or less threads in the main column labeled as Affinity + NEON) delivers between 17% and 24% higher performance.

From the perspective of energy efficiency, in the second table we observe that all versions reduce the EPF

Table 1 Average FPS of the reference libde265 decoder on the ODROID-XU3 using only the Cortex-A15 cores (Unmodified); both types of cores via manual binding without and with thread migration (A15 + A7 and Affinity, respectively); and both types of cores via manual binding with thread migration and NEON intrinsics (Affinity + NEON).

| #Threads | Unmodified | A15 + A7 | Affinity | Affinity + NEON |
|----------|------------|----------|----------|-----------------|
|          | FPS        | % vs     | FPS      | % vs            |                  |
|          | Unmodified | A15 + A7 | Affinity | Affinity + NEON |
| 1        | 7.963      | 7.916    | 9.844    | 24.07          |
| 2        | 14.049     | 13.972   | 26.401   | 21.16          |
| 3        | 18.982     | 18.883   | 22.545   | 18.33          |
| 4        | 22.441     | 22.375   | 26.909   | 16.54          |
| 5        | 21.682     | 21.549   | 27.499   | 15.52          |
| 6        | 21.636     | 21.491   | 27.831   | 14.32          |
| 7        | 21.411     | 21.262   | 27.968   | 13.12          |
| 8        | 21.109     | 21.052   | 27.968   | 12.03          |

Table 2 Average EPF of the reference libde265 decoder on the ODROID-XU3 using only the Cortex-A15 cores (Unmodified); both types of cores via manual binding without and with thread migration (A15 + A7 and Affinity, respectively); and both types of cores via manual binding with thread migration and NEON intrinsics (Affinity + NEON).

| #Threads | Unmodified | A15 + A7 | Affinity | Affinity + NEON |
|----------|------------|----------|----------|-----------------|
|          | EPF        | % vs     | EPF      | % vs            |                  |
|          | Unmodified | A15 + A7 | Affinity | Affinity + NEON |
| 1        | 0.327      | 0.327    | 0.260    | -19.90          |
| 2        | 0.275      | 0.276    | 0.221    | -19.38          |
| 3        | 0.262      | 0.262    | 0.212    | -19.99          |
| 4        | 0.260      | 0.260    | 0.210    | -18.53          |
| 5        | 0.262      | 0.250    | 0.203    | -23.86          |
| 6        | 0.260      | 0.243    | 0.198    | -18.63          |
| 7        | 0.258      | 0.227    | 0.196    | -13.96          |
| 8        | 0.251      | 0.212    | 0.193    | -8.74           |

Fig. 11 Average power dissipation of the reference libde265 decoder on the ODROID-XU3 using only the Cortex-A15 cores (Unmodified); both types of cores via manual binding without and with thread migration (A15 + A7 and Affinity, respectively); and both types of cores via manual binding with thread migration and NEON intrinsics (Affinity + NEON).
rate of the unmodified version of the library. However, despite the improvement of the FPS rate attained via thread migration, this version is less energy-efficient than the one which carries out a static mapping of threads upon initialization. On the other hand, adding the NEON intrinsics is always beneficial, respectively delivering around 19% and 9-24% more energy efficiency than the asymmetry-aware and static mapping counterparts which do not exploit the NEON SIMD engine.

6 Conclusions

We have proposed and evaluated an asymmetry-aware scheduling implementation of a reference HEVC decoder for the ARM big.LITTLE AMP embedded in the Exynos 5422 SoC/ODROID-XU3 board. Our solution follows the parallelization approach dictated by WPP to distribute the workload (CTU rows/tasks) among the fast (big) Cortex-A15 and the slow (LITTLE) Cortex-A7 cores on-the-fly, migrating the threads in charge of executing those tasks with higher priority to the former type of core. Moreover, the new implementation of the HEVC decoder is enhanced with NEON SIMD counterparts for all SSE intrinsics included in the reference implementation of the library.

Our results reveal excellent improvements in performance compared with the execution of the architecture-oblivious reference implementation, which only exploits the big cores and cannot attain 1080p real-time decoding. In addition, we demonstrate that the exploitation of the Cortex-A7 cores not only enhances the overall performance, but also contributes to improve the energy efficiency of decoding pipeline.

Acknowledgements

This work was supported by projects CICYT TIN2011-23283 and TIN2014-53495-R of MINECO and FEDER.

References

1. Alonso, P., Badia, R.M., Labarta, J., Barreda, M., Dolk, M.F., Mayo, R., Quintana-Ortí, E.S., Reyes, R.: Tools for power-energy modelling and analysis of parallel scientific applications. In: 41st Int. Conf. on Parallel Processing – ICPP, pp. 420–429 (2012)
2. Bariani, M., Lambruschini, P., Raggio, M., Pezzoni, L.: An optimized software implementation of the HEVC/H.265 video decoder. In: 2014 IEEE 11th Consumer Communications and Networking Conference (CCCN), pp. 77–82 (2014). DOI 10.1109/CCCN.2014.7056307
3. Bemoussa, Y., Boukhobza, J., Senn, E., Benazzouz, D.: On the energy efficiency of parallel multi-core vs hardware accelerated hd video decoding. SIGBED Rev. 11(4), 25–30 (2015). DOI 10.1145/2724942.2724946. URL http://doi.acm.org/10.1145/2724942.2724946
4. Bossen, F., Bross, B., Sahrring, K., Flynn, D.: HEVC Complexity and Implementation Analysis. IEEE Transactions on Circuits and Systems for Video Technology 22(12), 1685–1696 (2012). DOI 10.1109/TCSVT.2012.222155
5. Bross, B., Han, W., Ohm, J., Sullivan, G., Wang, Y.K., Wiegand, T.: High efficiency video coding (HEVC) text specification draft 10. Joint collaborative Team on video Coding 12th meeting, Doc. JCTVC-L1003 (2013)
6. Chi, C.C., Alvarez-Mesa, M., Bross, B., Juurlink, B., Schierl, T.: SIMD Acceleration for HEVC Decoding. IEEE Transactions on Circuits and Systems for Video Technology 25(5), 841–855 (2015). DOI 10.1109/TCSVT.2014.2364413
7. Chi, C.C., Alvarez-Mesa, M., Juurlink, B.: Low-power high efficiency video decoding using general-purpose processors. ACM Transactions on Architecture and Code Optimization 11 (4), 56 (2014)
8. Chi, C.C., Alvarez-Mesa, M., Juurlink, B., Clare, G., Henry, F., Pateux, S., Schierl, T.: Parallel scalability and efficiency of HEVC parallelization approaches. IEEE Transactions on Circuits and Systems for Video Technology 22(12), 1827–1838 (2012)
9. Chi, C.C., Alvarez-Mesa, M., Lucas, J., Juurlink, B., Schierl, T.: Parallel HEVC decoding on multi-and many-core architectures. Journal of Signal Processing Systems 71(3), 247–260 (2013)
10. Chiang, P.T., Chang, T.S.: A reconfigurable inverse transform architecture design for HEVC decoder. In: 2013 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1006–1009 (2013). DOI 10.1109/ISCAS.2013.6572019
11. Duan, Y., Sun, J., Yan, L., Chen, K., Guo, Z.: Novol Efficient HEVC Decoding Solution on General-Purpose Processors. IEEE Transactions on Multimedia 16(7), 1915–1928 (2014). DOI 10.1109/TMM.2014.2337834
12. Fuldseth, A., Horowitz, M., Xu, S., Zhou, M.: Tiles. Joint Collaborative Team on Video Coding (JCT-VC), Document JCTVC-E408 (2011)
13. Henry, F., Pateux, S.: Wavefront Parallel Processing. Joint Collaborative Team on Video Coding (JCT-VC), Document JCTVC-E196 (2011)
14. ITU-T: ITU-T Recomendacin H.264, Advanced Video Coding for Generic Audiovisual Services (2003)
15. Joint Collaborative Team on Video Coding (JCT-VC): Common test conditions and software reference configurations. Joint Collaborative Team on Video Coding (JCT-VC), Doc. JCTVC-L1100 (2013)
16. Joint Collaborative Team on Video Coding (JCT-VC); HEVC Test Model 16.2 (2015). http://hevc.hhi.fraunhofer.de/
17. Ju, C.C., Liu, T.M., Chang, Y.C., Wang, C.M., Lin, H.M., Cheng, C.Y., Chen, C.C., Chiu, M.H., Wang, S.J., Chao, P., Hu, M.J., Yeh, F.C., Chuang, S.H., Lin, H.Y., Wu, M.L., Chen, C.H., Tsai, C.H.: A 0.2nJ/pixel 4K 60fps Main-10 HEVC decoder with multi-format capabilities for UHD-TV applications. In: European Solid State Circuits Conference (ESSCIRC), ESSCIRC 2014-40th, pp. 195–198 (2014). DOI 10.1109/ESSCIRC.2014.6942055
18. Kalali, E., Adibelli, Y., Hamzaoglu, I.: A high performance and low energy intra prediction hardware for HEVC video decoding. In: 2012 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp. 1–8 (2012)
19. Meng, S., Duan, Y., Sun, J., Guo, Z.: Highly optimized implementation of HEVC decoder for general processors. In: 2014 IEEE 16th International Workshop on Multimedia Signal Processing (MMSP), pp. 1–6 (2014). DOI 10.1109/MMSP.2014.6958819

20. Nogues, E., Holmbacka, S., Pelcat, M., Menard, D., Liljus, J.: Power-aware hevc decoding with tunable image quality. In: Signal Processing Systems (SiPS), 2014 IEEE Workshop on, pp. 1–6 (2014). DOI 10.1109/SiPS.2014.6986659

21. Nogues, E., Raffin, E., Pelcat, M., Menard, D.: A Modified HEVC Decoder for Low Power Decoding. In: Proceedings of the 12th ACM International Conference on Computing Frontiers, CF ’15, pp. 62:1–62:6. ACM, New York, NY, USA (2015). DOI 10.1145/2742854.2747284. URL http://doi.acm.org/10.1145/2742854.2747284

22. Ohm, J., Sullivan, G., Schwarz, H., Tan, T.K., Wiegand, T.: Comparison of the coding efficiency of video coding standards—including high efficiency video coding (HEVC). IEEE Transactions on Circuits and Systems for Video Technology 22, 1669–1684 (2012)

23. Raffin, E., Hamidouche, W., Nogues, E., Pelcat, M., Menard, D., Tomperi, S.: Energy Efficiency of a Parallel HEVC Software Decoder for Embedded Devices. In: Proceedings of the 12th ACM International Conference on Computing Frontiers, CF ’15, pp. 62:1–62:6. ACM, New York, NY, USA (2015). DOI 10.1145/2742854.2747286. URL http://doi.acm.org/10.1145/2742854.2747286

24. Raffin, E., Nogues, E., Hamidouche, W., Tomperi, S., Pelcat, M., Menard, D.: Low power HEVC software decoder for mobile devices. Journal of Real-Time Image Processing pp. 1–13 (2015). DOI 10.1007/s11554-015-0512-8. URL http://dx.doi.org/10.1007/s11554-015-0512-8

25. Ratcliff, J.W.: SSE2NEON.h : A porting guide and header file to convert SSE intrinsics to their ARM NEON equivalent (2015). https://github.com/jratcliff63367/sse2neon

26. Rodríguez-Sánchez, R., Igual, F.D., Martínez, J.L., Mayo, R., Quintana-Ortí, E.S.: Parallel performance and energy efficiency of modern video encoders on multi-threaded architectures. In: 2014 Proc. 22nd European Signal Processing Conference (EUSIPCO), pp. 191–195 (2014)

27. Sullivan, G., Ohm, J.R., Han, W.J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Transactions on Circuits and Systems for Video Technology 22, 1649–1668 (2012)

28. Tikekar, M., Huang, C.T., Juvekar, C., Sze, V., Chandrakasan, A.: A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications. IEEE Journal of Solid-State Circuits 49(1), 61–72 (2014). DOI 10.1109/JSSC.2013.2284302

29. Yong, H., Wang, R., Wang, W., Wang, Z., Dong, S., Han, B., Gao, W.: Acceleration of hevc transform and inverse transform on arm neon platform. In: Intelligent Signal Processing and Communications Systems (ISPACS), 2013 International Symposium on, pp. 169–173 (2013). DOI 10.1109/ISPACS.2013.6704541

30. Zhu, J., Zhou, D., He, G., Goto, S.: A combined SAO and de-blocking filter architecture for HEVC video decoder. In: 2013 20th IEEE International Conference on Image Processing (ICIP), pp. 1967–1971 (2013). DOI 10.1109/ICIP.2013.6738405