Evaluation of the Performance/Energy Overhead in DSP Video Decoding and its Implications
Yahia Benmoussa, Jalil Boukhobza, Eric Senn, Djamel Benazzouz

To cite this version:
Yahia Benmoussa, Jalil Boukhobza, Eric Senn, Djamel Benazzouz. Evaluation of the Performance/Energy Overhead in DSP Video Decoding and its Implications. Annual Meeting of the GDR SoC SiP, Jun 2013, Lyon, France. hal-00846463v4

HAL Id: hal-00846463
https://hal.univ-brest.fr/hal-00846463v4
Submitted on 9 Sep 2013

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Evaluation of the Performance/Energy Overhead in DSP Video Decoding and its Implications

Yahia Benmoussa†§, Jalil Boukhobza†, Eric Senn† and Djamel Benazzouz,§
†Université Européenne de Bretagne, CNRS, UMR 6285 Lab-STICC, France
§Université M’hamed Bougara, Boumerdes, Algeria

Abstract—Video decoding is considered as one of the most compute and energy intensive application in energy constrained mobile devices. Some specific processing units, such as DSPs, are added to those devices in order to optimize the performance and the energy consumption. However, in DSP video decoding, the inter-processor communication overhead may have a considerable impact on the performance and the energy consumption. In this paper, we propose to evaluate this overhead and analyse its impact on the performance and the energy consumption as compared to the GPP decoding. Our work revealed that the GPP can be the best choice in many cases due to the significant overhead in DSP decoding which may represents 30% of the total decoding energy.

Keywords—Video decoding, Performance, Energy, GPP, DSP, H264/AVC, OMAP, Gstreamer.

I. INTRODUCTION

Energy saving consideration becomes at the center of the hardware and the application design in mobile devices such as smart-phones and tablets. In fact, Lithium battery technologies are not evolving fast enough, this negatively impacts the autonomy duration. This is becoming a critical issue especially when using processor intensive applications such as video playback. In [1], it is shown that video playback is the most important energy consumer application used in mobile devices. This is due to the important use of the processing resources responsible of more than 60% of the consumed energy [1].

Furthermore, to allow high quality video decoding, the processors equipping mobile devices are more and more powerful. A hardware configuration including a processor clocked at more than 1 GHz frequency becomes common. The main drawback of using high frequencies is that it requires higher voltage levels. This leads to a considerable increase in energy consumption due to the quadratic relation between the dynamic power and the supplied voltage in CMOS circuits. To overcome this issue, Digital Signal Processors (DSP) are used to provide better performance-energy properties. Indeed, the use of parallelism in data processing increases the performance without the need to use higher voltages and frequencies [2].

In case of DSP decoding, in addition, to the clock frequency and the decoded video quality parameters stated above, the overhead due to the inter-processor communication should be considered. This issue was addressed from performance point in studies such as [3], [4]. However its impact on the energy consumption as compared to a GPP decoding was not studied before. In this paper, we propose to evaluate the performance and the energy overhead in DSP decoding and analyse its impact on the performance and the energy consumption as compared to GPP video decoding. For this purpose, we conduct some experimental measurements which are described in section II. The obtained results and the conclusion are discussed in sections III and IV respectively.

II. EXPERIMENTAL METHODOLOGY AND SETUP

In the experimentations, we followed two steps. 1) A video frame level performance and energy characterization where the DSP performance and energy overhead is evaluated in a frame decoding cycle. We define the overhead as all the processing which is not related to the actual frame decoding such as GPP-DSP communication and cache memory maintenance operations. 2) The video sequence performance and energy consumption are evaluated and compared to those of the GPP.

Power measurements performed in this study were achieved using the Open-PEOPLE framework [5], a multi-user and multi-target power and energy optimization platform and estimator. The target platform is OMAP3530EV board which consists of a Cortex A8 ARM processor and TMS320C64x DSP. The power consumptions of the DSP and the ARM processors are measured using. On this hardware platform, the Linux operating system version 2.6.32 was used. The video decoding was achieved using Gstreamer, a multimedia development framework. The ARM decoding, was performed using ffmpeg/libavcodec, a open-source plug-in based on ffmpeg/libavcodec library. For DSP decoding, we used TIViddec2, a proprietary Gstreamer H264/AVC baseline profile plug-in provided by Texas Instrument. The videos sequences used in the tests are Harbor and Soccer. Each video is coded in different bitrates (64 Kb/s, ..., 5120 Kb/s) and qcif, cif and 4cif resolutions. Each video is then decoded at different clock frequencies ranging from 125 MHz to 720 MHz. The performance (Frame/s) and the energy consumption (mJ/frame) are measured for each (bit-rate, resolution, frequency).

III. EXPERIMENTAL RESULTS & DISCUSSIONS

A. Frame level Performance and energy characterization

Fig. 3 shows the power consumption level of 4cif and qcif DSP video decoding. The DSP frame decoding phase is represented by the values varying between 0.7 W and 1.1 W corresponding to [32 ms, 62ms] and [6.2 ms, 7.5ms] intervals. This phase is terminated by a burst of DMA transfers of the decoded frame macro-blocks from the DSP cache to the shared memory which corresponds to the intervals [56 ms, 62ms] and [7.2 ms, 7.5ms] and is illustrated by an increase in memory power consumption. The ARM wake-up latency is represented by the power level 0.66 W. The ARM wake-up is represented
by the power transition to 0.83 W. Table I shows the obtained time and energy overhead values for qcif, cif and 4cif videos. One can notice that the overhead can reach 50% and 30% for energy and performance respectively in case of qcif resolution.

2) Energy Consumption Results: Fig. 2 shows a comparison between the ARM and DSP video decoding energy consumption (mJ/Frame) in case of 4cif, cif and qcif resolutions. The DSP qcif video decoding consumes 100% more energy than the ARM in case of low bit-rate and 20% for high bit-rate. On the other hand, the DSP 4cif video decoding consumes less energy than the ARM although. In case of cif resolution, we noticed an crossing between the ARM and the DSP energy consumption levels. In fact, for low bit-rate starting from 1Kb/s, the ARM consumes less energy than the DSP.

![Fig. 1: ARM and DSP decoding performance of the Harbour video](image)

![Fig. 2: ARM vs DSP decoding energy consumption of H264/AVC video](image)

![Fig. 3: ARM and DSP frames decoding](image)

### TABLE I: DSP video decoding time and energy overhead

| Resolution | DSP Decoding Energy (mJ/Frame) | DSP Decoding time (ns/Frame) |
|------------|--------------------------------|-------------------------------|
|            | Processing | Initial | Overhead | Processing | Initial | Overhead |
| qcif (1280K) | 3.97 | 4.16 | 52.64 | 1.71 | 2.33 | 30.48 |
| cif (1920K) | 6.016 | 6.26 | 28.71 | 5.5 | 6.7 | 20.38 |
| 4cif (5120K) | 25.93 | 25.93 | 8.48 | 25.99 | 25.99 | 2.5 |

### B. Video Stream Performance and Energy Evaluation

1) Decoding Performance Results: Fig. 1 shows a comparison between ARM and DSP video decoding performance in case of 4cif, cif and qcif resolutions for the Harbor video sequence. The flat surface represents the reference acceptable video displaying rate (30 Frames/s). One can observe that the performances of the ARM processor and of the DSP are almost equivalent in case of qcif resolution. However, the ARM decoding speed is 43% higher than the DSP in case of 64 Kb/s bit-rate while the DSP decoding speed is 14% higher than the ARM in case of 5120 Kb/s bit-rate. For cif and 4cif resolutions, The DSP decoding is almost 50% faster than the ARM in case of cif resolution and 100% in case of 4cif. This ratio decreases drastically for low bit-rates where the ARM performance increases faster than the one of the DSP.

The analysis of the obtained results shows that the overall performance and the energy efficiency of the DSP as compared to the ARM processor depend mainly on the required video coding quality (bit-rate and resolution). In fact, the DSP video decoding is the best performance and energy efficient choice in case of 4cif resolution and the use of ARM decoding is better in case of qcif resolution and cif resolution with a bit-rate less than 1 Mb/s. The drop of the performance and energy consumption properties of the DSP video decoding are due to a significant inter-processors overhead.

**REFERENCES**

[1] A. Carroll and G. Heiser, “An analysis of power consumption in a smartphone,” Proceedings of the 2010 USENIX conference on USENIX annual technical conference, pp. 21–21, 2010.

[2] D. Markovic, V. Stojanovic, B. Nikolic, M. Horowitz, and R. Brodersen, “Methods for true energy-performance optimization,” Solid-State Circuits, IEEE Journal of, vol. 39, no. 8, pp. 1282–1293, 2004.

[3] P. Ramachandra and M. R. Satish, “H.264 main profile video decoding implementation techniques on OMAP3430IFA,” Signal Processing (ICSP), 2010 IEEE 10th International Conference on, pp. 271–274, 2010.

[4] S. Kant, U. Mithun, and P. Gupta, “Real-time H.264 video encoder implementation on a programmable dsp processor for videophone applications,” Consumer Electronics, 2006. ICCE ‘06. 2006 Digest of Technical Papers. International Conference on, pp. 93–94, 2006.

[5] E. Senn, D. Chillet, O. Zendra, C. Belleudy, S. Bilavarn, R. Atitallah, C. Samoyeau, and A. Fritsch, “Open-people: Open power and energy optimization PLaatform and estimator,” 2012 15th Euromicro Conference on Digital System Design (DSD), pp. 668–675, Sep. 2012.