A NOVEL VOLTAGE-MODE LUT USING CLOCK
BOOSTING TECHNIQUE
IN STANDARD CMOS

SATHYAVATHI N S
Department of VLSI DESIGN Adhiparasakthi Engineering College
Melmaruvathur, TN, India

ABSTRACT: In a VLSI circuit, interconnection plays the dominant role in every part of the circuit nearly 70 percent of the area depends on interconnection, 20 percent on insulation, and remaining 10 percent to devices. The binary logic is limited due to interconnect which occupies a large area on a VLSI chip. In this work, the designs of quaternary-valued logic circuits have been explored over multi-valued logic due to the following reasoning. An approach to mitigate the impact of interconnections is to use multiple-valued logic (MVL), hence, more information can be carried in each wire, reducing the routing network. Therefore, a single wire carrying a signal with N logic levels can replace \(\log_2 N\) wires carrying binary signals. Therefore, this results in increasing the maximum operation frequency and also reducing the power consumption. Our new clock boosting method overcomes conventional techniques with simple and efficient CMOS structures.

KEYWORDS: Multiple-value Logic, Quaternary logics, Look-up tables, FPGAs, Standard CMOS Technology.

INTRODUCTION

Power dissipation mainly occurs due leakage current and static power dissipation and has formula

\[ P_d \propto CV_d^2 \]

Therefore by reducing the capacitance value we can able to reduce the dissipation. One of the important advantages of quaternary logic is that has the reduced noise margin when compared to the conventional binary logic. More over if we use the current mode we have to face the problem in the fabrication process and has the high power consumption.

BINARY AND QUATERNARY LOOK-UP TABLES

In General Look-Up Tables (LUT) are basically memories, which implement a logic Function according to their configuration. Configuration values \(C = (c_0, c_1, \ldots, c_i)\); are initially stored in the look-up table structure, and once inputs are applied to it, the logic value in the addressed position is assigned to the output.

The capacity of a LUT \(|C|\) is given by

\[ |C| = n \times b^k \]  

(1)

Where \(n\) denotes the number of outputs, \(k\) denotes the number of inputs and \(b\) for the number of logic values. For example, a 4-input binary look-up table with one output is able to store \(1 \times 2^4 = 16\) Boolean values. A binary function implemented by a binary Look-Up Table (BLUT) is defined as \(f: B^k \rightarrow B\), over a set of variables \(X = (x_0, x_1, \ldots, x_{K-1})\), where each variable \(x_i\) represents a Boolean value. The total number of different functions \(|F|\) that can be implemented in a BLUT with \(k\) input variables is given by

\[ |F| = b^{|C|} \]  

(2)

Where \(b = |B|\) (\(b = 2\) in the binary case). For example, a look-up table with 4 inputs (\(k = 4\)) can implement one of \(|F| = 65,536\) different functions. Quaternary functions are basically generalizations from binary functions. This function implemented by a quaternary look-up table (QLUT) is defined as \(g: Q^k \rightarrow Q\), over a set of quaternary variables \(Y = (y_0, y_1, \ldots, y_{K-1})\), where the values of a variable \(y_i\), as the values of the function \(g(Y)\), can be in \(Q = \{0, 1, 2, 3\}\). As in the binary case, the number of possible function in QLUTs is given by \(|Q| = 2^{|B|}\) in our experiments. In
other words, two binary variables with the same inputs can be grouped in order to represent a quaternary variable. Such procedure mainly for reducing both the total number of connections and the number of gates.

**QUATERNARY LOGIC AND REFERENCE VOLTAGES LEVEL**

This design was implemented using a standard CMOS technology, a single supply voltage and a clock boosting technique to incorporate a 16 to 1 multiplexer and a dual quaternary decoder. One of the most important feature that was taken into account was the area usage since that, in order to perform more complex functions, this circuit needs to be replicated a millions of times in the FPGA. The circuit depicted in the table below has two quaternary inputs, QA and QB, which are then computed by the dual quaternary decoder into the QLUT’s binary control signals, B00-B33. The multiplexer 16-to-1 consists of sixteen NMOS switches enhanced with a clock boosting technique. When one of the control signals is high, the corresponding QLUT’s line switch is activated connecting the corresponding QLUT’s quaternary input to the output.

The four voltage levels are represented on table

| value | Voltage value [v] |
|-------|------------------|
| 0     | 0                |
| 1     | 0.404            |
| 2     | 0.707            |
| 3     | 1.2              |

**Table 1: The four voltage levels**

A quaternary variable can assume four different logic levels. Assuming a rail-to-rail voltage range and equal noise margins for the four logic levels, three different reference voltage values are required, 1/6VDD, 3/6VDD, and 5/6VDD, to determine a quaternary value. A LUT is an array indexing operator, where the output is mapped by the input, based on the configuration memory. The configuration values are initially stored in the LUT configuration memory, and according to the input, the logic value in the addressed position is assigned to the output.

16-1 MUX

A Multiplexer has many inputs and one output has to be selected. Although, the use of quaternary logic helps to reduce the number of interconnecting wires, which leads to a compact layout, with reduced routing capacitance. We used the typical value for a binary FPGA (10 pF), since it maintain same number of wires, we can increase the number of functions in FPGA. When compared to binary quaternary implementation of 16-1 multiplexer quaternary had the least number of gates. For the binary implementation nearly 30 transmission gates are used but in case of quaternary only 24 transmission gates are used.

| BINARY | QUATERNARY |
|--------|------------|
| DC 8 4 2 1 | DC 4 1 |
| 0 0 0 0 1 | 0 0 |
| 1 0 0 1 0 | 1 0 1 |
| 2 0 0 1 1 | 2 0 0 |
| 3 0 1 0 0 | 3 0 1 |
| 4 0 1 0 0 | 4 1 0 |
| 5 0 1 0 1 | 5 1 1 |
| 6 0 1 1 0 | 6 1 0 |
| 7 0 1 1 1 | 7 1 1 |
| 8 1 0 0 0 | 8 2 0 |
| 9 1 0 0 1 | 9 2 1 |
| 10 1 0 1 0 | 10 2 0 |
| 11 1 0 1 1 | 11 2 1 |
| 12 1 1 0 0 | 12 3 0 |
| 13 1 1 0 1 | 13 3 1 |
| 14 1 1 1 0 | 14 3 0 |
| 15 1 1 1 1 | 15 3 1 |


Table 2: Quaternary and binary input table.

CLOCK BOOSTING TECHNIQUES

Clock boosting techniques is the important technique for reducing the interconnection problems and increase the speed with reduced delays.

![Proposed transistor-level schematic](image)

Fig.1. Proposed transistor-level schematic

Assuming that the capacitor C is discharged and clk1 is set to logic 1 (VDD), N1 turns on and connects node B to ground, while P1 turns off and ensures a high impedance path between the nodes A and B. Simultaneously, P2 is on and gradually charges the capacitor (and node A) to VDD. When clk1 commutes to a logic 0 (ground), N1 turns off; the inverter ties the capacitor bottom plate to VDD and P2 turns off; node A rises to 2VDD and P1 is turned on connecting node B to 2VDD as wanted.

![Transmission gate diagram](image)

Fig 2: Transmission gate diagram

![Transmission gate output](image)

Fig 3: Transmission gate output
QUATERNARY-TO-BINARY CONVERTER

| Q  | Q0 | Q1 | Q2 | Q3 |
|----|----|----|----|----|
| 0  | 1  | 0  | 0  | 0  |
| 1  | 0  | 1  | 0  | 0  |
| 2  | 0  | 0  | 1  | 0  |
| 3  | 0  | 0  | 0  | 1  |

Table 3: The Q-decoder behavior as a function of the quaternary logic value at the input.

From the above table it shows the binary output as the function of quaternary input. Here Q0, Q1, Q2, Q3 are the binary values meaning 0 (0V) or 12 (VDD), and q is the quaternary logic.
The main advantage of this structure compared to previous proposed implementations is that it has standard CMOS structures. The Q-decoder is composed of two comparators CP and CN, and other traditional digital circuits inverters, NANDs and NORs. The CP and CN are self-reference analog comparators shown in Fig. 3. With these structures we are able to detect the four possible voltage levels. In a binary implementation, an inverter may be seen as a comparator where the voltage reference is VDD=2. For our quaternary device, we need three voltage references in order to determine a quaternary value, at 1/6VDD, 3/6VDD and 5/6VDD, as depicted in Figure given below.

Thus first for design of decoder we need to design the three CP, CI, CN. CI is the inverter with the input 1 to get output 0.
We also implemented the complete binary and quaternary look-up tables with the UMC 130nm technology in order to evaluate their performance and power consumption. The development of the binary and quaternary LUTs was performed. Transistor widths were kept to the minimum value in order to have a fair comparison between binary and quaternary versions.

The quaternary structure proposed in this paper outperforms the binary implementation in both power consumption and propagation delay. These results were obtained through CADENCE Spectra simulation. The propagation delay is simply the largest delay from an input to the output of each LUT.
CONCLUSION

In this paper, we have reported an innovative QLUT design that can be used for multiple valued combinational logic or as a building block in FPGAs. The QLUT internal functionality is implemented using simple standard CMOS structures. This feature is achieved through quaternary-to-binary decoders that quantize the input signals. This decoder is based on voltage-mode self-referenced comparators that allows the use of a standard CMOS technology and overcomes previous design drawbacks. Also, a CB technique was used to decrease the switches resistance and increase the operation frequency, while at the same time, achieving low power consumption. Therefore, the presented design is a valid solution to reduce the interconnections impact, without increasing Power consumption or losing performance. Experimental results were performed on an ASIC implementation of a full adder employing the designed QLUT. The obtained results attested the circuit feasibility and its advantages, using a standard CMOS process and its main characteristics (timing and power).

REFERENCES

[1] J. Rabaey, Low Power Design Essentials (Integrated Circuits and Systems). New York, NY, USA: Springer-Verlag, 2009.
[2] L. Shang, A. S. Kaviani, and K. Bathala, “Dynamic power consumption in virtex-II FPGA family,” in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays, 2002, pp. 157–164.
[3] Z. Zilic and Z. Vranesic, “Multiple-valued logic in FPGAs,” in Proc.Midwest Symp. Circuits Syst., 1993, pp. 1553 1556.
[4] E. Ozer, R. Sendag, and D. Gregg, “Multiple-valued logic buses for reducing bus energy in low-power systems,” IEE Comput. Digital Tech., vol. 153, no. 4, pp. 270–282, Jul. 2006.