Adaptive Block Floating-Point for Analog Deep Learning Hardware

Ayon Basumallik, Darius Bunandar, Nicholas Dronen, Nicholas C. Harris, Ludmila Levkova, Calvin McCarter, Lakshmi Nair, David Walter, David Widemann

Abstract—Analog mixed-signal (AMS) devices promise faster, more energy-efficient deep neural network (DNN) inference than their digital counterparts. However, recent studies show that DNNs on AMS devices with fixed-point numbers can incur an accuracy penalty because of precision loss. To mitigate this penalty, we present a novel AMS-compatible adaptive block floating-point (ABFP) number representation. We also introduce amplification (or gain) as a method for increasing the accuracy of the number representation without increasing the bit precision of the output. We evaluate the effectiveness of ABFP on the DNNs in the MLPerf™ datacenter inference benchmark—realizing less than 1% loss in accuracy compared to FLOAT32. We also propose a novel method of finetuning for AMS devices, Differential Noise Finetuning (DNF), which samples device noise to speed up finetuning compared to conventional Quantization-Aware Training.

Index Terms—Analog-digital hardware, neural network hardware, deep learning, noise retraining.

I. INTRODUCTION

The power consumption and carbon footprint of datacenters used to run compute-intensive deep neural networks (DNNs) have grown substantially in the last decade. Most of the future datacenter workload is expected to come from DNN inference, which comprises 80–90% of the total compute time consumed during a DNN’s lifespan, from training to deployment [1], [2].

The growing demand of DNN inference is associated with a widening range of applications and increasingly larger DNNs, which require a larger amount of compute and memory.

In light of the above, computing technologies with potential advantages in speed and energy efficiency, such as analog mixed-signal (AMS), are worth exploring. AMS performs compute-intensive matrix multiplications in the analog domain while running other operations—notably, non-linearities and data storage—in the digital domain. Matrix multiplication is the lion’s share of a DNN’s inference operations because of its computational complexity: approximately $O(n^3)$ for inputs of size $n \times n$ elements. By encoding information in the analog domain—in the amplitude, phase, or time of a physical signal—AMS devices have the potential to use less energy per compute operation than their digital-only counterparts, albeit at the cost of a lower bit precision and possible susceptibility to noise. This can be a challenge for applications requiring noiseless or high-precision compute, such as cryptographic hashing.

Table I

| Task                  | DNN       | Dataset               |
|-----------------------|-----------|-----------------------|
| Image classification  | ResNet50  | ImageNet              |
| Object detection      | SSD-ResNet34 | MS COCO             |
| Image segmentation    | 3D U-Net  | BRATS 2019            |
| Speech recognition    | RNN-T     | LibriSpeech           |
| Question answering    | BERT Large | SQuADv1.1            |
| Recommendation        | DLRM      | 1TB Click Logs        |

The results showed that relatively large-precision activations (with $\geq 11$ bits) are required to achieve quality commensurate ($< 1\%$ loss) to that achieved with FLOAT32 [6]. Working with an analog-to-digital converter (ADC) that operates with $\geq 11$ bits of precision at gigahertz rates can be prohibitive as the power consumed by the mixed-signal converters scale exponentially with the bit precision ($\sim 2^b$, where $b$ is the number of output bits). Alternatively, the grade-school multiplication technique of partitioning each matrix multiplication into several multiplications with lower bit-precision operands can reduce the required bit precisions [7]. However, this technique limits the size of the matrix tile that can be programmed as the ADC bit precision must be sufficient to capture the full precision of the partial multiplications. Overall, this multiplication technique may reduce the speed of the AMS device. These limitations, however, occur because previous techniques have focused only on entirely fixed-point-precision networks.

The purpose of this paper is to demonstrate an AMS design that achieves high network-level quality [1] without the need for high bit-precision analog/digital converters or grade-school multiplication schemes. At the core of our approach is the novel adaptive block floating-point (ABFP) number representation that reduces quantization effects by scaling the vectors of length $n$ within the inputs to a tiled matrix multiplication. We evaluate

1“Quality”, in this paper, refers to a task-specific metric, such as accuracy or F1 score.
our approach on six unique, industry-relevant tasks, DNNs, and datasets, as shown in Table I. The main contributions of this paper are:

1) a novel adaptive block floating-point (ABFP) number representation;
2) the use of amplification (or gain) as a method for increasing the accuracy of the number representation without increasing the bit precision of the output; and
3) two viable methods for finetuning DNNs—the conventional Quantization-Aware Training (QAT) and the novel Differential Noise Finetuning (DNF)—to achieve high quality despite quantization error and noise.

The rest of the paper is organized as follows. Section II discusses related work. Section III details the ABFP based approach. Section IV details approaches to finetuning using QAT and DNF. Section V presents a quantitative evaluation of our approach using the MLPerf™ datacenter inference benchmarks [8], [9]. Section VI discusses the applicability and ramifications of this approach at a system level. Section VII concludes the paper.

Our results show that ABFP enables DNNs to run with high accuracy on an AMS device. The six MLPerf™ datacenter inference benchmark DNNs lose < 1% of their float32 quality with a small tile size of \( n = 8 \) and no additional gain. Also, prior to finetuning, four of the six DNNs achieve < 1% degradation with a large tile size of \( n = 128 \) and appropriate gain. The other two DNNs can achieve the float32 quality after finetuning with either QAT or DNF.

II. RELATED WORK

Approaches to making DNN inference faster and more energy efficient generally focus on reducing the cost of matrix multiplication. In software, distillation [10], [11], pruning [12], [13], and dimensionality reduction [14], [15] have been proposed to decrease the number of multiplications or size of the operands. Scalar quantization has been used to perform reduced-precision multiplications, using standard IEEE formats such as float16 or int8, newer formats such as Google Brain Float (BFLOAT16) [16], or combinations thereof [17].

Hardware strategies involve either digital or analog designs to minimize the cost of multiplication. Digital chips such as NVIDIA tensor cores [18] and application-specific integrated circuits (ASICs), such as the Google TPU [19] or the Graphcore IPU [20] exploit various forms of parallelism to tackle latency, but these hold less promise for tackling energy usage. Because multiplication and accumulation are naturally efficient operations in the analog domain, custom analog circuits for DNN inference hold promise for reducing both latency and energy. AMS designs are currently under development both in academia [4] and industry [21]. Recent works [6], [22], [23] have sought to characterize the fundamental energy-accuracy tradeoffs with analog multiplication hardware, focusing on the limits imposed by ADC noise.

The current understanding of tradeoffs in this space was established by Rekhi et al. [6] who proposed a general ADC noise model for dot products. In the simulated model, matrix multiplications are decomposed into dot products, each of which is computed in analog using the fixed-point number format. This analog hardware circuit is characterized by: the number of bits used to store inputs, weights, and outputs in fixed-point (which may be different from each other); the number of terms in the dot product \( n \); and the ADC noise which is additive and independent of the true output value. The authors combine this noise model (which simulates the effect of ADC noise has on DNN inference accuracy) with an ADC energy model of the noise-energy tradeoff, in order to derive a model for the accuracy-energy tradeoff. The analog circuit’s own energy consumption is not modeled, but this is typically dwarfed by ADC energy and can be safely ignored. Finally, they propose finetuning DNNs with their ADC simulation model to improve inference accuracy.

More recently, various approaches to improve this tradeoff have been put forward. Ghodrati et al. [7] proposed to reduce the effect of ADC noise via parallel bit-interleaved analog compute units sharing a single ADC. Dynamic analog precision has been proposed by Gonugondla et al. [22] to adapt to the variation in noise sensitivity across different portions of network architectures. Garg et al. [24] proposed averaging the results of multiple matrix multiplications to reduce the effect of analog device noise. Our approach departs from the aforementioned proposals. Instead, we build on previous work on block floating-point (BFP) numeric representations and on
gain (signal amplification) techniques, though with substantial differences.

BFP numeric representations, first developed for signal processing applications [25], have also found recent use for digital DNN acceleration. A BFP representation for acceleration of DNNs on field-programmable gate array (FPGA) hardware has been proposed by Song et al. [26]. BFP is also used in digital DNN training [27] with tile-specific exponents and FLOAT32 for activations and weights. Neither of these techniques use adaptive scaling to recover less significant bits, as ours does. A recent method for weight quantization [28] used per-block scaling factors to reduce quantization error in digital inference, but unlike ours, it did not use adaptive scaling factors computed at runtime then applied to weights, inputs, and activations. As all the BFP methods above are digital techniques, they do not use gain, which is specific to analog computation.

Some digital methods for reducing information loss due to INT8 quantization resemble our use of gain. Clipping values above the $k$-th percentile of a distribution [29] increases precision of smaller values by saturating the largest ones. Using one scale for large values and another for small ones is another approach [30]. These approaches are orthogonal to our use of gain and could be used along with ABFP to positive effect.

In terms of recovering DNN quality, there is ongoing research on faster alternatives to standard quantization-aware training (QAT) of deep networks [29], [31], [32], which uses the Straight-Through Estimator (STE) [33] to cope with the non-differentiability of quantization. Fan et al. [34] adapted QAT to weight quantization by only quantizing a random subset of weights in each batch. Baskin et al. [35] finetuned weight-quantized networks by using additive noise as a proxy for quantization (called UNIQ). However, since they addressed weight-quantization, their noise distribution is conditioned on weight magnitudes; in contrast, we introduce additive noise at the level of layer outputs.

III. ADAPTIVE BLOCK FLOATING-POINT (ABFP) IN AMS HARDWARE

The basic block of operation on an AMS device is the dot product of two vectors. The physical nature of the analog computation limits the range of numbers that can be represented. With the use of digital-to-analog (DAC) converters and ADCs, these numbers can be represented as fixed-point numbers. Fixed-point numbers, however, have restricted dynamic range compared to floating-point numbers, which are the typical number representation for DNN training. This limits the representational power of the DNNs that can be executed on such a device.

The BFP number representation [26] works around this restriction by introducing shared scales (or shared exponents) which normalize the vectors to be within the unit range of $[-1.0, 1.0]$ and then converts them into fixed-point numbers before the dot product. After the dot product operation, the output is multiplied with the appropriate scale. In this section, we present ABFP, our adaptive version of the BFP numerical format.

DNN training and inference are typically performed with FLOAT32 numbers. Recently, the BFLOAT16 number representation (with an 8-bit mantissa and an 8-bit exponent) was created specifically to cover a range of values similar to the range of the former, while using only 16 bits [16]. The conversion between fixed point numbers and BFLOAT16 can be easily pipelined along with the vector dot product. Since the BFLOAT16 format has an 8-bit mantissa, the conversion between integers with 8 bits or less (typically used for AMS devices) is especially advantageous. Therefore, we adopt BFLOAT16 as the default precision to store the scales of the vectors. We also rescale the outputs of each dot product to BFLOAT16. When the matrix is wider than the tile width, the result is a sum over the partial BFLOAT16 outputs of the tiled matrix-vector multiplications. In these cases, the final sum is accumulated in FLOAT32 and then converted to BFLOAT16 precision as well.

A. Tiled Matrix-Multiplication with ABFP

Figure 1 sketches the process of performing a tiled matrix multiplication with ABFP dot products. Consider a linear layer within a feedforward network with a $N_c \times N_r$ weight matrix $W$ and an input activation $x$ with $N_c$ elements. Both the weight and the input are represented in BFLOAT16.

In our scheme, we choose a vector of length $n$ to share a single BFLOAT16 scale. For the weights, each row vector of length $n$ (referred hereunto as tile width) will be represented as ABFP, and thus for each of the $N_c$ rows, there are a total of $[N_c/n]$ such vectors. We label these vectors as $w_{ij}$, where the subscript $i$ denotes the row and $j$ denotes the tile. In the ABFP representation, each vector $w_{ij}$ shares a single scale $s_{ij}^w = \max(w_{ij})$. The normalized weight vectors are $\bar{w}_{ij} = w_{ij}/s_{ij}^w$. Similarly, for the input activation each column vector of length $n$ is represented as an ABFP. The normalized column vectors of $x$ are $\bar{x}_j = x_j/s_{j}^x$ where $s_{j}^x = \max(|x_j|)$, and $j$ indicates the tile.

The normalized vectors $\bar{w}_{ij}$ and $\bar{x}_j$ are represented as fixed-point numbers with bitwidths $b_W$ and $b_X$, respectively. The conversion can be performed using the quantization function (for a vector $v$):

$$Q(v; \delta_v, \tau_v) = \text{clamp} \left( \frac{v}{\delta_v} ; \delta_v ; \tau_v \right)$$

(1)

where the clamp function limits all elements between $[-\tau_v, \tau_v]$, i.e., $\text{clamp}(v; \tau_v) = \max(\min(v, +\tau_v), -\tau_v)$. Here, $\delta_v = 1/(2^{b_v-1}-1)$ is the size of the discretization bin for symmetric quantization with respect to 0 (for signed integers). The rounding operation denoted by $\lfloor \cdot \rfloor$ uses round-half-to-even method. The vectors $\bar{w}_{ij}$ are quantized with $\delta_W$ (and $b_W$) and $\tau_W = 1$, and the vectors $\bar{x}_j$ with $\delta_X$ (and $b_X$) and $\tau_X = 1$, as follows:

$$\bar{w}_{ij}^q = Q(\bar{w}_{ij}; \delta_W, \tau_W)$$

$$\bar{x}_j^q = Q(\bar{x}_j; \delta_X, \tau_X)$$

(2)

Then the output of the dot product on the AMS device is:

$$y_{ij}^q = Q \left( \bar{w}_{ij}^q \cdot \bar{x}_j^q ; n\delta_Y, \tau_Y \right)$$

(3)

where the output is clamped with $\tau_Y = n$ due to the summation within the dot product that results in an output between $[-n, n]$. 3
It also increases the discretization bin by a factor of $n$. This output can be converted back to BFLOAT16 by multiplying it with the appropriate scale $s^y_{ij} = s^w_j s^x_i$. We obtain the final output vector element by accumulating the partial BFLOAT16 results as follows:

$$y_i = \sum_{j=1}^{[N_x/n]} y^y_{ij} s^y_{ij}$$

ABFP separates scale factors for each row vector $\mathbf{w}_{ij}$ and each column vector $\mathbf{x}_i$, and this scheme greatly reduces the quantization effects. By comparison, other schemes include: using only one scale for a submatrix tile [27], one scale for an entire weight tensor [31], [32], or separate scales per channel for a given layer (see also [31], [32]). Typically, in these methods, only one scale is chosen for all input activations to a given layer. In contrast, our method determines the scales of each vector input to the dot product—allowing for a reduced sensitivity to outliers and a smaller quantization error. Employing ABFP does come at the expense of rescaling the dot product inputs, along with additional BFLOAT16 storage and multiplications. Importantly, we note that for inference, the weight tensors need only to be converted to and stored in ABFP representation once.

An aside: equations (3) and (4) above clarify why AMS devices suffer more quantization error than digital fixed-point accelerators and why the ABFP representation can remedy that error. In an AMS device, the summation across the different tiles is performed after the final quantization (i.e., after Eq. (3) and in Eq. (4)). Whereas, the summation across different tiles in a digital fixed-point device can be performed before the final quantization (i.e., in Eq. (3)).

B. Including Gain in ABFP

Normally, as the tile width ($n_t$) increases, so do the number of bits required to represent the output of the multiplication (by $\log_2 n_t$). If the bit precision of the ADC is constant, then more information on the output is lost as fewer lower-significant bits can be captured. However, we discovered that by physically increasing the gain of the analog signal, these lower significant bits can be recovered—at the cost of possibly increased saturation of more significant bits. This effectively increases the precision of the multiplication output and allows DNNs to lose less quality with larger tiles. This is particularly important for DNN acceleration because large tiles allow larger dot product devices which can be computed within a single clock cycle in an AMS device.

While gain is often used to amplify signals in analog signal acquisition [36], it has not to our knowledge been previously employed in the context of BFP numeric representations, adaptive or otherwise.

Within the ABFP numerical format, we can further reduce the quantization error by physically amplifying the analog signal used to compute the analog dot product. Mathematically, it introduces a gain factor $G > 1$. This allows for the recovery of less significant bits at the cost of possible saturation of the range of values and a higher energy consumption. Equation (3) then becomes the following:

$$y^y_{ij} = Q \left( G \cdot \mathbf{w}^0_{ij} \cdot \mathbf{x}^0_i; n\delta_Y, \tau_Y \right).$$

Clamping in the output quantization function becomes necessary because the gain causes some values to overshoot the allowed range. The gain factor is divided out during the accumulation as follows:

$$y_i = \sum_{j=1}^{[N_x/n]} y^y_{ij} s^y_{ij} / G.$$  

The intuitive picture can be understood by considering the Eq. (5) above with $G = 1$. For the output quantization (typically performed by ADC) not to lose any information, the inequality $n\delta_Y \leq \delta_X b_W$ must be satisfied. Phrased differently, the number of bits required to represent the entire output is approximately $b_W + b_X + \log_2 n - 1$. This can easily exceed the bitwidth of today’s AMS devices. For example, for $b_W = b_X = 8$ and $n = 128$ the output is $\approx 22$ bits.

Figure 2 illustrates the effect of gain for a fixed $b_W = 8$. ABFP mitigates the loss of less-significant bits by increasing the gain of the analog signal, which allows those bits to be recovered. Doubling the analog signal allows one extra less-significant bit to be captured at the expense of one fewer most-significant bit. It may sound counter-intuitive how trading the higher-order bits for lower-order bits can improve the accuracy of a DNN. However, the distribution of the output of a dot product in a DNN tends to not reach the first few most-significant bits. (See Section A of the Appendix for analysis of this aspect of ABFP.)

C. AMS Noise Model in ABFP

The output of a dot product on an AMS device is subject to a certain amount of error in the least significant bits. This error, which is also referred to as “noise” in the succeeding sections, is in addition to the existing quantization effects. The origins of this error are stochastic and depend strongly on the physical characteristics of the device. Similarly to Rekhi et al. [6], we consider it independent of the values of the weights and inputs, and we model this error as a uniformly distributed variable $\mathcal{E}$ with a variance $\text{Var}(\mathcal{E}) = (n\delta_Y)^2/12$. Therefore, the uniform distribution has a width of one discretization bin of the output quantization, and the values that $\mathcal{E}$ takes are

2It is common to call this discretization bin the least-significant bit (LSB) as defined in the context of analog signal processing. An LSB is the smallest amount of analog signal that an ADC can discretize, and this corresponds to the width of the output quantization “bin”. Thus ±0.5 LSB is the maximum quantization error introduced by the ADC.
between \(-n\delta_y/2\) and \(n\delta_y/2\). The error should be added in Eq. (5) to model the analog dot product as follows:

\[
y_{\delta ij}^l = Q\left(G \cdot w_{\delta ij}^l \cdot x_{\delta ij}^l + \xi; n\delta_y, \tau_y\right).
\]  

(7)

The final output vector element is again accumulated as done in Eq. (6). Increasing the gain of the analog signal reduces relative error for outputs that have small magnitudes, albeit at the cost of saturating outputs with larger magnitudes. For the remainder of this paper, ABFP means ABFP with gain and AMS noise.

IV. FINE TUNING TO RECOVER DNN QUALITY

The quantization and noise described in the previous section can affect a model’s overall quality. In this section, we discuss two approaches targeted at recovering the original FLOAT32 quality. We discuss an existing approach, namely Quantization-Aware Training (QAT) (also called training with simulated quantization [31]). Next, we present a novel approach to recovering the FLOAT32 quality that we call Differential Noise Finetuning (DNF). Note that we prefer “finetuning” over “training” to emphasize that DNF starts with a pre-trained DNN and finetunes it.

A. Quantization-Aware Training

QAT simulates quantization and noise effects, i.e., full equation [7] during the forward pass [31], [32]. To estimate the gradients of quantization, we use a Straight-Through Estimator (STE). The STE passes the gradient as if the incoming function is an identity function, so its gradient is estimated as \(\partial Q(x)/\partial x = 1\).

Let \(L\) be the loss function of the DNN computed using ABFP, whose forward pass in a particular layer is defined by Eqs. (7) and (6). Gradients during the backward pass are:

\[
\frac{\partial L}{\partial x} = \frac{\partial L}{\partial y} \cdot W \quad \text{and} \quad \frac{\partial L}{\partial W} = x \cdot \frac{\partial L}{\partial y} \quad \text{(8)}
\]

The gradients during the backward pass are accumulated in FLOAT32. Hence QAT is a case of mixed-precision training. We start performing QAT from a pre-trained DNN. Once training is complete, we run inference with ABFP.

B. Differential Noise Finetuning

DNF enables DNNs to recover from quality lost due to noise and quantization. Unlike QAT, DNF retains FLOAT32 precision in the forward pass (without tiling or quantization which can be slow in standard digital hardware, e.g., CPU or GPU), and adds noise to the outputs of the layers of the FLOAT32 model during finetuning. The added noise enables the DNN to effectively adapt to quantization error and noise. To achieve this, the added noise is sampled from a histogram of the differences between the ABFP and FLOAT32 model layer outputs. We refer to these differences as “differential noise”. By sampling additive differential noise this way, DNF emulates the aggregate effects of quantization error and noise.

Figure 3 describes the key steps in DNF. We begin by computing the output differences between the FLOAT32 and the ABFP layers. The input \(x^l\) to the FLOAT32 and ABFP layers is the same: the output of the previous FLOAT32 layer. Further, we denote \(f^l(\cdot)\) as a layer operation in the FLOAT32 DNN, and \(\tilde{f}^l(\cdot)\) as the same layer operation in the ABFP DNN. Similarly, we denote the FLOAT32 and ABFP layer outputs as \(y^l\) and \(\tilde{y}^l\), respectively: \(y^l = f^l(x^l)\) and \(\tilde{y}^l = \tilde{f}^l(x^l)\). Given the same inputs, we then compute the corresponding output differences as \(\Delta y^l = \tilde{y}^l - y^l\). Since the output differences \(\Delta y^l\) are computed for every layer, DNF captures the quantization and noise effects at the layer-level. Once computed, \(\Delta y^l\) is used to instantiate per-layer differential noise distributions. In particular, the values in \(\Delta y^l\) are converted into a histogram. The computed histograms are smoothed and then used to approximate a probability distribution for each layer \(l\), denoted by \(P_{\text{hist}}^l\).

During finetuning, a differential noise tensor \(\xi^l\), sampled from the constructed histogram, is added in the forward pass:

\[
y^l = f^l(x^l) + \xi^l, \quad \text{where} \quad \xi^l \sim P_{\text{hist}}^l.
\]  

(9)

Note that the gradients during the backward pass are accumulated in FLOAT32. Computationally, the amount of overhead of sampling and adding depends on two key parameters: (1) the dimension of the noise tensor, and (2) the number of bins used within the histogram representation. The histogram for each layer only needs to be computed once before finetuning begins.

3We add 0.5 to each histogram bin to avoid zero probabilities.
Hence, the key overhead during finetuning is the time taken to sample from a histogram, which is proportional to the number of bins and noise size.

In principle, $\Delta y^l$ can be statistically analyzed to estimate differential noise present at each layer, e.g., we can compute the mean and standard deviations of $\Delta y^l$. A non-zero mean shows a bias introduced by the ABFP number representaton, and a larger standard deviation indicates a stronger susceptibility to quantization error and noise.

V. RESULTS

In this section, we present results of running the MLPerf™ datacenter inference benchmark DNNs using ABFP with ADC noise. We simulated ABFP with custom PyTorch layers that take BFLOAT16 input tensors and output BFLOAT16 tensors. During inference and when finetuning with QAT, the convolutions of ResNet50, SSD-ResNet34, and 3D-UNet are converted to tiled matrix-multiplications using the im2col algorithm [37]. Other layers, such as batch-norm, layer-norm, pooling, and non-linearities (e.g., tanh, softmax, and GELU), read BFLOAT16 inputs from memory and then perform arithmetic in FLOTO32 before converting back to BFLOAT16 as done by Micikevicius el al. [38]. For ResNet50, the reported results use batch-norm folding although there is no significant difference with or without using batch-norm folding during inference.

A. Inference before Finetuning

We evaluate ABFP on all six MLPerf™ datacenter inference benchmark DNNs [8] using pre-trained PyTorch checkpoints (refer Table S1 in the appendix for the checkpoints). For each DNN, we run inference over tile widths $\{8, 32, 128\}$, gains $\{1, 2, 4, 8, 16\}$, and bitwidths $b_W/b_X/b_Y \{6/6/8, 8/8/8\}$. The gain increases by powers of 2 because each doubling of gain captures an additional less-significant bit (see Figure 2). Table I lists the datasets on which each DNN was evaluated. The average of all the runs is reported in Table II (cf. Table S2 in the appendix for the standard deviations of the metrics in Table II). With the exception of 3D U-Net, we evaluate each DNN 10 times. We evaluate 3D U-Net three times because of computational constraints; the average across its three runs is reported.

Table II shows that the quality of each DNN varies depending on tile width and gain. At tile width 8, all DNNs perform with little loss of FLOAT32 accuracy at gain of 1, and the loss increases with increasing gain. The opposite is the case at tile width 128, where quality generally improves with increasing gain (cf. section A in appendix). For a given tile width, gain controls the tradeoff between saturation and precision that is important for DNN quality. Figure 3 highlights that all DNNs lose less than 1% of FLOAT32 quality at certain tile width and gain combinations.

Changing the input and weight bitwidths from 8 to 6 bits has little effect on DNN quality, especially compared to the effects of changing tile width. SSD-ResNet34 and ResNet50 have a larger decrease in quality as compared to other DNNs, perhaps due to having a regression component, or a high number of output classes.

Predictions about DNN quality cannot be made on tile width or gain alone. Hence, a layer-wise analysis of the differential noise (see Eq. (9)) can be useful. Figure 5 shows noise standard deviations for ResNet50 and SSD-ResNet34. At tile width 8, a lower gain corresponds to lower noise standard deviations for all the layers and to higher quality for both DNNs, as shown in Table III. However, at tile width 128 and gain of 16, all layers do not exhibit the same noise response. For ResNet50, the first layer has a much larger noise standard deviation at gain 16 than at gain 8 (standard deviations for the other layers are quite close at both gains), leading to a minor drop of 1% accuracy at gain 16. For SSD-ResNet34, the first layer and the last confidence layers have much larger noise standard deviations at gain 16 than at gain 8, leading to a larger drop of about 3% in mAP. Performance at the 6/6/8 bitwidths is shown in Appendix Figure S2 (note that noise standard deviations and corresponding DNN qualities between 6/6/8 and 8/8/8 are very close). A layer-wise analysis of the DNNs provides insights into layers that are more susceptible to quantization error and noise. We leverage the insights in the next section to tailor the finetuning of ResNet50 and SSD-ResNet34.
B. Inference after Finetuning

We demonstrate the effectiveness of QAT and DNF at tile width 128 and gain of 8 on ResNet50 and SSD-ResNet34: the only two DNNs that fall just below 99% of their respective float32 quality at this setting. We choose to investigate retraining at tile width 128, since this tile width enables an AMS device to run the fastest, in comparison to the rest of the studied tile widths\(^4\).

We finetune ResNet50 with QAT and DNF separately using the AdamW optimizer \(^{[39]}\) with a learning rate of \(1 \times 10^{-6}\) with a learning rate of 1 \( \times 10^{-6}\), which is validated by a factor of 0.3 per epoch. We run QAT for 2 epochs with a batch size of 100 and DNF for 5 epochs with a batch size of 128. We finetune SSD-ResNet34 with QAT and DNF using the SGD optimizer with learning rates of \(1 \times 10^{-6}\) and \(2 \times 10^{-6}\) respectively. We use a cosine annealing, one-cycle learning rate scheduler. The SGD optimizer uses weight-decay of \(5 \times 10^{-4}\) and momentum of 0.728. We run both QAT and DNF for 8 epochs, with batch sizes of 4 and 24 respectively.

During QAT with ResNet50, the batch-norm layers are folded. Since there is no significant difference in quality with or without batch-norm folding, we report results with folding.

---

\(^4\) An AMS device with a tile width \(n\) is capable of performing a dot product of vectors of length \(n\), with a single clock cycle. Typically, AMS devices are architected to perform matrix-vector multiplications. An AMS device with a matrix tile dimension of \(n \times n\) is able to perform a multiplication between an \(n \times n\) matrix and an \(n\)-long vector in a single clock cycle.

---

**TABLE II**

Model metrics for different tile widths, gains, and bitwidths. Results in bold are above 99% of the float32 result. The metrics for the models are top-1 accuracy (ResNet50), mean average precision or MAP score (SSD-ResNet34), mean accuracy (3D U-Net), accuracy (1 – WER) (RNN-T), F1 score (BERT-Large), and ROC AUC (DLRM).

| Model       | Result         | BW/BY = 6/6/8 | BW/BY = 8/8/8 |
|-------------|----------------|----------------|----------------|
| ResNet50    | Gain           | Gain           | Gain           |
| Float32: 76.13 | 8 75.59 | 75.58 | 68.69 | 0.65 | 0.10 | 8 75.74 | 75.65 | 68.44 | 0.65 | 0.10 |
|             | 32 71.98 | 74.60 | 72.55 | 64.63 | 0.47 | 32 72.36 | 74.98 | 72.93 | 65.07 | 0.39 |
|             | 128 80.57 | 59.71 | 72.42 | 74.69 | 73.24 | 128 80.66 | 60.80 | 72.98 | 75.23 | 74.26 |
| SSD-ResNet34 | Gain           | Gain           | Gain           |
| Float32: 19.59 | 8 19.47 | 16.28 | 6.17 | 0.00 | 0.00 | 8 19.53 | 16.37 | 6.16 | 0.00 | 0.00 |
|             | 32 18.91 | 19.26 | 16.64 | 10.97 | 0.46 | 32 19.01 | 19.37 | 16.61 | 10.95 | 0.47 |
|             | 128 7.00 | 16.77 | 18.78 | 19.16 | 16.36 | 128 7.08 | 16.92 | 18.92 | 19.32 | 16.44 |
| 3D U-Net    | Gain           | Gain           | Gain           |
| Float32: 85.30 | 8 85.31 | 84.89 | 75.01 | 58.04 | 50.38 | 8 85.29 | 84.88 | 75.05 | 58.19 | 50.43 |
|             | 32 85.29 | 85.40 | 84.62 | 77.08 | 54.24 | 32 85.24 | 85.33 | 84.52 | 76.80 | 53.74 |
|             | 128 80.03 | 84.87 | 85.29 | 85.40 | 81.67 | 128 80.11 | 84.65 | 85.22 | 85.41 | 81.72 |
| RNN-T       | Gain           | Gain           | Gain           |
| Float32: 92.55 | 8 92.49 | 92.47 | 89.29 | 64.69 | 0.00 | 8 92.60 | 92.50 | 89.40 | 64.80 | 0.00 |
|             | 32 91.94 | 92.39 | 92.55 | 91.96 | 86.83 | 32 91.65 | 92.39 | 92.51 | 91.90 | 86.88 |
|             | 128 65.81 | 89.93 | 91.44 | 91.81 | 91.80 | 128 63.97 | 86.59 | 90.34 | 92.39 | 92.37 |
| BERT-Large  | Gain           | Gain           | Gain           |
| Float32: 93.15 | 8 93.17 | 93.23 | 93.18 | 93.17 | 91.94 | 8 93.15 | 93.19 | 93.19 | 93.14 | 9.14 |
|             | 32 91.74 | 92.92 | 93.16 | 92.91 | 17.38 | 32 91.90 | 93.00 | 93.14 | 92.92 | 17.23 |
|             | 128 5.10 | 4.34 | 80.82 | 92.70 | 92.89 | 128 5.37 | 4.59 | 91.23 | 92.88 | 93.12 |
| DLRM        | Gain           | Gain           | Gain           |
| Float32: 80.35 | 8 80.35 | 80.35 | 80.35 | 80.32 | 80.30 | 8 80.35 | 80.35 | 80.35 | 80.32 | 80.30 |
|             | 32 80.34 | 80.35 | 80.35 | 80.35 | 80.32 | 32 80.34 | 80.35 | 80.35 | 80.35 | 80.32 |
|             | 128 80.24 | 80.32 | 80.34 | 80.35 | 80.32 | 128 80.24 | 80.32 | 80.34 | 80.35 | 80.32 |
SD-ResNet-34 Tile width 8

Also, analyzing the layer-wise noise statistics allows DNF to be tailored to specific DNNs—unlike vanilla QAT—thus further improving computational speed. SSD-ResNet34 using an NVIDIA A-100 GPU. DNF is much faster than QAT with ABFP, because QAT has to perform the full tiling, scaling, and error-sampling operations associated with simulating ABFP in a digital hardware. On the other hand, DNF only has to sample from the differential noise histogram. Also, analyzing the layer-wise noise statistics allows DNF to be tailored to specific DNNs—unlike vanilla QAT—thus further improving computational speed.

VI. DISCUSSION

The results in the previous section show that there are optimal choices of gain and tile width for different DNNs. It can be advantageous for an AMS hardware to be able to change gain or tile-width. Changing the tile-width can be difficult as the size of the analog matrix multiplication unit may already be fixed in the hardware. However, changing the gain may be more easily done by either amplifying or attenuating the analog signals that are used for the multiplication.

As a numerical representation, ABFP is highly suitable for AMS hardware. Generally the activation tensors can have a wide range of values which can lead to significant loss of information if the range is too wide. Some DNN operations, e.g., the batch-norm or layer-norm operation, are sensitive to both the small and large values of the tensor. Thus, in AMS hardware, such operations should be performed in digital floating-point representation. Dot products, however, do not have this issue, because the elements with the largest magnitudes dominate the summation, while elements with small magnitudes have little impact on the final result. As such, dot-products are well suited for AMS hardware, whose physics constraints require the input and the output data to have a similar range.

One may think that the power savings afforded by the AMS hardware is diminished by the repeated conversions between BFLOAT16 and the ABFP, before and after the matrix multiplications. However, the overhead of the conversions is amortized over the reduction within the matrix multiplication. For example, in a (naive) matrix-matrix multiplication between two \(N \times N\) matrices with \(2N^3\) multiply-and-accumulate operations, only a total of \(2N^2/n\) BFLOAT16 to ABFP conversions are necessary (where \(n\) is the tile width). Furthermore, for the

**Fig. 5.** Differential noise standard deviations for a subset of layers in ResNet50 and SSD-ResNet34, at tile widths 128 (top) and 8 (bottom) and \(b_X/b_Y = 8/8/8\). At tile width 8, lower gain corresponds to a lower noise standard deviation and a higher model quality. At tile width 128, all layers do not exhibit the same sensitivity to increased gain. The first layer of ResNet50 and the first and last few layers of SSD-ResNet34 exhibit much higher noise standard deviations at gain of 16 than at gain of 8, resulting in a drop in accuracy.

**TABLE III**

**COMPARING QAT AND DNF ON RESNET50 AND SSD-RESNET34. BOLD VALUES HIGHLIGHT METHODS THAT IMPROVED THE DNN TO ABOVE 99% OF THE ORIGINAL FLOAT32 METRIC. THE METRICS ARE TOP-1 ACCURACY (RESNET50) AND MAP (SSD-RESNET34).**

| DNN       | Finetuning | \(b_X/b_Y\) | \(6/6/8\) | \(5/8/8\) |
|-----------|------------|-------------|-----------|-----------|
| ResNet50  | No finetuning | 74.69     | 75.23     |           |
|           | QAT        | 76.04      | 76.14     |           |
|           | DNF        | 75.15      | 75.97     |           |
| SSD-ResNet34 | No finetuning | 19.16   | 19.32     |           |
|           | QAT        | 19.23      | 19.34     |           |
|           | DNF        | 19.55      | 19.64     |           |
weight matrix of a DNN, the conversion only needs to happen once before any inference occurs. The computational cost of the scales of the ABFP can also be further reduced by restricting the scales to be exponents only, without any mantissa—albeit with possible loss of some numerical precision.

Our results on the MLPerf™ datacenter inference DNNs directly address the accuracy-energy tradeoff curve of Rekhi et al. [6]. According to their findings at tile width of 8, using 12.5 ADC bits achieved accuracy loss consistent with zero for ResNet50. Our method, using tile width of 128, a gain of 8, and the same noise model and accuracy constraint, needs only 8 output bits (see second row of Table [III]). The energy savings from reducing the ADC bits is $2^{12.5} \times \approx 23 \times$, while the energy increase with a gain of 8 is a factor of $8 \times$, so overall our method reduces energy by a factor of $\approx 2.8$ compared with the optimal design configuration in Rekhi et al. [6] for ResNet50. We also stress that an AMS device with a tile width of 128 executes $16 \times$ more multiply-accumulate operations per clock cycle than that with a tile width of 8. For future work, we believe it would be helpful to have an exact, holistic model for the energy usage, inference runtime, and accuracy implications of the AMS design space. For example, the above analysis considers only the ADC’s energy contribution. The energy vs. accuracy analysis that is done by Rekhi et al. [6] could be further extended to incorporate our ABFP representation.

With respect to accuracy, recent work has shown that pruning or quantizing an image-classification DNN can cause it to change predictions on pruning-identifiable exemplars (PIE). A PIE is a mislabeled or otherwise a very difficult-to-classify DNN input [40]. Indeed, we saw DNNs with few output classes (e.g., DLRM with 2 classes, 3D-UNet with 2 classes, RNN-T with 29 classes) tend to retain high quality under more ABFP configurations than DNNs with many output classes (e.g., ResNet50 with 1000 classes). This suggests that output dimensionality and decision-boundary complexity influence a DNN’s robustness to AMS quantization error and noise.

Thus far, we have used the noise $\mathcal{E}$ to model the aggregate noise (e.g., thermal noise, shot noise, multiplier nonlinearity, and ADC quantization noise) of the AMS device. However, the exact models of the noise may depend on the architecture of the analog hardware, and they may also depend on the inputs/weights. We plan to investigate the effect of ABFP and our finetuning approaches against the specific hardware architectures. Our finetuning approaches—QAT and DNF— are generic enough to accommodate different magnitudes and models of the noise.

Lastly, we can incorporate techniques from quantization for limited-precision digital hardware [31]. For example, we can use measured percentiles for scaling the ABFP numbers [29]. [42] (instead of max values) or the DNF can use per-channel noise/error distribution [31], [43]. However, these are beyond the scope of our current work, and will be explored in the future. We will also investigate the error caused by quantization, tiling, gain and stochastic noise to construct more compact noise distributions and improve DNN quality.

VII. Conclusion

Innovative AMS devices offer faster inference with a lower-power footprint by comparison with traditional digital electronics. However, the lower precision typically used on these devices and the presence of stochastic error require the application of specialized methods for numerical representation to achieve results at the level of float32 precision. Here we introduced such a method—ABFP with gain—which allows for lower quantization effects when the tile size of the device is made large in order to speed up the matrix-matrix multiplication. We also showed that in the cases where some DNNs do not achieve the required quality without finetuning, a fast new training method called Differential noise finetuning (DNF) restores the DNN quality. Thus, we achieve less than 1% loss in model quality for the six MLPerf™ datacenter inference benchmark DNNs.

REFERENCES

[1] D. Patterson, J. Gonzalez, Q. Le, C. Liang, L.-M. Munguia, D. Rothchild, D. So, M. Texier, and J. Dean, “Carbon emissions and large neural network training,” arXiv preprint arXiv:2104.10350, 2021.

[2] J. Park, M. Naumov, P. Basu, S. Deng, A. Kalaiash, D. S. Khudia, J. Law, P. Malani, A. Malevich, N. Satish, J. M. Pino, M. Schatz, A. Sidorov, V. Sivakumar, A. Tulloch, X. Wang, Y. Wu, H. Yuen, U. Diril, D. Dzhusigakov, K. M. Hazelwood, B. Jia, Y. Jia, L. Qiao, V. Rao, N. Rotem, S. Yoo, and M. Smelyanskiy, “Deep learning inference in facebook data centers: Characterization, performance optimizations and hardware implications,” CoRR, vol. abs/1811.09886, 2018. [Online]. Available: http://arxiv.org/abs/1811.09886

[3] W. Dally, “High-performance hardware for machine learning,” NIPS Tutorial, vol. 2, 2015.

[4] M. Seok, M. Yang, Z. Jiang, A. A. Lazar, and J.-S. Seo, “Cases for analog mixed signal computing integrated circuits for deep neural networks,” in 2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT). IEEE, 2019, pp. 1–2.

[5] L. Deng, G. Li, S. Han, L. Shi, and Y. Xie, “Model compression and hardware acceleration for neural networks: A comprehensive survey,” Proceedings of the IEEE, vol. 108, no. 4, pp. 485–532, 2020.

[6] A. S. Rekhi, B. Zimmer, N. Nedovic, N. Liu, R. Venkatesan, M. Wang, B. Khailany, W. J. Dally, and C. T. Gray, “Analog/mixed-signal hardware error modeling for deep learning inference,” in Proceedings of the 56th Annual Design Automation Conference 2019, ser. DAC ’19. New York, NY, USA: Association for Computing Machinery, 2019. [Online]. Available: https://doi.org/10.1145/3316781.3317770

[7] S. Ghodrati, H. Sharma, S. Knitter, A. Yazdanbakhsh, J. Park, N. S. Kim, D. Burger, and H. Esmaeilzadeh, “Mixed-signal charge-domain acceleration of deep neural networks through interleaved bit-partitioned arithmetic,” in Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques, ser. PACT ’20. New York, NY, USA: Association for Computing Machinery, 2020, p. 399–411. [Online]. Available: https://doi.org/10.1145/3410463.3414634

[8] V. J. Reddi, C. Cheng, D. Kanter, P. Mattson, G. Schmuelling, C.-J. Wu, B. Anderson, M. Breughe, M. Charlebois, W. Chou et al., “Mlperf inference benchmark,” in 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2020, pp. 446–459.

[9] V. J. Reddi, C. Cheng, D. Kanter, P. Mattson, G. Schmuelling, and C.-J. Wu, “The vision behind mlperf: Understanding ai inference performance,” IEEE Micro, vol. 41, no. 3, pp. 10–18, 2021.

[10] C. Bucilua, R. Caruana, and A. Niculescu-Mizil, “Model compression,” in Proceedings of the 12th ACM SIGKDD international conference on Knowledge discovery and data mining, 2006, pp. 535–541.

[11] G. Hinton, O. Vinyals, and J. Dean, “Distilling the knowledge in a neural network,” arXiv preprint arXiv:1503.02531, 2015.

[12] Y. LeCun, J. S. Denker, and S. A. Solla, “Optimal brain damage,” in Advances in neural information processing systems, 1990, pp. 598–605.

[13] D. Blalock, J. J. G. Ortiz, J. Frankle, and J. Guttag, “What is the state of neural network pruning?” arXiv preprint arXiv:2003.03033, 2020.
[14] E. Liberty, “Simple and deterministic matrix sketching,” in Proceedings of the 19th ACM SIGKDD international conference on Knowledge discovery and data mining, 2013, pp. 581–588.

[15] A. Dasgupta, R. Kumar, and T. Sarlós, “A sparse johnson: Lindenstrauss transform,” in Proceedings of the forty-second ACM symposium on Theory of computing, 2010, pp. 347–356.

[16] M. Abadi, A. Agarwal, P. Barham, E. Brevdo, Z. Chen, C. Citro, G. S. Corrado, A. Davis, J. Dean, M. Devin et al., “Tensorflow: Large-scale machine learning on heterogeneous distributed systems,” arXiv preprint arXiv:1603.04467, 2016.

[17] D. S. Khudia, P. Basu, and S. Deng, “Open-sourcing fbgemm for state-of-the-art server-side inference,” 2018. [Online]. Available: https://engineering.fb.com/2018/11/07/ml-applications/fbgemm/

[18] NVIDIA, “V100 gpu architecture,” The world’s most advanced data center GPU. Version WP-08608-001_V1, vol. 1, 2017.

[19] N. P. Jouppi, C. Young, N. Patil, D. Patterson, G. Agrawal, R. Bajwa, S. Bates, S. Bhatia, N. Boden, A. Borchers et al., “In-datacenter performance analysis of a tensor processing unit,” in Proceedings of the 44th annual international symposium on computer architecture, 2017, pp. 1–12.

[20] Z. Jia, B. Tillman, M. Maggioni, and D. P. Scarpazza, “Dissecting the graphene ipe architecture via microbenchmarking,” arXiv preprint arXiv:1912.03413, 2019.

[21] D. Fick and M. Henry, “Analog computation in flash memory for datacenter-scale ai inference in a small chip,” Hot Chips 2018, 2018.

[22] S. K. Gonugondla, C. Sakr, H. Dbouk, and N. R. Shanbhag, “Fundamental limits on the precision of in-memory architectures,” in Proceedings of the 39th International Conference on Computer-Aided Design, 2020, pp. 1–9.

[23] B. Murmann, “Adc performance survey 1997–2020.” [Online]. Available: http://web.stanford.edu/~murmann/adcsurvey.html, 2020, accessed: 2020-07-12.

[24] S. Garg, J. Lou, A. Jain, and M. Nahmias, “Dynamic precision analog computing for neural networks,” arXiv preprint arXiv:2102.06365, 2021. [Online]. Available: https://arxiv.org/abs/2102.06365

[25] A. Oppenheim, “Realization of digital filters using block-floating-point arithmetic,” IEEE transactions on audio and electroacoustics, vol. 18, no. 2, pp. 130–136, 1970.

[26] Z. Song, Z. Liu, and D. Wang, “Computation error analysis of block floating point arithmetic oriented convolution neural network accelerator design,” in Thirty-Second AAAI Conference on Artificial Intelligence, 2018.

[27] M. Drumond, T. Lin, M. Jaggi, and B. Falsafi, “Training dnns with hybrid block floating point,” Advances in Neural Information Processing Systems, vol. 31, pp. 453–463, 2018.

[28] N. Mellencpudi, A. Kudu, D. Das, D. Mudigere, and B. Kaul, “Mixed low-precision deep learning inference using dynamic fixed point,” arXiv preprint arXiv:1701.08978, 2017.

[29] H. Wu, P. Judd, X. Zhang, M. Isaev, and P. Micikevicius, “Integer quantization for deep learning inference: Principles and empirical evaluation,” CoRR, vol. abs/2004.09602, 2020. [Online]. Available: https://arxiv.org/abs/2004.09602

[30] S. Jain, S. Venkataramani, V. Srinivasan, J. Choi, K. Gopalakrishnan, and L. Chang, “Biscaled-dnn: Quantizing long-tailed datastructures with two scale factors for deep neural networks,” in Proceedings of the 56th Annual Design Automation Conference 2019, ser. DAC ’19. New York, NY, USA: Association for Computing Machinery, 2019. [Online]. Available: https://doi.org/10.1145/3316781.3317783

[31] B. Jacob, S. Klügys, B. Chen, M. Zhu, M. Tang, A. Howard, H. Adam, and D. Kalchenko, “Quantization and training of neural networks for efficient integer-arithmetic-only inference,” in Proceedings of the IEEE conference on computer vision and pattern recognition, 2018, pp. 2704–2713.

[32] R. Krishnamoorthi, “Quantizing deep convolutional networks for efficient inference: A whitepaper,” arXiv preprint arXiv:1806.08342, 2018.

[33] Y. Bengio, N. Léonard, and A. Courville, “Estimating or propagating gradients through stochastic neurons for conditional computation,” arXiv preprint arXiv:1308.3432, 2013.

[34] A. Fan, P. Stock, B. Graham, E. Grave, R. Girbonval, H. Jégou, and A. Joulin, “Training with quantization noise for extreme model compression,” arXiv preprint arXiv:2004.07320, 2020.

[35] C. Baskin, N. Liss, E. Schwartz, E. Zheltonozhskii, R. Giryes, A. M. Bronstein, and A. Mendelson, “Uniq: Uniform noise injection for non-uniform quantization of neural networks,” ACM Transactions on Computer Systems (TOCS), vol. 37, no. 1–4, pp. 1–15, 2021.

[36] C.-C. Huang, S.-H. Hung, J.-F. Chung, L.-D. Van, and C.-T. Lin, “Front-end amplifier of low-noise and tunable bw/gain for portable biomedical signal acquisition,” in 2008 IEEE International Symposium on Circuits and Systems. IEEE, 2008, pp. 2717–2720.

[37] K. Chellapilla, S. Puri, and P. Simard, “High performance convolutional neural networks for document processing,” in Tenth international workshop on frontiers in handwriting recognition. Sivisoft, 2006.

[38] P. Micikevicius, S. Narang, J. Alben, G. Diamos, E. Elsen, D. Garcia, B. Ginsburg, M. Houston, O. Kuchaiev, G. Venkatesh et al., “Mixed precision training,” arXiv preprint arXiv:1710.03740, 2017.

[39] I. Loshchilov and F. Hutter, “Fixing weight decay regularization in adam,” CoRR, vol. abs/1711.05101, 2017. [Online]. Available: http://arxiv.org/abs/1711.05101

[40] S. Hooker, A. Courville, G. Clark, Y. Dauphin, and A. Frome, “What do compressed dense neural networks forget?” arXiv preprint arXiv:1911.05248, 2021. [Online]. Available: https://arxiv.org/abs/1911.05248

[41] A. Gholami, S. Kim, Z. Dong, Z. Yao, M. W. Mahoney, and K. Keutzer, “A survey of quantization methods for efficient neural network inference,” CoRR, vol. abs/2103.13630, 2021. [Online]. Available: https://arxiv.org/abs/2103.13630

[42] J. L. McKinstry, S. K. Esser, R. Appuswamy, D. Bablani, J. V. Arthur, I. B. Yildiz, and D. S. Modha, “Discovering low-precision networks close to full-precision networks for efficient inference,” in 2019 Fifth Workshop on Energy Efficient Machine Learning and Cognitive Computing - NeurIPS Edition (EMC-2-NIPS), 2019, pp. 6–9.

[43] M. Nagel, M. V. Baalen, T. Blankevort, and M. Welling, “Data-free quantization through weight equalization and bias correction,” in 2019 IEEE/CVF International Conference on Computer Vision (ICCV), 2019, pp. 1325–1334.
Fig. S1. Effects of gain on error vary with tile size. Smaller tile sizes exhibit less error at lower levels of gain. As gain increases, the magnitudes of the extrema grow, and the variance of the remainder of the errors follow.

**APPENDIX**

To characterize the numerical precision of ABFP across parameters of interest, we randomly sample weight and input tensors, multiply them in both FLOAT32 and ABFP, and compute the element-wise difference, $\Delta y$. We do this ten times over tile widths $\{8, 32, 128\}$, gain $\{1, 2, 4, 8, 16\}$, and ADC noise on LSBS $\{0, 0.5\}$. The bitwidths $b_W/b_X/b_Y$ are fixed at $8/8/8$. The weight matrix of shape $768 \times 768$ and input tensor of shape $16 \times 25 \times 768$ consist of samples drawn from the standard Laplacian and standard normal distributions, respectively. The weight and input shapes are equivalent to those of a BERT Base projection layer with batch size 16 and a sequence length of 25. Our choice of distributions is motivated by commonly-observed distributions of weights and inputs in DNNs.

The distributions of errors are shown in Figure S1. Error depends on ADC noise, tile size, and gain. As Equation (7) suggests, the variance of the error with ADC noise is greater than that without ADC noise. At the smallest tile size, the variance of the error is small and tends to increase with gain; the opposite holds for the largest tile size. This illustrates the utility of gain: it reduces error at larger tile sizes, thereby enabling larger dot products within a single cycle with less information loss. The data show an additional, important dynamic at play. Recall from Section III-B that each doubling of gain drops another more-significant bit and acquires another less-significant bit. The error for a particular matrix-multiplication output in ABFP increases the most when the more-significant bit dropped is that output’s most-significant bit. When this occurs, a large value saturates. Since large values are less frequent in the output of matrix multiplication with operands sampled from a random variable, a step increase in gain initially causes only a small number of values to saturate, at least initially. The rest of the distribution saturates with subsequent increases in gain. This behavior is demonstrated by the extrema of the errors with tile size 32 and gain of 8 and 16.

- Table S1 tabulates the links to the pre-trained Pytorch checkpoints used in Section V-A.
- Table S2 tabulates the standard deviation of the measured MLPerf datacenter inference DNN quality.
- Table S3 tabulates the standard deviation of the top-1 accuracy of the finetuned ResNet50 and mAP score of the SSD-ResNet34 models.
- Figure S2 plots the differential noise standard deviation for layers in ResNet50 and SSD-ResNet34 for $b_W/b_X/b_Y = 6/6/8$. 

S11
TABLE S1
DNNs in the MLPerf™ datacenter inference benchmark and URLs of the checkpoints we used in our experiments. We used the Hugging Face BERT Large checkpoint because its F1 score (93.151%) on SQuAD v1.1 is higher than that of the checkpoint on the MLPerf™ web site (90.874%).

| DNN          | Link to DNN checkpoints                                      |
|--------------|-------------------------------------------------------------|
| ResNet50     | https://doi.org/10.5281/zenodo.4588417                      |
| SSD-ResNet34 | https://doi.org/10.5281/zenodo.3258345                      |
| 3D U-Net     | https://doi.org/10.5281/zenodo.3904106                      |
| BERT Large   | https://huggingface.co/bert-large-uncased-whole-word-masking-finetuned-squad |
| DLRM         | https://dlrm.s3-us-west-1.amazonaws.com/models/d000_4081.pt   |
| RNN-T        | https://doi.org/10.5281/zenodo.3662521                      |

TABLE S2
Standard deviations of MLPerf™ datacenter inference DNN quality metrics for different tile widths, gains and bitwidths. 3D U-Net was run three times due to computational constraints, and the remaining DNNs were run 10 times each.

| DNN          | Gain   | b_W/b_X/b_Y = 6/6/8 | Gain   | b_W/b_X/b_Y = 8/8/8 |
|--------------|--------|---------------------|--------|---------------------|
| Tile width   |        |                     |        |                     |
| 8            | 0.05   | 0.04                | 0.04   | 0.001               |
| 32           | 0.09   | 0.05                | 0.07   | 0.04                |
| 128          | 0.12   | 0.14                | 0.08   | 0.06                |

| SSD-ResNet34 | Gain   | b_W/b_X/b_Y = 6/6/8 | Gain   | b_W/b_X/b_Y = 8/8/8 |
|--------------|--------|---------------------|--------|---------------------|
| Tile width   |        |                     |        |                     |
| 8            | 0.02   | 0.02                | 0.01   | 0.009               |
| 32           | 0.04   | 0.04                | 0.03   | 0.02                |
| 128          | 0.05   | 0.06                | 0.06   | 0.04                |

| 3D U-Net     | Gain   | b_W/b_X/b_Y = 6/6/8 | Gain   | b_W/b_X/b_Y = 8/8/8 |
|--------------|--------|---------------------|--------|---------------------|
| Tile width   |        |                     |        |                     |
| 8            | 0.0085 | 0.0100              | 0.0035 | 0.0035              |
| 32           | 0.0115 | 0.0098              | 0.0225 | 0.0040              |
| 128          | 0.0682 | 0.0403              | 0.0051 | 0.0000              |

| RNN-T        | Gain   | b_W/b_X/b_Y = 6/6/8 | Gain   | b_W/b_X/b_Y = 8/8/8 |
|--------------|--------|---------------------|--------|---------------------|
| Tile width   |        |                     |        |                     |
| 8            | 0.004  | 0.005               | 0.04   | 0.02                |
| 32           | 0.02   | 0.03                | 0.01   | 0.01                |
| 128          | 0.03   | 0.06                | 0.03   | 0.01                |

| BERT-Large   | Gain   | b_W/b_X/b_Y = 6/6/8 | Gain   | b_W/b_X/b_Y = 8/8/8 |
|--------------|--------|---------------------|--------|---------------------|
| Tile width   |        |                     |        |                     |
| 8            | 0.0589 | 0.0415              | 0.0314 | 0.0396              |
| 32           | 0.1299 | 0.0772              | 0.0853 | 0.0726              |
| 128          | 0.0945 | 0.1787              | 0.1645 | 0.0555              |

| DLRM         | Gain   | b_W/b_X/b_Y = 6/6/8 | Gain   | b_W/b_X/b_Y = 8/8/8 |
|--------------|--------|---------------------|--------|---------------------|
| Tile width   |        |                     |        |                     |
| 8            | 0.0005 | 0.0000              | 0.0000 | 0.0000              |
| 32           | 0.0005 | 0.0000              | 0.0000 | 0.0000              |
| 128          | 0.0000 | 0.0000              | 0.0000 | 0.0000              |

TABLE S3
Standard deviations for finetuning results in Table III.

| Finetuning technique | b_W/b_X/b_Y = 6/6/8 | b_W/b_X/b_Y = 8/8/8 |
|----------------------|---------------------|---------------------|
| ResNet50 QAT         | 0.071               | 0.043               |
| DNF                  | 0.065               | 0.035               |
| SSD-ResNet34 QAT      | 0.034               | 0.037               |
| DNF                  | 0.026               | 0.034               |
Fig. S2. Differential noise standard deviations for a subset of layers in ResNet50 and SSD-ResNet34, at tile widths 128 (top) and 8 (bottom) and $b_W/b_X/b_Y = 6/6/8$. 

Layer types: CV=Convolution, DS=Downsample, FC=Fully connected, AB=Additional Block, LC=Localization, CF=Confidence.