The Sparse Readout RIGEL Application Specific Integrated Circuit for Pixel Silicon Drift Detectors in Soft X-Ray Imaging Space Applications

Massimo Gandola\textsuperscript{a}, Marco Grassi\textsuperscript{b,c}, Filippo Mele\textsuperscript{a,d}, Irisa Dedolli\textsuperscript{a,d}, Piero Malcovati\textsuperscript{b,c}, Giuseppe Bertuccio\textsuperscript{a,d}

\textsuperscript{a}Politecnico di Milano - Department of Electronics, Information and Bioengineering, Como, Italy
\textsuperscript{b}University of Pavia - Department of Electrical Computer and Biomedical Engineering, Pavia, Italy
\textsuperscript{c}Italian National Institute of Nuclear Physics - INFN sez. Pavia, Pavia, Italy
\textsuperscript{d}Italian National Institute of Nuclear Physics - INFN sez. Milano, Milan, Italy

Abstract

An Application Specific Integrated Circuit (ASIC), called RIGEL, designed for the sparse readout of a Silicon Pixel Drift Detector (PixDD) for space applications is presented. The low leakage current (less than 1 pA at +20 °C) and anode capacitance (less than 40 fF) of each pixel (300 µm × 300 µm) of the detector, combined with a low-noise electronics readout, allow to reach a high spectroscopic resolution performance even at room temperature. The RIGEL ASIC front-end architecture is composed by a 2-D matrix of 128 readout pixel cells (RPCs), arranged to host, in a 300 µm-sided square area, a central octagonal pad (for the PixDD anode bump-bonding), and the full-analog processing chain, providing a full-shaped and stretched signal. In the chip periphery, the back-end electronics features 16 integrated 10–bits Wilkinson ADCs, the configuration register and a trigger management circuit. The characterization of a single RPC has been carried out whose features are: eight selectable peaking times from 0.5 µs to 5 µs, an input charge range equivalent to 30 keV, and a power consumption of less than 550 µW per channel. The RPC has been tested also with a 4×4 prototype PixDD and 167 eV Full Width at Half Maximum (FWHM) at the 5.9 keV line of $^{55}$Fe at 0°C and 1.8 µs of peaking time has been measured.

Preprint submitted to Nucl. Instrum. Methods Phys. Res. A April 19, 2022
1. Introduction

Astrophysical compact objects are unique, natural laboratories to study the physics in the presence of extreme gravitational and magnetic fields. Understanding the way matter and radiation behave in the close surrounding of neutron stars and black holes yields critical insight into several key areas of research in astrophysics. The X-ray radiation emitted by matter under such conditions encodes the signatures of the fundamental physics processes which are among the main scientific drivers of the ADAM (Advanced Detector for X-Ray Astronomy Missions) and eXTP (enhanced X-ray Timing and Polarization) mission concepts [1]. Several imaging detectors have been developed for high resolution X-ray spectroscopy such as pixel detectors [2], Charge Coupled Devices (CCDs) [3] and sensors based on Depleted p-channel Field Effect Transistors (DePFET) [4]. However, these solutions are not optimal for sparse readout applications due to their relatively long acquisition dead-times, susceptibility to pile-up events, and necessity of cooling the detector to achieve a good energy resolution. In the international technological context of radiation instrumentation for astrophysics experiments, this technological gap is thus observed in the capability to realize pixel silicon detectors with fast response, asynchronously detecting and triggering on the individual X-ray photons (not integrated imaging as in the case of CCDs or DePFETs), while still offering Fano-limited energy resolution and soft X-ray response (down to $\sim$0.5 keV). The ability to work at room temperature, is also key to largely reducing costs and complexity of the relevant space projects and it, virtually, open to other possible applications of the proposed detector, for example in new generation radiation instrumentation for advanced light sources facilities [5] [6] [7].
1.1. The Pixel Silicon Drift Detector (PixDD)

A novel detection system, based on a Pixel Silicon Drift Detector (called PixDD) and an application specific integrated circuit (ASIC), named RIGEL, with the capability of sparse readout, fast timing response and excellent noise performance even at room temperature, was developed within this project. The PixDD detector, developed by INFN-Trieste and Fondazione Bruno Kessler (FBK), is a 2-D matrix of square pixels, where each pixel is a small drift detector with a central circular anode surrounded by two cathodes, common to all the pixels, necessary to set the drift field. The advantage of the PixDD pixel relies in the low capacitance (estimated below 40 fF), and low dark current at the anode electrode (around 1 pA at +20 °C). These two characteristics allow to operate at shorter pulse shaping times with lower noise and achieving a higher energy resolution even at room temperature (+20 °C) or moderate cooling (0 °C). A first 4×4 PixDD prototype with pixel dimension of 500 µm × 500 µm has been characterized with the SIRIO low-noise preamplifier to determine the ultimate energy resolution performance of the detector, achieving 130 eV FWHM of $^{55}$Fe 5.9 keV at room temperature. The second PixDD prototype contains 128 pixels in a 16×8 array at a 300 µm pitch. For the second prototype, a multi channel (16×8) ASIC called RIGEL, has been designed and produced, to be bump-bonded with the detector anodes, allowing a high level of integration and a significant reduction of the stray capacitance at the PixDD-RIGEL interface.

2. The RIGEL ASIC

The RIGEL ASIC is a multi channel, sparse read-out electronics, manufactured in a low-noise 0.35 µm CMOS technology, designed to process signals delivered by the PixDD with the goal of performing spectral and timing studies of low-flux compact cosmic sources. The PixDD layout sets a series of challenges for the design of the readout electronics, which are summarized in Table.
Table 1: RIGEL ASIC specifications

| Parameter                          | Value                                      |
|------------------------------------|--------------------------------------------|
| RPC area                           | $300 \, \mu m \times 300 \, \mu m$        |
| Maximum input charge               | $8400 \, e^- \, (30 \, keV)$              |
| Peaking times (selectable)         | 0.5, 1.0, 1.5, 1.8, 3.8, 4.0, 4.5, 5.0 $\mu s$ |
| Maximum input DC current           | 20 pA                                      |
| Input load capacitance             | $10 - 100 \, fF$                          |
| Equivalent noise charge            | $8 \, e^-_{rms}$ at $I_{pixel} = 5 \, pA$ |
| Non-linearity error                | $\leq 0.5 \, \%$                          |
| Threshold level global             | 0.5–3.0 keV (8 Bits)                      |
| Threshold level local              | $\pm 30\%$ (4 Bits)                       |
| RPC power consumption              | $\leq 0.55 \, mW/Channel$                 |

shown in Fig. 1 a front-end 2-D matrix of 128 readout pixel cells (RPCs), is arranged to be bump-bonded to the PixDD matrix using a flip-chip interconnection process [11]; in the $300 \, \mu m \times 300 \, \mu m$ area of the RPC, a central input octagonal pad and the full-analog processing chain are hosted, providing a shaped and stretched signal. In the chip periphery, the back-end electronics for the triggering management, end-of-line signal processing, A/D conversion, configuration logic and communication interface with the external read-out board is implemented. A detailed description of the front-end and back-end electronics is given in the following sections.

2.1. Readout Pixel Cells

The block diagram of the single RPC is shown in Fig. 2. The first stage of the RPC is the charge sensitive amplifier (CSA), designed with specific criteria aimed to minimize the white and 1/f noise components considering the constraint on power consumption [12]. The CSA is based on a classical folded-cascode configuration using a p-MOSFET input transistor operating on a dedicated power supply, which allows some additional saving in the power consumption, and less disturbances from the other circuital blocks. An integrated test
capacitance, excludable via a dedicated configuration bit, can be used for test or debug purposes. This stage can also be disabled by setting a proper bit of the control logic register (pre_disable) the feedback capacitance is short-circuited, so that the input charge is not integrated and the output is kept at the DC voltage of the input node. This option allows to safely stop the channel acquisition in case of problems, keeping the nominal bias condition at the pixel anode and, at the same time, protecting the input node from dangerous high voltage variation, which can occur in case of floating node conditions.

Figure 1: Block diagram of the multi-channel RIGEL ASIC.

Figure 2: Detailed architecture of the readout pixel cell (RPC) of the RIGEL ASIC.
The CSA is followed by a high-linearity pole-zero compensation stage [13], and a shaping current conveyor, responsible for the first CR shaping. The shaper implements eight user-defined shaping times from 0.5 to 5 µs, selectable by switches driven by the back-end configuration logic. The following stage is a first order RC semi-Gaussian shaper based on the R-lens block [14], for the generation of the RC time constant, and a DC stabilizer for the stabilization of the DC output level. The selection of the shaping time is performed by choosing the capacitance value by means of three switches, driven by the same bits used in the first shaping stage.

The shaped signal is compared by an amplitude discriminator with an internally programmable threshold that can be set from 500 eV to 3 keV in equivalent photon energy, through a chip-level coarse setting, and a local fine setting with a 4-bit DAC integrated in each RPC; when the amplitude discriminator toggles the peak-stretcher is activated, extending the duration of the peak amplitude in order to allow a proper conversion by the internal ADC. A peak-detector block recognizes when the peak amplitude of the acquired signal has been reached and generates a digital high signal indicating that the RPC output is ready to be converted by the ADC; the peak-detector allows also to have a consistent amplitude-independent timing information on the detected photons. The last stage is a voltage buffer used to decouple the RPC analog chain from the ADC (or other external loads which might be connected for debug purposes). The amplitude discriminator and the peak detector, combined with the Control Logic (CL), implement the pile-up rejection logic and internal reset signal. The total power consumption of the RPC is 540 µW.

The layout view of the single Readout Pixel Cell (RPC) is shown in Fig. 3, where the octagonal input pad, to be bump-bonded to the corresponding SDD pixel is visible in the middle of the RPC. The internal connections between the components are made with polysilicon, metal 1 and metal 2 layers only. Metal 3 and metal 4 are used for global routing with external ADC, references, configuration circuits and power supplies. To avoid parasitic injection from ASIC to detector, in some areas of the RPC, a Metal 4 layer connected to
ground has been used to shield the ASIC, especially in the latest processing stages where capacitive coupling between the full-dynamic range output signals and the close-by pixel could cause spurious charge injection and, eventually, a false detections in the front-end matrix. It is worthwhile to point out that, in addition to the much lower output capacitance, the drift structure of the pixels of PixDD has the advantage, over standard pn junction pixels, of the electrostatic shielding of the cathodes toward the sensitive anode in most of the pixel area.

2.2. Back-End Electronics

The main roles of the back-end electronics (BEE) are shown schematically in the block diagram of the ASIC in Fig. 1. They are the conversion of the analog signal coming from the RPC through a 10-bit Wilkinson ADC available for each row of the RPC matrix (16 ADCs in total) and the trigger and configuration management. Acquisition interface is also part of the back-end. The Local Trigger Logic (LTL) and Global Trigger Logic (GTL) circuits take care of managing the trigger signals coming from the RPC matrix and the A/D conversion of the analog output signals of the triggered RPCs in the correct sequence through suitable priority logic (to avoid eventual conflicts). In particular, the figure shows:

Figure 3: Layout of a signal readout pixel cell (RPC) with highlighted positions of the functional blocks. The octagonal input pad, to be bump-bonded to the corresponding SDD pixel is visible in the central region.
trigger signals produced by the RPC matrix when an over threshold event occurs, are acquired and processed in order to produce a global trigger signal to be delivered to the Acquisition Interface. The data converted by the ADC and the address of the RPCs that have triggered, are stored in the GTL registers and, finally, sent to the Acquisition Interface, which is equipped with a 64 register FIFO memory. Energy values of all events are thus retrieved by the external payload manager, which manages the data flow with the ASIC. The RIGEL ASIC has three trigger functionalities: Normal Trigger Mode, External Trigger Mode, and OR Trigger Mode. When the Normal Trigger Mode is selected, each RPC can trigger independently and the trigger is generated by the pixel over threshold. On the other hand, in External Trigger Mode, a sample and hold signal freezes the analog output of all RPCs. The external trigger modality is useful, for instance, to cope with the charge sharing between adjacent pixels. Finally, in OR Trigger Mode the whole matrix is freezeed and read-out on a single cell event (the matrix scan starts upon the first event over threshold). The high versatility of the RIGEL ASIC is guaranteed by a custom configuration interface and memory. Configuration data can be loaded with random access with a serial protocol and the stored information can also be read-out upon request for memory test purpose. The configuration is divided in three main parts: the common interface protocol management circuit, the global interface storage circuit, and the pixel configuration data storage array circuits. In fact, the configuration of each pixel (in terms for instance of pre-amplifier and discriminator enabling, shaping time selection and test enabling) are embedded in each row to minimize disturbances which may arise in case of unshielded or long wires from the configuration registers to the pixels gates.

2.3. The Wilkinson ADC

The block diagram of the Wilkinson ADC is shown in Fig. 4. The circuit consists of an Input Buffer, a Comparator, an Output Register, a Ramp Generator and a Counter. The Ramp Generator and the Counter are common to all of the ADCs, while there is an Input Buffer, an Output Register and a Comparator
associated to each ADC input, which means for each row. Local Trigger Logic includes a counter section and a logic to drive all the ADCs. The fact that the ramp generator is common does not mean that the ADCs cannot work simultaneously, because sooner or later the common ramp will cross both the input of each ADC of interest and the full scale as explained below. The Comparators track the pixel output signal with the ramp produced by the Ramp Generator. When the Output Register is enabled by the Start of Conversion (SOC) signal received from the Local Trigger Logic and the Comparator changes state because the ramp crossed the input signal, the content of the Counter is copied in the associated Output Register. When the Counter reaches full scale, the Output Register produces the End of Conversion (EOC) signal. With a clock frequency of 50 MHz (high speed operation), the Wilkinson ADC requires 20 µs of conversion time to achieve 10 bits of resolution. With a clock frequency of 10 MHz (standard speed operation), the conversion time is 100 µs. The slope of the Ramp Generator will be controlled with 7 bits provided by the Configuration Interface, in order to guarantee the required ADC gain in spite of any process variations. The Clock Generator receives an external differential sinusoidal signal at a frequency of 10 MHz up to 50 MHz and produces the 10–50 MHz clock required for operating the Wilkinson ADC. The differential sinusoidal input has been employed to minimize the cross-talk with the analog section of the ASIC.
2.4. The Probe Network

The Probe Network allows the direct access to some RPC-internal analog signals for debug purposes. The Probe Network is constituted by blocks distributed inside the whole ASIC and some of them are shared between the probe network and other functional blocks, such as the calibration network and the output buffer interfaces used for the external acquisition and analysis of the analog output. The Probe Network is enabled by writing a “1” in the most significant bit (MSB) of a dedicated PROBE register, which is also used to specify the address (row/column) of the RPC under test, and the internal signal desired for probing (common to all the RPCs and valid only when the probe network is enabled). The enabling of the Probe Network automatically enables also the differential output buffer on the output interface. All RPCs except the probed one are disconnected from the analog bus to avoid cross-talk or short circuits on the analog bus of each row (the same bus that is connected to the input of the row ADC). On the probe net the operator may select among: shaped signal of a RPC, stretched signal of a RPC, or the trigger generated by the RPC. In a special probe mode, called probe-ADC, it is possible to force the input of the Wilkinson A/D converter from outside, disconnecting all RPCs from the analog buses. When the Probe Network is enabled the ADC will normally work under control from the Global Trigger Logic, but the converted output will have no relationship with the events causing the triggering, while in probe-ADC mode it is possible to choose a row of the matrix (i.e. a particular Wilkinson ADC) and to read-out its converted data applied by setup as well as having a look to the ramp which controls its timing.

3. Experimental characterization

A single RPC connected to one pixel of a 4 × 4 PixDD prototype detector with a pixel dimension of 500 µm × 500 µm has been characterized on a dedicated test board. In order to allow a fair characterization of the performances achievable with the front-end readout chain, the RPC was included on
A micrograph of the single RPC used for the analog FEE performance characterization is shown in Fig. 5. The single RIGEL RPC coupled to the pixel detector has been characterized in terms of pulse shaping, pulse discrimination (noise threshold), and stretching functionality, linearity, dynamic range, and spectroscopic resolution. A pixel-level selection bit, allows to provide at the output of the RPC the shaped signal or the stretched signal. This function allows to test the channel using an external (off chip) commercial ADC.

3.1. Spectroscopic performance

The spectroscopic performance of the RIGEL RPC, coupled to the PixDD pixel, has been evaluated using an $^{55}$Fe calibration source to acquire different spectra according to the eight selectable peaking times of the detection system. The spectra have been acquired by sampling the shaped output of the single RPC with a commercial multi-channel analyzer (MCA). The full-width at half-maximum (FWHM) at the 5.9 keV line as a function of the peaking time is shown on the left of Fig. 6 at room temperature (20 °C) and at moderate
cooling (0 °C) using a climatic chamber with internal nitrogen flux to dry the test environment. The best result currently obtained was measured with 1.8 µs of peaking time, where 167 eV FWHM have been measured at 0°C. The $^{55}$Fe spectrum, acquired at 20°C, with peaking time equal to 1.8 µs is reported in the right part Fig. 6. The energy resolution, as measured on test pulse, is 123 eV FWHM, corresponding to an equivalent noise charge (ENC) of the system of 14.2 electrons r.m.s. (181 eV FWHM on the 5.9 keV Mn-Kα line). Improvements to the spectral resolution are expected with the bump bonding.

3.2. Linearity and energy dynamic range

Using an external test-pulse to inject a fixed charge at the CSA input, the linearity and full-scale range of the Readout Pixel Cell have been measured. The results are illustrated in Fig. 7, showing a non-linearity error, measured on the input energy range from 3 keV to 30 keV, between ± 2.7%.
3.3. Pulse Discrimination Threshold

Experimental characterization was also done in stretch mode, to verify the correct functionality of the pulse discriminator and trigger logic. Since the internal trigger depends on the noise threshold of the amplitude discriminator, the noise thresholds have been measured and characterized, as well. At top-level, a coarse reference voltage is generated by a primary DAC to establish a global threshold level. At pixel level the noise threshold can be corrected with a fine threshold through an internal 4-bit DAC. In Fig. 8 the experimental energy threshold obtained on the analog-RPC with an external reference voltage (simulating the global-threshold DAC), shows that the noise threshold can range approximately from 600 eV to 3 keV equivalent energy.

4. Conclusions

The architecture and functional specifications of the RIGEL ASIC, designed for the sparse readout a Silicon Pixel Drift Detector (PixDD) for space applications have been presented. Despite a low power budget ($\leq 0.55$ mW/Channel on the analog section) and a strong constraint on the area occupation (300 $\mu$m...
Figure 8: Energy threshold experimental calibration of the RIGEL full-analog readout pixel cell (RPC). A global voltage reference (horizontal axis), acting as a coarse energy threshold, is generated by a top-level DAC, and distributed among all the RPCs. Each RPC can then internally adjust the local threshold using a local 4-bit DAC, performing a local fine tuning from code 0000b (blue curve) to 1111b (red curve).

× 300 µm), the RIGEL ASIC will be capable of integrating the complete signal processing chain, from the charge readout up to the digital signal processing. While the first flip-chip integration tests between the full PixDD matrix, and the multi-channel version of the RIGEL ASIC are still in progress, in the present work we presented the complete characterization of the RPC analog front-end, which set the ultimate limit in terms of performance for the final multi-channel ASIC. Specifically, an optimum FWHM of 167 eV on the 5.9 keV line has been have been measured at 0°C, a linearity error below ±2.7% has been measured over the 3 keV – 30 keV input energy range, with an adjustable noise threshold ranging from 600 eV to 3 keV.
5. Acknowledgements

This work has been carried out in the framework of the ReDSoX and ADAM collaborations. We acknowledge support from ASI-INAF Accordo Attuativo ADAM n. 2018-11-HH.0.

References

[1] S. Zhang, M. Feroci, A. Santangelo, Y. Dong, H. Feng, F. Lu, K. Nandra, Z. Wang, S. Zhang, E. Bozzo, et al., extp: Enhanced x-ray timing and polarization mission, in: Space Telescopes and Instrumentation 2016: Ultraviolet to Gamma Ray, Vol. 9905, International Society for Optics and Photonics, 2017, p. 99051Q. \(\text{doi:10.1117/12.2232034}\)

[2] G. Carini, W. Chen, A. Dragone, J. Fried, J. Jakoncic, A. Kuczwaski, Z. Li, J. Mead, R. Michta, J. Pratte, et al., Tests of small x-ray active matrix pixel sensor prototypes at the national synchrotron light source, Journal of Instrumentation 4 (03) (2009) P03014. \(\text{doi:10.1088/1748-0221/4/03/P03014}\)

[3] N. Meidinger, R. Andritschke, W. Assmann, S. Ebermayer, J. Elbs, O. Hälker, E. Heindl, S. Herrmann, N. Kimmel, D. Pietschner, et al., Ccd detector development for the erosita space telescope, in: IEEE Nuclear Science Symposium & Medical Imaging Conference, IEEE, 2010, pp. 24–31. \(\text{doi:10.1109/NSSMIC.2010.5873711}\)

[4] G. Lutz, L. Andricek, R. Eckardt, O. Hälker, S. Hermann, P. Lechner, R. Richter, G. Schaller, F. Schopper, H. Soltau, et al., Depfet—detectors: New developments, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 572 (1) (2007) 311–315. \(\text{doi:10.1016/j.nima.2006.10.339}\)

[5] A. Rachevski, M. Ahangarianabhari, G. Aquilanti, P. Bellutti, G. Bertuccio, G. Borghi, J. Bufon, G. Cautero, S. Ciano, A. Cicuttin, et al., The
xafs fluorescence detector system based on 64 silicon drift detectors for the sesame synchrotron light source, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 936 (2019) 719–721. doi:10.1016/j.nima.2018.09.130

[6] J. Bufon, S. Schillani, M. Altissimo, P. Bellutti, G. Bertuccio, F. Billè, R. Borghes, G. Borghi, G. Cautero, D. Cirrincione, et al., A new large solid angle multi-element silicon drift detector system for low energy x-ray fluorescence spectroscopy, Journal of Instrumentation 13 (03) (2018) C03032. doi:10.1088/1748-0221/13/03/C03032

[7] M. Porro, L. Andricek, S. Aschauer, A. Castoldi, M. Donato, J. Engelke, F. Erdinger, C. Fiorini, P. Fischer, H. Graafsma, et al., The miniSDD-based 1-mpixel camera of the DSSC project for the European XFEL, IEEE Transactions on Nuclear Science 68 (6) (2021) 1334–1350. doi:10.1109/TNS.2021.3076602

[8] F. Mele, M. Gandola, G. Bertuccio, Sirio: A high-speed CMOS charge-sensitive amplifier for high-energy-resolution x-γ ray spectroscopy with semiconductor detectors, IEEE Transactions on Nuclear Science 68 (3) (2021) 379–383. doi:10.1109/TNS.2021.3055934

[9] M. Sammartini, M. Gandola, F. Mele, G. Bertuccio, F. Ambrosino, P. Bellutti, G. Borghi, R. Campana, M. Caselle, D. Cirrincione, et al., Pixel drift detector (pixdd)–sirio: an x-ray spectroscopic system with high energy resolution at room temperature, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 953 (2020) 163114. doi:10.1016/j.nima.2019.163114

[10] Y. Evangelista, F. Ambrosino, M. Feroci, P. Bellutti, G. Bertuccio, G. Borghi, R. Campana, M. Caselle, D. Cirrincione, F. Ficorella, et al., Characterization of a novel pixelated silicon drift detector (pixdd) for high-
throughput x-ray astrophysics, Journal of Instrumentation 13 (09) (2018) P09011. doi:10.1088/1748-0221/13/09/P09011

[11] M. Caselle, T. Blank, F. Colombo, A. Dierlamm, U. Husemann, S. Kudella, M. Weber, Low-cost bump-bonding processes for high energy physics pixel detectors, Journal of Instrumentation 11 (01) (2016) C01050. doi:10.1088/1748-0221/11/01/C01050

[12] G. Bertuccio, S. Caccia, Noise minimization of MOSFET input charge amplifiers based on $\Delta \mu$ and $\Delta N 1/f$ models, IEEE Transactions on Nuclear Science 56 (3) (2009) 1511–1520. doi:10.1109/TNS.2008.2012347

[13] G. De Geronimo, P. O’Connor, A cmos detector leakage current self-adaptable continuous reset system: Theoretical analysis, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 421 (1-2) (1999) 322–333. doi:10.1016/S0168-9002(98)01218-2

[14] G. Bertuccio, P. Gallina, M. Sampietro, ‘R-lens filter’: An (RC)$^n$ current-mode lowpass filter, Electronics letters 35 (15) (1999) 1209–1210. doi:10.1049/el:19990842