An Efficient PMOS-based LDO Design for Large Loads

Arijit Saha  
Dept. of Electronics and Tele-communication Engineering  
Jadavpur University  
Kolkata – 700 032, INDIA  
arijitfeb01@gmail.com

Ayan Biswas  
Dept. of Electronics and Tele-communication Engineering  
Jadavpur University  
Kolkata – 700 032, INDIA  
ayanbiswas@ieee.org

Abstract—A stable low dropout (LDO) voltage regulator topology is presented in this paper. LDOs (Low Drop-Outs) are linear voltage regulators that do not produce ripples in the DC voltage. Despite the close proximity of the supply input voltage to the output, this regulator will maintain the desired output voltage. Based on a detailed comparison between NMOS and PMOS-based LDOs, we decided to opt for a PMOS design because it does not require an additional charge pump as compared to NMOS. A demonstration of how Miller capacitance enhances overall design stability is also presented here. Multiple pass elements are arranged in parallel in order to increase the current carrying capacity of the pass network.

Index Terms—Low Dropout Regulator (LDO), Operational Transconductance Amplifier (OTA), Miller Compensation

I. INTRODUCTION

Since the development of the VLSI industry and the consequent scaling down of devices following Moore’s law, transistor sizes have significantly decreased. As a result, supply voltages have also been reduced. Therefore, voltage regulators are needed, which output a fixed voltage despite varying input voltages. The IC’s other parts receive this fixed output voltage as a supply. There are two main types of regulators: linear and switching. LDOs are linear regulators that are commonly used in VLSI chips. The reduction in supply voltage due to scaling has made LDOs an essential component of power management ICs because we require lower input-output voltage differences, i.e., lower dropout.

An LDO consists of four main blocks: an error amplifier, a pass element, a feedback network, and a load. An error amplifier is a differential amplifier based on an OTA or Operational Transconductance Amplifier. Like an Opamp, it has similar characteristics. On the other hand, OTAs are designed for capacitive loads, while OPAMPs are designed for resistive loads. MOSFETs or BJTs can be used as the pass element. It is preferable to use MOSFETs because they are not very sensitive to temperature changes. A simple resistive voltage divider network can be used as a feedback network.

The remainder of this paper is organized as follows. Section II reviews the related works in this field. Section III reviews the technical differences between PMOS and NMOS-based LDOs. Section IV presents the design of the error amplifier for the LDO. The significance of the miller capacitance has been discussed in Section V. Lastly, the final design of the PMOS-based LDO has been discussed in Section VI.

II. RELATED WORKS

This section of this paper aims to explore recent developments in the field of low drop-out (LDO) linear regulators, specifically focusing on designs that improve the efficiency and stability of these regulators while maintaining low output impedance. Recent developments in this field is discussed below.

J. Choi et al. described a design for a low drop-out (LDO) linear regulator with an ultra-low-output impedance buffer in their work [3]. The authors propose a new architecture that reduces the output impedance of the LDO linear regulator by using an additional buffer circuit, which improves the regulator’s load transient response and stability. Through simulations and measurements, the authors show that their proposed design enhances the efficiency and stability of the LDO linear regulator while maintaining low output impedance.

P.M. Alicea-Morales et al. have presented a design for a low voltage, low dropout (LDO) regulator in their paper [4] with the ability to adjust to two different output voltages (1V or 1.8V). The authors proposed a new architecture that utilizes 0.35 micron CMOS technology and is able to drive a load of up to 50mA while maintaining a maximum dropout voltage of only 200mV. The LDO design is optimized to minimize the quiescent current and to extend the battery life of portable devices.

In this pioneering work [5] of B. Razavi, the importance of designing LDO regulators specifically for the circuits they will be powering in mixed-signal systems has been explicitly discussed. The article highlights the role of LDOs in isolating circuits from noise and the need for tailored designs for optimal performance. The author also notes the difference in design for an LDO serving a flash analog-to-digital converter versus one serving a VCO.

P. Luo, Z. Liu, L. Huang and S. Zhen proposed a new NMOS-LDO voltage regulator in their paper [6] with a fast transient response. The design is a dual-loop circuit, with an

1The design has been simulated using LTspice [1] developed by Linear Technology Corporation and Analog Devices, Inc. It is widely used for SPICE-based [2] simulations.
inner loop that increases the regulating speed of the output voltage. The authors also use an NPN to move the dominant pole from the output point to the inner point of the LDO chip, eliminating the need for a miller capacitor or other on-chip compensated capacitor. The simulation results in the 0.35µm CMOS process show that the rise time and fall time of LDO is about 2.11µs and 4.26µs for 10mA 10mA step change of load current.

Another NMOS-based LDO design has been presented by Giustolisi, Falconi, D’Amico, et al. in their paper [7]. They have proposed an NMOS low drop-out voltage regulator for on-chip power management. The circuit is internally compensated and does not require any external components, and it uses a dynamic biasing strategy and a clock booster to drive the NMOS power transistor in a power-efficient fashion without limiting the speed response of the regulator. Their simulation results confirm the effectiveness of the proposed approach.

III. COMPARATIVE STUDY BETWEEN PERFORMANCES OF PMOS AND NMOS LDOs

The two main architectural types of the LDO [8] is shown in Fig. 1 the difference between them is the type of pass transistor. The first one is a PMOS pass transistor, whereas the second is an NMOS pass transistor.

![Fig. 1. Block level design of PMOS and NMOS based LDO](image)

Three major components make up a typical LDO circuit, namely, a high gain error amplifier [8], a pass transistor [9], and a feedback network. Using the pass transistor to control the load current, the High gain error amplifier compares output voltages with reference voltages, and the error amplifier receives a return voltage signal from resistors that act as voltage-voltage feedback to sense output voltages from the LDO.

A. The reason behind selecting a PMOS-based design

The dropout voltage of PMOS is lower than that of NMOS. However, as a common drain, the NMOS pass transistor is connected, which leads to a small output resistance at high load currents due to the increase in transconductance. This makes it more cumbersome to fabricate the IC since an additional charge pump [10] is required to support a wide range of load currents. PMOS LDO has higher loop gain as compared to NMOS-based LDO. PMOS is, however, a bit slower compared to NMOS since the mobility of electrons is greater than that of holes, thus PMOS design occupies a larger area which accounts for larger capacitances. This makes the PMOS LDO [11] slower than its NMOS counterpart. Thus, we have selected PMOS for our design by balancing odds and favours.

IV. ERROR AMPLIFIER DESIGN

The error amplifier [12] is a two-stage OTA. The first stage is the differential amplifier stage. The second stage is a gain-enhancing common source stage. We have used a current mirror biasing for the first stage formed by MOSFETs $M_1$ and $M_6$. The MOSFETs $M_2$ and $M_3$ form the inverting and non-inverting terminals of the OTA respectively. The design has been done for 180nm technology. The current flowing through $M_6$ is copied in $M_1$ and is twice the current flowing through $M_4$ and $M_5$ each since the same current flows through $M_4$ and $M_5$ due to equal gate-source voltage. $C_v$ is the Miller Compensation capacitance and $C_L$ is the load capacitance. The miller capacitance has been added to increase the stability of the error amplifier.

![Fig. 2. Circuit diagram of error amplifier](image)

V. SIGNIFICANCE OF MILLER COMPENSATION CAPACITANCE

The compensation capacitance has been used to stabilize the system by increasing its phase margin. Mosfet $M_k$ is diode-connected, so it has a very low output impedance $(1/g_m)$. Hence, the overall port impedance at the drain of $M_k$ is low. However, the port impedances at the drains of $M_5$ and $M_8$ are very high (comparable to the $r_o$). This forms two low-frequency poles $(1/(r_o * C_v))$. Each pole contributes a $-90^\circ$ phase shift, and thus a total phase shift of $-180^\circ$ at low frequencies. This results in $0^\circ$ phase margin and the OTA will oscillate in negative feedback. Thus, we are adding a compensation capacitor [13] between the drain of $M_5$ and $M_6$. Now, the output impedance at the drain of $M_5$ will see a much higher capacitance according to Miller’s theorem and this pole will shift towards a lower frequency. The other pole shifts towards higher frequency. Thus the system will essentially become a 1st order system with a significant phase margin $(60^\circ)$. Thus, the OTA will function as an amplifier instead of an oscillator.
VI. PROPOSED PMOS LDO

The architecture of this LDO is similar to a basic LDO regulator. A voltage reference of 1.2V [14] is generated by the bandgap which is given to the negative terminal of the error amplifier. The output of the error amplifier block is fed to the gate terminal of the PMOS pass network and at the drain, a resistive divider network is connected. The feedback voltage from the resistive divider is fed back to the positive terminal of the error amplifier to ensure negative feedback.

Fig. 3. Circuit design of PMOS based LDO

A. Working Principle of Circuit

From Fig. 2, the error amplifier is in negative feedback. This is because according to Barkhausen criteria, the total phase shift should be $-180^\circ$ for negative feedback. The gate-drain phase shift is $-180^\circ$ and the voltage is fed back to the positive terminal. Therefore, the total phase shift is calculated to be $-180^\circ$. We can assume a virtual short condition for negative feedback in opamp. Thus, $V_+ = V_- = V_{REF}$ which leads to the following working formula for $V_{OUT}$.

$$V_{out} = V_{REF} \times \frac{R_1 + R_2}{R_2} \quad (1)$$

Now, let’s understand the LDO regulation principle intuitively. If the load current increases, the current through the pass element cannot increase immediately. It will undergo some transient. Initially, the required additional load current is drawn from the load capacitor. This will lead to a decrease in the output node voltage. This output voltage reduction will lead to a decrease in the feedback voltage. Therefore, the gate voltage of the pass element will also decrease, because the voltage has been fed back to the positive terminal. Thus, the source-gate voltage of the PMOS pass element increases, which finally increases the current through the pass network to the required level. The same is the scenario when the load current drops. In this way, the output voltage and the load current are maintained by the LDO.

B. Simulation and Analysis

The 2-stage OTA [15] forming the error amplifier was simulated in LTspice. The OTA was designed for a DC differential voltage gain greater than 5000 and a Gain Bandwidth Product (GBP) of 5MHz. The bode plot of the OTA was obtained as shown in Fig. below.

The DC gain has been found to be $81\text{dB} = 11220$ which is greater than 5000 as expected. The 3dB cutoff frequency is found to be 440Hz. Thus, the GBP evaluates to 5MHz which matches our design constraints.

| Parameters                        | Values        |
|-----------------------------------|---------------|
| Input Voltage                     | 1.0V − 5.0V   |
| Output Voltage                    | 2.0V          |
| Reference Voltage                 | 1.2V          |
| Dropout Voltage (variation with $I_{LOAD}$) |             |
| $I_{LOAD} = 5\text{mA}$          | 0.3V          |
| $I_{LOAD} = 7.5\text{mA}$        | 0.35V         |
| $I_{LOAD} = 10\text{mA}$         | 0.6V          |
| Power Consumed (variation with $I_{LOAD}$) |             |
| $I_{LOAD} = 5\text{mA}$          | 7.42mW        |
| $I_{LOAD} = 7.5\text{mA}$        | 10.25mW       |
| $I_{LOAD} = 10\text{mA}$         | 12.31mW       |
| Miller Capacitance                | 3pF           |
| Maximum Tolerable Load Current    | 23mA          |

Fig. 4. Bode plot of the OTA

TABLE I
SIMULATION AND ANALYSIS RESULTS OF THE PMOS BASED LDO

Fig. 5. The LDO circuit was simulated for a load current of 10mA and the input supply was varied from 5.0V to 1.0V. The output was maintained at 2.0V as given by equation (1) until $V_{in}$ drops below 2.6V. Therefore, the dropout voltage is $(2.6 - 2.0) \text{ V} = 0.6\text{V}$.

We observed the behaviour of the LDO for varying load currents in Fig. 6. It is found that as load current increases the
Fig. 6. Behaviour of the LDO for varying load currents

performance of the LDO degrades since the dropout voltage increases [16], [17]. The LDO supplies a maximum current of 23mA after which output voltage cannot be regulated. We have also summarized the results of our design in Table I.

VII. CONCLUSION

This paper illustrates how low dropout (LDO) voltage regulator topology can be applied to voltage regulator design and why PMOS-based designs are preferred. The simulation clearly shows that the proposed technique can tolerate up to 23mA of current, which is an excellent result as compared to other LDOs. The PMOS-based design was stabilized with an efficient compensation technique and a Miller Capacitance of 3pF was used to achieve $60^\circ$ phase margin.

REFERENCES

[1] R. Pratap, V. Agarwal, and R. K. Singh, “Review of various available spice simulators,” in 2014 International Conference on Power, Control and Embedded Systems (ICPCES), pp. 1–6, 2014.
[2] T. Y. Zhou, D. Zhou, H. Zhang, and X. Niu, “Foundational-circuit-based spice simulation,” in 2008 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 876–879, 2008.
[3] J. Choi, J. Park, W. Jeong, J. Lee, S. Lee, J. Yoon, J. Kim, and J. Choi, “Design of ldo linear regulator with ultra low-output impedance buffer,” in 2009 International SoC Design Conference (ISOCC), pp. 420–423, 2009.
[4] P. Alicea-Morales, C. Ortiz-Villanueva, R. Perez, R. Palomera-Garcia, and M. Jimenez, “Design of an adjustable, low voltage, low dropout regulator,” in Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004., vol. 1, pp. 289–292, 2004.
[5] B. Razavi, “The design of an ldo regulator [the analog mind],” IEEE Solid-State Circuits Magazine, vol. 14, no. 2, pp. 7–17, 2022.
[6] P. Luo, Z. Liu, L. Huang, and S. Zhen, “A fast-response nmos-ldo voltage regulator without on-chip compensated capacitor,” in 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 611–614, 2018.
[7] G. Giustolisi, C. Falconi, A. D’Amico, and G. Palumbo, “On-chip low drop-out voltage regulator with NMOS power transistor and dynamic biasing technique,” Analog Integrated Circuits and Signal Processing, vol. 58, pp. 81–90, Nov. 2008.
[8] M. H. Kamel, Z. K. Mahmoud, S. W. Elshaer, R. Mohamed, A. Hassan, and A. I. A. Galal, “Comparative design of nmos and pmos capacitorless low dropout voltage regulators (ldos) suited for soc applications,” 2019 36th National Radio Science Conference (NRSC), pp. 305–314, 2019.
[9] M. Mittal and A. P. S. Rathod, “Digital circuit optimization using pass transistor logic architectures,” in 2016 International Conference on Emerging Trends in Communication Technologies (ETCT), pp. 1–5, 2016.
[10] X. Wang and P. P. Mercier, “A charge-pump-based digital ldo employing an ac-coupled high-z feedback loop towards a sub-4fs fom and a 105,000x stable dynamic current range,” 2019 IEEE Custom Integrated Circuits Conference (CICC), pp. 1–4, 2019.
[11] H. Q. Tay, V. T. Nam, N. H. Duc, and B. N. Chau, “A current sensing circuit using current-voltage conversion for pmos-based ldo regulators,” 2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE), pp. 1–4, 2012.
[12] C. Răducanu and M. Neag, “Capacitorless ldo with fast transient response based on a high slew-rate error amplifier,” 2015 International Semiconductor Conference (CAS), pp. 285–288, 2015.
[13] F. Montalvo-Galicia, G. U. Díaz-Arango, C. Ventura-Arizmendi, B. Calvo, and M. T. Sanz, “Comparison of two internal Miller compensation techniques for ldo regulators,” 2019 16th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE), pp. 1–4, 2019.
[14] K. Abugharbieh, B. Yaseen, and A. Deeb, “A fully integrated 1.2v ldo regulator,” 2020 32nd International Conference on Microelectronics (ICM), pp. 1–4, 2020.
[15] T. Nieminen and K. A. I. Halonen, “Single and two-stage otas for high-speed cmos pipelined adcs,” 2011 20th European Conference on Circuit Theory and Design (ECCTD), pp. 877–880, 2011.
[16] L. Duimpans, Verification and analysis of EM immunity of integrated circuits. PhD thesis, Electrical Engineering, Dec. 2019, Proefschrift.
[17] J. Yin, S. Huang, Q. Duan, and Y. Cheng, “An 800 ma load current ldo with wide input voltage range,” 2017 International Conference on Circuits, Devices and Systems (ICCDS), pp. 174–178, 2017.