The impact of spacer oxide material on the underlapped SOI-nFinFET working as charged based radiation sensor

William da Silva Fonseca, Paula Ghedini Der Agopian

Sao Paulo State University (UNESP), Sao Joao da Boa Vista, Brazil
e-mail: williamfonseca2@hotmail.com

Abstract — In this work, the influence of the underlap region on the electrical behavior of a SOI-nFinFET transistor has been studied by numerical simulation with the purpose of radiation sensing. The analysis has been performed by evaluating the impact of spacer length, width and spacer oxide material of the underlap region on the On-state current and by studying its sensitivity. The impact of the underlap region on the drain current and, consequently, on the devices’ sensitivity was explained by the analysis of series resistance, the fringing field and electron density. Considering the main impact of radiation in these devices, the study of sensitivity has been also performed taking into consideration the variation of oxide trapped charges density. When applying the transistor to a harsh environment, the underlapped FinFET showed to be a quite respectable radiation sensor, since the results performed with very good sensitivities when using long and narrow spacer oxide with low permittivity oxide. With thicker spacer oxide in the underlap region, the charge concentration makes the spreading field high enough to overcome the series resistance effect, which results in a less sensible device. Since underlapped FinFETs have high sensitivity in the On-state current, reaching 200% for SiO2 spacer oxide material and VDRAIN = 1V, these devices show to be promising to work as charged based radiation sensor. Two different proposals for radiation sensing are presented.

Index Terms— Spacer oxide material, permittivity, charge trapping, underlapped FinFET.

I. INTRODUCTION

Due to the growing society’s needs to obtain powerful and quick devices, technologies made in silicon on insulator (SOI) wafers and multiple gates transistors have stood out, for instance, as FinFETs (Fin Field Effect Transistor) [1]. This transistor appears in the Moore’s law as an alternative for technological nodes below 32 nm due to its strong gates coupling and high control of channel charges. Considering this technology, countless benefits are related like lower power consumption [2], higher processing speeds, better drain induced barrier lowering (DIBL), lower subthreshold power consumption compared with a planar one, which have to be taken into account in new applications. Besides that, FinFETs also present a higher drain current (I_D) when compared with a planar one, which occupies the same silicon area [4].

The MOSFET technology has been the subject of a wide range of research, including its resilience to the radiation effects, which point out that the electrical behavior of bulk-FinFETs are more damaging than SOI-FinFETs [5]. One of the MOSFET technology application is the use of it in radiation environment, for instance, applying this technology as a radiotherapy dosimeter [6] or gamma and x-rays sensors [7] in conventional MOSFETs. In addition, as reported in [8–10], the FinFET with fin width (WFIN) equal to 20 nm shows a high immunity to accumulated effects caused by proton total ionization dose (TID), even considering the charges accumulated in the gate oxide and in the buried oxide, due to the high coupling between the gates. Furthermore, there are studies that also evaluate the negative bias temperature instability (NBTI) in FinFETs applied to radiation environment [11].

Additionally, transistors with an underlap region (spacer oxide material) in a gate-to-drain region and/or in a source-to-gate one have also shown benefits. The transistors with this structure are called underlapped transistor due to the lack of part of the gate length (Lg) over the channel length (LCH) and it can be manufactured for single or multiple gates devices, and in both MOS and SOI technologies [12,13]. The underlapped SOI-FinFETs, for example, present good characteristics for analog applications, such as improvement in the intrinsic voltage gain dc (AV C) and low cutoff frequency (fT) [13]. It is also pointed out better drain induced barrier lowering (DIBL), less saturation current degradation due to better control of charges in the channel surface[3,14], high speed performance and also smaller short channel effects [15]. Due to its physical characteristic, is observed a reduction in leakage current caused by gate-source/drain underlap, however its structure also promotes an increase in the series resistance (RSD) [2,14], which linearly growth with the underlap length increasing. Besides, this structure presents higher capacitances between gate (G) and source/drain (S/D) and an intrinsic RSD, which have to be taken into account in new applications.

Considering that the conventional MOSFET and SOI single gate technologies have been studied as radiation sensor and that underlapped FinFET presents several advantages compared with the single gate planar one, this work aims to study the underlapped SOI-nFinFET behavior in order to qualify and optimize the device structure for radiation sensing applications.

II. DEVICES CHARACTERISTICS

The studied underlapped SOI-nFinFETs have been simulated at TCAD Sentaurus [16] considering the 3D structure. The simulations have been calibrated with experimental behavior of the self-aligned SOI-FinFET at room temperature (300 K) before and after being exposed to proton radiation. The self-aligned SOI-FinFET has been fabricated at Imec, which presents the following characteristics: channel length (LCH = 400 nm), fin width (WFIN = 20 nm) and fin height (HFIN = 65 nm), effective gate oxide thickness (tOX = 2 nm) and buried oxide (tBOX = 145 nm).

Digital Object Identifier 10.29292/jics.v16i2.461
After proton radiation, the experimental measurements of self-aligned devices have been performed after stabilization (few months and again after 2 years) and it was demonstrated that the narrow devices have also high immunity to permanent radiation effects (Total Ionization Dose - TID).

The underlapped FinFET device has the same structure to the original SOI FinFET, except for the underlap regions on both sides (gate to source and gate to drain), by inserting the oxide spacer and reducing the gate length ($L_G$). Knowing that $L_{CH}$ has been kept constant, the gate length can be summarized by equation 1.

$$L_G = L_{CH} - 2L_{SP}$$  

where the $L_{SP}$ is the underlap length.

Fig. 1 shows the schematic structure of the self-aligned SOI FinFET (A) and underlapped SOI FinFET (B). The effective gate oxide thickness (EOT = 2 nm) and gate oxide permittivity ($\kappa = 3.9$) are kept constant for both structures, and the spacer oxide length, width, and permittivity are changed. The gate length ($L_G$) is reduced over the $L_{CH}$, varying the spacer underlap length ($L_{SP}$) from 0 nm (self-aligned structure, Fig. 1-A) to 50 nm, leaving the spacer oxide exposed as can be observed in Fig. 1 (B).

Throughout this work, besides the different spacer underlap length ($L_{SP}$), the impact of the underlap oxide material permittivity ($\kappa$) and its thickness ($W_{SP}$) has been also evaluated, which will have the following values: $\kappa = 1$ (absence of oxide material), 3.9 (SiO$_2$), 9 (Al$_2$O$_3$) and 25 (H$\text{H}_2$O$\text{O}_2$) [17] and $W_{SP}$ = 2 nm, 5 nm, 10 nm, 20 nm, 40 nm.

The source/drain doping concentration was 10$^{20}$ cm$^{-3}$ (As) and the channel region was 10$^{18}$ cm$^{-3}$ (B). The analysis were performed for gate voltage ($V_{GS}$) sweep from 0 to 2 V and drain voltages ($V_{DS}$) of 50 mV and 1 V.

III. RESULTS AND DISCUSSIONS

Fig. 2 presents the simulated drain current ($I_D$) behavior as a function of gate bias ($V_{GS}$) varying the spacer oxide permittivity ($\kappa$) and the spacer underlap length ($L_{SP}$) for self-aligned ($L_{SP}$=0 nm) and underlapped FinFETs with $W_{SP}$ = 2 nm, $V_{DS}$ =50 mV (A) and $V_{DS}$ = 1 V (B). In the inset of Fig. 2A a good agreement between the experimental and simulated drain current of self-aligned FinFET is presented.

As can be noticed, the $L_{SP}$ increasing results in a strong $I_D$ degradation due to the $R_{DS}$ increasing [14], caused by lower electric field (fringing field) in the underlap region. The $I_D$ reduction is dampened when high $\kappa$ dielectric is used in the spacer oxide (underlap region), because it results in a higher intensity of fringing field from the G to the S/D regions and, consequently, a higher current density (smaller $R_{DS}$) that in turn, causes On-state current ($I_{ON}$) improvement. Although the $I_D$ variation, the threshold voltage ($V_T$) remains constant, with value of approximately 0.465 V.

![Fig. 1 - Schematic structure of the self-aligned SOI FinFET (A) and underlapped SOI FinFET (B)](image)

![Fig. 2 - Self-aligned FinFET and underlapped FinFETs $I_D$ vs $V_{DS}$, varying $V_{GS}$ and $L_{SP}$ for $W_{SP}$=2 nm, $V_{DS}$=50 mV (A) and high drain voltage ($V_{DS}$=1 V) (B).](image)

![Fig. 3 - Self-aligned FinFET and underlapped FinFETs transconductance, varying $V_{GS}$, $L_{SP}$ for $W_{SP}$=2 nm, $V_{DS}$=50 mV (A) and high drain voltage ($V_{DS}$=1 V) (B).](image)
As already shown in Fig. 2, the series resistance increasing affects the device current (lower \( I_D \)). Knowing that \( g_m \) is derivative of \( I_D \), \( g_m \) also decreases as longer is the \( L_{SP} \) and increases as higher is \( \kappa \), which means in a current control variation for the same gate voltage bias. In Fig. 3, for both drain bias (50 mV and 1V), the \( g_m \) increases with higher \( \kappa \) values due to the better electric field distribution, that improves (reduces) the series resistance, resulting in a drive current improvement. In Fig. 3 (B) an anomaly characterized by two peaks in the transconductance appears. In order to better understand the two \( g_m \) peaks, the electron density for a device with \( L_{SP} = 10 \text{nm} \) in different \( V_{GS} \) conditions, is shown in Fig. 4.

In Fig. 4 (A) the electron density has been extracted for gate overdrive voltage (\( V_{GT} \)) of 200 mV (\( V_{GT} = V_{GS} - V_T \)). For this \( V_{GT} \) value, it is possible to notice in Fig. 3B that the transconductance is still increasing (it does not reach the first peak). In this situation, it is possible to observe in Fig. 4A that the values of electron density are relatively low when compared with Fig. 4B and Fig. 4C. Besides that, focusing on the underlap region, an even lower electron density is observed when compared with the channel region. Increasing \( V_{GS} \) to a value that \( g_m \) is near to the first peak (\( V_{GS} = 1 \text{V} \)), Fig. 4 (B) shows that the inversion charge under the gate is high, but the electron density reduces at least 3 times in the underlap region, showing that there is an inversion layer below the gate, but below the spacer oxide, the Si is only weakly inverted. Thanks to the high electron energy caused by a high drain bias (\( V_{DS} = 1 \text{V} \)) and, consequently, a strong lateral electric field between S/D, the electrons overcome the \( R_{SD} \) in the spacer region, causing the first peak, as previously mentioned.

Finally, at high \( V_{GS} (1.32 \text{V}) \), Fig. 4 (C) shows the complete inversion of the device channel (\( L_{CH} \) and \( L_{SP} \)), the \( V_{GS} \) increasing resulted in a second inversion in the underlap region and, consequently, the second \( g_m \) peak in the plot.

Considering the strong \( I_D \) degradation with \( L_{SP} \) increase, the device sensitivity (\( S_n \)) has been calculated by equation 2, considering high and low drain bias (triode/saturation), with \( W_{SP} = 2 \text{nm} \) and \( V_{GS} = 1.5 \text{V} \), where \( I_{D(sat)} \) is the drive current with different permittivity. It is also considered the underlapped FinFET without any material in the spacer region (\( \kappa = 1 \)) as the reference by calculating \( S_n \). Fig. 5 shows that for low drain bias (open symbols) the higher the \( L_{SP} \) and permittivity, the higher the sensitivity. Although usually the \( R_{SD} \) is an undesirable effect, when the device is used as a sensor, the high \( I_D \) degradation gives to the transistor a high sensing capacity. However, for high drain bias (\( V_{DS}=1\text{V} \)) the underlap length plays a role until \( L_{SP} = 30 \text{nm} \). For longer underlap, no significant sensitivity variation was obtained due to the higher influence of series resistance for high \( V_{DS} \).

\[
S_n(\%) = \frac{|I_D(x=x1) - I_D(x=x2)|}{I_D(x=1)} \times 100 \tag{2}
\]

Fig. 5 – Underlapped FinFET Sensitivity varying \( \kappa \) and \( L_{SP} \) for \( W_{SP}=2\text{nm} \), \( V_{DS} = 50\text{mV} \) and \( 1\text{V} \).

Considering the structure with \( L_{SP}=50\text{nm} \), an evaluation of the influence of the spacer oxide thickness (\( W_{SP} \)) and permittivity (\( \kappa \)) on drain current level has been also performed. Fig. 6 shows \( I_D \) increment by increasing the \( W_{SP} \) and \( \kappa \). As the underlap oxide width grows, the electric field lines distribution improves (higher fringing field intensity) in the underlap region, which promotes a better channel inversion and, therefore, the drive current increasing. It stands out when a higher \( \kappa \) is used, making the fringing field better distributed in the spacer region.

Fig. 4 – Underlapped FinFET cross-section: Electron density with 10nm spacer oxide and \( V_{GS} = 1\text{V} \) for (A) \( V_{DS} = 670\text{mV} \); (B) 1\text{V} and (C) 1.32\text{V}.
To take a step further, after all characteristics presented in this work, mainly the good sensitivity of the studied device and also the reported SOI-FinFETs hardness to TID effects exposure [9], the underlapped FinFET with longer underlap region (LSP = 50 nm) has been considered to evaluate its charges sensing ability. For that, fixed charges density (QOX) with 10^{11}, 5x10^{11} and 10^{12} cm^{-2} carrier concentration have been considered in the underlap region and compared with the pre-irradiated transistor (QOX = 0 cm^{-2}). Fig. 7 presents the IDVGS for different WSP (2 and 40 nm). In Fig. 7 (A), despite the low On-state current caused by the high series resistance, when the oxide charges are considered, the potential increasing in the underlap region causes a better inversion layer, which counteracts the RSD effect, resulting in an ID variation. In Fig. 7 (B), the WSP increasing makes the ID variation with charges to be smaller. This fact is explained by two factors: as larger is WSP, the fringing field lines become better distributed into the spacer region, improving ID; and, when it was considered the fixed charges in the spacer oxide, the surface potential becomes high enough to strong invert most of the channel region, overcoming the RSD impact for both VDS=50mV and 1V.

The sensitivity with the charge accumulation variation (S_{OX}) is calculated by equation 3, that represents the device after (Q_{OX} = x cm^{-2}) and before (Q_{OX} = 0 cm^{-2}) proton irradiation, where x is the different charge density.

\[
S_{OX}(\%) = \left| \frac{I_D(Q_{OX}=x) - I_D(Q_{OX}=0)}{I_D(Q_{OX}=0)} \right| \times 100 \tag{3}
\]

Fig. 8 shows that the higher the charge concentration, the better is the sensitivity found. However, when the comparison is between the obtained results for pre and post irradiation, as WSP has been increasing, the sensitivity decreased very sharp, reaching small values of current variation (4% for \( \kappa = 25 \), WSP = 40nm). In this case, the structure of WSP = 2nm and \( \kappa = 25 \) stood out for its excellent performance when applied the fixed charges, reaching 92% rate of ID increasing.

Fig. 6 – Self-aligned FinFET and underlapped FinFETs \( I_{DS}V_{GS} \) varying \( W_{SP} \) for (A) \( \kappa=3.9 \) (B) \( \kappa=25 \).

Fig. 7 – Underlapped FinFETs \( I_{DS}V_{GS} \) varying \( Q_{OX} \) for (A) \( W_{SP} = 2 \) nm (B) \( W_{SP} = 40 \) nm

Fig. 8 – Underlapped FinFETs Sensitivity, varying \( Q_{OX} \) and \( W_{SP} \) for \( \kappa=25 \)

and \( L_{SP}=50 \)nm
Analyzing the sensitivity in Fig. 9 for structures with $W_{SP} = 2$ nm and $20$ nm and varying the permittivity, it has noticed that transistors with smaller $W_{SP}$ tend to be the best radiation sensing structure, as already mentioned in Fig. 8. However, there was also a considerable sensitivity increase when using low $\kappa$ permittivity, reaching values of $130\%$ $I_D$ improvement if compared to the same pre-irradiated device. It is also possible to notice the impact of $W_{SP}$ is much higher than the $\kappa$ influence on transistor sensitivity.

Knowing that $W_{SP} = 2$ nm had the best charge sensitivity, considering $Q_{OX}$, it has been analyzed the $L_{SP}$ variation for $\kappa = 3.9$ and $\kappa = 25$, as shown in Fig. 10. The results show that there is an exponential growth of the sensitivity by increasing the spacer region length, mainly considering high charge density ($Q_{OX}=5\times10^{11}$ and $1\times10^{12}$). With values that reaches $138\%$ ($\kappa = 25$) and $190\%$ ($\kappa = 3.9$) of $I_D$ variation for $W_{SP} = 2$ nm and $V_{DS} = 1$ V.

However, when a slightly more complex circuit for sensing radiation through trapped charges is considered, comparator circuits that use the device without material in the spacer region as a reference, and another device structure with $L_{SP}=50$ nm, $W_{SP}=2$ nm and $\kappa=25$ also performed a very good sensitivity ($S=161\%$ for $V_{DS}=0.5$ V) as shown in Fig. 11. Fig. 11 shows the comparison between the post irradiated transistor ($Q_{OX}=1\times10^{12}$) with $\kappa = 3.9$ and $\kappa = 25$ and the devices without oxide material ($\kappa=1$) in the spacer region.

Knowing that devices without oxide material ($\kappa=1$) in the spacer region does not trap charges, for example, the current does not change after radiation, and comparing with devices with different spacer oxide permittivity, the results for $V_{DS}=50$ mV presents an $161\%$ of $I_D$ improvement for the underlapped FinFET with the highest permittivity ($\kappa=25$), whereas for $\kappa = 3.9$ the general sensitivity reached $147\%$.

Conventional MOSFETs are extremely affected by radiation and it brings a large uncertainty in this kind of application. The studied device applied for radiation sense purpose has a huge advantage if compared with the conventional MOSFET [6] due to its accuracy on the trapped charges measurements associate to the high immunity of SOI technology.

Thereby, from the presented analysis, it is possible to propose the use of the underlapped FinFETs as radiation sensor in two different ways: the first one, it must be used a simple device with long underlap length ($L_{SP}=50$ nm), small spacer width ($W_{SP}=2$ nm) and low permittivity (for example $SiO_2 - \kappa=3.9$) in the spacer oxide. This structure presented a very good sensitivity when comparing the $I_D$ before and after radiation. In the second way, it must be used two different devices structures, where one would be the underlapped FinFET without spacer oxide ($\kappa=1$) and another one, the transistor with the highest sensitivity if compared its response with the first device ($\kappa=1$). In this case, the transistor that presents the best sensitivity when compared with the reference device would be the underlapped FinFET with the same $L_{SP}=50$ nm and $W_{SP}=2$ nm, however with $\kappa=25$.

Considering only the drain current ($I_D$) variation for the same device pre and post irradiation, that means only one device for sensing, the device with narrow underlap oxide region ($W_{SP}=2$ nm) and low permittivity (for example $\kappa=3.9$) had been chosen being the best transistor for irradiation sensing purpose.
CONCLUSIONS

Underlapped SOI-FinFET has been evaluated by changing its structure width and length of the spacer region, as well as the spacer oxide permittivity aiming to use the behavior of series resistance and the On-state current degradation to choose the best device for a sensing purpose.

From the characteristics of the spacer oxide and the behavior of the devices before and after proton irradiation (trapped charges), it has been observed that the underlapped FinFET with 50nm of underlap length and 2nm of underlap thickness showed to have the best characteristics for application as radiation sensors. However, the choice of the spacer oxide type depends on the type of the sensor that it will be applied. If only one transistor is considered, comparing its drain current before and after radiation, then the oxide with the lowest permittivity ($\kappa = 3.9$) showed the best sensing capacity (highest sensitivity), while if the sensing strategy uses comparator circuits that have as a reference signal the underlapped FinFET without material in the spacer region, so the best choice is the device with high permittivity spacer oxide ($\kappa=25$).

Independent on the sensor choice, the present study confirms the outstanding underlapped FinFET behavior for radiation sensing purpose, bringing up a vast field of researches for many kinds of application for the society’s needs.

ACKNOWLEDGEMENTS

The authors thank CAPES and CNPq for the financial support and imec/Belgium for supplying the self-aligned FinFET device.

REFERENCES

[1] Jong-Tae Park, J.-P. Colinge, Multiple-gate SOI MOSFETs: device design guidelines, IEEE Trans. Electron Devices. 49 (2002) 2222–2229. https://doi.org/10.1109/TED.2002.805634.

[2] M.S. Badran, H.H. Issa, S.M. Eisa, H.F. Ragai, Low Leakage Current Symmetrical Dual-k 7 nm Trigate Bulk Underlap FinFET for Ultra Low Power Applications, IEEE Access. 7 (2019) 256–262. https://doi.org/10.1109/ACCESS.2019.2895057.

[3] G. Saini, A. K Rana, Physical Scaling Limits of FinFET Structure: A Simulation Study, International Journal of VLSI Design & Communication Systems. 2 (2011) 26–35. https://doi.org/10.5121/vlsic.2011.2103.

[4] J.-P. Colinge, Silicon-On-Insulator Technology: Materials to VLSI, Springer, Califórnia, 2004.

[5] C. Claey, M. Aouliaiche, E. Simoen, A. Griffoni, D. Kobayashi, N.N. Mahatme, R.A. Reed, R.D. Schrimpf, P.G.D. Agopian, J.A. Martino, Radiation hardness aspects of advanced FinFET and UTBOX devices, Proceedings - IEE International SOI Conference. (2012) 11–12. https://doi.org/10.1016/SOL.2012.6404372.

[6] M. Garcia-Inza, S.H. Carboneto, J. Lipovetzky, A. Faigon, Radiation Sensor Based on MOSFETs Mismatch Amplification for Radiotherapy Applications, IEEE Transactions on Nuclear Science. 63 (2016) 1784–1789. https://doi.org/10.1109/TNS.2016.2560172.

[7] M. Pejovic, P-channel MOSFET as a sensor and dosimeter of ionizing radiation, Facta Univ Electron Energ. 29 (2016) 509–541. https://doi.org/10.12298/FUEE1604509P.

[8] C.C.M. Bordallo, F.F. Teixeira, M.A.G. Silveira, J.A. Martino, P.G.D. Agopian, E. Simoen, C. Claey, The effect of X-Ray radiation dose rate on Triple-Gate SOI FinFETs parameters, 2014 29th Symposium on Microelectronics Technology and Devices. Chip in Aracaju, SBMicro 2014. (2014) 2–5. https://doi.org/10.1109/SBMicro.2014.6940085.

[9] P.G.D. Agopian, J.A. Martino, D. Kobayashi, E. Simoen, C. Claey, Influence of 60-MeV proton-irradiation on standard and strained n- and p-Channel MuGFETs, IEEE Transactions on Nuclear Science. 59 (2012) 707–713.

[10] L.F.V. Caparro, C.C.M. Bordallo, J.A. Martino, E. Simoen, C. Claey, P.G. Der Agopian, Analysis of proton irradiated n- and p-type strained FinFETs at low temperatures down to 100 K, Semiconductor Science and Technology. 33 (2018) 1–10. https://doi.org/10.1088/1361-6641/aaeb33.

[11] F. Sill Torres, H. Amrouch, J. Henke, R. Drechsler, Impact of NBTI on Increasing the Susceptibility of FinFET to Radiation, in: 2019 IEEE International Reliability Physics Symposium (IRPS), IEEE, Monterey, CA, USA, 2019: pp. 1–6. https://doi.org/10.1109/IRPS.2019.8720468.

[12] R.S. Shemyo, K.C. Saraswat, Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs, IEEE Trans. Nanotechnology. 2 (2003) 265–270. https://doi.org/10.1109/TNANO.2003.820780.

[13] A. Kranti, G. Alastair Armstrong, Insights into gate-underlap design in FinFETs for ultra-low voltage analog performance, Proceedings - IEEE International SOI Conference. 1 (2007) 33–34. https://doi.org/10.1109/SOI.2007.4357839.

[14] V. Trived, J.G. Fossun, M.M. Chowdhury, Nanoscale FinFETs with gate-source/drain underlap, IEEE Transactions on Electron Devices. 52 (2005) 56–62. https://doi.org/10.1109/TED.2004.841333.

[15] T. Dutta, S. Dasgupta, Scaling issues in nanoscale double gate FinFETs with source/drain underlap, Codec - 2009 - 4th International Conference on Computers and Devices for Communication, (2009) 1–4.

[16] Sentaurus, TCAD Sentaurus™ Tutorial, (n.d.). http://www.sentaurus.dso.dod.pl/ (accessed October 20, 2019).

[17] Y.J. Kim, J. Lee, S. Park, C. Park, C. Park, H.-J. Choi, Effect of the relative permittivity of oxides on the performance of triboelectric nanogenerators, RSC Adv. 7 (2017) 49368–49373. https://doi.org/10.1039/C7RA07274K.