A parallel pattern for iterative stencil + reduce

This is the author's manuscript

Original Citation:

Availability:
This version is available http://hdl.handle.net/2318/1597172 since 2023-04-09T13:32:04Z

Published version:
DOI:10.1007/s11227-016-1871-z

Terms of use:
Open Access
Anyone can freely access the full text of works made available as "Open Access". Works made available under a Creative Commons license can be used according to the terms and conditions of said license. Use of all other works requires consent of the right holder (author or publisher) if not exempted from copyright protection by the applicable law.
A Parallel Pattern for Iterative Stencil + Reduce

M. Aldinucci · M. Danelutto · M. Drocco · P. Kilpatrick · C. Misale · G. Peretti Pezzi · M. Torquati

Abstract We advocate the Loop-of-stencil-reduce pattern as a means of simplifying the implementation of data parallel programs on heterogeneous multicore platforms. Loop-of-stencil-reduce is general enough to subsume map, reduce, map-reduce, stencil, stencil-reduce, and, crucially, their usage in a loop in both data parallel and streaming applications, or a combination of both. The pattern makes it possible to deploy a single stencil computation kernel on different GPUs. We discuss the implementation of Loop-of-stencil-reduce in FASTFLOW, a framework for implementation of applications based on parallel patterns. Experiments are presented to illustrate the use of Loop-of-stencil-reduce in developing data-parallel kernels running on heterogeneous systems.

Keywords parallel patterns, OpenCL, GPUs, heterogeneous multi-cores

1 Introduction

Data parallelism has played a paramount role in application design from the dawn of parallel computing. Stencil kernels are the class of (usually iter-
data parallel kernels which update array elements according to some fixed access pattern. The stencil paradigm naturally models a wide class of algorithms (e.g. convolutions, cellular automata, simulations) and it typically requires only a fixed-size and compact data exchange among processing elements, which might follow a weakly ordered execution model. The stencil paradigm does not exhibit true data dependencies within a single iteration. This ensures efficiency and scalability on a wide range of platforms ranging from GPUs to clusters. GPUs are widely perceived as data-parallel computing systems so that GPU kernels are typically designed to employ the map-reduce parallel paradigm. The reduce part is typically realised as a sequence of partial GPU-side reduces, followed by a global host-side reduce. Thanks to GPUs' globally shared memory, a map computation can implement a stencil as a data overlay with non-empty intersection, provided they are accessed in read-only fashion to enforce deterministic behaviour. Often, this kind of kernel is iteratively called in host code in a loop body up to a convergence criterion.

Data parallelism has been provided to application programmers by way of various code artefacts (constructs, from now on) in both shared-memory and message-passing programming models (e.g. compiler directives, skeleton frameworks, pattern libraries). Its implementation is well understood for a broad class of platforms, including GPUs (see Sec. 2). In this setting, the possibility to compose constructs certainly enhances expressiveness but also the complexity of the run-time system.

We advocate composition beyond the class of data parallel constructs. We envisage parallelism exploited according to the two tier model [1]: stream and data parallel. Constructs in each tier can be composed and data parallel constructs can be nested within stream parallel ones. The proposed approach distinguishes itself from nesting of task and data parallelism, which has been proposed (with various degrees of integration) as a way to integrate different platforms: examples include MPI+OpenMP, OmpSs+SkePU, MPI+CUDA. These approaches naturally target a two-tier platform (e.g. cluster of multi-cores), whereas a composition of patterns can be mapped onto multiple hardware tiers, each one exhibiting a different synchronisation latency. Whatever an extreme scale platform will be, it will be built across multiple tiers.

In this setting, we proposed the Loop-of-stencil-reduce pattern [2] as an abstraction for tackling the complexity of implementing iterative data computations on heterogeneous platforms. The Loop-of-stencil-reduce is designed as a FastFlow [4,9] pattern, which can be nested in other stream parallel patterns, such as farm and pipeline, and implemented in C++ and OpenCL. We advocate it as a comprehensive pattern for programming GPUs in a way that is general enough to express map, reduce, map-reduce, stencil, stencil-reduce computations and, most significantly, their usage in a loop.

The Loop-of-stencil-reduce simplifies GPU exploitation by taking care of a number of low-level issues, such as: device detection, device memory allocation, host-to-device (H2D) and device-to-host (D2H) memory copy and synchronisation, reduce algorithm implementation, management of persistent global memory in the device across successive iterations, and enforcing data
race avoidance due to stencil data access in iterative computations. Finally, it can transparently exploit multiple GPUs on the same platform.

While this paper builds on previous results [5,2], it advances them in several directions. The Loop-of-stencil-reduce pattern is an evolution of the stencil-reduce pattern [5] and it has been refined to explicitly include the iterative behaviour and the optimisations enabled by the awareness of the iterative computation and the possible nesting into a streaming network. Such optimisations are related to GPU persistent global memory usage, stencil and reduce pipelining, and asynchronous D2H/H2D memory copies. The Loop-of-stencil-reduce has been uniformly implemented in OpenCL and CUDA, whereas stencil-reduce was dependent on CUDA-specific features not supported in OpenCL, such as Unified Memory. Also, locally-synchronous computations (by way of halo-swap) across multiple GPUs have been introduced, whereas in previous works use of multiple GPUs was possible only on independent kernel instances. The paper itself extends [2] by introducing a formalisation of the Loop-of-stencil-reduce pattern, and a brand new experimentation plan. Specifically, the paper extends the previous experimentation by reporting tests on three applications and three different heterogeneous platforms, by also demonstrating that it is possible to derive a Loop-of-stencil-reduce formulation of three different applications. Two applications out of three exploit both stream and data parallelism. The set of platforms includes a multiple NVidia GPU Intel box and a “big.LITTLE” Samsung mobile platform with 2 different Arm multi-core CPUs and 1 Arm GPU.

2 Related Work

Software engineers are often involved in solving recurring problems. Design patterns have been introduced to provide effective solutions to these problems. Notable examples are stream parallel patterns, such as farm and pipeline, and data parallel patterns such as map, reduce and stencil. Several parallel programming frameworks based on patterns target heterogeneous platforms. Here we consider a selection of the most well known.

In Muesli [11] the programmer must explicitly indicate whether GPUs are to be used for data parallel skeletons.

StarPU [6] is focused on handling accelerators such as GPUs. Graph tasks are scheduled by its run-time support on both the CPU and on various accelerators, provided the programmer has given a task implementation for each architecture.

The SkePU programming framework [10] provides programmers with GPU implementations of several data parallel skeletons (e.g. Map, MapOverlap, MapArray, Reduce) and relies on StarPU for the execution of stream parallel skeletons (pipe and farm).

In SkelCL [18], a high-level skeleton library built on top of OpenCL code, container data types are used to automatically optimize data movement across GPUs. Recently, two new SkelCL skeletons targeting stencil computations
have been introduced [7]: the MapOverlap skeleton for single-iteration stencil computations and the Stencil skeleton that provides more complex stencil patterns and iterative computations.

The FastFlow stencil operation is similar to both the Stencil skeleton in SkelCL, and to the SkePU overlay skeleton. The main difference is that they rely on specific internal data types. Furthermore, to the best of our knowledge, SkePU is not specifically optimised for iterative stencil computation whereas SkelCL provides iterative computations but the current version handles only iterative loops with a fixed number of iterations. However, they plan to allow the user to specify a custom function as it is currently provided in the Loop-of-stencil-reduce.

In this context, the FastFlow parallel programming environment has recently been extended to support GPUs via CUDA [5] and OpenCL (as described in the present work). FastFlow CPU implementations of patterns are realised via non-blocking graphs of threads connected by way of lock-free channels [3], while the GPU implementation is realised by way of the OpenCL bindings and offloading techniques. Also, different patterns can be mapped onto different sets of cores or accelerators and so, in principle, can use the full available power of the heterogeneous platform.

Among compiler-based approaches, we recall OpenACC and OmpSs, differing from the FastFlow approach since it consists of a header files library. They do not provide any stencil pattern but they focus on loop parallelism with offloading. OpenACC [15] is a compiler-based, high-level, performance portable programming model that allows programmers to create high-level host+accelerator programs without the need to explicitly initialise the accelerator or manage data transfers between the host and accelerator. It is based on compiler directives, such as pragmas, that, for instance, allow execution of a loop on a GPU by just adding the parallel loop. It also supports multi-GPU execution. The task-based OmpSs [8] extends OpenMP with directives to support asynchronous parallelism and heterogeneity, built on top of the Mercurium compiler and Nanos++ runtime system. Asynchronous parallelism is enabled by the use of data-dependencies between the different tasks of the program, and execution on multi-GPU is also supported.

For an extensive discussion of the state of the art on compiler and dynamic optimisations possible on stencil computations on GPUs we refer to [16].

3 The Loop-of-stencil-reduce pattern in FastFlow

In this section the semantics and the FastFlow implementation of Loop-of-stencil-reduce are introduced. The well-known Conway’s Game-of-life is used as a simple but paradigmatic example of locally synchronous data-parallel applications (running on multiple devices). The provided semantics of stencil computations considers only symmetric stencils with a regular topology of the neighbours.
3.1 Semantics of the Loop-of-stencil-reduce pattern

We assume that $a$ is an $n$-dimensional array with dimension sizes $d_1, \ldots, d_n$ and items of type $T$. We define the apply-to-all functional $\alpha(f)$ as follows:

$$(\alpha(f) : a)_{i_1, \ldots, i_n} = f(a_{i_1, \ldots, i_n})$$

where “$:$” denotes the function application, $f$ has type $T \to T'$ and $\alpha(f) : a$ is an array of the same size as $a$ and items of type $T'$. We also define $f(\oplus)$ as:

$$(f(\oplus) : a)_{i_1, \ldots, i_n} = \bigoplus_{i_1 \in [0, d_1 - 1], \ldots, i_n \in [0, d_n - 1]} (a_{i_1, \ldots, i_n})$$

where $\oplus$ is a binary and associative operation with type $T \times T \to T$, and $\bigoplus$ “sums” up all the $x_i$ by means of the $\oplus$. Then we define the generic $n$-dimensional stencil operator $\sigma_k^n$ as follows:

$$(\sigma_k^n : a)_{i_1, \ldots, i_n} = w_{i_1, \ldots, i_n} \in T^{(2k+1)^n}$$

where neighbourhoods $w_{i_1, \ldots, i_n}$ have $2k + 1$ items for each dimension and $a'_{i_1, \ldots, i_n} = \bot$ if some index $i_k$ falls out of the dimension range $[0, d_k - 1]$ while $a'_{i_1, \ldots, i_n} = a_{i_1, \ldots, i_n}$ otherwise.

With these definitions, we proceed to characterise the stencil parallel pattern functional semantics as\(^1\) stencil$(\sigma_k, f) : a = \alpha(f \circ \sigma_k) : a$, possibly computing in parallel all the $f(w_{i_1, \ldots, i_n})$ applications. We remark that, in this formulation, $f$ takes as input a neighbourhood of type $T^{(2k+1)^n}$. Moreover, both $f$ and $\oplus$ should take into account the possibility that some of the input arguments are $\bot$. At this point we may formally define the Loop-of-stencil-reduce parallel pattern’s functional semantics as follows:

1: procedure Loop-of-stencil-reduce(($k, f, \oplus, c, a$))
2: repeat
3: $a = \text{stencil}(\sigma_k, f) : a$
4: until $c(f : a)$
5: end procedure

We consider this as the simplest pattern modelling iterative stencil+reduce parallel computations. Small variants of this pattern are worth consideration, however, to take into account slightly different computations with similar parallel behaviour. The first variant considered is that where the function applied in the $\alpha(f)$ phase takes as an input the “index” of the element considered (the centroid of the neighbourhood) in addition to all the items belonging to the neighbourhood. We call this variant Loop-of-stencil-reduce-i and it can be simply defined by the same algorithm as that of the Loop-of-stencil-reduce with minor changes to the auxiliary functions $f$ and $\oplus$:

- we consider a new function $\tilde{f}$ of type $(T \times N^n)^{(2k+1)^n} \to T'$, thus working on neighbourhoods composed of value-index pairs;

\(^1\) We omit the dimension $n$ in $\sigma_k^n$ here, as we assume the dimension $n$ is the same as that of the array $a$: a single dimensional array will have $n = 1$, a 2D matrix $n = 2$, and so on.
− a new stencil operator $\sigma_k^n$ enriching neighbourhoods with indexes:

$$
\begin{align*}
\{ \sigma_k^n : a \}_{i_1, \ldots, i_n} &= \{ w_{i_1, \ldots, i_n} \}_{j_1, \ldots, j_n} \\
&= \langle a'_{i_1-k+j_1, \ldots, i_n-k+j_n}, (i_1 - k + j_1, \ldots, i_n - k + j_n) \rangle
\end{align*}
$$

where $j_l \in [0, 2k + 1]$. With such definitions the loop-of-stencil-reduce-i is just a Loop-of-stencil-reduce with different parameters, that is Loop-of-stencil-reduce-$k, \bar{f}, \oplus, c, a$. The second variant of the Loop-of-stencil-reduce pattern we introduce changes slightly the way in which the termination condition is computed and used, to deal with those iterative computations where convergence of the reduced values is of interest, rather than their absolute values. We consider:

− a new function $f'$ returning also the input value:

$$
f' : a_{i_1, \ldots, i_n} = \langle f : a_{i_1, \ldots, i_n}, a_{i_1, \ldots, i_n} \rangle
$$

− $\delta$ of type $T \times T \rightarrow T$, that is applied over all the items resulting from the $\alpha(f) \circ \sigma_k$ step to combine contributions of the two most recent iterations;

− $\oplus$ of type $T \times T \rightarrow T$, that is used to reduce the items computed by $\delta$ to a single value to be passed to termination condition $c$.

With these definitions, we may define the second Loop-of-stencil-reduce variant as follows:

1: procedure loop-of-stencil-reduce-d($k, f, \delta, \oplus, c, a$)
2: repeat
3: $b = \text{stencil}(\sigma_k, f') : a$
4: $d = \alpha(\delta) : b \quad a = a(fst : b)$ \hspace{1cm} $\triangleright$ being $\text{fst} : (a, b) = a$
5: until $c(/\oplus : d)$
6: end procedure

It is clear that the loop-of-stencil-reduce-d may be easily extended to a loop-of-stencil-reduce-d-i where the $\bar{f}$ and $\sigma_k$ functions are used in place of $f$ and $\sigma_k$ as we did to turn the Loop-of-stencil-reduce into Loop-of-stencil-reduce-i. The third and last variant we present simply consists in considering some kind of global “state” variable (such as the number of iterations) as a parameter of the termination condition:

1: procedure loop-of-stencil-reduce-s($k, f, \oplus, c, a$)
2: $s = \text{init}(\ldots)$
3: repeat
4: $a = \text{stencil}(\sigma_k, f) : a; \quad s = \text{update}(\ldots)$
5: until $c(/\oplus : a, s)$
6: end procedure

and again it may be included in both the -d and -i versions of the Loop-of-stencil-reduce pattern.

With a similar methodology, we may define the functional semantics of more classical data parallel patterns such as map and reduce: the map pattern computes $\text{map}(f) : a = \alpha(f) : a$ possibly carrying out all the $f(a_{i_1, \ldots, i_n})$ computations in parallel and the reduce pattern computes $\text{reduce}(g) : a = \langle f(g) : a \rangle$ possibly computing in parallel the different applications of $g$ at the same level of the resulting reduction tree.
We remark that, from a functional perspective, map and stencil patterns are very similar, the only difference being the fact that the stencil elemental function $f$ takes as input a set of atomic elements rather than a single atomic element. Nevertheless, from a computational perspective the difference is substantial, since the semantics of the map leads to in-place implementation, which is in general impossible for stencil. These parallel paradigms have been proposed as patterns for both multi-core and distributed platforms, GPUs, and heterogeneous platforms [14,10]. They are well-known examples of data-parallel patterns since, as stated above, the elemental function of a map/stencil can be applied to each input element independently of the others, and also applications of the combinator to different pairs in the reduction tree of a reduce can be done independently; thus naturally inducing a parallel implementation. Finally, we remark that the basic building block of Loop-of-stencil-reduce (the repeat block at lines 2–4 of the LOOP-OF-STENCIL-REDUCE pattern above) is de-facto the stencil-reduce pattern previously presented in [5].

3.2 The FastFlow Loop-of-stencil-reduce API

At high level, FastFlow applications are combinations of higher-order functions called parallel patterns [4,9]. A FastFlow pattern describes the functional transformation from input to output streams. Some special patterns, referred to as data-parallel patterns, exhibit parallelism by applying the same function to each element of an input set. In particular, the Loop-of-stencil-reduce pattern implements an instance of the semantics described in 3.1 in which the stencil-reduce computation is iteratively applied, using the output of the stencil at the $i$-th iteration as the input of the $(i + 1)$-th stencil-reduce iteration. Moreover, it uses the output of the reduce computation at the $i$-th iteration, together with the iteration number, as input of the iteration condition, which decides whether to proceed to iteration $i + 1$ or stop the computation.

The FastFlow implementation is aimed at supporting iterative data-parallel computations both on CPU-only and CPU+GPU platforms. For CPU-only platforms, the implementation is written in C++ and exploits the FastFlow map pattern. On the other hand, when an instance of the Loop-of-stencil-reduce pattern is deployed onto GPUs or other accelerators\(^2\), the implementation relies on the OpenCL framework features. The FastFlow framework provides the user with constructors for building Loop-of-stencil-reduce instances, i.e. a combination of parametrisable building blocks:

- the OpenCL code of the elemental function of the stencil;
- the C++ and OpenCL codes of the combinator function;
- the C++ code of the iteration condition.

The language for the kernel codes implementing the elemental function and the combinator – which constitute the business code of the application – can

\(^2\) The current implementation does not allow mixing of CPU and GPUs (or other accelerators) for deploying a single Loop-of-stencil-reduce instance.
be device-specific or coded in a suitably specified C++ subset (e.g. REPARA C++ open specification [12]). Functions are provided that take as input the business code of a kernel function (elemental function or combinator) and translate it to a fully defined OpenCL kernel, which will be offloaded to target accelerator devices by the FastFlow runtime. Note that, from our definition of elemental function (Sec. 3.1), it follows that the Loop-of-stencil-reduce programming model is data-oriented rather than thread-oriented, since indexes refer to the input elements rather than the work-items (i.e. threads) space, which is in turn the native programming model in OpenCL.

When instantiating a Loop-of-stencil-reduce pattern, the user may also specify some non-functional parameters for controlling parallelism such as the type and number of accelerator devices to be used (e.g. number of GPUs in a multi-GPU platform) and the maximum size of the neighbourhood accessed by the elemental function. Note that the latter parameter can be determined by a static analysis on the kernel code in most cases of interest, i.e. ones exhibiting a static stencil (e.g. Game of Life [13]) or dynamic stencil with reasonable static bounds (e.g. Adaptive Median Filter, [5]).

Multi-GPU environments can be exploited in two different ways, namely either each item from the input stream is sent to a single GPU (i.e. 1:1 mode) or a single item is sent to a n-GPU Loop-of-stencil-reduce pattern. The latter case yields n GPUs processing each input item in parallel. We refer to the two cases as 1:1 and 1:n modes, respectively. Although this poses some challenges at the FastFlow implementation level (see Sec. 3.3), it requires almost negligible modifications to user code. That is, when defining the OpenCL code of the elemental function, the user is provided with local indexes over the index space of the device-local sub-input – e.g. for accessing input data – along with global indexes over the index space of the whole input – e.g. for checking the absolute position with respect to input size. For the case 1:n, the input item is split evenly for 1D array and by rows for 2D matrix.

Figure 1 illustrates a Game of Life implementation on top of the Loop-of-stencil-reduce API in FastFlow. Source-to-source functions are used to generate OpenCL kernels for both stencil elemental function (lines 1–12) and reduce combinator (lines 14–15). The source codes are wrapped into fully defined kernels, automatically optimised by the OpenCL runtime system. The user, in order to exploit 1:n parallelism, has to use local indexes $i_1$ and $j_1$ to access elements of the input matrix. C++ codes for iteration condition (iterf) and reduce combinator (reducef) are not reported, as they are trivial single-line C++ lambdas. The constructor (lines 17–20) builds a Loop-of-stencil-reduce instance by taking the user-parametrised building blocks as input, plus the identity element for the reduce combinator (0 for the sum) and the parameters for controlling 1:n parallel behaviour, namely the number of devices to be used over a single item (NACC) and the 2D maximum sizes of the neighbourhood accessed by the elemental function (Game of Life is based on 3-by-3 neighbourhoods). Finally, the constructor is parametrised with a template type golTask

---

3 a n-GPU pattern is a pattern deployed onto n GPU devices.
A Parallel Pattern for Iterative Stencil + Reduce

Fig. 1 Implementation of Game of Life [13] on top of the Loop-of-stencil-reduce API in FastFlow.

which serves as an interface for basic input-output between the application code and the Loop-of-stencil-reduce instance.

FastFlow does not provide any automatic facility to convert C++ code into OpenCL code, but facilitates this task via a number of features including:

- Integration of the same pattern-based parallel programming model for both CPUs and GPUs. Parallel activities running on CPUs can be either coded in C++ or OpenCL.
- Setup of the OpenCL environment.
- Simplified data feeding to both software accelerators and hardware accelerators (with asynchronous H2D and D2H data movements).
- Orchestration of parallel activities and synchronisations within kernel code (e.g. reduce tree), synchronisations among kernels (e.g. stencil and reduce in a loop), management of data copies (e.g. halo-swap buffers management).
- Transparent usage for the user of multiple GPUs on the same platform.

3.3 The FastFlow implementation

The iterative nature of the Loop-of-stencil-reduce computation presents challenges for the management of the GPU’s global memory across multiple iterations, i.e. across different kernel invocations. The general schema of the Loop-of-stencil-reduce pattern is described in Fig. 2. Its runtime is tailored to efficient loop-fashion execution. When a task4 is scheduled to be executed

```c++
1 std::string stencilf = ff_stencilKernel2D_OCL{
2 "unsigned char", "in", //element type and input
3 "N", "M", //rows and columns
4 "i", "j", "i\", "j\", //row–column global and local indexes
5 std::string(""") +
6 
7 
8 
9 
10 
11 
12

> end OpenCL code */

13 };

14 std::string reducef = ff_reduceKernel_OCL(
15 "unsigned char", "x", "y", "return x + y;"
16 };

17 if ::ff_stencilReduceLoop2DOCL<octTask> golSRL(
18 stencil, reducef, 0, iterf, // building blocks
19 N, N, NACC, // matrix size and no. of accelerators
20 3, 3); // halo size on the 2 dimensions

```
by the devices the pattern is deployed onto, the runtime takes care of allocating on-device global memory buffers and filling them with input data via H2D copies. The na"ıve approach for supporting iterative computations on a hardware accelerator device equipped with some global memory (e.g. GPU) would consist in putting a global synchronisation barrier after each iteration of the stencil, reading the result of the stencil back from the device buffer (full size D2H copy), copying back the output to the device input buffer (full size H2D copy) and proceeding to the next iteration. FASTFLOW in turn employs device memory persistence on the GPU across multiple kernel invocations, by just swapping on-device buffers. In the case of a multi-device 1:n deployment (Sec. 3.2), small device-to-device copies are required after each iteration, in order to keep halo borders aligned, since no device-to-device copy mechanism is available (as of OpenCL 2.0 specification, device-to-device transfers). Global memory persistence is quite common in iterative applications because it drastically reduces the need for H2D and D2H copies, which can severely limit the performance. This also motivates the explicit inclusion of the iterative behaviour in the Loop-of-stencil-reduce pattern design which is one of the differences with respect to solutions adopted in other frameworks, such as SkePU [10]. As a further optimisation, FASTFLOW exploits OpenCL events to keep Loop-of-stencil-reduce computation as asynchronous as possible. In particular, in the case of a multi-GPU 1:n deployment, memory operations and sub-tasks running on different GPUs at the same iteration are independent of each other, and so can run in parallel. The current implementation employs simple heuristics (basically wrappers of OpenCL routines) to determine the kernel launching parameters for controlling the layout of OpenCL threads.

4 Experiments

Here we present an assessment of the Loop-of-stencil-reduce FASTFLOW implementation in terms of performances obtained on heterogeneous platforms, in order to compare the different deployments of the Loop-of-stencil-reduce pattern. The general methodology we adopt is to derive a Loop-of-stencil-reduce formulation of the considered problem, translate it into a FASTFLOW pattern and compare different deployments of the Loop-of-stencil-reduce pattern. Namely, we consider CPU, single-GPU and multi-GPU deployments. We remark, as we discussed in Sec. 3.3, that the CPU deployment is a native
multi-core implementation, thus not relying on OpenCL as parallel runtime. Moreover, GPU deployments are compared to the best-case scenarios from the CPU world, thus considering the parallel configuration (e.g. thread allocation) of the FastFlow deployment yielding best performance. Three applications are considered: the Helmholtz equation solver based on iterative Jacobi method (Sec. 4.1), the Sobel edge detector over image streams (Sec 4.2) and the two-phase video stream restoration algorithm [5] (Sec. 4.3). All applications work on single-precision floating point data. Each experiment was conducted on three different platforms: 1) an Intel workstation with 2 eight-core (2-way hyper-threading) Xeon E5-2660 @2.2GHz, 20MB L3 shared cache, and 64 GBytes of main memory, equipped with two NVidia Tesla M2090 GPUs; 2) an Intel workstation with one eight-core (2-way hyper-threading) Xeon E5-2650 @2.6GHz, 20MB L3 shared cache, 64 GBytes of main memory, equipped with a high-end NVidia Tesla K40 GPU; 3) a small Samsung workstation with a eight-core Exynos-5422 CPU (quad core Cortex-A15 @2.0GHz plus quad core Cortex-A7 @1.4 GHz) equipped with a Arm Mali-T628 GPU. All systems run Linux x86_64.

4.1 The Helmholtz equation solver

The first application we consider is an iterative solver for the Helmholtz partial differential equation, which is applied in the study of several physical problems. The solver is a paradigmatic case of iterative 2D-stencil computation, in which each point of a read-only matrix (i.e. the input matrix) is combined with the respective 3-by-3 neighbourhood of the partial solution matrix in order to compute a new partial solution. The termination is based on a convergence criterion, evaluated as a function of the difference between two partial solutions at successive iterations, compared against a global threshold.

The implemented FastFlow pattern is a single Loop-of-stencil-reduce pattern executing the procedure over different input matrices. Table 1 shows the observed results. The general behaviour, except for the third platform discussed later, is an immediate improvement resulting from the GPU exploitation. A cross-platform exception is the small matrix case, on which the same
execution times are observed on CPU and GPU deployments. This is easily explained by communication overheads, as the ratio of H2D/D2H copies to actual computation is non-negligible in that case. Speedups exhibited by the K40 and the M2090 GPUs mirror both the different computational capabilities of the two devices and the CPU parallelism available on the respective platforms. Moreover, on the first platform execution times on the 1:2 two-GPU deployment scales almost linearly with respect to the one-GPU deployment. This shows that the multi-GPU runtime does not introduce any substantial overhead while managing data distribution and synchronising for halo-swap, when increasing the level of parallelisation in our implementation. Finally, the third platform shows some inefficiency in this case, that could be addressed by providing careful optimisations tailored to this platform.

4.2 The streaming Sobel edge detector

The second application we consider is a classical image processing filter, namely the Sobel edge detector. It is a simple non-linear convolution-like operator, which applies a 2D-stencil to each (3-by-3 neighbourhood of the) pixel of the input image to produce a new image, in which pixel values represent the likelihood of the pixel belonging to an edge in the original image. As with all the convolution-like image processing filters, the Sobel detector is a paradigmatic case of non-iterative 2D-stencil computation. The streaming variant applies the Sobel filter to a series of independent images, each from a different file.

We implemented a Loop-of-stencil-reduce version of the Sobel filter, which arises directly from its definition. We applied the filter to three different square input images, with different sizes. Moreover, we included a streaming version in order to both consider a more common use case and show the approach of integrating a data-parallel pattern (the basic Sobel filter) into a FastFlow pattern. The resulting pattern is: pipe(read, sobel, write), where sobel is a Loop-of-stencil-reduce pattern and pipe(a, b) is the classical pipeline with functional semantics $b \circ a$ and executing $a$ and $b$ in parallel over independent items. We ran the streaming version on streams of 100 images, each built as random permutation of the input set mentioned. Different deployments have been compared over the same stream, kept constant by fixing the random seed. Because of the reduced amount of GPU memory available on the third platform, we excluded the largest image from tests.

Table 2 shows the observed results. We remark that the single-iteration pattern represents the worst-case scenario for GPU exploitation, since little computation is available to hide the latency of H2D/D2H memory copies. Indeed, the CPU deployment on the first platform performs better than the single-GPU one, while the 1:2 two-GPU deployment still yields some improvement. Conversely, the K40 GPU on the second platform is still able to improve the execution time by an average of about $3 \times$ with respect to the CPU deployment. Finally, small improvement is obtained by the Mali GPU on the third
| Platform | Width (px) | CPU (s) | 1xGPU (s) | 2xGPUs 1:2 (s) |
|----------|------------|---------|-----------|----------------|
| 2 eight-core Xeon @2.2GHz, 2 Tesla M2090 GPUs | 512 | 0.33 ms | 0.79 ms | 1.33 ms |
| | 4096 | 0.02 | 0.02 | 0.01 |
| Stream | 16384 | 0.22 | 0.31 | 0.20 |
| 1 eight-core Xeon @2.6GHz, Tesla K40 GPU | 512 | 0.58 ms | 0.68 ms | - |
| | 4096 | 0.03 | 0.01 | - |
| Stream | 16384 | 0.53 | 0.17 | - |
| Quad A15 @2.0GHz, Quad A7 @1.4GHz, Arm Mali-T628 GPU | 512 | 4.91 ms | 7.02 ms | - |
| Stream | 4096 | 0.29 | 0.27 | - |
| Stream | 28.22 | 23.45 | - | - |

Table 2 Execution time of the Sobel filter on different platforms. For each platform, the upper rows refer to the single-item cases (i.e. restoration of single pictures); the last row refers to the streaming variant on 100 random images.

...platform, while a more substantial improvement is observable in the streaming variant, since in the latter case the GPU-side allocation overhead is mitigated.

### 4.3 The two-phase video restoration algorithm

The third and most complex application is a two-phase parallel video restoration filter. For each video frame, in the first step (i.e. the detection phase) a traditional adaptive median filter is employed for detecting noisy pixels, while in the second step (i.e. the restoration phase) a regularisation procedure is iterated until the noisy pixels are replaced with values which are able to preserve image edges and details. The restoration phase is based on a 2D-stencil regularisation procedure, which replaces each pixel with the value minimising a function of the pixel neighbourhood. The termination is decided on a simple convergence criterion, based on the average absolute difference between two partial solutions at successive iterations, compared against a global threshold.

We implemented the application by modelling it with the FastFlow pattern: pipe(read, detect, ofarm(restore), write), where restore is the Loop-of-stencil-reduce implementation of the restoration procedure and ofarm(a) is a pattern in which input items are processed in parallel by multiple instances of the a pattern and the order is preserved in the output stream. Samples of 100 frames at VGA (640 × 480), 720p (1280 × 720) and HDTV (2048 × 1080) resolutions are considered as input streams and artificial noise is added to each stream, at 30% and 70% level. In order to include an example of different integration schemata of a Loop-of-stencil-reduce pattern into a FastFlow pattern, both 1:1 and 1:2 deployments are considered.

Table 3 shows the observed results. As expected, the multi-iteration streaming nature exhibited by this application is profitably captured by the Loop-of-stencil-reduce pattern. Both the reuse of device memory across different input items and the considerable amount of computation per iteration exhibited by this application (convergence is reached in 10 to 30 iterations) yield good per-
Table 3 Execution time of the restoration filter over 100-frame video samples.

| Platform                  | Video | CPU (s) | 1xGPU (s) | 2xGPUs 1:1 (s) | 2xGPUs 1:2 (s) |
|---------------------------|-------|---------|-----------|----------------|----------------|
| 2 eight-core Xeon @2.2GHz, Tesla M2090 GPUs | VGA, 30% | 23.74 | 8.69 | 4.59 | 4.64 |
|                           | VGA, 70% | 49.65 | 8.70 | 4.61 | 4.69 |
|                           | 720p, 30% | 67.78 | 25.23 | 13.12 | 13.16 |
|                           | 720p, 70% | 147.69 | 25.28 | 13.50 | 13.55 |
|                           | 1080p, 30% | 162.27 | 60.01 | 30.78 | 30.81 |
|                           | 1080p, 70% | 354.18 | 60.11 | 32.39 | 32.44 |
| 1 eight-core Xeon @2.6GHz, Tesla K40 GPU | VGA, 30% | 41.56 | 3.41 | - | - |
|                           | VGA, 70% | 87.32 | 4.39 | - | - |
|                           | 720p, 30% | 118.99 | 9.72 | - | - |
|                           | 720p, 70% | 259.54 | 12.71 | - | - |
|                           | 1080p, 30% | 385.34 | 23.89 | - | - |
|                           | 1080p, 70% | 623.20 | 29.99 | - | - |
| Quad A15 @2.0GHz, Arm Mali-T628 GPU | VGA, 30% | 373.63 | 144.57 | - | - |
|                           | VGA, 70% | 739.92 | 206.26 | - | - |
|                           | 720p, 30% | 986.55 | 409.77 | - | - |
|                           | 720p, 70% | 2125.89 | 601.42 | - | - |
|                           | 1080p, 30% | 2730.52 | 974.87 | - | - |
|                           | 1080p, 70% | 4644.86 | 1364.74 | - | - |

Performance in all of the scenarios considered. In particular, execution times on the K40 GPU on the second platform show speedups ranging from 12× to 20× with respect to the CPU deployment, delivering a throughput of about 30 frames per second for the low-noise case on VGA resolution. Analogous performances are obtained from the 1:1 two-GPU deployment on the second platform, while a minimal degradation is introduced by switching to the 1:2 deployment, due to the slightly higher number of synchronisations induced as discussed in 3.3. Also, the third platform provides considerable speedup in this case, confirming that it is well suited to target media-oriented applications, which do not feature high numerical demand.

5 Conclusions

In this work we built upon the Loop-of-stencil-reduce parallel pattern [2], an evolution of the stencil-reduce pattern presented in [5] targeting iterative data-parallel computations on heterogeneous multi-cores. We first provided motivation and then gave a semantics for the pattern. Furthermore, we showed that various iterative kernels can be easily and effectively parallelised by using the Loop-of-stencil-reduce on the available GPUs by exploiting the OpenCL capabilities of the FastFlow parallel framework.

We have focused here on capturing stencil iteration as a pattern, and on its integration in the established FastFlow pattern framework. Much work has been done elsewhere on optimisation of stencil implementations on GPUs (e.g. in [16]) and we intend in the future to incorporate such optimisations into our FastFlow implementation. As a further extension, we plan to build on top of the current implementation of the Loop-of-stencil-reduce a domain specific language (DSL) specifically targeting data parallel computations in a
A Parallel Pattern for Iterative Stencil + Reduce streaming work-flow. This extension will not substitute the current interface but it will be a further layer. Thus, the current expressiveness would not be affected by the DSL.

Acknowledgment This work was supported by EU FP7 project REPARA (no. 609666), the EU H2020 project RePhrase (no. 644235) and by the NVidia GPU Research Center at University of Torino.

References
1. Aldinucci, M., Coppola, M., Danelutto, M., Vanneschi, M., Zoccolo, C.: ASSIST as a research framework for high-performance grid programming environments. In: Grid Computing: Software environments and Tools, chap. 10, pp. 230–256. Springer (2006)
2. Aldinucci, M., Danelutto, M., Drocco, M., Kilpatrick, P., Peretti Pezzi, G., Torquati, M.: The loop-of-stencil-reduce paradigm. In: Proc. of Intl. Workshop on Reengineering for Parallelism in Heterogeneous Parallel Platforms. IEEE, Helsinki, Finland (2015)
3. Aldinucci, M., Drocco, M., Kilpatrick, P., Meneghin, M., Torquati, M.: Accelerating code on multi-cores with FastFlow. In: Proc. of 17th Intl. Euro-Par 2011 Parallel Processing, LNCS, vol. 6853, pp. 170–181. Springer, Bordeaux, France (2011)
4. Aldinucci, M., Danelutto, M., Meneghin, M., Torquati, M., Kilpatrick, P.: Efficient streaming applications on multi-core with FastFlow: The biosequence alignment testbed, Advances in Parallel Computing, vol. 19. Elsevier (2010)
5. Aldinucci, M., Peretti Pezzi, G., Drocco, M., Spampinato, C., Torquati, M.: Parallel visual data restoration on multi-GPGPUs using stencil-reduce pattern. International Journal of High Performance Computing Application (2015)
6. Augonnet, C., Thibault, S., Namyst, R., Wacrenier, P.A.: StarPU: a unified platform for task scheduling on heterogeneous multicore architectures. Concurrency and Computation: Practice and Experience 23(2), 187–198 (2011)
7. Breuer, S., Steuwer, M., Gorlatch, S.: Extending the SkelCL Skeleton Library for Stencil Computations on Multi-GPU Systems. In: Proceedings of the 1st International Workshop on High-Performance Stencil Computations, pp. 15–21. Vienna, Austria (2014)
8. Bueno-Hedo, J., Planas, J., Duran, A., Badia, R.M., Martorell, X., Ayguadé, E., Labarta, J.: Productive Programming of GPU Clusters with OmpSs. 26th IEEE Intl. Parallel and Distributed Processing Symposium (IPDPS 2012) pp. 557–568 (2012)
9. Danelutto, M., Torquati, M.: Structured Parallel Programming with “core” FastFlow. In: Central European Functional Programming School, LNCS, vol. 8606, pp. 29–75. Springer (2015)
10. Enmyren, J., Kessler, C.W.: SkePU: a multi-backend skeleton programming library for multi-GPU systems. In: Proc. of the fourth Intl. workshop on High-level parallel programming and applications, HLSPP ’10, pp. 5–14. ACM, New York, NY, USA (2010)
11. Ernsting, S., Kuchen, H.: Data Parallel Skeletons for GPU Clusters and Multi-GPU Systems. In: Proc. of PARCO 2011. IOS Press (2011)
12. Garcia, J.D.: REPARA C++ open specification. Tech. Rep. ICT-609666-D2.1, REPARA EU FP7 project (2-14)
13. Gardner, M.: Mathematical games: the fantastic combinations of John Conway’s new solitaire game ‘Life’. Scientific American 223(4), 120–123 (1970)
14. González-Vélez, H., Leyton, M.: A survey of algorithmic skeleton frameworks: High-level structured parallel programming enablers. Software: Pract. and Exp. 40(12) (2010)
15. Khronos Compute Working Group: OpenACC Directives for Accelerators (2012). http://www.openacc-standard.org
16. Lutz, T., Fensch, C., Cole, M.: ParPage: An autotuning framework for stencil computation on multi-gpu systems. ACM Trans. Archit. Code Optim. 9(4), 59:1–59:24 (2013)
17. Owens, J.: SC 07, High Performance Computing with CUDA tutorial (2007)
18. Steuwer, M., Gorlatch, S.: Skelcl: Enhancing opencl for high-level programming of multi-gpu systems. In: Proceedings of the 12th International Conference on Parallel Computing Technologies, pp. 258–272. St. Petersburg, Russia (2013)